
Traffic.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003100  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  0800320c  0800320c  0001320c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800322c  0800322c  0002005c  2**0
                  CONTENTS
  4 .ARM          00000000  0800322c  0800322c  0002005c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800322c  0800322c  0002005c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800322c  0800322c  0001322c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003230  08003230  00013230  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  08003234  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000b0  2000005c  08003290  0002005c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000010c  08003290  0002010c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000910c  00000000  00000000  00020085  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001a3a  00000000  00000000  00029191  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a40  00000000  00000000  0002abd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000948  00000000  00000000  0002b610  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016aa8  00000000  00000000  0002bf58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b4dd  00000000  00000000  00042a00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00082191  00000000  00000000  0004dedd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d006e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002890  00000000  00000000  000d00c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000005c 	.word	0x2000005c
 8000128:	00000000 	.word	0x00000000
 800012c:	080031f4 	.word	0x080031f4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000060 	.word	0x20000060
 8000148:	080031f4 	.word	0x080031f4

0800014c <isButton1Pressed>:
int KeyReg10 = NORMAL_STATE;
int KeyReg11 = NORMAL_STATE;

int TimeForKeyPress =  50; //Thời gian nhận tín hiệu khi nhấn đè

int isButton1Pressed(){
 800014c:	b480      	push	{r7}
 800014e:	af00      	add	r7, sp, #0
	if (button1_flag == 1){
 8000150:	4b06      	ldr	r3, [pc, #24]	; (800016c <isButton1Pressed+0x20>)
 8000152:	681b      	ldr	r3, [r3, #0]
 8000154:	2b01      	cmp	r3, #1
 8000156:	d104      	bne.n	8000162 <isButton1Pressed+0x16>
		button1_flag = 0;
 8000158:	4b04      	ldr	r3, [pc, #16]	; (800016c <isButton1Pressed+0x20>)
 800015a:	2200      	movs	r2, #0
 800015c:	601a      	str	r2, [r3, #0]
		return 1;
 800015e:	2301      	movs	r3, #1
 8000160:	e000      	b.n	8000164 <isButton1Pressed+0x18>
	}
	return 0;
 8000162:	2300      	movs	r3, #0
}
 8000164:	4618      	mov	r0, r3
 8000166:	46bd      	mov	sp, r7
 8000168:	bc80      	pop	{r7}
 800016a:	4770      	bx	lr
 800016c:	20000078 	.word	0x20000078

08000170 <isButton2Pressed>:
int isButton2Pressed(){
 8000170:	b480      	push	{r7}
 8000172:	af00      	add	r7, sp, #0
	if (button2_flag == 1){
 8000174:	4b06      	ldr	r3, [pc, #24]	; (8000190 <isButton2Pressed+0x20>)
 8000176:	681b      	ldr	r3, [r3, #0]
 8000178:	2b01      	cmp	r3, #1
 800017a:	d104      	bne.n	8000186 <isButton2Pressed+0x16>
		button2_flag = 0;
 800017c:	4b04      	ldr	r3, [pc, #16]	; (8000190 <isButton2Pressed+0x20>)
 800017e:	2200      	movs	r2, #0
 8000180:	601a      	str	r2, [r3, #0]
		return 1;
 8000182:	2301      	movs	r3, #1
 8000184:	e000      	b.n	8000188 <isButton2Pressed+0x18>
	}
	return 0;
 8000186:	2300      	movs	r3, #0
}
 8000188:	4618      	mov	r0, r3
 800018a:	46bd      	mov	sp, r7
 800018c:	bc80      	pop	{r7}
 800018e:	4770      	bx	lr
 8000190:	2000007c 	.word	0x2000007c

08000194 <isButton3Pressed>:
int isButton3Pressed(){
 8000194:	b480      	push	{r7}
 8000196:	af00      	add	r7, sp, #0
	if (button3_flag == 1){
 8000198:	4b06      	ldr	r3, [pc, #24]	; (80001b4 <isButton3Pressed+0x20>)
 800019a:	681b      	ldr	r3, [r3, #0]
 800019c:	2b01      	cmp	r3, #1
 800019e:	d104      	bne.n	80001aa <isButton3Pressed+0x16>
		button3_flag = 0;
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <isButton3Pressed+0x20>)
 80001a2:	2200      	movs	r2, #0
 80001a4:	601a      	str	r2, [r3, #0]
		return 1;
 80001a6:	2301      	movs	r3, #1
 80001a8:	e000      	b.n	80001ac <isButton3Pressed+0x18>
	}
	return 0;
 80001aa:	2300      	movs	r3, #0
}
 80001ac:	4618      	mov	r0, r3
 80001ae:	46bd      	mov	sp, r7
 80001b0:	bc80      	pop	{r7}
 80001b2:	4770      	bx	lr
 80001b4:	20000080 	.word	0x20000080

080001b8 <subKeyProcess1>:

void subKeyProcess1(){
 80001b8:	b480      	push	{r7}
 80001ba:	af00      	add	r7, sp, #0
	button1_flag = 1;
 80001bc:	4b03      	ldr	r3, [pc, #12]	; (80001cc <subKeyProcess1+0x14>)
 80001be:	2201      	movs	r2, #1
 80001c0:	601a      	str	r2, [r3, #0]
}
 80001c2:	bf00      	nop
 80001c4:	46bd      	mov	sp, r7
 80001c6:	bc80      	pop	{r7}
 80001c8:	4770      	bx	lr
 80001ca:	bf00      	nop
 80001cc:	20000078 	.word	0x20000078

080001d0 <subKeyProcess2>:
void subKeyProcess2(){
 80001d0:	b480      	push	{r7}
 80001d2:	af00      	add	r7, sp, #0
	button2_flag = 1;
 80001d4:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <subKeyProcess2+0x14>)
 80001d6:	2201      	movs	r2, #1
 80001d8:	601a      	str	r2, [r3, #0]
}
 80001da:	bf00      	nop
 80001dc:	46bd      	mov	sp, r7
 80001de:	bc80      	pop	{r7}
 80001e0:	4770      	bx	lr
 80001e2:	bf00      	nop
 80001e4:	2000007c 	.word	0x2000007c

080001e8 <subKeyProcess3>:
void subKeyProcess3(){
 80001e8:	b480      	push	{r7}
 80001ea:	af00      	add	r7, sp, #0
	button3_flag = 1;
 80001ec:	4b03      	ldr	r3, [pc, #12]	; (80001fc <subKeyProcess3+0x14>)
 80001ee:	2201      	movs	r2, #1
 80001f0:	601a      	str	r2, [r3, #0]
}
 80001f2:	bf00      	nop
 80001f4:	46bd      	mov	sp, r7
 80001f6:	bc80      	pop	{r7}
 80001f8:	4770      	bx	lr
 80001fa:	bf00      	nop
 80001fc:	20000080 	.word	0x20000080

08000200 <getKeyInput1>:


void getKeyInput1(){
 8000200:	b580      	push	{r7, lr}
 8000202:	af00      	add	r7, sp, #0
  KeyReg0 = KeyReg1;
 8000204:	4b21      	ldr	r3, [pc, #132]	; (800028c <getKeyInput1+0x8c>)
 8000206:	681b      	ldr	r3, [r3, #0]
 8000208:	4a21      	ldr	r2, [pc, #132]	; (8000290 <getKeyInput1+0x90>)
 800020a:	6013      	str	r3, [r2, #0]
  KeyReg1 = KeyReg2;
 800020c:	4b21      	ldr	r3, [pc, #132]	; (8000294 <getKeyInput1+0x94>)
 800020e:	681b      	ldr	r3, [r3, #0]
 8000210:	4a1e      	ldr	r2, [pc, #120]	; (800028c <getKeyInput1+0x8c>)
 8000212:	6013      	str	r3, [r2, #0]
  KeyReg2 = HAL_GPIO_ReadPin(BUTTON_1_GPIO_Port, BUTTON_1_Pin);
 8000214:	2102      	movs	r1, #2
 8000216:	4820      	ldr	r0, [pc, #128]	; (8000298 <getKeyInput1+0x98>)
 8000218:	f001 ffac 	bl	8002174 <HAL_GPIO_ReadPin>
 800021c:	4603      	mov	r3, r0
 800021e:	461a      	mov	r2, r3
 8000220:	4b1c      	ldr	r3, [pc, #112]	; (8000294 <getKeyInput1+0x94>)
 8000222:	601a      	str	r2, [r3, #0]
  if ((KeyReg0 == KeyReg1) && (KeyReg1 == KeyReg2)){
 8000224:	4b1a      	ldr	r3, [pc, #104]	; (8000290 <getKeyInput1+0x90>)
 8000226:	681a      	ldr	r2, [r3, #0]
 8000228:	4b18      	ldr	r3, [pc, #96]	; (800028c <getKeyInput1+0x8c>)
 800022a:	681b      	ldr	r3, [r3, #0]
 800022c:	429a      	cmp	r2, r3
 800022e:	d12b      	bne.n	8000288 <getKeyInput1+0x88>
 8000230:	4b16      	ldr	r3, [pc, #88]	; (800028c <getKeyInput1+0x8c>)
 8000232:	681a      	ldr	r2, [r3, #0]
 8000234:	4b17      	ldr	r3, [pc, #92]	; (8000294 <getKeyInput1+0x94>)
 8000236:	681b      	ldr	r3, [r3, #0]
 8000238:	429a      	cmp	r2, r3
 800023a:	d125      	bne.n	8000288 <getKeyInput1+0x88>
    if (KeyReg2 != KeyReg3){
 800023c:	4b15      	ldr	r3, [pc, #84]	; (8000294 <getKeyInput1+0x94>)
 800023e:	681a      	ldr	r2, [r3, #0]
 8000240:	4b16      	ldr	r3, [pc, #88]	; (800029c <getKeyInput1+0x9c>)
 8000242:	681b      	ldr	r3, [r3, #0]
 8000244:	429a      	cmp	r2, r3
 8000246:	d00d      	beq.n	8000264 <getKeyInput1+0x64>
      KeyReg3 = KeyReg2;
 8000248:	4b12      	ldr	r3, [pc, #72]	; (8000294 <getKeyInput1+0x94>)
 800024a:	681b      	ldr	r3, [r3, #0]
 800024c:	4a13      	ldr	r2, [pc, #76]	; (800029c <getKeyInput1+0x9c>)
 800024e:	6013      	str	r3, [r2, #0]

      if (KeyReg2 == PRESSED_STATE){
 8000250:	4b10      	ldr	r3, [pc, #64]	; (8000294 <getKeyInput1+0x94>)
 8000252:	681b      	ldr	r3, [r3, #0]
 8000254:	2b00      	cmp	r3, #0
 8000256:	d117      	bne.n	8000288 <getKeyInput1+0x88>
    	  subKeyProcess1();
 8000258:	f7ff ffae 	bl	80001b8 <subKeyProcess1>
    	  TimeForKeyPress = 100;
 800025c:	4b10      	ldr	r3, [pc, #64]	; (80002a0 <getKeyInput1+0xa0>)
 800025e:	2264      	movs	r2, #100	; 0x64
 8000260:	601a      	str	r2, [r3, #0]
        	}
        	TimeForKeyPress = 100;
        }
    }
  }
}
 8000262:	e011      	b.n	8000288 <getKeyInput1+0x88>
       TimeForKeyPress --;
 8000264:	4b0e      	ldr	r3, [pc, #56]	; (80002a0 <getKeyInput1+0xa0>)
 8000266:	681b      	ldr	r3, [r3, #0]
 8000268:	3b01      	subs	r3, #1
 800026a:	4a0d      	ldr	r2, [pc, #52]	; (80002a0 <getKeyInput1+0xa0>)
 800026c:	6013      	str	r3, [r2, #0]
        if (TimeForKeyPress == 0){
 800026e:	4b0c      	ldr	r3, [pc, #48]	; (80002a0 <getKeyInput1+0xa0>)
 8000270:	681b      	ldr	r3, [r3, #0]
 8000272:	2b00      	cmp	r3, #0
 8000274:	d108      	bne.n	8000288 <getKeyInput1+0x88>
        	if (KeyReg2 == PRESSED_STATE){
 8000276:	4b07      	ldr	r3, [pc, #28]	; (8000294 <getKeyInput1+0x94>)
 8000278:	681b      	ldr	r3, [r3, #0]
 800027a:	2b00      	cmp	r3, #0
 800027c:	d101      	bne.n	8000282 <getKeyInput1+0x82>
        		subKeyProcess1();
 800027e:	f7ff ff9b 	bl	80001b8 <subKeyProcess1>
        	TimeForKeyPress = 100;
 8000282:	4b07      	ldr	r3, [pc, #28]	; (80002a0 <getKeyInput1+0xa0>)
 8000284:	2264      	movs	r2, #100	; 0x64
 8000286:	601a      	str	r2, [r3, #0]
}
 8000288:	bf00      	nop
 800028a:	bd80      	pop	{r7, pc}
 800028c:	20000004 	.word	0x20000004
 8000290:	20000000 	.word	0x20000000
 8000294:	20000008 	.word	0x20000008
 8000298:	40010800 	.word	0x40010800
 800029c:	2000000c 	.word	0x2000000c
 80002a0:	20000030 	.word	0x20000030

080002a4 <getKeyInput2>:
void getKeyInput2(){
 80002a4:	b580      	push	{r7, lr}
 80002a6:	af00      	add	r7, sp, #0
  KeyReg4 = KeyReg5;
 80002a8:	4b21      	ldr	r3, [pc, #132]	; (8000330 <getKeyInput2+0x8c>)
 80002aa:	681b      	ldr	r3, [r3, #0]
 80002ac:	4a21      	ldr	r2, [pc, #132]	; (8000334 <getKeyInput2+0x90>)
 80002ae:	6013      	str	r3, [r2, #0]
  KeyReg5 = KeyReg6;
 80002b0:	4b21      	ldr	r3, [pc, #132]	; (8000338 <getKeyInput2+0x94>)
 80002b2:	681b      	ldr	r3, [r3, #0]
 80002b4:	4a1e      	ldr	r2, [pc, #120]	; (8000330 <getKeyInput2+0x8c>)
 80002b6:	6013      	str	r3, [r2, #0]
  KeyReg6 = HAL_GPIO_ReadPin(BUTTON_2_GPIO_Port, BUTTON_2_Pin);
 80002b8:	2104      	movs	r1, #4
 80002ba:	4820      	ldr	r0, [pc, #128]	; (800033c <getKeyInput2+0x98>)
 80002bc:	f001 ff5a 	bl	8002174 <HAL_GPIO_ReadPin>
 80002c0:	4603      	mov	r3, r0
 80002c2:	461a      	mov	r2, r3
 80002c4:	4b1c      	ldr	r3, [pc, #112]	; (8000338 <getKeyInput2+0x94>)
 80002c6:	601a      	str	r2, [r3, #0]
  if ((KeyReg4 == KeyReg5) && (KeyReg5 == KeyReg6)){
 80002c8:	4b1a      	ldr	r3, [pc, #104]	; (8000334 <getKeyInput2+0x90>)
 80002ca:	681a      	ldr	r2, [r3, #0]
 80002cc:	4b18      	ldr	r3, [pc, #96]	; (8000330 <getKeyInput2+0x8c>)
 80002ce:	681b      	ldr	r3, [r3, #0]
 80002d0:	429a      	cmp	r2, r3
 80002d2:	d12b      	bne.n	800032c <getKeyInput2+0x88>
 80002d4:	4b16      	ldr	r3, [pc, #88]	; (8000330 <getKeyInput2+0x8c>)
 80002d6:	681a      	ldr	r2, [r3, #0]
 80002d8:	4b17      	ldr	r3, [pc, #92]	; (8000338 <getKeyInput2+0x94>)
 80002da:	681b      	ldr	r3, [r3, #0]
 80002dc:	429a      	cmp	r2, r3
 80002de:	d125      	bne.n	800032c <getKeyInput2+0x88>
    if (KeyReg6 != KeyReg7){
 80002e0:	4b15      	ldr	r3, [pc, #84]	; (8000338 <getKeyInput2+0x94>)
 80002e2:	681a      	ldr	r2, [r3, #0]
 80002e4:	4b16      	ldr	r3, [pc, #88]	; (8000340 <getKeyInput2+0x9c>)
 80002e6:	681b      	ldr	r3, [r3, #0]
 80002e8:	429a      	cmp	r2, r3
 80002ea:	d00d      	beq.n	8000308 <getKeyInput2+0x64>
      KeyReg7 = KeyReg6;
 80002ec:	4b12      	ldr	r3, [pc, #72]	; (8000338 <getKeyInput2+0x94>)
 80002ee:	681b      	ldr	r3, [r3, #0]
 80002f0:	4a13      	ldr	r2, [pc, #76]	; (8000340 <getKeyInput2+0x9c>)
 80002f2:	6013      	str	r3, [r2, #0]

      if (KeyReg6 == PRESSED_STATE){
 80002f4:	4b10      	ldr	r3, [pc, #64]	; (8000338 <getKeyInput2+0x94>)
 80002f6:	681b      	ldr	r3, [r3, #0]
 80002f8:	2b00      	cmp	r3, #0
 80002fa:	d117      	bne.n	800032c <getKeyInput2+0x88>
    	  subKeyProcess2();
 80002fc:	f7ff ff68 	bl	80001d0 <subKeyProcess2>
    	  TimeForKeyPress = 50;
 8000300:	4b10      	ldr	r3, [pc, #64]	; (8000344 <getKeyInput2+0xa0>)
 8000302:	2232      	movs	r2, #50	; 0x32
 8000304:	601a      	str	r2, [r3, #0]
        	}
        	TimeForKeyPress = 50;
        }
    }
  }
}
 8000306:	e011      	b.n	800032c <getKeyInput2+0x88>
       TimeForKeyPress --;
 8000308:	4b0e      	ldr	r3, [pc, #56]	; (8000344 <getKeyInput2+0xa0>)
 800030a:	681b      	ldr	r3, [r3, #0]
 800030c:	3b01      	subs	r3, #1
 800030e:	4a0d      	ldr	r2, [pc, #52]	; (8000344 <getKeyInput2+0xa0>)
 8000310:	6013      	str	r3, [r2, #0]
        if (TimeForKeyPress == 0){
 8000312:	4b0c      	ldr	r3, [pc, #48]	; (8000344 <getKeyInput2+0xa0>)
 8000314:	681b      	ldr	r3, [r3, #0]
 8000316:	2b00      	cmp	r3, #0
 8000318:	d108      	bne.n	800032c <getKeyInput2+0x88>
        	if (KeyReg6 == PRESSED_STATE){
 800031a:	4b07      	ldr	r3, [pc, #28]	; (8000338 <getKeyInput2+0x94>)
 800031c:	681b      	ldr	r3, [r3, #0]
 800031e:	2b00      	cmp	r3, #0
 8000320:	d101      	bne.n	8000326 <getKeyInput2+0x82>
        		subKeyProcess2();
 8000322:	f7ff ff55 	bl	80001d0 <subKeyProcess2>
        	TimeForKeyPress = 50;
 8000326:	4b07      	ldr	r3, [pc, #28]	; (8000344 <getKeyInput2+0xa0>)
 8000328:	2232      	movs	r2, #50	; 0x32
 800032a:	601a      	str	r2, [r3, #0]
}
 800032c:	bf00      	nop
 800032e:	bd80      	pop	{r7, pc}
 8000330:	20000014 	.word	0x20000014
 8000334:	20000010 	.word	0x20000010
 8000338:	20000018 	.word	0x20000018
 800033c:	40010800 	.word	0x40010800
 8000340:	2000001c 	.word	0x2000001c
 8000344:	20000030 	.word	0x20000030

08000348 <getKeyInput3>:
void getKeyInput3(){
 8000348:	b580      	push	{r7, lr}
 800034a:	af00      	add	r7, sp, #0
  KeyReg8 = KeyReg9;
 800034c:	4b21      	ldr	r3, [pc, #132]	; (80003d4 <getKeyInput3+0x8c>)
 800034e:	681b      	ldr	r3, [r3, #0]
 8000350:	4a21      	ldr	r2, [pc, #132]	; (80003d8 <getKeyInput3+0x90>)
 8000352:	6013      	str	r3, [r2, #0]
  KeyReg9 = KeyReg10;
 8000354:	4b21      	ldr	r3, [pc, #132]	; (80003dc <getKeyInput3+0x94>)
 8000356:	681b      	ldr	r3, [r3, #0]
 8000358:	4a1e      	ldr	r2, [pc, #120]	; (80003d4 <getKeyInput3+0x8c>)
 800035a:	6013      	str	r3, [r2, #0]
  KeyReg10 = HAL_GPIO_ReadPin(BUTTON_3_GPIO_Port, BUTTON_3_Pin);
 800035c:	2108      	movs	r1, #8
 800035e:	4820      	ldr	r0, [pc, #128]	; (80003e0 <getKeyInput3+0x98>)
 8000360:	f001 ff08 	bl	8002174 <HAL_GPIO_ReadPin>
 8000364:	4603      	mov	r3, r0
 8000366:	461a      	mov	r2, r3
 8000368:	4b1c      	ldr	r3, [pc, #112]	; (80003dc <getKeyInput3+0x94>)
 800036a:	601a      	str	r2, [r3, #0]
  if ((KeyReg8 == KeyReg9) && (KeyReg9 == KeyReg10)){
 800036c:	4b1a      	ldr	r3, [pc, #104]	; (80003d8 <getKeyInput3+0x90>)
 800036e:	681a      	ldr	r2, [r3, #0]
 8000370:	4b18      	ldr	r3, [pc, #96]	; (80003d4 <getKeyInput3+0x8c>)
 8000372:	681b      	ldr	r3, [r3, #0]
 8000374:	429a      	cmp	r2, r3
 8000376:	d12b      	bne.n	80003d0 <getKeyInput3+0x88>
 8000378:	4b16      	ldr	r3, [pc, #88]	; (80003d4 <getKeyInput3+0x8c>)
 800037a:	681a      	ldr	r2, [r3, #0]
 800037c:	4b17      	ldr	r3, [pc, #92]	; (80003dc <getKeyInput3+0x94>)
 800037e:	681b      	ldr	r3, [r3, #0]
 8000380:	429a      	cmp	r2, r3
 8000382:	d125      	bne.n	80003d0 <getKeyInput3+0x88>
    if (KeyReg10 != KeyReg11){
 8000384:	4b15      	ldr	r3, [pc, #84]	; (80003dc <getKeyInput3+0x94>)
 8000386:	681a      	ldr	r2, [r3, #0]
 8000388:	4b16      	ldr	r3, [pc, #88]	; (80003e4 <getKeyInput3+0x9c>)
 800038a:	681b      	ldr	r3, [r3, #0]
 800038c:	429a      	cmp	r2, r3
 800038e:	d00d      	beq.n	80003ac <getKeyInput3+0x64>
      KeyReg11 = KeyReg10;
 8000390:	4b12      	ldr	r3, [pc, #72]	; (80003dc <getKeyInput3+0x94>)
 8000392:	681b      	ldr	r3, [r3, #0]
 8000394:	4a13      	ldr	r2, [pc, #76]	; (80003e4 <getKeyInput3+0x9c>)
 8000396:	6013      	str	r3, [r2, #0]

      if (KeyReg10 == PRESSED_STATE){
 8000398:	4b10      	ldr	r3, [pc, #64]	; (80003dc <getKeyInput3+0x94>)
 800039a:	681b      	ldr	r3, [r3, #0]
 800039c:	2b00      	cmp	r3, #0
 800039e:	d117      	bne.n	80003d0 <getKeyInput3+0x88>
    	  subKeyProcess3();
 80003a0:	f7ff ff22 	bl	80001e8 <subKeyProcess3>
    	  TimeForKeyPress = 100;
 80003a4:	4b10      	ldr	r3, [pc, #64]	; (80003e8 <getKeyInput3+0xa0>)
 80003a6:	2264      	movs	r2, #100	; 0x64
 80003a8:	601a      	str	r2, [r3, #0]
        	}
        	TimeForKeyPress = 100;
        }
    }
  }
}
 80003aa:	e011      	b.n	80003d0 <getKeyInput3+0x88>
       TimeForKeyPress --;
 80003ac:	4b0e      	ldr	r3, [pc, #56]	; (80003e8 <getKeyInput3+0xa0>)
 80003ae:	681b      	ldr	r3, [r3, #0]
 80003b0:	3b01      	subs	r3, #1
 80003b2:	4a0d      	ldr	r2, [pc, #52]	; (80003e8 <getKeyInput3+0xa0>)
 80003b4:	6013      	str	r3, [r2, #0]
        if (TimeForKeyPress == 0){
 80003b6:	4b0c      	ldr	r3, [pc, #48]	; (80003e8 <getKeyInput3+0xa0>)
 80003b8:	681b      	ldr	r3, [r3, #0]
 80003ba:	2b00      	cmp	r3, #0
 80003bc:	d108      	bne.n	80003d0 <getKeyInput3+0x88>
        	if (KeyReg10 == PRESSED_STATE){
 80003be:	4b07      	ldr	r3, [pc, #28]	; (80003dc <getKeyInput3+0x94>)
 80003c0:	681b      	ldr	r3, [r3, #0]
 80003c2:	2b00      	cmp	r3, #0
 80003c4:	d101      	bne.n	80003ca <getKeyInput3+0x82>
        		subKeyProcess3();
 80003c6:	f7ff ff0f 	bl	80001e8 <subKeyProcess3>
        	TimeForKeyPress = 100;
 80003ca:	4b07      	ldr	r3, [pc, #28]	; (80003e8 <getKeyInput3+0xa0>)
 80003cc:	2264      	movs	r2, #100	; 0x64
 80003ce:	601a      	str	r2, [r3, #0]
}
 80003d0:	bf00      	nop
 80003d2:	bd80      	pop	{r7, pc}
 80003d4:	20000024 	.word	0x20000024
 80003d8:	20000020 	.word	0x20000020
 80003dc:	20000028 	.word	0x20000028
 80003e0:	40010800 	.word	0x40010800
 80003e4:	2000002c 	.word	0x2000002c
 80003e8:	20000030 	.word	0x20000030

080003ec <fsm_auto_run>:
 *  Created on: Oct 28, 2022
 *      Author: Admin
 */
#include "fsm.h"

void fsm_auto_run(){
 80003ec:	b580      	push	{r7, lr}
 80003ee:	af00      	add	r7, sp, #0
	switch(status){
 80003f0:	4bb0      	ldr	r3, [pc, #704]	; (80006b4 <fsm_auto_run+0x2c8>)
 80003f2:	681b      	ldr	r3, [r3, #0]
 80003f4:	2b04      	cmp	r3, #4
 80003f6:	f200 821e 	bhi.w	8000836 <fsm_auto_run+0x44a>
 80003fa:	a201      	add	r2, pc, #4	; (adr r2, 8000400 <fsm_auto_run+0x14>)
 80003fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000400:	08000415 	.word	0x08000415
 8000404:	08000465 	.word	0x08000465
 8000408:	08000555 	.word	0x08000555
 800040c:	0800063f 	.word	0x0800063f
 8000410:	0800074f 	.word	0x0800074f
	case INIT:
		HAL_GPIO_WritePin(RED_1_GPIO_Port, RED_1_Pin, SET);
 8000414:	2201      	movs	r2, #1
 8000416:	2120      	movs	r1, #32
 8000418:	48a7      	ldr	r0, [pc, #668]	; (80006b8 <fsm_auto_run+0x2cc>)
 800041a:	f001 fec2 	bl	80021a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(YELLOW_1_GPIO_Port, YELLOW_1_Pin, SET);
 800041e:	2201      	movs	r2, #1
 8000420:	2140      	movs	r1, #64	; 0x40
 8000422:	48a5      	ldr	r0, [pc, #660]	; (80006b8 <fsm_auto_run+0x2cc>)
 8000424:	f001 febd 	bl	80021a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GREEN_1_GPIO_Port, GREEN_1_Pin, SET);
 8000428:	2201      	movs	r2, #1
 800042a:	2180      	movs	r1, #128	; 0x80
 800042c:	48a2      	ldr	r0, [pc, #648]	; (80006b8 <fsm_auto_run+0x2cc>)
 800042e:	f001 feb8 	bl	80021a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(RED_2_GPIO_Port, RED_2_Pin, SET);
 8000432:	2201      	movs	r2, #1
 8000434:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000438:	489f      	ldr	r0, [pc, #636]	; (80006b8 <fsm_auto_run+0x2cc>)
 800043a:	f001 feb2 	bl	80021a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(YELLOW_2_GPIO_Port, YELLOW_2_Pin, SET);
 800043e:	2201      	movs	r2, #1
 8000440:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000444:	489c      	ldr	r0, [pc, #624]	; (80006b8 <fsm_auto_run+0x2cc>)
 8000446:	f001 feac 	bl	80021a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GREEN_2_GPIO_Port, GREEN_2_Pin, SET);
 800044a:	2201      	movs	r2, #1
 800044c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000450:	4899      	ldr	r0, [pc, #612]	; (80006b8 <fsm_auto_run+0x2cc>)
 8000452:	f001 fea6 	bl	80021a2 <HAL_GPIO_WritePin>

		status = MODE_1;
 8000456:	4b97      	ldr	r3, [pc, #604]	; (80006b4 <fsm_auto_run+0x2c8>)
 8000458:	220b      	movs	r2, #11
 800045a:	601a      	str	r2, [r3, #0]
		setTimer3(250);
 800045c:	20fa      	movs	r0, #250	; 0xfa
 800045e:	f001 fa61 	bl	8001924 <setTimer3>
		break;
 8000462:	e1f1      	b.n	8000848 <fsm_auto_run+0x45c>
	case RED_GREEN:
		HAL_GPIO_WritePin(RED_1_GPIO_Port, RED_1_Pin, RESET);
 8000464:	2200      	movs	r2, #0
 8000466:	2120      	movs	r1, #32
 8000468:	4893      	ldr	r0, [pc, #588]	; (80006b8 <fsm_auto_run+0x2cc>)
 800046a:	f001 fe9a 	bl	80021a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(YELLOW_1_GPIO_Port, YELLOW_1_Pin, SET);
 800046e:	2201      	movs	r2, #1
 8000470:	2140      	movs	r1, #64	; 0x40
 8000472:	4891      	ldr	r0, [pc, #580]	; (80006b8 <fsm_auto_run+0x2cc>)
 8000474:	f001 fe95 	bl	80021a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GREEN_1_GPIO_Port, GREEN_1_Pin, SET);
 8000478:	2201      	movs	r2, #1
 800047a:	2180      	movs	r1, #128	; 0x80
 800047c:	488e      	ldr	r0, [pc, #568]	; (80006b8 <fsm_auto_run+0x2cc>)
 800047e:	f001 fe90 	bl	80021a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(RED_2_GPIO_Port, RED_2_Pin, SET);
 8000482:	2201      	movs	r2, #1
 8000484:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000488:	488b      	ldr	r0, [pc, #556]	; (80006b8 <fsm_auto_run+0x2cc>)
 800048a:	f001 fe8a 	bl	80021a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(YELLOW_2_GPIO_Port, YELLOW_2_Pin, SET);
 800048e:	2201      	movs	r2, #1
 8000490:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000494:	4888      	ldr	r0, [pc, #544]	; (80006b8 <fsm_auto_run+0x2cc>)
 8000496:	f001 fe84 	bl	80021a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GREEN_2_GPIO_Port, GREEN_2_Pin, RESET);
 800049a:	2200      	movs	r2, #0
 800049c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80004a0:	4885      	ldr	r0, [pc, #532]	; (80006b8 <fsm_auto_run+0x2cc>)
 80004a2:	f001 fe7e 	bl	80021a2 <HAL_GPIO_WritePin>
		if (timer4_flag == 1){
 80004a6:	4b85      	ldr	r3, [pc, #532]	; (80006bc <fsm_auto_run+0x2d0>)
 80004a8:	681b      	ldr	r3, [r3, #0]
 80004aa:	2b01      	cmp	r3, #1
 80004ac:	d101      	bne.n	80004b2 <fsm_auto_run+0xc6>
			decrease_1sec();
 80004ae:	f001 f89f 	bl	80015f0 <decrease_1sec>
		}
		if (timer3_flag == 1){ //Turn on index_led-th 7SEG
 80004b2:	4b83      	ldr	r3, [pc, #524]	; (80006c0 <fsm_auto_run+0x2d4>)
 80004b4:	681b      	ldr	r3, [r3, #0]
 80004b6:	2b01      	cmp	r3, #1
 80004b8:	d11a      	bne.n	80004f0 <fsm_auto_run+0x104>
			  if (index_7seg >= 4) {
 80004ba:	4b82      	ldr	r3, [pc, #520]	; (80006c4 <fsm_auto_run+0x2d8>)
 80004bc:	681b      	ldr	r3, [r3, #0]
 80004be:	2b03      	cmp	r3, #3
 80004c0:	dd0b      	ble.n	80004da <fsm_auto_run+0xee>
					index_7seg = 0;
 80004c2:	4b80      	ldr	r3, [pc, #512]	; (80006c4 <fsm_auto_run+0x2d8>)
 80004c4:	2200      	movs	r2, #0
 80004c6:	601a      	str	r2, [r3, #0]
					update7SEG(index_7seg++);
 80004c8:	4b7e      	ldr	r3, [pc, #504]	; (80006c4 <fsm_auto_run+0x2d8>)
 80004ca:	681b      	ldr	r3, [r3, #0]
 80004cc:	1c5a      	adds	r2, r3, #1
 80004ce:	497d      	ldr	r1, [pc, #500]	; (80006c4 <fsm_auto_run+0x2d8>)
 80004d0:	600a      	str	r2, [r1, #0]
 80004d2:	4618      	mov	r0, r3
 80004d4:	f000 fff6 	bl	80014c4 <update7SEG>
 80004d8:	e007      	b.n	80004ea <fsm_auto_run+0xfe>
			  } else {
					update7SEG(index_7seg++);
 80004da:	4b7a      	ldr	r3, [pc, #488]	; (80006c4 <fsm_auto_run+0x2d8>)
 80004dc:	681b      	ldr	r3, [r3, #0]
 80004de:	1c5a      	adds	r2, r3, #1
 80004e0:	4978      	ldr	r1, [pc, #480]	; (80006c4 <fsm_auto_run+0x2d8>)
 80004e2:	600a      	str	r2, [r1, #0]
 80004e4:	4618      	mov	r0, r3
 80004e6:	f000 ffed 	bl	80014c4 <update7SEG>
				}
			  setTimer3(250);
 80004ea:	20fa      	movs	r0, #250	; 0xfa
 80004ec:	f001 fa1a 	bl	8001924 <setTimer3>
		  }
		if (timer2_flag == 1){
 80004f0:	4b75      	ldr	r3, [pc, #468]	; (80006c8 <fsm_auto_run+0x2dc>)
 80004f2:	681b      	ldr	r3, [r3, #0]
 80004f4:	2b01      	cmp	r3, #1
 80004f6:	d118      	bne.n	800052a <fsm_auto_run+0x13e>
			status = RED_YELLOW;
 80004f8:	4b6e      	ldr	r3, [pc, #440]	; (80006b4 <fsm_auto_run+0x2c8>)
 80004fa:	2202      	movs	r2, #2
 80004fc:	601a      	str	r2, [r3, #0]
			count[0] = traffic_count[0] - traffic_count[2];
 80004fe:	4b73      	ldr	r3, [pc, #460]	; (80006cc <fsm_auto_run+0x2e0>)
 8000500:	681a      	ldr	r2, [r3, #0]
 8000502:	4b72      	ldr	r3, [pc, #456]	; (80006cc <fsm_auto_run+0x2e0>)
 8000504:	689b      	ldr	r3, [r3, #8]
 8000506:	1ad3      	subs	r3, r2, r3
 8000508:	4a71      	ldr	r2, [pc, #452]	; (80006d0 <fsm_auto_run+0x2e4>)
 800050a:	6013      	str	r3, [r2, #0]
			count[1] = traffic_count[1];
 800050c:	4b6f      	ldr	r3, [pc, #444]	; (80006cc <fsm_auto_run+0x2e0>)
 800050e:	685b      	ldr	r3, [r3, #4]
 8000510:	4a6f      	ldr	r2, [pc, #444]	; (80006d0 <fsm_auto_run+0x2e4>)
 8000512:	6053      	str	r3, [r2, #4]
			decrease_1sec();
 8000514:	f001 f86c 	bl	80015f0 <decrease_1sec>
			setTimer2(traffic_count[1]*1000);
 8000518:	4b6c      	ldr	r3, [pc, #432]	; (80006cc <fsm_auto_run+0x2e0>)
 800051a:	685b      	ldr	r3, [r3, #4]
 800051c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000520:	fb02 f303 	mul.w	r3, r2, r3
 8000524:	4618      	mov	r0, r3
 8000526:	f001 f9e3 	bl	80018f0 <setTimer2>
		}
		if (isButton1Pressed() == 1){
 800052a:	f7ff fe0f 	bl	800014c <isButton1Pressed>
 800052e:	4603      	mov	r3, r0
 8000530:	2b01      	cmp	r3, #1
 8000532:	f040 8182 	bne.w	800083a <fsm_auto_run+0x44e>
			status = MODE_2;
 8000536:	4b5f      	ldr	r3, [pc, #380]	; (80006b4 <fsm_auto_run+0x2c8>)
 8000538:	220c      	movs	r2, #12
 800053a:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(RED_1_GPIO_Port, RED_1_Pin, SET);
 800053c:	2201      	movs	r2, #1
 800053e:	2120      	movs	r1, #32
 8000540:	485d      	ldr	r0, [pc, #372]	; (80006b8 <fsm_auto_run+0x2cc>)
 8000542:	f001 fe2e 	bl	80021a2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(RED_2_GPIO_Port, RED_2_Pin, SET);
 8000546:	2201      	movs	r2, #1
 8000548:	f44f 7180 	mov.w	r1, #256	; 0x100
 800054c:	485a      	ldr	r0, [pc, #360]	; (80006b8 <fsm_auto_run+0x2cc>)
 800054e:	f001 fe28 	bl	80021a2 <HAL_GPIO_WritePin>
		}
		break;
 8000552:	e172      	b.n	800083a <fsm_auto_run+0x44e>
	case RED_YELLOW:
		HAL_GPIO_WritePin(RED_1_GPIO_Port, RED_1_Pin, RESET);
 8000554:	2200      	movs	r2, #0
 8000556:	2120      	movs	r1, #32
 8000558:	4857      	ldr	r0, [pc, #348]	; (80006b8 <fsm_auto_run+0x2cc>)
 800055a:	f001 fe22 	bl	80021a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(YELLOW_1_GPIO_Port, YELLOW_1_Pin, SET);
 800055e:	2201      	movs	r2, #1
 8000560:	2140      	movs	r1, #64	; 0x40
 8000562:	4855      	ldr	r0, [pc, #340]	; (80006b8 <fsm_auto_run+0x2cc>)
 8000564:	f001 fe1d 	bl	80021a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GREEN_1_GPIO_Port, GREEN_1_Pin, SET);
 8000568:	2201      	movs	r2, #1
 800056a:	2180      	movs	r1, #128	; 0x80
 800056c:	4852      	ldr	r0, [pc, #328]	; (80006b8 <fsm_auto_run+0x2cc>)
 800056e:	f001 fe18 	bl	80021a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(RED_2_GPIO_Port, RED_2_Pin, SET);
 8000572:	2201      	movs	r2, #1
 8000574:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000578:	484f      	ldr	r0, [pc, #316]	; (80006b8 <fsm_auto_run+0x2cc>)
 800057a:	f001 fe12 	bl	80021a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(YELLOW_2_GPIO_Port, YELLOW_2_Pin, RESET);
 800057e:	2200      	movs	r2, #0
 8000580:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000584:	484c      	ldr	r0, [pc, #304]	; (80006b8 <fsm_auto_run+0x2cc>)
 8000586:	f001 fe0c 	bl	80021a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GREEN_2_GPIO_Port, GREEN_2_Pin, SET);
 800058a:	2201      	movs	r2, #1
 800058c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000590:	4849      	ldr	r0, [pc, #292]	; (80006b8 <fsm_auto_run+0x2cc>)
 8000592:	f001 fe06 	bl	80021a2 <HAL_GPIO_WritePin>
		if (timer4_flag == 1){
 8000596:	4b49      	ldr	r3, [pc, #292]	; (80006bc <fsm_auto_run+0x2d0>)
 8000598:	681b      	ldr	r3, [r3, #0]
 800059a:	2b01      	cmp	r3, #1
 800059c:	d101      	bne.n	80005a2 <fsm_auto_run+0x1b6>
			decrease_1sec();
 800059e:	f001 f827 	bl	80015f0 <decrease_1sec>
		}
		if (timer3_flag == 1){ //Turn on index_led-th 7SEG
 80005a2:	4b47      	ldr	r3, [pc, #284]	; (80006c0 <fsm_auto_run+0x2d4>)
 80005a4:	681b      	ldr	r3, [r3, #0]
 80005a6:	2b01      	cmp	r3, #1
 80005a8:	d11a      	bne.n	80005e0 <fsm_auto_run+0x1f4>
			  if (index_7seg >= 4) {
 80005aa:	4b46      	ldr	r3, [pc, #280]	; (80006c4 <fsm_auto_run+0x2d8>)
 80005ac:	681b      	ldr	r3, [r3, #0]
 80005ae:	2b03      	cmp	r3, #3
 80005b0:	dd0b      	ble.n	80005ca <fsm_auto_run+0x1de>
					index_7seg = 0;
 80005b2:	4b44      	ldr	r3, [pc, #272]	; (80006c4 <fsm_auto_run+0x2d8>)
 80005b4:	2200      	movs	r2, #0
 80005b6:	601a      	str	r2, [r3, #0]
					update7SEG(index_7seg++);
 80005b8:	4b42      	ldr	r3, [pc, #264]	; (80006c4 <fsm_auto_run+0x2d8>)
 80005ba:	681b      	ldr	r3, [r3, #0]
 80005bc:	1c5a      	adds	r2, r3, #1
 80005be:	4941      	ldr	r1, [pc, #260]	; (80006c4 <fsm_auto_run+0x2d8>)
 80005c0:	600a      	str	r2, [r1, #0]
 80005c2:	4618      	mov	r0, r3
 80005c4:	f000 ff7e 	bl	80014c4 <update7SEG>
 80005c8:	e007      	b.n	80005da <fsm_auto_run+0x1ee>
			  } else {
					update7SEG(index_7seg++);
 80005ca:	4b3e      	ldr	r3, [pc, #248]	; (80006c4 <fsm_auto_run+0x2d8>)
 80005cc:	681b      	ldr	r3, [r3, #0]
 80005ce:	1c5a      	adds	r2, r3, #1
 80005d0:	493c      	ldr	r1, [pc, #240]	; (80006c4 <fsm_auto_run+0x2d8>)
 80005d2:	600a      	str	r2, [r1, #0]
 80005d4:	4618      	mov	r0, r3
 80005d6:	f000 ff75 	bl	80014c4 <update7SEG>
				}
			  setTimer3(250);
 80005da:	20fa      	movs	r0, #250	; 0xfa
 80005dc:	f001 f9a2 	bl	8001924 <setTimer3>
		  }
		if (timer2_flag == 1){
 80005e0:	4b39      	ldr	r3, [pc, #228]	; (80006c8 <fsm_auto_run+0x2dc>)
 80005e2:	681b      	ldr	r3, [r3, #0]
 80005e4:	2b01      	cmp	r3, #1
 80005e6:	d115      	bne.n	8000614 <fsm_auto_run+0x228>
			status = GREEN_RED;
 80005e8:	4b32      	ldr	r3, [pc, #200]	; (80006b4 <fsm_auto_run+0x2c8>)
 80005ea:	2203      	movs	r2, #3
 80005ec:	601a      	str	r2, [r3, #0]
			count[0] = traffic_count[2];
 80005ee:	4b37      	ldr	r3, [pc, #220]	; (80006cc <fsm_auto_run+0x2e0>)
 80005f0:	689b      	ldr	r3, [r3, #8]
 80005f2:	4a37      	ldr	r2, [pc, #220]	; (80006d0 <fsm_auto_run+0x2e4>)
 80005f4:	6013      	str	r3, [r2, #0]
			count[1] = traffic_count[0];
 80005f6:	4b35      	ldr	r3, [pc, #212]	; (80006cc <fsm_auto_run+0x2e0>)
 80005f8:	681b      	ldr	r3, [r3, #0]
 80005fa:	4a35      	ldr	r2, [pc, #212]	; (80006d0 <fsm_auto_run+0x2e4>)
 80005fc:	6053      	str	r3, [r2, #4]
			decrease_1sec();
 80005fe:	f000 fff7 	bl	80015f0 <decrease_1sec>
			setTimer2(traffic_count[2]*1000);
 8000602:	4b32      	ldr	r3, [pc, #200]	; (80006cc <fsm_auto_run+0x2e0>)
 8000604:	689b      	ldr	r3, [r3, #8]
 8000606:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800060a:	fb02 f303 	mul.w	r3, r2, r3
 800060e:	4618      	mov	r0, r3
 8000610:	f001 f96e 	bl	80018f0 <setTimer2>
		}
		if (isButton1Pressed() == 1){
 8000614:	f7ff fd9a 	bl	800014c <isButton1Pressed>
 8000618:	4603      	mov	r3, r0
 800061a:	2b01      	cmp	r3, #1
 800061c:	f040 810f 	bne.w	800083e <fsm_auto_run+0x452>
			status = MODE_2;
 8000620:	4b24      	ldr	r3, [pc, #144]	; (80006b4 <fsm_auto_run+0x2c8>)
 8000622:	220c      	movs	r2, #12
 8000624:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(RED_1_GPIO_Port, RED_1_Pin, SET);
 8000626:	2201      	movs	r2, #1
 8000628:	2120      	movs	r1, #32
 800062a:	4823      	ldr	r0, [pc, #140]	; (80006b8 <fsm_auto_run+0x2cc>)
 800062c:	f001 fdb9 	bl	80021a2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(RED_2_GPIO_Port, RED_2_Pin, SET);
 8000630:	2201      	movs	r2, #1
 8000632:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000636:	4820      	ldr	r0, [pc, #128]	; (80006b8 <fsm_auto_run+0x2cc>)
 8000638:	f001 fdb3 	bl	80021a2 <HAL_GPIO_WritePin>
		}
		break;
 800063c:	e0ff      	b.n	800083e <fsm_auto_run+0x452>
	case GREEN_RED:
		HAL_GPIO_WritePin(RED_1_GPIO_Port, RED_1_Pin, SET);
 800063e:	2201      	movs	r2, #1
 8000640:	2120      	movs	r1, #32
 8000642:	481d      	ldr	r0, [pc, #116]	; (80006b8 <fsm_auto_run+0x2cc>)
 8000644:	f001 fdad 	bl	80021a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(YELLOW_1_GPIO_Port, YELLOW_1_Pin, SET);
 8000648:	2201      	movs	r2, #1
 800064a:	2140      	movs	r1, #64	; 0x40
 800064c:	481a      	ldr	r0, [pc, #104]	; (80006b8 <fsm_auto_run+0x2cc>)
 800064e:	f001 fda8 	bl	80021a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GREEN_1_GPIO_Port, GREEN_1_Pin, RESET);
 8000652:	2200      	movs	r2, #0
 8000654:	2180      	movs	r1, #128	; 0x80
 8000656:	4818      	ldr	r0, [pc, #96]	; (80006b8 <fsm_auto_run+0x2cc>)
 8000658:	f001 fda3 	bl	80021a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(RED_2_GPIO_Port, RED_2_Pin, RESET);
 800065c:	2200      	movs	r2, #0
 800065e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000662:	4815      	ldr	r0, [pc, #84]	; (80006b8 <fsm_auto_run+0x2cc>)
 8000664:	f001 fd9d 	bl	80021a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(YELLOW_2_GPIO_Port, YELLOW_2_Pin, SET);
 8000668:	2201      	movs	r2, #1
 800066a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800066e:	4812      	ldr	r0, [pc, #72]	; (80006b8 <fsm_auto_run+0x2cc>)
 8000670:	f001 fd97 	bl	80021a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GREEN_2_GPIO_Port, GREEN_2_Pin, SET);
 8000674:	2201      	movs	r2, #1
 8000676:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800067a:	480f      	ldr	r0, [pc, #60]	; (80006b8 <fsm_auto_run+0x2cc>)
 800067c:	f001 fd91 	bl	80021a2 <HAL_GPIO_WritePin>
		if (timer4_flag == 1){
 8000680:	4b0e      	ldr	r3, [pc, #56]	; (80006bc <fsm_auto_run+0x2d0>)
 8000682:	681b      	ldr	r3, [r3, #0]
 8000684:	2b01      	cmp	r3, #1
 8000686:	d101      	bne.n	800068c <fsm_auto_run+0x2a0>
			decrease_1sec();
 8000688:	f000 ffb2 	bl	80015f0 <decrease_1sec>
		}
		if (timer3_flag == 1){ //Turn on index_led-th 7SEG
 800068c:	4b0c      	ldr	r3, [pc, #48]	; (80006c0 <fsm_auto_run+0x2d4>)
 800068e:	681b      	ldr	r3, [r3, #0]
 8000690:	2b01      	cmp	r3, #1
 8000692:	d12a      	bne.n	80006ea <fsm_auto_run+0x2fe>
			  if (index_7seg >= 4) {
 8000694:	4b0b      	ldr	r3, [pc, #44]	; (80006c4 <fsm_auto_run+0x2d8>)
 8000696:	681b      	ldr	r3, [r3, #0]
 8000698:	2b03      	cmp	r3, #3
 800069a:	dd1b      	ble.n	80006d4 <fsm_auto_run+0x2e8>
					index_7seg = 0;
 800069c:	4b09      	ldr	r3, [pc, #36]	; (80006c4 <fsm_auto_run+0x2d8>)
 800069e:	2200      	movs	r2, #0
 80006a0:	601a      	str	r2, [r3, #0]
					update7SEG(index_7seg++);
 80006a2:	4b08      	ldr	r3, [pc, #32]	; (80006c4 <fsm_auto_run+0x2d8>)
 80006a4:	681b      	ldr	r3, [r3, #0]
 80006a6:	1c5a      	adds	r2, r3, #1
 80006a8:	4906      	ldr	r1, [pc, #24]	; (80006c4 <fsm_auto_run+0x2d8>)
 80006aa:	600a      	str	r2, [r1, #0]
 80006ac:	4618      	mov	r0, r3
 80006ae:	f000 ff09 	bl	80014c4 <update7SEG>
 80006b2:	e017      	b.n	80006e4 <fsm_auto_run+0x2f8>
 80006b4:	20000084 	.word	0x20000084
 80006b8:	40010800 	.word	0x40010800
 80006bc:	200000bc 	.word	0x200000bc
 80006c0:	200000b4 	.word	0x200000b4
 80006c4:	2000008c 	.word	0x2000008c
 80006c8:	200000ac 	.word	0x200000ac
 80006cc:	20000034 	.word	0x20000034
 80006d0:	20000040 	.word	0x20000040
			  } else {
					update7SEG(index_7seg++);
 80006d4:	4b5d      	ldr	r3, [pc, #372]	; (800084c <fsm_auto_run+0x460>)
 80006d6:	681b      	ldr	r3, [r3, #0]
 80006d8:	1c5a      	adds	r2, r3, #1
 80006da:	495c      	ldr	r1, [pc, #368]	; (800084c <fsm_auto_run+0x460>)
 80006dc:	600a      	str	r2, [r1, #0]
 80006de:	4618      	mov	r0, r3
 80006e0:	f000 fef0 	bl	80014c4 <update7SEG>
				}
			  setTimer3(250);
 80006e4:	20fa      	movs	r0, #250	; 0xfa
 80006e6:	f001 f91d 	bl	8001924 <setTimer3>
		  }
		if (timer2_flag == 1){
 80006ea:	4b59      	ldr	r3, [pc, #356]	; (8000850 <fsm_auto_run+0x464>)
 80006ec:	681b      	ldr	r3, [r3, #0]
 80006ee:	2b01      	cmp	r3, #1
 80006f0:	d118      	bne.n	8000724 <fsm_auto_run+0x338>
			status = YELLOW_RED;
 80006f2:	4b58      	ldr	r3, [pc, #352]	; (8000854 <fsm_auto_run+0x468>)
 80006f4:	2204      	movs	r2, #4
 80006f6:	601a      	str	r2, [r3, #0]
			count[1] = traffic_count[0] - traffic_count[2];
 80006f8:	4b57      	ldr	r3, [pc, #348]	; (8000858 <fsm_auto_run+0x46c>)
 80006fa:	681a      	ldr	r2, [r3, #0]
 80006fc:	4b56      	ldr	r3, [pc, #344]	; (8000858 <fsm_auto_run+0x46c>)
 80006fe:	689b      	ldr	r3, [r3, #8]
 8000700:	1ad3      	subs	r3, r2, r3
 8000702:	4a56      	ldr	r2, [pc, #344]	; (800085c <fsm_auto_run+0x470>)
 8000704:	6053      	str	r3, [r2, #4]
			count[0] = traffic_count[1];
 8000706:	4b54      	ldr	r3, [pc, #336]	; (8000858 <fsm_auto_run+0x46c>)
 8000708:	685b      	ldr	r3, [r3, #4]
 800070a:	4a54      	ldr	r2, [pc, #336]	; (800085c <fsm_auto_run+0x470>)
 800070c:	6013      	str	r3, [r2, #0]
			decrease_1sec();
 800070e:	f000 ff6f 	bl	80015f0 <decrease_1sec>
			setTimer2(traffic_count[1]*1000);
 8000712:	4b51      	ldr	r3, [pc, #324]	; (8000858 <fsm_auto_run+0x46c>)
 8000714:	685b      	ldr	r3, [r3, #4]
 8000716:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800071a:	fb02 f303 	mul.w	r3, r2, r3
 800071e:	4618      	mov	r0, r3
 8000720:	f001 f8e6 	bl	80018f0 <setTimer2>
		}
		if (isButton1Pressed() == 1){
 8000724:	f7ff fd12 	bl	800014c <isButton1Pressed>
 8000728:	4603      	mov	r3, r0
 800072a:	2b01      	cmp	r3, #1
 800072c:	f040 8089 	bne.w	8000842 <fsm_auto_run+0x456>
			status = MODE_2;
 8000730:	4b48      	ldr	r3, [pc, #288]	; (8000854 <fsm_auto_run+0x468>)
 8000732:	220c      	movs	r2, #12
 8000734:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(RED_1_GPIO_Port, RED_1_Pin, SET);
 8000736:	2201      	movs	r2, #1
 8000738:	2120      	movs	r1, #32
 800073a:	4849      	ldr	r0, [pc, #292]	; (8000860 <fsm_auto_run+0x474>)
 800073c:	f001 fd31 	bl	80021a2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(RED_2_GPIO_Port, RED_2_Pin, SET);
 8000740:	2201      	movs	r2, #1
 8000742:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000746:	4846      	ldr	r0, [pc, #280]	; (8000860 <fsm_auto_run+0x474>)
 8000748:	f001 fd2b 	bl	80021a2 <HAL_GPIO_WritePin>
		}
		break;
 800074c:	e079      	b.n	8000842 <fsm_auto_run+0x456>
	case YELLOW_RED:
		HAL_GPIO_WritePin(RED_1_GPIO_Port, RED_1_Pin, SET);
 800074e:	2201      	movs	r2, #1
 8000750:	2120      	movs	r1, #32
 8000752:	4843      	ldr	r0, [pc, #268]	; (8000860 <fsm_auto_run+0x474>)
 8000754:	f001 fd25 	bl	80021a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(YELLOW_1_GPIO_Port, YELLOW_1_Pin, RESET);
 8000758:	2200      	movs	r2, #0
 800075a:	2140      	movs	r1, #64	; 0x40
 800075c:	4840      	ldr	r0, [pc, #256]	; (8000860 <fsm_auto_run+0x474>)
 800075e:	f001 fd20 	bl	80021a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GREEN_1_GPIO_Port, GREEN_1_Pin, SET);
 8000762:	2201      	movs	r2, #1
 8000764:	2180      	movs	r1, #128	; 0x80
 8000766:	483e      	ldr	r0, [pc, #248]	; (8000860 <fsm_auto_run+0x474>)
 8000768:	f001 fd1b 	bl	80021a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(RED_2_GPIO_Port, RED_2_Pin, RESET);
 800076c:	2200      	movs	r2, #0
 800076e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000772:	483b      	ldr	r0, [pc, #236]	; (8000860 <fsm_auto_run+0x474>)
 8000774:	f001 fd15 	bl	80021a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(YELLOW_2_GPIO_Port, YELLOW_2_Pin, SET);
 8000778:	2201      	movs	r2, #1
 800077a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800077e:	4838      	ldr	r0, [pc, #224]	; (8000860 <fsm_auto_run+0x474>)
 8000780:	f001 fd0f 	bl	80021a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GREEN_2_GPIO_Port, GREEN_2_Pin, SET);
 8000784:	2201      	movs	r2, #1
 8000786:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800078a:	4835      	ldr	r0, [pc, #212]	; (8000860 <fsm_auto_run+0x474>)
 800078c:	f001 fd09 	bl	80021a2 <HAL_GPIO_WritePin>
		if (timer4_flag == 1){
 8000790:	4b34      	ldr	r3, [pc, #208]	; (8000864 <fsm_auto_run+0x478>)
 8000792:	681b      	ldr	r3, [r3, #0]
 8000794:	2b01      	cmp	r3, #1
 8000796:	d101      	bne.n	800079c <fsm_auto_run+0x3b0>
			decrease_1sec();
 8000798:	f000 ff2a 	bl	80015f0 <decrease_1sec>
		}
		if (timer3_flag == 1){ //Turn on index_led-th 7SEG
 800079c:	4b32      	ldr	r3, [pc, #200]	; (8000868 <fsm_auto_run+0x47c>)
 800079e:	681b      	ldr	r3, [r3, #0]
 80007a0:	2b01      	cmp	r3, #1
 80007a2:	d11a      	bne.n	80007da <fsm_auto_run+0x3ee>
			  if (index_7seg >= 4) {
 80007a4:	4b29      	ldr	r3, [pc, #164]	; (800084c <fsm_auto_run+0x460>)
 80007a6:	681b      	ldr	r3, [r3, #0]
 80007a8:	2b03      	cmp	r3, #3
 80007aa:	dd0b      	ble.n	80007c4 <fsm_auto_run+0x3d8>
					index_7seg = 0;
 80007ac:	4b27      	ldr	r3, [pc, #156]	; (800084c <fsm_auto_run+0x460>)
 80007ae:	2200      	movs	r2, #0
 80007b0:	601a      	str	r2, [r3, #0]
					update7SEG(index_7seg++);
 80007b2:	4b26      	ldr	r3, [pc, #152]	; (800084c <fsm_auto_run+0x460>)
 80007b4:	681b      	ldr	r3, [r3, #0]
 80007b6:	1c5a      	adds	r2, r3, #1
 80007b8:	4924      	ldr	r1, [pc, #144]	; (800084c <fsm_auto_run+0x460>)
 80007ba:	600a      	str	r2, [r1, #0]
 80007bc:	4618      	mov	r0, r3
 80007be:	f000 fe81 	bl	80014c4 <update7SEG>
 80007c2:	e007      	b.n	80007d4 <fsm_auto_run+0x3e8>
			  } else {
					update7SEG(index_7seg++);
 80007c4:	4b21      	ldr	r3, [pc, #132]	; (800084c <fsm_auto_run+0x460>)
 80007c6:	681b      	ldr	r3, [r3, #0]
 80007c8:	1c5a      	adds	r2, r3, #1
 80007ca:	4920      	ldr	r1, [pc, #128]	; (800084c <fsm_auto_run+0x460>)
 80007cc:	600a      	str	r2, [r1, #0]
 80007ce:	4618      	mov	r0, r3
 80007d0:	f000 fe78 	bl	80014c4 <update7SEG>
				}
			  setTimer3(250);
 80007d4:	20fa      	movs	r0, #250	; 0xfa
 80007d6:	f001 f8a5 	bl	8001924 <setTimer3>
		  }
		if (timer2_flag == 1){
 80007da:	4b1d      	ldr	r3, [pc, #116]	; (8000850 <fsm_auto_run+0x464>)
 80007dc:	681b      	ldr	r3, [r3, #0]
 80007de:	2b01      	cmp	r3, #1
 80007e0:	d115      	bne.n	800080e <fsm_auto_run+0x422>
			status = RED_GREEN;
 80007e2:	4b1c      	ldr	r3, [pc, #112]	; (8000854 <fsm_auto_run+0x468>)
 80007e4:	2201      	movs	r2, #1
 80007e6:	601a      	str	r2, [r3, #0]
			count[0] = traffic_count[0];
 80007e8:	4b1b      	ldr	r3, [pc, #108]	; (8000858 <fsm_auto_run+0x46c>)
 80007ea:	681b      	ldr	r3, [r3, #0]
 80007ec:	4a1b      	ldr	r2, [pc, #108]	; (800085c <fsm_auto_run+0x470>)
 80007ee:	6013      	str	r3, [r2, #0]
			count[1] = traffic_count[2];
 80007f0:	4b19      	ldr	r3, [pc, #100]	; (8000858 <fsm_auto_run+0x46c>)
 80007f2:	689b      	ldr	r3, [r3, #8]
 80007f4:	4a19      	ldr	r2, [pc, #100]	; (800085c <fsm_auto_run+0x470>)
 80007f6:	6053      	str	r3, [r2, #4]
			decrease_1sec();
 80007f8:	f000 fefa 	bl	80015f0 <decrease_1sec>
			setTimer2(traffic_count[2]*1000);
 80007fc:	4b16      	ldr	r3, [pc, #88]	; (8000858 <fsm_auto_run+0x46c>)
 80007fe:	689b      	ldr	r3, [r3, #8]
 8000800:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000804:	fb02 f303 	mul.w	r3, r2, r3
 8000808:	4618      	mov	r0, r3
 800080a:	f001 f871 	bl	80018f0 <setTimer2>
		}
		if (isButton1Pressed() == 1){
 800080e:	f7ff fc9d 	bl	800014c <isButton1Pressed>
 8000812:	4603      	mov	r3, r0
 8000814:	2b01      	cmp	r3, #1
 8000816:	d116      	bne.n	8000846 <fsm_auto_run+0x45a>
			status = MODE_2;
 8000818:	4b0e      	ldr	r3, [pc, #56]	; (8000854 <fsm_auto_run+0x468>)
 800081a:	220c      	movs	r2, #12
 800081c:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(RED_1_GPIO_Port, RED_1_Pin, SET);
 800081e:	2201      	movs	r2, #1
 8000820:	2120      	movs	r1, #32
 8000822:	480f      	ldr	r0, [pc, #60]	; (8000860 <fsm_auto_run+0x474>)
 8000824:	f001 fcbd 	bl	80021a2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(RED_2_GPIO_Port, RED_2_Pin, SET);
 8000828:	2201      	movs	r2, #1
 800082a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800082e:	480c      	ldr	r0, [pc, #48]	; (8000860 <fsm_auto_run+0x474>)
 8000830:	f001 fcb7 	bl	80021a2 <HAL_GPIO_WritePin>
		}

		break;
 8000834:	e007      	b.n	8000846 <fsm_auto_run+0x45a>
	default:
		break;
 8000836:	bf00      	nop
 8000838:	e006      	b.n	8000848 <fsm_auto_run+0x45c>
		break;
 800083a:	bf00      	nop
 800083c:	e004      	b.n	8000848 <fsm_auto_run+0x45c>
		break;
 800083e:	bf00      	nop
 8000840:	e002      	b.n	8000848 <fsm_auto_run+0x45c>
		break;
 8000842:	bf00      	nop
 8000844:	e000      	b.n	8000848 <fsm_auto_run+0x45c>
		break;
 8000846:	bf00      	nop
	}
}
 8000848:	bf00      	nop
 800084a:	bd80      	pop	{r7, pc}
 800084c:	2000008c 	.word	0x2000008c
 8000850:	200000ac 	.word	0x200000ac
 8000854:	20000084 	.word	0x20000084
 8000858:	20000034 	.word	0x20000034
 800085c:	20000040 	.word	0x20000040
 8000860:	40010800 	.word	0x40010800
 8000864:	200000bc 	.word	0x200000bc
 8000868:	200000b4 	.word	0x200000b4

0800086c <fsm_manual_run>:
 *      Author: Admin
 */

#include "fsm_manual.h"

void fsm_manual_run(){
 800086c:	b580      	push	{r7, lr}
 800086e:	af00      	add	r7, sp, #0
	switch (status){
 8000870:	4bb0      	ldr	r3, [pc, #704]	; (8000b34 <fsm_manual_run+0x2c8>)
 8000872:	681b      	ldr	r3, [r3, #0]
 8000874:	3b0b      	subs	r3, #11
 8000876:	2b0c      	cmp	r3, #12
 8000878:	f200 847d 	bhi.w	8001176 <fsm_manual_run+0x90a>
 800087c:	a201      	add	r2, pc, #4	; (adr r2, 8000884 <fsm_manual_run+0x18>)
 800087e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000882:	bf00      	nop
 8000884:	080008b9 	.word	0x080008b9
 8000888:	0800099b 	.word	0x0800099b
 800088c:	08000adb 	.word	0x08000adb
 8000890:	08000c43 	.word	0x08000c43
 8000894:	08001177 	.word	0x08001177
 8000898:	08001177 	.word	0x08001177
 800089c:	08001177 	.word	0x08001177
 80008a0:	08001177 	.word	0x08001177
 80008a4:	08001177 	.word	0x08001177
 80008a8:	08001177 	.word	0x08001177
 80008ac:	08000d87 	.word	0x08000d87
 80008b0:	08000ee5 	.word	0x08000ee5
 80008b4:	0800101b 	.word	0x0800101b
	case MODE_1:
		HAL_GPIO_WritePin(RED_1_GPIO_Port, RED_1_Pin, RESET);
 80008b8:	2200      	movs	r2, #0
 80008ba:	2120      	movs	r1, #32
 80008bc:	489e      	ldr	r0, [pc, #632]	; (8000b38 <fsm_manual_run+0x2cc>)
 80008be:	f001 fc70 	bl	80021a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(YELLOW_1_GPIO_Port, YELLOW_1_Pin, RESET);
 80008c2:	2200      	movs	r2, #0
 80008c4:	2140      	movs	r1, #64	; 0x40
 80008c6:	489c      	ldr	r0, [pc, #624]	; (8000b38 <fsm_manual_run+0x2cc>)
 80008c8:	f001 fc6b 	bl	80021a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GREEN_1_GPIO_Port, GREEN_1_Pin, RESET);
 80008cc:	2200      	movs	r2, #0
 80008ce:	2180      	movs	r1, #128	; 0x80
 80008d0:	4899      	ldr	r0, [pc, #612]	; (8000b38 <fsm_manual_run+0x2cc>)
 80008d2:	f001 fc66 	bl	80021a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(RED_2_GPIO_Port, RED_2_Pin, RESET);
 80008d6:	2200      	movs	r2, #0
 80008d8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80008dc:	4896      	ldr	r0, [pc, #600]	; (8000b38 <fsm_manual_run+0x2cc>)
 80008de:	f001 fc60 	bl	80021a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(YELLOW_2_GPIO_Port, YELLOW_2_Pin, RESET);
 80008e2:	2200      	movs	r2, #0
 80008e4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80008e8:	4893      	ldr	r0, [pc, #588]	; (8000b38 <fsm_manual_run+0x2cc>)
 80008ea:	f001 fc5a 	bl	80021a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GREEN_2_GPIO_Port, GREEN_2_Pin, RESET);
 80008ee:	2200      	movs	r2, #0
 80008f0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80008f4:	4890      	ldr	r0, [pc, #576]	; (8000b38 <fsm_manual_run+0x2cc>)
 80008f6:	f001 fc54 	bl	80021a2 <HAL_GPIO_WritePin>
		 if (timer3_flag == 1){ //Turn on index_led-th 7SEG
 80008fa:	4b90      	ldr	r3, [pc, #576]	; (8000b3c <fsm_manual_run+0x2d0>)
 80008fc:	681b      	ldr	r3, [r3, #0]
 80008fe:	2b01      	cmp	r3, #1
 8000900:	d126      	bne.n	8000950 <fsm_manual_run+0xe4>
			  if (index_7seg >= 4) {
 8000902:	4b8f      	ldr	r3, [pc, #572]	; (8000b40 <fsm_manual_run+0x2d4>)
 8000904:	681b      	ldr	r3, [r3, #0]
 8000906:	2b03      	cmp	r3, #3
 8000908:	dd0e      	ble.n	8000928 <fsm_manual_run+0xbc>
					index_7seg = 0;
 800090a:	4b8d      	ldr	r3, [pc, #564]	; (8000b40 <fsm_manual_run+0x2d4>)
 800090c:	2200      	movs	r2, #0
 800090e:	601a      	str	r2, [r3, #0]
					clock_buffer[0] = 0;
 8000910:	4b8c      	ldr	r3, [pc, #560]	; (8000b44 <fsm_manual_run+0x2d8>)
 8000912:	2200      	movs	r2, #0
 8000914:	601a      	str	r2, [r3, #0]
					update7SEG(index_7seg++);
 8000916:	4b8a      	ldr	r3, [pc, #552]	; (8000b40 <fsm_manual_run+0x2d4>)
 8000918:	681b      	ldr	r3, [r3, #0]
 800091a:	1c5a      	adds	r2, r3, #1
 800091c:	4988      	ldr	r1, [pc, #544]	; (8000b40 <fsm_manual_run+0x2d4>)
 800091e:	600a      	str	r2, [r1, #0]
 8000920:	4618      	mov	r0, r3
 8000922:	f000 fdcf 	bl	80014c4 <update7SEG>
 8000926:	e010      	b.n	800094a <fsm_manual_run+0xde>
			  } else {
				  	clock_buffer[1] = 1;
 8000928:	4b86      	ldr	r3, [pc, #536]	; (8000b44 <fsm_manual_run+0x2d8>)
 800092a:	2201      	movs	r2, #1
 800092c:	605a      	str	r2, [r3, #4]
					update7SEG(index_7seg++);
 800092e:	4b84      	ldr	r3, [pc, #528]	; (8000b40 <fsm_manual_run+0x2d4>)
 8000930:	681b      	ldr	r3, [r3, #0]
 8000932:	1c5a      	adds	r2, r3, #1
 8000934:	4982      	ldr	r1, [pc, #520]	; (8000b40 <fsm_manual_run+0x2d4>)
 8000936:	600a      	str	r2, [r1, #0]
 8000938:	4618      	mov	r0, r3
 800093a:	f000 fdc3 	bl	80014c4 <update7SEG>
					clock_buffer[2] = 0;
 800093e:	4b81      	ldr	r3, [pc, #516]	; (8000b44 <fsm_manual_run+0x2d8>)
 8000940:	2200      	movs	r2, #0
 8000942:	609a      	str	r2, [r3, #8]
					clock_buffer[3] = 0;
 8000944:	4b7f      	ldr	r3, [pc, #508]	; (8000b44 <fsm_manual_run+0x2d8>)
 8000946:	2200      	movs	r2, #0
 8000948:	60da      	str	r2, [r3, #12]
				}
			  setTimer3(250);
 800094a:	20fa      	movs	r0, #250	; 0xfa
 800094c:	f000 ffea 	bl	8001924 <setTimer3>
		  }

		if (isButton1Pressed() == 1){
 8000950:	f7ff fbfc 	bl	800014c <isButton1Pressed>
 8000954:	4603      	mov	r3, r0
 8000956:	2b01      	cmp	r3, #1
 8000958:	d102      	bne.n	8000960 <fsm_manual_run+0xf4>
			status = MODE_2;
 800095a:	4b76      	ldr	r3, [pc, #472]	; (8000b34 <fsm_manual_run+0x2c8>)
 800095c:	220c      	movs	r2, #12
 800095e:	601a      	str	r2, [r3, #0]
		}
		if (isButton3Pressed() == 1){
 8000960:	f7ff fc18 	bl	8000194 <isButton3Pressed>
 8000964:	4603      	mov	r3, r0
 8000966:	2b01      	cmp	r3, #1
 8000968:	f040 8407 	bne.w	800117a <fsm_manual_run+0x90e>
			status = RED_GREEN;
 800096c:	4b71      	ldr	r3, [pc, #452]	; (8000b34 <fsm_manual_run+0x2c8>)
 800096e:	2201      	movs	r2, #1
 8000970:	601a      	str	r2, [r3, #0]
			count[0] = traffic_count[0];
 8000972:	4b75      	ldr	r3, [pc, #468]	; (8000b48 <fsm_manual_run+0x2dc>)
 8000974:	681b      	ldr	r3, [r3, #0]
 8000976:	4a75      	ldr	r2, [pc, #468]	; (8000b4c <fsm_manual_run+0x2e0>)
 8000978:	6013      	str	r3, [r2, #0]
			count[1] = traffic_count[2];
 800097a:	4b73      	ldr	r3, [pc, #460]	; (8000b48 <fsm_manual_run+0x2dc>)
 800097c:	689b      	ldr	r3, [r3, #8]
 800097e:	4a73      	ldr	r2, [pc, #460]	; (8000b4c <fsm_manual_run+0x2e0>)
 8000980:	6053      	str	r3, [r2, #4]
			decrease_1sec();
 8000982:	f000 fe35 	bl	80015f0 <decrease_1sec>
			setTimer2(traffic_count[2]*1000);
 8000986:	4b70      	ldr	r3, [pc, #448]	; (8000b48 <fsm_manual_run+0x2dc>)
 8000988:	689b      	ldr	r3, [r3, #8]
 800098a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800098e:	fb02 f303 	mul.w	r3, r2, r3
 8000992:	4618      	mov	r0, r3
 8000994:	f000 ffac 	bl	80018f0 <setTimer2>
		}
		break;
 8000998:	e3ef      	b.n	800117a <fsm_manual_run+0x90e>
	case MODE_2:
		HAL_GPIO_WritePin(YELLOW_1_GPIO_Port, YELLOW_1_Pin, SET);
 800099a:	2201      	movs	r2, #1
 800099c:	2140      	movs	r1, #64	; 0x40
 800099e:	4866      	ldr	r0, [pc, #408]	; (8000b38 <fsm_manual_run+0x2cc>)
 80009a0:	f001 fbff 	bl	80021a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GREEN_1_GPIO_Port, GREEN_1_Pin, SET);
 80009a4:	2201      	movs	r2, #1
 80009a6:	2180      	movs	r1, #128	; 0x80
 80009a8:	4863      	ldr	r0, [pc, #396]	; (8000b38 <fsm_manual_run+0x2cc>)
 80009aa:	f001 fbfa 	bl	80021a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(YELLOW_2_GPIO_Port, YELLOW_2_Pin, SET);
 80009ae:	2201      	movs	r2, #1
 80009b0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80009b4:	4860      	ldr	r0, [pc, #384]	; (8000b38 <fsm_manual_run+0x2cc>)
 80009b6:	f001 fbf4 	bl	80021a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GREEN_2_GPIO_Port, GREEN_2_Pin, SET);
 80009ba:	2201      	movs	r2, #1
 80009bc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80009c0:	485d      	ldr	r0, [pc, #372]	; (8000b38 <fsm_manual_run+0x2cc>)
 80009c2:	f001 fbee 	bl	80021a2 <HAL_GPIO_WritePin>
		if (timer3_flag == 1){ //Turn on index_led-th 7SEG
 80009c6:	4b5d      	ldr	r3, [pc, #372]	; (8000b3c <fsm_manual_run+0x2d0>)
 80009c8:	681b      	ldr	r3, [r3, #0]
 80009ca:	2b01      	cmp	r3, #1
 80009cc:	d139      	bne.n	8000a42 <fsm_manual_run+0x1d6>
			  if (index_7seg >= 4) {
 80009ce:	4b5c      	ldr	r3, [pc, #368]	; (8000b40 <fsm_manual_run+0x2d4>)
 80009d0:	681b      	ldr	r3, [r3, #0]
 80009d2:	2b03      	cmp	r3, #3
 80009d4:	dd0e      	ble.n	80009f4 <fsm_manual_run+0x188>
					index_7seg = 0;
 80009d6:	4b5a      	ldr	r3, [pc, #360]	; (8000b40 <fsm_manual_run+0x2d4>)
 80009d8:	2200      	movs	r2, #0
 80009da:	601a      	str	r2, [r3, #0]
					clock_buffer[0] = 0;
 80009dc:	4b59      	ldr	r3, [pc, #356]	; (8000b44 <fsm_manual_run+0x2d8>)
 80009de:	2200      	movs	r2, #0
 80009e0:	601a      	str	r2, [r3, #0]
					update7SEG(index_7seg++);
 80009e2:	4b57      	ldr	r3, [pc, #348]	; (8000b40 <fsm_manual_run+0x2d4>)
 80009e4:	681b      	ldr	r3, [r3, #0]
 80009e6:	1c5a      	adds	r2, r3, #1
 80009e8:	4955      	ldr	r1, [pc, #340]	; (8000b40 <fsm_manual_run+0x2d4>)
 80009ea:	600a      	str	r2, [r1, #0]
 80009ec:	4618      	mov	r0, r3
 80009ee:	f000 fd69 	bl	80014c4 <update7SEG>
 80009f2:	e023      	b.n	8000a3c <fsm_manual_run+0x1d0>
			  } else {
					clock_buffer[1] = 2;
 80009f4:	4b53      	ldr	r3, [pc, #332]	; (8000b44 <fsm_manual_run+0x2d8>)
 80009f6:	2202      	movs	r2, #2
 80009f8:	605a      	str	r2, [r3, #4]
					clock_buffer[2] = traffic_count[0]/10;
 80009fa:	4b53      	ldr	r3, [pc, #332]	; (8000b48 <fsm_manual_run+0x2dc>)
 80009fc:	681b      	ldr	r3, [r3, #0]
 80009fe:	4a54      	ldr	r2, [pc, #336]	; (8000b50 <fsm_manual_run+0x2e4>)
 8000a00:	fb82 1203 	smull	r1, r2, r2, r3
 8000a04:	1092      	asrs	r2, r2, #2
 8000a06:	17db      	asrs	r3, r3, #31
 8000a08:	1ad3      	subs	r3, r2, r3
 8000a0a:	4a4e      	ldr	r2, [pc, #312]	; (8000b44 <fsm_manual_run+0x2d8>)
 8000a0c:	6093      	str	r3, [r2, #8]
					clock_buffer[3] = traffic_count[0]%10;
 8000a0e:	4b4e      	ldr	r3, [pc, #312]	; (8000b48 <fsm_manual_run+0x2dc>)
 8000a10:	6819      	ldr	r1, [r3, #0]
 8000a12:	4b4f      	ldr	r3, [pc, #316]	; (8000b50 <fsm_manual_run+0x2e4>)
 8000a14:	fb83 2301 	smull	r2, r3, r3, r1
 8000a18:	109a      	asrs	r2, r3, #2
 8000a1a:	17cb      	asrs	r3, r1, #31
 8000a1c:	1ad2      	subs	r2, r2, r3
 8000a1e:	4613      	mov	r3, r2
 8000a20:	009b      	lsls	r3, r3, #2
 8000a22:	4413      	add	r3, r2
 8000a24:	005b      	lsls	r3, r3, #1
 8000a26:	1aca      	subs	r2, r1, r3
 8000a28:	4b46      	ldr	r3, [pc, #280]	; (8000b44 <fsm_manual_run+0x2d8>)
 8000a2a:	60da      	str	r2, [r3, #12]
					update7SEG(index_7seg++);
 8000a2c:	4b44      	ldr	r3, [pc, #272]	; (8000b40 <fsm_manual_run+0x2d4>)
 8000a2e:	681b      	ldr	r3, [r3, #0]
 8000a30:	1c5a      	adds	r2, r3, #1
 8000a32:	4943      	ldr	r1, [pc, #268]	; (8000b40 <fsm_manual_run+0x2d4>)
 8000a34:	600a      	str	r2, [r1, #0]
 8000a36:	4618      	mov	r0, r3
 8000a38:	f000 fd44 	bl	80014c4 <update7SEG>
				}
			  setTimer3(250);
 8000a3c:	20fa      	movs	r0, #250	; 0xfa
 8000a3e:	f000 ff71 	bl	8001924 <setTimer3>
		  }

		if (timer1_flag == 1){
 8000a42:	4b44      	ldr	r3, [pc, #272]	; (8000b54 <fsm_manual_run+0x2e8>)
 8000a44:	681b      	ldr	r3, [r3, #0]
 8000a46:	2b01      	cmp	r3, #1
 8000a48:	d10c      	bne.n	8000a64 <fsm_manual_run+0x1f8>
			HAL_GPIO_TogglePin(RED_1_GPIO_Port, RED_1_Pin);
 8000a4a:	2120      	movs	r1, #32
 8000a4c:	483a      	ldr	r0, [pc, #232]	; (8000b38 <fsm_manual_run+0x2cc>)
 8000a4e:	f001 fbc0 	bl	80021d2 <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(RED_2_GPIO_Port, RED_2_Pin);
 8000a52:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000a56:	4838      	ldr	r0, [pc, #224]	; (8000b38 <fsm_manual_run+0x2cc>)
 8000a58:	f001 fbbb 	bl	80021d2 <HAL_GPIO_TogglePin>
			setTimer1(500);
 8000a5c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000a60:	f000 ff2c 	bl	80018bc <setTimer1>
		}

		if (isButton1Pressed() == 1){
 8000a64:	f7ff fb72 	bl	800014c <isButton1Pressed>
 8000a68:	4603      	mov	r3, r0
 8000a6a:	2b01      	cmp	r3, #1
 8000a6c:	d102      	bne.n	8000a74 <fsm_manual_run+0x208>
			status = MODE_3;
 8000a6e:	4b31      	ldr	r3, [pc, #196]	; (8000b34 <fsm_manual_run+0x2c8>)
 8000a70:	220d      	movs	r2, #13
 8000a72:	601a      	str	r2, [r3, #0]
		}
		if (isButton2Pressed() == 1){
 8000a74:	f7ff fb7c 	bl	8000170 <isButton2Pressed>
 8000a78:	4603      	mov	r3, r0
 8000a7a:	2b01      	cmp	r3, #1
 8000a7c:	f040 837f 	bne.w	800117e <fsm_manual_run+0x912>
			temp = traffic_count[0];
 8000a80:	4b31      	ldr	r3, [pc, #196]	; (8000b48 <fsm_manual_run+0x2dc>)
 8000a82:	681b      	ldr	r3, [r3, #0]
 8000a84:	4a34      	ldr	r2, [pc, #208]	; (8000b58 <fsm_manual_run+0x2ec>)
 8000a86:	6013      	str	r3, [r2, #0]
			temp++;
 8000a88:	4b33      	ldr	r3, [pc, #204]	; (8000b58 <fsm_manual_run+0x2ec>)
 8000a8a:	681b      	ldr	r3, [r3, #0]
 8000a8c:	3301      	adds	r3, #1
 8000a8e:	4a32      	ldr	r2, [pc, #200]	; (8000b58 <fsm_manual_run+0x2ec>)
 8000a90:	6013      	str	r3, [r2, #0]
			if (temp>=100) temp = 0;
 8000a92:	4b31      	ldr	r3, [pc, #196]	; (8000b58 <fsm_manual_run+0x2ec>)
 8000a94:	681b      	ldr	r3, [r3, #0]
 8000a96:	2b63      	cmp	r3, #99	; 0x63
 8000a98:	dd02      	ble.n	8000aa0 <fsm_manual_run+0x234>
 8000a9a:	4b2f      	ldr	r3, [pc, #188]	; (8000b58 <fsm_manual_run+0x2ec>)
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	601a      	str	r2, [r3, #0]
			clock_buffer[2] = temp/10;
 8000aa0:	4b2d      	ldr	r3, [pc, #180]	; (8000b58 <fsm_manual_run+0x2ec>)
 8000aa2:	681b      	ldr	r3, [r3, #0]
 8000aa4:	4a2a      	ldr	r2, [pc, #168]	; (8000b50 <fsm_manual_run+0x2e4>)
 8000aa6:	fb82 1203 	smull	r1, r2, r2, r3
 8000aaa:	1092      	asrs	r2, r2, #2
 8000aac:	17db      	asrs	r3, r3, #31
 8000aae:	1ad3      	subs	r3, r2, r3
 8000ab0:	4a24      	ldr	r2, [pc, #144]	; (8000b44 <fsm_manual_run+0x2d8>)
 8000ab2:	6093      	str	r3, [r2, #8]
			clock_buffer[3] = temp%10;
 8000ab4:	4b28      	ldr	r3, [pc, #160]	; (8000b58 <fsm_manual_run+0x2ec>)
 8000ab6:	6819      	ldr	r1, [r3, #0]
 8000ab8:	4b25      	ldr	r3, [pc, #148]	; (8000b50 <fsm_manual_run+0x2e4>)
 8000aba:	fb83 2301 	smull	r2, r3, r3, r1
 8000abe:	109a      	asrs	r2, r3, #2
 8000ac0:	17cb      	asrs	r3, r1, #31
 8000ac2:	1ad2      	subs	r2, r2, r3
 8000ac4:	4613      	mov	r3, r2
 8000ac6:	009b      	lsls	r3, r3, #2
 8000ac8:	4413      	add	r3, r2
 8000aca:	005b      	lsls	r3, r3, #1
 8000acc:	1aca      	subs	r2, r1, r3
 8000ace:	4b1d      	ldr	r3, [pc, #116]	; (8000b44 <fsm_manual_run+0x2d8>)
 8000ad0:	60da      	str	r2, [r3, #12]
			status = INCR_RED;
 8000ad2:	4b18      	ldr	r3, [pc, #96]	; (8000b34 <fsm_manual_run+0x2c8>)
 8000ad4:	2215      	movs	r2, #21
 8000ad6:	601a      	str	r2, [r3, #0]
		}
		break;
 8000ad8:	e351      	b.n	800117e <fsm_manual_run+0x912>
	case MODE_3:
		HAL_GPIO_WritePin(RED_1_GPIO_Port, RED_1_Pin, SET);
 8000ada:	2201      	movs	r2, #1
 8000adc:	2120      	movs	r1, #32
 8000ade:	4816      	ldr	r0, [pc, #88]	; (8000b38 <fsm_manual_run+0x2cc>)
 8000ae0:	f001 fb5f 	bl	80021a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GREEN_1_GPIO_Port, GREEN_1_Pin, SET);
 8000ae4:	2201      	movs	r2, #1
 8000ae6:	2180      	movs	r1, #128	; 0x80
 8000ae8:	4813      	ldr	r0, [pc, #76]	; (8000b38 <fsm_manual_run+0x2cc>)
 8000aea:	f001 fb5a 	bl	80021a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(RED_2_GPIO_Port, RED_2_Pin, SET);
 8000aee:	2201      	movs	r2, #1
 8000af0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000af4:	4810      	ldr	r0, [pc, #64]	; (8000b38 <fsm_manual_run+0x2cc>)
 8000af6:	f001 fb54 	bl	80021a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GREEN_2_GPIO_Port, GREEN_2_Pin, SET);
 8000afa:	2201      	movs	r2, #1
 8000afc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000b00:	480d      	ldr	r0, [pc, #52]	; (8000b38 <fsm_manual_run+0x2cc>)
 8000b02:	f001 fb4e 	bl	80021a2 <HAL_GPIO_WritePin>
		if (timer3_flag == 1){ //Turn on index_led-th 7SEG
 8000b06:	4b0d      	ldr	r3, [pc, #52]	; (8000b3c <fsm_manual_run+0x2d0>)
 8000b08:	681b      	ldr	r3, [r3, #0]
 8000b0a:	2b01      	cmp	r3, #1
 8000b0c:	d14d      	bne.n	8000baa <fsm_manual_run+0x33e>
			  if (index_7seg >= 4) {
 8000b0e:	4b0c      	ldr	r3, [pc, #48]	; (8000b40 <fsm_manual_run+0x2d4>)
 8000b10:	681b      	ldr	r3, [r3, #0]
 8000b12:	2b03      	cmp	r3, #3
 8000b14:	dd22      	ble.n	8000b5c <fsm_manual_run+0x2f0>
					index_7seg = 0;
 8000b16:	4b0a      	ldr	r3, [pc, #40]	; (8000b40 <fsm_manual_run+0x2d4>)
 8000b18:	2200      	movs	r2, #0
 8000b1a:	601a      	str	r2, [r3, #0]
					clock_buffer[0] = 0;
 8000b1c:	4b09      	ldr	r3, [pc, #36]	; (8000b44 <fsm_manual_run+0x2d8>)
 8000b1e:	2200      	movs	r2, #0
 8000b20:	601a      	str	r2, [r3, #0]
					update7SEG(index_7seg++);
 8000b22:	4b07      	ldr	r3, [pc, #28]	; (8000b40 <fsm_manual_run+0x2d4>)
 8000b24:	681b      	ldr	r3, [r3, #0]
 8000b26:	1c5a      	adds	r2, r3, #1
 8000b28:	4905      	ldr	r1, [pc, #20]	; (8000b40 <fsm_manual_run+0x2d4>)
 8000b2a:	600a      	str	r2, [r1, #0]
 8000b2c:	4618      	mov	r0, r3
 8000b2e:	f000 fcc9 	bl	80014c4 <update7SEG>
 8000b32:	e037      	b.n	8000ba4 <fsm_manual_run+0x338>
 8000b34:	20000084 	.word	0x20000084
 8000b38:	40010800 	.word	0x40010800
 8000b3c:	200000b4 	.word	0x200000b4
 8000b40:	2000008c 	.word	0x2000008c
 8000b44:	20000090 	.word	0x20000090
 8000b48:	20000034 	.word	0x20000034
 8000b4c:	20000040 	.word	0x20000040
 8000b50:	66666667 	.word	0x66666667
 8000b54:	200000a4 	.word	0x200000a4
 8000b58:	20000088 	.word	0x20000088
			  } else {
					clock_buffer[1] = 3;
 8000b5c:	4ba0      	ldr	r3, [pc, #640]	; (8000de0 <fsm_manual_run+0x574>)
 8000b5e:	2203      	movs	r2, #3
 8000b60:	605a      	str	r2, [r3, #4]
					clock_buffer[2] = traffic_count[1]/10;
 8000b62:	4ba0      	ldr	r3, [pc, #640]	; (8000de4 <fsm_manual_run+0x578>)
 8000b64:	685b      	ldr	r3, [r3, #4]
 8000b66:	4aa0      	ldr	r2, [pc, #640]	; (8000de8 <fsm_manual_run+0x57c>)
 8000b68:	fb82 1203 	smull	r1, r2, r2, r3
 8000b6c:	1092      	asrs	r2, r2, #2
 8000b6e:	17db      	asrs	r3, r3, #31
 8000b70:	1ad3      	subs	r3, r2, r3
 8000b72:	4a9b      	ldr	r2, [pc, #620]	; (8000de0 <fsm_manual_run+0x574>)
 8000b74:	6093      	str	r3, [r2, #8]
					clock_buffer[3] = traffic_count[1]%10;
 8000b76:	4b9b      	ldr	r3, [pc, #620]	; (8000de4 <fsm_manual_run+0x578>)
 8000b78:	6859      	ldr	r1, [r3, #4]
 8000b7a:	4b9b      	ldr	r3, [pc, #620]	; (8000de8 <fsm_manual_run+0x57c>)
 8000b7c:	fb83 2301 	smull	r2, r3, r3, r1
 8000b80:	109a      	asrs	r2, r3, #2
 8000b82:	17cb      	asrs	r3, r1, #31
 8000b84:	1ad2      	subs	r2, r2, r3
 8000b86:	4613      	mov	r3, r2
 8000b88:	009b      	lsls	r3, r3, #2
 8000b8a:	4413      	add	r3, r2
 8000b8c:	005b      	lsls	r3, r3, #1
 8000b8e:	1aca      	subs	r2, r1, r3
 8000b90:	4b93      	ldr	r3, [pc, #588]	; (8000de0 <fsm_manual_run+0x574>)
 8000b92:	60da      	str	r2, [r3, #12]
					update7SEG(index_7seg++);
 8000b94:	4b95      	ldr	r3, [pc, #596]	; (8000dec <fsm_manual_run+0x580>)
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	1c5a      	adds	r2, r3, #1
 8000b9a:	4994      	ldr	r1, [pc, #592]	; (8000dec <fsm_manual_run+0x580>)
 8000b9c:	600a      	str	r2, [r1, #0]
 8000b9e:	4618      	mov	r0, r3
 8000ba0:	f000 fc90 	bl	80014c4 <update7SEG>
				}
			  setTimer3(250);
 8000ba4:	20fa      	movs	r0, #250	; 0xfa
 8000ba6:	f000 febd 	bl	8001924 <setTimer3>
		  }

		if (timer1_flag == 1){
 8000baa:	4b91      	ldr	r3, [pc, #580]	; (8000df0 <fsm_manual_run+0x584>)
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	2b01      	cmp	r3, #1
 8000bb0:	d10c      	bne.n	8000bcc <fsm_manual_run+0x360>
			HAL_GPIO_TogglePin(YELLOW_1_GPIO_Port, YELLOW_1_Pin);
 8000bb2:	2140      	movs	r1, #64	; 0x40
 8000bb4:	488f      	ldr	r0, [pc, #572]	; (8000df4 <fsm_manual_run+0x588>)
 8000bb6:	f001 fb0c 	bl	80021d2 <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(YELLOW_2_GPIO_Port, YELLOW_2_Pin);
 8000bba:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000bbe:	488d      	ldr	r0, [pc, #564]	; (8000df4 <fsm_manual_run+0x588>)
 8000bc0:	f001 fb07 	bl	80021d2 <HAL_GPIO_TogglePin>
			setTimer1(500);
 8000bc4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000bc8:	f000 fe78 	bl	80018bc <setTimer1>
		}

		if (isButton1Pressed() == 1){
 8000bcc:	f7ff fabe 	bl	800014c <isButton1Pressed>
 8000bd0:	4603      	mov	r3, r0
 8000bd2:	2b01      	cmp	r3, #1
 8000bd4:	d102      	bne.n	8000bdc <fsm_manual_run+0x370>
			status = MODE_4;
 8000bd6:	4b88      	ldr	r3, [pc, #544]	; (8000df8 <fsm_manual_run+0x58c>)
 8000bd8:	220e      	movs	r2, #14
 8000bda:	601a      	str	r2, [r3, #0]
		}
		if (isButton2Pressed() == 1){
 8000bdc:	f7ff fac8 	bl	8000170 <isButton2Pressed>
 8000be0:	4603      	mov	r3, r0
 8000be2:	2b01      	cmp	r3, #1
 8000be4:	f040 82cd 	bne.w	8001182 <fsm_manual_run+0x916>
			temp = traffic_count[1];
 8000be8:	4b7e      	ldr	r3, [pc, #504]	; (8000de4 <fsm_manual_run+0x578>)
 8000bea:	685b      	ldr	r3, [r3, #4]
 8000bec:	4a83      	ldr	r2, [pc, #524]	; (8000dfc <fsm_manual_run+0x590>)
 8000bee:	6013      	str	r3, [r2, #0]
			temp++;
 8000bf0:	4b82      	ldr	r3, [pc, #520]	; (8000dfc <fsm_manual_run+0x590>)
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	3301      	adds	r3, #1
 8000bf6:	4a81      	ldr	r2, [pc, #516]	; (8000dfc <fsm_manual_run+0x590>)
 8000bf8:	6013      	str	r3, [r2, #0]
			if (temp>=100) temp = 0;
 8000bfa:	4b80      	ldr	r3, [pc, #512]	; (8000dfc <fsm_manual_run+0x590>)
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	2b63      	cmp	r3, #99	; 0x63
 8000c00:	dd02      	ble.n	8000c08 <fsm_manual_run+0x39c>
 8000c02:	4b7e      	ldr	r3, [pc, #504]	; (8000dfc <fsm_manual_run+0x590>)
 8000c04:	2200      	movs	r2, #0
 8000c06:	601a      	str	r2, [r3, #0]
			clock_buffer[2] = temp/10;
 8000c08:	4b7c      	ldr	r3, [pc, #496]	; (8000dfc <fsm_manual_run+0x590>)
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	4a76      	ldr	r2, [pc, #472]	; (8000de8 <fsm_manual_run+0x57c>)
 8000c0e:	fb82 1203 	smull	r1, r2, r2, r3
 8000c12:	1092      	asrs	r2, r2, #2
 8000c14:	17db      	asrs	r3, r3, #31
 8000c16:	1ad3      	subs	r3, r2, r3
 8000c18:	4a71      	ldr	r2, [pc, #452]	; (8000de0 <fsm_manual_run+0x574>)
 8000c1a:	6093      	str	r3, [r2, #8]
			clock_buffer[3] = temp%10;
 8000c1c:	4b77      	ldr	r3, [pc, #476]	; (8000dfc <fsm_manual_run+0x590>)
 8000c1e:	6819      	ldr	r1, [r3, #0]
 8000c20:	4b71      	ldr	r3, [pc, #452]	; (8000de8 <fsm_manual_run+0x57c>)
 8000c22:	fb83 2301 	smull	r2, r3, r3, r1
 8000c26:	109a      	asrs	r2, r3, #2
 8000c28:	17cb      	asrs	r3, r1, #31
 8000c2a:	1ad2      	subs	r2, r2, r3
 8000c2c:	4613      	mov	r3, r2
 8000c2e:	009b      	lsls	r3, r3, #2
 8000c30:	4413      	add	r3, r2
 8000c32:	005b      	lsls	r3, r3, #1
 8000c34:	1aca      	subs	r2, r1, r3
 8000c36:	4b6a      	ldr	r3, [pc, #424]	; (8000de0 <fsm_manual_run+0x574>)
 8000c38:	60da      	str	r2, [r3, #12]
			status = INCR_YELLOW;
 8000c3a:	4b6f      	ldr	r3, [pc, #444]	; (8000df8 <fsm_manual_run+0x58c>)
 8000c3c:	2216      	movs	r2, #22
 8000c3e:	601a      	str	r2, [r3, #0]
		}
		break;
 8000c40:	e29f      	b.n	8001182 <fsm_manual_run+0x916>
	case MODE_4:
		HAL_GPIO_WritePin(RED_1_GPIO_Port, RED_1_Pin, SET);
 8000c42:	2201      	movs	r2, #1
 8000c44:	2120      	movs	r1, #32
 8000c46:	486b      	ldr	r0, [pc, #428]	; (8000df4 <fsm_manual_run+0x588>)
 8000c48:	f001 faab 	bl	80021a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(YELLOW_1_GPIO_Port, YELLOW_1_Pin, SET);
 8000c4c:	2201      	movs	r2, #1
 8000c4e:	2140      	movs	r1, #64	; 0x40
 8000c50:	4868      	ldr	r0, [pc, #416]	; (8000df4 <fsm_manual_run+0x588>)
 8000c52:	f001 faa6 	bl	80021a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(RED_2_GPIO_Port, RED_2_Pin, SET);
 8000c56:	2201      	movs	r2, #1
 8000c58:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000c5c:	4865      	ldr	r0, [pc, #404]	; (8000df4 <fsm_manual_run+0x588>)
 8000c5e:	f001 faa0 	bl	80021a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(YELLOW_2_GPIO_Port, YELLOW_2_Pin, SET);
 8000c62:	2201      	movs	r2, #1
 8000c64:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000c68:	4862      	ldr	r0, [pc, #392]	; (8000df4 <fsm_manual_run+0x588>)
 8000c6a:	f001 fa9a 	bl	80021a2 <HAL_GPIO_WritePin>
		if (timer3_flag == 1){ //Turn on index_led-th 7SEG
 8000c6e:	4b64      	ldr	r3, [pc, #400]	; (8000e00 <fsm_manual_run+0x594>)
 8000c70:	681b      	ldr	r3, [r3, #0]
 8000c72:	2b01      	cmp	r3, #1
 8000c74:	d139      	bne.n	8000cea <fsm_manual_run+0x47e>
			  if (index_7seg >= 4) {
 8000c76:	4b5d      	ldr	r3, [pc, #372]	; (8000dec <fsm_manual_run+0x580>)
 8000c78:	681b      	ldr	r3, [r3, #0]
 8000c7a:	2b03      	cmp	r3, #3
 8000c7c:	dd0e      	ble.n	8000c9c <fsm_manual_run+0x430>
					index_7seg = 0;
 8000c7e:	4b5b      	ldr	r3, [pc, #364]	; (8000dec <fsm_manual_run+0x580>)
 8000c80:	2200      	movs	r2, #0
 8000c82:	601a      	str	r2, [r3, #0]
					clock_buffer[0] = 0;
 8000c84:	4b56      	ldr	r3, [pc, #344]	; (8000de0 <fsm_manual_run+0x574>)
 8000c86:	2200      	movs	r2, #0
 8000c88:	601a      	str	r2, [r3, #0]
					update7SEG(index_7seg++);
 8000c8a:	4b58      	ldr	r3, [pc, #352]	; (8000dec <fsm_manual_run+0x580>)
 8000c8c:	681b      	ldr	r3, [r3, #0]
 8000c8e:	1c5a      	adds	r2, r3, #1
 8000c90:	4956      	ldr	r1, [pc, #344]	; (8000dec <fsm_manual_run+0x580>)
 8000c92:	600a      	str	r2, [r1, #0]
 8000c94:	4618      	mov	r0, r3
 8000c96:	f000 fc15 	bl	80014c4 <update7SEG>
 8000c9a:	e023      	b.n	8000ce4 <fsm_manual_run+0x478>
			  } else {
					clock_buffer[1] = 4;
 8000c9c:	4b50      	ldr	r3, [pc, #320]	; (8000de0 <fsm_manual_run+0x574>)
 8000c9e:	2204      	movs	r2, #4
 8000ca0:	605a      	str	r2, [r3, #4]
					clock_buffer[2] = traffic_count[2]/10;
 8000ca2:	4b50      	ldr	r3, [pc, #320]	; (8000de4 <fsm_manual_run+0x578>)
 8000ca4:	689b      	ldr	r3, [r3, #8]
 8000ca6:	4a50      	ldr	r2, [pc, #320]	; (8000de8 <fsm_manual_run+0x57c>)
 8000ca8:	fb82 1203 	smull	r1, r2, r2, r3
 8000cac:	1092      	asrs	r2, r2, #2
 8000cae:	17db      	asrs	r3, r3, #31
 8000cb0:	1ad3      	subs	r3, r2, r3
 8000cb2:	4a4b      	ldr	r2, [pc, #300]	; (8000de0 <fsm_manual_run+0x574>)
 8000cb4:	6093      	str	r3, [r2, #8]
					clock_buffer[3] = traffic_count[2]%10;
 8000cb6:	4b4b      	ldr	r3, [pc, #300]	; (8000de4 <fsm_manual_run+0x578>)
 8000cb8:	6899      	ldr	r1, [r3, #8]
 8000cba:	4b4b      	ldr	r3, [pc, #300]	; (8000de8 <fsm_manual_run+0x57c>)
 8000cbc:	fb83 2301 	smull	r2, r3, r3, r1
 8000cc0:	109a      	asrs	r2, r3, #2
 8000cc2:	17cb      	asrs	r3, r1, #31
 8000cc4:	1ad2      	subs	r2, r2, r3
 8000cc6:	4613      	mov	r3, r2
 8000cc8:	009b      	lsls	r3, r3, #2
 8000cca:	4413      	add	r3, r2
 8000ccc:	005b      	lsls	r3, r3, #1
 8000cce:	1aca      	subs	r2, r1, r3
 8000cd0:	4b43      	ldr	r3, [pc, #268]	; (8000de0 <fsm_manual_run+0x574>)
 8000cd2:	60da      	str	r2, [r3, #12]
					update7SEG(index_7seg++);
 8000cd4:	4b45      	ldr	r3, [pc, #276]	; (8000dec <fsm_manual_run+0x580>)
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	1c5a      	adds	r2, r3, #1
 8000cda:	4944      	ldr	r1, [pc, #272]	; (8000dec <fsm_manual_run+0x580>)
 8000cdc:	600a      	str	r2, [r1, #0]
 8000cde:	4618      	mov	r0, r3
 8000ce0:	f000 fbf0 	bl	80014c4 <update7SEG>
				}
			  setTimer3(250);
 8000ce4:	20fa      	movs	r0, #250	; 0xfa
 8000ce6:	f000 fe1d 	bl	8001924 <setTimer3>
		  }

		if (timer1_flag == 1){
 8000cea:	4b41      	ldr	r3, [pc, #260]	; (8000df0 <fsm_manual_run+0x584>)
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	2b01      	cmp	r3, #1
 8000cf0:	d10c      	bne.n	8000d0c <fsm_manual_run+0x4a0>
			HAL_GPIO_TogglePin(GREEN_1_GPIO_Port, GREEN_1_Pin);
 8000cf2:	2180      	movs	r1, #128	; 0x80
 8000cf4:	483f      	ldr	r0, [pc, #252]	; (8000df4 <fsm_manual_run+0x588>)
 8000cf6:	f001 fa6c 	bl	80021d2 <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(GREEN_2_GPIO_Port, GREEN_2_Pin);
 8000cfa:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000cfe:	483d      	ldr	r0, [pc, #244]	; (8000df4 <fsm_manual_run+0x588>)
 8000d00:	f001 fa67 	bl	80021d2 <HAL_GPIO_TogglePin>
			setTimer1(500);
 8000d04:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000d08:	f000 fdd8 	bl	80018bc <setTimer1>
		}

		if (isButton1Pressed() == 1){
 8000d0c:	f7ff fa1e 	bl	800014c <isButton1Pressed>
 8000d10:	4603      	mov	r3, r0
 8000d12:	2b01      	cmp	r3, #1
 8000d14:	d104      	bne.n	8000d20 <fsm_manual_run+0x4b4>
			status = MODE_1;
 8000d16:	4b38      	ldr	r3, [pc, #224]	; (8000df8 <fsm_manual_run+0x58c>)
 8000d18:	220b      	movs	r2, #11
 8000d1a:	601a      	str	r2, [r3, #0]
			isButton3Pressed();
 8000d1c:	f7ff fa3a 	bl	8000194 <isButton3Pressed>
		}
		if (isButton2Pressed() == 1){
 8000d20:	f7ff fa26 	bl	8000170 <isButton2Pressed>
 8000d24:	4603      	mov	r3, r0
 8000d26:	2b01      	cmp	r3, #1
 8000d28:	f040 822d 	bne.w	8001186 <fsm_manual_run+0x91a>
			temp = traffic_count[2];
 8000d2c:	4b2d      	ldr	r3, [pc, #180]	; (8000de4 <fsm_manual_run+0x578>)
 8000d2e:	689b      	ldr	r3, [r3, #8]
 8000d30:	4a32      	ldr	r2, [pc, #200]	; (8000dfc <fsm_manual_run+0x590>)
 8000d32:	6013      	str	r3, [r2, #0]
			temp++;
 8000d34:	4b31      	ldr	r3, [pc, #196]	; (8000dfc <fsm_manual_run+0x590>)
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	3301      	adds	r3, #1
 8000d3a:	4a30      	ldr	r2, [pc, #192]	; (8000dfc <fsm_manual_run+0x590>)
 8000d3c:	6013      	str	r3, [r2, #0]
			if (temp>=100) temp = 0;
 8000d3e:	4b2f      	ldr	r3, [pc, #188]	; (8000dfc <fsm_manual_run+0x590>)
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	2b63      	cmp	r3, #99	; 0x63
 8000d44:	dd02      	ble.n	8000d4c <fsm_manual_run+0x4e0>
 8000d46:	4b2d      	ldr	r3, [pc, #180]	; (8000dfc <fsm_manual_run+0x590>)
 8000d48:	2200      	movs	r2, #0
 8000d4a:	601a      	str	r2, [r3, #0]
			clock_buffer[2] = temp/10;
 8000d4c:	4b2b      	ldr	r3, [pc, #172]	; (8000dfc <fsm_manual_run+0x590>)
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	4a25      	ldr	r2, [pc, #148]	; (8000de8 <fsm_manual_run+0x57c>)
 8000d52:	fb82 1203 	smull	r1, r2, r2, r3
 8000d56:	1092      	asrs	r2, r2, #2
 8000d58:	17db      	asrs	r3, r3, #31
 8000d5a:	1ad3      	subs	r3, r2, r3
 8000d5c:	4a20      	ldr	r2, [pc, #128]	; (8000de0 <fsm_manual_run+0x574>)
 8000d5e:	6093      	str	r3, [r2, #8]
			clock_buffer[3] = temp%10;
 8000d60:	4b26      	ldr	r3, [pc, #152]	; (8000dfc <fsm_manual_run+0x590>)
 8000d62:	6819      	ldr	r1, [r3, #0]
 8000d64:	4b20      	ldr	r3, [pc, #128]	; (8000de8 <fsm_manual_run+0x57c>)
 8000d66:	fb83 2301 	smull	r2, r3, r3, r1
 8000d6a:	109a      	asrs	r2, r3, #2
 8000d6c:	17cb      	asrs	r3, r1, #31
 8000d6e:	1ad2      	subs	r2, r2, r3
 8000d70:	4613      	mov	r3, r2
 8000d72:	009b      	lsls	r3, r3, #2
 8000d74:	4413      	add	r3, r2
 8000d76:	005b      	lsls	r3, r3, #1
 8000d78:	1aca      	subs	r2, r1, r3
 8000d7a:	4b19      	ldr	r3, [pc, #100]	; (8000de0 <fsm_manual_run+0x574>)
 8000d7c:	60da      	str	r2, [r3, #12]
			status = INCR_GREEN;
 8000d7e:	4b1e      	ldr	r3, [pc, #120]	; (8000df8 <fsm_manual_run+0x58c>)
 8000d80:	2217      	movs	r2, #23
 8000d82:	601a      	str	r2, [r3, #0]
		}
		break;
 8000d84:	e1ff      	b.n	8001186 <fsm_manual_run+0x91a>
	case INCR_RED:
		HAL_GPIO_WritePin(YELLOW_1_GPIO_Port, YELLOW_1_Pin, SET);
 8000d86:	2201      	movs	r2, #1
 8000d88:	2140      	movs	r1, #64	; 0x40
 8000d8a:	481a      	ldr	r0, [pc, #104]	; (8000df4 <fsm_manual_run+0x588>)
 8000d8c:	f001 fa09 	bl	80021a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GREEN_1_GPIO_Port, GREEN_1_Pin, SET);
 8000d90:	2201      	movs	r2, #1
 8000d92:	2180      	movs	r1, #128	; 0x80
 8000d94:	4817      	ldr	r0, [pc, #92]	; (8000df4 <fsm_manual_run+0x588>)
 8000d96:	f001 fa04 	bl	80021a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(YELLOW_2_GPIO_Port, YELLOW_2_Pin, SET);
 8000d9a:	2201      	movs	r2, #1
 8000d9c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000da0:	4814      	ldr	r0, [pc, #80]	; (8000df4 <fsm_manual_run+0x588>)
 8000da2:	f001 f9fe 	bl	80021a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GREEN_2_GPIO_Port, GREEN_2_Pin, SET);
 8000da6:	2201      	movs	r2, #1
 8000da8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000dac:	4811      	ldr	r0, [pc, #68]	; (8000df4 <fsm_manual_run+0x588>)
 8000dae:	f001 f9f8 	bl	80021a2 <HAL_GPIO_WritePin>
		if (timer3_flag == 1){ //Turn on index_led-th 7SEG
 8000db2:	4b13      	ldr	r3, [pc, #76]	; (8000e00 <fsm_manual_run+0x594>)
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	2b01      	cmp	r3, #1
 8000db8:	d132      	bne.n	8000e20 <fsm_manual_run+0x5b4>
			  if (index_7seg >= 4) {
 8000dba:	4b0c      	ldr	r3, [pc, #48]	; (8000dec <fsm_manual_run+0x580>)
 8000dbc:	681b      	ldr	r3, [r3, #0]
 8000dbe:	2b03      	cmp	r3, #3
 8000dc0:	dd20      	ble.n	8000e04 <fsm_manual_run+0x598>
					index_7seg = 0;
 8000dc2:	4b0a      	ldr	r3, [pc, #40]	; (8000dec <fsm_manual_run+0x580>)
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	601a      	str	r2, [r3, #0]
					clock_buffer[0] = 0;
 8000dc8:	4b05      	ldr	r3, [pc, #20]	; (8000de0 <fsm_manual_run+0x574>)
 8000dca:	2200      	movs	r2, #0
 8000dcc:	601a      	str	r2, [r3, #0]
					update7SEG(index_7seg++);
 8000dce:	4b07      	ldr	r3, [pc, #28]	; (8000dec <fsm_manual_run+0x580>)
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	1c5a      	adds	r2, r3, #1
 8000dd4:	4905      	ldr	r1, [pc, #20]	; (8000dec <fsm_manual_run+0x580>)
 8000dd6:	600a      	str	r2, [r1, #0]
 8000dd8:	4618      	mov	r0, r3
 8000dda:	f000 fb73 	bl	80014c4 <update7SEG>
 8000dde:	e01c      	b.n	8000e1a <fsm_manual_run+0x5ae>
 8000de0:	20000090 	.word	0x20000090
 8000de4:	20000034 	.word	0x20000034
 8000de8:	66666667 	.word	0x66666667
 8000dec:	2000008c 	.word	0x2000008c
 8000df0:	200000a4 	.word	0x200000a4
 8000df4:	40010800 	.word	0x40010800
 8000df8:	20000084 	.word	0x20000084
 8000dfc:	20000088 	.word	0x20000088
 8000e00:	200000b4 	.word	0x200000b4
			  } else {
					clock_buffer[1] = 2;
 8000e04:	4b9b      	ldr	r3, [pc, #620]	; (8001074 <fsm_manual_run+0x808>)
 8000e06:	2202      	movs	r2, #2
 8000e08:	605a      	str	r2, [r3, #4]
					update7SEG(index_7seg++);
 8000e0a:	4b9b      	ldr	r3, [pc, #620]	; (8001078 <fsm_manual_run+0x80c>)
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	1c5a      	adds	r2, r3, #1
 8000e10:	4999      	ldr	r1, [pc, #612]	; (8001078 <fsm_manual_run+0x80c>)
 8000e12:	600a      	str	r2, [r1, #0]
 8000e14:	4618      	mov	r0, r3
 8000e16:	f000 fb55 	bl	80014c4 <update7SEG>
				}
			  setTimer3(250);
 8000e1a:	20fa      	movs	r0, #250	; 0xfa
 8000e1c:	f000 fd82 	bl	8001924 <setTimer3>
		  }

		if (timer1_flag == 1){
 8000e20:	4b96      	ldr	r3, [pc, #600]	; (800107c <fsm_manual_run+0x810>)
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	2b01      	cmp	r3, #1
 8000e26:	d10c      	bne.n	8000e42 <fsm_manual_run+0x5d6>
			HAL_GPIO_TogglePin(RED_1_GPIO_Port, RED_1_Pin);
 8000e28:	2120      	movs	r1, #32
 8000e2a:	4895      	ldr	r0, [pc, #596]	; (8001080 <fsm_manual_run+0x814>)
 8000e2c:	f001 f9d1 	bl	80021d2 <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(RED_2_GPIO_Port, RED_2_Pin);
 8000e30:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e34:	4892      	ldr	r0, [pc, #584]	; (8001080 <fsm_manual_run+0x814>)
 8000e36:	f001 f9cc 	bl	80021d2 <HAL_GPIO_TogglePin>
			setTimer1(500);
 8000e3a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000e3e:	f000 fd3d 	bl	80018bc <setTimer1>
		}

		if (isButton1Pressed() == 1){
 8000e42:	f7ff f983 	bl	800014c <isButton1Pressed>
 8000e46:	4603      	mov	r3, r0
 8000e48:	2b01      	cmp	r3, #1
 8000e4a:	d102      	bne.n	8000e52 <fsm_manual_run+0x5e6>
			status = MODE_3;
 8000e4c:	4b8d      	ldr	r3, [pc, #564]	; (8001084 <fsm_manual_run+0x818>)
 8000e4e:	220d      	movs	r2, #13
 8000e50:	601a      	str	r2, [r3, #0]
		}
		if (isButton2Pressed() == 1){
 8000e52:	f7ff f98d 	bl	8000170 <isButton2Pressed>
 8000e56:	4603      	mov	r3, r0
 8000e58:	2b01      	cmp	r3, #1
 8000e5a:	d127      	bne.n	8000eac <fsm_manual_run+0x640>
			temp++;
 8000e5c:	4b8a      	ldr	r3, [pc, #552]	; (8001088 <fsm_manual_run+0x81c>)
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	3301      	adds	r3, #1
 8000e62:	4a89      	ldr	r2, [pc, #548]	; (8001088 <fsm_manual_run+0x81c>)
 8000e64:	6013      	str	r3, [r2, #0]
			if (temp>=100) temp = 0;
 8000e66:	4b88      	ldr	r3, [pc, #544]	; (8001088 <fsm_manual_run+0x81c>)
 8000e68:	681b      	ldr	r3, [r3, #0]
 8000e6a:	2b63      	cmp	r3, #99	; 0x63
 8000e6c:	dd02      	ble.n	8000e74 <fsm_manual_run+0x608>
 8000e6e:	4b86      	ldr	r3, [pc, #536]	; (8001088 <fsm_manual_run+0x81c>)
 8000e70:	2200      	movs	r2, #0
 8000e72:	601a      	str	r2, [r3, #0]
			clock_buffer[2] = temp/10;
 8000e74:	4b84      	ldr	r3, [pc, #528]	; (8001088 <fsm_manual_run+0x81c>)
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	4a84      	ldr	r2, [pc, #528]	; (800108c <fsm_manual_run+0x820>)
 8000e7a:	fb82 1203 	smull	r1, r2, r2, r3
 8000e7e:	1092      	asrs	r2, r2, #2
 8000e80:	17db      	asrs	r3, r3, #31
 8000e82:	1ad3      	subs	r3, r2, r3
 8000e84:	4a7b      	ldr	r2, [pc, #492]	; (8001074 <fsm_manual_run+0x808>)
 8000e86:	6093      	str	r3, [r2, #8]
			clock_buffer[3] = temp%10;
 8000e88:	4b7f      	ldr	r3, [pc, #508]	; (8001088 <fsm_manual_run+0x81c>)
 8000e8a:	6819      	ldr	r1, [r3, #0]
 8000e8c:	4b7f      	ldr	r3, [pc, #508]	; (800108c <fsm_manual_run+0x820>)
 8000e8e:	fb83 2301 	smull	r2, r3, r3, r1
 8000e92:	109a      	asrs	r2, r3, #2
 8000e94:	17cb      	asrs	r3, r1, #31
 8000e96:	1ad2      	subs	r2, r2, r3
 8000e98:	4613      	mov	r3, r2
 8000e9a:	009b      	lsls	r3, r3, #2
 8000e9c:	4413      	add	r3, r2
 8000e9e:	005b      	lsls	r3, r3, #1
 8000ea0:	1aca      	subs	r2, r1, r3
 8000ea2:	4b74      	ldr	r3, [pc, #464]	; (8001074 <fsm_manual_run+0x808>)
 8000ea4:	60da      	str	r2, [r3, #12]
			status = INCR_RED;
 8000ea6:	4b77      	ldr	r3, [pc, #476]	; (8001084 <fsm_manual_run+0x818>)
 8000ea8:	2215      	movs	r2, #21
 8000eaa:	601a      	str	r2, [r3, #0]
		}
		if (isButton3Pressed() == 1){
 8000eac:	f7ff f972 	bl	8000194 <isButton3Pressed>
 8000eb0:	4603      	mov	r3, r0
 8000eb2:	2b01      	cmp	r3, #1
 8000eb4:	f040 8169 	bne.w	800118a <fsm_manual_run+0x91e>
			status = MODE_2;
 8000eb8:	4b72      	ldr	r3, [pc, #456]	; (8001084 <fsm_manual_run+0x818>)
 8000eba:	220c      	movs	r2, #12
 8000ebc:	601a      	str	r2, [r3, #0]
			if (temp > traffic_count[1]){
 8000ebe:	4b74      	ldr	r3, [pc, #464]	; (8001090 <fsm_manual_run+0x824>)
 8000ec0:	685a      	ldr	r2, [r3, #4]
 8000ec2:	4b71      	ldr	r3, [pc, #452]	; (8001088 <fsm_manual_run+0x81c>)
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	429a      	cmp	r2, r3
 8000ec8:	f280 815f 	bge.w	800118a <fsm_manual_run+0x91e>
				traffic_count[0] = temp;
 8000ecc:	4b6e      	ldr	r3, [pc, #440]	; (8001088 <fsm_manual_run+0x81c>)
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	4a6f      	ldr	r2, [pc, #444]	; (8001090 <fsm_manual_run+0x824>)
 8000ed2:	6013      	str	r3, [r2, #0]
				traffic_count[2] = traffic_count[0] - traffic_count[1];
 8000ed4:	4b6e      	ldr	r3, [pc, #440]	; (8001090 <fsm_manual_run+0x824>)
 8000ed6:	681a      	ldr	r2, [r3, #0]
 8000ed8:	4b6d      	ldr	r3, [pc, #436]	; (8001090 <fsm_manual_run+0x824>)
 8000eda:	685b      	ldr	r3, [r3, #4]
 8000edc:	1ad3      	subs	r3, r2, r3
 8000ede:	4a6c      	ldr	r2, [pc, #432]	; (8001090 <fsm_manual_run+0x824>)
 8000ee0:	6093      	str	r3, [r2, #8]
			}
		}
		break;
 8000ee2:	e152      	b.n	800118a <fsm_manual_run+0x91e>
	case INCR_YELLOW:
		HAL_GPIO_WritePin(RED_1_GPIO_Port, RED_1_Pin, SET);
 8000ee4:	2201      	movs	r2, #1
 8000ee6:	2120      	movs	r1, #32
 8000ee8:	4865      	ldr	r0, [pc, #404]	; (8001080 <fsm_manual_run+0x814>)
 8000eea:	f001 f95a 	bl	80021a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GREEN_1_GPIO_Port, GREEN_1_Pin, SET);
 8000eee:	2201      	movs	r2, #1
 8000ef0:	2180      	movs	r1, #128	; 0x80
 8000ef2:	4863      	ldr	r0, [pc, #396]	; (8001080 <fsm_manual_run+0x814>)
 8000ef4:	f001 f955 	bl	80021a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(RED_2_GPIO_Port, RED_2_Pin, SET);
 8000ef8:	2201      	movs	r2, #1
 8000efa:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000efe:	4860      	ldr	r0, [pc, #384]	; (8001080 <fsm_manual_run+0x814>)
 8000f00:	f001 f94f 	bl	80021a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GREEN_2_GPIO_Port, GREEN_2_Pin, SET);
 8000f04:	2201      	movs	r2, #1
 8000f06:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f0a:	485d      	ldr	r0, [pc, #372]	; (8001080 <fsm_manual_run+0x814>)
 8000f0c:	f001 f949 	bl	80021a2 <HAL_GPIO_WritePin>
		if (timer3_flag == 1){ //Turn on index_led-th 7SEG
 8000f10:	4b60      	ldr	r3, [pc, #384]	; (8001094 <fsm_manual_run+0x828>)
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	2b01      	cmp	r3, #1
 8000f16:	d120      	bne.n	8000f5a <fsm_manual_run+0x6ee>
			  if (index_7seg >= 4) {
 8000f18:	4b57      	ldr	r3, [pc, #348]	; (8001078 <fsm_manual_run+0x80c>)
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	2b03      	cmp	r3, #3
 8000f1e:	dd0e      	ble.n	8000f3e <fsm_manual_run+0x6d2>
					index_7seg = 0;
 8000f20:	4b55      	ldr	r3, [pc, #340]	; (8001078 <fsm_manual_run+0x80c>)
 8000f22:	2200      	movs	r2, #0
 8000f24:	601a      	str	r2, [r3, #0]
					clock_buffer[0] = 0;
 8000f26:	4b53      	ldr	r3, [pc, #332]	; (8001074 <fsm_manual_run+0x808>)
 8000f28:	2200      	movs	r2, #0
 8000f2a:	601a      	str	r2, [r3, #0]
					update7SEG(index_7seg++);
 8000f2c:	4b52      	ldr	r3, [pc, #328]	; (8001078 <fsm_manual_run+0x80c>)
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	1c5a      	adds	r2, r3, #1
 8000f32:	4951      	ldr	r1, [pc, #324]	; (8001078 <fsm_manual_run+0x80c>)
 8000f34:	600a      	str	r2, [r1, #0]
 8000f36:	4618      	mov	r0, r3
 8000f38:	f000 fac4 	bl	80014c4 <update7SEG>
 8000f3c:	e00a      	b.n	8000f54 <fsm_manual_run+0x6e8>
			  } else {
					clock_buffer[1] = 3;
 8000f3e:	4b4d      	ldr	r3, [pc, #308]	; (8001074 <fsm_manual_run+0x808>)
 8000f40:	2203      	movs	r2, #3
 8000f42:	605a      	str	r2, [r3, #4]
					update7SEG(index_7seg++);
 8000f44:	4b4c      	ldr	r3, [pc, #304]	; (8001078 <fsm_manual_run+0x80c>)
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	1c5a      	adds	r2, r3, #1
 8000f4a:	494b      	ldr	r1, [pc, #300]	; (8001078 <fsm_manual_run+0x80c>)
 8000f4c:	600a      	str	r2, [r1, #0]
 8000f4e:	4618      	mov	r0, r3
 8000f50:	f000 fab8 	bl	80014c4 <update7SEG>
				}
			  setTimer3(250);
 8000f54:	20fa      	movs	r0, #250	; 0xfa
 8000f56:	f000 fce5 	bl	8001924 <setTimer3>
		  }

		if (timer1_flag == 1){
 8000f5a:	4b48      	ldr	r3, [pc, #288]	; (800107c <fsm_manual_run+0x810>)
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	2b01      	cmp	r3, #1
 8000f60:	d10c      	bne.n	8000f7c <fsm_manual_run+0x710>
			HAL_GPIO_TogglePin(YELLOW_1_GPIO_Port, YELLOW_1_Pin);
 8000f62:	2140      	movs	r1, #64	; 0x40
 8000f64:	4846      	ldr	r0, [pc, #280]	; (8001080 <fsm_manual_run+0x814>)
 8000f66:	f001 f934 	bl	80021d2 <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(YELLOW_2_GPIO_Port, YELLOW_2_Pin);
 8000f6a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f6e:	4844      	ldr	r0, [pc, #272]	; (8001080 <fsm_manual_run+0x814>)
 8000f70:	f001 f92f 	bl	80021d2 <HAL_GPIO_TogglePin>
			setTimer1(500);
 8000f74:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000f78:	f000 fca0 	bl	80018bc <setTimer1>
		}

		if (isButton1Pressed() == 1){
 8000f7c:	f7ff f8e6 	bl	800014c <isButton1Pressed>
 8000f80:	4603      	mov	r3, r0
 8000f82:	2b01      	cmp	r3, #1
 8000f84:	d102      	bne.n	8000f8c <fsm_manual_run+0x720>
			status = MODE_4;
 8000f86:	4b3f      	ldr	r3, [pc, #252]	; (8001084 <fsm_manual_run+0x818>)
 8000f88:	220e      	movs	r2, #14
 8000f8a:	601a      	str	r2, [r3, #0]
		}
		if (isButton2Pressed() == 1){
 8000f8c:	f7ff f8f0 	bl	8000170 <isButton2Pressed>
 8000f90:	4603      	mov	r3, r0
 8000f92:	2b01      	cmp	r3, #1
 8000f94:	d127      	bne.n	8000fe6 <fsm_manual_run+0x77a>
			temp++;
 8000f96:	4b3c      	ldr	r3, [pc, #240]	; (8001088 <fsm_manual_run+0x81c>)
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	3301      	adds	r3, #1
 8000f9c:	4a3a      	ldr	r2, [pc, #232]	; (8001088 <fsm_manual_run+0x81c>)
 8000f9e:	6013      	str	r3, [r2, #0]
			if (temp>=100) temp = 0;
 8000fa0:	4b39      	ldr	r3, [pc, #228]	; (8001088 <fsm_manual_run+0x81c>)
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	2b63      	cmp	r3, #99	; 0x63
 8000fa6:	dd02      	ble.n	8000fae <fsm_manual_run+0x742>
 8000fa8:	4b37      	ldr	r3, [pc, #220]	; (8001088 <fsm_manual_run+0x81c>)
 8000faa:	2200      	movs	r2, #0
 8000fac:	601a      	str	r2, [r3, #0]
			clock_buffer[2] = temp/10;
 8000fae:	4b36      	ldr	r3, [pc, #216]	; (8001088 <fsm_manual_run+0x81c>)
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	4a36      	ldr	r2, [pc, #216]	; (800108c <fsm_manual_run+0x820>)
 8000fb4:	fb82 1203 	smull	r1, r2, r2, r3
 8000fb8:	1092      	asrs	r2, r2, #2
 8000fba:	17db      	asrs	r3, r3, #31
 8000fbc:	1ad3      	subs	r3, r2, r3
 8000fbe:	4a2d      	ldr	r2, [pc, #180]	; (8001074 <fsm_manual_run+0x808>)
 8000fc0:	6093      	str	r3, [r2, #8]
			clock_buffer[3] = temp%10;
 8000fc2:	4b31      	ldr	r3, [pc, #196]	; (8001088 <fsm_manual_run+0x81c>)
 8000fc4:	6819      	ldr	r1, [r3, #0]
 8000fc6:	4b31      	ldr	r3, [pc, #196]	; (800108c <fsm_manual_run+0x820>)
 8000fc8:	fb83 2301 	smull	r2, r3, r3, r1
 8000fcc:	109a      	asrs	r2, r3, #2
 8000fce:	17cb      	asrs	r3, r1, #31
 8000fd0:	1ad2      	subs	r2, r2, r3
 8000fd2:	4613      	mov	r3, r2
 8000fd4:	009b      	lsls	r3, r3, #2
 8000fd6:	4413      	add	r3, r2
 8000fd8:	005b      	lsls	r3, r3, #1
 8000fda:	1aca      	subs	r2, r1, r3
 8000fdc:	4b25      	ldr	r3, [pc, #148]	; (8001074 <fsm_manual_run+0x808>)
 8000fde:	60da      	str	r2, [r3, #12]
			status = INCR_YELLOW;
 8000fe0:	4b28      	ldr	r3, [pc, #160]	; (8001084 <fsm_manual_run+0x818>)
 8000fe2:	2216      	movs	r2, #22
 8000fe4:	601a      	str	r2, [r3, #0]
		}
		if (isButton3Pressed() == 1){
 8000fe6:	f7ff f8d5 	bl	8000194 <isButton3Pressed>
 8000fea:	4603      	mov	r3, r0
 8000fec:	2b01      	cmp	r3, #1
 8000fee:	f040 80ce 	bne.w	800118e <fsm_manual_run+0x922>
			status = MODE_3;
 8000ff2:	4b24      	ldr	r3, [pc, #144]	; (8001084 <fsm_manual_run+0x818>)
 8000ff4:	220d      	movs	r2, #13
 8000ff6:	601a      	str	r2, [r3, #0]
			if (temp <= 5){
 8000ff8:	4b23      	ldr	r3, [pc, #140]	; (8001088 <fsm_manual_run+0x81c>)
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	2b05      	cmp	r3, #5
 8000ffe:	f300 80c6 	bgt.w	800118e <fsm_manual_run+0x922>
				traffic_count[1] = temp;
 8001002:	4b21      	ldr	r3, [pc, #132]	; (8001088 <fsm_manual_run+0x81c>)
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	4a22      	ldr	r2, [pc, #136]	; (8001090 <fsm_manual_run+0x824>)
 8001008:	6053      	str	r3, [r2, #4]
				traffic_count[0] = traffic_count[1] + traffic_count[2];
 800100a:	4b21      	ldr	r3, [pc, #132]	; (8001090 <fsm_manual_run+0x824>)
 800100c:	685a      	ldr	r2, [r3, #4]
 800100e:	4b20      	ldr	r3, [pc, #128]	; (8001090 <fsm_manual_run+0x824>)
 8001010:	689b      	ldr	r3, [r3, #8]
 8001012:	4413      	add	r3, r2
 8001014:	4a1e      	ldr	r2, [pc, #120]	; (8001090 <fsm_manual_run+0x824>)
 8001016:	6013      	str	r3, [r2, #0]
			}
		}
		break;
 8001018:	e0b9      	b.n	800118e <fsm_manual_run+0x922>
	case INCR_GREEN:
		HAL_GPIO_WritePin(RED_1_GPIO_Port, RED_1_Pin, SET);
 800101a:	2201      	movs	r2, #1
 800101c:	2120      	movs	r1, #32
 800101e:	4818      	ldr	r0, [pc, #96]	; (8001080 <fsm_manual_run+0x814>)
 8001020:	f001 f8bf 	bl	80021a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(YELLOW_1_GPIO_Port, YELLOW_1_Pin, SET);
 8001024:	2201      	movs	r2, #1
 8001026:	2140      	movs	r1, #64	; 0x40
 8001028:	4815      	ldr	r0, [pc, #84]	; (8001080 <fsm_manual_run+0x814>)
 800102a:	f001 f8ba 	bl	80021a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(RED_2_GPIO_Port, RED_2_Pin, SET);
 800102e:	2201      	movs	r2, #1
 8001030:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001034:	4812      	ldr	r0, [pc, #72]	; (8001080 <fsm_manual_run+0x814>)
 8001036:	f001 f8b4 	bl	80021a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(YELLOW_2_GPIO_Port, YELLOW_2_Pin, SET);
 800103a:	2201      	movs	r2, #1
 800103c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001040:	480f      	ldr	r0, [pc, #60]	; (8001080 <fsm_manual_run+0x814>)
 8001042:	f001 f8ae 	bl	80021a2 <HAL_GPIO_WritePin>
		if (timer3_flag == 1){ //Turn on index_led-th 7SEG
 8001046:	4b13      	ldr	r3, [pc, #76]	; (8001094 <fsm_manual_run+0x828>)
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	2b01      	cmp	r3, #1
 800104c:	d132      	bne.n	80010b4 <fsm_manual_run+0x848>
			  if (index_7seg >= 4) {
 800104e:	4b0a      	ldr	r3, [pc, #40]	; (8001078 <fsm_manual_run+0x80c>)
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	2b03      	cmp	r3, #3
 8001054:	dd20      	ble.n	8001098 <fsm_manual_run+0x82c>
					index_7seg = 0;
 8001056:	4b08      	ldr	r3, [pc, #32]	; (8001078 <fsm_manual_run+0x80c>)
 8001058:	2200      	movs	r2, #0
 800105a:	601a      	str	r2, [r3, #0]
					clock_buffer[0] = 0;
 800105c:	4b05      	ldr	r3, [pc, #20]	; (8001074 <fsm_manual_run+0x808>)
 800105e:	2200      	movs	r2, #0
 8001060:	601a      	str	r2, [r3, #0]
					update7SEG(index_7seg++);
 8001062:	4b05      	ldr	r3, [pc, #20]	; (8001078 <fsm_manual_run+0x80c>)
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	1c5a      	adds	r2, r3, #1
 8001068:	4903      	ldr	r1, [pc, #12]	; (8001078 <fsm_manual_run+0x80c>)
 800106a:	600a      	str	r2, [r1, #0]
 800106c:	4618      	mov	r0, r3
 800106e:	f000 fa29 	bl	80014c4 <update7SEG>
 8001072:	e01c      	b.n	80010ae <fsm_manual_run+0x842>
 8001074:	20000090 	.word	0x20000090
 8001078:	2000008c 	.word	0x2000008c
 800107c:	200000a4 	.word	0x200000a4
 8001080:	40010800 	.word	0x40010800
 8001084:	20000084 	.word	0x20000084
 8001088:	20000088 	.word	0x20000088
 800108c:	66666667 	.word	0x66666667
 8001090:	20000034 	.word	0x20000034
 8001094:	200000b4 	.word	0x200000b4
			  } else {
					clock_buffer[1] = 4;
 8001098:	4b3f      	ldr	r3, [pc, #252]	; (8001198 <fsm_manual_run+0x92c>)
 800109a:	2204      	movs	r2, #4
 800109c:	605a      	str	r2, [r3, #4]
					update7SEG(index_7seg++);
 800109e:	4b3f      	ldr	r3, [pc, #252]	; (800119c <fsm_manual_run+0x930>)
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	1c5a      	adds	r2, r3, #1
 80010a4:	493d      	ldr	r1, [pc, #244]	; (800119c <fsm_manual_run+0x930>)
 80010a6:	600a      	str	r2, [r1, #0]
 80010a8:	4618      	mov	r0, r3
 80010aa:	f000 fa0b 	bl	80014c4 <update7SEG>
				}
			  setTimer3(250);
 80010ae:	20fa      	movs	r0, #250	; 0xfa
 80010b0:	f000 fc38 	bl	8001924 <setTimer3>
		  }

		if (timer1_flag == 1){
 80010b4:	4b3a      	ldr	r3, [pc, #232]	; (80011a0 <fsm_manual_run+0x934>)
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	2b01      	cmp	r3, #1
 80010ba:	d10c      	bne.n	80010d6 <fsm_manual_run+0x86a>
			HAL_GPIO_TogglePin(GREEN_1_GPIO_Port, GREEN_1_Pin);
 80010bc:	2180      	movs	r1, #128	; 0x80
 80010be:	4839      	ldr	r0, [pc, #228]	; (80011a4 <fsm_manual_run+0x938>)
 80010c0:	f001 f887 	bl	80021d2 <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(GREEN_2_GPIO_Port, GREEN_2_Pin);
 80010c4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80010c8:	4836      	ldr	r0, [pc, #216]	; (80011a4 <fsm_manual_run+0x938>)
 80010ca:	f001 f882 	bl	80021d2 <HAL_GPIO_TogglePin>
			setTimer1(500);
 80010ce:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80010d2:	f000 fbf3 	bl	80018bc <setTimer1>
		}

		if (isButton1Pressed() == 1){
 80010d6:	f7ff f839 	bl	800014c <isButton1Pressed>
 80010da:	4603      	mov	r3, r0
 80010dc:	2b01      	cmp	r3, #1
 80010de:	d102      	bne.n	80010e6 <fsm_manual_run+0x87a>
			status = MODE_1;
 80010e0:	4b31      	ldr	r3, [pc, #196]	; (80011a8 <fsm_manual_run+0x93c>)
 80010e2:	220b      	movs	r2, #11
 80010e4:	601a      	str	r2, [r3, #0]
		}
		if (isButton2Pressed() == 1){
 80010e6:	f7ff f843 	bl	8000170 <isButton2Pressed>
 80010ea:	4603      	mov	r3, r0
 80010ec:	2b01      	cmp	r3, #1
 80010ee:	d127      	bne.n	8001140 <fsm_manual_run+0x8d4>
			temp++;
 80010f0:	4b2e      	ldr	r3, [pc, #184]	; (80011ac <fsm_manual_run+0x940>)
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	3301      	adds	r3, #1
 80010f6:	4a2d      	ldr	r2, [pc, #180]	; (80011ac <fsm_manual_run+0x940>)
 80010f8:	6013      	str	r3, [r2, #0]
			if (temp>=100) temp = 0;
 80010fa:	4b2c      	ldr	r3, [pc, #176]	; (80011ac <fsm_manual_run+0x940>)
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	2b63      	cmp	r3, #99	; 0x63
 8001100:	dd02      	ble.n	8001108 <fsm_manual_run+0x89c>
 8001102:	4b2a      	ldr	r3, [pc, #168]	; (80011ac <fsm_manual_run+0x940>)
 8001104:	2200      	movs	r2, #0
 8001106:	601a      	str	r2, [r3, #0]
			clock_buffer[2] = temp/10;
 8001108:	4b28      	ldr	r3, [pc, #160]	; (80011ac <fsm_manual_run+0x940>)
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	4a28      	ldr	r2, [pc, #160]	; (80011b0 <fsm_manual_run+0x944>)
 800110e:	fb82 1203 	smull	r1, r2, r2, r3
 8001112:	1092      	asrs	r2, r2, #2
 8001114:	17db      	asrs	r3, r3, #31
 8001116:	1ad3      	subs	r3, r2, r3
 8001118:	4a1f      	ldr	r2, [pc, #124]	; (8001198 <fsm_manual_run+0x92c>)
 800111a:	6093      	str	r3, [r2, #8]
			clock_buffer[3] = temp%10;
 800111c:	4b23      	ldr	r3, [pc, #140]	; (80011ac <fsm_manual_run+0x940>)
 800111e:	6819      	ldr	r1, [r3, #0]
 8001120:	4b23      	ldr	r3, [pc, #140]	; (80011b0 <fsm_manual_run+0x944>)
 8001122:	fb83 2301 	smull	r2, r3, r3, r1
 8001126:	109a      	asrs	r2, r3, #2
 8001128:	17cb      	asrs	r3, r1, #31
 800112a:	1ad2      	subs	r2, r2, r3
 800112c:	4613      	mov	r3, r2
 800112e:	009b      	lsls	r3, r3, #2
 8001130:	4413      	add	r3, r2
 8001132:	005b      	lsls	r3, r3, #1
 8001134:	1aca      	subs	r2, r1, r3
 8001136:	4b18      	ldr	r3, [pc, #96]	; (8001198 <fsm_manual_run+0x92c>)
 8001138:	60da      	str	r2, [r3, #12]
			status = INCR_GREEN;
 800113a:	4b1b      	ldr	r3, [pc, #108]	; (80011a8 <fsm_manual_run+0x93c>)
 800113c:	2217      	movs	r2, #23
 800113e:	601a      	str	r2, [r3, #0]
		}
		if (isButton3Pressed() == 1){
 8001140:	f7ff f828 	bl	8000194 <isButton3Pressed>
 8001144:	4603      	mov	r3, r0
 8001146:	2b01      	cmp	r3, #1
 8001148:	d123      	bne.n	8001192 <fsm_manual_run+0x926>
			status = MODE_4;
 800114a:	4b17      	ldr	r3, [pc, #92]	; (80011a8 <fsm_manual_run+0x93c>)
 800114c:	220e      	movs	r2, #14
 800114e:	601a      	str	r2, [r3, #0]
			if (temp + traffic_count[1] <= 99){
 8001150:	4b18      	ldr	r3, [pc, #96]	; (80011b4 <fsm_manual_run+0x948>)
 8001152:	685a      	ldr	r2, [r3, #4]
 8001154:	4b15      	ldr	r3, [pc, #84]	; (80011ac <fsm_manual_run+0x940>)
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	4413      	add	r3, r2
 800115a:	2b63      	cmp	r3, #99	; 0x63
 800115c:	dc19      	bgt.n	8001192 <fsm_manual_run+0x926>
				traffic_count[2] = temp;
 800115e:	4b13      	ldr	r3, [pc, #76]	; (80011ac <fsm_manual_run+0x940>)
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	4a14      	ldr	r2, [pc, #80]	; (80011b4 <fsm_manual_run+0x948>)
 8001164:	6093      	str	r3, [r2, #8]
				traffic_count[0] = traffic_count[1] + traffic_count[2];
 8001166:	4b13      	ldr	r3, [pc, #76]	; (80011b4 <fsm_manual_run+0x948>)
 8001168:	685a      	ldr	r2, [r3, #4]
 800116a:	4b12      	ldr	r3, [pc, #72]	; (80011b4 <fsm_manual_run+0x948>)
 800116c:	689b      	ldr	r3, [r3, #8]
 800116e:	4413      	add	r3, r2
 8001170:	4a10      	ldr	r2, [pc, #64]	; (80011b4 <fsm_manual_run+0x948>)
 8001172:	6013      	str	r3, [r2, #0]
			}
		}
		break;
 8001174:	e00d      	b.n	8001192 <fsm_manual_run+0x926>
	default:
		break;
 8001176:	bf00      	nop
 8001178:	e00c      	b.n	8001194 <fsm_manual_run+0x928>
		break;
 800117a:	bf00      	nop
 800117c:	e00a      	b.n	8001194 <fsm_manual_run+0x928>
		break;
 800117e:	bf00      	nop
 8001180:	e008      	b.n	8001194 <fsm_manual_run+0x928>
		break;
 8001182:	bf00      	nop
 8001184:	e006      	b.n	8001194 <fsm_manual_run+0x928>
		break;
 8001186:	bf00      	nop
 8001188:	e004      	b.n	8001194 <fsm_manual_run+0x928>
		break;
 800118a:	bf00      	nop
 800118c:	e002      	b.n	8001194 <fsm_manual_run+0x928>
		break;
 800118e:	bf00      	nop
 8001190:	e000      	b.n	8001194 <fsm_manual_run+0x928>
		break;
 8001192:	bf00      	nop
	}
}
 8001194:	bf00      	nop
 8001196:	bd80      	pop	{r7, pc}
 8001198:	20000090 	.word	0x20000090
 800119c:	2000008c 	.word	0x2000008c
 80011a0:	200000a4 	.word	0x200000a4
 80011a4:	40010800 	.word	0x40010800
 80011a8:	20000084 	.word	0x20000084
 80011ac:	20000088 	.word	0x20000088
 80011b0:	66666667 	.word	0x66666667
 80011b4:	20000034 	.word	0x20000034

080011b8 <display7segment>:
int index_7seg = 0;
int traffic_count[3] = {5,2,3};
int count[3] = {5,2,3};
int clock_buffer[4] = {0, 0, 0, 0};

void display7segment(int num){
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b082      	sub	sp, #8
 80011bc:	af00      	add	r7, sp, #0
 80011be:	6078      	str	r0, [r7, #4]
	if (num == 0){
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d122      	bne.n	800120c <display7segment+0x54>
		HAL_GPIO_WritePin(a_GPIO_Port, a_Pin, RESET);
 80011c6:	2200      	movs	r2, #0
 80011c8:	2101      	movs	r1, #1
 80011ca:	48bd      	ldr	r0, [pc, #756]	; (80014c0 <display7segment+0x308>)
 80011cc:	f000 ffe9 	bl	80021a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(b_GPIO_Port, b_Pin, RESET);
 80011d0:	2200      	movs	r2, #0
 80011d2:	2102      	movs	r1, #2
 80011d4:	48ba      	ldr	r0, [pc, #744]	; (80014c0 <display7segment+0x308>)
 80011d6:	f000 ffe4 	bl	80021a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(c_GPIO_Port, c_Pin, RESET);
 80011da:	2200      	movs	r2, #0
 80011dc:	2104      	movs	r1, #4
 80011de:	48b8      	ldr	r0, [pc, #736]	; (80014c0 <display7segment+0x308>)
 80011e0:	f000 ffdf 	bl	80021a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(d_GPIO_Port, d_Pin, RESET);
 80011e4:	2200      	movs	r2, #0
 80011e6:	2108      	movs	r1, #8
 80011e8:	48b5      	ldr	r0, [pc, #724]	; (80014c0 <display7segment+0x308>)
 80011ea:	f000 ffda 	bl	80021a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(e_GPIO_Port, e_Pin, RESET);
 80011ee:	2200      	movs	r2, #0
 80011f0:	2110      	movs	r1, #16
 80011f2:	48b3      	ldr	r0, [pc, #716]	; (80014c0 <display7segment+0x308>)
 80011f4:	f000 ffd5 	bl	80021a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(f_GPIO_Port, f_Pin, RESET);
 80011f8:	2200      	movs	r2, #0
 80011fa:	2120      	movs	r1, #32
 80011fc:	48b0      	ldr	r0, [pc, #704]	; (80014c0 <display7segment+0x308>)
 80011fe:	f000 ffd0 	bl	80021a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(g_GPIO_Port, g_Pin, SET);
 8001202:	2201      	movs	r2, #1
 8001204:	2140      	movs	r1, #64	; 0x40
 8001206:	48ae      	ldr	r0, [pc, #696]	; (80014c0 <display7segment+0x308>)
 8001208:	f000 ffcb 	bl	80021a2 <HAL_GPIO_WritePin>
	}
	if (num == 1){
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	2b01      	cmp	r3, #1
 8001210:	d122      	bne.n	8001258 <display7segment+0xa0>
			HAL_GPIO_WritePin(a_GPIO_Port, a_Pin, SET);
 8001212:	2201      	movs	r2, #1
 8001214:	2101      	movs	r1, #1
 8001216:	48aa      	ldr	r0, [pc, #680]	; (80014c0 <display7segment+0x308>)
 8001218:	f000 ffc3 	bl	80021a2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b_GPIO_Port, b_Pin, RESET);
 800121c:	2200      	movs	r2, #0
 800121e:	2102      	movs	r1, #2
 8001220:	48a7      	ldr	r0, [pc, #668]	; (80014c0 <display7segment+0x308>)
 8001222:	f000 ffbe 	bl	80021a2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c_GPIO_Port, c_Pin, RESET);
 8001226:	2200      	movs	r2, #0
 8001228:	2104      	movs	r1, #4
 800122a:	48a5      	ldr	r0, [pc, #660]	; (80014c0 <display7segment+0x308>)
 800122c:	f000 ffb9 	bl	80021a2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d_GPIO_Port, d_Pin, SET);
 8001230:	2201      	movs	r2, #1
 8001232:	2108      	movs	r1, #8
 8001234:	48a2      	ldr	r0, [pc, #648]	; (80014c0 <display7segment+0x308>)
 8001236:	f000 ffb4 	bl	80021a2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e_GPIO_Port, e_Pin, SET);
 800123a:	2201      	movs	r2, #1
 800123c:	2110      	movs	r1, #16
 800123e:	48a0      	ldr	r0, [pc, #640]	; (80014c0 <display7segment+0x308>)
 8001240:	f000 ffaf 	bl	80021a2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f_GPIO_Port, f_Pin, SET);
 8001244:	2201      	movs	r2, #1
 8001246:	2120      	movs	r1, #32
 8001248:	489d      	ldr	r0, [pc, #628]	; (80014c0 <display7segment+0x308>)
 800124a:	f000 ffaa 	bl	80021a2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g_GPIO_Port, g_Pin, SET);
 800124e:	2201      	movs	r2, #1
 8001250:	2140      	movs	r1, #64	; 0x40
 8001252:	489b      	ldr	r0, [pc, #620]	; (80014c0 <display7segment+0x308>)
 8001254:	f000 ffa5 	bl	80021a2 <HAL_GPIO_WritePin>
		}
	if (num == 2){
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	2b02      	cmp	r3, #2
 800125c:	d122      	bne.n	80012a4 <display7segment+0xec>
			HAL_GPIO_WritePin(a_GPIO_Port, a_Pin, RESET);
 800125e:	2200      	movs	r2, #0
 8001260:	2101      	movs	r1, #1
 8001262:	4897      	ldr	r0, [pc, #604]	; (80014c0 <display7segment+0x308>)
 8001264:	f000 ff9d 	bl	80021a2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b_GPIO_Port, b_Pin, RESET);
 8001268:	2200      	movs	r2, #0
 800126a:	2102      	movs	r1, #2
 800126c:	4894      	ldr	r0, [pc, #592]	; (80014c0 <display7segment+0x308>)
 800126e:	f000 ff98 	bl	80021a2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c_GPIO_Port, c_Pin, SET);
 8001272:	2201      	movs	r2, #1
 8001274:	2104      	movs	r1, #4
 8001276:	4892      	ldr	r0, [pc, #584]	; (80014c0 <display7segment+0x308>)
 8001278:	f000 ff93 	bl	80021a2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d_GPIO_Port, d_Pin, RESET);
 800127c:	2200      	movs	r2, #0
 800127e:	2108      	movs	r1, #8
 8001280:	488f      	ldr	r0, [pc, #572]	; (80014c0 <display7segment+0x308>)
 8001282:	f000 ff8e 	bl	80021a2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e_GPIO_Port, e_Pin, RESET);
 8001286:	2200      	movs	r2, #0
 8001288:	2110      	movs	r1, #16
 800128a:	488d      	ldr	r0, [pc, #564]	; (80014c0 <display7segment+0x308>)
 800128c:	f000 ff89 	bl	80021a2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f_GPIO_Port, f_Pin, SET);
 8001290:	2201      	movs	r2, #1
 8001292:	2120      	movs	r1, #32
 8001294:	488a      	ldr	r0, [pc, #552]	; (80014c0 <display7segment+0x308>)
 8001296:	f000 ff84 	bl	80021a2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g_GPIO_Port, g_Pin, RESET);
 800129a:	2200      	movs	r2, #0
 800129c:	2140      	movs	r1, #64	; 0x40
 800129e:	4888      	ldr	r0, [pc, #544]	; (80014c0 <display7segment+0x308>)
 80012a0:	f000 ff7f 	bl	80021a2 <HAL_GPIO_WritePin>
		}
	if (num == 3){
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	2b03      	cmp	r3, #3
 80012a8:	d122      	bne.n	80012f0 <display7segment+0x138>
			HAL_GPIO_WritePin(a_GPIO_Port, a_Pin, RESET);
 80012aa:	2200      	movs	r2, #0
 80012ac:	2101      	movs	r1, #1
 80012ae:	4884      	ldr	r0, [pc, #528]	; (80014c0 <display7segment+0x308>)
 80012b0:	f000 ff77 	bl	80021a2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b_GPIO_Port, b_Pin, RESET);
 80012b4:	2200      	movs	r2, #0
 80012b6:	2102      	movs	r1, #2
 80012b8:	4881      	ldr	r0, [pc, #516]	; (80014c0 <display7segment+0x308>)
 80012ba:	f000 ff72 	bl	80021a2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c_GPIO_Port, c_Pin, RESET);
 80012be:	2200      	movs	r2, #0
 80012c0:	2104      	movs	r1, #4
 80012c2:	487f      	ldr	r0, [pc, #508]	; (80014c0 <display7segment+0x308>)
 80012c4:	f000 ff6d 	bl	80021a2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d_GPIO_Port, d_Pin, RESET);
 80012c8:	2200      	movs	r2, #0
 80012ca:	2108      	movs	r1, #8
 80012cc:	487c      	ldr	r0, [pc, #496]	; (80014c0 <display7segment+0x308>)
 80012ce:	f000 ff68 	bl	80021a2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e_GPIO_Port, e_Pin, SET);
 80012d2:	2201      	movs	r2, #1
 80012d4:	2110      	movs	r1, #16
 80012d6:	487a      	ldr	r0, [pc, #488]	; (80014c0 <display7segment+0x308>)
 80012d8:	f000 ff63 	bl	80021a2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f_GPIO_Port, f_Pin, SET);
 80012dc:	2201      	movs	r2, #1
 80012de:	2120      	movs	r1, #32
 80012e0:	4877      	ldr	r0, [pc, #476]	; (80014c0 <display7segment+0x308>)
 80012e2:	f000 ff5e 	bl	80021a2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g_GPIO_Port, g_Pin, RESET);
 80012e6:	2200      	movs	r2, #0
 80012e8:	2140      	movs	r1, #64	; 0x40
 80012ea:	4875      	ldr	r0, [pc, #468]	; (80014c0 <display7segment+0x308>)
 80012ec:	f000 ff59 	bl	80021a2 <HAL_GPIO_WritePin>
		}
	if (num == 4){
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	2b04      	cmp	r3, #4
 80012f4:	d122      	bne.n	800133c <display7segment+0x184>
			HAL_GPIO_WritePin(a_GPIO_Port, a_Pin, SET);
 80012f6:	2201      	movs	r2, #1
 80012f8:	2101      	movs	r1, #1
 80012fa:	4871      	ldr	r0, [pc, #452]	; (80014c0 <display7segment+0x308>)
 80012fc:	f000 ff51 	bl	80021a2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b_GPIO_Port, b_Pin, RESET);
 8001300:	2200      	movs	r2, #0
 8001302:	2102      	movs	r1, #2
 8001304:	486e      	ldr	r0, [pc, #440]	; (80014c0 <display7segment+0x308>)
 8001306:	f000 ff4c 	bl	80021a2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c_GPIO_Port, c_Pin, RESET);
 800130a:	2200      	movs	r2, #0
 800130c:	2104      	movs	r1, #4
 800130e:	486c      	ldr	r0, [pc, #432]	; (80014c0 <display7segment+0x308>)
 8001310:	f000 ff47 	bl	80021a2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d_GPIO_Port, d_Pin, SET);
 8001314:	2201      	movs	r2, #1
 8001316:	2108      	movs	r1, #8
 8001318:	4869      	ldr	r0, [pc, #420]	; (80014c0 <display7segment+0x308>)
 800131a:	f000 ff42 	bl	80021a2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e_GPIO_Port, e_Pin, SET);
 800131e:	2201      	movs	r2, #1
 8001320:	2110      	movs	r1, #16
 8001322:	4867      	ldr	r0, [pc, #412]	; (80014c0 <display7segment+0x308>)
 8001324:	f000 ff3d 	bl	80021a2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f_GPIO_Port, f_Pin, RESET);
 8001328:	2200      	movs	r2, #0
 800132a:	2120      	movs	r1, #32
 800132c:	4864      	ldr	r0, [pc, #400]	; (80014c0 <display7segment+0x308>)
 800132e:	f000 ff38 	bl	80021a2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g_GPIO_Port, g_Pin, RESET);
 8001332:	2200      	movs	r2, #0
 8001334:	2140      	movs	r1, #64	; 0x40
 8001336:	4862      	ldr	r0, [pc, #392]	; (80014c0 <display7segment+0x308>)
 8001338:	f000 ff33 	bl	80021a2 <HAL_GPIO_WritePin>
		}
	if (num == 5){
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	2b05      	cmp	r3, #5
 8001340:	d122      	bne.n	8001388 <display7segment+0x1d0>
			HAL_GPIO_WritePin(a_GPIO_Port, a_Pin, RESET);
 8001342:	2200      	movs	r2, #0
 8001344:	2101      	movs	r1, #1
 8001346:	485e      	ldr	r0, [pc, #376]	; (80014c0 <display7segment+0x308>)
 8001348:	f000 ff2b 	bl	80021a2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b_GPIO_Port, b_Pin, SET);
 800134c:	2201      	movs	r2, #1
 800134e:	2102      	movs	r1, #2
 8001350:	485b      	ldr	r0, [pc, #364]	; (80014c0 <display7segment+0x308>)
 8001352:	f000 ff26 	bl	80021a2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c_GPIO_Port, c_Pin, RESET);
 8001356:	2200      	movs	r2, #0
 8001358:	2104      	movs	r1, #4
 800135a:	4859      	ldr	r0, [pc, #356]	; (80014c0 <display7segment+0x308>)
 800135c:	f000 ff21 	bl	80021a2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d_GPIO_Port, d_Pin, RESET);
 8001360:	2200      	movs	r2, #0
 8001362:	2108      	movs	r1, #8
 8001364:	4856      	ldr	r0, [pc, #344]	; (80014c0 <display7segment+0x308>)
 8001366:	f000 ff1c 	bl	80021a2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e_GPIO_Port, e_Pin, SET);
 800136a:	2201      	movs	r2, #1
 800136c:	2110      	movs	r1, #16
 800136e:	4854      	ldr	r0, [pc, #336]	; (80014c0 <display7segment+0x308>)
 8001370:	f000 ff17 	bl	80021a2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f_GPIO_Port, f_Pin, RESET);
 8001374:	2200      	movs	r2, #0
 8001376:	2120      	movs	r1, #32
 8001378:	4851      	ldr	r0, [pc, #324]	; (80014c0 <display7segment+0x308>)
 800137a:	f000 ff12 	bl	80021a2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g_GPIO_Port, g_Pin, RESET);
 800137e:	2200      	movs	r2, #0
 8001380:	2140      	movs	r1, #64	; 0x40
 8001382:	484f      	ldr	r0, [pc, #316]	; (80014c0 <display7segment+0x308>)
 8001384:	f000 ff0d 	bl	80021a2 <HAL_GPIO_WritePin>
		}
	if (num == 6){
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	2b06      	cmp	r3, #6
 800138c:	d122      	bne.n	80013d4 <display7segment+0x21c>
			HAL_GPIO_WritePin(a_GPIO_Port, a_Pin, RESET);
 800138e:	2200      	movs	r2, #0
 8001390:	2101      	movs	r1, #1
 8001392:	484b      	ldr	r0, [pc, #300]	; (80014c0 <display7segment+0x308>)
 8001394:	f000 ff05 	bl	80021a2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b_GPIO_Port, b_Pin, SET);
 8001398:	2201      	movs	r2, #1
 800139a:	2102      	movs	r1, #2
 800139c:	4848      	ldr	r0, [pc, #288]	; (80014c0 <display7segment+0x308>)
 800139e:	f000 ff00 	bl	80021a2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c_GPIO_Port, c_Pin, RESET);
 80013a2:	2200      	movs	r2, #0
 80013a4:	2104      	movs	r1, #4
 80013a6:	4846      	ldr	r0, [pc, #280]	; (80014c0 <display7segment+0x308>)
 80013a8:	f000 fefb 	bl	80021a2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d_GPIO_Port, d_Pin, RESET);
 80013ac:	2200      	movs	r2, #0
 80013ae:	2108      	movs	r1, #8
 80013b0:	4843      	ldr	r0, [pc, #268]	; (80014c0 <display7segment+0x308>)
 80013b2:	f000 fef6 	bl	80021a2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e_GPIO_Port, e_Pin, RESET);
 80013b6:	2200      	movs	r2, #0
 80013b8:	2110      	movs	r1, #16
 80013ba:	4841      	ldr	r0, [pc, #260]	; (80014c0 <display7segment+0x308>)
 80013bc:	f000 fef1 	bl	80021a2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f_GPIO_Port, f_Pin, RESET);
 80013c0:	2200      	movs	r2, #0
 80013c2:	2120      	movs	r1, #32
 80013c4:	483e      	ldr	r0, [pc, #248]	; (80014c0 <display7segment+0x308>)
 80013c6:	f000 feec 	bl	80021a2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g_GPIO_Port, g_Pin, RESET);
 80013ca:	2200      	movs	r2, #0
 80013cc:	2140      	movs	r1, #64	; 0x40
 80013ce:	483c      	ldr	r0, [pc, #240]	; (80014c0 <display7segment+0x308>)
 80013d0:	f000 fee7 	bl	80021a2 <HAL_GPIO_WritePin>
		}
	if (num == 7){
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	2b07      	cmp	r3, #7
 80013d8:	d122      	bne.n	8001420 <display7segment+0x268>
			HAL_GPIO_WritePin(a_GPIO_Port, a_Pin, RESET);
 80013da:	2200      	movs	r2, #0
 80013dc:	2101      	movs	r1, #1
 80013de:	4838      	ldr	r0, [pc, #224]	; (80014c0 <display7segment+0x308>)
 80013e0:	f000 fedf 	bl	80021a2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b_GPIO_Port, b_Pin, RESET);
 80013e4:	2200      	movs	r2, #0
 80013e6:	2102      	movs	r1, #2
 80013e8:	4835      	ldr	r0, [pc, #212]	; (80014c0 <display7segment+0x308>)
 80013ea:	f000 feda 	bl	80021a2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c_GPIO_Port, c_Pin, RESET);
 80013ee:	2200      	movs	r2, #0
 80013f0:	2104      	movs	r1, #4
 80013f2:	4833      	ldr	r0, [pc, #204]	; (80014c0 <display7segment+0x308>)
 80013f4:	f000 fed5 	bl	80021a2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d_GPIO_Port, d_Pin, SET);
 80013f8:	2201      	movs	r2, #1
 80013fa:	2108      	movs	r1, #8
 80013fc:	4830      	ldr	r0, [pc, #192]	; (80014c0 <display7segment+0x308>)
 80013fe:	f000 fed0 	bl	80021a2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e_GPIO_Port, e_Pin, SET);
 8001402:	2201      	movs	r2, #1
 8001404:	2110      	movs	r1, #16
 8001406:	482e      	ldr	r0, [pc, #184]	; (80014c0 <display7segment+0x308>)
 8001408:	f000 fecb 	bl	80021a2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f_GPIO_Port, f_Pin, SET);
 800140c:	2201      	movs	r2, #1
 800140e:	2120      	movs	r1, #32
 8001410:	482b      	ldr	r0, [pc, #172]	; (80014c0 <display7segment+0x308>)
 8001412:	f000 fec6 	bl	80021a2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g_GPIO_Port, g_Pin, SET);
 8001416:	2201      	movs	r2, #1
 8001418:	2140      	movs	r1, #64	; 0x40
 800141a:	4829      	ldr	r0, [pc, #164]	; (80014c0 <display7segment+0x308>)
 800141c:	f000 fec1 	bl	80021a2 <HAL_GPIO_WritePin>
		}
	if (num == 8){
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	2b08      	cmp	r3, #8
 8001424:	d122      	bne.n	800146c <display7segment+0x2b4>
			HAL_GPIO_WritePin(a_GPIO_Port, a_Pin, RESET);
 8001426:	2200      	movs	r2, #0
 8001428:	2101      	movs	r1, #1
 800142a:	4825      	ldr	r0, [pc, #148]	; (80014c0 <display7segment+0x308>)
 800142c:	f000 feb9 	bl	80021a2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b_GPIO_Port, b_Pin, RESET);
 8001430:	2200      	movs	r2, #0
 8001432:	2102      	movs	r1, #2
 8001434:	4822      	ldr	r0, [pc, #136]	; (80014c0 <display7segment+0x308>)
 8001436:	f000 feb4 	bl	80021a2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c_GPIO_Port, c_Pin, RESET);
 800143a:	2200      	movs	r2, #0
 800143c:	2104      	movs	r1, #4
 800143e:	4820      	ldr	r0, [pc, #128]	; (80014c0 <display7segment+0x308>)
 8001440:	f000 feaf 	bl	80021a2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d_GPIO_Port, d_Pin, RESET);
 8001444:	2200      	movs	r2, #0
 8001446:	2108      	movs	r1, #8
 8001448:	481d      	ldr	r0, [pc, #116]	; (80014c0 <display7segment+0x308>)
 800144a:	f000 feaa 	bl	80021a2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e_GPIO_Port, e_Pin, RESET);
 800144e:	2200      	movs	r2, #0
 8001450:	2110      	movs	r1, #16
 8001452:	481b      	ldr	r0, [pc, #108]	; (80014c0 <display7segment+0x308>)
 8001454:	f000 fea5 	bl	80021a2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f_GPIO_Port, f_Pin, RESET);
 8001458:	2200      	movs	r2, #0
 800145a:	2120      	movs	r1, #32
 800145c:	4818      	ldr	r0, [pc, #96]	; (80014c0 <display7segment+0x308>)
 800145e:	f000 fea0 	bl	80021a2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g_GPIO_Port, g_Pin, RESET);
 8001462:	2200      	movs	r2, #0
 8001464:	2140      	movs	r1, #64	; 0x40
 8001466:	4816      	ldr	r0, [pc, #88]	; (80014c0 <display7segment+0x308>)
 8001468:	f000 fe9b 	bl	80021a2 <HAL_GPIO_WritePin>
		}
	if (num == 9){
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	2b09      	cmp	r3, #9
 8001470:	d122      	bne.n	80014b8 <display7segment+0x300>
			HAL_GPIO_WritePin(a_GPIO_Port, a_Pin, RESET);
 8001472:	2200      	movs	r2, #0
 8001474:	2101      	movs	r1, #1
 8001476:	4812      	ldr	r0, [pc, #72]	; (80014c0 <display7segment+0x308>)
 8001478:	f000 fe93 	bl	80021a2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b_GPIO_Port, b_Pin, RESET);
 800147c:	2200      	movs	r2, #0
 800147e:	2102      	movs	r1, #2
 8001480:	480f      	ldr	r0, [pc, #60]	; (80014c0 <display7segment+0x308>)
 8001482:	f000 fe8e 	bl	80021a2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c_GPIO_Port, c_Pin, RESET);
 8001486:	2200      	movs	r2, #0
 8001488:	2104      	movs	r1, #4
 800148a:	480d      	ldr	r0, [pc, #52]	; (80014c0 <display7segment+0x308>)
 800148c:	f000 fe89 	bl	80021a2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d_GPIO_Port, d_Pin, RESET);
 8001490:	2200      	movs	r2, #0
 8001492:	2108      	movs	r1, #8
 8001494:	480a      	ldr	r0, [pc, #40]	; (80014c0 <display7segment+0x308>)
 8001496:	f000 fe84 	bl	80021a2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e_GPIO_Port, e_Pin, SET);
 800149a:	2201      	movs	r2, #1
 800149c:	2110      	movs	r1, #16
 800149e:	4808      	ldr	r0, [pc, #32]	; (80014c0 <display7segment+0x308>)
 80014a0:	f000 fe7f 	bl	80021a2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f_GPIO_Port, f_Pin, RESET);
 80014a4:	2200      	movs	r2, #0
 80014a6:	2120      	movs	r1, #32
 80014a8:	4805      	ldr	r0, [pc, #20]	; (80014c0 <display7segment+0x308>)
 80014aa:	f000 fe7a 	bl	80021a2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g_GPIO_Port, g_Pin, RESET);
 80014ae:	2200      	movs	r2, #0
 80014b0:	2140      	movs	r1, #64	; 0x40
 80014b2:	4803      	ldr	r0, [pc, #12]	; (80014c0 <display7segment+0x308>)
 80014b4:	f000 fe75 	bl	80021a2 <HAL_GPIO_WritePin>
		}
}
 80014b8:	bf00      	nop
 80014ba:	3708      	adds	r7, #8
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd80      	pop	{r7, pc}
 80014c0:	40010c00 	.word	0x40010c00

080014c4 <update7SEG>:

void update7SEG(int index){
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b082      	sub	sp, #8
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	2b03      	cmp	r3, #3
 80014d0:	f200 8084 	bhi.w	80015dc <update7SEG+0x118>
 80014d4:	a201      	add	r2, pc, #4	; (adr r2, 80014dc <update7SEG+0x18>)
 80014d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014da:	bf00      	nop
 80014dc:	080014ed 	.word	0x080014ed
 80014e0:	08001529 	.word	0x08001529
 80014e4:	08001565 	.word	0x08001565
 80014e8:	080015a1 	.word	0x080015a1
 switch (index){
 	 case 0:
 		 // Display the first 7 SEG with led_buffer [0]
 		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, SET);
 80014ec:	2201      	movs	r2, #1
 80014ee:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80014f2:	483d      	ldr	r0, [pc, #244]	; (80015e8 <update7SEG+0x124>)
 80014f4:	f000 fe55 	bl	80021a2 <HAL_GPIO_WritePin>
 		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, RESET);
 80014f8:	2200      	movs	r2, #0
 80014fa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80014fe:	483a      	ldr	r0, [pc, #232]	; (80015e8 <update7SEG+0x124>)
 8001500:	f000 fe4f 	bl	80021a2 <HAL_GPIO_WritePin>
 		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, RESET);
 8001504:	2200      	movs	r2, #0
 8001506:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800150a:	4837      	ldr	r0, [pc, #220]	; (80015e8 <update7SEG+0x124>)
 800150c:	f000 fe49 	bl	80021a2 <HAL_GPIO_WritePin>
 		HAL_GPIO_WritePin(EN4_GPIO_Port, EN4_Pin, RESET);
 8001510:	2200      	movs	r2, #0
 8001512:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001516:	4834      	ldr	r0, [pc, #208]	; (80015e8 <update7SEG+0x124>)
 8001518:	f000 fe43 	bl	80021a2 <HAL_GPIO_WritePin>
 		display7segment(clock_buffer[0]);
 800151c:	4b33      	ldr	r3, [pc, #204]	; (80015ec <update7SEG+0x128>)
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	4618      	mov	r0, r3
 8001522:	f7ff fe49 	bl	80011b8 <display7segment>
 		break;
 8001526:	e05a      	b.n	80015de <update7SEG+0x11a>
 	 case 1:
 		 // Display the second 7 SEG with led_buffer [1]
 		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, RESET);
 8001528:	2200      	movs	r2, #0
 800152a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800152e:	482e      	ldr	r0, [pc, #184]	; (80015e8 <update7SEG+0x124>)
 8001530:	f000 fe37 	bl	80021a2 <HAL_GPIO_WritePin>
 		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, SET);
 8001534:	2201      	movs	r2, #1
 8001536:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800153a:	482b      	ldr	r0, [pc, #172]	; (80015e8 <update7SEG+0x124>)
 800153c:	f000 fe31 	bl	80021a2 <HAL_GPIO_WritePin>
 		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, RESET);
 8001540:	2200      	movs	r2, #0
 8001542:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001546:	4828      	ldr	r0, [pc, #160]	; (80015e8 <update7SEG+0x124>)
 8001548:	f000 fe2b 	bl	80021a2 <HAL_GPIO_WritePin>
 		HAL_GPIO_WritePin(EN4_GPIO_Port, EN4_Pin, RESET);
 800154c:	2200      	movs	r2, #0
 800154e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001552:	4825      	ldr	r0, [pc, #148]	; (80015e8 <update7SEG+0x124>)
 8001554:	f000 fe25 	bl	80021a2 <HAL_GPIO_WritePin>
 		display7segment(clock_buffer[1]);
 8001558:	4b24      	ldr	r3, [pc, #144]	; (80015ec <update7SEG+0x128>)
 800155a:	685b      	ldr	r3, [r3, #4]
 800155c:	4618      	mov	r0, r3
 800155e:	f7ff fe2b 	bl	80011b8 <display7segment>
 		break;
 8001562:	e03c      	b.n	80015de <update7SEG+0x11a>
 	 case 2:
		 // Display the first 7 SEG with led_buffer [2]
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, RESET);
 8001564:	2200      	movs	r2, #0
 8001566:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800156a:	481f      	ldr	r0, [pc, #124]	; (80015e8 <update7SEG+0x124>)
 800156c:	f000 fe19 	bl	80021a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, RESET);
 8001570:	2200      	movs	r2, #0
 8001572:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001576:	481c      	ldr	r0, [pc, #112]	; (80015e8 <update7SEG+0x124>)
 8001578:	f000 fe13 	bl	80021a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, SET);
 800157c:	2201      	movs	r2, #1
 800157e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001582:	4819      	ldr	r0, [pc, #100]	; (80015e8 <update7SEG+0x124>)
 8001584:	f000 fe0d 	bl	80021a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN4_GPIO_Port, EN4_Pin, RESET);
 8001588:	2200      	movs	r2, #0
 800158a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800158e:	4816      	ldr	r0, [pc, #88]	; (80015e8 <update7SEG+0x124>)
 8001590:	f000 fe07 	bl	80021a2 <HAL_GPIO_WritePin>
		display7segment(clock_buffer[2]);
 8001594:	4b15      	ldr	r3, [pc, #84]	; (80015ec <update7SEG+0x128>)
 8001596:	689b      	ldr	r3, [r3, #8]
 8001598:	4618      	mov	r0, r3
 800159a:	f7ff fe0d 	bl	80011b8 <display7segment>
		break;
 800159e:	e01e      	b.n	80015de <update7SEG+0x11a>
 	 case 3:
		 // Display the first 7 SEG with led_buffer [3]
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, RESET);
 80015a0:	2200      	movs	r2, #0
 80015a2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80015a6:	4810      	ldr	r0, [pc, #64]	; (80015e8 <update7SEG+0x124>)
 80015a8:	f000 fdfb 	bl	80021a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, RESET);
 80015ac:	2200      	movs	r2, #0
 80015ae:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80015b2:	480d      	ldr	r0, [pc, #52]	; (80015e8 <update7SEG+0x124>)
 80015b4:	f000 fdf5 	bl	80021a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, RESET);
 80015b8:	2200      	movs	r2, #0
 80015ba:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80015be:	480a      	ldr	r0, [pc, #40]	; (80015e8 <update7SEG+0x124>)
 80015c0:	f000 fdef 	bl	80021a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN4_GPIO_Port, EN4_Pin, SET);
 80015c4:	2201      	movs	r2, #1
 80015c6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80015ca:	4807      	ldr	r0, [pc, #28]	; (80015e8 <update7SEG+0x124>)
 80015cc:	f000 fde9 	bl	80021a2 <HAL_GPIO_WritePin>
		display7segment(clock_buffer[3]);
 80015d0:	4b06      	ldr	r3, [pc, #24]	; (80015ec <update7SEG+0x128>)
 80015d2:	68db      	ldr	r3, [r3, #12]
 80015d4:	4618      	mov	r0, r3
 80015d6:	f7ff fdef 	bl	80011b8 <display7segment>
		break;
 80015da:	e000      	b.n	80015de <update7SEG+0x11a>
 	default:
 		 break;
 80015dc:	bf00      	nop
 }
}
 80015de:	bf00      	nop
 80015e0:	3708      	adds	r7, #8
 80015e2:	46bd      	mov	sp, r7
 80015e4:	bd80      	pop	{r7, pc}
 80015e6:	bf00      	nop
 80015e8:	40010800 	.word	0x40010800
 80015ec:	20000090 	.word	0x20000090

080015f0 <decrease_1sec>:
void decrease_1sec(){
 80015f0:	b580      	push	{r7, lr}
 80015f2:	af00      	add	r7, sp, #0
	count[0]--;
 80015f4:	4b20      	ldr	r3, [pc, #128]	; (8001678 <decrease_1sec+0x88>)
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	3b01      	subs	r3, #1
 80015fa:	4a1f      	ldr	r2, [pc, #124]	; (8001678 <decrease_1sec+0x88>)
 80015fc:	6013      	str	r3, [r2, #0]
	count[1]--;
 80015fe:	4b1e      	ldr	r3, [pc, #120]	; (8001678 <decrease_1sec+0x88>)
 8001600:	685b      	ldr	r3, [r3, #4]
 8001602:	3b01      	subs	r3, #1
 8001604:	4a1c      	ldr	r2, [pc, #112]	; (8001678 <decrease_1sec+0x88>)
 8001606:	6053      	str	r3, [r2, #4]
	clock_buffer[0] = count[1]/10;
 8001608:	4b1b      	ldr	r3, [pc, #108]	; (8001678 <decrease_1sec+0x88>)
 800160a:	685b      	ldr	r3, [r3, #4]
 800160c:	4a1b      	ldr	r2, [pc, #108]	; (800167c <decrease_1sec+0x8c>)
 800160e:	fb82 1203 	smull	r1, r2, r2, r3
 8001612:	1092      	asrs	r2, r2, #2
 8001614:	17db      	asrs	r3, r3, #31
 8001616:	1ad3      	subs	r3, r2, r3
 8001618:	4a19      	ldr	r2, [pc, #100]	; (8001680 <decrease_1sec+0x90>)
 800161a:	6013      	str	r3, [r2, #0]
	clock_buffer[1] = count[1]%10;
 800161c:	4b16      	ldr	r3, [pc, #88]	; (8001678 <decrease_1sec+0x88>)
 800161e:	6859      	ldr	r1, [r3, #4]
 8001620:	4b16      	ldr	r3, [pc, #88]	; (800167c <decrease_1sec+0x8c>)
 8001622:	fb83 2301 	smull	r2, r3, r3, r1
 8001626:	109a      	asrs	r2, r3, #2
 8001628:	17cb      	asrs	r3, r1, #31
 800162a:	1ad2      	subs	r2, r2, r3
 800162c:	4613      	mov	r3, r2
 800162e:	009b      	lsls	r3, r3, #2
 8001630:	4413      	add	r3, r2
 8001632:	005b      	lsls	r3, r3, #1
 8001634:	1aca      	subs	r2, r1, r3
 8001636:	4b12      	ldr	r3, [pc, #72]	; (8001680 <decrease_1sec+0x90>)
 8001638:	605a      	str	r2, [r3, #4]
	clock_buffer[2] = count[0]/10;
 800163a:	4b0f      	ldr	r3, [pc, #60]	; (8001678 <decrease_1sec+0x88>)
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	4a0f      	ldr	r2, [pc, #60]	; (800167c <decrease_1sec+0x8c>)
 8001640:	fb82 1203 	smull	r1, r2, r2, r3
 8001644:	1092      	asrs	r2, r2, #2
 8001646:	17db      	asrs	r3, r3, #31
 8001648:	1ad3      	subs	r3, r2, r3
 800164a:	4a0d      	ldr	r2, [pc, #52]	; (8001680 <decrease_1sec+0x90>)
 800164c:	6093      	str	r3, [r2, #8]
	clock_buffer[3] = count[0]%10;
 800164e:	4b0a      	ldr	r3, [pc, #40]	; (8001678 <decrease_1sec+0x88>)
 8001650:	6819      	ldr	r1, [r3, #0]
 8001652:	4b0a      	ldr	r3, [pc, #40]	; (800167c <decrease_1sec+0x8c>)
 8001654:	fb83 2301 	smull	r2, r3, r3, r1
 8001658:	109a      	asrs	r2, r3, #2
 800165a:	17cb      	asrs	r3, r1, #31
 800165c:	1ad2      	subs	r2, r2, r3
 800165e:	4613      	mov	r3, r2
 8001660:	009b      	lsls	r3, r3, #2
 8001662:	4413      	add	r3, r2
 8001664:	005b      	lsls	r3, r3, #1
 8001666:	1aca      	subs	r2, r1, r3
 8001668:	4b05      	ldr	r3, [pc, #20]	; (8001680 <decrease_1sec+0x90>)
 800166a:	60da      	str	r2, [r3, #12]
	setTimer4(1000);
 800166c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001670:	f000 f972 	bl	8001958 <setTimer4>
}
 8001674:	bf00      	nop
 8001676:	bd80      	pop	{r7, pc}
 8001678:	20000040 	.word	0x20000040
 800167c:	66666667 	.word	0x66666667
 8001680:	20000090 	.word	0x20000090

08001684 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001688:	f000 fa8a 	bl	8001ba0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800168c:	f000 f818 	bl	80016c0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001690:	f000 f89e 	bl	80017d0 <MX_GPIO_Init>
  MX_TIM2_Init();
 8001694:	f000 f850 	bl	8001738 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8001698:	4807      	ldr	r0, [pc, #28]	; (80016b8 <main+0x34>)
 800169a:	f001 f9eb 	bl	8002a74 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  setTimer1(500);
 800169e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80016a2:	f000 f90b 	bl	80018bc <setTimer1>
  status = INIT;
 80016a6:	4b05      	ldr	r3, [pc, #20]	; (80016bc <main+0x38>)
 80016a8:	2200      	movs	r2, #0
 80016aa:	601a      	str	r2, [r3, #0]
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	fsm_auto_run();
 80016ac:	f7fe fe9e 	bl	80003ec <fsm_auto_run>
	fsm_manual_run();
 80016b0:	f7ff f8dc 	bl	800086c <fsm_manual_run>
	fsm_auto_run();
 80016b4:	e7fa      	b.n	80016ac <main+0x28>
 80016b6:	bf00      	nop
 80016b8:	200000c0 	.word	0x200000c0
 80016bc:	20000084 	.word	0x20000084

080016c0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b090      	sub	sp, #64	; 0x40
 80016c4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80016c6:	f107 0318 	add.w	r3, r7, #24
 80016ca:	2228      	movs	r2, #40	; 0x28
 80016cc:	2100      	movs	r1, #0
 80016ce:	4618      	mov	r0, r3
 80016d0:	f001 fd88 	bl	80031e4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80016d4:	1d3b      	adds	r3, r7, #4
 80016d6:	2200      	movs	r2, #0
 80016d8:	601a      	str	r2, [r3, #0]
 80016da:	605a      	str	r2, [r3, #4]
 80016dc:	609a      	str	r2, [r3, #8]
 80016de:	60da      	str	r2, [r3, #12]
 80016e0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80016e2:	2302      	movs	r3, #2
 80016e4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80016e6:	2301      	movs	r3, #1
 80016e8:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80016ea:	2310      	movs	r3, #16
 80016ec:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80016ee:	2300      	movs	r3, #0
 80016f0:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80016f2:	f107 0318 	add.w	r3, r7, #24
 80016f6:	4618      	mov	r0, r3
 80016f8:	f000 fd84 	bl	8002204 <HAL_RCC_OscConfig>
 80016fc:	4603      	mov	r3, r0
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d001      	beq.n	8001706 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8001702:	f000 f8d5 	bl	80018b0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001706:	230f      	movs	r3, #15
 8001708:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800170a:	2300      	movs	r3, #0
 800170c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800170e:	2300      	movs	r3, #0
 8001710:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001712:	2300      	movs	r3, #0
 8001714:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001716:	2300      	movs	r3, #0
 8001718:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800171a:	1d3b      	adds	r3, r7, #4
 800171c:	2100      	movs	r1, #0
 800171e:	4618      	mov	r0, r3
 8001720:	f000 fff0 	bl	8002704 <HAL_RCC_ClockConfig>
 8001724:	4603      	mov	r3, r0
 8001726:	2b00      	cmp	r3, #0
 8001728:	d001      	beq.n	800172e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800172a:	f000 f8c1 	bl	80018b0 <Error_Handler>
  }
}
 800172e:	bf00      	nop
 8001730:	3740      	adds	r7, #64	; 0x40
 8001732:	46bd      	mov	sp, r7
 8001734:	bd80      	pop	{r7, pc}
	...

08001738 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	b086      	sub	sp, #24
 800173c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800173e:	f107 0308 	add.w	r3, r7, #8
 8001742:	2200      	movs	r2, #0
 8001744:	601a      	str	r2, [r3, #0]
 8001746:	605a      	str	r2, [r3, #4]
 8001748:	609a      	str	r2, [r3, #8]
 800174a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800174c:	463b      	mov	r3, r7
 800174e:	2200      	movs	r2, #0
 8001750:	601a      	str	r2, [r3, #0]
 8001752:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001754:	4b1d      	ldr	r3, [pc, #116]	; (80017cc <MX_TIM2_Init+0x94>)
 8001756:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800175a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 800175c:	4b1b      	ldr	r3, [pc, #108]	; (80017cc <MX_TIM2_Init+0x94>)
 800175e:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8001762:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001764:	4b19      	ldr	r3, [pc, #100]	; (80017cc <MX_TIM2_Init+0x94>)
 8001766:	2200      	movs	r2, #0
 8001768:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 800176a:	4b18      	ldr	r3, [pc, #96]	; (80017cc <MX_TIM2_Init+0x94>)
 800176c:	2209      	movs	r2, #9
 800176e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001770:	4b16      	ldr	r3, [pc, #88]	; (80017cc <MX_TIM2_Init+0x94>)
 8001772:	2200      	movs	r2, #0
 8001774:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001776:	4b15      	ldr	r3, [pc, #84]	; (80017cc <MX_TIM2_Init+0x94>)
 8001778:	2200      	movs	r2, #0
 800177a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800177c:	4813      	ldr	r0, [pc, #76]	; (80017cc <MX_TIM2_Init+0x94>)
 800177e:	f001 f929 	bl	80029d4 <HAL_TIM_Base_Init>
 8001782:	4603      	mov	r3, r0
 8001784:	2b00      	cmp	r3, #0
 8001786:	d001      	beq.n	800178c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001788:	f000 f892 	bl	80018b0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800178c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001790:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001792:	f107 0308 	add.w	r3, r7, #8
 8001796:	4619      	mov	r1, r3
 8001798:	480c      	ldr	r0, [pc, #48]	; (80017cc <MX_TIM2_Init+0x94>)
 800179a:	f001 fabf 	bl	8002d1c <HAL_TIM_ConfigClockSource>
 800179e:	4603      	mov	r3, r0
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d001      	beq.n	80017a8 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80017a4:	f000 f884 	bl	80018b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017a8:	2300      	movs	r3, #0
 80017aa:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017ac:	2300      	movs	r3, #0
 80017ae:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80017b0:	463b      	mov	r3, r7
 80017b2:	4619      	mov	r1, r3
 80017b4:	4805      	ldr	r0, [pc, #20]	; (80017cc <MX_TIM2_Init+0x94>)
 80017b6:	f001 fc87 	bl	80030c8 <HAL_TIMEx_MasterConfigSynchronization>
 80017ba:	4603      	mov	r3, r0
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d001      	beq.n	80017c4 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80017c0:	f000 f876 	bl	80018b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80017c4:	bf00      	nop
 80017c6:	3718      	adds	r7, #24
 80017c8:	46bd      	mov	sp, r7
 80017ca:	bd80      	pop	{r7, pc}
 80017cc:	200000c0 	.word	0x200000c0

080017d0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b086      	sub	sp, #24
 80017d4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017d6:	f107 0308 	add.w	r3, r7, #8
 80017da:	2200      	movs	r2, #0
 80017dc:	601a      	str	r2, [r3, #0]
 80017de:	605a      	str	r2, [r3, #4]
 80017e0:	609a      	str	r2, [r3, #8]
 80017e2:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017e4:	4b27      	ldr	r3, [pc, #156]	; (8001884 <MX_GPIO_Init+0xb4>)
 80017e6:	699b      	ldr	r3, [r3, #24]
 80017e8:	4a26      	ldr	r2, [pc, #152]	; (8001884 <MX_GPIO_Init+0xb4>)
 80017ea:	f043 0304 	orr.w	r3, r3, #4
 80017ee:	6193      	str	r3, [r2, #24]
 80017f0:	4b24      	ldr	r3, [pc, #144]	; (8001884 <MX_GPIO_Init+0xb4>)
 80017f2:	699b      	ldr	r3, [r3, #24]
 80017f4:	f003 0304 	and.w	r3, r3, #4
 80017f8:	607b      	str	r3, [r7, #4]
 80017fa:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017fc:	4b21      	ldr	r3, [pc, #132]	; (8001884 <MX_GPIO_Init+0xb4>)
 80017fe:	699b      	ldr	r3, [r3, #24]
 8001800:	4a20      	ldr	r2, [pc, #128]	; (8001884 <MX_GPIO_Init+0xb4>)
 8001802:	f043 0308 	orr.w	r3, r3, #8
 8001806:	6193      	str	r3, [r2, #24]
 8001808:	4b1e      	ldr	r3, [pc, #120]	; (8001884 <MX_GPIO_Init+0xb4>)
 800180a:	699b      	ldr	r3, [r3, #24]
 800180c:	f003 0308 	and.w	r3, r3, #8
 8001810:	603b      	str	r3, [r7, #0]
 8001812:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RED_1_Pin|YELLOW_1_Pin|GREEN_1_Pin|RED_2_Pin
 8001814:	2200      	movs	r2, #0
 8001816:	f24f 71e0 	movw	r1, #63456	; 0xf7e0
 800181a:	481b      	ldr	r0, [pc, #108]	; (8001888 <MX_GPIO_Init+0xb8>)
 800181c:	f000 fcc1 	bl	80021a2 <HAL_GPIO_WritePin>
                          |YELLOW_2_Pin|GREEN_2_Pin|EN1_Pin|EN2_Pin
                          |EN3_Pin|EN4_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, a_Pin|b_Pin|c_Pin|d_Pin
 8001820:	2200      	movs	r2, #0
 8001822:	217f      	movs	r1, #127	; 0x7f
 8001824:	4819      	ldr	r0, [pc, #100]	; (800188c <MX_GPIO_Init+0xbc>)
 8001826:	f000 fcbc 	bl	80021a2 <HAL_GPIO_WritePin>
                          |e_Pin|f_Pin|g_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : BUTTON_1_Pin BUTTON_2_Pin BUTTON_3_Pin */
  GPIO_InitStruct.Pin = BUTTON_1_Pin|BUTTON_2_Pin|BUTTON_3_Pin;
 800182a:	230e      	movs	r3, #14
 800182c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800182e:	2300      	movs	r3, #0
 8001830:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001832:	2301      	movs	r3, #1
 8001834:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001836:	f107 0308 	add.w	r3, r7, #8
 800183a:	4619      	mov	r1, r3
 800183c:	4812      	ldr	r0, [pc, #72]	; (8001888 <MX_GPIO_Init+0xb8>)
 800183e:	f000 fb1f 	bl	8001e80 <HAL_GPIO_Init>

  /*Configure GPIO pins : RED_1_Pin YELLOW_1_Pin GREEN_1_Pin RED_2_Pin
                           YELLOW_2_Pin GREEN_2_Pin EN1_Pin EN2_Pin
                           EN3_Pin EN4_Pin */
  GPIO_InitStruct.Pin = RED_1_Pin|YELLOW_1_Pin|GREEN_1_Pin|RED_2_Pin
 8001842:	f24f 73e0 	movw	r3, #63456	; 0xf7e0
 8001846:	60bb      	str	r3, [r7, #8]
                          |YELLOW_2_Pin|GREEN_2_Pin|EN1_Pin|EN2_Pin
                          |EN3_Pin|EN4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001848:	2301      	movs	r3, #1
 800184a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800184c:	2300      	movs	r3, #0
 800184e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001850:	2302      	movs	r3, #2
 8001852:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001854:	f107 0308 	add.w	r3, r7, #8
 8001858:	4619      	mov	r1, r3
 800185a:	480b      	ldr	r0, [pc, #44]	; (8001888 <MX_GPIO_Init+0xb8>)
 800185c:	f000 fb10 	bl	8001e80 <HAL_GPIO_Init>

  /*Configure GPIO pins : a_Pin b_Pin c_Pin d_Pin
                           e_Pin f_Pin g_Pin */
  GPIO_InitStruct.Pin = a_Pin|b_Pin|c_Pin|d_Pin
 8001860:	237f      	movs	r3, #127	; 0x7f
 8001862:	60bb      	str	r3, [r7, #8]
                          |e_Pin|f_Pin|g_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001864:	2301      	movs	r3, #1
 8001866:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001868:	2300      	movs	r3, #0
 800186a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800186c:	2302      	movs	r3, #2
 800186e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001870:	f107 0308 	add.w	r3, r7, #8
 8001874:	4619      	mov	r1, r3
 8001876:	4805      	ldr	r0, [pc, #20]	; (800188c <MX_GPIO_Init+0xbc>)
 8001878:	f000 fb02 	bl	8001e80 <HAL_GPIO_Init>

}
 800187c:	bf00      	nop
 800187e:	3718      	adds	r7, #24
 8001880:	46bd      	mov	sp, r7
 8001882:	bd80      	pop	{r7, pc}
 8001884:	40021000 	.word	0x40021000
 8001888:	40010800 	.word	0x40010800
 800188c:	40010c00 	.word	0x40010c00

08001890 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001890:	b580      	push	{r7, lr}
 8001892:	b082      	sub	sp, #8
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]
	timerRun();
 8001898:	f000 f878 	bl	800198c <timerRun>
	getKeyInput1();
 800189c:	f7fe fcb0 	bl	8000200 <getKeyInput1>
	getKeyInput2();
 80018a0:	f7fe fd00 	bl	80002a4 <getKeyInput2>
	getKeyInput3();
 80018a4:	f7fe fd50 	bl	8000348 <getKeyInput3>
}
 80018a8:	bf00      	nop
 80018aa:	3708      	adds	r7, #8
 80018ac:	46bd      	mov	sp, r7
 80018ae:	bd80      	pop	{r7, pc}

080018b0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80018b0:	b480      	push	{r7}
 80018b2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80018b4:	b672      	cpsid	i
}
 80018b6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80018b8:	e7fe      	b.n	80018b8 <Error_Handler+0x8>
	...

080018bc <setTimer1>:
int timer4_counter = 0;
int timer4_flag = 0;

int TIMER_CYCLE = 10;

void setTimer1(int duration){ //Blinky
 80018bc:	b480      	push	{r7}
 80018be:	b083      	sub	sp, #12
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
	timer1_counter = duration / TIMER_CYCLE;
 80018c4:	4b07      	ldr	r3, [pc, #28]	; (80018e4 <setTimer1+0x28>)
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	687a      	ldr	r2, [r7, #4]
 80018ca:	fb92 f3f3 	sdiv	r3, r2, r3
 80018ce:	4a06      	ldr	r2, [pc, #24]	; (80018e8 <setTimer1+0x2c>)
 80018d0:	6013      	str	r3, [r2, #0]
	timer1_flag = 0;
 80018d2:	4b06      	ldr	r3, [pc, #24]	; (80018ec <setTimer1+0x30>)
 80018d4:	2200      	movs	r2, #0
 80018d6:	601a      	str	r2, [r3, #0]
}
 80018d8:	bf00      	nop
 80018da:	370c      	adds	r7, #12
 80018dc:	46bd      	mov	sp, r7
 80018de:	bc80      	pop	{r7}
 80018e0:	4770      	bx	lr
 80018e2:	bf00      	nop
 80018e4:	2000004c 	.word	0x2000004c
 80018e8:	200000a0 	.word	0x200000a0
 80018ec:	200000a4 	.word	0x200000a4

080018f0 <setTimer2>:
void setTimer2(int duration){ //Auto traffic
 80018f0:	b480      	push	{r7}
 80018f2:	b083      	sub	sp, #12
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
	timer2_counter = duration / TIMER_CYCLE;
 80018f8:	4b07      	ldr	r3, [pc, #28]	; (8001918 <setTimer2+0x28>)
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	687a      	ldr	r2, [r7, #4]
 80018fe:	fb92 f3f3 	sdiv	r3, r2, r3
 8001902:	4a06      	ldr	r2, [pc, #24]	; (800191c <setTimer2+0x2c>)
 8001904:	6013      	str	r3, [r2, #0]
	timer2_flag = 0;
 8001906:	4b06      	ldr	r3, [pc, #24]	; (8001920 <setTimer2+0x30>)
 8001908:	2200      	movs	r2, #0
 800190a:	601a      	str	r2, [r3, #0]
}
 800190c:	bf00      	nop
 800190e:	370c      	adds	r7, #12
 8001910:	46bd      	mov	sp, r7
 8001912:	bc80      	pop	{r7}
 8001914:	4770      	bx	lr
 8001916:	bf00      	nop
 8001918:	2000004c 	.word	0x2000004c
 800191c:	200000a8 	.word	0x200000a8
 8001920:	200000ac 	.word	0x200000ac

08001924 <setTimer3>:
void setTimer3(int duration){ //7SEG
 8001924:	b480      	push	{r7}
 8001926:	b083      	sub	sp, #12
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
	timer3_counter = duration / TIMER_CYCLE;
 800192c:	4b07      	ldr	r3, [pc, #28]	; (800194c <setTimer3+0x28>)
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	687a      	ldr	r2, [r7, #4]
 8001932:	fb92 f3f3 	sdiv	r3, r2, r3
 8001936:	4a06      	ldr	r2, [pc, #24]	; (8001950 <setTimer3+0x2c>)
 8001938:	6013      	str	r3, [r2, #0]
	timer3_flag = 0;
 800193a:	4b06      	ldr	r3, [pc, #24]	; (8001954 <setTimer3+0x30>)
 800193c:	2200      	movs	r2, #0
 800193e:	601a      	str	r2, [r3, #0]
}
 8001940:	bf00      	nop
 8001942:	370c      	adds	r7, #12
 8001944:	46bd      	mov	sp, r7
 8001946:	bc80      	pop	{r7}
 8001948:	4770      	bx	lr
 800194a:	bf00      	nop
 800194c:	2000004c 	.word	0x2000004c
 8001950:	200000b0 	.word	0x200000b0
 8001954:	200000b4 	.word	0x200000b4

08001958 <setTimer4>:
void setTimer4(int duration){ //7SEG
 8001958:	b480      	push	{r7}
 800195a:	b083      	sub	sp, #12
 800195c:	af00      	add	r7, sp, #0
 800195e:	6078      	str	r0, [r7, #4]
	timer4_counter = duration / TIMER_CYCLE;
 8001960:	4b07      	ldr	r3, [pc, #28]	; (8001980 <setTimer4+0x28>)
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	687a      	ldr	r2, [r7, #4]
 8001966:	fb92 f3f3 	sdiv	r3, r2, r3
 800196a:	4a06      	ldr	r2, [pc, #24]	; (8001984 <setTimer4+0x2c>)
 800196c:	6013      	str	r3, [r2, #0]
	timer4_flag = 0;
 800196e:	4b06      	ldr	r3, [pc, #24]	; (8001988 <setTimer4+0x30>)
 8001970:	2200      	movs	r2, #0
 8001972:	601a      	str	r2, [r3, #0]
}
 8001974:	bf00      	nop
 8001976:	370c      	adds	r7, #12
 8001978:	46bd      	mov	sp, r7
 800197a:	bc80      	pop	{r7}
 800197c:	4770      	bx	lr
 800197e:	bf00      	nop
 8001980:	2000004c 	.word	0x2000004c
 8001984:	200000b8 	.word	0x200000b8
 8001988:	200000bc 	.word	0x200000bc

0800198c <timerRun>:

void timerRun(){
 800198c:	b480      	push	{r7}
 800198e:	af00      	add	r7, sp, #0
	if (timer1_counter > 0){
 8001990:	4b21      	ldr	r3, [pc, #132]	; (8001a18 <timerRun+0x8c>)
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	2b00      	cmp	r3, #0
 8001996:	dd0b      	ble.n	80019b0 <timerRun+0x24>
		timer1_counter--;
 8001998:	4b1f      	ldr	r3, [pc, #124]	; (8001a18 <timerRun+0x8c>)
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	3b01      	subs	r3, #1
 800199e:	4a1e      	ldr	r2, [pc, #120]	; (8001a18 <timerRun+0x8c>)
 80019a0:	6013      	str	r3, [r2, #0]
		if (timer1_counter <= 0){
 80019a2:	4b1d      	ldr	r3, [pc, #116]	; (8001a18 <timerRun+0x8c>)
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	dc02      	bgt.n	80019b0 <timerRun+0x24>
			timer1_flag = 1;
 80019aa:	4b1c      	ldr	r3, [pc, #112]	; (8001a1c <timerRun+0x90>)
 80019ac:	2201      	movs	r2, #1
 80019ae:	601a      	str	r2, [r3, #0]
		}
	}
	if (timer2_counter > 0){
 80019b0:	4b1b      	ldr	r3, [pc, #108]	; (8001a20 <timerRun+0x94>)
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	dd0b      	ble.n	80019d0 <timerRun+0x44>
		timer2_counter--;
 80019b8:	4b19      	ldr	r3, [pc, #100]	; (8001a20 <timerRun+0x94>)
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	3b01      	subs	r3, #1
 80019be:	4a18      	ldr	r2, [pc, #96]	; (8001a20 <timerRun+0x94>)
 80019c0:	6013      	str	r3, [r2, #0]
		if (timer2_counter <= 0){
 80019c2:	4b17      	ldr	r3, [pc, #92]	; (8001a20 <timerRun+0x94>)
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	dc02      	bgt.n	80019d0 <timerRun+0x44>
			timer2_flag = 1;
 80019ca:	4b16      	ldr	r3, [pc, #88]	; (8001a24 <timerRun+0x98>)
 80019cc:	2201      	movs	r2, #1
 80019ce:	601a      	str	r2, [r3, #0]
		}
	}
	if (timer3_counter > 0){
 80019d0:	4b15      	ldr	r3, [pc, #84]	; (8001a28 <timerRun+0x9c>)
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	dd0b      	ble.n	80019f0 <timerRun+0x64>
			timer3_counter--;
 80019d8:	4b13      	ldr	r3, [pc, #76]	; (8001a28 <timerRun+0x9c>)
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	3b01      	subs	r3, #1
 80019de:	4a12      	ldr	r2, [pc, #72]	; (8001a28 <timerRun+0x9c>)
 80019e0:	6013      	str	r3, [r2, #0]
			if (timer3_counter <= 0){
 80019e2:	4b11      	ldr	r3, [pc, #68]	; (8001a28 <timerRun+0x9c>)
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	dc02      	bgt.n	80019f0 <timerRun+0x64>
				timer3_flag = 1;
 80019ea:	4b10      	ldr	r3, [pc, #64]	; (8001a2c <timerRun+0xa0>)
 80019ec:	2201      	movs	r2, #1
 80019ee:	601a      	str	r2, [r3, #0]
			}
	}
	if (timer4_counter > 0){
 80019f0:	4b0f      	ldr	r3, [pc, #60]	; (8001a30 <timerRun+0xa4>)
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	dd0b      	ble.n	8001a10 <timerRun+0x84>
		timer4_counter--;
 80019f8:	4b0d      	ldr	r3, [pc, #52]	; (8001a30 <timerRun+0xa4>)
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	3b01      	subs	r3, #1
 80019fe:	4a0c      	ldr	r2, [pc, #48]	; (8001a30 <timerRun+0xa4>)
 8001a00:	6013      	str	r3, [r2, #0]
		if (timer4_counter <= 0){
 8001a02:	4b0b      	ldr	r3, [pc, #44]	; (8001a30 <timerRun+0xa4>)
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	dc02      	bgt.n	8001a10 <timerRun+0x84>
			timer4_flag = 1;
 8001a0a:	4b0a      	ldr	r3, [pc, #40]	; (8001a34 <timerRun+0xa8>)
 8001a0c:	2201      	movs	r2, #1
 8001a0e:	601a      	str	r2, [r3, #0]
		}
	}
}
 8001a10:	bf00      	nop
 8001a12:	46bd      	mov	sp, r7
 8001a14:	bc80      	pop	{r7}
 8001a16:	4770      	bx	lr
 8001a18:	200000a0 	.word	0x200000a0
 8001a1c:	200000a4 	.word	0x200000a4
 8001a20:	200000a8 	.word	0x200000a8
 8001a24:	200000ac 	.word	0x200000ac
 8001a28:	200000b0 	.word	0x200000b0
 8001a2c:	200000b4 	.word	0x200000b4
 8001a30:	200000b8 	.word	0x200000b8
 8001a34:	200000bc 	.word	0x200000bc

08001a38 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a38:	b480      	push	{r7}
 8001a3a:	b085      	sub	sp, #20
 8001a3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001a3e:	4b15      	ldr	r3, [pc, #84]	; (8001a94 <HAL_MspInit+0x5c>)
 8001a40:	699b      	ldr	r3, [r3, #24]
 8001a42:	4a14      	ldr	r2, [pc, #80]	; (8001a94 <HAL_MspInit+0x5c>)
 8001a44:	f043 0301 	orr.w	r3, r3, #1
 8001a48:	6193      	str	r3, [r2, #24]
 8001a4a:	4b12      	ldr	r3, [pc, #72]	; (8001a94 <HAL_MspInit+0x5c>)
 8001a4c:	699b      	ldr	r3, [r3, #24]
 8001a4e:	f003 0301 	and.w	r3, r3, #1
 8001a52:	60bb      	str	r3, [r7, #8]
 8001a54:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a56:	4b0f      	ldr	r3, [pc, #60]	; (8001a94 <HAL_MspInit+0x5c>)
 8001a58:	69db      	ldr	r3, [r3, #28]
 8001a5a:	4a0e      	ldr	r2, [pc, #56]	; (8001a94 <HAL_MspInit+0x5c>)
 8001a5c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a60:	61d3      	str	r3, [r2, #28]
 8001a62:	4b0c      	ldr	r3, [pc, #48]	; (8001a94 <HAL_MspInit+0x5c>)
 8001a64:	69db      	ldr	r3, [r3, #28]
 8001a66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a6a:	607b      	str	r3, [r7, #4]
 8001a6c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8001a6e:	4b0a      	ldr	r3, [pc, #40]	; (8001a98 <HAL_MspInit+0x60>)
 8001a70:	685b      	ldr	r3, [r3, #4]
 8001a72:	60fb      	str	r3, [r7, #12]
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001a7a:	60fb      	str	r3, [r7, #12]
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001a82:	60fb      	str	r3, [r7, #12]
 8001a84:	4a04      	ldr	r2, [pc, #16]	; (8001a98 <HAL_MspInit+0x60>)
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a8a:	bf00      	nop
 8001a8c:	3714      	adds	r7, #20
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	bc80      	pop	{r7}
 8001a92:	4770      	bx	lr
 8001a94:	40021000 	.word	0x40021000
 8001a98:	40010000 	.word	0x40010000

08001a9c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b084      	sub	sp, #16
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001aac:	d113      	bne.n	8001ad6 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001aae:	4b0c      	ldr	r3, [pc, #48]	; (8001ae0 <HAL_TIM_Base_MspInit+0x44>)
 8001ab0:	69db      	ldr	r3, [r3, #28]
 8001ab2:	4a0b      	ldr	r2, [pc, #44]	; (8001ae0 <HAL_TIM_Base_MspInit+0x44>)
 8001ab4:	f043 0301 	orr.w	r3, r3, #1
 8001ab8:	61d3      	str	r3, [r2, #28]
 8001aba:	4b09      	ldr	r3, [pc, #36]	; (8001ae0 <HAL_TIM_Base_MspInit+0x44>)
 8001abc:	69db      	ldr	r3, [r3, #28]
 8001abe:	f003 0301 	and.w	r3, r3, #1
 8001ac2:	60fb      	str	r3, [r7, #12]
 8001ac4:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	2100      	movs	r1, #0
 8001aca:	201c      	movs	r0, #28
 8001acc:	f000 f9a1 	bl	8001e12 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001ad0:	201c      	movs	r0, #28
 8001ad2:	f000 f9ba 	bl	8001e4a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001ad6:	bf00      	nop
 8001ad8:	3710      	adds	r7, #16
 8001ada:	46bd      	mov	sp, r7
 8001adc:	bd80      	pop	{r7, pc}
 8001ade:	bf00      	nop
 8001ae0:	40021000 	.word	0x40021000

08001ae4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ae4:	b480      	push	{r7}
 8001ae6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001ae8:	e7fe      	b.n	8001ae8 <NMI_Handler+0x4>

08001aea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001aea:	b480      	push	{r7}
 8001aec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001aee:	e7fe      	b.n	8001aee <HardFault_Handler+0x4>

08001af0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001af0:	b480      	push	{r7}
 8001af2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001af4:	e7fe      	b.n	8001af4 <MemManage_Handler+0x4>

08001af6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001af6:	b480      	push	{r7}
 8001af8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001afa:	e7fe      	b.n	8001afa <BusFault_Handler+0x4>

08001afc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001afc:	b480      	push	{r7}
 8001afe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b00:	e7fe      	b.n	8001b00 <UsageFault_Handler+0x4>

08001b02 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b02:	b480      	push	{r7}
 8001b04:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b06:	bf00      	nop
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	bc80      	pop	{r7}
 8001b0c:	4770      	bx	lr

08001b0e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b0e:	b480      	push	{r7}
 8001b10:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b12:	bf00      	nop
 8001b14:	46bd      	mov	sp, r7
 8001b16:	bc80      	pop	{r7}
 8001b18:	4770      	bx	lr

08001b1a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b1a:	b480      	push	{r7}
 8001b1c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b1e:	bf00      	nop
 8001b20:	46bd      	mov	sp, r7
 8001b22:	bc80      	pop	{r7}
 8001b24:	4770      	bx	lr

08001b26 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b26:	b580      	push	{r7, lr}
 8001b28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b2a:	f000 f87f 	bl	8001c2c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b2e:	bf00      	nop
 8001b30:	bd80      	pop	{r7, pc}
	...

08001b34 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001b38:	4802      	ldr	r0, [pc, #8]	; (8001b44 <TIM2_IRQHandler+0x10>)
 8001b3a:	f000 ffe7 	bl	8002b0c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001b3e:	bf00      	nop
 8001b40:	bd80      	pop	{r7, pc}
 8001b42:	bf00      	nop
 8001b44:	200000c0 	.word	0x200000c0

08001b48 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b4c:	bf00      	nop
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bc80      	pop	{r7}
 8001b52:	4770      	bx	lr

08001b54 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001b54:	480c      	ldr	r0, [pc, #48]	; (8001b88 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001b56:	490d      	ldr	r1, [pc, #52]	; (8001b8c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001b58:	4a0d      	ldr	r2, [pc, #52]	; (8001b90 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001b5a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b5c:	e002      	b.n	8001b64 <LoopCopyDataInit>

08001b5e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b5e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b60:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b62:	3304      	adds	r3, #4

08001b64 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b64:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b66:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b68:	d3f9      	bcc.n	8001b5e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b6a:	4a0a      	ldr	r2, [pc, #40]	; (8001b94 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001b6c:	4c0a      	ldr	r4, [pc, #40]	; (8001b98 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001b6e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b70:	e001      	b.n	8001b76 <LoopFillZerobss>

08001b72 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b72:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b74:	3204      	adds	r2, #4

08001b76 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b76:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b78:	d3fb      	bcc.n	8001b72 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001b7a:	f7ff ffe5 	bl	8001b48 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001b7e:	f001 fb0d 	bl	800319c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001b82:	f7ff fd7f 	bl	8001684 <main>
  bx lr
 8001b86:	4770      	bx	lr
  ldr r0, =_sdata
 8001b88:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b8c:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8001b90:	08003234 	.word	0x08003234
  ldr r2, =_sbss
 8001b94:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8001b98:	2000010c 	.word	0x2000010c

08001b9c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001b9c:	e7fe      	b.n	8001b9c <ADC1_2_IRQHandler>
	...

08001ba0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ba4:	4b08      	ldr	r3, [pc, #32]	; (8001bc8 <HAL_Init+0x28>)
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	4a07      	ldr	r2, [pc, #28]	; (8001bc8 <HAL_Init+0x28>)
 8001baa:	f043 0310 	orr.w	r3, r3, #16
 8001bae:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001bb0:	2003      	movs	r0, #3
 8001bb2:	f000 f923 	bl	8001dfc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001bb6:	200f      	movs	r0, #15
 8001bb8:	f000 f808 	bl	8001bcc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001bbc:	f7ff ff3c 	bl	8001a38 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001bc0:	2300      	movs	r3, #0
}
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	bd80      	pop	{r7, pc}
 8001bc6:	bf00      	nop
 8001bc8:	40022000 	.word	0x40022000

08001bcc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b082      	sub	sp, #8
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001bd4:	4b12      	ldr	r3, [pc, #72]	; (8001c20 <HAL_InitTick+0x54>)
 8001bd6:	681a      	ldr	r2, [r3, #0]
 8001bd8:	4b12      	ldr	r3, [pc, #72]	; (8001c24 <HAL_InitTick+0x58>)
 8001bda:	781b      	ldrb	r3, [r3, #0]
 8001bdc:	4619      	mov	r1, r3
 8001bde:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001be2:	fbb3 f3f1 	udiv	r3, r3, r1
 8001be6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bea:	4618      	mov	r0, r3
 8001bec:	f000 f93b 	bl	8001e66 <HAL_SYSTICK_Config>
 8001bf0:	4603      	mov	r3, r0
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d001      	beq.n	8001bfa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001bf6:	2301      	movs	r3, #1
 8001bf8:	e00e      	b.n	8001c18 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	2b0f      	cmp	r3, #15
 8001bfe:	d80a      	bhi.n	8001c16 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c00:	2200      	movs	r2, #0
 8001c02:	6879      	ldr	r1, [r7, #4]
 8001c04:	f04f 30ff 	mov.w	r0, #4294967295
 8001c08:	f000 f903 	bl	8001e12 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c0c:	4a06      	ldr	r2, [pc, #24]	; (8001c28 <HAL_InitTick+0x5c>)
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001c12:	2300      	movs	r3, #0
 8001c14:	e000      	b.n	8001c18 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001c16:	2301      	movs	r3, #1
}
 8001c18:	4618      	mov	r0, r3
 8001c1a:	3708      	adds	r7, #8
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	bd80      	pop	{r7, pc}
 8001c20:	20000050 	.word	0x20000050
 8001c24:	20000058 	.word	0x20000058
 8001c28:	20000054 	.word	0x20000054

08001c2c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c2c:	b480      	push	{r7}
 8001c2e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c30:	4b05      	ldr	r3, [pc, #20]	; (8001c48 <HAL_IncTick+0x1c>)
 8001c32:	781b      	ldrb	r3, [r3, #0]
 8001c34:	461a      	mov	r2, r3
 8001c36:	4b05      	ldr	r3, [pc, #20]	; (8001c4c <HAL_IncTick+0x20>)
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	4413      	add	r3, r2
 8001c3c:	4a03      	ldr	r2, [pc, #12]	; (8001c4c <HAL_IncTick+0x20>)
 8001c3e:	6013      	str	r3, [r2, #0]
}
 8001c40:	bf00      	nop
 8001c42:	46bd      	mov	sp, r7
 8001c44:	bc80      	pop	{r7}
 8001c46:	4770      	bx	lr
 8001c48:	20000058 	.word	0x20000058
 8001c4c:	20000108 	.word	0x20000108

08001c50 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c50:	b480      	push	{r7}
 8001c52:	af00      	add	r7, sp, #0
  return uwTick;
 8001c54:	4b02      	ldr	r3, [pc, #8]	; (8001c60 <HAL_GetTick+0x10>)
 8001c56:	681b      	ldr	r3, [r3, #0]
}
 8001c58:	4618      	mov	r0, r3
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bc80      	pop	{r7}
 8001c5e:	4770      	bx	lr
 8001c60:	20000108 	.word	0x20000108

08001c64 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c64:	b480      	push	{r7}
 8001c66:	b085      	sub	sp, #20
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	f003 0307 	and.w	r3, r3, #7
 8001c72:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c74:	4b0c      	ldr	r3, [pc, #48]	; (8001ca8 <__NVIC_SetPriorityGrouping+0x44>)
 8001c76:	68db      	ldr	r3, [r3, #12]
 8001c78:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c7a:	68ba      	ldr	r2, [r7, #8]
 8001c7c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001c80:	4013      	ands	r3, r2
 8001c82:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c88:	68bb      	ldr	r3, [r7, #8]
 8001c8a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001c8c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001c90:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c94:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001c96:	4a04      	ldr	r2, [pc, #16]	; (8001ca8 <__NVIC_SetPriorityGrouping+0x44>)
 8001c98:	68bb      	ldr	r3, [r7, #8]
 8001c9a:	60d3      	str	r3, [r2, #12]
}
 8001c9c:	bf00      	nop
 8001c9e:	3714      	adds	r7, #20
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	bc80      	pop	{r7}
 8001ca4:	4770      	bx	lr
 8001ca6:	bf00      	nop
 8001ca8:	e000ed00 	.word	0xe000ed00

08001cac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001cac:	b480      	push	{r7}
 8001cae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001cb0:	4b04      	ldr	r3, [pc, #16]	; (8001cc4 <__NVIC_GetPriorityGrouping+0x18>)
 8001cb2:	68db      	ldr	r3, [r3, #12]
 8001cb4:	0a1b      	lsrs	r3, r3, #8
 8001cb6:	f003 0307 	and.w	r3, r3, #7
}
 8001cba:	4618      	mov	r0, r3
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	bc80      	pop	{r7}
 8001cc0:	4770      	bx	lr
 8001cc2:	bf00      	nop
 8001cc4:	e000ed00 	.word	0xe000ed00

08001cc8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001cc8:	b480      	push	{r7}
 8001cca:	b083      	sub	sp, #12
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	4603      	mov	r3, r0
 8001cd0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001cd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	db0b      	blt.n	8001cf2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001cda:	79fb      	ldrb	r3, [r7, #7]
 8001cdc:	f003 021f 	and.w	r2, r3, #31
 8001ce0:	4906      	ldr	r1, [pc, #24]	; (8001cfc <__NVIC_EnableIRQ+0x34>)
 8001ce2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ce6:	095b      	lsrs	r3, r3, #5
 8001ce8:	2001      	movs	r0, #1
 8001cea:	fa00 f202 	lsl.w	r2, r0, r2
 8001cee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001cf2:	bf00      	nop
 8001cf4:	370c      	adds	r7, #12
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	bc80      	pop	{r7}
 8001cfa:	4770      	bx	lr
 8001cfc:	e000e100 	.word	0xe000e100

08001d00 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d00:	b480      	push	{r7}
 8001d02:	b083      	sub	sp, #12
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	4603      	mov	r3, r0
 8001d08:	6039      	str	r1, [r7, #0]
 8001d0a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	db0a      	blt.n	8001d2a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d14:	683b      	ldr	r3, [r7, #0]
 8001d16:	b2da      	uxtb	r2, r3
 8001d18:	490c      	ldr	r1, [pc, #48]	; (8001d4c <__NVIC_SetPriority+0x4c>)
 8001d1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d1e:	0112      	lsls	r2, r2, #4
 8001d20:	b2d2      	uxtb	r2, r2
 8001d22:	440b      	add	r3, r1
 8001d24:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d28:	e00a      	b.n	8001d40 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d2a:	683b      	ldr	r3, [r7, #0]
 8001d2c:	b2da      	uxtb	r2, r3
 8001d2e:	4908      	ldr	r1, [pc, #32]	; (8001d50 <__NVIC_SetPriority+0x50>)
 8001d30:	79fb      	ldrb	r3, [r7, #7]
 8001d32:	f003 030f 	and.w	r3, r3, #15
 8001d36:	3b04      	subs	r3, #4
 8001d38:	0112      	lsls	r2, r2, #4
 8001d3a:	b2d2      	uxtb	r2, r2
 8001d3c:	440b      	add	r3, r1
 8001d3e:	761a      	strb	r2, [r3, #24]
}
 8001d40:	bf00      	nop
 8001d42:	370c      	adds	r7, #12
 8001d44:	46bd      	mov	sp, r7
 8001d46:	bc80      	pop	{r7}
 8001d48:	4770      	bx	lr
 8001d4a:	bf00      	nop
 8001d4c:	e000e100 	.word	0xe000e100
 8001d50:	e000ed00 	.word	0xe000ed00

08001d54 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d54:	b480      	push	{r7}
 8001d56:	b089      	sub	sp, #36	; 0x24
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	60f8      	str	r0, [r7, #12]
 8001d5c:	60b9      	str	r1, [r7, #8]
 8001d5e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	f003 0307 	and.w	r3, r3, #7
 8001d66:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d68:	69fb      	ldr	r3, [r7, #28]
 8001d6a:	f1c3 0307 	rsb	r3, r3, #7
 8001d6e:	2b04      	cmp	r3, #4
 8001d70:	bf28      	it	cs
 8001d72:	2304      	movcs	r3, #4
 8001d74:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d76:	69fb      	ldr	r3, [r7, #28]
 8001d78:	3304      	adds	r3, #4
 8001d7a:	2b06      	cmp	r3, #6
 8001d7c:	d902      	bls.n	8001d84 <NVIC_EncodePriority+0x30>
 8001d7e:	69fb      	ldr	r3, [r7, #28]
 8001d80:	3b03      	subs	r3, #3
 8001d82:	e000      	b.n	8001d86 <NVIC_EncodePriority+0x32>
 8001d84:	2300      	movs	r3, #0
 8001d86:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d88:	f04f 32ff 	mov.w	r2, #4294967295
 8001d8c:	69bb      	ldr	r3, [r7, #24]
 8001d8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d92:	43da      	mvns	r2, r3
 8001d94:	68bb      	ldr	r3, [r7, #8]
 8001d96:	401a      	ands	r2, r3
 8001d98:	697b      	ldr	r3, [r7, #20]
 8001d9a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d9c:	f04f 31ff 	mov.w	r1, #4294967295
 8001da0:	697b      	ldr	r3, [r7, #20]
 8001da2:	fa01 f303 	lsl.w	r3, r1, r3
 8001da6:	43d9      	mvns	r1, r3
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001dac:	4313      	orrs	r3, r2
         );
}
 8001dae:	4618      	mov	r0, r3
 8001db0:	3724      	adds	r7, #36	; 0x24
 8001db2:	46bd      	mov	sp, r7
 8001db4:	bc80      	pop	{r7}
 8001db6:	4770      	bx	lr

08001db8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b082      	sub	sp, #8
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	3b01      	subs	r3, #1
 8001dc4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001dc8:	d301      	bcc.n	8001dce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001dca:	2301      	movs	r3, #1
 8001dcc:	e00f      	b.n	8001dee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001dce:	4a0a      	ldr	r2, [pc, #40]	; (8001df8 <SysTick_Config+0x40>)
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	3b01      	subs	r3, #1
 8001dd4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001dd6:	210f      	movs	r1, #15
 8001dd8:	f04f 30ff 	mov.w	r0, #4294967295
 8001ddc:	f7ff ff90 	bl	8001d00 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001de0:	4b05      	ldr	r3, [pc, #20]	; (8001df8 <SysTick_Config+0x40>)
 8001de2:	2200      	movs	r2, #0
 8001de4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001de6:	4b04      	ldr	r3, [pc, #16]	; (8001df8 <SysTick_Config+0x40>)
 8001de8:	2207      	movs	r2, #7
 8001dea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001dec:	2300      	movs	r3, #0
}
 8001dee:	4618      	mov	r0, r3
 8001df0:	3708      	adds	r7, #8
 8001df2:	46bd      	mov	sp, r7
 8001df4:	bd80      	pop	{r7, pc}
 8001df6:	bf00      	nop
 8001df8:	e000e010 	.word	0xe000e010

08001dfc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b082      	sub	sp, #8
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e04:	6878      	ldr	r0, [r7, #4]
 8001e06:	f7ff ff2d 	bl	8001c64 <__NVIC_SetPriorityGrouping>
}
 8001e0a:	bf00      	nop
 8001e0c:	3708      	adds	r7, #8
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	bd80      	pop	{r7, pc}

08001e12 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001e12:	b580      	push	{r7, lr}
 8001e14:	b086      	sub	sp, #24
 8001e16:	af00      	add	r7, sp, #0
 8001e18:	4603      	mov	r3, r0
 8001e1a:	60b9      	str	r1, [r7, #8]
 8001e1c:	607a      	str	r2, [r7, #4]
 8001e1e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001e20:	2300      	movs	r3, #0
 8001e22:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001e24:	f7ff ff42 	bl	8001cac <__NVIC_GetPriorityGrouping>
 8001e28:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e2a:	687a      	ldr	r2, [r7, #4]
 8001e2c:	68b9      	ldr	r1, [r7, #8]
 8001e2e:	6978      	ldr	r0, [r7, #20]
 8001e30:	f7ff ff90 	bl	8001d54 <NVIC_EncodePriority>
 8001e34:	4602      	mov	r2, r0
 8001e36:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e3a:	4611      	mov	r1, r2
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	f7ff ff5f 	bl	8001d00 <__NVIC_SetPriority>
}
 8001e42:	bf00      	nop
 8001e44:	3718      	adds	r7, #24
 8001e46:	46bd      	mov	sp, r7
 8001e48:	bd80      	pop	{r7, pc}

08001e4a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e4a:	b580      	push	{r7, lr}
 8001e4c:	b082      	sub	sp, #8
 8001e4e:	af00      	add	r7, sp, #0
 8001e50:	4603      	mov	r3, r0
 8001e52:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001e54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e58:	4618      	mov	r0, r3
 8001e5a:	f7ff ff35 	bl	8001cc8 <__NVIC_EnableIRQ>
}
 8001e5e:	bf00      	nop
 8001e60:	3708      	adds	r7, #8
 8001e62:	46bd      	mov	sp, r7
 8001e64:	bd80      	pop	{r7, pc}

08001e66 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001e66:	b580      	push	{r7, lr}
 8001e68:	b082      	sub	sp, #8
 8001e6a:	af00      	add	r7, sp, #0
 8001e6c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001e6e:	6878      	ldr	r0, [r7, #4]
 8001e70:	f7ff ffa2 	bl	8001db8 <SysTick_Config>
 8001e74:	4603      	mov	r3, r0
}
 8001e76:	4618      	mov	r0, r3
 8001e78:	3708      	adds	r7, #8
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	bd80      	pop	{r7, pc}
	...

08001e80 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e80:	b480      	push	{r7}
 8001e82:	b08b      	sub	sp, #44	; 0x2c
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
 8001e88:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001e8e:	2300      	movs	r3, #0
 8001e90:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e92:	e148      	b.n	8002126 <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001e94:	2201      	movs	r2, #1
 8001e96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e98:	fa02 f303 	lsl.w	r3, r2, r3
 8001e9c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001e9e:	683b      	ldr	r3, [r7, #0]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	69fa      	ldr	r2, [r7, #28]
 8001ea4:	4013      	ands	r3, r2
 8001ea6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001ea8:	69ba      	ldr	r2, [r7, #24]
 8001eaa:	69fb      	ldr	r3, [r7, #28]
 8001eac:	429a      	cmp	r2, r3
 8001eae:	f040 8137 	bne.w	8002120 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001eb2:	683b      	ldr	r3, [r7, #0]
 8001eb4:	685b      	ldr	r3, [r3, #4]
 8001eb6:	4aa3      	ldr	r2, [pc, #652]	; (8002144 <HAL_GPIO_Init+0x2c4>)
 8001eb8:	4293      	cmp	r3, r2
 8001eba:	d05e      	beq.n	8001f7a <HAL_GPIO_Init+0xfa>
 8001ebc:	4aa1      	ldr	r2, [pc, #644]	; (8002144 <HAL_GPIO_Init+0x2c4>)
 8001ebe:	4293      	cmp	r3, r2
 8001ec0:	d875      	bhi.n	8001fae <HAL_GPIO_Init+0x12e>
 8001ec2:	4aa1      	ldr	r2, [pc, #644]	; (8002148 <HAL_GPIO_Init+0x2c8>)
 8001ec4:	4293      	cmp	r3, r2
 8001ec6:	d058      	beq.n	8001f7a <HAL_GPIO_Init+0xfa>
 8001ec8:	4a9f      	ldr	r2, [pc, #636]	; (8002148 <HAL_GPIO_Init+0x2c8>)
 8001eca:	4293      	cmp	r3, r2
 8001ecc:	d86f      	bhi.n	8001fae <HAL_GPIO_Init+0x12e>
 8001ece:	4a9f      	ldr	r2, [pc, #636]	; (800214c <HAL_GPIO_Init+0x2cc>)
 8001ed0:	4293      	cmp	r3, r2
 8001ed2:	d052      	beq.n	8001f7a <HAL_GPIO_Init+0xfa>
 8001ed4:	4a9d      	ldr	r2, [pc, #628]	; (800214c <HAL_GPIO_Init+0x2cc>)
 8001ed6:	4293      	cmp	r3, r2
 8001ed8:	d869      	bhi.n	8001fae <HAL_GPIO_Init+0x12e>
 8001eda:	4a9d      	ldr	r2, [pc, #628]	; (8002150 <HAL_GPIO_Init+0x2d0>)
 8001edc:	4293      	cmp	r3, r2
 8001ede:	d04c      	beq.n	8001f7a <HAL_GPIO_Init+0xfa>
 8001ee0:	4a9b      	ldr	r2, [pc, #620]	; (8002150 <HAL_GPIO_Init+0x2d0>)
 8001ee2:	4293      	cmp	r3, r2
 8001ee4:	d863      	bhi.n	8001fae <HAL_GPIO_Init+0x12e>
 8001ee6:	4a9b      	ldr	r2, [pc, #620]	; (8002154 <HAL_GPIO_Init+0x2d4>)
 8001ee8:	4293      	cmp	r3, r2
 8001eea:	d046      	beq.n	8001f7a <HAL_GPIO_Init+0xfa>
 8001eec:	4a99      	ldr	r2, [pc, #612]	; (8002154 <HAL_GPIO_Init+0x2d4>)
 8001eee:	4293      	cmp	r3, r2
 8001ef0:	d85d      	bhi.n	8001fae <HAL_GPIO_Init+0x12e>
 8001ef2:	2b12      	cmp	r3, #18
 8001ef4:	d82a      	bhi.n	8001f4c <HAL_GPIO_Init+0xcc>
 8001ef6:	2b12      	cmp	r3, #18
 8001ef8:	d859      	bhi.n	8001fae <HAL_GPIO_Init+0x12e>
 8001efa:	a201      	add	r2, pc, #4	; (adr r2, 8001f00 <HAL_GPIO_Init+0x80>)
 8001efc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f00:	08001f7b 	.word	0x08001f7b
 8001f04:	08001f55 	.word	0x08001f55
 8001f08:	08001f67 	.word	0x08001f67
 8001f0c:	08001fa9 	.word	0x08001fa9
 8001f10:	08001faf 	.word	0x08001faf
 8001f14:	08001faf 	.word	0x08001faf
 8001f18:	08001faf 	.word	0x08001faf
 8001f1c:	08001faf 	.word	0x08001faf
 8001f20:	08001faf 	.word	0x08001faf
 8001f24:	08001faf 	.word	0x08001faf
 8001f28:	08001faf 	.word	0x08001faf
 8001f2c:	08001faf 	.word	0x08001faf
 8001f30:	08001faf 	.word	0x08001faf
 8001f34:	08001faf 	.word	0x08001faf
 8001f38:	08001faf 	.word	0x08001faf
 8001f3c:	08001faf 	.word	0x08001faf
 8001f40:	08001faf 	.word	0x08001faf
 8001f44:	08001f5d 	.word	0x08001f5d
 8001f48:	08001f71 	.word	0x08001f71
 8001f4c:	4a82      	ldr	r2, [pc, #520]	; (8002158 <HAL_GPIO_Init+0x2d8>)
 8001f4e:	4293      	cmp	r3, r2
 8001f50:	d013      	beq.n	8001f7a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001f52:	e02c      	b.n	8001fae <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	68db      	ldr	r3, [r3, #12]
 8001f58:	623b      	str	r3, [r7, #32]
          break;
 8001f5a:	e029      	b.n	8001fb0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001f5c:	683b      	ldr	r3, [r7, #0]
 8001f5e:	68db      	ldr	r3, [r3, #12]
 8001f60:	3304      	adds	r3, #4
 8001f62:	623b      	str	r3, [r7, #32]
          break;
 8001f64:	e024      	b.n	8001fb0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001f66:	683b      	ldr	r3, [r7, #0]
 8001f68:	68db      	ldr	r3, [r3, #12]
 8001f6a:	3308      	adds	r3, #8
 8001f6c:	623b      	str	r3, [r7, #32]
          break;
 8001f6e:	e01f      	b.n	8001fb0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001f70:	683b      	ldr	r3, [r7, #0]
 8001f72:	68db      	ldr	r3, [r3, #12]
 8001f74:	330c      	adds	r3, #12
 8001f76:	623b      	str	r3, [r7, #32]
          break;
 8001f78:	e01a      	b.n	8001fb0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001f7a:	683b      	ldr	r3, [r7, #0]
 8001f7c:	689b      	ldr	r3, [r3, #8]
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d102      	bne.n	8001f88 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001f82:	2304      	movs	r3, #4
 8001f84:	623b      	str	r3, [r7, #32]
          break;
 8001f86:	e013      	b.n	8001fb0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001f88:	683b      	ldr	r3, [r7, #0]
 8001f8a:	689b      	ldr	r3, [r3, #8]
 8001f8c:	2b01      	cmp	r3, #1
 8001f8e:	d105      	bne.n	8001f9c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001f90:	2308      	movs	r3, #8
 8001f92:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	69fa      	ldr	r2, [r7, #28]
 8001f98:	611a      	str	r2, [r3, #16]
          break;
 8001f9a:	e009      	b.n	8001fb0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001f9c:	2308      	movs	r3, #8
 8001f9e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	69fa      	ldr	r2, [r7, #28]
 8001fa4:	615a      	str	r2, [r3, #20]
          break;
 8001fa6:	e003      	b.n	8001fb0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001fa8:	2300      	movs	r3, #0
 8001faa:	623b      	str	r3, [r7, #32]
          break;
 8001fac:	e000      	b.n	8001fb0 <HAL_GPIO_Init+0x130>
          break;
 8001fae:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001fb0:	69bb      	ldr	r3, [r7, #24]
 8001fb2:	2bff      	cmp	r3, #255	; 0xff
 8001fb4:	d801      	bhi.n	8001fba <HAL_GPIO_Init+0x13a>
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	e001      	b.n	8001fbe <HAL_GPIO_Init+0x13e>
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	3304      	adds	r3, #4
 8001fbe:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001fc0:	69bb      	ldr	r3, [r7, #24]
 8001fc2:	2bff      	cmp	r3, #255	; 0xff
 8001fc4:	d802      	bhi.n	8001fcc <HAL_GPIO_Init+0x14c>
 8001fc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fc8:	009b      	lsls	r3, r3, #2
 8001fca:	e002      	b.n	8001fd2 <HAL_GPIO_Init+0x152>
 8001fcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fce:	3b08      	subs	r3, #8
 8001fd0:	009b      	lsls	r3, r3, #2
 8001fd2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001fd4:	697b      	ldr	r3, [r7, #20]
 8001fd6:	681a      	ldr	r2, [r3, #0]
 8001fd8:	210f      	movs	r1, #15
 8001fda:	693b      	ldr	r3, [r7, #16]
 8001fdc:	fa01 f303 	lsl.w	r3, r1, r3
 8001fe0:	43db      	mvns	r3, r3
 8001fe2:	401a      	ands	r2, r3
 8001fe4:	6a39      	ldr	r1, [r7, #32]
 8001fe6:	693b      	ldr	r3, [r7, #16]
 8001fe8:	fa01 f303 	lsl.w	r3, r1, r3
 8001fec:	431a      	orrs	r2, r3
 8001fee:	697b      	ldr	r3, [r7, #20]
 8001ff0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001ff2:	683b      	ldr	r3, [r7, #0]
 8001ff4:	685b      	ldr	r3, [r3, #4]
 8001ff6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	f000 8090 	beq.w	8002120 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002000:	4b56      	ldr	r3, [pc, #344]	; (800215c <HAL_GPIO_Init+0x2dc>)
 8002002:	699b      	ldr	r3, [r3, #24]
 8002004:	4a55      	ldr	r2, [pc, #340]	; (800215c <HAL_GPIO_Init+0x2dc>)
 8002006:	f043 0301 	orr.w	r3, r3, #1
 800200a:	6193      	str	r3, [r2, #24]
 800200c:	4b53      	ldr	r3, [pc, #332]	; (800215c <HAL_GPIO_Init+0x2dc>)
 800200e:	699b      	ldr	r3, [r3, #24]
 8002010:	f003 0301 	and.w	r3, r3, #1
 8002014:	60bb      	str	r3, [r7, #8]
 8002016:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002018:	4a51      	ldr	r2, [pc, #324]	; (8002160 <HAL_GPIO_Init+0x2e0>)
 800201a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800201c:	089b      	lsrs	r3, r3, #2
 800201e:	3302      	adds	r3, #2
 8002020:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002024:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002026:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002028:	f003 0303 	and.w	r3, r3, #3
 800202c:	009b      	lsls	r3, r3, #2
 800202e:	220f      	movs	r2, #15
 8002030:	fa02 f303 	lsl.w	r3, r2, r3
 8002034:	43db      	mvns	r3, r3
 8002036:	68fa      	ldr	r2, [r7, #12]
 8002038:	4013      	ands	r3, r2
 800203a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	4a49      	ldr	r2, [pc, #292]	; (8002164 <HAL_GPIO_Init+0x2e4>)
 8002040:	4293      	cmp	r3, r2
 8002042:	d00d      	beq.n	8002060 <HAL_GPIO_Init+0x1e0>
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	4a48      	ldr	r2, [pc, #288]	; (8002168 <HAL_GPIO_Init+0x2e8>)
 8002048:	4293      	cmp	r3, r2
 800204a:	d007      	beq.n	800205c <HAL_GPIO_Init+0x1dc>
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	4a47      	ldr	r2, [pc, #284]	; (800216c <HAL_GPIO_Init+0x2ec>)
 8002050:	4293      	cmp	r3, r2
 8002052:	d101      	bne.n	8002058 <HAL_GPIO_Init+0x1d8>
 8002054:	2302      	movs	r3, #2
 8002056:	e004      	b.n	8002062 <HAL_GPIO_Init+0x1e2>
 8002058:	2303      	movs	r3, #3
 800205a:	e002      	b.n	8002062 <HAL_GPIO_Init+0x1e2>
 800205c:	2301      	movs	r3, #1
 800205e:	e000      	b.n	8002062 <HAL_GPIO_Init+0x1e2>
 8002060:	2300      	movs	r3, #0
 8002062:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002064:	f002 0203 	and.w	r2, r2, #3
 8002068:	0092      	lsls	r2, r2, #2
 800206a:	4093      	lsls	r3, r2
 800206c:	68fa      	ldr	r2, [r7, #12]
 800206e:	4313      	orrs	r3, r2
 8002070:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002072:	493b      	ldr	r1, [pc, #236]	; (8002160 <HAL_GPIO_Init+0x2e0>)
 8002074:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002076:	089b      	lsrs	r3, r3, #2
 8002078:	3302      	adds	r3, #2
 800207a:	68fa      	ldr	r2, [r7, #12]
 800207c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002080:	683b      	ldr	r3, [r7, #0]
 8002082:	685b      	ldr	r3, [r3, #4]
 8002084:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002088:	2b00      	cmp	r3, #0
 800208a:	d006      	beq.n	800209a <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800208c:	4b38      	ldr	r3, [pc, #224]	; (8002170 <HAL_GPIO_Init+0x2f0>)
 800208e:	681a      	ldr	r2, [r3, #0]
 8002090:	4937      	ldr	r1, [pc, #220]	; (8002170 <HAL_GPIO_Init+0x2f0>)
 8002092:	69bb      	ldr	r3, [r7, #24]
 8002094:	4313      	orrs	r3, r2
 8002096:	600b      	str	r3, [r1, #0]
 8002098:	e006      	b.n	80020a8 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800209a:	4b35      	ldr	r3, [pc, #212]	; (8002170 <HAL_GPIO_Init+0x2f0>)
 800209c:	681a      	ldr	r2, [r3, #0]
 800209e:	69bb      	ldr	r3, [r7, #24]
 80020a0:	43db      	mvns	r3, r3
 80020a2:	4933      	ldr	r1, [pc, #204]	; (8002170 <HAL_GPIO_Init+0x2f0>)
 80020a4:	4013      	ands	r3, r2
 80020a6:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80020a8:	683b      	ldr	r3, [r7, #0]
 80020aa:	685b      	ldr	r3, [r3, #4]
 80020ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d006      	beq.n	80020c2 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80020b4:	4b2e      	ldr	r3, [pc, #184]	; (8002170 <HAL_GPIO_Init+0x2f0>)
 80020b6:	685a      	ldr	r2, [r3, #4]
 80020b8:	492d      	ldr	r1, [pc, #180]	; (8002170 <HAL_GPIO_Init+0x2f0>)
 80020ba:	69bb      	ldr	r3, [r7, #24]
 80020bc:	4313      	orrs	r3, r2
 80020be:	604b      	str	r3, [r1, #4]
 80020c0:	e006      	b.n	80020d0 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80020c2:	4b2b      	ldr	r3, [pc, #172]	; (8002170 <HAL_GPIO_Init+0x2f0>)
 80020c4:	685a      	ldr	r2, [r3, #4]
 80020c6:	69bb      	ldr	r3, [r7, #24]
 80020c8:	43db      	mvns	r3, r3
 80020ca:	4929      	ldr	r1, [pc, #164]	; (8002170 <HAL_GPIO_Init+0x2f0>)
 80020cc:	4013      	ands	r3, r2
 80020ce:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80020d0:	683b      	ldr	r3, [r7, #0]
 80020d2:	685b      	ldr	r3, [r3, #4]
 80020d4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d006      	beq.n	80020ea <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80020dc:	4b24      	ldr	r3, [pc, #144]	; (8002170 <HAL_GPIO_Init+0x2f0>)
 80020de:	689a      	ldr	r2, [r3, #8]
 80020e0:	4923      	ldr	r1, [pc, #140]	; (8002170 <HAL_GPIO_Init+0x2f0>)
 80020e2:	69bb      	ldr	r3, [r7, #24]
 80020e4:	4313      	orrs	r3, r2
 80020e6:	608b      	str	r3, [r1, #8]
 80020e8:	e006      	b.n	80020f8 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80020ea:	4b21      	ldr	r3, [pc, #132]	; (8002170 <HAL_GPIO_Init+0x2f0>)
 80020ec:	689a      	ldr	r2, [r3, #8]
 80020ee:	69bb      	ldr	r3, [r7, #24]
 80020f0:	43db      	mvns	r3, r3
 80020f2:	491f      	ldr	r1, [pc, #124]	; (8002170 <HAL_GPIO_Init+0x2f0>)
 80020f4:	4013      	ands	r3, r2
 80020f6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80020f8:	683b      	ldr	r3, [r7, #0]
 80020fa:	685b      	ldr	r3, [r3, #4]
 80020fc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002100:	2b00      	cmp	r3, #0
 8002102:	d006      	beq.n	8002112 <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002104:	4b1a      	ldr	r3, [pc, #104]	; (8002170 <HAL_GPIO_Init+0x2f0>)
 8002106:	68da      	ldr	r2, [r3, #12]
 8002108:	4919      	ldr	r1, [pc, #100]	; (8002170 <HAL_GPIO_Init+0x2f0>)
 800210a:	69bb      	ldr	r3, [r7, #24]
 800210c:	4313      	orrs	r3, r2
 800210e:	60cb      	str	r3, [r1, #12]
 8002110:	e006      	b.n	8002120 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002112:	4b17      	ldr	r3, [pc, #92]	; (8002170 <HAL_GPIO_Init+0x2f0>)
 8002114:	68da      	ldr	r2, [r3, #12]
 8002116:	69bb      	ldr	r3, [r7, #24]
 8002118:	43db      	mvns	r3, r3
 800211a:	4915      	ldr	r1, [pc, #84]	; (8002170 <HAL_GPIO_Init+0x2f0>)
 800211c:	4013      	ands	r3, r2
 800211e:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002120:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002122:	3301      	adds	r3, #1
 8002124:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002126:	683b      	ldr	r3, [r7, #0]
 8002128:	681a      	ldr	r2, [r3, #0]
 800212a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800212c:	fa22 f303 	lsr.w	r3, r2, r3
 8002130:	2b00      	cmp	r3, #0
 8002132:	f47f aeaf 	bne.w	8001e94 <HAL_GPIO_Init+0x14>
  }
}
 8002136:	bf00      	nop
 8002138:	bf00      	nop
 800213a:	372c      	adds	r7, #44	; 0x2c
 800213c:	46bd      	mov	sp, r7
 800213e:	bc80      	pop	{r7}
 8002140:	4770      	bx	lr
 8002142:	bf00      	nop
 8002144:	10320000 	.word	0x10320000
 8002148:	10310000 	.word	0x10310000
 800214c:	10220000 	.word	0x10220000
 8002150:	10210000 	.word	0x10210000
 8002154:	10120000 	.word	0x10120000
 8002158:	10110000 	.word	0x10110000
 800215c:	40021000 	.word	0x40021000
 8002160:	40010000 	.word	0x40010000
 8002164:	40010800 	.word	0x40010800
 8002168:	40010c00 	.word	0x40010c00
 800216c:	40011000 	.word	0x40011000
 8002170:	40010400 	.word	0x40010400

08002174 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002174:	b480      	push	{r7}
 8002176:	b085      	sub	sp, #20
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
 800217c:	460b      	mov	r3, r1
 800217e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	689a      	ldr	r2, [r3, #8]
 8002184:	887b      	ldrh	r3, [r7, #2]
 8002186:	4013      	ands	r3, r2
 8002188:	2b00      	cmp	r3, #0
 800218a:	d002      	beq.n	8002192 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800218c:	2301      	movs	r3, #1
 800218e:	73fb      	strb	r3, [r7, #15]
 8002190:	e001      	b.n	8002196 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002192:	2300      	movs	r3, #0
 8002194:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002196:	7bfb      	ldrb	r3, [r7, #15]
}
 8002198:	4618      	mov	r0, r3
 800219a:	3714      	adds	r7, #20
 800219c:	46bd      	mov	sp, r7
 800219e:	bc80      	pop	{r7}
 80021a0:	4770      	bx	lr

080021a2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80021a2:	b480      	push	{r7}
 80021a4:	b083      	sub	sp, #12
 80021a6:	af00      	add	r7, sp, #0
 80021a8:	6078      	str	r0, [r7, #4]
 80021aa:	460b      	mov	r3, r1
 80021ac:	807b      	strh	r3, [r7, #2]
 80021ae:	4613      	mov	r3, r2
 80021b0:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80021b2:	787b      	ldrb	r3, [r7, #1]
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d003      	beq.n	80021c0 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80021b8:	887a      	ldrh	r2, [r7, #2]
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80021be:	e003      	b.n	80021c8 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80021c0:	887b      	ldrh	r3, [r7, #2]
 80021c2:	041a      	lsls	r2, r3, #16
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	611a      	str	r2, [r3, #16]
}
 80021c8:	bf00      	nop
 80021ca:	370c      	adds	r7, #12
 80021cc:	46bd      	mov	sp, r7
 80021ce:	bc80      	pop	{r7}
 80021d0:	4770      	bx	lr

080021d2 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80021d2:	b480      	push	{r7}
 80021d4:	b085      	sub	sp, #20
 80021d6:	af00      	add	r7, sp, #0
 80021d8:	6078      	str	r0, [r7, #4]
 80021da:	460b      	mov	r3, r1
 80021dc:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	68db      	ldr	r3, [r3, #12]
 80021e2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80021e4:	887a      	ldrh	r2, [r7, #2]
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	4013      	ands	r3, r2
 80021ea:	041a      	lsls	r2, r3, #16
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	43d9      	mvns	r1, r3
 80021f0:	887b      	ldrh	r3, [r7, #2]
 80021f2:	400b      	ands	r3, r1
 80021f4:	431a      	orrs	r2, r3
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	611a      	str	r2, [r3, #16]
}
 80021fa:	bf00      	nop
 80021fc:	3714      	adds	r7, #20
 80021fe:	46bd      	mov	sp, r7
 8002200:	bc80      	pop	{r7}
 8002202:	4770      	bx	lr

08002204 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b086      	sub	sp, #24
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	2b00      	cmp	r3, #0
 8002210:	d101      	bne.n	8002216 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002212:	2301      	movs	r3, #1
 8002214:	e26c      	b.n	80026f0 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	f003 0301 	and.w	r3, r3, #1
 800221e:	2b00      	cmp	r3, #0
 8002220:	f000 8087 	beq.w	8002332 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002224:	4b92      	ldr	r3, [pc, #584]	; (8002470 <HAL_RCC_OscConfig+0x26c>)
 8002226:	685b      	ldr	r3, [r3, #4]
 8002228:	f003 030c 	and.w	r3, r3, #12
 800222c:	2b04      	cmp	r3, #4
 800222e:	d00c      	beq.n	800224a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002230:	4b8f      	ldr	r3, [pc, #572]	; (8002470 <HAL_RCC_OscConfig+0x26c>)
 8002232:	685b      	ldr	r3, [r3, #4]
 8002234:	f003 030c 	and.w	r3, r3, #12
 8002238:	2b08      	cmp	r3, #8
 800223a:	d112      	bne.n	8002262 <HAL_RCC_OscConfig+0x5e>
 800223c:	4b8c      	ldr	r3, [pc, #560]	; (8002470 <HAL_RCC_OscConfig+0x26c>)
 800223e:	685b      	ldr	r3, [r3, #4]
 8002240:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002244:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002248:	d10b      	bne.n	8002262 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800224a:	4b89      	ldr	r3, [pc, #548]	; (8002470 <HAL_RCC_OscConfig+0x26c>)
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002252:	2b00      	cmp	r3, #0
 8002254:	d06c      	beq.n	8002330 <HAL_RCC_OscConfig+0x12c>
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	685b      	ldr	r3, [r3, #4]
 800225a:	2b00      	cmp	r3, #0
 800225c:	d168      	bne.n	8002330 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800225e:	2301      	movs	r3, #1
 8002260:	e246      	b.n	80026f0 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	685b      	ldr	r3, [r3, #4]
 8002266:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800226a:	d106      	bne.n	800227a <HAL_RCC_OscConfig+0x76>
 800226c:	4b80      	ldr	r3, [pc, #512]	; (8002470 <HAL_RCC_OscConfig+0x26c>)
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	4a7f      	ldr	r2, [pc, #508]	; (8002470 <HAL_RCC_OscConfig+0x26c>)
 8002272:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002276:	6013      	str	r3, [r2, #0]
 8002278:	e02e      	b.n	80022d8 <HAL_RCC_OscConfig+0xd4>
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	685b      	ldr	r3, [r3, #4]
 800227e:	2b00      	cmp	r3, #0
 8002280:	d10c      	bne.n	800229c <HAL_RCC_OscConfig+0x98>
 8002282:	4b7b      	ldr	r3, [pc, #492]	; (8002470 <HAL_RCC_OscConfig+0x26c>)
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	4a7a      	ldr	r2, [pc, #488]	; (8002470 <HAL_RCC_OscConfig+0x26c>)
 8002288:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800228c:	6013      	str	r3, [r2, #0]
 800228e:	4b78      	ldr	r3, [pc, #480]	; (8002470 <HAL_RCC_OscConfig+0x26c>)
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	4a77      	ldr	r2, [pc, #476]	; (8002470 <HAL_RCC_OscConfig+0x26c>)
 8002294:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002298:	6013      	str	r3, [r2, #0]
 800229a:	e01d      	b.n	80022d8 <HAL_RCC_OscConfig+0xd4>
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	685b      	ldr	r3, [r3, #4]
 80022a0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80022a4:	d10c      	bne.n	80022c0 <HAL_RCC_OscConfig+0xbc>
 80022a6:	4b72      	ldr	r3, [pc, #456]	; (8002470 <HAL_RCC_OscConfig+0x26c>)
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	4a71      	ldr	r2, [pc, #452]	; (8002470 <HAL_RCC_OscConfig+0x26c>)
 80022ac:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80022b0:	6013      	str	r3, [r2, #0]
 80022b2:	4b6f      	ldr	r3, [pc, #444]	; (8002470 <HAL_RCC_OscConfig+0x26c>)
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	4a6e      	ldr	r2, [pc, #440]	; (8002470 <HAL_RCC_OscConfig+0x26c>)
 80022b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80022bc:	6013      	str	r3, [r2, #0]
 80022be:	e00b      	b.n	80022d8 <HAL_RCC_OscConfig+0xd4>
 80022c0:	4b6b      	ldr	r3, [pc, #428]	; (8002470 <HAL_RCC_OscConfig+0x26c>)
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	4a6a      	ldr	r2, [pc, #424]	; (8002470 <HAL_RCC_OscConfig+0x26c>)
 80022c6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80022ca:	6013      	str	r3, [r2, #0]
 80022cc:	4b68      	ldr	r3, [pc, #416]	; (8002470 <HAL_RCC_OscConfig+0x26c>)
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	4a67      	ldr	r2, [pc, #412]	; (8002470 <HAL_RCC_OscConfig+0x26c>)
 80022d2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80022d6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	685b      	ldr	r3, [r3, #4]
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d013      	beq.n	8002308 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022e0:	f7ff fcb6 	bl	8001c50 <HAL_GetTick>
 80022e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022e6:	e008      	b.n	80022fa <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80022e8:	f7ff fcb2 	bl	8001c50 <HAL_GetTick>
 80022ec:	4602      	mov	r2, r0
 80022ee:	693b      	ldr	r3, [r7, #16]
 80022f0:	1ad3      	subs	r3, r2, r3
 80022f2:	2b64      	cmp	r3, #100	; 0x64
 80022f4:	d901      	bls.n	80022fa <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80022f6:	2303      	movs	r3, #3
 80022f8:	e1fa      	b.n	80026f0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022fa:	4b5d      	ldr	r3, [pc, #372]	; (8002470 <HAL_RCC_OscConfig+0x26c>)
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002302:	2b00      	cmp	r3, #0
 8002304:	d0f0      	beq.n	80022e8 <HAL_RCC_OscConfig+0xe4>
 8002306:	e014      	b.n	8002332 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002308:	f7ff fca2 	bl	8001c50 <HAL_GetTick>
 800230c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800230e:	e008      	b.n	8002322 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002310:	f7ff fc9e 	bl	8001c50 <HAL_GetTick>
 8002314:	4602      	mov	r2, r0
 8002316:	693b      	ldr	r3, [r7, #16]
 8002318:	1ad3      	subs	r3, r2, r3
 800231a:	2b64      	cmp	r3, #100	; 0x64
 800231c:	d901      	bls.n	8002322 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800231e:	2303      	movs	r3, #3
 8002320:	e1e6      	b.n	80026f0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002322:	4b53      	ldr	r3, [pc, #332]	; (8002470 <HAL_RCC_OscConfig+0x26c>)
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800232a:	2b00      	cmp	r3, #0
 800232c:	d1f0      	bne.n	8002310 <HAL_RCC_OscConfig+0x10c>
 800232e:	e000      	b.n	8002332 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002330:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	f003 0302 	and.w	r3, r3, #2
 800233a:	2b00      	cmp	r3, #0
 800233c:	d063      	beq.n	8002406 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800233e:	4b4c      	ldr	r3, [pc, #304]	; (8002470 <HAL_RCC_OscConfig+0x26c>)
 8002340:	685b      	ldr	r3, [r3, #4]
 8002342:	f003 030c 	and.w	r3, r3, #12
 8002346:	2b00      	cmp	r3, #0
 8002348:	d00b      	beq.n	8002362 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800234a:	4b49      	ldr	r3, [pc, #292]	; (8002470 <HAL_RCC_OscConfig+0x26c>)
 800234c:	685b      	ldr	r3, [r3, #4]
 800234e:	f003 030c 	and.w	r3, r3, #12
 8002352:	2b08      	cmp	r3, #8
 8002354:	d11c      	bne.n	8002390 <HAL_RCC_OscConfig+0x18c>
 8002356:	4b46      	ldr	r3, [pc, #280]	; (8002470 <HAL_RCC_OscConfig+0x26c>)
 8002358:	685b      	ldr	r3, [r3, #4]
 800235a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800235e:	2b00      	cmp	r3, #0
 8002360:	d116      	bne.n	8002390 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002362:	4b43      	ldr	r3, [pc, #268]	; (8002470 <HAL_RCC_OscConfig+0x26c>)
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	f003 0302 	and.w	r3, r3, #2
 800236a:	2b00      	cmp	r3, #0
 800236c:	d005      	beq.n	800237a <HAL_RCC_OscConfig+0x176>
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	691b      	ldr	r3, [r3, #16]
 8002372:	2b01      	cmp	r3, #1
 8002374:	d001      	beq.n	800237a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002376:	2301      	movs	r3, #1
 8002378:	e1ba      	b.n	80026f0 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800237a:	4b3d      	ldr	r3, [pc, #244]	; (8002470 <HAL_RCC_OscConfig+0x26c>)
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	695b      	ldr	r3, [r3, #20]
 8002386:	00db      	lsls	r3, r3, #3
 8002388:	4939      	ldr	r1, [pc, #228]	; (8002470 <HAL_RCC_OscConfig+0x26c>)
 800238a:	4313      	orrs	r3, r2
 800238c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800238e:	e03a      	b.n	8002406 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	691b      	ldr	r3, [r3, #16]
 8002394:	2b00      	cmp	r3, #0
 8002396:	d020      	beq.n	80023da <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002398:	4b36      	ldr	r3, [pc, #216]	; (8002474 <HAL_RCC_OscConfig+0x270>)
 800239a:	2201      	movs	r2, #1
 800239c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800239e:	f7ff fc57 	bl	8001c50 <HAL_GetTick>
 80023a2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023a4:	e008      	b.n	80023b8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80023a6:	f7ff fc53 	bl	8001c50 <HAL_GetTick>
 80023aa:	4602      	mov	r2, r0
 80023ac:	693b      	ldr	r3, [r7, #16]
 80023ae:	1ad3      	subs	r3, r2, r3
 80023b0:	2b02      	cmp	r3, #2
 80023b2:	d901      	bls.n	80023b8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80023b4:	2303      	movs	r3, #3
 80023b6:	e19b      	b.n	80026f0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023b8:	4b2d      	ldr	r3, [pc, #180]	; (8002470 <HAL_RCC_OscConfig+0x26c>)
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	f003 0302 	and.w	r3, r3, #2
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d0f0      	beq.n	80023a6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023c4:	4b2a      	ldr	r3, [pc, #168]	; (8002470 <HAL_RCC_OscConfig+0x26c>)
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	695b      	ldr	r3, [r3, #20]
 80023d0:	00db      	lsls	r3, r3, #3
 80023d2:	4927      	ldr	r1, [pc, #156]	; (8002470 <HAL_RCC_OscConfig+0x26c>)
 80023d4:	4313      	orrs	r3, r2
 80023d6:	600b      	str	r3, [r1, #0]
 80023d8:	e015      	b.n	8002406 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80023da:	4b26      	ldr	r3, [pc, #152]	; (8002474 <HAL_RCC_OscConfig+0x270>)
 80023dc:	2200      	movs	r2, #0
 80023de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023e0:	f7ff fc36 	bl	8001c50 <HAL_GetTick>
 80023e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80023e6:	e008      	b.n	80023fa <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80023e8:	f7ff fc32 	bl	8001c50 <HAL_GetTick>
 80023ec:	4602      	mov	r2, r0
 80023ee:	693b      	ldr	r3, [r7, #16]
 80023f0:	1ad3      	subs	r3, r2, r3
 80023f2:	2b02      	cmp	r3, #2
 80023f4:	d901      	bls.n	80023fa <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80023f6:	2303      	movs	r3, #3
 80023f8:	e17a      	b.n	80026f0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80023fa:	4b1d      	ldr	r3, [pc, #116]	; (8002470 <HAL_RCC_OscConfig+0x26c>)
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f003 0302 	and.w	r3, r3, #2
 8002402:	2b00      	cmp	r3, #0
 8002404:	d1f0      	bne.n	80023e8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	f003 0308 	and.w	r3, r3, #8
 800240e:	2b00      	cmp	r3, #0
 8002410:	d03a      	beq.n	8002488 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	699b      	ldr	r3, [r3, #24]
 8002416:	2b00      	cmp	r3, #0
 8002418:	d019      	beq.n	800244e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800241a:	4b17      	ldr	r3, [pc, #92]	; (8002478 <HAL_RCC_OscConfig+0x274>)
 800241c:	2201      	movs	r2, #1
 800241e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002420:	f7ff fc16 	bl	8001c50 <HAL_GetTick>
 8002424:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002426:	e008      	b.n	800243a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002428:	f7ff fc12 	bl	8001c50 <HAL_GetTick>
 800242c:	4602      	mov	r2, r0
 800242e:	693b      	ldr	r3, [r7, #16]
 8002430:	1ad3      	subs	r3, r2, r3
 8002432:	2b02      	cmp	r3, #2
 8002434:	d901      	bls.n	800243a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002436:	2303      	movs	r3, #3
 8002438:	e15a      	b.n	80026f0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800243a:	4b0d      	ldr	r3, [pc, #52]	; (8002470 <HAL_RCC_OscConfig+0x26c>)
 800243c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800243e:	f003 0302 	and.w	r3, r3, #2
 8002442:	2b00      	cmp	r3, #0
 8002444:	d0f0      	beq.n	8002428 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002446:	2001      	movs	r0, #1
 8002448:	f000 faa6 	bl	8002998 <RCC_Delay>
 800244c:	e01c      	b.n	8002488 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800244e:	4b0a      	ldr	r3, [pc, #40]	; (8002478 <HAL_RCC_OscConfig+0x274>)
 8002450:	2200      	movs	r2, #0
 8002452:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002454:	f7ff fbfc 	bl	8001c50 <HAL_GetTick>
 8002458:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800245a:	e00f      	b.n	800247c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800245c:	f7ff fbf8 	bl	8001c50 <HAL_GetTick>
 8002460:	4602      	mov	r2, r0
 8002462:	693b      	ldr	r3, [r7, #16]
 8002464:	1ad3      	subs	r3, r2, r3
 8002466:	2b02      	cmp	r3, #2
 8002468:	d908      	bls.n	800247c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800246a:	2303      	movs	r3, #3
 800246c:	e140      	b.n	80026f0 <HAL_RCC_OscConfig+0x4ec>
 800246e:	bf00      	nop
 8002470:	40021000 	.word	0x40021000
 8002474:	42420000 	.word	0x42420000
 8002478:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800247c:	4b9e      	ldr	r3, [pc, #632]	; (80026f8 <HAL_RCC_OscConfig+0x4f4>)
 800247e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002480:	f003 0302 	and.w	r3, r3, #2
 8002484:	2b00      	cmp	r3, #0
 8002486:	d1e9      	bne.n	800245c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f003 0304 	and.w	r3, r3, #4
 8002490:	2b00      	cmp	r3, #0
 8002492:	f000 80a6 	beq.w	80025e2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002496:	2300      	movs	r3, #0
 8002498:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800249a:	4b97      	ldr	r3, [pc, #604]	; (80026f8 <HAL_RCC_OscConfig+0x4f4>)
 800249c:	69db      	ldr	r3, [r3, #28]
 800249e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d10d      	bne.n	80024c2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80024a6:	4b94      	ldr	r3, [pc, #592]	; (80026f8 <HAL_RCC_OscConfig+0x4f4>)
 80024a8:	69db      	ldr	r3, [r3, #28]
 80024aa:	4a93      	ldr	r2, [pc, #588]	; (80026f8 <HAL_RCC_OscConfig+0x4f4>)
 80024ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80024b0:	61d3      	str	r3, [r2, #28]
 80024b2:	4b91      	ldr	r3, [pc, #580]	; (80026f8 <HAL_RCC_OscConfig+0x4f4>)
 80024b4:	69db      	ldr	r3, [r3, #28]
 80024b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024ba:	60bb      	str	r3, [r7, #8]
 80024bc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80024be:	2301      	movs	r3, #1
 80024c0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024c2:	4b8e      	ldr	r3, [pc, #568]	; (80026fc <HAL_RCC_OscConfig+0x4f8>)
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d118      	bne.n	8002500 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80024ce:	4b8b      	ldr	r3, [pc, #556]	; (80026fc <HAL_RCC_OscConfig+0x4f8>)
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	4a8a      	ldr	r2, [pc, #552]	; (80026fc <HAL_RCC_OscConfig+0x4f8>)
 80024d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80024d8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80024da:	f7ff fbb9 	bl	8001c50 <HAL_GetTick>
 80024de:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024e0:	e008      	b.n	80024f4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80024e2:	f7ff fbb5 	bl	8001c50 <HAL_GetTick>
 80024e6:	4602      	mov	r2, r0
 80024e8:	693b      	ldr	r3, [r7, #16]
 80024ea:	1ad3      	subs	r3, r2, r3
 80024ec:	2b64      	cmp	r3, #100	; 0x64
 80024ee:	d901      	bls.n	80024f4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80024f0:	2303      	movs	r3, #3
 80024f2:	e0fd      	b.n	80026f0 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024f4:	4b81      	ldr	r3, [pc, #516]	; (80026fc <HAL_RCC_OscConfig+0x4f8>)
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d0f0      	beq.n	80024e2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	68db      	ldr	r3, [r3, #12]
 8002504:	2b01      	cmp	r3, #1
 8002506:	d106      	bne.n	8002516 <HAL_RCC_OscConfig+0x312>
 8002508:	4b7b      	ldr	r3, [pc, #492]	; (80026f8 <HAL_RCC_OscConfig+0x4f4>)
 800250a:	6a1b      	ldr	r3, [r3, #32]
 800250c:	4a7a      	ldr	r2, [pc, #488]	; (80026f8 <HAL_RCC_OscConfig+0x4f4>)
 800250e:	f043 0301 	orr.w	r3, r3, #1
 8002512:	6213      	str	r3, [r2, #32]
 8002514:	e02d      	b.n	8002572 <HAL_RCC_OscConfig+0x36e>
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	68db      	ldr	r3, [r3, #12]
 800251a:	2b00      	cmp	r3, #0
 800251c:	d10c      	bne.n	8002538 <HAL_RCC_OscConfig+0x334>
 800251e:	4b76      	ldr	r3, [pc, #472]	; (80026f8 <HAL_RCC_OscConfig+0x4f4>)
 8002520:	6a1b      	ldr	r3, [r3, #32]
 8002522:	4a75      	ldr	r2, [pc, #468]	; (80026f8 <HAL_RCC_OscConfig+0x4f4>)
 8002524:	f023 0301 	bic.w	r3, r3, #1
 8002528:	6213      	str	r3, [r2, #32]
 800252a:	4b73      	ldr	r3, [pc, #460]	; (80026f8 <HAL_RCC_OscConfig+0x4f4>)
 800252c:	6a1b      	ldr	r3, [r3, #32]
 800252e:	4a72      	ldr	r2, [pc, #456]	; (80026f8 <HAL_RCC_OscConfig+0x4f4>)
 8002530:	f023 0304 	bic.w	r3, r3, #4
 8002534:	6213      	str	r3, [r2, #32]
 8002536:	e01c      	b.n	8002572 <HAL_RCC_OscConfig+0x36e>
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	68db      	ldr	r3, [r3, #12]
 800253c:	2b05      	cmp	r3, #5
 800253e:	d10c      	bne.n	800255a <HAL_RCC_OscConfig+0x356>
 8002540:	4b6d      	ldr	r3, [pc, #436]	; (80026f8 <HAL_RCC_OscConfig+0x4f4>)
 8002542:	6a1b      	ldr	r3, [r3, #32]
 8002544:	4a6c      	ldr	r2, [pc, #432]	; (80026f8 <HAL_RCC_OscConfig+0x4f4>)
 8002546:	f043 0304 	orr.w	r3, r3, #4
 800254a:	6213      	str	r3, [r2, #32]
 800254c:	4b6a      	ldr	r3, [pc, #424]	; (80026f8 <HAL_RCC_OscConfig+0x4f4>)
 800254e:	6a1b      	ldr	r3, [r3, #32]
 8002550:	4a69      	ldr	r2, [pc, #420]	; (80026f8 <HAL_RCC_OscConfig+0x4f4>)
 8002552:	f043 0301 	orr.w	r3, r3, #1
 8002556:	6213      	str	r3, [r2, #32]
 8002558:	e00b      	b.n	8002572 <HAL_RCC_OscConfig+0x36e>
 800255a:	4b67      	ldr	r3, [pc, #412]	; (80026f8 <HAL_RCC_OscConfig+0x4f4>)
 800255c:	6a1b      	ldr	r3, [r3, #32]
 800255e:	4a66      	ldr	r2, [pc, #408]	; (80026f8 <HAL_RCC_OscConfig+0x4f4>)
 8002560:	f023 0301 	bic.w	r3, r3, #1
 8002564:	6213      	str	r3, [r2, #32]
 8002566:	4b64      	ldr	r3, [pc, #400]	; (80026f8 <HAL_RCC_OscConfig+0x4f4>)
 8002568:	6a1b      	ldr	r3, [r3, #32]
 800256a:	4a63      	ldr	r2, [pc, #396]	; (80026f8 <HAL_RCC_OscConfig+0x4f4>)
 800256c:	f023 0304 	bic.w	r3, r3, #4
 8002570:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	68db      	ldr	r3, [r3, #12]
 8002576:	2b00      	cmp	r3, #0
 8002578:	d015      	beq.n	80025a6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800257a:	f7ff fb69 	bl	8001c50 <HAL_GetTick>
 800257e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002580:	e00a      	b.n	8002598 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002582:	f7ff fb65 	bl	8001c50 <HAL_GetTick>
 8002586:	4602      	mov	r2, r0
 8002588:	693b      	ldr	r3, [r7, #16]
 800258a:	1ad3      	subs	r3, r2, r3
 800258c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002590:	4293      	cmp	r3, r2
 8002592:	d901      	bls.n	8002598 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002594:	2303      	movs	r3, #3
 8002596:	e0ab      	b.n	80026f0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002598:	4b57      	ldr	r3, [pc, #348]	; (80026f8 <HAL_RCC_OscConfig+0x4f4>)
 800259a:	6a1b      	ldr	r3, [r3, #32]
 800259c:	f003 0302 	and.w	r3, r3, #2
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d0ee      	beq.n	8002582 <HAL_RCC_OscConfig+0x37e>
 80025a4:	e014      	b.n	80025d0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025a6:	f7ff fb53 	bl	8001c50 <HAL_GetTick>
 80025aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025ac:	e00a      	b.n	80025c4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025ae:	f7ff fb4f 	bl	8001c50 <HAL_GetTick>
 80025b2:	4602      	mov	r2, r0
 80025b4:	693b      	ldr	r3, [r7, #16]
 80025b6:	1ad3      	subs	r3, r2, r3
 80025b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80025bc:	4293      	cmp	r3, r2
 80025be:	d901      	bls.n	80025c4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80025c0:	2303      	movs	r3, #3
 80025c2:	e095      	b.n	80026f0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025c4:	4b4c      	ldr	r3, [pc, #304]	; (80026f8 <HAL_RCC_OscConfig+0x4f4>)
 80025c6:	6a1b      	ldr	r3, [r3, #32]
 80025c8:	f003 0302 	and.w	r3, r3, #2
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d1ee      	bne.n	80025ae <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80025d0:	7dfb      	ldrb	r3, [r7, #23]
 80025d2:	2b01      	cmp	r3, #1
 80025d4:	d105      	bne.n	80025e2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80025d6:	4b48      	ldr	r3, [pc, #288]	; (80026f8 <HAL_RCC_OscConfig+0x4f4>)
 80025d8:	69db      	ldr	r3, [r3, #28]
 80025da:	4a47      	ldr	r2, [pc, #284]	; (80026f8 <HAL_RCC_OscConfig+0x4f4>)
 80025dc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80025e0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	69db      	ldr	r3, [r3, #28]
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	f000 8081 	beq.w	80026ee <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80025ec:	4b42      	ldr	r3, [pc, #264]	; (80026f8 <HAL_RCC_OscConfig+0x4f4>)
 80025ee:	685b      	ldr	r3, [r3, #4]
 80025f0:	f003 030c 	and.w	r3, r3, #12
 80025f4:	2b08      	cmp	r3, #8
 80025f6:	d061      	beq.n	80026bc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	69db      	ldr	r3, [r3, #28]
 80025fc:	2b02      	cmp	r3, #2
 80025fe:	d146      	bne.n	800268e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002600:	4b3f      	ldr	r3, [pc, #252]	; (8002700 <HAL_RCC_OscConfig+0x4fc>)
 8002602:	2200      	movs	r2, #0
 8002604:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002606:	f7ff fb23 	bl	8001c50 <HAL_GetTick>
 800260a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800260c:	e008      	b.n	8002620 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800260e:	f7ff fb1f 	bl	8001c50 <HAL_GetTick>
 8002612:	4602      	mov	r2, r0
 8002614:	693b      	ldr	r3, [r7, #16]
 8002616:	1ad3      	subs	r3, r2, r3
 8002618:	2b02      	cmp	r3, #2
 800261a:	d901      	bls.n	8002620 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800261c:	2303      	movs	r3, #3
 800261e:	e067      	b.n	80026f0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002620:	4b35      	ldr	r3, [pc, #212]	; (80026f8 <HAL_RCC_OscConfig+0x4f4>)
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002628:	2b00      	cmp	r3, #0
 800262a:	d1f0      	bne.n	800260e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	6a1b      	ldr	r3, [r3, #32]
 8002630:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002634:	d108      	bne.n	8002648 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002636:	4b30      	ldr	r3, [pc, #192]	; (80026f8 <HAL_RCC_OscConfig+0x4f4>)
 8002638:	685b      	ldr	r3, [r3, #4]
 800263a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	689b      	ldr	r3, [r3, #8]
 8002642:	492d      	ldr	r1, [pc, #180]	; (80026f8 <HAL_RCC_OscConfig+0x4f4>)
 8002644:	4313      	orrs	r3, r2
 8002646:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002648:	4b2b      	ldr	r3, [pc, #172]	; (80026f8 <HAL_RCC_OscConfig+0x4f4>)
 800264a:	685b      	ldr	r3, [r3, #4]
 800264c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	6a19      	ldr	r1, [r3, #32]
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002658:	430b      	orrs	r3, r1
 800265a:	4927      	ldr	r1, [pc, #156]	; (80026f8 <HAL_RCC_OscConfig+0x4f4>)
 800265c:	4313      	orrs	r3, r2
 800265e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002660:	4b27      	ldr	r3, [pc, #156]	; (8002700 <HAL_RCC_OscConfig+0x4fc>)
 8002662:	2201      	movs	r2, #1
 8002664:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002666:	f7ff faf3 	bl	8001c50 <HAL_GetTick>
 800266a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800266c:	e008      	b.n	8002680 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800266e:	f7ff faef 	bl	8001c50 <HAL_GetTick>
 8002672:	4602      	mov	r2, r0
 8002674:	693b      	ldr	r3, [r7, #16]
 8002676:	1ad3      	subs	r3, r2, r3
 8002678:	2b02      	cmp	r3, #2
 800267a:	d901      	bls.n	8002680 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800267c:	2303      	movs	r3, #3
 800267e:	e037      	b.n	80026f0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002680:	4b1d      	ldr	r3, [pc, #116]	; (80026f8 <HAL_RCC_OscConfig+0x4f4>)
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002688:	2b00      	cmp	r3, #0
 800268a:	d0f0      	beq.n	800266e <HAL_RCC_OscConfig+0x46a>
 800268c:	e02f      	b.n	80026ee <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800268e:	4b1c      	ldr	r3, [pc, #112]	; (8002700 <HAL_RCC_OscConfig+0x4fc>)
 8002690:	2200      	movs	r2, #0
 8002692:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002694:	f7ff fadc 	bl	8001c50 <HAL_GetTick>
 8002698:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800269a:	e008      	b.n	80026ae <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800269c:	f7ff fad8 	bl	8001c50 <HAL_GetTick>
 80026a0:	4602      	mov	r2, r0
 80026a2:	693b      	ldr	r3, [r7, #16]
 80026a4:	1ad3      	subs	r3, r2, r3
 80026a6:	2b02      	cmp	r3, #2
 80026a8:	d901      	bls.n	80026ae <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80026aa:	2303      	movs	r3, #3
 80026ac:	e020      	b.n	80026f0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80026ae:	4b12      	ldr	r3, [pc, #72]	; (80026f8 <HAL_RCC_OscConfig+0x4f4>)
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d1f0      	bne.n	800269c <HAL_RCC_OscConfig+0x498>
 80026ba:	e018      	b.n	80026ee <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	69db      	ldr	r3, [r3, #28]
 80026c0:	2b01      	cmp	r3, #1
 80026c2:	d101      	bne.n	80026c8 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80026c4:	2301      	movs	r3, #1
 80026c6:	e013      	b.n	80026f0 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80026c8:	4b0b      	ldr	r3, [pc, #44]	; (80026f8 <HAL_RCC_OscConfig+0x4f4>)
 80026ca:	685b      	ldr	r3, [r3, #4]
 80026cc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	6a1b      	ldr	r3, [r3, #32]
 80026d8:	429a      	cmp	r2, r3
 80026da:	d106      	bne.n	80026ea <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80026e6:	429a      	cmp	r2, r3
 80026e8:	d001      	beq.n	80026ee <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80026ea:	2301      	movs	r3, #1
 80026ec:	e000      	b.n	80026f0 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80026ee:	2300      	movs	r3, #0
}
 80026f0:	4618      	mov	r0, r3
 80026f2:	3718      	adds	r7, #24
 80026f4:	46bd      	mov	sp, r7
 80026f6:	bd80      	pop	{r7, pc}
 80026f8:	40021000 	.word	0x40021000
 80026fc:	40007000 	.word	0x40007000
 8002700:	42420060 	.word	0x42420060

08002704 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	b084      	sub	sp, #16
 8002708:	af00      	add	r7, sp, #0
 800270a:	6078      	str	r0, [r7, #4]
 800270c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	2b00      	cmp	r3, #0
 8002712:	d101      	bne.n	8002718 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002714:	2301      	movs	r3, #1
 8002716:	e0d0      	b.n	80028ba <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002718:	4b6a      	ldr	r3, [pc, #424]	; (80028c4 <HAL_RCC_ClockConfig+0x1c0>)
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	f003 0307 	and.w	r3, r3, #7
 8002720:	683a      	ldr	r2, [r7, #0]
 8002722:	429a      	cmp	r2, r3
 8002724:	d910      	bls.n	8002748 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002726:	4b67      	ldr	r3, [pc, #412]	; (80028c4 <HAL_RCC_ClockConfig+0x1c0>)
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f023 0207 	bic.w	r2, r3, #7
 800272e:	4965      	ldr	r1, [pc, #404]	; (80028c4 <HAL_RCC_ClockConfig+0x1c0>)
 8002730:	683b      	ldr	r3, [r7, #0]
 8002732:	4313      	orrs	r3, r2
 8002734:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002736:	4b63      	ldr	r3, [pc, #396]	; (80028c4 <HAL_RCC_ClockConfig+0x1c0>)
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f003 0307 	and.w	r3, r3, #7
 800273e:	683a      	ldr	r2, [r7, #0]
 8002740:	429a      	cmp	r2, r3
 8002742:	d001      	beq.n	8002748 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002744:	2301      	movs	r3, #1
 8002746:	e0b8      	b.n	80028ba <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	f003 0302 	and.w	r3, r3, #2
 8002750:	2b00      	cmp	r3, #0
 8002752:	d020      	beq.n	8002796 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f003 0304 	and.w	r3, r3, #4
 800275c:	2b00      	cmp	r3, #0
 800275e:	d005      	beq.n	800276c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002760:	4b59      	ldr	r3, [pc, #356]	; (80028c8 <HAL_RCC_ClockConfig+0x1c4>)
 8002762:	685b      	ldr	r3, [r3, #4]
 8002764:	4a58      	ldr	r2, [pc, #352]	; (80028c8 <HAL_RCC_ClockConfig+0x1c4>)
 8002766:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800276a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f003 0308 	and.w	r3, r3, #8
 8002774:	2b00      	cmp	r3, #0
 8002776:	d005      	beq.n	8002784 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002778:	4b53      	ldr	r3, [pc, #332]	; (80028c8 <HAL_RCC_ClockConfig+0x1c4>)
 800277a:	685b      	ldr	r3, [r3, #4]
 800277c:	4a52      	ldr	r2, [pc, #328]	; (80028c8 <HAL_RCC_ClockConfig+0x1c4>)
 800277e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002782:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002784:	4b50      	ldr	r3, [pc, #320]	; (80028c8 <HAL_RCC_ClockConfig+0x1c4>)
 8002786:	685b      	ldr	r3, [r3, #4]
 8002788:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	689b      	ldr	r3, [r3, #8]
 8002790:	494d      	ldr	r1, [pc, #308]	; (80028c8 <HAL_RCC_ClockConfig+0x1c4>)
 8002792:	4313      	orrs	r3, r2
 8002794:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	f003 0301 	and.w	r3, r3, #1
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d040      	beq.n	8002824 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	685b      	ldr	r3, [r3, #4]
 80027a6:	2b01      	cmp	r3, #1
 80027a8:	d107      	bne.n	80027ba <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80027aa:	4b47      	ldr	r3, [pc, #284]	; (80028c8 <HAL_RCC_ClockConfig+0x1c4>)
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d115      	bne.n	80027e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80027b6:	2301      	movs	r3, #1
 80027b8:	e07f      	b.n	80028ba <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	685b      	ldr	r3, [r3, #4]
 80027be:	2b02      	cmp	r3, #2
 80027c0:	d107      	bne.n	80027d2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80027c2:	4b41      	ldr	r3, [pc, #260]	; (80028c8 <HAL_RCC_ClockConfig+0x1c4>)
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d109      	bne.n	80027e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80027ce:	2301      	movs	r3, #1
 80027d0:	e073      	b.n	80028ba <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027d2:	4b3d      	ldr	r3, [pc, #244]	; (80028c8 <HAL_RCC_ClockConfig+0x1c4>)
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	f003 0302 	and.w	r3, r3, #2
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d101      	bne.n	80027e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80027de:	2301      	movs	r3, #1
 80027e0:	e06b      	b.n	80028ba <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80027e2:	4b39      	ldr	r3, [pc, #228]	; (80028c8 <HAL_RCC_ClockConfig+0x1c4>)
 80027e4:	685b      	ldr	r3, [r3, #4]
 80027e6:	f023 0203 	bic.w	r2, r3, #3
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	685b      	ldr	r3, [r3, #4]
 80027ee:	4936      	ldr	r1, [pc, #216]	; (80028c8 <HAL_RCC_ClockConfig+0x1c4>)
 80027f0:	4313      	orrs	r3, r2
 80027f2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80027f4:	f7ff fa2c 	bl	8001c50 <HAL_GetTick>
 80027f8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80027fa:	e00a      	b.n	8002812 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80027fc:	f7ff fa28 	bl	8001c50 <HAL_GetTick>
 8002800:	4602      	mov	r2, r0
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	1ad3      	subs	r3, r2, r3
 8002806:	f241 3288 	movw	r2, #5000	; 0x1388
 800280a:	4293      	cmp	r3, r2
 800280c:	d901      	bls.n	8002812 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800280e:	2303      	movs	r3, #3
 8002810:	e053      	b.n	80028ba <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002812:	4b2d      	ldr	r3, [pc, #180]	; (80028c8 <HAL_RCC_ClockConfig+0x1c4>)
 8002814:	685b      	ldr	r3, [r3, #4]
 8002816:	f003 020c 	and.w	r2, r3, #12
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	685b      	ldr	r3, [r3, #4]
 800281e:	009b      	lsls	r3, r3, #2
 8002820:	429a      	cmp	r2, r3
 8002822:	d1eb      	bne.n	80027fc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002824:	4b27      	ldr	r3, [pc, #156]	; (80028c4 <HAL_RCC_ClockConfig+0x1c0>)
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	f003 0307 	and.w	r3, r3, #7
 800282c:	683a      	ldr	r2, [r7, #0]
 800282e:	429a      	cmp	r2, r3
 8002830:	d210      	bcs.n	8002854 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002832:	4b24      	ldr	r3, [pc, #144]	; (80028c4 <HAL_RCC_ClockConfig+0x1c0>)
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f023 0207 	bic.w	r2, r3, #7
 800283a:	4922      	ldr	r1, [pc, #136]	; (80028c4 <HAL_RCC_ClockConfig+0x1c0>)
 800283c:	683b      	ldr	r3, [r7, #0]
 800283e:	4313      	orrs	r3, r2
 8002840:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002842:	4b20      	ldr	r3, [pc, #128]	; (80028c4 <HAL_RCC_ClockConfig+0x1c0>)
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f003 0307 	and.w	r3, r3, #7
 800284a:	683a      	ldr	r2, [r7, #0]
 800284c:	429a      	cmp	r2, r3
 800284e:	d001      	beq.n	8002854 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002850:	2301      	movs	r3, #1
 8002852:	e032      	b.n	80028ba <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	f003 0304 	and.w	r3, r3, #4
 800285c:	2b00      	cmp	r3, #0
 800285e:	d008      	beq.n	8002872 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002860:	4b19      	ldr	r3, [pc, #100]	; (80028c8 <HAL_RCC_ClockConfig+0x1c4>)
 8002862:	685b      	ldr	r3, [r3, #4]
 8002864:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	68db      	ldr	r3, [r3, #12]
 800286c:	4916      	ldr	r1, [pc, #88]	; (80028c8 <HAL_RCC_ClockConfig+0x1c4>)
 800286e:	4313      	orrs	r3, r2
 8002870:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f003 0308 	and.w	r3, r3, #8
 800287a:	2b00      	cmp	r3, #0
 800287c:	d009      	beq.n	8002892 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800287e:	4b12      	ldr	r3, [pc, #72]	; (80028c8 <HAL_RCC_ClockConfig+0x1c4>)
 8002880:	685b      	ldr	r3, [r3, #4]
 8002882:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	691b      	ldr	r3, [r3, #16]
 800288a:	00db      	lsls	r3, r3, #3
 800288c:	490e      	ldr	r1, [pc, #56]	; (80028c8 <HAL_RCC_ClockConfig+0x1c4>)
 800288e:	4313      	orrs	r3, r2
 8002890:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002892:	f000 f821 	bl	80028d8 <HAL_RCC_GetSysClockFreq>
 8002896:	4602      	mov	r2, r0
 8002898:	4b0b      	ldr	r3, [pc, #44]	; (80028c8 <HAL_RCC_ClockConfig+0x1c4>)
 800289a:	685b      	ldr	r3, [r3, #4]
 800289c:	091b      	lsrs	r3, r3, #4
 800289e:	f003 030f 	and.w	r3, r3, #15
 80028a2:	490a      	ldr	r1, [pc, #40]	; (80028cc <HAL_RCC_ClockConfig+0x1c8>)
 80028a4:	5ccb      	ldrb	r3, [r1, r3]
 80028a6:	fa22 f303 	lsr.w	r3, r2, r3
 80028aa:	4a09      	ldr	r2, [pc, #36]	; (80028d0 <HAL_RCC_ClockConfig+0x1cc>)
 80028ac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80028ae:	4b09      	ldr	r3, [pc, #36]	; (80028d4 <HAL_RCC_ClockConfig+0x1d0>)
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	4618      	mov	r0, r3
 80028b4:	f7ff f98a 	bl	8001bcc <HAL_InitTick>

  return HAL_OK;
 80028b8:	2300      	movs	r3, #0
}
 80028ba:	4618      	mov	r0, r3
 80028bc:	3710      	adds	r7, #16
 80028be:	46bd      	mov	sp, r7
 80028c0:	bd80      	pop	{r7, pc}
 80028c2:	bf00      	nop
 80028c4:	40022000 	.word	0x40022000
 80028c8:	40021000 	.word	0x40021000
 80028cc:	0800321c 	.word	0x0800321c
 80028d0:	20000050 	.word	0x20000050
 80028d4:	20000054 	.word	0x20000054

080028d8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80028d8:	b490      	push	{r4, r7}
 80028da:	b08a      	sub	sp, #40	; 0x28
 80028dc:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80028de:	4b2a      	ldr	r3, [pc, #168]	; (8002988 <HAL_RCC_GetSysClockFreq+0xb0>)
 80028e0:	1d3c      	adds	r4, r7, #4
 80028e2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80028e4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80028e8:	f240 2301 	movw	r3, #513	; 0x201
 80028ec:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80028ee:	2300      	movs	r3, #0
 80028f0:	61fb      	str	r3, [r7, #28]
 80028f2:	2300      	movs	r3, #0
 80028f4:	61bb      	str	r3, [r7, #24]
 80028f6:	2300      	movs	r3, #0
 80028f8:	627b      	str	r3, [r7, #36]	; 0x24
 80028fa:	2300      	movs	r3, #0
 80028fc:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80028fe:	2300      	movs	r3, #0
 8002900:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002902:	4b22      	ldr	r3, [pc, #136]	; (800298c <HAL_RCC_GetSysClockFreq+0xb4>)
 8002904:	685b      	ldr	r3, [r3, #4]
 8002906:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002908:	69fb      	ldr	r3, [r7, #28]
 800290a:	f003 030c 	and.w	r3, r3, #12
 800290e:	2b04      	cmp	r3, #4
 8002910:	d002      	beq.n	8002918 <HAL_RCC_GetSysClockFreq+0x40>
 8002912:	2b08      	cmp	r3, #8
 8002914:	d003      	beq.n	800291e <HAL_RCC_GetSysClockFreq+0x46>
 8002916:	e02d      	b.n	8002974 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002918:	4b1d      	ldr	r3, [pc, #116]	; (8002990 <HAL_RCC_GetSysClockFreq+0xb8>)
 800291a:	623b      	str	r3, [r7, #32]
      break;
 800291c:	e02d      	b.n	800297a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800291e:	69fb      	ldr	r3, [r7, #28]
 8002920:	0c9b      	lsrs	r3, r3, #18
 8002922:	f003 030f 	and.w	r3, r3, #15
 8002926:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800292a:	4413      	add	r3, r2
 800292c:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002930:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002932:	69fb      	ldr	r3, [r7, #28]
 8002934:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002938:	2b00      	cmp	r3, #0
 800293a:	d013      	beq.n	8002964 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800293c:	4b13      	ldr	r3, [pc, #76]	; (800298c <HAL_RCC_GetSysClockFreq+0xb4>)
 800293e:	685b      	ldr	r3, [r3, #4]
 8002940:	0c5b      	lsrs	r3, r3, #17
 8002942:	f003 0301 	and.w	r3, r3, #1
 8002946:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800294a:	4413      	add	r3, r2
 800294c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002950:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002952:	697b      	ldr	r3, [r7, #20]
 8002954:	4a0e      	ldr	r2, [pc, #56]	; (8002990 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002956:	fb02 f203 	mul.w	r2, r2, r3
 800295a:	69bb      	ldr	r3, [r7, #24]
 800295c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002960:	627b      	str	r3, [r7, #36]	; 0x24
 8002962:	e004      	b.n	800296e <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002964:	697b      	ldr	r3, [r7, #20]
 8002966:	4a0b      	ldr	r2, [pc, #44]	; (8002994 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002968:	fb02 f303 	mul.w	r3, r2, r3
 800296c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800296e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002970:	623b      	str	r3, [r7, #32]
      break;
 8002972:	e002      	b.n	800297a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002974:	4b06      	ldr	r3, [pc, #24]	; (8002990 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002976:	623b      	str	r3, [r7, #32]
      break;
 8002978:	bf00      	nop
    }
  }
  return sysclockfreq;
 800297a:	6a3b      	ldr	r3, [r7, #32]
}
 800297c:	4618      	mov	r0, r3
 800297e:	3728      	adds	r7, #40	; 0x28
 8002980:	46bd      	mov	sp, r7
 8002982:	bc90      	pop	{r4, r7}
 8002984:	4770      	bx	lr
 8002986:	bf00      	nop
 8002988:	0800320c 	.word	0x0800320c
 800298c:	40021000 	.word	0x40021000
 8002990:	007a1200 	.word	0x007a1200
 8002994:	003d0900 	.word	0x003d0900

08002998 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002998:	b480      	push	{r7}
 800299a:	b085      	sub	sp, #20
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80029a0:	4b0a      	ldr	r3, [pc, #40]	; (80029cc <RCC_Delay+0x34>)
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	4a0a      	ldr	r2, [pc, #40]	; (80029d0 <RCC_Delay+0x38>)
 80029a6:	fba2 2303 	umull	r2, r3, r2, r3
 80029aa:	0a5b      	lsrs	r3, r3, #9
 80029ac:	687a      	ldr	r2, [r7, #4]
 80029ae:	fb02 f303 	mul.w	r3, r2, r3
 80029b2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80029b4:	bf00      	nop
  }
  while (Delay --);
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	1e5a      	subs	r2, r3, #1
 80029ba:	60fa      	str	r2, [r7, #12]
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d1f9      	bne.n	80029b4 <RCC_Delay+0x1c>
}
 80029c0:	bf00      	nop
 80029c2:	bf00      	nop
 80029c4:	3714      	adds	r7, #20
 80029c6:	46bd      	mov	sp, r7
 80029c8:	bc80      	pop	{r7}
 80029ca:	4770      	bx	lr
 80029cc:	20000050 	.word	0x20000050
 80029d0:	10624dd3 	.word	0x10624dd3

080029d4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80029d4:	b580      	push	{r7, lr}
 80029d6:	b082      	sub	sp, #8
 80029d8:	af00      	add	r7, sp, #0
 80029da:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d101      	bne.n	80029e6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80029e2:	2301      	movs	r3, #1
 80029e4:	e041      	b.n	8002a6a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80029ec:	b2db      	uxtb	r3, r3
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d106      	bne.n	8002a00 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	2200      	movs	r2, #0
 80029f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80029fa:	6878      	ldr	r0, [r7, #4]
 80029fc:	f7ff f84e 	bl	8001a9c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	2202      	movs	r2, #2
 8002a04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681a      	ldr	r2, [r3, #0]
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	3304      	adds	r3, #4
 8002a10:	4619      	mov	r1, r3
 8002a12:	4610      	mov	r0, r2
 8002a14:	f000 fa6a 	bl	8002eec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	2201      	movs	r2, #1
 8002a1c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	2201      	movs	r2, #1
 8002a24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	2201      	movs	r2, #1
 8002a2c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	2201      	movs	r2, #1
 8002a34:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	2201      	movs	r2, #1
 8002a3c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	2201      	movs	r2, #1
 8002a44:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	2201      	movs	r2, #1
 8002a4c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	2201      	movs	r2, #1
 8002a54:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	2201      	movs	r2, #1
 8002a5c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	2201      	movs	r2, #1
 8002a64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002a68:	2300      	movs	r3, #0
}
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	3708      	adds	r7, #8
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	bd80      	pop	{r7, pc}
	...

08002a74 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002a74:	b480      	push	{r7}
 8002a76:	b085      	sub	sp, #20
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a82:	b2db      	uxtb	r3, r3
 8002a84:	2b01      	cmp	r3, #1
 8002a86:	d001      	beq.n	8002a8c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002a88:	2301      	movs	r3, #1
 8002a8a:	e035      	b.n	8002af8 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	2202      	movs	r2, #2
 8002a90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	68da      	ldr	r2, [r3, #12]
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f042 0201 	orr.w	r2, r2, #1
 8002aa2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	4a16      	ldr	r2, [pc, #88]	; (8002b04 <HAL_TIM_Base_Start_IT+0x90>)
 8002aaa:	4293      	cmp	r3, r2
 8002aac:	d009      	beq.n	8002ac2 <HAL_TIM_Base_Start_IT+0x4e>
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ab6:	d004      	beq.n	8002ac2 <HAL_TIM_Base_Start_IT+0x4e>
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	4a12      	ldr	r2, [pc, #72]	; (8002b08 <HAL_TIM_Base_Start_IT+0x94>)
 8002abe:	4293      	cmp	r3, r2
 8002ac0:	d111      	bne.n	8002ae6 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	689b      	ldr	r3, [r3, #8]
 8002ac8:	f003 0307 	and.w	r3, r3, #7
 8002acc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	2b06      	cmp	r3, #6
 8002ad2:	d010      	beq.n	8002af6 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	681a      	ldr	r2, [r3, #0]
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	f042 0201 	orr.w	r2, r2, #1
 8002ae2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002ae4:	e007      	b.n	8002af6 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	681a      	ldr	r2, [r3, #0]
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f042 0201 	orr.w	r2, r2, #1
 8002af4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002af6:	2300      	movs	r3, #0
}
 8002af8:	4618      	mov	r0, r3
 8002afa:	3714      	adds	r7, #20
 8002afc:	46bd      	mov	sp, r7
 8002afe:	bc80      	pop	{r7}
 8002b00:	4770      	bx	lr
 8002b02:	bf00      	nop
 8002b04:	40012c00 	.word	0x40012c00
 8002b08:	40000400 	.word	0x40000400

08002b0c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b082      	sub	sp, #8
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	691b      	ldr	r3, [r3, #16]
 8002b1a:	f003 0302 	and.w	r3, r3, #2
 8002b1e:	2b02      	cmp	r3, #2
 8002b20:	d122      	bne.n	8002b68 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	68db      	ldr	r3, [r3, #12]
 8002b28:	f003 0302 	and.w	r3, r3, #2
 8002b2c:	2b02      	cmp	r3, #2
 8002b2e:	d11b      	bne.n	8002b68 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f06f 0202 	mvn.w	r2, #2
 8002b38:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	2201      	movs	r2, #1
 8002b3e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	699b      	ldr	r3, [r3, #24]
 8002b46:	f003 0303 	and.w	r3, r3, #3
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d003      	beq.n	8002b56 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002b4e:	6878      	ldr	r0, [r7, #4]
 8002b50:	f000 f9b1 	bl	8002eb6 <HAL_TIM_IC_CaptureCallback>
 8002b54:	e005      	b.n	8002b62 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b56:	6878      	ldr	r0, [r7, #4]
 8002b58:	f000 f9a4 	bl	8002ea4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b5c:	6878      	ldr	r0, [r7, #4]
 8002b5e:	f000 f9b3 	bl	8002ec8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	2200      	movs	r2, #0
 8002b66:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	691b      	ldr	r3, [r3, #16]
 8002b6e:	f003 0304 	and.w	r3, r3, #4
 8002b72:	2b04      	cmp	r3, #4
 8002b74:	d122      	bne.n	8002bbc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	68db      	ldr	r3, [r3, #12]
 8002b7c:	f003 0304 	and.w	r3, r3, #4
 8002b80:	2b04      	cmp	r3, #4
 8002b82:	d11b      	bne.n	8002bbc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f06f 0204 	mvn.w	r2, #4
 8002b8c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	2202      	movs	r2, #2
 8002b92:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	699b      	ldr	r3, [r3, #24]
 8002b9a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d003      	beq.n	8002baa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002ba2:	6878      	ldr	r0, [r7, #4]
 8002ba4:	f000 f987 	bl	8002eb6 <HAL_TIM_IC_CaptureCallback>
 8002ba8:	e005      	b.n	8002bb6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002baa:	6878      	ldr	r0, [r7, #4]
 8002bac:	f000 f97a 	bl	8002ea4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002bb0:	6878      	ldr	r0, [r7, #4]
 8002bb2:	f000 f989 	bl	8002ec8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	2200      	movs	r2, #0
 8002bba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	691b      	ldr	r3, [r3, #16]
 8002bc2:	f003 0308 	and.w	r3, r3, #8
 8002bc6:	2b08      	cmp	r3, #8
 8002bc8:	d122      	bne.n	8002c10 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	68db      	ldr	r3, [r3, #12]
 8002bd0:	f003 0308 	and.w	r3, r3, #8
 8002bd4:	2b08      	cmp	r3, #8
 8002bd6:	d11b      	bne.n	8002c10 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	f06f 0208 	mvn.w	r2, #8
 8002be0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	2204      	movs	r2, #4
 8002be6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	69db      	ldr	r3, [r3, #28]
 8002bee:	f003 0303 	and.w	r3, r3, #3
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d003      	beq.n	8002bfe <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002bf6:	6878      	ldr	r0, [r7, #4]
 8002bf8:	f000 f95d 	bl	8002eb6 <HAL_TIM_IC_CaptureCallback>
 8002bfc:	e005      	b.n	8002c0a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002bfe:	6878      	ldr	r0, [r7, #4]
 8002c00:	f000 f950 	bl	8002ea4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c04:	6878      	ldr	r0, [r7, #4]
 8002c06:	f000 f95f 	bl	8002ec8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	691b      	ldr	r3, [r3, #16]
 8002c16:	f003 0310 	and.w	r3, r3, #16
 8002c1a:	2b10      	cmp	r3, #16
 8002c1c:	d122      	bne.n	8002c64 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	68db      	ldr	r3, [r3, #12]
 8002c24:	f003 0310 	and.w	r3, r3, #16
 8002c28:	2b10      	cmp	r3, #16
 8002c2a:	d11b      	bne.n	8002c64 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	f06f 0210 	mvn.w	r2, #16
 8002c34:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	2208      	movs	r2, #8
 8002c3a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	69db      	ldr	r3, [r3, #28]
 8002c42:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d003      	beq.n	8002c52 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002c4a:	6878      	ldr	r0, [r7, #4]
 8002c4c:	f000 f933 	bl	8002eb6 <HAL_TIM_IC_CaptureCallback>
 8002c50:	e005      	b.n	8002c5e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c52:	6878      	ldr	r0, [r7, #4]
 8002c54:	f000 f926 	bl	8002ea4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c58:	6878      	ldr	r0, [r7, #4]
 8002c5a:	f000 f935 	bl	8002ec8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	2200      	movs	r2, #0
 8002c62:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	691b      	ldr	r3, [r3, #16]
 8002c6a:	f003 0301 	and.w	r3, r3, #1
 8002c6e:	2b01      	cmp	r3, #1
 8002c70:	d10e      	bne.n	8002c90 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	68db      	ldr	r3, [r3, #12]
 8002c78:	f003 0301 	and.w	r3, r3, #1
 8002c7c:	2b01      	cmp	r3, #1
 8002c7e:	d107      	bne.n	8002c90 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f06f 0201 	mvn.w	r2, #1
 8002c88:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002c8a:	6878      	ldr	r0, [r7, #4]
 8002c8c:	f7fe fe00 	bl	8001890 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	691b      	ldr	r3, [r3, #16]
 8002c96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c9a:	2b80      	cmp	r3, #128	; 0x80
 8002c9c:	d10e      	bne.n	8002cbc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	68db      	ldr	r3, [r3, #12]
 8002ca4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ca8:	2b80      	cmp	r3, #128	; 0x80
 8002caa:	d107      	bne.n	8002cbc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002cb4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002cb6:	6878      	ldr	r0, [r7, #4]
 8002cb8:	f000 fa67 	bl	800318a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	691b      	ldr	r3, [r3, #16]
 8002cc2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002cc6:	2b40      	cmp	r3, #64	; 0x40
 8002cc8:	d10e      	bne.n	8002ce8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	68db      	ldr	r3, [r3, #12]
 8002cd0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002cd4:	2b40      	cmp	r3, #64	; 0x40
 8002cd6:	d107      	bne.n	8002ce8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002ce0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002ce2:	6878      	ldr	r0, [r7, #4]
 8002ce4:	f000 f8f9 	bl	8002eda <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	691b      	ldr	r3, [r3, #16]
 8002cee:	f003 0320 	and.w	r3, r3, #32
 8002cf2:	2b20      	cmp	r3, #32
 8002cf4:	d10e      	bne.n	8002d14 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	68db      	ldr	r3, [r3, #12]
 8002cfc:	f003 0320 	and.w	r3, r3, #32
 8002d00:	2b20      	cmp	r3, #32
 8002d02:	d107      	bne.n	8002d14 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f06f 0220 	mvn.w	r2, #32
 8002d0c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002d0e:	6878      	ldr	r0, [r7, #4]
 8002d10:	f000 fa32 	bl	8003178 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002d14:	bf00      	nop
 8002d16:	3708      	adds	r7, #8
 8002d18:	46bd      	mov	sp, r7
 8002d1a:	bd80      	pop	{r7, pc}

08002d1c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	b084      	sub	sp, #16
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	6078      	str	r0, [r7, #4]
 8002d24:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d2c:	2b01      	cmp	r3, #1
 8002d2e:	d101      	bne.n	8002d34 <HAL_TIM_ConfigClockSource+0x18>
 8002d30:	2302      	movs	r3, #2
 8002d32:	e0b3      	b.n	8002e9c <HAL_TIM_ConfigClockSource+0x180>
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	2201      	movs	r2, #1
 8002d38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	2202      	movs	r2, #2
 8002d40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	689b      	ldr	r3, [r3, #8]
 8002d4a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002d52:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002d5a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	68fa      	ldr	r2, [r7, #12]
 8002d62:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002d64:	683b      	ldr	r3, [r7, #0]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002d6c:	d03e      	beq.n	8002dec <HAL_TIM_ConfigClockSource+0xd0>
 8002d6e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002d72:	f200 8087 	bhi.w	8002e84 <HAL_TIM_ConfigClockSource+0x168>
 8002d76:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002d7a:	f000 8085 	beq.w	8002e88 <HAL_TIM_ConfigClockSource+0x16c>
 8002d7e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002d82:	d87f      	bhi.n	8002e84 <HAL_TIM_ConfigClockSource+0x168>
 8002d84:	2b70      	cmp	r3, #112	; 0x70
 8002d86:	d01a      	beq.n	8002dbe <HAL_TIM_ConfigClockSource+0xa2>
 8002d88:	2b70      	cmp	r3, #112	; 0x70
 8002d8a:	d87b      	bhi.n	8002e84 <HAL_TIM_ConfigClockSource+0x168>
 8002d8c:	2b60      	cmp	r3, #96	; 0x60
 8002d8e:	d050      	beq.n	8002e32 <HAL_TIM_ConfigClockSource+0x116>
 8002d90:	2b60      	cmp	r3, #96	; 0x60
 8002d92:	d877      	bhi.n	8002e84 <HAL_TIM_ConfigClockSource+0x168>
 8002d94:	2b50      	cmp	r3, #80	; 0x50
 8002d96:	d03c      	beq.n	8002e12 <HAL_TIM_ConfigClockSource+0xf6>
 8002d98:	2b50      	cmp	r3, #80	; 0x50
 8002d9a:	d873      	bhi.n	8002e84 <HAL_TIM_ConfigClockSource+0x168>
 8002d9c:	2b40      	cmp	r3, #64	; 0x40
 8002d9e:	d058      	beq.n	8002e52 <HAL_TIM_ConfigClockSource+0x136>
 8002da0:	2b40      	cmp	r3, #64	; 0x40
 8002da2:	d86f      	bhi.n	8002e84 <HAL_TIM_ConfigClockSource+0x168>
 8002da4:	2b30      	cmp	r3, #48	; 0x30
 8002da6:	d064      	beq.n	8002e72 <HAL_TIM_ConfigClockSource+0x156>
 8002da8:	2b30      	cmp	r3, #48	; 0x30
 8002daa:	d86b      	bhi.n	8002e84 <HAL_TIM_ConfigClockSource+0x168>
 8002dac:	2b20      	cmp	r3, #32
 8002dae:	d060      	beq.n	8002e72 <HAL_TIM_ConfigClockSource+0x156>
 8002db0:	2b20      	cmp	r3, #32
 8002db2:	d867      	bhi.n	8002e84 <HAL_TIM_ConfigClockSource+0x168>
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d05c      	beq.n	8002e72 <HAL_TIM_ConfigClockSource+0x156>
 8002db8:	2b10      	cmp	r3, #16
 8002dba:	d05a      	beq.n	8002e72 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8002dbc:	e062      	b.n	8002e84 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	6818      	ldr	r0, [r3, #0]
 8002dc2:	683b      	ldr	r3, [r7, #0]
 8002dc4:	6899      	ldr	r1, [r3, #8]
 8002dc6:	683b      	ldr	r3, [r7, #0]
 8002dc8:	685a      	ldr	r2, [r3, #4]
 8002dca:	683b      	ldr	r3, [r7, #0]
 8002dcc:	68db      	ldr	r3, [r3, #12]
 8002dce:	f000 f95c 	bl	800308a <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	689b      	ldr	r3, [r3, #8]
 8002dd8:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002de0:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	68fa      	ldr	r2, [r7, #12]
 8002de8:	609a      	str	r2, [r3, #8]
      break;
 8002dea:	e04e      	b.n	8002e8a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	6818      	ldr	r0, [r3, #0]
 8002df0:	683b      	ldr	r3, [r7, #0]
 8002df2:	6899      	ldr	r1, [r3, #8]
 8002df4:	683b      	ldr	r3, [r7, #0]
 8002df6:	685a      	ldr	r2, [r3, #4]
 8002df8:	683b      	ldr	r3, [r7, #0]
 8002dfa:	68db      	ldr	r3, [r3, #12]
 8002dfc:	f000 f945 	bl	800308a <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	689a      	ldr	r2, [r3, #8]
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002e0e:	609a      	str	r2, [r3, #8]
      break;
 8002e10:	e03b      	b.n	8002e8a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	6818      	ldr	r0, [r3, #0]
 8002e16:	683b      	ldr	r3, [r7, #0]
 8002e18:	6859      	ldr	r1, [r3, #4]
 8002e1a:	683b      	ldr	r3, [r7, #0]
 8002e1c:	68db      	ldr	r3, [r3, #12]
 8002e1e:	461a      	mov	r2, r3
 8002e20:	f000 f8bc 	bl	8002f9c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	2150      	movs	r1, #80	; 0x50
 8002e2a:	4618      	mov	r0, r3
 8002e2c:	f000 f913 	bl	8003056 <TIM_ITRx_SetConfig>
      break;
 8002e30:	e02b      	b.n	8002e8a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	6818      	ldr	r0, [r3, #0]
 8002e36:	683b      	ldr	r3, [r7, #0]
 8002e38:	6859      	ldr	r1, [r3, #4]
 8002e3a:	683b      	ldr	r3, [r7, #0]
 8002e3c:	68db      	ldr	r3, [r3, #12]
 8002e3e:	461a      	mov	r2, r3
 8002e40:	f000 f8da 	bl	8002ff8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	2160      	movs	r1, #96	; 0x60
 8002e4a:	4618      	mov	r0, r3
 8002e4c:	f000 f903 	bl	8003056 <TIM_ITRx_SetConfig>
      break;
 8002e50:	e01b      	b.n	8002e8a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	6818      	ldr	r0, [r3, #0]
 8002e56:	683b      	ldr	r3, [r7, #0]
 8002e58:	6859      	ldr	r1, [r3, #4]
 8002e5a:	683b      	ldr	r3, [r7, #0]
 8002e5c:	68db      	ldr	r3, [r3, #12]
 8002e5e:	461a      	mov	r2, r3
 8002e60:	f000 f89c 	bl	8002f9c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	2140      	movs	r1, #64	; 0x40
 8002e6a:	4618      	mov	r0, r3
 8002e6c:	f000 f8f3 	bl	8003056 <TIM_ITRx_SetConfig>
      break;
 8002e70:	e00b      	b.n	8002e8a <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681a      	ldr	r2, [r3, #0]
 8002e76:	683b      	ldr	r3, [r7, #0]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	4619      	mov	r1, r3
 8002e7c:	4610      	mov	r0, r2
 8002e7e:	f000 f8ea 	bl	8003056 <TIM_ITRx_SetConfig>
        break;
 8002e82:	e002      	b.n	8002e8a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002e84:	bf00      	nop
 8002e86:	e000      	b.n	8002e8a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002e88:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	2201      	movs	r2, #1
 8002e8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	2200      	movs	r2, #0
 8002e96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002e9a:	2300      	movs	r3, #0
}
 8002e9c:	4618      	mov	r0, r3
 8002e9e:	3710      	adds	r7, #16
 8002ea0:	46bd      	mov	sp, r7
 8002ea2:	bd80      	pop	{r7, pc}

08002ea4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002ea4:	b480      	push	{r7}
 8002ea6:	b083      	sub	sp, #12
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002eac:	bf00      	nop
 8002eae:	370c      	adds	r7, #12
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	bc80      	pop	{r7}
 8002eb4:	4770      	bx	lr

08002eb6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002eb6:	b480      	push	{r7}
 8002eb8:	b083      	sub	sp, #12
 8002eba:	af00      	add	r7, sp, #0
 8002ebc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002ebe:	bf00      	nop
 8002ec0:	370c      	adds	r7, #12
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	bc80      	pop	{r7}
 8002ec6:	4770      	bx	lr

08002ec8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002ec8:	b480      	push	{r7}
 8002eca:	b083      	sub	sp, #12
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002ed0:	bf00      	nop
 8002ed2:	370c      	adds	r7, #12
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	bc80      	pop	{r7}
 8002ed8:	4770      	bx	lr

08002eda <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002eda:	b480      	push	{r7}
 8002edc:	b083      	sub	sp, #12
 8002ede:	af00      	add	r7, sp, #0
 8002ee0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002ee2:	bf00      	nop
 8002ee4:	370c      	adds	r7, #12
 8002ee6:	46bd      	mov	sp, r7
 8002ee8:	bc80      	pop	{r7}
 8002eea:	4770      	bx	lr

08002eec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002eec:	b480      	push	{r7}
 8002eee:	b085      	sub	sp, #20
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	6078      	str	r0, [r7, #4]
 8002ef4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	4a25      	ldr	r2, [pc, #148]	; (8002f94 <TIM_Base_SetConfig+0xa8>)
 8002f00:	4293      	cmp	r3, r2
 8002f02:	d007      	beq.n	8002f14 <TIM_Base_SetConfig+0x28>
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f0a:	d003      	beq.n	8002f14 <TIM_Base_SetConfig+0x28>
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	4a22      	ldr	r2, [pc, #136]	; (8002f98 <TIM_Base_SetConfig+0xac>)
 8002f10:	4293      	cmp	r3, r2
 8002f12:	d108      	bne.n	8002f26 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002f1a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002f1c:	683b      	ldr	r3, [r7, #0]
 8002f1e:	685b      	ldr	r3, [r3, #4]
 8002f20:	68fa      	ldr	r2, [r7, #12]
 8002f22:	4313      	orrs	r3, r2
 8002f24:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	4a1a      	ldr	r2, [pc, #104]	; (8002f94 <TIM_Base_SetConfig+0xa8>)
 8002f2a:	4293      	cmp	r3, r2
 8002f2c:	d007      	beq.n	8002f3e <TIM_Base_SetConfig+0x52>
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f34:	d003      	beq.n	8002f3e <TIM_Base_SetConfig+0x52>
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	4a17      	ldr	r2, [pc, #92]	; (8002f98 <TIM_Base_SetConfig+0xac>)
 8002f3a:	4293      	cmp	r3, r2
 8002f3c:	d108      	bne.n	8002f50 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002f44:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002f46:	683b      	ldr	r3, [r7, #0]
 8002f48:	68db      	ldr	r3, [r3, #12]
 8002f4a:	68fa      	ldr	r2, [r7, #12]
 8002f4c:	4313      	orrs	r3, r2
 8002f4e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002f56:	683b      	ldr	r3, [r7, #0]
 8002f58:	695b      	ldr	r3, [r3, #20]
 8002f5a:	4313      	orrs	r3, r2
 8002f5c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	68fa      	ldr	r2, [r7, #12]
 8002f62:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002f64:	683b      	ldr	r3, [r7, #0]
 8002f66:	689a      	ldr	r2, [r3, #8]
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002f6c:	683b      	ldr	r3, [r7, #0]
 8002f6e:	681a      	ldr	r2, [r3, #0]
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	4a07      	ldr	r2, [pc, #28]	; (8002f94 <TIM_Base_SetConfig+0xa8>)
 8002f78:	4293      	cmp	r3, r2
 8002f7a:	d103      	bne.n	8002f84 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002f7c:	683b      	ldr	r3, [r7, #0]
 8002f7e:	691a      	ldr	r2, [r3, #16]
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	2201      	movs	r2, #1
 8002f88:	615a      	str	r2, [r3, #20]
}
 8002f8a:	bf00      	nop
 8002f8c:	3714      	adds	r7, #20
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	bc80      	pop	{r7}
 8002f92:	4770      	bx	lr
 8002f94:	40012c00 	.word	0x40012c00
 8002f98:	40000400 	.word	0x40000400

08002f9c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002f9c:	b480      	push	{r7}
 8002f9e:	b087      	sub	sp, #28
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	60f8      	str	r0, [r7, #12]
 8002fa4:	60b9      	str	r1, [r7, #8]
 8002fa6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	6a1b      	ldr	r3, [r3, #32]
 8002fac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	6a1b      	ldr	r3, [r3, #32]
 8002fb2:	f023 0201 	bic.w	r2, r3, #1
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	699b      	ldr	r3, [r3, #24]
 8002fbe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002fc0:	693b      	ldr	r3, [r7, #16]
 8002fc2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002fc6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	011b      	lsls	r3, r3, #4
 8002fcc:	693a      	ldr	r2, [r7, #16]
 8002fce:	4313      	orrs	r3, r2
 8002fd0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002fd2:	697b      	ldr	r3, [r7, #20]
 8002fd4:	f023 030a 	bic.w	r3, r3, #10
 8002fd8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002fda:	697a      	ldr	r2, [r7, #20]
 8002fdc:	68bb      	ldr	r3, [r7, #8]
 8002fde:	4313      	orrs	r3, r2
 8002fe0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	693a      	ldr	r2, [r7, #16]
 8002fe6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	697a      	ldr	r2, [r7, #20]
 8002fec:	621a      	str	r2, [r3, #32]
}
 8002fee:	bf00      	nop
 8002ff0:	371c      	adds	r7, #28
 8002ff2:	46bd      	mov	sp, r7
 8002ff4:	bc80      	pop	{r7}
 8002ff6:	4770      	bx	lr

08002ff8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002ff8:	b480      	push	{r7}
 8002ffa:	b087      	sub	sp, #28
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	60f8      	str	r0, [r7, #12]
 8003000:	60b9      	str	r1, [r7, #8]
 8003002:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	6a1b      	ldr	r3, [r3, #32]
 8003008:	f023 0210 	bic.w	r2, r3, #16
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	699b      	ldr	r3, [r3, #24]
 8003014:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	6a1b      	ldr	r3, [r3, #32]
 800301a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800301c:	697b      	ldr	r3, [r7, #20]
 800301e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003022:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	031b      	lsls	r3, r3, #12
 8003028:	697a      	ldr	r2, [r7, #20]
 800302a:	4313      	orrs	r3, r2
 800302c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800302e:	693b      	ldr	r3, [r7, #16]
 8003030:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003034:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003036:	68bb      	ldr	r3, [r7, #8]
 8003038:	011b      	lsls	r3, r3, #4
 800303a:	693a      	ldr	r2, [r7, #16]
 800303c:	4313      	orrs	r3, r2
 800303e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	697a      	ldr	r2, [r7, #20]
 8003044:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	693a      	ldr	r2, [r7, #16]
 800304a:	621a      	str	r2, [r3, #32]
}
 800304c:	bf00      	nop
 800304e:	371c      	adds	r7, #28
 8003050:	46bd      	mov	sp, r7
 8003052:	bc80      	pop	{r7}
 8003054:	4770      	bx	lr

08003056 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003056:	b480      	push	{r7}
 8003058:	b085      	sub	sp, #20
 800305a:	af00      	add	r7, sp, #0
 800305c:	6078      	str	r0, [r7, #4]
 800305e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	689b      	ldr	r3, [r3, #8]
 8003064:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800306c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800306e:	683a      	ldr	r2, [r7, #0]
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	4313      	orrs	r3, r2
 8003074:	f043 0307 	orr.w	r3, r3, #7
 8003078:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	68fa      	ldr	r2, [r7, #12]
 800307e:	609a      	str	r2, [r3, #8]
}
 8003080:	bf00      	nop
 8003082:	3714      	adds	r7, #20
 8003084:	46bd      	mov	sp, r7
 8003086:	bc80      	pop	{r7}
 8003088:	4770      	bx	lr

0800308a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800308a:	b480      	push	{r7}
 800308c:	b087      	sub	sp, #28
 800308e:	af00      	add	r7, sp, #0
 8003090:	60f8      	str	r0, [r7, #12]
 8003092:	60b9      	str	r1, [r7, #8]
 8003094:	607a      	str	r2, [r7, #4]
 8003096:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	689b      	ldr	r3, [r3, #8]
 800309c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800309e:	697b      	ldr	r3, [r7, #20]
 80030a0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80030a4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80030a6:	683b      	ldr	r3, [r7, #0]
 80030a8:	021a      	lsls	r2, r3, #8
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	431a      	orrs	r2, r3
 80030ae:	68bb      	ldr	r3, [r7, #8]
 80030b0:	4313      	orrs	r3, r2
 80030b2:	697a      	ldr	r2, [r7, #20]
 80030b4:	4313      	orrs	r3, r2
 80030b6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	697a      	ldr	r2, [r7, #20]
 80030bc:	609a      	str	r2, [r3, #8]
}
 80030be:	bf00      	nop
 80030c0:	371c      	adds	r7, #28
 80030c2:	46bd      	mov	sp, r7
 80030c4:	bc80      	pop	{r7}
 80030c6:	4770      	bx	lr

080030c8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80030c8:	b480      	push	{r7}
 80030ca:	b085      	sub	sp, #20
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	6078      	str	r0, [r7, #4]
 80030d0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80030d8:	2b01      	cmp	r3, #1
 80030da:	d101      	bne.n	80030e0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80030dc:	2302      	movs	r3, #2
 80030de:	e041      	b.n	8003164 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	2201      	movs	r2, #1
 80030e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	2202      	movs	r2, #2
 80030ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	685b      	ldr	r3, [r3, #4]
 80030f6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	689b      	ldr	r3, [r3, #8]
 80030fe:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003106:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003108:	683b      	ldr	r3, [r7, #0]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	68fa      	ldr	r2, [r7, #12]
 800310e:	4313      	orrs	r3, r2
 8003110:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	68fa      	ldr	r2, [r7, #12]
 8003118:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	4a14      	ldr	r2, [pc, #80]	; (8003170 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8003120:	4293      	cmp	r3, r2
 8003122:	d009      	beq.n	8003138 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800312c:	d004      	beq.n	8003138 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	4a10      	ldr	r2, [pc, #64]	; (8003174 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8003134:	4293      	cmp	r3, r2
 8003136:	d10c      	bne.n	8003152 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003138:	68bb      	ldr	r3, [r7, #8]
 800313a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800313e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003140:	683b      	ldr	r3, [r7, #0]
 8003142:	685b      	ldr	r3, [r3, #4]
 8003144:	68ba      	ldr	r2, [r7, #8]
 8003146:	4313      	orrs	r3, r2
 8003148:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	68ba      	ldr	r2, [r7, #8]
 8003150:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	2201      	movs	r2, #1
 8003156:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	2200      	movs	r2, #0
 800315e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003162:	2300      	movs	r3, #0
}
 8003164:	4618      	mov	r0, r3
 8003166:	3714      	adds	r7, #20
 8003168:	46bd      	mov	sp, r7
 800316a:	bc80      	pop	{r7}
 800316c:	4770      	bx	lr
 800316e:	bf00      	nop
 8003170:	40012c00 	.word	0x40012c00
 8003174:	40000400 	.word	0x40000400

08003178 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003178:	b480      	push	{r7}
 800317a:	b083      	sub	sp, #12
 800317c:	af00      	add	r7, sp, #0
 800317e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003180:	bf00      	nop
 8003182:	370c      	adds	r7, #12
 8003184:	46bd      	mov	sp, r7
 8003186:	bc80      	pop	{r7}
 8003188:	4770      	bx	lr

0800318a <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800318a:	b480      	push	{r7}
 800318c:	b083      	sub	sp, #12
 800318e:	af00      	add	r7, sp, #0
 8003190:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003192:	bf00      	nop
 8003194:	370c      	adds	r7, #12
 8003196:	46bd      	mov	sp, r7
 8003198:	bc80      	pop	{r7}
 800319a:	4770      	bx	lr

0800319c <__libc_init_array>:
 800319c:	b570      	push	{r4, r5, r6, lr}
 800319e:	2600      	movs	r6, #0
 80031a0:	4d0c      	ldr	r5, [pc, #48]	; (80031d4 <__libc_init_array+0x38>)
 80031a2:	4c0d      	ldr	r4, [pc, #52]	; (80031d8 <__libc_init_array+0x3c>)
 80031a4:	1b64      	subs	r4, r4, r5
 80031a6:	10a4      	asrs	r4, r4, #2
 80031a8:	42a6      	cmp	r6, r4
 80031aa:	d109      	bne.n	80031c0 <__libc_init_array+0x24>
 80031ac:	f000 f822 	bl	80031f4 <_init>
 80031b0:	2600      	movs	r6, #0
 80031b2:	4d0a      	ldr	r5, [pc, #40]	; (80031dc <__libc_init_array+0x40>)
 80031b4:	4c0a      	ldr	r4, [pc, #40]	; (80031e0 <__libc_init_array+0x44>)
 80031b6:	1b64      	subs	r4, r4, r5
 80031b8:	10a4      	asrs	r4, r4, #2
 80031ba:	42a6      	cmp	r6, r4
 80031bc:	d105      	bne.n	80031ca <__libc_init_array+0x2e>
 80031be:	bd70      	pop	{r4, r5, r6, pc}
 80031c0:	f855 3b04 	ldr.w	r3, [r5], #4
 80031c4:	4798      	blx	r3
 80031c6:	3601      	adds	r6, #1
 80031c8:	e7ee      	b.n	80031a8 <__libc_init_array+0xc>
 80031ca:	f855 3b04 	ldr.w	r3, [r5], #4
 80031ce:	4798      	blx	r3
 80031d0:	3601      	adds	r6, #1
 80031d2:	e7f2      	b.n	80031ba <__libc_init_array+0x1e>
 80031d4:	0800322c 	.word	0x0800322c
 80031d8:	0800322c 	.word	0x0800322c
 80031dc:	0800322c 	.word	0x0800322c
 80031e0:	08003230 	.word	0x08003230

080031e4 <memset>:
 80031e4:	4603      	mov	r3, r0
 80031e6:	4402      	add	r2, r0
 80031e8:	4293      	cmp	r3, r2
 80031ea:	d100      	bne.n	80031ee <memset+0xa>
 80031ec:	4770      	bx	lr
 80031ee:	f803 1b01 	strb.w	r1, [r3], #1
 80031f2:	e7f9      	b.n	80031e8 <memset+0x4>

080031f4 <_init>:
 80031f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80031f6:	bf00      	nop
 80031f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80031fa:	bc08      	pop	{r3}
 80031fc:	469e      	mov	lr, r3
 80031fe:	4770      	bx	lr

08003200 <_fini>:
 8003200:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003202:	bf00      	nop
 8003204:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003206:	bc08      	pop	{r3}
 8003208:	469e      	mov	lr, r3
 800320a:	4770      	bx	lr
