
STM32F407VGT6_CAN_Sniffer_Only_Receiving_RTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
<<<<<<< HEAD
  1 .text         0000419c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  0800432c  0800432c  0000532c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004344  08004344  0000600c  2**0
                  CONTENTS
  4 .ARM          00000008  08004344  08004344  00005344  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800434c  0800434c  0000600c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800434c  0800434c  0000534c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004350  08004350  00005350  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08004354  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000600c  2**0
                  CONTENTS
 10 .bss          000001e0  2000000c  2000000c  0000600c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200001ec  200001ec  0000600c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000600c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000f526  00000000  00000000  0000603c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002732  00000000  00000000  00015562  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000fb0  00000000  00000000  00017c98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000c03  00000000  00000000  00018c48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00003411  00000000  00000000  0001984b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000ffcd  00000000  00000000  0001cc5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d4d38  00000000  00000000  0002cc29  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00101961  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000041c4  00000000  00000000  001019a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 000000ae  00000000  00000000  00105b68  2**0
=======
  1 .text         000079f4  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000184  08007b84  08007b84  00008b84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007d08  08007d08  00009064  2**0
                  CONTENTS
  4 .ARM          00000008  08007d08  08007d08  00008d08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007d10  08007d10  00009064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007d10  08007d10  00008d10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007d14  08007d14  00008d14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000064  20000000  08007d18  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00009064  2**0
                  CONTENTS
 10 .bss          00004230  20000064  20000064  00009064  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20004294  20004294  00009064  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00009064  2**0
                  CONTENTS, READONLY
 13 .debug_info   000132f3  00000000  00000000  00009094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003211  00000000  00000000  0001c387  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001320  00000000  00000000  0001f598  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000e9d  00000000  00000000  000208b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023868  00000000  00000000  00021755  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00013ee1  00000000  00000000  00044fbd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d61c0  00000000  00000000  00058e9e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0012f05e  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000054ec  00000000  00000000  0012f0a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 000000ae  00000000  00000000  00134590  2**0
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
<<<<<<< HEAD
 80001a8:	2000000c 	.word	0x2000000c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004314 	.word	0x08004314
=======
 80001a8:	20000064 	.word	0x20000064
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007b6c 	.word	0x08007b6c
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
<<<<<<< HEAD
 80001c8:	20000010 	.word	0x20000010
 80001cc:	08004314 	.word	0x08004314

080001d0 <__aeabi_uldivmod>:
 80001d0:	b953      	cbnz	r3, 80001e8 <__aeabi_uldivmod+0x18>
 80001d2:	b94a      	cbnz	r2, 80001e8 <__aeabi_uldivmod+0x18>
 80001d4:	2900      	cmp	r1, #0
 80001d6:	bf08      	it	eq
 80001d8:	2800      	cmpeq	r0, #0
 80001da:	bf1c      	itt	ne
 80001dc:	f04f 31ff 	movne.w	r1, #4294967295
 80001e0:	f04f 30ff 	movne.w	r0, #4294967295
 80001e4:	f000 b96a 	b.w	80004bc <__aeabi_idiv0>
 80001e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f0:	f000 f806 	bl	8000200 <__udivmoddi4>
 80001f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001fc:	b004      	add	sp, #16
 80001fe:	4770      	bx	lr

08000200 <__udivmoddi4>:
 8000200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000204:	9d08      	ldr	r5, [sp, #32]
 8000206:	460c      	mov	r4, r1
 8000208:	2b00      	cmp	r3, #0
 800020a:	d14e      	bne.n	80002aa <__udivmoddi4+0xaa>
 800020c:	4694      	mov	ip, r2
 800020e:	458c      	cmp	ip, r1
 8000210:	4686      	mov	lr, r0
 8000212:	fab2 f282 	clz	r2, r2
 8000216:	d962      	bls.n	80002de <__udivmoddi4+0xde>
 8000218:	b14a      	cbz	r2, 800022e <__udivmoddi4+0x2e>
 800021a:	f1c2 0320 	rsb	r3, r2, #32
 800021e:	4091      	lsls	r1, r2
 8000220:	fa20 f303 	lsr.w	r3, r0, r3
 8000224:	fa0c fc02 	lsl.w	ip, ip, r2
 8000228:	4319      	orrs	r1, r3
 800022a:	fa00 fe02 	lsl.w	lr, r0, r2
 800022e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000232:	fa1f f68c 	uxth.w	r6, ip
 8000236:	fbb1 f4f7 	udiv	r4, r1, r7
 800023a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800023e:	fb07 1114 	mls	r1, r7, r4, r1
 8000242:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000246:	fb04 f106 	mul.w	r1, r4, r6
 800024a:	4299      	cmp	r1, r3
 800024c:	d90a      	bls.n	8000264 <__udivmoddi4+0x64>
 800024e:	eb1c 0303 	adds.w	r3, ip, r3
 8000252:	f104 30ff 	add.w	r0, r4, #4294967295
 8000256:	f080 8112 	bcs.w	800047e <__udivmoddi4+0x27e>
 800025a:	4299      	cmp	r1, r3
 800025c:	f240 810f 	bls.w	800047e <__udivmoddi4+0x27e>
 8000260:	3c02      	subs	r4, #2
 8000262:	4463      	add	r3, ip
 8000264:	1a59      	subs	r1, r3, r1
 8000266:	fa1f f38e 	uxth.w	r3, lr
 800026a:	fbb1 f0f7 	udiv	r0, r1, r7
 800026e:	fb07 1110 	mls	r1, r7, r0, r1
 8000272:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000276:	fb00 f606 	mul.w	r6, r0, r6
 800027a:	429e      	cmp	r6, r3
 800027c:	d90a      	bls.n	8000294 <__udivmoddi4+0x94>
 800027e:	eb1c 0303 	adds.w	r3, ip, r3
 8000282:	f100 31ff 	add.w	r1, r0, #4294967295
 8000286:	f080 80fc 	bcs.w	8000482 <__udivmoddi4+0x282>
 800028a:	429e      	cmp	r6, r3
 800028c:	f240 80f9 	bls.w	8000482 <__udivmoddi4+0x282>
 8000290:	4463      	add	r3, ip
 8000292:	3802      	subs	r0, #2
 8000294:	1b9b      	subs	r3, r3, r6
 8000296:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800029a:	2100      	movs	r1, #0
 800029c:	b11d      	cbz	r5, 80002a6 <__udivmoddi4+0xa6>
 800029e:	40d3      	lsrs	r3, r2
 80002a0:	2200      	movs	r2, #0
 80002a2:	e9c5 3200 	strd	r3, r2, [r5]
 80002a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002aa:	428b      	cmp	r3, r1
 80002ac:	d905      	bls.n	80002ba <__udivmoddi4+0xba>
 80002ae:	b10d      	cbz	r5, 80002b4 <__udivmoddi4+0xb4>
 80002b0:	e9c5 0100 	strd	r0, r1, [r5]
 80002b4:	2100      	movs	r1, #0
 80002b6:	4608      	mov	r0, r1
 80002b8:	e7f5      	b.n	80002a6 <__udivmoddi4+0xa6>
 80002ba:	fab3 f183 	clz	r1, r3
 80002be:	2900      	cmp	r1, #0
 80002c0:	d146      	bne.n	8000350 <__udivmoddi4+0x150>
 80002c2:	42a3      	cmp	r3, r4
 80002c4:	d302      	bcc.n	80002cc <__udivmoddi4+0xcc>
 80002c6:	4290      	cmp	r0, r2
 80002c8:	f0c0 80f0 	bcc.w	80004ac <__udivmoddi4+0x2ac>
 80002cc:	1a86      	subs	r6, r0, r2
 80002ce:	eb64 0303 	sbc.w	r3, r4, r3
 80002d2:	2001      	movs	r0, #1
 80002d4:	2d00      	cmp	r5, #0
 80002d6:	d0e6      	beq.n	80002a6 <__udivmoddi4+0xa6>
 80002d8:	e9c5 6300 	strd	r6, r3, [r5]
 80002dc:	e7e3      	b.n	80002a6 <__udivmoddi4+0xa6>
 80002de:	2a00      	cmp	r2, #0
 80002e0:	f040 8090 	bne.w	8000404 <__udivmoddi4+0x204>
 80002e4:	eba1 040c 	sub.w	r4, r1, ip
 80002e8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002ec:	fa1f f78c 	uxth.w	r7, ip
 80002f0:	2101      	movs	r1, #1
 80002f2:	fbb4 f6f8 	udiv	r6, r4, r8
 80002f6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002fa:	fb08 4416 	mls	r4, r8, r6, r4
 80002fe:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000302:	fb07 f006 	mul.w	r0, r7, r6
 8000306:	4298      	cmp	r0, r3
 8000308:	d908      	bls.n	800031c <__udivmoddi4+0x11c>
 800030a:	eb1c 0303 	adds.w	r3, ip, r3
 800030e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000312:	d202      	bcs.n	800031a <__udivmoddi4+0x11a>
 8000314:	4298      	cmp	r0, r3
 8000316:	f200 80cd 	bhi.w	80004b4 <__udivmoddi4+0x2b4>
 800031a:	4626      	mov	r6, r4
 800031c:	1a1c      	subs	r4, r3, r0
 800031e:	fa1f f38e 	uxth.w	r3, lr
 8000322:	fbb4 f0f8 	udiv	r0, r4, r8
 8000326:	fb08 4410 	mls	r4, r8, r0, r4
 800032a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800032e:	fb00 f707 	mul.w	r7, r0, r7
 8000332:	429f      	cmp	r7, r3
 8000334:	d908      	bls.n	8000348 <__udivmoddi4+0x148>
 8000336:	eb1c 0303 	adds.w	r3, ip, r3
 800033a:	f100 34ff 	add.w	r4, r0, #4294967295
 800033e:	d202      	bcs.n	8000346 <__udivmoddi4+0x146>
 8000340:	429f      	cmp	r7, r3
 8000342:	f200 80b0 	bhi.w	80004a6 <__udivmoddi4+0x2a6>
 8000346:	4620      	mov	r0, r4
 8000348:	1bdb      	subs	r3, r3, r7
 800034a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800034e:	e7a5      	b.n	800029c <__udivmoddi4+0x9c>
 8000350:	f1c1 0620 	rsb	r6, r1, #32
 8000354:	408b      	lsls	r3, r1
 8000356:	fa22 f706 	lsr.w	r7, r2, r6
 800035a:	431f      	orrs	r7, r3
 800035c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000360:	fa04 f301 	lsl.w	r3, r4, r1
 8000364:	ea43 030c 	orr.w	r3, r3, ip
 8000368:	40f4      	lsrs	r4, r6
 800036a:	fa00 f801 	lsl.w	r8, r0, r1
 800036e:	0c38      	lsrs	r0, r7, #16
 8000370:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000374:	fbb4 fef0 	udiv	lr, r4, r0
 8000378:	fa1f fc87 	uxth.w	ip, r7
 800037c:	fb00 441e 	mls	r4, r0, lr, r4
 8000380:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000384:	fb0e f90c 	mul.w	r9, lr, ip
 8000388:	45a1      	cmp	r9, r4
 800038a:	fa02 f201 	lsl.w	r2, r2, r1
 800038e:	d90a      	bls.n	80003a6 <__udivmoddi4+0x1a6>
 8000390:	193c      	adds	r4, r7, r4
 8000392:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000396:	f080 8084 	bcs.w	80004a2 <__udivmoddi4+0x2a2>
 800039a:	45a1      	cmp	r9, r4
 800039c:	f240 8081 	bls.w	80004a2 <__udivmoddi4+0x2a2>
 80003a0:	f1ae 0e02 	sub.w	lr, lr, #2
 80003a4:	443c      	add	r4, r7
 80003a6:	eba4 0409 	sub.w	r4, r4, r9
 80003aa:	fa1f f983 	uxth.w	r9, r3
 80003ae:	fbb4 f3f0 	udiv	r3, r4, r0
 80003b2:	fb00 4413 	mls	r4, r0, r3, r4
 80003b6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003ba:	fb03 fc0c 	mul.w	ip, r3, ip
 80003be:	45a4      	cmp	ip, r4
 80003c0:	d907      	bls.n	80003d2 <__udivmoddi4+0x1d2>
 80003c2:	193c      	adds	r4, r7, r4
 80003c4:	f103 30ff 	add.w	r0, r3, #4294967295
 80003c8:	d267      	bcs.n	800049a <__udivmoddi4+0x29a>
 80003ca:	45a4      	cmp	ip, r4
 80003cc:	d965      	bls.n	800049a <__udivmoddi4+0x29a>
 80003ce:	3b02      	subs	r3, #2
 80003d0:	443c      	add	r4, r7
 80003d2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003d6:	fba0 9302 	umull	r9, r3, r0, r2
 80003da:	eba4 040c 	sub.w	r4, r4, ip
 80003de:	429c      	cmp	r4, r3
 80003e0:	46ce      	mov	lr, r9
 80003e2:	469c      	mov	ip, r3
 80003e4:	d351      	bcc.n	800048a <__udivmoddi4+0x28a>
 80003e6:	d04e      	beq.n	8000486 <__udivmoddi4+0x286>
 80003e8:	b155      	cbz	r5, 8000400 <__udivmoddi4+0x200>
 80003ea:	ebb8 030e 	subs.w	r3, r8, lr
 80003ee:	eb64 040c 	sbc.w	r4, r4, ip
 80003f2:	fa04 f606 	lsl.w	r6, r4, r6
 80003f6:	40cb      	lsrs	r3, r1
 80003f8:	431e      	orrs	r6, r3
 80003fa:	40cc      	lsrs	r4, r1
 80003fc:	e9c5 6400 	strd	r6, r4, [r5]
 8000400:	2100      	movs	r1, #0
 8000402:	e750      	b.n	80002a6 <__udivmoddi4+0xa6>
 8000404:	f1c2 0320 	rsb	r3, r2, #32
 8000408:	fa20 f103 	lsr.w	r1, r0, r3
 800040c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000410:	fa24 f303 	lsr.w	r3, r4, r3
 8000414:	4094      	lsls	r4, r2
 8000416:	430c      	orrs	r4, r1
 8000418:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800041c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000420:	fa1f f78c 	uxth.w	r7, ip
 8000424:	fbb3 f0f8 	udiv	r0, r3, r8
 8000428:	fb08 3110 	mls	r1, r8, r0, r3
 800042c:	0c23      	lsrs	r3, r4, #16
 800042e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000432:	fb00 f107 	mul.w	r1, r0, r7
 8000436:	4299      	cmp	r1, r3
 8000438:	d908      	bls.n	800044c <__udivmoddi4+0x24c>
 800043a:	eb1c 0303 	adds.w	r3, ip, r3
 800043e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000442:	d22c      	bcs.n	800049e <__udivmoddi4+0x29e>
 8000444:	4299      	cmp	r1, r3
 8000446:	d92a      	bls.n	800049e <__udivmoddi4+0x29e>
 8000448:	3802      	subs	r0, #2
 800044a:	4463      	add	r3, ip
 800044c:	1a5b      	subs	r3, r3, r1
 800044e:	b2a4      	uxth	r4, r4
 8000450:	fbb3 f1f8 	udiv	r1, r3, r8
 8000454:	fb08 3311 	mls	r3, r8, r1, r3
 8000458:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800045c:	fb01 f307 	mul.w	r3, r1, r7
 8000460:	42a3      	cmp	r3, r4
 8000462:	d908      	bls.n	8000476 <__udivmoddi4+0x276>
 8000464:	eb1c 0404 	adds.w	r4, ip, r4
 8000468:	f101 36ff 	add.w	r6, r1, #4294967295
 800046c:	d213      	bcs.n	8000496 <__udivmoddi4+0x296>
 800046e:	42a3      	cmp	r3, r4
 8000470:	d911      	bls.n	8000496 <__udivmoddi4+0x296>
 8000472:	3902      	subs	r1, #2
 8000474:	4464      	add	r4, ip
 8000476:	1ae4      	subs	r4, r4, r3
 8000478:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800047c:	e739      	b.n	80002f2 <__udivmoddi4+0xf2>
 800047e:	4604      	mov	r4, r0
 8000480:	e6f0      	b.n	8000264 <__udivmoddi4+0x64>
 8000482:	4608      	mov	r0, r1
 8000484:	e706      	b.n	8000294 <__udivmoddi4+0x94>
 8000486:	45c8      	cmp	r8, r9
 8000488:	d2ae      	bcs.n	80003e8 <__udivmoddi4+0x1e8>
 800048a:	ebb9 0e02 	subs.w	lr, r9, r2
 800048e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000492:	3801      	subs	r0, #1
 8000494:	e7a8      	b.n	80003e8 <__udivmoddi4+0x1e8>
 8000496:	4631      	mov	r1, r6
 8000498:	e7ed      	b.n	8000476 <__udivmoddi4+0x276>
 800049a:	4603      	mov	r3, r0
 800049c:	e799      	b.n	80003d2 <__udivmoddi4+0x1d2>
 800049e:	4630      	mov	r0, r6
 80004a0:	e7d4      	b.n	800044c <__udivmoddi4+0x24c>
 80004a2:	46d6      	mov	lr, sl
 80004a4:	e77f      	b.n	80003a6 <__udivmoddi4+0x1a6>
 80004a6:	4463      	add	r3, ip
 80004a8:	3802      	subs	r0, #2
 80004aa:	e74d      	b.n	8000348 <__udivmoddi4+0x148>
 80004ac:	4606      	mov	r6, r0
 80004ae:	4623      	mov	r3, r4
 80004b0:	4608      	mov	r0, r1
 80004b2:	e70f      	b.n	80002d4 <__udivmoddi4+0xd4>
 80004b4:	3e02      	subs	r6, #2
 80004b6:	4463      	add	r3, ip
 80004b8:	e730      	b.n	800031c <__udivmoddi4+0x11c>
 80004ba:	bf00      	nop

080004bc <__aeabi_idiv0>:
 80004bc:	4770      	bx	lr
 80004be:	bf00      	nop

080004c0 <bootLEDIndicator>:
=======
 80001c8:	20000068 	.word	0x20000068
 80001cc:	08007b6c 	.word	0x08007b6c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b96a 	b.w	800055c <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	460c      	mov	r4, r1
 80002a8:	2b00      	cmp	r3, #0
 80002aa:	d14e      	bne.n	800034a <__udivmoddi4+0xaa>
 80002ac:	4694      	mov	ip, r2
 80002ae:	458c      	cmp	ip, r1
 80002b0:	4686      	mov	lr, r0
 80002b2:	fab2 f282 	clz	r2, r2
 80002b6:	d962      	bls.n	800037e <__udivmoddi4+0xde>
 80002b8:	b14a      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002ba:	f1c2 0320 	rsb	r3, r2, #32
 80002be:	4091      	lsls	r1, r2
 80002c0:	fa20 f303 	lsr.w	r3, r0, r3
 80002c4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002c8:	4319      	orrs	r1, r3
 80002ca:	fa00 fe02 	lsl.w	lr, r0, r2
 80002ce:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002d2:	fa1f f68c 	uxth.w	r6, ip
 80002d6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002da:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002de:	fb07 1114 	mls	r1, r7, r4, r1
 80002e2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002e6:	fb04 f106 	mul.w	r1, r4, r6
 80002ea:	4299      	cmp	r1, r3
 80002ec:	d90a      	bls.n	8000304 <__udivmoddi4+0x64>
 80002ee:	eb1c 0303 	adds.w	r3, ip, r3
 80002f2:	f104 30ff 	add.w	r0, r4, #4294967295
 80002f6:	f080 8112 	bcs.w	800051e <__udivmoddi4+0x27e>
 80002fa:	4299      	cmp	r1, r3
 80002fc:	f240 810f 	bls.w	800051e <__udivmoddi4+0x27e>
 8000300:	3c02      	subs	r4, #2
 8000302:	4463      	add	r3, ip
 8000304:	1a59      	subs	r1, r3, r1
 8000306:	fa1f f38e 	uxth.w	r3, lr
 800030a:	fbb1 f0f7 	udiv	r0, r1, r7
 800030e:	fb07 1110 	mls	r1, r7, r0, r1
 8000312:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000316:	fb00 f606 	mul.w	r6, r0, r6
 800031a:	429e      	cmp	r6, r3
 800031c:	d90a      	bls.n	8000334 <__udivmoddi4+0x94>
 800031e:	eb1c 0303 	adds.w	r3, ip, r3
 8000322:	f100 31ff 	add.w	r1, r0, #4294967295
 8000326:	f080 80fc 	bcs.w	8000522 <__udivmoddi4+0x282>
 800032a:	429e      	cmp	r6, r3
 800032c:	f240 80f9 	bls.w	8000522 <__udivmoddi4+0x282>
 8000330:	4463      	add	r3, ip
 8000332:	3802      	subs	r0, #2
 8000334:	1b9b      	subs	r3, r3, r6
 8000336:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800033a:	2100      	movs	r1, #0
 800033c:	b11d      	cbz	r5, 8000346 <__udivmoddi4+0xa6>
 800033e:	40d3      	lsrs	r3, r2
 8000340:	2200      	movs	r2, #0
 8000342:	e9c5 3200 	strd	r3, r2, [r5]
 8000346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034a:	428b      	cmp	r3, r1
 800034c:	d905      	bls.n	800035a <__udivmoddi4+0xba>
 800034e:	b10d      	cbz	r5, 8000354 <__udivmoddi4+0xb4>
 8000350:	e9c5 0100 	strd	r0, r1, [r5]
 8000354:	2100      	movs	r1, #0
 8000356:	4608      	mov	r0, r1
 8000358:	e7f5      	b.n	8000346 <__udivmoddi4+0xa6>
 800035a:	fab3 f183 	clz	r1, r3
 800035e:	2900      	cmp	r1, #0
 8000360:	d146      	bne.n	80003f0 <__udivmoddi4+0x150>
 8000362:	42a3      	cmp	r3, r4
 8000364:	d302      	bcc.n	800036c <__udivmoddi4+0xcc>
 8000366:	4290      	cmp	r0, r2
 8000368:	f0c0 80f0 	bcc.w	800054c <__udivmoddi4+0x2ac>
 800036c:	1a86      	subs	r6, r0, r2
 800036e:	eb64 0303 	sbc.w	r3, r4, r3
 8000372:	2001      	movs	r0, #1
 8000374:	2d00      	cmp	r5, #0
 8000376:	d0e6      	beq.n	8000346 <__udivmoddi4+0xa6>
 8000378:	e9c5 6300 	strd	r6, r3, [r5]
 800037c:	e7e3      	b.n	8000346 <__udivmoddi4+0xa6>
 800037e:	2a00      	cmp	r2, #0
 8000380:	f040 8090 	bne.w	80004a4 <__udivmoddi4+0x204>
 8000384:	eba1 040c 	sub.w	r4, r1, ip
 8000388:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800038c:	fa1f f78c 	uxth.w	r7, ip
 8000390:	2101      	movs	r1, #1
 8000392:	fbb4 f6f8 	udiv	r6, r4, r8
 8000396:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800039a:	fb08 4416 	mls	r4, r8, r6, r4
 800039e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003a2:	fb07 f006 	mul.w	r0, r7, r6
 80003a6:	4298      	cmp	r0, r3
 80003a8:	d908      	bls.n	80003bc <__udivmoddi4+0x11c>
 80003aa:	eb1c 0303 	adds.w	r3, ip, r3
 80003ae:	f106 34ff 	add.w	r4, r6, #4294967295
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x11a>
 80003b4:	4298      	cmp	r0, r3
 80003b6:	f200 80cd 	bhi.w	8000554 <__udivmoddi4+0x2b4>
 80003ba:	4626      	mov	r6, r4
 80003bc:	1a1c      	subs	r4, r3, r0
 80003be:	fa1f f38e 	uxth.w	r3, lr
 80003c2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003c6:	fb08 4410 	mls	r4, r8, r0, r4
 80003ca:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ce:	fb00 f707 	mul.w	r7, r0, r7
 80003d2:	429f      	cmp	r7, r3
 80003d4:	d908      	bls.n	80003e8 <__udivmoddi4+0x148>
 80003d6:	eb1c 0303 	adds.w	r3, ip, r3
 80003da:	f100 34ff 	add.w	r4, r0, #4294967295
 80003de:	d202      	bcs.n	80003e6 <__udivmoddi4+0x146>
 80003e0:	429f      	cmp	r7, r3
 80003e2:	f200 80b0 	bhi.w	8000546 <__udivmoddi4+0x2a6>
 80003e6:	4620      	mov	r0, r4
 80003e8:	1bdb      	subs	r3, r3, r7
 80003ea:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003ee:	e7a5      	b.n	800033c <__udivmoddi4+0x9c>
 80003f0:	f1c1 0620 	rsb	r6, r1, #32
 80003f4:	408b      	lsls	r3, r1
 80003f6:	fa22 f706 	lsr.w	r7, r2, r6
 80003fa:	431f      	orrs	r7, r3
 80003fc:	fa20 fc06 	lsr.w	ip, r0, r6
 8000400:	fa04 f301 	lsl.w	r3, r4, r1
 8000404:	ea43 030c 	orr.w	r3, r3, ip
 8000408:	40f4      	lsrs	r4, r6
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	0c38      	lsrs	r0, r7, #16
 8000410:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000414:	fbb4 fef0 	udiv	lr, r4, r0
 8000418:	fa1f fc87 	uxth.w	ip, r7
 800041c:	fb00 441e 	mls	r4, r0, lr, r4
 8000420:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000424:	fb0e f90c 	mul.w	r9, lr, ip
 8000428:	45a1      	cmp	r9, r4
 800042a:	fa02 f201 	lsl.w	r2, r2, r1
 800042e:	d90a      	bls.n	8000446 <__udivmoddi4+0x1a6>
 8000430:	193c      	adds	r4, r7, r4
 8000432:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000436:	f080 8084 	bcs.w	8000542 <__udivmoddi4+0x2a2>
 800043a:	45a1      	cmp	r9, r4
 800043c:	f240 8081 	bls.w	8000542 <__udivmoddi4+0x2a2>
 8000440:	f1ae 0e02 	sub.w	lr, lr, #2
 8000444:	443c      	add	r4, r7
 8000446:	eba4 0409 	sub.w	r4, r4, r9
 800044a:	fa1f f983 	uxth.w	r9, r3
 800044e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000452:	fb00 4413 	mls	r4, r0, r3, r4
 8000456:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800045a:	fb03 fc0c 	mul.w	ip, r3, ip
 800045e:	45a4      	cmp	ip, r4
 8000460:	d907      	bls.n	8000472 <__udivmoddi4+0x1d2>
 8000462:	193c      	adds	r4, r7, r4
 8000464:	f103 30ff 	add.w	r0, r3, #4294967295
 8000468:	d267      	bcs.n	800053a <__udivmoddi4+0x29a>
 800046a:	45a4      	cmp	ip, r4
 800046c:	d965      	bls.n	800053a <__udivmoddi4+0x29a>
 800046e:	3b02      	subs	r3, #2
 8000470:	443c      	add	r4, r7
 8000472:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000476:	fba0 9302 	umull	r9, r3, r0, r2
 800047a:	eba4 040c 	sub.w	r4, r4, ip
 800047e:	429c      	cmp	r4, r3
 8000480:	46ce      	mov	lr, r9
 8000482:	469c      	mov	ip, r3
 8000484:	d351      	bcc.n	800052a <__udivmoddi4+0x28a>
 8000486:	d04e      	beq.n	8000526 <__udivmoddi4+0x286>
 8000488:	b155      	cbz	r5, 80004a0 <__udivmoddi4+0x200>
 800048a:	ebb8 030e 	subs.w	r3, r8, lr
 800048e:	eb64 040c 	sbc.w	r4, r4, ip
 8000492:	fa04 f606 	lsl.w	r6, r4, r6
 8000496:	40cb      	lsrs	r3, r1
 8000498:	431e      	orrs	r6, r3
 800049a:	40cc      	lsrs	r4, r1
 800049c:	e9c5 6400 	strd	r6, r4, [r5]
 80004a0:	2100      	movs	r1, #0
 80004a2:	e750      	b.n	8000346 <__udivmoddi4+0xa6>
 80004a4:	f1c2 0320 	rsb	r3, r2, #32
 80004a8:	fa20 f103 	lsr.w	r1, r0, r3
 80004ac:	fa0c fc02 	lsl.w	ip, ip, r2
 80004b0:	fa24 f303 	lsr.w	r3, r4, r3
 80004b4:	4094      	lsls	r4, r2
 80004b6:	430c      	orrs	r4, r1
 80004b8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004bc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004c0:	fa1f f78c 	uxth.w	r7, ip
 80004c4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004c8:	fb08 3110 	mls	r1, r8, r0, r3
 80004cc:	0c23      	lsrs	r3, r4, #16
 80004ce:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004d2:	fb00 f107 	mul.w	r1, r0, r7
 80004d6:	4299      	cmp	r1, r3
 80004d8:	d908      	bls.n	80004ec <__udivmoddi4+0x24c>
 80004da:	eb1c 0303 	adds.w	r3, ip, r3
 80004de:	f100 36ff 	add.w	r6, r0, #4294967295
 80004e2:	d22c      	bcs.n	800053e <__udivmoddi4+0x29e>
 80004e4:	4299      	cmp	r1, r3
 80004e6:	d92a      	bls.n	800053e <__udivmoddi4+0x29e>
 80004e8:	3802      	subs	r0, #2
 80004ea:	4463      	add	r3, ip
 80004ec:	1a5b      	subs	r3, r3, r1
 80004ee:	b2a4      	uxth	r4, r4
 80004f0:	fbb3 f1f8 	udiv	r1, r3, r8
 80004f4:	fb08 3311 	mls	r3, r8, r1, r3
 80004f8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004fc:	fb01 f307 	mul.w	r3, r1, r7
 8000500:	42a3      	cmp	r3, r4
 8000502:	d908      	bls.n	8000516 <__udivmoddi4+0x276>
 8000504:	eb1c 0404 	adds.w	r4, ip, r4
 8000508:	f101 36ff 	add.w	r6, r1, #4294967295
 800050c:	d213      	bcs.n	8000536 <__udivmoddi4+0x296>
 800050e:	42a3      	cmp	r3, r4
 8000510:	d911      	bls.n	8000536 <__udivmoddi4+0x296>
 8000512:	3902      	subs	r1, #2
 8000514:	4464      	add	r4, ip
 8000516:	1ae4      	subs	r4, r4, r3
 8000518:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800051c:	e739      	b.n	8000392 <__udivmoddi4+0xf2>
 800051e:	4604      	mov	r4, r0
 8000520:	e6f0      	b.n	8000304 <__udivmoddi4+0x64>
 8000522:	4608      	mov	r0, r1
 8000524:	e706      	b.n	8000334 <__udivmoddi4+0x94>
 8000526:	45c8      	cmp	r8, r9
 8000528:	d2ae      	bcs.n	8000488 <__udivmoddi4+0x1e8>
 800052a:	ebb9 0e02 	subs.w	lr, r9, r2
 800052e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000532:	3801      	subs	r0, #1
 8000534:	e7a8      	b.n	8000488 <__udivmoddi4+0x1e8>
 8000536:	4631      	mov	r1, r6
 8000538:	e7ed      	b.n	8000516 <__udivmoddi4+0x276>
 800053a:	4603      	mov	r3, r0
 800053c:	e799      	b.n	8000472 <__udivmoddi4+0x1d2>
 800053e:	4630      	mov	r0, r6
 8000540:	e7d4      	b.n	80004ec <__udivmoddi4+0x24c>
 8000542:	46d6      	mov	lr, sl
 8000544:	e77f      	b.n	8000446 <__udivmoddi4+0x1a6>
 8000546:	4463      	add	r3, ip
 8000548:	3802      	subs	r0, #2
 800054a:	e74d      	b.n	80003e8 <__udivmoddi4+0x148>
 800054c:	4606      	mov	r6, r0
 800054e:	4623      	mov	r3, r4
 8000550:	4608      	mov	r0, r1
 8000552:	e70f      	b.n	8000374 <__udivmoddi4+0xd4>
 8000554:	3e02      	subs	r6, #2
 8000556:	4463      	add	r3, ip
 8000558:	e730      	b.n	80003bc <__udivmoddi4+0x11c>
 800055a:	bf00      	nop

0800055c <__aeabi_idiv0>:
 800055c:	4770      	bx	lr
 800055e:	bf00      	nop

08000560 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000560:	b480      	push	{r7}
 8000562:	b085      	sub	sp, #20
 8000564:	af00      	add	r7, sp, #0
 8000566:	60f8      	str	r0, [r7, #12]
 8000568:	60b9      	str	r1, [r7, #8]
 800056a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800056c:	68fb      	ldr	r3, [r7, #12]
 800056e:	4a07      	ldr	r2, [pc, #28]	@ (800058c <vApplicationGetIdleTaskMemory+0x2c>)
 8000570:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000572:	68bb      	ldr	r3, [r7, #8]
 8000574:	4a06      	ldr	r2, [pc, #24]	@ (8000590 <vApplicationGetIdleTaskMemory+0x30>)
 8000576:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000578:	687b      	ldr	r3, [r7, #4]
 800057a:	2280      	movs	r2, #128	@ 0x80
 800057c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800057e:	bf00      	nop
 8000580:	3714      	adds	r7, #20
 8000582:	46bd      	mov	sp, r7
 8000584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000588:	4770      	bx	lr
 800058a:	bf00      	nop
 800058c:	20000080 	.word	0x20000080
 8000590:	200000d4 	.word	0x200000d4

08000594 <bootLEDIndicator>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
#define NUMBER_BLINKS 20

void bootLEDIndicator(void) {
<<<<<<< HEAD
 80004c0:	b580      	push	{r7, lr}
 80004c2:	b082      	sub	sp, #8
 80004c4:	af00      	add	r7, sp, #0
	int blinkCounter = 0;
 80004c6:	2300      	movs	r3, #0
 80004c8:	607b      	str	r3, [r7, #4]
	while (blinkCounter < NUMBER_BLINKS) {
 80004ca:	e00a      	b.n	80004e2 <bootLEDIndicator+0x22>
		HAL_GPIO_TogglePin(ORANGE_LED_SYSTEM_GPIO_Port, ORANGE_LED_SYSTEM_Pin);
 80004cc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80004d0:	480a      	ldr	r0, [pc, #40]	@ (80004fc <bootLEDIndicator+0x3c>)
 80004d2:	f001 fc90 	bl	8001df6 <HAL_GPIO_TogglePin>
		HAL_Delay(30);
 80004d6:	201e      	movs	r0, #30
 80004d8:	f000 fc28 	bl	8000d2c <HAL_Delay>
		blinkCounter++;
 80004dc:	687b      	ldr	r3, [r7, #4]
 80004de:	3301      	adds	r3, #1
 80004e0:	607b      	str	r3, [r7, #4]
	while (blinkCounter < NUMBER_BLINKS) {
 80004e2:	687b      	ldr	r3, [r7, #4]
 80004e4:	2b13      	cmp	r3, #19
 80004e6:	ddf1      	ble.n	80004cc <bootLEDIndicator+0xc>
	}
	HAL_GPIO_WritePin(ORANGE_LED_SYSTEM_GPIO_Port, ORANGE_LED_SYSTEM_Pin, GPIO_PIN_SET);
 80004e8:	2201      	movs	r2, #1
 80004ea:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80004ee:	4803      	ldr	r0, [pc, #12]	@ (80004fc <bootLEDIndicator+0x3c>)
 80004f0:	f001 fc68 	bl	8001dc4 <HAL_GPIO_WritePin>
}
 80004f4:	bf00      	nop
 80004f6:	3708      	adds	r7, #8
 80004f8:	46bd      	mov	sp, r7
 80004fa:	bd80      	pop	{r7, pc}
 80004fc:	40020c00 	.word	0x40020c00

08000500 <setSinfferCANFilter>:


void setSinfferCANFilter(void) {
 8000500:	b580      	push	{r7, lr}
 8000502:	b08a      	sub	sp, #40	@ 0x28
 8000504:	af00      	add	r7, sp, #0
	/* Default filter - accept all to CAN_FIFO*/
	CAN_FilterTypeDef sFilterConfig;
	sFilterConfig.FilterBank = 0;
 8000506:	2300      	movs	r3, #0
 8000508:	617b      	str	r3, [r7, #20]
	sFilterConfig.FilterIdHigh = 0x00005;
 800050a:	2305      	movs	r3, #5
 800050c:	603b      	str	r3, [r7, #0]
	sFilterConfig.FilterBank = 0x0000;
 800050e:	2300      	movs	r3, #0
 8000510:	617b      	str	r3, [r7, #20]
	sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8000512:	2300      	movs	r3, #0
 8000514:	61bb      	str	r3, [r7, #24]
	sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8000516:	2301      	movs	r3, #1
 8000518:	61fb      	str	r3, [r7, #28]
	sFilterConfig.FilterIdHigh = 0x200 << 5;  //11-bit ID, in top bits
 800051a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800051e:	603b      	str	r3, [r7, #0]
	sFilterConfig.FilterIdLow = 0x0000;
 8000520:	2300      	movs	r3, #0
 8000522:	607b      	str	r3, [r7, #4]
	sFilterConfig.FilterMaskIdHigh = 0x0000;
 8000524:	2300      	movs	r3, #0
 8000526:	60bb      	str	r3, [r7, #8]
	sFilterConfig.FilterMaskIdLow = 0x0000;
 8000528:	2300      	movs	r3, #0
 800052a:	60fb      	str	r3, [r7, #12]
	sFilterConfig.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 800052c:	2300      	movs	r3, #0
 800052e:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterActivation = ENABLE;
 8000530:	2301      	movs	r3, #1
 8000532:	623b      	str	r3, [r7, #32]

	HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig);
 8000534:	463b      	mov	r3, r7
 8000536:	4619      	mov	r1, r3
 8000538:	4803      	ldr	r0, [pc, #12]	@ (8000548 <setSinfferCANFilter+0x48>)
 800053a:	f000 fd17 	bl	8000f6c <HAL_CAN_ConfigFilter>
}
 800053e:	bf00      	nop
 8000540:	3728      	adds	r7, #40	@ 0x28
 8000542:	46bd      	mov	sp, r7
 8000544:	bd80      	pop	{r7, pc}
 8000546:	bf00      	nop
 8000548:	20000028 	.word	0x20000028

0800054c <HAL_CAN_RxFifo0MsgPendingCallback>:
    return cursor;
}
=======
 8000594:	b580      	push	{r7, lr}
 8000596:	b082      	sub	sp, #8
 8000598:	af00      	add	r7, sp, #0
	int blinkCounter = 0;
 800059a:	2300      	movs	r3, #0
 800059c:	607b      	str	r3, [r7, #4]
	while (blinkCounter < NUMBER_BLINKS) {
 800059e:	e00a      	b.n	80005b6 <bootLEDIndicator+0x22>
		HAL_GPIO_TogglePin(ORANGE_LED_SYSTEM_GPIO_Port, ORANGE_LED_SYSTEM_Pin);
 80005a0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80005a4:	480a      	ldr	r0, [pc, #40]	@ (80005d0 <bootLEDIndicator+0x3c>)
 80005a6:	f001 fed8 	bl	800235a <HAL_GPIO_TogglePin>
		HAL_Delay(30);
 80005aa:	201e      	movs	r0, #30
 80005ac:	f000 fe70 	bl	8001290 <HAL_Delay>
		blinkCounter++;
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	3301      	adds	r3, #1
 80005b4:	607b      	str	r3, [r7, #4]
	while (blinkCounter < NUMBER_BLINKS) {
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	2b13      	cmp	r3, #19
 80005ba:	ddf1      	ble.n	80005a0 <bootLEDIndicator+0xc>
	}
	HAL_GPIO_WritePin(ORANGE_LED_SYSTEM_GPIO_Port, ORANGE_LED_SYSTEM_Pin, GPIO_PIN_SET);
 80005bc:	2201      	movs	r2, #1
 80005be:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80005c2:	4803      	ldr	r0, [pc, #12]	@ (80005d0 <bootLEDIndicator+0x3c>)
 80005c4:	f001 feb0 	bl	8002328 <HAL_GPIO_WritePin>
}
 80005c8:	bf00      	nop
 80005ca:	3708      	adds	r7, #8
 80005cc:	46bd      	mov	sp, r7
 80005ce:	bd80      	pop	{r7, pc}
 80005d0:	40020c00 	.word	0x40020c00

080005d4 <setSinfferCANFilter>:


void setSinfferCANFilter(void) {
 80005d4:	b580      	push	{r7, lr}
 80005d6:	b08a      	sub	sp, #40	@ 0x28
 80005d8:	af00      	add	r7, sp, #0
	/* Default filter - accept all to CAN_FIFO*/
	CAN_FilterTypeDef sFilterConfig;
	sFilterConfig.FilterBank = 0;
 80005da:	2300      	movs	r3, #0
 80005dc:	617b      	str	r3, [r7, #20]
	sFilterConfig.FilterIdHigh = 0x00005;
 80005de:	2305      	movs	r3, #5
 80005e0:	603b      	str	r3, [r7, #0]
	sFilterConfig.FilterBank = 0x0000;
 80005e2:	2300      	movs	r3, #0
 80005e4:	617b      	str	r3, [r7, #20]
	sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 80005e6:	2300      	movs	r3, #0
 80005e8:	61bb      	str	r3, [r7, #24]
	sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 80005ea:	2301      	movs	r3, #1
 80005ec:	61fb      	str	r3, [r7, #28]
	sFilterConfig.FilterIdHigh = 0x200 << 5;  //11-bit ID, in top bits
 80005ee:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80005f2:	603b      	str	r3, [r7, #0]
	sFilterConfig.FilterIdLow = 0x0000;
 80005f4:	2300      	movs	r3, #0
 80005f6:	607b      	str	r3, [r7, #4]
	sFilterConfig.FilterMaskIdHigh = 0x0000;
 80005f8:	2300      	movs	r3, #0
 80005fa:	60bb      	str	r3, [r7, #8]
	sFilterConfig.FilterMaskIdLow = 0x0000;
 80005fc:	2300      	movs	r3, #0
 80005fe:	60fb      	str	r3, [r7, #12]
	sFilterConfig.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8000600:	2300      	movs	r3, #0
 8000602:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterActivation = ENABLE;
 8000604:	2301      	movs	r3, #1
 8000606:	623b      	str	r3, [r7, #32]

	HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig);
 8000608:	463b      	mov	r3, r7
 800060a:	4619      	mov	r1, r3
 800060c:	4803      	ldr	r0, [pc, #12]	@ (800061c <setSinfferCANFilter+0x48>)
 800060e:	f000 ff5f 	bl	80014d0 <HAL_CAN_ConfigFilter>
}
 8000612:	bf00      	nop
 8000614:	3728      	adds	r7, #40	@ 0x28
 8000616:	46bd      	mov	sp, r7
 8000618:	bd80      	pop	{r7, pc}
 800061a:	bf00      	nop
 800061c:	200002d4 	.word	0x200002d4

08000620 <serializeDatagram>:


uint8_t serializeDatagram(uint8_t *pExitBuffer, CAN_RxHeaderTypeDef receivedCANHeader, uint8_t *rxData) {
 8000620:	b084      	sub	sp, #16
 8000622:	b580      	push	{r7, lr}
 8000624:	b08e      	sub	sp, #56	@ 0x38
 8000626:	af04      	add	r7, sp, #16
 8000628:	6078      	str	r0, [r7, #4]
 800062a:	f107 0034 	add.w	r0, r7, #52	@ 0x34
 800062e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    uint8_t cursor = 0;
 8000632:	2300      	movs	r3, #0
 8000634:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    // TIM1?ùò ÎßàÏù¥?Å¨Î°úÏ¥à Í∞íÏùÑ Î®ºÏ? ?ùΩ?äî?ã§
    uint32_t microseconds = __HAL_TIM_GET_COUNTER(&htim1);  // TIM1 ???ù¥Î®? Ïπ¥Ïö¥?Ñ∞ Í∞? (ÎßàÏù¥?Å¨Î°úÏ¥à ?ã®?úÑ)
 8000638:	4b67      	ldr	r3, [pc, #412]	@ (80007d8 <serializeDatagram+0x1b8>)
 800063a:	681b      	ldr	r3, [r3, #0]
 800063c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800063e:	61fb      	str	r3, [r7, #28]

    // Í∑? ?õÑ HAL_GetTick()?ùÑ ?Ç¨?ö©?ï¥ Î∞?Î¶¨Ï¥à Í∞íÏùÑ ?ùΩ?äî?ã§
    uint32_t millis = HAL_GetTick();
 8000640:	f000 fe1a 	bl	8001278 <HAL_GetTick>
 8000644:	61b8      	str	r0, [r7, #24]

    // Î∞?Î¶¨Ï¥à Í∞íÏùÑ ?ãú/Î∂?/Ï¥àÎ°ú Î≥??ôò
    uint32_t ms = millis % 1000;           // Î∞?Î¶¨Ï¥à (0-999)
 8000646:	69bb      	ldr	r3, [r7, #24]
 8000648:	4a64      	ldr	r2, [pc, #400]	@ (80007dc <serializeDatagram+0x1bc>)
 800064a:	fba2 1203 	umull	r1, r2, r2, r3
 800064e:	0992      	lsrs	r2, r2, #6
 8000650:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000654:	fb01 f202 	mul.w	r2, r1, r2
 8000658:	1a9b      	subs	r3, r3, r2
 800065a:	617b      	str	r3, [r7, #20]
    uint32_t seconds = (millis / 1000) % 60;   // Ï¥? (0-59)
 800065c:	69bb      	ldr	r3, [r7, #24]
 800065e:	4a5f      	ldr	r2, [pc, #380]	@ (80007dc <serializeDatagram+0x1bc>)
 8000660:	fba2 2303 	umull	r2, r3, r2, r3
 8000664:	099a      	lsrs	r2, r3, #6
 8000666:	4b5e      	ldr	r3, [pc, #376]	@ (80007e0 <serializeDatagram+0x1c0>)
 8000668:	fba3 1302 	umull	r1, r3, r3, r2
 800066c:	0959      	lsrs	r1, r3, #5
 800066e:	460b      	mov	r3, r1
 8000670:	011b      	lsls	r3, r3, #4
 8000672:	1a5b      	subs	r3, r3, r1
 8000674:	009b      	lsls	r3, r3, #2
 8000676:	1ad3      	subs	r3, r2, r3
 8000678:	613b      	str	r3, [r7, #16]
    uint32_t minutes = (millis / 60000) % 60;  // Î∂? (0-59)
 800067a:	69bb      	ldr	r3, [r7, #24]
 800067c:	4a59      	ldr	r2, [pc, #356]	@ (80007e4 <serializeDatagram+0x1c4>)
 800067e:	fba2 2303 	umull	r2, r3, r2, r3
 8000682:	0b9a      	lsrs	r2, r3, #14
 8000684:	4b56      	ldr	r3, [pc, #344]	@ (80007e0 <serializeDatagram+0x1c0>)
 8000686:	fba3 1302 	umull	r1, r3, r3, r2
 800068a:	0959      	lsrs	r1, r3, #5
 800068c:	460b      	mov	r3, r1
 800068e:	011b      	lsls	r3, r3, #4
 8000690:	1a5b      	subs	r3, r3, r1
 8000692:	009b      	lsls	r3, r3, #2
 8000694:	1ad3      	subs	r3, r2, r3
 8000696:	60fb      	str	r3, [r7, #12]
    uint32_t hours = (millis / 3600000) % 24;  // ?ãúÍ∞? (0-23)
 8000698:	69bb      	ldr	r3, [r7, #24]
 800069a:	4a53      	ldr	r2, [pc, #332]	@ (80007e8 <serializeDatagram+0x1c8>)
 800069c:	fba2 2303 	umull	r2, r3, r2, r3
 80006a0:	0d5a      	lsrs	r2, r3, #21
 80006a2:	4b52      	ldr	r3, [pc, #328]	@ (80007ec <serializeDatagram+0x1cc>)
 80006a4:	fba3 1302 	umull	r1, r3, r3, r2
 80006a8:	0919      	lsrs	r1, r3, #4
 80006aa:	460b      	mov	r3, r1
 80006ac:	005b      	lsls	r3, r3, #1
 80006ae:	440b      	add	r3, r1
 80006b0:	00db      	lsls	r3, r3, #3
 80006b2:	1ad3      	subs	r3, r2, r3
 80006b4:	60bb      	str	r3, [r7, #8]

    // HH:MM:SS.mmm.uuu ?òï?ãù?úºÎ°? ???ûÑ?ä§?É¨?îÑ Ï∂úÎ†•
    cursor += sprintf((char*) pExitBuffer + cursor, "[%02lu:%02lu:%02lu.%03lu.%03lu] ",
 80006b6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80006ba:	687a      	ldr	r2, [r7, #4]
 80006bc:	18d0      	adds	r0, r2, r3
 80006be:	69fb      	ldr	r3, [r7, #28]
 80006c0:	9302      	str	r3, [sp, #8]
 80006c2:	697b      	ldr	r3, [r7, #20]
 80006c4:	9301      	str	r3, [sp, #4]
 80006c6:	693b      	ldr	r3, [r7, #16]
 80006c8:	9300      	str	r3, [sp, #0]
 80006ca:	68fb      	ldr	r3, [r7, #12]
 80006cc:	68ba      	ldr	r2, [r7, #8]
 80006ce:	4948      	ldr	r1, [pc, #288]	@ (80007f0 <serializeDatagram+0x1d0>)
 80006d0:	f006 fdac 	bl	800722c <siprintf>
 80006d4:	4603      	mov	r3, r0
 80006d6:	b2da      	uxtb	r2, r3
 80006d8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80006dc:	4413      	add	r3, r2
 80006de:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                      hours, minutes, seconds, ms, microseconds);

    // CAN ?ãùÎ≥ÑÏûê Ï∂úÎ†• (?ôï?û• ID ?òê?äî ?ëúÏ§? ID)
    if (receivedCANHeader.IDE == CAN_ID_EXT) {
 80006e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80006e4:	2b04      	cmp	r3, #4
 80006e6:	d110      	bne.n	800070a <serializeDatagram+0xea>
        cursor += sprintf((char*) pExitBuffer + cursor, "EXT CAN ID: 0x%" PRIx32 " ", receivedCANHeader.ExtId);
 80006e8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80006ec:	687a      	ldr	r2, [r7, #4]
 80006ee:	4413      	add	r3, r2
 80006f0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80006f2:	4940      	ldr	r1, [pc, #256]	@ (80007f4 <serializeDatagram+0x1d4>)
 80006f4:	4618      	mov	r0, r3
 80006f6:	f006 fd99 	bl	800722c <siprintf>
 80006fa:	4603      	mov	r3, r0
 80006fc:	b2da      	uxtb	r2, r3
 80006fe:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000702:	4413      	add	r3, r2
 8000704:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8000708:	e00f      	b.n	800072a <serializeDatagram+0x10a>
    } else {
        cursor += sprintf((char*) pExitBuffer + cursor, "STD CAN ID: 0x%" PRIx32 " ", receivedCANHeader.StdId);
 800070a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800070e:	687a      	ldr	r2, [r7, #4]
 8000710:	4413      	add	r3, r2
 8000712:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000714:	4938      	ldr	r1, [pc, #224]	@ (80007f8 <serializeDatagram+0x1d8>)
 8000716:	4618      	mov	r0, r3
 8000718:	f006 fd88 	bl	800722c <siprintf>
 800071c:	4603      	mov	r3, r0
 800071e:	b2da      	uxtb	r2, r3
 8000720:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000724:	4413      	add	r3, r2
 8000726:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    // DLC (Data Length Code) Ï∂úÎ†•
    cursor += sprintf((char*) pExitBuffer + cursor, "DLC: %lu ", (unsigned long)receivedCANHeader.DLC);
 800072a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800072e:	687a      	ldr	r2, [r7, #4]
 8000730:	4413      	add	r3, r2
 8000732:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8000734:	4931      	ldr	r1, [pc, #196]	@ (80007fc <serializeDatagram+0x1dc>)
 8000736:	4618      	mov	r0, r3
 8000738:	f006 fd78 	bl	800722c <siprintf>
 800073c:	4603      	mov	r3, r0
 800073e:	b2da      	uxtb	r2, r3
 8000740:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000744:	4413      	add	r3, r2
 8000746:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    // ?ç∞?ù¥?Ñ∞ Ï∂úÎ†• (?ç∞?ù¥?Ñ∞ ?îÑ?†à?ûÑ?ù∏ Í≤ΩÏö∞)
    if (receivedCANHeader.RTR == CAN_RTR_DATA) {
 800074a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800074c:	2b00      	cmp	r3, #0
 800074e:	d12b      	bne.n	80007a8 <serializeDatagram+0x188>
        cursor += sprintf((char*) pExitBuffer + cursor, "Data: ");
 8000750:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000754:	687a      	ldr	r2, [r7, #4]
 8000756:	4413      	add	r3, r2
 8000758:	4929      	ldr	r1, [pc, #164]	@ (8000800 <serializeDatagram+0x1e0>)
 800075a:	4618      	mov	r0, r3
 800075c:	f006 fd66 	bl	800722c <siprintf>
 8000760:	4603      	mov	r3, r0
 8000762:	b2da      	uxtb	r2, r3
 8000764:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000768:	4413      	add	r3, r2
 800076a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        for (int i = 0; i < receivedCANHeader.DLC; i++) {
 800076e:	2300      	movs	r3, #0
 8000770:	623b      	str	r3, [r7, #32]
 8000772:	e015      	b.n	80007a0 <serializeDatagram+0x180>
            cursor += sprintf((char*) pExitBuffer + cursor, "%02X ", rxData[i]);
 8000774:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000778:	687a      	ldr	r2, [r7, #4]
 800077a:	18d0      	adds	r0, r2, r3
 800077c:	6a3b      	ldr	r3, [r7, #32]
 800077e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8000780:	4413      	add	r3, r2
 8000782:	781b      	ldrb	r3, [r3, #0]
 8000784:	461a      	mov	r2, r3
 8000786:	491f      	ldr	r1, [pc, #124]	@ (8000804 <serializeDatagram+0x1e4>)
 8000788:	f006 fd50 	bl	800722c <siprintf>
 800078c:	4603      	mov	r3, r0
 800078e:	b2da      	uxtb	r2, r3
 8000790:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000794:	4413      	add	r3, r2
 8000796:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        for (int i = 0; i < receivedCANHeader.DLC; i++) {
 800079a:	6a3b      	ldr	r3, [r7, #32]
 800079c:	3301      	adds	r3, #1
 800079e:	623b      	str	r3, [r7, #32]
 80007a0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80007a2:	6a3b      	ldr	r3, [r7, #32]
 80007a4:	429a      	cmp	r2, r3
 80007a6:	d8e5      	bhi.n	8000774 <serializeDatagram+0x154>
        }
    }

    // ?Åù?óê Í∞úÌñâ Ï∂îÍ?
    cursor += sprintf((char*) pExitBuffer + cursor, "\r\n");
 80007a8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80007ac:	687a      	ldr	r2, [r7, #4]
 80007ae:	4413      	add	r3, r2
 80007b0:	4915      	ldr	r1, [pc, #84]	@ (8000808 <serializeDatagram+0x1e8>)
 80007b2:	4618      	mov	r0, r3
 80007b4:	f006 fd3a 	bl	800722c <siprintf>
 80007b8:	4603      	mov	r3, r0
 80007ba:	b2da      	uxtb	r2, r3
 80007bc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80007c0:	4413      	add	r3, r2
 80007c2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    return cursor;
 80007c6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80007ca:	4618      	mov	r0, r3
 80007cc:	3728      	adds	r7, #40	@ 0x28
 80007ce:	46bd      	mov	sp, r7
 80007d0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80007d4:	b004      	add	sp, #16
 80007d6:	4770      	bx	lr
 80007d8:	200002fc 	.word	0x200002fc
 80007dc:	10624dd3 	.word	0x10624dd3
 80007e0:	88888889 	.word	0x88888889
 80007e4:	45e7b273 	.word	0x45e7b273
 80007e8:	95217cb1 	.word	0x95217cb1
 80007ec:	aaaaaaab 	.word	0xaaaaaaab
 80007f0:	08007b84 	.word	0x08007b84
 80007f4:	08007ba8 	.word	0x08007ba8
 80007f8:	08007bbc 	.word	0x08007bbc
 80007fc:	08007bd0 	.word	0x08007bd0
 8000800:	08007bdc 	.word	0x08007bdc
 8000804:	08007be4 	.word	0x08007be4
 8000808:	08007bec 	.word	0x08007bec

0800080c <HAL_CAN_RxFifo0MsgPendingCallback>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6



 void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
<<<<<<< HEAD
 800054c:	b580      	push	{r7, lr}
 800054e:	b082      	sub	sp, #8
 8000550:	af00      	add	r7, sp, #0
 8000552:	6078      	str	r0, [r7, #4]
  	if (HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &rxMessageHeader,rxDataReceived) == HAL_OK) {
 8000554:	4b07      	ldr	r3, [pc, #28]	@ (8000574 <HAL_CAN_RxFifo0MsgPendingCallback+0x28>)
 8000556:	4a08      	ldr	r2, [pc, #32]	@ (8000578 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c>)
 8000558:	2100      	movs	r1, #0
 800055a:	4808      	ldr	r0, [pc, #32]	@ (800057c <HAL_CAN_RxFifo0MsgPendingCallback+0x30>)
 800055c:	f000 fe2a 	bl	80011b4 <HAL_CAN_GetRxMessage>

  		//osSignalSet(receivedDatagramTaskId, osAnySignal);

  	}
  	HAL_GPIO_TogglePin(RED_LED_CANRX_GPIO_Port,RED_LED_CANRX_Pin);
 8000560:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000564:	4806      	ldr	r0, [pc, #24]	@ (8000580 <HAL_CAN_RxFifo0MsgPendingCallback+0x34>)
 8000566:	f001 fc46 	bl	8001df6 <HAL_GPIO_TogglePin>

 }
 800056a:	bf00      	nop
 800056c:	3708      	adds	r7, #8
 800056e:	46bd      	mov	sp, r7
 8000570:	bd80      	pop	{r7, pc}
 8000572:	bf00      	nop
 8000574:	200000ec 	.word	0x200000ec
 8000578:	200000d0 	.word	0x200000d0
 800057c:	20000028 	.word	0x20000028
 8000580:	40020c00 	.word	0x40020c00

08000584 <main>:
=======
 800080c:	b580      	push	{r7, lr}
 800080e:	b082      	sub	sp, #8
 8000810:	af00      	add	r7, sp, #0
 8000812:	6078      	str	r0, [r7, #4]
  	if (HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &rxMessageHeader,rxDataReceived) == HAL_OK) {
 8000814:	4b0d      	ldr	r3, [pc, #52]	@ (800084c <HAL_CAN_RxFifo0MsgPendingCallback+0x40>)
 8000816:	4a0e      	ldr	r2, [pc, #56]	@ (8000850 <HAL_CAN_RxFifo0MsgPendingCallback+0x44>)
 8000818:	2100      	movs	r1, #0
 800081a:	480e      	ldr	r0, [pc, #56]	@ (8000854 <HAL_CAN_RxFifo0MsgPendingCallback+0x48>)
 800081c:	f000 ff7c 	bl	8001718 <HAL_CAN_GetRxMessage>
 8000820:	4603      	mov	r3, r0
 8000822:	2b00      	cmp	r3, #0
 8000824:	d109      	bne.n	800083a <HAL_CAN_RxFifo0MsgPendingCallback+0x2e>
  		if (snifferAtivityStatus == SNIFFER_ACTIVE) {
 8000826:	4b0c      	ldr	r3, [pc, #48]	@ (8000858 <HAL_CAN_RxFifo0MsgPendingCallback+0x4c>)
 8000828:	781b      	ldrb	r3, [r3, #0]
 800082a:	2b01      	cmp	r3, #1
 800082c:	d105      	bne.n	800083a <HAL_CAN_RxFifo0MsgPendingCallback+0x2e>
  			 // ?àò?ã†?êú CAN ?ç∞?ù¥?Ñ∞Î•? UARTÎ°? Ï∂úÎ†• (Í∞??ä•?ïú ÏµúÏÜå ?ûë?óÖÎß? ISR?óê?Ñú ?àò?ñâ)
  			osSignalSet(receivedDatagramTaskId, osAnySignal);
 800082e:	4b0b      	ldr	r3, [pc, #44]	@ (800085c <HAL_CAN_RxFifo0MsgPendingCallback+0x50>)
 8000830:	681b      	ldr	r3, [r3, #0]
 8000832:	2100      	movs	r1, #0
 8000834:	4618      	mov	r0, r3
 8000836:	f003 ff81 	bl	800473c <osSignalSet>

  		}
  	}
  	HAL_GPIO_TogglePin(RED_LED_CANRX_GPIO_Port,RED_LED_CANRX_Pin);
 800083a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800083e:	4808      	ldr	r0, [pc, #32]	@ (8000860 <HAL_CAN_RxFifo0MsgPendingCallback+0x54>)
 8000840:	f001 fd8b 	bl	800235a <HAL_GPIO_TogglePin>

 }
 8000844:	bf00      	nop
 8000846:	3708      	adds	r7, #8
 8000848:	46bd      	mov	sp, r7
 800084a:	bd80      	pop	{r7, pc}
 800084c:	200003b0 	.word	0x200003b0
 8000850:	20000394 	.word	0x20000394
 8000854:	200002d4 	.word	0x200002d4
 8000858:	20000000 	.word	0x20000000
 800085c:	20000384 	.word	0x20000384
 8000860:	40020c00 	.word	0x40020c00

08000864 <main>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
<<<<<<< HEAD
 8000584:	b580      	push	{r7, lr}
 8000586:	af00      	add	r7, sp, #0
=======
 8000864:	b5b0      	push	{r4, r5, r7, lr}
 8000866:	b09c      	sub	sp, #112	@ 0x70
 8000868:	af00      	add	r7, sp, #0
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
<<<<<<< HEAD
 8000588:	f000 fb8e 	bl	8000ca8 <HAL_Init>
=======
 800086a:	f000 fccf 	bl	800120c <HAL_Init>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
<<<<<<< HEAD
 800058c:	f000 f81c 	bl	80005c8 <SystemClock_Config>
=======
 800086e:	f000 f883 	bl	8000978 <SystemClock_Config>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
<<<<<<< HEAD
 8000590:	f000 f934 	bl	80007fc <MX_GPIO_Init>
  MX_CAN1_Init();
 8000594:	f000 f882 	bl	800069c <MX_CAN1_Init>
  MX_USART1_UART_Init();
 8000598:	f000 f906 	bl	80007a8 <MX_USART1_UART_Init>
  MX_TIM1_Init();
 800059c:	f000 f8b4 	bl	8000708 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  setSinfferCANFilter();
 80005a0:	f7ff ffae 	bl	8000500 <setSinfferCANFilter>
  HAL_CAN_Start(&hcan1);
 80005a4:	4806      	ldr	r0, [pc, #24]	@ (80005c0 <main+0x3c>)
 80005a6:	f000 fdc1 	bl	800112c <HAL_CAN_Start>
  HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 80005aa:	2102      	movs	r1, #2
 80005ac:	4804      	ldr	r0, [pc, #16]	@ (80005c0 <main+0x3c>)
 80005ae:	f000 ff13 	bl	80013d8 <HAL_CAN_ActivateNotification>

  // Start TIM1 for microsecond timestamping
  HAL_TIM_Base_Start(&htim1);
 80005b2:	4804      	ldr	r0, [pc, #16]	@ (80005c4 <main+0x40>)
 80005b4:	f002 f925 	bl	8002802 <HAL_TIM_Base_Start>
//  receivedDatagramTaskId = osThreadCreate(osThread(receiveDatagramsTask),NULL);
//
//  osThreadDef(idleTask, idleThread, osPriorityIdle, 0, 128);
//  idleTaskId = osThreadCreate(osThread(idleTask), NULL);

  bootLEDIndicator();
 80005b8:	f7ff ff82 	bl	80004c0 <bootLEDIndicator>
  //osKernelStart();
=======
 8000872:	f000 f99b 	bl	8000bac <MX_GPIO_Init>
  MX_CAN1_Init();
 8000876:	f000 f8e9 	bl	8000a4c <MX_CAN1_Init>
  MX_USART1_UART_Init();
 800087a:	f000 f96d 	bl	8000b58 <MX_USART1_UART_Init>
  MX_TIM1_Init();
 800087e:	f000 f91b 	bl	8000ab8 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  setSinfferCANFilter();
 8000882:	f7ff fea7 	bl	80005d4 <setSinfferCANFilter>
  HAL_CAN_Start(&hcan1);
 8000886:	4830      	ldr	r0, [pc, #192]	@ (8000948 <main+0xe4>)
 8000888:	f000 ff02 	bl	8001690 <HAL_CAN_Start>
  HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 800088c:	2102      	movs	r1, #2
 800088e:	482e      	ldr	r0, [pc, #184]	@ (8000948 <main+0xe4>)
 8000890:	f001 f854 	bl	800193c <HAL_CAN_ActivateNotification>

  // Start TIM1 for microsecond timestamping
  HAL_TIM_Base_Start(&htim1);
 8000894:	482d      	ldr	r0, [pc, #180]	@ (800094c <main+0xe8>)
 8000896:	f002 fa66 	bl	8002d66 <HAL_TIM_Base_Start>
  /* USER CODE BEGIN RTOS_TIMERS */
	/* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
  canDatagramsQueue = osMailCreate(osMailQ(canDatagramsQueue), NULL);
 800089a:	2100      	movs	r1, #0
 800089c:	482c      	ldr	r0, [pc, #176]	@ (8000950 <main+0xec>)
 800089e:	f004 f8d9 	bl	8004a54 <osMailCreate>
 80008a2:	4603      	mov	r3, r0
 80008a4:	4a2b      	ldr	r2, [pc, #172]	@ (8000954 <main+0xf0>)
 80008a6:	6013      	str	r3, [r2, #0]
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80008a8:	4b2b      	ldr	r3, [pc, #172]	@ (8000958 <main+0xf4>)
 80008aa:	f107 0454 	add.w	r4, r7, #84	@ 0x54
 80008ae:	461d      	mov	r5, r3
 80008b0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80008b2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80008b4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80008b8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80008bc:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80008c0:	2100      	movs	r1, #0
 80008c2:	4618      	mov	r0, r3
 80008c4:	f003 fec7 	bl	8004656 <osThreadCreate>
 80008c8:	4603      	mov	r3, r0
 80008ca:	4a24      	ldr	r2, [pc, #144]	@ (800095c <main+0xf8>)
 80008cc:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */

  osThreadDef(forwardDatagramsTask, fordwardDatagramsThread, osPriorityNormal,0, 640);
 80008ce:	4b24      	ldr	r3, [pc, #144]	@ (8000960 <main+0xfc>)
 80008d0:	f107 0438 	add.w	r4, r7, #56	@ 0x38
 80008d4:	461d      	mov	r5, r3
 80008d6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80008d8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80008da:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80008de:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  forwardDatagramTaskId = osThreadCreate(osThread(forwardDatagramsTask),NULL);
 80008e2:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80008e6:	2100      	movs	r1, #0
 80008e8:	4618      	mov	r0, r3
 80008ea:	f003 feb4 	bl	8004656 <osThreadCreate>
 80008ee:	4603      	mov	r3, r0
 80008f0:	4a1c      	ldr	r2, [pc, #112]	@ (8000964 <main+0x100>)
 80008f2:	6013      	str	r3, [r2, #0]

  osThreadDef(receiveDatagramsTask, recieivedDatagramsThread,osPriorityNormal, 0, 640);
 80008f4:	4b1c      	ldr	r3, [pc, #112]	@ (8000968 <main+0x104>)
 80008f6:	f107 041c 	add.w	r4, r7, #28
 80008fa:	461d      	mov	r5, r3
 80008fc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80008fe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000900:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000904:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  receivedDatagramTaskId = osThreadCreate(osThread(receiveDatagramsTask),NULL);
 8000908:	f107 031c 	add.w	r3, r7, #28
 800090c:	2100      	movs	r1, #0
 800090e:	4618      	mov	r0, r3
 8000910:	f003 fea1 	bl	8004656 <osThreadCreate>
 8000914:	4603      	mov	r3, r0
 8000916:	4a15      	ldr	r2, [pc, #84]	@ (800096c <main+0x108>)
 8000918:	6013      	str	r3, [r2, #0]

  osThreadDef(idleTask, idleThread, osPriorityIdle, 0, 128);
 800091a:	4b15      	ldr	r3, [pc, #84]	@ (8000970 <main+0x10c>)
 800091c:	463c      	mov	r4, r7
 800091e:	461d      	mov	r5, r3
 8000920:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000922:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000924:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000928:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  idleTaskId = osThreadCreate(osThread(idleTask), NULL);
 800092c:	463b      	mov	r3, r7
 800092e:	2100      	movs	r1, #0
 8000930:	4618      	mov	r0, r3
 8000932:	f003 fe90 	bl	8004656 <osThreadCreate>
 8000936:	4603      	mov	r3, r0
 8000938:	4a0e      	ldr	r2, [pc, #56]	@ (8000974 <main+0x110>)
 800093a:	6013      	str	r3, [r2, #0]

  bootLEDIndicator();
 800093c:	f7ff fe2a 	bl	8000594 <bootLEDIndicator>

  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000940:	f003 fe82 	bl	8004648 <osKernelStart>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
<<<<<<< HEAD
 80005bc:	bf00      	nop
 80005be:	e7fd      	b.n	80005bc <main+0x38>
 80005c0:	20000028 	.word	0x20000028
 80005c4:	20000050 	.word	0x20000050

080005c8 <SystemClock_Config>:
=======
 8000944:	bf00      	nop
 8000946:	e7fd      	b.n	8000944 <main+0xe0>
 8000948:	200002d4 	.word	0x200002d4
 800094c:	200002fc 	.word	0x200002fc
 8000950:	08007cb0 	.word	0x08007cb0
 8000954:	20000390 	.word	0x20000390
 8000958:	08007bfc 	.word	0x08007bfc
 800095c:	2000037c 	.word	0x2000037c
 8000960:	08007c30 	.word	0x08007c30
 8000964:	20000380 	.word	0x20000380
 8000968:	08007c64 	.word	0x08007c64
 800096c:	20000384 	.word	0x20000384
 8000970:	08007c8c 	.word	0x08007c8c
 8000974:	20000388 	.word	0x20000388

08000978 <SystemClock_Config>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
<<<<<<< HEAD
 80005c8:	b580      	push	{r7, lr}
 80005ca:	b094      	sub	sp, #80	@ 0x50
 80005cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005ce:	f107 0320 	add.w	r3, r7, #32
 80005d2:	2230      	movs	r2, #48	@ 0x30
 80005d4:	2100      	movs	r1, #0
 80005d6:	4618      	mov	r0, r3
 80005d8:	f003 fe70 	bl	80042bc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005dc:	f107 030c 	add.w	r3, r7, #12
 80005e0:	2200      	movs	r2, #0
 80005e2:	601a      	str	r2, [r3, #0]
 80005e4:	605a      	str	r2, [r3, #4]
 80005e6:	609a      	str	r2, [r3, #8]
 80005e8:	60da      	str	r2, [r3, #12]
 80005ea:	611a      	str	r2, [r3, #16]
=======
 8000978:	b580      	push	{r7, lr}
 800097a:	b094      	sub	sp, #80	@ 0x50
 800097c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800097e:	f107 0320 	add.w	r3, r7, #32
 8000982:	2230      	movs	r2, #48	@ 0x30
 8000984:	2100      	movs	r1, #0
 8000986:	4618      	mov	r0, r3
 8000988:	f006 fc70 	bl	800726c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800098c:	f107 030c 	add.w	r3, r7, #12
 8000990:	2200      	movs	r2, #0
 8000992:	601a      	str	r2, [r3, #0]
 8000994:	605a      	str	r2, [r3, #4]
 8000996:	609a      	str	r2, [r3, #8]
 8000998:	60da      	str	r2, [r3, #12]
 800099a:	611a      	str	r2, [r3, #16]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
<<<<<<< HEAD
 80005ec:	2300      	movs	r3, #0
 80005ee:	60bb      	str	r3, [r7, #8]
 80005f0:	4b28      	ldr	r3, [pc, #160]	@ (8000694 <SystemClock_Config+0xcc>)
 80005f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80005f4:	4a27      	ldr	r2, [pc, #156]	@ (8000694 <SystemClock_Config+0xcc>)
 80005f6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80005fa:	6413      	str	r3, [r2, #64]	@ 0x40
 80005fc:	4b25      	ldr	r3, [pc, #148]	@ (8000694 <SystemClock_Config+0xcc>)
 80005fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000600:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000604:	60bb      	str	r3, [r7, #8]
 8000606:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000608:	2300      	movs	r3, #0
 800060a:	607b      	str	r3, [r7, #4]
 800060c:	4b22      	ldr	r3, [pc, #136]	@ (8000698 <SystemClock_Config+0xd0>)
 800060e:	681b      	ldr	r3, [r3, #0]
 8000610:	4a21      	ldr	r2, [pc, #132]	@ (8000698 <SystemClock_Config+0xd0>)
 8000612:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000616:	6013      	str	r3, [r2, #0]
 8000618:	4b1f      	ldr	r3, [pc, #124]	@ (8000698 <SystemClock_Config+0xd0>)
 800061a:	681b      	ldr	r3, [r3, #0]
 800061c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000620:	607b      	str	r3, [r7, #4]
 8000622:	687b      	ldr	r3, [r7, #4]
=======
 800099c:	2300      	movs	r3, #0
 800099e:	60bb      	str	r3, [r7, #8]
 80009a0:	4b28      	ldr	r3, [pc, #160]	@ (8000a44 <SystemClock_Config+0xcc>)
 80009a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009a4:	4a27      	ldr	r2, [pc, #156]	@ (8000a44 <SystemClock_Config+0xcc>)
 80009a6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80009aa:	6413      	str	r3, [r2, #64]	@ 0x40
 80009ac:	4b25      	ldr	r3, [pc, #148]	@ (8000a44 <SystemClock_Config+0xcc>)
 80009ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009b0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80009b4:	60bb      	str	r3, [r7, #8]
 80009b6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80009b8:	2300      	movs	r3, #0
 80009ba:	607b      	str	r3, [r7, #4]
 80009bc:	4b22      	ldr	r3, [pc, #136]	@ (8000a48 <SystemClock_Config+0xd0>)
 80009be:	681b      	ldr	r3, [r3, #0]
 80009c0:	4a21      	ldr	r2, [pc, #132]	@ (8000a48 <SystemClock_Config+0xd0>)
 80009c2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80009c6:	6013      	str	r3, [r2, #0]
 80009c8:	4b1f      	ldr	r3, [pc, #124]	@ (8000a48 <SystemClock_Config+0xd0>)
 80009ca:	681b      	ldr	r3, [r3, #0]
 80009cc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80009d0:	607b      	str	r3, [r7, #4]
 80009d2:	687b      	ldr	r3, [r7, #4]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
<<<<<<< HEAD
 8000624:	2301      	movs	r3, #1
 8000626:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000628:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800062c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800062e:	2302      	movs	r3, #2
 8000630:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000632:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000636:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000638:	2304      	movs	r3, #4
 800063a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800063c:	23a8      	movs	r3, #168	@ 0xa8
 800063e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000640:	2302      	movs	r3, #2
 8000642:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000644:	2304      	movs	r3, #4
 8000646:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000648:	f107 0320 	add.w	r3, r7, #32
 800064c:	4618      	mov	r0, r3
 800064e:	f001 fbed 	bl	8001e2c <HAL_RCC_OscConfig>
 8000652:	4603      	mov	r3, r0
 8000654:	2b00      	cmp	r3, #0
 8000656:	d001      	beq.n	800065c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000658:	f000 f942 	bl	80008e0 <Error_Handler>
=======
 80009d4:	2301      	movs	r3, #1
 80009d6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80009d8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80009dc:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80009de:	2302      	movs	r3, #2
 80009e0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80009e2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80009e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80009e8:	2304      	movs	r3, #4
 80009ea:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80009ec:	23a8      	movs	r3, #168	@ 0xa8
 80009ee:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80009f0:	2302      	movs	r3, #2
 80009f2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80009f4:	2304      	movs	r3, #4
 80009f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009f8:	f107 0320 	add.w	r3, r7, #32
 80009fc:	4618      	mov	r0, r3
 80009fe:	f001 fcc7 	bl	8002390 <HAL_RCC_OscConfig>
 8000a02:	4603      	mov	r3, r0
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	d001      	beq.n	8000a0c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000a08:	f000 f9e6 	bl	8000dd8 <Error_Handler>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
<<<<<<< HEAD
 800065c:	230f      	movs	r3, #15
 800065e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000660:	2302      	movs	r3, #2
 8000662:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000664:	2300      	movs	r3, #0
 8000666:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000668:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800066c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800066e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000672:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000674:	f107 030c 	add.w	r3, r7, #12
 8000678:	2105      	movs	r1, #5
 800067a:	4618      	mov	r0, r3
 800067c:	f001 fe44 	bl	8002308 <HAL_RCC_ClockConfig>
 8000680:	4603      	mov	r3, r0
 8000682:	2b00      	cmp	r3, #0
 8000684:	d001      	beq.n	800068a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000686:	f000 f92b 	bl	80008e0 <Error_Handler>
  }
}
 800068a:	bf00      	nop
 800068c:	3750      	adds	r7, #80	@ 0x50
 800068e:	46bd      	mov	sp, r7
 8000690:	bd80      	pop	{r7, pc}
 8000692:	bf00      	nop
 8000694:	40023800 	.word	0x40023800
 8000698:	40007000 	.word	0x40007000

0800069c <MX_CAN1_Init>:
=======
 8000a0c:	230f      	movs	r3, #15
 8000a0e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a10:	2302      	movs	r3, #2
 8000a12:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a14:	2300      	movs	r3, #0
 8000a16:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000a18:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000a1c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000a1e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a22:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000a24:	f107 030c 	add.w	r3, r7, #12
 8000a28:	2105      	movs	r1, #5
 8000a2a:	4618      	mov	r0, r3
 8000a2c:	f001 ff1e 	bl	800286c <HAL_RCC_ClockConfig>
 8000a30:	4603      	mov	r3, r0
 8000a32:	2b00      	cmp	r3, #0
 8000a34:	d001      	beq.n	8000a3a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000a36:	f000 f9cf 	bl	8000dd8 <Error_Handler>
  }
}
 8000a3a:	bf00      	nop
 8000a3c:	3750      	adds	r7, #80	@ 0x50
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	bd80      	pop	{r7, pc}
 8000a42:	bf00      	nop
 8000a44:	40023800 	.word	0x40023800
 8000a48:	40007000 	.word	0x40007000

08000a4c <MX_CAN1_Init>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
<<<<<<< HEAD
 800069c:	b580      	push	{r7, lr}
 800069e:	af00      	add	r7, sp, #0
=======
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	af00      	add	r7, sp, #0
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
<<<<<<< HEAD
 80006a0:	4b17      	ldr	r3, [pc, #92]	@ (8000700 <MX_CAN1_Init+0x64>)
 80006a2:	4a18      	ldr	r2, [pc, #96]	@ (8000704 <MX_CAN1_Init+0x68>)
 80006a4:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 6;
 80006a6:	4b16      	ldr	r3, [pc, #88]	@ (8000700 <MX_CAN1_Init+0x64>)
 80006a8:	2206      	movs	r2, #6
 80006aa:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80006ac:	4b14      	ldr	r3, [pc, #80]	@ (8000700 <MX_CAN1_Init+0x64>)
 80006ae:	2200      	movs	r2, #0
 80006b0:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80006b2:	4b13      	ldr	r3, [pc, #76]	@ (8000700 <MX_CAN1_Init+0x64>)
 80006b4:	2200      	movs	r2, #0
 80006b6:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_11TQ;
 80006b8:	4b11      	ldr	r3, [pc, #68]	@ (8000700 <MX_CAN1_Init+0x64>)
 80006ba:	f44f 2220 	mov.w	r2, #655360	@ 0xa0000
 80006be:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 80006c0:	4b0f      	ldr	r3, [pc, #60]	@ (8000700 <MX_CAN1_Init+0x64>)
 80006c2:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80006c6:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80006c8:	4b0d      	ldr	r3, [pc, #52]	@ (8000700 <MX_CAN1_Init+0x64>)
 80006ca:	2200      	movs	r2, #0
 80006cc:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 80006ce:	4b0c      	ldr	r3, [pc, #48]	@ (8000700 <MX_CAN1_Init+0x64>)
 80006d0:	2200      	movs	r2, #0
 80006d2:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 80006d4:	4b0a      	ldr	r3, [pc, #40]	@ (8000700 <MX_CAN1_Init+0x64>)
 80006d6:	2200      	movs	r2, #0
 80006d8:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 80006da:	4b09      	ldr	r3, [pc, #36]	@ (8000700 <MX_CAN1_Init+0x64>)
 80006dc:	2200      	movs	r2, #0
 80006de:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 80006e0:	4b07      	ldr	r3, [pc, #28]	@ (8000700 <MX_CAN1_Init+0x64>)
 80006e2:	2200      	movs	r2, #0
 80006e4:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 80006e6:	4b06      	ldr	r3, [pc, #24]	@ (8000700 <MX_CAN1_Init+0x64>)
 80006e8:	2200      	movs	r2, #0
 80006ea:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80006ec:	4804      	ldr	r0, [pc, #16]	@ (8000700 <MX_CAN1_Init+0x64>)
 80006ee:	f000 fb41 	bl	8000d74 <HAL_CAN_Init>
 80006f2:	4603      	mov	r3, r0
 80006f4:	2b00      	cmp	r3, #0
 80006f6:	d001      	beq.n	80006fc <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 80006f8:	f000 f8f2 	bl	80008e0 <Error_Handler>
=======
 8000a50:	4b17      	ldr	r3, [pc, #92]	@ (8000ab0 <MX_CAN1_Init+0x64>)
 8000a52:	4a18      	ldr	r2, [pc, #96]	@ (8000ab4 <MX_CAN1_Init+0x68>)
 8000a54:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 3;
 8000a56:	4b16      	ldr	r3, [pc, #88]	@ (8000ab0 <MX_CAN1_Init+0x64>)
 8000a58:	2203      	movs	r2, #3
 8000a5a:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8000a5c:	4b14      	ldr	r3, [pc, #80]	@ (8000ab0 <MX_CAN1_Init+0x64>)
 8000a5e:	2200      	movs	r2, #0
 8000a60:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000a62:	4b13      	ldr	r3, [pc, #76]	@ (8000ab0 <MX_CAN1_Init+0x64>)
 8000a64:	2200      	movs	r2, #0
 8000a66:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_11TQ;
 8000a68:	4b11      	ldr	r3, [pc, #68]	@ (8000ab0 <MX_CAN1_Init+0x64>)
 8000a6a:	f44f 2220 	mov.w	r2, #655360	@ 0xa0000
 8000a6e:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8000a70:	4b0f      	ldr	r3, [pc, #60]	@ (8000ab0 <MX_CAN1_Init+0x64>)
 8000a72:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8000a76:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000a78:	4b0d      	ldr	r3, [pc, #52]	@ (8000ab0 <MX_CAN1_Init+0x64>)
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8000a7e:	4b0c      	ldr	r3, [pc, #48]	@ (8000ab0 <MX_CAN1_Init+0x64>)
 8000a80:	2200      	movs	r2, #0
 8000a82:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8000a84:	4b0a      	ldr	r3, [pc, #40]	@ (8000ab0 <MX_CAN1_Init+0x64>)
 8000a86:	2200      	movs	r2, #0
 8000a88:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8000a8a:	4b09      	ldr	r3, [pc, #36]	@ (8000ab0 <MX_CAN1_Init+0x64>)
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8000a90:	4b07      	ldr	r3, [pc, #28]	@ (8000ab0 <MX_CAN1_Init+0x64>)
 8000a92:	2200      	movs	r2, #0
 8000a94:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8000a96:	4b06      	ldr	r3, [pc, #24]	@ (8000ab0 <MX_CAN1_Init+0x64>)
 8000a98:	2200      	movs	r2, #0
 8000a9a:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8000a9c:	4804      	ldr	r0, [pc, #16]	@ (8000ab0 <MX_CAN1_Init+0x64>)
 8000a9e:	f000 fc1b 	bl	80012d8 <HAL_CAN_Init>
 8000aa2:	4603      	mov	r3, r0
 8000aa4:	2b00      	cmp	r3, #0
 8000aa6:	d001      	beq.n	8000aac <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8000aa8:	f000 f996 	bl	8000dd8 <Error_Handler>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
<<<<<<< HEAD
 80006fc:	bf00      	nop
 80006fe:	bd80      	pop	{r7, pc}
 8000700:	20000028 	.word	0x20000028
 8000704:	40006400 	.word	0x40006400

08000708 <MX_TIM1_Init>:
=======
 8000aac:	bf00      	nop
 8000aae:	bd80      	pop	{r7, pc}
 8000ab0:	200002d4 	.word	0x200002d4
 8000ab4:	40006400 	.word	0x40006400

08000ab8 <MX_TIM1_Init>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
<<<<<<< HEAD
 8000708:	b580      	push	{r7, lr}
 800070a:	b086      	sub	sp, #24
 800070c:	af00      	add	r7, sp, #0
=======
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b086      	sub	sp, #24
 8000abc:	af00      	add	r7, sp, #0
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
<<<<<<< HEAD
 800070e:	f107 0308 	add.w	r3, r7, #8
 8000712:	2200      	movs	r2, #0
 8000714:	601a      	str	r2, [r3, #0]
 8000716:	605a      	str	r2, [r3, #4]
 8000718:	609a      	str	r2, [r3, #8]
 800071a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800071c:	463b      	mov	r3, r7
 800071e:	2200      	movs	r2, #0
 8000720:	601a      	str	r2, [r3, #0]
 8000722:	605a      	str	r2, [r3, #4]
=======
 8000abe:	f107 0308 	add.w	r3, r7, #8
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	601a      	str	r2, [r3, #0]
 8000ac6:	605a      	str	r2, [r3, #4]
 8000ac8:	609a      	str	r2, [r3, #8]
 8000aca:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000acc:	463b      	mov	r3, r7
 8000ace:	2200      	movs	r2, #0
 8000ad0:	601a      	str	r2, [r3, #0]
 8000ad2:	605a      	str	r2, [r3, #4]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
<<<<<<< HEAD
 8000724:	4b1e      	ldr	r3, [pc, #120]	@ (80007a0 <MX_TIM1_Init+0x98>)
 8000726:	4a1f      	ldr	r2, [pc, #124]	@ (80007a4 <MX_TIM1_Init+0x9c>)
 8000728:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 83;
 800072a:	4b1d      	ldr	r3, [pc, #116]	@ (80007a0 <MX_TIM1_Init+0x98>)
 800072c:	2253      	movs	r2, #83	@ 0x53
 800072e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000730:	4b1b      	ldr	r3, [pc, #108]	@ (80007a0 <MX_TIM1_Init+0x98>)
 8000732:	2200      	movs	r2, #0
 8000734:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000;
 8000736:	4b1a      	ldr	r3, [pc, #104]	@ (80007a0 <MX_TIM1_Init+0x98>)
 8000738:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800073c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800073e:	4b18      	ldr	r3, [pc, #96]	@ (80007a0 <MX_TIM1_Init+0x98>)
 8000740:	2200      	movs	r2, #0
 8000742:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000744:	4b16      	ldr	r3, [pc, #88]	@ (80007a0 <MX_TIM1_Init+0x98>)
 8000746:	2200      	movs	r2, #0
 8000748:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800074a:	4b15      	ldr	r3, [pc, #84]	@ (80007a0 <MX_TIM1_Init+0x98>)
 800074c:	2200      	movs	r2, #0
 800074e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000750:	4813      	ldr	r0, [pc, #76]	@ (80007a0 <MX_TIM1_Init+0x98>)
 8000752:	f002 f82b 	bl	80027ac <HAL_TIM_Base_Init>
 8000756:	4603      	mov	r3, r0
 8000758:	2b00      	cmp	r3, #0
 800075a:	d001      	beq.n	8000760 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 800075c:	f000 f8c0 	bl	80008e0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000760:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000764:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000766:	f107 0308 	add.w	r3, r7, #8
 800076a:	4619      	mov	r1, r3
 800076c:	480c      	ldr	r0, [pc, #48]	@ (80007a0 <MX_TIM1_Init+0x98>)
 800076e:	f002 f998 	bl	8002aa2 <HAL_TIM_ConfigClockSource>
 8000772:	4603      	mov	r3, r0
 8000774:	2b00      	cmp	r3, #0
 8000776:	d001      	beq.n	800077c <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8000778:	f000 f8b2 	bl	80008e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800077c:	2300      	movs	r3, #0
 800077e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000780:	2300      	movs	r3, #0
 8000782:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000784:	463b      	mov	r3, r7
 8000786:	4619      	mov	r1, r3
 8000788:	4805      	ldr	r0, [pc, #20]	@ (80007a0 <MX_TIM1_Init+0x98>)
 800078a:	f002 fbb1 	bl	8002ef0 <HAL_TIMEx_MasterConfigSynchronization>
 800078e:	4603      	mov	r3, r0
 8000790:	2b00      	cmp	r3, #0
 8000792:	d001      	beq.n	8000798 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8000794:	f000 f8a4 	bl	80008e0 <Error_Handler>
=======
 8000ad4:	4b1e      	ldr	r3, [pc, #120]	@ (8000b50 <MX_TIM1_Init+0x98>)
 8000ad6:	4a1f      	ldr	r2, [pc, #124]	@ (8000b54 <MX_TIM1_Init+0x9c>)
 8000ad8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 83;
 8000ada:	4b1d      	ldr	r3, [pc, #116]	@ (8000b50 <MX_TIM1_Init+0x98>)
 8000adc:	2253      	movs	r2, #83	@ 0x53
 8000ade:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ae0:	4b1b      	ldr	r3, [pc, #108]	@ (8000b50 <MX_TIM1_Init+0x98>)
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000;
 8000ae6:	4b1a      	ldr	r3, [pc, #104]	@ (8000b50 <MX_TIM1_Init+0x98>)
 8000ae8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000aec:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000aee:	4b18      	ldr	r3, [pc, #96]	@ (8000b50 <MX_TIM1_Init+0x98>)
 8000af0:	2200      	movs	r2, #0
 8000af2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000af4:	4b16      	ldr	r3, [pc, #88]	@ (8000b50 <MX_TIM1_Init+0x98>)
 8000af6:	2200      	movs	r2, #0
 8000af8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000afa:	4b15      	ldr	r3, [pc, #84]	@ (8000b50 <MX_TIM1_Init+0x98>)
 8000afc:	2200      	movs	r2, #0
 8000afe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000b00:	4813      	ldr	r0, [pc, #76]	@ (8000b50 <MX_TIM1_Init+0x98>)
 8000b02:	f002 f905 	bl	8002d10 <HAL_TIM_Base_Init>
 8000b06:	4603      	mov	r3, r0
 8000b08:	2b00      	cmp	r3, #0
 8000b0a:	d001      	beq.n	8000b10 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8000b0c:	f000 f964 	bl	8000dd8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b10:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b14:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000b16:	f107 0308 	add.w	r3, r7, #8
 8000b1a:	4619      	mov	r1, r3
 8000b1c:	480c      	ldr	r0, [pc, #48]	@ (8000b50 <MX_TIM1_Init+0x98>)
 8000b1e:	f002 fa72 	bl	8003006 <HAL_TIM_ConfigClockSource>
 8000b22:	4603      	mov	r3, r0
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	d001      	beq.n	8000b2c <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8000b28:	f000 f956 	bl	8000dd8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b2c:	2300      	movs	r3, #0
 8000b2e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b30:	2300      	movs	r3, #0
 8000b32:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000b34:	463b      	mov	r3, r7
 8000b36:	4619      	mov	r1, r3
 8000b38:	4805      	ldr	r0, [pc, #20]	@ (8000b50 <MX_TIM1_Init+0x98>)
 8000b3a:	f002 fc8b 	bl	8003454 <HAL_TIMEx_MasterConfigSynchronization>
 8000b3e:	4603      	mov	r3, r0
 8000b40:	2b00      	cmp	r3, #0
 8000b42:	d001      	beq.n	8000b48 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8000b44:	f000 f948 	bl	8000dd8 <Error_Handler>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
<<<<<<< HEAD
 8000798:	bf00      	nop
 800079a:	3718      	adds	r7, #24
 800079c:	46bd      	mov	sp, r7
 800079e:	bd80      	pop	{r7, pc}
 80007a0:	20000050 	.word	0x20000050
 80007a4:	40010000 	.word	0x40010000

080007a8 <MX_USART1_UART_Init>:
=======
 8000b48:	bf00      	nop
 8000b4a:	3718      	adds	r7, #24
 8000b4c:	46bd      	mov	sp, r7
 8000b4e:	bd80      	pop	{r7, pc}
 8000b50:	200002fc 	.word	0x200002fc
 8000b54:	40010000 	.word	0x40010000

08000b58 <MX_USART1_UART_Init>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
<<<<<<< HEAD
 80007a8:	b580      	push	{r7, lr}
 80007aa:	af00      	add	r7, sp, #0
=======
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	af00      	add	r7, sp, #0
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
<<<<<<< HEAD
 80007ac:	4b11      	ldr	r3, [pc, #68]	@ (80007f4 <MX_USART1_UART_Init+0x4c>)
 80007ae:	4a12      	ldr	r2, [pc, #72]	@ (80007f8 <MX_USART1_UART_Init+0x50>)
 80007b0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80007b2:	4b10      	ldr	r3, [pc, #64]	@ (80007f4 <MX_USART1_UART_Init+0x4c>)
 80007b4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80007b8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80007ba:	4b0e      	ldr	r3, [pc, #56]	@ (80007f4 <MX_USART1_UART_Init+0x4c>)
 80007bc:	2200      	movs	r2, #0
 80007be:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80007c0:	4b0c      	ldr	r3, [pc, #48]	@ (80007f4 <MX_USART1_UART_Init+0x4c>)
 80007c2:	2200      	movs	r2, #0
 80007c4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80007c6:	4b0b      	ldr	r3, [pc, #44]	@ (80007f4 <MX_USART1_UART_Init+0x4c>)
 80007c8:	2200      	movs	r2, #0
 80007ca:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80007cc:	4b09      	ldr	r3, [pc, #36]	@ (80007f4 <MX_USART1_UART_Init+0x4c>)
 80007ce:	220c      	movs	r2, #12
 80007d0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007d2:	4b08      	ldr	r3, [pc, #32]	@ (80007f4 <MX_USART1_UART_Init+0x4c>)
 80007d4:	2200      	movs	r2, #0
 80007d6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80007d8:	4b06      	ldr	r3, [pc, #24]	@ (80007f4 <MX_USART1_UART_Init+0x4c>)
 80007da:	2200      	movs	r2, #0
 80007dc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80007de:	4805      	ldr	r0, [pc, #20]	@ (80007f4 <MX_USART1_UART_Init+0x4c>)
 80007e0:	f002 fc16 	bl	8003010 <HAL_UART_Init>
 80007e4:	4603      	mov	r3, r0
 80007e6:	2b00      	cmp	r3, #0
 80007e8:	d001      	beq.n	80007ee <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80007ea:	f000 f879 	bl	80008e0 <Error_Handler>
=======
 8000b5c:	4b11      	ldr	r3, [pc, #68]	@ (8000ba4 <MX_USART1_UART_Init+0x4c>)
 8000b5e:	4a12      	ldr	r2, [pc, #72]	@ (8000ba8 <MX_USART1_UART_Init+0x50>)
 8000b60:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000b62:	4b10      	ldr	r3, [pc, #64]	@ (8000ba4 <MX_USART1_UART_Init+0x4c>)
 8000b64:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000b68:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000b6a:	4b0e      	ldr	r3, [pc, #56]	@ (8000ba4 <MX_USART1_UART_Init+0x4c>)
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000b70:	4b0c      	ldr	r3, [pc, #48]	@ (8000ba4 <MX_USART1_UART_Init+0x4c>)
 8000b72:	2200      	movs	r2, #0
 8000b74:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000b76:	4b0b      	ldr	r3, [pc, #44]	@ (8000ba4 <MX_USART1_UART_Init+0x4c>)
 8000b78:	2200      	movs	r2, #0
 8000b7a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000b7c:	4b09      	ldr	r3, [pc, #36]	@ (8000ba4 <MX_USART1_UART_Init+0x4c>)
 8000b7e:	220c      	movs	r2, #12
 8000b80:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b82:	4b08      	ldr	r3, [pc, #32]	@ (8000ba4 <MX_USART1_UART_Init+0x4c>)
 8000b84:	2200      	movs	r2, #0
 8000b86:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b88:	4b06      	ldr	r3, [pc, #24]	@ (8000ba4 <MX_USART1_UART_Init+0x4c>)
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000b8e:	4805      	ldr	r0, [pc, #20]	@ (8000ba4 <MX_USART1_UART_Init+0x4c>)
 8000b90:	f002 fcf0 	bl	8003574 <HAL_UART_Init>
 8000b94:	4603      	mov	r3, r0
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	d001      	beq.n	8000b9e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000b9a:	f000 f91d 	bl	8000dd8 <Error_Handler>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
<<<<<<< HEAD
 80007ee:	bf00      	nop
 80007f0:	bd80      	pop	{r7, pc}
 80007f2:	bf00      	nop
 80007f4:	20000090 	.word	0x20000090
 80007f8:	40011000 	.word	0x40011000

080007fc <MX_GPIO_Init>:
=======
 8000b9e:	bf00      	nop
 8000ba0:	bd80      	pop	{r7, pc}
 8000ba2:	bf00      	nop
 8000ba4:	2000033c 	.word	0x2000033c
 8000ba8:	40011000 	.word	0x40011000

08000bac <MX_GPIO_Init>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
<<<<<<< HEAD
 80007fc:	b580      	push	{r7, lr}
 80007fe:	b08a      	sub	sp, #40	@ 0x28
 8000800:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000802:	f107 0314 	add.w	r3, r7, #20
 8000806:	2200      	movs	r2, #0
 8000808:	601a      	str	r2, [r3, #0]
 800080a:	605a      	str	r2, [r3, #4]
 800080c:	609a      	str	r2, [r3, #8]
 800080e:	60da      	str	r2, [r3, #12]
 8000810:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000812:	2300      	movs	r3, #0
 8000814:	613b      	str	r3, [r7, #16]
 8000816:	4b27      	ldr	r3, [pc, #156]	@ (80008b4 <MX_GPIO_Init+0xb8>)
 8000818:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800081a:	4a26      	ldr	r2, [pc, #152]	@ (80008b4 <MX_GPIO_Init+0xb8>)
 800081c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000820:	6313      	str	r3, [r2, #48]	@ 0x30
 8000822:	4b24      	ldr	r3, [pc, #144]	@ (80008b4 <MX_GPIO_Init+0xb8>)
 8000824:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000826:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800082a:	613b      	str	r3, [r7, #16]
 800082c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800082e:	2300      	movs	r3, #0
 8000830:	60fb      	str	r3, [r7, #12]
 8000832:	4b20      	ldr	r3, [pc, #128]	@ (80008b4 <MX_GPIO_Init+0xb8>)
 8000834:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000836:	4a1f      	ldr	r2, [pc, #124]	@ (80008b4 <MX_GPIO_Init+0xb8>)
 8000838:	f043 0308 	orr.w	r3, r3, #8
 800083c:	6313      	str	r3, [r2, #48]	@ 0x30
 800083e:	4b1d      	ldr	r3, [pc, #116]	@ (80008b4 <MX_GPIO_Init+0xb8>)
 8000840:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000842:	f003 0308 	and.w	r3, r3, #8
 8000846:	60fb      	str	r3, [r7, #12]
 8000848:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800084a:	2300      	movs	r3, #0
 800084c:	60bb      	str	r3, [r7, #8]
 800084e:	4b19      	ldr	r3, [pc, #100]	@ (80008b4 <MX_GPIO_Init+0xb8>)
 8000850:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000852:	4a18      	ldr	r2, [pc, #96]	@ (80008b4 <MX_GPIO_Init+0xb8>)
 8000854:	f043 0301 	orr.w	r3, r3, #1
 8000858:	6313      	str	r3, [r2, #48]	@ 0x30
 800085a:	4b16      	ldr	r3, [pc, #88]	@ (80008b4 <MX_GPIO_Init+0xb8>)
 800085c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800085e:	f003 0301 	and.w	r3, r3, #1
 8000862:	60bb      	str	r3, [r7, #8]
 8000864:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000866:	2300      	movs	r3, #0
 8000868:	607b      	str	r3, [r7, #4]
 800086a:	4b12      	ldr	r3, [pc, #72]	@ (80008b4 <MX_GPIO_Init+0xb8>)
 800086c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800086e:	4a11      	ldr	r2, [pc, #68]	@ (80008b4 <MX_GPIO_Init+0xb8>)
 8000870:	f043 0302 	orr.w	r3, r3, #2
 8000874:	6313      	str	r3, [r2, #48]	@ 0x30
 8000876:	4b0f      	ldr	r3, [pc, #60]	@ (80008b4 <MX_GPIO_Init+0xb8>)
 8000878:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800087a:	f003 0302 	and.w	r3, r3, #2
 800087e:	607b      	str	r3, [r7, #4]
 8000880:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GREEN_LED_IDLE_Pin|ORANGE_LED_SYSTEM_Pin|RED_LED_CANRX_Pin|BLUE_LED_CANTX_Pin, GPIO_PIN_RESET);
 8000882:	2200      	movs	r2, #0
 8000884:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 8000888:	480b      	ldr	r0, [pc, #44]	@ (80008b8 <MX_GPIO_Init+0xbc>)
 800088a:	f001 fa9b 	bl	8001dc4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : GREEN_LED_IDLE_Pin ORANGE_LED_SYSTEM_Pin RED_LED_CANRX_Pin BLUE_LED_CANTX_Pin */
  GPIO_InitStruct.Pin = GREEN_LED_IDLE_Pin|ORANGE_LED_SYSTEM_Pin|RED_LED_CANRX_Pin|BLUE_LED_CANTX_Pin;
 800088e:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8000892:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000894:	2301      	movs	r3, #1
 8000896:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000898:	2300      	movs	r3, #0
 800089a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800089c:	2300      	movs	r3, #0
 800089e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80008a0:	f107 0314 	add.w	r3, r7, #20
 80008a4:	4619      	mov	r1, r3
 80008a6:	4804      	ldr	r0, [pc, #16]	@ (80008b8 <MX_GPIO_Init+0xbc>)
 80008a8:	f001 f8f0 	bl	8001a8c <HAL_GPIO_Init>

}
 80008ac:	bf00      	nop
 80008ae:	3728      	adds	r7, #40	@ 0x28
 80008b0:	46bd      	mov	sp, r7
 80008b2:	bd80      	pop	{r7, pc}
 80008b4:	40023800 	.word	0x40023800
 80008b8:	40020c00 	.word	0x40020c00

080008bc <HAL_TIM_PeriodElapsedCallback>:
=======
 8000bac:	b580      	push	{r7, lr}
 8000bae:	b08a      	sub	sp, #40	@ 0x28
 8000bb0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bb2:	f107 0314 	add.w	r3, r7, #20
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	601a      	str	r2, [r3, #0]
 8000bba:	605a      	str	r2, [r3, #4]
 8000bbc:	609a      	str	r2, [r3, #8]
 8000bbe:	60da      	str	r2, [r3, #12]
 8000bc0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	613b      	str	r3, [r7, #16]
 8000bc6:	4b27      	ldr	r3, [pc, #156]	@ (8000c64 <MX_GPIO_Init+0xb8>)
 8000bc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bca:	4a26      	ldr	r2, [pc, #152]	@ (8000c64 <MX_GPIO_Init+0xb8>)
 8000bcc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000bd0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bd2:	4b24      	ldr	r3, [pc, #144]	@ (8000c64 <MX_GPIO_Init+0xb8>)
 8000bd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bd6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000bda:	613b      	str	r3, [r7, #16]
 8000bdc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000bde:	2300      	movs	r3, #0
 8000be0:	60fb      	str	r3, [r7, #12]
 8000be2:	4b20      	ldr	r3, [pc, #128]	@ (8000c64 <MX_GPIO_Init+0xb8>)
 8000be4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000be6:	4a1f      	ldr	r2, [pc, #124]	@ (8000c64 <MX_GPIO_Init+0xb8>)
 8000be8:	f043 0308 	orr.w	r3, r3, #8
 8000bec:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bee:	4b1d      	ldr	r3, [pc, #116]	@ (8000c64 <MX_GPIO_Init+0xb8>)
 8000bf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bf2:	f003 0308 	and.w	r3, r3, #8
 8000bf6:	60fb      	str	r3, [r7, #12]
 8000bf8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	60bb      	str	r3, [r7, #8]
 8000bfe:	4b19      	ldr	r3, [pc, #100]	@ (8000c64 <MX_GPIO_Init+0xb8>)
 8000c00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c02:	4a18      	ldr	r2, [pc, #96]	@ (8000c64 <MX_GPIO_Init+0xb8>)
 8000c04:	f043 0301 	orr.w	r3, r3, #1
 8000c08:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c0a:	4b16      	ldr	r3, [pc, #88]	@ (8000c64 <MX_GPIO_Init+0xb8>)
 8000c0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c0e:	f003 0301 	and.w	r3, r3, #1
 8000c12:	60bb      	str	r3, [r7, #8]
 8000c14:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c16:	2300      	movs	r3, #0
 8000c18:	607b      	str	r3, [r7, #4]
 8000c1a:	4b12      	ldr	r3, [pc, #72]	@ (8000c64 <MX_GPIO_Init+0xb8>)
 8000c1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c1e:	4a11      	ldr	r2, [pc, #68]	@ (8000c64 <MX_GPIO_Init+0xb8>)
 8000c20:	f043 0302 	orr.w	r3, r3, #2
 8000c24:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c26:	4b0f      	ldr	r3, [pc, #60]	@ (8000c64 <MX_GPIO_Init+0xb8>)
 8000c28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c2a:	f003 0302 	and.w	r3, r3, #2
 8000c2e:	607b      	str	r3, [r7, #4]
 8000c30:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GREEN_LED_IDLE_Pin|ORANGE_LED_SYSTEM_Pin|RED_LED_CANRX_Pin|BLUE_LED_CANTX_Pin, GPIO_PIN_RESET);
 8000c32:	2200      	movs	r2, #0
 8000c34:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 8000c38:	480b      	ldr	r0, [pc, #44]	@ (8000c68 <MX_GPIO_Init+0xbc>)
 8000c3a:	f001 fb75 	bl	8002328 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : GREEN_LED_IDLE_Pin ORANGE_LED_SYSTEM_Pin RED_LED_CANRX_Pin BLUE_LED_CANTX_Pin */
  GPIO_InitStruct.Pin = GREEN_LED_IDLE_Pin|ORANGE_LED_SYSTEM_Pin|RED_LED_CANRX_Pin|BLUE_LED_CANTX_Pin;
 8000c3e:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8000c42:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c44:	2301      	movs	r3, #1
 8000c46:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c48:	2300      	movs	r3, #0
 8000c4a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c4c:	2300      	movs	r3, #0
 8000c4e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000c50:	f107 0314 	add.w	r3, r7, #20
 8000c54:	4619      	mov	r1, r3
 8000c56:	4804      	ldr	r0, [pc, #16]	@ (8000c68 <MX_GPIO_Init+0xbc>)
 8000c58:	f001 f9ca 	bl	8001ff0 <HAL_GPIO_Init>

}
 8000c5c:	bf00      	nop
 8000c5e:	3728      	adds	r7, #40	@ 0x28
 8000c60:	46bd      	mov	sp, r7
 8000c62:	bd80      	pop	{r7, pc}
 8000c64:	40023800 	.word	0x40023800
 8000c68:	40020c00 	.word	0x40020c00

08000c6c <recieivedDatagramsThread>:

/* USER CODE BEGIN 4 */
void recieivedDatagramsThread(void const *argument) {
 8000c6c:	b5b0      	push	{r4, r5, r7, lr}
 8000c6e:	b086      	sub	sp, #24
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	6078      	str	r0, [r7, #4]
	//CAN_RxHeaderTypeDef rxMessageHeader;
	//uint8_t rxDataReceived[8];
	osEvent evt;
	while (true) {
		evt = osSignalWait(osAnySignal, 1);//osWaitForever
 8000c74:	f107 0308 	add.w	r3, r7, #8
 8000c78:	2201      	movs	r2, #1
 8000c7a:	2100      	movs	r1, #0
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	f003 fd9d 	bl	80047bc <osSignalWait>
		if (evt.status == osEventSignal) {
 8000c82:	68bb      	ldr	r3, [r7, #8]
 8000c84:	2b08      	cmp	r3, #8
 8000c86:	d124      	bne.n	8000cd2 <recieivedDatagramsThread+0x66>
			CANMessage *msgToSend = osMailCAlloc(canDatagramsQueue, noWait);
 8000c88:	4b13      	ldr	r3, [pc, #76]	@ (8000cd8 <recieivedDatagramsThread+0x6c>)
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	2100      	movs	r1, #0
 8000c8e:	4618      	mov	r0, r3
 8000c90:	f003 ff4d 	bl	8004b2e <osMailCAlloc>
 8000c94:	6178      	str	r0, [r7, #20]
			if (msgToSend != NULL) {
 8000c96:	697b      	ldr	r3, [r7, #20]
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d017      	beq.n	8000ccc <recieivedDatagramsThread+0x60>
				 msgToSend->header = rxMessageHeader;
 8000c9c:	697b      	ldr	r3, [r7, #20]
 8000c9e:	4a0f      	ldr	r2, [pc, #60]	@ (8000cdc <recieivedDatagramsThread+0x70>)
 8000ca0:	f103 0408 	add.w	r4, r3, #8
 8000ca4:	4615      	mov	r5, r2
 8000ca6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ca8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000caa:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000cae:	e884 0007 	stmia.w	r4, {r0, r1, r2}
				 memcpy(msgToSend->data, rxDataReceived, sizeof(rxDataReceived));
 8000cb2:	697b      	ldr	r3, [r7, #20]
 8000cb4:	490a      	ldr	r1, [pc, #40]	@ (8000ce0 <recieivedDatagramsThread+0x74>)
 8000cb6:	461a      	mov	r2, r3
 8000cb8:	460b      	mov	r3, r1
 8000cba:	cb03      	ldmia	r3!, {r0, r1}
 8000cbc:	6010      	str	r0, [r2, #0]
 8000cbe:	6051      	str	r1, [r2, #4]
				 osMailPut(canDatagramsQueue, msgToSend);
 8000cc0:	4b05      	ldr	r3, [pc, #20]	@ (8000cd8 <recieivedDatagramsThread+0x6c>)
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	6979      	ldr	r1, [r7, #20]
 8000cc6:	4618      	mov	r0, r3
 8000cc8:	f003 ff54 	bl	8004b74 <osMailPut>
			}
			osThreadYield();
 8000ccc:	f003 fd10 	bl	80046f0 <osThreadYield>
 8000cd0:	e7d0      	b.n	8000c74 <recieivedDatagramsThread+0x8>
		}
		else{
			osThreadYield();
 8000cd2:	f003 fd0d 	bl	80046f0 <osThreadYield>
		evt = osSignalWait(osAnySignal, 1);//osWaitForever
 8000cd6:	e7cd      	b.n	8000c74 <recieivedDatagramsThread+0x8>
 8000cd8:	20000390 	.word	0x20000390
 8000cdc:	20000394 	.word	0x20000394
 8000ce0:	200003b0 	.word	0x200003b0

08000ce4 <fordwardDatagramsThread>:
		}
	}
}
*/

void fordwardDatagramsThread(void const *argument) {
 8000ce4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000ce6:	b0a7      	sub	sp, #156	@ 0x9c
 8000ce8:	af06      	add	r7, sp, #24
 8000cea:	6078      	str	r0, [r7, #4]
	uint8_t serializedDatagram[100] = { 0 };
 8000cec:	2300      	movs	r3, #0
 8000cee:	617b      	str	r3, [r7, #20]
 8000cf0:	f107 0318 	add.w	r3, r7, #24
 8000cf4:	2260      	movs	r2, #96	@ 0x60
 8000cf6:	2100      	movs	r1, #0
 8000cf8:	4618      	mov	r0, r3
 8000cfa:	f006 fab7 	bl	800726c <memset>
	uint8_t lenSerialized;
	osEvent evt;
	CANMessage *dequeuedMsg;
	while (true) {
		evt = osMailGet(canDatagramsQueue, 1);	//osWaitForever
 8000cfe:	4b1e      	ldr	r3, [pc, #120]	@ (8000d78 <fordwardDatagramsThread+0x94>)
 8000d00:	6819      	ldr	r1, [r3, #0]
 8000d02:	f107 0308 	add.w	r3, r7, #8
 8000d06:	2201      	movs	r2, #1
 8000d08:	4618      	mov	r0, r3
 8000d0a:	f003 ff71 	bl	8004bf0 <osMailGet>
		if (evt.status == osEventMail) {
 8000d0e:	68bb      	ldr	r3, [r7, #8]
 8000d10:	2b20      	cmp	r3, #32
 8000d12:	d12d      	bne.n	8000d70 <fordwardDatagramsThread+0x8c>
			dequeuedMsg = evt.value.p;
 8000d14:	68fb      	ldr	r3, [r7, #12]
 8000d16:	67fb      	str	r3, [r7, #124]	@ 0x7c
			lenSerialized = serializeDatagram(serializedDatagram,dequeuedMsg->header, dequeuedMsg->data);
 8000d18:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8000d1a:	6ffc      	ldr	r4, [r7, #124]	@ 0x7c
 8000d1c:	f107 0614 	add.w	r6, r7, #20
 8000d20:	9304      	str	r3, [sp, #16]
 8000d22:	466d      	mov	r5, sp
 8000d24:	f104 0314 	add.w	r3, r4, #20
 8000d28:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000d2a:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8000d2e:	f104 0308 	add.w	r3, r4, #8
 8000d32:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000d34:	4630      	mov	r0, r6
 8000d36:	f7ff fc73 	bl	8000620 <serializeDatagram>
 8000d3a:	4603      	mov	r3, r0
 8000d3c:	f887 307b 	strb.w	r3, [r7, #123]	@ 0x7b
			HAL_UART_Transmit(&huart1, serializedDatagram, lenSerialized,HAL_MAX_DELAY);
 8000d40:	f897 307b 	ldrb.w	r3, [r7, #123]	@ 0x7b
 8000d44:	b29a      	uxth	r2, r3
 8000d46:	f107 0114 	add.w	r1, r7, #20
 8000d4a:	f04f 33ff 	mov.w	r3, #4294967295
 8000d4e:	480b      	ldr	r0, [pc, #44]	@ (8000d7c <fordwardDatagramsThread+0x98>)
 8000d50:	f002 fc5d 	bl	800360e <HAL_UART_Transmit>
			HAL_GPIO_TogglePin(BLUE_LED_CANTX_GPIO_Port, BLUE_LED_CANTX_Pin);
 8000d54:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000d58:	4809      	ldr	r0, [pc, #36]	@ (8000d80 <fordwardDatagramsThread+0x9c>)
 8000d5a:	f001 fafe 	bl	800235a <HAL_GPIO_TogglePin>
			osMailFree(canDatagramsQueue, dequeuedMsg);
 8000d5e:	4b06      	ldr	r3, [pc, #24]	@ (8000d78 <fordwardDatagramsThread+0x94>)
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8000d64:	4618      	mov	r0, r3
 8000d66:	f003 ffb7 	bl	8004cd8 <osMailFree>
			osThreadYield();
 8000d6a:	f003 fcc1 	bl	80046f0 <osThreadYield>
 8000d6e:	e7c6      	b.n	8000cfe <fordwardDatagramsThread+0x1a>

		}else{
			osThreadYield();
 8000d70:	f003 fcbe 	bl	80046f0 <osThreadYield>
		evt = osMailGet(canDatagramsQueue, 1);	//osWaitForever
 8000d74:	e7c3      	b.n	8000cfe <fordwardDatagramsThread+0x1a>
 8000d76:	bf00      	nop
 8000d78:	20000390 	.word	0x20000390
 8000d7c:	2000033c 	.word	0x2000033c
 8000d80:	40020c00 	.word	0x40020c00

08000d84 <idleThread>:
		}
	}
}


void idleThread(void const *argument) {
 8000d84:	b580      	push	{r7, lr}
 8000d86:	b082      	sub	sp, #8
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	6078      	str	r0, [r7, #4]
	while (true) {
		HAL_GPIO_TogglePin(GREEN_LED_IDLE_GPIO_Port,GREEN_LED_IDLE_Pin);
 8000d8c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000d90:	4803      	ldr	r0, [pc, #12]	@ (8000da0 <idleThread+0x1c>)
 8000d92:	f001 fae2 	bl	800235a <HAL_GPIO_TogglePin>
		osDelay(100);
 8000d96:	2064      	movs	r0, #100	@ 0x64
 8000d98:	f003 fcbc 	bl	8004714 <osDelay>
		HAL_GPIO_TogglePin(GREEN_LED_IDLE_GPIO_Port,GREEN_LED_IDLE_Pin);
 8000d9c:	bf00      	nop
 8000d9e:	e7f5      	b.n	8000d8c <idleThread+0x8>
 8000da0:	40020c00 	.word	0x40020c00

08000da4 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b082      	sub	sp, #8
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000dac:	2001      	movs	r0, #1
 8000dae:	f003 fcb1 	bl	8004714 <osDelay>
 8000db2:	e7fb      	b.n	8000dac <StartDefaultTask+0x8>

08000db4 <HAL_TIM_PeriodElapsedCallback>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
<<<<<<< HEAD
 80008bc:	b580      	push	{r7, lr}
 80008be:	b082      	sub	sp, #8
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	6078      	str	r0, [r7, #4]
=======
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b082      	sub	sp, #8
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	6078      	str	r0, [r7, #4]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
<<<<<<< HEAD
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	681b      	ldr	r3, [r3, #0]
 80008c8:	4a04      	ldr	r2, [pc, #16]	@ (80008dc <HAL_TIM_PeriodElapsedCallback+0x20>)
 80008ca:	4293      	cmp	r3, r2
 80008cc:	d101      	bne.n	80008d2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80008ce:	f000 fa0d 	bl	8000cec <HAL_IncTick>
=======
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	4a04      	ldr	r2, [pc, #16]	@ (8000dd4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000dc2:	4293      	cmp	r3, r2
 8000dc4:	d101      	bne.n	8000dca <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000dc6:	f000 fa43 	bl	8001250 <HAL_IncTick>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
<<<<<<< HEAD
 80008d2:	bf00      	nop
 80008d4:	3708      	adds	r7, #8
 80008d6:	46bd      	mov	sp, r7
 80008d8:	bd80      	pop	{r7, pc}
 80008da:	bf00      	nop
 80008dc:	40001000 	.word	0x40001000

080008e0 <Error_Handler>:
=======
 8000dca:	bf00      	nop
 8000dcc:	3708      	adds	r7, #8
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	bd80      	pop	{r7, pc}
 8000dd2:	bf00      	nop
 8000dd4:	40001000 	.word	0x40001000

08000dd8 <Error_Handler>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
<<<<<<< HEAD
 80008e0:	b480      	push	{r7}
 80008e2:	af00      	add	r7, sp, #0
=======
 8000dd8:	b480      	push	{r7}
 8000dda:	af00      	add	r7, sp, #0
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
<<<<<<< HEAD
 80008e4:	b672      	cpsid	i
}
 80008e6:	bf00      	nop
=======
 8000ddc:	b672      	cpsid	i
}
 8000dde:	bf00      	nop
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
<<<<<<< HEAD
 80008e8:	bf00      	nop
 80008ea:	e7fd      	b.n	80008e8 <Error_Handler+0x8>

080008ec <HAL_MspInit>:
=======
 8000de0:	bf00      	nop
 8000de2:	e7fd      	b.n	8000de0 <Error_Handler+0x8>

08000de4 <HAL_MspInit>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
<<<<<<< HEAD
 80008ec:	b580      	push	{r7, lr}
 80008ee:	b082      	sub	sp, #8
 80008f0:	af00      	add	r7, sp, #0
=======
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b082      	sub	sp, #8
 8000de8:	af00      	add	r7, sp, #0
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
<<<<<<< HEAD
 80008f2:	2300      	movs	r3, #0
 80008f4:	607b      	str	r3, [r7, #4]
 80008f6:	4b12      	ldr	r3, [pc, #72]	@ (8000940 <HAL_MspInit+0x54>)
 80008f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80008fa:	4a11      	ldr	r2, [pc, #68]	@ (8000940 <HAL_MspInit+0x54>)
 80008fc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000900:	6453      	str	r3, [r2, #68]	@ 0x44
 8000902:	4b0f      	ldr	r3, [pc, #60]	@ (8000940 <HAL_MspInit+0x54>)
 8000904:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000906:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800090a:	607b      	str	r3, [r7, #4]
 800090c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800090e:	2300      	movs	r3, #0
 8000910:	603b      	str	r3, [r7, #0]
 8000912:	4b0b      	ldr	r3, [pc, #44]	@ (8000940 <HAL_MspInit+0x54>)
 8000914:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000916:	4a0a      	ldr	r2, [pc, #40]	@ (8000940 <HAL_MspInit+0x54>)
 8000918:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800091c:	6413      	str	r3, [r2, #64]	@ 0x40
 800091e:	4b08      	ldr	r3, [pc, #32]	@ (8000940 <HAL_MspInit+0x54>)
 8000920:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000922:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000926:	603b      	str	r3, [r7, #0]
 8000928:	683b      	ldr	r3, [r7, #0]
=======
 8000dea:	2300      	movs	r3, #0
 8000dec:	607b      	str	r3, [r7, #4]
 8000dee:	4b12      	ldr	r3, [pc, #72]	@ (8000e38 <HAL_MspInit+0x54>)
 8000df0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000df2:	4a11      	ldr	r2, [pc, #68]	@ (8000e38 <HAL_MspInit+0x54>)
 8000df4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000df8:	6453      	str	r3, [r2, #68]	@ 0x44
 8000dfa:	4b0f      	ldr	r3, [pc, #60]	@ (8000e38 <HAL_MspInit+0x54>)
 8000dfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000dfe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000e02:	607b      	str	r3, [r7, #4]
 8000e04:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e06:	2300      	movs	r3, #0
 8000e08:	603b      	str	r3, [r7, #0]
 8000e0a:	4b0b      	ldr	r3, [pc, #44]	@ (8000e38 <HAL_MspInit+0x54>)
 8000e0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e0e:	4a0a      	ldr	r2, [pc, #40]	@ (8000e38 <HAL_MspInit+0x54>)
 8000e10:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e14:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e16:	4b08      	ldr	r3, [pc, #32]	@ (8000e38 <HAL_MspInit+0x54>)
 8000e18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e1a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e1e:	603b      	str	r3, [r7, #0]
 8000e20:	683b      	ldr	r3, [r7, #0]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
<<<<<<< HEAD
 800092a:	2200      	movs	r2, #0
 800092c:	210f      	movs	r1, #15
 800092e:	f06f 0001 	mvn.w	r0, #1
 8000932:	f001 f85f 	bl	80019f4 <HAL_NVIC_SetPriority>
=======
 8000e22:	2200      	movs	r2, #0
 8000e24:	210f      	movs	r1, #15
 8000e26:	f06f 0001 	mvn.w	r0, #1
 8000e2a:	f001 f895 	bl	8001f58 <HAL_NVIC_SetPriority>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
<<<<<<< HEAD
 8000936:	bf00      	nop
 8000938:	3708      	adds	r7, #8
 800093a:	46bd      	mov	sp, r7
 800093c:	bd80      	pop	{r7, pc}
 800093e:	bf00      	nop
 8000940:	40023800 	.word	0x40023800

08000944 <HAL_CAN_MspInit>:
=======
 8000e2e:	bf00      	nop
 8000e30:	3708      	adds	r7, #8
 8000e32:	46bd      	mov	sp, r7
 8000e34:	bd80      	pop	{r7, pc}
 8000e36:	bf00      	nop
 8000e38:	40023800 	.word	0x40023800

08000e3c <HAL_CAN_MspInit>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
<<<<<<< HEAD
 8000944:	b580      	push	{r7, lr}
 8000946:	b08a      	sub	sp, #40	@ 0x28
 8000948:	af00      	add	r7, sp, #0
 800094a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800094c:	f107 0314 	add.w	r3, r7, #20
 8000950:	2200      	movs	r2, #0
 8000952:	601a      	str	r2, [r3, #0]
 8000954:	605a      	str	r2, [r3, #4]
 8000956:	609a      	str	r2, [r3, #8]
 8000958:	60da      	str	r2, [r3, #12]
 800095a:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	681b      	ldr	r3, [r3, #0]
 8000960:	4a1d      	ldr	r2, [pc, #116]	@ (80009d8 <HAL_CAN_MspInit+0x94>)
 8000962:	4293      	cmp	r3, r2
 8000964:	d134      	bne.n	80009d0 <HAL_CAN_MspInit+0x8c>
=======
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	b08a      	sub	sp, #40	@ 0x28
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e44:	f107 0314 	add.w	r3, r7, #20
 8000e48:	2200      	movs	r2, #0
 8000e4a:	601a      	str	r2, [r3, #0]
 8000e4c:	605a      	str	r2, [r3, #4]
 8000e4e:	609a      	str	r2, [r3, #8]
 8000e50:	60da      	str	r2, [r3, #12]
 8000e52:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	4a1d      	ldr	r2, [pc, #116]	@ (8000ed0 <HAL_CAN_MspInit+0x94>)
 8000e5a:	4293      	cmp	r3, r2
 8000e5c:	d134      	bne.n	8000ec8 <HAL_CAN_MspInit+0x8c>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
<<<<<<< HEAD
 8000966:	2300      	movs	r3, #0
 8000968:	613b      	str	r3, [r7, #16]
 800096a:	4b1c      	ldr	r3, [pc, #112]	@ (80009dc <HAL_CAN_MspInit+0x98>)
 800096c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800096e:	4a1b      	ldr	r2, [pc, #108]	@ (80009dc <HAL_CAN_MspInit+0x98>)
 8000970:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000974:	6413      	str	r3, [r2, #64]	@ 0x40
 8000976:	4b19      	ldr	r3, [pc, #100]	@ (80009dc <HAL_CAN_MspInit+0x98>)
 8000978:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800097a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800097e:	613b      	str	r3, [r7, #16]
 8000980:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000982:	2300      	movs	r3, #0
 8000984:	60fb      	str	r3, [r7, #12]
 8000986:	4b15      	ldr	r3, [pc, #84]	@ (80009dc <HAL_CAN_MspInit+0x98>)
 8000988:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800098a:	4a14      	ldr	r2, [pc, #80]	@ (80009dc <HAL_CAN_MspInit+0x98>)
 800098c:	f043 0302 	orr.w	r3, r3, #2
 8000990:	6313      	str	r3, [r2, #48]	@ 0x30
 8000992:	4b12      	ldr	r3, [pc, #72]	@ (80009dc <HAL_CAN_MspInit+0x98>)
 8000994:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000996:	f003 0302 	and.w	r3, r3, #2
 800099a:	60fb      	str	r3, [r7, #12]
 800099c:	68fb      	ldr	r3, [r7, #12]
=======
 8000e5e:	2300      	movs	r3, #0
 8000e60:	613b      	str	r3, [r7, #16]
 8000e62:	4b1c      	ldr	r3, [pc, #112]	@ (8000ed4 <HAL_CAN_MspInit+0x98>)
 8000e64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e66:	4a1b      	ldr	r2, [pc, #108]	@ (8000ed4 <HAL_CAN_MspInit+0x98>)
 8000e68:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000e6c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e6e:	4b19      	ldr	r3, [pc, #100]	@ (8000ed4 <HAL_CAN_MspInit+0x98>)
 8000e70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e72:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000e76:	613b      	str	r3, [r7, #16]
 8000e78:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	60fb      	str	r3, [r7, #12]
 8000e7e:	4b15      	ldr	r3, [pc, #84]	@ (8000ed4 <HAL_CAN_MspInit+0x98>)
 8000e80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e82:	4a14      	ldr	r2, [pc, #80]	@ (8000ed4 <HAL_CAN_MspInit+0x98>)
 8000e84:	f043 0302 	orr.w	r3, r3, #2
 8000e88:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e8a:	4b12      	ldr	r3, [pc, #72]	@ (8000ed4 <HAL_CAN_MspInit+0x98>)
 8000e8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e8e:	f003 0302 	and.w	r3, r3, #2
 8000e92:	60fb      	str	r3, [r7, #12]
 8000e94:	68fb      	ldr	r3, [r7, #12]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
<<<<<<< HEAD
 800099e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80009a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009a4:	2302      	movs	r3, #2
 80009a6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009a8:	2300      	movs	r3, #0
 80009aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009ac:	2303      	movs	r3, #3
 80009ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80009b0:	2309      	movs	r3, #9
 80009b2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009b4:	f107 0314 	add.w	r3, r7, #20
 80009b8:	4619      	mov	r1, r3
 80009ba:	4809      	ldr	r0, [pc, #36]	@ (80009e0 <HAL_CAN_MspInit+0x9c>)
 80009bc:	f001 f866 	bl	8001a8c <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 80009c0:	2200      	movs	r2, #0
 80009c2:	2105      	movs	r1, #5
 80009c4:	2014      	movs	r0, #20
 80009c6:	f001 f815 	bl	80019f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 80009ca:	2014      	movs	r0, #20
 80009cc:	f001 f82e 	bl	8001a2c <HAL_NVIC_EnableIRQ>
=======
 8000e96:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000e9a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e9c:	2302      	movs	r3, #2
 8000e9e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ea4:	2303      	movs	r3, #3
 8000ea6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8000ea8:	2309      	movs	r3, #9
 8000eaa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000eac:	f107 0314 	add.w	r3, r7, #20
 8000eb0:	4619      	mov	r1, r3
 8000eb2:	4809      	ldr	r0, [pc, #36]	@ (8000ed8 <HAL_CAN_MspInit+0x9c>)
 8000eb4:	f001 f89c 	bl	8001ff0 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 8000eb8:	2200      	movs	r2, #0
 8000eba:	2105      	movs	r1, #5
 8000ebc:	2014      	movs	r0, #20
 8000ebe:	f001 f84b 	bl	8001f58 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8000ec2:	2014      	movs	r0, #20
 8000ec4:	f001 f864 	bl	8001f90 <HAL_NVIC_EnableIRQ>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
<<<<<<< HEAD
 80009d0:	bf00      	nop
 80009d2:	3728      	adds	r7, #40	@ 0x28
 80009d4:	46bd      	mov	sp, r7
 80009d6:	bd80      	pop	{r7, pc}
 80009d8:	40006400 	.word	0x40006400
 80009dc:	40023800 	.word	0x40023800
 80009e0:	40020400 	.word	0x40020400

080009e4 <HAL_TIM_Base_MspInit>:
=======
 8000ec8:	bf00      	nop
 8000eca:	3728      	adds	r7, #40	@ 0x28
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	bd80      	pop	{r7, pc}
 8000ed0:	40006400 	.word	0x40006400
 8000ed4:	40023800 	.word	0x40023800
 8000ed8:	40020400 	.word	0x40020400

08000edc <HAL_TIM_Base_MspInit>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
<<<<<<< HEAD
 80009e4:	b480      	push	{r7}
 80009e6:	b085      	sub	sp, #20
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	681b      	ldr	r3, [r3, #0]
 80009f0:	4a0b      	ldr	r2, [pc, #44]	@ (8000a20 <HAL_TIM_Base_MspInit+0x3c>)
 80009f2:	4293      	cmp	r3, r2
 80009f4:	d10d      	bne.n	8000a12 <HAL_TIM_Base_MspInit+0x2e>
=======
 8000edc:	b480      	push	{r7}
 8000ede:	b085      	sub	sp, #20
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	4a0b      	ldr	r2, [pc, #44]	@ (8000f18 <HAL_TIM_Base_MspInit+0x3c>)
 8000eea:	4293      	cmp	r3, r2
 8000eec:	d10d      	bne.n	8000f0a <HAL_TIM_Base_MspInit+0x2e>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
<<<<<<< HEAD
 80009f6:	2300      	movs	r3, #0
 80009f8:	60fb      	str	r3, [r7, #12]
 80009fa:	4b0a      	ldr	r3, [pc, #40]	@ (8000a24 <HAL_TIM_Base_MspInit+0x40>)
 80009fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80009fe:	4a09      	ldr	r2, [pc, #36]	@ (8000a24 <HAL_TIM_Base_MspInit+0x40>)
 8000a00:	f043 0301 	orr.w	r3, r3, #1
 8000a04:	6453      	str	r3, [r2, #68]	@ 0x44
 8000a06:	4b07      	ldr	r3, [pc, #28]	@ (8000a24 <HAL_TIM_Base_MspInit+0x40>)
 8000a08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a0a:	f003 0301 	and.w	r3, r3, #1
 8000a0e:	60fb      	str	r3, [r7, #12]
 8000a10:	68fb      	ldr	r3, [r7, #12]
=======
 8000eee:	2300      	movs	r3, #0
 8000ef0:	60fb      	str	r3, [r7, #12]
 8000ef2:	4b0a      	ldr	r3, [pc, #40]	@ (8000f1c <HAL_TIM_Base_MspInit+0x40>)
 8000ef4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ef6:	4a09      	ldr	r2, [pc, #36]	@ (8000f1c <HAL_TIM_Base_MspInit+0x40>)
 8000ef8:	f043 0301 	orr.w	r3, r3, #1
 8000efc:	6453      	str	r3, [r2, #68]	@ 0x44
 8000efe:	4b07      	ldr	r3, [pc, #28]	@ (8000f1c <HAL_TIM_Base_MspInit+0x40>)
 8000f00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f02:	f003 0301 	and.w	r3, r3, #1
 8000f06:	60fb      	str	r3, [r7, #12]
 8000f08:	68fb      	ldr	r3, [r7, #12]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
<<<<<<< HEAD
 8000a12:	bf00      	nop
 8000a14:	3714      	adds	r7, #20
 8000a16:	46bd      	mov	sp, r7
 8000a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a1c:	4770      	bx	lr
 8000a1e:	bf00      	nop
 8000a20:	40010000 	.word	0x40010000
 8000a24:	40023800 	.word	0x40023800

08000a28 <HAL_UART_MspInit>:
=======
 8000f0a:	bf00      	nop
 8000f0c:	3714      	adds	r7, #20
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f14:	4770      	bx	lr
 8000f16:	bf00      	nop
 8000f18:	40010000 	.word	0x40010000
 8000f1c:	40023800 	.word	0x40023800

08000f20 <HAL_UART_MspInit>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
<<<<<<< HEAD
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b08a      	sub	sp, #40	@ 0x28
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a30:	f107 0314 	add.w	r3, r7, #20
 8000a34:	2200      	movs	r2, #0
 8000a36:	601a      	str	r2, [r3, #0]
 8000a38:	605a      	str	r2, [r3, #4]
 8000a3a:	609a      	str	r2, [r3, #8]
 8000a3c:	60da      	str	r2, [r3, #12]
 8000a3e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	681b      	ldr	r3, [r3, #0]
 8000a44:	4a2c      	ldr	r2, [pc, #176]	@ (8000af8 <HAL_UART_MspInit+0xd0>)
 8000a46:	4293      	cmp	r3, r2
 8000a48:	d152      	bne.n	8000af0 <HAL_UART_MspInit+0xc8>
=======
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b08a      	sub	sp, #40	@ 0x28
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f28:	f107 0314 	add.w	r3, r7, #20
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	601a      	str	r2, [r3, #0]
 8000f30:	605a      	str	r2, [r3, #4]
 8000f32:	609a      	str	r2, [r3, #8]
 8000f34:	60da      	str	r2, [r3, #12]
 8000f36:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	4a2c      	ldr	r2, [pc, #176]	@ (8000ff0 <HAL_UART_MspInit+0xd0>)
 8000f3e:	4293      	cmp	r3, r2
 8000f40:	d152      	bne.n	8000fe8 <HAL_UART_MspInit+0xc8>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
<<<<<<< HEAD
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	613b      	str	r3, [r7, #16]
 8000a4e:	4b2b      	ldr	r3, [pc, #172]	@ (8000afc <HAL_UART_MspInit+0xd4>)
 8000a50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a52:	4a2a      	ldr	r2, [pc, #168]	@ (8000afc <HAL_UART_MspInit+0xd4>)
 8000a54:	f043 0310 	orr.w	r3, r3, #16
 8000a58:	6453      	str	r3, [r2, #68]	@ 0x44
 8000a5a:	4b28      	ldr	r3, [pc, #160]	@ (8000afc <HAL_UART_MspInit+0xd4>)
 8000a5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a5e:	f003 0310 	and.w	r3, r3, #16
 8000a62:	613b      	str	r3, [r7, #16]
 8000a64:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a66:	2300      	movs	r3, #0
 8000a68:	60fb      	str	r3, [r7, #12]
 8000a6a:	4b24      	ldr	r3, [pc, #144]	@ (8000afc <HAL_UART_MspInit+0xd4>)
 8000a6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a6e:	4a23      	ldr	r2, [pc, #140]	@ (8000afc <HAL_UART_MspInit+0xd4>)
 8000a70:	f043 0301 	orr.w	r3, r3, #1
 8000a74:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a76:	4b21      	ldr	r3, [pc, #132]	@ (8000afc <HAL_UART_MspInit+0xd4>)
 8000a78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a7a:	f003 0301 	and.w	r3, r3, #1
 8000a7e:	60fb      	str	r3, [r7, #12]
 8000a80:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a82:	2300      	movs	r3, #0
 8000a84:	60bb      	str	r3, [r7, #8]
 8000a86:	4b1d      	ldr	r3, [pc, #116]	@ (8000afc <HAL_UART_MspInit+0xd4>)
 8000a88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a8a:	4a1c      	ldr	r2, [pc, #112]	@ (8000afc <HAL_UART_MspInit+0xd4>)
 8000a8c:	f043 0302 	orr.w	r3, r3, #2
 8000a90:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a92:	4b1a      	ldr	r3, [pc, #104]	@ (8000afc <HAL_UART_MspInit+0xd4>)
 8000a94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a96:	f003 0302 	and.w	r3, r3, #2
 8000a9a:	60bb      	str	r3, [r7, #8]
 8000a9c:	68bb      	ldr	r3, [r7, #8]
=======
 8000f42:	2300      	movs	r3, #0
 8000f44:	613b      	str	r3, [r7, #16]
 8000f46:	4b2b      	ldr	r3, [pc, #172]	@ (8000ff4 <HAL_UART_MspInit+0xd4>)
 8000f48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f4a:	4a2a      	ldr	r2, [pc, #168]	@ (8000ff4 <HAL_UART_MspInit+0xd4>)
 8000f4c:	f043 0310 	orr.w	r3, r3, #16
 8000f50:	6453      	str	r3, [r2, #68]	@ 0x44
 8000f52:	4b28      	ldr	r3, [pc, #160]	@ (8000ff4 <HAL_UART_MspInit+0xd4>)
 8000f54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f56:	f003 0310 	and.w	r3, r3, #16
 8000f5a:	613b      	str	r3, [r7, #16]
 8000f5c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f5e:	2300      	movs	r3, #0
 8000f60:	60fb      	str	r3, [r7, #12]
 8000f62:	4b24      	ldr	r3, [pc, #144]	@ (8000ff4 <HAL_UART_MspInit+0xd4>)
 8000f64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f66:	4a23      	ldr	r2, [pc, #140]	@ (8000ff4 <HAL_UART_MspInit+0xd4>)
 8000f68:	f043 0301 	orr.w	r3, r3, #1
 8000f6c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f6e:	4b21      	ldr	r3, [pc, #132]	@ (8000ff4 <HAL_UART_MspInit+0xd4>)
 8000f70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f72:	f003 0301 	and.w	r3, r3, #1
 8000f76:	60fb      	str	r3, [r7, #12]
 8000f78:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	60bb      	str	r3, [r7, #8]
 8000f7e:	4b1d      	ldr	r3, [pc, #116]	@ (8000ff4 <HAL_UART_MspInit+0xd4>)
 8000f80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f82:	4a1c      	ldr	r2, [pc, #112]	@ (8000ff4 <HAL_UART_MspInit+0xd4>)
 8000f84:	f043 0302 	orr.w	r3, r3, #2
 8000f88:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f8a:	4b1a      	ldr	r3, [pc, #104]	@ (8000ff4 <HAL_UART_MspInit+0xd4>)
 8000f8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f8e:	f003 0302 	and.w	r3, r3, #2
 8000f92:	60bb      	str	r3, [r7, #8]
 8000f94:	68bb      	ldr	r3, [r7, #8]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
    /**USART1 GPIO Configuration
    PA10     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
<<<<<<< HEAD
 8000a9e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000aa2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000aa4:	2302      	movs	r3, #2
 8000aa6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aa8:	2300      	movs	r3, #0
 8000aaa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000aac:	2303      	movs	r3, #3
 8000aae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000ab0:	2307      	movs	r3, #7
 8000ab2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ab4:	f107 0314 	add.w	r3, r7, #20
 8000ab8:	4619      	mov	r1, r3
 8000aba:	4811      	ldr	r0, [pc, #68]	@ (8000b00 <HAL_UART_MspInit+0xd8>)
 8000abc:	f000 ffe6 	bl	8001a8c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000ac0:	2340      	movs	r3, #64	@ 0x40
 8000ac2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ac4:	2302      	movs	r3, #2
 8000ac6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ac8:	2300      	movs	r3, #0
 8000aca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000acc:	2303      	movs	r3, #3
 8000ace:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000ad0:	2307      	movs	r3, #7
 8000ad2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ad4:	f107 0314 	add.w	r3, r7, #20
 8000ad8:	4619      	mov	r1, r3
 8000ada:	480a      	ldr	r0, [pc, #40]	@ (8000b04 <HAL_UART_MspInit+0xdc>)
 8000adc:	f000 ffd6 	bl	8001a8c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	2105      	movs	r1, #5
 8000ae4:	2025      	movs	r0, #37	@ 0x25
 8000ae6:	f000 ff85 	bl	80019f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000aea:	2025      	movs	r0, #37	@ 0x25
 8000aec:	f000 ff9e 	bl	8001a2c <HAL_NVIC_EnableIRQ>
=======
 8000f96:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000f9a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f9c:	2302      	movs	r3, #2
 8000f9e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fa4:	2303      	movs	r3, #3
 8000fa6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000fa8:	2307      	movs	r3, #7
 8000faa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fac:	f107 0314 	add.w	r3, r7, #20
 8000fb0:	4619      	mov	r1, r3
 8000fb2:	4811      	ldr	r0, [pc, #68]	@ (8000ff8 <HAL_UART_MspInit+0xd8>)
 8000fb4:	f001 f81c 	bl	8001ff0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000fb8:	2340      	movs	r3, #64	@ 0x40
 8000fba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fbc:	2302      	movs	r3, #2
 8000fbe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fc4:	2303      	movs	r3, #3
 8000fc6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000fc8:	2307      	movs	r3, #7
 8000fca:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fcc:	f107 0314 	add.w	r3, r7, #20
 8000fd0:	4619      	mov	r1, r3
 8000fd2:	480a      	ldr	r0, [pc, #40]	@ (8000ffc <HAL_UART_MspInit+0xdc>)
 8000fd4:	f001 f80c 	bl	8001ff0 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8000fd8:	2200      	movs	r2, #0
 8000fda:	2105      	movs	r1, #5
 8000fdc:	2025      	movs	r0, #37	@ 0x25
 8000fde:	f000 ffbb 	bl	8001f58 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000fe2:	2025      	movs	r0, #37	@ 0x25
 8000fe4:	f000 ffd4 	bl	8001f90 <HAL_NVIC_EnableIRQ>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
<<<<<<< HEAD
 8000af0:	bf00      	nop
 8000af2:	3728      	adds	r7, #40	@ 0x28
 8000af4:	46bd      	mov	sp, r7
 8000af6:	bd80      	pop	{r7, pc}
 8000af8:	40011000 	.word	0x40011000
 8000afc:	40023800 	.word	0x40023800
 8000b00:	40020000 	.word	0x40020000
 8000b04:	40020400 	.word	0x40020400

08000b08 <HAL_InitTick>:
=======
 8000fe8:	bf00      	nop
 8000fea:	3728      	adds	r7, #40	@ 0x28
 8000fec:	46bd      	mov	sp, r7
 8000fee:	bd80      	pop	{r7, pc}
 8000ff0:	40011000 	.word	0x40011000
 8000ff4:	40023800 	.word	0x40023800
 8000ff8:	40020000 	.word	0x40020000
 8000ffc:	40020400 	.word	0x40020400

08001000 <HAL_InitTick>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
<<<<<<< HEAD
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	b08c      	sub	sp, #48	@ 0x30
 8000b0c:	af00      	add	r7, sp, #0
 8000b0e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000b10:	2300      	movs	r3, #0
 8000b12:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000b14:	2300      	movs	r3, #0
 8000b16:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8000b18:	2200      	movs	r2, #0
 8000b1a:	6879      	ldr	r1, [r7, #4]
 8000b1c:	2036      	movs	r0, #54	@ 0x36
 8000b1e:	f000 ff69 	bl	80019f4 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000b22:	2036      	movs	r0, #54	@ 0x36
 8000b24:	f000 ff82 	bl	8001a2c <HAL_NVIC_EnableIRQ>
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000b28:	2300      	movs	r3, #0
 8000b2a:	60fb      	str	r3, [r7, #12]
 8000b2c:	4b1f      	ldr	r3, [pc, #124]	@ (8000bac <HAL_InitTick+0xa4>)
 8000b2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b30:	4a1e      	ldr	r2, [pc, #120]	@ (8000bac <HAL_InitTick+0xa4>)
 8000b32:	f043 0310 	orr.w	r3, r3, #16
 8000b36:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b38:	4b1c      	ldr	r3, [pc, #112]	@ (8000bac <HAL_InitTick+0xa4>)
 8000b3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b3c:	f003 0310 	and.w	r3, r3, #16
 8000b40:	60fb      	str	r3, [r7, #12]
 8000b42:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000b44:	f107 0210 	add.w	r2, r7, #16
 8000b48:	f107 0314 	add.w	r3, r7, #20
 8000b4c:	4611      	mov	r1, r2
 8000b4e:	4618      	mov	r0, r3
 8000b50:	f001 fdfa 	bl	8002748 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8000b54:	f001 fdd0 	bl	80026f8 <HAL_RCC_GetPCLK1Freq>
 8000b58:	4603      	mov	r3, r0
 8000b5a:	005b      	lsls	r3, r3, #1
 8000b5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000b5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000b60:	4a13      	ldr	r2, [pc, #76]	@ (8000bb0 <HAL_InitTick+0xa8>)
 8000b62:	fba2 2303 	umull	r2, r3, r2, r3
 8000b66:	0c9b      	lsrs	r3, r3, #18
 8000b68:	3b01      	subs	r3, #1
 8000b6a:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000b6c:	4b11      	ldr	r3, [pc, #68]	@ (8000bb4 <HAL_InitTick+0xac>)
 8000b6e:	4a12      	ldr	r2, [pc, #72]	@ (8000bb8 <HAL_InitTick+0xb0>)
 8000b70:	601a      	str	r2, [r3, #0]
=======
 8001000:	b580      	push	{r7, lr}
 8001002:	b08c      	sub	sp, #48	@ 0x30
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001008:	2300      	movs	r3, #0
 800100a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t              uwPrescalerValue = 0;
 800100c:	2300      	movs	r3, #0
 800100e:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8001010:	2200      	movs	r2, #0
 8001012:	6879      	ldr	r1, [r7, #4]
 8001014:	2036      	movs	r0, #54	@ 0x36
 8001016:	f000 ff9f 	bl	8001f58 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800101a:	2036      	movs	r0, #54	@ 0x36
 800101c:	f000 ffb8 	bl	8001f90 <HAL_NVIC_EnableIRQ>
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001020:	2300      	movs	r3, #0
 8001022:	60fb      	str	r3, [r7, #12]
 8001024:	4b1f      	ldr	r3, [pc, #124]	@ (80010a4 <HAL_InitTick+0xa4>)
 8001026:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001028:	4a1e      	ldr	r2, [pc, #120]	@ (80010a4 <HAL_InitTick+0xa4>)
 800102a:	f043 0310 	orr.w	r3, r3, #16
 800102e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001030:	4b1c      	ldr	r3, [pc, #112]	@ (80010a4 <HAL_InitTick+0xa4>)
 8001032:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001034:	f003 0310 	and.w	r3, r3, #16
 8001038:	60fb      	str	r3, [r7, #12]
 800103a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800103c:	f107 0210 	add.w	r2, r7, #16
 8001040:	f107 0314 	add.w	r3, r7, #20
 8001044:	4611      	mov	r1, r2
 8001046:	4618      	mov	r0, r3
 8001048:	f001 fe30 	bl	8002cac <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 800104c:	f001 fe06 	bl	8002c5c <HAL_RCC_GetPCLK1Freq>
 8001050:	4603      	mov	r3, r0
 8001052:	005b      	lsls	r3, r3, #1
 8001054:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001056:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001058:	4a13      	ldr	r2, [pc, #76]	@ (80010a8 <HAL_InitTick+0xa8>)
 800105a:	fba2 2303 	umull	r2, r3, r2, r3
 800105e:	0c9b      	lsrs	r3, r3, #18
 8001060:	3b01      	subs	r3, #1
 8001062:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001064:	4b11      	ldr	r3, [pc, #68]	@ (80010ac <HAL_InitTick+0xac>)
 8001066:	4a12      	ldr	r2, [pc, #72]	@ (80010b0 <HAL_InitTick+0xb0>)
 8001068:	601a      	str	r2, [r3, #0]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
<<<<<<< HEAD
 8000b72:	4b10      	ldr	r3, [pc, #64]	@ (8000bb4 <HAL_InitTick+0xac>)
 8000b74:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000b78:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000b7a:	4a0e      	ldr	r2, [pc, #56]	@ (8000bb4 <HAL_InitTick+0xac>)
 8000b7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000b7e:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000b80:	4b0c      	ldr	r3, [pc, #48]	@ (8000bb4 <HAL_InitTick+0xac>)
 8000b82:	2200      	movs	r2, #0
 8000b84:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b86:	4b0b      	ldr	r3, [pc, #44]	@ (8000bb4 <HAL_InitTick+0xac>)
 8000b88:	2200      	movs	r2, #0
 8000b8a:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8000b8c:	4809      	ldr	r0, [pc, #36]	@ (8000bb4 <HAL_InitTick+0xac>)
 8000b8e:	f001 fe0d 	bl	80027ac <HAL_TIM_Base_Init>
 8000b92:	4603      	mov	r3, r0
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d104      	bne.n	8000ba2 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8000b98:	4806      	ldr	r0, [pc, #24]	@ (8000bb4 <HAL_InitTick+0xac>)
 8000b9a:	f001 fe56 	bl	800284a <HAL_TIM_Base_Start_IT>
 8000b9e:	4603      	mov	r3, r0
 8000ba0:	e000      	b.n	8000ba4 <HAL_InitTick+0x9c>
=======
 800106a:	4b10      	ldr	r3, [pc, #64]	@ (80010ac <HAL_InitTick+0xac>)
 800106c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001070:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001072:	4a0e      	ldr	r2, [pc, #56]	@ (80010ac <HAL_InitTick+0xac>)
 8001074:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001076:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001078:	4b0c      	ldr	r3, [pc, #48]	@ (80010ac <HAL_InitTick+0xac>)
 800107a:	2200      	movs	r2, #0
 800107c:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800107e:	4b0b      	ldr	r3, [pc, #44]	@ (80010ac <HAL_InitTick+0xac>)
 8001080:	2200      	movs	r2, #0
 8001082:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8001084:	4809      	ldr	r0, [pc, #36]	@ (80010ac <HAL_InitTick+0xac>)
 8001086:	f001 fe43 	bl	8002d10 <HAL_TIM_Base_Init>
 800108a:	4603      	mov	r3, r0
 800108c:	2b00      	cmp	r3, #0
 800108e:	d104      	bne.n	800109a <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8001090:	4806      	ldr	r0, [pc, #24]	@ (80010ac <HAL_InitTick+0xac>)
 8001092:	f001 fe8c 	bl	8002dae <HAL_TIM_Base_Start_IT>
 8001096:	4603      	mov	r3, r0
 8001098:	e000      	b.n	800109c <HAL_InitTick+0x9c>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  }

  /* Return function status */
  return HAL_ERROR;
<<<<<<< HEAD
 8000ba2:	2301      	movs	r3, #1
}
 8000ba4:	4618      	mov	r0, r3
 8000ba6:	3730      	adds	r7, #48	@ 0x30
 8000ba8:	46bd      	mov	sp, r7
 8000baa:	bd80      	pop	{r7, pc}
 8000bac:	40023800 	.word	0x40023800
 8000bb0:	431bde83 	.word	0x431bde83
 8000bb4:	200000f4 	.word	0x200000f4
 8000bb8:	40001000 	.word	0x40001000

08000bbc <NMI_Handler>:
=======
 800109a:	2301      	movs	r3, #1
}
 800109c:	4618      	mov	r0, r3
 800109e:	3730      	adds	r7, #48	@ 0x30
 80010a0:	46bd      	mov	sp, r7
 80010a2:	bd80      	pop	{r7, pc}
 80010a4:	40023800 	.word	0x40023800
 80010a8:	431bde83 	.word	0x431bde83
 80010ac:	200003b8 	.word	0x200003b8
 80010b0:	40001000 	.word	0x40001000

080010b4 <NMI_Handler>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
<<<<<<< HEAD
 8000bbc:	b480      	push	{r7}
 8000bbe:	af00      	add	r7, sp, #0
=======
 80010b4:	b480      	push	{r7}
 80010b6:	af00      	add	r7, sp, #0
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
<<<<<<< HEAD
 8000bc0:	bf00      	nop
 8000bc2:	e7fd      	b.n	8000bc0 <NMI_Handler+0x4>

08000bc4 <HardFault_Handler>:
=======
 80010b8:	bf00      	nop
 80010ba:	e7fd      	b.n	80010b8 <NMI_Handler+0x4>

080010bc <HardFault_Handler>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
<<<<<<< HEAD
 8000bc4:	b480      	push	{r7}
 8000bc6:	af00      	add	r7, sp, #0
=======
 80010bc:	b480      	push	{r7}
 80010be:	af00      	add	r7, sp, #0
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
<<<<<<< HEAD
 8000bc8:	bf00      	nop
 8000bca:	e7fd      	b.n	8000bc8 <HardFault_Handler+0x4>

08000bcc <MemManage_Handler>:
=======
 80010c0:	bf00      	nop
 80010c2:	e7fd      	b.n	80010c0 <HardFault_Handler+0x4>

080010c4 <MemManage_Handler>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
<<<<<<< HEAD
 8000bcc:	b480      	push	{r7}
 8000bce:	af00      	add	r7, sp, #0
=======
 80010c4:	b480      	push	{r7}
 80010c6:	af00      	add	r7, sp, #0
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
<<<<<<< HEAD
 8000bd0:	bf00      	nop
 8000bd2:	e7fd      	b.n	8000bd0 <MemManage_Handler+0x4>

08000bd4 <BusFault_Handler>:
=======
 80010c8:	bf00      	nop
 80010ca:	e7fd      	b.n	80010c8 <MemManage_Handler+0x4>

080010cc <BusFault_Handler>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
<<<<<<< HEAD
 8000bd4:	b480      	push	{r7}
 8000bd6:	af00      	add	r7, sp, #0
=======
 80010cc:	b480      	push	{r7}
 80010ce:	af00      	add	r7, sp, #0
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
<<<<<<< HEAD
 8000bd8:	bf00      	nop
 8000bda:	e7fd      	b.n	8000bd8 <BusFault_Handler+0x4>

08000bdc <UsageFault_Handler>:
=======
 80010d0:	bf00      	nop
 80010d2:	e7fd      	b.n	80010d0 <BusFault_Handler+0x4>

080010d4 <UsageFault_Handler>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
<<<<<<< HEAD
 8000bdc:	b480      	push	{r7}
 8000bde:	af00      	add	r7, sp, #0
=======
 80010d4:	b480      	push	{r7}
 80010d6:	af00      	add	r7, sp, #0
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
<<<<<<< HEAD
 8000be0:	bf00      	nop
 8000be2:	e7fd      	b.n	8000be0 <UsageFault_Handler+0x4>

08000be4 <DebugMon_Handler>:
=======
 80010d8:	bf00      	nop
 80010da:	e7fd      	b.n	80010d8 <UsageFault_Handler+0x4>

080010dc <DebugMon_Handler>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
<<<<<<< HEAD
 8000be4:	b480      	push	{r7}
 8000be6:	af00      	add	r7, sp, #0
=======
 80010dc:	b480      	push	{r7}
 80010de:	af00      	add	r7, sp, #0
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
<<<<<<< HEAD
 8000be8:	bf00      	nop
 8000bea:	46bd      	mov	sp, r7
 8000bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf0:	4770      	bx	lr
	...

08000bf4 <CAN1_RX0_IRQHandler>:
=======
 80010e0:	bf00      	nop
 80010e2:	46bd      	mov	sp, r7
 80010e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e8:	4770      	bx	lr
	...

080010ec <CAN1_RX0_IRQHandler>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
<<<<<<< HEAD
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	af00      	add	r7, sp, #0
=======
 80010ec:	b580      	push	{r7, lr}
 80010ee:	af00      	add	r7, sp, #0
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
<<<<<<< HEAD
 8000bf8:	4802      	ldr	r0, [pc, #8]	@ (8000c04 <CAN1_RX0_IRQHandler+0x10>)
 8000bfa:	f000 fc13 	bl	8001424 <HAL_CAN_IRQHandler>
=======
 80010f0:	4802      	ldr	r0, [pc, #8]	@ (80010fc <CAN1_RX0_IRQHandler+0x10>)
 80010f2:	f000 fc49 	bl	8001988 <HAL_CAN_IRQHandler>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
<<<<<<< HEAD
 8000bfe:	bf00      	nop
 8000c00:	bd80      	pop	{r7, pc}
 8000c02:	bf00      	nop
 8000c04:	20000028 	.word	0x20000028

08000c08 <USART1_IRQHandler>:
=======
 80010f6:	bf00      	nop
 80010f8:	bd80      	pop	{r7, pc}
 80010fa:	bf00      	nop
 80010fc:	200002d4 	.word	0x200002d4

08001100 <USART1_IRQHandler>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
<<<<<<< HEAD
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	af00      	add	r7, sp, #0
=======
 8001100:	b580      	push	{r7, lr}
 8001102:	af00      	add	r7, sp, #0
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
<<<<<<< HEAD
 8000c0c:	4802      	ldr	r0, [pc, #8]	@ (8000c18 <USART1_IRQHandler+0x10>)
 8000c0e:	f002 fa4d 	bl	80030ac <HAL_UART_IRQHandler>
=======
 8001104:	4802      	ldr	r0, [pc, #8]	@ (8001110 <USART1_IRQHandler+0x10>)
 8001106:	f002 fb1b 	bl	8003740 <HAL_UART_IRQHandler>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
<<<<<<< HEAD
 8000c12:	bf00      	nop
 8000c14:	bd80      	pop	{r7, pc}
 8000c16:	bf00      	nop
 8000c18:	20000090 	.word	0x20000090

08000c1c <TIM6_DAC_IRQHandler>:
=======
 800110a:	bf00      	nop
 800110c:	bd80      	pop	{r7, pc}
 800110e:	bf00      	nop
 8001110:	2000033c 	.word	0x2000033c

08001114 <TIM6_DAC_IRQHandler>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
<<<<<<< HEAD
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	af00      	add	r7, sp, #0
=======
 8001114:	b580      	push	{r7, lr}
 8001116:	af00      	add	r7, sp, #0
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
<<<<<<< HEAD
 8000c20:	4802      	ldr	r0, [pc, #8]	@ (8000c2c <TIM6_DAC_IRQHandler+0x10>)
 8000c22:	f001 fe36 	bl	8002892 <HAL_TIM_IRQHandler>
=======
 8001118:	4802      	ldr	r0, [pc, #8]	@ (8001124 <TIM6_DAC_IRQHandler+0x10>)
 800111a:	f001 fe6c 	bl	8002df6 <HAL_TIM_IRQHandler>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
<<<<<<< HEAD
 8000c26:	bf00      	nop
 8000c28:	bd80      	pop	{r7, pc}
 8000c2a:	bf00      	nop
 8000c2c:	200000f4 	.word	0x200000f4

08000c30 <SystemInit>:
=======
 800111e:	bf00      	nop
 8001120:	bd80      	pop	{r7, pc}
 8001122:	bf00      	nop
 8001124:	200003b8 	.word	0x200003b8

08001128 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b086      	sub	sp, #24
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001130:	4a14      	ldr	r2, [pc, #80]	@ (8001184 <_sbrk+0x5c>)
 8001132:	4b15      	ldr	r3, [pc, #84]	@ (8001188 <_sbrk+0x60>)
 8001134:	1ad3      	subs	r3, r2, r3
 8001136:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001138:	697b      	ldr	r3, [r7, #20]
 800113a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800113c:	4b13      	ldr	r3, [pc, #76]	@ (800118c <_sbrk+0x64>)
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	2b00      	cmp	r3, #0
 8001142:	d102      	bne.n	800114a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001144:	4b11      	ldr	r3, [pc, #68]	@ (800118c <_sbrk+0x64>)
 8001146:	4a12      	ldr	r2, [pc, #72]	@ (8001190 <_sbrk+0x68>)
 8001148:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800114a:	4b10      	ldr	r3, [pc, #64]	@ (800118c <_sbrk+0x64>)
 800114c:	681a      	ldr	r2, [r3, #0]
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	4413      	add	r3, r2
 8001152:	693a      	ldr	r2, [r7, #16]
 8001154:	429a      	cmp	r2, r3
 8001156:	d207      	bcs.n	8001168 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001158:	f006 f890 	bl	800727c <__errno>
 800115c:	4603      	mov	r3, r0
 800115e:	220c      	movs	r2, #12
 8001160:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001162:	f04f 33ff 	mov.w	r3, #4294967295
 8001166:	e009      	b.n	800117c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001168:	4b08      	ldr	r3, [pc, #32]	@ (800118c <_sbrk+0x64>)
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800116e:	4b07      	ldr	r3, [pc, #28]	@ (800118c <_sbrk+0x64>)
 8001170:	681a      	ldr	r2, [r3, #0]
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	4413      	add	r3, r2
 8001176:	4a05      	ldr	r2, [pc, #20]	@ (800118c <_sbrk+0x64>)
 8001178:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800117a:	68fb      	ldr	r3, [r7, #12]
}
 800117c:	4618      	mov	r0, r3
 800117e:	3718      	adds	r7, #24
 8001180:	46bd      	mov	sp, r7
 8001182:	bd80      	pop	{r7, pc}
 8001184:	20020000 	.word	0x20020000
 8001188:	00000400 	.word	0x00000400
 800118c:	200003f8 	.word	0x200003f8
 8001190:	20004298 	.word	0x20004298

08001194 <SystemInit>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
<<<<<<< HEAD
 8000c30:	b480      	push	{r7}
 8000c32:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000c34:	4b06      	ldr	r3, [pc, #24]	@ (8000c50 <SystemInit+0x20>)
 8000c36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000c3a:	4a05      	ldr	r2, [pc, #20]	@ (8000c50 <SystemInit+0x20>)
 8000c3c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000c40:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
=======
 8001194:	b480      	push	{r7}
 8001196:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001198:	4b06      	ldr	r3, [pc, #24]	@ (80011b4 <SystemInit+0x20>)
 800119a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800119e:	4a05      	ldr	r2, [pc, #20]	@ (80011b4 <SystemInit+0x20>)
 80011a0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80011a4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
<<<<<<< HEAD
 8000c44:	bf00      	nop
 8000c46:	46bd      	mov	sp, r7
 8000c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c4c:	4770      	bx	lr
 8000c4e:	bf00      	nop
 8000c50:	e000ed00 	.word	0xe000ed00

08000c54 <Reset_Handler>:
=======
 80011a8:	bf00      	nop
 80011aa:	46bd      	mov	sp, r7
 80011ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b0:	4770      	bx	lr
 80011b2:	bf00      	nop
 80011b4:	e000ed00 	.word	0xe000ed00

080011b8 <Reset_Handler>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
<<<<<<< HEAD
 8000c54:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000c8c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000c58:	f7ff ffea 	bl	8000c30 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000c5c:	480c      	ldr	r0, [pc, #48]	@ (8000c90 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000c5e:	490d      	ldr	r1, [pc, #52]	@ (8000c94 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000c60:	4a0d      	ldr	r2, [pc, #52]	@ (8000c98 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000c62:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c64:	e002      	b.n	8000c6c <LoopCopyDataInit>

08000c66 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c66:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c68:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c6a:	3304      	adds	r3, #4

08000c6c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c6c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c6e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c70:	d3f9      	bcc.n	8000c66 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c72:	4a0a      	ldr	r2, [pc, #40]	@ (8000c9c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000c74:	4c0a      	ldr	r4, [pc, #40]	@ (8000ca0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000c76:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c78:	e001      	b.n	8000c7e <LoopFillZerobss>

08000c7a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c7a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c7c:	3204      	adds	r2, #4

08000c7e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c7e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c80:	d3fb      	bcc.n	8000c7a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000c82:	f003 fb23 	bl	80042cc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000c86:	f7ff fc7d 	bl	8000584 <main>
  bx  lr    
 8000c8a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000c8c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000c90:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c94:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000c98:	08004354 	.word	0x08004354
  ldr r2, =_sbss
 8000c9c:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000ca0:	200001ec 	.word	0x200001ec

08000ca4 <ADC_IRQHandler>:
=======
 80011b8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80011f0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80011bc:	f7ff ffea 	bl	8001194 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80011c0:	480c      	ldr	r0, [pc, #48]	@ (80011f4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80011c2:	490d      	ldr	r1, [pc, #52]	@ (80011f8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80011c4:	4a0d      	ldr	r2, [pc, #52]	@ (80011fc <LoopFillZerobss+0x1a>)
  movs r3, #0
 80011c6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80011c8:	e002      	b.n	80011d0 <LoopCopyDataInit>

080011ca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80011ca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80011cc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80011ce:	3304      	adds	r3, #4

080011d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80011d0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80011d2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80011d4:	d3f9      	bcc.n	80011ca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80011d6:	4a0a      	ldr	r2, [pc, #40]	@ (8001200 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80011d8:	4c0a      	ldr	r4, [pc, #40]	@ (8001204 <LoopFillZerobss+0x22>)
  movs r3, #0
 80011da:	2300      	movs	r3, #0
  b LoopFillZerobss
 80011dc:	e001      	b.n	80011e2 <LoopFillZerobss>

080011de <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80011de:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80011e0:	3204      	adds	r2, #4

080011e2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80011e2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80011e4:	d3fb      	bcc.n	80011de <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80011e6:	f006 f84f 	bl	8007288 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80011ea:	f7ff fb3b 	bl	8000864 <main>
  bx  lr    
 80011ee:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80011f0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80011f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80011f8:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 80011fc:	08007d18 	.word	0x08007d18
  ldr r2, =_sbss
 8001200:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 8001204:	20004294 	.word	0x20004294

08001208 <ADC_IRQHandler>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
<<<<<<< HEAD
 8000ca4:	e7fe      	b.n	8000ca4 <ADC_IRQHandler>
	...

08000ca8 <HAL_Init>:
=======
 8001208:	e7fe      	b.n	8001208 <ADC_IRQHandler>
	...

0800120c <HAL_Init>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
<<<<<<< HEAD
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000cac:	4b0e      	ldr	r3, [pc, #56]	@ (8000ce8 <HAL_Init+0x40>)
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	4a0d      	ldr	r2, [pc, #52]	@ (8000ce8 <HAL_Init+0x40>)
 8000cb2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000cb6:	6013      	str	r3, [r2, #0]
=======
 800120c:	b580      	push	{r7, lr}
 800120e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001210:	4b0e      	ldr	r3, [pc, #56]	@ (800124c <HAL_Init+0x40>)
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	4a0d      	ldr	r2, [pc, #52]	@ (800124c <HAL_Init+0x40>)
 8001216:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800121a:	6013      	str	r3, [r2, #0]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
<<<<<<< HEAD
 8000cb8:	4b0b      	ldr	r3, [pc, #44]	@ (8000ce8 <HAL_Init+0x40>)
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	4a0a      	ldr	r2, [pc, #40]	@ (8000ce8 <HAL_Init+0x40>)
 8000cbe:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000cc2:	6013      	str	r3, [r2, #0]
=======
 800121c:	4b0b      	ldr	r3, [pc, #44]	@ (800124c <HAL_Init+0x40>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	4a0a      	ldr	r2, [pc, #40]	@ (800124c <HAL_Init+0x40>)
 8001222:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001226:	6013      	str	r3, [r2, #0]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
<<<<<<< HEAD
 8000cc4:	4b08      	ldr	r3, [pc, #32]	@ (8000ce8 <HAL_Init+0x40>)
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	4a07      	ldr	r2, [pc, #28]	@ (8000ce8 <HAL_Init+0x40>)
 8000cca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000cce:	6013      	str	r3, [r2, #0]
=======
 8001228:	4b08      	ldr	r3, [pc, #32]	@ (800124c <HAL_Init+0x40>)
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	4a07      	ldr	r2, [pc, #28]	@ (800124c <HAL_Init+0x40>)
 800122e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001232:	6013      	str	r3, [r2, #0]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
<<<<<<< HEAD
 8000cd0:	2003      	movs	r0, #3
 8000cd2:	f000 fe84 	bl	80019de <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000cd6:	2000      	movs	r0, #0
 8000cd8:	f7ff ff16 	bl	8000b08 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000cdc:	f7ff fe06 	bl	80008ec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ce0:	2300      	movs	r3, #0
}
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	bd80      	pop	{r7, pc}
 8000ce6:	bf00      	nop
 8000ce8:	40023c00 	.word	0x40023c00

08000cec <HAL_IncTick>:
=======
 8001234:	2003      	movs	r0, #3
 8001236:	f000 fe84 	bl	8001f42 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800123a:	2000      	movs	r0, #0
 800123c:	f7ff fee0 	bl	8001000 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001240:	f7ff fdd0 	bl	8000de4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001244:	2300      	movs	r3, #0
}
 8001246:	4618      	mov	r0, r3
 8001248:	bd80      	pop	{r7, pc}
 800124a:	bf00      	nop
 800124c:	40023c00 	.word	0x40023c00

08001250 <HAL_IncTick>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
<<<<<<< HEAD
 8000cec:	b480      	push	{r7}
 8000cee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000cf0:	4b06      	ldr	r3, [pc, #24]	@ (8000d0c <HAL_IncTick+0x20>)
 8000cf2:	781b      	ldrb	r3, [r3, #0]
 8000cf4:	461a      	mov	r2, r3
 8000cf6:	4b06      	ldr	r3, [pc, #24]	@ (8000d10 <HAL_IncTick+0x24>)
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	4413      	add	r3, r2
 8000cfc:	4a04      	ldr	r2, [pc, #16]	@ (8000d10 <HAL_IncTick+0x24>)
 8000cfe:	6013      	str	r3, [r2, #0]
}
 8000d00:	bf00      	nop
 8000d02:	46bd      	mov	sp, r7
 8000d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d08:	4770      	bx	lr
 8000d0a:	bf00      	nop
 8000d0c:	20000008 	.word	0x20000008
 8000d10:	20000134 	.word	0x20000134

08000d14 <HAL_GetTick>:
=======
 8001250:	b480      	push	{r7}
 8001252:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001254:	4b06      	ldr	r3, [pc, #24]	@ (8001270 <HAL_IncTick+0x20>)
 8001256:	781b      	ldrb	r3, [r3, #0]
 8001258:	461a      	mov	r2, r3
 800125a:	4b06      	ldr	r3, [pc, #24]	@ (8001274 <HAL_IncTick+0x24>)
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	4413      	add	r3, r2
 8001260:	4a04      	ldr	r2, [pc, #16]	@ (8001274 <HAL_IncTick+0x24>)
 8001262:	6013      	str	r3, [r2, #0]
}
 8001264:	bf00      	nop
 8001266:	46bd      	mov	sp, r7
 8001268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126c:	4770      	bx	lr
 800126e:	bf00      	nop
 8001270:	2000000c 	.word	0x2000000c
 8001274:	200003fc 	.word	0x200003fc

08001278 <HAL_GetTick>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
<<<<<<< HEAD
 8000d14:	b480      	push	{r7}
 8000d16:	af00      	add	r7, sp, #0
  return uwTick;
 8000d18:	4b03      	ldr	r3, [pc, #12]	@ (8000d28 <HAL_GetTick+0x14>)
 8000d1a:	681b      	ldr	r3, [r3, #0]
}
 8000d1c:	4618      	mov	r0, r3
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d24:	4770      	bx	lr
 8000d26:	bf00      	nop
 8000d28:	20000134 	.word	0x20000134

08000d2c <HAL_Delay>:
=======
 8001278:	b480      	push	{r7}
 800127a:	af00      	add	r7, sp, #0
  return uwTick;
 800127c:	4b03      	ldr	r3, [pc, #12]	@ (800128c <HAL_GetTick+0x14>)
 800127e:	681b      	ldr	r3, [r3, #0]
}
 8001280:	4618      	mov	r0, r3
 8001282:	46bd      	mov	sp, r7
 8001284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001288:	4770      	bx	lr
 800128a:	bf00      	nop
 800128c:	200003fc 	.word	0x200003fc

08001290 <HAL_Delay>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
<<<<<<< HEAD
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	b084      	sub	sp, #16
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000d34:	f7ff ffee 	bl	8000d14 <HAL_GetTick>
 8000d38:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000d3e:	68fb      	ldr	r3, [r7, #12]
 8000d40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000d44:	d005      	beq.n	8000d52 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000d46:	4b0a      	ldr	r3, [pc, #40]	@ (8000d70 <HAL_Delay+0x44>)
 8000d48:	781b      	ldrb	r3, [r3, #0]
 8000d4a:	461a      	mov	r2, r3
 8000d4c:	68fb      	ldr	r3, [r7, #12]
 8000d4e:	4413      	add	r3, r2
 8000d50:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000d52:	bf00      	nop
 8000d54:	f7ff ffde 	bl	8000d14 <HAL_GetTick>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	68bb      	ldr	r3, [r7, #8]
 8000d5c:	1ad3      	subs	r3, r2, r3
 8000d5e:	68fa      	ldr	r2, [r7, #12]
 8000d60:	429a      	cmp	r2, r3
 8000d62:	d8f7      	bhi.n	8000d54 <HAL_Delay+0x28>
  {
  }
}
 8000d64:	bf00      	nop
 8000d66:	bf00      	nop
 8000d68:	3710      	adds	r7, #16
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	bd80      	pop	{r7, pc}
 8000d6e:	bf00      	nop
 8000d70:	20000008 	.word	0x20000008

08000d74 <HAL_CAN_Init>:
=======
 8001290:	b580      	push	{r7, lr}
 8001292:	b084      	sub	sp, #16
 8001294:	af00      	add	r7, sp, #0
 8001296:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001298:	f7ff ffee 	bl	8001278 <HAL_GetTick>
 800129c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80012a2:	68fb      	ldr	r3, [r7, #12]
 80012a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80012a8:	d005      	beq.n	80012b6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80012aa:	4b0a      	ldr	r3, [pc, #40]	@ (80012d4 <HAL_Delay+0x44>)
 80012ac:	781b      	ldrb	r3, [r3, #0]
 80012ae:	461a      	mov	r2, r3
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	4413      	add	r3, r2
 80012b4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80012b6:	bf00      	nop
 80012b8:	f7ff ffde 	bl	8001278 <HAL_GetTick>
 80012bc:	4602      	mov	r2, r0
 80012be:	68bb      	ldr	r3, [r7, #8]
 80012c0:	1ad3      	subs	r3, r2, r3
 80012c2:	68fa      	ldr	r2, [r7, #12]
 80012c4:	429a      	cmp	r2, r3
 80012c6:	d8f7      	bhi.n	80012b8 <HAL_Delay+0x28>
  {
  }
}
 80012c8:	bf00      	nop
 80012ca:	bf00      	nop
 80012cc:	3710      	adds	r7, #16
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bd80      	pop	{r7, pc}
 80012d2:	bf00      	nop
 80012d4:	2000000c 	.word	0x2000000c

080012d8 <HAL_CAN_Init>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
<<<<<<< HEAD
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b084      	sub	sp, #16
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	6078      	str	r0, [r7, #4]
=======
 80012d8:	b580      	push	{r7, lr}
 80012da:	b084      	sub	sp, #16
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
<<<<<<< HEAD
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d101      	bne.n	8000d86 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8000d82:	2301      	movs	r3, #1
 8000d84:	e0ed      	b.n	8000f62 <HAL_CAN_Init+0x1ee>
=======
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d101      	bne.n	80012ea <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80012e6:	2301      	movs	r3, #1
 80012e8:	e0ed      	b.n	80014c6 <HAL_CAN_Init+0x1ee>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
<<<<<<< HEAD
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000d8c:	b2db      	uxtb	r3, r3
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	d102      	bne.n	8000d98 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8000d92:	6878      	ldr	r0, [r7, #4]
 8000d94:	f7ff fdd6 	bl	8000944 <HAL_CAN_MspInit>
=======
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	f893 3020 	ldrb.w	r3, [r3, #32]
 80012f0:	b2db      	uxtb	r3, r3
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d102      	bne.n	80012fc <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80012f6:	6878      	ldr	r0, [r7, #4]
 80012f8:	f7ff fda0 	bl	8000e3c <HAL_CAN_MspInit>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
<<<<<<< HEAD
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	681a      	ldr	r2, [r3, #0]
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	f022 0202 	bic.w	r2, r2, #2
 8000da6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000da8:	f7ff ffb4 	bl	8000d14 <HAL_GetTick>
 8000dac:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000dae:	e012      	b.n	8000dd6 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000db0:	f7ff ffb0 	bl	8000d14 <HAL_GetTick>
 8000db4:	4602      	mov	r2, r0
 8000db6:	68fb      	ldr	r3, [r7, #12]
 8000db8:	1ad3      	subs	r3, r2, r3
 8000dba:	2b0a      	cmp	r3, #10
 8000dbc:	d90b      	bls.n	8000dd6 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000dc2:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	2205      	movs	r2, #5
 8000dce:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000dd2:	2301      	movs	r3, #1
 8000dd4:	e0c5      	b.n	8000f62 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	681b      	ldr	r3, [r3, #0]
 8000dda:	685b      	ldr	r3, [r3, #4]
 8000ddc:	f003 0302 	and.w	r3, r3, #2
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	d1e5      	bne.n	8000db0 <HAL_CAN_Init+0x3c>
=======
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	681a      	ldr	r2, [r3, #0]
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	f022 0202 	bic.w	r2, r2, #2
 800130a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800130c:	f7ff ffb4 	bl	8001278 <HAL_GetTick>
 8001310:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001312:	e012      	b.n	800133a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001314:	f7ff ffb0 	bl	8001278 <HAL_GetTick>
 8001318:	4602      	mov	r2, r0
 800131a:	68fb      	ldr	r3, [r7, #12]
 800131c:	1ad3      	subs	r3, r2, r3
 800131e:	2b0a      	cmp	r3, #10
 8001320:	d90b      	bls.n	800133a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001326:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	2205      	movs	r2, #5
 8001332:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001336:	2301      	movs	r3, #1
 8001338:	e0c5      	b.n	80014c6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	685b      	ldr	r3, [r3, #4]
 8001340:	f003 0302 	and.w	r3, r3, #2
 8001344:	2b00      	cmp	r3, #0
 8001346:	d1e5      	bne.n	8001314 <HAL_CAN_Init+0x3c>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
<<<<<<< HEAD
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	681a      	ldr	r2, [r3, #0]
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	f042 0201 	orr.w	r2, r2, #1
 8000df2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000df4:	f7ff ff8e 	bl	8000d14 <HAL_GetTick>
 8000df8:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000dfa:	e012      	b.n	8000e22 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000dfc:	f7ff ff8a 	bl	8000d14 <HAL_GetTick>
 8000e00:	4602      	mov	r2, r0
 8000e02:	68fb      	ldr	r3, [r7, #12]
 8000e04:	1ad3      	subs	r3, r2, r3
 8000e06:	2b0a      	cmp	r3, #10
 8000e08:	d90b      	bls.n	8000e22 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e0e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	2205      	movs	r2, #5
 8000e1a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000e1e:	2301      	movs	r3, #1
 8000e20:	e09f      	b.n	8000f62 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	685b      	ldr	r3, [r3, #4]
 8000e28:	f003 0301 	and.w	r3, r3, #1
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	d0e5      	beq.n	8000dfc <HAL_CAN_Init+0x88>
=======
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	681a      	ldr	r2, [r3, #0]
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	f042 0201 	orr.w	r2, r2, #1
 8001356:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001358:	f7ff ff8e 	bl	8001278 <HAL_GetTick>
 800135c:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800135e:	e012      	b.n	8001386 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001360:	f7ff ff8a 	bl	8001278 <HAL_GetTick>
 8001364:	4602      	mov	r2, r0
 8001366:	68fb      	ldr	r3, [r7, #12]
 8001368:	1ad3      	subs	r3, r2, r3
 800136a:	2b0a      	cmp	r3, #10
 800136c:	d90b      	bls.n	8001386 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001372:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	2205      	movs	r2, #5
 800137e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001382:	2301      	movs	r3, #1
 8001384:	e09f      	b.n	80014c6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	685b      	ldr	r3, [r3, #4]
 800138c:	f003 0301 	and.w	r3, r3, #1
 8001390:	2b00      	cmp	r3, #0
 8001392:	d0e5      	beq.n	8001360 <HAL_CAN_Init+0x88>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
<<<<<<< HEAD
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	7e1b      	ldrb	r3, [r3, #24]
 8000e34:	2b01      	cmp	r3, #1
 8000e36:	d108      	bne.n	8000e4a <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	681a      	ldr	r2, [r3, #0]
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8000e46:	601a      	str	r2, [r3, #0]
 8000e48:	e007      	b.n	8000e5a <HAL_CAN_Init+0xe6>
=======
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	7e1b      	ldrb	r3, [r3, #24]
 8001398:	2b01      	cmp	r3, #1
 800139a:	d108      	bne.n	80013ae <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	681a      	ldr	r2, [r3, #0]
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80013aa:	601a      	str	r2, [r3, #0]
 80013ac:	e007      	b.n	80013be <HAL_CAN_Init+0xe6>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
<<<<<<< HEAD
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	681a      	ldr	r2, [r3, #0]
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8000e58:	601a      	str	r2, [r3, #0]
=======
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	681a      	ldr	r2, [r3, #0]
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80013bc:	601a      	str	r2, [r3, #0]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
<<<<<<< HEAD
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	7e5b      	ldrb	r3, [r3, #25]
 8000e5e:	2b01      	cmp	r3, #1
 8000e60:	d108      	bne.n	8000e74 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	681b      	ldr	r3, [r3, #0]
 8000e66:	681a      	ldr	r2, [r3, #0]
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8000e70:	601a      	str	r2, [r3, #0]
 8000e72:	e007      	b.n	8000e84 <HAL_CAN_Init+0x110>
=======
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	7e5b      	ldrb	r3, [r3, #25]
 80013c2:	2b01      	cmp	r3, #1
 80013c4:	d108      	bne.n	80013d8 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	681a      	ldr	r2, [r3, #0]
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80013d4:	601a      	str	r2, [r3, #0]
 80013d6:	e007      	b.n	80013e8 <HAL_CAN_Init+0x110>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
<<<<<<< HEAD
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	681a      	ldr	r2, [r3, #0]
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8000e82:	601a      	str	r2, [r3, #0]
=======
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	681a      	ldr	r2, [r3, #0]
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80013e6:	601a      	str	r2, [r3, #0]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
<<<<<<< HEAD
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	7e9b      	ldrb	r3, [r3, #26]
 8000e88:	2b01      	cmp	r3, #1
 8000e8a:	d108      	bne.n	8000e9e <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	681a      	ldr	r2, [r3, #0]
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	f042 0220 	orr.w	r2, r2, #32
 8000e9a:	601a      	str	r2, [r3, #0]
 8000e9c:	e007      	b.n	8000eae <HAL_CAN_Init+0x13a>
=======
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	7e9b      	ldrb	r3, [r3, #26]
 80013ec:	2b01      	cmp	r3, #1
 80013ee:	d108      	bne.n	8001402 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	681a      	ldr	r2, [r3, #0]
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	f042 0220 	orr.w	r2, r2, #32
 80013fe:	601a      	str	r2, [r3, #0]
 8001400:	e007      	b.n	8001412 <HAL_CAN_Init+0x13a>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
<<<<<<< HEAD
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	681a      	ldr	r2, [r3, #0]
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	f022 0220 	bic.w	r2, r2, #32
 8000eac:	601a      	str	r2, [r3, #0]
=======
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	681a      	ldr	r2, [r3, #0]
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	f022 0220 	bic.w	r2, r2, #32
 8001410:	601a      	str	r2, [r3, #0]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
<<<<<<< HEAD
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	7edb      	ldrb	r3, [r3, #27]
 8000eb2:	2b01      	cmp	r3, #1
 8000eb4:	d108      	bne.n	8000ec8 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	681a      	ldr	r2, [r3, #0]
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	f022 0210 	bic.w	r2, r2, #16
 8000ec4:	601a      	str	r2, [r3, #0]
 8000ec6:	e007      	b.n	8000ed8 <HAL_CAN_Init+0x164>
=======
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	7edb      	ldrb	r3, [r3, #27]
 8001416:	2b01      	cmp	r3, #1
 8001418:	d108      	bne.n	800142c <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	681a      	ldr	r2, [r3, #0]
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	f022 0210 	bic.w	r2, r2, #16
 8001428:	601a      	str	r2, [r3, #0]
 800142a:	e007      	b.n	800143c <HAL_CAN_Init+0x164>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
<<<<<<< HEAD
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	681a      	ldr	r2, [r3, #0]
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	f042 0210 	orr.w	r2, r2, #16
 8000ed6:	601a      	str	r2, [r3, #0]
=======
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	681a      	ldr	r2, [r3, #0]
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	f042 0210 	orr.w	r2, r2, #16
 800143a:	601a      	str	r2, [r3, #0]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
<<<<<<< HEAD
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	7f1b      	ldrb	r3, [r3, #28]
 8000edc:	2b01      	cmp	r3, #1
 8000ede:	d108      	bne.n	8000ef2 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	681a      	ldr	r2, [r3, #0]
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	f042 0208 	orr.w	r2, r2, #8
 8000eee:	601a      	str	r2, [r3, #0]
 8000ef0:	e007      	b.n	8000f02 <HAL_CAN_Init+0x18e>
=======
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	7f1b      	ldrb	r3, [r3, #28]
 8001440:	2b01      	cmp	r3, #1
 8001442:	d108      	bne.n	8001456 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	681a      	ldr	r2, [r3, #0]
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	f042 0208 	orr.w	r2, r2, #8
 8001452:	601a      	str	r2, [r3, #0]
 8001454:	e007      	b.n	8001466 <HAL_CAN_Init+0x18e>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
<<<<<<< HEAD
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	681a      	ldr	r2, [r3, #0]
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	f022 0208 	bic.w	r2, r2, #8
 8000f00:	601a      	str	r2, [r3, #0]
=======
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	681a      	ldr	r2, [r3, #0]
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	f022 0208 	bic.w	r2, r2, #8
 8001464:	601a      	str	r2, [r3, #0]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
<<<<<<< HEAD
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	7f5b      	ldrb	r3, [r3, #29]
 8000f06:	2b01      	cmp	r3, #1
 8000f08:	d108      	bne.n	8000f1c <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	681a      	ldr	r2, [r3, #0]
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	f042 0204 	orr.w	r2, r2, #4
 8000f18:	601a      	str	r2, [r3, #0]
 8000f1a:	e007      	b.n	8000f2c <HAL_CAN_Init+0x1b8>
=======
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	7f5b      	ldrb	r3, [r3, #29]
 800146a:	2b01      	cmp	r3, #1
 800146c:	d108      	bne.n	8001480 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	681a      	ldr	r2, [r3, #0]
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	f042 0204 	orr.w	r2, r2, #4
 800147c:	601a      	str	r2, [r3, #0]
 800147e:	e007      	b.n	8001490 <HAL_CAN_Init+0x1b8>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
<<<<<<< HEAD
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	681a      	ldr	r2, [r3, #0]
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	f022 0204 	bic.w	r2, r2, #4
 8000f2a:	601a      	str	r2, [r3, #0]
=======
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	681a      	ldr	r2, [r3, #0]
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	f022 0204 	bic.w	r2, r2, #4
 800148e:	601a      	str	r2, [r3, #0]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
<<<<<<< HEAD
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	689a      	ldr	r2, [r3, #8]
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	68db      	ldr	r3, [r3, #12]
 8000f34:	431a      	orrs	r2, r3
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	691b      	ldr	r3, [r3, #16]
 8000f3a:	431a      	orrs	r2, r3
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	695b      	ldr	r3, [r3, #20]
 8000f40:	ea42 0103 	orr.w	r1, r2, r3
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	685b      	ldr	r3, [r3, #4]
 8000f48:	1e5a      	subs	r2, r3, #1
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	430a      	orrs	r2, r1
 8000f50:	61da      	str	r2, [r3, #28]
=======
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	689a      	ldr	r2, [r3, #8]
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	68db      	ldr	r3, [r3, #12]
 8001498:	431a      	orrs	r2, r3
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	691b      	ldr	r3, [r3, #16]
 800149e:	431a      	orrs	r2, r3
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	695b      	ldr	r3, [r3, #20]
 80014a4:	ea42 0103 	orr.w	r1, r2, r3
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	685b      	ldr	r3, [r3, #4]
 80014ac:	1e5a      	subs	r2, r3, #1
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	430a      	orrs	r2, r1
 80014b4:	61da      	str	r2, [r3, #28]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
<<<<<<< HEAD
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	2200      	movs	r2, #0
 8000f56:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	2201      	movs	r2, #1
 8000f5c:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8000f60:	2300      	movs	r3, #0
}
 8000f62:	4618      	mov	r0, r3
 8000f64:	3710      	adds	r7, #16
 8000f66:	46bd      	mov	sp, r7
 8000f68:	bd80      	pop	{r7, pc}
	...

08000f6c <HAL_CAN_ConfigFilter>:
=======
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	2200      	movs	r2, #0
 80014ba:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	2201      	movs	r2, #1
 80014c0:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80014c4:	2300      	movs	r3, #0
}
 80014c6:	4618      	mov	r0, r3
 80014c8:	3710      	adds	r7, #16
 80014ca:	46bd      	mov	sp, r7
 80014cc:	bd80      	pop	{r7, pc}
	...

080014d0 <HAL_CAN_ConfigFilter>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
<<<<<<< HEAD
 8000f6c:	b480      	push	{r7}
 8000f6e:	b087      	sub	sp, #28
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	6078      	str	r0, [r7, #4]
 8000f74:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000f82:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8000f84:	7cfb      	ldrb	r3, [r7, #19]
 8000f86:	2b01      	cmp	r3, #1
 8000f88:	d003      	beq.n	8000f92 <HAL_CAN_ConfigFilter+0x26>
 8000f8a:	7cfb      	ldrb	r3, [r7, #19]
 8000f8c:	2b02      	cmp	r3, #2
 8000f8e:	f040 80be 	bne.w	800110e <HAL_CAN_ConfigFilter+0x1a2>
=======
 80014d0:	b480      	push	{r7}
 80014d2:	b087      	sub	sp, #28
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
 80014d8:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80014e6:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80014e8:	7cfb      	ldrb	r3, [r7, #19]
 80014ea:	2b01      	cmp	r3, #1
 80014ec:	d003      	beq.n	80014f6 <HAL_CAN_ConfigFilter+0x26>
 80014ee:	7cfb      	ldrb	r3, [r7, #19]
 80014f0:	2b02      	cmp	r3, #2
 80014f2:	f040 80be 	bne.w	8001672 <HAL_CAN_ConfigFilter+0x1a2>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
<<<<<<< HEAD
 8000f92:	4b65      	ldr	r3, [pc, #404]	@ (8001128 <HAL_CAN_ConfigFilter+0x1bc>)
 8000f94:	617b      	str	r3, [r7, #20]
=======
 80014f6:	4b65      	ldr	r3, [pc, #404]	@ (800168c <HAL_CAN_ConfigFilter+0x1bc>)
 80014f8:	617b      	str	r3, [r7, #20]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
<<<<<<< HEAD
 8000f96:	697b      	ldr	r3, [r7, #20]
 8000f98:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8000f9c:	f043 0201 	orr.w	r2, r3, #1
 8000fa0:	697b      	ldr	r3, [r7, #20]
 8000fa2:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
=======
 80014fa:	697b      	ldr	r3, [r7, #20]
 80014fc:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001500:	f043 0201 	orr.w	r2, r3, #1
 8001504:	697b      	ldr	r3, [r7, #20]
 8001506:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
<<<<<<< HEAD
 8000fa6:	697b      	ldr	r3, [r7, #20]
 8000fa8:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8000fac:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8000fb0:	697b      	ldr	r3, [r7, #20]
 8000fb2:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8000fb6:	697b      	ldr	r3, [r7, #20]
 8000fb8:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 8000fbc:	683b      	ldr	r3, [r7, #0]
 8000fbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000fc0:	021b      	lsls	r3, r3, #8
 8000fc2:	431a      	orrs	r2, r3
 8000fc4:	697b      	ldr	r3, [r7, #20]
 8000fc6:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
=======
 800150a:	697b      	ldr	r3, [r7, #20]
 800150c:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001510:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8001514:	697b      	ldr	r3, [r7, #20]
 8001516:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 800151a:	697b      	ldr	r3, [r7, #20]
 800151c:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 8001520:	683b      	ldr	r3, [r7, #0]
 8001522:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001524:	021b      	lsls	r3, r3, #8
 8001526:	431a      	orrs	r2, r3
 8001528:	697b      	ldr	r3, [r7, #20]
 800152a:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
<<<<<<< HEAD
 8000fca:	683b      	ldr	r3, [r7, #0]
 8000fcc:	695b      	ldr	r3, [r3, #20]
 8000fce:	f003 031f 	and.w	r3, r3, #31
 8000fd2:	2201      	movs	r2, #1
 8000fd4:	fa02 f303 	lsl.w	r3, r2, r3
 8000fd8:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8000fda:	697b      	ldr	r3, [r7, #20]
 8000fdc:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8000fe0:	68fb      	ldr	r3, [r7, #12]
 8000fe2:	43db      	mvns	r3, r3
 8000fe4:	401a      	ands	r2, r3
 8000fe6:	697b      	ldr	r3, [r7, #20]
 8000fe8:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8000fec:	683b      	ldr	r3, [r7, #0]
 8000fee:	69db      	ldr	r3, [r3, #28]
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d123      	bne.n	800103c <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8000ff4:	697b      	ldr	r3, [r7, #20]
 8000ff6:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8000ffa:	68fb      	ldr	r3, [r7, #12]
 8000ffc:	43db      	mvns	r3, r3
 8000ffe:	401a      	ands	r2, r3
 8001000:	697b      	ldr	r3, [r7, #20]
 8001002:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c
=======
 800152e:	683b      	ldr	r3, [r7, #0]
 8001530:	695b      	ldr	r3, [r3, #20]
 8001532:	f003 031f 	and.w	r3, r3, #31
 8001536:	2201      	movs	r2, #1
 8001538:	fa02 f303 	lsl.w	r3, r2, r3
 800153c:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800153e:	697b      	ldr	r3, [r7, #20]
 8001540:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	43db      	mvns	r3, r3
 8001548:	401a      	ands	r2, r3
 800154a:	697b      	ldr	r3, [r7, #20]
 800154c:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8001550:	683b      	ldr	r3, [r7, #0]
 8001552:	69db      	ldr	r3, [r3, #28]
 8001554:	2b00      	cmp	r3, #0
 8001556:	d123      	bne.n	80015a0 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8001558:	697b      	ldr	r3, [r7, #20]
 800155a:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 800155e:	68fb      	ldr	r3, [r7, #12]
 8001560:	43db      	mvns	r3, r3
 8001562:	401a      	ands	r2, r3
 8001564:	697b      	ldr	r3, [r7, #20]
 8001566:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
<<<<<<< HEAD
 8001006:	683b      	ldr	r3, [r7, #0]
 8001008:	68db      	ldr	r3, [r3, #12]
 800100a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800100c:	683b      	ldr	r3, [r7, #0]
 800100e:	685b      	ldr	r3, [r3, #4]
 8001010:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001012:	683a      	ldr	r2, [r7, #0]
 8001014:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001016:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001018:	697b      	ldr	r3, [r7, #20]
 800101a:	3248      	adds	r2, #72	@ 0x48
 800101c:	f843 1032 	str.w	r1, [r3, r2, lsl #3]
=======
 800156a:	683b      	ldr	r3, [r7, #0]
 800156c:	68db      	ldr	r3, [r3, #12]
 800156e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001570:	683b      	ldr	r3, [r7, #0]
 8001572:	685b      	ldr	r3, [r3, #4]
 8001574:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001576:	683a      	ldr	r2, [r7, #0]
 8001578:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800157a:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800157c:	697b      	ldr	r3, [r7, #20]
 800157e:	3248      	adds	r2, #72	@ 0x48
 8001580:	f843 1032 	str.w	r1, [r3, r2, lsl #3]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
<<<<<<< HEAD
 8001020:	683b      	ldr	r3, [r7, #0]
 8001022:	689b      	ldr	r3, [r3, #8]
 8001024:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8001026:	683b      	ldr	r3, [r7, #0]
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800102c:	683b      	ldr	r3, [r7, #0]
 800102e:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001030:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001032:	6979      	ldr	r1, [r7, #20]
 8001034:	3348      	adds	r3, #72	@ 0x48
 8001036:	00db      	lsls	r3, r3, #3
 8001038:	440b      	add	r3, r1
 800103a:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 800103c:	683b      	ldr	r3, [r7, #0]
 800103e:	69db      	ldr	r3, [r3, #28]
 8001040:	2b01      	cmp	r3, #1
 8001042:	d122      	bne.n	800108a <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8001044:	697b      	ldr	r3, [r7, #20]
 8001046:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 800104a:	68fb      	ldr	r3, [r7, #12]
 800104c:	431a      	orrs	r2, r3
 800104e:	697b      	ldr	r3, [r7, #20]
 8001050:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c
=======
 8001584:	683b      	ldr	r3, [r7, #0]
 8001586:	689b      	ldr	r3, [r3, #8]
 8001588:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800158a:	683b      	ldr	r3, [r7, #0]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001590:	683b      	ldr	r3, [r7, #0]
 8001592:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001594:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001596:	6979      	ldr	r1, [r7, #20]
 8001598:	3348      	adds	r3, #72	@ 0x48
 800159a:	00db      	lsls	r3, r3, #3
 800159c:	440b      	add	r3, r1
 800159e:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80015a0:	683b      	ldr	r3, [r7, #0]
 80015a2:	69db      	ldr	r3, [r3, #28]
 80015a4:	2b01      	cmp	r3, #1
 80015a6:	d122      	bne.n	80015ee <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80015a8:	697b      	ldr	r3, [r7, #20]
 80015aa:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 80015ae:	68fb      	ldr	r3, [r7, #12]
 80015b0:	431a      	orrs	r2, r3
 80015b2:	697b      	ldr	r3, [r7, #20]
 80015b4:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
<<<<<<< HEAD
 8001054:	683b      	ldr	r3, [r7, #0]
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800105a:	683b      	ldr	r3, [r7, #0]
 800105c:	685b      	ldr	r3, [r3, #4]
 800105e:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001060:	683a      	ldr	r2, [r7, #0]
 8001062:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001064:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001066:	697b      	ldr	r3, [r7, #20]
 8001068:	3248      	adds	r2, #72	@ 0x48
 800106a:	f843 1032 	str.w	r1, [r3, r2, lsl #3]
=======
 80015b8:	683b      	ldr	r3, [r7, #0]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80015be:	683b      	ldr	r3, [r7, #0]
 80015c0:	685b      	ldr	r3, [r3, #4]
 80015c2:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80015c4:	683a      	ldr	r2, [r7, #0]
 80015c6:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80015c8:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80015ca:	697b      	ldr	r3, [r7, #20]
 80015cc:	3248      	adds	r2, #72	@ 0x48
 80015ce:	f843 1032 	str.w	r1, [r3, r2, lsl #3]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
<<<<<<< HEAD
 800106e:	683b      	ldr	r3, [r7, #0]
 8001070:	689b      	ldr	r3, [r3, #8]
 8001072:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8001074:	683b      	ldr	r3, [r7, #0]
 8001076:	68db      	ldr	r3, [r3, #12]
 8001078:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800107a:	683b      	ldr	r3, [r7, #0]
 800107c:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800107e:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001080:	6979      	ldr	r1, [r7, #20]
 8001082:	3348      	adds	r3, #72	@ 0x48
 8001084:	00db      	lsls	r3, r3, #3
 8001086:	440b      	add	r3, r1
 8001088:	605a      	str	r2, [r3, #4]
=======
 80015d2:	683b      	ldr	r3, [r7, #0]
 80015d4:	689b      	ldr	r3, [r3, #8]
 80015d6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80015d8:	683b      	ldr	r3, [r7, #0]
 80015da:	68db      	ldr	r3, [r3, #12]
 80015dc:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80015de:	683b      	ldr	r3, [r7, #0]
 80015e0:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80015e2:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80015e4:	6979      	ldr	r1, [r7, #20]
 80015e6:	3348      	adds	r3, #72	@ 0x48
 80015e8:	00db      	lsls	r3, r3, #3
 80015ea:	440b      	add	r3, r1
 80015ec:	605a      	str	r2, [r3, #4]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
<<<<<<< HEAD
 800108a:	683b      	ldr	r3, [r7, #0]
 800108c:	699b      	ldr	r3, [r3, #24]
 800108e:	2b00      	cmp	r3, #0
 8001090:	d109      	bne.n	80010a6 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8001092:	697b      	ldr	r3, [r7, #20]
 8001094:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8001098:	68fb      	ldr	r3, [r7, #12]
 800109a:	43db      	mvns	r3, r3
 800109c:	401a      	ands	r2, r3
 800109e:	697b      	ldr	r3, [r7, #20]
 80010a0:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 80010a4:	e007      	b.n	80010b6 <HAL_CAN_ConfigFilter+0x14a>
=======
 80015ee:	683b      	ldr	r3, [r7, #0]
 80015f0:	699b      	ldr	r3, [r3, #24]
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d109      	bne.n	800160a <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80015f6:	697b      	ldr	r3, [r7, #20]
 80015f8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	43db      	mvns	r3, r3
 8001600:	401a      	ands	r2, r3
 8001602:	697b      	ldr	r3, [r7, #20]
 8001604:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8001608:	e007      	b.n	800161a <HAL_CAN_ConfigFilter+0x14a>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
<<<<<<< HEAD
 80010a6:	697b      	ldr	r3, [r7, #20]
 80010a8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80010ac:	68fb      	ldr	r3, [r7, #12]
 80010ae:	431a      	orrs	r2, r3
 80010b0:	697b      	ldr	r3, [r7, #20]
 80010b2:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
=======
 800160a:	697b      	ldr	r3, [r7, #20]
 800160c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8001610:	68fb      	ldr	r3, [r7, #12]
 8001612:	431a      	orrs	r2, r3
 8001614:	697b      	ldr	r3, [r7, #20]
 8001616:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
<<<<<<< HEAD
 80010b6:	683b      	ldr	r3, [r7, #0]
 80010b8:	691b      	ldr	r3, [r3, #16]
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d109      	bne.n	80010d2 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80010be:	697b      	ldr	r3, [r7, #20]
 80010c0:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 80010c4:	68fb      	ldr	r3, [r7, #12]
 80010c6:	43db      	mvns	r3, r3
 80010c8:	401a      	ands	r2, r3
 80010ca:	697b      	ldr	r3, [r7, #20]
 80010cc:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 80010d0:	e007      	b.n	80010e2 <HAL_CAN_ConfigFilter+0x176>
=======
 800161a:	683b      	ldr	r3, [r7, #0]
 800161c:	691b      	ldr	r3, [r3, #16]
 800161e:	2b00      	cmp	r3, #0
 8001620:	d109      	bne.n	8001636 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8001622:	697b      	ldr	r3, [r7, #20]
 8001624:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	43db      	mvns	r3, r3
 800162c:	401a      	ands	r2, r3
 800162e:	697b      	ldr	r3, [r7, #20]
 8001630:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8001634:	e007      	b.n	8001646 <HAL_CAN_ConfigFilter+0x176>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
<<<<<<< HEAD
 80010d2:	697b      	ldr	r3, [r7, #20]
 80010d4:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 80010d8:	68fb      	ldr	r3, [r7, #12]
 80010da:	431a      	orrs	r2, r3
 80010dc:	697b      	ldr	r3, [r7, #20]
 80010de:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
=======
 8001636:	697b      	ldr	r3, [r7, #20]
 8001638:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 800163c:	68fb      	ldr	r3, [r7, #12]
 800163e:	431a      	orrs	r2, r3
 8001640:	697b      	ldr	r3, [r7, #20]
 8001642:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
<<<<<<< HEAD
 80010e2:	683b      	ldr	r3, [r7, #0]
 80010e4:	6a1b      	ldr	r3, [r3, #32]
 80010e6:	2b01      	cmp	r3, #1
 80010e8:	d107      	bne.n	80010fa <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80010ea:	697b      	ldr	r3, [r7, #20]
 80010ec:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 80010f0:	68fb      	ldr	r3, [r7, #12]
 80010f2:	431a      	orrs	r2, r3
 80010f4:	697b      	ldr	r3, [r7, #20]
 80010f6:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
=======
 8001646:	683b      	ldr	r3, [r7, #0]
 8001648:	6a1b      	ldr	r3, [r3, #32]
 800164a:	2b01      	cmp	r3, #1
 800164c:	d107      	bne.n	800165e <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 800164e:	697b      	ldr	r3, [r7, #20]
 8001650:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8001654:	68fb      	ldr	r3, [r7, #12]
 8001656:	431a      	orrs	r2, r3
 8001658:	697b      	ldr	r3, [r7, #20]
 800165a:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
<<<<<<< HEAD
 80010fa:	697b      	ldr	r3, [r7, #20]
 80010fc:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001100:	f023 0201 	bic.w	r2, r3, #1
 8001104:	697b      	ldr	r3, [r7, #20]
 8001106:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 800110a:	2300      	movs	r3, #0
 800110c:	e006      	b.n	800111c <HAL_CAN_ConfigFilter+0x1b0>
=======
 800165e:	697b      	ldr	r3, [r7, #20]
 8001660:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001664:	f023 0201 	bic.w	r2, r3, #1
 8001668:	697b      	ldr	r3, [r7, #20]
 800166a:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 800166e:	2300      	movs	r3, #0
 8001670:	e006      	b.n	8001680 <HAL_CAN_ConfigFilter+0x1b0>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
<<<<<<< HEAD
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001112:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800111a:	2301      	movs	r3, #1
  }
}
 800111c:	4618      	mov	r0, r3
 800111e:	371c      	adds	r7, #28
 8001120:	46bd      	mov	sp, r7
 8001122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001126:	4770      	bx	lr
 8001128:	40006400 	.word	0x40006400

0800112c <HAL_CAN_Start>:
=======
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001676:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800167e:	2301      	movs	r3, #1
  }
}
 8001680:	4618      	mov	r0, r3
 8001682:	371c      	adds	r7, #28
 8001684:	46bd      	mov	sp, r7
 8001686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168a:	4770      	bx	lr
 800168c:	40006400 	.word	0x40006400

08001690 <HAL_CAN_Start>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
<<<<<<< HEAD
 800112c:	b580      	push	{r7, lr}
 800112e:	b084      	sub	sp, #16
 8001130:	af00      	add	r7, sp, #0
 8001132:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	f893 3020 	ldrb.w	r3, [r3, #32]
 800113a:	b2db      	uxtb	r3, r3
 800113c:	2b01      	cmp	r3, #1
 800113e:	d12e      	bne.n	800119e <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	2202      	movs	r2, #2
 8001144:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	681a      	ldr	r2, [r3, #0]
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	f022 0201 	bic.w	r2, r2, #1
 8001156:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001158:	f7ff fddc 	bl	8000d14 <HAL_GetTick>
 800115c:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800115e:	e012      	b.n	8001186 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001160:	f7ff fdd8 	bl	8000d14 <HAL_GetTick>
 8001164:	4602      	mov	r2, r0
 8001166:	68fb      	ldr	r3, [r7, #12]
 8001168:	1ad3      	subs	r3, r2, r3
 800116a:	2b0a      	cmp	r3, #10
 800116c:	d90b      	bls.n	8001186 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001172:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	2205      	movs	r2, #5
 800117e:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8001182:	2301      	movs	r3, #1
 8001184:	e012      	b.n	80011ac <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	685b      	ldr	r3, [r3, #4]
 800118c:	f003 0301 	and.w	r3, r3, #1
 8001190:	2b00      	cmp	r3, #0
 8001192:	d1e5      	bne.n	8001160 <HAL_CAN_Start+0x34>
=======
 8001690:	b580      	push	{r7, lr}
 8001692:	b084      	sub	sp, #16
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800169e:	b2db      	uxtb	r3, r3
 80016a0:	2b01      	cmp	r3, #1
 80016a2:	d12e      	bne.n	8001702 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	2202      	movs	r2, #2
 80016a8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	681a      	ldr	r2, [r3, #0]
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	f022 0201 	bic.w	r2, r2, #1
 80016ba:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80016bc:	f7ff fddc 	bl	8001278 <HAL_GetTick>
 80016c0:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80016c2:	e012      	b.n	80016ea <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80016c4:	f7ff fdd8 	bl	8001278 <HAL_GetTick>
 80016c8:	4602      	mov	r2, r0
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	1ad3      	subs	r3, r2, r3
 80016ce:	2b0a      	cmp	r3, #10
 80016d0:	d90b      	bls.n	80016ea <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016d6:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	2205      	movs	r2, #5
 80016e2:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80016e6:	2301      	movs	r3, #1
 80016e8:	e012      	b.n	8001710 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	685b      	ldr	r3, [r3, #4]
 80016f0:	f003 0301 	and.w	r3, r3, #1
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d1e5      	bne.n	80016c4 <HAL_CAN_Start+0x34>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
<<<<<<< HEAD
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	2200      	movs	r2, #0
 8001198:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 800119a:	2300      	movs	r3, #0
 800119c:	e006      	b.n	80011ac <HAL_CAN_Start+0x80>
=======
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	2200      	movs	r2, #0
 80016fc:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 80016fe:	2300      	movs	r3, #0
 8001700:	e006      	b.n	8001710 <HAL_CAN_Start+0x80>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
<<<<<<< HEAD
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011a2:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80011aa:	2301      	movs	r3, #1
  }
}
 80011ac:	4618      	mov	r0, r3
 80011ae:	3710      	adds	r7, #16
 80011b0:	46bd      	mov	sp, r7
 80011b2:	bd80      	pop	{r7, pc}

080011b4 <HAL_CAN_GetRxMessage>:
=======
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001706:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800170e:	2301      	movs	r3, #1
  }
}
 8001710:	4618      	mov	r0, r3
 8001712:	3710      	adds	r7, #16
 8001714:	46bd      	mov	sp, r7
 8001716:	bd80      	pop	{r7, pc}

08001718 <HAL_CAN_GetRxMessage>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
<<<<<<< HEAD
 80011b4:	b480      	push	{r7}
 80011b6:	b087      	sub	sp, #28
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	60f8      	str	r0, [r7, #12]
 80011bc:	60b9      	str	r1, [r7, #8]
 80011be:	607a      	str	r2, [r7, #4]
 80011c0:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80011c2:	68fb      	ldr	r3, [r7, #12]
 80011c4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80011c8:	75fb      	strb	r3, [r7, #23]
=======
 8001718:	b480      	push	{r7}
 800171a:	b087      	sub	sp, #28
 800171c:	af00      	add	r7, sp, #0
 800171e:	60f8      	str	r0, [r7, #12]
 8001720:	60b9      	str	r1, [r7, #8]
 8001722:	607a      	str	r2, [r7, #4]
 8001724:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001726:	68fb      	ldr	r3, [r7, #12]
 8001728:	f893 3020 	ldrb.w	r3, [r3, #32]
 800172c:	75fb      	strb	r3, [r7, #23]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
<<<<<<< HEAD
 80011ca:	7dfb      	ldrb	r3, [r7, #23]
 80011cc:	2b01      	cmp	r3, #1
 80011ce:	d003      	beq.n	80011d8 <HAL_CAN_GetRxMessage+0x24>
 80011d0:	7dfb      	ldrb	r3, [r7, #23]
 80011d2:	2b02      	cmp	r3, #2
 80011d4:	f040 80f3 	bne.w	80013be <HAL_CAN_GetRxMessage+0x20a>
=======
 800172e:	7dfb      	ldrb	r3, [r7, #23]
 8001730:	2b01      	cmp	r3, #1
 8001732:	d003      	beq.n	800173c <HAL_CAN_GetRxMessage+0x24>
 8001734:	7dfb      	ldrb	r3, [r7, #23]
 8001736:	2b02      	cmp	r3, #2
 8001738:	f040 80f3 	bne.w	8001922 <HAL_CAN_GetRxMessage+0x20a>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
<<<<<<< HEAD
 80011d8:	68bb      	ldr	r3, [r7, #8]
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d10e      	bne.n	80011fc <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 80011de:	68fb      	ldr	r3, [r7, #12]
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	68db      	ldr	r3, [r3, #12]
 80011e4:	f003 0303 	and.w	r3, r3, #3
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d116      	bne.n	800121a <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80011ec:	68fb      	ldr	r3, [r7, #12]
 80011ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011f0:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80011f4:	68fb      	ldr	r3, [r7, #12]
 80011f6:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 80011f8:	2301      	movs	r3, #1
 80011fa:	e0e7      	b.n	80013cc <HAL_CAN_GetRxMessage+0x218>
=======
 800173c:	68bb      	ldr	r3, [r7, #8]
 800173e:	2b00      	cmp	r3, #0
 8001740:	d10e      	bne.n	8001760 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8001742:	68fb      	ldr	r3, [r7, #12]
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	68db      	ldr	r3, [r3, #12]
 8001748:	f003 0303 	and.w	r3, r3, #3
 800174c:	2b00      	cmp	r3, #0
 800174e:	d116      	bne.n	800177e <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001754:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 800175c:	2301      	movs	r3, #1
 800175e:	e0e7      	b.n	8001930 <HAL_CAN_GetRxMessage+0x218>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
<<<<<<< HEAD
 80011fc:	68fb      	ldr	r3, [r7, #12]
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	691b      	ldr	r3, [r3, #16]
 8001202:	f003 0303 	and.w	r3, r3, #3
 8001206:	2b00      	cmp	r3, #0
 8001208:	d107      	bne.n	800121a <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800120a:	68fb      	ldr	r3, [r7, #12]
 800120c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800120e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8001212:	68fb      	ldr	r3, [r7, #12]
 8001214:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8001216:	2301      	movs	r3, #1
 8001218:	e0d8      	b.n	80013cc <HAL_CAN_GetRxMessage+0x218>
=======
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	691b      	ldr	r3, [r3, #16]
 8001766:	f003 0303 	and.w	r3, r3, #3
 800176a:	2b00      	cmp	r3, #0
 800176c:	d107      	bne.n	800177e <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001772:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 800177a:	2301      	movs	r3, #1
 800177c:	e0d8      	b.n	8001930 <HAL_CAN_GetRxMessage+0x218>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
<<<<<<< HEAD
 800121a:	68fb      	ldr	r3, [r7, #12]
 800121c:	681a      	ldr	r2, [r3, #0]
 800121e:	68bb      	ldr	r3, [r7, #8]
 8001220:	331b      	adds	r3, #27
 8001222:	011b      	lsls	r3, r3, #4
 8001224:	4413      	add	r3, r2
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	f003 0204 	and.w	r2, r3, #4
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	689b      	ldr	r3, [r3, #8]
 8001234:	2b00      	cmp	r3, #0
 8001236:	d10c      	bne.n	8001252 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8001238:	68fb      	ldr	r3, [r7, #12]
 800123a:	681a      	ldr	r2, [r3, #0]
 800123c:	68bb      	ldr	r3, [r7, #8]
 800123e:	331b      	adds	r3, #27
 8001240:	011b      	lsls	r3, r3, #4
 8001242:	4413      	add	r3, r2
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	0d5b      	lsrs	r3, r3, #21
 8001248:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	601a      	str	r2, [r3, #0]
 8001250:	e00b      	b.n	800126a <HAL_CAN_GetRxMessage+0xb6>
=======
 800177e:	68fb      	ldr	r3, [r7, #12]
 8001780:	681a      	ldr	r2, [r3, #0]
 8001782:	68bb      	ldr	r3, [r7, #8]
 8001784:	331b      	adds	r3, #27
 8001786:	011b      	lsls	r3, r3, #4
 8001788:	4413      	add	r3, r2
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	f003 0204 	and.w	r2, r3, #4
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	689b      	ldr	r3, [r3, #8]
 8001798:	2b00      	cmp	r3, #0
 800179a:	d10c      	bne.n	80017b6 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	681a      	ldr	r2, [r3, #0]
 80017a0:	68bb      	ldr	r3, [r7, #8]
 80017a2:	331b      	adds	r3, #27
 80017a4:	011b      	lsls	r3, r3, #4
 80017a6:	4413      	add	r3, r2
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	0d5b      	lsrs	r3, r3, #21
 80017ac:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	601a      	str	r2, [r3, #0]
 80017b4:	e00b      	b.n	80017ce <HAL_CAN_GetRxMessage+0xb6>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
<<<<<<< HEAD
 8001252:	68fb      	ldr	r3, [r7, #12]
 8001254:	681a      	ldr	r2, [r3, #0]
 8001256:	68bb      	ldr	r3, [r7, #8]
 8001258:	331b      	adds	r3, #27
 800125a:	011b      	lsls	r3, r3, #4
 800125c:	4413      	add	r3, r2
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	08db      	lsrs	r3, r3, #3
 8001262:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 800126a:	68fb      	ldr	r3, [r7, #12]
 800126c:	681a      	ldr	r2, [r3, #0]
 800126e:	68bb      	ldr	r3, [r7, #8]
 8001270:	331b      	adds	r3, #27
 8001272:	011b      	lsls	r3, r3, #4
 8001274:	4413      	add	r3, r2
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	f003 0202 	and.w	r2, r3, #2
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8001280:	68fb      	ldr	r3, [r7, #12]
 8001282:	681a      	ldr	r2, [r3, #0]
 8001284:	68bb      	ldr	r3, [r7, #8]
 8001286:	331b      	adds	r3, #27
 8001288:	011b      	lsls	r3, r3, #4
 800128a:	4413      	add	r3, r2
 800128c:	3304      	adds	r3, #4
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	f003 020f 	and.w	r2, r3, #15
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8001298:	68fb      	ldr	r3, [r7, #12]
 800129a:	681a      	ldr	r2, [r3, #0]
 800129c:	68bb      	ldr	r3, [r7, #8]
 800129e:	331b      	adds	r3, #27
 80012a0:	011b      	lsls	r3, r3, #4
 80012a2:	4413      	add	r3, r2
 80012a4:	3304      	adds	r3, #4
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	0a1b      	lsrs	r3, r3, #8
 80012aa:	b2da      	uxtb	r2, r3
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	681a      	ldr	r2, [r3, #0]
 80012b4:	68bb      	ldr	r3, [r7, #8]
 80012b6:	331b      	adds	r3, #27
 80012b8:	011b      	lsls	r3, r3, #4
 80012ba:	4413      	add	r3, r2
 80012bc:	3304      	adds	r3, #4
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	0c1b      	lsrs	r3, r3, #16
 80012c2:	b29a      	uxth	r2, r3
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	681a      	ldr	r2, [r3, #0]
 80012cc:	68bb      	ldr	r3, [r7, #8]
 80012ce:	011b      	lsls	r3, r3, #4
 80012d0:	4413      	add	r3, r2
 80012d2:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	b2da      	uxtb	r2, r3
 80012da:	683b      	ldr	r3, [r7, #0]
 80012dc:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80012de:	68fb      	ldr	r3, [r7, #12]
 80012e0:	681a      	ldr	r2, [r3, #0]
 80012e2:	68bb      	ldr	r3, [r7, #8]
 80012e4:	011b      	lsls	r3, r3, #4
 80012e6:	4413      	add	r3, r2
 80012e8:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	0a1a      	lsrs	r2, r3, #8
 80012f0:	683b      	ldr	r3, [r7, #0]
 80012f2:	3301      	adds	r3, #1
 80012f4:	b2d2      	uxtb	r2, r2
 80012f6:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80012f8:	68fb      	ldr	r3, [r7, #12]
 80012fa:	681a      	ldr	r2, [r3, #0]
 80012fc:	68bb      	ldr	r3, [r7, #8]
 80012fe:	011b      	lsls	r3, r3, #4
 8001300:	4413      	add	r3, r2
 8001302:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	0c1a      	lsrs	r2, r3, #16
 800130a:	683b      	ldr	r3, [r7, #0]
 800130c:	3302      	adds	r3, #2
 800130e:	b2d2      	uxtb	r2, r2
 8001310:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8001312:	68fb      	ldr	r3, [r7, #12]
 8001314:	681a      	ldr	r2, [r3, #0]
 8001316:	68bb      	ldr	r3, [r7, #8]
 8001318:	011b      	lsls	r3, r3, #4
 800131a:	4413      	add	r3, r2
 800131c:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	0e1a      	lsrs	r2, r3, #24
 8001324:	683b      	ldr	r3, [r7, #0]
 8001326:	3303      	adds	r3, #3
 8001328:	b2d2      	uxtb	r2, r2
 800132a:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 800132c:	68fb      	ldr	r3, [r7, #12]
 800132e:	681a      	ldr	r2, [r3, #0]
 8001330:	68bb      	ldr	r3, [r7, #8]
 8001332:	011b      	lsls	r3, r3, #4
 8001334:	4413      	add	r3, r2
 8001336:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800133a:	681a      	ldr	r2, [r3, #0]
 800133c:	683b      	ldr	r3, [r7, #0]
 800133e:	3304      	adds	r3, #4
 8001340:	b2d2      	uxtb	r2, r2
 8001342:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8001344:	68fb      	ldr	r3, [r7, #12]
 8001346:	681a      	ldr	r2, [r3, #0]
 8001348:	68bb      	ldr	r3, [r7, #8]
 800134a:	011b      	lsls	r3, r3, #4
 800134c:	4413      	add	r3, r2
 800134e:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	0a1a      	lsrs	r2, r3, #8
 8001356:	683b      	ldr	r3, [r7, #0]
 8001358:	3305      	adds	r3, #5
 800135a:	b2d2      	uxtb	r2, r2
 800135c:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 800135e:	68fb      	ldr	r3, [r7, #12]
 8001360:	681a      	ldr	r2, [r3, #0]
 8001362:	68bb      	ldr	r3, [r7, #8]
 8001364:	011b      	lsls	r3, r3, #4
 8001366:	4413      	add	r3, r2
 8001368:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	0c1a      	lsrs	r2, r3, #16
 8001370:	683b      	ldr	r3, [r7, #0]
 8001372:	3306      	adds	r3, #6
 8001374:	b2d2      	uxtb	r2, r2
 8001376:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8001378:	68fb      	ldr	r3, [r7, #12]
 800137a:	681a      	ldr	r2, [r3, #0]
 800137c:	68bb      	ldr	r3, [r7, #8]
 800137e:	011b      	lsls	r3, r3, #4
 8001380:	4413      	add	r3, r2
 8001382:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	0e1a      	lsrs	r2, r3, #24
 800138a:	683b      	ldr	r3, [r7, #0]
 800138c:	3307      	adds	r3, #7
 800138e:	b2d2      	uxtb	r2, r2
 8001390:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001392:	68bb      	ldr	r3, [r7, #8]
 8001394:	2b00      	cmp	r3, #0
 8001396:	d108      	bne.n	80013aa <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8001398:	68fb      	ldr	r3, [r7, #12]
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	68da      	ldr	r2, [r3, #12]
 800139e:	68fb      	ldr	r3, [r7, #12]
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	f042 0220 	orr.w	r2, r2, #32
 80013a6:	60da      	str	r2, [r3, #12]
 80013a8:	e007      	b.n	80013ba <HAL_CAN_GetRxMessage+0x206>
=======
 80017b6:	68fb      	ldr	r3, [r7, #12]
 80017b8:	681a      	ldr	r2, [r3, #0]
 80017ba:	68bb      	ldr	r3, [r7, #8]
 80017bc:	331b      	adds	r3, #27
 80017be:	011b      	lsls	r3, r3, #4
 80017c0:	4413      	add	r3, r2
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	08db      	lsrs	r3, r3, #3
 80017c6:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	681a      	ldr	r2, [r3, #0]
 80017d2:	68bb      	ldr	r3, [r7, #8]
 80017d4:	331b      	adds	r3, #27
 80017d6:	011b      	lsls	r3, r3, #4
 80017d8:	4413      	add	r3, r2
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	f003 0202 	and.w	r2, r3, #2
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	681a      	ldr	r2, [r3, #0]
 80017e8:	68bb      	ldr	r3, [r7, #8]
 80017ea:	331b      	adds	r3, #27
 80017ec:	011b      	lsls	r3, r3, #4
 80017ee:	4413      	add	r3, r2
 80017f0:	3304      	adds	r3, #4
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	f003 020f 	and.w	r2, r3, #15
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	681a      	ldr	r2, [r3, #0]
 8001800:	68bb      	ldr	r3, [r7, #8]
 8001802:	331b      	adds	r3, #27
 8001804:	011b      	lsls	r3, r3, #4
 8001806:	4413      	add	r3, r2
 8001808:	3304      	adds	r3, #4
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	0a1b      	lsrs	r3, r3, #8
 800180e:	b2da      	uxtb	r2, r3
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	681a      	ldr	r2, [r3, #0]
 8001818:	68bb      	ldr	r3, [r7, #8]
 800181a:	331b      	adds	r3, #27
 800181c:	011b      	lsls	r3, r3, #4
 800181e:	4413      	add	r3, r2
 8001820:	3304      	adds	r3, #4
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	0c1b      	lsrs	r3, r3, #16
 8001826:	b29a      	uxth	r2, r3
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	681a      	ldr	r2, [r3, #0]
 8001830:	68bb      	ldr	r3, [r7, #8]
 8001832:	011b      	lsls	r3, r3, #4
 8001834:	4413      	add	r3, r2
 8001836:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	b2da      	uxtb	r2, r3
 800183e:	683b      	ldr	r3, [r7, #0]
 8001840:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8001842:	68fb      	ldr	r3, [r7, #12]
 8001844:	681a      	ldr	r2, [r3, #0]
 8001846:	68bb      	ldr	r3, [r7, #8]
 8001848:	011b      	lsls	r3, r3, #4
 800184a:	4413      	add	r3, r2
 800184c:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	0a1a      	lsrs	r2, r3, #8
 8001854:	683b      	ldr	r3, [r7, #0]
 8001856:	3301      	adds	r3, #1
 8001858:	b2d2      	uxtb	r2, r2
 800185a:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	681a      	ldr	r2, [r3, #0]
 8001860:	68bb      	ldr	r3, [r7, #8]
 8001862:	011b      	lsls	r3, r3, #4
 8001864:	4413      	add	r3, r2
 8001866:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	0c1a      	lsrs	r2, r3, #16
 800186e:	683b      	ldr	r3, [r7, #0]
 8001870:	3302      	adds	r3, #2
 8001872:	b2d2      	uxtb	r2, r2
 8001874:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8001876:	68fb      	ldr	r3, [r7, #12]
 8001878:	681a      	ldr	r2, [r3, #0]
 800187a:	68bb      	ldr	r3, [r7, #8]
 800187c:	011b      	lsls	r3, r3, #4
 800187e:	4413      	add	r3, r2
 8001880:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	0e1a      	lsrs	r2, r3, #24
 8001888:	683b      	ldr	r3, [r7, #0]
 800188a:	3303      	adds	r3, #3
 800188c:	b2d2      	uxtb	r2, r2
 800188e:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	681a      	ldr	r2, [r3, #0]
 8001894:	68bb      	ldr	r3, [r7, #8]
 8001896:	011b      	lsls	r3, r3, #4
 8001898:	4413      	add	r3, r2
 800189a:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800189e:	681a      	ldr	r2, [r3, #0]
 80018a0:	683b      	ldr	r3, [r7, #0]
 80018a2:	3304      	adds	r3, #4
 80018a4:	b2d2      	uxtb	r2, r2
 80018a6:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	681a      	ldr	r2, [r3, #0]
 80018ac:	68bb      	ldr	r3, [r7, #8]
 80018ae:	011b      	lsls	r3, r3, #4
 80018b0:	4413      	add	r3, r2
 80018b2:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	0a1a      	lsrs	r2, r3, #8
 80018ba:	683b      	ldr	r3, [r7, #0]
 80018bc:	3305      	adds	r3, #5
 80018be:	b2d2      	uxtb	r2, r2
 80018c0:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80018c2:	68fb      	ldr	r3, [r7, #12]
 80018c4:	681a      	ldr	r2, [r3, #0]
 80018c6:	68bb      	ldr	r3, [r7, #8]
 80018c8:	011b      	lsls	r3, r3, #4
 80018ca:	4413      	add	r3, r2
 80018cc:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	0c1a      	lsrs	r2, r3, #16
 80018d4:	683b      	ldr	r3, [r7, #0]
 80018d6:	3306      	adds	r3, #6
 80018d8:	b2d2      	uxtb	r2, r2
 80018da:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	681a      	ldr	r2, [r3, #0]
 80018e0:	68bb      	ldr	r3, [r7, #8]
 80018e2:	011b      	lsls	r3, r3, #4
 80018e4:	4413      	add	r3, r2
 80018e6:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	0e1a      	lsrs	r2, r3, #24
 80018ee:	683b      	ldr	r3, [r7, #0]
 80018f0:	3307      	adds	r3, #7
 80018f2:	b2d2      	uxtb	r2, r2
 80018f4:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80018f6:	68bb      	ldr	r3, [r7, #8]
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d108      	bne.n	800190e <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	68da      	ldr	r2, [r3, #12]
 8001902:	68fb      	ldr	r3, [r7, #12]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	f042 0220 	orr.w	r2, r2, #32
 800190a:	60da      	str	r2, [r3, #12]
 800190c:	e007      	b.n	800191e <HAL_CAN_GetRxMessage+0x206>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
<<<<<<< HEAD
 80013aa:	68fb      	ldr	r3, [r7, #12]
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	691a      	ldr	r2, [r3, #16]
 80013b0:	68fb      	ldr	r3, [r7, #12]
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	f042 0220 	orr.w	r2, r2, #32
 80013b8:	611a      	str	r2, [r3, #16]
=======
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	691a      	ldr	r2, [r3, #16]
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	f042 0220 	orr.w	r2, r2, #32
 800191c:	611a      	str	r2, [r3, #16]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
    }

    /* Return function status */
    return HAL_OK;
<<<<<<< HEAD
 80013ba:	2300      	movs	r3, #0
 80013bc:	e006      	b.n	80013cc <HAL_CAN_GetRxMessage+0x218>
=======
 800191e:	2300      	movs	r3, #0
 8001920:	e006      	b.n	8001930 <HAL_CAN_GetRxMessage+0x218>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
<<<<<<< HEAD
 80013be:	68fb      	ldr	r3, [r7, #12]
 80013c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013c2:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80013c6:	68fb      	ldr	r3, [r7, #12]
 80013c8:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80013ca:	2301      	movs	r3, #1
  }
}
 80013cc:	4618      	mov	r0, r3
 80013ce:	371c      	adds	r7, #28
 80013d0:	46bd      	mov	sp, r7
 80013d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d6:	4770      	bx	lr

080013d8 <HAL_CAN_ActivateNotification>:
=======
 8001922:	68fb      	ldr	r3, [r7, #12]
 8001924:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001926:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800192e:	2301      	movs	r3, #1
  }
}
 8001930:	4618      	mov	r0, r3
 8001932:	371c      	adds	r7, #28
 8001934:	46bd      	mov	sp, r7
 8001936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193a:	4770      	bx	lr

0800193c <HAL_CAN_ActivateNotification>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
<<<<<<< HEAD
 80013d8:	b480      	push	{r7}
 80013da:	b085      	sub	sp, #20
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
 80013e0:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80013e8:	73fb      	strb	r3, [r7, #15]
=======
 800193c:	b480      	push	{r7}
 800193e:	b085      	sub	sp, #20
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]
 8001944:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	f893 3020 	ldrb.w	r3, [r3, #32]
 800194c:	73fb      	strb	r3, [r7, #15]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
<<<<<<< HEAD
 80013ea:	7bfb      	ldrb	r3, [r7, #15]
 80013ec:	2b01      	cmp	r3, #1
 80013ee:	d002      	beq.n	80013f6 <HAL_CAN_ActivateNotification+0x1e>
 80013f0:	7bfb      	ldrb	r3, [r7, #15]
 80013f2:	2b02      	cmp	r3, #2
 80013f4:	d109      	bne.n	800140a <HAL_CAN_ActivateNotification+0x32>
=======
 800194e:	7bfb      	ldrb	r3, [r7, #15]
 8001950:	2b01      	cmp	r3, #1
 8001952:	d002      	beq.n	800195a <HAL_CAN_ActivateNotification+0x1e>
 8001954:	7bfb      	ldrb	r3, [r7, #15]
 8001956:	2b02      	cmp	r3, #2
 8001958:	d109      	bne.n	800196e <HAL_CAN_ActivateNotification+0x32>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
<<<<<<< HEAD
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	6959      	ldr	r1, [r3, #20]
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	683a      	ldr	r2, [r7, #0]
 8001402:	430a      	orrs	r2, r1
 8001404:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8001406:	2300      	movs	r3, #0
 8001408:	e006      	b.n	8001418 <HAL_CAN_ActivateNotification+0x40>
=======
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	6959      	ldr	r1, [r3, #20]
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	683a      	ldr	r2, [r7, #0]
 8001966:	430a      	orrs	r2, r1
 8001968:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 800196a:	2300      	movs	r3, #0
 800196c:	e006      	b.n	800197c <HAL_CAN_ActivateNotification+0x40>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
<<<<<<< HEAD
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800140e:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001416:	2301      	movs	r3, #1
  }
}
 8001418:	4618      	mov	r0, r3
 800141a:	3714      	adds	r7, #20
 800141c:	46bd      	mov	sp, r7
 800141e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001422:	4770      	bx	lr

08001424 <HAL_CAN_IRQHandler>:
=======
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001972:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800197a:	2301      	movs	r3, #1
  }
}
 800197c:	4618      	mov	r0, r3
 800197e:	3714      	adds	r7, #20
 8001980:	46bd      	mov	sp, r7
 8001982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001986:	4770      	bx	lr

08001988 <HAL_CAN_IRQHandler>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
<<<<<<< HEAD
 8001424:	b580      	push	{r7, lr}
 8001426:	b08a      	sub	sp, #40	@ 0x28
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800142c:	2300      	movs	r3, #0
 800142e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	695b      	ldr	r3, [r3, #20]
 8001436:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	685b      	ldr	r3, [r3, #4]
 800143e:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	689b      	ldr	r3, [r3, #8]
 8001446:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	68db      	ldr	r3, [r3, #12]
 800144e:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	691b      	ldr	r3, [r3, #16]
 8001456:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	699b      	ldr	r3, [r3, #24]
 800145e:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8001460:	6a3b      	ldr	r3, [r7, #32]
 8001462:	f003 0301 	and.w	r3, r3, #1
 8001466:	2b00      	cmp	r3, #0
 8001468:	d07c      	beq.n	8001564 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 800146a:	69bb      	ldr	r3, [r7, #24]
 800146c:	f003 0301 	and.w	r3, r3, #1
 8001470:	2b00      	cmp	r3, #0
 8001472:	d023      	beq.n	80014bc <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	2201      	movs	r2, #1
 800147a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 800147c:	69bb      	ldr	r3, [r7, #24]
 800147e:	f003 0302 	and.w	r3, r3, #2
 8001482:	2b00      	cmp	r3, #0
 8001484:	d003      	beq.n	800148e <HAL_CAN_IRQHandler+0x6a>
=======
 8001988:	b580      	push	{r7, lr}
 800198a:	b08a      	sub	sp, #40	@ 0x28
 800198c:	af00      	add	r7, sp, #0
 800198e:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8001990:	2300      	movs	r3, #0
 8001992:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	695b      	ldr	r3, [r3, #20]
 800199a:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	685b      	ldr	r3, [r3, #4]
 80019a2:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	689b      	ldr	r3, [r3, #8]
 80019aa:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	68db      	ldr	r3, [r3, #12]
 80019b2:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	691b      	ldr	r3, [r3, #16]
 80019ba:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	699b      	ldr	r3, [r3, #24]
 80019c2:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80019c4:	6a3b      	ldr	r3, [r7, #32]
 80019c6:	f003 0301 	and.w	r3, r3, #1
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d07c      	beq.n	8001ac8 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80019ce:	69bb      	ldr	r3, [r7, #24]
 80019d0:	f003 0301 	and.w	r3, r3, #1
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d023      	beq.n	8001a20 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	2201      	movs	r2, #1
 80019de:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80019e0:	69bb      	ldr	r3, [r7, #24]
 80019e2:	f003 0302 	and.w	r3, r3, #2
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d003      	beq.n	80019f2 <HAL_CAN_IRQHandler+0x6a>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
<<<<<<< HEAD
 8001486:	6878      	ldr	r0, [r7, #4]
 8001488:	f000 f983 	bl	8001792 <HAL_CAN_TxMailbox0CompleteCallback>
 800148c:	e016      	b.n	80014bc <HAL_CAN_IRQHandler+0x98>
=======
 80019ea:	6878      	ldr	r0, [r7, #4]
 80019ec:	f000 f983 	bl	8001cf6 <HAL_CAN_TxMailbox0CompleteCallback>
 80019f0:	e016      	b.n	8001a20 <HAL_CAN_IRQHandler+0x98>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
<<<<<<< HEAD
 800148e:	69bb      	ldr	r3, [r7, #24]
 8001490:	f003 0304 	and.w	r3, r3, #4
 8001494:	2b00      	cmp	r3, #0
 8001496:	d004      	beq.n	80014a2 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8001498:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800149a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800149e:	627b      	str	r3, [r7, #36]	@ 0x24
 80014a0:	e00c      	b.n	80014bc <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80014a2:	69bb      	ldr	r3, [r7, #24]
 80014a4:	f003 0308 	and.w	r3, r3, #8
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d004      	beq.n	80014b6 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80014ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014ae:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80014b2:	627b      	str	r3, [r7, #36]	@ 0x24
 80014b4:	e002      	b.n	80014bc <HAL_CAN_IRQHandler+0x98>
=======
 80019f2:	69bb      	ldr	r3, [r7, #24]
 80019f4:	f003 0304 	and.w	r3, r3, #4
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d004      	beq.n	8001a06 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80019fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019fe:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001a02:	627b      	str	r3, [r7, #36]	@ 0x24
 8001a04:	e00c      	b.n	8001a20 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8001a06:	69bb      	ldr	r3, [r7, #24]
 8001a08:	f003 0308 	and.w	r3, r3, #8
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d004      	beq.n	8001a1a <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8001a10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a12:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001a16:	627b      	str	r3, [r7, #36]	@ 0x24
 8001a18:	e002      	b.n	8001a20 <HAL_CAN_IRQHandler+0x98>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
<<<<<<< HEAD
 80014b6:	6878      	ldr	r0, [r7, #4]
 80014b8:	f000 f989 	bl	80017ce <HAL_CAN_TxMailbox0AbortCallback>
=======
 8001a1a:	6878      	ldr	r0, [r7, #4]
 8001a1c:	f000 f989 	bl	8001d32 <HAL_CAN_TxMailbox0AbortCallback>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
<<<<<<< HEAD
 80014bc:	69bb      	ldr	r3, [r7, #24]
 80014be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d024      	beq.n	8001510 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80014ce:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80014d0:	69bb      	ldr	r3, [r7, #24]
 80014d2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d003      	beq.n	80014e2 <HAL_CAN_IRQHandler+0xbe>
=======
 8001a20:	69bb      	ldr	r3, [r7, #24]
 8001a22:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d024      	beq.n	8001a74 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001a32:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8001a34:	69bb      	ldr	r3, [r7, #24]
 8001a36:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d003      	beq.n	8001a46 <HAL_CAN_IRQHandler+0xbe>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
<<<<<<< HEAD
 80014da:	6878      	ldr	r0, [r7, #4]
 80014dc:	f000 f963 	bl	80017a6 <HAL_CAN_TxMailbox1CompleteCallback>
 80014e0:	e016      	b.n	8001510 <HAL_CAN_IRQHandler+0xec>
=======
 8001a3e:	6878      	ldr	r0, [r7, #4]
 8001a40:	f000 f963 	bl	8001d0a <HAL_CAN_TxMailbox1CompleteCallback>
 8001a44:	e016      	b.n	8001a74 <HAL_CAN_IRQHandler+0xec>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
<<<<<<< HEAD
 80014e2:	69bb      	ldr	r3, [r7, #24]
 80014e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d004      	beq.n	80014f6 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80014ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014ee:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80014f2:	627b      	str	r3, [r7, #36]	@ 0x24
 80014f4:	e00c      	b.n	8001510 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80014f6:	69bb      	ldr	r3, [r7, #24]
 80014f8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d004      	beq.n	800150a <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8001500:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001502:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001506:	627b      	str	r3, [r7, #36]	@ 0x24
 8001508:	e002      	b.n	8001510 <HAL_CAN_IRQHandler+0xec>
=======
 8001a46:	69bb      	ldr	r3, [r7, #24]
 8001a48:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d004      	beq.n	8001a5a <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8001a50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a52:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001a56:	627b      	str	r3, [r7, #36]	@ 0x24
 8001a58:	e00c      	b.n	8001a74 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8001a5a:	69bb      	ldr	r3, [r7, #24]
 8001a5c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d004      	beq.n	8001a6e <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8001a64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a66:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001a6a:	627b      	str	r3, [r7, #36]	@ 0x24
 8001a6c:	e002      	b.n	8001a74 <HAL_CAN_IRQHandler+0xec>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
<<<<<<< HEAD
 800150a:	6878      	ldr	r0, [r7, #4]
 800150c:	f000 f969 	bl	80017e2 <HAL_CAN_TxMailbox1AbortCallback>
=======
 8001a6e:	6878      	ldr	r0, [r7, #4]
 8001a70:	f000 f969 	bl	8001d46 <HAL_CAN_TxMailbox1AbortCallback>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
<<<<<<< HEAD
 8001510:	69bb      	ldr	r3, [r7, #24]
 8001512:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001516:	2b00      	cmp	r3, #0
 8001518:	d024      	beq.n	8001564 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001522:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8001524:	69bb      	ldr	r3, [r7, #24]
 8001526:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800152a:	2b00      	cmp	r3, #0
 800152c:	d003      	beq.n	8001536 <HAL_CAN_IRQHandler+0x112>
=======
 8001a74:	69bb      	ldr	r3, [r7, #24]
 8001a76:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d024      	beq.n	8001ac8 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001a86:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8001a88:	69bb      	ldr	r3, [r7, #24]
 8001a8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d003      	beq.n	8001a9a <HAL_CAN_IRQHandler+0x112>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
<<<<<<< HEAD
 800152e:	6878      	ldr	r0, [r7, #4]
 8001530:	f000 f943 	bl	80017ba <HAL_CAN_TxMailbox2CompleteCallback>
 8001534:	e016      	b.n	8001564 <HAL_CAN_IRQHandler+0x140>
=======
 8001a92:	6878      	ldr	r0, [r7, #4]
 8001a94:	f000 f943 	bl	8001d1e <HAL_CAN_TxMailbox2CompleteCallback>
 8001a98:	e016      	b.n	8001ac8 <HAL_CAN_IRQHandler+0x140>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
<<<<<<< HEAD
 8001536:	69bb      	ldr	r3, [r7, #24]
 8001538:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800153c:	2b00      	cmp	r3, #0
 800153e:	d004      	beq.n	800154a <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8001540:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001542:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001546:	627b      	str	r3, [r7, #36]	@ 0x24
 8001548:	e00c      	b.n	8001564 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 800154a:	69bb      	ldr	r3, [r7, #24]
 800154c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001550:	2b00      	cmp	r3, #0
 8001552:	d004      	beq.n	800155e <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8001554:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001556:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800155a:	627b      	str	r3, [r7, #36]	@ 0x24
 800155c:	e002      	b.n	8001564 <HAL_CAN_IRQHandler+0x140>
=======
 8001a9a:	69bb      	ldr	r3, [r7, #24]
 8001a9c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d004      	beq.n	8001aae <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8001aa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001aa6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001aaa:	627b      	str	r3, [r7, #36]	@ 0x24
 8001aac:	e00c      	b.n	8001ac8 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8001aae:	69bb      	ldr	r3, [r7, #24]
 8001ab0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d004      	beq.n	8001ac2 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8001ab8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001aba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001abe:	627b      	str	r3, [r7, #36]	@ 0x24
 8001ac0:	e002      	b.n	8001ac8 <HAL_CAN_IRQHandler+0x140>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
<<<<<<< HEAD
 800155e:	6878      	ldr	r0, [r7, #4]
 8001560:	f000 f949 	bl	80017f6 <HAL_CAN_TxMailbox2AbortCallback>
=======
 8001ac2:	6878      	ldr	r0, [r7, #4]
 8001ac4:	f000 f949 	bl	8001d5a <HAL_CAN_TxMailbox2AbortCallback>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
<<<<<<< HEAD
 8001564:	6a3b      	ldr	r3, [r7, #32]
 8001566:	f003 0308 	and.w	r3, r3, #8
 800156a:	2b00      	cmp	r3, #0
 800156c:	d00c      	beq.n	8001588 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 800156e:	697b      	ldr	r3, [r7, #20]
 8001570:	f003 0310 	and.w	r3, r3, #16
 8001574:	2b00      	cmp	r3, #0
 8001576:	d007      	beq.n	8001588 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8001578:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800157a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800157e:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	2210      	movs	r2, #16
 8001586:	60da      	str	r2, [r3, #12]
=======
 8001ac8:	6a3b      	ldr	r3, [r7, #32]
 8001aca:	f003 0308 	and.w	r3, r3, #8
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d00c      	beq.n	8001aec <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8001ad2:	697b      	ldr	r3, [r7, #20]
 8001ad4:	f003 0310 	and.w	r3, r3, #16
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d007      	beq.n	8001aec <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8001adc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ade:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001ae2:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	2210      	movs	r2, #16
 8001aea:	60da      	str	r2, [r3, #12]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
<<<<<<< HEAD
 8001588:	6a3b      	ldr	r3, [r7, #32]
 800158a:	f003 0304 	and.w	r3, r3, #4
 800158e:	2b00      	cmp	r3, #0
 8001590:	d00b      	beq.n	80015aa <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8001592:	697b      	ldr	r3, [r7, #20]
 8001594:	f003 0308 	and.w	r3, r3, #8
 8001598:	2b00      	cmp	r3, #0
 800159a:	d006      	beq.n	80015aa <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	2208      	movs	r2, #8
 80015a2:	60da      	str	r2, [r3, #12]
=======
 8001aec:	6a3b      	ldr	r3, [r7, #32]
 8001aee:	f003 0304 	and.w	r3, r3, #4
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d00b      	beq.n	8001b0e <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8001af6:	697b      	ldr	r3, [r7, #20]
 8001af8:	f003 0308 	and.w	r3, r3, #8
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d006      	beq.n	8001b0e <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	2208      	movs	r2, #8
 8001b06:	60da      	str	r2, [r3, #12]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
<<<<<<< HEAD
 80015a4:	6878      	ldr	r0, [r7, #4]
 80015a6:	f000 f930 	bl	800180a <HAL_CAN_RxFifo0FullCallback>
=======
 8001b08:	6878      	ldr	r0, [r7, #4]
 8001b0a:	f000 f930 	bl	8001d6e <HAL_CAN_RxFifo0FullCallback>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
<<<<<<< HEAD
 80015aa:	6a3b      	ldr	r3, [r7, #32]
 80015ac:	f003 0302 	and.w	r3, r3, #2
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d009      	beq.n	80015c8 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	68db      	ldr	r3, [r3, #12]
 80015ba:	f003 0303 	and.w	r3, r3, #3
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d002      	beq.n	80015c8 <HAL_CAN_IRQHandler+0x1a4>
=======
 8001b0e:	6a3b      	ldr	r3, [r7, #32]
 8001b10:	f003 0302 	and.w	r3, r3, #2
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d009      	beq.n	8001b2c <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	68db      	ldr	r3, [r3, #12]
 8001b1e:	f003 0303 	and.w	r3, r3, #3
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d002      	beq.n	8001b2c <HAL_CAN_IRQHandler+0x1a4>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
<<<<<<< HEAD
 80015c2:	6878      	ldr	r0, [r7, #4]
 80015c4:	f7fe ffc2 	bl	800054c <HAL_CAN_RxFifo0MsgPendingCallback>
=======
 8001b26:	6878      	ldr	r0, [r7, #4]
 8001b28:	f7fe fe70 	bl	800080c <HAL_CAN_RxFifo0MsgPendingCallback>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
<<<<<<< HEAD
 80015c8:	6a3b      	ldr	r3, [r7, #32]
 80015ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d00c      	beq.n	80015ec <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80015d2:	693b      	ldr	r3, [r7, #16]
 80015d4:	f003 0310 	and.w	r3, r3, #16
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d007      	beq.n	80015ec <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80015dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015de:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80015e2:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	2210      	movs	r2, #16
 80015ea:	611a      	str	r2, [r3, #16]
=======
 8001b2c:	6a3b      	ldr	r3, [r7, #32]
 8001b2e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d00c      	beq.n	8001b50 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8001b36:	693b      	ldr	r3, [r7, #16]
 8001b38:	f003 0310 	and.w	r3, r3, #16
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d007      	beq.n	8001b50 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8001b40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b42:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001b46:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	2210      	movs	r2, #16
 8001b4e:	611a      	str	r2, [r3, #16]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
<<<<<<< HEAD
 80015ec:	6a3b      	ldr	r3, [r7, #32]
 80015ee:	f003 0320 	and.w	r3, r3, #32
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d00b      	beq.n	800160e <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80015f6:	693b      	ldr	r3, [r7, #16]
 80015f8:	f003 0308 	and.w	r3, r3, #8
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d006      	beq.n	800160e <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	2208      	movs	r2, #8
 8001606:	611a      	str	r2, [r3, #16]
=======
 8001b50:	6a3b      	ldr	r3, [r7, #32]
 8001b52:	f003 0320 	and.w	r3, r3, #32
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d00b      	beq.n	8001b72 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8001b5a:	693b      	ldr	r3, [r7, #16]
 8001b5c:	f003 0308 	and.w	r3, r3, #8
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d006      	beq.n	8001b72 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	2208      	movs	r2, #8
 8001b6a:	611a      	str	r2, [r3, #16]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
<<<<<<< HEAD
 8001608:	6878      	ldr	r0, [r7, #4]
 800160a:	f000 f912 	bl	8001832 <HAL_CAN_RxFifo1FullCallback>
=======
 8001b6c:	6878      	ldr	r0, [r7, #4]
 8001b6e:	f000 f912 	bl	8001d96 <HAL_CAN_RxFifo1FullCallback>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
<<<<<<< HEAD
 800160e:	6a3b      	ldr	r3, [r7, #32]
 8001610:	f003 0310 	and.w	r3, r3, #16
 8001614:	2b00      	cmp	r3, #0
 8001616:	d009      	beq.n	800162c <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	691b      	ldr	r3, [r3, #16]
 800161e:	f003 0303 	and.w	r3, r3, #3
 8001622:	2b00      	cmp	r3, #0
 8001624:	d002      	beq.n	800162c <HAL_CAN_IRQHandler+0x208>
=======
 8001b72:	6a3b      	ldr	r3, [r7, #32]
 8001b74:	f003 0310 	and.w	r3, r3, #16
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d009      	beq.n	8001b90 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	691b      	ldr	r3, [r3, #16]
 8001b82:	f003 0303 	and.w	r3, r3, #3
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d002      	beq.n	8001b90 <HAL_CAN_IRQHandler+0x208>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
<<<<<<< HEAD
 8001626:	6878      	ldr	r0, [r7, #4]
 8001628:	f000 f8f9 	bl	800181e <HAL_CAN_RxFifo1MsgPendingCallback>
=======
 8001b8a:	6878      	ldr	r0, [r7, #4]
 8001b8c:	f000 f8f9 	bl	8001d82 <HAL_CAN_RxFifo1MsgPendingCallback>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
<<<<<<< HEAD
 800162c:	6a3b      	ldr	r3, [r7, #32]
 800162e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001632:	2b00      	cmp	r3, #0
 8001634:	d00b      	beq.n	800164e <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8001636:	69fb      	ldr	r3, [r7, #28]
 8001638:	f003 0310 	and.w	r3, r3, #16
 800163c:	2b00      	cmp	r3, #0
 800163e:	d006      	beq.n	800164e <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	2210      	movs	r2, #16
 8001646:	605a      	str	r2, [r3, #4]
=======
 8001b90:	6a3b      	ldr	r3, [r7, #32]
 8001b92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d00b      	beq.n	8001bb2 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8001b9a:	69fb      	ldr	r3, [r7, #28]
 8001b9c:	f003 0310 	and.w	r3, r3, #16
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d006      	beq.n	8001bb2 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	2210      	movs	r2, #16
 8001baa:	605a      	str	r2, [r3, #4]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
<<<<<<< HEAD
 8001648:	6878      	ldr	r0, [r7, #4]
 800164a:	f000 f8fc 	bl	8001846 <HAL_CAN_SleepCallback>
=======
 8001bac:	6878      	ldr	r0, [r7, #4]
 8001bae:	f000 f8fc 	bl	8001daa <HAL_CAN_SleepCallback>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
<<<<<<< HEAD
 800164e:	6a3b      	ldr	r3, [r7, #32]
 8001650:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001654:	2b00      	cmp	r3, #0
 8001656:	d00b      	beq.n	8001670 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8001658:	69fb      	ldr	r3, [r7, #28]
 800165a:	f003 0308 	and.w	r3, r3, #8
 800165e:	2b00      	cmp	r3, #0
 8001660:	d006      	beq.n	8001670 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	2208      	movs	r2, #8
 8001668:	605a      	str	r2, [r3, #4]
=======
 8001bb2:	6a3b      	ldr	r3, [r7, #32]
 8001bb4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d00b      	beq.n	8001bd4 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8001bbc:	69fb      	ldr	r3, [r7, #28]
 8001bbe:	f003 0308 	and.w	r3, r3, #8
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d006      	beq.n	8001bd4 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	2208      	movs	r2, #8
 8001bcc:	605a      	str	r2, [r3, #4]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
<<<<<<< HEAD
 800166a:	6878      	ldr	r0, [r7, #4]
 800166c:	f000 f8f5 	bl	800185a <HAL_CAN_WakeUpFromRxMsgCallback>
=======
 8001bce:	6878      	ldr	r0, [r7, #4]
 8001bd0:	f000 f8f5 	bl	8001dbe <HAL_CAN_WakeUpFromRxMsgCallback>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
<<<<<<< HEAD
 8001670:	6a3b      	ldr	r3, [r7, #32]
 8001672:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001676:	2b00      	cmp	r3, #0
 8001678:	d07b      	beq.n	8001772 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 800167a:	69fb      	ldr	r3, [r7, #28]
 800167c:	f003 0304 	and.w	r3, r3, #4
 8001680:	2b00      	cmp	r3, #0
 8001682:	d072      	beq.n	800176a <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001684:	6a3b      	ldr	r3, [r7, #32]
 8001686:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800168a:	2b00      	cmp	r3, #0
 800168c:	d008      	beq.n	80016a0 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 800168e:	68fb      	ldr	r3, [r7, #12]
 8001690:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001694:	2b00      	cmp	r3, #0
 8001696:	d003      	beq.n	80016a0 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8001698:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800169a:	f043 0301 	orr.w	r3, r3, #1
 800169e:	627b      	str	r3, [r7, #36]	@ 0x24
=======
 8001bd4:	6a3b      	ldr	r3, [r7, #32]
 8001bd6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d07b      	beq.n	8001cd6 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8001bde:	69fb      	ldr	r3, [r7, #28]
 8001be0:	f003 0304 	and.w	r3, r3, #4
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d072      	beq.n	8001cce <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001be8:	6a3b      	ldr	r3, [r7, #32]
 8001bea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d008      	beq.n	8001c04 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d003      	beq.n	8001c04 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8001bfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bfe:	f043 0301 	orr.w	r3, r3, #1
 8001c02:	627b      	str	r3, [r7, #36]	@ 0x24
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
<<<<<<< HEAD
 80016a0:	6a3b      	ldr	r3, [r7, #32]
 80016a2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d008      	beq.n	80016bc <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80016aa:	68fb      	ldr	r3, [r7, #12]
 80016ac:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d003      	beq.n	80016bc <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80016b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016b6:	f043 0302 	orr.w	r3, r3, #2
 80016ba:	627b      	str	r3, [r7, #36]	@ 0x24
=======
 8001c04:	6a3b      	ldr	r3, [r7, #32]
 8001c06:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d008      	beq.n	8001c20 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d003      	beq.n	8001c20 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8001c18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c1a:	f043 0302 	orr.w	r3, r3, #2
 8001c1e:	627b      	str	r3, [r7, #36]	@ 0x24
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
<<<<<<< HEAD
 80016bc:	6a3b      	ldr	r3, [r7, #32]
 80016be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d008      	beq.n	80016d8 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d003      	beq.n	80016d8 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80016d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016d2:	f043 0304 	orr.w	r3, r3, #4
 80016d6:	627b      	str	r3, [r7, #36]	@ 0x24
=======
 8001c20:	6a3b      	ldr	r3, [r7, #32]
 8001c22:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d008      	beq.n	8001c3c <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d003      	beq.n	8001c3c <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8001c34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c36:	f043 0304 	orr.w	r3, r3, #4
 8001c3a:	627b      	str	r3, [r7, #36]	@ 0x24
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
<<<<<<< HEAD
 80016d8:	6a3b      	ldr	r3, [r7, #32]
 80016da:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d043      	beq.n	800176a <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 80016e2:	68fb      	ldr	r3, [r7, #12]
 80016e4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d03e      	beq.n	800176a <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80016f2:	2b60      	cmp	r3, #96	@ 0x60
 80016f4:	d02b      	beq.n	800174e <HAL_CAN_IRQHandler+0x32a>
 80016f6:	2b60      	cmp	r3, #96	@ 0x60
 80016f8:	d82e      	bhi.n	8001758 <HAL_CAN_IRQHandler+0x334>
 80016fa:	2b50      	cmp	r3, #80	@ 0x50
 80016fc:	d022      	beq.n	8001744 <HAL_CAN_IRQHandler+0x320>
 80016fe:	2b50      	cmp	r3, #80	@ 0x50
 8001700:	d82a      	bhi.n	8001758 <HAL_CAN_IRQHandler+0x334>
 8001702:	2b40      	cmp	r3, #64	@ 0x40
 8001704:	d019      	beq.n	800173a <HAL_CAN_IRQHandler+0x316>
 8001706:	2b40      	cmp	r3, #64	@ 0x40
 8001708:	d826      	bhi.n	8001758 <HAL_CAN_IRQHandler+0x334>
 800170a:	2b30      	cmp	r3, #48	@ 0x30
 800170c:	d010      	beq.n	8001730 <HAL_CAN_IRQHandler+0x30c>
 800170e:	2b30      	cmp	r3, #48	@ 0x30
 8001710:	d822      	bhi.n	8001758 <HAL_CAN_IRQHandler+0x334>
 8001712:	2b10      	cmp	r3, #16
 8001714:	d002      	beq.n	800171c <HAL_CAN_IRQHandler+0x2f8>
 8001716:	2b20      	cmp	r3, #32
 8001718:	d005      	beq.n	8001726 <HAL_CAN_IRQHandler+0x302>
=======
 8001c3c:	6a3b      	ldr	r3, [r7, #32]
 8001c3e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d043      	beq.n	8001cce <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d03e      	beq.n	8001cce <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001c56:	2b60      	cmp	r3, #96	@ 0x60
 8001c58:	d02b      	beq.n	8001cb2 <HAL_CAN_IRQHandler+0x32a>
 8001c5a:	2b60      	cmp	r3, #96	@ 0x60
 8001c5c:	d82e      	bhi.n	8001cbc <HAL_CAN_IRQHandler+0x334>
 8001c5e:	2b50      	cmp	r3, #80	@ 0x50
 8001c60:	d022      	beq.n	8001ca8 <HAL_CAN_IRQHandler+0x320>
 8001c62:	2b50      	cmp	r3, #80	@ 0x50
 8001c64:	d82a      	bhi.n	8001cbc <HAL_CAN_IRQHandler+0x334>
 8001c66:	2b40      	cmp	r3, #64	@ 0x40
 8001c68:	d019      	beq.n	8001c9e <HAL_CAN_IRQHandler+0x316>
 8001c6a:	2b40      	cmp	r3, #64	@ 0x40
 8001c6c:	d826      	bhi.n	8001cbc <HAL_CAN_IRQHandler+0x334>
 8001c6e:	2b30      	cmp	r3, #48	@ 0x30
 8001c70:	d010      	beq.n	8001c94 <HAL_CAN_IRQHandler+0x30c>
 8001c72:	2b30      	cmp	r3, #48	@ 0x30
 8001c74:	d822      	bhi.n	8001cbc <HAL_CAN_IRQHandler+0x334>
 8001c76:	2b10      	cmp	r3, #16
 8001c78:	d002      	beq.n	8001c80 <HAL_CAN_IRQHandler+0x2f8>
 8001c7a:	2b20      	cmp	r3, #32
 8001c7c:	d005      	beq.n	8001c8a <HAL_CAN_IRQHandler+0x302>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
<<<<<<< HEAD
 800171a:	e01d      	b.n	8001758 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 800171c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800171e:	f043 0308 	orr.w	r3, r3, #8
 8001722:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001724:	e019      	b.n	800175a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8001726:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001728:	f043 0310 	orr.w	r3, r3, #16
 800172c:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800172e:	e014      	b.n	800175a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8001730:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001732:	f043 0320 	orr.w	r3, r3, #32
 8001736:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001738:	e00f      	b.n	800175a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 800173a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800173c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001740:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001742:	e00a      	b.n	800175a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8001744:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001746:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800174a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800174c:	e005      	b.n	800175a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 800174e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001750:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001754:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001756:	e000      	b.n	800175a <HAL_CAN_IRQHandler+0x336>
            break;
 8001758:	bf00      	nop
=======
 8001c7e:	e01d      	b.n	8001cbc <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8001c80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c82:	f043 0308 	orr.w	r3, r3, #8
 8001c86:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001c88:	e019      	b.n	8001cbe <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8001c8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c8c:	f043 0310 	orr.w	r3, r3, #16
 8001c90:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001c92:	e014      	b.n	8001cbe <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8001c94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c96:	f043 0320 	orr.w	r3, r3, #32
 8001c9a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001c9c:	e00f      	b.n	8001cbe <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8001c9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ca0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001ca4:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001ca6:	e00a      	b.n	8001cbe <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8001ca8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001caa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001cae:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001cb0:	e005      	b.n	8001cbe <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8001cb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cb4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001cb8:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001cba:	e000      	b.n	8001cbe <HAL_CAN_IRQHandler+0x336>
            break;
 8001cbc:	bf00      	nop
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
<<<<<<< HEAD
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	699a      	ldr	r2, [r3, #24]
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8001768:	619a      	str	r2, [r3, #24]
=======
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	699a      	ldr	r2, [r3, #24]
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8001ccc:	619a      	str	r2, [r3, #24]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
<<<<<<< HEAD
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	2204      	movs	r2, #4
 8001770:	605a      	str	r2, [r3, #4]
=======
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	2204      	movs	r2, #4
 8001cd4:	605a      	str	r2, [r3, #4]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
<<<<<<< HEAD
 8001772:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001774:	2b00      	cmp	r3, #0
 8001776:	d008      	beq.n	800178a <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800177c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800177e:	431a      	orrs	r2, r3
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	625a      	str	r2, [r3, #36]	@ 0x24
=======
 8001cd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d008      	beq.n	8001cee <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001ce0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ce2:	431a      	orrs	r2, r3
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	625a      	str	r2, [r3, #36]	@ 0x24
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
<<<<<<< HEAD
 8001784:	6878      	ldr	r0, [r7, #4]
 8001786:	f000 f872 	bl	800186e <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 800178a:	bf00      	nop
 800178c:	3728      	adds	r7, #40	@ 0x28
 800178e:	46bd      	mov	sp, r7
 8001790:	bd80      	pop	{r7, pc}

08001792 <HAL_CAN_TxMailbox0CompleteCallback>:
=======
 8001ce8:	6878      	ldr	r0, [r7, #4]
 8001cea:	f000 f872 	bl	8001dd2 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8001cee:	bf00      	nop
 8001cf0:	3728      	adds	r7, #40	@ 0x28
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	bd80      	pop	{r7, pc}

08001cf6 <HAL_CAN_TxMailbox0CompleteCallback>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
<<<<<<< HEAD
 8001792:	b480      	push	{r7}
 8001794:	b083      	sub	sp, #12
 8001796:	af00      	add	r7, sp, #0
 8001798:	6078      	str	r0, [r7, #4]
=======
 8001cf6:	b480      	push	{r7}
 8001cf8:	b083      	sub	sp, #12
 8001cfa:	af00      	add	r7, sp, #0
 8001cfc:	6078      	str	r0, [r7, #4]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
<<<<<<< HEAD
 800179a:	bf00      	nop
 800179c:	370c      	adds	r7, #12
 800179e:	46bd      	mov	sp, r7
 80017a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a4:	4770      	bx	lr

080017a6 <HAL_CAN_TxMailbox1CompleteCallback>:
=======
 8001cfe:	bf00      	nop
 8001d00:	370c      	adds	r7, #12
 8001d02:	46bd      	mov	sp, r7
 8001d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d08:	4770      	bx	lr

08001d0a <HAL_CAN_TxMailbox1CompleteCallback>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
<<<<<<< HEAD
 80017a6:	b480      	push	{r7}
 80017a8:	b083      	sub	sp, #12
 80017aa:	af00      	add	r7, sp, #0
 80017ac:	6078      	str	r0, [r7, #4]
=======
 8001d0a:	b480      	push	{r7}
 8001d0c:	b083      	sub	sp, #12
 8001d0e:	af00      	add	r7, sp, #0
 8001d10:	6078      	str	r0, [r7, #4]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
<<<<<<< HEAD
 80017ae:	bf00      	nop
 80017b0:	370c      	adds	r7, #12
 80017b2:	46bd      	mov	sp, r7
 80017b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b8:	4770      	bx	lr

080017ba <HAL_CAN_TxMailbox2CompleteCallback>:
=======
 8001d12:	bf00      	nop
 8001d14:	370c      	adds	r7, #12
 8001d16:	46bd      	mov	sp, r7
 8001d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1c:	4770      	bx	lr

08001d1e <HAL_CAN_TxMailbox2CompleteCallback>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
<<<<<<< HEAD
 80017ba:	b480      	push	{r7}
 80017bc:	b083      	sub	sp, #12
 80017be:	af00      	add	r7, sp, #0
 80017c0:	6078      	str	r0, [r7, #4]
=======
 8001d1e:	b480      	push	{r7}
 8001d20:	b083      	sub	sp, #12
 8001d22:	af00      	add	r7, sp, #0
 8001d24:	6078      	str	r0, [r7, #4]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
<<<<<<< HEAD
 80017c2:	bf00      	nop
 80017c4:	370c      	adds	r7, #12
 80017c6:	46bd      	mov	sp, r7
 80017c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017cc:	4770      	bx	lr

080017ce <HAL_CAN_TxMailbox0AbortCallback>:
=======
 8001d26:	bf00      	nop
 8001d28:	370c      	adds	r7, #12
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d30:	4770      	bx	lr

08001d32 <HAL_CAN_TxMailbox0AbortCallback>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
<<<<<<< HEAD
 80017ce:	b480      	push	{r7}
 80017d0:	b083      	sub	sp, #12
 80017d2:	af00      	add	r7, sp, #0
 80017d4:	6078      	str	r0, [r7, #4]
=======
 8001d32:	b480      	push	{r7}
 8001d34:	b083      	sub	sp, #12
 8001d36:	af00      	add	r7, sp, #0
 8001d38:	6078      	str	r0, [r7, #4]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
<<<<<<< HEAD
 80017d6:	bf00      	nop
 80017d8:	370c      	adds	r7, #12
 80017da:	46bd      	mov	sp, r7
 80017dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e0:	4770      	bx	lr

080017e2 <HAL_CAN_TxMailbox1AbortCallback>:
=======
 8001d3a:	bf00      	nop
 8001d3c:	370c      	adds	r7, #12
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d44:	4770      	bx	lr

08001d46 <HAL_CAN_TxMailbox1AbortCallback>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
<<<<<<< HEAD
 80017e2:	b480      	push	{r7}
 80017e4:	b083      	sub	sp, #12
 80017e6:	af00      	add	r7, sp, #0
 80017e8:	6078      	str	r0, [r7, #4]
=======
 8001d46:	b480      	push	{r7}
 8001d48:	b083      	sub	sp, #12
 8001d4a:	af00      	add	r7, sp, #0
 8001d4c:	6078      	str	r0, [r7, #4]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
<<<<<<< HEAD
 80017ea:	bf00      	nop
 80017ec:	370c      	adds	r7, #12
 80017ee:	46bd      	mov	sp, r7
 80017f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f4:	4770      	bx	lr

080017f6 <HAL_CAN_TxMailbox2AbortCallback>:
=======
 8001d4e:	bf00      	nop
 8001d50:	370c      	adds	r7, #12
 8001d52:	46bd      	mov	sp, r7
 8001d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d58:	4770      	bx	lr

08001d5a <HAL_CAN_TxMailbox2AbortCallback>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
<<<<<<< HEAD
 80017f6:	b480      	push	{r7}
 80017f8:	b083      	sub	sp, #12
 80017fa:	af00      	add	r7, sp, #0
 80017fc:	6078      	str	r0, [r7, #4]
=======
 8001d5a:	b480      	push	{r7}
 8001d5c:	b083      	sub	sp, #12
 8001d5e:	af00      	add	r7, sp, #0
 8001d60:	6078      	str	r0, [r7, #4]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
<<<<<<< HEAD
 80017fe:	bf00      	nop
 8001800:	370c      	adds	r7, #12
 8001802:	46bd      	mov	sp, r7
 8001804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001808:	4770      	bx	lr

0800180a <HAL_CAN_RxFifo0FullCallback>:
=======
 8001d62:	bf00      	nop
 8001d64:	370c      	adds	r7, #12
 8001d66:	46bd      	mov	sp, r7
 8001d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6c:	4770      	bx	lr

08001d6e <HAL_CAN_RxFifo0FullCallback>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
<<<<<<< HEAD
 800180a:	b480      	push	{r7}
 800180c:	b083      	sub	sp, #12
 800180e:	af00      	add	r7, sp, #0
 8001810:	6078      	str	r0, [r7, #4]
=======
 8001d6e:	b480      	push	{r7}
 8001d70:	b083      	sub	sp, #12
 8001d72:	af00      	add	r7, sp, #0
 8001d74:	6078      	str	r0, [r7, #4]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
<<<<<<< HEAD
 8001812:	bf00      	nop
 8001814:	370c      	adds	r7, #12
 8001816:	46bd      	mov	sp, r7
 8001818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181c:	4770      	bx	lr

0800181e <HAL_CAN_RxFifo1MsgPendingCallback>:
=======
 8001d76:	bf00      	nop
 8001d78:	370c      	adds	r7, #12
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d80:	4770      	bx	lr

08001d82 <HAL_CAN_RxFifo1MsgPendingCallback>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
<<<<<<< HEAD
 800181e:	b480      	push	{r7}
 8001820:	b083      	sub	sp, #12
 8001822:	af00      	add	r7, sp, #0
 8001824:	6078      	str	r0, [r7, #4]
=======
 8001d82:	b480      	push	{r7}
 8001d84:	b083      	sub	sp, #12
 8001d86:	af00      	add	r7, sp, #0
 8001d88:	6078      	str	r0, [r7, #4]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
<<<<<<< HEAD
 8001826:	bf00      	nop
 8001828:	370c      	adds	r7, #12
 800182a:	46bd      	mov	sp, r7
 800182c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001830:	4770      	bx	lr

08001832 <HAL_CAN_RxFifo1FullCallback>:
=======
 8001d8a:	bf00      	nop
 8001d8c:	370c      	adds	r7, #12
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d94:	4770      	bx	lr

08001d96 <HAL_CAN_RxFifo1FullCallback>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
<<<<<<< HEAD
 8001832:	b480      	push	{r7}
 8001834:	b083      	sub	sp, #12
 8001836:	af00      	add	r7, sp, #0
 8001838:	6078      	str	r0, [r7, #4]
=======
 8001d96:	b480      	push	{r7}
 8001d98:	b083      	sub	sp, #12
 8001d9a:	af00      	add	r7, sp, #0
 8001d9c:	6078      	str	r0, [r7, #4]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
<<<<<<< HEAD
 800183a:	bf00      	nop
 800183c:	370c      	adds	r7, #12
 800183e:	46bd      	mov	sp, r7
 8001840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001844:	4770      	bx	lr

08001846 <HAL_CAN_SleepCallback>:
=======
 8001d9e:	bf00      	nop
 8001da0:	370c      	adds	r7, #12
 8001da2:	46bd      	mov	sp, r7
 8001da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da8:	4770      	bx	lr

08001daa <HAL_CAN_SleepCallback>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
<<<<<<< HEAD
 8001846:	b480      	push	{r7}
 8001848:	b083      	sub	sp, #12
 800184a:	af00      	add	r7, sp, #0
 800184c:	6078      	str	r0, [r7, #4]
=======
 8001daa:	b480      	push	{r7}
 8001dac:	b083      	sub	sp, #12
 8001dae:	af00      	add	r7, sp, #0
 8001db0:	6078      	str	r0, [r7, #4]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
<<<<<<< HEAD
 800184e:	bf00      	nop
 8001850:	370c      	adds	r7, #12
 8001852:	46bd      	mov	sp, r7
 8001854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001858:	4770      	bx	lr

0800185a <HAL_CAN_WakeUpFromRxMsgCallback>:
=======
 8001db2:	bf00      	nop
 8001db4:	370c      	adds	r7, #12
 8001db6:	46bd      	mov	sp, r7
 8001db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dbc:	4770      	bx	lr

08001dbe <HAL_CAN_WakeUpFromRxMsgCallback>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
<<<<<<< HEAD
 800185a:	b480      	push	{r7}
 800185c:	b083      	sub	sp, #12
 800185e:	af00      	add	r7, sp, #0
 8001860:	6078      	str	r0, [r7, #4]
=======
 8001dbe:	b480      	push	{r7}
 8001dc0:	b083      	sub	sp, #12
 8001dc2:	af00      	add	r7, sp, #0
 8001dc4:	6078      	str	r0, [r7, #4]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
<<<<<<< HEAD
 8001862:	bf00      	nop
 8001864:	370c      	adds	r7, #12
 8001866:	46bd      	mov	sp, r7
 8001868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186c:	4770      	bx	lr

0800186e <HAL_CAN_ErrorCallback>:
=======
 8001dc6:	bf00      	nop
 8001dc8:	370c      	adds	r7, #12
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd0:	4770      	bx	lr

08001dd2 <HAL_CAN_ErrorCallback>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
<<<<<<< HEAD
 800186e:	b480      	push	{r7}
 8001870:	b083      	sub	sp, #12
 8001872:	af00      	add	r7, sp, #0
 8001874:	6078      	str	r0, [r7, #4]
=======
 8001dd2:	b480      	push	{r7}
 8001dd4:	b083      	sub	sp, #12
 8001dd6:	af00      	add	r7, sp, #0
 8001dd8:	6078      	str	r0, [r7, #4]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
<<<<<<< HEAD
 8001876:	bf00      	nop
 8001878:	370c      	adds	r7, #12
 800187a:	46bd      	mov	sp, r7
 800187c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001880:	4770      	bx	lr
	...

08001884 <__NVIC_SetPriorityGrouping>:
=======
 8001dda:	bf00      	nop
 8001ddc:	370c      	adds	r7, #12
 8001dde:	46bd      	mov	sp, r7
 8001de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de4:	4770      	bx	lr
	...

08001de8 <__NVIC_SetPriorityGrouping>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
<<<<<<< HEAD
 8001884:	b480      	push	{r7}
 8001886:	b085      	sub	sp, #20
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	f003 0307 	and.w	r3, r3, #7
 8001892:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001894:	4b0c      	ldr	r3, [pc, #48]	@ (80018c8 <__NVIC_SetPriorityGrouping+0x44>)
 8001896:	68db      	ldr	r3, [r3, #12]
 8001898:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800189a:	68ba      	ldr	r2, [r7, #8]
 800189c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80018a0:	4013      	ands	r3, r2
 80018a2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80018a8:	68bb      	ldr	r3, [r7, #8]
 80018aa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80018ac:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80018b0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80018b4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80018b6:	4a04      	ldr	r2, [pc, #16]	@ (80018c8 <__NVIC_SetPriorityGrouping+0x44>)
 80018b8:	68bb      	ldr	r3, [r7, #8]
 80018ba:	60d3      	str	r3, [r2, #12]
}
 80018bc:	bf00      	nop
 80018be:	3714      	adds	r7, #20
 80018c0:	46bd      	mov	sp, r7
 80018c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c6:	4770      	bx	lr
 80018c8:	e000ed00 	.word	0xe000ed00

080018cc <__NVIC_GetPriorityGrouping>:
=======
 8001de8:	b480      	push	{r7}
 8001dea:	b085      	sub	sp, #20
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	f003 0307 	and.w	r3, r3, #7
 8001df6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001df8:	4b0c      	ldr	r3, [pc, #48]	@ (8001e2c <__NVIC_SetPriorityGrouping+0x44>)
 8001dfa:	68db      	ldr	r3, [r3, #12]
 8001dfc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001dfe:	68ba      	ldr	r2, [r7, #8]
 8001e00:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001e04:	4013      	ands	r3, r2
 8001e06:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e0c:	68bb      	ldr	r3, [r7, #8]
 8001e0e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e10:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001e14:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001e18:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e1a:	4a04      	ldr	r2, [pc, #16]	@ (8001e2c <__NVIC_SetPriorityGrouping+0x44>)
 8001e1c:	68bb      	ldr	r3, [r7, #8]
 8001e1e:	60d3      	str	r3, [r2, #12]
}
 8001e20:	bf00      	nop
 8001e22:	3714      	adds	r7, #20
 8001e24:	46bd      	mov	sp, r7
 8001e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2a:	4770      	bx	lr
 8001e2c:	e000ed00 	.word	0xe000ed00

08001e30 <__NVIC_GetPriorityGrouping>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
<<<<<<< HEAD
 80018cc:	b480      	push	{r7}
 80018ce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80018d0:	4b04      	ldr	r3, [pc, #16]	@ (80018e4 <__NVIC_GetPriorityGrouping+0x18>)
 80018d2:	68db      	ldr	r3, [r3, #12]
 80018d4:	0a1b      	lsrs	r3, r3, #8
 80018d6:	f003 0307 	and.w	r3, r3, #7
}
 80018da:	4618      	mov	r0, r3
 80018dc:	46bd      	mov	sp, r7
 80018de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e2:	4770      	bx	lr
 80018e4:	e000ed00 	.word	0xe000ed00

080018e8 <__NVIC_EnableIRQ>:
=======
 8001e30:	b480      	push	{r7}
 8001e32:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e34:	4b04      	ldr	r3, [pc, #16]	@ (8001e48 <__NVIC_GetPriorityGrouping+0x18>)
 8001e36:	68db      	ldr	r3, [r3, #12]
 8001e38:	0a1b      	lsrs	r3, r3, #8
 8001e3a:	f003 0307 	and.w	r3, r3, #7
}
 8001e3e:	4618      	mov	r0, r3
 8001e40:	46bd      	mov	sp, r7
 8001e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e46:	4770      	bx	lr
 8001e48:	e000ed00 	.word	0xe000ed00

08001e4c <__NVIC_EnableIRQ>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
<<<<<<< HEAD
 80018e8:	b480      	push	{r7}
 80018ea:	b083      	sub	sp, #12
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	4603      	mov	r3, r0
 80018f0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	db0b      	blt.n	8001912 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80018fa:	79fb      	ldrb	r3, [r7, #7]
 80018fc:	f003 021f 	and.w	r2, r3, #31
 8001900:	4907      	ldr	r1, [pc, #28]	@ (8001920 <__NVIC_EnableIRQ+0x38>)
 8001902:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001906:	095b      	lsrs	r3, r3, #5
 8001908:	2001      	movs	r0, #1
 800190a:	fa00 f202 	lsl.w	r2, r0, r2
 800190e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001912:	bf00      	nop
 8001914:	370c      	adds	r7, #12
 8001916:	46bd      	mov	sp, r7
 8001918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191c:	4770      	bx	lr
 800191e:	bf00      	nop
 8001920:	e000e100 	.word	0xe000e100

08001924 <__NVIC_SetPriority>:
=======
 8001e4c:	b480      	push	{r7}
 8001e4e:	b083      	sub	sp, #12
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	4603      	mov	r3, r0
 8001e54:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	db0b      	blt.n	8001e76 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e5e:	79fb      	ldrb	r3, [r7, #7]
 8001e60:	f003 021f 	and.w	r2, r3, #31
 8001e64:	4907      	ldr	r1, [pc, #28]	@ (8001e84 <__NVIC_EnableIRQ+0x38>)
 8001e66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e6a:	095b      	lsrs	r3, r3, #5
 8001e6c:	2001      	movs	r0, #1
 8001e6e:	fa00 f202 	lsl.w	r2, r0, r2
 8001e72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001e76:	bf00      	nop
 8001e78:	370c      	adds	r7, #12
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e80:	4770      	bx	lr
 8001e82:	bf00      	nop
 8001e84:	e000e100 	.word	0xe000e100

08001e88 <__NVIC_SetPriority>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
<<<<<<< HEAD
 8001924:	b480      	push	{r7}
 8001926:	b083      	sub	sp, #12
 8001928:	af00      	add	r7, sp, #0
 800192a:	4603      	mov	r3, r0
 800192c:	6039      	str	r1, [r7, #0]
 800192e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001930:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001934:	2b00      	cmp	r3, #0
 8001936:	db0a      	blt.n	800194e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001938:	683b      	ldr	r3, [r7, #0]
 800193a:	b2da      	uxtb	r2, r3
 800193c:	490c      	ldr	r1, [pc, #48]	@ (8001970 <__NVIC_SetPriority+0x4c>)
 800193e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001942:	0112      	lsls	r2, r2, #4
 8001944:	b2d2      	uxtb	r2, r2
 8001946:	440b      	add	r3, r1
 8001948:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
=======
 8001e88:	b480      	push	{r7}
 8001e8a:	b083      	sub	sp, #12
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	4603      	mov	r3, r0
 8001e90:	6039      	str	r1, [r7, #0]
 8001e92:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	db0a      	blt.n	8001eb2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e9c:	683b      	ldr	r3, [r7, #0]
 8001e9e:	b2da      	uxtb	r2, r3
 8001ea0:	490c      	ldr	r1, [pc, #48]	@ (8001ed4 <__NVIC_SetPriority+0x4c>)
 8001ea2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ea6:	0112      	lsls	r2, r2, #4
 8001ea8:	b2d2      	uxtb	r2, r2
 8001eaa:	440b      	add	r3, r1
 8001eac:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
<<<<<<< HEAD
 800194c:	e00a      	b.n	8001964 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800194e:	683b      	ldr	r3, [r7, #0]
 8001950:	b2da      	uxtb	r2, r3
 8001952:	4908      	ldr	r1, [pc, #32]	@ (8001974 <__NVIC_SetPriority+0x50>)
 8001954:	79fb      	ldrb	r3, [r7, #7]
 8001956:	f003 030f 	and.w	r3, r3, #15
 800195a:	3b04      	subs	r3, #4
 800195c:	0112      	lsls	r2, r2, #4
 800195e:	b2d2      	uxtb	r2, r2
 8001960:	440b      	add	r3, r1
 8001962:	761a      	strb	r2, [r3, #24]
}
 8001964:	bf00      	nop
 8001966:	370c      	adds	r7, #12
 8001968:	46bd      	mov	sp, r7
 800196a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196e:	4770      	bx	lr
 8001970:	e000e100 	.word	0xe000e100
 8001974:	e000ed00 	.word	0xe000ed00

08001978 <NVIC_EncodePriority>:
=======
 8001eb0:	e00a      	b.n	8001ec8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001eb2:	683b      	ldr	r3, [r7, #0]
 8001eb4:	b2da      	uxtb	r2, r3
 8001eb6:	4908      	ldr	r1, [pc, #32]	@ (8001ed8 <__NVIC_SetPriority+0x50>)
 8001eb8:	79fb      	ldrb	r3, [r7, #7]
 8001eba:	f003 030f 	and.w	r3, r3, #15
 8001ebe:	3b04      	subs	r3, #4
 8001ec0:	0112      	lsls	r2, r2, #4
 8001ec2:	b2d2      	uxtb	r2, r2
 8001ec4:	440b      	add	r3, r1
 8001ec6:	761a      	strb	r2, [r3, #24]
}
 8001ec8:	bf00      	nop
 8001eca:	370c      	adds	r7, #12
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed2:	4770      	bx	lr
 8001ed4:	e000e100 	.word	0xe000e100
 8001ed8:	e000ed00 	.word	0xe000ed00

08001edc <NVIC_EncodePriority>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
<<<<<<< HEAD
 8001978:	b480      	push	{r7}
 800197a:	b089      	sub	sp, #36	@ 0x24
 800197c:	af00      	add	r7, sp, #0
 800197e:	60f8      	str	r0, [r7, #12]
 8001980:	60b9      	str	r1, [r7, #8]
 8001982:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	f003 0307 	and.w	r3, r3, #7
 800198a:	61fb      	str	r3, [r7, #28]
=======
 8001edc:	b480      	push	{r7}
 8001ede:	b089      	sub	sp, #36	@ 0x24
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	60f8      	str	r0, [r7, #12]
 8001ee4:	60b9      	str	r1, [r7, #8]
 8001ee6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	f003 0307 	and.w	r3, r3, #7
 8001eee:	61fb      	str	r3, [r7, #28]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
<<<<<<< HEAD
 800198c:	69fb      	ldr	r3, [r7, #28]
 800198e:	f1c3 0307 	rsb	r3, r3, #7
 8001992:	2b04      	cmp	r3, #4
 8001994:	bf28      	it	cs
 8001996:	2304      	movcs	r3, #4
 8001998:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800199a:	69fb      	ldr	r3, [r7, #28]
 800199c:	3304      	adds	r3, #4
 800199e:	2b06      	cmp	r3, #6
 80019a0:	d902      	bls.n	80019a8 <NVIC_EncodePriority+0x30>
 80019a2:	69fb      	ldr	r3, [r7, #28]
 80019a4:	3b03      	subs	r3, #3
 80019a6:	e000      	b.n	80019aa <NVIC_EncodePriority+0x32>
 80019a8:	2300      	movs	r3, #0
 80019aa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019ac:	f04f 32ff 	mov.w	r2, #4294967295
 80019b0:	69bb      	ldr	r3, [r7, #24]
 80019b2:	fa02 f303 	lsl.w	r3, r2, r3
 80019b6:	43da      	mvns	r2, r3
 80019b8:	68bb      	ldr	r3, [r7, #8]
 80019ba:	401a      	ands	r2, r3
 80019bc:	697b      	ldr	r3, [r7, #20]
 80019be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80019c0:	f04f 31ff 	mov.w	r1, #4294967295
 80019c4:	697b      	ldr	r3, [r7, #20]
 80019c6:	fa01 f303 	lsl.w	r3, r1, r3
 80019ca:	43d9      	mvns	r1, r3
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019d0:	4313      	orrs	r3, r2
         );
}
 80019d2:	4618      	mov	r0, r3
 80019d4:	3724      	adds	r7, #36	@ 0x24
 80019d6:	46bd      	mov	sp, r7
 80019d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019dc:	4770      	bx	lr

080019de <HAL_NVIC_SetPriorityGrouping>:
=======
 8001ef0:	69fb      	ldr	r3, [r7, #28]
 8001ef2:	f1c3 0307 	rsb	r3, r3, #7
 8001ef6:	2b04      	cmp	r3, #4
 8001ef8:	bf28      	it	cs
 8001efa:	2304      	movcs	r3, #4
 8001efc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001efe:	69fb      	ldr	r3, [r7, #28]
 8001f00:	3304      	adds	r3, #4
 8001f02:	2b06      	cmp	r3, #6
 8001f04:	d902      	bls.n	8001f0c <NVIC_EncodePriority+0x30>
 8001f06:	69fb      	ldr	r3, [r7, #28]
 8001f08:	3b03      	subs	r3, #3
 8001f0a:	e000      	b.n	8001f0e <NVIC_EncodePriority+0x32>
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f10:	f04f 32ff 	mov.w	r2, #4294967295
 8001f14:	69bb      	ldr	r3, [r7, #24]
 8001f16:	fa02 f303 	lsl.w	r3, r2, r3
 8001f1a:	43da      	mvns	r2, r3
 8001f1c:	68bb      	ldr	r3, [r7, #8]
 8001f1e:	401a      	ands	r2, r3
 8001f20:	697b      	ldr	r3, [r7, #20]
 8001f22:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f24:	f04f 31ff 	mov.w	r1, #4294967295
 8001f28:	697b      	ldr	r3, [r7, #20]
 8001f2a:	fa01 f303 	lsl.w	r3, r1, r3
 8001f2e:	43d9      	mvns	r1, r3
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f34:	4313      	orrs	r3, r2
         );
}
 8001f36:	4618      	mov	r0, r3
 8001f38:	3724      	adds	r7, #36	@ 0x24
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f40:	4770      	bx	lr

08001f42 <HAL_NVIC_SetPriorityGrouping>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
<<<<<<< HEAD
 80019de:	b580      	push	{r7, lr}
 80019e0:	b082      	sub	sp, #8
 80019e2:	af00      	add	r7, sp, #0
 80019e4:	6078      	str	r0, [r7, #4]
=======
 8001f42:	b580      	push	{r7, lr}
 8001f44:	b082      	sub	sp, #8
 8001f46:	af00      	add	r7, sp, #0
 8001f48:	6078      	str	r0, [r7, #4]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
<<<<<<< HEAD
 80019e6:	6878      	ldr	r0, [r7, #4]
 80019e8:	f7ff ff4c 	bl	8001884 <__NVIC_SetPriorityGrouping>
}
 80019ec:	bf00      	nop
 80019ee:	3708      	adds	r7, #8
 80019f0:	46bd      	mov	sp, r7
 80019f2:	bd80      	pop	{r7, pc}

080019f4 <HAL_NVIC_SetPriority>:
=======
 8001f4a:	6878      	ldr	r0, [r7, #4]
 8001f4c:	f7ff ff4c 	bl	8001de8 <__NVIC_SetPriorityGrouping>
}
 8001f50:	bf00      	nop
 8001f52:	3708      	adds	r7, #8
 8001f54:	46bd      	mov	sp, r7
 8001f56:	bd80      	pop	{r7, pc}

08001f58 <HAL_NVIC_SetPriority>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
<<<<<<< HEAD
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b086      	sub	sp, #24
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	4603      	mov	r3, r0
 80019fc:	60b9      	str	r1, [r7, #8]
 80019fe:	607a      	str	r2, [r7, #4]
 8001a00:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001a02:	2300      	movs	r3, #0
 8001a04:	617b      	str	r3, [r7, #20]
=======
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b086      	sub	sp, #24
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	4603      	mov	r3, r0
 8001f60:	60b9      	str	r1, [r7, #8]
 8001f62:	607a      	str	r2, [r7, #4]
 8001f64:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001f66:	2300      	movs	r3, #0
 8001f68:	617b      	str	r3, [r7, #20]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
<<<<<<< HEAD
 8001a06:	f7ff ff61 	bl	80018cc <__NVIC_GetPriorityGrouping>
 8001a0a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a0c:	687a      	ldr	r2, [r7, #4]
 8001a0e:	68b9      	ldr	r1, [r7, #8]
 8001a10:	6978      	ldr	r0, [r7, #20]
 8001a12:	f7ff ffb1 	bl	8001978 <NVIC_EncodePriority>
 8001a16:	4602      	mov	r2, r0
 8001a18:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a1c:	4611      	mov	r1, r2
 8001a1e:	4618      	mov	r0, r3
 8001a20:	f7ff ff80 	bl	8001924 <__NVIC_SetPriority>
}
 8001a24:	bf00      	nop
 8001a26:	3718      	adds	r7, #24
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	bd80      	pop	{r7, pc}

08001a2c <HAL_NVIC_EnableIRQ>:
=======
 8001f6a:	f7ff ff61 	bl	8001e30 <__NVIC_GetPriorityGrouping>
 8001f6e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f70:	687a      	ldr	r2, [r7, #4]
 8001f72:	68b9      	ldr	r1, [r7, #8]
 8001f74:	6978      	ldr	r0, [r7, #20]
 8001f76:	f7ff ffb1 	bl	8001edc <NVIC_EncodePriority>
 8001f7a:	4602      	mov	r2, r0
 8001f7c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f80:	4611      	mov	r1, r2
 8001f82:	4618      	mov	r0, r3
 8001f84:	f7ff ff80 	bl	8001e88 <__NVIC_SetPriority>
}
 8001f88:	bf00      	nop
 8001f8a:	3718      	adds	r7, #24
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	bd80      	pop	{r7, pc}

08001f90 <HAL_NVIC_EnableIRQ>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
<<<<<<< HEAD
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b082      	sub	sp, #8
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	4603      	mov	r3, r0
 8001a34:	71fb      	strb	r3, [r7, #7]
=======
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b082      	sub	sp, #8
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	4603      	mov	r3, r0
 8001f98:	71fb      	strb	r3, [r7, #7]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
<<<<<<< HEAD
 8001a36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	f7ff ff54 	bl	80018e8 <__NVIC_EnableIRQ>
}
 8001a40:	bf00      	nop
 8001a42:	3708      	adds	r7, #8
 8001a44:	46bd      	mov	sp, r7
 8001a46:	bd80      	pop	{r7, pc}

08001a48 <HAL_DMA_Abort_IT>:
=======
 8001f9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	f7ff ff54 	bl	8001e4c <__NVIC_EnableIRQ>
}
 8001fa4:	bf00      	nop
 8001fa6:	3708      	adds	r7, #8
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	bd80      	pop	{r7, pc}

08001fac <HAL_DMA_Abort_IT>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
<<<<<<< HEAD
 8001a48:	b480      	push	{r7}
 8001a4a:	b083      	sub	sp, #12
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001a56:	b2db      	uxtb	r3, r3
 8001a58:	2b02      	cmp	r3, #2
 8001a5a:	d004      	beq.n	8001a66 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	2280      	movs	r2, #128	@ 0x80
 8001a60:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001a62:	2301      	movs	r3, #1
 8001a64:	e00c      	b.n	8001a80 <HAL_DMA_Abort_IT+0x38>
=======
 8001fac:	b480      	push	{r7}
 8001fae:	b083      	sub	sp, #12
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001fba:	b2db      	uxtb	r3, r3
 8001fbc:	2b02      	cmp	r3, #2
 8001fbe:	d004      	beq.n	8001fca <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	2280      	movs	r2, #128	@ 0x80
 8001fc4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001fc6:	2301      	movs	r3, #1
 8001fc8:	e00c      	b.n	8001fe4 <HAL_DMA_Abort_IT+0x38>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
<<<<<<< HEAD
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	2205      	movs	r2, #5
 8001a6a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	681a      	ldr	r2, [r3, #0]
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	f022 0201 	bic.w	r2, r2, #1
 8001a7c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001a7e:	2300      	movs	r3, #0
}
 8001a80:	4618      	mov	r0, r3
 8001a82:	370c      	adds	r7, #12
 8001a84:	46bd      	mov	sp, r7
 8001a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8a:	4770      	bx	lr

08001a8c <HAL_GPIO_Init>:
=======
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	2205      	movs	r2, #5
 8001fce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	681a      	ldr	r2, [r3, #0]
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	f022 0201 	bic.w	r2, r2, #1
 8001fe0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001fe2:	2300      	movs	r3, #0
}
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	370c      	adds	r7, #12
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fee:	4770      	bx	lr

08001ff0 <HAL_GPIO_Init>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
<<<<<<< HEAD
 8001a8c:	b480      	push	{r7}
 8001a8e:	b089      	sub	sp, #36	@ 0x24
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	6078      	str	r0, [r7, #4]
 8001a94:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001a96:	2300      	movs	r3, #0
 8001a98:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	61bb      	str	r3, [r7, #24]
=======
 8001ff0:	b480      	push	{r7}
 8001ff2:	b089      	sub	sp, #36	@ 0x24
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
 8001ff8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001ffe:	2300      	movs	r3, #0
 8002000:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002002:	2300      	movs	r3, #0
 8002004:	61bb      	str	r3, [r7, #24]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
<<<<<<< HEAD
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	61fb      	str	r3, [r7, #28]
 8001aa6:	e16b      	b.n	8001d80 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001aa8:	2201      	movs	r2, #1
 8001aaa:	69fb      	ldr	r3, [r7, #28]
 8001aac:	fa02 f303 	lsl.w	r3, r2, r3
 8001ab0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001ab2:	683b      	ldr	r3, [r7, #0]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	697a      	ldr	r2, [r7, #20]
 8001ab8:	4013      	ands	r3, r2
 8001aba:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001abc:	693a      	ldr	r2, [r7, #16]
 8001abe:	697b      	ldr	r3, [r7, #20]
 8001ac0:	429a      	cmp	r2, r3
 8001ac2:	f040 815a 	bne.w	8001d7a <HAL_GPIO_Init+0x2ee>
=======
 8002006:	2300      	movs	r3, #0
 8002008:	61fb      	str	r3, [r7, #28]
 800200a:	e16b      	b.n	80022e4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800200c:	2201      	movs	r2, #1
 800200e:	69fb      	ldr	r3, [r7, #28]
 8002010:	fa02 f303 	lsl.w	r3, r2, r3
 8002014:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002016:	683b      	ldr	r3, [r7, #0]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	697a      	ldr	r2, [r7, #20]
 800201c:	4013      	ands	r3, r2
 800201e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002020:	693a      	ldr	r2, [r7, #16]
 8002022:	697b      	ldr	r3, [r7, #20]
 8002024:	429a      	cmp	r2, r3
 8002026:	f040 815a 	bne.w	80022de <HAL_GPIO_Init+0x2ee>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
<<<<<<< HEAD
 8001ac6:	683b      	ldr	r3, [r7, #0]
 8001ac8:	685b      	ldr	r3, [r3, #4]
 8001aca:	2b01      	cmp	r3, #1
 8001acc:	d00b      	beq.n	8001ae6 <HAL_GPIO_Init+0x5a>
 8001ace:	683b      	ldr	r3, [r7, #0]
 8001ad0:	685b      	ldr	r3, [r3, #4]
 8001ad2:	2b02      	cmp	r3, #2
 8001ad4:	d007      	beq.n	8001ae6 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001ad6:	683b      	ldr	r3, [r7, #0]
 8001ad8:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001ada:	2b11      	cmp	r3, #17
 8001adc:	d003      	beq.n	8001ae6 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001ade:	683b      	ldr	r3, [r7, #0]
 8001ae0:	685b      	ldr	r3, [r3, #4]
 8001ae2:	2b12      	cmp	r3, #18
 8001ae4:	d130      	bne.n	8001b48 <HAL_GPIO_Init+0xbc>
=======
 800202a:	683b      	ldr	r3, [r7, #0]
 800202c:	685b      	ldr	r3, [r3, #4]
 800202e:	2b01      	cmp	r3, #1
 8002030:	d00b      	beq.n	800204a <HAL_GPIO_Init+0x5a>
 8002032:	683b      	ldr	r3, [r7, #0]
 8002034:	685b      	ldr	r3, [r3, #4]
 8002036:	2b02      	cmp	r3, #2
 8002038:	d007      	beq.n	800204a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800203a:	683b      	ldr	r3, [r7, #0]
 800203c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800203e:	2b11      	cmp	r3, #17
 8002040:	d003      	beq.n	800204a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002042:	683b      	ldr	r3, [r7, #0]
 8002044:	685b      	ldr	r3, [r3, #4]
 8002046:	2b12      	cmp	r3, #18
 8002048:	d130      	bne.n	80020ac <HAL_GPIO_Init+0xbc>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
<<<<<<< HEAD
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	689b      	ldr	r3, [r3, #8]
 8001aea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001aec:	69fb      	ldr	r3, [r7, #28]
 8001aee:	005b      	lsls	r3, r3, #1
 8001af0:	2203      	movs	r2, #3
 8001af2:	fa02 f303 	lsl.w	r3, r2, r3
 8001af6:	43db      	mvns	r3, r3
 8001af8:	69ba      	ldr	r2, [r7, #24]
 8001afa:	4013      	ands	r3, r2
 8001afc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001afe:	683b      	ldr	r3, [r7, #0]
 8001b00:	68da      	ldr	r2, [r3, #12]
 8001b02:	69fb      	ldr	r3, [r7, #28]
 8001b04:	005b      	lsls	r3, r3, #1
 8001b06:	fa02 f303 	lsl.w	r3, r2, r3
 8001b0a:	69ba      	ldr	r2, [r7, #24]
 8001b0c:	4313      	orrs	r3, r2
 8001b0e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	69ba      	ldr	r2, [r7, #24]
 8001b14:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	685b      	ldr	r3, [r3, #4]
 8001b1a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001b1c:	2201      	movs	r2, #1
 8001b1e:	69fb      	ldr	r3, [r7, #28]
 8001b20:	fa02 f303 	lsl.w	r3, r2, r3
 8001b24:	43db      	mvns	r3, r3
 8001b26:	69ba      	ldr	r2, [r7, #24]
 8001b28:	4013      	ands	r3, r2
 8001b2a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001b2c:	683b      	ldr	r3, [r7, #0]
 8001b2e:	685b      	ldr	r3, [r3, #4]
 8001b30:	091b      	lsrs	r3, r3, #4
 8001b32:	f003 0201 	and.w	r2, r3, #1
 8001b36:	69fb      	ldr	r3, [r7, #28]
 8001b38:	fa02 f303 	lsl.w	r3, r2, r3
 8001b3c:	69ba      	ldr	r2, [r7, #24]
 8001b3e:	4313      	orrs	r3, r2
 8001b40:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	69ba      	ldr	r2, [r7, #24]
 8001b46:	605a      	str	r2, [r3, #4]
=======
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	689b      	ldr	r3, [r3, #8]
 800204e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002050:	69fb      	ldr	r3, [r7, #28]
 8002052:	005b      	lsls	r3, r3, #1
 8002054:	2203      	movs	r2, #3
 8002056:	fa02 f303 	lsl.w	r3, r2, r3
 800205a:	43db      	mvns	r3, r3
 800205c:	69ba      	ldr	r2, [r7, #24]
 800205e:	4013      	ands	r3, r2
 8002060:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002062:	683b      	ldr	r3, [r7, #0]
 8002064:	68da      	ldr	r2, [r3, #12]
 8002066:	69fb      	ldr	r3, [r7, #28]
 8002068:	005b      	lsls	r3, r3, #1
 800206a:	fa02 f303 	lsl.w	r3, r2, r3
 800206e:	69ba      	ldr	r2, [r7, #24]
 8002070:	4313      	orrs	r3, r2
 8002072:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	69ba      	ldr	r2, [r7, #24]
 8002078:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	685b      	ldr	r3, [r3, #4]
 800207e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002080:	2201      	movs	r2, #1
 8002082:	69fb      	ldr	r3, [r7, #28]
 8002084:	fa02 f303 	lsl.w	r3, r2, r3
 8002088:	43db      	mvns	r3, r3
 800208a:	69ba      	ldr	r2, [r7, #24]
 800208c:	4013      	ands	r3, r2
 800208e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002090:	683b      	ldr	r3, [r7, #0]
 8002092:	685b      	ldr	r3, [r3, #4]
 8002094:	091b      	lsrs	r3, r3, #4
 8002096:	f003 0201 	and.w	r2, r3, #1
 800209a:	69fb      	ldr	r3, [r7, #28]
 800209c:	fa02 f303 	lsl.w	r3, r2, r3
 80020a0:	69ba      	ldr	r2, [r7, #24]
 80020a2:	4313      	orrs	r3, r2
 80020a4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	69ba      	ldr	r2, [r7, #24]
 80020aa:	605a      	str	r2, [r3, #4]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
<<<<<<< HEAD
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	68db      	ldr	r3, [r3, #12]
 8001b4c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001b4e:	69fb      	ldr	r3, [r7, #28]
 8001b50:	005b      	lsls	r3, r3, #1
 8001b52:	2203      	movs	r2, #3
 8001b54:	fa02 f303 	lsl.w	r3, r2, r3
 8001b58:	43db      	mvns	r3, r3
 8001b5a:	69ba      	ldr	r2, [r7, #24]
 8001b5c:	4013      	ands	r3, r2
 8001b5e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001b60:	683b      	ldr	r3, [r7, #0]
 8001b62:	689a      	ldr	r2, [r3, #8]
 8001b64:	69fb      	ldr	r3, [r7, #28]
 8001b66:	005b      	lsls	r3, r3, #1
 8001b68:	fa02 f303 	lsl.w	r3, r2, r3
 8001b6c:	69ba      	ldr	r2, [r7, #24]
 8001b6e:	4313      	orrs	r3, r2
 8001b70:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	69ba      	ldr	r2, [r7, #24]
 8001b76:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001b78:	683b      	ldr	r3, [r7, #0]
 8001b7a:	685b      	ldr	r3, [r3, #4]
 8001b7c:	2b02      	cmp	r3, #2
 8001b7e:	d003      	beq.n	8001b88 <HAL_GPIO_Init+0xfc>
 8001b80:	683b      	ldr	r3, [r7, #0]
 8001b82:	685b      	ldr	r3, [r3, #4]
 8001b84:	2b12      	cmp	r3, #18
 8001b86:	d123      	bne.n	8001bd0 <HAL_GPIO_Init+0x144>
=======
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	68db      	ldr	r3, [r3, #12]
 80020b0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80020b2:	69fb      	ldr	r3, [r7, #28]
 80020b4:	005b      	lsls	r3, r3, #1
 80020b6:	2203      	movs	r2, #3
 80020b8:	fa02 f303 	lsl.w	r3, r2, r3
 80020bc:	43db      	mvns	r3, r3
 80020be:	69ba      	ldr	r2, [r7, #24]
 80020c0:	4013      	ands	r3, r2
 80020c2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80020c4:	683b      	ldr	r3, [r7, #0]
 80020c6:	689a      	ldr	r2, [r3, #8]
 80020c8:	69fb      	ldr	r3, [r7, #28]
 80020ca:	005b      	lsls	r3, r3, #1
 80020cc:	fa02 f303 	lsl.w	r3, r2, r3
 80020d0:	69ba      	ldr	r2, [r7, #24]
 80020d2:	4313      	orrs	r3, r2
 80020d4:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	69ba      	ldr	r2, [r7, #24]
 80020da:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80020dc:	683b      	ldr	r3, [r7, #0]
 80020de:	685b      	ldr	r3, [r3, #4]
 80020e0:	2b02      	cmp	r3, #2
 80020e2:	d003      	beq.n	80020ec <HAL_GPIO_Init+0xfc>
 80020e4:	683b      	ldr	r3, [r7, #0]
 80020e6:	685b      	ldr	r3, [r3, #4]
 80020e8:	2b12      	cmp	r3, #18
 80020ea:	d123      	bne.n	8002134 <HAL_GPIO_Init+0x144>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
<<<<<<< HEAD
 8001b88:	69fb      	ldr	r3, [r7, #28]
 8001b8a:	08da      	lsrs	r2, r3, #3
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	3208      	adds	r2, #8
 8001b90:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001b94:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001b96:	69fb      	ldr	r3, [r7, #28]
 8001b98:	f003 0307 	and.w	r3, r3, #7
 8001b9c:	009b      	lsls	r3, r3, #2
 8001b9e:	220f      	movs	r2, #15
 8001ba0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba4:	43db      	mvns	r3, r3
 8001ba6:	69ba      	ldr	r2, [r7, #24]
 8001ba8:	4013      	ands	r3, r2
 8001baa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001bac:	683b      	ldr	r3, [r7, #0]
 8001bae:	691a      	ldr	r2, [r3, #16]
 8001bb0:	69fb      	ldr	r3, [r7, #28]
 8001bb2:	f003 0307 	and.w	r3, r3, #7
 8001bb6:	009b      	lsls	r3, r3, #2
 8001bb8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bbc:	69ba      	ldr	r2, [r7, #24]
 8001bbe:	4313      	orrs	r3, r2
 8001bc0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001bc2:	69fb      	ldr	r3, [r7, #28]
 8001bc4:	08da      	lsrs	r2, r3, #3
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	3208      	adds	r2, #8
 8001bca:	69b9      	ldr	r1, [r7, #24]
 8001bcc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
=======
 80020ec:	69fb      	ldr	r3, [r7, #28]
 80020ee:	08da      	lsrs	r2, r3, #3
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	3208      	adds	r2, #8
 80020f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80020f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80020fa:	69fb      	ldr	r3, [r7, #28]
 80020fc:	f003 0307 	and.w	r3, r3, #7
 8002100:	009b      	lsls	r3, r3, #2
 8002102:	220f      	movs	r2, #15
 8002104:	fa02 f303 	lsl.w	r3, r2, r3
 8002108:	43db      	mvns	r3, r3
 800210a:	69ba      	ldr	r2, [r7, #24]
 800210c:	4013      	ands	r3, r2
 800210e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002110:	683b      	ldr	r3, [r7, #0]
 8002112:	691a      	ldr	r2, [r3, #16]
 8002114:	69fb      	ldr	r3, [r7, #28]
 8002116:	f003 0307 	and.w	r3, r3, #7
 800211a:	009b      	lsls	r3, r3, #2
 800211c:	fa02 f303 	lsl.w	r3, r2, r3
 8002120:	69ba      	ldr	r2, [r7, #24]
 8002122:	4313      	orrs	r3, r2
 8002124:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002126:	69fb      	ldr	r3, [r7, #28]
 8002128:	08da      	lsrs	r2, r3, #3
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	3208      	adds	r2, #8
 800212e:	69b9      	ldr	r1, [r7, #24]
 8002130:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
<<<<<<< HEAD
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001bd6:	69fb      	ldr	r3, [r7, #28]
 8001bd8:	005b      	lsls	r3, r3, #1
 8001bda:	2203      	movs	r2, #3
 8001bdc:	fa02 f303 	lsl.w	r3, r2, r3
 8001be0:	43db      	mvns	r3, r3
 8001be2:	69ba      	ldr	r2, [r7, #24]
 8001be4:	4013      	ands	r3, r2
 8001be6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001be8:	683b      	ldr	r3, [r7, #0]
 8001bea:	685b      	ldr	r3, [r3, #4]
 8001bec:	f003 0203 	and.w	r2, r3, #3
 8001bf0:	69fb      	ldr	r3, [r7, #28]
 8001bf2:	005b      	lsls	r3, r3, #1
 8001bf4:	fa02 f303 	lsl.w	r3, r2, r3
 8001bf8:	69ba      	ldr	r2, [r7, #24]
 8001bfa:	4313      	orrs	r3, r2
 8001bfc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	69ba      	ldr	r2, [r7, #24]
 8001c02:	601a      	str	r2, [r3, #0]
=======
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800213a:	69fb      	ldr	r3, [r7, #28]
 800213c:	005b      	lsls	r3, r3, #1
 800213e:	2203      	movs	r2, #3
 8002140:	fa02 f303 	lsl.w	r3, r2, r3
 8002144:	43db      	mvns	r3, r3
 8002146:	69ba      	ldr	r2, [r7, #24]
 8002148:	4013      	ands	r3, r2
 800214a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800214c:	683b      	ldr	r3, [r7, #0]
 800214e:	685b      	ldr	r3, [r3, #4]
 8002150:	f003 0203 	and.w	r2, r3, #3
 8002154:	69fb      	ldr	r3, [r7, #28]
 8002156:	005b      	lsls	r3, r3, #1
 8002158:	fa02 f303 	lsl.w	r3, r2, r3
 800215c:	69ba      	ldr	r2, [r7, #24]
 800215e:	4313      	orrs	r3, r2
 8002160:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	69ba      	ldr	r2, [r7, #24]
 8002166:	601a      	str	r2, [r3, #0]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
<<<<<<< HEAD
 8001c04:	683b      	ldr	r3, [r7, #0]
 8001c06:	685b      	ldr	r3, [r3, #4]
 8001c08:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	f000 80b4 	beq.w	8001d7a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c12:	2300      	movs	r3, #0
 8001c14:	60fb      	str	r3, [r7, #12]
 8001c16:	4b60      	ldr	r3, [pc, #384]	@ (8001d98 <HAL_GPIO_Init+0x30c>)
 8001c18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c1a:	4a5f      	ldr	r2, [pc, #380]	@ (8001d98 <HAL_GPIO_Init+0x30c>)
 8001c1c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001c20:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c22:	4b5d      	ldr	r3, [pc, #372]	@ (8001d98 <HAL_GPIO_Init+0x30c>)
 8001c24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c26:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001c2a:	60fb      	str	r3, [r7, #12]
 8001c2c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001c2e:	4a5b      	ldr	r2, [pc, #364]	@ (8001d9c <HAL_GPIO_Init+0x310>)
 8001c30:	69fb      	ldr	r3, [r7, #28]
 8001c32:	089b      	lsrs	r3, r3, #2
 8001c34:	3302      	adds	r3, #2
 8001c36:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c3a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001c3c:	69fb      	ldr	r3, [r7, #28]
 8001c3e:	f003 0303 	and.w	r3, r3, #3
 8001c42:	009b      	lsls	r3, r3, #2
 8001c44:	220f      	movs	r2, #15
 8001c46:	fa02 f303 	lsl.w	r3, r2, r3
 8001c4a:	43db      	mvns	r3, r3
 8001c4c:	69ba      	ldr	r2, [r7, #24]
 8001c4e:	4013      	ands	r3, r2
 8001c50:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	4a52      	ldr	r2, [pc, #328]	@ (8001da0 <HAL_GPIO_Init+0x314>)
 8001c56:	4293      	cmp	r3, r2
 8001c58:	d02b      	beq.n	8001cb2 <HAL_GPIO_Init+0x226>
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	4a51      	ldr	r2, [pc, #324]	@ (8001da4 <HAL_GPIO_Init+0x318>)
 8001c5e:	4293      	cmp	r3, r2
 8001c60:	d025      	beq.n	8001cae <HAL_GPIO_Init+0x222>
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	4a50      	ldr	r2, [pc, #320]	@ (8001da8 <HAL_GPIO_Init+0x31c>)
 8001c66:	4293      	cmp	r3, r2
 8001c68:	d01f      	beq.n	8001caa <HAL_GPIO_Init+0x21e>
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	4a4f      	ldr	r2, [pc, #316]	@ (8001dac <HAL_GPIO_Init+0x320>)
 8001c6e:	4293      	cmp	r3, r2
 8001c70:	d019      	beq.n	8001ca6 <HAL_GPIO_Init+0x21a>
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	4a4e      	ldr	r2, [pc, #312]	@ (8001db0 <HAL_GPIO_Init+0x324>)
 8001c76:	4293      	cmp	r3, r2
 8001c78:	d013      	beq.n	8001ca2 <HAL_GPIO_Init+0x216>
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	4a4d      	ldr	r2, [pc, #308]	@ (8001db4 <HAL_GPIO_Init+0x328>)
 8001c7e:	4293      	cmp	r3, r2
 8001c80:	d00d      	beq.n	8001c9e <HAL_GPIO_Init+0x212>
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	4a4c      	ldr	r2, [pc, #304]	@ (8001db8 <HAL_GPIO_Init+0x32c>)
 8001c86:	4293      	cmp	r3, r2
 8001c88:	d007      	beq.n	8001c9a <HAL_GPIO_Init+0x20e>
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	4a4b      	ldr	r2, [pc, #300]	@ (8001dbc <HAL_GPIO_Init+0x330>)
 8001c8e:	4293      	cmp	r3, r2
 8001c90:	d101      	bne.n	8001c96 <HAL_GPIO_Init+0x20a>
 8001c92:	2307      	movs	r3, #7
 8001c94:	e00e      	b.n	8001cb4 <HAL_GPIO_Init+0x228>
 8001c96:	2308      	movs	r3, #8
 8001c98:	e00c      	b.n	8001cb4 <HAL_GPIO_Init+0x228>
 8001c9a:	2306      	movs	r3, #6
 8001c9c:	e00a      	b.n	8001cb4 <HAL_GPIO_Init+0x228>
 8001c9e:	2305      	movs	r3, #5
 8001ca0:	e008      	b.n	8001cb4 <HAL_GPIO_Init+0x228>
 8001ca2:	2304      	movs	r3, #4
 8001ca4:	e006      	b.n	8001cb4 <HAL_GPIO_Init+0x228>
 8001ca6:	2303      	movs	r3, #3
 8001ca8:	e004      	b.n	8001cb4 <HAL_GPIO_Init+0x228>
 8001caa:	2302      	movs	r3, #2
 8001cac:	e002      	b.n	8001cb4 <HAL_GPIO_Init+0x228>
 8001cae:	2301      	movs	r3, #1
 8001cb0:	e000      	b.n	8001cb4 <HAL_GPIO_Init+0x228>
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	69fa      	ldr	r2, [r7, #28]
 8001cb6:	f002 0203 	and.w	r2, r2, #3
 8001cba:	0092      	lsls	r2, r2, #2
 8001cbc:	4093      	lsls	r3, r2
 8001cbe:	69ba      	ldr	r2, [r7, #24]
 8001cc0:	4313      	orrs	r3, r2
 8001cc2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001cc4:	4935      	ldr	r1, [pc, #212]	@ (8001d9c <HAL_GPIO_Init+0x310>)
 8001cc6:	69fb      	ldr	r3, [r7, #28]
 8001cc8:	089b      	lsrs	r3, r3, #2
 8001cca:	3302      	adds	r3, #2
 8001ccc:	69ba      	ldr	r2, [r7, #24]
 8001cce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001cd2:	4b3b      	ldr	r3, [pc, #236]	@ (8001dc0 <HAL_GPIO_Init+0x334>)
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001cd8:	693b      	ldr	r3, [r7, #16]
 8001cda:	43db      	mvns	r3, r3
 8001cdc:	69ba      	ldr	r2, [r7, #24]
 8001cde:	4013      	ands	r3, r2
 8001ce0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001ce2:	683b      	ldr	r3, [r7, #0]
 8001ce4:	685b      	ldr	r3, [r3, #4]
 8001ce6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d003      	beq.n	8001cf6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001cee:	69ba      	ldr	r2, [r7, #24]
 8001cf0:	693b      	ldr	r3, [r7, #16]
 8001cf2:	4313      	orrs	r3, r2
 8001cf4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001cf6:	4a32      	ldr	r2, [pc, #200]	@ (8001dc0 <HAL_GPIO_Init+0x334>)
 8001cf8:	69bb      	ldr	r3, [r7, #24]
 8001cfa:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001cfc:	4b30      	ldr	r3, [pc, #192]	@ (8001dc0 <HAL_GPIO_Init+0x334>)
 8001cfe:	685b      	ldr	r3, [r3, #4]
 8001d00:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d02:	693b      	ldr	r3, [r7, #16]
 8001d04:	43db      	mvns	r3, r3
 8001d06:	69ba      	ldr	r2, [r7, #24]
 8001d08:	4013      	ands	r3, r2
 8001d0a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001d0c:	683b      	ldr	r3, [r7, #0]
 8001d0e:	685b      	ldr	r3, [r3, #4]
 8001d10:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d003      	beq.n	8001d20 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001d18:	69ba      	ldr	r2, [r7, #24]
 8001d1a:	693b      	ldr	r3, [r7, #16]
 8001d1c:	4313      	orrs	r3, r2
 8001d1e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001d20:	4a27      	ldr	r2, [pc, #156]	@ (8001dc0 <HAL_GPIO_Init+0x334>)
 8001d22:	69bb      	ldr	r3, [r7, #24]
 8001d24:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001d26:	4b26      	ldr	r3, [pc, #152]	@ (8001dc0 <HAL_GPIO_Init+0x334>)
 8001d28:	689b      	ldr	r3, [r3, #8]
 8001d2a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d2c:	693b      	ldr	r3, [r7, #16]
 8001d2e:	43db      	mvns	r3, r3
 8001d30:	69ba      	ldr	r2, [r7, #24]
 8001d32:	4013      	ands	r3, r2
 8001d34:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001d36:	683b      	ldr	r3, [r7, #0]
 8001d38:	685b      	ldr	r3, [r3, #4]
 8001d3a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d003      	beq.n	8001d4a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001d42:	69ba      	ldr	r2, [r7, #24]
 8001d44:	693b      	ldr	r3, [r7, #16]
 8001d46:	4313      	orrs	r3, r2
 8001d48:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001d4a:	4a1d      	ldr	r2, [pc, #116]	@ (8001dc0 <HAL_GPIO_Init+0x334>)
 8001d4c:	69bb      	ldr	r3, [r7, #24]
 8001d4e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001d50:	4b1b      	ldr	r3, [pc, #108]	@ (8001dc0 <HAL_GPIO_Init+0x334>)
 8001d52:	68db      	ldr	r3, [r3, #12]
 8001d54:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d56:	693b      	ldr	r3, [r7, #16]
 8001d58:	43db      	mvns	r3, r3
 8001d5a:	69ba      	ldr	r2, [r7, #24]
 8001d5c:	4013      	ands	r3, r2
 8001d5e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001d60:	683b      	ldr	r3, [r7, #0]
 8001d62:	685b      	ldr	r3, [r3, #4]
 8001d64:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d003      	beq.n	8001d74 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001d6c:	69ba      	ldr	r2, [r7, #24]
 8001d6e:	693b      	ldr	r3, [r7, #16]
 8001d70:	4313      	orrs	r3, r2
 8001d72:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001d74:	4a12      	ldr	r2, [pc, #72]	@ (8001dc0 <HAL_GPIO_Init+0x334>)
 8001d76:	69bb      	ldr	r3, [r7, #24]
 8001d78:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001d7a:	69fb      	ldr	r3, [r7, #28]
 8001d7c:	3301      	adds	r3, #1
 8001d7e:	61fb      	str	r3, [r7, #28]
 8001d80:	69fb      	ldr	r3, [r7, #28]
 8001d82:	2b0f      	cmp	r3, #15
 8001d84:	f67f ae90 	bls.w	8001aa8 <HAL_GPIO_Init+0x1c>
=======
 8002168:	683b      	ldr	r3, [r7, #0]
 800216a:	685b      	ldr	r3, [r3, #4]
 800216c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002170:	2b00      	cmp	r3, #0
 8002172:	f000 80b4 	beq.w	80022de <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002176:	2300      	movs	r3, #0
 8002178:	60fb      	str	r3, [r7, #12]
 800217a:	4b60      	ldr	r3, [pc, #384]	@ (80022fc <HAL_GPIO_Init+0x30c>)
 800217c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800217e:	4a5f      	ldr	r2, [pc, #380]	@ (80022fc <HAL_GPIO_Init+0x30c>)
 8002180:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002184:	6453      	str	r3, [r2, #68]	@ 0x44
 8002186:	4b5d      	ldr	r3, [pc, #372]	@ (80022fc <HAL_GPIO_Init+0x30c>)
 8002188:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800218a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800218e:	60fb      	str	r3, [r7, #12]
 8002190:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002192:	4a5b      	ldr	r2, [pc, #364]	@ (8002300 <HAL_GPIO_Init+0x310>)
 8002194:	69fb      	ldr	r3, [r7, #28]
 8002196:	089b      	lsrs	r3, r3, #2
 8002198:	3302      	adds	r3, #2
 800219a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800219e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80021a0:	69fb      	ldr	r3, [r7, #28]
 80021a2:	f003 0303 	and.w	r3, r3, #3
 80021a6:	009b      	lsls	r3, r3, #2
 80021a8:	220f      	movs	r2, #15
 80021aa:	fa02 f303 	lsl.w	r3, r2, r3
 80021ae:	43db      	mvns	r3, r3
 80021b0:	69ba      	ldr	r2, [r7, #24]
 80021b2:	4013      	ands	r3, r2
 80021b4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	4a52      	ldr	r2, [pc, #328]	@ (8002304 <HAL_GPIO_Init+0x314>)
 80021ba:	4293      	cmp	r3, r2
 80021bc:	d02b      	beq.n	8002216 <HAL_GPIO_Init+0x226>
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	4a51      	ldr	r2, [pc, #324]	@ (8002308 <HAL_GPIO_Init+0x318>)
 80021c2:	4293      	cmp	r3, r2
 80021c4:	d025      	beq.n	8002212 <HAL_GPIO_Init+0x222>
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	4a50      	ldr	r2, [pc, #320]	@ (800230c <HAL_GPIO_Init+0x31c>)
 80021ca:	4293      	cmp	r3, r2
 80021cc:	d01f      	beq.n	800220e <HAL_GPIO_Init+0x21e>
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	4a4f      	ldr	r2, [pc, #316]	@ (8002310 <HAL_GPIO_Init+0x320>)
 80021d2:	4293      	cmp	r3, r2
 80021d4:	d019      	beq.n	800220a <HAL_GPIO_Init+0x21a>
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	4a4e      	ldr	r2, [pc, #312]	@ (8002314 <HAL_GPIO_Init+0x324>)
 80021da:	4293      	cmp	r3, r2
 80021dc:	d013      	beq.n	8002206 <HAL_GPIO_Init+0x216>
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	4a4d      	ldr	r2, [pc, #308]	@ (8002318 <HAL_GPIO_Init+0x328>)
 80021e2:	4293      	cmp	r3, r2
 80021e4:	d00d      	beq.n	8002202 <HAL_GPIO_Init+0x212>
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	4a4c      	ldr	r2, [pc, #304]	@ (800231c <HAL_GPIO_Init+0x32c>)
 80021ea:	4293      	cmp	r3, r2
 80021ec:	d007      	beq.n	80021fe <HAL_GPIO_Init+0x20e>
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	4a4b      	ldr	r2, [pc, #300]	@ (8002320 <HAL_GPIO_Init+0x330>)
 80021f2:	4293      	cmp	r3, r2
 80021f4:	d101      	bne.n	80021fa <HAL_GPIO_Init+0x20a>
 80021f6:	2307      	movs	r3, #7
 80021f8:	e00e      	b.n	8002218 <HAL_GPIO_Init+0x228>
 80021fa:	2308      	movs	r3, #8
 80021fc:	e00c      	b.n	8002218 <HAL_GPIO_Init+0x228>
 80021fe:	2306      	movs	r3, #6
 8002200:	e00a      	b.n	8002218 <HAL_GPIO_Init+0x228>
 8002202:	2305      	movs	r3, #5
 8002204:	e008      	b.n	8002218 <HAL_GPIO_Init+0x228>
 8002206:	2304      	movs	r3, #4
 8002208:	e006      	b.n	8002218 <HAL_GPIO_Init+0x228>
 800220a:	2303      	movs	r3, #3
 800220c:	e004      	b.n	8002218 <HAL_GPIO_Init+0x228>
 800220e:	2302      	movs	r3, #2
 8002210:	e002      	b.n	8002218 <HAL_GPIO_Init+0x228>
 8002212:	2301      	movs	r3, #1
 8002214:	e000      	b.n	8002218 <HAL_GPIO_Init+0x228>
 8002216:	2300      	movs	r3, #0
 8002218:	69fa      	ldr	r2, [r7, #28]
 800221a:	f002 0203 	and.w	r2, r2, #3
 800221e:	0092      	lsls	r2, r2, #2
 8002220:	4093      	lsls	r3, r2
 8002222:	69ba      	ldr	r2, [r7, #24]
 8002224:	4313      	orrs	r3, r2
 8002226:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002228:	4935      	ldr	r1, [pc, #212]	@ (8002300 <HAL_GPIO_Init+0x310>)
 800222a:	69fb      	ldr	r3, [r7, #28]
 800222c:	089b      	lsrs	r3, r3, #2
 800222e:	3302      	adds	r3, #2
 8002230:	69ba      	ldr	r2, [r7, #24]
 8002232:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002236:	4b3b      	ldr	r3, [pc, #236]	@ (8002324 <HAL_GPIO_Init+0x334>)
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800223c:	693b      	ldr	r3, [r7, #16]
 800223e:	43db      	mvns	r3, r3
 8002240:	69ba      	ldr	r2, [r7, #24]
 8002242:	4013      	ands	r3, r2
 8002244:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002246:	683b      	ldr	r3, [r7, #0]
 8002248:	685b      	ldr	r3, [r3, #4]
 800224a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800224e:	2b00      	cmp	r3, #0
 8002250:	d003      	beq.n	800225a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002252:	69ba      	ldr	r2, [r7, #24]
 8002254:	693b      	ldr	r3, [r7, #16]
 8002256:	4313      	orrs	r3, r2
 8002258:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800225a:	4a32      	ldr	r2, [pc, #200]	@ (8002324 <HAL_GPIO_Init+0x334>)
 800225c:	69bb      	ldr	r3, [r7, #24]
 800225e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002260:	4b30      	ldr	r3, [pc, #192]	@ (8002324 <HAL_GPIO_Init+0x334>)
 8002262:	685b      	ldr	r3, [r3, #4]
 8002264:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002266:	693b      	ldr	r3, [r7, #16]
 8002268:	43db      	mvns	r3, r3
 800226a:	69ba      	ldr	r2, [r7, #24]
 800226c:	4013      	ands	r3, r2
 800226e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002270:	683b      	ldr	r3, [r7, #0]
 8002272:	685b      	ldr	r3, [r3, #4]
 8002274:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002278:	2b00      	cmp	r3, #0
 800227a:	d003      	beq.n	8002284 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800227c:	69ba      	ldr	r2, [r7, #24]
 800227e:	693b      	ldr	r3, [r7, #16]
 8002280:	4313      	orrs	r3, r2
 8002282:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002284:	4a27      	ldr	r2, [pc, #156]	@ (8002324 <HAL_GPIO_Init+0x334>)
 8002286:	69bb      	ldr	r3, [r7, #24]
 8002288:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800228a:	4b26      	ldr	r3, [pc, #152]	@ (8002324 <HAL_GPIO_Init+0x334>)
 800228c:	689b      	ldr	r3, [r3, #8]
 800228e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002290:	693b      	ldr	r3, [r7, #16]
 8002292:	43db      	mvns	r3, r3
 8002294:	69ba      	ldr	r2, [r7, #24]
 8002296:	4013      	ands	r3, r2
 8002298:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800229a:	683b      	ldr	r3, [r7, #0]
 800229c:	685b      	ldr	r3, [r3, #4]
 800229e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d003      	beq.n	80022ae <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80022a6:	69ba      	ldr	r2, [r7, #24]
 80022a8:	693b      	ldr	r3, [r7, #16]
 80022aa:	4313      	orrs	r3, r2
 80022ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80022ae:	4a1d      	ldr	r2, [pc, #116]	@ (8002324 <HAL_GPIO_Init+0x334>)
 80022b0:	69bb      	ldr	r3, [r7, #24]
 80022b2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80022b4:	4b1b      	ldr	r3, [pc, #108]	@ (8002324 <HAL_GPIO_Init+0x334>)
 80022b6:	68db      	ldr	r3, [r3, #12]
 80022b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022ba:	693b      	ldr	r3, [r7, #16]
 80022bc:	43db      	mvns	r3, r3
 80022be:	69ba      	ldr	r2, [r7, #24]
 80022c0:	4013      	ands	r3, r2
 80022c2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80022c4:	683b      	ldr	r3, [r7, #0]
 80022c6:	685b      	ldr	r3, [r3, #4]
 80022c8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d003      	beq.n	80022d8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80022d0:	69ba      	ldr	r2, [r7, #24]
 80022d2:	693b      	ldr	r3, [r7, #16]
 80022d4:	4313      	orrs	r3, r2
 80022d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80022d8:	4a12      	ldr	r2, [pc, #72]	@ (8002324 <HAL_GPIO_Init+0x334>)
 80022da:	69bb      	ldr	r3, [r7, #24]
 80022dc:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80022de:	69fb      	ldr	r3, [r7, #28]
 80022e0:	3301      	adds	r3, #1
 80022e2:	61fb      	str	r3, [r7, #28]
 80022e4:	69fb      	ldr	r3, [r7, #28]
 80022e6:	2b0f      	cmp	r3, #15
 80022e8:	f67f ae90 	bls.w	800200c <HAL_GPIO_Init+0x1c>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
      }
    }
  }
}
<<<<<<< HEAD
 8001d88:	bf00      	nop
 8001d8a:	bf00      	nop
 8001d8c:	3724      	adds	r7, #36	@ 0x24
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d94:	4770      	bx	lr
 8001d96:	bf00      	nop
 8001d98:	40023800 	.word	0x40023800
 8001d9c:	40013800 	.word	0x40013800
 8001da0:	40020000 	.word	0x40020000
 8001da4:	40020400 	.word	0x40020400
 8001da8:	40020800 	.word	0x40020800
 8001dac:	40020c00 	.word	0x40020c00
 8001db0:	40021000 	.word	0x40021000
 8001db4:	40021400 	.word	0x40021400
 8001db8:	40021800 	.word	0x40021800
 8001dbc:	40021c00 	.word	0x40021c00
 8001dc0:	40013c00 	.word	0x40013c00

08001dc4 <HAL_GPIO_WritePin>:
=======
 80022ec:	bf00      	nop
 80022ee:	bf00      	nop
 80022f0:	3724      	adds	r7, #36	@ 0x24
 80022f2:	46bd      	mov	sp, r7
 80022f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f8:	4770      	bx	lr
 80022fa:	bf00      	nop
 80022fc:	40023800 	.word	0x40023800
 8002300:	40013800 	.word	0x40013800
 8002304:	40020000 	.word	0x40020000
 8002308:	40020400 	.word	0x40020400
 800230c:	40020800 	.word	0x40020800
 8002310:	40020c00 	.word	0x40020c00
 8002314:	40021000 	.word	0x40021000
 8002318:	40021400 	.word	0x40021400
 800231c:	40021800 	.word	0x40021800
 8002320:	40021c00 	.word	0x40021c00
 8002324:	40013c00 	.word	0x40013c00

08002328 <HAL_GPIO_WritePin>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
<<<<<<< HEAD
 8001dc4:	b480      	push	{r7}
 8001dc6:	b083      	sub	sp, #12
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]
 8001dcc:	460b      	mov	r3, r1
 8001dce:	807b      	strh	r3, [r7, #2]
 8001dd0:	4613      	mov	r3, r2
 8001dd2:	707b      	strb	r3, [r7, #1]
=======
 8002328:	b480      	push	{r7}
 800232a:	b083      	sub	sp, #12
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
 8002330:	460b      	mov	r3, r1
 8002332:	807b      	strh	r3, [r7, #2]
 8002334:	4613      	mov	r3, r2
 8002336:	707b      	strb	r3, [r7, #1]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
<<<<<<< HEAD
 8001dd4:	787b      	ldrb	r3, [r7, #1]
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d003      	beq.n	8001de2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001dda:	887a      	ldrh	r2, [r7, #2]
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	619a      	str	r2, [r3, #24]
=======
 8002338:	787b      	ldrb	r3, [r7, #1]
 800233a:	2b00      	cmp	r3, #0
 800233c:	d003      	beq.n	8002346 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800233e:	887a      	ldrh	r2, [r7, #2]
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	619a      	str	r2, [r3, #24]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
<<<<<<< HEAD
 8001de0:	e003      	b.n	8001dea <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001de2:	887b      	ldrh	r3, [r7, #2]
 8001de4:	041a      	lsls	r2, r3, #16
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	619a      	str	r2, [r3, #24]
}
 8001dea:	bf00      	nop
 8001dec:	370c      	adds	r7, #12
 8001dee:	46bd      	mov	sp, r7
 8001df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df4:	4770      	bx	lr

08001df6 <HAL_GPIO_TogglePin>:
=======
 8002344:	e003      	b.n	800234e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002346:	887b      	ldrh	r3, [r7, #2]
 8002348:	041a      	lsls	r2, r3, #16
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	619a      	str	r2, [r3, #24]
}
 800234e:	bf00      	nop
 8002350:	370c      	adds	r7, #12
 8002352:	46bd      	mov	sp, r7
 8002354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002358:	4770      	bx	lr

0800235a <HAL_GPIO_TogglePin>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
<<<<<<< HEAD
 8001df6:	b480      	push	{r7}
 8001df8:	b083      	sub	sp, #12
 8001dfa:	af00      	add	r7, sp, #0
 8001dfc:	6078      	str	r0, [r7, #4]
 8001dfe:	460b      	mov	r3, r1
 8001e00:	807b      	strh	r3, [r7, #2]
=======
 800235a:	b480      	push	{r7}
 800235c:	b083      	sub	sp, #12
 800235e:	af00      	add	r7, sp, #0
 8002360:	6078      	str	r0, [r7, #4]
 8002362:	460b      	mov	r3, r1
 8002364:	807b      	strh	r3, [r7, #2]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
<<<<<<< HEAD
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	695a      	ldr	r2, [r3, #20]
 8001e06:	887b      	ldrh	r3, [r7, #2]
 8001e08:	401a      	ands	r2, r3
 8001e0a:	887b      	ldrh	r3, [r7, #2]
 8001e0c:	429a      	cmp	r2, r3
 8001e0e:	d104      	bne.n	8001e1a <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8001e10:	887b      	ldrh	r3, [r7, #2]
 8001e12:	041a      	lsls	r2, r3, #16
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	619a      	str	r2, [r3, #24]
=======
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	695a      	ldr	r2, [r3, #20]
 800236a:	887b      	ldrh	r3, [r7, #2]
 800236c:	401a      	ands	r2, r3
 800236e:	887b      	ldrh	r3, [r7, #2]
 8002370:	429a      	cmp	r2, r3
 8002372:	d104      	bne.n	800237e <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8002374:	887b      	ldrh	r3, [r7, #2]
 8002376:	041a      	lsls	r2, r3, #16
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	619a      	str	r2, [r3, #24]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
<<<<<<< HEAD
 8001e18:	e002      	b.n	8001e20 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 8001e1a:	887a      	ldrh	r2, [r7, #2]
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	619a      	str	r2, [r3, #24]
}
 8001e20:	bf00      	nop
 8001e22:	370c      	adds	r7, #12
 8001e24:	46bd      	mov	sp, r7
 8001e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2a:	4770      	bx	lr

08001e2c <HAL_RCC_OscConfig>:
=======
 800237c:	e002      	b.n	8002384 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 800237e:	887a      	ldrh	r2, [r7, #2]
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	619a      	str	r2, [r3, #24]
}
 8002384:	bf00      	nop
 8002386:	370c      	adds	r7, #12
 8002388:	46bd      	mov	sp, r7
 800238a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238e:	4770      	bx	lr

08002390 <HAL_RCC_OscConfig>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
<<<<<<< HEAD
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b086      	sub	sp, #24
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]
=======
 8002390:	b580      	push	{r7, lr}
 8002392:	b086      	sub	sp, #24
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
<<<<<<< HEAD
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d101      	bne.n	8001e3e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001e3a:	2301      	movs	r3, #1
 8001e3c:	e25e      	b.n	80022fc <HAL_RCC_OscConfig+0x4d0>
=======
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	2b00      	cmp	r3, #0
 800239c:	d101      	bne.n	80023a2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800239e:	2301      	movs	r3, #1
 80023a0:	e25e      	b.n	8002860 <HAL_RCC_OscConfig+0x4d0>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
<<<<<<< HEAD
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	f003 0301 	and.w	r3, r3, #1
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d075      	beq.n	8001f36 <HAL_RCC_OscConfig+0x10a>
=======
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	f003 0301 	and.w	r3, r3, #1
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d075      	beq.n	800249a <HAL_RCC_OscConfig+0x10a>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
<<<<<<< HEAD
 8001e4a:	4b88      	ldr	r3, [pc, #544]	@ (800206c <HAL_RCC_OscConfig+0x240>)
 8001e4c:	689b      	ldr	r3, [r3, #8]
 8001e4e:	f003 030c 	and.w	r3, r3, #12
 8001e52:	2b04      	cmp	r3, #4
 8001e54:	d00c      	beq.n	8001e70 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001e56:	4b85      	ldr	r3, [pc, #532]	@ (800206c <HAL_RCC_OscConfig+0x240>)
 8001e58:	689b      	ldr	r3, [r3, #8]
 8001e5a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001e5e:	2b08      	cmp	r3, #8
 8001e60:	d112      	bne.n	8001e88 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001e62:	4b82      	ldr	r3, [pc, #520]	@ (800206c <HAL_RCC_OscConfig+0x240>)
 8001e64:	685b      	ldr	r3, [r3, #4]
 8001e66:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001e6a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001e6e:	d10b      	bne.n	8001e88 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e70:	4b7e      	ldr	r3, [pc, #504]	@ (800206c <HAL_RCC_OscConfig+0x240>)
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d05b      	beq.n	8001f34 <HAL_RCC_OscConfig+0x108>
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	685b      	ldr	r3, [r3, #4]
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d157      	bne.n	8001f34 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001e84:	2301      	movs	r3, #1
 8001e86:	e239      	b.n	80022fc <HAL_RCC_OscConfig+0x4d0>
=======
 80023ae:	4b88      	ldr	r3, [pc, #544]	@ (80025d0 <HAL_RCC_OscConfig+0x240>)
 80023b0:	689b      	ldr	r3, [r3, #8]
 80023b2:	f003 030c 	and.w	r3, r3, #12
 80023b6:	2b04      	cmp	r3, #4
 80023b8:	d00c      	beq.n	80023d4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80023ba:	4b85      	ldr	r3, [pc, #532]	@ (80025d0 <HAL_RCC_OscConfig+0x240>)
 80023bc:	689b      	ldr	r3, [r3, #8]
 80023be:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80023c2:	2b08      	cmp	r3, #8
 80023c4:	d112      	bne.n	80023ec <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80023c6:	4b82      	ldr	r3, [pc, #520]	@ (80025d0 <HAL_RCC_OscConfig+0x240>)
 80023c8:	685b      	ldr	r3, [r3, #4]
 80023ca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80023ce:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80023d2:	d10b      	bne.n	80023ec <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023d4:	4b7e      	ldr	r3, [pc, #504]	@ (80025d0 <HAL_RCC_OscConfig+0x240>)
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d05b      	beq.n	8002498 <HAL_RCC_OscConfig+0x108>
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	685b      	ldr	r3, [r3, #4]
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d157      	bne.n	8002498 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80023e8:	2301      	movs	r3, #1
 80023ea:	e239      	b.n	8002860 <HAL_RCC_OscConfig+0x4d0>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
<<<<<<< HEAD
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	685b      	ldr	r3, [r3, #4]
 8001e8c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001e90:	d106      	bne.n	8001ea0 <HAL_RCC_OscConfig+0x74>
 8001e92:	4b76      	ldr	r3, [pc, #472]	@ (800206c <HAL_RCC_OscConfig+0x240>)
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	4a75      	ldr	r2, [pc, #468]	@ (800206c <HAL_RCC_OscConfig+0x240>)
 8001e98:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e9c:	6013      	str	r3, [r2, #0]
 8001e9e:	e01d      	b.n	8001edc <HAL_RCC_OscConfig+0xb0>
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	685b      	ldr	r3, [r3, #4]
 8001ea4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001ea8:	d10c      	bne.n	8001ec4 <HAL_RCC_OscConfig+0x98>
 8001eaa:	4b70      	ldr	r3, [pc, #448]	@ (800206c <HAL_RCC_OscConfig+0x240>)
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	4a6f      	ldr	r2, [pc, #444]	@ (800206c <HAL_RCC_OscConfig+0x240>)
 8001eb0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001eb4:	6013      	str	r3, [r2, #0]
 8001eb6:	4b6d      	ldr	r3, [pc, #436]	@ (800206c <HAL_RCC_OscConfig+0x240>)
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	4a6c      	ldr	r2, [pc, #432]	@ (800206c <HAL_RCC_OscConfig+0x240>)
 8001ebc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ec0:	6013      	str	r3, [r2, #0]
 8001ec2:	e00b      	b.n	8001edc <HAL_RCC_OscConfig+0xb0>
 8001ec4:	4b69      	ldr	r3, [pc, #420]	@ (800206c <HAL_RCC_OscConfig+0x240>)
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	4a68      	ldr	r2, [pc, #416]	@ (800206c <HAL_RCC_OscConfig+0x240>)
 8001eca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001ece:	6013      	str	r3, [r2, #0]
 8001ed0:	4b66      	ldr	r3, [pc, #408]	@ (800206c <HAL_RCC_OscConfig+0x240>)
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	4a65      	ldr	r2, [pc, #404]	@ (800206c <HAL_RCC_OscConfig+0x240>)
 8001ed6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001eda:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	685b      	ldr	r3, [r3, #4]
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d013      	beq.n	8001f0c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ee4:	f7fe ff16 	bl	8000d14 <HAL_GetTick>
 8001ee8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001eea:	e008      	b.n	8001efe <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001eec:	f7fe ff12 	bl	8000d14 <HAL_GetTick>
 8001ef0:	4602      	mov	r2, r0
 8001ef2:	693b      	ldr	r3, [r7, #16]
 8001ef4:	1ad3      	subs	r3, r2, r3
 8001ef6:	2b64      	cmp	r3, #100	@ 0x64
 8001ef8:	d901      	bls.n	8001efe <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001efa:	2303      	movs	r3, #3
 8001efc:	e1fe      	b.n	80022fc <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001efe:	4b5b      	ldr	r3, [pc, #364]	@ (800206c <HAL_RCC_OscConfig+0x240>)
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d0f0      	beq.n	8001eec <HAL_RCC_OscConfig+0xc0>
 8001f0a:	e014      	b.n	8001f36 <HAL_RCC_OscConfig+0x10a>
=======
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	685b      	ldr	r3, [r3, #4]
 80023f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80023f4:	d106      	bne.n	8002404 <HAL_RCC_OscConfig+0x74>
 80023f6:	4b76      	ldr	r3, [pc, #472]	@ (80025d0 <HAL_RCC_OscConfig+0x240>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	4a75      	ldr	r2, [pc, #468]	@ (80025d0 <HAL_RCC_OscConfig+0x240>)
 80023fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002400:	6013      	str	r3, [r2, #0]
 8002402:	e01d      	b.n	8002440 <HAL_RCC_OscConfig+0xb0>
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	685b      	ldr	r3, [r3, #4]
 8002408:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800240c:	d10c      	bne.n	8002428 <HAL_RCC_OscConfig+0x98>
 800240e:	4b70      	ldr	r3, [pc, #448]	@ (80025d0 <HAL_RCC_OscConfig+0x240>)
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	4a6f      	ldr	r2, [pc, #444]	@ (80025d0 <HAL_RCC_OscConfig+0x240>)
 8002414:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002418:	6013      	str	r3, [r2, #0]
 800241a:	4b6d      	ldr	r3, [pc, #436]	@ (80025d0 <HAL_RCC_OscConfig+0x240>)
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	4a6c      	ldr	r2, [pc, #432]	@ (80025d0 <HAL_RCC_OscConfig+0x240>)
 8002420:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002424:	6013      	str	r3, [r2, #0]
 8002426:	e00b      	b.n	8002440 <HAL_RCC_OscConfig+0xb0>
 8002428:	4b69      	ldr	r3, [pc, #420]	@ (80025d0 <HAL_RCC_OscConfig+0x240>)
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	4a68      	ldr	r2, [pc, #416]	@ (80025d0 <HAL_RCC_OscConfig+0x240>)
 800242e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002432:	6013      	str	r3, [r2, #0]
 8002434:	4b66      	ldr	r3, [pc, #408]	@ (80025d0 <HAL_RCC_OscConfig+0x240>)
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	4a65      	ldr	r2, [pc, #404]	@ (80025d0 <HAL_RCC_OscConfig+0x240>)
 800243a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800243e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	685b      	ldr	r3, [r3, #4]
 8002444:	2b00      	cmp	r3, #0
 8002446:	d013      	beq.n	8002470 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002448:	f7fe ff16 	bl	8001278 <HAL_GetTick>
 800244c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800244e:	e008      	b.n	8002462 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002450:	f7fe ff12 	bl	8001278 <HAL_GetTick>
 8002454:	4602      	mov	r2, r0
 8002456:	693b      	ldr	r3, [r7, #16]
 8002458:	1ad3      	subs	r3, r2, r3
 800245a:	2b64      	cmp	r3, #100	@ 0x64
 800245c:	d901      	bls.n	8002462 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800245e:	2303      	movs	r3, #3
 8002460:	e1fe      	b.n	8002860 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002462:	4b5b      	ldr	r3, [pc, #364]	@ (80025d0 <HAL_RCC_OscConfig+0x240>)
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800246a:	2b00      	cmp	r3, #0
 800246c:	d0f0      	beq.n	8002450 <HAL_RCC_OscConfig+0xc0>
 800246e:	e014      	b.n	800249a <HAL_RCC_OscConfig+0x10a>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
<<<<<<< HEAD
 8001f0c:	f7fe ff02 	bl	8000d14 <HAL_GetTick>
 8001f10:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f12:	e008      	b.n	8001f26 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001f14:	f7fe fefe 	bl	8000d14 <HAL_GetTick>
 8001f18:	4602      	mov	r2, r0
 8001f1a:	693b      	ldr	r3, [r7, #16]
 8001f1c:	1ad3      	subs	r3, r2, r3
 8001f1e:	2b64      	cmp	r3, #100	@ 0x64
 8001f20:	d901      	bls.n	8001f26 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001f22:	2303      	movs	r3, #3
 8001f24:	e1ea      	b.n	80022fc <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f26:	4b51      	ldr	r3, [pc, #324]	@ (800206c <HAL_RCC_OscConfig+0x240>)
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d1f0      	bne.n	8001f14 <HAL_RCC_OscConfig+0xe8>
 8001f32:	e000      	b.n	8001f36 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f34:	bf00      	nop
=======
 8002470:	f7fe ff02 	bl	8001278 <HAL_GetTick>
 8002474:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002476:	e008      	b.n	800248a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002478:	f7fe fefe 	bl	8001278 <HAL_GetTick>
 800247c:	4602      	mov	r2, r0
 800247e:	693b      	ldr	r3, [r7, #16]
 8002480:	1ad3      	subs	r3, r2, r3
 8002482:	2b64      	cmp	r3, #100	@ 0x64
 8002484:	d901      	bls.n	800248a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002486:	2303      	movs	r3, #3
 8002488:	e1ea      	b.n	8002860 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800248a:	4b51      	ldr	r3, [pc, #324]	@ (80025d0 <HAL_RCC_OscConfig+0x240>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002492:	2b00      	cmp	r3, #0
 8002494:	d1f0      	bne.n	8002478 <HAL_RCC_OscConfig+0xe8>
 8002496:	e000      	b.n	800249a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002498:	bf00      	nop
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
<<<<<<< HEAD
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	f003 0302 	and.w	r3, r3, #2
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d063      	beq.n	800200a <HAL_RCC_OscConfig+0x1de>
=======
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	f003 0302 	and.w	r3, r3, #2
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d063      	beq.n	800256e <HAL_RCC_OscConfig+0x1de>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
<<<<<<< HEAD
 8001f42:	4b4a      	ldr	r3, [pc, #296]	@ (800206c <HAL_RCC_OscConfig+0x240>)
 8001f44:	689b      	ldr	r3, [r3, #8]
 8001f46:	f003 030c 	and.w	r3, r3, #12
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d00b      	beq.n	8001f66 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001f4e:	4b47      	ldr	r3, [pc, #284]	@ (800206c <HAL_RCC_OscConfig+0x240>)
 8001f50:	689b      	ldr	r3, [r3, #8]
 8001f52:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001f56:	2b08      	cmp	r3, #8
 8001f58:	d11c      	bne.n	8001f94 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001f5a:	4b44      	ldr	r3, [pc, #272]	@ (800206c <HAL_RCC_OscConfig+0x240>)
 8001f5c:	685b      	ldr	r3, [r3, #4]
 8001f5e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d116      	bne.n	8001f94 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f66:	4b41      	ldr	r3, [pc, #260]	@ (800206c <HAL_RCC_OscConfig+0x240>)
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	f003 0302 	and.w	r3, r3, #2
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d005      	beq.n	8001f7e <HAL_RCC_OscConfig+0x152>
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	68db      	ldr	r3, [r3, #12]
 8001f76:	2b01      	cmp	r3, #1
 8001f78:	d001      	beq.n	8001f7e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001f7a:	2301      	movs	r3, #1
 8001f7c:	e1be      	b.n	80022fc <HAL_RCC_OscConfig+0x4d0>
=======
 80024a6:	4b4a      	ldr	r3, [pc, #296]	@ (80025d0 <HAL_RCC_OscConfig+0x240>)
 80024a8:	689b      	ldr	r3, [r3, #8]
 80024aa:	f003 030c 	and.w	r3, r3, #12
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d00b      	beq.n	80024ca <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80024b2:	4b47      	ldr	r3, [pc, #284]	@ (80025d0 <HAL_RCC_OscConfig+0x240>)
 80024b4:	689b      	ldr	r3, [r3, #8]
 80024b6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80024ba:	2b08      	cmp	r3, #8
 80024bc:	d11c      	bne.n	80024f8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80024be:	4b44      	ldr	r3, [pc, #272]	@ (80025d0 <HAL_RCC_OscConfig+0x240>)
 80024c0:	685b      	ldr	r3, [r3, #4]
 80024c2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d116      	bne.n	80024f8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80024ca:	4b41      	ldr	r3, [pc, #260]	@ (80025d0 <HAL_RCC_OscConfig+0x240>)
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	f003 0302 	and.w	r3, r3, #2
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d005      	beq.n	80024e2 <HAL_RCC_OscConfig+0x152>
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	68db      	ldr	r3, [r3, #12]
 80024da:	2b01      	cmp	r3, #1
 80024dc:	d001      	beq.n	80024e2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80024de:	2301      	movs	r3, #1
 80024e0:	e1be      	b.n	8002860 <HAL_RCC_OscConfig+0x4d0>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
<<<<<<< HEAD
 8001f7e:	4b3b      	ldr	r3, [pc, #236]	@ (800206c <HAL_RCC_OscConfig+0x240>)
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	691b      	ldr	r3, [r3, #16]
 8001f8a:	00db      	lsls	r3, r3, #3
 8001f8c:	4937      	ldr	r1, [pc, #220]	@ (800206c <HAL_RCC_OscConfig+0x240>)
 8001f8e:	4313      	orrs	r3, r2
 8001f90:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f92:	e03a      	b.n	800200a <HAL_RCC_OscConfig+0x1de>
=======
 80024e2:	4b3b      	ldr	r3, [pc, #236]	@ (80025d0 <HAL_RCC_OscConfig+0x240>)
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	691b      	ldr	r3, [r3, #16]
 80024ee:	00db      	lsls	r3, r3, #3
 80024f0:	4937      	ldr	r1, [pc, #220]	@ (80025d0 <HAL_RCC_OscConfig+0x240>)
 80024f2:	4313      	orrs	r3, r2
 80024f4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80024f6:	e03a      	b.n	800256e <HAL_RCC_OscConfig+0x1de>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
<<<<<<< HEAD
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	68db      	ldr	r3, [r3, #12]
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d020      	beq.n	8001fde <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001f9c:	4b34      	ldr	r3, [pc, #208]	@ (8002070 <HAL_RCC_OscConfig+0x244>)
 8001f9e:	2201      	movs	r2, #1
 8001fa0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fa2:	f7fe feb7 	bl	8000d14 <HAL_GetTick>
 8001fa6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fa8:	e008      	b.n	8001fbc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001faa:	f7fe feb3 	bl	8000d14 <HAL_GetTick>
 8001fae:	4602      	mov	r2, r0
 8001fb0:	693b      	ldr	r3, [r7, #16]
 8001fb2:	1ad3      	subs	r3, r2, r3
 8001fb4:	2b02      	cmp	r3, #2
 8001fb6:	d901      	bls.n	8001fbc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001fb8:	2303      	movs	r3, #3
 8001fba:	e19f      	b.n	80022fc <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fbc:	4b2b      	ldr	r3, [pc, #172]	@ (800206c <HAL_RCC_OscConfig+0x240>)
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	f003 0302 	and.w	r3, r3, #2
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d0f0      	beq.n	8001faa <HAL_RCC_OscConfig+0x17e>
=======
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	68db      	ldr	r3, [r3, #12]
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d020      	beq.n	8002542 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002500:	4b34      	ldr	r3, [pc, #208]	@ (80025d4 <HAL_RCC_OscConfig+0x244>)
 8002502:	2201      	movs	r2, #1
 8002504:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002506:	f7fe feb7 	bl	8001278 <HAL_GetTick>
 800250a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800250c:	e008      	b.n	8002520 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800250e:	f7fe feb3 	bl	8001278 <HAL_GetTick>
 8002512:	4602      	mov	r2, r0
 8002514:	693b      	ldr	r3, [r7, #16]
 8002516:	1ad3      	subs	r3, r2, r3
 8002518:	2b02      	cmp	r3, #2
 800251a:	d901      	bls.n	8002520 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800251c:	2303      	movs	r3, #3
 800251e:	e19f      	b.n	8002860 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002520:	4b2b      	ldr	r3, [pc, #172]	@ (80025d0 <HAL_RCC_OscConfig+0x240>)
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	f003 0302 	and.w	r3, r3, #2
 8002528:	2b00      	cmp	r3, #0
 800252a:	d0f0      	beq.n	800250e <HAL_RCC_OscConfig+0x17e>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
<<<<<<< HEAD
 8001fc8:	4b28      	ldr	r3, [pc, #160]	@ (800206c <HAL_RCC_OscConfig+0x240>)
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	691b      	ldr	r3, [r3, #16]
 8001fd4:	00db      	lsls	r3, r3, #3
 8001fd6:	4925      	ldr	r1, [pc, #148]	@ (800206c <HAL_RCC_OscConfig+0x240>)
 8001fd8:	4313      	orrs	r3, r2
 8001fda:	600b      	str	r3, [r1, #0]
 8001fdc:	e015      	b.n	800200a <HAL_RCC_OscConfig+0x1de>
=======
 800252c:	4b28      	ldr	r3, [pc, #160]	@ (80025d0 <HAL_RCC_OscConfig+0x240>)
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	691b      	ldr	r3, [r3, #16]
 8002538:	00db      	lsls	r3, r3, #3
 800253a:	4925      	ldr	r1, [pc, #148]	@ (80025d0 <HAL_RCC_OscConfig+0x240>)
 800253c:	4313      	orrs	r3, r2
 800253e:	600b      	str	r3, [r1, #0]
 8002540:	e015      	b.n	800256e <HAL_RCC_OscConfig+0x1de>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
<<<<<<< HEAD
 8001fde:	4b24      	ldr	r3, [pc, #144]	@ (8002070 <HAL_RCC_OscConfig+0x244>)
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fe4:	f7fe fe96 	bl	8000d14 <HAL_GetTick>
 8001fe8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001fea:	e008      	b.n	8001ffe <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001fec:	f7fe fe92 	bl	8000d14 <HAL_GetTick>
 8001ff0:	4602      	mov	r2, r0
 8001ff2:	693b      	ldr	r3, [r7, #16]
 8001ff4:	1ad3      	subs	r3, r2, r3
 8001ff6:	2b02      	cmp	r3, #2
 8001ff8:	d901      	bls.n	8001ffe <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001ffa:	2303      	movs	r3, #3
 8001ffc:	e17e      	b.n	80022fc <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ffe:	4b1b      	ldr	r3, [pc, #108]	@ (800206c <HAL_RCC_OscConfig+0x240>)
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	f003 0302 	and.w	r3, r3, #2
 8002006:	2b00      	cmp	r3, #0
 8002008:	d1f0      	bne.n	8001fec <HAL_RCC_OscConfig+0x1c0>
=======
 8002542:	4b24      	ldr	r3, [pc, #144]	@ (80025d4 <HAL_RCC_OscConfig+0x244>)
 8002544:	2200      	movs	r2, #0
 8002546:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002548:	f7fe fe96 	bl	8001278 <HAL_GetTick>
 800254c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800254e:	e008      	b.n	8002562 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002550:	f7fe fe92 	bl	8001278 <HAL_GetTick>
 8002554:	4602      	mov	r2, r0
 8002556:	693b      	ldr	r3, [r7, #16]
 8002558:	1ad3      	subs	r3, r2, r3
 800255a:	2b02      	cmp	r3, #2
 800255c:	d901      	bls.n	8002562 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800255e:	2303      	movs	r3, #3
 8002560:	e17e      	b.n	8002860 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002562:	4b1b      	ldr	r3, [pc, #108]	@ (80025d0 <HAL_RCC_OscConfig+0x240>)
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	f003 0302 	and.w	r3, r3, #2
 800256a:	2b00      	cmp	r3, #0
 800256c:	d1f0      	bne.n	8002550 <HAL_RCC_OscConfig+0x1c0>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
<<<<<<< HEAD
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	f003 0308 	and.w	r3, r3, #8
 8002012:	2b00      	cmp	r3, #0
 8002014:	d036      	beq.n	8002084 <HAL_RCC_OscConfig+0x258>
=======
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f003 0308 	and.w	r3, r3, #8
 8002576:	2b00      	cmp	r3, #0
 8002578:	d036      	beq.n	80025e8 <HAL_RCC_OscConfig+0x258>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
<<<<<<< HEAD
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	695b      	ldr	r3, [r3, #20]
 800201a:	2b00      	cmp	r3, #0
 800201c:	d016      	beq.n	800204c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800201e:	4b15      	ldr	r3, [pc, #84]	@ (8002074 <HAL_RCC_OscConfig+0x248>)
 8002020:	2201      	movs	r2, #1
 8002022:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002024:	f7fe fe76 	bl	8000d14 <HAL_GetTick>
 8002028:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800202a:	e008      	b.n	800203e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800202c:	f7fe fe72 	bl	8000d14 <HAL_GetTick>
 8002030:	4602      	mov	r2, r0
 8002032:	693b      	ldr	r3, [r7, #16]
 8002034:	1ad3      	subs	r3, r2, r3
 8002036:	2b02      	cmp	r3, #2
 8002038:	d901      	bls.n	800203e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800203a:	2303      	movs	r3, #3
 800203c:	e15e      	b.n	80022fc <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800203e:	4b0b      	ldr	r3, [pc, #44]	@ (800206c <HAL_RCC_OscConfig+0x240>)
 8002040:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002042:	f003 0302 	and.w	r3, r3, #2
 8002046:	2b00      	cmp	r3, #0
 8002048:	d0f0      	beq.n	800202c <HAL_RCC_OscConfig+0x200>
 800204a:	e01b      	b.n	8002084 <HAL_RCC_OscConfig+0x258>
=======
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	695b      	ldr	r3, [r3, #20]
 800257e:	2b00      	cmp	r3, #0
 8002580:	d016      	beq.n	80025b0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002582:	4b15      	ldr	r3, [pc, #84]	@ (80025d8 <HAL_RCC_OscConfig+0x248>)
 8002584:	2201      	movs	r2, #1
 8002586:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002588:	f7fe fe76 	bl	8001278 <HAL_GetTick>
 800258c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800258e:	e008      	b.n	80025a2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002590:	f7fe fe72 	bl	8001278 <HAL_GetTick>
 8002594:	4602      	mov	r2, r0
 8002596:	693b      	ldr	r3, [r7, #16]
 8002598:	1ad3      	subs	r3, r2, r3
 800259a:	2b02      	cmp	r3, #2
 800259c:	d901      	bls.n	80025a2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800259e:	2303      	movs	r3, #3
 80025a0:	e15e      	b.n	8002860 <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80025a2:	4b0b      	ldr	r3, [pc, #44]	@ (80025d0 <HAL_RCC_OscConfig+0x240>)
 80025a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80025a6:	f003 0302 	and.w	r3, r3, #2
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d0f0      	beq.n	8002590 <HAL_RCC_OscConfig+0x200>
 80025ae:	e01b      	b.n	80025e8 <HAL_RCC_OscConfig+0x258>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
<<<<<<< HEAD
 800204c:	4b09      	ldr	r3, [pc, #36]	@ (8002074 <HAL_RCC_OscConfig+0x248>)
 800204e:	2200      	movs	r2, #0
 8002050:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002052:	f7fe fe5f 	bl	8000d14 <HAL_GetTick>
 8002056:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002058:	e00e      	b.n	8002078 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800205a:	f7fe fe5b 	bl	8000d14 <HAL_GetTick>
 800205e:	4602      	mov	r2, r0
 8002060:	693b      	ldr	r3, [r7, #16]
 8002062:	1ad3      	subs	r3, r2, r3
 8002064:	2b02      	cmp	r3, #2
 8002066:	d907      	bls.n	8002078 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002068:	2303      	movs	r3, #3
 800206a:	e147      	b.n	80022fc <HAL_RCC_OscConfig+0x4d0>
 800206c:	40023800 	.word	0x40023800
 8002070:	42470000 	.word	0x42470000
 8002074:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002078:	4b88      	ldr	r3, [pc, #544]	@ (800229c <HAL_RCC_OscConfig+0x470>)
 800207a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800207c:	f003 0302 	and.w	r3, r3, #2
 8002080:	2b00      	cmp	r3, #0
 8002082:	d1ea      	bne.n	800205a <HAL_RCC_OscConfig+0x22e>
=======
 80025b0:	4b09      	ldr	r3, [pc, #36]	@ (80025d8 <HAL_RCC_OscConfig+0x248>)
 80025b2:	2200      	movs	r2, #0
 80025b4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025b6:	f7fe fe5f 	bl	8001278 <HAL_GetTick>
 80025ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80025bc:	e00e      	b.n	80025dc <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80025be:	f7fe fe5b 	bl	8001278 <HAL_GetTick>
 80025c2:	4602      	mov	r2, r0
 80025c4:	693b      	ldr	r3, [r7, #16]
 80025c6:	1ad3      	subs	r3, r2, r3
 80025c8:	2b02      	cmp	r3, #2
 80025ca:	d907      	bls.n	80025dc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80025cc:	2303      	movs	r3, #3
 80025ce:	e147      	b.n	8002860 <HAL_RCC_OscConfig+0x4d0>
 80025d0:	40023800 	.word	0x40023800
 80025d4:	42470000 	.word	0x42470000
 80025d8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80025dc:	4b88      	ldr	r3, [pc, #544]	@ (8002800 <HAL_RCC_OscConfig+0x470>)
 80025de:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80025e0:	f003 0302 	and.w	r3, r3, #2
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d1ea      	bne.n	80025be <HAL_RCC_OscConfig+0x22e>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
<<<<<<< HEAD
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	f003 0304 	and.w	r3, r3, #4
 800208c:	2b00      	cmp	r3, #0
 800208e:	f000 8097 	beq.w	80021c0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002092:	2300      	movs	r3, #0
 8002094:	75fb      	strb	r3, [r7, #23]
=======
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	f003 0304 	and.w	r3, r3, #4
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	f000 8097 	beq.w	8002724 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80025f6:	2300      	movs	r3, #0
 80025f8:	75fb      	strb	r3, [r7, #23]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
<<<<<<< HEAD
 8002096:	4b81      	ldr	r3, [pc, #516]	@ (800229c <HAL_RCC_OscConfig+0x470>)
 8002098:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800209a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d10f      	bne.n	80020c2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80020a2:	2300      	movs	r3, #0
 80020a4:	60bb      	str	r3, [r7, #8]
 80020a6:	4b7d      	ldr	r3, [pc, #500]	@ (800229c <HAL_RCC_OscConfig+0x470>)
 80020a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020aa:	4a7c      	ldr	r2, [pc, #496]	@ (800229c <HAL_RCC_OscConfig+0x470>)
 80020ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80020b0:	6413      	str	r3, [r2, #64]	@ 0x40
 80020b2:	4b7a      	ldr	r3, [pc, #488]	@ (800229c <HAL_RCC_OscConfig+0x470>)
 80020b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020ba:	60bb      	str	r3, [r7, #8]
 80020bc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80020be:	2301      	movs	r3, #1
 80020c0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020c2:	4b77      	ldr	r3, [pc, #476]	@ (80022a0 <HAL_RCC_OscConfig+0x474>)
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d118      	bne.n	8002100 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80020ce:	4b74      	ldr	r3, [pc, #464]	@ (80022a0 <HAL_RCC_OscConfig+0x474>)
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	4a73      	ldr	r2, [pc, #460]	@ (80022a0 <HAL_RCC_OscConfig+0x474>)
 80020d4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80020d8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80020da:	f7fe fe1b 	bl	8000d14 <HAL_GetTick>
 80020de:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020e0:	e008      	b.n	80020f4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80020e2:	f7fe fe17 	bl	8000d14 <HAL_GetTick>
 80020e6:	4602      	mov	r2, r0
 80020e8:	693b      	ldr	r3, [r7, #16]
 80020ea:	1ad3      	subs	r3, r2, r3
 80020ec:	2b02      	cmp	r3, #2
 80020ee:	d901      	bls.n	80020f4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80020f0:	2303      	movs	r3, #3
 80020f2:	e103      	b.n	80022fc <HAL_RCC_OscConfig+0x4d0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020f4:	4b6a      	ldr	r3, [pc, #424]	@ (80022a0 <HAL_RCC_OscConfig+0x474>)
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d0f0      	beq.n	80020e2 <HAL_RCC_OscConfig+0x2b6>
=======
 80025fa:	4b81      	ldr	r3, [pc, #516]	@ (8002800 <HAL_RCC_OscConfig+0x470>)
 80025fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002602:	2b00      	cmp	r3, #0
 8002604:	d10f      	bne.n	8002626 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002606:	2300      	movs	r3, #0
 8002608:	60bb      	str	r3, [r7, #8]
 800260a:	4b7d      	ldr	r3, [pc, #500]	@ (8002800 <HAL_RCC_OscConfig+0x470>)
 800260c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800260e:	4a7c      	ldr	r2, [pc, #496]	@ (8002800 <HAL_RCC_OscConfig+0x470>)
 8002610:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002614:	6413      	str	r3, [r2, #64]	@ 0x40
 8002616:	4b7a      	ldr	r3, [pc, #488]	@ (8002800 <HAL_RCC_OscConfig+0x470>)
 8002618:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800261a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800261e:	60bb      	str	r3, [r7, #8]
 8002620:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002622:	2301      	movs	r3, #1
 8002624:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002626:	4b77      	ldr	r3, [pc, #476]	@ (8002804 <HAL_RCC_OscConfig+0x474>)
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800262e:	2b00      	cmp	r3, #0
 8002630:	d118      	bne.n	8002664 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002632:	4b74      	ldr	r3, [pc, #464]	@ (8002804 <HAL_RCC_OscConfig+0x474>)
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	4a73      	ldr	r2, [pc, #460]	@ (8002804 <HAL_RCC_OscConfig+0x474>)
 8002638:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800263c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800263e:	f7fe fe1b 	bl	8001278 <HAL_GetTick>
 8002642:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002644:	e008      	b.n	8002658 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002646:	f7fe fe17 	bl	8001278 <HAL_GetTick>
 800264a:	4602      	mov	r2, r0
 800264c:	693b      	ldr	r3, [r7, #16]
 800264e:	1ad3      	subs	r3, r2, r3
 8002650:	2b02      	cmp	r3, #2
 8002652:	d901      	bls.n	8002658 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002654:	2303      	movs	r3, #3
 8002656:	e103      	b.n	8002860 <HAL_RCC_OscConfig+0x4d0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002658:	4b6a      	ldr	r3, [pc, #424]	@ (8002804 <HAL_RCC_OscConfig+0x474>)
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002660:	2b00      	cmp	r3, #0
 8002662:	d0f0      	beq.n	8002646 <HAL_RCC_OscConfig+0x2b6>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
<<<<<<< HEAD
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	689b      	ldr	r3, [r3, #8]
 8002104:	2b01      	cmp	r3, #1
 8002106:	d106      	bne.n	8002116 <HAL_RCC_OscConfig+0x2ea>
 8002108:	4b64      	ldr	r3, [pc, #400]	@ (800229c <HAL_RCC_OscConfig+0x470>)
 800210a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800210c:	4a63      	ldr	r2, [pc, #396]	@ (800229c <HAL_RCC_OscConfig+0x470>)
 800210e:	f043 0301 	orr.w	r3, r3, #1
 8002112:	6713      	str	r3, [r2, #112]	@ 0x70
 8002114:	e01c      	b.n	8002150 <HAL_RCC_OscConfig+0x324>
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	689b      	ldr	r3, [r3, #8]
 800211a:	2b05      	cmp	r3, #5
 800211c:	d10c      	bne.n	8002138 <HAL_RCC_OscConfig+0x30c>
 800211e:	4b5f      	ldr	r3, [pc, #380]	@ (800229c <HAL_RCC_OscConfig+0x470>)
 8002120:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002122:	4a5e      	ldr	r2, [pc, #376]	@ (800229c <HAL_RCC_OscConfig+0x470>)
 8002124:	f043 0304 	orr.w	r3, r3, #4
 8002128:	6713      	str	r3, [r2, #112]	@ 0x70
 800212a:	4b5c      	ldr	r3, [pc, #368]	@ (800229c <HAL_RCC_OscConfig+0x470>)
 800212c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800212e:	4a5b      	ldr	r2, [pc, #364]	@ (800229c <HAL_RCC_OscConfig+0x470>)
 8002130:	f043 0301 	orr.w	r3, r3, #1
 8002134:	6713      	str	r3, [r2, #112]	@ 0x70
 8002136:	e00b      	b.n	8002150 <HAL_RCC_OscConfig+0x324>
 8002138:	4b58      	ldr	r3, [pc, #352]	@ (800229c <HAL_RCC_OscConfig+0x470>)
 800213a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800213c:	4a57      	ldr	r2, [pc, #348]	@ (800229c <HAL_RCC_OscConfig+0x470>)
 800213e:	f023 0301 	bic.w	r3, r3, #1
 8002142:	6713      	str	r3, [r2, #112]	@ 0x70
 8002144:	4b55      	ldr	r3, [pc, #340]	@ (800229c <HAL_RCC_OscConfig+0x470>)
 8002146:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002148:	4a54      	ldr	r2, [pc, #336]	@ (800229c <HAL_RCC_OscConfig+0x470>)
 800214a:	f023 0304 	bic.w	r3, r3, #4
 800214e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	689b      	ldr	r3, [r3, #8]
 8002154:	2b00      	cmp	r3, #0
 8002156:	d015      	beq.n	8002184 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002158:	f7fe fddc 	bl	8000d14 <HAL_GetTick>
 800215c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800215e:	e00a      	b.n	8002176 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002160:	f7fe fdd8 	bl	8000d14 <HAL_GetTick>
 8002164:	4602      	mov	r2, r0
 8002166:	693b      	ldr	r3, [r7, #16]
 8002168:	1ad3      	subs	r3, r2, r3
 800216a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800216e:	4293      	cmp	r3, r2
 8002170:	d901      	bls.n	8002176 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002172:	2303      	movs	r3, #3
 8002174:	e0c2      	b.n	80022fc <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002176:	4b49      	ldr	r3, [pc, #292]	@ (800229c <HAL_RCC_OscConfig+0x470>)
 8002178:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800217a:	f003 0302 	and.w	r3, r3, #2
 800217e:	2b00      	cmp	r3, #0
 8002180:	d0ee      	beq.n	8002160 <HAL_RCC_OscConfig+0x334>
 8002182:	e014      	b.n	80021ae <HAL_RCC_OscConfig+0x382>
=======
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	689b      	ldr	r3, [r3, #8]
 8002668:	2b01      	cmp	r3, #1
 800266a:	d106      	bne.n	800267a <HAL_RCC_OscConfig+0x2ea>
 800266c:	4b64      	ldr	r3, [pc, #400]	@ (8002800 <HAL_RCC_OscConfig+0x470>)
 800266e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002670:	4a63      	ldr	r2, [pc, #396]	@ (8002800 <HAL_RCC_OscConfig+0x470>)
 8002672:	f043 0301 	orr.w	r3, r3, #1
 8002676:	6713      	str	r3, [r2, #112]	@ 0x70
 8002678:	e01c      	b.n	80026b4 <HAL_RCC_OscConfig+0x324>
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	689b      	ldr	r3, [r3, #8]
 800267e:	2b05      	cmp	r3, #5
 8002680:	d10c      	bne.n	800269c <HAL_RCC_OscConfig+0x30c>
 8002682:	4b5f      	ldr	r3, [pc, #380]	@ (8002800 <HAL_RCC_OscConfig+0x470>)
 8002684:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002686:	4a5e      	ldr	r2, [pc, #376]	@ (8002800 <HAL_RCC_OscConfig+0x470>)
 8002688:	f043 0304 	orr.w	r3, r3, #4
 800268c:	6713      	str	r3, [r2, #112]	@ 0x70
 800268e:	4b5c      	ldr	r3, [pc, #368]	@ (8002800 <HAL_RCC_OscConfig+0x470>)
 8002690:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002692:	4a5b      	ldr	r2, [pc, #364]	@ (8002800 <HAL_RCC_OscConfig+0x470>)
 8002694:	f043 0301 	orr.w	r3, r3, #1
 8002698:	6713      	str	r3, [r2, #112]	@ 0x70
 800269a:	e00b      	b.n	80026b4 <HAL_RCC_OscConfig+0x324>
 800269c:	4b58      	ldr	r3, [pc, #352]	@ (8002800 <HAL_RCC_OscConfig+0x470>)
 800269e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80026a0:	4a57      	ldr	r2, [pc, #348]	@ (8002800 <HAL_RCC_OscConfig+0x470>)
 80026a2:	f023 0301 	bic.w	r3, r3, #1
 80026a6:	6713      	str	r3, [r2, #112]	@ 0x70
 80026a8:	4b55      	ldr	r3, [pc, #340]	@ (8002800 <HAL_RCC_OscConfig+0x470>)
 80026aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80026ac:	4a54      	ldr	r2, [pc, #336]	@ (8002800 <HAL_RCC_OscConfig+0x470>)
 80026ae:	f023 0304 	bic.w	r3, r3, #4
 80026b2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	689b      	ldr	r3, [r3, #8]
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d015      	beq.n	80026e8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026bc:	f7fe fddc 	bl	8001278 <HAL_GetTick>
 80026c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026c2:	e00a      	b.n	80026da <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80026c4:	f7fe fdd8 	bl	8001278 <HAL_GetTick>
 80026c8:	4602      	mov	r2, r0
 80026ca:	693b      	ldr	r3, [r7, #16]
 80026cc:	1ad3      	subs	r3, r2, r3
 80026ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80026d2:	4293      	cmp	r3, r2
 80026d4:	d901      	bls.n	80026da <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80026d6:	2303      	movs	r3, #3
 80026d8:	e0c2      	b.n	8002860 <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026da:	4b49      	ldr	r3, [pc, #292]	@ (8002800 <HAL_RCC_OscConfig+0x470>)
 80026dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80026de:	f003 0302 	and.w	r3, r3, #2
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d0ee      	beq.n	80026c4 <HAL_RCC_OscConfig+0x334>
 80026e6:	e014      	b.n	8002712 <HAL_RCC_OscConfig+0x382>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
<<<<<<< HEAD
 8002184:	f7fe fdc6 	bl	8000d14 <HAL_GetTick>
 8002188:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800218a:	e00a      	b.n	80021a2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800218c:	f7fe fdc2 	bl	8000d14 <HAL_GetTick>
 8002190:	4602      	mov	r2, r0
 8002192:	693b      	ldr	r3, [r7, #16]
 8002194:	1ad3      	subs	r3, r2, r3
 8002196:	f241 3288 	movw	r2, #5000	@ 0x1388
 800219a:	4293      	cmp	r3, r2
 800219c:	d901      	bls.n	80021a2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800219e:	2303      	movs	r3, #3
 80021a0:	e0ac      	b.n	80022fc <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80021a2:	4b3e      	ldr	r3, [pc, #248]	@ (800229c <HAL_RCC_OscConfig+0x470>)
 80021a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021a6:	f003 0302 	and.w	r3, r3, #2
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d1ee      	bne.n	800218c <HAL_RCC_OscConfig+0x360>
=======
 80026e8:	f7fe fdc6 	bl	8001278 <HAL_GetTick>
 80026ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80026ee:	e00a      	b.n	8002706 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80026f0:	f7fe fdc2 	bl	8001278 <HAL_GetTick>
 80026f4:	4602      	mov	r2, r0
 80026f6:	693b      	ldr	r3, [r7, #16]
 80026f8:	1ad3      	subs	r3, r2, r3
 80026fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80026fe:	4293      	cmp	r3, r2
 8002700:	d901      	bls.n	8002706 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002702:	2303      	movs	r3, #3
 8002704:	e0ac      	b.n	8002860 <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002706:	4b3e      	ldr	r3, [pc, #248]	@ (8002800 <HAL_RCC_OscConfig+0x470>)
 8002708:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800270a:	f003 0302 	and.w	r3, r3, #2
 800270e:	2b00      	cmp	r3, #0
 8002710:	d1ee      	bne.n	80026f0 <HAL_RCC_OscConfig+0x360>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
<<<<<<< HEAD
 80021ae:	7dfb      	ldrb	r3, [r7, #23]
 80021b0:	2b01      	cmp	r3, #1
 80021b2:	d105      	bne.n	80021c0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80021b4:	4b39      	ldr	r3, [pc, #228]	@ (800229c <HAL_RCC_OscConfig+0x470>)
 80021b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021b8:	4a38      	ldr	r2, [pc, #224]	@ (800229c <HAL_RCC_OscConfig+0x470>)
 80021ba:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80021be:	6413      	str	r3, [r2, #64]	@ 0x40
=======
 8002712:	7dfb      	ldrb	r3, [r7, #23]
 8002714:	2b01      	cmp	r3, #1
 8002716:	d105      	bne.n	8002724 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002718:	4b39      	ldr	r3, [pc, #228]	@ (8002800 <HAL_RCC_OscConfig+0x470>)
 800271a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800271c:	4a38      	ldr	r2, [pc, #224]	@ (8002800 <HAL_RCC_OscConfig+0x470>)
 800271e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002722:	6413      	str	r3, [r2, #64]	@ 0x40
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
<<<<<<< HEAD
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	699b      	ldr	r3, [r3, #24]
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	f000 8098 	beq.w	80022fa <HAL_RCC_OscConfig+0x4ce>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80021ca:	4b34      	ldr	r3, [pc, #208]	@ (800229c <HAL_RCC_OscConfig+0x470>)
 80021cc:	689b      	ldr	r3, [r3, #8]
 80021ce:	f003 030c 	and.w	r3, r3, #12
 80021d2:	2b08      	cmp	r3, #8
 80021d4:	d05c      	beq.n	8002290 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	699b      	ldr	r3, [r3, #24]
 80021da:	2b02      	cmp	r3, #2
 80021dc:	d141      	bne.n	8002262 <HAL_RCC_OscConfig+0x436>
=======
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	699b      	ldr	r3, [r3, #24]
 8002728:	2b00      	cmp	r3, #0
 800272a:	f000 8098 	beq.w	800285e <HAL_RCC_OscConfig+0x4ce>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800272e:	4b34      	ldr	r3, [pc, #208]	@ (8002800 <HAL_RCC_OscConfig+0x470>)
 8002730:	689b      	ldr	r3, [r3, #8]
 8002732:	f003 030c 	and.w	r3, r3, #12
 8002736:	2b08      	cmp	r3, #8
 8002738:	d05c      	beq.n	80027f4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	699b      	ldr	r3, [r3, #24]
 800273e:	2b02      	cmp	r3, #2
 8002740:	d141      	bne.n	80027c6 <HAL_RCC_OscConfig+0x436>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
<<<<<<< HEAD
 80021de:	4b31      	ldr	r3, [pc, #196]	@ (80022a4 <HAL_RCC_OscConfig+0x478>)
 80021e0:	2200      	movs	r2, #0
 80021e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021e4:	f7fe fd96 	bl	8000d14 <HAL_GetTick>
 80021e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80021ea:	e008      	b.n	80021fe <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80021ec:	f7fe fd92 	bl	8000d14 <HAL_GetTick>
 80021f0:	4602      	mov	r2, r0
 80021f2:	693b      	ldr	r3, [r7, #16]
 80021f4:	1ad3      	subs	r3, r2, r3
 80021f6:	2b02      	cmp	r3, #2
 80021f8:	d901      	bls.n	80021fe <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80021fa:	2303      	movs	r3, #3
 80021fc:	e07e      	b.n	80022fc <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80021fe:	4b27      	ldr	r3, [pc, #156]	@ (800229c <HAL_RCC_OscConfig+0x470>)
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002206:	2b00      	cmp	r3, #0
 8002208:	d1f0      	bne.n	80021ec <HAL_RCC_OscConfig+0x3c0>
=======
 8002742:	4b31      	ldr	r3, [pc, #196]	@ (8002808 <HAL_RCC_OscConfig+0x478>)
 8002744:	2200      	movs	r2, #0
 8002746:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002748:	f7fe fd96 	bl	8001278 <HAL_GetTick>
 800274c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800274e:	e008      	b.n	8002762 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002750:	f7fe fd92 	bl	8001278 <HAL_GetTick>
 8002754:	4602      	mov	r2, r0
 8002756:	693b      	ldr	r3, [r7, #16]
 8002758:	1ad3      	subs	r3, r2, r3
 800275a:	2b02      	cmp	r3, #2
 800275c:	d901      	bls.n	8002762 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800275e:	2303      	movs	r3, #3
 8002760:	e07e      	b.n	8002860 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002762:	4b27      	ldr	r3, [pc, #156]	@ (8002800 <HAL_RCC_OscConfig+0x470>)
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800276a:	2b00      	cmp	r3, #0
 800276c:	d1f0      	bne.n	8002750 <HAL_RCC_OscConfig+0x3c0>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
<<<<<<< HEAD
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	69da      	ldr	r2, [r3, #28]
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	6a1b      	ldr	r3, [r3, #32]
 8002212:	431a      	orrs	r2, r3
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002218:	019b      	lsls	r3, r3, #6
 800221a:	431a      	orrs	r2, r3
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002220:	085b      	lsrs	r3, r3, #1
 8002222:	3b01      	subs	r3, #1
 8002224:	041b      	lsls	r3, r3, #16
 8002226:	431a      	orrs	r2, r3
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800222c:	061b      	lsls	r3, r3, #24
 800222e:	491b      	ldr	r1, [pc, #108]	@ (800229c <HAL_RCC_OscConfig+0x470>)
 8002230:	4313      	orrs	r3, r2
 8002232:	604b      	str	r3, [r1, #4]
=======
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	69da      	ldr	r2, [r3, #28]
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	6a1b      	ldr	r3, [r3, #32]
 8002776:	431a      	orrs	r2, r3
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800277c:	019b      	lsls	r3, r3, #6
 800277e:	431a      	orrs	r2, r3
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002784:	085b      	lsrs	r3, r3, #1
 8002786:	3b01      	subs	r3, #1
 8002788:	041b      	lsls	r3, r3, #16
 800278a:	431a      	orrs	r2, r3
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002790:	061b      	lsls	r3, r3, #24
 8002792:	491b      	ldr	r1, [pc, #108]	@ (8002800 <HAL_RCC_OscConfig+0x470>)
 8002794:	4313      	orrs	r3, r2
 8002796:	604b      	str	r3, [r1, #4]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
<<<<<<< HEAD
 8002234:	4b1b      	ldr	r3, [pc, #108]	@ (80022a4 <HAL_RCC_OscConfig+0x478>)
 8002236:	2201      	movs	r2, #1
 8002238:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800223a:	f7fe fd6b 	bl	8000d14 <HAL_GetTick>
 800223e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002240:	e008      	b.n	8002254 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002242:	f7fe fd67 	bl	8000d14 <HAL_GetTick>
 8002246:	4602      	mov	r2, r0
 8002248:	693b      	ldr	r3, [r7, #16]
 800224a:	1ad3      	subs	r3, r2, r3
 800224c:	2b02      	cmp	r3, #2
 800224e:	d901      	bls.n	8002254 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002250:	2303      	movs	r3, #3
 8002252:	e053      	b.n	80022fc <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002254:	4b11      	ldr	r3, [pc, #68]	@ (800229c <HAL_RCC_OscConfig+0x470>)
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800225c:	2b00      	cmp	r3, #0
 800225e:	d0f0      	beq.n	8002242 <HAL_RCC_OscConfig+0x416>
 8002260:	e04b      	b.n	80022fa <HAL_RCC_OscConfig+0x4ce>
=======
 8002798:	4b1b      	ldr	r3, [pc, #108]	@ (8002808 <HAL_RCC_OscConfig+0x478>)
 800279a:	2201      	movs	r2, #1
 800279c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800279e:	f7fe fd6b 	bl	8001278 <HAL_GetTick>
 80027a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80027a4:	e008      	b.n	80027b8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80027a6:	f7fe fd67 	bl	8001278 <HAL_GetTick>
 80027aa:	4602      	mov	r2, r0
 80027ac:	693b      	ldr	r3, [r7, #16]
 80027ae:	1ad3      	subs	r3, r2, r3
 80027b0:	2b02      	cmp	r3, #2
 80027b2:	d901      	bls.n	80027b8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80027b4:	2303      	movs	r3, #3
 80027b6:	e053      	b.n	8002860 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80027b8:	4b11      	ldr	r3, [pc, #68]	@ (8002800 <HAL_RCC_OscConfig+0x470>)
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d0f0      	beq.n	80027a6 <HAL_RCC_OscConfig+0x416>
 80027c4:	e04b      	b.n	800285e <HAL_RCC_OscConfig+0x4ce>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
<<<<<<< HEAD
 8002262:	4b10      	ldr	r3, [pc, #64]	@ (80022a4 <HAL_RCC_OscConfig+0x478>)
 8002264:	2200      	movs	r2, #0
 8002266:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002268:	f7fe fd54 	bl	8000d14 <HAL_GetTick>
 800226c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800226e:	e008      	b.n	8002282 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002270:	f7fe fd50 	bl	8000d14 <HAL_GetTick>
 8002274:	4602      	mov	r2, r0
 8002276:	693b      	ldr	r3, [r7, #16]
 8002278:	1ad3      	subs	r3, r2, r3
 800227a:	2b02      	cmp	r3, #2
 800227c:	d901      	bls.n	8002282 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800227e:	2303      	movs	r3, #3
 8002280:	e03c      	b.n	80022fc <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002282:	4b06      	ldr	r3, [pc, #24]	@ (800229c <HAL_RCC_OscConfig+0x470>)
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800228a:	2b00      	cmp	r3, #0
 800228c:	d1f0      	bne.n	8002270 <HAL_RCC_OscConfig+0x444>
 800228e:	e034      	b.n	80022fa <HAL_RCC_OscConfig+0x4ce>
=======
 80027c6:	4b10      	ldr	r3, [pc, #64]	@ (8002808 <HAL_RCC_OscConfig+0x478>)
 80027c8:	2200      	movs	r2, #0
 80027ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027cc:	f7fe fd54 	bl	8001278 <HAL_GetTick>
 80027d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80027d2:	e008      	b.n	80027e6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80027d4:	f7fe fd50 	bl	8001278 <HAL_GetTick>
 80027d8:	4602      	mov	r2, r0
 80027da:	693b      	ldr	r3, [r7, #16]
 80027dc:	1ad3      	subs	r3, r2, r3
 80027de:	2b02      	cmp	r3, #2
 80027e0:	d901      	bls.n	80027e6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80027e2:	2303      	movs	r3, #3
 80027e4:	e03c      	b.n	8002860 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80027e6:	4b06      	ldr	r3, [pc, #24]	@ (8002800 <HAL_RCC_OscConfig+0x470>)
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d1f0      	bne.n	80027d4 <HAL_RCC_OscConfig+0x444>
 80027f2:	e034      	b.n	800285e <HAL_RCC_OscConfig+0x4ce>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
<<<<<<< HEAD
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	699b      	ldr	r3, [r3, #24]
 8002294:	2b01      	cmp	r3, #1
 8002296:	d107      	bne.n	80022a8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002298:	2301      	movs	r3, #1
 800229a:	e02f      	b.n	80022fc <HAL_RCC_OscConfig+0x4d0>
 800229c:	40023800 	.word	0x40023800
 80022a0:	40007000 	.word	0x40007000
 80022a4:	42470060 	.word	0x42470060
=======
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	699b      	ldr	r3, [r3, #24]
 80027f8:	2b01      	cmp	r3, #1
 80027fa:	d107      	bne.n	800280c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80027fc:	2301      	movs	r3, #1
 80027fe:	e02f      	b.n	8002860 <HAL_RCC_OscConfig+0x4d0>
 8002800:	40023800 	.word	0x40023800
 8002804:	40007000 	.word	0x40007000
 8002808:	42470060 	.word	0x42470060
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
<<<<<<< HEAD
 80022a8:	4b16      	ldr	r3, [pc, #88]	@ (8002304 <HAL_RCC_OscConfig+0x4d8>)
 80022aa:	685b      	ldr	r3, [r3, #4]
 80022ac:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	69db      	ldr	r3, [r3, #28]
 80022b8:	429a      	cmp	r2, r3
 80022ba:	d11c      	bne.n	80022f6 <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80022c6:	429a      	cmp	r2, r3
 80022c8:	d115      	bne.n	80022f6 <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80022ca:	68fa      	ldr	r2, [r7, #12]
 80022cc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80022d0:	4013      	ands	r3, r2
 80022d2:	687a      	ldr	r2, [r7, #4]
 80022d4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80022d6:	4293      	cmp	r3, r2
 80022d8:	d10d      	bne.n	80022f6 <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80022e4:	429a      	cmp	r2, r3
 80022e6:	d106      	bne.n	80022f6 <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80022f2:	429a      	cmp	r2, r3
 80022f4:	d001      	beq.n	80022fa <HAL_RCC_OscConfig+0x4ce>
        {
          return HAL_ERROR;
 80022f6:	2301      	movs	r3, #1
 80022f8:	e000      	b.n	80022fc <HAL_RCC_OscConfig+0x4d0>
=======
 800280c:	4b16      	ldr	r3, [pc, #88]	@ (8002868 <HAL_RCC_OscConfig+0x4d8>)
 800280e:	685b      	ldr	r3, [r3, #4]
 8002810:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	69db      	ldr	r3, [r3, #28]
 800281c:	429a      	cmp	r2, r3
 800281e:	d11c      	bne.n	800285a <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800282a:	429a      	cmp	r2, r3
 800282c:	d115      	bne.n	800285a <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800282e:	68fa      	ldr	r2, [r7, #12]
 8002830:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002834:	4013      	ands	r3, r2
 8002836:	687a      	ldr	r2, [r7, #4]
 8002838:	6a52      	ldr	r2, [r2, #36]	@ 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800283a:	4293      	cmp	r3, r2
 800283c:	d10d      	bne.n	800285a <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8002848:	429a      	cmp	r2, r3
 800284a:	d106      	bne.n	800285a <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002856:	429a      	cmp	r2, r3
 8002858:	d001      	beq.n	800285e <HAL_RCC_OscConfig+0x4ce>
        {
          return HAL_ERROR;
 800285a:	2301      	movs	r3, #1
 800285c:	e000      	b.n	8002860 <HAL_RCC_OscConfig+0x4d0>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
        }
      }
    }
  }
  return HAL_OK;
<<<<<<< HEAD
 80022fa:	2300      	movs	r3, #0
}
 80022fc:	4618      	mov	r0, r3
 80022fe:	3718      	adds	r7, #24
 8002300:	46bd      	mov	sp, r7
 8002302:	bd80      	pop	{r7, pc}
 8002304:	40023800 	.word	0x40023800

08002308 <HAL_RCC_ClockConfig>:
=======
 800285e:	2300      	movs	r3, #0
}
 8002860:	4618      	mov	r0, r3
 8002862:	3718      	adds	r7, #24
 8002864:	46bd      	mov	sp, r7
 8002866:	bd80      	pop	{r7, pc}
 8002868:	40023800 	.word	0x40023800

0800286c <HAL_RCC_ClockConfig>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
<<<<<<< HEAD
 8002308:	b580      	push	{r7, lr}
 800230a:	b084      	sub	sp, #16
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]
 8002310:	6039      	str	r1, [r7, #0]
=======
 800286c:	b580      	push	{r7, lr}
 800286e:	b084      	sub	sp, #16
 8002870:	af00      	add	r7, sp, #0
 8002872:	6078      	str	r0, [r7, #4]
 8002874:	6039      	str	r1, [r7, #0]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
<<<<<<< HEAD
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	2b00      	cmp	r3, #0
 8002316:	d101      	bne.n	800231c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002318:	2301      	movs	r3, #1
 800231a:	e0cc      	b.n	80024b6 <HAL_RCC_ClockConfig+0x1ae>
=======
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	2b00      	cmp	r3, #0
 800287a:	d101      	bne.n	8002880 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800287c:	2301      	movs	r3, #1
 800287e:	e0cc      	b.n	8002a1a <HAL_RCC_ClockConfig+0x1ae>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
<<<<<<< HEAD
 800231c:	4b68      	ldr	r3, [pc, #416]	@ (80024c0 <HAL_RCC_ClockConfig+0x1b8>)
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	f003 030f 	and.w	r3, r3, #15
 8002324:	683a      	ldr	r2, [r7, #0]
 8002326:	429a      	cmp	r2, r3
 8002328:	d90c      	bls.n	8002344 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800232a:	4b65      	ldr	r3, [pc, #404]	@ (80024c0 <HAL_RCC_ClockConfig+0x1b8>)
 800232c:	683a      	ldr	r2, [r7, #0]
 800232e:	b2d2      	uxtb	r2, r2
 8002330:	701a      	strb	r2, [r3, #0]
=======
 8002880:	4b68      	ldr	r3, [pc, #416]	@ (8002a24 <HAL_RCC_ClockConfig+0x1b8>)
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f003 030f 	and.w	r3, r3, #15
 8002888:	683a      	ldr	r2, [r7, #0]
 800288a:	429a      	cmp	r2, r3
 800288c:	d90c      	bls.n	80028a8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800288e:	4b65      	ldr	r3, [pc, #404]	@ (8002a24 <HAL_RCC_ClockConfig+0x1b8>)
 8002890:	683a      	ldr	r2, [r7, #0]
 8002892:	b2d2      	uxtb	r2, r2
 8002894:	701a      	strb	r2, [r3, #0]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
<<<<<<< HEAD
 8002332:	4b63      	ldr	r3, [pc, #396]	@ (80024c0 <HAL_RCC_ClockConfig+0x1b8>)
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	f003 030f 	and.w	r3, r3, #15
 800233a:	683a      	ldr	r2, [r7, #0]
 800233c:	429a      	cmp	r2, r3
 800233e:	d001      	beq.n	8002344 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002340:	2301      	movs	r3, #1
 8002342:	e0b8      	b.n	80024b6 <HAL_RCC_ClockConfig+0x1ae>
=======
 8002896:	4b63      	ldr	r3, [pc, #396]	@ (8002a24 <HAL_RCC_ClockConfig+0x1b8>)
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f003 030f 	and.w	r3, r3, #15
 800289e:	683a      	ldr	r2, [r7, #0]
 80028a0:	429a      	cmp	r2, r3
 80028a2:	d001      	beq.n	80028a8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80028a4:	2301      	movs	r3, #1
 80028a6:	e0b8      	b.n	8002a1a <HAL_RCC_ClockConfig+0x1ae>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
<<<<<<< HEAD
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	f003 0302 	and.w	r3, r3, #2
 800234c:	2b00      	cmp	r3, #0
 800234e:	d020      	beq.n	8002392 <HAL_RCC_ClockConfig+0x8a>
=======
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f003 0302 	and.w	r3, r3, #2
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d020      	beq.n	80028f6 <HAL_RCC_ClockConfig+0x8a>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
<<<<<<< HEAD
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	f003 0304 	and.w	r3, r3, #4
 8002358:	2b00      	cmp	r3, #0
 800235a:	d005      	beq.n	8002368 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800235c:	4b59      	ldr	r3, [pc, #356]	@ (80024c4 <HAL_RCC_ClockConfig+0x1bc>)
 800235e:	689b      	ldr	r3, [r3, #8]
 8002360:	4a58      	ldr	r2, [pc, #352]	@ (80024c4 <HAL_RCC_ClockConfig+0x1bc>)
 8002362:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002366:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f003 0308 	and.w	r3, r3, #8
 8002370:	2b00      	cmp	r3, #0
 8002372:	d005      	beq.n	8002380 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002374:	4b53      	ldr	r3, [pc, #332]	@ (80024c4 <HAL_RCC_ClockConfig+0x1bc>)
 8002376:	689b      	ldr	r3, [r3, #8]
 8002378:	4a52      	ldr	r2, [pc, #328]	@ (80024c4 <HAL_RCC_ClockConfig+0x1bc>)
 800237a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800237e:	6093      	str	r3, [r2, #8]
=======
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	f003 0304 	and.w	r3, r3, #4
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d005      	beq.n	80028cc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80028c0:	4b59      	ldr	r3, [pc, #356]	@ (8002a28 <HAL_RCC_ClockConfig+0x1bc>)
 80028c2:	689b      	ldr	r3, [r3, #8]
 80028c4:	4a58      	ldr	r2, [pc, #352]	@ (8002a28 <HAL_RCC_ClockConfig+0x1bc>)
 80028c6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80028ca:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	f003 0308 	and.w	r3, r3, #8
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d005      	beq.n	80028e4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80028d8:	4b53      	ldr	r3, [pc, #332]	@ (8002a28 <HAL_RCC_ClockConfig+0x1bc>)
 80028da:	689b      	ldr	r3, [r3, #8]
 80028dc:	4a52      	ldr	r2, [pc, #328]	@ (8002a28 <HAL_RCC_ClockConfig+0x1bc>)
 80028de:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80028e2:	6093      	str	r3, [r2, #8]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
<<<<<<< HEAD
 8002380:	4b50      	ldr	r3, [pc, #320]	@ (80024c4 <HAL_RCC_ClockConfig+0x1bc>)
 8002382:	689b      	ldr	r3, [r3, #8]
 8002384:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	689b      	ldr	r3, [r3, #8]
 800238c:	494d      	ldr	r1, [pc, #308]	@ (80024c4 <HAL_RCC_ClockConfig+0x1bc>)
 800238e:	4313      	orrs	r3, r2
 8002390:	608b      	str	r3, [r1, #8]
=======
 80028e4:	4b50      	ldr	r3, [pc, #320]	@ (8002a28 <HAL_RCC_ClockConfig+0x1bc>)
 80028e6:	689b      	ldr	r3, [r3, #8]
 80028e8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	689b      	ldr	r3, [r3, #8]
 80028f0:	494d      	ldr	r1, [pc, #308]	@ (8002a28 <HAL_RCC_ClockConfig+0x1bc>)
 80028f2:	4313      	orrs	r3, r2
 80028f4:	608b      	str	r3, [r1, #8]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
<<<<<<< HEAD
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f003 0301 	and.w	r3, r3, #1
 800239a:	2b00      	cmp	r3, #0
 800239c:	d044      	beq.n	8002428 <HAL_RCC_ClockConfig+0x120>
=======
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f003 0301 	and.w	r3, r3, #1
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d044      	beq.n	800298c <HAL_RCC_ClockConfig+0x120>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
<<<<<<< HEAD
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	685b      	ldr	r3, [r3, #4]
 80023a2:	2b01      	cmp	r3, #1
 80023a4:	d107      	bne.n	80023b6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80023a6:	4b47      	ldr	r3, [pc, #284]	@ (80024c4 <HAL_RCC_ClockConfig+0x1bc>)
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d119      	bne.n	80023e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023b2:	2301      	movs	r3, #1
 80023b4:	e07f      	b.n	80024b6 <HAL_RCC_ClockConfig+0x1ae>
=======
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	685b      	ldr	r3, [r3, #4]
 8002906:	2b01      	cmp	r3, #1
 8002908:	d107      	bne.n	800291a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800290a:	4b47      	ldr	r3, [pc, #284]	@ (8002a28 <HAL_RCC_ClockConfig+0x1bc>)
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002912:	2b00      	cmp	r3, #0
 8002914:	d119      	bne.n	800294a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002916:	2301      	movs	r3, #1
 8002918:	e07f      	b.n	8002a1a <HAL_RCC_ClockConfig+0x1ae>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
<<<<<<< HEAD
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	685b      	ldr	r3, [r3, #4]
 80023ba:	2b02      	cmp	r3, #2
 80023bc:	d003      	beq.n	80023c6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80023c2:	2b03      	cmp	r3, #3
 80023c4:	d107      	bne.n	80023d6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80023c6:	4b3f      	ldr	r3, [pc, #252]	@ (80024c4 <HAL_RCC_ClockConfig+0x1bc>)
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d109      	bne.n	80023e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023d2:	2301      	movs	r3, #1
 80023d4:	e06f      	b.n	80024b6 <HAL_RCC_ClockConfig+0x1ae>
=======
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	685b      	ldr	r3, [r3, #4]
 800291e:	2b02      	cmp	r3, #2
 8002920:	d003      	beq.n	800292a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002926:	2b03      	cmp	r3, #3
 8002928:	d107      	bne.n	800293a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800292a:	4b3f      	ldr	r3, [pc, #252]	@ (8002a28 <HAL_RCC_ClockConfig+0x1bc>)
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002932:	2b00      	cmp	r3, #0
 8002934:	d109      	bne.n	800294a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002936:	2301      	movs	r3, #1
 8002938:	e06f      	b.n	8002a1a <HAL_RCC_ClockConfig+0x1ae>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
<<<<<<< HEAD
 80023d6:	4b3b      	ldr	r3, [pc, #236]	@ (80024c4 <HAL_RCC_ClockConfig+0x1bc>)
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	f003 0302 	and.w	r3, r3, #2
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d101      	bne.n	80023e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023e2:	2301      	movs	r3, #1
 80023e4:	e067      	b.n	80024b6 <HAL_RCC_ClockConfig+0x1ae>
=======
 800293a:	4b3b      	ldr	r3, [pc, #236]	@ (8002a28 <HAL_RCC_ClockConfig+0x1bc>)
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	f003 0302 	and.w	r3, r3, #2
 8002942:	2b00      	cmp	r3, #0
 8002944:	d101      	bne.n	800294a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002946:	2301      	movs	r3, #1
 8002948:	e067      	b.n	8002a1a <HAL_RCC_ClockConfig+0x1ae>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
<<<<<<< HEAD
 80023e6:	4b37      	ldr	r3, [pc, #220]	@ (80024c4 <HAL_RCC_ClockConfig+0x1bc>)
 80023e8:	689b      	ldr	r3, [r3, #8]
 80023ea:	f023 0203 	bic.w	r2, r3, #3
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	685b      	ldr	r3, [r3, #4]
 80023f2:	4934      	ldr	r1, [pc, #208]	@ (80024c4 <HAL_RCC_ClockConfig+0x1bc>)
 80023f4:	4313      	orrs	r3, r2
 80023f6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80023f8:	f7fe fc8c 	bl	8000d14 <HAL_GetTick>
 80023fc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023fe:	e00a      	b.n	8002416 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002400:	f7fe fc88 	bl	8000d14 <HAL_GetTick>
 8002404:	4602      	mov	r2, r0
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	1ad3      	subs	r3, r2, r3
 800240a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800240e:	4293      	cmp	r3, r2
 8002410:	d901      	bls.n	8002416 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002412:	2303      	movs	r3, #3
 8002414:	e04f      	b.n	80024b6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002416:	4b2b      	ldr	r3, [pc, #172]	@ (80024c4 <HAL_RCC_ClockConfig+0x1bc>)
 8002418:	689b      	ldr	r3, [r3, #8]
 800241a:	f003 020c 	and.w	r2, r3, #12
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	685b      	ldr	r3, [r3, #4]
 8002422:	009b      	lsls	r3, r3, #2
 8002424:	429a      	cmp	r2, r3
 8002426:	d1eb      	bne.n	8002400 <HAL_RCC_ClockConfig+0xf8>
=======
 800294a:	4b37      	ldr	r3, [pc, #220]	@ (8002a28 <HAL_RCC_ClockConfig+0x1bc>)
 800294c:	689b      	ldr	r3, [r3, #8]
 800294e:	f023 0203 	bic.w	r2, r3, #3
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	685b      	ldr	r3, [r3, #4]
 8002956:	4934      	ldr	r1, [pc, #208]	@ (8002a28 <HAL_RCC_ClockConfig+0x1bc>)
 8002958:	4313      	orrs	r3, r2
 800295a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800295c:	f7fe fc8c 	bl	8001278 <HAL_GetTick>
 8002960:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002962:	e00a      	b.n	800297a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002964:	f7fe fc88 	bl	8001278 <HAL_GetTick>
 8002968:	4602      	mov	r2, r0
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	1ad3      	subs	r3, r2, r3
 800296e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002972:	4293      	cmp	r3, r2
 8002974:	d901      	bls.n	800297a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002976:	2303      	movs	r3, #3
 8002978:	e04f      	b.n	8002a1a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800297a:	4b2b      	ldr	r3, [pc, #172]	@ (8002a28 <HAL_RCC_ClockConfig+0x1bc>)
 800297c:	689b      	ldr	r3, [r3, #8]
 800297e:	f003 020c 	and.w	r2, r3, #12
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	685b      	ldr	r3, [r3, #4]
 8002986:	009b      	lsls	r3, r3, #2
 8002988:	429a      	cmp	r2, r3
 800298a:	d1eb      	bne.n	8002964 <HAL_RCC_ClockConfig+0xf8>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
<<<<<<< HEAD
 8002428:	4b25      	ldr	r3, [pc, #148]	@ (80024c0 <HAL_RCC_ClockConfig+0x1b8>)
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	f003 030f 	and.w	r3, r3, #15
 8002430:	683a      	ldr	r2, [r7, #0]
 8002432:	429a      	cmp	r2, r3
 8002434:	d20c      	bcs.n	8002450 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002436:	4b22      	ldr	r3, [pc, #136]	@ (80024c0 <HAL_RCC_ClockConfig+0x1b8>)
 8002438:	683a      	ldr	r2, [r7, #0]
 800243a:	b2d2      	uxtb	r2, r2
 800243c:	701a      	strb	r2, [r3, #0]
=======
 800298c:	4b25      	ldr	r3, [pc, #148]	@ (8002a24 <HAL_RCC_ClockConfig+0x1b8>)
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	f003 030f 	and.w	r3, r3, #15
 8002994:	683a      	ldr	r2, [r7, #0]
 8002996:	429a      	cmp	r2, r3
 8002998:	d20c      	bcs.n	80029b4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800299a:	4b22      	ldr	r3, [pc, #136]	@ (8002a24 <HAL_RCC_ClockConfig+0x1b8>)
 800299c:	683a      	ldr	r2, [r7, #0]
 800299e:	b2d2      	uxtb	r2, r2
 80029a0:	701a      	strb	r2, [r3, #0]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
<<<<<<< HEAD
 800243e:	4b20      	ldr	r3, [pc, #128]	@ (80024c0 <HAL_RCC_ClockConfig+0x1b8>)
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	f003 030f 	and.w	r3, r3, #15
 8002446:	683a      	ldr	r2, [r7, #0]
 8002448:	429a      	cmp	r2, r3
 800244a:	d001      	beq.n	8002450 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800244c:	2301      	movs	r3, #1
 800244e:	e032      	b.n	80024b6 <HAL_RCC_ClockConfig+0x1ae>
=======
 80029a2:	4b20      	ldr	r3, [pc, #128]	@ (8002a24 <HAL_RCC_ClockConfig+0x1b8>)
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f003 030f 	and.w	r3, r3, #15
 80029aa:	683a      	ldr	r2, [r7, #0]
 80029ac:	429a      	cmp	r2, r3
 80029ae:	d001      	beq.n	80029b4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80029b0:	2301      	movs	r3, #1
 80029b2:	e032      	b.n	8002a1a <HAL_RCC_ClockConfig+0x1ae>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
<<<<<<< HEAD
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	f003 0304 	and.w	r3, r3, #4
 8002458:	2b00      	cmp	r3, #0
 800245a:	d008      	beq.n	800246e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800245c:	4b19      	ldr	r3, [pc, #100]	@ (80024c4 <HAL_RCC_ClockConfig+0x1bc>)
 800245e:	689b      	ldr	r3, [r3, #8]
 8002460:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	68db      	ldr	r3, [r3, #12]
 8002468:	4916      	ldr	r1, [pc, #88]	@ (80024c4 <HAL_RCC_ClockConfig+0x1bc>)
 800246a:	4313      	orrs	r3, r2
 800246c:	608b      	str	r3, [r1, #8]
=======
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	f003 0304 	and.w	r3, r3, #4
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d008      	beq.n	80029d2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80029c0:	4b19      	ldr	r3, [pc, #100]	@ (8002a28 <HAL_RCC_ClockConfig+0x1bc>)
 80029c2:	689b      	ldr	r3, [r3, #8]
 80029c4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	68db      	ldr	r3, [r3, #12]
 80029cc:	4916      	ldr	r1, [pc, #88]	@ (8002a28 <HAL_RCC_ClockConfig+0x1bc>)
 80029ce:	4313      	orrs	r3, r2
 80029d0:	608b      	str	r3, [r1, #8]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
<<<<<<< HEAD
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	f003 0308 	and.w	r3, r3, #8
 8002476:	2b00      	cmp	r3, #0
 8002478:	d009      	beq.n	800248e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800247a:	4b12      	ldr	r3, [pc, #72]	@ (80024c4 <HAL_RCC_ClockConfig+0x1bc>)
 800247c:	689b      	ldr	r3, [r3, #8]
 800247e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	691b      	ldr	r3, [r3, #16]
 8002486:	00db      	lsls	r3, r3, #3
 8002488:	490e      	ldr	r1, [pc, #56]	@ (80024c4 <HAL_RCC_ClockConfig+0x1bc>)
 800248a:	4313      	orrs	r3, r2
 800248c:	608b      	str	r3, [r1, #8]
=======
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f003 0308 	and.w	r3, r3, #8
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d009      	beq.n	80029f2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80029de:	4b12      	ldr	r3, [pc, #72]	@ (8002a28 <HAL_RCC_ClockConfig+0x1bc>)
 80029e0:	689b      	ldr	r3, [r3, #8]
 80029e2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	691b      	ldr	r3, [r3, #16]
 80029ea:	00db      	lsls	r3, r3, #3
 80029ec:	490e      	ldr	r1, [pc, #56]	@ (8002a28 <HAL_RCC_ClockConfig+0x1bc>)
 80029ee:	4313      	orrs	r3, r2
 80029f0:	608b      	str	r3, [r1, #8]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
<<<<<<< HEAD
 800248e:	f000 f821 	bl	80024d4 <HAL_RCC_GetSysClockFreq>
 8002492:	4602      	mov	r2, r0
 8002494:	4b0b      	ldr	r3, [pc, #44]	@ (80024c4 <HAL_RCC_ClockConfig+0x1bc>)
 8002496:	689b      	ldr	r3, [r3, #8]
 8002498:	091b      	lsrs	r3, r3, #4
 800249a:	f003 030f 	and.w	r3, r3, #15
 800249e:	490a      	ldr	r1, [pc, #40]	@ (80024c8 <HAL_RCC_ClockConfig+0x1c0>)
 80024a0:	5ccb      	ldrb	r3, [r1, r3]
 80024a2:	fa22 f303 	lsr.w	r3, r2, r3
 80024a6:	4a09      	ldr	r2, [pc, #36]	@ (80024cc <HAL_RCC_ClockConfig+0x1c4>)
 80024a8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80024aa:	4b09      	ldr	r3, [pc, #36]	@ (80024d0 <HAL_RCC_ClockConfig+0x1c8>)
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	4618      	mov	r0, r3
 80024b0:	f7fe fb2a 	bl	8000b08 <HAL_InitTick>

  return HAL_OK;
 80024b4:	2300      	movs	r3, #0
}
 80024b6:	4618      	mov	r0, r3
 80024b8:	3710      	adds	r7, #16
 80024ba:	46bd      	mov	sp, r7
 80024bc:	bd80      	pop	{r7, pc}
 80024be:	bf00      	nop
 80024c0:	40023c00 	.word	0x40023c00
 80024c4:	40023800 	.word	0x40023800
 80024c8:	0800432c 	.word	0x0800432c
 80024cc:	20000000 	.word	0x20000000
 80024d0:	20000004 	.word	0x20000004

080024d4 <HAL_RCC_GetSysClockFreq>:
=======
 80029f2:	f000 f821 	bl	8002a38 <HAL_RCC_GetSysClockFreq>
 80029f6:	4602      	mov	r2, r0
 80029f8:	4b0b      	ldr	r3, [pc, #44]	@ (8002a28 <HAL_RCC_ClockConfig+0x1bc>)
 80029fa:	689b      	ldr	r3, [r3, #8]
 80029fc:	091b      	lsrs	r3, r3, #4
 80029fe:	f003 030f 	and.w	r3, r3, #15
 8002a02:	490a      	ldr	r1, [pc, #40]	@ (8002a2c <HAL_RCC_ClockConfig+0x1c0>)
 8002a04:	5ccb      	ldrb	r3, [r1, r3]
 8002a06:	fa22 f303 	lsr.w	r3, r2, r3
 8002a0a:	4a09      	ldr	r2, [pc, #36]	@ (8002a30 <HAL_RCC_ClockConfig+0x1c4>)
 8002a0c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002a0e:	4b09      	ldr	r3, [pc, #36]	@ (8002a34 <HAL_RCC_ClockConfig+0x1c8>)
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	4618      	mov	r0, r3
 8002a14:	f7fe faf4 	bl	8001000 <HAL_InitTick>

  return HAL_OK;
 8002a18:	2300      	movs	r3, #0
}
 8002a1a:	4618      	mov	r0, r3
 8002a1c:	3710      	adds	r7, #16
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	bd80      	pop	{r7, pc}
 8002a22:	bf00      	nop
 8002a24:	40023c00 	.word	0x40023c00
 8002a28:	40023800 	.word	0x40023800
 8002a2c:	08007cbc 	.word	0x08007cbc
 8002a30:	20000004 	.word	0x20000004
 8002a34:	20000008 	.word	0x20000008

08002a38 <HAL_RCC_GetSysClockFreq>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
<<<<<<< HEAD
 80024d4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80024d8:	b094      	sub	sp, #80	@ 0x50
 80024da:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80024dc:	2300      	movs	r3, #0
 80024de:	647b      	str	r3, [r7, #68]	@ 0x44
 80024e0:	2300      	movs	r3, #0
 80024e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80024e4:	2300      	movs	r3, #0
 80024e6:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80024e8:	2300      	movs	r3, #0
 80024ea:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80024ec:	4b79      	ldr	r3, [pc, #484]	@ (80026d4 <HAL_RCC_GetSysClockFreq+0x200>)
 80024ee:	689b      	ldr	r3, [r3, #8]
 80024f0:	f003 030c 	and.w	r3, r3, #12
 80024f4:	2b08      	cmp	r3, #8
 80024f6:	d00d      	beq.n	8002514 <HAL_RCC_GetSysClockFreq+0x40>
 80024f8:	2b08      	cmp	r3, #8
 80024fa:	f200 80e1 	bhi.w	80026c0 <HAL_RCC_GetSysClockFreq+0x1ec>
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d002      	beq.n	8002508 <HAL_RCC_GetSysClockFreq+0x34>
 8002502:	2b04      	cmp	r3, #4
 8002504:	d003      	beq.n	800250e <HAL_RCC_GetSysClockFreq+0x3a>
 8002506:	e0db      	b.n	80026c0 <HAL_RCC_GetSysClockFreq+0x1ec>
=======
 8002a38:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002a3c:	b094      	sub	sp, #80	@ 0x50
 8002a3e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002a40:	2300      	movs	r3, #0
 8002a42:	647b      	str	r3, [r7, #68]	@ 0x44
 8002a44:	2300      	movs	r3, #0
 8002a46:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002a48:	2300      	movs	r3, #0
 8002a4a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8002a4c:	2300      	movs	r3, #0
 8002a4e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002a50:	4b79      	ldr	r3, [pc, #484]	@ (8002c38 <HAL_RCC_GetSysClockFreq+0x200>)
 8002a52:	689b      	ldr	r3, [r3, #8]
 8002a54:	f003 030c 	and.w	r3, r3, #12
 8002a58:	2b08      	cmp	r3, #8
 8002a5a:	d00d      	beq.n	8002a78 <HAL_RCC_GetSysClockFreq+0x40>
 8002a5c:	2b08      	cmp	r3, #8
 8002a5e:	f200 80e1 	bhi.w	8002c24 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d002      	beq.n	8002a6c <HAL_RCC_GetSysClockFreq+0x34>
 8002a66:	2b04      	cmp	r3, #4
 8002a68:	d003      	beq.n	8002a72 <HAL_RCC_GetSysClockFreq+0x3a>
 8002a6a:	e0db      	b.n	8002c24 <HAL_RCC_GetSysClockFreq+0x1ec>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
<<<<<<< HEAD
 8002508:	4b73      	ldr	r3, [pc, #460]	@ (80026d8 <HAL_RCC_GetSysClockFreq+0x204>)
 800250a:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 800250c:	e0db      	b.n	80026c6 <HAL_RCC_GetSysClockFreq+0x1f2>
=======
 8002a6c:	4b73      	ldr	r3, [pc, #460]	@ (8002c3c <HAL_RCC_GetSysClockFreq+0x204>)
 8002a6e:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 8002a70:	e0db      	b.n	8002c2a <HAL_RCC_GetSysClockFreq+0x1f2>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
<<<<<<< HEAD
 800250e:	4b73      	ldr	r3, [pc, #460]	@ (80026dc <HAL_RCC_GetSysClockFreq+0x208>)
 8002510:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002512:	e0d8      	b.n	80026c6 <HAL_RCC_GetSysClockFreq+0x1f2>
=======
 8002a72:	4b73      	ldr	r3, [pc, #460]	@ (8002c40 <HAL_RCC_GetSysClockFreq+0x208>)
 8002a74:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002a76:	e0d8      	b.n	8002c2a <HAL_RCC_GetSysClockFreq+0x1f2>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
<<<<<<< HEAD
 8002514:	4b6f      	ldr	r3, [pc, #444]	@ (80026d4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002516:	685b      	ldr	r3, [r3, #4]
 8002518:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800251c:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800251e:	4b6d      	ldr	r3, [pc, #436]	@ (80026d4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002520:	685b      	ldr	r3, [r3, #4]
 8002522:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002526:	2b00      	cmp	r3, #0
 8002528:	d063      	beq.n	80025f2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800252a:	4b6a      	ldr	r3, [pc, #424]	@ (80026d4 <HAL_RCC_GetSysClockFreq+0x200>)
 800252c:	685b      	ldr	r3, [r3, #4]
 800252e:	099b      	lsrs	r3, r3, #6
 8002530:	2200      	movs	r2, #0
 8002532:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002534:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002536:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002538:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800253c:	633b      	str	r3, [r7, #48]	@ 0x30
 800253e:	2300      	movs	r3, #0
 8002540:	637b      	str	r3, [r7, #52]	@ 0x34
 8002542:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002546:	4622      	mov	r2, r4
 8002548:	462b      	mov	r3, r5
 800254a:	f04f 0000 	mov.w	r0, #0
 800254e:	f04f 0100 	mov.w	r1, #0
 8002552:	0159      	lsls	r1, r3, #5
 8002554:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002558:	0150      	lsls	r0, r2, #5
 800255a:	4602      	mov	r2, r0
 800255c:	460b      	mov	r3, r1
 800255e:	4621      	mov	r1, r4
 8002560:	1a51      	subs	r1, r2, r1
 8002562:	6139      	str	r1, [r7, #16]
 8002564:	4629      	mov	r1, r5
 8002566:	eb63 0301 	sbc.w	r3, r3, r1
 800256a:	617b      	str	r3, [r7, #20]
 800256c:	f04f 0200 	mov.w	r2, #0
 8002570:	f04f 0300 	mov.w	r3, #0
 8002574:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002578:	4659      	mov	r1, fp
 800257a:	018b      	lsls	r3, r1, #6
 800257c:	4651      	mov	r1, sl
 800257e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002582:	4651      	mov	r1, sl
 8002584:	018a      	lsls	r2, r1, #6
 8002586:	4651      	mov	r1, sl
 8002588:	ebb2 0801 	subs.w	r8, r2, r1
 800258c:	4659      	mov	r1, fp
 800258e:	eb63 0901 	sbc.w	r9, r3, r1
 8002592:	f04f 0200 	mov.w	r2, #0
 8002596:	f04f 0300 	mov.w	r3, #0
 800259a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800259e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80025a2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80025a6:	4690      	mov	r8, r2
 80025a8:	4699      	mov	r9, r3
 80025aa:	4623      	mov	r3, r4
 80025ac:	eb18 0303 	adds.w	r3, r8, r3
 80025b0:	60bb      	str	r3, [r7, #8]
 80025b2:	462b      	mov	r3, r5
 80025b4:	eb49 0303 	adc.w	r3, r9, r3
 80025b8:	60fb      	str	r3, [r7, #12]
 80025ba:	f04f 0200 	mov.w	r2, #0
 80025be:	f04f 0300 	mov.w	r3, #0
 80025c2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80025c6:	4629      	mov	r1, r5
 80025c8:	024b      	lsls	r3, r1, #9
 80025ca:	4621      	mov	r1, r4
 80025cc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80025d0:	4621      	mov	r1, r4
 80025d2:	024a      	lsls	r2, r1, #9
 80025d4:	4610      	mov	r0, r2
 80025d6:	4619      	mov	r1, r3
 80025d8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80025da:	2200      	movs	r2, #0
 80025dc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80025de:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80025e0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80025e4:	f7fd fdf4 	bl	80001d0 <__aeabi_uldivmod>
 80025e8:	4602      	mov	r2, r0
 80025ea:	460b      	mov	r3, r1
 80025ec:	4613      	mov	r3, r2
 80025ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80025f0:	e058      	b.n	80026a4 <HAL_RCC_GetSysClockFreq+0x1d0>
=======
 8002a78:	4b6f      	ldr	r3, [pc, #444]	@ (8002c38 <HAL_RCC_GetSysClockFreq+0x200>)
 8002a7a:	685b      	ldr	r3, [r3, #4]
 8002a7c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002a80:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002a82:	4b6d      	ldr	r3, [pc, #436]	@ (8002c38 <HAL_RCC_GetSysClockFreq+0x200>)
 8002a84:	685b      	ldr	r3, [r3, #4]
 8002a86:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d063      	beq.n	8002b56 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002a8e:	4b6a      	ldr	r3, [pc, #424]	@ (8002c38 <HAL_RCC_GetSysClockFreq+0x200>)
 8002a90:	685b      	ldr	r3, [r3, #4]
 8002a92:	099b      	lsrs	r3, r3, #6
 8002a94:	2200      	movs	r2, #0
 8002a96:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002a98:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002a9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002a9c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002aa0:	633b      	str	r3, [r7, #48]	@ 0x30
 8002aa2:	2300      	movs	r3, #0
 8002aa4:	637b      	str	r3, [r7, #52]	@ 0x34
 8002aa6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002aaa:	4622      	mov	r2, r4
 8002aac:	462b      	mov	r3, r5
 8002aae:	f04f 0000 	mov.w	r0, #0
 8002ab2:	f04f 0100 	mov.w	r1, #0
 8002ab6:	0159      	lsls	r1, r3, #5
 8002ab8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002abc:	0150      	lsls	r0, r2, #5
 8002abe:	4602      	mov	r2, r0
 8002ac0:	460b      	mov	r3, r1
 8002ac2:	4621      	mov	r1, r4
 8002ac4:	1a51      	subs	r1, r2, r1
 8002ac6:	6139      	str	r1, [r7, #16]
 8002ac8:	4629      	mov	r1, r5
 8002aca:	eb63 0301 	sbc.w	r3, r3, r1
 8002ace:	617b      	str	r3, [r7, #20]
 8002ad0:	f04f 0200 	mov.w	r2, #0
 8002ad4:	f04f 0300 	mov.w	r3, #0
 8002ad8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002adc:	4659      	mov	r1, fp
 8002ade:	018b      	lsls	r3, r1, #6
 8002ae0:	4651      	mov	r1, sl
 8002ae2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002ae6:	4651      	mov	r1, sl
 8002ae8:	018a      	lsls	r2, r1, #6
 8002aea:	4651      	mov	r1, sl
 8002aec:	ebb2 0801 	subs.w	r8, r2, r1
 8002af0:	4659      	mov	r1, fp
 8002af2:	eb63 0901 	sbc.w	r9, r3, r1
 8002af6:	f04f 0200 	mov.w	r2, #0
 8002afa:	f04f 0300 	mov.w	r3, #0
 8002afe:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002b02:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002b06:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002b0a:	4690      	mov	r8, r2
 8002b0c:	4699      	mov	r9, r3
 8002b0e:	4623      	mov	r3, r4
 8002b10:	eb18 0303 	adds.w	r3, r8, r3
 8002b14:	60bb      	str	r3, [r7, #8]
 8002b16:	462b      	mov	r3, r5
 8002b18:	eb49 0303 	adc.w	r3, r9, r3
 8002b1c:	60fb      	str	r3, [r7, #12]
 8002b1e:	f04f 0200 	mov.w	r2, #0
 8002b22:	f04f 0300 	mov.w	r3, #0
 8002b26:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002b2a:	4629      	mov	r1, r5
 8002b2c:	024b      	lsls	r3, r1, #9
 8002b2e:	4621      	mov	r1, r4
 8002b30:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002b34:	4621      	mov	r1, r4
 8002b36:	024a      	lsls	r2, r1, #9
 8002b38:	4610      	mov	r0, r2
 8002b3a:	4619      	mov	r1, r3
 8002b3c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002b3e:	2200      	movs	r2, #0
 8002b40:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002b42:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002b44:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002b48:	f7fd fb92 	bl	8000270 <__aeabi_uldivmod>
 8002b4c:	4602      	mov	r2, r0
 8002b4e:	460b      	mov	r3, r1
 8002b50:	4613      	mov	r3, r2
 8002b52:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002b54:	e058      	b.n	8002c08 <HAL_RCC_GetSysClockFreq+0x1d0>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
<<<<<<< HEAD
 80025f2:	4b38      	ldr	r3, [pc, #224]	@ (80026d4 <HAL_RCC_GetSysClockFreq+0x200>)
 80025f4:	685b      	ldr	r3, [r3, #4]
 80025f6:	099b      	lsrs	r3, r3, #6
 80025f8:	2200      	movs	r2, #0
 80025fa:	4618      	mov	r0, r3
 80025fc:	4611      	mov	r1, r2
 80025fe:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002602:	623b      	str	r3, [r7, #32]
 8002604:	2300      	movs	r3, #0
 8002606:	627b      	str	r3, [r7, #36]	@ 0x24
 8002608:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800260c:	4642      	mov	r2, r8
 800260e:	464b      	mov	r3, r9
 8002610:	f04f 0000 	mov.w	r0, #0
 8002614:	f04f 0100 	mov.w	r1, #0
 8002618:	0159      	lsls	r1, r3, #5
 800261a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800261e:	0150      	lsls	r0, r2, #5
 8002620:	4602      	mov	r2, r0
 8002622:	460b      	mov	r3, r1
 8002624:	4641      	mov	r1, r8
 8002626:	ebb2 0a01 	subs.w	sl, r2, r1
 800262a:	4649      	mov	r1, r9
 800262c:	eb63 0b01 	sbc.w	fp, r3, r1
 8002630:	f04f 0200 	mov.w	r2, #0
 8002634:	f04f 0300 	mov.w	r3, #0
 8002638:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800263c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002640:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002644:	ebb2 040a 	subs.w	r4, r2, sl
 8002648:	eb63 050b 	sbc.w	r5, r3, fp
 800264c:	f04f 0200 	mov.w	r2, #0
 8002650:	f04f 0300 	mov.w	r3, #0
 8002654:	00eb      	lsls	r3, r5, #3
 8002656:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800265a:	00e2      	lsls	r2, r4, #3
 800265c:	4614      	mov	r4, r2
 800265e:	461d      	mov	r5, r3
 8002660:	4643      	mov	r3, r8
 8002662:	18e3      	adds	r3, r4, r3
 8002664:	603b      	str	r3, [r7, #0]
 8002666:	464b      	mov	r3, r9
 8002668:	eb45 0303 	adc.w	r3, r5, r3
 800266c:	607b      	str	r3, [r7, #4]
 800266e:	f04f 0200 	mov.w	r2, #0
 8002672:	f04f 0300 	mov.w	r3, #0
 8002676:	e9d7 4500 	ldrd	r4, r5, [r7]
 800267a:	4629      	mov	r1, r5
 800267c:	028b      	lsls	r3, r1, #10
 800267e:	4621      	mov	r1, r4
 8002680:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002684:	4621      	mov	r1, r4
 8002686:	028a      	lsls	r2, r1, #10
 8002688:	4610      	mov	r0, r2
 800268a:	4619      	mov	r1, r3
 800268c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800268e:	2200      	movs	r2, #0
 8002690:	61bb      	str	r3, [r7, #24]
 8002692:	61fa      	str	r2, [r7, #28]
 8002694:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002698:	f7fd fd9a 	bl	80001d0 <__aeabi_uldivmod>
 800269c:	4602      	mov	r2, r0
 800269e:	460b      	mov	r3, r1
 80026a0:	4613      	mov	r3, r2
 80026a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80026a4:	4b0b      	ldr	r3, [pc, #44]	@ (80026d4 <HAL_RCC_GetSysClockFreq+0x200>)
 80026a6:	685b      	ldr	r3, [r3, #4]
 80026a8:	0c1b      	lsrs	r3, r3, #16
 80026aa:	f003 0303 	and.w	r3, r3, #3
 80026ae:	3301      	adds	r3, #1
 80026b0:	005b      	lsls	r3, r3, #1
 80026b2:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 80026b4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80026b6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80026b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80026bc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80026be:	e002      	b.n	80026c6 <HAL_RCC_GetSysClockFreq+0x1f2>
=======
 8002b56:	4b38      	ldr	r3, [pc, #224]	@ (8002c38 <HAL_RCC_GetSysClockFreq+0x200>)
 8002b58:	685b      	ldr	r3, [r3, #4]
 8002b5a:	099b      	lsrs	r3, r3, #6
 8002b5c:	2200      	movs	r2, #0
 8002b5e:	4618      	mov	r0, r3
 8002b60:	4611      	mov	r1, r2
 8002b62:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002b66:	623b      	str	r3, [r7, #32]
 8002b68:	2300      	movs	r3, #0
 8002b6a:	627b      	str	r3, [r7, #36]	@ 0x24
 8002b6c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002b70:	4642      	mov	r2, r8
 8002b72:	464b      	mov	r3, r9
 8002b74:	f04f 0000 	mov.w	r0, #0
 8002b78:	f04f 0100 	mov.w	r1, #0
 8002b7c:	0159      	lsls	r1, r3, #5
 8002b7e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002b82:	0150      	lsls	r0, r2, #5
 8002b84:	4602      	mov	r2, r0
 8002b86:	460b      	mov	r3, r1
 8002b88:	4641      	mov	r1, r8
 8002b8a:	ebb2 0a01 	subs.w	sl, r2, r1
 8002b8e:	4649      	mov	r1, r9
 8002b90:	eb63 0b01 	sbc.w	fp, r3, r1
 8002b94:	f04f 0200 	mov.w	r2, #0
 8002b98:	f04f 0300 	mov.w	r3, #0
 8002b9c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002ba0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002ba4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002ba8:	ebb2 040a 	subs.w	r4, r2, sl
 8002bac:	eb63 050b 	sbc.w	r5, r3, fp
 8002bb0:	f04f 0200 	mov.w	r2, #0
 8002bb4:	f04f 0300 	mov.w	r3, #0
 8002bb8:	00eb      	lsls	r3, r5, #3
 8002bba:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002bbe:	00e2      	lsls	r2, r4, #3
 8002bc0:	4614      	mov	r4, r2
 8002bc2:	461d      	mov	r5, r3
 8002bc4:	4643      	mov	r3, r8
 8002bc6:	18e3      	adds	r3, r4, r3
 8002bc8:	603b      	str	r3, [r7, #0]
 8002bca:	464b      	mov	r3, r9
 8002bcc:	eb45 0303 	adc.w	r3, r5, r3
 8002bd0:	607b      	str	r3, [r7, #4]
 8002bd2:	f04f 0200 	mov.w	r2, #0
 8002bd6:	f04f 0300 	mov.w	r3, #0
 8002bda:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002bde:	4629      	mov	r1, r5
 8002be0:	028b      	lsls	r3, r1, #10
 8002be2:	4621      	mov	r1, r4
 8002be4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002be8:	4621      	mov	r1, r4
 8002bea:	028a      	lsls	r2, r1, #10
 8002bec:	4610      	mov	r0, r2
 8002bee:	4619      	mov	r1, r3
 8002bf0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002bf2:	2200      	movs	r2, #0
 8002bf4:	61bb      	str	r3, [r7, #24]
 8002bf6:	61fa      	str	r2, [r7, #28]
 8002bf8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002bfc:	f7fd fb38 	bl	8000270 <__aeabi_uldivmod>
 8002c00:	4602      	mov	r2, r0
 8002c02:	460b      	mov	r3, r1
 8002c04:	4613      	mov	r3, r2
 8002c06:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002c08:	4b0b      	ldr	r3, [pc, #44]	@ (8002c38 <HAL_RCC_GetSysClockFreq+0x200>)
 8002c0a:	685b      	ldr	r3, [r3, #4]
 8002c0c:	0c1b      	lsrs	r3, r3, #16
 8002c0e:	f003 0303 	and.w	r3, r3, #3
 8002c12:	3301      	adds	r3, #1
 8002c14:	005b      	lsls	r3, r3, #1
 8002c16:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 8002c18:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002c1a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002c1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c20:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002c22:	e002      	b.n	8002c2a <HAL_RCC_GetSysClockFreq+0x1f2>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
<<<<<<< HEAD
 80026c0:	4b05      	ldr	r3, [pc, #20]	@ (80026d8 <HAL_RCC_GetSysClockFreq+0x204>)
 80026c2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80026c4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80026c6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80026c8:	4618      	mov	r0, r3
 80026ca:	3750      	adds	r7, #80	@ 0x50
 80026cc:	46bd      	mov	sp, r7
 80026ce:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80026d2:	bf00      	nop
 80026d4:	40023800 	.word	0x40023800
 80026d8:	00f42400 	.word	0x00f42400
 80026dc:	007a1200 	.word	0x007a1200

080026e0 <HAL_RCC_GetHCLKFreq>:
=======
 8002c24:	4b05      	ldr	r3, [pc, #20]	@ (8002c3c <HAL_RCC_GetSysClockFreq+0x204>)
 8002c26:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002c28:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002c2a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002c2c:	4618      	mov	r0, r3
 8002c2e:	3750      	adds	r7, #80	@ 0x50
 8002c30:	46bd      	mov	sp, r7
 8002c32:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002c36:	bf00      	nop
 8002c38:	40023800 	.word	0x40023800
 8002c3c:	00f42400 	.word	0x00f42400
 8002c40:	007a1200 	.word	0x007a1200

08002c44 <HAL_RCC_GetHCLKFreq>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
<<<<<<< HEAD
 80026e0:	b480      	push	{r7}
 80026e2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80026e4:	4b03      	ldr	r3, [pc, #12]	@ (80026f4 <HAL_RCC_GetHCLKFreq+0x14>)
 80026e6:	681b      	ldr	r3, [r3, #0]
}
 80026e8:	4618      	mov	r0, r3
 80026ea:	46bd      	mov	sp, r7
 80026ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f0:	4770      	bx	lr
 80026f2:	bf00      	nop
 80026f4:	20000000 	.word	0x20000000

080026f8 <HAL_RCC_GetPCLK1Freq>:
=======
 8002c44:	b480      	push	{r7}
 8002c46:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002c48:	4b03      	ldr	r3, [pc, #12]	@ (8002c58 <HAL_RCC_GetHCLKFreq+0x14>)
 8002c4a:	681b      	ldr	r3, [r3, #0]
}
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c54:	4770      	bx	lr
 8002c56:	bf00      	nop
 8002c58:	20000004 	.word	0x20000004

08002c5c <HAL_RCC_GetPCLK1Freq>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
<<<<<<< HEAD
 80026f8:	b580      	push	{r7, lr}
 80026fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80026fc:	f7ff fff0 	bl	80026e0 <HAL_RCC_GetHCLKFreq>
 8002700:	4602      	mov	r2, r0
 8002702:	4b05      	ldr	r3, [pc, #20]	@ (8002718 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002704:	689b      	ldr	r3, [r3, #8]
 8002706:	0a9b      	lsrs	r3, r3, #10
 8002708:	f003 0307 	and.w	r3, r3, #7
 800270c:	4903      	ldr	r1, [pc, #12]	@ (800271c <HAL_RCC_GetPCLK1Freq+0x24>)
 800270e:	5ccb      	ldrb	r3, [r1, r3]
 8002710:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002714:	4618      	mov	r0, r3
 8002716:	bd80      	pop	{r7, pc}
 8002718:	40023800 	.word	0x40023800
 800271c:	0800433c 	.word	0x0800433c

08002720 <HAL_RCC_GetPCLK2Freq>:
=======
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002c60:	f7ff fff0 	bl	8002c44 <HAL_RCC_GetHCLKFreq>
 8002c64:	4602      	mov	r2, r0
 8002c66:	4b05      	ldr	r3, [pc, #20]	@ (8002c7c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002c68:	689b      	ldr	r3, [r3, #8]
 8002c6a:	0a9b      	lsrs	r3, r3, #10
 8002c6c:	f003 0307 	and.w	r3, r3, #7
 8002c70:	4903      	ldr	r1, [pc, #12]	@ (8002c80 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002c72:	5ccb      	ldrb	r3, [r1, r3]
 8002c74:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002c78:	4618      	mov	r0, r3
 8002c7a:	bd80      	pop	{r7, pc}
 8002c7c:	40023800 	.word	0x40023800
 8002c80:	08007ccc 	.word	0x08007ccc

08002c84 <HAL_RCC_GetPCLK2Freq>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
<<<<<<< HEAD
 8002720:	b580      	push	{r7, lr}
 8002722:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002724:	f7ff ffdc 	bl	80026e0 <HAL_RCC_GetHCLKFreq>
 8002728:	4602      	mov	r2, r0
 800272a:	4b05      	ldr	r3, [pc, #20]	@ (8002740 <HAL_RCC_GetPCLK2Freq+0x20>)
 800272c:	689b      	ldr	r3, [r3, #8]
 800272e:	0b5b      	lsrs	r3, r3, #13
 8002730:	f003 0307 	and.w	r3, r3, #7
 8002734:	4903      	ldr	r1, [pc, #12]	@ (8002744 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002736:	5ccb      	ldrb	r3, [r1, r3]
 8002738:	fa22 f303 	lsr.w	r3, r2, r3
}
 800273c:	4618      	mov	r0, r3
 800273e:	bd80      	pop	{r7, pc}
 8002740:	40023800 	.word	0x40023800
 8002744:	0800433c 	.word	0x0800433c

08002748 <HAL_RCC_GetClockConfig>:
=======
 8002c84:	b580      	push	{r7, lr}
 8002c86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002c88:	f7ff ffdc 	bl	8002c44 <HAL_RCC_GetHCLKFreq>
 8002c8c:	4602      	mov	r2, r0
 8002c8e:	4b05      	ldr	r3, [pc, #20]	@ (8002ca4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002c90:	689b      	ldr	r3, [r3, #8]
 8002c92:	0b5b      	lsrs	r3, r3, #13
 8002c94:	f003 0307 	and.w	r3, r3, #7
 8002c98:	4903      	ldr	r1, [pc, #12]	@ (8002ca8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002c9a:	5ccb      	ldrb	r3, [r1, r3]
 8002c9c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002ca0:	4618      	mov	r0, r3
 8002ca2:	bd80      	pop	{r7, pc}
 8002ca4:	40023800 	.word	0x40023800
 8002ca8:	08007ccc 	.word	0x08007ccc

08002cac <HAL_RCC_GetClockConfig>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
<<<<<<< HEAD
 8002748:	b480      	push	{r7}
 800274a:	b083      	sub	sp, #12
 800274c:	af00      	add	r7, sp, #0
 800274e:	6078      	str	r0, [r7, #4]
 8002750:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	220f      	movs	r2, #15
 8002756:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002758:	4b12      	ldr	r3, [pc, #72]	@ (80027a4 <HAL_RCC_GetClockConfig+0x5c>)
 800275a:	689b      	ldr	r3, [r3, #8]
 800275c:	f003 0203 	and.w	r2, r3, #3
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002764:	4b0f      	ldr	r3, [pc, #60]	@ (80027a4 <HAL_RCC_GetClockConfig+0x5c>)
 8002766:	689b      	ldr	r3, [r3, #8]
 8002768:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002770:	4b0c      	ldr	r3, [pc, #48]	@ (80027a4 <HAL_RCC_GetClockConfig+0x5c>)
 8002772:	689b      	ldr	r3, [r3, #8]
 8002774:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800277c:	4b09      	ldr	r3, [pc, #36]	@ (80027a4 <HAL_RCC_GetClockConfig+0x5c>)
 800277e:	689b      	ldr	r3, [r3, #8]
 8002780:	08db      	lsrs	r3, r3, #3
 8002782:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800278a:	4b07      	ldr	r3, [pc, #28]	@ (80027a8 <HAL_RCC_GetClockConfig+0x60>)
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f003 020f 	and.w	r2, r3, #15
 8002792:	683b      	ldr	r3, [r7, #0]
 8002794:	601a      	str	r2, [r3, #0]
}
 8002796:	bf00      	nop
 8002798:	370c      	adds	r7, #12
 800279a:	46bd      	mov	sp, r7
 800279c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a0:	4770      	bx	lr
 80027a2:	bf00      	nop
 80027a4:	40023800 	.word	0x40023800
 80027a8:	40023c00 	.word	0x40023c00

080027ac <HAL_TIM_Base_Init>:
=======
 8002cac:	b480      	push	{r7}
 8002cae:	b083      	sub	sp, #12
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	6078      	str	r0, [r7, #4]
 8002cb4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	220f      	movs	r2, #15
 8002cba:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002cbc:	4b12      	ldr	r3, [pc, #72]	@ (8002d08 <HAL_RCC_GetClockConfig+0x5c>)
 8002cbe:	689b      	ldr	r3, [r3, #8]
 8002cc0:	f003 0203 	and.w	r2, r3, #3
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002cc8:	4b0f      	ldr	r3, [pc, #60]	@ (8002d08 <HAL_RCC_GetClockConfig+0x5c>)
 8002cca:	689b      	ldr	r3, [r3, #8]
 8002ccc:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002cd4:	4b0c      	ldr	r3, [pc, #48]	@ (8002d08 <HAL_RCC_GetClockConfig+0x5c>)
 8002cd6:	689b      	ldr	r3, [r3, #8]
 8002cd8:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002ce0:	4b09      	ldr	r3, [pc, #36]	@ (8002d08 <HAL_RCC_GetClockConfig+0x5c>)
 8002ce2:	689b      	ldr	r3, [r3, #8]
 8002ce4:	08db      	lsrs	r3, r3, #3
 8002ce6:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002cee:	4b07      	ldr	r3, [pc, #28]	@ (8002d0c <HAL_RCC_GetClockConfig+0x60>)
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	f003 020f 	and.w	r2, r3, #15
 8002cf6:	683b      	ldr	r3, [r7, #0]
 8002cf8:	601a      	str	r2, [r3, #0]
}
 8002cfa:	bf00      	nop
 8002cfc:	370c      	adds	r7, #12
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d04:	4770      	bx	lr
 8002d06:	bf00      	nop
 8002d08:	40023800 	.word	0x40023800
 8002d0c:	40023c00 	.word	0x40023c00

08002d10 <HAL_TIM_Base_Init>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
<<<<<<< HEAD
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b082      	sub	sp, #8
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d101      	bne.n	80027be <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80027ba:	2301      	movs	r3, #1
 80027bc:	e01d      	b.n	80027fa <HAL_TIM_Base_Init+0x4e>
=======
 8002d10:	b580      	push	{r7, lr}
 8002d12:	b082      	sub	sp, #8
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d101      	bne.n	8002d22 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002d1e:	2301      	movs	r3, #1
 8002d20:	e01d      	b.n	8002d5e <HAL_TIM_Base_Init+0x4e>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
<<<<<<< HEAD
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80027c4:	b2db      	uxtb	r3, r3
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d106      	bne.n	80027d8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	2200      	movs	r2, #0
 80027ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
=======
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002d28:	b2db      	uxtb	r3, r3
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d106      	bne.n	8002d3c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	2200      	movs	r2, #0
 8002d32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
<<<<<<< HEAD
 80027d2:	6878      	ldr	r0, [r7, #4]
 80027d4:	f7fe f906 	bl	80009e4 <HAL_TIM_Base_MspInit>
=======
 8002d36:	6878      	ldr	r0, [r7, #4]
 8002d38:	f7fe f8d0 	bl	8000edc <HAL_TIM_Base_MspInit>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
<<<<<<< HEAD
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	2202      	movs	r2, #2
 80027dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681a      	ldr	r2, [r3, #0]
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	3304      	adds	r3, #4
 80027e8:	4619      	mov	r1, r3
 80027ea:	4610      	mov	r0, r2
 80027ec:	f000 fa46 	bl	8002c7c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	2201      	movs	r2, #1
 80027f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80027f8:	2300      	movs	r3, #0
}
 80027fa:	4618      	mov	r0, r3
 80027fc:	3708      	adds	r7, #8
 80027fe:	46bd      	mov	sp, r7
 8002800:	bd80      	pop	{r7, pc}

08002802 <HAL_TIM_Base_Start>:
=======
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	2202      	movs	r2, #2
 8002d40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681a      	ldr	r2, [r3, #0]
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	3304      	adds	r3, #4
 8002d4c:	4619      	mov	r1, r3
 8002d4e:	4610      	mov	r0, r2
 8002d50:	f000 fa46 	bl	80031e0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	2201      	movs	r2, #1
 8002d58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002d5c:	2300      	movs	r3, #0
}
 8002d5e:	4618      	mov	r0, r3
 8002d60:	3708      	adds	r7, #8
 8002d62:	46bd      	mov	sp, r7
 8002d64:	bd80      	pop	{r7, pc}

08002d66 <HAL_TIM_Base_Start>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
<<<<<<< HEAD
 8002802:	b480      	push	{r7}
 8002804:	b085      	sub	sp, #20
 8002806:	af00      	add	r7, sp, #0
 8002808:	6078      	str	r0, [r7, #4]
=======
 8002d66:	b480      	push	{r7}
 8002d68:	b085      	sub	sp, #20
 8002d6a:	af00      	add	r7, sp, #0
 8002d6c:	6078      	str	r0, [r7, #4]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
<<<<<<< HEAD
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	2202      	movs	r2, #2
 800280e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	689b      	ldr	r3, [r3, #8]
 8002818:	f003 0307 	and.w	r3, r3, #7
 800281c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	2b06      	cmp	r3, #6
 8002822:	d007      	beq.n	8002834 <HAL_TIM_Base_Start+0x32>
  {
    __HAL_TIM_ENABLE(htim);
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	681a      	ldr	r2, [r3, #0]
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f042 0201 	orr.w	r2, r2, #1
 8002832:	601a      	str	r2, [r3, #0]
=======
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	2202      	movs	r2, #2
 8002d72:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	689b      	ldr	r3, [r3, #8]
 8002d7c:	f003 0307 	and.w	r3, r3, #7
 8002d80:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	2b06      	cmp	r3, #6
 8002d86:	d007      	beq.n	8002d98 <HAL_TIM_Base_Start+0x32>
  {
    __HAL_TIM_ENABLE(htim);
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	681a      	ldr	r2, [r3, #0]
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	f042 0201 	orr.w	r2, r2, #1
 8002d96:	601a      	str	r2, [r3, #0]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
<<<<<<< HEAD
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	2201      	movs	r2, #1
 8002838:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 800283c:	2300      	movs	r3, #0
}
 800283e:	4618      	mov	r0, r3
 8002840:	3714      	adds	r7, #20
 8002842:	46bd      	mov	sp, r7
 8002844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002848:	4770      	bx	lr

0800284a <HAL_TIM_Base_Start_IT>:
=======
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	2201      	movs	r2, #1
 8002d9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8002da0:	2300      	movs	r3, #0
}
 8002da2:	4618      	mov	r0, r3
 8002da4:	3714      	adds	r7, #20
 8002da6:	46bd      	mov	sp, r7
 8002da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dac:	4770      	bx	lr

08002dae <HAL_TIM_Base_Start_IT>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
<<<<<<< HEAD
 800284a:	b480      	push	{r7}
 800284c:	b085      	sub	sp, #20
 800284e:	af00      	add	r7, sp, #0
 8002850:	6078      	str	r0, [r7, #4]
=======
 8002dae:	b480      	push	{r7}
 8002db0:	b085      	sub	sp, #20
 8002db2:	af00      	add	r7, sp, #0
 8002db4:	6078      	str	r0, [r7, #4]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
<<<<<<< HEAD
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	68da      	ldr	r2, [r3, #12]
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	f042 0201 	orr.w	r2, r2, #1
 8002860:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	689b      	ldr	r3, [r3, #8]
 8002868:	f003 0307 	and.w	r3, r3, #7
 800286c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	2b06      	cmp	r3, #6
 8002872:	d007      	beq.n	8002884 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	681a      	ldr	r2, [r3, #0]
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	f042 0201 	orr.w	r2, r2, #1
 8002882:	601a      	str	r2, [r3, #0]
=======
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	68da      	ldr	r2, [r3, #12]
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f042 0201 	orr.w	r2, r2, #1
 8002dc4:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	689b      	ldr	r3, [r3, #8]
 8002dcc:	f003 0307 	and.w	r3, r3, #7
 8002dd0:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	2b06      	cmp	r3, #6
 8002dd6:	d007      	beq.n	8002de8 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	681a      	ldr	r2, [r3, #0]
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f042 0201 	orr.w	r2, r2, #1
 8002de6:	601a      	str	r2, [r3, #0]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  }

  /* Return function status */
  return HAL_OK;
<<<<<<< HEAD
 8002884:	2300      	movs	r3, #0
}
 8002886:	4618      	mov	r0, r3
 8002888:	3714      	adds	r7, #20
 800288a:	46bd      	mov	sp, r7
 800288c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002890:	4770      	bx	lr

08002892 <HAL_TIM_IRQHandler>:
=======
 8002de8:	2300      	movs	r3, #0
}
 8002dea:	4618      	mov	r0, r3
 8002dec:	3714      	adds	r7, #20
 8002dee:	46bd      	mov	sp, r7
 8002df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df4:	4770      	bx	lr

08002df6 <HAL_TIM_IRQHandler>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
<<<<<<< HEAD
 8002892:	b580      	push	{r7, lr}
 8002894:	b082      	sub	sp, #8
 8002896:	af00      	add	r7, sp, #0
 8002898:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	691b      	ldr	r3, [r3, #16]
 80028a0:	f003 0302 	and.w	r3, r3, #2
 80028a4:	2b02      	cmp	r3, #2
 80028a6:	d122      	bne.n	80028ee <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	68db      	ldr	r3, [r3, #12]
 80028ae:	f003 0302 	and.w	r3, r3, #2
 80028b2:	2b02      	cmp	r3, #2
 80028b4:	d11b      	bne.n	80028ee <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f06f 0202 	mvn.w	r2, #2
 80028be:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	2201      	movs	r2, #1
 80028c4:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	699b      	ldr	r3, [r3, #24]
 80028cc:	f003 0303 	and.w	r3, r3, #3
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d003      	beq.n	80028dc <HAL_TIM_IRQHandler+0x4a>
=======
 8002df6:	b580      	push	{r7, lr}
 8002df8:	b082      	sub	sp, #8
 8002dfa:	af00      	add	r7, sp, #0
 8002dfc:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	691b      	ldr	r3, [r3, #16]
 8002e04:	f003 0302 	and.w	r3, r3, #2
 8002e08:	2b02      	cmp	r3, #2
 8002e0a:	d122      	bne.n	8002e52 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	68db      	ldr	r3, [r3, #12]
 8002e12:	f003 0302 	and.w	r3, r3, #2
 8002e16:	2b02      	cmp	r3, #2
 8002e18:	d11b      	bne.n	8002e52 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	f06f 0202 	mvn.w	r2, #2
 8002e22:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	2201      	movs	r2, #1
 8002e28:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	699b      	ldr	r3, [r3, #24]
 8002e30:	f003 0303 	and.w	r3, r3, #3
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d003      	beq.n	8002e40 <HAL_TIM_IRQHandler+0x4a>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
<<<<<<< HEAD
 80028d4:	6878      	ldr	r0, [r7, #4]
 80028d6:	f000 f9b2 	bl	8002c3e <HAL_TIM_IC_CaptureCallback>
 80028da:	e005      	b.n	80028e8 <HAL_TIM_IRQHandler+0x56>
=======
 8002e38:	6878      	ldr	r0, [r7, #4]
 8002e3a:	f000 f9b2 	bl	80031a2 <HAL_TIM_IC_CaptureCallback>
 8002e3e:	e005      	b.n	8002e4c <HAL_TIM_IRQHandler+0x56>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
<<<<<<< HEAD
 80028dc:	6878      	ldr	r0, [r7, #4]
 80028de:	f000 f9a4 	bl	8002c2a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80028e2:	6878      	ldr	r0, [r7, #4]
 80028e4:	f000 f9b5 	bl	8002c52 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	2200      	movs	r2, #0
 80028ec:	771a      	strb	r2, [r3, #28]
=======
 8002e40:	6878      	ldr	r0, [r7, #4]
 8002e42:	f000 f9a4 	bl	800318e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e46:	6878      	ldr	r0, [r7, #4]
 8002e48:	f000 f9b5 	bl	80031b6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	2200      	movs	r2, #0
 8002e50:	771a      	strb	r2, [r3, #28]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
<<<<<<< HEAD
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	691b      	ldr	r3, [r3, #16]
 80028f4:	f003 0304 	and.w	r3, r3, #4
 80028f8:	2b04      	cmp	r3, #4
 80028fa:	d122      	bne.n	8002942 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	68db      	ldr	r3, [r3, #12]
 8002902:	f003 0304 	and.w	r3, r3, #4
 8002906:	2b04      	cmp	r3, #4
 8002908:	d11b      	bne.n	8002942 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f06f 0204 	mvn.w	r2, #4
 8002912:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	2202      	movs	r2, #2
 8002918:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	699b      	ldr	r3, [r3, #24]
 8002920:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002924:	2b00      	cmp	r3, #0
 8002926:	d003      	beq.n	8002930 <HAL_TIM_IRQHandler+0x9e>
=======
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	691b      	ldr	r3, [r3, #16]
 8002e58:	f003 0304 	and.w	r3, r3, #4
 8002e5c:	2b04      	cmp	r3, #4
 8002e5e:	d122      	bne.n	8002ea6 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	68db      	ldr	r3, [r3, #12]
 8002e66:	f003 0304 	and.w	r3, r3, #4
 8002e6a:	2b04      	cmp	r3, #4
 8002e6c:	d11b      	bne.n	8002ea6 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	f06f 0204 	mvn.w	r2, #4
 8002e76:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	2202      	movs	r2, #2
 8002e7c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	699b      	ldr	r3, [r3, #24]
 8002e84:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d003      	beq.n	8002e94 <HAL_TIM_IRQHandler+0x9e>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
<<<<<<< HEAD
 8002928:	6878      	ldr	r0, [r7, #4]
 800292a:	f000 f988 	bl	8002c3e <HAL_TIM_IC_CaptureCallback>
 800292e:	e005      	b.n	800293c <HAL_TIM_IRQHandler+0xaa>
=======
 8002e8c:	6878      	ldr	r0, [r7, #4]
 8002e8e:	f000 f988 	bl	80031a2 <HAL_TIM_IC_CaptureCallback>
 8002e92:	e005      	b.n	8002ea0 <HAL_TIM_IRQHandler+0xaa>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
<<<<<<< HEAD
 8002930:	6878      	ldr	r0, [r7, #4]
 8002932:	f000 f97a 	bl	8002c2a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002936:	6878      	ldr	r0, [r7, #4]
 8002938:	f000 f98b 	bl	8002c52 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	2200      	movs	r2, #0
 8002940:	771a      	strb	r2, [r3, #28]
=======
 8002e94:	6878      	ldr	r0, [r7, #4]
 8002e96:	f000 f97a 	bl	800318e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e9a:	6878      	ldr	r0, [r7, #4]
 8002e9c:	f000 f98b 	bl	80031b6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	2200      	movs	r2, #0
 8002ea4:	771a      	strb	r2, [r3, #28]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
<<<<<<< HEAD
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	691b      	ldr	r3, [r3, #16]
 8002948:	f003 0308 	and.w	r3, r3, #8
 800294c:	2b08      	cmp	r3, #8
 800294e:	d122      	bne.n	8002996 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	68db      	ldr	r3, [r3, #12]
 8002956:	f003 0308 	and.w	r3, r3, #8
 800295a:	2b08      	cmp	r3, #8
 800295c:	d11b      	bne.n	8002996 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f06f 0208 	mvn.w	r2, #8
 8002966:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	2204      	movs	r2, #4
 800296c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	69db      	ldr	r3, [r3, #28]
 8002974:	f003 0303 	and.w	r3, r3, #3
 8002978:	2b00      	cmp	r3, #0
 800297a:	d003      	beq.n	8002984 <HAL_TIM_IRQHandler+0xf2>
=======
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	691b      	ldr	r3, [r3, #16]
 8002eac:	f003 0308 	and.w	r3, r3, #8
 8002eb0:	2b08      	cmp	r3, #8
 8002eb2:	d122      	bne.n	8002efa <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	68db      	ldr	r3, [r3, #12]
 8002eba:	f003 0308 	and.w	r3, r3, #8
 8002ebe:	2b08      	cmp	r3, #8
 8002ec0:	d11b      	bne.n	8002efa <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	f06f 0208 	mvn.w	r2, #8
 8002eca:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	2204      	movs	r2, #4
 8002ed0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	69db      	ldr	r3, [r3, #28]
 8002ed8:	f003 0303 	and.w	r3, r3, #3
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d003      	beq.n	8002ee8 <HAL_TIM_IRQHandler+0xf2>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
<<<<<<< HEAD
 800297c:	6878      	ldr	r0, [r7, #4]
 800297e:	f000 f95e 	bl	8002c3e <HAL_TIM_IC_CaptureCallback>
 8002982:	e005      	b.n	8002990 <HAL_TIM_IRQHandler+0xfe>
=======
 8002ee0:	6878      	ldr	r0, [r7, #4]
 8002ee2:	f000 f95e 	bl	80031a2 <HAL_TIM_IC_CaptureCallback>
 8002ee6:	e005      	b.n	8002ef4 <HAL_TIM_IRQHandler+0xfe>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
<<<<<<< HEAD
 8002984:	6878      	ldr	r0, [r7, #4]
 8002986:	f000 f950 	bl	8002c2a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800298a:	6878      	ldr	r0, [r7, #4]
 800298c:	f000 f961 	bl	8002c52 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	2200      	movs	r2, #0
 8002994:	771a      	strb	r2, [r3, #28]
=======
 8002ee8:	6878      	ldr	r0, [r7, #4]
 8002eea:	f000 f950 	bl	800318e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002eee:	6878      	ldr	r0, [r7, #4]
 8002ef0:	f000 f961 	bl	80031b6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	771a      	strb	r2, [r3, #28]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
<<<<<<< HEAD
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	691b      	ldr	r3, [r3, #16]
 800299c:	f003 0310 	and.w	r3, r3, #16
 80029a0:	2b10      	cmp	r3, #16
 80029a2:	d122      	bne.n	80029ea <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	68db      	ldr	r3, [r3, #12]
 80029aa:	f003 0310 	and.w	r3, r3, #16
 80029ae:	2b10      	cmp	r3, #16
 80029b0:	d11b      	bne.n	80029ea <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f06f 0210 	mvn.w	r2, #16
 80029ba:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	2208      	movs	r2, #8
 80029c0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	69db      	ldr	r3, [r3, #28]
 80029c8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d003      	beq.n	80029d8 <HAL_TIM_IRQHandler+0x146>
=======
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	691b      	ldr	r3, [r3, #16]
 8002f00:	f003 0310 	and.w	r3, r3, #16
 8002f04:	2b10      	cmp	r3, #16
 8002f06:	d122      	bne.n	8002f4e <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	68db      	ldr	r3, [r3, #12]
 8002f0e:	f003 0310 	and.w	r3, r3, #16
 8002f12:	2b10      	cmp	r3, #16
 8002f14:	d11b      	bne.n	8002f4e <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f06f 0210 	mvn.w	r2, #16
 8002f1e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	2208      	movs	r2, #8
 8002f24:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	69db      	ldr	r3, [r3, #28]
 8002f2c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d003      	beq.n	8002f3c <HAL_TIM_IRQHandler+0x146>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
<<<<<<< HEAD
 80029d0:	6878      	ldr	r0, [r7, #4]
 80029d2:	f000 f934 	bl	8002c3e <HAL_TIM_IC_CaptureCallback>
 80029d6:	e005      	b.n	80029e4 <HAL_TIM_IRQHandler+0x152>
=======
 8002f34:	6878      	ldr	r0, [r7, #4]
 8002f36:	f000 f934 	bl	80031a2 <HAL_TIM_IC_CaptureCallback>
 8002f3a:	e005      	b.n	8002f48 <HAL_TIM_IRQHandler+0x152>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
<<<<<<< HEAD
 80029d8:	6878      	ldr	r0, [r7, #4]
 80029da:	f000 f926 	bl	8002c2a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80029de:	6878      	ldr	r0, [r7, #4]
 80029e0:	f000 f937 	bl	8002c52 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	2200      	movs	r2, #0
 80029e8:	771a      	strb	r2, [r3, #28]
=======
 8002f3c:	6878      	ldr	r0, [r7, #4]
 8002f3e:	f000 f926 	bl	800318e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f42:	6878      	ldr	r0, [r7, #4]
 8002f44:	f000 f937 	bl	80031b6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	771a      	strb	r2, [r3, #28]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
<<<<<<< HEAD
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	691b      	ldr	r3, [r3, #16]
 80029f0:	f003 0301 	and.w	r3, r3, #1
 80029f4:	2b01      	cmp	r3, #1
 80029f6:	d10e      	bne.n	8002a16 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	68db      	ldr	r3, [r3, #12]
 80029fe:	f003 0301 	and.w	r3, r3, #1
 8002a02:	2b01      	cmp	r3, #1
 8002a04:	d107      	bne.n	8002a16 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	f06f 0201 	mvn.w	r2, #1
 8002a0e:	611a      	str	r2, [r3, #16]
=======
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	691b      	ldr	r3, [r3, #16]
 8002f54:	f003 0301 	and.w	r3, r3, #1
 8002f58:	2b01      	cmp	r3, #1
 8002f5a:	d10e      	bne.n	8002f7a <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	68db      	ldr	r3, [r3, #12]
 8002f62:	f003 0301 	and.w	r3, r3, #1
 8002f66:	2b01      	cmp	r3, #1
 8002f68:	d107      	bne.n	8002f7a <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f06f 0201 	mvn.w	r2, #1
 8002f72:	611a      	str	r2, [r3, #16]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
<<<<<<< HEAD
 8002a10:	6878      	ldr	r0, [r7, #4]
 8002a12:	f7fd ff53 	bl	80008bc <HAL_TIM_PeriodElapsedCallback>
=======
 8002f74:	6878      	ldr	r0, [r7, #4]
 8002f76:	f7fd ff1d 	bl	8000db4 <HAL_TIM_PeriodElapsedCallback>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
<<<<<<< HEAD
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	691b      	ldr	r3, [r3, #16]
 8002a1c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a20:	2b80      	cmp	r3, #128	@ 0x80
 8002a22:	d10e      	bne.n	8002a42 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	68db      	ldr	r3, [r3, #12]
 8002a2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a2e:	2b80      	cmp	r3, #128	@ 0x80
 8002a30:	d107      	bne.n	8002a42 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002a3a:	611a      	str	r2, [r3, #16]
=======
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	691b      	ldr	r3, [r3, #16]
 8002f80:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f84:	2b80      	cmp	r3, #128	@ 0x80
 8002f86:	d10e      	bne.n	8002fa6 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	68db      	ldr	r3, [r3, #12]
 8002f8e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f92:	2b80      	cmp	r3, #128	@ 0x80
 8002f94:	d107      	bne.n	8002fa6 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002f9e:	611a      	str	r2, [r3, #16]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
<<<<<<< HEAD
 8002a3c:	6878      	ldr	r0, [r7, #4]
 8002a3e:	f000 fadd 	bl	8002ffc <HAL_TIMEx_BreakCallback>
=======
 8002fa0:	6878      	ldr	r0, [r7, #4]
 8002fa2:	f000 fadd 	bl	8003560 <HAL_TIMEx_BreakCallback>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
<<<<<<< HEAD
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	691b      	ldr	r3, [r3, #16]
 8002a48:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a4c:	2b40      	cmp	r3, #64	@ 0x40
 8002a4e:	d10e      	bne.n	8002a6e <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	68db      	ldr	r3, [r3, #12]
 8002a56:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a5a:	2b40      	cmp	r3, #64	@ 0x40
 8002a5c:	d107      	bne.n	8002a6e <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002a66:	611a      	str	r2, [r3, #16]
=======
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	691b      	ldr	r3, [r3, #16]
 8002fac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002fb0:	2b40      	cmp	r3, #64	@ 0x40
 8002fb2:	d10e      	bne.n	8002fd2 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	68db      	ldr	r3, [r3, #12]
 8002fba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002fbe:	2b40      	cmp	r3, #64	@ 0x40
 8002fc0:	d107      	bne.n	8002fd2 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002fca:	611a      	str	r2, [r3, #16]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
<<<<<<< HEAD
 8002a68:	6878      	ldr	r0, [r7, #4]
 8002a6a:	f000 f8fc 	bl	8002c66 <HAL_TIM_TriggerCallback>
=======
 8002fcc:	6878      	ldr	r0, [r7, #4]
 8002fce:	f000 f8fc 	bl	80031ca <HAL_TIM_TriggerCallback>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
<<<<<<< HEAD
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	691b      	ldr	r3, [r3, #16]
 8002a74:	f003 0320 	and.w	r3, r3, #32
 8002a78:	2b20      	cmp	r3, #32
 8002a7a:	d10e      	bne.n	8002a9a <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	68db      	ldr	r3, [r3, #12]
 8002a82:	f003 0320 	and.w	r3, r3, #32
 8002a86:	2b20      	cmp	r3, #32
 8002a88:	d107      	bne.n	8002a9a <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f06f 0220 	mvn.w	r2, #32
 8002a92:	611a      	str	r2, [r3, #16]
=======
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	691b      	ldr	r3, [r3, #16]
 8002fd8:	f003 0320 	and.w	r3, r3, #32
 8002fdc:	2b20      	cmp	r3, #32
 8002fde:	d10e      	bne.n	8002ffe <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	68db      	ldr	r3, [r3, #12]
 8002fe6:	f003 0320 	and.w	r3, r3, #32
 8002fea:	2b20      	cmp	r3, #32
 8002fec:	d107      	bne.n	8002ffe <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	f06f 0220 	mvn.w	r2, #32
 8002ff6:	611a      	str	r2, [r3, #16]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
<<<<<<< HEAD
 8002a94:	6878      	ldr	r0, [r7, #4]
 8002a96:	f000 faa7 	bl	8002fe8 <HAL_TIMEx_CommutCallback>
=======
 8002ff8:	6878      	ldr	r0, [r7, #4]
 8002ffa:	f000 faa7 	bl	800354c <HAL_TIMEx_CommutCallback>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
<<<<<<< HEAD
 8002a9a:	bf00      	nop
 8002a9c:	3708      	adds	r7, #8
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	bd80      	pop	{r7, pc}

08002aa2 <HAL_TIM_ConfigClockSource>:
=======
 8002ffe:	bf00      	nop
 8003000:	3708      	adds	r7, #8
 8003002:	46bd      	mov	sp, r7
 8003004:	bd80      	pop	{r7, pc}

08003006 <HAL_TIM_ConfigClockSource>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
<<<<<<< HEAD
 8002aa2:	b580      	push	{r7, lr}
 8002aa4:	b084      	sub	sp, #16
 8002aa6:	af00      	add	r7, sp, #0
 8002aa8:	6078      	str	r0, [r7, #4]
 8002aaa:	6039      	str	r1, [r7, #0]
=======
 8003006:	b580      	push	{r7, lr}
 8003008:	b084      	sub	sp, #16
 800300a:	af00      	add	r7, sp, #0
 800300c:	6078      	str	r0, [r7, #4]
 800300e:	6039      	str	r1, [r7, #0]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
<<<<<<< HEAD
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002ab2:	2b01      	cmp	r3, #1
 8002ab4:	d101      	bne.n	8002aba <HAL_TIM_ConfigClockSource+0x18>
 8002ab6:	2302      	movs	r3, #2
 8002ab8:	e0b3      	b.n	8002c22 <HAL_TIM_ConfigClockSource+0x180>
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	2201      	movs	r2, #1
 8002abe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	2202      	movs	r2, #2
 8002ac6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
=======
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003016:	2b01      	cmp	r3, #1
 8003018:	d101      	bne.n	800301e <HAL_TIM_ConfigClockSource+0x18>
 800301a:	2302      	movs	r3, #2
 800301c:	e0b3      	b.n	8003186 <HAL_TIM_ConfigClockSource+0x180>
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	2201      	movs	r2, #1
 8003022:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	2202      	movs	r2, #2
 800302a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
<<<<<<< HEAD
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	689b      	ldr	r3, [r3, #8]
 8002ad0:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8002ad8:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002ae0:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	68fa      	ldr	r2, [r7, #12]
 8002ae8:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002aea:	683b      	ldr	r3, [r7, #0]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002af2:	d03e      	beq.n	8002b72 <HAL_TIM_ConfigClockSource+0xd0>
 8002af4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002af8:	f200 8087 	bhi.w	8002c0a <HAL_TIM_ConfigClockSource+0x168>
 8002afc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002b00:	f000 8085 	beq.w	8002c0e <HAL_TIM_ConfigClockSource+0x16c>
 8002b04:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002b08:	d87f      	bhi.n	8002c0a <HAL_TIM_ConfigClockSource+0x168>
 8002b0a:	2b70      	cmp	r3, #112	@ 0x70
 8002b0c:	d01a      	beq.n	8002b44 <HAL_TIM_ConfigClockSource+0xa2>
 8002b0e:	2b70      	cmp	r3, #112	@ 0x70
 8002b10:	d87b      	bhi.n	8002c0a <HAL_TIM_ConfigClockSource+0x168>
 8002b12:	2b60      	cmp	r3, #96	@ 0x60
 8002b14:	d050      	beq.n	8002bb8 <HAL_TIM_ConfigClockSource+0x116>
 8002b16:	2b60      	cmp	r3, #96	@ 0x60
 8002b18:	d877      	bhi.n	8002c0a <HAL_TIM_ConfigClockSource+0x168>
 8002b1a:	2b50      	cmp	r3, #80	@ 0x50
 8002b1c:	d03c      	beq.n	8002b98 <HAL_TIM_ConfigClockSource+0xf6>
 8002b1e:	2b50      	cmp	r3, #80	@ 0x50
 8002b20:	d873      	bhi.n	8002c0a <HAL_TIM_ConfigClockSource+0x168>
 8002b22:	2b40      	cmp	r3, #64	@ 0x40
 8002b24:	d058      	beq.n	8002bd8 <HAL_TIM_ConfigClockSource+0x136>
 8002b26:	2b40      	cmp	r3, #64	@ 0x40
 8002b28:	d86f      	bhi.n	8002c0a <HAL_TIM_ConfigClockSource+0x168>
 8002b2a:	2b30      	cmp	r3, #48	@ 0x30
 8002b2c:	d064      	beq.n	8002bf8 <HAL_TIM_ConfigClockSource+0x156>
 8002b2e:	2b30      	cmp	r3, #48	@ 0x30
 8002b30:	d86b      	bhi.n	8002c0a <HAL_TIM_ConfigClockSource+0x168>
 8002b32:	2b20      	cmp	r3, #32
 8002b34:	d060      	beq.n	8002bf8 <HAL_TIM_ConfigClockSource+0x156>
 8002b36:	2b20      	cmp	r3, #32
 8002b38:	d867      	bhi.n	8002c0a <HAL_TIM_ConfigClockSource+0x168>
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d05c      	beq.n	8002bf8 <HAL_TIM_ConfigClockSource+0x156>
 8002b3e:	2b10      	cmp	r3, #16
 8002b40:	d05a      	beq.n	8002bf8 <HAL_TIM_ConfigClockSource+0x156>
=======
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	689b      	ldr	r3, [r3, #8]
 8003034:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800303c:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003044:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	68fa      	ldr	r2, [r7, #12]
 800304c:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800304e:	683b      	ldr	r3, [r7, #0]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003056:	d03e      	beq.n	80030d6 <HAL_TIM_ConfigClockSource+0xd0>
 8003058:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800305c:	f200 8087 	bhi.w	800316e <HAL_TIM_ConfigClockSource+0x168>
 8003060:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003064:	f000 8085 	beq.w	8003172 <HAL_TIM_ConfigClockSource+0x16c>
 8003068:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800306c:	d87f      	bhi.n	800316e <HAL_TIM_ConfigClockSource+0x168>
 800306e:	2b70      	cmp	r3, #112	@ 0x70
 8003070:	d01a      	beq.n	80030a8 <HAL_TIM_ConfigClockSource+0xa2>
 8003072:	2b70      	cmp	r3, #112	@ 0x70
 8003074:	d87b      	bhi.n	800316e <HAL_TIM_ConfigClockSource+0x168>
 8003076:	2b60      	cmp	r3, #96	@ 0x60
 8003078:	d050      	beq.n	800311c <HAL_TIM_ConfigClockSource+0x116>
 800307a:	2b60      	cmp	r3, #96	@ 0x60
 800307c:	d877      	bhi.n	800316e <HAL_TIM_ConfigClockSource+0x168>
 800307e:	2b50      	cmp	r3, #80	@ 0x50
 8003080:	d03c      	beq.n	80030fc <HAL_TIM_ConfigClockSource+0xf6>
 8003082:	2b50      	cmp	r3, #80	@ 0x50
 8003084:	d873      	bhi.n	800316e <HAL_TIM_ConfigClockSource+0x168>
 8003086:	2b40      	cmp	r3, #64	@ 0x40
 8003088:	d058      	beq.n	800313c <HAL_TIM_ConfigClockSource+0x136>
 800308a:	2b40      	cmp	r3, #64	@ 0x40
 800308c:	d86f      	bhi.n	800316e <HAL_TIM_ConfigClockSource+0x168>
 800308e:	2b30      	cmp	r3, #48	@ 0x30
 8003090:	d064      	beq.n	800315c <HAL_TIM_ConfigClockSource+0x156>
 8003092:	2b30      	cmp	r3, #48	@ 0x30
 8003094:	d86b      	bhi.n	800316e <HAL_TIM_ConfigClockSource+0x168>
 8003096:	2b20      	cmp	r3, #32
 8003098:	d060      	beq.n	800315c <HAL_TIM_ConfigClockSource+0x156>
 800309a:	2b20      	cmp	r3, #32
 800309c:	d867      	bhi.n	800316e <HAL_TIM_ConfigClockSource+0x168>
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d05c      	beq.n	800315c <HAL_TIM_ConfigClockSource+0x156>
 80030a2:	2b10      	cmp	r3, #16
 80030a4:	d05a      	beq.n	800315c <HAL_TIM_ConfigClockSource+0x156>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
<<<<<<< HEAD
 8002b42:	e062      	b.n	8002c0a <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	6818      	ldr	r0, [r3, #0]
 8002b48:	683b      	ldr	r3, [r7, #0]
 8002b4a:	6899      	ldr	r1, [r3, #8]
 8002b4c:	683b      	ldr	r3, [r7, #0]
 8002b4e:	685a      	ldr	r2, [r3, #4]
 8002b50:	683b      	ldr	r3, [r7, #0]
 8002b52:	68db      	ldr	r3, [r3, #12]
 8002b54:	f000 f9ac 	bl	8002eb0 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	689b      	ldr	r3, [r3, #8]
 8002b5e:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002b66:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	68fa      	ldr	r2, [r7, #12]
 8002b6e:	609a      	str	r2, [r3, #8]
      break;
 8002b70:	e04e      	b.n	8002c10 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	6818      	ldr	r0, [r3, #0]
 8002b76:	683b      	ldr	r3, [r7, #0]
 8002b78:	6899      	ldr	r1, [r3, #8]
 8002b7a:	683b      	ldr	r3, [r7, #0]
 8002b7c:	685a      	ldr	r2, [r3, #4]
 8002b7e:	683b      	ldr	r3, [r7, #0]
 8002b80:	68db      	ldr	r3, [r3, #12]
 8002b82:	f000 f995 	bl	8002eb0 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	689a      	ldr	r2, [r3, #8]
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002b94:	609a      	str	r2, [r3, #8]
      break;
 8002b96:	e03b      	b.n	8002c10 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	6818      	ldr	r0, [r3, #0]
 8002b9c:	683b      	ldr	r3, [r7, #0]
 8002b9e:	6859      	ldr	r1, [r3, #4]
 8002ba0:	683b      	ldr	r3, [r7, #0]
 8002ba2:	68db      	ldr	r3, [r3, #12]
 8002ba4:	461a      	mov	r2, r3
 8002ba6:	f000 f909 	bl	8002dbc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	2150      	movs	r1, #80	@ 0x50
 8002bb0:	4618      	mov	r0, r3
 8002bb2:	f000 f962 	bl	8002e7a <TIM_ITRx_SetConfig>
      break;
 8002bb6:	e02b      	b.n	8002c10 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	6818      	ldr	r0, [r3, #0]
 8002bbc:	683b      	ldr	r3, [r7, #0]
 8002bbe:	6859      	ldr	r1, [r3, #4]
 8002bc0:	683b      	ldr	r3, [r7, #0]
 8002bc2:	68db      	ldr	r3, [r3, #12]
 8002bc4:	461a      	mov	r2, r3
 8002bc6:	f000 f928 	bl	8002e1a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	2160      	movs	r1, #96	@ 0x60
 8002bd0:	4618      	mov	r0, r3
 8002bd2:	f000 f952 	bl	8002e7a <TIM_ITRx_SetConfig>
      break;
 8002bd6:	e01b      	b.n	8002c10 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	6818      	ldr	r0, [r3, #0]
 8002bdc:	683b      	ldr	r3, [r7, #0]
 8002bde:	6859      	ldr	r1, [r3, #4]
 8002be0:	683b      	ldr	r3, [r7, #0]
 8002be2:	68db      	ldr	r3, [r3, #12]
 8002be4:	461a      	mov	r2, r3
 8002be6:	f000 f8e9 	bl	8002dbc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	2140      	movs	r1, #64	@ 0x40
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	f000 f942 	bl	8002e7a <TIM_ITRx_SetConfig>
      break;
 8002bf6:	e00b      	b.n	8002c10 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681a      	ldr	r2, [r3, #0]
 8002bfc:	683b      	ldr	r3, [r7, #0]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	4619      	mov	r1, r3
 8002c02:	4610      	mov	r0, r2
 8002c04:	f000 f939 	bl	8002e7a <TIM_ITRx_SetConfig>
      break;
 8002c08:	e002      	b.n	8002c10 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002c0a:	bf00      	nop
 8002c0c:	e000      	b.n	8002c10 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002c0e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	2201      	movs	r2, #1
 8002c14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	2200      	movs	r2, #0
 8002c1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8002c20:	2300      	movs	r3, #0
}
 8002c22:	4618      	mov	r0, r3
 8002c24:	3710      	adds	r7, #16
 8002c26:	46bd      	mov	sp, r7
 8002c28:	bd80      	pop	{r7, pc}

08002c2a <HAL_TIM_OC_DelayElapsedCallback>:
=======
 80030a6:	e062      	b.n	800316e <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	6818      	ldr	r0, [r3, #0]
 80030ac:	683b      	ldr	r3, [r7, #0]
 80030ae:	6899      	ldr	r1, [r3, #8]
 80030b0:	683b      	ldr	r3, [r7, #0]
 80030b2:	685a      	ldr	r2, [r3, #4]
 80030b4:	683b      	ldr	r3, [r7, #0]
 80030b6:	68db      	ldr	r3, [r3, #12]
 80030b8:	f000 f9ac 	bl	8003414 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	689b      	ldr	r3, [r3, #8]
 80030c2:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80030ca:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	68fa      	ldr	r2, [r7, #12]
 80030d2:	609a      	str	r2, [r3, #8]
      break;
 80030d4:	e04e      	b.n	8003174 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	6818      	ldr	r0, [r3, #0]
 80030da:	683b      	ldr	r3, [r7, #0]
 80030dc:	6899      	ldr	r1, [r3, #8]
 80030de:	683b      	ldr	r3, [r7, #0]
 80030e0:	685a      	ldr	r2, [r3, #4]
 80030e2:	683b      	ldr	r3, [r7, #0]
 80030e4:	68db      	ldr	r3, [r3, #12]
 80030e6:	f000 f995 	bl	8003414 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	689a      	ldr	r2, [r3, #8]
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80030f8:	609a      	str	r2, [r3, #8]
      break;
 80030fa:	e03b      	b.n	8003174 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	6818      	ldr	r0, [r3, #0]
 8003100:	683b      	ldr	r3, [r7, #0]
 8003102:	6859      	ldr	r1, [r3, #4]
 8003104:	683b      	ldr	r3, [r7, #0]
 8003106:	68db      	ldr	r3, [r3, #12]
 8003108:	461a      	mov	r2, r3
 800310a:	f000 f909 	bl	8003320 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	2150      	movs	r1, #80	@ 0x50
 8003114:	4618      	mov	r0, r3
 8003116:	f000 f962 	bl	80033de <TIM_ITRx_SetConfig>
      break;
 800311a:	e02b      	b.n	8003174 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	6818      	ldr	r0, [r3, #0]
 8003120:	683b      	ldr	r3, [r7, #0]
 8003122:	6859      	ldr	r1, [r3, #4]
 8003124:	683b      	ldr	r3, [r7, #0]
 8003126:	68db      	ldr	r3, [r3, #12]
 8003128:	461a      	mov	r2, r3
 800312a:	f000 f928 	bl	800337e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	2160      	movs	r1, #96	@ 0x60
 8003134:	4618      	mov	r0, r3
 8003136:	f000 f952 	bl	80033de <TIM_ITRx_SetConfig>
      break;
 800313a:	e01b      	b.n	8003174 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	6818      	ldr	r0, [r3, #0]
 8003140:	683b      	ldr	r3, [r7, #0]
 8003142:	6859      	ldr	r1, [r3, #4]
 8003144:	683b      	ldr	r3, [r7, #0]
 8003146:	68db      	ldr	r3, [r3, #12]
 8003148:	461a      	mov	r2, r3
 800314a:	f000 f8e9 	bl	8003320 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	2140      	movs	r1, #64	@ 0x40
 8003154:	4618      	mov	r0, r3
 8003156:	f000 f942 	bl	80033de <TIM_ITRx_SetConfig>
      break;
 800315a:	e00b      	b.n	8003174 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681a      	ldr	r2, [r3, #0]
 8003160:	683b      	ldr	r3, [r7, #0]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	4619      	mov	r1, r3
 8003166:	4610      	mov	r0, r2
 8003168:	f000 f939 	bl	80033de <TIM_ITRx_SetConfig>
      break;
 800316c:	e002      	b.n	8003174 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800316e:	bf00      	nop
 8003170:	e000      	b.n	8003174 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8003172:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	2201      	movs	r2, #1
 8003178:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	2200      	movs	r2, #0
 8003180:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003184:	2300      	movs	r3, #0
}
 8003186:	4618      	mov	r0, r3
 8003188:	3710      	adds	r7, #16
 800318a:	46bd      	mov	sp, r7
 800318c:	bd80      	pop	{r7, pc}

0800318e <HAL_TIM_OC_DelayElapsedCallback>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
<<<<<<< HEAD
 8002c2a:	b480      	push	{r7}
 8002c2c:	b083      	sub	sp, #12
 8002c2e:	af00      	add	r7, sp, #0
 8002c30:	6078      	str	r0, [r7, #4]
=======
 800318e:	b480      	push	{r7}
 8003190:	b083      	sub	sp, #12
 8003192:	af00      	add	r7, sp, #0
 8003194:	6078      	str	r0, [r7, #4]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
<<<<<<< HEAD
 8002c32:	bf00      	nop
 8002c34:	370c      	adds	r7, #12
 8002c36:	46bd      	mov	sp, r7
 8002c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3c:	4770      	bx	lr

08002c3e <HAL_TIM_IC_CaptureCallback>:
=======
 8003196:	bf00      	nop
 8003198:	370c      	adds	r7, #12
 800319a:	46bd      	mov	sp, r7
 800319c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a0:	4770      	bx	lr

080031a2 <HAL_TIM_IC_CaptureCallback>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
<<<<<<< HEAD
 8002c3e:	b480      	push	{r7}
 8002c40:	b083      	sub	sp, #12
 8002c42:	af00      	add	r7, sp, #0
 8002c44:	6078      	str	r0, [r7, #4]
=======
 80031a2:	b480      	push	{r7}
 80031a4:	b083      	sub	sp, #12
 80031a6:	af00      	add	r7, sp, #0
 80031a8:	6078      	str	r0, [r7, #4]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
<<<<<<< HEAD
 8002c46:	bf00      	nop
 8002c48:	370c      	adds	r7, #12
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c50:	4770      	bx	lr

08002c52 <HAL_TIM_PWM_PulseFinishedCallback>:
=======
 80031aa:	bf00      	nop
 80031ac:	370c      	adds	r7, #12
 80031ae:	46bd      	mov	sp, r7
 80031b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b4:	4770      	bx	lr

080031b6 <HAL_TIM_PWM_PulseFinishedCallback>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
<<<<<<< HEAD
 8002c52:	b480      	push	{r7}
 8002c54:	b083      	sub	sp, #12
 8002c56:	af00      	add	r7, sp, #0
 8002c58:	6078      	str	r0, [r7, #4]
=======
 80031b6:	b480      	push	{r7}
 80031b8:	b083      	sub	sp, #12
 80031ba:	af00      	add	r7, sp, #0
 80031bc:	6078      	str	r0, [r7, #4]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
<<<<<<< HEAD
 8002c5a:	bf00      	nop
 8002c5c:	370c      	adds	r7, #12
 8002c5e:	46bd      	mov	sp, r7
 8002c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c64:	4770      	bx	lr

08002c66 <HAL_TIM_TriggerCallback>:
=======
 80031be:	bf00      	nop
 80031c0:	370c      	adds	r7, #12
 80031c2:	46bd      	mov	sp, r7
 80031c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c8:	4770      	bx	lr

080031ca <HAL_TIM_TriggerCallback>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
<<<<<<< HEAD
 8002c66:	b480      	push	{r7}
 8002c68:	b083      	sub	sp, #12
 8002c6a:	af00      	add	r7, sp, #0
 8002c6c:	6078      	str	r0, [r7, #4]
=======
 80031ca:	b480      	push	{r7}
 80031cc:	b083      	sub	sp, #12
 80031ce:	af00      	add	r7, sp, #0
 80031d0:	6078      	str	r0, [r7, #4]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
<<<<<<< HEAD
 8002c6e:	bf00      	nop
 8002c70:	370c      	adds	r7, #12
 8002c72:	46bd      	mov	sp, r7
 8002c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c78:	4770      	bx	lr
	...

08002c7c <TIM_Base_SetConfig>:
=======
 80031d2:	bf00      	nop
 80031d4:	370c      	adds	r7, #12
 80031d6:	46bd      	mov	sp, r7
 80031d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031dc:	4770      	bx	lr
	...

080031e0 <TIM_Base_SetConfig>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
<<<<<<< HEAD
 8002c7c:	b480      	push	{r7}
 8002c7e:	b085      	sub	sp, #20
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	6078      	str	r0, [r7, #4]
 8002c84:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	4a40      	ldr	r2, [pc, #256]	@ (8002d90 <TIM_Base_SetConfig+0x114>)
 8002c90:	4293      	cmp	r3, r2
 8002c92:	d013      	beq.n	8002cbc <TIM_Base_SetConfig+0x40>
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002c9a:	d00f      	beq.n	8002cbc <TIM_Base_SetConfig+0x40>
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	4a3d      	ldr	r2, [pc, #244]	@ (8002d94 <TIM_Base_SetConfig+0x118>)
 8002ca0:	4293      	cmp	r3, r2
 8002ca2:	d00b      	beq.n	8002cbc <TIM_Base_SetConfig+0x40>
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	4a3c      	ldr	r2, [pc, #240]	@ (8002d98 <TIM_Base_SetConfig+0x11c>)
 8002ca8:	4293      	cmp	r3, r2
 8002caa:	d007      	beq.n	8002cbc <TIM_Base_SetConfig+0x40>
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	4a3b      	ldr	r2, [pc, #236]	@ (8002d9c <TIM_Base_SetConfig+0x120>)
 8002cb0:	4293      	cmp	r3, r2
 8002cb2:	d003      	beq.n	8002cbc <TIM_Base_SetConfig+0x40>
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	4a3a      	ldr	r2, [pc, #232]	@ (8002da0 <TIM_Base_SetConfig+0x124>)
 8002cb8:	4293      	cmp	r3, r2
 8002cba:	d108      	bne.n	8002cce <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002cc2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002cc4:	683b      	ldr	r3, [r7, #0]
 8002cc6:	685b      	ldr	r3, [r3, #4]
 8002cc8:	68fa      	ldr	r2, [r7, #12]
 8002cca:	4313      	orrs	r3, r2
 8002ccc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	4a2f      	ldr	r2, [pc, #188]	@ (8002d90 <TIM_Base_SetConfig+0x114>)
 8002cd2:	4293      	cmp	r3, r2
 8002cd4:	d02b      	beq.n	8002d2e <TIM_Base_SetConfig+0xb2>
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002cdc:	d027      	beq.n	8002d2e <TIM_Base_SetConfig+0xb2>
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	4a2c      	ldr	r2, [pc, #176]	@ (8002d94 <TIM_Base_SetConfig+0x118>)
 8002ce2:	4293      	cmp	r3, r2
 8002ce4:	d023      	beq.n	8002d2e <TIM_Base_SetConfig+0xb2>
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	4a2b      	ldr	r2, [pc, #172]	@ (8002d98 <TIM_Base_SetConfig+0x11c>)
 8002cea:	4293      	cmp	r3, r2
 8002cec:	d01f      	beq.n	8002d2e <TIM_Base_SetConfig+0xb2>
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	4a2a      	ldr	r2, [pc, #168]	@ (8002d9c <TIM_Base_SetConfig+0x120>)
 8002cf2:	4293      	cmp	r3, r2
 8002cf4:	d01b      	beq.n	8002d2e <TIM_Base_SetConfig+0xb2>
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	4a29      	ldr	r2, [pc, #164]	@ (8002da0 <TIM_Base_SetConfig+0x124>)
 8002cfa:	4293      	cmp	r3, r2
 8002cfc:	d017      	beq.n	8002d2e <TIM_Base_SetConfig+0xb2>
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	4a28      	ldr	r2, [pc, #160]	@ (8002da4 <TIM_Base_SetConfig+0x128>)
 8002d02:	4293      	cmp	r3, r2
 8002d04:	d013      	beq.n	8002d2e <TIM_Base_SetConfig+0xb2>
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	4a27      	ldr	r2, [pc, #156]	@ (8002da8 <TIM_Base_SetConfig+0x12c>)
 8002d0a:	4293      	cmp	r3, r2
 8002d0c:	d00f      	beq.n	8002d2e <TIM_Base_SetConfig+0xb2>
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	4a26      	ldr	r2, [pc, #152]	@ (8002dac <TIM_Base_SetConfig+0x130>)
 8002d12:	4293      	cmp	r3, r2
 8002d14:	d00b      	beq.n	8002d2e <TIM_Base_SetConfig+0xb2>
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	4a25      	ldr	r2, [pc, #148]	@ (8002db0 <TIM_Base_SetConfig+0x134>)
 8002d1a:	4293      	cmp	r3, r2
 8002d1c:	d007      	beq.n	8002d2e <TIM_Base_SetConfig+0xb2>
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	4a24      	ldr	r2, [pc, #144]	@ (8002db4 <TIM_Base_SetConfig+0x138>)
 8002d22:	4293      	cmp	r3, r2
 8002d24:	d003      	beq.n	8002d2e <TIM_Base_SetConfig+0xb2>
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	4a23      	ldr	r2, [pc, #140]	@ (8002db8 <TIM_Base_SetConfig+0x13c>)
 8002d2a:	4293      	cmp	r3, r2
 8002d2c:	d108      	bne.n	8002d40 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002d34:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002d36:	683b      	ldr	r3, [r7, #0]
 8002d38:	68db      	ldr	r3, [r3, #12]
 8002d3a:	68fa      	ldr	r2, [r7, #12]
 8002d3c:	4313      	orrs	r3, r2
 8002d3e:	60fb      	str	r3, [r7, #12]
=======
 80031e0:	b480      	push	{r7}
 80031e2:	b085      	sub	sp, #20
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	6078      	str	r0, [r7, #4]
 80031e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	4a40      	ldr	r2, [pc, #256]	@ (80032f4 <TIM_Base_SetConfig+0x114>)
 80031f4:	4293      	cmp	r3, r2
 80031f6:	d013      	beq.n	8003220 <TIM_Base_SetConfig+0x40>
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80031fe:	d00f      	beq.n	8003220 <TIM_Base_SetConfig+0x40>
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	4a3d      	ldr	r2, [pc, #244]	@ (80032f8 <TIM_Base_SetConfig+0x118>)
 8003204:	4293      	cmp	r3, r2
 8003206:	d00b      	beq.n	8003220 <TIM_Base_SetConfig+0x40>
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	4a3c      	ldr	r2, [pc, #240]	@ (80032fc <TIM_Base_SetConfig+0x11c>)
 800320c:	4293      	cmp	r3, r2
 800320e:	d007      	beq.n	8003220 <TIM_Base_SetConfig+0x40>
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	4a3b      	ldr	r2, [pc, #236]	@ (8003300 <TIM_Base_SetConfig+0x120>)
 8003214:	4293      	cmp	r3, r2
 8003216:	d003      	beq.n	8003220 <TIM_Base_SetConfig+0x40>
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	4a3a      	ldr	r2, [pc, #232]	@ (8003304 <TIM_Base_SetConfig+0x124>)
 800321c:	4293      	cmp	r3, r2
 800321e:	d108      	bne.n	8003232 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003226:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003228:	683b      	ldr	r3, [r7, #0]
 800322a:	685b      	ldr	r3, [r3, #4]
 800322c:	68fa      	ldr	r2, [r7, #12]
 800322e:	4313      	orrs	r3, r2
 8003230:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	4a2f      	ldr	r2, [pc, #188]	@ (80032f4 <TIM_Base_SetConfig+0x114>)
 8003236:	4293      	cmp	r3, r2
 8003238:	d02b      	beq.n	8003292 <TIM_Base_SetConfig+0xb2>
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003240:	d027      	beq.n	8003292 <TIM_Base_SetConfig+0xb2>
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	4a2c      	ldr	r2, [pc, #176]	@ (80032f8 <TIM_Base_SetConfig+0x118>)
 8003246:	4293      	cmp	r3, r2
 8003248:	d023      	beq.n	8003292 <TIM_Base_SetConfig+0xb2>
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	4a2b      	ldr	r2, [pc, #172]	@ (80032fc <TIM_Base_SetConfig+0x11c>)
 800324e:	4293      	cmp	r3, r2
 8003250:	d01f      	beq.n	8003292 <TIM_Base_SetConfig+0xb2>
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	4a2a      	ldr	r2, [pc, #168]	@ (8003300 <TIM_Base_SetConfig+0x120>)
 8003256:	4293      	cmp	r3, r2
 8003258:	d01b      	beq.n	8003292 <TIM_Base_SetConfig+0xb2>
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	4a29      	ldr	r2, [pc, #164]	@ (8003304 <TIM_Base_SetConfig+0x124>)
 800325e:	4293      	cmp	r3, r2
 8003260:	d017      	beq.n	8003292 <TIM_Base_SetConfig+0xb2>
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	4a28      	ldr	r2, [pc, #160]	@ (8003308 <TIM_Base_SetConfig+0x128>)
 8003266:	4293      	cmp	r3, r2
 8003268:	d013      	beq.n	8003292 <TIM_Base_SetConfig+0xb2>
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	4a27      	ldr	r2, [pc, #156]	@ (800330c <TIM_Base_SetConfig+0x12c>)
 800326e:	4293      	cmp	r3, r2
 8003270:	d00f      	beq.n	8003292 <TIM_Base_SetConfig+0xb2>
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	4a26      	ldr	r2, [pc, #152]	@ (8003310 <TIM_Base_SetConfig+0x130>)
 8003276:	4293      	cmp	r3, r2
 8003278:	d00b      	beq.n	8003292 <TIM_Base_SetConfig+0xb2>
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	4a25      	ldr	r2, [pc, #148]	@ (8003314 <TIM_Base_SetConfig+0x134>)
 800327e:	4293      	cmp	r3, r2
 8003280:	d007      	beq.n	8003292 <TIM_Base_SetConfig+0xb2>
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	4a24      	ldr	r2, [pc, #144]	@ (8003318 <TIM_Base_SetConfig+0x138>)
 8003286:	4293      	cmp	r3, r2
 8003288:	d003      	beq.n	8003292 <TIM_Base_SetConfig+0xb2>
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	4a23      	ldr	r2, [pc, #140]	@ (800331c <TIM_Base_SetConfig+0x13c>)
 800328e:	4293      	cmp	r3, r2
 8003290:	d108      	bne.n	80032a4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003298:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800329a:	683b      	ldr	r3, [r7, #0]
 800329c:	68db      	ldr	r3, [r3, #12]
 800329e:	68fa      	ldr	r2, [r7, #12]
 80032a0:	4313      	orrs	r3, r2
 80032a2:	60fb      	str	r3, [r7, #12]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
<<<<<<< HEAD
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002d46:	683b      	ldr	r3, [r7, #0]
 8002d48:	695b      	ldr	r3, [r3, #20]
 8002d4a:	4313      	orrs	r3, r2
 8002d4c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	68fa      	ldr	r2, [r7, #12]
 8002d52:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002d54:	683b      	ldr	r3, [r7, #0]
 8002d56:	689a      	ldr	r2, [r3, #8]
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002d5c:	683b      	ldr	r3, [r7, #0]
 8002d5e:	681a      	ldr	r2, [r3, #0]
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	4a0a      	ldr	r2, [pc, #40]	@ (8002d90 <TIM_Base_SetConfig+0x114>)
 8002d68:	4293      	cmp	r3, r2
 8002d6a:	d003      	beq.n	8002d74 <TIM_Base_SetConfig+0xf8>
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	4a0c      	ldr	r2, [pc, #48]	@ (8002da0 <TIM_Base_SetConfig+0x124>)
 8002d70:	4293      	cmp	r3, r2
 8002d72:	d103      	bne.n	8002d7c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002d74:	683b      	ldr	r3, [r7, #0]
 8002d76:	691a      	ldr	r2, [r3, #16]
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	631a      	str	r2, [r3, #48]	@ 0x30
=======
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80032aa:	683b      	ldr	r3, [r7, #0]
 80032ac:	695b      	ldr	r3, [r3, #20]
 80032ae:	4313      	orrs	r3, r2
 80032b0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	68fa      	ldr	r2, [r7, #12]
 80032b6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80032b8:	683b      	ldr	r3, [r7, #0]
 80032ba:	689a      	ldr	r2, [r3, #8]
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80032c0:	683b      	ldr	r3, [r7, #0]
 80032c2:	681a      	ldr	r2, [r3, #0]
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	4a0a      	ldr	r2, [pc, #40]	@ (80032f4 <TIM_Base_SetConfig+0x114>)
 80032cc:	4293      	cmp	r3, r2
 80032ce:	d003      	beq.n	80032d8 <TIM_Base_SetConfig+0xf8>
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	4a0c      	ldr	r2, [pc, #48]	@ (8003304 <TIM_Base_SetConfig+0x124>)
 80032d4:	4293      	cmp	r3, r2
 80032d6:	d103      	bne.n	80032e0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80032d8:	683b      	ldr	r3, [r7, #0]
 80032da:	691a      	ldr	r2, [r3, #16]
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	631a      	str	r2, [r3, #48]	@ 0x30
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
<<<<<<< HEAD
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	2201      	movs	r2, #1
 8002d80:	615a      	str	r2, [r3, #20]
}
 8002d82:	bf00      	nop
 8002d84:	3714      	adds	r7, #20
 8002d86:	46bd      	mov	sp, r7
 8002d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d8c:	4770      	bx	lr
 8002d8e:	bf00      	nop
 8002d90:	40010000 	.word	0x40010000
 8002d94:	40000400 	.word	0x40000400
 8002d98:	40000800 	.word	0x40000800
 8002d9c:	40000c00 	.word	0x40000c00
 8002da0:	40010400 	.word	0x40010400
 8002da4:	40014000 	.word	0x40014000
 8002da8:	40014400 	.word	0x40014400
 8002dac:	40014800 	.word	0x40014800
 8002db0:	40001800 	.word	0x40001800
 8002db4:	40001c00 	.word	0x40001c00
 8002db8:	40002000 	.word	0x40002000

08002dbc <TIM_TI1_ConfigInputStage>:
=======
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	2201      	movs	r2, #1
 80032e4:	615a      	str	r2, [r3, #20]
}
 80032e6:	bf00      	nop
 80032e8:	3714      	adds	r7, #20
 80032ea:	46bd      	mov	sp, r7
 80032ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f0:	4770      	bx	lr
 80032f2:	bf00      	nop
 80032f4:	40010000 	.word	0x40010000
 80032f8:	40000400 	.word	0x40000400
 80032fc:	40000800 	.word	0x40000800
 8003300:	40000c00 	.word	0x40000c00
 8003304:	40010400 	.word	0x40010400
 8003308:	40014000 	.word	0x40014000
 800330c:	40014400 	.word	0x40014400
 8003310:	40014800 	.word	0x40014800
 8003314:	40001800 	.word	0x40001800
 8003318:	40001c00 	.word	0x40001c00
 800331c:	40002000 	.word	0x40002000

08003320 <TIM_TI1_ConfigInputStage>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
<<<<<<< HEAD
 8002dbc:	b480      	push	{r7}
 8002dbe:	b087      	sub	sp, #28
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	60f8      	str	r0, [r7, #12]
 8002dc4:	60b9      	str	r1, [r7, #8]
 8002dc6:	607a      	str	r2, [r7, #4]
=======
 8003320:	b480      	push	{r7}
 8003322:	b087      	sub	sp, #28
 8003324:	af00      	add	r7, sp, #0
 8003326:	60f8      	str	r0, [r7, #12]
 8003328:	60b9      	str	r1, [r7, #8]
 800332a:	607a      	str	r2, [r7, #4]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
<<<<<<< HEAD
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	6a1b      	ldr	r3, [r3, #32]
 8002dcc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	6a1b      	ldr	r3, [r3, #32]
 8002dd2:	f023 0201 	bic.w	r2, r3, #1
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	699b      	ldr	r3, [r3, #24]
 8002dde:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002de0:	693b      	ldr	r3, [r7, #16]
 8002de2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002de6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	011b      	lsls	r3, r3, #4
 8002dec:	693a      	ldr	r2, [r7, #16]
 8002dee:	4313      	orrs	r3, r2
 8002df0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002df2:	697b      	ldr	r3, [r7, #20]
 8002df4:	f023 030a 	bic.w	r3, r3, #10
 8002df8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002dfa:	697a      	ldr	r2, [r7, #20]
 8002dfc:	68bb      	ldr	r3, [r7, #8]
 8002dfe:	4313      	orrs	r3, r2
 8002e00:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	693a      	ldr	r2, [r7, #16]
 8002e06:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	697a      	ldr	r2, [r7, #20]
 8002e0c:	621a      	str	r2, [r3, #32]
}
 8002e0e:	bf00      	nop
 8002e10:	371c      	adds	r7, #28
 8002e12:	46bd      	mov	sp, r7
 8002e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e18:	4770      	bx	lr

08002e1a <TIM_TI2_ConfigInputStage>:
=======
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	6a1b      	ldr	r3, [r3, #32]
 8003330:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	6a1b      	ldr	r3, [r3, #32]
 8003336:	f023 0201 	bic.w	r2, r3, #1
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	699b      	ldr	r3, [r3, #24]
 8003342:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003344:	693b      	ldr	r3, [r7, #16]
 8003346:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800334a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	011b      	lsls	r3, r3, #4
 8003350:	693a      	ldr	r2, [r7, #16]
 8003352:	4313      	orrs	r3, r2
 8003354:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003356:	697b      	ldr	r3, [r7, #20]
 8003358:	f023 030a 	bic.w	r3, r3, #10
 800335c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800335e:	697a      	ldr	r2, [r7, #20]
 8003360:	68bb      	ldr	r3, [r7, #8]
 8003362:	4313      	orrs	r3, r2
 8003364:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	693a      	ldr	r2, [r7, #16]
 800336a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	697a      	ldr	r2, [r7, #20]
 8003370:	621a      	str	r2, [r3, #32]
}
 8003372:	bf00      	nop
 8003374:	371c      	adds	r7, #28
 8003376:	46bd      	mov	sp, r7
 8003378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800337c:	4770      	bx	lr

0800337e <TIM_TI2_ConfigInputStage>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
<<<<<<< HEAD
 8002e1a:	b480      	push	{r7}
 8002e1c:	b087      	sub	sp, #28
 8002e1e:	af00      	add	r7, sp, #0
 8002e20:	60f8      	str	r0, [r7, #12]
 8002e22:	60b9      	str	r1, [r7, #8]
 8002e24:	607a      	str	r2, [r7, #4]
=======
 800337e:	b480      	push	{r7}
 8003380:	b087      	sub	sp, #28
 8003382:	af00      	add	r7, sp, #0
 8003384:	60f8      	str	r0, [r7, #12]
 8003386:	60b9      	str	r1, [r7, #8]
 8003388:	607a      	str	r2, [r7, #4]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
<<<<<<< HEAD
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	6a1b      	ldr	r3, [r3, #32]
 8002e2a:	f023 0210 	bic.w	r2, r3, #16
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	699b      	ldr	r3, [r3, #24]
 8002e36:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	6a1b      	ldr	r3, [r3, #32]
 8002e3c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002e3e:	697b      	ldr	r3, [r7, #20]
 8002e40:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8002e44:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	031b      	lsls	r3, r3, #12
 8002e4a:	697a      	ldr	r2, [r7, #20]
 8002e4c:	4313      	orrs	r3, r2
 8002e4e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002e50:	693b      	ldr	r3, [r7, #16]
 8002e52:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8002e56:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002e58:	68bb      	ldr	r3, [r7, #8]
 8002e5a:	011b      	lsls	r3, r3, #4
 8002e5c:	693a      	ldr	r2, [r7, #16]
 8002e5e:	4313      	orrs	r3, r2
 8002e60:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	697a      	ldr	r2, [r7, #20]
 8002e66:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	693a      	ldr	r2, [r7, #16]
 8002e6c:	621a      	str	r2, [r3, #32]
}
 8002e6e:	bf00      	nop
 8002e70:	371c      	adds	r7, #28
 8002e72:	46bd      	mov	sp, r7
 8002e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e78:	4770      	bx	lr

08002e7a <TIM_ITRx_SetConfig>:
=======
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	6a1b      	ldr	r3, [r3, #32]
 800338e:	f023 0210 	bic.w	r2, r3, #16
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	699b      	ldr	r3, [r3, #24]
 800339a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	6a1b      	ldr	r3, [r3, #32]
 80033a0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80033a2:	697b      	ldr	r3, [r7, #20]
 80033a4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80033a8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	031b      	lsls	r3, r3, #12
 80033ae:	697a      	ldr	r2, [r7, #20]
 80033b0:	4313      	orrs	r3, r2
 80033b2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80033b4:	693b      	ldr	r3, [r7, #16]
 80033b6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80033ba:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80033bc:	68bb      	ldr	r3, [r7, #8]
 80033be:	011b      	lsls	r3, r3, #4
 80033c0:	693a      	ldr	r2, [r7, #16]
 80033c2:	4313      	orrs	r3, r2
 80033c4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	697a      	ldr	r2, [r7, #20]
 80033ca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	693a      	ldr	r2, [r7, #16]
 80033d0:	621a      	str	r2, [r3, #32]
}
 80033d2:	bf00      	nop
 80033d4:	371c      	adds	r7, #28
 80033d6:	46bd      	mov	sp, r7
 80033d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033dc:	4770      	bx	lr

080033de <TIM_ITRx_SetConfig>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
<<<<<<< HEAD
 8002e7a:	b480      	push	{r7}
 8002e7c:	b085      	sub	sp, #20
 8002e7e:	af00      	add	r7, sp, #0
 8002e80:	6078      	str	r0, [r7, #4]
 8002e82:	6039      	str	r1, [r7, #0]
=======
 80033de:	b480      	push	{r7}
 80033e0:	b085      	sub	sp, #20
 80033e2:	af00      	add	r7, sp, #0
 80033e4:	6078      	str	r0, [r7, #4]
 80033e6:	6039      	str	r1, [r7, #0]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
<<<<<<< HEAD
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	689b      	ldr	r3, [r3, #8]
 8002e88:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002e90:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002e92:	683a      	ldr	r2, [r7, #0]
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	4313      	orrs	r3, r2
 8002e98:	f043 0307 	orr.w	r3, r3, #7
 8002e9c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	68fa      	ldr	r2, [r7, #12]
 8002ea2:	609a      	str	r2, [r3, #8]
}
 8002ea4:	bf00      	nop
 8002ea6:	3714      	adds	r7, #20
 8002ea8:	46bd      	mov	sp, r7
 8002eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eae:	4770      	bx	lr

08002eb0 <TIM_ETR_SetConfig>:
=======
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	689b      	ldr	r3, [r3, #8]
 80033ec:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80033f4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80033f6:	683a      	ldr	r2, [r7, #0]
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	4313      	orrs	r3, r2
 80033fc:	f043 0307 	orr.w	r3, r3, #7
 8003400:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	68fa      	ldr	r2, [r7, #12]
 8003406:	609a      	str	r2, [r3, #8]
}
 8003408:	bf00      	nop
 800340a:	3714      	adds	r7, #20
 800340c:	46bd      	mov	sp, r7
 800340e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003412:	4770      	bx	lr

08003414 <TIM_ETR_SetConfig>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
<<<<<<< HEAD
 8002eb0:	b480      	push	{r7}
 8002eb2:	b087      	sub	sp, #28
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	60f8      	str	r0, [r7, #12]
 8002eb8:	60b9      	str	r1, [r7, #8]
 8002eba:	607a      	str	r2, [r7, #4]
 8002ebc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	689b      	ldr	r3, [r3, #8]
 8002ec2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002ec4:	697b      	ldr	r3, [r7, #20]
 8002ec6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002eca:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002ecc:	683b      	ldr	r3, [r7, #0]
 8002ece:	021a      	lsls	r2, r3, #8
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	431a      	orrs	r2, r3
 8002ed4:	68bb      	ldr	r3, [r7, #8]
 8002ed6:	4313      	orrs	r3, r2
 8002ed8:	697a      	ldr	r2, [r7, #20]
 8002eda:	4313      	orrs	r3, r2
 8002edc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	697a      	ldr	r2, [r7, #20]
 8002ee2:	609a      	str	r2, [r3, #8]
}
 8002ee4:	bf00      	nop
 8002ee6:	371c      	adds	r7, #28
 8002ee8:	46bd      	mov	sp, r7
 8002eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eee:	4770      	bx	lr

08002ef0 <HAL_TIMEx_MasterConfigSynchronization>:
=======
 8003414:	b480      	push	{r7}
 8003416:	b087      	sub	sp, #28
 8003418:	af00      	add	r7, sp, #0
 800341a:	60f8      	str	r0, [r7, #12]
 800341c:	60b9      	str	r1, [r7, #8]
 800341e:	607a      	str	r2, [r7, #4]
 8003420:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	689b      	ldr	r3, [r3, #8]
 8003426:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003428:	697b      	ldr	r3, [r7, #20]
 800342a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800342e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003430:	683b      	ldr	r3, [r7, #0]
 8003432:	021a      	lsls	r2, r3, #8
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	431a      	orrs	r2, r3
 8003438:	68bb      	ldr	r3, [r7, #8]
 800343a:	4313      	orrs	r3, r2
 800343c:	697a      	ldr	r2, [r7, #20]
 800343e:	4313      	orrs	r3, r2
 8003440:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	697a      	ldr	r2, [r7, #20]
 8003446:	609a      	str	r2, [r3, #8]
}
 8003448:	bf00      	nop
 800344a:	371c      	adds	r7, #28
 800344c:	46bd      	mov	sp, r7
 800344e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003452:	4770      	bx	lr

08003454 <HAL_TIMEx_MasterConfigSynchronization>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
<<<<<<< HEAD
 8002ef0:	b480      	push	{r7}
 8002ef2:	b085      	sub	sp, #20
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]
 8002ef8:	6039      	str	r1, [r7, #0]
=======
 8003454:	b480      	push	{r7}
 8003456:	b085      	sub	sp, #20
 8003458:	af00      	add	r7, sp, #0
 800345a:	6078      	str	r0, [r7, #4]
 800345c:	6039      	str	r1, [r7, #0]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
<<<<<<< HEAD
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002f00:	2b01      	cmp	r3, #1
 8002f02:	d101      	bne.n	8002f08 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002f04:	2302      	movs	r3, #2
 8002f06:	e05a      	b.n	8002fbe <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	2201      	movs	r2, #1
 8002f0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	2202      	movs	r2, #2
 8002f14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	685b      	ldr	r3, [r3, #4]
 8002f1e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	689b      	ldr	r3, [r3, #8]
 8002f26:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002f2e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002f30:	683b      	ldr	r3, [r7, #0]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	68fa      	ldr	r2, [r7, #12]
 8002f36:	4313      	orrs	r3, r2
 8002f38:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	68fa      	ldr	r2, [r7, #12]
 8002f40:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	4a21      	ldr	r2, [pc, #132]	@ (8002fcc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8002f48:	4293      	cmp	r3, r2
 8002f4a:	d022      	beq.n	8002f92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002f54:	d01d      	beq.n	8002f92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	4a1d      	ldr	r2, [pc, #116]	@ (8002fd0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8002f5c:	4293      	cmp	r3, r2
 8002f5e:	d018      	beq.n	8002f92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	4a1b      	ldr	r2, [pc, #108]	@ (8002fd4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8002f66:	4293      	cmp	r3, r2
 8002f68:	d013      	beq.n	8002f92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	4a1a      	ldr	r2, [pc, #104]	@ (8002fd8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8002f70:	4293      	cmp	r3, r2
 8002f72:	d00e      	beq.n	8002f92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	4a18      	ldr	r2, [pc, #96]	@ (8002fdc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8002f7a:	4293      	cmp	r3, r2
 8002f7c:	d009      	beq.n	8002f92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	4a17      	ldr	r2, [pc, #92]	@ (8002fe0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8002f84:	4293      	cmp	r3, r2
 8002f86:	d004      	beq.n	8002f92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	4a15      	ldr	r2, [pc, #84]	@ (8002fe4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8002f8e:	4293      	cmp	r3, r2
 8002f90:	d10c      	bne.n	8002fac <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002f92:	68bb      	ldr	r3, [r7, #8]
 8002f94:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002f98:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002f9a:	683b      	ldr	r3, [r7, #0]
 8002f9c:	685b      	ldr	r3, [r3, #4]
 8002f9e:	68ba      	ldr	r2, [r7, #8]
 8002fa0:	4313      	orrs	r3, r2
 8002fa2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	68ba      	ldr	r2, [r7, #8]
 8002faa:	609a      	str	r2, [r3, #8]
=======
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003464:	2b01      	cmp	r3, #1
 8003466:	d101      	bne.n	800346c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003468:	2302      	movs	r3, #2
 800346a:	e05a      	b.n	8003522 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	2201      	movs	r2, #1
 8003470:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	2202      	movs	r2, #2
 8003478:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	685b      	ldr	r3, [r3, #4]
 8003482:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	689b      	ldr	r3, [r3, #8]
 800348a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003492:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003494:	683b      	ldr	r3, [r7, #0]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	68fa      	ldr	r2, [r7, #12]
 800349a:	4313      	orrs	r3, r2
 800349c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	68fa      	ldr	r2, [r7, #12]
 80034a4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	4a21      	ldr	r2, [pc, #132]	@ (8003530 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80034ac:	4293      	cmp	r3, r2
 80034ae:	d022      	beq.n	80034f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80034b8:	d01d      	beq.n	80034f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	4a1d      	ldr	r2, [pc, #116]	@ (8003534 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80034c0:	4293      	cmp	r3, r2
 80034c2:	d018      	beq.n	80034f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	4a1b      	ldr	r2, [pc, #108]	@ (8003538 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80034ca:	4293      	cmp	r3, r2
 80034cc:	d013      	beq.n	80034f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	4a1a      	ldr	r2, [pc, #104]	@ (800353c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80034d4:	4293      	cmp	r3, r2
 80034d6:	d00e      	beq.n	80034f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	4a18      	ldr	r2, [pc, #96]	@ (8003540 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80034de:	4293      	cmp	r3, r2
 80034e0:	d009      	beq.n	80034f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	4a17      	ldr	r2, [pc, #92]	@ (8003544 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80034e8:	4293      	cmp	r3, r2
 80034ea:	d004      	beq.n	80034f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	4a15      	ldr	r2, [pc, #84]	@ (8003548 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80034f2:	4293      	cmp	r3, r2
 80034f4:	d10c      	bne.n	8003510 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80034f6:	68bb      	ldr	r3, [r7, #8]
 80034f8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80034fc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80034fe:	683b      	ldr	r3, [r7, #0]
 8003500:	685b      	ldr	r3, [r3, #4]
 8003502:	68ba      	ldr	r2, [r7, #8]
 8003504:	4313      	orrs	r3, r2
 8003506:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	68ba      	ldr	r2, [r7, #8]
 800350e:	609a      	str	r2, [r3, #8]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
<<<<<<< HEAD
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	2201      	movs	r2, #1
 8002fb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	2200      	movs	r2, #0
 8002fb8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8002fbc:	2300      	movs	r3, #0
}
 8002fbe:	4618      	mov	r0, r3
 8002fc0:	3714      	adds	r7, #20
 8002fc2:	46bd      	mov	sp, r7
 8002fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc8:	4770      	bx	lr
 8002fca:	bf00      	nop
 8002fcc:	40010000 	.word	0x40010000
 8002fd0:	40000400 	.word	0x40000400
 8002fd4:	40000800 	.word	0x40000800
 8002fd8:	40000c00 	.word	0x40000c00
 8002fdc:	40010400 	.word	0x40010400
 8002fe0:	40014000 	.word	0x40014000
 8002fe4:	40001800 	.word	0x40001800

08002fe8 <HAL_TIMEx_CommutCallback>:
=======
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	2201      	movs	r2, #1
 8003514:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	2200      	movs	r2, #0
 800351c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003520:	2300      	movs	r3, #0
}
 8003522:	4618      	mov	r0, r3
 8003524:	3714      	adds	r7, #20
 8003526:	46bd      	mov	sp, r7
 8003528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352c:	4770      	bx	lr
 800352e:	bf00      	nop
 8003530:	40010000 	.word	0x40010000
 8003534:	40000400 	.word	0x40000400
 8003538:	40000800 	.word	0x40000800
 800353c:	40000c00 	.word	0x40000c00
 8003540:	40010400 	.word	0x40010400
 8003544:	40014000 	.word	0x40014000
 8003548:	40001800 	.word	0x40001800

0800354c <HAL_TIMEx_CommutCallback>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
<<<<<<< HEAD
 8002fe8:	b480      	push	{r7}
 8002fea:	b083      	sub	sp, #12
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	6078      	str	r0, [r7, #4]
=======
 800354c:	b480      	push	{r7}
 800354e:	b083      	sub	sp, #12
 8003550:	af00      	add	r7, sp, #0
 8003552:	6078      	str	r0, [r7, #4]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
<<<<<<< HEAD
 8002ff0:	bf00      	nop
 8002ff2:	370c      	adds	r7, #12
 8002ff4:	46bd      	mov	sp, r7
 8002ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ffa:	4770      	bx	lr

08002ffc <HAL_TIMEx_BreakCallback>:
=======
 8003554:	bf00      	nop
 8003556:	370c      	adds	r7, #12
 8003558:	46bd      	mov	sp, r7
 800355a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355e:	4770      	bx	lr

08003560 <HAL_TIMEx_BreakCallback>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
<<<<<<< HEAD
 8002ffc:	b480      	push	{r7}
 8002ffe:	b083      	sub	sp, #12
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]
=======
 8003560:	b480      	push	{r7}
 8003562:	b083      	sub	sp, #12
 8003564:	af00      	add	r7, sp, #0
 8003566:	6078      	str	r0, [r7, #4]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
<<<<<<< HEAD
 8003004:	bf00      	nop
 8003006:	370c      	adds	r7, #12
 8003008:	46bd      	mov	sp, r7
 800300a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300e:	4770      	bx	lr

08003010 <HAL_UART_Init>:
=======
 8003568:	bf00      	nop
 800356a:	370c      	adds	r7, #12
 800356c:	46bd      	mov	sp, r7
 800356e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003572:	4770      	bx	lr

08003574 <HAL_UART_Init>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
<<<<<<< HEAD
 8003010:	b580      	push	{r7, lr}
 8003012:	b082      	sub	sp, #8
 8003014:	af00      	add	r7, sp, #0
 8003016:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	2b00      	cmp	r3, #0
 800301c:	d101      	bne.n	8003022 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800301e:	2301      	movs	r3, #1
 8003020:	e03f      	b.n	80030a2 <HAL_UART_Init+0x92>
=======
 8003574:	b580      	push	{r7, lr}
 8003576:	b082      	sub	sp, #8
 8003578:	af00      	add	r7, sp, #0
 800357a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	2b00      	cmp	r3, #0
 8003580:	d101      	bne.n	8003586 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003582:	2301      	movs	r3, #1
 8003584:	e03f      	b.n	8003606 <HAL_UART_Init+0x92>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
<<<<<<< HEAD
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8003028:	b2db      	uxtb	r3, r3
 800302a:	2b00      	cmp	r3, #0
 800302c:	d106      	bne.n	800303c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	2200      	movs	r2, #0
 8003032:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
=======
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800358c:	b2db      	uxtb	r3, r3
 800358e:	2b00      	cmp	r3, #0
 8003590:	d106      	bne.n	80035a0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	2200      	movs	r2, #0
 8003596:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
<<<<<<< HEAD
 8003036:	6878      	ldr	r0, [r7, #4]
 8003038:	f7fd fcf6 	bl	8000a28 <HAL_UART_MspInit>
=======
 800359a:	6878      	ldr	r0, [r7, #4]
 800359c:	f7fd fcc0 	bl	8000f20 <HAL_UART_MspInit>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
<<<<<<< HEAD
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	2224      	movs	r2, #36	@ 0x24
 8003040:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	68da      	ldr	r2, [r3, #12]
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003052:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003054:	6878      	ldr	r0, [r7, #4]
 8003056:	f000 fa69 	bl	800352c <UART_SetConfig>
=======
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	2224      	movs	r2, #36	@ 0x24
 80035a4:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	68da      	ldr	r2, [r3, #12]
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80035b6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80035b8:	6878      	ldr	r0, [r7, #4]
 80035ba:	f000 fb4b 	bl	8003c54 <UART_SetConfig>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
<<<<<<< HEAD
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	691a      	ldr	r2, [r3, #16]
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003068:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	695a      	ldr	r2, [r3, #20]
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003078:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	68da      	ldr	r2, [r3, #12]
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003088:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	2200      	movs	r2, #0
 800308e:	63da      	str	r2, [r3, #60]	@ 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	2220      	movs	r2, #32
 8003094:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	2220      	movs	r2, #32
 800309c:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a

  return HAL_OK;
 80030a0:	2300      	movs	r3, #0
}
 80030a2:	4618      	mov	r0, r3
 80030a4:	3708      	adds	r7, #8
 80030a6:	46bd      	mov	sp, r7
 80030a8:	bd80      	pop	{r7, pc}
	...

080030ac <HAL_UART_IRQHandler>:
=======
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	691a      	ldr	r2, [r3, #16]
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80035cc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	695a      	ldr	r2, [r3, #20]
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80035dc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	68da      	ldr	r2, [r3, #12]
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80035ec:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	2200      	movs	r2, #0
 80035f2:	63da      	str	r2, [r3, #60]	@ 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	2220      	movs	r2, #32
 80035f8:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	2220      	movs	r2, #32
 8003600:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a

  return HAL_OK;
 8003604:	2300      	movs	r3, #0
}
 8003606:	4618      	mov	r0, r3
 8003608:	3708      	adds	r7, #8
 800360a:	46bd      	mov	sp, r7
 800360c:	bd80      	pop	{r7, pc}

0800360e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800360e:	b580      	push	{r7, lr}
 8003610:	b088      	sub	sp, #32
 8003612:	af02      	add	r7, sp, #8
 8003614:	60f8      	str	r0, [r7, #12]
 8003616:	60b9      	str	r1, [r7, #8]
 8003618:	603b      	str	r3, [r7, #0]
 800361a:	4613      	mov	r3, r2
 800361c:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 800361e:	2300      	movs	r3, #0
 8003620:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8003628:	b2db      	uxtb	r3, r3
 800362a:	2b20      	cmp	r3, #32
 800362c:	f040 8083 	bne.w	8003736 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8003630:	68bb      	ldr	r3, [r7, #8]
 8003632:	2b00      	cmp	r3, #0
 8003634:	d002      	beq.n	800363c <HAL_UART_Transmit+0x2e>
 8003636:	88fb      	ldrh	r3, [r7, #6]
 8003638:	2b00      	cmp	r3, #0
 800363a:	d101      	bne.n	8003640 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 800363c:	2301      	movs	r3, #1
 800363e:	e07b      	b.n	8003738 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003646:	2b01      	cmp	r3, #1
 8003648:	d101      	bne.n	800364e <HAL_UART_Transmit+0x40>
 800364a:	2302      	movs	r3, #2
 800364c:	e074      	b.n	8003738 <HAL_UART_Transmit+0x12a>
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	2201      	movs	r2, #1
 8003652:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	2200      	movs	r2, #0
 800365a:	63da      	str	r2, [r3, #60]	@ 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	2221      	movs	r2, #33	@ 0x21
 8003660:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8003664:	f7fd fe08 	bl	8001278 <HAL_GetTick>
 8003668:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	88fa      	ldrh	r2, [r7, #6]
 800366e:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	88fa      	ldrh	r2, [r7, #6]
 8003674:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	2200      	movs	r2, #0
 800367a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    while (huart->TxXferCount > 0U)
 800367e:	e042      	b.n	8003706 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003684:	b29b      	uxth	r3, r3
 8003686:	3b01      	subs	r3, #1
 8003688:	b29a      	uxth	r2, r3
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	84da      	strh	r2, [r3, #38]	@ 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	689b      	ldr	r3, [r3, #8]
 8003692:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003696:	d122      	bne.n	80036de <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003698:	683b      	ldr	r3, [r7, #0]
 800369a:	9300      	str	r3, [sp, #0]
 800369c:	697b      	ldr	r3, [r7, #20]
 800369e:	2200      	movs	r2, #0
 80036a0:	2180      	movs	r1, #128	@ 0x80
 80036a2:	68f8      	ldr	r0, [r7, #12]
 80036a4:	f000 f96a 	bl	800397c <UART_WaitOnFlagUntilTimeout>
 80036a8:	4603      	mov	r3, r0
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d001      	beq.n	80036b2 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 80036ae:	2303      	movs	r3, #3
 80036b0:	e042      	b.n	8003738 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 80036b2:	68bb      	ldr	r3, [r7, #8]
 80036b4:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80036b6:	693b      	ldr	r3, [r7, #16]
 80036b8:	881b      	ldrh	r3, [r3, #0]
 80036ba:	461a      	mov	r2, r3
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80036c4:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	691b      	ldr	r3, [r3, #16]
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d103      	bne.n	80036d6 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 80036ce:	68bb      	ldr	r3, [r7, #8]
 80036d0:	3302      	adds	r3, #2
 80036d2:	60bb      	str	r3, [r7, #8]
 80036d4:	e017      	b.n	8003706 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 80036d6:	68bb      	ldr	r3, [r7, #8]
 80036d8:	3301      	adds	r3, #1
 80036da:	60bb      	str	r3, [r7, #8]
 80036dc:	e013      	b.n	8003706 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80036de:	683b      	ldr	r3, [r7, #0]
 80036e0:	9300      	str	r3, [sp, #0]
 80036e2:	697b      	ldr	r3, [r7, #20]
 80036e4:	2200      	movs	r2, #0
 80036e6:	2180      	movs	r1, #128	@ 0x80
 80036e8:	68f8      	ldr	r0, [r7, #12]
 80036ea:	f000 f947 	bl	800397c <UART_WaitOnFlagUntilTimeout>
 80036ee:	4603      	mov	r3, r0
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d001      	beq.n	80036f8 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 80036f4:	2303      	movs	r3, #3
 80036f6:	e01f      	b.n	8003738 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80036f8:	68bb      	ldr	r3, [r7, #8]
 80036fa:	1c5a      	adds	r2, r3, #1
 80036fc:	60ba      	str	r2, [r7, #8]
 80036fe:	781a      	ldrb	r2, [r3, #0]
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800370a:	b29b      	uxth	r3, r3
 800370c:	2b00      	cmp	r3, #0
 800370e:	d1b7      	bne.n	8003680 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003710:	683b      	ldr	r3, [r7, #0]
 8003712:	9300      	str	r3, [sp, #0]
 8003714:	697b      	ldr	r3, [r7, #20]
 8003716:	2200      	movs	r2, #0
 8003718:	2140      	movs	r1, #64	@ 0x40
 800371a:	68f8      	ldr	r0, [r7, #12]
 800371c:	f000 f92e 	bl	800397c <UART_WaitOnFlagUntilTimeout>
 8003720:	4603      	mov	r3, r0
 8003722:	2b00      	cmp	r3, #0
 8003724:	d001      	beq.n	800372a <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8003726:	2303      	movs	r3, #3
 8003728:	e006      	b.n	8003738 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	2220      	movs	r2, #32
 800372e:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

    return HAL_OK;
 8003732:	2300      	movs	r3, #0
 8003734:	e000      	b.n	8003738 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8003736:	2302      	movs	r3, #2
  }
}
 8003738:	4618      	mov	r0, r3
 800373a:	3718      	adds	r7, #24
 800373c:	46bd      	mov	sp, r7
 800373e:	bd80      	pop	{r7, pc}

08003740 <HAL_UART_IRQHandler>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
<<<<<<< HEAD
 80030ac:	b580      	push	{r7, lr}
 80030ae:	b088      	sub	sp, #32
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	68db      	ldr	r3, [r3, #12]
 80030c2:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	695b      	ldr	r3, [r3, #20]
 80030ca:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 80030cc:	2300      	movs	r3, #0
 80030ce:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 80030d0:	2300      	movs	r3, #0
 80030d2:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80030d4:	69fb      	ldr	r3, [r7, #28]
 80030d6:	f003 030f 	and.w	r3, r3, #15
 80030da:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 80030dc:	693b      	ldr	r3, [r7, #16]
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d10d      	bne.n	80030fe <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80030e2:	69fb      	ldr	r3, [r7, #28]
 80030e4:	f003 0320 	and.w	r3, r3, #32
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d008      	beq.n	80030fe <HAL_UART_IRQHandler+0x52>
 80030ec:	69bb      	ldr	r3, [r7, #24]
 80030ee:	f003 0320 	and.w	r3, r3, #32
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d003      	beq.n	80030fe <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80030f6:	6878      	ldr	r0, [r7, #4]
 80030f8:	f000 f996 	bl	8003428 <UART_Receive_IT>
      return;
 80030fc:	e0d0      	b.n	80032a0 <HAL_UART_IRQHandler+0x1f4>
=======
 8003740:	b580      	push	{r7, lr}
 8003742:	b088      	sub	sp, #32
 8003744:	af00      	add	r7, sp, #0
 8003746:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	68db      	ldr	r3, [r3, #12]
 8003756:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	695b      	ldr	r3, [r3, #20]
 800375e:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8003760:	2300      	movs	r3, #0
 8003762:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8003764:	2300      	movs	r3, #0
 8003766:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003768:	69fb      	ldr	r3, [r7, #28]
 800376a:	f003 030f 	and.w	r3, r3, #15
 800376e:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8003770:	693b      	ldr	r3, [r7, #16]
 8003772:	2b00      	cmp	r3, #0
 8003774:	d10d      	bne.n	8003792 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003776:	69fb      	ldr	r3, [r7, #28]
 8003778:	f003 0320 	and.w	r3, r3, #32
 800377c:	2b00      	cmp	r3, #0
 800377e:	d008      	beq.n	8003792 <HAL_UART_IRQHandler+0x52>
 8003780:	69bb      	ldr	r3, [r7, #24]
 8003782:	f003 0320 	and.w	r3, r3, #32
 8003786:	2b00      	cmp	r3, #0
 8003788:	d003      	beq.n	8003792 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800378a:	6878      	ldr	r0, [r7, #4]
 800378c:	f000 f9e0 	bl	8003b50 <UART_Receive_IT>
      return;
 8003790:	e0d0      	b.n	8003934 <HAL_UART_IRQHandler+0x1f4>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
<<<<<<< HEAD
 80030fe:	693b      	ldr	r3, [r7, #16]
 8003100:	2b00      	cmp	r3, #0
 8003102:	f000 80b0 	beq.w	8003266 <HAL_UART_IRQHandler+0x1ba>
 8003106:	697b      	ldr	r3, [r7, #20]
 8003108:	f003 0301 	and.w	r3, r3, #1
 800310c:	2b00      	cmp	r3, #0
 800310e:	d105      	bne.n	800311c <HAL_UART_IRQHandler+0x70>
 8003110:	69bb      	ldr	r3, [r7, #24]
 8003112:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8003116:	2b00      	cmp	r3, #0
 8003118:	f000 80a5 	beq.w	8003266 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800311c:	69fb      	ldr	r3, [r7, #28]
 800311e:	f003 0301 	and.w	r3, r3, #1
 8003122:	2b00      	cmp	r3, #0
 8003124:	d00a      	beq.n	800313c <HAL_UART_IRQHandler+0x90>
 8003126:	69bb      	ldr	r3, [r7, #24]
 8003128:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800312c:	2b00      	cmp	r3, #0
 800312e:	d005      	beq.n	800313c <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003134:	f043 0201 	orr.w	r2, r3, #1
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	63da      	str	r2, [r3, #60]	@ 0x3c
=======
 8003792:	693b      	ldr	r3, [r7, #16]
 8003794:	2b00      	cmp	r3, #0
 8003796:	f000 80b0 	beq.w	80038fa <HAL_UART_IRQHandler+0x1ba>
 800379a:	697b      	ldr	r3, [r7, #20]
 800379c:	f003 0301 	and.w	r3, r3, #1
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d105      	bne.n	80037b0 <HAL_UART_IRQHandler+0x70>
 80037a4:	69bb      	ldr	r3, [r7, #24]
 80037a6:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	f000 80a5 	beq.w	80038fa <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80037b0:	69fb      	ldr	r3, [r7, #28]
 80037b2:	f003 0301 	and.w	r3, r3, #1
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d00a      	beq.n	80037d0 <HAL_UART_IRQHandler+0x90>
 80037ba:	69bb      	ldr	r3, [r7, #24]
 80037bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d005      	beq.n	80037d0 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037c8:	f043 0201 	orr.w	r2, r3, #1
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	63da      	str	r2, [r3, #60]	@ 0x3c
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
<<<<<<< HEAD
 800313c:	69fb      	ldr	r3, [r7, #28]
 800313e:	f003 0304 	and.w	r3, r3, #4
 8003142:	2b00      	cmp	r3, #0
 8003144:	d00a      	beq.n	800315c <HAL_UART_IRQHandler+0xb0>
 8003146:	697b      	ldr	r3, [r7, #20]
 8003148:	f003 0301 	and.w	r3, r3, #1
 800314c:	2b00      	cmp	r3, #0
 800314e:	d005      	beq.n	800315c <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003154:	f043 0202 	orr.w	r2, r3, #2
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	63da      	str	r2, [r3, #60]	@ 0x3c
=======
 80037d0:	69fb      	ldr	r3, [r7, #28]
 80037d2:	f003 0304 	and.w	r3, r3, #4
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d00a      	beq.n	80037f0 <HAL_UART_IRQHandler+0xb0>
 80037da:	697b      	ldr	r3, [r7, #20]
 80037dc:	f003 0301 	and.w	r3, r3, #1
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d005      	beq.n	80037f0 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037e8:	f043 0202 	orr.w	r2, r3, #2
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	63da      	str	r2, [r3, #60]	@ 0x3c
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
<<<<<<< HEAD
 800315c:	69fb      	ldr	r3, [r7, #28]
 800315e:	f003 0302 	and.w	r3, r3, #2
 8003162:	2b00      	cmp	r3, #0
 8003164:	d00a      	beq.n	800317c <HAL_UART_IRQHandler+0xd0>
 8003166:	697b      	ldr	r3, [r7, #20]
 8003168:	f003 0301 	and.w	r3, r3, #1
 800316c:	2b00      	cmp	r3, #0
 800316e:	d005      	beq.n	800317c <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003174:	f043 0204 	orr.w	r2, r3, #4
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	63da      	str	r2, [r3, #60]	@ 0x3c
=======
 80037f0:	69fb      	ldr	r3, [r7, #28]
 80037f2:	f003 0302 	and.w	r3, r3, #2
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d00a      	beq.n	8003810 <HAL_UART_IRQHandler+0xd0>
 80037fa:	697b      	ldr	r3, [r7, #20]
 80037fc:	f003 0301 	and.w	r3, r3, #1
 8003800:	2b00      	cmp	r3, #0
 8003802:	d005      	beq.n	8003810 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003808:	f043 0204 	orr.w	r2, r3, #4
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	63da      	str	r2, [r3, #60]	@ 0x3c
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
<<<<<<< HEAD
 800317c:	69fb      	ldr	r3, [r7, #28]
 800317e:	f003 0308 	and.w	r3, r3, #8
 8003182:	2b00      	cmp	r3, #0
 8003184:	d00f      	beq.n	80031a6 <HAL_UART_IRQHandler+0xfa>
 8003186:	69bb      	ldr	r3, [r7, #24]
 8003188:	f003 0320 	and.w	r3, r3, #32
 800318c:	2b00      	cmp	r3, #0
 800318e:	d104      	bne.n	800319a <HAL_UART_IRQHandler+0xee>
 8003190:	697b      	ldr	r3, [r7, #20]
 8003192:	f003 0301 	and.w	r3, r3, #1
 8003196:	2b00      	cmp	r3, #0
 8003198:	d005      	beq.n	80031a6 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800319e:	f043 0208 	orr.w	r2, r3, #8
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	63da      	str	r2, [r3, #60]	@ 0x3c
=======
 8003810:	69fb      	ldr	r3, [r7, #28]
 8003812:	f003 0308 	and.w	r3, r3, #8
 8003816:	2b00      	cmp	r3, #0
 8003818:	d00f      	beq.n	800383a <HAL_UART_IRQHandler+0xfa>
 800381a:	69bb      	ldr	r3, [r7, #24]
 800381c:	f003 0320 	and.w	r3, r3, #32
 8003820:	2b00      	cmp	r3, #0
 8003822:	d104      	bne.n	800382e <HAL_UART_IRQHandler+0xee>
 8003824:	697b      	ldr	r3, [r7, #20]
 8003826:	f003 0301 	and.w	r3, r3, #1
 800382a:	2b00      	cmp	r3, #0
 800382c:	d005      	beq.n	800383a <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003832:	f043 0208 	orr.w	r2, r3, #8
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	63da      	str	r2, [r3, #60]	@ 0x3c
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
<<<<<<< HEAD
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d077      	beq.n	800329e <HAL_UART_IRQHandler+0x1f2>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80031ae:	69fb      	ldr	r3, [r7, #28]
 80031b0:	f003 0320 	and.w	r3, r3, #32
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d007      	beq.n	80031c8 <HAL_UART_IRQHandler+0x11c>
 80031b8:	69bb      	ldr	r3, [r7, #24]
 80031ba:	f003 0320 	and.w	r3, r3, #32
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d002      	beq.n	80031c8 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 80031c2:	6878      	ldr	r0, [r7, #4]
 80031c4:	f000 f930 	bl	8003428 <UART_Receive_IT>
=======
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800383e:	2b00      	cmp	r3, #0
 8003840:	d077      	beq.n	8003932 <HAL_UART_IRQHandler+0x1f2>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003842:	69fb      	ldr	r3, [r7, #28]
 8003844:	f003 0320 	and.w	r3, r3, #32
 8003848:	2b00      	cmp	r3, #0
 800384a:	d007      	beq.n	800385c <HAL_UART_IRQHandler+0x11c>
 800384c:	69bb      	ldr	r3, [r7, #24]
 800384e:	f003 0320 	and.w	r3, r3, #32
 8003852:	2b00      	cmp	r3, #0
 8003854:	d002      	beq.n	800385c <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8003856:	6878      	ldr	r0, [r7, #4]
 8003858:	f000 f97a 	bl	8003b50 <UART_Receive_IT>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
<<<<<<< HEAD
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	695b      	ldr	r3, [r3, #20]
 80031ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80031d2:	2b40      	cmp	r3, #64	@ 0x40
 80031d4:	bf0c      	ite	eq
 80031d6:	2301      	moveq	r3, #1
 80031d8:	2300      	movne	r3, #0
 80031da:	b2db      	uxtb	r3, r3
 80031dc:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031e2:	f003 0308 	and.w	r3, r3, #8
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d102      	bne.n	80031f0 <HAL_UART_IRQHandler+0x144>
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d031      	beq.n	8003254 <HAL_UART_IRQHandler+0x1a8>
=======
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	695b      	ldr	r3, [r3, #20]
 8003862:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003866:	2b40      	cmp	r3, #64	@ 0x40
 8003868:	bf0c      	ite	eq
 800386a:	2301      	moveq	r3, #1
 800386c:	2300      	movne	r3, #0
 800386e:	b2db      	uxtb	r3, r3
 8003870:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003876:	f003 0308 	and.w	r3, r3, #8
 800387a:	2b00      	cmp	r3, #0
 800387c:	d102      	bne.n	8003884 <HAL_UART_IRQHandler+0x144>
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	2b00      	cmp	r3, #0
 8003882:	d031      	beq.n	80038e8 <HAL_UART_IRQHandler+0x1a8>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
<<<<<<< HEAD
 80031f0:	6878      	ldr	r0, [r7, #4]
 80031f2:	f000 f879 	bl	80032e8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	695b      	ldr	r3, [r3, #20]
 80031fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003200:	2b40      	cmp	r3, #64	@ 0x40
 8003202:	d123      	bne.n	800324c <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	695a      	ldr	r2, [r3, #20]
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003212:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003218:	2b00      	cmp	r3, #0
 800321a:	d013      	beq.n	8003244 <HAL_UART_IRQHandler+0x198>
=======
 8003884:	6878      	ldr	r0, [r7, #4]
 8003886:	f000 f8c3 	bl	8003a10 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	695b      	ldr	r3, [r3, #20]
 8003890:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003894:	2b40      	cmp	r3, #64	@ 0x40
 8003896:	d123      	bne.n	80038e0 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	695a      	ldr	r2, [r3, #20]
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80038a6:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d013      	beq.n	80038d8 <HAL_UART_IRQHandler+0x198>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
<<<<<<< HEAD
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003220:	4a21      	ldr	r2, [pc, #132]	@ (80032a8 <HAL_UART_IRQHandler+0x1fc>)
 8003222:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003228:	4618      	mov	r0, r3
 800322a:	f7fe fc0d 	bl	8001a48 <HAL_DMA_Abort_IT>
 800322e:	4603      	mov	r3, r0
 8003230:	2b00      	cmp	r3, #0
 8003232:	d016      	beq.n	8003262 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003238:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800323a:	687a      	ldr	r2, [r7, #4]
 800323c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800323e:	4610      	mov	r0, r2
 8003240:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003242:	e00e      	b.n	8003262 <HAL_UART_IRQHandler+0x1b6>
=======
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80038b4:	4a21      	ldr	r2, [pc, #132]	@ (800393c <HAL_UART_IRQHandler+0x1fc>)
 80038b6:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80038bc:	4618      	mov	r0, r3
 80038be:	f7fe fb75 	bl	8001fac <HAL_DMA_Abort_IT>
 80038c2:	4603      	mov	r3, r0
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d016      	beq.n	80038f6 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80038cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80038ce:	687a      	ldr	r2, [r7, #4]
 80038d0:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80038d2:	4610      	mov	r0, r2
 80038d4:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80038d6:	e00e      	b.n	80038f6 <HAL_UART_IRQHandler+0x1b6>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
<<<<<<< HEAD
 8003244:	6878      	ldr	r0, [r7, #4]
 8003246:	f000 f845 	bl	80032d4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800324a:	e00a      	b.n	8003262 <HAL_UART_IRQHandler+0x1b6>
=======
 80038d8:	6878      	ldr	r0, [r7, #4]
 80038da:	f000 f845 	bl	8003968 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80038de:	e00a      	b.n	80038f6 <HAL_UART_IRQHandler+0x1b6>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
<<<<<<< HEAD
 800324c:	6878      	ldr	r0, [r7, #4]
 800324e:	f000 f841 	bl	80032d4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003252:	e006      	b.n	8003262 <HAL_UART_IRQHandler+0x1b6>
=======
 80038e0:	6878      	ldr	r0, [r7, #4]
 80038e2:	f000 f841 	bl	8003968 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80038e6:	e006      	b.n	80038f6 <HAL_UART_IRQHandler+0x1b6>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
<<<<<<< HEAD
 8003254:	6878      	ldr	r0, [r7, #4]
 8003256:	f000 f83d 	bl	80032d4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	2200      	movs	r2, #0
 800325e:	63da      	str	r2, [r3, #60]	@ 0x3c
      }
    }
    return;
 8003260:	e01d      	b.n	800329e <HAL_UART_IRQHandler+0x1f2>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003262:	bf00      	nop
    return;
 8003264:	e01b      	b.n	800329e <HAL_UART_IRQHandler+0x1f2>
=======
 80038e8:	6878      	ldr	r0, [r7, #4]
 80038ea:	f000 f83d 	bl	8003968 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	2200      	movs	r2, #0
 80038f2:	63da      	str	r2, [r3, #60]	@ 0x3c
      }
    }
    return;
 80038f4:	e01d      	b.n	8003932 <HAL_UART_IRQHandler+0x1f2>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80038f6:	bf00      	nop
    return;
 80038f8:	e01b      	b.n	8003932 <HAL_UART_IRQHandler+0x1f2>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
<<<<<<< HEAD
 8003266:	69fb      	ldr	r3, [r7, #28]
 8003268:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800326c:	2b00      	cmp	r3, #0
 800326e:	d008      	beq.n	8003282 <HAL_UART_IRQHandler+0x1d6>
 8003270:	69bb      	ldr	r3, [r7, #24]
 8003272:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003276:	2b00      	cmp	r3, #0
 8003278:	d003      	beq.n	8003282 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 800327a:	6878      	ldr	r0, [r7, #4]
 800327c:	f000 f866 	bl	800334c <UART_Transmit_IT>
    return;
 8003280:	e00e      	b.n	80032a0 <HAL_UART_IRQHandler+0x1f4>
=======
 80038fa:	69fb      	ldr	r3, [r7, #28]
 80038fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003900:	2b00      	cmp	r3, #0
 8003902:	d008      	beq.n	8003916 <HAL_UART_IRQHandler+0x1d6>
 8003904:	69bb      	ldr	r3, [r7, #24]
 8003906:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800390a:	2b00      	cmp	r3, #0
 800390c:	d003      	beq.n	8003916 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 800390e:	6878      	ldr	r0, [r7, #4]
 8003910:	f000 f8b0 	bl	8003a74 <UART_Transmit_IT>
    return;
 8003914:	e00e      	b.n	8003934 <HAL_UART_IRQHandler+0x1f4>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
<<<<<<< HEAD
 8003282:	69fb      	ldr	r3, [r7, #28]
 8003284:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003288:	2b00      	cmp	r3, #0
 800328a:	d009      	beq.n	80032a0 <HAL_UART_IRQHandler+0x1f4>
 800328c:	69bb      	ldr	r3, [r7, #24]
 800328e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003292:	2b00      	cmp	r3, #0
 8003294:	d004      	beq.n	80032a0 <HAL_UART_IRQHandler+0x1f4>
  {
    UART_EndTransmit_IT(huart);
 8003296:	6878      	ldr	r0, [r7, #4]
 8003298:	f000 f8ae 	bl	80033f8 <UART_EndTransmit_IT>
    return;
 800329c:	e000      	b.n	80032a0 <HAL_UART_IRQHandler+0x1f4>
    return;
 800329e:	bf00      	nop
  }
}
 80032a0:	3720      	adds	r7, #32
 80032a2:	46bd      	mov	sp, r7
 80032a4:	bd80      	pop	{r7, pc}
 80032a6:	bf00      	nop
 80032a8:	08003325 	.word	0x08003325

080032ac <HAL_UART_TxCpltCallback>:
=======
 8003916:	69fb      	ldr	r3, [r7, #28]
 8003918:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800391c:	2b00      	cmp	r3, #0
 800391e:	d009      	beq.n	8003934 <HAL_UART_IRQHandler+0x1f4>
 8003920:	69bb      	ldr	r3, [r7, #24]
 8003922:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003926:	2b00      	cmp	r3, #0
 8003928:	d004      	beq.n	8003934 <HAL_UART_IRQHandler+0x1f4>
  {
    UART_EndTransmit_IT(huart);
 800392a:	6878      	ldr	r0, [r7, #4]
 800392c:	f000 f8f8 	bl	8003b20 <UART_EndTransmit_IT>
    return;
 8003930:	e000      	b.n	8003934 <HAL_UART_IRQHandler+0x1f4>
    return;
 8003932:	bf00      	nop
  }
}
 8003934:	3720      	adds	r7, #32
 8003936:	46bd      	mov	sp, r7
 8003938:	bd80      	pop	{r7, pc}
 800393a:	bf00      	nop
 800393c:	08003a4d 	.word	0x08003a4d

08003940 <HAL_UART_TxCpltCallback>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
<<<<<<< HEAD
 80032ac:	b480      	push	{r7}
 80032ae:	b083      	sub	sp, #12
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	6078      	str	r0, [r7, #4]
=======
 8003940:	b480      	push	{r7}
 8003942:	b083      	sub	sp, #12
 8003944:	af00      	add	r7, sp, #0
 8003946:	6078      	str	r0, [r7, #4]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
<<<<<<< HEAD
 80032b4:	bf00      	nop
 80032b6:	370c      	adds	r7, #12
 80032b8:	46bd      	mov	sp, r7
 80032ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032be:	4770      	bx	lr

080032c0 <HAL_UART_RxCpltCallback>:
=======
 8003948:	bf00      	nop
 800394a:	370c      	adds	r7, #12
 800394c:	46bd      	mov	sp, r7
 800394e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003952:	4770      	bx	lr

08003954 <HAL_UART_RxCpltCallback>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
<<<<<<< HEAD
 80032c0:	b480      	push	{r7}
 80032c2:	b083      	sub	sp, #12
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	6078      	str	r0, [r7, #4]
=======
 8003954:	b480      	push	{r7}
 8003956:	b083      	sub	sp, #12
 8003958:	af00      	add	r7, sp, #0
 800395a:	6078      	str	r0, [r7, #4]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
<<<<<<< HEAD
 80032c8:	bf00      	nop
 80032ca:	370c      	adds	r7, #12
 80032cc:	46bd      	mov	sp, r7
 80032ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d2:	4770      	bx	lr

080032d4 <HAL_UART_ErrorCallback>:
=======
 800395c:	bf00      	nop
 800395e:	370c      	adds	r7, #12
 8003960:	46bd      	mov	sp, r7
 8003962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003966:	4770      	bx	lr

08003968 <HAL_UART_ErrorCallback>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
<<<<<<< HEAD
 80032d4:	b480      	push	{r7}
 80032d6:	b083      	sub	sp, #12
 80032d8:	af00      	add	r7, sp, #0
 80032da:	6078      	str	r0, [r7, #4]
=======
 8003968:	b480      	push	{r7}
 800396a:	b083      	sub	sp, #12
 800396c:	af00      	add	r7, sp, #0
 800396e:	6078      	str	r0, [r7, #4]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
<<<<<<< HEAD
 80032dc:	bf00      	nop
 80032de:	370c      	adds	r7, #12
 80032e0:	46bd      	mov	sp, r7
 80032e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e6:	4770      	bx	lr

080032e8 <UART_EndRxTransfer>:
=======
 8003970:	bf00      	nop
 8003972:	370c      	adds	r7, #12
 8003974:	46bd      	mov	sp, r7
 8003976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800397a:	4770      	bx	lr

0800397c <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800397c:	b580      	push	{r7, lr}
 800397e:	b084      	sub	sp, #16
 8003980:	af00      	add	r7, sp, #0
 8003982:	60f8      	str	r0, [r7, #12]
 8003984:	60b9      	str	r1, [r7, #8]
 8003986:	603b      	str	r3, [r7, #0]
 8003988:	4613      	mov	r3, r2
 800398a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800398c:	e02c      	b.n	80039e8 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800398e:	69bb      	ldr	r3, [r7, #24]
 8003990:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003994:	d028      	beq.n	80039e8 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003996:	69bb      	ldr	r3, [r7, #24]
 8003998:	2b00      	cmp	r3, #0
 800399a:	d007      	beq.n	80039ac <UART_WaitOnFlagUntilTimeout+0x30>
 800399c:	f7fd fc6c 	bl	8001278 <HAL_GetTick>
 80039a0:	4602      	mov	r2, r0
 80039a2:	683b      	ldr	r3, [r7, #0]
 80039a4:	1ad3      	subs	r3, r2, r3
 80039a6:	69ba      	ldr	r2, [r7, #24]
 80039a8:	429a      	cmp	r2, r3
 80039aa:	d21d      	bcs.n	80039e8 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	68da      	ldr	r2, [r3, #12]
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	f422 72d0 	bic.w	r2, r2, #416	@ 0x1a0
 80039ba:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	695a      	ldr	r2, [r3, #20]
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f022 0201 	bic.w	r2, r2, #1
 80039ca:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	2220      	movs	r2, #32
 80039d0:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	2220      	movs	r2, #32
 80039d8:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	2200      	movs	r2, #0
 80039e0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

        return HAL_TIMEOUT;
 80039e4:	2303      	movs	r3, #3
 80039e6:	e00f      	b.n	8003a08 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	681a      	ldr	r2, [r3, #0]
 80039ee:	68bb      	ldr	r3, [r7, #8]
 80039f0:	4013      	ands	r3, r2
 80039f2:	68ba      	ldr	r2, [r7, #8]
 80039f4:	429a      	cmp	r2, r3
 80039f6:	bf0c      	ite	eq
 80039f8:	2301      	moveq	r3, #1
 80039fa:	2300      	movne	r3, #0
 80039fc:	b2db      	uxtb	r3, r3
 80039fe:	461a      	mov	r2, r3
 8003a00:	79fb      	ldrb	r3, [r7, #7]
 8003a02:	429a      	cmp	r2, r3
 8003a04:	d0c3      	beq.n	800398e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003a06:	2300      	movs	r3, #0
}
 8003a08:	4618      	mov	r0, r3
 8003a0a:	3710      	adds	r7, #16
 8003a0c:	46bd      	mov	sp, r7
 8003a0e:	bd80      	pop	{r7, pc}

08003a10 <UART_EndRxTransfer>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
<<<<<<< HEAD
 80032e8:	b480      	push	{r7}
 80032ea:	b083      	sub	sp, #12
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	68da      	ldr	r2, [r3, #12]
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
 80032fe:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	695a      	ldr	r2, [r3, #20]
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f022 0201 	bic.w	r2, r2, #1
 800330e:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	2220      	movs	r2, #32
 8003314:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
}
 8003318:	bf00      	nop
 800331a:	370c      	adds	r7, #12
 800331c:	46bd      	mov	sp, r7
 800331e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003322:	4770      	bx	lr

08003324 <UART_DMAAbortOnError>:
=======
 8003a10:	b480      	push	{r7}
 8003a12:	b083      	sub	sp, #12
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	68da      	ldr	r2, [r3, #12]
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
 8003a26:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	695a      	ldr	r2, [r3, #20]
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f022 0201 	bic.w	r2, r2, #1
 8003a36:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	2220      	movs	r2, #32
 8003a3c:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
}
 8003a40:	bf00      	nop
 8003a42:	370c      	adds	r7, #12
 8003a44:	46bd      	mov	sp, r7
 8003a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a4a:	4770      	bx	lr

08003a4c <UART_DMAAbortOnError>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
<<<<<<< HEAD
 8003324:	b580      	push	{r7, lr}
 8003326:	b084      	sub	sp, #16
 8003328:	af00      	add	r7, sp, #0
 800332a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003330:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	2200      	movs	r2, #0
 8003336:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	2200      	movs	r2, #0
 800333c:	84da      	strh	r2, [r3, #38]	@ 0x26
=======
 8003a4c:	b580      	push	{r7, lr}
 8003a4e:	b084      	sub	sp, #16
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a58:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	2200      	movs	r2, #0
 8003a64:	84da      	strh	r2, [r3, #38]	@ 0x26
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
<<<<<<< HEAD
 800333e:	68f8      	ldr	r0, [r7, #12]
 8003340:	f7ff ffc8 	bl	80032d4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003344:	bf00      	nop
 8003346:	3710      	adds	r7, #16
 8003348:	46bd      	mov	sp, r7
 800334a:	bd80      	pop	{r7, pc}

0800334c <UART_Transmit_IT>:
=======
 8003a66:	68f8      	ldr	r0, [r7, #12]
 8003a68:	f7ff ff7e 	bl	8003968 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003a6c:	bf00      	nop
 8003a6e:	3710      	adds	r7, #16
 8003a70:	46bd      	mov	sp, r7
 8003a72:	bd80      	pop	{r7, pc}

08003a74 <UART_Transmit_IT>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
<<<<<<< HEAD
 800334c:	b480      	push	{r7}
 800334e:	b085      	sub	sp, #20
 8003350:	af00      	add	r7, sp, #0
 8003352:	6078      	str	r0, [r7, #4]
=======
 8003a74:	b480      	push	{r7}
 8003a76:	b085      	sub	sp, #20
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	6078      	str	r0, [r7, #4]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
<<<<<<< HEAD
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800335a:	b2db      	uxtb	r3, r3
 800335c:	2b21      	cmp	r3, #33	@ 0x21
 800335e:	d144      	bne.n	80033ea <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	689b      	ldr	r3, [r3, #8]
 8003364:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003368:	d11a      	bne.n	80033a0 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	6a1b      	ldr	r3, [r3, #32]
 800336e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	881b      	ldrh	r3, [r3, #0]
 8003374:	461a      	mov	r2, r3
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800337e:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	691b      	ldr	r3, [r3, #16]
 8003384:	2b00      	cmp	r3, #0
 8003386:	d105      	bne.n	8003394 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	6a1b      	ldr	r3, [r3, #32]
 800338c:	1c9a      	adds	r2, r3, #2
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	621a      	str	r2, [r3, #32]
 8003392:	e00e      	b.n	80033b2 <UART_Transmit_IT+0x66>
=======
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8003a82:	b2db      	uxtb	r3, r3
 8003a84:	2b21      	cmp	r3, #33	@ 0x21
 8003a86:	d144      	bne.n	8003b12 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	689b      	ldr	r3, [r3, #8]
 8003a8c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003a90:	d11a      	bne.n	8003ac8 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	6a1b      	ldr	r3, [r3, #32]
 8003a96:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	881b      	ldrh	r3, [r3, #0]
 8003a9c:	461a      	mov	r2, r3
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003aa6:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	691b      	ldr	r3, [r3, #16]
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d105      	bne.n	8003abc <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	6a1b      	ldr	r3, [r3, #32]
 8003ab4:	1c9a      	adds	r2, r3, #2
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	621a      	str	r2, [r3, #32]
 8003aba:	e00e      	b.n	8003ada <UART_Transmit_IT+0x66>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
      }
      else
      {
        huart->pTxBuffPtr += 1U;
<<<<<<< HEAD
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	6a1b      	ldr	r3, [r3, #32]
 8003398:	1c5a      	adds	r2, r3, #1
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	621a      	str	r2, [r3, #32]
 800339e:	e008      	b.n	80033b2 <UART_Transmit_IT+0x66>
=======
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	6a1b      	ldr	r3, [r3, #32]
 8003ac0:	1c5a      	adds	r2, r3, #1
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	621a      	str	r2, [r3, #32]
 8003ac6:	e008      	b.n	8003ada <UART_Transmit_IT+0x66>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
<<<<<<< HEAD
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	6a1b      	ldr	r3, [r3, #32]
 80033a4:	1c59      	adds	r1, r3, #1
 80033a6:	687a      	ldr	r2, [r7, #4]
 80033a8:	6211      	str	r1, [r2, #32]
 80033aa:	781a      	ldrb	r2, [r3, #0]
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80033b6:	b29b      	uxth	r3, r3
 80033b8:	3b01      	subs	r3, #1
 80033ba:	b29b      	uxth	r3, r3
 80033bc:	687a      	ldr	r2, [r7, #4]
 80033be:	4619      	mov	r1, r3
 80033c0:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d10f      	bne.n	80033e6 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	68da      	ldr	r2, [r3, #12]
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80033d4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	68da      	ldr	r2, [r3, #12]
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80033e4:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80033e6:	2300      	movs	r3, #0
 80033e8:	e000      	b.n	80033ec <UART_Transmit_IT+0xa0>
=======
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	6a1b      	ldr	r3, [r3, #32]
 8003acc:	1c59      	adds	r1, r3, #1
 8003ace:	687a      	ldr	r2, [r7, #4]
 8003ad0:	6211      	str	r1, [r2, #32]
 8003ad2:	781a      	ldrb	r2, [r3, #0]
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003ade:	b29b      	uxth	r3, r3
 8003ae0:	3b01      	subs	r3, #1
 8003ae2:	b29b      	uxth	r3, r3
 8003ae4:	687a      	ldr	r2, [r7, #4]
 8003ae6:	4619      	mov	r1, r3
 8003ae8:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d10f      	bne.n	8003b0e <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	68da      	ldr	r2, [r3, #12]
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003afc:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	68da      	ldr	r2, [r3, #12]
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003b0c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003b0e:	2300      	movs	r3, #0
 8003b10:	e000      	b.n	8003b14 <UART_Transmit_IT+0xa0>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  }
  else
  {
    return HAL_BUSY;
<<<<<<< HEAD
 80033ea:	2302      	movs	r3, #2
  }
}
 80033ec:	4618      	mov	r0, r3
 80033ee:	3714      	adds	r7, #20
 80033f0:	46bd      	mov	sp, r7
 80033f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f6:	4770      	bx	lr

080033f8 <UART_EndTransmit_IT>:
=======
 8003b12:	2302      	movs	r3, #2
  }
}
 8003b14:	4618      	mov	r0, r3
 8003b16:	3714      	adds	r7, #20
 8003b18:	46bd      	mov	sp, r7
 8003b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b1e:	4770      	bx	lr

08003b20 <UART_EndTransmit_IT>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
<<<<<<< HEAD
 80033f8:	b580      	push	{r7, lr}
 80033fa:	b082      	sub	sp, #8
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	68da      	ldr	r2, [r3, #12]
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800340e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	2220      	movs	r2, #32
 8003414:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
=======
 8003b20:	b580      	push	{r7, lr}
 8003b22:	b082      	sub	sp, #8
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	68da      	ldr	r2, [r3, #12]
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003b36:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	2220      	movs	r2, #32
 8003b3c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
<<<<<<< HEAD
 8003418:	6878      	ldr	r0, [r7, #4]
 800341a:	f7ff ff47 	bl	80032ac <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800341e:	2300      	movs	r3, #0
}
 8003420:	4618      	mov	r0, r3
 8003422:	3708      	adds	r7, #8
 8003424:	46bd      	mov	sp, r7
 8003426:	bd80      	pop	{r7, pc}

08003428 <UART_Receive_IT>:
=======
 8003b40:	6878      	ldr	r0, [r7, #4]
 8003b42:	f7ff fefd 	bl	8003940 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003b46:	2300      	movs	r3, #0
}
 8003b48:	4618      	mov	r0, r3
 8003b4a:	3708      	adds	r7, #8
 8003b4c:	46bd      	mov	sp, r7
 8003b4e:	bd80      	pop	{r7, pc}

08003b50 <UART_Receive_IT>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
<<<<<<< HEAD
 8003428:	b580      	push	{r7, lr}
 800342a:	b084      	sub	sp, #16
 800342c:	af00      	add	r7, sp, #0
 800342e:	6078      	str	r0, [r7, #4]
=======
 8003b50:	b580      	push	{r7, lr}
 8003b52:	b084      	sub	sp, #16
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	6078      	str	r0, [r7, #4]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
<<<<<<< HEAD
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8003436:	b2db      	uxtb	r3, r3
 8003438:	2b22      	cmp	r3, #34	@ 0x22
 800343a:	d171      	bne.n	8003520 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	689b      	ldr	r3, [r3, #8]
 8003440:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003444:	d123      	bne.n	800348e <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800344a:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	691b      	ldr	r3, [r3, #16]
 8003450:	2b00      	cmp	r3, #0
 8003452:	d10e      	bne.n	8003472 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	685b      	ldr	r3, [r3, #4]
 800345a:	b29b      	uxth	r3, r3
 800345c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003460:	b29a      	uxth	r2, r3
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800346a:	1c9a      	adds	r2, r3, #2
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	629a      	str	r2, [r3, #40]	@ 0x28
 8003470:	e029      	b.n	80034c6 <UART_Receive_IT+0x9e>
=======
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8003b5e:	b2db      	uxtb	r3, r3
 8003b60:	2b22      	cmp	r3, #34	@ 0x22
 8003b62:	d171      	bne.n	8003c48 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	689b      	ldr	r3, [r3, #8]
 8003b68:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003b6c:	d123      	bne.n	8003bb6 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b72:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	691b      	ldr	r3, [r3, #16]
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d10e      	bne.n	8003b9a <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	685b      	ldr	r3, [r3, #4]
 8003b82:	b29b      	uxth	r3, r3
 8003b84:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003b88:	b29a      	uxth	r2, r3
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b92:	1c9a      	adds	r2, r3, #2
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	629a      	str	r2, [r3, #40]	@ 0x28
 8003b98:	e029      	b.n	8003bee <UART_Receive_IT+0x9e>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
<<<<<<< HEAD
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	685b      	ldr	r3, [r3, #4]
 8003478:	b29b      	uxth	r3, r3
 800347a:	b2db      	uxtb	r3, r3
 800347c:	b29a      	uxth	r2, r3
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003486:	1c5a      	adds	r2, r3, #1
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	629a      	str	r2, [r3, #40]	@ 0x28
 800348c:	e01b      	b.n	80034c6 <UART_Receive_IT+0x9e>
=======
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	685b      	ldr	r3, [r3, #4]
 8003ba0:	b29b      	uxth	r3, r3
 8003ba2:	b2db      	uxtb	r3, r3
 8003ba4:	b29a      	uxth	r2, r3
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bae:	1c5a      	adds	r2, r3, #1
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	629a      	str	r2, [r3, #40]	@ 0x28
 8003bb4:	e01b      	b.n	8003bee <UART_Receive_IT+0x9e>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
<<<<<<< HEAD
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	691b      	ldr	r3, [r3, #16]
 8003492:	2b00      	cmp	r3, #0
 8003494:	d10a      	bne.n	80034ac <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	6858      	ldr	r0, [r3, #4]
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034a0:	1c59      	adds	r1, r3, #1
 80034a2:	687a      	ldr	r2, [r7, #4]
 80034a4:	6291      	str	r1, [r2, #40]	@ 0x28
 80034a6:	b2c2      	uxtb	r2, r0
 80034a8:	701a      	strb	r2, [r3, #0]
 80034aa:	e00c      	b.n	80034c6 <UART_Receive_IT+0x9e>
=======
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	691b      	ldr	r3, [r3, #16]
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d10a      	bne.n	8003bd4 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	6858      	ldr	r0, [r3, #4]
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bc8:	1c59      	adds	r1, r3, #1
 8003bca:	687a      	ldr	r2, [r7, #4]
 8003bcc:	6291      	str	r1, [r2, #40]	@ 0x28
 8003bce:	b2c2      	uxtb	r2, r0
 8003bd0:	701a      	strb	r2, [r3, #0]
 8003bd2:	e00c      	b.n	8003bee <UART_Receive_IT+0x9e>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
<<<<<<< HEAD
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	685b      	ldr	r3, [r3, #4]
 80034b2:	b2da      	uxtb	r2, r3
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034b8:	1c58      	adds	r0, r3, #1
 80034ba:	6879      	ldr	r1, [r7, #4]
 80034bc:	6288      	str	r0, [r1, #40]	@ 0x28
 80034be:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80034c2:	b2d2      	uxtb	r2, r2
 80034c4:	701a      	strb	r2, [r3, #0]
=======
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	685b      	ldr	r3, [r3, #4]
 8003bda:	b2da      	uxtb	r2, r3
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003be0:	1c58      	adds	r0, r3, #1
 8003be2:	6879      	ldr	r1, [r7, #4]
 8003be4:	6288      	str	r0, [r1, #40]	@ 0x28
 8003be6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003bea:	b2d2      	uxtb	r2, r2
 8003bec:	701a      	strb	r2, [r3, #0]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
      }
    }

    if (--huart->RxXferCount == 0U)
<<<<<<< HEAD
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80034ca:	b29b      	uxth	r3, r3
 80034cc:	3b01      	subs	r3, #1
 80034ce:	b29b      	uxth	r3, r3
 80034d0:	687a      	ldr	r2, [r7, #4]
 80034d2:	4619      	mov	r1, r3
 80034d4:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d120      	bne.n	800351c <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	68da      	ldr	r2, [r3, #12]
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f022 0220 	bic.w	r2, r2, #32
 80034e8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	68da      	ldr	r2, [r3, #12]
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80034f8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	695a      	ldr	r2, [r3, #20]
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f022 0201 	bic.w	r2, r2, #1
 8003508:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	2220      	movs	r2, #32
 800350e:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
=======
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003bf2:	b29b      	uxth	r3, r3
 8003bf4:	3b01      	subs	r3, #1
 8003bf6:	b29b      	uxth	r3, r3
 8003bf8:	687a      	ldr	r2, [r7, #4]
 8003bfa:	4619      	mov	r1, r3
 8003bfc:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d120      	bne.n	8003c44 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	68da      	ldr	r2, [r3, #12]
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f022 0220 	bic.w	r2, r2, #32
 8003c10:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	68da      	ldr	r2, [r3, #12]
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003c20:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	695a      	ldr	r2, [r3, #20]
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	f022 0201 	bic.w	r2, r2, #1
 8003c30:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	2220      	movs	r2, #32
 8003c36:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
<<<<<<< HEAD
 8003512:	6878      	ldr	r0, [r7, #4]
 8003514:	f7ff fed4 	bl	80032c0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8003518:	2300      	movs	r3, #0
 800351a:	e002      	b.n	8003522 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 800351c:	2300      	movs	r3, #0
 800351e:	e000      	b.n	8003522 <UART_Receive_IT+0xfa>
=======
 8003c3a:	6878      	ldr	r0, [r7, #4]
 8003c3c:	f7ff fe8a 	bl	8003954 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8003c40:	2300      	movs	r3, #0
 8003c42:	e002      	b.n	8003c4a <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8003c44:	2300      	movs	r3, #0
 8003c46:	e000      	b.n	8003c4a <UART_Receive_IT+0xfa>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  }
  else
  {
    return HAL_BUSY;
<<<<<<< HEAD
 8003520:	2302      	movs	r3, #2
  }
}
 8003522:	4618      	mov	r0, r3
 8003524:	3710      	adds	r7, #16
 8003526:	46bd      	mov	sp, r7
 8003528:	bd80      	pop	{r7, pc}
	...

0800352c <UART_SetConfig>:
=======
 8003c48:	2302      	movs	r3, #2
  }
}
 8003c4a:	4618      	mov	r0, r3
 8003c4c:	3710      	adds	r7, #16
 8003c4e:	46bd      	mov	sp, r7
 8003c50:	bd80      	pop	{r7, pc}
	...

08003c54 <UART_SetConfig>:
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
<<<<<<< HEAD
 800352c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003530:	f5ad 7d02 	sub.w	sp, sp, #520	@ 0x208
 8003534:	af00      	add	r7, sp, #0
 8003536:	f8c7 01fc 	str.w	r0, [r7, #508]	@ 0x1fc
=======
 8003c54:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003c58:	f5ad 7d02 	sub.w	sp, sp, #520	@ 0x208
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	f8c7 01fc 	str.w	r0, [r7, #508]	@ 0x1fc
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
<<<<<<< HEAD
 800353a:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	691b      	ldr	r3, [r3, #16]
 8003542:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003546:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 800354a:	68d9      	ldr	r1, [r3, #12]
 800354c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8003550:	681a      	ldr	r2, [r3, #0]
 8003552:	ea40 0301 	orr.w	r3, r0, r1
 8003556:	6113      	str	r3, [r2, #16]
=======
 8003c62:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	691b      	ldr	r3, [r3, #16]
 8003c6a:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003c6e:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8003c72:	68d9      	ldr	r1, [r3, #12]
 8003c74:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8003c78:	681a      	ldr	r2, [r3, #0]
 8003c7a:	ea40 0301 	orr.w	r3, r0, r1
 8003c7e:	6113      	str	r3, [r2, #16]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
<<<<<<< HEAD
 8003558:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 800355c:	689a      	ldr	r2, [r3, #8]
 800355e:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8003562:	691b      	ldr	r3, [r3, #16]
 8003564:	431a      	orrs	r2, r3
 8003566:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 800356a:	695b      	ldr	r3, [r3, #20]
 800356c:	431a      	orrs	r2, r3
 800356e:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8003572:	69db      	ldr	r3, [r3, #28]
 8003574:	4313      	orrs	r3, r2
 8003576:	f8c7 3204 	str.w	r3, [r7, #516]	@ 0x204
  MODIFY_REG(huart->Instance->CR1,
 800357a:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	68db      	ldr	r3, [r3, #12]
 8003582:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003586:	f021 010c 	bic.w	r1, r1, #12
 800358a:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 800358e:	681a      	ldr	r2, [r3, #0]
 8003590:	f8d7 3204 	ldr.w	r3, [r7, #516]	@ 0x204
 8003594:	430b      	orrs	r3, r1
 8003596:	60d3      	str	r3, [r2, #12]
=======
 8003c80:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8003c84:	689a      	ldr	r2, [r3, #8]
 8003c86:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8003c8a:	691b      	ldr	r3, [r3, #16]
 8003c8c:	431a      	orrs	r2, r3
 8003c8e:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8003c92:	695b      	ldr	r3, [r3, #20]
 8003c94:	431a      	orrs	r2, r3
 8003c96:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8003c9a:	69db      	ldr	r3, [r3, #28]
 8003c9c:	4313      	orrs	r3, r2
 8003c9e:	f8c7 3204 	str.w	r3, [r7, #516]	@ 0x204
  MODIFY_REG(huart->Instance->CR1,
 8003ca2:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	68db      	ldr	r3, [r3, #12]
 8003caa:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003cae:	f021 010c 	bic.w	r1, r1, #12
 8003cb2:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8003cb6:	681a      	ldr	r2, [r3, #0]
 8003cb8:	f8d7 3204 	ldr.w	r3, [r7, #516]	@ 0x204
 8003cbc:	430b      	orrs	r3, r1
 8003cbe:	60d3      	str	r3, [r2, #12]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
<<<<<<< HEAD
 8003598:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	695b      	ldr	r3, [r3, #20]
 80035a0:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80035a4:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 80035a8:	6999      	ldr	r1, [r3, #24]
 80035aa:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 80035ae:	681a      	ldr	r2, [r3, #0]
 80035b0:	ea40 0301 	orr.w	r3, r0, r1
 80035b4:	6153      	str	r3, [r2, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80035b6:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 80035ba:	69db      	ldr	r3, [r3, #28]
 80035bc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80035c0:	f040 824a 	bne.w	8003a58 <UART_SetConfig+0x52c>
=======
 8003cc0:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	695b      	ldr	r3, [r3, #20]
 8003cc8:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003ccc:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8003cd0:	6999      	ldr	r1, [r3, #24]
 8003cd2:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8003cd6:	681a      	ldr	r2, [r3, #0]
 8003cd8:	ea40 0301 	orr.w	r3, r0, r1
 8003cdc:	6153      	str	r3, [r2, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003cde:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8003ce2:	69db      	ldr	r3, [r3, #28]
 8003ce4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003ce8:	f040 824a 	bne.w	8004180 <UART_SetConfig+0x52c>
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
<<<<<<< HEAD
 80035c4:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 80035c8:	681a      	ldr	r2, [r3, #0]
 80035ca:	4b96      	ldr	r3, [pc, #600]	@ (8003824 <UART_SetConfig+0x2f8>)
 80035cc:	429a      	cmp	r2, r3
 80035ce:	d006      	beq.n	80035de <UART_SetConfig+0xb2>
 80035d0:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 80035d4:	681a      	ldr	r2, [r3, #0]
 80035d6:	4b94      	ldr	r3, [pc, #592]	@ (8003828 <UART_SetConfig+0x2fc>)
 80035d8:	429a      	cmp	r2, r3
 80035da:	f040 8129 	bne.w	8003830 <UART_SetConfig+0x304>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80035de:	f7ff f89f 	bl	8002720 <HAL_RCC_GetPCLK2Freq>
 80035e2:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80035e6:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80035ea:	2200      	movs	r2, #0
 80035ec:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
 80035f0:	f8c7 21f4 	str.w	r2, [r7, #500]	@ 0x1f4
 80035f4:	e9d7 457c 	ldrd	r4, r5, [r7, #496]	@ 0x1f0
 80035f8:	4622      	mov	r2, r4
 80035fa:	462b      	mov	r3, r5
 80035fc:	1891      	adds	r1, r2, r2
 80035fe:	f8c7 10d0 	str.w	r1, [r7, #208]	@ 0xd0
 8003602:	415b      	adcs	r3, r3
 8003604:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8003608:	e9d7 2334 	ldrd	r2, r3, [r7, #208]	@ 0xd0
 800360c:	4621      	mov	r1, r4
 800360e:	1851      	adds	r1, r2, r1
 8003610:	f8c7 10c8 	str.w	r1, [r7, #200]	@ 0xc8
 8003614:	4629      	mov	r1, r5
 8003616:	414b      	adcs	r3, r1
 8003618:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800361c:	f04f 0200 	mov.w	r2, #0
 8003620:	f04f 0300 	mov.w	r3, #0
 8003624:	e9d7 8932 	ldrd	r8, r9, [r7, #200]	@ 0xc8
 8003628:	4649      	mov	r1, r9
 800362a:	00cb      	lsls	r3, r1, #3
 800362c:	4641      	mov	r1, r8
 800362e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003632:	4641      	mov	r1, r8
 8003634:	00ca      	lsls	r2, r1, #3
 8003636:	4610      	mov	r0, r2
 8003638:	4619      	mov	r1, r3
 800363a:	4603      	mov	r3, r0
 800363c:	4622      	mov	r2, r4
 800363e:	189b      	adds	r3, r3, r2
 8003640:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
 8003644:	462b      	mov	r3, r5
 8003646:	460a      	mov	r2, r1
 8003648:	eb42 0303 	adc.w	r3, r2, r3
 800364c:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
 8003650:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8003654:	685b      	ldr	r3, [r3, #4]
 8003656:	2200      	movs	r2, #0
 8003658:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 800365c:	f8c7 21e4 	str.w	r2, [r7, #484]	@ 0x1e4
 8003660:	e9d7 1278 	ldrd	r1, r2, [r7, #480]	@ 0x1e0
 8003664:	460b      	mov	r3, r1
 8003666:	18db      	adds	r3, r3, r3
 8003668:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800366c:	4613      	mov	r3, r2
 800366e:	eb42 0303 	adc.w	r3, r2, r3
 8003672:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003676:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	@ 0xc0
 800367a:	e9d7 017a 	ldrd	r0, r1, [r7, #488]	@ 0x1e8
 800367e:	f7fc fda7 	bl	80001d0 <__aeabi_uldivmod>
 8003682:	4602      	mov	r2, r0
 8003684:	460b      	mov	r3, r1
 8003686:	4b69      	ldr	r3, [pc, #420]	@ (800382c <UART_SetConfig+0x300>)
 8003688:	fba3 2302 	umull	r2, r3, r3, r2
 800368c:	095b      	lsrs	r3, r3, #5
 800368e:	011c      	lsls	r4, r3, #4
 8003690:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8003694:	2200      	movs	r2, #0
 8003696:	f8c7 31d8 	str.w	r3, [r7, #472]	@ 0x1d8
 800369a:	f8c7 21dc 	str.w	r2, [r7, #476]	@ 0x1dc
 800369e:	e9d7 8976 	ldrd	r8, r9, [r7, #472]	@ 0x1d8
 80036a2:	4642      	mov	r2, r8
 80036a4:	464b      	mov	r3, r9
 80036a6:	1891      	adds	r1, r2, r2
 80036a8:	f8c7 10b8 	str.w	r1, [r7, #184]	@ 0xb8
 80036ac:	415b      	adcs	r3, r3
 80036ae:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80036b2:	e9d7 232e 	ldrd	r2, r3, [r7, #184]	@ 0xb8
 80036b6:	4641      	mov	r1, r8
 80036b8:	1851      	adds	r1, r2, r1
 80036ba:	f8c7 10b0 	str.w	r1, [r7, #176]	@ 0xb0
 80036be:	4649      	mov	r1, r9
 80036c0:	414b      	adcs	r3, r1
 80036c2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80036c6:	f04f 0200 	mov.w	r2, #0
 80036ca:	f04f 0300 	mov.w	r3, #0
 80036ce:	e9d7 ab2c 	ldrd	sl, fp, [r7, #176]	@ 0xb0
 80036d2:	4659      	mov	r1, fp
 80036d4:	00cb      	lsls	r3, r1, #3
 80036d6:	4651      	mov	r1, sl
 80036d8:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80036dc:	4651      	mov	r1, sl
 80036de:	00ca      	lsls	r2, r1, #3
 80036e0:	4610      	mov	r0, r2
 80036e2:	4619      	mov	r1, r3
 80036e4:	4603      	mov	r3, r0
 80036e6:	4642      	mov	r2, r8
 80036e8:	189b      	adds	r3, r3, r2
 80036ea:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
 80036ee:	464b      	mov	r3, r9
 80036f0:	460a      	mov	r2, r1
 80036f2:	eb42 0303 	adc.w	r3, r2, r3
 80036f6:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
 80036fa:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 80036fe:	685b      	ldr	r3, [r3, #4]
 8003700:	2200      	movs	r2, #0
 8003702:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
 8003706:	f8c7 21cc 	str.w	r2, [r7, #460]	@ 0x1cc
 800370a:	e9d7 1272 	ldrd	r1, r2, [r7, #456]	@ 0x1c8
 800370e:	460b      	mov	r3, r1
 8003710:	18db      	adds	r3, r3, r3
 8003712:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003716:	4613      	mov	r3, r2
 8003718:	eb42 0303 	adc.w	r3, r2, r3
 800371c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003720:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	@ 0xa8
 8003724:	e9d7 0174 	ldrd	r0, r1, [r7, #464]	@ 0x1d0
 8003728:	f7fc fd52 	bl	80001d0 <__aeabi_uldivmod>
 800372c:	4602      	mov	r2, r0
 800372e:	460b      	mov	r3, r1
 8003730:	4611      	mov	r1, r2
 8003732:	4b3e      	ldr	r3, [pc, #248]	@ (800382c <UART_SetConfig+0x300>)
 8003734:	fba3 2301 	umull	r2, r3, r3, r1
 8003738:	095b      	lsrs	r3, r3, #5
 800373a:	2264      	movs	r2, #100	@ 0x64
 800373c:	fb02 f303 	mul.w	r3, r2, r3
 8003740:	1acb      	subs	r3, r1, r3
 8003742:	00db      	lsls	r3, r3, #3
 8003744:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003748:	4b38      	ldr	r3, [pc, #224]	@ (800382c <UART_SetConfig+0x300>)
 800374a:	fba3 2302 	umull	r2, r3, r3, r2
 800374e:	095b      	lsrs	r3, r3, #5
 8003750:	005b      	lsls	r3, r3, #1
 8003752:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003756:	441c      	add	r4, r3
 8003758:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800375c:	2200      	movs	r2, #0
 800375e:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8003762:	f8c7 21c4 	str.w	r2, [r7, #452]	@ 0x1c4
 8003766:	e9d7 8970 	ldrd	r8, r9, [r7, #448]	@ 0x1c0
 800376a:	4642      	mov	r2, r8
 800376c:	464b      	mov	r3, r9
 800376e:	1891      	adds	r1, r2, r2
 8003770:	f8c7 10a0 	str.w	r1, [r7, #160]	@ 0xa0
 8003774:	415b      	adcs	r3, r3
 8003776:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800377a:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	@ 0xa0
 800377e:	4641      	mov	r1, r8
 8003780:	1851      	adds	r1, r2, r1
 8003782:	f8c7 1098 	str.w	r1, [r7, #152]	@ 0x98
 8003786:	4649      	mov	r1, r9
 8003788:	414b      	adcs	r3, r1
 800378a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800378e:	f04f 0200 	mov.w	r2, #0
 8003792:	f04f 0300 	mov.w	r3, #0
 8003796:	e9d7 ab26 	ldrd	sl, fp, [r7, #152]	@ 0x98
 800379a:	4659      	mov	r1, fp
 800379c:	00cb      	lsls	r3, r1, #3
 800379e:	4651      	mov	r1, sl
 80037a0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80037a4:	4651      	mov	r1, sl
 80037a6:	00ca      	lsls	r2, r1, #3
 80037a8:	4610      	mov	r0, r2
 80037aa:	4619      	mov	r1, r3
 80037ac:	4603      	mov	r3, r0
 80037ae:	4642      	mov	r2, r8
 80037b0:	189b      	adds	r3, r3, r2
 80037b2:	f8c7 31b8 	str.w	r3, [r7, #440]	@ 0x1b8
 80037b6:	464b      	mov	r3, r9
 80037b8:	460a      	mov	r2, r1
 80037ba:	eb42 0303 	adc.w	r3, r2, r3
 80037be:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 80037c2:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 80037c6:	685b      	ldr	r3, [r3, #4]
 80037c8:	2200      	movs	r2, #0
 80037ca:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
 80037ce:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
 80037d2:	e9d7 126c 	ldrd	r1, r2, [r7, #432]	@ 0x1b0
 80037d6:	460b      	mov	r3, r1
 80037d8:	18db      	adds	r3, r3, r3
 80037da:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80037de:	4613      	mov	r3, r2
 80037e0:	eb42 0303 	adc.w	r3, r2, r3
 80037e4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80037e8:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 80037ec:	e9d7 016e 	ldrd	r0, r1, [r7, #440]	@ 0x1b8
 80037f0:	f7fc fcee 	bl	80001d0 <__aeabi_uldivmod>
 80037f4:	4602      	mov	r2, r0
 80037f6:	460b      	mov	r3, r1
 80037f8:	4b0c      	ldr	r3, [pc, #48]	@ (800382c <UART_SetConfig+0x300>)
 80037fa:	fba3 1302 	umull	r1, r3, r3, r2
 80037fe:	095b      	lsrs	r3, r3, #5
 8003800:	2164      	movs	r1, #100	@ 0x64
 8003802:	fb01 f303 	mul.w	r3, r1, r3
 8003806:	1ad3      	subs	r3, r2, r3
 8003808:	00db      	lsls	r3, r3, #3
 800380a:	3332      	adds	r3, #50	@ 0x32
 800380c:	4a07      	ldr	r2, [pc, #28]	@ (800382c <UART_SetConfig+0x300>)
 800380e:	fba2 2303 	umull	r2, r3, r2, r3
 8003812:	095b      	lsrs	r3, r3, #5
 8003814:	f003 0207 	and.w	r2, r3, #7
 8003818:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	4422      	add	r2, r4
 8003820:	609a      	str	r2, [r3, #8]
 8003822:	e34a      	b.n	8003eba <UART_SetConfig+0x98e>
 8003824:	40011000 	.word	0x40011000
 8003828:	40011400 	.word	0x40011400
 800382c:	51eb851f 	.word	0x51eb851f
=======
 8003cec:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8003cf0:	681a      	ldr	r2, [r3, #0]
 8003cf2:	4b96      	ldr	r3, [pc, #600]	@ (8003f4c <UART_SetConfig+0x2f8>)
 8003cf4:	429a      	cmp	r2, r3
 8003cf6:	d006      	beq.n	8003d06 <UART_SetConfig+0xb2>
 8003cf8:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8003cfc:	681a      	ldr	r2, [r3, #0]
 8003cfe:	4b94      	ldr	r3, [pc, #592]	@ (8003f50 <UART_SetConfig+0x2fc>)
 8003d00:	429a      	cmp	r2, r3
 8003d02:	f040 8129 	bne.w	8003f58 <UART_SetConfig+0x304>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003d06:	f7fe ffbd 	bl	8002c84 <HAL_RCC_GetPCLK2Freq>
 8003d0a:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003d0e:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8003d12:	2200      	movs	r2, #0
 8003d14:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
 8003d18:	f8c7 21f4 	str.w	r2, [r7, #500]	@ 0x1f4
 8003d1c:	e9d7 457c 	ldrd	r4, r5, [r7, #496]	@ 0x1f0
 8003d20:	4622      	mov	r2, r4
 8003d22:	462b      	mov	r3, r5
 8003d24:	1891      	adds	r1, r2, r2
 8003d26:	f8c7 10d0 	str.w	r1, [r7, #208]	@ 0xd0
 8003d2a:	415b      	adcs	r3, r3
 8003d2c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8003d30:	e9d7 2334 	ldrd	r2, r3, [r7, #208]	@ 0xd0
 8003d34:	4621      	mov	r1, r4
 8003d36:	1851      	adds	r1, r2, r1
 8003d38:	f8c7 10c8 	str.w	r1, [r7, #200]	@ 0xc8
 8003d3c:	4629      	mov	r1, r5
 8003d3e:	414b      	adcs	r3, r1
 8003d40:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003d44:	f04f 0200 	mov.w	r2, #0
 8003d48:	f04f 0300 	mov.w	r3, #0
 8003d4c:	e9d7 8932 	ldrd	r8, r9, [r7, #200]	@ 0xc8
 8003d50:	4649      	mov	r1, r9
 8003d52:	00cb      	lsls	r3, r1, #3
 8003d54:	4641      	mov	r1, r8
 8003d56:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003d5a:	4641      	mov	r1, r8
 8003d5c:	00ca      	lsls	r2, r1, #3
 8003d5e:	4610      	mov	r0, r2
 8003d60:	4619      	mov	r1, r3
 8003d62:	4603      	mov	r3, r0
 8003d64:	4622      	mov	r2, r4
 8003d66:	189b      	adds	r3, r3, r2
 8003d68:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
 8003d6c:	462b      	mov	r3, r5
 8003d6e:	460a      	mov	r2, r1
 8003d70:	eb42 0303 	adc.w	r3, r2, r3
 8003d74:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
 8003d78:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8003d7c:	685b      	ldr	r3, [r3, #4]
 8003d7e:	2200      	movs	r2, #0
 8003d80:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8003d84:	f8c7 21e4 	str.w	r2, [r7, #484]	@ 0x1e4
 8003d88:	e9d7 1278 	ldrd	r1, r2, [r7, #480]	@ 0x1e0
 8003d8c:	460b      	mov	r3, r1
 8003d8e:	18db      	adds	r3, r3, r3
 8003d90:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003d94:	4613      	mov	r3, r2
 8003d96:	eb42 0303 	adc.w	r3, r2, r3
 8003d9a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003d9e:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	@ 0xc0
 8003da2:	e9d7 017a 	ldrd	r0, r1, [r7, #488]	@ 0x1e8
 8003da6:	f7fc fa63 	bl	8000270 <__aeabi_uldivmod>
 8003daa:	4602      	mov	r2, r0
 8003dac:	460b      	mov	r3, r1
 8003dae:	4b69      	ldr	r3, [pc, #420]	@ (8003f54 <UART_SetConfig+0x300>)
 8003db0:	fba3 2302 	umull	r2, r3, r3, r2
 8003db4:	095b      	lsrs	r3, r3, #5
 8003db6:	011c      	lsls	r4, r3, #4
 8003db8:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8003dbc:	2200      	movs	r2, #0
 8003dbe:	f8c7 31d8 	str.w	r3, [r7, #472]	@ 0x1d8
 8003dc2:	f8c7 21dc 	str.w	r2, [r7, #476]	@ 0x1dc
 8003dc6:	e9d7 8976 	ldrd	r8, r9, [r7, #472]	@ 0x1d8
 8003dca:	4642      	mov	r2, r8
 8003dcc:	464b      	mov	r3, r9
 8003dce:	1891      	adds	r1, r2, r2
 8003dd0:	f8c7 10b8 	str.w	r1, [r7, #184]	@ 0xb8
 8003dd4:	415b      	adcs	r3, r3
 8003dd6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8003dda:	e9d7 232e 	ldrd	r2, r3, [r7, #184]	@ 0xb8
 8003dde:	4641      	mov	r1, r8
 8003de0:	1851      	adds	r1, r2, r1
 8003de2:	f8c7 10b0 	str.w	r1, [r7, #176]	@ 0xb0
 8003de6:	4649      	mov	r1, r9
 8003de8:	414b      	adcs	r3, r1
 8003dea:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003dee:	f04f 0200 	mov.w	r2, #0
 8003df2:	f04f 0300 	mov.w	r3, #0
 8003df6:	e9d7 ab2c 	ldrd	sl, fp, [r7, #176]	@ 0xb0
 8003dfa:	4659      	mov	r1, fp
 8003dfc:	00cb      	lsls	r3, r1, #3
 8003dfe:	4651      	mov	r1, sl
 8003e00:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003e04:	4651      	mov	r1, sl
 8003e06:	00ca      	lsls	r2, r1, #3
 8003e08:	4610      	mov	r0, r2
 8003e0a:	4619      	mov	r1, r3
 8003e0c:	4603      	mov	r3, r0
 8003e0e:	4642      	mov	r2, r8
 8003e10:	189b      	adds	r3, r3, r2
 8003e12:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
 8003e16:	464b      	mov	r3, r9
 8003e18:	460a      	mov	r2, r1
 8003e1a:	eb42 0303 	adc.w	r3, r2, r3
 8003e1e:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
 8003e22:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8003e26:	685b      	ldr	r3, [r3, #4]
 8003e28:	2200      	movs	r2, #0
 8003e2a:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
 8003e2e:	f8c7 21cc 	str.w	r2, [r7, #460]	@ 0x1cc
 8003e32:	e9d7 1272 	ldrd	r1, r2, [r7, #456]	@ 0x1c8
 8003e36:	460b      	mov	r3, r1
 8003e38:	18db      	adds	r3, r3, r3
 8003e3a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003e3e:	4613      	mov	r3, r2
 8003e40:	eb42 0303 	adc.w	r3, r2, r3
 8003e44:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003e48:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	@ 0xa8
 8003e4c:	e9d7 0174 	ldrd	r0, r1, [r7, #464]	@ 0x1d0
 8003e50:	f7fc fa0e 	bl	8000270 <__aeabi_uldivmod>
 8003e54:	4602      	mov	r2, r0
 8003e56:	460b      	mov	r3, r1
 8003e58:	4611      	mov	r1, r2
 8003e5a:	4b3e      	ldr	r3, [pc, #248]	@ (8003f54 <UART_SetConfig+0x300>)
 8003e5c:	fba3 2301 	umull	r2, r3, r3, r1
 8003e60:	095b      	lsrs	r3, r3, #5
 8003e62:	2264      	movs	r2, #100	@ 0x64
 8003e64:	fb02 f303 	mul.w	r3, r2, r3
 8003e68:	1acb      	subs	r3, r1, r3
 8003e6a:	00db      	lsls	r3, r3, #3
 8003e6c:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003e70:	4b38      	ldr	r3, [pc, #224]	@ (8003f54 <UART_SetConfig+0x300>)
 8003e72:	fba3 2302 	umull	r2, r3, r3, r2
 8003e76:	095b      	lsrs	r3, r3, #5
 8003e78:	005b      	lsls	r3, r3, #1
 8003e7a:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003e7e:	441c      	add	r4, r3
 8003e80:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8003e84:	2200      	movs	r2, #0
 8003e86:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8003e8a:	f8c7 21c4 	str.w	r2, [r7, #452]	@ 0x1c4
 8003e8e:	e9d7 8970 	ldrd	r8, r9, [r7, #448]	@ 0x1c0
 8003e92:	4642      	mov	r2, r8
 8003e94:	464b      	mov	r3, r9
 8003e96:	1891      	adds	r1, r2, r2
 8003e98:	f8c7 10a0 	str.w	r1, [r7, #160]	@ 0xa0
 8003e9c:	415b      	adcs	r3, r3
 8003e9e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8003ea2:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	@ 0xa0
 8003ea6:	4641      	mov	r1, r8
 8003ea8:	1851      	adds	r1, r2, r1
 8003eaa:	f8c7 1098 	str.w	r1, [r7, #152]	@ 0x98
 8003eae:	4649      	mov	r1, r9
 8003eb0:	414b      	adcs	r3, r1
 8003eb2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003eb6:	f04f 0200 	mov.w	r2, #0
 8003eba:	f04f 0300 	mov.w	r3, #0
 8003ebe:	e9d7 ab26 	ldrd	sl, fp, [r7, #152]	@ 0x98
 8003ec2:	4659      	mov	r1, fp
 8003ec4:	00cb      	lsls	r3, r1, #3
 8003ec6:	4651      	mov	r1, sl
 8003ec8:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003ecc:	4651      	mov	r1, sl
 8003ece:	00ca      	lsls	r2, r1, #3
 8003ed0:	4610      	mov	r0, r2
 8003ed2:	4619      	mov	r1, r3
 8003ed4:	4603      	mov	r3, r0
 8003ed6:	4642      	mov	r2, r8
 8003ed8:	189b      	adds	r3, r3, r2
 8003eda:	f8c7 31b8 	str.w	r3, [r7, #440]	@ 0x1b8
 8003ede:	464b      	mov	r3, r9
 8003ee0:	460a      	mov	r2, r1
 8003ee2:	eb42 0303 	adc.w	r3, r2, r3
 8003ee6:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8003eea:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8003eee:	685b      	ldr	r3, [r3, #4]
 8003ef0:	2200      	movs	r2, #0
 8003ef2:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
 8003ef6:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
 8003efa:	e9d7 126c 	ldrd	r1, r2, [r7, #432]	@ 0x1b0
 8003efe:	460b      	mov	r3, r1
 8003f00:	18db      	adds	r3, r3, r3
 8003f02:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003f06:	4613      	mov	r3, r2
 8003f08:	eb42 0303 	adc.w	r3, r2, r3
 8003f0c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003f10:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 8003f14:	e9d7 016e 	ldrd	r0, r1, [r7, #440]	@ 0x1b8
 8003f18:	f7fc f9aa 	bl	8000270 <__aeabi_uldivmod>
 8003f1c:	4602      	mov	r2, r0
 8003f1e:	460b      	mov	r3, r1
 8003f20:	4b0c      	ldr	r3, [pc, #48]	@ (8003f54 <UART_SetConfig+0x300>)
 8003f22:	fba3 1302 	umull	r1, r3, r3, r2
 8003f26:	095b      	lsrs	r3, r3, #5
 8003f28:	2164      	movs	r1, #100	@ 0x64
 8003f2a:	fb01 f303 	mul.w	r3, r1, r3
 8003f2e:	1ad3      	subs	r3, r2, r3
 8003f30:	00db      	lsls	r3, r3, #3
 8003f32:	3332      	adds	r3, #50	@ 0x32
 8003f34:	4a07      	ldr	r2, [pc, #28]	@ (8003f54 <UART_SetConfig+0x300>)
 8003f36:	fba2 2303 	umull	r2, r3, r2, r3
 8003f3a:	095b      	lsrs	r3, r3, #5
 8003f3c:	f003 0207 	and.w	r2, r3, #7
 8003f40:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	4422      	add	r2, r4
 8003f48:	609a      	str	r2, [r3, #8]
 8003f4a:	e34a      	b.n	80045e2 <UART_SetConfig+0x98e>
 8003f4c:	40011000 	.word	0x40011000
 8003f50:	40011400 	.word	0x40011400
 8003f54:	51eb851f 	.word	0x51eb851f
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
<<<<<<< HEAD
 8003830:	f7fe ff62 	bl	80026f8 <HAL_RCC_GetPCLK1Freq>
 8003834:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003838:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800383c:	2200      	movs	r2, #0
 800383e:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
 8003842:	f8c7 21ac 	str.w	r2, [r7, #428]	@ 0x1ac
 8003846:	e9d7 456a 	ldrd	r4, r5, [r7, #424]	@ 0x1a8
 800384a:	4622      	mov	r2, r4
 800384c:	462b      	mov	r3, r5
 800384e:	1891      	adds	r1, r2, r2
 8003850:	f8c7 1088 	str.w	r1, [r7, #136]	@ 0x88
 8003854:	415b      	adcs	r3, r3
 8003856:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800385a:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 800385e:	4621      	mov	r1, r4
 8003860:	eb12 0a01 	adds.w	sl, r2, r1
 8003864:	4629      	mov	r1, r5
 8003866:	eb43 0b01 	adc.w	fp, r3, r1
 800386a:	f04f 0200 	mov.w	r2, #0
 800386e:	f04f 0300 	mov.w	r3, #0
 8003872:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003876:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800387a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800387e:	4692      	mov	sl, r2
 8003880:	469b      	mov	fp, r3
 8003882:	4623      	mov	r3, r4
 8003884:	eb1a 0303 	adds.w	r3, sl, r3
 8003888:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 800388c:	462b      	mov	r3, r5
 800388e:	eb4b 0303 	adc.w	r3, fp, r3
 8003892:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8003896:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 800389a:	685b      	ldr	r3, [r3, #4]
 800389c:	2200      	movs	r2, #0
 800389e:	f8c7 3198 	str.w	r3, [r7, #408]	@ 0x198
 80038a2:	f8c7 219c 	str.w	r2, [r7, #412]	@ 0x19c
 80038a6:	e9d7 1266 	ldrd	r1, r2, [r7, #408]	@ 0x198
 80038aa:	460b      	mov	r3, r1
 80038ac:	18db      	adds	r3, r3, r3
 80038ae:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80038b2:	4613      	mov	r3, r2
 80038b4:	eb42 0303 	adc.w	r3, r2, r3
 80038b8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80038bc:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	@ 0x80
 80038c0:	e9d7 0168 	ldrd	r0, r1, [r7, #416]	@ 0x1a0
 80038c4:	f7fc fc84 	bl	80001d0 <__aeabi_uldivmod>
 80038c8:	4602      	mov	r2, r0
 80038ca:	460b      	mov	r3, r1
 80038cc:	4b61      	ldr	r3, [pc, #388]	@ (8003a54 <UART_SetConfig+0x528>)
 80038ce:	fba3 2302 	umull	r2, r3, r3, r2
 80038d2:	095b      	lsrs	r3, r3, #5
 80038d4:	011c      	lsls	r4, r3, #4
 80038d6:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80038da:	2200      	movs	r2, #0
 80038dc:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
 80038e0:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
 80038e4:	e9d7 8964 	ldrd	r8, r9, [r7, #400]	@ 0x190
 80038e8:	4642      	mov	r2, r8
 80038ea:	464b      	mov	r3, r9
 80038ec:	1891      	adds	r1, r2, r2
 80038ee:	67b9      	str	r1, [r7, #120]	@ 0x78
 80038f0:	415b      	adcs	r3, r3
 80038f2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80038f4:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 80038f8:	4641      	mov	r1, r8
 80038fa:	1851      	adds	r1, r2, r1
 80038fc:	6739      	str	r1, [r7, #112]	@ 0x70
 80038fe:	4649      	mov	r1, r9
 8003900:	414b      	adcs	r3, r1
 8003902:	677b      	str	r3, [r7, #116]	@ 0x74
 8003904:	f04f 0200 	mov.w	r2, #0
 8003908:	f04f 0300 	mov.w	r3, #0
 800390c:	e9d7 ab1c 	ldrd	sl, fp, [r7, #112]	@ 0x70
 8003910:	4659      	mov	r1, fp
 8003912:	00cb      	lsls	r3, r1, #3
 8003914:	4651      	mov	r1, sl
 8003916:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800391a:	4651      	mov	r1, sl
 800391c:	00ca      	lsls	r2, r1, #3
 800391e:	4610      	mov	r0, r2
 8003920:	4619      	mov	r1, r3
 8003922:	4603      	mov	r3, r0
 8003924:	4642      	mov	r2, r8
 8003926:	189b      	adds	r3, r3, r2
 8003928:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 800392c:	464b      	mov	r3, r9
 800392e:	460a      	mov	r2, r1
 8003930:	eb42 0303 	adc.w	r3, r2, r3
 8003934:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
 8003938:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 800393c:	685b      	ldr	r3, [r3, #4]
 800393e:	2200      	movs	r2, #0
 8003940:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8003944:	f8c7 2184 	str.w	r2, [r7, #388]	@ 0x184
 8003948:	e9d7 1260 	ldrd	r1, r2, [r7, #384]	@ 0x180
 800394c:	460b      	mov	r3, r1
 800394e:	18db      	adds	r3, r3, r3
 8003950:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003952:	4613      	mov	r3, r2
 8003954:	eb42 0303 	adc.w	r3, r2, r3
 8003958:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800395a:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 800395e:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	@ 0x188
 8003962:	f7fc fc35 	bl	80001d0 <__aeabi_uldivmod>
 8003966:	4602      	mov	r2, r0
 8003968:	460b      	mov	r3, r1
 800396a:	4611      	mov	r1, r2
 800396c:	4b39      	ldr	r3, [pc, #228]	@ (8003a54 <UART_SetConfig+0x528>)
 800396e:	fba3 2301 	umull	r2, r3, r3, r1
 8003972:	095b      	lsrs	r3, r3, #5
 8003974:	2264      	movs	r2, #100	@ 0x64
 8003976:	fb02 f303 	mul.w	r3, r2, r3
 800397a:	1acb      	subs	r3, r1, r3
 800397c:	00db      	lsls	r3, r3, #3
 800397e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003982:	4b34      	ldr	r3, [pc, #208]	@ (8003a54 <UART_SetConfig+0x528>)
 8003984:	fba3 2302 	umull	r2, r3, r3, r2
 8003988:	095b      	lsrs	r3, r3, #5
 800398a:	005b      	lsls	r3, r3, #1
 800398c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003990:	441c      	add	r4, r3
 8003992:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8003996:	2200      	movs	r2, #0
 8003998:	f8c7 3178 	str.w	r3, [r7, #376]	@ 0x178
 800399c:	f8c7 217c 	str.w	r2, [r7, #380]	@ 0x17c
 80039a0:	e9d7 895e 	ldrd	r8, r9, [r7, #376]	@ 0x178
 80039a4:	4642      	mov	r2, r8
 80039a6:	464b      	mov	r3, r9
 80039a8:	1891      	adds	r1, r2, r2
 80039aa:	6639      	str	r1, [r7, #96]	@ 0x60
 80039ac:	415b      	adcs	r3, r3
 80039ae:	667b      	str	r3, [r7, #100]	@ 0x64
 80039b0:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 80039b4:	4641      	mov	r1, r8
 80039b6:	1851      	adds	r1, r2, r1
 80039b8:	65b9      	str	r1, [r7, #88]	@ 0x58
 80039ba:	4649      	mov	r1, r9
 80039bc:	414b      	adcs	r3, r1
 80039be:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80039c0:	f04f 0200 	mov.w	r2, #0
 80039c4:	f04f 0300 	mov.w	r3, #0
 80039c8:	e9d7 ab16 	ldrd	sl, fp, [r7, #88]	@ 0x58
 80039cc:	4659      	mov	r1, fp
 80039ce:	00cb      	lsls	r3, r1, #3
 80039d0:	4651      	mov	r1, sl
 80039d2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80039d6:	4651      	mov	r1, sl
 80039d8:	00ca      	lsls	r2, r1, #3
 80039da:	4610      	mov	r0, r2
 80039dc:	4619      	mov	r1, r3
 80039de:	4603      	mov	r3, r0
 80039e0:	4642      	mov	r2, r8
 80039e2:	189b      	adds	r3, r3, r2
 80039e4:	f8c7 3170 	str.w	r3, [r7, #368]	@ 0x170
 80039e8:	464b      	mov	r3, r9
 80039ea:	460a      	mov	r2, r1
 80039ec:	eb42 0303 	adc.w	r3, r2, r3
 80039f0:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 80039f4:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 80039f8:	685b      	ldr	r3, [r3, #4]
 80039fa:	2200      	movs	r2, #0
 80039fc:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 8003a00:	f8c7 216c 	str.w	r2, [r7, #364]	@ 0x16c
 8003a04:	e9d7 125a 	ldrd	r1, r2, [r7, #360]	@ 0x168
 8003a08:	460b      	mov	r3, r1
 8003a0a:	18db      	adds	r3, r3, r3
 8003a0c:	653b      	str	r3, [r7, #80]	@ 0x50
 8003a0e:	4613      	mov	r3, r2
 8003a10:	eb42 0303 	adc.w	r3, r2, r3
 8003a14:	657b      	str	r3, [r7, #84]	@ 0x54
 8003a16:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003a1a:	e9d7 015c 	ldrd	r0, r1, [r7, #368]	@ 0x170
 8003a1e:	f7fc fbd7 	bl	80001d0 <__aeabi_uldivmod>
 8003a22:	4602      	mov	r2, r0
 8003a24:	460b      	mov	r3, r1
 8003a26:	4b0b      	ldr	r3, [pc, #44]	@ (8003a54 <UART_SetConfig+0x528>)
 8003a28:	fba3 1302 	umull	r1, r3, r3, r2
 8003a2c:	095b      	lsrs	r3, r3, #5
 8003a2e:	2164      	movs	r1, #100	@ 0x64
 8003a30:	fb01 f303 	mul.w	r3, r1, r3
 8003a34:	1ad3      	subs	r3, r2, r3
 8003a36:	00db      	lsls	r3, r3, #3
 8003a38:	3332      	adds	r3, #50	@ 0x32
 8003a3a:	4a06      	ldr	r2, [pc, #24]	@ (8003a54 <UART_SetConfig+0x528>)
 8003a3c:	fba2 2303 	umull	r2, r3, r2, r3
 8003a40:	095b      	lsrs	r3, r3, #5
 8003a42:	f003 0207 	and.w	r2, r3, #7
 8003a46:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	4422      	add	r2, r4
 8003a4e:	609a      	str	r2, [r3, #8]
=======
 8003f58:	f7fe fe80 	bl	8002c5c <HAL_RCC_GetPCLK1Freq>
 8003f5c:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003f60:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8003f64:	2200      	movs	r2, #0
 8003f66:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
 8003f6a:	f8c7 21ac 	str.w	r2, [r7, #428]	@ 0x1ac
 8003f6e:	e9d7 456a 	ldrd	r4, r5, [r7, #424]	@ 0x1a8
 8003f72:	4622      	mov	r2, r4
 8003f74:	462b      	mov	r3, r5
 8003f76:	1891      	adds	r1, r2, r2
 8003f78:	f8c7 1088 	str.w	r1, [r7, #136]	@ 0x88
 8003f7c:	415b      	adcs	r3, r3
 8003f7e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8003f82:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8003f86:	4621      	mov	r1, r4
 8003f88:	eb12 0a01 	adds.w	sl, r2, r1
 8003f8c:	4629      	mov	r1, r5
 8003f8e:	eb43 0b01 	adc.w	fp, r3, r1
 8003f92:	f04f 0200 	mov.w	r2, #0
 8003f96:	f04f 0300 	mov.w	r3, #0
 8003f9a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003f9e:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003fa2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003fa6:	4692      	mov	sl, r2
 8003fa8:	469b      	mov	fp, r3
 8003faa:	4623      	mov	r3, r4
 8003fac:	eb1a 0303 	adds.w	r3, sl, r3
 8003fb0:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8003fb4:	462b      	mov	r3, r5
 8003fb6:	eb4b 0303 	adc.w	r3, fp, r3
 8003fba:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8003fbe:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8003fc2:	685b      	ldr	r3, [r3, #4]
 8003fc4:	2200      	movs	r2, #0
 8003fc6:	f8c7 3198 	str.w	r3, [r7, #408]	@ 0x198
 8003fca:	f8c7 219c 	str.w	r2, [r7, #412]	@ 0x19c
 8003fce:	e9d7 1266 	ldrd	r1, r2, [r7, #408]	@ 0x198
 8003fd2:	460b      	mov	r3, r1
 8003fd4:	18db      	adds	r3, r3, r3
 8003fd6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003fda:	4613      	mov	r3, r2
 8003fdc:	eb42 0303 	adc.w	r3, r2, r3
 8003fe0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003fe4:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	@ 0x80
 8003fe8:	e9d7 0168 	ldrd	r0, r1, [r7, #416]	@ 0x1a0
 8003fec:	f7fc f940 	bl	8000270 <__aeabi_uldivmod>
 8003ff0:	4602      	mov	r2, r0
 8003ff2:	460b      	mov	r3, r1
 8003ff4:	4b61      	ldr	r3, [pc, #388]	@ (800417c <UART_SetConfig+0x528>)
 8003ff6:	fba3 2302 	umull	r2, r3, r3, r2
 8003ffa:	095b      	lsrs	r3, r3, #5
 8003ffc:	011c      	lsls	r4, r3, #4
 8003ffe:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8004002:	2200      	movs	r2, #0
 8004004:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
 8004008:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
 800400c:	e9d7 8964 	ldrd	r8, r9, [r7, #400]	@ 0x190
 8004010:	4642      	mov	r2, r8
 8004012:	464b      	mov	r3, r9
 8004014:	1891      	adds	r1, r2, r2
 8004016:	67b9      	str	r1, [r7, #120]	@ 0x78
 8004018:	415b      	adcs	r3, r3
 800401a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800401c:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 8004020:	4641      	mov	r1, r8
 8004022:	1851      	adds	r1, r2, r1
 8004024:	6739      	str	r1, [r7, #112]	@ 0x70
 8004026:	4649      	mov	r1, r9
 8004028:	414b      	adcs	r3, r1
 800402a:	677b      	str	r3, [r7, #116]	@ 0x74
 800402c:	f04f 0200 	mov.w	r2, #0
 8004030:	f04f 0300 	mov.w	r3, #0
 8004034:	e9d7 ab1c 	ldrd	sl, fp, [r7, #112]	@ 0x70
 8004038:	4659      	mov	r1, fp
 800403a:	00cb      	lsls	r3, r1, #3
 800403c:	4651      	mov	r1, sl
 800403e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004042:	4651      	mov	r1, sl
 8004044:	00ca      	lsls	r2, r1, #3
 8004046:	4610      	mov	r0, r2
 8004048:	4619      	mov	r1, r3
 800404a:	4603      	mov	r3, r0
 800404c:	4642      	mov	r2, r8
 800404e:	189b      	adds	r3, r3, r2
 8004050:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 8004054:	464b      	mov	r3, r9
 8004056:	460a      	mov	r2, r1
 8004058:	eb42 0303 	adc.w	r3, r2, r3
 800405c:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
 8004060:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8004064:	685b      	ldr	r3, [r3, #4]
 8004066:	2200      	movs	r2, #0
 8004068:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 800406c:	f8c7 2184 	str.w	r2, [r7, #388]	@ 0x184
 8004070:	e9d7 1260 	ldrd	r1, r2, [r7, #384]	@ 0x180
 8004074:	460b      	mov	r3, r1
 8004076:	18db      	adds	r3, r3, r3
 8004078:	66bb      	str	r3, [r7, #104]	@ 0x68
 800407a:	4613      	mov	r3, r2
 800407c:	eb42 0303 	adc.w	r3, r2, r3
 8004080:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004082:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 8004086:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	@ 0x188
 800408a:	f7fc f8f1 	bl	8000270 <__aeabi_uldivmod>
 800408e:	4602      	mov	r2, r0
 8004090:	460b      	mov	r3, r1
 8004092:	4611      	mov	r1, r2
 8004094:	4b39      	ldr	r3, [pc, #228]	@ (800417c <UART_SetConfig+0x528>)
 8004096:	fba3 2301 	umull	r2, r3, r3, r1
 800409a:	095b      	lsrs	r3, r3, #5
 800409c:	2264      	movs	r2, #100	@ 0x64
 800409e:	fb02 f303 	mul.w	r3, r2, r3
 80040a2:	1acb      	subs	r3, r1, r3
 80040a4:	00db      	lsls	r3, r3, #3
 80040a6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80040aa:	4b34      	ldr	r3, [pc, #208]	@ (800417c <UART_SetConfig+0x528>)
 80040ac:	fba3 2302 	umull	r2, r3, r3, r2
 80040b0:	095b      	lsrs	r3, r3, #5
 80040b2:	005b      	lsls	r3, r3, #1
 80040b4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80040b8:	441c      	add	r4, r3
 80040ba:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80040be:	2200      	movs	r2, #0
 80040c0:	f8c7 3178 	str.w	r3, [r7, #376]	@ 0x178
 80040c4:	f8c7 217c 	str.w	r2, [r7, #380]	@ 0x17c
 80040c8:	e9d7 895e 	ldrd	r8, r9, [r7, #376]	@ 0x178
 80040cc:	4642      	mov	r2, r8
 80040ce:	464b      	mov	r3, r9
 80040d0:	1891      	adds	r1, r2, r2
 80040d2:	6639      	str	r1, [r7, #96]	@ 0x60
 80040d4:	415b      	adcs	r3, r3
 80040d6:	667b      	str	r3, [r7, #100]	@ 0x64
 80040d8:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 80040dc:	4641      	mov	r1, r8
 80040de:	1851      	adds	r1, r2, r1
 80040e0:	65b9      	str	r1, [r7, #88]	@ 0x58
 80040e2:	4649      	mov	r1, r9
 80040e4:	414b      	adcs	r3, r1
 80040e6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80040e8:	f04f 0200 	mov.w	r2, #0
 80040ec:	f04f 0300 	mov.w	r3, #0
 80040f0:	e9d7 ab16 	ldrd	sl, fp, [r7, #88]	@ 0x58
 80040f4:	4659      	mov	r1, fp
 80040f6:	00cb      	lsls	r3, r1, #3
 80040f8:	4651      	mov	r1, sl
 80040fa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80040fe:	4651      	mov	r1, sl
 8004100:	00ca      	lsls	r2, r1, #3
 8004102:	4610      	mov	r0, r2
 8004104:	4619      	mov	r1, r3
 8004106:	4603      	mov	r3, r0
 8004108:	4642      	mov	r2, r8
 800410a:	189b      	adds	r3, r3, r2
 800410c:	f8c7 3170 	str.w	r3, [r7, #368]	@ 0x170
 8004110:	464b      	mov	r3, r9
 8004112:	460a      	mov	r2, r1
 8004114:	eb42 0303 	adc.w	r3, r2, r3
 8004118:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 800411c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8004120:	685b      	ldr	r3, [r3, #4]
 8004122:	2200      	movs	r2, #0
 8004124:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 8004128:	f8c7 216c 	str.w	r2, [r7, #364]	@ 0x16c
 800412c:	e9d7 125a 	ldrd	r1, r2, [r7, #360]	@ 0x168
 8004130:	460b      	mov	r3, r1
 8004132:	18db      	adds	r3, r3, r3
 8004134:	653b      	str	r3, [r7, #80]	@ 0x50
 8004136:	4613      	mov	r3, r2
 8004138:	eb42 0303 	adc.w	r3, r2, r3
 800413c:	657b      	str	r3, [r7, #84]	@ 0x54
 800413e:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004142:	e9d7 015c 	ldrd	r0, r1, [r7, #368]	@ 0x170
 8004146:	f7fc f893 	bl	8000270 <__aeabi_uldivmod>
 800414a:	4602      	mov	r2, r0
 800414c:	460b      	mov	r3, r1
 800414e:	4b0b      	ldr	r3, [pc, #44]	@ (800417c <UART_SetConfig+0x528>)
 8004150:	fba3 1302 	umull	r1, r3, r3, r2
 8004154:	095b      	lsrs	r3, r3, #5
 8004156:	2164      	movs	r1, #100	@ 0x64
 8004158:	fb01 f303 	mul.w	r3, r1, r3
 800415c:	1ad3      	subs	r3, r2, r3
 800415e:	00db      	lsls	r3, r3, #3
 8004160:	3332      	adds	r3, #50	@ 0x32
 8004162:	4a06      	ldr	r2, [pc, #24]	@ (800417c <UART_SetConfig+0x528>)
 8004164:	fba2 2303 	umull	r2, r3, r2, r3
 8004168:	095b      	lsrs	r3, r3, #5
 800416a:	f003 0207 	and.w	r2, r3, #7
 800416e:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	4422      	add	r2, r4
 8004176:	609a      	str	r2, [r3, #8]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
<<<<<<< HEAD
 8003a50:	e233      	b.n	8003eba <UART_SetConfig+0x98e>
 8003a52:	bf00      	nop
 8003a54:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003a58:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8003a5c:	681a      	ldr	r2, [r3, #0]
 8003a5e:	4b8d      	ldr	r3, [pc, #564]	@ (8003c94 <UART_SetConfig+0x768>)
 8003a60:	429a      	cmp	r2, r3
 8003a62:	d006      	beq.n	8003a72 <UART_SetConfig+0x546>
 8003a64:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8003a68:	681a      	ldr	r2, [r3, #0]
 8003a6a:	4b8b      	ldr	r3, [pc, #556]	@ (8003c98 <UART_SetConfig+0x76c>)
 8003a6c:	429a      	cmp	r2, r3
 8003a6e:	f040 8117 	bne.w	8003ca0 <UART_SetConfig+0x774>
      pclk = HAL_RCC_GetPCLK2Freq();
 8003a72:	f7fe fe55 	bl	8002720 <HAL_RCC_GetPCLK2Freq>
 8003a76:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003a7a:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8003a7e:	2200      	movs	r2, #0
 8003a80:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 8003a84:	f8c7 2164 	str.w	r2, [r7, #356]	@ 0x164
 8003a88:	e9d7 4558 	ldrd	r4, r5, [r7, #352]	@ 0x160
 8003a8c:	4622      	mov	r2, r4
 8003a8e:	462b      	mov	r3, r5
 8003a90:	1891      	adds	r1, r2, r2
 8003a92:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003a94:	415b      	adcs	r3, r3
 8003a96:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003a98:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003a9c:	4621      	mov	r1, r4
 8003a9e:	eb12 0801 	adds.w	r8, r2, r1
 8003aa2:	4629      	mov	r1, r5
 8003aa4:	eb43 0901 	adc.w	r9, r3, r1
 8003aa8:	f04f 0200 	mov.w	r2, #0
 8003aac:	f04f 0300 	mov.w	r3, #0
 8003ab0:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003ab4:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003ab8:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003abc:	4690      	mov	r8, r2
 8003abe:	4699      	mov	r9, r3
 8003ac0:	4623      	mov	r3, r4
 8003ac2:	eb18 0303 	adds.w	r3, r8, r3
 8003ac6:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8003aca:	462b      	mov	r3, r5
 8003acc:	eb49 0303 	adc.w	r3, r9, r3
 8003ad0:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
 8003ad4:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8003ad8:	685b      	ldr	r3, [r3, #4]
 8003ada:	2200      	movs	r2, #0
 8003adc:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8003ae0:	f8c7 2154 	str.w	r2, [r7, #340]	@ 0x154
 8003ae4:	f04f 0200 	mov.w	r2, #0
 8003ae8:	f04f 0300 	mov.w	r3, #0
 8003aec:	e9d7 4554 	ldrd	r4, r5, [r7, #336]	@ 0x150
 8003af0:	4629      	mov	r1, r5
 8003af2:	008b      	lsls	r3, r1, #2
 8003af4:	4621      	mov	r1, r4
 8003af6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003afa:	4621      	mov	r1, r4
 8003afc:	008a      	lsls	r2, r1, #2
 8003afe:	e9d7 0156 	ldrd	r0, r1, [r7, #344]	@ 0x158
 8003b02:	f7fc fb65 	bl	80001d0 <__aeabi_uldivmod>
 8003b06:	4602      	mov	r2, r0
 8003b08:	460b      	mov	r3, r1
 8003b0a:	4b64      	ldr	r3, [pc, #400]	@ (8003c9c <UART_SetConfig+0x770>)
 8003b0c:	fba3 2302 	umull	r2, r3, r3, r2
 8003b10:	095b      	lsrs	r3, r3, #5
 8003b12:	011c      	lsls	r4, r3, #4
 8003b14:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8003b18:	2200      	movs	r2, #0
 8003b1a:	f8c7 3148 	str.w	r3, [r7, #328]	@ 0x148
 8003b1e:	f8c7 214c 	str.w	r2, [r7, #332]	@ 0x14c
 8003b22:	e9d7 8952 	ldrd	r8, r9, [r7, #328]	@ 0x148
 8003b26:	4642      	mov	r2, r8
 8003b28:	464b      	mov	r3, r9
 8003b2a:	1891      	adds	r1, r2, r2
 8003b2c:	6439      	str	r1, [r7, #64]	@ 0x40
 8003b2e:	415b      	adcs	r3, r3
 8003b30:	647b      	str	r3, [r7, #68]	@ 0x44
 8003b32:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003b36:	4641      	mov	r1, r8
 8003b38:	1851      	adds	r1, r2, r1
 8003b3a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003b3c:	4649      	mov	r1, r9
 8003b3e:	414b      	adcs	r3, r1
 8003b40:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003b42:	f04f 0200 	mov.w	r2, #0
 8003b46:	f04f 0300 	mov.w	r3, #0
 8003b4a:	e9d7 ab0e 	ldrd	sl, fp, [r7, #56]	@ 0x38
 8003b4e:	4659      	mov	r1, fp
 8003b50:	00cb      	lsls	r3, r1, #3
 8003b52:	4651      	mov	r1, sl
 8003b54:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003b58:	4651      	mov	r1, sl
 8003b5a:	00ca      	lsls	r2, r1, #3
 8003b5c:	4610      	mov	r0, r2
 8003b5e:	4619      	mov	r1, r3
 8003b60:	4603      	mov	r3, r0
 8003b62:	4642      	mov	r2, r8
 8003b64:	189b      	adds	r3, r3, r2
 8003b66:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
 8003b6a:	464b      	mov	r3, r9
 8003b6c:	460a      	mov	r2, r1
 8003b6e:	eb42 0303 	adc.w	r3, r2, r3
 8003b72:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 8003b76:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8003b7a:	685b      	ldr	r3, [r3, #4]
 8003b7c:	2200      	movs	r2, #0
 8003b7e:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 8003b82:	f8c7 213c 	str.w	r2, [r7, #316]	@ 0x13c
 8003b86:	f04f 0200 	mov.w	r2, #0
 8003b8a:	f04f 0300 	mov.w	r3, #0
 8003b8e:	e9d7 894e 	ldrd	r8, r9, [r7, #312]	@ 0x138
 8003b92:	4649      	mov	r1, r9
 8003b94:	008b      	lsls	r3, r1, #2
 8003b96:	4641      	mov	r1, r8
 8003b98:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003b9c:	4641      	mov	r1, r8
 8003b9e:	008a      	lsls	r2, r1, #2
 8003ba0:	e9d7 0150 	ldrd	r0, r1, [r7, #320]	@ 0x140
 8003ba4:	f7fc fb14 	bl	80001d0 <__aeabi_uldivmod>
 8003ba8:	4602      	mov	r2, r0
 8003baa:	460b      	mov	r3, r1
 8003bac:	4611      	mov	r1, r2
 8003bae:	4b3b      	ldr	r3, [pc, #236]	@ (8003c9c <UART_SetConfig+0x770>)
 8003bb0:	fba3 2301 	umull	r2, r3, r3, r1
 8003bb4:	095b      	lsrs	r3, r3, #5
 8003bb6:	2264      	movs	r2, #100	@ 0x64
 8003bb8:	fb02 f303 	mul.w	r3, r2, r3
 8003bbc:	1acb      	subs	r3, r1, r3
 8003bbe:	011b      	lsls	r3, r3, #4
 8003bc0:	3332      	adds	r3, #50	@ 0x32
 8003bc2:	4a36      	ldr	r2, [pc, #216]	@ (8003c9c <UART_SetConfig+0x770>)
 8003bc4:	fba2 2303 	umull	r2, r3, r2, r3
 8003bc8:	095b      	lsrs	r3, r3, #5
 8003bca:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003bce:	441c      	add	r4, r3
 8003bd0:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8003bda:	f8c7 2134 	str.w	r2, [r7, #308]	@ 0x134
 8003bde:	e9d7 894c 	ldrd	r8, r9, [r7, #304]	@ 0x130
 8003be2:	4642      	mov	r2, r8
 8003be4:	464b      	mov	r3, r9
 8003be6:	1891      	adds	r1, r2, r2
 8003be8:	6339      	str	r1, [r7, #48]	@ 0x30
 8003bea:	415b      	adcs	r3, r3
 8003bec:	637b      	str	r3, [r7, #52]	@ 0x34
 8003bee:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8003bf2:	4641      	mov	r1, r8
 8003bf4:	1851      	adds	r1, r2, r1
 8003bf6:	62b9      	str	r1, [r7, #40]	@ 0x28
 8003bf8:	4649      	mov	r1, r9
 8003bfa:	414b      	adcs	r3, r1
 8003bfc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003bfe:	f04f 0200 	mov.w	r2, #0
 8003c02:	f04f 0300 	mov.w	r3, #0
 8003c06:	e9d7 ab0a 	ldrd	sl, fp, [r7, #40]	@ 0x28
 8003c0a:	4659      	mov	r1, fp
 8003c0c:	00cb      	lsls	r3, r1, #3
 8003c0e:	4651      	mov	r1, sl
 8003c10:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003c14:	4651      	mov	r1, sl
 8003c16:	00ca      	lsls	r2, r1, #3
 8003c18:	4610      	mov	r0, r2
 8003c1a:	4619      	mov	r1, r3
 8003c1c:	4603      	mov	r3, r0
 8003c1e:	4642      	mov	r2, r8
 8003c20:	189b      	adds	r3, r3, r2
 8003c22:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8003c26:	464b      	mov	r3, r9
 8003c28:	460a      	mov	r2, r1
 8003c2a:	eb42 0303 	adc.w	r3, r2, r3
 8003c2e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8003c32:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8003c36:	685b      	ldr	r3, [r3, #4]
 8003c38:	2200      	movs	r2, #0
 8003c3a:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8003c3e:	f8c7 2124 	str.w	r2, [r7, #292]	@ 0x124
 8003c42:	f04f 0200 	mov.w	r2, #0
 8003c46:	f04f 0300 	mov.w	r3, #0
 8003c4a:	e9d7 8948 	ldrd	r8, r9, [r7, #288]	@ 0x120
 8003c4e:	4649      	mov	r1, r9
 8003c50:	008b      	lsls	r3, r1, #2
 8003c52:	4641      	mov	r1, r8
 8003c54:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003c58:	4641      	mov	r1, r8
 8003c5a:	008a      	lsls	r2, r1, #2
 8003c5c:	e9d7 014a 	ldrd	r0, r1, [r7, #296]	@ 0x128
 8003c60:	f7fc fab6 	bl	80001d0 <__aeabi_uldivmod>
 8003c64:	4602      	mov	r2, r0
 8003c66:	460b      	mov	r3, r1
 8003c68:	4b0c      	ldr	r3, [pc, #48]	@ (8003c9c <UART_SetConfig+0x770>)
 8003c6a:	fba3 1302 	umull	r1, r3, r3, r2
 8003c6e:	095b      	lsrs	r3, r3, #5
 8003c70:	2164      	movs	r1, #100	@ 0x64
 8003c72:	fb01 f303 	mul.w	r3, r1, r3
 8003c76:	1ad3      	subs	r3, r2, r3
 8003c78:	011b      	lsls	r3, r3, #4
 8003c7a:	3332      	adds	r3, #50	@ 0x32
 8003c7c:	4a07      	ldr	r2, [pc, #28]	@ (8003c9c <UART_SetConfig+0x770>)
 8003c7e:	fba2 2303 	umull	r2, r3, r2, r3
 8003c82:	095b      	lsrs	r3, r3, #5
 8003c84:	f003 020f 	and.w	r2, r3, #15
 8003c88:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	4422      	add	r2, r4
 8003c90:	609a      	str	r2, [r3, #8]
 8003c92:	e112      	b.n	8003eba <UART_SetConfig+0x98e>
 8003c94:	40011000 	.word	0x40011000
 8003c98:	40011400 	.word	0x40011400
 8003c9c:	51eb851f 	.word	0x51eb851f
      pclk = HAL_RCC_GetPCLK1Freq();
 8003ca0:	f7fe fd2a 	bl	80026f8 <HAL_RCC_GetPCLK1Freq>
 8003ca4:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003ca8:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8003cac:	2200      	movs	r2, #0
 8003cae:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 8003cb2:	f8c7 211c 	str.w	r2, [r7, #284]	@ 0x11c
 8003cb6:	e9d7 8946 	ldrd	r8, r9, [r7, #280]	@ 0x118
 8003cba:	4642      	mov	r2, r8
 8003cbc:	464b      	mov	r3, r9
 8003cbe:	1891      	adds	r1, r2, r2
 8003cc0:	6239      	str	r1, [r7, #32]
 8003cc2:	415b      	adcs	r3, r3
 8003cc4:	627b      	str	r3, [r7, #36]	@ 0x24
 8003cc6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003cca:	4641      	mov	r1, r8
 8003ccc:	1854      	adds	r4, r2, r1
 8003cce:	4649      	mov	r1, r9
 8003cd0:	eb43 0501 	adc.w	r5, r3, r1
 8003cd4:	f04f 0200 	mov.w	r2, #0
 8003cd8:	f04f 0300 	mov.w	r3, #0
 8003cdc:	00eb      	lsls	r3, r5, #3
 8003cde:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003ce2:	00e2      	lsls	r2, r4, #3
 8003ce4:	4614      	mov	r4, r2
 8003ce6:	461d      	mov	r5, r3
 8003ce8:	4643      	mov	r3, r8
 8003cea:	18e3      	adds	r3, r4, r3
 8003cec:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 8003cf0:	464b      	mov	r3, r9
 8003cf2:	eb45 0303 	adc.w	r3, r5, r3
 8003cf6:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8003cfa:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8003cfe:	685b      	ldr	r3, [r3, #4]
 8003d00:	2200      	movs	r2, #0
 8003d02:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8003d06:	f8c7 210c 	str.w	r2, [r7, #268]	@ 0x10c
 8003d0a:	f04f 0200 	mov.w	r2, #0
 8003d0e:	f04f 0300 	mov.w	r3, #0
 8003d12:	e9d7 4542 	ldrd	r4, r5, [r7, #264]	@ 0x108
 8003d16:	4629      	mov	r1, r5
 8003d18:	008b      	lsls	r3, r1, #2
 8003d1a:	4621      	mov	r1, r4
 8003d1c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003d20:	4621      	mov	r1, r4
 8003d22:	008a      	lsls	r2, r1, #2
 8003d24:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	@ 0x110
 8003d28:	f7fc fa52 	bl	80001d0 <__aeabi_uldivmod>
 8003d2c:	4602      	mov	r2, r0
 8003d2e:	460b      	mov	r3, r1
 8003d30:	4b65      	ldr	r3, [pc, #404]	@ (8003ec8 <UART_SetConfig+0x99c>)
 8003d32:	fba3 2302 	umull	r2, r3, r3, r2
 8003d36:	095b      	lsrs	r3, r3, #5
 8003d38:	011c      	lsls	r4, r3, #4
 8003d3a:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8003d3e:	2200      	movs	r2, #0
 8003d40:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8003d44:	f8c7 2104 	str.w	r2, [r7, #260]	@ 0x104
 8003d48:	e9d7 8940 	ldrd	r8, r9, [r7, #256]	@ 0x100
 8003d4c:	4642      	mov	r2, r8
 8003d4e:	464b      	mov	r3, r9
 8003d50:	1891      	adds	r1, r2, r2
 8003d52:	61b9      	str	r1, [r7, #24]
 8003d54:	415b      	adcs	r3, r3
 8003d56:	61fb      	str	r3, [r7, #28]
 8003d58:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003d5c:	4641      	mov	r1, r8
 8003d5e:	1851      	adds	r1, r2, r1
 8003d60:	6139      	str	r1, [r7, #16]
 8003d62:	4649      	mov	r1, r9
 8003d64:	414b      	adcs	r3, r1
 8003d66:	617b      	str	r3, [r7, #20]
 8003d68:	f04f 0200 	mov.w	r2, #0
 8003d6c:	f04f 0300 	mov.w	r3, #0
 8003d70:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003d74:	4659      	mov	r1, fp
 8003d76:	00cb      	lsls	r3, r1, #3
 8003d78:	4651      	mov	r1, sl
 8003d7a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003d7e:	4651      	mov	r1, sl
 8003d80:	00ca      	lsls	r2, r1, #3
 8003d82:	4610      	mov	r0, r2
 8003d84:	4619      	mov	r1, r3
 8003d86:	4603      	mov	r3, r0
 8003d88:	4642      	mov	r2, r8
 8003d8a:	189b      	adds	r3, r3, r2
 8003d8c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8003d90:	464b      	mov	r3, r9
 8003d92:	460a      	mov	r2, r1
 8003d94:	eb42 0303 	adc.w	r3, r2, r3
 8003d98:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8003d9c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8003da0:	685b      	ldr	r3, [r3, #4]
 8003da2:	2200      	movs	r2, #0
 8003da4:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8003da8:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 8003dac:	f04f 0200 	mov.w	r2, #0
 8003db0:	f04f 0300 	mov.w	r3, #0
 8003db4:	e9d7 893c 	ldrd	r8, r9, [r7, #240]	@ 0xf0
 8003db8:	4649      	mov	r1, r9
 8003dba:	008b      	lsls	r3, r1, #2
 8003dbc:	4641      	mov	r1, r8
 8003dbe:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003dc2:	4641      	mov	r1, r8
 8003dc4:	008a      	lsls	r2, r1, #2
 8003dc6:	e9d7 013e 	ldrd	r0, r1, [r7, #248]	@ 0xf8
 8003dca:	f7fc fa01 	bl	80001d0 <__aeabi_uldivmod>
 8003dce:	4602      	mov	r2, r0
 8003dd0:	460b      	mov	r3, r1
 8003dd2:	4611      	mov	r1, r2
 8003dd4:	4b3c      	ldr	r3, [pc, #240]	@ (8003ec8 <UART_SetConfig+0x99c>)
 8003dd6:	fba3 2301 	umull	r2, r3, r3, r1
 8003dda:	095b      	lsrs	r3, r3, #5
 8003ddc:	2264      	movs	r2, #100	@ 0x64
 8003dde:	fb02 f303 	mul.w	r3, r2, r3
 8003de2:	1acb      	subs	r3, r1, r3
 8003de4:	011b      	lsls	r3, r3, #4
 8003de6:	3332      	adds	r3, #50	@ 0x32
 8003de8:	4a37      	ldr	r2, [pc, #220]	@ (8003ec8 <UART_SetConfig+0x99c>)
 8003dea:	fba2 2303 	umull	r2, r3, r2, r3
 8003dee:	095b      	lsrs	r3, r3, #5
 8003df0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003df4:	441c      	add	r4, r3
 8003df6:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8003dfa:	2200      	movs	r2, #0
 8003dfc:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003e00:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003e04:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	@ 0xe8
 8003e08:	4642      	mov	r2, r8
 8003e0a:	464b      	mov	r3, r9
 8003e0c:	1891      	adds	r1, r2, r2
 8003e0e:	60b9      	str	r1, [r7, #8]
 8003e10:	415b      	adcs	r3, r3
 8003e12:	60fb      	str	r3, [r7, #12]
 8003e14:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003e18:	4641      	mov	r1, r8
 8003e1a:	1851      	adds	r1, r2, r1
 8003e1c:	6039      	str	r1, [r7, #0]
 8003e1e:	4649      	mov	r1, r9
 8003e20:	414b      	adcs	r3, r1
 8003e22:	607b      	str	r3, [r7, #4]
 8003e24:	f04f 0200 	mov.w	r2, #0
 8003e28:	f04f 0300 	mov.w	r3, #0
 8003e2c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003e30:	4659      	mov	r1, fp
 8003e32:	00cb      	lsls	r3, r1, #3
 8003e34:	4651      	mov	r1, sl
 8003e36:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003e3a:	4651      	mov	r1, sl
 8003e3c:	00ca      	lsls	r2, r1, #3
 8003e3e:	4610      	mov	r0, r2
 8003e40:	4619      	mov	r1, r3
 8003e42:	4603      	mov	r3, r0
 8003e44:	4642      	mov	r2, r8
 8003e46:	189b      	adds	r3, r3, r2
 8003e48:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003e4c:	464b      	mov	r3, r9
 8003e4e:	460a      	mov	r2, r1
 8003e50:	eb42 0303 	adc.w	r3, r2, r3
 8003e54:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003e58:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8003e5c:	685b      	ldr	r3, [r3, #4]
 8003e5e:	2200      	movs	r2, #0
 8003e60:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003e64:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003e68:	f04f 0200 	mov.w	r2, #0
 8003e6c:	f04f 0300 	mov.w	r3, #0
 8003e70:	e9d7 8936 	ldrd	r8, r9, [r7, #216]	@ 0xd8
 8003e74:	4649      	mov	r1, r9
 8003e76:	008b      	lsls	r3, r1, #2
 8003e78:	4641      	mov	r1, r8
 8003e7a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003e7e:	4641      	mov	r1, r8
 8003e80:	008a      	lsls	r2, r1, #2
 8003e82:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003e86:	f7fc f9a3 	bl	80001d0 <__aeabi_uldivmod>
 8003e8a:	4602      	mov	r2, r0
 8003e8c:	460b      	mov	r3, r1
 8003e8e:	4b0e      	ldr	r3, [pc, #56]	@ (8003ec8 <UART_SetConfig+0x99c>)
 8003e90:	fba3 1302 	umull	r1, r3, r3, r2
 8003e94:	095b      	lsrs	r3, r3, #5
 8003e96:	2164      	movs	r1, #100	@ 0x64
 8003e98:	fb01 f303 	mul.w	r3, r1, r3
 8003e9c:	1ad3      	subs	r3, r2, r3
 8003e9e:	011b      	lsls	r3, r3, #4
 8003ea0:	3332      	adds	r3, #50	@ 0x32
 8003ea2:	4a09      	ldr	r2, [pc, #36]	@ (8003ec8 <UART_SetConfig+0x99c>)
 8003ea4:	fba2 2303 	umull	r2, r3, r2, r3
 8003ea8:	095b      	lsrs	r3, r3, #5
 8003eaa:	f003 020f 	and.w	r2, r3, #15
 8003eae:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	4422      	add	r2, r4
 8003eb6:	609a      	str	r2, [r3, #8]
}
 8003eb8:	e7ff      	b.n	8003eba <UART_SetConfig+0x98e>
 8003eba:	bf00      	nop
 8003ebc:	f507 7702 	add.w	r7, r7, #520	@ 0x208
 8003ec0:	46bd      	mov	sp, r7
 8003ec2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003ec6:	bf00      	nop
 8003ec8:	51eb851f 	.word	0x51eb851f

08003ecc <vListInsertEnd>:
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003ecc:	b480      	push	{r7}
 8003ece:	b085      	sub	sp, #20
 8003ed0:	af00      	add	r7, sp, #0
 8003ed2:	6078      	str	r0, [r7, #4]
 8003ed4:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	685b      	ldr	r3, [r3, #4]
 8003eda:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003edc:	683b      	ldr	r3, [r7, #0]
 8003ede:	68fa      	ldr	r2, [r7, #12]
 8003ee0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	689a      	ldr	r2, [r3, #8]
 8003ee6:	683b      	ldr	r3, [r7, #0]
 8003ee8:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	689b      	ldr	r3, [r3, #8]
 8003eee:	683a      	ldr	r2, [r7, #0]
 8003ef0:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	683a      	ldr	r2, [r7, #0]
 8003ef6:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003ef8:	683b      	ldr	r3, [r7, #0]
 8003efa:	687a      	ldr	r2, [r7, #4]
 8003efc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	1c5a      	adds	r2, r3, #1
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	601a      	str	r2, [r3, #0]
}
 8003f08:	bf00      	nop
 8003f0a:	3714      	adds	r7, #20
 8003f0c:	46bd      	mov	sp, r7
 8003f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f12:	4770      	bx	lr

08003f14 <uxListRemove>:
	( pxList->uxNumberOfItems )++;
}
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003f14:	b480      	push	{r7}
 8003f16:	b085      	sub	sp, #20
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	691b      	ldr	r3, [r3, #16]
 8003f20:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	685b      	ldr	r3, [r3, #4]
 8003f26:	687a      	ldr	r2, [r7, #4]
 8003f28:	6892      	ldr	r2, [r2, #8]
 8003f2a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	689b      	ldr	r3, [r3, #8]
 8003f30:	687a      	ldr	r2, [r7, #4]
 8003f32:	6852      	ldr	r2, [r2, #4]
 8003f34:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	685b      	ldr	r3, [r3, #4]
 8003f3a:	687a      	ldr	r2, [r7, #4]
 8003f3c:	429a      	cmp	r2, r3
 8003f3e:	d103      	bne.n	8003f48 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	689a      	ldr	r2, [r3, #8]
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	2200      	movs	r2, #0
 8003f4c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	1e5a      	subs	r2, r3, #1
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	681b      	ldr	r3, [r3, #0]
}
 8003f5c:	4618      	mov	r0, r3
 8003f5e:	3714      	adds	r7, #20
 8003f60:	46bd      	mov	sp, r7
 8003f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f66:	4770      	bx	lr

08003f68 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003f68:	b580      	push	{r7, lr}
 8003f6a:	b086      	sub	sp, #24
 8003f6c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8003f6e:	2300      	movs	r3, #0
 8003f70:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003f72:	4b4f      	ldr	r3, [pc, #316]	@ (80040b0 <xTaskIncrementTick+0x148>)
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	f040 8089 	bne.w	800408e <xTaskIncrementTick+0x126>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003f7c:	4b4d      	ldr	r3, [pc, #308]	@ (80040b4 <xTaskIncrementTick+0x14c>)
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	3301      	adds	r3, #1
 8003f82:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003f84:	4a4b      	ldr	r2, [pc, #300]	@ (80040b4 <xTaskIncrementTick+0x14c>)
 8003f86:	693b      	ldr	r3, [r7, #16]
 8003f88:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003f8a:	693b      	ldr	r3, [r7, #16]
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d121      	bne.n	8003fd4 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8003f90:	4b49      	ldr	r3, [pc, #292]	@ (80040b8 <xTaskIncrementTick+0x150>)
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d00b      	beq.n	8003fb2 <xTaskIncrementTick+0x4a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003f9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f9e:	f383 8811 	msr	BASEPRI, r3
 8003fa2:	f3bf 8f6f 	isb	sy
 8003fa6:	f3bf 8f4f 	dsb	sy
 8003faa:	603b      	str	r3, [r7, #0]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8003fac:	bf00      	nop
 8003fae:	bf00      	nop
 8003fb0:	e7fd      	b.n	8003fae <xTaskIncrementTick+0x46>
 8003fb2:	4b41      	ldr	r3, [pc, #260]	@ (80040b8 <xTaskIncrementTick+0x150>)
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	60fb      	str	r3, [r7, #12]
 8003fb8:	4b40      	ldr	r3, [pc, #256]	@ (80040bc <xTaskIncrementTick+0x154>)
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	4a3e      	ldr	r2, [pc, #248]	@ (80040b8 <xTaskIncrementTick+0x150>)
 8003fbe:	6013      	str	r3, [r2, #0]
 8003fc0:	4a3e      	ldr	r2, [pc, #248]	@ (80040bc <xTaskIncrementTick+0x154>)
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	6013      	str	r3, [r2, #0]
 8003fc6:	4b3e      	ldr	r3, [pc, #248]	@ (80040c0 <xTaskIncrementTick+0x158>)
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	3301      	adds	r3, #1
 8003fcc:	4a3c      	ldr	r2, [pc, #240]	@ (80040c0 <xTaskIncrementTick+0x158>)
 8003fce:	6013      	str	r3, [r2, #0]
 8003fd0:	f000 f8e0 	bl	8004194 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003fd4:	4b3b      	ldr	r3, [pc, #236]	@ (80040c4 <xTaskIncrementTick+0x15c>)
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	693a      	ldr	r2, [r7, #16]
 8003fda:	429a      	cmp	r2, r3
 8003fdc:	d348      	bcc.n	8004070 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003fde:	4b36      	ldr	r3, [pc, #216]	@ (80040b8 <xTaskIncrementTick+0x150>)
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d104      	bne.n	8003ff2 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003fe8:	4b36      	ldr	r3, [pc, #216]	@ (80040c4 <xTaskIncrementTick+0x15c>)
 8003fea:	f04f 32ff 	mov.w	r2, #4294967295
 8003fee:	601a      	str	r2, [r3, #0]
					break;
 8003ff0:	e03e      	b.n	8004070 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003ff2:	4b31      	ldr	r3, [pc, #196]	@ (80040b8 <xTaskIncrementTick+0x150>)
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	68db      	ldr	r3, [r3, #12]
 8003ff8:	68db      	ldr	r3, [r3, #12]
 8003ffa:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003ffc:	68bb      	ldr	r3, [r7, #8]
 8003ffe:	685b      	ldr	r3, [r3, #4]
 8004000:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004002:	693a      	ldr	r2, [r7, #16]
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	429a      	cmp	r2, r3
 8004008:	d203      	bcs.n	8004012 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800400a:	4a2e      	ldr	r2, [pc, #184]	@ (80040c4 <xTaskIncrementTick+0x15c>)
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8004010:	e02e      	b.n	8004070 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004012:	68bb      	ldr	r3, [r7, #8]
 8004014:	3304      	adds	r3, #4
 8004016:	4618      	mov	r0, r3
 8004018:	f7ff ff7c 	bl	8003f14 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800401c:	68bb      	ldr	r3, [r7, #8]
 800401e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004020:	2b00      	cmp	r3, #0
 8004022:	d004      	beq.n	800402e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004024:	68bb      	ldr	r3, [r7, #8]
 8004026:	3318      	adds	r3, #24
 8004028:	4618      	mov	r0, r3
 800402a:	f7ff ff73 	bl	8003f14 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800402e:	68bb      	ldr	r3, [r7, #8]
 8004030:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004032:	2201      	movs	r2, #1
 8004034:	409a      	lsls	r2, r3
 8004036:	4b24      	ldr	r3, [pc, #144]	@ (80040c8 <xTaskIncrementTick+0x160>)
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	4313      	orrs	r3, r2
 800403c:	4a22      	ldr	r2, [pc, #136]	@ (80040c8 <xTaskIncrementTick+0x160>)
 800403e:	6013      	str	r3, [r2, #0]
 8004040:	68bb      	ldr	r3, [r7, #8]
 8004042:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004044:	4613      	mov	r3, r2
 8004046:	009b      	lsls	r3, r3, #2
 8004048:	4413      	add	r3, r2
 800404a:	009b      	lsls	r3, r3, #2
 800404c:	4a1f      	ldr	r2, [pc, #124]	@ (80040cc <xTaskIncrementTick+0x164>)
 800404e:	441a      	add	r2, r3
 8004050:	68bb      	ldr	r3, [r7, #8]
 8004052:	3304      	adds	r3, #4
 8004054:	4619      	mov	r1, r3
 8004056:	4610      	mov	r0, r2
 8004058:	f7ff ff38 	bl	8003ecc <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800405c:	68bb      	ldr	r3, [r7, #8]
 800405e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004060:	4b1b      	ldr	r3, [pc, #108]	@ (80040d0 <xTaskIncrementTick+0x168>)
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004066:	429a      	cmp	r2, r3
 8004068:	d3b9      	bcc.n	8003fde <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800406a:	2301      	movs	r3, #1
 800406c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800406e:	e7b6      	b.n	8003fde <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004070:	4b17      	ldr	r3, [pc, #92]	@ (80040d0 <xTaskIncrementTick+0x168>)
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004076:	4915      	ldr	r1, [pc, #84]	@ (80040cc <xTaskIncrementTick+0x164>)
 8004078:	4613      	mov	r3, r2
 800407a:	009b      	lsls	r3, r3, #2
 800407c:	4413      	add	r3, r2
 800407e:	009b      	lsls	r3, r3, #2
 8004080:	440b      	add	r3, r1
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	2b01      	cmp	r3, #1
 8004086:	d907      	bls.n	8004098 <xTaskIncrementTick+0x130>
			{
				xSwitchRequired = pdTRUE;
 8004088:	2301      	movs	r3, #1
 800408a:	617b      	str	r3, [r7, #20]
 800408c:	e004      	b.n	8004098 <xTaskIncrementTick+0x130>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800408e:	4b11      	ldr	r3, [pc, #68]	@ (80040d4 <xTaskIncrementTick+0x16c>)
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	3301      	adds	r3, #1
 8004094:	4a0f      	ldr	r2, [pc, #60]	@ (80040d4 <xTaskIncrementTick+0x16c>)
 8004096:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8004098:	4b0f      	ldr	r3, [pc, #60]	@ (80040d8 <xTaskIncrementTick+0x170>)
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	2b00      	cmp	r3, #0
 800409e:	d001      	beq.n	80040a4 <xTaskIncrementTick+0x13c>
		{
			xSwitchRequired = pdTRUE;
 80040a0:	2301      	movs	r3, #1
 80040a2:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80040a4:	697b      	ldr	r3, [r7, #20]
}
 80040a6:	4618      	mov	r0, r3
 80040a8:	3718      	adds	r7, #24
 80040aa:	46bd      	mov	sp, r7
 80040ac:	bd80      	pop	{r7, pc}
 80040ae:	bf00      	nop
 80040b0:	200001e8 	.word	0x200001e8
 80040b4:	200001d0 	.word	0x200001d0
 80040b8:	200001c8 	.word	0x200001c8
 80040bc:	200001cc 	.word	0x200001cc
 80040c0:	200001e0 	.word	0x200001e0
 80040c4:	200001e4 	.word	0x200001e4
 80040c8:	200001d4 	.word	0x200001d4
 80040cc:	2000013c 	.word	0x2000013c
 80040d0:	20000138 	.word	0x20000138
 80040d4:	200001d8 	.word	0x200001d8
 80040d8:	200001dc 	.word	0x200001dc

080040dc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80040dc:	b480      	push	{r7}
 80040de:	b087      	sub	sp, #28
 80040e0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80040e2:	4b27      	ldr	r3, [pc, #156]	@ (8004180 <vTaskSwitchContext+0xa4>)
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d003      	beq.n	80040f2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80040ea:	4b26      	ldr	r3, [pc, #152]	@ (8004184 <vTaskSwitchContext+0xa8>)
 80040ec:	2201      	movs	r2, #1
 80040ee:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80040f0:	e040      	b.n	8004174 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 80040f2:	4b24      	ldr	r3, [pc, #144]	@ (8004184 <vTaskSwitchContext+0xa8>)
 80040f4:	2200      	movs	r2, #0
 80040f6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80040f8:	4b23      	ldr	r3, [pc, #140]	@ (8004188 <vTaskSwitchContext+0xac>)
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	fab3 f383 	clz	r3, r3
 8004104:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8004106:	7afb      	ldrb	r3, [r7, #11]
 8004108:	f1c3 031f 	rsb	r3, r3, #31
 800410c:	617b      	str	r3, [r7, #20]
 800410e:	491f      	ldr	r1, [pc, #124]	@ (800418c <vTaskSwitchContext+0xb0>)
 8004110:	697a      	ldr	r2, [r7, #20]
 8004112:	4613      	mov	r3, r2
 8004114:	009b      	lsls	r3, r3, #2
 8004116:	4413      	add	r3, r2
 8004118:	009b      	lsls	r3, r3, #2
 800411a:	440b      	add	r3, r1
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	2b00      	cmp	r3, #0
 8004120:	d10b      	bne.n	800413a <vTaskSwitchContext+0x5e>
	__asm volatile
 8004122:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004126:	f383 8811 	msr	BASEPRI, r3
 800412a:	f3bf 8f6f 	isb	sy
 800412e:	f3bf 8f4f 	dsb	sy
 8004132:	607b      	str	r3, [r7, #4]
}
 8004134:	bf00      	nop
 8004136:	bf00      	nop
 8004138:	e7fd      	b.n	8004136 <vTaskSwitchContext+0x5a>
 800413a:	697a      	ldr	r2, [r7, #20]
 800413c:	4613      	mov	r3, r2
 800413e:	009b      	lsls	r3, r3, #2
 8004140:	4413      	add	r3, r2
 8004142:	009b      	lsls	r3, r3, #2
 8004144:	4a11      	ldr	r2, [pc, #68]	@ (800418c <vTaskSwitchContext+0xb0>)
 8004146:	4413      	add	r3, r2
 8004148:	613b      	str	r3, [r7, #16]
 800414a:	693b      	ldr	r3, [r7, #16]
 800414c:	685b      	ldr	r3, [r3, #4]
 800414e:	685a      	ldr	r2, [r3, #4]
 8004150:	693b      	ldr	r3, [r7, #16]
 8004152:	605a      	str	r2, [r3, #4]
 8004154:	693b      	ldr	r3, [r7, #16]
 8004156:	685a      	ldr	r2, [r3, #4]
 8004158:	693b      	ldr	r3, [r7, #16]
 800415a:	3308      	adds	r3, #8
 800415c:	429a      	cmp	r2, r3
 800415e:	d104      	bne.n	800416a <vTaskSwitchContext+0x8e>
 8004160:	693b      	ldr	r3, [r7, #16]
 8004162:	685b      	ldr	r3, [r3, #4]
 8004164:	685a      	ldr	r2, [r3, #4]
 8004166:	693b      	ldr	r3, [r7, #16]
 8004168:	605a      	str	r2, [r3, #4]
 800416a:	693b      	ldr	r3, [r7, #16]
 800416c:	685b      	ldr	r3, [r3, #4]
 800416e:	68db      	ldr	r3, [r3, #12]
 8004170:	4a07      	ldr	r2, [pc, #28]	@ (8004190 <vTaskSwitchContext+0xb4>)
 8004172:	6013      	str	r3, [r2, #0]
}
 8004174:	bf00      	nop
 8004176:	371c      	adds	r7, #28
 8004178:	46bd      	mov	sp, r7
 800417a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800417e:	4770      	bx	lr
 8004180:	200001e8 	.word	0x200001e8
 8004184:	200001dc 	.word	0x200001dc
 8004188:	200001d4 	.word	0x200001d4
 800418c:	2000013c 	.word	0x2000013c
 8004190:	20000138 	.word	0x20000138

08004194 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004194:	b480      	push	{r7}
 8004196:	b083      	sub	sp, #12
 8004198:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800419a:	4b0c      	ldr	r3, [pc, #48]	@ (80041cc <prvResetNextTaskUnblockTime+0x38>)
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d104      	bne.n	80041ae <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80041a4:	4b0a      	ldr	r3, [pc, #40]	@ (80041d0 <prvResetNextTaskUnblockTime+0x3c>)
 80041a6:	f04f 32ff 	mov.w	r2, #4294967295
 80041aa:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80041ac:	e008      	b.n	80041c0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80041ae:	4b07      	ldr	r3, [pc, #28]	@ (80041cc <prvResetNextTaskUnblockTime+0x38>)
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	68db      	ldr	r3, [r3, #12]
 80041b4:	68db      	ldr	r3, [r3, #12]
 80041b6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	685b      	ldr	r3, [r3, #4]
 80041bc:	4a04      	ldr	r2, [pc, #16]	@ (80041d0 <prvResetNextTaskUnblockTime+0x3c>)
 80041be:	6013      	str	r3, [r2, #0]
}
 80041c0:	bf00      	nop
 80041c2:	370c      	adds	r7, #12
 80041c4:	46bd      	mov	sp, r7
 80041c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ca:	4770      	bx	lr
 80041cc:	200001c8 	.word	0x200001c8
 80041d0:	200001e4 	.word	0x200001e4
	...

080041e0 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80041e0:	4b07      	ldr	r3, [pc, #28]	@ (8004200 <pxCurrentTCBConst2>)
 80041e2:	6819      	ldr	r1, [r3, #0]
 80041e4:	6808      	ldr	r0, [r1, #0]
 80041e6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80041ea:	f380 8809 	msr	PSP, r0
 80041ee:	f3bf 8f6f 	isb	sy
 80041f2:	f04f 0000 	mov.w	r0, #0
 80041f6:	f380 8811 	msr	BASEPRI, r0
 80041fa:	4770      	bx	lr
 80041fc:	f3af 8000 	nop.w

08004200 <pxCurrentTCBConst2>:
 8004200:	20000138 	.word	0x20000138
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004204:	bf00      	nop
 8004206:	bf00      	nop
	...

08004210 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004210:	f3ef 8009 	mrs	r0, PSP
 8004214:	f3bf 8f6f 	isb	sy
 8004218:	4b15      	ldr	r3, [pc, #84]	@ (8004270 <pxCurrentTCBConst>)
 800421a:	681a      	ldr	r2, [r3, #0]
 800421c:	f01e 0f10 	tst.w	lr, #16
 8004220:	bf08      	it	eq
 8004222:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004226:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800422a:	6010      	str	r0, [r2, #0]
 800422c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004230:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8004234:	f380 8811 	msr	BASEPRI, r0
 8004238:	f3bf 8f4f 	dsb	sy
 800423c:	f3bf 8f6f 	isb	sy
 8004240:	f7ff ff4c 	bl	80040dc <vTaskSwitchContext>
 8004244:	f04f 0000 	mov.w	r0, #0
 8004248:	f380 8811 	msr	BASEPRI, r0
 800424c:	bc09      	pop	{r0, r3}
 800424e:	6819      	ldr	r1, [r3, #0]
 8004250:	6808      	ldr	r0, [r1, #0]
 8004252:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004256:	f01e 0f10 	tst.w	lr, #16
 800425a:	bf08      	it	eq
 800425c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004260:	f380 8809 	msr	PSP, r0
 8004264:	f3bf 8f6f 	isb	sy
 8004268:	4770      	bx	lr
 800426a:	bf00      	nop
 800426c:	f3af 8000 	nop.w

08004270 <pxCurrentTCBConst>:
 8004270:	20000138 	.word	0x20000138
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004274:	bf00      	nop
 8004276:	bf00      	nop

08004278 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004278:	b580      	push	{r7, lr}
 800427a:	b082      	sub	sp, #8
 800427c:	af00      	add	r7, sp, #0
	__asm volatile
 800427e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004282:	f383 8811 	msr	BASEPRI, r3
 8004286:	f3bf 8f6f 	isb	sy
 800428a:	f3bf 8f4f 	dsb	sy
 800428e:	607b      	str	r3, [r7, #4]
}
 8004290:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004292:	f7ff fe69 	bl	8003f68 <xTaskIncrementTick>
 8004296:	4603      	mov	r3, r0
 8004298:	2b00      	cmp	r3, #0
 800429a:	d003      	beq.n	80042a4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800429c:	4b06      	ldr	r3, [pc, #24]	@ (80042b8 <SysTick_Handler+0x40>)
 800429e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80042a2:	601a      	str	r2, [r3, #0]
 80042a4:	2300      	movs	r3, #0
 80042a6:	603b      	str	r3, [r7, #0]
=======
 8004178:	e233      	b.n	80045e2 <UART_SetConfig+0x98e>
 800417a:	bf00      	nop
 800417c:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004180:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8004184:	681a      	ldr	r2, [r3, #0]
 8004186:	4b8d      	ldr	r3, [pc, #564]	@ (80043bc <UART_SetConfig+0x768>)
 8004188:	429a      	cmp	r2, r3
 800418a:	d006      	beq.n	800419a <UART_SetConfig+0x546>
 800418c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8004190:	681a      	ldr	r2, [r3, #0]
 8004192:	4b8b      	ldr	r3, [pc, #556]	@ (80043c0 <UART_SetConfig+0x76c>)
 8004194:	429a      	cmp	r2, r3
 8004196:	f040 8117 	bne.w	80043c8 <UART_SetConfig+0x774>
      pclk = HAL_RCC_GetPCLK2Freq();
 800419a:	f7fe fd73 	bl	8002c84 <HAL_RCC_GetPCLK2Freq>
 800419e:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80041a2:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80041a6:	2200      	movs	r2, #0
 80041a8:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 80041ac:	f8c7 2164 	str.w	r2, [r7, #356]	@ 0x164
 80041b0:	e9d7 4558 	ldrd	r4, r5, [r7, #352]	@ 0x160
 80041b4:	4622      	mov	r2, r4
 80041b6:	462b      	mov	r3, r5
 80041b8:	1891      	adds	r1, r2, r2
 80041ba:	64b9      	str	r1, [r7, #72]	@ 0x48
 80041bc:	415b      	adcs	r3, r3
 80041be:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80041c0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80041c4:	4621      	mov	r1, r4
 80041c6:	eb12 0801 	adds.w	r8, r2, r1
 80041ca:	4629      	mov	r1, r5
 80041cc:	eb43 0901 	adc.w	r9, r3, r1
 80041d0:	f04f 0200 	mov.w	r2, #0
 80041d4:	f04f 0300 	mov.w	r3, #0
 80041d8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80041dc:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80041e0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80041e4:	4690      	mov	r8, r2
 80041e6:	4699      	mov	r9, r3
 80041e8:	4623      	mov	r3, r4
 80041ea:	eb18 0303 	adds.w	r3, r8, r3
 80041ee:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 80041f2:	462b      	mov	r3, r5
 80041f4:	eb49 0303 	adc.w	r3, r9, r3
 80041f8:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
 80041fc:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8004200:	685b      	ldr	r3, [r3, #4]
 8004202:	2200      	movs	r2, #0
 8004204:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8004208:	f8c7 2154 	str.w	r2, [r7, #340]	@ 0x154
 800420c:	f04f 0200 	mov.w	r2, #0
 8004210:	f04f 0300 	mov.w	r3, #0
 8004214:	e9d7 4554 	ldrd	r4, r5, [r7, #336]	@ 0x150
 8004218:	4629      	mov	r1, r5
 800421a:	008b      	lsls	r3, r1, #2
 800421c:	4621      	mov	r1, r4
 800421e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004222:	4621      	mov	r1, r4
 8004224:	008a      	lsls	r2, r1, #2
 8004226:	e9d7 0156 	ldrd	r0, r1, [r7, #344]	@ 0x158
 800422a:	f7fc f821 	bl	8000270 <__aeabi_uldivmod>
 800422e:	4602      	mov	r2, r0
 8004230:	460b      	mov	r3, r1
 8004232:	4b64      	ldr	r3, [pc, #400]	@ (80043c4 <UART_SetConfig+0x770>)
 8004234:	fba3 2302 	umull	r2, r3, r3, r2
 8004238:	095b      	lsrs	r3, r3, #5
 800423a:	011c      	lsls	r4, r3, #4
 800423c:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8004240:	2200      	movs	r2, #0
 8004242:	f8c7 3148 	str.w	r3, [r7, #328]	@ 0x148
 8004246:	f8c7 214c 	str.w	r2, [r7, #332]	@ 0x14c
 800424a:	e9d7 8952 	ldrd	r8, r9, [r7, #328]	@ 0x148
 800424e:	4642      	mov	r2, r8
 8004250:	464b      	mov	r3, r9
 8004252:	1891      	adds	r1, r2, r2
 8004254:	6439      	str	r1, [r7, #64]	@ 0x40
 8004256:	415b      	adcs	r3, r3
 8004258:	647b      	str	r3, [r7, #68]	@ 0x44
 800425a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800425e:	4641      	mov	r1, r8
 8004260:	1851      	adds	r1, r2, r1
 8004262:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004264:	4649      	mov	r1, r9
 8004266:	414b      	adcs	r3, r1
 8004268:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800426a:	f04f 0200 	mov.w	r2, #0
 800426e:	f04f 0300 	mov.w	r3, #0
 8004272:	e9d7 ab0e 	ldrd	sl, fp, [r7, #56]	@ 0x38
 8004276:	4659      	mov	r1, fp
 8004278:	00cb      	lsls	r3, r1, #3
 800427a:	4651      	mov	r1, sl
 800427c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004280:	4651      	mov	r1, sl
 8004282:	00ca      	lsls	r2, r1, #3
 8004284:	4610      	mov	r0, r2
 8004286:	4619      	mov	r1, r3
 8004288:	4603      	mov	r3, r0
 800428a:	4642      	mov	r2, r8
 800428c:	189b      	adds	r3, r3, r2
 800428e:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
 8004292:	464b      	mov	r3, r9
 8004294:	460a      	mov	r2, r1
 8004296:	eb42 0303 	adc.w	r3, r2, r3
 800429a:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 800429e:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 80042a2:	685b      	ldr	r3, [r3, #4]
 80042a4:	2200      	movs	r2, #0
 80042a6:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 80042aa:	f8c7 213c 	str.w	r2, [r7, #316]	@ 0x13c
 80042ae:	f04f 0200 	mov.w	r2, #0
 80042b2:	f04f 0300 	mov.w	r3, #0
 80042b6:	e9d7 894e 	ldrd	r8, r9, [r7, #312]	@ 0x138
 80042ba:	4649      	mov	r1, r9
 80042bc:	008b      	lsls	r3, r1, #2
 80042be:	4641      	mov	r1, r8
 80042c0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80042c4:	4641      	mov	r1, r8
 80042c6:	008a      	lsls	r2, r1, #2
 80042c8:	e9d7 0150 	ldrd	r0, r1, [r7, #320]	@ 0x140
 80042cc:	f7fb ffd0 	bl	8000270 <__aeabi_uldivmod>
 80042d0:	4602      	mov	r2, r0
 80042d2:	460b      	mov	r3, r1
 80042d4:	4611      	mov	r1, r2
 80042d6:	4b3b      	ldr	r3, [pc, #236]	@ (80043c4 <UART_SetConfig+0x770>)
 80042d8:	fba3 2301 	umull	r2, r3, r3, r1
 80042dc:	095b      	lsrs	r3, r3, #5
 80042de:	2264      	movs	r2, #100	@ 0x64
 80042e0:	fb02 f303 	mul.w	r3, r2, r3
 80042e4:	1acb      	subs	r3, r1, r3
 80042e6:	011b      	lsls	r3, r3, #4
 80042e8:	3332      	adds	r3, #50	@ 0x32
 80042ea:	4a36      	ldr	r2, [pc, #216]	@ (80043c4 <UART_SetConfig+0x770>)
 80042ec:	fba2 2303 	umull	r2, r3, r2, r3
 80042f0:	095b      	lsrs	r3, r3, #5
 80042f2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80042f6:	441c      	add	r4, r3
 80042f8:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80042fc:	2200      	movs	r2, #0
 80042fe:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8004302:	f8c7 2134 	str.w	r2, [r7, #308]	@ 0x134
 8004306:	e9d7 894c 	ldrd	r8, r9, [r7, #304]	@ 0x130
 800430a:	4642      	mov	r2, r8
 800430c:	464b      	mov	r3, r9
 800430e:	1891      	adds	r1, r2, r2
 8004310:	6339      	str	r1, [r7, #48]	@ 0x30
 8004312:	415b      	adcs	r3, r3
 8004314:	637b      	str	r3, [r7, #52]	@ 0x34
 8004316:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800431a:	4641      	mov	r1, r8
 800431c:	1851      	adds	r1, r2, r1
 800431e:	62b9      	str	r1, [r7, #40]	@ 0x28
 8004320:	4649      	mov	r1, r9
 8004322:	414b      	adcs	r3, r1
 8004324:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004326:	f04f 0200 	mov.w	r2, #0
 800432a:	f04f 0300 	mov.w	r3, #0
 800432e:	e9d7 ab0a 	ldrd	sl, fp, [r7, #40]	@ 0x28
 8004332:	4659      	mov	r1, fp
 8004334:	00cb      	lsls	r3, r1, #3
 8004336:	4651      	mov	r1, sl
 8004338:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800433c:	4651      	mov	r1, sl
 800433e:	00ca      	lsls	r2, r1, #3
 8004340:	4610      	mov	r0, r2
 8004342:	4619      	mov	r1, r3
 8004344:	4603      	mov	r3, r0
 8004346:	4642      	mov	r2, r8
 8004348:	189b      	adds	r3, r3, r2
 800434a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 800434e:	464b      	mov	r3, r9
 8004350:	460a      	mov	r2, r1
 8004352:	eb42 0303 	adc.w	r3, r2, r3
 8004356:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 800435a:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 800435e:	685b      	ldr	r3, [r3, #4]
 8004360:	2200      	movs	r2, #0
 8004362:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8004366:	f8c7 2124 	str.w	r2, [r7, #292]	@ 0x124
 800436a:	f04f 0200 	mov.w	r2, #0
 800436e:	f04f 0300 	mov.w	r3, #0
 8004372:	e9d7 8948 	ldrd	r8, r9, [r7, #288]	@ 0x120
 8004376:	4649      	mov	r1, r9
 8004378:	008b      	lsls	r3, r1, #2
 800437a:	4641      	mov	r1, r8
 800437c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004380:	4641      	mov	r1, r8
 8004382:	008a      	lsls	r2, r1, #2
 8004384:	e9d7 014a 	ldrd	r0, r1, [r7, #296]	@ 0x128
 8004388:	f7fb ff72 	bl	8000270 <__aeabi_uldivmod>
 800438c:	4602      	mov	r2, r0
 800438e:	460b      	mov	r3, r1
 8004390:	4b0c      	ldr	r3, [pc, #48]	@ (80043c4 <UART_SetConfig+0x770>)
 8004392:	fba3 1302 	umull	r1, r3, r3, r2
 8004396:	095b      	lsrs	r3, r3, #5
 8004398:	2164      	movs	r1, #100	@ 0x64
 800439a:	fb01 f303 	mul.w	r3, r1, r3
 800439e:	1ad3      	subs	r3, r2, r3
 80043a0:	011b      	lsls	r3, r3, #4
 80043a2:	3332      	adds	r3, #50	@ 0x32
 80043a4:	4a07      	ldr	r2, [pc, #28]	@ (80043c4 <UART_SetConfig+0x770>)
 80043a6:	fba2 2303 	umull	r2, r3, r2, r3
 80043aa:	095b      	lsrs	r3, r3, #5
 80043ac:	f003 020f 	and.w	r2, r3, #15
 80043b0:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	4422      	add	r2, r4
 80043b8:	609a      	str	r2, [r3, #8]
 80043ba:	e112      	b.n	80045e2 <UART_SetConfig+0x98e>
 80043bc:	40011000 	.word	0x40011000
 80043c0:	40011400 	.word	0x40011400
 80043c4:	51eb851f 	.word	0x51eb851f
      pclk = HAL_RCC_GetPCLK1Freq();
 80043c8:	f7fe fc48 	bl	8002c5c <HAL_RCC_GetPCLK1Freq>
 80043cc:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80043d0:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80043d4:	2200      	movs	r2, #0
 80043d6:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 80043da:	f8c7 211c 	str.w	r2, [r7, #284]	@ 0x11c
 80043de:	e9d7 8946 	ldrd	r8, r9, [r7, #280]	@ 0x118
 80043e2:	4642      	mov	r2, r8
 80043e4:	464b      	mov	r3, r9
 80043e6:	1891      	adds	r1, r2, r2
 80043e8:	6239      	str	r1, [r7, #32]
 80043ea:	415b      	adcs	r3, r3
 80043ec:	627b      	str	r3, [r7, #36]	@ 0x24
 80043ee:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80043f2:	4641      	mov	r1, r8
 80043f4:	1854      	adds	r4, r2, r1
 80043f6:	4649      	mov	r1, r9
 80043f8:	eb43 0501 	adc.w	r5, r3, r1
 80043fc:	f04f 0200 	mov.w	r2, #0
 8004400:	f04f 0300 	mov.w	r3, #0
 8004404:	00eb      	lsls	r3, r5, #3
 8004406:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800440a:	00e2      	lsls	r2, r4, #3
 800440c:	4614      	mov	r4, r2
 800440e:	461d      	mov	r5, r3
 8004410:	4643      	mov	r3, r8
 8004412:	18e3      	adds	r3, r4, r3
 8004414:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 8004418:	464b      	mov	r3, r9
 800441a:	eb45 0303 	adc.w	r3, r5, r3
 800441e:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8004422:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8004426:	685b      	ldr	r3, [r3, #4]
 8004428:	2200      	movs	r2, #0
 800442a:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800442e:	f8c7 210c 	str.w	r2, [r7, #268]	@ 0x10c
 8004432:	f04f 0200 	mov.w	r2, #0
 8004436:	f04f 0300 	mov.w	r3, #0
 800443a:	e9d7 4542 	ldrd	r4, r5, [r7, #264]	@ 0x108
 800443e:	4629      	mov	r1, r5
 8004440:	008b      	lsls	r3, r1, #2
 8004442:	4621      	mov	r1, r4
 8004444:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004448:	4621      	mov	r1, r4
 800444a:	008a      	lsls	r2, r1, #2
 800444c:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	@ 0x110
 8004450:	f7fb ff0e 	bl	8000270 <__aeabi_uldivmod>
 8004454:	4602      	mov	r2, r0
 8004456:	460b      	mov	r3, r1
 8004458:	4b65      	ldr	r3, [pc, #404]	@ (80045f0 <UART_SetConfig+0x99c>)
 800445a:	fba3 2302 	umull	r2, r3, r3, r2
 800445e:	095b      	lsrs	r3, r3, #5
 8004460:	011c      	lsls	r4, r3, #4
 8004462:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8004466:	2200      	movs	r2, #0
 8004468:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800446c:	f8c7 2104 	str.w	r2, [r7, #260]	@ 0x104
 8004470:	e9d7 8940 	ldrd	r8, r9, [r7, #256]	@ 0x100
 8004474:	4642      	mov	r2, r8
 8004476:	464b      	mov	r3, r9
 8004478:	1891      	adds	r1, r2, r2
 800447a:	61b9      	str	r1, [r7, #24]
 800447c:	415b      	adcs	r3, r3
 800447e:	61fb      	str	r3, [r7, #28]
 8004480:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004484:	4641      	mov	r1, r8
 8004486:	1851      	adds	r1, r2, r1
 8004488:	6139      	str	r1, [r7, #16]
 800448a:	4649      	mov	r1, r9
 800448c:	414b      	adcs	r3, r1
 800448e:	617b      	str	r3, [r7, #20]
 8004490:	f04f 0200 	mov.w	r2, #0
 8004494:	f04f 0300 	mov.w	r3, #0
 8004498:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800449c:	4659      	mov	r1, fp
 800449e:	00cb      	lsls	r3, r1, #3
 80044a0:	4651      	mov	r1, sl
 80044a2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80044a6:	4651      	mov	r1, sl
 80044a8:	00ca      	lsls	r2, r1, #3
 80044aa:	4610      	mov	r0, r2
 80044ac:	4619      	mov	r1, r3
 80044ae:	4603      	mov	r3, r0
 80044b0:	4642      	mov	r2, r8
 80044b2:	189b      	adds	r3, r3, r2
 80044b4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80044b8:	464b      	mov	r3, r9
 80044ba:	460a      	mov	r2, r1
 80044bc:	eb42 0303 	adc.w	r3, r2, r3
 80044c0:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80044c4:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 80044c8:	685b      	ldr	r3, [r3, #4]
 80044ca:	2200      	movs	r2, #0
 80044cc:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80044d0:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 80044d4:	f04f 0200 	mov.w	r2, #0
 80044d8:	f04f 0300 	mov.w	r3, #0
 80044dc:	e9d7 893c 	ldrd	r8, r9, [r7, #240]	@ 0xf0
 80044e0:	4649      	mov	r1, r9
 80044e2:	008b      	lsls	r3, r1, #2
 80044e4:	4641      	mov	r1, r8
 80044e6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80044ea:	4641      	mov	r1, r8
 80044ec:	008a      	lsls	r2, r1, #2
 80044ee:	e9d7 013e 	ldrd	r0, r1, [r7, #248]	@ 0xf8
 80044f2:	f7fb febd 	bl	8000270 <__aeabi_uldivmod>
 80044f6:	4602      	mov	r2, r0
 80044f8:	460b      	mov	r3, r1
 80044fa:	4611      	mov	r1, r2
 80044fc:	4b3c      	ldr	r3, [pc, #240]	@ (80045f0 <UART_SetConfig+0x99c>)
 80044fe:	fba3 2301 	umull	r2, r3, r3, r1
 8004502:	095b      	lsrs	r3, r3, #5
 8004504:	2264      	movs	r2, #100	@ 0x64
 8004506:	fb02 f303 	mul.w	r3, r2, r3
 800450a:	1acb      	subs	r3, r1, r3
 800450c:	011b      	lsls	r3, r3, #4
 800450e:	3332      	adds	r3, #50	@ 0x32
 8004510:	4a37      	ldr	r2, [pc, #220]	@ (80045f0 <UART_SetConfig+0x99c>)
 8004512:	fba2 2303 	umull	r2, r3, r2, r3
 8004516:	095b      	lsrs	r3, r3, #5
 8004518:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800451c:	441c      	add	r4, r3
 800451e:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8004522:	2200      	movs	r2, #0
 8004524:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004528:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800452c:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	@ 0xe8
 8004530:	4642      	mov	r2, r8
 8004532:	464b      	mov	r3, r9
 8004534:	1891      	adds	r1, r2, r2
 8004536:	60b9      	str	r1, [r7, #8]
 8004538:	415b      	adcs	r3, r3
 800453a:	60fb      	str	r3, [r7, #12]
 800453c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004540:	4641      	mov	r1, r8
 8004542:	1851      	adds	r1, r2, r1
 8004544:	6039      	str	r1, [r7, #0]
 8004546:	4649      	mov	r1, r9
 8004548:	414b      	adcs	r3, r1
 800454a:	607b      	str	r3, [r7, #4]
 800454c:	f04f 0200 	mov.w	r2, #0
 8004550:	f04f 0300 	mov.w	r3, #0
 8004554:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004558:	4659      	mov	r1, fp
 800455a:	00cb      	lsls	r3, r1, #3
 800455c:	4651      	mov	r1, sl
 800455e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004562:	4651      	mov	r1, sl
 8004564:	00ca      	lsls	r2, r1, #3
 8004566:	4610      	mov	r0, r2
 8004568:	4619      	mov	r1, r3
 800456a:	4603      	mov	r3, r0
 800456c:	4642      	mov	r2, r8
 800456e:	189b      	adds	r3, r3, r2
 8004570:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004574:	464b      	mov	r3, r9
 8004576:	460a      	mov	r2, r1
 8004578:	eb42 0303 	adc.w	r3, r2, r3
 800457c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004580:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8004584:	685b      	ldr	r3, [r3, #4]
 8004586:	2200      	movs	r2, #0
 8004588:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800458c:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004590:	f04f 0200 	mov.w	r2, #0
 8004594:	f04f 0300 	mov.w	r3, #0
 8004598:	e9d7 8936 	ldrd	r8, r9, [r7, #216]	@ 0xd8
 800459c:	4649      	mov	r1, r9
 800459e:	008b      	lsls	r3, r1, #2
 80045a0:	4641      	mov	r1, r8
 80045a2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80045a6:	4641      	mov	r1, r8
 80045a8:	008a      	lsls	r2, r1, #2
 80045aa:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80045ae:	f7fb fe5f 	bl	8000270 <__aeabi_uldivmod>
 80045b2:	4602      	mov	r2, r0
 80045b4:	460b      	mov	r3, r1
 80045b6:	4b0e      	ldr	r3, [pc, #56]	@ (80045f0 <UART_SetConfig+0x99c>)
 80045b8:	fba3 1302 	umull	r1, r3, r3, r2
 80045bc:	095b      	lsrs	r3, r3, #5
 80045be:	2164      	movs	r1, #100	@ 0x64
 80045c0:	fb01 f303 	mul.w	r3, r1, r3
 80045c4:	1ad3      	subs	r3, r2, r3
 80045c6:	011b      	lsls	r3, r3, #4
 80045c8:	3332      	adds	r3, #50	@ 0x32
 80045ca:	4a09      	ldr	r2, [pc, #36]	@ (80045f0 <UART_SetConfig+0x99c>)
 80045cc:	fba2 2303 	umull	r2, r3, r2, r3
 80045d0:	095b      	lsrs	r3, r3, #5
 80045d2:	f003 020f 	and.w	r2, r3, #15
 80045d6:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	4422      	add	r2, r4
 80045de:	609a      	str	r2, [r3, #8]
}
 80045e0:	e7ff      	b.n	80045e2 <UART_SetConfig+0x98e>
 80045e2:	bf00      	nop
 80045e4:	f507 7702 	add.w	r7, r7, #520	@ 0x208
 80045e8:	46bd      	mov	sp, r7
 80045ea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80045ee:	bf00      	nop
 80045f0:	51eb851f 	.word	0x51eb851f

080045f4 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80045f4:	b480      	push	{r7}
 80045f6:	b085      	sub	sp, #20
 80045f8:	af00      	add	r7, sp, #0
 80045fa:	4603      	mov	r3, r0
 80045fc:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80045fe:	2300      	movs	r3, #0
 8004600:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8004602:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004606:	2b84      	cmp	r3, #132	@ 0x84
 8004608:	d005      	beq.n	8004616 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800460a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	4413      	add	r3, r2
 8004612:	3303      	adds	r3, #3
 8004614:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8004616:	68fb      	ldr	r3, [r7, #12]
}
 8004618:	4618      	mov	r0, r3
 800461a:	3714      	adds	r7, #20
 800461c:	46bd      	mov	sp, r7
 800461e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004622:	4770      	bx	lr

08004624 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8004624:	b480      	push	{r7}
 8004626:	b083      	sub	sp, #12
 8004628:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800462a:	f3ef 8305 	mrs	r3, IPSR
 800462e:	607b      	str	r3, [r7, #4]
  return(result);
 8004630:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8004632:	2b00      	cmp	r3, #0
 8004634:	bf14      	ite	ne
 8004636:	2301      	movne	r3, #1
 8004638:	2300      	moveq	r3, #0
 800463a:	b2db      	uxtb	r3, r3
}
 800463c:	4618      	mov	r0, r3
 800463e:	370c      	adds	r7, #12
 8004640:	46bd      	mov	sp, r7
 8004642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004646:	4770      	bx	lr

08004648 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8004648:	b580      	push	{r7, lr}
 800464a:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800464c:	f001 fab8 	bl	8005bc0 <vTaskStartScheduler>
  
  return osOK;
 8004650:	2300      	movs	r3, #0
}
 8004652:	4618      	mov	r0, r3
 8004654:	bd80      	pop	{r7, pc}

08004656 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8004656:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004658:	b089      	sub	sp, #36	@ 0x24
 800465a:	af04      	add	r7, sp, #16
 800465c:	6078      	str	r0, [r7, #4]
 800465e:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	695b      	ldr	r3, [r3, #20]
 8004664:	2b00      	cmp	r3, #0
 8004666:	d020      	beq.n	80046aa <osThreadCreate+0x54>
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	699b      	ldr	r3, [r3, #24]
 800466c:	2b00      	cmp	r3, #0
 800466e:	d01c      	beq.n	80046aa <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	685c      	ldr	r4, [r3, #4]
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	691e      	ldr	r6, [r3, #16]
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004682:	4618      	mov	r0, r3
 8004684:	f7ff ffb6 	bl	80045f4 <makeFreeRtosPriority>
 8004688:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	695b      	ldr	r3, [r3, #20]
 800468e:	687a      	ldr	r2, [r7, #4]
 8004690:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004692:	9202      	str	r2, [sp, #8]
 8004694:	9301      	str	r3, [sp, #4]
 8004696:	9100      	str	r1, [sp, #0]
 8004698:	683b      	ldr	r3, [r7, #0]
 800469a:	4632      	mov	r2, r6
 800469c:	4629      	mov	r1, r5
 800469e:	4620      	mov	r0, r4
 80046a0:	f001 f8c0 	bl	8005824 <xTaskCreateStatic>
 80046a4:	4603      	mov	r3, r0
 80046a6:	60fb      	str	r3, [r7, #12]
 80046a8:	e01c      	b.n	80046e4 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	685c      	ldr	r4, [r3, #4]
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80046b6:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80046be:	4618      	mov	r0, r3
 80046c0:	f7ff ff98 	bl	80045f4 <makeFreeRtosPriority>
 80046c4:	4602      	mov	r2, r0
 80046c6:	f107 030c 	add.w	r3, r7, #12
 80046ca:	9301      	str	r3, [sp, #4]
 80046cc:	9200      	str	r2, [sp, #0]
 80046ce:	683b      	ldr	r3, [r7, #0]
 80046d0:	4632      	mov	r2, r6
 80046d2:	4629      	mov	r1, r5
 80046d4:	4620      	mov	r0, r4
 80046d6:	f001 f905 	bl	80058e4 <xTaskCreate>
 80046da:	4603      	mov	r3, r0
 80046dc:	2b01      	cmp	r3, #1
 80046de:	d001      	beq.n	80046e4 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80046e0:	2300      	movs	r3, #0
 80046e2:	e000      	b.n	80046e6 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80046e4:	68fb      	ldr	r3, [r7, #12]
}
 80046e6:	4618      	mov	r0, r3
 80046e8:	3714      	adds	r7, #20
 80046ea:	46bd      	mov	sp, r7
 80046ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

080046f0 <osThreadYield>:
* @brief  Pass control to next thread that is in state \b READY.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osThreadYield shall be consistent in every CMSIS-RTOS.
*/
osStatus osThreadYield (void)
{
 80046f0:	b480      	push	{r7}
 80046f2:	af00      	add	r7, sp, #0
  taskYIELD();
 80046f4:	4b06      	ldr	r3, [pc, #24]	@ (8004710 <osThreadYield+0x20>)
 80046f6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80046fa:	601a      	str	r2, [r3, #0]
 80046fc:	f3bf 8f4f 	dsb	sy
 8004700:	f3bf 8f6f 	isb	sy
  
  return osOK;
 8004704:	2300      	movs	r3, #0
}
 8004706:	4618      	mov	r0, r3
 8004708:	46bd      	mov	sp, r7
 800470a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800470e:	4770      	bx	lr
 8004710:	e000ed04 	.word	0xe000ed04

08004714 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8004714:	b580      	push	{r7, lr}
 8004716:	b084      	sub	sp, #16
 8004718:	af00      	add	r7, sp, #0
 800471a:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	2b00      	cmp	r3, #0
 8004724:	d001      	beq.n	800472a <osDelay+0x16>
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	e000      	b.n	800472c <osDelay+0x18>
 800472a:	2301      	movs	r3, #1
 800472c:	4618      	mov	r0, r3
 800472e:	f001 fa11 	bl	8005b54 <vTaskDelay>
  
  return osOK;
 8004732:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8004734:	4618      	mov	r0, r3
 8004736:	3710      	adds	r7, #16
 8004738:	46bd      	mov	sp, r7
 800473a:	bd80      	pop	{r7, pc}

0800473c <osSignalSet>:
* @param  signals       specifies the signal flags of the thread that should be set.
* @retval previous signal flags of the specified thread or 0x80000000 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSignalSet shall be consistent in every CMSIS-RTOS.
*/
int32_t osSignalSet (osThreadId thread_id, int32_t signal)
{
 800473c:	b580      	push	{r7, lr}
 800473e:	b086      	sub	sp, #24
 8004740:	af02      	add	r7, sp, #8
 8004742:	6078      	str	r0, [r7, #4]
 8004744:	6039      	str	r1, [r7, #0]
#if( configUSE_TASK_NOTIFICATIONS == 1 )	
  BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8004746:	2300      	movs	r3, #0
 8004748:	60fb      	str	r3, [r7, #12]
  uint32_t ulPreviousNotificationValue = 0;
 800474a:	2300      	movs	r3, #0
 800474c:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode())
 800474e:	f7ff ff69 	bl	8004624 <inHandlerMode>
 8004752:	4603      	mov	r3, r0
 8004754:	2b00      	cmp	r3, #0
 8004756:	d01c      	beq.n	8004792 <osSignalSet+0x56>
  {
    if(xTaskGenericNotifyFromISR( thread_id , (uint32_t)signal, eSetBits, &ulPreviousNotificationValue, &xHigherPriorityTaskWoken ) != pdPASS )
 8004758:	6839      	ldr	r1, [r7, #0]
 800475a:	f107 0208 	add.w	r2, r7, #8
 800475e:	f107 030c 	add.w	r3, r7, #12
 8004762:	9300      	str	r3, [sp, #0]
 8004764:	4613      	mov	r3, r2
 8004766:	2201      	movs	r2, #1
 8004768:	6878      	ldr	r0, [r7, #4]
 800476a:	f001 ffeb 	bl	8006744 <xTaskGenericNotifyFromISR>
 800476e:	4603      	mov	r3, r0
 8004770:	2b01      	cmp	r3, #1
 8004772:	d002      	beq.n	800477a <osSignalSet+0x3e>
      return 0x80000000;
 8004774:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8004778:	e019      	b.n	80047ae <osSignalSet+0x72>
    
    portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	2b00      	cmp	r3, #0
 800477e:	d015      	beq.n	80047ac <osSignalSet+0x70>
 8004780:	4b0d      	ldr	r3, [pc, #52]	@ (80047b8 <osSignalSet+0x7c>)
 8004782:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004786:	601a      	str	r2, [r3, #0]
 8004788:	f3bf 8f4f 	dsb	sy
 800478c:	f3bf 8f6f 	isb	sy
 8004790:	e00c      	b.n	80047ac <osSignalSet+0x70>
  }  
  else if(xTaskGenericNotify( thread_id , (uint32_t)signal, eSetBits, &ulPreviousNotificationValue) != pdPASS )
 8004792:	6839      	ldr	r1, [r7, #0]
 8004794:	f107 0308 	add.w	r3, r7, #8
 8004798:	2201      	movs	r2, #1
 800479a:	6878      	ldr	r0, [r7, #4]
 800479c:	f001 ff1a 	bl	80065d4 <xTaskGenericNotify>
 80047a0:	4603      	mov	r3, r0
 80047a2:	2b01      	cmp	r3, #1
 80047a4:	d002      	beq.n	80047ac <osSignalSet+0x70>
    return 0x80000000;
 80047a6:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80047aa:	e000      	b.n	80047ae <osSignalSet+0x72>
  
  return ulPreviousNotificationValue;
 80047ac:	68bb      	ldr	r3, [r7, #8]
  (void) thread_id;
  (void) signal;

  return 0x80000000; /* Task Notification not supported */ 	
#endif
}
 80047ae:	4618      	mov	r0, r3
 80047b0:	3710      	adds	r7, #16
 80047b2:	46bd      	mov	sp, r7
 80047b4:	bd80      	pop	{r7, pc}
 80047b6:	bf00      	nop
 80047b8:	e000ed04 	.word	0xe000ed04

080047bc <osSignalWait>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval  event flag information or error code.
* @note   MUST REMAIN UNCHANGED: \b osSignalWait shall be consistent in every CMSIS-RTOS.
*/
osEvent osSignalWait (int32_t signals, uint32_t millisec)
{
 80047bc:	b590      	push	{r4, r7, lr}
 80047be:	b089      	sub	sp, #36	@ 0x24
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	60f8      	str	r0, [r7, #12]
 80047c4:	60b9      	str	r1, [r7, #8]
 80047c6:	607a      	str	r2, [r7, #4]

#if( configUSE_TASK_NOTIFICATIONS == 1 )
	
  TickType_t ticks;

  ret.value.signals = 0;  
 80047c8:	2300      	movs	r3, #0
 80047ca:	617b      	str	r3, [r7, #20]
  ticks = 0;
 80047cc:	2300      	movs	r3, #0
 80047ce:	61fb      	str	r3, [r7, #28]
  if (millisec == osWaitForever) {
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047d6:	d103      	bne.n	80047e0 <osSignalWait+0x24>
    ticks = portMAX_DELAY;
 80047d8:	f04f 33ff 	mov.w	r3, #4294967295
 80047dc:	61fb      	str	r3, [r7, #28]
 80047de:	e009      	b.n	80047f4 <osSignalWait+0x38>
  }
  else if (millisec != 0) {
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d006      	beq.n	80047f4 <osSignalWait+0x38>
    ticks = millisec / portTICK_PERIOD_MS;
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	61fb      	str	r3, [r7, #28]
    if (ticks == 0) {
 80047ea:	69fb      	ldr	r3, [r7, #28]
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d101      	bne.n	80047f4 <osSignalWait+0x38>
      ticks = 1;
 80047f0:	2301      	movs	r3, #1
 80047f2:	61fb      	str	r3, [r7, #28]
    }
  }  
  
  if (inHandlerMode())
 80047f4:	f7ff ff16 	bl	8004624 <inHandlerMode>
 80047f8:	4603      	mov	r3, r0
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d002      	beq.n	8004804 <osSignalWait+0x48>
  {
    ret.status = osErrorISR;  /*Not allowed in ISR*/
 80047fe:	2382      	movs	r3, #130	@ 0x82
 8004800:	613b      	str	r3, [r7, #16]
 8004802:	e01b      	b.n	800483c <osSignalWait+0x80>
  }
  else
  {
    if(xTaskNotifyWait( 0,(uint32_t) signals, (uint32_t *)&ret.value.signals, ticks) != pdTRUE)
 8004804:	68b9      	ldr	r1, [r7, #8]
 8004806:	f107 0310 	add.w	r3, r7, #16
 800480a:	1d1a      	adds	r2, r3, #4
 800480c:	69fb      	ldr	r3, [r7, #28]
 800480e:	2000      	movs	r0, #0
 8004810:	f001 fe86 	bl	8006520 <xTaskNotifyWait>
 8004814:	4603      	mov	r3, r0
 8004816:	2b01      	cmp	r3, #1
 8004818:	d008      	beq.n	800482c <osSignalWait+0x70>
    {
      if(ticks == 0)  ret.status = osOK;
 800481a:	69fb      	ldr	r3, [r7, #28]
 800481c:	2b00      	cmp	r3, #0
 800481e:	d102      	bne.n	8004826 <osSignalWait+0x6a>
 8004820:	2300      	movs	r3, #0
 8004822:	613b      	str	r3, [r7, #16]
 8004824:	e00a      	b.n	800483c <osSignalWait+0x80>
      else  ret.status = osEventTimeout;
 8004826:	2340      	movs	r3, #64	@ 0x40
 8004828:	613b      	str	r3, [r7, #16]
 800482a:	e007      	b.n	800483c <osSignalWait+0x80>
    }
    else if(ret.value.signals < 0)
 800482c:	697b      	ldr	r3, [r7, #20]
 800482e:	2b00      	cmp	r3, #0
 8004830:	da02      	bge.n	8004838 <osSignalWait+0x7c>
    {
      ret.status =  osErrorValue;     
 8004832:	2386      	movs	r3, #134	@ 0x86
 8004834:	613b      	str	r3, [r7, #16]
 8004836:	e001      	b.n	800483c <osSignalWait+0x80>
    }
    else  ret.status =  osEventSignal;
 8004838:	2308      	movs	r3, #8
 800483a:	613b      	str	r3, [r7, #16]
  (void) millisec;
	
  ret.status =  osErrorOS;	/* Task Notification not supported */
#endif
  
  return ret;
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	461c      	mov	r4, r3
 8004840:	f107 0310 	add.w	r3, r7, #16
 8004844:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8004848:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 800484c:	68f8      	ldr	r0, [r7, #12]
 800484e:	3724      	adds	r7, #36	@ 0x24
 8004850:	46bd      	mov	sp, r7
 8004852:	bd90      	pop	{r4, r7, pc}

08004854 <osPoolCreate>:
* @param  pool_def      memory pool definition referenced with \ref osPool.
* @retval  memory pool ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osPoolCreate shall be consistent in every CMSIS-RTOS.
*/
osPoolId osPoolCreate (const osPoolDef_t *pool_def)
{
 8004854:	b580      	push	{r7, lr}
 8004856:	b086      	sub	sp, #24
 8004858:	af00      	add	r7, sp, #0
 800485a:	6078      	str	r0, [r7, #4]
#if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
  osPoolId thePool;
  int itemSize = 4 * ((pool_def->item_sz + 3) / 4);
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	685b      	ldr	r3, [r3, #4]
 8004860:	3303      	adds	r3, #3
 8004862:	f023 0303 	bic.w	r3, r3, #3
 8004866:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  
  /* First have to allocate memory for the pool control block. */
 thePool = pvPortMalloc(sizeof(os_pool_cb_t));
 8004868:	2014      	movs	r0, #20
 800486a:	f002 faff 	bl	8006e6c <pvPortMalloc>
 800486e:	6178      	str	r0, [r7, #20]

  
  if (thePool) {
 8004870:	697b      	ldr	r3, [r7, #20]
 8004872:	2b00      	cmp	r3, #0
 8004874:	d046      	beq.n	8004904 <osPoolCreate+0xb0>
    thePool->pool_sz = pool_def->pool_sz;
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681a      	ldr	r2, [r3, #0]
 800487a:	697b      	ldr	r3, [r7, #20]
 800487c:	609a      	str	r2, [r3, #8]
    thePool->item_sz = itemSize;
 800487e:	68fa      	ldr	r2, [r7, #12]
 8004880:	697b      	ldr	r3, [r7, #20]
 8004882:	60da      	str	r2, [r3, #12]
    thePool->currentIndex = 0;
 8004884:	697b      	ldr	r3, [r7, #20]
 8004886:	2200      	movs	r2, #0
 8004888:	611a      	str	r2, [r3, #16]
    
    /* Memory for markers */
    thePool->markers = pvPortMalloc(pool_def->pool_sz);
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	4618      	mov	r0, r3
 8004890:	f002 faec 	bl	8006e6c <pvPortMalloc>
 8004894:	4602      	mov	r2, r0
 8004896:	697b      	ldr	r3, [r7, #20]
 8004898:	605a      	str	r2, [r3, #4]
   
    if (thePool->markers) {
 800489a:	697b      	ldr	r3, [r7, #20]
 800489c:	685b      	ldr	r3, [r3, #4]
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d02b      	beq.n	80048fa <osPoolCreate+0xa6>
      /* Now allocate the pool itself. */
     thePool->pool = pvPortMalloc(pool_def->pool_sz * itemSize);
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	68fa      	ldr	r2, [r7, #12]
 80048a8:	fb02 f303 	mul.w	r3, r2, r3
 80048ac:	4618      	mov	r0, r3
 80048ae:	f002 fadd 	bl	8006e6c <pvPortMalloc>
 80048b2:	4602      	mov	r2, r0
 80048b4:	697b      	ldr	r3, [r7, #20]
 80048b6:	601a      	str	r2, [r3, #0]
      
      if (thePool->pool) {
 80048b8:	697b      	ldr	r3, [r7, #20]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d011      	beq.n	80048e4 <osPoolCreate+0x90>
        for (i = 0; i < pool_def->pool_sz; i++) {
 80048c0:	2300      	movs	r3, #0
 80048c2:	613b      	str	r3, [r7, #16]
 80048c4:	e008      	b.n	80048d8 <osPoolCreate+0x84>
          thePool->markers[i] = 0;
 80048c6:	697b      	ldr	r3, [r7, #20]
 80048c8:	685a      	ldr	r2, [r3, #4]
 80048ca:	693b      	ldr	r3, [r7, #16]
 80048cc:	4413      	add	r3, r2
 80048ce:	2200      	movs	r2, #0
 80048d0:	701a      	strb	r2, [r3, #0]
        for (i = 0; i < pool_def->pool_sz; i++) {
 80048d2:	693b      	ldr	r3, [r7, #16]
 80048d4:	3301      	adds	r3, #1
 80048d6:	613b      	str	r3, [r7, #16]
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	693a      	ldr	r2, [r7, #16]
 80048de:	429a      	cmp	r2, r3
 80048e0:	d3f1      	bcc.n	80048c6 <osPoolCreate+0x72>
 80048e2:	e00f      	b.n	8004904 <osPoolCreate+0xb0>
        }
      }
      else {
        vPortFree(thePool->markers);
 80048e4:	697b      	ldr	r3, [r7, #20]
 80048e6:	685b      	ldr	r3, [r3, #4]
 80048e8:	4618      	mov	r0, r3
 80048ea:	f002 fb87 	bl	8006ffc <vPortFree>
        vPortFree(thePool);
 80048ee:	6978      	ldr	r0, [r7, #20]
 80048f0:	f002 fb84 	bl	8006ffc <vPortFree>
        thePool = NULL;
 80048f4:	2300      	movs	r3, #0
 80048f6:	617b      	str	r3, [r7, #20]
 80048f8:	e004      	b.n	8004904 <osPoolCreate+0xb0>
      }
    }
    else {
      vPortFree(thePool);
 80048fa:	6978      	ldr	r0, [r7, #20]
 80048fc:	f002 fb7e 	bl	8006ffc <vPortFree>
      thePool = NULL;
 8004900:	2300      	movs	r3, #0
 8004902:	617b      	str	r3, [r7, #20]
    }
  }

  return thePool;
 8004904:	697b      	ldr	r3, [r7, #20]
 
#else
  return NULL;
#endif
}
 8004906:	4618      	mov	r0, r3
 8004908:	3718      	adds	r7, #24
 800490a:	46bd      	mov	sp, r7
 800490c:	bd80      	pop	{r7, pc}

0800490e <osPoolAlloc>:
* @param pool_id       memory pool ID obtain referenced with \ref osPoolCreate.
* @retval  address of the allocated memory block or NULL in case of no memory available.
* @note   MUST REMAIN UNCHANGED: \b osPoolAlloc shall be consistent in every CMSIS-RTOS.
*/
void *osPoolAlloc (osPoolId pool_id)
{
 800490e:	b580      	push	{r7, lr}
 8004910:	b08a      	sub	sp, #40	@ 0x28
 8004912:	af00      	add	r7, sp, #0
 8004914:	6078      	str	r0, [r7, #4]
  int dummy = 0;
 8004916:	2300      	movs	r3, #0
 8004918:	627b      	str	r3, [r7, #36]	@ 0x24
  void *p = NULL;
 800491a:	2300      	movs	r3, #0
 800491c:	623b      	str	r3, [r7, #32]
  uint32_t i;
  uint32_t index;
  
  if (inHandlerMode()) {
 800491e:	f7ff fe81 	bl	8004624 <inHandlerMode>
 8004922:	4603      	mov	r3, r0
 8004924:	2b00      	cmp	r3, #0
 8004926:	d00e      	beq.n	8004946 <osPoolAlloc+0x38>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004928:	f3ef 8211 	mrs	r2, BASEPRI
 800492c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004930:	f383 8811 	msr	BASEPRI, r3
 8004934:	f3bf 8f6f 	isb	sy
 8004938:	f3bf 8f4f 	dsb	sy
 800493c:	617a      	str	r2, [r7, #20]
 800493e:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004940:	697b      	ldr	r3, [r7, #20]
    dummy = portSET_INTERRUPT_MASK_FROM_ISR();
 8004942:	627b      	str	r3, [r7, #36]	@ 0x24
 8004944:	e001      	b.n	800494a <osPoolAlloc+0x3c>
  }
  else {
    vPortEnterCritical();
 8004946:	f002 f96f 	bl	8006c28 <vPortEnterCritical>
  }
  
  for (i = 0; i < pool_id->pool_sz; i++) {
 800494a:	2300      	movs	r3, #0
 800494c:	61fb      	str	r3, [r7, #28]
 800494e:	e029      	b.n	80049a4 <osPoolAlloc+0x96>
    index = (pool_id->currentIndex + i) % pool_id->pool_sz;
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	691a      	ldr	r2, [r3, #16]
 8004954:	69fb      	ldr	r3, [r7, #28]
 8004956:	4413      	add	r3, r2
 8004958:	687a      	ldr	r2, [r7, #4]
 800495a:	6892      	ldr	r2, [r2, #8]
 800495c:	fbb3 f1f2 	udiv	r1, r3, r2
 8004960:	fb01 f202 	mul.w	r2, r1, r2
 8004964:	1a9b      	subs	r3, r3, r2
 8004966:	61bb      	str	r3, [r7, #24]
    
    if (pool_id->markers[index] == 0) {
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	685a      	ldr	r2, [r3, #4]
 800496c:	69bb      	ldr	r3, [r7, #24]
 800496e:	4413      	add	r3, r2
 8004970:	781b      	ldrb	r3, [r3, #0]
 8004972:	2b00      	cmp	r3, #0
 8004974:	d113      	bne.n	800499e <osPoolAlloc+0x90>
      pool_id->markers[index] = 1;
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	685a      	ldr	r2, [r3, #4]
 800497a:	69bb      	ldr	r3, [r7, #24]
 800497c:	4413      	add	r3, r2
 800497e:	2201      	movs	r2, #1
 8004980:	701a      	strb	r2, [r3, #0]
      p = (void *)((uint32_t)(pool_id->pool) + (index * pool_id->item_sz));
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	4619      	mov	r1, r3
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	68db      	ldr	r3, [r3, #12]
 800498c:	69ba      	ldr	r2, [r7, #24]
 800498e:	fb02 f303 	mul.w	r3, r2, r3
 8004992:	440b      	add	r3, r1
 8004994:	623b      	str	r3, [r7, #32]
      pool_id->currentIndex = index;
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	69ba      	ldr	r2, [r7, #24]
 800499a:	611a      	str	r2, [r3, #16]
      break;
 800499c:	e007      	b.n	80049ae <osPoolAlloc+0xa0>
  for (i = 0; i < pool_id->pool_sz; i++) {
 800499e:	69fb      	ldr	r3, [r7, #28]
 80049a0:	3301      	adds	r3, #1
 80049a2:	61fb      	str	r3, [r7, #28]
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	689b      	ldr	r3, [r3, #8]
 80049a8:	69fa      	ldr	r2, [r7, #28]
 80049aa:	429a      	cmp	r2, r3
 80049ac:	d3d0      	bcc.n	8004950 <osPoolAlloc+0x42>
    }
  }
  
  if (inHandlerMode()) {
 80049ae:	f7ff fe39 	bl	8004624 <inHandlerMode>
 80049b2:	4603      	mov	r3, r0
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d005      	beq.n	80049c4 <osPoolAlloc+0xb6>
    portCLEAR_INTERRUPT_MASK_FROM_ISR(dummy);
 80049b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049ba:	60fb      	str	r3, [r7, #12]
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
<<<<<<< HEAD
 80042a8:	683b      	ldr	r3, [r7, #0]
 80042aa:	f383 8811 	msr	BASEPRI, r3
=======
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	f383 8811 	msr	BASEPRI, r3
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
<<<<<<< HEAD
 80042ae:	bf00      	nop
=======
 80049c2:	e001      	b.n	80049c8 <osPoolAlloc+0xba>
  }
  else {
    vPortExitCritical();
 80049c4:	f002 f962 	bl	8006c8c <vPortExitCritical>
  }
  
  return p;
 80049c8:	6a3b      	ldr	r3, [r7, #32]
}
 80049ca:	4618      	mov	r0, r3
 80049cc:	3728      	adds	r7, #40	@ 0x28
 80049ce:	46bd      	mov	sp, r7
 80049d0:	bd80      	pop	{r7, pc}

080049d2 <osPoolFree>:
* @param  block         address of the allocated memory block that is returned to the memory pool.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osPoolFree shall be consistent in every CMSIS-RTOS.
*/
osStatus osPoolFree (osPoolId pool_id, void *block)
{
 80049d2:	b480      	push	{r7}
 80049d4:	b085      	sub	sp, #20
 80049d6:	af00      	add	r7, sp, #0
 80049d8:	6078      	str	r0, [r7, #4]
 80049da:	6039      	str	r1, [r7, #0]
  uint32_t index;
  
  if (pool_id == NULL) {
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d101      	bne.n	80049e6 <osPoolFree+0x14>
    return osErrorParameter;
 80049e2:	2380      	movs	r3, #128	@ 0x80
 80049e4:	e030      	b.n	8004a48 <osPoolFree+0x76>
  }
  
  if (block == NULL) {
 80049e6:	683b      	ldr	r3, [r7, #0]
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d101      	bne.n	80049f0 <osPoolFree+0x1e>
    return osErrorParameter;
 80049ec:	2380      	movs	r3, #128	@ 0x80
 80049ee:	e02b      	b.n	8004a48 <osPoolFree+0x76>
  }
  
  if (block < pool_id->pool) {
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	683a      	ldr	r2, [r7, #0]
 80049f6:	429a      	cmp	r2, r3
 80049f8:	d201      	bcs.n	80049fe <osPoolFree+0x2c>
    return osErrorParameter;
 80049fa:	2380      	movs	r3, #128	@ 0x80
 80049fc:	e024      	b.n	8004a48 <osPoolFree+0x76>
  }
  
  index = (uint32_t)block - (uint32_t)(pool_id->pool);
 80049fe:	683b      	ldr	r3, [r7, #0]
 8004a00:	687a      	ldr	r2, [r7, #4]
 8004a02:	6812      	ldr	r2, [r2, #0]
 8004a04:	1a9b      	subs	r3, r3, r2
 8004a06:	60fb      	str	r3, [r7, #12]
  if (index % pool_id->item_sz) {
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	68da      	ldr	r2, [r3, #12]
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	fbb3 f1f2 	udiv	r1, r3, r2
 8004a12:	fb01 f202 	mul.w	r2, r1, r2
 8004a16:	1a9b      	subs	r3, r3, r2
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d001      	beq.n	8004a20 <osPoolFree+0x4e>
    return osErrorParameter;
 8004a1c:	2380      	movs	r3, #128	@ 0x80
 8004a1e:	e013      	b.n	8004a48 <osPoolFree+0x76>
  }
  index = index / pool_id->item_sz;
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	68db      	ldr	r3, [r3, #12]
 8004a24:	68fa      	ldr	r2, [r7, #12]
 8004a26:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a2a:	60fb      	str	r3, [r7, #12]
  if (index >= pool_id->pool_sz) {
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	689b      	ldr	r3, [r3, #8]
 8004a30:	68fa      	ldr	r2, [r7, #12]
 8004a32:	429a      	cmp	r2, r3
 8004a34:	d301      	bcc.n	8004a3a <osPoolFree+0x68>
    return osErrorParameter;
 8004a36:	2380      	movs	r3, #128	@ 0x80
 8004a38:	e006      	b.n	8004a48 <osPoolFree+0x76>
  }
  
  pool_id->markers[index] = 0;
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	685a      	ldr	r2, [r3, #4]
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	4413      	add	r3, r2
 8004a42:	2200      	movs	r2, #0
 8004a44:	701a      	strb	r2, [r3, #0]
  
  return osOK;
 8004a46:	2300      	movs	r3, #0
}
 8004a48:	4618      	mov	r0, r3
 8004a4a:	3714      	adds	r7, #20
 8004a4c:	46bd      	mov	sp, r7
 8004a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a52:	4770      	bx	lr

08004a54 <osMailCreate>:
* @param   thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval mail queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMailCreate shall be consistent in every CMSIS-RTOS.
*/
osMailQId osMailCreate (const osMailQDef_t *queue_def, osThreadId thread_id)
{
 8004a54:	b590      	push	{r4, r7, lr}
 8004a56:	b087      	sub	sp, #28
 8004a58:	af00      	add	r7, sp, #0
 8004a5a:	6078      	str	r0, [r7, #4]
 8004a5c:	6039      	str	r1, [r7, #0]
#if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
  (void) thread_id;
  
  osPoolDef_t pool_def = {queue_def->queue_sz, queue_def->item_sz, NULL};
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	60fb      	str	r3, [r7, #12]
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	685b      	ldr	r3, [r3, #4]
 8004a68:	613b      	str	r3, [r7, #16]
 8004a6a:	2300      	movs	r3, #0
 8004a6c:	617b      	str	r3, [r7, #20]
  
  /* Create a mail queue control block */

  *(queue_def->cb) = pvPortMalloc(sizeof(struct os_mailQ_cb));
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	689c      	ldr	r4, [r3, #8]
 8004a72:	200c      	movs	r0, #12
 8004a74:	f002 f9fa 	bl	8006e6c <pvPortMalloc>
 8004a78:	4603      	mov	r3, r0
 8004a7a:	6023      	str	r3, [r4, #0]

  if (*(queue_def->cb) == NULL) {
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	689b      	ldr	r3, [r3, #8]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d101      	bne.n	8004a8a <osMailCreate+0x36>
    return NULL;
 8004a86:	2300      	movs	r3, #0
 8004a88:	e038      	b.n	8004afc <osMailCreate+0xa8>
  }
  (*(queue_def->cb))->queue_def = queue_def;
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	689b      	ldr	r3, [r3, #8]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	687a      	ldr	r2, [r7, #4]
 8004a92:	601a      	str	r2, [r3, #0]
  
  /* Create a queue in FreeRTOS */
  (*(queue_def->cb))->handle = xQueueCreate(queue_def->queue_sz, sizeof(void *));
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	6818      	ldr	r0, [r3, #0]
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	689b      	ldr	r3, [r3, #8]
 8004a9c:	681c      	ldr	r4, [r3, #0]
 8004a9e:	2200      	movs	r2, #0
 8004aa0:	2104      	movs	r1, #4
 8004aa2:	f000 fa4d 	bl	8004f40 <xQueueGenericCreate>
 8004aa6:	4603      	mov	r3, r0
 8004aa8:	6063      	str	r3, [r4, #4]


  if ((*(queue_def->cb))->handle == NULL) {
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	689b      	ldr	r3, [r3, #8]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	685b      	ldr	r3, [r3, #4]
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d107      	bne.n	8004ac6 <osMailCreate+0x72>
    vPortFree(*(queue_def->cb));
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	689b      	ldr	r3, [r3, #8]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	4618      	mov	r0, r3
 8004abe:	f002 fa9d 	bl	8006ffc <vPortFree>
    return NULL;
 8004ac2:	2300      	movs	r3, #0
 8004ac4:	e01a      	b.n	8004afc <osMailCreate+0xa8>
  }
  
  /* Create a mail pool */
  (*(queue_def->cb))->pool = osPoolCreate(&pool_def);
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	689b      	ldr	r3, [r3, #8]
 8004aca:	681c      	ldr	r4, [r3, #0]
 8004acc:	f107 030c 	add.w	r3, r7, #12
 8004ad0:	4618      	mov	r0, r3
 8004ad2:	f7ff febf 	bl	8004854 <osPoolCreate>
 8004ad6:	4603      	mov	r3, r0
 8004ad8:	60a3      	str	r3, [r4, #8]
  if ((*(queue_def->cb))->pool == NULL) {
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	689b      	ldr	r3, [r3, #8]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	689b      	ldr	r3, [r3, #8]
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d107      	bne.n	8004af6 <osMailCreate+0xa2>
    //TODO: Delete queue. How to do it in FreeRTOS?
    vPortFree(*(queue_def->cb));
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	689b      	ldr	r3, [r3, #8]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	4618      	mov	r0, r3
 8004aee:	f002 fa85 	bl	8006ffc <vPortFree>
    return NULL;
 8004af2:	2300      	movs	r3, #0
 8004af4:	e002      	b.n	8004afc <osMailCreate+0xa8>
  }
  
  return *(queue_def->cb);
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	689b      	ldr	r3, [r3, #8]
 8004afa:	681b      	ldr	r3, [r3, #0]
#else
  return NULL;
#endif
}
 8004afc:	4618      	mov	r0, r3
 8004afe:	371c      	adds	r7, #28
 8004b00:	46bd      	mov	sp, r7
 8004b02:	bd90      	pop	{r4, r7, pc}

08004b04 <osMailAlloc>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval pointer to memory block that can be filled with mail or NULL in case error.
* @note   MUST REMAIN UNCHANGED: \b osMailAlloc shall be consistent in every CMSIS-RTOS.
*/
void *osMailAlloc (osMailQId queue_id, uint32_t millisec)
{
 8004b04:	b580      	push	{r7, lr}
 8004b06:	b084      	sub	sp, #16
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	6078      	str	r0, [r7, #4]
 8004b0c:	6039      	str	r1, [r7, #0]
  (void) millisec;
  void *p;
  
  
  if (queue_id == NULL) {
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d101      	bne.n	8004b18 <osMailAlloc+0x14>
    return NULL;
 8004b14:	2300      	movs	r3, #0
 8004b16:	e006      	b.n	8004b26 <osMailAlloc+0x22>
  }
  
  p = osPoolAlloc(queue_id->pool);
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	689b      	ldr	r3, [r3, #8]
 8004b1c:	4618      	mov	r0, r3
 8004b1e:	f7ff fef6 	bl	800490e <osPoolAlloc>
 8004b22:	60f8      	str	r0, [r7, #12]
  
  return p;
 8004b24:	68fb      	ldr	r3, [r7, #12]
}
 8004b26:	4618      	mov	r0, r3
 8004b28:	3710      	adds	r7, #16
 8004b2a:	46bd      	mov	sp, r7
 8004b2c:	bd80      	pop	{r7, pc}

08004b2e <osMailCAlloc>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval pointer to memory block that can be filled with mail or NULL in case error.
* @note   MUST REMAIN UNCHANGED: \b osMailCAlloc shall be consistent in every CMSIS-RTOS.
*/
void *osMailCAlloc (osMailQId queue_id, uint32_t millisec)
{
 8004b2e:	b580      	push	{r7, lr}
 8004b30:	b084      	sub	sp, #16
 8004b32:	af00      	add	r7, sp, #0
 8004b34:	6078      	str	r0, [r7, #4]
 8004b36:	6039      	str	r1, [r7, #0]
  uint32_t i;
  void *p = osMailAlloc(queue_id, millisec);
 8004b38:	6839      	ldr	r1, [r7, #0]
 8004b3a:	6878      	ldr	r0, [r7, #4]
 8004b3c:	f7ff ffe2 	bl	8004b04 <osMailAlloc>
 8004b40:	60b8      	str	r0, [r7, #8]
  
  if (p) {
 8004b42:	68bb      	ldr	r3, [r7, #8]
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d010      	beq.n	8004b6a <osMailCAlloc+0x3c>
    for (i = 0; i < queue_id->queue_def->item_sz; i++) {
 8004b48:	2300      	movs	r3, #0
 8004b4a:	60fb      	str	r3, [r7, #12]
 8004b4c:	e007      	b.n	8004b5e <osMailCAlloc+0x30>
      ((uint8_t *)p)[i] = 0;
 8004b4e:	68ba      	ldr	r2, [r7, #8]
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	4413      	add	r3, r2
 8004b54:	2200      	movs	r2, #0
 8004b56:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < queue_id->queue_def->item_sz; i++) {
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	3301      	adds	r3, #1
 8004b5c:	60fb      	str	r3, [r7, #12]
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	685b      	ldr	r3, [r3, #4]
 8004b64:	68fa      	ldr	r2, [r7, #12]
 8004b66:	429a      	cmp	r2, r3
 8004b68:	d3f1      	bcc.n	8004b4e <osMailCAlloc+0x20>
    }
  }
  
  return p;
 8004b6a:	68bb      	ldr	r3, [r7, #8]
}
 8004b6c:	4618      	mov	r0, r3
 8004b6e:	3710      	adds	r7, #16
 8004b70:	46bd      	mov	sp, r7
 8004b72:	bd80      	pop	{r7, pc}

08004b74 <osMailPut>:
* @param  mail          memory block previously allocated with \ref osMailAlloc or \ref osMailCAlloc.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMailPut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMailPut (osMailQId queue_id, void *mail)
{
 8004b74:	b580      	push	{r7, lr}
 8004b76:	b084      	sub	sp, #16
 8004b78:	af00      	add	r7, sp, #0
 8004b7a:	6078      	str	r0, [r7, #4]
 8004b7c:	6039      	str	r1, [r7, #0]
  portBASE_TYPE taskWoken;
  
  
  if (queue_id == NULL) {
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d101      	bne.n	8004b88 <osMailPut+0x14>
    return osErrorParameter;
 8004b84:	2380      	movs	r3, #128	@ 0x80
 8004b86:	e02c      	b.n	8004be2 <osMailPut+0x6e>
  }
  
  taskWoken = pdFALSE;
 8004b88:	2300      	movs	r3, #0
 8004b8a:	60fb      	str	r3, [r7, #12]
  
  if (inHandlerMode()) {
 8004b8c:	f7ff fd4a 	bl	8004624 <inHandlerMode>
 8004b90:	4603      	mov	r3, r0
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d018      	beq.n	8004bc8 <osMailPut+0x54>
    if (xQueueSendFromISR(queue_id->handle, &mail, &taskWoken) != pdTRUE) {
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	6858      	ldr	r0, [r3, #4]
 8004b9a:	f107 020c 	add.w	r2, r7, #12
 8004b9e:	4639      	mov	r1, r7
 8004ba0:	2300      	movs	r3, #0
 8004ba2:	f000 fb2f 	bl	8005204 <xQueueGenericSendFromISR>
 8004ba6:	4603      	mov	r3, r0
 8004ba8:	2b01      	cmp	r3, #1
 8004baa:	d001      	beq.n	8004bb0 <osMailPut+0x3c>
      return osErrorOS;
 8004bac:	23ff      	movs	r3, #255	@ 0xff
 8004bae:	e018      	b.n	8004be2 <osMailPut+0x6e>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d014      	beq.n	8004be0 <osMailPut+0x6c>
 8004bb6:	4b0d      	ldr	r3, [pc, #52]	@ (8004bec <osMailPut+0x78>)
 8004bb8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004bbc:	601a      	str	r2, [r3, #0]
 8004bbe:	f3bf 8f4f 	dsb	sy
 8004bc2:	f3bf 8f6f 	isb	sy
 8004bc6:	e00b      	b.n	8004be0 <osMailPut+0x6c>
  }
  else {
    if (xQueueSend(queue_id->handle, &mail, 0) != pdTRUE) { 
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	6858      	ldr	r0, [r3, #4]
 8004bcc:	4639      	mov	r1, r7
 8004bce:	2300      	movs	r3, #0
 8004bd0:	2200      	movs	r2, #0
 8004bd2:	f000 fa15 	bl	8005000 <xQueueGenericSend>
 8004bd6:	4603      	mov	r3, r0
 8004bd8:	2b01      	cmp	r3, #1
 8004bda:	d001      	beq.n	8004be0 <osMailPut+0x6c>
      return osErrorOS;
 8004bdc:	23ff      	movs	r3, #255	@ 0xff
 8004bde:	e000      	b.n	8004be2 <osMailPut+0x6e>
    }
  }
  
  return osOK;
 8004be0:	2300      	movs	r3, #0
}
 8004be2:	4618      	mov	r0, r3
 8004be4:	3710      	adds	r7, #16
 8004be6:	46bd      	mov	sp, r7
 8004be8:	bd80      	pop	{r7, pc}
 8004bea:	bf00      	nop
 8004bec:	e000ed04 	.word	0xe000ed04

08004bf0 <osMailGet>:
* @param millisec    timeout value or 0 in case of no time-out
* @retval event that contains mail information or error code.
* @note   MUST REMAIN UNCHANGED: \b osMailGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMailGet (osMailQId queue_id, uint32_t millisec)
{
 8004bf0:	b590      	push	{r4, r7, lr}
 8004bf2:	b08b      	sub	sp, #44	@ 0x2c
 8004bf4:	af00      	add	r7, sp, #0
 8004bf6:	60f8      	str	r0, [r7, #12]
 8004bf8:	60b9      	str	r1, [r7, #8]
 8004bfa:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.mail_id = queue_id;
 8004bfc:	68bb      	ldr	r3, [r7, #8]
 8004bfe:	61fb      	str	r3, [r7, #28]
  
  if (queue_id == NULL) {
 8004c00:	68bb      	ldr	r3, [r7, #8]
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d10a      	bne.n	8004c1c <osMailGet+0x2c>
    event.status = osErrorParameter;
 8004c06:	2380      	movs	r3, #128	@ 0x80
 8004c08:	617b      	str	r3, [r7, #20]
    return event;
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	461c      	mov	r4, r3
 8004c0e:	f107 0314 	add.w	r3, r7, #20
 8004c12:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8004c16:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8004c1a:	e056      	b.n	8004cca <osMailGet+0xda>
  }
  
  taskWoken = pdFALSE;
 8004c1c:	2300      	movs	r3, #0
 8004c1e:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 8004c20:	2300      	movs	r3, #0
 8004c22:	627b      	str	r3, [r7, #36]	@ 0x24
  if (millisec == osWaitForever) {
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c2a:	d103      	bne.n	8004c34 <osMailGet+0x44>
    ticks = portMAX_DELAY;
 8004c2c:	f04f 33ff 	mov.w	r3, #4294967295
 8004c30:	627b      	str	r3, [r7, #36]	@ 0x24
 8004c32:	e009      	b.n	8004c48 <osMailGet+0x58>
  }
  else if (millisec != 0) {
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d006      	beq.n	8004c48 <osMailGet+0x58>
    ticks = millisec / portTICK_PERIOD_MS;
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	627b      	str	r3, [r7, #36]	@ 0x24
    if (ticks == 0) {
 8004c3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d101      	bne.n	8004c48 <osMailGet+0x58>
      ticks = 1;
 8004c44:	2301      	movs	r3, #1
 8004c46:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  
  if (inHandlerMode()) {
 8004c48:	f7ff fcec 	bl	8004624 <inHandlerMode>
 8004c4c:	4603      	mov	r3, r0
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d01d      	beq.n	8004c8e <osMailGet+0x9e>
    if (xQueueReceiveFromISR(queue_id->handle, &event.value.p, &taskWoken) == pdTRUE) {
 8004c52:	68bb      	ldr	r3, [r7, #8]
 8004c54:	6858      	ldr	r0, [r3, #4]
 8004c56:	f107 0220 	add.w	r2, r7, #32
 8004c5a:	f107 0314 	add.w	r3, r7, #20
 8004c5e:	3304      	adds	r3, #4
 8004c60:	4619      	mov	r1, r3
 8004c62:	f000 fc4d 	bl	8005500 <xQueueReceiveFromISR>
 8004c66:	4603      	mov	r3, r0
 8004c68:	2b01      	cmp	r3, #1
 8004c6a:	d102      	bne.n	8004c72 <osMailGet+0x82>
      /* We have mail */
      event.status = osEventMail;
 8004c6c:	2320      	movs	r3, #32
 8004c6e:	617b      	str	r3, [r7, #20]
 8004c70:	e001      	b.n	8004c76 <osMailGet+0x86>
    }
    else {
      event.status = osOK;
 8004c72:	2300      	movs	r3, #0
 8004c74:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 8004c76:	6a3b      	ldr	r3, [r7, #32]
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d01e      	beq.n	8004cba <osMailGet+0xca>
 8004c7c:	4b15      	ldr	r3, [pc, #84]	@ (8004cd4 <osMailGet+0xe4>)
 8004c7e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004c82:	601a      	str	r2, [r3, #0]
 8004c84:	f3bf 8f4f 	dsb	sy
 8004c88:	f3bf 8f6f 	isb	sy
 8004c8c:	e015      	b.n	8004cba <osMailGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id->handle, &event.value.p, ticks) == pdTRUE) {
 8004c8e:	68bb      	ldr	r3, [r7, #8]
 8004c90:	6858      	ldr	r0, [r3, #4]
 8004c92:	f107 0314 	add.w	r3, r7, #20
 8004c96:	3304      	adds	r3, #4
 8004c98:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c9a:	4619      	mov	r1, r3
 8004c9c:	f000 fb4e 	bl	800533c <xQueueReceive>
 8004ca0:	4603      	mov	r3, r0
 8004ca2:	2b01      	cmp	r3, #1
 8004ca4:	d102      	bne.n	8004cac <osMailGet+0xbc>
      /* We have mail */
      event.status = osEventMail;
 8004ca6:	2320      	movs	r3, #32
 8004ca8:	617b      	str	r3, [r7, #20]
 8004caa:	e006      	b.n	8004cba <osMailGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8004cac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d101      	bne.n	8004cb6 <osMailGet+0xc6>
 8004cb2:	2300      	movs	r3, #0
 8004cb4:	e000      	b.n	8004cb8 <osMailGet+0xc8>
 8004cb6:	2340      	movs	r3, #64	@ 0x40
 8004cb8:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	461c      	mov	r4, r3
 8004cbe:	f107 0314 	add.w	r3, r7, #20
 8004cc2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8004cc6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8004cca:	68f8      	ldr	r0, [r7, #12]
 8004ccc:	372c      	adds	r7, #44	@ 0x2c
 8004cce:	46bd      	mov	sp, r7
 8004cd0:	bd90      	pop	{r4, r7, pc}
 8004cd2:	bf00      	nop
 8004cd4:	e000ed04 	.word	0xe000ed04

08004cd8 <osMailFree>:
* @param  mail     pointer to the memory block that was obtained with \ref osMailGet.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMailFree shall be consistent in every CMSIS-RTOS.
*/
osStatus osMailFree (osMailQId queue_id, void *mail)
{
 8004cd8:	b580      	push	{r7, lr}
 8004cda:	b082      	sub	sp, #8
 8004cdc:	af00      	add	r7, sp, #0
 8004cde:	6078      	str	r0, [r7, #4]
 8004ce0:	6039      	str	r1, [r7, #0]
  if (queue_id == NULL) {
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d101      	bne.n	8004cec <osMailFree+0x14>
    return osErrorParameter;
 8004ce8:	2380      	movs	r3, #128	@ 0x80
 8004cea:	e006      	b.n	8004cfa <osMailFree+0x22>
  }
  
  return osPoolFree(queue_id->pool, mail);
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	689b      	ldr	r3, [r3, #8]
 8004cf0:	6839      	ldr	r1, [r7, #0]
 8004cf2:	4618      	mov	r0, r3
 8004cf4:	f7ff fe6d 	bl	80049d2 <osPoolFree>
 8004cf8:	4603      	mov	r3, r0
}
 8004cfa:	4618      	mov	r0, r3
 8004cfc:	3708      	adds	r7, #8
 8004cfe:	46bd      	mov	sp, r7
 8004d00:	bd80      	pop	{r7, pc}

08004d02 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004d02:	b480      	push	{r7}
 8004d04:	b083      	sub	sp, #12
 8004d06:	af00      	add	r7, sp, #0
 8004d08:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	f103 0208 	add.w	r2, r3, #8
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	f04f 32ff 	mov.w	r2, #4294967295
 8004d1a:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	f103 0208 	add.w	r2, r3, #8
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	f103 0208 	add.w	r2, r3, #8
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	2200      	movs	r2, #0
 8004d34:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004d36:	bf00      	nop
 8004d38:	370c      	adds	r7, #12
 8004d3a:	46bd      	mov	sp, r7
 8004d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d40:	4770      	bx	lr

08004d42 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004d42:	b480      	push	{r7}
 8004d44:	b083      	sub	sp, #12
 8004d46:	af00      	add	r7, sp, #0
 8004d48:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	2200      	movs	r2, #0
 8004d4e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004d50:	bf00      	nop
 8004d52:	370c      	adds	r7, #12
 8004d54:	46bd      	mov	sp, r7
 8004d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d5a:	4770      	bx	lr

08004d5c <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004d5c:	b480      	push	{r7}
 8004d5e:	b085      	sub	sp, #20
 8004d60:	af00      	add	r7, sp, #0
 8004d62:	6078      	str	r0, [r7, #4]
 8004d64:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	685b      	ldr	r3, [r3, #4]
 8004d6a:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004d6c:	683b      	ldr	r3, [r7, #0]
 8004d6e:	68fa      	ldr	r2, [r7, #12]
 8004d70:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	689a      	ldr	r2, [r3, #8]
 8004d76:	683b      	ldr	r3, [r7, #0]
 8004d78:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	689b      	ldr	r3, [r3, #8]
 8004d7e:	683a      	ldr	r2, [r7, #0]
 8004d80:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	683a      	ldr	r2, [r7, #0]
 8004d86:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004d88:	683b      	ldr	r3, [r7, #0]
 8004d8a:	687a      	ldr	r2, [r7, #4]
 8004d8c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	1c5a      	adds	r2, r3, #1
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	601a      	str	r2, [r3, #0]
}
 8004d98:	bf00      	nop
 8004d9a:	3714      	adds	r7, #20
 8004d9c:	46bd      	mov	sp, r7
 8004d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da2:	4770      	bx	lr

08004da4 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004da4:	b480      	push	{r7}
 8004da6:	b085      	sub	sp, #20
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	6078      	str	r0, [r7, #4]
 8004dac:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004dae:	683b      	ldr	r3, [r7, #0]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004db4:	68bb      	ldr	r3, [r7, #8]
 8004db6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004dba:	d103      	bne.n	8004dc4 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	691b      	ldr	r3, [r3, #16]
 8004dc0:	60fb      	str	r3, [r7, #12]
 8004dc2:	e00c      	b.n	8004dde <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	3308      	adds	r3, #8
 8004dc8:	60fb      	str	r3, [r7, #12]
 8004dca:	e002      	b.n	8004dd2 <vListInsert+0x2e>
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	685b      	ldr	r3, [r3, #4]
 8004dd0:	60fb      	str	r3, [r7, #12]
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	685b      	ldr	r3, [r3, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	68ba      	ldr	r2, [r7, #8]
 8004dda:	429a      	cmp	r2, r3
 8004ddc:	d2f6      	bcs.n	8004dcc <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	685a      	ldr	r2, [r3, #4]
 8004de2:	683b      	ldr	r3, [r7, #0]
 8004de4:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004de6:	683b      	ldr	r3, [r7, #0]
 8004de8:	685b      	ldr	r3, [r3, #4]
 8004dea:	683a      	ldr	r2, [r7, #0]
 8004dec:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004dee:	683b      	ldr	r3, [r7, #0]
 8004df0:	68fa      	ldr	r2, [r7, #12]
 8004df2:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	683a      	ldr	r2, [r7, #0]
 8004df8:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004dfa:	683b      	ldr	r3, [r7, #0]
 8004dfc:	687a      	ldr	r2, [r7, #4]
 8004dfe:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	1c5a      	adds	r2, r3, #1
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	601a      	str	r2, [r3, #0]
}
 8004e0a:	bf00      	nop
 8004e0c:	3714      	adds	r7, #20
 8004e0e:	46bd      	mov	sp, r7
 8004e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e14:	4770      	bx	lr

08004e16 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004e16:	b480      	push	{r7}
 8004e18:	b085      	sub	sp, #20
 8004e1a:	af00      	add	r7, sp, #0
 8004e1c:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	691b      	ldr	r3, [r3, #16]
 8004e22:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	685b      	ldr	r3, [r3, #4]
 8004e28:	687a      	ldr	r2, [r7, #4]
 8004e2a:	6892      	ldr	r2, [r2, #8]
 8004e2c:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	689b      	ldr	r3, [r3, #8]
 8004e32:	687a      	ldr	r2, [r7, #4]
 8004e34:	6852      	ldr	r2, [r2, #4]
 8004e36:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	685b      	ldr	r3, [r3, #4]
 8004e3c:	687a      	ldr	r2, [r7, #4]
 8004e3e:	429a      	cmp	r2, r3
 8004e40:	d103      	bne.n	8004e4a <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	689a      	ldr	r2, [r3, #8]
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	2200      	movs	r2, #0
 8004e4e:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	1e5a      	subs	r2, r3, #1
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	681b      	ldr	r3, [r3, #0]
}
 8004e5e:	4618      	mov	r0, r3
 8004e60:	3714      	adds	r7, #20
 8004e62:	46bd      	mov	sp, r7
 8004e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e68:	4770      	bx	lr
	...

08004e6c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004e6c:	b580      	push	{r7, lr}
 8004e6e:	b084      	sub	sp, #16
 8004e70:	af00      	add	r7, sp, #0
 8004e72:	6078      	str	r0, [r7, #4]
 8004e74:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d10b      	bne.n	8004e98 <xQueueGenericReset+0x2c>
	__asm volatile
 8004e80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e84:	f383 8811 	msr	BASEPRI, r3
 8004e88:	f3bf 8f6f 	isb	sy
 8004e8c:	f3bf 8f4f 	dsb	sy
 8004e90:	60bb      	str	r3, [r7, #8]
}
 8004e92:	bf00      	nop
 8004e94:	bf00      	nop
 8004e96:	e7fd      	b.n	8004e94 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004e98:	f001 fec6 	bl	8006c28 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	681a      	ldr	r2, [r3, #0]
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ea4:	68f9      	ldr	r1, [r7, #12]
 8004ea6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004ea8:	fb01 f303 	mul.w	r3, r1, r3
 8004eac:	441a      	add	r2, r3
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	2200      	movs	r2, #0
 8004eb6:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	681a      	ldr	r2, [r3, #0]
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	681a      	ldr	r2, [r3, #0]
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ec8:	3b01      	subs	r3, #1
 8004eca:	68f9      	ldr	r1, [r7, #12]
 8004ecc:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004ece:	fb01 f303 	mul.w	r3, r1, r3
 8004ed2:	441a      	add	r2, r3
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	22ff      	movs	r2, #255	@ 0xff
 8004edc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	22ff      	movs	r2, #255	@ 0xff
 8004ee4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8004ee8:	683b      	ldr	r3, [r7, #0]
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d114      	bne.n	8004f18 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	691b      	ldr	r3, [r3, #16]
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d01a      	beq.n	8004f2c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	3310      	adds	r3, #16
 8004efa:	4618      	mov	r0, r3
 8004efc:	f001 f8aa 	bl	8006054 <xTaskRemoveFromEventList>
 8004f00:	4603      	mov	r3, r0
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d012      	beq.n	8004f2c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004f06:	4b0d      	ldr	r3, [pc, #52]	@ (8004f3c <xQueueGenericReset+0xd0>)
 8004f08:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004f0c:	601a      	str	r2, [r3, #0]
 8004f0e:	f3bf 8f4f 	dsb	sy
 8004f12:	f3bf 8f6f 	isb	sy
 8004f16:	e009      	b.n	8004f2c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	3310      	adds	r3, #16
 8004f1c:	4618      	mov	r0, r3
 8004f1e:	f7ff fef0 	bl	8004d02 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	3324      	adds	r3, #36	@ 0x24
 8004f26:	4618      	mov	r0, r3
 8004f28:	f7ff feeb 	bl	8004d02 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004f2c:	f001 feae 	bl	8006c8c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004f30:	2301      	movs	r3, #1
}
 8004f32:	4618      	mov	r0, r3
 8004f34:	3710      	adds	r7, #16
 8004f36:	46bd      	mov	sp, r7
 8004f38:	bd80      	pop	{r7, pc}
 8004f3a:	bf00      	nop
 8004f3c:	e000ed04 	.word	0xe000ed04

08004f40 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8004f40:	b580      	push	{r7, lr}
 8004f42:	b08a      	sub	sp, #40	@ 0x28
 8004f44:	af02      	add	r7, sp, #8
 8004f46:	60f8      	str	r0, [r7, #12]
 8004f48:	60b9      	str	r1, [r7, #8]
 8004f4a:	4613      	mov	r3, r2
 8004f4c:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d10b      	bne.n	8004f6c <xQueueGenericCreate+0x2c>
	__asm volatile
 8004f54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f58:	f383 8811 	msr	BASEPRI, r3
 8004f5c:	f3bf 8f6f 	isb	sy
 8004f60:	f3bf 8f4f 	dsb	sy
 8004f64:	613b      	str	r3, [r7, #16]
}
 8004f66:	bf00      	nop
 8004f68:	bf00      	nop
 8004f6a:	e7fd      	b.n	8004f68 <xQueueGenericCreate+0x28>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8004f6c:	68bb      	ldr	r3, [r7, #8]
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d102      	bne.n	8004f78 <xQueueGenericCreate+0x38>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8004f72:	2300      	movs	r3, #0
 8004f74:	61fb      	str	r3, [r7, #28]
 8004f76:	e004      	b.n	8004f82 <xQueueGenericCreate+0x42>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	68ba      	ldr	r2, [r7, #8]
 8004f7c:	fb02 f303 	mul.w	r3, r2, r3
 8004f80:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8004f82:	69fb      	ldr	r3, [r7, #28]
 8004f84:	3348      	adds	r3, #72	@ 0x48
 8004f86:	4618      	mov	r0, r3
 8004f88:	f001 ff70 	bl	8006e6c <pvPortMalloc>
 8004f8c:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8004f8e:	69bb      	ldr	r3, [r7, #24]
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d011      	beq.n	8004fb8 <xQueueGenericCreate+0x78>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8004f94:	69bb      	ldr	r3, [r7, #24]
 8004f96:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004f98:	697b      	ldr	r3, [r7, #20]
 8004f9a:	3348      	adds	r3, #72	@ 0x48
 8004f9c:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8004f9e:	69bb      	ldr	r3, [r7, #24]
 8004fa0:	2200      	movs	r2, #0
 8004fa2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004fa6:	79fa      	ldrb	r2, [r7, #7]
 8004fa8:	69bb      	ldr	r3, [r7, #24]
 8004faa:	9300      	str	r3, [sp, #0]
 8004fac:	4613      	mov	r3, r2
 8004fae:	697a      	ldr	r2, [r7, #20]
 8004fb0:	68b9      	ldr	r1, [r7, #8]
 8004fb2:	68f8      	ldr	r0, [r7, #12]
 8004fb4:	f000 f805 	bl	8004fc2 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004fb8:	69bb      	ldr	r3, [r7, #24]
	}
 8004fba:	4618      	mov	r0, r3
 8004fbc:	3720      	adds	r7, #32
 8004fbe:	46bd      	mov	sp, r7
 8004fc0:	bd80      	pop	{r7, pc}

08004fc2 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004fc2:	b580      	push	{r7, lr}
 8004fc4:	b084      	sub	sp, #16
 8004fc6:	af00      	add	r7, sp, #0
 8004fc8:	60f8      	str	r0, [r7, #12]
 8004fca:	60b9      	str	r1, [r7, #8]
 8004fcc:	607a      	str	r2, [r7, #4]
 8004fce:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004fd0:	68bb      	ldr	r3, [r7, #8]
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d103      	bne.n	8004fde <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004fd6:	69bb      	ldr	r3, [r7, #24]
 8004fd8:	69ba      	ldr	r2, [r7, #24]
 8004fda:	601a      	str	r2, [r3, #0]
 8004fdc:	e002      	b.n	8004fe4 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004fde:	69bb      	ldr	r3, [r7, #24]
 8004fe0:	687a      	ldr	r2, [r7, #4]
 8004fe2:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004fe4:	69bb      	ldr	r3, [r7, #24]
 8004fe6:	68fa      	ldr	r2, [r7, #12]
 8004fe8:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004fea:	69bb      	ldr	r3, [r7, #24]
 8004fec:	68ba      	ldr	r2, [r7, #8]
 8004fee:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004ff0:	2101      	movs	r1, #1
 8004ff2:	69b8      	ldr	r0, [r7, #24]
 8004ff4:	f7ff ff3a 	bl	8004e6c <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004ff8:	bf00      	nop
 8004ffa:	3710      	adds	r7, #16
 8004ffc:	46bd      	mov	sp, r7
 8004ffe:	bd80      	pop	{r7, pc}

08005000 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005000:	b580      	push	{r7, lr}
 8005002:	b08e      	sub	sp, #56	@ 0x38
 8005004:	af00      	add	r7, sp, #0
 8005006:	60f8      	str	r0, [r7, #12]
 8005008:	60b9      	str	r1, [r7, #8]
 800500a:	607a      	str	r2, [r7, #4]
 800500c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800500e:	2300      	movs	r3, #0
 8005010:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8005016:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005018:	2b00      	cmp	r3, #0
 800501a:	d10b      	bne.n	8005034 <xQueueGenericSend+0x34>
	__asm volatile
 800501c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005020:	f383 8811 	msr	BASEPRI, r3
 8005024:	f3bf 8f6f 	isb	sy
 8005028:	f3bf 8f4f 	dsb	sy
 800502c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800502e:	bf00      	nop
 8005030:	bf00      	nop
 8005032:	e7fd      	b.n	8005030 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005034:	68bb      	ldr	r3, [r7, #8]
 8005036:	2b00      	cmp	r3, #0
 8005038:	d103      	bne.n	8005042 <xQueueGenericSend+0x42>
 800503a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800503c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800503e:	2b00      	cmp	r3, #0
 8005040:	d101      	bne.n	8005046 <xQueueGenericSend+0x46>
 8005042:	2301      	movs	r3, #1
 8005044:	e000      	b.n	8005048 <xQueueGenericSend+0x48>
 8005046:	2300      	movs	r3, #0
 8005048:	2b00      	cmp	r3, #0
 800504a:	d10b      	bne.n	8005064 <xQueueGenericSend+0x64>
	__asm volatile
 800504c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005050:	f383 8811 	msr	BASEPRI, r3
 8005054:	f3bf 8f6f 	isb	sy
 8005058:	f3bf 8f4f 	dsb	sy
 800505c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800505e:	bf00      	nop
 8005060:	bf00      	nop
 8005062:	e7fd      	b.n	8005060 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005064:	683b      	ldr	r3, [r7, #0]
 8005066:	2b02      	cmp	r3, #2
 8005068:	d103      	bne.n	8005072 <xQueueGenericSend+0x72>
 800506a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800506c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800506e:	2b01      	cmp	r3, #1
 8005070:	d101      	bne.n	8005076 <xQueueGenericSend+0x76>
 8005072:	2301      	movs	r3, #1
 8005074:	e000      	b.n	8005078 <xQueueGenericSend+0x78>
 8005076:	2300      	movs	r3, #0
 8005078:	2b00      	cmp	r3, #0
 800507a:	d10b      	bne.n	8005094 <xQueueGenericSend+0x94>
	__asm volatile
 800507c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005080:	f383 8811 	msr	BASEPRI, r3
 8005084:	f3bf 8f6f 	isb	sy
 8005088:	f3bf 8f4f 	dsb	sy
 800508c:	623b      	str	r3, [r7, #32]
}
 800508e:	bf00      	nop
 8005090:	bf00      	nop
 8005092:	e7fd      	b.n	8005090 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005094:	f001 f99e 	bl	80063d4 <xTaskGetSchedulerState>
 8005098:	4603      	mov	r3, r0
 800509a:	2b00      	cmp	r3, #0
 800509c:	d102      	bne.n	80050a4 <xQueueGenericSend+0xa4>
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d101      	bne.n	80050a8 <xQueueGenericSend+0xa8>
 80050a4:	2301      	movs	r3, #1
 80050a6:	e000      	b.n	80050aa <xQueueGenericSend+0xaa>
 80050a8:	2300      	movs	r3, #0
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d10b      	bne.n	80050c6 <xQueueGenericSend+0xc6>
	__asm volatile
 80050ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050b2:	f383 8811 	msr	BASEPRI, r3
 80050b6:	f3bf 8f6f 	isb	sy
 80050ba:	f3bf 8f4f 	dsb	sy
 80050be:	61fb      	str	r3, [r7, #28]
}
 80050c0:	bf00      	nop
 80050c2:	bf00      	nop
 80050c4:	e7fd      	b.n	80050c2 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80050c6:	f001 fdaf 	bl	8006c28 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80050ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050cc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80050ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050d2:	429a      	cmp	r2, r3
 80050d4:	d302      	bcc.n	80050dc <xQueueGenericSend+0xdc>
 80050d6:	683b      	ldr	r3, [r7, #0]
 80050d8:	2b02      	cmp	r3, #2
 80050da:	d129      	bne.n	8005130 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80050dc:	683a      	ldr	r2, [r7, #0]
 80050de:	68b9      	ldr	r1, [r7, #8]
 80050e0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80050e2:	f000 fa8f 	bl	8005604 <prvCopyDataToQueue>
 80050e6:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80050e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d010      	beq.n	8005112 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80050f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050f2:	3324      	adds	r3, #36	@ 0x24
 80050f4:	4618      	mov	r0, r3
 80050f6:	f000 ffad 	bl	8006054 <xTaskRemoveFromEventList>
 80050fa:	4603      	mov	r3, r0
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d013      	beq.n	8005128 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005100:	4b3f      	ldr	r3, [pc, #252]	@ (8005200 <xQueueGenericSend+0x200>)
 8005102:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005106:	601a      	str	r2, [r3, #0]
 8005108:	f3bf 8f4f 	dsb	sy
 800510c:	f3bf 8f6f 	isb	sy
 8005110:	e00a      	b.n	8005128 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8005112:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005114:	2b00      	cmp	r3, #0
 8005116:	d007      	beq.n	8005128 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8005118:	4b39      	ldr	r3, [pc, #228]	@ (8005200 <xQueueGenericSend+0x200>)
 800511a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800511e:	601a      	str	r2, [r3, #0]
 8005120:	f3bf 8f4f 	dsb	sy
 8005124:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005128:	f001 fdb0 	bl	8006c8c <vPortExitCritical>
				return pdPASS;
 800512c:	2301      	movs	r3, #1
 800512e:	e063      	b.n	80051f8 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	2b00      	cmp	r3, #0
 8005134:	d103      	bne.n	800513e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005136:	f001 fda9 	bl	8006c8c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800513a:	2300      	movs	r3, #0
 800513c:	e05c      	b.n	80051f8 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800513e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005140:	2b00      	cmp	r3, #0
 8005142:	d106      	bne.n	8005152 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005144:	f107 0314 	add.w	r3, r7, #20
 8005148:	4618      	mov	r0, r3
 800514a:	f000 ffe7 	bl	800611c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800514e:	2301      	movs	r3, #1
 8005150:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005152:	f001 fd9b 	bl	8006c8c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005156:	f000 fd95 	bl	8005c84 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800515a:	f001 fd65 	bl	8006c28 <vPortEnterCritical>
 800515e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005160:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005164:	b25b      	sxtb	r3, r3
 8005166:	f1b3 3fff 	cmp.w	r3, #4294967295
 800516a:	d103      	bne.n	8005174 <xQueueGenericSend+0x174>
 800516c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800516e:	2200      	movs	r2, #0
 8005170:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005174:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005176:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800517a:	b25b      	sxtb	r3, r3
 800517c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005180:	d103      	bne.n	800518a <xQueueGenericSend+0x18a>
 8005182:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005184:	2200      	movs	r2, #0
 8005186:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800518a:	f001 fd7f 	bl	8006c8c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800518e:	1d3a      	adds	r2, r7, #4
 8005190:	f107 0314 	add.w	r3, r7, #20
 8005194:	4611      	mov	r1, r2
 8005196:	4618      	mov	r0, r3
 8005198:	f000 ffd6 	bl	8006148 <xTaskCheckForTimeOut>
 800519c:	4603      	mov	r3, r0
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d124      	bne.n	80051ec <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80051a2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80051a4:	f000 fb26 	bl	80057f4 <prvIsQueueFull>
 80051a8:	4603      	mov	r3, r0
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d018      	beq.n	80051e0 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80051ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051b0:	3310      	adds	r3, #16
 80051b2:	687a      	ldr	r2, [r7, #4]
 80051b4:	4611      	mov	r1, r2
 80051b6:	4618      	mov	r0, r3
 80051b8:	f000 ff26 	bl	8006008 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80051bc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80051be:	f000 fab1 	bl	8005724 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80051c2:	f000 fd6d 	bl	8005ca0 <xTaskResumeAll>
 80051c6:	4603      	mov	r3, r0
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	f47f af7c 	bne.w	80050c6 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80051ce:	4b0c      	ldr	r3, [pc, #48]	@ (8005200 <xQueueGenericSend+0x200>)
 80051d0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80051d4:	601a      	str	r2, [r3, #0]
 80051d6:	f3bf 8f4f 	dsb	sy
 80051da:	f3bf 8f6f 	isb	sy
 80051de:	e772      	b.n	80050c6 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80051e0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80051e2:	f000 fa9f 	bl	8005724 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80051e6:	f000 fd5b 	bl	8005ca0 <xTaskResumeAll>
 80051ea:	e76c      	b.n	80050c6 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80051ec:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80051ee:	f000 fa99 	bl	8005724 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80051f2:	f000 fd55 	bl	8005ca0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80051f6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80051f8:	4618      	mov	r0, r3
 80051fa:	3738      	adds	r7, #56	@ 0x38
 80051fc:	46bd      	mov	sp, r7
 80051fe:	bd80      	pop	{r7, pc}
 8005200:	e000ed04 	.word	0xe000ed04

08005204 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8005204:	b580      	push	{r7, lr}
 8005206:	b08e      	sub	sp, #56	@ 0x38
 8005208:	af00      	add	r7, sp, #0
 800520a:	60f8      	str	r0, [r7, #12]
 800520c:	60b9      	str	r1, [r7, #8]
 800520e:	607a      	str	r2, [r7, #4]
 8005210:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8005216:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005218:	2b00      	cmp	r3, #0
 800521a:	d10b      	bne.n	8005234 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800521c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005220:	f383 8811 	msr	BASEPRI, r3
 8005224:	f3bf 8f6f 	isb	sy
 8005228:	f3bf 8f4f 	dsb	sy
 800522c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800522e:	bf00      	nop
 8005230:	bf00      	nop
 8005232:	e7fd      	b.n	8005230 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005234:	68bb      	ldr	r3, [r7, #8]
 8005236:	2b00      	cmp	r3, #0
 8005238:	d103      	bne.n	8005242 <xQueueGenericSendFromISR+0x3e>
 800523a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800523c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800523e:	2b00      	cmp	r3, #0
 8005240:	d101      	bne.n	8005246 <xQueueGenericSendFromISR+0x42>
 8005242:	2301      	movs	r3, #1
 8005244:	e000      	b.n	8005248 <xQueueGenericSendFromISR+0x44>
 8005246:	2300      	movs	r3, #0
 8005248:	2b00      	cmp	r3, #0
 800524a:	d10b      	bne.n	8005264 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800524c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005250:	f383 8811 	msr	BASEPRI, r3
 8005254:	f3bf 8f6f 	isb	sy
 8005258:	f3bf 8f4f 	dsb	sy
 800525c:	623b      	str	r3, [r7, #32]
}
 800525e:	bf00      	nop
 8005260:	bf00      	nop
 8005262:	e7fd      	b.n	8005260 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005264:	683b      	ldr	r3, [r7, #0]
 8005266:	2b02      	cmp	r3, #2
 8005268:	d103      	bne.n	8005272 <xQueueGenericSendFromISR+0x6e>
 800526a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800526c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800526e:	2b01      	cmp	r3, #1
 8005270:	d101      	bne.n	8005276 <xQueueGenericSendFromISR+0x72>
 8005272:	2301      	movs	r3, #1
 8005274:	e000      	b.n	8005278 <xQueueGenericSendFromISR+0x74>
 8005276:	2300      	movs	r3, #0
 8005278:	2b00      	cmp	r3, #0
 800527a:	d10b      	bne.n	8005294 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800527c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005280:	f383 8811 	msr	BASEPRI, r3
 8005284:	f3bf 8f6f 	isb	sy
 8005288:	f3bf 8f4f 	dsb	sy
 800528c:	61fb      	str	r3, [r7, #28]
}
 800528e:	bf00      	nop
 8005290:	bf00      	nop
 8005292:	e7fd      	b.n	8005290 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005294:	f001 fda8 	bl	8006de8 <vPortValidateInterruptPriority>
	__asm volatile
 8005298:	f3ef 8211 	mrs	r2, BASEPRI
 800529c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052a0:	f383 8811 	msr	BASEPRI, r3
 80052a4:	f3bf 8f6f 	isb	sy
 80052a8:	f3bf 8f4f 	dsb	sy
 80052ac:	61ba      	str	r2, [r7, #24]
 80052ae:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80052b0:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80052b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80052b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052b6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80052b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80052bc:	429a      	cmp	r2, r3
 80052be:	d302      	bcc.n	80052c6 <xQueueGenericSendFromISR+0xc2>
 80052c0:	683b      	ldr	r3, [r7, #0]
 80052c2:	2b02      	cmp	r3, #2
 80052c4:	d12c      	bne.n	8005320 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80052c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052c8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80052cc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80052d0:	683a      	ldr	r2, [r7, #0]
 80052d2:	68b9      	ldr	r1, [r7, #8]
 80052d4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80052d6:	f000 f995 	bl	8005604 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80052da:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 80052de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052e2:	d112      	bne.n	800530a <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80052e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d016      	beq.n	800531a <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80052ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052ee:	3324      	adds	r3, #36	@ 0x24
 80052f0:	4618      	mov	r0, r3
 80052f2:	f000 feaf 	bl	8006054 <xTaskRemoveFromEventList>
 80052f6:	4603      	mov	r3, r0
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d00e      	beq.n	800531a <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d00b      	beq.n	800531a <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	2201      	movs	r2, #1
 8005306:	601a      	str	r2, [r3, #0]
 8005308:	e007      	b.n	800531a <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800530a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800530e:	3301      	adds	r3, #1
 8005310:	b2db      	uxtb	r3, r3
 8005312:	b25a      	sxtb	r2, r3
 8005314:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005316:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800531a:	2301      	movs	r3, #1
 800531c:	637b      	str	r3, [r7, #52]	@ 0x34
		{
 800531e:	e001      	b.n	8005324 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005320:	2300      	movs	r3, #0
 8005322:	637b      	str	r3, [r7, #52]	@ 0x34
 8005324:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005326:	613b      	str	r3, [r7, #16]
	__asm volatile
 8005328:	693b      	ldr	r3, [r7, #16]
 800532a:	f383 8811 	msr	BASEPRI, r3
}
 800532e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005330:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8005332:	4618      	mov	r0, r3
 8005334:	3738      	adds	r7, #56	@ 0x38
 8005336:	46bd      	mov	sp, r7
 8005338:	bd80      	pop	{r7, pc}
	...

0800533c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800533c:	b580      	push	{r7, lr}
 800533e:	b08c      	sub	sp, #48	@ 0x30
 8005340:	af00      	add	r7, sp, #0
 8005342:	60f8      	str	r0, [r7, #12]
 8005344:	60b9      	str	r1, [r7, #8]
 8005346:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005348:	2300      	movs	r3, #0
 800534a:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005350:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005352:	2b00      	cmp	r3, #0
 8005354:	d10b      	bne.n	800536e <xQueueReceive+0x32>
	__asm volatile
 8005356:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800535a:	f383 8811 	msr	BASEPRI, r3
 800535e:	f3bf 8f6f 	isb	sy
 8005362:	f3bf 8f4f 	dsb	sy
 8005366:	623b      	str	r3, [r7, #32]
}
 8005368:	bf00      	nop
 800536a:	bf00      	nop
 800536c:	e7fd      	b.n	800536a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800536e:	68bb      	ldr	r3, [r7, #8]
 8005370:	2b00      	cmp	r3, #0
 8005372:	d103      	bne.n	800537c <xQueueReceive+0x40>
 8005374:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005376:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005378:	2b00      	cmp	r3, #0
 800537a:	d101      	bne.n	8005380 <xQueueReceive+0x44>
 800537c:	2301      	movs	r3, #1
 800537e:	e000      	b.n	8005382 <xQueueReceive+0x46>
 8005380:	2300      	movs	r3, #0
 8005382:	2b00      	cmp	r3, #0
 8005384:	d10b      	bne.n	800539e <xQueueReceive+0x62>
	__asm volatile
 8005386:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800538a:	f383 8811 	msr	BASEPRI, r3
 800538e:	f3bf 8f6f 	isb	sy
 8005392:	f3bf 8f4f 	dsb	sy
 8005396:	61fb      	str	r3, [r7, #28]
}
 8005398:	bf00      	nop
 800539a:	bf00      	nop
 800539c:	e7fd      	b.n	800539a <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800539e:	f001 f819 	bl	80063d4 <xTaskGetSchedulerState>
 80053a2:	4603      	mov	r3, r0
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d102      	bne.n	80053ae <xQueueReceive+0x72>
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d101      	bne.n	80053b2 <xQueueReceive+0x76>
 80053ae:	2301      	movs	r3, #1
 80053b0:	e000      	b.n	80053b4 <xQueueReceive+0x78>
 80053b2:	2300      	movs	r3, #0
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d10b      	bne.n	80053d0 <xQueueReceive+0x94>
	__asm volatile
 80053b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053bc:	f383 8811 	msr	BASEPRI, r3
 80053c0:	f3bf 8f6f 	isb	sy
 80053c4:	f3bf 8f4f 	dsb	sy
 80053c8:	61bb      	str	r3, [r7, #24]
}
 80053ca:	bf00      	nop
 80053cc:	bf00      	nop
 80053ce:	e7fd      	b.n	80053cc <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80053d0:	f001 fc2a 	bl	8006c28 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80053d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053d8:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80053da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d01f      	beq.n	8005420 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80053e0:	68b9      	ldr	r1, [r7, #8]
 80053e2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80053e4:	f000 f978 	bl	80056d8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80053e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053ea:	1e5a      	subs	r2, r3, #1
 80053ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053ee:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80053f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053f2:	691b      	ldr	r3, [r3, #16]
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d00f      	beq.n	8005418 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80053f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053fa:	3310      	adds	r3, #16
 80053fc:	4618      	mov	r0, r3
 80053fe:	f000 fe29 	bl	8006054 <xTaskRemoveFromEventList>
 8005402:	4603      	mov	r3, r0
 8005404:	2b00      	cmp	r3, #0
 8005406:	d007      	beq.n	8005418 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005408:	4b3c      	ldr	r3, [pc, #240]	@ (80054fc <xQueueReceive+0x1c0>)
 800540a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800540e:	601a      	str	r2, [r3, #0]
 8005410:	f3bf 8f4f 	dsb	sy
 8005414:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005418:	f001 fc38 	bl	8006c8c <vPortExitCritical>
				return pdPASS;
 800541c:	2301      	movs	r3, #1
 800541e:	e069      	b.n	80054f4 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	2b00      	cmp	r3, #0
 8005424:	d103      	bne.n	800542e <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005426:	f001 fc31 	bl	8006c8c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800542a:	2300      	movs	r3, #0
 800542c:	e062      	b.n	80054f4 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800542e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005430:	2b00      	cmp	r3, #0
 8005432:	d106      	bne.n	8005442 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005434:	f107 0310 	add.w	r3, r7, #16
 8005438:	4618      	mov	r0, r3
 800543a:	f000 fe6f 	bl	800611c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800543e:	2301      	movs	r3, #1
 8005440:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005442:	f001 fc23 	bl	8006c8c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005446:	f000 fc1d 	bl	8005c84 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800544a:	f001 fbed 	bl	8006c28 <vPortEnterCritical>
 800544e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005450:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005454:	b25b      	sxtb	r3, r3
 8005456:	f1b3 3fff 	cmp.w	r3, #4294967295
 800545a:	d103      	bne.n	8005464 <xQueueReceive+0x128>
 800545c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800545e:	2200      	movs	r2, #0
 8005460:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005464:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005466:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800546a:	b25b      	sxtb	r3, r3
 800546c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005470:	d103      	bne.n	800547a <xQueueReceive+0x13e>
 8005472:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005474:	2200      	movs	r2, #0
 8005476:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800547a:	f001 fc07 	bl	8006c8c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800547e:	1d3a      	adds	r2, r7, #4
 8005480:	f107 0310 	add.w	r3, r7, #16
 8005484:	4611      	mov	r1, r2
 8005486:	4618      	mov	r0, r3
 8005488:	f000 fe5e 	bl	8006148 <xTaskCheckForTimeOut>
 800548c:	4603      	mov	r3, r0
 800548e:	2b00      	cmp	r3, #0
 8005490:	d123      	bne.n	80054da <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005492:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005494:	f000 f998 	bl	80057c8 <prvIsQueueEmpty>
 8005498:	4603      	mov	r3, r0
 800549a:	2b00      	cmp	r3, #0
 800549c:	d017      	beq.n	80054ce <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800549e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054a0:	3324      	adds	r3, #36	@ 0x24
 80054a2:	687a      	ldr	r2, [r7, #4]
 80054a4:	4611      	mov	r1, r2
 80054a6:	4618      	mov	r0, r3
 80054a8:	f000 fdae 	bl	8006008 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80054ac:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80054ae:	f000 f939 	bl	8005724 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80054b2:	f000 fbf5 	bl	8005ca0 <xTaskResumeAll>
 80054b6:	4603      	mov	r3, r0
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d189      	bne.n	80053d0 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80054bc:	4b0f      	ldr	r3, [pc, #60]	@ (80054fc <xQueueReceive+0x1c0>)
 80054be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80054c2:	601a      	str	r2, [r3, #0]
 80054c4:	f3bf 8f4f 	dsb	sy
 80054c8:	f3bf 8f6f 	isb	sy
 80054cc:	e780      	b.n	80053d0 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80054ce:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80054d0:	f000 f928 	bl	8005724 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80054d4:	f000 fbe4 	bl	8005ca0 <xTaskResumeAll>
 80054d8:	e77a      	b.n	80053d0 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80054da:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80054dc:	f000 f922 	bl	8005724 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80054e0:	f000 fbde 	bl	8005ca0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80054e4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80054e6:	f000 f96f 	bl	80057c8 <prvIsQueueEmpty>
 80054ea:	4603      	mov	r3, r0
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	f43f af6f 	beq.w	80053d0 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80054f2:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80054f4:	4618      	mov	r0, r3
 80054f6:	3730      	adds	r7, #48	@ 0x30
 80054f8:	46bd      	mov	sp, r7
 80054fa:	bd80      	pop	{r7, pc}
 80054fc:	e000ed04 	.word	0xe000ed04

08005500 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8005500:	b580      	push	{r7, lr}
 8005502:	b08e      	sub	sp, #56	@ 0x38
 8005504:	af00      	add	r7, sp, #0
 8005506:	60f8      	str	r0, [r7, #12]
 8005508:	60b9      	str	r1, [r7, #8]
 800550a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8005510:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005512:	2b00      	cmp	r3, #0
 8005514:	d10b      	bne.n	800552e <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8005516:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800551a:	f383 8811 	msr	BASEPRI, r3
 800551e:	f3bf 8f6f 	isb	sy
 8005522:	f3bf 8f4f 	dsb	sy
 8005526:	623b      	str	r3, [r7, #32]
}
 8005528:	bf00      	nop
 800552a:	bf00      	nop
 800552c:	e7fd      	b.n	800552a <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800552e:	68bb      	ldr	r3, [r7, #8]
 8005530:	2b00      	cmp	r3, #0
 8005532:	d103      	bne.n	800553c <xQueueReceiveFromISR+0x3c>
 8005534:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005536:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005538:	2b00      	cmp	r3, #0
 800553a:	d101      	bne.n	8005540 <xQueueReceiveFromISR+0x40>
 800553c:	2301      	movs	r3, #1
 800553e:	e000      	b.n	8005542 <xQueueReceiveFromISR+0x42>
 8005540:	2300      	movs	r3, #0
 8005542:	2b00      	cmp	r3, #0
 8005544:	d10b      	bne.n	800555e <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8005546:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800554a:	f383 8811 	msr	BASEPRI, r3
 800554e:	f3bf 8f6f 	isb	sy
 8005552:	f3bf 8f4f 	dsb	sy
 8005556:	61fb      	str	r3, [r7, #28]
}
 8005558:	bf00      	nop
 800555a:	bf00      	nop
 800555c:	e7fd      	b.n	800555a <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800555e:	f001 fc43 	bl	8006de8 <vPortValidateInterruptPriority>
	__asm volatile
 8005562:	f3ef 8211 	mrs	r2, BASEPRI
 8005566:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800556a:	f383 8811 	msr	BASEPRI, r3
 800556e:	f3bf 8f6f 	isb	sy
 8005572:	f3bf 8f4f 	dsb	sy
 8005576:	61ba      	str	r2, [r7, #24]
 8005578:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800557a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800557c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800557e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005580:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005582:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005584:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005586:	2b00      	cmp	r3, #0
 8005588:	d02f      	beq.n	80055ea <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800558a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800558c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005590:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005594:	68b9      	ldr	r1, [r7, #8]
 8005596:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005598:	f000 f89e 	bl	80056d8 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800559c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800559e:	1e5a      	subs	r2, r3, #1
 80055a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055a2:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80055a4:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80055a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055ac:	d112      	bne.n	80055d4 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80055ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055b0:	691b      	ldr	r3, [r3, #16]
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d016      	beq.n	80055e4 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80055b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055b8:	3310      	adds	r3, #16
 80055ba:	4618      	mov	r0, r3
 80055bc:	f000 fd4a 	bl	8006054 <xTaskRemoveFromEventList>
 80055c0:	4603      	mov	r3, r0
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d00e      	beq.n	80055e4 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d00b      	beq.n	80055e4 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	2201      	movs	r2, #1
 80055d0:	601a      	str	r2, [r3, #0]
 80055d2:	e007      	b.n	80055e4 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80055d4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80055d8:	3301      	adds	r3, #1
 80055da:	b2db      	uxtb	r3, r3
 80055dc:	b25a      	sxtb	r2, r3
 80055de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055e0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 80055e4:	2301      	movs	r3, #1
 80055e6:	637b      	str	r3, [r7, #52]	@ 0x34
 80055e8:	e001      	b.n	80055ee <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 80055ea:	2300      	movs	r3, #0
 80055ec:	637b      	str	r3, [r7, #52]	@ 0x34
 80055ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80055f0:	613b      	str	r3, [r7, #16]
	__asm volatile
 80055f2:	693b      	ldr	r3, [r7, #16]
 80055f4:	f383 8811 	msr	BASEPRI, r3
}
 80055f8:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80055fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80055fc:	4618      	mov	r0, r3
 80055fe:	3738      	adds	r7, #56	@ 0x38
 8005600:	46bd      	mov	sp, r7
 8005602:	bd80      	pop	{r7, pc}

08005604 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005604:	b580      	push	{r7, lr}
 8005606:	b086      	sub	sp, #24
 8005608:	af00      	add	r7, sp, #0
 800560a:	60f8      	str	r0, [r7, #12]
 800560c:	60b9      	str	r1, [r7, #8]
 800560e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005610:	2300      	movs	r3, #0
 8005612:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005618:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800561e:	2b00      	cmp	r3, #0
 8005620:	d10d      	bne.n	800563e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	2b00      	cmp	r3, #0
 8005628:	d14d      	bne.n	80056c6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	689b      	ldr	r3, [r3, #8]
 800562e:	4618      	mov	r0, r3
 8005630:	f000 feee 	bl	8006410 <xTaskPriorityDisinherit>
 8005634:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	2200      	movs	r2, #0
 800563a:	609a      	str	r2, [r3, #8]
 800563c:	e043      	b.n	80056c6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	2b00      	cmp	r3, #0
 8005642:	d119      	bne.n	8005678 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	6858      	ldr	r0, [r3, #4]
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800564c:	461a      	mov	r2, r3
 800564e:	68b9      	ldr	r1, [r7, #8]
 8005650:	f001 fe40 	bl	80072d4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	685a      	ldr	r2, [r3, #4]
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800565c:	441a      	add	r2, r3
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	685a      	ldr	r2, [r3, #4]
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	689b      	ldr	r3, [r3, #8]
 800566a:	429a      	cmp	r2, r3
 800566c:	d32b      	bcc.n	80056c6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	681a      	ldr	r2, [r3, #0]
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	605a      	str	r2, [r3, #4]
 8005676:	e026      	b.n	80056c6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	68d8      	ldr	r0, [r3, #12]
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005680:	461a      	mov	r2, r3
 8005682:	68b9      	ldr	r1, [r7, #8]
 8005684:	f001 fe26 	bl	80072d4 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	68da      	ldr	r2, [r3, #12]
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005690:	425b      	negs	r3, r3
 8005692:	441a      	add	r2, r3
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	68da      	ldr	r2, [r3, #12]
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	429a      	cmp	r2, r3
 80056a2:	d207      	bcs.n	80056b4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	689a      	ldr	r2, [r3, #8]
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056ac:	425b      	negs	r3, r3
 80056ae:	441a      	add	r2, r3
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	2b02      	cmp	r3, #2
 80056b8:	d105      	bne.n	80056c6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80056ba:	693b      	ldr	r3, [r7, #16]
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d002      	beq.n	80056c6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80056c0:	693b      	ldr	r3, [r7, #16]
 80056c2:	3b01      	subs	r3, #1
 80056c4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80056c6:	693b      	ldr	r3, [r7, #16]
 80056c8:	1c5a      	adds	r2, r3, #1
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80056ce:	697b      	ldr	r3, [r7, #20]
}
 80056d0:	4618      	mov	r0, r3
 80056d2:	3718      	adds	r7, #24
 80056d4:	46bd      	mov	sp, r7
 80056d6:	bd80      	pop	{r7, pc}

080056d8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80056d8:	b580      	push	{r7, lr}
 80056da:	b082      	sub	sp, #8
 80056dc:	af00      	add	r7, sp, #0
 80056de:	6078      	str	r0, [r7, #4]
 80056e0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d018      	beq.n	800571c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	68da      	ldr	r2, [r3, #12]
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056f2:	441a      	add	r2, r3
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	68da      	ldr	r2, [r3, #12]
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	689b      	ldr	r3, [r3, #8]
 8005700:	429a      	cmp	r2, r3
 8005702:	d303      	bcc.n	800570c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681a      	ldr	r2, [r3, #0]
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	68d9      	ldr	r1, [r3, #12]
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005714:	461a      	mov	r2, r3
 8005716:	6838      	ldr	r0, [r7, #0]
 8005718:	f001 fddc 	bl	80072d4 <memcpy>
	}
}
 800571c:	bf00      	nop
 800571e:	3708      	adds	r7, #8
 8005720:	46bd      	mov	sp, r7
 8005722:	bd80      	pop	{r7, pc}

08005724 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005724:	b580      	push	{r7, lr}
 8005726:	b084      	sub	sp, #16
 8005728:	af00      	add	r7, sp, #0
 800572a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800572c:	f001 fa7c 	bl	8006c28 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005736:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005738:	e011      	b.n	800575e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800573e:	2b00      	cmp	r3, #0
 8005740:	d012      	beq.n	8005768 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	3324      	adds	r3, #36	@ 0x24
 8005746:	4618      	mov	r0, r3
 8005748:	f000 fc84 	bl	8006054 <xTaskRemoveFromEventList>
 800574c:	4603      	mov	r3, r0
 800574e:	2b00      	cmp	r3, #0
 8005750:	d001      	beq.n	8005756 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005752:	f000 fd5d 	bl	8006210 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8005756:	7bfb      	ldrb	r3, [r7, #15]
 8005758:	3b01      	subs	r3, #1
 800575a:	b2db      	uxtb	r3, r3
 800575c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800575e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005762:	2b00      	cmp	r3, #0
 8005764:	dce9      	bgt.n	800573a <prvUnlockQueue+0x16>
 8005766:	e000      	b.n	800576a <prvUnlockQueue+0x46>
					break;
 8005768:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	22ff      	movs	r2, #255	@ 0xff
 800576e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8005772:	f001 fa8b 	bl	8006c8c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8005776:	f001 fa57 	bl	8006c28 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005780:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005782:	e011      	b.n	80057a8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	691b      	ldr	r3, [r3, #16]
 8005788:	2b00      	cmp	r3, #0
 800578a:	d012      	beq.n	80057b2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	3310      	adds	r3, #16
 8005790:	4618      	mov	r0, r3
 8005792:	f000 fc5f 	bl	8006054 <xTaskRemoveFromEventList>
 8005796:	4603      	mov	r3, r0
 8005798:	2b00      	cmp	r3, #0
 800579a:	d001      	beq.n	80057a0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800579c:	f000 fd38 	bl	8006210 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80057a0:	7bbb      	ldrb	r3, [r7, #14]
 80057a2:	3b01      	subs	r3, #1
 80057a4:	b2db      	uxtb	r3, r3
 80057a6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80057a8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	dce9      	bgt.n	8005784 <prvUnlockQueue+0x60>
 80057b0:	e000      	b.n	80057b4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80057b2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	22ff      	movs	r2, #255	@ 0xff
 80057b8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80057bc:	f001 fa66 	bl	8006c8c <vPortExitCritical>
}
 80057c0:	bf00      	nop
 80057c2:	3710      	adds	r7, #16
 80057c4:	46bd      	mov	sp, r7
 80057c6:	bd80      	pop	{r7, pc}

080057c8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80057c8:	b580      	push	{r7, lr}
 80057ca:	b084      	sub	sp, #16
 80057cc:	af00      	add	r7, sp, #0
 80057ce:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80057d0:	f001 fa2a 	bl	8006c28 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d102      	bne.n	80057e2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80057dc:	2301      	movs	r3, #1
 80057de:	60fb      	str	r3, [r7, #12]
 80057e0:	e001      	b.n	80057e6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80057e2:	2300      	movs	r3, #0
 80057e4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80057e6:	f001 fa51 	bl	8006c8c <vPortExitCritical>

	return xReturn;
 80057ea:	68fb      	ldr	r3, [r7, #12]
}
 80057ec:	4618      	mov	r0, r3
 80057ee:	3710      	adds	r7, #16
 80057f0:	46bd      	mov	sp, r7
 80057f2:	bd80      	pop	{r7, pc}

080057f4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80057f4:	b580      	push	{r7, lr}
 80057f6:	b084      	sub	sp, #16
 80057f8:	af00      	add	r7, sp, #0
 80057fa:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80057fc:	f001 fa14 	bl	8006c28 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005808:	429a      	cmp	r2, r3
 800580a:	d102      	bne.n	8005812 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800580c:	2301      	movs	r3, #1
 800580e:	60fb      	str	r3, [r7, #12]
 8005810:	e001      	b.n	8005816 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005812:	2300      	movs	r3, #0
 8005814:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005816:	f001 fa39 	bl	8006c8c <vPortExitCritical>

	return xReturn;
 800581a:	68fb      	ldr	r3, [r7, #12]
}
 800581c:	4618      	mov	r0, r3
 800581e:	3710      	adds	r7, #16
 8005820:	46bd      	mov	sp, r7
 8005822:	bd80      	pop	{r7, pc}

08005824 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005824:	b580      	push	{r7, lr}
 8005826:	b08e      	sub	sp, #56	@ 0x38
 8005828:	af04      	add	r7, sp, #16
 800582a:	60f8      	str	r0, [r7, #12]
 800582c:	60b9      	str	r1, [r7, #8]
 800582e:	607a      	str	r2, [r7, #4]
 8005830:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005832:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005834:	2b00      	cmp	r3, #0
 8005836:	d10b      	bne.n	8005850 <xTaskCreateStatic+0x2c>
	__asm volatile
 8005838:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800583c:	f383 8811 	msr	BASEPRI, r3
 8005840:	f3bf 8f6f 	isb	sy
 8005844:	f3bf 8f4f 	dsb	sy
 8005848:	623b      	str	r3, [r7, #32]
}
 800584a:	bf00      	nop
 800584c:	bf00      	nop
 800584e:	e7fd      	b.n	800584c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005850:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005852:	2b00      	cmp	r3, #0
 8005854:	d10b      	bne.n	800586e <xTaskCreateStatic+0x4a>
	__asm volatile
 8005856:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800585a:	f383 8811 	msr	BASEPRI, r3
 800585e:	f3bf 8f6f 	isb	sy
 8005862:	f3bf 8f4f 	dsb	sy
 8005866:	61fb      	str	r3, [r7, #28]
}
 8005868:	bf00      	nop
 800586a:	bf00      	nop
 800586c:	e7fd      	b.n	800586a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800586e:	2354      	movs	r3, #84	@ 0x54
 8005870:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005872:	693b      	ldr	r3, [r7, #16]
 8005874:	2b54      	cmp	r3, #84	@ 0x54
 8005876:	d00b      	beq.n	8005890 <xTaskCreateStatic+0x6c>
	__asm volatile
 8005878:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800587c:	f383 8811 	msr	BASEPRI, r3
 8005880:	f3bf 8f6f 	isb	sy
 8005884:	f3bf 8f4f 	dsb	sy
 8005888:	61bb      	str	r3, [r7, #24]
}
 800588a:	bf00      	nop
 800588c:	bf00      	nop
 800588e:	e7fd      	b.n	800588c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005890:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005892:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005894:	2b00      	cmp	r3, #0
 8005896:	d01e      	beq.n	80058d6 <xTaskCreateStatic+0xb2>
 8005898:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800589a:	2b00      	cmp	r3, #0
 800589c:	d01b      	beq.n	80058d6 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800589e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058a0:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80058a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058a4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80058a6:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80058a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058aa:	2202      	movs	r2, #2
 80058ac:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80058b0:	2300      	movs	r3, #0
 80058b2:	9303      	str	r3, [sp, #12]
 80058b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058b6:	9302      	str	r3, [sp, #8]
 80058b8:	f107 0314 	add.w	r3, r7, #20
 80058bc:	9301      	str	r3, [sp, #4]
 80058be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058c0:	9300      	str	r3, [sp, #0]
 80058c2:	683b      	ldr	r3, [r7, #0]
 80058c4:	687a      	ldr	r2, [r7, #4]
 80058c6:	68b9      	ldr	r1, [r7, #8]
 80058c8:	68f8      	ldr	r0, [r7, #12]
 80058ca:	f000 f850 	bl	800596e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80058ce:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80058d0:	f000 f8d6 	bl	8005a80 <prvAddNewTaskToReadyList>
 80058d4:	e001      	b.n	80058da <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80058d6:	2300      	movs	r3, #0
 80058d8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80058da:	697b      	ldr	r3, [r7, #20]
	}
 80058dc:	4618      	mov	r0, r3
 80058de:	3728      	adds	r7, #40	@ 0x28
 80058e0:	46bd      	mov	sp, r7
 80058e2:	bd80      	pop	{r7, pc}

080058e4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80058e4:	b580      	push	{r7, lr}
 80058e6:	b08c      	sub	sp, #48	@ 0x30
 80058e8:	af04      	add	r7, sp, #16
 80058ea:	60f8      	str	r0, [r7, #12]
 80058ec:	60b9      	str	r1, [r7, #8]
 80058ee:	603b      	str	r3, [r7, #0]
 80058f0:	4613      	mov	r3, r2
 80058f2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80058f4:	88fb      	ldrh	r3, [r7, #6]
 80058f6:	009b      	lsls	r3, r3, #2
 80058f8:	4618      	mov	r0, r3
 80058fa:	f001 fab7 	bl	8006e6c <pvPortMalloc>
 80058fe:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005900:	697b      	ldr	r3, [r7, #20]
 8005902:	2b00      	cmp	r3, #0
 8005904:	d00e      	beq.n	8005924 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005906:	2054      	movs	r0, #84	@ 0x54
 8005908:	f001 fab0 	bl	8006e6c <pvPortMalloc>
 800590c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800590e:	69fb      	ldr	r3, [r7, #28]
 8005910:	2b00      	cmp	r3, #0
 8005912:	d003      	beq.n	800591c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005914:	69fb      	ldr	r3, [r7, #28]
 8005916:	697a      	ldr	r2, [r7, #20]
 8005918:	631a      	str	r2, [r3, #48]	@ 0x30
 800591a:	e005      	b.n	8005928 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800591c:	6978      	ldr	r0, [r7, #20]
 800591e:	f001 fb6d 	bl	8006ffc <vPortFree>
 8005922:	e001      	b.n	8005928 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005924:	2300      	movs	r3, #0
 8005926:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005928:	69fb      	ldr	r3, [r7, #28]
 800592a:	2b00      	cmp	r3, #0
 800592c:	d017      	beq.n	800595e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800592e:	69fb      	ldr	r3, [r7, #28]
 8005930:	2200      	movs	r2, #0
 8005932:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005936:	88fa      	ldrh	r2, [r7, #6]
 8005938:	2300      	movs	r3, #0
 800593a:	9303      	str	r3, [sp, #12]
 800593c:	69fb      	ldr	r3, [r7, #28]
 800593e:	9302      	str	r3, [sp, #8]
 8005940:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005942:	9301      	str	r3, [sp, #4]
 8005944:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005946:	9300      	str	r3, [sp, #0]
 8005948:	683b      	ldr	r3, [r7, #0]
 800594a:	68b9      	ldr	r1, [r7, #8]
 800594c:	68f8      	ldr	r0, [r7, #12]
 800594e:	f000 f80e 	bl	800596e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005952:	69f8      	ldr	r0, [r7, #28]
 8005954:	f000 f894 	bl	8005a80 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005958:	2301      	movs	r3, #1
 800595a:	61bb      	str	r3, [r7, #24]
 800595c:	e002      	b.n	8005964 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800595e:	f04f 33ff 	mov.w	r3, #4294967295
 8005962:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005964:	69bb      	ldr	r3, [r7, #24]
	}
 8005966:	4618      	mov	r0, r3
 8005968:	3720      	adds	r7, #32
 800596a:	46bd      	mov	sp, r7
 800596c:	bd80      	pop	{r7, pc}

0800596e <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800596e:	b580      	push	{r7, lr}
 8005970:	b088      	sub	sp, #32
 8005972:	af00      	add	r7, sp, #0
 8005974:	60f8      	str	r0, [r7, #12]
 8005976:	60b9      	str	r1, [r7, #8]
 8005978:	607a      	str	r2, [r7, #4]
 800597a:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800597c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800597e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005986:	3b01      	subs	r3, #1
 8005988:	009b      	lsls	r3, r3, #2
 800598a:	4413      	add	r3, r2
 800598c:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800598e:	69bb      	ldr	r3, [r7, #24]
 8005990:	f023 0307 	bic.w	r3, r3, #7
 8005994:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005996:	69bb      	ldr	r3, [r7, #24]
 8005998:	f003 0307 	and.w	r3, r3, #7
 800599c:	2b00      	cmp	r3, #0
 800599e:	d00b      	beq.n	80059b8 <prvInitialiseNewTask+0x4a>
	__asm volatile
 80059a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059a4:	f383 8811 	msr	BASEPRI, r3
 80059a8:	f3bf 8f6f 	isb	sy
 80059ac:	f3bf 8f4f 	dsb	sy
 80059b0:	617b      	str	r3, [r7, #20]
}
 80059b2:	bf00      	nop
 80059b4:	bf00      	nop
 80059b6:	e7fd      	b.n	80059b4 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80059b8:	68bb      	ldr	r3, [r7, #8]
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d01f      	beq.n	80059fe <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80059be:	2300      	movs	r3, #0
 80059c0:	61fb      	str	r3, [r7, #28]
 80059c2:	e012      	b.n	80059ea <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80059c4:	68ba      	ldr	r2, [r7, #8]
 80059c6:	69fb      	ldr	r3, [r7, #28]
 80059c8:	4413      	add	r3, r2
 80059ca:	7819      	ldrb	r1, [r3, #0]
 80059cc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80059ce:	69fb      	ldr	r3, [r7, #28]
 80059d0:	4413      	add	r3, r2
 80059d2:	3334      	adds	r3, #52	@ 0x34
 80059d4:	460a      	mov	r2, r1
 80059d6:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80059d8:	68ba      	ldr	r2, [r7, #8]
 80059da:	69fb      	ldr	r3, [r7, #28]
 80059dc:	4413      	add	r3, r2
 80059de:	781b      	ldrb	r3, [r3, #0]
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d006      	beq.n	80059f2 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80059e4:	69fb      	ldr	r3, [r7, #28]
 80059e6:	3301      	adds	r3, #1
 80059e8:	61fb      	str	r3, [r7, #28]
 80059ea:	69fb      	ldr	r3, [r7, #28]
 80059ec:	2b0f      	cmp	r3, #15
 80059ee:	d9e9      	bls.n	80059c4 <prvInitialiseNewTask+0x56>
 80059f0:	e000      	b.n	80059f4 <prvInitialiseNewTask+0x86>
			{
				break;
 80059f2:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80059f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059f6:	2200      	movs	r2, #0
 80059f8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80059fc:	e003      	b.n	8005a06 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80059fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a00:	2200      	movs	r2, #0
 8005a02:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005a06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a08:	2b06      	cmp	r3, #6
 8005a0a:	d901      	bls.n	8005a10 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005a0c:	2306      	movs	r3, #6
 8005a0e:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005a10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a12:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005a14:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005a16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a18:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005a1a:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8005a1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a1e:	2200      	movs	r2, #0
 8005a20:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005a22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a24:	3304      	adds	r3, #4
 8005a26:	4618      	mov	r0, r3
 8005a28:	f7ff f98b 	bl	8004d42 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005a2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a2e:	3318      	adds	r3, #24
 8005a30:	4618      	mov	r0, r3
 8005a32:	f7ff f986 	bl	8004d42 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005a36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a38:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005a3a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005a3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a3e:	f1c3 0207 	rsb	r2, r3, #7
 8005a42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a44:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005a46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a48:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005a4a:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005a4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a4e:	2200      	movs	r2, #0
 8005a50:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005a52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a54:	2200      	movs	r2, #0
 8005a56:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005a5a:	683a      	ldr	r2, [r7, #0]
 8005a5c:	68f9      	ldr	r1, [r7, #12]
 8005a5e:	69b8      	ldr	r0, [r7, #24]
 8005a60:	f000 ffb4 	bl	80069cc <pxPortInitialiseStack>
 8005a64:	4602      	mov	r2, r0
 8005a66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a68:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005a6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d002      	beq.n	8005a76 <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005a70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a72:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005a74:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005a76:	bf00      	nop
 8005a78:	3720      	adds	r7, #32
 8005a7a:	46bd      	mov	sp, r7
 8005a7c:	bd80      	pop	{r7, pc}
	...

08005a80 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005a80:	b580      	push	{r7, lr}
 8005a82:	b082      	sub	sp, #8
 8005a84:	af00      	add	r7, sp, #0
 8005a86:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005a88:	f001 f8ce 	bl	8006c28 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005a8c:	4b2a      	ldr	r3, [pc, #168]	@ (8005b38 <prvAddNewTaskToReadyList+0xb8>)
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	3301      	adds	r3, #1
 8005a92:	4a29      	ldr	r2, [pc, #164]	@ (8005b38 <prvAddNewTaskToReadyList+0xb8>)
 8005a94:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005a96:	4b29      	ldr	r3, [pc, #164]	@ (8005b3c <prvAddNewTaskToReadyList+0xbc>)
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d109      	bne.n	8005ab2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005a9e:	4a27      	ldr	r2, [pc, #156]	@ (8005b3c <prvAddNewTaskToReadyList+0xbc>)
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005aa4:	4b24      	ldr	r3, [pc, #144]	@ (8005b38 <prvAddNewTaskToReadyList+0xb8>)
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	2b01      	cmp	r3, #1
 8005aaa:	d110      	bne.n	8005ace <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005aac:	f000 fbd4 	bl	8006258 <prvInitialiseTaskLists>
 8005ab0:	e00d      	b.n	8005ace <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005ab2:	4b23      	ldr	r3, [pc, #140]	@ (8005b40 <prvAddNewTaskToReadyList+0xc0>)
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d109      	bne.n	8005ace <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005aba:	4b20      	ldr	r3, [pc, #128]	@ (8005b3c <prvAddNewTaskToReadyList+0xbc>)
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ac4:	429a      	cmp	r2, r3
 8005ac6:	d802      	bhi.n	8005ace <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005ac8:	4a1c      	ldr	r2, [pc, #112]	@ (8005b3c <prvAddNewTaskToReadyList+0xbc>)
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005ace:	4b1d      	ldr	r3, [pc, #116]	@ (8005b44 <prvAddNewTaskToReadyList+0xc4>)
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	3301      	adds	r3, #1
 8005ad4:	4a1b      	ldr	r2, [pc, #108]	@ (8005b44 <prvAddNewTaskToReadyList+0xc4>)
 8005ad6:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005adc:	2201      	movs	r2, #1
 8005ade:	409a      	lsls	r2, r3
 8005ae0:	4b19      	ldr	r3, [pc, #100]	@ (8005b48 <prvAddNewTaskToReadyList+0xc8>)
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	4313      	orrs	r3, r2
 8005ae6:	4a18      	ldr	r2, [pc, #96]	@ (8005b48 <prvAddNewTaskToReadyList+0xc8>)
 8005ae8:	6013      	str	r3, [r2, #0]
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005aee:	4613      	mov	r3, r2
 8005af0:	009b      	lsls	r3, r3, #2
 8005af2:	4413      	add	r3, r2
 8005af4:	009b      	lsls	r3, r3, #2
 8005af6:	4a15      	ldr	r2, [pc, #84]	@ (8005b4c <prvAddNewTaskToReadyList+0xcc>)
 8005af8:	441a      	add	r2, r3
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	3304      	adds	r3, #4
 8005afe:	4619      	mov	r1, r3
 8005b00:	4610      	mov	r0, r2
 8005b02:	f7ff f92b 	bl	8004d5c <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005b06:	f001 f8c1 	bl	8006c8c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005b0a:	4b0d      	ldr	r3, [pc, #52]	@ (8005b40 <prvAddNewTaskToReadyList+0xc0>)
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d00e      	beq.n	8005b30 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005b12:	4b0a      	ldr	r3, [pc, #40]	@ (8005b3c <prvAddNewTaskToReadyList+0xbc>)
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b1c:	429a      	cmp	r2, r3
 8005b1e:	d207      	bcs.n	8005b30 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005b20:	4b0b      	ldr	r3, [pc, #44]	@ (8005b50 <prvAddNewTaskToReadyList+0xd0>)
 8005b22:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005b26:	601a      	str	r2, [r3, #0]
 8005b28:	f3bf 8f4f 	dsb	sy
 8005b2c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005b30:	bf00      	nop
 8005b32:	3708      	adds	r7, #8
 8005b34:	46bd      	mov	sp, r7
 8005b36:	bd80      	pop	{r7, pc}
 8005b38:	20000500 	.word	0x20000500
 8005b3c:	20000400 	.word	0x20000400
 8005b40:	2000050c 	.word	0x2000050c
 8005b44:	2000051c 	.word	0x2000051c
 8005b48:	20000508 	.word	0x20000508
 8005b4c:	20000404 	.word	0x20000404
 8005b50:	e000ed04 	.word	0xe000ed04

08005b54 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005b54:	b580      	push	{r7, lr}
 8005b56:	b084      	sub	sp, #16
 8005b58:	af00      	add	r7, sp, #0
 8005b5a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005b5c:	2300      	movs	r3, #0
 8005b5e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d018      	beq.n	8005b98 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005b66:	4b14      	ldr	r3, [pc, #80]	@ (8005bb8 <vTaskDelay+0x64>)
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d00b      	beq.n	8005b86 <vTaskDelay+0x32>
	__asm volatile
 8005b6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b72:	f383 8811 	msr	BASEPRI, r3
 8005b76:	f3bf 8f6f 	isb	sy
 8005b7a:	f3bf 8f4f 	dsb	sy
 8005b7e:	60bb      	str	r3, [r7, #8]
}
 8005b80:	bf00      	nop
 8005b82:	bf00      	nop
 8005b84:	e7fd      	b.n	8005b82 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005b86:	f000 f87d 	bl	8005c84 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005b8a:	2100      	movs	r1, #0
 8005b8c:	6878      	ldr	r0, [r7, #4]
 8005b8e:	f000 feb7 	bl	8006900 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005b92:	f000 f885 	bl	8005ca0 <xTaskResumeAll>
 8005b96:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d107      	bne.n	8005bae <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8005b9e:	4b07      	ldr	r3, [pc, #28]	@ (8005bbc <vTaskDelay+0x68>)
 8005ba0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005ba4:	601a      	str	r2, [r3, #0]
 8005ba6:	f3bf 8f4f 	dsb	sy
 8005baa:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005bae:	bf00      	nop
 8005bb0:	3710      	adds	r7, #16
 8005bb2:	46bd      	mov	sp, r7
 8005bb4:	bd80      	pop	{r7, pc}
 8005bb6:	bf00      	nop
 8005bb8:	20000528 	.word	0x20000528
 8005bbc:	e000ed04 	.word	0xe000ed04

08005bc0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005bc0:	b580      	push	{r7, lr}
 8005bc2:	b08a      	sub	sp, #40	@ 0x28
 8005bc4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005bc6:	2300      	movs	r3, #0
 8005bc8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005bca:	2300      	movs	r3, #0
 8005bcc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005bce:	463a      	mov	r2, r7
 8005bd0:	1d39      	adds	r1, r7, #4
 8005bd2:	f107 0308 	add.w	r3, r7, #8
 8005bd6:	4618      	mov	r0, r3
 8005bd8:	f7fa fcc2 	bl	8000560 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005bdc:	6839      	ldr	r1, [r7, #0]
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	68ba      	ldr	r2, [r7, #8]
 8005be2:	9202      	str	r2, [sp, #8]
 8005be4:	9301      	str	r3, [sp, #4]
 8005be6:	2300      	movs	r3, #0
 8005be8:	9300      	str	r3, [sp, #0]
 8005bea:	2300      	movs	r3, #0
 8005bec:	460a      	mov	r2, r1
 8005bee:	491f      	ldr	r1, [pc, #124]	@ (8005c6c <vTaskStartScheduler+0xac>)
 8005bf0:	481f      	ldr	r0, [pc, #124]	@ (8005c70 <vTaskStartScheduler+0xb0>)
 8005bf2:	f7ff fe17 	bl	8005824 <xTaskCreateStatic>
 8005bf6:	4603      	mov	r3, r0
 8005bf8:	4a1e      	ldr	r2, [pc, #120]	@ (8005c74 <vTaskStartScheduler+0xb4>)
 8005bfa:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005bfc:	4b1d      	ldr	r3, [pc, #116]	@ (8005c74 <vTaskStartScheduler+0xb4>)
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d002      	beq.n	8005c0a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005c04:	2301      	movs	r3, #1
 8005c06:	617b      	str	r3, [r7, #20]
 8005c08:	e001      	b.n	8005c0e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005c0a:	2300      	movs	r3, #0
 8005c0c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005c0e:	697b      	ldr	r3, [r7, #20]
 8005c10:	2b01      	cmp	r3, #1
 8005c12:	d116      	bne.n	8005c42 <vTaskStartScheduler+0x82>
	__asm volatile
 8005c14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c18:	f383 8811 	msr	BASEPRI, r3
 8005c1c:	f3bf 8f6f 	isb	sy
 8005c20:	f3bf 8f4f 	dsb	sy
 8005c24:	613b      	str	r3, [r7, #16]
}
 8005c26:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005c28:	4b13      	ldr	r3, [pc, #76]	@ (8005c78 <vTaskStartScheduler+0xb8>)
 8005c2a:	f04f 32ff 	mov.w	r2, #4294967295
 8005c2e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005c30:	4b12      	ldr	r3, [pc, #72]	@ (8005c7c <vTaskStartScheduler+0xbc>)
 8005c32:	2201      	movs	r2, #1
 8005c34:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005c36:	4b12      	ldr	r3, [pc, #72]	@ (8005c80 <vTaskStartScheduler+0xc0>)
 8005c38:	2200      	movs	r2, #0
 8005c3a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005c3c:	f000 ff50 	bl	8006ae0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005c40:	e00f      	b.n	8005c62 <vTaskStartScheduler+0xa2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005c42:	697b      	ldr	r3, [r7, #20]
 8005c44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c48:	d10b      	bne.n	8005c62 <vTaskStartScheduler+0xa2>
	__asm volatile
 8005c4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c4e:	f383 8811 	msr	BASEPRI, r3
 8005c52:	f3bf 8f6f 	isb	sy
 8005c56:	f3bf 8f4f 	dsb	sy
 8005c5a:	60fb      	str	r3, [r7, #12]
}
 8005c5c:	bf00      	nop
 8005c5e:	bf00      	nop
 8005c60:	e7fd      	b.n	8005c5e <vTaskStartScheduler+0x9e>
}
 8005c62:	bf00      	nop
 8005c64:	3718      	adds	r7, #24
 8005c66:	46bd      	mov	sp, r7
 8005c68:	bd80      	pop	{r7, pc}
 8005c6a:	bf00      	nop
 8005c6c:	08007ca8 	.word	0x08007ca8
 8005c70:	08006229 	.word	0x08006229
 8005c74:	20000524 	.word	0x20000524
 8005c78:	20000520 	.word	0x20000520
 8005c7c:	2000050c 	.word	0x2000050c
 8005c80:	20000504 	.word	0x20000504

08005c84 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005c84:	b480      	push	{r7}
 8005c86:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8005c88:	4b04      	ldr	r3, [pc, #16]	@ (8005c9c <vTaskSuspendAll+0x18>)
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	3301      	adds	r3, #1
 8005c8e:	4a03      	ldr	r2, [pc, #12]	@ (8005c9c <vTaskSuspendAll+0x18>)
 8005c90:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8005c92:	bf00      	nop
 8005c94:	46bd      	mov	sp, r7
 8005c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c9a:	4770      	bx	lr
 8005c9c:	20000528 	.word	0x20000528

08005ca0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005ca0:	b580      	push	{r7, lr}
 8005ca2:	b084      	sub	sp, #16
 8005ca4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005ca6:	2300      	movs	r3, #0
 8005ca8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005caa:	2300      	movs	r3, #0
 8005cac:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005cae:	4b42      	ldr	r3, [pc, #264]	@ (8005db8 <xTaskResumeAll+0x118>)
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d10b      	bne.n	8005cce <xTaskResumeAll+0x2e>
	__asm volatile
 8005cb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cba:	f383 8811 	msr	BASEPRI, r3
 8005cbe:	f3bf 8f6f 	isb	sy
 8005cc2:	f3bf 8f4f 	dsb	sy
 8005cc6:	603b      	str	r3, [r7, #0]
}
 8005cc8:	bf00      	nop
 8005cca:	bf00      	nop
 8005ccc:	e7fd      	b.n	8005cca <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005cce:	f000 ffab 	bl	8006c28 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005cd2:	4b39      	ldr	r3, [pc, #228]	@ (8005db8 <xTaskResumeAll+0x118>)
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	3b01      	subs	r3, #1
 8005cd8:	4a37      	ldr	r2, [pc, #220]	@ (8005db8 <xTaskResumeAll+0x118>)
 8005cda:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005cdc:	4b36      	ldr	r3, [pc, #216]	@ (8005db8 <xTaskResumeAll+0x118>)
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d161      	bne.n	8005da8 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005ce4:	4b35      	ldr	r3, [pc, #212]	@ (8005dbc <xTaskResumeAll+0x11c>)
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d05d      	beq.n	8005da8 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005cec:	e02e      	b.n	8005d4c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005cee:	4b34      	ldr	r3, [pc, #208]	@ (8005dc0 <xTaskResumeAll+0x120>)
 8005cf0:	68db      	ldr	r3, [r3, #12]
 8005cf2:	68db      	ldr	r3, [r3, #12]
 8005cf4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	3318      	adds	r3, #24
 8005cfa:	4618      	mov	r0, r3
 8005cfc:	f7ff f88b 	bl	8004e16 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	3304      	adds	r3, #4
 8005d04:	4618      	mov	r0, r3
 8005d06:	f7ff f886 	bl	8004e16 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d0e:	2201      	movs	r2, #1
 8005d10:	409a      	lsls	r2, r3
 8005d12:	4b2c      	ldr	r3, [pc, #176]	@ (8005dc4 <xTaskResumeAll+0x124>)
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	4313      	orrs	r3, r2
 8005d18:	4a2a      	ldr	r2, [pc, #168]	@ (8005dc4 <xTaskResumeAll+0x124>)
 8005d1a:	6013      	str	r3, [r2, #0]
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d20:	4613      	mov	r3, r2
 8005d22:	009b      	lsls	r3, r3, #2
 8005d24:	4413      	add	r3, r2
 8005d26:	009b      	lsls	r3, r3, #2
 8005d28:	4a27      	ldr	r2, [pc, #156]	@ (8005dc8 <xTaskResumeAll+0x128>)
 8005d2a:	441a      	add	r2, r3
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	3304      	adds	r3, #4
 8005d30:	4619      	mov	r1, r3
 8005d32:	4610      	mov	r0, r2
 8005d34:	f7ff f812 	bl	8004d5c <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d3c:	4b23      	ldr	r3, [pc, #140]	@ (8005dcc <xTaskResumeAll+0x12c>)
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d42:	429a      	cmp	r2, r3
 8005d44:	d302      	bcc.n	8005d4c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8005d46:	4b22      	ldr	r3, [pc, #136]	@ (8005dd0 <xTaskResumeAll+0x130>)
 8005d48:	2201      	movs	r2, #1
 8005d4a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005d4c:	4b1c      	ldr	r3, [pc, #112]	@ (8005dc0 <xTaskResumeAll+0x120>)
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d1cc      	bne.n	8005cee <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d001      	beq.n	8005d5e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005d5a:	f000 fb1b 	bl	8006394 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8005d5e:	4b1d      	ldr	r3, [pc, #116]	@ (8005dd4 <xTaskResumeAll+0x134>)
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d010      	beq.n	8005d8c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005d6a:	f000 f837 	bl	8005ddc <xTaskIncrementTick>
 8005d6e:	4603      	mov	r3, r0
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d002      	beq.n	8005d7a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8005d74:	4b16      	ldr	r3, [pc, #88]	@ (8005dd0 <xTaskResumeAll+0x130>)
 8005d76:	2201      	movs	r2, #1
 8005d78:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	3b01      	subs	r3, #1
 8005d7e:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d1f1      	bne.n	8005d6a <xTaskResumeAll+0xca>

						uxPendedTicks = 0;
 8005d86:	4b13      	ldr	r3, [pc, #76]	@ (8005dd4 <xTaskResumeAll+0x134>)
 8005d88:	2200      	movs	r2, #0
 8005d8a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005d8c:	4b10      	ldr	r3, [pc, #64]	@ (8005dd0 <xTaskResumeAll+0x130>)
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d009      	beq.n	8005da8 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005d94:	2301      	movs	r3, #1
 8005d96:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005d98:	4b0f      	ldr	r3, [pc, #60]	@ (8005dd8 <xTaskResumeAll+0x138>)
 8005d9a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005d9e:	601a      	str	r2, [r3, #0]
 8005da0:	f3bf 8f4f 	dsb	sy
 8005da4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005da8:	f000 ff70 	bl	8006c8c <vPortExitCritical>

	return xAlreadyYielded;
 8005dac:	68bb      	ldr	r3, [r7, #8]
}
 8005dae:	4618      	mov	r0, r3
 8005db0:	3710      	adds	r7, #16
 8005db2:	46bd      	mov	sp, r7
 8005db4:	bd80      	pop	{r7, pc}
 8005db6:	bf00      	nop
 8005db8:	20000528 	.word	0x20000528
 8005dbc:	20000500 	.word	0x20000500
 8005dc0:	200004c0 	.word	0x200004c0
 8005dc4:	20000508 	.word	0x20000508
 8005dc8:	20000404 	.word	0x20000404
 8005dcc:	20000400 	.word	0x20000400
 8005dd0:	20000514 	.word	0x20000514
 8005dd4:	20000510 	.word	0x20000510
 8005dd8:	e000ed04 	.word	0xe000ed04

08005ddc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005ddc:	b580      	push	{r7, lr}
 8005dde:	b086      	sub	sp, #24
 8005de0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005de2:	2300      	movs	r3, #0
 8005de4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005de6:	4b4f      	ldr	r3, [pc, #316]	@ (8005f24 <xTaskIncrementTick+0x148>)
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	f040 8089 	bne.w	8005f02 <xTaskIncrementTick+0x126>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005df0:	4b4d      	ldr	r3, [pc, #308]	@ (8005f28 <xTaskIncrementTick+0x14c>)
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	3301      	adds	r3, #1
 8005df6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005df8:	4a4b      	ldr	r2, [pc, #300]	@ (8005f28 <xTaskIncrementTick+0x14c>)
 8005dfa:	693b      	ldr	r3, [r7, #16]
 8005dfc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005dfe:	693b      	ldr	r3, [r7, #16]
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d121      	bne.n	8005e48 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8005e04:	4b49      	ldr	r3, [pc, #292]	@ (8005f2c <xTaskIncrementTick+0x150>)
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d00b      	beq.n	8005e26 <xTaskIncrementTick+0x4a>
	__asm volatile
 8005e0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e12:	f383 8811 	msr	BASEPRI, r3
 8005e16:	f3bf 8f6f 	isb	sy
 8005e1a:	f3bf 8f4f 	dsb	sy
 8005e1e:	603b      	str	r3, [r7, #0]
}
 8005e20:	bf00      	nop
 8005e22:	bf00      	nop
 8005e24:	e7fd      	b.n	8005e22 <xTaskIncrementTick+0x46>
 8005e26:	4b41      	ldr	r3, [pc, #260]	@ (8005f2c <xTaskIncrementTick+0x150>)
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	60fb      	str	r3, [r7, #12]
 8005e2c:	4b40      	ldr	r3, [pc, #256]	@ (8005f30 <xTaskIncrementTick+0x154>)
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	4a3e      	ldr	r2, [pc, #248]	@ (8005f2c <xTaskIncrementTick+0x150>)
 8005e32:	6013      	str	r3, [r2, #0]
 8005e34:	4a3e      	ldr	r2, [pc, #248]	@ (8005f30 <xTaskIncrementTick+0x154>)
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	6013      	str	r3, [r2, #0]
 8005e3a:	4b3e      	ldr	r3, [pc, #248]	@ (8005f34 <xTaskIncrementTick+0x158>)
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	3301      	adds	r3, #1
 8005e40:	4a3c      	ldr	r2, [pc, #240]	@ (8005f34 <xTaskIncrementTick+0x158>)
 8005e42:	6013      	str	r3, [r2, #0]
 8005e44:	f000 faa6 	bl	8006394 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005e48:	4b3b      	ldr	r3, [pc, #236]	@ (8005f38 <xTaskIncrementTick+0x15c>)
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	693a      	ldr	r2, [r7, #16]
 8005e4e:	429a      	cmp	r2, r3
 8005e50:	d348      	bcc.n	8005ee4 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005e52:	4b36      	ldr	r3, [pc, #216]	@ (8005f2c <xTaskIncrementTick+0x150>)
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d104      	bne.n	8005e66 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005e5c:	4b36      	ldr	r3, [pc, #216]	@ (8005f38 <xTaskIncrementTick+0x15c>)
 8005e5e:	f04f 32ff 	mov.w	r2, #4294967295
 8005e62:	601a      	str	r2, [r3, #0]
					break;
 8005e64:	e03e      	b.n	8005ee4 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005e66:	4b31      	ldr	r3, [pc, #196]	@ (8005f2c <xTaskIncrementTick+0x150>)
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	68db      	ldr	r3, [r3, #12]
 8005e6c:	68db      	ldr	r3, [r3, #12]
 8005e6e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005e70:	68bb      	ldr	r3, [r7, #8]
 8005e72:	685b      	ldr	r3, [r3, #4]
 8005e74:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005e76:	693a      	ldr	r2, [r7, #16]
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	429a      	cmp	r2, r3
 8005e7c:	d203      	bcs.n	8005e86 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005e7e:	4a2e      	ldr	r2, [pc, #184]	@ (8005f38 <xTaskIncrementTick+0x15c>)
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005e84:	e02e      	b.n	8005ee4 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005e86:	68bb      	ldr	r3, [r7, #8]
 8005e88:	3304      	adds	r3, #4
 8005e8a:	4618      	mov	r0, r3
 8005e8c:	f7fe ffc3 	bl	8004e16 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005e90:	68bb      	ldr	r3, [r7, #8]
 8005e92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d004      	beq.n	8005ea2 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005e98:	68bb      	ldr	r3, [r7, #8]
 8005e9a:	3318      	adds	r3, #24
 8005e9c:	4618      	mov	r0, r3
 8005e9e:	f7fe ffba 	bl	8004e16 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005ea2:	68bb      	ldr	r3, [r7, #8]
 8005ea4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ea6:	2201      	movs	r2, #1
 8005ea8:	409a      	lsls	r2, r3
 8005eaa:	4b24      	ldr	r3, [pc, #144]	@ (8005f3c <xTaskIncrementTick+0x160>)
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	4313      	orrs	r3, r2
 8005eb0:	4a22      	ldr	r2, [pc, #136]	@ (8005f3c <xTaskIncrementTick+0x160>)
 8005eb2:	6013      	str	r3, [r2, #0]
 8005eb4:	68bb      	ldr	r3, [r7, #8]
 8005eb6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005eb8:	4613      	mov	r3, r2
 8005eba:	009b      	lsls	r3, r3, #2
 8005ebc:	4413      	add	r3, r2
 8005ebe:	009b      	lsls	r3, r3, #2
 8005ec0:	4a1f      	ldr	r2, [pc, #124]	@ (8005f40 <xTaskIncrementTick+0x164>)
 8005ec2:	441a      	add	r2, r3
 8005ec4:	68bb      	ldr	r3, [r7, #8]
 8005ec6:	3304      	adds	r3, #4
 8005ec8:	4619      	mov	r1, r3
 8005eca:	4610      	mov	r0, r2
 8005ecc:	f7fe ff46 	bl	8004d5c <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005ed0:	68bb      	ldr	r3, [r7, #8]
 8005ed2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ed4:	4b1b      	ldr	r3, [pc, #108]	@ (8005f44 <xTaskIncrementTick+0x168>)
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005eda:	429a      	cmp	r2, r3
 8005edc:	d3b9      	bcc.n	8005e52 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8005ede:	2301      	movs	r3, #1
 8005ee0:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005ee2:	e7b6      	b.n	8005e52 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005ee4:	4b17      	ldr	r3, [pc, #92]	@ (8005f44 <xTaskIncrementTick+0x168>)
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005eea:	4915      	ldr	r1, [pc, #84]	@ (8005f40 <xTaskIncrementTick+0x164>)
 8005eec:	4613      	mov	r3, r2
 8005eee:	009b      	lsls	r3, r3, #2
 8005ef0:	4413      	add	r3, r2
 8005ef2:	009b      	lsls	r3, r3, #2
 8005ef4:	440b      	add	r3, r1
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	2b01      	cmp	r3, #1
 8005efa:	d907      	bls.n	8005f0c <xTaskIncrementTick+0x130>
			{
				xSwitchRequired = pdTRUE;
 8005efc:	2301      	movs	r3, #1
 8005efe:	617b      	str	r3, [r7, #20]
 8005f00:	e004      	b.n	8005f0c <xTaskIncrementTick+0x130>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8005f02:	4b11      	ldr	r3, [pc, #68]	@ (8005f48 <xTaskIncrementTick+0x16c>)
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	3301      	adds	r3, #1
 8005f08:	4a0f      	ldr	r2, [pc, #60]	@ (8005f48 <xTaskIncrementTick+0x16c>)
 8005f0a:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8005f0c:	4b0f      	ldr	r3, [pc, #60]	@ (8005f4c <xTaskIncrementTick+0x170>)
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d001      	beq.n	8005f18 <xTaskIncrementTick+0x13c>
		{
			xSwitchRequired = pdTRUE;
 8005f14:	2301      	movs	r3, #1
 8005f16:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8005f18:	697b      	ldr	r3, [r7, #20]
}
 8005f1a:	4618      	mov	r0, r3
 8005f1c:	3718      	adds	r7, #24
 8005f1e:	46bd      	mov	sp, r7
 8005f20:	bd80      	pop	{r7, pc}
 8005f22:	bf00      	nop
 8005f24:	20000528 	.word	0x20000528
 8005f28:	20000504 	.word	0x20000504
 8005f2c:	200004b8 	.word	0x200004b8
 8005f30:	200004bc 	.word	0x200004bc
 8005f34:	20000518 	.word	0x20000518
 8005f38:	20000520 	.word	0x20000520
 8005f3c:	20000508 	.word	0x20000508
 8005f40:	20000404 	.word	0x20000404
 8005f44:	20000400 	.word	0x20000400
 8005f48:	20000510 	.word	0x20000510
 8005f4c:	20000514 	.word	0x20000514

08005f50 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005f50:	b480      	push	{r7}
 8005f52:	b087      	sub	sp, #28
 8005f54:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005f56:	4b27      	ldr	r3, [pc, #156]	@ (8005ff4 <vTaskSwitchContext+0xa4>)
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d003      	beq.n	8005f66 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005f5e:	4b26      	ldr	r3, [pc, #152]	@ (8005ff8 <vTaskSwitchContext+0xa8>)
 8005f60:	2201      	movs	r2, #1
 8005f62:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005f64:	e040      	b.n	8005fe8 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 8005f66:	4b24      	ldr	r3, [pc, #144]	@ (8005ff8 <vTaskSwitchContext+0xa8>)
 8005f68:	2200      	movs	r2, #0
 8005f6a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005f6c:	4b23      	ldr	r3, [pc, #140]	@ (8005ffc <vTaskSwitchContext+0xac>)
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	fab3 f383 	clz	r3, r3
 8005f78:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8005f7a:	7afb      	ldrb	r3, [r7, #11]
 8005f7c:	f1c3 031f 	rsb	r3, r3, #31
 8005f80:	617b      	str	r3, [r7, #20]
 8005f82:	491f      	ldr	r1, [pc, #124]	@ (8006000 <vTaskSwitchContext+0xb0>)
 8005f84:	697a      	ldr	r2, [r7, #20]
 8005f86:	4613      	mov	r3, r2
 8005f88:	009b      	lsls	r3, r3, #2
 8005f8a:	4413      	add	r3, r2
 8005f8c:	009b      	lsls	r3, r3, #2
 8005f8e:	440b      	add	r3, r1
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d10b      	bne.n	8005fae <vTaskSwitchContext+0x5e>
	__asm volatile
 8005f96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f9a:	f383 8811 	msr	BASEPRI, r3
 8005f9e:	f3bf 8f6f 	isb	sy
 8005fa2:	f3bf 8f4f 	dsb	sy
 8005fa6:	607b      	str	r3, [r7, #4]
}
 8005fa8:	bf00      	nop
 8005faa:	bf00      	nop
 8005fac:	e7fd      	b.n	8005faa <vTaskSwitchContext+0x5a>
 8005fae:	697a      	ldr	r2, [r7, #20]
 8005fb0:	4613      	mov	r3, r2
 8005fb2:	009b      	lsls	r3, r3, #2
 8005fb4:	4413      	add	r3, r2
 8005fb6:	009b      	lsls	r3, r3, #2
 8005fb8:	4a11      	ldr	r2, [pc, #68]	@ (8006000 <vTaskSwitchContext+0xb0>)
 8005fba:	4413      	add	r3, r2
 8005fbc:	613b      	str	r3, [r7, #16]
 8005fbe:	693b      	ldr	r3, [r7, #16]
 8005fc0:	685b      	ldr	r3, [r3, #4]
 8005fc2:	685a      	ldr	r2, [r3, #4]
 8005fc4:	693b      	ldr	r3, [r7, #16]
 8005fc6:	605a      	str	r2, [r3, #4]
 8005fc8:	693b      	ldr	r3, [r7, #16]
 8005fca:	685a      	ldr	r2, [r3, #4]
 8005fcc:	693b      	ldr	r3, [r7, #16]
 8005fce:	3308      	adds	r3, #8
 8005fd0:	429a      	cmp	r2, r3
 8005fd2:	d104      	bne.n	8005fde <vTaskSwitchContext+0x8e>
 8005fd4:	693b      	ldr	r3, [r7, #16]
 8005fd6:	685b      	ldr	r3, [r3, #4]
 8005fd8:	685a      	ldr	r2, [r3, #4]
 8005fda:	693b      	ldr	r3, [r7, #16]
 8005fdc:	605a      	str	r2, [r3, #4]
 8005fde:	693b      	ldr	r3, [r7, #16]
 8005fe0:	685b      	ldr	r3, [r3, #4]
 8005fe2:	68db      	ldr	r3, [r3, #12]
 8005fe4:	4a07      	ldr	r2, [pc, #28]	@ (8006004 <vTaskSwitchContext+0xb4>)
 8005fe6:	6013      	str	r3, [r2, #0]
}
 8005fe8:	bf00      	nop
 8005fea:	371c      	adds	r7, #28
 8005fec:	46bd      	mov	sp, r7
 8005fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff2:	4770      	bx	lr
 8005ff4:	20000528 	.word	0x20000528
 8005ff8:	20000514 	.word	0x20000514
 8005ffc:	20000508 	.word	0x20000508
 8006000:	20000404 	.word	0x20000404
 8006004:	20000400 	.word	0x20000400

08006008 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006008:	b580      	push	{r7, lr}
 800600a:	b084      	sub	sp, #16
 800600c:	af00      	add	r7, sp, #0
 800600e:	6078      	str	r0, [r7, #4]
 8006010:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	2b00      	cmp	r3, #0
 8006016:	d10b      	bne.n	8006030 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8006018:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800601c:	f383 8811 	msr	BASEPRI, r3
 8006020:	f3bf 8f6f 	isb	sy
 8006024:	f3bf 8f4f 	dsb	sy
 8006028:	60fb      	str	r3, [r7, #12]
}
 800602a:	bf00      	nop
 800602c:	bf00      	nop
 800602e:	e7fd      	b.n	800602c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006030:	4b07      	ldr	r3, [pc, #28]	@ (8006050 <vTaskPlaceOnEventList+0x48>)
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	3318      	adds	r3, #24
 8006036:	4619      	mov	r1, r3
 8006038:	6878      	ldr	r0, [r7, #4]
 800603a:	f7fe feb3 	bl	8004da4 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800603e:	2101      	movs	r1, #1
 8006040:	6838      	ldr	r0, [r7, #0]
 8006042:	f000 fc5d 	bl	8006900 <prvAddCurrentTaskToDelayedList>
}
 8006046:	bf00      	nop
 8006048:	3710      	adds	r7, #16
 800604a:	46bd      	mov	sp, r7
 800604c:	bd80      	pop	{r7, pc}
 800604e:	bf00      	nop
 8006050:	20000400 	.word	0x20000400

08006054 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006054:	b580      	push	{r7, lr}
 8006056:	b086      	sub	sp, #24
 8006058:	af00      	add	r7, sp, #0
 800605a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	68db      	ldr	r3, [r3, #12]
 8006060:	68db      	ldr	r3, [r3, #12]
 8006062:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006064:	693b      	ldr	r3, [r7, #16]
 8006066:	2b00      	cmp	r3, #0
 8006068:	d10b      	bne.n	8006082 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800606a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800606e:	f383 8811 	msr	BASEPRI, r3
 8006072:	f3bf 8f6f 	isb	sy
 8006076:	f3bf 8f4f 	dsb	sy
 800607a:	60fb      	str	r3, [r7, #12]
}
 800607c:	bf00      	nop
 800607e:	bf00      	nop
 8006080:	e7fd      	b.n	800607e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006082:	693b      	ldr	r3, [r7, #16]
 8006084:	3318      	adds	r3, #24
 8006086:	4618      	mov	r0, r3
 8006088:	f7fe fec5 	bl	8004e16 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800608c:	4b1d      	ldr	r3, [pc, #116]	@ (8006104 <xTaskRemoveFromEventList+0xb0>)
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	2b00      	cmp	r3, #0
 8006092:	d11c      	bne.n	80060ce <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006094:	693b      	ldr	r3, [r7, #16]
 8006096:	3304      	adds	r3, #4
 8006098:	4618      	mov	r0, r3
 800609a:	f7fe febc 	bl	8004e16 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800609e:	693b      	ldr	r3, [r7, #16]
 80060a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060a2:	2201      	movs	r2, #1
 80060a4:	409a      	lsls	r2, r3
 80060a6:	4b18      	ldr	r3, [pc, #96]	@ (8006108 <xTaskRemoveFromEventList+0xb4>)
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	4313      	orrs	r3, r2
 80060ac:	4a16      	ldr	r2, [pc, #88]	@ (8006108 <xTaskRemoveFromEventList+0xb4>)
 80060ae:	6013      	str	r3, [r2, #0]
 80060b0:	693b      	ldr	r3, [r7, #16]
 80060b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80060b4:	4613      	mov	r3, r2
 80060b6:	009b      	lsls	r3, r3, #2
 80060b8:	4413      	add	r3, r2
 80060ba:	009b      	lsls	r3, r3, #2
 80060bc:	4a13      	ldr	r2, [pc, #76]	@ (800610c <xTaskRemoveFromEventList+0xb8>)
 80060be:	441a      	add	r2, r3
 80060c0:	693b      	ldr	r3, [r7, #16]
 80060c2:	3304      	adds	r3, #4
 80060c4:	4619      	mov	r1, r3
 80060c6:	4610      	mov	r0, r2
 80060c8:	f7fe fe48 	bl	8004d5c <vListInsertEnd>
 80060cc:	e005      	b.n	80060da <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80060ce:	693b      	ldr	r3, [r7, #16]
 80060d0:	3318      	adds	r3, #24
 80060d2:	4619      	mov	r1, r3
 80060d4:	480e      	ldr	r0, [pc, #56]	@ (8006110 <xTaskRemoveFromEventList+0xbc>)
 80060d6:	f7fe fe41 	bl	8004d5c <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80060da:	693b      	ldr	r3, [r7, #16]
 80060dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80060de:	4b0d      	ldr	r3, [pc, #52]	@ (8006114 <xTaskRemoveFromEventList+0xc0>)
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060e4:	429a      	cmp	r2, r3
 80060e6:	d905      	bls.n	80060f4 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80060e8:	2301      	movs	r3, #1
 80060ea:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80060ec:	4b0a      	ldr	r3, [pc, #40]	@ (8006118 <xTaskRemoveFromEventList+0xc4>)
 80060ee:	2201      	movs	r2, #1
 80060f0:	601a      	str	r2, [r3, #0]
 80060f2:	e001      	b.n	80060f8 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80060f4:	2300      	movs	r3, #0
 80060f6:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80060f8:	697b      	ldr	r3, [r7, #20]
}
 80060fa:	4618      	mov	r0, r3
 80060fc:	3718      	adds	r7, #24
 80060fe:	46bd      	mov	sp, r7
 8006100:	bd80      	pop	{r7, pc}
 8006102:	bf00      	nop
 8006104:	20000528 	.word	0x20000528
 8006108:	20000508 	.word	0x20000508
 800610c:	20000404 	.word	0x20000404
 8006110:	200004c0 	.word	0x200004c0
 8006114:	20000400 	.word	0x20000400
 8006118:	20000514 	.word	0x20000514

0800611c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800611c:	b480      	push	{r7}
 800611e:	b083      	sub	sp, #12
 8006120:	af00      	add	r7, sp, #0
 8006122:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006124:	4b06      	ldr	r3, [pc, #24]	@ (8006140 <vTaskInternalSetTimeOutState+0x24>)
 8006126:	681a      	ldr	r2, [r3, #0]
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800612c:	4b05      	ldr	r3, [pc, #20]	@ (8006144 <vTaskInternalSetTimeOutState+0x28>)
 800612e:	681a      	ldr	r2, [r3, #0]
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	605a      	str	r2, [r3, #4]
}
 8006134:	bf00      	nop
 8006136:	370c      	adds	r7, #12
 8006138:	46bd      	mov	sp, r7
 800613a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800613e:	4770      	bx	lr
 8006140:	20000518 	.word	0x20000518
 8006144:	20000504 	.word	0x20000504

08006148 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8006148:	b580      	push	{r7, lr}
 800614a:	b088      	sub	sp, #32
 800614c:	af00      	add	r7, sp, #0
 800614e:	6078      	str	r0, [r7, #4]
 8006150:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	2b00      	cmp	r3, #0
 8006156:	d10b      	bne.n	8006170 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8006158:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800615c:	f383 8811 	msr	BASEPRI, r3
 8006160:	f3bf 8f6f 	isb	sy
 8006164:	f3bf 8f4f 	dsb	sy
 8006168:	613b      	str	r3, [r7, #16]
}
 800616a:	bf00      	nop
 800616c:	bf00      	nop
 800616e:	e7fd      	b.n	800616c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8006170:	683b      	ldr	r3, [r7, #0]
 8006172:	2b00      	cmp	r3, #0
 8006174:	d10b      	bne.n	800618e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8006176:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800617a:	f383 8811 	msr	BASEPRI, r3
 800617e:	f3bf 8f6f 	isb	sy
 8006182:	f3bf 8f4f 	dsb	sy
 8006186:	60fb      	str	r3, [r7, #12]
}
 8006188:	bf00      	nop
 800618a:	bf00      	nop
 800618c:	e7fd      	b.n	800618a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800618e:	f000 fd4b 	bl	8006c28 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006192:	4b1d      	ldr	r3, [pc, #116]	@ (8006208 <xTaskCheckForTimeOut+0xc0>)
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	685b      	ldr	r3, [r3, #4]
 800619c:	69ba      	ldr	r2, [r7, #24]
 800619e:	1ad3      	subs	r3, r2, r3
 80061a0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80061a2:	683b      	ldr	r3, [r7, #0]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061aa:	d102      	bne.n	80061b2 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80061ac:	2300      	movs	r3, #0
 80061ae:	61fb      	str	r3, [r7, #28]
 80061b0:	e023      	b.n	80061fa <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681a      	ldr	r2, [r3, #0]
 80061b6:	4b15      	ldr	r3, [pc, #84]	@ (800620c <xTaskCheckForTimeOut+0xc4>)
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	429a      	cmp	r2, r3
 80061bc:	d007      	beq.n	80061ce <xTaskCheckForTimeOut+0x86>
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	685b      	ldr	r3, [r3, #4]
 80061c2:	69ba      	ldr	r2, [r7, #24]
 80061c4:	429a      	cmp	r2, r3
 80061c6:	d302      	bcc.n	80061ce <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80061c8:	2301      	movs	r3, #1
 80061ca:	61fb      	str	r3, [r7, #28]
 80061cc:	e015      	b.n	80061fa <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80061ce:	683b      	ldr	r3, [r7, #0]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	697a      	ldr	r2, [r7, #20]
 80061d4:	429a      	cmp	r2, r3
 80061d6:	d20b      	bcs.n	80061f0 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80061d8:	683b      	ldr	r3, [r7, #0]
 80061da:	681a      	ldr	r2, [r3, #0]
 80061dc:	697b      	ldr	r3, [r7, #20]
 80061de:	1ad2      	subs	r2, r2, r3
 80061e0:	683b      	ldr	r3, [r7, #0]
 80061e2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80061e4:	6878      	ldr	r0, [r7, #4]
 80061e6:	f7ff ff99 	bl	800611c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80061ea:	2300      	movs	r3, #0
 80061ec:	61fb      	str	r3, [r7, #28]
 80061ee:	e004      	b.n	80061fa <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80061f0:	683b      	ldr	r3, [r7, #0]
 80061f2:	2200      	movs	r2, #0
 80061f4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80061f6:	2301      	movs	r3, #1
 80061f8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80061fa:	f000 fd47 	bl	8006c8c <vPortExitCritical>

	return xReturn;
 80061fe:	69fb      	ldr	r3, [r7, #28]
}
 8006200:	4618      	mov	r0, r3
 8006202:	3720      	adds	r7, #32
 8006204:	46bd      	mov	sp, r7
 8006206:	bd80      	pop	{r7, pc}
 8006208:	20000504 	.word	0x20000504
 800620c:	20000518 	.word	0x20000518

08006210 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006210:	b480      	push	{r7}
 8006212:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006214:	4b03      	ldr	r3, [pc, #12]	@ (8006224 <vTaskMissedYield+0x14>)
 8006216:	2201      	movs	r2, #1
 8006218:	601a      	str	r2, [r3, #0]
}
 800621a:	bf00      	nop
 800621c:	46bd      	mov	sp, r7
 800621e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006222:	4770      	bx	lr
 8006224:	20000514 	.word	0x20000514

08006228 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006228:	b580      	push	{r7, lr}
 800622a:	b082      	sub	sp, #8
 800622c:	af00      	add	r7, sp, #0
 800622e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006230:	f000 f852 	bl	80062d8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006234:	4b06      	ldr	r3, [pc, #24]	@ (8006250 <prvIdleTask+0x28>)
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	2b01      	cmp	r3, #1
 800623a:	d9f9      	bls.n	8006230 <prvIdleTask+0x8>
			{
				taskYIELD();
 800623c:	4b05      	ldr	r3, [pc, #20]	@ (8006254 <prvIdleTask+0x2c>)
 800623e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006242:	601a      	str	r2, [r3, #0]
 8006244:	f3bf 8f4f 	dsb	sy
 8006248:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800624c:	e7f0      	b.n	8006230 <prvIdleTask+0x8>
 800624e:	bf00      	nop
 8006250:	20000404 	.word	0x20000404
 8006254:	e000ed04 	.word	0xe000ed04

08006258 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006258:	b580      	push	{r7, lr}
 800625a:	b082      	sub	sp, #8
 800625c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800625e:	2300      	movs	r3, #0
 8006260:	607b      	str	r3, [r7, #4]
 8006262:	e00c      	b.n	800627e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006264:	687a      	ldr	r2, [r7, #4]
 8006266:	4613      	mov	r3, r2
 8006268:	009b      	lsls	r3, r3, #2
 800626a:	4413      	add	r3, r2
 800626c:	009b      	lsls	r3, r3, #2
 800626e:	4a12      	ldr	r2, [pc, #72]	@ (80062b8 <prvInitialiseTaskLists+0x60>)
 8006270:	4413      	add	r3, r2
 8006272:	4618      	mov	r0, r3
 8006274:	f7fe fd45 	bl	8004d02 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	3301      	adds	r3, #1
 800627c:	607b      	str	r3, [r7, #4]
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	2b06      	cmp	r3, #6
 8006282:	d9ef      	bls.n	8006264 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006284:	480d      	ldr	r0, [pc, #52]	@ (80062bc <prvInitialiseTaskLists+0x64>)
 8006286:	f7fe fd3c 	bl	8004d02 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800628a:	480d      	ldr	r0, [pc, #52]	@ (80062c0 <prvInitialiseTaskLists+0x68>)
 800628c:	f7fe fd39 	bl	8004d02 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006290:	480c      	ldr	r0, [pc, #48]	@ (80062c4 <prvInitialiseTaskLists+0x6c>)
 8006292:	f7fe fd36 	bl	8004d02 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006296:	480c      	ldr	r0, [pc, #48]	@ (80062c8 <prvInitialiseTaskLists+0x70>)
 8006298:	f7fe fd33 	bl	8004d02 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800629c:	480b      	ldr	r0, [pc, #44]	@ (80062cc <prvInitialiseTaskLists+0x74>)
 800629e:	f7fe fd30 	bl	8004d02 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80062a2:	4b0b      	ldr	r3, [pc, #44]	@ (80062d0 <prvInitialiseTaskLists+0x78>)
 80062a4:	4a05      	ldr	r2, [pc, #20]	@ (80062bc <prvInitialiseTaskLists+0x64>)
 80062a6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80062a8:	4b0a      	ldr	r3, [pc, #40]	@ (80062d4 <prvInitialiseTaskLists+0x7c>)
 80062aa:	4a05      	ldr	r2, [pc, #20]	@ (80062c0 <prvInitialiseTaskLists+0x68>)
 80062ac:	601a      	str	r2, [r3, #0]
}
 80062ae:	bf00      	nop
 80062b0:	3708      	adds	r7, #8
 80062b2:	46bd      	mov	sp, r7
 80062b4:	bd80      	pop	{r7, pc}
 80062b6:	bf00      	nop
 80062b8:	20000404 	.word	0x20000404
 80062bc:	20000490 	.word	0x20000490
 80062c0:	200004a4 	.word	0x200004a4
 80062c4:	200004c0 	.word	0x200004c0
 80062c8:	200004d4 	.word	0x200004d4
 80062cc:	200004ec 	.word	0x200004ec
 80062d0:	200004b8 	.word	0x200004b8
 80062d4:	200004bc 	.word	0x200004bc

080062d8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80062d8:	b580      	push	{r7, lr}
 80062da:	b082      	sub	sp, #8
 80062dc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80062de:	e019      	b.n	8006314 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80062e0:	f000 fca2 	bl	8006c28 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80062e4:	4b10      	ldr	r3, [pc, #64]	@ (8006328 <prvCheckTasksWaitingTermination+0x50>)
 80062e6:	68db      	ldr	r3, [r3, #12]
 80062e8:	68db      	ldr	r3, [r3, #12]
 80062ea:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	3304      	adds	r3, #4
 80062f0:	4618      	mov	r0, r3
 80062f2:	f7fe fd90 	bl	8004e16 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80062f6:	4b0d      	ldr	r3, [pc, #52]	@ (800632c <prvCheckTasksWaitingTermination+0x54>)
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	3b01      	subs	r3, #1
 80062fc:	4a0b      	ldr	r2, [pc, #44]	@ (800632c <prvCheckTasksWaitingTermination+0x54>)
 80062fe:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006300:	4b0b      	ldr	r3, [pc, #44]	@ (8006330 <prvCheckTasksWaitingTermination+0x58>)
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	3b01      	subs	r3, #1
 8006306:	4a0a      	ldr	r2, [pc, #40]	@ (8006330 <prvCheckTasksWaitingTermination+0x58>)
 8006308:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800630a:	f000 fcbf 	bl	8006c8c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800630e:	6878      	ldr	r0, [r7, #4]
 8006310:	f000 f810 	bl	8006334 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006314:	4b06      	ldr	r3, [pc, #24]	@ (8006330 <prvCheckTasksWaitingTermination+0x58>)
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	2b00      	cmp	r3, #0
 800631a:	d1e1      	bne.n	80062e0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800631c:	bf00      	nop
 800631e:	bf00      	nop
 8006320:	3708      	adds	r7, #8
 8006322:	46bd      	mov	sp, r7
 8006324:	bd80      	pop	{r7, pc}
 8006326:	bf00      	nop
 8006328:	200004d4 	.word	0x200004d4
 800632c:	20000500 	.word	0x20000500
 8006330:	200004e8 	.word	0x200004e8

08006334 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006334:	b580      	push	{r7, lr}
 8006336:	b084      	sub	sp, #16
 8006338:	af00      	add	r7, sp, #0
 800633a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006342:	2b00      	cmp	r3, #0
 8006344:	d108      	bne.n	8006358 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800634a:	4618      	mov	r0, r3
 800634c:	f000 fe56 	bl	8006ffc <vPortFree>
				vPortFree( pxTCB );
 8006350:	6878      	ldr	r0, [r7, #4]
 8006352:	f000 fe53 	bl	8006ffc <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006356:	e019      	b.n	800638c <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800635e:	2b01      	cmp	r3, #1
 8006360:	d103      	bne.n	800636a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8006362:	6878      	ldr	r0, [r7, #4]
 8006364:	f000 fe4a 	bl	8006ffc <vPortFree>
	}
 8006368:	e010      	b.n	800638c <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006370:	2b02      	cmp	r3, #2
 8006372:	d00b      	beq.n	800638c <prvDeleteTCB+0x58>
	__asm volatile
 8006374:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006378:	f383 8811 	msr	BASEPRI, r3
 800637c:	f3bf 8f6f 	isb	sy
 8006380:	f3bf 8f4f 	dsb	sy
 8006384:	60fb      	str	r3, [r7, #12]
}
 8006386:	bf00      	nop
 8006388:	bf00      	nop
 800638a:	e7fd      	b.n	8006388 <prvDeleteTCB+0x54>
	}
 800638c:	bf00      	nop
 800638e:	3710      	adds	r7, #16
 8006390:	46bd      	mov	sp, r7
 8006392:	bd80      	pop	{r7, pc}

08006394 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006394:	b480      	push	{r7}
 8006396:	b083      	sub	sp, #12
 8006398:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800639a:	4b0c      	ldr	r3, [pc, #48]	@ (80063cc <prvResetNextTaskUnblockTime+0x38>)
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d104      	bne.n	80063ae <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80063a4:	4b0a      	ldr	r3, [pc, #40]	@ (80063d0 <prvResetNextTaskUnblockTime+0x3c>)
 80063a6:	f04f 32ff 	mov.w	r2, #4294967295
 80063aa:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80063ac:	e008      	b.n	80063c0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80063ae:	4b07      	ldr	r3, [pc, #28]	@ (80063cc <prvResetNextTaskUnblockTime+0x38>)
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	68db      	ldr	r3, [r3, #12]
 80063b4:	68db      	ldr	r3, [r3, #12]
 80063b6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	685b      	ldr	r3, [r3, #4]
 80063bc:	4a04      	ldr	r2, [pc, #16]	@ (80063d0 <prvResetNextTaskUnblockTime+0x3c>)
 80063be:	6013      	str	r3, [r2, #0]
}
 80063c0:	bf00      	nop
 80063c2:	370c      	adds	r7, #12
 80063c4:	46bd      	mov	sp, r7
 80063c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ca:	4770      	bx	lr
 80063cc:	200004b8 	.word	0x200004b8
 80063d0:	20000520 	.word	0x20000520

080063d4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80063d4:	b480      	push	{r7}
 80063d6:	b083      	sub	sp, #12
 80063d8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80063da:	4b0b      	ldr	r3, [pc, #44]	@ (8006408 <xTaskGetSchedulerState+0x34>)
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d102      	bne.n	80063e8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80063e2:	2301      	movs	r3, #1
 80063e4:	607b      	str	r3, [r7, #4]
 80063e6:	e008      	b.n	80063fa <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80063e8:	4b08      	ldr	r3, [pc, #32]	@ (800640c <xTaskGetSchedulerState+0x38>)
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d102      	bne.n	80063f6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80063f0:	2302      	movs	r3, #2
 80063f2:	607b      	str	r3, [r7, #4]
 80063f4:	e001      	b.n	80063fa <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80063f6:	2300      	movs	r3, #0
 80063f8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80063fa:	687b      	ldr	r3, [r7, #4]
	}
 80063fc:	4618      	mov	r0, r3
 80063fe:	370c      	adds	r7, #12
 8006400:	46bd      	mov	sp, r7
 8006402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006406:	4770      	bx	lr
 8006408:	2000050c 	.word	0x2000050c
 800640c:	20000528 	.word	0x20000528

08006410 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006410:	b580      	push	{r7, lr}
 8006412:	b086      	sub	sp, #24
 8006414:	af00      	add	r7, sp, #0
 8006416:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800641c:	2300      	movs	r3, #0
 800641e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	2b00      	cmp	r3, #0
 8006424:	d070      	beq.n	8006508 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006426:	4b3b      	ldr	r3, [pc, #236]	@ (8006514 <xTaskPriorityDisinherit+0x104>)
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	693a      	ldr	r2, [r7, #16]
 800642c:	429a      	cmp	r2, r3
 800642e:	d00b      	beq.n	8006448 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8006430:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006434:	f383 8811 	msr	BASEPRI, r3
 8006438:	f3bf 8f6f 	isb	sy
 800643c:	f3bf 8f4f 	dsb	sy
 8006440:	60fb      	str	r3, [r7, #12]
}
 8006442:	bf00      	nop
 8006444:	bf00      	nop
 8006446:	e7fd      	b.n	8006444 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8006448:	693b      	ldr	r3, [r7, #16]
 800644a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800644c:	2b00      	cmp	r3, #0
 800644e:	d10b      	bne.n	8006468 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8006450:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006454:	f383 8811 	msr	BASEPRI, r3
 8006458:	f3bf 8f6f 	isb	sy
 800645c:	f3bf 8f4f 	dsb	sy
 8006460:	60bb      	str	r3, [r7, #8]
}
 8006462:	bf00      	nop
 8006464:	bf00      	nop
 8006466:	e7fd      	b.n	8006464 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8006468:	693b      	ldr	r3, [r7, #16]
 800646a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800646c:	1e5a      	subs	r2, r3, #1
 800646e:	693b      	ldr	r3, [r7, #16]
 8006470:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006472:	693b      	ldr	r3, [r7, #16]
 8006474:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006476:	693b      	ldr	r3, [r7, #16]
 8006478:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800647a:	429a      	cmp	r2, r3
 800647c:	d044      	beq.n	8006508 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800647e:	693b      	ldr	r3, [r7, #16]
 8006480:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006482:	2b00      	cmp	r3, #0
 8006484:	d140      	bne.n	8006508 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006486:	693b      	ldr	r3, [r7, #16]
 8006488:	3304      	adds	r3, #4
 800648a:	4618      	mov	r0, r3
 800648c:	f7fe fcc3 	bl	8004e16 <uxListRemove>
 8006490:	4603      	mov	r3, r0
 8006492:	2b00      	cmp	r3, #0
 8006494:	d115      	bne.n	80064c2 <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8006496:	693b      	ldr	r3, [r7, #16]
 8006498:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800649a:	491f      	ldr	r1, [pc, #124]	@ (8006518 <xTaskPriorityDisinherit+0x108>)
 800649c:	4613      	mov	r3, r2
 800649e:	009b      	lsls	r3, r3, #2
 80064a0:	4413      	add	r3, r2
 80064a2:	009b      	lsls	r3, r3, #2
 80064a4:	440b      	add	r3, r1
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d10a      	bne.n	80064c2 <xTaskPriorityDisinherit+0xb2>
 80064ac:	693b      	ldr	r3, [r7, #16]
 80064ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064b0:	2201      	movs	r2, #1
 80064b2:	fa02 f303 	lsl.w	r3, r2, r3
 80064b6:	43da      	mvns	r2, r3
 80064b8:	4b18      	ldr	r3, [pc, #96]	@ (800651c <xTaskPriorityDisinherit+0x10c>)
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	4013      	ands	r3, r2
 80064be:	4a17      	ldr	r2, [pc, #92]	@ (800651c <xTaskPriorityDisinherit+0x10c>)
 80064c0:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80064c2:	693b      	ldr	r3, [r7, #16]
 80064c4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80064c6:	693b      	ldr	r3, [r7, #16]
 80064c8:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80064ca:	693b      	ldr	r3, [r7, #16]
 80064cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064ce:	f1c3 0207 	rsb	r2, r3, #7
 80064d2:	693b      	ldr	r3, [r7, #16]
 80064d4:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80064d6:	693b      	ldr	r3, [r7, #16]
 80064d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064da:	2201      	movs	r2, #1
 80064dc:	409a      	lsls	r2, r3
 80064de:	4b0f      	ldr	r3, [pc, #60]	@ (800651c <xTaskPriorityDisinherit+0x10c>)
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	4313      	orrs	r3, r2
 80064e4:	4a0d      	ldr	r2, [pc, #52]	@ (800651c <xTaskPriorityDisinherit+0x10c>)
 80064e6:	6013      	str	r3, [r2, #0]
 80064e8:	693b      	ldr	r3, [r7, #16]
 80064ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80064ec:	4613      	mov	r3, r2
 80064ee:	009b      	lsls	r3, r3, #2
 80064f0:	4413      	add	r3, r2
 80064f2:	009b      	lsls	r3, r3, #2
 80064f4:	4a08      	ldr	r2, [pc, #32]	@ (8006518 <xTaskPriorityDisinherit+0x108>)
 80064f6:	441a      	add	r2, r3
 80064f8:	693b      	ldr	r3, [r7, #16]
 80064fa:	3304      	adds	r3, #4
 80064fc:	4619      	mov	r1, r3
 80064fe:	4610      	mov	r0, r2
 8006500:	f7fe fc2c 	bl	8004d5c <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006504:	2301      	movs	r3, #1
 8006506:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006508:	697b      	ldr	r3, [r7, #20]
	}
 800650a:	4618      	mov	r0, r3
 800650c:	3718      	adds	r7, #24
 800650e:	46bd      	mov	sp, r7
 8006510:	bd80      	pop	{r7, pc}
 8006512:	bf00      	nop
 8006514:	20000400 	.word	0x20000400
 8006518:	20000404 	.word	0x20000404
 800651c:	20000508 	.word	0x20000508

08006520 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 8006520:	b580      	push	{r7, lr}
 8006522:	b086      	sub	sp, #24
 8006524:	af00      	add	r7, sp, #0
 8006526:	60f8      	str	r0, [r7, #12]
 8006528:	60b9      	str	r1, [r7, #8]
 800652a:	607a      	str	r2, [r7, #4]
 800652c:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 800652e:	f000 fb7b 	bl	8006c28 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8006532:	4b26      	ldr	r3, [pc, #152]	@ (80065cc <xTaskNotifyWait+0xac>)
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800653a:	b2db      	uxtb	r3, r3
 800653c:	2b02      	cmp	r3, #2
 800653e:	d01a      	beq.n	8006576 <xTaskNotifyWait+0x56>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 8006540:	4b22      	ldr	r3, [pc, #136]	@ (80065cc <xTaskNotifyWait+0xac>)
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8006546:	68fa      	ldr	r2, [r7, #12]
 8006548:	43d2      	mvns	r2, r2
 800654a:	400a      	ands	r2, r1
 800654c:	64da      	str	r2, [r3, #76]	@ 0x4c

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800654e:	4b1f      	ldr	r3, [pc, #124]	@ (80065cc <xTaskNotifyWait+0xac>)
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	2201      	movs	r2, #1
 8006554:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

				if( xTicksToWait > ( TickType_t ) 0 )
 8006558:	683b      	ldr	r3, [r7, #0]
 800655a:	2b00      	cmp	r3, #0
 800655c:	d00b      	beq.n	8006576 <xTaskNotifyWait+0x56>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800655e:	2101      	movs	r1, #1
 8006560:	6838      	ldr	r0, [r7, #0]
 8006562:	f000 f9cd 	bl	8006900 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8006566:	4b1a      	ldr	r3, [pc, #104]	@ (80065d0 <xTaskNotifyWait+0xb0>)
 8006568:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800656c:	601a      	str	r2, [r3, #0]
 800656e:	f3bf 8f4f 	dsb	sy
 8006572:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8006576:	f000 fb89 	bl	8006c8c <vPortExitCritical>

		taskENTER_CRITICAL();
 800657a:	f000 fb55 	bl	8006c28 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	2b00      	cmp	r3, #0
 8006582:	d004      	beq.n	800658e <xTaskNotifyWait+0x6e>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 8006584:	4b11      	ldr	r3, [pc, #68]	@ (80065cc <xTaskNotifyWait+0xac>)
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800658e:	4b0f      	ldr	r3, [pc, #60]	@ (80065cc <xTaskNotifyWait+0xac>)
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006596:	b2db      	uxtb	r3, r3
 8006598:	2b02      	cmp	r3, #2
 800659a:	d002      	beq.n	80065a2 <xTaskNotifyWait+0x82>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 800659c:	2300      	movs	r3, #0
 800659e:	617b      	str	r3, [r7, #20]
 80065a0:	e008      	b.n	80065b4 <xTaskNotifyWait+0x94>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 80065a2:	4b0a      	ldr	r3, [pc, #40]	@ (80065cc <xTaskNotifyWait+0xac>)
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 80065a8:	68ba      	ldr	r2, [r7, #8]
 80065aa:	43d2      	mvns	r2, r2
 80065ac:	400a      	ands	r2, r1
 80065ae:	64da      	str	r2, [r3, #76]	@ 0x4c
				xReturn = pdTRUE;
 80065b0:	2301      	movs	r3, #1
 80065b2:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80065b4:	4b05      	ldr	r3, [pc, #20]	@ (80065cc <xTaskNotifyWait+0xac>)
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	2200      	movs	r2, #0
 80065ba:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
		}
		taskEXIT_CRITICAL();
 80065be:	f000 fb65 	bl	8006c8c <vPortExitCritical>

		return xReturn;
 80065c2:	697b      	ldr	r3, [r7, #20]
	}
 80065c4:	4618      	mov	r0, r3
 80065c6:	3718      	adds	r7, #24
 80065c8:	46bd      	mov	sp, r7
 80065ca:	bd80      	pop	{r7, pc}
 80065cc:	20000400 	.word	0x20000400
 80065d0:	e000ed04 	.word	0xe000ed04

080065d4 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 80065d4:	b580      	push	{r7, lr}
 80065d6:	b08a      	sub	sp, #40	@ 0x28
 80065d8:	af00      	add	r7, sp, #0
 80065da:	60f8      	str	r0, [r7, #12]
 80065dc:	60b9      	str	r1, [r7, #8]
 80065de:	603b      	str	r3, [r7, #0]
 80065e0:	4613      	mov	r3, r2
 80065e2:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 80065e4:	2301      	movs	r3, #1
 80065e6:	627b      	str	r3, [r7, #36]	@ 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d10b      	bne.n	8006606 <xTaskGenericNotify+0x32>
	__asm volatile
 80065ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065f2:	f383 8811 	msr	BASEPRI, r3
 80065f6:	f3bf 8f6f 	isb	sy
 80065fa:	f3bf 8f4f 	dsb	sy
 80065fe:	61bb      	str	r3, [r7, #24]
}
 8006600:	bf00      	nop
 8006602:	bf00      	nop
 8006604:	e7fd      	b.n	8006602 <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 800660a:	f000 fb0d 	bl	8006c28 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 800660e:	683b      	ldr	r3, [r7, #0]
 8006610:	2b00      	cmp	r3, #0
 8006612:	d003      	beq.n	800661c <xTaskGenericNotify+0x48>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8006614:	6a3b      	ldr	r3, [r7, #32]
 8006616:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006618:	683b      	ldr	r3, [r7, #0]
 800661a:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800661c:	6a3b      	ldr	r3, [r7, #32]
 800661e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006622:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8006624:	6a3b      	ldr	r3, [r7, #32]
 8006626:	2202      	movs	r2, #2
 8006628:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

			switch( eAction )
 800662c:	79fb      	ldrb	r3, [r7, #7]
 800662e:	2b04      	cmp	r3, #4
 8006630:	d827      	bhi.n	8006682 <xTaskGenericNotify+0xae>
 8006632:	a201      	add	r2, pc, #4	@ (adr r2, 8006638 <xTaskGenericNotify+0x64>)
 8006634:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006638:	080066a5 	.word	0x080066a5
 800663c:	0800664d 	.word	0x0800664d
 8006640:	0800665b 	.word	0x0800665b
 8006644:	08006667 	.word	0x08006667
 8006648:	0800666f 	.word	0x0800666f
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800664c:	6a3b      	ldr	r3, [r7, #32]
 800664e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006650:	68bb      	ldr	r3, [r7, #8]
 8006652:	431a      	orrs	r2, r3
 8006654:	6a3b      	ldr	r3, [r7, #32]
 8006656:	64da      	str	r2, [r3, #76]	@ 0x4c
					break;
 8006658:	e027      	b.n	80066aa <xTaskGenericNotify+0xd6>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800665a:	6a3b      	ldr	r3, [r7, #32]
 800665c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800665e:	1c5a      	adds	r2, r3, #1
 8006660:	6a3b      	ldr	r3, [r7, #32]
 8006662:	64da      	str	r2, [r3, #76]	@ 0x4c
					break;
 8006664:	e021      	b.n	80066aa <xTaskGenericNotify+0xd6>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8006666:	6a3b      	ldr	r3, [r7, #32]
 8006668:	68ba      	ldr	r2, [r7, #8]
 800666a:	64da      	str	r2, [r3, #76]	@ 0x4c
					break;
 800666c:	e01d      	b.n	80066aa <xTaskGenericNotify+0xd6>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800666e:	7ffb      	ldrb	r3, [r7, #31]
 8006670:	2b02      	cmp	r3, #2
 8006672:	d003      	beq.n	800667c <xTaskGenericNotify+0xa8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8006674:	6a3b      	ldr	r3, [r7, #32]
 8006676:	68ba      	ldr	r2, [r7, #8]
 8006678:	64da      	str	r2, [r3, #76]	@ 0x4c
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800667a:	e016      	b.n	80066aa <xTaskGenericNotify+0xd6>
						xReturn = pdFAIL;
 800667c:	2300      	movs	r3, #0
 800667e:	627b      	str	r3, [r7, #36]	@ 0x24
					break;
 8006680:	e013      	b.n	80066aa <xTaskGenericNotify+0xd6>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8006682:	6a3b      	ldr	r3, [r7, #32]
 8006684:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006686:	f1b3 3fff 	cmp.w	r3, #4294967295
 800668a:	d00d      	beq.n	80066a8 <xTaskGenericNotify+0xd4>
	__asm volatile
 800668c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006690:	f383 8811 	msr	BASEPRI, r3
 8006694:	f3bf 8f6f 	isb	sy
 8006698:	f3bf 8f4f 	dsb	sy
 800669c:	617b      	str	r3, [r7, #20]
}
 800669e:	bf00      	nop
 80066a0:	bf00      	nop
 80066a2:	e7fd      	b.n	80066a0 <xTaskGenericNotify+0xcc>
					break;
 80066a4:	bf00      	nop
 80066a6:	e000      	b.n	80066aa <xTaskGenericNotify+0xd6>

					break;
 80066a8:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 80066aa:	7ffb      	ldrb	r3, [r7, #31]
 80066ac:	2b01      	cmp	r3, #1
 80066ae:	d13a      	bne.n	8006726 <xTaskGenericNotify+0x152>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80066b0:	6a3b      	ldr	r3, [r7, #32]
 80066b2:	3304      	adds	r3, #4
 80066b4:	4618      	mov	r0, r3
 80066b6:	f7fe fbae 	bl	8004e16 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 80066ba:	6a3b      	ldr	r3, [r7, #32]
 80066bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066be:	2201      	movs	r2, #1
 80066c0:	409a      	lsls	r2, r3
 80066c2:	4b1c      	ldr	r3, [pc, #112]	@ (8006734 <xTaskGenericNotify+0x160>)
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	4313      	orrs	r3, r2
 80066c8:	4a1a      	ldr	r2, [pc, #104]	@ (8006734 <xTaskGenericNotify+0x160>)
 80066ca:	6013      	str	r3, [r2, #0]
 80066cc:	6a3b      	ldr	r3, [r7, #32]
 80066ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80066d0:	4613      	mov	r3, r2
 80066d2:	009b      	lsls	r3, r3, #2
 80066d4:	4413      	add	r3, r2
 80066d6:	009b      	lsls	r3, r3, #2
 80066d8:	4a17      	ldr	r2, [pc, #92]	@ (8006738 <xTaskGenericNotify+0x164>)
 80066da:	441a      	add	r2, r3
 80066dc:	6a3b      	ldr	r3, [r7, #32]
 80066de:	3304      	adds	r3, #4
 80066e0:	4619      	mov	r1, r3
 80066e2:	4610      	mov	r0, r2
 80066e4:	f7fe fb3a 	bl	8004d5c <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 80066e8:	6a3b      	ldr	r3, [r7, #32]
 80066ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d00b      	beq.n	8006708 <xTaskGenericNotify+0x134>
	__asm volatile
 80066f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066f4:	f383 8811 	msr	BASEPRI, r3
 80066f8:	f3bf 8f6f 	isb	sy
 80066fc:	f3bf 8f4f 	dsb	sy
 8006700:	613b      	str	r3, [r7, #16]
}
 8006702:	bf00      	nop
 8006704:	bf00      	nop
 8006706:	e7fd      	b.n	8006704 <xTaskGenericNotify+0x130>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006708:	6a3b      	ldr	r3, [r7, #32]
 800670a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800670c:	4b0b      	ldr	r3, [pc, #44]	@ (800673c <xTaskGenericNotify+0x168>)
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006712:	429a      	cmp	r2, r3
 8006714:	d907      	bls.n	8006726 <xTaskGenericNotify+0x152>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 8006716:	4b0a      	ldr	r3, [pc, #40]	@ (8006740 <xTaskGenericNotify+0x16c>)
 8006718:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800671c:	601a      	str	r2, [r3, #0]
 800671e:	f3bf 8f4f 	dsb	sy
 8006722:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8006726:	f000 fab1 	bl	8006c8c <vPortExitCritical>

		return xReturn;
 800672a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 800672c:	4618      	mov	r0, r3
 800672e:	3728      	adds	r7, #40	@ 0x28
 8006730:	46bd      	mov	sp, r7
 8006732:	bd80      	pop	{r7, pc}
 8006734:	20000508 	.word	0x20000508
 8006738:	20000404 	.word	0x20000404
 800673c:	20000400 	.word	0x20000400
 8006740:	e000ed04 	.word	0xe000ed04

08006744 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8006744:	b580      	push	{r7, lr}
 8006746:	b08e      	sub	sp, #56	@ 0x38
 8006748:	af00      	add	r7, sp, #0
 800674a:	60f8      	str	r0, [r7, #12]
 800674c:	60b9      	str	r1, [r7, #8]
 800674e:	603b      	str	r3, [r7, #0]
 8006750:	4613      	mov	r3, r2
 8006752:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 8006754:	2301      	movs	r3, #1
 8006756:	637b      	str	r3, [r7, #52]	@ 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	2b00      	cmp	r3, #0
 800675c:	d10b      	bne.n	8006776 <xTaskGenericNotifyFromISR+0x32>
	__asm volatile
 800675e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006762:	f383 8811 	msr	BASEPRI, r3
 8006766:	f3bf 8f6f 	isb	sy
 800676a:	f3bf 8f4f 	dsb	sy
 800676e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006770:	bf00      	nop
 8006772:	bf00      	nop
 8006774:	e7fd      	b.n	8006772 <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006776:	f000 fb37 	bl	8006de8 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	633b      	str	r3, [r7, #48]	@ 0x30
	__asm volatile
 800677e:	f3ef 8211 	mrs	r2, BASEPRI
 8006782:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006786:	f383 8811 	msr	BASEPRI, r3
 800678a:	f3bf 8f6f 	isb	sy
 800678e:	f3bf 8f4f 	dsb	sy
 8006792:	623a      	str	r2, [r7, #32]
 8006794:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 8006796:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006798:	62fb      	str	r3, [r7, #44]	@ 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 800679a:	683b      	ldr	r3, [r7, #0]
 800679c:	2b00      	cmp	r3, #0
 800679e:	d003      	beq.n	80067a8 <xTaskGenericNotifyFromISR+0x64>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 80067a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067a2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80067a4:	683b      	ldr	r3, [r7, #0]
 80067a6:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 80067a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067aa:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80067ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 80067b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067b4:	2202      	movs	r2, #2
 80067b6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

			switch( eAction )
 80067ba:	79fb      	ldrb	r3, [r7, #7]
 80067bc:	2b04      	cmp	r3, #4
 80067be:	d829      	bhi.n	8006814 <xTaskGenericNotifyFromISR+0xd0>
 80067c0:	a201      	add	r2, pc, #4	@ (adr r2, 80067c8 <xTaskGenericNotifyFromISR+0x84>)
 80067c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067c6:	bf00      	nop
 80067c8:	08006837 	.word	0x08006837
 80067cc:	080067dd 	.word	0x080067dd
 80067d0:	080067eb 	.word	0x080067eb
 80067d4:	080067f7 	.word	0x080067f7
 80067d8:	080067ff 	.word	0x080067ff
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 80067dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067de:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80067e0:	68bb      	ldr	r3, [r7, #8]
 80067e2:	431a      	orrs	r2, r3
 80067e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067e6:	64da      	str	r2, [r3, #76]	@ 0x4c
					break;
 80067e8:	e028      	b.n	800683c <xTaskGenericNotifyFromISR+0xf8>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 80067ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80067ee:	1c5a      	adds	r2, r3, #1
 80067f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067f2:	64da      	str	r2, [r3, #76]	@ 0x4c
					break;
 80067f4:	e022      	b.n	800683c <xTaskGenericNotifyFromISR+0xf8>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 80067f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067f8:	68ba      	ldr	r2, [r7, #8]
 80067fa:	64da      	str	r2, [r3, #76]	@ 0x4c
					break;
 80067fc:	e01e      	b.n	800683c <xTaskGenericNotifyFromISR+0xf8>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 80067fe:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006802:	2b02      	cmp	r3, #2
 8006804:	d003      	beq.n	800680e <xTaskGenericNotifyFromISR+0xca>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8006806:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006808:	68ba      	ldr	r2, [r7, #8]
 800680a:	64da      	str	r2, [r3, #76]	@ 0x4c
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800680c:	e016      	b.n	800683c <xTaskGenericNotifyFromISR+0xf8>
						xReturn = pdFAIL;
 800680e:	2300      	movs	r3, #0
 8006810:	637b      	str	r3, [r7, #52]	@ 0x34
					break;
 8006812:	e013      	b.n	800683c <xTaskGenericNotifyFromISR+0xf8>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8006814:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006816:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006818:	f1b3 3fff 	cmp.w	r3, #4294967295
 800681c:	d00d      	beq.n	800683a <xTaskGenericNotifyFromISR+0xf6>
	__asm volatile
 800681e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006822:	f383 8811 	msr	BASEPRI, r3
 8006826:	f3bf 8f6f 	isb	sy
 800682a:	f3bf 8f4f 	dsb	sy
 800682e:	61bb      	str	r3, [r7, #24]
}
 8006830:	bf00      	nop
 8006832:	bf00      	nop
 8006834:	e7fd      	b.n	8006832 <xTaskGenericNotifyFromISR+0xee>
					break;
 8006836:	bf00      	nop
 8006838:	e000      	b.n	800683c <xTaskGenericNotifyFromISR+0xf8>
					break;
 800683a:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800683c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006840:	2b01      	cmp	r3, #1
 8006842:	d146      	bne.n	80068d2 <xTaskGenericNotifyFromISR+0x18e>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8006844:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006846:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006848:	2b00      	cmp	r3, #0
 800684a:	d00b      	beq.n	8006864 <xTaskGenericNotifyFromISR+0x120>
	__asm volatile
 800684c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006850:	f383 8811 	msr	BASEPRI, r3
 8006854:	f3bf 8f6f 	isb	sy
 8006858:	f3bf 8f4f 	dsb	sy
 800685c:	617b      	str	r3, [r7, #20]
}
 800685e:	bf00      	nop
 8006860:	bf00      	nop
 8006862:	e7fd      	b.n	8006860 <xTaskGenericNotifyFromISR+0x11c>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006864:	4b20      	ldr	r3, [pc, #128]	@ (80068e8 <xTaskGenericNotifyFromISR+0x1a4>)
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	2b00      	cmp	r3, #0
 800686a:	d11c      	bne.n	80068a6 <xTaskGenericNotifyFromISR+0x162>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800686c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800686e:	3304      	adds	r3, #4
 8006870:	4618      	mov	r0, r3
 8006872:	f7fe fad0 	bl	8004e16 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006876:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006878:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800687a:	2201      	movs	r2, #1
 800687c:	409a      	lsls	r2, r3
 800687e:	4b1b      	ldr	r3, [pc, #108]	@ (80068ec <xTaskGenericNotifyFromISR+0x1a8>)
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	4313      	orrs	r3, r2
 8006884:	4a19      	ldr	r2, [pc, #100]	@ (80068ec <xTaskGenericNotifyFromISR+0x1a8>)
 8006886:	6013      	str	r3, [r2, #0]
 8006888:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800688a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800688c:	4613      	mov	r3, r2
 800688e:	009b      	lsls	r3, r3, #2
 8006890:	4413      	add	r3, r2
 8006892:	009b      	lsls	r3, r3, #2
 8006894:	4a16      	ldr	r2, [pc, #88]	@ (80068f0 <xTaskGenericNotifyFromISR+0x1ac>)
 8006896:	441a      	add	r2, r3
 8006898:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800689a:	3304      	adds	r3, #4
 800689c:	4619      	mov	r1, r3
 800689e:	4610      	mov	r0, r2
 80068a0:	f7fe fa5c 	bl	8004d5c <vListInsertEnd>
 80068a4:	e005      	b.n	80068b2 <xTaskGenericNotifyFromISR+0x16e>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 80068a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068a8:	3318      	adds	r3, #24
 80068aa:	4619      	mov	r1, r3
 80068ac:	4811      	ldr	r0, [pc, #68]	@ (80068f4 <xTaskGenericNotifyFromISR+0x1b0>)
 80068ae:	f7fe fa55 	bl	8004d5c <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80068b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80068b6:	4b10      	ldr	r3, [pc, #64]	@ (80068f8 <xTaskGenericNotifyFromISR+0x1b4>)
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068bc:	429a      	cmp	r2, r3
 80068be:	d908      	bls.n	80068d2 <xTaskGenericNotifyFromISR+0x18e>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 80068c0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d002      	beq.n	80068cc <xTaskGenericNotifyFromISR+0x188>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 80068c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80068c8:	2201      	movs	r2, #1
 80068ca:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 80068cc:	4b0b      	ldr	r3, [pc, #44]	@ (80068fc <xTaskGenericNotifyFromISR+0x1b8>)
 80068ce:	2201      	movs	r2, #1
 80068d0:	601a      	str	r2, [r3, #0]
 80068d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068d4:	613b      	str	r3, [r7, #16]
	__asm volatile
 80068d6:	693b      	ldr	r3, [r7, #16]
 80068d8:	f383 8811 	msr	BASEPRI, r3
}
 80068dc:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 80068de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
	}
 80068e0:	4618      	mov	r0, r3
 80068e2:	3738      	adds	r7, #56	@ 0x38
 80068e4:	46bd      	mov	sp, r7
 80068e6:	bd80      	pop	{r7, pc}
 80068e8:	20000528 	.word	0x20000528
 80068ec:	20000508 	.word	0x20000508
 80068f0:	20000404 	.word	0x20000404
 80068f4:	200004c0 	.word	0x200004c0
 80068f8:	20000400 	.word	0x20000400
 80068fc:	20000514 	.word	0x20000514

08006900 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006900:	b580      	push	{r7, lr}
 8006902:	b084      	sub	sp, #16
 8006904:	af00      	add	r7, sp, #0
 8006906:	6078      	str	r0, [r7, #4]
 8006908:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800690a:	4b29      	ldr	r3, [pc, #164]	@ (80069b0 <prvAddCurrentTaskToDelayedList+0xb0>)
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006910:	4b28      	ldr	r3, [pc, #160]	@ (80069b4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	3304      	adds	r3, #4
 8006916:	4618      	mov	r0, r3
 8006918:	f7fe fa7d 	bl	8004e16 <uxListRemove>
 800691c:	4603      	mov	r3, r0
 800691e:	2b00      	cmp	r3, #0
 8006920:	d10b      	bne.n	800693a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8006922:	4b24      	ldr	r3, [pc, #144]	@ (80069b4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006928:	2201      	movs	r2, #1
 800692a:	fa02 f303 	lsl.w	r3, r2, r3
 800692e:	43da      	mvns	r2, r3
 8006930:	4b21      	ldr	r3, [pc, #132]	@ (80069b8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	4013      	ands	r3, r2
 8006936:	4a20      	ldr	r2, [pc, #128]	@ (80069b8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8006938:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006940:	d10a      	bne.n	8006958 <prvAddCurrentTaskToDelayedList+0x58>
 8006942:	683b      	ldr	r3, [r7, #0]
 8006944:	2b00      	cmp	r3, #0
 8006946:	d007      	beq.n	8006958 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006948:	4b1a      	ldr	r3, [pc, #104]	@ (80069b4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	3304      	adds	r3, #4
 800694e:	4619      	mov	r1, r3
 8006950:	481a      	ldr	r0, [pc, #104]	@ (80069bc <prvAddCurrentTaskToDelayedList+0xbc>)
 8006952:	f7fe fa03 	bl	8004d5c <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006956:	e026      	b.n	80069a6 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006958:	68fa      	ldr	r2, [r7, #12]
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	4413      	add	r3, r2
 800695e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006960:	4b14      	ldr	r3, [pc, #80]	@ (80069b4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	68ba      	ldr	r2, [r7, #8]
 8006966:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006968:	68ba      	ldr	r2, [r7, #8]
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	429a      	cmp	r2, r3
 800696e:	d209      	bcs.n	8006984 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006970:	4b13      	ldr	r3, [pc, #76]	@ (80069c0 <prvAddCurrentTaskToDelayedList+0xc0>)
 8006972:	681a      	ldr	r2, [r3, #0]
 8006974:	4b0f      	ldr	r3, [pc, #60]	@ (80069b4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	3304      	adds	r3, #4
 800697a:	4619      	mov	r1, r3
 800697c:	4610      	mov	r0, r2
 800697e:	f7fe fa11 	bl	8004da4 <vListInsert>
}
 8006982:	e010      	b.n	80069a6 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006984:	4b0f      	ldr	r3, [pc, #60]	@ (80069c4 <prvAddCurrentTaskToDelayedList+0xc4>)
 8006986:	681a      	ldr	r2, [r3, #0]
 8006988:	4b0a      	ldr	r3, [pc, #40]	@ (80069b4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	3304      	adds	r3, #4
 800698e:	4619      	mov	r1, r3
 8006990:	4610      	mov	r0, r2
 8006992:	f7fe fa07 	bl	8004da4 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006996:	4b0c      	ldr	r3, [pc, #48]	@ (80069c8 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	68ba      	ldr	r2, [r7, #8]
 800699c:	429a      	cmp	r2, r3
 800699e:	d202      	bcs.n	80069a6 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80069a0:	4a09      	ldr	r2, [pc, #36]	@ (80069c8 <prvAddCurrentTaskToDelayedList+0xc8>)
 80069a2:	68bb      	ldr	r3, [r7, #8]
 80069a4:	6013      	str	r3, [r2, #0]
}
 80069a6:	bf00      	nop
 80069a8:	3710      	adds	r7, #16
 80069aa:	46bd      	mov	sp, r7
 80069ac:	bd80      	pop	{r7, pc}
 80069ae:	bf00      	nop
 80069b0:	20000504 	.word	0x20000504
 80069b4:	20000400 	.word	0x20000400
 80069b8:	20000508 	.word	0x20000508
 80069bc:	200004ec 	.word	0x200004ec
 80069c0:	200004bc 	.word	0x200004bc
 80069c4:	200004b8 	.word	0x200004b8
 80069c8:	20000520 	.word	0x20000520

080069cc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80069cc:	b480      	push	{r7}
 80069ce:	b085      	sub	sp, #20
 80069d0:	af00      	add	r7, sp, #0
 80069d2:	60f8      	str	r0, [r7, #12]
 80069d4:	60b9      	str	r1, [r7, #8]
 80069d6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	3b04      	subs	r3, #4
 80069dc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80069e4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	3b04      	subs	r3, #4
 80069ea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80069ec:	68bb      	ldr	r3, [r7, #8]
 80069ee:	f023 0201 	bic.w	r2, r3, #1
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	3b04      	subs	r3, #4
 80069fa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80069fc:	4a0c      	ldr	r2, [pc, #48]	@ (8006a30 <pxPortInitialiseStack+0x64>)
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	3b14      	subs	r3, #20
 8006a06:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006a08:	687a      	ldr	r2, [r7, #4]
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	3b04      	subs	r3, #4
 8006a12:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	f06f 0202 	mvn.w	r2, #2
 8006a1a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	3b20      	subs	r3, #32
 8006a20:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006a22:	68fb      	ldr	r3, [r7, #12]
}
 8006a24:	4618      	mov	r0, r3
 8006a26:	3714      	adds	r7, #20
 8006a28:	46bd      	mov	sp, r7
 8006a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a2e:	4770      	bx	lr
 8006a30:	08006a35 	.word	0x08006a35

08006a34 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006a34:	b480      	push	{r7}
 8006a36:	b085      	sub	sp, #20
 8006a38:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8006a3a:	2300      	movs	r3, #0
 8006a3c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006a3e:	4b13      	ldr	r3, [pc, #76]	@ (8006a8c <prvTaskExitError+0x58>)
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a46:	d00b      	beq.n	8006a60 <prvTaskExitError+0x2c>
	__asm volatile
 8006a48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a4c:	f383 8811 	msr	BASEPRI, r3
 8006a50:	f3bf 8f6f 	isb	sy
 8006a54:	f3bf 8f4f 	dsb	sy
 8006a58:	60fb      	str	r3, [r7, #12]
}
 8006a5a:	bf00      	nop
 8006a5c:	bf00      	nop
 8006a5e:	e7fd      	b.n	8006a5c <prvTaskExitError+0x28>
	__asm volatile
 8006a60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a64:	f383 8811 	msr	BASEPRI, r3
 8006a68:	f3bf 8f6f 	isb	sy
 8006a6c:	f3bf 8f4f 	dsb	sy
 8006a70:	60bb      	str	r3, [r7, #8]
}
 8006a72:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006a74:	bf00      	nop
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d0fc      	beq.n	8006a76 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006a7c:	bf00      	nop
 8006a7e:	bf00      	nop
 8006a80:	3714      	adds	r7, #20
 8006a82:	46bd      	mov	sp, r7
 8006a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a88:	4770      	bx	lr
 8006a8a:	bf00      	nop
 8006a8c:	20000010 	.word	0x20000010

08006a90 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006a90:	4b07      	ldr	r3, [pc, #28]	@ (8006ab0 <pxCurrentTCBConst2>)
 8006a92:	6819      	ldr	r1, [r3, #0]
 8006a94:	6808      	ldr	r0, [r1, #0]
 8006a96:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a9a:	f380 8809 	msr	PSP, r0
 8006a9e:	f3bf 8f6f 	isb	sy
 8006aa2:	f04f 0000 	mov.w	r0, #0
 8006aa6:	f380 8811 	msr	BASEPRI, r0
 8006aaa:	4770      	bx	lr
 8006aac:	f3af 8000 	nop.w

08006ab0 <pxCurrentTCBConst2>:
 8006ab0:	20000400 	.word	0x20000400
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006ab4:	bf00      	nop
 8006ab6:	bf00      	nop

08006ab8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006ab8:	4808      	ldr	r0, [pc, #32]	@ (8006adc <prvPortStartFirstTask+0x24>)
 8006aba:	6800      	ldr	r0, [r0, #0]
 8006abc:	6800      	ldr	r0, [r0, #0]
 8006abe:	f380 8808 	msr	MSP, r0
 8006ac2:	f04f 0000 	mov.w	r0, #0
 8006ac6:	f380 8814 	msr	CONTROL, r0
 8006aca:	b662      	cpsie	i
 8006acc:	b661      	cpsie	f
 8006ace:	f3bf 8f4f 	dsb	sy
 8006ad2:	f3bf 8f6f 	isb	sy
 8006ad6:	df00      	svc	0
 8006ad8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8006ada:	bf00      	nop
 8006adc:	e000ed08 	.word	0xe000ed08

08006ae0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006ae0:	b580      	push	{r7, lr}
 8006ae2:	b086      	sub	sp, #24
 8006ae4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006ae6:	4b47      	ldr	r3, [pc, #284]	@ (8006c04 <xPortStartScheduler+0x124>)
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	4a47      	ldr	r2, [pc, #284]	@ (8006c08 <xPortStartScheduler+0x128>)
 8006aec:	4293      	cmp	r3, r2
 8006aee:	d10b      	bne.n	8006b08 <xPortStartScheduler+0x28>
	__asm volatile
 8006af0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006af4:	f383 8811 	msr	BASEPRI, r3
 8006af8:	f3bf 8f6f 	isb	sy
 8006afc:	f3bf 8f4f 	dsb	sy
 8006b00:	613b      	str	r3, [r7, #16]
}
 8006b02:	bf00      	nop
 8006b04:	bf00      	nop
 8006b06:	e7fd      	b.n	8006b04 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006b08:	4b3e      	ldr	r3, [pc, #248]	@ (8006c04 <xPortStartScheduler+0x124>)
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	4a3f      	ldr	r2, [pc, #252]	@ (8006c0c <xPortStartScheduler+0x12c>)
 8006b0e:	4293      	cmp	r3, r2
 8006b10:	d10b      	bne.n	8006b2a <xPortStartScheduler+0x4a>
	__asm volatile
 8006b12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b16:	f383 8811 	msr	BASEPRI, r3
 8006b1a:	f3bf 8f6f 	isb	sy
 8006b1e:	f3bf 8f4f 	dsb	sy
 8006b22:	60fb      	str	r3, [r7, #12]
}
 8006b24:	bf00      	nop
 8006b26:	bf00      	nop
 8006b28:	e7fd      	b.n	8006b26 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006b2a:	4b39      	ldr	r3, [pc, #228]	@ (8006c10 <xPortStartScheduler+0x130>)
 8006b2c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006b2e:	697b      	ldr	r3, [r7, #20]
 8006b30:	781b      	ldrb	r3, [r3, #0]
 8006b32:	b2db      	uxtb	r3, r3
 8006b34:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006b36:	697b      	ldr	r3, [r7, #20]
 8006b38:	22ff      	movs	r2, #255	@ 0xff
 8006b3a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006b3c:	697b      	ldr	r3, [r7, #20]
 8006b3e:	781b      	ldrb	r3, [r3, #0]
 8006b40:	b2db      	uxtb	r3, r3
 8006b42:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006b44:	78fb      	ldrb	r3, [r7, #3]
 8006b46:	b2db      	uxtb	r3, r3
 8006b48:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8006b4c:	b2da      	uxtb	r2, r3
 8006b4e:	4b31      	ldr	r3, [pc, #196]	@ (8006c14 <xPortStartScheduler+0x134>)
 8006b50:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006b52:	4b31      	ldr	r3, [pc, #196]	@ (8006c18 <xPortStartScheduler+0x138>)
 8006b54:	2207      	movs	r2, #7
 8006b56:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006b58:	e009      	b.n	8006b6e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8006b5a:	4b2f      	ldr	r3, [pc, #188]	@ (8006c18 <xPortStartScheduler+0x138>)
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	3b01      	subs	r3, #1
 8006b60:	4a2d      	ldr	r2, [pc, #180]	@ (8006c18 <xPortStartScheduler+0x138>)
 8006b62:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006b64:	78fb      	ldrb	r3, [r7, #3]
 8006b66:	b2db      	uxtb	r3, r3
 8006b68:	005b      	lsls	r3, r3, #1
 8006b6a:	b2db      	uxtb	r3, r3
 8006b6c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006b6e:	78fb      	ldrb	r3, [r7, #3]
 8006b70:	b2db      	uxtb	r3, r3
 8006b72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006b76:	2b80      	cmp	r3, #128	@ 0x80
 8006b78:	d0ef      	beq.n	8006b5a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006b7a:	4b27      	ldr	r3, [pc, #156]	@ (8006c18 <xPortStartScheduler+0x138>)
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	f1c3 0307 	rsb	r3, r3, #7
 8006b82:	2b04      	cmp	r3, #4
 8006b84:	d00b      	beq.n	8006b9e <xPortStartScheduler+0xbe>
	__asm volatile
 8006b86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b8a:	f383 8811 	msr	BASEPRI, r3
 8006b8e:	f3bf 8f6f 	isb	sy
 8006b92:	f3bf 8f4f 	dsb	sy
 8006b96:	60bb      	str	r3, [r7, #8]
}
 8006b98:	bf00      	nop
 8006b9a:	bf00      	nop
 8006b9c:	e7fd      	b.n	8006b9a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006b9e:	4b1e      	ldr	r3, [pc, #120]	@ (8006c18 <xPortStartScheduler+0x138>)
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	021b      	lsls	r3, r3, #8
 8006ba4:	4a1c      	ldr	r2, [pc, #112]	@ (8006c18 <xPortStartScheduler+0x138>)
 8006ba6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006ba8:	4b1b      	ldr	r3, [pc, #108]	@ (8006c18 <xPortStartScheduler+0x138>)
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006bb0:	4a19      	ldr	r2, [pc, #100]	@ (8006c18 <xPortStartScheduler+0x138>)
 8006bb2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	b2da      	uxtb	r2, r3
 8006bb8:	697b      	ldr	r3, [r7, #20]
 8006bba:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006bbc:	4b17      	ldr	r3, [pc, #92]	@ (8006c1c <xPortStartScheduler+0x13c>)
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	4a16      	ldr	r2, [pc, #88]	@ (8006c1c <xPortStartScheduler+0x13c>)
 8006bc2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006bc6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006bc8:	4b14      	ldr	r3, [pc, #80]	@ (8006c1c <xPortStartScheduler+0x13c>)
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	4a13      	ldr	r2, [pc, #76]	@ (8006c1c <xPortStartScheduler+0x13c>)
 8006bce:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8006bd2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006bd4:	f000 f8da 	bl	8006d8c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006bd8:	4b11      	ldr	r3, [pc, #68]	@ (8006c20 <xPortStartScheduler+0x140>)
 8006bda:	2200      	movs	r2, #0
 8006bdc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8006bde:	f000 f8f9 	bl	8006dd4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006be2:	4b10      	ldr	r3, [pc, #64]	@ (8006c24 <xPortStartScheduler+0x144>)
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	4a0f      	ldr	r2, [pc, #60]	@ (8006c24 <xPortStartScheduler+0x144>)
 8006be8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8006bec:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006bee:	f7ff ff63 	bl	8006ab8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006bf2:	f7ff f9ad 	bl	8005f50 <vTaskSwitchContext>
	prvTaskExitError();
 8006bf6:	f7ff ff1d 	bl	8006a34 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006bfa:	2300      	movs	r3, #0
}
 8006bfc:	4618      	mov	r0, r3
 8006bfe:	3718      	adds	r7, #24
 8006c00:	46bd      	mov	sp, r7
 8006c02:	bd80      	pop	{r7, pc}
 8006c04:	e000ed00 	.word	0xe000ed00
 8006c08:	410fc271 	.word	0x410fc271
 8006c0c:	410fc270 	.word	0x410fc270
 8006c10:	e000e400 	.word	0xe000e400
 8006c14:	2000052c 	.word	0x2000052c
 8006c18:	20000530 	.word	0x20000530
 8006c1c:	e000ed20 	.word	0xe000ed20
 8006c20:	20000010 	.word	0x20000010
 8006c24:	e000ef34 	.word	0xe000ef34

08006c28 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006c28:	b480      	push	{r7}
 8006c2a:	b083      	sub	sp, #12
 8006c2c:	af00      	add	r7, sp, #0
	__asm volatile
 8006c2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c32:	f383 8811 	msr	BASEPRI, r3
 8006c36:	f3bf 8f6f 	isb	sy
 8006c3a:	f3bf 8f4f 	dsb	sy
 8006c3e:	607b      	str	r3, [r7, #4]
}
 8006c40:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006c42:	4b10      	ldr	r3, [pc, #64]	@ (8006c84 <vPortEnterCritical+0x5c>)
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	3301      	adds	r3, #1
 8006c48:	4a0e      	ldr	r2, [pc, #56]	@ (8006c84 <vPortEnterCritical+0x5c>)
 8006c4a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006c4c:	4b0d      	ldr	r3, [pc, #52]	@ (8006c84 <vPortEnterCritical+0x5c>)
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	2b01      	cmp	r3, #1
 8006c52:	d110      	bne.n	8006c76 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006c54:	4b0c      	ldr	r3, [pc, #48]	@ (8006c88 <vPortEnterCritical+0x60>)
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	b2db      	uxtb	r3, r3
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d00b      	beq.n	8006c76 <vPortEnterCritical+0x4e>
	__asm volatile
 8006c5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c62:	f383 8811 	msr	BASEPRI, r3
 8006c66:	f3bf 8f6f 	isb	sy
 8006c6a:	f3bf 8f4f 	dsb	sy
 8006c6e:	603b      	str	r3, [r7, #0]
}
 8006c70:	bf00      	nop
 8006c72:	bf00      	nop
 8006c74:	e7fd      	b.n	8006c72 <vPortEnterCritical+0x4a>
	}
}
 8006c76:	bf00      	nop
 8006c78:	370c      	adds	r7, #12
 8006c7a:	46bd      	mov	sp, r7
 8006c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c80:	4770      	bx	lr
 8006c82:	bf00      	nop
 8006c84:	20000010 	.word	0x20000010
 8006c88:	e000ed04 	.word	0xe000ed04

08006c8c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006c8c:	b480      	push	{r7}
 8006c8e:	b083      	sub	sp, #12
 8006c90:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006c92:	4b12      	ldr	r3, [pc, #72]	@ (8006cdc <vPortExitCritical+0x50>)
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d10b      	bne.n	8006cb2 <vPortExitCritical+0x26>
	__asm volatile
 8006c9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c9e:	f383 8811 	msr	BASEPRI, r3
 8006ca2:	f3bf 8f6f 	isb	sy
 8006ca6:	f3bf 8f4f 	dsb	sy
 8006caa:	607b      	str	r3, [r7, #4]
}
 8006cac:	bf00      	nop
 8006cae:	bf00      	nop
 8006cb0:	e7fd      	b.n	8006cae <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006cb2:	4b0a      	ldr	r3, [pc, #40]	@ (8006cdc <vPortExitCritical+0x50>)
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	3b01      	subs	r3, #1
 8006cb8:	4a08      	ldr	r2, [pc, #32]	@ (8006cdc <vPortExitCritical+0x50>)
 8006cba:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006cbc:	4b07      	ldr	r3, [pc, #28]	@ (8006cdc <vPortExitCritical+0x50>)
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d105      	bne.n	8006cd0 <vPortExitCritical+0x44>
 8006cc4:	2300      	movs	r3, #0
 8006cc6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006cc8:	683b      	ldr	r3, [r7, #0]
 8006cca:	f383 8811 	msr	BASEPRI, r3
}
 8006cce:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006cd0:	bf00      	nop
 8006cd2:	370c      	adds	r7, #12
 8006cd4:	46bd      	mov	sp, r7
 8006cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cda:	4770      	bx	lr
 8006cdc:	20000010 	.word	0x20000010

08006ce0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006ce0:	f3ef 8009 	mrs	r0, PSP
 8006ce4:	f3bf 8f6f 	isb	sy
 8006ce8:	4b15      	ldr	r3, [pc, #84]	@ (8006d40 <pxCurrentTCBConst>)
 8006cea:	681a      	ldr	r2, [r3, #0]
 8006cec:	f01e 0f10 	tst.w	lr, #16
 8006cf0:	bf08      	it	eq
 8006cf2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006cf6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006cfa:	6010      	str	r0, [r2, #0]
 8006cfc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006d00:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8006d04:	f380 8811 	msr	BASEPRI, r0
 8006d08:	f3bf 8f4f 	dsb	sy
 8006d0c:	f3bf 8f6f 	isb	sy
 8006d10:	f7ff f91e 	bl	8005f50 <vTaskSwitchContext>
 8006d14:	f04f 0000 	mov.w	r0, #0
 8006d18:	f380 8811 	msr	BASEPRI, r0
 8006d1c:	bc09      	pop	{r0, r3}
 8006d1e:	6819      	ldr	r1, [r3, #0]
 8006d20:	6808      	ldr	r0, [r1, #0]
 8006d22:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d26:	f01e 0f10 	tst.w	lr, #16
 8006d2a:	bf08      	it	eq
 8006d2c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006d30:	f380 8809 	msr	PSP, r0
 8006d34:	f3bf 8f6f 	isb	sy
 8006d38:	4770      	bx	lr
 8006d3a:	bf00      	nop
 8006d3c:	f3af 8000 	nop.w

08006d40 <pxCurrentTCBConst>:
 8006d40:	20000400 	.word	0x20000400
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006d44:	bf00      	nop
 8006d46:	bf00      	nop

08006d48 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006d48:	b580      	push	{r7, lr}
 8006d4a:	b082      	sub	sp, #8
 8006d4c:	af00      	add	r7, sp, #0
	__asm volatile
 8006d4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d52:	f383 8811 	msr	BASEPRI, r3
 8006d56:	f3bf 8f6f 	isb	sy
 8006d5a:	f3bf 8f4f 	dsb	sy
 8006d5e:	607b      	str	r3, [r7, #4]
}
 8006d60:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006d62:	f7ff f83b 	bl	8005ddc <xTaskIncrementTick>
 8006d66:	4603      	mov	r3, r0
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d003      	beq.n	8006d74 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006d6c:	4b06      	ldr	r3, [pc, #24]	@ (8006d88 <SysTick_Handler+0x40>)
 8006d6e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006d72:	601a      	str	r2, [r3, #0]
 8006d74:	2300      	movs	r3, #0
 8006d76:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006d78:	683b      	ldr	r3, [r7, #0]
 8006d7a:	f383 8811 	msr	BASEPRI, r3
}
 8006d7e:	bf00      	nop
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
		}
	}
	portENABLE_INTERRUPTS();
}
<<<<<<< HEAD
 80042b0:	bf00      	nop
 80042b2:	3708      	adds	r7, #8
 80042b4:	46bd      	mov	sp, r7
 80042b6:	bd80      	pop	{r7, pc}
 80042b8:	e000ed04 	.word	0xe000ed04

080042bc <memset>:
 80042bc:	4402      	add	r2, r0
 80042be:	4603      	mov	r3, r0
 80042c0:	4293      	cmp	r3, r2
 80042c2:	d100      	bne.n	80042c6 <memset+0xa>
 80042c4:	4770      	bx	lr
 80042c6:	f803 1b01 	strb.w	r1, [r3], #1
 80042ca:	e7f9      	b.n	80042c0 <memset+0x4>

080042cc <__libc_init_array>:
 80042cc:	b570      	push	{r4, r5, r6, lr}
 80042ce:	4d0d      	ldr	r5, [pc, #52]	@ (8004304 <__libc_init_array+0x38>)
 80042d0:	4c0d      	ldr	r4, [pc, #52]	@ (8004308 <__libc_init_array+0x3c>)
 80042d2:	1b64      	subs	r4, r4, r5
 80042d4:	10a4      	asrs	r4, r4, #2
 80042d6:	2600      	movs	r6, #0
 80042d8:	42a6      	cmp	r6, r4
 80042da:	d109      	bne.n	80042f0 <__libc_init_array+0x24>
 80042dc:	4d0b      	ldr	r5, [pc, #44]	@ (800430c <__libc_init_array+0x40>)
 80042de:	4c0c      	ldr	r4, [pc, #48]	@ (8004310 <__libc_init_array+0x44>)
 80042e0:	f000 f818 	bl	8004314 <_init>
 80042e4:	1b64      	subs	r4, r4, r5
 80042e6:	10a4      	asrs	r4, r4, #2
 80042e8:	2600      	movs	r6, #0
 80042ea:	42a6      	cmp	r6, r4
 80042ec:	d105      	bne.n	80042fa <__libc_init_array+0x2e>
 80042ee:	bd70      	pop	{r4, r5, r6, pc}
 80042f0:	f855 3b04 	ldr.w	r3, [r5], #4
 80042f4:	4798      	blx	r3
 80042f6:	3601      	adds	r6, #1
 80042f8:	e7ee      	b.n	80042d8 <__libc_init_array+0xc>
 80042fa:	f855 3b04 	ldr.w	r3, [r5], #4
 80042fe:	4798      	blx	r3
 8004300:	3601      	adds	r6, #1
 8004302:	e7f2      	b.n	80042ea <__libc_init_array+0x1e>
 8004304:	0800434c 	.word	0x0800434c
 8004308:	0800434c 	.word	0x0800434c
 800430c:	0800434c 	.word	0x0800434c
 8004310:	08004350 	.word	0x08004350

08004314 <_init>:
 8004314:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004316:	bf00      	nop
 8004318:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800431a:	bc08      	pop	{r3}
 800431c:	469e      	mov	lr, r3
 800431e:	4770      	bx	lr

08004320 <_fini>:
 8004320:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004322:	bf00      	nop
 8004324:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004326:	bc08      	pop	{r3}
 8004328:	469e      	mov	lr, r3
 800432a:	4770      	bx	lr
=======
 8006d80:	bf00      	nop
 8006d82:	3708      	adds	r7, #8
 8006d84:	46bd      	mov	sp, r7
 8006d86:	bd80      	pop	{r7, pc}
 8006d88:	e000ed04 	.word	0xe000ed04

08006d8c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8006d8c:	b480      	push	{r7}
 8006d8e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006d90:	4b0b      	ldr	r3, [pc, #44]	@ (8006dc0 <vPortSetupTimerInterrupt+0x34>)
 8006d92:	2200      	movs	r2, #0
 8006d94:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006d96:	4b0b      	ldr	r3, [pc, #44]	@ (8006dc4 <vPortSetupTimerInterrupt+0x38>)
 8006d98:	2200      	movs	r2, #0
 8006d9a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006d9c:	4b0a      	ldr	r3, [pc, #40]	@ (8006dc8 <vPortSetupTimerInterrupt+0x3c>)
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	4a0a      	ldr	r2, [pc, #40]	@ (8006dcc <vPortSetupTimerInterrupt+0x40>)
 8006da2:	fba2 2303 	umull	r2, r3, r2, r3
 8006da6:	099b      	lsrs	r3, r3, #6
 8006da8:	4a09      	ldr	r2, [pc, #36]	@ (8006dd0 <vPortSetupTimerInterrupt+0x44>)
 8006daa:	3b01      	subs	r3, #1
 8006dac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8006dae:	4b04      	ldr	r3, [pc, #16]	@ (8006dc0 <vPortSetupTimerInterrupt+0x34>)
 8006db0:	2207      	movs	r2, #7
 8006db2:	601a      	str	r2, [r3, #0]
}
 8006db4:	bf00      	nop
 8006db6:	46bd      	mov	sp, r7
 8006db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dbc:	4770      	bx	lr
 8006dbe:	bf00      	nop
 8006dc0:	e000e010 	.word	0xe000e010
 8006dc4:	e000e018 	.word	0xe000e018
 8006dc8:	20000004 	.word	0x20000004
 8006dcc:	10624dd3 	.word	0x10624dd3
 8006dd0:	e000e014 	.word	0xe000e014

08006dd4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006dd4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8006de4 <vPortEnableVFP+0x10>
 8006dd8:	6801      	ldr	r1, [r0, #0]
 8006dda:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8006dde:	6001      	str	r1, [r0, #0]
 8006de0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006de2:	bf00      	nop
 8006de4:	e000ed88 	.word	0xe000ed88

08006de8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006de8:	b480      	push	{r7}
 8006dea:	b085      	sub	sp, #20
 8006dec:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8006dee:	f3ef 8305 	mrs	r3, IPSR
 8006df2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	2b0f      	cmp	r3, #15
 8006df8:	d915      	bls.n	8006e26 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8006dfa:	4a18      	ldr	r2, [pc, #96]	@ (8006e5c <vPortValidateInterruptPriority+0x74>)
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	4413      	add	r3, r2
 8006e00:	781b      	ldrb	r3, [r3, #0]
 8006e02:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006e04:	4b16      	ldr	r3, [pc, #88]	@ (8006e60 <vPortValidateInterruptPriority+0x78>)
 8006e06:	781b      	ldrb	r3, [r3, #0]
 8006e08:	7afa      	ldrb	r2, [r7, #11]
 8006e0a:	429a      	cmp	r2, r3
 8006e0c:	d20b      	bcs.n	8006e26 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8006e0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e12:	f383 8811 	msr	BASEPRI, r3
 8006e16:	f3bf 8f6f 	isb	sy
 8006e1a:	f3bf 8f4f 	dsb	sy
 8006e1e:	607b      	str	r3, [r7, #4]
}
 8006e20:	bf00      	nop
 8006e22:	bf00      	nop
 8006e24:	e7fd      	b.n	8006e22 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006e26:	4b0f      	ldr	r3, [pc, #60]	@ (8006e64 <vPortValidateInterruptPriority+0x7c>)
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8006e2e:	4b0e      	ldr	r3, [pc, #56]	@ (8006e68 <vPortValidateInterruptPriority+0x80>)
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	429a      	cmp	r2, r3
 8006e34:	d90b      	bls.n	8006e4e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8006e36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e3a:	f383 8811 	msr	BASEPRI, r3
 8006e3e:	f3bf 8f6f 	isb	sy
 8006e42:	f3bf 8f4f 	dsb	sy
 8006e46:	603b      	str	r3, [r7, #0]
}
 8006e48:	bf00      	nop
 8006e4a:	bf00      	nop
 8006e4c:	e7fd      	b.n	8006e4a <vPortValidateInterruptPriority+0x62>
	}
 8006e4e:	bf00      	nop
 8006e50:	3714      	adds	r7, #20
 8006e52:	46bd      	mov	sp, r7
 8006e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e58:	4770      	bx	lr
 8006e5a:	bf00      	nop
 8006e5c:	e000e3f0 	.word	0xe000e3f0
 8006e60:	2000052c 	.word	0x2000052c
 8006e64:	e000ed0c 	.word	0xe000ed0c
 8006e68:	20000530 	.word	0x20000530

08006e6c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006e6c:	b580      	push	{r7, lr}
 8006e6e:	b08a      	sub	sp, #40	@ 0x28
 8006e70:	af00      	add	r7, sp, #0
 8006e72:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006e74:	2300      	movs	r3, #0
 8006e76:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006e78:	f7fe ff04 	bl	8005c84 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006e7c:	4b5a      	ldr	r3, [pc, #360]	@ (8006fe8 <pvPortMalloc+0x17c>)
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d101      	bne.n	8006e88 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006e84:	f000 f916 	bl	80070b4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006e88:	4b58      	ldr	r3, [pc, #352]	@ (8006fec <pvPortMalloc+0x180>)
 8006e8a:	681a      	ldr	r2, [r3, #0]
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	4013      	ands	r3, r2
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	f040 8090 	bne.w	8006fb6 <pvPortMalloc+0x14a>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d01e      	beq.n	8006eda <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8006e9c:	2208      	movs	r2, #8
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	4413      	add	r3, r2
 8006ea2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	f003 0307 	and.w	r3, r3, #7
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d015      	beq.n	8006eda <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	f023 0307 	bic.w	r3, r3, #7
 8006eb4:	3308      	adds	r3, #8
 8006eb6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	f003 0307 	and.w	r3, r3, #7
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d00b      	beq.n	8006eda <pvPortMalloc+0x6e>
	__asm volatile
 8006ec2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ec6:	f383 8811 	msr	BASEPRI, r3
 8006eca:	f3bf 8f6f 	isb	sy
 8006ece:	f3bf 8f4f 	dsb	sy
 8006ed2:	617b      	str	r3, [r7, #20]
}
 8006ed4:	bf00      	nop
 8006ed6:	bf00      	nop
 8006ed8:	e7fd      	b.n	8006ed6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d06a      	beq.n	8006fb6 <pvPortMalloc+0x14a>
 8006ee0:	4b43      	ldr	r3, [pc, #268]	@ (8006ff0 <pvPortMalloc+0x184>)
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	687a      	ldr	r2, [r7, #4]
 8006ee6:	429a      	cmp	r2, r3
 8006ee8:	d865      	bhi.n	8006fb6 <pvPortMalloc+0x14a>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006eea:	4b42      	ldr	r3, [pc, #264]	@ (8006ff4 <pvPortMalloc+0x188>)
 8006eec:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006eee:	4b41      	ldr	r3, [pc, #260]	@ (8006ff4 <pvPortMalloc+0x188>)
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006ef4:	e004      	b.n	8006f00 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8006ef6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ef8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006efa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006f00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f02:	685b      	ldr	r3, [r3, #4]
 8006f04:	687a      	ldr	r2, [r7, #4]
 8006f06:	429a      	cmp	r2, r3
 8006f08:	d903      	bls.n	8006f12 <pvPortMalloc+0xa6>
 8006f0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d1f1      	bne.n	8006ef6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006f12:	4b35      	ldr	r3, [pc, #212]	@ (8006fe8 <pvPortMalloc+0x17c>)
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006f18:	429a      	cmp	r2, r3
 8006f1a:	d04c      	beq.n	8006fb6 <pvPortMalloc+0x14a>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006f1c:	6a3b      	ldr	r3, [r7, #32]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	2208      	movs	r2, #8
 8006f22:	4413      	add	r3, r2
 8006f24:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006f26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f28:	681a      	ldr	r2, [r3, #0]
 8006f2a:	6a3b      	ldr	r3, [r7, #32]
 8006f2c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006f2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f30:	685a      	ldr	r2, [r3, #4]
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	1ad2      	subs	r2, r2, r3
 8006f36:	2308      	movs	r3, #8
 8006f38:	005b      	lsls	r3, r3, #1
 8006f3a:	429a      	cmp	r2, r3
 8006f3c:	d920      	bls.n	8006f80 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006f3e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	4413      	add	r3, r2
 8006f44:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006f46:	69bb      	ldr	r3, [r7, #24]
 8006f48:	f003 0307 	and.w	r3, r3, #7
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d00b      	beq.n	8006f68 <pvPortMalloc+0xfc>
	__asm volatile
 8006f50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f54:	f383 8811 	msr	BASEPRI, r3
 8006f58:	f3bf 8f6f 	isb	sy
 8006f5c:	f3bf 8f4f 	dsb	sy
 8006f60:	613b      	str	r3, [r7, #16]
}
 8006f62:	bf00      	nop
 8006f64:	bf00      	nop
 8006f66:	e7fd      	b.n	8006f64 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006f68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f6a:	685a      	ldr	r2, [r3, #4]
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	1ad2      	subs	r2, r2, r3
 8006f70:	69bb      	ldr	r3, [r7, #24]
 8006f72:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006f74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f76:	687a      	ldr	r2, [r7, #4]
 8006f78:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006f7a:	69b8      	ldr	r0, [r7, #24]
 8006f7c:	f000 f8fc 	bl	8007178 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006f80:	4b1b      	ldr	r3, [pc, #108]	@ (8006ff0 <pvPortMalloc+0x184>)
 8006f82:	681a      	ldr	r2, [r3, #0]
 8006f84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f86:	685b      	ldr	r3, [r3, #4]
 8006f88:	1ad3      	subs	r3, r2, r3
 8006f8a:	4a19      	ldr	r2, [pc, #100]	@ (8006ff0 <pvPortMalloc+0x184>)
 8006f8c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006f8e:	4b18      	ldr	r3, [pc, #96]	@ (8006ff0 <pvPortMalloc+0x184>)
 8006f90:	681a      	ldr	r2, [r3, #0]
 8006f92:	4b19      	ldr	r3, [pc, #100]	@ (8006ff8 <pvPortMalloc+0x18c>)
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	429a      	cmp	r2, r3
 8006f98:	d203      	bcs.n	8006fa2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006f9a:	4b15      	ldr	r3, [pc, #84]	@ (8006ff0 <pvPortMalloc+0x184>)
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	4a16      	ldr	r2, [pc, #88]	@ (8006ff8 <pvPortMalloc+0x18c>)
 8006fa0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006fa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fa4:	685a      	ldr	r2, [r3, #4]
 8006fa6:	4b11      	ldr	r3, [pc, #68]	@ (8006fec <pvPortMalloc+0x180>)
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	431a      	orrs	r2, r3
 8006fac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fae:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006fb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fb2:	2200      	movs	r2, #0
 8006fb4:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006fb6:	f7fe fe73 	bl	8005ca0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006fba:	69fb      	ldr	r3, [r7, #28]
 8006fbc:	f003 0307 	and.w	r3, r3, #7
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d00b      	beq.n	8006fdc <pvPortMalloc+0x170>
	__asm volatile
 8006fc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fc8:	f383 8811 	msr	BASEPRI, r3
 8006fcc:	f3bf 8f6f 	isb	sy
 8006fd0:	f3bf 8f4f 	dsb	sy
 8006fd4:	60fb      	str	r3, [r7, #12]
}
 8006fd6:	bf00      	nop
 8006fd8:	bf00      	nop
 8006fda:	e7fd      	b.n	8006fd8 <pvPortMalloc+0x16c>
	return pvReturn;
 8006fdc:	69fb      	ldr	r3, [r7, #28]
}
 8006fde:	4618      	mov	r0, r3
 8006fe0:	3728      	adds	r7, #40	@ 0x28
 8006fe2:	46bd      	mov	sp, r7
 8006fe4:	bd80      	pop	{r7, pc}
 8006fe6:	bf00      	nop
 8006fe8:	2000413c 	.word	0x2000413c
 8006fec:	20004148 	.word	0x20004148
 8006ff0:	20004140 	.word	0x20004140
 8006ff4:	20004134 	.word	0x20004134
 8006ff8:	20004144 	.word	0x20004144

08006ffc <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006ffc:	b580      	push	{r7, lr}
 8006ffe:	b086      	sub	sp, #24
 8007000:	af00      	add	r7, sp, #0
 8007002:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	2b00      	cmp	r3, #0
 800700c:	d04a      	beq.n	80070a4 <vPortFree+0xa8>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800700e:	2308      	movs	r3, #8
 8007010:	425b      	negs	r3, r3
 8007012:	697a      	ldr	r2, [r7, #20]
 8007014:	4413      	add	r3, r2
 8007016:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007018:	697b      	ldr	r3, [r7, #20]
 800701a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800701c:	693b      	ldr	r3, [r7, #16]
 800701e:	685a      	ldr	r2, [r3, #4]
 8007020:	4b22      	ldr	r3, [pc, #136]	@ (80070ac <vPortFree+0xb0>)
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	4013      	ands	r3, r2
 8007026:	2b00      	cmp	r3, #0
 8007028:	d10b      	bne.n	8007042 <vPortFree+0x46>
	__asm volatile
 800702a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800702e:	f383 8811 	msr	BASEPRI, r3
 8007032:	f3bf 8f6f 	isb	sy
 8007036:	f3bf 8f4f 	dsb	sy
 800703a:	60fb      	str	r3, [r7, #12]
}
 800703c:	bf00      	nop
 800703e:	bf00      	nop
 8007040:	e7fd      	b.n	800703e <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007042:	693b      	ldr	r3, [r7, #16]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	2b00      	cmp	r3, #0
 8007048:	d00b      	beq.n	8007062 <vPortFree+0x66>
	__asm volatile
 800704a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800704e:	f383 8811 	msr	BASEPRI, r3
 8007052:	f3bf 8f6f 	isb	sy
 8007056:	f3bf 8f4f 	dsb	sy
 800705a:	60bb      	str	r3, [r7, #8]
}
 800705c:	bf00      	nop
 800705e:	bf00      	nop
 8007060:	e7fd      	b.n	800705e <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007062:	693b      	ldr	r3, [r7, #16]
 8007064:	685a      	ldr	r2, [r3, #4]
 8007066:	4b11      	ldr	r3, [pc, #68]	@ (80070ac <vPortFree+0xb0>)
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	4013      	ands	r3, r2
 800706c:	2b00      	cmp	r3, #0
 800706e:	d019      	beq.n	80070a4 <vPortFree+0xa8>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007070:	693b      	ldr	r3, [r7, #16]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	2b00      	cmp	r3, #0
 8007076:	d115      	bne.n	80070a4 <vPortFree+0xa8>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007078:	693b      	ldr	r3, [r7, #16]
 800707a:	685a      	ldr	r2, [r3, #4]
 800707c:	4b0b      	ldr	r3, [pc, #44]	@ (80070ac <vPortFree+0xb0>)
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	43db      	mvns	r3, r3
 8007082:	401a      	ands	r2, r3
 8007084:	693b      	ldr	r3, [r7, #16]
 8007086:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007088:	f7fe fdfc 	bl	8005c84 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800708c:	693b      	ldr	r3, [r7, #16]
 800708e:	685a      	ldr	r2, [r3, #4]
 8007090:	4b07      	ldr	r3, [pc, #28]	@ (80070b0 <vPortFree+0xb4>)
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	4413      	add	r3, r2
 8007096:	4a06      	ldr	r2, [pc, #24]	@ (80070b0 <vPortFree+0xb4>)
 8007098:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800709a:	6938      	ldr	r0, [r7, #16]
 800709c:	f000 f86c 	bl	8007178 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80070a0:	f7fe fdfe 	bl	8005ca0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80070a4:	bf00      	nop
 80070a6:	3718      	adds	r7, #24
 80070a8:	46bd      	mov	sp, r7
 80070aa:	bd80      	pop	{r7, pc}
 80070ac:	20004148 	.word	0x20004148
 80070b0:	20004140 	.word	0x20004140

080070b4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80070b4:	b480      	push	{r7}
 80070b6:	b085      	sub	sp, #20
 80070b8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80070ba:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80070be:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80070c0:	4b27      	ldr	r3, [pc, #156]	@ (8007160 <prvHeapInit+0xac>)
 80070c2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	f003 0307 	and.w	r3, r3, #7
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d00c      	beq.n	80070e8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	3307      	adds	r3, #7
 80070d2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	f023 0307 	bic.w	r3, r3, #7
 80070da:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80070dc:	68ba      	ldr	r2, [r7, #8]
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	1ad3      	subs	r3, r2, r3
 80070e2:	4a1f      	ldr	r2, [pc, #124]	@ (8007160 <prvHeapInit+0xac>)
 80070e4:	4413      	add	r3, r2
 80070e6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80070ec:	4a1d      	ldr	r2, [pc, #116]	@ (8007164 <prvHeapInit+0xb0>)
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80070f2:	4b1c      	ldr	r3, [pc, #112]	@ (8007164 <prvHeapInit+0xb0>)
 80070f4:	2200      	movs	r2, #0
 80070f6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	68ba      	ldr	r2, [r7, #8]
 80070fc:	4413      	add	r3, r2
 80070fe:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007100:	2208      	movs	r2, #8
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	1a9b      	subs	r3, r3, r2
 8007106:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	f023 0307 	bic.w	r3, r3, #7
 800710e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	4a15      	ldr	r2, [pc, #84]	@ (8007168 <prvHeapInit+0xb4>)
 8007114:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007116:	4b14      	ldr	r3, [pc, #80]	@ (8007168 <prvHeapInit+0xb4>)
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	2200      	movs	r2, #0
 800711c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800711e:	4b12      	ldr	r3, [pc, #72]	@ (8007168 <prvHeapInit+0xb4>)
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	2200      	movs	r2, #0
 8007124:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800712a:	683b      	ldr	r3, [r7, #0]
 800712c:	68fa      	ldr	r2, [r7, #12]
 800712e:	1ad2      	subs	r2, r2, r3
 8007130:	683b      	ldr	r3, [r7, #0]
 8007132:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007134:	4b0c      	ldr	r3, [pc, #48]	@ (8007168 <prvHeapInit+0xb4>)
 8007136:	681a      	ldr	r2, [r3, #0]
 8007138:	683b      	ldr	r3, [r7, #0]
 800713a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800713c:	683b      	ldr	r3, [r7, #0]
 800713e:	685b      	ldr	r3, [r3, #4]
 8007140:	4a0a      	ldr	r2, [pc, #40]	@ (800716c <prvHeapInit+0xb8>)
 8007142:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007144:	683b      	ldr	r3, [r7, #0]
 8007146:	685b      	ldr	r3, [r3, #4]
 8007148:	4a09      	ldr	r2, [pc, #36]	@ (8007170 <prvHeapInit+0xbc>)
 800714a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800714c:	4b09      	ldr	r3, [pc, #36]	@ (8007174 <prvHeapInit+0xc0>)
 800714e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8007152:	601a      	str	r2, [r3, #0]
}
 8007154:	bf00      	nop
 8007156:	3714      	adds	r7, #20
 8007158:	46bd      	mov	sp, r7
 800715a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800715e:	4770      	bx	lr
 8007160:	20000534 	.word	0x20000534
 8007164:	20004134 	.word	0x20004134
 8007168:	2000413c 	.word	0x2000413c
 800716c:	20004144 	.word	0x20004144
 8007170:	20004140 	.word	0x20004140
 8007174:	20004148 	.word	0x20004148

08007178 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007178:	b480      	push	{r7}
 800717a:	b085      	sub	sp, #20
 800717c:	af00      	add	r7, sp, #0
 800717e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007180:	4b28      	ldr	r3, [pc, #160]	@ (8007224 <prvInsertBlockIntoFreeList+0xac>)
 8007182:	60fb      	str	r3, [r7, #12]
 8007184:	e002      	b.n	800718c <prvInsertBlockIntoFreeList+0x14>
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	60fb      	str	r3, [r7, #12]
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	687a      	ldr	r2, [r7, #4]
 8007192:	429a      	cmp	r2, r3
 8007194:	d8f7      	bhi.n	8007186 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	685b      	ldr	r3, [r3, #4]
 800719e:	68ba      	ldr	r2, [r7, #8]
 80071a0:	4413      	add	r3, r2
 80071a2:	687a      	ldr	r2, [r7, #4]
 80071a4:	429a      	cmp	r2, r3
 80071a6:	d108      	bne.n	80071ba <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	685a      	ldr	r2, [r3, #4]
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	685b      	ldr	r3, [r3, #4]
 80071b0:	441a      	add	r2, r3
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	685b      	ldr	r3, [r3, #4]
 80071c2:	68ba      	ldr	r2, [r7, #8]
 80071c4:	441a      	add	r2, r3
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	429a      	cmp	r2, r3
 80071cc:	d118      	bne.n	8007200 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	681a      	ldr	r2, [r3, #0]
 80071d2:	4b15      	ldr	r3, [pc, #84]	@ (8007228 <prvInsertBlockIntoFreeList+0xb0>)
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	429a      	cmp	r2, r3
 80071d8:	d00d      	beq.n	80071f6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	685a      	ldr	r2, [r3, #4]
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	685b      	ldr	r3, [r3, #4]
 80071e4:	441a      	add	r2, r3
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	681a      	ldr	r2, [r3, #0]
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	601a      	str	r2, [r3, #0]
 80071f4:	e008      	b.n	8007208 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80071f6:	4b0c      	ldr	r3, [pc, #48]	@ (8007228 <prvInsertBlockIntoFreeList+0xb0>)
 80071f8:	681a      	ldr	r2, [r3, #0]
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	601a      	str	r2, [r3, #0]
 80071fe:	e003      	b.n	8007208 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	681a      	ldr	r2, [r3, #0]
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007208:	68fa      	ldr	r2, [r7, #12]
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	429a      	cmp	r2, r3
 800720e:	d002      	beq.n	8007216 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	687a      	ldr	r2, [r7, #4]
 8007214:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007216:	bf00      	nop
 8007218:	3714      	adds	r7, #20
 800721a:	46bd      	mov	sp, r7
 800721c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007220:	4770      	bx	lr
 8007222:	bf00      	nop
 8007224:	20004134 	.word	0x20004134
 8007228:	2000413c 	.word	0x2000413c

0800722c <siprintf>:
 800722c:	b40e      	push	{r1, r2, r3}
 800722e:	b500      	push	{lr}
 8007230:	b09c      	sub	sp, #112	@ 0x70
 8007232:	ab1d      	add	r3, sp, #116	@ 0x74
 8007234:	9002      	str	r0, [sp, #8]
 8007236:	9006      	str	r0, [sp, #24]
 8007238:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800723c:	4809      	ldr	r0, [pc, #36]	@ (8007264 <siprintf+0x38>)
 800723e:	9107      	str	r1, [sp, #28]
 8007240:	9104      	str	r1, [sp, #16]
 8007242:	4909      	ldr	r1, [pc, #36]	@ (8007268 <siprintf+0x3c>)
 8007244:	f853 2b04 	ldr.w	r2, [r3], #4
 8007248:	9105      	str	r1, [sp, #20]
 800724a:	6800      	ldr	r0, [r0, #0]
 800724c:	9301      	str	r3, [sp, #4]
 800724e:	a902      	add	r1, sp, #8
 8007250:	f000 f9a2 	bl	8007598 <_svfiprintf_r>
 8007254:	9b02      	ldr	r3, [sp, #8]
 8007256:	2200      	movs	r2, #0
 8007258:	701a      	strb	r2, [r3, #0]
 800725a:	b01c      	add	sp, #112	@ 0x70
 800725c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007260:	b003      	add	sp, #12
 8007262:	4770      	bx	lr
 8007264:	20000014 	.word	0x20000014
 8007268:	ffff0208 	.word	0xffff0208

0800726c <memset>:
 800726c:	4402      	add	r2, r0
 800726e:	4603      	mov	r3, r0
 8007270:	4293      	cmp	r3, r2
 8007272:	d100      	bne.n	8007276 <memset+0xa>
 8007274:	4770      	bx	lr
 8007276:	f803 1b01 	strb.w	r1, [r3], #1
 800727a:	e7f9      	b.n	8007270 <memset+0x4>

0800727c <__errno>:
 800727c:	4b01      	ldr	r3, [pc, #4]	@ (8007284 <__errno+0x8>)
 800727e:	6818      	ldr	r0, [r3, #0]
 8007280:	4770      	bx	lr
 8007282:	bf00      	nop
 8007284:	20000014 	.word	0x20000014

08007288 <__libc_init_array>:
 8007288:	b570      	push	{r4, r5, r6, lr}
 800728a:	4d0d      	ldr	r5, [pc, #52]	@ (80072c0 <__libc_init_array+0x38>)
 800728c:	4c0d      	ldr	r4, [pc, #52]	@ (80072c4 <__libc_init_array+0x3c>)
 800728e:	1b64      	subs	r4, r4, r5
 8007290:	10a4      	asrs	r4, r4, #2
 8007292:	2600      	movs	r6, #0
 8007294:	42a6      	cmp	r6, r4
 8007296:	d109      	bne.n	80072ac <__libc_init_array+0x24>
 8007298:	4d0b      	ldr	r5, [pc, #44]	@ (80072c8 <__libc_init_array+0x40>)
 800729a:	4c0c      	ldr	r4, [pc, #48]	@ (80072cc <__libc_init_array+0x44>)
 800729c:	f000 fc66 	bl	8007b6c <_init>
 80072a0:	1b64      	subs	r4, r4, r5
 80072a2:	10a4      	asrs	r4, r4, #2
 80072a4:	2600      	movs	r6, #0
 80072a6:	42a6      	cmp	r6, r4
 80072a8:	d105      	bne.n	80072b6 <__libc_init_array+0x2e>
 80072aa:	bd70      	pop	{r4, r5, r6, pc}
 80072ac:	f855 3b04 	ldr.w	r3, [r5], #4
 80072b0:	4798      	blx	r3
 80072b2:	3601      	adds	r6, #1
 80072b4:	e7ee      	b.n	8007294 <__libc_init_array+0xc>
 80072b6:	f855 3b04 	ldr.w	r3, [r5], #4
 80072ba:	4798      	blx	r3
 80072bc:	3601      	adds	r6, #1
 80072be:	e7f2      	b.n	80072a6 <__libc_init_array+0x1e>
 80072c0:	08007d10 	.word	0x08007d10
 80072c4:	08007d10 	.word	0x08007d10
 80072c8:	08007d10 	.word	0x08007d10
 80072cc:	08007d14 	.word	0x08007d14

080072d0 <__retarget_lock_acquire_recursive>:
 80072d0:	4770      	bx	lr

080072d2 <__retarget_lock_release_recursive>:
 80072d2:	4770      	bx	lr

080072d4 <memcpy>:
 80072d4:	440a      	add	r2, r1
 80072d6:	4291      	cmp	r1, r2
 80072d8:	f100 33ff 	add.w	r3, r0, #4294967295
 80072dc:	d100      	bne.n	80072e0 <memcpy+0xc>
 80072de:	4770      	bx	lr
 80072e0:	b510      	push	{r4, lr}
 80072e2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80072e6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80072ea:	4291      	cmp	r1, r2
 80072ec:	d1f9      	bne.n	80072e2 <memcpy+0xe>
 80072ee:	bd10      	pop	{r4, pc}

080072f0 <_free_r>:
 80072f0:	b538      	push	{r3, r4, r5, lr}
 80072f2:	4605      	mov	r5, r0
 80072f4:	2900      	cmp	r1, #0
 80072f6:	d041      	beq.n	800737c <_free_r+0x8c>
 80072f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80072fc:	1f0c      	subs	r4, r1, #4
 80072fe:	2b00      	cmp	r3, #0
 8007300:	bfb8      	it	lt
 8007302:	18e4      	addlt	r4, r4, r3
 8007304:	f000 f8e0 	bl	80074c8 <__malloc_lock>
 8007308:	4a1d      	ldr	r2, [pc, #116]	@ (8007380 <_free_r+0x90>)
 800730a:	6813      	ldr	r3, [r2, #0]
 800730c:	b933      	cbnz	r3, 800731c <_free_r+0x2c>
 800730e:	6063      	str	r3, [r4, #4]
 8007310:	6014      	str	r4, [r2, #0]
 8007312:	4628      	mov	r0, r5
 8007314:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007318:	f000 b8dc 	b.w	80074d4 <__malloc_unlock>
 800731c:	42a3      	cmp	r3, r4
 800731e:	d908      	bls.n	8007332 <_free_r+0x42>
 8007320:	6820      	ldr	r0, [r4, #0]
 8007322:	1821      	adds	r1, r4, r0
 8007324:	428b      	cmp	r3, r1
 8007326:	bf01      	itttt	eq
 8007328:	6819      	ldreq	r1, [r3, #0]
 800732a:	685b      	ldreq	r3, [r3, #4]
 800732c:	1809      	addeq	r1, r1, r0
 800732e:	6021      	streq	r1, [r4, #0]
 8007330:	e7ed      	b.n	800730e <_free_r+0x1e>
 8007332:	461a      	mov	r2, r3
 8007334:	685b      	ldr	r3, [r3, #4]
 8007336:	b10b      	cbz	r3, 800733c <_free_r+0x4c>
 8007338:	42a3      	cmp	r3, r4
 800733a:	d9fa      	bls.n	8007332 <_free_r+0x42>
 800733c:	6811      	ldr	r1, [r2, #0]
 800733e:	1850      	adds	r0, r2, r1
 8007340:	42a0      	cmp	r0, r4
 8007342:	d10b      	bne.n	800735c <_free_r+0x6c>
 8007344:	6820      	ldr	r0, [r4, #0]
 8007346:	4401      	add	r1, r0
 8007348:	1850      	adds	r0, r2, r1
 800734a:	4283      	cmp	r3, r0
 800734c:	6011      	str	r1, [r2, #0]
 800734e:	d1e0      	bne.n	8007312 <_free_r+0x22>
 8007350:	6818      	ldr	r0, [r3, #0]
 8007352:	685b      	ldr	r3, [r3, #4]
 8007354:	6053      	str	r3, [r2, #4]
 8007356:	4408      	add	r0, r1
 8007358:	6010      	str	r0, [r2, #0]
 800735a:	e7da      	b.n	8007312 <_free_r+0x22>
 800735c:	d902      	bls.n	8007364 <_free_r+0x74>
 800735e:	230c      	movs	r3, #12
 8007360:	602b      	str	r3, [r5, #0]
 8007362:	e7d6      	b.n	8007312 <_free_r+0x22>
 8007364:	6820      	ldr	r0, [r4, #0]
 8007366:	1821      	adds	r1, r4, r0
 8007368:	428b      	cmp	r3, r1
 800736a:	bf04      	itt	eq
 800736c:	6819      	ldreq	r1, [r3, #0]
 800736e:	685b      	ldreq	r3, [r3, #4]
 8007370:	6063      	str	r3, [r4, #4]
 8007372:	bf04      	itt	eq
 8007374:	1809      	addeq	r1, r1, r0
 8007376:	6021      	streq	r1, [r4, #0]
 8007378:	6054      	str	r4, [r2, #4]
 800737a:	e7ca      	b.n	8007312 <_free_r+0x22>
 800737c:	bd38      	pop	{r3, r4, r5, pc}
 800737e:	bf00      	nop
 8007380:	20004290 	.word	0x20004290

08007384 <sbrk_aligned>:
 8007384:	b570      	push	{r4, r5, r6, lr}
 8007386:	4e0f      	ldr	r6, [pc, #60]	@ (80073c4 <sbrk_aligned+0x40>)
 8007388:	460c      	mov	r4, r1
 800738a:	6831      	ldr	r1, [r6, #0]
 800738c:	4605      	mov	r5, r0
 800738e:	b911      	cbnz	r1, 8007396 <sbrk_aligned+0x12>
 8007390:	f000 fba6 	bl	8007ae0 <_sbrk_r>
 8007394:	6030      	str	r0, [r6, #0]
 8007396:	4621      	mov	r1, r4
 8007398:	4628      	mov	r0, r5
 800739a:	f000 fba1 	bl	8007ae0 <_sbrk_r>
 800739e:	1c43      	adds	r3, r0, #1
 80073a0:	d103      	bne.n	80073aa <sbrk_aligned+0x26>
 80073a2:	f04f 34ff 	mov.w	r4, #4294967295
 80073a6:	4620      	mov	r0, r4
 80073a8:	bd70      	pop	{r4, r5, r6, pc}
 80073aa:	1cc4      	adds	r4, r0, #3
 80073ac:	f024 0403 	bic.w	r4, r4, #3
 80073b0:	42a0      	cmp	r0, r4
 80073b2:	d0f8      	beq.n	80073a6 <sbrk_aligned+0x22>
 80073b4:	1a21      	subs	r1, r4, r0
 80073b6:	4628      	mov	r0, r5
 80073b8:	f000 fb92 	bl	8007ae0 <_sbrk_r>
 80073bc:	3001      	adds	r0, #1
 80073be:	d1f2      	bne.n	80073a6 <sbrk_aligned+0x22>
 80073c0:	e7ef      	b.n	80073a2 <sbrk_aligned+0x1e>
 80073c2:	bf00      	nop
 80073c4:	2000428c 	.word	0x2000428c

080073c8 <_malloc_r>:
 80073c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80073cc:	1ccd      	adds	r5, r1, #3
 80073ce:	f025 0503 	bic.w	r5, r5, #3
 80073d2:	3508      	adds	r5, #8
 80073d4:	2d0c      	cmp	r5, #12
 80073d6:	bf38      	it	cc
 80073d8:	250c      	movcc	r5, #12
 80073da:	2d00      	cmp	r5, #0
 80073dc:	4606      	mov	r6, r0
 80073de:	db01      	blt.n	80073e4 <_malloc_r+0x1c>
 80073e0:	42a9      	cmp	r1, r5
 80073e2:	d904      	bls.n	80073ee <_malloc_r+0x26>
 80073e4:	230c      	movs	r3, #12
 80073e6:	6033      	str	r3, [r6, #0]
 80073e8:	2000      	movs	r0, #0
 80073ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80073ee:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80074c4 <_malloc_r+0xfc>
 80073f2:	f000 f869 	bl	80074c8 <__malloc_lock>
 80073f6:	f8d8 3000 	ldr.w	r3, [r8]
 80073fa:	461c      	mov	r4, r3
 80073fc:	bb44      	cbnz	r4, 8007450 <_malloc_r+0x88>
 80073fe:	4629      	mov	r1, r5
 8007400:	4630      	mov	r0, r6
 8007402:	f7ff ffbf 	bl	8007384 <sbrk_aligned>
 8007406:	1c43      	adds	r3, r0, #1
 8007408:	4604      	mov	r4, r0
 800740a:	d158      	bne.n	80074be <_malloc_r+0xf6>
 800740c:	f8d8 4000 	ldr.w	r4, [r8]
 8007410:	4627      	mov	r7, r4
 8007412:	2f00      	cmp	r7, #0
 8007414:	d143      	bne.n	800749e <_malloc_r+0xd6>
 8007416:	2c00      	cmp	r4, #0
 8007418:	d04b      	beq.n	80074b2 <_malloc_r+0xea>
 800741a:	6823      	ldr	r3, [r4, #0]
 800741c:	4639      	mov	r1, r7
 800741e:	4630      	mov	r0, r6
 8007420:	eb04 0903 	add.w	r9, r4, r3
 8007424:	f000 fb5c 	bl	8007ae0 <_sbrk_r>
 8007428:	4581      	cmp	r9, r0
 800742a:	d142      	bne.n	80074b2 <_malloc_r+0xea>
 800742c:	6821      	ldr	r1, [r4, #0]
 800742e:	1a6d      	subs	r5, r5, r1
 8007430:	4629      	mov	r1, r5
 8007432:	4630      	mov	r0, r6
 8007434:	f7ff ffa6 	bl	8007384 <sbrk_aligned>
 8007438:	3001      	adds	r0, #1
 800743a:	d03a      	beq.n	80074b2 <_malloc_r+0xea>
 800743c:	6823      	ldr	r3, [r4, #0]
 800743e:	442b      	add	r3, r5
 8007440:	6023      	str	r3, [r4, #0]
 8007442:	f8d8 3000 	ldr.w	r3, [r8]
 8007446:	685a      	ldr	r2, [r3, #4]
 8007448:	bb62      	cbnz	r2, 80074a4 <_malloc_r+0xdc>
 800744a:	f8c8 7000 	str.w	r7, [r8]
 800744e:	e00f      	b.n	8007470 <_malloc_r+0xa8>
 8007450:	6822      	ldr	r2, [r4, #0]
 8007452:	1b52      	subs	r2, r2, r5
 8007454:	d420      	bmi.n	8007498 <_malloc_r+0xd0>
 8007456:	2a0b      	cmp	r2, #11
 8007458:	d917      	bls.n	800748a <_malloc_r+0xc2>
 800745a:	1961      	adds	r1, r4, r5
 800745c:	42a3      	cmp	r3, r4
 800745e:	6025      	str	r5, [r4, #0]
 8007460:	bf18      	it	ne
 8007462:	6059      	strne	r1, [r3, #4]
 8007464:	6863      	ldr	r3, [r4, #4]
 8007466:	bf08      	it	eq
 8007468:	f8c8 1000 	streq.w	r1, [r8]
 800746c:	5162      	str	r2, [r4, r5]
 800746e:	604b      	str	r3, [r1, #4]
 8007470:	4630      	mov	r0, r6
 8007472:	f000 f82f 	bl	80074d4 <__malloc_unlock>
 8007476:	f104 000b 	add.w	r0, r4, #11
 800747a:	1d23      	adds	r3, r4, #4
 800747c:	f020 0007 	bic.w	r0, r0, #7
 8007480:	1ac2      	subs	r2, r0, r3
 8007482:	bf1c      	itt	ne
 8007484:	1a1b      	subne	r3, r3, r0
 8007486:	50a3      	strne	r3, [r4, r2]
 8007488:	e7af      	b.n	80073ea <_malloc_r+0x22>
 800748a:	6862      	ldr	r2, [r4, #4]
 800748c:	42a3      	cmp	r3, r4
 800748e:	bf0c      	ite	eq
 8007490:	f8c8 2000 	streq.w	r2, [r8]
 8007494:	605a      	strne	r2, [r3, #4]
 8007496:	e7eb      	b.n	8007470 <_malloc_r+0xa8>
 8007498:	4623      	mov	r3, r4
 800749a:	6864      	ldr	r4, [r4, #4]
 800749c:	e7ae      	b.n	80073fc <_malloc_r+0x34>
 800749e:	463c      	mov	r4, r7
 80074a0:	687f      	ldr	r7, [r7, #4]
 80074a2:	e7b6      	b.n	8007412 <_malloc_r+0x4a>
 80074a4:	461a      	mov	r2, r3
 80074a6:	685b      	ldr	r3, [r3, #4]
 80074a8:	42a3      	cmp	r3, r4
 80074aa:	d1fb      	bne.n	80074a4 <_malloc_r+0xdc>
 80074ac:	2300      	movs	r3, #0
 80074ae:	6053      	str	r3, [r2, #4]
 80074b0:	e7de      	b.n	8007470 <_malloc_r+0xa8>
 80074b2:	230c      	movs	r3, #12
 80074b4:	6033      	str	r3, [r6, #0]
 80074b6:	4630      	mov	r0, r6
 80074b8:	f000 f80c 	bl	80074d4 <__malloc_unlock>
 80074bc:	e794      	b.n	80073e8 <_malloc_r+0x20>
 80074be:	6005      	str	r5, [r0, #0]
 80074c0:	e7d6      	b.n	8007470 <_malloc_r+0xa8>
 80074c2:	bf00      	nop
 80074c4:	20004290 	.word	0x20004290

080074c8 <__malloc_lock>:
 80074c8:	4801      	ldr	r0, [pc, #4]	@ (80074d0 <__malloc_lock+0x8>)
 80074ca:	f7ff bf01 	b.w	80072d0 <__retarget_lock_acquire_recursive>
 80074ce:	bf00      	nop
 80074d0:	20004288 	.word	0x20004288

080074d4 <__malloc_unlock>:
 80074d4:	4801      	ldr	r0, [pc, #4]	@ (80074dc <__malloc_unlock+0x8>)
 80074d6:	f7ff befc 	b.w	80072d2 <__retarget_lock_release_recursive>
 80074da:	bf00      	nop
 80074dc:	20004288 	.word	0x20004288

080074e0 <__ssputs_r>:
 80074e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80074e4:	688e      	ldr	r6, [r1, #8]
 80074e6:	461f      	mov	r7, r3
 80074e8:	42be      	cmp	r6, r7
 80074ea:	680b      	ldr	r3, [r1, #0]
 80074ec:	4682      	mov	sl, r0
 80074ee:	460c      	mov	r4, r1
 80074f0:	4690      	mov	r8, r2
 80074f2:	d82d      	bhi.n	8007550 <__ssputs_r+0x70>
 80074f4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80074f8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80074fc:	d026      	beq.n	800754c <__ssputs_r+0x6c>
 80074fe:	6965      	ldr	r5, [r4, #20]
 8007500:	6909      	ldr	r1, [r1, #16]
 8007502:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007506:	eba3 0901 	sub.w	r9, r3, r1
 800750a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800750e:	1c7b      	adds	r3, r7, #1
 8007510:	444b      	add	r3, r9
 8007512:	106d      	asrs	r5, r5, #1
 8007514:	429d      	cmp	r5, r3
 8007516:	bf38      	it	cc
 8007518:	461d      	movcc	r5, r3
 800751a:	0553      	lsls	r3, r2, #21
 800751c:	d527      	bpl.n	800756e <__ssputs_r+0x8e>
 800751e:	4629      	mov	r1, r5
 8007520:	f7ff ff52 	bl	80073c8 <_malloc_r>
 8007524:	4606      	mov	r6, r0
 8007526:	b360      	cbz	r0, 8007582 <__ssputs_r+0xa2>
 8007528:	6921      	ldr	r1, [r4, #16]
 800752a:	464a      	mov	r2, r9
 800752c:	f7ff fed2 	bl	80072d4 <memcpy>
 8007530:	89a3      	ldrh	r3, [r4, #12]
 8007532:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007536:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800753a:	81a3      	strh	r3, [r4, #12]
 800753c:	6126      	str	r6, [r4, #16]
 800753e:	6165      	str	r5, [r4, #20]
 8007540:	444e      	add	r6, r9
 8007542:	eba5 0509 	sub.w	r5, r5, r9
 8007546:	6026      	str	r6, [r4, #0]
 8007548:	60a5      	str	r5, [r4, #8]
 800754a:	463e      	mov	r6, r7
 800754c:	42be      	cmp	r6, r7
 800754e:	d900      	bls.n	8007552 <__ssputs_r+0x72>
 8007550:	463e      	mov	r6, r7
 8007552:	6820      	ldr	r0, [r4, #0]
 8007554:	4632      	mov	r2, r6
 8007556:	4641      	mov	r1, r8
 8007558:	f000 faa8 	bl	8007aac <memmove>
 800755c:	68a3      	ldr	r3, [r4, #8]
 800755e:	1b9b      	subs	r3, r3, r6
 8007560:	60a3      	str	r3, [r4, #8]
 8007562:	6823      	ldr	r3, [r4, #0]
 8007564:	4433      	add	r3, r6
 8007566:	6023      	str	r3, [r4, #0]
 8007568:	2000      	movs	r0, #0
 800756a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800756e:	462a      	mov	r2, r5
 8007570:	f000 fac6 	bl	8007b00 <_realloc_r>
 8007574:	4606      	mov	r6, r0
 8007576:	2800      	cmp	r0, #0
 8007578:	d1e0      	bne.n	800753c <__ssputs_r+0x5c>
 800757a:	6921      	ldr	r1, [r4, #16]
 800757c:	4650      	mov	r0, sl
 800757e:	f7ff feb7 	bl	80072f0 <_free_r>
 8007582:	230c      	movs	r3, #12
 8007584:	f8ca 3000 	str.w	r3, [sl]
 8007588:	89a3      	ldrh	r3, [r4, #12]
 800758a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800758e:	81a3      	strh	r3, [r4, #12]
 8007590:	f04f 30ff 	mov.w	r0, #4294967295
 8007594:	e7e9      	b.n	800756a <__ssputs_r+0x8a>
	...

08007598 <_svfiprintf_r>:
 8007598:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800759c:	4698      	mov	r8, r3
 800759e:	898b      	ldrh	r3, [r1, #12]
 80075a0:	061b      	lsls	r3, r3, #24
 80075a2:	b09d      	sub	sp, #116	@ 0x74
 80075a4:	4607      	mov	r7, r0
 80075a6:	460d      	mov	r5, r1
 80075a8:	4614      	mov	r4, r2
 80075aa:	d510      	bpl.n	80075ce <_svfiprintf_r+0x36>
 80075ac:	690b      	ldr	r3, [r1, #16]
 80075ae:	b973      	cbnz	r3, 80075ce <_svfiprintf_r+0x36>
 80075b0:	2140      	movs	r1, #64	@ 0x40
 80075b2:	f7ff ff09 	bl	80073c8 <_malloc_r>
 80075b6:	6028      	str	r0, [r5, #0]
 80075b8:	6128      	str	r0, [r5, #16]
 80075ba:	b930      	cbnz	r0, 80075ca <_svfiprintf_r+0x32>
 80075bc:	230c      	movs	r3, #12
 80075be:	603b      	str	r3, [r7, #0]
 80075c0:	f04f 30ff 	mov.w	r0, #4294967295
 80075c4:	b01d      	add	sp, #116	@ 0x74
 80075c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075ca:	2340      	movs	r3, #64	@ 0x40
 80075cc:	616b      	str	r3, [r5, #20]
 80075ce:	2300      	movs	r3, #0
 80075d0:	9309      	str	r3, [sp, #36]	@ 0x24
 80075d2:	2320      	movs	r3, #32
 80075d4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80075d8:	f8cd 800c 	str.w	r8, [sp, #12]
 80075dc:	2330      	movs	r3, #48	@ 0x30
 80075de:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800777c <_svfiprintf_r+0x1e4>
 80075e2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80075e6:	f04f 0901 	mov.w	r9, #1
 80075ea:	4623      	mov	r3, r4
 80075ec:	469a      	mov	sl, r3
 80075ee:	f813 2b01 	ldrb.w	r2, [r3], #1
 80075f2:	b10a      	cbz	r2, 80075f8 <_svfiprintf_r+0x60>
 80075f4:	2a25      	cmp	r2, #37	@ 0x25
 80075f6:	d1f9      	bne.n	80075ec <_svfiprintf_r+0x54>
 80075f8:	ebba 0b04 	subs.w	fp, sl, r4
 80075fc:	d00b      	beq.n	8007616 <_svfiprintf_r+0x7e>
 80075fe:	465b      	mov	r3, fp
 8007600:	4622      	mov	r2, r4
 8007602:	4629      	mov	r1, r5
 8007604:	4638      	mov	r0, r7
 8007606:	f7ff ff6b 	bl	80074e0 <__ssputs_r>
 800760a:	3001      	adds	r0, #1
 800760c:	f000 80a7 	beq.w	800775e <_svfiprintf_r+0x1c6>
 8007610:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007612:	445a      	add	r2, fp
 8007614:	9209      	str	r2, [sp, #36]	@ 0x24
 8007616:	f89a 3000 	ldrb.w	r3, [sl]
 800761a:	2b00      	cmp	r3, #0
 800761c:	f000 809f 	beq.w	800775e <_svfiprintf_r+0x1c6>
 8007620:	2300      	movs	r3, #0
 8007622:	f04f 32ff 	mov.w	r2, #4294967295
 8007626:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800762a:	f10a 0a01 	add.w	sl, sl, #1
 800762e:	9304      	str	r3, [sp, #16]
 8007630:	9307      	str	r3, [sp, #28]
 8007632:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007636:	931a      	str	r3, [sp, #104]	@ 0x68
 8007638:	4654      	mov	r4, sl
 800763a:	2205      	movs	r2, #5
 800763c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007640:	484e      	ldr	r0, [pc, #312]	@ (800777c <_svfiprintf_r+0x1e4>)
 8007642:	f7f8 fdc5 	bl	80001d0 <memchr>
 8007646:	9a04      	ldr	r2, [sp, #16]
 8007648:	b9d8      	cbnz	r0, 8007682 <_svfiprintf_r+0xea>
 800764a:	06d0      	lsls	r0, r2, #27
 800764c:	bf44      	itt	mi
 800764e:	2320      	movmi	r3, #32
 8007650:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007654:	0711      	lsls	r1, r2, #28
 8007656:	bf44      	itt	mi
 8007658:	232b      	movmi	r3, #43	@ 0x2b
 800765a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800765e:	f89a 3000 	ldrb.w	r3, [sl]
 8007662:	2b2a      	cmp	r3, #42	@ 0x2a
 8007664:	d015      	beq.n	8007692 <_svfiprintf_r+0xfa>
 8007666:	9a07      	ldr	r2, [sp, #28]
 8007668:	4654      	mov	r4, sl
 800766a:	2000      	movs	r0, #0
 800766c:	f04f 0c0a 	mov.w	ip, #10
 8007670:	4621      	mov	r1, r4
 8007672:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007676:	3b30      	subs	r3, #48	@ 0x30
 8007678:	2b09      	cmp	r3, #9
 800767a:	d94b      	bls.n	8007714 <_svfiprintf_r+0x17c>
 800767c:	b1b0      	cbz	r0, 80076ac <_svfiprintf_r+0x114>
 800767e:	9207      	str	r2, [sp, #28]
 8007680:	e014      	b.n	80076ac <_svfiprintf_r+0x114>
 8007682:	eba0 0308 	sub.w	r3, r0, r8
 8007686:	fa09 f303 	lsl.w	r3, r9, r3
 800768a:	4313      	orrs	r3, r2
 800768c:	9304      	str	r3, [sp, #16]
 800768e:	46a2      	mov	sl, r4
 8007690:	e7d2      	b.n	8007638 <_svfiprintf_r+0xa0>
 8007692:	9b03      	ldr	r3, [sp, #12]
 8007694:	1d19      	adds	r1, r3, #4
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	9103      	str	r1, [sp, #12]
 800769a:	2b00      	cmp	r3, #0
 800769c:	bfbb      	ittet	lt
 800769e:	425b      	neglt	r3, r3
 80076a0:	f042 0202 	orrlt.w	r2, r2, #2
 80076a4:	9307      	strge	r3, [sp, #28]
 80076a6:	9307      	strlt	r3, [sp, #28]
 80076a8:	bfb8      	it	lt
 80076aa:	9204      	strlt	r2, [sp, #16]
 80076ac:	7823      	ldrb	r3, [r4, #0]
 80076ae:	2b2e      	cmp	r3, #46	@ 0x2e
 80076b0:	d10a      	bne.n	80076c8 <_svfiprintf_r+0x130>
 80076b2:	7863      	ldrb	r3, [r4, #1]
 80076b4:	2b2a      	cmp	r3, #42	@ 0x2a
 80076b6:	d132      	bne.n	800771e <_svfiprintf_r+0x186>
 80076b8:	9b03      	ldr	r3, [sp, #12]
 80076ba:	1d1a      	adds	r2, r3, #4
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	9203      	str	r2, [sp, #12]
 80076c0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80076c4:	3402      	adds	r4, #2
 80076c6:	9305      	str	r3, [sp, #20]
 80076c8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800778c <_svfiprintf_r+0x1f4>
 80076cc:	7821      	ldrb	r1, [r4, #0]
 80076ce:	2203      	movs	r2, #3
 80076d0:	4650      	mov	r0, sl
 80076d2:	f7f8 fd7d 	bl	80001d0 <memchr>
 80076d6:	b138      	cbz	r0, 80076e8 <_svfiprintf_r+0x150>
 80076d8:	9b04      	ldr	r3, [sp, #16]
 80076da:	eba0 000a 	sub.w	r0, r0, sl
 80076de:	2240      	movs	r2, #64	@ 0x40
 80076e0:	4082      	lsls	r2, r0
 80076e2:	4313      	orrs	r3, r2
 80076e4:	3401      	adds	r4, #1
 80076e6:	9304      	str	r3, [sp, #16]
 80076e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80076ec:	4824      	ldr	r0, [pc, #144]	@ (8007780 <_svfiprintf_r+0x1e8>)
 80076ee:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80076f2:	2206      	movs	r2, #6
 80076f4:	f7f8 fd6c 	bl	80001d0 <memchr>
 80076f8:	2800      	cmp	r0, #0
 80076fa:	d036      	beq.n	800776a <_svfiprintf_r+0x1d2>
 80076fc:	4b21      	ldr	r3, [pc, #132]	@ (8007784 <_svfiprintf_r+0x1ec>)
 80076fe:	bb1b      	cbnz	r3, 8007748 <_svfiprintf_r+0x1b0>
 8007700:	9b03      	ldr	r3, [sp, #12]
 8007702:	3307      	adds	r3, #7
 8007704:	f023 0307 	bic.w	r3, r3, #7
 8007708:	3308      	adds	r3, #8
 800770a:	9303      	str	r3, [sp, #12]
 800770c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800770e:	4433      	add	r3, r6
 8007710:	9309      	str	r3, [sp, #36]	@ 0x24
 8007712:	e76a      	b.n	80075ea <_svfiprintf_r+0x52>
 8007714:	fb0c 3202 	mla	r2, ip, r2, r3
 8007718:	460c      	mov	r4, r1
 800771a:	2001      	movs	r0, #1
 800771c:	e7a8      	b.n	8007670 <_svfiprintf_r+0xd8>
 800771e:	2300      	movs	r3, #0
 8007720:	3401      	adds	r4, #1
 8007722:	9305      	str	r3, [sp, #20]
 8007724:	4619      	mov	r1, r3
 8007726:	f04f 0c0a 	mov.w	ip, #10
 800772a:	4620      	mov	r0, r4
 800772c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007730:	3a30      	subs	r2, #48	@ 0x30
 8007732:	2a09      	cmp	r2, #9
 8007734:	d903      	bls.n	800773e <_svfiprintf_r+0x1a6>
 8007736:	2b00      	cmp	r3, #0
 8007738:	d0c6      	beq.n	80076c8 <_svfiprintf_r+0x130>
 800773a:	9105      	str	r1, [sp, #20]
 800773c:	e7c4      	b.n	80076c8 <_svfiprintf_r+0x130>
 800773e:	fb0c 2101 	mla	r1, ip, r1, r2
 8007742:	4604      	mov	r4, r0
 8007744:	2301      	movs	r3, #1
 8007746:	e7f0      	b.n	800772a <_svfiprintf_r+0x192>
 8007748:	ab03      	add	r3, sp, #12
 800774a:	9300      	str	r3, [sp, #0]
 800774c:	462a      	mov	r2, r5
 800774e:	4b0e      	ldr	r3, [pc, #56]	@ (8007788 <_svfiprintf_r+0x1f0>)
 8007750:	a904      	add	r1, sp, #16
 8007752:	4638      	mov	r0, r7
 8007754:	f3af 8000 	nop.w
 8007758:	1c42      	adds	r2, r0, #1
 800775a:	4606      	mov	r6, r0
 800775c:	d1d6      	bne.n	800770c <_svfiprintf_r+0x174>
 800775e:	89ab      	ldrh	r3, [r5, #12]
 8007760:	065b      	lsls	r3, r3, #25
 8007762:	f53f af2d 	bmi.w	80075c0 <_svfiprintf_r+0x28>
 8007766:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007768:	e72c      	b.n	80075c4 <_svfiprintf_r+0x2c>
 800776a:	ab03      	add	r3, sp, #12
 800776c:	9300      	str	r3, [sp, #0]
 800776e:	462a      	mov	r2, r5
 8007770:	4b05      	ldr	r3, [pc, #20]	@ (8007788 <_svfiprintf_r+0x1f0>)
 8007772:	a904      	add	r1, sp, #16
 8007774:	4638      	mov	r0, r7
 8007776:	f000 f879 	bl	800786c <_printf_i>
 800777a:	e7ed      	b.n	8007758 <_svfiprintf_r+0x1c0>
 800777c:	08007cd4 	.word	0x08007cd4
 8007780:	08007cde 	.word	0x08007cde
 8007784:	00000000 	.word	0x00000000
 8007788:	080074e1 	.word	0x080074e1
 800778c:	08007cda 	.word	0x08007cda

08007790 <_printf_common>:
 8007790:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007794:	4616      	mov	r6, r2
 8007796:	4698      	mov	r8, r3
 8007798:	688a      	ldr	r2, [r1, #8]
 800779a:	690b      	ldr	r3, [r1, #16]
 800779c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80077a0:	4293      	cmp	r3, r2
 80077a2:	bfb8      	it	lt
 80077a4:	4613      	movlt	r3, r2
 80077a6:	6033      	str	r3, [r6, #0]
 80077a8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80077ac:	4607      	mov	r7, r0
 80077ae:	460c      	mov	r4, r1
 80077b0:	b10a      	cbz	r2, 80077b6 <_printf_common+0x26>
 80077b2:	3301      	adds	r3, #1
 80077b4:	6033      	str	r3, [r6, #0]
 80077b6:	6823      	ldr	r3, [r4, #0]
 80077b8:	0699      	lsls	r1, r3, #26
 80077ba:	bf42      	ittt	mi
 80077bc:	6833      	ldrmi	r3, [r6, #0]
 80077be:	3302      	addmi	r3, #2
 80077c0:	6033      	strmi	r3, [r6, #0]
 80077c2:	6825      	ldr	r5, [r4, #0]
 80077c4:	f015 0506 	ands.w	r5, r5, #6
 80077c8:	d106      	bne.n	80077d8 <_printf_common+0x48>
 80077ca:	f104 0a19 	add.w	sl, r4, #25
 80077ce:	68e3      	ldr	r3, [r4, #12]
 80077d0:	6832      	ldr	r2, [r6, #0]
 80077d2:	1a9b      	subs	r3, r3, r2
 80077d4:	42ab      	cmp	r3, r5
 80077d6:	dc26      	bgt.n	8007826 <_printf_common+0x96>
 80077d8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80077dc:	6822      	ldr	r2, [r4, #0]
 80077de:	3b00      	subs	r3, #0
 80077e0:	bf18      	it	ne
 80077e2:	2301      	movne	r3, #1
 80077e4:	0692      	lsls	r2, r2, #26
 80077e6:	d42b      	bmi.n	8007840 <_printf_common+0xb0>
 80077e8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80077ec:	4641      	mov	r1, r8
 80077ee:	4638      	mov	r0, r7
 80077f0:	47c8      	blx	r9
 80077f2:	3001      	adds	r0, #1
 80077f4:	d01e      	beq.n	8007834 <_printf_common+0xa4>
 80077f6:	6823      	ldr	r3, [r4, #0]
 80077f8:	6922      	ldr	r2, [r4, #16]
 80077fa:	f003 0306 	and.w	r3, r3, #6
 80077fe:	2b04      	cmp	r3, #4
 8007800:	bf02      	ittt	eq
 8007802:	68e5      	ldreq	r5, [r4, #12]
 8007804:	6833      	ldreq	r3, [r6, #0]
 8007806:	1aed      	subeq	r5, r5, r3
 8007808:	68a3      	ldr	r3, [r4, #8]
 800780a:	bf0c      	ite	eq
 800780c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007810:	2500      	movne	r5, #0
 8007812:	4293      	cmp	r3, r2
 8007814:	bfc4      	itt	gt
 8007816:	1a9b      	subgt	r3, r3, r2
 8007818:	18ed      	addgt	r5, r5, r3
 800781a:	2600      	movs	r6, #0
 800781c:	341a      	adds	r4, #26
 800781e:	42b5      	cmp	r5, r6
 8007820:	d11a      	bne.n	8007858 <_printf_common+0xc8>
 8007822:	2000      	movs	r0, #0
 8007824:	e008      	b.n	8007838 <_printf_common+0xa8>
 8007826:	2301      	movs	r3, #1
 8007828:	4652      	mov	r2, sl
 800782a:	4641      	mov	r1, r8
 800782c:	4638      	mov	r0, r7
 800782e:	47c8      	blx	r9
 8007830:	3001      	adds	r0, #1
 8007832:	d103      	bne.n	800783c <_printf_common+0xac>
 8007834:	f04f 30ff 	mov.w	r0, #4294967295
 8007838:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800783c:	3501      	adds	r5, #1
 800783e:	e7c6      	b.n	80077ce <_printf_common+0x3e>
 8007840:	18e1      	adds	r1, r4, r3
 8007842:	1c5a      	adds	r2, r3, #1
 8007844:	2030      	movs	r0, #48	@ 0x30
 8007846:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800784a:	4422      	add	r2, r4
 800784c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007850:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007854:	3302      	adds	r3, #2
 8007856:	e7c7      	b.n	80077e8 <_printf_common+0x58>
 8007858:	2301      	movs	r3, #1
 800785a:	4622      	mov	r2, r4
 800785c:	4641      	mov	r1, r8
 800785e:	4638      	mov	r0, r7
 8007860:	47c8      	blx	r9
 8007862:	3001      	adds	r0, #1
 8007864:	d0e6      	beq.n	8007834 <_printf_common+0xa4>
 8007866:	3601      	adds	r6, #1
 8007868:	e7d9      	b.n	800781e <_printf_common+0x8e>
	...

0800786c <_printf_i>:
 800786c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007870:	7e0f      	ldrb	r7, [r1, #24]
 8007872:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007874:	2f78      	cmp	r7, #120	@ 0x78
 8007876:	4691      	mov	r9, r2
 8007878:	4680      	mov	r8, r0
 800787a:	460c      	mov	r4, r1
 800787c:	469a      	mov	sl, r3
 800787e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007882:	d807      	bhi.n	8007894 <_printf_i+0x28>
 8007884:	2f62      	cmp	r7, #98	@ 0x62
 8007886:	d80a      	bhi.n	800789e <_printf_i+0x32>
 8007888:	2f00      	cmp	r7, #0
 800788a:	f000 80d2 	beq.w	8007a32 <_printf_i+0x1c6>
 800788e:	2f58      	cmp	r7, #88	@ 0x58
 8007890:	f000 80b9 	beq.w	8007a06 <_printf_i+0x19a>
 8007894:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007898:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800789c:	e03a      	b.n	8007914 <_printf_i+0xa8>
 800789e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80078a2:	2b15      	cmp	r3, #21
 80078a4:	d8f6      	bhi.n	8007894 <_printf_i+0x28>
 80078a6:	a101      	add	r1, pc, #4	@ (adr r1, 80078ac <_printf_i+0x40>)
 80078a8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80078ac:	08007905 	.word	0x08007905
 80078b0:	08007919 	.word	0x08007919
 80078b4:	08007895 	.word	0x08007895
 80078b8:	08007895 	.word	0x08007895
 80078bc:	08007895 	.word	0x08007895
 80078c0:	08007895 	.word	0x08007895
 80078c4:	08007919 	.word	0x08007919
 80078c8:	08007895 	.word	0x08007895
 80078cc:	08007895 	.word	0x08007895
 80078d0:	08007895 	.word	0x08007895
 80078d4:	08007895 	.word	0x08007895
 80078d8:	08007a19 	.word	0x08007a19
 80078dc:	08007943 	.word	0x08007943
 80078e0:	080079d3 	.word	0x080079d3
 80078e4:	08007895 	.word	0x08007895
 80078e8:	08007895 	.word	0x08007895
 80078ec:	08007a3b 	.word	0x08007a3b
 80078f0:	08007895 	.word	0x08007895
 80078f4:	08007943 	.word	0x08007943
 80078f8:	08007895 	.word	0x08007895
 80078fc:	08007895 	.word	0x08007895
 8007900:	080079db 	.word	0x080079db
 8007904:	6833      	ldr	r3, [r6, #0]
 8007906:	1d1a      	adds	r2, r3, #4
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	6032      	str	r2, [r6, #0]
 800790c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007910:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007914:	2301      	movs	r3, #1
 8007916:	e09d      	b.n	8007a54 <_printf_i+0x1e8>
 8007918:	6833      	ldr	r3, [r6, #0]
 800791a:	6820      	ldr	r0, [r4, #0]
 800791c:	1d19      	adds	r1, r3, #4
 800791e:	6031      	str	r1, [r6, #0]
 8007920:	0606      	lsls	r6, r0, #24
 8007922:	d501      	bpl.n	8007928 <_printf_i+0xbc>
 8007924:	681d      	ldr	r5, [r3, #0]
 8007926:	e003      	b.n	8007930 <_printf_i+0xc4>
 8007928:	0645      	lsls	r5, r0, #25
 800792a:	d5fb      	bpl.n	8007924 <_printf_i+0xb8>
 800792c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007930:	2d00      	cmp	r5, #0
 8007932:	da03      	bge.n	800793c <_printf_i+0xd0>
 8007934:	232d      	movs	r3, #45	@ 0x2d
 8007936:	426d      	negs	r5, r5
 8007938:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800793c:	4859      	ldr	r0, [pc, #356]	@ (8007aa4 <_printf_i+0x238>)
 800793e:	230a      	movs	r3, #10
 8007940:	e011      	b.n	8007966 <_printf_i+0xfa>
 8007942:	6821      	ldr	r1, [r4, #0]
 8007944:	6833      	ldr	r3, [r6, #0]
 8007946:	0608      	lsls	r0, r1, #24
 8007948:	f853 5b04 	ldr.w	r5, [r3], #4
 800794c:	d402      	bmi.n	8007954 <_printf_i+0xe8>
 800794e:	0649      	lsls	r1, r1, #25
 8007950:	bf48      	it	mi
 8007952:	b2ad      	uxthmi	r5, r5
 8007954:	2f6f      	cmp	r7, #111	@ 0x6f
 8007956:	4853      	ldr	r0, [pc, #332]	@ (8007aa4 <_printf_i+0x238>)
 8007958:	6033      	str	r3, [r6, #0]
 800795a:	bf14      	ite	ne
 800795c:	230a      	movne	r3, #10
 800795e:	2308      	moveq	r3, #8
 8007960:	2100      	movs	r1, #0
 8007962:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007966:	6866      	ldr	r6, [r4, #4]
 8007968:	60a6      	str	r6, [r4, #8]
 800796a:	2e00      	cmp	r6, #0
 800796c:	bfa2      	ittt	ge
 800796e:	6821      	ldrge	r1, [r4, #0]
 8007970:	f021 0104 	bicge.w	r1, r1, #4
 8007974:	6021      	strge	r1, [r4, #0]
 8007976:	b90d      	cbnz	r5, 800797c <_printf_i+0x110>
 8007978:	2e00      	cmp	r6, #0
 800797a:	d04b      	beq.n	8007a14 <_printf_i+0x1a8>
 800797c:	4616      	mov	r6, r2
 800797e:	fbb5 f1f3 	udiv	r1, r5, r3
 8007982:	fb03 5711 	mls	r7, r3, r1, r5
 8007986:	5dc7      	ldrb	r7, [r0, r7]
 8007988:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800798c:	462f      	mov	r7, r5
 800798e:	42bb      	cmp	r3, r7
 8007990:	460d      	mov	r5, r1
 8007992:	d9f4      	bls.n	800797e <_printf_i+0x112>
 8007994:	2b08      	cmp	r3, #8
 8007996:	d10b      	bne.n	80079b0 <_printf_i+0x144>
 8007998:	6823      	ldr	r3, [r4, #0]
 800799a:	07df      	lsls	r7, r3, #31
 800799c:	d508      	bpl.n	80079b0 <_printf_i+0x144>
 800799e:	6923      	ldr	r3, [r4, #16]
 80079a0:	6861      	ldr	r1, [r4, #4]
 80079a2:	4299      	cmp	r1, r3
 80079a4:	bfde      	ittt	le
 80079a6:	2330      	movle	r3, #48	@ 0x30
 80079a8:	f806 3c01 	strble.w	r3, [r6, #-1]
 80079ac:	f106 36ff 	addle.w	r6, r6, #4294967295
 80079b0:	1b92      	subs	r2, r2, r6
 80079b2:	6122      	str	r2, [r4, #16]
 80079b4:	f8cd a000 	str.w	sl, [sp]
 80079b8:	464b      	mov	r3, r9
 80079ba:	aa03      	add	r2, sp, #12
 80079bc:	4621      	mov	r1, r4
 80079be:	4640      	mov	r0, r8
 80079c0:	f7ff fee6 	bl	8007790 <_printf_common>
 80079c4:	3001      	adds	r0, #1
 80079c6:	d14a      	bne.n	8007a5e <_printf_i+0x1f2>
 80079c8:	f04f 30ff 	mov.w	r0, #4294967295
 80079cc:	b004      	add	sp, #16
 80079ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80079d2:	6823      	ldr	r3, [r4, #0]
 80079d4:	f043 0320 	orr.w	r3, r3, #32
 80079d8:	6023      	str	r3, [r4, #0]
 80079da:	4833      	ldr	r0, [pc, #204]	@ (8007aa8 <_printf_i+0x23c>)
 80079dc:	2778      	movs	r7, #120	@ 0x78
 80079de:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80079e2:	6823      	ldr	r3, [r4, #0]
 80079e4:	6831      	ldr	r1, [r6, #0]
 80079e6:	061f      	lsls	r7, r3, #24
 80079e8:	f851 5b04 	ldr.w	r5, [r1], #4
 80079ec:	d402      	bmi.n	80079f4 <_printf_i+0x188>
 80079ee:	065f      	lsls	r7, r3, #25
 80079f0:	bf48      	it	mi
 80079f2:	b2ad      	uxthmi	r5, r5
 80079f4:	6031      	str	r1, [r6, #0]
 80079f6:	07d9      	lsls	r1, r3, #31
 80079f8:	bf44      	itt	mi
 80079fa:	f043 0320 	orrmi.w	r3, r3, #32
 80079fe:	6023      	strmi	r3, [r4, #0]
 8007a00:	b11d      	cbz	r5, 8007a0a <_printf_i+0x19e>
 8007a02:	2310      	movs	r3, #16
 8007a04:	e7ac      	b.n	8007960 <_printf_i+0xf4>
 8007a06:	4827      	ldr	r0, [pc, #156]	@ (8007aa4 <_printf_i+0x238>)
 8007a08:	e7e9      	b.n	80079de <_printf_i+0x172>
 8007a0a:	6823      	ldr	r3, [r4, #0]
 8007a0c:	f023 0320 	bic.w	r3, r3, #32
 8007a10:	6023      	str	r3, [r4, #0]
 8007a12:	e7f6      	b.n	8007a02 <_printf_i+0x196>
 8007a14:	4616      	mov	r6, r2
 8007a16:	e7bd      	b.n	8007994 <_printf_i+0x128>
 8007a18:	6833      	ldr	r3, [r6, #0]
 8007a1a:	6825      	ldr	r5, [r4, #0]
 8007a1c:	6961      	ldr	r1, [r4, #20]
 8007a1e:	1d18      	adds	r0, r3, #4
 8007a20:	6030      	str	r0, [r6, #0]
 8007a22:	062e      	lsls	r6, r5, #24
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	d501      	bpl.n	8007a2c <_printf_i+0x1c0>
 8007a28:	6019      	str	r1, [r3, #0]
 8007a2a:	e002      	b.n	8007a32 <_printf_i+0x1c6>
 8007a2c:	0668      	lsls	r0, r5, #25
 8007a2e:	d5fb      	bpl.n	8007a28 <_printf_i+0x1bc>
 8007a30:	8019      	strh	r1, [r3, #0]
 8007a32:	2300      	movs	r3, #0
 8007a34:	6123      	str	r3, [r4, #16]
 8007a36:	4616      	mov	r6, r2
 8007a38:	e7bc      	b.n	80079b4 <_printf_i+0x148>
 8007a3a:	6833      	ldr	r3, [r6, #0]
 8007a3c:	1d1a      	adds	r2, r3, #4
 8007a3e:	6032      	str	r2, [r6, #0]
 8007a40:	681e      	ldr	r6, [r3, #0]
 8007a42:	6862      	ldr	r2, [r4, #4]
 8007a44:	2100      	movs	r1, #0
 8007a46:	4630      	mov	r0, r6
 8007a48:	f7f8 fbc2 	bl	80001d0 <memchr>
 8007a4c:	b108      	cbz	r0, 8007a52 <_printf_i+0x1e6>
 8007a4e:	1b80      	subs	r0, r0, r6
 8007a50:	6060      	str	r0, [r4, #4]
 8007a52:	6863      	ldr	r3, [r4, #4]
 8007a54:	6123      	str	r3, [r4, #16]
 8007a56:	2300      	movs	r3, #0
 8007a58:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007a5c:	e7aa      	b.n	80079b4 <_printf_i+0x148>
 8007a5e:	6923      	ldr	r3, [r4, #16]
 8007a60:	4632      	mov	r2, r6
 8007a62:	4649      	mov	r1, r9
 8007a64:	4640      	mov	r0, r8
 8007a66:	47d0      	blx	sl
 8007a68:	3001      	adds	r0, #1
 8007a6a:	d0ad      	beq.n	80079c8 <_printf_i+0x15c>
 8007a6c:	6823      	ldr	r3, [r4, #0]
 8007a6e:	079b      	lsls	r3, r3, #30
 8007a70:	d413      	bmi.n	8007a9a <_printf_i+0x22e>
 8007a72:	68e0      	ldr	r0, [r4, #12]
 8007a74:	9b03      	ldr	r3, [sp, #12]
 8007a76:	4298      	cmp	r0, r3
 8007a78:	bfb8      	it	lt
 8007a7a:	4618      	movlt	r0, r3
 8007a7c:	e7a6      	b.n	80079cc <_printf_i+0x160>
 8007a7e:	2301      	movs	r3, #1
 8007a80:	4632      	mov	r2, r6
 8007a82:	4649      	mov	r1, r9
 8007a84:	4640      	mov	r0, r8
 8007a86:	47d0      	blx	sl
 8007a88:	3001      	adds	r0, #1
 8007a8a:	d09d      	beq.n	80079c8 <_printf_i+0x15c>
 8007a8c:	3501      	adds	r5, #1
 8007a8e:	68e3      	ldr	r3, [r4, #12]
 8007a90:	9903      	ldr	r1, [sp, #12]
 8007a92:	1a5b      	subs	r3, r3, r1
 8007a94:	42ab      	cmp	r3, r5
 8007a96:	dcf2      	bgt.n	8007a7e <_printf_i+0x212>
 8007a98:	e7eb      	b.n	8007a72 <_printf_i+0x206>
 8007a9a:	2500      	movs	r5, #0
 8007a9c:	f104 0619 	add.w	r6, r4, #25
 8007aa0:	e7f5      	b.n	8007a8e <_printf_i+0x222>
 8007aa2:	bf00      	nop
 8007aa4:	08007ce5 	.word	0x08007ce5
 8007aa8:	08007cf6 	.word	0x08007cf6

08007aac <memmove>:
 8007aac:	4288      	cmp	r0, r1
 8007aae:	b510      	push	{r4, lr}
 8007ab0:	eb01 0402 	add.w	r4, r1, r2
 8007ab4:	d902      	bls.n	8007abc <memmove+0x10>
 8007ab6:	4284      	cmp	r4, r0
 8007ab8:	4623      	mov	r3, r4
 8007aba:	d807      	bhi.n	8007acc <memmove+0x20>
 8007abc:	1e43      	subs	r3, r0, #1
 8007abe:	42a1      	cmp	r1, r4
 8007ac0:	d008      	beq.n	8007ad4 <memmove+0x28>
 8007ac2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007ac6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007aca:	e7f8      	b.n	8007abe <memmove+0x12>
 8007acc:	4402      	add	r2, r0
 8007ace:	4601      	mov	r1, r0
 8007ad0:	428a      	cmp	r2, r1
 8007ad2:	d100      	bne.n	8007ad6 <memmove+0x2a>
 8007ad4:	bd10      	pop	{r4, pc}
 8007ad6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007ada:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007ade:	e7f7      	b.n	8007ad0 <memmove+0x24>

08007ae0 <_sbrk_r>:
 8007ae0:	b538      	push	{r3, r4, r5, lr}
 8007ae2:	4d06      	ldr	r5, [pc, #24]	@ (8007afc <_sbrk_r+0x1c>)
 8007ae4:	2300      	movs	r3, #0
 8007ae6:	4604      	mov	r4, r0
 8007ae8:	4608      	mov	r0, r1
 8007aea:	602b      	str	r3, [r5, #0]
 8007aec:	f7f9 fb1c 	bl	8001128 <_sbrk>
 8007af0:	1c43      	adds	r3, r0, #1
 8007af2:	d102      	bne.n	8007afa <_sbrk_r+0x1a>
 8007af4:	682b      	ldr	r3, [r5, #0]
 8007af6:	b103      	cbz	r3, 8007afa <_sbrk_r+0x1a>
 8007af8:	6023      	str	r3, [r4, #0]
 8007afa:	bd38      	pop	{r3, r4, r5, pc}
 8007afc:	20004284 	.word	0x20004284

08007b00 <_realloc_r>:
 8007b00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b04:	4680      	mov	r8, r0
 8007b06:	4615      	mov	r5, r2
 8007b08:	460c      	mov	r4, r1
 8007b0a:	b921      	cbnz	r1, 8007b16 <_realloc_r+0x16>
 8007b0c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007b10:	4611      	mov	r1, r2
 8007b12:	f7ff bc59 	b.w	80073c8 <_malloc_r>
 8007b16:	b92a      	cbnz	r2, 8007b24 <_realloc_r+0x24>
 8007b18:	f7ff fbea 	bl	80072f0 <_free_r>
 8007b1c:	2400      	movs	r4, #0
 8007b1e:	4620      	mov	r0, r4
 8007b20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007b24:	f000 f81a 	bl	8007b5c <_malloc_usable_size_r>
 8007b28:	4285      	cmp	r5, r0
 8007b2a:	4606      	mov	r6, r0
 8007b2c:	d802      	bhi.n	8007b34 <_realloc_r+0x34>
 8007b2e:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8007b32:	d8f4      	bhi.n	8007b1e <_realloc_r+0x1e>
 8007b34:	4629      	mov	r1, r5
 8007b36:	4640      	mov	r0, r8
 8007b38:	f7ff fc46 	bl	80073c8 <_malloc_r>
 8007b3c:	4607      	mov	r7, r0
 8007b3e:	2800      	cmp	r0, #0
 8007b40:	d0ec      	beq.n	8007b1c <_realloc_r+0x1c>
 8007b42:	42b5      	cmp	r5, r6
 8007b44:	462a      	mov	r2, r5
 8007b46:	4621      	mov	r1, r4
 8007b48:	bf28      	it	cs
 8007b4a:	4632      	movcs	r2, r6
 8007b4c:	f7ff fbc2 	bl	80072d4 <memcpy>
 8007b50:	4621      	mov	r1, r4
 8007b52:	4640      	mov	r0, r8
 8007b54:	f7ff fbcc 	bl	80072f0 <_free_r>
 8007b58:	463c      	mov	r4, r7
 8007b5a:	e7e0      	b.n	8007b1e <_realloc_r+0x1e>

08007b5c <_malloc_usable_size_r>:
 8007b5c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007b60:	1f18      	subs	r0, r3, #4
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	bfbc      	itt	lt
 8007b66:	580b      	ldrlt	r3, [r1, r0]
 8007b68:	18c0      	addlt	r0, r0, r3
 8007b6a:	4770      	bx	lr

08007b6c <_init>:
 8007b6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b6e:	bf00      	nop
 8007b70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007b72:	bc08      	pop	{r3}
 8007b74:	469e      	mov	lr, r3
 8007b76:	4770      	bx	lr

08007b78 <_fini>:
 8007b78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b7a:	bf00      	nop
 8007b7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007b7e:	bc08      	pop	{r3}
 8007b80:	469e      	mov	lr, r3
 8007b82:	4770      	bx	lr
>>>>>>> d11152295f41fdfa255a00a18ae3432128dc5ba6
