--Librerias

library IEEE;

use IEEE.STD_LOGIC_1164.ALL;
use STD_LOGIC_ARITH.ALL;
use STD_LOGIC_UNSIGNED.ALL;

--entidad

entity OrGate is

	Port (in1 : in STD_LOGIC;
			in2 : in STD_LOGIC;
			out : out STD_LOGIC);
			
ent OrGate;

--arquitectura	

architecture behavioral of OrGate is

	begin
	
		out <= in1 or in2;
		
end behavioral;