###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Fri Oct 10 12:38:50 2025
#  Command:           clockDesign -specFile Clock.ctstch -outDir clock_repor...
###############################################################
###############################################################
# Complete Clock Tree Timing Report
#
# CLOCK: scan_clk
#
# Mode: clkRouteOnly
#
# Delay Corner information
# Analysis View       : setup1_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : setup2_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : setup3_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold1_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold2_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold3_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
###############################################################


Nr. of Subtrees                : 22
Nr. of Sinks                   : 295
Nr. of Buffer                  : 43
Nr. of Level (including gates) : 15
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[0][1]/CK 2195.8(ps)
Min trig. edge delay at sink(R): U0_UART/u_rx/u_parity_check/par_err_reg/CK 1998.5(ps)

                                 (Actual)               (Required)          
Rise Phase Delay               : 1998.5~2195.8(ps)      0~5000(ps)          
Fall Phase Delay               : 1938.5~2291.8(ps)      0~5000(ps)          
Trig. Edge Skew                : 197.3(ps)              300(ps)             
Rise Skew                      : 197.3(ps)              
Fall Skew                      : 353.3(ps)              
Max. Rise Buffer Tran          : 400.5(ps)              400(ps)             
Max. Fall Buffer Tran          : 266.3(ps)              400(ps)             
Max. Rise Sink Tran            : 311.4(ps)              400(ps)             
Max. Fall Sink Tran            : 291.8(ps)              400(ps)             
Min. Rise Buffer Tran          : 21.7(ps)               0(ps)               
Min. Fall Buffer Tran          : 14.7(ps)               0(ps)               
Min. Rise Sink Tran            : 103.9(ps)              0(ps)               
Min. Fall Sink Tran            : 66.5(ps)               0(ps)               

view setup1_analysis_view : skew = 197.3ps (required = 300ps)
view setup2_analysis_view : skew = 197.3ps (required = 300ps)
view setup3_analysis_view : skew = 197.3ps (required = 300ps)
view hold1_analysis_view : skew = 121.9ps (required = 300ps)
view hold2_analysis_view : skew = 121.9ps (required = 300ps)
view hold3_analysis_view : skew = 121.9ps (required = 300ps)



***** Max Transition Time Violation *****

Pin Name                         (Actual)               (Required)          
-------------------------------------------------------------------
DFT_UART_CLK__L1_I0/A            [400.5 232.9](ps)      400(ps)             
DFT_UART_CLK__L1_I1/A            [400.5 232.9](ps)      400(ps)             
DFT_UART_CLK__L1_I2/A            [400.5 232.9](ps)      400(ps)             



***** NO Min Transition Time Violation *****

***** NO Max_Fanout Violation *****

***** NO AC Irms Limit Violation *****

**** Sub Tree Report ****
OUTPUT_TERM: scan_clk [0(ps) 0(ps)]

Main Tree: 
     nrSink         : 295
     Rise Delay	   : [1998.5(ps)  2195.8(ps)]
     Rise Skew	   : 197.3(ps)
     Fall Delay	   : [1938.5(ps)  2291.8(ps)]
     Fall Skew	   : 353.3(ps)


  Child Tree 1 from u_uart_clk_mux/U1/B: 
     nrSink : 101
     Rise Delay [1998.5(ps)  2195.8(ps)] Skew [197.3(ps)]
     Fall Delay[1938.5(ps)  2291.8(ps)] Skew=[353.3(ps)]


  Child Tree 2 from u_ref_clk_mux/U1/B: 
     nrSink : 194
     Rise Delay [2094.1(ps)  2154.3(ps)] Skew [60.2(ps)]
     Fall Delay[2079.7(ps)  2139.6(ps)] Skew=[59.9(ps)]


  Child Tree 3 from u_uart_TX_clk_mux/U1/B: 
     nrSink : 43
     Rise Delay [2085.6(ps)  2090.6(ps)] Skew [5(ps)]
     Fall Delay[2072.7(ps)  2077.7(ps)] Skew=[5(ps)]


  Child Tree 4 from u_uart_RX_clk_mux/U1/B: 
     nrSink : 39
     Rise Delay [2059.4(ps)  2063.7(ps)] Skew [4.3(ps)]
     Fall Delay[2047.6(ps)  2051.9(ps)] Skew=[4.3(ps)]


  Main Tree from scan_clk w/o tracing through gates: 
     nrSink : 0
     nrGate : 4


**** Sub Tree Report ****
INPUT_TERM: u_uart_clk_mux/U1/B [75.5(ps) 54.4(ps)]
OUTPUT_TERM: u_uart_clk_mux/U1/Y [423.5(ps) 404.5(ps)]

Main Tree: 
     nrSink         : 101
     Rise Delay	   : [1998.5(ps)  2195.8(ps)]
     Rise Skew	   : 197.3(ps)
     Fall Delay	   : [1938.5(ps)  2291.8(ps)]
     Fall Skew	   : 353.3(ps)


  Child Tree 1 from U0_RST_SYNC/sync_reg_reg[1]/CK: 
     nrSink : 82
     Rise Delay [2103.5(ps)  2195.8(ps)] Skew [92.3(ps)]
     Fall Delay[2121.1(ps)  2206.6(ps)] Skew=[85.5(ps)]


  Child Tree 2 from U1_ClkDiv/U58/A: 
     nrSink : 39
     Rise Delay [1998.5(ps)  2002.8(ps)] Skew [4.3(ps)]
     Fall Delay[1972.4(ps)  1976.7(ps)] Skew=[4.3(ps)]


  Child Tree 3 from U0_ClkDiv/U55/A: 
     nrSink : 43
     Rise Delay [2109.3(ps)  2114.3(ps)] Skew [5(ps)]
     Fall Delay[2057.5(ps)  2062.5(ps)] Skew=[5(ps)]


  Child Tree 4 from U0_ClkDiv/div_clk_reg_reg/CK: 
     nrSink : 43
     Rise Delay [2174.3(ps)  2179.3(ps)] Skew [5(ps)]
     Fall Delay[2286.8(ps)  2291.8(ps)] Skew=[5(ps)]


  Child Tree 5 from U1_ClkDiv/div_clk_reg_reg/CK: 
     nrSink : 39
     Rise Delay [2069.9(ps)  2074.2(ps)] Skew [4.3(ps)]
     Fall Delay[2201.8(ps)  2206.1(ps)] Skew=[4.3(ps)]


  Main Tree from u_uart_clk_mux/U1/Y w/o tracing through gates: 
     nrSink : 19
     nrGate : 5
     Rise Delay [2028.7(ps)  2040.6(ps)] Skew [11.9(ps)]
     Fall Delay [1938.5(ps)  1945.1(ps)] Skew=[6.6(ps)]


**** Sub Tree Report ****
INPUT_TERM: U0_RST_SYNC/sync_reg_reg[1]/CK [570.5(ps) 511.2(ps)]
OUTPUT_TERM: U0_RST_SYNC/sync_reg_reg[1]/Q [972(ps) 1035.1(ps)]

Main Tree: 
     nrSink         : 82
     Rise Delay	   : [2103.5(ps)  2195.8(ps)]
     Rise Skew	   : 92.3(ps)
     Fall Delay	   : [2121.1(ps)  2206.6(ps)]
     Fall Skew	   : 85.5(ps)


  Child Tree 1 from u_uart_rst_mux/U1/A: 
     nrSink : 82
     Rise Delay [2103.5(ps)  2195.8(ps)] Skew [92.3(ps)]
     Fall Delay[2121.1(ps)  2206.6(ps)] Skew=[85.5(ps)]


  Main Tree from U0_RST_SYNC/sync_reg_reg[1]/Q w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: u_uart_rst_mux/U1/A [972.4(ps) 1035.5(ps)]
OUTPUT_TERM: u_uart_rst_mux/U1/Y [1253.9(ps) 1319.4(ps)]

Main Tree: 
     nrSink         : 82
     Rise Delay	   : [2103.5(ps)  2195.8(ps)]
     Rise Skew	   : 92.3(ps)
     Fall Delay	   : [2121.1(ps)  2206.6(ps)]
     Fall Skew	   : 85.5(ps)


  Child Tree 1 from U1_ClkDiv/U47/A: 
     nrSink : 39
     Rise Delay [2103.5(ps)  2107.8(ps)] Skew [4.3(ps)]
     Fall Delay[2121.1(ps)  2125.4(ps)] Skew=[4.3(ps)]


  Child Tree 2 from U0_ClkDiv/U37/A: 
     nrSink : 43
     Rise Delay [2190.8(ps)  2195.8(ps)] Skew [5(ps)]
     Fall Delay[2201.6(ps)  2206.6(ps)] Skew=[5(ps)]


  Main Tree from u_uart_rst_mux/U1/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 2


**** Sub Tree Report ****
INPUT_TERM: U1_ClkDiv/U47/A [1255.2(ps) 1320.7(ps)]
OUTPUT_TERM: U1_ClkDiv/U47/Y [1424.6(ps) 1344.7(ps)]

Main Tree: 
     nrSink         : 39
     Rise Delay	   : [2103.5(ps)  2107.8(ps)]
     Rise Skew	   : 4.3(ps)
     Fall Delay	   : [2121.1(ps)  2125.4(ps)]
     Fall Skew	   : 4.3(ps)


  Child Tree 1 from U1_ClkDiv/U46/A: 
     nrSink : 39
     Rise Delay [2103.5(ps)  2107.8(ps)] Skew [4.3(ps)]
     Fall Delay[2121.1(ps)  2125.4(ps)] Skew=[4.3(ps)]


  Main Tree from U1_ClkDiv/U47/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: U0_ClkDiv/U37/A [1255.7(ps) 1321.2(ps)]
OUTPUT_TERM: U0_ClkDiv/U37/Y [1407.4(ps) 1328.6(ps)]

Main Tree: 
     nrSink         : 43
     Rise Delay	   : [2190.8(ps)  2195.8(ps)]
     Rise Skew	   : 5(ps)
     Fall Delay	   : [2201.6(ps)  2206.6(ps)]
     Fall Skew	   : 5(ps)


  Child Tree 1 from U0_ClkDiv/U36/A: 
     nrSink : 43
     Rise Delay [2190.8(ps)  2195.8(ps)] Skew [5(ps)]
     Fall Delay[2201.6(ps)  2206.6(ps)] Skew=[5(ps)]


  Main Tree from U0_ClkDiv/U37/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: U1_ClkDiv/U46/A [1424.8(ps) 1344.9(ps)]
OUTPUT_TERM: U1_ClkDiv/U46/Y [1469.6(ps) 1479.8(ps)]

Main Tree: 
     nrSink         : 39
     Rise Delay	   : [2103.5(ps)  2107.8(ps)]
     Rise Skew	   : 4.3(ps)
     Fall Delay	   : [2121.1(ps)  2125.4(ps)]
     Fall Skew	   : 4.3(ps)


  Child Tree 1 from U1_ClkDiv/U58/S0: 
     nrSink : 39
     Rise Delay [2103.5(ps)  2107.8(ps)] Skew [4.3(ps)]
     Fall Delay[2121.1(ps)  2125.4(ps)] Skew=[4.3(ps)]


  Main Tree from U1_ClkDiv/U46/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: U0_ClkDiv/U36/A [1407.5(ps) 1328.7(ps)]
OUTPUT_TERM: U0_ClkDiv/U36/Y [1456.8(ps) 1458.4(ps)]

Main Tree: 
     nrSink         : 43
     Rise Delay	   : [2190.8(ps)  2195.8(ps)]
     Rise Skew	   : 5(ps)
     Fall Delay	   : [2201.6(ps)  2206.6(ps)]
     Fall Skew	   : 5(ps)


  Child Tree 1 from U0_ClkDiv/U55/S0: 
     nrSink : 43
     Rise Delay [2190.8(ps)  2195.8(ps)] Skew [5(ps)]
     Fall Delay[2201.6(ps)  2206.6(ps)] Skew=[5(ps)]


  Main Tree from U0_ClkDiv/U36/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: u_ref_clk_mux/U1/B [1310.9(ps) 1270.6(ps)]
OUTPUT_TERM: u_ref_clk_mux/U1/Y [1599(ps) 1592.6(ps)]

Main Tree: 
     nrSink         : 194
     Rise Delay	   : [2094.1(ps)  2154.3(ps)]
     Rise Skew	   : 60.2(ps)
     Fall Delay	   : [2079.7(ps)  2139.6(ps)]
     Fall Skew	   : 59.9(ps)


  Child Tree 1 from U0_CLK_GATE/U0_TLATNCAX12M/CK: 
     nrSink : 17
     Rise Delay [2139.4(ps)  2143.4(ps)] Skew [4(ps)]
     Fall Delay[2093.6(ps)  2097.6(ps)] Skew=[4(ps)]


  Main Tree from u_ref_clk_mux/U1/Y w/o tracing through gates: 
     nrSink : 177
     nrGate : 1
     Rise Delay [2094.1(ps)  2154.3(ps)] Skew [60.2(ps)]
     Fall Delay [2079.7(ps)  2139.6(ps)] Skew=[59.9(ps)]


**** Sub Tree Report ****
INPUT_TERM: U1_ClkDiv/U58/S0 [1469.7(ps) 1479.9(ps)]
OUTPUT_TERM: U1_ClkDiv/U58/Y [1676.3(ps) 1689.4(ps)]

Main Tree: 
     nrSink         : 39
     Rise Delay	   : [2103.5(ps)  2107.8(ps)]
     Rise Skew	   : 4.3(ps)
     Fall Delay	   : [2121.1(ps)  2125.4(ps)]
     Fall Skew	   : 4.3(ps)


  Child Tree 1 from u_uart_RX_clk_mux/U1/A: 
     nrSink : 39
     Rise Delay [2103.5(ps)  2107.8(ps)] Skew [4.3(ps)]
     Fall Delay[2121.1(ps)  2125.4(ps)] Skew=[4.3(ps)]


  Main Tree from U1_ClkDiv/U58/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: U0_ClkDiv/U55/S0 [1457(ps) 1458.6(ps)]
OUTPUT_TERM: U0_ClkDiv/U55/Y [1714.1(ps) 1731.4(ps)]

Main Tree: 
     nrSink         : 43
     Rise Delay	   : [2190.8(ps)  2195.8(ps)]
     Rise Skew	   : 5(ps)
     Fall Delay	   : [2201.6(ps)  2206.6(ps)]
     Fall Skew	   : 5(ps)


  Child Tree 1 from u_uart_TX_clk_mux/U1/A: 
     nrSink : 43
     Rise Delay [2190.8(ps)  2195.8(ps)] Skew [5(ps)]
     Fall Delay[2201.6(ps)  2206.6(ps)] Skew=[5(ps)]


  Main Tree from U0_ClkDiv/U55/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: U1_ClkDiv/U58/A [1435.6(ps) 1371.5(ps)]
OUTPUT_TERM: U1_ClkDiv/U58/Y [1571.8(ps) 1544.1(ps)]

Main Tree: 
     nrSink         : 39
     Rise Delay	   : [1998.5(ps)  2002.8(ps)]
     Rise Skew	   : 4.3(ps)
     Fall Delay	   : [1972.4(ps)  1976.7(ps)]
     Fall Skew	   : 4.3(ps)


  Child Tree 1 from u_uart_RX_clk_mux/U1/A: 
     nrSink : 39
     Rise Delay [1998.5(ps)  2002.8(ps)] Skew [4.3(ps)]
     Fall Delay[1972.4(ps)  1976.7(ps)] Skew=[4.3(ps)]


  Main Tree from U1_ClkDiv/U58/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: U0_ClkDiv/U55/A [1436.5(ps) 1372.4(ps)]
OUTPUT_TERM: U0_ClkDiv/U55/Y [1632.8(ps) 1591.6(ps)]

Main Tree: 
     nrSink         : 43
     Rise Delay	   : [2109.3(ps)  2114.3(ps)]
     Rise Skew	   : 5(ps)
     Fall Delay	   : [2057.5(ps)  2062.5(ps)]
     Fall Skew	   : 5(ps)


  Child Tree 1 from u_uart_TX_clk_mux/U1/A: 
     nrSink : 43
     Rise Delay [2109.3(ps)  2114.3(ps)] Skew [5(ps)]
     Fall Delay[2057.5(ps)  2062.5(ps)] Skew=[5(ps)]


  Main Tree from U0_ClkDiv/U55/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: u_uart_TX_clk_mux/U1/B [1606.9(ps) 1565.4(ps)]
OUTPUT_TERM: u_uart_TX_clk_mux/U1/Y [1912.4(ps) 1898(ps)]

Main Tree: 
     nrSink         : 43
     Rise Delay	   : [2085.6(ps)  2090.6(ps)]
     Rise Skew	   : 5(ps)
     Fall Delay	   : [2072.7(ps)  2077.7(ps)]
     Fall Skew	   : 5(ps)


  Main Tree from u_uart_TX_clk_mux/U1/Y w/o tracing through gates: 
     nrSink : 43
     nrGate : 0
     Rise Delay [2085.6(ps)  2090.6(ps)] Skew [5(ps)]
     Fall Delay [2072.7(ps)  2077.7(ps)] Skew=[5(ps)]


**** Sub Tree Report ****
INPUT_TERM: u_uart_RX_clk_mux/U1/B [1606.9(ps) 1565.4(ps)]
OUTPUT_TERM: u_uart_RX_clk_mux/U1/Y [1869.8(ps) 1870.8(ps)]

Main Tree: 
     nrSink         : 39
     Rise Delay	   : [2059.4(ps)  2063.7(ps)]
     Rise Skew	   : 4.3(ps)
     Fall Delay	   : [2047.6(ps)  2051.9(ps)]
     Fall Skew	   : 4.3(ps)


  Main Tree from u_uart_RX_clk_mux/U1/Y w/o tracing through gates: 
     nrSink : 39
     nrGate : 0
     Rise Delay [2059.4(ps)  2063.7(ps)] Skew [4.3(ps)]
     Fall Delay [2047.6(ps)  2051.9(ps)] Skew=[4.3(ps)]


**** Sub Tree Report ****
INPUT_TERM: u_uart_RX_clk_mux/U1/A [1676.4(ps) 1689.5(ps)]
OUTPUT_TERM: u_uart_RX_clk_mux/U1/Y [1914.3(ps) 1948.6(ps)]

Main Tree: 
     nrSink         : 39
     Rise Delay	   : [2103.5(ps)  2107.8(ps)]
     Rise Skew	   : 4.3(ps)
     Fall Delay	   : [2121.1(ps)  2125.4(ps)]
     Fall Skew	   : 4.3(ps)


  Main Tree from u_uart_RX_clk_mux/U1/Y w/o tracing through gates: 
     nrSink : 39
     nrGate : 0
     Rise Delay [2103.5(ps)  2107.8(ps)] Skew [4.3(ps)]
     Fall Delay [2121.1(ps)  2125.4(ps)] Skew=[4.3(ps)]


**** Sub Tree Report ****
INPUT_TERM: u_uart_TX_clk_mux/U1/A [1715.1(ps) 1732.4(ps)]
OUTPUT_TERM: u_uart_TX_clk_mux/U1/Y [2017.8(ps) 2031.6(ps)]

Main Tree: 
     nrSink         : 43
     Rise Delay	   : [2190.8(ps)  2195.8(ps)]
     Rise Skew	   : 5(ps)
     Fall Delay	   : [2201.6(ps)  2206.6(ps)]
     Fall Skew	   : 5(ps)


  Main Tree from u_uart_TX_clk_mux/U1/Y w/o tracing through gates: 
     nrSink : 43
     nrGate : 0
     Rise Delay [2190.8(ps)  2195.8(ps)] Skew [5(ps)]
     Fall Delay [2201.6(ps)  2206.6(ps)] Skew=[5(ps)]


**** Sub Tree Report ****
INPUT_TERM: u_uart_RX_clk_mux/U1/A [1571.9(ps) 1544.2(ps)]
OUTPUT_TERM: u_uart_RX_clk_mux/U1/Y [1809.3(ps) 1799.9(ps)]

Main Tree: 
     nrSink         : 39
     Rise Delay	   : [1998.5(ps)  2002.8(ps)]
     Rise Skew	   : 4.3(ps)
     Fall Delay	   : [1972.4(ps)  1976.7(ps)]
     Fall Skew	   : 4.3(ps)


  Main Tree from u_uart_RX_clk_mux/U1/Y w/o tracing through gates: 
     nrSink : 39
     nrGate : 0
     Rise Delay [1998.5(ps)  2002.8(ps)] Skew [4.3(ps)]
     Fall Delay [1972.4(ps)  1976.7(ps)] Skew=[4.3(ps)]


**** Sub Tree Report ****
INPUT_TERM: u_uart_TX_clk_mux/U1/A [1633.8(ps) 1592.6(ps)]
OUTPUT_TERM: u_uart_TX_clk_mux/U1/Y [1936.3(ps) 1887.5(ps)]

Main Tree: 
     nrSink         : 43
     Rise Delay	   : [2109.3(ps)  2114.3(ps)]
     Rise Skew	   : 5(ps)
     Fall Delay	   : [2057.5(ps)  2062.5(ps)]
     Fall Skew	   : 5(ps)


  Main Tree from u_uart_TX_clk_mux/U1/Y w/o tracing through gates: 
     nrSink : 43
     nrGate : 0
     Rise Delay [2109.3(ps)  2114.3(ps)] Skew [5(ps)]
     Fall Delay [2057.5(ps)  2062.5(ps)] Skew=[5(ps)]


**** Sub Tree Report ****
INPUT_TERM: U0_ClkDiv/div_clk_reg_reg/CK [1085.8(ps) 1009.1(ps)]
OUTPUT_TERM: U0_ClkDiv/div_clk_reg_reg/Q [1465.4(ps) 1532.3(ps)]

Main Tree: 
     nrSink         : 43
     Rise Delay	   : [2174.3(ps)  2179.3(ps)]
     Rise Skew	   : 5(ps)
     Fall Delay	   : [2286.8(ps)  2291.8(ps)]
     Fall Skew	   : 5(ps)


  Child Tree 1 from U0_ClkDiv/U55/B: 
     nrSink : 43
     Rise Delay [2174.3(ps)  2179.3(ps)] Skew [5(ps)]
     Fall Delay[2286.8(ps)  2291.8(ps)] Skew=[5(ps)]


  Main Tree from U0_ClkDiv/div_clk_reg_reg/Q w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: U1_ClkDiv/div_clk_reg_reg/CK [1086.9(ps) 1009.3(ps)]
OUTPUT_TERM: U1_ClkDiv/div_clk_reg_reg/Q [1470.7(ps) 1537(ps)]

Main Tree: 
     nrSink         : 39
     Rise Delay	   : [2069.9(ps)  2074.2(ps)]
     Rise Skew	   : 4.3(ps)
     Fall Delay	   : [2201.8(ps)  2206.1(ps)]
     Fall Skew	   : 4.3(ps)


  Child Tree 1 from U1_ClkDiv/U58/B: 
     nrSink : 39
     Rise Delay [2069.9(ps)  2074.2(ps)] Skew [4.3(ps)]
     Fall Delay[2201.8(ps)  2206.1(ps)] Skew=[4.3(ps)]


  Main Tree from U1_ClkDiv/div_clk_reg_reg/Q w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: U0_CLK_GATE/U0_TLATNCAX12M/CK [1893.4(ps) 1881.8(ps)]
OUTPUT_TERM: U0_CLK_GATE/U0_TLATNCAX12M/ECK [2138.2(ps) 2092.4(ps)]

Main Tree: 
     nrSink         : 17
     Rise Delay	   : [2139.4(ps)  2143.4(ps)]
     Rise Skew	   : 4(ps)
     Fall Delay	   : [2093.6(ps)  2097.6(ps)]
     Fall Skew	   : 4(ps)


  Main Tree from U0_CLK_GATE/U0_TLATNCAX12M/ECK w/o tracing through gates: 
     nrSink : 17
     nrGate : 0
     Rise Delay [2139.4(ps)  2143.4(ps)] Skew [4(ps)]
     Fall Delay [2093.6(ps)  2097.6(ps)] Skew=[4(ps)]


**** Sub Tree Report ****
INPUT_TERM: U0_ClkDiv/U55/B [1465.6(ps) 1532.5(ps)]
OUTPUT_TERM: U0_ClkDiv/U55/Y [1697.2(ps) 1816.5(ps)]

Main Tree: 
     nrSink         : 43
     Rise Delay	   : [2174.3(ps)  2179.3(ps)]
     Rise Skew	   : 5(ps)
     Fall Delay	   : [2286.8(ps)  2291.8(ps)]
     Fall Skew	   : 5(ps)


  Child Tree 1 from u_uart_TX_clk_mux/U1/A: 
     nrSink : 43
     Rise Delay [2174.3(ps)  2179.3(ps)] Skew [5(ps)]
     Fall Delay[2286.8(ps)  2291.8(ps)] Skew=[5(ps)]


  Main Tree from U0_ClkDiv/U55/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: U1_ClkDiv/U58/B [1470.9(ps) 1537.2(ps)]
OUTPUT_TERM: U1_ClkDiv/U58/Y [1642.2(ps) 1769.9(ps)]

Main Tree: 
     nrSink         : 39
     Rise Delay	   : [2069.9(ps)  2074.2(ps)]
     Rise Skew	   : 4.3(ps)
     Fall Delay	   : [2201.8(ps)  2206.1(ps)]
     Fall Skew	   : 4.3(ps)


  Child Tree 1 from u_uart_RX_clk_mux/U1/A: 
     nrSink : 39
     Rise Delay [2069.9(ps)  2074.2(ps)] Skew [4.3(ps)]
     Fall Delay[2201.8(ps)  2206.1(ps)] Skew=[4.3(ps)]


  Main Tree from U1_ClkDiv/U58/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: u_uart_TX_clk_mux/U1/A [1698.2(ps) 1817.5(ps)]
OUTPUT_TERM: u_uart_TX_clk_mux/U1/Y [2001.3(ps) 2116.8(ps)]

Main Tree: 
     nrSink         : 43
     Rise Delay	   : [2174.3(ps)  2179.3(ps)]
     Rise Skew	   : 5(ps)
     Fall Delay	   : [2286.8(ps)  2291.8(ps)]
     Fall Skew	   : 5(ps)


  Main Tree from u_uart_TX_clk_mux/U1/Y w/o tracing through gates: 
     nrSink : 43
     nrGate : 0
     Rise Delay [2174.3(ps)  2179.3(ps)] Skew [5(ps)]
     Fall Delay [2286.8(ps)  2291.8(ps)] Skew=[5(ps)]


**** Sub Tree Report ****
INPUT_TERM: u_uart_RX_clk_mux/U1/A [1642.3(ps) 1770(ps)]
OUTPUT_TERM: u_uart_RX_clk_mux/U1/Y [1880.7(ps) 2029.3(ps)]

Main Tree: 
     nrSink         : 39
     Rise Delay	   : [2069.9(ps)  2074.2(ps)]
     Rise Skew	   : 4.3(ps)
     Fall Delay	   : [2201.8(ps)  2206.1(ps)]
     Fall Skew	   : 4.3(ps)


  Main Tree from u_uart_RX_clk_mux/U1/Y w/o tracing through gates: 
     nrSink : 39
     nrGate : 0
     Rise Delay [2069.9(ps)  2074.2(ps)] Skew [4.3(ps)]
     Fall Delay [2201.8(ps)  2206.1(ps)] Skew=[4.3(ps)]


scan_clk (0 0) load=0.0482767(pf) 

scan_clk__L1_I0/A (0.0016 0.0016) 
scan_clk__L1_I0/Y (0.0237 0.0254) load=0.015939(pf) 

scan_clk__L2_I1/A (0.0238 0.0255) 
scan_clk__L2_I1/Y (0.1308 0.1533) load=0.0100533(pf) 

scan_clk__L2_I0/A (0.0245 0.0262) 
scan_clk__L2_I0/Y (0.0754 0.0543) load=0.00442507(pf) 

scan_clk__L3_I0/A (0.1314 0.1539) 
scan_clk__L3_I0/Y (0.2657 0.2199) load=0.00544415(pf) 

u_uart_clk_mux/U1/B (0.0755 0.0544) 
u_uart_clk_mux/U1/Y (0.4235 0.4045) load=0.0385732(pf) 

scan_clk__L4_I0/A (0.2659 0.2201) 
scan_clk__L4_I0/Y (0.3742 0.3918) load=0.00787916(pf) 

DFT_UART_CLK__L1_I0/A (0.4263 0.4073) 
DFT_UART_CLK__L1_I0/Y (0.4804 0.5208) load=0.0241484(pf) 

DFT_UART_CLK__L1_I1/A (0.4239 0.4049) 
DFT_UART_CLK__L1_I1/Y (0.6873 0.654) load=0.0123736(pf) 

DFT_UART_CLK__L1_I2/A (0.4239 0.4049) 
DFT_UART_CLK__L1_I2/Y (0.688 0.6547) load=0.0124554(pf) 

scan_clk__L5_I0/A (0.3746 0.3922) 
scan_clk__L5_I0/Y (0.6039 0.5456) load=0.0114976(pf) 

DFT_UART_CLK__L2_I1/A (0.4811 0.5215) 
DFT_UART_CLK__L2_I1/Y (0.5882 0.6405) load=0.0145744(pf) 

DFT_UART_CLK__L2_I0/A (0.4807 0.5211) 
DFT_UART_CLK__L2_I0/Y (0.5704 0.5111) load=0.00254027(pf) 

DFT_UART_CLK__L2_I2/A (0.6881 0.6548) 
DFT_UART_CLK__L2_I2/Y (0.8939 0.8718) load=0.0121025(pf) 

DFT_UART_CLK__L2_I3/A (0.6888 0.6555) 
DFT_UART_CLK__L2_I3/Y (0.9164 0.8858) load=0.0107347(pf) 

scan_clk__L6_I0/A (0.6046 0.5463) 
scan_clk__L6_I0/Y (0.7707 0.7949) load=0.0112786(pf) 

DFT_UART_CLK__L3_I0/A (0.5884 0.6407) 
DFT_UART_CLK__L3_I0/Y (0.6873 0.7446) load=0.0154139(pf) 

U0_RST_SYNC/sync_reg_reg[1]/CK (0.5705 0.5112) 
U0_RST_SYNC/sync_reg_reg[1]/Q (0.972 1.0351) load=0.00990199(pf) 

DFT_UART_CLK__L3_I1/A (0.8948 0.8727) 
DFT_UART_CLK__L3_I1/Y (1.1571 1.1269) load=0.0157267(pf) 

DFT_UART_CLK__L3_I2/A (0.917 0.8864) 
DFT_UART_CLK__L3_I2/Y (1.1543 1.1231) load=0.0122207(pf) 

scan_clk__L7_I0/A (0.7714 0.7956) 
scan_clk__L7_I0/Y (1.0216 0.9592) load=0.0111535(pf) 

DFT_UART_CLK__L4_I0/A (0.6879 0.7452) 
DFT_UART_CLK__L4_I0/Y (0.7876 0.8499) load=0.0173222(pf) 

u_uart_rst_mux/U1/A (0.9724 1.0355) 
u_uart_rst_mux/U1/Y (1.2539 1.3194) load=0.0257973(pf) 

DFT_UART_CLK__L4_I1/A (1.1577 1.1275) 
DFT_UART_CLK__L4_I1/Y (1.35 1.3026) load=0.0437993(pf) 

DFT_UART_CLK__L4_I2/A (1.1551 1.1239) 
DFT_UART_CLK__L4_I2/Y (1.4125 1.381) load=0.014004(pf) 

scan_clk__L8_I0/A (1.0223 0.9598) 
scan_clk__L8_I0/Y (1.2005 1.22) load=0.012376(pf) 

DFT_UART_CLK__L5_I0/A (0.7885 0.8508) 
DFT_UART_CLK__L5_I0/Y (0.901 0.9673) load=0.0482506(pf) 

U1_ClkDiv/U47/A (1.2552 1.3207) 
U1_ClkDiv/U47/Y (1.4246 1.3447) load=0.00709201(pf) 

U0_ClkDiv/U37/A (1.2557 1.3212) 
U0_ClkDiv/U37/Y (1.4074 1.3286) load=0.00394736(pf) 

DFT_UART_CLK__L5_I1/A (1.3535 1.3061) 
DFT_UART_CLK__L5_I1/Y (1.3463 1.3982) load=0.0261298(pf) 

DFT_UART_CLK__L5_I2/A (1.4135 1.382) 
DFT_UART_CLK__L5_I2/Y (1.6874 1.6557) load=0.0153253(pf) 

scan_clk__L9_I1/A (1.2007 1.2202) 
scan_clk__L9_I1/Y (1.481 1.491) load=0.0153158(pf) 

scan_clk__L9_I0/A (1.2011 1.2206) 
scan_clk__L9_I0/Y (1.3108 1.2705) load=0.00292585(pf) 

DFT_UART_CLK__L6_I0/A (0.9033 0.9696) 
DFT_UART_CLK__L6_I0/Y (1.013 0.9489) load=0.0411609(pf) 

U1_ClkDiv/U46/A (1.4248 1.3449) 
U1_ClkDiv/U46/Y (1.4696 1.4798) load=0.00508485(pf) 

U0_ClkDiv/U36/A (1.4075 1.3287) 
U0_ClkDiv/U36/Y (1.4568 1.4584) load=0.00568446(pf) 

DFT_UART_CLK__L6_I2/A (1.347 1.3989) 
DFT_UART_CLK__L6_I2/Y (1.4355 1.3714) load=0.00381797(pf) 

DFT_UART_CLK__L6_I1/A (1.3478 1.3997) 
DFT_UART_CLK__L6_I1/Y (1.4364 1.3723) load=0.00388054(pf) 

DFT_UART_CLK__L6_I3/A (1.6878 1.6561) 
DFT_UART_CLK__L6_I3/Y (1.8601 1.828) load=0.0446179(pf) 

scan_clk__L10_I0/A (1.4822 1.4922) 
scan_clk__L10_I0/Y (1.6068 1.5653) load=0.00550341(pf) 

u_ref_clk_mux/U1/B (1.3109 1.2706) 
u_ref_clk_mux/U1/Y (1.599 1.5926) load=0.0355538(pf) 

DFT_UART_CLK__L7_I0/A (1.0156 0.9515) 
DFT_UART_CLK__L7_I0/Y (0.9858 1.0527) load=0.0261871(pf) 

U1_ClkDiv/U58/S0 (1.4697 1.4799) 
U1_ClkDiv/U58/Y (1.6763 1.6894) load=0.00366156(pf) 

U0_ClkDiv/U55/S0 (1.457 1.4586) 
U0_ClkDiv/U55/Y (1.7141 1.7314) load=0.0144026(pf) 

U1_ClkDiv/U58/A (1.4356 1.3715) 
U1_ClkDiv/U58/Y (1.5718 1.5441) load=0.00366156(pf) 

U0_ClkDiv/U55/A (1.4365 1.3724) 
U0_ClkDiv/U55/Y (1.6328 1.5916) load=0.0144026(pf) 

DFT_UART_CLK__L7_I1/A (1.8639 1.8318) 
DFT_UART_CLK__L7_I1/Y (1.8727 1.9086) load=0.0284864(pf) 

u_uart_TX_clk_mux/U1/B (1.6069 1.5654) 
u_uart_TX_clk_mux/U1/Y (1.9124 1.898) load=0.0284334(pf) 

u_uart_RX_clk_mux/U1/B (1.6069 1.5654) 
u_uart_RX_clk_mux/U1/Y (1.8698 1.8708) load=0.0203828(pf) 

DFT_REF_CLK__L1_I0/A (1.6047 1.5983) 
DFT_REF_CLK__L1_I0/Y (1.8125 1.8231) load=0.0986233(pf) 

DFT_UART_CLK__L8_I1/A (0.9869 1.0538) 
DFT_UART_CLK__L8_I1/Y (1.0857 1.009) load=0.00238383(pf) 

DFT_UART_CLK__L8_I0/A (0.9863 1.0532) 
DFT_UART_CLK__L8_I0/Y (1.0868 1.0092) load=0.00300953(pf) 

u_uart_RX_clk_mux/U1/A (1.6764 1.6895) 
u_uart_RX_clk_mux/U1/Y (1.9143 1.9486) load=0.0203828(pf) 

u_uart_TX_clk_mux/U1/A (1.7151 1.7324) 
u_uart_TX_clk_mux/U1/Y (2.0178 2.0316) load=0.0284334(pf) 

u_uart_RX_clk_mux/U1/A (1.5719 1.5442) 
u_uart_RX_clk_mux/U1/Y (1.8093 1.7999) load=0.0203828(pf) 

u_uart_TX_clk_mux/U1/A (1.6338 1.5926) 
u_uart_TX_clk_mux/U1/Y (1.9363 1.8875) load=0.0284334(pf) 

DFT_UART_CLK__L8_I3/A (1.8736 1.9095) 
DFT_UART_CLK__L8_I3/Y (2.0385 1.943) load=0.0386674(pf) 

DFT_UART_CLK__L8_I2/A (1.8736 1.9095) 
DFT_UART_CLK__L8_I2/Y (2.0282 1.938) load=0.034746(pf) 

DFT_UART_TX_CLK__L1_I0/A (1.9145 1.9001) 
DFT_UART_TX_CLK__L1_I0/Y (2.0856 2.0727) load=0.127382(pf) 

DFT_UART_RX_CLK__L1_I0/A (1.8712 1.8722) 
DFT_UART_RX_CLK__L1_I0/Y (2.0594 2.0476) load=0.120775(pf) 

DFT_REF_CLK__L2_I1/A (1.82 1.8306) 
DFT_REF_CLK__L2_I1/Y (2.0788 2.0645) load=0.553506(pf) 

DFT_REF_CLK__L2_I0/A (1.819 1.8296) 
DFT_REF_CLK__L2_I0/Y (1.893 1.8814) load=0.00999164(pf) 

U0_ClkDiv/div_clk_reg_reg/CK (1.0858 1.0091) 
U0_ClkDiv/div_clk_reg_reg/Q (1.4654 1.5323) load=0.00670311(pf) 

U1_ClkDiv/div_clk_reg_reg/CK (1.0869 1.0093) 
U1_ClkDiv/div_clk_reg_reg/Q (1.4707 1.537) load=0.00728708(pf) 

DFT_UART_RX_CLK__L1_I0/A (1.9157 1.95) 
DFT_UART_RX_CLK__L1_I0/Y (2.1035 2.1211) load=0.120775(pf) 

DFT_UART_TX_CLK__L1_I0/A (2.0199 2.0337) 
DFT_UART_TX_CLK__L1_I0/Y (2.1908 2.2016) load=0.127382(pf) 

DFT_UART_RX_CLK__L1_I0/A (1.8107 1.8013) 
DFT_UART_RX_CLK__L1_I0/Y (1.9985 1.9724) load=0.120775(pf) 

DFT_UART_TX_CLK__L1_I0/A (1.9384 1.8896) 
DFT_UART_TX_CLK__L1_I0/Y (2.1093 2.0575) load=0.127382(pf) 

U0_RST_SYNC/sync_reg_reg[0]/CK (2.0392 1.9437) 

U1_ClkDiv/counter_reg[0]/CK (2.0398 1.9443) 

U1_ClkDiv/counter_reg[1]/CK (2.0405 1.945) 

U1_ClkDiv/counter_reg[2]/CK (2.0403 1.9448) 

U1_ClkDiv/counter_reg[3]/CK (2.0403 1.9448) 

U1_ClkDiv/counter_reg[4]/CK (2.0405 1.945) 

U1_ClkDiv/counter_reg[6]/CK (2.0406 1.9451) 

U1_ClkDiv/counter_reg[7]/CK (2.0404 1.9449) 

U1_ClkDiv/flag_reg/CK (2.0405 1.945) 

U1_ClkDiv/counter_reg[5]/CK (2.0406 1.9451) 

U0_ClkDiv/counter_reg[0]/CK (2.0289 1.9387) 

U0_ClkDiv/counter_reg[1]/CK (2.0288 1.9386) 

U0_ClkDiv/counter_reg[2]/CK (2.0287 1.9385) 

U0_ClkDiv/counter_reg[3]/CK (2.0289 1.9387) 

U0_ClkDiv/counter_reg[4]/CK (2.0292 1.939) 

U0_ClkDiv/counter_reg[6]/CK (2.0292 1.939) 

U0_ClkDiv/counter_reg[7]/CK (2.0289 1.9387) 

U0_ClkDiv/flag_reg/CK (2.0289 1.9387) 

U0_ClkDiv/counter_reg[5]/CK (2.0292 1.939) 

U0_PULSE_GEN/pls_flop_reg/CK (2.0905 2.0776) 

U0_PULSE_GEN/rcv_flop_reg/CK (2.09 2.0771) 

U0_UART/u_tx/u_TX_FSM/busy_reg/CK (2.0905 2.0776) 

U0_UART/u_tx/u_TX_FSM/current_state_reg[0]/CK (2.0903 2.0774) 

U0_UART/u_tx/u_TX_FSM/current_state_reg[1]/CK (2.0904 2.0775) 

U0_UART/u_tx/u_TX_FSM/current_state_reg[2]/CK (2.0905 2.0776) 

U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[0]/CK (2.088 2.0751) 

U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[1]/CK (2.088 2.0751) 

U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[2]/CK (2.0881 2.0752) 

U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[3]/CK (2.0875 2.0746) 

U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[0]/CK (2.0887 2.0758) 

U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[1]/CK (2.0893 2.0764) 

U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[2]/CK (2.0894 2.0765) 

U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[3]/CK (2.0882 2.0753) 

U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[0][1]/CK (2.0906 2.0777) 

U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[0][2]/CK (2.0906 2.0777) 

U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[0][3]/CK (2.0901 2.0772) 

U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[1][0]/CK (2.0906 2.0777) 

U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[1][1]/CK (2.0902 2.0773) 

U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[1][2]/CK (2.0901 2.0772) 

U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[1][3]/CK (2.0904 2.0775) 

U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[0][0]/CK (2.0906 2.0777) 

U0_UART/u_tx/u_parity_calc/par_bit_reg/CK (2.0869 2.074) 

U0_UART/u_tx/u_parity_calc/data_reg_reg[7]/CK (2.0856 2.0727) 

U0_UART/u_tx/u_parity_calc/data_reg_reg[0]/CK (2.0889 2.076) 

U0_UART/u_tx/u_serializer/data_reg_reg[5]/CK (2.0904 2.0775) 

U0_UART/u_tx/u_serializer/data_reg_reg[7]/CK (2.09 2.0771) 

U0_UART/u_tx/u_serializer/data_reg_reg[6]/CK (2.0904 2.0775) 

U0_UART/u_tx/u_serializer/data_reg_reg[4]/CK (2.0903 2.0774) 

U0_UART/u_tx/u_serializer/data_reg_reg[3]/CK (2.0903 2.0774) 

U0_UART/u_tx/u_serializer/data_reg_reg[2]/CK (2.0902 2.0773) 

U0_UART/u_tx/u_serializer/data_reg_reg[1]/CK (2.0898 2.0769) 

U0_UART/u_tx/u_serializer/data_reg_reg[0]/CK (2.0894 2.0765) 

U0_UART/u_tx/u_serializer/count_reg[2]/CK (2.0898 2.0769) 

U0_UART/u_tx/u_serializer/count_reg[1]/CK (2.0898 2.0769) 

U0_UART/u_tx/u_serializer/count_reg[0]/CK (2.0888 2.0759) 

U0_UART/u_tx/u_parity_calc/data_reg_reg[6]/CK (2.0874 2.0745) 

U0_UART/u_tx/u_parity_calc/data_reg_reg[5]/CK (2.0874 2.0745) 

U0_UART/u_tx/u_parity_calc/data_reg_reg[4]/CK (2.0892 2.0763) 

U0_UART/u_tx/u_parity_calc/data_reg_reg[3]/CK (2.0892 2.0763) 

U0_UART/u_tx/u_parity_calc/data_reg_reg[2]/CK (2.0891 2.0762) 

U0_UART/u_tx/u_parity_calc/data_reg_reg[1]/CK (2.0888 2.0759) 

U0_UART/u_tx/u_mux/tx_out_reg/CK (2.0884 2.0755) 

U0_UART/u_rx/u_edge_bit_counter/bit_cnt_reg[0]/CK (2.0601 2.0483) 

U0_UART/u_rx/u_stop_check/stop_error_reg/CK (2.0603 2.0485) 

U0_UART/u_rx/u_deserializer/p_data_reg[1]/CK (2.0603 2.0485) 

U0_UART/u_rx/u_deserializer/data_reg[5]/CK (2.0626 2.0508) 

U0_UART/u_rx/u_stop_check/stp_err_reg/CK (2.0603 2.0485) 

U0_UART/u_rx/u_edge_bit_counter/bit_cnt_reg[2]/CK (2.061 2.0492) 

U0_UART/u_rx/u_edge_bit_counter/bit_cnt_reg[1]/CK (2.061 2.0492) 

U0_UART/u_rx/u_deserializer/p_data_reg[7]/CK (2.0622 2.0504) 

U0_UART/u_rx/u_deserializer/p_data_reg[6]/CK (2.0621 2.0503) 

U0_UART/u_rx/u_deserializer/p_data_reg[5]/CK (2.0622 2.0504) 

U0_UART/u_rx/u_deserializer/p_data_reg[4]/CK (2.0621 2.0503) 

U0_UART/u_rx/u_deserializer/p_data_reg[3]/CK (2.0621 2.0503) 

U0_UART/u_rx/u_deserializer/p_data_reg[2]/CK (2.0621 2.0503) 

U0_UART/u_rx/u_deserializer/p_data_reg[0]/CK (2.0616 2.0498) 

U0_UART/u_rx/u_deserializer/data_reg[7]/CK (2.0623 2.0505) 

U0_UART/u_rx/u_deserializer/data_reg[6]/CK (2.0625 2.0507) 

U0_UART/u_rx/u_deserializer/data_reg[4]/CK (2.0627 2.0509) 

U0_UART/u_rx/u_deserializer/data_reg[3]/CK (2.0627 2.0509) 

U0_UART/u_rx/u_deserializer/data_reg[2]/CK (2.0627 2.0509) 

U0_UART/u_rx/u_deserializer/data_reg[1]/CK (2.0611 2.0493) 

U0_UART/u_rx/u_deserializer/data_reg[0]/CK (2.0606 2.0488) 

U0_UART/u_rx/u_RX_FSM/current_state_reg[0]/CK (2.0637 2.0519) 

U0_UART/u_rx/u_RX_FSM/current_state_reg[1]/CK (2.0637 2.0519) 

U0_UART/u_rx/u_RX_FSM/data_valid_reg/CK (2.0633 2.0515) 

U0_UART/u_rx/u_data_sampling/sampled_reg_reg/CK (2.063 2.0512) 

U0_UART/u_rx/u_data_sampling/samples_reg[0]/CK (2.0627 2.0509) 

U0_UART/u_rx/u_data_sampling/samples_reg[1]/CK (2.0624 2.0506) 

U0_UART/u_rx/u_data_sampling/samples_reg[2]/CK (2.0623 2.0505) 

U0_UART/u_rx/u_edge_bit_counter/bit_cnt_reg[3]/CK (2.0616 2.0498) 

U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[0]/CK (2.0627 2.0509) 

U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[1]/CK (2.0621 2.0503) 

U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[2]/CK (2.0623 2.0505) 

U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[3]/CK (2.0625 2.0507) 

U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[4]/CK (2.0626 2.0508) 

U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[5]/CK (2.0626 2.0508) 

U0_UART/u_rx/u_parity_check/par_err_reg/CK (2.0594 2.0476) 

U0_UART/u_rx/u_parity_check/parity_error_reg/CK (2.0602 2.0484) 

U0_UART/u_rx/u_strt_check/strt_glitch_reg/CK (2.0633 2.0515) 

U0_UART/u_rx/u_RX_FSM/current_state_reg[2]/CK (2.0636 2.0518) 

U0_RegFile/Reg_File_reg[4][3]/CK (2.1382 2.1237) 

U0_RegFile/Reg_File_reg[0][3]/CK (2.1375 2.123) 

U0_RegFile/Reg_File_reg[7][3]/CK (2.1378 2.1233) 

U0_RegFile/Reg_File_reg[4][4]/CK (2.138 2.1235) 

U0_RegFile/Reg_File_reg[4][2]/CK (2.1384 2.1239) 

U0_RegFile/Reg_File_reg[5][3]/CK (2.1381 2.1236) 

U0_RegFile/Reg_File_reg[0][2]/CK (2.1371 2.1227) 

U0_RegFile/Reg_File_reg[0][4]/CK (2.1372 2.1227) 

U0_RegFile/Reg_File_reg[7][2]/CK (2.1383 2.1238) 

U0_RegFile/Reg_File_reg[0][1]/CK (2.1372 2.1227) 

U0_RegFile/Reg_File_reg[5][2]/CK (2.1384 2.1239) 

U0_RegFile/Reg_File_reg[5][5]/CK (2.141 2.1265) 

U0_RegFile/Reg_File_reg[6][4]/CK (2.1411 2.1266) 

U0_RegFile/Reg_File_reg[6][2]/CK (2.1407 2.1262) 

U0_RegFile/Reg_File_reg[1][2]/CK (2.1365 2.1221) 

U0_RegFile/Reg_File_reg[6][5]/CK (2.141 2.1265) 

U0_RegFile/Reg_File_reg[0][5]/CK (2.1365 2.1221) 

U0_RegFile/Reg_File_reg[1][1]/CK (2.1365 2.122) 

U0_RegFile/Reg_File_reg[1][3]/CK (2.1411 2.1266) 

U0_RegFile/Reg_File_reg[5][4]/CK (2.1411 2.1266) 

U0_RegFile/Reg_File_reg[5][1]/CK (2.1411 2.1266) 

U0_RegFile/Reg_File_reg[6][3]/CK (2.1405 2.126) 

U0_RegFile/Reg_File_reg[7][1]/CK (2.1406 2.1262) 

U0_RegFile/Reg_File_reg[4][5]/CK (2.1409 2.1264) 

U0_RegFile/Reg_File_reg[1][4]/CK (2.136 2.1215) 

U0_RegFile/Reg_File_reg[7][4]/CK (2.1374 2.1229) 

U0_RegFile/Reg_File_reg[5][6]/CK (2.1395 2.125) 

U0_RegFile/Reg_File_reg[6][6]/CK (2.1402 2.1257) 

U0_RegFile/Reg_File_reg[4][1]/CK (2.1411 2.1266) 

U0_RegFile/Reg_File_reg[1][5]/CK (2.1368 2.1223) 

U0_RegFile/Reg_File_reg[4][6]/CK (2.1401 2.1256) 

U0_RegFile/Reg_File_reg[0][6]/CK (2.1356 2.1212) 

U0_RegFile/Reg_File_reg[7][5]/CK (2.1382 2.1237) 

U0_RegFile/Reg_File_reg[7][0]/CK (2.1403 2.1258) 

U0_RegFile/Reg_File_reg[1][0]/CK (2.1354 2.1209) 

U0_RegFile/Reg_File_reg[6][1]/CK (2.141 2.1265) 

U0_RegFile/Reg_File_reg[5][0]/CK (2.1411 2.1266) 

U0_RegFile/Reg_File_reg[7][6]/CK (2.139 2.1245) 

U0_RegFile/Reg_File_reg[6][7]/CK (2.1407 2.1262) 

U0_RegFile/Reg_File_reg[4][7]/CK (2.1407 2.1262) 

U0_RegFile/Reg_File_reg[1][6]/CK (2.1316 2.1171) 

U0_RegFile/Reg_File_reg[1][7]/CK (2.133 2.1186) 

U0_RegFile/Reg_File_reg[5][7]/CK (2.1258 2.1114) 

U0_RegFile/Reg_File_reg[3][7]/CK (2.1409 2.1264) 

U0_RegFile/Reg_File_reg[7][7]/CK (2.139 2.1245) 

U0_RegFile/Reg_File_reg[0][7]/CK (2.133 2.1186) 

U0_RegFile/Reg_File_reg[4][0]/CK (2.1259 2.1115) 

U0_RegFile/Reg_File_reg[6][0]/CK (2.1259 2.1114) 

U0_RegFile/Reg_File_reg[3][2]/CK (2.1258 2.1114) 

U0_RegFile/Reg_File_reg[3][6]/CK (2.1252 2.1108) 

U0_RegFile/Reg_File_reg[0][0]/CK (2.129 2.1145) 

U0_RegFile/Reg_File_reg[3][5]/CK (2.1252 2.1107) 

U0_RegFile/Reg_File_reg[3][3]/CK (2.1255 2.1111) 

U0_RegFile/Reg_File_reg[3][4]/CK (2.1248 2.1103) 

U0_RegFile/RdData_reg[7]/CK (2.1268 2.1123) 

U0_RegFile/Reg_File_reg[3][1]/CK (2.1252 2.1108) 

U0_RegFile/Reg_File_reg[2][2]/CK (2.1246 2.1102) 

U0_RegFile/Reg_File_reg[2][0]/CK (2.1237 2.1093) 

U0_RegFile/Reg_File_reg[3][0]/CK (2.1242 2.1098) 

U0_RegFile/RdData_reg[2]/CK (2.1239 2.1095) 

U0_RegFile/RdData_reg[3]/CK (2.1239 2.1094) 

U0_RegFile/RdData_reg[6]/CK (2.1232 2.1088) 

U0_RegFile/RdData_reg[1]/CK (2.1219 2.1075) 

U0_RegFile/Reg_File_reg[2][1]/CK (2.1238 2.1094) 

U0_RegFile/RdData_reg[4]/CK (2.1245 2.1101) 

U0_RegFile/Reg_File_reg[2][7]/CK (2.1242 2.1098) 

U0_RegFile/wr_done_reg/CK (2.1169 2.1025) 

U0_RegFile/RdData_reg[5]/CK (2.1195 2.1051) 

U0_RegFile/RdData_reg[0]/CK (2.1175 2.1031) 

U0_SYS_CTRL/alu_fun_reg_reg[2]/CK (2.1 2.0857) 

U0_SYS_CTRL/alu_fun_reg_reg[1]/CK (2.1029 2.0885) 

U0_RegFile/Reg_File_reg[2][4]/CK (2.1135 2.0991) 

U0_RegFile/Reg_File_reg[2][3]/CK (2.1093 2.0949) 

U0_SYS_CTRL/addr_reg_reg[3]/CK (2.1132 2.0988) 

U0_SYS_CTRL/alu_fun_reg_reg[0]/CK (2.1081 2.0937) 

U0_RegFile/RdData_VLD_reg/CK (2.1081 2.0937) 

U0_SYS_CTRL/addr_reg_reg[2]/CK (2.1135 2.0991) 

U0_SYS_CTRL/alu_fun_reg_reg[3]/CK (2.0956 2.0812) 

U0_RegFile/Reg_File_reg[2][6]/CK (2.1092 2.0948) 

U0_RegFile/Reg_File_reg[2][5]/CK (2.1091 2.0947) 

U0_SYS_CTRL/addr_reg_reg[1]/CK (2.1136 2.0992) 

U0_SYS_CTRL/addr_reg_reg[0]/CK (2.1136 2.0992) 

U0_SYS_CTRL/current_state_reg[2]/CK (2.1086 2.0942) 

U0_SYS_CTRL/cmd_reg_reg[0]/CK (2.0941 2.0797) 

U0_ref_sync/sync_bus_reg[5]/CK (2.109 2.0946) 

U0_ref_sync/sync_bus_reg[6]/CK (2.1091 2.0947) 

U0_SYS_CTRL/cmd_reg_reg[1]/CK (2.0969 2.0825) 

U0_ref_sync/sync_bus_reg[3]/CK (2.1087 2.0943) 

U0_ref_sync/sync_bus_reg[4]/CK (2.1089 2.0945) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][6]/CK (2.1219 2.1074) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][6]/CK (2.12 2.1055) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][5]/CK (2.1261 2.1116) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][5]/CK (2.1242 2.1097) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][0]/CK (2.1171 2.1027) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][4]/CK (2.1282 2.1137) 

U0_SYS_CTRL/current_state_reg[0]/CK (2.1083 2.0939) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][4]/CK (2.1282 2.1137) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][7]/CK (2.1148 2.1003) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][7]/CK (2.1126 2.0982) 

U0_ref_sync/sync_bus_reg[2]/CK (2.1081 2.0937) 

U0_UART_FIFO/u_FIFO_WR/wr_bin_reg[2]/CK (2.1081 2.0937) 

U0_SYS_CTRL/current_state_reg[1]/CK (2.1075 2.0931) 

U0_ref_sync/pulse_flop_reg/CK (2.108 2.0936) 

U0_ref_sync/sync_bus_reg[1]/CK (2.1081 2.0937) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][6]/CK (2.1398 2.1253) 

U0_UART_FIFO/u_FIFO_WR/wr_bin_reg[1]/CK (2.1102 2.0958) 

U0_ref_sync/sync_bus_reg[0]/CK (2.1081 2.0937) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][5]/CK (2.1398 2.1252) 

U0_UART_FIFO/u_FIFO_WR/wr_bin_reg[3]/CK (2.1071 2.0927) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[4][6]/CK (2.1398 2.1252) 

U0_UART_FIFO/u_rd_DF_SYNC/sync_reg_reg[1][3]/CK (2.1064 2.092) 

U0_UART_FIFO/u_rd_DF_SYNC/sync_reg_reg[1][1]/CK (2.1041 2.0897) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[4][5]/CK (2.1397 2.1251) 

U0_ref_sync/sync_bus_reg[7]/CK (2.1083 2.0939) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][0]/CK (2.1098 2.0954) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][4]/CK (2.1305 2.116) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][7]/CK (2.1098 2.0954) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][3]/CK (2.133 2.1185) 

U0_ref_sync/enable_pulse_reg/CK (2.1082 2.0938) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][2]/CK (2.1403 2.1257) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][1]/CK (2.141 2.1265) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][1]/CK (2.1414 2.1268) 

U0_ref_sync/sync_reg_reg[1]/CK (2.1084 2.094) 

U0_UART_FIFO/u_rd_DF_SYNC/sync_reg_reg[1][2]/CK (2.1081 2.0937) 

U0_UART_FIFO/u_FIFO_WR/wr_bin_reg[0]/CK (2.1076 2.0931) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][2]/CK (2.1391 2.1245) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[4][7]/CK (2.145 2.1304) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][0]/CK (2.145 2.1304) 

U0_UART_FIFO/u_rd_DF_SYNC/sync_reg_reg[1][0]/CK (2.1086 2.0942) 

U0_ref_sync/sync_reg_reg[0]/CK (2.1084 2.094) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][3]/CK (2.1369 2.1223) 

U0_UART_FIFO/u_rd_DF_SYNC/sync_reg_reg[0][1]/CK (2.1084 2.094) 

U0_UART_FIFO/u_rd_DF_SYNC/sync_reg_reg[0][3]/CK (2.1083 2.0939) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[4][4]/CK (2.1347 2.1202) 

U0_UART_FIFO/u_rd_DF_SYNC/sync_reg_reg[0][2]/CK (2.1088 2.0943) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][2]/CK (2.1457 2.131) 

U0_UART_FIFO/u_rd_DF_SYNC/sync_reg_reg[0][0]/CK (2.1089 2.0945) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][1]/CK (2.1444 2.1297) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[4][2]/CK (2.154 2.1394) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][3]/CK (2.154 2.1393) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[4][0]/CK (2.1449 2.1303) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][7]/CK (2.1449 2.1302) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][6]/CK (2.1456 2.131) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[4][1]/CK (2.1462 2.1316) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[4][3]/CK (2.154 2.1394) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][5]/CK (2.1534 2.1387) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][6]/CK (2.1473 2.1327) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][4]/CK (2.1539 2.1392) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][7]/CK (2.1483 2.1337) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][6]/CK (2.1491 2.1344) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][5]/CK (2.1537 2.139) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][5]/CK (2.1535 2.1388) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][4]/CK (2.154 2.1394) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][7]/CK (2.1507 2.1361) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][0]/CK (2.151 2.1363) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[0][7]/CK (2.1502 2.1356) 

U1_RST_SYNC/sync_reg_reg[1]/CK (2.1094 2.095) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[0][4]/CK (2.1529 2.1382) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][4]/CK (2.1542 2.1395) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[0][5]/CK (2.1523 2.1376) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][0]/CK (2.1514 2.1368) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[0][6]/CK (2.1521 2.1374) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][3]/CK (2.1526 2.138) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][0]/CK (2.1513 2.1367) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[0][0]/CK (2.1512 2.1365) 

U1_RST_SYNC/sync_reg_reg[0]/CK (2.1094 2.095) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][3]/CK (2.1543 2.1396) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][1]/CK (2.1515 2.1368) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[0][1]/CK (2.1515 2.1369) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][3]/CK (2.1531 2.1384) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[0][3]/CK (2.1531 2.1384) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][2]/CK (2.1531 2.1385) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][1]/CK (2.1516 2.1369) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][2]/CK (2.1543 2.1396) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][1]/CK (2.1534 2.1387) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[0][2]/CK (2.1533 2.1387) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][2]/CK (2.1534 2.1387) 

U0_CLK_GATE/U0_TLATNCAX12M/CK (1.8934 1.8818) 
U0_CLK_GATE/U0_TLATNCAX12M/ECK (2.1382 2.0924) load=0.0473764(pf) 

U0_ClkDiv/U55/B (1.4656 1.5325) 
U0_ClkDiv/U55/Y (1.6972 1.8165) load=0.0144026(pf) 

U1_ClkDiv/U58/B (1.4709 1.5372) 
U1_ClkDiv/U58/Y (1.6422 1.7699) load=0.00366156(pf) 

U0_UART/u_rx/u_edge_bit_counter/bit_cnt_reg[0]/CK (2.1042 2.1218) 

U0_UART/u_rx/u_stop_check/stop_error_reg/CK (2.1044 2.122) 

U0_UART/u_rx/u_deserializer/p_data_reg[1]/CK (2.1044 2.122) 

U0_UART/u_rx/u_deserializer/data_reg[5]/CK (2.1067 2.1243) 

U0_UART/u_rx/u_stop_check/stp_err_reg/CK (2.1044 2.122) 

U0_UART/u_rx/u_edge_bit_counter/bit_cnt_reg[2]/CK (2.1051 2.1227) 

U0_UART/u_rx/u_edge_bit_counter/bit_cnt_reg[1]/CK (2.1051 2.1227) 

U0_UART/u_rx/u_deserializer/p_data_reg[7]/CK (2.1063 2.1239) 

U0_UART/u_rx/u_deserializer/p_data_reg[6]/CK (2.1062 2.1238) 

U0_UART/u_rx/u_deserializer/p_data_reg[5]/CK (2.1063 2.1239) 

U0_UART/u_rx/u_deserializer/p_data_reg[4]/CK (2.1062 2.1238) 

U0_UART/u_rx/u_deserializer/p_data_reg[3]/CK (2.1062 2.1238) 

U0_UART/u_rx/u_deserializer/p_data_reg[2]/CK (2.1062 2.1238) 

U0_UART/u_rx/u_deserializer/p_data_reg[0]/CK (2.1057 2.1233) 

U0_UART/u_rx/u_deserializer/data_reg[7]/CK (2.1064 2.124) 

U0_UART/u_rx/u_deserializer/data_reg[6]/CK (2.1066 2.1242) 

U0_UART/u_rx/u_deserializer/data_reg[4]/CK (2.1068 2.1244) 

U0_UART/u_rx/u_deserializer/data_reg[3]/CK (2.1068 2.1244) 

U0_UART/u_rx/u_deserializer/data_reg[2]/CK (2.1068 2.1244) 

U0_UART/u_rx/u_deserializer/data_reg[1]/CK (2.1052 2.1228) 

U0_UART/u_rx/u_deserializer/data_reg[0]/CK (2.1047 2.1223) 

U0_UART/u_rx/u_RX_FSM/current_state_reg[0]/CK (2.1078 2.1254) 

U0_UART/u_rx/u_RX_FSM/current_state_reg[1]/CK (2.1078 2.1254) 

U0_UART/u_rx/u_RX_FSM/data_valid_reg/CK (2.1074 2.125) 

U0_UART/u_rx/u_data_sampling/sampled_reg_reg/CK (2.1071 2.1247) 

U0_UART/u_rx/u_data_sampling/samples_reg[0]/CK (2.1068 2.1244) 

U0_UART/u_rx/u_data_sampling/samples_reg[1]/CK (2.1065 2.1241) 

U0_UART/u_rx/u_data_sampling/samples_reg[2]/CK (2.1064 2.124) 

U0_UART/u_rx/u_edge_bit_counter/bit_cnt_reg[3]/CK (2.1057 2.1233) 

U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[0]/CK (2.1068 2.1244) 

U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[1]/CK (2.1062 2.1238) 

U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[2]/CK (2.1064 2.124) 

U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[3]/CK (2.1066 2.1242) 

U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[4]/CK (2.1067 2.1243) 

U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[5]/CK (2.1067 2.1243) 

U0_UART/u_rx/u_parity_check/par_err_reg/CK (2.1035 2.1211) 

U0_UART/u_rx/u_parity_check/parity_error_reg/CK (2.1043 2.1219) 

U0_UART/u_rx/u_strt_check/strt_glitch_reg/CK (2.1074 2.125) 

U0_UART/u_rx/u_RX_FSM/current_state_reg[2]/CK (2.1077 2.1253) 

U0_PULSE_GEN/pls_flop_reg/CK (2.1957 2.2065) 

U0_PULSE_GEN/rcv_flop_reg/CK (2.1952 2.206) 

U0_UART/u_tx/u_TX_FSM/busy_reg/CK (2.1957 2.2065) 

U0_UART/u_tx/u_TX_FSM/current_state_reg[0]/CK (2.1955 2.2063) 

U0_UART/u_tx/u_TX_FSM/current_state_reg[1]/CK (2.1956 2.2064) 

U0_UART/u_tx/u_TX_FSM/current_state_reg[2]/CK (2.1957 2.2065) 

U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[0]/CK (2.1932 2.204) 

U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[1]/CK (2.1932 2.204) 

U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[2]/CK (2.1933 2.2041) 

U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[3]/CK (2.1927 2.2035) 

U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[0]/CK (2.1939 2.2047) 

U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[1]/CK (2.1945 2.2053) 

U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[2]/CK (2.1946 2.2054) 

U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[3]/CK (2.1934 2.2042) 

U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[0][1]/CK (2.1958 2.2066) 

U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[0][2]/CK (2.1958 2.2066) 

U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[0][3]/CK (2.1953 2.2061) 

U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[1][0]/CK (2.1958 2.2066) 

U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[1][1]/CK (2.1954 2.2062) 

U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[1][2]/CK (2.1953 2.2061) 

U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[1][3]/CK (2.1956 2.2064) 

U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[0][0]/CK (2.1958 2.2066) 

U0_UART/u_tx/u_parity_calc/par_bit_reg/CK (2.1921 2.2029) 

U0_UART/u_tx/u_parity_calc/data_reg_reg[7]/CK (2.1908 2.2016) 

U0_UART/u_tx/u_parity_calc/data_reg_reg[0]/CK (2.1941 2.2049) 

U0_UART/u_tx/u_serializer/data_reg_reg[5]/CK (2.1956 2.2064) 

U0_UART/u_tx/u_serializer/data_reg_reg[7]/CK (2.1952 2.206) 

U0_UART/u_tx/u_serializer/data_reg_reg[6]/CK (2.1956 2.2064) 

U0_UART/u_tx/u_serializer/data_reg_reg[4]/CK (2.1955 2.2063) 

U0_UART/u_tx/u_serializer/data_reg_reg[3]/CK (2.1955 2.2063) 

U0_UART/u_tx/u_serializer/data_reg_reg[2]/CK (2.1954 2.2062) 

U0_UART/u_tx/u_serializer/data_reg_reg[1]/CK (2.195 2.2058) 

U0_UART/u_tx/u_serializer/data_reg_reg[0]/CK (2.1946 2.2054) 

U0_UART/u_tx/u_serializer/count_reg[2]/CK (2.195 2.2058) 

U0_UART/u_tx/u_serializer/count_reg[1]/CK (2.195 2.2058) 

U0_UART/u_tx/u_serializer/count_reg[0]/CK (2.194 2.2048) 

U0_UART/u_tx/u_parity_calc/data_reg_reg[6]/CK (2.1926 2.2034) 

U0_UART/u_tx/u_parity_calc/data_reg_reg[5]/CK (2.1926 2.2034) 

U0_UART/u_tx/u_parity_calc/data_reg_reg[4]/CK (2.1944 2.2052) 

U0_UART/u_tx/u_parity_calc/data_reg_reg[3]/CK (2.1944 2.2052) 

U0_UART/u_tx/u_parity_calc/data_reg_reg[2]/CK (2.1943 2.2051) 

U0_UART/u_tx/u_parity_calc/data_reg_reg[1]/CK (2.194 2.2048) 

U0_UART/u_tx/u_mux/tx_out_reg/CK (2.1936 2.2044) 

U0_UART/u_rx/u_edge_bit_counter/bit_cnt_reg[0]/CK (1.9992 1.9731) 

U0_UART/u_rx/u_stop_check/stop_error_reg/CK (1.9994 1.9733) 

U0_UART/u_rx/u_deserializer/p_data_reg[1]/CK (1.9994 1.9733) 

U0_UART/u_rx/u_deserializer/data_reg[5]/CK (2.0017 1.9756) 

U0_UART/u_rx/u_stop_check/stp_err_reg/CK (1.9994 1.9733) 

U0_UART/u_rx/u_edge_bit_counter/bit_cnt_reg[2]/CK (2.0001 1.974) 

U0_UART/u_rx/u_edge_bit_counter/bit_cnt_reg[1]/CK (2.0001 1.974) 

U0_UART/u_rx/u_deserializer/p_data_reg[7]/CK (2.0013 1.9752) 

U0_UART/u_rx/u_deserializer/p_data_reg[6]/CK (2.0012 1.9751) 

U0_UART/u_rx/u_deserializer/p_data_reg[5]/CK (2.0013 1.9752) 

U0_UART/u_rx/u_deserializer/p_data_reg[4]/CK (2.0012 1.9751) 

U0_UART/u_rx/u_deserializer/p_data_reg[3]/CK (2.0012 1.9751) 

U0_UART/u_rx/u_deserializer/p_data_reg[2]/CK (2.0012 1.9751) 

U0_UART/u_rx/u_deserializer/p_data_reg[0]/CK (2.0007 1.9746) 

U0_UART/u_rx/u_deserializer/data_reg[7]/CK (2.0014 1.9753) 

U0_UART/u_rx/u_deserializer/data_reg[6]/CK (2.0016 1.9755) 

U0_UART/u_rx/u_deserializer/data_reg[4]/CK (2.0018 1.9757) 

U0_UART/u_rx/u_deserializer/data_reg[3]/CK (2.0018 1.9757) 

U0_UART/u_rx/u_deserializer/data_reg[2]/CK (2.0018 1.9757) 

U0_UART/u_rx/u_deserializer/data_reg[1]/CK (2.0002 1.9741) 

U0_UART/u_rx/u_deserializer/data_reg[0]/CK (1.9997 1.9736) 

U0_UART/u_rx/u_RX_FSM/current_state_reg[0]/CK (2.0028 1.9767) 

U0_UART/u_rx/u_RX_FSM/current_state_reg[1]/CK (2.0028 1.9767) 

U0_UART/u_rx/u_RX_FSM/data_valid_reg/CK (2.0024 1.9763) 

U0_UART/u_rx/u_data_sampling/sampled_reg_reg/CK (2.0021 1.976) 

U0_UART/u_rx/u_data_sampling/samples_reg[0]/CK (2.0018 1.9757) 

U0_UART/u_rx/u_data_sampling/samples_reg[1]/CK (2.0015 1.9754) 

U0_UART/u_rx/u_data_sampling/samples_reg[2]/CK (2.0014 1.9753) 

U0_UART/u_rx/u_edge_bit_counter/bit_cnt_reg[3]/CK (2.0007 1.9746) 

U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[0]/CK (2.0018 1.9757) 

U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[1]/CK (2.0012 1.9751) 

U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[2]/CK (2.0014 1.9753) 

U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[3]/CK (2.0016 1.9755) 

U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[4]/CK (2.0017 1.9756) 

U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[5]/CK (2.0017 1.9756) 

U0_UART/u_rx/u_parity_check/par_err_reg/CK (1.9985 1.9724) 

U0_UART/u_rx/u_parity_check/parity_error_reg/CK (1.9993 1.9732) 

U0_UART/u_rx/u_strt_check/strt_glitch_reg/CK (2.0024 1.9763) 

U0_UART/u_rx/u_RX_FSM/current_state_reg[2]/CK (2.0027 1.9766) 

U0_PULSE_GEN/pls_flop_reg/CK (2.1142 2.0624) 

U0_PULSE_GEN/rcv_flop_reg/CK (2.1137 2.0619) 

U0_UART/u_tx/u_TX_FSM/busy_reg/CK (2.1142 2.0624) 

U0_UART/u_tx/u_TX_FSM/current_state_reg[0]/CK (2.114 2.0622) 

U0_UART/u_tx/u_TX_FSM/current_state_reg[1]/CK (2.1141 2.0623) 

U0_UART/u_tx/u_TX_FSM/current_state_reg[2]/CK (2.1142 2.0624) 

U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[0]/CK (2.1117 2.0599) 

U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[1]/CK (2.1117 2.0599) 

U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[2]/CK (2.1118 2.06) 

U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[3]/CK (2.1112 2.0594) 

U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[0]/CK (2.1124 2.0606) 

U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[1]/CK (2.113 2.0612) 

U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[2]/CK (2.1131 2.0613) 

U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[3]/CK (2.1119 2.0601) 

U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[0][1]/CK (2.1143 2.0625) 

U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[0][2]/CK (2.1143 2.0625) 

U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[0][3]/CK (2.1138 2.062) 

U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[1][0]/CK (2.1143 2.0625) 

U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[1][1]/CK (2.1139 2.0621) 

U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[1][2]/CK (2.1138 2.062) 

U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[1][3]/CK (2.1141 2.0623) 

U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[0][0]/CK (2.1143 2.0625) 

U0_UART/u_tx/u_parity_calc/par_bit_reg/CK (2.1106 2.0588) 

U0_UART/u_tx/u_parity_calc/data_reg_reg[7]/CK (2.1093 2.0575) 

U0_UART/u_tx/u_parity_calc/data_reg_reg[0]/CK (2.1126 2.0608) 

U0_UART/u_tx/u_serializer/data_reg_reg[5]/CK (2.1141 2.0623) 

U0_UART/u_tx/u_serializer/data_reg_reg[7]/CK (2.1137 2.0619) 

U0_UART/u_tx/u_serializer/data_reg_reg[6]/CK (2.1141 2.0623) 

U0_UART/u_tx/u_serializer/data_reg_reg[4]/CK (2.114 2.0622) 

U0_UART/u_tx/u_serializer/data_reg_reg[3]/CK (2.114 2.0622) 

U0_UART/u_tx/u_serializer/data_reg_reg[2]/CK (2.1139 2.0621) 

U0_UART/u_tx/u_serializer/data_reg_reg[1]/CK (2.1135 2.0617) 

U0_UART/u_tx/u_serializer/data_reg_reg[0]/CK (2.1131 2.0613) 

U0_UART/u_tx/u_serializer/count_reg[2]/CK (2.1135 2.0617) 

U0_UART/u_tx/u_serializer/count_reg[1]/CK (2.1135 2.0617) 

U0_UART/u_tx/u_serializer/count_reg[0]/CK (2.1125 2.0607) 

U0_UART/u_tx/u_parity_calc/data_reg_reg[6]/CK (2.1111 2.0593) 

U0_UART/u_tx/u_parity_calc/data_reg_reg[5]/CK (2.1111 2.0593) 

U0_UART/u_tx/u_parity_calc/data_reg_reg[4]/CK (2.1129 2.0611) 

U0_UART/u_tx/u_parity_calc/data_reg_reg[3]/CK (2.1129 2.0611) 

U0_UART/u_tx/u_parity_calc/data_reg_reg[2]/CK (2.1128 2.061) 

U0_UART/u_tx/u_parity_calc/data_reg_reg[1]/CK (2.1125 2.0607) 

U0_UART/u_tx/u_mux/tx_out_reg/CK (2.1121 2.0603) 

U0_ALU/ALU_OUT_reg[7]/CK (2.1434 2.0976) 

U0_ALU/ALU_OUT_reg[6]/CK (2.143 2.0972) 

U0_ALU/ALU_OUT_reg[5]/CK (2.1429 2.0971) 

U0_ALU/ALU_OUT_reg[4]/CK (2.1428 2.097) 

U0_ALU/ALU_OUT_reg[3]/CK (2.1434 2.0976) 

U0_ALU/ALU_OUT_reg[2]/CK (2.1433 2.0975) 

U0_ALU/ALU_OUT_reg[1]/CK (2.1434 2.0976) 

U0_ALU/ALU_OUT_reg[0]/CK (2.1431 2.0973) 

U0_ALU/ALU_OUT_reg[15]/CK (2.1398 2.094) 

U0_ALU/ALU_OUT_reg[14]/CK (2.1402 2.0944) 

U0_ALU/ALU_OUT_reg[13]/CK (2.1409 2.0951) 

U0_ALU/ALU_OUT_reg[12]/CK (2.1416 2.0958) 

U0_ALU/ALU_OUT_reg[11]/CK (2.1422 2.0964) 

U0_ALU/ALU_OUT_reg[10]/CK (2.1426 2.0968) 

U0_ALU/ALU_OUT_reg[9]/CK (2.1434 2.0976) 

U0_ALU/ALU_OUT_reg[8]/CK (2.1434 2.0976) 

U0_ALU/ALU_OUT_VLD_reg/CK (2.1394 2.0936) 

u_uart_TX_clk_mux/U1/A (1.6982 1.8175) 
u_uart_TX_clk_mux/U1/Y (2.0013 2.1168) load=0.0284334(pf) 

u_uart_RX_clk_mux/U1/A (1.6423 1.77) 
u_uart_RX_clk_mux/U1/Y (1.8807 2.0293) load=0.0203828(pf) 

DFT_UART_TX_CLK__L1_I0/A (2.0034 2.1189) 
DFT_UART_TX_CLK__L1_I0/Y (2.1743 2.2868) load=0.127382(pf) 

DFT_UART_RX_CLK__L1_I0/A (1.8821 2.0307) 
DFT_UART_RX_CLK__L1_I0/Y (2.0699 2.2018) load=0.120775(pf) 

U0_PULSE_GEN/pls_flop_reg/CK (2.1792 2.2917) 

U0_PULSE_GEN/rcv_flop_reg/CK (2.1787 2.2912) 

U0_UART/u_tx/u_TX_FSM/busy_reg/CK (2.1792 2.2917) 

U0_UART/u_tx/u_TX_FSM/current_state_reg[0]/CK (2.179 2.2915) 

U0_UART/u_tx/u_TX_FSM/current_state_reg[1]/CK (2.1791 2.2916) 

U0_UART/u_tx/u_TX_FSM/current_state_reg[2]/CK (2.1792 2.2917) 

U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[0]/CK (2.1767 2.2892) 

U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[1]/CK (2.1767 2.2892) 

U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[2]/CK (2.1768 2.2893) 

U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[3]/CK (2.1762 2.2887) 

U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[0]/CK (2.1774 2.2899) 

U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[1]/CK (2.178 2.2905) 

U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[2]/CK (2.1781 2.2906) 

U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[3]/CK (2.1769 2.2894) 

U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[0][1]/CK (2.1793 2.2918) 

U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[0][2]/CK (2.1793 2.2918) 

U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[0][3]/CK (2.1788 2.2913) 

U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[1][0]/CK (2.1793 2.2918) 

U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[1][1]/CK (2.1789 2.2914) 

U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[1][2]/CK (2.1788 2.2913) 

U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[1][3]/CK (2.1791 2.2916) 

U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[0][0]/CK (2.1793 2.2918) 

U0_UART/u_tx/u_parity_calc/par_bit_reg/CK (2.1756 2.2881) 

U0_UART/u_tx/u_parity_calc/data_reg_reg[7]/CK (2.1743 2.2868) 

U0_UART/u_tx/u_parity_calc/data_reg_reg[0]/CK (2.1776 2.2901) 

U0_UART/u_tx/u_serializer/data_reg_reg[5]/CK (2.1791 2.2916) 

U0_UART/u_tx/u_serializer/data_reg_reg[7]/CK (2.1787 2.2912) 

U0_UART/u_tx/u_serializer/data_reg_reg[6]/CK (2.1791 2.2916) 

U0_UART/u_tx/u_serializer/data_reg_reg[4]/CK (2.179 2.2915) 

U0_UART/u_tx/u_serializer/data_reg_reg[3]/CK (2.179 2.2915) 

U0_UART/u_tx/u_serializer/data_reg_reg[2]/CK (2.1789 2.2914) 

U0_UART/u_tx/u_serializer/data_reg_reg[1]/CK (2.1785 2.291) 

U0_UART/u_tx/u_serializer/data_reg_reg[0]/CK (2.1781 2.2906) 

U0_UART/u_tx/u_serializer/count_reg[2]/CK (2.1785 2.291) 

U0_UART/u_tx/u_serializer/count_reg[1]/CK (2.1785 2.291) 

U0_UART/u_tx/u_serializer/count_reg[0]/CK (2.1775 2.29) 

U0_UART/u_tx/u_parity_calc/data_reg_reg[6]/CK (2.1761 2.2886) 

U0_UART/u_tx/u_parity_calc/data_reg_reg[5]/CK (2.1761 2.2886) 

U0_UART/u_tx/u_parity_calc/data_reg_reg[4]/CK (2.1779 2.2904) 

U0_UART/u_tx/u_parity_calc/data_reg_reg[3]/CK (2.1779 2.2904) 

U0_UART/u_tx/u_parity_calc/data_reg_reg[2]/CK (2.1778 2.2903) 

U0_UART/u_tx/u_parity_calc/data_reg_reg[1]/CK (2.1775 2.29) 

U0_UART/u_tx/u_mux/tx_out_reg/CK (2.1771 2.2896) 

U0_UART/u_rx/u_edge_bit_counter/bit_cnt_reg[0]/CK (2.0706 2.2025) 

U0_UART/u_rx/u_stop_check/stop_error_reg/CK (2.0708 2.2027) 

U0_UART/u_rx/u_deserializer/p_data_reg[1]/CK (2.0708 2.2027) 

U0_UART/u_rx/u_deserializer/data_reg[5]/CK (2.0731 2.205) 

U0_UART/u_rx/u_stop_check/stp_err_reg/CK (2.0708 2.2027) 

U0_UART/u_rx/u_edge_bit_counter/bit_cnt_reg[2]/CK (2.0715 2.2034) 

U0_UART/u_rx/u_edge_bit_counter/bit_cnt_reg[1]/CK (2.0715 2.2034) 

U0_UART/u_rx/u_deserializer/p_data_reg[7]/CK (2.0727 2.2046) 

U0_UART/u_rx/u_deserializer/p_data_reg[6]/CK (2.0726 2.2045) 

U0_UART/u_rx/u_deserializer/p_data_reg[5]/CK (2.0727 2.2046) 

U0_UART/u_rx/u_deserializer/p_data_reg[4]/CK (2.0726 2.2045) 

U0_UART/u_rx/u_deserializer/p_data_reg[3]/CK (2.0726 2.2045) 

U0_UART/u_rx/u_deserializer/p_data_reg[2]/CK (2.0726 2.2045) 

U0_UART/u_rx/u_deserializer/p_data_reg[0]/CK (2.0721 2.204) 

U0_UART/u_rx/u_deserializer/data_reg[7]/CK (2.0728 2.2047) 

U0_UART/u_rx/u_deserializer/data_reg[6]/CK (2.073 2.2049) 

U0_UART/u_rx/u_deserializer/data_reg[4]/CK (2.0732 2.2051) 

U0_UART/u_rx/u_deserializer/data_reg[3]/CK (2.0732 2.2051) 

U0_UART/u_rx/u_deserializer/data_reg[2]/CK (2.0732 2.2051) 

U0_UART/u_rx/u_deserializer/data_reg[1]/CK (2.0716 2.2035) 

U0_UART/u_rx/u_deserializer/data_reg[0]/CK (2.0711 2.203) 

U0_UART/u_rx/u_RX_FSM/current_state_reg[0]/CK (2.0742 2.2061) 

U0_UART/u_rx/u_RX_FSM/current_state_reg[1]/CK (2.0742 2.2061) 

U0_UART/u_rx/u_RX_FSM/data_valid_reg/CK (2.0738 2.2057) 

U0_UART/u_rx/u_data_sampling/sampled_reg_reg/CK (2.0735 2.2054) 

U0_UART/u_rx/u_data_sampling/samples_reg[0]/CK (2.0732 2.2051) 

U0_UART/u_rx/u_data_sampling/samples_reg[1]/CK (2.0729 2.2048) 

U0_UART/u_rx/u_data_sampling/samples_reg[2]/CK (2.0728 2.2047) 

U0_UART/u_rx/u_edge_bit_counter/bit_cnt_reg[3]/CK (2.0721 2.204) 

U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[0]/CK (2.0732 2.2051) 

U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[1]/CK (2.0726 2.2045) 

U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[2]/CK (2.0728 2.2047) 

U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[3]/CK (2.073 2.2049) 

U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[4]/CK (2.0731 2.205) 

U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[5]/CK (2.0731 2.205) 

U0_UART/u_rx/u_parity_check/par_err_reg/CK (2.0699 2.2018) 

U0_UART/u_rx/u_parity_check/parity_error_reg/CK (2.0707 2.2026) 

U0_UART/u_rx/u_strt_check/strt_glitch_reg/CK (2.0738 2.2057) 

U0_UART/u_rx/u_RX_FSM/current_state_reg[2]/CK (2.0741 2.206) 

###############################################################
# Complete Clock Tree Timing Report
#
# CLOCK: UART_CLK
#
# Mode: clkRouteOnly
#
# Delay Corner information
# Analysis View       : setup1_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : setup2_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : setup3_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold1_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold2_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold3_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
###############################################################


Nr. of Subtrees                : 18
Nr. of Sinks                   : 101
Nr. of Buffer                  : 30
Nr. of Level (including gates) : 15
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[0][1]/CK 2146.6(ps)
Min trig. edge delay at sink(R): U0_UART/u_rx/u_parity_check/par_err_reg/CK 1949.3(ps)

                                 (Actual)               (Required)          
Rise Phase Delay               : 1949.3~2146.6(ps)      0~0(ps)             
Fall Phase Delay               : 1885~2242.6(ps)        0~0(ps)             
Trig. Edge Skew                : 197.3(ps)              200(ps)             
Rise Skew                      : 197.3(ps)              
Fall Skew                      : 357.6(ps)              
Max. Rise Buffer Tran          : 399.5(ps)              50(ps)              
Max. Fall Buffer Tran          : 266.3(ps)              50(ps)              
Max. Rise Sink Tran            : 203.8(ps)              50(ps)              
Max. Fall Sink Tran            : 94.2(ps)               50(ps)              
Min. Rise Buffer Tran          : 21.3(ps)               0(ps)               
Min. Fall Buffer Tran          : 14.7(ps)               0(ps)               
Min. Rise Sink Tran            : 103.9(ps)              0(ps)               
Min. Fall Sink Tran            : 66.5(ps)               0(ps)               

view setup1_analysis_view : skew = 197.3ps (required = 200ps)
view setup2_analysis_view : skew = 197.3ps (required = 200ps)
view setup3_analysis_view : skew = 197.3ps (required = 200ps)
view hold1_analysis_view : skew = 84.7ps (required = 200ps)
view hold2_analysis_view : skew = 84.7ps (required = 200ps)
view hold3_analysis_view : skew = 84.7ps (required = 200ps)



***** Max Transition Time Violation *****

Pin Name                         (Actual)               (Required)          
-------------------------------------------------------------------
DFT_UART_CLK__L1_I0/A            [399.5 217.1](ps)      50(ps)              
DFT_UART_CLK__L1_I1/A            [399.5 217.1](ps)      50(ps)              
DFT_UART_CLK__L1_I2/A            [399.5 217.1](ps)      50(ps)              
DFT_UART_CLK__L2_I1/A            [72.5 94.2](ps)        50(ps)              
DFT_UART_CLK__L2_I0/A            [72.5 94.2](ps)        50(ps)              
DFT_UART_CLK__L2_I2/A            [242.2 208.3](ps)      50(ps)              
DFT_UART_CLK__L2_I3/A            [243.5 209.5](ps)      50(ps)              
DFT_UART_CLK__L3_I1/A            [309.6 207.7](ps)      50(ps)              
DFT_UART_CLK__L3_I2/A            [213.3 184.6](ps)      50(ps)              
u_uart_rst_mux/U1/A              [138.4 108.5](ps)      50(ps)              
DFT_UART_CLK__L4_I1/A            [392.5 266.3](ps)      50(ps)              
DFT_UART_CLK__L4_I2/A            [238.1 205.9](ps)      50(ps)              
U1_ClkDiv/U47/A                  [277.8 165.9](ps)      50(ps)              
U0_ClkDiv/U37/A                  [277.8 165.9](ps)      50(ps)              
DFT_UART_CLK__L5_I1/A            [68.4 56.8](ps)        50(ps)              
DFT_UART_CLK__L5_I2/A            [268.5 231.7](ps)      50(ps)              
DFT_UART_CLK__L6_I0/A            [61.9 55.8](ps)        50(ps)              
U1_ClkDiv/U46/A                  [101.9 89](ps)         50(ps)              
U0_ClkDiv/U36/A                  [79.8 75.9](ps)        50(ps)              
DFT_UART_CLK__L6_I3/A            [291 251](ps)          50(ps)              
U1_ClkDiv/U58/S0                 [166.5 46.6](ps)       50(ps)              
U0_ClkDiv/U55/S0                 [177.8 44.4](ps)       50(ps)              
DFT_UART_CLK__L7_I1/A            [64.8 56.6](ps)        50(ps)              
u_uart_RX_clk_mux/U1/A           [75.4 82.5](ps)        50(ps)              
u_uart_TX_clk_mux/U1/A           [171.7 133.2](ps)      50(ps)              
u_uart_RX_clk_mux/U1/A           [73.4 70.8](ps)        50(ps)              
u_uart_TX_clk_mux/U1/A           [170.8 118.9](ps)      50(ps)              
DFT_UART_RX_CLK__L1_I0/A         [226.5 144](ps)        50(ps)              
DFT_UART_TX_CLK__L1_I0/A         [302.9 176.5](ps)      50(ps)              
DFT_UART_RX_CLK__L1_I0/A         [226.5 144](ps)        50(ps)              
DFT_UART_TX_CLK__L1_I0/A         [302.9 176.5](ps)      50(ps)              
U0_RST_SYNC/sync_reg_reg[0]/CK   [203.8 94.2](ps)       50(ps)              
U1_ClkDiv/counter_reg[0]/CK      [203.8 94.2](ps)       50(ps)              
U1_ClkDiv/counter_reg[1]/CK      [203.8 94.2](ps)       50(ps)              
U1_ClkDiv/counter_reg[2]/CK      [203.8 94.2](ps)       50(ps)              
U1_ClkDiv/counter_reg[3]/CK      [203.8 94.2](ps)       50(ps)              
U1_ClkDiv/counter_reg[4]/CK      [203.8 94.2](ps)       50(ps)              
U1_ClkDiv/counter_reg[6]/CK      [203.8 94.2](ps)       50(ps)              
U1_ClkDiv/counter_reg[7]/CK      [203.8 94.2](ps)       50(ps)              
U1_ClkDiv/flag_reg/CK            [203.8 94.2](ps)       50(ps)              
U1_ClkDiv/counter_reg[5]/CK      [203.8 94.2](ps)       50(ps)              
U0_ClkDiv/counter_reg[0]/CK      [185.2 85.6](ps)       50(ps)              
U0_ClkDiv/counter_reg[1]/CK      [185.2 85.6](ps)       50(ps)              
U0_ClkDiv/counter_reg[2]/CK      [185.2 85.6](ps)       50(ps)              
U0_ClkDiv/counter_reg[3]/CK      [185.2 85.6](ps)       50(ps)              
U0_ClkDiv/counter_reg[4]/CK      [185.2 85.6](ps)       50(ps)              
U0_ClkDiv/counter_reg[6]/CK      [185.2 85.6](ps)       50(ps)              
U0_ClkDiv/counter_reg[7]/CK      [185.2 85.6](ps)       50(ps)              
U0_ClkDiv/flag_reg/CK            [185.2 85.6](ps)       50(ps)              
U0_ClkDiv/counter_reg[5]/CK      [185.2 85.6](ps)       50(ps)              
U0_ClkDiv/U55/B                  [111.6 93.6](ps)       50(ps)              
U1_ClkDiv/U58/B                  [116.5 96.3](ps)       50(ps)              
U0_UART/u_rx/u_edge_bit_counter/bit_cnt_reg[0]/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_stop_check/stop_error_reg/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_deserializer/p_data_reg[1]/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_deserializer/data_reg[5]/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_stop_check/stp_err_reg/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_edge_bit_counter/bit_cnt_reg[2]/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_edge_bit_counter/bit_cnt_reg[1]/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_deserializer/p_data_reg[7]/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_deserializer/p_data_reg[6]/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_deserializer/p_data_reg[5]/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_deserializer/p_data_reg[4]/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_deserializer/p_data_reg[3]/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_deserializer/p_data_reg[2]/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_deserializer/p_data_reg[0]/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_deserializer/data_reg[7]/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_deserializer/data_reg[6]/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_deserializer/data_reg[4]/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_deserializer/data_reg[3]/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_deserializer/data_reg[2]/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_deserializer/data_reg[1]/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_deserializer/data_reg[0]/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_RX_FSM/current_state_reg[0]/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_RX_FSM/current_state_reg[1]/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_RX_FSM/data_valid_reg/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_data_sampling/sampled_reg_reg/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_data_sampling/samples_reg[0]/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_data_sampling/samples_reg[1]/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_data_sampling/samples_reg[2]/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_edge_bit_counter/bit_cnt_reg[3]/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[0]/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[1]/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[2]/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[3]/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[4]/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[5]/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_parity_check/par_err_reg/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_parity_check/parity_error_reg/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_strt_check/strt_glitch_reg/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_RX_FSM/current_state_reg[2]/CK[103.9 89.3](ps)       50(ps)              
U0_PULSE_GEN/pls_flop_reg/CK     [114.5 66.5](ps)       50(ps)              
U0_PULSE_GEN/rcv_flop_reg/CK     [114.5 66.5](ps)       50(ps)              
U0_UART/u_tx/u_TX_FSM/busy_reg/CK[114.5 66.5](ps)       50(ps)              
U0_UART/u_tx/u_TX_FSM/current_state_reg[0]/CK[114.5 66.5](ps)       50(ps)              
U0_UART/u_tx/u_TX_FSM/current_state_reg[1]/CK[114.5 66.5](ps)       50(ps)              
U0_UART/u_tx/u_TX_FSM/current_state_reg[2]/CK[114.5 66.5](ps)       50(ps)              
U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[0]/CK[114.5 66.5](ps)       50(ps)              
U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[1]/CK[114.5 66.5](ps)       50(ps)              
U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[2]/CK[114.5 66.5](ps)       50(ps)              
U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[3]/CK[114.5 66.5](ps)       50(ps)              
U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[0]/CK[114.5 66.5](ps)       50(ps)              
U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[1]/CK[114.5 66.5](ps)       50(ps)              
U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[2]/CK[114.5 66.5](ps)       50(ps)              
U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[3]/CK[114.5 66.5](ps)       50(ps)              
U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[0][1]/CK[114.5 66.5](ps)       50(ps)              
U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[0][2]/CK[114.5 66.5](ps)       50(ps)              
U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[0][3]/CK[114.5 66.5](ps)       50(ps)              
U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[1][0]/CK[114.5 66.5](ps)       50(ps)              
U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[1][1]/CK[114.5 66.5](ps)       50(ps)              
U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[1][2]/CK[114.5 66.5](ps)       50(ps)              
U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[1][3]/CK[114.5 66.5](ps)       50(ps)              
U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[0][0]/CK[114.5 66.5](ps)       50(ps)              
U0_UART/u_tx/u_parity_calc/par_bit_reg/CK[114.5 66.5](ps)       50(ps)              
U0_UART/u_tx/u_parity_calc/data_reg_reg[7]/CK[114.5 66.5](ps)       50(ps)              
U0_UART/u_tx/u_parity_calc/data_reg_reg[0]/CK[114.5 66.5](ps)       50(ps)              
U0_UART/u_tx/u_serializer/data_reg_reg[5]/CK[114.5 66.5](ps)       50(ps)              
U0_UART/u_tx/u_serializer/data_reg_reg[7]/CK[114.5 66.5](ps)       50(ps)              
U0_UART/u_tx/u_serializer/data_reg_reg[6]/CK[114.5 66.5](ps)       50(ps)              
U0_UART/u_tx/u_serializer/data_reg_reg[4]/CK[114.5 66.5](ps)       50(ps)              
U0_UART/u_tx/u_serializer/data_reg_reg[3]/CK[114.5 66.5](ps)       50(ps)              
U0_UART/u_tx/u_serializer/data_reg_reg[2]/CK[114.5 66.5](ps)       50(ps)              
U0_UART/u_tx/u_serializer/data_reg_reg[1]/CK[114.5 66.5](ps)       50(ps)              
U0_UART/u_tx/u_serializer/data_reg_reg[0]/CK[114.5 66.5](ps)       50(ps)              
U0_UART/u_tx/u_serializer/count_reg[2]/CK[114.5 66.5](ps)       50(ps)              
U0_UART/u_tx/u_serializer/count_reg[1]/CK[114.5 66.5](ps)       50(ps)              
U0_UART/u_tx/u_serializer/count_reg[0]/CK[114.5 66.5](ps)       50(ps)              
U0_UART/u_tx/u_parity_calc/data_reg_reg[6]/CK[114.5 66.5](ps)       50(ps)              
U0_UART/u_tx/u_parity_calc/data_reg_reg[5]/CK[114.5 66.5](ps)       50(ps)              
U0_UART/u_tx/u_parity_calc/data_reg_reg[4]/CK[114.5 66.5](ps)       50(ps)              
U0_UART/u_tx/u_parity_calc/data_reg_reg[3]/CK[114.5 66.5](ps)       50(ps)              
U0_UART/u_tx/u_parity_calc/data_reg_reg[2]/CK[114.5 66.5](ps)       50(ps)              
U0_UART/u_tx/u_parity_calc/data_reg_reg[1]/CK[114.5 66.5](ps)       50(ps)              
U0_UART/u_tx/u_mux/tx_out_reg/CK [114.5 66.5](ps)       50(ps)              
U0_UART/u_rx/u_edge_bit_counter/bit_cnt_reg[0]/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_stop_check/stop_error_reg/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_deserializer/p_data_reg[1]/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_deserializer/data_reg[5]/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_stop_check/stp_err_reg/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_edge_bit_counter/bit_cnt_reg[2]/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_edge_bit_counter/bit_cnt_reg[1]/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_deserializer/p_data_reg[7]/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_deserializer/p_data_reg[6]/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_deserializer/p_data_reg[5]/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_deserializer/p_data_reg[4]/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_deserializer/p_data_reg[3]/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_deserializer/p_data_reg[2]/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_deserializer/p_data_reg[0]/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_deserializer/data_reg[7]/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_deserializer/data_reg[6]/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_deserializer/data_reg[4]/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_deserializer/data_reg[3]/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_deserializer/data_reg[2]/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_deserializer/data_reg[1]/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_deserializer/data_reg[0]/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_RX_FSM/current_state_reg[0]/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_RX_FSM/current_state_reg[1]/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_RX_FSM/data_valid_reg/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_data_sampling/sampled_reg_reg/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_data_sampling/samples_reg[0]/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_data_sampling/samples_reg[1]/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_data_sampling/samples_reg[2]/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_edge_bit_counter/bit_cnt_reg[3]/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[0]/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[1]/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[2]/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[3]/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[4]/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[5]/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_parity_check/par_err_reg/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_parity_check/parity_error_reg/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_strt_check/strt_glitch_reg/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_RX_FSM/current_state_reg[2]/CK[103.9 89.3](ps)       50(ps)              
U0_PULSE_GEN/pls_flop_reg/CK     [114.5 66.5](ps)       50(ps)              
U0_PULSE_GEN/rcv_flop_reg/CK     [114.5 66.5](ps)       50(ps)              
U0_UART/u_tx/u_TX_FSM/busy_reg/CK[114.5 66.5](ps)       50(ps)              
U0_UART/u_tx/u_TX_FSM/current_state_reg[0]/CK[114.5 66.5](ps)       50(ps)              
U0_UART/u_tx/u_TX_FSM/current_state_reg[1]/CK[114.5 66.5](ps)       50(ps)              
U0_UART/u_tx/u_TX_FSM/current_state_reg[2]/CK[114.5 66.5](ps)       50(ps)              
U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[0]/CK[114.5 66.5](ps)       50(ps)              
U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[1]/CK[114.5 66.5](ps)       50(ps)              
U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[2]/CK[114.5 66.5](ps)       50(ps)              
U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[3]/CK[114.5 66.5](ps)       50(ps)              
U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[0]/CK[114.5 66.5](ps)       50(ps)              
U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[1]/CK[114.5 66.5](ps)       50(ps)              
U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[2]/CK[114.5 66.5](ps)       50(ps)              
U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[3]/CK[114.5 66.5](ps)       50(ps)              
U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[0][1]/CK[114.5 66.5](ps)       50(ps)              
U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[0][2]/CK[114.5 66.5](ps)       50(ps)              
U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[0][3]/CK[114.5 66.5](ps)       50(ps)              
U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[1][0]/CK[114.5 66.5](ps)       50(ps)              
U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[1][1]/CK[114.5 66.5](ps)       50(ps)              
U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[1][2]/CK[114.5 66.5](ps)       50(ps)              
U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[1][3]/CK[114.5 66.5](ps)       50(ps)              
U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[0][0]/CK[114.5 66.5](ps)       50(ps)              
U0_UART/u_tx/u_parity_calc/par_bit_reg/CK[114.5 66.5](ps)       50(ps)              
U0_UART/u_tx/u_parity_calc/data_reg_reg[7]/CK[114.5 66.5](ps)       50(ps)              
U0_UART/u_tx/u_parity_calc/data_reg_reg[0]/CK[114.5 66.5](ps)       50(ps)              
U0_UART/u_tx/u_serializer/data_reg_reg[5]/CK[114.5 66.5](ps)       50(ps)              
U0_UART/u_tx/u_serializer/data_reg_reg[7]/CK[114.5 66.5](ps)       50(ps)              
U0_UART/u_tx/u_serializer/data_reg_reg[6]/CK[114.5 66.5](ps)       50(ps)              
U0_UART/u_tx/u_serializer/data_reg_reg[4]/CK[114.5 66.5](ps)       50(ps)              
U0_UART/u_tx/u_serializer/data_reg_reg[3]/CK[114.5 66.5](ps)       50(ps)              
U0_UART/u_tx/u_serializer/data_reg_reg[2]/CK[114.5 66.5](ps)       50(ps)              
U0_UART/u_tx/u_serializer/data_reg_reg[1]/CK[114.5 66.5](ps)       50(ps)              
U0_UART/u_tx/u_serializer/data_reg_reg[0]/CK[114.5 66.5](ps)       50(ps)              
U0_UART/u_tx/u_serializer/count_reg[2]/CK[114.5 66.5](ps)       50(ps)              
U0_UART/u_tx/u_serializer/count_reg[1]/CK[114.5 66.5](ps)       50(ps)              
U0_UART/u_tx/u_serializer/count_reg[0]/CK[114.5 66.5](ps)       50(ps)              
U0_UART/u_tx/u_parity_calc/data_reg_reg[6]/CK[114.5 66.5](ps)       50(ps)              
U0_UART/u_tx/u_parity_calc/data_reg_reg[5]/CK[114.5 66.5](ps)       50(ps)              
U0_UART/u_tx/u_parity_calc/data_reg_reg[4]/CK[114.5 66.5](ps)       50(ps)              
U0_UART/u_tx/u_parity_calc/data_reg_reg[3]/CK[114.5 66.5](ps)       50(ps)              
U0_UART/u_tx/u_parity_calc/data_reg_reg[2]/CK[114.5 66.5](ps)       50(ps)              
U0_UART/u_tx/u_parity_calc/data_reg_reg[1]/CK[114.5 66.5](ps)       50(ps)              
U0_UART/u_tx/u_mux/tx_out_reg/CK [114.5 66.5](ps)       50(ps)              
u_uart_TX_clk_mux/U1/A           [173.4 133.6](ps)      50(ps)              
u_uart_RX_clk_mux/U1/A           [77.4 83.3](ps)        50(ps)              
DFT_UART_TX_CLK__L1_I0/A         [302.9 176.5](ps)      50(ps)              
DFT_UART_RX_CLK__L1_I0/A         [226.5 144](ps)        50(ps)              
U0_PULSE_GEN/pls_flop_reg/CK     [114.5 66.5](ps)       50(ps)              
U0_PULSE_GEN/rcv_flop_reg/CK     [114.5 66.5](ps)       50(ps)              
U0_UART/u_tx/u_TX_FSM/busy_reg/CK[114.5 66.5](ps)       50(ps)              
U0_UART/u_tx/u_TX_FSM/current_state_reg[0]/CK[114.5 66.5](ps)       50(ps)              
U0_UART/u_tx/u_TX_FSM/current_state_reg[1]/CK[114.5 66.5](ps)       50(ps)              
U0_UART/u_tx/u_TX_FSM/current_state_reg[2]/CK[114.5 66.5](ps)       50(ps)              
U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[0]/CK[114.5 66.5](ps)       50(ps)              
U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[1]/CK[114.5 66.5](ps)       50(ps)              
U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[2]/CK[114.5 66.5](ps)       50(ps)              
U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[3]/CK[114.5 66.5](ps)       50(ps)              
U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[0]/CK[114.5 66.5](ps)       50(ps)              
U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[1]/CK[114.5 66.5](ps)       50(ps)              
U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[2]/CK[114.5 66.5](ps)       50(ps)              
U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[3]/CK[114.5 66.5](ps)       50(ps)              
U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[0][1]/CK[114.5 66.5](ps)       50(ps)              
U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[0][2]/CK[114.5 66.5](ps)       50(ps)              
U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[0][3]/CK[114.5 66.5](ps)       50(ps)              
U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[1][0]/CK[114.5 66.5](ps)       50(ps)              
U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[1][1]/CK[114.5 66.5](ps)       50(ps)              
U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[1][2]/CK[114.5 66.5](ps)       50(ps)              
U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[1][3]/CK[114.5 66.5](ps)       50(ps)              
U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[0][0]/CK[114.5 66.5](ps)       50(ps)              
U0_UART/u_tx/u_parity_calc/par_bit_reg/CK[114.5 66.5](ps)       50(ps)              
U0_UART/u_tx/u_parity_calc/data_reg_reg[7]/CK[114.5 66.5](ps)       50(ps)              
U0_UART/u_tx/u_parity_calc/data_reg_reg[0]/CK[114.5 66.5](ps)       50(ps)              
U0_UART/u_tx/u_serializer/data_reg_reg[5]/CK[114.5 66.5](ps)       50(ps)              
U0_UART/u_tx/u_serializer/data_reg_reg[7]/CK[114.5 66.5](ps)       50(ps)              
U0_UART/u_tx/u_serializer/data_reg_reg[6]/CK[114.5 66.5](ps)       50(ps)              
U0_UART/u_tx/u_serializer/data_reg_reg[4]/CK[114.5 66.5](ps)       50(ps)              
U0_UART/u_tx/u_serializer/data_reg_reg[3]/CK[114.5 66.5](ps)       50(ps)              
U0_UART/u_tx/u_serializer/data_reg_reg[2]/CK[114.5 66.5](ps)       50(ps)              
U0_UART/u_tx/u_serializer/data_reg_reg[1]/CK[114.5 66.5](ps)       50(ps)              
U0_UART/u_tx/u_serializer/data_reg_reg[0]/CK[114.5 66.5](ps)       50(ps)              
U0_UART/u_tx/u_serializer/count_reg[2]/CK[114.5 66.5](ps)       50(ps)              
U0_UART/u_tx/u_serializer/count_reg[1]/CK[114.5 66.5](ps)       50(ps)              
U0_UART/u_tx/u_serializer/count_reg[0]/CK[114.5 66.5](ps)       50(ps)              
U0_UART/u_tx/u_parity_calc/data_reg_reg[6]/CK[114.5 66.5](ps)       50(ps)              
U0_UART/u_tx/u_parity_calc/data_reg_reg[5]/CK[114.5 66.5](ps)       50(ps)              
U0_UART/u_tx/u_parity_calc/data_reg_reg[4]/CK[114.5 66.5](ps)       50(ps)              
U0_UART/u_tx/u_parity_calc/data_reg_reg[3]/CK[114.5 66.5](ps)       50(ps)              
U0_UART/u_tx/u_parity_calc/data_reg_reg[2]/CK[114.5 66.5](ps)       50(ps)              
U0_UART/u_tx/u_parity_calc/data_reg_reg[1]/CK[114.5 66.5](ps)       50(ps)              
U0_UART/u_tx/u_mux/tx_out_reg/CK [114.5 66.5](ps)       50(ps)              
U0_UART/u_rx/u_edge_bit_counter/bit_cnt_reg[0]/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_stop_check/stop_error_reg/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_deserializer/p_data_reg[1]/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_deserializer/data_reg[5]/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_stop_check/stp_err_reg/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_edge_bit_counter/bit_cnt_reg[2]/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_edge_bit_counter/bit_cnt_reg[1]/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_deserializer/p_data_reg[7]/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_deserializer/p_data_reg[6]/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_deserializer/p_data_reg[5]/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_deserializer/p_data_reg[4]/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_deserializer/p_data_reg[3]/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_deserializer/p_data_reg[2]/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_deserializer/p_data_reg[0]/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_deserializer/data_reg[7]/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_deserializer/data_reg[6]/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_deserializer/data_reg[4]/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_deserializer/data_reg[3]/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_deserializer/data_reg[2]/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_deserializer/data_reg[1]/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_deserializer/data_reg[0]/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_RX_FSM/current_state_reg[0]/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_RX_FSM/current_state_reg[1]/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_RX_FSM/data_valid_reg/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_data_sampling/sampled_reg_reg/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_data_sampling/samples_reg[0]/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_data_sampling/samples_reg[1]/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_data_sampling/samples_reg[2]/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_edge_bit_counter/bit_cnt_reg[3]/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[0]/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[1]/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[2]/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[3]/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[4]/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[5]/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_parity_check/par_err_reg/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_parity_check/parity_error_reg/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_strt_check/strt_glitch_reg/CK[103.9 89.3](ps)       50(ps)              
U0_UART/u_rx/u_RX_FSM/current_state_reg[2]/CK[103.9 89.3](ps)       50(ps)              



***** NO Min Transition Time Violation *****

***** NO Max_Fanout Violation *****

***** NO AC Irms Limit Violation *****

**** Sub Tree Report ****
OUTPUT_TERM: UART_CLK [0(ps) 0(ps)]

Main Tree: 
     nrSink         : 101
     Rise Delay	   : [1949.3(ps)  2146.6(ps)]
     Rise Skew	   : 197.3(ps)
     Fall Delay	   : [1885(ps)  2242.6(ps)]
     Fall Skew	   : 357.6(ps)


  Child Tree 1 from u_uart_clk_mux/U1/A: 
     nrSink : 101
     Rise Delay [1949.3(ps)  2146.6(ps)] Skew [197.3(ps)]
     Fall Delay[1885(ps)  2242.6(ps)] Skew=[357.6(ps)]


  Main Tree from UART_CLK w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: u_uart_clk_mux/U1/A [52.8(ps) 54.6(ps)]
OUTPUT_TERM: u_uart_clk_mux/U1/Y [374.4(ps) 354.4(ps)]

Main Tree: 
     nrSink         : 101
     Rise Delay	   : [1949.3(ps)  2146.6(ps)]
     Rise Skew	   : 197.3(ps)
     Fall Delay	   : [1885(ps)  2242.6(ps)]
     Fall Skew	   : 357.6(ps)


  Child Tree 1 from U0_RST_SYNC/sync_reg_reg[1]/CK: 
     nrSink : 82
     Rise Delay [2054.3(ps)  2146.6(ps)] Skew [92.3(ps)]
     Fall Delay[2071.9(ps)  2157.4(ps)] Skew=[85.5(ps)]


  Child Tree 2 from U1_ClkDiv/U58/A: 
     nrSink : 39
     Rise Delay [1949.3(ps)  1953.6(ps)] Skew [4.3(ps)]
     Fall Delay[1918.9(ps)  1923.2(ps)] Skew=[4.3(ps)]


  Child Tree 3 from U0_ClkDiv/U55/A: 
     nrSink : 43
     Rise Delay [2060.1(ps)  2065.1(ps)] Skew [5(ps)]
     Fall Delay[2004(ps)  2009(ps)] Skew=[5(ps)]


  Child Tree 4 from U0_ClkDiv/div_clk_reg_reg/CK: 
     nrSink : 43
     Rise Delay [2125.1(ps)  2130.1(ps)] Skew [5(ps)]
     Fall Delay[2237.6(ps)  2242.6(ps)] Skew=[5(ps)]


  Child Tree 5 from U1_ClkDiv/div_clk_reg_reg/CK: 
     nrSink : 39
     Rise Delay [2020.7(ps)  2025(ps)] Skew [4.3(ps)]
     Fall Delay[2152.6(ps)  2156.9(ps)] Skew=[4.3(ps)]


  Main Tree from u_uart_clk_mux/U1/Y w/o tracing through gates: 
     nrSink : 19
     nrGate : 5
     Rise Delay [1979.5(ps)  1991.4(ps)] Skew [11.9(ps)]
     Fall Delay [1885(ps)  1891.6(ps)] Skew=[6.6(ps)]


**** Sub Tree Report ****
INPUT_TERM: U0_RST_SYNC/sync_reg_reg[1]/CK [521.3(ps) 459.1(ps)]
OUTPUT_TERM: U0_RST_SYNC/sync_reg_reg[1]/Q [922.8(ps) 985.9(ps)]

Main Tree: 
     nrSink         : 82
     Rise Delay	   : [2054.3(ps)  2146.6(ps)]
     Rise Skew	   : 92.3(ps)
     Fall Delay	   : [2071.9(ps)  2157.4(ps)]
     Fall Skew	   : 85.5(ps)


  Child Tree 1 from u_uart_rst_mux/U1/A: 
     nrSink : 82
     Rise Delay [2054.3(ps)  2146.6(ps)] Skew [92.3(ps)]
     Fall Delay[2071.9(ps)  2157.4(ps)] Skew=[85.5(ps)]


  Main Tree from U0_RST_SYNC/sync_reg_reg[1]/Q w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: u_uart_rst_mux/U1/A [923.2(ps) 986.3(ps)]
OUTPUT_TERM: u_uart_rst_mux/U1/Y [1204.7(ps) 1270.2(ps)]

Main Tree: 
     nrSink         : 82
     Rise Delay	   : [2054.3(ps)  2146.6(ps)]
     Rise Skew	   : 92.3(ps)
     Fall Delay	   : [2071.9(ps)  2157.4(ps)]
     Fall Skew	   : 85.5(ps)


  Child Tree 1 from U1_ClkDiv/U47/A: 
     nrSink : 39
     Rise Delay [2054.3(ps)  2058.6(ps)] Skew [4.3(ps)]
     Fall Delay[2071.9(ps)  2076.2(ps)] Skew=[4.3(ps)]


  Child Tree 2 from U0_ClkDiv/U37/A: 
     nrSink : 43
     Rise Delay [2141.6(ps)  2146.6(ps)] Skew [5(ps)]
     Fall Delay[2152.4(ps)  2157.4(ps)] Skew=[5(ps)]


  Main Tree from u_uart_rst_mux/U1/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 2


**** Sub Tree Report ****
INPUT_TERM: U1_ClkDiv/U47/A [1206(ps) 1271.5(ps)]
OUTPUT_TERM: U1_ClkDiv/U47/Y [1375.4(ps) 1295.5(ps)]

Main Tree: 
     nrSink         : 39
     Rise Delay	   : [2054.3(ps)  2058.6(ps)]
     Rise Skew	   : 4.3(ps)
     Fall Delay	   : [2071.9(ps)  2076.2(ps)]
     Fall Skew	   : 4.3(ps)


  Child Tree 1 from U1_ClkDiv/U46/A: 
     nrSink : 39
     Rise Delay [2054.3(ps)  2058.6(ps)] Skew [4.3(ps)]
     Fall Delay[2071.9(ps)  2076.2(ps)] Skew=[4.3(ps)]


  Main Tree from U1_ClkDiv/U47/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: U0_ClkDiv/U37/A [1206.5(ps) 1272(ps)]
OUTPUT_TERM: U0_ClkDiv/U37/Y [1358.2(ps) 1279.4(ps)]

Main Tree: 
     nrSink         : 43
     Rise Delay	   : [2141.6(ps)  2146.6(ps)]
     Rise Skew	   : 5(ps)
     Fall Delay	   : [2152.4(ps)  2157.4(ps)]
     Fall Skew	   : 5(ps)


  Child Tree 1 from U0_ClkDiv/U36/A: 
     nrSink : 43
     Rise Delay [2141.6(ps)  2146.6(ps)] Skew [5(ps)]
     Fall Delay[2152.4(ps)  2157.4(ps)] Skew=[5(ps)]


  Main Tree from U0_ClkDiv/U37/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: U1_ClkDiv/U46/A [1375.6(ps) 1295.7(ps)]
OUTPUT_TERM: U1_ClkDiv/U46/Y [1420.4(ps) 1430.6(ps)]

Main Tree: 
     nrSink         : 39
     Rise Delay	   : [2054.3(ps)  2058.6(ps)]
     Rise Skew	   : 4.3(ps)
     Fall Delay	   : [2071.9(ps)  2076.2(ps)]
     Fall Skew	   : 4.3(ps)


  Child Tree 1 from U1_ClkDiv/U58/S0: 
     nrSink : 39
     Rise Delay [2054.3(ps)  2058.6(ps)] Skew [4.3(ps)]
     Fall Delay[2071.9(ps)  2076.2(ps)] Skew=[4.3(ps)]


  Main Tree from U1_ClkDiv/U46/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: U0_ClkDiv/U36/A [1358.3(ps) 1279.5(ps)]
OUTPUT_TERM: U0_ClkDiv/U36/Y [1407.6(ps) 1409.2(ps)]

Main Tree: 
     nrSink         : 43
     Rise Delay	   : [2141.6(ps)  2146.6(ps)]
     Rise Skew	   : 5(ps)
     Fall Delay	   : [2152.4(ps)  2157.4(ps)]
     Fall Skew	   : 5(ps)


  Child Tree 1 from U0_ClkDiv/U55/S0: 
     nrSink : 43
     Rise Delay [2141.6(ps)  2146.6(ps)] Skew [5(ps)]
     Fall Delay[2152.4(ps)  2157.4(ps)] Skew=[5(ps)]


  Main Tree from U0_ClkDiv/U36/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: U1_ClkDiv/U58/S0 [1420.5(ps) 1430.7(ps)]
OUTPUT_TERM: U1_ClkDiv/U58/Y [1627.1(ps) 1640.2(ps)]

Main Tree: 
     nrSink         : 39
     Rise Delay	   : [2054.3(ps)  2058.6(ps)]
     Rise Skew	   : 4.3(ps)
     Fall Delay	   : [2071.9(ps)  2076.2(ps)]
     Fall Skew	   : 4.3(ps)


  Child Tree 1 from u_uart_RX_clk_mux/U1/A: 
     nrSink : 39
     Rise Delay [2054.3(ps)  2058.6(ps)] Skew [4.3(ps)]
     Fall Delay[2071.9(ps)  2076.2(ps)] Skew=[4.3(ps)]


  Main Tree from U1_ClkDiv/U58/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: U0_ClkDiv/U55/S0 [1407.8(ps) 1409.4(ps)]
OUTPUT_TERM: U0_ClkDiv/U55/Y [1664.9(ps) 1682.2(ps)]

Main Tree: 
     nrSink         : 43
     Rise Delay	   : [2141.6(ps)  2146.6(ps)]
     Rise Skew	   : 5(ps)
     Fall Delay	   : [2152.4(ps)  2157.4(ps)]
     Fall Skew	   : 5(ps)


  Child Tree 1 from u_uart_TX_clk_mux/U1/A: 
     nrSink : 43
     Rise Delay [2141.6(ps)  2146.6(ps)] Skew [5(ps)]
     Fall Delay[2152.4(ps)  2157.4(ps)] Skew=[5(ps)]


  Main Tree from U0_ClkDiv/U55/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: U1_ClkDiv/U58/A [1386.4(ps) 1318(ps)]
OUTPUT_TERM: U1_ClkDiv/U58/Y [1522.6(ps) 1490.6(ps)]

Main Tree: 
     nrSink         : 39
     Rise Delay	   : [1949.3(ps)  1953.6(ps)]
     Rise Skew	   : 4.3(ps)
     Fall Delay	   : [1918.9(ps)  1923.2(ps)]
     Fall Skew	   : 4.3(ps)


  Child Tree 1 from u_uart_RX_clk_mux/U1/A: 
     nrSink : 39
     Rise Delay [1949.3(ps)  1953.6(ps)] Skew [4.3(ps)]
     Fall Delay[1918.9(ps)  1923.2(ps)] Skew=[4.3(ps)]


  Main Tree from U1_ClkDiv/U58/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: U0_ClkDiv/U55/A [1387.3(ps) 1318.9(ps)]
OUTPUT_TERM: U0_ClkDiv/U55/Y [1583.6(ps) 1538.1(ps)]

Main Tree: 
     nrSink         : 43
     Rise Delay	   : [2060.1(ps)  2065.1(ps)]
     Rise Skew	   : 5(ps)
     Fall Delay	   : [2004(ps)  2009(ps)]
     Fall Skew	   : 5(ps)


  Child Tree 1 from u_uart_TX_clk_mux/U1/A: 
     nrSink : 43
     Rise Delay [2060.1(ps)  2065.1(ps)] Skew [5(ps)]
     Fall Delay[2004(ps)  2009(ps)] Skew=[5(ps)]


  Main Tree from U0_ClkDiv/U55/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: u_uart_RX_clk_mux/U1/A [1627.2(ps) 1640.3(ps)]
OUTPUT_TERM: u_uart_RX_clk_mux/U1/Y [1865.1(ps) 1899.4(ps)]

Main Tree: 
     nrSink         : 39
     Rise Delay	   : [2054.3(ps)  2058.6(ps)]
     Rise Skew	   : 4.3(ps)
     Fall Delay	   : [2071.9(ps)  2076.2(ps)]
     Fall Skew	   : 4.3(ps)


  Main Tree from u_uart_RX_clk_mux/U1/Y w/o tracing through gates: 
     nrSink : 39
     nrGate : 0
     Rise Delay [2054.3(ps)  2058.6(ps)] Skew [4.3(ps)]
     Fall Delay [2071.9(ps)  2076.2(ps)] Skew=[4.3(ps)]


**** Sub Tree Report ****
INPUT_TERM: u_uart_TX_clk_mux/U1/A [1665.9(ps) 1683.2(ps)]
OUTPUT_TERM: u_uart_TX_clk_mux/U1/Y [1968.6(ps) 1982.4(ps)]

Main Tree: 
     nrSink         : 43
     Rise Delay	   : [2141.6(ps)  2146.6(ps)]
     Rise Skew	   : 5(ps)
     Fall Delay	   : [2152.4(ps)  2157.4(ps)]
     Fall Skew	   : 5(ps)


  Main Tree from u_uart_TX_clk_mux/U1/Y w/o tracing through gates: 
     nrSink : 43
     nrGate : 0
     Rise Delay [2141.6(ps)  2146.6(ps)] Skew [5(ps)]
     Fall Delay [2152.4(ps)  2157.4(ps)] Skew=[5(ps)]


**** Sub Tree Report ****
INPUT_TERM: u_uart_RX_clk_mux/U1/A [1522.7(ps) 1490.7(ps)]
OUTPUT_TERM: u_uart_RX_clk_mux/U1/Y [1760.1(ps) 1746.4(ps)]

Main Tree: 
     nrSink         : 39
     Rise Delay	   : [1949.3(ps)  1953.6(ps)]
     Rise Skew	   : 4.3(ps)
     Fall Delay	   : [1918.9(ps)  1923.2(ps)]
     Fall Skew	   : 4.3(ps)


  Main Tree from u_uart_RX_clk_mux/U1/Y w/o tracing through gates: 
     nrSink : 39
     nrGate : 0
     Rise Delay [1949.3(ps)  1953.6(ps)] Skew [4.3(ps)]
     Fall Delay [1918.9(ps)  1923.2(ps)] Skew=[4.3(ps)]


**** Sub Tree Report ****
INPUT_TERM: u_uart_TX_clk_mux/U1/A [1584.6(ps) 1539.1(ps)]
OUTPUT_TERM: u_uart_TX_clk_mux/U1/Y [1887.1(ps) 1834(ps)]

Main Tree: 
     nrSink         : 43
     Rise Delay	   : [2060.1(ps)  2065.1(ps)]
     Rise Skew	   : 5(ps)
     Fall Delay	   : [2004(ps)  2009(ps)]
     Fall Skew	   : 5(ps)


  Main Tree from u_uart_TX_clk_mux/U1/Y w/o tracing through gates: 
     nrSink : 43
     nrGate : 0
     Rise Delay [2060.1(ps)  2065.1(ps)] Skew [5(ps)]
     Fall Delay [2004(ps)  2009(ps)] Skew=[5(ps)]


**** Sub Tree Report ****
INPUT_TERM: U0_ClkDiv/div_clk_reg_reg/CK [1036.6(ps) 956.6(ps)]
OUTPUT_TERM: U0_ClkDiv/div_clk_reg_reg/Q [1416.2(ps) 1483.1(ps)]

Main Tree: 
     nrSink         : 43
     Rise Delay	   : [2125.1(ps)  2130.1(ps)]
     Rise Skew	   : 5(ps)
     Fall Delay	   : [2237.6(ps)  2242.6(ps)]
     Fall Skew	   : 5(ps)


  Child Tree 1 from U0_ClkDiv/U55/B: 
     nrSink : 43
     Rise Delay [2125.1(ps)  2130.1(ps)] Skew [5(ps)]
     Fall Delay[2237.6(ps)  2242.6(ps)] Skew=[5(ps)]


  Main Tree from U0_ClkDiv/div_clk_reg_reg/Q w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: U1_ClkDiv/div_clk_reg_reg/CK [1037.7(ps) 956.8(ps)]
OUTPUT_TERM: U1_ClkDiv/div_clk_reg_reg/Q [1421.5(ps) 1487.8(ps)]

Main Tree: 
     nrSink         : 39
     Rise Delay	   : [2020.7(ps)  2025(ps)]
     Rise Skew	   : 4.3(ps)
     Fall Delay	   : [2152.6(ps)  2156.9(ps)]
     Fall Skew	   : 4.3(ps)


  Child Tree 1 from U1_ClkDiv/U58/B: 
     nrSink : 39
     Rise Delay [2020.7(ps)  2025(ps)] Skew [4.3(ps)]
     Fall Delay[2152.6(ps)  2156.9(ps)] Skew=[4.3(ps)]


  Main Tree from U1_ClkDiv/div_clk_reg_reg/Q w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: U0_ClkDiv/U55/B [1416.4(ps) 1483.3(ps)]
OUTPUT_TERM: U0_ClkDiv/U55/Y [1648(ps) 1767.3(ps)]

Main Tree: 
     nrSink         : 43
     Rise Delay	   : [2125.1(ps)  2130.1(ps)]
     Rise Skew	   : 5(ps)
     Fall Delay	   : [2237.6(ps)  2242.6(ps)]
     Fall Skew	   : 5(ps)


  Child Tree 1 from u_uart_TX_clk_mux/U1/A: 
     nrSink : 43
     Rise Delay [2125.1(ps)  2130.1(ps)] Skew [5(ps)]
     Fall Delay[2237.6(ps)  2242.6(ps)] Skew=[5(ps)]


  Main Tree from U0_ClkDiv/U55/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: U1_ClkDiv/U58/B [1421.7(ps) 1488(ps)]
OUTPUT_TERM: U1_ClkDiv/U58/Y [1593(ps) 1720.7(ps)]

Main Tree: 
     nrSink         : 39
     Rise Delay	   : [2020.7(ps)  2025(ps)]
     Rise Skew	   : 4.3(ps)
     Fall Delay	   : [2152.6(ps)  2156.9(ps)]
     Fall Skew	   : 4.3(ps)


  Child Tree 1 from u_uart_RX_clk_mux/U1/A: 
     nrSink : 39
     Rise Delay [2020.7(ps)  2025(ps)] Skew [4.3(ps)]
     Fall Delay[2152.6(ps)  2156.9(ps)] Skew=[4.3(ps)]


  Main Tree from U1_ClkDiv/U58/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: u_uart_TX_clk_mux/U1/A [1649(ps) 1768.3(ps)]
OUTPUT_TERM: u_uart_TX_clk_mux/U1/Y [1952.1(ps) 2067.6(ps)]

Main Tree: 
     nrSink         : 43
     Rise Delay	   : [2125.1(ps)  2130.1(ps)]
     Rise Skew	   : 5(ps)
     Fall Delay	   : [2237.6(ps)  2242.6(ps)]
     Fall Skew	   : 5(ps)


  Main Tree from u_uart_TX_clk_mux/U1/Y w/o tracing through gates: 
     nrSink : 43
     nrGate : 0
     Rise Delay [2125.1(ps)  2130.1(ps)] Skew [5(ps)]
     Fall Delay [2237.6(ps)  2242.6(ps)] Skew=[5(ps)]


**** Sub Tree Report ****
INPUT_TERM: u_uart_RX_clk_mux/U1/A [1593.1(ps) 1720.8(ps)]
OUTPUT_TERM: u_uart_RX_clk_mux/U1/Y [1831.5(ps) 1980.1(ps)]

Main Tree: 
     nrSink         : 39
     Rise Delay	   : [2020.7(ps)  2025(ps)]
     Rise Skew	   : 4.3(ps)
     Fall Delay	   : [2152.6(ps)  2156.9(ps)]
     Fall Skew	   : 4.3(ps)


  Main Tree from u_uart_RX_clk_mux/U1/Y w/o tracing through gates: 
     nrSink : 39
     nrGate : 0
     Rise Delay [2020.7(ps)  2025(ps)] Skew [4.3(ps)]
     Fall Delay [2152.6(ps)  2156.9(ps)] Skew=[4.3(ps)]


UART_CLK (0 0) load=0.0470771(pf) 

UART_CLK__L1_I0/A (0.0011 0.0011) 
UART_CLK__L1_I0/Y (0.023 0.0247) load=0.0152501(pf) 

UART_CLK__L2_I0/A (0.0238 0.0255) 
UART_CLK__L2_I0/Y (0.0526 0.0544) load=0.0062895(pf) 

u_uart_clk_mux/U1/A (0.0528 0.0546) 
u_uart_clk_mux/U1/Y (0.3744 0.3544) load=0.0385732(pf) 

DFT_UART_CLK__L1_I0/A (0.3772 0.3572) 
DFT_UART_CLK__L1_I0/Y (0.4286 0.4716) load=0.0241484(pf) 

DFT_UART_CLK__L1_I1/A (0.3748 0.3548) 
DFT_UART_CLK__L1_I1/Y (0.6381 0.6006) load=0.0123736(pf) 

DFT_UART_CLK__L1_I2/A (0.3748 0.3548) 
DFT_UART_CLK__L1_I2/Y (0.6388 0.6012) load=0.0124554(pf) 

DFT_UART_CLK__L2_I1/A (0.4293 0.4723) 
DFT_UART_CLK__L2_I1/Y (0.5357 0.5913) load=0.0145744(pf) 

DFT_UART_CLK__L2_I0/A (0.4289 0.4719) 
DFT_UART_CLK__L2_I0/Y (0.5212 0.459) load=0.00254027(pf) 

DFT_UART_CLK__L2_I2/A (0.6389 0.6014) 
DFT_UART_CLK__L2_I2/Y (0.8404 0.8226) load=0.0121025(pf) 

DFT_UART_CLK__L2_I3/A (0.6396 0.602) 
DFT_UART_CLK__L2_I3/Y (0.8672 0.8323) load=0.0107347(pf) 

DFT_UART_CLK__L3_I0/A (0.5359 0.5915) 
DFT_UART_CLK__L3_I0/Y (0.6348 0.6954) load=0.0154139(pf) 

U0_RST_SYNC/sync_reg_reg[1]/CK (0.5213 0.4591) 
U0_RST_SYNC/sync_reg_reg[1]/Q (0.9228 0.9859) load=0.00990199(pf) 

DFT_UART_CLK__L3_I1/A (0.8413 0.8235) 
DFT_UART_CLK__L3_I1/Y (1.1079 1.0734) load=0.0157267(pf) 

DFT_UART_CLK__L3_I2/A (0.8678 0.8329) 
DFT_UART_CLK__L3_I2/Y (1.1051 1.0696) load=0.0122207(pf) 

DFT_UART_CLK__L4_I0/A (0.6354 0.696) 
DFT_UART_CLK__L4_I0/Y (0.7351 0.8007) load=0.0173222(pf) 

u_uart_rst_mux/U1/A (0.9232 0.9863) 
u_uart_rst_mux/U1/Y (1.2047 1.2702) load=0.0257973(pf) 

DFT_UART_CLK__L4_I1/A (1.1085 1.074) 
DFT_UART_CLK__L4_I1/Y (1.3008 1.2491) load=0.0437993(pf) 

DFT_UART_CLK__L4_I2/A (1.1059 1.0704) 
DFT_UART_CLK__L4_I2/Y (1.3633 1.3275) load=0.014004(pf) 

DFT_UART_CLK__L5_I0/A (0.736 0.8016) 
DFT_UART_CLK__L5_I0/Y (0.8485 0.9181) load=0.0482506(pf) 

U1_ClkDiv/U47/A (1.206 1.2715) 
U1_ClkDiv/U47/Y (1.3754 1.2955) load=0.00709201(pf) 

U0_ClkDiv/U37/A (1.2065 1.272) 
U0_ClkDiv/U37/Y (1.3582 1.2794) load=0.00394736(pf) 

DFT_UART_CLK__L5_I1/A (1.3043 1.2526) 
DFT_UART_CLK__L5_I1/Y (1.2928 1.349) load=0.0261298(pf) 

DFT_UART_CLK__L5_I2/A (1.3643 1.3285) 
DFT_UART_CLK__L5_I2/Y (1.6382 1.6022) load=0.0153253(pf) 

DFT_UART_CLK__L6_I0/A (0.8508 0.9204) 
DFT_UART_CLK__L6_I0/Y (0.9638 0.8964) load=0.0411609(pf) 

U1_ClkDiv/U46/A (1.3756 1.2957) 
U1_ClkDiv/U46/Y (1.4204 1.4306) load=0.00508485(pf) 

U0_ClkDiv/U36/A (1.3583 1.2795) 
U0_ClkDiv/U36/Y (1.4076 1.4092) load=0.00568446(pf) 

DFT_UART_CLK__L6_I2/A (1.2935 1.3497) 
DFT_UART_CLK__L6_I2/Y (1.3863 1.3179) load=0.00381797(pf) 

DFT_UART_CLK__L6_I1/A (1.2943 1.3505) 
DFT_UART_CLK__L6_I1/Y (1.3872 1.3188) load=0.00388054(pf) 

DFT_UART_CLK__L6_I3/A (1.6386 1.6026) 
DFT_UART_CLK__L6_I3/Y (1.8109 1.7745) load=0.0446179(pf) 

DFT_UART_CLK__L7_I0/A (0.9664 0.899) 
DFT_UART_CLK__L7_I0/Y (0.9333 1.0035) load=0.0261871(pf) 

U1_ClkDiv/U58/S0 (1.4205 1.4307) 
U1_ClkDiv/U58/Y (1.6271 1.6402) load=0.00366156(pf) 

U0_ClkDiv/U55/S0 (1.4078 1.4094) 
U0_ClkDiv/U55/Y (1.6649 1.6822) load=0.0144026(pf) 

U1_ClkDiv/U58/A (1.3864 1.318) 
U1_ClkDiv/U58/Y (1.5226 1.4906) load=0.00366156(pf) 

U0_ClkDiv/U55/A (1.3873 1.3189) 
U0_ClkDiv/U55/Y (1.5836 1.5381) load=0.0144026(pf) 

DFT_UART_CLK__L7_I1/A (1.8147 1.7783) 
DFT_UART_CLK__L7_I1/Y (1.8192 1.8594) load=0.0284864(pf) 

DFT_UART_CLK__L8_I1/A (0.9344 1.0046) 
DFT_UART_CLK__L8_I1/Y (1.0365 0.9565) load=0.00238383(pf) 

DFT_UART_CLK__L8_I0/A (0.9338 1.004) 
DFT_UART_CLK__L8_I0/Y (1.0376 0.9567) load=0.00300953(pf) 

u_uart_RX_clk_mux/U1/A (1.6272 1.6403) 
u_uart_RX_clk_mux/U1/Y (1.8651 1.8994) load=0.0203828(pf) 

u_uart_TX_clk_mux/U1/A (1.6659 1.6832) 
u_uart_TX_clk_mux/U1/Y (1.9686 1.9824) load=0.0284334(pf) 

u_uart_RX_clk_mux/U1/A (1.5227 1.4907) 
u_uart_RX_clk_mux/U1/Y (1.7601 1.7464) load=0.0203828(pf) 

u_uart_TX_clk_mux/U1/A (1.5846 1.5391) 
u_uart_TX_clk_mux/U1/Y (1.8871 1.834) load=0.0284334(pf) 

DFT_UART_CLK__L8_I3/A (1.8201 1.8603) 
DFT_UART_CLK__L8_I3/Y (1.9893 1.8895) load=0.0386674(pf) 

DFT_UART_CLK__L8_I2/A (1.8201 1.8603) 
DFT_UART_CLK__L8_I2/Y (1.979 1.8845) load=0.034746(pf) 

U0_ClkDiv/div_clk_reg_reg/CK (1.0366 0.9566) 
U0_ClkDiv/div_clk_reg_reg/Q (1.4162 1.4831) load=0.00670311(pf) 

U1_ClkDiv/div_clk_reg_reg/CK (1.0377 0.9568) 
U1_ClkDiv/div_clk_reg_reg/Q (1.4215 1.4878) load=0.00728708(pf) 

DFT_UART_RX_CLK__L1_I0/A (1.8665 1.9008) 
DFT_UART_RX_CLK__L1_I0/Y (2.0543 2.0719) load=0.120775(pf) 

DFT_UART_TX_CLK__L1_I0/A (1.9707 1.9845) 
DFT_UART_TX_CLK__L1_I0/Y (2.1416 2.1524) load=0.127382(pf) 

DFT_UART_RX_CLK__L1_I0/A (1.7615 1.7478) 
DFT_UART_RX_CLK__L1_I0/Y (1.9493 1.9189) load=0.120775(pf) 

DFT_UART_TX_CLK__L1_I0/A (1.8892 1.8361) 
DFT_UART_TX_CLK__L1_I0/Y (2.0601 2.004) load=0.127382(pf) 

U0_RST_SYNC/sync_reg_reg[0]/CK (1.99 1.8902) 

U1_ClkDiv/counter_reg[0]/CK (1.9906 1.8908) 

U1_ClkDiv/counter_reg[1]/CK (1.9913 1.8915) 

U1_ClkDiv/counter_reg[2]/CK (1.9911 1.8913) 

U1_ClkDiv/counter_reg[3]/CK (1.9911 1.8913) 

U1_ClkDiv/counter_reg[4]/CK (1.9913 1.8915) 

U1_ClkDiv/counter_reg[6]/CK (1.9914 1.8916) 

U1_ClkDiv/counter_reg[7]/CK (1.9912 1.8914) 

U1_ClkDiv/flag_reg/CK (1.9913 1.8915) 

U1_ClkDiv/counter_reg[5]/CK (1.9914 1.8916) 

U0_ClkDiv/counter_reg[0]/CK (1.9797 1.8852) 

U0_ClkDiv/counter_reg[1]/CK (1.9796 1.8851) 

U0_ClkDiv/counter_reg[2]/CK (1.9795 1.885) 

U0_ClkDiv/counter_reg[3]/CK (1.9797 1.8852) 

U0_ClkDiv/counter_reg[4]/CK (1.98 1.8855) 

U0_ClkDiv/counter_reg[6]/CK (1.98 1.8855) 

U0_ClkDiv/counter_reg[7]/CK (1.9797 1.8852) 

U0_ClkDiv/flag_reg/CK (1.9797 1.8852) 

U0_ClkDiv/counter_reg[5]/CK (1.98 1.8855) 

U0_ClkDiv/U55/B (1.4164 1.4833) 
U0_ClkDiv/U55/Y (1.648 1.7673) load=0.0144026(pf) 

U1_ClkDiv/U58/B (1.4217 1.488) 
U1_ClkDiv/U58/Y (1.593 1.7207) load=0.00366156(pf) 

U0_UART/u_rx/u_edge_bit_counter/bit_cnt_reg[0]/CK (2.055 2.0726) 

U0_UART/u_rx/u_stop_check/stop_error_reg/CK (2.0552 2.0728) 

U0_UART/u_rx/u_deserializer/p_data_reg[1]/CK (2.0552 2.0728) 

U0_UART/u_rx/u_deserializer/data_reg[5]/CK (2.0575 2.0751) 

U0_UART/u_rx/u_stop_check/stp_err_reg/CK (2.0552 2.0728) 

U0_UART/u_rx/u_edge_bit_counter/bit_cnt_reg[2]/CK (2.0559 2.0735) 

U0_UART/u_rx/u_edge_bit_counter/bit_cnt_reg[1]/CK (2.0559 2.0735) 

U0_UART/u_rx/u_deserializer/p_data_reg[7]/CK (2.0571 2.0747) 

U0_UART/u_rx/u_deserializer/p_data_reg[6]/CK (2.057 2.0746) 

U0_UART/u_rx/u_deserializer/p_data_reg[5]/CK (2.0571 2.0747) 

U0_UART/u_rx/u_deserializer/p_data_reg[4]/CK (2.057 2.0746) 

U0_UART/u_rx/u_deserializer/p_data_reg[3]/CK (2.057 2.0746) 

U0_UART/u_rx/u_deserializer/p_data_reg[2]/CK (2.057 2.0746) 

U0_UART/u_rx/u_deserializer/p_data_reg[0]/CK (2.0565 2.0741) 

U0_UART/u_rx/u_deserializer/data_reg[7]/CK (2.0572 2.0748) 

U0_UART/u_rx/u_deserializer/data_reg[6]/CK (2.0574 2.075) 

U0_UART/u_rx/u_deserializer/data_reg[4]/CK (2.0576 2.0752) 

U0_UART/u_rx/u_deserializer/data_reg[3]/CK (2.0576 2.0752) 

U0_UART/u_rx/u_deserializer/data_reg[2]/CK (2.0576 2.0752) 

U0_UART/u_rx/u_deserializer/data_reg[1]/CK (2.056 2.0736) 

U0_UART/u_rx/u_deserializer/data_reg[0]/CK (2.0555 2.0731) 

U0_UART/u_rx/u_RX_FSM/current_state_reg[0]/CK (2.0586 2.0762) 

U0_UART/u_rx/u_RX_FSM/current_state_reg[1]/CK (2.0586 2.0762) 

U0_UART/u_rx/u_RX_FSM/data_valid_reg/CK (2.0582 2.0758) 

U0_UART/u_rx/u_data_sampling/sampled_reg_reg/CK (2.0579 2.0755) 

U0_UART/u_rx/u_data_sampling/samples_reg[0]/CK (2.0576 2.0752) 

U0_UART/u_rx/u_data_sampling/samples_reg[1]/CK (2.0573 2.0749) 

U0_UART/u_rx/u_data_sampling/samples_reg[2]/CK (2.0572 2.0748) 

U0_UART/u_rx/u_edge_bit_counter/bit_cnt_reg[3]/CK (2.0565 2.0741) 

U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[0]/CK (2.0576 2.0752) 

U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[1]/CK (2.057 2.0746) 

U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[2]/CK (2.0572 2.0748) 

U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[3]/CK (2.0574 2.075) 

U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[4]/CK (2.0575 2.0751) 

U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[5]/CK (2.0575 2.0751) 

U0_UART/u_rx/u_parity_check/par_err_reg/CK (2.0543 2.0719) 

U0_UART/u_rx/u_parity_check/parity_error_reg/CK (2.0551 2.0727) 

U0_UART/u_rx/u_strt_check/strt_glitch_reg/CK (2.0582 2.0758) 

U0_UART/u_rx/u_RX_FSM/current_state_reg[2]/CK (2.0585 2.0761) 

U0_PULSE_GEN/pls_flop_reg/CK (2.1465 2.1573) 

U0_PULSE_GEN/rcv_flop_reg/CK (2.146 2.1568) 

U0_UART/u_tx/u_TX_FSM/busy_reg/CK (2.1465 2.1573) 

U0_UART/u_tx/u_TX_FSM/current_state_reg[0]/CK (2.1463 2.1571) 

U0_UART/u_tx/u_TX_FSM/current_state_reg[1]/CK (2.1464 2.1572) 

U0_UART/u_tx/u_TX_FSM/current_state_reg[2]/CK (2.1465 2.1573) 

U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[0]/CK (2.144 2.1548) 

U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[1]/CK (2.144 2.1548) 

U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[2]/CK (2.1441 2.1549) 

U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[3]/CK (2.1435 2.1543) 

U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[0]/CK (2.1447 2.1555) 

U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[1]/CK (2.1453 2.1561) 

U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[2]/CK (2.1454 2.1562) 

U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[3]/CK (2.1442 2.155) 

U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[0][1]/CK (2.1466 2.1574) 

U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[0][2]/CK (2.1466 2.1574) 

U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[0][3]/CK (2.1461 2.1569) 

U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[1][0]/CK (2.1466 2.1574) 

U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[1][1]/CK (2.1462 2.157) 

U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[1][2]/CK (2.1461 2.1569) 

U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[1][3]/CK (2.1464 2.1572) 

U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[0][0]/CK (2.1466 2.1574) 

U0_UART/u_tx/u_parity_calc/par_bit_reg/CK (2.1429 2.1537) 

U0_UART/u_tx/u_parity_calc/data_reg_reg[7]/CK (2.1416 2.1524) 

U0_UART/u_tx/u_parity_calc/data_reg_reg[0]/CK (2.1449 2.1557) 

U0_UART/u_tx/u_serializer/data_reg_reg[5]/CK (2.1464 2.1572) 

U0_UART/u_tx/u_serializer/data_reg_reg[7]/CK (2.146 2.1568) 

U0_UART/u_tx/u_serializer/data_reg_reg[6]/CK (2.1464 2.1572) 

U0_UART/u_tx/u_serializer/data_reg_reg[4]/CK (2.1463 2.1571) 

U0_UART/u_tx/u_serializer/data_reg_reg[3]/CK (2.1463 2.1571) 

U0_UART/u_tx/u_serializer/data_reg_reg[2]/CK (2.1462 2.157) 

U0_UART/u_tx/u_serializer/data_reg_reg[1]/CK (2.1458 2.1566) 

U0_UART/u_tx/u_serializer/data_reg_reg[0]/CK (2.1454 2.1562) 

U0_UART/u_tx/u_serializer/count_reg[2]/CK (2.1458 2.1566) 

U0_UART/u_tx/u_serializer/count_reg[1]/CK (2.1458 2.1566) 

U0_UART/u_tx/u_serializer/count_reg[0]/CK (2.1448 2.1556) 

U0_UART/u_tx/u_parity_calc/data_reg_reg[6]/CK (2.1434 2.1542) 

U0_UART/u_tx/u_parity_calc/data_reg_reg[5]/CK (2.1434 2.1542) 

U0_UART/u_tx/u_parity_calc/data_reg_reg[4]/CK (2.1452 2.156) 

U0_UART/u_tx/u_parity_calc/data_reg_reg[3]/CK (2.1452 2.156) 

U0_UART/u_tx/u_parity_calc/data_reg_reg[2]/CK (2.1451 2.1559) 

U0_UART/u_tx/u_parity_calc/data_reg_reg[1]/CK (2.1448 2.1556) 

U0_UART/u_tx/u_mux/tx_out_reg/CK (2.1444 2.1552) 

U0_UART/u_rx/u_edge_bit_counter/bit_cnt_reg[0]/CK (1.95 1.9196) 

U0_UART/u_rx/u_stop_check/stop_error_reg/CK (1.9502 1.9198) 

U0_UART/u_rx/u_deserializer/p_data_reg[1]/CK (1.9502 1.9198) 

U0_UART/u_rx/u_deserializer/data_reg[5]/CK (1.9525 1.9221) 

U0_UART/u_rx/u_stop_check/stp_err_reg/CK (1.9502 1.9198) 

U0_UART/u_rx/u_edge_bit_counter/bit_cnt_reg[2]/CK (1.9509 1.9205) 

U0_UART/u_rx/u_edge_bit_counter/bit_cnt_reg[1]/CK (1.9509 1.9205) 

U0_UART/u_rx/u_deserializer/p_data_reg[7]/CK (1.9521 1.9217) 

U0_UART/u_rx/u_deserializer/p_data_reg[6]/CK (1.952 1.9216) 

U0_UART/u_rx/u_deserializer/p_data_reg[5]/CK (1.9521 1.9217) 

U0_UART/u_rx/u_deserializer/p_data_reg[4]/CK (1.952 1.9216) 

U0_UART/u_rx/u_deserializer/p_data_reg[3]/CK (1.952 1.9216) 

U0_UART/u_rx/u_deserializer/p_data_reg[2]/CK (1.952 1.9216) 

U0_UART/u_rx/u_deserializer/p_data_reg[0]/CK (1.9515 1.9211) 

U0_UART/u_rx/u_deserializer/data_reg[7]/CK (1.9522 1.9218) 

U0_UART/u_rx/u_deserializer/data_reg[6]/CK (1.9524 1.922) 

U0_UART/u_rx/u_deserializer/data_reg[4]/CK (1.9526 1.9222) 

U0_UART/u_rx/u_deserializer/data_reg[3]/CK (1.9526 1.9222) 

U0_UART/u_rx/u_deserializer/data_reg[2]/CK (1.9526 1.9222) 

U0_UART/u_rx/u_deserializer/data_reg[1]/CK (1.951 1.9206) 

U0_UART/u_rx/u_deserializer/data_reg[0]/CK (1.9505 1.9201) 

U0_UART/u_rx/u_RX_FSM/current_state_reg[0]/CK (1.9536 1.9232) 

U0_UART/u_rx/u_RX_FSM/current_state_reg[1]/CK (1.9536 1.9232) 

U0_UART/u_rx/u_RX_FSM/data_valid_reg/CK (1.9532 1.9228) 

U0_UART/u_rx/u_data_sampling/sampled_reg_reg/CK (1.9529 1.9225) 

U0_UART/u_rx/u_data_sampling/samples_reg[0]/CK (1.9526 1.9222) 

U0_UART/u_rx/u_data_sampling/samples_reg[1]/CK (1.9523 1.9219) 

U0_UART/u_rx/u_data_sampling/samples_reg[2]/CK (1.9522 1.9218) 

U0_UART/u_rx/u_edge_bit_counter/bit_cnt_reg[3]/CK (1.9515 1.9211) 

U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[0]/CK (1.9526 1.9222) 

U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[1]/CK (1.952 1.9216) 

U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[2]/CK (1.9522 1.9218) 

U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[3]/CK (1.9524 1.922) 

U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[4]/CK (1.9525 1.9221) 

U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[5]/CK (1.9525 1.9221) 

U0_UART/u_rx/u_parity_check/par_err_reg/CK (1.9493 1.9189) 

U0_UART/u_rx/u_parity_check/parity_error_reg/CK (1.9501 1.9197) 

U0_UART/u_rx/u_strt_check/strt_glitch_reg/CK (1.9532 1.9228) 

U0_UART/u_rx/u_RX_FSM/current_state_reg[2]/CK (1.9535 1.9231) 

U0_PULSE_GEN/pls_flop_reg/CK (2.065 2.0089) 

U0_PULSE_GEN/rcv_flop_reg/CK (2.0645 2.0084) 

U0_UART/u_tx/u_TX_FSM/busy_reg/CK (2.065 2.0089) 

U0_UART/u_tx/u_TX_FSM/current_state_reg[0]/CK (2.0648 2.0087) 

U0_UART/u_tx/u_TX_FSM/current_state_reg[1]/CK (2.0649 2.0088) 

U0_UART/u_tx/u_TX_FSM/current_state_reg[2]/CK (2.065 2.0089) 

U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[0]/CK (2.0625 2.0064) 

U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[1]/CK (2.0625 2.0064) 

U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[2]/CK (2.0626 2.0065) 

U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[3]/CK (2.062 2.0059) 

U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[0]/CK (2.0632 2.0071) 

U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[1]/CK (2.0638 2.0077) 

U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[2]/CK (2.0639 2.0078) 

U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[3]/CK (2.0627 2.0066) 

U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[0][1]/CK (2.0651 2.009) 

U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[0][2]/CK (2.0651 2.009) 

U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[0][3]/CK (2.0646 2.0085) 

U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[1][0]/CK (2.0651 2.009) 

U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[1][1]/CK (2.0647 2.0086) 

U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[1][2]/CK (2.0646 2.0085) 

U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[1][3]/CK (2.0649 2.0088) 

U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[0][0]/CK (2.0651 2.009) 

U0_UART/u_tx/u_parity_calc/par_bit_reg/CK (2.0614 2.0053) 

U0_UART/u_tx/u_parity_calc/data_reg_reg[7]/CK (2.0601 2.004) 

U0_UART/u_tx/u_parity_calc/data_reg_reg[0]/CK (2.0634 2.0073) 

U0_UART/u_tx/u_serializer/data_reg_reg[5]/CK (2.0649 2.0088) 

U0_UART/u_tx/u_serializer/data_reg_reg[7]/CK (2.0645 2.0084) 

U0_UART/u_tx/u_serializer/data_reg_reg[6]/CK (2.0649 2.0088) 

U0_UART/u_tx/u_serializer/data_reg_reg[4]/CK (2.0648 2.0087) 

U0_UART/u_tx/u_serializer/data_reg_reg[3]/CK (2.0648 2.0087) 

U0_UART/u_tx/u_serializer/data_reg_reg[2]/CK (2.0647 2.0086) 

U0_UART/u_tx/u_serializer/data_reg_reg[1]/CK (2.0643 2.0082) 

U0_UART/u_tx/u_serializer/data_reg_reg[0]/CK (2.0639 2.0078) 

U0_UART/u_tx/u_serializer/count_reg[2]/CK (2.0643 2.0082) 

U0_UART/u_tx/u_serializer/count_reg[1]/CK (2.0643 2.0082) 

U0_UART/u_tx/u_serializer/count_reg[0]/CK (2.0633 2.0072) 

U0_UART/u_tx/u_parity_calc/data_reg_reg[6]/CK (2.0619 2.0058) 

U0_UART/u_tx/u_parity_calc/data_reg_reg[5]/CK (2.0619 2.0058) 

U0_UART/u_tx/u_parity_calc/data_reg_reg[4]/CK (2.0637 2.0076) 

U0_UART/u_tx/u_parity_calc/data_reg_reg[3]/CK (2.0637 2.0076) 

U0_UART/u_tx/u_parity_calc/data_reg_reg[2]/CK (2.0636 2.0075) 

U0_UART/u_tx/u_parity_calc/data_reg_reg[1]/CK (2.0633 2.0072) 

U0_UART/u_tx/u_mux/tx_out_reg/CK (2.0629 2.0068) 

u_uart_TX_clk_mux/U1/A (1.649 1.7683) 
u_uart_TX_clk_mux/U1/Y (1.9521 2.0676) load=0.0284334(pf) 

u_uart_RX_clk_mux/U1/A (1.5931 1.7208) 
u_uart_RX_clk_mux/U1/Y (1.8315 1.9801) load=0.0203828(pf) 

DFT_UART_TX_CLK__L1_I0/A (1.9542 2.0697) 
DFT_UART_TX_CLK__L1_I0/Y (2.1251 2.2376) load=0.127382(pf) 

DFT_UART_RX_CLK__L1_I0/A (1.8329 1.9815) 
DFT_UART_RX_CLK__L1_I0/Y (2.0207 2.1526) load=0.120775(pf) 

U0_PULSE_GEN/pls_flop_reg/CK (2.13 2.2425) 

U0_PULSE_GEN/rcv_flop_reg/CK (2.1295 2.242) 

U0_UART/u_tx/u_TX_FSM/busy_reg/CK (2.13 2.2425) 

U0_UART/u_tx/u_TX_FSM/current_state_reg[0]/CK (2.1298 2.2423) 

U0_UART/u_tx/u_TX_FSM/current_state_reg[1]/CK (2.1299 2.2424) 

U0_UART/u_tx/u_TX_FSM/current_state_reg[2]/CK (2.13 2.2425) 

U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[0]/CK (2.1275 2.24) 

U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[1]/CK (2.1275 2.24) 

U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[2]/CK (2.1276 2.2401) 

U0_UART_FIFO/u_FIFO_RD/rd_bin_reg[3]/CK (2.127 2.2395) 

U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[0]/CK (2.1282 2.2407) 

U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[1]/CK (2.1288 2.2413) 

U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[2]/CK (2.1289 2.2414) 

U0_UART_FIFO/u_FIFO_RD/rd_ptr_reg[3]/CK (2.1277 2.2402) 

U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[0][1]/CK (2.1301 2.2426) 

U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[0][2]/CK (2.1301 2.2426) 

U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[0][3]/CK (2.1296 2.2421) 

U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[1][0]/CK (2.1301 2.2426) 

U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[1][1]/CK (2.1297 2.2422) 

U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[1][2]/CK (2.1296 2.2421) 

U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[1][3]/CK (2.1299 2.2424) 

U0_UART_FIFO/u_wr_DF_SYNC/sync_reg_reg[0][0]/CK (2.1301 2.2426) 

U0_UART/u_tx/u_parity_calc/par_bit_reg/CK (2.1264 2.2389) 

U0_UART/u_tx/u_parity_calc/data_reg_reg[7]/CK (2.1251 2.2376) 

U0_UART/u_tx/u_parity_calc/data_reg_reg[0]/CK (2.1284 2.2409) 

U0_UART/u_tx/u_serializer/data_reg_reg[5]/CK (2.1299 2.2424) 

U0_UART/u_tx/u_serializer/data_reg_reg[7]/CK (2.1295 2.242) 

U0_UART/u_tx/u_serializer/data_reg_reg[6]/CK (2.1299 2.2424) 

U0_UART/u_tx/u_serializer/data_reg_reg[4]/CK (2.1298 2.2423) 

U0_UART/u_tx/u_serializer/data_reg_reg[3]/CK (2.1298 2.2423) 

U0_UART/u_tx/u_serializer/data_reg_reg[2]/CK (2.1297 2.2422) 

U0_UART/u_tx/u_serializer/data_reg_reg[1]/CK (2.1293 2.2418) 

U0_UART/u_tx/u_serializer/data_reg_reg[0]/CK (2.1289 2.2414) 

U0_UART/u_tx/u_serializer/count_reg[2]/CK (2.1293 2.2418) 

U0_UART/u_tx/u_serializer/count_reg[1]/CK (2.1293 2.2418) 

U0_UART/u_tx/u_serializer/count_reg[0]/CK (2.1283 2.2408) 

U0_UART/u_tx/u_parity_calc/data_reg_reg[6]/CK (2.1269 2.2394) 

U0_UART/u_tx/u_parity_calc/data_reg_reg[5]/CK (2.1269 2.2394) 

U0_UART/u_tx/u_parity_calc/data_reg_reg[4]/CK (2.1287 2.2412) 

U0_UART/u_tx/u_parity_calc/data_reg_reg[3]/CK (2.1287 2.2412) 

U0_UART/u_tx/u_parity_calc/data_reg_reg[2]/CK (2.1286 2.2411) 

U0_UART/u_tx/u_parity_calc/data_reg_reg[1]/CK (2.1283 2.2408) 

U0_UART/u_tx/u_mux/tx_out_reg/CK (2.1279 2.2404) 

U0_UART/u_rx/u_edge_bit_counter/bit_cnt_reg[0]/CK (2.0214 2.1533) 

U0_UART/u_rx/u_stop_check/stop_error_reg/CK (2.0216 2.1535) 

U0_UART/u_rx/u_deserializer/p_data_reg[1]/CK (2.0216 2.1535) 

U0_UART/u_rx/u_deserializer/data_reg[5]/CK (2.0239 2.1558) 

U0_UART/u_rx/u_stop_check/stp_err_reg/CK (2.0216 2.1535) 

U0_UART/u_rx/u_edge_bit_counter/bit_cnt_reg[2]/CK (2.0223 2.1542) 

U0_UART/u_rx/u_edge_bit_counter/bit_cnt_reg[1]/CK (2.0223 2.1542) 

U0_UART/u_rx/u_deserializer/p_data_reg[7]/CK (2.0235 2.1554) 

U0_UART/u_rx/u_deserializer/p_data_reg[6]/CK (2.0234 2.1553) 

U0_UART/u_rx/u_deserializer/p_data_reg[5]/CK (2.0235 2.1554) 

U0_UART/u_rx/u_deserializer/p_data_reg[4]/CK (2.0234 2.1553) 

U0_UART/u_rx/u_deserializer/p_data_reg[3]/CK (2.0234 2.1553) 

U0_UART/u_rx/u_deserializer/p_data_reg[2]/CK (2.0234 2.1553) 

U0_UART/u_rx/u_deserializer/p_data_reg[0]/CK (2.0229 2.1548) 

U0_UART/u_rx/u_deserializer/data_reg[7]/CK (2.0236 2.1555) 

U0_UART/u_rx/u_deserializer/data_reg[6]/CK (2.0238 2.1557) 

U0_UART/u_rx/u_deserializer/data_reg[4]/CK (2.024 2.1559) 

U0_UART/u_rx/u_deserializer/data_reg[3]/CK (2.024 2.1559) 

U0_UART/u_rx/u_deserializer/data_reg[2]/CK (2.024 2.1559) 

U0_UART/u_rx/u_deserializer/data_reg[1]/CK (2.0224 2.1543) 

U0_UART/u_rx/u_deserializer/data_reg[0]/CK (2.0219 2.1538) 

U0_UART/u_rx/u_RX_FSM/current_state_reg[0]/CK (2.025 2.1569) 

U0_UART/u_rx/u_RX_FSM/current_state_reg[1]/CK (2.025 2.1569) 

U0_UART/u_rx/u_RX_FSM/data_valid_reg/CK (2.0246 2.1565) 

U0_UART/u_rx/u_data_sampling/sampled_reg_reg/CK (2.0243 2.1562) 

U0_UART/u_rx/u_data_sampling/samples_reg[0]/CK (2.024 2.1559) 

U0_UART/u_rx/u_data_sampling/samples_reg[1]/CK (2.0237 2.1556) 

U0_UART/u_rx/u_data_sampling/samples_reg[2]/CK (2.0236 2.1555) 

U0_UART/u_rx/u_edge_bit_counter/bit_cnt_reg[3]/CK (2.0229 2.1548) 

U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[0]/CK (2.024 2.1559) 

U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[1]/CK (2.0234 2.1553) 

U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[2]/CK (2.0236 2.1555) 

U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[3]/CK (2.0238 2.1557) 

U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[4]/CK (2.0239 2.1558) 

U0_UART/u_rx/u_edge_bit_counter/edge_cnt_reg[5]/CK (2.0239 2.1558) 

U0_UART/u_rx/u_parity_check/par_err_reg/CK (2.0207 2.1526) 

U0_UART/u_rx/u_parity_check/parity_error_reg/CK (2.0215 2.1534) 

U0_UART/u_rx/u_strt_check/strt_glitch_reg/CK (2.0246 2.1565) 

U0_UART/u_rx/u_RX_FSM/current_state_reg[2]/CK (2.0249 2.1568) 

###############################################################
# Complete Clock Tree Timing Report
#
# CLOCK: REF_CLK
#
# Mode: clkRouteOnly
#
# Delay Corner information
# Analysis View       : setup1_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : setup2_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : setup3_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold1_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold2_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold3_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
###############################################################


Nr. of Subtrees                : 3
Nr. of Sinks                   : 194
Nr. of Buffer                  : 5
Nr. of Level (including gates) : 6
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][3]/CK 874.2(ps)
Min trig. edge delay at sink(R): U0_SYS_CTRL/cmd_reg_reg[0]/CK 814(ps)

                                 (Actual)               (Required)          
Rise Phase Delay               : 814~874.2(ps)          0~0(ps)             
Fall Phase Delay               : 847.6~907.5(ps)        0~0(ps)             
Trig. Edge Skew                : 60.2(ps)               200(ps)             
Rise Skew                      : 60.2(ps)               
Fall Skew                      : 59.9(ps)               
Max. Rise Buffer Tran          : 261.7(ps)              50(ps)              
Max. Fall Buffer Tran          : 260(ps)                50(ps)              
Max. Rise Sink Tran            : 311.4(ps)              50(ps)              
Max. Fall Sink Tran            : 291.8(ps)              50(ps)              
Min. Rise Buffer Tran          : 18.9(ps)               0(ps)               
Min. Fall Buffer Tran          : 18.2(ps)               0(ps)               
Min. Rise Sink Tran            : 257.1(ps)              0(ps)               
Min. Fall Sink Tran            : 144.9(ps)              0(ps)               

view setup1_analysis_view : skew = 60.2ps (required = 200ps)
view setup2_analysis_view : skew = 60.2ps (required = 200ps)
view setup3_analysis_view : skew = 60.2ps (required = 200ps)
view hold1_analysis_view : skew = 61ps (required = 200ps)
view hold2_analysis_view : skew = 61ps (required = 200ps)
view hold3_analysis_view : skew = 61ps (required = 200ps)



***** Max Transition Time Violation *****

Pin Name                         (Actual)               (Required)          
-------------------------------------------------------------------
DFT_REF_CLK__L1_I0/A             [211.6 230.7](ps)      50(ps)              
DFT_REF_CLK__L2_I1/A             [261.7 260](ps)        50(ps)              
DFT_REF_CLK__L2_I0/A             [261.7 260](ps)        50(ps)              
U0_RegFile/Reg_File_reg[4][3]/CK [309.1 289.3](ps)      50(ps)              
U0_RegFile/Reg_File_reg[0][3]/CK [309.2 289.4](ps)      50(ps)              
U0_RegFile/Reg_File_reg[7][3]/CK [309.2 289.3](ps)      50(ps)              
U0_RegFile/Reg_File_reg[4][4]/CK [309.1 289.3](ps)      50(ps)              
U0_RegFile/Reg_File_reg[4][2]/CK [309.1 289.3](ps)      50(ps)              
U0_RegFile/Reg_File_reg[5][3]/CK [309.1 289.3](ps)      50(ps)              
U0_RegFile/Reg_File_reg[0][2]/CK [309.2 289.4](ps)      50(ps)              
U0_RegFile/Reg_File_reg[0][4]/CK [309.2 289.4](ps)      50(ps)              
U0_RegFile/Reg_File_reg[7][2]/CK [309.1 289.3](ps)      50(ps)              
U0_RegFile/Reg_File_reg[0][1]/CK [309.2 289.4](ps)      50(ps)              
U0_RegFile/Reg_File_reg[5][2]/CK [309.1 289.3](ps)      50(ps)              
U0_RegFile/Reg_File_reg[5][5]/CK [308.9 289.2](ps)      50(ps)              
U0_RegFile/Reg_File_reg[6][4]/CK [308.9 289.2](ps)      50(ps)              
U0_RegFile/Reg_File_reg[6][2]/CK [309 289.2](ps)        50(ps)              
U0_RegFile/Reg_File_reg[1][2]/CK [309.2 289.4](ps)      50(ps)              
U0_RegFile/Reg_File_reg[6][5]/CK [308.9 289.2](ps)      50(ps)              
U0_RegFile/Reg_File_reg[0][5]/CK [309.2 289.4](ps)      50(ps)              
U0_RegFile/Reg_File_reg[1][1]/CK [309.2 289.4](ps)      50(ps)              
U0_RegFile/Reg_File_reg[1][3]/CK [308.9 289.2](ps)      50(ps)              
U0_RegFile/Reg_File_reg[5][4]/CK [308.9 289.2](ps)      50(ps)              
U0_RegFile/Reg_File_reg[5][1]/CK [308.9 289.2](ps)      50(ps)              
U0_RegFile/Reg_File_reg[6][3]/CK [309 289.2](ps)        50(ps)              
U0_RegFile/Reg_File_reg[7][1]/CK [309 289.2](ps)        50(ps)              
U0_RegFile/Reg_File_reg[4][5]/CK [308.9 289.2](ps)      50(ps)              
U0_RegFile/Reg_File_reg[1][4]/CK [309.3 289.4](ps)      50(ps)              
U0_RegFile/Reg_File_reg[7][4]/CK [309.2 289.4](ps)      50(ps)              
U0_RegFile/Reg_File_reg[5][6]/CK [309.1 289.3](ps)      50(ps)              
U0_RegFile/Reg_File_reg[6][6]/CK [309 289.2](ps)        50(ps)              
U0_RegFile/Reg_File_reg[4][1]/CK [308.9 289.2](ps)      50(ps)              
U0_RegFile/Reg_File_reg[1][5]/CK [309.2 289.4](ps)      50(ps)              
U0_RegFile/Reg_File_reg[4][6]/CK [309 289.3](ps)        50(ps)              
U0_RegFile/Reg_File_reg[0][6]/CK [309.3 289.4](ps)      50(ps)              
U0_RegFile/Reg_File_reg[7][5]/CK [309.1 289.3](ps)      50(ps)              
U0_RegFile/Reg_File_reg[7][0]/CK [309 289.2](ps)        50(ps)              
U0_RegFile/Reg_File_reg[1][0]/CK [309.3 289.4](ps)      50(ps)              
U0_RegFile/Reg_File_reg[6][1]/CK [308.9 289.2](ps)      50(ps)              
U0_RegFile/Reg_File_reg[5][0]/CK [308.9 289.2](ps)      50(ps)              
U0_RegFile/Reg_File_reg[7][6]/CK [309.1 289.3](ps)      50(ps)              
U0_RegFile/Reg_File_reg[6][7]/CK [309 289.2](ps)        50(ps)              
U0_RegFile/Reg_File_reg[4][7]/CK [309 289.2](ps)        50(ps)              
U0_RegFile/Reg_File_reg[1][6]/CK [309.5 289.5](ps)      50(ps)              
U0_RegFile/Reg_File_reg[1][7]/CK [309.4 289.5](ps)      50(ps)              
U0_RegFile/Reg_File_reg[5][7]/CK [309.5 289.3](ps)      50(ps)              
U0_RegFile/Reg_File_reg[3][7]/CK [308.9 289.2](ps)      50(ps)              
U0_RegFile/Reg_File_reg[7][7]/CK [309.1 289.3](ps)      50(ps)              
U0_RegFile/Reg_File_reg[0][7]/CK [309.4 289.5](ps)      50(ps)              
U0_RegFile/Reg_File_reg[4][0]/CK [309.4 289.3](ps)      50(ps)              
U0_RegFile/Reg_File_reg[6][0]/CK [309.4 289.3](ps)      50(ps)              
U0_RegFile/Reg_File_reg[3][2]/CK [309.5 289.3](ps)      50(ps)              
U0_RegFile/Reg_File_reg[3][6]/CK [309.5 289.3](ps)      50(ps)              
U0_RegFile/Reg_File_reg[0][0]/CK [309.5 289.5](ps)      50(ps)              
U0_RegFile/Reg_File_reg[3][5]/CK [309.5 289.3](ps)      50(ps)              
U0_RegFile/Reg_File_reg[3][3]/CK [309.5 289.3](ps)      50(ps)              
U0_RegFile/Reg_File_reg[3][4]/CK [309.5 289.3](ps)      50(ps)              
U0_RegFile/RdData_reg[7]/CK      [309.5 289.4](ps)      50(ps)              
U0_RegFile/Reg_File_reg[3][1]/CK [309.5 289.3](ps)      50(ps)              
U0_RegFile/Reg_File_reg[2][2]/CK [309.5 289.3](ps)      50(ps)              
U0_RegFile/Reg_File_reg[2][0]/CK [309.5 289.3](ps)      50(ps)              
U0_RegFile/Reg_File_reg[3][0]/CK [309.5 289.3](ps)      50(ps)              
U0_RegFile/RdData_reg[2]/CK      [309.5 289.4](ps)      50(ps)              
U0_RegFile/RdData_reg[3]/CK      [309.5 289.4](ps)      50(ps)              
U0_RegFile/RdData_reg[6]/CK      [309.5 289.3](ps)      50(ps)              
U0_RegFile/RdData_reg[1]/CK      [309.5 289.3](ps)      50(ps)              
U0_RegFile/Reg_File_reg[2][1]/CK [309.5 289.3](ps)      50(ps)              
U0_RegFile/RdData_reg[4]/CK      [309.5 289.4](ps)      50(ps)              
U0_RegFile/Reg_File_reg[2][7]/CK [309.5 289.3](ps)      50(ps)              
U0_RegFile/wr_done_reg/CK        [309.4 288.9](ps)      50(ps)              
U0_RegFile/RdData_reg[5]/CK      [309.4 289.1](ps)      50(ps)              
U0_RegFile/RdData_reg[0]/CK      [309.4 289](ps)        50(ps)              
U0_SYS_CTRL/alu_fun_reg_reg[2]/CK[308 287.1](ps)        50(ps)              
U0_SYS_CTRL/alu_fun_reg_reg[1]/CK[308.3 287.5](ps)      50(ps)              
U0_RegFile/Reg_File_reg[2][4]/CK [309.2 288.6](ps)      50(ps)              
U0_RegFile/Reg_File_reg[2][3]/CK [309.1 288.4](ps)      50(ps)              
U0_SYS_CTRL/addr_reg_reg[3]/CK   [309.2 288.6](ps)      50(ps)              
U0_SYS_CTRL/alu_fun_reg_reg[0]/CK[308.8 288.1](ps)      50(ps)              
U0_RegFile/RdData_VLD_reg/CK     [308.8 288.1](ps)      50(ps)              
U0_SYS_CTRL/addr_reg_reg[2]/CK   [309.2 288.6](ps)      50(ps)              
U0_SYS_CTRL/alu_fun_reg_reg[3]/CK[307.4 286.5](ps)      50(ps)              
U0_RegFile/Reg_File_reg[2][6]/CK [309.1 288.4](ps)      50(ps)              
U0_RegFile/Reg_File_reg[2][5]/CK [309.1 288.4](ps)      50(ps)              
U0_SYS_CTRL/addr_reg_reg[1]/CK   [309.2 288.6](ps)      50(ps)              
U0_SYS_CTRL/addr_reg_reg[0]/CK   [309.2 288.6](ps)      50(ps)              
U0_SYS_CTRL/current_state_reg[2]/CK[309.1 288.4](ps)      50(ps)              
U0_SYS_CTRL/cmd_reg_reg[0]/CK    [307.3 286.3](ps)      50(ps)              
U0_ref_sync/sync_bus_reg[5]/CK   [309.1 288.4](ps)      50(ps)              
U0_ref_sync/sync_bus_reg[6]/CK   [309.1 288.4](ps)      50(ps)              
U0_SYS_CTRL/cmd_reg_reg[1]/CK    [307.8 286.9](ps)      50(ps)              
U0_ref_sync/sync_bus_reg[3]/CK   [309.1 288.4](ps)      50(ps)              
U0_ref_sync/sync_bus_reg[4]/CK   [309.1 288.4](ps)      50(ps)              
U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][6]/CK[311.1 291](ps)        50(ps)              
U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][6]/CK[310.9 290.8](ps)      50(ps)              
U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][5]/CK[311.3 291.4](ps)      50(ps)              
U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][5]/CK[311.2 291.2](ps)      50(ps)              
U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][0]/CK[310.6 290.3](ps)      50(ps)              
U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][4]/CK[311.4 291.5](ps)      50(ps)              
U0_SYS_CTRL/current_state_reg[0]/CK[309.1 288.4](ps)      50(ps)              
U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][4]/CK[311.4 291.5](ps)      50(ps)              
U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][7]/CK[310.4 290](ps)        50(ps)              
U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][7]/CK[310.1 289.6](ps)      50(ps)              
U0_ref_sync/sync_bus_reg[2]/CK   [309.1 288.4](ps)      50(ps)              
U0_UART_FIFO/u_FIFO_WR/wr_bin_reg[2]/CK[309.4 288.8](ps)      50(ps)              
U0_SYS_CTRL/current_state_reg[1]/CK[309.1 288.4](ps)      50(ps)              
U0_ref_sync/pulse_flop_reg/CK    [309.1 288.4](ps)      50(ps)              
U0_ref_sync/sync_bus_reg[1]/CK   [309.1 288.4](ps)      50(ps)              
U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][6]/CK[311.2 291.8](ps)      50(ps)              
U0_UART_FIFO/u_FIFO_WR/wr_bin_reg[1]/CK[309.8 289.1](ps)      50(ps)              
U0_ref_sync/sync_bus_reg[0]/CK   [309.1 288.4](ps)      50(ps)              
U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][5]/CK[311.2 291.8](ps)      50(ps)              
U0_UART_FIFO/u_FIFO_WR/wr_bin_reg[3]/CK[309.3 288.5](ps)      50(ps)              
U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[4][6]/CK[311.2 291.8](ps)      50(ps)              
U0_UART_FIFO/u_rd_DF_SYNC/sync_reg_reg[1][3]/CK[309.1 288.3](ps)      50(ps)              
U0_UART_FIFO/u_rd_DF_SYNC/sync_reg_reg[1][1]/CK[308.9 288.1](ps)      50(ps)              
U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[4][5]/CK[311.2 291.8](ps)      50(ps)              
U0_ref_sync/sync_bus_reg[7]/CK   [309.1 288.4](ps)      50(ps)              
U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][0]/CK[309.7 289.1](ps)      50(ps)              
U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][4]/CK[311.4 291.7](ps)      50(ps)              
U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][7]/CK[309.7 289.1](ps)      50(ps)              
U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][3]/CK[311.4 291.8](ps)      50(ps)              
U0_ref_sync/enable_pulse_reg/CK  [309.1 288.4](ps)      50(ps)              
U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][2]/CK[311.2 291.8](ps)      50(ps)              
U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][1]/CK[311.1 291.7](ps)      50(ps)              
U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][1]/CK[311.1 291.7](ps)      50(ps)              
U0_ref_sync/sync_reg_reg[1]/CK   [309.1 288.4](ps)      50(ps)              
U0_UART_FIFO/u_rd_DF_SYNC/sync_reg_reg[1][2]/CK[309.3 288.6](ps)      50(ps)              
U0_UART_FIFO/u_FIFO_WR/wr_bin_reg[0]/CK[309.3 288.5](ps)      50(ps)              
U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][2]/CK[311.2 291.8](ps)      50(ps)              
U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[4][7]/CK[310.8 291.5](ps)      50(ps)              
U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][0]/CK[310.8 291.5](ps)      50(ps)              
U0_UART_FIFO/u_rd_DF_SYNC/sync_reg_reg[1][0]/CK[309.3 288.6](ps)      50(ps)              
U0_ref_sync/sync_reg_reg[0]/CK   [309.1 288.4](ps)      50(ps)              
U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][3]/CK[311.3 291.8](ps)      50(ps)              
U0_UART_FIFO/u_rd_DF_SYNC/sync_reg_reg[0][1]/CK[309.3 288.6](ps)      50(ps)              
U0_UART_FIFO/u_rd_DF_SYNC/sync_reg_reg[0][3]/CK[309.3 288.6](ps)      50(ps)              
U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[4][4]/CK[311.4 291.8](ps)      50(ps)              
U0_UART_FIFO/u_rd_DF_SYNC/sync_reg_reg[0][2]/CK[309.3 288.6](ps)      50(ps)              
U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][2]/CK[310.7 291.5](ps)      50(ps)              
U0_UART_FIFO/u_rd_DF_SYNC/sync_reg_reg[0][0]/CK[309.3 288.6](ps)      50(ps)              
U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][1]/CK[310.8 291.6](ps)      50(ps)              
U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[4][2]/CK[310.2 290.6](ps)      50(ps)              
U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][3]/CK[310.2 290.6](ps)      50(ps)              
U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[4][0]/CK[310.8 291.5](ps)      50(ps)              
U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][7]/CK[310.8 291.5](ps)      50(ps)              
U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][6]/CK[310.7 291.5](ps)      50(ps)              
U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[4][1]/CK[310.6 291.5](ps)      50(ps)              
U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[4][3]/CK[310.2 290.6](ps)      50(ps)              
U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][5]/CK[310.2 290.7](ps)      50(ps)              
U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][6]/CK[310.5 291.4](ps)      50(ps)              
U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][4]/CK[310.2 290.6](ps)      50(ps)              
U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][7]/CK[310.4 291.3](ps)      50(ps)              
U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][6]/CK[310.3 291.2](ps)      50(ps)              
U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][5]/CK[310.2 290.7](ps)      50(ps)              
U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][5]/CK[310.2 290.7](ps)      50(ps)              
U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][4]/CK[310.2 290.6](ps)      50(ps)              
U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][7]/CK[310 291](ps)          50(ps)              
U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][0]/CK[310.1 291](ps)        50(ps)              
U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[0][7]/CK[310.1 291.1](ps)      50(ps)              
U1_RST_SYNC/sync_reg_reg[1]/CK   [309.3 288.6](ps)      50(ps)              
U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[0][4]/CK[310.2 290.8](ps)      50(ps)              
U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][4]/CK[310.2 290.6](ps)      50(ps)              
U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[0][5]/CK[310.1 290.9](ps)      50(ps)              
U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][0]/CK[310.1 291](ps)        50(ps)              
U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[0][6]/CK[310.1 290.9](ps)      50(ps)              
U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][3]/CK[310.1 290.8](ps)      50(ps)              
U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][0]/CK[310.1 291](ps)        50(ps)              
U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[0][0]/CK[310.1 291](ps)        50(ps)              
U1_RST_SYNC/sync_reg_reg[0]/CK   [309.3 288.6](ps)      50(ps)              
U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][3]/CK[310.2 290.6](ps)      50(ps)              
U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][1]/CK[310.1 290.9](ps)      50(ps)              
U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[0][1]/CK[310.1 290.9](ps)      50(ps)              
U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][3]/CK[310.2 290.8](ps)      50(ps)              
U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[0][3]/CK[310.2 290.8](ps)      50(ps)              
U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][2]/CK[310.2 290.7](ps)      50(ps)              
U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][1]/CK[310.1 290.9](ps)      50(ps)              
U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][2]/CK[310.2 290.6](ps)      50(ps)              
U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][1]/CK[310.2 290.7](ps)      50(ps)              
U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[0][2]/CK[310.2 290.7](ps)      50(ps)              
U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][2]/CK[310.2 290.7](ps)      50(ps)              
U0_CLK_GATE/U0_TLATNCAX12M/CK    [65.3 60.3](ps)        50(ps)              
U0_ALU/ALU_OUT_reg[7]/CK         [257.1 144.9](ps)      50(ps)              
U0_ALU/ALU_OUT_reg[6]/CK         [257.1 144.9](ps)      50(ps)              
U0_ALU/ALU_OUT_reg[5]/CK         [257.1 144.9](ps)      50(ps)              
U0_ALU/ALU_OUT_reg[4]/CK         [257.1 144.9](ps)      50(ps)              
U0_ALU/ALU_OUT_reg[3]/CK         [257.1 144.9](ps)      50(ps)              
U0_ALU/ALU_OUT_reg[2]/CK         [257.1 144.9](ps)      50(ps)              
U0_ALU/ALU_OUT_reg[1]/CK         [257.1 144.9](ps)      50(ps)              
U0_ALU/ALU_OUT_reg[0]/CK         [257.1 144.9](ps)      50(ps)              
U0_ALU/ALU_OUT_reg[15]/CK        [257.1 144.9](ps)      50(ps)              
U0_ALU/ALU_OUT_reg[14]/CK        [257.1 144.9](ps)      50(ps)              
U0_ALU/ALU_OUT_reg[13]/CK        [257.1 144.9](ps)      50(ps)              
U0_ALU/ALU_OUT_reg[12]/CK        [257.1 144.9](ps)      50(ps)              
U0_ALU/ALU_OUT_reg[11]/CK        [257.1 144.9](ps)      50(ps)              
U0_ALU/ALU_OUT_reg[10]/CK        [257.1 144.9](ps)      50(ps)              
U0_ALU/ALU_OUT_reg[9]/CK         [257.1 144.9](ps)      50(ps)              
U0_ALU/ALU_OUT_reg[8]/CK         [257.1 144.9](ps)      50(ps)              
U0_ALU/ALU_OUT_VLD_reg/CK        [257.1 144.9](ps)      50(ps)              



***** NO Min Transition Time Violation *****

***** NO Max_Fanout Violation *****

***** NO AC Irms Limit Violation *****

**** Sub Tree Report ****
OUTPUT_TERM: REF_CLK [0(ps) 0(ps)]

Main Tree: 
     nrSink         : 194
     Rise Delay	   : [814(ps)  874.2(ps)]
     Rise Skew	   : 60.2(ps)
     Fall Delay	   : [847.6(ps)  907.5(ps)]
     Fall Skew	   : 59.9(ps)


  Child Tree 1 from u_ref_clk_mux/U1/A: 
     nrSink : 194
     Rise Delay [814(ps)  874.2(ps)] Skew [60.2(ps)]
     Fall Delay[847.6(ps)  907.5(ps)] Skew=[59.9(ps)]


  Main Tree from REF_CLK w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: u_ref_clk_mux/U1/A [49(ps) 50.8(ps)]
OUTPUT_TERM: u_ref_clk_mux/U1/Y [319.1(ps) 359.9(ps)]

Main Tree: 
     nrSink         : 194
     Rise Delay	   : [814(ps)  874.2(ps)]
     Rise Skew	   : 60.2(ps)
     Fall Delay	   : [847.6(ps)  907.5(ps)]
     Fall Skew	   : 59.9(ps)


  Child Tree 1 from U0_CLK_GATE/U0_TLATNCAX12M/CK: 
     nrSink : 17
     Rise Delay [859.3(ps)  863.3(ps)] Skew [4(ps)]
     Fall Delay[861.5(ps)  865.5(ps)] Skew=[4(ps)]


  Main Tree from u_ref_clk_mux/U1/Y w/o tracing through gates: 
     nrSink : 177
     nrGate : 1
     Rise Delay [814(ps)  874.2(ps)] Skew [60.2(ps)]
     Fall Delay [847.6(ps)  907.5(ps)] Skew=[59.9(ps)]


**** Sub Tree Report ****
INPUT_TERM: U0_CLK_GATE/U0_TLATNCAX12M/CK [613.3(ps) 649.7(ps)]
OUTPUT_TERM: U0_CLK_GATE/U0_TLATNCAX12M/ECK [858.1(ps) 860.3(ps)]

Main Tree: 
     nrSink         : 17
     Rise Delay	   : [859.3(ps)  863.3(ps)]
     Rise Skew	   : 4(ps)
     Fall Delay	   : [861.5(ps)  865.5(ps)]
     Fall Skew	   : 4(ps)


  Main Tree from U0_CLK_GATE/U0_TLATNCAX12M/ECK w/o tracing through gates: 
     nrSink : 17
     nrGate : 0
     Rise Delay [859.3(ps)  863.3(ps)] Skew [4(ps)]
     Fall Delay [861.5(ps)  865.5(ps)] Skew=[4(ps)]


REF_CLK (0 0) load=0.047303(pf) 

REF_CLK__L1_I0/A (0.0012 0.0012) 
REF_CLK__L1_I0/Y (0.0219 0.0235) load=0.0110267(pf) 

REF_CLK__L2_I0/A (0.0224 0.024) 
REF_CLK__L2_I0/Y (0.0488 0.0506) load=0.00514252(pf) 

u_ref_clk_mux/U1/A (0.049 0.0508) 
u_ref_clk_mux/U1/Y (0.3191 0.3599) load=0.0355538(pf) 

DFT_REF_CLK__L1_I0/A (0.3248 0.3656) 
DFT_REF_CLK__L1_I0/Y (0.5804 0.543) load=0.0986233(pf) 

DFT_REF_CLK__L2_I1/A (0.5879 0.5505) 
DFT_REF_CLK__L2_I1/Y (0.7987 0.8324) load=0.553506(pf) 

DFT_REF_CLK__L2_I0/A (0.5869 0.5495) 
DFT_REF_CLK__L2_I0/Y (0.6129 0.6493) load=0.00999164(pf) 

U0_RegFile/Reg_File_reg[4][3]/CK (0.8581 0.8916) 

U0_RegFile/Reg_File_reg[0][3]/CK (0.8574 0.8909) 

U0_RegFile/Reg_File_reg[7][3]/CK (0.8577 0.8912) 

U0_RegFile/Reg_File_reg[4][4]/CK (0.8579 0.8914) 

U0_RegFile/Reg_File_reg[4][2]/CK (0.8583 0.8918) 

U0_RegFile/Reg_File_reg[5][3]/CK (0.858 0.8915) 

U0_RegFile/Reg_File_reg[0][2]/CK (0.857 0.8906) 

U0_RegFile/Reg_File_reg[0][4]/CK (0.8571 0.8906) 

U0_RegFile/Reg_File_reg[7][2]/CK (0.8582 0.8917) 

U0_RegFile/Reg_File_reg[0][1]/CK (0.8571 0.8906) 

U0_RegFile/Reg_File_reg[5][2]/CK (0.8583 0.8918) 

U0_RegFile/Reg_File_reg[5][5]/CK (0.8609 0.8944) 

U0_RegFile/Reg_File_reg[6][4]/CK (0.861 0.8945) 

U0_RegFile/Reg_File_reg[6][2]/CK (0.8606 0.8941) 

U0_RegFile/Reg_File_reg[1][2]/CK (0.8564 0.89) 

U0_RegFile/Reg_File_reg[6][5]/CK (0.8609 0.8944) 

U0_RegFile/Reg_File_reg[0][5]/CK (0.8564 0.89) 

U0_RegFile/Reg_File_reg[1][1]/CK (0.8564 0.8899) 

U0_RegFile/Reg_File_reg[1][3]/CK (0.861 0.8945) 

U0_RegFile/Reg_File_reg[5][4]/CK (0.861 0.8945) 

U0_RegFile/Reg_File_reg[5][1]/CK (0.861 0.8945) 

U0_RegFile/Reg_File_reg[6][3]/CK (0.8604 0.8939) 

U0_RegFile/Reg_File_reg[7][1]/CK (0.8605 0.8941) 

U0_RegFile/Reg_File_reg[4][5]/CK (0.8608 0.8943) 

U0_RegFile/Reg_File_reg[1][4]/CK (0.8559 0.8894) 

U0_RegFile/Reg_File_reg[7][4]/CK (0.8573 0.8908) 

U0_RegFile/Reg_File_reg[5][6]/CK (0.8594 0.8929) 

U0_RegFile/Reg_File_reg[6][6]/CK (0.8601 0.8936) 

U0_RegFile/Reg_File_reg[4][1]/CK (0.861 0.8945) 

U0_RegFile/Reg_File_reg[1][5]/CK (0.8567 0.8902) 

U0_RegFile/Reg_File_reg[4][6]/CK (0.86 0.8935) 

U0_RegFile/Reg_File_reg[0][6]/CK (0.8555 0.8891) 

U0_RegFile/Reg_File_reg[7][5]/CK (0.8581 0.8916) 

U0_RegFile/Reg_File_reg[7][0]/CK (0.8602 0.8937) 

U0_RegFile/Reg_File_reg[1][0]/CK (0.8553 0.8888) 

U0_RegFile/Reg_File_reg[6][1]/CK (0.8609 0.8944) 

U0_RegFile/Reg_File_reg[5][0]/CK (0.861 0.8945) 

U0_RegFile/Reg_File_reg[7][6]/CK (0.8589 0.8924) 

U0_RegFile/Reg_File_reg[6][7]/CK (0.8606 0.8941) 

U0_RegFile/Reg_File_reg[4][7]/CK (0.8606 0.8941) 

U0_RegFile/Reg_File_reg[1][6]/CK (0.8515 0.885) 

U0_RegFile/Reg_File_reg[1][7]/CK (0.8529 0.8865) 

U0_RegFile/Reg_File_reg[5][7]/CK (0.8457 0.8793) 

U0_RegFile/Reg_File_reg[3][7]/CK (0.8608 0.8943) 

U0_RegFile/Reg_File_reg[7][7]/CK (0.8589 0.8924) 

U0_RegFile/Reg_File_reg[0][7]/CK (0.8529 0.8865) 

U0_RegFile/Reg_File_reg[4][0]/CK (0.8458 0.8794) 

U0_RegFile/Reg_File_reg[6][0]/CK (0.8458 0.8793) 

U0_RegFile/Reg_File_reg[3][2]/CK (0.8457 0.8793) 

U0_RegFile/Reg_File_reg[3][6]/CK (0.8451 0.8787) 

U0_RegFile/Reg_File_reg[0][0]/CK (0.8489 0.8824) 

U0_RegFile/Reg_File_reg[3][5]/CK (0.8451 0.8786) 

U0_RegFile/Reg_File_reg[3][3]/CK (0.8454 0.879) 

U0_RegFile/Reg_File_reg[3][4]/CK (0.8447 0.8782) 

U0_RegFile/RdData_reg[7]/CK (0.8467 0.8802) 

U0_RegFile/Reg_File_reg[3][1]/CK (0.8451 0.8787) 

U0_RegFile/Reg_File_reg[2][2]/CK (0.8445 0.8781) 

U0_RegFile/Reg_File_reg[2][0]/CK (0.8436 0.8772) 

U0_RegFile/Reg_File_reg[3][0]/CK (0.8441 0.8777) 

U0_RegFile/RdData_reg[2]/CK (0.8438 0.8774) 

U0_RegFile/RdData_reg[3]/CK (0.8438 0.8773) 

U0_RegFile/RdData_reg[6]/CK (0.8431 0.8767) 

U0_RegFile/RdData_reg[1]/CK (0.8418 0.8754) 

U0_RegFile/Reg_File_reg[2][1]/CK (0.8437 0.8773) 

U0_RegFile/RdData_reg[4]/CK (0.8444 0.878) 

U0_RegFile/Reg_File_reg[2][7]/CK (0.8441 0.8777) 

U0_RegFile/wr_done_reg/CK (0.8368 0.8704) 

U0_RegFile/RdData_reg[5]/CK (0.8394 0.873) 

U0_RegFile/RdData_reg[0]/CK (0.8374 0.871) 

U0_SYS_CTRL/alu_fun_reg_reg[2]/CK (0.8199 0.8536) 

U0_SYS_CTRL/alu_fun_reg_reg[1]/CK (0.8228 0.8564) 

U0_RegFile/Reg_File_reg[2][4]/CK (0.8334 0.867) 

U0_RegFile/Reg_File_reg[2][3]/CK (0.8292 0.8628) 

U0_SYS_CTRL/addr_reg_reg[3]/CK (0.8331 0.8667) 

U0_SYS_CTRL/alu_fun_reg_reg[0]/CK (0.828 0.8616) 

U0_RegFile/RdData_VLD_reg/CK (0.828 0.8616) 

U0_SYS_CTRL/addr_reg_reg[2]/CK (0.8334 0.867) 

U0_SYS_CTRL/alu_fun_reg_reg[3]/CK (0.8155 0.8491) 

U0_RegFile/Reg_File_reg[2][6]/CK (0.8291 0.8627) 

U0_RegFile/Reg_File_reg[2][5]/CK (0.829 0.8626) 

U0_SYS_CTRL/addr_reg_reg[1]/CK (0.8335 0.8671) 

U0_SYS_CTRL/addr_reg_reg[0]/CK (0.8335 0.8671) 

U0_SYS_CTRL/current_state_reg[2]/CK (0.8285 0.8621) 

U0_SYS_CTRL/cmd_reg_reg[0]/CK (0.814 0.8476) 

U0_ref_sync/sync_bus_reg[5]/CK (0.8289 0.8625) 

U0_ref_sync/sync_bus_reg[6]/CK (0.829 0.8626) 

U0_SYS_CTRL/cmd_reg_reg[1]/CK (0.8168 0.8504) 

U0_ref_sync/sync_bus_reg[3]/CK (0.8286 0.8622) 

U0_ref_sync/sync_bus_reg[4]/CK (0.8288 0.8624) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][6]/CK (0.8418 0.8753) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][6]/CK (0.8399 0.8734) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][5]/CK (0.846 0.8795) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][5]/CK (0.8441 0.8776) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][0]/CK (0.837 0.8706) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][4]/CK (0.8481 0.8816) 

U0_SYS_CTRL/current_state_reg[0]/CK (0.8282 0.8618) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][4]/CK (0.8481 0.8816) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][7]/CK (0.8347 0.8682) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][7]/CK (0.8325 0.8661) 

U0_ref_sync/sync_bus_reg[2]/CK (0.828 0.8616) 

U0_UART_FIFO/u_FIFO_WR/wr_bin_reg[2]/CK (0.828 0.8616) 

U0_SYS_CTRL/current_state_reg[1]/CK (0.8274 0.861) 

U0_ref_sync/pulse_flop_reg/CK (0.8279 0.8615) 

U0_ref_sync/sync_bus_reg[1]/CK (0.828 0.8616) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][6]/CK (0.8597 0.8932) 

U0_UART_FIFO/u_FIFO_WR/wr_bin_reg[1]/CK (0.8301 0.8637) 

U0_ref_sync/sync_bus_reg[0]/CK (0.828 0.8616) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][5]/CK (0.8597 0.8931) 

U0_UART_FIFO/u_FIFO_WR/wr_bin_reg[3]/CK (0.827 0.8606) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[4][6]/CK (0.8597 0.8931) 

U0_UART_FIFO/u_rd_DF_SYNC/sync_reg_reg[1][3]/CK (0.8263 0.8599) 

U0_UART_FIFO/u_rd_DF_SYNC/sync_reg_reg[1][1]/CK (0.824 0.8576) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[4][5]/CK (0.8596 0.893) 

U0_ref_sync/sync_bus_reg[7]/CK (0.8282 0.8618) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][0]/CK (0.8297 0.8633) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][4]/CK (0.8504 0.8839) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][7]/CK (0.8297 0.8633) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][3]/CK (0.8529 0.8864) 

U0_ref_sync/enable_pulse_reg/CK (0.8281 0.8617) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][2]/CK (0.8602 0.8936) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][1]/CK (0.8609 0.8944) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][1]/CK (0.8613 0.8947) 

U0_ref_sync/sync_reg_reg[1]/CK (0.8283 0.8619) 

U0_UART_FIFO/u_rd_DF_SYNC/sync_reg_reg[1][2]/CK (0.828 0.8616) 

U0_UART_FIFO/u_FIFO_WR/wr_bin_reg[0]/CK (0.8275 0.861) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[6][2]/CK (0.859 0.8924) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[4][7]/CK (0.8649 0.8983) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][0]/CK (0.8649 0.8983) 

U0_UART_FIFO/u_rd_DF_SYNC/sync_reg_reg[1][0]/CK (0.8285 0.8621) 

U0_ref_sync/sync_reg_reg[0]/CK (0.8283 0.8619) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[7][3]/CK (0.8568 0.8902) 

U0_UART_FIFO/u_rd_DF_SYNC/sync_reg_reg[0][1]/CK (0.8283 0.8619) 

U0_UART_FIFO/u_rd_DF_SYNC/sync_reg_reg[0][3]/CK (0.8282 0.8618) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[4][4]/CK (0.8546 0.8881) 

U0_UART_FIFO/u_rd_DF_SYNC/sync_reg_reg[0][2]/CK (0.8287 0.8622) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][2]/CK (0.8656 0.8989) 

U0_UART_FIFO/u_rd_DF_SYNC/sync_reg_reg[0][0]/CK (0.8288 0.8624) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][1]/CK (0.8643 0.8976) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[4][2]/CK (0.8739 0.9073) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[5][3]/CK (0.8739 0.9072) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[4][0]/CK (0.8648 0.8982) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][7]/CK (0.8648 0.8981) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][6]/CK (0.8655 0.8989) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[4][1]/CK (0.8661 0.8995) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[4][3]/CK (0.8739 0.9073) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][5]/CK (0.8733 0.9066) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][6]/CK (0.8672 0.9006) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][4]/CK (0.8738 0.9071) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][7]/CK (0.8682 0.9016) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][6]/CK (0.869 0.9023) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][5]/CK (0.8736 0.9069) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][5]/CK (0.8734 0.9067) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][4]/CK (0.8739 0.9073) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][7]/CK (0.8706 0.904) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][0]/CK (0.8709 0.9042) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[0][7]/CK (0.8701 0.9035) 

U1_RST_SYNC/sync_reg_reg[1]/CK (0.8293 0.8629) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[0][4]/CK (0.8728 0.9061) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][4]/CK (0.8741 0.9074) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[0][5]/CK (0.8722 0.9055) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][0]/CK (0.8713 0.9047) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[0][6]/CK (0.872 0.9053) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][3]/CK (0.8725 0.9059) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][0]/CK (0.8712 0.9046) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[0][0]/CK (0.8711 0.9044) 

U1_RST_SYNC/sync_reg_reg[0]/CK (0.8293 0.8629) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][3]/CK (0.8742 0.9075) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][1]/CK (0.8714 0.9047) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[0][1]/CK (0.8714 0.9048) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][3]/CK (0.873 0.9063) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[0][3]/CK (0.873 0.9063) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][2]/CK (0.873 0.9064) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[1][1]/CK (0.8715 0.9048) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[3][2]/CK (0.8742 0.9075) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][1]/CK (0.8733 0.9066) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[0][2]/CK (0.8732 0.9066) 

U0_UART_FIFO/u_FIFO_MEM_CNTRL/mem_reg[2][2]/CK (0.8733 0.9066) 

U0_CLK_GATE/U0_TLATNCAX12M/CK (0.6133 0.6497) 
U0_CLK_GATE/U0_TLATNCAX12M/ECK (0.8581 0.8603) load=0.0473764(pf) 

U0_ALU/ALU_OUT_reg[7]/CK (0.8633 0.8655) 

U0_ALU/ALU_OUT_reg[6]/CK (0.8629 0.8651) 

U0_ALU/ALU_OUT_reg[5]/CK (0.8628 0.865) 

U0_ALU/ALU_OUT_reg[4]/CK (0.8627 0.8649) 

U0_ALU/ALU_OUT_reg[3]/CK (0.8633 0.8655) 

U0_ALU/ALU_OUT_reg[2]/CK (0.8632 0.8654) 

U0_ALU/ALU_OUT_reg[1]/CK (0.8633 0.8655) 

U0_ALU/ALU_OUT_reg[0]/CK (0.863 0.8652) 

U0_ALU/ALU_OUT_reg[15]/CK (0.8597 0.8619) 

U0_ALU/ALU_OUT_reg[14]/CK (0.8601 0.8623) 

U0_ALU/ALU_OUT_reg[13]/CK (0.8608 0.863) 

U0_ALU/ALU_OUT_reg[12]/CK (0.8615 0.8637) 

U0_ALU/ALU_OUT_reg[11]/CK (0.8621 0.8643) 

U0_ALU/ALU_OUT_reg[10]/CK (0.8625 0.8647) 

U0_ALU/ALU_OUT_reg[9]/CK (0.8633 0.8655) 

U0_ALU/ALU_OUT_reg[8]/CK (0.8633 0.8655) 

U0_ALU/ALU_OUT_VLD_reg/CK (0.8593 0.8615) 

