% --------- Sigma Delta ---------
@ARTICLE{Matsuya1987, 
author={Y. Matsuya and K. Uchimura and A. Iwata and T. Kobayashi and M. Ishikawa and T. Yoshitome}, 
journal={IEEE Journal of Solid-State Circuits}, 
title={A 16-bit oversampling A-to-D conversion technology using triple-integration noise shaping}, 
year={1987}, 
volume={22}, 
number={6}, 
pages={921-929}, 
keywords={Analogue-digital conversion;CMOS integrated circuits;Large scale integration;analogue-digital conversion;large scale integration;Bandwidth;CMOS process;CMOS technology;Circuits;Digital filters;Large scale integration;Multi-stage noise shaping;Noise reduction;Noise shaping;Sampling methods}, 
doi={10.1109/JSSC.1987.1052839}, 
ISSN={0018-9200}, 
month={Dec},}
@ARTICLE{Babanezhad1991, 
author={J. N. Babanezhad}, 
journal={IEEE Journal of Solid-State Circuits}, 
title={A low-output-impedance fully differential op amp with large output swing and continuous-time common-mode feedback}, 
year={1991}, 
volume={26}, 
number={12}, 
pages={1825-1833}, 
keywords={CMOS integrated circuits;differential amplifiers;feedback;linear integrated circuits;operational amplifiers;5 V;8 V;95 dB;CMOS n-well process;common-mode feedback;common-source;complimentary outputs;continuous-time feedback;differential-output input stage;floating compensation capacitors;fully differential op amp;low-output-impedance;monolithic IC;source-follower;Bandwidth;Capacitance;Capacitors;Circuit simulation;Feedback circuits;Filters;Impedance;Operational amplifiers;Output feedback;Resistors}, 
doi={10.1109/4.104174}, 
ISSN={0018-9200}, 
month={Dec},}
@ARTICLE{Hein1993, 
author={S. Hein and A. Zakhor}, 
journal={IEEE Transactions on Signal Processing}, 
title={On the stability of sigma delta modulators}, 
year={1993}, 
volume={41}, 
number={7}, 
pages={2322-2348}, 
keywords={analogue-digital conversion;data handling;limit cycles;modulators;stability;double loop modulator;interpolative modulators;limit cycles;sigma delta modulators;stability analysis;Analog-digital conversion;Bandwidth;Circuit stability;Delta modulation;Delta-sigma modulation;Limit-cycles;Robustness;Signal to noise ratio;Stability analysis;Very large scale integration}, 
doi={10.1109/78.224243}, 
ISSN={1053-587X}, 
month={Jul},}
@ARTICLE{Baird1994, 
author={R. T. Baird and T. S. Fiez}, 
journal={IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing}, 
title={Stability analysis of high-order delta-sigma modulation for ADC's}, 
year={1994}, 
volume={41}, 
number={1}, 
pages={59-62}, 
keywords={analogue-digital conversion;delta modulation;limit cycles;modulators;nonlinear network analysis;ΔΣ A/D modulators;delta-sigma modulation;dynamic characteristics;initial conditions;input amplitude;integrator delays;integrator gains;linear methods;multi-bit quantization;saturation limit cycles;stability analysis;stabilization;transients;Circuit stability;Delay;Delta modulation;Delta-sigma modulation;Digital filters;Limit-cycles;Pulse modulation;Quantization;Signal resolution;Stability analysis}, 
doi={10.1109/82.275660}, 
ISSN={1057-7130}, 
month={Jan},}
@ARTICLE{Baird1995, 
author={R. T. Baird and T. S. Fiez}, 
journal={IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing}, 
title={Linearity enhancement of multibit Delta; Sigma; A/D and D/A converters using data weighted averaging}, 
year={1995}, 
volume={42}, 
number={12}, 
pages={753-762}, 
keywords={digital-analogue conversion;electric distortion;sigma-delta modulation;3 bit;aliasing;data weighted averaging;distortion spectra;dynamic element matching algorithm;dynamic range improvement;first-order noise shaping;linearity enhancement;multibit ΔΣ A/D converters;multibit ΔΣ D/A converters;oversampling ratio;random dithering;signal-to-noise ratio;third-order modulator;Baseband;Dynamic range;Feedback;Heuristic algorithms;Linearity;Logic;Noise shaping;Quantization;Signal processing algorithms;Signal to noise ratio}, 
doi={10.1109/82.476173}, 
ISSN={1057-7130}, 
month={Dec},}
@ARTICLE{Baird1996, 
author={R. T. Baird and T. S. Fiez}, 
journal={IEEE Journal of Solid-State Circuits}, 
title={A low oversampling ratio 14-b 500-kHz Delta; Sigma; ADC with a self-calibrated multibit DAC}, 
year={1996}, 
volume={31}, 
number={3}, 
pages={312-320}, 
keywords={CMOS integrated circuits;calibration;digital-analogue conversion;sigma-delta modulation;1.2 micron;14 bit;500 kHz;CMOS process;circuit design;circuit topology;delta-sigma analog-to-digital converter;dynamic range;high-order embedded architecture;multibit quantization;oversampling ratio;sampling rate;self-calibrated multibit DAC;stability;Analog-digital conversion;CMOS process;Circuit stability;Circuit synthesis;Circuit topology;Digital modulation;Digital-analog conversion;Dynamic range;Quantization;Robustness}, 
doi={10.1109/4.494193}, 
ISSN={0018-9200}, 
month={Mar},}
@book{Steven1996,
publisher = "IEEE Press",
booktitle = "Delta-Sigma data converters theory, design, and simulation",
isbn = "0-7803-1045-4",
year = "1996",
title = "Delta-Sigma data converters : theory, design, and simulation",
language = "eng",
address = "New York",
author = "Norsworthy Steven R. 1956-",
keywords = "Convertisseurs analogique-numérique",
lccn = "0-7803-1045-4",}
@ARTICLE{Au1997, 
author={S. Au and B. H. Leung}, 
journal={IEEE Journal of Solid-State Circuits}, 
title={A 1.95-V, 0.34-mW, 12-b sigma-delta modulator stabilized by local feedback loops}, 
year={1997}, 
volume={32}, 
number={3}, 
pages={321-328}, 
keywords={CMOS integrated circuits;circuit feedback;circuit stability;harmonic distortion;integrated circuit design;sigma-delta modulation;switched capacitor networks;0.34 mW;1.2 mum;1.95 V;8 kHz;CMOS technology;architecture;dc gain;design;high-quality voice;local feedback loop stabilization;low voltage op-amps;low-power low-voltage ΣΔ modulator;low-voltage switched capacitor implementation;oversampled A/D converter;sigma-delta modulator;third-order modulator;Bandwidth;CMOS technology;Delta-sigma modulation;Digital modulation;Energy consumption;Feedback loop;Frequency;Gold;Operational amplifiers;Sampling methods}, 
doi={10.1109/4.557629}, 
ISSN={0018-9200}, 
month={Mar},}
@ARTICLE{Brooks1997, 
author={T. L. Brooks and D. H. Robertson and D. F. Kelly and A. Del Muro and S. W. Harston}, 
journal={IEEE Journal of Solid-State Circuits}, 
title={A cascaded sigma-delta pipeline A/D converter with 1.25 MHz signal bandwidth and 89 dB SNR}, 
year={1997}, 
volume={32}, 
number={12}, 
pages={1896-1906}, 
keywords={CMOS integrated circuits;cascade networks;harmonic distortion;pipeline processing;quantisation (signal);sigma-delta modulation;0.6 micron;1.25 MHz;100 kHz;16 bit;20 MHz;3 V;5 V;550 mW;CMOS process;SNR;bootstrapped input switches;cascaded sigma-delta pipeline A/D converter;clock-boosted input switches;dynamic element matching techniques;dynamic linearity;high-resolution pipelined quantizer;oversampling ratios;signal bandwidth;static linearity;total harmonic distortion;Analog-digital conversion;CMOS process;Clocks;Degradation;Delay;Delta-sigma modulation;Linearity;Pipelines;Stability;Switches}, 
doi={10.1109/4.643648}, 
ISSN={0018-9200}, 
month={Dec},}
@book{Medeiro1999,
abstract = {The interest for :I:{\~{}} modulation-based NO converters has significantly increased in the last years. The reason for that is twofold. On the one hand, unlike other converters that need accurate building blocks to obtain high res­ olution, :I:{\~{}} converters show low sensitivity to the imperfections of their building blocks. This is achieved through extensive use of digital signal pro­ cessing - a desirable feature regarding the implementation of NO interfaces in mainstream CMOS technologies which are better suited for implementing fast, dense, digital circuits than accurate analog circuits. On the other hand, the number of applications with industrial interest has also grown. In fact, starting from the earliest in the audio band, today we can find :I:{\~{}} converters in a large variety of NO interfaces, ranging from instrumentation to commu­ nications. These advances have been supported by a number of research works that have lead to a considerably large amount of published papers and books cov­ ering different sub-topics: from purely theoretical aspects to architecture and circuit optimization. However, so much material is often difficultly digested by those unexperienced designers who have been committed to developing a :I:{\~{}} converter, mainly because there is a lack of methodology. In our view, a clear methodology is necessary in :I:{\~{}} modulator design because all related tasks are rather hard.},
author = {Medeiro, Fernando and P{\'{e}}rez-Verd{\'{u}}, Angel and Rodr{\'{i}}guez-V{\'{a}}zquez, Angel},
doi = {DOI https://doi-org.ezproxy.universite-paris-saclay.fr/10.1007/978-1-4757-3003-6},
file = {:home/lcr/T{\'{e}}l{\'{e}}chargements/10.1007{\%}2F978-1-4757-3003-6.pdf:pdf},
isbn = {9781475730036},
keywords = {CMOS,Signal,integrated circuit,modeling,optimization,simulation,transmission},
pages = {303},
publisher = {Kluwer Academic},
title = {{Top-Down Design of High-Performance Sigma-Delta Modulators}},
year = {1999},}
@ARTICLE{Cauwenberghs2000, 
author={G. Cauwenberghs and G. C. Temes}, 
journal={IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing}, 
title={Adaptive digital correction of analog errors in MASH ADCs. I. Off-line and blind on-line calibration}, 
year={2000}, 
volume={47}, 
number={7}, 
pages={621-628}, 
keywords={FIR filters;adaptive signal processing;analogue-digital conversion;calibration;delta-sigma modulation;quantisation (signal);transfer functions;FIR coefficients;MASH ADCs;adaptive digital correction;analog errors;analog imperfections;bandlimited spectrum;capacitor ratio mismatch;cascaded delta-sigma modulators;digital output;dual-quantization oversampled converters;higher order oversampled analog-to-digital conversion;intermediate delta-sigma stages;linear finite-impulse response filters;lower order quantization noise;near-perfect adaptive correction;on-line calibration;precise matching;signal transfer function;signal-to-quantization-noise performance;spectral distortion;test signal injection;unknown input signal;Analog-digital conversion;Calibration;Capacitors;Delta modulation;Distortion;Error correction;Finite impulse response filter;Multi-stage noise shaping;Noise cancellation;Quantization}, 
doi={10.1109/82.850421}, 
ISSN={1057-7130}, 
month={Jul},}
@ARTICLE{Rossi2009, 
author={L. Rossi and S. Tanner and P. A. Farine}, 
journal={IEEE Transactions on Circuits and Systems I: Regular Papers}, 
title={Performance Analysis of a Hybrid Incremental and Cyclic A/D Conversion Principle}, 
year={2009}, 
volume={56}, 
number={7}, 
pages={1383-1390}, 
keywords={analogue-digital conversion;antialiasing;switched capacitor filters;antialiasing filter;cyclic conversion;hybrid incremental A/D conversion;low-complexity 14-b ADC;multiorder sigma-delta A/D converter;switched-capacitor implementation;A/D conversion;cyclic;incremental}, 
doi={10.1109/TCSI.2008.2006215}, 
ISSN={1549-8328}, 
month={July},}
@ARTICLE{Chae2009, 
author={Y. Chae and G. Han}, 
journal={IEEE Journal of Solid-State Circuits}, 
title={Low Voltage, Low Power, Inverter-Based Switched-Capacitor Delta-Sigma Modulator}, 
year={2009}, 
volume={44}, 
number={2}, 
pages={458-472}, 
keywords={CMOS image sensors;codecs;delta-sigma modulation;low-power electronics;operational amplifiers;optimisation;pacemakers;switched capacitor networks;CMOS image sensor;audio codec;design optimizations;frequency 120 Hz;frequency 20 kHz;frequency 8 kHz;implantable pacemaker;inverter-based switched-capacitor delta-sigma modulator;noise figure 63 dB;noise figure 65 dB;noise figure 81 dB;operational transconductance amplifier;power 0.73 muW;power 36 muW;power 5.6 muW;scaled CMOS technology;switched-capacitor circuits;voltage 0.7 V;voltage 1.2 V;voltage 1.5 V;Bandwidth;CMOS image sensors;CMOS technology;Circuits;Codecs;Delta modulation;Low voltage;Modulation coding;Pacemakers;Transconductance;Delta-sigma modulator;inverter-based switched-capacitor circuit;operational transconductance amplifier;scaled CMOS technology;switched-capacitor circuit}, 
doi={10.1109/JSSC.2008.2010973}, 
ISSN={0018-9200}, 
month={Feb},}
@ARTICLE{Agah2010, 
author={A. Agah and K. Vleugels and P. B. Griffin and M. Ronaghi and J. D. Plummer and B. A. Wooley}, 
journal={IEEE Journal of Solid-State Circuits}, 
title={A High-Resolution Low-Power Incremental {$\Sigma\Delta$} ADC With Extended Range for Biosensor Arrays}, 
year={2010}, 
volume={45}, 
number={6}, 
pages={1099-1110}, 
keywords={CMOS digital integrated circuits;biosensors;sigma-delta modulation;CMOS technology;analog-to-digital converter;high-resolution low-power incremental ΣΔ ADC;incremental sigma-delta modulation;power 38.1 mW;size 0.18 mum;voltage 1.8 V;Analog-digital conversion;Bioluminescence;Biosensors;CMOS technology;Delta-sigma modulation;Distortion;Dynamic range;Linearity;Sensor arrays;Signal resolution;A/D conversion;bio-sensors;incremental {$\Sigma\Delta$} modulator;successive approximation ADC}, 
doi={10.1109/JSSC.2010.2048493}, 
ISSN={0018-9200}, 
month={June},}
@ARTICLE{Yamamoto2012, 
author={K. Yamamoto and A. Carusone}, 
journal={IEEE Journal of Solid-State Circuits}, 
title={A 1-1-1-1 MASH Delta-Sigma Modulator With Dynamic Comparator-Based OTAs}, 
year={2012}, 
volume={47}, 
number={8}, 
pages={1866-1883}, 
keywords={charge exchange;delta-sigma modulation;switched capacitor networks;CMOS prototype;MASH delta-sigma modulator with dynamic comparator-based OTAs;charge transfer;current pulses;differential input;input voltage toward zero;switched-capacitor circuit;Bandwidth;CMOS integrated circuits;Capacitors;Modulation;Monitoring;Multi-stage noise shaping;Prototypes;ADC;CBSC;DCBOTA;ZCBC;delta-sigma modulator;dynamic comparator;switched capacitor}, 
doi={10.1109/JSSC.2012.2196732}, 
ISSN={0018-9200}, 
month={Aug},}
@INPROCEEDINGS{Chen2016, 
author={C. H. Chen and Y. Zhang and T. He and G. C. Temes}, 
booktitle={2016 IEEE International Symposium on Circuits and Systems (ISCAS)}, 
title={An incremental analog-to-digital converter with multi-step extended counting for sensor interfaces}, 
year={2016}, 
volume={}, 
number={}, 
pages={77-80}, 
keywords={analogue-digital conversion;counting circuits;signal conditioning circuits;direct-input feed-forward modulator;energy efficiency;high-resolution power-efficient conversion;incremental A-D converters;integrated sensor interface circuits;multi-stage IADC;multi-step extended counting scheme;residue voltage;single-stage IADC;Analog-digital conversion;Clocks;Digital filters;Energy efficiency;Hardware;Modulation;Quantization (signal);analog-to-digital converter (ADC);delta sigma (ΔΣ);extended-counting;incremental data converters;measurement and instrumentation;multi-stage noise shaping (MASH);multi-step;sensor interface;time-domain analysis;two step}, 
doi={10.1109/ISCAS.2016.7527174}, 
ISSN={}, 
month={May},}
@ARTICLE{Jeon2017, 
author={B. K. Jeon and S. K. Hong and O. K. Kwon}, 
journal={IEEE Transactions on Circuits and Systems II: Express Briefs}, 
title={A Low-Power 12-bit Extended Counting ADC Without Calibration for CMOS Image Sensors}, 
year={2017}, 
volume={PP}, 
number={99}, 
pages={1-1}, 
keywords={Analog-digital conversion;Calibration;Capacitance;Capacitors;Linearity;Radiation detectors;Timing;ΔΣ ADC;CMOS image sensor;Extended counting ADC;single-slope ADC}, 
doi={10.1109/TCSII.2017.2717044}, 
ISSN={1549-7747}, 
month={},}
@ARTICLE{Liu2017, 
author={Q. Liu and A. Edward and D. Zhou and J. Silva-Martinez}, 
journal={IEEE Transactions on Very Large Scale Integration (VLSI) Systems}, 
title={A Continuous-Time MASH 1-1-1 Delta-Sigma Modulator With FIR DAC and Encoder-Embedded Loop-Unrolling Quantizer in 40-nm CMOS}, 
year={2017}, 
volume={PP}, 
number={99}, 
pages={1-12}, 
keywords={Delays;Finite impulse response filters;Jitter;Modulation;Multi-stage noise shaping;Quantization (signal);Transfer functions;Analog-to-digital converter;delta-sigma modulator (ΔΣM);finite impulse response (FIR);loop-unrolling;multistage noise shaping (MASH).}, 
doi={10.1109/TVLSI.2017.2780272}, 
ISSN={1063-8210}, 
month={},}

%--------- Incremental Sigma Delta -------
@ARTICLE{Markus2004, 
author={J. Markus and J. Silva and G. C. Temes}, 
journal={IEEE Transactions on Circuits and Systems I: Regular Papers}, 
title={Theory and applications of incremental Delta; Sigma; converters}, 
year={2004}, 
volume={51}, 
number={4}, 
pages={678-690}, 
keywords={analogue-digital conversion;delta-sigma modulation;integrated circuit design;optimisation;A/D complexity;analog-digital converters;charge balancing delta-sigma (ΔΣ) modulator;circuit level;decimating filter;dither;incremental ΔΣ converters;incremental (integrating) analog-digital (A/D) converter;incremental converter;no-latency ΔΣ converter;nyquist-rate converters;one-shot ΔΣ converter;operating principles;optimization;resolution;specialized digital filter design;speed;staggered zeros;switched-capacitor circuit;topologies;Circuit simulation;Circuit topology;Delta modulation;Design methodology;Design optimization;Digital filters;Instrumentation and measurement;Integrated circuit measurements;Linearity;Switching converters}, 
doi={10.1109/TCSI.2004.826202}, 
ISSN={1549-8328}, 
month={April},}
@ARTICLE{Quiquempoix2006, 
author={V. Quiquempoix and P. Deval and A. Barreto and G. Bellini and J. Markus and J. Silva and G. C. Temes}, 
journal={IEEE Journal of Solid-State Circuits}, 
title={A low-power 22-bit incremental ADC}, 
year={2006}, 
volume={41}, 
number={7}, 
pages={1562-1571}, 
keywords={CMOS integrated circuits;analogue-digital conversion;digital filters;low-power electronics;oscillators;0.6 micron;120 muA;2.7 to 5.0 V;CMOS process;analog-to-digital conversion;fractal sequences;gain control circuit;incremental data converters;low-drift oscillator;low-noise oscillator;low-power electronics;offset-cancellation scheme;on-chip digital filter;sine filter;CMOS process;Computer science;Digital filters;Fractals;Gain control;Gain measurement;Integrated circuit measurements;Integrated circuit noise;Noise measurement;Switching converters;Analog-to-digital conversion;CMOS analog integrated circuits;delta-sigma modulation;incremental data converters;low-power electronics;mixed analog-digital integrated circuits;oversampling A/D converters;switched-capacitor circuits}, 
doi={10.1109/JSSC.2006.873891}, 
ISSN={0018-9200}, 
month={July},}
@ARTICLE{Caldwell2010, 
author={T. C. Caldwell and D. A. Johns}, 
journal={IEEE Transactions on Circuits and Systems I: Regular Papers}, 
title={Incremental Data Converters at Low Oversampling Ratios}, 
year={2010}, 
volume={57}, 
number={7}, 
pages={1525-1537}, 
keywords={analogue-digital conversion;delta-sigma modulation;delta-sigma modulator;incremental A/D converter;incremental data converter;low oversampling ratios;Delta-sigma modulation;incremental analog-digital (A/D) converter;oversampled data conversion;switched capacitor circuits}, 
doi={10.1109/TCSI.2009.2034879}, 
ISSN={1549-8328}, 
month={July},}
@article{Markus2004,
  title={Theory and applications of incremental-$\Delta\Sigma$ converters},
  author={Markus, Janos and Silva, Jose and Temes, Gabor C},
  journal={IEEE Transactions on Circuits and Systems I: Regular Papers},
  volume={51},
  number={4},
  pages={678--690},
  year={2004},
  publisher={IEEE}
}