#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Mon Dec 10 16:30:57 2018
# Process ID: 21716
# Current directory: /home/kristbp2/cs296-33fa18-secret
# Command line: vivado
# Log file: /home/kristbp2/cs296-33fa18-secret/vivado.log
# Journal file: /home/kristbp2/cs296-33fa18-secret/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/kristbp2/cs296-33fa18-secret/music_box.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/software/xilinx-2015/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 5855.105 ; gain = 114.152 ; free physical = 12225 ; free virtual = 17985
update_compile_order -fileset sim_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.3 -module_name main_mem
set_property -dict [list CONFIG.Write_Width_A {27} CONFIG.Write_Depth_A {18433} CONFIG.Load_Init_File {true} CONFIG.Coe_File {/home/kristbp2/cs296-33fa18-secret/midi-converison/song1.coe} CONFIG.Read_Width_A {27} CONFIG.Write_Width_B {27} CONFIG.Read_Width_B {27}] [get_ips main_mem]
INFO: [IP_Flow 19-3484] Absolute path of file '/home/kristbp2/cs296-33fa18-secret/midi-converison/song1.coe' provided. It will be converted relative to IP Instance files '../../../../midi-converison/song1.coe'
generate_target {instantiation_template} [get_files /home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/main_mem/main_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'main_mem'...
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
generate_target all [get_files  /home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/main_mem/main_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'main_mem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'main_mem'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'main_mem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'main_mem'...
export_ip_user_files -of_objects [get_files /home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/main_mem/main_mem.xci] -no_script -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/main_mem/main_mem.xci]
launch_run -jobs 2 main_mem_synth_1
[Mon Dec 10 16:35:23 2018] Launched main_mem_synth_1...
Run output will be captured here: /home/kristbp2/cs296-33fa18-secret/music_box.runs/main_mem_synth_1/runme.log
export_simulation -of_objects [get_files /home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/main_mem/main_mem.xci] -directory /home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/sim_scripts -force -quiet
update_compile_order -fileset sim_1
set_property top toplevel [current_fileset]
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 5.2 -module_name note_decoder_clock
set_property -dict [list CONFIG.PRIMARY_PORT {clk_in} CONFIG.CLK_OUT1_PORT {clk_out} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {6.2993415} CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false} CONFIG.MMCM_DIVCLK_DIVIDE {6} CONFIG.MMCM_CLKFBOUT_MULT_F {45.875} CONFIG.MMCM_CLKOUT0_DIVIDE_F {121.375} CONFIG.CLKOUT1_JITTER {544.920} CONFIG.CLKOUT1_PHASE_ERROR {379.598}] [get_ips note_decoder_clock]
generate_target {instantiation_template} [get_files /home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/note_decoder_clock/note_decoder_clock.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'note_decoder_clock'...
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
generate_target all [get_files  /home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/note_decoder_clock/note_decoder_clock.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'note_decoder_clock'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'note_decoder_clock'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'note_decoder_clock'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'note_decoder_clock'...
export_ip_user_files -of_objects [get_files /home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/note_decoder_clock/note_decoder_clock.xci] -no_script -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/note_decoder_clock/note_decoder_clock.xci]
launch_run -jobs 2 note_decoder_clock_synth_1
[Mon Dec 10 16:58:35 2018] Launched note_decoder_clock_synth_1...
Run output will be captured here: /home/kristbp2/cs296-33fa18-secret/music_box.runs/note_decoder_clock_synth_1/runme.log
export_simulation -of_objects [get_files /home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/note_decoder_clock/note_decoder_clock.xci] -directory /home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/sim_scripts -force -quiet
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 5.2 -module_name player_clock
set_property -dict [list CONFIG.PRIMARY_PORT {clk_in} CONFIG.CLK_OUT1_PORT {clk_out} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {5} CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {32.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {128.000} CONFIG.CLKOUT1_JITTER {631.442} CONFIG.CLKOUT1_PHASE_ERROR {346.848}] [get_ips player_clock]
generate_target {instantiation_template} [get_files /home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'player_clock'...
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
generate_target all [get_files  /home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'player_clock'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'player_clock'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'player_clock'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'player_clock'...
export_ip_user_files -of_objects [get_files /home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock.xci] -no_script -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock.xci]
launch_run -jobs 2 player_clock_synth_1
[Mon Dec 10 17:09:04 2018] Launched player_clock_synth_1...
Run output will be captured here: /home/kristbp2/cs296-33fa18-secret/music_box.runs/player_clock_synth_1/runme.log
export_simulation -of_objects [get_files /home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock.xci] -directory /home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/sim_scripts -force -quiet
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /home/kristbp2/cs296-33fa18-secret/src/main_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property top main_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/triangle_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/triangle_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/square_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/square_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/saw_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/saw_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/length_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/waveform_lengths.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/offset_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/waveform_offsets.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/song1.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/main_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform_offsets.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform_lengths.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
xvlog -m64 --relax -prj main_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module player_clock_clk_wiz
INFO: [VRFC 10-2458] undeclared symbol clk_in_player_clock, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_clk_wiz.v:77]
INFO: [VRFC 10-2458] undeclared symbol clk_out_player_clock, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_clk_wiz.v:127]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module player_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/mux_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_control
ERROR: [VRFC 10-433] cannot index into non-array button_out [/home/kristbp2/cs296-33fa18-secret/src/mux_control.v:7]
ERROR: [VRFC 10-433] cannot index into non-array button_out [/home/kristbp2/cs296-33fa18-secret/src/mux_control.v:8]
ERROR: [VRFC 10-433] cannot index into non-array button_out [/home/kristbp2/cs296-33fa18-secret/src/mux_control.v:9]
ERROR: [VRFC 10-1040] module mux_control ignored due to previous errors [/home/kristbp2/cs296-33fa18-secret/src/mux_control.v:1]
xvhdl -m64 --relax -prj main_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/main_mem/sim/main_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity main_mem
INFO: [USF-XSim-99] Step results log file:'/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 6154.215 ; gain = 0.000 ; free physical = 11495 ; free virtual = 17478
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/triangle_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/triangle_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/square_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/square_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/saw_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/saw_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/length_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/waveform_lengths.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/offset_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/waveform_offsets.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/song1.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/main_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform_offsets.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform_lengths.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
xvlog -m64 --relax -prj main_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module player_clock_clk_wiz
INFO: [VRFC 10-2458] undeclared symbol clk_in_player_clock, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_clk_wiz.v:77]
INFO: [VRFC 10-2458] undeclared symbol clk_out_player_clock, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_clk_wiz.v:127]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module player_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/mux_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
ERROR: [VRFC 10-46] mux_ctrl is already declared [/home/kristbp2/cs296-33fa18-secret/src/main.v:55]
INFO: [VRFC 10-2458] undeclared symbol next_add, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/src/main.v:56]
INFO: [VRFC 10-2458] undeclared symbol player_clk_out1, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/src/main.v:59]
INFO: [VRFC 10-2458] undeclared symbol mux_out, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/src/main.v:62]
INFO: [VRFC 10-2458] undeclared symbol next_addr, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/src/main.v:66]
ERROR: [VRFC 10-1040] module main ignored due to previous errors [/home/kristbp2/cs296-33fa18-secret/src/main.v:25]
xvhdl -m64 --relax -prj main_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/main_mem/sim/main_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity main_mem
INFO: [USF-XSim-99] Step results log file:'/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/xvlog.log' file for more information.
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/triangle_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/triangle_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/square_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/square_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/saw_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/saw_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/length_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/waveform_lengths.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/offset_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/waveform_offsets.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/song1.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/main_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform_offsets.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform_lengths.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
xvlog -m64 --relax -prj main_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module player_clock_clk_wiz
INFO: [VRFC 10-2458] undeclared symbol clk_in_player_clock, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_clk_wiz.v:77]
INFO: [VRFC 10-2458] undeclared symbol clk_out_player_clock, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_clk_wiz.v:127]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module player_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/mux_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2458] undeclared symbol next_add, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/src/main.v:56]
INFO: [VRFC 10-2458] undeclared symbol player_clk_out1, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/src/main.v:59]
INFO: [VRFC 10-2458] undeclared symbol mux_out, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/src/main.v:62]
INFO: [VRFC 10-2458] undeclared symbol next_addr, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/src/main.v:66]
WARNING: [VRFC 10-756] identifier addr5 is used before its declaration [/home/kristbp2/cs296-33fa18-secret/src/main.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_tb
WARNING: [VRFC 10-756] identifier clk is used before its declaration [/home/kristbp2/cs296-33fa18-secret/src/main_tb.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj main_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/main_mem/sim/main_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity main_mem
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /software/xilinx-2015/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto b500bd346b0149adb8c4abe2bee709e8 --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_3_1 -L unisims_ver -L unimacro_ver -L secureip --snapshot main_tb_behav xil_defaultlib.main_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 27 for port note [/home/kristbp2/cs296-33fa18-secret/src/main_tb.v:8]
WARNING: [VRFC 10-278] actual bit length 27 differs from formal bit length 15 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/main.v:56]
WARNING: [VRFC 10-278] actual bit length 15 differs from formal bit length 32 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/modules.v:69]
WARNING: [VRFC 10-278] actual bit length 15 differs from formal bit length 32 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/modules.v:70]
WARNING: [VRFC 10-278] actual bit length 15 differs from formal bit length 32 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/modules.v:71]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port div_amt [/home/kristbp2/cs296-33fa18-secret/src/main.v:60]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 15 for port d [/home/kristbp2/cs296-33fa18-secret/src/main.v:62]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/src/main.v" Line 25. Module main has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock.v" Line 69. Module player_clock has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_clk_wiz.v" Line 67. Module player_clock_clk_wiz has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/IBUF.v" Line 30. Module IBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/MMCME2_ADV.v" Line 123. Module MMCME2_ADV(CLKFBOUT_MULT_F=32.0,CLKIN1_PERIOD=10.0,CLKOUT0_DIVIDE_F=128.0,DIVCLK_DIVIDE=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/BUFG.v" Line 26. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/BUFG.v" Line 26. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/src/main.v" Line 25. Module main has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock.v" Line 69. Module player_clock has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_clk_wiz.v" Line 67. Module player_clock_clk_wiz has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/IBUF.v" Line 30. Module IBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/MMCME2_ADV.v" Line 123. Module MMCME2_ADV(CLKFBOUT_MULT_F=32.0,CLKIN1_PERIOD=10.0,CLKOUT0_DIVIDE_F=128.0,DIVCLK_DIVIDE=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/BUFG.v" Line 26. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/BUFG.v" Line 26. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.register(width=1)
Compiling module xil_defaultlib.priority_encoder
Compiling module xil_defaultlib.mux_control
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.mux8(width=15)
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=32.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.player_clock_clk_wiz
Compiling module xil_defaultlib.player_clock
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.register(width=15)
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture softecc_output_reg_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_softecc_output_reg_stage [\blk_mem_gen_v8_3_1_softecc_outp...]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture main_mem_arch of entity xil_defaultlib.main_mem [main_mem_default]
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.main_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot main_tb_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/xsim.dir/main_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 10 17:22:11 2018...
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 6154.215 ; gain = 0.000 ; free physical = 11549 ; free virtual = 17607
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "main_tb_behav -key {Behavioral:sim_1:Functional:main_tb} -tclbatch {main_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source main_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'main_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 6154.215 ; gain = 0.000 ; free physical = 11532 ; free virtual = 17597
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/triangle_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/triangle_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/square_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/square_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/saw_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/saw_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/length_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/waveform_lengths.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/offset_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/waveform_offsets.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/song1.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/main_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform_offsets.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform_lengths.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
xvlog -m64 --relax -prj main_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module player_clock_clk_wiz
INFO: [VRFC 10-2458] undeclared symbol clk_in_player_clock, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_clk_wiz.v:77]
INFO: [VRFC 10-2458] undeclared symbol clk_out_player_clock, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_clk_wiz.v:127]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module player_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/mux_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2458] undeclared symbol next_add, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/src/main.v:56]
INFO: [VRFC 10-2458] undeclared symbol player_clk_out1, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/src/main.v:59]
INFO: [VRFC 10-2458] undeclared symbol mux_out, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/src/main.v:62]
INFO: [VRFC 10-2458] undeclared symbol next_addr, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/src/main.v:66]
WARNING: [VRFC 10-756] identifier addr5 is used before its declaration [/home/kristbp2/cs296-33fa18-secret/src/main.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj main_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/main_mem/sim/main_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity main_mem
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /software/xilinx-2015/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto b500bd346b0149adb8c4abe2bee709e8 --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_3_1 -L unisims_ver -L unimacro_ver -L secureip --snapshot main_tb_behav xil_defaultlib.main_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 27 for port note [/home/kristbp2/cs296-33fa18-secret/src/main_tb.v:8]
WARNING: [VRFC 10-278] actual bit length 27 differs from formal bit length 15 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/main.v:56]
WARNING: [VRFC 10-278] actual bit length 15 differs from formal bit length 32 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/modules.v:69]
WARNING: [VRFC 10-278] actual bit length 15 differs from formal bit length 32 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/modules.v:70]
WARNING: [VRFC 10-278] actual bit length 15 differs from formal bit length 32 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/modules.v:71]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port div_amt [/home/kristbp2/cs296-33fa18-secret/src/main.v:60]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 15 for port d [/home/kristbp2/cs296-33fa18-secret/src/main.v:62]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/src/main.v" Line 25. Module main has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock.v" Line 69. Module player_clock has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_clk_wiz.v" Line 67. Module player_clock_clk_wiz has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/IBUF.v" Line 30. Module IBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/MMCME2_ADV.v" Line 123. Module MMCME2_ADV(CLKFBOUT_MULT_F=32.0,CLKIN1_PERIOD=10.0,CLKOUT0_DIVIDE_F=128.0,DIVCLK_DIVIDE=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/BUFG.v" Line 26. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/BUFG.v" Line 26. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/src/main.v" Line 25. Module main has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock.v" Line 69. Module player_clock has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_clk_wiz.v" Line 67. Module player_clock_clk_wiz has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/IBUF.v" Line 30. Module IBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/MMCME2_ADV.v" Line 123. Module MMCME2_ADV(CLKFBOUT_MULT_F=32.0,CLKIN1_PERIOD=10.0,CLKOUT0_DIVIDE_F=128.0,DIVCLK_DIVIDE=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/BUFG.v" Line 26. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/BUFG.v" Line 26. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.register(width=1)
Compiling module xil_defaultlib.priority_encoder
Compiling module xil_defaultlib.mux_control
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.mux8(width=15)
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=32.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.player_clock_clk_wiz
Compiling module xil_defaultlib.player_clock
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.register(width=15)
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture softecc_output_reg_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_softecc_output_reg_stage [\blk_mem_gen_v8_3_1_softecc_outp...]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture main_mem_arch of entity xil_defaultlib.main_mem [main_mem_default]
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.main_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot main_tb_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/xsim.dir/main_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 10 17:23:59 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "main_tb_behav -key {Behavioral:sim_1:Functional:main_tb} -tclbatch {main_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source main_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'main_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 6157.293 ; gain = 0.004 ; free physical = 11511 ; free virtual = 17576
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/triangle_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/triangle_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/square_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/square_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/saw_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/saw_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/length_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/waveform_lengths.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/offset_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/waveform_offsets.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/song1.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/main_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform_offsets.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform_lengths.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
xvlog -m64 --relax -prj main_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module player_clock_clk_wiz
INFO: [VRFC 10-2458] undeclared symbol clk_in_player_clock, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_clk_wiz.v:77]
INFO: [VRFC 10-2458] undeclared symbol clk_out_player_clock, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_clk_wiz.v:127]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module player_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/mux_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2458] undeclared symbol next_add, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/src/main.v:56]
INFO: [VRFC 10-2458] undeclared symbol player_clk_out1, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/src/main.v:59]
INFO: [VRFC 10-2458] undeclared symbol mux_out, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/src/main.v:62]
INFO: [VRFC 10-2458] undeclared symbol next_addr, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/src/main.v:66]
WARNING: [VRFC 10-756] identifier addr5 is used before its declaration [/home/kristbp2/cs296-33fa18-secret/src/main.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj main_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/main_mem/sim/main_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity main_mem
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /software/xilinx-2015/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto b500bd346b0149adb8c4abe2bee709e8 --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_3_1 -L unisims_ver -L unimacro_ver -L secureip --snapshot main_tb_behav xil_defaultlib.main_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 27 for port note [/home/kristbp2/cs296-33fa18-secret/src/main_tb.v:8]
WARNING: [VRFC 10-278] actual bit length 27 differs from formal bit length 15 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/main.v:56]
WARNING: [VRFC 10-278] actual bit length 15 differs from formal bit length 32 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/modules.v:69]
WARNING: [VRFC 10-278] actual bit length 15 differs from formal bit length 32 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/modules.v:70]
WARNING: [VRFC 10-278] actual bit length 15 differs from formal bit length 32 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/modules.v:71]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port div_amt [/home/kristbp2/cs296-33fa18-secret/src/main.v:60]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 15 for port d [/home/kristbp2/cs296-33fa18-secret/src/main.v:62]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/src/main.v" Line 25. Module main has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock.v" Line 69. Module player_clock has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_clk_wiz.v" Line 67. Module player_clock_clk_wiz has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/IBUF.v" Line 30. Module IBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/MMCME2_ADV.v" Line 123. Module MMCME2_ADV(CLKFBOUT_MULT_F=32.0,CLKIN1_PERIOD=10.0,CLKOUT0_DIVIDE_F=128.0,DIVCLK_DIVIDE=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/BUFG.v" Line 26. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/BUFG.v" Line 26. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/src/main.v" Line 25. Module main has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock.v" Line 69. Module player_clock has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_clk_wiz.v" Line 67. Module player_clock_clk_wiz has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/IBUF.v" Line 30. Module IBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/MMCME2_ADV.v" Line 123. Module MMCME2_ADV(CLKFBOUT_MULT_F=32.0,CLKIN1_PERIOD=10.0,CLKOUT0_DIVIDE_F=128.0,DIVCLK_DIVIDE=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/BUFG.v" Line 26. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/BUFG.v" Line 26. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.register(width=1)
Compiling module xil_defaultlib.priority_encoder
Compiling module xil_defaultlib.mux_control
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.mux8(width=15)
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=32.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.player_clock_clk_wiz
Compiling module xil_defaultlib.player_clock
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.register(width=15)
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture softecc_output_reg_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_softecc_output_reg_stage [\blk_mem_gen_v8_3_1_softecc_outp...]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture main_mem_arch of entity xil_defaultlib.main_mem [main_mem_default]
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.main_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot main_tb_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/xsim.dir/main_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 10 17:24:30 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "main_tb_behav -key {Behavioral:sim_1:Functional:main_tb} -tclbatch {main_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source main_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'main_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 6157.297 ; gain = 0.000 ; free physical = 11509 ; free virtual = 17574
run all
$finish called at time : 102010 ns : File "/home/kristbp2/cs296-33fa18-secret/src/main_tb.v" Line 22
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/triangle_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/triangle_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/square_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/square_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/saw_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/saw_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/length_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/waveform_lengths.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/offset_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/waveform_offsets.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/song1.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/main_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform_offsets.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform_lengths.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
xvlog -m64 --relax -prj main_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module player_clock_clk_wiz
INFO: [VRFC 10-2458] undeclared symbol clk_in_player_clock, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_clk_wiz.v:77]
INFO: [VRFC 10-2458] undeclared symbol clk_out_player_clock, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_clk_wiz.v:127]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module player_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/mux_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2458] undeclared symbol next_add, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/src/main.v:56]
INFO: [VRFC 10-2458] undeclared symbol player_clk_out1, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/src/main.v:59]
INFO: [VRFC 10-2458] undeclared symbol mux_out, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/src/main.v:62]
INFO: [VRFC 10-2458] undeclared symbol next_addr, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/src/main.v:66]
WARNING: [VRFC 10-756] identifier addr5 is used before its declaration [/home/kristbp2/cs296-33fa18-secret/src/main.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj main_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/main_mem/sim/main_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity main_mem
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /software/xilinx-2015/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto b500bd346b0149adb8c4abe2bee709e8 --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_3_1 -L unisims_ver -L unimacro_ver -L secureip --snapshot main_tb_behav xil_defaultlib.main_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 27 for port note [/home/kristbp2/cs296-33fa18-secret/src/main_tb.v:8]
WARNING: [VRFC 10-278] actual bit length 27 differs from formal bit length 15 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/main.v:56]
WARNING: [VRFC 10-278] actual bit length 15 differs from formal bit length 32 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/modules.v:69]
WARNING: [VRFC 10-278] actual bit length 15 differs from formal bit length 32 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/modules.v:70]
WARNING: [VRFC 10-278] actual bit length 15 differs from formal bit length 32 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/modules.v:71]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port div_amt [/home/kristbp2/cs296-33fa18-secret/src/main.v:60]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 15 for port d [/home/kristbp2/cs296-33fa18-secret/src/main.v:62]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/src/main.v" Line 25. Module main has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock.v" Line 69. Module player_clock has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_clk_wiz.v" Line 67. Module player_clock_clk_wiz has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/IBUF.v" Line 30. Module IBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/MMCME2_ADV.v" Line 123. Module MMCME2_ADV(CLKFBOUT_MULT_F=32.0,CLKIN1_PERIOD=10.0,CLKOUT0_DIVIDE_F=128.0,DIVCLK_DIVIDE=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/BUFG.v" Line 26. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/BUFG.v" Line 26. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/src/main.v" Line 25. Module main has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock.v" Line 69. Module player_clock has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_clk_wiz.v" Line 67. Module player_clock_clk_wiz has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/IBUF.v" Line 30. Module IBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/MMCME2_ADV.v" Line 123. Module MMCME2_ADV(CLKFBOUT_MULT_F=32.0,CLKIN1_PERIOD=10.0,CLKOUT0_DIVIDE_F=128.0,DIVCLK_DIVIDE=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/BUFG.v" Line 26. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/BUFG.v" Line 26. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.register(width=1)
Compiling module xil_defaultlib.priority_encoder
Compiling module xil_defaultlib.mux_control
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.mux8(width=15)
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=32.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.player_clock_clk_wiz
Compiling module xil_defaultlib.player_clock
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.register(width=15)
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture softecc_output_reg_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_softecc_output_reg_stage [\blk_mem_gen_v8_3_1_softecc_outp...]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture main_mem_arch of entity xil_defaultlib.main_mem [main_mem_default]
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.main_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot main_tb_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/xsim.dir/main_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 10 17:27:39 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "main_tb_behav -key {Behavioral:sim_1:Functional:main_tb} -tclbatch {main_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source main_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'main_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 6162.301 ; gain = 0.000 ; free physical = 11487 ; free virtual = 17555
run all
$finish called at time : 102030 ns : File "/home/kristbp2/cs296-33fa18-secret/src/main_tb.v" Line 25
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/triangle_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/triangle_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/square_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/square_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/saw_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/saw_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/length_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/waveform_lengths.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/offset_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/waveform_offsets.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/song1.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/main_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform_offsets.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform_lengths.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
xvlog -m64 --relax -prj main_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module player_clock_clk_wiz
INFO: [VRFC 10-2458] undeclared symbol clk_in_player_clock, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_clk_wiz.v:77]
INFO: [VRFC 10-2458] undeclared symbol clk_out_player_clock, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_clk_wiz.v:127]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module player_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/mux_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2458] undeclared symbol player_clk_out1, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/src/main.v:60]
INFO: [VRFC 10-2458] undeclared symbol mux_out, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/src/main.v:63]
WARNING: [VRFC 10-756] identifier addr5 is used before its declaration [/home/kristbp2/cs296-33fa18-secret/src/main.v:48]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj main_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/main_mem/sim/main_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity main_mem
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /software/xilinx-2015/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto b500bd346b0149adb8c4abe2bee709e8 --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_3_1 -L unisims_ver -L unimacro_ver -L secureip --snapshot main_tb_behav xil_defaultlib.main_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 27 for port note [/home/kristbp2/cs296-33fa18-secret/src/main_tb.v:8]
WARNING: [VRFC 10-278] actual bit length 27 differs from formal bit length 15 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/main.v:57]
WARNING: [VRFC 10-278] actual bit length 15 differs from formal bit length 32 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/modules.v:69]
WARNING: [VRFC 10-278] actual bit length 15 differs from formal bit length 32 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/modules.v:70]
WARNING: [VRFC 10-278] actual bit length 15 differs from formal bit length 32 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/modules.v:71]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port div_amt [/home/kristbp2/cs296-33fa18-secret/src/main.v:61]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 15 for port d [/home/kristbp2/cs296-33fa18-secret/src/main.v:63]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/src/main.v" Line 25. Module main has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock.v" Line 69. Module player_clock has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_clk_wiz.v" Line 67. Module player_clock_clk_wiz has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/IBUF.v" Line 30. Module IBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/MMCME2_ADV.v" Line 123. Module MMCME2_ADV(CLKFBOUT_MULT_F=32.0,CLKIN1_PERIOD=10.0,CLKOUT0_DIVIDE_F=128.0,DIVCLK_DIVIDE=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/BUFG.v" Line 26. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/BUFG.v" Line 26. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/src/main.v" Line 25. Module main has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock.v" Line 69. Module player_clock has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_clk_wiz.v" Line 67. Module player_clock_clk_wiz has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/IBUF.v" Line 30. Module IBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/MMCME2_ADV.v" Line 123. Module MMCME2_ADV(CLKFBOUT_MULT_F=32.0,CLKIN1_PERIOD=10.0,CLKOUT0_DIVIDE_F=128.0,DIVCLK_DIVIDE=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/BUFG.v" Line 26. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/BUFG.v" Line 26. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.register(width=1)
Compiling module xil_defaultlib.priority_encoder
Compiling module xil_defaultlib.mux_control
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.mux8(width=15)
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=32.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.player_clock_clk_wiz
Compiling module xil_defaultlib.player_clock
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.register(width=15)
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture softecc_output_reg_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_softecc_output_reg_stage [\blk_mem_gen_v8_3_1_softecc_outp...]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture main_mem_arch of entity xil_defaultlib.main_mem [main_mem_default]
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.main_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot main_tb_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/xsim.dir/main_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 10 17:29:24 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "main_tb_behav -key {Behavioral:sim_1:Functional:main_tb} -tclbatch {main_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source main_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'main_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 6162.301 ; gain = 0.000 ; free physical = 11469 ; free virtual = 17537
run all
$finish called at time : 102030 ns : File "/home/kristbp2/cs296-33fa18-secret/src/main_tb.v" Line 25
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/triangle_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/triangle_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/square_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/square_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/saw_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/saw_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/length_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/waveform_lengths.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/offset_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/waveform_offsets.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/song1.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/main_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform_offsets.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform_lengths.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
xvlog -m64 --relax -prj main_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module player_clock_clk_wiz
INFO: [VRFC 10-2458] undeclared symbol clk_in_player_clock, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_clk_wiz.v:77]
INFO: [VRFC 10-2458] undeclared symbol clk_out_player_clock, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_clk_wiz.v:127]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module player_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/mux_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
ERROR: [VRFC 10-1412] syntax error near ; [/home/kristbp2/cs296-33fa18-secret/src/main.v:42]
INFO: [VRFC 10-2458] undeclared symbol addr_mux_out, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/src/main.v:57]
INFO: [VRFC 10-2458] undeclared symbol player_clk_out1, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/src/main.v:60]
ERROR: [VRFC 10-1040] module main ignored due to previous errors [/home/kristbp2/cs296-33fa18-secret/src/main.v:25]
xvhdl -m64 --relax -prj main_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/main_mem/sim/main_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity main_mem
INFO: [USF-XSim-99] Step results log file:'/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/xvlog.log' file for more information.
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/triangle_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/triangle_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/square_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/square_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/saw_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/saw_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/length_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/waveform_lengths.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/offset_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/waveform_offsets.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/song1.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/main_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform_offsets.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform_lengths.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
xvlog -m64 --relax -prj main_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module player_clock_clk_wiz
INFO: [VRFC 10-2458] undeclared symbol clk_in_player_clock, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_clk_wiz.v:77]
INFO: [VRFC 10-2458] undeclared symbol clk_out_player_clock, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_clk_wiz.v:127]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module player_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/mux_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2458] undeclared symbol player_clk_out1, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/src/main.v:60]
WARNING: [VRFC 10-756] identifier addr5 is used before its declaration [/home/kristbp2/cs296-33fa18-secret/src/main.v:48]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj main_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/main_mem/sim/main_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity main_mem
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /software/xilinx-2015/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto b500bd346b0149adb8c4abe2bee709e8 --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_3_1 -L unisims_ver -L unimacro_ver -L secureip --snapshot main_tb_behav xil_defaultlib.main_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 27 for port note [/home/kristbp2/cs296-33fa18-secret/src/main_tb.v:8]
WARNING: [VRFC 10-278] actual bit length 27 differs from formal bit length 15 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/main.v:57]
WARNING: [VRFC 10-278] actual bit length 15 differs from formal bit length 32 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/modules.v:69]
WARNING: [VRFC 10-278] actual bit length 15 differs from formal bit length 32 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/modules.v:70]
WARNING: [VRFC 10-278] actual bit length 15 differs from formal bit length 32 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/modules.v:71]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port div_amt [/home/kristbp2/cs296-33fa18-secret/src/main.v:61]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/src/main.v" Line 25. Module main has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock.v" Line 69. Module player_clock has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_clk_wiz.v" Line 67. Module player_clock_clk_wiz has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/IBUF.v" Line 30. Module IBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/MMCME2_ADV.v" Line 123. Module MMCME2_ADV(CLKFBOUT_MULT_F=32.0,CLKIN1_PERIOD=10.0,CLKOUT0_DIVIDE_F=128.0,DIVCLK_DIVIDE=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/BUFG.v" Line 26. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/BUFG.v" Line 26. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/src/main.v" Line 25. Module main has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock.v" Line 69. Module player_clock has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_clk_wiz.v" Line 67. Module player_clock_clk_wiz has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/IBUF.v" Line 30. Module IBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/MMCME2_ADV.v" Line 123. Module MMCME2_ADV(CLKFBOUT_MULT_F=32.0,CLKIN1_PERIOD=10.0,CLKOUT0_DIVIDE_F=128.0,DIVCLK_DIVIDE=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/BUFG.v" Line 26. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/BUFG.v" Line 26. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.register(width=1)
Compiling module xil_defaultlib.priority_encoder
Compiling module xil_defaultlib.mux_control
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.mux8(width=15)
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=32.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.player_clock_clk_wiz
Compiling module xil_defaultlib.player_clock
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.register(width=15)
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture softecc_output_reg_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_softecc_output_reg_stage [\blk_mem_gen_v8_3_1_softecc_outp...]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture main_mem_arch of entity xil_defaultlib.main_mem [main_mem_default]
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.main_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot main_tb_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/xsim.dir/main_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 10 17:31:41 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "main_tb_behav -key {Behavioral:sim_1:Functional:main_tb} -tclbatch {main_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source main_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'main_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 6162.301 ; gain = 0.000 ; free physical = 11412 ; free virtual = 17480
run all
$finish called at time : 102030 ns : File "/home/kristbp2/cs296-33fa18-secret/src/main_tb.v" Line 25
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/triangle_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/triangle_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/square_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/square_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/saw_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/saw_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/length_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/waveform_lengths.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/offset_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/waveform_offsets.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/song1.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/main_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform_offsets.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform_lengths.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
xvlog -m64 --relax -prj main_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module player_clock_clk_wiz
INFO: [VRFC 10-2458] undeclared symbol clk_in_player_clock, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_clk_wiz.v:77]
INFO: [VRFC 10-2458] undeclared symbol clk_out_player_clock, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_clk_wiz.v:127]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module player_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/mux_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
WARNING: [VRFC 10-756] identifier addr5 is used before its declaration [/home/kristbp2/cs296-33fa18-secret/src/main.v:48]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj main_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/main_mem/sim/main_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity main_mem
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /software/xilinx-2015/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto b500bd346b0149adb8c4abe2bee709e8 --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_3_1 -L unisims_ver -L unimacro_ver -L secureip --snapshot main_tb_behav xil_defaultlib.main_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 27 for port note [/home/kristbp2/cs296-33fa18-secret/src/main_tb.v:8]
WARNING: [VRFC 10-278] actual bit length 27 differs from formal bit length 15 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/main.v:57]
WARNING: [VRFC 10-278] actual bit length 15 differs from formal bit length 32 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/modules.v:69]
WARNING: [VRFC 10-278] actual bit length 15 differs from formal bit length 32 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/modules.v:70]
WARNING: [VRFC 10-278] actual bit length 15 differs from formal bit length 32 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/modules.v:71]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port div_amt [/home/kristbp2/cs296-33fa18-secret/src/main.v:61]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/src/main.v" Line 25. Module main has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock.v" Line 69. Module player_clock has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_clk_wiz.v" Line 67. Module player_clock_clk_wiz has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/IBUF.v" Line 30. Module IBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/MMCME2_ADV.v" Line 123. Module MMCME2_ADV(CLKFBOUT_MULT_F=32.0,CLKIN1_PERIOD=10.0,CLKOUT0_DIVIDE_F=128.0,DIVCLK_DIVIDE=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/BUFG.v" Line 26. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/BUFG.v" Line 26. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/src/main.v" Line 25. Module main has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock.v" Line 69. Module player_clock has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_clk_wiz.v" Line 67. Module player_clock_clk_wiz has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/IBUF.v" Line 30. Module IBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/MMCME2_ADV.v" Line 123. Module MMCME2_ADV(CLKFBOUT_MULT_F=32.0,CLKIN1_PERIOD=10.0,CLKOUT0_DIVIDE_F=128.0,DIVCLK_DIVIDE=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/BUFG.v" Line 26. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/BUFG.v" Line 26. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.register(width=1)
Compiling module xil_defaultlib.priority_encoder
Compiling module xil_defaultlib.mux_control
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.mux8(width=15)
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=32.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.player_clock_clk_wiz
Compiling module xil_defaultlib.player_clock
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.register(width=15)
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture softecc_output_reg_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_softecc_output_reg_stage [\blk_mem_gen_v8_3_1_softecc_outp...]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture main_mem_arch of entity xil_defaultlib.main_mem [main_mem_default]
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.main_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot main_tb_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/xsim.dir/main_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 10 17:35:15 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "main_tb_behav -key {Behavioral:sim_1:Functional:main_tb} -tclbatch {main_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source main_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'main_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 6162.301 ; gain = 0.000 ; free physical = 11387 ; free virtual = 17455
run all
$finish called at time : 102030 ns : File "/home/kristbp2/cs296-33fa18-secret/src/main_tb.v" Line 25
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/triangle_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/triangle_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/square_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/square_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/saw_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/saw_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/length_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/waveform_lengths.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/offset_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/waveform_offsets.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/song1.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/main_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform_offsets.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform_lengths.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
xvlog -m64 --relax -prj main_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module player_clock_clk_wiz
INFO: [VRFC 10-2458] undeclared symbol clk_in_player_clock, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_clk_wiz.v:77]
INFO: [VRFC 10-2458] undeclared symbol clk_out_player_clock, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_clk_wiz.v:127]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module player_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/mux_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
WARNING: [VRFC 10-756] identifier addr5 is used before its declaration [/home/kristbp2/cs296-33fa18-secret/src/main.v:48]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj main_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/main_mem/sim/main_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity main_mem
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /software/xilinx-2015/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto b500bd346b0149adb8c4abe2bee709e8 --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_3_1 -L unisims_ver -L unimacro_ver -L secureip --snapshot main_tb_behav xil_defaultlib.main_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 27 for port note [/home/kristbp2/cs296-33fa18-secret/src/main_tb.v:8]
WARNING: [VRFC 10-278] actual bit length 27 differs from formal bit length 15 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/main.v:57]
WARNING: [VRFC 10-278] actual bit length 15 differs from formal bit length 32 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/modules.v:69]
WARNING: [VRFC 10-278] actual bit length 15 differs from formal bit length 32 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/modules.v:70]
WARNING: [VRFC 10-278] actual bit length 15 differs from formal bit length 32 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/modules.v:71]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port div_amt [/home/kristbp2/cs296-33fa18-secret/src/main.v:61]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/src/main.v" Line 25. Module main has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock.v" Line 69. Module player_clock has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_clk_wiz.v" Line 67. Module player_clock_clk_wiz has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/IBUF.v" Line 30. Module IBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/MMCME2_ADV.v" Line 123. Module MMCME2_ADV(CLKFBOUT_MULT_F=32.0,CLKIN1_PERIOD=10.0,CLKOUT0_DIVIDE_F=128.0,DIVCLK_DIVIDE=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/BUFG.v" Line 26. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/BUFG.v" Line 26. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/src/main.v" Line 25. Module main has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock.v" Line 69. Module player_clock has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_clk_wiz.v" Line 67. Module player_clock_clk_wiz has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/IBUF.v" Line 30. Module IBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/MMCME2_ADV.v" Line 123. Module MMCME2_ADV(CLKFBOUT_MULT_F=32.0,CLKIN1_PERIOD=10.0,CLKOUT0_DIVIDE_F=128.0,DIVCLK_DIVIDE=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/BUFG.v" Line 26. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/BUFG.v" Line 26. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.register(width=1)
Compiling module xil_defaultlib.priority_encoder
Compiling module xil_defaultlib.mux_control
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.mux8(width=15)
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=32.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.player_clock_clk_wiz
Compiling module xil_defaultlib.player_clock
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.register(width=15)
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture softecc_output_reg_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_softecc_output_reg_stage [\blk_mem_gen_v8_3_1_softecc_outp...]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture main_mem_arch of entity xil_defaultlib.main_mem [main_mem_default]
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.main_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot main_tb_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/xsim.dir/main_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 10 17:39:02 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "main_tb_behav -key {Behavioral:sim_1:Functional:main_tb} -tclbatch {main_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source main_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'main_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 6167.305 ; gain = 0.000 ; free physical = 11244 ; free virtual = 17312
run all
$finish called at time : 102030 ns : File "/home/kristbp2/cs296-33fa18-secret/src/main_tb.v" Line 25
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/triangle_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/triangle_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/square_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/square_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/saw_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/saw_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/length_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/waveform_lengths.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/offset_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/waveform_offsets.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/song1.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/main_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform_offsets.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform_lengths.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
xvlog -m64 --relax -prj main_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module player_clock_clk_wiz
INFO: [VRFC 10-2458] undeclared symbol clk_in_player_clock, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_clk_wiz.v:77]
INFO: [VRFC 10-2458] undeclared symbol clk_out_player_clock, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_clk_wiz.v:127]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module player_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/mux_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
WARNING: [VRFC 10-756] identifier addr5 is used before its declaration [/home/kristbp2/cs296-33fa18-secret/src/main.v:48]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj main_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/main_mem/sim/main_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity main_mem
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /software/xilinx-2015/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto b500bd346b0149adb8c4abe2bee709e8 --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_3_1 -L unisims_ver -L unimacro_ver -L secureip --snapshot main_tb_behav xil_defaultlib.main_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 27 for port note [/home/kristbp2/cs296-33fa18-secret/src/main_tb.v:9]
WARNING: [VRFC 10-278] actual bit length 27 differs from formal bit length 15 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/main.v:57]
WARNING: [VRFC 10-278] actual bit length 15 differs from formal bit length 32 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/modules.v:69]
WARNING: [VRFC 10-278] actual bit length 15 differs from formal bit length 32 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/modules.v:70]
WARNING: [VRFC 10-278] actual bit length 15 differs from formal bit length 32 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/modules.v:71]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port div_amt [/home/kristbp2/cs296-33fa18-secret/src/main.v:61]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/src/main.v" Line 25. Module main has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock.v" Line 69. Module player_clock has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_clk_wiz.v" Line 67. Module player_clock_clk_wiz has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/IBUF.v" Line 30. Module IBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/MMCME2_ADV.v" Line 123. Module MMCME2_ADV(CLKFBOUT_MULT_F=32.0,CLKIN1_PERIOD=10.0,CLKOUT0_DIVIDE_F=128.0,DIVCLK_DIVIDE=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/BUFG.v" Line 26. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/BUFG.v" Line 26. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/src/main.v" Line 25. Module main has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock.v" Line 69. Module player_clock has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_clk_wiz.v" Line 67. Module player_clock_clk_wiz has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/IBUF.v" Line 30. Module IBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/MMCME2_ADV.v" Line 123. Module MMCME2_ADV(CLKFBOUT_MULT_F=32.0,CLKIN1_PERIOD=10.0,CLKOUT0_DIVIDE_F=128.0,DIVCLK_DIVIDE=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/BUFG.v" Line 26. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/BUFG.v" Line 26. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.register(width=1)
Compiling module xil_defaultlib.priority_encoder
Compiling module xil_defaultlib.mux_control
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.mux8(width=15)
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=32.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.player_clock_clk_wiz
Compiling module xil_defaultlib.player_clock
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.register(width=15)
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture softecc_output_reg_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_softecc_output_reg_stage [\blk_mem_gen_v8_3_1_softecc_outp...]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture main_mem_arch of entity xil_defaultlib.main_mem [main_mem_default]
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.main_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot main_tb_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/xsim.dir/main_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 10 17:42:14 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "main_tb_behav -key {Behavioral:sim_1:Functional:main_tb} -tclbatch {main_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source main_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'main_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 6167.305 ; gain = 0.000 ; free physical = 11376 ; free virtual = 17445
run all
$finish called at time : 102030 ns : File "/home/kristbp2/cs296-33fa18-secret/src/main_tb.v" Line 26
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/triangle_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/triangle_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/square_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/square_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/saw_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/saw_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/length_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/waveform_lengths.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/offset_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/waveform_offsets.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/song1.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/main_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform_offsets.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform_lengths.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
xvlog -m64 --relax -prj main_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module player_clock_clk_wiz
INFO: [VRFC 10-2458] undeclared symbol clk_in_player_clock, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_clk_wiz.v:77]
INFO: [VRFC 10-2458] undeclared symbol clk_out_player_clock, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_clk_wiz.v:127]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module player_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/mux_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
WARNING: [VRFC 10-756] identifier addr5 is used before its declaration [/home/kristbp2/cs296-33fa18-secret/src/main.v:48]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj main_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/main_mem/sim/main_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity main_mem
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /software/xilinx-2015/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto b500bd346b0149adb8c4abe2bee709e8 --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_3_1 -L unisims_ver -L unimacro_ver -L secureip --snapshot main_tb_behav xil_defaultlib.main_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 27 for port note [/home/kristbp2/cs296-33fa18-secret/src/main_tb.v:9]
WARNING: [VRFC 10-278] actual bit length 27 differs from formal bit length 15 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/main.v:57]
WARNING: [VRFC 10-278] actual bit length 15 differs from formal bit length 32 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/modules.v:69]
WARNING: [VRFC 10-278] actual bit length 15 differs from formal bit length 32 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/modules.v:70]
WARNING: [VRFC 10-278] actual bit length 15 differs from formal bit length 32 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/modules.v:71]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port div_amt [/home/kristbp2/cs296-33fa18-secret/src/main.v:61]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/src/main.v" Line 25. Module main has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock.v" Line 69. Module player_clock has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_clk_wiz.v" Line 67. Module player_clock_clk_wiz has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/IBUF.v" Line 30. Module IBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/MMCME2_ADV.v" Line 123. Module MMCME2_ADV(CLKFBOUT_MULT_F=32.0,CLKIN1_PERIOD=10.0,CLKOUT0_DIVIDE_F=128.0,DIVCLK_DIVIDE=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/BUFG.v" Line 26. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/BUFG.v" Line 26. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/src/main.v" Line 25. Module main has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock.v" Line 69. Module player_clock has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_clk_wiz.v" Line 67. Module player_clock_clk_wiz has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/IBUF.v" Line 30. Module IBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/MMCME2_ADV.v" Line 123. Module MMCME2_ADV(CLKFBOUT_MULT_F=32.0,CLKIN1_PERIOD=10.0,CLKOUT0_DIVIDE_F=128.0,DIVCLK_DIVIDE=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/BUFG.v" Line 26. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/BUFG.v" Line 26. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.register(width=1)
Compiling module xil_defaultlib.priority_encoder
Compiling module xil_defaultlib.mux_control
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.mux8(width=15)
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=32.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.player_clock_clk_wiz
Compiling module xil_defaultlib.player_clock
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.register(width=15)
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture softecc_output_reg_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_softecc_output_reg_stage [\blk_mem_gen_v8_3_1_softecc_outp...]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture main_mem_arch of entity xil_defaultlib.main_mem [main_mem_default]
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.main_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot main_tb_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/xsim.dir/main_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 10 17:43:28 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "main_tb_behav -key {Behavioral:sim_1:Functional:main_tb} -tclbatch {main_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source main_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'main_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 6167.305 ; gain = 0.000 ; free physical = 11375 ; free virtual = 17444
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:06 ; elapsed = 00:01:13 . Memory (MB): peak = 6175.301 ; gain = 7.996 ; free physical = 10894 ; free virtual = 17443
INFO: [Common 17-344] 'run' was cancelled
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/triangle_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/triangle_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/square_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/square_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/saw_wave_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/saw_waveform.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/length_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/waveform_lengths.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/offset_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/waveform_offsets.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/song1.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/main_mem.mif'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform_offsets.coe'
INFO: [USF-XSim-25] Exported '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/sine_waveform_lengths.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
xvlog -m64 --relax -prj main_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module player_clock_clk_wiz
INFO: [VRFC 10-2458] undeclared symbol clk_in_player_clock, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_clk_wiz.v:77]
INFO: [VRFC 10-2458] undeclared symbol clk_out_player_clock, assumed default net type wire [/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_clk_wiz.v:127]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module player_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/mux_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
WARNING: [VRFC 10-756] identifier addr5 is used before its declaration [/home/kristbp2/cs296-33fa18-secret/src/main.v:48]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj main_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/main_mem/sim/main_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity main_mem
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /software/xilinx-2015/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto b500bd346b0149adb8c4abe2bee709e8 --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_3_1 -L unisims_ver -L unimacro_ver -L secureip --snapshot main_tb_behav xil_defaultlib.main_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 27 for port note [/home/kristbp2/cs296-33fa18-secret/src/main_tb.v:9]
WARNING: [VRFC 10-278] actual bit length 27 differs from formal bit length 15 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/main.v:57]
WARNING: [VRFC 10-278] actual bit length 15 differs from formal bit length 32 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/modules.v:69]
WARNING: [VRFC 10-278] actual bit length 15 differs from formal bit length 32 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/modules.v:70]
WARNING: [VRFC 10-278] actual bit length 15 differs from formal bit length 32 for port in0 [/home/kristbp2/cs296-33fa18-secret/src/modules.v:71]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port div_amt [/home/kristbp2/cs296-33fa18-secret/src/main.v:61]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/src/main.v" Line 25. Module main has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock.v" Line 69. Module player_clock has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_clk_wiz.v" Line 67. Module player_clock_clk_wiz has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/IBUF.v" Line 30. Module IBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/MMCME2_ADV.v" Line 123. Module MMCME2_ADV(CLKFBOUT_MULT_F=32.0,CLKIN1_PERIOD=10.0,CLKOUT0_DIVIDE_F=128.0,DIVCLK_DIVIDE=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/BUFG.v" Line 26. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/BUFG.v" Line 26. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/src/main.v" Line 25. Module main has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock.v" Line 69. Module player_clock has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_clk_wiz.v" Line 67. Module player_clock_clk_wiz has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/IBUF.v" Line 30. Module IBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/MMCME2_ADV.v" Line 123. Module MMCME2_ADV(CLKFBOUT_MULT_F=32.0,CLKIN1_PERIOD=10.0,CLKOUT0_DIVIDE_F=128.0,DIVCLK_DIVIDE=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/BUFG.v" Line 26. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/BUFG.v" Line 26. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.register(width=1)
Compiling module xil_defaultlib.priority_encoder
Compiling module xil_defaultlib.mux_control
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.mux8(width=15)
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=32.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.player_clock_clk_wiz
Compiling module xil_defaultlib.player_clock
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.register(width=15)
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture softecc_output_reg_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_softecc_output_reg_stage [\blk_mem_gen_v8_3_1_softecc_outp...]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture main_mem_arch of entity xil_defaultlib.main_mem [main_mem_default]
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.main_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot main_tb_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav/xsim.dir/main_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 10 17:46:03 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/kristbp2/cs296-33fa18-secret/music_box.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "main_tb_behav -key {Behavioral:sim_1:Functional:main_tb} -tclbatch {main_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source main_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'main_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 6175.301 ; gain = 0.000 ; free physical = 11367 ; free virtual = 17436
run all
$finish called at time : 102030 ns : File "/home/kristbp2/cs296-33fa18-secret/src/main_tb.v" Line 26
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sim_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/clock_divider.v" into library work [/home/kristbp2/cs296-33fa18-secret/src/clock_divider.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/main.v" into library work [/home/kristbp2/cs296-33fa18-secret/src/main.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/modules.v" into library work [/home/kristbp2/cs296-33fa18-secret/src/modules.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/mux_control.v" into library work [/home/kristbp2/cs296-33fa18-secret/src/mux_control.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/mux_control_tb.v" into library work [/home/kristbp2/cs296-33fa18-secret/src/mux_control_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v" into library work [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/octave_decoder.v" into library work [/home/kristbp2/cs296-33fa18-secret/src/octave_decoder.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/register.v" into library work [/home/kristbp2/cs296-33fa18-secret/src/register.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/toplevel.v" into library work [/home/kristbp2/cs296-33fa18-secret/src/toplevel.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/wave_counter.v" into library work [/home/kristbp2/cs296-33fa18-secret/src/wave_counter.v:1]
[Mon Dec 10 17:47:26 2018] Launched synth_1...
Run output will be captured here: /home/kristbp2/cs296-33fa18-secret/music_box.runs/synth_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 2
[Mon Dec 10 17:49:21 2018] Launched synth_1...
Run output will be captured here: /home/kristbp2/cs296-33fa18-secret/music_box.runs/synth_1/runme.log
[Mon Dec 10 17:49:21 2018] Launched impl_1...
Run output will be captured here: /home/kristbp2/cs296-33fa18-secret/music_box.runs/impl_1/runme.log
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs impl_1 -jobs 2
[Mon Dec 10 17:55:08 2018] Launched synth_1...
Run output will be captured here: /home/kristbp2/cs296-33fa18-secret/music_box.runs/synth_1/runme.log
[Mon Dec 10 17:55:08 2018] Launched impl_1...
Run output will be captured here: /home/kristbp2/cs296-33fa18-secret/music_box.runs/impl_1/runme.log
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/clock_divider.v" into library work [/home/kristbp2/cs296-33fa18-secret/src/clock_divider.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/main.v" into library work [/home/kristbp2/cs296-33fa18-secret/src/main.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/modules.v" into library work [/home/kristbp2/cs296-33fa18-secret/src/modules.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/mux_control.v" into library work [/home/kristbp2/cs296-33fa18-secret/src/mux_control.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/mux_control_tb.v" into library work [/home/kristbp2/cs296-33fa18-secret/src/mux_control_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v" into library work [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/octave_decoder.v" into library work [/home/kristbp2/cs296-33fa18-secret/src/octave_decoder.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/register.v" into library work [/home/kristbp2/cs296-33fa18-secret/src/register.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/toplevel.v" into library work [/home/kristbp2/cs296-33fa18-secret/src/toplevel.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/wave_counter.v" into library work [/home/kristbp2/cs296-33fa18-secret/src/wave_counter.v:1]
[Mon Dec 10 17:57:42 2018] Launched synth_1...
Run output will be captured here: /home/kristbp2/cs296-33fa18-secret/music_box.runs/synth_1/runme.log
set_property -dict [list CONFIG.input_options {non_registered}] [get_ips length_mem]
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/clock_divider.v" into library work [/home/kristbp2/cs296-33fa18-secret/src/clock_divider.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/main.v" into library work [/home/kristbp2/cs296-33fa18-secret/src/main.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/modules.v" into library work [/home/kristbp2/cs296-33fa18-secret/src/modules.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/mux_control.v" into library work [/home/kristbp2/cs296-33fa18-secret/src/mux_control.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/mux_control_tb.v" into library work [/home/kristbp2/cs296-33fa18-secret/src/mux_control_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v" into library work [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/octave_decoder.v" into library work [/home/kristbp2/cs296-33fa18-secret/src/octave_decoder.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/register.v" into library work [/home/kristbp2/cs296-33fa18-secret/src/register.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/toplevel.v" into library work [/home/kristbp2/cs296-33fa18-secret/src/toplevel.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/wave_counter.v" into library work [/home/kristbp2/cs296-33fa18-secret/src/wave_counter.v:1]
[Mon Dec 10 18:00:40 2018] Launched synth_1...
Run output will be captured here: /home/kristbp2/cs296-33fa18-secret/music_box.runs/synth_1/runme.log
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/clock_divider.v" into library work [/home/kristbp2/cs296-33fa18-secret/src/clock_divider.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/main.v" into library work [/home/kristbp2/cs296-33fa18-secret/src/main.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/modules.v" into library work [/home/kristbp2/cs296-33fa18-secret/src/modules.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/mux_control.v" into library work [/home/kristbp2/cs296-33fa18-secret/src/mux_control.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/mux_control_tb.v" into library work [/home/kristbp2/cs296-33fa18-secret/src/mux_control_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v" into library work [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/octave_decoder.v" into library work [/home/kristbp2/cs296-33fa18-secret/src/octave_decoder.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/register.v" into library work [/home/kristbp2/cs296-33fa18-secret/src/register.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/toplevel.v" into library work [/home/kristbp2/cs296-33fa18-secret/src/toplevel.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/wave_counter.v" into library work [/home/kristbp2/cs296-33fa18-secret/src/wave_counter.v:1]
[Mon Dec 10 18:02:08 2018] Launched synth_1...
Run output will be captured here: /home/kristbp2/cs296-33fa18-secret/music_box.runs/synth_1/runme.log
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/clock_divider.v" into library work [/home/kristbp2/cs296-33fa18-secret/src/clock_divider.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/main.v" into library work [/home/kristbp2/cs296-33fa18-secret/src/main.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/modules.v" into library work [/home/kristbp2/cs296-33fa18-secret/src/modules.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/mux_control.v" into library work [/home/kristbp2/cs296-33fa18-secret/src/mux_control.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/mux_control_tb.v" into library work [/home/kristbp2/cs296-33fa18-secret/src/mux_control_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v" into library work [/home/kristbp2/cs296-33fa18-secret/src/note_decoder_full.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/octave_decoder.v" into library work [/home/kristbp2/cs296-33fa18-secret/src/octave_decoder.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/register.v" into library work [/home/kristbp2/cs296-33fa18-secret/src/register.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/toplevel.v" into library work [/home/kristbp2/cs296-33fa18-secret/src/toplevel.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/kristbp2/cs296-33fa18-secret/src/wave_counter.v" into library work [/home/kristbp2/cs296-33fa18-secret/src/wave_counter.v:1]
[Mon Dec 10 18:06:13 2018] Launched synth_1...
Run output will be captured here: /home/kristbp2/cs296-33fa18-secret/music_box.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Mon Dec 10 18:07:13 2018] Launched impl_1...
Run output will be captured here: /home/kristbp2/cs296-33fa18-secret/music_box.runs/impl_1/runme.log
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs impl_1 -jobs 2
[Mon Dec 10 18:21:04 2018] Launched synth_1...
Run output will be captured here: /home/kristbp2/cs296-33fa18-secret/music_box.runs/synth_1/runme.log
[Mon Dec 10 18:21:04 2018] Launched impl_1...
Run output will be captured here: /home/kristbp2/cs296-33fa18-secret/music_box.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Dec 10 18:22:36 2018] Launched impl_1...
Run output will be captured here: /home/kristbp2/cs296-33fa18-secret/music_box.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.4
  **** Build date : Nov 18 2015-09:53:32
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


ERROR: [Labtoolstcl 44-26] No hardware targets exist on the server [localhost]
Check to make sure the cable targets connected to this machine are properly connected
and powered up, then use the disconnect_hw_server and connect_hw_server commands
to re-register the hardware targets.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-26] No hardware targets exist on the server [localhost]
Check to make sure the cable targets connected to this machine are properly connected
and powered up, then use the disconnect_hw_server and connect_hw_server commands
to re-register the hardware targets.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-26] No hardware targets exist on the server [localhost]
Check to make sure the cable targets connected to this machine are properly connected
and powered up, then use the disconnect_hw_server and connect_hw_server commands
to re-register the hardware targets.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-26] No hardware targets exist on the server [localhost]
Check to make sure the cable targets connected to this machine are properly connected
and powered up, then use the disconnect_hw_server and connect_hw_server commands
to re-register the hardware targets.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-26] No hardware targets exist on the server [localhost]
Check to make sure the cable targets connected to this machine are properly connected
and powered up, then use the disconnect_hw_server and connect_hw_server commands
to re-register the hardware targets.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec 10 18:24:48 2018...
