Simulator report for digitalClock
Fri Jun 06 17:38:45 2008
Quartus II Version 7.2 Build 151 09/26/2007 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 10.0 us      ;
; Simulation Netlist Size     ; 403 nodes    ;
; Simulation Coverage         ;      33.64 % ;
; Total Number of Transitions ; 6940         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone      ;
; Device                      ; EP1C4F324C7  ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Timing     ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On         ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      33.64 % ;
; Total nodes checked                                 ; 403          ;
; Total output ports checked                          ; 535          ;
; Total output ports with complete 1/0-value coverage ; 180          ;
; Total output ports with no 1/0-value coverage       ; 354          ;
; Total output ports with no 1-value coverage         ; 354          ;
; Total output ports with no 0-value coverage         ; 355          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                               ; Output Port Name                                                                                                                                               ; Output Port Type ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |digitalClock|sec[0]                                                                                                                                    ; |digitalClock|sec[0]~93                                                                                                                                        ; cout0            ;
; |digitalClock|sec[0]                                                                                                                                    ; |digitalClock|sec[0]~93COUT1                                                                                                                                   ; cout1            ;
; |digitalClock|sec[1]                                                                                                                                    ; |digitalClock|sec[1]~95                                                                                                                                        ; cout0            ;
; |digitalClock|sec[1]                                                                                                                                    ; |digitalClock|sec[1]~95COUT1                                                                                                                                   ; cout1            ;
; |digitalClock|sec[2]                                                                                                                                    ; |digitalClock|sec[2]~97                                                                                                                                        ; cout             ;
; |digitalClock|sec[3]                                                                                                                                    ; |digitalClock|sec[3]~99COUT1                                                                                                                                   ; cout1            ;
; |digitalClock|sec[4]                                                                                                                                    ; |digitalClock|sec[4]~101COUT1                                                                                                                                  ; cout1            ;
; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~50 ; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~50        ; combout          ;
; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47 ; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47        ; combout          ;
; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34 ; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34        ; combout          ;
; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~53 ; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~53        ; combout          ;
; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~55 ; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~55        ; combout          ;
; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~55 ; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~56        ; cout0            ;
; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~55 ; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~56COUT1   ; cout1            ;
; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43 ; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43        ; combout          ;
; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~57 ; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~57        ; combout          ;
; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~57 ; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~58        ; cout0            ;
; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~57 ; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~58COUT1   ; cout1            ;
; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29 ; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29        ; combout          ;
; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45 ; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45        ; combout          ;
; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45 ; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46        ; cout0            ;
; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45 ; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46COUT1   ; cout1            ;
; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~53 ; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~53        ; cout0            ;
; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~53 ; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~53COUT1   ; cout1            ;
; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50 ; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50        ; cout0            ;
; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50 ; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50COUT1   ; cout1            ;
; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36 ; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36        ; combout          ;
; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36 ; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~37        ; cout0            ;
; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36 ; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~37COUT1   ; cout1            ;
; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~59 ; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~59        ; combout          ;
; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~59 ; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~60COUT1   ; cout1            ;
; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~62 ; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~62        ; cout0            ;
; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~62 ; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~62COUT1   ; cout1            ;
; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47 ; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47        ; combout          ;
; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47 ; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48        ; cout0            ;
; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47 ; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48COUT1   ; cout1            ;
; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31 ; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31        ; combout          ;
; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31 ; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~32        ; cout0            ;
; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31 ; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~32COUT1   ; cout1            ;
; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50 ; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50        ; cout0            ;
; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50 ; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50COUT1   ; cout1            ;
; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33 ; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33        ; combout          ;
; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33 ; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34        ; cout0            ;
; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33 ; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34COUT1   ; cout1            ;
; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~51 ; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~51        ; combout          ;
; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~51 ; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52        ; cout0            ;
; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~51 ; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52COUT1   ; cout1            ;
; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~63 ; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~63        ; combout          ;
; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~63 ; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~64        ; cout             ;
; |digitalClock|cnt1hz[1]                                                                                                                                 ; |digitalClock|cnt1hz[1]~784COUT1                                                                                                                               ; cout1            ;
; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~38 ; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~38        ; combout          ;
; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~38 ; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39        ; cout0            ;
; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~38 ; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39COUT1   ; cout1            ;
; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~51 ; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~51        ; combout          ;
; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~51 ; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52        ; cout0            ;
; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~51 ; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52COUT1   ; cout1            ;
; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~55 ; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~55        ; cout0            ;
; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~55 ; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~55COUT1   ; cout1            ;
; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36 ; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36        ; cout0            ;
; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36 ; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36COUT1   ; cout1            ;
; |digitalClock|cnt1hz[0]                                                                                                                                 ; |digitalClock|cnt1hz[0]~786                                                                                                                                    ; cout             ;
; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~41 ; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~41        ; cout0            ;
; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~41 ; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~41COUT1   ; cout1            ;
; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~53 ; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~53        ; combout          ;
; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~53 ; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~54        ; cout0            ;
; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~53 ; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~54COUT1   ; cout1            ;
; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~57 ; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~57        ; cout0            ;
; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~57 ; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~57COUT1   ; cout1            ;
; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~56 ; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~56        ; cout0            ;
; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~56 ; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~56COUT1   ; cout1            ;
; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~59 ; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~59        ; cout0            ;
; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~59 ; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~59COUT1   ; cout1            ;
; |digitalClock|clk1hz                                                                                                                                    ; |digitalClock|clk1hz                                                                                                                                           ; regout           ;
; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]    ; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]           ; combout          ;
; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]    ; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]~COUT      ; cout0            ;
; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]    ; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[31]~606                          ; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[31]~606                                 ; combout          ;
; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]    ; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]           ; combout          ;
; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]    ; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]~COUT      ; cout0            ;
; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]    ; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[25]~22                           ; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[25]~22                                  ; combout          ;
; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[25]~16                           ; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[25]~16                                  ; combout          ;
; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[32]~607                          ; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[32]~607                                 ; combout          ;
; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]    ; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]           ; combout          ;
; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]    ; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUT      ; cout0            ;
; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]    ; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[26]~608                          ; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[26]~608                                 ; combout          ;
; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[26]~21                           ; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[26]~21                                  ; combout          ;
; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[33]~609                          ; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[33]~609                                 ; combout          ;
; |digitalClock|WideOr65~56                                                                                                                               ; |digitalClock|WideOr65~56                                                                                                                                      ; combout          ;
; |digitalClock|WideOr63~29                                                                                                                               ; |digitalClock|WideOr63~29                                                                                                                                      ; combout          ;
; |digitalClock|WideOr61                                                                                                                                  ; |digitalClock|WideOr61                                                                                                                                         ; combout          ;
; |digitalClock|WideOr59~70                                                                                                                               ; |digitalClock|WideOr59~70                                                                                                                                      ; combout          ;
; |digitalClock|Equal52~86                                                                                                                                ; |digitalClock|Equal52~86                                                                                                                                       ; combout          ;
; |digitalClock|seg_sec0~78                                                                                                                               ; |digitalClock|seg_sec0~78                                                                                                                                      ; combout          ;
; |digitalClock|seg_sec0~79                                                                                                                               ; |digitalClock|seg_sec0~79                                                                                                                                      ; combout          ;
; |digitalClock|cnt1hz[30]~722                                                                                                                            ; |digitalClock|cnt1hz[30]~722                                                                                                                                   ; combout          ;
; |digitalClock|cnt1hz[30]~750                                                                                                                            ; |digitalClock|cnt1hz[30]~750                                                                                                                                   ; combout          ;
; |digitalClock|LessThan1~77                                                                                                                              ; |digitalClock|LessThan1~77                                                                                                                                     ; combout          ;
; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[19]~28                           ; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[19]~28                                  ; combout          ;
; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[19]~34                           ; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[19]~34                                  ; combout          ;
; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[27]~610                          ; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[27]~610                                 ; combout          ;
; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[27]~20                           ; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[27]~20                                  ; combout          ;
; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[28]~19                           ; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[28]~19                                  ; combout          ;
; |digitalClock|Equal49~159                                                                                                                               ; |digitalClock|Equal49~159                                                                                                                                      ; combout          ;
; |digitalClock|Equal49~160                                                                                                                               ; |digitalClock|Equal49~160                                                                                                                                      ; combout          ;
; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[28]~611                          ; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[28]~611                                 ; combout          ;
; |digitalClock|Equal41~138                                                                                                                               ; |digitalClock|Equal41~138                                                                                                                                      ; combout          ;
; |digitalClock|WideOr54~28                                                                                                                               ; |digitalClock|WideOr54~28                                                                                                                                      ; combout          ;
; |digitalClock|Equal49~161                                                                                                                               ; |digitalClock|Equal49~161                                                                                                                                      ; combout          ;
; |digitalClock|WideOr54~29                                                                                                                               ; |digitalClock|WideOr54~29                                                                                                                                      ; combout          ;
; |digitalClock|WideNor4~143                                                                                                                              ; |digitalClock|WideNor4~143                                                                                                                                     ; combout          ;
; |digitalClock|WideOr52~9                                                                                                                                ; |digitalClock|WideOr52~9                                                                                                                                       ; combout          ;
; |digitalClock|WideOr52~10                                                                                                                               ; |digitalClock|WideOr52~10                                                                                                                                      ; combout          ;
; |digitalClock|WideOr50                                                                                                                                  ; |digitalClock|WideOr50                                                                                                                                         ; combout          ;
; |digitalClock|WideOr48~1                                                                                                                                ; |digitalClock|WideOr48~1                                                                                                                                       ; combout          ;
; |digitalClock|Equal42~122                                                                                                                               ; |digitalClock|Equal42~122                                                                                                                                      ; combout          ;
; |digitalClock|seg_sec1~1                                                                                                                                ; |digitalClock|seg_sec1~1                                                                                                                                       ; combout          ;
; |digitalClock|seg_sec1~0                                                                                                                                ; |digitalClock|seg_sec1~0                                                                                                                                       ; combout          ;
; |digitalClock|LessThan0~263                                                                                                                             ; |digitalClock|LessThan0~263                                                                                                                                    ; combout          ;
; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[23]~243                          ; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[23]~243                                 ; combout          ;
; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[23]~16                           ; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[23]~16                                  ; combout          ;
; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[18]~21                           ; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[18]~21                                  ; combout          ;
; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[18]~26                           ; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[18]~26                                  ; combout          ;
; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[21]~26                           ; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[21]~26                                  ; combout          ;
; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[20]~27                           ; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[20]~27                                  ; combout          ;
; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[20]~33                           ; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[20]~33                                  ; combout          ;
; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[17]~22                           ; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[17]~22                                  ; combout          ;
; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[17]~27                           ; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[17]~27                                  ; combout          ;
; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]    ; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]           ; combout          ;
; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]    ; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUT      ; cout0            ;
; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]    ; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[22]~244                          ; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[22]~244                                 ; combout          ;
; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[22]~17                           ; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[22]~17                                  ; combout          ;
; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[16]~23                           ; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[16]~23                                  ; combout          ;
; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[16]~28                           ; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[16]~28                                  ; combout          ;
; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[21]~13                           ; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[21]~13                                  ; combout          ;
; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]    ; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]           ; combout          ;
; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]    ; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]~COUT      ; cout0            ;
; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]    ; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[21]~18                           ; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[21]~18                                  ; combout          ;
; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[20]~14                           ; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[20]~14                                  ; combout          ;
; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[20]~19                           ; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[20]~19                                  ; combout          ;
; |digitalClock|WideOr54~30                                                                                                                               ; |digitalClock|WideOr54~30                                                                                                                                      ; combout          ;
; |digitalClock|WideOr54~31                                                                                                                               ; |digitalClock|WideOr54~31                                                                                                                                      ; combout          ;
; |digitalClock|WideOr54~32                                                                                                                               ; |digitalClock|WideOr54~32                                                                                                                                      ; combout          ;
; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~67 ; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~67        ; combout          ;
; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~55 ; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~55        ; combout          ;
; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39 ; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39        ; combout          ;
; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~44 ; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~44        ; combout          ;
; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~59 ; |digitalClock|lpm_divide:Div2|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~59        ; combout          ;
; |digitalClock|clk1hz_out                                                                                                                                ; |digitalClock|clk1hz_out                                                                                                                                       ; padio            ;
; |digitalClock|sec_out[0]                                                                                                                                ; |digitalClock|sec_out[0]                                                                                                                                       ; padio            ;
; |digitalClock|sec_out[1]                                                                                                                                ; |digitalClock|sec_out[1]                                                                                                                                       ; padio            ;
; |digitalClock|sec_out[2]                                                                                                                                ; |digitalClock|sec_out[2]                                                                                                                                       ; padio            ;
; |digitalClock|sec_out[3]                                                                                                                                ; |digitalClock|sec_out[3]                                                                                                                                       ; padio            ;
; |digitalClock|sec_out[4]                                                                                                                                ; |digitalClock|sec_out[4]                                                                                                                                       ; padio            ;
; |digitalClock|sec_buf0_out[0]                                                                                                                           ; |digitalClock|sec_buf0_out[0]                                                                                                                                  ; padio            ;
; |digitalClock|sec_buf0_out[1]                                                                                                                           ; |digitalClock|sec_buf0_out[1]                                                                                                                                  ; padio            ;
; |digitalClock|sec_buf0_out[2]                                                                                                                           ; |digitalClock|sec_buf0_out[2]                                                                                                                                  ; padio            ;
; |digitalClock|sec_buf1_out[0]                                                                                                                           ; |digitalClock|sec_buf1_out[0]                                                                                                                                  ; padio            ;
; |digitalClock|sec_buf1_out[1]                                                                                                                           ; |digitalClock|sec_buf1_out[1]                                                                                                                                  ; padio            ;
; |digitalClock|sec_buf1_out[2]                                                                                                                           ; |digitalClock|sec_buf1_out[2]                                                                                                                                  ; padio            ;
; |digitalClock|sec_buf1_out[3]                                                                                                                           ; |digitalClock|sec_buf1_out[3]                                                                                                                                  ; padio            ;
; |digitalClock|seg_sec0[1]                                                                                                                               ; |digitalClock|seg_sec0[1]                                                                                                                                      ; padio            ;
; |digitalClock|seg_sec0[2]                                                                                                                               ; |digitalClock|seg_sec0[2]                                                                                                                                      ; padio            ;
; |digitalClock|seg_sec0[3]                                                                                                                               ; |digitalClock|seg_sec0[3]                                                                                                                                      ; padio            ;
; |digitalClock|seg_sec0[4]                                                                                                                               ; |digitalClock|seg_sec0[4]                                                                                                                                      ; padio            ;
; |digitalClock|seg_sec0[5]                                                                                                                               ; |digitalClock|seg_sec0[5]                                                                                                                                      ; padio            ;
; |digitalClock|seg_sec0[6]                                                                                                                               ; |digitalClock|seg_sec0[6]                                                                                                                                      ; padio            ;
; |digitalClock|seg_sec0[7]                                                                                                                               ; |digitalClock|seg_sec0[7]                                                                                                                                      ; padio            ;
; |digitalClock|seg_sec1[1]                                                                                                                               ; |digitalClock|seg_sec1[1]                                                                                                                                      ; padio            ;
; |digitalClock|seg_sec1[2]                                                                                                                               ; |digitalClock|seg_sec1[2]                                                                                                                                      ; padio            ;
; |digitalClock|seg_sec1[3]                                                                                                                               ; |digitalClock|seg_sec1[3]                                                                                                                                      ; padio            ;
; |digitalClock|seg_sec1[4]                                                                                                                               ; |digitalClock|seg_sec1[4]                                                                                                                                      ; padio            ;
; |digitalClock|seg_sec1[5]                                                                                                                               ; |digitalClock|seg_sec1[5]                                                                                                                                      ; padio            ;
; |digitalClock|seg_sec1[6]                                                                                                                               ; |digitalClock|seg_sec1[6]                                                                                                                                      ; padio            ;
; |digitalClock|seg_sec1[7]                                                                                                                               ; |digitalClock|seg_sec1[7]                                                                                                                                      ; padio            ;
; |digitalClock|clk                                                                                                                                       ; |digitalClock|clk~corein                                                                                                                                       ; combout          ;
; |digitalClock|reset                                                                                                                                     ; |digitalClock|reset~corein                                                                                                                                     ; combout          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                               ; Output Port Name                                                                                                                                               ; Output Port Type ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |digitalClock|sec[3]                                                                                                                                    ; |digitalClock|sec[3]~99                                                                                                                                        ; cout0            ;
; |digitalClock|sec[4]                                                                                                                                    ; |digitalClock|sec[4]~101                                                                                                                                       ; cout0            ;
; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31 ; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31        ; combout          ;
; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45 ; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45        ; combout          ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34 ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34        ; combout          ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47 ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47        ; combout          ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~50 ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~50        ; combout          ;
; |digitalClock|cnt1hz[2]                                                                                                                                 ; |digitalClock|cnt1hz[2]~715                                                                                                                                    ; cout0            ;
; |digitalClock|cnt1hz[2]                                                                                                                                 ; |digitalClock|cnt1hz[2]~715COUT1                                                                                                                               ; cout1            ;
; |digitalClock|cnt1hz[3]                                                                                                                                 ; |digitalClock|cnt1hz[3]~717                                                                                                                                    ; cout0            ;
; |digitalClock|cnt1hz[3]                                                                                                                                 ; |digitalClock|cnt1hz[3]~717COUT1                                                                                                                               ; cout1            ;
; |digitalClock|cnt1hz[4]                                                                                                                                 ; |digitalClock|cnt1hz[4]~719                                                                                                                                    ; cout0            ;
; |digitalClock|cnt1hz[4]                                                                                                                                 ; |digitalClock|cnt1hz[4]~719COUT1                                                                                                                               ; cout1            ;
; |digitalClock|cnt1hz[5]                                                                                                                                 ; |digitalClock|cnt1hz[5]~721                                                                                                                                    ; cout             ;
; |digitalClock|cnt1hz[6]                                                                                                                                 ; |digitalClock|cnt1hz[6]~724                                                                                                                                    ; cout0            ;
; |digitalClock|cnt1hz[6]                                                                                                                                 ; |digitalClock|cnt1hz[6]~724COUT1                                                                                                                               ; cout1            ;
; |digitalClock|cnt1hz[7]                                                                                                                                 ; |digitalClock|cnt1hz[7]~726                                                                                                                                    ; cout0            ;
; |digitalClock|cnt1hz[7]                                                                                                                                 ; |digitalClock|cnt1hz[7]~726COUT1                                                                                                                               ; cout1            ;
; |digitalClock|cnt1hz[8]                                                                                                                                 ; |digitalClock|cnt1hz[8]~728                                                                                                                                    ; cout0            ;
; |digitalClock|cnt1hz[8]                                                                                                                                 ; |digitalClock|cnt1hz[8]~728COUT1                                                                                                                               ; cout1            ;
; |digitalClock|cnt1hz[9]                                                                                                                                 ; |digitalClock|cnt1hz[9]~730                                                                                                                                    ; cout0            ;
; |digitalClock|cnt1hz[9]                                                                                                                                 ; |digitalClock|cnt1hz[9]~730COUT1                                                                                                                               ; cout1            ;
; |digitalClock|cnt1hz[10]                                                                                                                                ; |digitalClock|cnt1hz[10]~733                                                                                                                                   ; cout             ;
; |digitalClock|cnt1hz[11]                                                                                                                                ; |digitalClock|cnt1hz[11]~735                                                                                                                                   ; cout0            ;
; |digitalClock|cnt1hz[11]                                                                                                                                ; |digitalClock|cnt1hz[11]~735COUT1                                                                                                                              ; cout1            ;
; |digitalClock|cnt1hz[12]                                                                                                                                ; |digitalClock|cnt1hz[12]~737                                                                                                                                   ; cout0            ;
; |digitalClock|cnt1hz[12]                                                                                                                                ; |digitalClock|cnt1hz[12]~737COUT1                                                                                                                              ; cout1            ;
; |digitalClock|cnt1hz[13]                                                                                                                                ; |digitalClock|cnt1hz[13]~739                                                                                                                                   ; cout0            ;
; |digitalClock|cnt1hz[13]                                                                                                                                ; |digitalClock|cnt1hz[13]~739COUT1                                                                                                                              ; cout1            ;
; |digitalClock|cnt1hz[14]                                                                                                                                ; |digitalClock|cnt1hz[14]~742                                                                                                                                   ; cout0            ;
; |digitalClock|cnt1hz[14]                                                                                                                                ; |digitalClock|cnt1hz[14]~742COUT1                                                                                                                              ; cout1            ;
; |digitalClock|cnt1hz[15]                                                                                                                                ; |digitalClock|cnt1hz[15]~744                                                                                                                                   ; cout             ;
; |digitalClock|cnt1hz[16]                                                                                                                                ; |digitalClock|cnt1hz[16]~746                                                                                                                                   ; cout0            ;
; |digitalClock|cnt1hz[16]                                                                                                                                ; |digitalClock|cnt1hz[16]~746COUT1                                                                                                                              ; cout1            ;
; |digitalClock|cnt1hz[17]                                                                                                                                ; |digitalClock|cnt1hz[17]~748                                                                                                                                   ; cout0            ;
; |digitalClock|cnt1hz[17]                                                                                                                                ; |digitalClock|cnt1hz[17]~748COUT1                                                                                                                              ; cout1            ;
; |digitalClock|cnt1hz[18]                                                                                                                                ; |digitalClock|cnt1hz[18]~752                                                                                                                                   ; cout0            ;
; |digitalClock|cnt1hz[18]                                                                                                                                ; |digitalClock|cnt1hz[18]~752COUT1                                                                                                                              ; cout1            ;
; |digitalClock|cnt1hz[19]                                                                                                                                ; |digitalClock|cnt1hz[19]~754                                                                                                                                   ; cout0            ;
; |digitalClock|cnt1hz[19]                                                                                                                                ; |digitalClock|cnt1hz[19]~754COUT1                                                                                                                              ; cout1            ;
; |digitalClock|cnt1hz[20]                                                                                                                                ; |digitalClock|cnt1hz[20]~756                                                                                                                                   ; cout             ;
; |digitalClock|cnt1hz[21]                                                                                                                                ; |digitalClock|cnt1hz[21]~758                                                                                                                                   ; cout0            ;
; |digitalClock|cnt1hz[21]                                                                                                                                ; |digitalClock|cnt1hz[21]~758COUT1                                                                                                                              ; cout1            ;
; |digitalClock|cnt1hz[22]                                                                                                                                ; |digitalClock|cnt1hz[22]~761                                                                                                                                   ; cout0            ;
; |digitalClock|cnt1hz[22]                                                                                                                                ; |digitalClock|cnt1hz[22]~761COUT1                                                                                                                              ; cout1            ;
; |digitalClock|cnt1hz[23]                                                                                                                                ; |digitalClock|cnt1hz[23]~763                                                                                                                                   ; cout0            ;
; |digitalClock|cnt1hz[23]                                                                                                                                ; |digitalClock|cnt1hz[23]~763COUT1                                                                                                                              ; cout1            ;
; |digitalClock|cnt1hz[24]                                                                                                                                ; |digitalClock|cnt1hz[24]~765                                                                                                                                   ; cout0            ;
; |digitalClock|cnt1hz[24]                                                                                                                                ; |digitalClock|cnt1hz[24]~765COUT1                                                                                                                              ; cout1            ;
; |digitalClock|cnt1hz[25]                                                                                                                                ; |digitalClock|cnt1hz[25]~767                                                                                                                                   ; cout             ;
; |digitalClock|cnt1hz[26]                                                                                                                                ; |digitalClock|cnt1hz[26]~770                                                                                                                                   ; cout0            ;
; |digitalClock|cnt1hz[26]                                                                                                                                ; |digitalClock|cnt1hz[26]~770COUT1                                                                                                                              ; cout1            ;
; |digitalClock|cnt1hz[27]                                                                                                                                ; |digitalClock|cnt1hz[27]~772                                                                                                                                   ; cout0            ;
; |digitalClock|cnt1hz[27]                                                                                                                                ; |digitalClock|cnt1hz[27]~772COUT1                                                                                                                              ; cout1            ;
; |digitalClock|cnt1hz[28]                                                                                                                                ; |digitalClock|cnt1hz[28]~774                                                                                                                                   ; cout0            ;
; |digitalClock|cnt1hz[28]                                                                                                                                ; |digitalClock|cnt1hz[28]~774COUT1                                                                                                                              ; cout1            ;
; |digitalClock|cnt1hz[29]                                                                                                                                ; |digitalClock|cnt1hz[29]~776                                                                                                                                   ; cout0            ;
; |digitalClock|cnt1hz[29]                                                                                                                                ; |digitalClock|cnt1hz[29]~776COUT1                                                                                                                              ; cout1            ;
; |digitalClock|cnt1hz[30]                                                                                                                                ; |digitalClock|cnt1hz[30]~779                                                                                                                                   ; cout             ;
; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~59 ; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~60        ; cout0            ;
; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33 ; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33        ; combout          ;
; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33 ; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34        ; cout0            ;
; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33 ; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34COUT1   ; cout1            ;
; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48 ; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48        ; cout0            ;
; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48 ; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48COUT1   ; cout1            ;
; |digitalClock|hour[0]                                                                                                                                   ; |digitalClock|hour[0]~231                                                                                                                                      ; cout0            ;
; |digitalClock|hour[0]                                                                                                                                   ; |digitalClock|hour[0]~231COUT1                                                                                                                                 ; cout1            ;
; |digitalClock|hour[1]                                                                                                                                   ; |digitalClock|hour[1]~233                                                                                                                                      ; cout0            ;
; |digitalClock|hour[1]                                                                                                                                   ; |digitalClock|hour[1]~233COUT1                                                                                                                                 ; cout1            ;
; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43 ; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43        ; combout          ;
; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45 ; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45        ; combout          ;
; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45 ; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46        ; cout0            ;
; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45 ; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46COUT1   ; cout1            ;
; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29 ; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29        ; combout          ;
; |digitalClock|hour[2]                                                                                                                                   ; |digitalClock|hour[2]~235                                                                                                                                      ; cout0            ;
; |digitalClock|hour[2]                                                                                                                                   ; |digitalClock|hour[2]~235COUT1                                                                                                                                 ; cout1            ;
; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47 ; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47        ; combout          ;
; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47 ; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48        ; cout0            ;
; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47 ; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48COUT1   ; cout1            ;
; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31 ; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31        ; combout          ;
; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31 ; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~32        ; cout0            ;
; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31 ; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~32COUT1   ; cout1            ;
; |digitalClock|hour[3]                                                                                                                                   ; |digitalClock|hour[3]                                                                                                                                          ; regout           ;
; |digitalClock|hour[3]                                                                                                                                   ; |digitalClock|hour[3]~237                                                                                                                                      ; cout0            ;
; |digitalClock|hour[3]                                                                                                                                   ; |digitalClock|hour[3]~237COUT1                                                                                                                                 ; cout1            ;
; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49 ; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49        ; combout          ;
; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49 ; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50        ; cout0            ;
; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49 ; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50COUT1   ; cout1            ;
; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33 ; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33        ; combout          ;
; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33 ; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34        ; cout0            ;
; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33 ; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34COUT1   ; cout1            ;
; |digitalClock|hour[4]                                                                                                                                   ; |digitalClock|hour[4]                                                                                                                                          ; regout           ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36 ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36        ; combout          ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36 ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~37        ; cout0            ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36 ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~37COUT1   ; cout1            ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50 ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50        ; cout0            ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50 ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50COUT1   ; cout1            ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~53 ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~53        ; cout0            ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~53 ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~53COUT1   ; cout1            ;
; |digitalClock|min[0]                                                                                                                                    ; |digitalClock|min[0]~227                                                                                                                                       ; cout0            ;
; |digitalClock|min[0]                                                                                                                                    ; |digitalClock|min[0]~227COUT1                                                                                                                                  ; cout1            ;
; |digitalClock|min[1]                                                                                                                                    ; |digitalClock|min[1]~229                                                                                                                                       ; cout0            ;
; |digitalClock|min[1]                                                                                                                                    ; |digitalClock|min[1]~229COUT1                                                                                                                                  ; cout1            ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~53 ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~53        ; combout          ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29 ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29        ; combout          ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29 ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~30        ; cout0            ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29 ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~30COUT1   ; cout1            ;
; |digitalClock|min[4]                                                                                                                                    ; |digitalClock|min[4]                                                                                                                                           ; regout           ;
; |digitalClock|min[4]                                                                                                                                    ; |digitalClock|min[4]~231                                                                                                                                       ; cout0            ;
; |digitalClock|min[4]                                                                                                                                    ; |digitalClock|min[4]~231COUT1                                                                                                                                  ; cout1            ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31 ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31        ; combout          ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43 ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43        ; combout          ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45 ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45        ; combout          ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45 ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46        ; cout0            ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45 ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46COUT1   ; cout1            ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47 ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47        ; combout          ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47 ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48        ; cout0            ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47 ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48COUT1   ; cout1            ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~55 ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~55        ; combout          ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~55 ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~56        ; cout             ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~57 ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~57        ; combout          ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~57 ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~58        ; cout0            ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~57 ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~58COUT1   ; cout1            ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~59 ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~59        ; combout          ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~59 ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~60        ; cout0            ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~59 ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~60COUT1   ; cout1            ;
; |digitalClock|min[3]                                                                                                                                    ; |digitalClock|min[3]~233                                                                                                                                       ; cout             ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49 ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49        ; combout          ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49 ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50        ; cout0            ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49 ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50COUT1   ; cout1            ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33 ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33        ; combout          ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33 ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34        ; cout0            ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33 ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34COUT1   ; cout1            ;
; |digitalClock|min[5]                                                                                                                                    ; |digitalClock|min[5]                                                                                                                                           ; regout           ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~61 ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~61        ; combout          ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~61 ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~62        ; cout0            ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~61 ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~62COUT1   ; cout1            ;
; |digitalClock|min[2]                                                                                                                                    ; |digitalClock|min[2]~237                                                                                                                                       ; cout0            ;
; |digitalClock|min[2]                                                                                                                                    ; |digitalClock|min[2]~237COUT1                                                                                                                                  ; cout1            ;
; |digitalClock|cnt1hz[1]                                                                                                                                 ; |digitalClock|cnt1hz[1]~784                                                                                                                                    ; cout0            ;
; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~35 ; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~35        ; combout          ;
; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~35 ; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36        ; cout0            ;
; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~35 ; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36COUT1   ; cout1            ;
; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50 ; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50        ; cout0            ;
; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50 ; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50COUT1   ; cout1            ;
; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52 ; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52        ; cout0            ;
; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52 ; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52COUT1   ; cout1            ;
; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36 ; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36        ; cout0            ;
; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36 ; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36COUT1   ; cout1            ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~38 ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~38        ; combout          ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~38 ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39        ; cout0            ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~38 ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39COUT1   ; cout1            ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~51 ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~51        ; combout          ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~51 ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52        ; cout0            ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~51 ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52COUT1   ; cout1            ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~55 ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~55        ; cout0            ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~55 ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~55COUT1   ; cout1            ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36 ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36        ; cout0            ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36 ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36COUT1   ; cout1            ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52 ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52        ; cout0            ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52 ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52COUT1   ; cout1            ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~64 ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~64        ; cout0            ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~64 ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~64COUT1   ; cout1            ;
; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~38 ; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~38        ; cout0            ;
; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~38 ; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~38COUT1   ; cout1            ;
; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52 ; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52        ; cout0            ;
; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52 ; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52COUT1   ; cout1            ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~41 ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~41        ; cout0            ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~41 ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~41COUT1   ; cout1            ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~53 ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~53        ; combout          ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~53 ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~54        ; cout0            ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~53 ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~54COUT1   ; cout1            ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~57 ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~57        ; cout0            ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~57 ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~57COUT1   ; cout1            ;
; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~54 ; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~54        ; cout0            ;
; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~54 ; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~54COUT1   ; cout1            ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~56 ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~56        ; cout0            ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~56 ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~56COUT1   ; cout1            ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~59 ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~59        ; cout0            ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~59 ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~59COUT1   ; cout1            ;
; |digitalClock|WideOr8~3                                                                                                                                 ; |digitalClock|WideOr8~3                                                                                                                                        ; combout          ;
; |digitalClock|Equal1~79                                                                                                                                 ; |digitalClock|Equal1~79                                                                                                                                        ; combout          ;
; |digitalClock|Equal2~78                                                                                                                                 ; |digitalClock|Equal2~78                                                                                                                                        ; combout          ;
; |digitalClock|WideOr32~56                                                                                                                               ; |digitalClock|WideOr32~56                                                                                                                                      ; combout          ;
; |digitalClock|WideOr30~29                                                                                                                               ; |digitalClock|WideOr30~29                                                                                                                                      ; combout          ;
; |digitalClock|WideOr28                                                                                                                                  ; |digitalClock|WideOr28                                                                                                                                         ; combout          ;
; |digitalClock|WideOr26~70                                                                                                                               ; |digitalClock|WideOr26~70                                                                                                                                      ; combout          ;
; |digitalClock|Equal22~86                                                                                                                                ; |digitalClock|Equal22~86                                                                                                                                       ; combout          ;
; |digitalClock|seg_min0~79                                                                                                                               ; |digitalClock|seg_min0~79                                                                                                                                      ; combout          ;
; |digitalClock|seg_min0~80                                                                                                                               ; |digitalClock|seg_min0~80                                                                                                                                      ; combout          ;
; |digitalClock|cnt1hz[30]~731                                                                                                                            ; |digitalClock|cnt1hz[30]~731                                                                                                                                   ; combout          ;
; |digitalClock|cnt1hz[30]~740                                                                                                                            ; |digitalClock|cnt1hz[30]~740                                                                                                                                   ; combout          ;
; |digitalClock|cnt1hz[30]~749                                                                                                                            ; |digitalClock|cnt1hz[30]~749                                                                                                                                   ; combout          ;
; |digitalClock|cnt1hz[30]~759                                                                                                                            ; |digitalClock|cnt1hz[30]~759                                                                                                                                   ; combout          ;
; |digitalClock|cnt1hz[30]~768                                                                                                                            ; |digitalClock|cnt1hz[30]~768                                                                                                                                   ; combout          ;
; |digitalClock|cnt1hz[30]~777                                                                                                                            ; |digitalClock|cnt1hz[30]~777                                                                                                                                   ; combout          ;
; |digitalClock|cnt1hz[30]~780                                                                                                                            ; |digitalClock|cnt1hz[30]~780                                                                                                                                   ; combout          ;
; |digitalClock|LessThan1~78                                                                                                                              ; |digitalClock|LessThan1~78                                                                                                                                     ; combout          ;
; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]    ; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]           ; combout          ;
; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]    ; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]~COUT      ; cout0            ;
; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]    ; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|StageOut[21]~423                          ; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|StageOut[21]~423                                 ; combout          ;
; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]    ; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]           ; combout          ;
; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]    ; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUT      ; cout0            ;
; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]    ; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|StageOut[16]~18                           ; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|StageOut[16]~18                                  ; combout          ;
; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|StageOut[16]~13                           ; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|StageOut[16]~13                                  ; combout          ;
; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|StageOut[22]~424                          ; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|StageOut[22]~424                                 ; combout          ;
; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|StageOut[17]~17                           ; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|StageOut[17]~17                                  ; combout          ;
; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|StageOut[17]~12                           ; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|StageOut[17]~12                                  ; combout          ;
; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|StageOut[23]~425                          ; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|StageOut[23]~425                                 ; combout          ;
; |digitalClock|WideOr21~299                                                                                                                              ; |digitalClock|WideOr21~299                                                                                                                                     ; combout          ;
; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|StageOut[18]~16                           ; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|StageOut[18]~16                                  ; combout          ;
; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|StageOut[18]~11                           ; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|StageOut[18]~11                                  ; combout          ;
; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|StageOut[24]~426                          ; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|StageOut[24]~426                                 ; combout          ;
; |digitalClock|WideNor1~124                                                                                                                              ; |digitalClock|WideNor1~124                                                                                                                                     ; combout          ;
; |digitalClock|Equal12~120                                                                                                                               ; |digitalClock|Equal12~120                                                                                                                                      ; combout          ;
; |digitalClock|WideOr19                                                                                                                                  ; |digitalClock|WideOr19                                                                                                                                         ; combout          ;
; |digitalClock|Equal11~130                                                                                                                               ; |digitalClock|Equal11~130                                                                                                                                      ; combout          ;
; |digitalClock|WideOr17~317                                                                                                                              ; |digitalClock|WideOr17~317                                                                                                                                     ; combout          ;
; |digitalClock|WideOr17~318                                                                                                                              ; |digitalClock|WideOr17~318                                                                                                                                     ; combout          ;
; |digitalClock|WideOr17~319                                                                                                                              ; |digitalClock|WideOr17~319                                                                                                                                     ; combout          ;
; |digitalClock|WideOr17~320                                                                                                                              ; |digitalClock|WideOr17~320                                                                                                                                     ; combout          ;
; |digitalClock|WideOr17~321                                                                                                                              ; |digitalClock|WideOr17~321                                                                                                                                     ; combout          ;
; |digitalClock|Equal12~121                                                                                                                               ; |digitalClock|Equal12~121                                                                                                                                      ; combout          ;
; |digitalClock|seg_hour1~173                                                                                                                             ; |digitalClock|seg_hour1~173                                                                                                                                    ; combout          ;
; |digitalClock|seg_hour1~174                                                                                                                             ; |digitalClock|seg_hour1~174                                                                                                                                    ; combout          ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]    ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]           ; combout          ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]    ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]~COUT      ; cout0            ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]    ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[31]~606                          ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[31]~606                                 ; combout          ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[27]~607                          ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[27]~607                                 ; combout          ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[27]~20                           ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[27]~20                                  ; combout          ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[28]~19                           ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[28]~19                                  ; combout          ;
; |digitalClock|Equal39~159                                                                                                                               ; |digitalClock|Equal39~159                                                                                                                                      ; combout          ;
; |digitalClock|Equal39~160                                                                                                                               ; |digitalClock|Equal39~160                                                                                                                                      ; combout          ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]    ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]           ; combout          ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]    ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUT      ; cout0            ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]    ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[26]~608                          ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[26]~608                                 ; combout          ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[26]~21                           ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[26]~21                                  ; combout          ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[33]~609                          ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[33]~609                                 ; combout          ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[28]~610                          ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[28]~610                                 ; combout          ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[35]~611                          ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[35]~611                                 ; combout          ;
; |digitalClock|Equal31~138                                                                                                                               ; |digitalClock|Equal31~138                                                                                                                                      ; combout          ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]    ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]           ; combout          ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]    ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]~COUT      ; cout0            ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]    ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[25]~22                           ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[25]~22                                  ; combout          ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[25]~16                           ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[25]~16                                  ; combout          ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[32]~612                          ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[32]~612                                 ; combout          ;
; |digitalClock|Equal33~127                                                                                                                               ; |digitalClock|Equal33~127                                                                                                                                      ; combout          ;
; |digitalClock|Equal35~125                                                                                                                               ; |digitalClock|Equal35~125                                                                                                                                      ; combout          ;
; |digitalClock|Equal32~122                                                                                                                               ; |digitalClock|Equal32~122                                                                                                                                      ; combout          ;
; |digitalClock|Equal38~99                                                                                                                                ; |digitalClock|Equal38~99                                                                                                                                       ; combout          ;
; |digitalClock|WideOr43~20                                                                                                                               ; |digitalClock|WideOr43~20                                                                                                                                      ; combout          ;
; |digitalClock|Equal39~161                                                                                                                               ; |digitalClock|Equal39~161                                                                                                                                      ; combout          ;
; |digitalClock|Equal34~142                                                                                                                               ; |digitalClock|Equal34~142                                                                                                                                      ; combout          ;
; |digitalClock|WideOr43~21                                                                                                                               ; |digitalClock|WideOr43~21                                                                                                                                      ; combout          ;
; |digitalClock|WideOr43                                                                                                                                  ; |digitalClock|WideOr43                                                                                                                                         ; combout          ;
; |digitalClock|WideNor3~143                                                                                                                              ; |digitalClock|WideNor3~143                                                                                                                                     ; combout          ;
; |digitalClock|WideOr41~9                                                                                                                                ; |digitalClock|WideOr41~9                                                                                                                                       ; combout          ;
; |digitalClock|WideOr41~10                                                                                                                               ; |digitalClock|WideOr41~10                                                                                                                                      ; combout          ;
; |digitalClock|WideOr39                                                                                                                                  ; |digitalClock|WideOr39                                                                                                                                         ; combout          ;
; |digitalClock|WideOr37~1                                                                                                                                ; |digitalClock|WideOr37~1                                                                                                                                       ; combout          ;
; |digitalClock|Equal32~123                                                                                                                               ; |digitalClock|Equal32~123                                                                                                                                      ; combout          ;
; |digitalClock|seg_min1~1                                                                                                                                ; |digitalClock|seg_min1~1                                                                                                                                       ; combout          ;
; |digitalClock|seg_min1~0                                                                                                                                ; |digitalClock|seg_min1~0                                                                                                                                       ; combout          ;
; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[35]~612                          ; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[35]~612                                 ; combout          ;
; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[21]~32                           ; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[21]~32                                  ; combout          ;
; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[18]~11                           ; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[18]~11                                  ; combout          ;
; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[18]~16                           ; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[18]~16                                  ; combout          ;
; |digitalClock|LessThan3~68                                                                                                                              ; |digitalClock|LessThan3~68                                                                                                                                     ; combout          ;
; |digitalClock|LessThan3~69                                                                                                                              ; |digitalClock|LessThan3~69                                                                                                                                     ; combout          ;
; |digitalClock|LessThan2~77                                                                                                                              ; |digitalClock|LessThan2~77                                                                                                                                     ; combout          ;
; |digitalClock|LessThan2~78                                                                                                                              ; |digitalClock|LessThan2~78                                                                                                                                     ; combout          ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[18]~21                           ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[18]~21                                  ; combout          ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[18]~26                           ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[18]~26                                  ; combout          ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[23]~243                          ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[23]~243                                 ; combout          ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[23]~16                           ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[23]~16                                  ; combout          ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[20]~27                           ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[20]~27                                  ; combout          ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[20]~33                           ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[20]~33                                  ; combout          ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[21]~26                           ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[21]~26                                  ; combout          ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[21]~32                           ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[21]~32                                  ; combout          ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[19]~28                           ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[19]~28                                  ; combout          ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[19]~34                           ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[19]~34                                  ; combout          ;
; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[17]~12                           ; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[17]~12                                  ; combout          ;
; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[17]~17                           ; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[17]~17                                  ; combout          ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[17]~22                           ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[17]~22                                  ; combout          ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[17]~27                           ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[17]~27                                  ; combout          ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]    ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]           ; combout          ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]    ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUT      ; cout0            ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]    ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[22]~244                          ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[22]~244                                 ; combout          ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[22]~17                           ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[22]~17                                  ; combout          ;
; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]    ; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]           ; combout          ;
; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]    ; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUT      ; cout0            ;
; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]    ; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[16]~13                           ; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[16]~13                                  ; combout          ;
; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[16]~18                           ; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[16]~18                                  ; combout          ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[16]~23                           ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[16]~23                                  ; combout          ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[16]~28                           ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[16]~28                                  ; combout          ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[21]~13                           ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[21]~13                                  ; combout          ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]    ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]           ; combout          ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]    ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]~COUT      ; cout0            ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]    ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[21]~18                           ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[21]~18                                  ; combout          ;
; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[15]~14                           ; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[15]~14                                  ; combout          ;
; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[15]~19                           ; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[15]~19                                  ; combout          ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[20]~14                           ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[20]~14                                  ; combout          ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[20]~19                           ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[20]~19                                  ; combout          ;
; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~55 ; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~55        ; combout          ;
; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39 ; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39        ; combout          ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~67 ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~67        ; combout          ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39 ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39        ; combout          ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~55 ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~55        ; combout          ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~44 ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~44        ; combout          ;
; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~41 ; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~41        ; combout          ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~59 ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~59        ; combout          ;
; |digitalClock|sec_buf0_out[3]                                                                                                                           ; |digitalClock|sec_buf0_out[3]                                                                                                                                  ; padio            ;
; |digitalClock|seg_hour0[0]                                                                                                                              ; |digitalClock|seg_hour0[0]                                                                                                                                     ; padio            ;
; |digitalClock|seg_hour0[1]                                                                                                                              ; |digitalClock|seg_hour0[1]                                                                                                                                     ; padio            ;
; |digitalClock|seg_hour0[2]                                                                                                                              ; |digitalClock|seg_hour0[2]                                                                                                                                     ; padio            ;
; |digitalClock|seg_hour0[3]                                                                                                                              ; |digitalClock|seg_hour0[3]                                                                                                                                     ; padio            ;
; |digitalClock|seg_hour0[4]                                                                                                                              ; |digitalClock|seg_hour0[4]                                                                                                                                     ; padio            ;
; |digitalClock|seg_hour0[5]                                                                                                                              ; |digitalClock|seg_hour0[5]                                                                                                                                     ; padio            ;
; |digitalClock|seg_hour0[6]                                                                                                                              ; |digitalClock|seg_hour0[6]                                                                                                                                     ; padio            ;
; |digitalClock|seg_hour0[7]                                                                                                                              ; |digitalClock|seg_hour0[7]                                                                                                                                     ; padio            ;
; |digitalClock|seg_hour1[0]                                                                                                                              ; |digitalClock|seg_hour1[0]                                                                                                                                     ; padio            ;
; |digitalClock|seg_hour1[1]                                                                                                                              ; |digitalClock|seg_hour1[1]                                                                                                                                     ; padio            ;
; |digitalClock|seg_hour1[2]                                                                                                                              ; |digitalClock|seg_hour1[2]                                                                                                                                     ; padio            ;
; |digitalClock|seg_hour1[3]                                                                                                                              ; |digitalClock|seg_hour1[3]                                                                                                                                     ; padio            ;
; |digitalClock|seg_hour1[4]                                                                                                                              ; |digitalClock|seg_hour1[4]                                                                                                                                     ; padio            ;
; |digitalClock|seg_hour1[5]                                                                                                                              ; |digitalClock|seg_hour1[5]                                                                                                                                     ; padio            ;
; |digitalClock|seg_hour1[6]                                                                                                                              ; |digitalClock|seg_hour1[6]                                                                                                                                     ; padio            ;
; |digitalClock|seg_hour1[7]                                                                                                                              ; |digitalClock|seg_hour1[7]                                                                                                                                     ; padio            ;
; |digitalClock|seg_min0[0]                                                                                                                               ; |digitalClock|seg_min0[0]                                                                                                                                      ; padio            ;
; |digitalClock|seg_min0[1]                                                                                                                               ; |digitalClock|seg_min0[1]                                                                                                                                      ; padio            ;
; |digitalClock|seg_min0[2]                                                                                                                               ; |digitalClock|seg_min0[2]                                                                                                                                      ; padio            ;
; |digitalClock|seg_min0[3]                                                                                                                               ; |digitalClock|seg_min0[3]                                                                                                                                      ; padio            ;
; |digitalClock|seg_min0[4]                                                                                                                               ; |digitalClock|seg_min0[4]                                                                                                                                      ; padio            ;
; |digitalClock|seg_min0[5]                                                                                                                               ; |digitalClock|seg_min0[5]                                                                                                                                      ; padio            ;
; |digitalClock|seg_min0[6]                                                                                                                               ; |digitalClock|seg_min0[6]                                                                                                                                      ; padio            ;
; |digitalClock|seg_min0[7]                                                                                                                               ; |digitalClock|seg_min0[7]                                                                                                                                      ; padio            ;
; |digitalClock|seg_min1[0]                                                                                                                               ; |digitalClock|seg_min1[0]                                                                                                                                      ; padio            ;
; |digitalClock|seg_min1[1]                                                                                                                               ; |digitalClock|seg_min1[1]                                                                                                                                      ; padio            ;
; |digitalClock|seg_min1[2]                                                                                                                               ; |digitalClock|seg_min1[2]                                                                                                                                      ; padio            ;
; |digitalClock|seg_min1[3]                                                                                                                               ; |digitalClock|seg_min1[3]                                                                                                                                      ; padio            ;
; |digitalClock|seg_min1[4]                                                                                                                               ; |digitalClock|seg_min1[4]                                                                                                                                      ; padio            ;
; |digitalClock|seg_min1[5]                                                                                                                               ; |digitalClock|seg_min1[5]                                                                                                                                      ; padio            ;
; |digitalClock|seg_min1[6]                                                                                                                               ; |digitalClock|seg_min1[6]                                                                                                                                      ; padio            ;
; |digitalClock|seg_min1[7]                                                                                                                               ; |digitalClock|seg_min1[7]                                                                                                                                      ; padio            ;
; |digitalClock|seg_sec0[0]                                                                                                                               ; |digitalClock|seg_sec0[0]                                                                                                                                      ; padio            ;
; |digitalClock|seg_sec1[0]                                                                                                                               ; |digitalClock|seg_sec1[0]                                                                                                                                      ; padio            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                               ; Output Port Name                                                                                                                                               ; Output Port Type ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |digitalClock|sec[3]                                                                                                                                    ; |digitalClock|sec[3]~99                                                                                                                                        ; cout0            ;
; |digitalClock|sec[4]                                                                                                                                    ; |digitalClock|sec[4]~101                                                                                                                                       ; cout0            ;
; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31 ; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31        ; combout          ;
; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45 ; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45        ; combout          ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34 ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34        ; combout          ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47 ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47        ; combout          ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~50 ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~50        ; combout          ;
; |digitalClock|cnt1hz[2]                                                                                                                                 ; |digitalClock|cnt1hz[2]~715                                                                                                                                    ; cout0            ;
; |digitalClock|cnt1hz[2]                                                                                                                                 ; |digitalClock|cnt1hz[2]~715COUT1                                                                                                                               ; cout1            ;
; |digitalClock|cnt1hz[3]                                                                                                                                 ; |digitalClock|cnt1hz[3]~717                                                                                                                                    ; cout0            ;
; |digitalClock|cnt1hz[3]                                                                                                                                 ; |digitalClock|cnt1hz[3]~717COUT1                                                                                                                               ; cout1            ;
; |digitalClock|cnt1hz[4]                                                                                                                                 ; |digitalClock|cnt1hz[4]~719                                                                                                                                    ; cout0            ;
; |digitalClock|cnt1hz[4]                                                                                                                                 ; |digitalClock|cnt1hz[4]~719COUT1                                                                                                                               ; cout1            ;
; |digitalClock|cnt1hz[5]                                                                                                                                 ; |digitalClock|cnt1hz[5]~721                                                                                                                                    ; cout             ;
; |digitalClock|cnt1hz[6]                                                                                                                                 ; |digitalClock|cnt1hz[6]~724                                                                                                                                    ; cout0            ;
; |digitalClock|cnt1hz[6]                                                                                                                                 ; |digitalClock|cnt1hz[6]~724COUT1                                                                                                                               ; cout1            ;
; |digitalClock|cnt1hz[7]                                                                                                                                 ; |digitalClock|cnt1hz[7]~726                                                                                                                                    ; cout0            ;
; |digitalClock|cnt1hz[7]                                                                                                                                 ; |digitalClock|cnt1hz[7]~726COUT1                                                                                                                               ; cout1            ;
; |digitalClock|cnt1hz[8]                                                                                                                                 ; |digitalClock|cnt1hz[8]~728                                                                                                                                    ; cout0            ;
; |digitalClock|cnt1hz[8]                                                                                                                                 ; |digitalClock|cnt1hz[8]~728COUT1                                                                                                                               ; cout1            ;
; |digitalClock|cnt1hz[9]                                                                                                                                 ; |digitalClock|cnt1hz[9]~730                                                                                                                                    ; cout0            ;
; |digitalClock|cnt1hz[9]                                                                                                                                 ; |digitalClock|cnt1hz[9]~730COUT1                                                                                                                               ; cout1            ;
; |digitalClock|cnt1hz[10]                                                                                                                                ; |digitalClock|cnt1hz[10]~733                                                                                                                                   ; cout             ;
; |digitalClock|cnt1hz[11]                                                                                                                                ; |digitalClock|cnt1hz[11]~735                                                                                                                                   ; cout0            ;
; |digitalClock|cnt1hz[11]                                                                                                                                ; |digitalClock|cnt1hz[11]~735COUT1                                                                                                                              ; cout1            ;
; |digitalClock|cnt1hz[12]                                                                                                                                ; |digitalClock|cnt1hz[12]~737                                                                                                                                   ; cout0            ;
; |digitalClock|cnt1hz[12]                                                                                                                                ; |digitalClock|cnt1hz[12]~737COUT1                                                                                                                              ; cout1            ;
; |digitalClock|cnt1hz[13]                                                                                                                                ; |digitalClock|cnt1hz[13]~739                                                                                                                                   ; cout0            ;
; |digitalClock|cnt1hz[13]                                                                                                                                ; |digitalClock|cnt1hz[13]~739COUT1                                                                                                                              ; cout1            ;
; |digitalClock|cnt1hz[14]                                                                                                                                ; |digitalClock|cnt1hz[14]~742                                                                                                                                   ; cout0            ;
; |digitalClock|cnt1hz[14]                                                                                                                                ; |digitalClock|cnt1hz[14]~742COUT1                                                                                                                              ; cout1            ;
; |digitalClock|cnt1hz[15]                                                                                                                                ; |digitalClock|cnt1hz[15]~744                                                                                                                                   ; cout             ;
; |digitalClock|cnt1hz[16]                                                                                                                                ; |digitalClock|cnt1hz[16]~746                                                                                                                                   ; cout0            ;
; |digitalClock|cnt1hz[16]                                                                                                                                ; |digitalClock|cnt1hz[16]~746COUT1                                                                                                                              ; cout1            ;
; |digitalClock|cnt1hz[17]                                                                                                                                ; |digitalClock|cnt1hz[17]~748                                                                                                                                   ; cout0            ;
; |digitalClock|cnt1hz[17]                                                                                                                                ; |digitalClock|cnt1hz[17]~748COUT1                                                                                                                              ; cout1            ;
; |digitalClock|cnt1hz[18]                                                                                                                                ; |digitalClock|cnt1hz[18]~752                                                                                                                                   ; cout0            ;
; |digitalClock|cnt1hz[18]                                                                                                                                ; |digitalClock|cnt1hz[18]~752COUT1                                                                                                                              ; cout1            ;
; |digitalClock|cnt1hz[19]                                                                                                                                ; |digitalClock|cnt1hz[19]~754                                                                                                                                   ; cout0            ;
; |digitalClock|cnt1hz[19]                                                                                                                                ; |digitalClock|cnt1hz[19]~754COUT1                                                                                                                              ; cout1            ;
; |digitalClock|cnt1hz[20]                                                                                                                                ; |digitalClock|cnt1hz[20]~756                                                                                                                                   ; cout             ;
; |digitalClock|cnt1hz[21]                                                                                                                                ; |digitalClock|cnt1hz[21]~758                                                                                                                                   ; cout0            ;
; |digitalClock|cnt1hz[21]                                                                                                                                ; |digitalClock|cnt1hz[21]~758COUT1                                                                                                                              ; cout1            ;
; |digitalClock|cnt1hz[22]                                                                                                                                ; |digitalClock|cnt1hz[22]~761                                                                                                                                   ; cout0            ;
; |digitalClock|cnt1hz[22]                                                                                                                                ; |digitalClock|cnt1hz[22]~761COUT1                                                                                                                              ; cout1            ;
; |digitalClock|cnt1hz[23]                                                                                                                                ; |digitalClock|cnt1hz[23]~763                                                                                                                                   ; cout0            ;
; |digitalClock|cnt1hz[23]                                                                                                                                ; |digitalClock|cnt1hz[23]~763COUT1                                                                                                                              ; cout1            ;
; |digitalClock|cnt1hz[24]                                                                                                                                ; |digitalClock|cnt1hz[24]~765                                                                                                                                   ; cout0            ;
; |digitalClock|cnt1hz[24]                                                                                                                                ; |digitalClock|cnt1hz[24]~765COUT1                                                                                                                              ; cout1            ;
; |digitalClock|cnt1hz[25]                                                                                                                                ; |digitalClock|cnt1hz[25]~767                                                                                                                                   ; cout             ;
; |digitalClock|cnt1hz[26]                                                                                                                                ; |digitalClock|cnt1hz[26]~770                                                                                                                                   ; cout0            ;
; |digitalClock|cnt1hz[26]                                                                                                                                ; |digitalClock|cnt1hz[26]~770COUT1                                                                                                                              ; cout1            ;
; |digitalClock|cnt1hz[27]                                                                                                                                ; |digitalClock|cnt1hz[27]~772                                                                                                                                   ; cout0            ;
; |digitalClock|cnt1hz[27]                                                                                                                                ; |digitalClock|cnt1hz[27]~772COUT1                                                                                                                              ; cout1            ;
; |digitalClock|cnt1hz[28]                                                                                                                                ; |digitalClock|cnt1hz[28]~774                                                                                                                                   ; cout0            ;
; |digitalClock|cnt1hz[28]                                                                                                                                ; |digitalClock|cnt1hz[28]~774COUT1                                                                                                                              ; cout1            ;
; |digitalClock|cnt1hz[29]                                                                                                                                ; |digitalClock|cnt1hz[29]~776                                                                                                                                   ; cout0            ;
; |digitalClock|cnt1hz[29]                                                                                                                                ; |digitalClock|cnt1hz[29]~776COUT1                                                                                                                              ; cout1            ;
; |digitalClock|cnt1hz[30]                                                                                                                                ; |digitalClock|cnt1hz[30]~779                                                                                                                                   ; cout             ;
; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~59 ; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~60        ; cout0            ;
; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33 ; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33        ; combout          ;
; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33 ; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34        ; cout0            ;
; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33 ; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34COUT1   ; cout1            ;
; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48 ; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48        ; cout0            ;
; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48 ; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48COUT1   ; cout1            ;
; |digitalClock|hour[0]                                                                                                                                   ; |digitalClock|hour[0]~231                                                                                                                                      ; cout0            ;
; |digitalClock|hour[0]                                                                                                                                   ; |digitalClock|hour[0]~231COUT1                                                                                                                                 ; cout1            ;
; |digitalClock|hour[1]                                                                                                                                   ; |digitalClock|hour[1]~233                                                                                                                                      ; cout0            ;
; |digitalClock|hour[1]                                                                                                                                   ; |digitalClock|hour[1]~233COUT1                                                                                                                                 ; cout1            ;
; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43 ; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43        ; combout          ;
; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45 ; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45        ; combout          ;
; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45 ; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46        ; cout0            ;
; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45 ; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46COUT1   ; cout1            ;
; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29 ; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29        ; combout          ;
; |digitalClock|hour[2]                                                                                                                                   ; |digitalClock|hour[2]~235                                                                                                                                      ; cout0            ;
; |digitalClock|hour[2]                                                                                                                                   ; |digitalClock|hour[2]~235COUT1                                                                                                                                 ; cout1            ;
; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47 ; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47        ; combout          ;
; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47 ; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48        ; cout0            ;
; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47 ; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48COUT1   ; cout1            ;
; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31 ; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31        ; combout          ;
; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31 ; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~32        ; cout0            ;
; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31 ; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~32COUT1   ; cout1            ;
; |digitalClock|hour[3]                                                                                                                                   ; |digitalClock|hour[3]                                                                                                                                          ; regout           ;
; |digitalClock|hour[3]                                                                                                                                   ; |digitalClock|hour[3]~237                                                                                                                                      ; cout0            ;
; |digitalClock|hour[3]                                                                                                                                   ; |digitalClock|hour[3]~237COUT1                                                                                                                                 ; cout1            ;
; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49 ; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49        ; combout          ;
; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49 ; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50        ; cout0            ;
; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49 ; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50COUT1   ; cout1            ;
; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33 ; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33        ; combout          ;
; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33 ; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34        ; cout0            ;
; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33 ; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34COUT1   ; cout1            ;
; |digitalClock|hour[4]                                                                                                                                   ; |digitalClock|hour[4]                                                                                                                                          ; regout           ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36 ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36        ; combout          ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36 ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~37        ; cout0            ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36 ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~37COUT1   ; cout1            ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50 ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50        ; cout0            ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50 ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50COUT1   ; cout1            ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~53 ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~53        ; cout0            ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~53 ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~53COUT1   ; cout1            ;
; |digitalClock|min[0]                                                                                                                                    ; |digitalClock|min[0]~227                                                                                                                                       ; cout0            ;
; |digitalClock|min[0]                                                                                                                                    ; |digitalClock|min[0]~227COUT1                                                                                                                                  ; cout1            ;
; |digitalClock|min[1]                                                                                                                                    ; |digitalClock|min[1]~229                                                                                                                                       ; cout0            ;
; |digitalClock|min[1]                                                                                                                                    ; |digitalClock|min[1]~229COUT1                                                                                                                                  ; cout1            ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~53 ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~53        ; combout          ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29 ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29        ; combout          ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29 ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~30        ; cout0            ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~29 ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~30COUT1   ; cout1            ;
; |digitalClock|min[4]                                                                                                                                    ; |digitalClock|min[4]                                                                                                                                           ; regout           ;
; |digitalClock|min[4]                                                                                                                                    ; |digitalClock|min[4]~231                                                                                                                                       ; cout0            ;
; |digitalClock|min[4]                                                                                                                                    ; |digitalClock|min[4]~231COUT1                                                                                                                                  ; cout1            ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31 ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31        ; combout          ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43 ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43        ; combout          ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45 ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45        ; combout          ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45 ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46        ; cout0            ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45 ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46COUT1   ; cout1            ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47 ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47        ; combout          ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47 ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48        ; cout0            ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~47 ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48COUT1   ; cout1            ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~55 ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~55        ; combout          ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~55 ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~56        ; cout             ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~57 ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~57        ; combout          ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~57 ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~58        ; cout0            ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~57 ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~58COUT1   ; cout1            ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~59 ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~59        ; combout          ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~59 ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~60        ; cout0            ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~59 ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~60COUT1   ; cout1            ;
; |digitalClock|min[3]                                                                                                                                    ; |digitalClock|min[3]~233                                                                                                                                       ; cout             ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49 ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49        ; combout          ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49 ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50        ; cout0            ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~49 ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50COUT1   ; cout1            ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33 ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33        ; combout          ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33 ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34        ; cout0            ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~33 ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34COUT1   ; cout1            ;
; |digitalClock|min[5]                                                                                                                                    ; |digitalClock|min[5]                                                                                                                                           ; regout           ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~61 ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~61        ; combout          ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~61 ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~62        ; cout0            ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~61 ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~62COUT1   ; cout1            ;
; |digitalClock|min[2]                                                                                                                                    ; |digitalClock|min[2]~237                                                                                                                                       ; cout0            ;
; |digitalClock|min[2]                                                                                                                                    ; |digitalClock|min[2]~237COUT1                                                                                                                                  ; cout1            ;
; |digitalClock|cnt1hz[1]                                                                                                                                 ; |digitalClock|cnt1hz[1]~784                                                                                                                                    ; cout0            ;
; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~35 ; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~35        ; combout          ;
; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~35 ; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36        ; cout0            ;
; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~35 ; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36COUT1   ; cout1            ;
; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50 ; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50        ; cout0            ;
; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50 ; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50COUT1   ; cout1            ;
; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52 ; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52        ; cout0            ;
; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52 ; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52COUT1   ; cout1            ;
; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36 ; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36        ; cout0            ;
; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36 ; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36COUT1   ; cout1            ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~38 ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~38        ; combout          ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~38 ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39        ; cout0            ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~38 ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39COUT1   ; cout1            ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~51 ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~51        ; combout          ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~51 ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52        ; cout0            ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~51 ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52COUT1   ; cout1            ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~55 ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~55        ; cout0            ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~55 ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~55COUT1   ; cout1            ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36 ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36        ; cout0            ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36 ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36COUT1   ; cout1            ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52 ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52        ; cout0            ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52 ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52COUT1   ; cout1            ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~64 ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~64        ; cout0            ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~64 ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~64COUT1   ; cout1            ;
; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~38 ; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~38        ; cout0            ;
; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~38 ; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~38COUT1   ; cout1            ;
; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52 ; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52        ; cout0            ;
; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52 ; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~52COUT1   ; cout1            ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~41 ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~41        ; cout0            ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~41 ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~41COUT1   ; cout1            ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~53 ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~53        ; combout          ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~53 ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~54        ; cout0            ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~53 ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~54COUT1   ; cout1            ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~57 ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~57        ; cout0            ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~57 ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~57COUT1   ; cout1            ;
; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~54 ; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~54        ; cout0            ;
; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~54 ; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~54COUT1   ; cout1            ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~56 ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~56        ; cout0            ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~56 ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~56COUT1   ; cout1            ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~59 ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~59        ; cout0            ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~59 ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~59COUT1   ; cout1            ;
; |digitalClock|WideOr8~3                                                                                                                                 ; |digitalClock|WideOr8~3                                                                                                                                        ; combout          ;
; |digitalClock|Equal1~79                                                                                                                                 ; |digitalClock|Equal1~79                                                                                                                                        ; combout          ;
; |digitalClock|Equal2~78                                                                                                                                 ; |digitalClock|Equal2~78                                                                                                                                        ; combout          ;
; |digitalClock|WideOr32~56                                                                                                                               ; |digitalClock|WideOr32~56                                                                                                                                      ; combout          ;
; |digitalClock|WideOr30~29                                                                                                                               ; |digitalClock|WideOr30~29                                                                                                                                      ; combout          ;
; |digitalClock|WideOr28                                                                                                                                  ; |digitalClock|WideOr28                                                                                                                                         ; combout          ;
; |digitalClock|WideOr26~70                                                                                                                               ; |digitalClock|WideOr26~70                                                                                                                                      ; combout          ;
; |digitalClock|Equal22~86                                                                                                                                ; |digitalClock|Equal22~86                                                                                                                                       ; combout          ;
; |digitalClock|seg_min0~79                                                                                                                               ; |digitalClock|seg_min0~79                                                                                                                                      ; combout          ;
; |digitalClock|seg_min0~80                                                                                                                               ; |digitalClock|seg_min0~80                                                                                                                                      ; combout          ;
; |digitalClock|cnt1hz[30]~731                                                                                                                            ; |digitalClock|cnt1hz[30]~731                                                                                                                                   ; combout          ;
; |digitalClock|cnt1hz[30]~740                                                                                                                            ; |digitalClock|cnt1hz[30]~740                                                                                                                                   ; combout          ;
; |digitalClock|cnt1hz[30]~749                                                                                                                            ; |digitalClock|cnt1hz[30]~749                                                                                                                                   ; combout          ;
; |digitalClock|cnt1hz[30]~759                                                                                                                            ; |digitalClock|cnt1hz[30]~759                                                                                                                                   ; combout          ;
; |digitalClock|cnt1hz[30]~768                                                                                                                            ; |digitalClock|cnt1hz[30]~768                                                                                                                                   ; combout          ;
; |digitalClock|cnt1hz[30]~777                                                                                                                            ; |digitalClock|cnt1hz[30]~777                                                                                                                                   ; combout          ;
; |digitalClock|cnt1hz[30]~780                                                                                                                            ; |digitalClock|cnt1hz[30]~780                                                                                                                                   ; combout          ;
; |digitalClock|LessThan1~78                                                                                                                              ; |digitalClock|LessThan1~78                                                                                                                                     ; combout          ;
; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]    ; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]           ; combout          ;
; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]    ; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]~COUT      ; cout0            ;
; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]    ; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|StageOut[21]~423                          ; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|StageOut[21]~423                                 ; combout          ;
; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]    ; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]           ; combout          ;
; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]    ; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUT      ; cout0            ;
; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]    ; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|StageOut[16]~18                           ; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|StageOut[16]~18                                  ; combout          ;
; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|StageOut[16]~13                           ; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|StageOut[16]~13                                  ; combout          ;
; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|StageOut[22]~424                          ; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|StageOut[22]~424                                 ; combout          ;
; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|StageOut[17]~17                           ; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|StageOut[17]~17                                  ; combout          ;
; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|StageOut[17]~12                           ; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|StageOut[17]~12                                  ; combout          ;
; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|StageOut[23]~425                          ; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|StageOut[23]~425                                 ; combout          ;
; |digitalClock|WideOr21~299                                                                                                                              ; |digitalClock|WideOr21~299                                                                                                                                     ; combout          ;
; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|StageOut[18]~16                           ; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|StageOut[18]~16                                  ; combout          ;
; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|StageOut[18]~11                           ; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|StageOut[18]~11                                  ; combout          ;
; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|StageOut[24]~426                          ; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|StageOut[24]~426                                 ; combout          ;
; |digitalClock|WideNor1~124                                                                                                                              ; |digitalClock|WideNor1~124                                                                                                                                     ; combout          ;
; |digitalClock|Equal12~120                                                                                                                               ; |digitalClock|Equal12~120                                                                                                                                      ; combout          ;
; |digitalClock|WideOr19                                                                                                                                  ; |digitalClock|WideOr19                                                                                                                                         ; combout          ;
; |digitalClock|Equal11~130                                                                                                                               ; |digitalClock|Equal11~130                                                                                                                                      ; combout          ;
; |digitalClock|WideOr17~317                                                                                                                              ; |digitalClock|WideOr17~317                                                                                                                                     ; combout          ;
; |digitalClock|WideOr17~318                                                                                                                              ; |digitalClock|WideOr17~318                                                                                                                                     ; combout          ;
; |digitalClock|WideOr17~319                                                                                                                              ; |digitalClock|WideOr17~319                                                                                                                                     ; combout          ;
; |digitalClock|WideOr17~320                                                                                                                              ; |digitalClock|WideOr17~320                                                                                                                                     ; combout          ;
; |digitalClock|WideOr17~321                                                                                                                              ; |digitalClock|WideOr17~321                                                                                                                                     ; combout          ;
; |digitalClock|Equal12~121                                                                                                                               ; |digitalClock|Equal12~121                                                                                                                                      ; combout          ;
; |digitalClock|seg_hour1~173                                                                                                                             ; |digitalClock|seg_hour1~173                                                                                                                                    ; combout          ;
; |digitalClock|seg_hour1~174                                                                                                                             ; |digitalClock|seg_hour1~174                                                                                                                                    ; combout          ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]    ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]           ; combout          ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]    ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]~COUT      ; cout0            ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]    ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[31]~606                          ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[31]~606                                 ; combout          ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[27]~607                          ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[27]~607                                 ; combout          ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[27]~20                           ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[27]~20                                  ; combout          ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[28]~19                           ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[28]~19                                  ; combout          ;
; |digitalClock|Equal39~159                                                                                                                               ; |digitalClock|Equal39~159                                                                                                                                      ; combout          ;
; |digitalClock|Equal39~160                                                                                                                               ; |digitalClock|Equal39~160                                                                                                                                      ; combout          ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]    ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]           ; combout          ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]    ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUT      ; cout0            ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]    ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[26]~608                          ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[26]~608                                 ; combout          ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[26]~21                           ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[26]~21                                  ; combout          ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[33]~609                          ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[33]~609                                 ; combout          ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[28]~610                          ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[28]~610                                 ; combout          ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[35]~611                          ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[35]~611                                 ; combout          ;
; |digitalClock|Equal31~138                                                                                                                               ; |digitalClock|Equal31~138                                                                                                                                      ; combout          ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]    ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]           ; combout          ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]    ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]~COUT      ; cout0            ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]    ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[25]~22                           ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[25]~22                                  ; combout          ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[25]~16                           ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[25]~16                                  ; combout          ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[32]~612                          ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[32]~612                                 ; combout          ;
; |digitalClock|Equal33~127                                                                                                                               ; |digitalClock|Equal33~127                                                                                                                                      ; combout          ;
; |digitalClock|Equal35~125                                                                                                                               ; |digitalClock|Equal35~125                                                                                                                                      ; combout          ;
; |digitalClock|Equal32~122                                                                                                                               ; |digitalClock|Equal32~122                                                                                                                                      ; combout          ;
; |digitalClock|Equal38~99                                                                                                                                ; |digitalClock|Equal38~99                                                                                                                                       ; combout          ;
; |digitalClock|WideOr43~20                                                                                                                               ; |digitalClock|WideOr43~20                                                                                                                                      ; combout          ;
; |digitalClock|Equal39~161                                                                                                                               ; |digitalClock|Equal39~161                                                                                                                                      ; combout          ;
; |digitalClock|Equal34~142                                                                                                                               ; |digitalClock|Equal34~142                                                                                                                                      ; combout          ;
; |digitalClock|WideOr43~21                                                                                                                               ; |digitalClock|WideOr43~21                                                                                                                                      ; combout          ;
; |digitalClock|WideOr43                                                                                                                                  ; |digitalClock|WideOr43                                                                                                                                         ; combout          ;
; |digitalClock|WideNor3~143                                                                                                                              ; |digitalClock|WideNor3~143                                                                                                                                     ; combout          ;
; |digitalClock|WideOr41~9                                                                                                                                ; |digitalClock|WideOr41~9                                                                                                                                       ; combout          ;
; |digitalClock|WideOr41~10                                                                                                                               ; |digitalClock|WideOr41~10                                                                                                                                      ; combout          ;
; |digitalClock|WideOr39                                                                                                                                  ; |digitalClock|WideOr39                                                                                                                                         ; combout          ;
; |digitalClock|WideOr37~1                                                                                                                                ; |digitalClock|WideOr37~1                                                                                                                                       ; combout          ;
; |digitalClock|Equal32~123                                                                                                                               ; |digitalClock|Equal32~123                                                                                                                                      ; combout          ;
; |digitalClock|seg_min1~1                                                                                                                                ; |digitalClock|seg_min1~1                                                                                                                                       ; combout          ;
; |digitalClock|seg_min1~0                                                                                                                                ; |digitalClock|seg_min1~0                                                                                                                                       ; combout          ;
; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[35]~612                          ; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[35]~612                                 ; combout          ;
; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[21]~32                           ; |digitalClock|lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[21]~32                                  ; combout          ;
; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[18]~11                           ; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[18]~11                                  ; combout          ;
; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[18]~16                           ; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[18]~16                                  ; combout          ;
; |digitalClock|LessThan3~68                                                                                                                              ; |digitalClock|LessThan3~68                                                                                                                                     ; combout          ;
; |digitalClock|LessThan3~69                                                                                                                              ; |digitalClock|LessThan3~69                                                                                                                                     ; combout          ;
; |digitalClock|LessThan2~77                                                                                                                              ; |digitalClock|LessThan2~77                                                                                                                                     ; combout          ;
; |digitalClock|LessThan2~78                                                                                                                              ; |digitalClock|LessThan2~78                                                                                                                                     ; combout          ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[18]~21                           ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[18]~21                                  ; combout          ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[18]~26                           ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[18]~26                                  ; combout          ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[23]~243                          ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[23]~243                                 ; combout          ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[23]~16                           ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[23]~16                                  ; combout          ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[20]~27                           ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[20]~27                                  ; combout          ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[20]~33                           ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[20]~33                                  ; combout          ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[21]~26                           ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[21]~26                                  ; combout          ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[21]~32                           ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[21]~32                                  ; combout          ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[19]~28                           ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[19]~28                                  ; combout          ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[19]~34                           ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[19]~34                                  ; combout          ;
; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[17]~12                           ; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[17]~12                                  ; combout          ;
; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[17]~17                           ; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[17]~17                                  ; combout          ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[17]~22                           ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[17]~22                                  ; combout          ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[17]~27                           ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[17]~27                                  ; combout          ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]    ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]           ; combout          ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]    ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUT      ; cout0            ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]    ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[22]~244                          ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[22]~244                                 ; combout          ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[22]~17                           ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[22]~17                                  ; combout          ;
; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]    ; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]           ; combout          ;
; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]    ; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUT      ; cout0            ;
; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]    ; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[16]~13                           ; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[16]~13                                  ; combout          ;
; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[16]~18                           ; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[16]~18                                  ; combout          ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[16]~23                           ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[16]~23                                  ; combout          ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[16]~28                           ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[16]~28                                  ; combout          ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[21]~13                           ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[21]~13                                  ; combout          ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]    ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]           ; combout          ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]    ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]~COUT      ; cout0            ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]    ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[1]~COUTCOUT1 ; cout1            ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[21]~18                           ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[21]~18                                  ; combout          ;
; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[15]~14                           ; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[15]~14                                  ; combout          ;
; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[15]~19                           ; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|StageOut[15]~19                                  ; combout          ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[20]~14                           ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[20]~14                                  ; combout          ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[20]~19                           ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|StageOut[20]~19                                  ; combout          ;
; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~55 ; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~55        ; combout          ;
; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39 ; |digitalClock|lpm_divide:Mod0|lpm_divide_gtl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_3oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39        ; combout          ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~67 ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~67        ; combout          ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39 ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39        ; combout          ;
; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~55 ; |digitalClock|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~55        ; combout          ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~44 ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~44        ; combout          ;
; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~41 ; |digitalClock|lpm_divide:Div0|lpm_divide_c5m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~41        ; combout          ;
; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~59 ; |digitalClock|lpm_divide:Div1|lpm_divide_d5m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_2oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~59        ; combout          ;
; |digitalClock|sec_out[5]                                                                                                                                ; |digitalClock|sec_out[5]                                                                                                                                       ; padio            ;
; |digitalClock|sec_buf0_out[3]                                                                                                                           ; |digitalClock|sec_buf0_out[3]                                                                                                                                  ; padio            ;
; |digitalClock|seg_hour0[0]                                                                                                                              ; |digitalClock|seg_hour0[0]                                                                                                                                     ; padio            ;
; |digitalClock|seg_hour0[1]                                                                                                                              ; |digitalClock|seg_hour0[1]                                                                                                                                     ; padio            ;
; |digitalClock|seg_hour0[2]                                                                                                                              ; |digitalClock|seg_hour0[2]                                                                                                                                     ; padio            ;
; |digitalClock|seg_hour0[3]                                                                                                                              ; |digitalClock|seg_hour0[3]                                                                                                                                     ; padio            ;
; |digitalClock|seg_hour0[4]                                                                                                                              ; |digitalClock|seg_hour0[4]                                                                                                                                     ; padio            ;
; |digitalClock|seg_hour0[5]                                                                                                                              ; |digitalClock|seg_hour0[5]                                                                                                                                     ; padio            ;
; |digitalClock|seg_hour0[6]                                                                                                                              ; |digitalClock|seg_hour0[6]                                                                                                                                     ; padio            ;
; |digitalClock|seg_hour0[7]                                                                                                                              ; |digitalClock|seg_hour0[7]                                                                                                                                     ; padio            ;
; |digitalClock|seg_hour1[0]                                                                                                                              ; |digitalClock|seg_hour1[0]                                                                                                                                     ; padio            ;
; |digitalClock|seg_hour1[1]                                                                                                                              ; |digitalClock|seg_hour1[1]                                                                                                                                     ; padio            ;
; |digitalClock|seg_hour1[2]                                                                                                                              ; |digitalClock|seg_hour1[2]                                                                                                                                     ; padio            ;
; |digitalClock|seg_hour1[3]                                                                                                                              ; |digitalClock|seg_hour1[3]                                                                                                                                     ; padio            ;
; |digitalClock|seg_hour1[4]                                                                                                                              ; |digitalClock|seg_hour1[4]                                                                                                                                     ; padio            ;
; |digitalClock|seg_hour1[5]                                                                                                                              ; |digitalClock|seg_hour1[5]                                                                                                                                     ; padio            ;
; |digitalClock|seg_hour1[6]                                                                                                                              ; |digitalClock|seg_hour1[6]                                                                                                                                     ; padio            ;
; |digitalClock|seg_hour1[7]                                                                                                                              ; |digitalClock|seg_hour1[7]                                                                                                                                     ; padio            ;
; |digitalClock|seg_min0[0]                                                                                                                               ; |digitalClock|seg_min0[0]                                                                                                                                      ; padio            ;
; |digitalClock|seg_min0[1]                                                                                                                               ; |digitalClock|seg_min0[1]                                                                                                                                      ; padio            ;
; |digitalClock|seg_min0[2]                                                                                                                               ; |digitalClock|seg_min0[2]                                                                                                                                      ; padio            ;
; |digitalClock|seg_min0[3]                                                                                                                               ; |digitalClock|seg_min0[3]                                                                                                                                      ; padio            ;
; |digitalClock|seg_min0[4]                                                                                                                               ; |digitalClock|seg_min0[4]                                                                                                                                      ; padio            ;
; |digitalClock|seg_min0[5]                                                                                                                               ; |digitalClock|seg_min0[5]                                                                                                                                      ; padio            ;
; |digitalClock|seg_min0[6]                                                                                                                               ; |digitalClock|seg_min0[6]                                                                                                                                      ; padio            ;
; |digitalClock|seg_min0[7]                                                                                                                               ; |digitalClock|seg_min0[7]                                                                                                                                      ; padio            ;
; |digitalClock|seg_min1[0]                                                                                                                               ; |digitalClock|seg_min1[0]                                                                                                                                      ; padio            ;
; |digitalClock|seg_min1[1]                                                                                                                               ; |digitalClock|seg_min1[1]                                                                                                                                      ; padio            ;
; |digitalClock|seg_min1[2]                                                                                                                               ; |digitalClock|seg_min1[2]                                                                                                                                      ; padio            ;
; |digitalClock|seg_min1[3]                                                                                                                               ; |digitalClock|seg_min1[3]                                                                                                                                      ; padio            ;
; |digitalClock|seg_min1[4]                                                                                                                               ; |digitalClock|seg_min1[4]                                                                                                                                      ; padio            ;
; |digitalClock|seg_min1[5]                                                                                                                               ; |digitalClock|seg_min1[5]                                                                                                                                      ; padio            ;
; |digitalClock|seg_min1[6]                                                                                                                               ; |digitalClock|seg_min1[6]                                                                                                                                      ; padio            ;
; |digitalClock|seg_min1[7]                                                                                                                               ; |digitalClock|seg_min1[7]                                                                                                                                      ; padio            ;
; |digitalClock|seg_sec0[0]                                                                                                                               ; |digitalClock|seg_sec0[0]                                                                                                                                      ; padio            ;
; |digitalClock|seg_sec1[0]                                                                                                                               ; |digitalClock|seg_sec1[0]                                                                                                                                      ; padio            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition
    Info: Processing started: Fri Jun 06 17:38:42 2008
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off digitalClock -c digitalClock
Info: Using vector source file "F:/Work2008/NowWorking//4thEdition/DigitalClock/digitalClock.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of digitalClock.vwf called digitalClock.sim_ori.vwf has been created in the db folder
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      33.64 %
Info: Number of transitions in simulation is 6940
Info: Vector file digitalClock.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Allocated 102 megabytes of memory during processing
    Info: Processing ended: Fri Jun 06 17:38:45 2008
    Info: Elapsed time: 00:00:03


