# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../lab10_2_1.srcs/sources_1/ip/clk_5Mhz" \
"../../../../lab10_2_1.srcs/sources_1/ip/clk_5Mhz/clk_5Mhz_sim_netlist.v" \
"../../../../lab10_2_1.srcs/sources_1/imports/new/bcdto7segment_dataflow.v" \
"../../../../lab10_2_1.srcs/sources_1/new/bin2bcd.v" \
"../../../../lab10_2_1.srcs/sources_1/imports/new/lab2_2_1.v" \
"../../../../lab10_2_1.srcs/sources_1/imports/new/three_by_three_bit_multiplier.v" \
"../../../../lab10_2_1.srcs/sim_1/imports/new/three_by_three_bit_multiplier_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
