module AddNegateFlopOutputsNotInputs(
  input wire clk,
  input wire [7:0] x,
  input wire [7:0] y,
  output wire [7:0] out
);
  // ===== Pipe stage 0:
  wire [7:0] p0_add_7_comb;
  assign p0_add_7_comb = x + y;

  // Registers for pipe stage 0:
  logic [7:0] p0_add_7;
  always_ff @ (posedge clk) begin
    p0_add_7 <= p0_add_7_comb;
  end

  // ===== Pipe stage 1:
  wire [7:0] p1_neg_10_comb;
  assign p1_neg_10_comb = -p0_add_7;

  // Registers for pipe stage 1:
  logic [7:0] p1_neg_10;
  always_ff @ (posedge clk) begin
    p1_neg_10 <= p1_neg_10_comb;
  end
  assign out = p1_neg_10;
endmodule
