

================================================================
== Vitis HLS Report for 'fir'
================================================================
* Date:           Tue Feb  4 17:14:03 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        fir2
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: zynquplusRFSOC
* Target device:  xczu48dr-ffvg1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.499 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      523|      523|  2.615 us|  2.615 us|  524|  524|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------+--------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
        |                                    |                          |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
        |              Instance              |          Module          |   min   |   max   |    min    |    max    | min | max |                      Type                      |
        +------------------------------------+--------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
        |grp_fir_Pipeline_read_a_fu_78       |fir_Pipeline_read_a       |       12|       12|  60.000 ns|  60.000 ns|   11|   11|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_fir_Pipeline_sample_loop_fu_94  |fir_Pipeline_sample_loop  |      506|      506|   2.530 us|   2.530 us|  505|  505|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +------------------------------------+--------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       4|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        0|     6|    1024|     774|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      73|    -|
|Register         |        -|     -|      44|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     6|    1068|     851|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2160|  4272|  850560|  425280|   80|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------+---------+----+-----+-----+-----+
    |              Instance              |          Module          | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------+---------+----+-----+-----+-----+
    |control_s_axi_U                     |control_s_axi             |        0|   0|   36|   40|    0|
    |grp_fir_Pipeline_read_a_fu_78       |fir_Pipeline_read_a       |        0|   0|  331|   73|    0|
    |grp_fir_Pipeline_sample_loop_fu_94  |fir_Pipeline_sample_loop  |        0|   6|  657|  661|    0|
    +------------------------------------+--------------------------+---------+----+-----+-----+-----+
    |Total                               |                          |        0|   6| 1024|  774|    0|
    +------------------------------------+--------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------------+----------+----+---+----+------------+------------+
    |                  Variable Name                  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------------+----------+----+---+----+------------+------------+
    |grp_fir_Pipeline_sample_loop_fu_94_out_r_TREADY  |       and|   0|  0|   2|           1|           1|
    |ap_block_state1                                  |        or|   0|  0|   2|           1|           1|
    +-------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                            |          |   0|  0|   4|           2|           2|
    +-------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |a_TREADY_int_regslice     |   9|          2|    1|          2|
    |ap_NS_fsm                 |  37|          7|    1|          7|
    |ap_done                   |   9|          2|    1|          2|
    |in_r_TREADY_int_regslice  |   9|          2|    1|          2|
    |out_r_TDATA_int_regslice  |   9|          2|   32|         64|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  73|         15|   36|         77|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------+----+----+-----+-----------+
    |                       Name                      | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                        |   6|   0|    6|          0|
    |ap_done_reg                                      |   1|   0|    1|          0|
    |ap_rst_n_inv                                     |   1|   0|    1|          0|
    |ap_rst_reg_1                                     |   1|   0|    1|          0|
    |ap_rst_reg_2                                     |   1|   0|    1|          0|
    |grp_fir_Pipeline_read_a_fu_78_ap_start_reg       |   1|   0|    1|          0|
    |grp_fir_Pipeline_sample_loop_fu_94_ap_start_reg  |   1|   0|    1|          0|
    |out_r_TDATA_reg                                  |  32|   0|   32|          0|
    +-------------------------------------------------+----+----+-----+-----------+
    |Total                                            |  44|   0|   44|          0|
    +-------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+---------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|       control|   return void|
|s_axi_control_AWREADY  |  out|    1|          s_axi|       control|   return void|
|s_axi_control_AWADDR   |   in|    4|          s_axi|       control|   return void|
|s_axi_control_WVALID   |   in|    1|          s_axi|       control|   return void|
|s_axi_control_WREADY   |  out|    1|          s_axi|       control|   return void|
|s_axi_control_WDATA    |   in|   32|          s_axi|       control|   return void|
|s_axi_control_WSTRB    |   in|    4|          s_axi|       control|   return void|
|s_axi_control_ARVALID  |   in|    1|          s_axi|       control|   return void|
|s_axi_control_ARREADY  |  out|    1|          s_axi|       control|   return void|
|s_axi_control_ARADDR   |   in|    4|          s_axi|       control|   return void|
|s_axi_control_RVALID   |  out|    1|          s_axi|       control|   return void|
|s_axi_control_RREADY   |   in|    1|          s_axi|       control|   return void|
|s_axi_control_RDATA    |  out|   32|          s_axi|       control|   return void|
|s_axi_control_RRESP    |  out|    2|          s_axi|       control|   return void|
|s_axi_control_BVALID   |  out|    1|          s_axi|       control|   return void|
|s_axi_control_BREADY   |   in|    1|          s_axi|       control|   return void|
|s_axi_control_BRESP    |  out|    2|          s_axi|       control|   return void|
|ap_clk                 |   in|    1|  ap_ctrl_chain|           fir|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|           fir|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|           fir|  return value|
|in_r_TDATA             |   in|   32|           axis|          in_r|       pointer|
|in_r_TVALID            |   in|    1|           axis|          in_r|       pointer|
|in_r_TREADY            |  out|    1|           axis|          in_r|       pointer|
|out_r_TDATA            |  out|   32|           axis|         out_r|       pointer|
|out_r_TVALID           |  out|    1|           axis|         out_r|       pointer|
|out_r_TREADY           |   in|    1|           axis|         out_r|       pointer|
|a_TDATA                |   in|   32|           axis|             a|       pointer|
|a_TVALID               |   in|    1|           axis|             a|       pointer|
|a_TREADY               |  out|    1|           axis|             a|       pointer|
+-----------------------+-----+-----+---------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_loc18 = alloca i64 1"   --->   Operation 7 'alloca' 'p_loc18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_loc17 = alloca i64 1"   --->   Operation 8 'alloca' 'p_loc17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_loc16 = alloca i64 1"   --->   Operation 9 'alloca' 'p_loc16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_loc15 = alloca i64 1"   --->   Operation 10 'alloca' 'p_loc15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_loc14 = alloca i64 1"   --->   Operation 11 'alloca' 'p_loc14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_loc13 = alloca i64 1"   --->   Operation 12 'alloca' 'p_loc13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_loc12 = alloca i64 1"   --->   Operation 13 'alloca' 'p_loc12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_loc11 = alloca i64 1"   --->   Operation 14 'alloca' 'p_loc11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_loc10 = alloca i64 1"   --->   Operation 15 'alloca' 'p_loc10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 16 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.07>
ST_2 : Operation 17 [2/2] (0.07ns)   --->   "%call_ln0 = call void @fir_Pipeline_read_a, i32 %a, i32 %p_loc, i32 %p_loc10, i32 %p_loc11, i32 %p_loc12, i32 %p_loc13, i32 %p_loc14, i32 %p_loc15, i32 %p_loc16, i32 %p_loc17, i32 %p_loc18"   --->   Operation 17 'call' 'call_ln0' <Predicate = true> <Delay = 0.07> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 1.65>
ST_3 : Operation 18 [1/2] (1.65ns)   --->   "%call_ln0 = call void @fir_Pipeline_read_a, i32 %a, i32 %p_loc, i32 %p_loc10, i32 %p_loc11, i32 %p_loc12, i32 %p_loc13, i32 %p_loc14, i32 %p_loc15, i32 %p_loc16, i32 %p_loc17, i32 %p_loc18"   --->   Operation 18 'call' 'call_ln0' <Predicate = true> <Delay = 1.65> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 3.49>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%p_loc_load = load i32 %p_loc"   --->   Operation 19 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%p_loc10_load = load i32 %p_loc10"   --->   Operation 20 'load' 'p_loc10_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%p_loc11_load = load i32 %p_loc11"   --->   Operation 21 'load' 'p_loc11_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%p_loc12_load = load i32 %p_loc12"   --->   Operation 22 'load' 'p_loc12_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%p_loc13_load = load i32 %p_loc13"   --->   Operation 23 'load' 'p_loc13_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%p_loc14_load = load i32 %p_loc14"   --->   Operation 24 'load' 'p_loc14_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%p_loc15_load = load i32 %p_loc15"   --->   Operation 25 'load' 'p_loc15_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%p_loc16_load = load i32 %p_loc16"   --->   Operation 26 'load' 'p_loc16_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%p_loc17_load = load i32 %p_loc17"   --->   Operation 27 'load' 'p_loc17_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%p_loc18_load = load i32 %p_loc18"   --->   Operation 28 'load' 'p_loc18_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [2/2] (3.49ns)   --->   "%call_ln0 = call void @fir_Pipeline_sample_loop, i32 %in_r, i32 %p_loc17_load, i32 %p_loc16_load, i32 %p_loc_load, i32 %p_loc18_load, i32 %p_loc12_load, i32 %p_loc14_load, i32 %p_loc10_load, i32 %p_loc11_load, i32 %p_loc15_load, i32 %p_loc13_load, i32 %out_r"   --->   Operation 29 'call' 'call_ln0' <Predicate = true> <Delay = 3.49> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 1.95>
ST_5 : Operation 30 [1/2] (1.95ns)   --->   "%call_ln0 = call void @fir_Pipeline_sample_loop, i32 %in_r, i32 %p_loc17_load, i32 %p_loc16_load, i32 %p_loc_load, i32 %p_loc18_load, i32 %p_loc12_load, i32 %p_loc14_load, i32 %p_loc10_load, i32 %p_loc11_load, i32 %p_loc15_load, i32 %p_loc13_load, i32 %out_r"   --->   Operation 30 'call' 'call_ln0' <Predicate = true> <Delay = 1.95> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4" [fir.cpp:3]   --->   Operation 31 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln3 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_5, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0" [fir.cpp:3]   --->   Operation 32 'specinterface' 'specinterface_ln3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_r, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_r"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_r, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_r"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %a"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_3, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%ret_ln35 = ret" [fir.cpp:35]   --->   Operation 40 'ret' 'ret_ln35' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_chain:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_loc18           (alloca       ) [ 0011100]
p_loc17           (alloca       ) [ 0011100]
p_loc16           (alloca       ) [ 0011100]
p_loc15           (alloca       ) [ 0011100]
p_loc14           (alloca       ) [ 0011100]
p_loc13           (alloca       ) [ 0011100]
p_loc12           (alloca       ) [ 0011100]
p_loc11           (alloca       ) [ 0011100]
p_loc10           (alloca       ) [ 0011100]
p_loc             (alloca       ) [ 0011100]
call_ln0          (call         ) [ 0000000]
p_loc_load        (load         ) [ 0000010]
p_loc10_load      (load         ) [ 0000010]
p_loc11_load      (load         ) [ 0000010]
p_loc12_load      (load         ) [ 0000010]
p_loc13_load      (load         ) [ 0000010]
p_loc14_load      (load         ) [ 0000010]
p_loc15_load      (load         ) [ 0000010]
p_loc16_load      (load         ) [ 0000010]
p_loc17_load      (load         ) [ 0000010]
p_loc18_load      (load         ) [ 0000010]
call_ln0          (call         ) [ 0000000]
spectopmodule_ln3 (spectopmodule) [ 0000000]
specinterface_ln3 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
ret_ln35          (ret          ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="a">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_Pipeline_read_a"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_Pipeline_sample_loop"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="p_loc18_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc18/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="p_loc17_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc17/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="p_loc16_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc16/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="p_loc15_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc15/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="p_loc14_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc14/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="p_loc13_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc13/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="p_loc12_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc12/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="p_loc11_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc11/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="p_loc10_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc10/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="p_loc_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_fir_Pipeline_read_a_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="0" index="2" bw="32" slack="1"/>
<pin id="82" dir="0" index="3" bw="32" slack="1"/>
<pin id="83" dir="0" index="4" bw="32" slack="1"/>
<pin id="84" dir="0" index="5" bw="32" slack="1"/>
<pin id="85" dir="0" index="6" bw="32" slack="1"/>
<pin id="86" dir="0" index="7" bw="32" slack="1"/>
<pin id="87" dir="0" index="8" bw="32" slack="1"/>
<pin id="88" dir="0" index="9" bw="32" slack="1"/>
<pin id="89" dir="0" index="10" bw="32" slack="1"/>
<pin id="90" dir="0" index="11" bw="32" slack="1"/>
<pin id="91" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_fir_Pipeline_sample_loop_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="0" index="2" bw="32" slack="0"/>
<pin id="98" dir="0" index="3" bw="32" slack="0"/>
<pin id="99" dir="0" index="4" bw="32" slack="0"/>
<pin id="100" dir="0" index="5" bw="32" slack="0"/>
<pin id="101" dir="0" index="6" bw="32" slack="0"/>
<pin id="102" dir="0" index="7" bw="32" slack="0"/>
<pin id="103" dir="0" index="8" bw="32" slack="0"/>
<pin id="104" dir="0" index="9" bw="32" slack="0"/>
<pin id="105" dir="0" index="10" bw="32" slack="0"/>
<pin id="106" dir="0" index="11" bw="32" slack="0"/>
<pin id="107" dir="0" index="12" bw="32" slack="0"/>
<pin id="108" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/4 "/>
</bind>
</comp>

<comp id="112" class="1004" name="p_loc_load_load_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="3"/>
<pin id="114" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc_load/4 "/>
</bind>
</comp>

<comp id="116" class="1004" name="p_loc10_load_load_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="3"/>
<pin id="118" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc10_load/4 "/>
</bind>
</comp>

<comp id="120" class="1004" name="p_loc11_load_load_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="3"/>
<pin id="122" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc11_load/4 "/>
</bind>
</comp>

<comp id="124" class="1004" name="p_loc12_load_load_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="3"/>
<pin id="126" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc12_load/4 "/>
</bind>
</comp>

<comp id="128" class="1004" name="p_loc13_load_load_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="3"/>
<pin id="130" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc13_load/4 "/>
</bind>
</comp>

<comp id="132" class="1004" name="p_loc14_load_load_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="3"/>
<pin id="134" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc14_load/4 "/>
</bind>
</comp>

<comp id="136" class="1004" name="p_loc15_load_load_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="3"/>
<pin id="138" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc15_load/4 "/>
</bind>
</comp>

<comp id="140" class="1004" name="p_loc16_load_load_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="3"/>
<pin id="142" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc16_load/4 "/>
</bind>
</comp>

<comp id="144" class="1004" name="p_loc17_load_load_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="3"/>
<pin id="146" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc17_load/4 "/>
</bind>
</comp>

<comp id="148" class="1004" name="p_loc18_load_load_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="3"/>
<pin id="150" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc18_load/4 "/>
</bind>
</comp>

<comp id="152" class="1005" name="p_loc18_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="1"/>
<pin id="154" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_loc18 "/>
</bind>
</comp>

<comp id="158" class="1005" name="p_loc17_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="1"/>
<pin id="160" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_loc17 "/>
</bind>
</comp>

<comp id="164" class="1005" name="p_loc16_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="1"/>
<pin id="166" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_loc16 "/>
</bind>
</comp>

<comp id="170" class="1005" name="p_loc15_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="1"/>
<pin id="172" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_loc15 "/>
</bind>
</comp>

<comp id="176" class="1005" name="p_loc14_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="1"/>
<pin id="178" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_loc14 "/>
</bind>
</comp>

<comp id="182" class="1005" name="p_loc13_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="1"/>
<pin id="184" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_loc13 "/>
</bind>
</comp>

<comp id="188" class="1005" name="p_loc12_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="1"/>
<pin id="190" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_loc12 "/>
</bind>
</comp>

<comp id="194" class="1005" name="p_loc11_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="1"/>
<pin id="196" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_loc11 "/>
</bind>
</comp>

<comp id="200" class="1005" name="p_loc10_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="1"/>
<pin id="202" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_loc10 "/>
</bind>
</comp>

<comp id="206" class="1005" name="p_loc_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="1"/>
<pin id="208" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_loc "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="6" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="45"><net_src comp="6" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="6" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="6" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="6" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="6" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="6" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="92"><net_src comp="8" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="109"><net_src comp="10" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="110"><net_src comp="0" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="111"><net_src comp="2" pin="0"/><net_sink comp="94" pin=12"/></net>

<net id="115"><net_src comp="112" pin="1"/><net_sink comp="94" pin=4"/></net>

<net id="119"><net_src comp="116" pin="1"/><net_sink comp="94" pin=8"/></net>

<net id="123"><net_src comp="120" pin="1"/><net_sink comp="94" pin=9"/></net>

<net id="127"><net_src comp="124" pin="1"/><net_sink comp="94" pin=6"/></net>

<net id="131"><net_src comp="128" pin="1"/><net_sink comp="94" pin=11"/></net>

<net id="135"><net_src comp="132" pin="1"/><net_sink comp="94" pin=7"/></net>

<net id="139"><net_src comp="136" pin="1"/><net_sink comp="94" pin=10"/></net>

<net id="143"><net_src comp="140" pin="1"/><net_sink comp="94" pin=3"/></net>

<net id="147"><net_src comp="144" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="151"><net_src comp="148" pin="1"/><net_sink comp="94" pin=5"/></net>

<net id="155"><net_src comp="38" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="78" pin=11"/></net>

<net id="157"><net_src comp="152" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="161"><net_src comp="42" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="78" pin=10"/></net>

<net id="163"><net_src comp="158" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="167"><net_src comp="46" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="78" pin=9"/></net>

<net id="169"><net_src comp="164" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="173"><net_src comp="50" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="78" pin=8"/></net>

<net id="175"><net_src comp="170" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="179"><net_src comp="54" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="78" pin=7"/></net>

<net id="181"><net_src comp="176" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="185"><net_src comp="58" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="78" pin=6"/></net>

<net id="187"><net_src comp="182" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="191"><net_src comp="62" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="78" pin=5"/></net>

<net id="193"><net_src comp="188" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="197"><net_src comp="66" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="78" pin=4"/></net>

<net id="199"><net_src comp="194" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="203"><net_src comp="70" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="78" pin=3"/></net>

<net id="205"><net_src comp="200" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="209"><net_src comp="74" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="211"><net_src comp="206" pin="1"/><net_sink comp="112" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {4 5 }
 - Input state : 
	Port: fir : in_r | {4 5 }
	Port: fir : a | {2 3 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
		call_ln0 : 1
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|---------|---------|
| Operation|           Functional Unit          |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|---------|---------|
|   call   |    grp_fir_Pipeline_read_a_fu_78   |    0    |    0    |   328   |    24   |
|          | grp_fir_Pipeline_sample_loop_fu_94 |    6    |  2.296  |   968   |   467   |
|----------|------------------------------------|---------|---------|---------|---------|
|   Total  |                                    |    6    |  2.296  |   1296  |   491   |
|----------|------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------+--------+
|               |   FF   |
+---------------+--------+
|p_loc10_reg_200|   32   |
|p_loc11_reg_194|   32   |
|p_loc12_reg_188|   32   |
|p_loc13_reg_182|   32   |
|p_loc14_reg_176|   32   |
|p_loc15_reg_170|   32   |
|p_loc16_reg_164|   32   |
|p_loc17_reg_158|   32   |
|p_loc18_reg_152|   32   |
| p_loc_reg_206 |   32   |
+---------------+--------+
|     Total     |   320  |
+---------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    2   |  1296  |   491  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   320  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    2   |  1616  |   491  |
+-----------+--------+--------+--------+--------+
