Warning (10268): Verilog HDL information at pollingClock.sv(9): always construct contains both blocking and non-blocking assignments File: D:/MSI_Backup/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 4/pollingClock.sv Line: 9
