{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1705376187870 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705376187874 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 16 12:36:27 2024 " "Processing started: Tue Jan 16 12:36:27 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705376187874 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705376187874 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Master -c Master " "Command: quartus_map --read_settings_files=on --write_settings_files=off Master -c Master" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705376187874 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1705376188300 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1705376188300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master.v 1 1 " "Found 1 design units, including 1 entities, in source file master.v" { { "Info" "ISGN_ENTITY_NAME" "1 Master " "Found entity 1: Master" {  } { { "Master.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/Master.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705376195634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705376195634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705376195640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705376195640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_data_read.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_data_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Data_read " "Found entity 1: I2C_Data_read" {  } { { "i2c_Data_read.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c_Data_read.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705376195641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705376195641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sbus.v 1 1 " "Found 1 design units, including 1 entities, in source file sbus.v" { { "Info" "ISGN_ENTITY_NAME" "1 SBUS " "Found entity 1: SBUS" {  } { { "SBUS.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/SBUS.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705376195642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705376195642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sbus_data_read.v 1 1 " "Found 1 design units, including 1 entities, in source file sbus_data_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 SBUS_Data_read " "Found entity 1: SBUS_Data_read" {  } { { "SBUS_Data_read.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/SBUS_Data_read.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705376195644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705376195644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mypll/mypll.v 1 1 " "Found 1 design units, including 1 entities, in source file mypll/mypll.v" { { "Info" "ISGN_ENTITY_NAME" "1 mypll " "Found entity 1: mypll" {  } { { "mypll/mypll.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/mypll/mypll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705376195646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705376195646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fukuda/b4/hdlcoder/2023_12_15/pid_attitude/pid_attitude_mixer_ver7_5/pid_attitude_ver7_5/thrust_duty.v 1 1 " "Found 1 design units, including 1 entities, in source file /fukuda/b4/hdlcoder/2023_12_15/pid_attitude/pid_attitude_mixer_ver7_5/pid_attitude_ver7_5/thrust_duty.v" { { "Info" "ISGN_ENTITY_NAME" "1 Thrust_Duty " "Found entity 1: Thrust_Duty" {  } { { "../PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/Thrust_Duty.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/Thrust_Duty.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705376195647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705376195647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fukuda/b4/hdlcoder/2023_12_15/pid_attitude/pid_attitude_mixer_ver7_5/pid_attitude_ver7_5/throttle_gain.v 1 1 " "Found 1 design units, including 1 entities, in source file /fukuda/b4/hdlcoder/2023_12_15/pid_attitude/pid_attitude_mixer_ver7_5/pid_attitude_ver7_5/throttle_gain.v" { { "Info" "ISGN_ENTITY_NAME" "1 Throttle_Gain " "Found entity 1: Throttle_Gain" {  } { { "../PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/Throttle_Gain.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/Throttle_Gain.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705376195648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705376195648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fukuda/b4/hdlcoder/2023_12_15/pid_attitude/pid_attitude_mixer_ver7_5/pid_attitude_ver7_5/pid_controller_roll.v 1 1 " "Found 1 design units, including 1 entities, in source file /fukuda/b4/hdlcoder/2023_12_15/pid_attitude/pid_attitude_mixer_ver7_5/pid_attitude_ver7_5/pid_controller_roll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PID_Controller_Roll " "Found entity 1: PID_Controller_Roll" {  } { { "../PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/PID_Controller_Roll.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/PID_Controller_Roll.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705376195649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705376195649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fukuda/b4/hdlcoder/2023_12_15/pid_attitude/pid_attitude_mixer_ver7_5/pid_attitude_ver7_5/pid_attitude_ver7_5.v 1 1 " "Found 1 design units, including 1 entities, in source file /fukuda/b4/hdlcoder/2023_12_15/pid_attitude/pid_attitude_mixer_ver7_5/pid_attitude_ver7_5/pid_attitude_ver7_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 PID_Attitude_ver7_5 " "Found entity 1: PID_Attitude_ver7_5" {  } { { "../PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/PID_Attitude_ver7_5.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/PID_Attitude_ver7_5.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705376195651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705376195651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fukuda/b4/hdlcoder/2023_12_15/pid_attitude/pid_attitude_mixer_ver7_5/pid_attitude_ver7_5/nfp_sub_single.v 1 1 " "Found 1 design units, including 1 entities, in source file /fukuda/b4/hdlcoder/2023_12_15/pid_attitude/pid_attitude_mixer_ver7_5/pid_attitude_ver7_5/nfp_sub_single.v" { { "Info" "ISGN_ENTITY_NAME" "1 nfp_sub_single " "Found entity 1: nfp_sub_single" {  } { { "../PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_sub_single.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_sub_single.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705376195654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705376195654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fukuda/b4/hdlcoder/2023_12_15/pid_attitude/pid_attitude_mixer_ver7_5/pid_attitude_ver7_5/nfp_relop_single_block1.v 1 1 " "Found 1 design units, including 1 entities, in source file /fukuda/b4/hdlcoder/2023_12_15/pid_attitude/pid_attitude_mixer_ver7_5/pid_attitude_ver7_5/nfp_relop_single_block1.v" { { "Info" "ISGN_ENTITY_NAME" "1 nfp_relop_single_block1 " "Found entity 1: nfp_relop_single_block1" {  } { { "../PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_relop_single_block1.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_relop_single_block1.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705376195655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705376195655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fukuda/b4/hdlcoder/2023_12_15/pid_attitude/pid_attitude_mixer_ver7_5/pid_attitude_ver7_5/nfp_relop_single_block.v 1 1 " "Found 1 design units, including 1 entities, in source file /fukuda/b4/hdlcoder/2023_12_15/pid_attitude/pid_attitude_mixer_ver7_5/pid_attitude_ver7_5/nfp_relop_single_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 nfp_relop_single_block " "Found entity 1: nfp_relop_single_block" {  } { { "../PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_relop_single_block.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_relop_single_block.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705376195656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705376195656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fukuda/b4/hdlcoder/2023_12_15/pid_attitude/pid_attitude_mixer_ver7_5/pid_attitude_ver7_5/nfp_relop_single.v 1 1 " "Found 1 design units, including 1 entities, in source file /fukuda/b4/hdlcoder/2023_12_15/pid_attitude/pid_attitude_mixer_ver7_5/pid_attitude_ver7_5/nfp_relop_single.v" { { "Info" "ISGN_ENTITY_NAME" "1 nfp_relop_single " "Found entity 1: nfp_relop_single" {  } { { "../PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_relop_single.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_relop_single.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705376195658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705376195658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fukuda/b4/hdlcoder/2023_12_15/pid_attitude/pid_attitude_mixer_ver7_5/pid_attitude_ver7_5/nfp_mul_single.v 1 1 " "Found 1 design units, including 1 entities, in source file /fukuda/b4/hdlcoder/2023_12_15/pid_attitude/pid_attitude_mixer_ver7_5/pid_attitude_ver7_5/nfp_mul_single.v" { { "Info" "ISGN_ENTITY_NAME" "1 nfp_mul_single " "Found entity 1: nfp_mul_single" {  } { { "../PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_mul_single.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_mul_single.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705376195659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705376195659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fukuda/b4/hdlcoder/2023_12_15/pid_attitude/pid_attitude_mixer_ver7_5/pid_attitude_ver7_5/nfp_gain_pow2_single.v 1 1 " "Found 1 design units, including 1 entities, in source file /fukuda/b4/hdlcoder/2023_12_15/pid_attitude/pid_attitude_mixer_ver7_5/pid_attitude_ver7_5/nfp_gain_pow2_single.v" { { "Info" "ISGN_ENTITY_NAME" "1 nfp_gain_pow2_single " "Found entity 1: nfp_gain_pow2_single" {  } { { "../PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_gain_pow2_single.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_gain_pow2_single.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705376195661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705376195661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fukuda/b4/hdlcoder/2023_12_15/pid_attitude/pid_attitude_mixer_ver7_5/pid_attitude_ver7_5/nfp_convert_single_to_fix_32_en0.v 1 1 " "Found 1 design units, including 1 entities, in source file /fukuda/b4/hdlcoder/2023_12_15/pid_attitude/pid_attitude_mixer_ver7_5/pid_attitude_ver7_5/nfp_convert_single_to_fix_32_en0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nfp_convert_single_to_fix_32_En0 " "Found entity 1: nfp_convert_single_to_fix_32_En0" {  } { { "../PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_convert_single_to_fix_32_En0.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_convert_single_to_fix_32_En0.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705376195662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705376195662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fukuda/b4/hdlcoder/2023_12_15/pid_attitude/pid_attitude_mixer_ver7_5/pid_attitude_ver7_5/nfp_convert_sfix_32_en20_to_single.v 1 1 " "Found 1 design units, including 1 entities, in source file /fukuda/b4/hdlcoder/2023_12_15/pid_attitude/pid_attitude_mixer_ver7_5/pid_attitude_ver7_5/nfp_convert_sfix_32_en20_to_single.v" { { "Info" "ISGN_ENTITY_NAME" "1 nfp_convert_sfix_32_En20_to_single " "Found entity 1: nfp_convert_sfix_32_En20_to_single" {  } { { "../PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_convert_sfix_32_En20_to_single.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_convert_sfix_32_En20_to_single.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705376195666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705376195666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fukuda/b4/hdlcoder/2023_12_15/pid_attitude/pid_attitude_mixer_ver7_5/pid_attitude_ver7_5/nfp_convert_fix_12_en0_to_single.v 1 1 " "Found 1 design units, including 1 entities, in source file /fukuda/b4/hdlcoder/2023_12_15/pid_attitude/pid_attitude_mixer_ver7_5/pid_attitude_ver7_5/nfp_convert_fix_12_en0_to_single.v" { { "Info" "ISGN_ENTITY_NAME" "1 nfp_convert_fix_12_En0_to_single " "Found entity 1: nfp_convert_fix_12_En0_to_single" {  } { { "../PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_convert_fix_12_En0_to_single.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_convert_fix_12_En0_to_single.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705376195669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705376195669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fukuda/b4/hdlcoder/2023_12_15/pid_attitude/pid_attitude_mixer_ver7_5/pid_attitude_ver7_5/nfp_add_single.v 1 1 " "Found 1 design units, including 1 entities, in source file /fukuda/b4/hdlcoder/2023_12_15/pid_attitude/pid_attitude_mixer_ver7_5/pid_attitude_ver7_5/nfp_add_single.v" { { "Info" "ISGN_ENTITY_NAME" "1 nfp_add_single " "Found entity 1: nfp_add_single" {  } { { "../PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_add_single.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_add_single.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705376195672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705376195672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fukuda/b4/hdlcoder/2023_12_15/pid_attitude/pid_attitude_mixer_ver7_5/pid_attitude_ver7_5/motor_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /fukuda/b4/hdlcoder/2023_12_15/pid_attitude/pid_attitude_mixer_ver7_5/pid_attitude_ver7_5/motor_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Motor_Controller " "Found entity 1: Motor_Controller" {  } { { "../PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/Motor_Controller.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/Motor_Controller.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705376195673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705376195673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fukuda/b4/hdlcoder/2023_12_15/pid_attitude/pid_attitude_mixer_ver7_5/pid_attitude_ver7_5/motor.v 1 1 " "Found 1 design units, including 1 entities, in source file /fukuda/b4/hdlcoder/2023_12_15/pid_attitude/pid_attitude_mixer_ver7_5/pid_attitude_ver7_5/motor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Motor " "Found entity 1: Motor" {  } { { "../PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/Motor.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/Motor.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705376195674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705376195674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fukuda/b4/hdlcoder/2023_12_15/pid_attitude/pid_attitude_mixer_ver7_5/pid_attitude_ver7_5/mixer_block.v 1 1 " "Found 1 design units, including 1 entities, in source file /fukuda/b4/hdlcoder/2023_12_15/pid_attitude/pid_attitude_mixer_ver7_5/pid_attitude_ver7_5/mixer_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mixer_block " "Found entity 1: Mixer_block" {  } { { "../PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/Mixer_block.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/Mixer_block.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705376195676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705376195676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fukuda/b4/hdlcoder/2023_12_15/pid_attitude/pid_attitude_mixer_ver7_5/pid_attitude_ver7_5/mixer.v 1 1 " "Found 1 design units, including 1 entities, in source file /fukuda/b4/hdlcoder/2023_12_15/pid_attitude/pid_attitude_mixer_ver7_5/pid_attitude_ver7_5/mixer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mixer " "Found entity 1: Mixer" {  } { { "../PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/Mixer.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/Mixer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705376195677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705376195677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fukuda/b4/hdlcoder/2023_12_15/pid_attitude/pid_attitude_mixer_ver7_5/pid_attitude_ver7_5/duty.v 1 1 " "Found 1 design units, including 1 entities, in source file /fukuda/b4/hdlcoder/2023_12_15/pid_attitude/pid_attitude_mixer_ver7_5/pid_attitude_ver7_5/duty.v" { { "Info" "ISGN_ENTITY_NAME" "1 Duty " "Found entity 1: Duty" {  } { { "../PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/Duty.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/Duty.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705376195678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705376195678 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Master " "Elaborating entity \"Master\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1705376196163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master i2c_master:u1 " "Elaborating entity \"i2c_master\" for hierarchy \"i2c_master:u1\"" {  } { { "Master.v" "u1" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/Master.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705376196165 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "slave_M i2c.v(52) " "Verilog HDL or VHDL warning at i2c.v(52): object \"slave_M\" assigned a value but never read" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1705376196172 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "who_am_i_M i2c.v(53) " "Verilog HDL or VHDL warning at i2c.v(53): object \"who_am_i_M\" assigned a value but never read" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1705376196172 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctrl_regM1 i2c.v(54) " "Verilog HDL or VHDL warning at i2c.v(54): object \"ctrl_regM1\" assigned a value but never read" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1705376196172 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pt_data_cfg i2c.v(55) " "Verilog HDL or VHDL warning at i2c.v(55): object \"pt_data_cfg\" assigned a value but never read" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1705376196172 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(119) " "Verilog HDL assignment warning at i2c.v(119): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196173 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(138) " "Verilog HDL assignment warning at i2c.v(138): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196173 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(144) " "Verilog HDL assignment warning at i2c.v(144): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196173 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(153) " "Verilog HDL assignment warning at i2c.v(153): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196173 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(158) " "Verilog HDL assignment warning at i2c.v(158): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196173 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(167) " "Verilog HDL assignment warning at i2c.v(167): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196173 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(172) " "Verilog HDL assignment warning at i2c.v(172): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196173 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(181) " "Verilog HDL assignment warning at i2c.v(181): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196173 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(186) " "Verilog HDL assignment warning at i2c.v(186): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196173 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(195) " "Verilog HDL assignment warning at i2c.v(195): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196173 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(199) " "Verilog HDL assignment warning at i2c.v(199): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196173 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(208) " "Verilog HDL assignment warning at i2c.v(208): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196173 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(210) " "Verilog HDL assignment warning at i2c.v(210): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196173 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(217) " "Verilog HDL assignment warning at i2c.v(217): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196173 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(227) " "Verilog HDL assignment warning at i2c.v(227): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196173 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(232) " "Verilog HDL assignment warning at i2c.v(232): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196173 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(241) " "Verilog HDL assignment warning at i2c.v(241): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196173 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(246) " "Verilog HDL assignment warning at i2c.v(246): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196173 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(255) " "Verilog HDL assignment warning at i2c.v(255): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196173 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(260) " "Verilog HDL assignment warning at i2c.v(260): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196173 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(269) " "Verilog HDL assignment warning at i2c.v(269): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196173 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(274) " "Verilog HDL assignment warning at i2c.v(274): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196173 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(283) " "Verilog HDL assignment warning at i2c.v(283): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196173 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(288) " "Verilog HDL assignment warning at i2c.v(288): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196173 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(297) " "Verilog HDL assignment warning at i2c.v(297): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196173 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(302) " "Verilog HDL assignment warning at i2c.v(302): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196173 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(311) " "Verilog HDL assignment warning at i2c.v(311): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196173 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(317) " "Verilog HDL assignment warning at i2c.v(317): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196173 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(326) " "Verilog HDL assignment warning at i2c.v(326): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196173 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(331) " "Verilog HDL assignment warning at i2c.v(331): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196173 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(340) " "Verilog HDL assignment warning at i2c.v(340): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196173 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(345) " "Verilog HDL assignment warning at i2c.v(345): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196173 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(354) " "Verilog HDL assignment warning at i2c.v(354): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196173 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(359) " "Verilog HDL assignment warning at i2c.v(359): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196173 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(368) " "Verilog HDL assignment warning at i2c.v(368): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196173 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(372) " "Verilog HDL assignment warning at i2c.v(372): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196173 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(381) " "Verilog HDL assignment warning at i2c.v(381): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196173 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(384) " "Verilog HDL assignment warning at i2c.v(384): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196173 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(387) " "Verilog HDL assignment warning at i2c.v(387): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196173 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(396) " "Verilog HDL assignment warning at i2c.v(396): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196173 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(401) " "Verilog HDL assignment warning at i2c.v(401): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 401 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196173 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(410) " "Verilog HDL assignment warning at i2c.v(410): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196173 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(415) " "Verilog HDL assignment warning at i2c.v(415): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196174 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(424) " "Verilog HDL assignment warning at i2c.v(424): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196174 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(429) " "Verilog HDL assignment warning at i2c.v(429): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 429 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196174 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(438) " "Verilog HDL assignment warning at i2c.v(438): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 438 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196174 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(443) " "Verilog HDL assignment warning at i2c.v(443): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 443 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196174 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(452) " "Verilog HDL assignment warning at i2c.v(452): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 452 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196174 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(457) " "Verilog HDL assignment warning at i2c.v(457): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 457 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196174 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(466) " "Verilog HDL assignment warning at i2c.v(466): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 466 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196174 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(471) " "Verilog HDL assignment warning at i2c.v(471): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 471 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196174 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(480) " "Verilog HDL assignment warning at i2c.v(480): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196174 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(486) " "Verilog HDL assignment warning at i2c.v(486): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 486 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196174 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(495) " "Verilog HDL assignment warning at i2c.v(495): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 495 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196174 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(500) " "Verilog HDL assignment warning at i2c.v(500): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 500 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196174 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(509) " "Verilog HDL assignment warning at i2c.v(509): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 509 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196174 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(514) " "Verilog HDL assignment warning at i2c.v(514): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196174 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(523) " "Verilog HDL assignment warning at i2c.v(523): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 523 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196174 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(528) " "Verilog HDL assignment warning at i2c.v(528): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 528 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196174 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(537) " "Verilog HDL assignment warning at i2c.v(537): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 537 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196174 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(541) " "Verilog HDL assignment warning at i2c.v(541): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 541 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196174 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(550) " "Verilog HDL assignment warning at i2c.v(550): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 550 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196174 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(553) " "Verilog HDL assignment warning at i2c.v(553): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 553 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196174 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(559) " "Verilog HDL assignment warning at i2c.v(559): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 559 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196174 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(568) " "Verilog HDL assignment warning at i2c.v(568): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 568 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196174 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(573) " "Verilog HDL assignment warning at i2c.v(573): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 573 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196174 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(582) " "Verilog HDL assignment warning at i2c.v(582): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 582 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196174 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(587) " "Verilog HDL assignment warning at i2c.v(587): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196174 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(596) " "Verilog HDL assignment warning at i2c.v(596): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 596 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196174 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(601) " "Verilog HDL assignment warning at i2c.v(601): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 601 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196174 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(610) " "Verilog HDL assignment warning at i2c.v(610): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 610 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196174 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(615) " "Verilog HDL assignment warning at i2c.v(615): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 615 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196174 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(624) " "Verilog HDL assignment warning at i2c.v(624): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 624 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196174 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(629) " "Verilog HDL assignment warning at i2c.v(629): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 629 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196174 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(638) " "Verilog HDL assignment warning at i2c.v(638): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 638 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196174 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(643) " "Verilog HDL assignment warning at i2c.v(643): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 643 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196174 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(652) " "Verilog HDL assignment warning at i2c.v(652): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 652 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196175 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(657) " "Verilog HDL assignment warning at i2c.v(657): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 657 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196175 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(666) " "Verilog HDL assignment warning at i2c.v(666): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 666 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196175 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(672) " "Verilog HDL assignment warning at i2c.v(672): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 672 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196175 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(681) " "Verilog HDL assignment warning at i2c.v(681): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 681 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196175 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(686) " "Verilog HDL assignment warning at i2c.v(686): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 686 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196175 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(695) " "Verilog HDL assignment warning at i2c.v(695): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 695 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196175 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(700) " "Verilog HDL assignment warning at i2c.v(700): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 700 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196175 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(709) " "Verilog HDL assignment warning at i2c.v(709): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 709 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196175 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(714) " "Verilog HDL assignment warning at i2c.v(714): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 714 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196175 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(723) " "Verilog HDL assignment warning at i2c.v(723): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 723 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196175 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(728) " "Verilog HDL assignment warning at i2c.v(728): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 728 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196175 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(737) " "Verilog HDL assignment warning at i2c.v(737): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 737 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196175 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(742) " "Verilog HDL assignment warning at i2c.v(742): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 742 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196175 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(751) " "Verilog HDL assignment warning at i2c.v(751): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 751 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196175 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(755) " "Verilog HDL assignment warning at i2c.v(755): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 755 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196175 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(763) " "Verilog HDL assignment warning at i2c.v(763): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 763 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196175 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(766) " "Verilog HDL assignment warning at i2c.v(766): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 766 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196175 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(776) " "Verilog HDL assignment warning at i2c.v(776): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 776 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196175 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(785) " "Verilog HDL assignment warning at i2c.v(785): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 785 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196175 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(790) " "Verilog HDL assignment warning at i2c.v(790): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196175 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(799) " "Verilog HDL assignment warning at i2c.v(799): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 799 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196175 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(804) " "Verilog HDL assignment warning at i2c.v(804): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 804 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196175 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(813) " "Verilog HDL assignment warning at i2c.v(813): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 813 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196175 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(818) " "Verilog HDL assignment warning at i2c.v(818): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 818 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196175 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(827) " "Verilog HDL assignment warning at i2c.v(827): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 827 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196175 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(832) " "Verilog HDL assignment warning at i2c.v(832): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 832 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196175 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(841) " "Verilog HDL assignment warning at i2c.v(841): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 841 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196175 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(846) " "Verilog HDL assignment warning at i2c.v(846): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 846 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196175 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(855) " "Verilog HDL assignment warning at i2c.v(855): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 855 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196175 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(860) " "Verilog HDL assignment warning at i2c.v(860): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 860 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196175 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(869) " "Verilog HDL assignment warning at i2c.v(869): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 869 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196175 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(874) " "Verilog HDL assignment warning at i2c.v(874): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 874 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196175 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(883) " "Verilog HDL assignment warning at i2c.v(883): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 883 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196175 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(892) " "Verilog HDL assignment warning at i2c.v(892): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 892 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196175 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(905) " "Verilog HDL assignment warning at i2c.v(905): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 905 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196175 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(914) " "Verilog HDL assignment warning at i2c.v(914): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 914 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196175 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(923) " "Verilog HDL assignment warning at i2c.v(923): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 923 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196175 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(928) " "Verilog HDL assignment warning at i2c.v(928): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 928 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196175 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(937) " "Verilog HDL assignment warning at i2c.v(937): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 937 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196176 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(942) " "Verilog HDL assignment warning at i2c.v(942): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 942 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196176 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(951) " "Verilog HDL assignment warning at i2c.v(951): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 951 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196176 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(956) " "Verilog HDL assignment warning at i2c.v(956): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 956 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196176 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(965) " "Verilog HDL assignment warning at i2c.v(965): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 965 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196176 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(969) " "Verilog HDL assignment warning at i2c.v(969): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 969 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196176 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(978) " "Verilog HDL assignment warning at i2c.v(978): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 978 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196176 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(980) " "Verilog HDL assignment warning at i2c.v(980): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 980 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196176 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(984) " "Verilog HDL assignment warning at i2c.v(984): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 984 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196176 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(994) " "Verilog HDL assignment warning at i2c.v(994): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 994 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196176 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(999) " "Verilog HDL assignment warning at i2c.v(999): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 999 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196176 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(1008) " "Verilog HDL assignment warning at i2c.v(1008): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1008 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196176 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(1013) " "Verilog HDL assignment warning at i2c.v(1013): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1013 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196176 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(1022) " "Verilog HDL assignment warning at i2c.v(1022): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1022 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196176 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(1027) " "Verilog HDL assignment warning at i2c.v(1027): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1027 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196176 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(1036) " "Verilog HDL assignment warning at i2c.v(1036): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1036 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196176 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(1041) " "Verilog HDL assignment warning at i2c.v(1041): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1041 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196176 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(1050) " "Verilog HDL assignment warning at i2c.v(1050): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1050 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196176 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(1055) " "Verilog HDL assignment warning at i2c.v(1055): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1055 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196176 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(1064) " "Verilog HDL assignment warning at i2c.v(1064): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1064 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196176 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(1069) " "Verilog HDL assignment warning at i2c.v(1069): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1069 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196176 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(1078) " "Verilog HDL assignment warning at i2c.v(1078): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1078 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196176 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(1084) " "Verilog HDL assignment warning at i2c.v(1084): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1084 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196176 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(1093) " "Verilog HDL assignment warning at i2c.v(1093): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1093 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196176 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(1098) " "Verilog HDL assignment warning at i2c.v(1098): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1098 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196176 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(1107) " "Verilog HDL assignment warning at i2c.v(1107): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196176 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(1112) " "Verilog HDL assignment warning at i2c.v(1112): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196176 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(1121) " "Verilog HDL assignment warning at i2c.v(1121): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196176 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(1126) " "Verilog HDL assignment warning at i2c.v(1126): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196176 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(1135) " "Verilog HDL assignment warning at i2c.v(1135): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196176 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(1139) " "Verilog HDL assignment warning at i2c.v(1139): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196176 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(1148) " "Verilog HDL assignment warning at i2c.v(1148): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196176 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(1151) " "Verilog HDL assignment warning at i2c.v(1151): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196176 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(1154) " "Verilog HDL assignment warning at i2c.v(1154): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196176 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(1163) " "Verilog HDL assignment warning at i2c.v(1163): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196176 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(1168) " "Verilog HDL assignment warning at i2c.v(1168): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196176 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(1177) " "Verilog HDL assignment warning at i2c.v(1177): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196176 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(1182) " "Verilog HDL assignment warning at i2c.v(1182): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196176 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(1191) " "Verilog HDL assignment warning at i2c.v(1191): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196176 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(1196) " "Verilog HDL assignment warning at i2c.v(1196): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196176 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(1205) " "Verilog HDL assignment warning at i2c.v(1205): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196176 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(1211) " "Verilog HDL assignment warning at i2c.v(1211): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196176 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(1220) " "Verilog HDL assignment warning at i2c.v(1220): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196176 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(1225) " "Verilog HDL assignment warning at i2c.v(1225): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196177 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(1234) " "Verilog HDL assignment warning at i2c.v(1234): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196177 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(1239) " "Verilog HDL assignment warning at i2c.v(1239): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196177 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(1248) " "Verilog HDL assignment warning at i2c.v(1248): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196177 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(1253) " "Verilog HDL assignment warning at i2c.v(1253): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196177 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(1262) " "Verilog HDL assignment warning at i2c.v(1262): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196177 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(1266) " "Verilog HDL assignment warning at i2c.v(1266): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196177 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(1275) " "Verilog HDL assignment warning at i2c.v(1275): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196177 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(1278) " "Verilog HDL assignment warning at i2c.v(1278): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196177 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(1281) " "Verilog HDL assignment warning at i2c.v(1281): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196177 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(1290) " "Verilog HDL assignment warning at i2c.v(1290): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196177 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(1295) " "Verilog HDL assignment warning at i2c.v(1295): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196177 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(1304) " "Verilog HDL assignment warning at i2c.v(1304): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196177 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(1309) " "Verilog HDL assignment warning at i2c.v(1309): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196177 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(1318) " "Verilog HDL assignment warning at i2c.v(1318): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196177 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(1323) " "Verilog HDL assignment warning at i2c.v(1323): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196177 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(1332) " "Verilog HDL assignment warning at i2c.v(1332): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196177 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(1337) " "Verilog HDL assignment warning at i2c.v(1337): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196177 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(1346) " "Verilog HDL assignment warning at i2c.v(1346): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196177 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(1351) " "Verilog HDL assignment warning at i2c.v(1351): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196177 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(1360) " "Verilog HDL assignment warning at i2c.v(1360): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196177 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(1365) " "Verilog HDL assignment warning at i2c.v(1365): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196177 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(1374) " "Verilog HDL assignment warning at i2c.v(1374): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196177 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(1378) " "Verilog HDL assignment warning at i2c.v(1378): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196177 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(1392) " "Verilog HDL assignment warning at i2c.v(1392): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196177 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(1399) " "Verilog HDL assignment warning at i2c.v(1399): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196177 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(1406) " "Verilog HDL assignment warning at i2c.v(1406): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1406 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196177 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(1413) " "Verilog HDL assignment warning at i2c.v(1413): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1413 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196177 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(1420) " "Verilog HDL assignment warning at i2c.v(1420): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196177 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(1424) " "Verilog HDL assignment warning at i2c.v(1424): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196177 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(1434) " "Verilog HDL assignment warning at i2c.v(1434): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196177 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 i2c.v(1438) " "Verilog HDL assignment warning at i2c.v(1438): truncated value with size 32 to match size of target (22)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1438 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196177 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(1451) " "Verilog HDL assignment warning at i2c.v(1451): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1451 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196177 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(1467) " "Verilog HDL assignment warning at i2c.v(1467): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1467 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196177 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(1473) " "Verilog HDL assignment warning at i2c.v(1473): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1473 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196177 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(1482) " "Verilog HDL assignment warning at i2c.v(1482): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1482 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196177 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(1487) " "Verilog HDL assignment warning at i2c.v(1487): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1487 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196177 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(1496) " "Verilog HDL assignment warning at i2c.v(1496): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1496 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196177 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(1501) " "Verilog HDL assignment warning at i2c.v(1501): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1501 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196177 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(1510) " "Verilog HDL assignment warning at i2c.v(1510): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1510 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196178 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(1515) " "Verilog HDL assignment warning at i2c.v(1515): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1515 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196178 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(1524) " "Verilog HDL assignment warning at i2c.v(1524): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1524 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196178 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(1528) " "Verilog HDL assignment warning at i2c.v(1528): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1528 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196178 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(1537) " "Verilog HDL assignment warning at i2c.v(1537): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1537 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196178 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(1539) " "Verilog HDL assignment warning at i2c.v(1539): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1539 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196178 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(1544) " "Verilog HDL assignment warning at i2c.v(1544): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1544 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196178 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(1554) " "Verilog HDL assignment warning at i2c.v(1554): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1554 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196178 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(1559) " "Verilog HDL assignment warning at i2c.v(1559): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1559 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196178 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(1568) " "Verilog HDL assignment warning at i2c.v(1568): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1568 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196178 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(1573) " "Verilog HDL assignment warning at i2c.v(1573): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1573 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196178 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(1582) " "Verilog HDL assignment warning at i2c.v(1582): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1582 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196178 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(1587) " "Verilog HDL assignment warning at i2c.v(1587): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196178 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(1596) " "Verilog HDL assignment warning at i2c.v(1596): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1596 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196178 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(1601) " "Verilog HDL assignment warning at i2c.v(1601): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1601 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196178 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(1610) " "Verilog HDL assignment warning at i2c.v(1610): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1610 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196178 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(1615) " "Verilog HDL assignment warning at i2c.v(1615): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1615 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196178 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(1624) " "Verilog HDL assignment warning at i2c.v(1624): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1624 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196178 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(1629) " "Verilog HDL assignment warning at i2c.v(1629): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1629 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196178 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(1638) " "Verilog HDL assignment warning at i2c.v(1638): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1638 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196178 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(1644) " "Verilog HDL assignment warning at i2c.v(1644): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1644 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196178 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(1653) " "Verilog HDL assignment warning at i2c.v(1653): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1653 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196178 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(1658) " "Verilog HDL assignment warning at i2c.v(1658): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1658 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196178 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(1667) " "Verilog HDL assignment warning at i2c.v(1667): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1667 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196178 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(1672) " "Verilog HDL assignment warning at i2c.v(1672): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1672 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196178 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(1681) " "Verilog HDL assignment warning at i2c.v(1681): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1681 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196178 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(1686) " "Verilog HDL assignment warning at i2c.v(1686): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1686 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196178 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(1695) " "Verilog HDL assignment warning at i2c.v(1695): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1695 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196178 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(1699) " "Verilog HDL assignment warning at i2c.v(1699): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1699 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196178 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(1708) " "Verilog HDL assignment warning at i2c.v(1708): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1708 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196178 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(1711) " "Verilog HDL assignment warning at i2c.v(1711): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1711 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196178 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(1714) " "Verilog HDL assignment warning at i2c.v(1714): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1714 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196178 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(1723) " "Verilog HDL assignment warning at i2c.v(1723): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1723 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196178 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(1728) " "Verilog HDL assignment warning at i2c.v(1728): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1728 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196178 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(1737) " "Verilog HDL assignment warning at i2c.v(1737): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1737 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196178 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(1742) " "Verilog HDL assignment warning at i2c.v(1742): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1742 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196178 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(1751) " "Verilog HDL assignment warning at i2c.v(1751): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1751 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196178 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(1756) " "Verilog HDL assignment warning at i2c.v(1756): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1756 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196178 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(1765) " "Verilog HDL assignment warning at i2c.v(1765): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1765 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196178 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(1770) " "Verilog HDL assignment warning at i2c.v(1770): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1770 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196178 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(1779) " "Verilog HDL assignment warning at i2c.v(1779): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1779 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196178 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(1784) " "Verilog HDL assignment warning at i2c.v(1784): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1784 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196178 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(1793) " "Verilog HDL assignment warning at i2c.v(1793): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1793 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196178 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(1798) " "Verilog HDL assignment warning at i2c.v(1798): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1798 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196178 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(1807) " "Verilog HDL assignment warning at i2c.v(1807): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1807 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196179 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(1813) " "Verilog HDL assignment warning at i2c.v(1813): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1813 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196179 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(1822) " "Verilog HDL assignment warning at i2c.v(1822): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1822 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196179 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(1827) " "Verilog HDL assignment warning at i2c.v(1827): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1827 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196179 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(1836) " "Verilog HDL assignment warning at i2c.v(1836): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1836 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196179 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(1841) " "Verilog HDL assignment warning at i2c.v(1841): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1841 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196179 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(1850) " "Verilog HDL assignment warning at i2c.v(1850): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1850 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196179 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(1855) " "Verilog HDL assignment warning at i2c.v(1855): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1855 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196179 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(1864) " "Verilog HDL assignment warning at i2c.v(1864): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1864 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196179 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(1868) " "Verilog HDL assignment warning at i2c.v(1868): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1868 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196179 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(1877) " "Verilog HDL assignment warning at i2c.v(1877): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1877 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196179 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(1880) " "Verilog HDL assignment warning at i2c.v(1880): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1880 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196179 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(1884) " "Verilog HDL assignment warning at i2c.v(1884): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1884 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196179 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(1893) " "Verilog HDL assignment warning at i2c.v(1893): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1893 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196179 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(1898) " "Verilog HDL assignment warning at i2c.v(1898): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1898 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196179 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(1907) " "Verilog HDL assignment warning at i2c.v(1907): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1907 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196179 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(1912) " "Verilog HDL assignment warning at i2c.v(1912): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1912 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196179 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(1921) " "Verilog HDL assignment warning at i2c.v(1921): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1921 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196179 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(1926) " "Verilog HDL assignment warning at i2c.v(1926): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1926 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196179 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(1935) " "Verilog HDL assignment warning at i2c.v(1935): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1935 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196179 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(1940) " "Verilog HDL assignment warning at i2c.v(1940): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1940 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196179 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(1949) " "Verilog HDL assignment warning at i2c.v(1949): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1949 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196179 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(1954) " "Verilog HDL assignment warning at i2c.v(1954): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1954 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196179 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(1963) " "Verilog HDL assignment warning at i2c.v(1963): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1963 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196179 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(1968) " "Verilog HDL assignment warning at i2c.v(1968): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1968 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196179 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(1977) " "Verilog HDL assignment warning at i2c.v(1977): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1977 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196179 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(1982) " "Verilog HDL assignment warning at i2c.v(1982): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1982 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196179 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(1991) " "Verilog HDL assignment warning at i2c.v(1991): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1991 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196179 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(1997) " "Verilog HDL assignment warning at i2c.v(1997): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 1997 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196179 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(2006) " "Verilog HDL assignment warning at i2c.v(2006): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2006 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196180 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(2011) " "Verilog HDL assignment warning at i2c.v(2011): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2011 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196180 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(2020) " "Verilog HDL assignment warning at i2c.v(2020): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2020 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196180 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(2025) " "Verilog HDL assignment warning at i2c.v(2025): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2025 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196180 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(2034) " "Verilog HDL assignment warning at i2c.v(2034): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2034 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196180 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(2039) " "Verilog HDL assignment warning at i2c.v(2039): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2039 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196180 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(2048) " "Verilog HDL assignment warning at i2c.v(2048): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2048 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196180 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(2053) " "Verilog HDL assignment warning at i2c.v(2053): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2053 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196180 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(2062) " "Verilog HDL assignment warning at i2c.v(2062): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2062 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196180 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(2067) " "Verilog HDL assignment warning at i2c.v(2067): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2067 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196180 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(2076) " "Verilog HDL assignment warning at i2c.v(2076): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2076 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196180 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(2080) " "Verilog HDL assignment warning at i2c.v(2080): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2080 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196180 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(2088) " "Verilog HDL assignment warning at i2c.v(2088): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2088 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196180 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(2091) " "Verilog HDL assignment warning at i2c.v(2091): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2091 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196180 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(2101) " "Verilog HDL assignment warning at i2c.v(2101): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196180 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(2110) " "Verilog HDL assignment warning at i2c.v(2110): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196180 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(2115) " "Verilog HDL assignment warning at i2c.v(2115): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196180 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(2124) " "Verilog HDL assignment warning at i2c.v(2124): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196180 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(2129) " "Verilog HDL assignment warning at i2c.v(2129): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196180 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(2138) " "Verilog HDL assignment warning at i2c.v(2138): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196180 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(2143) " "Verilog HDL assignment warning at i2c.v(2143): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196180 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(2152) " "Verilog HDL assignment warning at i2c.v(2152): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196180 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(2157) " "Verilog HDL assignment warning at i2c.v(2157): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196180 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(2166) " "Verilog HDL assignment warning at i2c.v(2166): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196180 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(2171) " "Verilog HDL assignment warning at i2c.v(2171): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196180 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(2180) " "Verilog HDL assignment warning at i2c.v(2180): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196180 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(2185) " "Verilog HDL assignment warning at i2c.v(2185): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196181 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(2194) " "Verilog HDL assignment warning at i2c.v(2194): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196181 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(2199) " "Verilog HDL assignment warning at i2c.v(2199): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196181 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(2208) " "Verilog HDL assignment warning at i2c.v(2208): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196181 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(2215) " "Verilog HDL assignment warning at i2c.v(2215): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196181 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(2228) " "Verilog HDL assignment warning at i2c.v(2228): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196181 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(2235) " "Verilog HDL assignment warning at i2c.v(2235): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196181 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(2244) " "Verilog HDL assignment warning at i2c.v(2244): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196181 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(2249) " "Verilog HDL assignment warning at i2c.v(2249): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196181 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(2258) " "Verilog HDL assignment warning at i2c.v(2258): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196181 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(2263) " "Verilog HDL assignment warning at i2c.v(2263): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196181 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(2272) " "Verilog HDL assignment warning at i2c.v(2272): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196181 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(2277) " "Verilog HDL assignment warning at i2c.v(2277): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196181 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(2286) " "Verilog HDL assignment warning at i2c.v(2286): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196181 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(2290) " "Verilog HDL assignment warning at i2c.v(2290): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196181 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(2299) " "Verilog HDL assignment warning at i2c.v(2299): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196181 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(2301) " "Verilog HDL assignment warning at i2c.v(2301): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196181 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(2305) " "Verilog HDL assignment warning at i2c.v(2305): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196181 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(2315) " "Verilog HDL assignment warning at i2c.v(2315): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196181 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(2320) " "Verilog HDL assignment warning at i2c.v(2320): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196181 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(2329) " "Verilog HDL assignment warning at i2c.v(2329): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196181 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(2334) " "Verilog HDL assignment warning at i2c.v(2334): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196181 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(2343) " "Verilog HDL assignment warning at i2c.v(2343): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196181 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(2348) " "Verilog HDL assignment warning at i2c.v(2348): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196181 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(2357) " "Verilog HDL assignment warning at i2c.v(2357): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196181 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(2362) " "Verilog HDL assignment warning at i2c.v(2362): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196181 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(2371) " "Verilog HDL assignment warning at i2c.v(2371): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196181 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(2376) " "Verilog HDL assignment warning at i2c.v(2376): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196181 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(2385) " "Verilog HDL assignment warning at i2c.v(2385): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196181 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(2390) " "Verilog HDL assignment warning at i2c.v(2390): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196181 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(2399) " "Verilog HDL assignment warning at i2c.v(2399): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196181 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(2405) " "Verilog HDL assignment warning at i2c.v(2405): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196181 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(2414) " "Verilog HDL assignment warning at i2c.v(2414): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2414 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196182 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(2419) " "Verilog HDL assignment warning at i2c.v(2419): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196182 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(2428) " "Verilog HDL assignment warning at i2c.v(2428): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2428 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196182 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(2433) " "Verilog HDL assignment warning at i2c.v(2433): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2433 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196182 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(2442) " "Verilog HDL assignment warning at i2c.v(2442): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196182 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(2447) " "Verilog HDL assignment warning at i2c.v(2447): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2447 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196182 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(2456) " "Verilog HDL assignment warning at i2c.v(2456): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2456 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196182 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(2460) " "Verilog HDL assignment warning at i2c.v(2460): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196182 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(2469) " "Verilog HDL assignment warning at i2c.v(2469): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2469 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196182 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(2472) " "Verilog HDL assignment warning at i2c.v(2472): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2472 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196182 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(2475) " "Verilog HDL assignment warning at i2c.v(2475): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2475 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196182 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(2484) " "Verilog HDL assignment warning at i2c.v(2484): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2484 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196182 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(2489) " "Verilog HDL assignment warning at i2c.v(2489): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2489 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196182 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(2498) " "Verilog HDL assignment warning at i2c.v(2498): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2498 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196182 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(2503) " "Verilog HDL assignment warning at i2c.v(2503): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196182 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(2512) " "Verilog HDL assignment warning at i2c.v(2512): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2512 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196182 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(2517) " "Verilog HDL assignment warning at i2c.v(2517): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2517 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196182 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(2526) " "Verilog HDL assignment warning at i2c.v(2526): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2526 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196182 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(2532) " "Verilog HDL assignment warning at i2c.v(2532): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2532 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196182 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(2541) " "Verilog HDL assignment warning at i2c.v(2541): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2541 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196182 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(2546) " "Verilog HDL assignment warning at i2c.v(2546): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2546 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196182 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(2555) " "Verilog HDL assignment warning at i2c.v(2555): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2555 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196182 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(2560) " "Verilog HDL assignment warning at i2c.v(2560): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2560 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196182 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(2569) " "Verilog HDL assignment warning at i2c.v(2569): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2569 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196182 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(2574) " "Verilog HDL assignment warning at i2c.v(2574): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2574 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196182 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(2583) " "Verilog HDL assignment warning at i2c.v(2583): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2583 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196182 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(2587) " "Verilog HDL assignment warning at i2c.v(2587): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196182 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(2596) " "Verilog HDL assignment warning at i2c.v(2596): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2596 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196182 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(2599) " "Verilog HDL assignment warning at i2c.v(2599): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2599 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196182 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(2602) " "Verilog HDL assignment warning at i2c.v(2602): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2602 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196182 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(2611) " "Verilog HDL assignment warning at i2c.v(2611): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2611 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196182 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(2616) " "Verilog HDL assignment warning at i2c.v(2616): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2616 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196182 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(2625) " "Verilog HDL assignment warning at i2c.v(2625): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2625 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196182 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(2630) " "Verilog HDL assignment warning at i2c.v(2630): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2630 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196182 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(2639) " "Verilog HDL assignment warning at i2c.v(2639): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2639 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196182 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(2644) " "Verilog HDL assignment warning at i2c.v(2644): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2644 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196182 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(2653) " "Verilog HDL assignment warning at i2c.v(2653): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2653 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196182 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(2658) " "Verilog HDL assignment warning at i2c.v(2658): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2658 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196182 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(2667) " "Verilog HDL assignment warning at i2c.v(2667): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2667 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196183 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(2672) " "Verilog HDL assignment warning at i2c.v(2672): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2672 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196183 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(2681) " "Verilog HDL assignment warning at i2c.v(2681): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2681 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196183 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(2686) " "Verilog HDL assignment warning at i2c.v(2686): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2686 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196183 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(2695) " "Verilog HDL assignment warning at i2c.v(2695): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2695 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196183 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(2699) " "Verilog HDL assignment warning at i2c.v(2699): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2699 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196183 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(2712) " "Verilog HDL assignment warning at i2c.v(2712): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2712 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196183 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(2719) " "Verilog HDL assignment warning at i2c.v(2719): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2719 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196183 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(2723) " "Verilog HDL assignment warning at i2c.v(2723): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2723 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196183 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(2732) " "Verilog HDL assignment warning at i2c.v(2732): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2732 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196183 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 i2c.v(2736) " "Verilog HDL assignment warning at i2c.v(2736): truncated value with size 32 to match size of target (22)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2736 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196183 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(2749) " "Verilog HDL assignment warning at i2c.v(2749): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2749 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196183 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(2765) " "Verilog HDL assignment warning at i2c.v(2765): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2765 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196183 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(2771) " "Verilog HDL assignment warning at i2c.v(2771): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2771 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196183 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(2780) " "Verilog HDL assignment warning at i2c.v(2780): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2780 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196183 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(2785) " "Verilog HDL assignment warning at i2c.v(2785): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2785 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196183 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(2794) " "Verilog HDL assignment warning at i2c.v(2794): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196183 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(2799) " "Verilog HDL assignment warning at i2c.v(2799): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2799 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196183 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(2808) " "Verilog HDL assignment warning at i2c.v(2808): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2808 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196183 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(2813) " "Verilog HDL assignment warning at i2c.v(2813): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2813 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196183 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(2822) " "Verilog HDL assignment warning at i2c.v(2822): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2822 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196183 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(2826) " "Verilog HDL assignment warning at i2c.v(2826): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2826 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196183 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(2835) " "Verilog HDL assignment warning at i2c.v(2835): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2835 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196183 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(2837) " "Verilog HDL assignment warning at i2c.v(2837): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2837 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196183 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(2842) " "Verilog HDL assignment warning at i2c.v(2842): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2842 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196183 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(2852) " "Verilog HDL assignment warning at i2c.v(2852): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2852 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196183 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(2857) " "Verilog HDL assignment warning at i2c.v(2857): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2857 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196183 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(2866) " "Verilog HDL assignment warning at i2c.v(2866): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2866 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196183 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(2871) " "Verilog HDL assignment warning at i2c.v(2871): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2871 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196183 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(2880) " "Verilog HDL assignment warning at i2c.v(2880): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2880 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196183 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(2885) " "Verilog HDL assignment warning at i2c.v(2885): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2885 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196183 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(2894) " "Verilog HDL assignment warning at i2c.v(2894): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2894 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196183 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(2899) " "Verilog HDL assignment warning at i2c.v(2899): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2899 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196183 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(2908) " "Verilog HDL assignment warning at i2c.v(2908): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2908 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196183 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(2913) " "Verilog HDL assignment warning at i2c.v(2913): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2913 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196183 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(2922) " "Verilog HDL assignment warning at i2c.v(2922): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2922 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196183 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(2927) " "Verilog HDL assignment warning at i2c.v(2927): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2927 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196183 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(2936) " "Verilog HDL assignment warning at i2c.v(2936): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2936 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196183 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(2942) " "Verilog HDL assignment warning at i2c.v(2942): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2942 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196184 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(2951) " "Verilog HDL assignment warning at i2c.v(2951): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2951 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196184 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(2956) " "Verilog HDL assignment warning at i2c.v(2956): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2956 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196184 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(2965) " "Verilog HDL assignment warning at i2c.v(2965): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2965 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196184 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(2970) " "Verilog HDL assignment warning at i2c.v(2970): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2970 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196184 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(2979) " "Verilog HDL assignment warning at i2c.v(2979): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2979 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196184 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(2984) " "Verilog HDL assignment warning at i2c.v(2984): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2984 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196184 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(2993) " "Verilog HDL assignment warning at i2c.v(2993): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2993 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196184 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(2997) " "Verilog HDL assignment warning at i2c.v(2997): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 2997 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196184 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(3006) " "Verilog HDL assignment warning at i2c.v(3006): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3006 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196184 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(3009) " "Verilog HDL assignment warning at i2c.v(3009): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3009 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196184 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(3013) " "Verilog HDL assignment warning at i2c.v(3013): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3013 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196184 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(3022) " "Verilog HDL assignment warning at i2c.v(3022): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3022 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196184 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(3027) " "Verilog HDL assignment warning at i2c.v(3027): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3027 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196184 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(3036) " "Verilog HDL assignment warning at i2c.v(3036): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3036 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196184 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(3041) " "Verilog HDL assignment warning at i2c.v(3041): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3041 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196184 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(3050) " "Verilog HDL assignment warning at i2c.v(3050): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3050 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196184 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(3055) " "Verilog HDL assignment warning at i2c.v(3055): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3055 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196184 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(3064) " "Verilog HDL assignment warning at i2c.v(3064): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3064 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196184 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(3069) " "Verilog HDL assignment warning at i2c.v(3069): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3069 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196184 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(3078) " "Verilog HDL assignment warning at i2c.v(3078): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3078 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196184 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(3083) " "Verilog HDL assignment warning at i2c.v(3083): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3083 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196184 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(3092) " "Verilog HDL assignment warning at i2c.v(3092): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3092 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196184 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(3097) " "Verilog HDL assignment warning at i2c.v(3097): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3097 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196184 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(3106) " "Verilog HDL assignment warning at i2c.v(3106): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196184 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(3112) " "Verilog HDL assignment warning at i2c.v(3112): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196184 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(3121) " "Verilog HDL assignment warning at i2c.v(3121): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196184 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(3126) " "Verilog HDL assignment warning at i2c.v(3126): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196184 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(3135) " "Verilog HDL assignment warning at i2c.v(3135): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196184 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(3140) " "Verilog HDL assignment warning at i2c.v(3140): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196184 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(3149) " "Verilog HDL assignment warning at i2c.v(3149): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196184 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(3154) " "Verilog HDL assignment warning at i2c.v(3154): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196184 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(3163) " "Verilog HDL assignment warning at i2c.v(3163): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196184 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(3167) " "Verilog HDL assignment warning at i2c.v(3167): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196184 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(3176) " "Verilog HDL assignment warning at i2c.v(3176): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196184 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(3179) " "Verilog HDL assignment warning at i2c.v(3179): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196184 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(3183) " "Verilog HDL assignment warning at i2c.v(3183): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196184 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(3192) " "Verilog HDL assignment warning at i2c.v(3192): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196184 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(3197) " "Verilog HDL assignment warning at i2c.v(3197): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196184 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(3206) " "Verilog HDL assignment warning at i2c.v(3206): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196184 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(3211) " "Verilog HDL assignment warning at i2c.v(3211): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196184 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(3220) " "Verilog HDL assignment warning at i2c.v(3220): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196184 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(3225) " "Verilog HDL assignment warning at i2c.v(3225): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196185 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(3234) " "Verilog HDL assignment warning at i2c.v(3234): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196185 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(3239) " "Verilog HDL assignment warning at i2c.v(3239): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196185 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(3248) " "Verilog HDL assignment warning at i2c.v(3248): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196185 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(3253) " "Verilog HDL assignment warning at i2c.v(3253): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196185 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(3268) " "Verilog HDL assignment warning at i2c.v(3268): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196185 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(3273) " "Verilog HDL assignment warning at i2c.v(3273): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196185 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(3283) " "Verilog HDL assignment warning at i2c.v(3283): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196185 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(3288) " "Verilog HDL assignment warning at i2c.v(3288): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196185 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(3297) " "Verilog HDL assignment warning at i2c.v(3297): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196185 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(3304) " "Verilog HDL assignment warning at i2c.v(3304): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196185 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(3313) " "Verilog HDL assignment warning at i2c.v(3313): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196185 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(3318) " "Verilog HDL assignment warning at i2c.v(3318): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196185 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(3327) " "Verilog HDL assignment warning at i2c.v(3327): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196185 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(3331) " "Verilog HDL assignment warning at i2c.v(3331): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196185 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(3340) " "Verilog HDL assignment warning at i2c.v(3340): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196185 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(3345) " "Verilog HDL assignment warning at i2c.v(3345): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196185 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(3370) " "Verilog HDL assignment warning at i2c.v(3370): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196185 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(3374) " "Verilog HDL assignment warning at i2c.v(3374): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196185 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(3383) " "Verilog HDL assignment warning at i2c.v(3383): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196185 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(3389) " "Verilog HDL assignment warning at i2c.v(3389): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196185 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(3398) " "Verilog HDL assignment warning at i2c.v(3398): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196185 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(3402) " "Verilog HDL assignment warning at i2c.v(3402): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3402 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196185 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(3410) " "Verilog HDL assignment warning at i2c.v(3410): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196185 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(3415) " "Verilog HDL assignment warning at i2c.v(3415): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196185 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(3422) " "Verilog HDL assignment warning at i2c.v(3422): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3422 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196185 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(3426) " "Verilog HDL assignment warning at i2c.v(3426): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196185 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(3431) " "Verilog HDL assignment warning at i2c.v(3431): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196185 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 i2c.v(3432) " "Verilog HDL assignment warning at i2c.v(3432): truncated value with size 32 to match size of target (4)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196185 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(3436) " "Verilog HDL assignment warning at i2c.v(3436): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196185 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(3445) " "Verilog HDL assignment warning at i2c.v(3445): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196185 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(3450) " "Verilog HDL assignment warning at i2c.v(3450): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3450 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196185 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(3459) " "Verilog HDL assignment warning at i2c.v(3459): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196185 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(3464) " "Verilog HDL assignment warning at i2c.v(3464): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3464 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196185 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(3473) " "Verilog HDL assignment warning at i2c.v(3473): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3473 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196185 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(3478) " "Verilog HDL assignment warning at i2c.v(3478): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3478 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196185 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(3487) " "Verilog HDL assignment warning at i2c.v(3487): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3487 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196185 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(3491) " "Verilog HDL assignment warning at i2c.v(3491): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3491 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196185 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(3499) " "Verilog HDL assignment warning at i2c.v(3499): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3499 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196185 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(3502) " "Verilog HDL assignment warning at i2c.v(3502): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196185 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(3512) " "Verilog HDL assignment warning at i2c.v(3512): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3512 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196185 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(3517) " "Verilog HDL assignment warning at i2c.v(3517): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3517 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196185 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(3526) " "Verilog HDL assignment warning at i2c.v(3526): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3526 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196186 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(3531) " "Verilog HDL assignment warning at i2c.v(3531): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3531 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196186 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(3540) " "Verilog HDL assignment warning at i2c.v(3540): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3540 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196186 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(3545) " "Verilog HDL assignment warning at i2c.v(3545): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3545 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196186 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(3554) " "Verilog HDL assignment warning at i2c.v(3554): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3554 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196186 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(3559) " "Verilog HDL assignment warning at i2c.v(3559): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3559 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196186 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(3568) " "Verilog HDL assignment warning at i2c.v(3568): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3568 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196186 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(3573) " "Verilog HDL assignment warning at i2c.v(3573): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3573 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196186 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(3582) " "Verilog HDL assignment warning at i2c.v(3582): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3582 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196186 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(3587) " "Verilog HDL assignment warning at i2c.v(3587): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196186 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(3596) " "Verilog HDL assignment warning at i2c.v(3596): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3596 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196186 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(3600) " "Verilog HDL assignment warning at i2c.v(3600): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3600 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196186 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(3609) " "Verilog HDL assignment warning at i2c.v(3609): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3609 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196186 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 19 i2c.v(3610) " "Verilog HDL assignment warning at i2c.v(3610): truncated value with size 22 to match size of target (19)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3610 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196186 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(3613) " "Verilog HDL assignment warning at i2c.v(3613): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3613 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196186 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 i2c.v(3614) " "Verilog HDL assignment warning at i2c.v(3614): truncated value with size 32 to match size of target (19)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3614 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196186 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(3618) " "Verilog HDL assignment warning at i2c.v(3618): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3618 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196186 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(3632) " "Verilog HDL assignment warning at i2c.v(3632): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3632 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196186 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(3641) " "Verilog HDL assignment warning at i2c.v(3641): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3641 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196186 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 i2c.v(3646) " "Verilog HDL assignment warning at i2c.v(3646): truncated value with size 32 to match size of target (19)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3646 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196186 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(3655) " "Verilog HDL assignment warning at i2c.v(3655): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3655 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196186 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 i2c.v(3659) " "Verilog HDL assignment warning at i2c.v(3659): truncated value with size 32 to match size of target (19)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3659 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196186 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(3675) " "Verilog HDL assignment warning at i2c.v(3675): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3675 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196186 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(3692) " "Verilog HDL assignment warning at i2c.v(3692): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3692 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196186 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(3698) " "Verilog HDL assignment warning at i2c.v(3698): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3698 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196186 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(3707) " "Verilog HDL assignment warning at i2c.v(3707): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3707 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196186 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(3712) " "Verilog HDL assignment warning at i2c.v(3712): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3712 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196186 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(3721) " "Verilog HDL assignment warning at i2c.v(3721): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196186 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(3726) " "Verilog HDL assignment warning at i2c.v(3726): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3726 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196186 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(3735) " "Verilog HDL assignment warning at i2c.v(3735): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3735 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196186 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(3740) " "Verilog HDL assignment warning at i2c.v(3740): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3740 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196186 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(3749) " "Verilog HDL assignment warning at i2c.v(3749): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3749 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196186 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(3753) " "Verilog HDL assignment warning at i2c.v(3753): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3753 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196186 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(3762) " "Verilog HDL assignment warning at i2c.v(3762): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3762 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196186 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(3764) " "Verilog HDL assignment warning at i2c.v(3764): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3764 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196186 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(3769) " "Verilog HDL assignment warning at i2c.v(3769): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3769 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196186 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(3779) " "Verilog HDL assignment warning at i2c.v(3779): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3779 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196186 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(3784) " "Verilog HDL assignment warning at i2c.v(3784): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3784 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196186 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(3793) " "Verilog HDL assignment warning at i2c.v(3793): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3793 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196186 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(3798) " "Verilog HDL assignment warning at i2c.v(3798): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3798 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196186 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(3807) " "Verilog HDL assignment warning at i2c.v(3807): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3807 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196186 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(3812) " "Verilog HDL assignment warning at i2c.v(3812): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3812 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196187 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(3821) " "Verilog HDL assignment warning at i2c.v(3821): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3821 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196187 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(3826) " "Verilog HDL assignment warning at i2c.v(3826): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3826 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196187 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(3835) " "Verilog HDL assignment warning at i2c.v(3835): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3835 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196187 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(3840) " "Verilog HDL assignment warning at i2c.v(3840): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3840 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196187 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(3849) " "Verilog HDL assignment warning at i2c.v(3849): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3849 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196187 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(3854) " "Verilog HDL assignment warning at i2c.v(3854): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3854 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196187 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(3863) " "Verilog HDL assignment warning at i2c.v(3863): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3863 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196187 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(3869) " "Verilog HDL assignment warning at i2c.v(3869): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3869 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196187 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(3878) " "Verilog HDL assignment warning at i2c.v(3878): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3878 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196187 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(3883) " "Verilog HDL assignment warning at i2c.v(3883): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3883 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196187 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(3892) " "Verilog HDL assignment warning at i2c.v(3892): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3892 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196187 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(3897) " "Verilog HDL assignment warning at i2c.v(3897): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3897 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196187 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(3906) " "Verilog HDL assignment warning at i2c.v(3906): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3906 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196187 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(3911) " "Verilog HDL assignment warning at i2c.v(3911): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3911 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196187 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(3920) " "Verilog HDL assignment warning at i2c.v(3920): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3920 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196187 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(3924) " "Verilog HDL assignment warning at i2c.v(3924): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3924 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196187 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(3933) " "Verilog HDL assignment warning at i2c.v(3933): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3933 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196187 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(3936) " "Verilog HDL assignment warning at i2c.v(3936): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3936 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196187 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(3939) " "Verilog HDL assignment warning at i2c.v(3939): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3939 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196187 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(3948) " "Verilog HDL assignment warning at i2c.v(3948): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3948 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196187 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(3953) " "Verilog HDL assignment warning at i2c.v(3953): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3953 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196187 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(3962) " "Verilog HDL assignment warning at i2c.v(3962): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3962 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196187 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(3967) " "Verilog HDL assignment warning at i2c.v(3967): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3967 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196187 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(3976) " "Verilog HDL assignment warning at i2c.v(3976): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3976 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196187 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(3981) " "Verilog HDL assignment warning at i2c.v(3981): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3981 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196187 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(3990) " "Verilog HDL assignment warning at i2c.v(3990): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3990 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196187 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(3995) " "Verilog HDL assignment warning at i2c.v(3995): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 3995 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196187 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(4004) " "Verilog HDL assignment warning at i2c.v(4004): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 4004 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196187 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(4009) " "Verilog HDL assignment warning at i2c.v(4009): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 4009 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196187 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(4018) " "Verilog HDL assignment warning at i2c.v(4018): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 4018 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196187 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(4023) " "Verilog HDL assignment warning at i2c.v(4023): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 4023 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196187 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(4032) " "Verilog HDL assignment warning at i2c.v(4032): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 4032 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196187 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(4038) " "Verilog HDL assignment warning at i2c.v(4038): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 4038 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196187 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(4047) " "Verilog HDL assignment warning at i2c.v(4047): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 4047 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196187 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(4052) " "Verilog HDL assignment warning at i2c.v(4052): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 4052 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196187 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(4061) " "Verilog HDL assignment warning at i2c.v(4061): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 4061 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196187 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(4066) " "Verilog HDL assignment warning at i2c.v(4066): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 4066 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196187 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(4075) " "Verilog HDL assignment warning at i2c.v(4075): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 4075 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196187 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(4080) " "Verilog HDL assignment warning at i2c.v(4080): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 4080 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196187 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(4089) " "Verilog HDL assignment warning at i2c.v(4089): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 4089 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196187 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(4093) " "Verilog HDL assignment warning at i2c.v(4093): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 4093 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196187 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(4102) " "Verilog HDL assignment warning at i2c.v(4102): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 4102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196188 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(4105) " "Verilog HDL assignment warning at i2c.v(4105): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 4105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196188 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(4109) " "Verilog HDL assignment warning at i2c.v(4109): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 4109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196188 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(4118) " "Verilog HDL assignment warning at i2c.v(4118): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 4118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196188 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(4123) " "Verilog HDL assignment warning at i2c.v(4123): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 4123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196188 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(4132) " "Verilog HDL assignment warning at i2c.v(4132): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 4132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196188 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(4137) " "Verilog HDL assignment warning at i2c.v(4137): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 4137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196188 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(4146) " "Verilog HDL assignment warning at i2c.v(4146): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 4146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196188 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(4151) " "Verilog HDL assignment warning at i2c.v(4151): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 4151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196188 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(4160) " "Verilog HDL assignment warning at i2c.v(4160): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 4160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196188 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(4165) " "Verilog HDL assignment warning at i2c.v(4165): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 4165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196188 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(4174) " "Verilog HDL assignment warning at i2c.v(4174): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 4174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196188 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(4179) " "Verilog HDL assignment warning at i2c.v(4179): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 4179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196188 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(4188) " "Verilog HDL assignment warning at i2c.v(4188): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 4188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196188 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(4193) " "Verilog HDL assignment warning at i2c.v(4193): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 4193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196188 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(4202) " "Verilog HDL assignment warning at i2c.v(4202): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 4202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196188 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(4207) " "Verilog HDL assignment warning at i2c.v(4207): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 4207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196188 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(4216) " "Verilog HDL assignment warning at i2c.v(4216): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 4216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196188 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(4222) " "Verilog HDL assignment warning at i2c.v(4222): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 4222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196188 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(4231) " "Verilog HDL assignment warning at i2c.v(4231): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 4231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196188 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(4236) " "Verilog HDL assignment warning at i2c.v(4236): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 4236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196188 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(4245) " "Verilog HDL assignment warning at i2c.v(4245): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 4245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196188 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(4249) " "Verilog HDL assignment warning at i2c.v(4249): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 4249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196188 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(4258) " "Verilog HDL assignment warning at i2c.v(4258): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 4258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196188 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(4263) " "Verilog HDL assignment warning at i2c.v(4263): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 4263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196188 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(4300) " "Verilog HDL assignment warning at i2c.v(4300): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 4300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196188 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(4304) " "Verilog HDL assignment warning at i2c.v(4304): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 4304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196188 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(4313) " "Verilog HDL assignment warning at i2c.v(4313): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 4313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196188 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(4319) " "Verilog HDL assignment warning at i2c.v(4319): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 4319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196188 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(4328) " "Verilog HDL assignment warning at i2c.v(4328): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 4328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196188 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(4332) " "Verilog HDL assignment warning at i2c.v(4332): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 4332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196188 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(4340) " "Verilog HDL assignment warning at i2c.v(4340): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 4340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196188 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(4345) " "Verilog HDL assignment warning at i2c.v(4345): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 4345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196188 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(4352) " "Verilog HDL assignment warning at i2c.v(4352): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 4352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196188 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(4356) " "Verilog HDL assignment warning at i2c.v(4356): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 4356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196188 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(4359) " "Verilog HDL assignment warning at i2c.v(4359): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 4359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196188 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(4363) " "Verilog HDL assignment warning at i2c.v(4363): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 4363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196188 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 i2c.v(4364) " "Verilog HDL assignment warning at i2c.v(4364): truncated value with size 32 to match size of target (4)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 4364 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196188 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(4368) " "Verilog HDL assignment warning at i2c.v(4368): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 4368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196188 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(4377) " "Verilog HDL assignment warning at i2c.v(4377): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 4377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196188 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(4382) " "Verilog HDL assignment warning at i2c.v(4382): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 4382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196188 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(4391) " "Verilog HDL assignment warning at i2c.v(4391): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 4391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196188 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(4396) " "Verilog HDL assignment warning at i2c.v(4396): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 4396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196189 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(4405) " "Verilog HDL assignment warning at i2c.v(4405): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 4405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196189 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(4410) " "Verilog HDL assignment warning at i2c.v(4410): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 4410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196189 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(4419) " "Verilog HDL assignment warning at i2c.v(4419): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 4419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196189 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(4423) " "Verilog HDL assignment warning at i2c.v(4423): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 4423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196189 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(4431) " "Verilog HDL assignment warning at i2c.v(4431): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 4431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196189 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(4434) " "Verilog HDL assignment warning at i2c.v(4434): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 4434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196189 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(4444) " "Verilog HDL assignment warning at i2c.v(4444): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 4444 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196189 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(4449) " "Verilog HDL assignment warning at i2c.v(4449): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 4449 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196189 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(4464) " "Verilog HDL assignment warning at i2c.v(4464): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 4464 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196189 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(4469) " "Verilog HDL assignment warning at i2c.v(4469): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 4469 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196189 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(4478) " "Verilog HDL assignment warning at i2c.v(4478): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 4478 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196189 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(4484) " "Verilog HDL assignment warning at i2c.v(4484): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 4484 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196189 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(4493) " "Verilog HDL assignment warning at i2c.v(4493): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 4493 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196189 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(4498) " "Verilog HDL assignment warning at i2c.v(4498): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 4498 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196189 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(4507) " "Verilog HDL assignment warning at i2c.v(4507): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 4507 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196189 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(4512) " "Verilog HDL assignment warning at i2c.v(4512): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 4512 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196189 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(4521) " "Verilog HDL assignment warning at i2c.v(4521): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 4521 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196189 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(4526) " "Verilog HDL assignment warning at i2c.v(4526): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 4526 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196189 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(4535) " "Verilog HDL assignment warning at i2c.v(4535): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 4535 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196189 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(4539) " "Verilog HDL assignment warning at i2c.v(4539): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 4539 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196189 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(4548) " "Verilog HDL assignment warning at i2c.v(4548): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 4548 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196189 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(4552) " "Verilog HDL assignment warning at i2c.v(4552): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 4552 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196189 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 i2c.v(4553) " "Verilog HDL assignment warning at i2c.v(4553): truncated value with size 32 to match size of target (19)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 4553 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196189 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(4557) " "Verilog HDL assignment warning at i2c.v(4557): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 4557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196189 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c.v(4571) " "Verilog HDL assignment warning at i2c.v(4571): truncated value with size 32 to match size of target (8)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 4571 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196189 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c.v(4581) " "Verilog HDL assignment warning at i2c.v(4581): truncated value with size 32 to match size of target (9)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 4581 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196189 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 i2c.v(4586) " "Verilog HDL assignment warning at i2c.v(4586): truncated value with size 32 to match size of target (19)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 4586 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196189 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 i2c.v(4600) " "Verilog HDL assignment warning at i2c.v(4600): truncated value with size 32 to match size of target (19)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 4600 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196189 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 i2c.v(4613) " "Verilog HDL assignment warning at i2c.v(4613): truncated value with size 32 to match size of target (19)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 4613 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196189 "|Master|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 19 i2c.v(4623) " "Verilog HDL assignment warning at i2c.v(4623): truncated value with size 22 to match size of target (19)" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 4623 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196189 "|Master|i2c_master:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Data_read I2C_Data_read:u2 " "Elaborating entity \"I2C_Data_read\" for hierarchy \"I2C_Data_read:u2\"" {  } { { "Master.v" "u2" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/Master.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705376196190 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xmag_out i2c_Data_read.v(55) " "Verilog HDL or VHDL warning at i2c_Data_read.v(55): object \"xmag_out\" assigned a value but never read" {  } { { "i2c_Data_read.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c_Data_read.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1705376196192 "|Master|I2C_Data_read:u2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ymag_out i2c_Data_read.v(56) " "Verilog HDL or VHDL warning at i2c_Data_read.v(56): object \"ymag_out\" assigned a value but never read" {  } { { "i2c_Data_read.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c_Data_read.v" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1705376196192 "|Master|I2C_Data_read:u2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zmag_out i2c_Data_read.v(57) " "Verilog HDL or VHDL warning at i2c_Data_read.v(57): object \"zmag_out\" assigned a value but never read" {  } { { "i2c_Data_read.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c_Data_read.v" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1705376196192 "|Master|I2C_Data_read:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_Data_read.v(92) " "Verilog HDL assignment warning at i2c_Data_read.v(92): truncated value with size 32 to match size of target (8)" {  } { { "i2c_Data_read.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c_Data_read.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196192 "|Master|I2C_Data_read:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_Data_read.v(100) " "Verilog HDL assignment warning at i2c_Data_read.v(100): truncated value with size 32 to match size of target (8)" {  } { { "i2c_Data_read.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c_Data_read.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196192 "|Master|I2C_Data_read:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_Data_read.v(104) " "Verilog HDL assignment warning at i2c_Data_read.v(104): truncated value with size 32 to match size of target (8)" {  } { { "i2c_Data_read.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c_Data_read.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196192 "|Master|I2C_Data_read:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_Data_read.v(113) " "Verilog HDL assignment warning at i2c_Data_read.v(113): truncated value with size 32 to match size of target (8)" {  } { { "i2c_Data_read.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c_Data_read.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196192 "|Master|I2C_Data_read:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_Data_read.v(117) " "Verilog HDL assignment warning at i2c_Data_read.v(117): truncated value with size 32 to match size of target (8)" {  } { { "i2c_Data_read.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c_Data_read.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196192 "|Master|I2C_Data_read:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_Data_read.v(126) " "Verilog HDL assignment warning at i2c_Data_read.v(126): truncated value with size 32 to match size of target (8)" {  } { { "i2c_Data_read.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c_Data_read.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196193 "|Master|I2C_Data_read:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_Data_read.v(130) " "Verilog HDL assignment warning at i2c_Data_read.v(130): truncated value with size 32 to match size of target (8)" {  } { { "i2c_Data_read.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c_Data_read.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196193 "|Master|I2C_Data_read:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_Data_read.v(139) " "Verilog HDL assignment warning at i2c_Data_read.v(139): truncated value with size 32 to match size of target (8)" {  } { { "i2c_Data_read.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c_Data_read.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196193 "|Master|I2C_Data_read:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_Data_read.v(143) " "Verilog HDL assignment warning at i2c_Data_read.v(143): truncated value with size 32 to match size of target (8)" {  } { { "i2c_Data_read.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c_Data_read.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196193 "|Master|I2C_Data_read:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_Data_read.v(152) " "Verilog HDL assignment warning at i2c_Data_read.v(152): truncated value with size 32 to match size of target (8)" {  } { { "i2c_Data_read.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c_Data_read.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196193 "|Master|I2C_Data_read:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_Data_read.v(156) " "Verilog HDL assignment warning at i2c_Data_read.v(156): truncated value with size 32 to match size of target (8)" {  } { { "i2c_Data_read.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c_Data_read.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196193 "|Master|I2C_Data_read:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_Data_read.v(165) " "Verilog HDL assignment warning at i2c_Data_read.v(165): truncated value with size 32 to match size of target (8)" {  } { { "i2c_Data_read.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c_Data_read.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196193 "|Master|I2C_Data_read:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_Data_read.v(169) " "Verilog HDL assignment warning at i2c_Data_read.v(169): truncated value with size 32 to match size of target (8)" {  } { { "i2c_Data_read.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c_Data_read.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196193 "|Master|I2C_Data_read:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_Data_read.v(178) " "Verilog HDL assignment warning at i2c_Data_read.v(178): truncated value with size 32 to match size of target (8)" {  } { { "i2c_Data_read.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c_Data_read.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196193 "|Master|I2C_Data_read:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_Data_read.v(182) " "Verilog HDL assignment warning at i2c_Data_read.v(182): truncated value with size 32 to match size of target (8)" {  } { { "i2c_Data_read.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c_Data_read.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196193 "|Master|I2C_Data_read:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_Data_read.v(191) " "Verilog HDL assignment warning at i2c_Data_read.v(191): truncated value with size 32 to match size of target (8)" {  } { { "i2c_Data_read.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c_Data_read.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196193 "|Master|I2C_Data_read:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_Data_read.v(195) " "Verilog HDL assignment warning at i2c_Data_read.v(195): truncated value with size 32 to match size of target (8)" {  } { { "i2c_Data_read.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c_Data_read.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196193 "|Master|I2C_Data_read:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_Data_read.v(203) " "Verilog HDL assignment warning at i2c_Data_read.v(203): truncated value with size 32 to match size of target (8)" {  } { { "i2c_Data_read.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c_Data_read.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196193 "|Master|I2C_Data_read:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_Data_read.v(207) " "Verilog HDL assignment warning at i2c_Data_read.v(207): truncated value with size 32 to match size of target (8)" {  } { { "i2c_Data_read.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c_Data_read.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196193 "|Master|I2C_Data_read:u2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "x_mag i2c_Data_read.v(33) " "Output port \"x_mag\" at i2c_Data_read.v(33) has no driver" {  } { { "i2c_Data_read.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c_Data_read.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705376196193 "|Master|I2C_Data_read:u2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "y_mag i2c_Data_read.v(34) " "Output port \"y_mag\" at i2c_Data_read.v(34) has no driver" {  } { { "i2c_Data_read.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c_Data_read.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705376196193 "|Master|I2C_Data_read:u2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "z_mag i2c_Data_read.v(35) " "Output port \"z_mag\" at i2c_Data_read.v(35) has no driver" {  } { { "i2c_Data_read.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c_Data_read.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705376196193 "|Master|I2C_Data_read:u2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SBUS SBUS:u3 " "Elaborating entity \"SBUS\" for hierarchy \"SBUS:u3\"" {  } { { "Master.v" "u3" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/Master.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705376196194 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SBUS.v(54) " "Verilog HDL assignment warning at SBUS.v(54): truncated value with size 32 to match size of target (8)" {  } { { "SBUS.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/SBUS.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196197 "|Master|SBUS:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SBUS.v(67) " "Verilog HDL assignment warning at SBUS.v(67): truncated value with size 32 to match size of target (8)" {  } { { "SBUS.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/SBUS.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196197 "|Master|SBUS:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SBUS.v(73) " "Verilog HDL assignment warning at SBUS.v(73): truncated value with size 32 to match size of target (8)" {  } { { "SBUS.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/SBUS.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196197 "|Master|SBUS:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SBUS.v(81) " "Verilog HDL assignment warning at SBUS.v(81): truncated value with size 32 to match size of target (8)" {  } { { "SBUS.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/SBUS.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196197 "|Master|SBUS:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SBUS.v(84) " "Verilog HDL assignment warning at SBUS.v(84): truncated value with size 32 to match size of target (8)" {  } { { "SBUS.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/SBUS.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196197 "|Master|SBUS:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SBUS.v(85) " "Verilog HDL assignment warning at SBUS.v(85): truncated value with size 32 to match size of target (8)" {  } { { "SBUS.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/SBUS.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196197 "|Master|SBUS:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SBUS.v(94) " "Verilog HDL assignment warning at SBUS.v(94): truncated value with size 32 to match size of target (8)" {  } { { "SBUS.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/SBUS.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196197 "|Master|SBUS:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SBUS.v(98) " "Verilog HDL assignment warning at SBUS.v(98): truncated value with size 32 to match size of target (8)" {  } { { "SBUS.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/SBUS.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196197 "|Master|SBUS:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SBUS.v(107) " "Verilog HDL assignment warning at SBUS.v(107): truncated value with size 32 to match size of target (8)" {  } { { "SBUS.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/SBUS.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196197 "|Master|SBUS:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SBUS.v(111) " "Verilog HDL assignment warning at SBUS.v(111): truncated value with size 32 to match size of target (8)" {  } { { "SBUS.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/SBUS.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196197 "|Master|SBUS:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SBUS.v(122) " "Verilog HDL assignment warning at SBUS.v(122): truncated value with size 32 to match size of target (8)" {  } { { "SBUS.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/SBUS.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196197 "|Master|SBUS:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SBUS.v(126) " "Verilog HDL assignment warning at SBUS.v(126): truncated value with size 32 to match size of target (8)" {  } { { "SBUS.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/SBUS.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196197 "|Master|SBUS:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SBUS.v(133) " "Verilog HDL assignment warning at SBUS.v(133): truncated value with size 32 to match size of target (8)" {  } { { "SBUS.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/SBUS.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196197 "|Master|SBUS:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SBUS.v(141) " "Verilog HDL assignment warning at SBUS.v(141): truncated value with size 32 to match size of target (8)" {  } { { "SBUS.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/SBUS.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196197 "|Master|SBUS:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SBUS.v(144) " "Verilog HDL assignment warning at SBUS.v(144): truncated value with size 32 to match size of target (8)" {  } { { "SBUS.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/SBUS.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196197 "|Master|SBUS:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SBUS.v(145) " "Verilog HDL assignment warning at SBUS.v(145): truncated value with size 32 to match size of target (8)" {  } { { "SBUS.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/SBUS.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196197 "|Master|SBUS:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SBUS.v(154) " "Verilog HDL assignment warning at SBUS.v(154): truncated value with size 32 to match size of target (8)" {  } { { "SBUS.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/SBUS.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196197 "|Master|SBUS:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SBUS.v(158) " "Verilog HDL assignment warning at SBUS.v(158): truncated value with size 32 to match size of target (8)" {  } { { "SBUS.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/SBUS.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196198 "|Master|SBUS:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SBUS.v(168) " "Verilog HDL assignment warning at SBUS.v(168): truncated value with size 32 to match size of target (8)" {  } { { "SBUS.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/SBUS.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196198 "|Master|SBUS:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SBUS.v(172) " "Verilog HDL assignment warning at SBUS.v(172): truncated value with size 32 to match size of target (5)" {  } { { "SBUS.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/SBUS.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196198 "|Master|SBUS:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SBUS.v(177) " "Verilog HDL assignment warning at SBUS.v(177): truncated value with size 32 to match size of target (8)" {  } { { "SBUS.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/SBUS.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196198 "|Master|SBUS:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SBUS.v(188) " "Verilog HDL assignment warning at SBUS.v(188): truncated value with size 32 to match size of target (8)" {  } { { "SBUS.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/SBUS.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196198 "|Master|SBUS:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SBUS.v(192) " "Verilog HDL assignment warning at SBUS.v(192): truncated value with size 32 to match size of target (8)" {  } { { "SBUS.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/SBUS.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196198 "|Master|SBUS:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SBUS.v(198) " "Verilog HDL assignment warning at SBUS.v(198): truncated value with size 32 to match size of target (8)" {  } { { "SBUS.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/SBUS.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196198 "|Master|SBUS:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SBUS.v(205) " "Verilog HDL assignment warning at SBUS.v(205): truncated value with size 32 to match size of target (8)" {  } { { "SBUS.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/SBUS.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196198 "|Master|SBUS:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SBUS.v(208) " "Verilog HDL assignment warning at SBUS.v(208): truncated value with size 32 to match size of target (8)" {  } { { "SBUS.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/SBUS.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196198 "|Master|SBUS:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SBUS.v(209) " "Verilog HDL assignment warning at SBUS.v(209): truncated value with size 32 to match size of target (8)" {  } { { "SBUS.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/SBUS.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196198 "|Master|SBUS:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SBUS.v(217) " "Verilog HDL assignment warning at SBUS.v(217): truncated value with size 32 to match size of target (8)" {  } { { "SBUS.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/SBUS.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196198 "|Master|SBUS:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SBUS.v(221) " "Verilog HDL assignment warning at SBUS.v(221): truncated value with size 32 to match size of target (8)" {  } { { "SBUS.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/SBUS.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196198 "|Master|SBUS:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SBUS.v(231) " "Verilog HDL assignment warning at SBUS.v(231): truncated value with size 32 to match size of target (8)" {  } { { "SBUS.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/SBUS.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196198 "|Master|SBUS:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SBUS.v(235) " "Verilog HDL assignment warning at SBUS.v(235): truncated value with size 32 to match size of target (5)" {  } { { "SBUS.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/SBUS.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196198 "|Master|SBUS:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SBUS.v(240) " "Verilog HDL assignment warning at SBUS.v(240): truncated value with size 32 to match size of target (8)" {  } { { "SBUS.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/SBUS.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196198 "|Master|SBUS:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SBUS_Data_read SBUS_Data_read:u4 " "Elaborating entity \"SBUS_Data_read\" for hierarchy \"SBUS_Data_read:u4\"" {  } { { "Master.v" "u4" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/Master.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705376196199 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SBUS_Data_read.v(76) " "Verilog HDL assignment warning at SBUS_Data_read.v(76): truncated value with size 32 to match size of target (8)" {  } { { "SBUS_Data_read.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/SBUS_Data_read.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196201 "|Master|SBUS_Data_read:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SBUS_Data_read.v(87) " "Verilog HDL assignment warning at SBUS_Data_read.v(87): truncated value with size 32 to match size of target (8)" {  } { { "SBUS_Data_read.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/SBUS_Data_read.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196201 "|Master|SBUS_Data_read:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SBUS_Data_read.v(91) " "Verilog HDL assignment warning at SBUS_Data_read.v(91): truncated value with size 32 to match size of target (8)" {  } { { "SBUS_Data_read.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/SBUS_Data_read.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196201 "|Master|SBUS_Data_read:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SBUS_Data_read.v(100) " "Verilog HDL assignment warning at SBUS_Data_read.v(100): truncated value with size 32 to match size of target (8)" {  } { { "SBUS_Data_read.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/SBUS_Data_read.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196201 "|Master|SBUS_Data_read:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SBUS_Data_read.v(104) " "Verilog HDL assignment warning at SBUS_Data_read.v(104): truncated value with size 32 to match size of target (8)" {  } { { "SBUS_Data_read.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/SBUS_Data_read.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196201 "|Master|SBUS_Data_read:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SBUS_Data_read.v(113) " "Verilog HDL assignment warning at SBUS_Data_read.v(113): truncated value with size 32 to match size of target (8)" {  } { { "SBUS_Data_read.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/SBUS_Data_read.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196201 "|Master|SBUS_Data_read:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SBUS_Data_read.v(117) " "Verilog HDL assignment warning at SBUS_Data_read.v(117): truncated value with size 32 to match size of target (8)" {  } { { "SBUS_Data_read.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/SBUS_Data_read.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196201 "|Master|SBUS_Data_read:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SBUS_Data_read.v(126) " "Verilog HDL assignment warning at SBUS_Data_read.v(126): truncated value with size 32 to match size of target (8)" {  } { { "SBUS_Data_read.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/SBUS_Data_read.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196201 "|Master|SBUS_Data_read:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SBUS_Data_read.v(130) " "Verilog HDL assignment warning at SBUS_Data_read.v(130): truncated value with size 32 to match size of target (8)" {  } { { "SBUS_Data_read.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/SBUS_Data_read.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196201 "|Master|SBUS_Data_read:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SBUS_Data_read.v(139) " "Verilog HDL assignment warning at SBUS_Data_read.v(139): truncated value with size 32 to match size of target (8)" {  } { { "SBUS_Data_read.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/SBUS_Data_read.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196201 "|Master|SBUS_Data_read:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SBUS_Data_read.v(143) " "Verilog HDL assignment warning at SBUS_Data_read.v(143): truncated value with size 32 to match size of target (8)" {  } { { "SBUS_Data_read.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/SBUS_Data_read.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196201 "|Master|SBUS_Data_read:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SBUS_Data_read.v(152) " "Verilog HDL assignment warning at SBUS_Data_read.v(152): truncated value with size 32 to match size of target (8)" {  } { { "SBUS_Data_read.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/SBUS_Data_read.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196201 "|Master|SBUS_Data_read:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SBUS_Data_read.v(156) " "Verilog HDL assignment warning at SBUS_Data_read.v(156): truncated value with size 32 to match size of target (8)" {  } { { "SBUS_Data_read.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/SBUS_Data_read.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196201 "|Master|SBUS_Data_read:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SBUS_Data_read.v(165) " "Verilog HDL assignment warning at SBUS_Data_read.v(165): truncated value with size 32 to match size of target (8)" {  } { { "SBUS_Data_read.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/SBUS_Data_read.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196201 "|Master|SBUS_Data_read:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SBUS_Data_read.v(169) " "Verilog HDL assignment warning at SBUS_Data_read.v(169): truncated value with size 32 to match size of target (8)" {  } { { "SBUS_Data_read.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/SBUS_Data_read.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196201 "|Master|SBUS_Data_read:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SBUS_Data_read.v(178) " "Verilog HDL assignment warning at SBUS_Data_read.v(178): truncated value with size 32 to match size of target (8)" {  } { { "SBUS_Data_read.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/SBUS_Data_read.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196201 "|Master|SBUS_Data_read:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SBUS_Data_read.v(182) " "Verilog HDL assignment warning at SBUS_Data_read.v(182): truncated value with size 32 to match size of target (8)" {  } { { "SBUS_Data_read.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/SBUS_Data_read.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196201 "|Master|SBUS_Data_read:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SBUS_Data_read.v(191) " "Verilog HDL assignment warning at SBUS_Data_read.v(191): truncated value with size 32 to match size of target (8)" {  } { { "SBUS_Data_read.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/SBUS_Data_read.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196202 "|Master|SBUS_Data_read:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SBUS_Data_read.v(195) " "Verilog HDL assignment warning at SBUS_Data_read.v(195): truncated value with size 32 to match size of target (8)" {  } { { "SBUS_Data_read.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/SBUS_Data_read.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196202 "|Master|SBUS_Data_read:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SBUS_Data_read.v(204) " "Verilog HDL assignment warning at SBUS_Data_read.v(204): truncated value with size 32 to match size of target (8)" {  } { { "SBUS_Data_read.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/SBUS_Data_read.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196202 "|Master|SBUS_Data_read:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SBUS_Data_read.v(208) " "Verilog HDL assignment warning at SBUS_Data_read.v(208): truncated value with size 32 to match size of target (8)" {  } { { "SBUS_Data_read.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/SBUS_Data_read.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196202 "|Master|SBUS_Data_read:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SBUS_Data_read.v(217) " "Verilog HDL assignment warning at SBUS_Data_read.v(217): truncated value with size 32 to match size of target (8)" {  } { { "SBUS_Data_read.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/SBUS_Data_read.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196202 "|Master|SBUS_Data_read:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SBUS_Data_read.v(221) " "Verilog HDL assignment warning at SBUS_Data_read.v(221): truncated value with size 32 to match size of target (8)" {  } { { "SBUS_Data_read.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/SBUS_Data_read.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196202 "|Master|SBUS_Data_read:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SBUS_Data_read.v(230) " "Verilog HDL assignment warning at SBUS_Data_read.v(230): truncated value with size 32 to match size of target (8)" {  } { { "SBUS_Data_read.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/SBUS_Data_read.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196202 "|Master|SBUS_Data_read:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SBUS_Data_read.v(234) " "Verilog HDL assignment warning at SBUS_Data_read.v(234): truncated value with size 32 to match size of target (8)" {  } { { "SBUS_Data_read.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/SBUS_Data_read.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196202 "|Master|SBUS_Data_read:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SBUS_Data_read.v(243) " "Verilog HDL assignment warning at SBUS_Data_read.v(243): truncated value with size 32 to match size of target (8)" {  } { { "SBUS_Data_read.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/SBUS_Data_read.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196202 "|Master|SBUS_Data_read:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SBUS_Data_read.v(247) " "Verilog HDL assignment warning at SBUS_Data_read.v(247): truncated value with size 32 to match size of target (8)" {  } { { "SBUS_Data_read.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/SBUS_Data_read.v" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196202 "|Master|SBUS_Data_read:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SBUS_Data_read.v(256) " "Verilog HDL assignment warning at SBUS_Data_read.v(256): truncated value with size 32 to match size of target (8)" {  } { { "SBUS_Data_read.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/SBUS_Data_read.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196202 "|Master|SBUS_Data_read:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SBUS_Data_read.v(260) " "Verilog HDL assignment warning at SBUS_Data_read.v(260): truncated value with size 32 to match size of target (8)" {  } { { "SBUS_Data_read.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/SBUS_Data_read.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196202 "|Master|SBUS_Data_read:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SBUS_Data_read.v(269) " "Verilog HDL assignment warning at SBUS_Data_read.v(269): truncated value with size 32 to match size of target (8)" {  } { { "SBUS_Data_read.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/SBUS_Data_read.v" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196202 "|Master|SBUS_Data_read:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SBUS_Data_read.v(273) " "Verilog HDL assignment warning at SBUS_Data_read.v(273): truncated value with size 32 to match size of target (8)" {  } { { "SBUS_Data_read.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/SBUS_Data_read.v" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196202 "|Master|SBUS_Data_read:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SBUS_Data_read.v(282) " "Verilog HDL assignment warning at SBUS_Data_read.v(282): truncated value with size 32 to match size of target (8)" {  } { { "SBUS_Data_read.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/SBUS_Data_read.v" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196202 "|Master|SBUS_Data_read:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SBUS_Data_read.v(286) " "Verilog HDL assignment warning at SBUS_Data_read.v(286): truncated value with size 32 to match size of target (8)" {  } { { "SBUS_Data_read.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/SBUS_Data_read.v" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196202 "|Master|SBUS_Data_read:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SBUS_Data_read.v(294) " "Verilog HDL assignment warning at SBUS_Data_read.v(294): truncated value with size 32 to match size of target (8)" {  } { { "SBUS_Data_read.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/SBUS_Data_read.v" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196202 "|Master|SBUS_Data_read:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SBUS_Data_read.v(298) " "Verilog HDL assignment warning at SBUS_Data_read.v(298): truncated value with size 32 to match size of target (8)" {  } { { "SBUS_Data_read.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/SBUS_Data_read.v" 298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705376196202 "|Master|SBUS_Data_read:u4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PID_Attitude_ver7_5 PID_Attitude_ver7_5:u5 " "Elaborating entity \"PID_Attitude_ver7_5\" for hierarchy \"PID_Attitude_ver7_5:u5\"" {  } { { "Master.v" "u5" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/Master.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705376196203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Throttle_Gain PID_Attitude_ver7_5:u5\|Throttle_Gain:u_Throttle_Gain " "Elaborating entity \"Throttle_Gain\" for hierarchy \"PID_Attitude_ver7_5:u5\|Throttle_Gain:u_Throttle_Gain\"" {  } { { "../PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/PID_Attitude_ver7_5.v" "u_Throttle_Gain" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/PID_Attitude_ver7_5.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705376196211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PID_Controller_Roll PID_Attitude_ver7_5:u5\|PID_Controller_Roll:u_PID_Controller_Roll " "Elaborating entity \"PID_Controller_Roll\" for hierarchy \"PID_Attitude_ver7_5:u5\|PID_Controller_Roll:u_PID_Controller_Roll\"" {  } { { "../PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/PID_Attitude_ver7_5.v" "u_PID_Controller_Roll" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/PID_Attitude_ver7_5.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705376196215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nfp_convert_sfix_32_En20_to_single PID_Attitude_ver7_5:u5\|PID_Controller_Roll:u_PID_Controller_Roll\|nfp_convert_sfix_32_En20_to_single:u_PID_Attitude_ver7_5_PID_Controller_Roll_nfp_convert_sfix_32_En20_to_single " "Elaborating entity \"nfp_convert_sfix_32_En20_to_single\" for hierarchy \"PID_Attitude_ver7_5:u5\|PID_Controller_Roll:u_PID_Controller_Roll\|nfp_convert_sfix_32_En20_to_single:u_PID_Attitude_ver7_5_PID_Controller_Roll_nfp_convert_sfix_32_En20_to_single\"" {  } { { "../PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/PID_Controller_Roll.v" "u_PID_Attitude_ver7_5_PID_Controller_Roll_nfp_convert_sfix_32_En20_to_single" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/PID_Controller_Roll.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705376196233 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "nfp_convert_sfix_32_En20_to_single.v(2505) " "Verilog HDL warning at nfp_convert_sfix_32_En20_to_single.v(2505): converting signed shift amount to unsigned" {  } { { "../PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_convert_sfix_32_En20_to_single.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_convert_sfix_32_En20_to_single.v" 2505 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1705376196245 "|Master|PID_Attitude_ver7_5:u5|PID_Controller_Roll:u_PID_Controller_Roll|nfp_convert_sfix_32_En20_to_single:u_PID_Attitude_ver7_5_PID_Controller_Roll_nfp_convert_sfix_32_En20_to_single"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nfp_mul_single PID_Attitude_ver7_5:u5\|PID_Controller_Roll:u_PID_Controller_Roll\|nfp_mul_single:u_nfp_mul_comp " "Elaborating entity \"nfp_mul_single\" for hierarchy \"PID_Attitude_ver7_5:u5\|PID_Controller_Roll:u_PID_Controller_Roll\|nfp_mul_single:u_nfp_mul_comp\"" {  } { { "../PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/PID_Controller_Roll.v" "u_nfp_mul_comp" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/PID_Controller_Roll.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705376196269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nfp_gain_pow2_single PID_Attitude_ver7_5:u5\|PID_Controller_Roll:u_PID_Controller_Roll\|nfp_gain_pow2_single:u_nfp_gain_pow2_single " "Elaborating entity \"nfp_gain_pow2_single\" for hierarchy \"PID_Attitude_ver7_5:u5\|PID_Controller_Roll:u_PID_Controller_Roll\|nfp_gain_pow2_single:u_nfp_gain_pow2_single\"" {  } { { "../PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/PID_Controller_Roll.v" "u_nfp_gain_pow2_single" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/PID_Controller_Roll.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705376196287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nfp_sub_single PID_Attitude_ver7_5:u5\|PID_Controller_Roll:u_PID_Controller_Roll\|nfp_sub_single:u_nfp_sub_comp " "Elaborating entity \"nfp_sub_single\" for hierarchy \"PID_Attitude_ver7_5:u5\|PID_Controller_Roll:u_PID_Controller_Roll\|nfp_sub_single:u_nfp_sub_comp\"" {  } { { "../PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/PID_Controller_Roll.v" "u_nfp_sub_comp" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/PID_Controller_Roll.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705376196293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nfp_add_single PID_Attitude_ver7_5:u5\|PID_Controller_Roll:u_PID_Controller_Roll\|nfp_add_single:u_nfp_add_comp " "Elaborating entity \"nfp_add_single\" for hierarchy \"PID_Attitude_ver7_5:u5\|PID_Controller_Roll:u_PID_Controller_Roll\|nfp_add_single:u_nfp_add_comp\"" {  } { { "../PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/PID_Controller_Roll.v" "u_nfp_add_comp" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/PID_Controller_Roll.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705376196318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mixer_block PID_Attitude_ver7_5:u5\|Mixer_block:u_Mixer " "Elaborating entity \"Mixer_block\" for hierarchy \"PID_Attitude_ver7_5:u5\|Mixer_block:u_Mixer\"" {  } { { "../PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/PID_Attitude_ver7_5.v" "u_Mixer" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/PID_Attitude_ver7_5.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705376196346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nfp_convert_fix_12_En0_to_single PID_Attitude_ver7_5:u5\|Mixer_block:u_Mixer\|nfp_convert_fix_12_En0_to_single:u_PID_Attitude_ver7_5_Mixer_nfp_convert_fix_12_En0_to_single " "Elaborating entity \"nfp_convert_fix_12_En0_to_single\" for hierarchy \"PID_Attitude_ver7_5:u5\|Mixer_block:u_Mixer\|nfp_convert_fix_12_En0_to_single:u_PID_Attitude_ver7_5_Mixer_nfp_convert_fix_12_En0_to_single\"" {  } { { "../PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/Mixer_block.v" "u_PID_Attitude_ver7_5_Mixer_nfp_convert_fix_12_En0_to_single" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/Mixer_block.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705376196352 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "nfp_convert_fix_12_En0_to_single.v(2502) " "Verilog HDL warning at nfp_convert_fix_12_En0_to_single.v(2502): converting signed shift amount to unsigned" {  } { { "../PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_convert_fix_12_En0_to_single.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_convert_fix_12_En0_to_single.v" 2502 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1705376196367 "|Master|PID_Attitude_ver7_5:u5|Mixer_block:u_Mixer|nfp_convert_fix_12_En0_to_single:u_PID_Attitude_ver7_5_Mixer_nfp_convert_fix_12_En0_to_single"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mixer PID_Attitude_ver7_5:u5\|Mixer_block:u_Mixer\|Mixer:u_Mixer " "Elaborating entity \"Mixer\" for hierarchy \"PID_Attitude_ver7_5:u5\|Mixer_block:u_Mixer\|Mixer:u_Mixer\"" {  } { { "../PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/Mixer_block.v" "u_Mixer" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/Mixer_block.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705376196394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nfp_relop_single PID_Attitude_ver7_5:u5\|Mixer_block:u_Mixer\|Mixer:u_Mixer\|nfp_relop_single:u_nfp_relop_comp " "Elaborating entity \"nfp_relop_single\" for hierarchy \"PID_Attitude_ver7_5:u5\|Mixer_block:u_Mixer\|Mixer:u_Mixer\|nfp_relop_single:u_nfp_relop_comp\"" {  } { { "../PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/Mixer.v" "u_nfp_relop_comp" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/Mixer.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705376196402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Motor_Controller PID_Attitude_ver7_5:u5\|Motor_Controller:u_Motor_Controller " "Elaborating entity \"Motor_Controller\" for hierarchy \"PID_Attitude_ver7_5:u5\|Motor_Controller:u_Motor_Controller\"" {  } { { "../PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/PID_Attitude_ver7_5.v" "u_Motor_Controller" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/PID_Attitude_ver7_5.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705376196411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Thrust_Duty PID_Attitude_ver7_5:u5\|Motor_Controller:u_Motor_Controller\|Thrust_Duty:u_Thrust_Duty " "Elaborating entity \"Thrust_Duty\" for hierarchy \"PID_Attitude_ver7_5:u5\|Motor_Controller:u_Motor_Controller\|Thrust_Duty:u_Thrust_Duty\"" {  } { { "../PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/Motor_Controller.v" "u_Thrust_Duty" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/Motor_Controller.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705376196416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nfp_relop_single_block1 PID_Attitude_ver7_5:u5\|Motor_Controller:u_Motor_Controller\|Thrust_Duty:u_Thrust_Duty\|nfp_relop_single_block1:u_nfp_relop_comp " "Elaborating entity \"nfp_relop_single_block1\" for hierarchy \"PID_Attitude_ver7_5:u5\|Motor_Controller:u_Motor_Controller\|Thrust_Duty:u_Thrust_Duty\|nfp_relop_single_block1:u_nfp_relop_comp\"" {  } { { "../PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/Thrust_Duty.v" "u_nfp_relop_comp" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/Thrust_Duty.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705376196427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nfp_relop_single_block PID_Attitude_ver7_5:u5\|Motor_Controller:u_Motor_Controller\|Thrust_Duty:u_Thrust_Duty\|nfp_relop_single_block:u_nfp_relop_comp_1 " "Elaborating entity \"nfp_relop_single_block\" for hierarchy \"PID_Attitude_ver7_5:u5\|Motor_Controller:u_Motor_Controller\|Thrust_Duty:u_Thrust_Duty\|nfp_relop_single_block:u_nfp_relop_comp_1\"" {  } { { "../PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/Thrust_Duty.v" "u_nfp_relop_comp_1" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/Thrust_Duty.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705376196434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nfp_convert_single_to_fix_32_En0 PID_Attitude_ver7_5:u5\|Motor_Controller:u_Motor_Controller\|nfp_convert_single_to_fix_32_En0:u_PID_Attitude_ver7_5_Motor_Controller_nfp_convert_single_to_fix_32_En0 " "Elaborating entity \"nfp_convert_single_to_fix_32_En0\" for hierarchy \"PID_Attitude_ver7_5:u5\|Motor_Controller:u_Motor_Controller\|nfp_convert_single_to_fix_32_En0:u_PID_Attitude_ver7_5_Motor_Controller_nfp_convert_single_to_fix_32_En0\"" {  } { { "../PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/Motor_Controller.v" "u_PID_Attitude_ver7_5_Motor_Controller_nfp_convert_single_to_fix_32_En0" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/Motor_Controller.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705376196441 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "nfp_convert_single_to_fix_32_En0.v(155) " "Verilog HDL warning at nfp_convert_single_to_fix_32_En0.v(155): converting signed shift amount to unsigned" {  } { { "../PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_convert_single_to_fix_32_En0.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_convert_single_to_fix_32_En0.v" 155 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1705376196442 "|Master|PID_Attitude_ver7_5:u5|Motor_Controller:u_Motor_Controller|nfp_convert_single_to_fix_32_En0:u_PID_Attitude_ver7_5_Motor_Controller_nfp_convert_single_to_fix_32_En0"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "nfp_convert_single_to_fix_32_En0.v(203) " "Verilog HDL warning at nfp_convert_single_to_fix_32_En0.v(203): converting signed shift amount to unsigned" {  } { { "../PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_convert_single_to_fix_32_En0.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_convert_single_to_fix_32_En0.v" 203 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1705376196443 "|Master|PID_Attitude_ver7_5:u5|Motor_Controller:u_Motor_Controller|nfp_convert_single_to_fix_32_En0:u_PID_Attitude_ver7_5_Motor_Controller_nfp_convert_single_to_fix_32_En0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Motor PID_Attitude_ver7_5:u5\|Motor_Controller:u_Motor_Controller\|Motor:u_Motor " "Elaborating entity \"Motor\" for hierarchy \"PID_Attitude_ver7_5:u5\|Motor_Controller:u_Motor_Controller\|Motor:u_Motor\"" {  } { { "../PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/Motor_Controller.v" "u_Motor" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/Motor_Controller.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705376196455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Duty PID_Attitude_ver7_5:u5\|Motor_Controller:u_Motor_Controller\|Motor:u_Motor\|Duty:u_Duty " "Elaborating entity \"Duty\" for hierarchy \"PID_Attitude_ver7_5:u5\|Motor_Controller:u_Motor_Controller\|Motor:u_Motor\|Duty:u_Duty\"" {  } { { "../PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/Motor.v" "u_Duty" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/Motor.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705376196464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mypll mypll:mypll_inst " "Elaborating entity \"mypll\" for hierarchy \"mypll:mypll_inst\"" {  } { { "Master.v" "mypll_inst" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/Master.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705376196477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll mypll:mypll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"mypll:mypll_inst\|altpll:altpll_component\"" {  } { { "mypll/mypll.v" "altpll_component" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/mypll/mypll.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705376196514 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mypll:mypll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"mypll:mypll_inst\|altpll:altpll_component\"" {  } { { "mypll/mypll.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/mypll/mypll.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705376196516 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mypll:mypll_inst\|altpll:altpll_component " "Instantiated megafunction \"mypll:mypll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376196516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 250 " "Parameter \"clk0_divide_by\" = \"250\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376196516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376196516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376196516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376196516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376196516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376196516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376196516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376196516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376196516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376196516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376196516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=mypll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=mypll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376196516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376196516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376196516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376196516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376196516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376196516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376196516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376196516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376196516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376196516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376196516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376196516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376196516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376196516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376196516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376196516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376196516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376196516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376196516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376196516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376196516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376196516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376196516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376196516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376196516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376196516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376196516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376196516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376196516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376196516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376196516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376196516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376196516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376196516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376196516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376196516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376196516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376196516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376196516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376196516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376196516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376196516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376196516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376196516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376196516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376196516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376196516 ""}  } { { "mypll/mypll.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/mypll/mypll.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705376196516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mypll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mypll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 mypll_altpll " "Found entity 1: mypll_altpll" {  } { { "db/mypll_altpll.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/db/mypll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705376196556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705376196556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mypll_altpll mypll:mypll_inst\|altpll:altpll_component\|mypll_altpll:auto_generated " "Elaborating entity \"mypll_altpll\" for hierarchy \"mypll:mypll_inst\|altpll:altpll_component\|mypll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705376196557 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "PID_Attitude_ver7_5:u5\|Throttle_Gain:u_Throttle_Gain\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"PID_Attitude_ver7_5:u5\|Throttle_Gain:u_Throttle_Gain\|Div0\"" {  } { { "../PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/Throttle_Gain.v" "Div0" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/Throttle_Gain.v" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1705376213555 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "PID_Attitude_ver7_5:u5\|Motor_Controller:u_Motor_Controller\|Thrust_Duty:u_Thrust_Duty\|nfp_mul_single:u_nfp_mul_comp\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"PID_Attitude_ver7_5:u5\|Motor_Controller:u_Motor_Controller\|Thrust_Duty:u_Thrust_Duty\|nfp_mul_single:u_nfp_mul_comp\|Mult0\"" {  } { { "../PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_mul_single.v" "Mult0" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_mul_single.v" 287 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1705376213555 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "PID_Attitude_ver7_5:u5\|PID_Controller_Roll:u_PID_Controller_Roll\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"PID_Attitude_ver7_5:u5\|PID_Controller_Roll:u_PID_Controller_Roll\|Mult0\"" {  } { { "../PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/PID_Controller_Roll.v" "Mult0" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/PID_Controller_Roll.v" 112 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1705376213555 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "PID_Attitude_ver7_5:u5\|PID_Controller_Roll:u_PID_Controller_Roll\|nfp_mul_single:u_nfp_mul_comp\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"PID_Attitude_ver7_5:u5\|PID_Controller_Roll:u_PID_Controller_Roll\|nfp_mul_single:u_nfp_mul_comp\|Mult0\"" {  } { { "../PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_mul_single.v" "Mult0" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_mul_single.v" 287 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1705376213555 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "PID_Attitude_ver7_5:u5\|PID_Controller_Roll:u_PID_Controller_Roll\|nfp_mul_single:u_nfp_mul_comp_1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"PID_Attitude_ver7_5:u5\|PID_Controller_Roll:u_PID_Controller_Roll\|nfp_mul_single:u_nfp_mul_comp_1\|Mult0\"" {  } { { "../PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_mul_single.v" "Mult0" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_mul_single.v" 287 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1705376213555 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "PID_Attitude_ver7_5:u5\|PID_Controller_Roll:u_PID_Controller_Roll\|nfp_mul_single:u_nfp_mul_comp_2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"PID_Attitude_ver7_5:u5\|PID_Controller_Roll:u_PID_Controller_Roll\|nfp_mul_single:u_nfp_mul_comp_2\|Mult0\"" {  } { { "../PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_mul_single.v" "Mult0" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_mul_single.v" 287 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1705376213555 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1705376213555 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PID_Attitude_ver7_5:u5\|Throttle_Gain:u_Throttle_Gain\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"PID_Attitude_ver7_5:u5\|Throttle_Gain:u_Throttle_Gain\|lpm_divide:Div0\"" {  } { { "../PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/Throttle_Gain.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/Throttle_Gain.v" 37 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705376213588 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PID_Attitude_ver7_5:u5\|Throttle_Gain:u_Throttle_Gain\|lpm_divide:Div0 " "Instantiated megafunction \"PID_Attitude_ver7_5:u5\|Throttle_Gain:u_Throttle_Gain\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376213588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376213588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376213588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376213588 ""}  } { { "../PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/Throttle_Gain.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/Throttle_Gain.v" 37 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705376213588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gkm " "Found entity 1: lpm_divide_gkm" {  } { { "db/lpm_divide_gkm.tdf" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/db/lpm_divide_gkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705376213621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705376213621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8nh " "Found entity 1: sign_div_unsign_8nh" {  } { { "db/sign_div_unsign_8nh.tdf" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/db/sign_div_unsign_8nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705376213632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705376213632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_4af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_4af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_4af " "Found entity 1: alt_u_div_4af" {  } { { "db/alt_u_div_4af.tdf" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/db/alt_u_div_4af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705376213650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705376213650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705376213688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705376213688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705376213721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705376213721 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PID_Attitude_ver7_5:u5\|Motor_Controller:u_Motor_Controller\|Thrust_Duty:u_Thrust_Duty\|nfp_mul_single:u_nfp_mul_comp\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PID_Attitude_ver7_5:u5\|Motor_Controller:u_Motor_Controller\|Thrust_Duty:u_Thrust_Duty\|nfp_mul_single:u_nfp_mul_comp\|lpm_mult:Mult0\"" {  } { { "../PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_mul_single.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_mul_single.v" 287 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705376213756 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PID_Attitude_ver7_5:u5\|Motor_Controller:u_Motor_Controller\|Thrust_Duty:u_Thrust_Duty\|nfp_mul_single:u_nfp_mul_comp\|lpm_mult:Mult0 " "Instantiated megafunction \"PID_Attitude_ver7_5:u5\|Motor_Controller:u_Motor_Controller\|Thrust_Duty:u_Thrust_Duty\|nfp_mul_single:u_nfp_mul_comp\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376213756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376213756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376213756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 48 " "Parameter \"LPM_WIDTHR\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376213756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376213756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376213756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376213756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376213756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376213756 ""}  } { { "../PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_mul_single.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_mul_single.v" 287 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705376213756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_bdt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_bdt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_bdt " "Found entity 1: mult_bdt" {  } { { "db/mult_bdt.tdf" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/db/mult_bdt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705376213790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705376213790 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PID_Attitude_ver7_5:u5\|PID_Controller_Roll:u_PID_Controller_Roll\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PID_Attitude_ver7_5:u5\|PID_Controller_Roll:u_PID_Controller_Roll\|lpm_mult:Mult0\"" {  } { { "../PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/PID_Controller_Roll.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/PID_Controller_Roll.v" 112 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705376213799 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PID_Attitude_ver7_5:u5\|PID_Controller_Roll:u_PID_Controller_Roll\|lpm_mult:Mult0 " "Instantiated megafunction \"PID_Attitude_ver7_5:u5\|PID_Controller_Roll:u_PID_Controller_Roll\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376213799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376213799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376213799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376213799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376213799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376213799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376213799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376213799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376213799 ""}  } { { "../PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/PID_Controller_Roll.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/PID_Controller_Roll.v" 112 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705376213799 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PID_Attitude_ver7_5:u5\|PID_Controller_Roll:u_PID_Controller_Roll\|lpm_mult:Mult0\|multcore:mult_core PID_Attitude_ver7_5:u5\|PID_Controller_Roll:u_PID_Controller_Roll\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PID_Attitude_ver7_5:u5\|PID_Controller_Roll:u_PID_Controller_Roll\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"PID_Attitude_ver7_5:u5\|PID_Controller_Roll:u_PID_Controller_Roll\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "../PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/PID_Controller_Roll.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/PID_Controller_Roll.v" 112 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705376213836 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PID_Attitude_ver7_5:u5\|PID_Controller_Roll:u_PID_Controller_Roll\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder PID_Attitude_ver7_5:u5\|PID_Controller_Roll:u_PID_Controller_Roll\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PID_Attitude_ver7_5:u5\|PID_Controller_Roll:u_PID_Controller_Roll\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"PID_Attitude_ver7_5:u5\|PID_Controller_Roll:u_PID_Controller_Roll\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "../PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/PID_Controller_Roll.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/PID_Controller_Roll.v" 112 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705376213856 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PID_Attitude_ver7_5:u5\|PID_Controller_Roll:u_PID_Controller_Roll\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] PID_Attitude_ver7_5:u5\|PID_Controller_Roll:u_PID_Controller_Roll\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PID_Attitude_ver7_5:u5\|PID_Controller_Roll:u_PID_Controller_Roll\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"PID_Attitude_ver7_5:u5\|PID_Controller_Roll:u_PID_Controller_Roll\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "../PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/PID_Controller_Roll.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/PID_Controller_Roll.v" 112 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705376213886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bkh " "Found entity 1: add_sub_bkh" {  } { { "db/add_sub_bkh.tdf" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/db/add_sub_bkh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705376213923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705376213923 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PID_Attitude_ver7_5:u5\|PID_Controller_Roll:u_PID_Controller_Roll\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] PID_Attitude_ver7_5:u5\|PID_Controller_Roll:u_PID_Controller_Roll\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PID_Attitude_ver7_5:u5\|PID_Controller_Roll:u_PID_Controller_Roll\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"PID_Attitude_ver7_5:u5\|PID_Controller_Roll:u_PID_Controller_Roll\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "../PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/PID_Controller_Roll.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/PID_Controller_Roll.v" 112 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705376213932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_h9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_h9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_h9h " "Found entity 1: add_sub_h9h" {  } { { "db/add_sub_h9h.tdf" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/db/add_sub_h9h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705376213967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705376213967 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PID_Attitude_ver7_5:u5\|PID_Controller_Roll:u_PID_Controller_Roll\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add PID_Attitude_ver7_5:u5\|PID_Controller_Roll:u_PID_Controller_Roll\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PID_Attitude_ver7_5:u5\|PID_Controller_Roll:u_PID_Controller_Roll\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"PID_Attitude_ver7_5:u5\|PID_Controller_Roll:u_PID_Controller_Roll\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "../PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/PID_Controller_Roll.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/PID_Controller_Roll.v" 112 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705376213972 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PID_Attitude_ver7_5:u5\|PID_Controller_Roll:u_PID_Controller_Roll\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] PID_Attitude_ver7_5:u5\|PID_Controller_Roll:u_PID_Controller_Roll\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PID_Attitude_ver7_5:u5\|PID_Controller_Roll:u_PID_Controller_Roll\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"PID_Attitude_ver7_5:u5\|PID_Controller_Roll:u_PID_Controller_Roll\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "../PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/PID_Controller_Roll.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/PID_Controller_Roll.v" 112 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705376213978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_fkh " "Found entity 1: add_sub_fkh" {  } { { "db/add_sub_fkh.tdf" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/db/add_sub_fkh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705376214014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705376214014 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PID_Attitude_ver7_5:u5\|PID_Controller_Roll:u_PID_Controller_Roll\|lpm_mult:Mult0\|altshift:external_latency_ffs PID_Attitude_ver7_5:u5\|PID_Controller_Roll:u_PID_Controller_Roll\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PID_Attitude_ver7_5:u5\|PID_Controller_Roll:u_PID_Controller_Roll\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"PID_Attitude_ver7_5:u5\|PID_Controller_Roll:u_PID_Controller_Roll\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "../PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/PID_Controller_Roll.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/PID_Controller_Roll.v" 112 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705376214036 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PID_Attitude_ver7_5:u5\|PID_Controller_Roll:u_PID_Controller_Roll\|nfp_mul_single:u_nfp_mul_comp\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PID_Attitude_ver7_5:u5\|PID_Controller_Roll:u_PID_Controller_Roll\|nfp_mul_single:u_nfp_mul_comp\|lpm_mult:Mult0\"" {  } { { "../PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_mul_single.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_mul_single.v" 287 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705376214047 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PID_Attitude_ver7_5:u5\|PID_Controller_Roll:u_PID_Controller_Roll\|nfp_mul_single:u_nfp_mul_comp\|lpm_mult:Mult0 " "Instantiated megafunction \"PID_Attitude_ver7_5:u5\|PID_Controller_Roll:u_PID_Controller_Roll\|nfp_mul_single:u_nfp_mul_comp\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376214047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376214047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376214047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 48 " "Parameter \"LPM_WIDTHR\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376214047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376214047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376214047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376214047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376214047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376214047 ""}  } { { "../PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_mul_single.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_mul_single.v" 287 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705376214047 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PID_Attitude_ver7_5:u5\|PID_Controller_Roll:u_PID_Controller_Roll\|nfp_mul_single:u_nfp_mul_comp_1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PID_Attitude_ver7_5:u5\|PID_Controller_Roll:u_PID_Controller_Roll\|nfp_mul_single:u_nfp_mul_comp_1\|lpm_mult:Mult0\"" {  } { { "../PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_mul_single.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_mul_single.v" 287 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705376214058 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PID_Attitude_ver7_5:u5\|PID_Controller_Roll:u_PID_Controller_Roll\|nfp_mul_single:u_nfp_mul_comp_1\|lpm_mult:Mult0 " "Instantiated megafunction \"PID_Attitude_ver7_5:u5\|PID_Controller_Roll:u_PID_Controller_Roll\|nfp_mul_single:u_nfp_mul_comp_1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376214058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376214058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376214058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 48 " "Parameter \"LPM_WIDTHR\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376214058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376214058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376214058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376214058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376214058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376214058 ""}  } { { "../PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_mul_single.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_mul_single.v" 287 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705376214058 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PID_Attitude_ver7_5:u5\|PID_Controller_Roll:u_PID_Controller_Roll\|nfp_mul_single:u_nfp_mul_comp_2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PID_Attitude_ver7_5:u5\|PID_Controller_Roll:u_PID_Controller_Roll\|nfp_mul_single:u_nfp_mul_comp_2\|lpm_mult:Mult0\"" {  } { { "../PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_mul_single.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_mul_single.v" 287 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705376214072 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PID_Attitude_ver7_5:u5\|PID_Controller_Roll:u_PID_Controller_Roll\|nfp_mul_single:u_nfp_mul_comp_2\|lpm_mult:Mult0 " "Instantiated megafunction \"PID_Attitude_ver7_5:u5\|PID_Controller_Roll:u_PID_Controller_Roll\|nfp_mul_single:u_nfp_mul_comp_2\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376214072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376214072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376214072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 48 " "Parameter \"LPM_WIDTHR\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376214072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376214072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376214072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376214072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376214072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705376214072 ""}  } { { "../PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_mul_single.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/PID_Attitude_Mixer_ver7_5/PID_Attitude_ver7_5/nfp_mul_single.v" 287 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705376214072 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "632 " "Ignored 632 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "632 " "Ignored 632 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1705376214782 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1705376214782 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 108 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1705376214818 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1705376214819 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1705376220473 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "i2c_master:u1\|sda_reg~en High " "Register i2c_master:u1\|sda_reg~en will power up to High" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 108 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1705376220783 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1705376220783 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1705376231000 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1705376231485 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705376231485 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7851 " "Implemented 7851 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1705376231770 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1705376231770 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1705376231770 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7811 " "Implemented 7811 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1705376231770 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1705376231770 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "28 " "Implemented 28 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1705376231770 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1705376231770 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 747 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 747 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4873 " "Peak virtual memory: 4873 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705376231811 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 16 12:37:11 2024 " "Processing ended: Tue Jan 16 12:37:11 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705376231811 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:44 " "Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705376231811 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705376231811 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1705376231811 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1705376232880 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705376232884 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 16 12:37:12 2024 " "Processing started: Tue Jan 16 12:37:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705376232884 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1705376232884 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Master -c Master " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Master -c Master" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1705376232884 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1705376232977 ""}
{ "Info" "0" "" "Project  = Master" {  } {  } 0 0 "Project  = Master" 0 0 "Fitter" 0 0 1705376232978 ""}
{ "Info" "0" "" "Revision = Master" {  } {  } 0 0 "Revision = Master" 0 0 "Fitter" 0 0 1705376232978 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1705376233079 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1705376233080 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Master EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"Master\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1705376233119 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1705376233155 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1705376233155 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "mypll:mypll_inst\|altpll:altpll_component\|mypll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"mypll:mypll_inst\|altpll:altpll_component\|mypll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "mypll:mypll_inst\|altpll:altpll_component\|mypll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 250 0 0 " "Implementing clock multiplication of 1, clock division of 250, and phase shift of 0 degrees (0 ps) for mypll:mypll_inst\|altpll:altpll_component\|mypll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/mypll_altpll.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/db/mypll_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1705376233194 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "mypll:mypll_inst\|altpll:altpll_component\|mypll_altpll:auto_generated\|wire_pll1_clk\[1\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for mypll:mypll_inst\|altpll:altpll_component\|mypll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/mypll_altpll.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/db/mypll_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1705376233194 ""}  } { { "db/mypll_altpll.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/db/mypll_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1705376233194 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1705376233312 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1705376233317 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1705376233533 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1705376233533 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1705376233533 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1705376233533 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/" { { 0 { 0 ""} 0 12550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1705376233541 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/" { { 0 { 0 ""} 0 12552 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1705376233541 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/" { { 0 { 0 ""} 0 12554 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1705376233541 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/" { { 0 { 0 ""} 0 12556 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1705376233541 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/" { { 0 { 0 ""} 0 12558 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1705376233541 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1705376233541 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1705376233544 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Master.sdc " "Synopsys Design Constraints File file not found: 'Master.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1705376234711 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1705376234711 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1705376234724 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1705376234751 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1705376234752 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1705376234752 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mypll:mypll_inst\|altpll:altpll_component\|mypll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_4) " "Automatically promoted node mypll:mypll_inst\|altpll:altpll_component\|mypll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1705376235209 ""}  } { { "db/mypll_altpll.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/db/mypll_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1705376235209 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mypll:mypll_inst\|altpll:altpll_component\|mypll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_4) " "Automatically promoted node mypll:mypll_inst\|altpll:altpll_component\|mypll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1705376235209 ""}  } { { "db/mypll_altpll.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/db/mypll_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1705376235209 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SBUS:u3\|flag_w  " "Automatically promoted node SBUS:u3\|flag_w " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1705376235210 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SBUS:u3\|Selector0~0 " "Destination node SBUS:u3\|Selector0~0" {  } { { "SBUS.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/SBUS.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/" { { 0 { 0 ""} 0 10235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705376235210 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SBUS:u3\|Selector0~5 " "Destination node SBUS:u3\|Selector0~5" {  } { { "SBUS.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/SBUS.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/" { { 0 { 0 ""} 0 12529 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705376235210 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1705376235210 ""}  } { { "SBUS.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/SBUS.v" 42 -1 0 } } { "temporary_test_loc" "" { Generic "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/" { { 0 { 0 ""} 0 1368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1705376235210 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i2c_master:u1\|flag_w  " "Automatically promoted node i2c_master:u1\|flag_w " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1705376235210 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_master:u1\|Selector41~12 " "Destination node i2c_master:u1\|Selector41~12" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 108 -1 0 } } { "temporary_test_loc" "" { Generic "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/" { { 0 { 0 ""} 0 10321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705376235210 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_master:u1\|Selector41~15 " "Destination node i2c_master:u1\|Selector41~15" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 108 -1 0 } } { "temporary_test_loc" "" { Generic "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/" { { 0 { 0 ""} 0 10325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705376235210 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_master:u1\|Selector41~16 " "Destination node i2c_master:u1\|Selector41~16" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 108 -1 0 } } { "temporary_test_loc" "" { Generic "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/" { { 0 { 0 ""} 0 10326 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705376235210 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_master:u1\|Selector41~23 " "Destination node i2c_master:u1\|Selector41~23" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 108 -1 0 } } { "temporary_test_loc" "" { Generic "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/" { { 0 { 0 ""} 0 10336 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705376235210 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1705376235210 ""}  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 108 -1 0 } } { "temporary_test_loc" "" { Generic "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/" { { 0 { 0 ""} 0 1598 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1705376235210 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst~input (placed in PIN M1 (CLK3, DIFFCLK_1n)) " "Automatically promoted node rst~input (placed in PIN M1 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1705376235210 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_master:u1\|off_cnt\[7\] " "Destination node i2c_master:u1\|off_cnt\[7\]" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 108 -1 0 } } { "temporary_test_loc" "" { Generic "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/" { { 0 { 0 ""} 0 1496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705376235210 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_master:u1\|off_cnt\[6\] " "Destination node i2c_master:u1\|off_cnt\[6\]" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 108 -1 0 } } { "temporary_test_loc" "" { Generic "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/" { { 0 { 0 ""} 0 1497 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705376235210 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_master:u1\|off_cnt\[4\] " "Destination node i2c_master:u1\|off_cnt\[4\]" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 108 -1 0 } } { "temporary_test_loc" "" { Generic "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/" { { 0 { 0 ""} 0 1499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705376235210 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_master:u1\|off_cnt\[3\] " "Destination node i2c_master:u1\|off_cnt\[3\]" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 108 -1 0 } } { "temporary_test_loc" "" { Generic "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/" { { 0 { 0 ""} 0 1500 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705376235210 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_master:u1\|off_cnt\[1\] " "Destination node i2c_master:u1\|off_cnt\[1\]" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 108 -1 0 } } { "temporary_test_loc" "" { Generic "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/" { { 0 { 0 ""} 0 1502 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705376235210 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_master:u1\|off_cnt\[0\] " "Destination node i2c_master:u1\|off_cnt\[0\]" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 108 -1 0 } } { "temporary_test_loc" "" { Generic "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/" { { 0 { 0 ""} 0 1503 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705376235210 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_master:u1\|timer\[0\] " "Destination node i2c_master:u1\|timer\[0\]" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 108 -1 0 } } { "temporary_test_loc" "" { Generic "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/" { { 0 { 0 ""} 0 1495 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705376235210 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_master:u1\|data_cnt\[2\] " "Destination node i2c_master:u1\|data_cnt\[2\]" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 108 -1 0 } } { "temporary_test_loc" "" { Generic "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/" { { 0 { 0 ""} 0 1527 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705376235210 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_master:u1\|data_cnt\[0\] " "Destination node i2c_master:u1\|data_cnt\[0\]" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 108 -1 0 } } { "temporary_test_loc" "" { Generic "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/" { { 0 { 0 ""} 0 1529 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705376235210 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_master:u1\|data\[7\] " "Destination node i2c_master:u1\|data\[7\]" {  } { { "i2c.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/i2c.v" 108 -1 0 } } { "temporary_test_loc" "" { Generic "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/" { { 0 { 0 ""} 0 1579 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705376235210 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1705376235210 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1705376235210 ""}  } { { "Master.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/Master.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/" { { 0 { 0 ""} 0 12539 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1705376235210 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1705376235724 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1705376235726 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1705376235726 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1705376235729 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1705376235731 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1705376235733 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1705376235923 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1705376235924 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1705376235924 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1705376236126 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1705376236135 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1705376236909 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1705376237915 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1705376237959 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1705376245985 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1705376245986 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1705376246846 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "8 " "Router estimated average interconnect usage is 8% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "22 X32_Y11 X42_Y22 " "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22" {  } { { "loc" "" { Generic "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/" { { 1 { 0 "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22"} { { 12 { 0 ""} 32 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1705376249770 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1705376249770 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1705376260850 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1705376260850 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:13 " "Fitter routing operations ending: elapsed time is 00:00:13" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1705376260853 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.03 " "Total time spent on timing analysis during the Fitter is 3.03 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1705376261039 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1705376261064 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1705376261592 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1705376261594 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1705376262089 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1705376262927 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "7 Cyclone IV E " "7 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sda 3.3-V LVTTL A3 " "Pin sda uses I/O standard 3.3-V LVTTL at A3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sda } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sda" } } } } { "Master.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/Master.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1705376263331 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst 3.3-V LVTTL M1 " "Pin rst uses I/O standard 3.3-V LVTTL at M1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { rst } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst" } } } } { "Master.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/Master.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1705376263331 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw_sbus 3.3-V LVTTL B9 " "Pin sw_sbus uses I/O standard 3.3-V LVTTL at B9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sw_sbus } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw_sbus" } } } } { "Master.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/Master.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1705376263331 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw_i2c 3.3-V LVTTL T8 " "Pin sw_i2c uses I/O standard 3.3-V LVTTL at T8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sw_i2c } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw_i2c" } } } } { "Master.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/Master.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1705376263331 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL R8 " "Pin clk uses I/O standard 3.3-V LVTTL at R8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "Master.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/Master.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1705376263331 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rx 3.3-V LVTTL B4 " "Pin rx uses I/O standard 3.3-V LVTTL at B4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { rx } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rx" } } } } { "Master.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/Master.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1705376263331 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sda_in 3.3-V LVTTL A2 " "Pin sda_in uses I/O standard 3.3-V LVTTL at A2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sda_in } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sda_in" } } } } { "Master.v" "" { Text "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/Master.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1705376263331 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1705376263331 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/output_files/Master.fit.smsg " "Generated suppressed messages file D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/output_files/Master.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1705376263659 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5761 " "Peak virtual memory: 5761 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705376264584 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 16 12:37:44 2024 " "Processing ended: Tue Jan 16 12:37:44 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705376264584 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705376264584 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705376264584 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1705376264584 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1705376265500 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705376265504 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 16 12:37:45 2024 " "Processing started: Tue Jan 16 12:37:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705376265504 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1705376265504 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Master -c Master " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Master -c Master" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1705376265504 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1705376265799 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1705376266394 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1705376266419 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4694 " "Peak virtual memory: 4694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705376266562 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 16 12:37:46 2024 " "Processing ended: Tue Jan 16 12:37:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705376266562 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705376266562 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705376266562 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1705376266562 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1705376267157 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1705376267587 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705376267593 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 16 12:37:47 2024 " "Processing started: Tue Jan 16 12:37:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705376267593 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1705376267593 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Master -c Master " "Command: quartus_sta Master -c Master" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1705376267593 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1705376267686 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1705376267966 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1705376267966 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705376268003 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705376268003 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Master.sdc " "Synopsys Design Constraints File file not found: 'Master.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1705376268425 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1705376268425 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1705376268437 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{mypll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 250 -duty_cycle 50.00 -name \{mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{mypll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 250 -duty_cycle 50.00 -name \{mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1705376268437 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{mypll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{mypll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1705376268437 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1705376268437 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1705376268437 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SBUS:u3\|flag_w SBUS:u3\|flag_w " "create_clock -period 1.000 -name SBUS:u3\|flag_w SBUS:u3\|flag_w" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1705376268439 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i2c_master:u1\|flag_w i2c_master:u1\|flag_w " "create_clock -period 1.000 -name i2c_master:u1\|flag_w i2c_master:u1\|flag_w" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1705376268439 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1705376268439 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1705376268460 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1705376268461 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1705376268461 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1705376268466 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1705376268683 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1705376268683 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -128.263 " "Worst-case setup slack is -128.263" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705376268685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705376268685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -128.263           -5551.690 mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " " -128.263           -5551.690 mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705376268685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.754             -90.337 i2c_master:u1\|flag_w  " "   -2.754             -90.337 i2c_master:u1\|flag_w " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705376268685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.475            -147.254 SBUS:u3\|flag_w  " "   -2.475            -147.254 SBUS:u3\|flag_w " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705376268685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.986              -0.986 mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.986              -0.986 mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705376268685 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705376268685 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.342 " "Worst-case hold slack is 0.342" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705376268702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705376268702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 SBUS:u3\|flag_w  " "    0.342               0.000 SBUS:u3\|flag_w " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705376268702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 i2c_master:u1\|flag_w  " "    0.343               0.000 i2c_master:u1\|flag_w " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705376268702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.357               0.000 mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705376268702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.357               0.000 mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705376268702 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705376268702 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1705376268704 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1705376268706 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705376268707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705376268707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -73.000 SBUS:u3\|flag_w  " "   -1.000             -73.000 SBUS:u3\|flag_w " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705376268707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -45.000 i2c_master:u1\|flag_w  " "   -1.000             -45.000 i2c_master:u1\|flag_w " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705376268707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.746               0.000 mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    9.746               0.000 mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705376268707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.747               0.000 clk  " "    9.747               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705376268707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 2499.748               0.000 mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " " 2499.748               0.000 mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705376268707 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705376268707 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1705376269577 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1705376269607 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1705376270263 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1705376270519 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1705376270547 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1705376270547 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -114.668 " "Worst-case setup slack is -114.668" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705376270550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705376270550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -114.668           -4958.922 mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " " -114.668           -4958.922 mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705376270550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.384             -77.005 i2c_master:u1\|flag_w  " "   -2.384             -77.005 i2c_master:u1\|flag_w " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705376270550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.139            -125.493 SBUS:u3\|flag_w  " "   -2.139            -125.493 SBUS:u3\|flag_w " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705376270550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.773              -0.773 mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.773              -0.773 mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705376270550 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705376270550 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.298 " "Worst-case hold slack is 0.298" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705376270567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705376270567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298               0.000 i2c_master:u1\|flag_w  " "    0.298               0.000 i2c_master:u1\|flag_w " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705376270567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 SBUS:u3\|flag_w  " "    0.299               0.000 SBUS:u3\|flag_w " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705376270567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.311               0.000 mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705376270567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.311               0.000 mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705376270567 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705376270567 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1705376270570 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1705376270573 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705376270576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705376270576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -73.000 SBUS:u3\|flag_w  " "   -1.000             -73.000 SBUS:u3\|flag_w " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705376270576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -45.000 i2c_master:u1\|flag_w  " "   -1.000             -45.000 i2c_master:u1\|flag_w " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705376270576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.709               0.000 clk  " "    9.709               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705376270576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.743               0.000 mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    9.743               0.000 mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705376270576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 2499.744               0.000 mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " " 2499.744               0.000 mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705376270576 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705376270576 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1705376271416 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1705376271585 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1705376271597 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1705376271597 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -72.877 " "Worst-case setup slack is -72.877" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705376271602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705376271602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -72.877           -3145.570 mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  -72.877           -3145.570 mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705376271602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.089             -30.950 i2c_master:u1\|flag_w  " "   -1.089             -30.950 i2c_master:u1\|flag_w " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705376271602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.950             -51.091 SBUS:u3\|flag_w  " "   -0.950             -51.091 SBUS:u3\|flag_w " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705376271602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.484              -0.484 mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.484              -0.484 mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705376271602 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705376271602 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.178 " "Worst-case hold slack is 0.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705376271625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705376271625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 SBUS:u3\|flag_w  " "    0.178               0.000 SBUS:u3\|flag_w " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705376271625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 i2c_master:u1\|flag_w  " "    0.178               0.000 i2c_master:u1\|flag_w " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705376271625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.185               0.000 mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705376271625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.186               0.000 mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705376271625 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705376271625 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1705376271630 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1705376271635 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705376271640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705376271640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -73.000 SBUS:u3\|flag_w  " "   -1.000             -73.000 SBUS:u3\|flag_w " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705376271640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -45.000 i2c_master:u1\|flag_w  " "   -1.000             -45.000 i2c_master:u1\|flag_w " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705376271640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.416               0.000 clk  " "    9.416               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705376271640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.782               0.000 mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    9.782               0.000 mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705376271640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 2499.782               0.000 mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " " 2499.782               0.000 mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705376271640 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705376271640 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1705376272809 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1705376272872 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4932 " "Peak virtual memory: 4932 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705376273011 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 16 12:37:53 2024 " "Processing ended: Tue Jan 16 12:37:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705376273011 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705376273011 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705376273011 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1705376273011 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1705376273989 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705376273994 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 16 12:37:53 2024 " "Processing started: Tue Jan 16 12:37:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705376273994 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1705376273994 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Master -c Master " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Master -c Master" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1705376273994 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1705376274489 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Master_6_1200mv_85c_slow.vo D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/simulation/modelsim/ simulation " "Generated file Master_6_1200mv_85c_slow.vo in folder \"D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1705376275552 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Master_6_1200mv_0c_slow.vo D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/simulation/modelsim/ simulation " "Generated file Master_6_1200mv_0c_slow.vo in folder \"D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1705376276259 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Master_min_1200mv_0c_fast.vo D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/simulation/modelsim/ simulation " "Generated file Master_min_1200mv_0c_fast.vo in folder \"D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1705376276972 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Master.vo D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/simulation/modelsim/ simulation " "Generated file Master.vo in folder \"D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1705376277671 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Master_6_1200mv_85c_v_slow.sdo D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/simulation/modelsim/ simulation " "Generated file Master_6_1200mv_85c_v_slow.sdo in folder \"D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1705376278146 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Master_6_1200mv_0c_v_slow.sdo D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/simulation/modelsim/ simulation " "Generated file Master_6_1200mv_0c_v_slow.sdo in folder \"D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1705376278626 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Master_min_1200mv_0c_v_fast.sdo D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/simulation/modelsim/ simulation " "Generated file Master_min_1200mv_0c_v_fast.sdo in folder \"D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1705376279110 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Master_v.sdo D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/simulation/modelsim/ simulation " "Generated file Master_v.sdo in folder \"D:/fukuda/B4/HDLCoder/2023_12_15/PID_Attitude/Quartus_ver7_5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1705376279618 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4728 " "Peak virtual memory: 4728 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705376280149 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 16 12:38:00 2024 " "Processing ended: Tue Jan 16 12:38:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705376280149 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705376280149 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705376280149 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1705376280149 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 759 s " "Quartus Prime Full Compilation was successful. 0 errors, 759 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1705376280760 ""}
