Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Thu Dec 19 17:53:42 2024
| Host         : X running 64-bit major release  (build 9200)
| Command      : report_methodology -name ultrafast_methodology_2 -file F:/MY-rtl_designs/AND_gate/methodology_report.txt
| Design       : four_input_and_gate
| Device       : xc7a15tcpg236-3
| Speed File   : -3
| Design State : Synthesized
--------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: rtl-elabfour_input_and_gate
          Floorplan: rtl_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 0
+------+----------+-------------+------------+
| Rule | Severity | Description | Violations |
+------+----------+-------------+------------+
+------+----------+-------------+------------+

2. REPORT DETAILS
-----------------

