// Seed: 344441120
module module_0;
  reg id_1;
  reg id_2, id_3;
  always id_1 = #id_4 "";
  assign id_3 = id_1;
  reg id_5 = 1'h0;
  initial id_5 <= id_1;
  supply1 id_6, id_7;
  wire id_8;
  id_9(
      id_7, 1'b0 - 1 - 1, 1
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  tri0 id_6, id_7;
  id_8(
      id_2, 1, 1 ** id_2 - id_1, 1
  );
  wire id_9;
  module_0();
  assign id_4 = id_9;
  assign id_7 = 1;
endmodule
