<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>H:\git\TangPrimer25K_brushless\sample\WS2812\impl\gwsynthesis\WS2812.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>H:\git\TangPrimer25K_brushless\sample\WS2812\src\top.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>H:\git\TangPrimer25K_brushless\sample\WS2812\src\WS2812.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.01 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed May  8 23:57:27 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C ES</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C ES</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>143</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>202</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk_27</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_27</td>
<td>27.000(MHz)</td>
<td>155.718(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk_27</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_27</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>30.615</td>
<td>bit_send_0_s1/Q</td>
<td>bit_send_4_s1/CE</td>
<td>clk_27:[R]</td>
<td>clk_27:[R]</td>
<td>37.037</td>
<td>0.009</td>
<td>6.101</td>
</tr>
<tr>
<td>2</td>
<td>30.615</td>
<td>bit_send_0_s1/Q</td>
<td>bit_send_6_s1/CE</td>
<td>clk_27:[R]</td>
<td>clk_27:[R]</td>
<td>37.037</td>
<td>0.009</td>
<td>6.101</td>
</tr>
<tr>
<td>3</td>
<td>30.615</td>
<td>bit_send_0_s1/Q</td>
<td>bit_send_7_s1/CE</td>
<td>clk_27:[R]</td>
<td>clk_27:[R]</td>
<td>37.037</td>
<td>0.009</td>
<td>6.101</td>
</tr>
<tr>
<td>4</td>
<td>30.615</td>
<td>bit_send_0_s1/Q</td>
<td>bit_send_8_s1/CE</td>
<td>clk_27:[R]</td>
<td>clk_27:[R]</td>
<td>37.037</td>
<td>0.009</td>
<td>6.101</td>
</tr>
<tr>
<td>5</td>
<td>30.659</td>
<td>bit_send_0_s1/Q</td>
<td>clk_count_2_s1/D</td>
<td>clk_27:[R]</td>
<td>clk_27:[R]</td>
<td>37.037</td>
<td>-0.024</td>
<td>6.337</td>
</tr>
<tr>
<td>6</td>
<td>30.710</td>
<td>bit_send_0_s1/Q</td>
<td>bit_send_2_s1/CE</td>
<td>clk_27:[R]</td>
<td>clk_27:[R]</td>
<td>37.037</td>
<td>0.007</td>
<td>6.009</td>
</tr>
<tr>
<td>7</td>
<td>30.717</td>
<td>bit_send_0_s1/Q</td>
<td>bit_send_1_s1/CE</td>
<td>clk_27:[R]</td>
<td>clk_27:[R]</td>
<td>37.037</td>
<td>-0.002</td>
<td>6.011</td>
</tr>
<tr>
<td>8</td>
<td>30.739</td>
<td>bit_send_0_s1/Q</td>
<td>clk_count_1_s1/D</td>
<td>clk_27:[R]</td>
<td>clk_27:[R]</td>
<td>37.037</td>
<td>-0.024</td>
<td>6.258</td>
</tr>
<tr>
<td>9</td>
<td>30.927</td>
<td>bit_send_0_s1/Q</td>
<td>bit_send_3_s1/CE</td>
<td>clk_27:[R]</td>
<td>clk_27:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.799</td>
</tr>
<tr>
<td>10</td>
<td>30.927</td>
<td>bit_send_0_s1/Q</td>
<td>bit_send_5_s1/CE</td>
<td>clk_27:[R]</td>
<td>clk_27:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.799</td>
</tr>
<tr>
<td>11</td>
<td>31.008</td>
<td>bit_send_0_s1/Q</td>
<td>clk_count_0_s1/D</td>
<td>clk_27:[R]</td>
<td>clk_27:[R]</td>
<td>37.037</td>
<td>-0.021</td>
<td>5.986</td>
</tr>
<tr>
<td>12</td>
<td>31.008</td>
<td>bit_send_0_s1/Q</td>
<td>clk_count_3_s1/D</td>
<td>clk_27:[R]</td>
<td>clk_27:[R]</td>
<td>37.037</td>
<td>-0.021</td>
<td>5.986</td>
</tr>
<tr>
<td>13</td>
<td>31.063</td>
<td>bit_send_0_s1/Q</td>
<td>clk_count_4_s1/D</td>
<td>clk_27:[R]</td>
<td>clk_27:[R]</td>
<td>37.037</td>
<td>-0.024</td>
<td>5.934</td>
</tr>
<tr>
<td>14</td>
<td>31.155</td>
<td>bit_send_0_s1/Q</td>
<td>state_1_s1/CE</td>
<td>clk_27:[R]</td>
<td>clk_27:[R]</td>
<td>37.037</td>
<td>0.007</td>
<td>5.564</td>
</tr>
<tr>
<td>15</td>
<td>31.191</td>
<td>clk_count_8_s1/Q</td>
<td>WS2812_data_0_s2/CE</td>
<td>clk_27:[R]</td>
<td>clk_27:[R]</td>
<td>37.037</td>
<td>-0.006</td>
<td>5.541</td>
</tr>
<tr>
<td>16</td>
<td>31.191</td>
<td>clk_count_8_s1/Q</td>
<td>WS2812_data_1_s0/CE</td>
<td>clk_27:[R]</td>
<td>clk_27:[R]</td>
<td>37.037</td>
<td>-0.006</td>
<td>5.541</td>
</tr>
<tr>
<td>17</td>
<td>31.191</td>
<td>clk_count_8_s1/Q</td>
<td>WS2812_data_2_s0/CE</td>
<td>clk_27:[R]</td>
<td>clk_27:[R]</td>
<td>37.037</td>
<td>-0.006</td>
<td>5.541</td>
</tr>
<tr>
<td>18</td>
<td>31.191</td>
<td>clk_count_8_s1/Q</td>
<td>WS2812_data_3_s0/CE</td>
<td>clk_27:[R]</td>
<td>clk_27:[R]</td>
<td>37.037</td>
<td>-0.006</td>
<td>5.541</td>
</tr>
<tr>
<td>19</td>
<td>31.191</td>
<td>clk_count_8_s1/Q</td>
<td>WS2812_data_6_s0/CE</td>
<td>clk_27:[R]</td>
<td>clk_27:[R]</td>
<td>37.037</td>
<td>-0.006</td>
<td>5.541</td>
</tr>
<tr>
<td>20</td>
<td>31.191</td>
<td>clk_count_8_s1/Q</td>
<td>WS2812_data_7_s0/CE</td>
<td>clk_27:[R]</td>
<td>clk_27:[R]</td>
<td>37.037</td>
<td>-0.006</td>
<td>5.541</td>
</tr>
<tr>
<td>21</td>
<td>31.276</td>
<td>bit_send_3_s1/Q</td>
<td>data_send_0_s0/RESET</td>
<td>clk_27:[R]</td>
<td>clk_27:[R]</td>
<td>37.037</td>
<td>-0.014</td>
<td>5.403</td>
</tr>
<tr>
<td>22</td>
<td>31.319</td>
<td>bit_send_0_s1/Q</td>
<td>bit_send_0_s1/D</td>
<td>clk_27:[R]</td>
<td>clk_27:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.654</td>
</tr>
<tr>
<td>23</td>
<td>31.323</td>
<td>bit_send_0_s1/Q</td>
<td>state_0_s6/D</td>
<td>clk_27:[R]</td>
<td>clk_27:[R]</td>
<td>37.037</td>
<td>0.004</td>
<td>5.646</td>
</tr>
<tr>
<td>24</td>
<td>31.405</td>
<td>bit_send_3_s1/Q</td>
<td>data_send_1_s0/RESET</td>
<td>clk_27:[R]</td>
<td>clk_27:[R]</td>
<td>37.037</td>
<td>-0.012</td>
<td>5.271</td>
</tr>
<tr>
<td>25</td>
<td>31.405</td>
<td>bit_send_3_s1/Q</td>
<td>data_send_2_s0/RESET</td>
<td>clk_27:[R]</td>
<td>clk_27:[R]</td>
<td>37.037</td>
<td>-0.012</td>
<td>5.271</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.374</td>
<td>WS2812_s6/Q</td>
<td>WS2812_s6/D</td>
<td>clk_27:[R]</td>
<td>clk_27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.375</td>
</tr>
<tr>
<td>2</td>
<td>0.374</td>
<td>bit_send_5_s1/Q</td>
<td>bit_send_5_s1/D</td>
<td>clk_27:[R]</td>
<td>clk_27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.375</td>
</tr>
<tr>
<td>3</td>
<td>0.374</td>
<td>clk_count_1_s1/Q</td>
<td>clk_count_1_s1/D</td>
<td>clk_27:[R]</td>
<td>clk_27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.375</td>
</tr>
<tr>
<td>4</td>
<td>0.374</td>
<td>clk_count_14_s1/Q</td>
<td>clk_count_14_s1/D</td>
<td>clk_27:[R]</td>
<td>clk_27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.375</td>
</tr>
<tr>
<td>5</td>
<td>0.377</td>
<td>bit_send_2_s1/Q</td>
<td>bit_send_2_s1/D</td>
<td>clk_27:[R]</td>
<td>clk_27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.379</td>
</tr>
<tr>
<td>6</td>
<td>0.377</td>
<td>clk_count_0_s1/Q</td>
<td>clk_count_0_s1/D</td>
<td>clk_27:[R]</td>
<td>clk_27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.379</td>
</tr>
<tr>
<td>7</td>
<td>0.377</td>
<td>clk_count_16_s1/Q</td>
<td>clk_count_16_s1/D</td>
<td>clk_27:[R]</td>
<td>clk_27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.379</td>
</tr>
<tr>
<td>8</td>
<td>0.377</td>
<td>clk_count_20_s1/Q</td>
<td>clk_count_20_s1/D</td>
<td>clk_27:[R]</td>
<td>clk_27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.379</td>
</tr>
<tr>
<td>9</td>
<td>0.377</td>
<td>data_send_0_s0/Q</td>
<td>data_send_0_s0/D</td>
<td>clk_27:[R]</td>
<td>clk_27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.379</td>
</tr>
<tr>
<td>10</td>
<td>0.381</td>
<td>state_0_s6/Q</td>
<td>state_0_s6/D</td>
<td>clk_27:[R]</td>
<td>clk_27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.382</td>
</tr>
<tr>
<td>11</td>
<td>0.392</td>
<td>state_1_s1/Q</td>
<td>state_1_s1/D</td>
<td>clk_27:[R]</td>
<td>clk_27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.394</td>
</tr>
<tr>
<td>12</td>
<td>0.440</td>
<td>clk_count_9_s1/Q</td>
<td>clk_count_9_s1/D</td>
<td>clk_27:[R]</td>
<td>clk_27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.441</td>
</tr>
<tr>
<td>13</td>
<td>0.440</td>
<td>bit_send_7_s1/Q</td>
<td>bit_send_7_s1/D</td>
<td>clk_27:[R]</td>
<td>clk_27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.441</td>
</tr>
<tr>
<td>14</td>
<td>0.444</td>
<td>bit_send_0_s1/Q</td>
<td>bit_send_0_s1/D</td>
<td>clk_27:[R]</td>
<td>clk_27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.445</td>
</tr>
<tr>
<td>15</td>
<td>0.452</td>
<td>WS2812_data_18_s0/Q</td>
<td>WS2812_data_19_s0/D</td>
<td>clk_27:[R]</td>
<td>clk_27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.454</td>
</tr>
<tr>
<td>16</td>
<td>0.452</td>
<td>WS2812_data_0_s2/Q</td>
<td>WS2812_data_1_s0/D</td>
<td>clk_27:[R]</td>
<td>clk_27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.454</td>
</tr>
<tr>
<td>17</td>
<td>0.452</td>
<td>WS2812_data_1_s0/Q</td>
<td>WS2812_data_2_s0/D</td>
<td>clk_27:[R]</td>
<td>clk_27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.454</td>
</tr>
<tr>
<td>18</td>
<td>0.452</td>
<td>WS2812_data_4_s0/Q</td>
<td>WS2812_data_5_s0/D</td>
<td>clk_27:[R]</td>
<td>clk_27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.454</td>
</tr>
<tr>
<td>19</td>
<td>0.452</td>
<td>WS2812_data_6_s0/Q</td>
<td>WS2812_data_7_s0/D</td>
<td>clk_27:[R]</td>
<td>clk_27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.454</td>
</tr>
<tr>
<td>20</td>
<td>0.452</td>
<td>WS2812_data_8_s0/Q</td>
<td>WS2812_data_9_s0/D</td>
<td>clk_27:[R]</td>
<td>clk_27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.454</td>
</tr>
<tr>
<td>21</td>
<td>0.452</td>
<td>WS2812_data_9_s0/Q</td>
<td>WS2812_data_10_s0/D</td>
<td>clk_27:[R]</td>
<td>clk_27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.454</td>
</tr>
<tr>
<td>22</td>
<td>0.452</td>
<td>WS2812_data_13_s0/Q</td>
<td>WS2812_data_14_s0/D</td>
<td>clk_27:[R]</td>
<td>clk_27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.454</td>
</tr>
<tr>
<td>23</td>
<td>0.452</td>
<td>WS2812_data_21_s0/Q</td>
<td>WS2812_data_22_s0/D</td>
<td>clk_27:[R]</td>
<td>clk_27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.454</td>
</tr>
<tr>
<td>24</td>
<td>0.492</td>
<td>clk_count_8_s1/Q</td>
<td>clk_count_8_s1/D</td>
<td>clk_27:[R]</td>
<td>clk_27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.494</td>
</tr>
<tr>
<td>25</td>
<td>0.493</td>
<td>bit_send_6_s1/Q</td>
<td>bit_send_6_s1/D</td>
<td>clk_27:[R]</td>
<td>clk_27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.494</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>17.745</td>
<td>17.995</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk_27</td>
<td>clk_count_4_s1</td>
</tr>
<tr>
<td>2</td>
<td>17.745</td>
<td>17.995</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk_27</td>
<td>clk_count_2_s1</td>
</tr>
<tr>
<td>3</td>
<td>17.745</td>
<td>17.995</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk_27</td>
<td>clk_count_1_s1</td>
</tr>
<tr>
<td>4</td>
<td>17.746</td>
<td>17.996</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk_27</td>
<td>data_send_8_s0</td>
</tr>
<tr>
<td>5</td>
<td>17.746</td>
<td>17.996</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk_27</td>
<td>clk_count_3_s1</td>
</tr>
<tr>
<td>6</td>
<td>17.746</td>
<td>17.996</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk_27</td>
<td>clk_count_0_s1</td>
</tr>
<tr>
<td>7</td>
<td>17.746</td>
<td>17.996</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk_27</td>
<td>data_send_7_s0</td>
</tr>
<tr>
<td>8</td>
<td>17.750</td>
<td>18.000</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk_27</td>
<td>clk_count_13_s1</td>
</tr>
<tr>
<td>9</td>
<td>17.750</td>
<td>18.000</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk_27</td>
<td>clk_count_11_s1</td>
</tr>
<tr>
<td>10</td>
<td>17.750</td>
<td>18.000</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk_27</td>
<td>clk_count_10_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.615</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.682</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.297</td>
</tr>
<tr>
<td class="label">From</td>
<td>bit_send_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>bit_send_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.581</td>
<td>0.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[2][A]</td>
<td>bit_send_0_s1/CLK</td>
</tr>
<tr>
<td>1.963</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R22C48[2][A]</td>
<td style=" font-weight:bold;">bit_send_0_s1/Q</td>
</tr>
<tr>
<td>3.458</td>
<td>1.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C43[3][B]</td>
<td>n322_s64/I2</td>
</tr>
<tr>
<td>3.841</td>
<td>0.382</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C43[3][B]</td>
<td style=" background: #97FFFF;">n322_s64/F</td>
</tr>
<tr>
<td>3.841</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[3][A]</td>
<td>n322_s57/I1</td>
</tr>
<tr>
<td>4.037</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[3][A]</td>
<td style=" background: #97FFFF;">n322_s57/O</td>
</tr>
<tr>
<td>4.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[2][B]</td>
<td>n322_s55/I0</td>
</tr>
<tr>
<td>4.138</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[2][B]</td>
<td style=" background: #97FFFF;">n322_s55/O</td>
</tr>
<tr>
<td>4.138</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[1][B]</td>
<td>n322_s54/I0</td>
</tr>
<tr>
<td>4.239</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[1][B]</td>
<td style=" background: #97FFFF;">n322_s54/O</td>
</tr>
<tr>
<td>4.428</td>
<td>0.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C45[3][A]</td>
<td>n568_s10/I2</td>
</tr>
<tr>
<td>4.949</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R21C45[3][A]</td>
<td style=" background: #97FFFF;">n568_s10/F</td>
</tr>
<tr>
<td>5.109</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[2][B]</td>
<td>n581_s10/I0</td>
</tr>
<tr>
<td>5.571</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C46[2][B]</td>
<td style=" background: #97FFFF;">n581_s10/F</td>
</tr>
<tr>
<td>6.124</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[3][B]</td>
<td>n581_s9/I2</td>
</tr>
<tr>
<td>6.622</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R21C47[3][B]</td>
<td style=" background: #97FFFF;">n581_s9/F</td>
</tr>
<tr>
<td>6.972</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[3][A]</td>
<td>bit_send_8_s3/I0</td>
</tr>
<tr>
<td>7.237</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R22C48[3][A]</td>
<td style=" background: #97FFFF;">bit_send_8_s3/F</td>
</tr>
<tr>
<td>7.682</td>
<td>0.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[1][A]</td>
<td style=" font-weight:bold;">bit_send_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.608</td>
<td>0.889</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[1][A]</td>
<td>bit_send_4_s1/CLK</td>
</tr>
<tr>
<td>38.297</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C47[1][A]</td>
<td>bit_send_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 43.179%; route: 0.898, 56.821%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.526, 41.405%; route: 3.192, 52.325%; tC2Q: 0.382, 6.269%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 43.437%; route: 0.889, 56.563%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.615</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.682</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.297</td>
</tr>
<tr>
<td class="label">From</td>
<td>bit_send_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>bit_send_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.581</td>
<td>0.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[2][A]</td>
<td>bit_send_0_s1/CLK</td>
</tr>
<tr>
<td>1.963</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R22C48[2][A]</td>
<td style=" font-weight:bold;">bit_send_0_s1/Q</td>
</tr>
<tr>
<td>3.458</td>
<td>1.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C43[3][B]</td>
<td>n322_s64/I2</td>
</tr>
<tr>
<td>3.841</td>
<td>0.382</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C43[3][B]</td>
<td style=" background: #97FFFF;">n322_s64/F</td>
</tr>
<tr>
<td>3.841</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[3][A]</td>
<td>n322_s57/I1</td>
</tr>
<tr>
<td>4.037</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[3][A]</td>
<td style=" background: #97FFFF;">n322_s57/O</td>
</tr>
<tr>
<td>4.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[2][B]</td>
<td>n322_s55/I0</td>
</tr>
<tr>
<td>4.138</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[2][B]</td>
<td style=" background: #97FFFF;">n322_s55/O</td>
</tr>
<tr>
<td>4.138</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[1][B]</td>
<td>n322_s54/I0</td>
</tr>
<tr>
<td>4.239</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[1][B]</td>
<td style=" background: #97FFFF;">n322_s54/O</td>
</tr>
<tr>
<td>4.428</td>
<td>0.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C45[3][A]</td>
<td>n568_s10/I2</td>
</tr>
<tr>
<td>4.949</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R21C45[3][A]</td>
<td style=" background: #97FFFF;">n568_s10/F</td>
</tr>
<tr>
<td>5.109</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[2][B]</td>
<td>n581_s10/I0</td>
</tr>
<tr>
<td>5.571</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C46[2][B]</td>
<td style=" background: #97FFFF;">n581_s10/F</td>
</tr>
<tr>
<td>6.124</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[3][B]</td>
<td>n581_s9/I2</td>
</tr>
<tr>
<td>6.622</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R21C47[3][B]</td>
<td style=" background: #97FFFF;">n581_s9/F</td>
</tr>
<tr>
<td>6.972</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[3][A]</td>
<td>bit_send_8_s3/I0</td>
</tr>
<tr>
<td>7.237</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R22C48[3][A]</td>
<td style=" background: #97FFFF;">bit_send_8_s3/F</td>
</tr>
<tr>
<td>7.682</td>
<td>0.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[1][B]</td>
<td style=" font-weight:bold;">bit_send_6_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.608</td>
<td>0.889</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[1][B]</td>
<td>bit_send_6_s1/CLK</td>
</tr>
<tr>
<td>38.297</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C47[1][B]</td>
<td>bit_send_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 43.179%; route: 0.898, 56.821%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.526, 41.405%; route: 3.192, 52.325%; tC2Q: 0.382, 6.269%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 43.437%; route: 0.889, 56.563%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.615</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.682</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.297</td>
</tr>
<tr>
<td class="label">From</td>
<td>bit_send_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>bit_send_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.581</td>
<td>0.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[2][A]</td>
<td>bit_send_0_s1/CLK</td>
</tr>
<tr>
<td>1.963</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R22C48[2][A]</td>
<td style=" font-weight:bold;">bit_send_0_s1/Q</td>
</tr>
<tr>
<td>3.458</td>
<td>1.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C43[3][B]</td>
<td>n322_s64/I2</td>
</tr>
<tr>
<td>3.841</td>
<td>0.382</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C43[3][B]</td>
<td style=" background: #97FFFF;">n322_s64/F</td>
</tr>
<tr>
<td>3.841</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[3][A]</td>
<td>n322_s57/I1</td>
</tr>
<tr>
<td>4.037</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[3][A]</td>
<td style=" background: #97FFFF;">n322_s57/O</td>
</tr>
<tr>
<td>4.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[2][B]</td>
<td>n322_s55/I0</td>
</tr>
<tr>
<td>4.138</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[2][B]</td>
<td style=" background: #97FFFF;">n322_s55/O</td>
</tr>
<tr>
<td>4.138</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[1][B]</td>
<td>n322_s54/I0</td>
</tr>
<tr>
<td>4.239</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[1][B]</td>
<td style=" background: #97FFFF;">n322_s54/O</td>
</tr>
<tr>
<td>4.428</td>
<td>0.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C45[3][A]</td>
<td>n568_s10/I2</td>
</tr>
<tr>
<td>4.949</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R21C45[3][A]</td>
<td style=" background: #97FFFF;">n568_s10/F</td>
</tr>
<tr>
<td>5.109</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[2][B]</td>
<td>n581_s10/I0</td>
</tr>
<tr>
<td>5.571</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C46[2][B]</td>
<td style=" background: #97FFFF;">n581_s10/F</td>
</tr>
<tr>
<td>6.124</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[3][B]</td>
<td>n581_s9/I2</td>
</tr>
<tr>
<td>6.622</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R21C47[3][B]</td>
<td style=" background: #97FFFF;">n581_s9/F</td>
</tr>
<tr>
<td>6.972</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[3][A]</td>
<td>bit_send_8_s3/I0</td>
</tr>
<tr>
<td>7.237</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R22C48[3][A]</td>
<td style=" background: #97FFFF;">bit_send_8_s3/F</td>
</tr>
<tr>
<td>7.682</td>
<td>0.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[2][A]</td>
<td style=" font-weight:bold;">bit_send_7_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.608</td>
<td>0.889</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[2][A]</td>
<td>bit_send_7_s1/CLK</td>
</tr>
<tr>
<td>38.297</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C47[2][A]</td>
<td>bit_send_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 43.179%; route: 0.898, 56.821%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.526, 41.405%; route: 3.192, 52.325%; tC2Q: 0.382, 6.269%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 43.437%; route: 0.889, 56.563%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.615</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.682</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.297</td>
</tr>
<tr>
<td class="label">From</td>
<td>bit_send_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>bit_send_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.581</td>
<td>0.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[2][A]</td>
<td>bit_send_0_s1/CLK</td>
</tr>
<tr>
<td>1.963</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R22C48[2][A]</td>
<td style=" font-weight:bold;">bit_send_0_s1/Q</td>
</tr>
<tr>
<td>3.458</td>
<td>1.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C43[3][B]</td>
<td>n322_s64/I2</td>
</tr>
<tr>
<td>3.841</td>
<td>0.382</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C43[3][B]</td>
<td style=" background: #97FFFF;">n322_s64/F</td>
</tr>
<tr>
<td>3.841</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[3][A]</td>
<td>n322_s57/I1</td>
</tr>
<tr>
<td>4.037</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[3][A]</td>
<td style=" background: #97FFFF;">n322_s57/O</td>
</tr>
<tr>
<td>4.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[2][B]</td>
<td>n322_s55/I0</td>
</tr>
<tr>
<td>4.138</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[2][B]</td>
<td style=" background: #97FFFF;">n322_s55/O</td>
</tr>
<tr>
<td>4.138</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[1][B]</td>
<td>n322_s54/I0</td>
</tr>
<tr>
<td>4.239</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[1][B]</td>
<td style=" background: #97FFFF;">n322_s54/O</td>
</tr>
<tr>
<td>4.428</td>
<td>0.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C45[3][A]</td>
<td>n568_s10/I2</td>
</tr>
<tr>
<td>4.949</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R21C45[3][A]</td>
<td style=" background: #97FFFF;">n568_s10/F</td>
</tr>
<tr>
<td>5.109</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[2][B]</td>
<td>n581_s10/I0</td>
</tr>
<tr>
<td>5.571</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C46[2][B]</td>
<td style=" background: #97FFFF;">n581_s10/F</td>
</tr>
<tr>
<td>6.124</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[3][B]</td>
<td>n581_s9/I2</td>
</tr>
<tr>
<td>6.622</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R21C47[3][B]</td>
<td style=" background: #97FFFF;">n581_s9/F</td>
</tr>
<tr>
<td>6.972</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[3][A]</td>
<td>bit_send_8_s3/I0</td>
</tr>
<tr>
<td>7.237</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R22C48[3][A]</td>
<td style=" background: #97FFFF;">bit_send_8_s3/F</td>
</tr>
<tr>
<td>7.682</td>
<td>0.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[2][B]</td>
<td style=" font-weight:bold;">bit_send_8_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.608</td>
<td>0.889</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[2][B]</td>
<td>bit_send_8_s1/CLK</td>
</tr>
<tr>
<td>38.297</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C47[2][B]</td>
<td>bit_send_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 43.179%; route: 0.898, 56.821%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.526, 41.405%; route: 3.192, 52.325%; tC2Q: 0.382, 6.269%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 43.437%; route: 0.889, 56.563%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.659</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.918</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>bit_send_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_count_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.581</td>
<td>0.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[2][A]</td>
<td>bit_send_0_s1/CLK</td>
</tr>
<tr>
<td>1.963</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R22C48[2][A]</td>
<td style=" font-weight:bold;">bit_send_0_s1/Q</td>
</tr>
<tr>
<td>3.458</td>
<td>1.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C43[3][B]</td>
<td>n322_s64/I2</td>
</tr>
<tr>
<td>3.841</td>
<td>0.382</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C43[3][B]</td>
<td style=" background: #97FFFF;">n322_s64/F</td>
</tr>
<tr>
<td>3.841</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[3][A]</td>
<td>n322_s57/I1</td>
</tr>
<tr>
<td>4.037</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[3][A]</td>
<td style=" background: #97FFFF;">n322_s57/O</td>
</tr>
<tr>
<td>4.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[2][B]</td>
<td>n322_s55/I0</td>
</tr>
<tr>
<td>4.138</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[2][B]</td>
<td style=" background: #97FFFF;">n322_s55/O</td>
</tr>
<tr>
<td>4.138</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[1][B]</td>
<td>n322_s54/I0</td>
</tr>
<tr>
<td>4.239</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[1][B]</td>
<td style=" background: #97FFFF;">n322_s54/O</td>
</tr>
<tr>
<td>4.428</td>
<td>0.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C45[3][A]</td>
<td>n568_s10/I2</td>
</tr>
<tr>
<td>4.949</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R21C45[3][A]</td>
<td style=" background: #97FFFF;">n568_s10/F</td>
</tr>
<tr>
<td>5.109</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[2][A]</td>
<td>n568_s6/I2</td>
</tr>
<tr>
<td>5.571</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C46[2][A]</td>
<td style=" background: #97FFFF;">n568_s6/F</td>
</tr>
<tr>
<td>6.074</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[2][A]</td>
<td>n568_s5/I0</td>
</tr>
<tr>
<td>6.536</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R21C47[2][A]</td>
<td style=" background: #97FFFF;">n568_s5/F</td>
</tr>
<tr>
<td>7.457</td>
<td>0.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[0][B]</td>
<td>n570_s4/I1</td>
</tr>
<tr>
<td>7.918</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C46[0][B]</td>
<td style=" background: #97FFFF;">n570_s4/F</td>
</tr>
<tr>
<td>7.918</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[0][B]</td>
<td style=" font-weight:bold;">clk_count_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.641</td>
<td>0.922</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[0][B]</td>
<td>clk_count_2_s1/CLK</td>
</tr>
<tr>
<td>38.578</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C46[0][B]</td>
<td>clk_count_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.024</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 43.179%; route: 0.898, 56.821%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.686, 42.387%; route: 3.269, 51.578%; tC2Q: 0.382, 6.036%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 42.540%; route: 0.922, 57.460%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.589</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.299</td>
</tr>
<tr>
<td class="label">From</td>
<td>bit_send_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>bit_send_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.581</td>
<td>0.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[2][A]</td>
<td>bit_send_0_s1/CLK</td>
</tr>
<tr>
<td>1.963</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R22C48[2][A]</td>
<td style=" font-weight:bold;">bit_send_0_s1/Q</td>
</tr>
<tr>
<td>3.458</td>
<td>1.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C43[3][B]</td>
<td>n322_s64/I2</td>
</tr>
<tr>
<td>3.841</td>
<td>0.382</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C43[3][B]</td>
<td style=" background: #97FFFF;">n322_s64/F</td>
</tr>
<tr>
<td>3.841</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[3][A]</td>
<td>n322_s57/I1</td>
</tr>
<tr>
<td>4.037</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[3][A]</td>
<td style=" background: #97FFFF;">n322_s57/O</td>
</tr>
<tr>
<td>4.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[2][B]</td>
<td>n322_s55/I0</td>
</tr>
<tr>
<td>4.138</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[2][B]</td>
<td style=" background: #97FFFF;">n322_s55/O</td>
</tr>
<tr>
<td>4.138</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[1][B]</td>
<td>n322_s54/I0</td>
</tr>
<tr>
<td>4.239</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[1][B]</td>
<td style=" background: #97FFFF;">n322_s54/O</td>
</tr>
<tr>
<td>4.428</td>
<td>0.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C45[3][A]</td>
<td>n568_s10/I2</td>
</tr>
<tr>
<td>4.949</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R21C45[3][A]</td>
<td style=" background: #97FFFF;">n568_s10/F</td>
</tr>
<tr>
<td>5.109</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[2][B]</td>
<td>n581_s10/I0</td>
</tr>
<tr>
<td>5.571</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C46[2][B]</td>
<td style=" background: #97FFFF;">n581_s10/F</td>
</tr>
<tr>
<td>6.124</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[3][B]</td>
<td>n581_s9/I2</td>
</tr>
<tr>
<td>6.622</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R21C47[3][B]</td>
<td style=" background: #97FFFF;">n581_s9/F</td>
</tr>
<tr>
<td>6.972</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[3][A]</td>
<td>bit_send_8_s3/I0</td>
</tr>
<tr>
<td>7.237</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R22C48[3][A]</td>
<td style=" background: #97FFFF;">bit_send_8_s3/F</td>
</tr>
<tr>
<td>7.589</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[1][A]</td>
<td style=" font-weight:bold;">bit_send_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.611</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[1][A]</td>
<td>bit_send_2_s1/CLK</td>
</tr>
<tr>
<td>38.299</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C47[1][A]</td>
<td>bit_send_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 43.179%; route: 0.898, 56.821%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.526, 42.043%; route: 3.100, 51.591%; tC2Q: 0.382, 6.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 43.368%; route: 0.891, 56.632%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.717</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.592</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.309</td>
</tr>
<tr>
<td class="label">From</td>
<td>bit_send_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>bit_send_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.581</td>
<td>0.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[2][A]</td>
<td>bit_send_0_s1/CLK</td>
</tr>
<tr>
<td>1.963</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R22C48[2][A]</td>
<td style=" font-weight:bold;">bit_send_0_s1/Q</td>
</tr>
<tr>
<td>3.458</td>
<td>1.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C43[3][B]</td>
<td>n322_s64/I2</td>
</tr>
<tr>
<td>3.841</td>
<td>0.382</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C43[3][B]</td>
<td style=" background: #97FFFF;">n322_s64/F</td>
</tr>
<tr>
<td>3.841</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[3][A]</td>
<td>n322_s57/I1</td>
</tr>
<tr>
<td>4.037</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[3][A]</td>
<td style=" background: #97FFFF;">n322_s57/O</td>
</tr>
<tr>
<td>4.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[2][B]</td>
<td>n322_s55/I0</td>
</tr>
<tr>
<td>4.138</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[2][B]</td>
<td style=" background: #97FFFF;">n322_s55/O</td>
</tr>
<tr>
<td>4.138</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[1][B]</td>
<td>n322_s54/I0</td>
</tr>
<tr>
<td>4.239</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[1][B]</td>
<td style=" background: #97FFFF;">n322_s54/O</td>
</tr>
<tr>
<td>4.428</td>
<td>0.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C45[3][A]</td>
<td>n568_s10/I2</td>
</tr>
<tr>
<td>4.949</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R21C45[3][A]</td>
<td style=" background: #97FFFF;">n568_s10/F</td>
</tr>
<tr>
<td>5.109</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[2][B]</td>
<td>n581_s10/I0</td>
</tr>
<tr>
<td>5.571</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C46[2][B]</td>
<td style=" background: #97FFFF;">n581_s10/F</td>
</tr>
<tr>
<td>6.124</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[3][B]</td>
<td>n581_s9/I2</td>
</tr>
<tr>
<td>6.622</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R21C47[3][B]</td>
<td style=" background: #97FFFF;">n581_s9/F</td>
</tr>
<tr>
<td>6.972</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[3][A]</td>
<td>bit_send_8_s3/I0</td>
</tr>
<tr>
<td>7.237</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R22C48[3][A]</td>
<td style=" background: #97FFFF;">bit_send_8_s3/F</td>
</tr>
<tr>
<td>7.592</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[3][A]</td>
<td style=" font-weight:bold;">bit_send_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.620</td>
<td>0.901</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[3][A]</td>
<td>bit_send_1_s1/CLK</td>
</tr>
<tr>
<td>38.309</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C48[3][A]</td>
<td>bit_send_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 43.179%; route: 0.898, 56.821%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.526, 42.025%; route: 3.102, 51.612%; tC2Q: 0.382, 6.363%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 43.111%; route: 0.901, 56.889%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.739</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.838</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>bit_send_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_count_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.581</td>
<td>0.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[2][A]</td>
<td>bit_send_0_s1/CLK</td>
</tr>
<tr>
<td>1.963</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R22C48[2][A]</td>
<td style=" font-weight:bold;">bit_send_0_s1/Q</td>
</tr>
<tr>
<td>3.458</td>
<td>1.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C43[3][B]</td>
<td>n322_s64/I2</td>
</tr>
<tr>
<td>3.841</td>
<td>0.382</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C43[3][B]</td>
<td style=" background: #97FFFF;">n322_s64/F</td>
</tr>
<tr>
<td>3.841</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[3][A]</td>
<td>n322_s57/I1</td>
</tr>
<tr>
<td>4.037</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[3][A]</td>
<td style=" background: #97FFFF;">n322_s57/O</td>
</tr>
<tr>
<td>4.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[2][B]</td>
<td>n322_s55/I0</td>
</tr>
<tr>
<td>4.138</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[2][B]</td>
<td style=" background: #97FFFF;">n322_s55/O</td>
</tr>
<tr>
<td>4.138</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[1][B]</td>
<td>n322_s54/I0</td>
</tr>
<tr>
<td>4.239</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[1][B]</td>
<td style=" background: #97FFFF;">n322_s54/O</td>
</tr>
<tr>
<td>4.428</td>
<td>0.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C45[3][A]</td>
<td>n568_s10/I2</td>
</tr>
<tr>
<td>4.949</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R21C45[3][A]</td>
<td style=" background: #97FFFF;">n568_s10/F</td>
</tr>
<tr>
<td>5.109</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[2][A]</td>
<td>n568_s6/I2</td>
</tr>
<tr>
<td>5.571</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C46[2][A]</td>
<td style=" background: #97FFFF;">n568_s6/F</td>
</tr>
<tr>
<td>6.074</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[2][A]</td>
<td>n568_s5/I0</td>
</tr>
<tr>
<td>6.536</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R21C47[2][A]</td>
<td style=" background: #97FFFF;">n568_s5/F</td>
</tr>
<tr>
<td>7.322</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[0][A]</td>
<td>n571_s4/I1</td>
</tr>
<tr>
<td>7.838</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C46[0][A]</td>
<td style=" background: #97FFFF;">n571_s4/F</td>
</tr>
<tr>
<td>7.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[0][A]</td>
<td style=" font-weight:bold;">clk_count_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.641</td>
<td>0.922</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[0][A]</td>
<td>clk_count_1_s1/CLK</td>
</tr>
<tr>
<td>38.578</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C46[0][A]</td>
<td>clk_count_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.024</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 43.179%; route: 0.898, 56.821%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.741, 43.807%; route: 3.134, 50.080%; tC2Q: 0.382, 6.113%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 42.540%; route: 0.922, 57.460%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.927</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.379</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.306</td>
</tr>
<tr>
<td class="label">From</td>
<td>bit_send_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>bit_send_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.581</td>
<td>0.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[2][A]</td>
<td>bit_send_0_s1/CLK</td>
</tr>
<tr>
<td>1.963</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R22C48[2][A]</td>
<td style=" font-weight:bold;">bit_send_0_s1/Q</td>
</tr>
<tr>
<td>3.458</td>
<td>1.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C43[3][B]</td>
<td>n322_s64/I2</td>
</tr>
<tr>
<td>3.841</td>
<td>0.382</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C43[3][B]</td>
<td style=" background: #97FFFF;">n322_s64/F</td>
</tr>
<tr>
<td>3.841</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[3][A]</td>
<td>n322_s57/I1</td>
</tr>
<tr>
<td>4.037</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[3][A]</td>
<td style=" background: #97FFFF;">n322_s57/O</td>
</tr>
<tr>
<td>4.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[2][B]</td>
<td>n322_s55/I0</td>
</tr>
<tr>
<td>4.138</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[2][B]</td>
<td style=" background: #97FFFF;">n322_s55/O</td>
</tr>
<tr>
<td>4.138</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[1][B]</td>
<td>n322_s54/I0</td>
</tr>
<tr>
<td>4.239</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[1][B]</td>
<td style=" background: #97FFFF;">n322_s54/O</td>
</tr>
<tr>
<td>4.428</td>
<td>0.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C45[3][A]</td>
<td>n568_s10/I2</td>
</tr>
<tr>
<td>4.949</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R21C45[3][A]</td>
<td style=" background: #97FFFF;">n568_s10/F</td>
</tr>
<tr>
<td>5.109</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[2][B]</td>
<td>n581_s10/I0</td>
</tr>
<tr>
<td>5.571</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C46[2][B]</td>
<td style=" background: #97FFFF;">n581_s10/F</td>
</tr>
<tr>
<td>6.124</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[3][B]</td>
<td>n581_s9/I2</td>
</tr>
<tr>
<td>6.622</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R21C47[3][B]</td>
<td style=" background: #97FFFF;">n581_s9/F</td>
</tr>
<tr>
<td>6.972</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[3][A]</td>
<td>bit_send_8_s3/I0</td>
</tr>
<tr>
<td>7.237</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R22C48[3][A]</td>
<td style=" background: #97FFFF;">bit_send_8_s3/F</td>
</tr>
<tr>
<td>7.379</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[1][B]</td>
<td style=" font-weight:bold;">bit_send_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.618</td>
<td>0.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[1][B]</td>
<td>bit_send_3_s1/CLK</td>
</tr>
<tr>
<td>38.306</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C48[1][B]</td>
<td>bit_send_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 43.179%; route: 0.898, 56.821%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.526, 43.565%; route: 2.890, 49.838%; tC2Q: 0.382, 6.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 43.179%; route: 0.898, 56.821%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.927</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.379</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.306</td>
</tr>
<tr>
<td class="label">From</td>
<td>bit_send_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>bit_send_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.581</td>
<td>0.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[2][A]</td>
<td>bit_send_0_s1/CLK</td>
</tr>
<tr>
<td>1.963</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R22C48[2][A]</td>
<td style=" font-weight:bold;">bit_send_0_s1/Q</td>
</tr>
<tr>
<td>3.458</td>
<td>1.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C43[3][B]</td>
<td>n322_s64/I2</td>
</tr>
<tr>
<td>3.841</td>
<td>0.382</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C43[3][B]</td>
<td style=" background: #97FFFF;">n322_s64/F</td>
</tr>
<tr>
<td>3.841</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[3][A]</td>
<td>n322_s57/I1</td>
</tr>
<tr>
<td>4.037</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[3][A]</td>
<td style=" background: #97FFFF;">n322_s57/O</td>
</tr>
<tr>
<td>4.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[2][B]</td>
<td>n322_s55/I0</td>
</tr>
<tr>
<td>4.138</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[2][B]</td>
<td style=" background: #97FFFF;">n322_s55/O</td>
</tr>
<tr>
<td>4.138</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[1][B]</td>
<td>n322_s54/I0</td>
</tr>
<tr>
<td>4.239</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[1][B]</td>
<td style=" background: #97FFFF;">n322_s54/O</td>
</tr>
<tr>
<td>4.428</td>
<td>0.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C45[3][A]</td>
<td>n568_s10/I2</td>
</tr>
<tr>
<td>4.949</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R21C45[3][A]</td>
<td style=" background: #97FFFF;">n568_s10/F</td>
</tr>
<tr>
<td>5.109</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[2][B]</td>
<td>n581_s10/I0</td>
</tr>
<tr>
<td>5.571</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C46[2][B]</td>
<td style=" background: #97FFFF;">n581_s10/F</td>
</tr>
<tr>
<td>6.124</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[3][B]</td>
<td>n581_s9/I2</td>
</tr>
<tr>
<td>6.622</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R21C47[3][B]</td>
<td style=" background: #97FFFF;">n581_s9/F</td>
</tr>
<tr>
<td>6.972</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[3][A]</td>
<td>bit_send_8_s3/I0</td>
</tr>
<tr>
<td>7.237</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R22C48[3][A]</td>
<td style=" background: #97FFFF;">bit_send_8_s3/F</td>
</tr>
<tr>
<td>7.379</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[1][A]</td>
<td style=" font-weight:bold;">bit_send_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.618</td>
<td>0.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[1][A]</td>
<td>bit_send_5_s1/CLK</td>
</tr>
<tr>
<td>38.306</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C48[1][A]</td>
<td>bit_send_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 43.179%; route: 0.898, 56.821%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.526, 43.565%; route: 2.890, 49.838%; tC2Q: 0.382, 6.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 43.179%; route: 0.898, 56.821%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.008</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.567</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.575</td>
</tr>
<tr>
<td class="label">From</td>
<td>bit_send_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_count_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.581</td>
<td>0.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[2][A]</td>
<td>bit_send_0_s1/CLK</td>
</tr>
<tr>
<td>1.963</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R22C48[2][A]</td>
<td style=" font-weight:bold;">bit_send_0_s1/Q</td>
</tr>
<tr>
<td>3.458</td>
<td>1.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C43[3][B]</td>
<td>n322_s64/I2</td>
</tr>
<tr>
<td>3.841</td>
<td>0.382</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C43[3][B]</td>
<td style=" background: #97FFFF;">n322_s64/F</td>
</tr>
<tr>
<td>3.841</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[3][A]</td>
<td>n322_s57/I1</td>
</tr>
<tr>
<td>4.037</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[3][A]</td>
<td style=" background: #97FFFF;">n322_s57/O</td>
</tr>
<tr>
<td>4.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[2][B]</td>
<td>n322_s55/I0</td>
</tr>
<tr>
<td>4.138</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[2][B]</td>
<td style=" background: #97FFFF;">n322_s55/O</td>
</tr>
<tr>
<td>4.138</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[1][B]</td>
<td>n322_s54/I0</td>
</tr>
<tr>
<td>4.239</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[1][B]</td>
<td style=" background: #97FFFF;">n322_s54/O</td>
</tr>
<tr>
<td>4.428</td>
<td>0.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C45[3][A]</td>
<td>n568_s10/I2</td>
</tr>
<tr>
<td>4.949</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R21C45[3][A]</td>
<td style=" background: #97FFFF;">n568_s10/F</td>
</tr>
<tr>
<td>5.109</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[2][A]</td>
<td>n568_s6/I2</td>
</tr>
<tr>
<td>5.571</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C46[2][A]</td>
<td style=" background: #97FFFF;">n568_s6/F</td>
</tr>
<tr>
<td>6.074</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[2][A]</td>
<td>n568_s5/I0</td>
</tr>
<tr>
<td>6.536</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R21C47[2][A]</td>
<td style=" background: #97FFFF;">n568_s5/F</td>
</tr>
<tr>
<td>7.051</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[1][A]</td>
<td>n572_s4/I0</td>
</tr>
<tr>
<td>7.567</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C46[1][A]</td>
<td style=" background: #97FFFF;">n572_s4/F</td>
</tr>
<tr>
<td>7.567</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[1][A]</td>
<td style=" font-weight:bold;">clk_count_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.639</td>
<td>0.919</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[1][A]</td>
<td>clk_count_0_s1/CLK</td>
</tr>
<tr>
<td>38.575</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C46[1][A]</td>
<td>clk_count_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.021</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 43.179%; route: 0.898, 56.821%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.741, 45.792%; route: 2.863, 47.818%; tC2Q: 0.382, 6.390%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 42.606%; route: 0.919, 57.394%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.008</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.567</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.575</td>
</tr>
<tr>
<td class="label">From</td>
<td>bit_send_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_count_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.581</td>
<td>0.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[2][A]</td>
<td>bit_send_0_s1/CLK</td>
</tr>
<tr>
<td>1.963</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R22C48[2][A]</td>
<td style=" font-weight:bold;">bit_send_0_s1/Q</td>
</tr>
<tr>
<td>3.458</td>
<td>1.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C43[3][B]</td>
<td>n322_s64/I2</td>
</tr>
<tr>
<td>3.841</td>
<td>0.382</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C43[3][B]</td>
<td style=" background: #97FFFF;">n322_s64/F</td>
</tr>
<tr>
<td>3.841</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[3][A]</td>
<td>n322_s57/I1</td>
</tr>
<tr>
<td>4.037</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[3][A]</td>
<td style=" background: #97FFFF;">n322_s57/O</td>
</tr>
<tr>
<td>4.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[2][B]</td>
<td>n322_s55/I0</td>
</tr>
<tr>
<td>4.138</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[2][B]</td>
<td style=" background: #97FFFF;">n322_s55/O</td>
</tr>
<tr>
<td>4.138</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[1][B]</td>
<td>n322_s54/I0</td>
</tr>
<tr>
<td>4.239</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[1][B]</td>
<td style=" background: #97FFFF;">n322_s54/O</td>
</tr>
<tr>
<td>4.428</td>
<td>0.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C45[3][A]</td>
<td>n568_s10/I2</td>
</tr>
<tr>
<td>4.949</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R21C45[3][A]</td>
<td style=" background: #97FFFF;">n568_s10/F</td>
</tr>
<tr>
<td>5.109</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[2][A]</td>
<td>n568_s6/I2</td>
</tr>
<tr>
<td>5.571</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C46[2][A]</td>
<td style=" background: #97FFFF;">n568_s6/F</td>
</tr>
<tr>
<td>6.074</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[2][A]</td>
<td>n568_s5/I0</td>
</tr>
<tr>
<td>6.536</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R21C47[2][A]</td>
<td style=" background: #97FFFF;">n568_s5/F</td>
</tr>
<tr>
<td>7.051</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[1][B]</td>
<td>n569_s4/I0</td>
</tr>
<tr>
<td>7.567</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C46[1][B]</td>
<td style=" background: #97FFFF;">n569_s4/F</td>
</tr>
<tr>
<td>7.567</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[1][B]</td>
<td style=" font-weight:bold;">clk_count_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.639</td>
<td>0.919</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[1][B]</td>
<td>clk_count_3_s1/CLK</td>
</tr>
<tr>
<td>38.575</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C46[1][B]</td>
<td>clk_count_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.021</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 43.179%; route: 0.898, 56.821%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.741, 45.792%; route: 2.863, 47.818%; tC2Q: 0.382, 6.390%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 42.606%; route: 0.919, 57.394%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.514</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>bit_send_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_count_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.581</td>
<td>0.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[2][A]</td>
<td>bit_send_0_s1/CLK</td>
</tr>
<tr>
<td>1.963</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R22C48[2][A]</td>
<td style=" font-weight:bold;">bit_send_0_s1/Q</td>
</tr>
<tr>
<td>3.458</td>
<td>1.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C43[3][B]</td>
<td>n322_s64/I2</td>
</tr>
<tr>
<td>3.841</td>
<td>0.382</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C43[3][B]</td>
<td style=" background: #97FFFF;">n322_s64/F</td>
</tr>
<tr>
<td>3.841</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[3][A]</td>
<td>n322_s57/I1</td>
</tr>
<tr>
<td>4.037</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[3][A]</td>
<td style=" background: #97FFFF;">n322_s57/O</td>
</tr>
<tr>
<td>4.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[2][B]</td>
<td>n322_s55/I0</td>
</tr>
<tr>
<td>4.138</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[2][B]</td>
<td style=" background: #97FFFF;">n322_s55/O</td>
</tr>
<tr>
<td>4.138</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[1][B]</td>
<td>n322_s54/I0</td>
</tr>
<tr>
<td>4.239</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[1][B]</td>
<td style=" background: #97FFFF;">n322_s54/O</td>
</tr>
<tr>
<td>4.428</td>
<td>0.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C45[3][A]</td>
<td>n568_s10/I2</td>
</tr>
<tr>
<td>4.949</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R21C45[3][A]</td>
<td style=" background: #97FFFF;">n568_s10/F</td>
</tr>
<tr>
<td>5.109</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[2][A]</td>
<td>n568_s6/I2</td>
</tr>
<tr>
<td>5.571</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C46[2][A]</td>
<td style=" background: #97FFFF;">n568_s6/F</td>
</tr>
<tr>
<td>6.074</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[2][A]</td>
<td>n568_s5/I0</td>
</tr>
<tr>
<td>6.536</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R21C47[2][A]</td>
<td style=" background: #97FFFF;">n568_s5/F</td>
</tr>
<tr>
<td>7.252</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[1][B]</td>
<td>n568_s4/I1</td>
</tr>
<tr>
<td>7.514</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C46[1][B]</td>
<td style=" background: #97FFFF;">n568_s4/F</td>
</tr>
<tr>
<td>7.514</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[1][B]</td>
<td style=" font-weight:bold;">clk_count_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.641</td>
<td>0.922</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[1][B]</td>
<td>clk_count_4_s1/CLK</td>
</tr>
<tr>
<td>38.578</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C46[1][B]</td>
<td>clk_count_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.024</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 43.179%; route: 0.898, 56.821%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.487, 41.921%; route: 3.064, 51.633%; tC2Q: 0.382, 6.446%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 42.540%; route: 0.922, 57.460%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.155</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.299</td>
</tr>
<tr>
<td class="label">From</td>
<td>bit_send_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>state_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.581</td>
<td>0.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[2][A]</td>
<td>bit_send_0_s1/CLK</td>
</tr>
<tr>
<td>1.963</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R22C48[2][A]</td>
<td style=" font-weight:bold;">bit_send_0_s1/Q</td>
</tr>
<tr>
<td>3.458</td>
<td>1.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C43[3][B]</td>
<td>n322_s64/I2</td>
</tr>
<tr>
<td>3.841</td>
<td>0.382</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C43[3][B]</td>
<td style=" background: #97FFFF;">n322_s64/F</td>
</tr>
<tr>
<td>3.841</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[3][A]</td>
<td>n322_s57/I1</td>
</tr>
<tr>
<td>4.037</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[3][A]</td>
<td style=" background: #97FFFF;">n322_s57/O</td>
</tr>
<tr>
<td>4.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[2][B]</td>
<td>n322_s55/I0</td>
</tr>
<tr>
<td>4.138</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[2][B]</td>
<td style=" background: #97FFFF;">n322_s55/O</td>
</tr>
<tr>
<td>4.138</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[1][B]</td>
<td>n322_s54/I0</td>
</tr>
<tr>
<td>4.239</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[1][B]</td>
<td style=" background: #97FFFF;">n322_s54/O</td>
</tr>
<tr>
<td>4.428</td>
<td>0.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C45[3][A]</td>
<td>n568_s10/I2</td>
</tr>
<tr>
<td>4.949</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R21C45[3][A]</td>
<td style=" background: #97FFFF;">n568_s10/F</td>
</tr>
<tr>
<td>5.109</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[2][A]</td>
<td>n568_s6/I2</td>
</tr>
<tr>
<td>5.571</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C46[2][A]</td>
<td style=" background: #97FFFF;">n568_s6/F</td>
</tr>
<tr>
<td>6.074</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[2][A]</td>
<td>n568_s5/I0</td>
</tr>
<tr>
<td>6.536</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R21C47[2][A]</td>
<td style=" background: #97FFFF;">n568_s5/F</td>
</tr>
<tr>
<td>6.546</td>
<td>0.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[2][B]</td>
<td>state_1_s3/I2</td>
</tr>
<tr>
<td>7.007</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C47[2][B]</td>
<td style=" background: #97FFFF;">state_1_s3/F</td>
</tr>
<tr>
<td>7.144</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[0][A]</td>
<td style=" font-weight:bold;">state_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.611</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[0][A]</td>
<td>state_1_s1/CLK</td>
</tr>
<tr>
<td>38.299</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C47[0][A]</td>
<td>state_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 43.179%; route: 0.898, 56.821%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.686, 48.281%; route: 2.495, 44.844%; tC2Q: 0.382, 6.875%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 43.368%; route: 0.891, 56.632%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.191</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.111</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_count_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>WS2812_data_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.570</td>
<td>0.887</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[0][B]</td>
<td>clk_count_8_s1/CLK</td>
</tr>
<tr>
<td>1.952</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R18C46[0][B]</td>
<td style=" font-weight:bold;">clk_count_8_s1/Q</td>
</tr>
<tr>
<td>3.331</td>
<td>1.379</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[1][B]</td>
<td>n562_s5/I0</td>
</tr>
<tr>
<td>3.847</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C47[1][B]</td>
<td style=" background: #97FFFF;">n562_s5/F</td>
</tr>
<tr>
<td>4.007</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[2][B]</td>
<td>n551_s8/I1</td>
</tr>
<tr>
<td>4.534</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C48[2][B]</td>
<td style=" background: #97FFFF;">n551_s8/F</td>
</tr>
<tr>
<td>4.536</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[3][A]</td>
<td>n551_s21/I1</td>
</tr>
<tr>
<td>5.034</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R20C48[3][A]</td>
<td style=" background: #97FFFF;">n551_s21/F</td>
</tr>
<tr>
<td>5.204</td>
<td>0.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[3][A]</td>
<td>WS2812_data_23_s2/I2</td>
</tr>
<tr>
<td>5.619</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R20C47[3][A]</td>
<td style=" background: #97FFFF;">WS2812_data_23_s2/F</td>
</tr>
<tr>
<td>7.111</td>
<td>1.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[2][A]</td>
<td style=" font-weight:bold;">WS2812_data_0_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.613</td>
<td>0.894</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[2][A]</td>
<td>WS2812_data_0_s2/CLK</td>
</tr>
<tr>
<td>38.302</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C43[2][A]</td>
<td>WS2812_data_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 43.471%; route: 0.887, 56.529%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.955, 35.281%; route: 3.204, 57.816%; tC2Q: 0.382, 6.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 43.299%; route: 0.894, 56.701%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.191</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.111</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_count_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>WS2812_data_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.570</td>
<td>0.887</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[0][B]</td>
<td>clk_count_8_s1/CLK</td>
</tr>
<tr>
<td>1.952</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R18C46[0][B]</td>
<td style=" font-weight:bold;">clk_count_8_s1/Q</td>
</tr>
<tr>
<td>3.331</td>
<td>1.379</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[1][B]</td>
<td>n562_s5/I0</td>
</tr>
<tr>
<td>3.847</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C47[1][B]</td>
<td style=" background: #97FFFF;">n562_s5/F</td>
</tr>
<tr>
<td>4.007</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[2][B]</td>
<td>n551_s8/I1</td>
</tr>
<tr>
<td>4.534</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C48[2][B]</td>
<td style=" background: #97FFFF;">n551_s8/F</td>
</tr>
<tr>
<td>4.536</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[3][A]</td>
<td>n551_s21/I1</td>
</tr>
<tr>
<td>5.034</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R20C48[3][A]</td>
<td style=" background: #97FFFF;">n551_s21/F</td>
</tr>
<tr>
<td>5.204</td>
<td>0.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[3][A]</td>
<td>WS2812_data_23_s2/I2</td>
</tr>
<tr>
<td>5.619</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R20C47[3][A]</td>
<td style=" background: #97FFFF;">WS2812_data_23_s2/F</td>
</tr>
<tr>
<td>7.111</td>
<td>1.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[1][B]</td>
<td style=" font-weight:bold;">WS2812_data_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.613</td>
<td>0.894</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[1][B]</td>
<td>WS2812_data_1_s0/CLK</td>
</tr>
<tr>
<td>38.302</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C43[1][B]</td>
<td>WS2812_data_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 43.471%; route: 0.887, 56.529%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.955, 35.281%; route: 3.204, 57.816%; tC2Q: 0.382, 6.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 43.299%; route: 0.894, 56.701%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.191</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.111</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_count_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>WS2812_data_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.570</td>
<td>0.887</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[0][B]</td>
<td>clk_count_8_s1/CLK</td>
</tr>
<tr>
<td>1.952</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R18C46[0][B]</td>
<td style=" font-weight:bold;">clk_count_8_s1/Q</td>
</tr>
<tr>
<td>3.331</td>
<td>1.379</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[1][B]</td>
<td>n562_s5/I0</td>
</tr>
<tr>
<td>3.847</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C47[1][B]</td>
<td style=" background: #97FFFF;">n562_s5/F</td>
</tr>
<tr>
<td>4.007</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[2][B]</td>
<td>n551_s8/I1</td>
</tr>
<tr>
<td>4.534</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C48[2][B]</td>
<td style=" background: #97FFFF;">n551_s8/F</td>
</tr>
<tr>
<td>4.536</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[3][A]</td>
<td>n551_s21/I1</td>
</tr>
<tr>
<td>5.034</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R20C48[3][A]</td>
<td style=" background: #97FFFF;">n551_s21/F</td>
</tr>
<tr>
<td>5.204</td>
<td>0.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[3][A]</td>
<td>WS2812_data_23_s2/I2</td>
</tr>
<tr>
<td>5.619</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R20C47[3][A]</td>
<td style=" background: #97FFFF;">WS2812_data_23_s2/F</td>
</tr>
<tr>
<td>7.111</td>
<td>1.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[1][A]</td>
<td style=" font-weight:bold;">WS2812_data_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.613</td>
<td>0.894</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[1][A]</td>
<td>WS2812_data_2_s0/CLK</td>
</tr>
<tr>
<td>38.302</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C43[1][A]</td>
<td>WS2812_data_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 43.471%; route: 0.887, 56.529%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.955, 35.281%; route: 3.204, 57.816%; tC2Q: 0.382, 6.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 43.299%; route: 0.894, 56.701%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.191</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.111</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_count_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>WS2812_data_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.570</td>
<td>0.887</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[0][B]</td>
<td>clk_count_8_s1/CLK</td>
</tr>
<tr>
<td>1.952</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R18C46[0][B]</td>
<td style=" font-weight:bold;">clk_count_8_s1/Q</td>
</tr>
<tr>
<td>3.331</td>
<td>1.379</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[1][B]</td>
<td>n562_s5/I0</td>
</tr>
<tr>
<td>3.847</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C47[1][B]</td>
<td style=" background: #97FFFF;">n562_s5/F</td>
</tr>
<tr>
<td>4.007</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[2][B]</td>
<td>n551_s8/I1</td>
</tr>
<tr>
<td>4.534</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C48[2][B]</td>
<td style=" background: #97FFFF;">n551_s8/F</td>
</tr>
<tr>
<td>4.536</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[3][A]</td>
<td>n551_s21/I1</td>
</tr>
<tr>
<td>5.034</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R20C48[3][A]</td>
<td style=" background: #97FFFF;">n551_s21/F</td>
</tr>
<tr>
<td>5.204</td>
<td>0.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[3][A]</td>
<td>WS2812_data_23_s2/I2</td>
</tr>
<tr>
<td>5.619</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R20C47[3][A]</td>
<td style=" background: #97FFFF;">WS2812_data_23_s2/F</td>
</tr>
<tr>
<td>7.111</td>
<td>1.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[0][B]</td>
<td style=" font-weight:bold;">WS2812_data_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.613</td>
<td>0.894</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[0][B]</td>
<td>WS2812_data_3_s0/CLK</td>
</tr>
<tr>
<td>38.302</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C43[0][B]</td>
<td>WS2812_data_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 43.471%; route: 0.887, 56.529%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.955, 35.281%; route: 3.204, 57.816%; tC2Q: 0.382, 6.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 43.299%; route: 0.894, 56.701%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.191</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.111</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_count_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>WS2812_data_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.570</td>
<td>0.887</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[0][B]</td>
<td>clk_count_8_s1/CLK</td>
</tr>
<tr>
<td>1.952</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R18C46[0][B]</td>
<td style=" font-weight:bold;">clk_count_8_s1/Q</td>
</tr>
<tr>
<td>3.331</td>
<td>1.379</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[1][B]</td>
<td>n562_s5/I0</td>
</tr>
<tr>
<td>3.847</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C47[1][B]</td>
<td style=" background: #97FFFF;">n562_s5/F</td>
</tr>
<tr>
<td>4.007</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[2][B]</td>
<td>n551_s8/I1</td>
</tr>
<tr>
<td>4.534</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C48[2][B]</td>
<td style=" background: #97FFFF;">n551_s8/F</td>
</tr>
<tr>
<td>4.536</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[3][A]</td>
<td>n551_s21/I1</td>
</tr>
<tr>
<td>5.034</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R20C48[3][A]</td>
<td style=" background: #97FFFF;">n551_s21/F</td>
</tr>
<tr>
<td>5.204</td>
<td>0.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[3][A]</td>
<td>WS2812_data_23_s2/I2</td>
</tr>
<tr>
<td>5.619</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R20C47[3][A]</td>
<td style=" background: #97FFFF;">WS2812_data_23_s2/F</td>
</tr>
<tr>
<td>7.111</td>
<td>1.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[3][A]</td>
<td style=" font-weight:bold;">WS2812_data_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.613</td>
<td>0.894</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[3][A]</td>
<td>WS2812_data_6_s0/CLK</td>
</tr>
<tr>
<td>38.302</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C43[3][A]</td>
<td>WS2812_data_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 43.471%; route: 0.887, 56.529%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.955, 35.281%; route: 3.204, 57.816%; tC2Q: 0.382, 6.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 43.299%; route: 0.894, 56.701%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.191</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.111</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_count_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>WS2812_data_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.570</td>
<td>0.887</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[0][B]</td>
<td>clk_count_8_s1/CLK</td>
</tr>
<tr>
<td>1.952</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R18C46[0][B]</td>
<td style=" font-weight:bold;">clk_count_8_s1/Q</td>
</tr>
<tr>
<td>3.331</td>
<td>1.379</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[1][B]</td>
<td>n562_s5/I0</td>
</tr>
<tr>
<td>3.847</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C47[1][B]</td>
<td style=" background: #97FFFF;">n562_s5/F</td>
</tr>
<tr>
<td>4.007</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[2][B]</td>
<td>n551_s8/I1</td>
</tr>
<tr>
<td>4.534</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C48[2][B]</td>
<td style=" background: #97FFFF;">n551_s8/F</td>
</tr>
<tr>
<td>4.536</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[3][A]</td>
<td>n551_s21/I1</td>
</tr>
<tr>
<td>5.034</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R20C48[3][A]</td>
<td style=" background: #97FFFF;">n551_s21/F</td>
</tr>
<tr>
<td>5.204</td>
<td>0.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[3][A]</td>
<td>WS2812_data_23_s2/I2</td>
</tr>
<tr>
<td>5.619</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R20C47[3][A]</td>
<td style=" background: #97FFFF;">WS2812_data_23_s2/F</td>
</tr>
<tr>
<td>7.111</td>
<td>1.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[2][B]</td>
<td style=" font-weight:bold;">WS2812_data_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.613</td>
<td>0.894</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[2][B]</td>
<td>WS2812_data_7_s0/CLK</td>
</tr>
<tr>
<td>38.302</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C43[2][B]</td>
<td>WS2812_data_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 43.471%; route: 0.887, 56.529%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.955, 35.281%; route: 3.204, 57.816%; tC2Q: 0.382, 6.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 43.299%; route: 0.894, 56.701%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.276</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.983</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.259</td>
</tr>
<tr>
<td class="label">From</td>
<td>bit_send_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_send_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.581</td>
<td>0.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[1][B]</td>
<td>bit_send_3_s1/CLK</td>
</tr>
<tr>
<td>1.963</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R22C48[1][B]</td>
<td style=" font-weight:bold;">bit_send_3_s1/Q</td>
</tr>
<tr>
<td>2.714</td>
<td>0.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[3][B]</td>
<td>n581_s7/I0</td>
</tr>
<tr>
<td>3.212</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R21C46[3][B]</td>
<td style=" background: #97FFFF;">n581_s7/F</td>
</tr>
<tr>
<td>3.778</td>
<td>0.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[2][B]</td>
<td>n582_s14/I2</td>
</tr>
<tr>
<td>4.294</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C45[2][B]</td>
<td style=" background: #97FFFF;">n582_s14/F</td>
</tr>
<tr>
<td>4.297</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[3][B]</td>
<td>n582_s11/I3</td>
</tr>
<tr>
<td>4.794</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C45[3][B]</td>
<td style=" background: #97FFFF;">n582_s11/F</td>
</tr>
<tr>
<td>5.639</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[3][A]</td>
<td>n132_s3/I2</td>
</tr>
<tr>
<td>6.137</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R21C47[3][A]</td>
<td style=" background: #97FFFF;">n132_s3/F</td>
</tr>
<tr>
<td>6.983</td>
<td>0.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[0][A]</td>
<td style=" font-weight:bold;">data_send_0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.632</td>
<td>0.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[0][A]</td>
<td>data_send_0_s0/CLK</td>
</tr>
<tr>
<td>38.259</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C45[0][A]</td>
<td>data_send_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 43.179%; route: 0.898, 56.821%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.009, 37.182%; route: 3.011, 55.738%; tC2Q: 0.382, 7.080%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 42.790%; route: 0.913, 57.210%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.319</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.554</td>
</tr>
<tr>
<td class="label">From</td>
<td>bit_send_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>bit_send_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.581</td>
<td>0.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[2][A]</td>
<td>bit_send_0_s1/CLK</td>
</tr>
<tr>
<td>1.963</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R22C48[2][A]</td>
<td style=" font-weight:bold;">bit_send_0_s1/Q</td>
</tr>
<tr>
<td>3.458</td>
<td>1.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C43[3][B]</td>
<td>n322_s64/I2</td>
</tr>
<tr>
<td>3.841</td>
<td>0.382</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C43[3][B]</td>
<td style=" background: #97FFFF;">n322_s64/F</td>
</tr>
<tr>
<td>3.841</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[3][A]</td>
<td>n322_s57/I1</td>
</tr>
<tr>
<td>4.037</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[3][A]</td>
<td style=" background: #97FFFF;">n322_s57/O</td>
</tr>
<tr>
<td>4.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[2][B]</td>
<td>n322_s55/I0</td>
</tr>
<tr>
<td>4.138</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[2][B]</td>
<td style=" background: #97FFFF;">n322_s55/O</td>
</tr>
<tr>
<td>4.138</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[1][B]</td>
<td>n322_s54/I0</td>
</tr>
<tr>
<td>4.239</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[1][B]</td>
<td style=" background: #97FFFF;">n322_s54/O</td>
</tr>
<tr>
<td>4.428</td>
<td>0.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C45[3][A]</td>
<td>n568_s10/I2</td>
</tr>
<tr>
<td>4.949</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R21C45[3][A]</td>
<td style=" background: #97FFFF;">n568_s10/F</td>
</tr>
<tr>
<td>5.109</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[2][B]</td>
<td>n581_s10/I0</td>
</tr>
<tr>
<td>5.571</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C46[2][B]</td>
<td style=" background: #97FFFF;">n581_s10/F</td>
</tr>
<tr>
<td>6.124</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[3][B]</td>
<td>n581_s9/I2</td>
</tr>
<tr>
<td>6.622</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R21C47[3][B]</td>
<td style=" background: #97FFFF;">n581_s9/F</td>
</tr>
<tr>
<td>6.972</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[2][A]</td>
<td>n581_s6/I1</td>
</tr>
<tr>
<td>7.234</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C48[2][A]</td>
<td style=" background: #97FFFF;">n581_s6/F</td>
</tr>
<tr>
<td>7.234</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[2][A]</td>
<td style=" font-weight:bold;">bit_send_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.618</td>
<td>0.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[2][A]</td>
<td>bit_send_0_s1/CLK</td>
</tr>
<tr>
<td>38.554</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C48[2][A]</td>
<td>bit_send_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 43.179%; route: 0.898, 56.821%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.524, 44.639%; route: 2.747, 48.596%; tC2Q: 0.382, 6.765%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 43.179%; route: 0.898, 56.821%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.323</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.227</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.549</td>
</tr>
<tr>
<td class="label">From</td>
<td>bit_send_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>state_0_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.581</td>
<td>0.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[2][A]</td>
<td>bit_send_0_s1/CLK</td>
</tr>
<tr>
<td>1.963</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R22C48[2][A]</td>
<td style=" font-weight:bold;">bit_send_0_s1/Q</td>
</tr>
<tr>
<td>3.458</td>
<td>1.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C43[3][B]</td>
<td>n322_s64/I2</td>
</tr>
<tr>
<td>3.841</td>
<td>0.382</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C43[3][B]</td>
<td style=" background: #97FFFF;">n322_s64/F</td>
</tr>
<tr>
<td>3.841</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[3][A]</td>
<td>n322_s57/I1</td>
</tr>
<tr>
<td>4.037</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[3][A]</td>
<td style=" background: #97FFFF;">n322_s57/O</td>
</tr>
<tr>
<td>4.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[2][B]</td>
<td>n322_s55/I0</td>
</tr>
<tr>
<td>4.138</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[2][B]</td>
<td style=" background: #97FFFF;">n322_s55/O</td>
</tr>
<tr>
<td>4.138</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[1][B]</td>
<td>n322_s54/I0</td>
</tr>
<tr>
<td>4.239</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[1][B]</td>
<td style=" background: #97FFFF;">n322_s54/O</td>
</tr>
<tr>
<td>4.428</td>
<td>0.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C45[3][A]</td>
<td>n568_s10/I2</td>
</tr>
<tr>
<td>4.949</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R21C45[3][A]</td>
<td style=" background: #97FFFF;">n568_s10/F</td>
</tr>
<tr>
<td>5.109</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[2][A]</td>
<td>n568_s6/I2</td>
</tr>
<tr>
<td>5.571</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C46[2][A]</td>
<td style=" background: #97FFFF;">n568_s6/F</td>
</tr>
<tr>
<td>6.074</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[2][A]</td>
<td>n568_s5/I0</td>
</tr>
<tr>
<td>6.536</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R21C47[2][A]</td>
<td style=" background: #97FFFF;">n568_s5/F</td>
</tr>
<tr>
<td>6.701</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[1][A]</td>
<td>WS2812_s7/I3</td>
</tr>
<tr>
<td>7.227</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C47[1][A]</td>
<td style=" background: #97FFFF;">WS2812_s7/F</td>
</tr>
<tr>
<td>7.227</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[1][A]</td>
<td style=" font-weight:bold;">state_0_s6/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.613</td>
<td>0.894</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[1][A]</td>
<td>state_0_s6/CLK</td>
</tr>
<tr>
<td>38.549</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C47[1][A]</td>
<td>state_0_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 43.179%; route: 0.898, 56.821%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.751, 48.727%; route: 2.513, 44.499%; tC2Q: 0.382, 6.774%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 43.299%; route: 0.894, 56.701%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.405</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.852</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.257</td>
</tr>
<tr>
<td class="label">From</td>
<td>bit_send_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_send_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.581</td>
<td>0.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[1][B]</td>
<td>bit_send_3_s1/CLK</td>
</tr>
<tr>
<td>1.963</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R22C48[1][B]</td>
<td style=" font-weight:bold;">bit_send_3_s1/Q</td>
</tr>
<tr>
<td>2.714</td>
<td>0.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[3][B]</td>
<td>n581_s7/I0</td>
</tr>
<tr>
<td>3.212</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R21C46[3][B]</td>
<td style=" background: #97FFFF;">n581_s7/F</td>
</tr>
<tr>
<td>3.778</td>
<td>0.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[2][B]</td>
<td>n582_s14/I2</td>
</tr>
<tr>
<td>4.294</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C45[2][B]</td>
<td style=" background: #97FFFF;">n582_s14/F</td>
</tr>
<tr>
<td>4.297</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[3][B]</td>
<td>n582_s11/I3</td>
</tr>
<tr>
<td>4.794</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C45[3][B]</td>
<td style=" background: #97FFFF;">n582_s11/F</td>
</tr>
<tr>
<td>5.639</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[3][A]</td>
<td>n132_s3/I2</td>
</tr>
<tr>
<td>6.137</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R21C47[3][A]</td>
<td style=" background: #97FFFF;">n132_s3/F</td>
</tr>
<tr>
<td>6.852</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[0][A]</td>
<td style=" font-weight:bold;">data_send_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.629</td>
<td>0.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[0][A]</td>
<td>data_send_1_s0/CLK</td>
</tr>
<tr>
<td>38.257</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C45[0][A]</td>
<td>data_send_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 43.179%; route: 0.898, 56.821%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.009, 38.108%; route: 2.880, 54.636%; tC2Q: 0.382, 7.256%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 42.857%; route: 0.910, 57.143%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.405</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.852</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.257</td>
</tr>
<tr>
<td class="label">From</td>
<td>bit_send_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_send_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.581</td>
<td>0.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[1][B]</td>
<td>bit_send_3_s1/CLK</td>
</tr>
<tr>
<td>1.963</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R22C48[1][B]</td>
<td style=" font-weight:bold;">bit_send_3_s1/Q</td>
</tr>
<tr>
<td>2.714</td>
<td>0.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[3][B]</td>
<td>n581_s7/I0</td>
</tr>
<tr>
<td>3.212</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R21C46[3][B]</td>
<td style=" background: #97FFFF;">n581_s7/F</td>
</tr>
<tr>
<td>3.778</td>
<td>0.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[2][B]</td>
<td>n582_s14/I2</td>
</tr>
<tr>
<td>4.294</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C45[2][B]</td>
<td style=" background: #97FFFF;">n582_s14/F</td>
</tr>
<tr>
<td>4.297</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[3][B]</td>
<td>n582_s11/I3</td>
</tr>
<tr>
<td>4.794</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C45[3][B]</td>
<td style=" background: #97FFFF;">n582_s11/F</td>
</tr>
<tr>
<td>5.639</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[3][A]</td>
<td>n132_s3/I2</td>
</tr>
<tr>
<td>6.137</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R21C47[3][A]</td>
<td style=" background: #97FFFF;">n132_s3/F</td>
</tr>
<tr>
<td>6.852</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[0][B]</td>
<td style=" font-weight:bold;">data_send_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.629</td>
<td>0.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[0][B]</td>
<td>data_send_2_s0/CLK</td>
</tr>
<tr>
<td>38.257</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C45[0][B]</td>
<td>data_send_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 43.179%; route: 0.898, 56.821%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.009, 38.108%; route: 2.880, 54.636%; tC2Q: 0.382, 7.256%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 42.857%; route: 0.910, 57.143%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.421</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.048</td>
</tr>
<tr>
<td class="label">From</td>
<td>WS2812_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>WS2812_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.046</td>
<td>0.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[0][A]</td>
<td>WS2812_s6/CLK</td>
</tr>
<tr>
<td>1.223</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R18C48[0][A]</td>
<td style=" font-weight:bold;">WS2812_s6/Q</td>
</tr>
<tr>
<td>1.230</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C48[0][A]</td>
<td>n540_s10/I2</td>
</tr>
<tr>
<td>1.421</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C48[0][A]</td>
<td style=" background: #97FFFF;">n540_s10/F</td>
</tr>
<tr>
<td>1.421</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C48[0][A]</td>
<td style=" font-weight:bold;">WS2812_s6/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.046</td>
<td>0.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[0][A]</td>
<td>WS2812_s6/CLK</td>
</tr>
<tr>
<td>1.048</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C48[0][A]</td>
<td>WS2812_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 64.552%; route: 0.371, 35.448%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 51.000%; route: 0.008, 2.000%; tC2Q: 0.176, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 64.552%; route: 0.371, 35.448%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.445</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.071</td>
</tr>
<tr>
<td class="label">From</td>
<td>bit_send_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>bit_send_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.070</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[1][A]</td>
<td>bit_send_5_s1/CLK</td>
</tr>
<tr>
<td>1.246</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R22C48[1][A]</td>
<td style=" font-weight:bold;">bit_send_5_s1/Q</td>
</tr>
<tr>
<td>1.253</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C48[1][A]</td>
<td>n489_s1/I2</td>
</tr>
<tr>
<td>1.445</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C48[1][A]</td>
<td style=" background: #97FFFF;">n489_s1/F</td>
</tr>
<tr>
<td>1.445</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C48[1][A]</td>
<td style=" font-weight:bold;">bit_send_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.070</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[1][A]</td>
<td>bit_send_5_s1/CLK</td>
</tr>
<tr>
<td>1.071</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C48[1][A]</td>
<td>bit_send_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 63.157%; route: 0.394, 36.843%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 51.000%; route: 0.008, 2.000%; tC2Q: 0.176, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 63.157%; route: 0.394, 36.843%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.458</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.085</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_count_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_count_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.083</td>
<td>0.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[0][A]</td>
<td>clk_count_1_s1/CLK</td>
</tr>
<tr>
<td>1.260</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R20C46[0][A]</td>
<td style=" font-weight:bold;">clk_count_1_s1/Q</td>
</tr>
<tr>
<td>1.267</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C46[0][A]</td>
<td>n571_s4/I2</td>
</tr>
<tr>
<td>1.458</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C46[0][A]</td>
<td style=" background: #97FFFF;">n571_s4/F</td>
</tr>
<tr>
<td>1.458</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C46[0][A]</td>
<td style=" font-weight:bold;">clk_count_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.083</td>
<td>0.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[0][A]</td>
<td>clk_count_1_s1/CLK</td>
</tr>
<tr>
<td>1.085</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C46[0][A]</td>
<td>clk_count_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 62.355%; route: 0.408, 37.645%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 51.000%; route: 0.008, 2.000%; tC2Q: 0.176, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 62.355%; route: 0.408, 37.645%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.426</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.053</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_count_14_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_count_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.051</td>
<td>0.376</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C49[0][A]</td>
<td>clk_count_14_s1/CLK</td>
</tr>
<tr>
<td>1.228</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R18C49[0][A]</td>
<td style=" font-weight:bold;">clk_count_14_s1/Q</td>
</tr>
<tr>
<td>1.235</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C49[0][A]</td>
<td>n558_s4/I0</td>
</tr>
<tr>
<td>1.426</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C49[0][A]</td>
<td style=" background: #97FFFF;">n558_s4/F</td>
</tr>
<tr>
<td>1.426</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C49[0][A]</td>
<td style=" font-weight:bold;">clk_count_14_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.051</td>
<td>0.376</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C49[0][A]</td>
<td>clk_count_14_s1/CLK</td>
</tr>
<tr>
<td>1.053</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C49[0][A]</td>
<td>clk_count_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 64.245%; route: 0.376, 35.755%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 51.000%; route: 0.008, 2.000%; tC2Q: 0.176, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 64.245%; route: 0.376, 35.755%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.377</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.446</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.068</td>
</tr>
<tr>
<td class="label">From</td>
<td>bit_send_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>bit_send_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.067</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[1][A]</td>
<td>bit_send_2_s1/CLK</td>
</tr>
<tr>
<td>1.243</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R21C47[1][A]</td>
<td style=" font-weight:bold;">bit_send_2_s1/Q</td>
</tr>
<tr>
<td>1.254</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C47[1][A]</td>
<td>n492_s1/I2</td>
</tr>
<tr>
<td>1.446</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C47[1][A]</td>
<td style=" background: #97FFFF;">n492_s1/F</td>
</tr>
<tr>
<td>1.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C47[1][A]</td>
<td style=" font-weight:bold;">bit_send_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.067</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[1][A]</td>
<td>bit_send_2_s1/CLK</td>
</tr>
<tr>
<td>1.068</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C47[1][A]</td>
<td>bit_send_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 63.323%; route: 0.391, 36.677%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 50.495%; route: 0.011, 2.970%; tC2Q: 0.176, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 63.323%; route: 0.391, 36.677%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.377</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.082</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_count_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_count_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.081</td>
<td>0.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[1][A]</td>
<td>clk_count_0_s1/CLK</td>
</tr>
<tr>
<td>1.257</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R21C46[1][A]</td>
<td style=" font-weight:bold;">clk_count_0_s1/Q</td>
</tr>
<tr>
<td>1.269</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C46[1][A]</td>
<td>n572_s4/I2</td>
</tr>
<tr>
<td>1.460</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C46[1][A]</td>
<td style=" background: #97FFFF;">n572_s4/F</td>
</tr>
<tr>
<td>1.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C46[1][A]</td>
<td style=" font-weight:bold;">clk_count_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.081</td>
<td>0.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[1][A]</td>
<td>clk_count_0_s1/CLK</td>
</tr>
<tr>
<td>1.082</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C46[1][A]</td>
<td>clk_count_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 62.481%; route: 0.406, 37.519%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 50.495%; route: 0.011, 2.970%; tC2Q: 0.176, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 62.481%; route: 0.406, 37.519%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.377</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.456</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.078</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_count_16_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_count_16_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.077</td>
<td>0.401</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C49[0][A]</td>
<td>clk_count_16_s1/CLK</td>
</tr>
<tr>
<td>1.253</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R21C49[0][A]</td>
<td style=" font-weight:bold;">clk_count_16_s1/Q</td>
</tr>
<tr>
<td>1.264</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C49[0][A]</td>
<td>n556_s4/I2</td>
</tr>
<tr>
<td>1.456</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C49[0][A]</td>
<td style=" background: #97FFFF;">n556_s4/F</td>
</tr>
<tr>
<td>1.456</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C49[0][A]</td>
<td style=" font-weight:bold;">clk_count_16_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.077</td>
<td>0.401</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C49[0][A]</td>
<td>clk_count_16_s1/CLK</td>
</tr>
<tr>
<td>1.078</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C49[0][A]</td>
<td>clk_count_16_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 62.735%; route: 0.401, 37.265%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 50.495%; route: 0.011, 2.970%; tC2Q: 0.176, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 62.735%; route: 0.401, 37.265%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.377</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.456</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.078</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_count_20_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_count_20_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.077</td>
<td>0.401</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C49[1][A]</td>
<td>clk_count_20_s1/CLK</td>
</tr>
<tr>
<td>1.253</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R21C49[1][A]</td>
<td style=" font-weight:bold;">clk_count_20_s1/Q</td>
</tr>
<tr>
<td>1.264</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C49[1][A]</td>
<td>n552_s4/I0</td>
</tr>
<tr>
<td>1.456</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C49[1][A]</td>
<td style=" background: #97FFFF;">n552_s4/F</td>
</tr>
<tr>
<td>1.456</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C49[1][A]</td>
<td style=" font-weight:bold;">clk_count_20_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.077</td>
<td>0.401</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C49[1][A]</td>
<td>clk_count_20_s1/CLK</td>
</tr>
<tr>
<td>1.078</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C49[1][A]</td>
<td>clk_count_20_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 62.735%; route: 0.401, 37.265%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 50.495%; route: 0.011, 2.970%; tC2Q: 0.176, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 62.735%; route: 0.401, 37.265%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.377</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.458</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.080</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_send_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_send_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.079</td>
<td>0.403</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[0][A]</td>
<td>data_send_0_s0/CLK</td>
</tr>
<tr>
<td>1.255</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R20C45[0][A]</td>
<td style=" font-weight:bold;">data_send_0_s0/Q</td>
</tr>
<tr>
<td>1.266</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C45[0][A]</td>
<td>n113_s2/I0</td>
</tr>
<tr>
<td>1.458</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C45[0][A]</td>
<td style=" background: #97FFFF;">n113_s2/F</td>
</tr>
<tr>
<td>1.458</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C45[0][A]</td>
<td style=" font-weight:bold;">data_send_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.079</td>
<td>0.403</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[0][A]</td>
<td>data_send_0_s0/CLK</td>
</tr>
<tr>
<td>1.080</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C45[0][A]</td>
<td>data_send_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 62.608%; route: 0.403, 37.392%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 50.495%; route: 0.011, 2.970%; tC2Q: 0.176, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 62.608%; route: 0.403, 37.392%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.381</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.451</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.070</td>
</tr>
<tr>
<td class="label">From</td>
<td>state_0_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>state_0_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.069</td>
<td>0.393</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[1][A]</td>
<td>state_0_s6/CLK</td>
</tr>
<tr>
<td>1.245</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R20C47[1][A]</td>
<td style=" font-weight:bold;">state_0_s6/Q</td>
</tr>
<tr>
<td>1.260</td>
<td>0.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C47[1][A]</td>
<td>WS2812_s7/I0</td>
</tr>
<tr>
<td>1.451</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C47[1][A]</td>
<td style=" background: #97FFFF;">WS2812_s7/F</td>
</tr>
<tr>
<td>1.451</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C47[1][A]</td>
<td style=" font-weight:bold;">state_0_s6/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.069</td>
<td>0.393</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[1][A]</td>
<td>state_0_s6/CLK</td>
</tr>
<tr>
<td>1.070</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C47[1][A]</td>
<td>state_0_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 63.194%; route: 0.393, 36.806%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 50.000%; route: 0.015, 3.922%; tC2Q: 0.176, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 63.194%; route: 0.393, 36.806%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.392</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.068</td>
</tr>
<tr>
<td class="label">From</td>
<td>state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>state_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.067</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[0][A]</td>
<td>state_1_s1/CLK</td>
</tr>
<tr>
<td>1.247</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R21C47[0][A]</td>
<td style=" font-weight:bold;">state_1_s1/Q</td>
</tr>
<tr>
<td>1.269</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[0][A]</td>
<td>n582_s10/I1</td>
</tr>
<tr>
<td>1.461</td>
<td>0.191</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C47[0][A]</td>
<td style=" background: #97FFFF;">n582_s10/F</td>
</tr>
<tr>
<td>1.461</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C47[0][A]</td>
<td style=" font-weight:bold;">state_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.067</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[0][A]</td>
<td>state_1_s1/CLK</td>
</tr>
<tr>
<td>1.068</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C47[0][A]</td>
<td>state_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 63.323%; route: 0.391, 36.677%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 48.571%; route: 0.023, 5.714%; tC2Q: 0.180, 45.714%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 63.323%; route: 0.391, 36.677%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.440</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.483</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.043</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_count_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_count_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.041</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[2][A]</td>
<td>clk_count_9_s1/CLK</td>
</tr>
<tr>
<td>1.218</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R18C47[2][A]</td>
<td style=" font-weight:bold;">clk_count_9_s1/Q</td>
</tr>
<tr>
<td>1.225</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[2][A]</td>
<td>n563_s4/I2</td>
</tr>
<tr>
<td>1.483</td>
<td>0.257</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C47[2][A]</td>
<td style=" background: #97FFFF;">n563_s4/F</td>
</tr>
<tr>
<td>1.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[2][A]</td>
<td style=" font-weight:bold;">clk_count_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.041</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[2][A]</td>
<td>clk_count_9_s1/CLK</td>
</tr>
<tr>
<td>1.043</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C47[2][A]</td>
<td>clk_count_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 64.862%; route: 0.366, 35.138%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.257, 58.357%; route: 0.008, 1.700%; tC2Q: 0.176, 39.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 64.862%; route: 0.366, 35.138%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.440</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.506</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.066</td>
</tr>
<tr>
<td class="label">From</td>
<td>bit_send_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>bit_send_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.065</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[2][A]</td>
<td>bit_send_7_s1/CLK</td>
</tr>
<tr>
<td>1.241</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R22C47[2][A]</td>
<td style=" font-weight:bold;">bit_send_7_s1/Q</td>
</tr>
<tr>
<td>1.248</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C47[2][A]</td>
<td>n487_s1/I2</td>
</tr>
<tr>
<td>1.506</td>
<td>0.257</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C47[2][A]</td>
<td style=" background: #97FFFF;">n487_s1/F</td>
</tr>
<tr>
<td>1.506</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C47[2][A]</td>
<td style=" font-weight:bold;">bit_send_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.065</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[2][A]</td>
<td>bit_send_7_s1/CLK</td>
</tr>
<tr>
<td>1.066</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C47[2][A]</td>
<td>bit_send_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 63.453%; route: 0.389, 36.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.257, 58.357%; route: 0.008, 1.700%; tC2Q: 0.176, 39.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 63.453%; route: 0.389, 36.547%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.444</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.515</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.071</td>
</tr>
<tr>
<td class="label">From</td>
<td>bit_send_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>bit_send_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.070</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[2][A]</td>
<td>bit_send_0_s1/CLK</td>
</tr>
<tr>
<td>1.246</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R22C48[2][A]</td>
<td style=" font-weight:bold;">bit_send_0_s1/Q</td>
</tr>
<tr>
<td>1.257</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C48[2][A]</td>
<td>n581_s6/I0</td>
</tr>
<tr>
<td>1.515</td>
<td>0.257</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C48[2][A]</td>
<td style=" background: #97FFFF;">n581_s6/F</td>
</tr>
<tr>
<td>1.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C48[2][A]</td>
<td style=" font-weight:bold;">bit_send_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.070</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[2][A]</td>
<td>bit_send_0_s1/CLK</td>
</tr>
<tr>
<td>1.071</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C48[2][A]</td>
<td>bit_send_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 63.157%; route: 0.394, 36.843%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.257, 57.865%; route: 0.011, 2.528%; tC2Q: 0.176, 39.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 63.157%; route: 0.394, 36.843%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.452</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.525</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.073</td>
</tr>
<tr>
<td class="label">From</td>
<td>WS2812_data_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>WS2812_data_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.072</td>
<td>0.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[0][B]</td>
<td>WS2812_data_18_s0/CLK</td>
</tr>
<tr>
<td>1.248</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R21C44[0][B]</td>
<td style=" font-weight:bold;">WS2812_data_18_s0/Q</td>
</tr>
<tr>
<td>1.525</td>
<td>0.277</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[0][A]</td>
<td style=" font-weight:bold;">WS2812_data_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.072</td>
<td>0.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[0][A]</td>
<td>WS2812_data_19_s0/CLK</td>
</tr>
<tr>
<td>1.073</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C44[0][A]</td>
<td>WS2812_data_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 63.028%; route: 0.396, 36.972%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.277, 61.157%; tC2Q: 0.176, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 63.028%; route: 0.396, 36.972%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.452</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.523</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.070</td>
</tr>
<tr>
<td class="label">From</td>
<td>WS2812_data_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>WS2812_data_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.069</td>
<td>0.393</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[2][A]</td>
<td>WS2812_data_0_s2/CLK</td>
</tr>
<tr>
<td>1.245</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R20C43[2][A]</td>
<td style=" font-weight:bold;">WS2812_data_0_s2/Q</td>
</tr>
<tr>
<td>1.523</td>
<td>0.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C43[1][B]</td>
<td style=" font-weight:bold;">WS2812_data_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.069</td>
<td>0.393</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[1][B]</td>
<td>WS2812_data_1_s0/CLK</td>
</tr>
<tr>
<td>1.070</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C43[1][B]</td>
<td>WS2812_data_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 63.194%; route: 0.393, 36.806%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.278, 61.157%; tC2Q: 0.176, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 63.194%; route: 0.393, 36.806%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.452</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.523</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.070</td>
</tr>
<tr>
<td class="label">From</td>
<td>WS2812_data_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>WS2812_data_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.069</td>
<td>0.393</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[1][B]</td>
<td>WS2812_data_1_s0/CLK</td>
</tr>
<tr>
<td>1.245</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R20C43[1][B]</td>
<td style=" font-weight:bold;">WS2812_data_1_s0/Q</td>
</tr>
<tr>
<td>1.523</td>
<td>0.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C43[1][A]</td>
<td style=" font-weight:bold;">WS2812_data_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.069</td>
<td>0.393</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[1][A]</td>
<td>WS2812_data_2_s0/CLK</td>
</tr>
<tr>
<td>1.070</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C43[1][A]</td>
<td>WS2812_data_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 63.194%; route: 0.393, 36.806%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.278, 61.157%; tC2Q: 0.176, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 63.194%; route: 0.393, 36.806%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.452</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.066</td>
</tr>
<tr>
<td class="label">From</td>
<td>WS2812_data_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>WS2812_data_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.065</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[0][B]</td>
<td>WS2812_data_4_s0/CLK</td>
</tr>
<tr>
<td>1.241</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R22C43[0][B]</td>
<td style=" font-weight:bold;">WS2812_data_4_s0/Q</td>
</tr>
<tr>
<td>1.518</td>
<td>0.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C43[0][A]</td>
<td style=" font-weight:bold;">WS2812_data_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.065</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[0][A]</td>
<td>WS2812_data_5_s0/CLK</td>
</tr>
<tr>
<td>1.066</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C43[0][A]</td>
<td>WS2812_data_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 63.453%; route: 0.389, 36.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.278, 61.157%; tC2Q: 0.176, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 63.453%; route: 0.389, 36.547%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.452</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.523</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.070</td>
</tr>
<tr>
<td class="label">From</td>
<td>WS2812_data_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>WS2812_data_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.069</td>
<td>0.393</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[3][A]</td>
<td>WS2812_data_6_s0/CLK</td>
</tr>
<tr>
<td>1.245</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R20C43[3][A]</td>
<td style=" font-weight:bold;">WS2812_data_6_s0/Q</td>
</tr>
<tr>
<td>1.523</td>
<td>0.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C43[2][B]</td>
<td style=" font-weight:bold;">WS2812_data_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.069</td>
<td>0.393</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[2][B]</td>
<td>WS2812_data_7_s0/CLK</td>
</tr>
<tr>
<td>1.070</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C43[2][B]</td>
<td>WS2812_data_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 63.194%; route: 0.393, 36.806%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.278, 61.157%; tC2Q: 0.176, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 63.194%; route: 0.393, 36.806%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.452</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.066</td>
</tr>
<tr>
<td class="label">From</td>
<td>WS2812_data_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>WS2812_data_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.065</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[2][B]</td>
<td>WS2812_data_8_s0/CLK</td>
</tr>
<tr>
<td>1.241</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R22C43[2][B]</td>
<td style=" font-weight:bold;">WS2812_data_8_s0/Q</td>
</tr>
<tr>
<td>1.518</td>
<td>0.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C43[2][A]</td>
<td style=" font-weight:bold;">WS2812_data_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.065</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[2][A]</td>
<td>WS2812_data_9_s0/CLK</td>
</tr>
<tr>
<td>1.066</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C43[2][A]</td>
<td>WS2812_data_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 63.453%; route: 0.389, 36.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.278, 61.157%; tC2Q: 0.176, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 63.453%; route: 0.389, 36.547%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.452</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.066</td>
</tr>
<tr>
<td class="label">From</td>
<td>WS2812_data_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>WS2812_data_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.065</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[2][A]</td>
<td>WS2812_data_9_s0/CLK</td>
</tr>
<tr>
<td>1.241</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R22C43[2][A]</td>
<td style=" font-weight:bold;">WS2812_data_9_s0/Q</td>
</tr>
<tr>
<td>1.518</td>
<td>0.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C43[1][B]</td>
<td style=" font-weight:bold;">WS2812_data_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.065</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[1][B]</td>
<td>WS2812_data_10_s0/CLK</td>
</tr>
<tr>
<td>1.066</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C43[1][B]</td>
<td>WS2812_data_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 63.453%; route: 0.389, 36.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.278, 61.157%; tC2Q: 0.176, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 63.453%; route: 0.389, 36.547%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.452</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.523</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.071</td>
</tr>
<tr>
<td class="label">From</td>
<td>WS2812_data_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>WS2812_data_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.070</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C44[0][B]</td>
<td>WS2812_data_13_s0/CLK</td>
</tr>
<tr>
<td>1.246</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R22C44[0][B]</td>
<td style=" font-weight:bold;">WS2812_data_13_s0/Q</td>
</tr>
<tr>
<td>1.523</td>
<td>0.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C44[0][A]</td>
<td style=" font-weight:bold;">WS2812_data_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.070</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C44[0][A]</td>
<td>WS2812_data_14_s0/CLK</td>
</tr>
<tr>
<td>1.071</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C44[0][A]</td>
<td>WS2812_data_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 63.157%; route: 0.394, 36.843%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.278, 61.157%; tC2Q: 0.176, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 63.157%; route: 0.394, 36.843%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.452</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.523</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.071</td>
</tr>
<tr>
<td class="label">From</td>
<td>WS2812_data_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>WS2812_data_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.070</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C44[2][B]</td>
<td>WS2812_data_21_s0/CLK</td>
</tr>
<tr>
<td>1.246</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R22C44[2][B]</td>
<td style=" font-weight:bold;">WS2812_data_21_s0/Q</td>
</tr>
<tr>
<td>1.523</td>
<td>0.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C44[2][A]</td>
<td style=" font-weight:bold;">WS2812_data_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.070</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C44[2][A]</td>
<td>WS2812_data_22_s0/CLK</td>
</tr>
<tr>
<td>1.071</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C44[2][A]</td>
<td>WS2812_data_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 63.157%; route: 0.394, 36.843%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.278, 61.157%; tC2Q: 0.176, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 63.157%; route: 0.394, 36.843%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.492</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.057</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_count_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_count_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.056</td>
<td>0.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[0][B]</td>
<td>clk_count_8_s1/CLK</td>
</tr>
<tr>
<td>1.232</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R18C46[0][B]</td>
<td style=" font-weight:bold;">clk_count_8_s1/Q</td>
</tr>
<tr>
<td>1.240</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C46[0][B]</td>
<td>n564_s5/I0</td>
</tr>
<tr>
<td>1.550</td>
<td>0.310</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C46[0][B]</td>
<td style=" background: #97FFFF;">n564_s5/F</td>
</tr>
<tr>
<td>1.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C46[0][B]</td>
<td style=" font-weight:bold;">clk_count_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.056</td>
<td>0.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[0][B]</td>
<td>clk_count_8_s1/CLK</td>
</tr>
<tr>
<td>1.057</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C46[0][B]</td>
<td>clk_count_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 63.979%; route: 0.380, 36.021%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 62.785%; route: 0.008, 1.519%; tC2Q: 0.176, 35.696%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 63.979%; route: 0.380, 36.021%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.493</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.558</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.066</td>
</tr>
<tr>
<td class="label">From</td>
<td>bit_send_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>bit_send_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.065</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[1][B]</td>
<td>bit_send_6_s1/CLK</td>
</tr>
<tr>
<td>1.241</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R22C47[1][B]</td>
<td style=" font-weight:bold;">bit_send_6_s1/Q</td>
</tr>
<tr>
<td>1.248</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C47[1][B]</td>
<td>n488_s1/I0</td>
</tr>
<tr>
<td>1.558</td>
<td>0.310</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C47[1][B]</td>
<td style=" background: #97FFFF;">n488_s1/F</td>
</tr>
<tr>
<td>1.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C47[1][B]</td>
<td style=" font-weight:bold;">bit_send_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.065</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[1][B]</td>
<td>bit_send_6_s1/CLK</td>
</tr>
<tr>
<td>1.066</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C47[1][B]</td>
<td>bit_send_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 63.453%; route: 0.389, 36.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 62.785%; route: 0.008, 1.519%; tC2Q: 0.176, 35.696%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 63.453%; route: 0.389, 36.547%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.745</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.995</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_27</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>clk_count_4_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>19.205</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.125</td>
<td>0.920</td>
<td>tNET</td>
<td>FF</td>
<td>clk_count_4_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.120</td>
<td>0.408</td>
<td>tNET</td>
<td>RR</td>
<td>clk_count_4_s1/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.745</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.995</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_27</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>clk_count_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>19.205</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.125</td>
<td>0.920</td>
<td>tNET</td>
<td>FF</td>
<td>clk_count_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.120</td>
<td>0.408</td>
<td>tNET</td>
<td>RR</td>
<td>clk_count_2_s1/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.745</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.995</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_27</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>clk_count_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>19.205</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.125</td>
<td>0.920</td>
<td>tNET</td>
<td>FF</td>
<td>clk_count_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.120</td>
<td>0.408</td>
<td>tNET</td>
<td>RR</td>
<td>clk_count_1_s1/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.746</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.996</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_27</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>data_send_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>19.205</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.122</td>
<td>0.917</td>
<td>tNET</td>
<td>FF</td>
<td>data_send_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.118</td>
<td>0.406</td>
<td>tNET</td>
<td>RR</td>
<td>data_send_8_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.746</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.996</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_27</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>clk_count_3_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>19.205</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.122</td>
<td>0.917</td>
<td>tNET</td>
<td>FF</td>
<td>clk_count_3_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.118</td>
<td>0.406</td>
<td>tNET</td>
<td>RR</td>
<td>clk_count_3_s1/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.746</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.996</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_27</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>clk_count_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>19.205</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.122</td>
<td>0.917</td>
<td>tNET</td>
<td>FF</td>
<td>clk_count_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.118</td>
<td>0.406</td>
<td>tNET</td>
<td>RR</td>
<td>clk_count_0_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.746</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.996</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_27</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>data_send_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>19.205</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.122</td>
<td>0.917</td>
<td>tNET</td>
<td>FF</td>
<td>data_send_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.118</td>
<td>0.406</td>
<td>tNET</td>
<td>RR</td>
<td>data_send_7_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.000</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_27</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>clk_count_13_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>19.205</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.116</td>
<td>0.910</td>
<td>tNET</td>
<td>FF</td>
<td>clk_count_13_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.116</td>
<td>0.403</td>
<td>tNET</td>
<td>RR</td>
<td>clk_count_13_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.000</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_27</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>clk_count_11_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>19.205</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.116</td>
<td>0.910</td>
<td>tNET</td>
<td>FF</td>
<td>clk_count_11_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.116</td>
<td>0.403</td>
<td>tNET</td>
<td>RR</td>
<td>clk_count_11_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.000</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_27</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>clk_count_10_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>19.205</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.116</td>
<td>0.910</td>
<td>tNET</td>
<td>FF</td>
<td>clk_count_10_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.116</td>
<td>0.403</td>
<td>tNET</td>
<td>RR</td>
<td>clk_count_10_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>67</td>
<td>clk_d</td>
<td>30.615</td>
<td>0.922</td>
</tr>
<tr>
<td>25</td>
<td>n551_27</td>
<td>31.191</td>
<td>1.264</td>
</tr>
<tr>
<td>24</td>
<td>WS2812_data_23_6</td>
<td>31.191</td>
<td>1.492</td>
</tr>
<tr>
<td>23</td>
<td>WS2812_13</td>
<td>32.636</td>
<td>2.465</td>
</tr>
<tr>
<td>19</td>
<td>state[1]</td>
<td>32.736</td>
<td>0.912</td>
</tr>
<tr>
<td>17</td>
<td>bit_send_0_6</td>
<td>30.615</td>
<td>1.633</td>
</tr>
<tr>
<td>10</td>
<td>bit_send_1_7</td>
<td>31.478</td>
<td>1.030</td>
</tr>
<tr>
<td>9</td>
<td>n132_7</td>
<td>31.276</td>
<td>0.846</td>
</tr>
<tr>
<td>9</td>
<td>state[0]</td>
<td>32.636</td>
<td>0.905</td>
</tr>
<tr>
<td>9</td>
<td>data_send_8_9</td>
<td>32.637</td>
<td>0.629</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R21C47</td>
<td>33.33%</td>
</tr>
<tr>
<td>R20C47</td>
<td>31.94%</td>
</tr>
<tr>
<td>R18C47</td>
<td>30.56%</td>
</tr>
<tr>
<td>R21C48</td>
<td>29.17%</td>
</tr>
<tr>
<td>R22C43</td>
<td>29.17%</td>
</tr>
<tr>
<td>R21C46</td>
<td>26.39%</td>
</tr>
<tr>
<td>R20C49</td>
<td>25.00%</td>
</tr>
<tr>
<td>R21C45</td>
<td>25.00%</td>
</tr>
<tr>
<td>R20C48</td>
<td>25.00%</td>
</tr>
<tr>
<td>R22C47</td>
<td>25.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk_27 -period 37.037 -waveform {0 18.518} [get_ports {clk}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
