#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed Nov  8 12:57:35 2023
# Process ID: 13584
# Current directory: D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_MIPI_D_PHY_RX_0_0_synth_1
# Command line: vivado.exe -log system_MIPI_D_PHY_RX_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_MIPI_D_PHY_RX_0_0.tcl
# Log file: D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_MIPI_D_PHY_RX_0_0_synth_1/system_MIPI_D_PHY_RX_0_0.vds
# Journal file: D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_MIPI_D_PHY_RX_0_0_synth_1\vivado.jou
# Running On: RATNA, OS: Windows, CPU Frequency: 1997 MHz, CPU Physical cores: 14, Host memory: 34010 MB
#-----------------------------------------------------------
source system_MIPI_D_PHY_RX_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 566.379 ; gain = 182.012
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Project2023/SG-Extended/ZyboOrg/hw/hw.ipdefs/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_MIPI_D_PHY_RX_0_0
Command: synth_design -top system_MIPI_D_PHY_RX_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5240
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 1476.957 ; gain = 438.562
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:69]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:71]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:109]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:111]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:150]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:152]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:192]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:194]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:235]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:237]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:279]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:281]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:324]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:326]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:370]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:372]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:417]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:419]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:465]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:467]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:514]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:516]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:564]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:566]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:615]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:617]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:69]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:71]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:109]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:111]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:150]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:152]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:192]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:194]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:235]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:237]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:279]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:281]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:324]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:326]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:370]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:372]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:417]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:419]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:465]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:467]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:514]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:516]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:564]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:566]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:615]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:617]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:65]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:67]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:100]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:102]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:135]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:137]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:170]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:172]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:205]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:207]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:240]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:242]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:275]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:277]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:310]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:312]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:345]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:347]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:380]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:382]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:415]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:417]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:450]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:452]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:485]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:487]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:65]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:67]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:100]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:102]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:135]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:137]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:170]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:172]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:205]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:207]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:240]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:242]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:275]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:277]
INFO: [Common 17-14] Message 'Synth 8-11241' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-9112] actual for formal port 'areset' is neither a static name nor a globally static expression [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ipshared/7858/hdl/HS_Deserializer.vhd:266]
INFO: [Synth 8-638] synthesizing module 'system_MIPI_D_PHY_RX_0_0' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/synth/system_MIPI_D_PHY_RX_0_0.vhd:138]
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter kVersionMajor bound to: 1 - type: integer 
	Parameter kVersionMinor bound to: 3 - type: integer 
	Parameter kNoOfDataLanes bound to: 2 - type: integer 
	Parameter kGenerateMMCM bound to: 0 - type: bool 
	Parameter kGenerateAXIL bound to: 1 - type: bool 
	Parameter kAddDelayClk_ps bound to: 0 - type: integer 
	Parameter kAddDelayData0_ps bound to: 0 - type: integer 
	Parameter kAddDelayData1_ps bound to: 0 - type: integer 
	Parameter kRefClkFreqHz bound to: 200000000 - type: integer 
	Parameter kDebug bound to: 0 - type: bool 
	Parameter C_S_AXI_LITE_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter kLPFromLane0 bound to: 0 - type: bool 
	Parameter kSharedLogic bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'MIPI_DPHY_Receiver' declared at 'd:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ipshared/7858/hdl/MIPI_DPHY_Receiver.vhd:53' bound to instance 'U0' of component 'MIPI_DPHY_Receiver' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/synth/system_MIPI_D_PHY_RX_0_0.vhd:322]
INFO: [Synth 8-638] synthesizing module 'MIPI_DPHY_Receiver' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ipshared/7858/hdl/MIPI_DPHY_Receiver.vhd:183]
INFO: [Synth 8-638] synthesizing module 'MIPI_DPHY_Receiver_S_AXI_Lite' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ipshared/7858/hdl/S_AXI_Lite.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'MIPI_DPHY_Receiver_S_AXI_Lite' (0#1) [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ipshared/7858/hdl/S_AXI_Lite.vhd:120]
INFO: [Synth 8-638] synthesizing module 'ResetBridge' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ipshared/7858/hdl/SyncAsyncReset.vhd:65]
INFO: [Synth 8-638] synthesizing module 'SyncAsync' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ipshared/7858/hdl/SyncAsync.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'SyncAsync' (0#1) [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ipshared/7858/hdl/SyncAsync.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'ResetBridge' (0#1) [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ipshared/7858/hdl/SyncAsyncReset.vhd:65]
INFO: [Synth 8-638] synthesizing module 'SyncAsync__parameterized0' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ipshared/7858/hdl/SyncAsync.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'SyncAsync__parameterized0' (0#1) [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ipshared/7858/hdl/SyncAsync.vhd:66]
INFO: [Synth 8-113] binding component instance 'IDelayCtrlX' to cell 'IDELAYCTRL' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ipshared/7858/hdl/MIPI_DPHY_Receiver.vhd:412]
INFO: [Synth 8-638] synthesizing module 'InputBuffer' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ipshared/7858/hdl/InputBuffer.vhd:67]
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-113] binding component instance 'LaneHighSpeed' to cell 'IBUFDS' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ipshared/7858/hdl/InputBuffer.vhd:71]
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: HSUL_12 - type: string 
INFO: [Synth 8-113] binding component instance 'LaneLowPower0' to cell 'IBUF' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ipshared/7858/hdl/InputBuffer.vhd:83]
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: HSUL_12 - type: string 
INFO: [Synth 8-113] binding component instance 'LaneLowPower1' to cell 'IBUF' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ipshared/7858/hdl/InputBuffer.vhd:92]
INFO: [Synth 8-256] done synthesizing module 'InputBuffer' (0#1) [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ipshared/7858/hdl/InputBuffer.vhd:67]
INFO: [Synth 8-638] synthesizing module 'DPHY_LaneSCNN' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ipshared/7858/hdl/DPHY_LaneSCNN.vhd:84]
INFO: [Synth 8-638] synthesizing module 'GlitchFilter' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ipshared/7858/hdl/GlitchFilter.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'GlitchFilter' (0#1) [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ipshared/7858/hdl/GlitchFilter.vhd:62]
INFO: [Synth 8-638] synthesizing module 'HS_Clocking' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ipshared/7858/hdl/HS_Clocking.vhd:75]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: CLOCK - type: string 
INFO: [Synth 8-113] binding component instance 'InputDelay' to cell 'IDELAYE2' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ipshared/7858/hdl/HS_Clocking.vhd:117]
INFO: [Synth 8-113] binding component instance 'SerialClkBuffer' to cell 'BUFIO' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ipshared/7858/hdl/HS_Clocking.vhd:267]
	Parameter BUFR_DIVIDE bound to: 4 - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'DivClkBuffer' to cell 'BUFR' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ipshared/7858/hdl/HS_Clocking.vhd:273]
INFO: [Synth 8-256] done synthesizing module 'HS_Clocking' (0#1) [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ipshared/7858/hdl/HS_Clocking.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'DPHY_LaneSCNN' (0#1) [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ipshared/7858/hdl/DPHY_LaneSCNN.vhd:84]
INFO: [Synth 8-638] synthesizing module 'InputBuffer__parameterized0' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ipshared/7858/hdl/InputBuffer.vhd:67]
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-113] binding component instance 'LaneHighSpeed' to cell 'IBUFDS' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ipshared/7858/hdl/InputBuffer.vhd:71]
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: HSUL_12 - type: string 
INFO: [Synth 8-113] binding component instance 'LaneLowPower0' to cell 'IBUF' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ipshared/7858/hdl/InputBuffer.vhd:83]
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: HSUL_12 - type: string 
INFO: [Synth 8-113] binding component instance 'LaneLowPower1' to cell 'IBUF' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ipshared/7858/hdl/InputBuffer.vhd:92]
INFO: [Synth 8-256] done synthesizing module 'InputBuffer__parameterized0' (0#1) [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ipshared/7858/hdl/InputBuffer.vhd:67]
INFO: [Synth 8-638] synthesizing module 'DPHY_LaneSFEN' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ipshared/7858/hdl/DPHY_LaneSFEN.vhd:114]
INFO: [Synth 8-638] synthesizing module 'HS_Deserializer' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ipshared/7858/hdl/HS_Deserializer.vhd:93]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAY_VALUE bound to: 12 - type: integer 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'InputDelay' to cell 'IDELAYE2' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ipshared/7858/hdl/HS_Deserializer.vhd:166]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter NUM_CE bound to: 1 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Deserializer' to cell 'ISERDESE2' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ipshared/7858/hdl/HS_Deserializer.vhd:197]
INFO: [Synth 8-638] synthesizing module 'SyncAsync__parameterized1' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ipshared/7858/hdl/SyncAsync.vhd:66]
WARNING: [Synth 8-11358] null range expression ignored [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ipshared/7858/hdl/SyncAsync.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'SyncAsync__parameterized1' (0#1) [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ipshared/7858/hdl/SyncAsync.vhd:66]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b1 
	Parameter INIT_Q2 bound to: 1'b1 
	Parameter INIT_Q3 bound to: 1'b1 
	Parameter INIT_Q4 bound to: 1'b1 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: NONE - type: string 
	Parameter NUM_CE bound to: 1 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b1 
	Parameter SRVAL_Q2 bound to: 1'b1 
	Parameter SRVAL_Q3 bound to: 1'b1 
	Parameter SRVAL_Q4 bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'LP_DeserializerX' to cell 'ISERDESE2' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ipshared/7858/hdl/HS_Deserializer.vhd:276]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b1 
	Parameter INIT_Q2 bound to: 1'b1 
	Parameter INIT_Q3 bound to: 1'b1 
	Parameter INIT_Q4 bound to: 1'b1 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: NONE - type: string 
	Parameter NUM_CE bound to: 1 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b1 
	Parameter SRVAL_Q2 bound to: 1'b1 
	Parameter SRVAL_Q3 bound to: 1'b1 
	Parameter SRVAL_Q4 bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'LP_DeserializerX' to cell 'ISERDESE2' [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ipshared/7858/hdl/HS_Deserializer.vhd:276]
INFO: [Synth 8-256] done synthesizing module 'HS_Deserializer' (0#1) [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ipshared/7858/hdl/HS_Deserializer.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'DPHY_LaneSFEN' (0#1) [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ipshared/7858/hdl/DPHY_LaneSFEN.vhd:114]
INFO: [Synth 8-256] done synthesizing module 'MIPI_DPHY_Receiver' (0#1) [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ipshared/7858/hdl/MIPI_DPHY_Receiver.vhd:183]
INFO: [Synth 8-256] done synthesizing module 'system_MIPI_D_PHY_RX_0_0' (0#1) [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/synth/system_MIPI_D_PHY_RX_0_0.vhd:138]
WARNING: [Synth 8-3848] Net dDataOut9 in module/entity HS_Deserializer does not have driver. [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ipshared/7858/hdl/HS_Deserializer.vhd:74]
WARNING: [Synth 8-3848] Net aErrEsc in module/entity DPHY_LaneSFEN does not have driver. [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ipshared/7858/hdl/DPHY_LaneSFEN.vhd:95]
WARNING: [Synth 8-3848] Net aErrControl in module/entity DPHY_LaneSFEN does not have driver. [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ipshared/7858/hdl/DPHY_LaneSFEN.vhd:96]
WARNING: [Synth 8-3848] Net aClkErrControl in module/entity MIPI_DPHY_Receiver does not have driver. [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ipshared/7858/hdl/MIPI_DPHY_Receiver.vhd:100]
WARNING: [Synth 8-3848] Net SFEN_Lanes[0][aUlpsActiveNot] in module/entity MIPI_DPHY_Receiver does not have driver. [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ipshared/7858/hdl/MIPI_DPHY_Receiver.vhd:255]
WARNING: [Synth 8-3848] Net SFEN_Lanes[0][RxClkEsc] in module/entity MIPI_DPHY_Receiver does not have driver. [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ipshared/7858/hdl/MIPI_DPHY_Receiver.vhd:255]
WARNING: [Synth 8-3848] Net SFEN_Lanes[0][aRxDataEsc] in module/entity MIPI_DPHY_Receiver does not have driver. [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ipshared/7858/hdl/MIPI_DPHY_Receiver.vhd:255]
WARNING: [Synth 8-3848] Net SFEN_Lanes[0][aRxValidEsc] in module/entity MIPI_DPHY_Receiver does not have driver. [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ipshared/7858/hdl/MIPI_DPHY_Receiver.vhd:255]
WARNING: [Synth 8-3848] Net SFEN_Lanes[0][aRxLpdtEsc] in module/entity MIPI_DPHY_Receiver does not have driver. [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ipshared/7858/hdl/MIPI_DPHY_Receiver.vhd:255]
WARNING: [Synth 8-3848] Net SFEN_Lanes[0][aRxUlpsEsc] in module/entity MIPI_DPHY_Receiver does not have driver. [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ipshared/7858/hdl/MIPI_DPHY_Receiver.vhd:255]
WARNING: [Synth 8-3848] Net SFEN_Lanes[0][aRxTriggerEsc] in module/entity MIPI_DPHY_Receiver does not have driver. [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ipshared/7858/hdl/MIPI_DPHY_Receiver.vhd:255]
WARNING: [Synth 8-3848] Net SFEN_Lanes[1][aUlpsActiveNot] in module/entity MIPI_DPHY_Receiver does not have driver. [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ipshared/7858/hdl/MIPI_DPHY_Receiver.vhd:255]
WARNING: [Synth 8-3848] Net SFEN_Lanes[1][RxClkEsc] in module/entity MIPI_DPHY_Receiver does not have driver. [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ipshared/7858/hdl/MIPI_DPHY_Receiver.vhd:255]
WARNING: [Synth 8-3848] Net SFEN_Lanes[1][aRxDataEsc] in module/entity MIPI_DPHY_Receiver does not have driver. [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ipshared/7858/hdl/MIPI_DPHY_Receiver.vhd:255]
WARNING: [Synth 8-3848] Net SFEN_Lanes[1][aRxValidEsc] in module/entity MIPI_DPHY_Receiver does not have driver. [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ipshared/7858/hdl/MIPI_DPHY_Receiver.vhd:255]
WARNING: [Synth 8-3848] Net SFEN_Lanes[1][aRxLpdtEsc] in module/entity MIPI_DPHY_Receiver does not have driver. [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ipshared/7858/hdl/MIPI_DPHY_Receiver.vhd:255]
WARNING: [Synth 8-3848] Net SFEN_Lanes[1][aRxUlpsEsc] in module/entity MIPI_DPHY_Receiver does not have driver. [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ipshared/7858/hdl/MIPI_DPHY_Receiver.vhd:255]
WARNING: [Synth 8-3848] Net SFEN_Lanes[1][aRxTriggerEsc] in module/entity MIPI_DPHY_Receiver does not have driver. [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ipshared/7858/hdl/MIPI_DPHY_Receiver.vhd:255]
WARNING: [Synth 8-3848] Net dLP0_in[0] in module/entity MIPI_DPHY_Receiver does not have driver. [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ipshared/7858/hdl/MIPI_DPHY_Receiver.vhd:209]
WARNING: [Synth 8-3848] Net dLP1_in[0] in module/entity MIPI_DPHY_Receiver does not have driver. [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ipshared/7858/hdl/MIPI_DPHY_Receiver.vhd:209]
WARNING: [Synth 8-3848] Net cLP_in[0] in module/entity MIPI_DPHY_Receiver does not have driver. [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ipshared/7858/hdl/MIPI_DPHY_Receiver.vhd:214]
WARNING: [Synth 8-3848] Net dLP0_in[1] in module/entity MIPI_DPHY_Receiver does not have driver. [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ipshared/7858/hdl/MIPI_DPHY_Receiver.vhd:209]
WARNING: [Synth 8-3848] Net dLP1_in[1] in module/entity MIPI_DPHY_Receiver does not have driver. [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ipshared/7858/hdl/MIPI_DPHY_Receiver.vhd:209]
WARNING: [Synth 8-3848] Net cLP_in[1] in module/entity MIPI_DPHY_Receiver does not have driver. [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ipshared/7858/hdl/MIPI_DPHY_Receiver.vhd:214]
WARNING: [Synth 8-7129] Port dDataOut9[8] in module HS_Deserializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port dDataOut9[7] in module HS_Deserializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port dDataOut9[6] in module HS_Deserializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port dDataOut9[5] in module HS_Deserializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port dDataOut9[4] in module HS_Deserializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port dDataOut9[3] in module HS_Deserializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port dDataOut9[2] in module HS_Deserializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port dDataOut9[1] in module HS_Deserializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port dDataOut9[0] in module HS_Deserializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port dLP0_in[7] in module HS_Deserializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port dLP0_in[6] in module HS_Deserializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port dLP0_in[5] in module HS_Deserializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port dLP0_in[4] in module HS_Deserializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port dLP0_in[3] in module HS_Deserializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port dLP0_in[2] in module HS_Deserializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port dLP0_in[1] in module HS_Deserializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port dLP0_in[0] in module HS_Deserializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port dLP1_in[7] in module HS_Deserializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port dLP1_in[6] in module HS_Deserializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port dLP1_in[5] in module HS_Deserializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port dLP1_in[4] in module HS_Deserializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port dLP1_in[3] in module HS_Deserializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port dLP1_in[2] in module HS_Deserializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port dLP1_in[1] in module HS_Deserializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port dLP1_in[0] in module HS_Deserializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port aErrEsc in module DPHY_LaneSFEN is either unconnected or has no load
WARNING: [Synth 8-7129] Port aErrControl in module DPHY_LaneSFEN is either unconnected or has no load
WARNING: [Synth 8-7129] Port cLP_in[1] in module DPHY_LaneSFEN is either unconnected or has no load
WARNING: [Synth 8-7129] Port cLP_in[0] in module DPHY_LaneSFEN is either unconnected or has no load
WARNING: [Synth 8-7129] Port aForceRxmode in module DPHY_LaneSCNN is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module MIPI_DPHY_Receiver_S_AXI_Lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module MIPI_DPHY_Receiver_S_AXI_Lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module MIPI_DPHY_Receiver_S_AXI_Lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module MIPI_DPHY_Receiver_S_AXI_Lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module MIPI_DPHY_Receiver_S_AXI_Lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module MIPI_DPHY_Receiver_S_AXI_Lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port aClkErrControl in module MIPI_DPHY_Receiver is either unconnected or has no load
WARNING: [Synth 8-7129] Port aD0UlpsActiveNot in module MIPI_DPHY_Receiver is either unconnected or has no load
WARNING: [Synth 8-7129] Port D0RxClkEsc in module MIPI_DPHY_Receiver is either unconnected or has no load
WARNING: [Synth 8-7129] Port aD0RxDataEsc[7] in module MIPI_DPHY_Receiver is either unconnected or has no load
WARNING: [Synth 8-7129] Port aD0RxDataEsc[6] in module MIPI_DPHY_Receiver is either unconnected or has no load
WARNING: [Synth 8-7129] Port aD0RxDataEsc[5] in module MIPI_DPHY_Receiver is either unconnected or has no load
WARNING: [Synth 8-7129] Port aD0RxDataEsc[4] in module MIPI_DPHY_Receiver is either unconnected or has no load
WARNING: [Synth 8-7129] Port aD0RxDataEsc[3] in module MIPI_DPHY_Receiver is either unconnected or has no load
WARNING: [Synth 8-7129] Port aD0RxDataEsc[2] in module MIPI_DPHY_Receiver is either unconnected or has no load
WARNING: [Synth 8-7129] Port aD0RxDataEsc[1] in module MIPI_DPHY_Receiver is either unconnected or has no load
WARNING: [Synth 8-7129] Port aD0RxDataEsc[0] in module MIPI_DPHY_Receiver is either unconnected or has no load
WARNING: [Synth 8-7129] Port aD0RxValidEsc in module MIPI_DPHY_Receiver is either unconnected or has no load
WARNING: [Synth 8-7129] Port aD0RxLpdtEsc in module MIPI_DPHY_Receiver is either unconnected or has no load
WARNING: [Synth 8-7129] Port aD0RxUlpsEsc in module MIPI_DPHY_Receiver is either unconnected or has no load
WARNING: [Synth 8-7129] Port aD0RxTriggerEsc[3] in module MIPI_DPHY_Receiver is either unconnected or has no load
WARNING: [Synth 8-7129] Port aD0RxTriggerEsc[2] in module MIPI_DPHY_Receiver is either unconnected or has no load
WARNING: [Synth 8-7129] Port aD0RxTriggerEsc[1] in module MIPI_DPHY_Receiver is either unconnected or has no load
WARNING: [Synth 8-7129] Port aD0RxTriggerEsc[0] in module MIPI_DPHY_Receiver is either unconnected or has no load
WARNING: [Synth 8-7129] Port aD1UlpsActiveNot in module MIPI_DPHY_Receiver is either unconnected or has no load
WARNING: [Synth 8-7129] Port D1RxClkEsc in module MIPI_DPHY_Receiver is either unconnected or has no load
WARNING: [Synth 8-7129] Port aD1RxDataEsc[7] in module MIPI_DPHY_Receiver is either unconnected or has no load
WARNING: [Synth 8-7129] Port aD1RxDataEsc[6] in module MIPI_DPHY_Receiver is either unconnected or has no load
WARNING: [Synth 8-7129] Port aD1RxDataEsc[5] in module MIPI_DPHY_Receiver is either unconnected or has no load
WARNING: [Synth 8-7129] Port aD1RxDataEsc[4] in module MIPI_DPHY_Receiver is either unconnected or has no load
WARNING: [Synth 8-7129] Port aD1RxDataEsc[3] in module MIPI_DPHY_Receiver is either unconnected or has no load
WARNING: [Synth 8-7129] Port aD1RxDataEsc[2] in module MIPI_DPHY_Receiver is either unconnected or has no load
WARNING: [Synth 8-7129] Port aD1RxDataEsc[1] in module MIPI_DPHY_Receiver is either unconnected or has no load
WARNING: [Synth 8-7129] Port aD1RxDataEsc[0] in module MIPI_DPHY_Receiver is either unconnected or has no load
WARNING: [Synth 8-7129] Port aD1RxValidEsc in module MIPI_DPHY_Receiver is either unconnected or has no load
WARNING: [Synth 8-7129] Port aD1RxLpdtEsc in module MIPI_DPHY_Receiver is either unconnected or has no load
WARNING: [Synth 8-7129] Port aD1RxUlpsEsc in module MIPI_DPHY_Receiver is either unconnected or has no load
WARNING: [Synth 8-7129] Port aD1RxTriggerEsc[3] in module MIPI_DPHY_Receiver is either unconnected or has no load
WARNING: [Synth 8-7129] Port aD1RxTriggerEsc[2] in module MIPI_DPHY_Receiver is either unconnected or has no load
WARNING: [Synth 8-7129] Port aD1RxTriggerEsc[1] in module MIPI_DPHY_Receiver is either unconnected or has no load
WARNING: [Synth 8-7129] Port aD1RxTriggerEsc[0] in module MIPI_DPHY_Receiver is either unconnected or has no load
WARNING: [Synth 8-7129] Port rDlyCtrlLockedIn in module MIPI_DPHY_Receiver is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:50 ; elapsed = 00:01:02 . Memory (MB): peak = 1876.066 ; gain = 837.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:01:03 . Memory (MB): peak = 1876.066 ; gain = 837.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:50 ; elapsed = 00:01:03 . Memory (MB): peak = 1876.066 ; gain = 837.672
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1876.066 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/MIPI_DPHY_Receiver_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/MIPI_DPHY_Receiver_ooc.xdc] for cell 'U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_scnn_refclk'. The XDC file d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_sfen_refclk'. The XDC file d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_sfen_rxclk'. The XDC file d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
Parsing XDC File [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/MIPI_DPHY_Receiver.xdc] for cell 'U0'
Finished Parsing XDC File [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/MIPI_DPHY_Receiver.xdc] for cell 'U0'
Parsing XDC File [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_MIPI_D_PHY_RX_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_MIPI_D_PHY_RX_0_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_MIPI_D_PHY_RX_0_0_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_MIPI_D_PHY_RX_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_MIPI_D_PHY_RX_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/MIPI_DPHY_Receiver_clocks.xdc] for cell 'U0'
Finished Parsing XDC File [d:/Project2023/SG-Extended/ZyboOrg/hw/hw.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/MIPI_DPHY_Receiver_clocks.xdc] for cell 'U0'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1876.066 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.106 . Memory (MB): peak = 1876.066 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:14 ; elapsed = 00:01:33 . Memory (MB): peak = 1876.066 ; gain = 837.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:14 ; elapsed = 00:01:33 . Memory (MB): peak = 1876.066 ; gain = 837.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_MIPI_D_PHY_RX_0_0_synth_1/dont_touch.xdc, line 33).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:14 ; elapsed = 00:01:33 . Memory (MB): peak = 1876.066 ; gain = 837.672
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'DPHY_LaneSCNN'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'DPHY_LaneSFEN'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  stinit |                        000000001 |                             0000
                  ststop |                        000000010 |                             0001
               sths_prpr |                        000000100 |                             0010
               sths_term |                        000001000 |                             0011
                sths_clk |                        000010000 |                             0100
                sths_end |                        000100000 |                             0101
             stulps_rqst |                        001000000 |                             1000
                  stulps |                        010000000 |                             0110
             stulps_exit |                        100000000 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'DPHY_LaneSCNN'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         stinitcountdown |                              101 |                              000
           stwaitforstop |                              100 |                              001
                  ststop |                              001 |                              010
               sths_rqst |                              011 |                              011
             sths_settle |                              010 |                              100
                sths_rcv |                              000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'DPHY_LaneSFEN'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:15 ; elapsed = 00:01:35 . Memory (MB): peak = 1876.066 ; gain = 837.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port aClkErrControl in module MIPI_DPHY_Receiver is either unconnected or has no load
WARNING: [Synth 8-7129] Port aD0UlpsActiveNot in module MIPI_DPHY_Receiver is either unconnected or has no load
WARNING: [Synth 8-7129] Port D0RxClkEsc in module MIPI_DPHY_Receiver is either unconnected or has no load
WARNING: [Synth 8-7129] Port aD0RxDataEsc[7] in module MIPI_DPHY_Receiver is either unconnected or has no load
WARNING: [Synth 8-7129] Port aD0RxDataEsc[6] in module MIPI_DPHY_Receiver is either unconnected or has no load
WARNING: [Synth 8-7129] Port aD0RxDataEsc[5] in module MIPI_DPHY_Receiver is either unconnected or has no load
WARNING: [Synth 8-7129] Port aD0RxDataEsc[4] in module MIPI_DPHY_Receiver is either unconnected or has no load
WARNING: [Synth 8-7129] Port aD0RxDataEsc[3] in module MIPI_DPHY_Receiver is either unconnected or has no load
WARNING: [Synth 8-7129] Port aD0RxDataEsc[2] in module MIPI_DPHY_Receiver is either unconnected or has no load
WARNING: [Synth 8-7129] Port aD0RxDataEsc[1] in module MIPI_DPHY_Receiver is either unconnected or has no load
WARNING: [Synth 8-7129] Port aD0RxDataEsc[0] in module MIPI_DPHY_Receiver is either unconnected or has no load
WARNING: [Synth 8-7129] Port aD0RxValidEsc in module MIPI_DPHY_Receiver is either unconnected or has no load
WARNING: [Synth 8-7129] Port aD0RxLpdtEsc in module MIPI_DPHY_Receiver is either unconnected or has no load
WARNING: [Synth 8-7129] Port aD0RxUlpsEsc in module MIPI_DPHY_Receiver is either unconnected or has no load
WARNING: [Synth 8-7129] Port aD0RxTriggerEsc[3] in module MIPI_DPHY_Receiver is either unconnected or has no load
WARNING: [Synth 8-7129] Port aD0RxTriggerEsc[2] in module MIPI_DPHY_Receiver is either unconnected or has no load
WARNING: [Synth 8-7129] Port aD0RxTriggerEsc[1] in module MIPI_DPHY_Receiver is either unconnected or has no load
WARNING: [Synth 8-7129] Port aD0RxTriggerEsc[0] in module MIPI_DPHY_Receiver is either unconnected or has no load
WARNING: [Synth 8-7129] Port aD0ErrEsc in module MIPI_DPHY_Receiver is either unconnected or has no load
WARNING: [Synth 8-7129] Port aD0ErrControl in module MIPI_DPHY_Receiver is either unconnected or has no load
WARNING: [Synth 8-7129] Port aD1UlpsActiveNot in module MIPI_DPHY_Receiver is either unconnected or has no load
WARNING: [Synth 8-7129] Port D1RxClkEsc in module MIPI_DPHY_Receiver is either unconnected or has no load
WARNING: [Synth 8-7129] Port aD1RxDataEsc[7] in module MIPI_DPHY_Receiver is either unconnected or has no load
WARNING: [Synth 8-7129] Port aD1RxDataEsc[6] in module MIPI_DPHY_Receiver is either unconnected or has no load
WARNING: [Synth 8-7129] Port aD1RxDataEsc[5] in module MIPI_DPHY_Receiver is either unconnected or has no load
WARNING: [Synth 8-7129] Port aD1RxDataEsc[4] in module MIPI_DPHY_Receiver is either unconnected or has no load
WARNING: [Synth 8-7129] Port aD1RxDataEsc[3] in module MIPI_DPHY_Receiver is either unconnected or has no load
WARNING: [Synth 8-7129] Port aD1RxDataEsc[2] in module MIPI_DPHY_Receiver is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:28 ; elapsed = 00:01:50 . Memory (MB): peak = 1876.066 ; gain = 837.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:41 ; elapsed = 00:02:06 . Memory (MB): peak = 1876.066 ; gain = 837.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:41 ; elapsed = 00:02:06 . Memory (MB): peak = 1876.066 ; gain = 837.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:41 ; elapsed = 00:02:07 . Memory (MB): peak = 1876.066 ; gain = 837.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:51 ; elapsed = 00:02:18 . Memory (MB): peak = 1876.066 ; gain = 837.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:51 ; elapsed = 00:02:18 . Memory (MB): peak = 1876.066 ; gain = 837.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:51 ; elapsed = 00:02:18 . Memory (MB): peak = 1876.066 ; gain = 837.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:51 ; elapsed = 00:02:18 . Memory (MB): peak = 1876.066 ; gain = 837.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:51 ; elapsed = 00:02:18 . Memory (MB): peak = 1876.066 ; gain = 837.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:51 ; elapsed = 00:02:18 . Memory (MB): peak = 1876.066 ; gain = 837.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFIO      |     1|
|2     |BUFR       |     1|
|3     |CARRY4     |    12|
|4     |IDELAYCTRL |     1|
|5     |IDELAYE2   |     3|
|7     |ISERDESE2  |     6|
|9     |LUT1       |    14|
|10    |LUT2       |    46|
|11    |LUT3       |    92|
|12    |LUT4       |    62|
|13    |LUT5       |    53|
|14    |LUT6       |    99|
|15    |FDCE       |    16|
|16    |FDPE       |    18|
|17    |FDRE       |   286|
|18    |FDSE       |     9|
|19    |IBUF       |     6|
|20    |IBUFDS     |     3|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:51 ; elapsed = 00:02:18 . Memory (MB): peak = 1876.066 ; gain = 837.672
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 48 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:52 ; elapsed = 00:02:06 . Memory (MB): peak = 1876.066 ; gain = 837.672
Synthesis Optimization Complete : Time (s): cpu = 00:01:51 ; elapsed = 00:02:18 . Memory (MB): peak = 1876.066 ; gain = 837.672
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1876.066 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 6 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1876.066 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 9e8d589a
INFO: [Common 17-83] Releasing license: Synthesis
172 Infos, 127 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:04 ; elapsed = 00:02:36 . Memory (MB): peak = 1876.066 ; gain = 1249.363
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1876.066 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_MIPI_D_PHY_RX_0_0_synth_1/system_MIPI_D_PHY_RX_0_0.dcp' has been generated.
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Coretcl 2-1174] Renamed 47 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1876.066 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_MIPI_D_PHY_RX_0_0_synth_1/system_MIPI_D_PHY_RX_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_MIPI_D_PHY_RX_0_0_utilization_synth.rpt -pb system_MIPI_D_PHY_RX_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov  8 13:00:42 2023...
