ENTITY su IS
    PORT (
	a : in std_logic_vector (3 downto 0) ; 
	b : in std_logic_vector (3 downto 0) ; 
	ca : in std_logic  ; 
	ci : in std_logic  ; 
	di : in std_logic  ; 
	s : inout std_logic_vector (3 downto 0) ; 
	do : inout std_logic  ; 
	cf : inout std_logic 
    ) ;
END su ;
