;redcode
;assert 1
	SPL 0, #332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	CMP 270, 60
	SPL 1, @-1
	SUB 121, @0
	SUB 0, @20
	MOV -501, <-20
	SPL 0, <1
	SPL <71, @-1
	SUB 121, @0
	SUB 412, @0
	MOV -1, <-20
	SLT 121, 90
	SPL <121, 103
	ADD 270, 60
	ADD @10, 0
	DJN -501, -20
	SPL 0, <2
	CMP 270, 60
	CMP 270, 60
	SUB @10, 0
	ADD @-16, 500
	SUB @10, 0
	SUB @10, 0
	SPL <741, -105
	ADD -410, -0
	SUB @2, @0
	SUB @2, @0
	ADD 0, @20
	ADD @10, 0
	ADD 612, 20
	ADD @10, 0
	ADD @127, 106
	SPL 0, #332
	ADD 0, @20
	ADD 0, -1
	SPL <10
	ADD @10, 0
	CMP 500, @342
	MOV -1, <-20
	SPL 0, #332
	ADD 270, 60
	CMP 500, @342
	SPL 0, #332
	SPL 0, #332
	CMP -207, <-120
	DJN -1, @-20
