// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1.3
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _Reorder_fft_HH_
#define _Reorder_fft_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "Reorder_fft_fadd_dEe.h"
#include "Reorder_fft_mux_4eOg.h"
#include "Reorder_fft_lut_rbkb.h"
#include "Reorder_fft_lut_rcud.h"
#include "Reorder_fft_AXILiteS_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_AXILITES_ADDR_WIDTH = 4,
         unsigned int C_S_AXI_AXILITES_DATA_WIDTH = 32>
struct Reorder_fft : public sc_module {
    // Port declarations 60
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_lv<8> > Real_0_address0;
    sc_out< sc_logic > Real_0_ce0;
    sc_out< sc_logic > Real_0_we0;
    sc_out< sc_lv<32> > Real_0_d0;
    sc_in< sc_lv<32> > Real_0_q0;
    sc_out< sc_lv<8> > Real_1_address0;
    sc_out< sc_logic > Real_1_ce0;
    sc_out< sc_logic > Real_1_we0;
    sc_out< sc_lv<32> > Real_1_d0;
    sc_in< sc_lv<32> > Real_1_q0;
    sc_out< sc_lv<8> > Real_2_address0;
    sc_out< sc_logic > Real_2_ce0;
    sc_out< sc_logic > Real_2_we0;
    sc_out< sc_lv<32> > Real_2_d0;
    sc_in< sc_lv<32> > Real_2_q0;
    sc_out< sc_lv<8> > Real_3_address0;
    sc_out< sc_logic > Real_3_ce0;
    sc_out< sc_logic > Real_3_we0;
    sc_out< sc_lv<32> > Real_3_d0;
    sc_in< sc_lv<32> > Real_3_q0;
    sc_out< sc_lv<8> > Imag_0_address0;
    sc_out< sc_logic > Imag_0_ce0;
    sc_out< sc_logic > Imag_0_we0;
    sc_out< sc_lv<32> > Imag_0_d0;
    sc_in< sc_lv<32> > Imag_0_q0;
    sc_out< sc_lv<8> > Imag_1_address0;
    sc_out< sc_logic > Imag_1_ce0;
    sc_out< sc_logic > Imag_1_we0;
    sc_out< sc_lv<32> > Imag_1_d0;
    sc_in< sc_lv<32> > Imag_1_q0;
    sc_out< sc_lv<8> > Imag_2_address0;
    sc_out< sc_logic > Imag_2_ce0;
    sc_out< sc_logic > Imag_2_we0;
    sc_out< sc_lv<32> > Imag_2_d0;
    sc_in< sc_lv<32> > Imag_2_q0;
    sc_out< sc_lv<8> > Imag_3_address0;
    sc_out< sc_logic > Imag_3_ce0;
    sc_out< sc_logic > Imag_3_we0;
    sc_out< sc_lv<32> > Imag_3_d0;
    sc_in< sc_lv<32> > Imag_3_q0;
    sc_in< sc_logic > s_axi_AXILiteS_AWVALID;
    sc_out< sc_logic > s_axi_AXILiteS_AWREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_AWADDR;
    sc_in< sc_logic > s_axi_AXILiteS_WVALID;
    sc_out< sc_logic > s_axi_AXILiteS_WREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_WDATA;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH/8> > s_axi_AXILiteS_WSTRB;
    sc_in< sc_logic > s_axi_AXILiteS_ARVALID;
    sc_out< sc_logic > s_axi_AXILiteS_ARREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_ARADDR;
    sc_out< sc_logic > s_axi_AXILiteS_RVALID;
    sc_in< sc_logic > s_axi_AXILiteS_RREADY;
    sc_out< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_RDATA;
    sc_out< sc_lv<2> > s_axi_AXILiteS_RRESP;
    sc_out< sc_logic > s_axi_AXILiteS_BVALID;
    sc_in< sc_logic > s_axi_AXILiteS_BREADY;
    sc_out< sc_lv<2> > s_axi_AXILiteS_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    Reorder_fft(sc_module_name name);
    SC_HAS_PROCESS(Reorder_fft);

    ~Reorder_fft();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    Reorder_fft_lut_rbkb* lut_reorder_I_U;
    Reorder_fft_lut_rcud* lut_reorder_J_U;
    Reorder_fft_AXILiteS_s_axi<C_S_AXI_AXILITES_ADDR_WIDTH,C_S_AXI_AXILITES_DATA_WIDTH>* Reorder_fft_AXILiteS_s_axi_U;
    Reorder_fft_fadd_dEe<1,5,32,32,32>* Reorder_fft_fadd_dEe_U1;
    Reorder_fft_fadd_dEe<1,5,32,32,32>* Reorder_fft_fadd_dEe_U2;
    Reorder_fft_fadd_dEe<1,5,32,32,32>* Reorder_fft_fadd_dEe_U3;
    Reorder_fft_fadd_dEe<1,5,32,32,32>* Reorder_fft_fadd_dEe_U4;
    Reorder_fft_fadd_dEe<1,5,32,32,32>* Reorder_fft_fadd_dEe_U5;
    Reorder_fft_fadd_dEe<1,5,32,32,32>* Reorder_fft_fadd_dEe_U6;
    Reorder_fft_mux_4eOg<1,1,32,32,32,32,32,32>* Reorder_fft_mux_4eOg_U7;
    Reorder_fft_mux_4eOg<1,1,32,32,32,32,32,32>* Reorder_fft_mux_4eOg_U8;
    Reorder_fft_mux_4eOg<1,1,32,32,32,32,32,32>* Reorder_fft_mux_4eOg_U9;
    Reorder_fft_mux_4eOg<1,1,32,32,32,32,32,32>* Reorder_fft_mux_4eOg_U10;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<10> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<9> > lut_reorder_I_address0;
    sc_signal< sc_logic > lut_reorder_I_ce0;
    sc_signal< sc_lv<10> > lut_reorder_I_q0;
    sc_signal< sc_lv<9> > lut_reorder_J_address0;
    sc_signal< sc_logic > lut_reorder_J_ce0;
    sc_signal< sc_lv<10> > lut_reorder_J_q0;
    sc_signal< sc_lv<11> > c_0_reg_400;
    sc_signal< sc_lv<9> > i_0_reg_412;
    sc_signal< sc_lv<32> > grp_fu_431_p2;
    sc_signal< sc_lv<32> > reg_447;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< bool > ap_block_state4_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state7_pp0_stage2_iter1;
    sc_signal< bool > ap_block_state10_pp0_stage2_iter2;
    sc_signal< bool > ap_block_state13_pp0_stage2_iter3;
    sc_signal< bool > ap_block_state16_pp0_stage2_iter4;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<1> > tmp_8_reg_754;
    sc_signal< sc_lv<1> > tmp_8_reg_754_pp0_iter3_reg;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state6_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state9_pp0_stage1_iter2;
    sc_signal< bool > ap_block_state12_pp0_stage1_iter3;
    sc_signal< bool > ap_block_state15_pp0_stage1_iter4;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<1> > tmp_8_reg_754_pp0_iter4_reg;
    sc_signal< sc_lv<1> > tmp_8_fu_453_p3;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter4;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > tmp_8_reg_754_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_8_reg_754_pp0_iter2_reg;
    sc_signal< sc_lv<8> > Real_0_addr_reg_758;
    sc_signal< sc_lv<8> > Real_0_addr_reg_758_pp0_iter1_reg;
    sc_signal< sc_lv<8> > Real_0_addr_reg_758_pp0_iter2_reg;
    sc_signal< sc_lv<8> > Real_0_addr_reg_758_pp0_iter3_reg;
    sc_signal< sc_lv<8> > Real_0_addr_reg_758_pp0_iter4_reg;
    sc_signal< sc_lv<8> > Real_1_addr_reg_768;
    sc_signal< sc_lv<8> > Imag_1_addr_reg_773;
    sc_signal< sc_lv<8> > Real_3_addr_reg_778;
    sc_signal< sc_lv<8> > Imag_3_addr_reg_783;
    sc_signal< sc_lv<8> > Imag_0_addr_reg_788;
    sc_signal< sc_lv<8> > Imag_0_addr_reg_788_pp0_iter1_reg;
    sc_signal< sc_lv<8> > Imag_0_addr_reg_788_pp0_iter2_reg;
    sc_signal< sc_lv<8> > Imag_0_addr_reg_788_pp0_iter3_reg;
    sc_signal< sc_lv<8> > Imag_0_addr_reg_788_pp0_iter4_reg;
    sc_signal< sc_lv<8> > lshr_ln1_reg_798;
    sc_signal< sc_lv<8> > lshr_ln1_reg_798_pp0_iter1_reg;
    sc_signal< sc_lv<8> > lshr_ln1_reg_798_pp0_iter2_reg;
    sc_signal< sc_lv<8> > lshr_ln1_reg_798_pp0_iter3_reg;
    sc_signal< sc_lv<8> > lshr_ln1_reg_798_pp0_iter4_reg;
    sc_signal< sc_lv<32> > RE_vec_128_a_reg_803;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<32> > RE_vec_128_b_reg_809;
    sc_signal< sc_lv<32> > Real_1_load_reg_815;
    sc_signal< sc_lv<32> > Imag_1_load_reg_820;
    sc_signal< sc_lv<32> > Real_3_load_reg_825;
    sc_signal< sc_lv<32> > Imag_3_load_reg_830;
    sc_signal< sc_lv<32> > IM_vec_128_a_reg_835;
    sc_signal< sc_lv<32> > IM_vec_128_b_reg_841;
    sc_signal< sc_lv<32> > Imag_1_load_1_reg_847;
    sc_signal< sc_lv<32> > Real_1_load_1_reg_852;
    sc_signal< sc_lv<32> > Imag_3_load_1_reg_857;
    sc_signal< sc_lv<32> > Real_3_load_1_reg_862;
    sc_signal< sc_lv<32> > bitcast_ln75_1_fu_502_p1;
    sc_signal< sc_lv<32> > bitcast_ln76_1_fu_516_p1;
    sc_signal< sc_lv<32> > bitcast_ln81_1_fu_530_p1;
    sc_signal< sc_lv<11> > c_fu_535_p2;
    sc_signal< sc_lv<11> > c_reg_882;
    sc_signal< sc_lv<32> > bitcast_ln82_1_fu_550_p1;
    sc_signal< sc_lv<32> > grp_fu_423_p2;
    sc_signal< sc_lv<32> > tmp_1_reg_892;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<32> > grp_fu_427_p2;
    sc_signal< sc_lv<32> > tmp_3_reg_898;
    sc_signal< sc_lv<32> > tmp_7_reg_904;
    sc_signal< sc_lv<32> > grp_fu_435_p2;
    sc_signal< sc_lv<32> > tmp_1_1_reg_910;
    sc_signal< sc_lv<32> > grp_fu_439_p2;
    sc_signal< sc_lv<32> > tmp_3_1_reg_916;
    sc_signal< sc_lv<32> > grp_fu_443_p2;
    sc_signal< sc_lv<32> > tmp_7_1_reg_922;
    sc_signal< sc_lv<32> > tmp_9_reg_928;
    sc_signal< sc_lv<32> > tmp_9_1_reg_934;
    sc_signal< sc_lv<32> > bitcast_ln77_1_fu_564_p1;
    sc_signal< sc_lv<32> > bitcast_ln77_3_fu_578_p1;
    sc_signal< sc_lv<32> > bitcast_ln83_1_fu_592_p1;
    sc_signal< sc_lv<32> > bitcast_ln83_3_fu_606_p1;
    sc_signal< sc_lv<32> > tmp_5_reg_960;
    sc_signal< sc_lv<32> > tmp_5_1_reg_965;
    sc_signal< sc_lv<32> > tmp_5_3_reg_970;
    sc_signal< sc_lv<32> > tmp_10_1_reg_975;
    sc_signal< sc_lv<64> > zext_ln85_fu_611_p1;
    sc_signal< sc_lv<64> > zext_ln85_reg_980;
    sc_signal< sc_lv<32> > tmp_10_2_reg_989;
    sc_signal< sc_lv<32> > tmp_10_3_reg_994;
    sc_signal< sc_lv<1> > icmp_ln92_fu_615_p2;
    sc_signal< sc_lv<1> > icmp_ln92_reg_999;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< bool > ap_block_state18_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state22_pp1_stage0_iter1;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<9> > i_fu_621_p2;
    sc_signal< sc_lv<9> > i_reg_1003;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<2> > trunc_ln100_fu_633_p1;
    sc_signal< sc_lv<2> > trunc_ln100_reg_1018;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage1;
    sc_signal< bool > ap_block_state19_pp1_stage1_iter0;
    sc_signal< bool > ap_block_pp1_stage1_11001;
    sc_signal< sc_lv<8> > Real_0_addr_1_reg_1023;
    sc_signal< sc_lv<8> > Real_1_addr_2_reg_1028;
    sc_signal< sc_lv<8> > Real_2_addr_2_reg_1033;
    sc_signal< sc_lv<8> > Real_3_addr_2_reg_1038;
    sc_signal< sc_lv<8> > Imag_0_addr_1_reg_1043;
    sc_signal< sc_lv<8> > Imag_1_addr_2_reg_1048;
    sc_signal< sc_lv<8> > Imag_2_addr_2_reg_1053;
    sc_signal< sc_lv<8> > Imag_3_addr_2_reg_1058;
    sc_signal< sc_lv<2> > trunc_ln102_fu_659_p1;
    sc_signal< sc_lv<2> > trunc_ln102_reg_1063;
    sc_signal< sc_lv<8> > lshr_ln3_reg_1068;
    sc_signal< sc_lv<32> > tempr_fu_676_p6;
    sc_signal< sc_lv<32> > tempr_reg_1073;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage2;
    sc_signal< bool > ap_block_state20_pp1_stage2_iter0;
    sc_signal< bool > ap_block_pp1_stage2_11001;
    sc_signal< sc_lv<32> > tempi_fu_690_p6;
    sc_signal< sc_lv<32> > tempi_reg_1081;
    sc_signal< sc_lv<8> > Real_0_addr_2_reg_1089;
    sc_signal< sc_lv<8> > Real_1_addr_3_reg_1094;
    sc_signal< sc_lv<8> > Real_2_addr_3_reg_1099;
    sc_signal< sc_lv<8> > Real_3_addr_3_reg_1104;
    sc_signal< sc_lv<8> > Imag_0_addr_2_reg_1109;
    sc_signal< sc_lv<8> > Imag_1_addr_3_reg_1114;
    sc_signal< sc_lv<8> > Imag_2_addr_3_reg_1119;
    sc_signal< sc_lv<8> > Imag_3_addr_3_reg_1124;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state18;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< bool > ap_block_state21_pp1_stage3_iter0;
    sc_signal< bool > ap_block_pp1_stage3_subdone;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage3;
    sc_signal< sc_lv<11> > ap_phi_mux_c_0_phi_fu_404_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<9> > ap_phi_mux_i_0_phi_fu_416_p4;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<64> > zext_ln48_fu_471_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<64> > zext_ln97_fu_627_p1;
    sc_signal< sc_lv<64> > zext_ln100_1_fu_647_p1;
    sc_signal< bool > ap_block_pp1_stage1;
    sc_signal< sc_lv<64> > zext_ln102_1_fu_704_p1;
    sc_signal< bool > ap_block_pp1_stage2;
    sc_signal< bool > ap_block_pp1_stage3_11001;
    sc_signal< sc_lv<32> > tmp_s_fu_718_p6;
    sc_signal< bool > ap_block_pp1_stage3;
    sc_signal< sc_lv<32> > tmp_6_fu_736_p6;
    sc_signal< sc_lv<32> > grp_fu_423_p0;
    sc_signal< sc_lv<32> > grp_fu_423_p1;
    sc_signal< sc_lv<32> > grp_fu_427_p0;
    sc_signal< sc_lv<32> > grp_fu_427_p1;
    sc_signal< sc_lv<32> > grp_fu_431_p0;
    sc_signal< sc_lv<32> > grp_fu_431_p1;
    sc_signal< sc_lv<32> > grp_fu_435_p0;
    sc_signal< sc_lv<32> > grp_fu_435_p1;
    sc_signal< sc_lv<32> > grp_fu_439_p0;
    sc_signal< sc_lv<32> > grp_fu_439_p1;
    sc_signal< sc_lv<32> > grp_fu_443_p0;
    sc_signal< sc_lv<32> > grp_fu_443_p1;
    sc_signal< sc_lv<9> > lshr_ln_fu_461_p4;
    sc_signal< sc_lv<32> > bitcast_ln75_fu_493_p1;
    sc_signal< sc_lv<32> > xor_ln75_fu_496_p2;
    sc_signal< sc_lv<32> > bitcast_ln76_fu_507_p1;
    sc_signal< sc_lv<32> > xor_ln76_fu_510_p2;
    sc_signal< sc_lv<32> > bitcast_ln81_fu_521_p1;
    sc_signal< sc_lv<32> > xor_ln81_fu_524_p2;
    sc_signal< sc_lv<32> > bitcast_ln82_fu_541_p1;
    sc_signal< sc_lv<32> > xor_ln82_fu_544_p2;
    sc_signal< sc_lv<32> > bitcast_ln77_fu_555_p1;
    sc_signal< sc_lv<32> > xor_ln77_fu_558_p2;
    sc_signal< sc_lv<32> > bitcast_ln77_2_fu_569_p1;
    sc_signal< sc_lv<32> > xor_ln77_1_fu_572_p2;
    sc_signal< sc_lv<32> > bitcast_ln83_fu_583_p1;
    sc_signal< sc_lv<32> > xor_ln83_fu_586_p2;
    sc_signal< sc_lv<32> > bitcast_ln83_2_fu_597_p1;
    sc_signal< sc_lv<32> > xor_ln83_1_fu_600_p2;
    sc_signal< sc_lv<8> > lshr_ln2_fu_637_p4;
    sc_signal< sc_lv<32> > zext_ln100_fu_673_p1;
    sc_signal< sc_lv<32> > zext_ln102_fu_715_p1;
    sc_signal< sc_logic > ap_CS_fsm_state23;
    sc_signal< sc_lv<10> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp1_stage1_subdone;
    sc_signal< bool > ap_block_pp1_stage2_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<10> ap_ST_fsm_state1;
    static const sc_lv<10> ap_ST_fsm_pp0_stage0;
    static const sc_lv<10> ap_ST_fsm_pp0_stage1;
    static const sc_lv<10> ap_ST_fsm_pp0_stage2;
    static const sc_lv<10> ap_ST_fsm_state17;
    static const sc_lv<10> ap_ST_fsm_pp1_stage0;
    static const sc_lv<10> ap_ST_fsm_pp1_stage1;
    static const sc_lv<10> ap_ST_fsm_pp1_stage2;
    static const sc_lv<10> ap_ST_fsm_pp1_stage3;
    static const sc_lv<10> ap_ST_fsm_state23;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const int C_S_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_3;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_80000000;
    static const sc_lv<11> ap_const_lv11_4;
    static const sc_lv<9> ap_const_lv9_1E0;
    static const sc_lv<9> ap_const_lv9_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_Imag_0_address0();
    void thread_Imag_0_ce0();
    void thread_Imag_0_d0();
    void thread_Imag_0_we0();
    void thread_Imag_1_address0();
    void thread_Imag_1_ce0();
    void thread_Imag_1_d0();
    void thread_Imag_1_we0();
    void thread_Imag_2_address0();
    void thread_Imag_2_ce0();
    void thread_Imag_2_d0();
    void thread_Imag_2_we0();
    void thread_Imag_3_address0();
    void thread_Imag_3_ce0();
    void thread_Imag_3_d0();
    void thread_Imag_3_we0();
    void thread_Real_0_address0();
    void thread_Real_0_ce0();
    void thread_Real_0_d0();
    void thread_Real_0_we0();
    void thread_Real_1_address0();
    void thread_Real_1_ce0();
    void thread_Real_1_d0();
    void thread_Real_1_we0();
    void thread_Real_2_address0();
    void thread_Real_2_ce0();
    void thread_Real_2_d0();
    void thread_Real_2_we0();
    void thread_Real_3_address0();
    void thread_Real_3_ce0();
    void thread_Real_3_d0();
    void thread_Real_3_we0();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp1_stage1();
    void thread_ap_CS_fsm_pp1_stage2();
    void thread_ap_CS_fsm_pp1_stage3();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state23();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_pp1_stage1();
    void thread_ap_block_pp1_stage1_11001();
    void thread_ap_block_pp1_stage1_subdone();
    void thread_ap_block_pp1_stage2();
    void thread_ap_block_pp1_stage2_11001();
    void thread_ap_block_pp1_stage2_subdone();
    void thread_ap_block_pp1_stage3();
    void thread_ap_block_pp1_stage3_11001();
    void thread_ap_block_pp1_stage3_subdone();
    void thread_ap_block_state10_pp0_stage2_iter2();
    void thread_ap_block_state11_pp0_stage0_iter3();
    void thread_ap_block_state12_pp0_stage1_iter3();
    void thread_ap_block_state13_pp0_stage2_iter3();
    void thread_ap_block_state14_pp0_stage0_iter4();
    void thread_ap_block_state15_pp0_stage1_iter4();
    void thread_ap_block_state16_pp0_stage2_iter4();
    void thread_ap_block_state18_pp1_stage0_iter0();
    void thread_ap_block_state19_pp1_stage1_iter0();
    void thread_ap_block_state20_pp1_stage2_iter0();
    void thread_ap_block_state21_pp1_stage3_iter0();
    void thread_ap_block_state22_pp1_stage0_iter1();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state4_pp0_stage2_iter0();
    void thread_ap_block_state5_pp0_stage0_iter1();
    void thread_ap_block_state6_pp0_stage1_iter1();
    void thread_ap_block_state7_pp0_stage2_iter1();
    void thread_ap_block_state8_pp0_stage0_iter2();
    void thread_ap_block_state9_pp0_stage1_iter2();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_condition_pp1_exit_iter0_state18();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_phi_mux_c_0_phi_fu_404_p4();
    void thread_ap_phi_mux_i_0_phi_fu_416_p4();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_bitcast_ln75_1_fu_502_p1();
    void thread_bitcast_ln75_fu_493_p1();
    void thread_bitcast_ln76_1_fu_516_p1();
    void thread_bitcast_ln76_fu_507_p1();
    void thread_bitcast_ln77_1_fu_564_p1();
    void thread_bitcast_ln77_2_fu_569_p1();
    void thread_bitcast_ln77_3_fu_578_p1();
    void thread_bitcast_ln77_fu_555_p1();
    void thread_bitcast_ln81_1_fu_530_p1();
    void thread_bitcast_ln81_fu_521_p1();
    void thread_bitcast_ln82_1_fu_550_p1();
    void thread_bitcast_ln82_fu_541_p1();
    void thread_bitcast_ln83_1_fu_592_p1();
    void thread_bitcast_ln83_2_fu_597_p1();
    void thread_bitcast_ln83_3_fu_606_p1();
    void thread_bitcast_ln83_fu_583_p1();
    void thread_c_fu_535_p2();
    void thread_grp_fu_423_p0();
    void thread_grp_fu_423_p1();
    void thread_grp_fu_427_p0();
    void thread_grp_fu_427_p1();
    void thread_grp_fu_431_p0();
    void thread_grp_fu_431_p1();
    void thread_grp_fu_435_p0();
    void thread_grp_fu_435_p1();
    void thread_grp_fu_439_p0();
    void thread_grp_fu_439_p1();
    void thread_grp_fu_443_p0();
    void thread_grp_fu_443_p1();
    void thread_i_fu_621_p2();
    void thread_icmp_ln92_fu_615_p2();
    void thread_lshr_ln2_fu_637_p4();
    void thread_lshr_ln_fu_461_p4();
    void thread_lut_reorder_I_address0();
    void thread_lut_reorder_I_ce0();
    void thread_lut_reorder_J_address0();
    void thread_lut_reorder_J_ce0();
    void thread_tmp_8_fu_453_p3();
    void thread_trunc_ln100_fu_633_p1();
    void thread_trunc_ln102_fu_659_p1();
    void thread_xor_ln75_fu_496_p2();
    void thread_xor_ln76_fu_510_p2();
    void thread_xor_ln77_1_fu_572_p2();
    void thread_xor_ln77_fu_558_p2();
    void thread_xor_ln81_fu_524_p2();
    void thread_xor_ln82_fu_544_p2();
    void thread_xor_ln83_1_fu_600_p2();
    void thread_xor_ln83_fu_586_p2();
    void thread_zext_ln100_1_fu_647_p1();
    void thread_zext_ln100_fu_673_p1();
    void thread_zext_ln102_1_fu_704_p1();
    void thread_zext_ln102_fu_715_p1();
    void thread_zext_ln48_fu_471_p1();
    void thread_zext_ln85_fu_611_p1();
    void thread_zext_ln97_fu_627_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
