{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "hello world\n"
     ]
    }
   ],
   "source": [
    "import json\n",
    "import jinja2\n",
    "import nestedtext as nt\n",
    "import os\n",
    "import re\n",
    "import openpyxl\n",
    "AV_bench_env = jinja2.Environment(loader=jinja2.FileSystemLoader(searchpath='/projects/H3A0/workspaces/jdavid/h3v1_release/UVM_tools/uvm_analog_tb/AV_bench/templates/'))\n",
    "print (\"hello world\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [],
   "source": [
    "#with open(\"dut_regs_spec.json\",\"r\") as f:\n",
    "#    dut_spec = json.load(f)\n",
    "dut_spec = nt.load(\"simple_spec.nt\",top='dict')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "['simple_uvm_testcase']\n",
      "simple_uvm_testcase_tb\n",
      "RFDV_scratch_sim\n"
     ]
    }
   ],
   "source": [
    "if \"name\" in [*dut_spec]:\n",
    "    print([dut_spec['name']])\n",
    "    tb_name = '_'.join([dut_spec['name'],'tb'])\n",
    "    print(tb_name)\n",
    "try: \n",
    "    ports = dut_spec['ports']\n",
    "except:\n",
    "    print( \"ports not in dut\")\n",
    "#print(ports) \n",
    "if \"library\" in [*dut_spec] :\n",
    "    dut_library = dut_spec['library']\n",
    "    tb_library = '_'.join([dut_spec['library'],'sim'])\n",
    "print (tb_library)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "{\n",
      "    \"name\": \"simple_uvm_testcase_tb\",\n",
      "    \"signals\": {},\n",
      "    \"blocks\": {\n",
      "        \"dut\": {\n",
      "            \"name\": \"simple_uvm_testcase\",\n",
      "            \"ports\": {},\n",
      "            \"library_name\": \"RFDV_scratch\"\n",
      "        },\n",
      "        \"register\": {\n",
      "            \"name\": \"simple_uvm_testcase_stim_register\",\n",
      "            \"ports\": {},\n",
      "            \"library_name\": \"RFDV_scratch_sim\"\n",
      "        },\n",
      "        \"power\": {\n",
      "            \"name\": \"simple_uvm_testcase_stim_power\",\n",
      "            \"ports\": {},\n",
      "            \"library_name\": \"RFDV_scratch_sim\"\n",
      "        },\n",
      "        \"bias\": {\n",
      "            \"name\": \"simple_uvm_testcase_stim_bias\",\n",
      "            \"ports\": {},\n",
      "            \"library_name\": \"RFDV_scratch_sim\"\n",
      "        },\n",
      "        \"digital\": {\n",
      "            \"name\": \"simple_uvm_testcase_stim_digital\",\n",
      "            \"ports\": {},\n",
      "            \"library_name\": \"RFDV_scratch_sim\"\n",
      "        },\n",
      "        \"analog\": {\n",
      "            \"name\": \"simple_uvm_testcase_stim_analog\",\n",
      "            \"ports\": {},\n",
      "            \"library_name\": \"RFDV_scratch_sim\"\n",
      "        }\n",
      "    }\n",
      "}\n"
     ]
    }
   ],
   "source": [
    "\n",
    "tb_spec = {\n",
    "    'name': tb_name,\n",
    "    'signals':{},\n",
    "    'blocks': {\n",
    "        'dut': {\n",
    "            'name': dut_spec['name'],\n",
    "            'ports': {},\n",
    "            'library_name': dut_spec['library']\n",
    "        },\n",
    "        'register': {\n",
    "            'name': '_'.join([dut_spec['name'],'stim','register']),\n",
    "            'ports': {},\n",
    "            'library_name': tb_library\n",
    "        },\n",
    "        'power': {\n",
    "            'name': '_'.join([dut_spec['name'],'stim','power']),\n",
    "            'ports': {},\n",
    "            'library_name': tb_library\n",
    "        },\n",
    "        'bias': {\n",
    "            'name': '_'.join([dut_spec['name'],'stim','bias']),\n",
    "            'ports': {},\n",
    "            'library_name': tb_library\n",
    "        },\n",
    "        'digital': {\n",
    "            'name': '_'.join([dut_spec['name'],'stim','digital']),\n",
    "            'ports': {},\n",
    "            'library_name': tb_library\n",
    "        },\n",
    "        'analog': {\n",
    "            'name': '_'.join([dut_spec['name'],'stim','analog']),\n",
    "            'ports': {},\n",
    "            'library_name': tb_library\n",
    "        }\n",
    "    }\n",
    "}\n",
    "    \n",
    "print ( json.dumps(tb_spec,indent=4))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "range found  3 clk_en\n",
      "range found  3 dll_lock_status\n",
      "range found  1 mode_sel_0\n",
      "range found  1 mode_sel_1\n",
      "range found  1 mode_sel_2\n",
      "range found  1 mode_sel_3\n"
     ]
    }
   ],
   "source": [
    "\n",
    "for port in ports:\n",
    "\n",
    "    match ports[port]['direction']:\n",
    "        case 'input': \n",
    "            direction = 'output'\n",
    "            #tb_spec['blocks'][block]['ports'][port_name] = {'dir':'output'}\n",
    "            #tb_spec['signals'][port['name']] = {'tb_block': block}\n",
    "        case 'output': \n",
    "            direction = 'input'\n",
    "            #tb_spec['blocks'][block]['ports'][port_name] = {'dir': 'input'}\n",
    "            #tb_spec['signals'][port['name']] = {'tb_block': block}\n",
    "        case other:\n",
    "            direction = 'inout'\n",
    "            print( \" \".join([port, 'has invalid direction', ports[port]['direction']]))\n",
    "    \n",
    "\n",
    "    tb_block = ports[port]['porttype']\n",
    "    if ( 'msb' in ports[port] and 'lsb' in ports[port] ):\n",
    "        print ('range found ', ports[port]['msb'], port)\n",
    "        tb_spec['signals'][port] = {'tb_block': tb_block,'msb':ports[port]['msb'],'lsb':ports[port]['lsb']}\n",
    "        tb_spec['blocks'][tb_block]['ports'][port] = {'dir': direction,'msb':ports[port]['msb'],'lsb':ports[port]['lsb']}\n",
    "        if ports[port]['direction'] == 'inputOutput':\n",
    "            tb_spec['blocks']['dut']['ports'][port] = {'dir': 'inout','msb':ports[port]['msb'],'lsb':ports[port]['lsb']}                       \n",
    "        else:\n",
    "            tb_spec['blocks']['dut']['ports'][port] = {'dir': ports[port]['direction'],'msb':ports[port]['msb'],'lsb':ports[port]['lsb']}\n",
    "    else:\n",
    "        tb_spec['signals'][port] = {'tb_block': tb_block} \n",
    "        tb_spec['blocks'][tb_block]['ports'][port] = {'dir': direction}\n",
    "        if ports[port]['direction'] == 'inputOutput':\n",
    "            tb_spec['blocks']['dut']['ports'][port] = {'dir': 'inout'}\n",
    "        else:\n",
    "            tb_spec['blocks']['dut']['ports'][port] = {'dir': ports[port]['direction']}\n",
    "    if tb_block == 'power':\n",
    "        if ports[port].get('supply_type'):\n",
    "            tb_spec['blocks'][tb_block]['ports'][port]['supply_type'] = ports[port]['supply_type']\n",
    "            if ports[port]['supply_type'] == 'volts':\n",
    "                if ports[port].get('supply_nom'):\n",
    "                    tb_spec['blocks'][tb_block]['ports'][port]['supply_nom'] = ports[port]['supply_nom']\n",
    "                else:\n",
    "                    if port in ['dvdd']:\n",
    "                        tb_spec['blocks'][tb_block]['ports'][port]['supply_nom'] = '0.85'\n",
    "                    else: \n",
    "                        tb_spec['blocks'][tb_block]['ports'][port]['supply_nom'] = '1.0'\n",
    "    if not tb_block in ['register']:\n",
    "        if ports[port].get(f'{tb_block}_type'):\n",
    "           tb_spec['blocks'][tb_block]['ports'][port][f'{tb_block}_type'] = ports[port][f'{tb_block}_type']\n",
    "        if ports[port].get(f'{tb_block}_info'):\n",
    "           tb_spec['blocks'][tb_block]['ports'][port][f'{tb_block}_info'] = ports[port][f'{tb_block}_info']\n",
    "    if tb_block == 'register':\n",
    "        if ports[port].get('reg_info'):\n",
    "            tb_spec['blocks'][tb_block]['ports'][port]['reg_info'] = ports[port]['reg_info']\n",
    "            if (not tb_spec['blocks'][tb_block].get('reg_blocks')):\n",
    "                tb_spec['blocks'][tb_block]['reg_blocks'] = {}\n",
    "            if ( not tb_spec['blocks'][tb_block]['reg_blocks'].get(ports[port]['reg_info']['blockid'])):\n",
    "                tb_spec['blocks'][tb_block]['reg_blocks'][ports[port]['reg_info']['blockid']] = {}\n",
    "            tb_spec['blocks'][tb_block]['reg_blocks'][ports[port]['reg_info']['blockid']][port] = ports[port]        \n",
    "        \n",
    "       \n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "{\n",
      "    \"name\": \"simple_uvm_testcase_tb\",\n",
      "    \"signals\": {\n",
      "        \"AVDD1P8\": {\n",
      "            \"tb_block\": \"power\"\n",
      "        },\n",
      "        \"AVSS\": {\n",
      "            \"tb_block\": \"power\"\n",
      "        },\n",
      "        \"bg_enable\": {\n",
      "            \"tb_block\": \"register\"\n",
      "        },\n",
      "        \"clk_en\": {\n",
      "            \"tb_block\": \"register\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"clk_out_0\": {\n",
      "            \"tb_block\": \"digital\"\n",
      "        },\n",
      "        \"clk_out_1\": {\n",
      "            \"tb_block\": \"digital\"\n",
      "        },\n",
      "        \"clk_out_2\": {\n",
      "            \"tb_block\": \"digital\"\n",
      "        },\n",
      "        \"clk_out_3\": {\n",
      "            \"tb_block\": \"digital\"\n",
      "        },\n",
      "        \"dll_lock_status\": {\n",
      "            \"tb_block\": \"register\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"mclk_in\": {\n",
      "            \"tb_block\": \"digital\"\n",
      "        },\n",
      "        \"mode_sel_0\": {\n",
      "            \"tb_block\": \"register\",\n",
      "            \"msb\": \"1\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"mode_sel_1\": {\n",
      "            \"tb_block\": \"register\",\n",
      "            \"msb\": \"1\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"mode_sel_2\": {\n",
      "            \"tb_block\": \"register\",\n",
      "            \"msb\": \"1\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"mode_sel_3\": {\n",
      "            \"tb_block\": \"register\",\n",
      "            \"msb\": \"1\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"vcntrl0\": {\n",
      "            \"tb_block\": \"analog\"\n",
      "        },\n",
      "        \"vcntrl1\": {\n",
      "            \"tb_block\": \"analog\"\n",
      "        },\n",
      "        \"vcntrl2\": {\n",
      "            \"tb_block\": \"analog\"\n",
      "        },\n",
      "        \"vcntrl3\": {\n",
      "            \"tb_block\": \"analog\"\n",
      "        }\n",
      "    },\n",
      "    \"blocks\": {\n",
      "        \"dut\": {\n",
      "            \"name\": \"simple_uvm_testcase\",\n",
      "            \"ports\": {\n",
      "                \"AVDD1P8\": {\n",
      "                    \"dir\": \"input\"\n",
      "                },\n",
      "                \"AVSS\": {\n",
      "                    \"dir\": \"input\"\n",
      "                },\n",
      "                \"bg_enable\": {\n",
      "                    \"dir\": \"input\"\n",
      "                },\n",
      "                \"clk_en\": {\n",
      "                    \"dir\": \"input\",\n",
      "                    \"msb\": \"3\",\n",
      "                    \"lsb\": \"0\"\n",
      "                },\n",
      "                \"clk_out_0\": {\n",
      "                    \"dir\": \"output\"\n",
      "                },\n",
      "                \"clk_out_1\": {\n",
      "                    \"dir\": \"output\"\n",
      "                },\n",
      "                \"clk_out_2\": {\n",
      "                    \"dir\": \"output\"\n",
      "                },\n",
      "                \"clk_out_3\": {\n",
      "                    \"dir\": \"output\"\n",
      "                },\n",
      "                \"dll_lock_status\": {\n",
      "                    \"dir\": \"output\",\n",
      "                    \"msb\": \"3\",\n",
      "                    \"lsb\": \"0\"\n",
      "                },\n",
      "                \"mclk_in\": {\n",
      "                    \"dir\": \"input\"\n",
      "                },\n",
      "                \"mode_sel_0\": {\n",
      "                    \"dir\": \"input\",\n",
      "                    \"msb\": \"1\",\n",
      "                    \"lsb\": \"0\"\n",
      "                },\n",
      "                \"mode_sel_1\": {\n",
      "                    \"dir\": \"input\",\n",
      "                    \"msb\": \"1\",\n",
      "                    \"lsb\": \"0\"\n",
      "                },\n",
      "                \"mode_sel_2\": {\n",
      "                    \"dir\": \"input\",\n",
      "                    \"msb\": \"1\",\n",
      "                    \"lsb\": \"0\"\n",
      "                },\n",
      "                \"mode_sel_3\": {\n",
      "                    \"dir\": \"input\",\n",
      "                    \"msb\": \"1\",\n",
      "                    \"lsb\": \"0\"\n",
      "                },\n",
      "                \"vcntrl0\": {\n",
      "                    \"dir\": \"output\"\n",
      "                },\n",
      "                \"vcntrl1\": {\n",
      "                    \"dir\": \"output\"\n",
      "                },\n",
      "                \"vcntrl2\": {\n",
      "                    \"dir\": \"output\"\n",
      "                },\n",
      "                \"vcntrl3\": {\n",
      "                    \"dir\": \"output\"\n",
      "                }\n",
      "            },\n",
      "            \"library_name\": \"RFDV_scratch\"\n",
      "        },\n",
      "        \"register\": {\n",
      "            \"name\": \"simple_uvm_testcase_stim_register\",\n",
      "            \"ports\": {\n",
      "                \"bg_enable\": {\n",
      "                    \"dir\": \"output\",\n",
      "                    \"reg_info\": {\n",
      "                        \"name\": \"bg_enable\",\n",
      "                        \"blockid\": \"top\",\n",
      "                        \"width\": \"1\",\n",
      "                        \"default\": \"'b0\",\n",
      "                        \"on_value\": \"'b1 \",\n",
      "                        \"description\": \"bias_blk enable\"\n",
      "                    }\n",
      "                },\n",
      "                \"clk_en\": {\n",
      "                    \"dir\": \"output\",\n",
      "                    \"msb\": \"3\",\n",
      "                    \"lsb\": \"0\",\n",
      "                    \"reg_info\": {\n",
      "                        \"name\": \"clk_en\",\n",
      "                        \"blockid\": \"top\",\n",
      "                        \"width\": \"4\",\n",
      "                        \"default\": \"'b0000\",\n",
      "                        \"on_value\": \"'b1111 \",\n",
      "                        \"description\": \"clk_blk enable\"\n",
      "                    }\n",
      "                },\n",
      "                \"dll_lock_status\": {\n",
      "                    \"dir\": \"input\",\n",
      "                    \"msb\": \"3\",\n",
      "                    \"lsb\": \"0\",\n",
      "                    \"reg_info\": {\n",
      "                        \"name\": \"dll_lock_status\",\n",
      "                        \"blockid\": \"top\",\n",
      "                        \"width\": \"4\",\n",
      "                        \"description\": \" true when dll is locked in mode 1\"\n",
      "                    }\n",
      "                },\n",
      "                \"mode_sel_0\": {\n",
      "                    \"dir\": \"output\",\n",
      "                    \"msb\": \"1\",\n",
      "                    \"lsb\": \"0\",\n",
      "                    \"reg_info\": {\n",
      "                        \"name\": \"mode_sel_0\",\n",
      "                        \"blockid\": \"top\",\n",
      "                        \"width\": \"2\",\n",
      "                        \"default\": \"'b00\",\n",
      "                        \"on_value\": \"'b00\",\n",
      "                        \"description\": \"set clock block freq ratio x1 x2 div2 div4  \"\n",
      "                    }\n",
      "                },\n",
      "                \"mode_sel_1\": {\n",
      "                    \"dir\": \"output\",\n",
      "                    \"msb\": \"1\",\n",
      "                    \"lsb\": \"0\",\n",
      "                    \"reg_info\": {\n",
      "                        \"name\": \"mode_sel_1\",\n",
      "                        \"blockid\": \"top\",\n",
      "                        \"width\": \"2\",\n",
      "                        \"default\": \"'b00\",\n",
      "                        \"on_value\": \"'b01\",\n",
      "                        \"description\": \"set clock block freq ratio x1 x2 div2 div4  \"\n",
      "                    }\n",
      "                },\n",
      "                \"mode_sel_2\": {\n",
      "                    \"dir\": \"output\",\n",
      "                    \"msb\": \"1\",\n",
      "                    \"lsb\": \"0\",\n",
      "                    \"reg_info\": {\n",
      "                        \"name\": \"mode_sel_2\",\n",
      "                        \"blockid\": \"top\",\n",
      "                        \"width\": \"2\",\n",
      "                        \"default\": \"'b00\",\n",
      "                        \"on_value\": \"'b11\",\n",
      "                        \"description\": \"set clock block freq ratio x1 x2 div2 div4  \"\n",
      "                    }\n",
      "                },\n",
      "                \"mode_sel_3\": {\n",
      "                    \"dir\": \"output\",\n",
      "                    \"msb\": \"1\",\n",
      "                    \"lsb\": \"0\",\n",
      "                    \"reg_info\": {\n",
      "                        \"name\": \"mode_sel_3\",\n",
      "                        \"blockid\": \"top\",\n",
      "                        \"width\": \"2\",\n",
      "                        \"default\": \"'b00\",\n",
      "                        \"on_value\": \"'b10\",\n",
      "                        \"description\": \"set clock block freq ratio x1 x2 div2 div4  \"\n",
      "                    }\n",
      "                }\n",
      "            },\n",
      "            \"library_name\": \"RFDV_scratch_sim\",\n",
      "            \"reg_blocks\": {\n",
      "                \"top\": {\n",
      "                    \"bg_enable\": {\n",
      "                        \"direction\": \"input\",\n",
      "                        \"porttype\": \"register\",\n",
      "                        \"reg_info\": {\n",
      "                            \"name\": \"bg_enable\",\n",
      "                            \"blockid\": \"top\",\n",
      "                            \"width\": \"1\",\n",
      "                            \"default\": \"'b0\",\n",
      "                            \"on_value\": \"'b1 \",\n",
      "                            \"description\": \"bias_blk enable\"\n",
      "                        }\n",
      "                    },\n",
      "                    \"clk_en\": {\n",
      "                        \"direction\": \"input\",\n",
      "                        \"lsb\": \"0\",\n",
      "                        \"msb\": \"3\",\n",
      "                        \"porttype\": \"register\",\n",
      "                        \"reg_info\": {\n",
      "                            \"name\": \"clk_en\",\n",
      "                            \"blockid\": \"top\",\n",
      "                            \"width\": \"4\",\n",
      "                            \"default\": \"'b0000\",\n",
      "                            \"on_value\": \"'b1111 \",\n",
      "                            \"description\": \"clk_blk enable\"\n",
      "                        }\n",
      "                    },\n",
      "                    \"dll_lock_status\": {\n",
      "                        \"direction\": \"output\",\n",
      "                        \"lsb\": \"0\",\n",
      "                        \"msb\": \"3\",\n",
      "                        \"porttype\": \"register\",\n",
      "                        \"reg_info\": {\n",
      "                            \"name\": \"dll_lock_status\",\n",
      "                            \"blockid\": \"top\",\n",
      "                            \"width\": \"4\",\n",
      "                            \"description\": \" true when dll is locked in mode 1\"\n",
      "                        }\n",
      "                    },\n",
      "                    \"mode_sel_0\": {\n",
      "                        \"direction\": \"input\",\n",
      "                        \"lsb\": \"0\",\n",
      "                        \"msb\": \"1\",\n",
      "                        \"porttype\": \"register\",\n",
      "                        \"reg_info\": {\n",
      "                            \"name\": \"mode_sel_0\",\n",
      "                            \"blockid\": \"top\",\n",
      "                            \"width\": \"2\",\n",
      "                            \"default\": \"'b00\",\n",
      "                            \"on_value\": \"'b00\",\n",
      "                            \"description\": \"set clock block freq ratio x1 x2 div2 div4  \"\n",
      "                        }\n",
      "                    },\n",
      "                    \"mode_sel_1\": {\n",
      "                        \"direction\": \"input\",\n",
      "                        \"lsb\": \"0\",\n",
      "                        \"msb\": \"1\",\n",
      "                        \"porttype\": \"register\",\n",
      "                        \"reg_info\": {\n",
      "                            \"name\": \"mode_sel_1\",\n",
      "                            \"blockid\": \"top\",\n",
      "                            \"width\": \"2\",\n",
      "                            \"default\": \"'b00\",\n",
      "                            \"on_value\": \"'b01\",\n",
      "                            \"description\": \"set clock block freq ratio x1 x2 div2 div4  \"\n",
      "                        }\n",
      "                    },\n",
      "                    \"mode_sel_2\": {\n",
      "                        \"direction\": \"input\",\n",
      "                        \"lsb\": \"0\",\n",
      "                        \"msb\": \"1\",\n",
      "                        \"porttype\": \"register\",\n",
      "                        \"reg_info\": {\n",
      "                            \"name\": \"mode_sel_2\",\n",
      "                            \"blockid\": \"top\",\n",
      "                            \"width\": \"2\",\n",
      "                            \"default\": \"'b00\",\n",
      "                            \"on_value\": \"'b11\",\n",
      "                            \"description\": \"set clock block freq ratio x1 x2 div2 div4  \"\n",
      "                        }\n",
      "                    },\n",
      "                    \"mode_sel_3\": {\n",
      "                        \"direction\": \"input\",\n",
      "                        \"lsb\": \"0\",\n",
      "                        \"msb\": \"1\",\n",
      "                        \"porttype\": \"register\",\n",
      "                        \"reg_info\": {\n",
      "                            \"name\": \"mode_sel_3\",\n",
      "                            \"blockid\": \"top\",\n",
      "                            \"width\": \"2\",\n",
      "                            \"default\": \"'b00\",\n",
      "                            \"on_value\": \"'b10\",\n",
      "                            \"description\": \"set clock block freq ratio x1 x2 div2 div4  \"\n",
      "                        }\n",
      "                    }\n",
      "                }\n",
      "            }\n",
      "        },\n",
      "        \"power\": {\n",
      "            \"name\": \"simple_uvm_testcase_stim_power\",\n",
      "            \"ports\": {\n",
      "                \"AVDD1P8\": {\n",
      "                    \"dir\": \"output\",\n",
      "                    \"supply_type\": \"volts\",\n",
      "                    \"supply_nom\": \"1.8\"\n",
      "                },\n",
      "                \"AVSS\": {\n",
      "                    \"dir\": \"output\",\n",
      "                    \"supply_type\": \"ground\"\n",
      "                }\n",
      "            },\n",
      "            \"library_name\": \"RFDV_scratch_sim\"\n",
      "        },\n",
      "        \"bias\": {\n",
      "            \"name\": \"simple_uvm_testcase_stim_bias\",\n",
      "            \"ports\": {},\n",
      "            \"library_name\": \"RFDV_scratch_sim\"\n",
      "        },\n",
      "        \"digital\": {\n",
      "            \"name\": \"simple_uvm_testcase_stim_digital\",\n",
      "            \"ports\": {\n",
      "                \"clk_out_0\": {\n",
      "                    \"dir\": \"input\",\n",
      "                    \"digital_type\": \"clock\"\n",
      "                },\n",
      "                \"clk_out_1\": {\n",
      "                    \"dir\": \"input\",\n",
      "                    \"digital_type\": \"clock\"\n",
      "                },\n",
      "                \"clk_out_2\": {\n",
      "                    \"dir\": \"input\",\n",
      "                    \"digital_type\": \"clock\"\n",
      "                },\n",
      "                \"clk_out_3\": {\n",
      "                    \"dir\": \"input\",\n",
      "                    \"digital_type\": \"clock\"\n",
      "                },\n",
      "                \"mclk_in\": {\n",
      "                    \"dir\": \"output\",\n",
      "                    \"digital_type\": \"clock\",\n",
      "                    \"digital_info\": {\n",
      "                        \"nominal_freq\": \"60M\"\n",
      "                    }\n",
      "                }\n",
      "            },\n",
      "            \"library_name\": \"RFDV_scratch_sim\"\n",
      "        },\n",
      "        \"analog\": {\n",
      "            \"name\": \"simple_uvm_testcase_stim_analog\",\n",
      "            \"ports\": {\n",
      "                \"vcntrl0\": {\n",
      "                    \"dir\": \"input\",\n",
      "                    \"analog_type\": \"dc\"\n",
      "                },\n",
      "                \"vcntrl1\": {\n",
      "                    \"dir\": \"input\",\n",
      "                    \"analog_type\": \"dc\"\n",
      "                },\n",
      "                \"vcntrl2\": {\n",
      "                    \"dir\": \"input\",\n",
      "                    \"analog_type\": \"dc\"\n",
      "                },\n",
      "                \"vcntrl3\": {\n",
      "                    \"dir\": \"input\",\n",
      "                    \"analog_type\": \"dc\"\n",
      "                }\n",
      "            },\n",
      "            \"library_name\": \"RFDV_scratch_sim\"\n",
      "        }\n",
      "    },\n",
      "    \"tests\": {\n",
      "        \"sanity_test\": {\n",
      "            \"sequences\": {\n",
      "                \"top_on\": \"register\"\n",
      "            },\n",
      "            \"body\": \"#100us;\"\n",
      "        }\n",
      "    }\n",
      "}\n"
     ]
    }
   ],
   "source": [
    "if (dut_spec.get('tests')):\n",
    "    tb_spec[\"tests\"] = dut_spec['tests']\n",
    "print( json.dumps(tb_spec, indent=4))\n",
    "with open(f\"{tb_spec['name']}.json\", 'w') as f:\n",
    "    json.dump(tb_spec, f, indent=4)\n",
    "\n",
    "nt.dump(tb_spec, f\"{tb_spec['name']}_spec.nt\",sort_keys=True)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "simple_uvm_testcase_tb.sv\n",
      "simple_uvm_testcase_stim_register.sv\n"
     ]
    }
   ],
   "source": [
    "#print(os.listdir('AV_bench/templates/'))\n",
    "tb_path = \"simple_uvm_testcase_tb\"\n",
    "template = AV_bench_env.get_template('tb_top.sv')\n",
    "tb_top = template.render(tb_spec)\n",
    "tb_top_name = '.'.join( [tb_spec['name'],'sv'])\n",
    "print (tb_top_name)\n",
    "with open(f\"{tb_path}/{tb_top_name}\", 'w') as f:\n",
    "    f.write(tb_top)\n",
    "tb_regs_name = f\"{tb_spec['blocks']['register']['name']}.sv\"\n",
    "print(tb_regs_name)\n",
    "tb_regs_templ = AV_bench_env.get_template(\"tb_registers.sv\")\n",
    "tb_regs = tb_regs_templ.render(tb_spec['blocks']['register'])\n",
    "with open(f\"{tb_path}/{tb_regs_name}\", 'w') as f:\n",
    "    f.write(tb_regs) \n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [],
   "source": [
    "tb_spec['adrive_type'] = 'sv'\n",
    "tb_power_name = f\"{tb_spec['blocks']['power']['name']}.sv\"\n",
    "tb_power_dedrive_name = f\"{tb_spec['blocks']['power']['name']}_adrive.{tb_spec['adrive_type']}\"\n",
    "tb_power_adrive_name = f\"{tb_spec['blocks']['power']['name']}_adrive.vams\"\n",
    "tb_pwr_dedrive_templ = AV_bench_env.get_template(f\"tb_power_adrive.sv\")\n",
    "tb_pwr_adrive_templ = AV_bench_env.get_template(f\"tb_power_adrive.vams\")\n",
    "tb_pwr_adrive = tb_pwr_adrive_templ.render(tb_spec[\"blocks\"][\"power\"])\n",
    "with open(f\"{tb_path}/{tb_power_adrive_name}\",\"w\") as f:\n",
    "    f.write(tb_pwr_adrive)\n",
    "tb_pwr_dedrive = tb_pwr_dedrive_templ.render(tb_spec[\"blocks\"][\"power\"])\n",
    "with open(f\"{tb_path}/{tb_power_dedrive_name}\",\"w\") as f:\n",
    "    f.write(tb_pwr_dedrive)\n",
    "tb_pwr_templ = AV_bench_env.get_template('tb_power.sv')\n",
    "tb_power = tb_pwr_templ.render(tb_spec[\"blocks\"][\"power\"])\n",
    "with open(f\"{tb_path}/{tb_power_name}\",\"w\") as f:\n",
    "    f.write(tb_power)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [],
   "source": [
    "tb_bias_name = f\"{tb_spec['blocks']['bias']['name']}.sv\"\n",
    "tb_bias_adrive_name = f\"{tb_spec['blocks']['bias']['name']}_adrive.vams\"\n",
    "tb_bias_adrive_templ = AV_bench_env.get_template('tb_bias_adrive.vams')\n",
    "tb_bias_adrive = tb_bias_adrive_templ.render(tb_spec[\"blocks\"][\"bias\"])\n",
    "with open(f\"{tb_path}/{tb_bias_adrive_name}\",\"w\") as f:\n",
    "    f.write(tb_bias_adrive)\n",
    "tb_bias_dedrive_name = f\"{tb_spec['blocks']['bias']['name']}_adrive.sv\"\n",
    "tb_bias_dedrive_templ = AV_bench_env.get_template('tb_bias_adrive.sv')\n",
    "tb_bias_dedrive = tb_bias_dedrive_templ.render(tb_spec[\"blocks\"][\"bias\"])\n",
    "with open(f\"{tb_path}/{tb_bias_dedrive_name}\",\"w\") as f:\n",
    "    f.write(tb_bias_dedrive)\n",
    "tb_bias_templ = AV_bench_env.get_template('tb_bias.sv')\n",
    "tb_bias = tb_bias_templ.render(tb_spec[\"blocks\"][\"bias\"])\n",
    "with open(f\"{tb_path}/{tb_bias_name}\",\"w\") as f:\n",
    "    f.write(tb_bias)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {},
   "outputs": [],
   "source": [
    "tb_digital_name = f\"{tb_spec['blocks']['digital']['name']}.sv\"\n",
    "tb_digital_templ = AV_bench_env.get_template('tb_digital.sv')\n",
    "tb_digital = tb_digital_templ.render(tb_spec[\"blocks\"][\"digital\"])\n",
    "with open(f\"{tb_path}/{tb_digital_name}\",\"w\") as f:\n",
    "    f.write(tb_digital)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "metadata": {},
   "outputs": [],
   "source": [
    "tb_analog_name = f\"{tb_spec['blocks']['analog']['name']}.sv\"\n",
    "tb_analog_adrive_name = f\"{tb_spec['blocks']['analog']['name']}_adrive.vams\"\n",
    "tb_analog_adrive_templ = AV_bench_env.get_template('tb_bias_adrive.vams')\n",
    "tb_analog_adrive = tb_analog_adrive_templ.render(tb_spec[\"blocks\"][\"analog\"])\n",
    "with open(f\"{tb_path}/{tb_analog_adrive_name}\",\"w\") as f:\n",
    "    f.write(tb_analog_adrive)\n",
    "tb_analog_dedrive_name = f\"{tb_spec['blocks']['analog']['name']}_adrive.sv\"\n",
    "tb_analog_dedrive_templ = AV_bench_env.get_template('tb_analog_adrive.sv')\n",
    "tb_analog_dedrive = tb_analog_dedrive_templ.render(tb_spec[\"blocks\"][\"analog\"])\n",
    "with open(f\"{tb_path}/{tb_analog_dedrive_name}\",\"w\") as f:\n",
    "    f.write(tb_analog_dedrive)\n",
    "tb_analog_templ = AV_bench_env.get_template('tb_analog.sv')\n",
    "tb_analog = tb_analog_templ.render(tb_spec[\"blocks\"][\"analog\"])\n",
    "with open(f\"{tb_path}/{tb_analog_name}\",\"w\") as f:\n",
    "    f.write(tb_analog)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "metadata": {},
   "outputs": [],
   "source": [
    "top_analog_seq_lib_name = f\"{tb_spec['blocks']['dut']['name']}_analog_seq_lib\"\n",
    "os.makedirs(f\"{tb_path}/{top_analog_seq_lib_name}\", exist_ok=True)\n",
    "top_analog_seq_lib_files_name = f\"{tb_path}/{top_analog_seq_lib_name}/{top_analog_seq_lib_name}_files.F\"\n",
    "top_analog_seq_lib_pkg_name = f\"{tb_path}/{top_analog_seq_lib_name}/{top_analog_seq_lib_name}_pkg.sv\"\n",
    "top_analog_seq_lib_files_templ = AV_bench_env.get_template('autb_analog_seq_lib_files.F')\n",
    "top_analog_seq_lib_files = top_analog_seq_lib_files_templ.render(tb_spec)\n",
    "with open(f\"{top_analog_seq_lib_files_name}\",\"w\") as f:\n",
    "    f.write(top_analog_seq_lib_files)\n",
    "top_analog_seq_lib_pkg_templ = AV_bench_env.get_template('autb_analog_seq_lib_pkg.sv')\n",
    "top_analog_seq_lib_pkg = top_analog_seq_lib_pkg_templ.render(tb_spec)\n",
    "with open(f\"{top_analog_seq_lib_pkg_name}\",\"w\") as f:\n",
    "    f.write(top_analog_seq_lib_pkg)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "metadata": {},
   "outputs": [],
   "source": [
    "top_bias_seq_lib_name = f\"{tb_spec['blocks']['dut']['name']}_bias_seq_lib\"\n",
    "os.makedirs(f\"{tb_path}/{top_bias_seq_lib_name}\", exist_ok=True)\n",
    "top_bias_seq_lib_files_name = f\"{tb_path}/{top_bias_seq_lib_name}/{top_bias_seq_lib_name}_files.F\"\n",
    "top_bias_seq_lib_pkg_name = f\"{tb_path}/{top_bias_seq_lib_name}/{top_bias_seq_lib_name}_pkg.sv\"\n",
    "top_bias_seq_lib_files_templ = AV_bench_env.get_template('autb_bias_seq_lib_files.F')\n",
    "top_bias_seq_lib_files = top_bias_seq_lib_files_templ.render(tb_spec)\n",
    "with open(f\"{top_bias_seq_lib_files_name}\",\"w\") as f:\n",
    "    f.write(top_bias_seq_lib_files)\n",
    "top_bias_seq_lib_pkg_templ = AV_bench_env.get_template('autb_bias_seq_lib_pkg.sv')\n",
    "top_bias_seq_lib_pkg = top_bias_seq_lib_pkg_templ.render(tb_spec)\n",
    "with open(f\"{top_bias_seq_lib_pkg_name}\",\"w\") as f:\n",
    "    f.write(top_bias_seq_lib_pkg)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 14,
   "metadata": {},
   "outputs": [],
   "source": [
    "top_power_seq_lib_name = f\"{tb_spec['blocks']['dut']['name']}_power_seq_lib\"\n",
    "os.makedirs(f\"{tb_path}/{top_power_seq_lib_name}\", exist_ok=True)\n",
    "top_power_seq_lib_files_name = f\"{tb_path}/{top_power_seq_lib_name}/{top_power_seq_lib_name}_files.F\"\n",
    "top_power_seq_lib_pkg_name = f\"{tb_path}/{top_power_seq_lib_name}/{top_power_seq_lib_name}_pkg.sv\"\n",
    "top_power_seq_lib_files_templ = AV_bench_env.get_template('autb_power_seq_lib_files.F')\n",
    "top_power_seq_lib_files = top_power_seq_lib_files_templ.render(tb_spec)\n",
    "with open(f\"{top_power_seq_lib_files_name}\",\"w\") as f:\n",
    "    f.write(top_power_seq_lib_files)\n",
    "top_power_seq_lib_pkg_templ = AV_bench_env.get_template('autb_power_seq_lib_pkg.sv')\n",
    "top_power_seq_lib_pkg = top_power_seq_lib_pkg_templ.render(tb_spec)\n",
    "with open(f\"{top_power_seq_lib_pkg_name}\",\"w\") as f:\n",
    "    f.write(top_power_seq_lib_pkg)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 15,
   "metadata": {},
   "outputs": [],
   "source": [
    "top_digital_seq_lib_name = f\"{tb_spec['blocks']['dut']['name']}_digital_seq_lib\"\n",
    "os.makedirs(f\"{tb_path}/{top_digital_seq_lib_name}\", exist_ok=True)\n",
    "top_digital_seq_lib_files_name = f\"{tb_path}/{top_digital_seq_lib_name}/{top_digital_seq_lib_name}_files.F\"\n",
    "top_digital_seq_lib_pkg_name = f\"{tb_path}/{top_digital_seq_lib_name}/{top_digital_seq_lib_name}_pkg.sv\"\n",
    "top_digital_seq_lib_files_templ = AV_bench_env.get_template('autb_digital_seq_lib_files.F')\n",
    "top_digital_seq_lib_files = top_digital_seq_lib_files_templ.render(tb_spec)\n",
    "with open(f\"{top_digital_seq_lib_files_name}\",\"w\") as f:\n",
    "    f.write(top_digital_seq_lib_files)\n",
    "top_digital_seq_lib_pkg_templ = AV_bench_env.get_template('autb_digital_seq_lib_pkg.sv')\n",
    "top_digital_seq_lib_pkg = top_digital_seq_lib_pkg_templ.render(tb_spec)\n",
    "with open(f\"{top_digital_seq_lib_pkg_name}\",\"w\") as f:\n",
    "    f.write(top_digital_seq_lib_pkg)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 16,
   "metadata": {},
   "outputs": [],
   "source": [
    "top_test_name = f\"{tb_spec['blocks']['dut']['name']}_test\"\n",
    "os.makedirs(f\"{tb_path}/{top_test_name}\", exist_ok=True)\n",
    "top_test_files_name = f\"{tb_path}/{top_test_name}/{top_test_name}_files.F\"\n",
    "top_test_pkg_name = f\"{tb_path}/{top_test_name}/{top_test_name}_pkg.sv\"\n",
    "sanity_test_name = f\"{tb_path}/{top_test_name}/sanity_test.svh\"\n",
    "top_test_base_name = f\"{tb_path}/{top_test_name}/{top_test_name}_base.svh\"\n",
    "top_test_files_templ = AV_bench_env.get_template('autb_test_lib_files.F')\n",
    "top_test_files = top_test_files_templ.render(tb_spec)\n",
    "with open(f\"{top_test_files_name}\",\"w\") as f:\n",
    "    f.write(top_test_files)\n",
    "top_test_pkg_templ = AV_bench_env.get_template('autb_test_lib_pkg.sv')\n",
    "top_test_pkg = top_test_pkg_templ.render(tb_spec)\n",
    "with open(f\"{top_test_pkg_name}\",\"w\") as f:\n",
    "    f.write(top_test_pkg)\n",
    "top_test_base_templ = AV_bench_env.get_template('autb_test_base.svh')\n",
    "top_test_base = top_test_base_templ.render(tb_spec)\n",
    "with open(f\"{top_test_base_name}\",\"w\") as f:\n",
    "    f.write(top_test_base)\n",
    "sanity_test_templ = AV_bench_env.get_template('autb_sanity_test.svh')\n",
    "sanity_test = sanity_test_templ.render(tb_spec)\n",
    "with open(f\"{sanity_test_name}\",\"w\") as f:\n",
    "    f.write(sanity_test)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 17,
   "metadata": {},
   "outputs": [],
   "source": [
    "top_env_name = f\"{tb_spec['blocks']['dut']['name']}_env\"\n",
    "os.makedirs(f\"{tb_path}/{top_env_name}\", exist_ok=True)\n",
    "top_env_files_name = f\"{tb_path}/{top_env_name}/{top_env_name}_files.F\"\n",
    "top_env_pkg_name = f\"{tb_path}/{top_env_name}/{top_env_name}_pkg.sv\"\n",
    "top_env_files_templ = AV_bench_env.get_template('autb_top_env_files.F')\n",
    "top_env_files = top_env_files_templ.render(tb_spec)\n",
    "with open(f\"{top_env_files_name}\",\"w\") as f:\n",
    "    f.write(top_env_files)\n",
    "top_env_pkg_templ = AV_bench_env.get_template('autb_top_env_pkg.sv')\n",
    "top_env_pkg = top_env_pkg_templ.render(tb_spec)\n",
    "with open(f\"{top_env_pkg_name}\",\"w\") as f:\n",
    "    f.write(top_env_pkg)\n",
    "top_env_vseq_templ = AV_bench_env.get_template('autb_top_env_vsequencer.svh')\n",
    "top_env_vseq = top_env_vseq_templ.render(tb_spec)\n",
    "with open(f\"{tb_path}/{top_env_name}/{tb_spec['blocks']['dut']['name']}_vsequencer.svh\",\"w\") as f:\n",
    "    f.write(top_env_vseq)\n",
    "top_env_templ = AV_bench_env.get_template('autb_top_env.svh')\n",
    "top_env = top_env_templ.render(tb_spec)\n",
    "with open(f\"{tb_path}/{top_env_name}/{top_env_name}.svh\",\"w\") as f:\n",
    "    f.write(top_env)\n",
    "top_env_scrbrd_templ = AV_bench_env.get_template('autb_top_scoreboard.svh')\n",
    "top_env_scrbrd = top_env_scrbrd_templ.render(tb_spec)\n",
    "with open(f\"{tb_path}/{top_env_name}/{tb_spec['blocks']['dut']['name']}_scoreboard.svh\",\"w\") as f:\n",
    "    f.write(top_env_scrbrd)\n",
    "top_env_config_templ = AV_bench_env.get_template('autb_top_env_config.svh')\n",
    "top_env_config = top_env_config_templ.render(tb_spec)\n",
    "with open(f\"{tb_path}/{top_env_name}/{top_env_name}_config.svh\",\"w\") as f:\n",
    "    f.write(top_env_config)\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 18,
   "metadata": {},
   "outputs": [],
   "source": [
    "top_uvm_files_name = f\"{tb_spec['blocks']['dut']['name']}_uvm_files.F\"\n",
    "top_uvm_files_templ = AV_bench_env.get_template('autb_uvm_files.F')\n",
    "top_uvm_files = top_uvm_files_templ.render(tb_spec)\n",
    "with open(f\"{top_uvm_files_name}\",\"w\") as f:\n",
    "    f.write(top_uvm_files)\n",
    "top_tb_files_name = f\"{tb_spec['blocks']['dut']['name']}_tb_files.F\"\n",
    "top_tb_files_templ = AV_bench_env.get_template('autb_tb_files.F')\n",
    "top_tb_files = top_tb_files_templ.render(tb_spec)\n",
    "with open(f\"{tb_path}/{top_tb_files_name}\",\"w\") as f:\n",
    "    f.write(top_tb_files)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 19,
   "metadata": {},
   "outputs": [],
   "source": [
    "top_test_seq_lib_name = f\"{tb_spec['blocks']['dut']['name']}_test_seq_lib\"\n",
    "os.makedirs(f\"{tb_path}/{top_test_seq_lib_name}\", exist_ok=True)\n",
    "top_test_seq_lib_files_name = f\"{tb_path}/{top_test_seq_lib_name}/{top_test_seq_lib_name}_files.F\"\n",
    "top_test_seq_lib_pkg_name = f\"{tb_path}/{top_test_seq_lib_name}/{top_test_seq_lib_name}_pkg.sv\"\n",
    "top_test_seq_lib_files_templ = AV_bench_env.get_template('autb_test_seq_lib_files.F')\n",
    "top_test_seq_lib_files = top_test_seq_lib_files_templ.render(tb_spec)\n",
    "with open(f\"{top_test_seq_lib_files_name}\",\"w\") as f:\n",
    "    f.write(top_test_seq_lib_files)\n",
    "top_test_seq_lib_pkg_templ = AV_bench_env.get_template('autb_test_seq_lib_pkg.sv')\n",
    "top_test_seq_lib_pkg = top_test_seq_lib_pkg_templ.render(tb_spec)\n",
    "with open(f\"{top_test_seq_lib_pkg_name}\",\"w\") as f:\n",
    "    f.write(top_test_seq_lib_pkg)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 20,
   "metadata": {},
   "outputs": [],
   "source": [
    "top_register_seq_lib_name = f\"{tb_spec['blocks']['dut']['name']}_register_seq_lib\"\n",
    "os.makedirs(f\"{tb_path}/{top_register_seq_lib_name}\", exist_ok=True)\n",
    "top_register_seq_lib_files_name = f\"{tb_path}/{top_register_seq_lib_name}/{top_register_seq_lib_name}_files.F\"\n",
    "top_register_seq_lib_pkg_name = f\"{tb_path}/{top_register_seq_lib_name}/{top_register_seq_lib_name}_pkg.sv\"\n",
    "top_register_seq_lib_files_templ = AV_bench_env.get_template('autb_register_seq_lib_files.F')\n",
    "top_register_seq_lib_files = top_register_seq_lib_files_templ.render(tb_spec)\n",
    "with open(f\"{top_register_seq_lib_files_name}\",\"w\") as f:\n",
    "    f.write(top_register_seq_lib_files)\n",
    "top_register_seq_lib_pkg_templ = AV_bench_env.get_template('autb_register_seq_lib_pkg.sv')\n",
    "top_register_seq_lib_pkg = top_register_seq_lib_pkg_templ.render(tb_spec)\n",
    "with open(f\"{top_register_seq_lib_pkg_name}\",\"w\") as f:\n",
    "    f.write(top_register_seq_lib_pkg)\n",
    "def_seq_name = \"register_defaults_seq.svh\"\n",
    "def_seq_templ = AV_bench_env.get_template('defaults_seq.sv')\n",
    "def_seq = def_seq_templ.render(tb_spec)\n",
    "with open(f\"{tb_path}/{top_register_seq_lib_name}/{def_seq_name}\",\"w\") as f:\n",
    "    f.write(def_seq)\n",
    "with open(f\"{tb_path}/{top_register_seq_lib_name}/{def_seq_name}\",\"w\") as f:\n",
    "    f.write(def_seq)\n",
    "for blockid in tb_spec['blocks']['register']['reg_blocks'].keys():\n",
    "    register_on_seq_templ = AV_bench_env.get_template('block_on_seq.sv')\n",
    "    on_seq = register_on_seq_templ.render(block_name = blockid, block_regs = tb_spec['blocks']['register']['reg_blocks'][blockid])\n",
    "    with open(f\"{tb_path}/{top_register_seq_lib_name}/{blockid}_on_seq.svh\",\"w\") as f:\n",
    "        f.write(on_seq)\n"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "av3test",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.11.3"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
