
can_threadx_f4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000071c8  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000020c  08007398  08007398  00008398  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080075a4  080075a4  00009074  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080075a4  080075a4  000085a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080075ac  080075ac  00009074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080075ac  080075ac  000085ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080075b0  080075b0  000085b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000074  20000000  080075b4  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000049c4  20000074  08007628  00009074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004a38  08007628  00009a38  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00009074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c160  00000000  00000000  000090a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000051f9  00000000  00000000  00025204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013f8  00000000  00000000  0002a400  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000eab  00000000  00000000  0002b7f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028449  00000000  00000000  0002c6a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001f413  00000000  00000000  00054aec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e910b  00000000  00000000  00073eff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0015d00a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005140  00000000  00000000  0015d050  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000101  00000000  00000000  00162190  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000074 	.word	0x20000074
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08007380 	.word	0x08007380

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000078 	.word	0x20000078
 800020c:	08007380 	.word	0x08007380

08000210 <_tx_initialize_low_level>:
    .thumb_func
_tx_initialize_low_level:
@
@    /* Disable interrupts during ThreadX initialization.  */
@
    CPSID   i
 8000210:	b672      	cpsid	i
    STR     r1, [r0]                                @ Setup first unused memory pointer
#endif
@
@    /* Setup Vector Table Offset Register.  */
@
    MOV     r0, #0xE000E000                         @ Build address of NVIC registers
 8000212:	f04f 20e0 	mov.w	r0, #3758153728	@ 0xe000e000
    LDR     r1, =g_pfnVectors                           @ Pickup address of vector table
 8000216:	4919      	ldr	r1, [pc, #100]	@ (800027c <__tx_DBGHandler+0x4>)
    STR     r1, [r0, #0xD08]                        @ Set vector table address
 8000218:	f8c0 1d08 	str.w	r1, [r0, #3336]	@ 0xd08
@
@    /* Set system stack pointer from vector value.  */
@
    LDR     r0, =_tx_thread_system_stack_ptr        @ Build address of system stack pointer
 800021c:	4818      	ldr	r0, [pc, #96]	@ (8000280 <__tx_DBGHandler+0x8>)
    LDR     r1, =g_pfnVectors                           @ Pickup address of vector table
 800021e:	4917      	ldr	r1, [pc, #92]	@ (800027c <__tx_DBGHandler+0x4>)
    LDR     r1, [r1]                                @ Pickup reset stack pointer
 8000220:	6809      	ldr	r1, [r1, #0]
    STR     r1, [r0]                                @ Save system stack pointer
 8000222:	6001      	str	r1, [r0, #0]
@
@    /* Enable the cycle count register.  */
@
    LDR     r0, =0xE0001000                         @ Build address of DWT register
 8000224:	4817      	ldr	r0, [pc, #92]	@ (8000284 <__tx_DBGHandler+0xc>)
    LDR     r1, [r0]                                @ Pickup the current value
 8000226:	6801      	ldr	r1, [r0, #0]
    ORR     r1, r1, #1                              @ Set the CYCCNTENA bit
 8000228:	f041 0101 	orr.w	r1, r1, #1
    STR     r1, [r0]                                @ Enable the cycle count register
 800022c:	6001      	str	r1, [r0, #0]
@
@    /* Configure SysTick for 100Hz clock, or 16384 cycles if no reference.  */
@
    MOV     r0, #0xE000E000                         @ Build address of NVIC registers
 800022e:	f04f 20e0 	mov.w	r0, #3758153728	@ 0xe000e000
    LDR     r1, =SYSTICK_CYCLES
 8000232:	4915      	ldr	r1, [pc, #84]	@ (8000288 <__tx_DBGHandler+0x10>)
    STR     r1, [r0, #0x14]                         @ Setup SysTick Reload Value
 8000234:	6141      	str	r1, [r0, #20]
    MOV     r1, #0x7                                @ Build SysTick Control Enable Value
 8000236:	f04f 0107 	mov.w	r1, #7
    STR     r1, [r0, #0x10]                         @ Setup SysTick Control
 800023a:	6101      	str	r1, [r0, #16]
@
@    /* Configure handler priorities.  */
@
    LDR     r1, =0x00000000                         @ Rsrv, UsgF, BusF, MemM
 800023c:	f04f 0100 	mov.w	r1, #0
    STR     r1, [r0, #0xD18]                        @ Setup System Handlers 4-7 Priority Registers
 8000240:	f8c0 1d18 	str.w	r1, [r0, #3352]	@ 0xd18

    LDR     r1, =0xFF000000                         @ SVCl, Rsrv, Rsrv, Rsrv
 8000244:	f04f 417f 	mov.w	r1, #4278190080	@ 0xff000000
    STR     r1, [r0, #0xD1C]                        @ Setup System Handlers 8-11 Priority Registers
 8000248:	f8c0 1d1c 	str.w	r1, [r0, #3356]	@ 0xd1c
                                                    @ Note: SVC must be lowest priority, which is 0xFF

    LDR     r1, =0x40FF0000                         @ SysT, PnSV, Rsrv, DbgM
 800024c:	490f      	ldr	r1, [pc, #60]	@ (800028c <__tx_DBGHandler+0x14>)
    STR     r1, [r0, #0xD20]                        @ Setup System Handlers 12-15 Priority Registers
 800024e:	f8c0 1d20 	str.w	r1, [r0, #3360]	@ 0xd20
                                                    @ Note: PnSV must be lowest priority, which is 0xFF
@
@    /* Return to caller.  */
@
    BX      lr
 8000252:	4770      	bx	lr

08000254 <__tx_BadHandler>:
@/* Define shells for each of the unused vectors.  */
@
    .global  __tx_BadHandler
    .thumb_func
__tx_BadHandler:
    B       __tx_BadHandler
 8000254:	f7ff bffe 	b.w	8000254 <__tx_BadHandler>

08000258 <__tx_HardfaultHandler>:
@ /* added to catch the hardfault */

    .global  __tx_HardfaultHandler
    .thumb_func
__tx_HardfaultHandler:
    B       __tx_HardfaultHandler
 8000258:	f7ff bffe 	b.w	8000258 <__tx_HardfaultHandler>

0800025c <__tx_SVCallHandler>:
@ /* added to catch the SVC */

    .global  __tx_SVCallHandler
    .thumb_func
__tx_SVCallHandler:
    B       __tx_SVCallHandler
 800025c:	f7ff bffe 	b.w	800025c <__tx_SVCallHandler>

08000260 <__tx_IntHandler>:
    .global  __tx_IntHandler
    .thumb_func
__tx_IntHandler:
@ VOID InterruptHandler (VOID)
@ {
    PUSH    {r0, lr}
 8000260:	b501      	push	{r0, lr}
@    /* BL <your C Function>.... */

#ifdef TX_ENABLE_EXECUTION_CHANGE_NOTIFY
    BL      _tx_execution_isr_exit              @ Call the ISR exit function
#endif
    POP     {r0, lr}
 8000262:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    BX      LR
 8000266:	4770      	bx	lr

08000268 <SysTick_Handler>:
    .thumb_func
SysTick_Handler:
@ VOID TimerInterruptHandler (VOID)
@ {
@
    PUSH    {r0, lr}
 8000268:	b501      	push	{r0, lr}
#ifdef TX_ENABLE_EXECUTION_CHANGE_NOTIFY
    BL      _tx_execution_isr_enter             @ Call the ISR enter function
#endif
    BL      _tx_timer_interrupt
 800026a:	f000 f891 	bl	8000390 <_tx_timer_interrupt>
#ifdef TX_ENABLE_EXECUTION_CHANGE_NOTIFY
    BL      _tx_execution_isr_exit              @ Call the ISR exit function
#endif
    POP     {r0, lr}
 800026e:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    BX      LR
 8000272:	4770      	bx	lr

08000274 <__tx_NMIHandler>:

@ /* NMI, DBG handlers */
    .global  __tx_NMIHandler
    .thumb_func
__tx_NMIHandler:
    B       __tx_NMIHandler
 8000274:	f7ff bffe 	b.w	8000274 <__tx_NMIHandler>

08000278 <__tx_DBGHandler>:

    .global  __tx_DBGHandler
    .thumb_func
__tx_DBGHandler:
    B       __tx_DBGHandler
 8000278:	f7ff bffe 	b.w	8000278 <__tx_DBGHandler>
    LDR     r1, =g_pfnVectors                           @ Pickup address of vector table
 800027c:	08000000 	.word	0x08000000
    LDR     r0, =_tx_thread_system_stack_ptr        @ Build address of system stack pointer
 8000280:	200042e0 	.word	0x200042e0
    LDR     r0, =0xE0001000                         @ Build address of DWT register
 8000284:	e0001000 	.word	0xe0001000
    LDR     r1, =SYSTICK_CYCLES
 8000288:	001b773f 	.word	0x001b773f
    LDR     r1, =0x40FF0000                         @ SysT, PnSV, Rsrv, DbgM
 800028c:	40ff0000 	.word	0x40ff0000

08000290 <_tx_thread_schedule>:
       from the first schedule request. Subsequent scheduling occurs
       from the PendSV handling routine below. */

    /* Clear the preempt-disable flag to enable rescheduling after initialization on Cortex-M targets.  */

    MOV     r0, #0                                  // Build value for TX_FALSE
 8000290:	f04f 0000 	mov.w	r0, #0
    LDR     r2, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 8000294:	4a2a      	ldr	r2, [pc, #168]	@ (8000340 <tx_thread_fpu_disable+0x2>)
    STR     r0, [r2, #0]                            // Clear preempt disable flag
 8000296:	6010      	str	r0, [r2, #0]

    /* Clear CONTROL.FPCA bit so VFP registers aren't unnecessarily stacked.  */

#ifdef __ARM_FP
    MRS     r0, CONTROL                             // Pickup current CONTROL register
 8000298:	f3ef 8014 	mrs	r0, CONTROL
    BIC     r0, r0, #4                              // Clear the FPCA bit
 800029c:	f020 0004 	bic.w	r0, r0, #4
    MSR     CONTROL, r0                             // Setup new CONTROL register
 80002a0:	f380 8814 	msr	CONTROL, r0
#endif

    /* Enable interrupts */
    CPSIE   i
 80002a4:	b662      	cpsie	i

    /* Enter the scheduler for the first time.  */

    MOV     r0, #0x10000000                         // Load PENDSVSET bit
 80002a6:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
    MOV     r1, #0xE000E000                         // Load NVIC base
 80002aa:	f04f 21e0 	mov.w	r1, #3758153728	@ 0xe000e000
    STR     r0, [r1, #0xD04]                        // Set PENDSVBIT in ICSR
 80002ae:	f8c1 0d04 	str.w	r0, [r1, #3332]	@ 0xd04
    DSB                                             // Complete all memory accesses
 80002b2:	f3bf 8f4f 	dsb	sy
    ISB                                             // Flush pipeline
 80002b6:	f3bf 8f6f 	isb	sy

080002ba <__tx_wait_here>:

    /* Wait here for the PendSV to take place.  */

__tx_wait_here:
    B       __tx_wait_here                          // Wait for the PendSV to happen
 80002ba:	e7fe      	b.n	80002ba <__tx_wait_here>

080002bc <PendSV_Handler>:
    BL      _tx_execution_thread_exit               // Call the thread exit function
    POP     {r0, lr}                                // Recover LR
    CPSIE   i                                       // Enable interrupts
#endif

    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 80002bc:	4821      	ldr	r0, [pc, #132]	@ (8000344 <tx_thread_fpu_disable+0x6>)
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 80002be:	4a22      	ldr	r2, [pc, #136]	@ (8000348 <tx_thread_fpu_disable+0xa>)
    MOV     r3, #0                                  // Build NULL value
 80002c0:	f04f 0300 	mov.w	r3, #0
    LDR     r1, [r0]                                // Pickup current thread pointer
 80002c4:	6801      	ldr	r1, [r0, #0]

    /* Determine if there is a current thread to finish preserving.  */

    CBZ     r1, __tx_ts_new                         // If NULL, skip preservation
 80002c6:	b191      	cbz	r1, 80002ee <__tx_ts_new>

    /* Recover PSP and preserve current thread context.  */

    STR     r3, [r0]                                // Set _tx_thread_current_ptr to NULL
 80002c8:	6003      	str	r3, [r0, #0]
    MRS     r12, PSP                                // Pickup PSP pointer (thread's stack pointer)
 80002ca:	f3ef 8c09 	mrs	ip, PSP
    STMDB   r12!, {r4-r11}                          // Save its remaining registers
 80002ce:	e92c 0ff0 	stmdb	ip!, {r4, r5, r6, r7, r8, r9, sl, fp}
#ifdef __ARM_FP
    TST     LR, #0x10                               // Determine if the VFP extended frame is present
 80002d2:	f01e 0f10 	tst.w	lr, #16
    BNE     _skip_vfp_save
 80002d6:	d101      	bne.n	80002dc <_skip_vfp_save>
    VSTMDB  r12!,{s16-s31}                          // Yes, save additional VFP registers
 80002d8:	ed2c 8a10 	vstmdb	ip!, {s16-s31}

080002dc <_skip_vfp_save>:
_skip_vfp_save:
#endif
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 80002dc:	4c1b      	ldr	r4, [pc, #108]	@ (800034c <tx_thread_fpu_disable+0xe>)
    STMDB   r12!, {LR}                              // Save LR on the stack
 80002de:	f84c ed04 	str.w	lr, [ip, #-4]!

    /* Determine if time-slice is active. If it isn't, skip time handling processing.  */

    LDR     r5, [r4]                                // Pickup current time-slice
 80002e2:	6825      	ldr	r5, [r4, #0]
    STR     r12, [r1, #8]                           // Save the thread stack pointer
 80002e4:	f8c1 c008 	str.w	ip, [r1, #8]
    CBZ     r5, __tx_ts_new                         // If not active, skip processing
 80002e8:	b10d      	cbz	r5, 80002ee <__tx_ts_new>

    /* Time-slice is active, save the current thread's time-slice and clear the global time-slice variable.  */

    STR     r5, [r1, #24]                           // Save current time-slice
 80002ea:	618d      	str	r5, [r1, #24]

    /* Clear the global time-slice.  */

    STR     r3, [r4]                                // Clear time-slice
 80002ec:	6023      	str	r3, [r4, #0]

080002ee <__tx_ts_new>:

__tx_ts_new:

    /* Now we are looking for a new thread to execute!  */

    CPSID   i                                       // Disable interrupts
 80002ee:	b672      	cpsid	i
    LDR     r1, [r2]                                // Is there another thread ready to execute?
 80002f0:	6811      	ldr	r1, [r2, #0]
    CBZ     r1, __tx_ts_wait                        // No, skip to the wait processing
 80002f2:	b1b1      	cbz	r1, 8000322 <__tx_ts_wait>

    /* Yes, another thread is ready for else, make the current thread the new thread.  */

    STR     r1, [r0]                                // Setup the current thread pointer to the new thread
 80002f4:	6001      	str	r1, [r0, #0]
    CPSIE   i                                       // Enable interrupts
 80002f6:	b662      	cpsie	i

080002f8 <__tx_ts_restore>:

    /* Increment the thread run count.  */

__tx_ts_restore:
    LDR     r7, [r1, #4]                            // Pickup the current thread run count
 80002f8:	684f      	ldr	r7, [r1, #4]
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 80002fa:	4c14      	ldr	r4, [pc, #80]	@ (800034c <tx_thread_fpu_disable+0xe>)
    LDR     r5, [r1, #24]                           // Pickup thread's current time-slice
 80002fc:	698d      	ldr	r5, [r1, #24]
    ADD     r7, r7, #1                              // Increment the thread run count
 80002fe:	f107 0701 	add.w	r7, r7, #1
    STR     r7, [r1, #4]                            // Store the new run count
 8000302:	604f      	str	r7, [r1, #4]

    /* Setup global time-slice with thread's current time-slice.  */

    STR     r5, [r4]                                // Setup global time-slice
 8000304:	6025      	str	r5, [r4, #0]
    POP     {r0, r1}                                // Recover r0 and r1
#endif

    /* Restore the thread context and PSP.  */

    LDR     r12, [r1, #8]                           // Pickup thread's stack pointer
 8000306:	f8d1 c008 	ldr.w	ip, [r1, #8]
    LDMIA   r12!, {LR}                              // Pickup LR
 800030a:	f85c eb04 	ldr.w	lr, [ip], #4
#ifdef __ARM_FP
    TST     LR, #0x10                               // Determine if the VFP extended frame is present
 800030e:	f01e 0f10 	tst.w	lr, #16
    BNE     _skip_vfp_restore                       // If not, skip VFP restore
 8000312:	d101      	bne.n	8000318 <_skip_vfp_restore>
    VLDMIA  r12!, {s16-s31}                         // Yes, restore additional VFP registers
 8000314:	ecbc 8a10 	vldmia	ip!, {s16-s31}

08000318 <_skip_vfp_restore>:
_skip_vfp_restore:
#endif
    LDMIA   r12!, {r4-r11}                          // Recover thread's registers
 8000318:	e8bc 0ff0 	ldmia.w	ip!, {r4, r5, r6, r7, r8, r9, sl, fp}
    MSR     PSP, r12                                // Setup the thread's stack pointer
 800031c:	f38c 8809 	msr	PSP, ip

    /* Return to thread.  */

    BX      lr                                      // Return to thread!
 8000320:	4770      	bx	lr

08000322 <__tx_ts_wait>:
    /* The following is the idle wait processing... in this case, no threads are ready for execution and the
       system will simply be idle until an interrupt occurs that makes a thread ready. Note that interrupts
       are disabled to allow use of WFI for waiting for a thread to arrive.  */

__tx_ts_wait:
    CPSID   i                                       // Disable interrupts
 8000322:	b672      	cpsid	i
    LDR     r1, [r2]                                // Pickup the next thread to execute pointer
 8000324:	6811      	ldr	r1, [r2, #0]
    STR     r1, [r0]                                // Store it in the current pointer
 8000326:	6001      	str	r1, [r0, #0]
    CBNZ    r1, __tx_ts_ready                       // If non-NULL, a new thread is ready!
 8000328:	b909      	cbnz	r1, 800032e <__tx_ts_ready>
    PUSH    {r0-r3}
    BL      tx_low_power_exit                       // Exit low power mode
    POP     {r0-r3}
#endif

    CPSIE   i                                       // Enable interrupts
 800032a:	b662      	cpsie	i
    B       __tx_ts_wait                            // Loop to continue waiting
 800032c:	e7f9      	b.n	8000322 <__tx_ts_wait>

0800032e <__tx_ts_ready>:

    /* At this point, we have a new thread ready to go. Clear any newly pended PendSV - since we are
       already in the handler!  */

__tx_ts_ready:
    MOV     r7, #0x08000000                         // Build clear PendSV value
 800032e:	f04f 6700 	mov.w	r7, #134217728	@ 0x8000000
    MOV     r8, #0xE000E000                         // Build base NVIC address
 8000332:	f04f 28e0 	mov.w	r8, #3758153728	@ 0xe000e000
    STR     r7, [r8, #0xD04]                        // Clear any PendSV
 8000336:	f8c8 7d04 	str.w	r7, [r8, #3332]	@ 0xd04

    /* Re-enable interrupts and restore new thread.  */

    CPSIE   i                                       // Enable interrupts
 800033a:	b662      	cpsie	i
    B       __tx_ts_restore                         // Restore the thread
 800033c:	e7dc      	b.n	80002f8 <__tx_ts_restore>

0800033e <tx_thread_fpu_disable>:
tx_thread_fpu_disable:

    /* Automatic VPF logic is supported, this function is present only for
       backward compatibility purposes and therefore simply returns.  */

    BX      LR                                      // Return to caller
 800033e:	4770      	bx	lr
    LDR     r2, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 8000340:	2000437c 	.word	0x2000437c
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 8000344:	200042e4 	.word	0x200042e4
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 8000348:	200042e8 	.word	0x200042e8
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 800034c:	200048e8 	.word	0x200048e8

08000350 <_tx_thread_stack_build>:
                       pc          Initial value for pc
                       xPSR        Initial value for xPSR

    Stack Bottom: (higher memory address)  */

    LDR     r2, [r0, #16]                           // Pickup end of stack area
 8000350:	6902      	ldr	r2, [r0, #16]
    BIC     r2, r2, #0x7                            // Align frame for 8-byte alignment
 8000352:	f022 0207 	bic.w	r2, r2, #7
    SUB     r2, r2, #68                             // Subtract frame size
 8000356:	f1a2 0244 	sub.w	r2, r2, #68	@ 0x44
    LDR     r3, =0xFFFFFFFD                         // Build initial LR value
 800035a:	f06f 0302 	mvn.w	r3, #2
    STR     r3, [r2, #0]                            // Save on the stack
 800035e:	6013      	str	r3, [r2, #0]

    /* Actually build the stack frame.  */

    MOV     r3, #0                                  // Build initial register value
 8000360:	f04f 0300 	mov.w	r3, #0
    STR     r3, [r2, #4]                            // Store initial r4
 8000364:	6053      	str	r3, [r2, #4]
    STR     r3, [r2, #8]                            // Store initial r5
 8000366:	6093      	str	r3, [r2, #8]
    STR     r3, [r2, #12]                           // Store initial r6
 8000368:	60d3      	str	r3, [r2, #12]
    STR     r3, [r2, #16]                           // Store initial r7
 800036a:	6113      	str	r3, [r2, #16]
    STR     r3, [r2, #20]                           // Store initial r8
 800036c:	6153      	str	r3, [r2, #20]
    STR     r3, [r2, #24]                           // Store initial r9
 800036e:	6193      	str	r3, [r2, #24]
    STR     r3, [r2, #28]                           // Store initial r10
 8000370:	61d3      	str	r3, [r2, #28]
    STR     r3, [r2, #32]                           // Store initial r11
 8000372:	6213      	str	r3, [r2, #32]

    /* Hardware stack follows.  */

    STR     r3, [r2, #36]                           // Store initial r0
 8000374:	6253      	str	r3, [r2, #36]	@ 0x24
    STR     r3, [r2, #40]                           // Store initial r1
 8000376:	6293      	str	r3, [r2, #40]	@ 0x28
    STR     r3, [r2, #44]                           // Store initial r2
 8000378:	62d3      	str	r3, [r2, #44]	@ 0x2c
    STR     r3, [r2, #48]                           // Store initial r3
 800037a:	6313      	str	r3, [r2, #48]	@ 0x30
    STR     r3, [r2, #52]                           // Store initial r12
 800037c:	6353      	str	r3, [r2, #52]	@ 0x34
    MOV     r3, #0xFFFFFFFF                         // Poison EXC_RETURN value
 800037e:	f04f 33ff 	mov.w	r3, #4294967295
    STR     r3, [r2, #56]                           // Store initial lr
 8000382:	6393      	str	r3, [r2, #56]	@ 0x38
    STR     r1, [r2, #60]                           // Store initial pc
 8000384:	63d1      	str	r1, [r2, #60]	@ 0x3c
    MOV     r3, #0x01000000                         // Only T-bit need be set
 8000386:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
    STR     r3, [r2, #64]                           // Store initial xPSR
 800038a:	6413      	str	r3, [r2, #64]	@ 0x40

    /* Setup stack pointer.  */
    // thread_ptr -> tx_thread_stack_ptr =  r2;

    STR     r2, [r0, #8]                            // Save stack pointer in thread's
 800038c:	6082      	str	r2, [r0, #8]
                                                    //   control block
    BX      lr                                      // Return to caller
 800038e:	4770      	bx	lr

08000390 <_tx_timer_interrupt>:
       for use.  */

    /* Increment the system clock.  */
    // _tx_timer_system_clock++;

    LDR     r1, =_tx_timer_system_clock             // Pickup address of system clock
 8000390:	4922      	ldr	r1, [pc, #136]	@ (800041c <__tx_timer_nothing_expired+0x6>)
    LDR     r0, [r1, #0]                            // Pickup system clock
 8000392:	6808      	ldr	r0, [r1, #0]
    ADD     r0, r0, #1                              // Increment system clock
 8000394:	f100 0001 	add.w	r0, r0, #1
    STR     r0, [r1, #0]                            // Store new system clock
 8000398:	6008      	str	r0, [r1, #0]

    /* Test for time-slice expiration.  */
    // if (_tx_timer_time_slice)
    // {

    LDR     r3, =_tx_timer_time_slice               // Pickup address of time-slice
 800039a:	4b21      	ldr	r3, [pc, #132]	@ (8000420 <__tx_timer_nothing_expired+0xa>)
    LDR     r2, [r3, #0]                            // Pickup time-slice
 800039c:	681a      	ldr	r2, [r3, #0]
    CBZ     r2, __tx_timer_no_time_slice            // Is it non-active?
 800039e:	b13a      	cbz	r2, 80003b0 <__tx_timer_no_time_slice>
                                                    // Yes, skip time-slice processing

       /* Decrement the time_slice.  */
       // _tx_timer_time_slice--;

    SUB     r2, r2, #1                              // Decrement the time-slice
 80003a0:	f1a2 0201 	sub.w	r2, r2, #1
    STR     r2, [r3, #0]                            // Store new time-slice value
 80003a4:	601a      	str	r2, [r3, #0]

       /* Check for expiration.  */
       // if (__tx_timer_time_slice == 0)

    CBNZ    r2, __tx_timer_no_time_slice            // Has it expired?
 80003a6:	b91a      	cbnz	r2, 80003b0 <__tx_timer_no_time_slice>
                                                    // No, skip expiration processing

       /* Set the time-slice expired flag.  */
       // _tx_timer_expired_time_slice =  TX_TRUE;

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup address of expired flag
 80003a8:	4b1e      	ldr	r3, [pc, #120]	@ (8000424 <__tx_timer_nothing_expired+0xe>)
    MOV     r0, #1                                  // Build expired value
 80003aa:	f04f 0001 	mov.w	r0, #1
    STR     r0, [r3, #0]                            // Set time-slice expiration flag
 80003ae:	6018      	str	r0, [r3, #0]

080003b0 <__tx_timer_no_time_slice>:

    /* Test for timer expiration.  */
    // if (*_tx_timer_current_ptr)
    // {

    LDR     r1, =_tx_timer_current_ptr              // Pickup current timer pointer address
 80003b0:	491d      	ldr	r1, [pc, #116]	@ (8000428 <__tx_timer_nothing_expired+0x12>)
    LDR     r0, [r1, #0]                            // Pickup current timer
 80003b2:	6808      	ldr	r0, [r1, #0]
    LDR     r2, [r0, #0]                            // Pickup timer list entry
 80003b4:	6802      	ldr	r2, [r0, #0]
    CBZ     r2, __tx_timer_no_timer                 // Is there anything in the list?
 80003b6:	b122      	cbz	r2, 80003c2 <__tx_timer_no_timer>
                                                    // No, just increment the timer

        /* Set expiration flag.  */
        // _tx_timer_expired =  TX_TRUE;

    LDR     r3, =_tx_timer_expired                  // Pickup expiration flag address
 80003b8:	4b1c      	ldr	r3, [pc, #112]	@ (800042c <__tx_timer_nothing_expired+0x16>)
    MOV     r2, #1                                  // Build expired value
 80003ba:	f04f 0201 	mov.w	r2, #1
    STR     r2, [r3, #0]                            // Set expired flag
 80003be:	601a      	str	r2, [r3, #0]
    B       __tx_timer_done                         // Finished timer processing
 80003c0:	e008      	b.n	80003d4 <__tx_timer_done>

080003c2 <__tx_timer_no_timer>:
__tx_timer_no_timer:

        /* No timer expired, increment the timer pointer.  */
        // _tx_timer_current_ptr++;

    ADD     r0, r0, #4                              // Move to next timer
 80003c2:	f100 0004 	add.w	r0, r0, #4

        /* Check for wrap-around.  */
        // if (_tx_timer_current_ptr == _tx_timer_list_end)

    LDR     r3, =_tx_timer_list_end                 // Pickup addr of timer list end
 80003c6:	4b1a      	ldr	r3, [pc, #104]	@ (8000430 <__tx_timer_nothing_expired+0x1a>)
    LDR     r2, [r3, #0]                            // Pickup list end
 80003c8:	681a      	ldr	r2, [r3, #0]
    CMP     r0, r2                                  // Are we at list end?
 80003ca:	4290      	cmp	r0, r2
    BNE     __tx_timer_skip_wrap                    // No, skip wrap-around logic
 80003cc:	d101      	bne.n	80003d2 <__tx_timer_skip_wrap>

            /* Wrap to beginning of list.  */
            // _tx_timer_current_ptr =  _tx_timer_list_start;

    LDR     r3, =_tx_timer_list_start               // Pickup addr of timer list start
 80003ce:	4b19      	ldr	r3, [pc, #100]	@ (8000434 <__tx_timer_nothing_expired+0x1e>)
    LDR     r0, [r3, #0]                            // Set current pointer to list start
 80003d0:	6818      	ldr	r0, [r3, #0]

080003d2 <__tx_timer_skip_wrap>:

__tx_timer_skip_wrap:

    STR     r0, [r1, #0]                            // Store new current timer pointer
 80003d2:	6008      	str	r0, [r1, #0]

080003d4 <__tx_timer_done>:

    /* See if anything has expired.  */
    // if ((_tx_timer_expired_time_slice) || (_tx_timer_expired))
    // {

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup addr of expired flag
 80003d4:	4b13      	ldr	r3, [pc, #76]	@ (8000424 <__tx_timer_nothing_expired+0xe>)
    LDR     r2, [r3, #0]                            // Pickup time-slice expired flag
 80003d6:	681a      	ldr	r2, [r3, #0]
    CBNZ    r2, __tx_something_expired              // Did a time-slice expire?
 80003d8:	b912      	cbnz	r2, 80003e0 <__tx_something_expired>
                                                    // If non-zero, time-slice expired
    LDR     r1, =_tx_timer_expired                  // Pickup addr of other expired flag
 80003da:	4914      	ldr	r1, [pc, #80]	@ (800042c <__tx_timer_nothing_expired+0x16>)
    LDR     r0, [r1, #0]                            // Pickup timer expired flag
 80003dc:	6808      	ldr	r0, [r1, #0]
    CBZ     r0, __tx_timer_nothing_expired          // Did a timer expire?
 80003de:	b1d0      	cbz	r0, 8000416 <__tx_timer_nothing_expired>

080003e0 <__tx_something_expired>:
                                                    // No, nothing expired

__tx_something_expired:

    STMDB   sp!, {r0, lr}                           // Save the lr register on the stack
 80003e0:	e92d 4001 	stmdb	sp!, {r0, lr}

    /* Did a timer expire?  */
    // if (_tx_timer_expired)
    // {

    LDR     r1, =_tx_timer_expired                  // Pickup addr of expired flag
 80003e4:	4911      	ldr	r1, [pc, #68]	@ (800042c <__tx_timer_nothing_expired+0x16>)
    LDR     r0, [r1, #0]                            // Pickup timer expired flag
 80003e6:	6808      	ldr	r0, [r1, #0]
    CBZ     r0, __tx_timer_dont_activate            // Check for timer expiration
 80003e8:	b108      	cbz	r0, 80003ee <__tx_timer_dont_activate>
                                                    // If not set, skip timer activation

        /* Process timer expiration.  */
        // _tx_timer_expiration_process();

    BL      _tx_timer_expiration_process            // Call the timer expiration handling routine
 80003ea:	f005 fc01 	bl	8005bf0 <_tx_timer_expiration_process>

080003ee <__tx_timer_dont_activate>:

    /* Did time slice expire?  */
    // if (_tx_timer_expired_time_slice)
    // {

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup addr of time-slice expired
 80003ee:	4b0d      	ldr	r3, [pc, #52]	@ (8000424 <__tx_timer_nothing_expired+0xe>)
    LDR     r2, [r3, #0]                            // Pickup the actual flag
 80003f0:	681a      	ldr	r2, [r3, #0]
    CBZ     r2, __tx_timer_not_ts_expiration        // See if the flag is set
 80003f2:	b172      	cbz	r2, 8000412 <__tx_timer_not_ts_expiration>
                                                    // No, skip time-slice processing

        /* Time slice interrupted thread.  */
        // _tx_thread_time_slice();

    BL      _tx_thread_time_slice                   // Call time-slice processing
 80003f4:	f005 fb50 	bl	8005a98 <_tx_thread_time_slice>
    LDR     r0, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 80003f8:	480f      	ldr	r0, [pc, #60]	@ (8000438 <__tx_timer_nothing_expired+0x22>)
    LDR     r1, [r0]                                // Is the preempt disable flag set?
 80003fa:	6801      	ldr	r1, [r0, #0]
    CBNZ    r1, __tx_timer_skip_time_slice          // Yes, skip the PendSV logic
 80003fc:	b949      	cbnz	r1, 8000412 <__tx_timer_not_ts_expiration>
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 80003fe:	480f      	ldr	r0, [pc, #60]	@ (800043c <__tx_timer_nothing_expired+0x26>)
    LDR     r1, [r0]                                // Pickup the current thread pointer
 8000400:	6801      	ldr	r1, [r0, #0]
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 8000402:	4a0f      	ldr	r2, [pc, #60]	@ (8000440 <__tx_timer_nothing_expired+0x2a>)
    LDR     r3, [r2]                                // Pickup the execute thread pointer
 8000404:	6813      	ldr	r3, [r2, #0]
    LDR     r0, =0xE000ED04                         // Build address of control register
 8000406:	480f      	ldr	r0, [pc, #60]	@ (8000444 <__tx_timer_nothing_expired+0x2e>)
    LDR     r2, =0x10000000                         // Build value for PendSV bit
 8000408:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
    CMP     r1, r3                                  // Are they the same?
 800040c:	4299      	cmp	r1, r3
    BEQ     __tx_timer_skip_time_slice              // If the same, there was no time-slice performed
 800040e:	d000      	beq.n	8000412 <__tx_timer_not_ts_expiration>
    STR     r2, [r0]                                // Not the same, issue the PendSV for preemption
 8000410:	6002      	str	r2, [r0, #0]

08000412 <__tx_timer_not_ts_expiration>:

    // }

__tx_timer_not_ts_expiration:

    LDMIA   sp!, {r0, lr}                           // Recover lr register (r0 is just there for
 8000412:	e8bd 4001 	ldmia.w	sp!, {r0, lr}

08000416 <__tx_timer_nothing_expired>:

    // }

__tx_timer_nothing_expired:

    DSB                                             // Complete all memory access
 8000416:	f3bf 8f4f 	dsb	sy
    BX      lr                                      // Return to caller
 800041a:	4770      	bx	lr
    LDR     r1, =_tx_timer_system_clock             // Pickup address of system clock
 800041c:	20004388 	.word	0x20004388
    LDR     r3, =_tx_timer_time_slice               // Pickup address of time-slice
 8000420:	200048e8 	.word	0x200048e8
    LDR     r3, =_tx_timer_expired_time_slice       // Pickup address of expired flag
 8000424:	2000438c 	.word	0x2000438c
    LDR     r1, =_tx_timer_current_ptr              // Pickup current timer pointer address
 8000428:	20004418 	.word	0x20004418
    LDR     r3, =_tx_timer_expired                  // Pickup expiration flag address
 800042c:	2000441c 	.word	0x2000441c
    LDR     r3, =_tx_timer_list_end                 // Pickup addr of timer list end
 8000430:	20004414 	.word	0x20004414
    LDR     r3, =_tx_timer_list_start               // Pickup addr of timer list start
 8000434:	20004410 	.word	0x20004410
    LDR     r0, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 8000438:	2000437c 	.word	0x2000437c
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 800043c:	200042e4 	.word	0x200042e4
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 8000440:	200042e8 	.word	0x200042e8
    LDR     r0, =0xE000ED04                         // Build address of control register
 8000444:	e000ed04 	.word	0xe000ed04
	...

08000450 <memchr>:
 8000450:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000454:	2a10      	cmp	r2, #16
 8000456:	db2b      	blt.n	80004b0 <memchr+0x60>
 8000458:	f010 0f07 	tst.w	r0, #7
 800045c:	d008      	beq.n	8000470 <memchr+0x20>
 800045e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000462:	3a01      	subs	r2, #1
 8000464:	428b      	cmp	r3, r1
 8000466:	d02d      	beq.n	80004c4 <memchr+0x74>
 8000468:	f010 0f07 	tst.w	r0, #7
 800046c:	b342      	cbz	r2, 80004c0 <memchr+0x70>
 800046e:	d1f6      	bne.n	800045e <memchr+0xe>
 8000470:	b4f0      	push	{r4, r5, r6, r7}
 8000472:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000476:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800047a:	f022 0407 	bic.w	r4, r2, #7
 800047e:	f07f 0700 	mvns.w	r7, #0
 8000482:	2300      	movs	r3, #0
 8000484:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000488:	3c08      	subs	r4, #8
 800048a:	ea85 0501 	eor.w	r5, r5, r1
 800048e:	ea86 0601 	eor.w	r6, r6, r1
 8000492:	fa85 f547 	uadd8	r5, r5, r7
 8000496:	faa3 f587 	sel	r5, r3, r7
 800049a:	fa86 f647 	uadd8	r6, r6, r7
 800049e:	faa5 f687 	sel	r6, r5, r7
 80004a2:	b98e      	cbnz	r6, 80004c8 <memchr+0x78>
 80004a4:	d1ee      	bne.n	8000484 <memchr+0x34>
 80004a6:	bcf0      	pop	{r4, r5, r6, r7}
 80004a8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80004ac:	f002 0207 	and.w	r2, r2, #7
 80004b0:	b132      	cbz	r2, 80004c0 <memchr+0x70>
 80004b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80004b6:	3a01      	subs	r2, #1
 80004b8:	ea83 0301 	eor.w	r3, r3, r1
 80004bc:	b113      	cbz	r3, 80004c4 <memchr+0x74>
 80004be:	d1f8      	bne.n	80004b2 <memchr+0x62>
 80004c0:	2000      	movs	r0, #0
 80004c2:	4770      	bx	lr
 80004c4:	3801      	subs	r0, #1
 80004c6:	4770      	bx	lr
 80004c8:	2d00      	cmp	r5, #0
 80004ca:	bf06      	itte	eq
 80004cc:	4635      	moveq	r5, r6
 80004ce:	3803      	subeq	r0, #3
 80004d0:	3807      	subne	r0, #7
 80004d2:	f015 0f01 	tst.w	r5, #1
 80004d6:	d107      	bne.n	80004e8 <memchr+0x98>
 80004d8:	3001      	adds	r0, #1
 80004da:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80004de:	bf02      	ittt	eq
 80004e0:	3001      	addeq	r0, #1
 80004e2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80004e6:	3001      	addeq	r0, #1
 80004e8:	bcf0      	pop	{r4, r5, r6, r7}
 80004ea:	3801      	subs	r0, #1
 80004ec:	4770      	bx	lr
 80004ee:	bf00      	nop

080004f0 <__aeabi_uldivmod>:
 80004f0:	b953      	cbnz	r3, 8000508 <__aeabi_uldivmod+0x18>
 80004f2:	b94a      	cbnz	r2, 8000508 <__aeabi_uldivmod+0x18>
 80004f4:	2900      	cmp	r1, #0
 80004f6:	bf08      	it	eq
 80004f8:	2800      	cmpeq	r0, #0
 80004fa:	bf1c      	itt	ne
 80004fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000500:	f04f 30ff 	movne.w	r0, #4294967295
 8000504:	f000 b988 	b.w	8000818 <__aeabi_idiv0>
 8000508:	f1ad 0c08 	sub.w	ip, sp, #8
 800050c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000510:	f000 f806 	bl	8000520 <__udivmoddi4>
 8000514:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000518:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800051c:	b004      	add	sp, #16
 800051e:	4770      	bx	lr

08000520 <__udivmoddi4>:
 8000520:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000524:	9d08      	ldr	r5, [sp, #32]
 8000526:	468e      	mov	lr, r1
 8000528:	4604      	mov	r4, r0
 800052a:	4688      	mov	r8, r1
 800052c:	2b00      	cmp	r3, #0
 800052e:	d14a      	bne.n	80005c6 <__udivmoddi4+0xa6>
 8000530:	428a      	cmp	r2, r1
 8000532:	4617      	mov	r7, r2
 8000534:	d962      	bls.n	80005fc <__udivmoddi4+0xdc>
 8000536:	fab2 f682 	clz	r6, r2
 800053a:	b14e      	cbz	r6, 8000550 <__udivmoddi4+0x30>
 800053c:	f1c6 0320 	rsb	r3, r6, #32
 8000540:	fa01 f806 	lsl.w	r8, r1, r6
 8000544:	fa20 f303 	lsr.w	r3, r0, r3
 8000548:	40b7      	lsls	r7, r6
 800054a:	ea43 0808 	orr.w	r8, r3, r8
 800054e:	40b4      	lsls	r4, r6
 8000550:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000554:	fa1f fc87 	uxth.w	ip, r7
 8000558:	fbb8 f1fe 	udiv	r1, r8, lr
 800055c:	0c23      	lsrs	r3, r4, #16
 800055e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000562:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000566:	fb01 f20c 	mul.w	r2, r1, ip
 800056a:	429a      	cmp	r2, r3
 800056c:	d909      	bls.n	8000582 <__udivmoddi4+0x62>
 800056e:	18fb      	adds	r3, r7, r3
 8000570:	f101 30ff 	add.w	r0, r1, #4294967295
 8000574:	f080 80ea 	bcs.w	800074c <__udivmoddi4+0x22c>
 8000578:	429a      	cmp	r2, r3
 800057a:	f240 80e7 	bls.w	800074c <__udivmoddi4+0x22c>
 800057e:	3902      	subs	r1, #2
 8000580:	443b      	add	r3, r7
 8000582:	1a9a      	subs	r2, r3, r2
 8000584:	b2a3      	uxth	r3, r4
 8000586:	fbb2 f0fe 	udiv	r0, r2, lr
 800058a:	fb0e 2210 	mls	r2, lr, r0, r2
 800058e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000592:	fb00 fc0c 	mul.w	ip, r0, ip
 8000596:	459c      	cmp	ip, r3
 8000598:	d909      	bls.n	80005ae <__udivmoddi4+0x8e>
 800059a:	18fb      	adds	r3, r7, r3
 800059c:	f100 32ff 	add.w	r2, r0, #4294967295
 80005a0:	f080 80d6 	bcs.w	8000750 <__udivmoddi4+0x230>
 80005a4:	459c      	cmp	ip, r3
 80005a6:	f240 80d3 	bls.w	8000750 <__udivmoddi4+0x230>
 80005aa:	443b      	add	r3, r7
 80005ac:	3802      	subs	r0, #2
 80005ae:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80005b2:	eba3 030c 	sub.w	r3, r3, ip
 80005b6:	2100      	movs	r1, #0
 80005b8:	b11d      	cbz	r5, 80005c2 <__udivmoddi4+0xa2>
 80005ba:	40f3      	lsrs	r3, r6
 80005bc:	2200      	movs	r2, #0
 80005be:	e9c5 3200 	strd	r3, r2, [r5]
 80005c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005c6:	428b      	cmp	r3, r1
 80005c8:	d905      	bls.n	80005d6 <__udivmoddi4+0xb6>
 80005ca:	b10d      	cbz	r5, 80005d0 <__udivmoddi4+0xb0>
 80005cc:	e9c5 0100 	strd	r0, r1, [r5]
 80005d0:	2100      	movs	r1, #0
 80005d2:	4608      	mov	r0, r1
 80005d4:	e7f5      	b.n	80005c2 <__udivmoddi4+0xa2>
 80005d6:	fab3 f183 	clz	r1, r3
 80005da:	2900      	cmp	r1, #0
 80005dc:	d146      	bne.n	800066c <__udivmoddi4+0x14c>
 80005de:	4573      	cmp	r3, lr
 80005e0:	d302      	bcc.n	80005e8 <__udivmoddi4+0xc8>
 80005e2:	4282      	cmp	r2, r0
 80005e4:	f200 8105 	bhi.w	80007f2 <__udivmoddi4+0x2d2>
 80005e8:	1a84      	subs	r4, r0, r2
 80005ea:	eb6e 0203 	sbc.w	r2, lr, r3
 80005ee:	2001      	movs	r0, #1
 80005f0:	4690      	mov	r8, r2
 80005f2:	2d00      	cmp	r5, #0
 80005f4:	d0e5      	beq.n	80005c2 <__udivmoddi4+0xa2>
 80005f6:	e9c5 4800 	strd	r4, r8, [r5]
 80005fa:	e7e2      	b.n	80005c2 <__udivmoddi4+0xa2>
 80005fc:	2a00      	cmp	r2, #0
 80005fe:	f000 8090 	beq.w	8000722 <__udivmoddi4+0x202>
 8000602:	fab2 f682 	clz	r6, r2
 8000606:	2e00      	cmp	r6, #0
 8000608:	f040 80a4 	bne.w	8000754 <__udivmoddi4+0x234>
 800060c:	1a8a      	subs	r2, r1, r2
 800060e:	0c03      	lsrs	r3, r0, #16
 8000610:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000614:	b280      	uxth	r0, r0
 8000616:	b2bc      	uxth	r4, r7
 8000618:	2101      	movs	r1, #1
 800061a:	fbb2 fcfe 	udiv	ip, r2, lr
 800061e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000622:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000626:	fb04 f20c 	mul.w	r2, r4, ip
 800062a:	429a      	cmp	r2, r3
 800062c:	d907      	bls.n	800063e <__udivmoddi4+0x11e>
 800062e:	18fb      	adds	r3, r7, r3
 8000630:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000634:	d202      	bcs.n	800063c <__udivmoddi4+0x11c>
 8000636:	429a      	cmp	r2, r3
 8000638:	f200 80e0 	bhi.w	80007fc <__udivmoddi4+0x2dc>
 800063c:	46c4      	mov	ip, r8
 800063e:	1a9b      	subs	r3, r3, r2
 8000640:	fbb3 f2fe 	udiv	r2, r3, lr
 8000644:	fb0e 3312 	mls	r3, lr, r2, r3
 8000648:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800064c:	fb02 f404 	mul.w	r4, r2, r4
 8000650:	429c      	cmp	r4, r3
 8000652:	d907      	bls.n	8000664 <__udivmoddi4+0x144>
 8000654:	18fb      	adds	r3, r7, r3
 8000656:	f102 30ff 	add.w	r0, r2, #4294967295
 800065a:	d202      	bcs.n	8000662 <__udivmoddi4+0x142>
 800065c:	429c      	cmp	r4, r3
 800065e:	f200 80ca 	bhi.w	80007f6 <__udivmoddi4+0x2d6>
 8000662:	4602      	mov	r2, r0
 8000664:	1b1b      	subs	r3, r3, r4
 8000666:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800066a:	e7a5      	b.n	80005b8 <__udivmoddi4+0x98>
 800066c:	f1c1 0620 	rsb	r6, r1, #32
 8000670:	408b      	lsls	r3, r1
 8000672:	fa22 f706 	lsr.w	r7, r2, r6
 8000676:	431f      	orrs	r7, r3
 8000678:	fa0e f401 	lsl.w	r4, lr, r1
 800067c:	fa20 f306 	lsr.w	r3, r0, r6
 8000680:	fa2e fe06 	lsr.w	lr, lr, r6
 8000684:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000688:	4323      	orrs	r3, r4
 800068a:	fa00 f801 	lsl.w	r8, r0, r1
 800068e:	fa1f fc87 	uxth.w	ip, r7
 8000692:	fbbe f0f9 	udiv	r0, lr, r9
 8000696:	0c1c      	lsrs	r4, r3, #16
 8000698:	fb09 ee10 	mls	lr, r9, r0, lr
 800069c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80006a0:	fb00 fe0c 	mul.w	lr, r0, ip
 80006a4:	45a6      	cmp	lr, r4
 80006a6:	fa02 f201 	lsl.w	r2, r2, r1
 80006aa:	d909      	bls.n	80006c0 <__udivmoddi4+0x1a0>
 80006ac:	193c      	adds	r4, r7, r4
 80006ae:	f100 3aff 	add.w	sl, r0, #4294967295
 80006b2:	f080 809c 	bcs.w	80007ee <__udivmoddi4+0x2ce>
 80006b6:	45a6      	cmp	lr, r4
 80006b8:	f240 8099 	bls.w	80007ee <__udivmoddi4+0x2ce>
 80006bc:	3802      	subs	r0, #2
 80006be:	443c      	add	r4, r7
 80006c0:	eba4 040e 	sub.w	r4, r4, lr
 80006c4:	fa1f fe83 	uxth.w	lr, r3
 80006c8:	fbb4 f3f9 	udiv	r3, r4, r9
 80006cc:	fb09 4413 	mls	r4, r9, r3, r4
 80006d0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80006d4:	fb03 fc0c 	mul.w	ip, r3, ip
 80006d8:	45a4      	cmp	ip, r4
 80006da:	d908      	bls.n	80006ee <__udivmoddi4+0x1ce>
 80006dc:	193c      	adds	r4, r7, r4
 80006de:	f103 3eff 	add.w	lr, r3, #4294967295
 80006e2:	f080 8082 	bcs.w	80007ea <__udivmoddi4+0x2ca>
 80006e6:	45a4      	cmp	ip, r4
 80006e8:	d97f      	bls.n	80007ea <__udivmoddi4+0x2ca>
 80006ea:	3b02      	subs	r3, #2
 80006ec:	443c      	add	r4, r7
 80006ee:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80006f2:	eba4 040c 	sub.w	r4, r4, ip
 80006f6:	fba0 ec02 	umull	lr, ip, r0, r2
 80006fa:	4564      	cmp	r4, ip
 80006fc:	4673      	mov	r3, lr
 80006fe:	46e1      	mov	r9, ip
 8000700:	d362      	bcc.n	80007c8 <__udivmoddi4+0x2a8>
 8000702:	d05f      	beq.n	80007c4 <__udivmoddi4+0x2a4>
 8000704:	b15d      	cbz	r5, 800071e <__udivmoddi4+0x1fe>
 8000706:	ebb8 0203 	subs.w	r2, r8, r3
 800070a:	eb64 0409 	sbc.w	r4, r4, r9
 800070e:	fa04 f606 	lsl.w	r6, r4, r6
 8000712:	fa22 f301 	lsr.w	r3, r2, r1
 8000716:	431e      	orrs	r6, r3
 8000718:	40cc      	lsrs	r4, r1
 800071a:	e9c5 6400 	strd	r6, r4, [r5]
 800071e:	2100      	movs	r1, #0
 8000720:	e74f      	b.n	80005c2 <__udivmoddi4+0xa2>
 8000722:	fbb1 fcf2 	udiv	ip, r1, r2
 8000726:	0c01      	lsrs	r1, r0, #16
 8000728:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800072c:	b280      	uxth	r0, r0
 800072e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000732:	463b      	mov	r3, r7
 8000734:	4638      	mov	r0, r7
 8000736:	463c      	mov	r4, r7
 8000738:	46b8      	mov	r8, r7
 800073a:	46be      	mov	lr, r7
 800073c:	2620      	movs	r6, #32
 800073e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000742:	eba2 0208 	sub.w	r2, r2, r8
 8000746:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800074a:	e766      	b.n	800061a <__udivmoddi4+0xfa>
 800074c:	4601      	mov	r1, r0
 800074e:	e718      	b.n	8000582 <__udivmoddi4+0x62>
 8000750:	4610      	mov	r0, r2
 8000752:	e72c      	b.n	80005ae <__udivmoddi4+0x8e>
 8000754:	f1c6 0220 	rsb	r2, r6, #32
 8000758:	fa2e f302 	lsr.w	r3, lr, r2
 800075c:	40b7      	lsls	r7, r6
 800075e:	40b1      	lsls	r1, r6
 8000760:	fa20 f202 	lsr.w	r2, r0, r2
 8000764:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000768:	430a      	orrs	r2, r1
 800076a:	fbb3 f8fe 	udiv	r8, r3, lr
 800076e:	b2bc      	uxth	r4, r7
 8000770:	fb0e 3318 	mls	r3, lr, r8, r3
 8000774:	0c11      	lsrs	r1, r2, #16
 8000776:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800077a:	fb08 f904 	mul.w	r9, r8, r4
 800077e:	40b0      	lsls	r0, r6
 8000780:	4589      	cmp	r9, r1
 8000782:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000786:	b280      	uxth	r0, r0
 8000788:	d93e      	bls.n	8000808 <__udivmoddi4+0x2e8>
 800078a:	1879      	adds	r1, r7, r1
 800078c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000790:	d201      	bcs.n	8000796 <__udivmoddi4+0x276>
 8000792:	4589      	cmp	r9, r1
 8000794:	d81f      	bhi.n	80007d6 <__udivmoddi4+0x2b6>
 8000796:	eba1 0109 	sub.w	r1, r1, r9
 800079a:	fbb1 f9fe 	udiv	r9, r1, lr
 800079e:	fb09 f804 	mul.w	r8, r9, r4
 80007a2:	fb0e 1119 	mls	r1, lr, r9, r1
 80007a6:	b292      	uxth	r2, r2
 80007a8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80007ac:	4542      	cmp	r2, r8
 80007ae:	d229      	bcs.n	8000804 <__udivmoddi4+0x2e4>
 80007b0:	18ba      	adds	r2, r7, r2
 80007b2:	f109 31ff 	add.w	r1, r9, #4294967295
 80007b6:	d2c4      	bcs.n	8000742 <__udivmoddi4+0x222>
 80007b8:	4542      	cmp	r2, r8
 80007ba:	d2c2      	bcs.n	8000742 <__udivmoddi4+0x222>
 80007bc:	f1a9 0102 	sub.w	r1, r9, #2
 80007c0:	443a      	add	r2, r7
 80007c2:	e7be      	b.n	8000742 <__udivmoddi4+0x222>
 80007c4:	45f0      	cmp	r8, lr
 80007c6:	d29d      	bcs.n	8000704 <__udivmoddi4+0x1e4>
 80007c8:	ebbe 0302 	subs.w	r3, lr, r2
 80007cc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80007d0:	3801      	subs	r0, #1
 80007d2:	46e1      	mov	r9, ip
 80007d4:	e796      	b.n	8000704 <__udivmoddi4+0x1e4>
 80007d6:	eba7 0909 	sub.w	r9, r7, r9
 80007da:	4449      	add	r1, r9
 80007dc:	f1a8 0c02 	sub.w	ip, r8, #2
 80007e0:	fbb1 f9fe 	udiv	r9, r1, lr
 80007e4:	fb09 f804 	mul.w	r8, r9, r4
 80007e8:	e7db      	b.n	80007a2 <__udivmoddi4+0x282>
 80007ea:	4673      	mov	r3, lr
 80007ec:	e77f      	b.n	80006ee <__udivmoddi4+0x1ce>
 80007ee:	4650      	mov	r0, sl
 80007f0:	e766      	b.n	80006c0 <__udivmoddi4+0x1a0>
 80007f2:	4608      	mov	r0, r1
 80007f4:	e6fd      	b.n	80005f2 <__udivmoddi4+0xd2>
 80007f6:	443b      	add	r3, r7
 80007f8:	3a02      	subs	r2, #2
 80007fa:	e733      	b.n	8000664 <__udivmoddi4+0x144>
 80007fc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000800:	443b      	add	r3, r7
 8000802:	e71c      	b.n	800063e <__udivmoddi4+0x11e>
 8000804:	4649      	mov	r1, r9
 8000806:	e79c      	b.n	8000742 <__udivmoddi4+0x222>
 8000808:	eba1 0109 	sub.w	r1, r1, r9
 800080c:	46c4      	mov	ip, r8
 800080e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000812:	fb09 f804 	mul.w	r8, r9, r4
 8000816:	e7c4      	b.n	80007a2 <__udivmoddi4+0x282>

08000818 <__aeabi_idiv0>:
 8000818:	4770      	bx	lr
 800081a:	bf00      	nop

0800081c <tx_application_define>:
  * @brief  Define the initial system.
  * @param  first_unused_memory : Pointer to the first unused memory
  * @retval None
  */
VOID tx_application_define(VOID *first_unused_memory)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	b086      	sub	sp, #24
 8000820:	af02      	add	r7, sp, #8
 8000822:	6078      	str	r0, [r7, #4]

  /* USER CODE END  tx_application_define */

  VOID *memory_ptr;

  if (tx_byte_pool_create(&tx_app_byte_pool, "Tx App memory pool", tx_byte_pool_buffer, TX_APP_MEM_POOL_SIZE) != TX_SUCCESS)
 8000824:	2334      	movs	r3, #52	@ 0x34
 8000826:	9300      	str	r3, [sp, #0]
 8000828:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800082c:	4a08      	ldr	r2, [pc, #32]	@ (8000850 <tx_application_define+0x34>)
 800082e:	4909      	ldr	r1, [pc, #36]	@ (8000854 <tx_application_define+0x38>)
 8000830:	4809      	ldr	r0, [pc, #36]	@ (8000858 <tx_application_define+0x3c>)
 8000832:	f005 fc87 	bl	8006144 <_txe_byte_pool_create>
 8000836:	4603      	mov	r3, r0
 8000838:	2b00      	cmp	r3, #0
 800083a:	d104      	bne.n	8000846 <tx_application_define+0x2a>
  {
    /* USER CODE BEGIN TX_Byte_Pool_Success */

    /* USER CODE END TX_Byte_Pool_Success */

    memory_ptr = (VOID *)&tx_app_byte_pool;
 800083c:	4b06      	ldr	r3, [pc, #24]	@ (8000858 <tx_application_define+0x3c>)
 800083e:	60fb      	str	r3, [r7, #12]

    if (App_ThreadX_Init(memory_ptr) != TX_SUCCESS)
 8000840:	68f8      	ldr	r0, [r7, #12]
 8000842:	f000 f80b 	bl	800085c <App_ThreadX_Init>

    /* USER CODE END  App_ThreadX_Init_Success */

  }

}
 8000846:	bf00      	nop
 8000848:	3710      	adds	r7, #16
 800084a:	46bd      	mov	sp, r7
 800084c:	bd80      	pop	{r7, pc}
 800084e:	bf00      	nop
 8000850:	20000090 	.word	0x20000090
 8000854:	08007398 	.word	0x08007398
 8000858:	20004090 	.word	0x20004090

0800085c <App_ThreadX_Init>:
  * @brief  Application ThreadX Initialization.
  * @param memory_ptr: memory pointer
  * @retval int
  */
UINT App_ThreadX_Init(VOID *memory_ptr)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	b08c      	sub	sp, #48	@ 0x30
 8000860:	af08      	add	r7, sp, #32
 8000862:	6078      	str	r0, [r7, #4]
  UINT ret = TX_SUCCESS;
 8000864:	2300      	movs	r3, #0
 8000866:	60fb      	str	r3, [r7, #12]
  TX_BYTE_POOL *byte_pool = (TX_BYTE_POOL*)memory_ptr;
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	60bb      	str	r3, [r7, #8]

  /* USER CODE BEGIN App_ThreadX_Init */

  printf("App_ThreadX_Init: Started\r\n");
 800086c:	481f      	ldr	r0, [pc, #124]	@ (80008ec <App_ThreadX_Init+0x90>)
 800086e:	f005 ff25 	bl	80066bc <puts>

  // Allocate stack memory for the thread
    ret = tx_byte_allocate(byte_pool, (VOID **) &adc_can_thread_stack, 1024, TX_NO_WAIT);
 8000872:	2300      	movs	r3, #0
 8000874:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000878:	491d      	ldr	r1, [pc, #116]	@ (80008f0 <App_ThreadX_Init+0x94>)
 800087a:	68b8      	ldr	r0, [r7, #8]
 800087c:	f005 fbee 	bl	800605c <_txe_byte_allocate>
 8000880:	60f8      	str	r0, [r7, #12]
    if (ret != TX_SUCCESS)
 8000882:	68fb      	ldr	r3, [r7, #12]
 8000884:	2b00      	cmp	r3, #0
 8000886:	d005      	beq.n	8000894 <App_ThreadX_Init+0x38>
    {
    	printf("Stack allocation failed: %u\r\n", ret);
 8000888:	68f9      	ldr	r1, [r7, #12]
 800088a:	481a      	ldr	r0, [pc, #104]	@ (80008f4 <App_ThreadX_Init+0x98>)
 800088c:	f005 feae 	bl	80065ec <iprintf>
        return TX_POOL_ERROR;
 8000890:	2302      	movs	r3, #2
 8000892:	e026      	b.n	80008e2 <App_ThreadX_Init+0x86>
    }
    printf("Stack allocated\r\n");
 8000894:	4818      	ldr	r0, [pc, #96]	@ (80008f8 <App_ThreadX_Init+0x9c>)
 8000896:	f005 ff11 	bl	80066bc <puts>

    // Create the thread
    ret = tx_thread_create(&adc_can_thread,              // Thread control block
 800089a:	4b15      	ldr	r3, [pc, #84]	@ (80008f0 <App_ThreadX_Init+0x94>)
 800089c:	681b      	ldr	r3, [r3, #0]
 800089e:	22b0      	movs	r2, #176	@ 0xb0
 80008a0:	9206      	str	r2, [sp, #24]
 80008a2:	2201      	movs	r2, #1
 80008a4:	9205      	str	r2, [sp, #20]
 80008a6:	2200      	movs	r2, #0
 80008a8:	9204      	str	r2, [sp, #16]
 80008aa:	2201      	movs	r2, #1
 80008ac:	9203      	str	r2, [sp, #12]
 80008ae:	2201      	movs	r2, #1
 80008b0:	9202      	str	r2, [sp, #8]
 80008b2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80008b6:	9201      	str	r2, [sp, #4]
 80008b8:	9300      	str	r3, [sp, #0]
 80008ba:	2300      	movs	r3, #0
 80008bc:	4a0f      	ldr	r2, [pc, #60]	@ (80008fc <App_ThreadX_Init+0xa0>)
 80008be:	4910      	ldr	r1, [pc, #64]	@ (8000900 <App_ThreadX_Init+0xa4>)
 80008c0:	4810      	ldr	r0, [pc, #64]	@ (8000904 <App_ThreadX_Init+0xa8>)
 80008c2:	f005 fcdf 	bl	8006284 <_txe_thread_create>
 80008c6:	60f8      	str	r0, [r7, #12]
                           1024,                         // Stack size
                           1,                            // Priority (lower = higher priority)
                           1,                            // Preemption threshold
                           TX_NO_TIME_SLICE,             // Time slice
                           TX_AUTO_START);               // Auto start
    if (ret != TX_SUCCESS)
 80008c8:	68fb      	ldr	r3, [r7, #12]
 80008ca:	2b00      	cmp	r3, #0
 80008cc:	d005      	beq.n	80008da <App_ThreadX_Init+0x7e>
    {
    	printf("Thread creation failed: %u\r\n", ret);
 80008ce:	68f9      	ldr	r1, [r7, #12]
 80008d0:	480d      	ldr	r0, [pc, #52]	@ (8000908 <App_ThreadX_Init+0xac>)
 80008d2:	f005 fe8b 	bl	80065ec <iprintf>
        return TX_THREAD_ERROR;
 80008d6:	230e      	movs	r3, #14
 80008d8:	e003      	b.n	80008e2 <App_ThreadX_Init+0x86>
    }
    printf("Thread created successfully\r\n");
 80008da:	480c      	ldr	r0, [pc, #48]	@ (800090c <App_ThreadX_Init+0xb0>)
 80008dc:	f005 feee 	bl	80066bc <puts>

  /* USER CODE END App_ThreadX_Init */

  return ret;
 80008e0:	68fb      	ldr	r3, [r7, #12]
}
 80008e2:	4618      	mov	r0, r3
 80008e4:	3710      	adds	r7, #16
 80008e6:	46bd      	mov	sp, r7
 80008e8:	bd80      	pop	{r7, pc}
 80008ea:	bf00      	nop
 80008ec:	080073ac 	.word	0x080073ac
 80008f0:	20004174 	.word	0x20004174
 80008f4:	080073c8 	.word	0x080073c8
 80008f8:	080073e8 	.word	0x080073e8
 80008fc:	0800091d 	.word	0x0800091d
 8000900:	080073fc 	.word	0x080073fc
 8000904:	200040c4 	.word	0x200040c4
 8000908:	0800740c 	.word	0x0800740c
 800090c:	0800742c 	.word	0x0800742c

08000910 <MX_ThreadX_Init>:
  * @brief  MX_ThreadX_Init
  * @param  None
  * @retval None
  */
void MX_ThreadX_Init(void)
{
 8000910:	b580      	push	{r7, lr}
 8000912:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN  Before_Kernel_Start */

  /* USER CODE END  Before_Kernel_Start */

  tx_kernel_enter();
 8000914:	f004 fc46 	bl	80051a4 <_tx_initialize_kernel_enter>

  /* USER CODE BEGIN  Kernel_Start_Error */

  /* USER CODE END  Kernel_Start_Error */
}
 8000918:	bf00      	nop
 800091a:	bd80      	pop	{r7, pc}

0800091c <App_ThreadX_Entry>:

/* USER CODE BEGIN 1 */

VOID App_ThreadX_Entry(ULONG thread_input)
{
 800091c:	b580      	push	{r7, lr}
 800091e:	b084      	sub	sp, #16
 8000920:	af00      	add	r7, sp, #0
 8000922:	6078      	str	r0, [r7, #4]
	(void)thread_input;

    printf("ADC_CAN_Thread started!\r\n");
 8000924:	4846      	ldr	r0, [pc, #280]	@ (8000a40 <App_ThreadX_Entry+0x124>)
 8000926:	f005 fec9 	bl	80066bc <puts>

    /* Start CAN */
    if (HAL_CAN_Start(&hcan1) != HAL_OK)
 800092a:	4846      	ldr	r0, [pc, #280]	@ (8000a44 <App_ThreadX_Entry+0x128>)
 800092c:	f001 fcc8 	bl	80022c0 <HAL_CAN_Start>
 8000930:	4603      	mov	r3, r0
 8000932:	2b00      	cmp	r3, #0
 8000934:	d002      	beq.n	800093c <App_ThreadX_Entry+0x20>
    {
        printf("CAN start failed!\r\n");
 8000936:	4844      	ldr	r0, [pc, #272]	@ (8000a48 <App_ThreadX_Entry+0x12c>)
 8000938:	f005 fec0 	bl	80066bc <puts>
    }

    /* ---- Enable notification RX  ---- */
    if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK)
 800093c:	2102      	movs	r1, #2
 800093e:	4841      	ldr	r0, [pc, #260]	@ (8000a44 <App_ThreadX_Entry+0x128>)
 8000940:	f001 fef4 	bl	800272c <HAL_CAN_ActivateNotification>
 8000944:	4603      	mov	r3, r0
 8000946:	2b00      	cmp	r3, #0
 8000948:	d002      	beq.n	8000950 <App_ThreadX_Entry+0x34>
    {
        printf("[F4] CAN notify RX FIFO0 failed\r\n");
 800094a:	4840      	ldr	r0, [pc, #256]	@ (8000a4c <App_ThreadX_Entry+0x130>)
 800094c:	f005 feb6 	bl	80066bc <puts>
    }

    /* Configure CAN Tx header */
    TxHeader.DLC = 8;
 8000950:	4b3f      	ldr	r3, [pc, #252]	@ (8000a50 <App_ThreadX_Entry+0x134>)
 8000952:	2208      	movs	r2, #8
 8000954:	611a      	str	r2, [r3, #16]
    TxHeader.IDE = CAN_ID_STD;
 8000956:	4b3e      	ldr	r3, [pc, #248]	@ (8000a50 <App_ThreadX_Entry+0x134>)
 8000958:	2200      	movs	r2, #0
 800095a:	609a      	str	r2, [r3, #8]
    TxHeader.RTR = CAN_RTR_DATA;
 800095c:	4b3c      	ldr	r3, [pc, #240]	@ (8000a50 <App_ThreadX_Entry+0x134>)
 800095e:	2200      	movs	r2, #0
 8000960:	60da      	str	r2, [r3, #12]
    TxHeader.StdId = CAN_TX_POT_ID;
 8000962:	4b3b      	ldr	r3, [pc, #236]	@ (8000a50 <App_ThreadX_Entry+0x134>)
 8000964:	f240 4246 	movw	r2, #1094	@ 0x446
 8000968:	601a      	str	r2, [r3, #0]

    static ULONG last_led_tick = 0;

    while (1)
    {
        uint16_t value = 0;
 800096a:	2300      	movs	r3, #0
 800096c:	81fb      	strh	r3, [r7, #14]
        uint8_t  scaled = 0;
 800096e:	2300      	movs	r3, #0
 8000970:	733b      	strb	r3, [r7, #12]

        /* ---- Start ADC1  ---- */
        HAL_ADC_Start(&hadc1);
 8000972:	4838      	ldr	r0, [pc, #224]	@ (8000a54 <App_ThreadX_Entry+0x138>)
 8000974:	f000 fdc6 	bl	8001504 <HAL_ADC_Start>

        // IMPORTANT: use HAL_MAX_DELAY so this does NOT depend on HAL_GetTick()
        if (HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY) == HAL_OK)
 8000978:	f04f 31ff 	mov.w	r1, #4294967295
 800097c:	4835      	ldr	r0, [pc, #212]	@ (8000a54 <App_ThreadX_Entry+0x138>)
 800097e:	f000 fec6 	bl	800170e <HAL_ADC_PollForConversion>
 8000982:	4603      	mov	r3, r0
 8000984:	2b00      	cmp	r3, #0
 8000986:	d105      	bne.n	8000994 <App_ThreadX_Entry+0x78>
        {
            value = HAL_ADC_GetValue(&hadc1);
 8000988:	4832      	ldr	r0, [pc, #200]	@ (8000a54 <App_ThreadX_Entry+0x138>)
 800098a:	f001 f85b 	bl	8001a44 <HAL_ADC_GetValue>
 800098e:	4603      	mov	r3, r0
 8000990:	81fb      	strh	r3, [r7, #14]
 8000992:	e004      	b.n	800099e <App_ThreadX_Entry+0x82>
        }
        else
        {
            printf("ADC poll timeout (should not happen with HAL_MAX_DELAY)\r\n");
 8000994:	4830      	ldr	r0, [pc, #192]	@ (8000a58 <App_ThreadX_Entry+0x13c>)
 8000996:	f005 fe91 	bl	80066bc <puts>
            value = 0;
 800099a:	2300      	movs	r3, #0
 800099c:	81fb      	strh	r3, [r7, #14]
        }

        HAL_ADC_Stop(&hadc1);
 800099e:	482d      	ldr	r0, [pc, #180]	@ (8000a54 <App_ThreadX_Entry+0x138>)
 80009a0:	f000 fe82 	bl	80016a8 <HAL_ADC_Stop>
        /* -------------------------------------------------------- */

        scaled    = value >> 4;   // 04095 -> 0255
 80009a4:	89fb      	ldrh	r3, [r7, #14]
 80009a6:	091b      	lsrs	r3, r3, #4
 80009a8:	b29b      	uxth	r3, r3
 80009aa:	733b      	strb	r3, [r7, #12]
        TxData[7] = scaled;
 80009ac:	4a2b      	ldr	r2, [pc, #172]	@ (8000a5c <App_ThreadX_Entry+0x140>)
 80009ae:	7b3b      	ldrb	r3, [r7, #12]
 80009b0:	71d3      	strb	r3, [r2, #7]

        if (HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) == HAL_OK)
 80009b2:	4b2b      	ldr	r3, [pc, #172]	@ (8000a60 <App_ThreadX_Entry+0x144>)
 80009b4:	4a29      	ldr	r2, [pc, #164]	@ (8000a5c <App_ThreadX_Entry+0x140>)
 80009b6:	4926      	ldr	r1, [pc, #152]	@ (8000a50 <App_ThreadX_Entry+0x134>)
 80009b8:	4822      	ldr	r0, [pc, #136]	@ (8000a44 <App_ThreadX_Entry+0x128>)
 80009ba:	f001 fcc5 	bl	8002348 <HAL_CAN_AddTxMessage>
 80009be:	4603      	mov	r3, r0
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	d10e      	bne.n	80009e2 <App_ThreadX_Entry+0xc6>
        {
            printf("ADC Raw: %u, Scaled: %u\r\n", (unsigned int)value, scaled);
 80009c4:	89fb      	ldrh	r3, [r7, #14]
 80009c6:	7b3a      	ldrb	r2, [r7, #12]
 80009c8:	4619      	mov	r1, r3
 80009ca:	4826      	ldr	r0, [pc, #152]	@ (8000a64 <App_ThreadX_Entry+0x148>)
 80009cc:	f005 fe0e 	bl	80065ec <iprintf>
            printf("CAN Tx -> ID: 0x%03X, Data Byte: %u\r\n",
                   (unsigned int)TxHeader.StdId, TxData[7]);
 80009d0:	4b1f      	ldr	r3, [pc, #124]	@ (8000a50 <App_ThreadX_Entry+0x134>)
 80009d2:	681b      	ldr	r3, [r3, #0]
 80009d4:	4a21      	ldr	r2, [pc, #132]	@ (8000a5c <App_ThreadX_Entry+0x140>)
 80009d6:	79d2      	ldrb	r2, [r2, #7]
            printf("CAN Tx -> ID: 0x%03X, Data Byte: %u\r\n",
 80009d8:	4619      	mov	r1, r3
 80009da:	4823      	ldr	r0, [pc, #140]	@ (8000a68 <App_ThreadX_Entry+0x14c>)
 80009dc:	f005 fe06 	bl	80065ec <iprintf>
 80009e0:	e002      	b.n	80009e8 <App_ThreadX_Entry+0xcc>
        }
        else
        {
            printf("CAN Tx Failed!\r\n");
 80009e2:	4822      	ldr	r0, [pc, #136]	@ (8000a6c <App_ThreadX_Entry+0x150>)
 80009e4:	f005 fe6a 	bl	80066bc <puts>
        }

        // Heartbeat LED logic
        ULONG now = tx_time_get();
 80009e8:	f005 f8e4 	bl	8005bb4 <_tx_time_get>
 80009ec:	60b8      	str	r0, [r7, #8]
        uint8_t hb_ok = 0;
 80009ee:	2300      	movs	r3, #0
 80009f0:	737b      	strb	r3, [r7, #13]

        if (hb_rx_cnt > 0 && (now - hb_last_tick) <= HB_TIMEOUT_TICKS)
 80009f2:	4b1f      	ldr	r3, [pc, #124]	@ (8000a70 <App_ThreadX_Entry+0x154>)
 80009f4:	681b      	ldr	r3, [r3, #0]
 80009f6:	2b00      	cmp	r3, #0
 80009f8:	d007      	beq.n	8000a0a <App_ThreadX_Entry+0xee>
 80009fa:	4b1e      	ldr	r3, [pc, #120]	@ (8000a74 <App_ThreadX_Entry+0x158>)
 80009fc:	681b      	ldr	r3, [r3, #0]
 80009fe:	68ba      	ldr	r2, [r7, #8]
 8000a00:	1ad3      	subs	r3, r2, r3
 8000a02:	2b1e      	cmp	r3, #30
 8000a04:	d801      	bhi.n	8000a0a <App_ThreadX_Entry+0xee>
            hb_ok = 1;
 8000a06:	2301      	movs	r3, #1
 8000a08:	737b      	strb	r3, [r7, #13]

        if (hb_ok)
 8000a0a:	7b7b      	ldrb	r3, [r7, #13]
 8000a0c:	2b00      	cmp	r3, #0
 8000a0e:	d00d      	beq.n	8000a2c <App_ThreadX_Entry+0x110>
        {
            if ((now - last_led_tick) >= LED_BLINK_TICKS)
 8000a10:	4b19      	ldr	r3, [pc, #100]	@ (8000a78 <App_ThreadX_Entry+0x15c>)
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	68ba      	ldr	r2, [r7, #8]
 8000a16:	1ad3      	subs	r3, r2, r3
 8000a18:	2b13      	cmp	r3, #19
 8000a1a:	d90c      	bls.n	8000a36 <App_ThreadX_Entry+0x11a>
            {
                last_led_tick = now;
 8000a1c:	4a16      	ldr	r2, [pc, #88]	@ (8000a78 <App_ThreadX_Entry+0x15c>)
 8000a1e:	68bb      	ldr	r3, [r7, #8]
 8000a20:	6013      	str	r3, [r2, #0]
                HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000a22:	2120      	movs	r1, #32
 8000a24:	4815      	ldr	r0, [pc, #84]	@ (8000a7c <App_ThreadX_Entry+0x160>)
 8000a26:	f002 fb66 	bl	80030f6 <HAL_GPIO_TogglePin>
 8000a2a:	e004      	b.n	8000a36 <App_ThreadX_Entry+0x11a>
            }
        }
        else
        {
            HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 8000a2c:	2201      	movs	r2, #1
 8000a2e:	2120      	movs	r1, #32
 8000a30:	4812      	ldr	r0, [pc, #72]	@ (8000a7c <App_ThreadX_Entry+0x160>)
 8000a32:	f002 fb47 	bl	80030c4 <HAL_GPIO_WritePin>
        }

        // 1 second in ThreadX ticks: your SysTick is 100 Hz (from tx_initialize_low_level.s)
        tx_thread_sleep(100);
 8000a36:	2064      	movs	r0, #100	@ 0x64
 8000a38:	f004 fd5c 	bl	80054f4 <_tx_thread_sleep>
    {
 8000a3c:	e795      	b.n	800096a <App_ThreadX_Entry+0x4e>
 8000a3e:	bf00      	nop
 8000a40:	0800744c 	.word	0x0800744c
 8000a44:	200041ec 	.word	0x200041ec
 8000a48:	08007468 	.word	0x08007468
 8000a4c:	0800747c 	.word	0x0800747c
 8000a50:	20004178 	.word	0x20004178
 8000a54:	200041a4 	.word	0x200041a4
 8000a58:	080074a0 	.word	0x080074a0
 8000a5c:	20000000 	.word	0x20000000
 8000a60:	20004190 	.word	0x20004190
 8000a64:	080074dc 	.word	0x080074dc
 8000a68:	080074f8 	.word	0x080074f8
 8000a6c:	08007520 	.word	0x08007520
 8000a70:	20004194 	.word	0x20004194
 8000a74:	20004198 	.word	0x20004198
 8000a78:	200041a0 	.word	0x200041a0
 8000a7c:	40020000 	.word	0x40020000

08000a80 <HAL_CAN_RxFifo0MsgPendingCallback>:
    }
}

// Implement callback nhn heartbeat (FIFO0)
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8000a80:	b580      	push	{r7, lr}
 8000a82:	b08c      	sub	sp, #48	@ 0x30
 8000a84:	af00      	add	r7, sp, #0
 8000a86:	6078      	str	r0, [r7, #4]
    if (hcan->Instance != CAN1) return;
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	681b      	ldr	r3, [r3, #0]
 8000a8c:	4a17      	ldr	r2, [pc, #92]	@ (8000aec <HAL_CAN_RxFifo0MsgPendingCallback+0x6c>)
 8000a8e:	4293      	cmp	r3, r2
 8000a90:	d123      	bne.n	8000ada <HAL_CAN_RxFifo0MsgPendingCallback+0x5a>

    CAN_RxHeaderTypeDef rh;
    uint8_t d[8];

    if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &rh, d) != HAL_OK)
 8000a92:	f107 030c 	add.w	r3, r7, #12
 8000a96:	f107 0214 	add.w	r2, r7, #20
 8000a9a:	2100      	movs	r1, #0
 8000a9c:	6878      	ldr	r0, [r7, #4]
 8000a9e:	f001 fd23 	bl	80024e8 <HAL_CAN_GetRxMessage>
 8000aa2:	4603      	mov	r3, r0
 8000aa4:	2b00      	cmp	r3, #0
 8000aa6:	d11a      	bne.n	8000ade <HAL_CAN_RxFifo0MsgPendingCallback+0x5e>
        return;

    if (rh.IDE != CAN_ID_STD) return;
 8000aa8:	69fb      	ldr	r3, [r7, #28]
 8000aaa:	2b00      	cmp	r3, #0
 8000aac:	d119      	bne.n	8000ae2 <HAL_CAN_RxFifo0MsgPendingCallback+0x62>

    // Heartbeat t L4
    if (rh.StdId == CAN_RX_HB_ID)
 8000aae:	697b      	ldr	r3, [r7, #20]
 8000ab0:	f240 4276 	movw	r2, #1142	@ 0x476
 8000ab4:	4293      	cmp	r3, r2
 8000ab6:	d115      	bne.n	8000ae4 <HAL_CAN_RxFifo0MsgPendingCallback+0x64>
    {
        hb_rx_cnt++;
 8000ab8:	4b0d      	ldr	r3, [pc, #52]	@ (8000af0 <HAL_CAN_RxFifo0MsgPendingCallback+0x70>)
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	3301      	adds	r3, #1
 8000abe:	4a0c      	ldr	r2, [pc, #48]	@ (8000af0 <HAL_CAN_RxFifo0MsgPendingCallback+0x70>)
 8000ac0:	6013      	str	r3, [r2, #0]
        hb_last_tick = tx_time_get();
 8000ac2:	f005 f877 	bl	8005bb4 <_tx_time_get>
 8000ac6:	4603      	mov	r3, r0
 8000ac8:	4a0a      	ldr	r2, [pc, #40]	@ (8000af4 <HAL_CAN_RxFifo0MsgPendingCallback+0x74>)
 8000aca:	6013      	str	r3, [r2, #0]

        // Nu L4 gi DLC>=2: [seq, last_scaled,...]
        hb_last_seq = d[0];
 8000acc:	7b3a      	ldrb	r2, [r7, #12]
 8000ace:	4b0a      	ldr	r3, [pc, #40]	@ (8000af8 <HAL_CAN_RxFifo0MsgPendingCallback+0x78>)
 8000ad0:	701a      	strb	r2, [r3, #0]
        hb_last_scaled = d[1];
 8000ad2:	7b7a      	ldrb	r2, [r7, #13]
 8000ad4:	4b09      	ldr	r3, [pc, #36]	@ (8000afc <HAL_CAN_RxFifo0MsgPendingCallback+0x7c>)
 8000ad6:	701a      	strb	r2, [r3, #0]
 8000ad8:	e004      	b.n	8000ae4 <HAL_CAN_RxFifo0MsgPendingCallback+0x64>
    if (hcan->Instance != CAN1) return;
 8000ada:	bf00      	nop
 8000adc:	e002      	b.n	8000ae4 <HAL_CAN_RxFifo0MsgPendingCallback+0x64>
        return;
 8000ade:	bf00      	nop
 8000ae0:	e000      	b.n	8000ae4 <HAL_CAN_RxFifo0MsgPendingCallback+0x64>
    if (rh.IDE != CAN_ID_STD) return;
 8000ae2:	bf00      	nop
    }
}
 8000ae4:	3730      	adds	r7, #48	@ 0x30
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	bd80      	pop	{r7, pc}
 8000aea:	bf00      	nop
 8000aec:	40006400 	.word	0x40006400
 8000af0:	20004194 	.word	0x20004194
 8000af4:	20004198 	.word	0x20004198
 8000af8:	2000419c 	.word	0x2000419c
 8000afc:	2000419d 	.word	0x2000419d

08000b00 <_write>:
static void MX_ADC1_Init(void);
static void MX_CAN1_Init(void);
static void MX_USART2_UART_Init(void);
/* USER CODE BEGIN PFP */

int _write(int file, char *ptr, int len) {
 8000b00:	b580      	push	{r7, lr}
 8000b02:	b084      	sub	sp, #16
 8000b04:	af00      	add	r7, sp, #0
 8000b06:	60f8      	str	r0, [r7, #12]
 8000b08:	60b9      	str	r1, [r7, #8]
 8000b0a:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	b29a      	uxth	r2, r3
 8000b10:	f04f 33ff 	mov.w	r3, #4294967295
 8000b14:	68b9      	ldr	r1, [r7, #8]
 8000b16:	4804      	ldr	r0, [pc, #16]	@ (8000b28 <_write+0x28>)
 8000b18:	f003 fc5e 	bl	80043d8 <HAL_UART_Transmit>
    return len;
 8000b1c:	687b      	ldr	r3, [r7, #4]
}
 8000b1e:	4618      	mov	r0, r3
 8000b20:	3710      	adds	r7, #16
 8000b22:	46bd      	mov	sp, r7
 8000b24:	bd80      	pop	{r7, pc}
 8000b26:	bf00      	nop
 8000b28:	20004214 	.word	0x20004214

08000b2c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b30:	f000 fc62 	bl	80013f8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b34:	f000 f812 	bl	8000b5c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b38:	f000 f952 	bl	8000de0 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000b3c:	f000 f880 	bl	8000c40 <MX_ADC1_Init>
  MX_CAN1_Init();
 8000b40:	f000 f8d0 	bl	8000ce4 <MX_CAN1_Init>
  MX_USART2_UART_Init();
 8000b44:	f000 f922 	bl	8000d8c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  printf("Booting STM32...\r\n");
 8000b48:	4803      	ldr	r0, [pc, #12]	@ (8000b58 <main+0x2c>)
 8000b4a:	f005 fdb7 	bl	80066bc <puts>
  /* USER CODE END 2 */

  MX_ThreadX_Init();
 8000b4e:	f7ff fedf 	bl	8000910 <MX_ThreadX_Init>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000b52:	bf00      	nop
 8000b54:	e7fd      	b.n	8000b52 <main+0x26>
 8000b56:	bf00      	nop
 8000b58:	08007530 	.word	0x08007530

08000b5c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	b094      	sub	sp, #80	@ 0x50
 8000b60:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b62:	f107 031c 	add.w	r3, r7, #28
 8000b66:	2234      	movs	r2, #52	@ 0x34
 8000b68:	2100      	movs	r1, #0
 8000b6a:	4618      	mov	r0, r3
 8000b6c:	f005 fe86 	bl	800687c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b70:	f107 0308 	add.w	r3, r7, #8
 8000b74:	2200      	movs	r2, #0
 8000b76:	601a      	str	r2, [r3, #0]
 8000b78:	605a      	str	r2, [r3, #4]
 8000b7a:	609a      	str	r2, [r3, #8]
 8000b7c:	60da      	str	r2, [r3, #12]
 8000b7e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b80:	2300      	movs	r3, #0
 8000b82:	607b      	str	r3, [r7, #4]
 8000b84:	4b2c      	ldr	r3, [pc, #176]	@ (8000c38 <SystemClock_Config+0xdc>)
 8000b86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b88:	4a2b      	ldr	r2, [pc, #172]	@ (8000c38 <SystemClock_Config+0xdc>)
 8000b8a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b8e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b90:	4b29      	ldr	r3, [pc, #164]	@ (8000c38 <SystemClock_Config+0xdc>)
 8000b92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b94:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b98:	607b      	str	r3, [r7, #4]
 8000b9a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000b9c:	2300      	movs	r3, #0
 8000b9e:	603b      	str	r3, [r7, #0]
 8000ba0:	4b26      	ldr	r3, [pc, #152]	@ (8000c3c <SystemClock_Config+0xe0>)
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	4a25      	ldr	r2, [pc, #148]	@ (8000c3c <SystemClock_Config+0xe0>)
 8000ba6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000baa:	6013      	str	r3, [r2, #0]
 8000bac:	4b23      	ldr	r3, [pc, #140]	@ (8000c3c <SystemClock_Config+0xe0>)
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000bb4:	603b      	str	r3, [r7, #0]
 8000bb6:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000bb8:	2301      	movs	r3, #1
 8000bba:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000bbc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000bc0:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000bc2:	2302      	movs	r3, #2
 8000bc4:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000bc6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000bca:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000bcc:	2304      	movs	r3, #4
 8000bce:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8000bd0:	23b4      	movs	r3, #180	@ 0xb4
 8000bd2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000bd4:	2304      	movs	r3, #4
 8000bd6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000bd8:	2302      	movs	r3, #2
 8000bda:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000bdc:	2302      	movs	r3, #2
 8000bde:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000be0:	f107 031c 	add.w	r3, r7, #28
 8000be4:	4618      	mov	r0, r3
 8000be6:	f002 fe6d 	bl	80038c4 <HAL_RCC_OscConfig>
 8000bea:	4603      	mov	r3, r0
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d001      	beq.n	8000bf4 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000bf0:	f000 f976 	bl	8000ee0 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000bf4:	f002 fa9a 	bl	800312c <HAL_PWREx_EnableOverDrive>
 8000bf8:	4603      	mov	r3, r0
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d001      	beq.n	8000c02 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8000bfe:	f000 f96f 	bl	8000ee0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c02:	230f      	movs	r3, #15
 8000c04:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLRCLK;
 8000c06:	2303      	movs	r3, #3
 8000c08:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000c0e:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000c12:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000c14:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000c18:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000c1a:	f107 0308 	add.w	r3, r7, #8
 8000c1e:	2105      	movs	r1, #5
 8000c20:	4618      	mov	r0, r3
 8000c22:	f002 fad3 	bl	80031cc <HAL_RCC_ClockConfig>
 8000c26:	4603      	mov	r3, r0
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	d001      	beq.n	8000c30 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8000c2c:	f000 f958 	bl	8000ee0 <Error_Handler>
  }
}
 8000c30:	bf00      	nop
 8000c32:	3750      	adds	r7, #80	@ 0x50
 8000c34:	46bd      	mov	sp, r7
 8000c36:	bd80      	pop	{r7, pc}
 8000c38:	40023800 	.word	0x40023800
 8000c3c:	40007000 	.word	0x40007000

08000c40 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b084      	sub	sp, #16
 8000c44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000c46:	463b      	mov	r3, r7
 8000c48:	2200      	movs	r2, #0
 8000c4a:	601a      	str	r2, [r3, #0]
 8000c4c:	605a      	str	r2, [r3, #4]
 8000c4e:	609a      	str	r2, [r3, #8]
 8000c50:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000c52:	4b21      	ldr	r3, [pc, #132]	@ (8000cd8 <MX_ADC1_Init+0x98>)
 8000c54:	4a21      	ldr	r2, [pc, #132]	@ (8000cdc <MX_ADC1_Init+0x9c>)
 8000c56:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000c58:	4b1f      	ldr	r3, [pc, #124]	@ (8000cd8 <MX_ADC1_Init+0x98>)
 8000c5a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000c5e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000c60:	4b1d      	ldr	r3, [pc, #116]	@ (8000cd8 <MX_ADC1_Init+0x98>)
 8000c62:	2200      	movs	r2, #0
 8000c64:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000c66:	4b1c      	ldr	r3, [pc, #112]	@ (8000cd8 <MX_ADC1_Init+0x98>)
 8000c68:	2200      	movs	r2, #0
 8000c6a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000c6c:	4b1a      	ldr	r3, [pc, #104]	@ (8000cd8 <MX_ADC1_Init+0x98>)
 8000c6e:	2201      	movs	r2, #1
 8000c70:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000c72:	4b19      	ldr	r3, [pc, #100]	@ (8000cd8 <MX_ADC1_Init+0x98>)
 8000c74:	2200      	movs	r2, #0
 8000c76:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000c7a:	4b17      	ldr	r3, [pc, #92]	@ (8000cd8 <MX_ADC1_Init+0x98>)
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000c80:	4b15      	ldr	r3, [pc, #84]	@ (8000cd8 <MX_ADC1_Init+0x98>)
 8000c82:	4a17      	ldr	r2, [pc, #92]	@ (8000ce0 <MX_ADC1_Init+0xa0>)
 8000c84:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000c86:	4b14      	ldr	r3, [pc, #80]	@ (8000cd8 <MX_ADC1_Init+0x98>)
 8000c88:	2200      	movs	r2, #0
 8000c8a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000c8c:	4b12      	ldr	r3, [pc, #72]	@ (8000cd8 <MX_ADC1_Init+0x98>)
 8000c8e:	2201      	movs	r2, #1
 8000c90:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000c92:	4b11      	ldr	r3, [pc, #68]	@ (8000cd8 <MX_ADC1_Init+0x98>)
 8000c94:	2200      	movs	r2, #0
 8000c96:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000c9a:	4b0f      	ldr	r3, [pc, #60]	@ (8000cd8 <MX_ADC1_Init+0x98>)
 8000c9c:	2201      	movs	r2, #1
 8000c9e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000ca0:	480d      	ldr	r0, [pc, #52]	@ (8000cd8 <MX_ADC1_Init+0x98>)
 8000ca2:	f000 fbeb 	bl	800147c <HAL_ADC_Init>
 8000ca6:	4603      	mov	r3, r0
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d001      	beq.n	8000cb0 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000cac:	f000 f918 	bl	8000ee0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000cb0:	2300      	movs	r3, #0
 8000cb2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000cb4:	2301      	movs	r3, #1
 8000cb6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000cb8:	2300      	movs	r3, #0
 8000cba:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000cbc:	463b      	mov	r3, r7
 8000cbe:	4619      	mov	r1, r3
 8000cc0:	4805      	ldr	r0, [pc, #20]	@ (8000cd8 <MX_ADC1_Init+0x98>)
 8000cc2:	f000 feeb 	bl	8001a9c <HAL_ADC_ConfigChannel>
 8000cc6:	4603      	mov	r3, r0
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	d001      	beq.n	8000cd0 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000ccc:	f000 f908 	bl	8000ee0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000cd0:	bf00      	nop
 8000cd2:	3710      	adds	r7, #16
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	bd80      	pop	{r7, pc}
 8000cd8:	200041a4 	.word	0x200041a4
 8000cdc:	40012000 	.word	0x40012000
 8000ce0:	0f000001 	.word	0x0f000001

08000ce4 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	b08a      	sub	sp, #40	@ 0x28
 8000ce8:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8000cea:	4b26      	ldr	r3, [pc, #152]	@ (8000d84 <MX_CAN1_Init+0xa0>)
 8000cec:	4a26      	ldr	r2, [pc, #152]	@ (8000d88 <MX_CAN1_Init+0xa4>)
 8000cee:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 5;
 8000cf0:	4b24      	ldr	r3, [pc, #144]	@ (8000d84 <MX_CAN1_Init+0xa0>)
 8000cf2:	2205      	movs	r2, #5
 8000cf4:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8000cf6:	4b23      	ldr	r3, [pc, #140]	@ (8000d84 <MX_CAN1_Init+0xa0>)
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000cfc:	4b21      	ldr	r3, [pc, #132]	@ (8000d84 <MX_CAN1_Init+0xa0>)
 8000cfe:	2200      	movs	r2, #0
 8000d00:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_15TQ;
 8000d02:	4b20      	ldr	r3, [pc, #128]	@ (8000d84 <MX_CAN1_Init+0xa0>)
 8000d04:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8000d08:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8000d0a:	4b1e      	ldr	r3, [pc, #120]	@ (8000d84 <MX_CAN1_Init+0xa0>)
 8000d0c:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8000d10:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000d12:	4b1c      	ldr	r3, [pc, #112]	@ (8000d84 <MX_CAN1_Init+0xa0>)
 8000d14:	2200      	movs	r2, #0
 8000d16:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8000d18:	4b1a      	ldr	r3, [pc, #104]	@ (8000d84 <MX_CAN1_Init+0xa0>)
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8000d1e:	4b19      	ldr	r3, [pc, #100]	@ (8000d84 <MX_CAN1_Init+0xa0>)
 8000d20:	2200      	movs	r2, #0
 8000d22:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8000d24:	4b17      	ldr	r3, [pc, #92]	@ (8000d84 <MX_CAN1_Init+0xa0>)
 8000d26:	2200      	movs	r2, #0
 8000d28:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8000d2a:	4b16      	ldr	r3, [pc, #88]	@ (8000d84 <MX_CAN1_Init+0xa0>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8000d30:	4b14      	ldr	r3, [pc, #80]	@ (8000d84 <MX_CAN1_Init+0xa0>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8000d36:	4813      	ldr	r0, [pc, #76]	@ (8000d84 <MX_CAN1_Init+0xa0>)
 8000d38:	f001 f8e8 	bl	8001f0c <HAL_CAN_Init>
 8000d3c:	4603      	mov	r3, r0
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d001      	beq.n	8000d46 <MX_CAN1_Init+0x62>
  {
    Error_Handler();
 8000d42:	f000 f8cd 	bl	8000ee0 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  CAN_FilterTypeDef canfilterconfig;

  canfilterconfig.FilterActivation = CAN_FILTER_ENABLE;
 8000d46:	2301      	movs	r3, #1
 8000d48:	623b      	str	r3, [r7, #32]
  canfilterconfig.FilterBank = 18;  // which filter bank to use from the assigned ones
 8000d4a:	2312      	movs	r3, #18
 8000d4c:	617b      	str	r3, [r7, #20]
  canfilterconfig.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8000d4e:	2300      	movs	r3, #0
 8000d50:	613b      	str	r3, [r7, #16]
  canfilterconfig.FilterIdHigh = 0x476<<5;
 8000d52:	f648 63c0 	movw	r3, #36544	@ 0x8ec0
 8000d56:	603b      	str	r3, [r7, #0]
  canfilterconfig.FilterIdLow = 0;
 8000d58:	2300      	movs	r3, #0
 8000d5a:	607b      	str	r3, [r7, #4]
  canfilterconfig.FilterMaskIdHigh = (uint16_t)(0x7FFU << 5);
 8000d5c:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8000d60:	60bb      	str	r3, [r7, #8]
  canfilterconfig.FilterMaskIdLow = 0x0000;
 8000d62:	2300      	movs	r3, #0
 8000d64:	60fb      	str	r3, [r7, #12]
  canfilterconfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8000d66:	2300      	movs	r3, #0
 8000d68:	61bb      	str	r3, [r7, #24]
  canfilterconfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8000d6a:	2301      	movs	r3, #1
 8000d6c:	61fb      	str	r3, [r7, #28]
  canfilterconfig.SlaveStartFilterBank = 20;  // how many filters to assign to the CAN1 (master can)
 8000d6e:	2314      	movs	r3, #20
 8000d70:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_CAN_ConfigFilter(&hcan1, &canfilterconfig);
 8000d72:	463b      	mov	r3, r7
 8000d74:	4619      	mov	r1, r3
 8000d76:	4803      	ldr	r0, [pc, #12]	@ (8000d84 <MX_CAN1_Init+0xa0>)
 8000d78:	f001 f9c4 	bl	8002104 <HAL_CAN_ConfigFilter>
  /* USER CODE END CAN1_Init 2 */

}
 8000d7c:	bf00      	nop
 8000d7e:	3728      	adds	r7, #40	@ 0x28
 8000d80:	46bd      	mov	sp, r7
 8000d82:	bd80      	pop	{r7, pc}
 8000d84:	200041ec 	.word	0x200041ec
 8000d88:	40006400 	.word	0x40006400

08000d8c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000d90:	4b11      	ldr	r3, [pc, #68]	@ (8000dd8 <MX_USART2_UART_Init+0x4c>)
 8000d92:	4a12      	ldr	r2, [pc, #72]	@ (8000ddc <MX_USART2_UART_Init+0x50>)
 8000d94:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000d96:	4b10      	ldr	r3, [pc, #64]	@ (8000dd8 <MX_USART2_UART_Init+0x4c>)
 8000d98:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000d9c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000d9e:	4b0e      	ldr	r3, [pc, #56]	@ (8000dd8 <MX_USART2_UART_Init+0x4c>)
 8000da0:	2200      	movs	r2, #0
 8000da2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000da4:	4b0c      	ldr	r3, [pc, #48]	@ (8000dd8 <MX_USART2_UART_Init+0x4c>)
 8000da6:	2200      	movs	r2, #0
 8000da8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000daa:	4b0b      	ldr	r3, [pc, #44]	@ (8000dd8 <MX_USART2_UART_Init+0x4c>)
 8000dac:	2200      	movs	r2, #0
 8000dae:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000db0:	4b09      	ldr	r3, [pc, #36]	@ (8000dd8 <MX_USART2_UART_Init+0x4c>)
 8000db2:	220c      	movs	r2, #12
 8000db4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000db6:	4b08      	ldr	r3, [pc, #32]	@ (8000dd8 <MX_USART2_UART_Init+0x4c>)
 8000db8:	2200      	movs	r2, #0
 8000dba:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000dbc:	4b06      	ldr	r3, [pc, #24]	@ (8000dd8 <MX_USART2_UART_Init+0x4c>)
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000dc2:	4805      	ldr	r0, [pc, #20]	@ (8000dd8 <MX_USART2_UART_Init+0x4c>)
 8000dc4:	f003 fab8 	bl	8004338 <HAL_UART_Init>
 8000dc8:	4603      	mov	r3, r0
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d001      	beq.n	8000dd2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000dce:	f000 f887 	bl	8000ee0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000dd2:	bf00      	nop
 8000dd4:	bd80      	pop	{r7, pc}
 8000dd6:	bf00      	nop
 8000dd8:	20004214 	.word	0x20004214
 8000ddc:	40004400 	.word	0x40004400

08000de0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000de0:	b580      	push	{r7, lr}
 8000de2:	b08a      	sub	sp, #40	@ 0x28
 8000de4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000de6:	f107 0314 	add.w	r3, r7, #20
 8000dea:	2200      	movs	r2, #0
 8000dec:	601a      	str	r2, [r3, #0]
 8000dee:	605a      	str	r2, [r3, #4]
 8000df0:	609a      	str	r2, [r3, #8]
 8000df2:	60da      	str	r2, [r3, #12]
 8000df4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000df6:	2300      	movs	r3, #0
 8000df8:	613b      	str	r3, [r7, #16]
 8000dfa:	4b2d      	ldr	r3, [pc, #180]	@ (8000eb0 <MX_GPIO_Init+0xd0>)
 8000dfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dfe:	4a2c      	ldr	r2, [pc, #176]	@ (8000eb0 <MX_GPIO_Init+0xd0>)
 8000e00:	f043 0304 	orr.w	r3, r3, #4
 8000e04:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e06:	4b2a      	ldr	r3, [pc, #168]	@ (8000eb0 <MX_GPIO_Init+0xd0>)
 8000e08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e0a:	f003 0304 	and.w	r3, r3, #4
 8000e0e:	613b      	str	r3, [r7, #16]
 8000e10:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000e12:	2300      	movs	r3, #0
 8000e14:	60fb      	str	r3, [r7, #12]
 8000e16:	4b26      	ldr	r3, [pc, #152]	@ (8000eb0 <MX_GPIO_Init+0xd0>)
 8000e18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e1a:	4a25      	ldr	r2, [pc, #148]	@ (8000eb0 <MX_GPIO_Init+0xd0>)
 8000e1c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000e20:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e22:	4b23      	ldr	r3, [pc, #140]	@ (8000eb0 <MX_GPIO_Init+0xd0>)
 8000e24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000e2a:	60fb      	str	r3, [r7, #12]
 8000e2c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e2e:	2300      	movs	r3, #0
 8000e30:	60bb      	str	r3, [r7, #8]
 8000e32:	4b1f      	ldr	r3, [pc, #124]	@ (8000eb0 <MX_GPIO_Init+0xd0>)
 8000e34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e36:	4a1e      	ldr	r2, [pc, #120]	@ (8000eb0 <MX_GPIO_Init+0xd0>)
 8000e38:	f043 0301 	orr.w	r3, r3, #1
 8000e3c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e3e:	4b1c      	ldr	r3, [pc, #112]	@ (8000eb0 <MX_GPIO_Init+0xd0>)
 8000e40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e42:	f003 0301 	and.w	r3, r3, #1
 8000e46:	60bb      	str	r3, [r7, #8]
 8000e48:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	607b      	str	r3, [r7, #4]
 8000e4e:	4b18      	ldr	r3, [pc, #96]	@ (8000eb0 <MX_GPIO_Init+0xd0>)
 8000e50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e52:	4a17      	ldr	r2, [pc, #92]	@ (8000eb0 <MX_GPIO_Init+0xd0>)
 8000e54:	f043 0302 	orr.w	r3, r3, #2
 8000e58:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e5a:	4b15      	ldr	r3, [pc, #84]	@ (8000eb0 <MX_GPIO_Init+0xd0>)
 8000e5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e5e:	f003 0302 	and.w	r3, r3, #2
 8000e62:	607b      	str	r3, [r7, #4]
 8000e64:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000e66:	2200      	movs	r2, #0
 8000e68:	2120      	movs	r1, #32
 8000e6a:	4812      	ldr	r0, [pc, #72]	@ (8000eb4 <MX_GPIO_Init+0xd4>)
 8000e6c:	f002 f92a 	bl	80030c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000e70:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000e74:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000e76:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000e7a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e7c:	2300      	movs	r3, #0
 8000e7e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000e80:	f107 0314 	add.w	r3, r7, #20
 8000e84:	4619      	mov	r1, r3
 8000e86:	480c      	ldr	r0, [pc, #48]	@ (8000eb8 <MX_GPIO_Init+0xd8>)
 8000e88:	f001 ff88 	bl	8002d9c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000e8c:	2320      	movs	r3, #32
 8000e8e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e90:	2301      	movs	r3, #1
 8000e92:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e94:	2300      	movs	r3, #0
 8000e96:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e98:	2300      	movs	r3, #0
 8000e9a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000e9c:	f107 0314 	add.w	r3, r7, #20
 8000ea0:	4619      	mov	r1, r3
 8000ea2:	4804      	ldr	r0, [pc, #16]	@ (8000eb4 <MX_GPIO_Init+0xd4>)
 8000ea4:	f001 ff7a 	bl	8002d9c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000ea8:	bf00      	nop
 8000eaa:	3728      	adds	r7, #40	@ 0x28
 8000eac:	46bd      	mov	sp, r7
 8000eae:	bd80      	pop	{r7, pc}
 8000eb0:	40023800 	.word	0x40023800
 8000eb4:	40020000 	.word	0x40020000
 8000eb8:	40020800 	.word	0x40020800

08000ebc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b082      	sub	sp, #8
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	4a04      	ldr	r2, [pc, #16]	@ (8000edc <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000eca:	4293      	cmp	r3, r2
 8000ecc:	d101      	bne.n	8000ed2 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000ece:	f000 fab5 	bl	800143c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000ed2:	bf00      	nop
 8000ed4:	3708      	adds	r7, #8
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	bd80      	pop	{r7, pc}
 8000eda:	bf00      	nop
 8000edc:	40001000 	.word	0x40001000

08000ee0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ee0:	b480      	push	{r7}
 8000ee2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ee4:	b672      	cpsid	i
}
 8000ee6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ee8:	bf00      	nop
 8000eea:	e7fd      	b.n	8000ee8 <Error_Handler+0x8>

08000eec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000eec:	b480      	push	{r7}
 8000eee:	b083      	sub	sp, #12
 8000ef0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	607b      	str	r3, [r7, #4]
 8000ef6:	4b10      	ldr	r3, [pc, #64]	@ (8000f38 <HAL_MspInit+0x4c>)
 8000ef8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000efa:	4a0f      	ldr	r2, [pc, #60]	@ (8000f38 <HAL_MspInit+0x4c>)
 8000efc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000f00:	6453      	str	r3, [r2, #68]	@ 0x44
 8000f02:	4b0d      	ldr	r3, [pc, #52]	@ (8000f38 <HAL_MspInit+0x4c>)
 8000f04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f06:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000f0a:	607b      	str	r3, [r7, #4]
 8000f0c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f0e:	2300      	movs	r3, #0
 8000f10:	603b      	str	r3, [r7, #0]
 8000f12:	4b09      	ldr	r3, [pc, #36]	@ (8000f38 <HAL_MspInit+0x4c>)
 8000f14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f16:	4a08      	ldr	r2, [pc, #32]	@ (8000f38 <HAL_MspInit+0x4c>)
 8000f18:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f1c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f1e:	4b06      	ldr	r3, [pc, #24]	@ (8000f38 <HAL_MspInit+0x4c>)
 8000f20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f22:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f26:	603b      	str	r3, [r7, #0]
 8000f28:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f2a:	bf00      	nop
 8000f2c:	370c      	adds	r7, #12
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f34:	4770      	bx	lr
 8000f36:	bf00      	nop
 8000f38:	40023800 	.word	0x40023800

08000f3c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b08a      	sub	sp, #40	@ 0x28
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f44:	f107 0314 	add.w	r3, r7, #20
 8000f48:	2200      	movs	r2, #0
 8000f4a:	601a      	str	r2, [r3, #0]
 8000f4c:	605a      	str	r2, [r3, #4]
 8000f4e:	609a      	str	r2, [r3, #8]
 8000f50:	60da      	str	r2, [r3, #12]
 8000f52:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	4a1b      	ldr	r2, [pc, #108]	@ (8000fc8 <HAL_ADC_MspInit+0x8c>)
 8000f5a:	4293      	cmp	r3, r2
 8000f5c:	d12f      	bne.n	8000fbe <HAL_ADC_MspInit+0x82>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000f5e:	2300      	movs	r3, #0
 8000f60:	613b      	str	r3, [r7, #16]
 8000f62:	4b1a      	ldr	r3, [pc, #104]	@ (8000fcc <HAL_ADC_MspInit+0x90>)
 8000f64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f66:	4a19      	ldr	r2, [pc, #100]	@ (8000fcc <HAL_ADC_MspInit+0x90>)
 8000f68:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000f6c:	6453      	str	r3, [r2, #68]	@ 0x44
 8000f6e:	4b17      	ldr	r3, [pc, #92]	@ (8000fcc <HAL_ADC_MspInit+0x90>)
 8000f70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f72:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000f76:	613b      	str	r3, [r7, #16]
 8000f78:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	60fb      	str	r3, [r7, #12]
 8000f7e:	4b13      	ldr	r3, [pc, #76]	@ (8000fcc <HAL_ADC_MspInit+0x90>)
 8000f80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f82:	4a12      	ldr	r2, [pc, #72]	@ (8000fcc <HAL_ADC_MspInit+0x90>)
 8000f84:	f043 0301 	orr.w	r3, r3, #1
 8000f88:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f8a:	4b10      	ldr	r3, [pc, #64]	@ (8000fcc <HAL_ADC_MspInit+0x90>)
 8000f8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f8e:	f003 0301 	and.w	r3, r3, #1
 8000f92:	60fb      	str	r3, [r7, #12]
 8000f94:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000f96:	2301      	movs	r3, #1
 8000f98:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f9a:	2303      	movs	r3, #3
 8000f9c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fa2:	f107 0314 	add.w	r3, r7, #20
 8000fa6:	4619      	mov	r1, r3
 8000fa8:	4809      	ldr	r0, [pc, #36]	@ (8000fd0 <HAL_ADC_MspInit+0x94>)
 8000faa:	f001 fef7 	bl	8002d9c <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 5, 0);
 8000fae:	2200      	movs	r2, #0
 8000fb0:	2105      	movs	r1, #5
 8000fb2:	2012      	movs	r0, #18
 8000fb4:	f001 fec8 	bl	8002d48 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8000fb8:	2012      	movs	r0, #18
 8000fba:	f001 fee1 	bl	8002d80 <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000fbe:	bf00      	nop
 8000fc0:	3728      	adds	r7, #40	@ 0x28
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	bd80      	pop	{r7, pc}
 8000fc6:	bf00      	nop
 8000fc8:	40012000 	.word	0x40012000
 8000fcc:	40023800 	.word	0x40023800
 8000fd0:	40020000 	.word	0x40020000

08000fd4 <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b08a      	sub	sp, #40	@ 0x28
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fdc:	f107 0314 	add.w	r3, r7, #20
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	601a      	str	r2, [r3, #0]
 8000fe4:	605a      	str	r2, [r3, #4]
 8000fe6:	609a      	str	r2, [r3, #8]
 8000fe8:	60da      	str	r2, [r3, #12]
 8000fea:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	4a1d      	ldr	r2, [pc, #116]	@ (8001068 <HAL_CAN_MspInit+0x94>)
 8000ff2:	4293      	cmp	r3, r2
 8000ff4:	d134      	bne.n	8001060 <HAL_CAN_MspInit+0x8c>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	613b      	str	r3, [r7, #16]
 8000ffa:	4b1c      	ldr	r3, [pc, #112]	@ (800106c <HAL_CAN_MspInit+0x98>)
 8000ffc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ffe:	4a1b      	ldr	r2, [pc, #108]	@ (800106c <HAL_CAN_MspInit+0x98>)
 8001000:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001004:	6413      	str	r3, [r2, #64]	@ 0x40
 8001006:	4b19      	ldr	r3, [pc, #100]	@ (800106c <HAL_CAN_MspInit+0x98>)
 8001008:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800100a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800100e:	613b      	str	r3, [r7, #16]
 8001010:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001012:	2300      	movs	r3, #0
 8001014:	60fb      	str	r3, [r7, #12]
 8001016:	4b15      	ldr	r3, [pc, #84]	@ (800106c <HAL_CAN_MspInit+0x98>)
 8001018:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800101a:	4a14      	ldr	r2, [pc, #80]	@ (800106c <HAL_CAN_MspInit+0x98>)
 800101c:	f043 0301 	orr.w	r3, r3, #1
 8001020:	6313      	str	r3, [r2, #48]	@ 0x30
 8001022:	4b12      	ldr	r3, [pc, #72]	@ (800106c <HAL_CAN_MspInit+0x98>)
 8001024:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001026:	f003 0301 	and.w	r3, r3, #1
 800102a:	60fb      	str	r3, [r7, #12]
 800102c:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800102e:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001032:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001034:	2302      	movs	r3, #2
 8001036:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001038:	2300      	movs	r3, #0
 800103a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800103c:	2303      	movs	r3, #3
 800103e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001040:	2309      	movs	r3, #9
 8001042:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001044:	f107 0314 	add.w	r3, r7, #20
 8001048:	4619      	mov	r1, r3
 800104a:	4809      	ldr	r0, [pc, #36]	@ (8001070 <HAL_CAN_MspInit+0x9c>)
 800104c:	f001 fea6 	bl	8002d9c <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 6, 0);
 8001050:	2200      	movs	r2, #0
 8001052:	2106      	movs	r1, #6
 8001054:	2014      	movs	r0, #20
 8001056:	f001 fe77 	bl	8002d48 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 800105a:	2014      	movs	r0, #20
 800105c:	f001 fe90 	bl	8002d80 <HAL_NVIC_EnableIRQ>

    /* USER CODE END CAN1_MspInit 1 */

  }

}
 8001060:	bf00      	nop
 8001062:	3728      	adds	r7, #40	@ 0x28
 8001064:	46bd      	mov	sp, r7
 8001066:	bd80      	pop	{r7, pc}
 8001068:	40006400 	.word	0x40006400
 800106c:	40023800 	.word	0x40023800
 8001070:	40020000 	.word	0x40020000

08001074 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b08a      	sub	sp, #40	@ 0x28
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800107c:	f107 0314 	add.w	r3, r7, #20
 8001080:	2200      	movs	r2, #0
 8001082:	601a      	str	r2, [r3, #0]
 8001084:	605a      	str	r2, [r3, #4]
 8001086:	609a      	str	r2, [r3, #8]
 8001088:	60da      	str	r2, [r3, #12]
 800108a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	4a19      	ldr	r2, [pc, #100]	@ (80010f8 <HAL_UART_MspInit+0x84>)
 8001092:	4293      	cmp	r3, r2
 8001094:	d12b      	bne.n	80010ee <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001096:	2300      	movs	r3, #0
 8001098:	613b      	str	r3, [r7, #16]
 800109a:	4b18      	ldr	r3, [pc, #96]	@ (80010fc <HAL_UART_MspInit+0x88>)
 800109c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800109e:	4a17      	ldr	r2, [pc, #92]	@ (80010fc <HAL_UART_MspInit+0x88>)
 80010a0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80010a4:	6413      	str	r3, [r2, #64]	@ 0x40
 80010a6:	4b15      	ldr	r3, [pc, #84]	@ (80010fc <HAL_UART_MspInit+0x88>)
 80010a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80010ae:	613b      	str	r3, [r7, #16]
 80010b0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010b2:	2300      	movs	r3, #0
 80010b4:	60fb      	str	r3, [r7, #12]
 80010b6:	4b11      	ldr	r3, [pc, #68]	@ (80010fc <HAL_UART_MspInit+0x88>)
 80010b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010ba:	4a10      	ldr	r2, [pc, #64]	@ (80010fc <HAL_UART_MspInit+0x88>)
 80010bc:	f043 0301 	orr.w	r3, r3, #1
 80010c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80010c2:	4b0e      	ldr	r3, [pc, #56]	@ (80010fc <HAL_UART_MspInit+0x88>)
 80010c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010c6:	f003 0301 	and.w	r3, r3, #1
 80010ca:	60fb      	str	r3, [r7, #12]
 80010cc:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80010ce:	230c      	movs	r3, #12
 80010d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010d2:	2302      	movs	r3, #2
 80010d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010d6:	2300      	movs	r3, #0
 80010d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010da:	2303      	movs	r3, #3
 80010dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80010de:	2307      	movs	r3, #7
 80010e0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010e2:	f107 0314 	add.w	r3, r7, #20
 80010e6:	4619      	mov	r1, r3
 80010e8:	4805      	ldr	r0, [pc, #20]	@ (8001100 <HAL_UART_MspInit+0x8c>)
 80010ea:	f001 fe57 	bl	8002d9c <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80010ee:	bf00      	nop
 80010f0:	3728      	adds	r7, #40	@ 0x28
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bd80      	pop	{r7, pc}
 80010f6:	bf00      	nop
 80010f8:	40004400 	.word	0x40004400
 80010fc:	40023800 	.word	0x40023800
 8001100:	40020000 	.word	0x40020000

08001104 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	b08e      	sub	sp, #56	@ 0x38
 8001108:	af00      	add	r7, sp, #0
 800110a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 800110c:	2300      	movs	r3, #0
 800110e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001110:	2300      	movs	r3, #0
 8001112:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001114:	2300      	movs	r3, #0
 8001116:	60fb      	str	r3, [r7, #12]
 8001118:	4b33      	ldr	r3, [pc, #204]	@ (80011e8 <HAL_InitTick+0xe4>)
 800111a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800111c:	4a32      	ldr	r2, [pc, #200]	@ (80011e8 <HAL_InitTick+0xe4>)
 800111e:	f043 0310 	orr.w	r3, r3, #16
 8001122:	6413      	str	r3, [r2, #64]	@ 0x40
 8001124:	4b30      	ldr	r3, [pc, #192]	@ (80011e8 <HAL_InitTick+0xe4>)
 8001126:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001128:	f003 0310 	and.w	r3, r3, #16
 800112c:	60fb      	str	r3, [r7, #12]
 800112e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001130:	f107 0210 	add.w	r2, r7, #16
 8001134:	f107 0314 	add.w	r3, r7, #20
 8001138:	4611      	mov	r1, r2
 800113a:	4618      	mov	r0, r3
 800113c:	f002 f960 	bl	8003400 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001140:	6a3b      	ldr	r3, [r7, #32]
 8001142:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001144:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001146:	2b00      	cmp	r3, #0
 8001148:	d103      	bne.n	8001152 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800114a:	f002 f931 	bl	80033b0 <HAL_RCC_GetPCLK1Freq>
 800114e:	6378      	str	r0, [r7, #52]	@ 0x34
 8001150:	e004      	b.n	800115c <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001152:	f002 f92d 	bl	80033b0 <HAL_RCC_GetPCLK1Freq>
 8001156:	4603      	mov	r3, r0
 8001158:	005b      	lsls	r3, r3, #1
 800115a:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800115c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800115e:	4a23      	ldr	r2, [pc, #140]	@ (80011ec <HAL_InitTick+0xe8>)
 8001160:	fba2 2303 	umull	r2, r3, r2, r3
 8001164:	0c9b      	lsrs	r3, r3, #18
 8001166:	3b01      	subs	r3, #1
 8001168:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800116a:	4b21      	ldr	r3, [pc, #132]	@ (80011f0 <HAL_InitTick+0xec>)
 800116c:	4a21      	ldr	r2, [pc, #132]	@ (80011f4 <HAL_InitTick+0xf0>)
 800116e:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001170:	4b1f      	ldr	r3, [pc, #124]	@ (80011f0 <HAL_InitTick+0xec>)
 8001172:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001176:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001178:	4a1d      	ldr	r2, [pc, #116]	@ (80011f0 <HAL_InitTick+0xec>)
 800117a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800117c:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800117e:	4b1c      	ldr	r3, [pc, #112]	@ (80011f0 <HAL_InitTick+0xec>)
 8001180:	2200      	movs	r2, #0
 8001182:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001184:	4b1a      	ldr	r3, [pc, #104]	@ (80011f0 <HAL_InitTick+0xec>)
 8001186:	2200      	movs	r2, #0
 8001188:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800118a:	4b19      	ldr	r3, [pc, #100]	@ (80011f0 <HAL_InitTick+0xec>)
 800118c:	2200      	movs	r2, #0
 800118e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8001190:	4817      	ldr	r0, [pc, #92]	@ (80011f0 <HAL_InitTick+0xec>)
 8001192:	f002 fe35 	bl	8003e00 <HAL_TIM_Base_Init>
 8001196:	4603      	mov	r3, r0
 8001198:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 800119c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d11b      	bne.n	80011dc <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 80011a4:	4812      	ldr	r0, [pc, #72]	@ (80011f0 <HAL_InitTick+0xec>)
 80011a6:	f002 fe85 	bl	8003eb4 <HAL_TIM_Base_Start_IT>
 80011aa:	4603      	mov	r3, r0
 80011ac:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 80011b0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d111      	bne.n	80011dc <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80011b8:	2036      	movs	r0, #54	@ 0x36
 80011ba:	f001 fde1 	bl	8002d80 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	2b0f      	cmp	r3, #15
 80011c2:	d808      	bhi.n	80011d6 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 80011c4:	2200      	movs	r2, #0
 80011c6:	6879      	ldr	r1, [r7, #4]
 80011c8:	2036      	movs	r0, #54	@ 0x36
 80011ca:	f001 fdbd 	bl	8002d48 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80011ce:	4a0a      	ldr	r2, [pc, #40]	@ (80011f8 <HAL_InitTick+0xf4>)
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	6013      	str	r3, [r2, #0]
 80011d4:	e002      	b.n	80011dc <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 80011d6:	2301      	movs	r3, #1
 80011d8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80011dc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 80011e0:	4618      	mov	r0, r3
 80011e2:	3738      	adds	r7, #56	@ 0x38
 80011e4:	46bd      	mov	sp, r7
 80011e6:	bd80      	pop	{r7, pc}
 80011e8:	40023800 	.word	0x40023800
 80011ec:	431bde83 	.word	0x431bde83
 80011f0:	2000425c 	.word	0x2000425c
 80011f4:	40001000 	.word	0x40001000
 80011f8:	2000000c 	.word	0x2000000c

080011fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80011fc:	b480      	push	{r7}
 80011fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001200:	bf00      	nop
 8001202:	e7fd      	b.n	8001200 <NMI_Handler+0x4>

08001204 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001204:	b480      	push	{r7}
 8001206:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001208:	bf00      	nop
 800120a:	e7fd      	b.n	8001208 <HardFault_Handler+0x4>

0800120c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800120c:	b480      	push	{r7}
 800120e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001210:	bf00      	nop
 8001212:	e7fd      	b.n	8001210 <MemManage_Handler+0x4>

08001214 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001214:	b480      	push	{r7}
 8001216:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001218:	bf00      	nop
 800121a:	e7fd      	b.n	8001218 <BusFault_Handler+0x4>

0800121c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800121c:	b480      	push	{r7}
 800121e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001220:	bf00      	nop
 8001222:	e7fd      	b.n	8001220 <UsageFault_Handler+0x4>

08001224 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001224:	b480      	push	{r7}
 8001226:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001228:	bf00      	nop
 800122a:	46bd      	mov	sp, r7
 800122c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001230:	4770      	bx	lr
	...

08001234 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 interrupts.
  */
void ADC_IRQHandler(void)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001238:	4802      	ldr	r0, [pc, #8]	@ (8001244 <ADC_IRQHandler+0x10>)
 800123a:	f000 faf3 	bl	8001824 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 800123e:	bf00      	nop
 8001240:	bd80      	pop	{r7, pc}
 8001242:	bf00      	nop
 8001244:	200041a4 	.word	0x200041a4

08001248 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 800124c:	4802      	ldr	r0, [pc, #8]	@ (8001258 <CAN1_RX0_IRQHandler+0x10>)
 800124e:	f001 fa93 	bl	8002778 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8001252:	bf00      	nop
 8001254:	bd80      	pop	{r7, pc}
 8001256:	bf00      	nop
 8001258:	200041ec 	.word	0x200041ec

0800125c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001260:	4802      	ldr	r0, [pc, #8]	@ (800126c <TIM6_DAC_IRQHandler+0x10>)
 8001262:	f002 fe97 	bl	8003f94 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001266:	bf00      	nop
 8001268:	bd80      	pop	{r7, pc}
 800126a:	bf00      	nop
 800126c:	2000425c 	.word	0x2000425c

08001270 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b086      	sub	sp, #24
 8001274:	af00      	add	r7, sp, #0
 8001276:	60f8      	str	r0, [r7, #12]
 8001278:	60b9      	str	r1, [r7, #8]
 800127a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800127c:	2300      	movs	r3, #0
 800127e:	617b      	str	r3, [r7, #20]
 8001280:	e00a      	b.n	8001298 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001282:	f3af 8000 	nop.w
 8001286:	4601      	mov	r1, r0
 8001288:	68bb      	ldr	r3, [r7, #8]
 800128a:	1c5a      	adds	r2, r3, #1
 800128c:	60ba      	str	r2, [r7, #8]
 800128e:	b2ca      	uxtb	r2, r1
 8001290:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001292:	697b      	ldr	r3, [r7, #20]
 8001294:	3301      	adds	r3, #1
 8001296:	617b      	str	r3, [r7, #20]
 8001298:	697a      	ldr	r2, [r7, #20]
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	429a      	cmp	r2, r3
 800129e:	dbf0      	blt.n	8001282 <_read+0x12>
  }

  return len;
 80012a0:	687b      	ldr	r3, [r7, #4]
}
 80012a2:	4618      	mov	r0, r3
 80012a4:	3718      	adds	r7, #24
 80012a6:	46bd      	mov	sp, r7
 80012a8:	bd80      	pop	{r7, pc}

080012aa <_close>:
  }
  return len;
}

int _close(int file)
{
 80012aa:	b480      	push	{r7}
 80012ac:	b083      	sub	sp, #12
 80012ae:	af00      	add	r7, sp, #0
 80012b0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80012b2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80012b6:	4618      	mov	r0, r3
 80012b8:	370c      	adds	r7, #12
 80012ba:	46bd      	mov	sp, r7
 80012bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c0:	4770      	bx	lr

080012c2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80012c2:	b480      	push	{r7}
 80012c4:	b083      	sub	sp, #12
 80012c6:	af00      	add	r7, sp, #0
 80012c8:	6078      	str	r0, [r7, #4]
 80012ca:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80012cc:	683b      	ldr	r3, [r7, #0]
 80012ce:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80012d2:	605a      	str	r2, [r3, #4]
  return 0;
 80012d4:	2300      	movs	r3, #0
}
 80012d6:	4618      	mov	r0, r3
 80012d8:	370c      	adds	r7, #12
 80012da:	46bd      	mov	sp, r7
 80012dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e0:	4770      	bx	lr

080012e2 <_isatty>:

int _isatty(int file)
{
 80012e2:	b480      	push	{r7}
 80012e4:	b083      	sub	sp, #12
 80012e6:	af00      	add	r7, sp, #0
 80012e8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80012ea:	2301      	movs	r3, #1
}
 80012ec:	4618      	mov	r0, r3
 80012ee:	370c      	adds	r7, #12
 80012f0:	46bd      	mov	sp, r7
 80012f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f6:	4770      	bx	lr

080012f8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80012f8:	b480      	push	{r7}
 80012fa:	b085      	sub	sp, #20
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	60f8      	str	r0, [r7, #12]
 8001300:	60b9      	str	r1, [r7, #8]
 8001302:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001304:	2300      	movs	r3, #0
}
 8001306:	4618      	mov	r0, r3
 8001308:	3714      	adds	r7, #20
 800130a:	46bd      	mov	sp, r7
 800130c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001310:	4770      	bx	lr
	...

08001314 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b086      	sub	sp, #24
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800131c:	4a14      	ldr	r2, [pc, #80]	@ (8001370 <_sbrk+0x5c>)
 800131e:	4b15      	ldr	r3, [pc, #84]	@ (8001374 <_sbrk+0x60>)
 8001320:	1ad3      	subs	r3, r2, r3
 8001322:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001324:	697b      	ldr	r3, [r7, #20]
 8001326:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001328:	4b13      	ldr	r3, [pc, #76]	@ (8001378 <_sbrk+0x64>)
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	2b00      	cmp	r3, #0
 800132e:	d102      	bne.n	8001336 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001330:	4b11      	ldr	r3, [pc, #68]	@ (8001378 <_sbrk+0x64>)
 8001332:	4a12      	ldr	r2, [pc, #72]	@ (800137c <_sbrk+0x68>)
 8001334:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001336:	4b10      	ldr	r3, [pc, #64]	@ (8001378 <_sbrk+0x64>)
 8001338:	681a      	ldr	r2, [r3, #0]
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	4413      	add	r3, r2
 800133e:	693a      	ldr	r2, [r7, #16]
 8001340:	429a      	cmp	r2, r3
 8001342:	d207      	bcs.n	8001354 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001344:	f005 fae8 	bl	8006918 <__errno>
 8001348:	4603      	mov	r3, r0
 800134a:	220c      	movs	r2, #12
 800134c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800134e:	f04f 33ff 	mov.w	r3, #4294967295
 8001352:	e009      	b.n	8001368 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001354:	4b08      	ldr	r3, [pc, #32]	@ (8001378 <_sbrk+0x64>)
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800135a:	4b07      	ldr	r3, [pc, #28]	@ (8001378 <_sbrk+0x64>)
 800135c:	681a      	ldr	r2, [r3, #0]
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	4413      	add	r3, r2
 8001362:	4a05      	ldr	r2, [pc, #20]	@ (8001378 <_sbrk+0x64>)
 8001364:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001366:	68fb      	ldr	r3, [r7, #12]
}
 8001368:	4618      	mov	r0, r3
 800136a:	3718      	adds	r7, #24
 800136c:	46bd      	mov	sp, r7
 800136e:	bd80      	pop	{r7, pc}
 8001370:	20020000 	.word	0x20020000
 8001374:	00000400 	.word	0x00000400
 8001378:	200042a4 	.word	0x200042a4
 800137c:	20004a38 	.word	0x20004a38

08001380 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001380:	b480      	push	{r7}
 8001382:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001384:	4b06      	ldr	r3, [pc, #24]	@ (80013a0 <SystemInit+0x20>)
 8001386:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800138a:	4a05      	ldr	r2, [pc, #20]	@ (80013a0 <SystemInit+0x20>)
 800138c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001390:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001394:	bf00      	nop
 8001396:	46bd      	mov	sp, r7
 8001398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139c:	4770      	bx	lr
 800139e:	bf00      	nop
 80013a0:	e000ed00 	.word	0xe000ed00

080013a4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80013a4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80013dc <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80013a8:	f7ff ffea 	bl	8001380 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80013ac:	480c      	ldr	r0, [pc, #48]	@ (80013e0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80013ae:	490d      	ldr	r1, [pc, #52]	@ (80013e4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80013b0:	4a0d      	ldr	r2, [pc, #52]	@ (80013e8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80013b2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80013b4:	e002      	b.n	80013bc <LoopCopyDataInit>

080013b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80013b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80013b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80013ba:	3304      	adds	r3, #4

080013bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80013bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80013be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80013c0:	d3f9      	bcc.n	80013b6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80013c2:	4a0a      	ldr	r2, [pc, #40]	@ (80013ec <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80013c4:	4c0a      	ldr	r4, [pc, #40]	@ (80013f0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80013c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80013c8:	e001      	b.n	80013ce <LoopFillZerobss>

080013ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80013ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80013cc:	3204      	adds	r2, #4

080013ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80013ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80013d0:	d3fb      	bcc.n	80013ca <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80013d2:	f005 faa7 	bl	8006924 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80013d6:	f7ff fba9 	bl	8000b2c <main>
  bx  lr    
 80013da:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80013dc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80013e0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80013e4:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 80013e8:	080075b4 	.word	0x080075b4
  ldr r2, =_sbss
 80013ec:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 80013f0:	20004a38 	.word	0x20004a38

080013f4 <CAN1_RX1_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80013f4:	e7fe      	b.n	80013f4 <CAN1_RX1_IRQHandler>
	...

080013f8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80013fc:	4b0e      	ldr	r3, [pc, #56]	@ (8001438 <HAL_Init+0x40>)
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	4a0d      	ldr	r2, [pc, #52]	@ (8001438 <HAL_Init+0x40>)
 8001402:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001406:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001408:	4b0b      	ldr	r3, [pc, #44]	@ (8001438 <HAL_Init+0x40>)
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	4a0a      	ldr	r2, [pc, #40]	@ (8001438 <HAL_Init+0x40>)
 800140e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001412:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001414:	4b08      	ldr	r3, [pc, #32]	@ (8001438 <HAL_Init+0x40>)
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	4a07      	ldr	r2, [pc, #28]	@ (8001438 <HAL_Init+0x40>)
 800141a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800141e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001420:	2003      	movs	r0, #3
 8001422:	f001 fc86 	bl	8002d32 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001426:	200f      	movs	r0, #15
 8001428:	f7ff fe6c 	bl	8001104 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800142c:	f7ff fd5e 	bl	8000eec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001430:	2300      	movs	r3, #0
}
 8001432:	4618      	mov	r0, r3
 8001434:	bd80      	pop	{r7, pc}
 8001436:	bf00      	nop
 8001438:	40023c00 	.word	0x40023c00

0800143c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800143c:	b480      	push	{r7}
 800143e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001440:	4b06      	ldr	r3, [pc, #24]	@ (800145c <HAL_IncTick+0x20>)
 8001442:	781b      	ldrb	r3, [r3, #0]
 8001444:	461a      	mov	r2, r3
 8001446:	4b06      	ldr	r3, [pc, #24]	@ (8001460 <HAL_IncTick+0x24>)
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	4413      	add	r3, r2
 800144c:	4a04      	ldr	r2, [pc, #16]	@ (8001460 <HAL_IncTick+0x24>)
 800144e:	6013      	str	r3, [r2, #0]
}
 8001450:	bf00      	nop
 8001452:	46bd      	mov	sp, r7
 8001454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001458:	4770      	bx	lr
 800145a:	bf00      	nop
 800145c:	20000010 	.word	0x20000010
 8001460:	200042a8 	.word	0x200042a8

08001464 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001464:	b480      	push	{r7}
 8001466:	af00      	add	r7, sp, #0
  return uwTick;
 8001468:	4b03      	ldr	r3, [pc, #12]	@ (8001478 <HAL_GetTick+0x14>)
 800146a:	681b      	ldr	r3, [r3, #0]
}
 800146c:	4618      	mov	r0, r3
 800146e:	46bd      	mov	sp, r7
 8001470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001474:	4770      	bx	lr
 8001476:	bf00      	nop
 8001478:	200042a8 	.word	0x200042a8

0800147c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b084      	sub	sp, #16
 8001480:	af00      	add	r7, sp, #0
 8001482:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001484:	2300      	movs	r3, #0
 8001486:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	2b00      	cmp	r3, #0
 800148c:	d101      	bne.n	8001492 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800148e:	2301      	movs	r3, #1
 8001490:	e033      	b.n	80014fa <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001496:	2b00      	cmp	r3, #0
 8001498:	d109      	bne.n	80014ae <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800149a:	6878      	ldr	r0, [r7, #4]
 800149c:	f7ff fd4e 	bl	8000f3c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	2200      	movs	r2, #0
 80014a4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	2200      	movs	r2, #0
 80014aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014b2:	f003 0310 	and.w	r3, r3, #16
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d118      	bne.n	80014ec <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014be:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80014c2:	f023 0302 	bic.w	r3, r3, #2
 80014c6:	f043 0202 	orr.w	r2, r3, #2
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80014ce:	6878      	ldr	r0, [r7, #4]
 80014d0:	f000 fc16 	bl	8001d00 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	2200      	movs	r2, #0
 80014d8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014de:	f023 0303 	bic.w	r3, r3, #3
 80014e2:	f043 0201 	orr.w	r2, r3, #1
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	641a      	str	r2, [r3, #64]	@ 0x40
 80014ea:	e001      	b.n	80014f0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80014ec:	2301      	movs	r3, #1
 80014ee:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	2200      	movs	r2, #0
 80014f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80014f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80014fa:	4618      	mov	r0, r3
 80014fc:	3710      	adds	r7, #16
 80014fe:	46bd      	mov	sp, r7
 8001500:	bd80      	pop	{r7, pc}
	...

08001504 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001504:	b480      	push	{r7}
 8001506:	b085      	sub	sp, #20
 8001508:	af00      	add	r7, sp, #0
 800150a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 800150c:	2300      	movs	r3, #0
 800150e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001516:	2b01      	cmp	r3, #1
 8001518:	d101      	bne.n	800151e <HAL_ADC_Start+0x1a>
 800151a:	2302      	movs	r3, #2
 800151c:	e0b2      	b.n	8001684 <HAL_ADC_Start+0x180>
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	2201      	movs	r2, #1
 8001522:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	689b      	ldr	r3, [r3, #8]
 800152c:	f003 0301 	and.w	r3, r3, #1
 8001530:	2b01      	cmp	r3, #1
 8001532:	d018      	beq.n	8001566 <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	689a      	ldr	r2, [r3, #8]
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	f042 0201 	orr.w	r2, r2, #1
 8001542:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001544:	4b52      	ldr	r3, [pc, #328]	@ (8001690 <HAL_ADC_Start+0x18c>)
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	4a52      	ldr	r2, [pc, #328]	@ (8001694 <HAL_ADC_Start+0x190>)
 800154a:	fba2 2303 	umull	r2, r3, r2, r3
 800154e:	0c9a      	lsrs	r2, r3, #18
 8001550:	4613      	mov	r3, r2
 8001552:	005b      	lsls	r3, r3, #1
 8001554:	4413      	add	r3, r2
 8001556:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001558:	e002      	b.n	8001560 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800155a:	68bb      	ldr	r3, [r7, #8]
 800155c:	3b01      	subs	r3, #1
 800155e:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001560:	68bb      	ldr	r3, [r7, #8]
 8001562:	2b00      	cmp	r3, #0
 8001564:	d1f9      	bne.n	800155a <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	689b      	ldr	r3, [r3, #8]
 800156c:	f003 0301 	and.w	r3, r3, #1
 8001570:	2b01      	cmp	r3, #1
 8001572:	d17a      	bne.n	800166a <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001578:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 800157c:	f023 0301 	bic.w	r3, r3, #1
 8001580:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	685b      	ldr	r3, [r3, #4]
 800158e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001592:	2b00      	cmp	r3, #0
 8001594:	d007      	beq.n	80015a6 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800159a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800159e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015aa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80015ae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80015b2:	d106      	bne.n	80015c2 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015b8:	f023 0206 	bic.w	r2, r3, #6
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	645a      	str	r2, [r3, #68]	@ 0x44
 80015c0:	e002      	b.n	80015c8 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	2200      	movs	r2, #0
 80015c6:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	2200      	movs	r2, #0
 80015cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80015d0:	4b31      	ldr	r3, [pc, #196]	@ (8001698 <HAL_ADC_Start+0x194>)
 80015d2:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80015dc:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80015de:	68fb      	ldr	r3, [r7, #12]
 80015e0:	685b      	ldr	r3, [r3, #4]
 80015e2:	f003 031f 	and.w	r3, r3, #31
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d12a      	bne.n	8001640 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	4a2b      	ldr	r2, [pc, #172]	@ (800169c <HAL_ADC_Start+0x198>)
 80015f0:	4293      	cmp	r3, r2
 80015f2:	d015      	beq.n	8001620 <HAL_ADC_Start+0x11c>
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	4a29      	ldr	r2, [pc, #164]	@ (80016a0 <HAL_ADC_Start+0x19c>)
 80015fa:	4293      	cmp	r3, r2
 80015fc:	d105      	bne.n	800160a <HAL_ADC_Start+0x106>
 80015fe:	4b26      	ldr	r3, [pc, #152]	@ (8001698 <HAL_ADC_Start+0x194>)
 8001600:	685b      	ldr	r3, [r3, #4]
 8001602:	f003 031f 	and.w	r3, r3, #31
 8001606:	2b00      	cmp	r3, #0
 8001608:	d00a      	beq.n	8001620 <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	4a25      	ldr	r2, [pc, #148]	@ (80016a4 <HAL_ADC_Start+0x1a0>)
 8001610:	4293      	cmp	r3, r2
 8001612:	d136      	bne.n	8001682 <HAL_ADC_Start+0x17e>
 8001614:	4b20      	ldr	r3, [pc, #128]	@ (8001698 <HAL_ADC_Start+0x194>)
 8001616:	685b      	ldr	r3, [r3, #4]
 8001618:	f003 0310 	and.w	r3, r3, #16
 800161c:	2b00      	cmp	r3, #0
 800161e:	d130      	bne.n	8001682 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	689b      	ldr	r3, [r3, #8]
 8001626:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800162a:	2b00      	cmp	r3, #0
 800162c:	d129      	bne.n	8001682 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	689a      	ldr	r2, [r3, #8]
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800163c:	609a      	str	r2, [r3, #8]
 800163e:	e020      	b.n	8001682 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	4a15      	ldr	r2, [pc, #84]	@ (800169c <HAL_ADC_Start+0x198>)
 8001646:	4293      	cmp	r3, r2
 8001648:	d11b      	bne.n	8001682 <HAL_ADC_Start+0x17e>
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	689b      	ldr	r3, [r3, #8]
 8001650:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001654:	2b00      	cmp	r3, #0
 8001656:	d114      	bne.n	8001682 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	689a      	ldr	r2, [r3, #8]
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001666:	609a      	str	r2, [r3, #8]
 8001668:	e00b      	b.n	8001682 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800166e:	f043 0210 	orr.w	r2, r3, #16
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800167a:	f043 0201 	orr.w	r2, r3, #1
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8001682:	2300      	movs	r3, #0
}
 8001684:	4618      	mov	r0, r3
 8001686:	3714      	adds	r7, #20
 8001688:	46bd      	mov	sp, r7
 800168a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168e:	4770      	bx	lr
 8001690:	20000008 	.word	0x20000008
 8001694:	431bde83 	.word	0x431bde83
 8001698:	40012300 	.word	0x40012300
 800169c:	40012000 	.word	0x40012000
 80016a0:	40012100 	.word	0x40012100
 80016a4:	40012200 	.word	0x40012200

080016a8 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 80016a8:	b480      	push	{r7}
 80016aa:	b083      	sub	sp, #12
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80016b6:	2b01      	cmp	r3, #1
 80016b8:	d101      	bne.n	80016be <HAL_ADC_Stop+0x16>
 80016ba:	2302      	movs	r3, #2
 80016bc:	e021      	b.n	8001702 <HAL_ADC_Stop+0x5a>
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	2201      	movs	r2, #1
 80016c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	689a      	ldr	r2, [r3, #8]
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	f022 0201 	bic.w	r2, r2, #1
 80016d4:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	689b      	ldr	r3, [r3, #8]
 80016dc:	f003 0301 	and.w	r3, r3, #1
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d109      	bne.n	80016f8 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016e8:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80016ec:	f023 0301 	bic.w	r3, r3, #1
 80016f0:	f043 0201 	orr.w	r2, r3, #1
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	2200      	movs	r2, #0
 80016fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8001700:	2300      	movs	r3, #0
}
 8001702:	4618      	mov	r0, r3
 8001704:	370c      	adds	r7, #12
 8001706:	46bd      	mov	sp, r7
 8001708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170c:	4770      	bx	lr

0800170e <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 800170e:	b580      	push	{r7, lr}
 8001710:	b084      	sub	sp, #16
 8001712:	af00      	add	r7, sp, #0
 8001714:	6078      	str	r0, [r7, #4]
 8001716:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001718:	2300      	movs	r3, #0
 800171a:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	689b      	ldr	r3, [r3, #8]
 8001722:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001726:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800172a:	d113      	bne.n	8001754 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	689b      	ldr	r3, [r3, #8]
 8001732:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001736:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800173a:	d10b      	bne.n	8001754 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001740:	f043 0220 	orr.w	r2, r3, #32
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	2200      	movs	r2, #0
 800174c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8001750:	2301      	movs	r3, #1
 8001752:	e063      	b.n	800181c <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8001754:	f7ff fe86 	bl	8001464 <HAL_GetTick>
 8001758:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800175a:	e021      	b.n	80017a0 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800175c:	683b      	ldr	r3, [r7, #0]
 800175e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001762:	d01d      	beq.n	80017a0 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8001764:	683b      	ldr	r3, [r7, #0]
 8001766:	2b00      	cmp	r3, #0
 8001768:	d007      	beq.n	800177a <HAL_ADC_PollForConversion+0x6c>
 800176a:	f7ff fe7b 	bl	8001464 <HAL_GetTick>
 800176e:	4602      	mov	r2, r0
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	1ad3      	subs	r3, r2, r3
 8001774:	683a      	ldr	r2, [r7, #0]
 8001776:	429a      	cmp	r2, r3
 8001778:	d212      	bcs.n	80017a0 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	f003 0302 	and.w	r3, r3, #2
 8001784:	2b02      	cmp	r3, #2
 8001786:	d00b      	beq.n	80017a0 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800178c:	f043 0204 	orr.w	r2, r3, #4
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	2200      	movs	r2, #0
 8001798:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 800179c:	2303      	movs	r3, #3
 800179e:	e03d      	b.n	800181c <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	f003 0302 	and.w	r3, r3, #2
 80017aa:	2b02      	cmp	r3, #2
 80017ac:	d1d6      	bne.n	800175c <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	f06f 0212 	mvn.w	r2, #18
 80017b6:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017bc:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	689b      	ldr	r3, [r3, #8]
 80017ca:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d123      	bne.n	800181a <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d11f      	bne.n	800181a <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017e0:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d006      	beq.n	80017f6 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	689b      	ldr	r3, [r3, #8]
 80017ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d111      	bne.n	800181a <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017fa:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001806:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800180a:	2b00      	cmp	r3, #0
 800180c:	d105      	bne.n	800181a <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001812:	f043 0201 	orr.w	r2, r3, #1
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 800181a:	2300      	movs	r3, #0
}
 800181c:	4618      	mov	r0, r3
 800181e:	3710      	adds	r7, #16
 8001820:	46bd      	mov	sp, r7
 8001822:	bd80      	pop	{r7, pc}

08001824 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	b086      	sub	sp, #24
 8001828:	af00      	add	r7, sp, #0
 800182a:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 800182c:	2300      	movs	r3, #0
 800182e:	617b      	str	r3, [r7, #20]
 8001830:	2300      	movs	r3, #0
 8001832:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	685b      	ldr	r3, [r3, #4]
 8001842:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	f003 0302 	and.w	r3, r3, #2
 800184a:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 800184c:	68bb      	ldr	r3, [r7, #8]
 800184e:	f003 0320 	and.w	r3, r3, #32
 8001852:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 8001854:	697b      	ldr	r3, [r7, #20]
 8001856:	2b00      	cmp	r3, #0
 8001858:	d049      	beq.n	80018ee <HAL_ADC_IRQHandler+0xca>
 800185a:	693b      	ldr	r3, [r7, #16]
 800185c:	2b00      	cmp	r3, #0
 800185e:	d046      	beq.n	80018ee <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001864:	f003 0310 	and.w	r3, r3, #16
 8001868:	2b00      	cmp	r3, #0
 800186a:	d105      	bne.n	8001878 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001870:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	689b      	ldr	r3, [r3, #8]
 800187e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001882:	2b00      	cmp	r3, #0
 8001884:	d12b      	bne.n	80018de <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800188a:	2b00      	cmp	r3, #0
 800188c:	d127      	bne.n	80018de <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001894:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001898:	2b00      	cmp	r3, #0
 800189a:	d006      	beq.n	80018aa <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	689b      	ldr	r3, [r3, #8]
 80018a2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d119      	bne.n	80018de <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	685a      	ldr	r2, [r3, #4]
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	f022 0220 	bic.w	r2, r2, #32
 80018b8:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018be:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018ca:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d105      	bne.n	80018de <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018d6:	f043 0201 	orr.w	r2, r3, #1
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80018de:	6878      	ldr	r0, [r7, #4]
 80018e0:	f000 f8bd 	bl	8001a5e <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	f06f 0212 	mvn.w	r2, #18
 80018ec:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	f003 0304 	and.w	r3, r3, #4
 80018f4:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 80018f6:	68bb      	ldr	r3, [r7, #8]
 80018f8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80018fc:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 80018fe:	697b      	ldr	r3, [r7, #20]
 8001900:	2b00      	cmp	r3, #0
 8001902:	d057      	beq.n	80019b4 <HAL_ADC_IRQHandler+0x190>
 8001904:	693b      	ldr	r3, [r7, #16]
 8001906:	2b00      	cmp	r3, #0
 8001908:	d054      	beq.n	80019b4 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800190e:	f003 0310 	and.w	r3, r3, #16
 8001912:	2b00      	cmp	r3, #0
 8001914:	d105      	bne.n	8001922 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800191a:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	689b      	ldr	r3, [r3, #8]
 8001928:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800192c:	2b00      	cmp	r3, #0
 800192e:	d139      	bne.n	80019a4 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001936:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800193a:	2b00      	cmp	r3, #0
 800193c:	d006      	beq.n	800194c <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	689b      	ldr	r3, [r3, #8]
 8001944:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001948:	2b00      	cmp	r3, #0
 800194a:	d12b      	bne.n	80019a4 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	685b      	ldr	r3, [r3, #4]
 8001952:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8001956:	2b00      	cmp	r3, #0
 8001958:	d124      	bne.n	80019a4 <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	689b      	ldr	r3, [r3, #8]
 8001960:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001964:	2b00      	cmp	r3, #0
 8001966:	d11d      	bne.n	80019a4 <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800196c:	2b00      	cmp	r3, #0
 800196e:	d119      	bne.n	80019a4 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	685a      	ldr	r2, [r3, #4]
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800197e:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001984:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001990:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001994:	2b00      	cmp	r3, #0
 8001996:	d105      	bne.n	80019a4 <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800199c:	f043 0201 	orr.w	r2, r3, #1
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80019a4:	6878      	ldr	r0, [r7, #4]
 80019a6:	f000 faa7 	bl	8001ef8 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	f06f 020c 	mvn.w	r2, #12
 80019b2:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 80019b4:	68fb      	ldr	r3, [r7, #12]
 80019b6:	f003 0301 	and.w	r3, r3, #1
 80019ba:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 80019bc:	68bb      	ldr	r3, [r7, #8]
 80019be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80019c2:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 80019c4:	697b      	ldr	r3, [r7, #20]
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d017      	beq.n	80019fa <HAL_ADC_IRQHandler+0x1d6>
 80019ca:	693b      	ldr	r3, [r7, #16]
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d014      	beq.n	80019fa <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	f003 0301 	and.w	r3, r3, #1
 80019da:	2b01      	cmp	r3, #1
 80019dc:	d10d      	bne.n	80019fa <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019e2:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80019ea:	6878      	ldr	r0, [r7, #4]
 80019ec:	f000 f841 	bl	8001a72 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	f06f 0201 	mvn.w	r2, #1
 80019f8:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	f003 0320 	and.w	r3, r3, #32
 8001a00:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8001a02:	68bb      	ldr	r3, [r7, #8]
 8001a04:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001a08:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 8001a0a:	697b      	ldr	r3, [r7, #20]
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d015      	beq.n	8001a3c <HAL_ADC_IRQHandler+0x218>
 8001a10:	693b      	ldr	r3, [r7, #16]
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d012      	beq.n	8001a3c <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a1a:	f043 0202 	orr.w	r2, r3, #2
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	f06f 0220 	mvn.w	r2, #32
 8001a2a:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 8001a2c:	6878      	ldr	r0, [r7, #4]
 8001a2e:	f000 f82a 	bl	8001a86 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	f06f 0220 	mvn.w	r2, #32
 8001a3a:	601a      	str	r2, [r3, #0]
  }
}
 8001a3c:	bf00      	nop
 8001a3e:	3718      	adds	r7, #24
 8001a40:	46bd      	mov	sp, r7
 8001a42:	bd80      	pop	{r7, pc}

08001a44 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8001a44:	b480      	push	{r7}
 8001a46:	b083      	sub	sp, #12
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8001a52:	4618      	mov	r0, r3
 8001a54:	370c      	adds	r7, #12
 8001a56:	46bd      	mov	sp, r7
 8001a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5c:	4770      	bx	lr

08001a5e <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001a5e:	b480      	push	{r7}
 8001a60:	b083      	sub	sp, #12
 8001a62:	af00      	add	r7, sp, #0
 8001a64:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8001a66:	bf00      	nop
 8001a68:	370c      	adds	r7, #12
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a70:	4770      	bx	lr

08001a72 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8001a72:	b480      	push	{r7}
 8001a74:	b083      	sub	sp, #12
 8001a76:	af00      	add	r7, sp, #0
 8001a78:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8001a7a:	bf00      	nop
 8001a7c:	370c      	adds	r7, #12
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a84:	4770      	bx	lr

08001a86 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001a86:	b480      	push	{r7}
 8001a88:	b083      	sub	sp, #12
 8001a8a:	af00      	add	r7, sp, #0
 8001a8c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8001a8e:	bf00      	nop
 8001a90:	370c      	adds	r7, #12
 8001a92:	46bd      	mov	sp, r7
 8001a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a98:	4770      	bx	lr
	...

08001a9c <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	b085      	sub	sp, #20
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
 8001aa4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001ab0:	2b01      	cmp	r3, #1
 8001ab2:	d101      	bne.n	8001ab8 <HAL_ADC_ConfigChannel+0x1c>
 8001ab4:	2302      	movs	r3, #2
 8001ab6:	e113      	b.n	8001ce0 <HAL_ADC_ConfigChannel+0x244>
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	2201      	movs	r2, #1
 8001abc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001ac0:	683b      	ldr	r3, [r7, #0]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	2b09      	cmp	r3, #9
 8001ac6:	d925      	bls.n	8001b14 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	68d9      	ldr	r1, [r3, #12]
 8001ace:	683b      	ldr	r3, [r7, #0]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	b29b      	uxth	r3, r3
 8001ad4:	461a      	mov	r2, r3
 8001ad6:	4613      	mov	r3, r2
 8001ad8:	005b      	lsls	r3, r3, #1
 8001ada:	4413      	add	r3, r2
 8001adc:	3b1e      	subs	r3, #30
 8001ade:	2207      	movs	r2, #7
 8001ae0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ae4:	43da      	mvns	r2, r3
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	400a      	ands	r2, r1
 8001aec:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	68d9      	ldr	r1, [r3, #12]
 8001af4:	683b      	ldr	r3, [r7, #0]
 8001af6:	689a      	ldr	r2, [r3, #8]
 8001af8:	683b      	ldr	r3, [r7, #0]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	b29b      	uxth	r3, r3
 8001afe:	4618      	mov	r0, r3
 8001b00:	4603      	mov	r3, r0
 8001b02:	005b      	lsls	r3, r3, #1
 8001b04:	4403      	add	r3, r0
 8001b06:	3b1e      	subs	r3, #30
 8001b08:	409a      	lsls	r2, r3
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	430a      	orrs	r2, r1
 8001b10:	60da      	str	r2, [r3, #12]
 8001b12:	e022      	b.n	8001b5a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	6919      	ldr	r1, [r3, #16]
 8001b1a:	683b      	ldr	r3, [r7, #0]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	b29b      	uxth	r3, r3
 8001b20:	461a      	mov	r2, r3
 8001b22:	4613      	mov	r3, r2
 8001b24:	005b      	lsls	r3, r3, #1
 8001b26:	4413      	add	r3, r2
 8001b28:	2207      	movs	r2, #7
 8001b2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b2e:	43da      	mvns	r2, r3
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	400a      	ands	r2, r1
 8001b36:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	6919      	ldr	r1, [r3, #16]
 8001b3e:	683b      	ldr	r3, [r7, #0]
 8001b40:	689a      	ldr	r2, [r3, #8]
 8001b42:	683b      	ldr	r3, [r7, #0]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	b29b      	uxth	r3, r3
 8001b48:	4618      	mov	r0, r3
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	005b      	lsls	r3, r3, #1
 8001b4e:	4403      	add	r3, r0
 8001b50:	409a      	lsls	r2, r3
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	430a      	orrs	r2, r1
 8001b58:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001b5a:	683b      	ldr	r3, [r7, #0]
 8001b5c:	685b      	ldr	r3, [r3, #4]
 8001b5e:	2b06      	cmp	r3, #6
 8001b60:	d824      	bhi.n	8001bac <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001b68:	683b      	ldr	r3, [r7, #0]
 8001b6a:	685a      	ldr	r2, [r3, #4]
 8001b6c:	4613      	mov	r3, r2
 8001b6e:	009b      	lsls	r3, r3, #2
 8001b70:	4413      	add	r3, r2
 8001b72:	3b05      	subs	r3, #5
 8001b74:	221f      	movs	r2, #31
 8001b76:	fa02 f303 	lsl.w	r3, r2, r3
 8001b7a:	43da      	mvns	r2, r3
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	400a      	ands	r2, r1
 8001b82:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001b8a:	683b      	ldr	r3, [r7, #0]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	b29b      	uxth	r3, r3
 8001b90:	4618      	mov	r0, r3
 8001b92:	683b      	ldr	r3, [r7, #0]
 8001b94:	685a      	ldr	r2, [r3, #4]
 8001b96:	4613      	mov	r3, r2
 8001b98:	009b      	lsls	r3, r3, #2
 8001b9a:	4413      	add	r3, r2
 8001b9c:	3b05      	subs	r3, #5
 8001b9e:	fa00 f203 	lsl.w	r2, r0, r3
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	430a      	orrs	r2, r1
 8001ba8:	635a      	str	r2, [r3, #52]	@ 0x34
 8001baa:	e04c      	b.n	8001c46 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001bac:	683b      	ldr	r3, [r7, #0]
 8001bae:	685b      	ldr	r3, [r3, #4]
 8001bb0:	2b0c      	cmp	r3, #12
 8001bb2:	d824      	bhi.n	8001bfe <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001bba:	683b      	ldr	r3, [r7, #0]
 8001bbc:	685a      	ldr	r2, [r3, #4]
 8001bbe:	4613      	mov	r3, r2
 8001bc0:	009b      	lsls	r3, r3, #2
 8001bc2:	4413      	add	r3, r2
 8001bc4:	3b23      	subs	r3, #35	@ 0x23
 8001bc6:	221f      	movs	r2, #31
 8001bc8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bcc:	43da      	mvns	r2, r3
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	400a      	ands	r2, r1
 8001bd4:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001bdc:	683b      	ldr	r3, [r7, #0]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	b29b      	uxth	r3, r3
 8001be2:	4618      	mov	r0, r3
 8001be4:	683b      	ldr	r3, [r7, #0]
 8001be6:	685a      	ldr	r2, [r3, #4]
 8001be8:	4613      	mov	r3, r2
 8001bea:	009b      	lsls	r3, r3, #2
 8001bec:	4413      	add	r3, r2
 8001bee:	3b23      	subs	r3, #35	@ 0x23
 8001bf0:	fa00 f203 	lsl.w	r2, r0, r3
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	430a      	orrs	r2, r1
 8001bfa:	631a      	str	r2, [r3, #48]	@ 0x30
 8001bfc:	e023      	b.n	8001c46 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001c04:	683b      	ldr	r3, [r7, #0]
 8001c06:	685a      	ldr	r2, [r3, #4]
 8001c08:	4613      	mov	r3, r2
 8001c0a:	009b      	lsls	r3, r3, #2
 8001c0c:	4413      	add	r3, r2
 8001c0e:	3b41      	subs	r3, #65	@ 0x41
 8001c10:	221f      	movs	r2, #31
 8001c12:	fa02 f303 	lsl.w	r3, r2, r3
 8001c16:	43da      	mvns	r2, r3
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	400a      	ands	r2, r1
 8001c1e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001c26:	683b      	ldr	r3, [r7, #0]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	b29b      	uxth	r3, r3
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	683b      	ldr	r3, [r7, #0]
 8001c30:	685a      	ldr	r2, [r3, #4]
 8001c32:	4613      	mov	r3, r2
 8001c34:	009b      	lsls	r3, r3, #2
 8001c36:	4413      	add	r3, r2
 8001c38:	3b41      	subs	r3, #65	@ 0x41
 8001c3a:	fa00 f203 	lsl.w	r2, r0, r3
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	430a      	orrs	r2, r1
 8001c44:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001c46:	4b29      	ldr	r3, [pc, #164]	@ (8001cec <HAL_ADC_ConfigChannel+0x250>)
 8001c48:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	4a28      	ldr	r2, [pc, #160]	@ (8001cf0 <HAL_ADC_ConfigChannel+0x254>)
 8001c50:	4293      	cmp	r3, r2
 8001c52:	d10f      	bne.n	8001c74 <HAL_ADC_ConfigChannel+0x1d8>
 8001c54:	683b      	ldr	r3, [r7, #0]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	2b12      	cmp	r3, #18
 8001c5a:	d10b      	bne.n	8001c74 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	685b      	ldr	r3, [r3, #4]
 8001c60:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	685b      	ldr	r3, [r3, #4]
 8001c6c:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	4a1d      	ldr	r2, [pc, #116]	@ (8001cf0 <HAL_ADC_ConfigChannel+0x254>)
 8001c7a:	4293      	cmp	r3, r2
 8001c7c:	d12b      	bne.n	8001cd6 <HAL_ADC_ConfigChannel+0x23a>
 8001c7e:	683b      	ldr	r3, [r7, #0]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	4a1c      	ldr	r2, [pc, #112]	@ (8001cf4 <HAL_ADC_ConfigChannel+0x258>)
 8001c84:	4293      	cmp	r3, r2
 8001c86:	d003      	beq.n	8001c90 <HAL_ADC_ConfigChannel+0x1f4>
 8001c88:	683b      	ldr	r3, [r7, #0]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	2b11      	cmp	r3, #17
 8001c8e:	d122      	bne.n	8001cd6 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	685b      	ldr	r3, [r3, #4]
 8001c94:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	685b      	ldr	r3, [r3, #4]
 8001ca0:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001ca8:	683b      	ldr	r3, [r7, #0]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	4a11      	ldr	r2, [pc, #68]	@ (8001cf4 <HAL_ADC_ConfigChannel+0x258>)
 8001cae:	4293      	cmp	r3, r2
 8001cb0:	d111      	bne.n	8001cd6 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001cb2:	4b11      	ldr	r3, [pc, #68]	@ (8001cf8 <HAL_ADC_ConfigChannel+0x25c>)
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	4a11      	ldr	r2, [pc, #68]	@ (8001cfc <HAL_ADC_ConfigChannel+0x260>)
 8001cb8:	fba2 2303 	umull	r2, r3, r2, r3
 8001cbc:	0c9a      	lsrs	r2, r3, #18
 8001cbe:	4613      	mov	r3, r2
 8001cc0:	009b      	lsls	r3, r3, #2
 8001cc2:	4413      	add	r3, r2
 8001cc4:	005b      	lsls	r3, r3, #1
 8001cc6:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001cc8:	e002      	b.n	8001cd0 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8001cca:	68bb      	ldr	r3, [r7, #8]
 8001ccc:	3b01      	subs	r3, #1
 8001cce:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001cd0:	68bb      	ldr	r3, [r7, #8]
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d1f9      	bne.n	8001cca <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	2200      	movs	r2, #0
 8001cda:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8001cde:	2300      	movs	r3, #0
}
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	3714      	adds	r7, #20
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cea:	4770      	bx	lr
 8001cec:	40012300 	.word	0x40012300
 8001cf0:	40012000 	.word	0x40012000
 8001cf4:	10000012 	.word	0x10000012
 8001cf8:	20000008 	.word	0x20000008
 8001cfc:	431bde83 	.word	0x431bde83

08001d00 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001d00:	b480      	push	{r7}
 8001d02:	b085      	sub	sp, #20
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001d08:	4b79      	ldr	r3, [pc, #484]	@ (8001ef0 <ADC_Init+0x1f0>)
 8001d0a:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	685b      	ldr	r3, [r3, #4]
 8001d10:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	685a      	ldr	r2, [r3, #4]
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	685b      	ldr	r3, [r3, #4]
 8001d20:	431a      	orrs	r2, r3
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	685a      	ldr	r2, [r3, #4]
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001d34:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	6859      	ldr	r1, [r3, #4]
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	691b      	ldr	r3, [r3, #16]
 8001d40:	021a      	lsls	r2, r3, #8
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	430a      	orrs	r2, r1
 8001d48:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	685a      	ldr	r2, [r3, #4]
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8001d58:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	6859      	ldr	r1, [r3, #4]
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	689a      	ldr	r2, [r3, #8]
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	430a      	orrs	r2, r1
 8001d6a:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	689a      	ldr	r2, [r3, #8]
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001d7a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	6899      	ldr	r1, [r3, #8]
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	68da      	ldr	r2, [r3, #12]
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	430a      	orrs	r2, r1
 8001d8c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d92:	4a58      	ldr	r2, [pc, #352]	@ (8001ef4 <ADC_Init+0x1f4>)
 8001d94:	4293      	cmp	r3, r2
 8001d96:	d022      	beq.n	8001dde <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	689a      	ldr	r2, [r3, #8]
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001da6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	6899      	ldr	r1, [r3, #8]
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	430a      	orrs	r2, r1
 8001db8:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	689a      	ldr	r2, [r3, #8]
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001dc8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	6899      	ldr	r1, [r3, #8]
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	430a      	orrs	r2, r1
 8001dda:	609a      	str	r2, [r3, #8]
 8001ddc:	e00f      	b.n	8001dfe <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	689a      	ldr	r2, [r3, #8]
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001dec:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	689a      	ldr	r2, [r3, #8]
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001dfc:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	689a      	ldr	r2, [r3, #8]
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	f022 0202 	bic.w	r2, r2, #2
 8001e0c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	6899      	ldr	r1, [r3, #8]
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	7e1b      	ldrb	r3, [r3, #24]
 8001e18:	005a      	lsls	r2, r3, #1
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	430a      	orrs	r2, r1
 8001e20:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d01b      	beq.n	8001e64 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	685a      	ldr	r2, [r3, #4]
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001e3a:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	685a      	ldr	r2, [r3, #4]
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8001e4a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	6859      	ldr	r1, [r3, #4]
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e56:	3b01      	subs	r3, #1
 8001e58:	035a      	lsls	r2, r3, #13
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	430a      	orrs	r2, r1
 8001e60:	605a      	str	r2, [r3, #4]
 8001e62:	e007      	b.n	8001e74 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	685a      	ldr	r2, [r3, #4]
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001e72:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8001e82:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	69db      	ldr	r3, [r3, #28]
 8001e8e:	3b01      	subs	r3, #1
 8001e90:	051a      	lsls	r2, r3, #20
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	430a      	orrs	r2, r1
 8001e98:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	689a      	ldr	r2, [r3, #8]
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8001ea8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	6899      	ldr	r1, [r3, #8]
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001eb6:	025a      	lsls	r2, r3, #9
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	430a      	orrs	r2, r1
 8001ebe:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	689a      	ldr	r2, [r3, #8]
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001ece:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	6899      	ldr	r1, [r3, #8]
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	695b      	ldr	r3, [r3, #20]
 8001eda:	029a      	lsls	r2, r3, #10
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	430a      	orrs	r2, r1
 8001ee2:	609a      	str	r2, [r3, #8]
}
 8001ee4:	bf00      	nop
 8001ee6:	3714      	adds	r7, #20
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eee:	4770      	bx	lr
 8001ef0:	40012300 	.word	0x40012300
 8001ef4:	0f000001 	.word	0x0f000001

08001ef8 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001ef8:	b480      	push	{r7}
 8001efa:	b083      	sub	sp, #12
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8001f00:	bf00      	nop
 8001f02:	370c      	adds	r7, #12
 8001f04:	46bd      	mov	sp, r7
 8001f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0a:	4770      	bx	lr

08001f0c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b084      	sub	sp, #16
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d101      	bne.n	8001f1e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8001f1a:	2301      	movs	r3, #1
 8001f1c:	e0ed      	b.n	80020fa <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001f24:	b2db      	uxtb	r3, r3
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d102      	bne.n	8001f30 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001f2a:	6878      	ldr	r0, [r7, #4]
 8001f2c:	f7ff f852 	bl	8000fd4 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	681a      	ldr	r2, [r3, #0]
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	f042 0201 	orr.w	r2, r2, #1
 8001f3e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001f40:	f7ff fa90 	bl	8001464 <HAL_GetTick>
 8001f44:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001f46:	e012      	b.n	8001f6e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001f48:	f7ff fa8c 	bl	8001464 <HAL_GetTick>
 8001f4c:	4602      	mov	r2, r0
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	1ad3      	subs	r3, r2, r3
 8001f52:	2b0a      	cmp	r3, #10
 8001f54:	d90b      	bls.n	8001f6e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f5a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	2205      	movs	r2, #5
 8001f66:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001f6a:	2301      	movs	r3, #1
 8001f6c:	e0c5      	b.n	80020fa <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	685b      	ldr	r3, [r3, #4]
 8001f74:	f003 0301 	and.w	r3, r3, #1
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d0e5      	beq.n	8001f48 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	681a      	ldr	r2, [r3, #0]
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	f022 0202 	bic.w	r2, r2, #2
 8001f8a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001f8c:	f7ff fa6a 	bl	8001464 <HAL_GetTick>
 8001f90:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001f92:	e012      	b.n	8001fba <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001f94:	f7ff fa66 	bl	8001464 <HAL_GetTick>
 8001f98:	4602      	mov	r2, r0
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	1ad3      	subs	r3, r2, r3
 8001f9e:	2b0a      	cmp	r3, #10
 8001fa0:	d90b      	bls.n	8001fba <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fa6:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	2205      	movs	r2, #5
 8001fb2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001fb6:	2301      	movs	r3, #1
 8001fb8:	e09f      	b.n	80020fa <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	685b      	ldr	r3, [r3, #4]
 8001fc0:	f003 0302 	and.w	r3, r3, #2
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d1e5      	bne.n	8001f94 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	7e1b      	ldrb	r3, [r3, #24]
 8001fcc:	2b01      	cmp	r3, #1
 8001fce:	d108      	bne.n	8001fe2 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	681a      	ldr	r2, [r3, #0]
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001fde:	601a      	str	r2, [r3, #0]
 8001fe0:	e007      	b.n	8001ff2 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	681a      	ldr	r2, [r3, #0]
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001ff0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	7e5b      	ldrb	r3, [r3, #25]
 8001ff6:	2b01      	cmp	r3, #1
 8001ff8:	d108      	bne.n	800200c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	681a      	ldr	r2, [r3, #0]
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002008:	601a      	str	r2, [r3, #0]
 800200a:	e007      	b.n	800201c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	681a      	ldr	r2, [r3, #0]
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800201a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	7e9b      	ldrb	r3, [r3, #26]
 8002020:	2b01      	cmp	r3, #1
 8002022:	d108      	bne.n	8002036 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	681a      	ldr	r2, [r3, #0]
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	f042 0220 	orr.w	r2, r2, #32
 8002032:	601a      	str	r2, [r3, #0]
 8002034:	e007      	b.n	8002046 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	681a      	ldr	r2, [r3, #0]
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	f022 0220 	bic.w	r2, r2, #32
 8002044:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	7edb      	ldrb	r3, [r3, #27]
 800204a:	2b01      	cmp	r3, #1
 800204c:	d108      	bne.n	8002060 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	681a      	ldr	r2, [r3, #0]
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	f022 0210 	bic.w	r2, r2, #16
 800205c:	601a      	str	r2, [r3, #0]
 800205e:	e007      	b.n	8002070 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	681a      	ldr	r2, [r3, #0]
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	f042 0210 	orr.w	r2, r2, #16
 800206e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	7f1b      	ldrb	r3, [r3, #28]
 8002074:	2b01      	cmp	r3, #1
 8002076:	d108      	bne.n	800208a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	681a      	ldr	r2, [r3, #0]
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f042 0208 	orr.w	r2, r2, #8
 8002086:	601a      	str	r2, [r3, #0]
 8002088:	e007      	b.n	800209a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	681a      	ldr	r2, [r3, #0]
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	f022 0208 	bic.w	r2, r2, #8
 8002098:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	7f5b      	ldrb	r3, [r3, #29]
 800209e:	2b01      	cmp	r3, #1
 80020a0:	d108      	bne.n	80020b4 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	681a      	ldr	r2, [r3, #0]
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	f042 0204 	orr.w	r2, r2, #4
 80020b0:	601a      	str	r2, [r3, #0]
 80020b2:	e007      	b.n	80020c4 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	681a      	ldr	r2, [r3, #0]
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	f022 0204 	bic.w	r2, r2, #4
 80020c2:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	689a      	ldr	r2, [r3, #8]
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	68db      	ldr	r3, [r3, #12]
 80020cc:	431a      	orrs	r2, r3
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	691b      	ldr	r3, [r3, #16]
 80020d2:	431a      	orrs	r2, r3
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	695b      	ldr	r3, [r3, #20]
 80020d8:	ea42 0103 	orr.w	r1, r2, r3
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	685b      	ldr	r3, [r3, #4]
 80020e0:	1e5a      	subs	r2, r3, #1
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	430a      	orrs	r2, r1
 80020e8:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	2200      	movs	r2, #0
 80020ee:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	2201      	movs	r2, #1
 80020f4:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80020f8:	2300      	movs	r3, #0
}
 80020fa:	4618      	mov	r0, r3
 80020fc:	3710      	adds	r7, #16
 80020fe:	46bd      	mov	sp, r7
 8002100:	bd80      	pop	{r7, pc}
	...

08002104 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8002104:	b480      	push	{r7}
 8002106:	b087      	sub	sp, #28
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
 800210c:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip;
  HAL_CAN_StateTypeDef state = hcan->State;
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002114:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_CAN_STATE_READY) ||
 8002116:	7dfb      	ldrb	r3, [r7, #23]
 8002118:	2b01      	cmp	r3, #1
 800211a:	d003      	beq.n	8002124 <HAL_CAN_ConfigFilter+0x20>
 800211c:	7dfb      	ldrb	r3, [r7, #23]
 800211e:	2b02      	cmp	r3, #2
 8002120:	f040 80be 	bne.w	80022a0 <HAL_CAN_ConfigFilter+0x19c>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8002124:	4b65      	ldr	r3, [pc, #404]	@ (80022bc <HAL_CAN_ConfigFilter+0x1b8>)
 8002126:	613b      	str	r3, [r7, #16]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002128:	693b      	ldr	r3, [r7, #16]
 800212a:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800212e:	f043 0201 	orr.w	r2, r3, #1
 8002132:	693b      	ldr	r3, [r7, #16]
 8002134:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8002138:	693b      	ldr	r3, [r7, #16]
 800213a:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800213e:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8002142:	693b      	ldr	r3, [r7, #16]
 8002144:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8002148:	693b      	ldr	r3, [r7, #16]
 800214a:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 800214e:	683b      	ldr	r3, [r7, #0]
 8002150:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002152:	021b      	lsls	r3, r3, #8
 8002154:	431a      	orrs	r2, r3
 8002156:	693b      	ldr	r3, [r7, #16]
 8002158:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800215c:	683b      	ldr	r3, [r7, #0]
 800215e:	695b      	ldr	r3, [r3, #20]
 8002160:	f003 031f 	and.w	r3, r3, #31
 8002164:	2201      	movs	r2, #1
 8002166:	fa02 f303 	lsl.w	r3, r2, r3
 800216a:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800216c:	693b      	ldr	r3, [r7, #16]
 800216e:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	43db      	mvns	r3, r3
 8002176:	401a      	ands	r2, r3
 8002178:	693b      	ldr	r3, [r7, #16]
 800217a:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800217e:	683b      	ldr	r3, [r7, #0]
 8002180:	69db      	ldr	r3, [r3, #28]
 8002182:	2b00      	cmp	r3, #0
 8002184:	d123      	bne.n	80021ce <HAL_CAN_ConfigFilter+0xca>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8002186:	693b      	ldr	r3, [r7, #16]
 8002188:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	43db      	mvns	r3, r3
 8002190:	401a      	ands	r2, r3
 8002192:	693b      	ldr	r3, [r7, #16]
 8002194:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002198:	683b      	ldr	r3, [r7, #0]
 800219a:	68db      	ldr	r3, [r3, #12]
 800219c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800219e:	683b      	ldr	r3, [r7, #0]
 80021a0:	685b      	ldr	r3, [r3, #4]
 80021a2:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80021a4:	683a      	ldr	r2, [r7, #0]
 80021a6:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80021a8:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80021aa:	693b      	ldr	r3, [r7, #16]
 80021ac:	3248      	adds	r2, #72	@ 0x48
 80021ae:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80021b2:	683b      	ldr	r3, [r7, #0]
 80021b4:	689b      	ldr	r3, [r3, #8]
 80021b6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80021b8:	683b      	ldr	r3, [r7, #0]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80021be:	683b      	ldr	r3, [r7, #0]
 80021c0:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80021c2:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80021c4:	6939      	ldr	r1, [r7, #16]
 80021c6:	3348      	adds	r3, #72	@ 0x48
 80021c8:	00db      	lsls	r3, r3, #3
 80021ca:	440b      	add	r3, r1
 80021cc:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80021ce:	683b      	ldr	r3, [r7, #0]
 80021d0:	69db      	ldr	r3, [r3, #28]
 80021d2:	2b01      	cmp	r3, #1
 80021d4:	d122      	bne.n	800221c <HAL_CAN_ConfigFilter+0x118>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80021d6:	693b      	ldr	r3, [r7, #16]
 80021d8:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	431a      	orrs	r2, r3
 80021e0:	693b      	ldr	r3, [r7, #16]
 80021e2:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80021e6:	683b      	ldr	r3, [r7, #0]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80021ec:	683b      	ldr	r3, [r7, #0]
 80021ee:	685b      	ldr	r3, [r3, #4]
 80021f0:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80021f2:	683a      	ldr	r2, [r7, #0]
 80021f4:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80021f6:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80021f8:	693b      	ldr	r3, [r7, #16]
 80021fa:	3248      	adds	r2, #72	@ 0x48
 80021fc:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002200:	683b      	ldr	r3, [r7, #0]
 8002202:	689b      	ldr	r3, [r3, #8]
 8002204:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8002206:	683b      	ldr	r3, [r7, #0]
 8002208:	68db      	ldr	r3, [r3, #12]
 800220a:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800220c:	683b      	ldr	r3, [r7, #0]
 800220e:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002210:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002212:	6939      	ldr	r1, [r7, #16]
 8002214:	3348      	adds	r3, #72	@ 0x48
 8002216:	00db      	lsls	r3, r3, #3
 8002218:	440b      	add	r3, r1
 800221a:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 800221c:	683b      	ldr	r3, [r7, #0]
 800221e:	699b      	ldr	r3, [r3, #24]
 8002220:	2b00      	cmp	r3, #0
 8002222:	d109      	bne.n	8002238 <HAL_CAN_ConfigFilter+0x134>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8002224:	693b      	ldr	r3, [r7, #16]
 8002226:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	43db      	mvns	r3, r3
 800222e:	401a      	ands	r2, r3
 8002230:	693b      	ldr	r3, [r7, #16]
 8002232:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8002236:	e007      	b.n	8002248 <HAL_CAN_ConfigFilter+0x144>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8002238:	693b      	ldr	r3, [r7, #16]
 800223a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	431a      	orrs	r2, r3
 8002242:	693b      	ldr	r3, [r7, #16]
 8002244:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8002248:	683b      	ldr	r3, [r7, #0]
 800224a:	691b      	ldr	r3, [r3, #16]
 800224c:	2b00      	cmp	r3, #0
 800224e:	d109      	bne.n	8002264 <HAL_CAN_ConfigFilter+0x160>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8002250:	693b      	ldr	r3, [r7, #16]
 8002252:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	43db      	mvns	r3, r3
 800225a:	401a      	ands	r2, r3
 800225c:	693b      	ldr	r3, [r7, #16]
 800225e:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8002262:	e007      	b.n	8002274 <HAL_CAN_ConfigFilter+0x170>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8002264:	693b      	ldr	r3, [r7, #16]
 8002266:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	431a      	orrs	r2, r3
 800226e:	693b      	ldr	r3, [r7, #16]
 8002270:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8002274:	683b      	ldr	r3, [r7, #0]
 8002276:	6a1b      	ldr	r3, [r3, #32]
 8002278:	2b01      	cmp	r3, #1
 800227a:	d107      	bne.n	800228c <HAL_CAN_ConfigFilter+0x188>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 800227c:	693b      	ldr	r3, [r7, #16]
 800227e:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	431a      	orrs	r2, r3
 8002286:	693b      	ldr	r3, [r7, #16]
 8002288:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800228c:	693b      	ldr	r3, [r7, #16]
 800228e:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8002292:	f023 0201 	bic.w	r2, r3, #1
 8002296:	693b      	ldr	r3, [r7, #16]
 8002298:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 800229c:	2300      	movs	r3, #0
 800229e:	e006      	b.n	80022ae <HAL_CAN_ConfigFilter+0x1aa>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022a4:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80022ac:	2301      	movs	r3, #1
  }
}
 80022ae:	4618      	mov	r0, r3
 80022b0:	371c      	adds	r7, #28
 80022b2:	46bd      	mov	sp, r7
 80022b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b8:	4770      	bx	lr
 80022ba:	bf00      	nop
 80022bc:	40006400 	.word	0x40006400

080022c0 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b084      	sub	sp, #16
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	f893 3020 	ldrb.w	r3, [r3, #32]
 80022ce:	b2db      	uxtb	r3, r3
 80022d0:	2b01      	cmp	r3, #1
 80022d2:	d12e      	bne.n	8002332 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	2202      	movs	r2, #2
 80022d8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	681a      	ldr	r2, [r3, #0]
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f022 0201 	bic.w	r2, r2, #1
 80022ea:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80022ec:	f7ff f8ba 	bl	8001464 <HAL_GetTick>
 80022f0:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80022f2:	e012      	b.n	800231a <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80022f4:	f7ff f8b6 	bl	8001464 <HAL_GetTick>
 80022f8:	4602      	mov	r2, r0
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	1ad3      	subs	r3, r2, r3
 80022fe:	2b0a      	cmp	r3, #10
 8002300:	d90b      	bls.n	800231a <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002306:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	2205      	movs	r2, #5
 8002312:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8002316:	2301      	movs	r3, #1
 8002318:	e012      	b.n	8002340 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	685b      	ldr	r3, [r3, #4]
 8002320:	f003 0301 	and.w	r3, r3, #1
 8002324:	2b00      	cmp	r3, #0
 8002326:	d1e5      	bne.n	80022f4 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	2200      	movs	r2, #0
 800232c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 800232e:	2300      	movs	r3, #0
 8002330:	e006      	b.n	8002340 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002336:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800233e:	2301      	movs	r3, #1
  }
}
 8002340:	4618      	mov	r0, r3
 8002342:	3710      	adds	r7, #16
 8002344:	46bd      	mov	sp, r7
 8002346:	bd80      	pop	{r7, pc}

08002348 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8002348:	b480      	push	{r7}
 800234a:	b089      	sub	sp, #36	@ 0x24
 800234c:	af00      	add	r7, sp, #0
 800234e:	60f8      	str	r0, [r7, #12]
 8002350:	60b9      	str	r1, [r7, #8]
 8002352:	607a      	str	r2, [r7, #4]
 8002354:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	f893 3020 	ldrb.w	r3, [r3, #32]
 800235c:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	689b      	ldr	r3, [r3, #8]
 8002364:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8002366:	7ffb      	ldrb	r3, [r7, #31]
 8002368:	2b01      	cmp	r3, #1
 800236a:	d003      	beq.n	8002374 <HAL_CAN_AddTxMessage+0x2c>
 800236c:	7ffb      	ldrb	r3, [r7, #31]
 800236e:	2b02      	cmp	r3, #2
 8002370:	f040 80ad 	bne.w	80024ce <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002374:	69bb      	ldr	r3, [r7, #24]
 8002376:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800237a:	2b00      	cmp	r3, #0
 800237c:	d10a      	bne.n	8002394 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800237e:	69bb      	ldr	r3, [r7, #24]
 8002380:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002384:	2b00      	cmp	r3, #0
 8002386:	d105      	bne.n	8002394 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8002388:	69bb      	ldr	r3, [r7, #24]
 800238a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800238e:	2b00      	cmp	r3, #0
 8002390:	f000 8095 	beq.w	80024be <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8002394:	69bb      	ldr	r3, [r7, #24]
 8002396:	0e1b      	lsrs	r3, r3, #24
 8002398:	f003 0303 	and.w	r3, r3, #3
 800239c:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 800239e:	2201      	movs	r2, #1
 80023a0:	697b      	ldr	r3, [r7, #20]
 80023a2:	409a      	lsls	r2, r3
 80023a4:	683b      	ldr	r3, [r7, #0]
 80023a6:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80023a8:	68bb      	ldr	r3, [r7, #8]
 80023aa:	689b      	ldr	r3, [r3, #8]
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d10d      	bne.n	80023cc <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80023b0:	68bb      	ldr	r3, [r7, #8]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 80023b6:	68bb      	ldr	r3, [r7, #8]
 80023b8:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80023ba:	68f9      	ldr	r1, [r7, #12]
 80023bc:	6809      	ldr	r1, [r1, #0]
 80023be:	431a      	orrs	r2, r3
 80023c0:	697b      	ldr	r3, [r7, #20]
 80023c2:	3318      	adds	r3, #24
 80023c4:	011b      	lsls	r3, r3, #4
 80023c6:	440b      	add	r3, r1
 80023c8:	601a      	str	r2, [r3, #0]
 80023ca:	e00f      	b.n	80023ec <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80023cc:	68bb      	ldr	r3, [r7, #8]
 80023ce:	685b      	ldr	r3, [r3, #4]
 80023d0:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 80023d2:	68bb      	ldr	r3, [r7, #8]
 80023d4:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80023d6:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 80023d8:	68bb      	ldr	r3, [r7, #8]
 80023da:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80023dc:	68f9      	ldr	r1, [r7, #12]
 80023de:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 80023e0:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80023e2:	697b      	ldr	r3, [r7, #20]
 80023e4:	3318      	adds	r3, #24
 80023e6:	011b      	lsls	r3, r3, #4
 80023e8:	440b      	add	r3, r1
 80023ea:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	6819      	ldr	r1, [r3, #0]
 80023f0:	68bb      	ldr	r3, [r7, #8]
 80023f2:	691a      	ldr	r2, [r3, #16]
 80023f4:	697b      	ldr	r3, [r7, #20]
 80023f6:	3318      	adds	r3, #24
 80023f8:	011b      	lsls	r3, r3, #4
 80023fa:	440b      	add	r3, r1
 80023fc:	3304      	adds	r3, #4
 80023fe:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8002400:	68bb      	ldr	r3, [r7, #8]
 8002402:	7d1b      	ldrb	r3, [r3, #20]
 8002404:	2b01      	cmp	r3, #1
 8002406:	d111      	bne.n	800242c <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	681a      	ldr	r2, [r3, #0]
 800240c:	697b      	ldr	r3, [r7, #20]
 800240e:	3318      	adds	r3, #24
 8002410:	011b      	lsls	r3, r3, #4
 8002412:	4413      	add	r3, r2
 8002414:	3304      	adds	r3, #4
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	68fa      	ldr	r2, [r7, #12]
 800241a:	6811      	ldr	r1, [r2, #0]
 800241c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002420:	697b      	ldr	r3, [r7, #20]
 8002422:	3318      	adds	r3, #24
 8002424:	011b      	lsls	r3, r3, #4
 8002426:	440b      	add	r3, r1
 8002428:	3304      	adds	r3, #4
 800242a:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	3307      	adds	r3, #7
 8002430:	781b      	ldrb	r3, [r3, #0]
 8002432:	061a      	lsls	r2, r3, #24
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	3306      	adds	r3, #6
 8002438:	781b      	ldrb	r3, [r3, #0]
 800243a:	041b      	lsls	r3, r3, #16
 800243c:	431a      	orrs	r2, r3
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	3305      	adds	r3, #5
 8002442:	781b      	ldrb	r3, [r3, #0]
 8002444:	021b      	lsls	r3, r3, #8
 8002446:	4313      	orrs	r3, r2
 8002448:	687a      	ldr	r2, [r7, #4]
 800244a:	3204      	adds	r2, #4
 800244c:	7812      	ldrb	r2, [r2, #0]
 800244e:	4610      	mov	r0, r2
 8002450:	68fa      	ldr	r2, [r7, #12]
 8002452:	6811      	ldr	r1, [r2, #0]
 8002454:	ea43 0200 	orr.w	r2, r3, r0
 8002458:	697b      	ldr	r3, [r7, #20]
 800245a:	011b      	lsls	r3, r3, #4
 800245c:	440b      	add	r3, r1
 800245e:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8002462:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	3303      	adds	r3, #3
 8002468:	781b      	ldrb	r3, [r3, #0]
 800246a:	061a      	lsls	r2, r3, #24
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	3302      	adds	r3, #2
 8002470:	781b      	ldrb	r3, [r3, #0]
 8002472:	041b      	lsls	r3, r3, #16
 8002474:	431a      	orrs	r2, r3
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	3301      	adds	r3, #1
 800247a:	781b      	ldrb	r3, [r3, #0]
 800247c:	021b      	lsls	r3, r3, #8
 800247e:	4313      	orrs	r3, r2
 8002480:	687a      	ldr	r2, [r7, #4]
 8002482:	7812      	ldrb	r2, [r2, #0]
 8002484:	4610      	mov	r0, r2
 8002486:	68fa      	ldr	r2, [r7, #12]
 8002488:	6811      	ldr	r1, [r2, #0]
 800248a:	ea43 0200 	orr.w	r2, r3, r0
 800248e:	697b      	ldr	r3, [r7, #20]
 8002490:	011b      	lsls	r3, r3, #4
 8002492:	440b      	add	r3, r1
 8002494:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8002498:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	681a      	ldr	r2, [r3, #0]
 800249e:	697b      	ldr	r3, [r7, #20]
 80024a0:	3318      	adds	r3, #24
 80024a2:	011b      	lsls	r3, r3, #4
 80024a4:	4413      	add	r3, r2
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	68fa      	ldr	r2, [r7, #12]
 80024aa:	6811      	ldr	r1, [r2, #0]
 80024ac:	f043 0201 	orr.w	r2, r3, #1
 80024b0:	697b      	ldr	r3, [r7, #20]
 80024b2:	3318      	adds	r3, #24
 80024b4:	011b      	lsls	r3, r3, #4
 80024b6:	440b      	add	r3, r1
 80024b8:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80024ba:	2300      	movs	r3, #0
 80024bc:	e00e      	b.n	80024dc <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024c2:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 80024ca:	2301      	movs	r3, #1
 80024cc:	e006      	b.n	80024dc <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024d2:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80024da:	2301      	movs	r3, #1
  }
}
 80024dc:	4618      	mov	r0, r3
 80024de:	3724      	adds	r7, #36	@ 0x24
 80024e0:	46bd      	mov	sp, r7
 80024e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e6:	4770      	bx	lr

080024e8 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80024e8:	b480      	push	{r7}
 80024ea:	b087      	sub	sp, #28
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	60f8      	str	r0, [r7, #12]
 80024f0:	60b9      	str	r1, [r7, #8]
 80024f2:	607a      	str	r2, [r7, #4]
 80024f4:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80024fc:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80024fe:	7dfb      	ldrb	r3, [r7, #23]
 8002500:	2b01      	cmp	r3, #1
 8002502:	d003      	beq.n	800250c <HAL_CAN_GetRxMessage+0x24>
 8002504:	7dfb      	ldrb	r3, [r7, #23]
 8002506:	2b02      	cmp	r3, #2
 8002508:	f040 8103 	bne.w	8002712 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800250c:	68bb      	ldr	r3, [r7, #8]
 800250e:	2b00      	cmp	r3, #0
 8002510:	d10e      	bne.n	8002530 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	68db      	ldr	r3, [r3, #12]
 8002518:	f003 0303 	and.w	r3, r3, #3
 800251c:	2b00      	cmp	r3, #0
 800251e:	d116      	bne.n	800254e <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002524:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 800252c:	2301      	movs	r3, #1
 800252e:	e0f7      	b.n	8002720 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	691b      	ldr	r3, [r3, #16]
 8002536:	f003 0303 	and.w	r3, r3, #3
 800253a:	2b00      	cmp	r3, #0
 800253c:	d107      	bne.n	800254e <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002542:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 800254a:	2301      	movs	r3, #1
 800254c:	e0e8      	b.n	8002720 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	681a      	ldr	r2, [r3, #0]
 8002552:	68bb      	ldr	r3, [r7, #8]
 8002554:	331b      	adds	r3, #27
 8002556:	011b      	lsls	r3, r3, #4
 8002558:	4413      	add	r3, r2
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	f003 0204 	and.w	r2, r3, #4
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	689b      	ldr	r3, [r3, #8]
 8002568:	2b00      	cmp	r3, #0
 800256a:	d10c      	bne.n	8002586 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	681a      	ldr	r2, [r3, #0]
 8002570:	68bb      	ldr	r3, [r7, #8]
 8002572:	331b      	adds	r3, #27
 8002574:	011b      	lsls	r3, r3, #4
 8002576:	4413      	add	r3, r2
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	0d5b      	lsrs	r3, r3, #21
 800257c:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	601a      	str	r2, [r3, #0]
 8002584:	e00b      	b.n	800259e <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	681a      	ldr	r2, [r3, #0]
 800258a:	68bb      	ldr	r3, [r7, #8]
 800258c:	331b      	adds	r3, #27
 800258e:	011b      	lsls	r3, r3, #4
 8002590:	4413      	add	r3, r2
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	08db      	lsrs	r3, r3, #3
 8002596:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	681a      	ldr	r2, [r3, #0]
 80025a2:	68bb      	ldr	r3, [r7, #8]
 80025a4:	331b      	adds	r3, #27
 80025a6:	011b      	lsls	r3, r3, #4
 80025a8:	4413      	add	r3, r2
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f003 0202 	and.w	r2, r3, #2
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	681a      	ldr	r2, [r3, #0]
 80025b8:	68bb      	ldr	r3, [r7, #8]
 80025ba:	331b      	adds	r3, #27
 80025bc:	011b      	lsls	r3, r3, #4
 80025be:	4413      	add	r3, r2
 80025c0:	3304      	adds	r3, #4
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f003 0308 	and.w	r3, r3, #8
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d003      	beq.n	80025d4 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	2208      	movs	r2, #8
 80025d0:	611a      	str	r2, [r3, #16]
 80025d2:	e00b      	b.n	80025ec <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	681a      	ldr	r2, [r3, #0]
 80025d8:	68bb      	ldr	r3, [r7, #8]
 80025da:	331b      	adds	r3, #27
 80025dc:	011b      	lsls	r3, r3, #4
 80025de:	4413      	add	r3, r2
 80025e0:	3304      	adds	r3, #4
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	f003 020f 	and.w	r2, r3, #15
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	681a      	ldr	r2, [r3, #0]
 80025f0:	68bb      	ldr	r3, [r7, #8]
 80025f2:	331b      	adds	r3, #27
 80025f4:	011b      	lsls	r3, r3, #4
 80025f6:	4413      	add	r3, r2
 80025f8:	3304      	adds	r3, #4
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	0a1b      	lsrs	r3, r3, #8
 80025fe:	b2da      	uxtb	r2, r3
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	681a      	ldr	r2, [r3, #0]
 8002608:	68bb      	ldr	r3, [r7, #8]
 800260a:	331b      	adds	r3, #27
 800260c:	011b      	lsls	r3, r3, #4
 800260e:	4413      	add	r3, r2
 8002610:	3304      	adds	r3, #4
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	0c1b      	lsrs	r3, r3, #16
 8002616:	b29a      	uxth	r2, r3
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	681a      	ldr	r2, [r3, #0]
 8002620:	68bb      	ldr	r3, [r7, #8]
 8002622:	011b      	lsls	r3, r3, #4
 8002624:	4413      	add	r3, r2
 8002626:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	b2da      	uxtb	r2, r3
 800262e:	683b      	ldr	r3, [r7, #0]
 8002630:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	681a      	ldr	r2, [r3, #0]
 8002636:	68bb      	ldr	r3, [r7, #8]
 8002638:	011b      	lsls	r3, r3, #4
 800263a:	4413      	add	r3, r2
 800263c:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	0a1a      	lsrs	r2, r3, #8
 8002644:	683b      	ldr	r3, [r7, #0]
 8002646:	3301      	adds	r3, #1
 8002648:	b2d2      	uxtb	r2, r2
 800264a:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	681a      	ldr	r2, [r3, #0]
 8002650:	68bb      	ldr	r3, [r7, #8]
 8002652:	011b      	lsls	r3, r3, #4
 8002654:	4413      	add	r3, r2
 8002656:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	0c1a      	lsrs	r2, r3, #16
 800265e:	683b      	ldr	r3, [r7, #0]
 8002660:	3302      	adds	r3, #2
 8002662:	b2d2      	uxtb	r2, r2
 8002664:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	681a      	ldr	r2, [r3, #0]
 800266a:	68bb      	ldr	r3, [r7, #8]
 800266c:	011b      	lsls	r3, r3, #4
 800266e:	4413      	add	r3, r2
 8002670:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	0e1a      	lsrs	r2, r3, #24
 8002678:	683b      	ldr	r3, [r7, #0]
 800267a:	3303      	adds	r3, #3
 800267c:	b2d2      	uxtb	r2, r2
 800267e:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	681a      	ldr	r2, [r3, #0]
 8002684:	68bb      	ldr	r3, [r7, #8]
 8002686:	011b      	lsls	r3, r3, #4
 8002688:	4413      	add	r3, r2
 800268a:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800268e:	681a      	ldr	r2, [r3, #0]
 8002690:	683b      	ldr	r3, [r7, #0]
 8002692:	3304      	adds	r3, #4
 8002694:	b2d2      	uxtb	r2, r2
 8002696:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	681a      	ldr	r2, [r3, #0]
 800269c:	68bb      	ldr	r3, [r7, #8]
 800269e:	011b      	lsls	r3, r3, #4
 80026a0:	4413      	add	r3, r2
 80026a2:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	0a1a      	lsrs	r2, r3, #8
 80026aa:	683b      	ldr	r3, [r7, #0]
 80026ac:	3305      	adds	r3, #5
 80026ae:	b2d2      	uxtb	r2, r2
 80026b0:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	681a      	ldr	r2, [r3, #0]
 80026b6:	68bb      	ldr	r3, [r7, #8]
 80026b8:	011b      	lsls	r3, r3, #4
 80026ba:	4413      	add	r3, r2
 80026bc:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	0c1a      	lsrs	r2, r3, #16
 80026c4:	683b      	ldr	r3, [r7, #0]
 80026c6:	3306      	adds	r3, #6
 80026c8:	b2d2      	uxtb	r2, r2
 80026ca:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	681a      	ldr	r2, [r3, #0]
 80026d0:	68bb      	ldr	r3, [r7, #8]
 80026d2:	011b      	lsls	r3, r3, #4
 80026d4:	4413      	add	r3, r2
 80026d6:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	0e1a      	lsrs	r2, r3, #24
 80026de:	683b      	ldr	r3, [r7, #0]
 80026e0:	3307      	adds	r3, #7
 80026e2:	b2d2      	uxtb	r2, r2
 80026e4:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80026e6:	68bb      	ldr	r3, [r7, #8]
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d108      	bne.n	80026fe <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	68da      	ldr	r2, [r3, #12]
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	f042 0220 	orr.w	r2, r2, #32
 80026fa:	60da      	str	r2, [r3, #12]
 80026fc:	e007      	b.n	800270e <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	691a      	ldr	r2, [r3, #16]
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f042 0220 	orr.w	r2, r2, #32
 800270c:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 800270e:	2300      	movs	r3, #0
 8002710:	e006      	b.n	8002720 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002716:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800271e:	2301      	movs	r3, #1
  }
}
 8002720:	4618      	mov	r0, r3
 8002722:	371c      	adds	r7, #28
 8002724:	46bd      	mov	sp, r7
 8002726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272a:	4770      	bx	lr

0800272c <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 800272c:	b480      	push	{r7}
 800272e:	b085      	sub	sp, #20
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]
 8002734:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	f893 3020 	ldrb.w	r3, [r3, #32]
 800273c:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 800273e:	7bfb      	ldrb	r3, [r7, #15]
 8002740:	2b01      	cmp	r3, #1
 8002742:	d002      	beq.n	800274a <HAL_CAN_ActivateNotification+0x1e>
 8002744:	7bfb      	ldrb	r3, [r7, #15]
 8002746:	2b02      	cmp	r3, #2
 8002748:	d109      	bne.n	800275e <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	6959      	ldr	r1, [r3, #20]
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	683a      	ldr	r2, [r7, #0]
 8002756:	430a      	orrs	r2, r1
 8002758:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 800275a:	2300      	movs	r3, #0
 800275c:	e006      	b.n	800276c <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002762:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800276a:	2301      	movs	r3, #1
  }
}
 800276c:	4618      	mov	r0, r3
 800276e:	3714      	adds	r7, #20
 8002770:	46bd      	mov	sp, r7
 8002772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002776:	4770      	bx	lr

08002778 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b08a      	sub	sp, #40	@ 0x28
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8002780:	2300      	movs	r3, #0
 8002782:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	695b      	ldr	r3, [r3, #20]
 800278a:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	685b      	ldr	r3, [r3, #4]
 8002792:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	689b      	ldr	r3, [r3, #8]
 800279a:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	68db      	ldr	r3, [r3, #12]
 80027a2:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	691b      	ldr	r3, [r3, #16]
 80027aa:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	699b      	ldr	r3, [r3, #24]
 80027b2:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80027b4:	6a3b      	ldr	r3, [r7, #32]
 80027b6:	f003 0301 	and.w	r3, r3, #1
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d07c      	beq.n	80028b8 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80027be:	69bb      	ldr	r3, [r7, #24]
 80027c0:	f003 0301 	and.w	r3, r3, #1
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d023      	beq.n	8002810 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	2201      	movs	r2, #1
 80027ce:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80027d0:	69bb      	ldr	r3, [r7, #24]
 80027d2:	f003 0302 	and.w	r3, r3, #2
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d003      	beq.n	80027e2 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80027da:	6878      	ldr	r0, [r7, #4]
 80027dc:	f000 f983 	bl	8002ae6 <HAL_CAN_TxMailbox0CompleteCallback>
 80027e0:	e016      	b.n	8002810 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80027e2:	69bb      	ldr	r3, [r7, #24]
 80027e4:	f003 0304 	and.w	r3, r3, #4
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d004      	beq.n	80027f6 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80027ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027ee:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80027f2:	627b      	str	r3, [r7, #36]	@ 0x24
 80027f4:	e00c      	b.n	8002810 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80027f6:	69bb      	ldr	r3, [r7, #24]
 80027f8:	f003 0308 	and.w	r3, r3, #8
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d004      	beq.n	800280a <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8002800:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002802:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002806:	627b      	str	r3, [r7, #36]	@ 0x24
 8002808:	e002      	b.n	8002810 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 800280a:	6878      	ldr	r0, [r7, #4]
 800280c:	f000 f989 	bl	8002b22 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8002810:	69bb      	ldr	r3, [r7, #24]
 8002812:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002816:	2b00      	cmp	r3, #0
 8002818:	d024      	beq.n	8002864 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002822:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8002824:	69bb      	ldr	r3, [r7, #24]
 8002826:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800282a:	2b00      	cmp	r3, #0
 800282c:	d003      	beq.n	8002836 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 800282e:	6878      	ldr	r0, [r7, #4]
 8002830:	f000 f963 	bl	8002afa <HAL_CAN_TxMailbox1CompleteCallback>
 8002834:	e016      	b.n	8002864 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8002836:	69bb      	ldr	r3, [r7, #24]
 8002838:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800283c:	2b00      	cmp	r3, #0
 800283e:	d004      	beq.n	800284a <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8002840:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002842:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002846:	627b      	str	r3, [r7, #36]	@ 0x24
 8002848:	e00c      	b.n	8002864 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 800284a:	69bb      	ldr	r3, [r7, #24]
 800284c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002850:	2b00      	cmp	r3, #0
 8002852:	d004      	beq.n	800285e <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8002854:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002856:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800285a:	627b      	str	r3, [r7, #36]	@ 0x24
 800285c:	e002      	b.n	8002864 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 800285e:	6878      	ldr	r0, [r7, #4]
 8002860:	f000 f969 	bl	8002b36 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8002864:	69bb      	ldr	r3, [r7, #24]
 8002866:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800286a:	2b00      	cmp	r3, #0
 800286c:	d024      	beq.n	80028b8 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002876:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8002878:	69bb      	ldr	r3, [r7, #24]
 800287a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800287e:	2b00      	cmp	r3, #0
 8002880:	d003      	beq.n	800288a <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8002882:	6878      	ldr	r0, [r7, #4]
 8002884:	f000 f943 	bl	8002b0e <HAL_CAN_TxMailbox2CompleteCallback>
 8002888:	e016      	b.n	80028b8 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 800288a:	69bb      	ldr	r3, [r7, #24]
 800288c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002890:	2b00      	cmp	r3, #0
 8002892:	d004      	beq.n	800289e <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8002894:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002896:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800289a:	627b      	str	r3, [r7, #36]	@ 0x24
 800289c:	e00c      	b.n	80028b8 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 800289e:	69bb      	ldr	r3, [r7, #24]
 80028a0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d004      	beq.n	80028b2 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80028a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028aa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80028ae:	627b      	str	r3, [r7, #36]	@ 0x24
 80028b0:	e002      	b.n	80028b8 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80028b2:	6878      	ldr	r0, [r7, #4]
 80028b4:	f000 f949 	bl	8002b4a <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80028b8:	6a3b      	ldr	r3, [r7, #32]
 80028ba:	f003 0308 	and.w	r3, r3, #8
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d00c      	beq.n	80028dc <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80028c2:	697b      	ldr	r3, [r7, #20]
 80028c4:	f003 0310 	and.w	r3, r3, #16
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d007      	beq.n	80028dc <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80028cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028ce:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80028d2:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	2210      	movs	r2, #16
 80028da:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80028dc:	6a3b      	ldr	r3, [r7, #32]
 80028de:	f003 0304 	and.w	r3, r3, #4
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d00b      	beq.n	80028fe <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80028e6:	697b      	ldr	r3, [r7, #20]
 80028e8:	f003 0308 	and.w	r3, r3, #8
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d006      	beq.n	80028fe <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	2208      	movs	r2, #8
 80028f6:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80028f8:	6878      	ldr	r0, [r7, #4]
 80028fa:	f000 f930 	bl	8002b5e <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80028fe:	6a3b      	ldr	r3, [r7, #32]
 8002900:	f003 0302 	and.w	r3, r3, #2
 8002904:	2b00      	cmp	r3, #0
 8002906:	d009      	beq.n	800291c <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	68db      	ldr	r3, [r3, #12]
 800290e:	f003 0303 	and.w	r3, r3, #3
 8002912:	2b00      	cmp	r3, #0
 8002914:	d002      	beq.n	800291c <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8002916:	6878      	ldr	r0, [r7, #4]
 8002918:	f7fe f8b2 	bl	8000a80 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 800291c:	6a3b      	ldr	r3, [r7, #32]
 800291e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002922:	2b00      	cmp	r3, #0
 8002924:	d00c      	beq.n	8002940 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8002926:	693b      	ldr	r3, [r7, #16]
 8002928:	f003 0310 	and.w	r3, r3, #16
 800292c:	2b00      	cmp	r3, #0
 800292e:	d007      	beq.n	8002940 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8002930:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002932:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002936:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	2210      	movs	r2, #16
 800293e:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8002940:	6a3b      	ldr	r3, [r7, #32]
 8002942:	f003 0320 	and.w	r3, r3, #32
 8002946:	2b00      	cmp	r3, #0
 8002948:	d00b      	beq.n	8002962 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 800294a:	693b      	ldr	r3, [r7, #16]
 800294c:	f003 0308 	and.w	r3, r3, #8
 8002950:	2b00      	cmp	r3, #0
 8002952:	d006      	beq.n	8002962 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	2208      	movs	r2, #8
 800295a:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 800295c:	6878      	ldr	r0, [r7, #4]
 800295e:	f000 f912 	bl	8002b86 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8002962:	6a3b      	ldr	r3, [r7, #32]
 8002964:	f003 0310 	and.w	r3, r3, #16
 8002968:	2b00      	cmp	r3, #0
 800296a:	d009      	beq.n	8002980 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	691b      	ldr	r3, [r3, #16]
 8002972:	f003 0303 	and.w	r3, r3, #3
 8002976:	2b00      	cmp	r3, #0
 8002978:	d002      	beq.n	8002980 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 800297a:	6878      	ldr	r0, [r7, #4]
 800297c:	f000 f8f9 	bl	8002b72 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8002980:	6a3b      	ldr	r3, [r7, #32]
 8002982:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002986:	2b00      	cmp	r3, #0
 8002988:	d00b      	beq.n	80029a2 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 800298a:	69fb      	ldr	r3, [r7, #28]
 800298c:	f003 0310 	and.w	r3, r3, #16
 8002990:	2b00      	cmp	r3, #0
 8002992:	d006      	beq.n	80029a2 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	2210      	movs	r2, #16
 800299a:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 800299c:	6878      	ldr	r0, [r7, #4]
 800299e:	f000 f8fc 	bl	8002b9a <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80029a2:	6a3b      	ldr	r3, [r7, #32]
 80029a4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d00b      	beq.n	80029c4 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80029ac:	69fb      	ldr	r3, [r7, #28]
 80029ae:	f003 0308 	and.w	r3, r3, #8
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d006      	beq.n	80029c4 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	2208      	movs	r2, #8
 80029bc:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80029be:	6878      	ldr	r0, [r7, #4]
 80029c0:	f000 f8f5 	bl	8002bae <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80029c4:	6a3b      	ldr	r3, [r7, #32]
 80029c6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d07b      	beq.n	8002ac6 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80029ce:	69fb      	ldr	r3, [r7, #28]
 80029d0:	f003 0304 	and.w	r3, r3, #4
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d072      	beq.n	8002abe <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80029d8:	6a3b      	ldr	r3, [r7, #32]
 80029da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d008      	beq.n	80029f4 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d003      	beq.n	80029f4 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80029ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029ee:	f043 0301 	orr.w	r3, r3, #1
 80029f2:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80029f4:	6a3b      	ldr	r3, [r7, #32]
 80029f6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d008      	beq.n	8002a10 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d003      	beq.n	8002a10 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8002a08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a0a:	f043 0302 	orr.w	r3, r3, #2
 8002a0e:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002a10:	6a3b      	ldr	r3, [r7, #32]
 8002a12:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d008      	beq.n	8002a2c <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d003      	beq.n	8002a2c <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8002a24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a26:	f043 0304 	orr.w	r3, r3, #4
 8002a2a:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002a2c:	6a3b      	ldr	r3, [r7, #32]
 8002a2e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d043      	beq.n	8002abe <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d03e      	beq.n	8002abe <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002a46:	2b60      	cmp	r3, #96	@ 0x60
 8002a48:	d02b      	beq.n	8002aa2 <HAL_CAN_IRQHandler+0x32a>
 8002a4a:	2b60      	cmp	r3, #96	@ 0x60
 8002a4c:	d82e      	bhi.n	8002aac <HAL_CAN_IRQHandler+0x334>
 8002a4e:	2b50      	cmp	r3, #80	@ 0x50
 8002a50:	d022      	beq.n	8002a98 <HAL_CAN_IRQHandler+0x320>
 8002a52:	2b50      	cmp	r3, #80	@ 0x50
 8002a54:	d82a      	bhi.n	8002aac <HAL_CAN_IRQHandler+0x334>
 8002a56:	2b40      	cmp	r3, #64	@ 0x40
 8002a58:	d019      	beq.n	8002a8e <HAL_CAN_IRQHandler+0x316>
 8002a5a:	2b40      	cmp	r3, #64	@ 0x40
 8002a5c:	d826      	bhi.n	8002aac <HAL_CAN_IRQHandler+0x334>
 8002a5e:	2b30      	cmp	r3, #48	@ 0x30
 8002a60:	d010      	beq.n	8002a84 <HAL_CAN_IRQHandler+0x30c>
 8002a62:	2b30      	cmp	r3, #48	@ 0x30
 8002a64:	d822      	bhi.n	8002aac <HAL_CAN_IRQHandler+0x334>
 8002a66:	2b10      	cmp	r3, #16
 8002a68:	d002      	beq.n	8002a70 <HAL_CAN_IRQHandler+0x2f8>
 8002a6a:	2b20      	cmp	r3, #32
 8002a6c:	d005      	beq.n	8002a7a <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8002a6e:	e01d      	b.n	8002aac <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8002a70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a72:	f043 0308 	orr.w	r3, r3, #8
 8002a76:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002a78:	e019      	b.n	8002aae <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8002a7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a7c:	f043 0310 	orr.w	r3, r3, #16
 8002a80:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002a82:	e014      	b.n	8002aae <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8002a84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a86:	f043 0320 	orr.w	r3, r3, #32
 8002a8a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002a8c:	e00f      	b.n	8002aae <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8002a8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a90:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002a94:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002a96:	e00a      	b.n	8002aae <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8002a98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a9a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002a9e:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002aa0:	e005      	b.n	8002aae <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8002aa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002aa4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002aa8:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002aaa:	e000      	b.n	8002aae <HAL_CAN_IRQHandler+0x336>
            break;
 8002aac:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	699a      	ldr	r2, [r3, #24]
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8002abc:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	2204      	movs	r2, #4
 8002ac4:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8002ac6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d008      	beq.n	8002ade <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002ad0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ad2:	431a      	orrs	r2, r3
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8002ad8:	6878      	ldr	r0, [r7, #4]
 8002ada:	f000 f872 	bl	8002bc2 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8002ade:	bf00      	nop
 8002ae0:	3728      	adds	r7, #40	@ 0x28
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	bd80      	pop	{r7, pc}

08002ae6 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002ae6:	b480      	push	{r7}
 8002ae8:	b083      	sub	sp, #12
 8002aea:	af00      	add	r7, sp, #0
 8002aec:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8002aee:	bf00      	nop
 8002af0:	370c      	adds	r7, #12
 8002af2:	46bd      	mov	sp, r7
 8002af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af8:	4770      	bx	lr

08002afa <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002afa:	b480      	push	{r7}
 8002afc:	b083      	sub	sp, #12
 8002afe:	af00      	add	r7, sp, #0
 8002b00:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8002b02:	bf00      	nop
 8002b04:	370c      	adds	r7, #12
 8002b06:	46bd      	mov	sp, r7
 8002b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0c:	4770      	bx	lr

08002b0e <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002b0e:	b480      	push	{r7}
 8002b10:	b083      	sub	sp, #12
 8002b12:	af00      	add	r7, sp, #0
 8002b14:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8002b16:	bf00      	nop
 8002b18:	370c      	adds	r7, #12
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b20:	4770      	bx	lr

08002b22 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002b22:	b480      	push	{r7}
 8002b24:	b083      	sub	sp, #12
 8002b26:	af00      	add	r7, sp, #0
 8002b28:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8002b2a:	bf00      	nop
 8002b2c:	370c      	adds	r7, #12
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b34:	4770      	bx	lr

08002b36 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002b36:	b480      	push	{r7}
 8002b38:	b083      	sub	sp, #12
 8002b3a:	af00      	add	r7, sp, #0
 8002b3c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8002b3e:	bf00      	nop
 8002b40:	370c      	adds	r7, #12
 8002b42:	46bd      	mov	sp, r7
 8002b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b48:	4770      	bx	lr

08002b4a <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002b4a:	b480      	push	{r7}
 8002b4c:	b083      	sub	sp, #12
 8002b4e:	af00      	add	r7, sp, #0
 8002b50:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8002b52:	bf00      	nop
 8002b54:	370c      	adds	r7, #12
 8002b56:	46bd      	mov	sp, r7
 8002b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b5c:	4770      	bx	lr

08002b5e <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8002b5e:	b480      	push	{r7}
 8002b60:	b083      	sub	sp, #12
 8002b62:	af00      	add	r7, sp, #0
 8002b64:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8002b66:	bf00      	nop
 8002b68:	370c      	adds	r7, #12
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b70:	4770      	bx	lr

08002b72 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8002b72:	b480      	push	{r7}
 8002b74:	b083      	sub	sp, #12
 8002b76:	af00      	add	r7, sp, #0
 8002b78:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8002b7a:	bf00      	nop
 8002b7c:	370c      	adds	r7, #12
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b84:	4770      	bx	lr

08002b86 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8002b86:	b480      	push	{r7}
 8002b88:	b083      	sub	sp, #12
 8002b8a:	af00      	add	r7, sp, #0
 8002b8c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8002b8e:	bf00      	nop
 8002b90:	370c      	adds	r7, #12
 8002b92:	46bd      	mov	sp, r7
 8002b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b98:	4770      	bx	lr

08002b9a <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8002b9a:	b480      	push	{r7}
 8002b9c:	b083      	sub	sp, #12
 8002b9e:	af00      	add	r7, sp, #0
 8002ba0:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8002ba2:	bf00      	nop
 8002ba4:	370c      	adds	r7, #12
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bac:	4770      	bx	lr

08002bae <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8002bae:	b480      	push	{r7}
 8002bb0:	b083      	sub	sp, #12
 8002bb2:	af00      	add	r7, sp, #0
 8002bb4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8002bb6:	bf00      	nop
 8002bb8:	370c      	adds	r7, #12
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc0:	4770      	bx	lr

08002bc2 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8002bc2:	b480      	push	{r7}
 8002bc4:	b083      	sub	sp, #12
 8002bc6:	af00      	add	r7, sp, #0
 8002bc8:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8002bca:	bf00      	nop
 8002bcc:	370c      	adds	r7, #12
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd4:	4770      	bx	lr
	...

08002bd8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002bd8:	b480      	push	{r7}
 8002bda:	b085      	sub	sp, #20
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	f003 0307 	and.w	r3, r3, #7
 8002be6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002be8:	4b0c      	ldr	r3, [pc, #48]	@ (8002c1c <__NVIC_SetPriorityGrouping+0x44>)
 8002bea:	68db      	ldr	r3, [r3, #12]
 8002bec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002bee:	68ba      	ldr	r2, [r7, #8]
 8002bf0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002bf4:	4013      	ands	r3, r2
 8002bf6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002bfc:	68bb      	ldr	r3, [r7, #8]
 8002bfe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002c00:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002c04:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002c08:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002c0a:	4a04      	ldr	r2, [pc, #16]	@ (8002c1c <__NVIC_SetPriorityGrouping+0x44>)
 8002c0c:	68bb      	ldr	r3, [r7, #8]
 8002c0e:	60d3      	str	r3, [r2, #12]
}
 8002c10:	bf00      	nop
 8002c12:	3714      	adds	r7, #20
 8002c14:	46bd      	mov	sp, r7
 8002c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1a:	4770      	bx	lr
 8002c1c:	e000ed00 	.word	0xe000ed00

08002c20 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002c20:	b480      	push	{r7}
 8002c22:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002c24:	4b04      	ldr	r3, [pc, #16]	@ (8002c38 <__NVIC_GetPriorityGrouping+0x18>)
 8002c26:	68db      	ldr	r3, [r3, #12]
 8002c28:	0a1b      	lsrs	r3, r3, #8
 8002c2a:	f003 0307 	and.w	r3, r3, #7
}
 8002c2e:	4618      	mov	r0, r3
 8002c30:	46bd      	mov	sp, r7
 8002c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c36:	4770      	bx	lr
 8002c38:	e000ed00 	.word	0xe000ed00

08002c3c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c3c:	b480      	push	{r7}
 8002c3e:	b083      	sub	sp, #12
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	4603      	mov	r3, r0
 8002c44:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	db0b      	blt.n	8002c66 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002c4e:	79fb      	ldrb	r3, [r7, #7]
 8002c50:	f003 021f 	and.w	r2, r3, #31
 8002c54:	4907      	ldr	r1, [pc, #28]	@ (8002c74 <__NVIC_EnableIRQ+0x38>)
 8002c56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c5a:	095b      	lsrs	r3, r3, #5
 8002c5c:	2001      	movs	r0, #1
 8002c5e:	fa00 f202 	lsl.w	r2, r0, r2
 8002c62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002c66:	bf00      	nop
 8002c68:	370c      	adds	r7, #12
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c70:	4770      	bx	lr
 8002c72:	bf00      	nop
 8002c74:	e000e100 	.word	0xe000e100

08002c78 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002c78:	b480      	push	{r7}
 8002c7a:	b083      	sub	sp, #12
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	4603      	mov	r3, r0
 8002c80:	6039      	str	r1, [r7, #0]
 8002c82:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	db0a      	blt.n	8002ca2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c8c:	683b      	ldr	r3, [r7, #0]
 8002c8e:	b2da      	uxtb	r2, r3
 8002c90:	490c      	ldr	r1, [pc, #48]	@ (8002cc4 <__NVIC_SetPriority+0x4c>)
 8002c92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c96:	0112      	lsls	r2, r2, #4
 8002c98:	b2d2      	uxtb	r2, r2
 8002c9a:	440b      	add	r3, r1
 8002c9c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002ca0:	e00a      	b.n	8002cb8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ca2:	683b      	ldr	r3, [r7, #0]
 8002ca4:	b2da      	uxtb	r2, r3
 8002ca6:	4908      	ldr	r1, [pc, #32]	@ (8002cc8 <__NVIC_SetPriority+0x50>)
 8002ca8:	79fb      	ldrb	r3, [r7, #7]
 8002caa:	f003 030f 	and.w	r3, r3, #15
 8002cae:	3b04      	subs	r3, #4
 8002cb0:	0112      	lsls	r2, r2, #4
 8002cb2:	b2d2      	uxtb	r2, r2
 8002cb4:	440b      	add	r3, r1
 8002cb6:	761a      	strb	r2, [r3, #24]
}
 8002cb8:	bf00      	nop
 8002cba:	370c      	adds	r7, #12
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc2:	4770      	bx	lr
 8002cc4:	e000e100 	.word	0xe000e100
 8002cc8:	e000ed00 	.word	0xe000ed00

08002ccc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ccc:	b480      	push	{r7}
 8002cce:	b089      	sub	sp, #36	@ 0x24
 8002cd0:	af00      	add	r7, sp, #0
 8002cd2:	60f8      	str	r0, [r7, #12]
 8002cd4:	60b9      	str	r1, [r7, #8]
 8002cd6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	f003 0307 	and.w	r3, r3, #7
 8002cde:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ce0:	69fb      	ldr	r3, [r7, #28]
 8002ce2:	f1c3 0307 	rsb	r3, r3, #7
 8002ce6:	2b04      	cmp	r3, #4
 8002ce8:	bf28      	it	cs
 8002cea:	2304      	movcs	r3, #4
 8002cec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002cee:	69fb      	ldr	r3, [r7, #28]
 8002cf0:	3304      	adds	r3, #4
 8002cf2:	2b06      	cmp	r3, #6
 8002cf4:	d902      	bls.n	8002cfc <NVIC_EncodePriority+0x30>
 8002cf6:	69fb      	ldr	r3, [r7, #28]
 8002cf8:	3b03      	subs	r3, #3
 8002cfa:	e000      	b.n	8002cfe <NVIC_EncodePriority+0x32>
 8002cfc:	2300      	movs	r3, #0
 8002cfe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d00:	f04f 32ff 	mov.w	r2, #4294967295
 8002d04:	69bb      	ldr	r3, [r7, #24]
 8002d06:	fa02 f303 	lsl.w	r3, r2, r3
 8002d0a:	43da      	mvns	r2, r3
 8002d0c:	68bb      	ldr	r3, [r7, #8]
 8002d0e:	401a      	ands	r2, r3
 8002d10:	697b      	ldr	r3, [r7, #20]
 8002d12:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002d14:	f04f 31ff 	mov.w	r1, #4294967295
 8002d18:	697b      	ldr	r3, [r7, #20]
 8002d1a:	fa01 f303 	lsl.w	r3, r1, r3
 8002d1e:	43d9      	mvns	r1, r3
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d24:	4313      	orrs	r3, r2
         );
}
 8002d26:	4618      	mov	r0, r3
 8002d28:	3724      	adds	r7, #36	@ 0x24
 8002d2a:	46bd      	mov	sp, r7
 8002d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d30:	4770      	bx	lr

08002d32 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d32:	b580      	push	{r7, lr}
 8002d34:	b082      	sub	sp, #8
 8002d36:	af00      	add	r7, sp, #0
 8002d38:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002d3a:	6878      	ldr	r0, [r7, #4]
 8002d3c:	f7ff ff4c 	bl	8002bd8 <__NVIC_SetPriorityGrouping>
}
 8002d40:	bf00      	nop
 8002d42:	3708      	adds	r7, #8
 8002d44:	46bd      	mov	sp, r7
 8002d46:	bd80      	pop	{r7, pc}

08002d48 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002d48:	b580      	push	{r7, lr}
 8002d4a:	b086      	sub	sp, #24
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	4603      	mov	r3, r0
 8002d50:	60b9      	str	r1, [r7, #8]
 8002d52:	607a      	str	r2, [r7, #4]
 8002d54:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002d56:	2300      	movs	r3, #0
 8002d58:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002d5a:	f7ff ff61 	bl	8002c20 <__NVIC_GetPriorityGrouping>
 8002d5e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002d60:	687a      	ldr	r2, [r7, #4]
 8002d62:	68b9      	ldr	r1, [r7, #8]
 8002d64:	6978      	ldr	r0, [r7, #20]
 8002d66:	f7ff ffb1 	bl	8002ccc <NVIC_EncodePriority>
 8002d6a:	4602      	mov	r2, r0
 8002d6c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d70:	4611      	mov	r1, r2
 8002d72:	4618      	mov	r0, r3
 8002d74:	f7ff ff80 	bl	8002c78 <__NVIC_SetPriority>
}
 8002d78:	bf00      	nop
 8002d7a:	3718      	adds	r7, #24
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	bd80      	pop	{r7, pc}

08002d80 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	b082      	sub	sp, #8
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	4603      	mov	r3, r0
 8002d88:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002d8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d8e:	4618      	mov	r0, r3
 8002d90:	f7ff ff54 	bl	8002c3c <__NVIC_EnableIRQ>
}
 8002d94:	bf00      	nop
 8002d96:	3708      	adds	r7, #8
 8002d98:	46bd      	mov	sp, r7
 8002d9a:	bd80      	pop	{r7, pc}

08002d9c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002d9c:	b480      	push	{r7}
 8002d9e:	b089      	sub	sp, #36	@ 0x24
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	6078      	str	r0, [r7, #4]
 8002da4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002da6:	2300      	movs	r3, #0
 8002da8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002daa:	2300      	movs	r3, #0
 8002dac:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002dae:	2300      	movs	r3, #0
 8002db0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002db2:	2300      	movs	r3, #0
 8002db4:	61fb      	str	r3, [r7, #28]
 8002db6:	e165      	b.n	8003084 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002db8:	2201      	movs	r2, #1
 8002dba:	69fb      	ldr	r3, [r7, #28]
 8002dbc:	fa02 f303 	lsl.w	r3, r2, r3
 8002dc0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002dc2:	683b      	ldr	r3, [r7, #0]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	697a      	ldr	r2, [r7, #20]
 8002dc8:	4013      	ands	r3, r2
 8002dca:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002dcc:	693a      	ldr	r2, [r7, #16]
 8002dce:	697b      	ldr	r3, [r7, #20]
 8002dd0:	429a      	cmp	r2, r3
 8002dd2:	f040 8154 	bne.w	800307e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002dd6:	683b      	ldr	r3, [r7, #0]
 8002dd8:	685b      	ldr	r3, [r3, #4]
 8002dda:	f003 0303 	and.w	r3, r3, #3
 8002dde:	2b01      	cmp	r3, #1
 8002de0:	d005      	beq.n	8002dee <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002de2:	683b      	ldr	r3, [r7, #0]
 8002de4:	685b      	ldr	r3, [r3, #4]
 8002de6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002dea:	2b02      	cmp	r3, #2
 8002dec:	d130      	bne.n	8002e50 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	689b      	ldr	r3, [r3, #8]
 8002df2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002df4:	69fb      	ldr	r3, [r7, #28]
 8002df6:	005b      	lsls	r3, r3, #1
 8002df8:	2203      	movs	r2, #3
 8002dfa:	fa02 f303 	lsl.w	r3, r2, r3
 8002dfe:	43db      	mvns	r3, r3
 8002e00:	69ba      	ldr	r2, [r7, #24]
 8002e02:	4013      	ands	r3, r2
 8002e04:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002e06:	683b      	ldr	r3, [r7, #0]
 8002e08:	68da      	ldr	r2, [r3, #12]
 8002e0a:	69fb      	ldr	r3, [r7, #28]
 8002e0c:	005b      	lsls	r3, r3, #1
 8002e0e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e12:	69ba      	ldr	r2, [r7, #24]
 8002e14:	4313      	orrs	r3, r2
 8002e16:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	69ba      	ldr	r2, [r7, #24]
 8002e1c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	685b      	ldr	r3, [r3, #4]
 8002e22:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002e24:	2201      	movs	r2, #1
 8002e26:	69fb      	ldr	r3, [r7, #28]
 8002e28:	fa02 f303 	lsl.w	r3, r2, r3
 8002e2c:	43db      	mvns	r3, r3
 8002e2e:	69ba      	ldr	r2, [r7, #24]
 8002e30:	4013      	ands	r3, r2
 8002e32:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002e34:	683b      	ldr	r3, [r7, #0]
 8002e36:	685b      	ldr	r3, [r3, #4]
 8002e38:	091b      	lsrs	r3, r3, #4
 8002e3a:	f003 0201 	and.w	r2, r3, #1
 8002e3e:	69fb      	ldr	r3, [r7, #28]
 8002e40:	fa02 f303 	lsl.w	r3, r2, r3
 8002e44:	69ba      	ldr	r2, [r7, #24]
 8002e46:	4313      	orrs	r3, r2
 8002e48:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	69ba      	ldr	r2, [r7, #24]
 8002e4e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002e50:	683b      	ldr	r3, [r7, #0]
 8002e52:	685b      	ldr	r3, [r3, #4]
 8002e54:	f003 0303 	and.w	r3, r3, #3
 8002e58:	2b03      	cmp	r3, #3
 8002e5a:	d017      	beq.n	8002e8c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	68db      	ldr	r3, [r3, #12]
 8002e60:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002e62:	69fb      	ldr	r3, [r7, #28]
 8002e64:	005b      	lsls	r3, r3, #1
 8002e66:	2203      	movs	r2, #3
 8002e68:	fa02 f303 	lsl.w	r3, r2, r3
 8002e6c:	43db      	mvns	r3, r3
 8002e6e:	69ba      	ldr	r2, [r7, #24]
 8002e70:	4013      	ands	r3, r2
 8002e72:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002e74:	683b      	ldr	r3, [r7, #0]
 8002e76:	689a      	ldr	r2, [r3, #8]
 8002e78:	69fb      	ldr	r3, [r7, #28]
 8002e7a:	005b      	lsls	r3, r3, #1
 8002e7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e80:	69ba      	ldr	r2, [r7, #24]
 8002e82:	4313      	orrs	r3, r2
 8002e84:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	69ba      	ldr	r2, [r7, #24]
 8002e8a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002e8c:	683b      	ldr	r3, [r7, #0]
 8002e8e:	685b      	ldr	r3, [r3, #4]
 8002e90:	f003 0303 	and.w	r3, r3, #3
 8002e94:	2b02      	cmp	r3, #2
 8002e96:	d123      	bne.n	8002ee0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002e98:	69fb      	ldr	r3, [r7, #28]
 8002e9a:	08da      	lsrs	r2, r3, #3
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	3208      	adds	r2, #8
 8002ea0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002ea4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002ea6:	69fb      	ldr	r3, [r7, #28]
 8002ea8:	f003 0307 	and.w	r3, r3, #7
 8002eac:	009b      	lsls	r3, r3, #2
 8002eae:	220f      	movs	r2, #15
 8002eb0:	fa02 f303 	lsl.w	r3, r2, r3
 8002eb4:	43db      	mvns	r3, r3
 8002eb6:	69ba      	ldr	r2, [r7, #24]
 8002eb8:	4013      	ands	r3, r2
 8002eba:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002ebc:	683b      	ldr	r3, [r7, #0]
 8002ebe:	691a      	ldr	r2, [r3, #16]
 8002ec0:	69fb      	ldr	r3, [r7, #28]
 8002ec2:	f003 0307 	and.w	r3, r3, #7
 8002ec6:	009b      	lsls	r3, r3, #2
 8002ec8:	fa02 f303 	lsl.w	r3, r2, r3
 8002ecc:	69ba      	ldr	r2, [r7, #24]
 8002ece:	4313      	orrs	r3, r2
 8002ed0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002ed2:	69fb      	ldr	r3, [r7, #28]
 8002ed4:	08da      	lsrs	r2, r3, #3
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	3208      	adds	r2, #8
 8002eda:	69b9      	ldr	r1, [r7, #24]
 8002edc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002ee6:	69fb      	ldr	r3, [r7, #28]
 8002ee8:	005b      	lsls	r3, r3, #1
 8002eea:	2203      	movs	r2, #3
 8002eec:	fa02 f303 	lsl.w	r3, r2, r3
 8002ef0:	43db      	mvns	r3, r3
 8002ef2:	69ba      	ldr	r2, [r7, #24]
 8002ef4:	4013      	ands	r3, r2
 8002ef6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002ef8:	683b      	ldr	r3, [r7, #0]
 8002efa:	685b      	ldr	r3, [r3, #4]
 8002efc:	f003 0203 	and.w	r2, r3, #3
 8002f00:	69fb      	ldr	r3, [r7, #28]
 8002f02:	005b      	lsls	r3, r3, #1
 8002f04:	fa02 f303 	lsl.w	r3, r2, r3
 8002f08:	69ba      	ldr	r2, [r7, #24]
 8002f0a:	4313      	orrs	r3, r2
 8002f0c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	69ba      	ldr	r2, [r7, #24]
 8002f12:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002f14:	683b      	ldr	r3, [r7, #0]
 8002f16:	685b      	ldr	r3, [r3, #4]
 8002f18:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	f000 80ae 	beq.w	800307e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f22:	2300      	movs	r3, #0
 8002f24:	60fb      	str	r3, [r7, #12]
 8002f26:	4b5d      	ldr	r3, [pc, #372]	@ (800309c <HAL_GPIO_Init+0x300>)
 8002f28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f2a:	4a5c      	ldr	r2, [pc, #368]	@ (800309c <HAL_GPIO_Init+0x300>)
 8002f2c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002f30:	6453      	str	r3, [r2, #68]	@ 0x44
 8002f32:	4b5a      	ldr	r3, [pc, #360]	@ (800309c <HAL_GPIO_Init+0x300>)
 8002f34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f36:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002f3a:	60fb      	str	r3, [r7, #12]
 8002f3c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002f3e:	4a58      	ldr	r2, [pc, #352]	@ (80030a0 <HAL_GPIO_Init+0x304>)
 8002f40:	69fb      	ldr	r3, [r7, #28]
 8002f42:	089b      	lsrs	r3, r3, #2
 8002f44:	3302      	adds	r3, #2
 8002f46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002f4c:	69fb      	ldr	r3, [r7, #28]
 8002f4e:	f003 0303 	and.w	r3, r3, #3
 8002f52:	009b      	lsls	r3, r3, #2
 8002f54:	220f      	movs	r2, #15
 8002f56:	fa02 f303 	lsl.w	r3, r2, r3
 8002f5a:	43db      	mvns	r3, r3
 8002f5c:	69ba      	ldr	r2, [r7, #24]
 8002f5e:	4013      	ands	r3, r2
 8002f60:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	4a4f      	ldr	r2, [pc, #316]	@ (80030a4 <HAL_GPIO_Init+0x308>)
 8002f66:	4293      	cmp	r3, r2
 8002f68:	d025      	beq.n	8002fb6 <HAL_GPIO_Init+0x21a>
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	4a4e      	ldr	r2, [pc, #312]	@ (80030a8 <HAL_GPIO_Init+0x30c>)
 8002f6e:	4293      	cmp	r3, r2
 8002f70:	d01f      	beq.n	8002fb2 <HAL_GPIO_Init+0x216>
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	4a4d      	ldr	r2, [pc, #308]	@ (80030ac <HAL_GPIO_Init+0x310>)
 8002f76:	4293      	cmp	r3, r2
 8002f78:	d019      	beq.n	8002fae <HAL_GPIO_Init+0x212>
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	4a4c      	ldr	r2, [pc, #304]	@ (80030b0 <HAL_GPIO_Init+0x314>)
 8002f7e:	4293      	cmp	r3, r2
 8002f80:	d013      	beq.n	8002faa <HAL_GPIO_Init+0x20e>
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	4a4b      	ldr	r2, [pc, #300]	@ (80030b4 <HAL_GPIO_Init+0x318>)
 8002f86:	4293      	cmp	r3, r2
 8002f88:	d00d      	beq.n	8002fa6 <HAL_GPIO_Init+0x20a>
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	4a4a      	ldr	r2, [pc, #296]	@ (80030b8 <HAL_GPIO_Init+0x31c>)
 8002f8e:	4293      	cmp	r3, r2
 8002f90:	d007      	beq.n	8002fa2 <HAL_GPIO_Init+0x206>
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	4a49      	ldr	r2, [pc, #292]	@ (80030bc <HAL_GPIO_Init+0x320>)
 8002f96:	4293      	cmp	r3, r2
 8002f98:	d101      	bne.n	8002f9e <HAL_GPIO_Init+0x202>
 8002f9a:	2306      	movs	r3, #6
 8002f9c:	e00c      	b.n	8002fb8 <HAL_GPIO_Init+0x21c>
 8002f9e:	2307      	movs	r3, #7
 8002fa0:	e00a      	b.n	8002fb8 <HAL_GPIO_Init+0x21c>
 8002fa2:	2305      	movs	r3, #5
 8002fa4:	e008      	b.n	8002fb8 <HAL_GPIO_Init+0x21c>
 8002fa6:	2304      	movs	r3, #4
 8002fa8:	e006      	b.n	8002fb8 <HAL_GPIO_Init+0x21c>
 8002faa:	2303      	movs	r3, #3
 8002fac:	e004      	b.n	8002fb8 <HAL_GPIO_Init+0x21c>
 8002fae:	2302      	movs	r3, #2
 8002fb0:	e002      	b.n	8002fb8 <HAL_GPIO_Init+0x21c>
 8002fb2:	2301      	movs	r3, #1
 8002fb4:	e000      	b.n	8002fb8 <HAL_GPIO_Init+0x21c>
 8002fb6:	2300      	movs	r3, #0
 8002fb8:	69fa      	ldr	r2, [r7, #28]
 8002fba:	f002 0203 	and.w	r2, r2, #3
 8002fbe:	0092      	lsls	r2, r2, #2
 8002fc0:	4093      	lsls	r3, r2
 8002fc2:	69ba      	ldr	r2, [r7, #24]
 8002fc4:	4313      	orrs	r3, r2
 8002fc6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002fc8:	4935      	ldr	r1, [pc, #212]	@ (80030a0 <HAL_GPIO_Init+0x304>)
 8002fca:	69fb      	ldr	r3, [r7, #28]
 8002fcc:	089b      	lsrs	r3, r3, #2
 8002fce:	3302      	adds	r3, #2
 8002fd0:	69ba      	ldr	r2, [r7, #24]
 8002fd2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002fd6:	4b3a      	ldr	r3, [pc, #232]	@ (80030c0 <HAL_GPIO_Init+0x324>)
 8002fd8:	689b      	ldr	r3, [r3, #8]
 8002fda:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002fdc:	693b      	ldr	r3, [r7, #16]
 8002fde:	43db      	mvns	r3, r3
 8002fe0:	69ba      	ldr	r2, [r7, #24]
 8002fe2:	4013      	ands	r3, r2
 8002fe4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002fe6:	683b      	ldr	r3, [r7, #0]
 8002fe8:	685b      	ldr	r3, [r3, #4]
 8002fea:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d003      	beq.n	8002ffa <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002ff2:	69ba      	ldr	r2, [r7, #24]
 8002ff4:	693b      	ldr	r3, [r7, #16]
 8002ff6:	4313      	orrs	r3, r2
 8002ff8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002ffa:	4a31      	ldr	r2, [pc, #196]	@ (80030c0 <HAL_GPIO_Init+0x324>)
 8002ffc:	69bb      	ldr	r3, [r7, #24]
 8002ffe:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003000:	4b2f      	ldr	r3, [pc, #188]	@ (80030c0 <HAL_GPIO_Init+0x324>)
 8003002:	68db      	ldr	r3, [r3, #12]
 8003004:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003006:	693b      	ldr	r3, [r7, #16]
 8003008:	43db      	mvns	r3, r3
 800300a:	69ba      	ldr	r2, [r7, #24]
 800300c:	4013      	ands	r3, r2
 800300e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003010:	683b      	ldr	r3, [r7, #0]
 8003012:	685b      	ldr	r3, [r3, #4]
 8003014:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003018:	2b00      	cmp	r3, #0
 800301a:	d003      	beq.n	8003024 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 800301c:	69ba      	ldr	r2, [r7, #24]
 800301e:	693b      	ldr	r3, [r7, #16]
 8003020:	4313      	orrs	r3, r2
 8003022:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003024:	4a26      	ldr	r2, [pc, #152]	@ (80030c0 <HAL_GPIO_Init+0x324>)
 8003026:	69bb      	ldr	r3, [r7, #24]
 8003028:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800302a:	4b25      	ldr	r3, [pc, #148]	@ (80030c0 <HAL_GPIO_Init+0x324>)
 800302c:	685b      	ldr	r3, [r3, #4]
 800302e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003030:	693b      	ldr	r3, [r7, #16]
 8003032:	43db      	mvns	r3, r3
 8003034:	69ba      	ldr	r2, [r7, #24]
 8003036:	4013      	ands	r3, r2
 8003038:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800303a:	683b      	ldr	r3, [r7, #0]
 800303c:	685b      	ldr	r3, [r3, #4]
 800303e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003042:	2b00      	cmp	r3, #0
 8003044:	d003      	beq.n	800304e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8003046:	69ba      	ldr	r2, [r7, #24]
 8003048:	693b      	ldr	r3, [r7, #16]
 800304a:	4313      	orrs	r3, r2
 800304c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800304e:	4a1c      	ldr	r2, [pc, #112]	@ (80030c0 <HAL_GPIO_Init+0x324>)
 8003050:	69bb      	ldr	r3, [r7, #24]
 8003052:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003054:	4b1a      	ldr	r3, [pc, #104]	@ (80030c0 <HAL_GPIO_Init+0x324>)
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800305a:	693b      	ldr	r3, [r7, #16]
 800305c:	43db      	mvns	r3, r3
 800305e:	69ba      	ldr	r2, [r7, #24]
 8003060:	4013      	ands	r3, r2
 8003062:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003064:	683b      	ldr	r3, [r7, #0]
 8003066:	685b      	ldr	r3, [r3, #4]
 8003068:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800306c:	2b00      	cmp	r3, #0
 800306e:	d003      	beq.n	8003078 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003070:	69ba      	ldr	r2, [r7, #24]
 8003072:	693b      	ldr	r3, [r7, #16]
 8003074:	4313      	orrs	r3, r2
 8003076:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003078:	4a11      	ldr	r2, [pc, #68]	@ (80030c0 <HAL_GPIO_Init+0x324>)
 800307a:	69bb      	ldr	r3, [r7, #24]
 800307c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800307e:	69fb      	ldr	r3, [r7, #28]
 8003080:	3301      	adds	r3, #1
 8003082:	61fb      	str	r3, [r7, #28]
 8003084:	69fb      	ldr	r3, [r7, #28]
 8003086:	2b0f      	cmp	r3, #15
 8003088:	f67f ae96 	bls.w	8002db8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800308c:	bf00      	nop
 800308e:	bf00      	nop
 8003090:	3724      	adds	r7, #36	@ 0x24
 8003092:	46bd      	mov	sp, r7
 8003094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003098:	4770      	bx	lr
 800309a:	bf00      	nop
 800309c:	40023800 	.word	0x40023800
 80030a0:	40013800 	.word	0x40013800
 80030a4:	40020000 	.word	0x40020000
 80030a8:	40020400 	.word	0x40020400
 80030ac:	40020800 	.word	0x40020800
 80030b0:	40020c00 	.word	0x40020c00
 80030b4:	40021000 	.word	0x40021000
 80030b8:	40021400 	.word	0x40021400
 80030bc:	40021800 	.word	0x40021800
 80030c0:	40013c00 	.word	0x40013c00

080030c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80030c4:	b480      	push	{r7}
 80030c6:	b083      	sub	sp, #12
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	6078      	str	r0, [r7, #4]
 80030cc:	460b      	mov	r3, r1
 80030ce:	807b      	strh	r3, [r7, #2]
 80030d0:	4613      	mov	r3, r2
 80030d2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80030d4:	787b      	ldrb	r3, [r7, #1]
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d003      	beq.n	80030e2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80030da:	887a      	ldrh	r2, [r7, #2]
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80030e0:	e003      	b.n	80030ea <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80030e2:	887b      	ldrh	r3, [r7, #2]
 80030e4:	041a      	lsls	r2, r3, #16
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	619a      	str	r2, [r3, #24]
}
 80030ea:	bf00      	nop
 80030ec:	370c      	adds	r7, #12
 80030ee:	46bd      	mov	sp, r7
 80030f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f4:	4770      	bx	lr

080030f6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80030f6:	b480      	push	{r7}
 80030f8:	b085      	sub	sp, #20
 80030fa:	af00      	add	r7, sp, #0
 80030fc:	6078      	str	r0, [r7, #4]
 80030fe:	460b      	mov	r3, r1
 8003100:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	695b      	ldr	r3, [r3, #20]
 8003106:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003108:	887a      	ldrh	r2, [r7, #2]
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	4013      	ands	r3, r2
 800310e:	041a      	lsls	r2, r3, #16
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	43d9      	mvns	r1, r3
 8003114:	887b      	ldrh	r3, [r7, #2]
 8003116:	400b      	ands	r3, r1
 8003118:	431a      	orrs	r2, r3
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	619a      	str	r2, [r3, #24]
}
 800311e:	bf00      	nop
 8003120:	3714      	adds	r7, #20
 8003122:	46bd      	mov	sp, r7
 8003124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003128:	4770      	bx	lr
	...

0800312c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800312c:	b580      	push	{r7, lr}
 800312e:	b082      	sub	sp, #8
 8003130:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8003132:	2300      	movs	r3, #0
 8003134:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8003136:	2300      	movs	r3, #0
 8003138:	603b      	str	r3, [r7, #0]
 800313a:	4b20      	ldr	r3, [pc, #128]	@ (80031bc <HAL_PWREx_EnableOverDrive+0x90>)
 800313c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800313e:	4a1f      	ldr	r2, [pc, #124]	@ (80031bc <HAL_PWREx_EnableOverDrive+0x90>)
 8003140:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003144:	6413      	str	r3, [r2, #64]	@ 0x40
 8003146:	4b1d      	ldr	r3, [pc, #116]	@ (80031bc <HAL_PWREx_EnableOverDrive+0x90>)
 8003148:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800314a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800314e:	603b      	str	r3, [r7, #0]
 8003150:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8003152:	4b1b      	ldr	r3, [pc, #108]	@ (80031c0 <HAL_PWREx_EnableOverDrive+0x94>)
 8003154:	2201      	movs	r2, #1
 8003156:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003158:	f7fe f984 	bl	8001464 <HAL_GetTick>
 800315c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800315e:	e009      	b.n	8003174 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003160:	f7fe f980 	bl	8001464 <HAL_GetTick>
 8003164:	4602      	mov	r2, r0
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	1ad3      	subs	r3, r2, r3
 800316a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800316e:	d901      	bls.n	8003174 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8003170:	2303      	movs	r3, #3
 8003172:	e01f      	b.n	80031b4 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003174:	4b13      	ldr	r3, [pc, #76]	@ (80031c4 <HAL_PWREx_EnableOverDrive+0x98>)
 8003176:	685b      	ldr	r3, [r3, #4]
 8003178:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800317c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003180:	d1ee      	bne.n	8003160 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8003182:	4b11      	ldr	r3, [pc, #68]	@ (80031c8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003184:	2201      	movs	r2, #1
 8003186:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003188:	f7fe f96c 	bl	8001464 <HAL_GetTick>
 800318c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800318e:	e009      	b.n	80031a4 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003190:	f7fe f968 	bl	8001464 <HAL_GetTick>
 8003194:	4602      	mov	r2, r0
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	1ad3      	subs	r3, r2, r3
 800319a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800319e:	d901      	bls.n	80031a4 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 80031a0:	2303      	movs	r3, #3
 80031a2:	e007      	b.n	80031b4 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80031a4:	4b07      	ldr	r3, [pc, #28]	@ (80031c4 <HAL_PWREx_EnableOverDrive+0x98>)
 80031a6:	685b      	ldr	r3, [r3, #4]
 80031a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031ac:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80031b0:	d1ee      	bne.n	8003190 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80031b2:	2300      	movs	r3, #0
}
 80031b4:	4618      	mov	r0, r3
 80031b6:	3708      	adds	r7, #8
 80031b8:	46bd      	mov	sp, r7
 80031ba:	bd80      	pop	{r7, pc}
 80031bc:	40023800 	.word	0x40023800
 80031c0:	420e0040 	.word	0x420e0040
 80031c4:	40007000 	.word	0x40007000
 80031c8:	420e0044 	.word	0x420e0044

080031cc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80031cc:	b580      	push	{r7, lr}
 80031ce:	b084      	sub	sp, #16
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	6078      	str	r0, [r7, #4]
 80031d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d101      	bne.n	80031e0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80031dc:	2301      	movs	r3, #1
 80031de:	e0cc      	b.n	800337a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80031e0:	4b68      	ldr	r3, [pc, #416]	@ (8003384 <HAL_RCC_ClockConfig+0x1b8>)
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f003 030f 	and.w	r3, r3, #15
 80031e8:	683a      	ldr	r2, [r7, #0]
 80031ea:	429a      	cmp	r2, r3
 80031ec:	d90c      	bls.n	8003208 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80031ee:	4b65      	ldr	r3, [pc, #404]	@ (8003384 <HAL_RCC_ClockConfig+0x1b8>)
 80031f0:	683a      	ldr	r2, [r7, #0]
 80031f2:	b2d2      	uxtb	r2, r2
 80031f4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80031f6:	4b63      	ldr	r3, [pc, #396]	@ (8003384 <HAL_RCC_ClockConfig+0x1b8>)
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f003 030f 	and.w	r3, r3, #15
 80031fe:	683a      	ldr	r2, [r7, #0]
 8003200:	429a      	cmp	r2, r3
 8003202:	d001      	beq.n	8003208 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003204:	2301      	movs	r3, #1
 8003206:	e0b8      	b.n	800337a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	f003 0302 	and.w	r3, r3, #2
 8003210:	2b00      	cmp	r3, #0
 8003212:	d020      	beq.n	8003256 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	f003 0304 	and.w	r3, r3, #4
 800321c:	2b00      	cmp	r3, #0
 800321e:	d005      	beq.n	800322c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003220:	4b59      	ldr	r3, [pc, #356]	@ (8003388 <HAL_RCC_ClockConfig+0x1bc>)
 8003222:	689b      	ldr	r3, [r3, #8]
 8003224:	4a58      	ldr	r2, [pc, #352]	@ (8003388 <HAL_RCC_ClockConfig+0x1bc>)
 8003226:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800322a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f003 0308 	and.w	r3, r3, #8
 8003234:	2b00      	cmp	r3, #0
 8003236:	d005      	beq.n	8003244 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003238:	4b53      	ldr	r3, [pc, #332]	@ (8003388 <HAL_RCC_ClockConfig+0x1bc>)
 800323a:	689b      	ldr	r3, [r3, #8]
 800323c:	4a52      	ldr	r2, [pc, #328]	@ (8003388 <HAL_RCC_ClockConfig+0x1bc>)
 800323e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003242:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003244:	4b50      	ldr	r3, [pc, #320]	@ (8003388 <HAL_RCC_ClockConfig+0x1bc>)
 8003246:	689b      	ldr	r3, [r3, #8]
 8003248:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	689b      	ldr	r3, [r3, #8]
 8003250:	494d      	ldr	r1, [pc, #308]	@ (8003388 <HAL_RCC_ClockConfig+0x1bc>)
 8003252:	4313      	orrs	r3, r2
 8003254:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f003 0301 	and.w	r3, r3, #1
 800325e:	2b00      	cmp	r3, #0
 8003260:	d044      	beq.n	80032ec <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	685b      	ldr	r3, [r3, #4]
 8003266:	2b01      	cmp	r3, #1
 8003268:	d107      	bne.n	800327a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800326a:	4b47      	ldr	r3, [pc, #284]	@ (8003388 <HAL_RCC_ClockConfig+0x1bc>)
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003272:	2b00      	cmp	r3, #0
 8003274:	d119      	bne.n	80032aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003276:	2301      	movs	r3, #1
 8003278:	e07f      	b.n	800337a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	685b      	ldr	r3, [r3, #4]
 800327e:	2b02      	cmp	r3, #2
 8003280:	d003      	beq.n	800328a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003286:	2b03      	cmp	r3, #3
 8003288:	d107      	bne.n	800329a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800328a:	4b3f      	ldr	r3, [pc, #252]	@ (8003388 <HAL_RCC_ClockConfig+0x1bc>)
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003292:	2b00      	cmp	r3, #0
 8003294:	d109      	bne.n	80032aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003296:	2301      	movs	r3, #1
 8003298:	e06f      	b.n	800337a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800329a:	4b3b      	ldr	r3, [pc, #236]	@ (8003388 <HAL_RCC_ClockConfig+0x1bc>)
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f003 0302 	and.w	r3, r3, #2
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d101      	bne.n	80032aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80032a6:	2301      	movs	r3, #1
 80032a8:	e067      	b.n	800337a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80032aa:	4b37      	ldr	r3, [pc, #220]	@ (8003388 <HAL_RCC_ClockConfig+0x1bc>)
 80032ac:	689b      	ldr	r3, [r3, #8]
 80032ae:	f023 0203 	bic.w	r2, r3, #3
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	685b      	ldr	r3, [r3, #4]
 80032b6:	4934      	ldr	r1, [pc, #208]	@ (8003388 <HAL_RCC_ClockConfig+0x1bc>)
 80032b8:	4313      	orrs	r3, r2
 80032ba:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80032bc:	f7fe f8d2 	bl	8001464 <HAL_GetTick>
 80032c0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032c2:	e00a      	b.n	80032da <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80032c4:	f7fe f8ce 	bl	8001464 <HAL_GetTick>
 80032c8:	4602      	mov	r2, r0
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	1ad3      	subs	r3, r2, r3
 80032ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80032d2:	4293      	cmp	r3, r2
 80032d4:	d901      	bls.n	80032da <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80032d6:	2303      	movs	r3, #3
 80032d8:	e04f      	b.n	800337a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032da:	4b2b      	ldr	r3, [pc, #172]	@ (8003388 <HAL_RCC_ClockConfig+0x1bc>)
 80032dc:	689b      	ldr	r3, [r3, #8]
 80032de:	f003 020c 	and.w	r2, r3, #12
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	685b      	ldr	r3, [r3, #4]
 80032e6:	009b      	lsls	r3, r3, #2
 80032e8:	429a      	cmp	r2, r3
 80032ea:	d1eb      	bne.n	80032c4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80032ec:	4b25      	ldr	r3, [pc, #148]	@ (8003384 <HAL_RCC_ClockConfig+0x1b8>)
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	f003 030f 	and.w	r3, r3, #15
 80032f4:	683a      	ldr	r2, [r7, #0]
 80032f6:	429a      	cmp	r2, r3
 80032f8:	d20c      	bcs.n	8003314 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032fa:	4b22      	ldr	r3, [pc, #136]	@ (8003384 <HAL_RCC_ClockConfig+0x1b8>)
 80032fc:	683a      	ldr	r2, [r7, #0]
 80032fe:	b2d2      	uxtb	r2, r2
 8003300:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003302:	4b20      	ldr	r3, [pc, #128]	@ (8003384 <HAL_RCC_ClockConfig+0x1b8>)
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f003 030f 	and.w	r3, r3, #15
 800330a:	683a      	ldr	r2, [r7, #0]
 800330c:	429a      	cmp	r2, r3
 800330e:	d001      	beq.n	8003314 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003310:	2301      	movs	r3, #1
 8003312:	e032      	b.n	800337a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	f003 0304 	and.w	r3, r3, #4
 800331c:	2b00      	cmp	r3, #0
 800331e:	d008      	beq.n	8003332 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003320:	4b19      	ldr	r3, [pc, #100]	@ (8003388 <HAL_RCC_ClockConfig+0x1bc>)
 8003322:	689b      	ldr	r3, [r3, #8]
 8003324:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	68db      	ldr	r3, [r3, #12]
 800332c:	4916      	ldr	r1, [pc, #88]	@ (8003388 <HAL_RCC_ClockConfig+0x1bc>)
 800332e:	4313      	orrs	r3, r2
 8003330:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	f003 0308 	and.w	r3, r3, #8
 800333a:	2b00      	cmp	r3, #0
 800333c:	d009      	beq.n	8003352 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800333e:	4b12      	ldr	r3, [pc, #72]	@ (8003388 <HAL_RCC_ClockConfig+0x1bc>)
 8003340:	689b      	ldr	r3, [r3, #8]
 8003342:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	691b      	ldr	r3, [r3, #16]
 800334a:	00db      	lsls	r3, r3, #3
 800334c:	490e      	ldr	r1, [pc, #56]	@ (8003388 <HAL_RCC_ClockConfig+0x1bc>)
 800334e:	4313      	orrs	r3, r2
 8003350:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003352:	f000 f887 	bl	8003464 <HAL_RCC_GetSysClockFreq>
 8003356:	4602      	mov	r2, r0
 8003358:	4b0b      	ldr	r3, [pc, #44]	@ (8003388 <HAL_RCC_ClockConfig+0x1bc>)
 800335a:	689b      	ldr	r3, [r3, #8]
 800335c:	091b      	lsrs	r3, r3, #4
 800335e:	f003 030f 	and.w	r3, r3, #15
 8003362:	490a      	ldr	r1, [pc, #40]	@ (800338c <HAL_RCC_ClockConfig+0x1c0>)
 8003364:	5ccb      	ldrb	r3, [r1, r3]
 8003366:	fa22 f303 	lsr.w	r3, r2, r3
 800336a:	4a09      	ldr	r2, [pc, #36]	@ (8003390 <HAL_RCC_ClockConfig+0x1c4>)
 800336c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800336e:	4b09      	ldr	r3, [pc, #36]	@ (8003394 <HAL_RCC_ClockConfig+0x1c8>)
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	4618      	mov	r0, r3
 8003374:	f7fd fec6 	bl	8001104 <HAL_InitTick>

  return HAL_OK;
 8003378:	2300      	movs	r3, #0
}
 800337a:	4618      	mov	r0, r3
 800337c:	3710      	adds	r7, #16
 800337e:	46bd      	mov	sp, r7
 8003380:	bd80      	pop	{r7, pc}
 8003382:	bf00      	nop
 8003384:	40023c00 	.word	0x40023c00
 8003388:	40023800 	.word	0x40023800
 800338c:	08007558 	.word	0x08007558
 8003390:	20000008 	.word	0x20000008
 8003394:	2000000c 	.word	0x2000000c

08003398 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003398:	b480      	push	{r7}
 800339a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800339c:	4b03      	ldr	r3, [pc, #12]	@ (80033ac <HAL_RCC_GetHCLKFreq+0x14>)
 800339e:	681b      	ldr	r3, [r3, #0]
}
 80033a0:	4618      	mov	r0, r3
 80033a2:	46bd      	mov	sp, r7
 80033a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a8:	4770      	bx	lr
 80033aa:	bf00      	nop
 80033ac:	20000008 	.word	0x20000008

080033b0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80033b0:	b580      	push	{r7, lr}
 80033b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80033b4:	f7ff fff0 	bl	8003398 <HAL_RCC_GetHCLKFreq>
 80033b8:	4602      	mov	r2, r0
 80033ba:	4b05      	ldr	r3, [pc, #20]	@ (80033d0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80033bc:	689b      	ldr	r3, [r3, #8]
 80033be:	0a9b      	lsrs	r3, r3, #10
 80033c0:	f003 0307 	and.w	r3, r3, #7
 80033c4:	4903      	ldr	r1, [pc, #12]	@ (80033d4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80033c6:	5ccb      	ldrb	r3, [r1, r3]
 80033c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80033cc:	4618      	mov	r0, r3
 80033ce:	bd80      	pop	{r7, pc}
 80033d0:	40023800 	.word	0x40023800
 80033d4:	08007568 	.word	0x08007568

080033d8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80033d8:	b580      	push	{r7, lr}
 80033da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80033dc:	f7ff ffdc 	bl	8003398 <HAL_RCC_GetHCLKFreq>
 80033e0:	4602      	mov	r2, r0
 80033e2:	4b05      	ldr	r3, [pc, #20]	@ (80033f8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80033e4:	689b      	ldr	r3, [r3, #8]
 80033e6:	0b5b      	lsrs	r3, r3, #13
 80033e8:	f003 0307 	and.w	r3, r3, #7
 80033ec:	4903      	ldr	r1, [pc, #12]	@ (80033fc <HAL_RCC_GetPCLK2Freq+0x24>)
 80033ee:	5ccb      	ldrb	r3, [r1, r3]
 80033f0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80033f4:	4618      	mov	r0, r3
 80033f6:	bd80      	pop	{r7, pc}
 80033f8:	40023800 	.word	0x40023800
 80033fc:	08007568 	.word	0x08007568

08003400 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003400:	b480      	push	{r7}
 8003402:	b083      	sub	sp, #12
 8003404:	af00      	add	r7, sp, #0
 8003406:	6078      	str	r0, [r7, #4]
 8003408:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	220f      	movs	r2, #15
 800340e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003410:	4b12      	ldr	r3, [pc, #72]	@ (800345c <HAL_RCC_GetClockConfig+0x5c>)
 8003412:	689b      	ldr	r3, [r3, #8]
 8003414:	f003 0203 	and.w	r2, r3, #3
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800341c:	4b0f      	ldr	r3, [pc, #60]	@ (800345c <HAL_RCC_GetClockConfig+0x5c>)
 800341e:	689b      	ldr	r3, [r3, #8]
 8003420:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003428:	4b0c      	ldr	r3, [pc, #48]	@ (800345c <HAL_RCC_GetClockConfig+0x5c>)
 800342a:	689b      	ldr	r3, [r3, #8]
 800342c:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8003434:	4b09      	ldr	r3, [pc, #36]	@ (800345c <HAL_RCC_GetClockConfig+0x5c>)
 8003436:	689b      	ldr	r3, [r3, #8]
 8003438:	08db      	lsrs	r3, r3, #3
 800343a:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003442:	4b07      	ldr	r3, [pc, #28]	@ (8003460 <HAL_RCC_GetClockConfig+0x60>)
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f003 020f 	and.w	r2, r3, #15
 800344a:	683b      	ldr	r3, [r7, #0]
 800344c:	601a      	str	r2, [r3, #0]
}
 800344e:	bf00      	nop
 8003450:	370c      	adds	r7, #12
 8003452:	46bd      	mov	sp, r7
 8003454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003458:	4770      	bx	lr
 800345a:	bf00      	nop
 800345c:	40023800 	.word	0x40023800
 8003460:	40023c00 	.word	0x40023c00

08003464 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003464:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003468:	b0ae      	sub	sp, #184	@ 0xb8
 800346a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800346c:	2300      	movs	r3, #0
 800346e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8003472:	2300      	movs	r3, #0
 8003474:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8003478:	2300      	movs	r3, #0
 800347a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 800347e:	2300      	movs	r3, #0
 8003480:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8003484:	2300      	movs	r3, #0
 8003486:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800348a:	4bcb      	ldr	r3, [pc, #812]	@ (80037b8 <HAL_RCC_GetSysClockFreq+0x354>)
 800348c:	689b      	ldr	r3, [r3, #8]
 800348e:	f003 030c 	and.w	r3, r3, #12
 8003492:	2b0c      	cmp	r3, #12
 8003494:	f200 8206 	bhi.w	80038a4 <HAL_RCC_GetSysClockFreq+0x440>
 8003498:	a201      	add	r2, pc, #4	@ (adr r2, 80034a0 <HAL_RCC_GetSysClockFreq+0x3c>)
 800349a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800349e:	bf00      	nop
 80034a0:	080034d5 	.word	0x080034d5
 80034a4:	080038a5 	.word	0x080038a5
 80034a8:	080038a5 	.word	0x080038a5
 80034ac:	080038a5 	.word	0x080038a5
 80034b0:	080034dd 	.word	0x080034dd
 80034b4:	080038a5 	.word	0x080038a5
 80034b8:	080038a5 	.word	0x080038a5
 80034bc:	080038a5 	.word	0x080038a5
 80034c0:	080034e5 	.word	0x080034e5
 80034c4:	080038a5 	.word	0x080038a5
 80034c8:	080038a5 	.word	0x080038a5
 80034cc:	080038a5 	.word	0x080038a5
 80034d0:	080036d5 	.word	0x080036d5
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80034d4:	4bb9      	ldr	r3, [pc, #740]	@ (80037bc <HAL_RCC_GetSysClockFreq+0x358>)
 80034d6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80034da:	e1e7      	b.n	80038ac <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80034dc:	4bb8      	ldr	r3, [pc, #736]	@ (80037c0 <HAL_RCC_GetSysClockFreq+0x35c>)
 80034de:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80034e2:	e1e3      	b.n	80038ac <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80034e4:	4bb4      	ldr	r3, [pc, #720]	@ (80037b8 <HAL_RCC_GetSysClockFreq+0x354>)
 80034e6:	685b      	ldr	r3, [r3, #4]
 80034e8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80034ec:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80034f0:	4bb1      	ldr	r3, [pc, #708]	@ (80037b8 <HAL_RCC_GetSysClockFreq+0x354>)
 80034f2:	685b      	ldr	r3, [r3, #4]
 80034f4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d071      	beq.n	80035e0 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80034fc:	4bae      	ldr	r3, [pc, #696]	@ (80037b8 <HAL_RCC_GetSysClockFreq+0x354>)
 80034fe:	685b      	ldr	r3, [r3, #4]
 8003500:	099b      	lsrs	r3, r3, #6
 8003502:	2200      	movs	r2, #0
 8003504:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003508:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 800350c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003510:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003514:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003518:	2300      	movs	r3, #0
 800351a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800351e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003522:	4622      	mov	r2, r4
 8003524:	462b      	mov	r3, r5
 8003526:	f04f 0000 	mov.w	r0, #0
 800352a:	f04f 0100 	mov.w	r1, #0
 800352e:	0159      	lsls	r1, r3, #5
 8003530:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003534:	0150      	lsls	r0, r2, #5
 8003536:	4602      	mov	r2, r0
 8003538:	460b      	mov	r3, r1
 800353a:	4621      	mov	r1, r4
 800353c:	1a51      	subs	r1, r2, r1
 800353e:	6439      	str	r1, [r7, #64]	@ 0x40
 8003540:	4629      	mov	r1, r5
 8003542:	eb63 0301 	sbc.w	r3, r3, r1
 8003546:	647b      	str	r3, [r7, #68]	@ 0x44
 8003548:	f04f 0200 	mov.w	r2, #0
 800354c:	f04f 0300 	mov.w	r3, #0
 8003550:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8003554:	4649      	mov	r1, r9
 8003556:	018b      	lsls	r3, r1, #6
 8003558:	4641      	mov	r1, r8
 800355a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800355e:	4641      	mov	r1, r8
 8003560:	018a      	lsls	r2, r1, #6
 8003562:	4641      	mov	r1, r8
 8003564:	1a51      	subs	r1, r2, r1
 8003566:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003568:	4649      	mov	r1, r9
 800356a:	eb63 0301 	sbc.w	r3, r3, r1
 800356e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003570:	f04f 0200 	mov.w	r2, #0
 8003574:	f04f 0300 	mov.w	r3, #0
 8003578:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 800357c:	4649      	mov	r1, r9
 800357e:	00cb      	lsls	r3, r1, #3
 8003580:	4641      	mov	r1, r8
 8003582:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003586:	4641      	mov	r1, r8
 8003588:	00ca      	lsls	r2, r1, #3
 800358a:	4610      	mov	r0, r2
 800358c:	4619      	mov	r1, r3
 800358e:	4603      	mov	r3, r0
 8003590:	4622      	mov	r2, r4
 8003592:	189b      	adds	r3, r3, r2
 8003594:	633b      	str	r3, [r7, #48]	@ 0x30
 8003596:	462b      	mov	r3, r5
 8003598:	460a      	mov	r2, r1
 800359a:	eb42 0303 	adc.w	r3, r2, r3
 800359e:	637b      	str	r3, [r7, #52]	@ 0x34
 80035a0:	f04f 0200 	mov.w	r2, #0
 80035a4:	f04f 0300 	mov.w	r3, #0
 80035a8:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80035ac:	4629      	mov	r1, r5
 80035ae:	024b      	lsls	r3, r1, #9
 80035b0:	4621      	mov	r1, r4
 80035b2:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80035b6:	4621      	mov	r1, r4
 80035b8:	024a      	lsls	r2, r1, #9
 80035ba:	4610      	mov	r0, r2
 80035bc:	4619      	mov	r1, r3
 80035be:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80035c2:	2200      	movs	r2, #0
 80035c4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80035c8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80035cc:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 80035d0:	f7fc ff8e 	bl	80004f0 <__aeabi_uldivmod>
 80035d4:	4602      	mov	r2, r0
 80035d6:	460b      	mov	r3, r1
 80035d8:	4613      	mov	r3, r2
 80035da:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80035de:	e067      	b.n	80036b0 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80035e0:	4b75      	ldr	r3, [pc, #468]	@ (80037b8 <HAL_RCC_GetSysClockFreq+0x354>)
 80035e2:	685b      	ldr	r3, [r3, #4]
 80035e4:	099b      	lsrs	r3, r3, #6
 80035e6:	2200      	movs	r2, #0
 80035e8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80035ec:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 80035f0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80035f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80035f8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80035fa:	2300      	movs	r3, #0
 80035fc:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80035fe:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8003602:	4622      	mov	r2, r4
 8003604:	462b      	mov	r3, r5
 8003606:	f04f 0000 	mov.w	r0, #0
 800360a:	f04f 0100 	mov.w	r1, #0
 800360e:	0159      	lsls	r1, r3, #5
 8003610:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003614:	0150      	lsls	r0, r2, #5
 8003616:	4602      	mov	r2, r0
 8003618:	460b      	mov	r3, r1
 800361a:	4621      	mov	r1, r4
 800361c:	1a51      	subs	r1, r2, r1
 800361e:	62b9      	str	r1, [r7, #40]	@ 0x28
 8003620:	4629      	mov	r1, r5
 8003622:	eb63 0301 	sbc.w	r3, r3, r1
 8003626:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003628:	f04f 0200 	mov.w	r2, #0
 800362c:	f04f 0300 	mov.w	r3, #0
 8003630:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8003634:	4649      	mov	r1, r9
 8003636:	018b      	lsls	r3, r1, #6
 8003638:	4641      	mov	r1, r8
 800363a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800363e:	4641      	mov	r1, r8
 8003640:	018a      	lsls	r2, r1, #6
 8003642:	4641      	mov	r1, r8
 8003644:	ebb2 0a01 	subs.w	sl, r2, r1
 8003648:	4649      	mov	r1, r9
 800364a:	eb63 0b01 	sbc.w	fp, r3, r1
 800364e:	f04f 0200 	mov.w	r2, #0
 8003652:	f04f 0300 	mov.w	r3, #0
 8003656:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800365a:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800365e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003662:	4692      	mov	sl, r2
 8003664:	469b      	mov	fp, r3
 8003666:	4623      	mov	r3, r4
 8003668:	eb1a 0303 	adds.w	r3, sl, r3
 800366c:	623b      	str	r3, [r7, #32]
 800366e:	462b      	mov	r3, r5
 8003670:	eb4b 0303 	adc.w	r3, fp, r3
 8003674:	627b      	str	r3, [r7, #36]	@ 0x24
 8003676:	f04f 0200 	mov.w	r2, #0
 800367a:	f04f 0300 	mov.w	r3, #0
 800367e:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8003682:	4629      	mov	r1, r5
 8003684:	028b      	lsls	r3, r1, #10
 8003686:	4621      	mov	r1, r4
 8003688:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800368c:	4621      	mov	r1, r4
 800368e:	028a      	lsls	r2, r1, #10
 8003690:	4610      	mov	r0, r2
 8003692:	4619      	mov	r1, r3
 8003694:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003698:	2200      	movs	r2, #0
 800369a:	673b      	str	r3, [r7, #112]	@ 0x70
 800369c:	677a      	str	r2, [r7, #116]	@ 0x74
 800369e:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 80036a2:	f7fc ff25 	bl	80004f0 <__aeabi_uldivmod>
 80036a6:	4602      	mov	r2, r0
 80036a8:	460b      	mov	r3, r1
 80036aa:	4613      	mov	r3, r2
 80036ac:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80036b0:	4b41      	ldr	r3, [pc, #260]	@ (80037b8 <HAL_RCC_GetSysClockFreq+0x354>)
 80036b2:	685b      	ldr	r3, [r3, #4]
 80036b4:	0c1b      	lsrs	r3, r3, #16
 80036b6:	f003 0303 	and.w	r3, r3, #3
 80036ba:	3301      	adds	r3, #1
 80036bc:	005b      	lsls	r3, r3, #1
 80036be:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 80036c2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80036c6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80036ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80036ce:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80036d2:	e0eb      	b.n	80038ac <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80036d4:	4b38      	ldr	r3, [pc, #224]	@ (80037b8 <HAL_RCC_GetSysClockFreq+0x354>)
 80036d6:	685b      	ldr	r3, [r3, #4]
 80036d8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80036dc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80036e0:	4b35      	ldr	r3, [pc, #212]	@ (80037b8 <HAL_RCC_GetSysClockFreq+0x354>)
 80036e2:	685b      	ldr	r3, [r3, #4]
 80036e4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d06b      	beq.n	80037c4 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80036ec:	4b32      	ldr	r3, [pc, #200]	@ (80037b8 <HAL_RCC_GetSysClockFreq+0x354>)
 80036ee:	685b      	ldr	r3, [r3, #4]
 80036f0:	099b      	lsrs	r3, r3, #6
 80036f2:	2200      	movs	r2, #0
 80036f4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80036f6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80036f8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80036fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80036fe:	663b      	str	r3, [r7, #96]	@ 0x60
 8003700:	2300      	movs	r3, #0
 8003702:	667b      	str	r3, [r7, #100]	@ 0x64
 8003704:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8003708:	4622      	mov	r2, r4
 800370a:	462b      	mov	r3, r5
 800370c:	f04f 0000 	mov.w	r0, #0
 8003710:	f04f 0100 	mov.w	r1, #0
 8003714:	0159      	lsls	r1, r3, #5
 8003716:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800371a:	0150      	lsls	r0, r2, #5
 800371c:	4602      	mov	r2, r0
 800371e:	460b      	mov	r3, r1
 8003720:	4621      	mov	r1, r4
 8003722:	1a51      	subs	r1, r2, r1
 8003724:	61b9      	str	r1, [r7, #24]
 8003726:	4629      	mov	r1, r5
 8003728:	eb63 0301 	sbc.w	r3, r3, r1
 800372c:	61fb      	str	r3, [r7, #28]
 800372e:	f04f 0200 	mov.w	r2, #0
 8003732:	f04f 0300 	mov.w	r3, #0
 8003736:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800373a:	4659      	mov	r1, fp
 800373c:	018b      	lsls	r3, r1, #6
 800373e:	4651      	mov	r1, sl
 8003740:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003744:	4651      	mov	r1, sl
 8003746:	018a      	lsls	r2, r1, #6
 8003748:	4651      	mov	r1, sl
 800374a:	ebb2 0801 	subs.w	r8, r2, r1
 800374e:	4659      	mov	r1, fp
 8003750:	eb63 0901 	sbc.w	r9, r3, r1
 8003754:	f04f 0200 	mov.w	r2, #0
 8003758:	f04f 0300 	mov.w	r3, #0
 800375c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003760:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003764:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003768:	4690      	mov	r8, r2
 800376a:	4699      	mov	r9, r3
 800376c:	4623      	mov	r3, r4
 800376e:	eb18 0303 	adds.w	r3, r8, r3
 8003772:	613b      	str	r3, [r7, #16]
 8003774:	462b      	mov	r3, r5
 8003776:	eb49 0303 	adc.w	r3, r9, r3
 800377a:	617b      	str	r3, [r7, #20]
 800377c:	f04f 0200 	mov.w	r2, #0
 8003780:	f04f 0300 	mov.w	r3, #0
 8003784:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8003788:	4629      	mov	r1, r5
 800378a:	024b      	lsls	r3, r1, #9
 800378c:	4621      	mov	r1, r4
 800378e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003792:	4621      	mov	r1, r4
 8003794:	024a      	lsls	r2, r1, #9
 8003796:	4610      	mov	r0, r2
 8003798:	4619      	mov	r1, r3
 800379a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800379e:	2200      	movs	r2, #0
 80037a0:	65bb      	str	r3, [r7, #88]	@ 0x58
 80037a2:	65fa      	str	r2, [r7, #92]	@ 0x5c
 80037a4:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80037a8:	f7fc fea2 	bl	80004f0 <__aeabi_uldivmod>
 80037ac:	4602      	mov	r2, r0
 80037ae:	460b      	mov	r3, r1
 80037b0:	4613      	mov	r3, r2
 80037b2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80037b6:	e065      	b.n	8003884 <HAL_RCC_GetSysClockFreq+0x420>
 80037b8:	40023800 	.word	0x40023800
 80037bc:	00f42400 	.word	0x00f42400
 80037c0:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80037c4:	4b3d      	ldr	r3, [pc, #244]	@ (80038bc <HAL_RCC_GetSysClockFreq+0x458>)
 80037c6:	685b      	ldr	r3, [r3, #4]
 80037c8:	099b      	lsrs	r3, r3, #6
 80037ca:	2200      	movs	r2, #0
 80037cc:	4618      	mov	r0, r3
 80037ce:	4611      	mov	r1, r2
 80037d0:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80037d4:	653b      	str	r3, [r7, #80]	@ 0x50
 80037d6:	2300      	movs	r3, #0
 80037d8:	657b      	str	r3, [r7, #84]	@ 0x54
 80037da:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 80037de:	4642      	mov	r2, r8
 80037e0:	464b      	mov	r3, r9
 80037e2:	f04f 0000 	mov.w	r0, #0
 80037e6:	f04f 0100 	mov.w	r1, #0
 80037ea:	0159      	lsls	r1, r3, #5
 80037ec:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80037f0:	0150      	lsls	r0, r2, #5
 80037f2:	4602      	mov	r2, r0
 80037f4:	460b      	mov	r3, r1
 80037f6:	4641      	mov	r1, r8
 80037f8:	1a51      	subs	r1, r2, r1
 80037fa:	60b9      	str	r1, [r7, #8]
 80037fc:	4649      	mov	r1, r9
 80037fe:	eb63 0301 	sbc.w	r3, r3, r1
 8003802:	60fb      	str	r3, [r7, #12]
 8003804:	f04f 0200 	mov.w	r2, #0
 8003808:	f04f 0300 	mov.w	r3, #0
 800380c:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8003810:	4659      	mov	r1, fp
 8003812:	018b      	lsls	r3, r1, #6
 8003814:	4651      	mov	r1, sl
 8003816:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800381a:	4651      	mov	r1, sl
 800381c:	018a      	lsls	r2, r1, #6
 800381e:	4651      	mov	r1, sl
 8003820:	1a54      	subs	r4, r2, r1
 8003822:	4659      	mov	r1, fp
 8003824:	eb63 0501 	sbc.w	r5, r3, r1
 8003828:	f04f 0200 	mov.w	r2, #0
 800382c:	f04f 0300 	mov.w	r3, #0
 8003830:	00eb      	lsls	r3, r5, #3
 8003832:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003836:	00e2      	lsls	r2, r4, #3
 8003838:	4614      	mov	r4, r2
 800383a:	461d      	mov	r5, r3
 800383c:	4643      	mov	r3, r8
 800383e:	18e3      	adds	r3, r4, r3
 8003840:	603b      	str	r3, [r7, #0]
 8003842:	464b      	mov	r3, r9
 8003844:	eb45 0303 	adc.w	r3, r5, r3
 8003848:	607b      	str	r3, [r7, #4]
 800384a:	f04f 0200 	mov.w	r2, #0
 800384e:	f04f 0300 	mov.w	r3, #0
 8003852:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003856:	4629      	mov	r1, r5
 8003858:	028b      	lsls	r3, r1, #10
 800385a:	4621      	mov	r1, r4
 800385c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003860:	4621      	mov	r1, r4
 8003862:	028a      	lsls	r2, r1, #10
 8003864:	4610      	mov	r0, r2
 8003866:	4619      	mov	r1, r3
 8003868:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800386c:	2200      	movs	r2, #0
 800386e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003870:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8003872:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003876:	f7fc fe3b 	bl	80004f0 <__aeabi_uldivmod>
 800387a:	4602      	mov	r2, r0
 800387c:	460b      	mov	r3, r1
 800387e:	4613      	mov	r3, r2
 8003880:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003884:	4b0d      	ldr	r3, [pc, #52]	@ (80038bc <HAL_RCC_GetSysClockFreq+0x458>)
 8003886:	685b      	ldr	r3, [r3, #4]
 8003888:	0f1b      	lsrs	r3, r3, #28
 800388a:	f003 0307 	and.w	r3, r3, #7
 800388e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8003892:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003896:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800389a:	fbb2 f3f3 	udiv	r3, r2, r3
 800389e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80038a2:	e003      	b.n	80038ac <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80038a4:	4b06      	ldr	r3, [pc, #24]	@ (80038c0 <HAL_RCC_GetSysClockFreq+0x45c>)
 80038a6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80038aa:	bf00      	nop
    }
  }
  return sysclockfreq;
 80038ac:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 80038b0:	4618      	mov	r0, r3
 80038b2:	37b8      	adds	r7, #184	@ 0xb8
 80038b4:	46bd      	mov	sp, r7
 80038b6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80038ba:	bf00      	nop
 80038bc:	40023800 	.word	0x40023800
 80038c0:	00f42400 	.word	0x00f42400

080038c4 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80038c4:	b580      	push	{r7, lr}
 80038c6:	b086      	sub	sp, #24
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d101      	bne.n	80038d6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80038d2:	2301      	movs	r3, #1
 80038d4:	e28d      	b.n	8003df2 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	f003 0301 	and.w	r3, r3, #1
 80038de:	2b00      	cmp	r3, #0
 80038e0:	f000 8083 	beq.w	80039ea <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80038e4:	4b94      	ldr	r3, [pc, #592]	@ (8003b38 <HAL_RCC_OscConfig+0x274>)
 80038e6:	689b      	ldr	r3, [r3, #8]
 80038e8:	f003 030c 	and.w	r3, r3, #12
 80038ec:	2b04      	cmp	r3, #4
 80038ee:	d019      	beq.n	8003924 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80038f0:	4b91      	ldr	r3, [pc, #580]	@ (8003b38 <HAL_RCC_OscConfig+0x274>)
 80038f2:	689b      	ldr	r3, [r3, #8]
 80038f4:	f003 030c 	and.w	r3, r3, #12
        || \
 80038f8:	2b08      	cmp	r3, #8
 80038fa:	d106      	bne.n	800390a <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80038fc:	4b8e      	ldr	r3, [pc, #568]	@ (8003b38 <HAL_RCC_OscConfig+0x274>)
 80038fe:	685b      	ldr	r3, [r3, #4]
 8003900:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003904:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003908:	d00c      	beq.n	8003924 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800390a:	4b8b      	ldr	r3, [pc, #556]	@ (8003b38 <HAL_RCC_OscConfig+0x274>)
 800390c:	689b      	ldr	r3, [r3, #8]
 800390e:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003912:	2b0c      	cmp	r3, #12
 8003914:	d112      	bne.n	800393c <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003916:	4b88      	ldr	r3, [pc, #544]	@ (8003b38 <HAL_RCC_OscConfig+0x274>)
 8003918:	685b      	ldr	r3, [r3, #4]
 800391a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800391e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003922:	d10b      	bne.n	800393c <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003924:	4b84      	ldr	r3, [pc, #528]	@ (8003b38 <HAL_RCC_OscConfig+0x274>)
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800392c:	2b00      	cmp	r3, #0
 800392e:	d05b      	beq.n	80039e8 <HAL_RCC_OscConfig+0x124>
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	685b      	ldr	r3, [r3, #4]
 8003934:	2b00      	cmp	r3, #0
 8003936:	d157      	bne.n	80039e8 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8003938:	2301      	movs	r3, #1
 800393a:	e25a      	b.n	8003df2 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	685b      	ldr	r3, [r3, #4]
 8003940:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003944:	d106      	bne.n	8003954 <HAL_RCC_OscConfig+0x90>
 8003946:	4b7c      	ldr	r3, [pc, #496]	@ (8003b38 <HAL_RCC_OscConfig+0x274>)
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	4a7b      	ldr	r2, [pc, #492]	@ (8003b38 <HAL_RCC_OscConfig+0x274>)
 800394c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003950:	6013      	str	r3, [r2, #0]
 8003952:	e01d      	b.n	8003990 <HAL_RCC_OscConfig+0xcc>
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	685b      	ldr	r3, [r3, #4]
 8003958:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800395c:	d10c      	bne.n	8003978 <HAL_RCC_OscConfig+0xb4>
 800395e:	4b76      	ldr	r3, [pc, #472]	@ (8003b38 <HAL_RCC_OscConfig+0x274>)
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	4a75      	ldr	r2, [pc, #468]	@ (8003b38 <HAL_RCC_OscConfig+0x274>)
 8003964:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003968:	6013      	str	r3, [r2, #0]
 800396a:	4b73      	ldr	r3, [pc, #460]	@ (8003b38 <HAL_RCC_OscConfig+0x274>)
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	4a72      	ldr	r2, [pc, #456]	@ (8003b38 <HAL_RCC_OscConfig+0x274>)
 8003970:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003974:	6013      	str	r3, [r2, #0]
 8003976:	e00b      	b.n	8003990 <HAL_RCC_OscConfig+0xcc>
 8003978:	4b6f      	ldr	r3, [pc, #444]	@ (8003b38 <HAL_RCC_OscConfig+0x274>)
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	4a6e      	ldr	r2, [pc, #440]	@ (8003b38 <HAL_RCC_OscConfig+0x274>)
 800397e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003982:	6013      	str	r3, [r2, #0]
 8003984:	4b6c      	ldr	r3, [pc, #432]	@ (8003b38 <HAL_RCC_OscConfig+0x274>)
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	4a6b      	ldr	r2, [pc, #428]	@ (8003b38 <HAL_RCC_OscConfig+0x274>)
 800398a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800398e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	685b      	ldr	r3, [r3, #4]
 8003994:	2b00      	cmp	r3, #0
 8003996:	d013      	beq.n	80039c0 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003998:	f7fd fd64 	bl	8001464 <HAL_GetTick>
 800399c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800399e:	e008      	b.n	80039b2 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80039a0:	f7fd fd60 	bl	8001464 <HAL_GetTick>
 80039a4:	4602      	mov	r2, r0
 80039a6:	693b      	ldr	r3, [r7, #16]
 80039a8:	1ad3      	subs	r3, r2, r3
 80039aa:	2b64      	cmp	r3, #100	@ 0x64
 80039ac:	d901      	bls.n	80039b2 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80039ae:	2303      	movs	r3, #3
 80039b0:	e21f      	b.n	8003df2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80039b2:	4b61      	ldr	r3, [pc, #388]	@ (8003b38 <HAL_RCC_OscConfig+0x274>)
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d0f0      	beq.n	80039a0 <HAL_RCC_OscConfig+0xdc>
 80039be:	e014      	b.n	80039ea <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039c0:	f7fd fd50 	bl	8001464 <HAL_GetTick>
 80039c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80039c6:	e008      	b.n	80039da <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80039c8:	f7fd fd4c 	bl	8001464 <HAL_GetTick>
 80039cc:	4602      	mov	r2, r0
 80039ce:	693b      	ldr	r3, [r7, #16]
 80039d0:	1ad3      	subs	r3, r2, r3
 80039d2:	2b64      	cmp	r3, #100	@ 0x64
 80039d4:	d901      	bls.n	80039da <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80039d6:	2303      	movs	r3, #3
 80039d8:	e20b      	b.n	8003df2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80039da:	4b57      	ldr	r3, [pc, #348]	@ (8003b38 <HAL_RCC_OscConfig+0x274>)
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d1f0      	bne.n	80039c8 <HAL_RCC_OscConfig+0x104>
 80039e6:	e000      	b.n	80039ea <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039e8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	f003 0302 	and.w	r3, r3, #2
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d06f      	beq.n	8003ad6 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80039f6:	4b50      	ldr	r3, [pc, #320]	@ (8003b38 <HAL_RCC_OscConfig+0x274>)
 80039f8:	689b      	ldr	r3, [r3, #8]
 80039fa:	f003 030c 	and.w	r3, r3, #12
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d017      	beq.n	8003a32 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003a02:	4b4d      	ldr	r3, [pc, #308]	@ (8003b38 <HAL_RCC_OscConfig+0x274>)
 8003a04:	689b      	ldr	r3, [r3, #8]
 8003a06:	f003 030c 	and.w	r3, r3, #12
        || \
 8003a0a:	2b08      	cmp	r3, #8
 8003a0c:	d105      	bne.n	8003a1a <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003a0e:	4b4a      	ldr	r3, [pc, #296]	@ (8003b38 <HAL_RCC_OscConfig+0x274>)
 8003a10:	685b      	ldr	r3, [r3, #4]
 8003a12:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d00b      	beq.n	8003a32 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003a1a:	4b47      	ldr	r3, [pc, #284]	@ (8003b38 <HAL_RCC_OscConfig+0x274>)
 8003a1c:	689b      	ldr	r3, [r3, #8]
 8003a1e:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003a22:	2b0c      	cmp	r3, #12
 8003a24:	d11c      	bne.n	8003a60 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003a26:	4b44      	ldr	r3, [pc, #272]	@ (8003b38 <HAL_RCC_OscConfig+0x274>)
 8003a28:	685b      	ldr	r3, [r3, #4]
 8003a2a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d116      	bne.n	8003a60 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a32:	4b41      	ldr	r3, [pc, #260]	@ (8003b38 <HAL_RCC_OscConfig+0x274>)
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f003 0302 	and.w	r3, r3, #2
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d005      	beq.n	8003a4a <HAL_RCC_OscConfig+0x186>
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	68db      	ldr	r3, [r3, #12]
 8003a42:	2b01      	cmp	r3, #1
 8003a44:	d001      	beq.n	8003a4a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8003a46:	2301      	movs	r3, #1
 8003a48:	e1d3      	b.n	8003df2 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a4a:	4b3b      	ldr	r3, [pc, #236]	@ (8003b38 <HAL_RCC_OscConfig+0x274>)
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	691b      	ldr	r3, [r3, #16]
 8003a56:	00db      	lsls	r3, r3, #3
 8003a58:	4937      	ldr	r1, [pc, #220]	@ (8003b38 <HAL_RCC_OscConfig+0x274>)
 8003a5a:	4313      	orrs	r3, r2
 8003a5c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a5e:	e03a      	b.n	8003ad6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	68db      	ldr	r3, [r3, #12]
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d020      	beq.n	8003aaa <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003a68:	4b34      	ldr	r3, [pc, #208]	@ (8003b3c <HAL_RCC_OscConfig+0x278>)
 8003a6a:	2201      	movs	r2, #1
 8003a6c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a6e:	f7fd fcf9 	bl	8001464 <HAL_GetTick>
 8003a72:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a74:	e008      	b.n	8003a88 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a76:	f7fd fcf5 	bl	8001464 <HAL_GetTick>
 8003a7a:	4602      	mov	r2, r0
 8003a7c:	693b      	ldr	r3, [r7, #16]
 8003a7e:	1ad3      	subs	r3, r2, r3
 8003a80:	2b02      	cmp	r3, #2
 8003a82:	d901      	bls.n	8003a88 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8003a84:	2303      	movs	r3, #3
 8003a86:	e1b4      	b.n	8003df2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a88:	4b2b      	ldr	r3, [pc, #172]	@ (8003b38 <HAL_RCC_OscConfig+0x274>)
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	f003 0302 	and.w	r3, r3, #2
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d0f0      	beq.n	8003a76 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a94:	4b28      	ldr	r3, [pc, #160]	@ (8003b38 <HAL_RCC_OscConfig+0x274>)
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	691b      	ldr	r3, [r3, #16]
 8003aa0:	00db      	lsls	r3, r3, #3
 8003aa2:	4925      	ldr	r1, [pc, #148]	@ (8003b38 <HAL_RCC_OscConfig+0x274>)
 8003aa4:	4313      	orrs	r3, r2
 8003aa6:	600b      	str	r3, [r1, #0]
 8003aa8:	e015      	b.n	8003ad6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003aaa:	4b24      	ldr	r3, [pc, #144]	@ (8003b3c <HAL_RCC_OscConfig+0x278>)
 8003aac:	2200      	movs	r2, #0
 8003aae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ab0:	f7fd fcd8 	bl	8001464 <HAL_GetTick>
 8003ab4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003ab6:	e008      	b.n	8003aca <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ab8:	f7fd fcd4 	bl	8001464 <HAL_GetTick>
 8003abc:	4602      	mov	r2, r0
 8003abe:	693b      	ldr	r3, [r7, #16]
 8003ac0:	1ad3      	subs	r3, r2, r3
 8003ac2:	2b02      	cmp	r3, #2
 8003ac4:	d901      	bls.n	8003aca <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003ac6:	2303      	movs	r3, #3
 8003ac8:	e193      	b.n	8003df2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003aca:	4b1b      	ldr	r3, [pc, #108]	@ (8003b38 <HAL_RCC_OscConfig+0x274>)
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f003 0302 	and.w	r3, r3, #2
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d1f0      	bne.n	8003ab8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	f003 0308 	and.w	r3, r3, #8
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d036      	beq.n	8003b50 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	695b      	ldr	r3, [r3, #20]
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d016      	beq.n	8003b18 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003aea:	4b15      	ldr	r3, [pc, #84]	@ (8003b40 <HAL_RCC_OscConfig+0x27c>)
 8003aec:	2201      	movs	r2, #1
 8003aee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003af0:	f7fd fcb8 	bl	8001464 <HAL_GetTick>
 8003af4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003af6:	e008      	b.n	8003b0a <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003af8:	f7fd fcb4 	bl	8001464 <HAL_GetTick>
 8003afc:	4602      	mov	r2, r0
 8003afe:	693b      	ldr	r3, [r7, #16]
 8003b00:	1ad3      	subs	r3, r2, r3
 8003b02:	2b02      	cmp	r3, #2
 8003b04:	d901      	bls.n	8003b0a <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8003b06:	2303      	movs	r3, #3
 8003b08:	e173      	b.n	8003df2 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b0a:	4b0b      	ldr	r3, [pc, #44]	@ (8003b38 <HAL_RCC_OscConfig+0x274>)
 8003b0c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003b0e:	f003 0302 	and.w	r3, r3, #2
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d0f0      	beq.n	8003af8 <HAL_RCC_OscConfig+0x234>
 8003b16:	e01b      	b.n	8003b50 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003b18:	4b09      	ldr	r3, [pc, #36]	@ (8003b40 <HAL_RCC_OscConfig+0x27c>)
 8003b1a:	2200      	movs	r2, #0
 8003b1c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b1e:	f7fd fca1 	bl	8001464 <HAL_GetTick>
 8003b22:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b24:	e00e      	b.n	8003b44 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003b26:	f7fd fc9d 	bl	8001464 <HAL_GetTick>
 8003b2a:	4602      	mov	r2, r0
 8003b2c:	693b      	ldr	r3, [r7, #16]
 8003b2e:	1ad3      	subs	r3, r2, r3
 8003b30:	2b02      	cmp	r3, #2
 8003b32:	d907      	bls.n	8003b44 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8003b34:	2303      	movs	r3, #3
 8003b36:	e15c      	b.n	8003df2 <HAL_RCC_OscConfig+0x52e>
 8003b38:	40023800 	.word	0x40023800
 8003b3c:	42470000 	.word	0x42470000
 8003b40:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b44:	4b8a      	ldr	r3, [pc, #552]	@ (8003d70 <HAL_RCC_OscConfig+0x4ac>)
 8003b46:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003b48:	f003 0302 	and.w	r3, r3, #2
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d1ea      	bne.n	8003b26 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f003 0304 	and.w	r3, r3, #4
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	f000 8097 	beq.w	8003c8c <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003b5e:	2300      	movs	r3, #0
 8003b60:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003b62:	4b83      	ldr	r3, [pc, #524]	@ (8003d70 <HAL_RCC_OscConfig+0x4ac>)
 8003b64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b66:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d10f      	bne.n	8003b8e <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003b6e:	2300      	movs	r3, #0
 8003b70:	60bb      	str	r3, [r7, #8]
 8003b72:	4b7f      	ldr	r3, [pc, #508]	@ (8003d70 <HAL_RCC_OscConfig+0x4ac>)
 8003b74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b76:	4a7e      	ldr	r2, [pc, #504]	@ (8003d70 <HAL_RCC_OscConfig+0x4ac>)
 8003b78:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003b7c:	6413      	str	r3, [r2, #64]	@ 0x40
 8003b7e:	4b7c      	ldr	r3, [pc, #496]	@ (8003d70 <HAL_RCC_OscConfig+0x4ac>)
 8003b80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b82:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b86:	60bb      	str	r3, [r7, #8]
 8003b88:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003b8a:	2301      	movs	r3, #1
 8003b8c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b8e:	4b79      	ldr	r3, [pc, #484]	@ (8003d74 <HAL_RCC_OscConfig+0x4b0>)
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d118      	bne.n	8003bcc <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003b9a:	4b76      	ldr	r3, [pc, #472]	@ (8003d74 <HAL_RCC_OscConfig+0x4b0>)
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	4a75      	ldr	r2, [pc, #468]	@ (8003d74 <HAL_RCC_OscConfig+0x4b0>)
 8003ba0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003ba4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003ba6:	f7fd fc5d 	bl	8001464 <HAL_GetTick>
 8003baa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003bac:	e008      	b.n	8003bc0 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003bae:	f7fd fc59 	bl	8001464 <HAL_GetTick>
 8003bb2:	4602      	mov	r2, r0
 8003bb4:	693b      	ldr	r3, [r7, #16]
 8003bb6:	1ad3      	subs	r3, r2, r3
 8003bb8:	2b02      	cmp	r3, #2
 8003bba:	d901      	bls.n	8003bc0 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8003bbc:	2303      	movs	r3, #3
 8003bbe:	e118      	b.n	8003df2 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003bc0:	4b6c      	ldr	r3, [pc, #432]	@ (8003d74 <HAL_RCC_OscConfig+0x4b0>)
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d0f0      	beq.n	8003bae <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	689b      	ldr	r3, [r3, #8]
 8003bd0:	2b01      	cmp	r3, #1
 8003bd2:	d106      	bne.n	8003be2 <HAL_RCC_OscConfig+0x31e>
 8003bd4:	4b66      	ldr	r3, [pc, #408]	@ (8003d70 <HAL_RCC_OscConfig+0x4ac>)
 8003bd6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bd8:	4a65      	ldr	r2, [pc, #404]	@ (8003d70 <HAL_RCC_OscConfig+0x4ac>)
 8003bda:	f043 0301 	orr.w	r3, r3, #1
 8003bde:	6713      	str	r3, [r2, #112]	@ 0x70
 8003be0:	e01c      	b.n	8003c1c <HAL_RCC_OscConfig+0x358>
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	689b      	ldr	r3, [r3, #8]
 8003be6:	2b05      	cmp	r3, #5
 8003be8:	d10c      	bne.n	8003c04 <HAL_RCC_OscConfig+0x340>
 8003bea:	4b61      	ldr	r3, [pc, #388]	@ (8003d70 <HAL_RCC_OscConfig+0x4ac>)
 8003bec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bee:	4a60      	ldr	r2, [pc, #384]	@ (8003d70 <HAL_RCC_OscConfig+0x4ac>)
 8003bf0:	f043 0304 	orr.w	r3, r3, #4
 8003bf4:	6713      	str	r3, [r2, #112]	@ 0x70
 8003bf6:	4b5e      	ldr	r3, [pc, #376]	@ (8003d70 <HAL_RCC_OscConfig+0x4ac>)
 8003bf8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bfa:	4a5d      	ldr	r2, [pc, #372]	@ (8003d70 <HAL_RCC_OscConfig+0x4ac>)
 8003bfc:	f043 0301 	orr.w	r3, r3, #1
 8003c00:	6713      	str	r3, [r2, #112]	@ 0x70
 8003c02:	e00b      	b.n	8003c1c <HAL_RCC_OscConfig+0x358>
 8003c04:	4b5a      	ldr	r3, [pc, #360]	@ (8003d70 <HAL_RCC_OscConfig+0x4ac>)
 8003c06:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c08:	4a59      	ldr	r2, [pc, #356]	@ (8003d70 <HAL_RCC_OscConfig+0x4ac>)
 8003c0a:	f023 0301 	bic.w	r3, r3, #1
 8003c0e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003c10:	4b57      	ldr	r3, [pc, #348]	@ (8003d70 <HAL_RCC_OscConfig+0x4ac>)
 8003c12:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c14:	4a56      	ldr	r2, [pc, #344]	@ (8003d70 <HAL_RCC_OscConfig+0x4ac>)
 8003c16:	f023 0304 	bic.w	r3, r3, #4
 8003c1a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	689b      	ldr	r3, [r3, #8]
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d015      	beq.n	8003c50 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c24:	f7fd fc1e 	bl	8001464 <HAL_GetTick>
 8003c28:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c2a:	e00a      	b.n	8003c42 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c2c:	f7fd fc1a 	bl	8001464 <HAL_GetTick>
 8003c30:	4602      	mov	r2, r0
 8003c32:	693b      	ldr	r3, [r7, #16]
 8003c34:	1ad3      	subs	r3, r2, r3
 8003c36:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c3a:	4293      	cmp	r3, r2
 8003c3c:	d901      	bls.n	8003c42 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8003c3e:	2303      	movs	r3, #3
 8003c40:	e0d7      	b.n	8003df2 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c42:	4b4b      	ldr	r3, [pc, #300]	@ (8003d70 <HAL_RCC_OscConfig+0x4ac>)
 8003c44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c46:	f003 0302 	and.w	r3, r3, #2
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d0ee      	beq.n	8003c2c <HAL_RCC_OscConfig+0x368>
 8003c4e:	e014      	b.n	8003c7a <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c50:	f7fd fc08 	bl	8001464 <HAL_GetTick>
 8003c54:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c56:	e00a      	b.n	8003c6e <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c58:	f7fd fc04 	bl	8001464 <HAL_GetTick>
 8003c5c:	4602      	mov	r2, r0
 8003c5e:	693b      	ldr	r3, [r7, #16]
 8003c60:	1ad3      	subs	r3, r2, r3
 8003c62:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c66:	4293      	cmp	r3, r2
 8003c68:	d901      	bls.n	8003c6e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8003c6a:	2303      	movs	r3, #3
 8003c6c:	e0c1      	b.n	8003df2 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c6e:	4b40      	ldr	r3, [pc, #256]	@ (8003d70 <HAL_RCC_OscConfig+0x4ac>)
 8003c70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c72:	f003 0302 	and.w	r3, r3, #2
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d1ee      	bne.n	8003c58 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003c7a:	7dfb      	ldrb	r3, [r7, #23]
 8003c7c:	2b01      	cmp	r3, #1
 8003c7e:	d105      	bne.n	8003c8c <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c80:	4b3b      	ldr	r3, [pc, #236]	@ (8003d70 <HAL_RCC_OscConfig+0x4ac>)
 8003c82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c84:	4a3a      	ldr	r2, [pc, #232]	@ (8003d70 <HAL_RCC_OscConfig+0x4ac>)
 8003c86:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003c8a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	699b      	ldr	r3, [r3, #24]
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	f000 80ad 	beq.w	8003df0 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003c96:	4b36      	ldr	r3, [pc, #216]	@ (8003d70 <HAL_RCC_OscConfig+0x4ac>)
 8003c98:	689b      	ldr	r3, [r3, #8]
 8003c9a:	f003 030c 	and.w	r3, r3, #12
 8003c9e:	2b08      	cmp	r3, #8
 8003ca0:	d060      	beq.n	8003d64 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	699b      	ldr	r3, [r3, #24]
 8003ca6:	2b02      	cmp	r3, #2
 8003ca8:	d145      	bne.n	8003d36 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003caa:	4b33      	ldr	r3, [pc, #204]	@ (8003d78 <HAL_RCC_OscConfig+0x4b4>)
 8003cac:	2200      	movs	r2, #0
 8003cae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cb0:	f7fd fbd8 	bl	8001464 <HAL_GetTick>
 8003cb4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003cb6:	e008      	b.n	8003cca <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003cb8:	f7fd fbd4 	bl	8001464 <HAL_GetTick>
 8003cbc:	4602      	mov	r2, r0
 8003cbe:	693b      	ldr	r3, [r7, #16]
 8003cc0:	1ad3      	subs	r3, r2, r3
 8003cc2:	2b02      	cmp	r3, #2
 8003cc4:	d901      	bls.n	8003cca <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8003cc6:	2303      	movs	r3, #3
 8003cc8:	e093      	b.n	8003df2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003cca:	4b29      	ldr	r3, [pc, #164]	@ (8003d70 <HAL_RCC_OscConfig+0x4ac>)
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d1f0      	bne.n	8003cb8 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	69da      	ldr	r2, [r3, #28]
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	6a1b      	ldr	r3, [r3, #32]
 8003cde:	431a      	orrs	r2, r3
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ce4:	019b      	lsls	r3, r3, #6
 8003ce6:	431a      	orrs	r2, r3
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cec:	085b      	lsrs	r3, r3, #1
 8003cee:	3b01      	subs	r3, #1
 8003cf0:	041b      	lsls	r3, r3, #16
 8003cf2:	431a      	orrs	r2, r3
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cf8:	061b      	lsls	r3, r3, #24
 8003cfa:	431a      	orrs	r2, r3
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d00:	071b      	lsls	r3, r3, #28
 8003d02:	491b      	ldr	r1, [pc, #108]	@ (8003d70 <HAL_RCC_OscConfig+0x4ac>)
 8003d04:	4313      	orrs	r3, r2
 8003d06:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003d08:	4b1b      	ldr	r3, [pc, #108]	@ (8003d78 <HAL_RCC_OscConfig+0x4b4>)
 8003d0a:	2201      	movs	r2, #1
 8003d0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d0e:	f7fd fba9 	bl	8001464 <HAL_GetTick>
 8003d12:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d14:	e008      	b.n	8003d28 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d16:	f7fd fba5 	bl	8001464 <HAL_GetTick>
 8003d1a:	4602      	mov	r2, r0
 8003d1c:	693b      	ldr	r3, [r7, #16]
 8003d1e:	1ad3      	subs	r3, r2, r3
 8003d20:	2b02      	cmp	r3, #2
 8003d22:	d901      	bls.n	8003d28 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8003d24:	2303      	movs	r3, #3
 8003d26:	e064      	b.n	8003df2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d28:	4b11      	ldr	r3, [pc, #68]	@ (8003d70 <HAL_RCC_OscConfig+0x4ac>)
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d0f0      	beq.n	8003d16 <HAL_RCC_OscConfig+0x452>
 8003d34:	e05c      	b.n	8003df0 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d36:	4b10      	ldr	r3, [pc, #64]	@ (8003d78 <HAL_RCC_OscConfig+0x4b4>)
 8003d38:	2200      	movs	r2, #0
 8003d3a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d3c:	f7fd fb92 	bl	8001464 <HAL_GetTick>
 8003d40:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d42:	e008      	b.n	8003d56 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d44:	f7fd fb8e 	bl	8001464 <HAL_GetTick>
 8003d48:	4602      	mov	r2, r0
 8003d4a:	693b      	ldr	r3, [r7, #16]
 8003d4c:	1ad3      	subs	r3, r2, r3
 8003d4e:	2b02      	cmp	r3, #2
 8003d50:	d901      	bls.n	8003d56 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8003d52:	2303      	movs	r3, #3
 8003d54:	e04d      	b.n	8003df2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d56:	4b06      	ldr	r3, [pc, #24]	@ (8003d70 <HAL_RCC_OscConfig+0x4ac>)
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d1f0      	bne.n	8003d44 <HAL_RCC_OscConfig+0x480>
 8003d62:	e045      	b.n	8003df0 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	699b      	ldr	r3, [r3, #24]
 8003d68:	2b01      	cmp	r3, #1
 8003d6a:	d107      	bne.n	8003d7c <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8003d6c:	2301      	movs	r3, #1
 8003d6e:	e040      	b.n	8003df2 <HAL_RCC_OscConfig+0x52e>
 8003d70:	40023800 	.word	0x40023800
 8003d74:	40007000 	.word	0x40007000
 8003d78:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003d7c:	4b1f      	ldr	r3, [pc, #124]	@ (8003dfc <HAL_RCC_OscConfig+0x538>)
 8003d7e:	685b      	ldr	r3, [r3, #4]
 8003d80:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	699b      	ldr	r3, [r3, #24]
 8003d86:	2b01      	cmp	r3, #1
 8003d88:	d030      	beq.n	8003dec <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003d94:	429a      	cmp	r2, r3
 8003d96:	d129      	bne.n	8003dec <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003da2:	429a      	cmp	r2, r3
 8003da4:	d122      	bne.n	8003dec <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003da6:	68fa      	ldr	r2, [r7, #12]
 8003da8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003dac:	4013      	ands	r3, r2
 8003dae:	687a      	ldr	r2, [r7, #4]
 8003db0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003db2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003db4:	4293      	cmp	r3, r2
 8003db6:	d119      	bne.n	8003dec <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003dc2:	085b      	lsrs	r3, r3, #1
 8003dc4:	3b01      	subs	r3, #1
 8003dc6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003dc8:	429a      	cmp	r2, r3
 8003dca:	d10f      	bne.n	8003dec <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003dd6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003dd8:	429a      	cmp	r2, r3
 8003dda:	d107      	bne.n	8003dec <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003de6:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003de8:	429a      	cmp	r2, r3
 8003dea:	d001      	beq.n	8003df0 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003dec:	2301      	movs	r3, #1
 8003dee:	e000      	b.n	8003df2 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8003df0:	2300      	movs	r3, #0
}
 8003df2:	4618      	mov	r0, r3
 8003df4:	3718      	adds	r7, #24
 8003df6:	46bd      	mov	sp, r7
 8003df8:	bd80      	pop	{r7, pc}
 8003dfa:	bf00      	nop
 8003dfc:	40023800 	.word	0x40023800

08003e00 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003e00:	b580      	push	{r7, lr}
 8003e02:	b082      	sub	sp, #8
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d101      	bne.n	8003e12 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003e0e:	2301      	movs	r3, #1
 8003e10:	e041      	b.n	8003e96 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003e18:	b2db      	uxtb	r3, r3
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d106      	bne.n	8003e2c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	2200      	movs	r2, #0
 8003e22:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003e26:	6878      	ldr	r0, [r7, #4]
 8003e28:	f000 f839 	bl	8003e9e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	2202      	movs	r2, #2
 8003e30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681a      	ldr	r2, [r3, #0]
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	3304      	adds	r3, #4
 8003e3c:	4619      	mov	r1, r3
 8003e3e:	4610      	mov	r0, r2
 8003e40:	f000 f9c0 	bl	80041c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	2201      	movs	r2, #1
 8003e48:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	2201      	movs	r2, #1
 8003e50:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	2201      	movs	r2, #1
 8003e58:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	2201      	movs	r2, #1
 8003e60:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	2201      	movs	r2, #1
 8003e68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	2201      	movs	r2, #1
 8003e70:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	2201      	movs	r2, #1
 8003e78:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	2201      	movs	r2, #1
 8003e80:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	2201      	movs	r2, #1
 8003e88:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	2201      	movs	r2, #1
 8003e90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003e94:	2300      	movs	r3, #0
}
 8003e96:	4618      	mov	r0, r3
 8003e98:	3708      	adds	r7, #8
 8003e9a:	46bd      	mov	sp, r7
 8003e9c:	bd80      	pop	{r7, pc}

08003e9e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8003e9e:	b480      	push	{r7}
 8003ea0:	b083      	sub	sp, #12
 8003ea2:	af00      	add	r7, sp, #0
 8003ea4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003ea6:	bf00      	nop
 8003ea8:	370c      	adds	r7, #12
 8003eaa:	46bd      	mov	sp, r7
 8003eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb0:	4770      	bx	lr
	...

08003eb4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003eb4:	b480      	push	{r7}
 8003eb6:	b085      	sub	sp, #20
 8003eb8:	af00      	add	r7, sp, #0
 8003eba:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003ec2:	b2db      	uxtb	r3, r3
 8003ec4:	2b01      	cmp	r3, #1
 8003ec6:	d001      	beq.n	8003ecc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003ec8:	2301      	movs	r3, #1
 8003eca:	e04e      	b.n	8003f6a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	2202      	movs	r2, #2
 8003ed0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	68da      	ldr	r2, [r3, #12]
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f042 0201 	orr.w	r2, r2, #1
 8003ee2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	4a23      	ldr	r2, [pc, #140]	@ (8003f78 <HAL_TIM_Base_Start_IT+0xc4>)
 8003eea:	4293      	cmp	r3, r2
 8003eec:	d022      	beq.n	8003f34 <HAL_TIM_Base_Start_IT+0x80>
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003ef6:	d01d      	beq.n	8003f34 <HAL_TIM_Base_Start_IT+0x80>
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	4a1f      	ldr	r2, [pc, #124]	@ (8003f7c <HAL_TIM_Base_Start_IT+0xc8>)
 8003efe:	4293      	cmp	r3, r2
 8003f00:	d018      	beq.n	8003f34 <HAL_TIM_Base_Start_IT+0x80>
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	4a1e      	ldr	r2, [pc, #120]	@ (8003f80 <HAL_TIM_Base_Start_IT+0xcc>)
 8003f08:	4293      	cmp	r3, r2
 8003f0a:	d013      	beq.n	8003f34 <HAL_TIM_Base_Start_IT+0x80>
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	4a1c      	ldr	r2, [pc, #112]	@ (8003f84 <HAL_TIM_Base_Start_IT+0xd0>)
 8003f12:	4293      	cmp	r3, r2
 8003f14:	d00e      	beq.n	8003f34 <HAL_TIM_Base_Start_IT+0x80>
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	4a1b      	ldr	r2, [pc, #108]	@ (8003f88 <HAL_TIM_Base_Start_IT+0xd4>)
 8003f1c:	4293      	cmp	r3, r2
 8003f1e:	d009      	beq.n	8003f34 <HAL_TIM_Base_Start_IT+0x80>
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	4a19      	ldr	r2, [pc, #100]	@ (8003f8c <HAL_TIM_Base_Start_IT+0xd8>)
 8003f26:	4293      	cmp	r3, r2
 8003f28:	d004      	beq.n	8003f34 <HAL_TIM_Base_Start_IT+0x80>
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	4a18      	ldr	r2, [pc, #96]	@ (8003f90 <HAL_TIM_Base_Start_IT+0xdc>)
 8003f30:	4293      	cmp	r3, r2
 8003f32:	d111      	bne.n	8003f58 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	689b      	ldr	r3, [r3, #8]
 8003f3a:	f003 0307 	and.w	r3, r3, #7
 8003f3e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	2b06      	cmp	r3, #6
 8003f44:	d010      	beq.n	8003f68 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	681a      	ldr	r2, [r3, #0]
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	f042 0201 	orr.w	r2, r2, #1
 8003f54:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f56:	e007      	b.n	8003f68 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	681a      	ldr	r2, [r3, #0]
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f042 0201 	orr.w	r2, r2, #1
 8003f66:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003f68:	2300      	movs	r3, #0
}
 8003f6a:	4618      	mov	r0, r3
 8003f6c:	3714      	adds	r7, #20
 8003f6e:	46bd      	mov	sp, r7
 8003f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f74:	4770      	bx	lr
 8003f76:	bf00      	nop
 8003f78:	40010000 	.word	0x40010000
 8003f7c:	40000400 	.word	0x40000400
 8003f80:	40000800 	.word	0x40000800
 8003f84:	40000c00 	.word	0x40000c00
 8003f88:	40010400 	.word	0x40010400
 8003f8c:	40014000 	.word	0x40014000
 8003f90:	40001800 	.word	0x40001800

08003f94 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003f94:	b580      	push	{r7, lr}
 8003f96:	b084      	sub	sp, #16
 8003f98:	af00      	add	r7, sp, #0
 8003f9a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	68db      	ldr	r3, [r3, #12]
 8003fa2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	691b      	ldr	r3, [r3, #16]
 8003faa:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003fac:	68bb      	ldr	r3, [r7, #8]
 8003fae:	f003 0302 	and.w	r3, r3, #2
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d020      	beq.n	8003ff8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	f003 0302 	and.w	r3, r3, #2
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d01b      	beq.n	8003ff8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f06f 0202 	mvn.w	r2, #2
 8003fc8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	2201      	movs	r2, #1
 8003fce:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	699b      	ldr	r3, [r3, #24]
 8003fd6:	f003 0303 	and.w	r3, r3, #3
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d003      	beq.n	8003fe6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003fde:	6878      	ldr	r0, [r7, #4]
 8003fe0:	f000 f8d2 	bl	8004188 <HAL_TIM_IC_CaptureCallback>
 8003fe4:	e005      	b.n	8003ff2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003fe6:	6878      	ldr	r0, [r7, #4]
 8003fe8:	f000 f8c4 	bl	8004174 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003fec:	6878      	ldr	r0, [r7, #4]
 8003fee:	f000 f8d5 	bl	800419c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003ff8:	68bb      	ldr	r3, [r7, #8]
 8003ffa:	f003 0304 	and.w	r3, r3, #4
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d020      	beq.n	8004044 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	f003 0304 	and.w	r3, r3, #4
 8004008:	2b00      	cmp	r3, #0
 800400a:	d01b      	beq.n	8004044 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	f06f 0204 	mvn.w	r2, #4
 8004014:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	2202      	movs	r2, #2
 800401a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	699b      	ldr	r3, [r3, #24]
 8004022:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004026:	2b00      	cmp	r3, #0
 8004028:	d003      	beq.n	8004032 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800402a:	6878      	ldr	r0, [r7, #4]
 800402c:	f000 f8ac 	bl	8004188 <HAL_TIM_IC_CaptureCallback>
 8004030:	e005      	b.n	800403e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004032:	6878      	ldr	r0, [r7, #4]
 8004034:	f000 f89e 	bl	8004174 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004038:	6878      	ldr	r0, [r7, #4]
 800403a:	f000 f8af 	bl	800419c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	2200      	movs	r2, #0
 8004042:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004044:	68bb      	ldr	r3, [r7, #8]
 8004046:	f003 0308 	and.w	r3, r3, #8
 800404a:	2b00      	cmp	r3, #0
 800404c:	d020      	beq.n	8004090 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	f003 0308 	and.w	r3, r3, #8
 8004054:	2b00      	cmp	r3, #0
 8004056:	d01b      	beq.n	8004090 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	f06f 0208 	mvn.w	r2, #8
 8004060:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	2204      	movs	r2, #4
 8004066:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	69db      	ldr	r3, [r3, #28]
 800406e:	f003 0303 	and.w	r3, r3, #3
 8004072:	2b00      	cmp	r3, #0
 8004074:	d003      	beq.n	800407e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004076:	6878      	ldr	r0, [r7, #4]
 8004078:	f000 f886 	bl	8004188 <HAL_TIM_IC_CaptureCallback>
 800407c:	e005      	b.n	800408a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800407e:	6878      	ldr	r0, [r7, #4]
 8004080:	f000 f878 	bl	8004174 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004084:	6878      	ldr	r0, [r7, #4]
 8004086:	f000 f889 	bl	800419c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	2200      	movs	r2, #0
 800408e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004090:	68bb      	ldr	r3, [r7, #8]
 8004092:	f003 0310 	and.w	r3, r3, #16
 8004096:	2b00      	cmp	r3, #0
 8004098:	d020      	beq.n	80040dc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	f003 0310 	and.w	r3, r3, #16
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d01b      	beq.n	80040dc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	f06f 0210 	mvn.w	r2, #16
 80040ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	2208      	movs	r2, #8
 80040b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	69db      	ldr	r3, [r3, #28]
 80040ba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d003      	beq.n	80040ca <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80040c2:	6878      	ldr	r0, [r7, #4]
 80040c4:	f000 f860 	bl	8004188 <HAL_TIM_IC_CaptureCallback>
 80040c8:	e005      	b.n	80040d6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80040ca:	6878      	ldr	r0, [r7, #4]
 80040cc:	f000 f852 	bl	8004174 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80040d0:	6878      	ldr	r0, [r7, #4]
 80040d2:	f000 f863 	bl	800419c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	2200      	movs	r2, #0
 80040da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80040dc:	68bb      	ldr	r3, [r7, #8]
 80040de:	f003 0301 	and.w	r3, r3, #1
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d00c      	beq.n	8004100 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	f003 0301 	and.w	r3, r3, #1
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d007      	beq.n	8004100 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	f06f 0201 	mvn.w	r2, #1
 80040f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80040fa:	6878      	ldr	r0, [r7, #4]
 80040fc:	f7fc fede 	bl	8000ebc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004100:	68bb      	ldr	r3, [r7, #8]
 8004102:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004106:	2b00      	cmp	r3, #0
 8004108:	d00c      	beq.n	8004124 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004110:	2b00      	cmp	r3, #0
 8004112:	d007      	beq.n	8004124 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800411c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800411e:	6878      	ldr	r0, [r7, #4]
 8004120:	f000 f900 	bl	8004324 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004124:	68bb      	ldr	r3, [r7, #8]
 8004126:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800412a:	2b00      	cmp	r3, #0
 800412c:	d00c      	beq.n	8004148 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004134:	2b00      	cmp	r3, #0
 8004136:	d007      	beq.n	8004148 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004140:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004142:	6878      	ldr	r0, [r7, #4]
 8004144:	f000 f834 	bl	80041b0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004148:	68bb      	ldr	r3, [r7, #8]
 800414a:	f003 0320 	and.w	r3, r3, #32
 800414e:	2b00      	cmp	r3, #0
 8004150:	d00c      	beq.n	800416c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	f003 0320 	and.w	r3, r3, #32
 8004158:	2b00      	cmp	r3, #0
 800415a:	d007      	beq.n	800416c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	f06f 0220 	mvn.w	r2, #32
 8004164:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004166:	6878      	ldr	r0, [r7, #4]
 8004168:	f000 f8d2 	bl	8004310 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800416c:	bf00      	nop
 800416e:	3710      	adds	r7, #16
 8004170:	46bd      	mov	sp, r7
 8004172:	bd80      	pop	{r7, pc}

08004174 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004174:	b480      	push	{r7}
 8004176:	b083      	sub	sp, #12
 8004178:	af00      	add	r7, sp, #0
 800417a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800417c:	bf00      	nop
 800417e:	370c      	adds	r7, #12
 8004180:	46bd      	mov	sp, r7
 8004182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004186:	4770      	bx	lr

08004188 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004188:	b480      	push	{r7}
 800418a:	b083      	sub	sp, #12
 800418c:	af00      	add	r7, sp, #0
 800418e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004190:	bf00      	nop
 8004192:	370c      	adds	r7, #12
 8004194:	46bd      	mov	sp, r7
 8004196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800419a:	4770      	bx	lr

0800419c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800419c:	b480      	push	{r7}
 800419e:	b083      	sub	sp, #12
 80041a0:	af00      	add	r7, sp, #0
 80041a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80041a4:	bf00      	nop
 80041a6:	370c      	adds	r7, #12
 80041a8:	46bd      	mov	sp, r7
 80041aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ae:	4770      	bx	lr

080041b0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80041b0:	b480      	push	{r7}
 80041b2:	b083      	sub	sp, #12
 80041b4:	af00      	add	r7, sp, #0
 80041b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80041b8:	bf00      	nop
 80041ba:	370c      	adds	r7, #12
 80041bc:	46bd      	mov	sp, r7
 80041be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c2:	4770      	bx	lr

080041c4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80041c4:	b480      	push	{r7}
 80041c6:	b085      	sub	sp, #20
 80041c8:	af00      	add	r7, sp, #0
 80041ca:	6078      	str	r0, [r7, #4]
 80041cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	4a43      	ldr	r2, [pc, #268]	@ (80042e4 <TIM_Base_SetConfig+0x120>)
 80041d8:	4293      	cmp	r3, r2
 80041da:	d013      	beq.n	8004204 <TIM_Base_SetConfig+0x40>
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80041e2:	d00f      	beq.n	8004204 <TIM_Base_SetConfig+0x40>
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	4a40      	ldr	r2, [pc, #256]	@ (80042e8 <TIM_Base_SetConfig+0x124>)
 80041e8:	4293      	cmp	r3, r2
 80041ea:	d00b      	beq.n	8004204 <TIM_Base_SetConfig+0x40>
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	4a3f      	ldr	r2, [pc, #252]	@ (80042ec <TIM_Base_SetConfig+0x128>)
 80041f0:	4293      	cmp	r3, r2
 80041f2:	d007      	beq.n	8004204 <TIM_Base_SetConfig+0x40>
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	4a3e      	ldr	r2, [pc, #248]	@ (80042f0 <TIM_Base_SetConfig+0x12c>)
 80041f8:	4293      	cmp	r3, r2
 80041fa:	d003      	beq.n	8004204 <TIM_Base_SetConfig+0x40>
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	4a3d      	ldr	r2, [pc, #244]	@ (80042f4 <TIM_Base_SetConfig+0x130>)
 8004200:	4293      	cmp	r3, r2
 8004202:	d108      	bne.n	8004216 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800420a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800420c:	683b      	ldr	r3, [r7, #0]
 800420e:	685b      	ldr	r3, [r3, #4]
 8004210:	68fa      	ldr	r2, [r7, #12]
 8004212:	4313      	orrs	r3, r2
 8004214:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	4a32      	ldr	r2, [pc, #200]	@ (80042e4 <TIM_Base_SetConfig+0x120>)
 800421a:	4293      	cmp	r3, r2
 800421c:	d02b      	beq.n	8004276 <TIM_Base_SetConfig+0xb2>
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004224:	d027      	beq.n	8004276 <TIM_Base_SetConfig+0xb2>
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	4a2f      	ldr	r2, [pc, #188]	@ (80042e8 <TIM_Base_SetConfig+0x124>)
 800422a:	4293      	cmp	r3, r2
 800422c:	d023      	beq.n	8004276 <TIM_Base_SetConfig+0xb2>
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	4a2e      	ldr	r2, [pc, #184]	@ (80042ec <TIM_Base_SetConfig+0x128>)
 8004232:	4293      	cmp	r3, r2
 8004234:	d01f      	beq.n	8004276 <TIM_Base_SetConfig+0xb2>
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	4a2d      	ldr	r2, [pc, #180]	@ (80042f0 <TIM_Base_SetConfig+0x12c>)
 800423a:	4293      	cmp	r3, r2
 800423c:	d01b      	beq.n	8004276 <TIM_Base_SetConfig+0xb2>
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	4a2c      	ldr	r2, [pc, #176]	@ (80042f4 <TIM_Base_SetConfig+0x130>)
 8004242:	4293      	cmp	r3, r2
 8004244:	d017      	beq.n	8004276 <TIM_Base_SetConfig+0xb2>
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	4a2b      	ldr	r2, [pc, #172]	@ (80042f8 <TIM_Base_SetConfig+0x134>)
 800424a:	4293      	cmp	r3, r2
 800424c:	d013      	beq.n	8004276 <TIM_Base_SetConfig+0xb2>
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	4a2a      	ldr	r2, [pc, #168]	@ (80042fc <TIM_Base_SetConfig+0x138>)
 8004252:	4293      	cmp	r3, r2
 8004254:	d00f      	beq.n	8004276 <TIM_Base_SetConfig+0xb2>
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	4a29      	ldr	r2, [pc, #164]	@ (8004300 <TIM_Base_SetConfig+0x13c>)
 800425a:	4293      	cmp	r3, r2
 800425c:	d00b      	beq.n	8004276 <TIM_Base_SetConfig+0xb2>
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	4a28      	ldr	r2, [pc, #160]	@ (8004304 <TIM_Base_SetConfig+0x140>)
 8004262:	4293      	cmp	r3, r2
 8004264:	d007      	beq.n	8004276 <TIM_Base_SetConfig+0xb2>
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	4a27      	ldr	r2, [pc, #156]	@ (8004308 <TIM_Base_SetConfig+0x144>)
 800426a:	4293      	cmp	r3, r2
 800426c:	d003      	beq.n	8004276 <TIM_Base_SetConfig+0xb2>
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	4a26      	ldr	r2, [pc, #152]	@ (800430c <TIM_Base_SetConfig+0x148>)
 8004272:	4293      	cmp	r3, r2
 8004274:	d108      	bne.n	8004288 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800427c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800427e:	683b      	ldr	r3, [r7, #0]
 8004280:	68db      	ldr	r3, [r3, #12]
 8004282:	68fa      	ldr	r2, [r7, #12]
 8004284:	4313      	orrs	r3, r2
 8004286:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800428e:	683b      	ldr	r3, [r7, #0]
 8004290:	695b      	ldr	r3, [r3, #20]
 8004292:	4313      	orrs	r3, r2
 8004294:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004296:	683b      	ldr	r3, [r7, #0]
 8004298:	689a      	ldr	r2, [r3, #8]
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800429e:	683b      	ldr	r3, [r7, #0]
 80042a0:	681a      	ldr	r2, [r3, #0]
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	4a0e      	ldr	r2, [pc, #56]	@ (80042e4 <TIM_Base_SetConfig+0x120>)
 80042aa:	4293      	cmp	r3, r2
 80042ac:	d003      	beq.n	80042b6 <TIM_Base_SetConfig+0xf2>
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	4a10      	ldr	r2, [pc, #64]	@ (80042f4 <TIM_Base_SetConfig+0x130>)
 80042b2:	4293      	cmp	r3, r2
 80042b4:	d103      	bne.n	80042be <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80042b6:	683b      	ldr	r3, [r7, #0]
 80042b8:	691a      	ldr	r2, [r3, #16]
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	f043 0204 	orr.w	r2, r3, #4
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	2201      	movs	r2, #1
 80042ce:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	68fa      	ldr	r2, [r7, #12]
 80042d4:	601a      	str	r2, [r3, #0]
}
 80042d6:	bf00      	nop
 80042d8:	3714      	adds	r7, #20
 80042da:	46bd      	mov	sp, r7
 80042dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e0:	4770      	bx	lr
 80042e2:	bf00      	nop
 80042e4:	40010000 	.word	0x40010000
 80042e8:	40000400 	.word	0x40000400
 80042ec:	40000800 	.word	0x40000800
 80042f0:	40000c00 	.word	0x40000c00
 80042f4:	40010400 	.word	0x40010400
 80042f8:	40014000 	.word	0x40014000
 80042fc:	40014400 	.word	0x40014400
 8004300:	40014800 	.word	0x40014800
 8004304:	40001800 	.word	0x40001800
 8004308:	40001c00 	.word	0x40001c00
 800430c:	40002000 	.word	0x40002000

08004310 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004310:	b480      	push	{r7}
 8004312:	b083      	sub	sp, #12
 8004314:	af00      	add	r7, sp, #0
 8004316:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004318:	bf00      	nop
 800431a:	370c      	adds	r7, #12
 800431c:	46bd      	mov	sp, r7
 800431e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004322:	4770      	bx	lr

08004324 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004324:	b480      	push	{r7}
 8004326:	b083      	sub	sp, #12
 8004328:	af00      	add	r7, sp, #0
 800432a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800432c:	bf00      	nop
 800432e:	370c      	adds	r7, #12
 8004330:	46bd      	mov	sp, r7
 8004332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004336:	4770      	bx	lr

08004338 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004338:	b580      	push	{r7, lr}
 800433a:	b082      	sub	sp, #8
 800433c:	af00      	add	r7, sp, #0
 800433e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	2b00      	cmp	r3, #0
 8004344:	d101      	bne.n	800434a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004346:	2301      	movs	r3, #1
 8004348:	e042      	b.n	80043d0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004350:	b2db      	uxtb	r3, r3
 8004352:	2b00      	cmp	r3, #0
 8004354:	d106      	bne.n	8004364 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	2200      	movs	r2, #0
 800435a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800435e:	6878      	ldr	r0, [r7, #4]
 8004360:	f7fc fe88 	bl	8001074 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	2224      	movs	r2, #36	@ 0x24
 8004368:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	68da      	ldr	r2, [r3, #12]
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800437a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800437c:	6878      	ldr	r0, [r7, #4]
 800437e:	f000 f973 	bl	8004668 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	691a      	ldr	r2, [r3, #16]
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004390:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	695a      	ldr	r2, [r3, #20]
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80043a0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	68da      	ldr	r2, [r3, #12]
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80043b0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	2200      	movs	r2, #0
 80043b6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2220      	movs	r2, #32
 80043bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	2220      	movs	r2, #32
 80043c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	2200      	movs	r2, #0
 80043cc:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80043ce:	2300      	movs	r3, #0
}
 80043d0:	4618      	mov	r0, r3
 80043d2:	3708      	adds	r7, #8
 80043d4:	46bd      	mov	sp, r7
 80043d6:	bd80      	pop	{r7, pc}

080043d8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80043d8:	b580      	push	{r7, lr}
 80043da:	b08a      	sub	sp, #40	@ 0x28
 80043dc:	af02      	add	r7, sp, #8
 80043de:	60f8      	str	r0, [r7, #12]
 80043e0:	60b9      	str	r1, [r7, #8]
 80043e2:	603b      	str	r3, [r7, #0]
 80043e4:	4613      	mov	r3, r2
 80043e6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80043e8:	2300      	movs	r3, #0
 80043ea:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80043f2:	b2db      	uxtb	r3, r3
 80043f4:	2b20      	cmp	r3, #32
 80043f6:	d175      	bne.n	80044e4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80043f8:	68bb      	ldr	r3, [r7, #8]
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d002      	beq.n	8004404 <HAL_UART_Transmit+0x2c>
 80043fe:	88fb      	ldrh	r3, [r7, #6]
 8004400:	2b00      	cmp	r3, #0
 8004402:	d101      	bne.n	8004408 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004404:	2301      	movs	r3, #1
 8004406:	e06e      	b.n	80044e6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	2200      	movs	r2, #0
 800440c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	2221      	movs	r2, #33	@ 0x21
 8004412:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004416:	f7fd f825 	bl	8001464 <HAL_GetTick>
 800441a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	88fa      	ldrh	r2, [r7, #6]
 8004420:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	88fa      	ldrh	r2, [r7, #6]
 8004426:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	689b      	ldr	r3, [r3, #8]
 800442c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004430:	d108      	bne.n	8004444 <HAL_UART_Transmit+0x6c>
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	691b      	ldr	r3, [r3, #16]
 8004436:	2b00      	cmp	r3, #0
 8004438:	d104      	bne.n	8004444 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800443a:	2300      	movs	r3, #0
 800443c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800443e:	68bb      	ldr	r3, [r7, #8]
 8004440:	61bb      	str	r3, [r7, #24]
 8004442:	e003      	b.n	800444c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004444:	68bb      	ldr	r3, [r7, #8]
 8004446:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004448:	2300      	movs	r3, #0
 800444a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800444c:	e02e      	b.n	80044ac <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800444e:	683b      	ldr	r3, [r7, #0]
 8004450:	9300      	str	r3, [sp, #0]
 8004452:	697b      	ldr	r3, [r7, #20]
 8004454:	2200      	movs	r2, #0
 8004456:	2180      	movs	r1, #128	@ 0x80
 8004458:	68f8      	ldr	r0, [r7, #12]
 800445a:	f000 f848 	bl	80044ee <UART_WaitOnFlagUntilTimeout>
 800445e:	4603      	mov	r3, r0
 8004460:	2b00      	cmp	r3, #0
 8004462:	d005      	beq.n	8004470 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	2220      	movs	r2, #32
 8004468:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800446c:	2303      	movs	r3, #3
 800446e:	e03a      	b.n	80044e6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004470:	69fb      	ldr	r3, [r7, #28]
 8004472:	2b00      	cmp	r3, #0
 8004474:	d10b      	bne.n	800448e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004476:	69bb      	ldr	r3, [r7, #24]
 8004478:	881b      	ldrh	r3, [r3, #0]
 800447a:	461a      	mov	r2, r3
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004484:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004486:	69bb      	ldr	r3, [r7, #24]
 8004488:	3302      	adds	r3, #2
 800448a:	61bb      	str	r3, [r7, #24]
 800448c:	e007      	b.n	800449e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800448e:	69fb      	ldr	r3, [r7, #28]
 8004490:	781a      	ldrb	r2, [r3, #0]
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004498:	69fb      	ldr	r3, [r7, #28]
 800449a:	3301      	adds	r3, #1
 800449c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80044a2:	b29b      	uxth	r3, r3
 80044a4:	3b01      	subs	r3, #1
 80044a6:	b29a      	uxth	r2, r3
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80044b0:	b29b      	uxth	r3, r3
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d1cb      	bne.n	800444e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80044b6:	683b      	ldr	r3, [r7, #0]
 80044b8:	9300      	str	r3, [sp, #0]
 80044ba:	697b      	ldr	r3, [r7, #20]
 80044bc:	2200      	movs	r2, #0
 80044be:	2140      	movs	r1, #64	@ 0x40
 80044c0:	68f8      	ldr	r0, [r7, #12]
 80044c2:	f000 f814 	bl	80044ee <UART_WaitOnFlagUntilTimeout>
 80044c6:	4603      	mov	r3, r0
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d005      	beq.n	80044d8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	2220      	movs	r2, #32
 80044d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80044d4:	2303      	movs	r3, #3
 80044d6:	e006      	b.n	80044e6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	2220      	movs	r2, #32
 80044dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80044e0:	2300      	movs	r3, #0
 80044e2:	e000      	b.n	80044e6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80044e4:	2302      	movs	r3, #2
  }
}
 80044e6:	4618      	mov	r0, r3
 80044e8:	3720      	adds	r7, #32
 80044ea:	46bd      	mov	sp, r7
 80044ec:	bd80      	pop	{r7, pc}

080044ee <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80044ee:	b580      	push	{r7, lr}
 80044f0:	b086      	sub	sp, #24
 80044f2:	af00      	add	r7, sp, #0
 80044f4:	60f8      	str	r0, [r7, #12]
 80044f6:	60b9      	str	r1, [r7, #8]
 80044f8:	603b      	str	r3, [r7, #0]
 80044fa:	4613      	mov	r3, r2
 80044fc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80044fe:	e03b      	b.n	8004578 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004500:	6a3b      	ldr	r3, [r7, #32]
 8004502:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004506:	d037      	beq.n	8004578 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004508:	f7fc ffac 	bl	8001464 <HAL_GetTick>
 800450c:	4602      	mov	r2, r0
 800450e:	683b      	ldr	r3, [r7, #0]
 8004510:	1ad3      	subs	r3, r2, r3
 8004512:	6a3a      	ldr	r2, [r7, #32]
 8004514:	429a      	cmp	r2, r3
 8004516:	d302      	bcc.n	800451e <UART_WaitOnFlagUntilTimeout+0x30>
 8004518:	6a3b      	ldr	r3, [r7, #32]
 800451a:	2b00      	cmp	r3, #0
 800451c:	d101      	bne.n	8004522 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800451e:	2303      	movs	r3, #3
 8004520:	e03a      	b.n	8004598 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	68db      	ldr	r3, [r3, #12]
 8004528:	f003 0304 	and.w	r3, r3, #4
 800452c:	2b00      	cmp	r3, #0
 800452e:	d023      	beq.n	8004578 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004530:	68bb      	ldr	r3, [r7, #8]
 8004532:	2b80      	cmp	r3, #128	@ 0x80
 8004534:	d020      	beq.n	8004578 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004536:	68bb      	ldr	r3, [r7, #8]
 8004538:	2b40      	cmp	r3, #64	@ 0x40
 800453a:	d01d      	beq.n	8004578 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	f003 0308 	and.w	r3, r3, #8
 8004546:	2b08      	cmp	r3, #8
 8004548:	d116      	bne.n	8004578 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800454a:	2300      	movs	r3, #0
 800454c:	617b      	str	r3, [r7, #20]
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	617b      	str	r3, [r7, #20]
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	685b      	ldr	r3, [r3, #4]
 800455c:	617b      	str	r3, [r7, #20]
 800455e:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004560:	68f8      	ldr	r0, [r7, #12]
 8004562:	f000 f81d 	bl	80045a0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	2208      	movs	r2, #8
 800456a:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	2200      	movs	r2, #0
 8004570:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004574:	2301      	movs	r3, #1
 8004576:	e00f      	b.n	8004598 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	681a      	ldr	r2, [r3, #0]
 800457e:	68bb      	ldr	r3, [r7, #8]
 8004580:	4013      	ands	r3, r2
 8004582:	68ba      	ldr	r2, [r7, #8]
 8004584:	429a      	cmp	r2, r3
 8004586:	bf0c      	ite	eq
 8004588:	2301      	moveq	r3, #1
 800458a:	2300      	movne	r3, #0
 800458c:	b2db      	uxtb	r3, r3
 800458e:	461a      	mov	r2, r3
 8004590:	79fb      	ldrb	r3, [r7, #7]
 8004592:	429a      	cmp	r2, r3
 8004594:	d0b4      	beq.n	8004500 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004596:	2300      	movs	r3, #0
}
 8004598:	4618      	mov	r0, r3
 800459a:	3718      	adds	r7, #24
 800459c:	46bd      	mov	sp, r7
 800459e:	bd80      	pop	{r7, pc}

080045a0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80045a0:	b480      	push	{r7}
 80045a2:	b095      	sub	sp, #84	@ 0x54
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	330c      	adds	r3, #12
 80045ae:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80045b2:	e853 3f00 	ldrex	r3, [r3]
 80045b6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80045b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045ba:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80045be:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	330c      	adds	r3, #12
 80045c6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80045c8:	643a      	str	r2, [r7, #64]	@ 0x40
 80045ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045cc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80045ce:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80045d0:	e841 2300 	strex	r3, r2, [r1]
 80045d4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80045d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d1e5      	bne.n	80045a8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	3314      	adds	r3, #20
 80045e2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045e4:	6a3b      	ldr	r3, [r7, #32]
 80045e6:	e853 3f00 	ldrex	r3, [r3]
 80045ea:	61fb      	str	r3, [r7, #28]
   return(result);
 80045ec:	69fb      	ldr	r3, [r7, #28]
 80045ee:	f023 0301 	bic.w	r3, r3, #1
 80045f2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	3314      	adds	r3, #20
 80045fa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80045fc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80045fe:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004600:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004602:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004604:	e841 2300 	strex	r3, r2, [r1]
 8004608:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800460a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800460c:	2b00      	cmp	r3, #0
 800460e:	d1e5      	bne.n	80045dc <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004614:	2b01      	cmp	r3, #1
 8004616:	d119      	bne.n	800464c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	330c      	adds	r3, #12
 800461e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	e853 3f00 	ldrex	r3, [r3]
 8004626:	60bb      	str	r3, [r7, #8]
   return(result);
 8004628:	68bb      	ldr	r3, [r7, #8]
 800462a:	f023 0310 	bic.w	r3, r3, #16
 800462e:	647b      	str	r3, [r7, #68]	@ 0x44
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	330c      	adds	r3, #12
 8004636:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004638:	61ba      	str	r2, [r7, #24]
 800463a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800463c:	6979      	ldr	r1, [r7, #20]
 800463e:	69ba      	ldr	r2, [r7, #24]
 8004640:	e841 2300 	strex	r3, r2, [r1]
 8004644:	613b      	str	r3, [r7, #16]
   return(result);
 8004646:	693b      	ldr	r3, [r7, #16]
 8004648:	2b00      	cmp	r3, #0
 800464a:	d1e5      	bne.n	8004618 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	2220      	movs	r2, #32
 8004650:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	2200      	movs	r2, #0
 8004658:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800465a:	bf00      	nop
 800465c:	3754      	adds	r7, #84	@ 0x54
 800465e:	46bd      	mov	sp, r7
 8004660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004664:	4770      	bx	lr
	...

08004668 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004668:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800466c:	b0c0      	sub	sp, #256	@ 0x100
 800466e:	af00      	add	r7, sp, #0
 8004670:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004674:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	691b      	ldr	r3, [r3, #16]
 800467c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004680:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004684:	68d9      	ldr	r1, [r3, #12]
 8004686:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800468a:	681a      	ldr	r2, [r3, #0]
 800468c:	ea40 0301 	orr.w	r3, r0, r1
 8004690:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004692:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004696:	689a      	ldr	r2, [r3, #8]
 8004698:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800469c:	691b      	ldr	r3, [r3, #16]
 800469e:	431a      	orrs	r2, r3
 80046a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80046a4:	695b      	ldr	r3, [r3, #20]
 80046a6:	431a      	orrs	r2, r3
 80046a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80046ac:	69db      	ldr	r3, [r3, #28]
 80046ae:	4313      	orrs	r3, r2
 80046b0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80046b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	68db      	ldr	r3, [r3, #12]
 80046bc:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80046c0:	f021 010c 	bic.w	r1, r1, #12
 80046c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80046c8:	681a      	ldr	r2, [r3, #0]
 80046ca:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80046ce:	430b      	orrs	r3, r1
 80046d0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80046d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	695b      	ldr	r3, [r3, #20]
 80046da:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80046de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80046e2:	6999      	ldr	r1, [r3, #24]
 80046e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80046e8:	681a      	ldr	r2, [r3, #0]
 80046ea:	ea40 0301 	orr.w	r3, r0, r1
 80046ee:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80046f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80046f4:	681a      	ldr	r2, [r3, #0]
 80046f6:	4b8f      	ldr	r3, [pc, #572]	@ (8004934 <UART_SetConfig+0x2cc>)
 80046f8:	429a      	cmp	r2, r3
 80046fa:	d005      	beq.n	8004708 <UART_SetConfig+0xa0>
 80046fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004700:	681a      	ldr	r2, [r3, #0]
 8004702:	4b8d      	ldr	r3, [pc, #564]	@ (8004938 <UART_SetConfig+0x2d0>)
 8004704:	429a      	cmp	r2, r3
 8004706:	d104      	bne.n	8004712 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004708:	f7fe fe66 	bl	80033d8 <HAL_RCC_GetPCLK2Freq>
 800470c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004710:	e003      	b.n	800471a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004712:	f7fe fe4d 	bl	80033b0 <HAL_RCC_GetPCLK1Freq>
 8004716:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800471a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800471e:	69db      	ldr	r3, [r3, #28]
 8004720:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004724:	f040 810c 	bne.w	8004940 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004728:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800472c:	2200      	movs	r2, #0
 800472e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004732:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004736:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800473a:	4622      	mov	r2, r4
 800473c:	462b      	mov	r3, r5
 800473e:	1891      	adds	r1, r2, r2
 8004740:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004742:	415b      	adcs	r3, r3
 8004744:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004746:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800474a:	4621      	mov	r1, r4
 800474c:	eb12 0801 	adds.w	r8, r2, r1
 8004750:	4629      	mov	r1, r5
 8004752:	eb43 0901 	adc.w	r9, r3, r1
 8004756:	f04f 0200 	mov.w	r2, #0
 800475a:	f04f 0300 	mov.w	r3, #0
 800475e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004762:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004766:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800476a:	4690      	mov	r8, r2
 800476c:	4699      	mov	r9, r3
 800476e:	4623      	mov	r3, r4
 8004770:	eb18 0303 	adds.w	r3, r8, r3
 8004774:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004778:	462b      	mov	r3, r5
 800477a:	eb49 0303 	adc.w	r3, r9, r3
 800477e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004782:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004786:	685b      	ldr	r3, [r3, #4]
 8004788:	2200      	movs	r2, #0
 800478a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800478e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004792:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004796:	460b      	mov	r3, r1
 8004798:	18db      	adds	r3, r3, r3
 800479a:	653b      	str	r3, [r7, #80]	@ 0x50
 800479c:	4613      	mov	r3, r2
 800479e:	eb42 0303 	adc.w	r3, r2, r3
 80047a2:	657b      	str	r3, [r7, #84]	@ 0x54
 80047a4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80047a8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80047ac:	f7fb fea0 	bl	80004f0 <__aeabi_uldivmod>
 80047b0:	4602      	mov	r2, r0
 80047b2:	460b      	mov	r3, r1
 80047b4:	4b61      	ldr	r3, [pc, #388]	@ (800493c <UART_SetConfig+0x2d4>)
 80047b6:	fba3 2302 	umull	r2, r3, r3, r2
 80047ba:	095b      	lsrs	r3, r3, #5
 80047bc:	011c      	lsls	r4, r3, #4
 80047be:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80047c2:	2200      	movs	r2, #0
 80047c4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80047c8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80047cc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80047d0:	4642      	mov	r2, r8
 80047d2:	464b      	mov	r3, r9
 80047d4:	1891      	adds	r1, r2, r2
 80047d6:	64b9      	str	r1, [r7, #72]	@ 0x48
 80047d8:	415b      	adcs	r3, r3
 80047da:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80047dc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80047e0:	4641      	mov	r1, r8
 80047e2:	eb12 0a01 	adds.w	sl, r2, r1
 80047e6:	4649      	mov	r1, r9
 80047e8:	eb43 0b01 	adc.w	fp, r3, r1
 80047ec:	f04f 0200 	mov.w	r2, #0
 80047f0:	f04f 0300 	mov.w	r3, #0
 80047f4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80047f8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80047fc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004800:	4692      	mov	sl, r2
 8004802:	469b      	mov	fp, r3
 8004804:	4643      	mov	r3, r8
 8004806:	eb1a 0303 	adds.w	r3, sl, r3
 800480a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800480e:	464b      	mov	r3, r9
 8004810:	eb4b 0303 	adc.w	r3, fp, r3
 8004814:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004818:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800481c:	685b      	ldr	r3, [r3, #4]
 800481e:	2200      	movs	r2, #0
 8004820:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004824:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004828:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800482c:	460b      	mov	r3, r1
 800482e:	18db      	adds	r3, r3, r3
 8004830:	643b      	str	r3, [r7, #64]	@ 0x40
 8004832:	4613      	mov	r3, r2
 8004834:	eb42 0303 	adc.w	r3, r2, r3
 8004838:	647b      	str	r3, [r7, #68]	@ 0x44
 800483a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800483e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004842:	f7fb fe55 	bl	80004f0 <__aeabi_uldivmod>
 8004846:	4602      	mov	r2, r0
 8004848:	460b      	mov	r3, r1
 800484a:	4611      	mov	r1, r2
 800484c:	4b3b      	ldr	r3, [pc, #236]	@ (800493c <UART_SetConfig+0x2d4>)
 800484e:	fba3 2301 	umull	r2, r3, r3, r1
 8004852:	095b      	lsrs	r3, r3, #5
 8004854:	2264      	movs	r2, #100	@ 0x64
 8004856:	fb02 f303 	mul.w	r3, r2, r3
 800485a:	1acb      	subs	r3, r1, r3
 800485c:	00db      	lsls	r3, r3, #3
 800485e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004862:	4b36      	ldr	r3, [pc, #216]	@ (800493c <UART_SetConfig+0x2d4>)
 8004864:	fba3 2302 	umull	r2, r3, r3, r2
 8004868:	095b      	lsrs	r3, r3, #5
 800486a:	005b      	lsls	r3, r3, #1
 800486c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004870:	441c      	add	r4, r3
 8004872:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004876:	2200      	movs	r2, #0
 8004878:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800487c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004880:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004884:	4642      	mov	r2, r8
 8004886:	464b      	mov	r3, r9
 8004888:	1891      	adds	r1, r2, r2
 800488a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800488c:	415b      	adcs	r3, r3
 800488e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004890:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004894:	4641      	mov	r1, r8
 8004896:	1851      	adds	r1, r2, r1
 8004898:	6339      	str	r1, [r7, #48]	@ 0x30
 800489a:	4649      	mov	r1, r9
 800489c:	414b      	adcs	r3, r1
 800489e:	637b      	str	r3, [r7, #52]	@ 0x34
 80048a0:	f04f 0200 	mov.w	r2, #0
 80048a4:	f04f 0300 	mov.w	r3, #0
 80048a8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80048ac:	4659      	mov	r1, fp
 80048ae:	00cb      	lsls	r3, r1, #3
 80048b0:	4651      	mov	r1, sl
 80048b2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80048b6:	4651      	mov	r1, sl
 80048b8:	00ca      	lsls	r2, r1, #3
 80048ba:	4610      	mov	r0, r2
 80048bc:	4619      	mov	r1, r3
 80048be:	4603      	mov	r3, r0
 80048c0:	4642      	mov	r2, r8
 80048c2:	189b      	adds	r3, r3, r2
 80048c4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80048c8:	464b      	mov	r3, r9
 80048ca:	460a      	mov	r2, r1
 80048cc:	eb42 0303 	adc.w	r3, r2, r3
 80048d0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80048d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048d8:	685b      	ldr	r3, [r3, #4]
 80048da:	2200      	movs	r2, #0
 80048dc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80048e0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80048e4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80048e8:	460b      	mov	r3, r1
 80048ea:	18db      	adds	r3, r3, r3
 80048ec:	62bb      	str	r3, [r7, #40]	@ 0x28
 80048ee:	4613      	mov	r3, r2
 80048f0:	eb42 0303 	adc.w	r3, r2, r3
 80048f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80048f6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80048fa:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80048fe:	f7fb fdf7 	bl	80004f0 <__aeabi_uldivmod>
 8004902:	4602      	mov	r2, r0
 8004904:	460b      	mov	r3, r1
 8004906:	4b0d      	ldr	r3, [pc, #52]	@ (800493c <UART_SetConfig+0x2d4>)
 8004908:	fba3 1302 	umull	r1, r3, r3, r2
 800490c:	095b      	lsrs	r3, r3, #5
 800490e:	2164      	movs	r1, #100	@ 0x64
 8004910:	fb01 f303 	mul.w	r3, r1, r3
 8004914:	1ad3      	subs	r3, r2, r3
 8004916:	00db      	lsls	r3, r3, #3
 8004918:	3332      	adds	r3, #50	@ 0x32
 800491a:	4a08      	ldr	r2, [pc, #32]	@ (800493c <UART_SetConfig+0x2d4>)
 800491c:	fba2 2303 	umull	r2, r3, r2, r3
 8004920:	095b      	lsrs	r3, r3, #5
 8004922:	f003 0207 	and.w	r2, r3, #7
 8004926:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	4422      	add	r2, r4
 800492e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004930:	e106      	b.n	8004b40 <UART_SetConfig+0x4d8>
 8004932:	bf00      	nop
 8004934:	40011000 	.word	0x40011000
 8004938:	40011400 	.word	0x40011400
 800493c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004940:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004944:	2200      	movs	r2, #0
 8004946:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800494a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800494e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004952:	4642      	mov	r2, r8
 8004954:	464b      	mov	r3, r9
 8004956:	1891      	adds	r1, r2, r2
 8004958:	6239      	str	r1, [r7, #32]
 800495a:	415b      	adcs	r3, r3
 800495c:	627b      	str	r3, [r7, #36]	@ 0x24
 800495e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004962:	4641      	mov	r1, r8
 8004964:	1854      	adds	r4, r2, r1
 8004966:	4649      	mov	r1, r9
 8004968:	eb43 0501 	adc.w	r5, r3, r1
 800496c:	f04f 0200 	mov.w	r2, #0
 8004970:	f04f 0300 	mov.w	r3, #0
 8004974:	00eb      	lsls	r3, r5, #3
 8004976:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800497a:	00e2      	lsls	r2, r4, #3
 800497c:	4614      	mov	r4, r2
 800497e:	461d      	mov	r5, r3
 8004980:	4643      	mov	r3, r8
 8004982:	18e3      	adds	r3, r4, r3
 8004984:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004988:	464b      	mov	r3, r9
 800498a:	eb45 0303 	adc.w	r3, r5, r3
 800498e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004992:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004996:	685b      	ldr	r3, [r3, #4]
 8004998:	2200      	movs	r2, #0
 800499a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800499e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80049a2:	f04f 0200 	mov.w	r2, #0
 80049a6:	f04f 0300 	mov.w	r3, #0
 80049aa:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80049ae:	4629      	mov	r1, r5
 80049b0:	008b      	lsls	r3, r1, #2
 80049b2:	4621      	mov	r1, r4
 80049b4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80049b8:	4621      	mov	r1, r4
 80049ba:	008a      	lsls	r2, r1, #2
 80049bc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80049c0:	f7fb fd96 	bl	80004f0 <__aeabi_uldivmod>
 80049c4:	4602      	mov	r2, r0
 80049c6:	460b      	mov	r3, r1
 80049c8:	4b60      	ldr	r3, [pc, #384]	@ (8004b4c <UART_SetConfig+0x4e4>)
 80049ca:	fba3 2302 	umull	r2, r3, r3, r2
 80049ce:	095b      	lsrs	r3, r3, #5
 80049d0:	011c      	lsls	r4, r3, #4
 80049d2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80049d6:	2200      	movs	r2, #0
 80049d8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80049dc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80049e0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80049e4:	4642      	mov	r2, r8
 80049e6:	464b      	mov	r3, r9
 80049e8:	1891      	adds	r1, r2, r2
 80049ea:	61b9      	str	r1, [r7, #24]
 80049ec:	415b      	adcs	r3, r3
 80049ee:	61fb      	str	r3, [r7, #28]
 80049f0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80049f4:	4641      	mov	r1, r8
 80049f6:	1851      	adds	r1, r2, r1
 80049f8:	6139      	str	r1, [r7, #16]
 80049fa:	4649      	mov	r1, r9
 80049fc:	414b      	adcs	r3, r1
 80049fe:	617b      	str	r3, [r7, #20]
 8004a00:	f04f 0200 	mov.w	r2, #0
 8004a04:	f04f 0300 	mov.w	r3, #0
 8004a08:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004a0c:	4659      	mov	r1, fp
 8004a0e:	00cb      	lsls	r3, r1, #3
 8004a10:	4651      	mov	r1, sl
 8004a12:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004a16:	4651      	mov	r1, sl
 8004a18:	00ca      	lsls	r2, r1, #3
 8004a1a:	4610      	mov	r0, r2
 8004a1c:	4619      	mov	r1, r3
 8004a1e:	4603      	mov	r3, r0
 8004a20:	4642      	mov	r2, r8
 8004a22:	189b      	adds	r3, r3, r2
 8004a24:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004a28:	464b      	mov	r3, r9
 8004a2a:	460a      	mov	r2, r1
 8004a2c:	eb42 0303 	adc.w	r3, r2, r3
 8004a30:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004a34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a38:	685b      	ldr	r3, [r3, #4]
 8004a3a:	2200      	movs	r2, #0
 8004a3c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004a3e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004a40:	f04f 0200 	mov.w	r2, #0
 8004a44:	f04f 0300 	mov.w	r3, #0
 8004a48:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004a4c:	4649      	mov	r1, r9
 8004a4e:	008b      	lsls	r3, r1, #2
 8004a50:	4641      	mov	r1, r8
 8004a52:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004a56:	4641      	mov	r1, r8
 8004a58:	008a      	lsls	r2, r1, #2
 8004a5a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004a5e:	f7fb fd47 	bl	80004f0 <__aeabi_uldivmod>
 8004a62:	4602      	mov	r2, r0
 8004a64:	460b      	mov	r3, r1
 8004a66:	4611      	mov	r1, r2
 8004a68:	4b38      	ldr	r3, [pc, #224]	@ (8004b4c <UART_SetConfig+0x4e4>)
 8004a6a:	fba3 2301 	umull	r2, r3, r3, r1
 8004a6e:	095b      	lsrs	r3, r3, #5
 8004a70:	2264      	movs	r2, #100	@ 0x64
 8004a72:	fb02 f303 	mul.w	r3, r2, r3
 8004a76:	1acb      	subs	r3, r1, r3
 8004a78:	011b      	lsls	r3, r3, #4
 8004a7a:	3332      	adds	r3, #50	@ 0x32
 8004a7c:	4a33      	ldr	r2, [pc, #204]	@ (8004b4c <UART_SetConfig+0x4e4>)
 8004a7e:	fba2 2303 	umull	r2, r3, r2, r3
 8004a82:	095b      	lsrs	r3, r3, #5
 8004a84:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004a88:	441c      	add	r4, r3
 8004a8a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004a8e:	2200      	movs	r2, #0
 8004a90:	673b      	str	r3, [r7, #112]	@ 0x70
 8004a92:	677a      	str	r2, [r7, #116]	@ 0x74
 8004a94:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004a98:	4642      	mov	r2, r8
 8004a9a:	464b      	mov	r3, r9
 8004a9c:	1891      	adds	r1, r2, r2
 8004a9e:	60b9      	str	r1, [r7, #8]
 8004aa0:	415b      	adcs	r3, r3
 8004aa2:	60fb      	str	r3, [r7, #12]
 8004aa4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004aa8:	4641      	mov	r1, r8
 8004aaa:	1851      	adds	r1, r2, r1
 8004aac:	6039      	str	r1, [r7, #0]
 8004aae:	4649      	mov	r1, r9
 8004ab0:	414b      	adcs	r3, r1
 8004ab2:	607b      	str	r3, [r7, #4]
 8004ab4:	f04f 0200 	mov.w	r2, #0
 8004ab8:	f04f 0300 	mov.w	r3, #0
 8004abc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004ac0:	4659      	mov	r1, fp
 8004ac2:	00cb      	lsls	r3, r1, #3
 8004ac4:	4651      	mov	r1, sl
 8004ac6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004aca:	4651      	mov	r1, sl
 8004acc:	00ca      	lsls	r2, r1, #3
 8004ace:	4610      	mov	r0, r2
 8004ad0:	4619      	mov	r1, r3
 8004ad2:	4603      	mov	r3, r0
 8004ad4:	4642      	mov	r2, r8
 8004ad6:	189b      	adds	r3, r3, r2
 8004ad8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004ada:	464b      	mov	r3, r9
 8004adc:	460a      	mov	r2, r1
 8004ade:	eb42 0303 	adc.w	r3, r2, r3
 8004ae2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004ae4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ae8:	685b      	ldr	r3, [r3, #4]
 8004aea:	2200      	movs	r2, #0
 8004aec:	663b      	str	r3, [r7, #96]	@ 0x60
 8004aee:	667a      	str	r2, [r7, #100]	@ 0x64
 8004af0:	f04f 0200 	mov.w	r2, #0
 8004af4:	f04f 0300 	mov.w	r3, #0
 8004af8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004afc:	4649      	mov	r1, r9
 8004afe:	008b      	lsls	r3, r1, #2
 8004b00:	4641      	mov	r1, r8
 8004b02:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004b06:	4641      	mov	r1, r8
 8004b08:	008a      	lsls	r2, r1, #2
 8004b0a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004b0e:	f7fb fcef 	bl	80004f0 <__aeabi_uldivmod>
 8004b12:	4602      	mov	r2, r0
 8004b14:	460b      	mov	r3, r1
 8004b16:	4b0d      	ldr	r3, [pc, #52]	@ (8004b4c <UART_SetConfig+0x4e4>)
 8004b18:	fba3 1302 	umull	r1, r3, r3, r2
 8004b1c:	095b      	lsrs	r3, r3, #5
 8004b1e:	2164      	movs	r1, #100	@ 0x64
 8004b20:	fb01 f303 	mul.w	r3, r1, r3
 8004b24:	1ad3      	subs	r3, r2, r3
 8004b26:	011b      	lsls	r3, r3, #4
 8004b28:	3332      	adds	r3, #50	@ 0x32
 8004b2a:	4a08      	ldr	r2, [pc, #32]	@ (8004b4c <UART_SetConfig+0x4e4>)
 8004b2c:	fba2 2303 	umull	r2, r3, r2, r3
 8004b30:	095b      	lsrs	r3, r3, #5
 8004b32:	f003 020f 	and.w	r2, r3, #15
 8004b36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	4422      	add	r2, r4
 8004b3e:	609a      	str	r2, [r3, #8]
}
 8004b40:	bf00      	nop
 8004b42:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004b46:	46bd      	mov	sp, r7
 8004b48:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004b4c:	51eb851f 	.word	0x51eb851f

08004b50 <_tx_byte_allocate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_byte_allocate(TX_BYTE_POOL *pool_ptr, VOID **memory_ptr, ULONG memory_size,  ULONG wait_option)
{
 8004b50:	b580      	push	{r7, lr}
 8004b52:	b096      	sub	sp, #88	@ 0x58
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	60f8      	str	r0, [r7, #12]
 8004b58:	60b9      	str	r1, [r7, #8]
 8004b5a:	607a      	str	r2, [r7, #4]
 8004b5c:	603b      	str	r3, [r7, #0]
#endif


    /* Round the memory size up to the next size that is evenly divisible by
       an ALIGN_TYPE (this is typically a 32-bit ULONG).  This guarantees proper alignment.  */
    memory_size = (((memory_size + (sizeof(ALIGN_TYPE)))-((ALIGN_TYPE) 1))/(sizeof(ALIGN_TYPE))) * (sizeof(ALIGN_TYPE));
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	3303      	adds	r3, #3
 8004b62:	f023 0303 	bic.w	r3, r3, #3
 8004b66:	607b      	str	r3, [r7, #4]
{
unsigned int posture;
#ifdef TX_PORT_USE_BASEPRI
    __asm__ volatile ("MRS  %0, BASEPRI ": "=r" (posture));
#else
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8004b68:	f3ef 8310 	mrs	r3, PRIMASK
 8004b6c:	637b      	str	r3, [r7, #52]	@ 0x34
#endif
    return(posture);
 8004b6e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34

__attribute__( ( always_inline ) ) static inline unsigned int __disable_interrupts(void)
{
unsigned int int_posture;

    int_posture = __get_interrupt_posture();
 8004b70:	633b      	str	r3, [r7, #48]	@ 0x30

#ifdef TX_PORT_USE_BASEPRI
    __set_basepri_value(TX_PORT_BASEPRI);
#else
    __asm__ volatile ("CPSID i" : : : "memory");
 8004b72:	b672      	cpsid	i
#endif
    return(int_posture);
 8004b74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

    /* Disable interrupts.  */
    TX_DISABLE
 8004b76:	657b      	str	r3, [r7, #84]	@ 0x54

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 8004b78:	4b55      	ldr	r3, [pc, #340]	@ (8004cd0 <_tx_byte_allocate+0x180>)
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	64bb      	str	r3, [r7, #72]	@ 0x48
    lower_tbu =  *((ULONG *) (log_entry_ptr + TX_EL_EVENT_TIME_LOWER_OFFSET));
    upper_tbu =  *((ULONG *) (log_entry_ptr + TX_EL_EVENT_TIME_UPPER_OFFSET));
#endif

    /* Set the search finished flag to false.  */
    finished =  TX_FALSE;
 8004b7e:	2300      	movs	r3, #0
 8004b80:	64fb      	str	r3, [r7, #76]	@ 0x4c
    /* Loop to handle cases where the owner of the pool changed.  */
    do
    {

        /* Indicate that this thread is the current owner.  */
        pool_ptr -> tx_byte_pool_owner =  thread_ptr;
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004b86:	621a      	str	r2, [r3, #32]
 8004b88:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004b8a:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004b8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b8e:	f383 8810 	msr	PRIMASK, r3
}
 8004b92:	bf00      	nop
        /* Restore interrupts.  */
        TX_RESTORE

        /* At this point, the executing thread owns the pool and can perform a search
           for free memory.  */
        work_ptr =  _tx_byte_pool_search(pool_ptr, memory_size);
 8004b94:	6879      	ldr	r1, [r7, #4]
 8004b96:	68f8      	ldr	r0, [r7, #12]
 8004b98:	f000 f9b2 	bl	8004f00 <_tx_byte_pool_search>
 8004b9c:	6478      	str	r0, [r7, #68]	@ 0x44
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8004b9e:	f3ef 8310 	mrs	r3, PRIMASK
 8004ba2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 8004ba4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 8004ba6:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 8004ba8:	b672      	cpsid	i
    return(int_posture);
 8004baa:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Optional processing extension.  */
        TX_BYTE_ALLOCATE_EXTENSION

        /* Lockout interrupts.  */
        TX_DISABLE
 8004bac:	657b      	str	r3, [r7, #84]	@ 0x54

        /* Determine if we are finished.  */
        if (work_ptr != TX_NULL)
 8004bae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d002      	beq.n	8004bba <_tx_byte_allocate+0x6a>
        {

            /* Yes, we have found a block the search is finished.  */
            finished =  TX_TRUE;
 8004bb4:	2301      	movs	r3, #1
 8004bb6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004bb8:	e006      	b.n	8004bc8 <_tx_byte_allocate+0x78>
        }
        else
        {

            /* No block was found, does this thread still own the pool?  */
            if (pool_ptr -> tx_byte_pool_owner == thread_ptr)
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	6a1b      	ldr	r3, [r3, #32]
 8004bbe:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004bc0:	429a      	cmp	r2, r3
 8004bc2:	d101      	bne.n	8004bc8 <_tx_byte_allocate+0x78>
            {

                /* Yes, then we have looked through the entire pool and haven't found the memory.  */
                finished =  TX_TRUE;
 8004bc4:	2301      	movs	r3, #1
 8004bc6:	64fb      	str	r3, [r7, #76]	@ 0x4c
            }
        }

    } while (finished == TX_FALSE);
 8004bc8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d0d9      	beq.n	8004b82 <_tx_byte_allocate+0x32>

    /* Copy the pointer into the return destination.  */
    *memory_ptr =  (VOID *) work_ptr;
 8004bce:	68bb      	ldr	r3, [r7, #8]
 8004bd0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004bd2:	601a      	str	r2, [r3, #0]

    /* Determine if memory was found.  */
    if (work_ptr != TX_NULL)
 8004bd4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d008      	beq.n	8004bec <_tx_byte_allocate+0x9c>
 8004bda:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004bdc:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004bde:	6a3b      	ldr	r3, [r7, #32]
 8004be0:	f383 8810 	msr	PRIMASK, r3
}
 8004be4:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Set the status to success.  */
        status =  TX_SUCCESS;
 8004be6:	2300      	movs	r3, #0
 8004be8:	653b      	str	r3, [r7, #80]	@ 0x50
 8004bea:	e06c      	b.n	8004cc6 <_tx_byte_allocate+0x176>
    {

        /* No memory of sufficient size was found...  */

        /* Determine if the request specifies suspension.  */
        if (wait_option != TX_NO_WAIT)
 8004bec:	683b      	ldr	r3, [r7, #0]
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d061      	beq.n	8004cb6 <_tx_byte_allocate+0x166>
        {

            /* Determine if the preempt disable flag is non-zero.  */
            if (_tx_thread_preempt_disable != ((UINT) 0))
 8004bf2:	4b38      	ldr	r3, [pc, #224]	@ (8004cd4 <_tx_byte_allocate+0x184>)
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d007      	beq.n	8004c0a <_tx_byte_allocate+0xba>
            {

                /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
                status =  TX_NO_MEMORY;
 8004bfa:	2310      	movs	r3, #16
 8004bfc:	653b      	str	r3, [r7, #80]	@ 0x50
 8004bfe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004c00:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004c02:	69fb      	ldr	r3, [r7, #28]
 8004c04:	f383 8810 	msr	PRIMASK, r3
}
 8004c08:	e05d      	b.n	8004cc6 <_tx_byte_allocate+0x176>
                /* Increment the number of suspensions on this pool.  */
                pool_ptr -> tx_byte_pool_performance_suspension_count++;
#endif

                /* Setup cleanup routine pointer.  */
                thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_byte_pool_cleanup);
 8004c0a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004c0c:	4a32      	ldr	r2, [pc, #200]	@ (8004cd8 <_tx_byte_allocate+0x188>)
 8004c0e:	669a      	str	r2, [r3, #104]	@ 0x68

                /* Setup cleanup information, i.e. this pool control
                   block.  */
                thread_ptr -> tx_thread_suspend_control_block =  (VOID *) pool_ptr;
 8004c10:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004c12:	68fa      	ldr	r2, [r7, #12]
 8004c14:	66da      	str	r2, [r3, #108]	@ 0x6c

                /* Save the return memory pointer address as well.  */
                thread_ptr -> tx_thread_additional_suspend_info =  (VOID *) memory_ptr;
 8004c16:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004c18:	68ba      	ldr	r2, [r7, #8]
 8004c1a:	67da      	str	r2, [r3, #124]	@ 0x7c

                /* Save the byte size requested.  */
                thread_ptr -> tx_thread_suspend_info =  memory_size;
 8004c1c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004c1e:	687a      	ldr	r2, [r7, #4]
 8004c20:	679a      	str	r2, [r3, #120]	@ 0x78

#ifndef TX_NOT_INTERRUPTABLE

                /* Increment the suspension sequence number, which is used to identify
                   this suspension event.  */
                thread_ptr -> tx_thread_suspension_sequence++;
 8004c22:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004c24:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004c28:	1c5a      	adds	r2, r3, #1
 8004c2a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004c2c:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
#endif

                /* Pickup the number of suspended threads.  */
                suspended_count =  pool_ptr -> tx_byte_pool_suspended_count;
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c34:	643b      	str	r3, [r7, #64]	@ 0x40

                /* Increment the suspension count.  */
                (pool_ptr -> tx_byte_pool_suspended_count)++;
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c3a:	1c5a      	adds	r2, r3, #1
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	629a      	str	r2, [r3, #40]	@ 0x28

                /* Setup suspension list.  */
                if (suspended_count == TX_NO_SUSPENSIONS)
 8004c40:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d109      	bne.n	8004c5a <_tx_byte_allocate+0x10a>
                {

                    /* No other threads are suspended.  Setup the head pointer and
                       just setup this threads pointers to itself.  */
                    pool_ptr -> tx_byte_pool_suspension_list =      thread_ptr;
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004c4a:	625a      	str	r2, [r3, #36]	@ 0x24
                    thread_ptr -> tx_thread_suspended_next =        thread_ptr;
 8004c4c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004c4e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004c50:	671a      	str	r2, [r3, #112]	@ 0x70
                    thread_ptr -> tx_thread_suspended_previous =    thread_ptr;
 8004c52:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004c54:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004c56:	675a      	str	r2, [r3, #116]	@ 0x74
 8004c58:	e011      	b.n	8004c7e <_tx_byte_allocate+0x12e>
                }
                else
                {

                    /* This list is not NULL, add current thread to the end. */
                    next_thread =                                   pool_ptr -> tx_byte_pool_suspension_list;
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
                    thread_ptr -> tx_thread_suspended_next =        next_thread;
 8004c60:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004c62:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004c64:	671a      	str	r2, [r3, #112]	@ 0x70
                    previous_thread =                               next_thread -> tx_thread_suspended_previous;
 8004c66:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004c68:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c6a:	63bb      	str	r3, [r7, #56]	@ 0x38
                    thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 8004c6c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004c6e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004c70:	675a      	str	r2, [r3, #116]	@ 0x74
                    previous_thread -> tx_thread_suspended_next =   thread_ptr;
 8004c72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c74:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004c76:	671a      	str	r2, [r3, #112]	@ 0x70
                    next_thread -> tx_thread_suspended_previous =   thread_ptr;
 8004c78:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004c7a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004c7c:	675a      	str	r2, [r3, #116]	@ 0x74
                }

                /* Set the state to suspended.  */
                thread_ptr -> tx_thread_state =       TX_BYTE_MEMORY;
 8004c7e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004c80:	2209      	movs	r2, #9
 8004c82:	631a      	str	r2, [r3, #48]	@ 0x30
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Set the suspending flag.  */
                thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8004c84:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004c86:	2201      	movs	r2, #1
 8004c88:	639a      	str	r2, [r3, #56]	@ 0x38

                /* Setup the timeout period.  */
                thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 8004c8a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004c8c:	683a      	ldr	r2, [r7, #0]
 8004c8e:	64da      	str	r2, [r3, #76]	@ 0x4c

                /* Temporarily disable preemption.  */
                _tx_thread_preempt_disable++;
 8004c90:	4b10      	ldr	r3, [pc, #64]	@ (8004cd4 <_tx_byte_allocate+0x184>)
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	3301      	adds	r3, #1
 8004c96:	4a0f      	ldr	r2, [pc, #60]	@ (8004cd4 <_tx_byte_allocate+0x184>)
 8004c98:	6013      	str	r3, [r2, #0]
 8004c9a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004c9c:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004c9e:	69bb      	ldr	r3, [r7, #24]
 8004ca0:	f383 8810 	msr	PRIMASK, r3
}
 8004ca4:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Call actual thread suspension routine.  */
                _tx_thread_system_suspend(thread_ptr);
 8004ca6:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 8004ca8:	f000 fdde 	bl	8005868 <_tx_thread_system_suspend>
                    *((ULONG *) (log_entry_ptr + TX_EL_EVENT_INFO_4_OFFSET)) =  (ULONG) *memory_ptr;
                }
#endif

                /* Return the completion status.  */
                status =  thread_ptr -> tx_thread_suspend_status;
 8004cac:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004cae:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004cb2:	653b      	str	r3, [r7, #80]	@ 0x50
 8004cb4:	e007      	b.n	8004cc6 <_tx_byte_allocate+0x176>
 8004cb6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004cb8:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004cba:	697b      	ldr	r3, [r7, #20]
 8004cbc:	f383 8810 	msr	PRIMASK, r3
}
 8004cc0:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Immediate return, return error completion.  */
            status =  TX_NO_MEMORY;
 8004cc2:	2310      	movs	r3, #16
 8004cc4:	653b      	str	r3, [r7, #80]	@ 0x50
        }
    }

    /* Return completion status.  */
    return(status);
 8004cc6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
}
 8004cc8:	4618      	mov	r0, r3
 8004cca:	3758      	adds	r7, #88	@ 0x58
 8004ccc:	46bd      	mov	sp, r7
 8004cce:	bd80      	pop	{r7, pc}
 8004cd0:	200042e4 	.word	0x200042e4
 8004cd4:	2000437c 	.word	0x2000437c
 8004cd8:	08004cdd 	.word	0x08004cdd

08004cdc <_tx_byte_pool_cleanup>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_byte_pool_cleanup(TX_THREAD *thread_ptr, ULONG suspension_sequence)
{
 8004cdc:	b580      	push	{r7, lr}
 8004cde:	b08e      	sub	sp, #56	@ 0x38
 8004ce0:	af00      	add	r7, sp, #0
 8004ce2:	6078      	str	r0, [r7, #4]
 8004ce4:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8004ce6:	f3ef 8310 	mrs	r3, PRIMASK
 8004cea:	623b      	str	r3, [r7, #32]
    return(posture);
 8004cec:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 8004cee:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 8004cf0:	b672      	cpsid	i
    return(int_posture);
 8004cf2:	69fb      	ldr	r3, [r7, #28]


#ifndef TX_NOT_INTERRUPTABLE

    /* Disable interrupts to remove the suspended thread from the byte pool.  */
    TX_DISABLE
 8004cf4:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Determine if the cleanup is still required.  */
    if (thread_ptr -> tx_thread_suspend_cleanup == &(_tx_byte_pool_cleanup))
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004cfa:	4a33      	ldr	r2, [pc, #204]	@ (8004dc8 <_tx_byte_pool_cleanup+0xec>)
 8004cfc:	4293      	cmp	r3, r2
 8004cfe:	d158      	bne.n	8004db2 <_tx_byte_pool_cleanup+0xd6>
    {

        /* Check for valid suspension sequence.  */
        if (suspension_sequence == thread_ptr -> tx_thread_suspension_sequence)
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004d06:	683a      	ldr	r2, [r7, #0]
 8004d08:	429a      	cmp	r2, r3
 8004d0a:	d152      	bne.n	8004db2 <_tx_byte_pool_cleanup+0xd6>
        {

            /* Setup pointer to byte pool control block.  */
            pool_ptr =  TX_VOID_TO_BYTE_POOL_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004d10:	633b      	str	r3, [r7, #48]	@ 0x30

            /* Check for a NULL byte pool pointer.  */
            if (pool_ptr != TX_NULL)
 8004d12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d04c      	beq.n	8004db2 <_tx_byte_pool_cleanup+0xd6>
            {

                /* Check for valid pool ID.  */
                if (pool_ptr -> tx_byte_pool_id == TX_BYTE_POOL_ID)
 8004d18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	4a2b      	ldr	r2, [pc, #172]	@ (8004dcc <_tx_byte_pool_cleanup+0xf0>)
 8004d1e:	4293      	cmp	r3, r2
 8004d20:	d147      	bne.n	8004db2 <_tx_byte_pool_cleanup+0xd6>
                {

                    /* Determine if there are any thread suspensions.  */
                    if (pool_ptr -> tx_byte_pool_suspended_count != TX_NO_SUSPENSIONS)
 8004d22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d043      	beq.n	8004db2 <_tx_byte_pool_cleanup+0xd6>
                        /* Setup pointer to byte pool control block.  */
                        pool_ptr =  TX_VOID_TO_BYTE_POOL_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
#endif

                        /* Thread suspended for memory... Clear the suspension cleanup flag.  */
                        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	2200      	movs	r2, #0
 8004d2e:	669a      	str	r2, [r3, #104]	@ 0x68

                        /* Decrement the suspension count.  */
                        pool_ptr -> tx_byte_pool_suspended_count--;
 8004d30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d34:	1e5a      	subs	r2, r3, #1
 8004d36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d38:	629a      	str	r2, [r3, #40]	@ 0x28

                        /* Pickup the suspended count.  */
                        suspended_count =  pool_ptr -> tx_byte_pool_suspended_count;
 8004d3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d3e:	62fb      	str	r3, [r7, #44]	@ 0x2c

                        /* Remove the suspended thread from the list.  */

                        /* See if this is the only suspended thread on the list.  */
                        if (suspended_count == TX_NO_SUSPENSIONS)
 8004d40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d103      	bne.n	8004d4e <_tx_byte_pool_cleanup+0x72>
                        {

                            /* Yes, the only suspended thread.  */

                            /* Update the head pointer.  */
                            pool_ptr -> tx_byte_pool_suspension_list =  TX_NULL;
 8004d46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d48:	2200      	movs	r2, #0
 8004d4a:	625a      	str	r2, [r3, #36]	@ 0x24
 8004d4c:	e013      	b.n	8004d76 <_tx_byte_pool_cleanup+0x9a>
                        {

                            /* At least one more thread is on the same suspension list.  */

                            /* Update the links of the adjacent threads.  */
                            next_thread =                                   thread_ptr -> tx_thread_suspended_next;
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d52:	62bb      	str	r3, [r7, #40]	@ 0x28
                            previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004d58:	627b      	str	r3, [r7, #36]	@ 0x24
                            next_thread -> tx_thread_suspended_previous =   previous_thread;
 8004d5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d5c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d5e:	675a      	str	r2, [r3, #116]	@ 0x74
                            previous_thread -> tx_thread_suspended_next =   next_thread;
 8004d60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d62:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004d64:	671a      	str	r2, [r3, #112]	@ 0x70

                            /* Determine if we need to update the head pointer.  */
                            if (pool_ptr -> tx_byte_pool_suspension_list == thread_ptr)
 8004d66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d6a:	687a      	ldr	r2, [r7, #4]
 8004d6c:	429a      	cmp	r2, r3
 8004d6e:	d102      	bne.n	8004d76 <_tx_byte_pool_cleanup+0x9a>
                            {

                                /* Update the list head pointer.  */
                                pool_ptr -> tx_byte_pool_suspension_list =      next_thread;
 8004d70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d72:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004d74:	625a      	str	r2, [r3, #36]	@ 0x24
                            }
                        }

                        /* Now we need to determine if this cleanup is from a terminate, timeout,
                           or from a wait abort.  */
                        if (thread_ptr -> tx_thread_state == TX_BYTE_MEMORY)
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d7a:	2b09      	cmp	r3, #9
 8004d7c:	d119      	bne.n	8004db2 <_tx_byte_pool_cleanup+0xd6>
                            /* Increment the number of timeouts on this byte pool.  */
                            pool_ptr -> tx_byte_pool_performance_timeout_count++;
#endif

                            /* Setup return status.  */
                            thread_ptr -> tx_thread_suspend_status =  TX_NO_MEMORY;
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	2210      	movs	r2, #16
 8004d82:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
                            /* Resume the thread!  */
                            _tx_thread_system_ni_resume(thread_ptr);
#else

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 8004d86:	4b12      	ldr	r3, [pc, #72]	@ (8004dd0 <_tx_byte_pool_cleanup+0xf4>)
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	3301      	adds	r3, #1
 8004d8c:	4a10      	ldr	r2, [pc, #64]	@ (8004dd0 <_tx_byte_pool_cleanup+0xf4>)
 8004d8e:	6013      	str	r3, [r2, #0]
 8004d90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d92:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004d94:	693b      	ldr	r3, [r7, #16]
 8004d96:	f383 8810 	msr	PRIMASK, r3
}
 8004d9a:	bf00      	nop

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Resume the thread!  */
                            _tx_thread_system_resume(thread_ptr);
 8004d9c:	6878      	ldr	r0, [r7, #4]
 8004d9e:	f000 fc63 	bl	8005668 <_tx_thread_system_resume>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8004da2:	f3ef 8310 	mrs	r3, PRIMASK
 8004da6:	61bb      	str	r3, [r7, #24]
    return(posture);
 8004da8:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 8004daa:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 8004dac:	b672      	cpsid	i
    return(int_posture);
 8004dae:	697b      	ldr	r3, [r7, #20]

                            /* Disable interrupts.  */
                            TX_DISABLE
 8004db0:	637b      	str	r3, [r7, #52]	@ 0x34
 8004db2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004db4:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	f383 8810 	msr	PRIMASK, r3
}
 8004dbc:	bf00      	nop
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 8004dbe:	bf00      	nop
 8004dc0:	3738      	adds	r7, #56	@ 0x38
 8004dc2:	46bd      	mov	sp, r7
 8004dc4:	bd80      	pop	{r7, pc}
 8004dc6:	bf00      	nop
 8004dc8:	08004cdd 	.word	0x08004cdd
 8004dcc:	42595445 	.word	0x42595445
 8004dd0:	2000437c 	.word	0x2000437c

08004dd4 <_tx_byte_pool_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_byte_pool_create(TX_BYTE_POOL *pool_ptr, CHAR *name_ptr, VOID *pool_start, ULONG pool_size)
{
 8004dd4:	b580      	push	{r7, lr}
 8004dd6:	b08e      	sub	sp, #56	@ 0x38
 8004dd8:	af00      	add	r7, sp, #0
 8004dda:	60f8      	str	r0, [r7, #12]
 8004ddc:	60b9      	str	r1, [r7, #8]
 8004dde:	607a      	str	r2, [r7, #4]
 8004de0:	603b      	str	r3, [r7, #0]
TX_BYTE_POOL        *previous_pool;
ALIGN_TYPE          *free_ptr;


    /* Initialize the byte pool control block to all zeros.  */
    TX_MEMSET(pool_ptr, 0, (sizeof(TX_BYTE_POOL)));
 8004de2:	2234      	movs	r2, #52	@ 0x34
 8004de4:	2100      	movs	r1, #0
 8004de6:	68f8      	ldr	r0, [r7, #12]
 8004de8:	f001 fd48 	bl	800687c <memset>

    /* Round the pool size down to something that is evenly divisible by
       an ULONG.  */
    pool_size =   (pool_size/(sizeof(ALIGN_TYPE))) * (sizeof(ALIGN_TYPE));
 8004dec:	683b      	ldr	r3, [r7, #0]
 8004dee:	f023 0303 	bic.w	r3, r3, #3
 8004df2:	603b      	str	r3, [r7, #0]

    /* Setup the basic byte pool fields.  */
    pool_ptr -> tx_byte_pool_name =              name_ptr;
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	68ba      	ldr	r2, [r7, #8]
 8004df8:	605a      	str	r2, [r3, #4]

    /* Save the start and size of the pool.  */
    pool_ptr -> tx_byte_pool_start =   TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	687a      	ldr	r2, [r7, #4]
 8004dfe:	619a      	str	r2, [r3, #24]
    pool_ptr -> tx_byte_pool_size =    pool_size;
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	683a      	ldr	r2, [r7, #0]
 8004e04:	61da      	str	r2, [r3, #28]

    /* Setup memory list to the beginning as well as the search pointer.  */
    pool_ptr -> tx_byte_pool_list =    TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	687a      	ldr	r2, [r7, #4]
 8004e0a:	611a      	str	r2, [r3, #16]
    pool_ptr -> tx_byte_pool_search =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	687a      	ldr	r2, [r7, #4]
 8004e10:	615a      	str	r2, [r3, #20]

    /* Initially, the pool will have two blocks.  One large block at the
       beginning that is available and a small allocated block at the end
       of the pool that is there just for the algorithm.  Be sure to count
       the available block's header in the available bytes count.  */
    pool_ptr -> tx_byte_pool_available =   pool_size - ((sizeof(VOID *)) + (sizeof(ALIGN_TYPE)));
 8004e12:	683b      	ldr	r3, [r7, #0]
 8004e14:	f1a3 0208 	sub.w	r2, r3, #8
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	609a      	str	r2, [r3, #8]
    pool_ptr -> tx_byte_pool_fragments =   ((UINT) 2);
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	2202      	movs	r2, #2
 8004e20:	60da      	str	r2, [r3, #12]
    /* Each block contains a "next" pointer that points to the next block in the pool followed by a ALIGN_TYPE
       field that contains either the constant TX_BYTE_BLOCK_FREE (if the block is free) or a pointer to the
       owning pool (if the block is allocated).  */

    /* Calculate the end of the pool's memory area.  */
    block_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	637b      	str	r3, [r7, #52]	@ 0x34
    block_ptr =  TX_UCHAR_POINTER_ADD(block_ptr, pool_size);
 8004e26:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004e28:	683b      	ldr	r3, [r7, #0]
 8004e2a:	4413      	add	r3, r2
 8004e2c:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Backup the end of the pool pointer and build the pre-allocated block.  */
    block_ptr =  TX_UCHAR_POINTER_SUB(block_ptr, (sizeof(ALIGN_TYPE)));
 8004e2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e30:	3b04      	subs	r3, #4
 8004e32:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Cast the pool pointer into a ULONG.  */
    temp_ptr =             TX_BYTE_POOL_TO_UCHAR_POINTER_CONVERT(pool_ptr);
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	633b      	str	r3, [r7, #48]	@ 0x30
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr);
 8004e38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *block_indirect_ptr =  temp_ptr;
 8004e3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e3e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004e40:	601a      	str	r2, [r3, #0]

    block_ptr =            TX_UCHAR_POINTER_SUB(block_ptr, (sizeof(UCHAR *)));
 8004e42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e44:	3b04      	subs	r3, #4
 8004e46:	637b      	str	r3, [r7, #52]	@ 0x34
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr);
 8004e48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *block_indirect_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8004e4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e4e:	687a      	ldr	r2, [r7, #4]
 8004e50:	601a      	str	r2, [r3, #0]

    /* Now setup the large available block in the pool.  */
    temp_ptr =             TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	633b      	str	r3, [r7, #48]	@ 0x30
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(temp_ptr);
 8004e56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e58:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *block_indirect_ptr =  block_ptr;
 8004e5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e5c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004e5e:	601a      	str	r2, [r3, #0]
    block_ptr =            TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	637b      	str	r3, [r7, #52]	@ 0x34
    block_ptr =            TX_UCHAR_POINTER_ADD(block_ptr, (sizeof(UCHAR *)));
 8004e64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e66:	3304      	adds	r3, #4
 8004e68:	637b      	str	r3, [r7, #52]	@ 0x34
    free_ptr =             TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(block_ptr);
 8004e6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e6c:	62bb      	str	r3, [r7, #40]	@ 0x28
    *free_ptr =            TX_BYTE_BLOCK_FREE;
 8004e6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e70:	4a1f      	ldr	r2, [pc, #124]	@ (8004ef0 <_tx_byte_pool_create+0x11c>)
 8004e72:	601a      	str	r2, [r3, #0]

    /* Clear the owner id.  */
    pool_ptr -> tx_byte_pool_owner =  TX_NULL;
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	2200      	movs	r2, #0
 8004e78:	621a      	str	r2, [r3, #32]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8004e7a:	f3ef 8310 	mrs	r3, PRIMASK
 8004e7e:	61bb      	str	r3, [r7, #24]
    return(posture);
 8004e80:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 8004e82:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 8004e84:	b672      	cpsid	i
    return(int_posture);
 8004e86:	697b      	ldr	r3, [r7, #20]

    /* Disable interrupts to place the byte pool on the created list.  */
    TX_DISABLE
 8004e88:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Setup the byte pool ID to make it valid.  */
    pool_ptr -> tx_byte_pool_id =  TX_BYTE_POOL_ID;
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	4a19      	ldr	r2, [pc, #100]	@ (8004ef4 <_tx_byte_pool_create+0x120>)
 8004e8e:	601a      	str	r2, [r3, #0]

    /* Place the byte pool on the list of created byte pools.  First,
       check for an empty list.  */
    if (_tx_byte_pool_created_count == TX_EMPTY)
 8004e90:	4b19      	ldr	r3, [pc, #100]	@ (8004ef8 <_tx_byte_pool_create+0x124>)
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d109      	bne.n	8004eac <_tx_byte_pool_create+0xd8>
    {

        /* The created byte pool list is empty.  Add byte pool to empty list.  */
        _tx_byte_pool_created_ptr =                  pool_ptr;
 8004e98:	4a18      	ldr	r2, [pc, #96]	@ (8004efc <_tx_byte_pool_create+0x128>)
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	6013      	str	r3, [r2, #0]
        pool_ptr -> tx_byte_pool_created_next =      pool_ptr;
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	68fa      	ldr	r2, [r7, #12]
 8004ea2:	62da      	str	r2, [r3, #44]	@ 0x2c
        pool_ptr -> tx_byte_pool_created_previous =  pool_ptr;
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	68fa      	ldr	r2, [r7, #12]
 8004ea8:	631a      	str	r2, [r3, #48]	@ 0x30
 8004eaa:	e011      	b.n	8004ed0 <_tx_byte_pool_create+0xfc>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_pool =      _tx_byte_pool_created_ptr;
 8004eac:	4b13      	ldr	r3, [pc, #76]	@ (8004efc <_tx_byte_pool_create+0x128>)
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	623b      	str	r3, [r7, #32]
        previous_pool =  next_pool -> tx_byte_pool_created_previous;
 8004eb2:	6a3b      	ldr	r3, [r7, #32]
 8004eb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004eb6:	61fb      	str	r3, [r7, #28]

        /* Place the new byte pool in the list.  */
        next_pool -> tx_byte_pool_created_previous =  pool_ptr;
 8004eb8:	6a3b      	ldr	r3, [r7, #32]
 8004eba:	68fa      	ldr	r2, [r7, #12]
 8004ebc:	631a      	str	r2, [r3, #48]	@ 0x30
        previous_pool -> tx_byte_pool_created_next =  pool_ptr;
 8004ebe:	69fb      	ldr	r3, [r7, #28]
 8004ec0:	68fa      	ldr	r2, [r7, #12]
 8004ec2:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Setup this byte pool's created links.  */
        pool_ptr -> tx_byte_pool_created_previous =  previous_pool;
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	69fa      	ldr	r2, [r7, #28]
 8004ec8:	631a      	str	r2, [r3, #48]	@ 0x30
        pool_ptr -> tx_byte_pool_created_next =      next_pool;
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	6a3a      	ldr	r2, [r7, #32]
 8004ece:	62da      	str	r2, [r3, #44]	@ 0x2c
    }

    /* Increment the number of created byte pools.  */
    _tx_byte_pool_created_count++;
 8004ed0:	4b09      	ldr	r3, [pc, #36]	@ (8004ef8 <_tx_byte_pool_create+0x124>)
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	3301      	adds	r3, #1
 8004ed6:	4a08      	ldr	r2, [pc, #32]	@ (8004ef8 <_tx_byte_pool_create+0x124>)
 8004ed8:	6013      	str	r3, [r2, #0]
 8004eda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004edc:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004ede:	693b      	ldr	r3, [r7, #16]
 8004ee0:	f383 8810 	msr	PRIMASK, r3
}
 8004ee4:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 8004ee6:	2300      	movs	r3, #0
}
 8004ee8:	4618      	mov	r0, r3
 8004eea:	3738      	adds	r7, #56	@ 0x38
 8004eec:	46bd      	mov	sp, r7
 8004eee:	bd80      	pop	{r7, pc}
 8004ef0:	ffffeeee 	.word	0xffffeeee
 8004ef4:	42595445 	.word	0x42595445
 8004ef8:	200042d8 	.word	0x200042d8
 8004efc:	200042d4 	.word	0x200042d4

08004f00 <_tx_byte_pool_search>:
/*                                            calculation,                */
/*                                            resulting in version 6.1.7  */
/*                                                                        */
/**************************************************************************/
UCHAR  *_tx_byte_pool_search(TX_BYTE_POOL *pool_ptr, ULONG memory_size)
{
 8004f00:	b480      	push	{r7}
 8004f02:	b097      	sub	sp, #92	@ 0x5c
 8004f04:	af00      	add	r7, sp, #0
 8004f06:	6078      	str	r0, [r7, #4]
 8004f08:	6039      	str	r1, [r7, #0]
UCHAR           *next_ptr;
UCHAR           **this_block_link_ptr;
UCHAR           **next_block_link_ptr;
ULONG           available_bytes;
UINT            examine_blocks;
UINT            first_free_block_found =  TX_FALSE;
 8004f0a:	2300      	movs	r3, #0
 8004f0c:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8004f0e:	f3ef 8310 	mrs	r3, PRIMASK
 8004f12:	627b      	str	r3, [r7, #36]	@ 0x24
    return(posture);
 8004f14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    int_posture = __get_interrupt_posture();
 8004f16:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSID i" : : : "memory");
 8004f18:	b672      	cpsid	i
    return(int_posture);
 8004f1a:	6a3b      	ldr	r3, [r7, #32]
UCHAR           *work_ptr;
ULONG           total_theoretical_available;


    /* Disable interrupts.  */
    TX_DISABLE
 8004f1c:	657b      	str	r3, [r7, #84]	@ 0x54

    /* First, determine if there are enough bytes in the pool.  */
    /* Theoretical bytes available = free bytes + ((fragments-2) * overhead of each block) */
    total_theoretical_available = pool_ptr -> tx_byte_pool_available + ((pool_ptr -> tx_byte_pool_fragments - 2) * ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE))));
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	689a      	ldr	r2, [r3, #8]
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	68db      	ldr	r3, [r3, #12]
 8004f26:	3b02      	subs	r3, #2
 8004f28:	00db      	lsls	r3, r3, #3
 8004f2a:	4413      	add	r3, r2
 8004f2c:	643b      	str	r3, [r7, #64]	@ 0x40
    if (memory_size >= total_theoretical_available)
 8004f2e:	683a      	ldr	r2, [r7, #0]
 8004f30:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004f32:	429a      	cmp	r2, r3
 8004f34:	d308      	bcc.n	8004f48 <_tx_byte_pool_search+0x48>
 8004f36:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004f38:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004f3a:	69fb      	ldr	r3, [r7, #28]
 8004f3c:	f383 8810 	msr	PRIMASK, r3
}
 8004f40:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Not enough memory, return a NULL pointer.  */
        current_ptr =  TX_NULL;
 8004f42:	2300      	movs	r3, #0
 8004f44:	653b      	str	r3, [r7, #80]	@ 0x50
 8004f46:	e0dd      	b.n	8005104 <_tx_byte_pool_search+0x204>
    }
    else
    {

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(thread_ptr)
 8004f48:	4b72      	ldr	r3, [pc, #456]	@ (8005114 <_tx_byte_pool_search+0x214>)
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* Setup ownership of the byte pool.  */
        pool_ptr -> tx_byte_pool_owner =  thread_ptr;
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004f52:	621a      	str	r2, [r3, #32]

        /* Walk through the memory pool in search for a large enough block.  */
        current_ptr =      pool_ptr -> tx_byte_pool_search;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	695b      	ldr	r3, [r3, #20]
 8004f58:	653b      	str	r3, [r7, #80]	@ 0x50
        examine_blocks =   pool_ptr -> tx_byte_pool_fragments + ((UINT) 1);
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	68db      	ldr	r3, [r3, #12]
 8004f5e:	3301      	adds	r3, #1
 8004f60:	64bb      	str	r3, [r7, #72]	@ 0x48
        available_bytes =  ((ULONG) 0);
 8004f62:	2300      	movs	r3, #0
 8004f64:	64fb      	str	r3, [r7, #76]	@ 0x4c
            /* Increment the number of fragments searched on this pool.  */
            pool_ptr -> tx_byte_pool_performance_search_count++;
#endif

            /* Check to see if this block is free.  */
            work_ptr =  TX_UCHAR_POINTER_ADD(current_ptr, (sizeof(UCHAR *)));
 8004f66:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004f68:	3304      	adds	r3, #4
 8004f6a:	63bb      	str	r3, [r7, #56]	@ 0x38
            free_ptr =  TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 8004f6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f6e:	637b      	str	r3, [r7, #52]	@ 0x34
            if ((*free_ptr) == TX_BYTE_BLOCK_FREE)
 8004f70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	4a68      	ldr	r2, [pc, #416]	@ (8005118 <_tx_byte_pool_search+0x218>)
 8004f76:	4293      	cmp	r3, r2
 8004f78:	d143      	bne.n	8005002 <_tx_byte_pool_search+0x102>
            {

                /* Determine if this is the first free block.  */
                if (first_free_block_found == TX_FALSE)
 8004f7a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d104      	bne.n	8004f8a <_tx_byte_pool_search+0x8a>
                {
                    /* This is the first free block.  */
                    pool_ptr->tx_byte_pool_search =  current_ptr;
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8004f84:	615a      	str	r2, [r3, #20]

                    /* Set the flag to indicate we have found the first free
                       block.  */
                    first_free_block_found =  TX_TRUE;
 8004f86:	2301      	movs	r3, #1
 8004f88:	647b      	str	r3, [r7, #68]	@ 0x44
                }

                /* Block is free, see if it is large enough.  */

                /* Pickup the next block's pointer.  */
                this_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 8004f8a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004f8c:	633b      	str	r3, [r7, #48]	@ 0x30
                next_ptr =             *this_block_link_ptr;
 8004f8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	62fb      	str	r3, [r7, #44]	@ 0x2c

                /* Calculate the number of bytes available in this block.  */
                available_bytes =   TX_UCHAR_POINTER_DIF(next_ptr, current_ptr);
 8004f94:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004f96:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004f98:	1ad3      	subs	r3, r2, r3
 8004f9a:	64fb      	str	r3, [r7, #76]	@ 0x4c
                available_bytes =   available_bytes - ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)));
 8004f9c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004f9e:	3b08      	subs	r3, #8
 8004fa0:	64fb      	str	r3, [r7, #76]	@ 0x4c

                /* If this is large enough, we are done because our first-fit algorithm
                   has been satisfied!  */
                if (available_bytes >= memory_size)
 8004fa2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004fa4:	683b      	ldr	r3, [r7, #0]
 8004fa6:	429a      	cmp	r2, r3
 8004fa8:	d257      	bcs.n	800505a <_tx_byte_pool_search+0x15a>
                }
                else
                {

                    /* Clear the available bytes variable.  */
                    available_bytes =  ((ULONG) 0);
 8004faa:	2300      	movs	r3, #0
 8004fac:	64fb      	str	r3, [r7, #76]	@ 0x4c

                    /* Not enough memory, check to see if the neighbor is
                       free and can be merged.  */
                    work_ptr =  TX_UCHAR_POINTER_ADD(next_ptr, (sizeof(UCHAR *)));
 8004fae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004fb0:	3304      	adds	r3, #4
 8004fb2:	63bb      	str	r3, [r7, #56]	@ 0x38
                    free_ptr =  TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 8004fb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004fb6:	637b      	str	r3, [r7, #52]	@ 0x34
                    if ((*free_ptr) == TX_BYTE_BLOCK_FREE)
 8004fb8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	4a56      	ldr	r2, [pc, #344]	@ (8005118 <_tx_byte_pool_search+0x218>)
 8004fbe:	4293      	cmp	r3, r2
 8004fc0:	d113      	bne.n	8004fea <_tx_byte_pool_search+0xea>
                    {

                        /* Yes, neighbor block can be merged!  This is quickly accomplished
                           by updating the current block with the next blocks pointer.  */
                        next_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 8004fc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004fc4:	62bb      	str	r3, [r7, #40]	@ 0x28
                        *this_block_link_ptr =  *next_block_link_ptr;
 8004fc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fc8:	681a      	ldr	r2, [r3, #0]
 8004fca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fcc:	601a      	str	r2, [r3, #0]

                        /* Reduce the fragment total.  We don't need to increase the bytes
                           available because all free headers are also included in the available
                           count.  */
                        pool_ptr -> tx_byte_pool_fragments--;
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	68db      	ldr	r3, [r3, #12]
 8004fd2:	1e5a      	subs	r2, r3, #1
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	60da      	str	r2, [r3, #12]
                        /* Increment the number of blocks merged on this pool.  */
                        pool_ptr -> tx_byte_pool_performance_merge_count++;
#endif

                        /* See if the search pointer is affected.  */
                        if (pool_ptr -> tx_byte_pool_search ==  next_ptr)
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	695b      	ldr	r3, [r3, #20]
 8004fdc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004fde:	429a      	cmp	r2, r3
 8004fe0:	d114      	bne.n	800500c <_tx_byte_pool_search+0x10c>
                        {
                            /* Yes, update the search pointer.   */
                            pool_ptr -> tx_byte_pool_search =  current_ptr;
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8004fe6:	615a      	str	r2, [r3, #20]
 8004fe8:	e010      	b.n	800500c <_tx_byte_pool_search+0x10c>
                        }
                    }
                    else
                    {
                        /* Neighbor is not free so we can skip over it!  */
                        next_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 8004fea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004fec:	62bb      	str	r3, [r7, #40]	@ 0x28
                        current_ptr =  *next_block_link_ptr;
 8004fee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	653b      	str	r3, [r7, #80]	@ 0x50

                        /* Decrement the examined block count to account for this one.  */
                        if (examine_blocks != ((UINT) 0))
 8004ff4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d008      	beq.n	800500c <_tx_byte_pool_search+0x10c>
                        {
                            examine_blocks--;
 8004ffa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004ffc:	3b01      	subs	r3, #1
 8004ffe:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005000:	e004      	b.n	800500c <_tx_byte_pool_search+0x10c>
            }
            else
            {

                /* Block is not free, move to next block.  */
                this_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 8005002:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005004:	633b      	str	r3, [r7, #48]	@ 0x30
                current_ptr =  *this_block_link_ptr;
 8005006:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	653b      	str	r3, [r7, #80]	@ 0x50
            }

            /* Another block has been searched... decrement counter.  */
            if (examine_blocks != ((UINT) 0))
 800500c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800500e:	2b00      	cmp	r3, #0
 8005010:	d002      	beq.n	8005018 <_tx_byte_pool_search+0x118>
            {

                examine_blocks--;
 8005012:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005014:	3b01      	subs	r3, #1
 8005016:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005018:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800501a:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800501c:	693b      	ldr	r3, [r7, #16]
 800501e:	f383 8810 	msr	PRIMASK, r3
}
 8005022:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8005024:	f3ef 8310 	mrs	r3, PRIMASK
 8005028:	61bb      	str	r3, [r7, #24]
    return(posture);
 800502a:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800502c:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800502e:	b672      	cpsid	i
    return(int_posture);
 8005030:	697b      	ldr	r3, [r7, #20]

            /* Restore interrupts temporarily.  */
            TX_RESTORE

            /* Disable interrupts.  */
            TX_DISABLE
 8005032:	657b      	str	r3, [r7, #84]	@ 0x54

            /* Determine if anything has changed in terms of pool ownership.  */
            if (pool_ptr -> tx_byte_pool_owner != thread_ptr)
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	6a1b      	ldr	r3, [r3, #32]
 8005038:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800503a:	429a      	cmp	r2, r3
 800503c:	d009      	beq.n	8005052 <_tx_byte_pool_search+0x152>
            {

                /* Pool changed ownership in the brief period interrupts were
                   enabled.  Reset the search.  */
                current_ptr =      pool_ptr -> tx_byte_pool_search;
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	695b      	ldr	r3, [r3, #20]
 8005042:	653b      	str	r3, [r7, #80]	@ 0x50
                examine_blocks =   pool_ptr -> tx_byte_pool_fragments + ((UINT) 1);
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	68db      	ldr	r3, [r3, #12]
 8005048:	3301      	adds	r3, #1
 800504a:	64bb      	str	r3, [r7, #72]	@ 0x48

                /* Setup our ownership again.  */
                pool_ptr -> tx_byte_pool_owner =  thread_ptr;
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005050:	621a      	str	r2, [r3, #32]
            }
        } while(examine_blocks != ((UINT) 0));
 8005052:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005054:	2b00      	cmp	r3, #0
 8005056:	d186      	bne.n	8004f66 <_tx_byte_pool_search+0x66>
 8005058:	e000      	b.n	800505c <_tx_byte_pool_search+0x15c>
                    break;
 800505a:	bf00      	nop

        /* Determine if a block was found.  If so, determine if it needs to be
           split.  */
        if (available_bytes != ((ULONG) 0))
 800505c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800505e:	2b00      	cmp	r3, #0
 8005060:	d048      	beq.n	80050f4 <_tx_byte_pool_search+0x1f4>
        {

            /* Determine if we need to split this block.  */
            if ((available_bytes - memory_size) >= ((ULONG) TX_BYTE_BLOCK_MIN))
 8005062:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005064:	683b      	ldr	r3, [r7, #0]
 8005066:	1ad3      	subs	r3, r2, r3
 8005068:	2b13      	cmp	r3, #19
 800506a:	d91e      	bls.n	80050aa <_tx_byte_pool_search+0x1aa>
            {

                /* Split the block.  */
                next_ptr =  TX_UCHAR_POINTER_ADD(current_ptr, (memory_size + ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)))));
 800506c:	683b      	ldr	r3, [r7, #0]
 800506e:	3308      	adds	r3, #8
 8005070:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8005072:	4413      	add	r3, r2
 8005074:	62fb      	str	r3, [r7, #44]	@ 0x2c

                /* Setup the new free block.  */
                next_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 8005076:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005078:	62bb      	str	r3, [r7, #40]	@ 0x28
                this_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 800507a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800507c:	633b      	str	r3, [r7, #48]	@ 0x30
                *next_block_link_ptr =  *this_block_link_ptr;
 800507e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005080:	681a      	ldr	r2, [r3, #0]
 8005082:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005084:	601a      	str	r2, [r3, #0]
                work_ptr =              TX_UCHAR_POINTER_ADD(next_ptr, (sizeof(UCHAR *)));
 8005086:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005088:	3304      	adds	r3, #4
 800508a:	63bb      	str	r3, [r7, #56]	@ 0x38
                free_ptr =              TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 800508c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800508e:	637b      	str	r3, [r7, #52]	@ 0x34
                *free_ptr =             TX_BYTE_BLOCK_FREE;
 8005090:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005092:	4a21      	ldr	r2, [pc, #132]	@ (8005118 <_tx_byte_pool_search+0x218>)
 8005094:	601a      	str	r2, [r3, #0]

                /* Increase the total fragment counter.  */
                pool_ptr -> tx_byte_pool_fragments++;
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	68db      	ldr	r3, [r3, #12]
 800509a:	1c5a      	adds	r2, r3, #1
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	60da      	str	r2, [r3, #12]

                /* Update the current pointer to point at the newly created block.  */
                *this_block_link_ptr =  next_ptr;
 80050a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050a2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80050a4:	601a      	str	r2, [r3, #0]

                /* Set available equal to memory size for subsequent calculation.  */
                available_bytes =  memory_size;
 80050a6:	683b      	ldr	r3, [r7, #0]
 80050a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
                pool_ptr -> tx_byte_pool_performance_split_count++;
#endif
            }

            /* In any case, mark the current block as allocated.  */
            work_ptr =              TX_UCHAR_POINTER_ADD(current_ptr, (sizeof(UCHAR *)));
 80050aa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80050ac:	3304      	adds	r3, #4
 80050ae:	63bb      	str	r3, [r7, #56]	@ 0x38
            this_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(work_ptr);
 80050b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050b2:	633b      	str	r3, [r7, #48]	@ 0x30
            *this_block_link_ptr =  TX_BYTE_POOL_TO_UCHAR_POINTER_CONVERT(pool_ptr);
 80050b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050b6:	687a      	ldr	r2, [r7, #4]
 80050b8:	601a      	str	r2, [r3, #0]

            /* Reduce the number of available bytes in the pool.  */
            pool_ptr -> tx_byte_pool_available =  (pool_ptr -> tx_byte_pool_available - available_bytes) - ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)));
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	689a      	ldr	r2, [r3, #8]
 80050be:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80050c0:	1ad3      	subs	r3, r2, r3
 80050c2:	f1a3 0208 	sub.w	r2, r3, #8
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	609a      	str	r2, [r3, #8]

            /* Determine if the search pointer needs to be updated. This is only done
               if the search pointer matches the block to be returned.  */
            if (current_ptr == pool_ptr -> tx_byte_pool_search)
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	695b      	ldr	r3, [r3, #20]
 80050ce:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80050d0:	429a      	cmp	r2, r3
 80050d2:	d105      	bne.n	80050e0 <_tx_byte_pool_search+0x1e0>
            {

                /* Yes, update the search pointer to the next block.  */
                this_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 80050d4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80050d6:	633b      	str	r3, [r7, #48]	@ 0x30
                pool_ptr -> tx_byte_pool_search =  *this_block_link_ptr;
 80050d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050da:	681a      	ldr	r2, [r3, #0]
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	615a      	str	r2, [r3, #20]
 80050e0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80050e2:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	f383 8810 	msr	PRIMASK, r3
}
 80050ea:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Adjust the pointer for the application.  */
            current_ptr =  TX_UCHAR_POINTER_ADD(current_ptr, (((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)))));
 80050ec:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80050ee:	3308      	adds	r3, #8
 80050f0:	653b      	str	r3, [r7, #80]	@ 0x50
 80050f2:	e007      	b.n	8005104 <_tx_byte_pool_search+0x204>
 80050f4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80050f6:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80050f8:	68bb      	ldr	r3, [r7, #8]
 80050fa:	f383 8810 	msr	PRIMASK, r3
}
 80050fe:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Set current pointer to NULL to indicate nothing was found.  */
            current_ptr =  TX_NULL;
 8005100:	2300      	movs	r3, #0
 8005102:	653b      	str	r3, [r7, #80]	@ 0x50
        }
    }

    /* Return the search pointer.  */
    return(current_ptr);
 8005104:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
}
 8005106:	4618      	mov	r0, r3
 8005108:	375c      	adds	r7, #92	@ 0x5c
 800510a:	46bd      	mov	sp, r7
 800510c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005110:	4770      	bx	lr
 8005112:	bf00      	nop
 8005114:	200042e4 	.word	0x200042e4
 8005118:	ffffeeee 	.word	0xffffeeee

0800511c <_tx_initialize_high_level>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID    _tx_initialize_high_level(VOID)
{
 800511c:	b580      	push	{r7, lr}
 800511e:	af00      	add	r7, sp, #0

    /* Initialize the event log, if enabled.  */
    TX_EL_INITIALIZE

    /* Call the thread control initialization function.  */
    _tx_thread_initialize();
 8005120:	f000 f960 	bl	80053e4 <_tx_thread_initialize>

#ifndef TX_NO_TIMER

    /* Call the timer control initialization function.  */
    _tx_timer_initialize();
 8005124:	f000 fd86 	bl	8005c34 <_tx_timer_initialize>
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Call the semaphore initialization function.  */
    _tx_semaphore_initialize();
 8005128:	4b12      	ldr	r3, [pc, #72]	@ (8005174 <_tx_initialize_high_level+0x58>)
 800512a:	2200      	movs	r2, #0
 800512c:	601a      	str	r2, [r3, #0]
 800512e:	4b12      	ldr	r3, [pc, #72]	@ (8005178 <_tx_initialize_high_level+0x5c>)
 8005130:	2200      	movs	r2, #0
 8005132:	601a      	str	r2, [r3, #0]

    /* Call the queue initialization function.  */
    _tx_queue_initialize();
 8005134:	4b11      	ldr	r3, [pc, #68]	@ (800517c <_tx_initialize_high_level+0x60>)
 8005136:	2200      	movs	r2, #0
 8005138:	601a      	str	r2, [r3, #0]
 800513a:	4b11      	ldr	r3, [pc, #68]	@ (8005180 <_tx_initialize_high_level+0x64>)
 800513c:	2200      	movs	r2, #0
 800513e:	601a      	str	r2, [r3, #0]

    /* Call the event flag initialization function.  */
    _tx_event_flags_initialize();
 8005140:	4b10      	ldr	r3, [pc, #64]	@ (8005184 <_tx_initialize_high_level+0x68>)
 8005142:	2200      	movs	r2, #0
 8005144:	601a      	str	r2, [r3, #0]
 8005146:	4b10      	ldr	r3, [pc, #64]	@ (8005188 <_tx_initialize_high_level+0x6c>)
 8005148:	2200      	movs	r2, #0
 800514a:	601a      	str	r2, [r3, #0]

    /* Call the block pool initialization function.  */
    _tx_block_pool_initialize();
 800514c:	4b0f      	ldr	r3, [pc, #60]	@ (800518c <_tx_initialize_high_level+0x70>)
 800514e:	2200      	movs	r2, #0
 8005150:	601a      	str	r2, [r3, #0]
 8005152:	4b0f      	ldr	r3, [pc, #60]	@ (8005190 <_tx_initialize_high_level+0x74>)
 8005154:	2200      	movs	r2, #0
 8005156:	601a      	str	r2, [r3, #0]

    /* Call the byte pool initialization function.  */
    _tx_byte_pool_initialize();
 8005158:	4b0e      	ldr	r3, [pc, #56]	@ (8005194 <_tx_initialize_high_level+0x78>)
 800515a:	2200      	movs	r2, #0
 800515c:	601a      	str	r2, [r3, #0]
 800515e:	4b0e      	ldr	r3, [pc, #56]	@ (8005198 <_tx_initialize_high_level+0x7c>)
 8005160:	2200      	movs	r2, #0
 8005162:	601a      	str	r2, [r3, #0]

    /* Call the mutex initialization function.  */
    _tx_mutex_initialize();
 8005164:	4b0d      	ldr	r3, [pc, #52]	@ (800519c <_tx_initialize_high_level+0x80>)
 8005166:	2200      	movs	r2, #0
 8005168:	601a      	str	r2, [r3, #0]
 800516a:	4b0d      	ldr	r3, [pc, #52]	@ (80051a0 <_tx_initialize_high_level+0x84>)
 800516c:	2200      	movs	r2, #0
 800516e:	601a      	str	r2, [r3, #0]
#endif
}
 8005170:	bf00      	nop
 8005172:	bd80      	pop	{r7, pc}
 8005174:	200042ac 	.word	0x200042ac
 8005178:	200042b0 	.word	0x200042b0
 800517c:	200042b4 	.word	0x200042b4
 8005180:	200042b8 	.word	0x200042b8
 8005184:	200042bc 	.word	0x200042bc
 8005188:	200042c0 	.word	0x200042c0
 800518c:	200042cc 	.word	0x200042cc
 8005190:	200042d0 	.word	0x200042d0
 8005194:	200042d4 	.word	0x200042d4
 8005198:	200042d8 	.word	0x200042d8
 800519c:	200042c4 	.word	0x200042c4
 80051a0:	200042c8 	.word	0x200042c8

080051a4 <_tx_initialize_kernel_enter>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_initialize_kernel_enter(VOID)
{
 80051a4:	b580      	push	{r7, lr}
 80051a6:	af00      	add	r7, sp, #0

    /* Determine if the compiler has pre-initialized ThreadX.  */
    if (_tx_thread_system_state != TX_INITIALIZE_ALMOST_DONE)
 80051a8:	4b10      	ldr	r3, [pc, #64]	@ (80051ec <_tx_initialize_kernel_enter+0x48>)
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	f113 3f0f 	cmn.w	r3, #252645135	@ 0xf0f0f0f
 80051b0:	d00c      	beq.n	80051cc <_tx_initialize_kernel_enter+0x28>
        /* No, the initialization still needs to take place.  */

        /* Ensure that the system state variable is set to indicate
           initialization is in progress.  Note that this variable is
           later used to represent interrupt nesting.  */
        _tx_thread_system_state =  TX_INITIALIZE_IN_PROGRESS;
 80051b2:	4b0e      	ldr	r3, [pc, #56]	@ (80051ec <_tx_initialize_kernel_enter+0x48>)
 80051b4:	f04f 32f0 	mov.w	r2, #4042322160	@ 0xf0f0f0f0
 80051b8:	601a      	str	r2, [r3, #0]
        /* Call any port specific preprocessing.  */
        TX_PORT_SPECIFIC_PRE_INITIALIZATION

        /* Invoke the low-level initialization to handle all processor specific
           initialization issues.  */
        _tx_initialize_low_level();
 80051ba:	f7fb f829 	bl	8000210 <_tx_initialize_low_level>

        /* Invoke the high-level initialization to exercise all of the
           ThreadX components and the application's initialization
           function.  */
        _tx_initialize_high_level();
 80051be:	f7ff ffad 	bl	800511c <_tx_initialize_high_level>

        /* Call any port specific post-processing.  */
        TX_PORT_SPECIFIC_POST_INITIALIZATION
 80051c2:	4b0b      	ldr	r3, [pc, #44]	@ (80051f0 <_tx_initialize_kernel_enter+0x4c>)
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	3301      	adds	r3, #1
 80051c8:	4a09      	ldr	r2, [pc, #36]	@ (80051f0 <_tx_initialize_kernel_enter+0x4c>)
 80051ca:	6013      	str	r3, [r2, #0]
    TX_INITIALIZE_KERNEL_ENTER_EXTENSION

    /* Ensure that the system state variable is set to indicate
       initialization is in progress.  Note that this variable is
       later used to represent interrupt nesting.  */
    _tx_thread_system_state =  TX_INITIALIZE_IN_PROGRESS;
 80051cc:	4b07      	ldr	r3, [pc, #28]	@ (80051ec <_tx_initialize_kernel_enter+0x48>)
 80051ce:	f04f 32f0 	mov.w	r2, #4042322160	@ 0xf0f0f0f0
 80051d2:	601a      	str	r2, [r3, #0]

    /* Call the application provided initialization function.  Pass the
       first available memory address to it.  */
    tx_application_define(_tx_initialize_unused_memory);
 80051d4:	4b07      	ldr	r3, [pc, #28]	@ (80051f4 <_tx_initialize_kernel_enter+0x50>)
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	4618      	mov	r0, r3
 80051da:	f7fb fb1f 	bl	800081c <tx_application_define>

    /* Set the system state in preparation for entering the thread
       scheduler.  */
    _tx_thread_system_state =  TX_INITIALIZE_IS_FINISHED;
 80051de:	4b03      	ldr	r3, [pc, #12]	@ (80051ec <_tx_initialize_kernel_enter+0x48>)
 80051e0:	2200      	movs	r2, #0
 80051e2:	601a      	str	r2, [r3, #0]

    /* Call any port specific pre-scheduler processing.  */
    TX_PORT_SPECIFIC_PRE_SCHEDULER_INITIALIZATION

    /* Enter the scheduling loop to start executing threads!  */
    _tx_thread_schedule();
 80051e4:	f7fb f854 	bl	8000290 <_tx_thread_schedule>
#ifdef TX_SAFETY_CRITICAL

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif
}
 80051e8:	bf00      	nop
 80051ea:	bd80      	pop	{r7, pc}
 80051ec:	20000014 	.word	0x20000014
 80051f0:	2000437c 	.word	0x2000437c
 80051f4:	200042dc 	.word	0x200042dc

080051f8 <_tx_thread_create>:
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_create(TX_THREAD *thread_ptr, CHAR *name_ptr, VOID (*entry_function)(ULONG id), ULONG entry_input,
                            VOID *stack_start, ULONG stack_size, UINT priority, UINT preempt_threshold,
                            ULONG time_slice, UINT auto_start)
{
 80051f8:	b580      	push	{r7, lr}
 80051fa:	b092      	sub	sp, #72	@ 0x48
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	60f8      	str	r0, [r7, #12]
 8005200:	60b9      	str	r1, [r7, #8]
 8005202:	607a      	str	r2, [r7, #4]
 8005204:	603b      	str	r3, [r7, #0]
TX_INTERRUPT_SAVE_AREA

TX_THREAD               *next_thread;
TX_THREAD               *previous_thread;
TX_THREAD               *saved_thread_ptr;
UINT                    saved_threshold =  ((UINT) 0);
 8005206:	2300      	movs	r3, #0
 8005208:	643b      	str	r3, [r7, #64]	@ 0x40
#ifndef TX_DISABLE_STACK_FILLING

    /* Set the thread stack to a pattern prior to creating the initial
       stack frame.  This pattern is used by the stack checking routines
       to see how much has been used.  */
    TX_MEMSET(stack_start, ((UCHAR) TX_STACK_FILL), stack_size);
 800520a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800520c:	21ef      	movs	r1, #239	@ 0xef
 800520e:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8005210:	f001 fb34 	bl	800687c <memset>

    /* Prepare the thread control block prior to placing it on the created
       list.  */

    /* Initialize thread control block to all zeros.  */
    TX_MEMSET(thread_ptr, 0, (sizeof(TX_THREAD)));
 8005214:	22b0      	movs	r2, #176	@ 0xb0
 8005216:	2100      	movs	r1, #0
 8005218:	68f8      	ldr	r0, [r7, #12]
 800521a:	f001 fb2f 	bl	800687c <memset>

    /* Place the supplied parameters into the thread's control block.  */
    thread_ptr -> tx_thread_name =              name_ptr;
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	68ba      	ldr	r2, [r7, #8]
 8005222:	629a      	str	r2, [r3, #40]	@ 0x28
    thread_ptr -> tx_thread_entry =             entry_function;
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	687a      	ldr	r2, [r7, #4]
 8005228:	645a      	str	r2, [r3, #68]	@ 0x44
    thread_ptr -> tx_thread_entry_parameter =   entry_input;
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	683a      	ldr	r2, [r7, #0]
 800522e:	649a      	str	r2, [r3, #72]	@ 0x48
    thread_ptr -> tx_thread_stack_start =       stack_start;
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8005234:	60da      	str	r2, [r3, #12]
    thread_ptr -> tx_thread_stack_size =        stack_size;
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800523a:	615a      	str	r2, [r3, #20]
    thread_ptr -> tx_thread_priority =          priority;
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005240:	62da      	str	r2, [r3, #44]	@ 0x2c
    thread_ptr -> tx_thread_user_priority =     priority;
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005246:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    thread_ptr -> tx_thread_time_slice =        time_slice;
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800524e:	619a      	str	r2, [r3, #24]
    thread_ptr -> tx_thread_new_time_slice =    time_slice;
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8005254:	61da      	str	r2, [r3, #28]
    thread_ptr -> tx_thread_inherit_priority =  ((UINT) TX_MAX_PRIORITIES);
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	2220      	movs	r2, #32
 800525a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Calculate the end of the thread's stack area.  */
    temp_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(stack_start);
 800525e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005260:	63fb      	str	r3, [r7, #60]	@ 0x3c
    temp_ptr =  (TX_UCHAR_POINTER_ADD(temp_ptr, (stack_size - ((ULONG) 1))));
 8005262:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005264:	3b01      	subs	r3, #1
 8005266:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005268:	4413      	add	r3, r2
 800526a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    thread_ptr -> tx_thread_stack_end =         TX_UCHAR_TO_VOID_POINTER_CONVERT(temp_ptr);
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005270:	611a      	str	r2, [r3, #16]
    thread_ptr -> tx_thread_preempt_threshold =       preempt_threshold;
    thread_ptr -> tx_thread_user_preempt_threshold =  preempt_threshold;
#else

    /* Preemption-threshold is disabled, determine if preemption-threshold was required.  */
    if (priority != preempt_threshold)
 8005272:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005274:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005276:	429a      	cmp	r2, r3
 8005278:	d007      	beq.n	800528a <_tx_thread_create+0x92>
    {

        /* Preemption-threshold specified. Since specific preemption-threshold is not supported,
           disable all preemption.  */
        thread_ptr -> tx_thread_preempt_threshold =       ((UINT) 0);
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	2200      	movs	r2, #0
 800527e:	63da      	str	r2, [r3, #60]	@ 0x3c
        thread_ptr -> tx_thread_user_preempt_threshold =  ((UINT) 0);
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	2200      	movs	r2, #0
 8005284:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 8005288:	e006      	b.n	8005298 <_tx_thread_create+0xa0>
    }
    else
    {

        /* Preemption-threshold is not specified, just setup with the priority.  */
        thread_ptr -> tx_thread_preempt_threshold =       priority;
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800528e:	63da      	str	r2, [r3, #60]	@ 0x3c
        thread_ptr -> tx_thread_user_preempt_threshold =  priority;
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005294:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
    }
#endif

    /* Now fill in the values that are required for thread initialization.  */
    thread_ptr -> tx_thread_state =  TX_SUSPENDED;
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	2203      	movs	r2, #3
 800529c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Setup the necessary fields in the thread timer block.  */
    TX_THREAD_CREATE_TIMEOUT_SETUP(thread_ptr)
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	4a48      	ldr	r2, [pc, #288]	@ (80053c4 <_tx_thread_create+0x1cc>)
 80052a2:	655a      	str	r2, [r3, #84]	@ 0x54
 80052a4:	68fa      	ldr	r2, [r7, #12]
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	659a      	str	r2, [r3, #88]	@ 0x58
    TX_THREAD_CREATE_INTERNAL_EXTENSION(thread_ptr)

    /* Call the target specific stack frame building routine to build the
       thread's initial stack and to setup the actual stack pointer in the
       control block.  */
    _tx_thread_stack_build(thread_ptr, _tx_thread_shell_entry);
 80052aa:	4947      	ldr	r1, [pc, #284]	@ (80053c8 <_tx_thread_create+0x1d0>)
 80052ac:	68f8      	ldr	r0, [r7, #12]
 80052ae:	f7fb f84f 	bl	8000350 <_tx_thread_stack_build>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80052b2:	f3ef 8310 	mrs	r3, PRIMASK
 80052b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 80052b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 80052ba:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 80052bc:	b672      	cpsid	i
    return(int_posture);
 80052be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    /* Setup the highest usage stack pointer.  */
    thread_ptr -> tx_thread_stack_highest_ptr =  thread_ptr -> tx_thread_stack_ptr;
#endif

    /* Prepare to make this thread a member of the created thread list.  */
    TX_DISABLE
 80052c0:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* Load the thread ID field in the thread control block.  */
    thread_ptr -> tx_thread_id =  TX_THREAD_ID;
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	4a41      	ldr	r2, [pc, #260]	@ (80053cc <_tx_thread_create+0x1d4>)
 80052c6:	601a      	str	r2, [r3, #0]

    /* Place the thread on the list of created threads.  First,
       check for an empty list.  */
    if (_tx_thread_created_count == TX_EMPTY)
 80052c8:	4b41      	ldr	r3, [pc, #260]	@ (80053d0 <_tx_thread_create+0x1d8>)
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d10b      	bne.n	80052e8 <_tx_thread_create+0xf0>
    {

        /* The created thread list is empty.  Add thread to empty list.  */
        _tx_thread_created_ptr =                    thread_ptr;
 80052d0:	4a40      	ldr	r2, [pc, #256]	@ (80053d4 <_tx_thread_create+0x1dc>)
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	6013      	str	r3, [r2, #0]
        thread_ptr -> tx_thread_created_next =      thread_ptr;
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	68fa      	ldr	r2, [r7, #12]
 80052da:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        thread_ptr -> tx_thread_created_previous =  thread_ptr;
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	68fa      	ldr	r2, [r7, #12]
 80052e2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
 80052e6:	e016      	b.n	8005316 <_tx_thread_create+0x11e>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_thread =  _tx_thread_created_ptr;
 80052e8:	4b3a      	ldr	r3, [pc, #232]	@ (80053d4 <_tx_thread_create+0x1dc>)
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	637b      	str	r3, [r7, #52]	@ 0x34
        previous_thread =  next_thread -> tx_thread_created_previous;
 80052ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80052f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80052f4:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Place the new thread in the list.  */
        next_thread -> tx_thread_created_previous =  thread_ptr;
 80052f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80052f8:	68fa      	ldr	r2, [r7, #12]
 80052fa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        previous_thread -> tx_thread_created_next =  thread_ptr;
 80052fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005300:	68fa      	ldr	r2, [r7, #12]
 8005302:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        /* Setup this thread's created links.  */
        thread_ptr -> tx_thread_created_previous =  previous_thread;
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800530a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        thread_ptr -> tx_thread_created_next =      next_thread;
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005312:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    }

    /* Increment the thread created count.  */
    _tx_thread_created_count++;
 8005316:	4b2e      	ldr	r3, [pc, #184]	@ (80053d0 <_tx_thread_create+0x1d8>)
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	3301      	adds	r3, #1
 800531c:	4a2c      	ldr	r2, [pc, #176]	@ (80053d0 <_tx_thread_create+0x1d8>)
 800531e:	6013      	str	r3, [r2, #0]
    TX_EL_THREAD_CREATE_INSERT

#ifndef TX_NOT_INTERRUPTABLE

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 8005320:	4b2d      	ldr	r3, [pc, #180]	@ (80053d8 <_tx_thread_create+0x1e0>)
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	3301      	adds	r3, #1
 8005326:	4a2c      	ldr	r2, [pc, #176]	@ (80053d8 <_tx_thread_create+0x1e0>)
 8005328:	6013      	str	r3, [r2, #0]
#endif

    /* Determine if an automatic start was requested.  If so, call the resume
       thread function and then check for a preemption condition.  */
    if (auto_start == TX_AUTO_START)
 800532a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800532c:	2b01      	cmp	r3, #1
 800532e:	d129      	bne.n	8005384 <_tx_thread_create+0x18c>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8005330:	f3ef 8305 	mrs	r3, IPSR
 8005334:	627b      	str	r3, [r7, #36]	@ 0x24
    return(ipsr_value);
 8005336:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
    {

        /* Determine if the create call is being called from initialization.  */
        if (TX_THREAD_GET_SYSTEM_STATE() >= TX_INITIALIZE_IN_PROGRESS)
 8005338:	4b28      	ldr	r3, [pc, #160]	@ (80053dc <_tx_thread_create+0x1e4>)
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	4313      	orrs	r3, r2
 800533e:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 8005342:	d30d      	bcc.n	8005360 <_tx_thread_create+0x168>

            /* Pickup the current thread execute pointer, which corresponds to the
               highest priority thread ready to execute.  Interrupt lockout is
               not required, since interrupts are assumed to be disabled during
               initialization.  */
            saved_thread_ptr =  _tx_thread_execute_ptr;
 8005344:	4b26      	ldr	r3, [pc, #152]	@ (80053e0 <_tx_thread_create+0x1e8>)
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	647b      	str	r3, [r7, #68]	@ 0x44

            /* Determine if there is thread ready for execution.  */
            if (saved_thread_ptr != TX_NULL)
 800534a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800534c:	2b00      	cmp	r3, #0
 800534e:	d009      	beq.n	8005364 <_tx_thread_create+0x16c>
            {

                /* Yes, a thread is ready for execution when initialization completes.  */

                /* Save the current preemption-threshold.  */
                saved_threshold =  saved_thread_ptr -> tx_thread_preempt_threshold;
 8005350:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005352:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005354:	643b      	str	r3, [r7, #64]	@ 0x40

                /* For initialization, temporarily set the preemption-threshold to the
                   priority level to make sure the highest-priority thread runs once
                   initialization is complete.  */
                saved_thread_ptr -> tx_thread_preempt_threshold =  saved_thread_ptr -> tx_thread_priority;
 8005356:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005358:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800535a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800535c:	63da      	str	r2, [r3, #60]	@ 0x3c
 800535e:	e001      	b.n	8005364 <_tx_thread_create+0x16c>
        }
        else
        {

            /* Simply set the saved thread pointer to NULL.  */
            saved_thread_ptr =  TX_NULL;
 8005360:	2300      	movs	r3, #0
 8005362:	647b      	str	r3, [r7, #68]	@ 0x44
 8005364:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005366:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8005368:	6a3b      	ldr	r3, [r7, #32]
 800536a:	f383 8810 	msr	PRIMASK, r3
}
 800536e:	bf00      	nop

        /* Perform any additional activities for tool or user purpose.  */
        TX_THREAD_CREATE_EXTENSION(thread_ptr)

        /* Call the resume thread function to make this thread ready.  */
        _tx_thread_system_resume(thread_ptr);
 8005370:	68f8      	ldr	r0, [r7, #12]
 8005372:	f000 f979 	bl	8005668 <_tx_thread_system_resume>
#endif

        /* Determine if the thread's preemption-threshold needs to be restored.  */
        if (saved_thread_ptr != TX_NULL)
 8005376:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005378:	2b00      	cmp	r3, #0
 800537a:	d01e      	beq.n	80053ba <_tx_thread_create+0x1c2>
        {

            /* Yes, restore the previous highest-priority thread's preemption-threshold. This
               can only happen if this routine is called from initialization.  */
            saved_thread_ptr -> tx_thread_preempt_threshold =  saved_threshold;
 800537c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800537e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005380:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005382:	e01a      	b.n	80053ba <_tx_thread_create+0x1c2>
 8005384:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005386:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8005388:	693b      	ldr	r3, [r7, #16]
 800538a:	f383 8810 	msr	PRIMASK, r3
}
 800538e:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8005390:	f3ef 8310 	mrs	r3, PRIMASK
 8005394:	61bb      	str	r3, [r7, #24]
    return(posture);
 8005396:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 8005398:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800539a:	b672      	cpsid	i
    return(int_posture);
 800539c:	697b      	ldr	r3, [r7, #20]

        /* Perform any additional activities for tool or user purpose.  */
        TX_THREAD_CREATE_EXTENSION(thread_ptr)

        /* Disable interrupts.  */
        TX_DISABLE
 800539e:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Re-enable preemption.  */
        _tx_thread_preempt_disable--;
 80053a0:	4b0d      	ldr	r3, [pc, #52]	@ (80053d8 <_tx_thread_create+0x1e0>)
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	3b01      	subs	r3, #1
 80053a6:	4a0c      	ldr	r2, [pc, #48]	@ (80053d8 <_tx_thread_create+0x1e0>)
 80053a8:	6013      	str	r3, [r2, #0]
 80053aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053ac:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80053ae:	69fb      	ldr	r3, [r7, #28]
 80053b0:	f383 8810 	msr	PRIMASK, r3
}
 80053b4:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 80053b6:	f000 f91d 	bl	80055f4 <_tx_thread_system_preempt_check>
#endif
    }

    /* Always return a success.  */
    return(TX_SUCCESS);
 80053ba:	2300      	movs	r3, #0
}
 80053bc:	4618      	mov	r0, r3
 80053be:	3748      	adds	r7, #72	@ 0x48
 80053c0:	46bd      	mov	sp, r7
 80053c2:	bd80      	pop	{r7, pc}
 80053c4:	08005b3d 	.word	0x08005b3d
 80053c8:	0800545d 	.word	0x0800545d
 80053cc:	54485244 	.word	0x54485244
 80053d0:	200042f0 	.word	0x200042f0
 80053d4:	200042ec 	.word	0x200042ec
 80053d8:	2000437c 	.word	0x2000437c
 80053dc:	20000014 	.word	0x20000014
 80053e0:	200042e8 	.word	0x200042e8

080053e4 <_tx_thread_initialize>:
/*                                            stack check error handling, */
/*                                            resulting in version 6.1.9  */   
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_initialize(VOID)
{
 80053e4:	b580      	push	{r7, lr}
 80053e6:	af00      	add	r7, sp, #0
       respectively.  */

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Set current thread pointer to NULL.  */
    TX_THREAD_SET_CURRENT(TX_NULL)
 80053e8:	4b12      	ldr	r3, [pc, #72]	@ (8005434 <_tx_thread_initialize+0x50>)
 80053ea:	2200      	movs	r2, #0
 80053ec:	601a      	str	r2, [r3, #0]

    /* Initialize the execute thread pointer to NULL.  */
    _tx_thread_execute_ptr =  TX_NULL;
 80053ee:	4b12      	ldr	r3, [pc, #72]	@ (8005438 <_tx_thread_initialize+0x54>)
 80053f0:	2200      	movs	r2, #0
 80053f2:	601a      	str	r2, [r3, #0]

    /* Initialize the priority information.  */
    TX_MEMSET(&_tx_thread_priority_maps[0], 0, (sizeof(_tx_thread_priority_maps)));
 80053f4:	4b11      	ldr	r3, [pc, #68]	@ (800543c <_tx_thread_initialize+0x58>)
 80053f6:	2200      	movs	r2, #0
 80053f8:	601a      	str	r2, [r3, #0]
#endif
#endif

    /* Setup the highest priority variable to the max, indicating no thread is currently
       ready.  */
    _tx_thread_highest_priority =  ((UINT) TX_MAX_PRIORITIES);
 80053fa:	4b11      	ldr	r3, [pc, #68]	@ (8005440 <_tx_thread_initialize+0x5c>)
 80053fc:	2220      	movs	r2, #32
 80053fe:	601a      	str	r2, [r3, #0]


#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the array of priority head pointers.  */
    TX_MEMSET(&_tx_thread_priority_list[0], 0, (sizeof(_tx_thread_priority_list)));
 8005400:	2280      	movs	r2, #128	@ 0x80
 8005402:	2100      	movs	r1, #0
 8005404:	480f      	ldr	r0, [pc, #60]	@ (8005444 <_tx_thread_initialize+0x60>)
 8005406:	f001 fa39 	bl	800687c <memset>

    /* Initialize the head pointer of the created threads list and the
       number of threads created.  */
    _tx_thread_created_ptr =        TX_NULL;
 800540a:	4b0f      	ldr	r3, [pc, #60]	@ (8005448 <_tx_thread_initialize+0x64>)
 800540c:	2200      	movs	r2, #0
 800540e:	601a      	str	r2, [r3, #0]
    _tx_thread_created_count =      TX_EMPTY;
 8005410:	4b0e      	ldr	r3, [pc, #56]	@ (800544c <_tx_thread_initialize+0x68>)
 8005412:	2200      	movs	r2, #0
 8005414:	601a      	str	r2, [r3, #0]

    /* Clear the global preempt disable variable.  */
    _tx_thread_preempt_disable =    ((UINT) 0);
 8005416:	4b0e      	ldr	r3, [pc, #56]	@ (8005450 <_tx_thread_initialize+0x6c>)
 8005418:	2200      	movs	r2, #0
 800541a:	601a      	str	r2, [r3, #0]

    /* Initialize the thread mutex release function pointer.  */
    _tx_thread_mutex_release =      TX_NULL;
 800541c:	4b0d      	ldr	r3, [pc, #52]	@ (8005454 <_tx_thread_initialize+0x70>)
 800541e:	2200      	movs	r2, #0
 8005420:	601a      	str	r2, [r3, #0]
#endif
#ifdef TX_DISABLE_REDUNDANT_CLEARING
                            | (((ULONG) 1) << 18)
#endif
#ifdef TX_DISABLE_NOTIFY_CALLBACKS
                            | (((ULONG) 1) << 17)
 8005422:	4b0d      	ldr	r3, [pc, #52]	@ (8005458 <_tx_thread_initialize+0x74>)
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	f043 7385 	orr.w	r3, r3, #17432576	@ 0x10a0000
    _tx_build_options =  _tx_build_options 
 800542a:	4a0b      	ldr	r2, [pc, #44]	@ (8005458 <_tx_thread_initialize+0x74>)
 800542c:	6013      	str	r3, [r2, #0]
#endif
#if TX_PORT_SPECIFIC_BUILD_OPTIONS != 0
                            | TX_PORT_SPECIFIC_BUILD_OPTIONS
#endif
                            ;
}
 800542e:	bf00      	nop
 8005430:	bd80      	pop	{r7, pc}
 8005432:	bf00      	nop
 8005434:	200042e4 	.word	0x200042e4
 8005438:	200042e8 	.word	0x200042e8
 800543c:	200042f4 	.word	0x200042f4
 8005440:	200042f8 	.word	0x200042f8
 8005444:	200042fc 	.word	0x200042fc
 8005448:	200042ec 	.word	0x200042ec
 800544c:	200042f0 	.word	0x200042f0
 8005450:	2000437c 	.word	0x2000437c
 8005454:	20004380 	.word	0x20004380
 8005458:	20004384 	.word	0x20004384

0800545c <_tx_thread_shell_entry>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_shell_entry(VOID)
{
 800545c:	b580      	push	{r7, lr}
 800545e:	b088      	sub	sp, #32
 8005460:	af00      	add	r7, sp, #0
VOID            (*entry_exit_notify)(TX_THREAD *notify_thread_ptr, UINT type);
#endif


    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 8005462:	4b21      	ldr	r3, [pc, #132]	@ (80054e8 <_tx_thread_shell_entry+0x8c>)
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	61fb      	str	r3, [r7, #28]
        (entry_exit_notify)(thread_ptr, TX_THREAD_ENTRY);
    }
#endif

    /* Call current thread's entry function.  */
    (thread_ptr -> tx_thread_entry) (thread_ptr -> tx_thread_entry_parameter);
 8005468:	69fb      	ldr	r3, [r7, #28]
 800546a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800546c:	69fa      	ldr	r2, [r7, #28]
 800546e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8005470:	4610      	mov	r0, r2
 8005472:	4798      	blx	r3

    /* Suspend thread with a "completed" state.  */

    /* Determine if the application is using mutexes.  */
    if (_tx_thread_mutex_release != TX_NULL)
 8005474:	4b1d      	ldr	r3, [pc, #116]	@ (80054ec <_tx_thread_shell_entry+0x90>)
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	2b00      	cmp	r3, #0
 800547a:	d003      	beq.n	8005484 <_tx_thread_shell_entry+0x28>
    {

        /* Yes, call the mutex release function via a function pointer that
           is setup during mutex initialization.  */
        (_tx_thread_mutex_release)(thread_ptr);
 800547c:	4b1b      	ldr	r3, [pc, #108]	@ (80054ec <_tx_thread_shell_entry+0x90>)
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	69f8      	ldr	r0, [r7, #28]
 8005482:	4798      	blx	r3
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8005484:	f3ef 8310 	mrs	r3, PRIMASK
 8005488:	607b      	str	r3, [r7, #4]
    return(posture);
 800548a:	687b      	ldr	r3, [r7, #4]
    int_posture = __get_interrupt_posture();
 800548c:	603b      	str	r3, [r7, #0]
    __asm__ volatile ("CPSID i" : : : "memory");
 800548e:	b672      	cpsid	i
    return(int_posture);
 8005490:	683b      	ldr	r3, [r7, #0]
    }

    /* Lockout interrupts while the thread state is setup.  */
    TX_DISABLE
 8005492:	61bb      	str	r3, [r7, #24]
    entry_exit_notify =  thread_ptr -> tx_thread_entry_exit_notify;
#endif

    /* Set the status to suspending, in order to indicate the suspension
       is in progress.  */
    thread_ptr -> tx_thread_state =  TX_COMPLETED;
 8005494:	69fb      	ldr	r3, [r7, #28]
 8005496:	2201      	movs	r2, #1
 8005498:	631a      	str	r2, [r3, #48]	@ 0x30
    /* Restore interrupts.  */
    TX_RESTORE
#else

    /* Set the suspending flag. */
    thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800549a:	69fb      	ldr	r3, [r7, #28]
 800549c:	2201      	movs	r2, #1
 800549e:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Setup for no timeout period.  */
    thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 80054a0:	69fb      	ldr	r3, [r7, #28]
 80054a2:	2200      	movs	r2, #0
 80054a4:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 80054a6:	4b12      	ldr	r3, [pc, #72]	@ (80054f0 <_tx_thread_shell_entry+0x94>)
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	3301      	adds	r3, #1
 80054ac:	4a10      	ldr	r2, [pc, #64]	@ (80054f0 <_tx_thread_shell_entry+0x94>)
 80054ae:	6013      	str	r3, [r2, #0]
 80054b0:	69bb      	ldr	r3, [r7, #24]
 80054b2:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80054b4:	68bb      	ldr	r3, [r7, #8]
 80054b6:	f383 8810 	msr	PRIMASK, r3
}
 80054ba:	bf00      	nop
    __asm__ volatile (" MRS  %0,CONTROL ": "=r" (control_value) );
 80054bc:	f3ef 8314 	mrs	r3, CONTROL
 80054c0:	60fb      	str	r3, [r7, #12]
    return(control_value);
 80054c2:	68fb      	ldr	r3, [r7, #12]

    /* Restore interrupts.  */
    TX_RESTORE

    /* Perform any additional activities for tool or user purpose.  */
    TX_THREAD_COMPLETED_EXTENSION(thread_ptr)
 80054c4:	617b      	str	r3, [r7, #20]
 80054c6:	697b      	ldr	r3, [r7, #20]
 80054c8:	f023 0304 	bic.w	r3, r3, #4
 80054cc:	617b      	str	r3, [r7, #20]
 80054ce:	697b      	ldr	r3, [r7, #20]
 80054d0:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  CONTROL,%0": : "r" (control_value): "memory" );
 80054d2:	693b      	ldr	r3, [r7, #16]
 80054d4:	f383 8814 	msr	CONTROL, r3
}
 80054d8:	bf00      	nop
        (entry_exit_notify)(thread_ptr, TX_THREAD_EXIT);
    }
#endif

    /* Call actual thread suspension routine.  */
    _tx_thread_system_suspend(thread_ptr);
 80054da:	69f8      	ldr	r0, [r7, #28]
 80054dc:	f000 f9c4 	bl	8005868 <_tx_thread_system_suspend>
#ifdef TX_SAFETY_CRITICAL

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif
}
 80054e0:	bf00      	nop
 80054e2:	3720      	adds	r7, #32
 80054e4:	46bd      	mov	sp, r7
 80054e6:	bd80      	pop	{r7, pc}
 80054e8:	200042e4 	.word	0x200042e4
 80054ec:	20004380 	.word	0x20004380
 80054f0:	2000437c 	.word	0x2000437c

080054f4 <_tx_thread_sleep>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_sleep(ULONG timer_ticks)
{
 80054f4:	b580      	push	{r7, lr}
 80054f6:	b08e      	sub	sp, #56	@ 0x38
 80054f8:	af00      	add	r7, sp, #0
 80054fa:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80054fc:	f3ef 8310 	mrs	r3, PRIMASK
 8005500:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 8005502:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    int_posture = __get_interrupt_posture();
 8005504:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 8005506:	b672      	cpsid	i
    return(int_posture);
 8005508:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
UINT            status;
TX_THREAD       *thread_ptr;


    /* Lockout interrupts while the thread is being resumed.  */
    TX_DISABLE
 800550a:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 800550c:	4b35      	ldr	r3, [pc, #212]	@ (80055e4 <_tx_thread_sleep+0xf0>)
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Determine if this is a legal request.  */

    /* Is there a current thread?  */
    if (thread_ptr == TX_NULL)
 8005512:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005514:	2b00      	cmp	r3, #0
 8005516:	d108      	bne.n	800552a <_tx_thread_sleep+0x36>
 8005518:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800551a:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800551c:	6a3b      	ldr	r3, [r7, #32]
 800551e:	f383 8810 	msr	PRIMASK, r3
}
 8005522:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Illegal caller of this service.  */
        status =  TX_CALLER_ERROR;
 8005524:	2313      	movs	r3, #19
 8005526:	637b      	str	r3, [r7, #52]	@ 0x34
 8005528:	e056      	b.n	80055d8 <_tx_thread_sleep+0xe4>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800552a:	f3ef 8305 	mrs	r3, IPSR
 800552e:	61fb      	str	r3, [r7, #28]
    return(ipsr_value);
 8005530:	69fa      	ldr	r2, [r7, #28]
    }

    /* Is the caller an ISR or Initialization?  */
    else if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8005532:	4b2d      	ldr	r3, [pc, #180]	@ (80055e8 <_tx_thread_sleep+0xf4>)
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	4313      	orrs	r3, r2
 8005538:	2b00      	cmp	r3, #0
 800553a:	d008      	beq.n	800554e <_tx_thread_sleep+0x5a>
 800553c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800553e:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8005540:	69bb      	ldr	r3, [r7, #24]
 8005542:	f383 8810 	msr	PRIMASK, r3
}
 8005546:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Illegal caller of this service.  */
        status =  TX_CALLER_ERROR;
 8005548:	2313      	movs	r3, #19
 800554a:	637b      	str	r3, [r7, #52]	@ 0x34
 800554c:	e044      	b.n	80055d8 <_tx_thread_sleep+0xe4>
    }

#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Is the caller the system timer thread?  */
    else if (thread_ptr == &_tx_timer_thread)
 800554e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005550:	4a26      	ldr	r2, [pc, #152]	@ (80055ec <_tx_thread_sleep+0xf8>)
 8005552:	4293      	cmp	r3, r2
 8005554:	d108      	bne.n	8005568 <_tx_thread_sleep+0x74>
 8005556:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005558:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800555a:	697b      	ldr	r3, [r7, #20]
 800555c:	f383 8810 	msr	PRIMASK, r3
}
 8005560:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Illegal caller of this service.  */
        status =  TX_CALLER_ERROR;
 8005562:	2313      	movs	r3, #19
 8005564:	637b      	str	r3, [r7, #52]	@ 0x34
 8005566:	e037      	b.n	80055d8 <_tx_thread_sleep+0xe4>
    }
#endif

    /* Determine if the requested number of ticks is zero.  */
    else if (timer_ticks == ((ULONG) 0))
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	2b00      	cmp	r3, #0
 800556c:	d108      	bne.n	8005580 <_tx_thread_sleep+0x8c>
 800556e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005570:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8005572:	693b      	ldr	r3, [r7, #16]
 8005574:	f383 8810 	msr	PRIMASK, r3
}
 8005578:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Just return with a successful status.  */
        status =  TX_SUCCESS;
 800557a:	2300      	movs	r3, #0
 800557c:	637b      	str	r3, [r7, #52]	@ 0x34
 800557e:	e02b      	b.n	80055d8 <_tx_thread_sleep+0xe4>
    }
    else
    {

        /* Determine if the preempt disable flag is non-zero.  */
        if (_tx_thread_preempt_disable != ((UINT) 0))
 8005580:	4b1b      	ldr	r3, [pc, #108]	@ (80055f0 <_tx_thread_sleep+0xfc>)
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	2b00      	cmp	r3, #0
 8005586:	d008      	beq.n	800559a <_tx_thread_sleep+0xa6>
 8005588:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800558a:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	f383 8810 	msr	PRIMASK, r3
}
 8005592:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
            status =  TX_CALLER_ERROR;
 8005594:	2313      	movs	r3, #19
 8005596:	637b      	str	r3, [r7, #52]	@ 0x34
 8005598:	e01e      	b.n	80055d8 <_tx_thread_sleep+0xe4>
            TX_EL_THREAD_SLEEP_INSERT

            /* Suspend the current thread.  */

            /* Set the state to suspended.  */
            thread_ptr -> tx_thread_state =    TX_SLEEP;
 800559a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800559c:	2204      	movs	r2, #4
 800559e:	631a      	str	r2, [r3, #48]	@ 0x30
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Set the suspending flag. */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 80055a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80055a2:	2201      	movs	r2, #1
 80055a4:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Initialize the status to successful.  */
            thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 80055a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80055a8:	2200      	movs	r2, #0
 80055aa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

            /* Setup the timeout period.  */
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  timer_ticks;
 80055ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80055b0:	687a      	ldr	r2, [r7, #4]
 80055b2:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 80055b4:	4b0e      	ldr	r3, [pc, #56]	@ (80055f0 <_tx_thread_sleep+0xfc>)
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	3301      	adds	r3, #1
 80055ba:	4a0d      	ldr	r2, [pc, #52]	@ (80055f0 <_tx_thread_sleep+0xfc>)
 80055bc:	6013      	str	r3, [r2, #0]
 80055be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055c0:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80055c2:	68bb      	ldr	r3, [r7, #8]
 80055c4:	f383 8810 	msr	PRIMASK, r3
}
 80055c8:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Call actual thread suspension routine.  */
            _tx_thread_system_suspend(thread_ptr);
 80055ca:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80055cc:	f000 f94c 	bl	8005868 <_tx_thread_system_suspend>
#endif

            /* Return status to the caller.  */
            status =  thread_ptr -> tx_thread_suspend_status;
 80055d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80055d2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80055d6:	637b      	str	r3, [r7, #52]	@ 0x34
        }
    }

    /* Return completion status.  */
    return(status);
 80055d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80055da:	4618      	mov	r0, r3
 80055dc:	3738      	adds	r7, #56	@ 0x38
 80055de:	46bd      	mov	sp, r7
 80055e0:	bd80      	pop	{r7, pc}
 80055e2:	bf00      	nop
 80055e4:	200042e4 	.word	0x200042e4
 80055e8:	20000014 	.word	0x20000014
 80055ec:	2000442c 	.word	0x2000442c
 80055f0:	2000437c 	.word	0x2000437c

080055f4 <_tx_thread_system_preempt_check>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_preempt_check(VOID)
{
 80055f4:	b480      	push	{r7}
 80055f6:	b089      	sub	sp, #36	@ 0x24
 80055f8:	af00      	add	r7, sp, #0
TX_THREAD       *current_thread;
TX_THREAD       *thread_ptr;


    /* Combine the system state and preempt disable flags into one for comparison.  */
    TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 80055fa:	4b17      	ldr	r3, [pc, #92]	@ (8005658 <_tx_thread_system_preempt_check+0x64>)
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	61fb      	str	r3, [r7, #28]

    /* Determine if we are in a system state (ISR or Initialization) or internal preemption is disabled.  */
    if (combined_flags == ((ULONG) 0))
 8005600:	69fb      	ldr	r3, [r7, #28]
 8005602:	2b00      	cmp	r3, #0
 8005604:	d121      	bne.n	800564a <_tx_thread_system_preempt_check+0x56>
    {

        /* No, at thread execution level so continue checking for preemption.  */

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(current_thread)
 8005606:	4b15      	ldr	r3, [pc, #84]	@ (800565c <_tx_thread_system_preempt_check+0x68>)
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	61bb      	str	r3, [r7, #24]

        /* Pickup the next execute pointer.  */
        thread_ptr =  _tx_thread_execute_ptr;
 800560c:	4b14      	ldr	r3, [pc, #80]	@ (8005660 <_tx_thread_system_preempt_check+0x6c>)
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	617b      	str	r3, [r7, #20]

        /* Determine if preemption should take place.  */
        if (current_thread != thread_ptr)
 8005612:	69ba      	ldr	r2, [r7, #24]
 8005614:	697b      	ldr	r3, [r7, #20]
 8005616:	429a      	cmp	r2, r3
 8005618:	d017      	beq.n	800564a <_tx_thread_system_preempt_check+0x56>
__attribute__( ( always_inline ) ) static inline void _tx_thread_system_return_inline(void)
{
unsigned int interrupt_save;

    /* Set PendSV to invoke ThreadX scheduler.  */
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800561a:	4b12      	ldr	r3, [pc, #72]	@ (8005664 <_tx_thread_system_preempt_check+0x70>)
 800561c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005620:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8005622:	f3ef 8305 	mrs	r3, IPSR
 8005626:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 8005628:	693b      	ldr	r3, [r7, #16]
    if (__get_ipsr_value() == 0)
 800562a:	2b00      	cmp	r3, #0
 800562c:	d10c      	bne.n	8005648 <_tx_thread_system_preempt_check+0x54>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800562e:	f3ef 8310 	mrs	r3, PRIMASK
 8005632:	60fb      	str	r3, [r7, #12]
    return(posture);
 8005634:	68fb      	ldr	r3, [r7, #12]
    {
        interrupt_save = __get_interrupt_posture();
 8005636:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("CPSIE  i": : : "memory");
 8005638:	b662      	cpsie	i
}
 800563a:	bf00      	nop
 800563c:	68bb      	ldr	r3, [r7, #8]
 800563e:	607b      	str	r3, [r7, #4]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	f383 8810 	msr	PRIMASK, r3
}
 8005646:	bf00      	nop
#else
        __enable_interrupts();
#endif
        __restore_interrupt(interrupt_save);
    }
}
 8005648:	bf00      	nop

            /* Return to the system so the higher priority thread can be scheduled.  */
            _tx_thread_system_return();
        }
    }
}
 800564a:	bf00      	nop
 800564c:	3724      	adds	r7, #36	@ 0x24
 800564e:	46bd      	mov	sp, r7
 8005650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005654:	4770      	bx	lr
 8005656:	bf00      	nop
 8005658:	2000437c 	.word	0x2000437c
 800565c:	200042e4 	.word	0x200042e4
 8005660:	200042e8 	.word	0x200042e8
 8005664:	e000ed04 	.word	0xe000ed04

08005668 <_tx_thread_system_resume>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_resume(TX_THREAD *thread_ptr)
#ifndef TX_NOT_INTERRUPTABLE
{
 8005668:	b580      	push	{r7, lr}
 800566a:	b096      	sub	sp, #88	@ 0x58
 800566c:	af00      	add	r7, sp, #0
 800566e:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8005670:	f3ef 8310 	mrs	r3, PRIMASK
 8005674:	637b      	str	r3, [r7, #52]	@ 0x34
    return(posture);
 8005676:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    int_posture = __get_interrupt_posture();
 8005678:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("CPSID i" : : : "memory");
 800567a:	b672      	cpsid	i
    return(int_posture);
 800567c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
    /* Check this thread's stack.  */
    TX_THREAD_STACK_CHECK(thread_ptr)
#endif

    /* Lockout interrupts while the thread is being resumed.  */
    TX_DISABLE
 800567e:	657b      	str	r3, [r7, #84]	@ 0x54

#ifndef TX_NO_TIMER

    /* Deactivate the timeout timer if necessary.  */
    if (thread_ptr -> tx_thread_timer.tx_timer_internal_list_head != TX_NULL)
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005684:	2b00      	cmp	r3, #0
 8005686:	d005      	beq.n	8005694 <_tx_thread_system_resume+0x2c>
    {

        /* Deactivate the thread's timeout timer.  */
        _tx_timer_system_deactivate(&(thread_ptr -> tx_thread_timer));
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	334c      	adds	r3, #76	@ 0x4c
 800568c:	4618      	mov	r0, r3
 800568e:	f000 fbaf 	bl	8005df0 <_tx_timer_system_deactivate>
 8005692:	e002      	b.n	800569a <_tx_thread_system_resume+0x32>
    }
    else
    {

        /* Clear the remaining time to ensure timer doesn't get activated.  */
        thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	2200      	movs	r2, #0
 8005698:	64da      	str	r2, [r3, #76]	@ 0x4c
        time_stamp =  entry_ptr -> tx_trace_buffer_entry_time_stamp;
    }
#endif

    /* Decrease the preempt disabled count.  */
    _tx_thread_preempt_disable--;
 800569a:	4b6c      	ldr	r3, [pc, #432]	@ (800584c <_tx_thread_system_resume+0x1e4>)
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	3b01      	subs	r3, #1
 80056a0:	4a6a      	ldr	r2, [pc, #424]	@ (800584c <_tx_thread_system_resume+0x1e4>)
 80056a2:	6013      	str	r3, [r2, #0]

    /* Determine if the thread is in the process of suspending.  If so, the thread
       control block is already on the linked list so nothing needs to be done.  */
    if (thread_ptr -> tx_thread_suspending == TX_FALSE)
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	f040 8083 	bne.w	80057b4 <_tx_thread_system_resume+0x14c>
    {

        /* Thread is not in the process of suspending. Now check to make sure the thread
           has not already been resumed.  */
        if (thread_ptr -> tx_thread_state != TX_READY)
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	f000 8097 	beq.w	80057e6 <_tx_thread_system_resume+0x17e>
        {

            /* No, now check to see if the delayed suspension flag is set.  */
            if (thread_ptr -> tx_thread_delayed_suspend == TX_FALSE)
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d172      	bne.n	80057a6 <_tx_thread_system_resume+0x13e>
                /* Resume the thread!  */

                /* Make this thread ready.  */

                /* Change the state to ready.  */
                thread_ptr -> tx_thread_state =  TX_READY;
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	2200      	movs	r2, #0
 80056c4:	631a      	str	r2, [r3, #48]	@ 0x30

                /* Pickup priority of thread.  */
                priority =  thread_ptr -> tx_thread_priority;
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056ca:	653b      	str	r3, [r7, #80]	@ 0x50
                thread_ptr -> tx_thread_performance_resume_count++;
#endif

                /* Determine if there are other threads at this priority that are
                   ready.  */
                head_ptr =  _tx_thread_priority_list[priority];
 80056cc:	4a60      	ldr	r2, [pc, #384]	@ (8005850 <_tx_thread_system_resume+0x1e8>)
 80056ce:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80056d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80056d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
                if (head_ptr == TX_NULL)
 80056d6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d154      	bne.n	8005786 <_tx_thread_system_resume+0x11e>
                {

                    /* First thread at this priority ready.  Add to the front of the list.  */
                    _tx_thread_priority_list[priority] =       thread_ptr;
 80056dc:	495c      	ldr	r1, [pc, #368]	@ (8005850 <_tx_thread_system_resume+0x1e8>)
 80056de:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80056e0:	687a      	ldr	r2, [r7, #4]
 80056e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    thread_ptr -> tx_thread_ready_next =       thread_ptr;
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	687a      	ldr	r2, [r7, #4]
 80056ea:	621a      	str	r2, [r3, #32]
                    thread_ptr -> tx_thread_ready_previous =   thread_ptr;
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	687a      	ldr	r2, [r7, #4]
 80056f0:	625a      	str	r2, [r3, #36]	@ 0x24
                    TX_DIV32_BIT_SET(priority, priority_bit)
                    _tx_thread_priority_map_active =  _tx_thread_priority_map_active | priority_bit;
#endif

                    /* Or in the thread's priority bit.  */
                    TX_MOD32_BIT_SET(priority, priority_bit)
 80056f2:	2201      	movs	r2, #1
 80056f4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80056f6:	fa02 f303 	lsl.w	r3, r2, r3
 80056fa:	647b      	str	r3, [r7, #68]	@ 0x44
                    _tx_thread_priority_maps[MAP_INDEX] =  _tx_thread_priority_maps[MAP_INDEX] | priority_bit;
 80056fc:	4b55      	ldr	r3, [pc, #340]	@ (8005854 <_tx_thread_system_resume+0x1ec>)
 80056fe:	681a      	ldr	r2, [r3, #0]
 8005700:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005702:	4313      	orrs	r3, r2
 8005704:	4a53      	ldr	r2, [pc, #332]	@ (8005854 <_tx_thread_system_resume+0x1ec>)
 8005706:	6013      	str	r3, [r2, #0]

                    /* Determine if this newly ready thread is the highest priority.  */
                    if (priority < _tx_thread_highest_priority)
 8005708:	4b53      	ldr	r3, [pc, #332]	@ (8005858 <_tx_thread_system_resume+0x1f0>)
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800570e:	429a      	cmp	r2, r3
 8005710:	d269      	bcs.n	80057e6 <_tx_thread_system_resume+0x17e>
                    {

                        /* A new highest priority thread is present. */

                        /* Update the highest priority variable.  */
                        _tx_thread_highest_priority =  priority;
 8005712:	4a51      	ldr	r2, [pc, #324]	@ (8005858 <_tx_thread_system_resume+0x1f0>)
 8005714:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005716:	6013      	str	r3, [r2, #0]

                        /* Pickup the execute pointer. Since it is going to be referenced multiple
                           times, it is placed in a local variable.  */
                        execute_ptr =  _tx_thread_execute_ptr;
 8005718:	4b50      	ldr	r3, [pc, #320]	@ (800585c <_tx_thread_system_resume+0x1f4>)
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	643b      	str	r3, [r7, #64]	@ 0x40

                        /* Determine if no thread is currently executing.  */
                        if (execute_ptr == TX_NULL)
 800571e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005720:	2b00      	cmp	r3, #0
 8005722:	d103      	bne.n	800572c <_tx_thread_system_resume+0xc4>
                        {

                            /* Simply setup the execute pointer.  */
                            _tx_thread_execute_ptr =  thread_ptr;
 8005724:	4a4d      	ldr	r2, [pc, #308]	@ (800585c <_tx_thread_system_resume+0x1f4>)
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	6013      	str	r3, [r2, #0]
 800572a:	e05c      	b.n	80057e6 <_tx_thread_system_resume+0x17e>
                        {

                            /* Another thread has been scheduled for execution.  */

                            /* Check to see if this is a higher priority thread and determine if preemption is allowed.  */
                            if (priority < execute_ptr -> tx_thread_preempt_threshold)
 800572c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800572e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005730:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8005732:	429a      	cmp	r2, r3
 8005734:	d257      	bcs.n	80057e6 <_tx_thread_system_resume+0x17e>
                                execute_ptr -> tx_thread_performance_last_preempting_thread =  thread_ptr;

#endif

                                /* Yes, modify the execute thread pointer.  */
                                _tx_thread_execute_ptr =  thread_ptr;
 8005736:	4a49      	ldr	r2, [pc, #292]	@ (800585c <_tx_thread_system_resume+0x1f4>)
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	6013      	str	r3, [r2, #0]
 800573c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800573e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8005740:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005742:	f383 8810 	msr	PRIMASK, r3
}
 8005746:	bf00      	nop
                                TX_THREAD_STACK_CHECK(thread_ptr)
#endif

                                /* Now determine if preemption should take place. This is only possible if the current thread pointer is
                                   not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
                                TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8005748:	4b40      	ldr	r3, [pc, #256]	@ (800584c <_tx_thread_system_resume+0x1e4>)
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	63fb      	str	r3, [r7, #60]	@ 0x3c
                                if (combined_flags == ((ULONG) 0))
 800574e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005750:	2b00      	cmp	r3, #0
 8005752:	d174      	bne.n	800583e <_tx_thread_system_resume+0x1d6>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 8005754:	4b42      	ldr	r3, [pc, #264]	@ (8005860 <_tx_thread_system_resume+0x1f8>)
 8005756:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800575a:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800575c:	f3ef 8305 	mrs	r3, IPSR
 8005760:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(ipsr_value);
 8005762:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    if (__get_ipsr_value() == 0)
 8005764:	2b00      	cmp	r3, #0
 8005766:	d10c      	bne.n	8005782 <_tx_thread_system_resume+0x11a>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8005768:	f3ef 8310 	mrs	r3, PRIMASK
 800576c:	627b      	str	r3, [r7, #36]	@ 0x24
    return(posture);
 800576e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
        interrupt_save = __get_interrupt_posture();
 8005770:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSIE  i": : : "memory");
 8005772:	b662      	cpsie	i
}
 8005774:	bf00      	nop
 8005776:	6a3b      	ldr	r3, [r7, #32]
 8005778:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800577a:	69fb      	ldr	r3, [r7, #28]
 800577c:	f383 8810 	msr	PRIMASK, r3
}
 8005780:	bf00      	nop
}
 8005782:	bf00      	nop
                                    /* Preemption is needed - return to the system!  */
                                    _tx_thread_system_return();
                                }

                                /* Return in-line when MISRA is not enabled.  */
                                return;
 8005784:	e05b      	b.n	800583e <_tx_thread_system_resume+0x1d6>
                {

                    /* No, there are other threads at this priority already ready.  */

                    /* Just add this thread to the priority list.  */
                    tail_ptr =                                 head_ptr -> tx_thread_ready_previous;
 8005786:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005788:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800578a:	64bb      	str	r3, [r7, #72]	@ 0x48
                    tail_ptr -> tx_thread_ready_next =         thread_ptr;
 800578c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800578e:	687a      	ldr	r2, [r7, #4]
 8005790:	621a      	str	r2, [r3, #32]
                    head_ptr -> tx_thread_ready_previous =     thread_ptr;
 8005792:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005794:	687a      	ldr	r2, [r7, #4]
 8005796:	625a      	str	r2, [r3, #36]	@ 0x24
                    thread_ptr -> tx_thread_ready_previous =   tail_ptr;
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800579c:	625a      	str	r2, [r3, #36]	@ 0x24
                    thread_ptr -> tx_thread_ready_next =       head_ptr;
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80057a2:	621a      	str	r2, [r3, #32]
 80057a4:	e01f      	b.n	80057e6 <_tx_thread_system_resume+0x17e>
            /* Else, delayed suspend flag was set.  */
            else
            {

                /* Clear the delayed suspend flag and change the state.  */
                thread_ptr -> tx_thread_delayed_suspend =  TX_FALSE;
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	2200      	movs	r2, #0
 80057aa:	635a      	str	r2, [r3, #52]	@ 0x34
                thread_ptr -> tx_thread_state =            TX_SUSPENDED;
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	2203      	movs	r2, #3
 80057b0:	631a      	str	r2, [r3, #48]	@ 0x30
 80057b2:	e018      	b.n	80057e6 <_tx_thread_system_resume+0x17e>
        /* A resumption occurred in the middle of a previous thread suspension.  */

        /* Make sure the type of suspension under way is not a terminate or
           thread completion.  In either of these cases, do not void the
           interrupted suspension processing.  */
        if (thread_ptr -> tx_thread_state != TX_COMPLETED)
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057b8:	2b01      	cmp	r3, #1
 80057ba:	d014      	beq.n	80057e6 <_tx_thread_system_resume+0x17e>
        {

            /* Make sure the thread isn't terminated.  */
            if (thread_ptr -> tx_thread_state != TX_TERMINATED)
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057c0:	2b02      	cmp	r3, #2
 80057c2:	d010      	beq.n	80057e6 <_tx_thread_system_resume+0x17e>
            {

                /* No, now check to see if the delayed suspension flag is set.  */
                if (thread_ptr -> tx_thread_delayed_suspend == TX_FALSE)
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d106      	bne.n	80057da <_tx_thread_system_resume+0x172>
                {

                    /* Clear the suspending flag.  */
                    thread_ptr -> tx_thread_suspending =   TX_FALSE;
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	2200      	movs	r2, #0
 80057d0:	639a      	str	r2, [r3, #56]	@ 0x38

                    /* Restore the state to ready.  */
                    thread_ptr -> tx_thread_state =        TX_READY;
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	2200      	movs	r2, #0
 80057d6:	631a      	str	r2, [r3, #48]	@ 0x30
 80057d8:	e005      	b.n	80057e6 <_tx_thread_system_resume+0x17e>
                }
                else
                {

                    /* Clear the delayed suspend flag and change the state.  */
                    thread_ptr -> tx_thread_delayed_suspend =  TX_FALSE;
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	2200      	movs	r2, #0
 80057de:	635a      	str	r2, [r3, #52]	@ 0x34
                    thread_ptr -> tx_thread_state =            TX_SUSPENDED;
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	2203      	movs	r2, #3
 80057e4:	631a      	str	r2, [r3, #48]	@ 0x30
        }
    }
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 80057e6:	4b1f      	ldr	r3, [pc, #124]	@ (8005864 <_tx_thread_system_resume+0x1fc>)
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	63bb      	str	r3, [r7, #56]	@ 0x38
 80057ec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80057ee:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80057f0:	69bb      	ldr	r3, [r7, #24]
 80057f2:	f383 8810 	msr	PRIMASK, r3
}
 80057f6:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Determine if a preemption condition is present.  */
    if (current_thread != _tx_thread_execute_ptr)
 80057f8:	4b18      	ldr	r3, [pc, #96]	@ (800585c <_tx_thread_system_resume+0x1f4>)
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80057fe:	429a      	cmp	r2, r3
 8005800:	d020      	beq.n	8005844 <_tx_thread_system_resume+0x1dc>
        TX_THREAD_STACK_CHECK(thread_ptr)
#endif

        /* Now determine if preemption should take place. This is only possible if the current thread pointer is
           not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
        TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8005802:	4b12      	ldr	r3, [pc, #72]	@ (800584c <_tx_thread_system_resume+0x1e4>)
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if (combined_flags == ((ULONG) 0))
 8005808:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800580a:	2b00      	cmp	r3, #0
 800580c:	d11a      	bne.n	8005844 <_tx_thread_system_resume+0x1dc>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800580e:	4b14      	ldr	r3, [pc, #80]	@ (8005860 <_tx_thread_system_resume+0x1f8>)
 8005810:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005814:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8005816:	f3ef 8305 	mrs	r3, IPSR
 800581a:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800581c:	697b      	ldr	r3, [r7, #20]
    if (__get_ipsr_value() == 0)
 800581e:	2b00      	cmp	r3, #0
 8005820:	d10f      	bne.n	8005842 <_tx_thread_system_resume+0x1da>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8005822:	f3ef 8310 	mrs	r3, PRIMASK
 8005826:	613b      	str	r3, [r7, #16]
    return(posture);
 8005828:	693b      	ldr	r3, [r7, #16]
        interrupt_save = __get_interrupt_posture();
 800582a:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("CPSIE  i": : : "memory");
 800582c:	b662      	cpsie	i
}
 800582e:	bf00      	nop
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8005834:	68bb      	ldr	r3, [r7, #8]
 8005836:	f383 8810 	msr	PRIMASK, r3
}
 800583a:	bf00      	nop
}
 800583c:	e001      	b.n	8005842 <_tx_thread_system_resume+0x1da>
                                return;
 800583e:	bf00      	nop
 8005840:	e000      	b.n	8005844 <_tx_thread_system_resume+0x1dc>
 8005842:	bf00      	nop

            /* Preemption is needed - return to the system!  */
            _tx_thread_system_return();
        }
    }
}
 8005844:	3758      	adds	r7, #88	@ 0x58
 8005846:	46bd      	mov	sp, r7
 8005848:	bd80      	pop	{r7, pc}
 800584a:	bf00      	nop
 800584c:	2000437c 	.word	0x2000437c
 8005850:	200042fc 	.word	0x200042fc
 8005854:	200042f4 	.word	0x200042f4
 8005858:	200042f8 	.word	0x200042f8
 800585c:	200042e8 	.word	0x200042e8
 8005860:	e000ed04 	.word	0xe000ed04
 8005864:	200042e4 	.word	0x200042e4

08005868 <_tx_thread_system_suspend>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_suspend(TX_THREAD *thread_ptr)
#ifndef TX_NOT_INTERRUPTABLE
{
 8005868:	b580      	push	{r7, lr}
 800586a:	b09e      	sub	sp, #120	@ 0x78
 800586c:	af00      	add	r7, sp, #0
 800586e:	6078      	str	r0, [r7, #4]
TX_TRACE_BUFFER_ENTRY       *entry_ptr;
ULONG                       time_stamp =  ((ULONG) 0);
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 8005870:	4b81      	ldr	r3, [pc, #516]	@ (8005a78 <_tx_thread_system_suspend+0x210>)
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	677b      	str	r3, [r7, #116]	@ 0x74
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8005876:	f3ef 8310 	mrs	r3, PRIMASK
 800587a:	64fb      	str	r3, [r7, #76]	@ 0x4c
    return(posture);
 800587c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    int_posture = __get_interrupt_posture();
 800587e:	64bb      	str	r3, [r7, #72]	@ 0x48
    __asm__ volatile ("CPSID i" : : : "memory");
 8005880:	b672      	cpsid	i
    return(int_posture);
 8005882:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
    /* Check this thread's stack.  */
    TX_THREAD_STACK_CHECK(thread_ptr)
#endif

    /* Lockout interrupts while the thread is being suspended.  */
    TX_DISABLE
 8005884:	673b      	str	r3, [r7, #112]	@ 0x70

#ifndef TX_NO_TIMER

    /* Is the current thread suspending?  */
    if (thread_ptr == current_thread)
 8005886:	687a      	ldr	r2, [r7, #4]
 8005888:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800588a:	429a      	cmp	r2, r3
 800588c:	d112      	bne.n	80058b4 <_tx_thread_system_suspend+0x4c>
    {

        /* Pickup the wait option.  */
        timeout =  thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks;
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005892:	66fb      	str	r3, [r7, #108]	@ 0x6c

        /* Determine if an activation is needed.  */
        if (timeout != TX_NO_WAIT)
 8005894:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005896:	2b00      	cmp	r3, #0
 8005898:	d008      	beq.n	80058ac <_tx_thread_system_suspend+0x44>
        {

            /* Make sure the suspension is not a wait-forever.  */
            if (timeout != TX_WAIT_FOREVER)
 800589a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800589c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058a0:	d004      	beq.n	80058ac <_tx_thread_system_suspend+0x44>
            {

                /* Activate the thread timer with the timeout value setup in the caller.  */
                _tx_timer_system_activate(&(thread_ptr -> tx_thread_timer));
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	334c      	adds	r3, #76	@ 0x4c
 80058a6:	4618      	mov	r0, r3
 80058a8:	f000 fa40 	bl	8005d2c <_tx_timer_system_activate>
            }
        }

        /* Yes, reset time slice for current thread.  */
        _tx_timer_time_slice =  thread_ptr -> tx_thread_new_time_slice;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	69db      	ldr	r3, [r3, #28]
 80058b0:	4a72      	ldr	r2, [pc, #456]	@ (8005a7c <_tx_thread_system_suspend+0x214>)
 80058b2:	6013      	str	r3, [r2, #0]
    }
#endif

    /* Decrease the preempt disabled count.  */
    _tx_thread_preempt_disable--;
 80058b4:	4b72      	ldr	r3, [pc, #456]	@ (8005a80 <_tx_thread_system_suspend+0x218>)
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	3b01      	subs	r3, #1
 80058ba:	4a71      	ldr	r2, [pc, #452]	@ (8005a80 <_tx_thread_system_suspend+0x218>)
 80058bc:	6013      	str	r3, [r2, #0]
    _tx_thread_performance_suspend_count++;
#endif

    /* Check to make sure the thread suspending flag is still set.  If not, it
       has already been resumed.  */
    if (thread_ptr -> tx_thread_suspending == TX_TRUE)
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058c2:	2b01      	cmp	r3, #1
 80058c4:	f040 80a6 	bne.w	8005a14 <_tx_thread_system_suspend+0x1ac>
            time_stamp =  entry_ptr -> tx_trace_buffer_entry_time_stamp;
        }
#endif

        /* Actually suspend this thread.  But first, clear the suspending flag.  */
        thread_ptr -> tx_thread_suspending =  TX_FALSE;
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	2200      	movs	r2, #0
 80058cc:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Pickup priority of thread.  */
        priority =  thread_ptr -> tx_thread_priority;
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058d2:	66bb      	str	r3, [r7, #104]	@ 0x68

        /* Pickup the next ready thread pointer.  */
        ready_next =      thread_ptr -> tx_thread_ready_next;
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	6a1b      	ldr	r3, [r3, #32]
 80058d8:	667b      	str	r3, [r7, #100]	@ 0x64

        /* Determine if there are other threads at this priority that are
           ready.  */
        if (ready_next != thread_ptr)
 80058da:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	429a      	cmp	r2, r3
 80058e0:	d015      	beq.n	800590e <_tx_thread_system_suspend+0xa6>
        {

            /* Yes, there are other threads at this priority ready.  */

            /* Pickup the previous ready thread pointer.  */
            ready_previous =  thread_ptr -> tx_thread_ready_previous;
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058e6:	653b      	str	r3, [r7, #80]	@ 0x50

            /* Just remove this thread from the priority list.  */
            ready_next -> tx_thread_ready_previous =    ready_previous;
 80058e8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80058ea:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80058ec:	625a      	str	r2, [r3, #36]	@ 0x24
            ready_previous -> tx_thread_ready_next =    ready_next;
 80058ee:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80058f0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80058f2:	621a      	str	r2, [r3, #32]

            /* Determine if this is the head of the priority list.  */
            if (_tx_thread_priority_list[priority] == thread_ptr)
 80058f4:	4a63      	ldr	r2, [pc, #396]	@ (8005a84 <_tx_thread_system_suspend+0x21c>)
 80058f6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80058f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80058fc:	687a      	ldr	r2, [r7, #4]
 80058fe:	429a      	cmp	r2, r3
 8005900:	d157      	bne.n	80059b2 <_tx_thread_system_suspend+0x14a>
            {

                /* Update the head pointer of this priority list.  */
                _tx_thread_priority_list[priority] =  ready_next;
 8005902:	4960      	ldr	r1, [pc, #384]	@ (8005a84 <_tx_thread_system_suspend+0x21c>)
 8005904:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005906:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8005908:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800590c:	e051      	b.n	80059b2 <_tx_thread_system_suspend+0x14a>
        else
        {

            /* This is the only thread at this priority ready to run.  Set the head
               pointer to NULL.  */
            _tx_thread_priority_list[priority] =    TX_NULL;
 800590e:	4a5d      	ldr	r2, [pc, #372]	@ (8005a84 <_tx_thread_system_suspend+0x21c>)
 8005910:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005912:	2100      	movs	r1, #0
 8005914:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            /* Calculate the index into the bit map array.  */
            map_index =  priority/((UINT) 32);
#endif

            /* Clear this priority bit in the ready priority bit map.  */
            TX_MOD32_BIT_SET(priority, priority_bit)
 8005918:	2201      	movs	r2, #1
 800591a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800591c:	fa02 f303 	lsl.w	r3, r2, r3
 8005920:	663b      	str	r3, [r7, #96]	@ 0x60
            _tx_thread_priority_maps[MAP_INDEX] =  _tx_thread_priority_maps[MAP_INDEX] & (~(priority_bit));
 8005922:	4b59      	ldr	r3, [pc, #356]	@ (8005a88 <_tx_thread_system_suspend+0x220>)
 8005924:	681a      	ldr	r2, [r3, #0]
 8005926:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005928:	43db      	mvns	r3, r3
 800592a:	4013      	ands	r3, r2
 800592c:	4a56      	ldr	r2, [pc, #344]	@ (8005a88 <_tx_thread_system_suspend+0x220>)
 800592e:	6013      	str	r3, [r2, #0]
            /* Calculate the base priority as well.  */
            base_priority =  map_index * ((UINT) 32);
#else

            /* Setup the base priority to zero.  */
            base_priority =   ((UINT) 0);
 8005930:	2300      	movs	r3, #0
 8005932:	65fb      	str	r3, [r7, #92]	@ 0x5c
#endif

            /* Setup working variable for the priority map.  */
            priority_map =    _tx_thread_priority_maps[MAP_INDEX];
 8005934:	4b54      	ldr	r3, [pc, #336]	@ (8005a88 <_tx_thread_system_suspend+0x220>)
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	65bb      	str	r3, [r7, #88]	@ 0x58

            /* Make a quick check for no other threads ready for execution.  */
            if (priority_map == ((ULONG) 0))
 800593a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800593c:	2b00      	cmp	r3, #0
 800593e:	d12b      	bne.n	8005998 <_tx_thread_system_suspend+0x130>
            {

                /* Nothing else is ready.  Set highest priority and execute thread
                   accordingly.  */
                _tx_thread_highest_priority =  ((UINT) TX_MAX_PRIORITIES);
 8005940:	4b52      	ldr	r3, [pc, #328]	@ (8005a8c <_tx_thread_system_suspend+0x224>)
 8005942:	2220      	movs	r2, #32
 8005944:	601a      	str	r2, [r3, #0]
                _tx_thread_execute_ptr =       TX_NULL;
 8005946:	4b52      	ldr	r3, [pc, #328]	@ (8005a90 <_tx_thread_system_suspend+0x228>)
 8005948:	2200      	movs	r2, #0
 800594a:	601a      	str	r2, [r3, #0]
 800594c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800594e:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8005950:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005952:	f383 8810 	msr	PRIMASK, r3
}
 8005956:	bf00      	nop
                /* Restore interrupts.  */
                TX_RESTORE

                /* Determine if preemption should take place. This is only possible if the current thread pointer is
                   not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
                TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8005958:	4b49      	ldr	r3, [pc, #292]	@ (8005a80 <_tx_thread_system_suspend+0x218>)
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	657b      	str	r3, [r7, #84]	@ 0x54
                if (combined_flags == ((ULONG) 0))
 800595e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005960:	2b00      	cmp	r3, #0
 8005962:	f040 8081 	bne.w	8005a68 <_tx_thread_system_suspend+0x200>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 8005966:	4b4b      	ldr	r3, [pc, #300]	@ (8005a94 <_tx_thread_system_suspend+0x22c>)
 8005968:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800596c:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800596e:	f3ef 8305 	mrs	r3, IPSR
 8005972:	643b      	str	r3, [r7, #64]	@ 0x40
    return(ipsr_value);
 8005974:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
    if (__get_ipsr_value() == 0)
 8005976:	2b00      	cmp	r3, #0
 8005978:	d10c      	bne.n	8005994 <_tx_thread_system_suspend+0x12c>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800597a:	f3ef 8310 	mrs	r3, PRIMASK
 800597e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    return(posture);
 8005980:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
        interrupt_save = __get_interrupt_posture();
 8005982:	63bb      	str	r3, [r7, #56]	@ 0x38
    __asm__ volatile ("CPSIE  i": : : "memory");
 8005984:	b662      	cpsie	i
}
 8005986:	bf00      	nop
 8005988:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800598a:	637b      	str	r3, [r7, #52]	@ 0x34
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800598c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800598e:	f383 8810 	msr	PRIMASK, r3
}
 8005992:	bf00      	nop
}
 8005994:	bf00      	nop
                    /* Preemption is needed - return to the system!  */
                    _tx_thread_system_return();
                }

                /* Return to caller.  */
                return;
 8005996:	e067      	b.n	8005a68 <_tx_thread_system_suspend+0x200>
            {

                /* Other threads at different priority levels are ready to run.  */

                /* Calculate the lowest bit set in the priority map. */
                TX_LOWEST_SET_BIT_CALCULATE(priority_map, priority_bit)
 8005998:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800599a:	fa93 f3a3 	rbit	r3, r3
 800599e:	65bb      	str	r3, [r7, #88]	@ 0x58
 80059a0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80059a2:	fab3 f383 	clz	r3, r3
 80059a6:	663b      	str	r3, [r7, #96]	@ 0x60

                /* Setup the next highest priority variable.  */
                _tx_thread_highest_priority =  base_priority + ((UINT) priority_bit);
 80059a8:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80059aa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80059ac:	4413      	add	r3, r2
 80059ae:	4a37      	ldr	r2, [pc, #220]	@ (8005a8c <_tx_thread_system_suspend+0x224>)
 80059b0:	6013      	str	r3, [r2, #0]
            }
        }

        /* Determine if the suspending thread is the thread designated to execute.  */
        if (thread_ptr == _tx_thread_execute_ptr)
 80059b2:	4b37      	ldr	r3, [pc, #220]	@ (8005a90 <_tx_thread_system_suspend+0x228>)
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	687a      	ldr	r2, [r7, #4]
 80059b8:	429a      	cmp	r2, r3
 80059ba:	d12b      	bne.n	8005a14 <_tx_thread_system_suspend+0x1ac>
        {

            /* Pickup the highest priority thread to execute.  */
            _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 80059bc:	4b33      	ldr	r3, [pc, #204]	@ (8005a8c <_tx_thread_system_suspend+0x224>)
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	4a30      	ldr	r2, [pc, #192]	@ (8005a84 <_tx_thread_system_suspend+0x21c>)
 80059c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80059c6:	4a32      	ldr	r2, [pc, #200]	@ (8005a90 <_tx_thread_system_suspend+0x228>)
 80059c8:	6013      	str	r3, [r2, #0]
 80059ca:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80059cc:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80059ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059d0:	f383 8810 	msr	PRIMASK, r3
}
 80059d4:	bf00      	nop
            /* Restore interrupts.  */
            TX_RESTORE

            /* Determine if preemption should take place. This is only possible if the current thread pointer is
               not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
            TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 80059d6:	4b2a      	ldr	r3, [pc, #168]	@ (8005a80 <_tx_thread_system_suspend+0x218>)
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	657b      	str	r3, [r7, #84]	@ 0x54
            if (combined_flags == ((ULONG) 0))
 80059dc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d144      	bne.n	8005a6c <_tx_thread_system_suspend+0x204>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 80059e2:	4b2c      	ldr	r3, [pc, #176]	@ (8005a94 <_tx_thread_system_suspend+0x22c>)
 80059e4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80059e8:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80059ea:	f3ef 8305 	mrs	r3, IPSR
 80059ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(ipsr_value);
 80059f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    if (__get_ipsr_value() == 0)
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d10c      	bne.n	8005a10 <_tx_thread_system_suspend+0x1a8>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80059f6:	f3ef 8310 	mrs	r3, PRIMASK
 80059fa:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 80059fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
        interrupt_save = __get_interrupt_posture();
 80059fe:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSIE  i": : : "memory");
 8005a00:	b662      	cpsie	i
}
 8005a02:	bf00      	nop
 8005a04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a06:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8005a08:	6a3b      	ldr	r3, [r7, #32]
 8005a0a:	f383 8810 	msr	PRIMASK, r3
}
 8005a0e:	bf00      	nop
}
 8005a10:	bf00      	nop
                /* Preemption is needed - return to the system!  */
                _tx_thread_system_return();
            }

            /* Return to caller.  */
            return;
 8005a12:	e02b      	b.n	8005a6c <_tx_thread_system_suspend+0x204>
 8005a14:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005a16:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8005a18:	69fb      	ldr	r3, [r7, #28]
 8005a1a:	f383 8810 	msr	PRIMASK, r3
}
 8005a1e:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Determine if a preemption condition is present.  */
    if (current_thread != _tx_thread_execute_ptr)
 8005a20:	4b1b      	ldr	r3, [pc, #108]	@ (8005a90 <_tx_thread_system_suspend+0x228>)
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8005a26:	429a      	cmp	r2, r3
 8005a28:	d022      	beq.n	8005a70 <_tx_thread_system_suspend+0x208>
        TX_THREAD_STACK_CHECK(thread_ptr)
#endif

        /* Determine if preemption should take place. This is only possible if the current thread pointer is
           not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
        TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8005a2a:	4b15      	ldr	r3, [pc, #84]	@ (8005a80 <_tx_thread_system_suspend+0x218>)
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	657b      	str	r3, [r7, #84]	@ 0x54
        if (combined_flags == ((ULONG) 0))
 8005a30:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d11c      	bne.n	8005a70 <_tx_thread_system_suspend+0x208>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 8005a36:	4b17      	ldr	r3, [pc, #92]	@ (8005a94 <_tx_thread_system_suspend+0x22c>)
 8005a38:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005a3c:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8005a3e:	f3ef 8305 	mrs	r3, IPSR
 8005a42:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 8005a44:	69bb      	ldr	r3, [r7, #24]
    if (__get_ipsr_value() == 0)
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d10c      	bne.n	8005a64 <_tx_thread_system_suspend+0x1fc>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8005a4a:	f3ef 8310 	mrs	r3, PRIMASK
 8005a4e:	617b      	str	r3, [r7, #20]
    return(posture);
 8005a50:	697b      	ldr	r3, [r7, #20]
        interrupt_save = __get_interrupt_posture();
 8005a52:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSIE  i": : : "memory");
 8005a54:	b662      	cpsie	i
}
 8005a56:	bf00      	nop
 8005a58:	693b      	ldr	r3, [r7, #16]
 8005a5a:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	f383 8810 	msr	PRIMASK, r3
}
 8005a62:	bf00      	nop
}
 8005a64:	bf00      	nop
            _tx_thread_system_return();
        }
    }

    /* Return to caller.  */
    return;
 8005a66:	e003      	b.n	8005a70 <_tx_thread_system_suspend+0x208>
                return;
 8005a68:	bf00      	nop
 8005a6a:	e002      	b.n	8005a72 <_tx_thread_system_suspend+0x20a>
            return;
 8005a6c:	bf00      	nop
 8005a6e:	e000      	b.n	8005a72 <_tx_thread_system_suspend+0x20a>
    return;
 8005a70:	bf00      	nop
}
 8005a72:	3778      	adds	r7, #120	@ 0x78
 8005a74:	46bd      	mov	sp, r7
 8005a76:	bd80      	pop	{r7, pc}
 8005a78:	200042e4 	.word	0x200042e4
 8005a7c:	200048e8 	.word	0x200048e8
 8005a80:	2000437c 	.word	0x2000437c
 8005a84:	200042fc 	.word	0x200042fc
 8005a88:	200042f4 	.word	0x200042f4
 8005a8c:	200042f8 	.word	0x200042f8
 8005a90:	200042e8 	.word	0x200042e8
 8005a94:	e000ed04 	.word	0xe000ed04

08005a98 <_tx_thread_time_slice>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_time_slice(VOID)
{
 8005a98:	b480      	push	{r7}
 8005a9a:	b087      	sub	sp, #28
 8005a9c:	af00      	add	r7, sp, #0
ULONG           system_state;
UINT            preempt_disable;
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 8005a9e:	4b21      	ldr	r3, [pc, #132]	@ (8005b24 <_tx_thread_time_slice+0x8c>)
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8005aa4:	f3ef 8310 	mrs	r3, PRIMASK
 8005aa8:	60fb      	str	r3, [r7, #12]
    return(posture);
 8005aaa:	68fb      	ldr	r3, [r7, #12]
    int_posture = __get_interrupt_posture();
 8005aac:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("CPSID i" : : : "memory");
 8005aae:	b672      	cpsid	i
    return(int_posture);
 8005ab0:	68bb      	ldr	r3, [r7, #8]
    /* Set the next thread pointer to NULL.  */
    next_thread_ptr =  TX_NULL;
#endif

    /* Lockout interrupts while the time-slice is evaluated.  */
    TX_DISABLE
 8005ab2:	613b      	str	r3, [r7, #16]

    /* Clear the expired time-slice flag.  */
    _tx_timer_expired_time_slice =  TX_FALSE;
 8005ab4:	4b1c      	ldr	r3, [pc, #112]	@ (8005b28 <_tx_thread_time_slice+0x90>)
 8005ab6:	2200      	movs	r2, #0
 8005ab8:	601a      	str	r2, [r3, #0]

    /* Make sure the thread pointer is valid.  */
    if (thread_ptr != TX_NULL)
 8005aba:	697b      	ldr	r3, [r7, #20]
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d024      	beq.n	8005b0a <_tx_thread_time_slice+0x72>
    {

        /* Make sure the thread is still active, i.e. not suspended.  */
        if (thread_ptr -> tx_thread_state == TX_READY)
 8005ac0:	697b      	ldr	r3, [r7, #20]
 8005ac2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d120      	bne.n	8005b0a <_tx_thread_time_slice+0x72>
        {

            /* Setup a fresh time-slice for the thread.  */
            thread_ptr -> tx_thread_time_slice =  thread_ptr -> tx_thread_new_time_slice;
 8005ac8:	697b      	ldr	r3, [r7, #20]
 8005aca:	69da      	ldr	r2, [r3, #28]
 8005acc:	697b      	ldr	r3, [r7, #20]
 8005ace:	619a      	str	r2, [r3, #24]

            /* Reset the actual time-slice variable.  */
            _tx_timer_time_slice =  thread_ptr -> tx_thread_time_slice;
 8005ad0:	697b      	ldr	r3, [r7, #20]
 8005ad2:	699b      	ldr	r3, [r3, #24]
 8005ad4:	4a15      	ldr	r2, [pc, #84]	@ (8005b2c <_tx_thread_time_slice+0x94>)
 8005ad6:	6013      	str	r3, [r2, #0]

            /* Determine if there is another thread at the same priority and preemption-threshold
               is not set.  Preemption-threshold overrides time-slicing.  */
            if (thread_ptr -> tx_thread_ready_next != thread_ptr)
 8005ad8:	697b      	ldr	r3, [r7, #20]
 8005ada:	6a1b      	ldr	r3, [r3, #32]
 8005adc:	697a      	ldr	r2, [r7, #20]
 8005ade:	429a      	cmp	r2, r3
 8005ae0:	d013      	beq.n	8005b0a <_tx_thread_time_slice+0x72>
            {

                /* Check to see if preemption-threshold is not being used.  */
                if (thread_ptr -> tx_thread_priority == thread_ptr -> tx_thread_preempt_threshold)
 8005ae2:	697b      	ldr	r3, [r7, #20]
 8005ae4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ae6:	697b      	ldr	r3, [r7, #20]
 8005ae8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005aea:	429a      	cmp	r2, r3
 8005aec:	d10d      	bne.n	8005b0a <_tx_thread_time_slice+0x72>

                    /* Preemption-threshold is not being used by this thread.  */

                    /* There is another thread at this priority, make it the highest at
                       this priority level.  */
                    _tx_thread_priority_list[thread_ptr -> tx_thread_priority] =  thread_ptr -> tx_thread_ready_next;
 8005aee:	697b      	ldr	r3, [r7, #20]
 8005af0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005af2:	697a      	ldr	r2, [r7, #20]
 8005af4:	6a12      	ldr	r2, [r2, #32]
 8005af6:	490e      	ldr	r1, [pc, #56]	@ (8005b30 <_tx_thread_time_slice+0x98>)
 8005af8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

                    /* Designate the highest priority thread as the one to execute.  Don't use this
                       thread's priority as an index just in case a higher priority thread is now
                       ready!  */
                    _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 8005afc:	4b0d      	ldr	r3, [pc, #52]	@ (8005b34 <_tx_thread_time_slice+0x9c>)
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	4a0b      	ldr	r2, [pc, #44]	@ (8005b30 <_tx_thread_time_slice+0x98>)
 8005b02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005b06:	4a0c      	ldr	r2, [pc, #48]	@ (8005b38 <_tx_thread_time_slice+0xa0>)
 8005b08:	6013      	str	r3, [r2, #0]
 8005b0a:	693b      	ldr	r3, [r7, #16]
 8005b0c:	607b      	str	r3, [r7, #4]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	f383 8810 	msr	PRIMASK, r3
}
 8005b14:	bf00      	nop

        /* Yes, check this thread's stack.  */
        TX_THREAD_STACK_CHECK(next_thread_ptr)
    }
#endif
}
 8005b16:	bf00      	nop
 8005b18:	371c      	adds	r7, #28
 8005b1a:	46bd      	mov	sp, r7
 8005b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b20:	4770      	bx	lr
 8005b22:	bf00      	nop
 8005b24:	200042e4 	.word	0x200042e4
 8005b28:	2000438c 	.word	0x2000438c
 8005b2c:	200048e8 	.word	0x200048e8
 8005b30:	200042fc 	.word	0x200042fc
 8005b34:	200042f8 	.word	0x200042f8
 8005b38:	200042e8 	.word	0x200042e8

08005b3c <_tx_thread_timeout>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_timeout(ULONG timeout_input)
{
 8005b3c:	b580      	push	{r7, lr}
 8005b3e:	b08a      	sub	sp, #40	@ 0x28
 8005b40:	af00      	add	r7, sp, #0
 8005b42:	6078      	str	r0, [r7, #4]
VOID            (*suspend_cleanup)(struct TX_THREAD_STRUCT *suspend_thread_ptr, ULONG suspension_sequence);
ULONG           suspension_sequence;


    /* Pickup the thread pointer.  */
    TX_THREAD_TIMEOUT_POINTER_SETUP(thread_ptr)
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8005b48:	f3ef 8310 	mrs	r3, PRIMASK
 8005b4c:	617b      	str	r3, [r7, #20]
    return(posture);
 8005b4e:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 8005b50:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 8005b52:	b672      	cpsid	i
    return(int_posture);
 8005b54:	693b      	ldr	r3, [r7, #16]

    /* Disable interrupts.  */
    TX_DISABLE
 8005b56:	623b      	str	r3, [r7, #32]

    /* Determine how the thread is currently suspended.  */
    if (thread_ptr -> tx_thread_state == TX_SLEEP)
 8005b58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b5c:	2b04      	cmp	r3, #4
 8005b5e:	d10e      	bne.n	8005b7e <_tx_thread_timeout+0x42>
        /* Restore interrupts.  */
        TX_RESTORE
#else

        /* Increment the disable preemption flag.  */
        _tx_thread_preempt_disable++;
 8005b60:	4b13      	ldr	r3, [pc, #76]	@ (8005bb0 <_tx_thread_timeout+0x74>)
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	3301      	adds	r3, #1
 8005b66:	4a12      	ldr	r2, [pc, #72]	@ (8005bb0 <_tx_thread_timeout+0x74>)
 8005b68:	6013      	str	r3, [r2, #0]
 8005b6a:	6a3b      	ldr	r3, [r7, #32]
 8005b6c:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	f383 8810 	msr	PRIMASK, r3
}
 8005b74:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Lift the suspension on the sleeping thread.  */
        _tx_thread_system_resume(thread_ptr);
 8005b76:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005b78:	f7ff fd76 	bl	8005668 <_tx_thread_system_resume>

        /* Restore interrupts.  */
        TX_RESTORE
#endif
    }
}
 8005b7c:	e013      	b.n	8005ba6 <_tx_thread_timeout+0x6a>
        suspend_cleanup =  thread_ptr -> tx_thread_suspend_cleanup;
 8005b7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b80:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005b82:	61fb      	str	r3, [r7, #28]
        suspension_sequence =  thread_ptr -> tx_thread_suspension_sequence;
 8005b84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b86:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005b8a:	61bb      	str	r3, [r7, #24]
 8005b8c:	6a3b      	ldr	r3, [r7, #32]
 8005b8e:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8005b90:	68bb      	ldr	r3, [r7, #8]
 8005b92:	f383 8810 	msr	PRIMASK, r3
}
 8005b96:	bf00      	nop
        if (suspend_cleanup != TX_NULL)
 8005b98:	69fb      	ldr	r3, [r7, #28]
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d003      	beq.n	8005ba6 <_tx_thread_timeout+0x6a>
            (suspend_cleanup)(thread_ptr, suspension_sequence);
 8005b9e:	69fb      	ldr	r3, [r7, #28]
 8005ba0:	69b9      	ldr	r1, [r7, #24]
 8005ba2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005ba4:	4798      	blx	r3
}
 8005ba6:	bf00      	nop
 8005ba8:	3728      	adds	r7, #40	@ 0x28
 8005baa:	46bd      	mov	sp, r7
 8005bac:	bd80      	pop	{r7, pc}
 8005bae:	bf00      	nop
 8005bb0:	2000437c 	.word	0x2000437c

08005bb4 <_tx_time_get>:
/*  12-31-2020     Andres Mlinar            Modified comment(s),          */
/*                                            resulting in version 6.1.3  */
/*                                                                        */
/**************************************************************************/
ULONG  _tx_time_get(VOID)
{
 8005bb4:	b480      	push	{r7}
 8005bb6:	b087      	sub	sp, #28
 8005bb8:	af00      	add	r7, sp, #0
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8005bba:	f3ef 8310 	mrs	r3, PRIMASK
 8005bbe:	60bb      	str	r3, [r7, #8]
    return(posture);
 8005bc0:	68bb      	ldr	r3, [r7, #8]
    int_posture = __get_interrupt_posture();
 8005bc2:	607b      	str	r3, [r7, #4]
    __asm__ volatile ("CPSID i" : : : "memory");
 8005bc4:	b672      	cpsid	i
    return(int_posture);
 8005bc6:	687b      	ldr	r3, [r7, #4]
#endif
ULONG   temp_time;


    /* Disable interrupts.  */
    TX_DISABLE
 8005bc8:	617b      	str	r3, [r7, #20]

    /* Pickup the system clock time.  */
    temp_time =  _tx_timer_system_clock;
 8005bca:	4b08      	ldr	r3, [pc, #32]	@ (8005bec <_tx_time_get+0x38>)
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	613b      	str	r3, [r7, #16]
 8005bd0:	697b      	ldr	r3, [r7, #20]
 8005bd2:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	f383 8810 	msr	PRIMASK, r3
}
 8005bda:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return the time.  */
    return(temp_time);
 8005bdc:	693b      	ldr	r3, [r7, #16]
}
 8005bde:	4618      	mov	r0, r3
 8005be0:	371c      	adds	r7, #28
 8005be2:	46bd      	mov	sp, r7
 8005be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be8:	4770      	bx	lr
 8005bea:	bf00      	nop
 8005bec:	20004388 	.word	0x20004388

08005bf0 <_tx_timer_expiration_process>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_expiration_process(VOID)
{
 8005bf0:	b580      	push	{r7, lr}
 8005bf2:	b084      	sub	sp, #16
 8005bf4:	af00      	add	r7, sp, #0
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8005bf6:	f3ef 8310 	mrs	r3, PRIMASK
 8005bfa:	607b      	str	r3, [r7, #4]
    return(posture);
 8005bfc:	687b      	ldr	r3, [r7, #4]
    int_posture = __get_interrupt_posture();
 8005bfe:	603b      	str	r3, [r7, #0]
    __asm__ volatile ("CPSID i" : : : "memory");
 8005c00:	b672      	cpsid	i
    return(int_posture);
 8005c02:	683b      	ldr	r3, [r7, #0]

    /* Don't process in the ISR, wakeup the system timer thread to process the
       timer expiration.  */

    /* Disable interrupts.  */
    TX_DISABLE
 8005c04:	60fb      	str	r3, [r7, #12]
    /* Restore interrupts.  */
    TX_RESTORE
#else

    /* Increment the preempt disable flag.  */
    _tx_thread_preempt_disable++;
 8005c06:	4b09      	ldr	r3, [pc, #36]	@ (8005c2c <_tx_timer_expiration_process+0x3c>)
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	3301      	adds	r3, #1
 8005c0c:	4a07      	ldr	r2, [pc, #28]	@ (8005c2c <_tx_timer_expiration_process+0x3c>)
 8005c0e:	6013      	str	r3, [r2, #0]
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8005c14:	68bb      	ldr	r3, [r7, #8]
 8005c16:	f383 8810 	msr	PRIMASK, r3
}
 8005c1a:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Call the system resume function to activate the timer thread.  */
    _tx_thread_system_resume(&_tx_timer_thread);
 8005c1c:	4804      	ldr	r0, [pc, #16]	@ (8005c30 <_tx_timer_expiration_process+0x40>)
 8005c1e:	f7ff fd23 	bl	8005668 <_tx_thread_system_resume>
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 8005c22:	bf00      	nop
 8005c24:	3710      	adds	r7, #16
 8005c26:	46bd      	mov	sp, r7
 8005c28:	bd80      	pop	{r7, pc}
 8005c2a:	bf00      	nop
 8005c2c:	2000437c 	.word	0x2000437c
 8005c30:	2000442c 	.word	0x2000442c

08005c34 <_tx_timer_initialize>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_initialize(VOID)
{
 8005c34:	b590      	push	{r4, r7, lr}
 8005c36:	b089      	sub	sp, #36	@ 0x24
 8005c38:	af06      	add	r7, sp, #24
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the system clock to 0.  */
    _tx_timer_system_clock =  ((ULONG) 0);
 8005c3a:	4b28      	ldr	r3, [pc, #160]	@ (8005cdc <_tx_timer_initialize+0xa8>)
 8005c3c:	2200      	movs	r2, #0
 8005c3e:	601a      	str	r2, [r3, #0]

    /* Initialize the time-slice value to 0 to make sure it is disabled.  */
    _tx_timer_time_slice =  ((ULONG) 0);
 8005c40:	4b27      	ldr	r3, [pc, #156]	@ (8005ce0 <_tx_timer_initialize+0xac>)
 8005c42:	2200      	movs	r2, #0
 8005c44:	601a      	str	r2, [r3, #0]

    /* Clear the expired flags.  */
    _tx_timer_expired_time_slice =  TX_FALSE;
 8005c46:	4b27      	ldr	r3, [pc, #156]	@ (8005ce4 <_tx_timer_initialize+0xb0>)
 8005c48:	2200      	movs	r2, #0
 8005c4a:	601a      	str	r2, [r3, #0]
    _tx_timer_expired =             TX_FALSE;
 8005c4c:	4b26      	ldr	r3, [pc, #152]	@ (8005ce8 <_tx_timer_initialize+0xb4>)
 8005c4e:	2200      	movs	r2, #0
 8005c50:	601a      	str	r2, [r3, #0]

    /* Set the currently expired timer being processed pointer to NULL.  */
    _tx_timer_expired_timer_ptr =  TX_NULL;
 8005c52:	4b26      	ldr	r3, [pc, #152]	@ (8005cec <_tx_timer_initialize+0xb8>)
 8005c54:	2200      	movs	r2, #0
 8005c56:	601a      	str	r2, [r3, #0]

    /* Initialize the thread and application timer management control structures.  */

    /* First, initialize the timer list.  */
    TX_MEMSET(&_tx_timer_list[0], 0, (sizeof(_tx_timer_list)));
 8005c58:	2280      	movs	r2, #128	@ 0x80
 8005c5a:	2100      	movs	r1, #0
 8005c5c:	4824      	ldr	r0, [pc, #144]	@ (8005cf0 <_tx_timer_initialize+0xbc>)
 8005c5e:	f000 fe0d 	bl	800687c <memset>
#endif

    /* Initialize all of the list pointers.  */
    _tx_timer_list_start =   &_tx_timer_list[0];
 8005c62:	4b24      	ldr	r3, [pc, #144]	@ (8005cf4 <_tx_timer_initialize+0xc0>)
 8005c64:	4a22      	ldr	r2, [pc, #136]	@ (8005cf0 <_tx_timer_initialize+0xbc>)
 8005c66:	601a      	str	r2, [r3, #0]
    _tx_timer_current_ptr =  &_tx_timer_list[0];
 8005c68:	4b23      	ldr	r3, [pc, #140]	@ (8005cf8 <_tx_timer_initialize+0xc4>)
 8005c6a:	4a21      	ldr	r2, [pc, #132]	@ (8005cf0 <_tx_timer_initialize+0xbc>)
 8005c6c:	601a      	str	r2, [r3, #0]

    /* Set the timer list end pointer to one past the actual timer list.  This is done
       to make the timer interrupt handling in assembly language a little easier.  */
    _tx_timer_list_end =     &_tx_timer_list[TX_TIMER_ENTRIES-((ULONG) 1)];
 8005c6e:	4b23      	ldr	r3, [pc, #140]	@ (8005cfc <_tx_timer_initialize+0xc8>)
 8005c70:	4a23      	ldr	r2, [pc, #140]	@ (8005d00 <_tx_timer_initialize+0xcc>)
 8005c72:	601a      	str	r2, [r3, #0]
    _tx_timer_list_end =     TX_TIMER_POINTER_ADD(_tx_timer_list_end, ((ULONG) 1));
 8005c74:	4b21      	ldr	r3, [pc, #132]	@ (8005cfc <_tx_timer_initialize+0xc8>)
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	3304      	adds	r3, #4
 8005c7a:	4a20      	ldr	r2, [pc, #128]	@ (8005cfc <_tx_timer_initialize+0xc8>)
 8005c7c:	6013      	str	r3, [r2, #0]

#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Setup the variables associated with the system timer thread's stack and
       priority.  */
    _tx_timer_stack_start =  (VOID *) &_tx_timer_thread_stack_area[0];
 8005c7e:	4b21      	ldr	r3, [pc, #132]	@ (8005d04 <_tx_timer_initialize+0xd0>)
 8005c80:	4a21      	ldr	r2, [pc, #132]	@ (8005d08 <_tx_timer_initialize+0xd4>)
 8005c82:	601a      	str	r2, [r3, #0]
    _tx_timer_stack_size =   ((ULONG) TX_TIMER_THREAD_STACK_SIZE);
 8005c84:	4b21      	ldr	r3, [pc, #132]	@ (8005d0c <_tx_timer_initialize+0xd8>)
 8005c86:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005c8a:	601a      	str	r2, [r3, #0]
    _tx_timer_priority =     ((UINT) TX_TIMER_THREAD_PRIORITY);
 8005c8c:	4b20      	ldr	r3, [pc, #128]	@ (8005d10 <_tx_timer_initialize+0xdc>)
 8005c8e:	2200      	movs	r2, #0
 8005c90:	601a      	str	r2, [r3, #0]
       low-level initialization component.  */
    do
    {

        /* Create the system timer thread.  */
        status =  _tx_thread_create(&_tx_timer_thread,
 8005c92:	4b1c      	ldr	r3, [pc, #112]	@ (8005d04 <_tx_timer_initialize+0xd0>)
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	4a1d      	ldr	r2, [pc, #116]	@ (8005d0c <_tx_timer_initialize+0xd8>)
 8005c98:	6812      	ldr	r2, [r2, #0]
 8005c9a:	491d      	ldr	r1, [pc, #116]	@ (8005d10 <_tx_timer_initialize+0xdc>)
 8005c9c:	6809      	ldr	r1, [r1, #0]
 8005c9e:	481c      	ldr	r0, [pc, #112]	@ (8005d10 <_tx_timer_initialize+0xdc>)
 8005ca0:	6800      	ldr	r0, [r0, #0]
 8005ca2:	2400      	movs	r4, #0
 8005ca4:	9405      	str	r4, [sp, #20]
 8005ca6:	2400      	movs	r4, #0
 8005ca8:	9404      	str	r4, [sp, #16]
 8005caa:	9003      	str	r0, [sp, #12]
 8005cac:	9102      	str	r1, [sp, #8]
 8005cae:	9201      	str	r2, [sp, #4]
 8005cb0:	9300      	str	r3, [sp, #0]
 8005cb2:	4b18      	ldr	r3, [pc, #96]	@ (8005d14 <_tx_timer_initialize+0xe0>)
 8005cb4:	4a18      	ldr	r2, [pc, #96]	@ (8005d18 <_tx_timer_initialize+0xe4>)
 8005cb6:	4919      	ldr	r1, [pc, #100]	@ (8005d1c <_tx_timer_initialize+0xe8>)
 8005cb8:	4819      	ldr	r0, [pc, #100]	@ (8005d20 <_tx_timer_initialize+0xec>)
 8005cba:	f7ff fa9d 	bl	80051f8 <_tx_thread_create>
 8005cbe:	6078      	str	r0, [r7, #4]
#endif

        /* Define timer initialize extension.  */
        TX_TIMER_INITIALIZE_EXTENSION(status)

    } while (status != TX_SUCCESS);
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d1e5      	bne.n	8005c92 <_tx_timer_initialize+0x5e>
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the head pointer of the created application timer list.  */
    _tx_timer_created_ptr =  TX_NULL;
 8005cc6:	4b17      	ldr	r3, [pc, #92]	@ (8005d24 <_tx_timer_initialize+0xf0>)
 8005cc8:	2200      	movs	r2, #0
 8005cca:	601a      	str	r2, [r3, #0]

    /* Set the created count to zero.  */
    _tx_timer_created_count =  TX_EMPTY;
 8005ccc:	4b16      	ldr	r3, [pc, #88]	@ (8005d28 <_tx_timer_initialize+0xf4>)
 8005cce:	2200      	movs	r2, #0
 8005cd0:	601a      	str	r2, [r3, #0]
    _tx_timer_performance_expiration_count =         ((ULONG) 0);
    _tx_timer_performance__expiration_adjust_count =  ((ULONG) 0);
#endif
#endif
#endif
}
 8005cd2:	bf00      	nop
 8005cd4:	370c      	adds	r7, #12
 8005cd6:	46bd      	mov	sp, r7
 8005cd8:	bd90      	pop	{r4, r7, pc}
 8005cda:	bf00      	nop
 8005cdc:	20004388 	.word	0x20004388
 8005ce0:	200048e8 	.word	0x200048e8
 8005ce4:	2000438c 	.word	0x2000438c
 8005ce8:	2000441c 	.word	0x2000441c
 8005cec:	20004428 	.word	0x20004428
 8005cf0:	20004390 	.word	0x20004390
 8005cf4:	20004410 	.word	0x20004410
 8005cf8:	20004418 	.word	0x20004418
 8005cfc:	20004414 	.word	0x20004414
 8005d00:	2000440c 	.word	0x2000440c
 8005d04:	200044dc 	.word	0x200044dc
 8005d08:	200044e8 	.word	0x200044e8
 8005d0c:	200044e0 	.word	0x200044e0
 8005d10:	200044e4 	.word	0x200044e4
 8005d14:	4154494d 	.word	0x4154494d
 8005d18:	08005e61 	.word	0x08005e61
 8005d1c:	08007544 	.word	0x08007544
 8005d20:	2000442c 	.word	0x2000442c
 8005d24:	20004420 	.word	0x20004420
 8005d28:	20004424 	.word	0x20004424

08005d2c <_tx_timer_system_activate>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_system_activate(TX_TIMER_INTERNAL *timer_ptr)
{
 8005d2c:	b480      	push	{r7}
 8005d2e:	b089      	sub	sp, #36	@ 0x24
 8005d30:	af00      	add	r7, sp, #0
 8005d32:	6078      	str	r0, [r7, #4]
ULONG                       remaining_ticks;
ULONG                       expiration_time;


    /* Pickup the remaining ticks.  */
    remaining_ticks =  timer_ptr -> tx_timer_internal_remaining_ticks;
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	617b      	str	r3, [r7, #20]

    /* Determine if there is a timer to activate.  */
    if (remaining_ticks != ((ULONG) 0))
 8005d3a:	697b      	ldr	r3, [r7, #20]
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d04a      	beq.n	8005dd6 <_tx_timer_system_activate+0xaa>
    {

        /* Determine if the timer is set to wait forever.  */
        if (remaining_ticks != TX_WAIT_FOREVER)
 8005d40:	697b      	ldr	r3, [r7, #20]
 8005d42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d46:	d046      	beq.n	8005dd6 <_tx_timer_system_activate+0xaa>
        {

            /* Valid timer activate request.  */

            /* Determine if the timer still needs activation.  */
            if (timer_ptr -> tx_timer_internal_list_head == TX_NULL)
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	699b      	ldr	r3, [r3, #24]
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d142      	bne.n	8005dd6 <_tx_timer_system_activate+0xaa>
            {

                /* Activate the timer.  */

                /* Calculate the amount of time remaining for the timer.  */
                if (remaining_ticks > TX_TIMER_ENTRIES)
 8005d50:	697b      	ldr	r3, [r7, #20]
 8005d52:	2b20      	cmp	r3, #32
 8005d54:	d902      	bls.n	8005d5c <_tx_timer_system_activate+0x30>
                {

                    /* Set expiration time to the maximum number of entries.  */
                    expiration_time =  TX_TIMER_ENTRIES - ((ULONG) 1);
 8005d56:	231f      	movs	r3, #31
 8005d58:	61bb      	str	r3, [r7, #24]
 8005d5a:	e002      	b.n	8005d62 <_tx_timer_system_activate+0x36>
                {

                    /* Timer value fits in the timer entries.  */

                    /* Set the expiration time.  */
                    expiration_time =  (remaining_ticks - ((ULONG) 1));
 8005d5c:	697b      	ldr	r3, [r7, #20]
 8005d5e:	3b01      	subs	r3, #1
 8005d60:	61bb      	str	r3, [r7, #24]

                /* At this point, we are ready to put the timer on one of
                   the timer lists.  */

                /* Calculate the proper place for the timer.  */
                timer_list =  TX_TIMER_POINTER_ADD(_tx_timer_current_ptr, expiration_time);
 8005d62:	4b20      	ldr	r3, [pc, #128]	@ (8005de4 <_tx_timer_system_activate+0xb8>)
 8005d64:	681a      	ldr	r2, [r3, #0]
 8005d66:	69bb      	ldr	r3, [r7, #24]
 8005d68:	009b      	lsls	r3, r3, #2
 8005d6a:	4413      	add	r3, r2
 8005d6c:	61fb      	str	r3, [r7, #28]
                if (TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(timer_list) >= TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(_tx_timer_list_end))
 8005d6e:	4b1e      	ldr	r3, [pc, #120]	@ (8005de8 <_tx_timer_system_activate+0xbc>)
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	69fa      	ldr	r2, [r7, #28]
 8005d74:	429a      	cmp	r2, r3
 8005d76:	d30b      	bcc.n	8005d90 <_tx_timer_system_activate+0x64>
                {

                    /* Wrap from the beginning of the list.  */
                    delta =  TX_TIMER_POINTER_DIF(timer_list, _tx_timer_list_end);
 8005d78:	4b1b      	ldr	r3, [pc, #108]	@ (8005de8 <_tx_timer_system_activate+0xbc>)
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	69fa      	ldr	r2, [r7, #28]
 8005d7e:	1ad3      	subs	r3, r2, r3
 8005d80:	109b      	asrs	r3, r3, #2
 8005d82:	613b      	str	r3, [r7, #16]
                    timer_list =  TX_TIMER_POINTER_ADD(_tx_timer_list_start, delta);
 8005d84:	4b19      	ldr	r3, [pc, #100]	@ (8005dec <_tx_timer_system_activate+0xc0>)
 8005d86:	681a      	ldr	r2, [r3, #0]
 8005d88:	693b      	ldr	r3, [r7, #16]
 8005d8a:	009b      	lsls	r3, r3, #2
 8005d8c:	4413      	add	r3, r2
 8005d8e:	61fb      	str	r3, [r7, #28]
                }

                /* Now put the timer on this list.  */
                if ((*timer_list) == TX_NULL)
 8005d90:	69fb      	ldr	r3, [r7, #28]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d109      	bne.n	8005dac <_tx_timer_system_activate+0x80>
                {

                    /* This list is NULL, just put the new timer on it.  */

                    /* Setup the links in this timer.  */
                    timer_ptr -> tx_timer_internal_active_next =      timer_ptr;
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	687a      	ldr	r2, [r7, #4]
 8005d9c:	611a      	str	r2, [r3, #16]
                    timer_ptr -> tx_timer_internal_active_previous =  timer_ptr;
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	687a      	ldr	r2, [r7, #4]
 8005da2:	615a      	str	r2, [r3, #20]

                    /* Setup the list head pointer.  */
                    *timer_list =  timer_ptr;
 8005da4:	69fb      	ldr	r3, [r7, #28]
 8005da6:	687a      	ldr	r2, [r7, #4]
 8005da8:	601a      	str	r2, [r3, #0]
 8005daa:	e011      	b.n	8005dd0 <_tx_timer_system_activate+0xa4>
                }
                else
                {

                    /* This list is not NULL, add current timer to the end. */
                    next_timer =                                        *timer_list;
 8005dac:	69fb      	ldr	r3, [r7, #28]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	60fb      	str	r3, [r7, #12]
                    previous_timer =                                    next_timer -> tx_timer_internal_active_previous;
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	695b      	ldr	r3, [r3, #20]
 8005db6:	60bb      	str	r3, [r7, #8]
                    previous_timer -> tx_timer_internal_active_next =   timer_ptr;
 8005db8:	68bb      	ldr	r3, [r7, #8]
 8005dba:	687a      	ldr	r2, [r7, #4]
 8005dbc:	611a      	str	r2, [r3, #16]
                    next_timer -> tx_timer_internal_active_previous =   timer_ptr;
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	687a      	ldr	r2, [r7, #4]
 8005dc2:	615a      	str	r2, [r3, #20]
                    timer_ptr -> tx_timer_internal_active_next =        next_timer;
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	68fa      	ldr	r2, [r7, #12]
 8005dc8:	611a      	str	r2, [r3, #16]
                    timer_ptr -> tx_timer_internal_active_previous =    previous_timer;
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	68ba      	ldr	r2, [r7, #8]
 8005dce:	615a      	str	r2, [r3, #20]
                }

                /* Setup list head pointer.  */
                timer_ptr -> tx_timer_internal_list_head =  timer_list;
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	69fa      	ldr	r2, [r7, #28]
 8005dd4:	619a      	str	r2, [r3, #24]
            }
        }
    }
}
 8005dd6:	bf00      	nop
 8005dd8:	3724      	adds	r7, #36	@ 0x24
 8005dda:	46bd      	mov	sp, r7
 8005ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de0:	4770      	bx	lr
 8005de2:	bf00      	nop
 8005de4:	20004418 	.word	0x20004418
 8005de8:	20004414 	.word	0x20004414
 8005dec:	20004410 	.word	0x20004410

08005df0 <_tx_timer_system_deactivate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_system_deactivate(TX_TIMER_INTERNAL *timer_ptr)
{
 8005df0:	b480      	push	{r7}
 8005df2:	b087      	sub	sp, #28
 8005df4:	af00      	add	r7, sp, #0
 8005df6:	6078      	str	r0, [r7, #4]
TX_TIMER_INTERNAL   *next_timer;
TX_TIMER_INTERNAL   *previous_timer;


    /* Pickup the list head pointer.  */
    list_head =  timer_ptr -> tx_timer_internal_list_head;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	699b      	ldr	r3, [r3, #24]
 8005dfc:	617b      	str	r3, [r7, #20]

    /* Determine if the timer still needs deactivation.  */
    if (list_head != TX_NULL)
 8005dfe:	697b      	ldr	r3, [r7, #20]
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d026      	beq.n	8005e52 <_tx_timer_system_deactivate+0x62>
    {

        /* Deactivate the timer.  */

        /* Pickup the next active timer.  */
        next_timer =  timer_ptr -> tx_timer_internal_active_next;
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	691b      	ldr	r3, [r3, #16]
 8005e08:	613b      	str	r3, [r7, #16]

        /* See if this is the only timer in the list.  */
        if (timer_ptr == next_timer)
 8005e0a:	687a      	ldr	r2, [r7, #4]
 8005e0c:	693b      	ldr	r3, [r7, #16]
 8005e0e:	429a      	cmp	r2, r3
 8005e10:	d108      	bne.n	8005e24 <_tx_timer_system_deactivate+0x34>
        {

            /* Yes, the only timer on the list.  */

            /* Determine if the head pointer needs to be updated.  */
            if (*(list_head) == timer_ptr)
 8005e12:	697b      	ldr	r3, [r7, #20]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	687a      	ldr	r2, [r7, #4]
 8005e18:	429a      	cmp	r2, r3
 8005e1a:	d117      	bne.n	8005e4c <_tx_timer_system_deactivate+0x5c>
            {

                /* Update the head pointer.  */
                *(list_head) =  TX_NULL;
 8005e1c:	697b      	ldr	r3, [r7, #20]
 8005e1e:	2200      	movs	r2, #0
 8005e20:	601a      	str	r2, [r3, #0]
 8005e22:	e013      	b.n	8005e4c <_tx_timer_system_deactivate+0x5c>
        {

            /* At least one more timer is on the same expiration list.  */

            /* Update the links of the adjacent timers.  */
            previous_timer =                                   timer_ptr -> tx_timer_internal_active_previous;
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	695b      	ldr	r3, [r3, #20]
 8005e28:	60fb      	str	r3, [r7, #12]
            next_timer -> tx_timer_internal_active_previous =  previous_timer;
 8005e2a:	693b      	ldr	r3, [r7, #16]
 8005e2c:	68fa      	ldr	r2, [r7, #12]
 8005e2e:	615a      	str	r2, [r3, #20]
            previous_timer -> tx_timer_internal_active_next =  next_timer;
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	693a      	ldr	r2, [r7, #16]
 8005e34:	611a      	str	r2, [r3, #16]

            /* Determine if the head pointer needs to be updated.  */
            if (*(list_head) == timer_ptr)
 8005e36:	697b      	ldr	r3, [r7, #20]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	687a      	ldr	r2, [r7, #4]
 8005e3c:	429a      	cmp	r2, r3
 8005e3e:	d105      	bne.n	8005e4c <_tx_timer_system_deactivate+0x5c>
            {

                /* Update the next timer in the list with the list head pointer.  */
                next_timer -> tx_timer_internal_list_head =  list_head;
 8005e40:	693b      	ldr	r3, [r7, #16]
 8005e42:	697a      	ldr	r2, [r7, #20]
 8005e44:	619a      	str	r2, [r3, #24]

                /* Update the head pointer.  */
                *(list_head) =  next_timer;
 8005e46:	697b      	ldr	r3, [r7, #20]
 8005e48:	693a      	ldr	r2, [r7, #16]
 8005e4a:	601a      	str	r2, [r3, #0]
            }
        }

        /* Clear the timer's list head pointer.  */
        timer_ptr -> tx_timer_internal_list_head =  TX_NULL;
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	2200      	movs	r2, #0
 8005e50:	619a      	str	r2, [r3, #24]
    }
}
 8005e52:	bf00      	nop
 8005e54:	371c      	adds	r7, #28
 8005e56:	46bd      	mov	sp, r7
 8005e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e5c:	4770      	bx	lr
	...

08005e60 <_tx_timer_thread_entry>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
#ifndef TX_TIMER_PROCESS_IN_ISR
VOID  _tx_timer_thread_entry(ULONG timer_thread_input)
{
 8005e60:	b580      	push	{r7, lr}
 8005e62:	b098      	sub	sp, #96	@ 0x60
 8005e64:	af00      	add	r7, sp, #0
 8005e66:	6078      	str	r0, [r7, #4]
TX_TIMER_INTERNAL           *reactivate_timer;
TX_TIMER_INTERNAL           *next_timer;
TX_TIMER_INTERNAL           *previous_timer;
TX_TIMER_INTERNAL           *current_timer;
VOID                        (*timeout_function)(ULONG id);
ULONG                       timeout_param =  ((ULONG) 0);
 8005e68:	2300      	movs	r3, #0
 8005e6a:	657b      	str	r3, [r7, #84]	@ 0x54
#endif


    /* Make sure the timer input is correct.  This also gets rid of the
       silly compiler warnings.  */
    if (timer_thread_input == TX_TIMER_ID)
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	4a73      	ldr	r2, [pc, #460]	@ (800603c <_tx_timer_thread_entry+0x1dc>)
 8005e70:	4293      	cmp	r3, r2
 8005e72:	f040 80de 	bne.w	8006032 <_tx_timer_thread_entry+0x1d2>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8005e76:	f3ef 8310 	mrs	r3, PRIMASK
 8005e7a:	643b      	str	r3, [r7, #64]	@ 0x40
    return(posture);
 8005e7c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
    int_posture = __get_interrupt_posture();
 8005e7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    __asm__ volatile ("CPSID i" : : : "memory");
 8005e80:	b672      	cpsid	i
    return(int_posture);
 8005e82:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
        {

            /* First, move the current list pointer and clear the timer
               expired value.  This allows the interrupt handling portion
               to continue looking for timer expirations.  */
            TX_DISABLE
 8005e84:	65fb      	str	r3, [r7, #92]	@ 0x5c

            /* Save the current timer expiration list pointer.  */
            expired_timers =  *_tx_timer_current_ptr;
 8005e86:	4b6e      	ldr	r3, [pc, #440]	@ (8006040 <_tx_timer_thread_entry+0x1e0>)
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	60fb      	str	r3, [r7, #12]

            /* Modify the head pointer in the first timer in the list, if there
               is one!  */
            if (expired_timers != TX_NULL)
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d003      	beq.n	8005e9c <_tx_timer_thread_entry+0x3c>
            {

                expired_timers -> tx_timer_internal_list_head =  &expired_timers;
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	f107 020c 	add.w	r2, r7, #12
 8005e9a:	619a      	str	r2, [r3, #24]
            }

            /* Set the current list pointer to NULL.  */
            *_tx_timer_current_ptr =  TX_NULL;
 8005e9c:	4b68      	ldr	r3, [pc, #416]	@ (8006040 <_tx_timer_thread_entry+0x1e0>)
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	2200      	movs	r2, #0
 8005ea2:	601a      	str	r2, [r3, #0]

            /* Move the current pointer up one timer entry wrap if we get to
               the end of the list.  */
            _tx_timer_current_ptr =  TX_TIMER_POINTER_ADD(_tx_timer_current_ptr, 1);
 8005ea4:	4b66      	ldr	r3, [pc, #408]	@ (8006040 <_tx_timer_thread_entry+0x1e0>)
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	3304      	adds	r3, #4
 8005eaa:	4a65      	ldr	r2, [pc, #404]	@ (8006040 <_tx_timer_thread_entry+0x1e0>)
 8005eac:	6013      	str	r3, [r2, #0]
            if (_tx_timer_current_ptr == _tx_timer_list_end)
 8005eae:	4b64      	ldr	r3, [pc, #400]	@ (8006040 <_tx_timer_thread_entry+0x1e0>)
 8005eb0:	681a      	ldr	r2, [r3, #0]
 8005eb2:	4b64      	ldr	r3, [pc, #400]	@ (8006044 <_tx_timer_thread_entry+0x1e4>)
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	429a      	cmp	r2, r3
 8005eb8:	d103      	bne.n	8005ec2 <_tx_timer_thread_entry+0x62>
            {

                _tx_timer_current_ptr =  _tx_timer_list_start;
 8005eba:	4b63      	ldr	r3, [pc, #396]	@ (8006048 <_tx_timer_thread_entry+0x1e8>)
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	4a60      	ldr	r2, [pc, #384]	@ (8006040 <_tx_timer_thread_entry+0x1e0>)
 8005ec0:	6013      	str	r3, [r2, #0]
            }

            /* Clear the expired flag.  */
            _tx_timer_expired =  TX_FALSE;
 8005ec2:	4b62      	ldr	r3, [pc, #392]	@ (800604c <_tx_timer_thread_entry+0x1ec>)
 8005ec4:	2200      	movs	r2, #0
 8005ec6:	601a      	str	r2, [r3, #0]
 8005ec8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005eca:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8005ecc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ece:	f383 8810 	msr	PRIMASK, r3
}
 8005ed2:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8005ed4:	f3ef 8310 	mrs	r3, PRIMASK
 8005ed8:	63bb      	str	r3, [r7, #56]	@ 0x38
    return(posture);
 8005eda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
    int_posture = __get_interrupt_posture();
 8005edc:	637b      	str	r3, [r7, #52]	@ 0x34
    __asm__ volatile ("CPSID i" : : : "memory");
 8005ede:	b672      	cpsid	i
    return(int_posture);
 8005ee0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34

            /* Restore interrupts temporarily.  */
            TX_RESTORE

            /* Disable interrupts again.  */
            TX_DISABLE
 8005ee2:	65fb      	str	r3, [r7, #92]	@ 0x5c

            /* Next, process the expiration of the associated timers at this
               time slot.  */
            while (expired_timers != TX_NULL)
 8005ee4:	e07f      	b.n	8005fe6 <_tx_timer_thread_entry+0x186>
            {

                /* Something is on the list.  Remove it and process the expiration.  */
                current_timer =  expired_timers;
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	64fb      	str	r3, [r7, #76]	@ 0x4c

                /* Pickup the next timer.  */
                next_timer =  expired_timers -> tx_timer_internal_active_next;
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	691b      	ldr	r3, [r3, #16]
 8005eee:	64bb      	str	r3, [r7, #72]	@ 0x48

                /* Set the reactivate_timer to NULL.  */
                reactivate_timer =  TX_NULL;
 8005ef0:	2300      	movs	r3, #0
 8005ef2:	60bb      	str	r3, [r7, #8]

                /* Determine if this is the only timer.  */
                if (current_timer == next_timer)
 8005ef4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005ef6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005ef8:	429a      	cmp	r2, r3
 8005efa:	d102      	bne.n	8005f02 <_tx_timer_thread_entry+0xa2>
                {

                    /* Yes, this is the only timer in the list.  */

                    /* Set the head pointer to NULL.  */
                    expired_timers =  TX_NULL;
 8005efc:	2300      	movs	r3, #0
 8005efe:	60fb      	str	r3, [r7, #12]
 8005f00:	e00e      	b.n	8005f20 <_tx_timer_thread_entry+0xc0>
                {

                    /* No, not the only expired timer.  */

                    /* Remove this timer from the expired list.  */
                    previous_timer =                                   current_timer -> tx_timer_internal_active_previous;
 8005f02:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005f04:	695b      	ldr	r3, [r3, #20]
 8005f06:	647b      	str	r3, [r7, #68]	@ 0x44
                    next_timer -> tx_timer_internal_active_previous =  previous_timer;
 8005f08:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005f0a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005f0c:	615a      	str	r2, [r3, #20]
                    previous_timer -> tx_timer_internal_active_next =  next_timer;
 8005f0e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005f10:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005f12:	611a      	str	r2, [r3, #16]

                    /* Modify the next timer's list head to point at the current list head.  */
                    next_timer -> tx_timer_internal_list_head =  &expired_timers;
 8005f14:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005f16:	f107 020c 	add.w	r2, r7, #12
 8005f1a:	619a      	str	r2, [r3, #24]

                    /* Set the list head pointer.  */
                    expired_timers =  next_timer;
 8005f1c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005f1e:	60fb      	str	r3, [r7, #12]

                /* In any case, the timer is now off of the expired list.  */

                /* Determine if the timer has expired or if it is just a really
                   big timer that needs to be placed in the list again.  */
                if (current_timer -> tx_timer_internal_remaining_ticks > TX_TIMER_ENTRIES)
 8005f20:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	2b20      	cmp	r3, #32
 8005f26:	d911      	bls.n	8005f4c <_tx_timer_thread_entry+0xec>
                    }
#endif

                    /* Decrement the remaining ticks of the timer.  */
                    current_timer -> tx_timer_internal_remaining_ticks =
                            current_timer -> tx_timer_internal_remaining_ticks - TX_TIMER_ENTRIES;
 8005f28:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	f1a3 0220 	sub.w	r2, r3, #32
                    current_timer -> tx_timer_internal_remaining_ticks =
 8005f30:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005f32:	601a      	str	r2, [r3, #0]

                    /* Set the timeout function to NULL in order to bypass the
                       expiration.  */
                    timeout_function =  TX_NULL;
 8005f34:	2300      	movs	r3, #0
 8005f36:	65bb      	str	r3, [r7, #88]	@ 0x58

                    /* Make the timer appear that it is still active while interrupts
                       are enabled.  This will permit proper processing of a timer
                       deactivate from an ISR.  */
                    current_timer -> tx_timer_internal_list_head =    &reactivate_timer;
 8005f38:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005f3a:	f107 0208 	add.w	r2, r7, #8
 8005f3e:	619a      	str	r2, [r3, #24]
                    current_timer -> tx_timer_internal_active_next =  current_timer;
 8005f40:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005f42:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005f44:	611a      	str	r2, [r3, #16]

                    /* Setup the temporary timer list head pointer.  */
                    reactivate_timer =  current_timer;
 8005f46:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005f48:	60bb      	str	r3, [r7, #8]
 8005f4a:	e01a      	b.n	8005f82 <_tx_timer_thread_entry+0x122>
                    }
#endif

                    /* Copy the calling function and ID into local variables before interrupts
                       are re-enabled.  */
                    timeout_function =  current_timer -> tx_timer_internal_timeout_function;
 8005f4c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005f4e:	689b      	ldr	r3, [r3, #8]
 8005f50:	65bb      	str	r3, [r7, #88]	@ 0x58
                    timeout_param =     current_timer -> tx_timer_internal_timeout_param;
 8005f52:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005f54:	68db      	ldr	r3, [r3, #12]
 8005f56:	657b      	str	r3, [r7, #84]	@ 0x54

                    /* Copy the reinitialize ticks into the remaining ticks.  */
                    current_timer -> tx_timer_internal_remaining_ticks =  current_timer -> tx_timer_internal_re_initialize_ticks;
 8005f58:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005f5a:	685a      	ldr	r2, [r3, #4]
 8005f5c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005f5e:	601a      	str	r2, [r3, #0]

                    /* Determine if the timer should be reactivated.  */
                    if (current_timer -> tx_timer_internal_remaining_ticks != ((ULONG) 0))
 8005f60:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d009      	beq.n	8005f7c <_tx_timer_thread_entry+0x11c>

                        /* Make the timer appear that it is still active while processing
                           the expiration routine and with interrupts enabled.  This will
                           permit proper processing of a timer deactivate from both the
                           expiration routine and an ISR.  */
                        current_timer -> tx_timer_internal_list_head =    &reactivate_timer;
 8005f68:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005f6a:	f107 0208 	add.w	r2, r7, #8
 8005f6e:	619a      	str	r2, [r3, #24]
                        current_timer -> tx_timer_internal_active_next =  current_timer;
 8005f70:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005f72:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005f74:	611a      	str	r2, [r3, #16]

                        /* Setup the temporary timer list head pointer.  */
                        reactivate_timer =  current_timer;
 8005f76:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005f78:	60bb      	str	r3, [r7, #8]
 8005f7a:	e002      	b.n	8005f82 <_tx_timer_thread_entry+0x122>
                    else
                    {

                        /* Set the list pointer of this timer to NULL.  This is used to indicate
                           the timer is no longer active.  */
                        current_timer -> tx_timer_internal_list_head =  TX_NULL;
 8005f7c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005f7e:	2200      	movs	r2, #0
 8005f80:	619a      	str	r2, [r3, #24]
                    }
                }

                /* Set pointer to indicate the expired timer that is currently being processed.  */
                _tx_timer_expired_timer_ptr =  current_timer;
 8005f82:	4a33      	ldr	r2, [pc, #204]	@ (8006050 <_tx_timer_thread_entry+0x1f0>)
 8005f84:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005f86:	6013      	str	r3, [r2, #0]
 8005f88:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005f8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8005f8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f8e:	f383 8810 	msr	PRIMASK, r3
}
 8005f92:	bf00      	nop

                /* Restore interrupts for timer expiration call.  */
                TX_RESTORE

                /* Call the timer-expiration function, if non-NULL.  */
                if (timeout_function != TX_NULL)
 8005f94:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d002      	beq.n	8005fa0 <_tx_timer_thread_entry+0x140>
                {

                    (timeout_function) (timeout_param);
 8005f9a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005f9c:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8005f9e:	4798      	blx	r3
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8005fa0:	f3ef 8310 	mrs	r3, PRIMASK
 8005fa4:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 8005fa6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    int_posture = __get_interrupt_posture();
 8005fa8:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 8005faa:	b672      	cpsid	i
    return(int_posture);
 8005fac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
                }

                /* Lockout interrupts again.  */
                TX_DISABLE
 8005fae:	65fb      	str	r3, [r7, #92]	@ 0x5c

                /* Clear expired timer pointer.  */
                _tx_timer_expired_timer_ptr =  TX_NULL;
 8005fb0:	4b27      	ldr	r3, [pc, #156]	@ (8006050 <_tx_timer_thread_entry+0x1f0>)
 8005fb2:	2200      	movs	r2, #0
 8005fb4:	601a      	str	r2, [r3, #0]

                /* Determine if the timer needs to be reactivated.  */
                if (reactivate_timer == current_timer)
 8005fb6:	68bb      	ldr	r3, [r7, #8]
 8005fb8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005fba:	429a      	cmp	r2, r3
 8005fbc:	d105      	bne.n	8005fca <_tx_timer_thread_entry+0x16a>
#else

                    /* Reactivate through the timer activate function.  */

                    /* Clear the list head for the timer activate call.  */
                    current_timer -> tx_timer_internal_list_head = TX_NULL;
 8005fbe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005fc0:	2200      	movs	r2, #0
 8005fc2:	619a      	str	r2, [r3, #24]

                    /* Activate the current timer.  */
                    _tx_timer_system_activate(current_timer);
 8005fc4:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8005fc6:	f7ff feb1 	bl	8005d2c <_tx_timer_system_activate>
 8005fca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005fcc:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8005fce:	69bb      	ldr	r3, [r7, #24]
 8005fd0:	f383 8810 	msr	PRIMASK, r3
}
 8005fd4:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8005fd6:	f3ef 8310 	mrs	r3, PRIMASK
 8005fda:	623b      	str	r3, [r7, #32]
    return(posture);
 8005fdc:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 8005fde:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 8005fe0:	b672      	cpsid	i
    return(int_posture);
 8005fe2:	69fb      	ldr	r3, [r7, #28]

                /* Restore interrupts.  */
                TX_RESTORE

                /* Lockout interrupts again.  */
                TX_DISABLE
 8005fe4:	65fb      	str	r3, [r7, #92]	@ 0x5c
            while (expired_timers != TX_NULL)
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	f47f af7c 	bne.w	8005ee6 <_tx_timer_thread_entry+0x86>

            /* Finally, suspend this thread and wait for the next expiration.  */

            /* Determine if another expiration took place while we were in this
               thread.  If so, process another expiration.  */
            if (_tx_timer_expired == TX_FALSE)
 8005fee:	4b17      	ldr	r3, [pc, #92]	@ (800604c <_tx_timer_thread_entry+0x1ec>)
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d116      	bne.n	8006024 <_tx_timer_thread_entry+0x1c4>
            {

                /* Otherwise, no timer expiration, so suspend the thread.  */

                /* Build pointer to the timer thread.  */
                thread_ptr =  &_tx_timer_thread;
 8005ff6:	4b17      	ldr	r3, [pc, #92]	@ (8006054 <_tx_timer_thread_entry+0x1f4>)
 8005ff8:	653b      	str	r3, [r7, #80]	@ 0x50

                /* Set the status to suspending, in order to indicate the
                   suspension is in progress.  */
                thread_ptr -> tx_thread_state =  TX_SUSPENDED;
 8005ffa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005ffc:	2203      	movs	r2, #3
 8005ffe:	631a      	str	r2, [r3, #48]	@ 0x30
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Set the suspending flag. */
                thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8006000:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006002:	2201      	movs	r2, #1
 8006004:	639a      	str	r2, [r3, #56]	@ 0x38

                /* Increment the preempt disable count prior to suspending.  */
                _tx_thread_preempt_disable++;
 8006006:	4b14      	ldr	r3, [pc, #80]	@ (8006058 <_tx_timer_thread_entry+0x1f8>)
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	3301      	adds	r3, #1
 800600c:	4a12      	ldr	r2, [pc, #72]	@ (8006058 <_tx_timer_thread_entry+0x1f8>)
 800600e:	6013      	str	r3, [r2, #0]
 8006010:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006012:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8006014:	697b      	ldr	r3, [r7, #20]
 8006016:	f383 8810 	msr	PRIMASK, r3
}
 800601a:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Call actual thread suspension routine.  */
                _tx_thread_system_suspend(thread_ptr);
 800601c:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800601e:	f7ff fc23 	bl	8005868 <_tx_thread_system_suspend>
 8006022:	e728      	b.n	8005e76 <_tx_timer_thread_entry+0x16>
 8006024:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006026:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8006028:	693b      	ldr	r3, [r7, #16]
 800602a:	f383 8810 	msr	PRIMASK, r3
}
 800602e:	bf00      	nop
            TX_DISABLE
 8006030:	e721      	b.n	8005e76 <_tx_timer_thread_entry+0x16>

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif

}
 8006032:	bf00      	nop
 8006034:	3760      	adds	r7, #96	@ 0x60
 8006036:	46bd      	mov	sp, r7
 8006038:	bd80      	pop	{r7, pc}
 800603a:	bf00      	nop
 800603c:	4154494d 	.word	0x4154494d
 8006040:	20004418 	.word	0x20004418
 8006044:	20004414 	.word	0x20004414
 8006048:	20004410 	.word	0x20004410
 800604c:	2000441c 	.word	0x2000441c
 8006050:	20004428 	.word	0x20004428
 8006054:	2000442c 	.word	0x2000442c
 8006058:	2000437c 	.word	0x2000437c

0800605c <_txe_byte_allocate>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_byte_allocate(TX_BYTE_POOL *pool_ptr, VOID **memory_ptr,
                                    ULONG memory_size,  ULONG wait_option)
{
 800605c:	b580      	push	{r7, lr}
 800605e:	b08a      	sub	sp, #40	@ 0x28
 8006060:	af00      	add	r7, sp, #0
 8006062:	60f8      	str	r0, [r7, #12]
 8006064:	60b9      	str	r1, [r7, #8]
 8006066:	607a      	str	r2, [r7, #4]
 8006068:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800606a:	2300      	movs	r3, #0
 800606c:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Check for an invalid byte pool pointer.  */
    if (pool_ptr == TX_NULL)
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	2b00      	cmp	r3, #0
 8006072:	d102      	bne.n	800607a <_txe_byte_allocate+0x1e>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 8006074:	2302      	movs	r3, #2
 8006076:	627b      	str	r3, [r7, #36]	@ 0x24
 8006078:	e029      	b.n	80060ce <_txe_byte_allocate+0x72>
    }

    /* Now check for invalid pool ID.  */
    else if  (pool_ptr -> tx_byte_pool_id != TX_BYTE_POOL_ID)
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	4a2d      	ldr	r2, [pc, #180]	@ (8006134 <_txe_byte_allocate+0xd8>)
 8006080:	4293      	cmp	r3, r2
 8006082:	d002      	beq.n	800608a <_txe_byte_allocate+0x2e>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 8006084:	2302      	movs	r3, #2
 8006086:	627b      	str	r3, [r7, #36]	@ 0x24
 8006088:	e021      	b.n	80060ce <_txe_byte_allocate+0x72>
    }

    /* Check for an invalid destination for return pointer.  */
    else if (memory_ptr == TX_NULL)
 800608a:	68bb      	ldr	r3, [r7, #8]
 800608c:	2b00      	cmp	r3, #0
 800608e:	d102      	bne.n	8006096 <_txe_byte_allocate+0x3a>
    {

        /* Null destination pointer, return appropriate error.  */
        status =  TX_PTR_ERROR;
 8006090:	2303      	movs	r3, #3
 8006092:	627b      	str	r3, [r7, #36]	@ 0x24
 8006094:	e01b      	b.n	80060ce <_txe_byte_allocate+0x72>
    }

    /* Check for an invalid memory size.  */
    else if (memory_size == ((ULONG) 0))
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	2b00      	cmp	r3, #0
 800609a:	d102      	bne.n	80060a2 <_txe_byte_allocate+0x46>
    {

        /* Error in size, return appropriate error.  */
        status =  TX_SIZE_ERROR;
 800609c:	2305      	movs	r3, #5
 800609e:	627b      	str	r3, [r7, #36]	@ 0x24
 80060a0:	e015      	b.n	80060ce <_txe_byte_allocate+0x72>
    }

    /* Determine if the size is greater than the pool size.  */
    else if (memory_size > pool_ptr -> tx_byte_pool_size)
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	69db      	ldr	r3, [r3, #28]
 80060a6:	687a      	ldr	r2, [r7, #4]
 80060a8:	429a      	cmp	r2, r3
 80060aa:	d902      	bls.n	80060b2 <_txe_byte_allocate+0x56>
    {

        /* Error in size, return appropriate error.  */
        status =  TX_SIZE_ERROR;
 80060ac:	2305      	movs	r3, #5
 80060ae:	627b      	str	r3, [r7, #36]	@ 0x24
 80060b0:	e00d      	b.n	80060ce <_txe_byte_allocate+0x72>
    else
    {

        /* Check for a wait option error.  Only threads are allowed any form of
           suspension.  */
        if (wait_option != TX_NO_WAIT)
 80060b2:	683b      	ldr	r3, [r7, #0]
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d00a      	beq.n	80060ce <_txe_byte_allocate+0x72>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80060b8:	f3ef 8305 	mrs	r3, IPSR
 80060bc:	61fb      	str	r3, [r7, #28]
    return(ipsr_value);
 80060be:	69fa      	ldr	r2, [r7, #28]
        {

            /* Is call from ISR or Initialization?  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 80060c0:	4b1d      	ldr	r3, [pc, #116]	@ (8006138 <_txe_byte_allocate+0xdc>)
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	4313      	orrs	r3, r2
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d001      	beq.n	80060ce <_txe_byte_allocate+0x72>
            {

                /* A non-thread is trying to suspend, return appropriate error code.  */
                status =  TX_WAIT_ERROR;
 80060ca:	2304      	movs	r3, #4
 80060cc:	627b      	str	r3, [r7, #36]	@ 0x24
        }
    }
#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Check for timer execution.  */
    if (status == TX_SUCCESS)
 80060ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d108      	bne.n	80060e6 <_txe_byte_allocate+0x8a>
    {

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(thread_ptr)
 80060d4:	4b19      	ldr	r3, [pc, #100]	@ (800613c <_txe_byte_allocate+0xe0>)
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	623b      	str	r3, [r7, #32]

        /* Check for invalid caller of this function.  First check for a calling thread.  */
        if (thread_ptr == &_tx_timer_thread)
 80060da:	6a3b      	ldr	r3, [r7, #32]
 80060dc:	4a18      	ldr	r2, [pc, #96]	@ (8006140 <_txe_byte_allocate+0xe4>)
 80060de:	4293      	cmp	r3, r2
 80060e0:	d101      	bne.n	80060e6 <_txe_byte_allocate+0x8a>
        {

            /* Invalid caller of this function, return appropriate error code.  */
            status =  TX_CALLER_ERROR;
 80060e2:	2313      	movs	r3, #19
 80060e4:	627b      	str	r3, [r7, #36]	@ 0x24
        }
    }
#endif

    /* Is everything still okay?  */
    if (status == TX_SUCCESS)
 80060e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d114      	bne.n	8006116 <_txe_byte_allocate+0xba>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80060ec:	f3ef 8305 	mrs	r3, IPSR
 80060f0:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 80060f2:	69ba      	ldr	r2, [r7, #24]
    {

        /* Check for interrupt call.  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 80060f4:	4b10      	ldr	r3, [pc, #64]	@ (8006138 <_txe_byte_allocate+0xdc>)
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	4313      	orrs	r3, r2
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d00b      	beq.n	8006116 <_txe_byte_allocate+0xba>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80060fe:	f3ef 8305 	mrs	r3, IPSR
 8006102:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8006104:	697a      	ldr	r2, [r7, #20]
        {

            /* Now, make sure the call is from an interrupt and not initialization.  */
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 8006106:	4b0c      	ldr	r3, [pc, #48]	@ (8006138 <_txe_byte_allocate+0xdc>)
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	4313      	orrs	r3, r2
 800610c:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 8006110:	d201      	bcs.n	8006116 <_txe_byte_allocate+0xba>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 8006112:	2313      	movs	r3, #19
 8006114:	627b      	str	r3, [r7, #36]	@ 0x24
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8006116:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006118:	2b00      	cmp	r3, #0
 800611a:	d106      	bne.n	800612a <_txe_byte_allocate+0xce>
    {

        /* Call actual byte memory allocate function.  */
        status =  _tx_byte_allocate(pool_ptr, memory_ptr, memory_size,  wait_option);
 800611c:	683b      	ldr	r3, [r7, #0]
 800611e:	687a      	ldr	r2, [r7, #4]
 8006120:	68b9      	ldr	r1, [r7, #8]
 8006122:	68f8      	ldr	r0, [r7, #12]
 8006124:	f7fe fd14 	bl	8004b50 <_tx_byte_allocate>
 8006128:	6278      	str	r0, [r7, #36]	@ 0x24
    }

    /* Return completion status.  */
    return(status);
 800612a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800612c:	4618      	mov	r0, r3
 800612e:	3728      	adds	r7, #40	@ 0x28
 8006130:	46bd      	mov	sp, r7
 8006132:	bd80      	pop	{r7, pc}
 8006134:	42595445 	.word	0x42595445
 8006138:	20000014 	.word	0x20000014
 800613c:	200042e4 	.word	0x200042e4
 8006140:	2000442c 	.word	0x2000442c

08006144 <_txe_byte_pool_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_byte_pool_create(TX_BYTE_POOL *pool_ptr, CHAR *name_ptr, VOID *pool_start, ULONG pool_size, UINT pool_control_block_size)
{
 8006144:	b580      	push	{r7, lr}
 8006146:	b092      	sub	sp, #72	@ 0x48
 8006148:	af00      	add	r7, sp, #0
 800614a:	60f8      	str	r0, [r7, #12]
 800614c:	60b9      	str	r1, [r7, #8]
 800614e:	607a      	str	r2, [r7, #4]
 8006150:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 8006152:	2300      	movs	r3, #0
 8006154:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Check for an invalid byte pool pointer.  */
    if (pool_ptr == TX_NULL)
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	2b00      	cmp	r3, #0
 800615a:	d102      	bne.n	8006162 <_txe_byte_pool_create+0x1e>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 800615c:	2302      	movs	r3, #2
 800615e:	647b      	str	r3, [r7, #68]	@ 0x44
 8006160:	e075      	b.n	800624e <_txe_byte_pool_create+0x10a>
    }

    /* Now see if the pool control block size is valid.  */
    else if (pool_control_block_size != (sizeof(TX_BYTE_POOL)))
 8006162:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006164:	2b34      	cmp	r3, #52	@ 0x34
 8006166:	d002      	beq.n	800616e <_txe_byte_pool_create+0x2a>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 8006168:	2302      	movs	r3, #2
 800616a:	647b      	str	r3, [r7, #68]	@ 0x44
 800616c:	e06f      	b.n	800624e <_txe_byte_pool_create+0x10a>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800616e:	f3ef 8310 	mrs	r3, PRIMASK
 8006172:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 8006174:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 8006176:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 8006178:	b672      	cpsid	i
    return(int_posture);
 800617a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 800617c:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 800617e:	4b3b      	ldr	r3, [pc, #236]	@ (800626c <_txe_byte_pool_create+0x128>)
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	3301      	adds	r3, #1
 8006184:	4a39      	ldr	r2, [pc, #228]	@ (800626c <_txe_byte_pool_create+0x128>)
 8006186:	6013      	str	r3, [r2, #0]
 8006188:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800618a:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800618c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800618e:	f383 8810 	msr	PRIMASK, r3
}
 8006192:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        next_pool =   _tx_byte_pool_created_ptr;
 8006194:	4b36      	ldr	r3, [pc, #216]	@ (8006270 <_txe_byte_pool_create+0x12c>)
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_byte_pool_created_count; i++)
 800619a:	2300      	movs	r3, #0
 800619c:	643b      	str	r3, [r7, #64]	@ 0x40
 800619e:	e009      	b.n	80061b4 <_txe_byte_pool_create+0x70>
        {

            /* Determine if this byte pool matches the pool in the list.  */
            if (pool_ptr == next_pool)
 80061a0:	68fa      	ldr	r2, [r7, #12]
 80061a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80061a4:	429a      	cmp	r2, r3
 80061a6:	d00b      	beq.n	80061c0 <_txe_byte_pool_create+0x7c>
            }
            else
            {

                /* Move to the next pool.  */
                next_pool =  next_pool -> tx_byte_pool_created_next;
 80061a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80061aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_byte_pool_created_count; i++)
 80061ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80061b0:	3301      	adds	r3, #1
 80061b2:	643b      	str	r3, [r7, #64]	@ 0x40
 80061b4:	4b2f      	ldr	r3, [pc, #188]	@ (8006274 <_txe_byte_pool_create+0x130>)
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80061ba:	429a      	cmp	r2, r3
 80061bc:	d3f0      	bcc.n	80061a0 <_txe_byte_pool_create+0x5c>
 80061be:	e000      	b.n	80061c2 <_txe_byte_pool_create+0x7e>
                break;
 80061c0:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80061c2:	f3ef 8310 	mrs	r3, PRIMASK
 80061c6:	623b      	str	r3, [r7, #32]
    return(posture);
 80061c8:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 80061ca:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 80061cc:	b672      	cpsid	i
    return(int_posture);
 80061ce:	69fb      	ldr	r3, [r7, #28]
            }
        }

        /* Disable interrupts.  */
        TX_DISABLE
 80061d0:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 80061d2:	4b26      	ldr	r3, [pc, #152]	@ (800626c <_txe_byte_pool_create+0x128>)
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	3b01      	subs	r3, #1
 80061d8:	4a24      	ldr	r2, [pc, #144]	@ (800626c <_txe_byte_pool_create+0x128>)
 80061da:	6013      	str	r3, [r2, #0]
 80061dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80061de:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80061e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061e2:	f383 8810 	msr	PRIMASK, r3
}
 80061e6:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 80061e8:	f7ff fa04 	bl	80055f4 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate pool.  */
        if (pool_ptr == next_pool)
 80061ec:	68fa      	ldr	r2, [r7, #12]
 80061ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80061f0:	429a      	cmp	r2, r3
 80061f2:	d102      	bne.n	80061fa <_txe_byte_pool_create+0xb6>
        {

            /* Pool is already created, return appropriate error code.  */
            status =  TX_POOL_ERROR;
 80061f4:	2302      	movs	r3, #2
 80061f6:	647b      	str	r3, [r7, #68]	@ 0x44
 80061f8:	e029      	b.n	800624e <_txe_byte_pool_create+0x10a>
        }

        /* Check for an invalid starting address.  */
        else if (pool_start == TX_NULL)
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d102      	bne.n	8006206 <_txe_byte_pool_create+0xc2>
        {

            /* Null starting address pointer, return appropriate error.  */
            status =  TX_PTR_ERROR;
 8006200:	2303      	movs	r3, #3
 8006202:	647b      	str	r3, [r7, #68]	@ 0x44
 8006204:	e023      	b.n	800624e <_txe_byte_pool_create+0x10a>
        }

        /* Check for invalid pool size.  */
        else if (pool_size < TX_BYTE_POOL_MIN)
 8006206:	683b      	ldr	r3, [r7, #0]
 8006208:	2b63      	cmp	r3, #99	@ 0x63
 800620a:	d802      	bhi.n	8006212 <_txe_byte_pool_create+0xce>
        {

            /* Pool not big enough, return appropriate error.  */
            status =  TX_SIZE_ERROR;
 800620c:	2305      	movs	r3, #5
 800620e:	647b      	str	r3, [r7, #68]	@ 0x44
 8006210:	e01d      	b.n	800624e <_txe_byte_pool_create+0x10a>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 8006212:	4b19      	ldr	r3, [pc, #100]	@ (8006278 <_txe_byte_pool_create+0x134>)
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	637b      	str	r3, [r7, #52]	@ 0x34

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (thread_ptr == &_tx_timer_thread)
 8006218:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800621a:	4a18      	ldr	r2, [pc, #96]	@ (800627c <_txe_byte_pool_create+0x138>)
 800621c:	4293      	cmp	r3, r2
 800621e:	d101      	bne.n	8006224 <_txe_byte_pool_create+0xe0>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 8006220:	2313      	movs	r3, #19
 8006222:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8006224:	f3ef 8305 	mrs	r3, IPSR
 8006228:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 800622a:	69ba      	ldr	r2, [r7, #24]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800622c:	4b14      	ldr	r3, [pc, #80]	@ (8006280 <_txe_byte_pool_create+0x13c>)
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	4313      	orrs	r3, r2
 8006232:	2b00      	cmp	r3, #0
 8006234:	d00b      	beq.n	800624e <_txe_byte_pool_create+0x10a>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8006236:	f3ef 8305 	mrs	r3, IPSR
 800623a:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800623c:	697a      	ldr	r2, [r7, #20]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800623e:	4b10      	ldr	r3, [pc, #64]	@ (8006280 <_txe_byte_pool_create+0x13c>)
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	4313      	orrs	r3, r2
 8006244:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 8006248:	d201      	bcs.n	800624e <_txe_byte_pool_create+0x10a>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 800624a:	2313      	movs	r3, #19
 800624c:	647b      	str	r3, [r7, #68]	@ 0x44
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800624e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006250:	2b00      	cmp	r3, #0
 8006252:	d106      	bne.n	8006262 <_txe_byte_pool_create+0x11e>
    {

        /* Call actual byte pool create function.  */
        status =  _tx_byte_pool_create(pool_ptr, name_ptr, pool_start, pool_size);
 8006254:	683b      	ldr	r3, [r7, #0]
 8006256:	687a      	ldr	r2, [r7, #4]
 8006258:	68b9      	ldr	r1, [r7, #8]
 800625a:	68f8      	ldr	r0, [r7, #12]
 800625c:	f7fe fdba 	bl	8004dd4 <_tx_byte_pool_create>
 8006260:	6478      	str	r0, [r7, #68]	@ 0x44
    }

    /* Return completion status.  */
    return(status);
 8006262:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 8006264:	4618      	mov	r0, r3
 8006266:	3748      	adds	r7, #72	@ 0x48
 8006268:	46bd      	mov	sp, r7
 800626a:	bd80      	pop	{r7, pc}
 800626c:	2000437c 	.word	0x2000437c
 8006270:	200042d4 	.word	0x200042d4
 8006274:	200042d8 	.word	0x200042d8
 8006278:	200042e4 	.word	0x200042e4
 800627c:	2000442c 	.word	0x2000442c
 8006280:	20000014 	.word	0x20000014

08006284 <_txe_thread_create>:
UINT    _txe_thread_create(TX_THREAD *thread_ptr, CHAR *name_ptr,
                VOID (*entry_function)(ULONG id), ULONG entry_input,
                VOID *stack_start, ULONG stack_size,
                UINT priority, UINT preempt_threshold,
                ULONG time_slice, UINT auto_start, UINT thread_control_block_size)
{
 8006284:	b580      	push	{r7, lr}
 8006286:	b09a      	sub	sp, #104	@ 0x68
 8006288:	af06      	add	r7, sp, #24
 800628a:	60f8      	str	r0, [r7, #12]
 800628c:	60b9      	str	r1, [r7, #8]
 800628e:	607a      	str	r2, [r7, #4]
 8006290:	603b      	str	r3, [r7, #0]
TX_THREAD       *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 8006292:	2300      	movs	r3, #0
 8006294:	64fb      	str	r3, [r7, #76]	@ 0x4c

    /* Check for an invalid thread pointer.  */
    if (thread_ptr == TX_NULL)
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	2b00      	cmp	r3, #0
 800629a:	d102      	bne.n	80062a2 <_txe_thread_create+0x1e>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 800629c:	230e      	movs	r3, #14
 800629e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80062a0:	e0bb      	b.n	800641a <_txe_thread_create+0x196>
    }

    /* Now check for invalid thread control block size.  */
    else if (thread_control_block_size != (sizeof(TX_THREAD)))
 80062a2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80062a4:	2bb0      	cmp	r3, #176	@ 0xb0
 80062a6:	d002      	beq.n	80062ae <_txe_thread_create+0x2a>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 80062a8:	230e      	movs	r3, #14
 80062aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80062ac:	e0b5      	b.n	800641a <_txe_thread_create+0x196>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80062ae:	f3ef 8310 	mrs	r3, PRIMASK
 80062b2:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 80062b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    int_posture = __get_interrupt_posture();
 80062b6:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 80062b8:	b672      	cpsid	i
    return(int_posture);
 80062ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 80062bc:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 80062be:	4b64      	ldr	r3, [pc, #400]	@ (8006450 <_txe_thread_create+0x1cc>)
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	3301      	adds	r3, #1
 80062c4:	4a62      	ldr	r2, [pc, #392]	@ (8006450 <_txe_thread_create+0x1cc>)
 80062c6:	6013      	str	r3, [r2, #0]
 80062c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80062ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80062cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80062ce:	f383 8810 	msr	PRIMASK, r3
}
 80062d2:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        break_flag =   TX_FALSE;
 80062d4:	2300      	movs	r3, #0
 80062d6:	64bb      	str	r3, [r7, #72]	@ 0x48
        next_thread =  _tx_thread_created_ptr;
 80062d8:	4b5e      	ldr	r3, [pc, #376]	@ (8006454 <_txe_thread_create+0x1d0>)
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	643b      	str	r3, [r7, #64]	@ 0x40
        work_ptr =     TX_VOID_TO_UCHAR_POINTER_CONVERT(stack_start);
 80062de:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80062e0:	63bb      	str	r3, [r7, #56]	@ 0x38
        work_ptr =     TX_UCHAR_POINTER_ADD(work_ptr, (stack_size - ((ULONG) 1)));
 80062e2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80062e4:	3b01      	subs	r3, #1
 80062e6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80062e8:	4413      	add	r3, r2
 80062ea:	63bb      	str	r3, [r7, #56]	@ 0x38
        stack_end =    TX_UCHAR_TO_VOID_POINTER_CONVERT(work_ptr);
 80062ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062ee:	637b      	str	r3, [r7, #52]	@ 0x34
        for (i = ((ULONG) 0); i < _tx_thread_created_count; i++)
 80062f0:	2300      	movs	r3, #0
 80062f2:	647b      	str	r3, [r7, #68]	@ 0x44
 80062f4:	e02b      	b.n	800634e <_txe_thread_create+0xca>
        {

            /* Determine if this thread matches the thread in the list.  */
            if (thread_ptr == next_thread)
 80062f6:	68fa      	ldr	r2, [r7, #12]
 80062f8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80062fa:	429a      	cmp	r2, r3
 80062fc:	d101      	bne.n	8006302 <_txe_thread_create+0x7e>
            {

                /* Set the break flag.  */
                break_flag =  TX_TRUE;
 80062fe:	2301      	movs	r3, #1
 8006300:	64bb      	str	r3, [r7, #72]	@ 0x48
            }

            /* Determine if we need to break the loop.  */
            if (break_flag == TX_TRUE)
 8006302:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006304:	2b01      	cmp	r3, #1
 8006306:	d028      	beq.n	800635a <_txe_thread_create+0xd6>
                /* Yes, break out of the loop.  */
                break;
            }

            /* Check the stack pointer to see if it overlaps with this thread's stack.  */
            if (stack_start >= next_thread -> tx_thread_stack_start)
 8006308:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800630a:	68db      	ldr	r3, [r3, #12]
 800630c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800630e:	429a      	cmp	r2, r3
 8006310:	d308      	bcc.n	8006324 <_txe_thread_create+0xa0>
            {

                if (stack_start < next_thread -> tx_thread_stack_end)
 8006312:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006314:	691b      	ldr	r3, [r3, #16]
 8006316:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006318:	429a      	cmp	r2, r3
 800631a:	d203      	bcs.n	8006324 <_txe_thread_create+0xa0>
                {

                    /* This stack overlaps with an existing thread, clear the stack pointer to
                       force a stack error below.  */
                    stack_start =  TX_NULL;
 800631c:	2300      	movs	r3, #0
 800631e:	65bb      	str	r3, [r7, #88]	@ 0x58

                    /* Set the break flag.  */
                    break_flag =  TX_TRUE;
 8006320:	2301      	movs	r3, #1
 8006322:	64bb      	str	r3, [r7, #72]	@ 0x48
                }
            }

            /* Check the end of the stack to see if it is inside this thread's stack area as well.  */
            if (stack_end >= next_thread -> tx_thread_stack_start)
 8006324:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006326:	68db      	ldr	r3, [r3, #12]
 8006328:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800632a:	429a      	cmp	r2, r3
 800632c:	d308      	bcc.n	8006340 <_txe_thread_create+0xbc>
            {

                if (stack_end < next_thread -> tx_thread_stack_end)
 800632e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006330:	691b      	ldr	r3, [r3, #16]
 8006332:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006334:	429a      	cmp	r2, r3
 8006336:	d203      	bcs.n	8006340 <_txe_thread_create+0xbc>
                {

                    /* This stack overlaps with an existing thread, clear the stack pointer to
                       force a stack error below.  */
                    stack_start =  TX_NULL;
 8006338:	2300      	movs	r3, #0
 800633a:	65bb      	str	r3, [r7, #88]	@ 0x58

                    /* Set the break flag.  */
                    break_flag =  TX_TRUE;
 800633c:	2301      	movs	r3, #1
 800633e:	64bb      	str	r3, [r7, #72]	@ 0x48
                }
            }

            /* Move to the next thread.  */
            next_thread =  next_thread -> tx_thread_created_next;
 8006340:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006342:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006346:	643b      	str	r3, [r7, #64]	@ 0x40
        for (i = ((ULONG) 0); i < _tx_thread_created_count; i++)
 8006348:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800634a:	3301      	adds	r3, #1
 800634c:	647b      	str	r3, [r7, #68]	@ 0x44
 800634e:	4b42      	ldr	r3, [pc, #264]	@ (8006458 <_txe_thread_create+0x1d4>)
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006354:	429a      	cmp	r2, r3
 8006356:	d3ce      	bcc.n	80062f6 <_txe_thread_create+0x72>
 8006358:	e000      	b.n	800635c <_txe_thread_create+0xd8>
                break;
 800635a:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800635c:	f3ef 8310 	mrs	r3, PRIMASK
 8006360:	61fb      	str	r3, [r7, #28]
    return(posture);
 8006362:	69fb      	ldr	r3, [r7, #28]
    int_posture = __get_interrupt_posture();
 8006364:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("CPSID i" : : : "memory");
 8006366:	b672      	cpsid	i
    return(int_posture);
 8006368:	69bb      	ldr	r3, [r7, #24]
        }

        /* Disable interrupts.  */
        TX_DISABLE
 800636a:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 800636c:	4b38      	ldr	r3, [pc, #224]	@ (8006450 <_txe_thread_create+0x1cc>)
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	3b01      	subs	r3, #1
 8006372:	4a37      	ldr	r2, [pc, #220]	@ (8006450 <_txe_thread_create+0x1cc>)
 8006374:	6013      	str	r3, [r2, #0]
 8006376:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006378:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800637a:	6a3b      	ldr	r3, [r7, #32]
 800637c:	f383 8810 	msr	PRIMASK, r3
}
 8006380:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 8006382:	f7ff f937 	bl	80055f4 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate thread.  */
        if (thread_ptr == next_thread)
 8006386:	68fa      	ldr	r2, [r7, #12]
 8006388:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800638a:	429a      	cmp	r2, r3
 800638c:	d102      	bne.n	8006394 <_txe_thread_create+0x110>
        {

            /* Thread is already created, return appropriate error code.  */
            status =  TX_THREAD_ERROR;
 800638e:	230e      	movs	r3, #14
 8006390:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006392:	e042      	b.n	800641a <_txe_thread_create+0x196>
        }

        /* Check for invalid starting address of stack.  */
        else if (stack_start == TX_NULL)
 8006394:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006396:	2b00      	cmp	r3, #0
 8006398:	d102      	bne.n	80063a0 <_txe_thread_create+0x11c>
        {

            /* Invalid stack or entry point, return appropriate error code.  */
            status =  TX_PTR_ERROR;
 800639a:	2303      	movs	r3, #3
 800639c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800639e:	e03c      	b.n	800641a <_txe_thread_create+0x196>
        }

        /* Check for invalid thread entry point.  */
        else if (entry_function == TX_NULL)
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d102      	bne.n	80063ac <_txe_thread_create+0x128>
        {

            /* Invalid stack or entry point, return appropriate error code.  */
            status =  TX_PTR_ERROR;
 80063a6:	2303      	movs	r3, #3
 80063a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80063aa:	e036      	b.n	800641a <_txe_thread_create+0x196>
        }

        /* Check the stack size.  */
        else if (stack_size < ((ULONG) TX_MINIMUM_STACK))
 80063ac:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80063ae:	2bc7      	cmp	r3, #199	@ 0xc7
 80063b0:	d802      	bhi.n	80063b8 <_txe_thread_create+0x134>
        {

            /* Stack is not big enough, return appropriate error code.  */
            status =  TX_SIZE_ERROR;
 80063b2:	2305      	movs	r3, #5
 80063b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80063b6:	e030      	b.n	800641a <_txe_thread_create+0x196>
        }

        /* Check the priority specified.  */
        else if (priority >= ((UINT) TX_MAX_PRIORITIES))
 80063b8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80063ba:	2b1f      	cmp	r3, #31
 80063bc:	d902      	bls.n	80063c4 <_txe_thread_create+0x140>
        {

            /* Invalid priority selected, return appropriate error code.  */
            status =  TX_PRIORITY_ERROR;
 80063be:	230f      	movs	r3, #15
 80063c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80063c2:	e02a      	b.n	800641a <_txe_thread_create+0x196>
        }

        /* Check preemption threshold. */
        else if (preempt_threshold > priority)
 80063c4:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80063c6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80063c8:	429a      	cmp	r2, r3
 80063ca:	d902      	bls.n	80063d2 <_txe_thread_create+0x14e>
        {

            /* Invalid preempt threshold, return appropriate error code.  */
            status =  TX_THRESH_ERROR;
 80063cc:	2318      	movs	r3, #24
 80063ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80063d0:	e023      	b.n	800641a <_txe_thread_create+0x196>
        }

        /* Check the start selection.  */
        else if (auto_start > TX_AUTO_START)
 80063d2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80063d4:	2b01      	cmp	r3, #1
 80063d6:	d902      	bls.n	80063de <_txe_thread_create+0x15a>
        {

            /* Invalid auto start selection, return appropriate error code.  */
            status =  TX_START_ERROR;
 80063d8:	2310      	movs	r3, #16
 80063da:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80063dc:	e01d      	b.n	800641a <_txe_thread_create+0x196>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(current_thread)
 80063de:	4b1f      	ldr	r3, [pc, #124]	@ (800645c <_txe_thread_create+0x1d8>)
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	633b      	str	r3, [r7, #48]	@ 0x30

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (current_thread == &_tx_timer_thread)
 80063e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063e6:	4a1e      	ldr	r2, [pc, #120]	@ (8006460 <_txe_thread_create+0x1dc>)
 80063e8:	4293      	cmp	r3, r2
 80063ea:	d101      	bne.n	80063f0 <_txe_thread_create+0x16c>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 80063ec:	2313      	movs	r3, #19
 80063ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80063f0:	f3ef 8305 	mrs	r3, IPSR
 80063f4:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 80063f6:	697a      	ldr	r2, [r7, #20]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 80063f8:	4b1a      	ldr	r3, [pc, #104]	@ (8006464 <_txe_thread_create+0x1e0>)
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	4313      	orrs	r3, r2
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d00b      	beq.n	800641a <_txe_thread_create+0x196>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8006402:	f3ef 8305 	mrs	r3, IPSR
 8006406:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 8006408:	693a      	ldr	r2, [r7, #16]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800640a:	4b16      	ldr	r3, [pc, #88]	@ (8006464 <_txe_thread_create+0x1e0>)
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	4313      	orrs	r3, r2
 8006410:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 8006414:	d201      	bcs.n	800641a <_txe_thread_create+0x196>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 8006416:	2313      	movs	r3, #19
 8006418:	64fb      	str	r3, [r7, #76]	@ 0x4c
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800641a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800641c:	2b00      	cmp	r3, #0
 800641e:	d112      	bne.n	8006446 <_txe_thread_create+0x1c2>
    {

        /* Call actual thread create function.  */
        status =  _tx_thread_create(thread_ptr, name_ptr, entry_function, entry_input,
 8006420:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006422:	9305      	str	r3, [sp, #20]
 8006424:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006426:	9304      	str	r3, [sp, #16]
 8006428:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800642a:	9303      	str	r3, [sp, #12]
 800642c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800642e:	9302      	str	r3, [sp, #8]
 8006430:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006432:	9301      	str	r3, [sp, #4]
 8006434:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006436:	9300      	str	r3, [sp, #0]
 8006438:	683b      	ldr	r3, [r7, #0]
 800643a:	687a      	ldr	r2, [r7, #4]
 800643c:	68b9      	ldr	r1, [r7, #8]
 800643e:	68f8      	ldr	r0, [r7, #12]
 8006440:	f7fe feda 	bl	80051f8 <_tx_thread_create>
 8006444:	64f8      	str	r0, [r7, #76]	@ 0x4c
                        stack_start, stack_size, priority, preempt_threshold,
                        time_slice, auto_start);
    }

    /* Return completion status.  */
    return(status);
 8006446:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
}
 8006448:	4618      	mov	r0, r3
 800644a:	3750      	adds	r7, #80	@ 0x50
 800644c:	46bd      	mov	sp, r7
 800644e:	bd80      	pop	{r7, pc}
 8006450:	2000437c 	.word	0x2000437c
 8006454:	200042ec 	.word	0x200042ec
 8006458:	200042f0 	.word	0x200042f0
 800645c:	200042e4 	.word	0x200042e4
 8006460:	2000442c 	.word	0x2000442c
 8006464:	20000014 	.word	0x20000014

08006468 <std>:
 8006468:	2300      	movs	r3, #0
 800646a:	b510      	push	{r4, lr}
 800646c:	4604      	mov	r4, r0
 800646e:	e9c0 3300 	strd	r3, r3, [r0]
 8006472:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006476:	6083      	str	r3, [r0, #8]
 8006478:	8181      	strh	r1, [r0, #12]
 800647a:	6643      	str	r3, [r0, #100]	@ 0x64
 800647c:	81c2      	strh	r2, [r0, #14]
 800647e:	6183      	str	r3, [r0, #24]
 8006480:	4619      	mov	r1, r3
 8006482:	2208      	movs	r2, #8
 8006484:	305c      	adds	r0, #92	@ 0x5c
 8006486:	f000 f9f9 	bl	800687c <memset>
 800648a:	4b0d      	ldr	r3, [pc, #52]	@ (80064c0 <std+0x58>)
 800648c:	6263      	str	r3, [r4, #36]	@ 0x24
 800648e:	4b0d      	ldr	r3, [pc, #52]	@ (80064c4 <std+0x5c>)
 8006490:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006492:	4b0d      	ldr	r3, [pc, #52]	@ (80064c8 <std+0x60>)
 8006494:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006496:	4b0d      	ldr	r3, [pc, #52]	@ (80064cc <std+0x64>)
 8006498:	6323      	str	r3, [r4, #48]	@ 0x30
 800649a:	4b0d      	ldr	r3, [pc, #52]	@ (80064d0 <std+0x68>)
 800649c:	6224      	str	r4, [r4, #32]
 800649e:	429c      	cmp	r4, r3
 80064a0:	d006      	beq.n	80064b0 <std+0x48>
 80064a2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80064a6:	4294      	cmp	r4, r2
 80064a8:	d002      	beq.n	80064b0 <std+0x48>
 80064aa:	33d0      	adds	r3, #208	@ 0xd0
 80064ac:	429c      	cmp	r4, r3
 80064ae:	d105      	bne.n	80064bc <std+0x54>
 80064b0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80064b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80064b8:	f000 ba58 	b.w	800696c <__retarget_lock_init_recursive>
 80064bc:	bd10      	pop	{r4, pc}
 80064be:	bf00      	nop
 80064c0:	080066cd 	.word	0x080066cd
 80064c4:	080066ef 	.word	0x080066ef
 80064c8:	08006727 	.word	0x08006727
 80064cc:	0800674b 	.word	0x0800674b
 80064d0:	200048ec 	.word	0x200048ec

080064d4 <stdio_exit_handler>:
 80064d4:	4a02      	ldr	r2, [pc, #8]	@ (80064e0 <stdio_exit_handler+0xc>)
 80064d6:	4903      	ldr	r1, [pc, #12]	@ (80064e4 <stdio_exit_handler+0x10>)
 80064d8:	4803      	ldr	r0, [pc, #12]	@ (80064e8 <stdio_exit_handler+0x14>)
 80064da:	f000 b869 	b.w	80065b0 <_fwalk_sglue>
 80064de:	bf00      	nop
 80064e0:	20000018 	.word	0x20000018
 80064e4:	08007209 	.word	0x08007209
 80064e8:	20000028 	.word	0x20000028

080064ec <cleanup_stdio>:
 80064ec:	6841      	ldr	r1, [r0, #4]
 80064ee:	4b0c      	ldr	r3, [pc, #48]	@ (8006520 <cleanup_stdio+0x34>)
 80064f0:	4299      	cmp	r1, r3
 80064f2:	b510      	push	{r4, lr}
 80064f4:	4604      	mov	r4, r0
 80064f6:	d001      	beq.n	80064fc <cleanup_stdio+0x10>
 80064f8:	f000 fe86 	bl	8007208 <_fflush_r>
 80064fc:	68a1      	ldr	r1, [r4, #8]
 80064fe:	4b09      	ldr	r3, [pc, #36]	@ (8006524 <cleanup_stdio+0x38>)
 8006500:	4299      	cmp	r1, r3
 8006502:	d002      	beq.n	800650a <cleanup_stdio+0x1e>
 8006504:	4620      	mov	r0, r4
 8006506:	f000 fe7f 	bl	8007208 <_fflush_r>
 800650a:	68e1      	ldr	r1, [r4, #12]
 800650c:	4b06      	ldr	r3, [pc, #24]	@ (8006528 <cleanup_stdio+0x3c>)
 800650e:	4299      	cmp	r1, r3
 8006510:	d004      	beq.n	800651c <cleanup_stdio+0x30>
 8006512:	4620      	mov	r0, r4
 8006514:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006518:	f000 be76 	b.w	8007208 <_fflush_r>
 800651c:	bd10      	pop	{r4, pc}
 800651e:	bf00      	nop
 8006520:	200048ec 	.word	0x200048ec
 8006524:	20004954 	.word	0x20004954
 8006528:	200049bc 	.word	0x200049bc

0800652c <global_stdio_init.part.0>:
 800652c:	b510      	push	{r4, lr}
 800652e:	4b0b      	ldr	r3, [pc, #44]	@ (800655c <global_stdio_init.part.0+0x30>)
 8006530:	4c0b      	ldr	r4, [pc, #44]	@ (8006560 <global_stdio_init.part.0+0x34>)
 8006532:	4a0c      	ldr	r2, [pc, #48]	@ (8006564 <global_stdio_init.part.0+0x38>)
 8006534:	601a      	str	r2, [r3, #0]
 8006536:	4620      	mov	r0, r4
 8006538:	2200      	movs	r2, #0
 800653a:	2104      	movs	r1, #4
 800653c:	f7ff ff94 	bl	8006468 <std>
 8006540:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006544:	2201      	movs	r2, #1
 8006546:	2109      	movs	r1, #9
 8006548:	f7ff ff8e 	bl	8006468 <std>
 800654c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006550:	2202      	movs	r2, #2
 8006552:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006556:	2112      	movs	r1, #18
 8006558:	f7ff bf86 	b.w	8006468 <std>
 800655c:	20004a24 	.word	0x20004a24
 8006560:	200048ec 	.word	0x200048ec
 8006564:	080064d5 	.word	0x080064d5

08006568 <__sfp_lock_acquire>:
 8006568:	4801      	ldr	r0, [pc, #4]	@ (8006570 <__sfp_lock_acquire+0x8>)
 800656a:	f000 ba00 	b.w	800696e <__retarget_lock_acquire_recursive>
 800656e:	bf00      	nop
 8006570:	20004a2d 	.word	0x20004a2d

08006574 <__sfp_lock_release>:
 8006574:	4801      	ldr	r0, [pc, #4]	@ (800657c <__sfp_lock_release+0x8>)
 8006576:	f000 b9fb 	b.w	8006970 <__retarget_lock_release_recursive>
 800657a:	bf00      	nop
 800657c:	20004a2d 	.word	0x20004a2d

08006580 <__sinit>:
 8006580:	b510      	push	{r4, lr}
 8006582:	4604      	mov	r4, r0
 8006584:	f7ff fff0 	bl	8006568 <__sfp_lock_acquire>
 8006588:	6a23      	ldr	r3, [r4, #32]
 800658a:	b11b      	cbz	r3, 8006594 <__sinit+0x14>
 800658c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006590:	f7ff bff0 	b.w	8006574 <__sfp_lock_release>
 8006594:	4b04      	ldr	r3, [pc, #16]	@ (80065a8 <__sinit+0x28>)
 8006596:	6223      	str	r3, [r4, #32]
 8006598:	4b04      	ldr	r3, [pc, #16]	@ (80065ac <__sinit+0x2c>)
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	2b00      	cmp	r3, #0
 800659e:	d1f5      	bne.n	800658c <__sinit+0xc>
 80065a0:	f7ff ffc4 	bl	800652c <global_stdio_init.part.0>
 80065a4:	e7f2      	b.n	800658c <__sinit+0xc>
 80065a6:	bf00      	nop
 80065a8:	080064ed 	.word	0x080064ed
 80065ac:	20004a24 	.word	0x20004a24

080065b0 <_fwalk_sglue>:
 80065b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80065b4:	4607      	mov	r7, r0
 80065b6:	4688      	mov	r8, r1
 80065b8:	4614      	mov	r4, r2
 80065ba:	2600      	movs	r6, #0
 80065bc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80065c0:	f1b9 0901 	subs.w	r9, r9, #1
 80065c4:	d505      	bpl.n	80065d2 <_fwalk_sglue+0x22>
 80065c6:	6824      	ldr	r4, [r4, #0]
 80065c8:	2c00      	cmp	r4, #0
 80065ca:	d1f7      	bne.n	80065bc <_fwalk_sglue+0xc>
 80065cc:	4630      	mov	r0, r6
 80065ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80065d2:	89ab      	ldrh	r3, [r5, #12]
 80065d4:	2b01      	cmp	r3, #1
 80065d6:	d907      	bls.n	80065e8 <_fwalk_sglue+0x38>
 80065d8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80065dc:	3301      	adds	r3, #1
 80065de:	d003      	beq.n	80065e8 <_fwalk_sglue+0x38>
 80065e0:	4629      	mov	r1, r5
 80065e2:	4638      	mov	r0, r7
 80065e4:	47c0      	blx	r8
 80065e6:	4306      	orrs	r6, r0
 80065e8:	3568      	adds	r5, #104	@ 0x68
 80065ea:	e7e9      	b.n	80065c0 <_fwalk_sglue+0x10>

080065ec <iprintf>:
 80065ec:	b40f      	push	{r0, r1, r2, r3}
 80065ee:	b507      	push	{r0, r1, r2, lr}
 80065f0:	4906      	ldr	r1, [pc, #24]	@ (800660c <iprintf+0x20>)
 80065f2:	ab04      	add	r3, sp, #16
 80065f4:	6808      	ldr	r0, [r1, #0]
 80065f6:	f853 2b04 	ldr.w	r2, [r3], #4
 80065fa:	6881      	ldr	r1, [r0, #8]
 80065fc:	9301      	str	r3, [sp, #4]
 80065fe:	f000 fadb 	bl	8006bb8 <_vfiprintf_r>
 8006602:	b003      	add	sp, #12
 8006604:	f85d eb04 	ldr.w	lr, [sp], #4
 8006608:	b004      	add	sp, #16
 800660a:	4770      	bx	lr
 800660c:	20000024 	.word	0x20000024

08006610 <_puts_r>:
 8006610:	6a03      	ldr	r3, [r0, #32]
 8006612:	b570      	push	{r4, r5, r6, lr}
 8006614:	6884      	ldr	r4, [r0, #8]
 8006616:	4605      	mov	r5, r0
 8006618:	460e      	mov	r6, r1
 800661a:	b90b      	cbnz	r3, 8006620 <_puts_r+0x10>
 800661c:	f7ff ffb0 	bl	8006580 <__sinit>
 8006620:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006622:	07db      	lsls	r3, r3, #31
 8006624:	d405      	bmi.n	8006632 <_puts_r+0x22>
 8006626:	89a3      	ldrh	r3, [r4, #12]
 8006628:	0598      	lsls	r0, r3, #22
 800662a:	d402      	bmi.n	8006632 <_puts_r+0x22>
 800662c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800662e:	f000 f99e 	bl	800696e <__retarget_lock_acquire_recursive>
 8006632:	89a3      	ldrh	r3, [r4, #12]
 8006634:	0719      	lsls	r1, r3, #28
 8006636:	d502      	bpl.n	800663e <_puts_r+0x2e>
 8006638:	6923      	ldr	r3, [r4, #16]
 800663a:	2b00      	cmp	r3, #0
 800663c:	d135      	bne.n	80066aa <_puts_r+0x9a>
 800663e:	4621      	mov	r1, r4
 8006640:	4628      	mov	r0, r5
 8006642:	f000 f8c5 	bl	80067d0 <__swsetup_r>
 8006646:	b380      	cbz	r0, 80066aa <_puts_r+0x9a>
 8006648:	f04f 35ff 	mov.w	r5, #4294967295
 800664c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800664e:	07da      	lsls	r2, r3, #31
 8006650:	d405      	bmi.n	800665e <_puts_r+0x4e>
 8006652:	89a3      	ldrh	r3, [r4, #12]
 8006654:	059b      	lsls	r3, r3, #22
 8006656:	d402      	bmi.n	800665e <_puts_r+0x4e>
 8006658:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800665a:	f000 f989 	bl	8006970 <__retarget_lock_release_recursive>
 800665e:	4628      	mov	r0, r5
 8006660:	bd70      	pop	{r4, r5, r6, pc}
 8006662:	2b00      	cmp	r3, #0
 8006664:	da04      	bge.n	8006670 <_puts_r+0x60>
 8006666:	69a2      	ldr	r2, [r4, #24]
 8006668:	429a      	cmp	r2, r3
 800666a:	dc17      	bgt.n	800669c <_puts_r+0x8c>
 800666c:	290a      	cmp	r1, #10
 800666e:	d015      	beq.n	800669c <_puts_r+0x8c>
 8006670:	6823      	ldr	r3, [r4, #0]
 8006672:	1c5a      	adds	r2, r3, #1
 8006674:	6022      	str	r2, [r4, #0]
 8006676:	7019      	strb	r1, [r3, #0]
 8006678:	68a3      	ldr	r3, [r4, #8]
 800667a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800667e:	3b01      	subs	r3, #1
 8006680:	60a3      	str	r3, [r4, #8]
 8006682:	2900      	cmp	r1, #0
 8006684:	d1ed      	bne.n	8006662 <_puts_r+0x52>
 8006686:	2b00      	cmp	r3, #0
 8006688:	da11      	bge.n	80066ae <_puts_r+0x9e>
 800668a:	4622      	mov	r2, r4
 800668c:	210a      	movs	r1, #10
 800668e:	4628      	mov	r0, r5
 8006690:	f000 f85f 	bl	8006752 <__swbuf_r>
 8006694:	3001      	adds	r0, #1
 8006696:	d0d7      	beq.n	8006648 <_puts_r+0x38>
 8006698:	250a      	movs	r5, #10
 800669a:	e7d7      	b.n	800664c <_puts_r+0x3c>
 800669c:	4622      	mov	r2, r4
 800669e:	4628      	mov	r0, r5
 80066a0:	f000 f857 	bl	8006752 <__swbuf_r>
 80066a4:	3001      	adds	r0, #1
 80066a6:	d1e7      	bne.n	8006678 <_puts_r+0x68>
 80066a8:	e7ce      	b.n	8006648 <_puts_r+0x38>
 80066aa:	3e01      	subs	r6, #1
 80066ac:	e7e4      	b.n	8006678 <_puts_r+0x68>
 80066ae:	6823      	ldr	r3, [r4, #0]
 80066b0:	1c5a      	adds	r2, r3, #1
 80066b2:	6022      	str	r2, [r4, #0]
 80066b4:	220a      	movs	r2, #10
 80066b6:	701a      	strb	r2, [r3, #0]
 80066b8:	e7ee      	b.n	8006698 <_puts_r+0x88>
	...

080066bc <puts>:
 80066bc:	4b02      	ldr	r3, [pc, #8]	@ (80066c8 <puts+0xc>)
 80066be:	4601      	mov	r1, r0
 80066c0:	6818      	ldr	r0, [r3, #0]
 80066c2:	f7ff bfa5 	b.w	8006610 <_puts_r>
 80066c6:	bf00      	nop
 80066c8:	20000024 	.word	0x20000024

080066cc <__sread>:
 80066cc:	b510      	push	{r4, lr}
 80066ce:	460c      	mov	r4, r1
 80066d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80066d4:	f000 f8fc 	bl	80068d0 <_read_r>
 80066d8:	2800      	cmp	r0, #0
 80066da:	bfab      	itete	ge
 80066dc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80066de:	89a3      	ldrhlt	r3, [r4, #12]
 80066e0:	181b      	addge	r3, r3, r0
 80066e2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80066e6:	bfac      	ite	ge
 80066e8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80066ea:	81a3      	strhlt	r3, [r4, #12]
 80066ec:	bd10      	pop	{r4, pc}

080066ee <__swrite>:
 80066ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80066f2:	461f      	mov	r7, r3
 80066f4:	898b      	ldrh	r3, [r1, #12]
 80066f6:	05db      	lsls	r3, r3, #23
 80066f8:	4605      	mov	r5, r0
 80066fa:	460c      	mov	r4, r1
 80066fc:	4616      	mov	r6, r2
 80066fe:	d505      	bpl.n	800670c <__swrite+0x1e>
 8006700:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006704:	2302      	movs	r3, #2
 8006706:	2200      	movs	r2, #0
 8006708:	f000 f8d0 	bl	80068ac <_lseek_r>
 800670c:	89a3      	ldrh	r3, [r4, #12]
 800670e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006712:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006716:	81a3      	strh	r3, [r4, #12]
 8006718:	4632      	mov	r2, r6
 800671a:	463b      	mov	r3, r7
 800671c:	4628      	mov	r0, r5
 800671e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006722:	f000 b8e7 	b.w	80068f4 <_write_r>

08006726 <__sseek>:
 8006726:	b510      	push	{r4, lr}
 8006728:	460c      	mov	r4, r1
 800672a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800672e:	f000 f8bd 	bl	80068ac <_lseek_r>
 8006732:	1c43      	adds	r3, r0, #1
 8006734:	89a3      	ldrh	r3, [r4, #12]
 8006736:	bf15      	itete	ne
 8006738:	6560      	strne	r0, [r4, #84]	@ 0x54
 800673a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800673e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006742:	81a3      	strheq	r3, [r4, #12]
 8006744:	bf18      	it	ne
 8006746:	81a3      	strhne	r3, [r4, #12]
 8006748:	bd10      	pop	{r4, pc}

0800674a <__sclose>:
 800674a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800674e:	f000 b89d 	b.w	800688c <_close_r>

08006752 <__swbuf_r>:
 8006752:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006754:	460e      	mov	r6, r1
 8006756:	4614      	mov	r4, r2
 8006758:	4605      	mov	r5, r0
 800675a:	b118      	cbz	r0, 8006764 <__swbuf_r+0x12>
 800675c:	6a03      	ldr	r3, [r0, #32]
 800675e:	b90b      	cbnz	r3, 8006764 <__swbuf_r+0x12>
 8006760:	f7ff ff0e 	bl	8006580 <__sinit>
 8006764:	69a3      	ldr	r3, [r4, #24]
 8006766:	60a3      	str	r3, [r4, #8]
 8006768:	89a3      	ldrh	r3, [r4, #12]
 800676a:	071a      	lsls	r2, r3, #28
 800676c:	d501      	bpl.n	8006772 <__swbuf_r+0x20>
 800676e:	6923      	ldr	r3, [r4, #16]
 8006770:	b943      	cbnz	r3, 8006784 <__swbuf_r+0x32>
 8006772:	4621      	mov	r1, r4
 8006774:	4628      	mov	r0, r5
 8006776:	f000 f82b 	bl	80067d0 <__swsetup_r>
 800677a:	b118      	cbz	r0, 8006784 <__swbuf_r+0x32>
 800677c:	f04f 37ff 	mov.w	r7, #4294967295
 8006780:	4638      	mov	r0, r7
 8006782:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006784:	6823      	ldr	r3, [r4, #0]
 8006786:	6922      	ldr	r2, [r4, #16]
 8006788:	1a98      	subs	r0, r3, r2
 800678a:	6963      	ldr	r3, [r4, #20]
 800678c:	b2f6      	uxtb	r6, r6
 800678e:	4283      	cmp	r3, r0
 8006790:	4637      	mov	r7, r6
 8006792:	dc05      	bgt.n	80067a0 <__swbuf_r+0x4e>
 8006794:	4621      	mov	r1, r4
 8006796:	4628      	mov	r0, r5
 8006798:	f000 fd36 	bl	8007208 <_fflush_r>
 800679c:	2800      	cmp	r0, #0
 800679e:	d1ed      	bne.n	800677c <__swbuf_r+0x2a>
 80067a0:	68a3      	ldr	r3, [r4, #8]
 80067a2:	3b01      	subs	r3, #1
 80067a4:	60a3      	str	r3, [r4, #8]
 80067a6:	6823      	ldr	r3, [r4, #0]
 80067a8:	1c5a      	adds	r2, r3, #1
 80067aa:	6022      	str	r2, [r4, #0]
 80067ac:	701e      	strb	r6, [r3, #0]
 80067ae:	6962      	ldr	r2, [r4, #20]
 80067b0:	1c43      	adds	r3, r0, #1
 80067b2:	429a      	cmp	r2, r3
 80067b4:	d004      	beq.n	80067c0 <__swbuf_r+0x6e>
 80067b6:	89a3      	ldrh	r3, [r4, #12]
 80067b8:	07db      	lsls	r3, r3, #31
 80067ba:	d5e1      	bpl.n	8006780 <__swbuf_r+0x2e>
 80067bc:	2e0a      	cmp	r6, #10
 80067be:	d1df      	bne.n	8006780 <__swbuf_r+0x2e>
 80067c0:	4621      	mov	r1, r4
 80067c2:	4628      	mov	r0, r5
 80067c4:	f000 fd20 	bl	8007208 <_fflush_r>
 80067c8:	2800      	cmp	r0, #0
 80067ca:	d0d9      	beq.n	8006780 <__swbuf_r+0x2e>
 80067cc:	e7d6      	b.n	800677c <__swbuf_r+0x2a>
	...

080067d0 <__swsetup_r>:
 80067d0:	b538      	push	{r3, r4, r5, lr}
 80067d2:	4b29      	ldr	r3, [pc, #164]	@ (8006878 <__swsetup_r+0xa8>)
 80067d4:	4605      	mov	r5, r0
 80067d6:	6818      	ldr	r0, [r3, #0]
 80067d8:	460c      	mov	r4, r1
 80067da:	b118      	cbz	r0, 80067e4 <__swsetup_r+0x14>
 80067dc:	6a03      	ldr	r3, [r0, #32]
 80067de:	b90b      	cbnz	r3, 80067e4 <__swsetup_r+0x14>
 80067e0:	f7ff fece 	bl	8006580 <__sinit>
 80067e4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80067e8:	0719      	lsls	r1, r3, #28
 80067ea:	d422      	bmi.n	8006832 <__swsetup_r+0x62>
 80067ec:	06da      	lsls	r2, r3, #27
 80067ee:	d407      	bmi.n	8006800 <__swsetup_r+0x30>
 80067f0:	2209      	movs	r2, #9
 80067f2:	602a      	str	r2, [r5, #0]
 80067f4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80067f8:	81a3      	strh	r3, [r4, #12]
 80067fa:	f04f 30ff 	mov.w	r0, #4294967295
 80067fe:	e033      	b.n	8006868 <__swsetup_r+0x98>
 8006800:	0758      	lsls	r0, r3, #29
 8006802:	d512      	bpl.n	800682a <__swsetup_r+0x5a>
 8006804:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006806:	b141      	cbz	r1, 800681a <__swsetup_r+0x4a>
 8006808:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800680c:	4299      	cmp	r1, r3
 800680e:	d002      	beq.n	8006816 <__swsetup_r+0x46>
 8006810:	4628      	mov	r0, r5
 8006812:	f000 f8af 	bl	8006974 <_free_r>
 8006816:	2300      	movs	r3, #0
 8006818:	6363      	str	r3, [r4, #52]	@ 0x34
 800681a:	89a3      	ldrh	r3, [r4, #12]
 800681c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006820:	81a3      	strh	r3, [r4, #12]
 8006822:	2300      	movs	r3, #0
 8006824:	6063      	str	r3, [r4, #4]
 8006826:	6923      	ldr	r3, [r4, #16]
 8006828:	6023      	str	r3, [r4, #0]
 800682a:	89a3      	ldrh	r3, [r4, #12]
 800682c:	f043 0308 	orr.w	r3, r3, #8
 8006830:	81a3      	strh	r3, [r4, #12]
 8006832:	6923      	ldr	r3, [r4, #16]
 8006834:	b94b      	cbnz	r3, 800684a <__swsetup_r+0x7a>
 8006836:	89a3      	ldrh	r3, [r4, #12]
 8006838:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800683c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006840:	d003      	beq.n	800684a <__swsetup_r+0x7a>
 8006842:	4621      	mov	r1, r4
 8006844:	4628      	mov	r0, r5
 8006846:	f000 fd2d 	bl	80072a4 <__smakebuf_r>
 800684a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800684e:	f013 0201 	ands.w	r2, r3, #1
 8006852:	d00a      	beq.n	800686a <__swsetup_r+0x9a>
 8006854:	2200      	movs	r2, #0
 8006856:	60a2      	str	r2, [r4, #8]
 8006858:	6962      	ldr	r2, [r4, #20]
 800685a:	4252      	negs	r2, r2
 800685c:	61a2      	str	r2, [r4, #24]
 800685e:	6922      	ldr	r2, [r4, #16]
 8006860:	b942      	cbnz	r2, 8006874 <__swsetup_r+0xa4>
 8006862:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006866:	d1c5      	bne.n	80067f4 <__swsetup_r+0x24>
 8006868:	bd38      	pop	{r3, r4, r5, pc}
 800686a:	0799      	lsls	r1, r3, #30
 800686c:	bf58      	it	pl
 800686e:	6962      	ldrpl	r2, [r4, #20]
 8006870:	60a2      	str	r2, [r4, #8]
 8006872:	e7f4      	b.n	800685e <__swsetup_r+0x8e>
 8006874:	2000      	movs	r0, #0
 8006876:	e7f7      	b.n	8006868 <__swsetup_r+0x98>
 8006878:	20000024 	.word	0x20000024

0800687c <memset>:
 800687c:	4402      	add	r2, r0
 800687e:	4603      	mov	r3, r0
 8006880:	4293      	cmp	r3, r2
 8006882:	d100      	bne.n	8006886 <memset+0xa>
 8006884:	4770      	bx	lr
 8006886:	f803 1b01 	strb.w	r1, [r3], #1
 800688a:	e7f9      	b.n	8006880 <memset+0x4>

0800688c <_close_r>:
 800688c:	b538      	push	{r3, r4, r5, lr}
 800688e:	4d06      	ldr	r5, [pc, #24]	@ (80068a8 <_close_r+0x1c>)
 8006890:	2300      	movs	r3, #0
 8006892:	4604      	mov	r4, r0
 8006894:	4608      	mov	r0, r1
 8006896:	602b      	str	r3, [r5, #0]
 8006898:	f7fa fd07 	bl	80012aa <_close>
 800689c:	1c43      	adds	r3, r0, #1
 800689e:	d102      	bne.n	80068a6 <_close_r+0x1a>
 80068a0:	682b      	ldr	r3, [r5, #0]
 80068a2:	b103      	cbz	r3, 80068a6 <_close_r+0x1a>
 80068a4:	6023      	str	r3, [r4, #0]
 80068a6:	bd38      	pop	{r3, r4, r5, pc}
 80068a8:	20004a28 	.word	0x20004a28

080068ac <_lseek_r>:
 80068ac:	b538      	push	{r3, r4, r5, lr}
 80068ae:	4d07      	ldr	r5, [pc, #28]	@ (80068cc <_lseek_r+0x20>)
 80068b0:	4604      	mov	r4, r0
 80068b2:	4608      	mov	r0, r1
 80068b4:	4611      	mov	r1, r2
 80068b6:	2200      	movs	r2, #0
 80068b8:	602a      	str	r2, [r5, #0]
 80068ba:	461a      	mov	r2, r3
 80068bc:	f7fa fd1c 	bl	80012f8 <_lseek>
 80068c0:	1c43      	adds	r3, r0, #1
 80068c2:	d102      	bne.n	80068ca <_lseek_r+0x1e>
 80068c4:	682b      	ldr	r3, [r5, #0]
 80068c6:	b103      	cbz	r3, 80068ca <_lseek_r+0x1e>
 80068c8:	6023      	str	r3, [r4, #0]
 80068ca:	bd38      	pop	{r3, r4, r5, pc}
 80068cc:	20004a28 	.word	0x20004a28

080068d0 <_read_r>:
 80068d0:	b538      	push	{r3, r4, r5, lr}
 80068d2:	4d07      	ldr	r5, [pc, #28]	@ (80068f0 <_read_r+0x20>)
 80068d4:	4604      	mov	r4, r0
 80068d6:	4608      	mov	r0, r1
 80068d8:	4611      	mov	r1, r2
 80068da:	2200      	movs	r2, #0
 80068dc:	602a      	str	r2, [r5, #0]
 80068de:	461a      	mov	r2, r3
 80068e0:	f7fa fcc6 	bl	8001270 <_read>
 80068e4:	1c43      	adds	r3, r0, #1
 80068e6:	d102      	bne.n	80068ee <_read_r+0x1e>
 80068e8:	682b      	ldr	r3, [r5, #0]
 80068ea:	b103      	cbz	r3, 80068ee <_read_r+0x1e>
 80068ec:	6023      	str	r3, [r4, #0]
 80068ee:	bd38      	pop	{r3, r4, r5, pc}
 80068f0:	20004a28 	.word	0x20004a28

080068f4 <_write_r>:
 80068f4:	b538      	push	{r3, r4, r5, lr}
 80068f6:	4d07      	ldr	r5, [pc, #28]	@ (8006914 <_write_r+0x20>)
 80068f8:	4604      	mov	r4, r0
 80068fa:	4608      	mov	r0, r1
 80068fc:	4611      	mov	r1, r2
 80068fe:	2200      	movs	r2, #0
 8006900:	602a      	str	r2, [r5, #0]
 8006902:	461a      	mov	r2, r3
 8006904:	f7fa f8fc 	bl	8000b00 <_write>
 8006908:	1c43      	adds	r3, r0, #1
 800690a:	d102      	bne.n	8006912 <_write_r+0x1e>
 800690c:	682b      	ldr	r3, [r5, #0]
 800690e:	b103      	cbz	r3, 8006912 <_write_r+0x1e>
 8006910:	6023      	str	r3, [r4, #0]
 8006912:	bd38      	pop	{r3, r4, r5, pc}
 8006914:	20004a28 	.word	0x20004a28

08006918 <__errno>:
 8006918:	4b01      	ldr	r3, [pc, #4]	@ (8006920 <__errno+0x8>)
 800691a:	6818      	ldr	r0, [r3, #0]
 800691c:	4770      	bx	lr
 800691e:	bf00      	nop
 8006920:	20000024 	.word	0x20000024

08006924 <__libc_init_array>:
 8006924:	b570      	push	{r4, r5, r6, lr}
 8006926:	4d0d      	ldr	r5, [pc, #52]	@ (800695c <__libc_init_array+0x38>)
 8006928:	4c0d      	ldr	r4, [pc, #52]	@ (8006960 <__libc_init_array+0x3c>)
 800692a:	1b64      	subs	r4, r4, r5
 800692c:	10a4      	asrs	r4, r4, #2
 800692e:	2600      	movs	r6, #0
 8006930:	42a6      	cmp	r6, r4
 8006932:	d109      	bne.n	8006948 <__libc_init_array+0x24>
 8006934:	4d0b      	ldr	r5, [pc, #44]	@ (8006964 <__libc_init_array+0x40>)
 8006936:	4c0c      	ldr	r4, [pc, #48]	@ (8006968 <__libc_init_array+0x44>)
 8006938:	f000 fd22 	bl	8007380 <_init>
 800693c:	1b64      	subs	r4, r4, r5
 800693e:	10a4      	asrs	r4, r4, #2
 8006940:	2600      	movs	r6, #0
 8006942:	42a6      	cmp	r6, r4
 8006944:	d105      	bne.n	8006952 <__libc_init_array+0x2e>
 8006946:	bd70      	pop	{r4, r5, r6, pc}
 8006948:	f855 3b04 	ldr.w	r3, [r5], #4
 800694c:	4798      	blx	r3
 800694e:	3601      	adds	r6, #1
 8006950:	e7ee      	b.n	8006930 <__libc_init_array+0xc>
 8006952:	f855 3b04 	ldr.w	r3, [r5], #4
 8006956:	4798      	blx	r3
 8006958:	3601      	adds	r6, #1
 800695a:	e7f2      	b.n	8006942 <__libc_init_array+0x1e>
 800695c:	080075ac 	.word	0x080075ac
 8006960:	080075ac 	.word	0x080075ac
 8006964:	080075ac 	.word	0x080075ac
 8006968:	080075b0 	.word	0x080075b0

0800696c <__retarget_lock_init_recursive>:
 800696c:	4770      	bx	lr

0800696e <__retarget_lock_acquire_recursive>:
 800696e:	4770      	bx	lr

08006970 <__retarget_lock_release_recursive>:
 8006970:	4770      	bx	lr
	...

08006974 <_free_r>:
 8006974:	b538      	push	{r3, r4, r5, lr}
 8006976:	4605      	mov	r5, r0
 8006978:	2900      	cmp	r1, #0
 800697a:	d041      	beq.n	8006a00 <_free_r+0x8c>
 800697c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006980:	1f0c      	subs	r4, r1, #4
 8006982:	2b00      	cmp	r3, #0
 8006984:	bfb8      	it	lt
 8006986:	18e4      	addlt	r4, r4, r3
 8006988:	f000 f8e0 	bl	8006b4c <__malloc_lock>
 800698c:	4a1d      	ldr	r2, [pc, #116]	@ (8006a04 <_free_r+0x90>)
 800698e:	6813      	ldr	r3, [r2, #0]
 8006990:	b933      	cbnz	r3, 80069a0 <_free_r+0x2c>
 8006992:	6063      	str	r3, [r4, #4]
 8006994:	6014      	str	r4, [r2, #0]
 8006996:	4628      	mov	r0, r5
 8006998:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800699c:	f000 b8dc 	b.w	8006b58 <__malloc_unlock>
 80069a0:	42a3      	cmp	r3, r4
 80069a2:	d908      	bls.n	80069b6 <_free_r+0x42>
 80069a4:	6820      	ldr	r0, [r4, #0]
 80069a6:	1821      	adds	r1, r4, r0
 80069a8:	428b      	cmp	r3, r1
 80069aa:	bf01      	itttt	eq
 80069ac:	6819      	ldreq	r1, [r3, #0]
 80069ae:	685b      	ldreq	r3, [r3, #4]
 80069b0:	1809      	addeq	r1, r1, r0
 80069b2:	6021      	streq	r1, [r4, #0]
 80069b4:	e7ed      	b.n	8006992 <_free_r+0x1e>
 80069b6:	461a      	mov	r2, r3
 80069b8:	685b      	ldr	r3, [r3, #4]
 80069ba:	b10b      	cbz	r3, 80069c0 <_free_r+0x4c>
 80069bc:	42a3      	cmp	r3, r4
 80069be:	d9fa      	bls.n	80069b6 <_free_r+0x42>
 80069c0:	6811      	ldr	r1, [r2, #0]
 80069c2:	1850      	adds	r0, r2, r1
 80069c4:	42a0      	cmp	r0, r4
 80069c6:	d10b      	bne.n	80069e0 <_free_r+0x6c>
 80069c8:	6820      	ldr	r0, [r4, #0]
 80069ca:	4401      	add	r1, r0
 80069cc:	1850      	adds	r0, r2, r1
 80069ce:	4283      	cmp	r3, r0
 80069d0:	6011      	str	r1, [r2, #0]
 80069d2:	d1e0      	bne.n	8006996 <_free_r+0x22>
 80069d4:	6818      	ldr	r0, [r3, #0]
 80069d6:	685b      	ldr	r3, [r3, #4]
 80069d8:	6053      	str	r3, [r2, #4]
 80069da:	4408      	add	r0, r1
 80069dc:	6010      	str	r0, [r2, #0]
 80069de:	e7da      	b.n	8006996 <_free_r+0x22>
 80069e0:	d902      	bls.n	80069e8 <_free_r+0x74>
 80069e2:	230c      	movs	r3, #12
 80069e4:	602b      	str	r3, [r5, #0]
 80069e6:	e7d6      	b.n	8006996 <_free_r+0x22>
 80069e8:	6820      	ldr	r0, [r4, #0]
 80069ea:	1821      	adds	r1, r4, r0
 80069ec:	428b      	cmp	r3, r1
 80069ee:	bf04      	itt	eq
 80069f0:	6819      	ldreq	r1, [r3, #0]
 80069f2:	685b      	ldreq	r3, [r3, #4]
 80069f4:	6063      	str	r3, [r4, #4]
 80069f6:	bf04      	itt	eq
 80069f8:	1809      	addeq	r1, r1, r0
 80069fa:	6021      	streq	r1, [r4, #0]
 80069fc:	6054      	str	r4, [r2, #4]
 80069fe:	e7ca      	b.n	8006996 <_free_r+0x22>
 8006a00:	bd38      	pop	{r3, r4, r5, pc}
 8006a02:	bf00      	nop
 8006a04:	20004a34 	.word	0x20004a34

08006a08 <sbrk_aligned>:
 8006a08:	b570      	push	{r4, r5, r6, lr}
 8006a0a:	4e0f      	ldr	r6, [pc, #60]	@ (8006a48 <sbrk_aligned+0x40>)
 8006a0c:	460c      	mov	r4, r1
 8006a0e:	6831      	ldr	r1, [r6, #0]
 8006a10:	4605      	mov	r5, r0
 8006a12:	b911      	cbnz	r1, 8006a1a <sbrk_aligned+0x12>
 8006a14:	f000 fca4 	bl	8007360 <_sbrk_r>
 8006a18:	6030      	str	r0, [r6, #0]
 8006a1a:	4621      	mov	r1, r4
 8006a1c:	4628      	mov	r0, r5
 8006a1e:	f000 fc9f 	bl	8007360 <_sbrk_r>
 8006a22:	1c43      	adds	r3, r0, #1
 8006a24:	d103      	bne.n	8006a2e <sbrk_aligned+0x26>
 8006a26:	f04f 34ff 	mov.w	r4, #4294967295
 8006a2a:	4620      	mov	r0, r4
 8006a2c:	bd70      	pop	{r4, r5, r6, pc}
 8006a2e:	1cc4      	adds	r4, r0, #3
 8006a30:	f024 0403 	bic.w	r4, r4, #3
 8006a34:	42a0      	cmp	r0, r4
 8006a36:	d0f8      	beq.n	8006a2a <sbrk_aligned+0x22>
 8006a38:	1a21      	subs	r1, r4, r0
 8006a3a:	4628      	mov	r0, r5
 8006a3c:	f000 fc90 	bl	8007360 <_sbrk_r>
 8006a40:	3001      	adds	r0, #1
 8006a42:	d1f2      	bne.n	8006a2a <sbrk_aligned+0x22>
 8006a44:	e7ef      	b.n	8006a26 <sbrk_aligned+0x1e>
 8006a46:	bf00      	nop
 8006a48:	20004a30 	.word	0x20004a30

08006a4c <_malloc_r>:
 8006a4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006a50:	1ccd      	adds	r5, r1, #3
 8006a52:	f025 0503 	bic.w	r5, r5, #3
 8006a56:	3508      	adds	r5, #8
 8006a58:	2d0c      	cmp	r5, #12
 8006a5a:	bf38      	it	cc
 8006a5c:	250c      	movcc	r5, #12
 8006a5e:	2d00      	cmp	r5, #0
 8006a60:	4606      	mov	r6, r0
 8006a62:	db01      	blt.n	8006a68 <_malloc_r+0x1c>
 8006a64:	42a9      	cmp	r1, r5
 8006a66:	d904      	bls.n	8006a72 <_malloc_r+0x26>
 8006a68:	230c      	movs	r3, #12
 8006a6a:	6033      	str	r3, [r6, #0]
 8006a6c:	2000      	movs	r0, #0
 8006a6e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006a72:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006b48 <_malloc_r+0xfc>
 8006a76:	f000 f869 	bl	8006b4c <__malloc_lock>
 8006a7a:	f8d8 3000 	ldr.w	r3, [r8]
 8006a7e:	461c      	mov	r4, r3
 8006a80:	bb44      	cbnz	r4, 8006ad4 <_malloc_r+0x88>
 8006a82:	4629      	mov	r1, r5
 8006a84:	4630      	mov	r0, r6
 8006a86:	f7ff ffbf 	bl	8006a08 <sbrk_aligned>
 8006a8a:	1c43      	adds	r3, r0, #1
 8006a8c:	4604      	mov	r4, r0
 8006a8e:	d158      	bne.n	8006b42 <_malloc_r+0xf6>
 8006a90:	f8d8 4000 	ldr.w	r4, [r8]
 8006a94:	4627      	mov	r7, r4
 8006a96:	2f00      	cmp	r7, #0
 8006a98:	d143      	bne.n	8006b22 <_malloc_r+0xd6>
 8006a9a:	2c00      	cmp	r4, #0
 8006a9c:	d04b      	beq.n	8006b36 <_malloc_r+0xea>
 8006a9e:	6823      	ldr	r3, [r4, #0]
 8006aa0:	4639      	mov	r1, r7
 8006aa2:	4630      	mov	r0, r6
 8006aa4:	eb04 0903 	add.w	r9, r4, r3
 8006aa8:	f000 fc5a 	bl	8007360 <_sbrk_r>
 8006aac:	4581      	cmp	r9, r0
 8006aae:	d142      	bne.n	8006b36 <_malloc_r+0xea>
 8006ab0:	6821      	ldr	r1, [r4, #0]
 8006ab2:	1a6d      	subs	r5, r5, r1
 8006ab4:	4629      	mov	r1, r5
 8006ab6:	4630      	mov	r0, r6
 8006ab8:	f7ff ffa6 	bl	8006a08 <sbrk_aligned>
 8006abc:	3001      	adds	r0, #1
 8006abe:	d03a      	beq.n	8006b36 <_malloc_r+0xea>
 8006ac0:	6823      	ldr	r3, [r4, #0]
 8006ac2:	442b      	add	r3, r5
 8006ac4:	6023      	str	r3, [r4, #0]
 8006ac6:	f8d8 3000 	ldr.w	r3, [r8]
 8006aca:	685a      	ldr	r2, [r3, #4]
 8006acc:	bb62      	cbnz	r2, 8006b28 <_malloc_r+0xdc>
 8006ace:	f8c8 7000 	str.w	r7, [r8]
 8006ad2:	e00f      	b.n	8006af4 <_malloc_r+0xa8>
 8006ad4:	6822      	ldr	r2, [r4, #0]
 8006ad6:	1b52      	subs	r2, r2, r5
 8006ad8:	d420      	bmi.n	8006b1c <_malloc_r+0xd0>
 8006ada:	2a0b      	cmp	r2, #11
 8006adc:	d917      	bls.n	8006b0e <_malloc_r+0xc2>
 8006ade:	1961      	adds	r1, r4, r5
 8006ae0:	42a3      	cmp	r3, r4
 8006ae2:	6025      	str	r5, [r4, #0]
 8006ae4:	bf18      	it	ne
 8006ae6:	6059      	strne	r1, [r3, #4]
 8006ae8:	6863      	ldr	r3, [r4, #4]
 8006aea:	bf08      	it	eq
 8006aec:	f8c8 1000 	streq.w	r1, [r8]
 8006af0:	5162      	str	r2, [r4, r5]
 8006af2:	604b      	str	r3, [r1, #4]
 8006af4:	4630      	mov	r0, r6
 8006af6:	f000 f82f 	bl	8006b58 <__malloc_unlock>
 8006afa:	f104 000b 	add.w	r0, r4, #11
 8006afe:	1d23      	adds	r3, r4, #4
 8006b00:	f020 0007 	bic.w	r0, r0, #7
 8006b04:	1ac2      	subs	r2, r0, r3
 8006b06:	bf1c      	itt	ne
 8006b08:	1a1b      	subne	r3, r3, r0
 8006b0a:	50a3      	strne	r3, [r4, r2]
 8006b0c:	e7af      	b.n	8006a6e <_malloc_r+0x22>
 8006b0e:	6862      	ldr	r2, [r4, #4]
 8006b10:	42a3      	cmp	r3, r4
 8006b12:	bf0c      	ite	eq
 8006b14:	f8c8 2000 	streq.w	r2, [r8]
 8006b18:	605a      	strne	r2, [r3, #4]
 8006b1a:	e7eb      	b.n	8006af4 <_malloc_r+0xa8>
 8006b1c:	4623      	mov	r3, r4
 8006b1e:	6864      	ldr	r4, [r4, #4]
 8006b20:	e7ae      	b.n	8006a80 <_malloc_r+0x34>
 8006b22:	463c      	mov	r4, r7
 8006b24:	687f      	ldr	r7, [r7, #4]
 8006b26:	e7b6      	b.n	8006a96 <_malloc_r+0x4a>
 8006b28:	461a      	mov	r2, r3
 8006b2a:	685b      	ldr	r3, [r3, #4]
 8006b2c:	42a3      	cmp	r3, r4
 8006b2e:	d1fb      	bne.n	8006b28 <_malloc_r+0xdc>
 8006b30:	2300      	movs	r3, #0
 8006b32:	6053      	str	r3, [r2, #4]
 8006b34:	e7de      	b.n	8006af4 <_malloc_r+0xa8>
 8006b36:	230c      	movs	r3, #12
 8006b38:	6033      	str	r3, [r6, #0]
 8006b3a:	4630      	mov	r0, r6
 8006b3c:	f000 f80c 	bl	8006b58 <__malloc_unlock>
 8006b40:	e794      	b.n	8006a6c <_malloc_r+0x20>
 8006b42:	6005      	str	r5, [r0, #0]
 8006b44:	e7d6      	b.n	8006af4 <_malloc_r+0xa8>
 8006b46:	bf00      	nop
 8006b48:	20004a34 	.word	0x20004a34

08006b4c <__malloc_lock>:
 8006b4c:	4801      	ldr	r0, [pc, #4]	@ (8006b54 <__malloc_lock+0x8>)
 8006b4e:	f7ff bf0e 	b.w	800696e <__retarget_lock_acquire_recursive>
 8006b52:	bf00      	nop
 8006b54:	20004a2c 	.word	0x20004a2c

08006b58 <__malloc_unlock>:
 8006b58:	4801      	ldr	r0, [pc, #4]	@ (8006b60 <__malloc_unlock+0x8>)
 8006b5a:	f7ff bf09 	b.w	8006970 <__retarget_lock_release_recursive>
 8006b5e:	bf00      	nop
 8006b60:	20004a2c 	.word	0x20004a2c

08006b64 <__sfputc_r>:
 8006b64:	6893      	ldr	r3, [r2, #8]
 8006b66:	3b01      	subs	r3, #1
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	b410      	push	{r4}
 8006b6c:	6093      	str	r3, [r2, #8]
 8006b6e:	da08      	bge.n	8006b82 <__sfputc_r+0x1e>
 8006b70:	6994      	ldr	r4, [r2, #24]
 8006b72:	42a3      	cmp	r3, r4
 8006b74:	db01      	blt.n	8006b7a <__sfputc_r+0x16>
 8006b76:	290a      	cmp	r1, #10
 8006b78:	d103      	bne.n	8006b82 <__sfputc_r+0x1e>
 8006b7a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006b7e:	f7ff bde8 	b.w	8006752 <__swbuf_r>
 8006b82:	6813      	ldr	r3, [r2, #0]
 8006b84:	1c58      	adds	r0, r3, #1
 8006b86:	6010      	str	r0, [r2, #0]
 8006b88:	7019      	strb	r1, [r3, #0]
 8006b8a:	4608      	mov	r0, r1
 8006b8c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006b90:	4770      	bx	lr

08006b92 <__sfputs_r>:
 8006b92:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b94:	4606      	mov	r6, r0
 8006b96:	460f      	mov	r7, r1
 8006b98:	4614      	mov	r4, r2
 8006b9a:	18d5      	adds	r5, r2, r3
 8006b9c:	42ac      	cmp	r4, r5
 8006b9e:	d101      	bne.n	8006ba4 <__sfputs_r+0x12>
 8006ba0:	2000      	movs	r0, #0
 8006ba2:	e007      	b.n	8006bb4 <__sfputs_r+0x22>
 8006ba4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006ba8:	463a      	mov	r2, r7
 8006baa:	4630      	mov	r0, r6
 8006bac:	f7ff ffda 	bl	8006b64 <__sfputc_r>
 8006bb0:	1c43      	adds	r3, r0, #1
 8006bb2:	d1f3      	bne.n	8006b9c <__sfputs_r+0xa>
 8006bb4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006bb8 <_vfiprintf_r>:
 8006bb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006bbc:	460d      	mov	r5, r1
 8006bbe:	b09d      	sub	sp, #116	@ 0x74
 8006bc0:	4614      	mov	r4, r2
 8006bc2:	4698      	mov	r8, r3
 8006bc4:	4606      	mov	r6, r0
 8006bc6:	b118      	cbz	r0, 8006bd0 <_vfiprintf_r+0x18>
 8006bc8:	6a03      	ldr	r3, [r0, #32]
 8006bca:	b90b      	cbnz	r3, 8006bd0 <_vfiprintf_r+0x18>
 8006bcc:	f7ff fcd8 	bl	8006580 <__sinit>
 8006bd0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006bd2:	07d9      	lsls	r1, r3, #31
 8006bd4:	d405      	bmi.n	8006be2 <_vfiprintf_r+0x2a>
 8006bd6:	89ab      	ldrh	r3, [r5, #12]
 8006bd8:	059a      	lsls	r2, r3, #22
 8006bda:	d402      	bmi.n	8006be2 <_vfiprintf_r+0x2a>
 8006bdc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006bde:	f7ff fec6 	bl	800696e <__retarget_lock_acquire_recursive>
 8006be2:	89ab      	ldrh	r3, [r5, #12]
 8006be4:	071b      	lsls	r3, r3, #28
 8006be6:	d501      	bpl.n	8006bec <_vfiprintf_r+0x34>
 8006be8:	692b      	ldr	r3, [r5, #16]
 8006bea:	b99b      	cbnz	r3, 8006c14 <_vfiprintf_r+0x5c>
 8006bec:	4629      	mov	r1, r5
 8006bee:	4630      	mov	r0, r6
 8006bf0:	f7ff fdee 	bl	80067d0 <__swsetup_r>
 8006bf4:	b170      	cbz	r0, 8006c14 <_vfiprintf_r+0x5c>
 8006bf6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006bf8:	07dc      	lsls	r4, r3, #31
 8006bfa:	d504      	bpl.n	8006c06 <_vfiprintf_r+0x4e>
 8006bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8006c00:	b01d      	add	sp, #116	@ 0x74
 8006c02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c06:	89ab      	ldrh	r3, [r5, #12]
 8006c08:	0598      	lsls	r0, r3, #22
 8006c0a:	d4f7      	bmi.n	8006bfc <_vfiprintf_r+0x44>
 8006c0c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006c0e:	f7ff feaf 	bl	8006970 <__retarget_lock_release_recursive>
 8006c12:	e7f3      	b.n	8006bfc <_vfiprintf_r+0x44>
 8006c14:	2300      	movs	r3, #0
 8006c16:	9309      	str	r3, [sp, #36]	@ 0x24
 8006c18:	2320      	movs	r3, #32
 8006c1a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006c1e:	f8cd 800c 	str.w	r8, [sp, #12]
 8006c22:	2330      	movs	r3, #48	@ 0x30
 8006c24:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006dd4 <_vfiprintf_r+0x21c>
 8006c28:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006c2c:	f04f 0901 	mov.w	r9, #1
 8006c30:	4623      	mov	r3, r4
 8006c32:	469a      	mov	sl, r3
 8006c34:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006c38:	b10a      	cbz	r2, 8006c3e <_vfiprintf_r+0x86>
 8006c3a:	2a25      	cmp	r2, #37	@ 0x25
 8006c3c:	d1f9      	bne.n	8006c32 <_vfiprintf_r+0x7a>
 8006c3e:	ebba 0b04 	subs.w	fp, sl, r4
 8006c42:	d00b      	beq.n	8006c5c <_vfiprintf_r+0xa4>
 8006c44:	465b      	mov	r3, fp
 8006c46:	4622      	mov	r2, r4
 8006c48:	4629      	mov	r1, r5
 8006c4a:	4630      	mov	r0, r6
 8006c4c:	f7ff ffa1 	bl	8006b92 <__sfputs_r>
 8006c50:	3001      	adds	r0, #1
 8006c52:	f000 80a7 	beq.w	8006da4 <_vfiprintf_r+0x1ec>
 8006c56:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006c58:	445a      	add	r2, fp
 8006c5a:	9209      	str	r2, [sp, #36]	@ 0x24
 8006c5c:	f89a 3000 	ldrb.w	r3, [sl]
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	f000 809f 	beq.w	8006da4 <_vfiprintf_r+0x1ec>
 8006c66:	2300      	movs	r3, #0
 8006c68:	f04f 32ff 	mov.w	r2, #4294967295
 8006c6c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006c70:	f10a 0a01 	add.w	sl, sl, #1
 8006c74:	9304      	str	r3, [sp, #16]
 8006c76:	9307      	str	r3, [sp, #28]
 8006c78:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006c7c:	931a      	str	r3, [sp, #104]	@ 0x68
 8006c7e:	4654      	mov	r4, sl
 8006c80:	2205      	movs	r2, #5
 8006c82:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006c86:	4853      	ldr	r0, [pc, #332]	@ (8006dd4 <_vfiprintf_r+0x21c>)
 8006c88:	f7f9 fbe2 	bl	8000450 <memchr>
 8006c8c:	9a04      	ldr	r2, [sp, #16]
 8006c8e:	b9d8      	cbnz	r0, 8006cc8 <_vfiprintf_r+0x110>
 8006c90:	06d1      	lsls	r1, r2, #27
 8006c92:	bf44      	itt	mi
 8006c94:	2320      	movmi	r3, #32
 8006c96:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006c9a:	0713      	lsls	r3, r2, #28
 8006c9c:	bf44      	itt	mi
 8006c9e:	232b      	movmi	r3, #43	@ 0x2b
 8006ca0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006ca4:	f89a 3000 	ldrb.w	r3, [sl]
 8006ca8:	2b2a      	cmp	r3, #42	@ 0x2a
 8006caa:	d015      	beq.n	8006cd8 <_vfiprintf_r+0x120>
 8006cac:	9a07      	ldr	r2, [sp, #28]
 8006cae:	4654      	mov	r4, sl
 8006cb0:	2000      	movs	r0, #0
 8006cb2:	f04f 0c0a 	mov.w	ip, #10
 8006cb6:	4621      	mov	r1, r4
 8006cb8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006cbc:	3b30      	subs	r3, #48	@ 0x30
 8006cbe:	2b09      	cmp	r3, #9
 8006cc0:	d94b      	bls.n	8006d5a <_vfiprintf_r+0x1a2>
 8006cc2:	b1b0      	cbz	r0, 8006cf2 <_vfiprintf_r+0x13a>
 8006cc4:	9207      	str	r2, [sp, #28]
 8006cc6:	e014      	b.n	8006cf2 <_vfiprintf_r+0x13a>
 8006cc8:	eba0 0308 	sub.w	r3, r0, r8
 8006ccc:	fa09 f303 	lsl.w	r3, r9, r3
 8006cd0:	4313      	orrs	r3, r2
 8006cd2:	9304      	str	r3, [sp, #16]
 8006cd4:	46a2      	mov	sl, r4
 8006cd6:	e7d2      	b.n	8006c7e <_vfiprintf_r+0xc6>
 8006cd8:	9b03      	ldr	r3, [sp, #12]
 8006cda:	1d19      	adds	r1, r3, #4
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	9103      	str	r1, [sp, #12]
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	bfbb      	ittet	lt
 8006ce4:	425b      	neglt	r3, r3
 8006ce6:	f042 0202 	orrlt.w	r2, r2, #2
 8006cea:	9307      	strge	r3, [sp, #28]
 8006cec:	9307      	strlt	r3, [sp, #28]
 8006cee:	bfb8      	it	lt
 8006cf0:	9204      	strlt	r2, [sp, #16]
 8006cf2:	7823      	ldrb	r3, [r4, #0]
 8006cf4:	2b2e      	cmp	r3, #46	@ 0x2e
 8006cf6:	d10a      	bne.n	8006d0e <_vfiprintf_r+0x156>
 8006cf8:	7863      	ldrb	r3, [r4, #1]
 8006cfa:	2b2a      	cmp	r3, #42	@ 0x2a
 8006cfc:	d132      	bne.n	8006d64 <_vfiprintf_r+0x1ac>
 8006cfe:	9b03      	ldr	r3, [sp, #12]
 8006d00:	1d1a      	adds	r2, r3, #4
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	9203      	str	r2, [sp, #12]
 8006d06:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006d0a:	3402      	adds	r4, #2
 8006d0c:	9305      	str	r3, [sp, #20]
 8006d0e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006de4 <_vfiprintf_r+0x22c>
 8006d12:	7821      	ldrb	r1, [r4, #0]
 8006d14:	2203      	movs	r2, #3
 8006d16:	4650      	mov	r0, sl
 8006d18:	f7f9 fb9a 	bl	8000450 <memchr>
 8006d1c:	b138      	cbz	r0, 8006d2e <_vfiprintf_r+0x176>
 8006d1e:	9b04      	ldr	r3, [sp, #16]
 8006d20:	eba0 000a 	sub.w	r0, r0, sl
 8006d24:	2240      	movs	r2, #64	@ 0x40
 8006d26:	4082      	lsls	r2, r0
 8006d28:	4313      	orrs	r3, r2
 8006d2a:	3401      	adds	r4, #1
 8006d2c:	9304      	str	r3, [sp, #16]
 8006d2e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006d32:	4829      	ldr	r0, [pc, #164]	@ (8006dd8 <_vfiprintf_r+0x220>)
 8006d34:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006d38:	2206      	movs	r2, #6
 8006d3a:	f7f9 fb89 	bl	8000450 <memchr>
 8006d3e:	2800      	cmp	r0, #0
 8006d40:	d03f      	beq.n	8006dc2 <_vfiprintf_r+0x20a>
 8006d42:	4b26      	ldr	r3, [pc, #152]	@ (8006ddc <_vfiprintf_r+0x224>)
 8006d44:	bb1b      	cbnz	r3, 8006d8e <_vfiprintf_r+0x1d6>
 8006d46:	9b03      	ldr	r3, [sp, #12]
 8006d48:	3307      	adds	r3, #7
 8006d4a:	f023 0307 	bic.w	r3, r3, #7
 8006d4e:	3308      	adds	r3, #8
 8006d50:	9303      	str	r3, [sp, #12]
 8006d52:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006d54:	443b      	add	r3, r7
 8006d56:	9309      	str	r3, [sp, #36]	@ 0x24
 8006d58:	e76a      	b.n	8006c30 <_vfiprintf_r+0x78>
 8006d5a:	fb0c 3202 	mla	r2, ip, r2, r3
 8006d5e:	460c      	mov	r4, r1
 8006d60:	2001      	movs	r0, #1
 8006d62:	e7a8      	b.n	8006cb6 <_vfiprintf_r+0xfe>
 8006d64:	2300      	movs	r3, #0
 8006d66:	3401      	adds	r4, #1
 8006d68:	9305      	str	r3, [sp, #20]
 8006d6a:	4619      	mov	r1, r3
 8006d6c:	f04f 0c0a 	mov.w	ip, #10
 8006d70:	4620      	mov	r0, r4
 8006d72:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006d76:	3a30      	subs	r2, #48	@ 0x30
 8006d78:	2a09      	cmp	r2, #9
 8006d7a:	d903      	bls.n	8006d84 <_vfiprintf_r+0x1cc>
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d0c6      	beq.n	8006d0e <_vfiprintf_r+0x156>
 8006d80:	9105      	str	r1, [sp, #20]
 8006d82:	e7c4      	b.n	8006d0e <_vfiprintf_r+0x156>
 8006d84:	fb0c 2101 	mla	r1, ip, r1, r2
 8006d88:	4604      	mov	r4, r0
 8006d8a:	2301      	movs	r3, #1
 8006d8c:	e7f0      	b.n	8006d70 <_vfiprintf_r+0x1b8>
 8006d8e:	ab03      	add	r3, sp, #12
 8006d90:	9300      	str	r3, [sp, #0]
 8006d92:	462a      	mov	r2, r5
 8006d94:	4b12      	ldr	r3, [pc, #72]	@ (8006de0 <_vfiprintf_r+0x228>)
 8006d96:	a904      	add	r1, sp, #16
 8006d98:	4630      	mov	r0, r6
 8006d9a:	f3af 8000 	nop.w
 8006d9e:	4607      	mov	r7, r0
 8006da0:	1c78      	adds	r0, r7, #1
 8006da2:	d1d6      	bne.n	8006d52 <_vfiprintf_r+0x19a>
 8006da4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006da6:	07d9      	lsls	r1, r3, #31
 8006da8:	d405      	bmi.n	8006db6 <_vfiprintf_r+0x1fe>
 8006daa:	89ab      	ldrh	r3, [r5, #12]
 8006dac:	059a      	lsls	r2, r3, #22
 8006dae:	d402      	bmi.n	8006db6 <_vfiprintf_r+0x1fe>
 8006db0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006db2:	f7ff fddd 	bl	8006970 <__retarget_lock_release_recursive>
 8006db6:	89ab      	ldrh	r3, [r5, #12]
 8006db8:	065b      	lsls	r3, r3, #25
 8006dba:	f53f af1f 	bmi.w	8006bfc <_vfiprintf_r+0x44>
 8006dbe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006dc0:	e71e      	b.n	8006c00 <_vfiprintf_r+0x48>
 8006dc2:	ab03      	add	r3, sp, #12
 8006dc4:	9300      	str	r3, [sp, #0]
 8006dc6:	462a      	mov	r2, r5
 8006dc8:	4b05      	ldr	r3, [pc, #20]	@ (8006de0 <_vfiprintf_r+0x228>)
 8006dca:	a904      	add	r1, sp, #16
 8006dcc:	4630      	mov	r0, r6
 8006dce:	f000 f879 	bl	8006ec4 <_printf_i>
 8006dd2:	e7e4      	b.n	8006d9e <_vfiprintf_r+0x1e6>
 8006dd4:	08007570 	.word	0x08007570
 8006dd8:	0800757a 	.word	0x0800757a
 8006ddc:	00000000 	.word	0x00000000
 8006de0:	08006b93 	.word	0x08006b93
 8006de4:	08007576 	.word	0x08007576

08006de8 <_printf_common>:
 8006de8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006dec:	4616      	mov	r6, r2
 8006dee:	4698      	mov	r8, r3
 8006df0:	688a      	ldr	r2, [r1, #8]
 8006df2:	690b      	ldr	r3, [r1, #16]
 8006df4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006df8:	4293      	cmp	r3, r2
 8006dfa:	bfb8      	it	lt
 8006dfc:	4613      	movlt	r3, r2
 8006dfe:	6033      	str	r3, [r6, #0]
 8006e00:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006e04:	4607      	mov	r7, r0
 8006e06:	460c      	mov	r4, r1
 8006e08:	b10a      	cbz	r2, 8006e0e <_printf_common+0x26>
 8006e0a:	3301      	adds	r3, #1
 8006e0c:	6033      	str	r3, [r6, #0]
 8006e0e:	6823      	ldr	r3, [r4, #0]
 8006e10:	0699      	lsls	r1, r3, #26
 8006e12:	bf42      	ittt	mi
 8006e14:	6833      	ldrmi	r3, [r6, #0]
 8006e16:	3302      	addmi	r3, #2
 8006e18:	6033      	strmi	r3, [r6, #0]
 8006e1a:	6825      	ldr	r5, [r4, #0]
 8006e1c:	f015 0506 	ands.w	r5, r5, #6
 8006e20:	d106      	bne.n	8006e30 <_printf_common+0x48>
 8006e22:	f104 0a19 	add.w	sl, r4, #25
 8006e26:	68e3      	ldr	r3, [r4, #12]
 8006e28:	6832      	ldr	r2, [r6, #0]
 8006e2a:	1a9b      	subs	r3, r3, r2
 8006e2c:	42ab      	cmp	r3, r5
 8006e2e:	dc26      	bgt.n	8006e7e <_printf_common+0x96>
 8006e30:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006e34:	6822      	ldr	r2, [r4, #0]
 8006e36:	3b00      	subs	r3, #0
 8006e38:	bf18      	it	ne
 8006e3a:	2301      	movne	r3, #1
 8006e3c:	0692      	lsls	r2, r2, #26
 8006e3e:	d42b      	bmi.n	8006e98 <_printf_common+0xb0>
 8006e40:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006e44:	4641      	mov	r1, r8
 8006e46:	4638      	mov	r0, r7
 8006e48:	47c8      	blx	r9
 8006e4a:	3001      	adds	r0, #1
 8006e4c:	d01e      	beq.n	8006e8c <_printf_common+0xa4>
 8006e4e:	6823      	ldr	r3, [r4, #0]
 8006e50:	6922      	ldr	r2, [r4, #16]
 8006e52:	f003 0306 	and.w	r3, r3, #6
 8006e56:	2b04      	cmp	r3, #4
 8006e58:	bf02      	ittt	eq
 8006e5a:	68e5      	ldreq	r5, [r4, #12]
 8006e5c:	6833      	ldreq	r3, [r6, #0]
 8006e5e:	1aed      	subeq	r5, r5, r3
 8006e60:	68a3      	ldr	r3, [r4, #8]
 8006e62:	bf0c      	ite	eq
 8006e64:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006e68:	2500      	movne	r5, #0
 8006e6a:	4293      	cmp	r3, r2
 8006e6c:	bfc4      	itt	gt
 8006e6e:	1a9b      	subgt	r3, r3, r2
 8006e70:	18ed      	addgt	r5, r5, r3
 8006e72:	2600      	movs	r6, #0
 8006e74:	341a      	adds	r4, #26
 8006e76:	42b5      	cmp	r5, r6
 8006e78:	d11a      	bne.n	8006eb0 <_printf_common+0xc8>
 8006e7a:	2000      	movs	r0, #0
 8006e7c:	e008      	b.n	8006e90 <_printf_common+0xa8>
 8006e7e:	2301      	movs	r3, #1
 8006e80:	4652      	mov	r2, sl
 8006e82:	4641      	mov	r1, r8
 8006e84:	4638      	mov	r0, r7
 8006e86:	47c8      	blx	r9
 8006e88:	3001      	adds	r0, #1
 8006e8a:	d103      	bne.n	8006e94 <_printf_common+0xac>
 8006e8c:	f04f 30ff 	mov.w	r0, #4294967295
 8006e90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e94:	3501      	adds	r5, #1
 8006e96:	e7c6      	b.n	8006e26 <_printf_common+0x3e>
 8006e98:	18e1      	adds	r1, r4, r3
 8006e9a:	1c5a      	adds	r2, r3, #1
 8006e9c:	2030      	movs	r0, #48	@ 0x30
 8006e9e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006ea2:	4422      	add	r2, r4
 8006ea4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006ea8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006eac:	3302      	adds	r3, #2
 8006eae:	e7c7      	b.n	8006e40 <_printf_common+0x58>
 8006eb0:	2301      	movs	r3, #1
 8006eb2:	4622      	mov	r2, r4
 8006eb4:	4641      	mov	r1, r8
 8006eb6:	4638      	mov	r0, r7
 8006eb8:	47c8      	blx	r9
 8006eba:	3001      	adds	r0, #1
 8006ebc:	d0e6      	beq.n	8006e8c <_printf_common+0xa4>
 8006ebe:	3601      	adds	r6, #1
 8006ec0:	e7d9      	b.n	8006e76 <_printf_common+0x8e>
	...

08006ec4 <_printf_i>:
 8006ec4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006ec8:	7e0f      	ldrb	r7, [r1, #24]
 8006eca:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006ecc:	2f78      	cmp	r7, #120	@ 0x78
 8006ece:	4691      	mov	r9, r2
 8006ed0:	4680      	mov	r8, r0
 8006ed2:	460c      	mov	r4, r1
 8006ed4:	469a      	mov	sl, r3
 8006ed6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006eda:	d807      	bhi.n	8006eec <_printf_i+0x28>
 8006edc:	2f62      	cmp	r7, #98	@ 0x62
 8006ede:	d80a      	bhi.n	8006ef6 <_printf_i+0x32>
 8006ee0:	2f00      	cmp	r7, #0
 8006ee2:	f000 80d1 	beq.w	8007088 <_printf_i+0x1c4>
 8006ee6:	2f58      	cmp	r7, #88	@ 0x58
 8006ee8:	f000 80b8 	beq.w	800705c <_printf_i+0x198>
 8006eec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006ef0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006ef4:	e03a      	b.n	8006f6c <_printf_i+0xa8>
 8006ef6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006efa:	2b15      	cmp	r3, #21
 8006efc:	d8f6      	bhi.n	8006eec <_printf_i+0x28>
 8006efe:	a101      	add	r1, pc, #4	@ (adr r1, 8006f04 <_printf_i+0x40>)
 8006f00:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006f04:	08006f5d 	.word	0x08006f5d
 8006f08:	08006f71 	.word	0x08006f71
 8006f0c:	08006eed 	.word	0x08006eed
 8006f10:	08006eed 	.word	0x08006eed
 8006f14:	08006eed 	.word	0x08006eed
 8006f18:	08006eed 	.word	0x08006eed
 8006f1c:	08006f71 	.word	0x08006f71
 8006f20:	08006eed 	.word	0x08006eed
 8006f24:	08006eed 	.word	0x08006eed
 8006f28:	08006eed 	.word	0x08006eed
 8006f2c:	08006eed 	.word	0x08006eed
 8006f30:	0800706f 	.word	0x0800706f
 8006f34:	08006f9b 	.word	0x08006f9b
 8006f38:	08007029 	.word	0x08007029
 8006f3c:	08006eed 	.word	0x08006eed
 8006f40:	08006eed 	.word	0x08006eed
 8006f44:	08007091 	.word	0x08007091
 8006f48:	08006eed 	.word	0x08006eed
 8006f4c:	08006f9b 	.word	0x08006f9b
 8006f50:	08006eed 	.word	0x08006eed
 8006f54:	08006eed 	.word	0x08006eed
 8006f58:	08007031 	.word	0x08007031
 8006f5c:	6833      	ldr	r3, [r6, #0]
 8006f5e:	1d1a      	adds	r2, r3, #4
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	6032      	str	r2, [r6, #0]
 8006f64:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006f68:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006f6c:	2301      	movs	r3, #1
 8006f6e:	e09c      	b.n	80070aa <_printf_i+0x1e6>
 8006f70:	6833      	ldr	r3, [r6, #0]
 8006f72:	6820      	ldr	r0, [r4, #0]
 8006f74:	1d19      	adds	r1, r3, #4
 8006f76:	6031      	str	r1, [r6, #0]
 8006f78:	0606      	lsls	r6, r0, #24
 8006f7a:	d501      	bpl.n	8006f80 <_printf_i+0xbc>
 8006f7c:	681d      	ldr	r5, [r3, #0]
 8006f7e:	e003      	b.n	8006f88 <_printf_i+0xc4>
 8006f80:	0645      	lsls	r5, r0, #25
 8006f82:	d5fb      	bpl.n	8006f7c <_printf_i+0xb8>
 8006f84:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006f88:	2d00      	cmp	r5, #0
 8006f8a:	da03      	bge.n	8006f94 <_printf_i+0xd0>
 8006f8c:	232d      	movs	r3, #45	@ 0x2d
 8006f8e:	426d      	negs	r5, r5
 8006f90:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006f94:	4858      	ldr	r0, [pc, #352]	@ (80070f8 <_printf_i+0x234>)
 8006f96:	230a      	movs	r3, #10
 8006f98:	e011      	b.n	8006fbe <_printf_i+0xfa>
 8006f9a:	6821      	ldr	r1, [r4, #0]
 8006f9c:	6833      	ldr	r3, [r6, #0]
 8006f9e:	0608      	lsls	r0, r1, #24
 8006fa0:	f853 5b04 	ldr.w	r5, [r3], #4
 8006fa4:	d402      	bmi.n	8006fac <_printf_i+0xe8>
 8006fa6:	0649      	lsls	r1, r1, #25
 8006fa8:	bf48      	it	mi
 8006faa:	b2ad      	uxthmi	r5, r5
 8006fac:	2f6f      	cmp	r7, #111	@ 0x6f
 8006fae:	4852      	ldr	r0, [pc, #328]	@ (80070f8 <_printf_i+0x234>)
 8006fb0:	6033      	str	r3, [r6, #0]
 8006fb2:	bf14      	ite	ne
 8006fb4:	230a      	movne	r3, #10
 8006fb6:	2308      	moveq	r3, #8
 8006fb8:	2100      	movs	r1, #0
 8006fba:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006fbe:	6866      	ldr	r6, [r4, #4]
 8006fc0:	60a6      	str	r6, [r4, #8]
 8006fc2:	2e00      	cmp	r6, #0
 8006fc4:	db05      	blt.n	8006fd2 <_printf_i+0x10e>
 8006fc6:	6821      	ldr	r1, [r4, #0]
 8006fc8:	432e      	orrs	r6, r5
 8006fca:	f021 0104 	bic.w	r1, r1, #4
 8006fce:	6021      	str	r1, [r4, #0]
 8006fd0:	d04b      	beq.n	800706a <_printf_i+0x1a6>
 8006fd2:	4616      	mov	r6, r2
 8006fd4:	fbb5 f1f3 	udiv	r1, r5, r3
 8006fd8:	fb03 5711 	mls	r7, r3, r1, r5
 8006fdc:	5dc7      	ldrb	r7, [r0, r7]
 8006fde:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006fe2:	462f      	mov	r7, r5
 8006fe4:	42bb      	cmp	r3, r7
 8006fe6:	460d      	mov	r5, r1
 8006fe8:	d9f4      	bls.n	8006fd4 <_printf_i+0x110>
 8006fea:	2b08      	cmp	r3, #8
 8006fec:	d10b      	bne.n	8007006 <_printf_i+0x142>
 8006fee:	6823      	ldr	r3, [r4, #0]
 8006ff0:	07df      	lsls	r7, r3, #31
 8006ff2:	d508      	bpl.n	8007006 <_printf_i+0x142>
 8006ff4:	6923      	ldr	r3, [r4, #16]
 8006ff6:	6861      	ldr	r1, [r4, #4]
 8006ff8:	4299      	cmp	r1, r3
 8006ffa:	bfde      	ittt	le
 8006ffc:	2330      	movle	r3, #48	@ 0x30
 8006ffe:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007002:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007006:	1b92      	subs	r2, r2, r6
 8007008:	6122      	str	r2, [r4, #16]
 800700a:	f8cd a000 	str.w	sl, [sp]
 800700e:	464b      	mov	r3, r9
 8007010:	aa03      	add	r2, sp, #12
 8007012:	4621      	mov	r1, r4
 8007014:	4640      	mov	r0, r8
 8007016:	f7ff fee7 	bl	8006de8 <_printf_common>
 800701a:	3001      	adds	r0, #1
 800701c:	d14a      	bne.n	80070b4 <_printf_i+0x1f0>
 800701e:	f04f 30ff 	mov.w	r0, #4294967295
 8007022:	b004      	add	sp, #16
 8007024:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007028:	6823      	ldr	r3, [r4, #0]
 800702a:	f043 0320 	orr.w	r3, r3, #32
 800702e:	6023      	str	r3, [r4, #0]
 8007030:	4832      	ldr	r0, [pc, #200]	@ (80070fc <_printf_i+0x238>)
 8007032:	2778      	movs	r7, #120	@ 0x78
 8007034:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007038:	6823      	ldr	r3, [r4, #0]
 800703a:	6831      	ldr	r1, [r6, #0]
 800703c:	061f      	lsls	r7, r3, #24
 800703e:	f851 5b04 	ldr.w	r5, [r1], #4
 8007042:	d402      	bmi.n	800704a <_printf_i+0x186>
 8007044:	065f      	lsls	r7, r3, #25
 8007046:	bf48      	it	mi
 8007048:	b2ad      	uxthmi	r5, r5
 800704a:	6031      	str	r1, [r6, #0]
 800704c:	07d9      	lsls	r1, r3, #31
 800704e:	bf44      	itt	mi
 8007050:	f043 0320 	orrmi.w	r3, r3, #32
 8007054:	6023      	strmi	r3, [r4, #0]
 8007056:	b11d      	cbz	r5, 8007060 <_printf_i+0x19c>
 8007058:	2310      	movs	r3, #16
 800705a:	e7ad      	b.n	8006fb8 <_printf_i+0xf4>
 800705c:	4826      	ldr	r0, [pc, #152]	@ (80070f8 <_printf_i+0x234>)
 800705e:	e7e9      	b.n	8007034 <_printf_i+0x170>
 8007060:	6823      	ldr	r3, [r4, #0]
 8007062:	f023 0320 	bic.w	r3, r3, #32
 8007066:	6023      	str	r3, [r4, #0]
 8007068:	e7f6      	b.n	8007058 <_printf_i+0x194>
 800706a:	4616      	mov	r6, r2
 800706c:	e7bd      	b.n	8006fea <_printf_i+0x126>
 800706e:	6833      	ldr	r3, [r6, #0]
 8007070:	6825      	ldr	r5, [r4, #0]
 8007072:	6961      	ldr	r1, [r4, #20]
 8007074:	1d18      	adds	r0, r3, #4
 8007076:	6030      	str	r0, [r6, #0]
 8007078:	062e      	lsls	r6, r5, #24
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	d501      	bpl.n	8007082 <_printf_i+0x1be>
 800707e:	6019      	str	r1, [r3, #0]
 8007080:	e002      	b.n	8007088 <_printf_i+0x1c4>
 8007082:	0668      	lsls	r0, r5, #25
 8007084:	d5fb      	bpl.n	800707e <_printf_i+0x1ba>
 8007086:	8019      	strh	r1, [r3, #0]
 8007088:	2300      	movs	r3, #0
 800708a:	6123      	str	r3, [r4, #16]
 800708c:	4616      	mov	r6, r2
 800708e:	e7bc      	b.n	800700a <_printf_i+0x146>
 8007090:	6833      	ldr	r3, [r6, #0]
 8007092:	1d1a      	adds	r2, r3, #4
 8007094:	6032      	str	r2, [r6, #0]
 8007096:	681e      	ldr	r6, [r3, #0]
 8007098:	6862      	ldr	r2, [r4, #4]
 800709a:	2100      	movs	r1, #0
 800709c:	4630      	mov	r0, r6
 800709e:	f7f9 f9d7 	bl	8000450 <memchr>
 80070a2:	b108      	cbz	r0, 80070a8 <_printf_i+0x1e4>
 80070a4:	1b80      	subs	r0, r0, r6
 80070a6:	6060      	str	r0, [r4, #4]
 80070a8:	6863      	ldr	r3, [r4, #4]
 80070aa:	6123      	str	r3, [r4, #16]
 80070ac:	2300      	movs	r3, #0
 80070ae:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80070b2:	e7aa      	b.n	800700a <_printf_i+0x146>
 80070b4:	6923      	ldr	r3, [r4, #16]
 80070b6:	4632      	mov	r2, r6
 80070b8:	4649      	mov	r1, r9
 80070ba:	4640      	mov	r0, r8
 80070bc:	47d0      	blx	sl
 80070be:	3001      	adds	r0, #1
 80070c0:	d0ad      	beq.n	800701e <_printf_i+0x15a>
 80070c2:	6823      	ldr	r3, [r4, #0]
 80070c4:	079b      	lsls	r3, r3, #30
 80070c6:	d413      	bmi.n	80070f0 <_printf_i+0x22c>
 80070c8:	68e0      	ldr	r0, [r4, #12]
 80070ca:	9b03      	ldr	r3, [sp, #12]
 80070cc:	4298      	cmp	r0, r3
 80070ce:	bfb8      	it	lt
 80070d0:	4618      	movlt	r0, r3
 80070d2:	e7a6      	b.n	8007022 <_printf_i+0x15e>
 80070d4:	2301      	movs	r3, #1
 80070d6:	4632      	mov	r2, r6
 80070d8:	4649      	mov	r1, r9
 80070da:	4640      	mov	r0, r8
 80070dc:	47d0      	blx	sl
 80070de:	3001      	adds	r0, #1
 80070e0:	d09d      	beq.n	800701e <_printf_i+0x15a>
 80070e2:	3501      	adds	r5, #1
 80070e4:	68e3      	ldr	r3, [r4, #12]
 80070e6:	9903      	ldr	r1, [sp, #12]
 80070e8:	1a5b      	subs	r3, r3, r1
 80070ea:	42ab      	cmp	r3, r5
 80070ec:	dcf2      	bgt.n	80070d4 <_printf_i+0x210>
 80070ee:	e7eb      	b.n	80070c8 <_printf_i+0x204>
 80070f0:	2500      	movs	r5, #0
 80070f2:	f104 0619 	add.w	r6, r4, #25
 80070f6:	e7f5      	b.n	80070e4 <_printf_i+0x220>
 80070f8:	08007581 	.word	0x08007581
 80070fc:	08007592 	.word	0x08007592

08007100 <__sflush_r>:
 8007100:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007104:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007108:	0716      	lsls	r6, r2, #28
 800710a:	4605      	mov	r5, r0
 800710c:	460c      	mov	r4, r1
 800710e:	d454      	bmi.n	80071ba <__sflush_r+0xba>
 8007110:	684b      	ldr	r3, [r1, #4]
 8007112:	2b00      	cmp	r3, #0
 8007114:	dc02      	bgt.n	800711c <__sflush_r+0x1c>
 8007116:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007118:	2b00      	cmp	r3, #0
 800711a:	dd48      	ble.n	80071ae <__sflush_r+0xae>
 800711c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800711e:	2e00      	cmp	r6, #0
 8007120:	d045      	beq.n	80071ae <__sflush_r+0xae>
 8007122:	2300      	movs	r3, #0
 8007124:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007128:	682f      	ldr	r7, [r5, #0]
 800712a:	6a21      	ldr	r1, [r4, #32]
 800712c:	602b      	str	r3, [r5, #0]
 800712e:	d030      	beq.n	8007192 <__sflush_r+0x92>
 8007130:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007132:	89a3      	ldrh	r3, [r4, #12]
 8007134:	0759      	lsls	r1, r3, #29
 8007136:	d505      	bpl.n	8007144 <__sflush_r+0x44>
 8007138:	6863      	ldr	r3, [r4, #4]
 800713a:	1ad2      	subs	r2, r2, r3
 800713c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800713e:	b10b      	cbz	r3, 8007144 <__sflush_r+0x44>
 8007140:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007142:	1ad2      	subs	r2, r2, r3
 8007144:	2300      	movs	r3, #0
 8007146:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007148:	6a21      	ldr	r1, [r4, #32]
 800714a:	4628      	mov	r0, r5
 800714c:	47b0      	blx	r6
 800714e:	1c43      	adds	r3, r0, #1
 8007150:	89a3      	ldrh	r3, [r4, #12]
 8007152:	d106      	bne.n	8007162 <__sflush_r+0x62>
 8007154:	6829      	ldr	r1, [r5, #0]
 8007156:	291d      	cmp	r1, #29
 8007158:	d82b      	bhi.n	80071b2 <__sflush_r+0xb2>
 800715a:	4a2a      	ldr	r2, [pc, #168]	@ (8007204 <__sflush_r+0x104>)
 800715c:	40ca      	lsrs	r2, r1
 800715e:	07d6      	lsls	r6, r2, #31
 8007160:	d527      	bpl.n	80071b2 <__sflush_r+0xb2>
 8007162:	2200      	movs	r2, #0
 8007164:	6062      	str	r2, [r4, #4]
 8007166:	04d9      	lsls	r1, r3, #19
 8007168:	6922      	ldr	r2, [r4, #16]
 800716a:	6022      	str	r2, [r4, #0]
 800716c:	d504      	bpl.n	8007178 <__sflush_r+0x78>
 800716e:	1c42      	adds	r2, r0, #1
 8007170:	d101      	bne.n	8007176 <__sflush_r+0x76>
 8007172:	682b      	ldr	r3, [r5, #0]
 8007174:	b903      	cbnz	r3, 8007178 <__sflush_r+0x78>
 8007176:	6560      	str	r0, [r4, #84]	@ 0x54
 8007178:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800717a:	602f      	str	r7, [r5, #0]
 800717c:	b1b9      	cbz	r1, 80071ae <__sflush_r+0xae>
 800717e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007182:	4299      	cmp	r1, r3
 8007184:	d002      	beq.n	800718c <__sflush_r+0x8c>
 8007186:	4628      	mov	r0, r5
 8007188:	f7ff fbf4 	bl	8006974 <_free_r>
 800718c:	2300      	movs	r3, #0
 800718e:	6363      	str	r3, [r4, #52]	@ 0x34
 8007190:	e00d      	b.n	80071ae <__sflush_r+0xae>
 8007192:	2301      	movs	r3, #1
 8007194:	4628      	mov	r0, r5
 8007196:	47b0      	blx	r6
 8007198:	4602      	mov	r2, r0
 800719a:	1c50      	adds	r0, r2, #1
 800719c:	d1c9      	bne.n	8007132 <__sflush_r+0x32>
 800719e:	682b      	ldr	r3, [r5, #0]
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d0c6      	beq.n	8007132 <__sflush_r+0x32>
 80071a4:	2b1d      	cmp	r3, #29
 80071a6:	d001      	beq.n	80071ac <__sflush_r+0xac>
 80071a8:	2b16      	cmp	r3, #22
 80071aa:	d11e      	bne.n	80071ea <__sflush_r+0xea>
 80071ac:	602f      	str	r7, [r5, #0]
 80071ae:	2000      	movs	r0, #0
 80071b0:	e022      	b.n	80071f8 <__sflush_r+0xf8>
 80071b2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80071b6:	b21b      	sxth	r3, r3
 80071b8:	e01b      	b.n	80071f2 <__sflush_r+0xf2>
 80071ba:	690f      	ldr	r7, [r1, #16]
 80071bc:	2f00      	cmp	r7, #0
 80071be:	d0f6      	beq.n	80071ae <__sflush_r+0xae>
 80071c0:	0793      	lsls	r3, r2, #30
 80071c2:	680e      	ldr	r6, [r1, #0]
 80071c4:	bf08      	it	eq
 80071c6:	694b      	ldreq	r3, [r1, #20]
 80071c8:	600f      	str	r7, [r1, #0]
 80071ca:	bf18      	it	ne
 80071cc:	2300      	movne	r3, #0
 80071ce:	eba6 0807 	sub.w	r8, r6, r7
 80071d2:	608b      	str	r3, [r1, #8]
 80071d4:	f1b8 0f00 	cmp.w	r8, #0
 80071d8:	dde9      	ble.n	80071ae <__sflush_r+0xae>
 80071da:	6a21      	ldr	r1, [r4, #32]
 80071dc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80071de:	4643      	mov	r3, r8
 80071e0:	463a      	mov	r2, r7
 80071e2:	4628      	mov	r0, r5
 80071e4:	47b0      	blx	r6
 80071e6:	2800      	cmp	r0, #0
 80071e8:	dc08      	bgt.n	80071fc <__sflush_r+0xfc>
 80071ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80071ee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80071f2:	81a3      	strh	r3, [r4, #12]
 80071f4:	f04f 30ff 	mov.w	r0, #4294967295
 80071f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80071fc:	4407      	add	r7, r0
 80071fe:	eba8 0800 	sub.w	r8, r8, r0
 8007202:	e7e7      	b.n	80071d4 <__sflush_r+0xd4>
 8007204:	20400001 	.word	0x20400001

08007208 <_fflush_r>:
 8007208:	b538      	push	{r3, r4, r5, lr}
 800720a:	690b      	ldr	r3, [r1, #16]
 800720c:	4605      	mov	r5, r0
 800720e:	460c      	mov	r4, r1
 8007210:	b913      	cbnz	r3, 8007218 <_fflush_r+0x10>
 8007212:	2500      	movs	r5, #0
 8007214:	4628      	mov	r0, r5
 8007216:	bd38      	pop	{r3, r4, r5, pc}
 8007218:	b118      	cbz	r0, 8007222 <_fflush_r+0x1a>
 800721a:	6a03      	ldr	r3, [r0, #32]
 800721c:	b90b      	cbnz	r3, 8007222 <_fflush_r+0x1a>
 800721e:	f7ff f9af 	bl	8006580 <__sinit>
 8007222:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007226:	2b00      	cmp	r3, #0
 8007228:	d0f3      	beq.n	8007212 <_fflush_r+0xa>
 800722a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800722c:	07d0      	lsls	r0, r2, #31
 800722e:	d404      	bmi.n	800723a <_fflush_r+0x32>
 8007230:	0599      	lsls	r1, r3, #22
 8007232:	d402      	bmi.n	800723a <_fflush_r+0x32>
 8007234:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007236:	f7ff fb9a 	bl	800696e <__retarget_lock_acquire_recursive>
 800723a:	4628      	mov	r0, r5
 800723c:	4621      	mov	r1, r4
 800723e:	f7ff ff5f 	bl	8007100 <__sflush_r>
 8007242:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007244:	07da      	lsls	r2, r3, #31
 8007246:	4605      	mov	r5, r0
 8007248:	d4e4      	bmi.n	8007214 <_fflush_r+0xc>
 800724a:	89a3      	ldrh	r3, [r4, #12]
 800724c:	059b      	lsls	r3, r3, #22
 800724e:	d4e1      	bmi.n	8007214 <_fflush_r+0xc>
 8007250:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007252:	f7ff fb8d 	bl	8006970 <__retarget_lock_release_recursive>
 8007256:	e7dd      	b.n	8007214 <_fflush_r+0xc>

08007258 <__swhatbuf_r>:
 8007258:	b570      	push	{r4, r5, r6, lr}
 800725a:	460c      	mov	r4, r1
 800725c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007260:	2900      	cmp	r1, #0
 8007262:	b096      	sub	sp, #88	@ 0x58
 8007264:	4615      	mov	r5, r2
 8007266:	461e      	mov	r6, r3
 8007268:	da0d      	bge.n	8007286 <__swhatbuf_r+0x2e>
 800726a:	89a3      	ldrh	r3, [r4, #12]
 800726c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007270:	f04f 0100 	mov.w	r1, #0
 8007274:	bf14      	ite	ne
 8007276:	2340      	movne	r3, #64	@ 0x40
 8007278:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800727c:	2000      	movs	r0, #0
 800727e:	6031      	str	r1, [r6, #0]
 8007280:	602b      	str	r3, [r5, #0]
 8007282:	b016      	add	sp, #88	@ 0x58
 8007284:	bd70      	pop	{r4, r5, r6, pc}
 8007286:	466a      	mov	r2, sp
 8007288:	f000 f848 	bl	800731c <_fstat_r>
 800728c:	2800      	cmp	r0, #0
 800728e:	dbec      	blt.n	800726a <__swhatbuf_r+0x12>
 8007290:	9901      	ldr	r1, [sp, #4]
 8007292:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007296:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800729a:	4259      	negs	r1, r3
 800729c:	4159      	adcs	r1, r3
 800729e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80072a2:	e7eb      	b.n	800727c <__swhatbuf_r+0x24>

080072a4 <__smakebuf_r>:
 80072a4:	898b      	ldrh	r3, [r1, #12]
 80072a6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80072a8:	079d      	lsls	r5, r3, #30
 80072aa:	4606      	mov	r6, r0
 80072ac:	460c      	mov	r4, r1
 80072ae:	d507      	bpl.n	80072c0 <__smakebuf_r+0x1c>
 80072b0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80072b4:	6023      	str	r3, [r4, #0]
 80072b6:	6123      	str	r3, [r4, #16]
 80072b8:	2301      	movs	r3, #1
 80072ba:	6163      	str	r3, [r4, #20]
 80072bc:	b003      	add	sp, #12
 80072be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80072c0:	ab01      	add	r3, sp, #4
 80072c2:	466a      	mov	r2, sp
 80072c4:	f7ff ffc8 	bl	8007258 <__swhatbuf_r>
 80072c8:	9f00      	ldr	r7, [sp, #0]
 80072ca:	4605      	mov	r5, r0
 80072cc:	4639      	mov	r1, r7
 80072ce:	4630      	mov	r0, r6
 80072d0:	f7ff fbbc 	bl	8006a4c <_malloc_r>
 80072d4:	b948      	cbnz	r0, 80072ea <__smakebuf_r+0x46>
 80072d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80072da:	059a      	lsls	r2, r3, #22
 80072dc:	d4ee      	bmi.n	80072bc <__smakebuf_r+0x18>
 80072de:	f023 0303 	bic.w	r3, r3, #3
 80072e2:	f043 0302 	orr.w	r3, r3, #2
 80072e6:	81a3      	strh	r3, [r4, #12]
 80072e8:	e7e2      	b.n	80072b0 <__smakebuf_r+0xc>
 80072ea:	89a3      	ldrh	r3, [r4, #12]
 80072ec:	6020      	str	r0, [r4, #0]
 80072ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80072f2:	81a3      	strh	r3, [r4, #12]
 80072f4:	9b01      	ldr	r3, [sp, #4]
 80072f6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80072fa:	b15b      	cbz	r3, 8007314 <__smakebuf_r+0x70>
 80072fc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007300:	4630      	mov	r0, r6
 8007302:	f000 f81d 	bl	8007340 <_isatty_r>
 8007306:	b128      	cbz	r0, 8007314 <__smakebuf_r+0x70>
 8007308:	89a3      	ldrh	r3, [r4, #12]
 800730a:	f023 0303 	bic.w	r3, r3, #3
 800730e:	f043 0301 	orr.w	r3, r3, #1
 8007312:	81a3      	strh	r3, [r4, #12]
 8007314:	89a3      	ldrh	r3, [r4, #12]
 8007316:	431d      	orrs	r5, r3
 8007318:	81a5      	strh	r5, [r4, #12]
 800731a:	e7cf      	b.n	80072bc <__smakebuf_r+0x18>

0800731c <_fstat_r>:
 800731c:	b538      	push	{r3, r4, r5, lr}
 800731e:	4d07      	ldr	r5, [pc, #28]	@ (800733c <_fstat_r+0x20>)
 8007320:	2300      	movs	r3, #0
 8007322:	4604      	mov	r4, r0
 8007324:	4608      	mov	r0, r1
 8007326:	4611      	mov	r1, r2
 8007328:	602b      	str	r3, [r5, #0]
 800732a:	f7f9 ffca 	bl	80012c2 <_fstat>
 800732e:	1c43      	adds	r3, r0, #1
 8007330:	d102      	bne.n	8007338 <_fstat_r+0x1c>
 8007332:	682b      	ldr	r3, [r5, #0]
 8007334:	b103      	cbz	r3, 8007338 <_fstat_r+0x1c>
 8007336:	6023      	str	r3, [r4, #0]
 8007338:	bd38      	pop	{r3, r4, r5, pc}
 800733a:	bf00      	nop
 800733c:	20004a28 	.word	0x20004a28

08007340 <_isatty_r>:
 8007340:	b538      	push	{r3, r4, r5, lr}
 8007342:	4d06      	ldr	r5, [pc, #24]	@ (800735c <_isatty_r+0x1c>)
 8007344:	2300      	movs	r3, #0
 8007346:	4604      	mov	r4, r0
 8007348:	4608      	mov	r0, r1
 800734a:	602b      	str	r3, [r5, #0]
 800734c:	f7f9 ffc9 	bl	80012e2 <_isatty>
 8007350:	1c43      	adds	r3, r0, #1
 8007352:	d102      	bne.n	800735a <_isatty_r+0x1a>
 8007354:	682b      	ldr	r3, [r5, #0]
 8007356:	b103      	cbz	r3, 800735a <_isatty_r+0x1a>
 8007358:	6023      	str	r3, [r4, #0]
 800735a:	bd38      	pop	{r3, r4, r5, pc}
 800735c:	20004a28 	.word	0x20004a28

08007360 <_sbrk_r>:
 8007360:	b538      	push	{r3, r4, r5, lr}
 8007362:	4d06      	ldr	r5, [pc, #24]	@ (800737c <_sbrk_r+0x1c>)
 8007364:	2300      	movs	r3, #0
 8007366:	4604      	mov	r4, r0
 8007368:	4608      	mov	r0, r1
 800736a:	602b      	str	r3, [r5, #0]
 800736c:	f7f9 ffd2 	bl	8001314 <_sbrk>
 8007370:	1c43      	adds	r3, r0, #1
 8007372:	d102      	bne.n	800737a <_sbrk_r+0x1a>
 8007374:	682b      	ldr	r3, [r5, #0]
 8007376:	b103      	cbz	r3, 800737a <_sbrk_r+0x1a>
 8007378:	6023      	str	r3, [r4, #0]
 800737a:	bd38      	pop	{r3, r4, r5, pc}
 800737c:	20004a28 	.word	0x20004a28

08007380 <_init>:
 8007380:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007382:	bf00      	nop
 8007384:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007386:	bc08      	pop	{r3}
 8007388:	469e      	mov	lr, r3
 800738a:	4770      	bx	lr

0800738c <_fini>:
 800738c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800738e:	bf00      	nop
 8007390:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007392:	bc08      	pop	{r3}
 8007394:	469e      	mov	lr, r3
 8007396:	4770      	bx	lr
