0.7
2020.2
Oct 19 2021
03:16:22
H:/Senior-Project-2023/SENIOR_PROJECT/VRAM/VRAM.sim/sim_1/behav/xsim/glbl.v,1634335545,verilog,,,,glbl,,uvm,,,,,,
H:/Senior-Project-2023/SENIOR_PROJECT/VRAM/VRAM.srcs/sources_1/new/Disp_Counter.v,1698957240,systemVerilog,,H:/Senior-Project-2023/SENIOR_PROJECT/VRAM/VRAM.srcs/sources_1/new/VRAM.v,,Disp_Counter,,uvm,,,,,,
H:/Senior-Project-2023/SENIOR_PROJECT/VRAM/VRAM.srcs/sources_1/new/VRAM.v,1698957674,systemVerilog,,H:/Senior-Project-2023/SENIOR_PROJECT/VRAM/VRAM.srcs/sources_1/new/top.sv,,VRAM,,uvm,,,,,,
H:/Senior-Project-2023/SENIOR_PROJECT/VRAM/VRAM.srcs/sources_1/new/tb.v,1698959050,systemVerilog,,,,tb,,uvm,,,,,,
H:/Senior-Project-2023/SENIOR_PROJECT/VRAM/VRAM.srcs/sources_1/new/top.sv,1698959187,systemVerilog,,H:/Senior-Project-2023/SENIOR_PROJECT/VRAM/VRAM.srcs/sources_1/new/tb.v,,top,,uvm,,,,,,
