---
date: 2025-01-07
---
A bistable [[Level Triggered]] [[Memory]] circuit

# See Also
[[SR Latch]]
[[Gated D Latch]]