

================================================================
== Vivado HLS Report for 'MAT_Multiply'
================================================================
* Date:           Thu Oct  1 14:07:47 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        parta
* Solution:       solution3_mm_unroll
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      9.09|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |    1|  8912201|    2|  8912202|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+-------+---------+-------------+-----------+-----------+------+----------+
        |              |     Latency     |  Iteration  |  Initiation Interval  | Trip |          |
        |   Loop Name  |  min  |   max   |   Latency   |  achieved |   target  | Count| Pipelined|
        +--------------+-------+---------+-------------+-----------+-----------+------+----------+
        |- Row         |  12200|  8912200| 122 ~ 89122 |          -|          -|   100|    no    |
        | + Col        |    120|    89120|   6 ~ 4456  |          -|          -|    20|    no    |
        |  ++ Product  |    110|      890|   11 ~ 89   |          -|          -|    10|    no    |
        |  ++ Product  |    110|      890|   11 ~ 89   |          -|          -|    10|    no    |
        |  ++ Product  |    110|      890|   11 ~ 89   |          -|          -|    10|    no    |
        |  ++ Product  |    110|      890|   11 ~ 89   |          -|          -|    10|    no    |
        |  ++ Product  |    110|      890|   11 ~ 89   |          -|          -|    10|    no    |
        +--------------+-------+---------+-------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 448
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_4 & !exitcond2)
3 --> 
	4  / (!exitcond1)
	2  / (exitcond1)
4 --> 
	5  / (tmp_9 & !exitcond & tmp_s)
	12  / (tmp_9 & !exitcond & !tmp_s)
	93  / (!tmp_9) | (exitcond)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / (tmp_7_0_1)
	20  / (!tmp_7_0_1)
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / (tmp_7_0_2)
	29  / (!tmp_7_0_2)
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / (tmp_7_0_3)
	38  / (!tmp_7_0_3)
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / (tmp_7_0_4)
	47  / (!tmp_7_0_4)
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / (tmp_7_0_5)
	56  / (!tmp_7_0_5)
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / (tmp_7_0_6)
	65  / (!tmp_7_0_6)
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / (tmp_7_0_7)
	74  / (!tmp_7_0_7)
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / (tmp_7_0_8)
	83  / (!tmp_7_0_8)
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / (tmp_7_0_9)
	92  / (!tmp_7_0_9)
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	4  / true
93 --> 
	94  / (tmp_9_1 & !exitcond_1 & tmp_7_1)
	101  / (tmp_9_1 & !exitcond_1 & !tmp_7_1)
	182  / (!tmp_9_1) | (exitcond_1)
94 --> 
	95  / true
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	99  / true
99 --> 
	100  / true
100 --> 
	101  / true
101 --> 
	102  / (tmp_7_1_1)
	109  / (!tmp_7_1_1)
102 --> 
	103  / true
103 --> 
	104  / true
104 --> 
	105  / true
105 --> 
	106  / true
106 --> 
	107  / true
107 --> 
	108  / true
108 --> 
	109  / true
109 --> 
	110  / (tmp_7_1_2)
	118  / (!tmp_7_1_2)
110 --> 
	111  / true
111 --> 
	112  / true
112 --> 
	113  / true
113 --> 
	114  / true
114 --> 
	115  / true
115 --> 
	116  / true
116 --> 
	117  / true
117 --> 
	118  / true
118 --> 
	119  / (tmp_7_1_3)
	127  / (!tmp_7_1_3)
119 --> 
	120  / true
120 --> 
	121  / true
121 --> 
	122  / true
122 --> 
	123  / true
123 --> 
	124  / true
124 --> 
	125  / true
125 --> 
	126  / true
126 --> 
	127  / true
127 --> 
	128  / (tmp_7_1_4)
	136  / (!tmp_7_1_4)
128 --> 
	129  / true
129 --> 
	130  / true
130 --> 
	131  / true
131 --> 
	132  / true
132 --> 
	133  / true
133 --> 
	134  / true
134 --> 
	135  / true
135 --> 
	136  / true
136 --> 
	137  / (tmp_7_1_5)
	145  / (!tmp_7_1_5)
137 --> 
	138  / true
138 --> 
	139  / true
139 --> 
	140  / true
140 --> 
	141  / true
141 --> 
	142  / true
142 --> 
	143  / true
143 --> 
	144  / true
144 --> 
	145  / true
145 --> 
	146  / (tmp_7_1_6)
	154  / (!tmp_7_1_6)
146 --> 
	147  / true
147 --> 
	148  / true
148 --> 
	149  / true
149 --> 
	150  / true
150 --> 
	151  / true
151 --> 
	152  / true
152 --> 
	153  / true
153 --> 
	154  / true
154 --> 
	155  / (tmp_7_1_7)
	163  / (!tmp_7_1_7)
155 --> 
	156  / true
156 --> 
	157  / true
157 --> 
	158  / true
158 --> 
	159  / true
159 --> 
	160  / true
160 --> 
	161  / true
161 --> 
	162  / true
162 --> 
	163  / true
163 --> 
	164  / (tmp_7_1_8)
	172  / (!tmp_7_1_8)
164 --> 
	165  / true
165 --> 
	166  / true
166 --> 
	167  / true
167 --> 
	168  / true
168 --> 
	169  / true
169 --> 
	170  / true
170 --> 
	171  / true
171 --> 
	172  / true
172 --> 
	173  / (tmp_7_1_9)
	181  / (!tmp_7_1_9)
173 --> 
	174  / true
174 --> 
	175  / true
175 --> 
	176  / true
176 --> 
	177  / true
177 --> 
	178  / true
178 --> 
	179  / true
179 --> 
	180  / true
180 --> 
	181  / true
181 --> 
	93  / true
182 --> 
	183  / (tmp_9_2 & !exitcond_2 & tmp_7_2)
	190  / (tmp_9_2 & !exitcond_2 & !tmp_7_2)
	271  / (!tmp_9_2) | (exitcond_2)
183 --> 
	184  / true
184 --> 
	185  / true
185 --> 
	186  / true
186 --> 
	187  / true
187 --> 
	188  / true
188 --> 
	189  / true
189 --> 
	190  / true
190 --> 
	191  / (tmp_7_2_1)
	198  / (!tmp_7_2_1)
191 --> 
	192  / true
192 --> 
	193  / true
193 --> 
	194  / true
194 --> 
	195  / true
195 --> 
	196  / true
196 --> 
	197  / true
197 --> 
	198  / true
198 --> 
	199  / (tmp_7_2_2)
	207  / (!tmp_7_2_2)
199 --> 
	200  / true
200 --> 
	201  / true
201 --> 
	202  / true
202 --> 
	203  / true
203 --> 
	204  / true
204 --> 
	205  / true
205 --> 
	206  / true
206 --> 
	207  / true
207 --> 
	208  / (tmp_7_2_3)
	216  / (!tmp_7_2_3)
208 --> 
	209  / true
209 --> 
	210  / true
210 --> 
	211  / true
211 --> 
	212  / true
212 --> 
	213  / true
213 --> 
	214  / true
214 --> 
	215  / true
215 --> 
	216  / true
216 --> 
	217  / (tmp_7_2_4)
	225  / (!tmp_7_2_4)
217 --> 
	218  / true
218 --> 
	219  / true
219 --> 
	220  / true
220 --> 
	221  / true
221 --> 
	222  / true
222 --> 
	223  / true
223 --> 
	224  / true
224 --> 
	225  / true
225 --> 
	226  / (tmp_7_2_5)
	234  / (!tmp_7_2_5)
226 --> 
	227  / true
227 --> 
	228  / true
228 --> 
	229  / true
229 --> 
	230  / true
230 --> 
	231  / true
231 --> 
	232  / true
232 --> 
	233  / true
233 --> 
	234  / true
234 --> 
	235  / (tmp_7_2_6)
	243  / (!tmp_7_2_6)
235 --> 
	236  / true
236 --> 
	237  / true
237 --> 
	238  / true
238 --> 
	239  / true
239 --> 
	240  / true
240 --> 
	241  / true
241 --> 
	242  / true
242 --> 
	243  / true
243 --> 
	244  / (tmp_7_2_7)
	252  / (!tmp_7_2_7)
244 --> 
	245  / true
245 --> 
	246  / true
246 --> 
	247  / true
247 --> 
	248  / true
248 --> 
	249  / true
249 --> 
	250  / true
250 --> 
	251  / true
251 --> 
	252  / true
252 --> 
	253  / (tmp_7_2_8)
	261  / (!tmp_7_2_8)
253 --> 
	254  / true
254 --> 
	255  / true
255 --> 
	256  / true
256 --> 
	257  / true
257 --> 
	258  / true
258 --> 
	259  / true
259 --> 
	260  / true
260 --> 
	261  / true
261 --> 
	262  / (tmp_7_2_9)
	270  / (!tmp_7_2_9)
262 --> 
	263  / true
263 --> 
	264  / true
264 --> 
	265  / true
265 --> 
	266  / true
266 --> 
	267  / true
267 --> 
	268  / true
268 --> 
	269  / true
269 --> 
	270  / true
270 --> 
	182  / true
271 --> 
	272  / (tmp_9_3 & !exitcond_3 & tmp_7_3)
	279  / (tmp_9_3 & !exitcond_3 & !tmp_7_3)
	360  / (!tmp_9_3) | (exitcond_3)
272 --> 
	273  / true
273 --> 
	274  / true
274 --> 
	275  / true
275 --> 
	276  / true
276 --> 
	277  / true
277 --> 
	278  / true
278 --> 
	279  / true
279 --> 
	280  / (tmp_7_3_1)
	287  / (!tmp_7_3_1)
280 --> 
	281  / true
281 --> 
	282  / true
282 --> 
	283  / true
283 --> 
	284  / true
284 --> 
	285  / true
285 --> 
	286  / true
286 --> 
	287  / true
287 --> 
	288  / (tmp_7_3_2)
	296  / (!tmp_7_3_2)
288 --> 
	289  / true
289 --> 
	290  / true
290 --> 
	291  / true
291 --> 
	292  / true
292 --> 
	293  / true
293 --> 
	294  / true
294 --> 
	295  / true
295 --> 
	296  / true
296 --> 
	297  / (tmp_7_3_3)
	305  / (!tmp_7_3_3)
297 --> 
	298  / true
298 --> 
	299  / true
299 --> 
	300  / true
300 --> 
	301  / true
301 --> 
	302  / true
302 --> 
	303  / true
303 --> 
	304  / true
304 --> 
	305  / true
305 --> 
	306  / (tmp_7_3_4)
	314  / (!tmp_7_3_4)
306 --> 
	307  / true
307 --> 
	308  / true
308 --> 
	309  / true
309 --> 
	310  / true
310 --> 
	311  / true
311 --> 
	312  / true
312 --> 
	313  / true
313 --> 
	314  / true
314 --> 
	315  / (tmp_7_3_5)
	323  / (!tmp_7_3_5)
315 --> 
	316  / true
316 --> 
	317  / true
317 --> 
	318  / true
318 --> 
	319  / true
319 --> 
	320  / true
320 --> 
	321  / true
321 --> 
	322  / true
322 --> 
	323  / true
323 --> 
	324  / (tmp_7_3_6)
	332  / (!tmp_7_3_6)
324 --> 
	325  / true
325 --> 
	326  / true
326 --> 
	327  / true
327 --> 
	328  / true
328 --> 
	329  / true
329 --> 
	330  / true
330 --> 
	331  / true
331 --> 
	332  / true
332 --> 
	333  / (tmp_7_3_7)
	341  / (!tmp_7_3_7)
333 --> 
	334  / true
334 --> 
	335  / true
335 --> 
	336  / true
336 --> 
	337  / true
337 --> 
	338  / true
338 --> 
	339  / true
339 --> 
	340  / true
340 --> 
	341  / true
341 --> 
	342  / (tmp_7_3_8)
	350  / (!tmp_7_3_8)
342 --> 
	343  / true
343 --> 
	344  / true
344 --> 
	345  / true
345 --> 
	346  / true
346 --> 
	347  / true
347 --> 
	348  / true
348 --> 
	349  / true
349 --> 
	350  / true
350 --> 
	351  / (tmp_7_3_9)
	359  / (!tmp_7_3_9)
351 --> 
	352  / true
352 --> 
	353  / true
353 --> 
	354  / true
354 --> 
	355  / true
355 --> 
	356  / true
356 --> 
	357  / true
357 --> 
	358  / true
358 --> 
	359  / true
359 --> 
	271  / true
360 --> 
	361  / (tmp_9_4 & !exitcond_4 & tmp_7_4)
	368  / (tmp_9_4 & !exitcond_4 & !tmp_7_4)
	3  / (!tmp_9_4) | (exitcond_4)
361 --> 
	362  / true
362 --> 
	363  / true
363 --> 
	364  / true
364 --> 
	365  / true
365 --> 
	366  / true
366 --> 
	367  / true
367 --> 
	368  / true
368 --> 
	369  / (tmp_7_4_1)
	376  / (!tmp_7_4_1)
369 --> 
	370  / true
370 --> 
	371  / true
371 --> 
	372  / true
372 --> 
	373  / true
373 --> 
	374  / true
374 --> 
	375  / true
375 --> 
	376  / true
376 --> 
	377  / (tmp_7_4_2)
	385  / (!tmp_7_4_2)
377 --> 
	378  / true
378 --> 
	379  / true
379 --> 
	380  / true
380 --> 
	381  / true
381 --> 
	382  / true
382 --> 
	383  / true
383 --> 
	384  / true
384 --> 
	385  / true
385 --> 
	386  / (tmp_7_4_3)
	394  / (!tmp_7_4_3)
386 --> 
	387  / true
387 --> 
	388  / true
388 --> 
	389  / true
389 --> 
	390  / true
390 --> 
	391  / true
391 --> 
	392  / true
392 --> 
	393  / true
393 --> 
	394  / true
394 --> 
	395  / (tmp_7_4_4)
	403  / (!tmp_7_4_4)
395 --> 
	396  / true
396 --> 
	397  / true
397 --> 
	398  / true
398 --> 
	399  / true
399 --> 
	400  / true
400 --> 
	401  / true
401 --> 
	402  / true
402 --> 
	403  / true
403 --> 
	404  / (tmp_7_4_5)
	412  / (!tmp_7_4_5)
404 --> 
	405  / true
405 --> 
	406  / true
406 --> 
	407  / true
407 --> 
	408  / true
408 --> 
	409  / true
409 --> 
	410  / true
410 --> 
	411  / true
411 --> 
	412  / true
412 --> 
	413  / (tmp_7_4_6)
	421  / (!tmp_7_4_6)
413 --> 
	414  / true
414 --> 
	415  / true
415 --> 
	416  / true
416 --> 
	417  / true
417 --> 
	418  / true
418 --> 
	419  / true
419 --> 
	420  / true
420 --> 
	421  / true
421 --> 
	422  / (tmp_7_4_7)
	430  / (!tmp_7_4_7)
422 --> 
	423  / true
423 --> 
	424  / true
424 --> 
	425  / true
425 --> 
	426  / true
426 --> 
	427  / true
427 --> 
	428  / true
428 --> 
	429  / true
429 --> 
	430  / true
430 --> 
	431  / (tmp_7_4_8)
	439  / (!tmp_7_4_8)
431 --> 
	432  / true
432 --> 
	433  / true
433 --> 
	434  / true
434 --> 
	435  / true
435 --> 
	436  / true
436 --> 
	437  / true
437 --> 
	438  / true
438 --> 
	439  / true
439 --> 
	440  / (tmp_7_4_9)
	448  / (!tmp_7_4_9)
440 --> 
	441  / true
441 --> 
	442  / true
442 --> 
	443  / true
443 --> 
	444  / true
444 --> 
	445  / true
445 --> 
	446  / true
446 --> 
	447  / true
447 --> 
	448  / true
448 --> 
	360  / true
* FSM state operations: 

 <State 1>: 6.31ns
ST_1: stg_449 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %A) nounwind, !map !0

ST_1: stg_450 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %B) nounwind, !map !6

ST_1: stg_451 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap([10000 x i64]* %C) nounwind, !map !10

ST_1: stg_452 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i8 %mA) nounwind, !map !14

ST_1: stg_453 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i8 %nA) nounwind, !map !20

ST_1: stg_454 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i8 %mB) nounwind, !map !24

ST_1: stg_455 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i8 %nB) nounwind, !map !28

ST_1: stg_456 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i8 %mC) nounwind, !map !32

ST_1: stg_457 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i8 %nC) nounwind, !map !36

ST_1: stg_458 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @str) nounwind

ST_1: nC_read [1/1] 0.00ns
:10  %nC_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %nC) nounwind

ST_1: mC_read [1/1] 0.00ns
:11  %mC_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %mC) nounwind

ST_1: nB_read [1/1] 0.00ns
:12  %nB_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %nB) nounwind

ST_1: mB_read [1/1] 0.00ns
:13  %mB_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %mB) nounwind

ST_1: nA_read [1/1] 0.00ns
:14  %nA_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %nA) nounwind

ST_1: mA_read [1/1] 0.00ns
:15  %mA_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %mA) nounwind

ST_1: tmp [1/1] 2.00ns
:16  %tmp = icmp eq i8 %nA_read, %mB_read

ST_1: tmp_1 [1/1] 2.00ns
:17  %tmp_1 = icmp eq i8 %mA_read, %mC_read

ST_1: tmp_3 [1/1] 2.00ns
:18  %tmp_3 = icmp eq i8 %nB_read, %nC_read

ST_1: tmp1 [1/1] 1.37ns
:19  %tmp1 = and i1 %tmp_1, %tmp_3

ST_1: tmp_4 [1/1] 1.37ns
:20  %tmp_4 = and i1 %tmp1, %tmp

ST_1: stg_470 [1/1] 1.57ns
:21  br i1 %tmp_4, label %.preheader, label %.loopexit3


 <State 2>: 2.00ns
ST_2: i [1/1] 0.00ns
.preheader:0  %i = phi i7 [ %i_1, %69 ], [ 0, %0 ]

ST_2: phi_mul [1/1] 0.00ns
.preheader:1  %phi_mul = phi i14 [ %next_mul, %69 ], [ 0, %0 ]

ST_2: phi_mul1 [1/1] 0.00ns
.preheader:2  %phi_mul1 = phi i14 [ %next_mul4, %69 ], [ 0, %0 ]

ST_2: phi_mul2 [1/1] 0.00ns
.preheader:3  %phi_mul2 = phi i14 [ %next_mul3, %69 ], [ 0, %0 ]

ST_2: phi_mul3 [1/1] 0.00ns
.preheader:4  %phi_mul3 = phi i14 [ %next_mul2, %69 ], [ 0, %0 ]

ST_2: phi_mul4 [1/1] 0.00ns
.preheader:5  %phi_mul4 = phi i14 [ %next_mul1, %69 ], [ 0, %0 ]

ST_2: next_mul1 [1/1] 1.96ns
.preheader:6  %next_mul1 = add i14 %phi_mul4, 100

ST_2: next_mul2 [1/1] 1.96ns
.preheader:7  %next_mul2 = add i14 %phi_mul3, 100

ST_2: next_mul3 [1/1] 1.96ns
.preheader:8  %next_mul3 = add i14 %phi_mul2, 100

ST_2: next_mul4 [1/1] 1.96ns
.preheader:9  %next_mul4 = add i14 %phi_mul1, 100

ST_2: next_mul [1/1] 1.96ns
.preheader:10  %next_mul = add i14 %phi_mul, 100

ST_2: i_cast [1/1] 0.00ns
.preheader:11  %i_cast = zext i7 %i to i8

ST_2: exitcond2 [1/1] 1.97ns
.preheader:12  %exitcond2 = icmp eq i7 %i, -28

ST_2: empty [1/1] 0.00ns
.preheader:13  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

ST_2: i_1 [1/1] 1.72ns
.preheader:14  %i_1 = add i7 %i, 1

ST_2: stg_486 [1/1] 0.00ns
.preheader:15  br i1 %exitcond2, label %.loopexit3, label %1

ST_2: stg_487 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str) nounwind

ST_2: tmp_7 [1/1] 0.00ns
:1  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str) nounwind

ST_2: tmp_5 [1/1] 2.00ns
:2  %tmp_5 = icmp ult i8 %i_cast, %mC_read

ST_2: stg_490 [1/1] 1.57ns
:3  br label %2

ST_2: stg_491 [1/1] 0.00ns
.loopexit3:0  ret void


 <State 3>: 4.67ns
ST_3: j [1/1] 0.00ns
:0  %j = phi i7 [ 0, %1 ], [ %j_1_4, %.loopexit.4 ]

ST_3: j_cast [1/1] 0.00ns
:1  %j_cast = zext i7 %j to i8

ST_3: empty_2 [1/1] 0.00ns
:2  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20) nounwind

ST_3: exitcond1 [1/1] 1.97ns
:3  %exitcond1 = icmp eq i7 %j, -28

ST_3: stg_496 [1/1] 0.00ns
:4  br i1 %exitcond1, label %69, label %3

ST_3: stg_497 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str1) nounwind

ST_3: tmp_8 [1/1] 0.00ns
:1  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str1) nounwind

ST_3: tmp_2 [1/1] 2.00ns
:2  %tmp_2 = icmp ult i8 %j_cast, %nC_read

ST_3: tmp_9 [1/1] 1.37ns
:3  %tmp_9 = and i1 %tmp_5, %tmp_2

ST_3: stg_501 [1/1] 0.00ns
:4  br i1 %tmp_9, label %16, label %.loopexit.0

ST_3: tmp_trn_cast [1/1] 0.00ns
:0  %tmp_trn_cast = zext i7 %j to i14

ST_3: p_addr8 [1/1] 1.96ns
:1  %p_addr8 = add i14 %tmp_trn_cast, %phi_mul

ST_3: tmp_6 [1/1] 0.00ns
:2  %tmp_6 = zext i14 %p_addr8 to i64

ST_3: C_addr [1/1] 0.00ns
:3  %C_addr = getelementptr [10000 x i64]* %C, i64 0, i64 %tmp_6

ST_3: stg_506 [1/1] 2.71ns
:4  store i64 0, i64* %C_addr, align 8

ST_3: stg_507 [1/1] 1.57ns
:5  br label %4

ST_3: empty_14 [1/1] 0.00ns
:0  %empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str, i32 %tmp_7) nounwind

ST_3: stg_509 [1/1] 0.00ns
:1  br label %.preheader


 <State 4>: 9.09ns
ST_4: k [1/1] 0.00ns
:0  %k = phi i7 [ 0, %16 ], [ %k_1_0_9, %._crit_edge.0.9 ]

ST_4: k_cast [1/1] 0.00ns
:1  %k_cast = zext i7 %k to i8

ST_4: empty_4 [1/1] 0.00ns
:2  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

ST_4: exitcond [1/1] 1.97ns
:3  %exitcond = icmp eq i7 %k, -28

ST_4: stg_514 [1/1] 0.00ns
:4  br i1 %exitcond, label %.loopexit.0, label %5

ST_4: stg_515 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str3) nounwind

ST_4: tmp_s [1/1] 2.00ns
:1  %tmp_s = icmp ult i8 %k_cast, %mB_read

ST_4: stg_517 [1/1] 0.00ns
:2  br i1 %tmp_s, label %6, label %._crit_edge.0.0

ST_4: tmp_12_trn_cast1 [1/1] 0.00ns
:0  %tmp_12_trn_cast1 = zext i7 %k to i14

ST_4: tmp_12_trn_cast [1/1] 0.00ns
:1  %tmp_12_trn_cast = zext i7 %k to i14

ST_4: p_addr9 [1/1] 1.96ns
:2  %p_addr9 = add i14 %tmp_12_trn_cast, %phi_mul

ST_4: tmp_11 [1/1] 0.00ns
:3  %tmp_11 = zext i14 %p_addr9 to i64

ST_4: A_addr [1/1] 0.00ns
:4  %A_addr = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_11

ST_4: A_load [2/2] 2.71ns
:5  %A_load = load i32* %A_addr, align 4

ST_4: p_addr2 [1/1] 3.36ns
:6  %p_addr2 = mul i14 %tmp_12_trn_cast1, 100

ST_4: p_addr3 [1/1] 3.02ns
:7  %p_addr3 = add i14 %tmp_trn_cast, %p_addr2

ST_4: tmp_12 [1/1] 0.00ns
:8  %tmp_12 = zext i14 %p_addr3 to i64

ST_4: B_addr [1/1] 0.00ns
:9  %B_addr = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_12

ST_4: B_load [2/2] 2.71ns
:10  %B_load = load i32* %B_addr, align 4

ST_4: empty_3 [1/1] 0.00ns
.loopexit.0:0  %empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str1, i32 %tmp_8) nounwind

ST_4: j_1 [1/1] 1.72ns
.loopexit.0:1  %j_1 = add i7 %j, 1

ST_4: j_1_cast [1/1] 0.00ns
.loopexit.0:2  %j_1_cast = zext i7 %j_1 to i8

ST_4: tmp_10 [1/1] 0.00ns
.loopexit.0:3  %tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str1) nounwind

ST_4: tmp_8_1 [1/1] 2.00ns
.loopexit.0:4  %tmp_8_1 = icmp ult i8 %j_1_cast, %nC_read

ST_4: tmp_9_1 [1/1] 1.37ns
.loopexit.0:5  %tmp_9_1 = and i1 %tmp_5, %tmp_8_1

ST_4: stg_535 [1/1] 0.00ns
.loopexit.0:6  br i1 %tmp_9_1, label %29, label %.loopexit.1

ST_4: tmp_1_trn_cast [1/1] 0.00ns
:0  %tmp_1_trn_cast = zext i7 %j_1 to i14

ST_4: p_addr [1/1] 1.96ns
:1  %p_addr = add i14 %tmp_1_trn_cast, %phi_mul1

ST_4: tmp_19 [1/1] 0.00ns
:2  %tmp_19 = zext i14 %p_addr to i64

ST_4: C_addr_1 [1/1] 0.00ns
:3  %C_addr_1 = getelementptr [10000 x i64]* %C, i64 0, i64 %tmp_19

ST_4: stg_540 [1/1] 2.71ns
:4  store i64 0, i64* %C_addr_1, align 8

ST_4: stg_541 [1/1] 1.57ns
:5  br label %17


 <State 5>: 2.71ns
ST_5: A_load [1/2] 2.71ns
:5  %A_load = load i32* %A_addr, align 4

ST_5: B_load [1/2] 2.71ns
:10  %B_load = load i32* %B_addr, align 4


 <State 6>: 6.08ns
ST_6: tmp_13 [6/6] 6.08ns
:11  %tmp_13 = mul nsw i32 %B_load, %A_load


 <State 7>: 6.08ns
ST_7: tmp_13 [5/6] 6.08ns
:11  %tmp_13 = mul nsw i32 %B_load, %A_load


 <State 8>: 6.08ns
ST_8: tmp_13 [4/6] 6.08ns
:11  %tmp_13 = mul nsw i32 %B_load, %A_load


 <State 9>: 6.08ns
ST_9: tmp_13 [3/6] 6.08ns
:11  %tmp_13 = mul nsw i32 %B_load, %A_load


 <State 10>: 6.08ns
ST_10: tmp_13 [2/6] 6.08ns
:11  %tmp_13 = mul nsw i32 %B_load, %A_load

ST_10: C_load [2/2] 2.71ns
:13  %C_load = load i64* %C_addr, align 8


 <State 11>: 6.08ns
ST_11: tmp_13 [1/6] 6.08ns
:11  %tmp_13 = mul nsw i32 %B_load, %A_load

ST_11: C_load [1/2] 2.71ns
:13  %C_load = load i64* %C_addr, align 8


 <State 12>: 9.09ns
ST_12: tmp_15 [1/1] 0.00ns
:12  %tmp_15 = sext i32 %tmp_13 to i64

ST_12: tmp_16 [1/1] 3.40ns
:14  %tmp_16 = add nsw i64 %C_load, %tmp_15

ST_12: stg_554 [1/1] 2.71ns
:15  store i64 %tmp_16, i64* %C_addr, align 8

ST_12: stg_555 [1/1] 0.00ns
:16  br label %._crit_edge.0.0

ST_12: k_1_0_s [1/1] 0.00ns
._crit_edge.0.0:0  %k_1_0_s = or i7 %k, 1

ST_12: k_1_0_cast [1/1] 0.00ns
._crit_edge.0.0:1  %k_1_0_cast = zext i7 %k_1_0_s to i8

ST_12: tmp_7_0_1 [1/1] 2.00ns
._crit_edge.0.0:2  %tmp_7_0_1 = icmp ult i8 %k_1_0_cast, %mB_read

ST_12: stg_559 [1/1] 0.00ns
._crit_edge.0.0:3  br i1 %tmp_7_0_1, label %7, label %._crit_edge.0.1

ST_12: tmp_10_0_1_trn_cast1 [1/1] 0.00ns
:0  %tmp_10_0_1_trn_cast1 = zext i7 %k_1_0_s to i14

ST_12: tmp_10_0_1_trn_cast [1/1] 0.00ns
:1  %tmp_10_0_1_trn_cast = zext i7 %k_1_0_s to i14

ST_12: p_addr5 [1/1] 1.96ns
:2  %p_addr5 = add i14 %tmp_10_0_1_trn_cast, %phi_mul

ST_12: tmp_20 [1/1] 0.00ns
:3  %tmp_20 = zext i14 %p_addr5 to i64

ST_12: A_addr_1 [1/1] 0.00ns
:4  %A_addr_1 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_20

ST_12: A_load_1 [2/2] 2.71ns
:5  %A_load_1 = load i32* %A_addr_1, align 4

ST_12: p_addr6 [1/1] 3.36ns
:6  %p_addr6 = mul i14 %tmp_10_0_1_trn_cast1, 100

ST_12: p_addr11 [1/1] 3.02ns
:7  %p_addr11 = add i14 %tmp_trn_cast, %p_addr6

ST_12: tmp_21 [1/1] 0.00ns
:8  %tmp_21 = zext i14 %p_addr11 to i64

ST_12: B_addr_1 [1/1] 0.00ns
:9  %B_addr_1 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_21

ST_12: B_load_1 [2/2] 2.71ns
:10  %B_load_1 = load i32* %B_addr_1, align 4


 <State 13>: 2.71ns
ST_13: A_load_1 [1/2] 2.71ns
:5  %A_load_1 = load i32* %A_addr_1, align 4

ST_13: B_load_1 [1/2] 2.71ns
:10  %B_load_1 = load i32* %B_addr_1, align 4


 <State 14>: 6.08ns
ST_14: tmp_11_0_1 [6/6] 6.08ns
:11  %tmp_11_0_1 = mul nsw i32 %B_load_1, %A_load_1


 <State 15>: 6.08ns
ST_15: tmp_11_0_1 [5/6] 6.08ns
:11  %tmp_11_0_1 = mul nsw i32 %B_load_1, %A_load_1


 <State 16>: 6.08ns
ST_16: tmp_11_0_1 [4/6] 6.08ns
:11  %tmp_11_0_1 = mul nsw i32 %B_load_1, %A_load_1


 <State 17>: 6.08ns
ST_17: tmp_11_0_1 [3/6] 6.08ns
:11  %tmp_11_0_1 = mul nsw i32 %B_load_1, %A_load_1


 <State 18>: 6.08ns
ST_18: tmp_11_0_1 [2/6] 6.08ns
:11  %tmp_11_0_1 = mul nsw i32 %B_load_1, %A_load_1

ST_18: C_load_1 [2/2] 2.71ns
:13  %C_load_1 = load i64* %C_addr, align 8


 <State 19>: 6.08ns
ST_19: tmp_11_0_1 [1/6] 6.08ns
:11  %tmp_11_0_1 = mul nsw i32 %B_load_1, %A_load_1

ST_19: C_load_1 [1/2] 2.71ns
:13  %C_load_1 = load i64* %C_addr, align 8


 <State 20>: 6.11ns
ST_20: tmp_12_0_1 [1/1] 0.00ns
:12  %tmp_12_0_1 = sext i32 %tmp_11_0_1 to i64

ST_20: tmp_13_0_1 [1/1] 3.40ns
:14  %tmp_13_0_1 = add nsw i64 %C_load_1, %tmp_12_0_1

ST_20: stg_583 [1/1] 2.71ns
:15  store i64 %tmp_13_0_1, i64* %C_addr, align 8

ST_20: stg_584 [1/1] 0.00ns
:16  br label %._crit_edge.0.1

ST_20: k_1_0_1 [1/1] 1.72ns
._crit_edge.0.1:0  %k_1_0_1 = add i7 %k, 2

ST_20: k_1_0_1_cast [1/1] 0.00ns
._crit_edge.0.1:1  %k_1_0_1_cast = zext i7 %k_1_0_1 to i8

ST_20: tmp_7_0_2 [1/1] 2.00ns
._crit_edge.0.1:2  %tmp_7_0_2 = icmp ult i8 %k_1_0_1_cast, %mB_read

ST_20: stg_588 [1/1] 0.00ns
._crit_edge.0.1:3  br i1 %tmp_7_0_2, label %8, label %._crit_edge.0.2


 <State 21>: 9.09ns
ST_21: tmp_10_0_2_trn_cast1 [1/1] 0.00ns
:0  %tmp_10_0_2_trn_cast1 = zext i7 %k_1_0_1 to i14

ST_21: tmp_10_0_2_trn_cast [1/1] 0.00ns
:1  %tmp_10_0_2_trn_cast = zext i7 %k_1_0_1 to i14

ST_21: p_addr12 [1/1] 1.96ns
:2  %p_addr12 = add i14 %tmp_10_0_2_trn_cast, %phi_mul

ST_21: tmp_22 [1/1] 0.00ns
:3  %tmp_22 = zext i14 %p_addr12 to i64

ST_21: A_addr_2 [1/1] 0.00ns
:4  %A_addr_2 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_22

ST_21: A_load_2 [2/2] 2.71ns
:5  %A_load_2 = load i32* %A_addr_2, align 4

ST_21: p_addr14 [1/1] 3.36ns
:6  %p_addr14 = mul i14 %tmp_10_0_2_trn_cast1, 100

ST_21: p_addr15 [1/1] 3.02ns
:7  %p_addr15 = add i14 %tmp_trn_cast, %p_addr14

ST_21: tmp_23 [1/1] 0.00ns
:8  %tmp_23 = zext i14 %p_addr15 to i64

ST_21: B_addr_2 [1/1] 0.00ns
:9  %B_addr_2 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_23

ST_21: B_load_2 [2/2] 2.71ns
:10  %B_load_2 = load i32* %B_addr_2, align 4


 <State 22>: 2.71ns
ST_22: A_load_2 [1/2] 2.71ns
:5  %A_load_2 = load i32* %A_addr_2, align 4

ST_22: B_load_2 [1/2] 2.71ns
:10  %B_load_2 = load i32* %B_addr_2, align 4


 <State 23>: 6.08ns
ST_23: tmp_11_0_2 [6/6] 6.08ns
:11  %tmp_11_0_2 = mul nsw i32 %B_load_2, %A_load_2


 <State 24>: 6.08ns
ST_24: tmp_11_0_2 [5/6] 6.08ns
:11  %tmp_11_0_2 = mul nsw i32 %B_load_2, %A_load_2


 <State 25>: 6.08ns
ST_25: tmp_11_0_2 [4/6] 6.08ns
:11  %tmp_11_0_2 = mul nsw i32 %B_load_2, %A_load_2


 <State 26>: 6.08ns
ST_26: tmp_11_0_2 [3/6] 6.08ns
:11  %tmp_11_0_2 = mul nsw i32 %B_load_2, %A_load_2


 <State 27>: 6.08ns
ST_27: tmp_11_0_2 [2/6] 6.08ns
:11  %tmp_11_0_2 = mul nsw i32 %B_load_2, %A_load_2

ST_27: C_load_2 [2/2] 2.71ns
:13  %C_load_2 = load i64* %C_addr, align 8


 <State 28>: 6.08ns
ST_28: tmp_11_0_2 [1/6] 6.08ns
:11  %tmp_11_0_2 = mul nsw i32 %B_load_2, %A_load_2

ST_28: C_load_2 [1/2] 2.71ns
:13  %C_load_2 = load i64* %C_addr, align 8


 <State 29>: 6.11ns
ST_29: tmp_12_0_2 [1/1] 0.00ns
:12  %tmp_12_0_2 = sext i32 %tmp_11_0_2 to i64

ST_29: tmp_13_0_2 [1/1] 3.40ns
:14  %tmp_13_0_2 = add nsw i64 %C_load_2, %tmp_12_0_2

ST_29: stg_612 [1/1] 2.71ns
:15  store i64 %tmp_13_0_2, i64* %C_addr, align 8

ST_29: stg_613 [1/1] 0.00ns
:16  br label %._crit_edge.0.2

ST_29: k_1_0_2 [1/1] 1.72ns
._crit_edge.0.2:0  %k_1_0_2 = add i7 %k, 3

ST_29: k_1_0_2_cast [1/1] 0.00ns
._crit_edge.0.2:1  %k_1_0_2_cast = zext i7 %k_1_0_2 to i8

ST_29: tmp_7_0_3 [1/1] 2.00ns
._crit_edge.0.2:2  %tmp_7_0_3 = icmp ult i8 %k_1_0_2_cast, %mB_read

ST_29: stg_617 [1/1] 0.00ns
._crit_edge.0.2:3  br i1 %tmp_7_0_3, label %9, label %._crit_edge.0.3


 <State 30>: 9.09ns
ST_30: tmp_10_0_3_trn_cast1 [1/1] 0.00ns
:0  %tmp_10_0_3_trn_cast1 = zext i7 %k_1_0_2 to i14

ST_30: tmp_10_0_3_trn_cast [1/1] 0.00ns
:1  %tmp_10_0_3_trn_cast = zext i7 %k_1_0_2 to i14

ST_30: p_addr23 [1/1] 1.96ns
:2  %p_addr23 = add i14 %tmp_10_0_3_trn_cast, %phi_mul

ST_30: tmp_24 [1/1] 0.00ns
:3  %tmp_24 = zext i14 %p_addr23 to i64

ST_30: A_addr_4 [1/1] 0.00ns
:4  %A_addr_4 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_24

ST_30: A_load_4 [2/2] 2.71ns
:5  %A_load_4 = load i32* %A_addr_4, align 4

ST_30: p_addr24 [1/1] 3.36ns
:6  %p_addr24 = mul i14 %tmp_10_0_3_trn_cast1, 100

ST_30: p_addr26 [1/1] 3.02ns
:7  %p_addr26 = add i14 %tmp_trn_cast, %p_addr24

ST_30: tmp_25 [1/1] 0.00ns
:8  %tmp_25 = zext i14 %p_addr26 to i64

ST_30: B_addr_4 [1/1] 0.00ns
:9  %B_addr_4 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_25

ST_30: B_load_4 [2/2] 2.71ns
:10  %B_load_4 = load i32* %B_addr_4, align 4


 <State 31>: 2.71ns
ST_31: A_load_4 [1/2] 2.71ns
:5  %A_load_4 = load i32* %A_addr_4, align 4

ST_31: B_load_4 [1/2] 2.71ns
:10  %B_load_4 = load i32* %B_addr_4, align 4


 <State 32>: 6.08ns
ST_32: tmp_11_0_3 [6/6] 6.08ns
:11  %tmp_11_0_3 = mul nsw i32 %B_load_4, %A_load_4


 <State 33>: 6.08ns
ST_33: tmp_11_0_3 [5/6] 6.08ns
:11  %tmp_11_0_3 = mul nsw i32 %B_load_4, %A_load_4


 <State 34>: 6.08ns
ST_34: tmp_11_0_3 [4/6] 6.08ns
:11  %tmp_11_0_3 = mul nsw i32 %B_load_4, %A_load_4


 <State 35>: 6.08ns
ST_35: tmp_11_0_3 [3/6] 6.08ns
:11  %tmp_11_0_3 = mul nsw i32 %B_load_4, %A_load_4


 <State 36>: 6.08ns
ST_36: tmp_11_0_3 [2/6] 6.08ns
:11  %tmp_11_0_3 = mul nsw i32 %B_load_4, %A_load_4

ST_36: C_load_4 [2/2] 2.71ns
:13  %C_load_4 = load i64* %C_addr, align 8


 <State 37>: 6.08ns
ST_37: tmp_11_0_3 [1/6] 6.08ns
:11  %tmp_11_0_3 = mul nsw i32 %B_load_4, %A_load_4

ST_37: C_load_4 [1/2] 2.71ns
:13  %C_load_4 = load i64* %C_addr, align 8


 <State 38>: 6.11ns
ST_38: tmp_12_0_3 [1/1] 0.00ns
:12  %tmp_12_0_3 = sext i32 %tmp_11_0_3 to i64

ST_38: tmp_13_0_3 [1/1] 3.40ns
:14  %tmp_13_0_3 = add nsw i64 %C_load_4, %tmp_12_0_3

ST_38: stg_641 [1/1] 2.71ns
:15  store i64 %tmp_13_0_3, i64* %C_addr, align 8

ST_38: stg_642 [1/1] 0.00ns
:16  br label %._crit_edge.0.3

ST_38: k_1_0_3 [1/1] 1.72ns
._crit_edge.0.3:0  %k_1_0_3 = add i7 %k, 4

ST_38: k_1_0_3_cast [1/1] 0.00ns
._crit_edge.0.3:1  %k_1_0_3_cast = zext i7 %k_1_0_3 to i8

ST_38: tmp_7_0_4 [1/1] 2.00ns
._crit_edge.0.3:2  %tmp_7_0_4 = icmp ult i8 %k_1_0_3_cast, %mB_read

ST_38: stg_646 [1/1] 0.00ns
._crit_edge.0.3:3  br i1 %tmp_7_0_4, label %10, label %._crit_edge.0.4


 <State 39>: 9.09ns
ST_39: tmp_10_0_4_trn_cast1 [1/1] 0.00ns
:0  %tmp_10_0_4_trn_cast1 = zext i7 %k_1_0_3 to i14

ST_39: tmp_10_0_4_trn_cast [1/1] 0.00ns
:1  %tmp_10_0_4_trn_cast = zext i7 %k_1_0_3 to i14

ST_39: p_addr32 [1/1] 1.96ns
:2  %p_addr32 = add i14 %tmp_10_0_4_trn_cast, %phi_mul

ST_39: tmp_28 [1/1] 0.00ns
:3  %tmp_28 = zext i14 %p_addr32 to i64

ST_39: A_addr_6 [1/1] 0.00ns
:4  %A_addr_6 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_28

ST_39: A_load_6 [2/2] 2.71ns
:5  %A_load_6 = load i32* %A_addr_6, align 4

ST_39: p_addr33 [1/1] 3.36ns
:6  %p_addr33 = mul i14 %tmp_10_0_4_trn_cast1, 100

ST_39: p_addr35 [1/1] 3.02ns
:7  %p_addr35 = add i14 %tmp_trn_cast, %p_addr33

ST_39: tmp_29 [1/1] 0.00ns
:8  %tmp_29 = zext i14 %p_addr35 to i64

ST_39: B_addr_6 [1/1] 0.00ns
:9  %B_addr_6 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_29

ST_39: B_load_6 [2/2] 2.71ns
:10  %B_load_6 = load i32* %B_addr_6, align 4


 <State 40>: 2.71ns
ST_40: A_load_6 [1/2] 2.71ns
:5  %A_load_6 = load i32* %A_addr_6, align 4

ST_40: B_load_6 [1/2] 2.71ns
:10  %B_load_6 = load i32* %B_addr_6, align 4


 <State 41>: 6.08ns
ST_41: tmp_11_0_4 [6/6] 6.08ns
:11  %tmp_11_0_4 = mul nsw i32 %B_load_6, %A_load_6


 <State 42>: 6.08ns
ST_42: tmp_11_0_4 [5/6] 6.08ns
:11  %tmp_11_0_4 = mul nsw i32 %B_load_6, %A_load_6


 <State 43>: 6.08ns
ST_43: tmp_11_0_4 [4/6] 6.08ns
:11  %tmp_11_0_4 = mul nsw i32 %B_load_6, %A_load_6


 <State 44>: 6.08ns
ST_44: tmp_11_0_4 [3/6] 6.08ns
:11  %tmp_11_0_4 = mul nsw i32 %B_load_6, %A_load_6


 <State 45>: 6.08ns
ST_45: tmp_11_0_4 [2/6] 6.08ns
:11  %tmp_11_0_4 = mul nsw i32 %B_load_6, %A_load_6

ST_45: C_load_6 [2/2] 2.71ns
:13  %C_load_6 = load i64* %C_addr, align 8


 <State 46>: 6.08ns
ST_46: tmp_11_0_4 [1/6] 6.08ns
:11  %tmp_11_0_4 = mul nsw i32 %B_load_6, %A_load_6

ST_46: C_load_6 [1/2] 2.71ns
:13  %C_load_6 = load i64* %C_addr, align 8


 <State 47>: 6.11ns
ST_47: tmp_12_0_4 [1/1] 0.00ns
:12  %tmp_12_0_4 = sext i32 %tmp_11_0_4 to i64

ST_47: tmp_13_0_4 [1/1] 3.40ns
:14  %tmp_13_0_4 = add nsw i64 %C_load_6, %tmp_12_0_4

ST_47: stg_670 [1/1] 2.71ns
:15  store i64 %tmp_13_0_4, i64* %C_addr, align 8

ST_47: stg_671 [1/1] 0.00ns
:16  br label %._crit_edge.0.4

ST_47: k_1_0_4 [1/1] 1.72ns
._crit_edge.0.4:0  %k_1_0_4 = add i7 %k, 5

ST_47: k_1_0_4_cast [1/1] 0.00ns
._crit_edge.0.4:1  %k_1_0_4_cast = zext i7 %k_1_0_4 to i8

ST_47: tmp_7_0_5 [1/1] 2.00ns
._crit_edge.0.4:2  %tmp_7_0_5 = icmp ult i8 %k_1_0_4_cast, %mB_read

ST_47: stg_675 [1/1] 0.00ns
._crit_edge.0.4:3  br i1 %tmp_7_0_5, label %11, label %._crit_edge.0.5


 <State 48>: 9.09ns
ST_48: tmp_10_0_5_trn_cast1 [1/1] 0.00ns
:0  %tmp_10_0_5_trn_cast1 = zext i7 %k_1_0_4 to i14

ST_48: tmp_10_0_5_trn_cast [1/1] 0.00ns
:1  %tmp_10_0_5_trn_cast = zext i7 %k_1_0_4 to i14

ST_48: p_addr41 [1/1] 1.96ns
:2  %p_addr41 = add i14 %tmp_10_0_5_trn_cast, %phi_mul

ST_48: tmp_33 [1/1] 0.00ns
:3  %tmp_33 = zext i14 %p_addr41 to i64

ST_48: A_addr_8 [1/1] 0.00ns
:4  %A_addr_8 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_33

ST_48: A_load_8 [2/2] 2.71ns
:5  %A_load_8 = load i32* %A_addr_8, align 4

ST_48: p_addr42 [1/1] 3.36ns
:6  %p_addr42 = mul i14 %tmp_10_0_5_trn_cast1, 100

ST_48: p_addr44 [1/1] 3.02ns
:7  %p_addr44 = add i14 %tmp_trn_cast, %p_addr42

ST_48: tmp_34 [1/1] 0.00ns
:8  %tmp_34 = zext i14 %p_addr44 to i64

ST_48: B_addr_8 [1/1] 0.00ns
:9  %B_addr_8 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_34

ST_48: B_load_8 [2/2] 2.71ns
:10  %B_load_8 = load i32* %B_addr_8, align 4


 <State 49>: 2.71ns
ST_49: A_load_8 [1/2] 2.71ns
:5  %A_load_8 = load i32* %A_addr_8, align 4

ST_49: B_load_8 [1/2] 2.71ns
:10  %B_load_8 = load i32* %B_addr_8, align 4


 <State 50>: 6.08ns
ST_50: tmp_11_0_5 [6/6] 6.08ns
:11  %tmp_11_0_5 = mul nsw i32 %B_load_8, %A_load_8


 <State 51>: 6.08ns
ST_51: tmp_11_0_5 [5/6] 6.08ns
:11  %tmp_11_0_5 = mul nsw i32 %B_load_8, %A_load_8


 <State 52>: 6.08ns
ST_52: tmp_11_0_5 [4/6] 6.08ns
:11  %tmp_11_0_5 = mul nsw i32 %B_load_8, %A_load_8


 <State 53>: 6.08ns
ST_53: tmp_11_0_5 [3/6] 6.08ns
:11  %tmp_11_0_5 = mul nsw i32 %B_load_8, %A_load_8


 <State 54>: 6.08ns
ST_54: tmp_11_0_5 [2/6] 6.08ns
:11  %tmp_11_0_5 = mul nsw i32 %B_load_8, %A_load_8

ST_54: C_load_8 [2/2] 2.71ns
:13  %C_load_8 = load i64* %C_addr, align 8


 <State 55>: 6.08ns
ST_55: tmp_11_0_5 [1/6] 6.08ns
:11  %tmp_11_0_5 = mul nsw i32 %B_load_8, %A_load_8

ST_55: C_load_8 [1/2] 2.71ns
:13  %C_load_8 = load i64* %C_addr, align 8


 <State 56>: 6.11ns
ST_56: tmp_12_0_5 [1/1] 0.00ns
:12  %tmp_12_0_5 = sext i32 %tmp_11_0_5 to i64

ST_56: tmp_13_0_5 [1/1] 3.40ns
:14  %tmp_13_0_5 = add nsw i64 %C_load_8, %tmp_12_0_5

ST_56: stg_699 [1/1] 2.71ns
:15  store i64 %tmp_13_0_5, i64* %C_addr, align 8

ST_56: stg_700 [1/1] 0.00ns
:16  br label %._crit_edge.0.5

ST_56: k_1_0_5 [1/1] 1.72ns
._crit_edge.0.5:0  %k_1_0_5 = add i7 %k, 6

ST_56: k_1_0_5_cast [1/1] 0.00ns
._crit_edge.0.5:1  %k_1_0_5_cast = zext i7 %k_1_0_5 to i8

ST_56: tmp_7_0_6 [1/1] 2.00ns
._crit_edge.0.5:2  %tmp_7_0_6 = icmp ult i8 %k_1_0_5_cast, %mB_read

ST_56: stg_704 [1/1] 0.00ns
._crit_edge.0.5:3  br i1 %tmp_7_0_6, label %12, label %._crit_edge.0.6


 <State 57>: 9.09ns
ST_57: tmp_10_0_6_trn_cast1 [1/1] 0.00ns
:0  %tmp_10_0_6_trn_cast1 = zext i7 %k_1_0_5 to i14

ST_57: tmp_10_0_6_trn_cast [1/1] 0.00ns
:1  %tmp_10_0_6_trn_cast = zext i7 %k_1_0_5 to i14

ST_57: p_addr53 [1/1] 1.96ns
:2  %p_addr53 = add i14 %tmp_10_0_6_trn_cast, %phi_mul

ST_57: tmp_37 [1/1] 0.00ns
:3  %tmp_37 = zext i14 %p_addr53 to i64

ST_57: A_addr_11 [1/1] 0.00ns
:4  %A_addr_11 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_37

ST_57: A_load_11 [2/2] 2.71ns
:5  %A_load_11 = load i32* %A_addr_11, align 4

ST_57: p_addr54 [1/1] 3.36ns
:6  %p_addr54 = mul i14 %tmp_10_0_6_trn_cast1, 100

ST_57: p_addr56 [1/1] 3.02ns
:7  %p_addr56 = add i14 %tmp_trn_cast, %p_addr54

ST_57: tmp_38 [1/1] 0.00ns
:8  %tmp_38 = zext i14 %p_addr56 to i64

ST_57: B_addr_11 [1/1] 0.00ns
:9  %B_addr_11 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_38

ST_57: B_load_11 [2/2] 2.71ns
:10  %B_load_11 = load i32* %B_addr_11, align 4


 <State 58>: 2.71ns
ST_58: A_load_11 [1/2] 2.71ns
:5  %A_load_11 = load i32* %A_addr_11, align 4

ST_58: B_load_11 [1/2] 2.71ns
:10  %B_load_11 = load i32* %B_addr_11, align 4


 <State 59>: 6.08ns
ST_59: tmp_11_0_6 [6/6] 6.08ns
:11  %tmp_11_0_6 = mul nsw i32 %B_load_11, %A_load_11


 <State 60>: 6.08ns
ST_60: tmp_11_0_6 [5/6] 6.08ns
:11  %tmp_11_0_6 = mul nsw i32 %B_load_11, %A_load_11


 <State 61>: 6.08ns
ST_61: tmp_11_0_6 [4/6] 6.08ns
:11  %tmp_11_0_6 = mul nsw i32 %B_load_11, %A_load_11


 <State 62>: 6.08ns
ST_62: tmp_11_0_6 [3/6] 6.08ns
:11  %tmp_11_0_6 = mul nsw i32 %B_load_11, %A_load_11


 <State 63>: 6.08ns
ST_63: tmp_11_0_6 [2/6] 6.08ns
:11  %tmp_11_0_6 = mul nsw i32 %B_load_11, %A_load_11

ST_63: C_load_11 [2/2] 2.71ns
:13  %C_load_11 = load i64* %C_addr, align 8


 <State 64>: 6.08ns
ST_64: tmp_11_0_6 [1/6] 6.08ns
:11  %tmp_11_0_6 = mul nsw i32 %B_load_11, %A_load_11

ST_64: C_load_11 [1/2] 2.71ns
:13  %C_load_11 = load i64* %C_addr, align 8


 <State 65>: 6.11ns
ST_65: tmp_12_0_6 [1/1] 0.00ns
:12  %tmp_12_0_6 = sext i32 %tmp_11_0_6 to i64

ST_65: tmp_13_0_6 [1/1] 3.40ns
:14  %tmp_13_0_6 = add nsw i64 %C_load_11, %tmp_12_0_6

ST_65: stg_728 [1/1] 2.71ns
:15  store i64 %tmp_13_0_6, i64* %C_addr, align 8

ST_65: stg_729 [1/1] 0.00ns
:16  br label %._crit_edge.0.6

ST_65: k_1_0_6 [1/1] 1.72ns
._crit_edge.0.6:0  %k_1_0_6 = add i7 %k, 7

ST_65: k_1_0_6_cast [1/1] 0.00ns
._crit_edge.0.6:1  %k_1_0_6_cast = zext i7 %k_1_0_6 to i8

ST_65: tmp_7_0_7 [1/1] 2.00ns
._crit_edge.0.6:2  %tmp_7_0_7 = icmp ult i8 %k_1_0_6_cast, %mB_read

ST_65: stg_733 [1/1] 0.00ns
._crit_edge.0.6:3  br i1 %tmp_7_0_7, label %13, label %._crit_edge.0.7


 <State 66>: 9.09ns
ST_66: tmp_10_0_7_trn_cast1 [1/1] 0.00ns
:0  %tmp_10_0_7_trn_cast1 = zext i7 %k_1_0_6 to i14

ST_66: tmp_10_0_7_trn_cast [1/1] 0.00ns
:1  %tmp_10_0_7_trn_cast = zext i7 %k_1_0_6 to i14

ST_66: p_addr62 [1/1] 1.96ns
:2  %p_addr62 = add i14 %tmp_10_0_7_trn_cast, %phi_mul

ST_66: tmp_41 [1/1] 0.00ns
:3  %tmp_41 = zext i14 %p_addr62 to i64

ST_66: A_addr_14 [1/1] 0.00ns
:4  %A_addr_14 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_41

ST_66: A_load_14 [2/2] 2.71ns
:5  %A_load_14 = load i32* %A_addr_14, align 4

ST_66: p_addr63 [1/1] 3.36ns
:6  %p_addr63 = mul i14 %tmp_10_0_7_trn_cast1, 100

ST_66: p_addr65 [1/1] 3.02ns
:7  %p_addr65 = add i14 %tmp_trn_cast, %p_addr63

ST_66: tmp_42 [1/1] 0.00ns
:8  %tmp_42 = zext i14 %p_addr65 to i64

ST_66: B_addr_14 [1/1] 0.00ns
:9  %B_addr_14 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_42

ST_66: B_load_14 [2/2] 2.71ns
:10  %B_load_14 = load i32* %B_addr_14, align 4


 <State 67>: 2.71ns
ST_67: A_load_14 [1/2] 2.71ns
:5  %A_load_14 = load i32* %A_addr_14, align 4

ST_67: B_load_14 [1/2] 2.71ns
:10  %B_load_14 = load i32* %B_addr_14, align 4


 <State 68>: 6.08ns
ST_68: tmp_11_0_7 [6/6] 6.08ns
:11  %tmp_11_0_7 = mul nsw i32 %B_load_14, %A_load_14


 <State 69>: 6.08ns
ST_69: tmp_11_0_7 [5/6] 6.08ns
:11  %tmp_11_0_7 = mul nsw i32 %B_load_14, %A_load_14


 <State 70>: 6.08ns
ST_70: tmp_11_0_7 [4/6] 6.08ns
:11  %tmp_11_0_7 = mul nsw i32 %B_load_14, %A_load_14


 <State 71>: 6.08ns
ST_71: tmp_11_0_7 [3/6] 6.08ns
:11  %tmp_11_0_7 = mul nsw i32 %B_load_14, %A_load_14


 <State 72>: 6.08ns
ST_72: tmp_11_0_7 [2/6] 6.08ns
:11  %tmp_11_0_7 = mul nsw i32 %B_load_14, %A_load_14

ST_72: C_load_14 [2/2] 2.71ns
:13  %C_load_14 = load i64* %C_addr, align 8


 <State 73>: 6.08ns
ST_73: tmp_11_0_7 [1/6] 6.08ns
:11  %tmp_11_0_7 = mul nsw i32 %B_load_14, %A_load_14

ST_73: C_load_14 [1/2] 2.71ns
:13  %C_load_14 = load i64* %C_addr, align 8


 <State 74>: 6.11ns
ST_74: tmp_12_0_7 [1/1] 0.00ns
:12  %tmp_12_0_7 = sext i32 %tmp_11_0_7 to i64

ST_74: tmp_13_0_7 [1/1] 3.40ns
:14  %tmp_13_0_7 = add nsw i64 %C_load_14, %tmp_12_0_7

ST_74: stg_757 [1/1] 2.71ns
:15  store i64 %tmp_13_0_7, i64* %C_addr, align 8

ST_74: stg_758 [1/1] 0.00ns
:16  br label %._crit_edge.0.7

ST_74: k_1_0_7 [1/1] 1.72ns
._crit_edge.0.7:0  %k_1_0_7 = add i7 %k, 8

ST_74: k_1_0_7_cast [1/1] 0.00ns
._crit_edge.0.7:1  %k_1_0_7_cast = zext i7 %k_1_0_7 to i8

ST_74: tmp_7_0_8 [1/1] 2.00ns
._crit_edge.0.7:2  %tmp_7_0_8 = icmp ult i8 %k_1_0_7_cast, %mB_read

ST_74: stg_762 [1/1] 0.00ns
._crit_edge.0.7:3  br i1 %tmp_7_0_8, label %14, label %._crit_edge.0.8


 <State 75>: 9.09ns
ST_75: tmp_10_0_8_trn_cast1 [1/1] 0.00ns
:0  %tmp_10_0_8_trn_cast1 = zext i7 %k_1_0_7 to i14

ST_75: tmp_10_0_8_trn_cast [1/1] 0.00ns
:1  %tmp_10_0_8_trn_cast = zext i7 %k_1_0_7 to i14

ST_75: p_addr75 [1/1] 1.96ns
:2  %p_addr75 = add i14 %tmp_10_0_8_trn_cast, %phi_mul

ST_75: tmp_47 [1/1] 0.00ns
:3  %tmp_47 = zext i14 %p_addr75 to i64

ST_75: A_addr_17 [1/1] 0.00ns
:4  %A_addr_17 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_47

ST_75: A_load_17 [2/2] 2.71ns
:5  %A_load_17 = load i32* %A_addr_17, align 4

ST_75: p_addr77 [1/1] 3.36ns
:6  %p_addr77 = mul i14 %tmp_10_0_8_trn_cast1, 100

ST_75: p_addr78 [1/1] 3.02ns
:7  %p_addr78 = add i14 %tmp_trn_cast, %p_addr77

ST_75: tmp_48 [1/1] 0.00ns
:8  %tmp_48 = zext i14 %p_addr78 to i64

ST_75: B_addr_17 [1/1] 0.00ns
:9  %B_addr_17 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_48

ST_75: B_load_17 [2/2] 2.71ns
:10  %B_load_17 = load i32* %B_addr_17, align 4


 <State 76>: 2.71ns
ST_76: A_load_17 [1/2] 2.71ns
:5  %A_load_17 = load i32* %A_addr_17, align 4

ST_76: B_load_17 [1/2] 2.71ns
:10  %B_load_17 = load i32* %B_addr_17, align 4


 <State 77>: 6.08ns
ST_77: tmp_11_0_8 [6/6] 6.08ns
:11  %tmp_11_0_8 = mul nsw i32 %B_load_17, %A_load_17


 <State 78>: 6.08ns
ST_78: tmp_11_0_8 [5/6] 6.08ns
:11  %tmp_11_0_8 = mul nsw i32 %B_load_17, %A_load_17


 <State 79>: 6.08ns
ST_79: tmp_11_0_8 [4/6] 6.08ns
:11  %tmp_11_0_8 = mul nsw i32 %B_load_17, %A_load_17


 <State 80>: 6.08ns
ST_80: tmp_11_0_8 [3/6] 6.08ns
:11  %tmp_11_0_8 = mul nsw i32 %B_load_17, %A_load_17


 <State 81>: 6.08ns
ST_81: tmp_11_0_8 [2/6] 6.08ns
:11  %tmp_11_0_8 = mul nsw i32 %B_load_17, %A_load_17

ST_81: C_load_17 [2/2] 2.71ns
:13  %C_load_17 = load i64* %C_addr, align 8


 <State 82>: 6.08ns
ST_82: tmp_11_0_8 [1/6] 6.08ns
:11  %tmp_11_0_8 = mul nsw i32 %B_load_17, %A_load_17

ST_82: C_load_17 [1/2] 2.71ns
:13  %C_load_17 = load i64* %C_addr, align 8


 <State 83>: 8.10ns
ST_83: tmp_12_0_8 [1/1] 0.00ns
:12  %tmp_12_0_8 = sext i32 %tmp_11_0_8 to i64

ST_83: tmp_13_0_8 [1/1] 3.40ns
:14  %tmp_13_0_8 = add nsw i64 %C_load_17, %tmp_12_0_8

ST_83: stg_786 [1/1] 2.71ns
:15  store i64 %tmp_13_0_8, i64* %C_addr, align 8

ST_83: stg_787 [1/1] 0.00ns
:16  br label %._crit_edge.0.8

ST_83: k_1_0_8 [1/1] 1.72ns
._crit_edge.0.8:0  %k_1_0_8 = add i7 %k, 9

ST_83: k_1_0_8_cast [1/1] 0.00ns
._crit_edge.0.8:1  %k_1_0_8_cast = zext i7 %k_1_0_8 to i8

ST_83: tmp_7_0_9 [1/1] 2.00ns
._crit_edge.0.8:2  %tmp_7_0_9 = icmp ult i8 %k_1_0_8_cast, %mB_read

ST_83: stg_791 [1/1] 0.00ns
._crit_edge.0.8:3  br i1 %tmp_7_0_9, label %15, label %._crit_edge.0.9

ST_83: tmp_10_0_9_trn_cast1 [1/1] 0.00ns
:0  %tmp_10_0_9_trn_cast1 = zext i7 %k_1_0_8 to i14

ST_83: tmp_10_0_9_trn_cast [1/1] 0.00ns
:1  %tmp_10_0_9_trn_cast = zext i7 %k_1_0_8 to i14

ST_83: p_addr88 [1/1] 1.96ns
:2  %p_addr88 = add i14 %tmp_10_0_9_trn_cast, %phi_mul

ST_83: p_addr89 [1/1] 3.36ns
:6  %p_addr89 = mul i14 %tmp_10_0_9_trn_cast1, 100

ST_83: p_addr90 [1/1] 3.02ns
:7  %p_addr90 = add i14 %tmp_trn_cast, %p_addr89


 <State 84>: 2.71ns
ST_84: tmp_54 [1/1] 0.00ns
:3  %tmp_54 = zext i14 %p_addr88 to i64

ST_84: A_addr_21 [1/1] 0.00ns
:4  %A_addr_21 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_54

ST_84: A_load_21 [2/2] 2.71ns
:5  %A_load_21 = load i32* %A_addr_21, align 4

ST_84: tmp_55 [1/1] 0.00ns
:8  %tmp_55 = zext i14 %p_addr90 to i64

ST_84: B_addr_21 [1/1] 0.00ns
:9  %B_addr_21 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_55

ST_84: B_load_21 [2/2] 2.71ns
:10  %B_load_21 = load i32* %B_addr_21, align 4


 <State 85>: 2.71ns
ST_85: A_load_21 [1/2] 2.71ns
:5  %A_load_21 = load i32* %A_addr_21, align 4

ST_85: B_load_21 [1/2] 2.71ns
:10  %B_load_21 = load i32* %B_addr_21, align 4


 <State 86>: 6.08ns
ST_86: tmp_11_0_9 [6/6] 6.08ns
:11  %tmp_11_0_9 = mul nsw i32 %B_load_21, %A_load_21


 <State 87>: 6.08ns
ST_87: tmp_11_0_9 [5/6] 6.08ns
:11  %tmp_11_0_9 = mul nsw i32 %B_load_21, %A_load_21


 <State 88>: 6.08ns
ST_88: tmp_11_0_9 [4/6] 6.08ns
:11  %tmp_11_0_9 = mul nsw i32 %B_load_21, %A_load_21


 <State 89>: 6.08ns
ST_89: tmp_11_0_9 [3/6] 6.08ns
:11  %tmp_11_0_9 = mul nsw i32 %B_load_21, %A_load_21


 <State 90>: 6.08ns
ST_90: tmp_11_0_9 [2/6] 6.08ns
:11  %tmp_11_0_9 = mul nsw i32 %B_load_21, %A_load_21

ST_90: C_load_21 [2/2] 2.71ns
:13  %C_load_21 = load i64* %C_addr, align 8


 <State 91>: 6.08ns
ST_91: tmp_11_0_9 [1/6] 6.08ns
:11  %tmp_11_0_9 = mul nsw i32 %B_load_21, %A_load_21

ST_91: C_load_21 [1/2] 2.71ns
:13  %C_load_21 = load i64* %C_addr, align 8


 <State 92>: 6.11ns
ST_92: tmp_12_0_9 [1/1] 0.00ns
:12  %tmp_12_0_9 = sext i32 %tmp_11_0_9 to i64

ST_92: tmp_13_0_9 [1/1] 3.40ns
:14  %tmp_13_0_9 = add nsw i64 %C_load_21, %tmp_12_0_9

ST_92: stg_815 [1/1] 2.71ns
:15  store i64 %tmp_13_0_9, i64* %C_addr, align 8

ST_92: stg_816 [1/1] 0.00ns
:16  br label %._crit_edge.0.9

ST_92: k_1_0_9 [1/1] 1.72ns
._crit_edge.0.9:0  %k_1_0_9 = add i7 %k, 10

ST_92: stg_818 [1/1] 0.00ns
._crit_edge.0.9:1  br label %4


 <State 93>: 9.09ns
ST_93: k_s [1/1] 0.00ns
:0  %k_s = phi i7 [ 0, %29 ], [ %k_1_1_9, %._crit_edge.1.9 ]

ST_93: k_cast_6 [1/1] 0.00ns
:1  %k_cast_6 = zext i7 %k_s to i8

ST_93: empty_7 [1/1] 0.00ns
:2  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

ST_93: exitcond_1 [1/1] 1.97ns
:3  %exitcond_1 = icmp eq i7 %k_s, -28

ST_93: stg_823 [1/1] 0.00ns
:4  br i1 %exitcond_1, label %.loopexit.1, label %18

ST_93: stg_824 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str3) nounwind

ST_93: tmp_7_1 [1/1] 2.00ns
:1  %tmp_7_1 = icmp ult i8 %k_cast_6, %mB_read

ST_93: stg_826 [1/1] 0.00ns
:2  br i1 %tmp_7_1, label %19, label %._crit_edge.1.0

ST_93: tmp_10_1_trn_cast1 [1/1] 0.00ns
:0  %tmp_10_1_trn_cast1 = zext i7 %k_s to i14

ST_93: tmp_10_1_trn_cast [1/1] 0.00ns
:1  %tmp_10_1_trn_cast = zext i7 %k_s to i14

ST_93: p_addr18 [1/1] 1.96ns
:2  %p_addr18 = add i14 %tmp_10_1_trn_cast, %phi_mul1

ST_93: tmp_26 [1/1] 0.00ns
:3  %tmp_26 = zext i14 %p_addr18 to i64

ST_93: A_addr_3 [1/1] 0.00ns
:4  %A_addr_3 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_26

ST_93: A_load_3 [2/2] 2.71ns
:5  %A_load_3 = load i32* %A_addr_3, align 4

ST_93: p_addr20 [1/1] 3.36ns
:6  %p_addr20 = mul i14 %tmp_10_1_trn_cast1, 100

ST_93: p_addr21 [1/1] 3.02ns
:7  %p_addr21 = add i14 %tmp_1_trn_cast, %p_addr20

ST_93: tmp_27 [1/1] 0.00ns
:8  %tmp_27 = zext i14 %p_addr21 to i64

ST_93: B_addr_3 [1/1] 0.00ns
:9  %B_addr_3 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_27

ST_93: B_load_3 [2/2] 2.71ns
:10  %B_load_3 = load i32* %B_addr_3, align 4

ST_93: empty_5 [1/1] 0.00ns
.loopexit.1:0  %empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str1, i32 %tmp_10) nounwind

ST_93: j_1_1 [1/1] 1.72ns
.loopexit.1:1  %j_1_1 = add i7 %j, 2

ST_93: j_1_1_cast [1/1] 0.00ns
.loopexit.1:2  %j_1_1_cast = zext i7 %j_1_1 to i8

ST_93: tmp_14 [1/1] 0.00ns
.loopexit.1:3  %tmp_14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str1) nounwind

ST_93: tmp_8_2 [1/1] 2.00ns
.loopexit.1:4  %tmp_8_2 = icmp ult i8 %j_1_1_cast, %nC_read

ST_93: tmp_9_2 [1/1] 1.37ns
.loopexit.1:5  %tmp_9_2 = and i1 %tmp_5, %tmp_8_2

ST_93: stg_844 [1/1] 0.00ns
.loopexit.1:6  br i1 %tmp_9_2, label %42, label %.loopexit.2

ST_93: tmp_2_trn_cast [1/1] 0.00ns
:0  %tmp_2_trn_cast = zext i7 %j_1_1 to i14

ST_93: p_addr17 [1/1] 1.96ns
:1  %p_addr17 = add i14 %tmp_2_trn_cast, %phi_mul2

ST_93: tmp_30 [1/1] 0.00ns
:2  %tmp_30 = zext i14 %p_addr17 to i64

ST_93: C_addr_2 [1/1] 0.00ns
:3  %C_addr_2 = getelementptr [10000 x i64]* %C, i64 0, i64 %tmp_30

ST_93: stg_849 [1/1] 2.71ns
:4  store i64 0, i64* %C_addr_2, align 8

ST_93: stg_850 [1/1] 1.57ns
:5  br label %30


 <State 94>: 2.71ns
ST_94: A_load_3 [1/2] 2.71ns
:5  %A_load_3 = load i32* %A_addr_3, align 4

ST_94: B_load_3 [1/2] 2.71ns
:10  %B_load_3 = load i32* %B_addr_3, align 4


 <State 95>: 6.08ns
ST_95: tmp_11_1 [6/6] 6.08ns
:11  %tmp_11_1 = mul nsw i32 %B_load_3, %A_load_3


 <State 96>: 6.08ns
ST_96: tmp_11_1 [5/6] 6.08ns
:11  %tmp_11_1 = mul nsw i32 %B_load_3, %A_load_3


 <State 97>: 6.08ns
ST_97: tmp_11_1 [4/6] 6.08ns
:11  %tmp_11_1 = mul nsw i32 %B_load_3, %A_load_3


 <State 98>: 6.08ns
ST_98: tmp_11_1 [3/6] 6.08ns
:11  %tmp_11_1 = mul nsw i32 %B_load_3, %A_load_3


 <State 99>: 6.08ns
ST_99: tmp_11_1 [2/6] 6.08ns
:11  %tmp_11_1 = mul nsw i32 %B_load_3, %A_load_3

ST_99: C_load_3 [2/2] 2.71ns
:13  %C_load_3 = load i64* %C_addr_1, align 8


 <State 100>: 6.08ns
ST_100: tmp_11_1 [1/6] 6.08ns
:11  %tmp_11_1 = mul nsw i32 %B_load_3, %A_load_3

ST_100: C_load_3 [1/2] 2.71ns
:13  %C_load_3 = load i64* %C_addr_1, align 8


 <State 101>: 9.09ns
ST_101: tmp_12_1 [1/1] 0.00ns
:12  %tmp_12_1 = sext i32 %tmp_11_1 to i64

ST_101: tmp_13_1 [1/1] 3.40ns
:14  %tmp_13_1 = add nsw i64 %C_load_3, %tmp_12_1

ST_101: stg_863 [1/1] 2.71ns
:15  store i64 %tmp_13_1, i64* %C_addr_1, align 8

ST_101: stg_864 [1/1] 0.00ns
:16  br label %._crit_edge.1.0

ST_101: k_1_1_s [1/1] 0.00ns
._crit_edge.1.0:0  %k_1_1_s = or i7 %k_s, 1

ST_101: k_1_1_cast [1/1] 0.00ns
._crit_edge.1.0:1  %k_1_1_cast = zext i7 %k_1_1_s to i8

ST_101: tmp_7_1_1 [1/1] 2.00ns
._crit_edge.1.0:2  %tmp_7_1_1 = icmp ult i8 %k_1_1_cast, %mB_read

ST_101: stg_868 [1/1] 0.00ns
._crit_edge.1.0:3  br i1 %tmp_7_1_1, label %20, label %._crit_edge.1.1

ST_101: tmp_10_1_1_trn_cast1 [1/1] 0.00ns
:0  %tmp_10_1_1_trn_cast1 = zext i7 %k_1_1_s to i14

ST_101: tmp_10_1_1_trn_cast [1/1] 0.00ns
:1  %tmp_10_1_1_trn_cast = zext i7 %k_1_1_s to i14

ST_101: p_addr27 [1/1] 1.96ns
:2  %p_addr27 = add i14 %tmp_10_1_1_trn_cast, %phi_mul1

ST_101: tmp_31 [1/1] 0.00ns
:3  %tmp_31 = zext i14 %p_addr27 to i64

ST_101: A_addr_5 [1/1] 0.00ns
:4  %A_addr_5 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_31

ST_101: A_load_5 [2/2] 2.71ns
:5  %A_load_5 = load i32* %A_addr_5, align 4

ST_101: p_addr29 [1/1] 3.36ns
:6  %p_addr29 = mul i14 %tmp_10_1_1_trn_cast1, 100

ST_101: p_addr30 [1/1] 3.02ns
:7  %p_addr30 = add i14 %tmp_1_trn_cast, %p_addr29

ST_101: tmp_32 [1/1] 0.00ns
:8  %tmp_32 = zext i14 %p_addr30 to i64

ST_101: B_addr_5 [1/1] 0.00ns
:9  %B_addr_5 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_32

ST_101: B_load_5 [2/2] 2.71ns
:10  %B_load_5 = load i32* %B_addr_5, align 4


 <State 102>: 2.71ns
ST_102: A_load_5 [1/2] 2.71ns
:5  %A_load_5 = load i32* %A_addr_5, align 4

ST_102: B_load_5 [1/2] 2.71ns
:10  %B_load_5 = load i32* %B_addr_5, align 4


 <State 103>: 6.08ns
ST_103: tmp_11_1_1 [6/6] 6.08ns
:11  %tmp_11_1_1 = mul nsw i32 %B_load_5, %A_load_5


 <State 104>: 6.08ns
ST_104: tmp_11_1_1 [5/6] 6.08ns
:11  %tmp_11_1_1 = mul nsw i32 %B_load_5, %A_load_5


 <State 105>: 6.08ns
ST_105: tmp_11_1_1 [4/6] 6.08ns
:11  %tmp_11_1_1 = mul nsw i32 %B_load_5, %A_load_5


 <State 106>: 6.08ns
ST_106: tmp_11_1_1 [3/6] 6.08ns
:11  %tmp_11_1_1 = mul nsw i32 %B_load_5, %A_load_5


 <State 107>: 6.08ns
ST_107: tmp_11_1_1 [2/6] 6.08ns
:11  %tmp_11_1_1 = mul nsw i32 %B_load_5, %A_load_5

ST_107: C_load_5 [2/2] 2.71ns
:13  %C_load_5 = load i64* %C_addr_1, align 8


 <State 108>: 6.08ns
ST_108: tmp_11_1_1 [1/6] 6.08ns
:11  %tmp_11_1_1 = mul nsw i32 %B_load_5, %A_load_5

ST_108: C_load_5 [1/2] 2.71ns
:13  %C_load_5 = load i64* %C_addr_1, align 8


 <State 109>: 6.11ns
ST_109: tmp_12_1_1 [1/1] 0.00ns
:12  %tmp_12_1_1 = sext i32 %tmp_11_1_1 to i64

ST_109: tmp_13_1_1 [1/1] 3.40ns
:14  %tmp_13_1_1 = add nsw i64 %C_load_5, %tmp_12_1_1

ST_109: stg_892 [1/1] 2.71ns
:15  store i64 %tmp_13_1_1, i64* %C_addr_1, align 8

ST_109: stg_893 [1/1] 0.00ns
:16  br label %._crit_edge.1.1

ST_109: k_1_1_1 [1/1] 1.72ns
._crit_edge.1.1:0  %k_1_1_1 = add i7 %k_s, 2

ST_109: k_1_1_1_cast [1/1] 0.00ns
._crit_edge.1.1:1  %k_1_1_1_cast = zext i7 %k_1_1_1 to i8

ST_109: tmp_7_1_2 [1/1] 2.00ns
._crit_edge.1.1:2  %tmp_7_1_2 = icmp ult i8 %k_1_1_1_cast, %mB_read

ST_109: stg_897 [1/1] 0.00ns
._crit_edge.1.1:3  br i1 %tmp_7_1_2, label %21, label %._crit_edge.1.2


 <State 110>: 9.09ns
ST_110: tmp_10_1_2_trn_cast1 [1/1] 0.00ns
:0  %tmp_10_1_2_trn_cast1 = zext i7 %k_1_1_1 to i14

ST_110: tmp_10_1_2_trn_cast [1/1] 0.00ns
:1  %tmp_10_1_2_trn_cast = zext i7 %k_1_1_1 to i14

ST_110: p_addr36 [1/1] 1.96ns
:2  %p_addr36 = add i14 %tmp_10_1_2_trn_cast, %phi_mul1

ST_110: tmp_35 [1/1] 0.00ns
:3  %tmp_35 = zext i14 %p_addr36 to i64

ST_110: A_addr_7 [1/1] 0.00ns
:4  %A_addr_7 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_35

ST_110: A_load_7 [2/2] 2.71ns
:5  %A_load_7 = load i32* %A_addr_7, align 4

ST_110: p_addr38 [1/1] 3.36ns
:6  %p_addr38 = mul i14 %tmp_10_1_2_trn_cast1, 100

ST_110: p_addr39 [1/1] 3.02ns
:7  %p_addr39 = add i14 %tmp_1_trn_cast, %p_addr38

ST_110: tmp_36 [1/1] 0.00ns
:8  %tmp_36 = zext i14 %p_addr39 to i64

ST_110: B_addr_7 [1/1] 0.00ns
:9  %B_addr_7 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_36

ST_110: B_load_7 [2/2] 2.71ns
:10  %B_load_7 = load i32* %B_addr_7, align 4


 <State 111>: 2.71ns
ST_111: A_load_7 [1/2] 2.71ns
:5  %A_load_7 = load i32* %A_addr_7, align 4

ST_111: B_load_7 [1/2] 2.71ns
:10  %B_load_7 = load i32* %B_addr_7, align 4


 <State 112>: 6.08ns
ST_112: tmp_11_1_2 [6/6] 6.08ns
:11  %tmp_11_1_2 = mul nsw i32 %B_load_7, %A_load_7


 <State 113>: 6.08ns
ST_113: tmp_11_1_2 [5/6] 6.08ns
:11  %tmp_11_1_2 = mul nsw i32 %B_load_7, %A_load_7


 <State 114>: 6.08ns
ST_114: tmp_11_1_2 [4/6] 6.08ns
:11  %tmp_11_1_2 = mul nsw i32 %B_load_7, %A_load_7


 <State 115>: 6.08ns
ST_115: tmp_11_1_2 [3/6] 6.08ns
:11  %tmp_11_1_2 = mul nsw i32 %B_load_7, %A_load_7


 <State 116>: 6.08ns
ST_116: tmp_11_1_2 [2/6] 6.08ns
:11  %tmp_11_1_2 = mul nsw i32 %B_load_7, %A_load_7

ST_116: C_load_7 [2/2] 2.71ns
:13  %C_load_7 = load i64* %C_addr_1, align 8


 <State 117>: 6.08ns
ST_117: tmp_11_1_2 [1/6] 6.08ns
:11  %tmp_11_1_2 = mul nsw i32 %B_load_7, %A_load_7

ST_117: C_load_7 [1/2] 2.71ns
:13  %C_load_7 = load i64* %C_addr_1, align 8


 <State 118>: 6.11ns
ST_118: tmp_12_1_2 [1/1] 0.00ns
:12  %tmp_12_1_2 = sext i32 %tmp_11_1_2 to i64

ST_118: tmp_13_1_2 [1/1] 3.40ns
:14  %tmp_13_1_2 = add nsw i64 %C_load_7, %tmp_12_1_2

ST_118: stg_921 [1/1] 2.71ns
:15  store i64 %tmp_13_1_2, i64* %C_addr_1, align 8

ST_118: stg_922 [1/1] 0.00ns
:16  br label %._crit_edge.1.2

ST_118: k_1_1_2 [1/1] 1.72ns
._crit_edge.1.2:0  %k_1_1_2 = add i7 %k_s, 3

ST_118: k_1_1_2_cast [1/1] 0.00ns
._crit_edge.1.2:1  %k_1_1_2_cast = zext i7 %k_1_1_2 to i8

ST_118: tmp_7_1_3 [1/1] 2.00ns
._crit_edge.1.2:2  %tmp_7_1_3 = icmp ult i8 %k_1_1_2_cast, %mB_read

ST_118: stg_926 [1/1] 0.00ns
._crit_edge.1.2:3  br i1 %tmp_7_1_3, label %22, label %._crit_edge.1.3


 <State 119>: 9.09ns
ST_119: tmp_10_1_3_trn_cast1 [1/1] 0.00ns
:0  %tmp_10_1_3_trn_cast1 = zext i7 %k_1_1_2 to i14

ST_119: tmp_10_1_3_trn_cast [1/1] 0.00ns
:1  %tmp_10_1_3_trn_cast = zext i7 %k_1_1_2 to i14

ST_119: p_addr51 [1/1] 1.96ns
:2  %p_addr51 = add i14 %tmp_10_1_3_trn_cast, %phi_mul1

ST_119: tmp_39 [1/1] 0.00ns
:3  %tmp_39 = zext i14 %p_addr51 to i64

ST_119: A_addr_10 [1/1] 0.00ns
:4  %A_addr_10 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_39

ST_119: A_load_10 [2/2] 2.71ns
:5  %A_load_10 = load i32* %A_addr_10, align 4

ST_119: p_addr57 [1/1] 3.36ns
:6  %p_addr57 = mul i14 %tmp_10_1_3_trn_cast1, 100

ST_119: p_addr59 [1/1] 3.02ns
:7  %p_addr59 = add i14 %tmp_1_trn_cast, %p_addr57

ST_119: tmp_40 [1/1] 0.00ns
:8  %tmp_40 = zext i14 %p_addr59 to i64

ST_119: B_addr_10 [1/1] 0.00ns
:9  %B_addr_10 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_40

ST_119: B_load_10 [2/2] 2.71ns
:10  %B_load_10 = load i32* %B_addr_10, align 4


 <State 120>: 2.71ns
ST_120: A_load_10 [1/2] 2.71ns
:5  %A_load_10 = load i32* %A_addr_10, align 4

ST_120: B_load_10 [1/2] 2.71ns
:10  %B_load_10 = load i32* %B_addr_10, align 4


 <State 121>: 6.08ns
ST_121: tmp_11_1_3 [6/6] 6.08ns
:11  %tmp_11_1_3 = mul nsw i32 %B_load_10, %A_load_10


 <State 122>: 6.08ns
ST_122: tmp_11_1_3 [5/6] 6.08ns
:11  %tmp_11_1_3 = mul nsw i32 %B_load_10, %A_load_10


 <State 123>: 6.08ns
ST_123: tmp_11_1_3 [4/6] 6.08ns
:11  %tmp_11_1_3 = mul nsw i32 %B_load_10, %A_load_10


 <State 124>: 6.08ns
ST_124: tmp_11_1_3 [3/6] 6.08ns
:11  %tmp_11_1_3 = mul nsw i32 %B_load_10, %A_load_10


 <State 125>: 6.08ns
ST_125: tmp_11_1_3 [2/6] 6.08ns
:11  %tmp_11_1_3 = mul nsw i32 %B_load_10, %A_load_10

ST_125: C_load_10 [2/2] 2.71ns
:13  %C_load_10 = load i64* %C_addr_1, align 8


 <State 126>: 6.08ns
ST_126: tmp_11_1_3 [1/6] 6.08ns
:11  %tmp_11_1_3 = mul nsw i32 %B_load_10, %A_load_10

ST_126: C_load_10 [1/2] 2.71ns
:13  %C_load_10 = load i64* %C_addr_1, align 8


 <State 127>: 6.11ns
ST_127: tmp_12_1_3 [1/1] 0.00ns
:12  %tmp_12_1_3 = sext i32 %tmp_11_1_3 to i64

ST_127: tmp_13_1_3 [1/1] 3.40ns
:14  %tmp_13_1_3 = add nsw i64 %C_load_10, %tmp_12_1_3

ST_127: stg_950 [1/1] 2.71ns
:15  store i64 %tmp_13_1_3, i64* %C_addr_1, align 8

ST_127: stg_951 [1/1] 0.00ns
:16  br label %._crit_edge.1.3

ST_127: k_1_1_3 [1/1] 1.72ns
._crit_edge.1.3:0  %k_1_1_3 = add i7 %k_s, 4

ST_127: k_1_1_3_cast [1/1] 0.00ns
._crit_edge.1.3:1  %k_1_1_3_cast = zext i7 %k_1_1_3 to i8

ST_127: tmp_7_1_4 [1/1] 2.00ns
._crit_edge.1.3:2  %tmp_7_1_4 = icmp ult i8 %k_1_1_3_cast, %mB_read

ST_127: stg_955 [1/1] 0.00ns
._crit_edge.1.3:3  br i1 %tmp_7_1_4, label %23, label %._crit_edge.1.4


 <State 128>: 9.09ns
ST_128: tmp_10_1_4_trn_cast1 [1/1] 0.00ns
:0  %tmp_10_1_4_trn_cast1 = zext i7 %k_1_1_3 to i14

ST_128: tmp_10_1_4_trn_cast [1/1] 0.00ns
:1  %tmp_10_1_4_trn_cast = zext i7 %k_1_1_3 to i14

ST_128: p_addr69 [1/1] 1.96ns
:2  %p_addr69 = add i14 %tmp_10_1_4_trn_cast, %phi_mul1

ST_128: tmp_45 [1/1] 0.00ns
:3  %tmp_45 = zext i14 %p_addr69 to i64

ST_128: A_addr_13 [1/1] 0.00ns
:4  %A_addr_13 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_45

ST_128: A_load_13 [2/2] 2.71ns
:5  %A_load_13 = load i32* %A_addr_13, align 4

ST_128: p_addr71 [1/1] 3.36ns
:6  %p_addr71 = mul i14 %tmp_10_1_4_trn_cast1, 100

ST_128: p_addr72 [1/1] 3.02ns
:7  %p_addr72 = add i14 %tmp_1_trn_cast, %p_addr71

ST_128: tmp_46 [1/1] 0.00ns
:8  %tmp_46 = zext i14 %p_addr72 to i64

ST_128: B_addr_13 [1/1] 0.00ns
:9  %B_addr_13 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_46

ST_128: B_load_13 [2/2] 2.71ns
:10  %B_load_13 = load i32* %B_addr_13, align 4


 <State 129>: 2.71ns
ST_129: A_load_13 [1/2] 2.71ns
:5  %A_load_13 = load i32* %A_addr_13, align 4

ST_129: B_load_13 [1/2] 2.71ns
:10  %B_load_13 = load i32* %B_addr_13, align 4


 <State 130>: 6.08ns
ST_130: tmp_11_1_4 [6/6] 6.08ns
:11  %tmp_11_1_4 = mul nsw i32 %B_load_13, %A_load_13


 <State 131>: 6.08ns
ST_131: tmp_11_1_4 [5/6] 6.08ns
:11  %tmp_11_1_4 = mul nsw i32 %B_load_13, %A_load_13


 <State 132>: 6.08ns
ST_132: tmp_11_1_4 [4/6] 6.08ns
:11  %tmp_11_1_4 = mul nsw i32 %B_load_13, %A_load_13


 <State 133>: 6.08ns
ST_133: tmp_11_1_4 [3/6] 6.08ns
:11  %tmp_11_1_4 = mul nsw i32 %B_load_13, %A_load_13


 <State 134>: 6.08ns
ST_134: tmp_11_1_4 [2/6] 6.08ns
:11  %tmp_11_1_4 = mul nsw i32 %B_load_13, %A_load_13

ST_134: C_load_13 [2/2] 2.71ns
:13  %C_load_13 = load i64* %C_addr_1, align 8


 <State 135>: 6.08ns
ST_135: tmp_11_1_4 [1/6] 6.08ns
:11  %tmp_11_1_4 = mul nsw i32 %B_load_13, %A_load_13

ST_135: C_load_13 [1/2] 2.71ns
:13  %C_load_13 = load i64* %C_addr_1, align 8


 <State 136>: 6.11ns
ST_136: tmp_12_1_4 [1/1] 0.00ns
:12  %tmp_12_1_4 = sext i32 %tmp_11_1_4 to i64

ST_136: tmp_13_1_4 [1/1] 3.40ns
:14  %tmp_13_1_4 = add nsw i64 %C_load_13, %tmp_12_1_4

ST_136: stg_979 [1/1] 2.71ns
:15  store i64 %tmp_13_1_4, i64* %C_addr_1, align 8

ST_136: stg_980 [1/1] 0.00ns
:16  br label %._crit_edge.1.4

ST_136: k_1_1_4 [1/1] 1.72ns
._crit_edge.1.4:0  %k_1_1_4 = add i7 %k_s, 5

ST_136: k_1_1_4_cast [1/1] 0.00ns
._crit_edge.1.4:1  %k_1_1_4_cast = zext i7 %k_1_1_4 to i8

ST_136: tmp_7_1_5 [1/1] 2.00ns
._crit_edge.1.4:2  %tmp_7_1_5 = icmp ult i8 %k_1_1_4_cast, %mB_read

ST_136: stg_984 [1/1] 0.00ns
._crit_edge.1.4:3  br i1 %tmp_7_1_5, label %24, label %._crit_edge.1.5


 <State 137>: 9.09ns
ST_137: tmp_10_1_5_trn_cast1 [1/1] 0.00ns
:0  %tmp_10_1_5_trn_cast1 = zext i7 %k_1_1_4 to i14

ST_137: tmp_10_1_5_trn_cast [1/1] 0.00ns
:1  %tmp_10_1_5_trn_cast = zext i7 %k_1_1_4 to i14

ST_137: p_addr82 [1/1] 1.96ns
:2  %p_addr82 = add i14 %tmp_10_1_5_trn_cast, %phi_mul1

ST_137: tmp_52 [1/1] 0.00ns
:3  %tmp_52 = zext i14 %p_addr82 to i64

ST_137: A_addr_16 [1/1] 0.00ns
:4  %A_addr_16 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_52

ST_137: A_load_16 [2/2] 2.71ns
:5  %A_load_16 = load i32* %A_addr_16, align 4

ST_137: p_addr83 [1/1] 3.36ns
:6  %p_addr83 = mul i14 %tmp_10_1_5_trn_cast1, 100

ST_137: p_addr84 [1/1] 3.02ns
:7  %p_addr84 = add i14 %tmp_1_trn_cast, %p_addr83

ST_137: tmp_53 [1/1] 0.00ns
:8  %tmp_53 = zext i14 %p_addr84 to i64

ST_137: B_addr_16 [1/1] 0.00ns
:9  %B_addr_16 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_53

ST_137: B_load_16 [2/2] 2.71ns
:10  %B_load_16 = load i32* %B_addr_16, align 4


 <State 138>: 2.71ns
ST_138: A_load_16 [1/2] 2.71ns
:5  %A_load_16 = load i32* %A_addr_16, align 4

ST_138: B_load_16 [1/2] 2.71ns
:10  %B_load_16 = load i32* %B_addr_16, align 4


 <State 139>: 6.08ns
ST_139: tmp_11_1_5 [6/6] 6.08ns
:11  %tmp_11_1_5 = mul nsw i32 %B_load_16, %A_load_16


 <State 140>: 6.08ns
ST_140: tmp_11_1_5 [5/6] 6.08ns
:11  %tmp_11_1_5 = mul nsw i32 %B_load_16, %A_load_16


 <State 141>: 6.08ns
ST_141: tmp_11_1_5 [4/6] 6.08ns
:11  %tmp_11_1_5 = mul nsw i32 %B_load_16, %A_load_16


 <State 142>: 6.08ns
ST_142: tmp_11_1_5 [3/6] 6.08ns
:11  %tmp_11_1_5 = mul nsw i32 %B_load_16, %A_load_16


 <State 143>: 6.08ns
ST_143: tmp_11_1_5 [2/6] 6.08ns
:11  %tmp_11_1_5 = mul nsw i32 %B_load_16, %A_load_16

ST_143: C_load_16 [2/2] 2.71ns
:13  %C_load_16 = load i64* %C_addr_1, align 8


 <State 144>: 6.08ns
ST_144: tmp_11_1_5 [1/6] 6.08ns
:11  %tmp_11_1_5 = mul nsw i32 %B_load_16, %A_load_16

ST_144: C_load_16 [1/2] 2.71ns
:13  %C_load_16 = load i64* %C_addr_1, align 8


 <State 145>: 6.11ns
ST_145: tmp_12_1_5 [1/1] 0.00ns
:12  %tmp_12_1_5 = sext i32 %tmp_11_1_5 to i64

ST_145: tmp_13_1_5 [1/1] 3.40ns
:14  %tmp_13_1_5 = add nsw i64 %C_load_16, %tmp_12_1_5

ST_145: stg_1008 [1/1] 2.71ns
:15  store i64 %tmp_13_1_5, i64* %C_addr_1, align 8

ST_145: stg_1009 [1/1] 0.00ns
:16  br label %._crit_edge.1.5

ST_145: k_1_1_5 [1/1] 1.72ns
._crit_edge.1.5:0  %k_1_1_5 = add i7 %k_s, 6

ST_145: k_1_1_5_cast [1/1] 0.00ns
._crit_edge.1.5:1  %k_1_1_5_cast = zext i7 %k_1_1_5 to i8

ST_145: tmp_7_1_6 [1/1] 2.00ns
._crit_edge.1.5:2  %tmp_7_1_6 = icmp ult i8 %k_1_1_5_cast, %mB_read

ST_145: stg_1013 [1/1] 0.00ns
._crit_edge.1.5:3  br i1 %tmp_7_1_6, label %25, label %._crit_edge.1.6


 <State 146>: 9.09ns
ST_146: tmp_10_1_6_trn_cast1 [1/1] 0.00ns
:0  %tmp_10_1_6_trn_cast1 = zext i7 %k_1_1_5 to i14

ST_146: tmp_10_1_6_trn_cast [1/1] 0.00ns
:1  %tmp_10_1_6_trn_cast = zext i7 %k_1_1_5 to i14

ST_146: p_addr95 [1/1] 1.96ns
:2  %p_addr95 = add i14 %tmp_10_1_6_trn_cast, %phi_mul1

ST_146: tmp_58 [1/1] 0.00ns
:3  %tmp_58 = zext i14 %p_addr95 to i64

ST_146: A_addr_20 [1/1] 0.00ns
:4  %A_addr_20 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_58

ST_146: A_load_20 [2/2] 2.71ns
:5  %A_load_20 = load i32* %A_addr_20, align 4

ST_146: p_addr96 [1/1] 3.36ns
:6  %p_addr96 = mul i14 %tmp_10_1_6_trn_cast1, 100

ST_146: p_addr98 [1/1] 3.02ns
:7  %p_addr98 = add i14 %tmp_1_trn_cast, %p_addr96

ST_146: tmp_59 [1/1] 0.00ns
:8  %tmp_59 = zext i14 %p_addr98 to i64

ST_146: B_addr_20 [1/1] 0.00ns
:9  %B_addr_20 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_59

ST_146: B_load_20 [2/2] 2.71ns
:10  %B_load_20 = load i32* %B_addr_20, align 4


 <State 147>: 2.71ns
ST_147: A_load_20 [1/2] 2.71ns
:5  %A_load_20 = load i32* %A_addr_20, align 4

ST_147: B_load_20 [1/2] 2.71ns
:10  %B_load_20 = load i32* %B_addr_20, align 4


 <State 148>: 6.08ns
ST_148: tmp_11_1_6 [6/6] 6.08ns
:11  %tmp_11_1_6 = mul nsw i32 %B_load_20, %A_load_20


 <State 149>: 6.08ns
ST_149: tmp_11_1_6 [5/6] 6.08ns
:11  %tmp_11_1_6 = mul nsw i32 %B_load_20, %A_load_20


 <State 150>: 6.08ns
ST_150: tmp_11_1_6 [4/6] 6.08ns
:11  %tmp_11_1_6 = mul nsw i32 %B_load_20, %A_load_20


 <State 151>: 6.08ns
ST_151: tmp_11_1_6 [3/6] 6.08ns
:11  %tmp_11_1_6 = mul nsw i32 %B_load_20, %A_load_20


 <State 152>: 6.08ns
ST_152: tmp_11_1_6 [2/6] 6.08ns
:11  %tmp_11_1_6 = mul nsw i32 %B_load_20, %A_load_20

ST_152: C_load_20 [2/2] 2.71ns
:13  %C_load_20 = load i64* %C_addr_1, align 8


 <State 153>: 6.08ns
ST_153: tmp_11_1_6 [1/6] 6.08ns
:11  %tmp_11_1_6 = mul nsw i32 %B_load_20, %A_load_20

ST_153: C_load_20 [1/2] 2.71ns
:13  %C_load_20 = load i64* %C_addr_1, align 8


 <State 154>: 6.11ns
ST_154: tmp_12_1_6 [1/1] 0.00ns
:12  %tmp_12_1_6 = sext i32 %tmp_11_1_6 to i64

ST_154: tmp_13_1_6 [1/1] 3.40ns
:14  %tmp_13_1_6 = add nsw i64 %C_load_20, %tmp_12_1_6

ST_154: stg_1037 [1/1] 2.71ns
:15  store i64 %tmp_13_1_6, i64* %C_addr_1, align 8

ST_154: stg_1038 [1/1] 0.00ns
:16  br label %._crit_edge.1.6

ST_154: k_1_1_6 [1/1] 1.72ns
._crit_edge.1.6:0  %k_1_1_6 = add i7 %k_s, 7

ST_154: k_1_1_6_cast [1/1] 0.00ns
._crit_edge.1.6:1  %k_1_1_6_cast = zext i7 %k_1_1_6 to i8

ST_154: tmp_7_1_7 [1/1] 2.00ns
._crit_edge.1.6:2  %tmp_7_1_7 = icmp ult i8 %k_1_1_6_cast, %mB_read

ST_154: stg_1042 [1/1] 0.00ns
._crit_edge.1.6:3  br i1 %tmp_7_1_7, label %26, label %._crit_edge.1.7


 <State 155>: 9.09ns
ST_155: tmp_10_1_7_trn_cast1 [1/1] 0.00ns
:0  %tmp_10_1_7_trn_cast1 = zext i7 %k_1_1_6 to i14

ST_155: tmp_10_1_7_trn_cast [1/1] 0.00ns
:1  %tmp_10_1_7_trn_cast = zext i7 %k_1_1_6 to i14

ST_155: p_addr97 [1/1] 1.96ns
:2  %p_addr97 = add i14 %tmp_10_1_7_trn_cast, %phi_mul1

ST_155: tmp_62 [1/1] 0.00ns
:3  %tmp_62 = zext i14 %p_addr97 to i64

ST_155: A_addr_24 [1/1] 0.00ns
:4  %A_addr_24 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_62

ST_155: A_load_24 [2/2] 2.71ns
:5  %A_load_24 = load i32* %A_addr_24, align 4

ST_155: p_addr101 [1/1] 3.36ns
:6  %p_addr101 = mul i14 %tmp_10_1_7_trn_cast1, 100

ST_155: p_addr102 [1/1] 3.02ns
:7  %p_addr102 = add i14 %tmp_1_trn_cast, %p_addr101

ST_155: tmp_63 [1/1] 0.00ns
:8  %tmp_63 = zext i14 %p_addr102 to i64

ST_155: B_addr_24 [1/1] 0.00ns
:9  %B_addr_24 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_63

ST_155: B_load_24 [2/2] 2.71ns
:10  %B_load_24 = load i32* %B_addr_24, align 4


 <State 156>: 2.71ns
ST_156: A_load_24 [1/2] 2.71ns
:5  %A_load_24 = load i32* %A_addr_24, align 4

ST_156: B_load_24 [1/2] 2.71ns
:10  %B_load_24 = load i32* %B_addr_24, align 4


 <State 157>: 6.08ns
ST_157: tmp_11_1_7 [6/6] 6.08ns
:11  %tmp_11_1_7 = mul nsw i32 %B_load_24, %A_load_24


 <State 158>: 6.08ns
ST_158: tmp_11_1_7 [5/6] 6.08ns
:11  %tmp_11_1_7 = mul nsw i32 %B_load_24, %A_load_24


 <State 159>: 6.08ns
ST_159: tmp_11_1_7 [4/6] 6.08ns
:11  %tmp_11_1_7 = mul nsw i32 %B_load_24, %A_load_24


 <State 160>: 6.08ns
ST_160: tmp_11_1_7 [3/6] 6.08ns
:11  %tmp_11_1_7 = mul nsw i32 %B_load_24, %A_load_24


 <State 161>: 6.08ns
ST_161: tmp_11_1_7 [2/6] 6.08ns
:11  %tmp_11_1_7 = mul nsw i32 %B_load_24, %A_load_24

ST_161: C_load_24 [2/2] 2.71ns
:13  %C_load_24 = load i64* %C_addr_1, align 8


 <State 162>: 6.08ns
ST_162: tmp_11_1_7 [1/6] 6.08ns
:11  %tmp_11_1_7 = mul nsw i32 %B_load_24, %A_load_24

ST_162: C_load_24 [1/2] 2.71ns
:13  %C_load_24 = load i64* %C_addr_1, align 8


 <State 163>: 6.11ns
ST_163: tmp_12_1_7 [1/1] 0.00ns
:12  %tmp_12_1_7 = sext i32 %tmp_11_1_7 to i64

ST_163: tmp_13_1_7 [1/1] 3.40ns
:14  %tmp_13_1_7 = add nsw i64 %C_load_24, %tmp_12_1_7

ST_163: stg_1066 [1/1] 2.71ns
:15  store i64 %tmp_13_1_7, i64* %C_addr_1, align 8

ST_163: stg_1067 [1/1] 0.00ns
:16  br label %._crit_edge.1.7

ST_163: k_1_1_7 [1/1] 1.72ns
._crit_edge.1.7:0  %k_1_1_7 = add i7 %k_s, 8

ST_163: k_1_1_7_cast [1/1] 0.00ns
._crit_edge.1.7:1  %k_1_1_7_cast = zext i7 %k_1_1_7 to i8

ST_163: tmp_7_1_8 [1/1] 2.00ns
._crit_edge.1.7:2  %tmp_7_1_8 = icmp ult i8 %k_1_1_7_cast, %mB_read

ST_163: stg_1071 [1/1] 0.00ns
._crit_edge.1.7:3  br i1 %tmp_7_1_8, label %27, label %._crit_edge.1.8


 <State 164>: 9.09ns
ST_164: tmp_10_1_8_trn_cast1 [1/1] 0.00ns
:0  %tmp_10_1_8_trn_cast1 = zext i7 %k_1_1_7 to i14

ST_164: tmp_10_1_8_trn_cast [1/1] 0.00ns
:1  %tmp_10_1_8_trn_cast = zext i7 %k_1_1_7 to i14

ST_164: p_addr94 [1/1] 1.96ns
:2  %p_addr94 = add i14 %tmp_10_1_8_trn_cast, %phi_mul1

ST_164: tmp_68 [1/1] 0.00ns
:3  %tmp_68 = zext i14 %p_addr94 to i64

ST_164: A_addr_27 [1/1] 0.00ns
:4  %A_addr_27 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_68

ST_164: A_load_27 [2/2] 2.71ns
:5  %A_load_27 = load i32* %A_addr_27, align 4

ST_164: p_addr107 [1/1] 3.36ns
:6  %p_addr107 = mul i14 %tmp_10_1_8_trn_cast1, 100

ST_164: p_addr108 [1/1] 3.02ns
:7  %p_addr108 = add i14 %tmp_1_trn_cast, %p_addr107

ST_164: tmp_69 [1/1] 0.00ns
:8  %tmp_69 = zext i14 %p_addr108 to i64

ST_164: B_addr_27 [1/1] 0.00ns
:9  %B_addr_27 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_69

ST_164: B_load_27 [2/2] 2.71ns
:10  %B_load_27 = load i32* %B_addr_27, align 4


 <State 165>: 2.71ns
ST_165: A_load_27 [1/2] 2.71ns
:5  %A_load_27 = load i32* %A_addr_27, align 4

ST_165: B_load_27 [1/2] 2.71ns
:10  %B_load_27 = load i32* %B_addr_27, align 4


 <State 166>: 6.08ns
ST_166: tmp_11_1_8 [6/6] 6.08ns
:11  %tmp_11_1_8 = mul nsw i32 %B_load_27, %A_load_27


 <State 167>: 6.08ns
ST_167: tmp_11_1_8 [5/6] 6.08ns
:11  %tmp_11_1_8 = mul nsw i32 %B_load_27, %A_load_27


 <State 168>: 6.08ns
ST_168: tmp_11_1_8 [4/6] 6.08ns
:11  %tmp_11_1_8 = mul nsw i32 %B_load_27, %A_load_27


 <State 169>: 6.08ns
ST_169: tmp_11_1_8 [3/6] 6.08ns
:11  %tmp_11_1_8 = mul nsw i32 %B_load_27, %A_load_27


 <State 170>: 6.08ns
ST_170: tmp_11_1_8 [2/6] 6.08ns
:11  %tmp_11_1_8 = mul nsw i32 %B_load_27, %A_load_27

ST_170: C_load_27 [2/2] 2.71ns
:13  %C_load_27 = load i64* %C_addr_1, align 8


 <State 171>: 6.08ns
ST_171: tmp_11_1_8 [1/6] 6.08ns
:11  %tmp_11_1_8 = mul nsw i32 %B_load_27, %A_load_27

ST_171: C_load_27 [1/2] 2.71ns
:13  %C_load_27 = load i64* %C_addr_1, align 8


 <State 172>: 8.10ns
ST_172: tmp_12_1_8 [1/1] 0.00ns
:12  %tmp_12_1_8 = sext i32 %tmp_11_1_8 to i64

ST_172: tmp_13_1_8 [1/1] 3.40ns
:14  %tmp_13_1_8 = add nsw i64 %C_load_27, %tmp_12_1_8

ST_172: stg_1095 [1/1] 2.71ns
:15  store i64 %tmp_13_1_8, i64* %C_addr_1, align 8

ST_172: stg_1096 [1/1] 0.00ns
:16  br label %._crit_edge.1.8

ST_172: k_1_1_8 [1/1] 1.72ns
._crit_edge.1.8:0  %k_1_1_8 = add i7 %k_s, 9

ST_172: k_1_1_8_cast [1/1] 0.00ns
._crit_edge.1.8:1  %k_1_1_8_cast = zext i7 %k_1_1_8 to i8

ST_172: tmp_7_1_9 [1/1] 2.00ns
._crit_edge.1.8:2  %tmp_7_1_9 = icmp ult i8 %k_1_1_8_cast, %mB_read

ST_172: stg_1100 [1/1] 0.00ns
._crit_edge.1.8:3  br i1 %tmp_7_1_9, label %28, label %._crit_edge.1.9

ST_172: tmp_10_1_9_trn_cast1 [1/1] 0.00ns
:0  %tmp_10_1_9_trn_cast1 = zext i7 %k_1_1_8 to i14

ST_172: tmp_10_1_9_trn_cast [1/1] 0.00ns
:1  %tmp_10_1_9_trn_cast = zext i7 %k_1_1_8 to i14

ST_172: p_addr91 [1/1] 1.96ns
:2  %p_addr91 = add i14 %tmp_10_1_9_trn_cast, %phi_mul1

ST_172: p_addr114 [1/1] 3.36ns
:6  %p_addr114 = mul i14 %tmp_10_1_9_trn_cast1, 100

ST_172: p_addr115 [1/1] 3.02ns
:7  %p_addr115 = add i14 %tmp_1_trn_cast, %p_addr114


 <State 173>: 2.71ns
ST_173: tmp_75 [1/1] 0.00ns
:3  %tmp_75 = zext i14 %p_addr91 to i64

ST_173: A_addr_31 [1/1] 0.00ns
:4  %A_addr_31 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_75

ST_173: A_load_31 [2/2] 2.71ns
:5  %A_load_31 = load i32* %A_addr_31, align 4

ST_173: tmp_76 [1/1] 0.00ns
:8  %tmp_76 = zext i14 %p_addr115 to i64

ST_173: B_addr_31 [1/1] 0.00ns
:9  %B_addr_31 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_76

ST_173: B_load_31 [2/2] 2.71ns
:10  %B_load_31 = load i32* %B_addr_31, align 4


 <State 174>: 2.71ns
ST_174: A_load_31 [1/2] 2.71ns
:5  %A_load_31 = load i32* %A_addr_31, align 4

ST_174: B_load_31 [1/2] 2.71ns
:10  %B_load_31 = load i32* %B_addr_31, align 4


 <State 175>: 6.08ns
ST_175: tmp_11_1_9 [6/6] 6.08ns
:11  %tmp_11_1_9 = mul nsw i32 %B_load_31, %A_load_31


 <State 176>: 6.08ns
ST_176: tmp_11_1_9 [5/6] 6.08ns
:11  %tmp_11_1_9 = mul nsw i32 %B_load_31, %A_load_31


 <State 177>: 6.08ns
ST_177: tmp_11_1_9 [4/6] 6.08ns
:11  %tmp_11_1_9 = mul nsw i32 %B_load_31, %A_load_31


 <State 178>: 6.08ns
ST_178: tmp_11_1_9 [3/6] 6.08ns
:11  %tmp_11_1_9 = mul nsw i32 %B_load_31, %A_load_31


 <State 179>: 6.08ns
ST_179: tmp_11_1_9 [2/6] 6.08ns
:11  %tmp_11_1_9 = mul nsw i32 %B_load_31, %A_load_31

ST_179: C_load_31 [2/2] 2.71ns
:13  %C_load_31 = load i64* %C_addr_1, align 8


 <State 180>: 6.08ns
ST_180: tmp_11_1_9 [1/6] 6.08ns
:11  %tmp_11_1_9 = mul nsw i32 %B_load_31, %A_load_31

ST_180: C_load_31 [1/2] 2.71ns
:13  %C_load_31 = load i64* %C_addr_1, align 8


 <State 181>: 6.11ns
ST_181: tmp_12_1_9 [1/1] 0.00ns
:12  %tmp_12_1_9 = sext i32 %tmp_11_1_9 to i64

ST_181: tmp_13_1_9 [1/1] 3.40ns
:14  %tmp_13_1_9 = add nsw i64 %C_load_31, %tmp_12_1_9

ST_181: stg_1124 [1/1] 2.71ns
:15  store i64 %tmp_13_1_9, i64* %C_addr_1, align 8

ST_181: stg_1125 [1/1] 0.00ns
:16  br label %._crit_edge.1.9

ST_181: k_1_1_9 [1/1] 1.72ns
._crit_edge.1.9:0  %k_1_1_9 = add i7 %k_s, 10

ST_181: stg_1127 [1/1] 0.00ns
._crit_edge.1.9:1  br label %17


 <State 182>: 9.09ns
ST_182: k_2 [1/1] 0.00ns
:0  %k_2 = phi i7 [ 0, %42 ], [ %k_1_2_9, %._crit_edge.2.9 ]

ST_182: k_2_cast [1/1] 0.00ns
:1  %k_2_cast = zext i7 %k_2 to i8

ST_182: empty_9 [1/1] 0.00ns
:2  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

ST_182: exitcond_2 [1/1] 1.97ns
:3  %exitcond_2 = icmp eq i7 %k_2, -28

ST_182: stg_1132 [1/1] 0.00ns
:4  br i1 %exitcond_2, label %.loopexit.2, label %31

ST_182: stg_1133 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str3) nounwind

ST_182: tmp_7_2 [1/1] 2.00ns
:1  %tmp_7_2 = icmp ult i8 %k_2_cast, %mB_read

ST_182: stg_1135 [1/1] 0.00ns
:2  br i1 %tmp_7_2, label %32, label %._crit_edge.2.0

ST_182: tmp_10_2_trn_cast1 [1/1] 0.00ns
:0  %tmp_10_2_trn_cast1 = zext i7 %k_2 to i14

ST_182: tmp_10_2_trn_cast [1/1] 0.00ns
:1  %tmp_10_2_trn_cast = zext i7 %k_2 to i14

ST_182: p_addr47 [1/1] 1.96ns
:2  %p_addr47 = add i14 %tmp_10_2_trn_cast, %phi_mul2

ST_182: tmp_43 [1/1] 0.00ns
:3  %tmp_43 = zext i14 %p_addr47 to i64

ST_182: A_addr_9 [1/1] 0.00ns
:4  %A_addr_9 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_43

ST_182: A_load_9 [2/2] 2.71ns
:5  %A_load_9 = load i32* %A_addr_9, align 4

ST_182: p_addr48 [1/1] 3.36ns
:6  %p_addr48 = mul i14 %tmp_10_2_trn_cast1, 100

ST_182: p_addr50 [1/1] 3.02ns
:7  %p_addr50 = add i14 %tmp_2_trn_cast, %p_addr48

ST_182: tmp_44 [1/1] 0.00ns
:8  %tmp_44 = zext i14 %p_addr50 to i64

ST_182: B_addr_9 [1/1] 0.00ns
:9  %B_addr_9 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_44

ST_182: B_load_9 [2/2] 2.71ns
:10  %B_load_9 = load i32* %B_addr_9, align 4

ST_182: empty_8 [1/1] 0.00ns
.loopexit.2:0  %empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str1, i32 %tmp_14) nounwind

ST_182: j_1_2 [1/1] 1.72ns
.loopexit.2:1  %j_1_2 = add i7 %j, 3

ST_182: j_1_2_cast [1/1] 0.00ns
.loopexit.2:2  %j_1_2_cast = zext i7 %j_1_2 to i8

ST_182: tmp_17 [1/1] 0.00ns
.loopexit.2:3  %tmp_17 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str1) nounwind

ST_182: tmp_8_3 [1/1] 2.00ns
.loopexit.2:4  %tmp_8_3 = icmp ult i8 %j_1_2_cast, %nC_read

ST_182: tmp_9_3 [1/1] 1.37ns
.loopexit.2:5  %tmp_9_3 = and i1 %tmp_5, %tmp_8_3

ST_182: stg_1153 [1/1] 0.00ns
.loopexit.2:6  br i1 %tmp_9_3, label %55, label %.loopexit.3

ST_182: tmp_3_trn_cast [1/1] 0.00ns
:0  %tmp_3_trn_cast = zext i7 %j_1_2 to i14

ST_182: p_addr45 [1/1] 1.96ns
:1  %p_addr45 = add i14 %tmp_3_trn_cast, %phi_mul3

ST_182: tmp_49 [1/1] 0.00ns
:2  %tmp_49 = zext i14 %p_addr45 to i64

ST_182: C_addr_3 [1/1] 0.00ns
:3  %C_addr_3 = getelementptr [10000 x i64]* %C, i64 0, i64 %tmp_49

ST_182: stg_1158 [1/1] 2.71ns
:4  store i64 0, i64* %C_addr_3, align 8

ST_182: stg_1159 [1/1] 1.57ns
:5  br label %43


 <State 183>: 2.71ns
ST_183: A_load_9 [1/2] 2.71ns
:5  %A_load_9 = load i32* %A_addr_9, align 4

ST_183: B_load_9 [1/2] 2.71ns
:10  %B_load_9 = load i32* %B_addr_9, align 4


 <State 184>: 6.08ns
ST_184: tmp_11_2 [6/6] 6.08ns
:11  %tmp_11_2 = mul nsw i32 %B_load_9, %A_load_9


 <State 185>: 6.08ns
ST_185: tmp_11_2 [5/6] 6.08ns
:11  %tmp_11_2 = mul nsw i32 %B_load_9, %A_load_9


 <State 186>: 6.08ns
ST_186: tmp_11_2 [4/6] 6.08ns
:11  %tmp_11_2 = mul nsw i32 %B_load_9, %A_load_9


 <State 187>: 6.08ns
ST_187: tmp_11_2 [3/6] 6.08ns
:11  %tmp_11_2 = mul nsw i32 %B_load_9, %A_load_9


 <State 188>: 6.08ns
ST_188: tmp_11_2 [2/6] 6.08ns
:11  %tmp_11_2 = mul nsw i32 %B_load_9, %A_load_9

ST_188: C_load_9 [2/2] 2.71ns
:13  %C_load_9 = load i64* %C_addr_2, align 8


 <State 189>: 6.08ns
ST_189: tmp_11_2 [1/6] 6.08ns
:11  %tmp_11_2 = mul nsw i32 %B_load_9, %A_load_9

ST_189: C_load_9 [1/2] 2.71ns
:13  %C_load_9 = load i64* %C_addr_2, align 8


 <State 190>: 9.09ns
ST_190: tmp_12_2 [1/1] 0.00ns
:12  %tmp_12_2 = sext i32 %tmp_11_2 to i64

ST_190: tmp_13_2 [1/1] 3.40ns
:14  %tmp_13_2 = add nsw i64 %C_load_9, %tmp_12_2

ST_190: stg_1172 [1/1] 2.71ns
:15  store i64 %tmp_13_2, i64* %C_addr_2, align 8

ST_190: stg_1173 [1/1] 0.00ns
:16  br label %._crit_edge.2.0

ST_190: k_1_2_s [1/1] 0.00ns
._crit_edge.2.0:0  %k_1_2_s = or i7 %k_2, 1

ST_190: k_1_2_cast [1/1] 0.00ns
._crit_edge.2.0:1  %k_1_2_cast = zext i7 %k_1_2_s to i8

ST_190: tmp_7_2_1 [1/1] 2.00ns
._crit_edge.2.0:2  %tmp_7_2_1 = icmp ult i8 %k_1_2_cast, %mB_read

ST_190: stg_1177 [1/1] 0.00ns
._crit_edge.2.0:3  br i1 %tmp_7_2_1, label %33, label %._crit_edge.2.1

ST_190: tmp_10_2_1_trn_cast1 [1/1] 0.00ns
:0  %tmp_10_2_1_trn_cast1 = zext i7 %k_1_2_s to i14

ST_190: tmp_10_2_1_trn_cast [1/1] 0.00ns
:1  %tmp_10_2_1_trn_cast = zext i7 %k_1_2_s to i14

ST_190: p_addr60 [1/1] 1.96ns
:2  %p_addr60 = add i14 %tmp_10_2_1_trn_cast, %phi_mul2

ST_190: tmp_50 [1/1] 0.00ns
:3  %tmp_50 = zext i14 %p_addr60 to i64

ST_190: A_addr_12 [1/1] 0.00ns
:4  %A_addr_12 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_50

ST_190: A_load_12 [2/2] 2.71ns
:5  %A_load_12 = load i32* %A_addr_12, align 4

ST_190: p_addr66 [1/1] 3.36ns
:6  %p_addr66 = mul i14 %tmp_10_2_1_trn_cast1, 100

ST_190: p_addr68 [1/1] 3.02ns
:7  %p_addr68 = add i14 %tmp_2_trn_cast, %p_addr66

ST_190: tmp_51 [1/1] 0.00ns
:8  %tmp_51 = zext i14 %p_addr68 to i64

ST_190: B_addr_12 [1/1] 0.00ns
:9  %B_addr_12 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_51

ST_190: B_load_12 [2/2] 2.71ns
:10  %B_load_12 = load i32* %B_addr_12, align 4


 <State 191>: 2.71ns
ST_191: A_load_12 [1/2] 2.71ns
:5  %A_load_12 = load i32* %A_addr_12, align 4

ST_191: B_load_12 [1/2] 2.71ns
:10  %B_load_12 = load i32* %B_addr_12, align 4


 <State 192>: 6.08ns
ST_192: tmp_11_2_1 [6/6] 6.08ns
:11  %tmp_11_2_1 = mul nsw i32 %B_load_12, %A_load_12


 <State 193>: 6.08ns
ST_193: tmp_11_2_1 [5/6] 6.08ns
:11  %tmp_11_2_1 = mul nsw i32 %B_load_12, %A_load_12


 <State 194>: 6.08ns
ST_194: tmp_11_2_1 [4/6] 6.08ns
:11  %tmp_11_2_1 = mul nsw i32 %B_load_12, %A_load_12


 <State 195>: 6.08ns
ST_195: tmp_11_2_1 [3/6] 6.08ns
:11  %tmp_11_2_1 = mul nsw i32 %B_load_12, %A_load_12


 <State 196>: 6.08ns
ST_196: tmp_11_2_1 [2/6] 6.08ns
:11  %tmp_11_2_1 = mul nsw i32 %B_load_12, %A_load_12

ST_196: C_load_12 [2/2] 2.71ns
:13  %C_load_12 = load i64* %C_addr_2, align 8


 <State 197>: 6.08ns
ST_197: tmp_11_2_1 [1/6] 6.08ns
:11  %tmp_11_2_1 = mul nsw i32 %B_load_12, %A_load_12

ST_197: C_load_12 [1/2] 2.71ns
:13  %C_load_12 = load i64* %C_addr_2, align 8


 <State 198>: 6.11ns
ST_198: tmp_12_2_1 [1/1] 0.00ns
:12  %tmp_12_2_1 = sext i32 %tmp_11_2_1 to i64

ST_198: tmp_13_2_1 [1/1] 3.40ns
:14  %tmp_13_2_1 = add nsw i64 %C_load_12, %tmp_12_2_1

ST_198: stg_1201 [1/1] 2.71ns
:15  store i64 %tmp_13_2_1, i64* %C_addr_2, align 8

ST_198: stg_1202 [1/1] 0.00ns
:16  br label %._crit_edge.2.1

ST_198: k_1_2_1 [1/1] 1.72ns
._crit_edge.2.1:0  %k_1_2_1 = add i7 %k_2, 2

ST_198: k_1_2_1_cast [1/1] 0.00ns
._crit_edge.2.1:1  %k_1_2_1_cast = zext i7 %k_1_2_1 to i8

ST_198: tmp_7_2_2 [1/1] 2.00ns
._crit_edge.2.1:2  %tmp_7_2_2 = icmp ult i8 %k_1_2_1_cast, %mB_read

ST_198: stg_1206 [1/1] 0.00ns
._crit_edge.2.1:3  br i1 %tmp_7_2_2, label %34, label %._crit_edge.2.2


 <State 199>: 9.09ns
ST_199: tmp_10_2_2_trn_cast1 [1/1] 0.00ns
:0  %tmp_10_2_2_trn_cast1 = zext i7 %k_1_2_1 to i14

ST_199: tmp_10_2_2_trn_cast [1/1] 0.00ns
:1  %tmp_10_2_2_trn_cast = zext i7 %k_1_2_1 to i14

ST_199: p_addr74 [1/1] 1.96ns
:2  %p_addr74 = add i14 %tmp_10_2_2_trn_cast, %phi_mul2

ST_199: tmp_56 [1/1] 0.00ns
:3  %tmp_56 = zext i14 %p_addr74 to i64

ST_199: A_addr_15 [1/1] 0.00ns
:4  %A_addr_15 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_56

ST_199: A_load_15 [2/2] 2.71ns
:5  %A_load_15 = load i32* %A_addr_15, align 4

ST_199: p_addr80 [1/1] 3.36ns
:6  %p_addr80 = mul i14 %tmp_10_2_2_trn_cast1, 100

ST_199: p_addr81 [1/1] 3.02ns
:7  %p_addr81 = add i14 %tmp_2_trn_cast, %p_addr80

ST_199: tmp_57 [1/1] 0.00ns
:8  %tmp_57 = zext i14 %p_addr81 to i64

ST_199: B_addr_15 [1/1] 0.00ns
:9  %B_addr_15 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_57

ST_199: B_load_15 [2/2] 2.71ns
:10  %B_load_15 = load i32* %B_addr_15, align 4


 <State 200>: 2.71ns
ST_200: A_load_15 [1/2] 2.71ns
:5  %A_load_15 = load i32* %A_addr_15, align 4

ST_200: B_load_15 [1/2] 2.71ns
:10  %B_load_15 = load i32* %B_addr_15, align 4


 <State 201>: 6.08ns
ST_201: tmp_11_2_2 [6/6] 6.08ns
:11  %tmp_11_2_2 = mul nsw i32 %B_load_15, %A_load_15


 <State 202>: 6.08ns
ST_202: tmp_11_2_2 [5/6] 6.08ns
:11  %tmp_11_2_2 = mul nsw i32 %B_load_15, %A_load_15


 <State 203>: 6.08ns
ST_203: tmp_11_2_2 [4/6] 6.08ns
:11  %tmp_11_2_2 = mul nsw i32 %B_load_15, %A_load_15


 <State 204>: 6.08ns
ST_204: tmp_11_2_2 [3/6] 6.08ns
:11  %tmp_11_2_2 = mul nsw i32 %B_load_15, %A_load_15


 <State 205>: 6.08ns
ST_205: tmp_11_2_2 [2/6] 6.08ns
:11  %tmp_11_2_2 = mul nsw i32 %B_load_15, %A_load_15

ST_205: C_load_15 [2/2] 2.71ns
:13  %C_load_15 = load i64* %C_addr_2, align 8


 <State 206>: 6.08ns
ST_206: tmp_11_2_2 [1/6] 6.08ns
:11  %tmp_11_2_2 = mul nsw i32 %B_load_15, %A_load_15

ST_206: C_load_15 [1/2] 2.71ns
:13  %C_load_15 = load i64* %C_addr_2, align 8


 <State 207>: 6.11ns
ST_207: tmp_12_2_2 [1/1] 0.00ns
:12  %tmp_12_2_2 = sext i32 %tmp_11_2_2 to i64

ST_207: tmp_13_2_2 [1/1] 3.40ns
:14  %tmp_13_2_2 = add nsw i64 %C_load_15, %tmp_12_2_2

ST_207: stg_1230 [1/1] 2.71ns
:15  store i64 %tmp_13_2_2, i64* %C_addr_2, align 8

ST_207: stg_1231 [1/1] 0.00ns
:16  br label %._crit_edge.2.2

ST_207: k_1_2_2 [1/1] 1.72ns
._crit_edge.2.2:0  %k_1_2_2 = add i7 %k_2, 3

ST_207: k_1_2_2_cast [1/1] 0.00ns
._crit_edge.2.2:1  %k_1_2_2_cast = zext i7 %k_1_2_2 to i8

ST_207: tmp_7_2_3 [1/1] 2.00ns
._crit_edge.2.2:2  %tmp_7_2_3 = icmp ult i8 %k_1_2_2_cast, %mB_read

ST_207: stg_1235 [1/1] 0.00ns
._crit_edge.2.2:3  br i1 %tmp_7_2_3, label %35, label %._crit_edge.2.3


 <State 208>: 9.09ns
ST_208: tmp_10_2_3_trn_cast1 [1/1] 0.00ns
:0  %tmp_10_2_3_trn_cast1 = zext i7 %k_1_2_2 to i14

ST_208: tmp_10_2_3_trn_cast [1/1] 0.00ns
:1  %tmp_10_2_3_trn_cast = zext i7 %k_1_2_2 to i14

ST_208: p_addr79 [1/1] 1.96ns
:2  %p_addr79 = add i14 %tmp_10_2_3_trn_cast, %phi_mul2

ST_208: tmp_60 [1/1] 0.00ns
:3  %tmp_60 = zext i14 %p_addr79 to i64

ST_208: A_addr_19 [1/1] 0.00ns
:4  %A_addr_19 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_60

ST_208: A_load_19 [2/2] 2.71ns
:5  %A_load_19 = load i32* %A_addr_19, align 4

ST_208: p_addr92 [1/1] 3.36ns
:6  %p_addr92 = mul i14 %tmp_10_2_3_trn_cast1, 100

ST_208: p_addr93 [1/1] 3.02ns
:7  %p_addr93 = add i14 %tmp_2_trn_cast, %p_addr92

ST_208: tmp_61 [1/1] 0.00ns
:8  %tmp_61 = zext i14 %p_addr93 to i64

ST_208: B_addr_19 [1/1] 0.00ns
:9  %B_addr_19 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_61

ST_208: B_load_19 [2/2] 2.71ns
:10  %B_load_19 = load i32* %B_addr_19, align 4


 <State 209>: 2.71ns
ST_209: A_load_19 [1/2] 2.71ns
:5  %A_load_19 = load i32* %A_addr_19, align 4

ST_209: B_load_19 [1/2] 2.71ns
:10  %B_load_19 = load i32* %B_addr_19, align 4


 <State 210>: 6.08ns
ST_210: tmp_11_2_3 [6/6] 6.08ns
:11  %tmp_11_2_3 = mul nsw i32 %B_load_19, %A_load_19


 <State 211>: 6.08ns
ST_211: tmp_11_2_3 [5/6] 6.08ns
:11  %tmp_11_2_3 = mul nsw i32 %B_load_19, %A_load_19


 <State 212>: 6.08ns
ST_212: tmp_11_2_3 [4/6] 6.08ns
:11  %tmp_11_2_3 = mul nsw i32 %B_load_19, %A_load_19


 <State 213>: 6.08ns
ST_213: tmp_11_2_3 [3/6] 6.08ns
:11  %tmp_11_2_3 = mul nsw i32 %B_load_19, %A_load_19


 <State 214>: 6.08ns
ST_214: tmp_11_2_3 [2/6] 6.08ns
:11  %tmp_11_2_3 = mul nsw i32 %B_load_19, %A_load_19

ST_214: C_load_19 [2/2] 2.71ns
:13  %C_load_19 = load i64* %C_addr_2, align 8


 <State 215>: 6.08ns
ST_215: tmp_11_2_3 [1/6] 6.08ns
:11  %tmp_11_2_3 = mul nsw i32 %B_load_19, %A_load_19

ST_215: C_load_19 [1/2] 2.71ns
:13  %C_load_19 = load i64* %C_addr_2, align 8


 <State 216>: 6.11ns
ST_216: tmp_12_2_3 [1/1] 0.00ns
:12  %tmp_12_2_3 = sext i32 %tmp_11_2_3 to i64

ST_216: tmp_13_2_3 [1/1] 3.40ns
:14  %tmp_13_2_3 = add nsw i64 %C_load_19, %tmp_12_2_3

ST_216: stg_1259 [1/1] 2.71ns
:15  store i64 %tmp_13_2_3, i64* %C_addr_2, align 8

ST_216: stg_1260 [1/1] 0.00ns
:16  br label %._crit_edge.2.3

ST_216: k_1_2_3 [1/1] 1.72ns
._crit_edge.2.3:0  %k_1_2_3 = add i7 %k_2, 4

ST_216: k_1_2_3_cast [1/1] 0.00ns
._crit_edge.2.3:1  %k_1_2_3_cast = zext i7 %k_1_2_3 to i8

ST_216: tmp_7_2_4 [1/1] 2.00ns
._crit_edge.2.3:2  %tmp_7_2_4 = icmp ult i8 %k_1_2_3_cast, %mB_read

ST_216: stg_1264 [1/1] 0.00ns
._crit_edge.2.3:3  br i1 %tmp_7_2_4, label %36, label %._crit_edge.2.4


 <State 217>: 9.09ns
ST_217: tmp_10_2_4_trn_cast1 [1/1] 0.00ns
:0  %tmp_10_2_4_trn_cast1 = zext i7 %k_1_2_3 to i14

ST_217: tmp_10_2_4_trn_cast [1/1] 0.00ns
:1  %tmp_10_2_4_trn_cast = zext i7 %k_1_2_3 to i14

ST_217: p_addr76 [1/1] 1.96ns
:2  %p_addr76 = add i14 %tmp_10_2_4_trn_cast, %phi_mul2

ST_217: tmp_66 [1/1] 0.00ns
:3  %tmp_66 = zext i14 %p_addr76 to i64

ST_217: A_addr_23 [1/1] 0.00ns
:4  %A_addr_23 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_66

ST_217: A_load_23 [2/2] 2.71ns
:5  %A_load_23 = load i32* %A_addr_23, align 4

ST_217: p_addr103 [1/1] 3.36ns
:6  %p_addr103 = mul i14 %tmp_10_2_4_trn_cast1, 100

ST_217: p_addr104 [1/1] 3.02ns
:7  %p_addr104 = add i14 %tmp_2_trn_cast, %p_addr103

ST_217: tmp_67 [1/1] 0.00ns
:8  %tmp_67 = zext i14 %p_addr104 to i64

ST_217: B_addr_23 [1/1] 0.00ns
:9  %B_addr_23 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_67

ST_217: B_load_23 [2/2] 2.71ns
:10  %B_load_23 = load i32* %B_addr_23, align 4


 <State 218>: 2.71ns
ST_218: A_load_23 [1/2] 2.71ns
:5  %A_load_23 = load i32* %A_addr_23, align 4

ST_218: B_load_23 [1/2] 2.71ns
:10  %B_load_23 = load i32* %B_addr_23, align 4


 <State 219>: 6.08ns
ST_219: tmp_11_2_4 [6/6] 6.08ns
:11  %tmp_11_2_4 = mul nsw i32 %B_load_23, %A_load_23


 <State 220>: 6.08ns
ST_220: tmp_11_2_4 [5/6] 6.08ns
:11  %tmp_11_2_4 = mul nsw i32 %B_load_23, %A_load_23


 <State 221>: 6.08ns
ST_221: tmp_11_2_4 [4/6] 6.08ns
:11  %tmp_11_2_4 = mul nsw i32 %B_load_23, %A_load_23


 <State 222>: 6.08ns
ST_222: tmp_11_2_4 [3/6] 6.08ns
:11  %tmp_11_2_4 = mul nsw i32 %B_load_23, %A_load_23


 <State 223>: 6.08ns
ST_223: tmp_11_2_4 [2/6] 6.08ns
:11  %tmp_11_2_4 = mul nsw i32 %B_load_23, %A_load_23

ST_223: C_load_23 [2/2] 2.71ns
:13  %C_load_23 = load i64* %C_addr_2, align 8


 <State 224>: 6.08ns
ST_224: tmp_11_2_4 [1/6] 6.08ns
:11  %tmp_11_2_4 = mul nsw i32 %B_load_23, %A_load_23

ST_224: C_load_23 [1/2] 2.71ns
:13  %C_load_23 = load i64* %C_addr_2, align 8


 <State 225>: 6.11ns
ST_225: tmp_12_2_4 [1/1] 0.00ns
:12  %tmp_12_2_4 = sext i32 %tmp_11_2_4 to i64

ST_225: tmp_13_2_4 [1/1] 3.40ns
:14  %tmp_13_2_4 = add nsw i64 %C_load_23, %tmp_12_2_4

ST_225: stg_1288 [1/1] 2.71ns
:15  store i64 %tmp_13_2_4, i64* %C_addr_2, align 8

ST_225: stg_1289 [1/1] 0.00ns
:16  br label %._crit_edge.2.4

ST_225: k_1_2_4 [1/1] 1.72ns
._crit_edge.2.4:0  %k_1_2_4 = add i7 %k_2, 5

ST_225: k_1_2_4_cast [1/1] 0.00ns
._crit_edge.2.4:1  %k_1_2_4_cast = zext i7 %k_1_2_4 to i8

ST_225: tmp_7_2_5 [1/1] 2.00ns
._crit_edge.2.4:2  %tmp_7_2_5 = icmp ult i8 %k_1_2_4_cast, %mB_read

ST_225: stg_1293 [1/1] 0.00ns
._crit_edge.2.4:3  br i1 %tmp_7_2_5, label %37, label %._crit_edge.2.5


 <State 226>: 9.09ns
ST_226: tmp_10_2_5_trn_cast1 [1/1] 0.00ns
:0  %tmp_10_2_5_trn_cast1 = zext i7 %k_1_2_4 to i14

ST_226: tmp_10_2_5_trn_cast [1/1] 0.00ns
:1  %tmp_10_2_5_trn_cast = zext i7 %k_1_2_4 to i14

ST_226: p_addr73 [1/1] 1.96ns
:2  %p_addr73 = add i14 %tmp_10_2_5_trn_cast, %phi_mul2

ST_226: tmp_73 [1/1] 0.00ns
:3  %tmp_73 = zext i14 %p_addr73 to i64

ST_226: A_addr_26 [1/1] 0.00ns
:4  %A_addr_26 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_73

ST_226: A_load_26 [2/2] 2.71ns
:5  %A_load_26 = load i32* %A_addr_26, align 4

ST_226: p_addr109 [1/1] 3.36ns
:6  %p_addr109 = mul i14 %tmp_10_2_5_trn_cast1, 100

ST_226: p_addr110 [1/1] 3.02ns
:7  %p_addr110 = add i14 %tmp_2_trn_cast, %p_addr109

ST_226: tmp_74 [1/1] 0.00ns
:8  %tmp_74 = zext i14 %p_addr110 to i64

ST_226: B_addr_26 [1/1] 0.00ns
:9  %B_addr_26 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_74

ST_226: B_load_26 [2/2] 2.71ns
:10  %B_load_26 = load i32* %B_addr_26, align 4


 <State 227>: 2.71ns
ST_227: A_load_26 [1/2] 2.71ns
:5  %A_load_26 = load i32* %A_addr_26, align 4

ST_227: B_load_26 [1/2] 2.71ns
:10  %B_load_26 = load i32* %B_addr_26, align 4


 <State 228>: 6.08ns
ST_228: tmp_11_2_5 [6/6] 6.08ns
:11  %tmp_11_2_5 = mul nsw i32 %B_load_26, %A_load_26


 <State 229>: 6.08ns
ST_229: tmp_11_2_5 [5/6] 6.08ns
:11  %tmp_11_2_5 = mul nsw i32 %B_load_26, %A_load_26


 <State 230>: 6.08ns
ST_230: tmp_11_2_5 [4/6] 6.08ns
:11  %tmp_11_2_5 = mul nsw i32 %B_load_26, %A_load_26


 <State 231>: 6.08ns
ST_231: tmp_11_2_5 [3/6] 6.08ns
:11  %tmp_11_2_5 = mul nsw i32 %B_load_26, %A_load_26


 <State 232>: 6.08ns
ST_232: tmp_11_2_5 [2/6] 6.08ns
:11  %tmp_11_2_5 = mul nsw i32 %B_load_26, %A_load_26

ST_232: C_load_26 [2/2] 2.71ns
:13  %C_load_26 = load i64* %C_addr_2, align 8


 <State 233>: 6.08ns
ST_233: tmp_11_2_5 [1/6] 6.08ns
:11  %tmp_11_2_5 = mul nsw i32 %B_load_26, %A_load_26

ST_233: C_load_26 [1/2] 2.71ns
:13  %C_load_26 = load i64* %C_addr_2, align 8


 <State 234>: 6.11ns
ST_234: tmp_12_2_5 [1/1] 0.00ns
:12  %tmp_12_2_5 = sext i32 %tmp_11_2_5 to i64

ST_234: tmp_13_2_5 [1/1] 3.40ns
:14  %tmp_13_2_5 = add nsw i64 %C_load_26, %tmp_12_2_5

ST_234: stg_1317 [1/1] 2.71ns
:15  store i64 %tmp_13_2_5, i64* %C_addr_2, align 8

ST_234: stg_1318 [1/1] 0.00ns
:16  br label %._crit_edge.2.5

ST_234: k_1_2_5 [1/1] 1.72ns
._crit_edge.2.5:0  %k_1_2_5 = add i7 %k_2, 6

ST_234: k_1_2_5_cast [1/1] 0.00ns
._crit_edge.2.5:1  %k_1_2_5_cast = zext i7 %k_1_2_5 to i8

ST_234: tmp_7_2_6 [1/1] 2.00ns
._crit_edge.2.5:2  %tmp_7_2_6 = icmp ult i8 %k_1_2_5_cast, %mB_read

ST_234: stg_1322 [1/1] 0.00ns
._crit_edge.2.5:3  br i1 %tmp_7_2_6, label %38, label %._crit_edge.2.6


 <State 235>: 9.09ns
ST_235: tmp_10_2_6_trn_cast1 [1/1] 0.00ns
:0  %tmp_10_2_6_trn_cast1 = zext i7 %k_1_2_5 to i14

ST_235: tmp_10_2_6_trn_cast [1/1] 0.00ns
:1  %tmp_10_2_6_trn_cast = zext i7 %k_1_2_5 to i14

ST_235: p_addr70 [1/1] 1.96ns
:2  %p_addr70 = add i14 %tmp_10_2_6_trn_cast, %phi_mul2

ST_235: tmp_79 [1/1] 0.00ns
:3  %tmp_79 = zext i14 %p_addr70 to i64

ST_235: A_addr_30 [1/1] 0.00ns
:4  %A_addr_30 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_79

ST_235: A_load_30 [2/2] 2.71ns
:5  %A_load_30 = load i32* %A_addr_30, align 4

ST_235: p_addr117 [1/1] 3.36ns
:6  %p_addr117 = mul i14 %tmp_10_2_6_trn_cast1, 100

ST_235: p_addr118 [1/1] 3.02ns
:7  %p_addr118 = add i14 %tmp_2_trn_cast, %p_addr117

ST_235: tmp_80 [1/1] 0.00ns
:8  %tmp_80 = zext i14 %p_addr118 to i64

ST_235: B_addr_30 [1/1] 0.00ns
:9  %B_addr_30 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_80

ST_235: B_load_30 [2/2] 2.71ns
:10  %B_load_30 = load i32* %B_addr_30, align 4


 <State 236>: 2.71ns
ST_236: A_load_30 [1/2] 2.71ns
:5  %A_load_30 = load i32* %A_addr_30, align 4

ST_236: B_load_30 [1/2] 2.71ns
:10  %B_load_30 = load i32* %B_addr_30, align 4


 <State 237>: 6.08ns
ST_237: tmp_11_2_6 [6/6] 6.08ns
:11  %tmp_11_2_6 = mul nsw i32 %B_load_30, %A_load_30


 <State 238>: 6.08ns
ST_238: tmp_11_2_6 [5/6] 6.08ns
:11  %tmp_11_2_6 = mul nsw i32 %B_load_30, %A_load_30


 <State 239>: 6.08ns
ST_239: tmp_11_2_6 [4/6] 6.08ns
:11  %tmp_11_2_6 = mul nsw i32 %B_load_30, %A_load_30


 <State 240>: 6.08ns
ST_240: tmp_11_2_6 [3/6] 6.08ns
:11  %tmp_11_2_6 = mul nsw i32 %B_load_30, %A_load_30


 <State 241>: 6.08ns
ST_241: tmp_11_2_6 [2/6] 6.08ns
:11  %tmp_11_2_6 = mul nsw i32 %B_load_30, %A_load_30

ST_241: C_load_30 [2/2] 2.71ns
:13  %C_load_30 = load i64* %C_addr_2, align 8


 <State 242>: 6.08ns
ST_242: tmp_11_2_6 [1/6] 6.08ns
:11  %tmp_11_2_6 = mul nsw i32 %B_load_30, %A_load_30

ST_242: C_load_30 [1/2] 2.71ns
:13  %C_load_30 = load i64* %C_addr_2, align 8


 <State 243>: 6.11ns
ST_243: tmp_12_2_6 [1/1] 0.00ns
:12  %tmp_12_2_6 = sext i32 %tmp_11_2_6 to i64

ST_243: tmp_13_2_6 [1/1] 3.40ns
:14  %tmp_13_2_6 = add nsw i64 %C_load_30, %tmp_12_2_6

ST_243: stg_1346 [1/1] 2.71ns
:15  store i64 %tmp_13_2_6, i64* %C_addr_2, align 8

ST_243: stg_1347 [1/1] 0.00ns
:16  br label %._crit_edge.2.6

ST_243: k_1_2_6 [1/1] 1.72ns
._crit_edge.2.6:0  %k_1_2_6 = add i7 %k_2, 7

ST_243: k_1_2_6_cast [1/1] 0.00ns
._crit_edge.2.6:1  %k_1_2_6_cast = zext i7 %k_1_2_6 to i8

ST_243: tmp_7_2_7 [1/1] 2.00ns
._crit_edge.2.6:2  %tmp_7_2_7 = icmp ult i8 %k_1_2_6_cast, %mB_read

ST_243: stg_1351 [1/1] 0.00ns
._crit_edge.2.6:3  br i1 %tmp_7_2_7, label %39, label %._crit_edge.2.7


 <State 244>: 9.09ns
ST_244: tmp_10_2_7_trn_cast1 [1/1] 0.00ns
:0  %tmp_10_2_7_trn_cast1 = zext i7 %k_1_2_6 to i14

ST_244: tmp_10_2_7_trn_cast [1/1] 0.00ns
:1  %tmp_10_2_7_trn_cast = zext i7 %k_1_2_6 to i14

ST_244: p_addr67 [1/1] 1.96ns
:2  %p_addr67 = add i14 %tmp_10_2_7_trn_cast, %phi_mul2

ST_244: tmp_83 [1/1] 0.00ns
:3  %tmp_83 = zext i14 %p_addr67 to i64

ST_244: A_addr_34 [1/1] 0.00ns
:4  %A_addr_34 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_83

ST_244: A_load_34 [2/2] 2.71ns
:5  %A_load_34 = load i32* %A_addr_34, align 4

ST_244: p_addr122 [1/1] 3.36ns
:6  %p_addr122 = mul i14 %tmp_10_2_7_trn_cast1, 100

ST_244: p_addr123 [1/1] 3.02ns
:7  %p_addr123 = add i14 %tmp_2_trn_cast, %p_addr122

ST_244: tmp_84 [1/1] 0.00ns
:8  %tmp_84 = zext i14 %p_addr123 to i64

ST_244: B_addr_34 [1/1] 0.00ns
:9  %B_addr_34 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_84

ST_244: B_load_34 [2/2] 2.71ns
:10  %B_load_34 = load i32* %B_addr_34, align 4


 <State 245>: 2.71ns
ST_245: A_load_34 [1/2] 2.71ns
:5  %A_load_34 = load i32* %A_addr_34, align 4

ST_245: B_load_34 [1/2] 2.71ns
:10  %B_load_34 = load i32* %B_addr_34, align 4


 <State 246>: 6.08ns
ST_246: tmp_11_2_7 [6/6] 6.08ns
:11  %tmp_11_2_7 = mul nsw i32 %B_load_34, %A_load_34


 <State 247>: 6.08ns
ST_247: tmp_11_2_7 [5/6] 6.08ns
:11  %tmp_11_2_7 = mul nsw i32 %B_load_34, %A_load_34


 <State 248>: 6.08ns
ST_248: tmp_11_2_7 [4/6] 6.08ns
:11  %tmp_11_2_7 = mul nsw i32 %B_load_34, %A_load_34


 <State 249>: 6.08ns
ST_249: tmp_11_2_7 [3/6] 6.08ns
:11  %tmp_11_2_7 = mul nsw i32 %B_load_34, %A_load_34


 <State 250>: 6.08ns
ST_250: tmp_11_2_7 [2/6] 6.08ns
:11  %tmp_11_2_7 = mul nsw i32 %B_load_34, %A_load_34

ST_250: C_load_34 [2/2] 2.71ns
:13  %C_load_34 = load i64* %C_addr_2, align 8


 <State 251>: 6.08ns
ST_251: tmp_11_2_7 [1/6] 6.08ns
:11  %tmp_11_2_7 = mul nsw i32 %B_load_34, %A_load_34

ST_251: C_load_34 [1/2] 2.71ns
:13  %C_load_34 = load i64* %C_addr_2, align 8


 <State 252>: 6.11ns
ST_252: tmp_12_2_7 [1/1] 0.00ns
:12  %tmp_12_2_7 = sext i32 %tmp_11_2_7 to i64

ST_252: tmp_13_2_7 [1/1] 3.40ns
:14  %tmp_13_2_7 = add nsw i64 %C_load_34, %tmp_12_2_7

ST_252: stg_1375 [1/1] 2.71ns
:15  store i64 %tmp_13_2_7, i64* %C_addr_2, align 8

ST_252: stg_1376 [1/1] 0.00ns
:16  br label %._crit_edge.2.7

ST_252: k_1_2_7 [1/1] 1.72ns
._crit_edge.2.7:0  %k_1_2_7 = add i7 %k_2, 8

ST_252: k_1_2_7_cast [1/1] 0.00ns
._crit_edge.2.7:1  %k_1_2_7_cast = zext i7 %k_1_2_7 to i8

ST_252: tmp_7_2_8 [1/1] 2.00ns
._crit_edge.2.7:2  %tmp_7_2_8 = icmp ult i8 %k_1_2_7_cast, %mB_read

ST_252: stg_1380 [1/1] 0.00ns
._crit_edge.2.7:3  br i1 %tmp_7_2_8, label %40, label %._crit_edge.2.8


 <State 253>: 9.09ns
ST_253: tmp_10_2_8_trn_cast1 [1/1] 0.00ns
:0  %tmp_10_2_8_trn_cast1 = zext i7 %k_1_2_7 to i14

ST_253: tmp_10_2_8_trn_cast [1/1] 0.00ns
:1  %tmp_10_2_8_trn_cast = zext i7 %k_1_2_7 to i14

ST_253: p_addr64 [1/1] 1.96ns
:2  %p_addr64 = add i14 %tmp_10_2_8_trn_cast, %phi_mul2

ST_253: tmp_89 [1/1] 0.00ns
:3  %tmp_89 = zext i14 %p_addr64 to i64

ST_253: A_addr_37 [1/1] 0.00ns
:4  %A_addr_37 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_89

ST_253: A_load_37 [2/2] 2.71ns
:5  %A_load_37 = load i32* %A_addr_37, align 4

ST_253: p_addr128 [1/1] 3.36ns
:6  %p_addr128 = mul i14 %tmp_10_2_8_trn_cast1, 100

ST_253: p_addr129 [1/1] 3.02ns
:7  %p_addr129 = add i14 %tmp_2_trn_cast, %p_addr128

ST_253: tmp_90 [1/1] 0.00ns
:8  %tmp_90 = zext i14 %p_addr129 to i64

ST_253: B_addr_37 [1/1] 0.00ns
:9  %B_addr_37 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_90

ST_253: B_load_37 [2/2] 2.71ns
:10  %B_load_37 = load i32* %B_addr_37, align 4


 <State 254>: 2.71ns
ST_254: A_load_37 [1/2] 2.71ns
:5  %A_load_37 = load i32* %A_addr_37, align 4

ST_254: B_load_37 [1/2] 2.71ns
:10  %B_load_37 = load i32* %B_addr_37, align 4


 <State 255>: 6.08ns
ST_255: tmp_11_2_8 [6/6] 6.08ns
:11  %tmp_11_2_8 = mul nsw i32 %B_load_37, %A_load_37


 <State 256>: 6.08ns
ST_256: tmp_11_2_8 [5/6] 6.08ns
:11  %tmp_11_2_8 = mul nsw i32 %B_load_37, %A_load_37


 <State 257>: 6.08ns
ST_257: tmp_11_2_8 [4/6] 6.08ns
:11  %tmp_11_2_8 = mul nsw i32 %B_load_37, %A_load_37


 <State 258>: 6.08ns
ST_258: tmp_11_2_8 [3/6] 6.08ns
:11  %tmp_11_2_8 = mul nsw i32 %B_load_37, %A_load_37


 <State 259>: 6.08ns
ST_259: tmp_11_2_8 [2/6] 6.08ns
:11  %tmp_11_2_8 = mul nsw i32 %B_load_37, %A_load_37

ST_259: C_load_37 [2/2] 2.71ns
:13  %C_load_37 = load i64* %C_addr_2, align 8


 <State 260>: 6.08ns
ST_260: tmp_11_2_8 [1/6] 6.08ns
:11  %tmp_11_2_8 = mul nsw i32 %B_load_37, %A_load_37

ST_260: C_load_37 [1/2] 2.71ns
:13  %C_load_37 = load i64* %C_addr_2, align 8


 <State 261>: 8.10ns
ST_261: tmp_12_2_8 [1/1] 0.00ns
:12  %tmp_12_2_8 = sext i32 %tmp_11_2_8 to i64

ST_261: tmp_13_2_8 [1/1] 3.40ns
:14  %tmp_13_2_8 = add nsw i64 %C_load_37, %tmp_12_2_8

ST_261: stg_1404 [1/1] 2.71ns
:15  store i64 %tmp_13_2_8, i64* %C_addr_2, align 8

ST_261: stg_1405 [1/1] 0.00ns
:16  br label %._crit_edge.2.8

ST_261: k_1_2_8 [1/1] 1.72ns
._crit_edge.2.8:0  %k_1_2_8 = add i7 %k_2, 9

ST_261: k_1_2_8_cast [1/1] 0.00ns
._crit_edge.2.8:1  %k_1_2_8_cast = zext i7 %k_1_2_8 to i8

ST_261: tmp_7_2_9 [1/1] 2.00ns
._crit_edge.2.8:2  %tmp_7_2_9 = icmp ult i8 %k_1_2_8_cast, %mB_read

ST_261: stg_1409 [1/1] 0.00ns
._crit_edge.2.8:3  br i1 %tmp_7_2_9, label %41, label %._crit_edge.2.9

ST_261: tmp_10_2_9_trn_cast1 [1/1] 0.00ns
:0  %tmp_10_2_9_trn_cast1 = zext i7 %k_1_2_8 to i14

ST_261: tmp_10_2_9_trn_cast [1/1] 0.00ns
:1  %tmp_10_2_9_trn_cast = zext i7 %k_1_2_8 to i14

ST_261: p_addr61 [1/1] 1.96ns
:2  %p_addr61 = add i14 %tmp_10_2_9_trn_cast, %phi_mul2

ST_261: p_addr134 [1/1] 3.36ns
:6  %p_addr134 = mul i14 %tmp_10_2_9_trn_cast1, 100

ST_261: p_addr135 [1/1] 3.02ns
:7  %p_addr135 = add i14 %tmp_2_trn_cast, %p_addr134


 <State 262>: 2.71ns
ST_262: tmp_95 [1/1] 0.00ns
:3  %tmp_95 = zext i14 %p_addr61 to i64

ST_262: A_addr_40 [1/1] 0.00ns
:4  %A_addr_40 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_95

ST_262: A_load_40 [2/2] 2.71ns
:5  %A_load_40 = load i32* %A_addr_40, align 4

ST_262: tmp_96 [1/1] 0.00ns
:8  %tmp_96 = zext i14 %p_addr135 to i64

ST_262: B_addr_40 [1/1] 0.00ns
:9  %B_addr_40 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_96

ST_262: B_load_40 [2/2] 2.71ns
:10  %B_load_40 = load i32* %B_addr_40, align 4


 <State 263>: 2.71ns
ST_263: A_load_40 [1/2] 2.71ns
:5  %A_load_40 = load i32* %A_addr_40, align 4

ST_263: B_load_40 [1/2] 2.71ns
:10  %B_load_40 = load i32* %B_addr_40, align 4


 <State 264>: 6.08ns
ST_264: tmp_11_2_9 [6/6] 6.08ns
:11  %tmp_11_2_9 = mul nsw i32 %B_load_40, %A_load_40


 <State 265>: 6.08ns
ST_265: tmp_11_2_9 [5/6] 6.08ns
:11  %tmp_11_2_9 = mul nsw i32 %B_load_40, %A_load_40


 <State 266>: 6.08ns
ST_266: tmp_11_2_9 [4/6] 6.08ns
:11  %tmp_11_2_9 = mul nsw i32 %B_load_40, %A_load_40


 <State 267>: 6.08ns
ST_267: tmp_11_2_9 [3/6] 6.08ns
:11  %tmp_11_2_9 = mul nsw i32 %B_load_40, %A_load_40


 <State 268>: 6.08ns
ST_268: tmp_11_2_9 [2/6] 6.08ns
:11  %tmp_11_2_9 = mul nsw i32 %B_load_40, %A_load_40

ST_268: C_load_40 [2/2] 2.71ns
:13  %C_load_40 = load i64* %C_addr_2, align 8


 <State 269>: 6.08ns
ST_269: tmp_11_2_9 [1/6] 6.08ns
:11  %tmp_11_2_9 = mul nsw i32 %B_load_40, %A_load_40

ST_269: C_load_40 [1/2] 2.71ns
:13  %C_load_40 = load i64* %C_addr_2, align 8


 <State 270>: 6.11ns
ST_270: tmp_12_2_9 [1/1] 0.00ns
:12  %tmp_12_2_9 = sext i32 %tmp_11_2_9 to i64

ST_270: tmp_13_2_9 [1/1] 3.40ns
:14  %tmp_13_2_9 = add nsw i64 %C_load_40, %tmp_12_2_9

ST_270: stg_1433 [1/1] 2.71ns
:15  store i64 %tmp_13_2_9, i64* %C_addr_2, align 8

ST_270: stg_1434 [1/1] 0.00ns
:16  br label %._crit_edge.2.9

ST_270: k_1_2_9 [1/1] 1.72ns
._crit_edge.2.9:0  %k_1_2_9 = add i7 %k_2, 10

ST_270: stg_1436 [1/1] 0.00ns
._crit_edge.2.9:1  br label %30


 <State 271>: 9.09ns
ST_271: k_3 [1/1] 0.00ns
:0  %k_3 = phi i7 [ 0, %55 ], [ %k_1_3_9, %._crit_edge.3.9 ]

ST_271: k_3_cast [1/1] 0.00ns
:1  %k_3_cast = zext i7 %k_3 to i8

ST_271: empty_11 [1/1] 0.00ns
:2  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

ST_271: exitcond_3 [1/1] 1.97ns
:3  %exitcond_3 = icmp eq i7 %k_3, -28

ST_271: stg_1441 [1/1] 0.00ns
:4  br i1 %exitcond_3, label %.loopexit.3, label %44

ST_271: stg_1442 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str3) nounwind

ST_271: tmp_7_3 [1/1] 2.00ns
:1  %tmp_7_3 = icmp ult i8 %k_3_cast, %mB_read

ST_271: stg_1444 [1/1] 0.00ns
:2  br i1 %tmp_7_3, label %45, label %._crit_edge.3.0

ST_271: tmp_10_3_trn_cast1 [1/1] 0.00ns
:0  %tmp_10_3_trn_cast1 = zext i7 %k_3 to i14

ST_271: tmp_10_3_trn_cast [1/1] 0.00ns
:1  %tmp_10_3_trn_cast = zext i7 %k_3 to i14

ST_271: p_addr58 [1/1] 1.96ns
:2  %p_addr58 = add i14 %tmp_10_3_trn_cast, %phi_mul3

ST_271: tmp_64 [1/1] 0.00ns
:3  %tmp_64 = zext i14 %p_addr58 to i64

ST_271: A_addr_18 [1/1] 0.00ns
:4  %A_addr_18 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_64

ST_271: A_load_18 [2/2] 2.71ns
:5  %A_load_18 = load i32* %A_addr_18, align 4

ST_271: p_addr86 [1/1] 3.36ns
:6  %p_addr86 = mul i14 %tmp_10_3_trn_cast1, 100

ST_271: p_addr87 [1/1] 3.02ns
:7  %p_addr87 = add i14 %tmp_3_trn_cast, %p_addr86

ST_271: tmp_65 [1/1] 0.00ns
:8  %tmp_65 = zext i14 %p_addr87 to i64

ST_271: B_addr_18 [1/1] 0.00ns
:9  %B_addr_18 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_65

ST_271: B_load_18 [2/2] 2.71ns
:10  %B_load_18 = load i32* %B_addr_18, align 4

ST_271: empty_10 [1/1] 0.00ns
.loopexit.3:0  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str1, i32 %tmp_17) nounwind

ST_271: j_1_3 [1/1] 1.72ns
.loopexit.3:1  %j_1_3 = add i7 %j, 4

ST_271: j_1_3_cast [1/1] 0.00ns
.loopexit.3:2  %j_1_3_cast = zext i7 %j_1_3 to i8

ST_271: tmp_18 [1/1] 0.00ns
.loopexit.3:3  %tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str1) nounwind

ST_271: tmp_8_4 [1/1] 2.00ns
.loopexit.3:4  %tmp_8_4 = icmp ult i8 %j_1_3_cast, %nC_read

ST_271: tmp_9_4 [1/1] 1.37ns
.loopexit.3:5  %tmp_9_4 = and i1 %tmp_5, %tmp_8_4

ST_271: stg_1462 [1/1] 0.00ns
.loopexit.3:6  br i1 %tmp_9_4, label %68, label %.loopexit.4

ST_271: tmp_4_trn_cast [1/1] 0.00ns
:0  %tmp_4_trn_cast = zext i7 %j_1_3 to i14

ST_271: p_addr85 [1/1] 1.96ns
:1  %p_addr85 = add i14 %tmp_4_trn_cast, %phi_mul4

ST_271: tmp_70 [1/1] 0.00ns
:2  %tmp_70 = zext i14 %p_addr85 to i64

ST_271: C_addr_4 [1/1] 0.00ns
:3  %C_addr_4 = getelementptr [10000 x i64]* %C, i64 0, i64 %tmp_70

ST_271: stg_1467 [1/1] 2.71ns
:4  store i64 0, i64* %C_addr_4, align 8

ST_271: stg_1468 [1/1] 1.57ns
:5  br label %56


 <State 272>: 2.71ns
ST_272: A_load_18 [1/2] 2.71ns
:5  %A_load_18 = load i32* %A_addr_18, align 4

ST_272: B_load_18 [1/2] 2.71ns
:10  %B_load_18 = load i32* %B_addr_18, align 4


 <State 273>: 6.08ns
ST_273: tmp_11_3 [6/6] 6.08ns
:11  %tmp_11_3 = mul nsw i32 %B_load_18, %A_load_18


 <State 274>: 6.08ns
ST_274: tmp_11_3 [5/6] 6.08ns
:11  %tmp_11_3 = mul nsw i32 %B_load_18, %A_load_18


 <State 275>: 6.08ns
ST_275: tmp_11_3 [4/6] 6.08ns
:11  %tmp_11_3 = mul nsw i32 %B_load_18, %A_load_18


 <State 276>: 6.08ns
ST_276: tmp_11_3 [3/6] 6.08ns
:11  %tmp_11_3 = mul nsw i32 %B_load_18, %A_load_18


 <State 277>: 6.08ns
ST_277: tmp_11_3 [2/6] 6.08ns
:11  %tmp_11_3 = mul nsw i32 %B_load_18, %A_load_18

ST_277: C_load_18 [2/2] 2.71ns
:13  %C_load_18 = load i64* %C_addr_3, align 8


 <State 278>: 6.08ns
ST_278: tmp_11_3 [1/6] 6.08ns
:11  %tmp_11_3 = mul nsw i32 %B_load_18, %A_load_18

ST_278: C_load_18 [1/2] 2.71ns
:13  %C_load_18 = load i64* %C_addr_3, align 8


 <State 279>: 9.09ns
ST_279: tmp_12_3 [1/1] 0.00ns
:12  %tmp_12_3 = sext i32 %tmp_11_3 to i64

ST_279: tmp_13_3 [1/1] 3.40ns
:14  %tmp_13_3 = add nsw i64 %C_load_18, %tmp_12_3

ST_279: stg_1481 [1/1] 2.71ns
:15  store i64 %tmp_13_3, i64* %C_addr_3, align 8

ST_279: stg_1482 [1/1] 0.00ns
:16  br label %._crit_edge.3.0

ST_279: k_1_3_s [1/1] 0.00ns
._crit_edge.3.0:0  %k_1_3_s = or i7 %k_3, 1

ST_279: k_1_3_cast [1/1] 0.00ns
._crit_edge.3.0:1  %k_1_3_cast = zext i7 %k_1_3_s to i8

ST_279: tmp_7_3_1 [1/1] 2.00ns
._crit_edge.3.0:2  %tmp_7_3_1 = icmp ult i8 %k_1_3_cast, %mB_read

ST_279: stg_1486 [1/1] 0.00ns
._crit_edge.3.0:3  br i1 %tmp_7_3_1, label %46, label %._crit_edge.3.1

ST_279: tmp_10_3_1_trn_cast1 [1/1] 0.00ns
:0  %tmp_10_3_1_trn_cast1 = zext i7 %k_1_3_s to i14

ST_279: tmp_10_3_1_trn_cast [1/1] 0.00ns
:1  %tmp_10_3_1_trn_cast = zext i7 %k_1_3_s to i14

ST_279: p_addr55 [1/1] 1.96ns
:2  %p_addr55 = add i14 %tmp_10_3_1_trn_cast, %phi_mul3

ST_279: tmp_71 [1/1] 0.00ns
:3  %tmp_71 = zext i14 %p_addr55 to i64

ST_279: A_addr_22 [1/1] 0.00ns
:4  %A_addr_22 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_71

ST_279: A_load_22 [2/2] 2.71ns
:5  %A_load_22 = load i32* %A_addr_22, align 4

ST_279: p_addr99 [1/1] 3.36ns
:6  %p_addr99 = mul i14 %tmp_10_3_1_trn_cast1, 100

ST_279: p_addr100 [1/1] 3.02ns
:7  %p_addr100 = add i14 %tmp_3_trn_cast, %p_addr99

ST_279: tmp_72 [1/1] 0.00ns
:8  %tmp_72 = zext i14 %p_addr100 to i64

ST_279: B_addr_22 [1/1] 0.00ns
:9  %B_addr_22 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_72

ST_279: B_load_22 [2/2] 2.71ns
:10  %B_load_22 = load i32* %B_addr_22, align 4


 <State 280>: 2.71ns
ST_280: A_load_22 [1/2] 2.71ns
:5  %A_load_22 = load i32* %A_addr_22, align 4

ST_280: B_load_22 [1/2] 2.71ns
:10  %B_load_22 = load i32* %B_addr_22, align 4


 <State 281>: 6.08ns
ST_281: tmp_11_3_1 [6/6] 6.08ns
:11  %tmp_11_3_1 = mul nsw i32 %B_load_22, %A_load_22


 <State 282>: 6.08ns
ST_282: tmp_11_3_1 [5/6] 6.08ns
:11  %tmp_11_3_1 = mul nsw i32 %B_load_22, %A_load_22


 <State 283>: 6.08ns
ST_283: tmp_11_3_1 [4/6] 6.08ns
:11  %tmp_11_3_1 = mul nsw i32 %B_load_22, %A_load_22


 <State 284>: 6.08ns
ST_284: tmp_11_3_1 [3/6] 6.08ns
:11  %tmp_11_3_1 = mul nsw i32 %B_load_22, %A_load_22


 <State 285>: 6.08ns
ST_285: tmp_11_3_1 [2/6] 6.08ns
:11  %tmp_11_3_1 = mul nsw i32 %B_load_22, %A_load_22

ST_285: C_load_22 [2/2] 2.71ns
:13  %C_load_22 = load i64* %C_addr_3, align 8


 <State 286>: 6.08ns
ST_286: tmp_11_3_1 [1/6] 6.08ns
:11  %tmp_11_3_1 = mul nsw i32 %B_load_22, %A_load_22

ST_286: C_load_22 [1/2] 2.71ns
:13  %C_load_22 = load i64* %C_addr_3, align 8


 <State 287>: 6.11ns
ST_287: tmp_12_3_1 [1/1] 0.00ns
:12  %tmp_12_3_1 = sext i32 %tmp_11_3_1 to i64

ST_287: tmp_13_3_1 [1/1] 3.40ns
:14  %tmp_13_3_1 = add nsw i64 %C_load_22, %tmp_12_3_1

ST_287: stg_1510 [1/1] 2.71ns
:15  store i64 %tmp_13_3_1, i64* %C_addr_3, align 8

ST_287: stg_1511 [1/1] 0.00ns
:16  br label %._crit_edge.3.1

ST_287: k_1_3_1 [1/1] 1.72ns
._crit_edge.3.1:0  %k_1_3_1 = add i7 %k_3, 2

ST_287: k_1_3_1_cast [1/1] 0.00ns
._crit_edge.3.1:1  %k_1_3_1_cast = zext i7 %k_1_3_1 to i8

ST_287: tmp_7_3_2 [1/1] 2.00ns
._crit_edge.3.1:2  %tmp_7_3_2 = icmp ult i8 %k_1_3_1_cast, %mB_read

ST_287: stg_1515 [1/1] 0.00ns
._crit_edge.3.1:3  br i1 %tmp_7_3_2, label %47, label %._crit_edge.3.2


 <State 288>: 9.09ns
ST_288: tmp_10_3_2_trn_cast1 [1/1] 0.00ns
:0  %tmp_10_3_2_trn_cast1 = zext i7 %k_1_3_1 to i14

ST_288: tmp_10_3_2_trn_cast [1/1] 0.00ns
:1  %tmp_10_3_2_trn_cast = zext i7 %k_1_3_1 to i14

ST_288: p_addr52 [1/1] 1.96ns
:2  %p_addr52 = add i14 %tmp_10_3_2_trn_cast, %phi_mul3

ST_288: tmp_77 [1/1] 0.00ns
:3  %tmp_77 = zext i14 %p_addr52 to i64

ST_288: A_addr_25 [1/1] 0.00ns
:4  %A_addr_25 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_77

ST_288: A_load_25 [2/2] 2.71ns
:5  %A_load_25 = load i32* %A_addr_25, align 4

ST_288: p_addr105 [1/1] 3.36ns
:6  %p_addr105 = mul i14 %tmp_10_3_2_trn_cast1, 100

ST_288: p_addr106 [1/1] 3.02ns
:7  %p_addr106 = add i14 %tmp_3_trn_cast, %p_addr105

ST_288: tmp_78 [1/1] 0.00ns
:8  %tmp_78 = zext i14 %p_addr106 to i64

ST_288: B_addr_25 [1/1] 0.00ns
:9  %B_addr_25 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_78

ST_288: B_load_25 [2/2] 2.71ns
:10  %B_load_25 = load i32* %B_addr_25, align 4


 <State 289>: 2.71ns
ST_289: A_load_25 [1/2] 2.71ns
:5  %A_load_25 = load i32* %A_addr_25, align 4

ST_289: B_load_25 [1/2] 2.71ns
:10  %B_load_25 = load i32* %B_addr_25, align 4


 <State 290>: 6.08ns
ST_290: tmp_11_3_2 [6/6] 6.08ns
:11  %tmp_11_3_2 = mul nsw i32 %B_load_25, %A_load_25


 <State 291>: 6.08ns
ST_291: tmp_11_3_2 [5/6] 6.08ns
:11  %tmp_11_3_2 = mul nsw i32 %B_load_25, %A_load_25


 <State 292>: 6.08ns
ST_292: tmp_11_3_2 [4/6] 6.08ns
:11  %tmp_11_3_2 = mul nsw i32 %B_load_25, %A_load_25


 <State 293>: 6.08ns
ST_293: tmp_11_3_2 [3/6] 6.08ns
:11  %tmp_11_3_2 = mul nsw i32 %B_load_25, %A_load_25


 <State 294>: 6.08ns
ST_294: tmp_11_3_2 [2/6] 6.08ns
:11  %tmp_11_3_2 = mul nsw i32 %B_load_25, %A_load_25

ST_294: C_load_25 [2/2] 2.71ns
:13  %C_load_25 = load i64* %C_addr_3, align 8


 <State 295>: 6.08ns
ST_295: tmp_11_3_2 [1/6] 6.08ns
:11  %tmp_11_3_2 = mul nsw i32 %B_load_25, %A_load_25

ST_295: C_load_25 [1/2] 2.71ns
:13  %C_load_25 = load i64* %C_addr_3, align 8


 <State 296>: 6.11ns
ST_296: tmp_12_3_2 [1/1] 0.00ns
:12  %tmp_12_3_2 = sext i32 %tmp_11_3_2 to i64

ST_296: tmp_13_3_2 [1/1] 3.40ns
:14  %tmp_13_3_2 = add nsw i64 %C_load_25, %tmp_12_3_2

ST_296: stg_1539 [1/1] 2.71ns
:15  store i64 %tmp_13_3_2, i64* %C_addr_3, align 8

ST_296: stg_1540 [1/1] 0.00ns
:16  br label %._crit_edge.3.2

ST_296: k_1_3_2 [1/1] 1.72ns
._crit_edge.3.2:0  %k_1_3_2 = add i7 %k_3, 3

ST_296: k_1_3_2_cast [1/1] 0.00ns
._crit_edge.3.2:1  %k_1_3_2_cast = zext i7 %k_1_3_2 to i8

ST_296: tmp_7_3_3 [1/1] 2.00ns
._crit_edge.3.2:2  %tmp_7_3_3 = icmp ult i8 %k_1_3_2_cast, %mB_read

ST_296: stg_1544 [1/1] 0.00ns
._crit_edge.3.2:3  br i1 %tmp_7_3_3, label %48, label %._crit_edge.3.3


 <State 297>: 9.09ns
ST_297: tmp_10_3_3_trn_cast1 [1/1] 0.00ns
:0  %tmp_10_3_3_trn_cast1 = zext i7 %k_1_3_2 to i14

ST_297: tmp_10_3_3_trn_cast [1/1] 0.00ns
:1  %tmp_10_3_3_trn_cast = zext i7 %k_1_3_2 to i14

ST_297: p_addr49 [1/1] 1.96ns
:2  %p_addr49 = add i14 %tmp_10_3_3_trn_cast, %phi_mul3

ST_297: tmp_81 [1/1] 0.00ns
:3  %tmp_81 = zext i14 %p_addr49 to i64

ST_297: A_addr_29 [1/1] 0.00ns
:4  %A_addr_29 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_81

ST_297: A_load_29 [2/2] 2.71ns
:5  %A_load_29 = load i32* %A_addr_29, align 4

ST_297: p_addr113 [1/1] 3.36ns
:6  %p_addr113 = mul i14 %tmp_10_3_3_trn_cast1, 100

ST_297: p_addr116 [1/1] 3.02ns
:7  %p_addr116 = add i14 %tmp_3_trn_cast, %p_addr113

ST_297: tmp_82 [1/1] 0.00ns
:8  %tmp_82 = zext i14 %p_addr116 to i64

ST_297: B_addr_29 [1/1] 0.00ns
:9  %B_addr_29 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_82

ST_297: B_load_29 [2/2] 2.71ns
:10  %B_load_29 = load i32* %B_addr_29, align 4


 <State 298>: 2.71ns
ST_298: A_load_29 [1/2] 2.71ns
:5  %A_load_29 = load i32* %A_addr_29, align 4

ST_298: B_load_29 [1/2] 2.71ns
:10  %B_load_29 = load i32* %B_addr_29, align 4


 <State 299>: 6.08ns
ST_299: tmp_11_3_3 [6/6] 6.08ns
:11  %tmp_11_3_3 = mul nsw i32 %B_load_29, %A_load_29


 <State 300>: 6.08ns
ST_300: tmp_11_3_3 [5/6] 6.08ns
:11  %tmp_11_3_3 = mul nsw i32 %B_load_29, %A_load_29


 <State 301>: 6.08ns
ST_301: tmp_11_3_3 [4/6] 6.08ns
:11  %tmp_11_3_3 = mul nsw i32 %B_load_29, %A_load_29


 <State 302>: 6.08ns
ST_302: tmp_11_3_3 [3/6] 6.08ns
:11  %tmp_11_3_3 = mul nsw i32 %B_load_29, %A_load_29


 <State 303>: 6.08ns
ST_303: tmp_11_3_3 [2/6] 6.08ns
:11  %tmp_11_3_3 = mul nsw i32 %B_load_29, %A_load_29

ST_303: C_load_29 [2/2] 2.71ns
:13  %C_load_29 = load i64* %C_addr_3, align 8


 <State 304>: 6.08ns
ST_304: tmp_11_3_3 [1/6] 6.08ns
:11  %tmp_11_3_3 = mul nsw i32 %B_load_29, %A_load_29

ST_304: C_load_29 [1/2] 2.71ns
:13  %C_load_29 = load i64* %C_addr_3, align 8


 <State 305>: 6.11ns
ST_305: tmp_12_3_3 [1/1] 0.00ns
:12  %tmp_12_3_3 = sext i32 %tmp_11_3_3 to i64

ST_305: tmp_13_3_3 [1/1] 3.40ns
:14  %tmp_13_3_3 = add nsw i64 %C_load_29, %tmp_12_3_3

ST_305: stg_1568 [1/1] 2.71ns
:15  store i64 %tmp_13_3_3, i64* %C_addr_3, align 8

ST_305: stg_1569 [1/1] 0.00ns
:16  br label %._crit_edge.3.3

ST_305: k_1_3_3 [1/1] 1.72ns
._crit_edge.3.3:0  %k_1_3_3 = add i7 %k_3, 4

ST_305: k_1_3_3_cast [1/1] 0.00ns
._crit_edge.3.3:1  %k_1_3_3_cast = zext i7 %k_1_3_3 to i8

ST_305: tmp_7_3_4 [1/1] 2.00ns
._crit_edge.3.3:2  %tmp_7_3_4 = icmp ult i8 %k_1_3_3_cast, %mB_read

ST_305: stg_1573 [1/1] 0.00ns
._crit_edge.3.3:3  br i1 %tmp_7_3_4, label %49, label %._crit_edge.3.4


 <State 306>: 9.09ns
ST_306: tmp_10_3_4_trn_cast1 [1/1] 0.00ns
:0  %tmp_10_3_4_trn_cast1 = zext i7 %k_1_3_3 to i14

ST_306: tmp_10_3_4_trn_cast [1/1] 0.00ns
:1  %tmp_10_3_4_trn_cast = zext i7 %k_1_3_3 to i14

ST_306: p_addr46 [1/1] 1.96ns
:2  %p_addr46 = add i14 %tmp_10_3_4_trn_cast, %phi_mul3

ST_306: tmp_87 [1/1] 0.00ns
:3  %tmp_87 = zext i14 %p_addr46 to i64

ST_306: A_addr_33 [1/1] 0.00ns
:4  %A_addr_33 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_87

ST_306: A_load_33 [2/2] 2.71ns
:5  %A_load_33 = load i32* %A_addr_33, align 4

ST_306: p_addr121 [1/1] 3.36ns
:6  %p_addr121 = mul i14 %tmp_10_3_4_trn_cast1, 100

ST_306: p_addr124 [1/1] 3.02ns
:7  %p_addr124 = add i14 %tmp_3_trn_cast, %p_addr121

ST_306: tmp_88 [1/1] 0.00ns
:8  %tmp_88 = zext i14 %p_addr124 to i64

ST_306: B_addr_33 [1/1] 0.00ns
:9  %B_addr_33 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_88

ST_306: B_load_33 [2/2] 2.71ns
:10  %B_load_33 = load i32* %B_addr_33, align 4


 <State 307>: 2.71ns
ST_307: A_load_33 [1/2] 2.71ns
:5  %A_load_33 = load i32* %A_addr_33, align 4

ST_307: B_load_33 [1/2] 2.71ns
:10  %B_load_33 = load i32* %B_addr_33, align 4


 <State 308>: 6.08ns
ST_308: tmp_11_3_4 [6/6] 6.08ns
:11  %tmp_11_3_4 = mul nsw i32 %B_load_33, %A_load_33


 <State 309>: 6.08ns
ST_309: tmp_11_3_4 [5/6] 6.08ns
:11  %tmp_11_3_4 = mul nsw i32 %B_load_33, %A_load_33


 <State 310>: 6.08ns
ST_310: tmp_11_3_4 [4/6] 6.08ns
:11  %tmp_11_3_4 = mul nsw i32 %B_load_33, %A_load_33


 <State 311>: 6.08ns
ST_311: tmp_11_3_4 [3/6] 6.08ns
:11  %tmp_11_3_4 = mul nsw i32 %B_load_33, %A_load_33


 <State 312>: 6.08ns
ST_312: tmp_11_3_4 [2/6] 6.08ns
:11  %tmp_11_3_4 = mul nsw i32 %B_load_33, %A_load_33

ST_312: C_load_33 [2/2] 2.71ns
:13  %C_load_33 = load i64* %C_addr_3, align 8


 <State 313>: 6.08ns
ST_313: tmp_11_3_4 [1/6] 6.08ns
:11  %tmp_11_3_4 = mul nsw i32 %B_load_33, %A_load_33

ST_313: C_load_33 [1/2] 2.71ns
:13  %C_load_33 = load i64* %C_addr_3, align 8


 <State 314>: 6.11ns
ST_314: tmp_12_3_4 [1/1] 0.00ns
:12  %tmp_12_3_4 = sext i32 %tmp_11_3_4 to i64

ST_314: tmp_13_3_4 [1/1] 3.40ns
:14  %tmp_13_3_4 = add nsw i64 %C_load_33, %tmp_12_3_4

ST_314: stg_1597 [1/1] 2.71ns
:15  store i64 %tmp_13_3_4, i64* %C_addr_3, align 8

ST_314: stg_1598 [1/1] 0.00ns
:16  br label %._crit_edge.3.4

ST_314: k_1_3_4 [1/1] 1.72ns
._crit_edge.3.4:0  %k_1_3_4 = add i7 %k_3, 5

ST_314: k_1_3_4_cast [1/1] 0.00ns
._crit_edge.3.4:1  %k_1_3_4_cast = zext i7 %k_1_3_4 to i8

ST_314: tmp_7_3_5 [1/1] 2.00ns
._crit_edge.3.4:2  %tmp_7_3_5 = icmp ult i8 %k_1_3_4_cast, %mB_read

ST_314: stg_1602 [1/1] 0.00ns
._crit_edge.3.4:3  br i1 %tmp_7_3_5, label %50, label %._crit_edge.3.5


 <State 315>: 9.09ns
ST_315: tmp_10_3_5_trn_cast1 [1/1] 0.00ns
:0  %tmp_10_3_5_trn_cast1 = zext i7 %k_1_3_4 to i14

ST_315: tmp_10_3_5_trn_cast [1/1] 0.00ns
:1  %tmp_10_3_5_trn_cast = zext i7 %k_1_3_4 to i14

ST_315: p_addr43 [1/1] 1.96ns
:2  %p_addr43 = add i14 %tmp_10_3_5_trn_cast, %phi_mul3

ST_315: tmp_93 [1/1] 0.00ns
:3  %tmp_93 = zext i14 %p_addr43 to i64

ST_315: A_addr_36 [1/1] 0.00ns
:4  %A_addr_36 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_93

ST_315: A_load_36 [2/2] 2.71ns
:5  %A_load_36 = load i32* %A_addr_36, align 4

ST_315: p_addr127 [1/1] 3.36ns
:6  %p_addr127 = mul i14 %tmp_10_3_5_trn_cast1, 100

ST_315: p_addr130 [1/1] 3.02ns
:7  %p_addr130 = add i14 %tmp_3_trn_cast, %p_addr127

ST_315: tmp_94 [1/1] 0.00ns
:8  %tmp_94 = zext i14 %p_addr130 to i64

ST_315: B_addr_36 [1/1] 0.00ns
:9  %B_addr_36 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_94

ST_315: B_load_36 [2/2] 2.71ns
:10  %B_load_36 = load i32* %B_addr_36, align 4


 <State 316>: 2.71ns
ST_316: A_load_36 [1/2] 2.71ns
:5  %A_load_36 = load i32* %A_addr_36, align 4

ST_316: B_load_36 [1/2] 2.71ns
:10  %B_load_36 = load i32* %B_addr_36, align 4


 <State 317>: 6.08ns
ST_317: tmp_11_3_5 [6/6] 6.08ns
:11  %tmp_11_3_5 = mul nsw i32 %B_load_36, %A_load_36


 <State 318>: 6.08ns
ST_318: tmp_11_3_5 [5/6] 6.08ns
:11  %tmp_11_3_5 = mul nsw i32 %B_load_36, %A_load_36


 <State 319>: 6.08ns
ST_319: tmp_11_3_5 [4/6] 6.08ns
:11  %tmp_11_3_5 = mul nsw i32 %B_load_36, %A_load_36


 <State 320>: 6.08ns
ST_320: tmp_11_3_5 [3/6] 6.08ns
:11  %tmp_11_3_5 = mul nsw i32 %B_load_36, %A_load_36


 <State 321>: 6.08ns
ST_321: tmp_11_3_5 [2/6] 6.08ns
:11  %tmp_11_3_5 = mul nsw i32 %B_load_36, %A_load_36

ST_321: C_load_36 [2/2] 2.71ns
:13  %C_load_36 = load i64* %C_addr_3, align 8


 <State 322>: 6.08ns
ST_322: tmp_11_3_5 [1/6] 6.08ns
:11  %tmp_11_3_5 = mul nsw i32 %B_load_36, %A_load_36

ST_322: C_load_36 [1/2] 2.71ns
:13  %C_load_36 = load i64* %C_addr_3, align 8


 <State 323>: 6.11ns
ST_323: tmp_12_3_5 [1/1] 0.00ns
:12  %tmp_12_3_5 = sext i32 %tmp_11_3_5 to i64

ST_323: tmp_13_3_5 [1/1] 3.40ns
:14  %tmp_13_3_5 = add nsw i64 %C_load_36, %tmp_12_3_5

ST_323: stg_1626 [1/1] 2.71ns
:15  store i64 %tmp_13_3_5, i64* %C_addr_3, align 8

ST_323: stg_1627 [1/1] 0.00ns
:16  br label %._crit_edge.3.5

ST_323: k_1_3_5 [1/1] 1.72ns
._crit_edge.3.5:0  %k_1_3_5 = add i7 %k_3, 6

ST_323: k_1_3_5_cast [1/1] 0.00ns
._crit_edge.3.5:1  %k_1_3_5_cast = zext i7 %k_1_3_5 to i8

ST_323: tmp_7_3_6 [1/1] 2.00ns
._crit_edge.3.5:2  %tmp_7_3_6 = icmp ult i8 %k_1_3_5_cast, %mB_read

ST_323: stg_1631 [1/1] 0.00ns
._crit_edge.3.5:3  br i1 %tmp_7_3_6, label %51, label %._crit_edge.3.6


 <State 324>: 9.09ns
ST_324: tmp_10_3_6_trn_cast1 [1/1] 0.00ns
:0  %tmp_10_3_6_trn_cast1 = zext i7 %k_1_3_5 to i14

ST_324: tmp_10_3_6_trn_cast [1/1] 0.00ns
:1  %tmp_10_3_6_trn_cast = zext i7 %k_1_3_5 to i14

ST_324: p_addr40 [1/1] 1.96ns
:2  %p_addr40 = add i14 %tmp_10_3_6_trn_cast, %phi_mul3

ST_324: tmp_99 [1/1] 0.00ns
:3  %tmp_99 = zext i14 %p_addr40 to i64

ST_324: A_addr_39 [1/1] 0.00ns
:4  %A_addr_39 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_99

ST_324: A_load_39 [2/2] 2.71ns
:5  %A_load_39 = load i32* %A_addr_39, align 4

ST_324: p_addr133 [1/1] 3.36ns
:6  %p_addr133 = mul i14 %tmp_10_3_6_trn_cast1, 100

ST_324: p_addr136 [1/1] 3.02ns
:7  %p_addr136 = add i14 %tmp_3_trn_cast, %p_addr133

ST_324: tmp_100 [1/1] 0.00ns
:8  %tmp_100 = zext i14 %p_addr136 to i64

ST_324: B_addr_39 [1/1] 0.00ns
:9  %B_addr_39 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_100

ST_324: B_load_39 [2/2] 2.71ns
:10  %B_load_39 = load i32* %B_addr_39, align 4


 <State 325>: 2.71ns
ST_325: A_load_39 [1/2] 2.71ns
:5  %A_load_39 = load i32* %A_addr_39, align 4

ST_325: B_load_39 [1/2] 2.71ns
:10  %B_load_39 = load i32* %B_addr_39, align 4


 <State 326>: 6.08ns
ST_326: tmp_11_3_6 [6/6] 6.08ns
:11  %tmp_11_3_6 = mul nsw i32 %B_load_39, %A_load_39


 <State 327>: 6.08ns
ST_327: tmp_11_3_6 [5/6] 6.08ns
:11  %tmp_11_3_6 = mul nsw i32 %B_load_39, %A_load_39


 <State 328>: 6.08ns
ST_328: tmp_11_3_6 [4/6] 6.08ns
:11  %tmp_11_3_6 = mul nsw i32 %B_load_39, %A_load_39


 <State 329>: 6.08ns
ST_329: tmp_11_3_6 [3/6] 6.08ns
:11  %tmp_11_3_6 = mul nsw i32 %B_load_39, %A_load_39


 <State 330>: 6.08ns
ST_330: tmp_11_3_6 [2/6] 6.08ns
:11  %tmp_11_3_6 = mul nsw i32 %B_load_39, %A_load_39

ST_330: C_load_39 [2/2] 2.71ns
:13  %C_load_39 = load i64* %C_addr_3, align 8


 <State 331>: 6.08ns
ST_331: tmp_11_3_6 [1/6] 6.08ns
:11  %tmp_11_3_6 = mul nsw i32 %B_load_39, %A_load_39

ST_331: C_load_39 [1/2] 2.71ns
:13  %C_load_39 = load i64* %C_addr_3, align 8


 <State 332>: 6.11ns
ST_332: tmp_12_3_6 [1/1] 0.00ns
:12  %tmp_12_3_6 = sext i32 %tmp_11_3_6 to i64

ST_332: tmp_13_3_6 [1/1] 3.40ns
:14  %tmp_13_3_6 = add nsw i64 %C_load_39, %tmp_12_3_6

ST_332: stg_1655 [1/1] 2.71ns
:15  store i64 %tmp_13_3_6, i64* %C_addr_3, align 8

ST_332: stg_1656 [1/1] 0.00ns
:16  br label %._crit_edge.3.6

ST_332: k_1_3_6 [1/1] 1.72ns
._crit_edge.3.6:0  %k_1_3_6 = add i7 %k_3, 7

ST_332: k_1_3_6_cast [1/1] 0.00ns
._crit_edge.3.6:1  %k_1_3_6_cast = zext i7 %k_1_3_6 to i8

ST_332: tmp_7_3_7 [1/1] 2.00ns
._crit_edge.3.6:2  %tmp_7_3_7 = icmp ult i8 %k_1_3_6_cast, %mB_read

ST_332: stg_1660 [1/1] 0.00ns
._crit_edge.3.6:3  br i1 %tmp_7_3_7, label %52, label %._crit_edge.3.7


 <State 333>: 9.09ns
ST_333: tmp_10_3_7_trn_cast1 [1/1] 0.00ns
:0  %tmp_10_3_7_trn_cast1 = zext i7 %k_1_3_6 to i14

ST_333: tmp_10_3_7_trn_cast [1/1] 0.00ns
:1  %tmp_10_3_7_trn_cast = zext i7 %k_1_3_6 to i14

ST_333: p_addr37 [1/1] 1.96ns
:2  %p_addr37 = add i14 %tmp_10_3_7_trn_cast, %phi_mul3

ST_333: tmp_103 [1/1] 0.00ns
:3  %tmp_103 = zext i14 %p_addr37 to i64

ST_333: A_addr_42 [1/1] 0.00ns
:4  %A_addr_42 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_103

ST_333: A_load_42 [2/2] 2.71ns
:5  %A_load_42 = load i32* %A_addr_42, align 4

ST_333: p_addr139 [1/1] 3.36ns
:6  %p_addr139 = mul i14 %tmp_10_3_7_trn_cast1, 100

ST_333: p_addr140 [1/1] 3.02ns
:7  %p_addr140 = add i14 %tmp_3_trn_cast, %p_addr139

ST_333: tmp_104 [1/1] 0.00ns
:8  %tmp_104 = zext i14 %p_addr140 to i64

ST_333: B_addr_42 [1/1] 0.00ns
:9  %B_addr_42 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_104

ST_333: B_load_42 [2/2] 2.71ns
:10  %B_load_42 = load i32* %B_addr_42, align 4


 <State 334>: 2.71ns
ST_334: A_load_42 [1/2] 2.71ns
:5  %A_load_42 = load i32* %A_addr_42, align 4

ST_334: B_load_42 [1/2] 2.71ns
:10  %B_load_42 = load i32* %B_addr_42, align 4


 <State 335>: 6.08ns
ST_335: tmp_11_3_7 [6/6] 6.08ns
:11  %tmp_11_3_7 = mul nsw i32 %B_load_42, %A_load_42


 <State 336>: 6.08ns
ST_336: tmp_11_3_7 [5/6] 6.08ns
:11  %tmp_11_3_7 = mul nsw i32 %B_load_42, %A_load_42


 <State 337>: 6.08ns
ST_337: tmp_11_3_7 [4/6] 6.08ns
:11  %tmp_11_3_7 = mul nsw i32 %B_load_42, %A_load_42


 <State 338>: 6.08ns
ST_338: tmp_11_3_7 [3/6] 6.08ns
:11  %tmp_11_3_7 = mul nsw i32 %B_load_42, %A_load_42


 <State 339>: 6.08ns
ST_339: tmp_11_3_7 [2/6] 6.08ns
:11  %tmp_11_3_7 = mul nsw i32 %B_load_42, %A_load_42

ST_339: C_load_42 [2/2] 2.71ns
:13  %C_load_42 = load i64* %C_addr_3, align 8


 <State 340>: 6.08ns
ST_340: tmp_11_3_7 [1/6] 6.08ns
:11  %tmp_11_3_7 = mul nsw i32 %B_load_42, %A_load_42

ST_340: C_load_42 [1/2] 2.71ns
:13  %C_load_42 = load i64* %C_addr_3, align 8


 <State 341>: 6.11ns
ST_341: tmp_12_3_7 [1/1] 0.00ns
:12  %tmp_12_3_7 = sext i32 %tmp_11_3_7 to i64

ST_341: tmp_13_3_7 [1/1] 3.40ns
:14  %tmp_13_3_7 = add nsw i64 %C_load_42, %tmp_12_3_7

ST_341: stg_1684 [1/1] 2.71ns
:15  store i64 %tmp_13_3_7, i64* %C_addr_3, align 8

ST_341: stg_1685 [1/1] 0.00ns
:16  br label %._crit_edge.3.7

ST_341: k_1_3_7 [1/1] 1.72ns
._crit_edge.3.7:0  %k_1_3_7 = add i7 %k_3, 8

ST_341: k_1_3_7_cast [1/1] 0.00ns
._crit_edge.3.7:1  %k_1_3_7_cast = zext i7 %k_1_3_7 to i8

ST_341: tmp_7_3_8 [1/1] 2.00ns
._crit_edge.3.7:2  %tmp_7_3_8 = icmp ult i8 %k_1_3_7_cast, %mB_read

ST_341: stg_1689 [1/1] 0.00ns
._crit_edge.3.7:3  br i1 %tmp_7_3_8, label %53, label %._crit_edge.3.8


 <State 342>: 9.09ns
ST_342: tmp_10_3_8_trn_cast1 [1/1] 0.00ns
:0  %tmp_10_3_8_trn_cast1 = zext i7 %k_1_3_7 to i14

ST_342: tmp_10_3_8_trn_cast [1/1] 0.00ns
:1  %tmp_10_3_8_trn_cast = zext i7 %k_1_3_7 to i14

ST_342: p_addr34 [1/1] 1.96ns
:2  %p_addr34 = add i14 %tmp_10_3_8_trn_cast, %phi_mul3

ST_342: tmp_107 [1/1] 0.00ns
:3  %tmp_107 = zext i14 %p_addr34 to i64

ST_342: A_addr_44 [1/1] 0.00ns
:4  %A_addr_44 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_107

ST_342: A_load_44 [2/2] 2.71ns
:5  %A_load_44 = load i32* %A_addr_44, align 4

ST_342: p_addr143 [1/1] 3.36ns
:6  %p_addr143 = mul i14 %tmp_10_3_8_trn_cast1, 100

ST_342: p_addr144 [1/1] 3.02ns
:7  %p_addr144 = add i14 %tmp_3_trn_cast, %p_addr143

ST_342: tmp_108 [1/1] 0.00ns
:8  %tmp_108 = zext i14 %p_addr144 to i64

ST_342: B_addr_44 [1/1] 0.00ns
:9  %B_addr_44 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_108

ST_342: B_load_44 [2/2] 2.71ns
:10  %B_load_44 = load i32* %B_addr_44, align 4


 <State 343>: 2.71ns
ST_343: A_load_44 [1/2] 2.71ns
:5  %A_load_44 = load i32* %A_addr_44, align 4

ST_343: B_load_44 [1/2] 2.71ns
:10  %B_load_44 = load i32* %B_addr_44, align 4


 <State 344>: 6.08ns
ST_344: tmp_11_3_8 [6/6] 6.08ns
:11  %tmp_11_3_8 = mul nsw i32 %B_load_44, %A_load_44


 <State 345>: 6.08ns
ST_345: tmp_11_3_8 [5/6] 6.08ns
:11  %tmp_11_3_8 = mul nsw i32 %B_load_44, %A_load_44


 <State 346>: 6.08ns
ST_346: tmp_11_3_8 [4/6] 6.08ns
:11  %tmp_11_3_8 = mul nsw i32 %B_load_44, %A_load_44


 <State 347>: 6.08ns
ST_347: tmp_11_3_8 [3/6] 6.08ns
:11  %tmp_11_3_8 = mul nsw i32 %B_load_44, %A_load_44


 <State 348>: 6.08ns
ST_348: tmp_11_3_8 [2/6] 6.08ns
:11  %tmp_11_3_8 = mul nsw i32 %B_load_44, %A_load_44

ST_348: C_load_44 [2/2] 2.71ns
:13  %C_load_44 = load i64* %C_addr_3, align 8


 <State 349>: 6.08ns
ST_349: tmp_11_3_8 [1/6] 6.08ns
:11  %tmp_11_3_8 = mul nsw i32 %B_load_44, %A_load_44

ST_349: C_load_44 [1/2] 2.71ns
:13  %C_load_44 = load i64* %C_addr_3, align 8


 <State 350>: 8.10ns
ST_350: tmp_12_3_8 [1/1] 0.00ns
:12  %tmp_12_3_8 = sext i32 %tmp_11_3_8 to i64

ST_350: tmp_13_3_8 [1/1] 3.40ns
:14  %tmp_13_3_8 = add nsw i64 %C_load_44, %tmp_12_3_8

ST_350: stg_1713 [1/1] 2.71ns
:15  store i64 %tmp_13_3_8, i64* %C_addr_3, align 8

ST_350: stg_1714 [1/1] 0.00ns
:16  br label %._crit_edge.3.8

ST_350: k_1_3_8 [1/1] 1.72ns
._crit_edge.3.8:0  %k_1_3_8 = add i7 %k_3, 9

ST_350: k_1_3_8_cast [1/1] 0.00ns
._crit_edge.3.8:1  %k_1_3_8_cast = zext i7 %k_1_3_8 to i8

ST_350: tmp_7_3_9 [1/1] 2.00ns
._crit_edge.3.8:2  %tmp_7_3_9 = icmp ult i8 %k_1_3_8_cast, %mB_read

ST_350: stg_1718 [1/1] 0.00ns
._crit_edge.3.8:3  br i1 %tmp_7_3_9, label %54, label %._crit_edge.3.9

ST_350: tmp_10_3_9_trn_cast1 [1/1] 0.00ns
:0  %tmp_10_3_9_trn_cast1 = zext i7 %k_1_3_8 to i14

ST_350: tmp_10_3_9_trn_cast [1/1] 0.00ns
:1  %tmp_10_3_9_trn_cast = zext i7 %k_1_3_8 to i14

ST_350: p_addr31 [1/1] 1.96ns
:2  %p_addr31 = add i14 %tmp_10_3_9_trn_cast, %phi_mul3

ST_350: p_addr147 [1/1] 3.36ns
:6  %p_addr147 = mul i14 %tmp_10_3_9_trn_cast1, 100

ST_350: p_addr148 [1/1] 3.02ns
:7  %p_addr148 = add i14 %tmp_3_trn_cast, %p_addr147


 <State 351>: 2.71ns
ST_351: tmp_111 [1/1] 0.00ns
:3  %tmp_111 = zext i14 %p_addr31 to i64

ST_351: A_addr_46 [1/1] 0.00ns
:4  %A_addr_46 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_111

ST_351: A_load_46 [2/2] 2.71ns
:5  %A_load_46 = load i32* %A_addr_46, align 4

ST_351: tmp_112 [1/1] 0.00ns
:8  %tmp_112 = zext i14 %p_addr148 to i64

ST_351: B_addr_46 [1/1] 0.00ns
:9  %B_addr_46 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_112

ST_351: B_load_46 [2/2] 2.71ns
:10  %B_load_46 = load i32* %B_addr_46, align 4


 <State 352>: 2.71ns
ST_352: A_load_46 [1/2] 2.71ns
:5  %A_load_46 = load i32* %A_addr_46, align 4

ST_352: B_load_46 [1/2] 2.71ns
:10  %B_load_46 = load i32* %B_addr_46, align 4


 <State 353>: 6.08ns
ST_353: tmp_11_3_9 [6/6] 6.08ns
:11  %tmp_11_3_9 = mul nsw i32 %B_load_46, %A_load_46


 <State 354>: 6.08ns
ST_354: tmp_11_3_9 [5/6] 6.08ns
:11  %tmp_11_3_9 = mul nsw i32 %B_load_46, %A_load_46


 <State 355>: 6.08ns
ST_355: tmp_11_3_9 [4/6] 6.08ns
:11  %tmp_11_3_9 = mul nsw i32 %B_load_46, %A_load_46


 <State 356>: 6.08ns
ST_356: tmp_11_3_9 [3/6] 6.08ns
:11  %tmp_11_3_9 = mul nsw i32 %B_load_46, %A_load_46


 <State 357>: 6.08ns
ST_357: tmp_11_3_9 [2/6] 6.08ns
:11  %tmp_11_3_9 = mul nsw i32 %B_load_46, %A_load_46

ST_357: C_load_46 [2/2] 2.71ns
:13  %C_load_46 = load i64* %C_addr_3, align 8


 <State 358>: 6.08ns
ST_358: tmp_11_3_9 [1/6] 6.08ns
:11  %tmp_11_3_9 = mul nsw i32 %B_load_46, %A_load_46

ST_358: C_load_46 [1/2] 2.71ns
:13  %C_load_46 = load i64* %C_addr_3, align 8


 <State 359>: 6.11ns
ST_359: tmp_12_3_9 [1/1] 0.00ns
:12  %tmp_12_3_9 = sext i32 %tmp_11_3_9 to i64

ST_359: tmp_13_3_9 [1/1] 3.40ns
:14  %tmp_13_3_9 = add nsw i64 %C_load_46, %tmp_12_3_9

ST_359: stg_1742 [1/1] 2.71ns
:15  store i64 %tmp_13_3_9, i64* %C_addr_3, align 8

ST_359: stg_1743 [1/1] 0.00ns
:16  br label %._crit_edge.3.9

ST_359: k_1_3_9 [1/1] 1.72ns
._crit_edge.3.9:0  %k_1_3_9 = add i7 %k_3, 10

ST_359: stg_1745 [1/1] 0.00ns
._crit_edge.3.9:1  br label %43


 <State 360>: 9.09ns
ST_360: k_4 [1/1] 0.00ns
:0  %k_4 = phi i7 [ 0, %68 ], [ %k_1_4_9, %._crit_edge.4.9 ]

ST_360: k_4_cast [1/1] 0.00ns
:1  %k_4_cast = zext i7 %k_4 to i8

ST_360: empty_13 [1/1] 0.00ns
:2  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

ST_360: exitcond_4 [1/1] 1.97ns
:3  %exitcond_4 = icmp eq i7 %k_4, -28

ST_360: stg_1750 [1/1] 0.00ns
:4  br i1 %exitcond_4, label %.loopexit.4, label %57

ST_360: stg_1751 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str3) nounwind

ST_360: tmp_7_4 [1/1] 2.00ns
:1  %tmp_7_4 = icmp ult i8 %k_4_cast, %mB_read

ST_360: stg_1753 [1/1] 0.00ns
:2  br i1 %tmp_7_4, label %58, label %._crit_edge.4.0

ST_360: tmp_10_4_trn_cast1 [1/1] 0.00ns
:0  %tmp_10_4_trn_cast1 = zext i7 %k_4 to i14

ST_360: tmp_10_4_trn_cast [1/1] 0.00ns
:1  %tmp_10_4_trn_cast = zext i7 %k_4 to i14

ST_360: p_addr28 [1/1] 1.96ns
:2  %p_addr28 = add i14 %tmp_10_4_trn_cast, %phi_mul4

ST_360: tmp_85 [1/1] 0.00ns
:3  %tmp_85 = zext i14 %p_addr28 to i64

ST_360: A_addr_28 [1/1] 0.00ns
:4  %A_addr_28 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_85

ST_360: A_load_28 [2/2] 2.71ns
:5  %A_load_28 = load i32* %A_addr_28, align 4

ST_360: p_addr111 [1/1] 3.36ns
:6  %p_addr111 = mul i14 %tmp_10_4_trn_cast1, 100

ST_360: p_addr112 [1/1] 3.02ns
:7  %p_addr112 = add i14 %tmp_4_trn_cast, %p_addr111

ST_360: tmp_86 [1/1] 0.00ns
:8  %tmp_86 = zext i14 %p_addr112 to i64

ST_360: B_addr_28 [1/1] 0.00ns
:9  %B_addr_28 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_86

ST_360: B_load_28 [2/2] 2.71ns
:10  %B_load_28 = load i32* %B_addr_28, align 4

ST_360: empty_12 [1/1] 0.00ns
.loopexit.4:0  %empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str1, i32 %tmp_18) nounwind

ST_360: j_1_4 [1/1] 1.72ns
.loopexit.4:1  %j_1_4 = add i7 %j, 5

ST_360: stg_1767 [1/1] 0.00ns
.loopexit.4:2  br label %2


 <State 361>: 2.71ns
ST_361: A_load_28 [1/2] 2.71ns
:5  %A_load_28 = load i32* %A_addr_28, align 4

ST_361: B_load_28 [1/2] 2.71ns
:10  %B_load_28 = load i32* %B_addr_28, align 4


 <State 362>: 6.08ns
ST_362: tmp_11_4 [6/6] 6.08ns
:11  %tmp_11_4 = mul nsw i32 %B_load_28, %A_load_28


 <State 363>: 6.08ns
ST_363: tmp_11_4 [5/6] 6.08ns
:11  %tmp_11_4 = mul nsw i32 %B_load_28, %A_load_28


 <State 364>: 6.08ns
ST_364: tmp_11_4 [4/6] 6.08ns
:11  %tmp_11_4 = mul nsw i32 %B_load_28, %A_load_28


 <State 365>: 6.08ns
ST_365: tmp_11_4 [3/6] 6.08ns
:11  %tmp_11_4 = mul nsw i32 %B_load_28, %A_load_28


 <State 366>: 6.08ns
ST_366: tmp_11_4 [2/6] 6.08ns
:11  %tmp_11_4 = mul nsw i32 %B_load_28, %A_load_28

ST_366: C_load_28 [2/2] 2.71ns
:13  %C_load_28 = load i64* %C_addr_4, align 8


 <State 367>: 6.08ns
ST_367: tmp_11_4 [1/6] 6.08ns
:11  %tmp_11_4 = mul nsw i32 %B_load_28, %A_load_28

ST_367: C_load_28 [1/2] 2.71ns
:13  %C_load_28 = load i64* %C_addr_4, align 8


 <State 368>: 9.09ns
ST_368: tmp_12_4 [1/1] 0.00ns
:12  %tmp_12_4 = sext i32 %tmp_11_4 to i64

ST_368: tmp_13_4 [1/1] 3.40ns
:14  %tmp_13_4 = add nsw i64 %C_load_28, %tmp_12_4

ST_368: stg_1780 [1/1] 2.71ns
:15  store i64 %tmp_13_4, i64* %C_addr_4, align 8

ST_368: stg_1781 [1/1] 0.00ns
:16  br label %._crit_edge.4.0

ST_368: k_1_4_s [1/1] 0.00ns
._crit_edge.4.0:0  %k_1_4_s = or i7 %k_4, 1

ST_368: k_1_4_cast [1/1] 0.00ns
._crit_edge.4.0:1  %k_1_4_cast = zext i7 %k_1_4_s to i8

ST_368: tmp_7_4_1 [1/1] 2.00ns
._crit_edge.4.0:2  %tmp_7_4_1 = icmp ult i8 %k_1_4_cast, %mB_read

ST_368: stg_1785 [1/1] 0.00ns
._crit_edge.4.0:3  br i1 %tmp_7_4_1, label %59, label %._crit_edge.4.1

ST_368: tmp_10_4_1_trn_cast1 [1/1] 0.00ns
:0  %tmp_10_4_1_trn_cast1 = zext i7 %k_1_4_s to i14

ST_368: tmp_10_4_1_trn_cast [1/1] 0.00ns
:1  %tmp_10_4_1_trn_cast = zext i7 %k_1_4_s to i14

ST_368: p_addr25 [1/1] 1.96ns
:2  %p_addr25 = add i14 %tmp_10_4_1_trn_cast, %phi_mul4

ST_368: tmp_91 [1/1] 0.00ns
:3  %tmp_91 = zext i14 %p_addr25 to i64

ST_368: A_addr_32 [1/1] 0.00ns
:4  %A_addr_32 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_91

ST_368: A_load_32 [2/2] 2.71ns
:5  %A_load_32 = load i32* %A_addr_32, align 4

ST_368: p_addr119 [1/1] 3.36ns
:6  %p_addr119 = mul i14 %tmp_10_4_1_trn_cast1, 100

ST_368: p_addr120 [1/1] 3.02ns
:7  %p_addr120 = add i14 %tmp_4_trn_cast, %p_addr119

ST_368: tmp_92 [1/1] 0.00ns
:8  %tmp_92 = zext i14 %p_addr120 to i64

ST_368: B_addr_32 [1/1] 0.00ns
:9  %B_addr_32 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_92

ST_368: B_load_32 [2/2] 2.71ns
:10  %B_load_32 = load i32* %B_addr_32, align 4


 <State 369>: 2.71ns
ST_369: A_load_32 [1/2] 2.71ns
:5  %A_load_32 = load i32* %A_addr_32, align 4

ST_369: B_load_32 [1/2] 2.71ns
:10  %B_load_32 = load i32* %B_addr_32, align 4


 <State 370>: 6.08ns
ST_370: tmp_11_4_1 [6/6] 6.08ns
:11  %tmp_11_4_1 = mul nsw i32 %B_load_32, %A_load_32


 <State 371>: 6.08ns
ST_371: tmp_11_4_1 [5/6] 6.08ns
:11  %tmp_11_4_1 = mul nsw i32 %B_load_32, %A_load_32


 <State 372>: 6.08ns
ST_372: tmp_11_4_1 [4/6] 6.08ns
:11  %tmp_11_4_1 = mul nsw i32 %B_load_32, %A_load_32


 <State 373>: 6.08ns
ST_373: tmp_11_4_1 [3/6] 6.08ns
:11  %tmp_11_4_1 = mul nsw i32 %B_load_32, %A_load_32


 <State 374>: 6.08ns
ST_374: tmp_11_4_1 [2/6] 6.08ns
:11  %tmp_11_4_1 = mul nsw i32 %B_load_32, %A_load_32

ST_374: C_load_32 [2/2] 2.71ns
:13  %C_load_32 = load i64* %C_addr_4, align 8


 <State 375>: 6.08ns
ST_375: tmp_11_4_1 [1/6] 6.08ns
:11  %tmp_11_4_1 = mul nsw i32 %B_load_32, %A_load_32

ST_375: C_load_32 [1/2] 2.71ns
:13  %C_load_32 = load i64* %C_addr_4, align 8


 <State 376>: 6.11ns
ST_376: tmp_12_4_1 [1/1] 0.00ns
:12  %tmp_12_4_1 = sext i32 %tmp_11_4_1 to i64

ST_376: tmp_13_4_1 [1/1] 3.40ns
:14  %tmp_13_4_1 = add nsw i64 %C_load_32, %tmp_12_4_1

ST_376: stg_1809 [1/1] 2.71ns
:15  store i64 %tmp_13_4_1, i64* %C_addr_4, align 8

ST_376: stg_1810 [1/1] 0.00ns
:16  br label %._crit_edge.4.1

ST_376: k_1_4_1 [1/1] 1.72ns
._crit_edge.4.1:0  %k_1_4_1 = add i7 %k_4, 2

ST_376: k_1_4_1_cast [1/1] 0.00ns
._crit_edge.4.1:1  %k_1_4_1_cast = zext i7 %k_1_4_1 to i8

ST_376: tmp_7_4_2 [1/1] 2.00ns
._crit_edge.4.1:2  %tmp_7_4_2 = icmp ult i8 %k_1_4_1_cast, %mB_read

ST_376: stg_1814 [1/1] 0.00ns
._crit_edge.4.1:3  br i1 %tmp_7_4_2, label %60, label %._crit_edge.4.2


 <State 377>: 9.09ns
ST_377: tmp_10_4_2_trn_cast1 [1/1] 0.00ns
:0  %tmp_10_4_2_trn_cast1 = zext i7 %k_1_4_1 to i14

ST_377: tmp_10_4_2_trn_cast [1/1] 0.00ns
:1  %tmp_10_4_2_trn_cast = zext i7 %k_1_4_1 to i14

ST_377: p_addr22 [1/1] 1.96ns
:2  %p_addr22 = add i14 %tmp_10_4_2_trn_cast, %phi_mul4

ST_377: tmp_97 [1/1] 0.00ns
:3  %tmp_97 = zext i14 %p_addr22 to i64

ST_377: A_addr_35 [1/1] 0.00ns
:4  %A_addr_35 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_97

ST_377: A_load_35 [2/2] 2.71ns
:5  %A_load_35 = load i32* %A_addr_35, align 4

ST_377: p_addr125 [1/1] 3.36ns
:6  %p_addr125 = mul i14 %tmp_10_4_2_trn_cast1, 100

ST_377: p_addr126 [1/1] 3.02ns
:7  %p_addr126 = add i14 %tmp_4_trn_cast, %p_addr125

ST_377: tmp_98 [1/1] 0.00ns
:8  %tmp_98 = zext i14 %p_addr126 to i64

ST_377: B_addr_35 [1/1] 0.00ns
:9  %B_addr_35 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_98

ST_377: B_load_35 [2/2] 2.71ns
:10  %B_load_35 = load i32* %B_addr_35, align 4


 <State 378>: 2.71ns
ST_378: A_load_35 [1/2] 2.71ns
:5  %A_load_35 = load i32* %A_addr_35, align 4

ST_378: B_load_35 [1/2] 2.71ns
:10  %B_load_35 = load i32* %B_addr_35, align 4


 <State 379>: 6.08ns
ST_379: tmp_11_4_2 [6/6] 6.08ns
:11  %tmp_11_4_2 = mul nsw i32 %B_load_35, %A_load_35


 <State 380>: 6.08ns
ST_380: tmp_11_4_2 [5/6] 6.08ns
:11  %tmp_11_4_2 = mul nsw i32 %B_load_35, %A_load_35


 <State 381>: 6.08ns
ST_381: tmp_11_4_2 [4/6] 6.08ns
:11  %tmp_11_4_2 = mul nsw i32 %B_load_35, %A_load_35


 <State 382>: 6.08ns
ST_382: tmp_11_4_2 [3/6] 6.08ns
:11  %tmp_11_4_2 = mul nsw i32 %B_load_35, %A_load_35


 <State 383>: 6.08ns
ST_383: tmp_11_4_2 [2/6] 6.08ns
:11  %tmp_11_4_2 = mul nsw i32 %B_load_35, %A_load_35

ST_383: C_load_35 [2/2] 2.71ns
:13  %C_load_35 = load i64* %C_addr_4, align 8


 <State 384>: 6.08ns
ST_384: tmp_11_4_2 [1/6] 6.08ns
:11  %tmp_11_4_2 = mul nsw i32 %B_load_35, %A_load_35

ST_384: C_load_35 [1/2] 2.71ns
:13  %C_load_35 = load i64* %C_addr_4, align 8


 <State 385>: 6.11ns
ST_385: tmp_12_4_2 [1/1] 0.00ns
:12  %tmp_12_4_2 = sext i32 %tmp_11_4_2 to i64

ST_385: tmp_13_4_2 [1/1] 3.40ns
:14  %tmp_13_4_2 = add nsw i64 %C_load_35, %tmp_12_4_2

ST_385: stg_1838 [1/1] 2.71ns
:15  store i64 %tmp_13_4_2, i64* %C_addr_4, align 8

ST_385: stg_1839 [1/1] 0.00ns
:16  br label %._crit_edge.4.2

ST_385: k_1_4_2 [1/1] 1.72ns
._crit_edge.4.2:0  %k_1_4_2 = add i7 %k_4, 3

ST_385: k_1_4_2_cast [1/1] 0.00ns
._crit_edge.4.2:1  %k_1_4_2_cast = zext i7 %k_1_4_2 to i8

ST_385: tmp_7_4_3 [1/1] 2.00ns
._crit_edge.4.2:2  %tmp_7_4_3 = icmp ult i8 %k_1_4_2_cast, %mB_read

ST_385: stg_1843 [1/1] 0.00ns
._crit_edge.4.2:3  br i1 %tmp_7_4_3, label %61, label %._crit_edge.4.3


 <State 386>: 9.09ns
ST_386: tmp_10_4_3_trn_cast1 [1/1] 0.00ns
:0  %tmp_10_4_3_trn_cast1 = zext i7 %k_1_4_2 to i14

ST_386: tmp_10_4_3_trn_cast [1/1] 0.00ns
:1  %tmp_10_4_3_trn_cast = zext i7 %k_1_4_2 to i14

ST_386: p_addr19 [1/1] 1.96ns
:2  %p_addr19 = add i14 %tmp_10_4_3_trn_cast, %phi_mul4

ST_386: tmp_101 [1/1] 0.00ns
:3  %tmp_101 = zext i14 %p_addr19 to i64

ST_386: A_addr_38 [1/1] 0.00ns
:4  %A_addr_38 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_101

ST_386: A_load_38 [2/2] 2.71ns
:5  %A_load_38 = load i32* %A_addr_38, align 4

ST_386: p_addr131 [1/1] 3.36ns
:6  %p_addr131 = mul i14 %tmp_10_4_3_trn_cast1, 100

ST_386: p_addr132 [1/1] 3.02ns
:7  %p_addr132 = add i14 %tmp_4_trn_cast, %p_addr131

ST_386: tmp_102 [1/1] 0.00ns
:8  %tmp_102 = zext i14 %p_addr132 to i64

ST_386: B_addr_38 [1/1] 0.00ns
:9  %B_addr_38 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_102

ST_386: B_load_38 [2/2] 2.71ns
:10  %B_load_38 = load i32* %B_addr_38, align 4


 <State 387>: 2.71ns
ST_387: A_load_38 [1/2] 2.71ns
:5  %A_load_38 = load i32* %A_addr_38, align 4

ST_387: B_load_38 [1/2] 2.71ns
:10  %B_load_38 = load i32* %B_addr_38, align 4


 <State 388>: 6.08ns
ST_388: tmp_11_4_3 [6/6] 6.08ns
:11  %tmp_11_4_3 = mul nsw i32 %B_load_38, %A_load_38


 <State 389>: 6.08ns
ST_389: tmp_11_4_3 [5/6] 6.08ns
:11  %tmp_11_4_3 = mul nsw i32 %B_load_38, %A_load_38


 <State 390>: 6.08ns
ST_390: tmp_11_4_3 [4/6] 6.08ns
:11  %tmp_11_4_3 = mul nsw i32 %B_load_38, %A_load_38


 <State 391>: 6.08ns
ST_391: tmp_11_4_3 [3/6] 6.08ns
:11  %tmp_11_4_3 = mul nsw i32 %B_load_38, %A_load_38


 <State 392>: 6.08ns
ST_392: tmp_11_4_3 [2/6] 6.08ns
:11  %tmp_11_4_3 = mul nsw i32 %B_load_38, %A_load_38

ST_392: C_load_38 [2/2] 2.71ns
:13  %C_load_38 = load i64* %C_addr_4, align 8


 <State 393>: 6.08ns
ST_393: tmp_11_4_3 [1/6] 6.08ns
:11  %tmp_11_4_3 = mul nsw i32 %B_load_38, %A_load_38

ST_393: C_load_38 [1/2] 2.71ns
:13  %C_load_38 = load i64* %C_addr_4, align 8


 <State 394>: 6.11ns
ST_394: tmp_12_4_3 [1/1] 0.00ns
:12  %tmp_12_4_3 = sext i32 %tmp_11_4_3 to i64

ST_394: tmp_13_4_3 [1/1] 3.40ns
:14  %tmp_13_4_3 = add nsw i64 %C_load_38, %tmp_12_4_3

ST_394: stg_1867 [1/1] 2.71ns
:15  store i64 %tmp_13_4_3, i64* %C_addr_4, align 8

ST_394: stg_1868 [1/1] 0.00ns
:16  br label %._crit_edge.4.3

ST_394: k_1_4_3 [1/1] 1.72ns
._crit_edge.4.3:0  %k_1_4_3 = add i7 %k_4, 4

ST_394: k_1_4_3_cast [1/1] 0.00ns
._crit_edge.4.3:1  %k_1_4_3_cast = zext i7 %k_1_4_3 to i8

ST_394: tmp_7_4_4 [1/1] 2.00ns
._crit_edge.4.3:2  %tmp_7_4_4 = icmp ult i8 %k_1_4_3_cast, %mB_read

ST_394: stg_1872 [1/1] 0.00ns
._crit_edge.4.3:3  br i1 %tmp_7_4_4, label %62, label %._crit_edge.4.4


 <State 395>: 9.09ns
ST_395: tmp_10_4_4_trn_cast1 [1/1] 0.00ns
:0  %tmp_10_4_4_trn_cast1 = zext i7 %k_1_4_3 to i14

ST_395: tmp_10_4_4_trn_cast [1/1] 0.00ns
:1  %tmp_10_4_4_trn_cast = zext i7 %k_1_4_3 to i14

ST_395: p_addr16 [1/1] 1.96ns
:2  %p_addr16 = add i14 %tmp_10_4_4_trn_cast, %phi_mul4

ST_395: tmp_105 [1/1] 0.00ns
:3  %tmp_105 = zext i14 %p_addr16 to i64

ST_395: A_addr_41 [1/1] 0.00ns
:4  %A_addr_41 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_105

ST_395: A_load_41 [2/2] 2.71ns
:5  %A_load_41 = load i32* %A_addr_41, align 4

ST_395: p_addr137 [1/1] 3.36ns
:6  %p_addr137 = mul i14 %tmp_10_4_4_trn_cast1, 100

ST_395: p_addr138 [1/1] 3.02ns
:7  %p_addr138 = add i14 %tmp_4_trn_cast, %p_addr137

ST_395: tmp_106 [1/1] 0.00ns
:8  %tmp_106 = zext i14 %p_addr138 to i64

ST_395: B_addr_41 [1/1] 0.00ns
:9  %B_addr_41 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_106

ST_395: B_load_41 [2/2] 2.71ns
:10  %B_load_41 = load i32* %B_addr_41, align 4


 <State 396>: 2.71ns
ST_396: A_load_41 [1/2] 2.71ns
:5  %A_load_41 = load i32* %A_addr_41, align 4

ST_396: B_load_41 [1/2] 2.71ns
:10  %B_load_41 = load i32* %B_addr_41, align 4


 <State 397>: 6.08ns
ST_397: tmp_11_4_4 [6/6] 6.08ns
:11  %tmp_11_4_4 = mul nsw i32 %B_load_41, %A_load_41


 <State 398>: 6.08ns
ST_398: tmp_11_4_4 [5/6] 6.08ns
:11  %tmp_11_4_4 = mul nsw i32 %B_load_41, %A_load_41


 <State 399>: 6.08ns
ST_399: tmp_11_4_4 [4/6] 6.08ns
:11  %tmp_11_4_4 = mul nsw i32 %B_load_41, %A_load_41


 <State 400>: 6.08ns
ST_400: tmp_11_4_4 [3/6] 6.08ns
:11  %tmp_11_4_4 = mul nsw i32 %B_load_41, %A_load_41


 <State 401>: 6.08ns
ST_401: tmp_11_4_4 [2/6] 6.08ns
:11  %tmp_11_4_4 = mul nsw i32 %B_load_41, %A_load_41

ST_401: C_load_41 [2/2] 2.71ns
:13  %C_load_41 = load i64* %C_addr_4, align 8


 <State 402>: 6.08ns
ST_402: tmp_11_4_4 [1/6] 6.08ns
:11  %tmp_11_4_4 = mul nsw i32 %B_load_41, %A_load_41

ST_402: C_load_41 [1/2] 2.71ns
:13  %C_load_41 = load i64* %C_addr_4, align 8


 <State 403>: 6.11ns
ST_403: tmp_12_4_4 [1/1] 0.00ns
:12  %tmp_12_4_4 = sext i32 %tmp_11_4_4 to i64

ST_403: tmp_13_4_4 [1/1] 3.40ns
:14  %tmp_13_4_4 = add nsw i64 %C_load_41, %tmp_12_4_4

ST_403: stg_1896 [1/1] 2.71ns
:15  store i64 %tmp_13_4_4, i64* %C_addr_4, align 8

ST_403: stg_1897 [1/1] 0.00ns
:16  br label %._crit_edge.4.4

ST_403: k_1_4_4 [1/1] 1.72ns
._crit_edge.4.4:0  %k_1_4_4 = add i7 %k_4, 5

ST_403: k_1_4_4_cast [1/1] 0.00ns
._crit_edge.4.4:1  %k_1_4_4_cast = zext i7 %k_1_4_4 to i8

ST_403: tmp_7_4_5 [1/1] 2.00ns
._crit_edge.4.4:2  %tmp_7_4_5 = icmp ult i8 %k_1_4_4_cast, %mB_read

ST_403: stg_1901 [1/1] 0.00ns
._crit_edge.4.4:3  br i1 %tmp_7_4_5, label %63, label %._crit_edge.4.5


 <State 404>: 9.09ns
ST_404: tmp_10_4_5_trn_cast1 [1/1] 0.00ns
:0  %tmp_10_4_5_trn_cast1 = zext i7 %k_1_4_4 to i14

ST_404: tmp_10_4_5_trn_cast [1/1] 0.00ns
:1  %tmp_10_4_5_trn_cast = zext i7 %k_1_4_4 to i14

ST_404: p_addr13 [1/1] 1.96ns
:2  %p_addr13 = add i14 %tmp_10_4_5_trn_cast, %phi_mul4

ST_404: tmp_109 [1/1] 0.00ns
:3  %tmp_109 = zext i14 %p_addr13 to i64

ST_404: A_addr_43 [1/1] 0.00ns
:4  %A_addr_43 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_109

ST_404: A_load_43 [2/2] 2.71ns
:5  %A_load_43 = load i32* %A_addr_43, align 4

ST_404: p_addr141 [1/1] 3.36ns
:6  %p_addr141 = mul i14 %tmp_10_4_5_trn_cast1, 100

ST_404: p_addr142 [1/1] 3.02ns
:7  %p_addr142 = add i14 %tmp_4_trn_cast, %p_addr141

ST_404: tmp_110 [1/1] 0.00ns
:8  %tmp_110 = zext i14 %p_addr142 to i64

ST_404: B_addr_43 [1/1] 0.00ns
:9  %B_addr_43 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_110

ST_404: B_load_43 [2/2] 2.71ns
:10  %B_load_43 = load i32* %B_addr_43, align 4


 <State 405>: 2.71ns
ST_405: A_load_43 [1/2] 2.71ns
:5  %A_load_43 = load i32* %A_addr_43, align 4

ST_405: B_load_43 [1/2] 2.71ns
:10  %B_load_43 = load i32* %B_addr_43, align 4


 <State 406>: 6.08ns
ST_406: tmp_11_4_5 [6/6] 6.08ns
:11  %tmp_11_4_5 = mul nsw i32 %B_load_43, %A_load_43


 <State 407>: 6.08ns
ST_407: tmp_11_4_5 [5/6] 6.08ns
:11  %tmp_11_4_5 = mul nsw i32 %B_load_43, %A_load_43


 <State 408>: 6.08ns
ST_408: tmp_11_4_5 [4/6] 6.08ns
:11  %tmp_11_4_5 = mul nsw i32 %B_load_43, %A_load_43


 <State 409>: 6.08ns
ST_409: tmp_11_4_5 [3/6] 6.08ns
:11  %tmp_11_4_5 = mul nsw i32 %B_load_43, %A_load_43


 <State 410>: 6.08ns
ST_410: tmp_11_4_5 [2/6] 6.08ns
:11  %tmp_11_4_5 = mul nsw i32 %B_load_43, %A_load_43

ST_410: C_load_43 [2/2] 2.71ns
:13  %C_load_43 = load i64* %C_addr_4, align 8


 <State 411>: 6.08ns
ST_411: tmp_11_4_5 [1/6] 6.08ns
:11  %tmp_11_4_5 = mul nsw i32 %B_load_43, %A_load_43

ST_411: C_load_43 [1/2] 2.71ns
:13  %C_load_43 = load i64* %C_addr_4, align 8


 <State 412>: 6.11ns
ST_412: tmp_12_4_5 [1/1] 0.00ns
:12  %tmp_12_4_5 = sext i32 %tmp_11_4_5 to i64

ST_412: tmp_13_4_5 [1/1] 3.40ns
:14  %tmp_13_4_5 = add nsw i64 %C_load_43, %tmp_12_4_5

ST_412: stg_1925 [1/1] 2.71ns
:15  store i64 %tmp_13_4_5, i64* %C_addr_4, align 8

ST_412: stg_1926 [1/1] 0.00ns
:16  br label %._crit_edge.4.5

ST_412: k_1_4_5 [1/1] 1.72ns
._crit_edge.4.5:0  %k_1_4_5 = add i7 %k_4, 6

ST_412: k_1_4_5_cast [1/1] 0.00ns
._crit_edge.4.5:1  %k_1_4_5_cast = zext i7 %k_1_4_5 to i8

ST_412: tmp_7_4_6 [1/1] 2.00ns
._crit_edge.4.5:2  %tmp_7_4_6 = icmp ult i8 %k_1_4_5_cast, %mB_read

ST_412: stg_1930 [1/1] 0.00ns
._crit_edge.4.5:3  br i1 %tmp_7_4_6, label %64, label %._crit_edge.4.6


 <State 413>: 9.09ns
ST_413: tmp_10_4_6_trn_cast1 [1/1] 0.00ns
:0  %tmp_10_4_6_trn_cast1 = zext i7 %k_1_4_5 to i14

ST_413: tmp_10_4_6_trn_cast [1/1] 0.00ns
:1  %tmp_10_4_6_trn_cast = zext i7 %k_1_4_5 to i14

ST_413: p_addr10 [1/1] 1.96ns
:2  %p_addr10 = add i14 %tmp_10_4_6_trn_cast, %phi_mul4

ST_413: tmp_113 [1/1] 0.00ns
:3  %tmp_113 = zext i14 %p_addr10 to i64

ST_413: A_addr_45 [1/1] 0.00ns
:4  %A_addr_45 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_113

ST_413: A_load_45 [2/2] 2.71ns
:5  %A_load_45 = load i32* %A_addr_45, align 4

ST_413: p_addr145 [1/1] 3.36ns
:6  %p_addr145 = mul i14 %tmp_10_4_6_trn_cast1, 100

ST_413: p_addr146 [1/1] 3.02ns
:7  %p_addr146 = add i14 %tmp_4_trn_cast, %p_addr145

ST_413: tmp_114 [1/1] 0.00ns
:8  %tmp_114 = zext i14 %p_addr146 to i64

ST_413: B_addr_45 [1/1] 0.00ns
:9  %B_addr_45 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_114

ST_413: B_load_45 [2/2] 2.71ns
:10  %B_load_45 = load i32* %B_addr_45, align 4


 <State 414>: 2.71ns
ST_414: A_load_45 [1/2] 2.71ns
:5  %A_load_45 = load i32* %A_addr_45, align 4

ST_414: B_load_45 [1/2] 2.71ns
:10  %B_load_45 = load i32* %B_addr_45, align 4


 <State 415>: 6.08ns
ST_415: tmp_11_4_6 [6/6] 6.08ns
:11  %tmp_11_4_6 = mul nsw i32 %B_load_45, %A_load_45


 <State 416>: 6.08ns
ST_416: tmp_11_4_6 [5/6] 6.08ns
:11  %tmp_11_4_6 = mul nsw i32 %B_load_45, %A_load_45


 <State 417>: 6.08ns
ST_417: tmp_11_4_6 [4/6] 6.08ns
:11  %tmp_11_4_6 = mul nsw i32 %B_load_45, %A_load_45


 <State 418>: 6.08ns
ST_418: tmp_11_4_6 [3/6] 6.08ns
:11  %tmp_11_4_6 = mul nsw i32 %B_load_45, %A_load_45


 <State 419>: 6.08ns
ST_419: tmp_11_4_6 [2/6] 6.08ns
:11  %tmp_11_4_6 = mul nsw i32 %B_load_45, %A_load_45

ST_419: C_load_45 [2/2] 2.71ns
:13  %C_load_45 = load i64* %C_addr_4, align 8


 <State 420>: 6.08ns
ST_420: tmp_11_4_6 [1/6] 6.08ns
:11  %tmp_11_4_6 = mul nsw i32 %B_load_45, %A_load_45

ST_420: C_load_45 [1/2] 2.71ns
:13  %C_load_45 = load i64* %C_addr_4, align 8


 <State 421>: 6.11ns
ST_421: tmp_12_4_6 [1/1] 0.00ns
:12  %tmp_12_4_6 = sext i32 %tmp_11_4_6 to i64

ST_421: tmp_13_4_6 [1/1] 3.40ns
:14  %tmp_13_4_6 = add nsw i64 %C_load_45, %tmp_12_4_6

ST_421: stg_1954 [1/1] 2.71ns
:15  store i64 %tmp_13_4_6, i64* %C_addr_4, align 8

ST_421: stg_1955 [1/1] 0.00ns
:16  br label %._crit_edge.4.6

ST_421: k_1_4_6 [1/1] 1.72ns
._crit_edge.4.6:0  %k_1_4_6 = add i7 %k_4, 7

ST_421: k_1_4_6_cast [1/1] 0.00ns
._crit_edge.4.6:1  %k_1_4_6_cast = zext i7 %k_1_4_6 to i8

ST_421: tmp_7_4_7 [1/1] 2.00ns
._crit_edge.4.6:2  %tmp_7_4_7 = icmp ult i8 %k_1_4_6_cast, %mB_read

ST_421: stg_1959 [1/1] 0.00ns
._crit_edge.4.6:3  br i1 %tmp_7_4_7, label %65, label %._crit_edge.4.7


 <State 422>: 9.09ns
ST_422: tmp_10_4_7_trn_cast1 [1/1] 0.00ns
:0  %tmp_10_4_7_trn_cast1 = zext i7 %k_1_4_6 to i14

ST_422: tmp_10_4_7_trn_cast [1/1] 0.00ns
:1  %tmp_10_4_7_trn_cast = zext i7 %k_1_4_6 to i14

ST_422: p_addr7 [1/1] 1.96ns
:2  %p_addr7 = add i14 %tmp_10_4_7_trn_cast, %phi_mul4

ST_422: tmp_115 [1/1] 0.00ns
:3  %tmp_115 = zext i14 %p_addr7 to i64

ST_422: A_addr_47 [1/1] 0.00ns
:4  %A_addr_47 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_115

ST_422: A_load_47 [2/2] 2.71ns
:5  %A_load_47 = load i32* %A_addr_47, align 4

ST_422: p_addr149 [1/1] 3.36ns
:6  %p_addr149 = mul i14 %tmp_10_4_7_trn_cast1, 100

ST_422: p_addr152 [1/1] 3.02ns
:7  %p_addr152 = add i14 %tmp_4_trn_cast, %p_addr149

ST_422: tmp_116 [1/1] 0.00ns
:8  %tmp_116 = zext i14 %p_addr152 to i64

ST_422: B_addr_47 [1/1] 0.00ns
:9  %B_addr_47 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_116

ST_422: B_load_47 [2/2] 2.71ns
:10  %B_load_47 = load i32* %B_addr_47, align 4


 <State 423>: 2.71ns
ST_423: A_load_47 [1/2] 2.71ns
:5  %A_load_47 = load i32* %A_addr_47, align 4

ST_423: B_load_47 [1/2] 2.71ns
:10  %B_load_47 = load i32* %B_addr_47, align 4


 <State 424>: 6.08ns
ST_424: tmp_11_4_7 [6/6] 6.08ns
:11  %tmp_11_4_7 = mul nsw i32 %B_load_47, %A_load_47


 <State 425>: 6.08ns
ST_425: tmp_11_4_7 [5/6] 6.08ns
:11  %tmp_11_4_7 = mul nsw i32 %B_load_47, %A_load_47


 <State 426>: 6.08ns
ST_426: tmp_11_4_7 [4/6] 6.08ns
:11  %tmp_11_4_7 = mul nsw i32 %B_load_47, %A_load_47


 <State 427>: 6.08ns
ST_427: tmp_11_4_7 [3/6] 6.08ns
:11  %tmp_11_4_7 = mul nsw i32 %B_load_47, %A_load_47


 <State 428>: 6.08ns
ST_428: tmp_11_4_7 [2/6] 6.08ns
:11  %tmp_11_4_7 = mul nsw i32 %B_load_47, %A_load_47

ST_428: C_load_47 [2/2] 2.71ns
:13  %C_load_47 = load i64* %C_addr_4, align 8


 <State 429>: 6.08ns
ST_429: tmp_11_4_7 [1/6] 6.08ns
:11  %tmp_11_4_7 = mul nsw i32 %B_load_47, %A_load_47

ST_429: C_load_47 [1/2] 2.71ns
:13  %C_load_47 = load i64* %C_addr_4, align 8


 <State 430>: 6.11ns
ST_430: tmp_12_4_7 [1/1] 0.00ns
:12  %tmp_12_4_7 = sext i32 %tmp_11_4_7 to i64

ST_430: tmp_13_4_7 [1/1] 3.40ns
:14  %tmp_13_4_7 = add nsw i64 %C_load_47, %tmp_12_4_7

ST_430: stg_1983 [1/1] 2.71ns
:15  store i64 %tmp_13_4_7, i64* %C_addr_4, align 8

ST_430: stg_1984 [1/1] 0.00ns
:16  br label %._crit_edge.4.7

ST_430: k_1_4_7 [1/1] 1.72ns
._crit_edge.4.7:0  %k_1_4_7 = add i7 %k_4, 8

ST_430: k_1_4_7_cast [1/1] 0.00ns
._crit_edge.4.7:1  %k_1_4_7_cast = zext i7 %k_1_4_7 to i8

ST_430: tmp_7_4_8 [1/1] 2.00ns
._crit_edge.4.7:2  %tmp_7_4_8 = icmp ult i8 %k_1_4_7_cast, %mB_read

ST_430: stg_1988 [1/1] 0.00ns
._crit_edge.4.7:3  br i1 %tmp_7_4_8, label %66, label %._crit_edge.4.8


 <State 431>: 9.09ns
ST_431: tmp_10_4_8_trn_cast1 [1/1] 0.00ns
:0  %tmp_10_4_8_trn_cast1 = zext i7 %k_1_4_7 to i14

ST_431: tmp_10_4_8_trn_cast [1/1] 0.00ns
:1  %tmp_10_4_8_trn_cast = zext i7 %k_1_4_7 to i14

ST_431: p_addr4 [1/1] 1.96ns
:2  %p_addr4 = add i14 %tmp_10_4_8_trn_cast, %phi_mul4

ST_431: tmp_117 [1/1] 0.00ns
:3  %tmp_117 = zext i14 %p_addr4 to i64

ST_431: A_addr_48 [1/1] 0.00ns
:4  %A_addr_48 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_117

ST_431: A_load_48 [2/2] 2.71ns
:5  %A_load_48 = load i32* %A_addr_48, align 4

ST_431: p_addr153 [1/1] 3.36ns
:6  %p_addr153 = mul i14 %tmp_10_4_8_trn_cast1, 100

ST_431: p_addr154 [1/1] 3.02ns
:7  %p_addr154 = add i14 %tmp_4_trn_cast, %p_addr153

ST_431: tmp_118 [1/1] 0.00ns
:8  %tmp_118 = zext i14 %p_addr154 to i64

ST_431: B_addr_48 [1/1] 0.00ns
:9  %B_addr_48 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_118

ST_431: B_load_48 [2/2] 2.71ns
:10  %B_load_48 = load i32* %B_addr_48, align 4


 <State 432>: 2.71ns
ST_432: A_load_48 [1/2] 2.71ns
:5  %A_load_48 = load i32* %A_addr_48, align 4

ST_432: B_load_48 [1/2] 2.71ns
:10  %B_load_48 = load i32* %B_addr_48, align 4


 <State 433>: 6.08ns
ST_433: tmp_11_4_8 [6/6] 6.08ns
:11  %tmp_11_4_8 = mul nsw i32 %B_load_48, %A_load_48


 <State 434>: 6.08ns
ST_434: tmp_11_4_8 [5/6] 6.08ns
:11  %tmp_11_4_8 = mul nsw i32 %B_load_48, %A_load_48


 <State 435>: 6.08ns
ST_435: tmp_11_4_8 [4/6] 6.08ns
:11  %tmp_11_4_8 = mul nsw i32 %B_load_48, %A_load_48


 <State 436>: 6.08ns
ST_436: tmp_11_4_8 [3/6] 6.08ns
:11  %tmp_11_4_8 = mul nsw i32 %B_load_48, %A_load_48


 <State 437>: 6.08ns
ST_437: tmp_11_4_8 [2/6] 6.08ns
:11  %tmp_11_4_8 = mul nsw i32 %B_load_48, %A_load_48

ST_437: C_load_48 [2/2] 2.71ns
:13  %C_load_48 = load i64* %C_addr_4, align 8


 <State 438>: 6.08ns
ST_438: tmp_11_4_8 [1/6] 6.08ns
:11  %tmp_11_4_8 = mul nsw i32 %B_load_48, %A_load_48

ST_438: C_load_48 [1/2] 2.71ns
:13  %C_load_48 = load i64* %C_addr_4, align 8


 <State 439>: 8.10ns
ST_439: tmp_12_4_8 [1/1] 0.00ns
:12  %tmp_12_4_8 = sext i32 %tmp_11_4_8 to i64

ST_439: tmp_13_4_8 [1/1] 3.40ns
:14  %tmp_13_4_8 = add nsw i64 %C_load_48, %tmp_12_4_8

ST_439: stg_2012 [1/1] 2.71ns
:15  store i64 %tmp_13_4_8, i64* %C_addr_4, align 8

ST_439: stg_2013 [1/1] 0.00ns
:16  br label %._crit_edge.4.8

ST_439: k_1_4_8 [1/1] 1.72ns
._crit_edge.4.8:0  %k_1_4_8 = add i7 %k_4, 9

ST_439: k_1_4_8_cast [1/1] 0.00ns
._crit_edge.4.8:1  %k_1_4_8_cast = zext i7 %k_1_4_8 to i8

ST_439: tmp_7_4_9 [1/1] 2.00ns
._crit_edge.4.8:2  %tmp_7_4_9 = icmp ult i8 %k_1_4_8_cast, %mB_read

ST_439: stg_2017 [1/1] 0.00ns
._crit_edge.4.8:3  br i1 %tmp_7_4_9, label %67, label %._crit_edge.4.9

ST_439: tmp_10_4_9_trn_cast1 [1/1] 0.00ns
:0  %tmp_10_4_9_trn_cast1 = zext i7 %k_1_4_8 to i14

ST_439: tmp_10_4_9_trn_cast [1/1] 0.00ns
:1  %tmp_10_4_9_trn_cast = zext i7 %k_1_4_8 to i14

ST_439: p_addr1 [1/1] 1.96ns
:2  %p_addr1 = add i14 %tmp_10_4_9_trn_cast, %phi_mul4

ST_439: p_addr150 [1/1] 3.36ns
:6  %p_addr150 = mul i14 %tmp_10_4_9_trn_cast1, 100

ST_439: p_addr151 [1/1] 3.02ns
:7  %p_addr151 = add i14 %tmp_4_trn_cast, %p_addr150


 <State 440>: 2.71ns
ST_440: tmp_119 [1/1] 0.00ns
:3  %tmp_119 = zext i14 %p_addr1 to i64

ST_440: A_addr_49 [1/1] 0.00ns
:4  %A_addr_49 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_119

ST_440: A_load_49 [2/2] 2.71ns
:5  %A_load_49 = load i32* %A_addr_49, align 4

ST_440: tmp_120 [1/1] 0.00ns
:8  %tmp_120 = zext i14 %p_addr151 to i64

ST_440: B_addr_49 [1/1] 0.00ns
:9  %B_addr_49 = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_120

ST_440: B_load_49 [2/2] 2.71ns
:10  %B_load_49 = load i32* %B_addr_49, align 4


 <State 441>: 2.71ns
ST_441: A_load_49 [1/2] 2.71ns
:5  %A_load_49 = load i32* %A_addr_49, align 4

ST_441: B_load_49 [1/2] 2.71ns
:10  %B_load_49 = load i32* %B_addr_49, align 4


 <State 442>: 6.08ns
ST_442: tmp_11_4_9 [6/6] 6.08ns
:11  %tmp_11_4_9 = mul nsw i32 %B_load_49, %A_load_49


 <State 443>: 6.08ns
ST_443: tmp_11_4_9 [5/6] 6.08ns
:11  %tmp_11_4_9 = mul nsw i32 %B_load_49, %A_load_49


 <State 444>: 6.08ns
ST_444: tmp_11_4_9 [4/6] 6.08ns
:11  %tmp_11_4_9 = mul nsw i32 %B_load_49, %A_load_49


 <State 445>: 6.08ns
ST_445: tmp_11_4_9 [3/6] 6.08ns
:11  %tmp_11_4_9 = mul nsw i32 %B_load_49, %A_load_49


 <State 446>: 6.08ns
ST_446: tmp_11_4_9 [2/6] 6.08ns
:11  %tmp_11_4_9 = mul nsw i32 %B_load_49, %A_load_49

ST_446: C_load_49 [2/2] 2.71ns
:13  %C_load_49 = load i64* %C_addr_4, align 8


 <State 447>: 6.08ns
ST_447: tmp_11_4_9 [1/6] 6.08ns
:11  %tmp_11_4_9 = mul nsw i32 %B_load_49, %A_load_49

ST_447: C_load_49 [1/2] 2.71ns
:13  %C_load_49 = load i64* %C_addr_4, align 8


 <State 448>: 6.11ns
ST_448: tmp_12_4_9 [1/1] 0.00ns
:12  %tmp_12_4_9 = sext i32 %tmp_11_4_9 to i64

ST_448: tmp_13_4_9 [1/1] 3.40ns
:14  %tmp_13_4_9 = add nsw i64 %C_load_49, %tmp_12_4_9

ST_448: stg_2041 [1/1] 2.71ns
:15  store i64 %tmp_13_4_9, i64* %C_addr_4, align 8

ST_448: stg_2042 [1/1] 0.00ns
:16  br label %._crit_edge.4.9

ST_448: k_1_4_9 [1/1] 1.72ns
._crit_edge.4.9:0  %k_1_4_9 = add i7 %k_4, 10

ST_448: stg_2044 [1/1] 0.00ns
._crit_edge.4.9:1  br label %56



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278
	State 279
	State 280
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
	State 291
	State 292
	State 293
	State 294
	State 295
	State 296
	State 297
	State 298
	State 299
	State 300
	State 301
	State 302
	State 303
	State 304
	State 305
	State 306
	State 307
	State 308
	State 309
	State 310
	State 311
	State 312
	State 313
	State 314
	State 315
	State 316
	State 317
	State 318
	State 319
	State 320
	State 321
	State 322
	State 323
	State 324
	State 325
	State 326
	State 327
	State 328
	State 329
	State 330
	State 331
	State 332
	State 333
	State 334
	State 335
	State 336
	State 337
	State 338
	State 339
	State 340
	State 341
	State 342
	State 343
	State 344
	State 345
	State 346
	State 347
	State 348
	State 349
	State 350
	State 351
	State 352
	State 353
	State 354
	State 355
	State 356
	State 357
	State 358
	State 359
	State 360
	State 361
	State 362
	State 363
	State 364
	State 365
	State 366
	State 367
	State 368
	State 369
	State 370
	State 371
	State 372
	State 373
	State 374
	State 375
	State 376
	State 377
	State 378
	State 379
	State 380
	State 381
	State 382
	State 383
	State 384
	State 385
	State 386
	State 387
	State 388
	State 389
	State 390
	State 391
	State 392
	State 393
	State 394
	State 395
	State 396
	State 397
	State 398
	State 399
	State 400
	State 401
	State 402
	State 403
	State 404
	State 405
	State 406
	State 407
	State 408
	State 409
	State 410
	State 411
	State 412
	State 413
	State 414
	State 415
	State 416
	State 417
	State 418
	State 419
	State 420
	State 421
	State 422
	State 423
	State 424
	State 425
	State 426
	State 427
	State 428
	State 429
	State 430
	State 431
	State 432
	State 433
	State 434
	State 435
	State 436
	State 437
	State 438
	State 439
	State 440
	State 441
	State 442
	State 443
	State 444
	State 445
	State 446
	State 447
	State 448


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
