# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../Scaricati/boundary_scan_chain.vhd" \
"../../../../UART.srcs/sources_1/new/connection.vhd" \
"../../../../../../Scaricati/contatore_modulo_4.vhd" \
"../../../../../../Scaricati/latch_d_en.vhd" \
"../../../../UART.srcs/sources_1/new/receiver.vhd" \
"../../../../UART.srcs/sources_1/new/transmitter.vhd" \
"../../../../UART.srcs/sim_1/new/test.vhd" \

# Do not sort compile order
nosort
