\hypertarget{struct_tc_count8}{}\doxysection{Tc\+Count8 Struct Reference}
\label{struct_tc_count8}\index{TcCount8@{TcCount8}}


TC\+\_\+\+COUNT8 hardware registers.  




{\ttfamily \#include $<$tc.\+h$>$}

\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{struct_tc_count8_a21e470a693ab9a740db77ae81a32a204}\label{struct_tc_count8_a21e470a693ab9a740db77ae81a32a204}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c___c_t_r_l_a___type}{TC\+\_\+\+CTRLA\+\_\+\+Type}} {\bfseries CTRLA}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x00 (R/W 16) Control A. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_tc_count8_aa060221ab4bc8ac508880c6be756590c}\label{struct_tc_count8_aa060221ab4bc8ac508880c6be756590c}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c___r_e_a_d_r_e_q___type}{TC\+\_\+\+READREQ\+\_\+\+Type}} {\bfseries READREQ}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x02 (R/W 16) Read Request. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_tc_count8_abaaa0d5d4c7229363bb86f848c833d44}\label{struct_tc_count8_abaaa0d5d4c7229363bb86f848c833d44}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c___c_t_r_l_b_c_l_r___type}{TC\+\_\+\+CTRLBCLR\+\_\+\+Type}} {\bfseries CTRLBCLR}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x04 (R/W 8) Control B Clear. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_tc_count8_a73eb558d0c3044cda0b077a127ec310e}\label{struct_tc_count8_a73eb558d0c3044cda0b077a127ec310e}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c___c_t_r_l_b_s_e_t___type}{TC\+\_\+\+CTRLBSET\+\_\+\+Type}} {\bfseries CTRLBSET}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x05 (R/W 8) Control B Set. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_tc_count8_a22e0f8cd3e6daed7b8b515c9299eee85}\label{struct_tc_count8_a22e0f8cd3e6daed7b8b515c9299eee85}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c___c_t_r_l_c___type}{TC\+\_\+\+CTRLC\+\_\+\+Type}} {\bfseries CTRLC}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x06 (R/W 8) Control C. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_tc_count8_a48c6b267e0e3bdee3f4922ca42a66273}\label{struct_tc_count8_a48c6b267e0e3bdee3f4922ca42a66273}} 
\mbox{\hyperlink{samd20e14_8h_a0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} {\bfseries Reserved1} \mbox{[}0x1\mbox{]}
\item 
\mbox{\Hypertarget{struct_tc_count8_a7018e4fc53620e33ef25040c46a76ebf}\label{struct_tc_count8_a7018e4fc53620e33ef25040c46a76ebf}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c___d_b_g_c_t_r_l___type}{TC\+\_\+\+DBGCTRL\+\_\+\+Type}} {\bfseries DBGCTRL}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x08 (R/W 8) Debug Control. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_tc_count8_a4d714b812978d06d3e05e9649df2a92b}\label{struct_tc_count8_a4d714b812978d06d3e05e9649df2a92b}} 
\mbox{\hyperlink{samd20e14_8h_a0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} {\bfseries Reserved2} \mbox{[}0x1\mbox{]}
\item 
\mbox{\Hypertarget{struct_tc_count8_aa480b79673b58b625051603406154192}\label{struct_tc_count8_aa480b79673b58b625051603406154192}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c___e_v_c_t_r_l___type}{TC\+\_\+\+EVCTRL\+\_\+\+Type}} {\bfseries EVCTRL}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x0A (R/W 16) Event Control. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_tc_count8_a06374e1d0aeda26de80ba031b6f199e3}\label{struct_tc_count8_a06374e1d0aeda26de80ba031b6f199e3}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c___i_n_t_e_n_c_l_r___type}{TC\+\_\+\+INTENCLR\+\_\+\+Type}} {\bfseries INTENCLR}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x0C (R/W 8) Interrupt Enable Clear. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_tc_count8_acfb9d660f23d4eb039b9f9fe4cf05ae6}\label{struct_tc_count8_acfb9d660f23d4eb039b9f9fe4cf05ae6}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c___i_n_t_e_n_s_e_t___type}{TC\+\_\+\+INTENSET\+\_\+\+Type}} {\bfseries INTENSET}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x0D (R/W 8) Interrupt Enable Set. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_tc_count8_a880de196c959459996c34fc09a3b0931}\label{struct_tc_count8_a880de196c959459996c34fc09a3b0931}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c___i_n_t_f_l_a_g___type}{TC\+\_\+\+INTFLAG\+\_\+\+Type}} {\bfseries INTFLAG}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x0E (R/W 8) Interrupt Flag Status and Clear. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_tc_count8_a95e327186149347e516e9050eac0b503}\label{struct_tc_count8_a95e327186149347e516e9050eac0b503}} 
\mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} \mbox{\hyperlink{union_t_c___s_t_a_t_u_s___type}{TC\+\_\+\+STATUS\+\_\+\+Type}} {\bfseries STATUS}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x0F (R/ 8) Status. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_tc_count8_a8eb17b36ee1d22d0fcc456fe1e997c27}\label{struct_tc_count8_a8eb17b36ee1d22d0fcc456fe1e997c27}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c___c_o_u_n_t8___c_o_u_n_t___type}{TC\+\_\+\+COUNT8\+\_\+\+COUNT\+\_\+\+Type}} {\bfseries COUNT}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x10 (R/W 8) COUNT8 Counter Value. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_tc_count8_a8b3534b65ecd5369f55d85e214b730fe}\label{struct_tc_count8_a8b3534b65ecd5369f55d85e214b730fe}} 
\mbox{\hyperlink{samd20e14_8h_a0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} {\bfseries Reserved3} \mbox{[}0x3\mbox{]}
\item 
\mbox{\Hypertarget{struct_tc_count8_a65ca77877619f7224efe3bd897d60111}\label{struct_tc_count8_a65ca77877619f7224efe3bd897d60111}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c___c_o_u_n_t8___p_e_r___type}{TC\+\_\+\+COUNT8\+\_\+\+PER\+\_\+\+Type}} {\bfseries PER}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x14 (R/W 8) COUNT8 Period Value. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_tc_count8_aa2505977ad183d3e33d114e72739fb7f}\label{struct_tc_count8_aa2505977ad183d3e33d114e72739fb7f}} 
\mbox{\hyperlink{samd20e14_8h_a0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} {\bfseries Reserved4} \mbox{[}0x3\mbox{]}
\item 
\mbox{\Hypertarget{struct_tc_count8_a63f3513aba9d9cb6c35ac47fdeca38f8}\label{struct_tc_count8_a63f3513aba9d9cb6c35ac47fdeca38f8}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c___c_o_u_n_t8___c_c___type}{TC\+\_\+\+COUNT8\+\_\+\+CC\+\_\+\+Type}} {\bfseries CC} \mbox{[}2\mbox{]}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x18 (R/W 8) COUNT8 Compare/\+Capture. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
TC\+\_\+\+COUNT8 hardware registers. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
src/\+ASF/sam0/utils/cmsis/samd20/include/component/\mbox{\hyperlink{utils_2cmsis_2samd20_2include_2component_2tc_8h}{tc.\+h}}\end{DoxyCompactItemize}
