$date
	Mon Jun 20 10:13:09 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_Ques_2 $end
$var wire 1 ! Q $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ clk $end
$scope module flipflop_1 $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ clk $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1$
0#
0"
0!
$end
#20
0$
#25
1#
#40
1$
#60
0$
#70
1"
#80
1!
1$
#100
0$
#120
1$
#140
0$
#160
0!
0#
1$
#180
0$
#200
1!
1$
#205
1#
#220
0$
#240
1$
#250
0"
#260
0$
#280
0!
1$
#295
0#
1"
#300
0$
#320
1!
1$
#340
0$
#360
0!
1$
#380
0$
#400
1!
1$
#420
0$
#430
1#
#440
1$
#450
