<dec f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.h' l='556' type='846'/>
<doc f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.h' l='553'>/// CHAIN = STORE_VEC_BE CHAIN, VSRC, Ptr - Occurs only for little endian.
    /// Maps directly to one of stxvd2x/stxvw4x/stxvh8x/stxvb16x depending on
    /// the vector type to store vector in big-endian element order.</doc>
<use f='llvm/build/lib/Target/PowerPC/PPCGenDAGISel.inc' l='4836' u='r' c='_ZN12_GLOBAL__N_115PPCDAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/PowerPC/PPCGenDAGISel.inc' l='4836' u='r' c='_ZN12_GLOBAL__N_115PPCDAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='1550' c='_ZNK4llvm17PPCTargetLowering17getTargetNodeNameEj'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='14103' u='r' c='_ZNK4llvm17PPCTargetLowering20combineVReverseMemOPEPNS_19ShuffleVectorSDNodeEPNS_12LSBaseSDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
