
brake.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d2c8  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000068c  0800d388  0800d388  0001d388  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800da14  0800da14  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800da14  0800da14  0001da14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800da1c  0800da1c  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800da1c  0800da1c  0001da1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800da20  0800da20  0001da20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800da24  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000308  200001e0  0800dc04  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004e8  0800dc04  000204e8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d4a4  00000000  00000000  00020208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003f2c  00000000  00000000  0003d6ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001688  00000000  00000000  000415d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000014c0  00000000  00000000  00042c60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001bdb4  00000000  00000000  00044120  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001e8f8  00000000  00000000  0005fed4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a3246  00000000  00000000  0007e7cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00121a12  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006790  00000000  00000000  00121a64  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	200001e0 	.word	0x200001e0
 80000dc:	00000000 	.word	0x00000000
 80000e0:	0800d36c 	.word	0x0800d36c

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	200001e4 	.word	0x200001e4
 8000100:	0800d36c 	.word	0x0800d36c

08000104 <strlen>:
 8000104:	2300      	movs	r3, #0
 8000106:	5cc2      	ldrb	r2, [r0, r3]
 8000108:	3301      	adds	r3, #1
 800010a:	2a00      	cmp	r2, #0
 800010c:	d1fb      	bne.n	8000106 <strlen+0x2>
 800010e:	1e58      	subs	r0, r3, #1
 8000110:	4770      	bx	lr
	...

08000114 <__gnu_thumb1_case_uqi>:
 8000114:	b402      	push	{r1}
 8000116:	4671      	mov	r1, lr
 8000118:	0849      	lsrs	r1, r1, #1
 800011a:	0049      	lsls	r1, r1, #1
 800011c:	5c09      	ldrb	r1, [r1, r0]
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	448e      	add	lr, r1
 8000122:	bc02      	pop	{r1}
 8000124:	4770      	bx	lr
 8000126:	46c0      	nop			; (mov r8, r8)

08000128 <__gnu_thumb1_case_shi>:
 8000128:	b403      	push	{r0, r1}
 800012a:	4671      	mov	r1, lr
 800012c:	0849      	lsrs	r1, r1, #1
 800012e:	0040      	lsls	r0, r0, #1
 8000130:	0049      	lsls	r1, r1, #1
 8000132:	5e09      	ldrsh	r1, [r1, r0]
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	448e      	add	lr, r1
 8000138:	bc03      	pop	{r0, r1}
 800013a:	4770      	bx	lr

0800013c <__udivsi3>:
 800013c:	2200      	movs	r2, #0
 800013e:	0843      	lsrs	r3, r0, #1
 8000140:	428b      	cmp	r3, r1
 8000142:	d374      	bcc.n	800022e <__udivsi3+0xf2>
 8000144:	0903      	lsrs	r3, r0, #4
 8000146:	428b      	cmp	r3, r1
 8000148:	d35f      	bcc.n	800020a <__udivsi3+0xce>
 800014a:	0a03      	lsrs	r3, r0, #8
 800014c:	428b      	cmp	r3, r1
 800014e:	d344      	bcc.n	80001da <__udivsi3+0x9e>
 8000150:	0b03      	lsrs	r3, r0, #12
 8000152:	428b      	cmp	r3, r1
 8000154:	d328      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000156:	0c03      	lsrs	r3, r0, #16
 8000158:	428b      	cmp	r3, r1
 800015a:	d30d      	bcc.n	8000178 <__udivsi3+0x3c>
 800015c:	22ff      	movs	r2, #255	; 0xff
 800015e:	0209      	lsls	r1, r1, #8
 8000160:	ba12      	rev	r2, r2
 8000162:	0c03      	lsrs	r3, r0, #16
 8000164:	428b      	cmp	r3, r1
 8000166:	d302      	bcc.n	800016e <__udivsi3+0x32>
 8000168:	1212      	asrs	r2, r2, #8
 800016a:	0209      	lsls	r1, r1, #8
 800016c:	d065      	beq.n	800023a <__udivsi3+0xfe>
 800016e:	0b03      	lsrs	r3, r0, #12
 8000170:	428b      	cmp	r3, r1
 8000172:	d319      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000174:	e000      	b.n	8000178 <__udivsi3+0x3c>
 8000176:	0a09      	lsrs	r1, r1, #8
 8000178:	0bc3      	lsrs	r3, r0, #15
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x46>
 800017e:	03cb      	lsls	r3, r1, #15
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0b83      	lsrs	r3, r0, #14
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x52>
 800018a:	038b      	lsls	r3, r1, #14
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0b43      	lsrs	r3, r0, #13
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x5e>
 8000196:	034b      	lsls	r3, r1, #13
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0b03      	lsrs	r3, r0, #12
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x6a>
 80001a2:	030b      	lsls	r3, r1, #12
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0ac3      	lsrs	r3, r0, #11
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x76>
 80001ae:	02cb      	lsls	r3, r1, #11
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0a83      	lsrs	r3, r0, #10
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x82>
 80001ba:	028b      	lsls	r3, r1, #10
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0a43      	lsrs	r3, r0, #9
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x8e>
 80001c6:	024b      	lsls	r3, r1, #9
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	0a03      	lsrs	r3, r0, #8
 80001ce:	428b      	cmp	r3, r1
 80001d0:	d301      	bcc.n	80001d6 <__udivsi3+0x9a>
 80001d2:	020b      	lsls	r3, r1, #8
 80001d4:	1ac0      	subs	r0, r0, r3
 80001d6:	4152      	adcs	r2, r2
 80001d8:	d2cd      	bcs.n	8000176 <__udivsi3+0x3a>
 80001da:	09c3      	lsrs	r3, r0, #7
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xa8>
 80001e0:	01cb      	lsls	r3, r1, #7
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0983      	lsrs	r3, r0, #6
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xb4>
 80001ec:	018b      	lsls	r3, r1, #6
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0943      	lsrs	r3, r0, #5
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xc0>
 80001f8:	014b      	lsls	r3, r1, #5
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0903      	lsrs	r3, r0, #4
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xcc>
 8000204:	010b      	lsls	r3, r1, #4
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	08c3      	lsrs	r3, r0, #3
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xd8>
 8000210:	00cb      	lsls	r3, r1, #3
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0883      	lsrs	r3, r0, #2
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xe4>
 800021c:	008b      	lsls	r3, r1, #2
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	0843      	lsrs	r3, r0, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d301      	bcc.n	800022c <__udivsi3+0xf0>
 8000228:	004b      	lsls	r3, r1, #1
 800022a:	1ac0      	subs	r0, r0, r3
 800022c:	4152      	adcs	r2, r2
 800022e:	1a41      	subs	r1, r0, r1
 8000230:	d200      	bcs.n	8000234 <__udivsi3+0xf8>
 8000232:	4601      	mov	r1, r0
 8000234:	4152      	adcs	r2, r2
 8000236:	4610      	mov	r0, r2
 8000238:	4770      	bx	lr
 800023a:	e7ff      	b.n	800023c <__udivsi3+0x100>
 800023c:	b501      	push	{r0, lr}
 800023e:	2000      	movs	r0, #0
 8000240:	f000 f8f0 	bl	8000424 <__aeabi_idiv0>
 8000244:	bd02      	pop	{r1, pc}
 8000246:	46c0      	nop			; (mov r8, r8)

08000248 <__aeabi_uidivmod>:
 8000248:	2900      	cmp	r1, #0
 800024a:	d0f7      	beq.n	800023c <__udivsi3+0x100>
 800024c:	e776      	b.n	800013c <__udivsi3>
 800024e:	4770      	bx	lr

08000250 <__divsi3>:
 8000250:	4603      	mov	r3, r0
 8000252:	430b      	orrs	r3, r1
 8000254:	d47f      	bmi.n	8000356 <__divsi3+0x106>
 8000256:	2200      	movs	r2, #0
 8000258:	0843      	lsrs	r3, r0, #1
 800025a:	428b      	cmp	r3, r1
 800025c:	d374      	bcc.n	8000348 <__divsi3+0xf8>
 800025e:	0903      	lsrs	r3, r0, #4
 8000260:	428b      	cmp	r3, r1
 8000262:	d35f      	bcc.n	8000324 <__divsi3+0xd4>
 8000264:	0a03      	lsrs	r3, r0, #8
 8000266:	428b      	cmp	r3, r1
 8000268:	d344      	bcc.n	80002f4 <__divsi3+0xa4>
 800026a:	0b03      	lsrs	r3, r0, #12
 800026c:	428b      	cmp	r3, r1
 800026e:	d328      	bcc.n	80002c2 <__divsi3+0x72>
 8000270:	0c03      	lsrs	r3, r0, #16
 8000272:	428b      	cmp	r3, r1
 8000274:	d30d      	bcc.n	8000292 <__divsi3+0x42>
 8000276:	22ff      	movs	r2, #255	; 0xff
 8000278:	0209      	lsls	r1, r1, #8
 800027a:	ba12      	rev	r2, r2
 800027c:	0c03      	lsrs	r3, r0, #16
 800027e:	428b      	cmp	r3, r1
 8000280:	d302      	bcc.n	8000288 <__divsi3+0x38>
 8000282:	1212      	asrs	r2, r2, #8
 8000284:	0209      	lsls	r1, r1, #8
 8000286:	d065      	beq.n	8000354 <__divsi3+0x104>
 8000288:	0b03      	lsrs	r3, r0, #12
 800028a:	428b      	cmp	r3, r1
 800028c:	d319      	bcc.n	80002c2 <__divsi3+0x72>
 800028e:	e000      	b.n	8000292 <__divsi3+0x42>
 8000290:	0a09      	lsrs	r1, r1, #8
 8000292:	0bc3      	lsrs	r3, r0, #15
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x4c>
 8000298:	03cb      	lsls	r3, r1, #15
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0b83      	lsrs	r3, r0, #14
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x58>
 80002a4:	038b      	lsls	r3, r1, #14
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0b43      	lsrs	r3, r0, #13
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x64>
 80002b0:	034b      	lsls	r3, r1, #13
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0b03      	lsrs	r3, r0, #12
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x70>
 80002bc:	030b      	lsls	r3, r1, #12
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0ac3      	lsrs	r3, r0, #11
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x7c>
 80002c8:	02cb      	lsls	r3, r1, #11
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0a83      	lsrs	r3, r0, #10
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0x88>
 80002d4:	028b      	lsls	r3, r1, #10
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	0a43      	lsrs	r3, r0, #9
 80002dc:	428b      	cmp	r3, r1
 80002de:	d301      	bcc.n	80002e4 <__divsi3+0x94>
 80002e0:	024b      	lsls	r3, r1, #9
 80002e2:	1ac0      	subs	r0, r0, r3
 80002e4:	4152      	adcs	r2, r2
 80002e6:	0a03      	lsrs	r3, r0, #8
 80002e8:	428b      	cmp	r3, r1
 80002ea:	d301      	bcc.n	80002f0 <__divsi3+0xa0>
 80002ec:	020b      	lsls	r3, r1, #8
 80002ee:	1ac0      	subs	r0, r0, r3
 80002f0:	4152      	adcs	r2, r2
 80002f2:	d2cd      	bcs.n	8000290 <__divsi3+0x40>
 80002f4:	09c3      	lsrs	r3, r0, #7
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xae>
 80002fa:	01cb      	lsls	r3, r1, #7
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	0983      	lsrs	r3, r0, #6
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xba>
 8000306:	018b      	lsls	r3, r1, #6
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0943      	lsrs	r3, r0, #5
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xc6>
 8000312:	014b      	lsls	r3, r1, #5
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0903      	lsrs	r3, r0, #4
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xd2>
 800031e:	010b      	lsls	r3, r1, #4
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	08c3      	lsrs	r3, r0, #3
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xde>
 800032a:	00cb      	lsls	r3, r1, #3
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	0883      	lsrs	r3, r0, #2
 8000332:	428b      	cmp	r3, r1
 8000334:	d301      	bcc.n	800033a <__divsi3+0xea>
 8000336:	008b      	lsls	r3, r1, #2
 8000338:	1ac0      	subs	r0, r0, r3
 800033a:	4152      	adcs	r2, r2
 800033c:	0843      	lsrs	r3, r0, #1
 800033e:	428b      	cmp	r3, r1
 8000340:	d301      	bcc.n	8000346 <__divsi3+0xf6>
 8000342:	004b      	lsls	r3, r1, #1
 8000344:	1ac0      	subs	r0, r0, r3
 8000346:	4152      	adcs	r2, r2
 8000348:	1a41      	subs	r1, r0, r1
 800034a:	d200      	bcs.n	800034e <__divsi3+0xfe>
 800034c:	4601      	mov	r1, r0
 800034e:	4152      	adcs	r2, r2
 8000350:	4610      	mov	r0, r2
 8000352:	4770      	bx	lr
 8000354:	e05d      	b.n	8000412 <__divsi3+0x1c2>
 8000356:	0fca      	lsrs	r2, r1, #31
 8000358:	d000      	beq.n	800035c <__divsi3+0x10c>
 800035a:	4249      	negs	r1, r1
 800035c:	1003      	asrs	r3, r0, #32
 800035e:	d300      	bcc.n	8000362 <__divsi3+0x112>
 8000360:	4240      	negs	r0, r0
 8000362:	4053      	eors	r3, r2
 8000364:	2200      	movs	r2, #0
 8000366:	469c      	mov	ip, r3
 8000368:	0903      	lsrs	r3, r0, #4
 800036a:	428b      	cmp	r3, r1
 800036c:	d32d      	bcc.n	80003ca <__divsi3+0x17a>
 800036e:	0a03      	lsrs	r3, r0, #8
 8000370:	428b      	cmp	r3, r1
 8000372:	d312      	bcc.n	800039a <__divsi3+0x14a>
 8000374:	22fc      	movs	r2, #252	; 0xfc
 8000376:	0189      	lsls	r1, r1, #6
 8000378:	ba12      	rev	r2, r2
 800037a:	0a03      	lsrs	r3, r0, #8
 800037c:	428b      	cmp	r3, r1
 800037e:	d30c      	bcc.n	800039a <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	1192      	asrs	r2, r2, #6
 8000384:	428b      	cmp	r3, r1
 8000386:	d308      	bcc.n	800039a <__divsi3+0x14a>
 8000388:	0189      	lsls	r1, r1, #6
 800038a:	1192      	asrs	r2, r2, #6
 800038c:	428b      	cmp	r3, r1
 800038e:	d304      	bcc.n	800039a <__divsi3+0x14a>
 8000390:	0189      	lsls	r1, r1, #6
 8000392:	d03a      	beq.n	800040a <__divsi3+0x1ba>
 8000394:	1192      	asrs	r2, r2, #6
 8000396:	e000      	b.n	800039a <__divsi3+0x14a>
 8000398:	0989      	lsrs	r1, r1, #6
 800039a:	09c3      	lsrs	r3, r0, #7
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x154>
 80003a0:	01cb      	lsls	r3, r1, #7
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	0983      	lsrs	r3, r0, #6
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x160>
 80003ac:	018b      	lsls	r3, r1, #6
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0943      	lsrs	r3, r0, #5
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x16c>
 80003b8:	014b      	lsls	r3, r1, #5
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	0903      	lsrs	r3, r0, #4
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x178>
 80003c4:	010b      	lsls	r3, r1, #4
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	08c3      	lsrs	r3, r0, #3
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d301      	bcc.n	80003d4 <__divsi3+0x184>
 80003d0:	00cb      	lsls	r3, r1, #3
 80003d2:	1ac0      	subs	r0, r0, r3
 80003d4:	4152      	adcs	r2, r2
 80003d6:	0883      	lsrs	r3, r0, #2
 80003d8:	428b      	cmp	r3, r1
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x190>
 80003dc:	008b      	lsls	r3, r1, #2
 80003de:	1ac0      	subs	r0, r0, r3
 80003e0:	4152      	adcs	r2, r2
 80003e2:	d2d9      	bcs.n	8000398 <__divsi3+0x148>
 80003e4:	0843      	lsrs	r3, r0, #1
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d301      	bcc.n	80003ee <__divsi3+0x19e>
 80003ea:	004b      	lsls	r3, r1, #1
 80003ec:	1ac0      	subs	r0, r0, r3
 80003ee:	4152      	adcs	r2, r2
 80003f0:	1a41      	subs	r1, r0, r1
 80003f2:	d200      	bcs.n	80003f6 <__divsi3+0x1a6>
 80003f4:	4601      	mov	r1, r0
 80003f6:	4663      	mov	r3, ip
 80003f8:	4152      	adcs	r2, r2
 80003fa:	105b      	asrs	r3, r3, #1
 80003fc:	4610      	mov	r0, r2
 80003fe:	d301      	bcc.n	8000404 <__divsi3+0x1b4>
 8000400:	4240      	negs	r0, r0
 8000402:	2b00      	cmp	r3, #0
 8000404:	d500      	bpl.n	8000408 <__divsi3+0x1b8>
 8000406:	4249      	negs	r1, r1
 8000408:	4770      	bx	lr
 800040a:	4663      	mov	r3, ip
 800040c:	105b      	asrs	r3, r3, #1
 800040e:	d300      	bcc.n	8000412 <__divsi3+0x1c2>
 8000410:	4240      	negs	r0, r0
 8000412:	b501      	push	{r0, lr}
 8000414:	2000      	movs	r0, #0
 8000416:	f000 f805 	bl	8000424 <__aeabi_idiv0>
 800041a:	bd02      	pop	{r1, pc}

0800041c <__aeabi_idivmod>:
 800041c:	2900      	cmp	r1, #0
 800041e:	d0f8      	beq.n	8000412 <__divsi3+0x1c2>
 8000420:	e716      	b.n	8000250 <__divsi3>
 8000422:	4770      	bx	lr

08000424 <__aeabi_idiv0>:
 8000424:	4770      	bx	lr
 8000426:	46c0      	nop			; (mov r8, r8)

08000428 <__aeabi_cdrcmple>:
 8000428:	4684      	mov	ip, r0
 800042a:	0010      	movs	r0, r2
 800042c:	4662      	mov	r2, ip
 800042e:	468c      	mov	ip, r1
 8000430:	0019      	movs	r1, r3
 8000432:	4663      	mov	r3, ip
 8000434:	e000      	b.n	8000438 <__aeabi_cdcmpeq>
 8000436:	46c0      	nop			; (mov r8, r8)

08000438 <__aeabi_cdcmpeq>:
 8000438:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043a:	f001 ff8d 	bl	8002358 <__ledf2>
 800043e:	2800      	cmp	r0, #0
 8000440:	d401      	bmi.n	8000446 <__aeabi_cdcmpeq+0xe>
 8000442:	2100      	movs	r1, #0
 8000444:	42c8      	cmn	r0, r1
 8000446:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000448 <__aeabi_dcmpeq>:
 8000448:	b510      	push	{r4, lr}
 800044a:	f001 fedd 	bl	8002208 <__eqdf2>
 800044e:	4240      	negs	r0, r0
 8000450:	3001      	adds	r0, #1
 8000452:	bd10      	pop	{r4, pc}

08000454 <__aeabi_dcmplt>:
 8000454:	b510      	push	{r4, lr}
 8000456:	f001 ff7f 	bl	8002358 <__ledf2>
 800045a:	2800      	cmp	r0, #0
 800045c:	db01      	blt.n	8000462 <__aeabi_dcmplt+0xe>
 800045e:	2000      	movs	r0, #0
 8000460:	bd10      	pop	{r4, pc}
 8000462:	2001      	movs	r0, #1
 8000464:	bd10      	pop	{r4, pc}
 8000466:	46c0      	nop			; (mov r8, r8)

08000468 <__aeabi_dcmple>:
 8000468:	b510      	push	{r4, lr}
 800046a:	f001 ff75 	bl	8002358 <__ledf2>
 800046e:	2800      	cmp	r0, #0
 8000470:	dd01      	ble.n	8000476 <__aeabi_dcmple+0xe>
 8000472:	2000      	movs	r0, #0
 8000474:	bd10      	pop	{r4, pc}
 8000476:	2001      	movs	r0, #1
 8000478:	bd10      	pop	{r4, pc}
 800047a:	46c0      	nop			; (mov r8, r8)

0800047c <__aeabi_dcmpgt>:
 800047c:	b510      	push	{r4, lr}
 800047e:	f001 ff05 	bl	800228c <__gedf2>
 8000482:	2800      	cmp	r0, #0
 8000484:	dc01      	bgt.n	800048a <__aeabi_dcmpgt+0xe>
 8000486:	2000      	movs	r0, #0
 8000488:	bd10      	pop	{r4, pc}
 800048a:	2001      	movs	r0, #1
 800048c:	bd10      	pop	{r4, pc}
 800048e:	46c0      	nop			; (mov r8, r8)

08000490 <__aeabi_dcmpge>:
 8000490:	b510      	push	{r4, lr}
 8000492:	f001 fefb 	bl	800228c <__gedf2>
 8000496:	2800      	cmp	r0, #0
 8000498:	da01      	bge.n	800049e <__aeabi_dcmpge+0xe>
 800049a:	2000      	movs	r0, #0
 800049c:	bd10      	pop	{r4, pc}
 800049e:	2001      	movs	r0, #1
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	46c0      	nop			; (mov r8, r8)

080004a4 <__aeabi_cfrcmple>:
 80004a4:	4684      	mov	ip, r0
 80004a6:	0008      	movs	r0, r1
 80004a8:	4661      	mov	r1, ip
 80004aa:	e7ff      	b.n	80004ac <__aeabi_cfcmpeq>

080004ac <__aeabi_cfcmpeq>:
 80004ac:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80004ae:	f000 fcb1 	bl	8000e14 <__lesf2>
 80004b2:	2800      	cmp	r0, #0
 80004b4:	d401      	bmi.n	80004ba <__aeabi_cfcmpeq+0xe>
 80004b6:	2100      	movs	r1, #0
 80004b8:	42c8      	cmn	r0, r1
 80004ba:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080004bc <__aeabi_fcmpeq>:
 80004bc:	b510      	push	{r4, lr}
 80004be:	f000 fc3d 	bl	8000d3c <__eqsf2>
 80004c2:	4240      	negs	r0, r0
 80004c4:	3001      	adds	r0, #1
 80004c6:	bd10      	pop	{r4, pc}

080004c8 <__aeabi_fcmplt>:
 80004c8:	b510      	push	{r4, lr}
 80004ca:	f000 fca3 	bl	8000e14 <__lesf2>
 80004ce:	2800      	cmp	r0, #0
 80004d0:	db01      	blt.n	80004d6 <__aeabi_fcmplt+0xe>
 80004d2:	2000      	movs	r0, #0
 80004d4:	bd10      	pop	{r4, pc}
 80004d6:	2001      	movs	r0, #1
 80004d8:	bd10      	pop	{r4, pc}
 80004da:	46c0      	nop			; (mov r8, r8)

080004dc <__aeabi_fcmple>:
 80004dc:	b510      	push	{r4, lr}
 80004de:	f000 fc99 	bl	8000e14 <__lesf2>
 80004e2:	2800      	cmp	r0, #0
 80004e4:	dd01      	ble.n	80004ea <__aeabi_fcmple+0xe>
 80004e6:	2000      	movs	r0, #0
 80004e8:	bd10      	pop	{r4, pc}
 80004ea:	2001      	movs	r0, #1
 80004ec:	bd10      	pop	{r4, pc}
 80004ee:	46c0      	nop			; (mov r8, r8)

080004f0 <__aeabi_fcmpgt>:
 80004f0:	b510      	push	{r4, lr}
 80004f2:	f000 fc49 	bl	8000d88 <__gesf2>
 80004f6:	2800      	cmp	r0, #0
 80004f8:	dc01      	bgt.n	80004fe <__aeabi_fcmpgt+0xe>
 80004fa:	2000      	movs	r0, #0
 80004fc:	bd10      	pop	{r4, pc}
 80004fe:	2001      	movs	r0, #1
 8000500:	bd10      	pop	{r4, pc}
 8000502:	46c0      	nop			; (mov r8, r8)

08000504 <__aeabi_fcmpge>:
 8000504:	b510      	push	{r4, lr}
 8000506:	f000 fc3f 	bl	8000d88 <__gesf2>
 800050a:	2800      	cmp	r0, #0
 800050c:	da01      	bge.n	8000512 <__aeabi_fcmpge+0xe>
 800050e:	2000      	movs	r0, #0
 8000510:	bd10      	pop	{r4, pc}
 8000512:	2001      	movs	r0, #1
 8000514:	bd10      	pop	{r4, pc}
 8000516:	46c0      	nop			; (mov r8, r8)

08000518 <__aeabi_uldivmod>:
 8000518:	2b00      	cmp	r3, #0
 800051a:	d111      	bne.n	8000540 <__aeabi_uldivmod+0x28>
 800051c:	2a00      	cmp	r2, #0
 800051e:	d10f      	bne.n	8000540 <__aeabi_uldivmod+0x28>
 8000520:	2900      	cmp	r1, #0
 8000522:	d100      	bne.n	8000526 <__aeabi_uldivmod+0xe>
 8000524:	2800      	cmp	r0, #0
 8000526:	d002      	beq.n	800052e <__aeabi_uldivmod+0x16>
 8000528:	2100      	movs	r1, #0
 800052a:	43c9      	mvns	r1, r1
 800052c:	0008      	movs	r0, r1
 800052e:	b407      	push	{r0, r1, r2}
 8000530:	4802      	ldr	r0, [pc, #8]	; (800053c <__aeabi_uldivmod+0x24>)
 8000532:	a102      	add	r1, pc, #8	; (adr r1, 800053c <__aeabi_uldivmod+0x24>)
 8000534:	1840      	adds	r0, r0, r1
 8000536:	9002      	str	r0, [sp, #8]
 8000538:	bd03      	pop	{r0, r1, pc}
 800053a:	46c0      	nop			; (mov r8, r8)
 800053c:	fffffee9 	.word	0xfffffee9
 8000540:	b403      	push	{r0, r1}
 8000542:	4668      	mov	r0, sp
 8000544:	b501      	push	{r0, lr}
 8000546:	9802      	ldr	r0, [sp, #8]
 8000548:	f000 f876 	bl	8000638 <__udivmoddi4>
 800054c:	9b01      	ldr	r3, [sp, #4]
 800054e:	469e      	mov	lr, r3
 8000550:	b002      	add	sp, #8
 8000552:	bc0c      	pop	{r2, r3}
 8000554:	4770      	bx	lr
 8000556:	46c0      	nop			; (mov r8, r8)

08000558 <__aeabi_d2uiz>:
 8000558:	b570      	push	{r4, r5, r6, lr}
 800055a:	2200      	movs	r2, #0
 800055c:	4b0c      	ldr	r3, [pc, #48]	; (8000590 <__aeabi_d2uiz+0x38>)
 800055e:	0004      	movs	r4, r0
 8000560:	000d      	movs	r5, r1
 8000562:	f7ff ff95 	bl	8000490 <__aeabi_dcmpge>
 8000566:	2800      	cmp	r0, #0
 8000568:	d104      	bne.n	8000574 <__aeabi_d2uiz+0x1c>
 800056a:	0020      	movs	r0, r4
 800056c:	0029      	movs	r1, r5
 800056e:	f002 fd73 	bl	8003058 <__aeabi_d2iz>
 8000572:	bd70      	pop	{r4, r5, r6, pc}
 8000574:	4b06      	ldr	r3, [pc, #24]	; (8000590 <__aeabi_d2uiz+0x38>)
 8000576:	2200      	movs	r2, #0
 8000578:	0020      	movs	r0, r4
 800057a:	0029      	movs	r1, r5
 800057c:	f002 f9bc 	bl	80028f8 <__aeabi_dsub>
 8000580:	f002 fd6a 	bl	8003058 <__aeabi_d2iz>
 8000584:	2380      	movs	r3, #128	; 0x80
 8000586:	061b      	lsls	r3, r3, #24
 8000588:	469c      	mov	ip, r3
 800058a:	4460      	add	r0, ip
 800058c:	e7f1      	b.n	8000572 <__aeabi_d2uiz+0x1a>
 800058e:	46c0      	nop			; (mov r8, r8)
 8000590:	41e00000 	.word	0x41e00000

08000594 <__aeabi_d2lz>:
 8000594:	b570      	push	{r4, r5, r6, lr}
 8000596:	0005      	movs	r5, r0
 8000598:	000c      	movs	r4, r1
 800059a:	2200      	movs	r2, #0
 800059c:	2300      	movs	r3, #0
 800059e:	0028      	movs	r0, r5
 80005a0:	0021      	movs	r1, r4
 80005a2:	f7ff ff57 	bl	8000454 <__aeabi_dcmplt>
 80005a6:	2800      	cmp	r0, #0
 80005a8:	d108      	bne.n	80005bc <__aeabi_d2lz+0x28>
 80005aa:	0028      	movs	r0, r5
 80005ac:	0021      	movs	r1, r4
 80005ae:	f000 f80f 	bl	80005d0 <__aeabi_d2ulz>
 80005b2:	0002      	movs	r2, r0
 80005b4:	000b      	movs	r3, r1
 80005b6:	0010      	movs	r0, r2
 80005b8:	0019      	movs	r1, r3
 80005ba:	bd70      	pop	{r4, r5, r6, pc}
 80005bc:	2380      	movs	r3, #128	; 0x80
 80005be:	061b      	lsls	r3, r3, #24
 80005c0:	18e1      	adds	r1, r4, r3
 80005c2:	0028      	movs	r0, r5
 80005c4:	f000 f804 	bl	80005d0 <__aeabi_d2ulz>
 80005c8:	2300      	movs	r3, #0
 80005ca:	4242      	negs	r2, r0
 80005cc:	418b      	sbcs	r3, r1
 80005ce:	e7f2      	b.n	80005b6 <__aeabi_d2lz+0x22>

080005d0 <__aeabi_d2ulz>:
 80005d0:	b570      	push	{r4, r5, r6, lr}
 80005d2:	2200      	movs	r2, #0
 80005d4:	4b0b      	ldr	r3, [pc, #44]	; (8000604 <__aeabi_d2ulz+0x34>)
 80005d6:	000d      	movs	r5, r1
 80005d8:	0004      	movs	r4, r0
 80005da:	f001 ff21 	bl	8002420 <__aeabi_dmul>
 80005de:	f7ff ffbb 	bl	8000558 <__aeabi_d2uiz>
 80005e2:	0006      	movs	r6, r0
 80005e4:	f002 fd9e 	bl	8003124 <__aeabi_ui2d>
 80005e8:	2200      	movs	r2, #0
 80005ea:	4b07      	ldr	r3, [pc, #28]	; (8000608 <__aeabi_d2ulz+0x38>)
 80005ec:	f001 ff18 	bl	8002420 <__aeabi_dmul>
 80005f0:	0002      	movs	r2, r0
 80005f2:	000b      	movs	r3, r1
 80005f4:	0020      	movs	r0, r4
 80005f6:	0029      	movs	r1, r5
 80005f8:	f002 f97e 	bl	80028f8 <__aeabi_dsub>
 80005fc:	f7ff ffac 	bl	8000558 <__aeabi_d2uiz>
 8000600:	0031      	movs	r1, r6
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	3df00000 	.word	0x3df00000
 8000608:	41f00000 	.word	0x41f00000

0800060c <__aeabi_l2d>:
 800060c:	b570      	push	{r4, r5, r6, lr}
 800060e:	0006      	movs	r6, r0
 8000610:	0008      	movs	r0, r1
 8000612:	f002 fd57 	bl	80030c4 <__aeabi_i2d>
 8000616:	2200      	movs	r2, #0
 8000618:	4b06      	ldr	r3, [pc, #24]	; (8000634 <__aeabi_l2d+0x28>)
 800061a:	f001 ff01 	bl	8002420 <__aeabi_dmul>
 800061e:	000d      	movs	r5, r1
 8000620:	0004      	movs	r4, r0
 8000622:	0030      	movs	r0, r6
 8000624:	f002 fd7e 	bl	8003124 <__aeabi_ui2d>
 8000628:	002b      	movs	r3, r5
 800062a:	0022      	movs	r2, r4
 800062c:	f000 ffba 	bl	80015a4 <__aeabi_dadd>
 8000630:	bd70      	pop	{r4, r5, r6, pc}
 8000632:	46c0      	nop			; (mov r8, r8)
 8000634:	41f00000 	.word	0x41f00000

08000638 <__udivmoddi4>:
 8000638:	b5f0      	push	{r4, r5, r6, r7, lr}
 800063a:	4657      	mov	r7, sl
 800063c:	464e      	mov	r6, r9
 800063e:	4645      	mov	r5, r8
 8000640:	46de      	mov	lr, fp
 8000642:	b5e0      	push	{r5, r6, r7, lr}
 8000644:	0004      	movs	r4, r0
 8000646:	000d      	movs	r5, r1
 8000648:	4692      	mov	sl, r2
 800064a:	4699      	mov	r9, r3
 800064c:	b083      	sub	sp, #12
 800064e:	428b      	cmp	r3, r1
 8000650:	d830      	bhi.n	80006b4 <__udivmoddi4+0x7c>
 8000652:	d02d      	beq.n	80006b0 <__udivmoddi4+0x78>
 8000654:	4649      	mov	r1, r9
 8000656:	4650      	mov	r0, sl
 8000658:	f002 fe78 	bl	800334c <__clzdi2>
 800065c:	0029      	movs	r1, r5
 800065e:	0006      	movs	r6, r0
 8000660:	0020      	movs	r0, r4
 8000662:	f002 fe73 	bl	800334c <__clzdi2>
 8000666:	1a33      	subs	r3, r6, r0
 8000668:	4698      	mov	r8, r3
 800066a:	3b20      	subs	r3, #32
 800066c:	469b      	mov	fp, r3
 800066e:	d433      	bmi.n	80006d8 <__udivmoddi4+0xa0>
 8000670:	465a      	mov	r2, fp
 8000672:	4653      	mov	r3, sl
 8000674:	4093      	lsls	r3, r2
 8000676:	4642      	mov	r2, r8
 8000678:	001f      	movs	r7, r3
 800067a:	4653      	mov	r3, sl
 800067c:	4093      	lsls	r3, r2
 800067e:	001e      	movs	r6, r3
 8000680:	42af      	cmp	r7, r5
 8000682:	d83a      	bhi.n	80006fa <__udivmoddi4+0xc2>
 8000684:	42af      	cmp	r7, r5
 8000686:	d100      	bne.n	800068a <__udivmoddi4+0x52>
 8000688:	e078      	b.n	800077c <__udivmoddi4+0x144>
 800068a:	465b      	mov	r3, fp
 800068c:	1ba4      	subs	r4, r4, r6
 800068e:	41bd      	sbcs	r5, r7
 8000690:	2b00      	cmp	r3, #0
 8000692:	da00      	bge.n	8000696 <__udivmoddi4+0x5e>
 8000694:	e075      	b.n	8000782 <__udivmoddi4+0x14a>
 8000696:	2200      	movs	r2, #0
 8000698:	2300      	movs	r3, #0
 800069a:	9200      	str	r2, [sp, #0]
 800069c:	9301      	str	r3, [sp, #4]
 800069e:	2301      	movs	r3, #1
 80006a0:	465a      	mov	r2, fp
 80006a2:	4093      	lsls	r3, r2
 80006a4:	9301      	str	r3, [sp, #4]
 80006a6:	2301      	movs	r3, #1
 80006a8:	4642      	mov	r2, r8
 80006aa:	4093      	lsls	r3, r2
 80006ac:	9300      	str	r3, [sp, #0]
 80006ae:	e028      	b.n	8000702 <__udivmoddi4+0xca>
 80006b0:	4282      	cmp	r2, r0
 80006b2:	d9cf      	bls.n	8000654 <__udivmoddi4+0x1c>
 80006b4:	2200      	movs	r2, #0
 80006b6:	2300      	movs	r3, #0
 80006b8:	9200      	str	r2, [sp, #0]
 80006ba:	9301      	str	r3, [sp, #4]
 80006bc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80006be:	2b00      	cmp	r3, #0
 80006c0:	d001      	beq.n	80006c6 <__udivmoddi4+0x8e>
 80006c2:	601c      	str	r4, [r3, #0]
 80006c4:	605d      	str	r5, [r3, #4]
 80006c6:	9800      	ldr	r0, [sp, #0]
 80006c8:	9901      	ldr	r1, [sp, #4]
 80006ca:	b003      	add	sp, #12
 80006cc:	bcf0      	pop	{r4, r5, r6, r7}
 80006ce:	46bb      	mov	fp, r7
 80006d0:	46b2      	mov	sl, r6
 80006d2:	46a9      	mov	r9, r5
 80006d4:	46a0      	mov	r8, r4
 80006d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80006d8:	4642      	mov	r2, r8
 80006da:	2320      	movs	r3, #32
 80006dc:	1a9b      	subs	r3, r3, r2
 80006de:	4652      	mov	r2, sl
 80006e0:	40da      	lsrs	r2, r3
 80006e2:	4641      	mov	r1, r8
 80006e4:	0013      	movs	r3, r2
 80006e6:	464a      	mov	r2, r9
 80006e8:	408a      	lsls	r2, r1
 80006ea:	0017      	movs	r7, r2
 80006ec:	4642      	mov	r2, r8
 80006ee:	431f      	orrs	r7, r3
 80006f0:	4653      	mov	r3, sl
 80006f2:	4093      	lsls	r3, r2
 80006f4:	001e      	movs	r6, r3
 80006f6:	42af      	cmp	r7, r5
 80006f8:	d9c4      	bls.n	8000684 <__udivmoddi4+0x4c>
 80006fa:	2200      	movs	r2, #0
 80006fc:	2300      	movs	r3, #0
 80006fe:	9200      	str	r2, [sp, #0]
 8000700:	9301      	str	r3, [sp, #4]
 8000702:	4643      	mov	r3, r8
 8000704:	2b00      	cmp	r3, #0
 8000706:	d0d9      	beq.n	80006bc <__udivmoddi4+0x84>
 8000708:	07fb      	lsls	r3, r7, #31
 800070a:	0872      	lsrs	r2, r6, #1
 800070c:	431a      	orrs	r2, r3
 800070e:	4646      	mov	r6, r8
 8000710:	087b      	lsrs	r3, r7, #1
 8000712:	e00e      	b.n	8000732 <__udivmoddi4+0xfa>
 8000714:	42ab      	cmp	r3, r5
 8000716:	d101      	bne.n	800071c <__udivmoddi4+0xe4>
 8000718:	42a2      	cmp	r2, r4
 800071a:	d80c      	bhi.n	8000736 <__udivmoddi4+0xfe>
 800071c:	1aa4      	subs	r4, r4, r2
 800071e:	419d      	sbcs	r5, r3
 8000720:	2001      	movs	r0, #1
 8000722:	1924      	adds	r4, r4, r4
 8000724:	416d      	adcs	r5, r5
 8000726:	2100      	movs	r1, #0
 8000728:	3e01      	subs	r6, #1
 800072a:	1824      	adds	r4, r4, r0
 800072c:	414d      	adcs	r5, r1
 800072e:	2e00      	cmp	r6, #0
 8000730:	d006      	beq.n	8000740 <__udivmoddi4+0x108>
 8000732:	42ab      	cmp	r3, r5
 8000734:	d9ee      	bls.n	8000714 <__udivmoddi4+0xdc>
 8000736:	3e01      	subs	r6, #1
 8000738:	1924      	adds	r4, r4, r4
 800073a:	416d      	adcs	r5, r5
 800073c:	2e00      	cmp	r6, #0
 800073e:	d1f8      	bne.n	8000732 <__udivmoddi4+0xfa>
 8000740:	9800      	ldr	r0, [sp, #0]
 8000742:	9901      	ldr	r1, [sp, #4]
 8000744:	465b      	mov	r3, fp
 8000746:	1900      	adds	r0, r0, r4
 8000748:	4169      	adcs	r1, r5
 800074a:	2b00      	cmp	r3, #0
 800074c:	db24      	blt.n	8000798 <__udivmoddi4+0x160>
 800074e:	002b      	movs	r3, r5
 8000750:	465a      	mov	r2, fp
 8000752:	4644      	mov	r4, r8
 8000754:	40d3      	lsrs	r3, r2
 8000756:	002a      	movs	r2, r5
 8000758:	40e2      	lsrs	r2, r4
 800075a:	001c      	movs	r4, r3
 800075c:	465b      	mov	r3, fp
 800075e:	0015      	movs	r5, r2
 8000760:	2b00      	cmp	r3, #0
 8000762:	db2a      	blt.n	80007ba <__udivmoddi4+0x182>
 8000764:	0026      	movs	r6, r4
 8000766:	409e      	lsls	r6, r3
 8000768:	0033      	movs	r3, r6
 800076a:	0026      	movs	r6, r4
 800076c:	4647      	mov	r7, r8
 800076e:	40be      	lsls	r6, r7
 8000770:	0032      	movs	r2, r6
 8000772:	1a80      	subs	r0, r0, r2
 8000774:	4199      	sbcs	r1, r3
 8000776:	9000      	str	r0, [sp, #0]
 8000778:	9101      	str	r1, [sp, #4]
 800077a:	e79f      	b.n	80006bc <__udivmoddi4+0x84>
 800077c:	42a3      	cmp	r3, r4
 800077e:	d8bc      	bhi.n	80006fa <__udivmoddi4+0xc2>
 8000780:	e783      	b.n	800068a <__udivmoddi4+0x52>
 8000782:	4642      	mov	r2, r8
 8000784:	2320      	movs	r3, #32
 8000786:	2100      	movs	r1, #0
 8000788:	1a9b      	subs	r3, r3, r2
 800078a:	2200      	movs	r2, #0
 800078c:	9100      	str	r1, [sp, #0]
 800078e:	9201      	str	r2, [sp, #4]
 8000790:	2201      	movs	r2, #1
 8000792:	40da      	lsrs	r2, r3
 8000794:	9201      	str	r2, [sp, #4]
 8000796:	e786      	b.n	80006a6 <__udivmoddi4+0x6e>
 8000798:	4642      	mov	r2, r8
 800079a:	2320      	movs	r3, #32
 800079c:	1a9b      	subs	r3, r3, r2
 800079e:	002a      	movs	r2, r5
 80007a0:	4646      	mov	r6, r8
 80007a2:	409a      	lsls	r2, r3
 80007a4:	0023      	movs	r3, r4
 80007a6:	40f3      	lsrs	r3, r6
 80007a8:	4644      	mov	r4, r8
 80007aa:	4313      	orrs	r3, r2
 80007ac:	002a      	movs	r2, r5
 80007ae:	40e2      	lsrs	r2, r4
 80007b0:	001c      	movs	r4, r3
 80007b2:	465b      	mov	r3, fp
 80007b4:	0015      	movs	r5, r2
 80007b6:	2b00      	cmp	r3, #0
 80007b8:	dad4      	bge.n	8000764 <__udivmoddi4+0x12c>
 80007ba:	4642      	mov	r2, r8
 80007bc:	002f      	movs	r7, r5
 80007be:	2320      	movs	r3, #32
 80007c0:	0026      	movs	r6, r4
 80007c2:	4097      	lsls	r7, r2
 80007c4:	1a9b      	subs	r3, r3, r2
 80007c6:	40de      	lsrs	r6, r3
 80007c8:	003b      	movs	r3, r7
 80007ca:	4333      	orrs	r3, r6
 80007cc:	e7cd      	b.n	800076a <__udivmoddi4+0x132>
 80007ce:	46c0      	nop			; (mov r8, r8)

080007d0 <__aeabi_fadd>:
 80007d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80007d2:	46c6      	mov	lr, r8
 80007d4:	0243      	lsls	r3, r0, #9
 80007d6:	0a5b      	lsrs	r3, r3, #9
 80007d8:	024e      	lsls	r6, r1, #9
 80007da:	0045      	lsls	r5, r0, #1
 80007dc:	004f      	lsls	r7, r1, #1
 80007de:	00da      	lsls	r2, r3, #3
 80007e0:	0fc4      	lsrs	r4, r0, #31
 80007e2:	469c      	mov	ip, r3
 80007e4:	0a70      	lsrs	r0, r6, #9
 80007e6:	4690      	mov	r8, r2
 80007e8:	b500      	push	{lr}
 80007ea:	0e2d      	lsrs	r5, r5, #24
 80007ec:	0e3f      	lsrs	r7, r7, #24
 80007ee:	0fc9      	lsrs	r1, r1, #31
 80007f0:	09b6      	lsrs	r6, r6, #6
 80007f2:	428c      	cmp	r4, r1
 80007f4:	d04b      	beq.n	800088e <__aeabi_fadd+0xbe>
 80007f6:	1bea      	subs	r2, r5, r7
 80007f8:	2a00      	cmp	r2, #0
 80007fa:	dd36      	ble.n	800086a <__aeabi_fadd+0x9a>
 80007fc:	2f00      	cmp	r7, #0
 80007fe:	d061      	beq.n	80008c4 <__aeabi_fadd+0xf4>
 8000800:	2dff      	cmp	r5, #255	; 0xff
 8000802:	d100      	bne.n	8000806 <__aeabi_fadd+0x36>
 8000804:	e0ad      	b.n	8000962 <__aeabi_fadd+0x192>
 8000806:	2380      	movs	r3, #128	; 0x80
 8000808:	04db      	lsls	r3, r3, #19
 800080a:	431e      	orrs	r6, r3
 800080c:	2a1b      	cmp	r2, #27
 800080e:	dc00      	bgt.n	8000812 <__aeabi_fadd+0x42>
 8000810:	e0d3      	b.n	80009ba <__aeabi_fadd+0x1ea>
 8000812:	2001      	movs	r0, #1
 8000814:	4643      	mov	r3, r8
 8000816:	1a18      	subs	r0, r3, r0
 8000818:	0143      	lsls	r3, r0, #5
 800081a:	d400      	bmi.n	800081e <__aeabi_fadd+0x4e>
 800081c:	e08c      	b.n	8000938 <__aeabi_fadd+0x168>
 800081e:	0180      	lsls	r0, r0, #6
 8000820:	0987      	lsrs	r7, r0, #6
 8000822:	0038      	movs	r0, r7
 8000824:	f002 fd74 	bl	8003310 <__clzsi2>
 8000828:	3805      	subs	r0, #5
 800082a:	4087      	lsls	r7, r0
 800082c:	4285      	cmp	r5, r0
 800082e:	dc00      	bgt.n	8000832 <__aeabi_fadd+0x62>
 8000830:	e0b6      	b.n	80009a0 <__aeabi_fadd+0x1d0>
 8000832:	1a2d      	subs	r5, r5, r0
 8000834:	48b3      	ldr	r0, [pc, #716]	; (8000b04 <__aeabi_fadd+0x334>)
 8000836:	4038      	ands	r0, r7
 8000838:	0743      	lsls	r3, r0, #29
 800083a:	d004      	beq.n	8000846 <__aeabi_fadd+0x76>
 800083c:	230f      	movs	r3, #15
 800083e:	4003      	ands	r3, r0
 8000840:	2b04      	cmp	r3, #4
 8000842:	d000      	beq.n	8000846 <__aeabi_fadd+0x76>
 8000844:	3004      	adds	r0, #4
 8000846:	0143      	lsls	r3, r0, #5
 8000848:	d400      	bmi.n	800084c <__aeabi_fadd+0x7c>
 800084a:	e078      	b.n	800093e <__aeabi_fadd+0x16e>
 800084c:	1c6a      	adds	r2, r5, #1
 800084e:	2dfe      	cmp	r5, #254	; 0xfe
 8000850:	d065      	beq.n	800091e <__aeabi_fadd+0x14e>
 8000852:	0180      	lsls	r0, r0, #6
 8000854:	0a43      	lsrs	r3, r0, #9
 8000856:	469c      	mov	ip, r3
 8000858:	b2d2      	uxtb	r2, r2
 800085a:	4663      	mov	r3, ip
 800085c:	05d0      	lsls	r0, r2, #23
 800085e:	4318      	orrs	r0, r3
 8000860:	07e4      	lsls	r4, r4, #31
 8000862:	4320      	orrs	r0, r4
 8000864:	bc80      	pop	{r7}
 8000866:	46b8      	mov	r8, r7
 8000868:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800086a:	2a00      	cmp	r2, #0
 800086c:	d035      	beq.n	80008da <__aeabi_fadd+0x10a>
 800086e:	1b7a      	subs	r2, r7, r5
 8000870:	2d00      	cmp	r5, #0
 8000872:	d000      	beq.n	8000876 <__aeabi_fadd+0xa6>
 8000874:	e0af      	b.n	80009d6 <__aeabi_fadd+0x206>
 8000876:	4643      	mov	r3, r8
 8000878:	2b00      	cmp	r3, #0
 800087a:	d100      	bne.n	800087e <__aeabi_fadd+0xae>
 800087c:	e0a7      	b.n	80009ce <__aeabi_fadd+0x1fe>
 800087e:	1e53      	subs	r3, r2, #1
 8000880:	2a01      	cmp	r2, #1
 8000882:	d100      	bne.n	8000886 <__aeabi_fadd+0xb6>
 8000884:	e12f      	b.n	8000ae6 <__aeabi_fadd+0x316>
 8000886:	2aff      	cmp	r2, #255	; 0xff
 8000888:	d069      	beq.n	800095e <__aeabi_fadd+0x18e>
 800088a:	001a      	movs	r2, r3
 800088c:	e0aa      	b.n	80009e4 <__aeabi_fadd+0x214>
 800088e:	1be9      	subs	r1, r5, r7
 8000890:	2900      	cmp	r1, #0
 8000892:	dd70      	ble.n	8000976 <__aeabi_fadd+0x1a6>
 8000894:	2f00      	cmp	r7, #0
 8000896:	d037      	beq.n	8000908 <__aeabi_fadd+0x138>
 8000898:	2dff      	cmp	r5, #255	; 0xff
 800089a:	d062      	beq.n	8000962 <__aeabi_fadd+0x192>
 800089c:	2380      	movs	r3, #128	; 0x80
 800089e:	04db      	lsls	r3, r3, #19
 80008a0:	431e      	orrs	r6, r3
 80008a2:	291b      	cmp	r1, #27
 80008a4:	dc00      	bgt.n	80008a8 <__aeabi_fadd+0xd8>
 80008a6:	e0b0      	b.n	8000a0a <__aeabi_fadd+0x23a>
 80008a8:	2001      	movs	r0, #1
 80008aa:	4440      	add	r0, r8
 80008ac:	0143      	lsls	r3, r0, #5
 80008ae:	d543      	bpl.n	8000938 <__aeabi_fadd+0x168>
 80008b0:	3501      	adds	r5, #1
 80008b2:	2dff      	cmp	r5, #255	; 0xff
 80008b4:	d033      	beq.n	800091e <__aeabi_fadd+0x14e>
 80008b6:	2301      	movs	r3, #1
 80008b8:	4a93      	ldr	r2, [pc, #588]	; (8000b08 <__aeabi_fadd+0x338>)
 80008ba:	4003      	ands	r3, r0
 80008bc:	0840      	lsrs	r0, r0, #1
 80008be:	4010      	ands	r0, r2
 80008c0:	4318      	orrs	r0, r3
 80008c2:	e7b9      	b.n	8000838 <__aeabi_fadd+0x68>
 80008c4:	2e00      	cmp	r6, #0
 80008c6:	d100      	bne.n	80008ca <__aeabi_fadd+0xfa>
 80008c8:	e083      	b.n	80009d2 <__aeabi_fadd+0x202>
 80008ca:	1e51      	subs	r1, r2, #1
 80008cc:	2a01      	cmp	r2, #1
 80008ce:	d100      	bne.n	80008d2 <__aeabi_fadd+0x102>
 80008d0:	e0d8      	b.n	8000a84 <__aeabi_fadd+0x2b4>
 80008d2:	2aff      	cmp	r2, #255	; 0xff
 80008d4:	d045      	beq.n	8000962 <__aeabi_fadd+0x192>
 80008d6:	000a      	movs	r2, r1
 80008d8:	e798      	b.n	800080c <__aeabi_fadd+0x3c>
 80008da:	27fe      	movs	r7, #254	; 0xfe
 80008dc:	1c6a      	adds	r2, r5, #1
 80008de:	4217      	tst	r7, r2
 80008e0:	d000      	beq.n	80008e4 <__aeabi_fadd+0x114>
 80008e2:	e086      	b.n	80009f2 <__aeabi_fadd+0x222>
 80008e4:	2d00      	cmp	r5, #0
 80008e6:	d000      	beq.n	80008ea <__aeabi_fadd+0x11a>
 80008e8:	e0b7      	b.n	8000a5a <__aeabi_fadd+0x28a>
 80008ea:	4643      	mov	r3, r8
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	d100      	bne.n	80008f2 <__aeabi_fadd+0x122>
 80008f0:	e0f3      	b.n	8000ada <__aeabi_fadd+0x30a>
 80008f2:	2200      	movs	r2, #0
 80008f4:	2e00      	cmp	r6, #0
 80008f6:	d0b0      	beq.n	800085a <__aeabi_fadd+0x8a>
 80008f8:	1b98      	subs	r0, r3, r6
 80008fa:	0143      	lsls	r3, r0, #5
 80008fc:	d400      	bmi.n	8000900 <__aeabi_fadd+0x130>
 80008fe:	e0fa      	b.n	8000af6 <__aeabi_fadd+0x326>
 8000900:	4643      	mov	r3, r8
 8000902:	000c      	movs	r4, r1
 8000904:	1af0      	subs	r0, r6, r3
 8000906:	e797      	b.n	8000838 <__aeabi_fadd+0x68>
 8000908:	2e00      	cmp	r6, #0
 800090a:	d100      	bne.n	800090e <__aeabi_fadd+0x13e>
 800090c:	e0c8      	b.n	8000aa0 <__aeabi_fadd+0x2d0>
 800090e:	1e4a      	subs	r2, r1, #1
 8000910:	2901      	cmp	r1, #1
 8000912:	d100      	bne.n	8000916 <__aeabi_fadd+0x146>
 8000914:	e0ae      	b.n	8000a74 <__aeabi_fadd+0x2a4>
 8000916:	29ff      	cmp	r1, #255	; 0xff
 8000918:	d023      	beq.n	8000962 <__aeabi_fadd+0x192>
 800091a:	0011      	movs	r1, r2
 800091c:	e7c1      	b.n	80008a2 <__aeabi_fadd+0xd2>
 800091e:	2300      	movs	r3, #0
 8000920:	22ff      	movs	r2, #255	; 0xff
 8000922:	469c      	mov	ip, r3
 8000924:	e799      	b.n	800085a <__aeabi_fadd+0x8a>
 8000926:	21fe      	movs	r1, #254	; 0xfe
 8000928:	1c6a      	adds	r2, r5, #1
 800092a:	4211      	tst	r1, r2
 800092c:	d077      	beq.n	8000a1e <__aeabi_fadd+0x24e>
 800092e:	2aff      	cmp	r2, #255	; 0xff
 8000930:	d0f5      	beq.n	800091e <__aeabi_fadd+0x14e>
 8000932:	0015      	movs	r5, r2
 8000934:	4446      	add	r6, r8
 8000936:	0870      	lsrs	r0, r6, #1
 8000938:	0743      	lsls	r3, r0, #29
 800093a:	d000      	beq.n	800093e <__aeabi_fadd+0x16e>
 800093c:	e77e      	b.n	800083c <__aeabi_fadd+0x6c>
 800093e:	08c3      	lsrs	r3, r0, #3
 8000940:	2dff      	cmp	r5, #255	; 0xff
 8000942:	d00e      	beq.n	8000962 <__aeabi_fadd+0x192>
 8000944:	025b      	lsls	r3, r3, #9
 8000946:	0a5b      	lsrs	r3, r3, #9
 8000948:	469c      	mov	ip, r3
 800094a:	b2ea      	uxtb	r2, r5
 800094c:	e785      	b.n	800085a <__aeabi_fadd+0x8a>
 800094e:	2e00      	cmp	r6, #0
 8000950:	d007      	beq.n	8000962 <__aeabi_fadd+0x192>
 8000952:	2280      	movs	r2, #128	; 0x80
 8000954:	03d2      	lsls	r2, r2, #15
 8000956:	4213      	tst	r3, r2
 8000958:	d003      	beq.n	8000962 <__aeabi_fadd+0x192>
 800095a:	4210      	tst	r0, r2
 800095c:	d101      	bne.n	8000962 <__aeabi_fadd+0x192>
 800095e:	000c      	movs	r4, r1
 8000960:	0003      	movs	r3, r0
 8000962:	2b00      	cmp	r3, #0
 8000964:	d0db      	beq.n	800091e <__aeabi_fadd+0x14e>
 8000966:	2080      	movs	r0, #128	; 0x80
 8000968:	03c0      	lsls	r0, r0, #15
 800096a:	4318      	orrs	r0, r3
 800096c:	0240      	lsls	r0, r0, #9
 800096e:	0a43      	lsrs	r3, r0, #9
 8000970:	469c      	mov	ip, r3
 8000972:	22ff      	movs	r2, #255	; 0xff
 8000974:	e771      	b.n	800085a <__aeabi_fadd+0x8a>
 8000976:	2900      	cmp	r1, #0
 8000978:	d0d5      	beq.n	8000926 <__aeabi_fadd+0x156>
 800097a:	1b7a      	subs	r2, r7, r5
 800097c:	2d00      	cmp	r5, #0
 800097e:	d160      	bne.n	8000a42 <__aeabi_fadd+0x272>
 8000980:	4643      	mov	r3, r8
 8000982:	2b00      	cmp	r3, #0
 8000984:	d024      	beq.n	80009d0 <__aeabi_fadd+0x200>
 8000986:	1e53      	subs	r3, r2, #1
 8000988:	2a01      	cmp	r2, #1
 800098a:	d073      	beq.n	8000a74 <__aeabi_fadd+0x2a4>
 800098c:	2aff      	cmp	r2, #255	; 0xff
 800098e:	d0e7      	beq.n	8000960 <__aeabi_fadd+0x190>
 8000990:	001a      	movs	r2, r3
 8000992:	2a1b      	cmp	r2, #27
 8000994:	dc00      	bgt.n	8000998 <__aeabi_fadd+0x1c8>
 8000996:	e085      	b.n	8000aa4 <__aeabi_fadd+0x2d4>
 8000998:	2001      	movs	r0, #1
 800099a:	003d      	movs	r5, r7
 800099c:	1980      	adds	r0, r0, r6
 800099e:	e785      	b.n	80008ac <__aeabi_fadd+0xdc>
 80009a0:	2320      	movs	r3, #32
 80009a2:	003a      	movs	r2, r7
 80009a4:	1b45      	subs	r5, r0, r5
 80009a6:	0038      	movs	r0, r7
 80009a8:	3501      	adds	r5, #1
 80009aa:	40ea      	lsrs	r2, r5
 80009ac:	1b5d      	subs	r5, r3, r5
 80009ae:	40a8      	lsls	r0, r5
 80009b0:	1e43      	subs	r3, r0, #1
 80009b2:	4198      	sbcs	r0, r3
 80009b4:	2500      	movs	r5, #0
 80009b6:	4310      	orrs	r0, r2
 80009b8:	e73e      	b.n	8000838 <__aeabi_fadd+0x68>
 80009ba:	2320      	movs	r3, #32
 80009bc:	0030      	movs	r0, r6
 80009be:	1a9b      	subs	r3, r3, r2
 80009c0:	0031      	movs	r1, r6
 80009c2:	4098      	lsls	r0, r3
 80009c4:	40d1      	lsrs	r1, r2
 80009c6:	1e43      	subs	r3, r0, #1
 80009c8:	4198      	sbcs	r0, r3
 80009ca:	4308      	orrs	r0, r1
 80009cc:	e722      	b.n	8000814 <__aeabi_fadd+0x44>
 80009ce:	000c      	movs	r4, r1
 80009d0:	0003      	movs	r3, r0
 80009d2:	0015      	movs	r5, r2
 80009d4:	e7b4      	b.n	8000940 <__aeabi_fadd+0x170>
 80009d6:	2fff      	cmp	r7, #255	; 0xff
 80009d8:	d0c1      	beq.n	800095e <__aeabi_fadd+0x18e>
 80009da:	2380      	movs	r3, #128	; 0x80
 80009dc:	4640      	mov	r0, r8
 80009de:	04db      	lsls	r3, r3, #19
 80009e0:	4318      	orrs	r0, r3
 80009e2:	4680      	mov	r8, r0
 80009e4:	2a1b      	cmp	r2, #27
 80009e6:	dd51      	ble.n	8000a8c <__aeabi_fadd+0x2bc>
 80009e8:	2001      	movs	r0, #1
 80009ea:	000c      	movs	r4, r1
 80009ec:	003d      	movs	r5, r7
 80009ee:	1a30      	subs	r0, r6, r0
 80009f0:	e712      	b.n	8000818 <__aeabi_fadd+0x48>
 80009f2:	4643      	mov	r3, r8
 80009f4:	1b9f      	subs	r7, r3, r6
 80009f6:	017b      	lsls	r3, r7, #5
 80009f8:	d42b      	bmi.n	8000a52 <__aeabi_fadd+0x282>
 80009fa:	2f00      	cmp	r7, #0
 80009fc:	d000      	beq.n	8000a00 <__aeabi_fadd+0x230>
 80009fe:	e710      	b.n	8000822 <__aeabi_fadd+0x52>
 8000a00:	2300      	movs	r3, #0
 8000a02:	2400      	movs	r4, #0
 8000a04:	2200      	movs	r2, #0
 8000a06:	469c      	mov	ip, r3
 8000a08:	e727      	b.n	800085a <__aeabi_fadd+0x8a>
 8000a0a:	2320      	movs	r3, #32
 8000a0c:	0032      	movs	r2, r6
 8000a0e:	0030      	movs	r0, r6
 8000a10:	40ca      	lsrs	r2, r1
 8000a12:	1a59      	subs	r1, r3, r1
 8000a14:	4088      	lsls	r0, r1
 8000a16:	1e43      	subs	r3, r0, #1
 8000a18:	4198      	sbcs	r0, r3
 8000a1a:	4310      	orrs	r0, r2
 8000a1c:	e745      	b.n	80008aa <__aeabi_fadd+0xda>
 8000a1e:	2d00      	cmp	r5, #0
 8000a20:	d14a      	bne.n	8000ab8 <__aeabi_fadd+0x2e8>
 8000a22:	4643      	mov	r3, r8
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d063      	beq.n	8000af0 <__aeabi_fadd+0x320>
 8000a28:	2200      	movs	r2, #0
 8000a2a:	2e00      	cmp	r6, #0
 8000a2c:	d100      	bne.n	8000a30 <__aeabi_fadd+0x260>
 8000a2e:	e714      	b.n	800085a <__aeabi_fadd+0x8a>
 8000a30:	0030      	movs	r0, r6
 8000a32:	4440      	add	r0, r8
 8000a34:	0143      	lsls	r3, r0, #5
 8000a36:	d400      	bmi.n	8000a3a <__aeabi_fadd+0x26a>
 8000a38:	e77e      	b.n	8000938 <__aeabi_fadd+0x168>
 8000a3a:	4b32      	ldr	r3, [pc, #200]	; (8000b04 <__aeabi_fadd+0x334>)
 8000a3c:	3501      	adds	r5, #1
 8000a3e:	4018      	ands	r0, r3
 8000a40:	e77a      	b.n	8000938 <__aeabi_fadd+0x168>
 8000a42:	2fff      	cmp	r7, #255	; 0xff
 8000a44:	d08c      	beq.n	8000960 <__aeabi_fadd+0x190>
 8000a46:	2380      	movs	r3, #128	; 0x80
 8000a48:	4641      	mov	r1, r8
 8000a4a:	04db      	lsls	r3, r3, #19
 8000a4c:	4319      	orrs	r1, r3
 8000a4e:	4688      	mov	r8, r1
 8000a50:	e79f      	b.n	8000992 <__aeabi_fadd+0x1c2>
 8000a52:	4643      	mov	r3, r8
 8000a54:	000c      	movs	r4, r1
 8000a56:	1af7      	subs	r7, r6, r3
 8000a58:	e6e3      	b.n	8000822 <__aeabi_fadd+0x52>
 8000a5a:	4642      	mov	r2, r8
 8000a5c:	2a00      	cmp	r2, #0
 8000a5e:	d000      	beq.n	8000a62 <__aeabi_fadd+0x292>
 8000a60:	e775      	b.n	800094e <__aeabi_fadd+0x17e>
 8000a62:	2e00      	cmp	r6, #0
 8000a64:	d000      	beq.n	8000a68 <__aeabi_fadd+0x298>
 8000a66:	e77a      	b.n	800095e <__aeabi_fadd+0x18e>
 8000a68:	2380      	movs	r3, #128	; 0x80
 8000a6a:	03db      	lsls	r3, r3, #15
 8000a6c:	2400      	movs	r4, #0
 8000a6e:	469c      	mov	ip, r3
 8000a70:	22ff      	movs	r2, #255	; 0xff
 8000a72:	e6f2      	b.n	800085a <__aeabi_fadd+0x8a>
 8000a74:	0030      	movs	r0, r6
 8000a76:	4440      	add	r0, r8
 8000a78:	2501      	movs	r5, #1
 8000a7a:	0143      	lsls	r3, r0, #5
 8000a7c:	d400      	bmi.n	8000a80 <__aeabi_fadd+0x2b0>
 8000a7e:	e75b      	b.n	8000938 <__aeabi_fadd+0x168>
 8000a80:	2502      	movs	r5, #2
 8000a82:	e718      	b.n	80008b6 <__aeabi_fadd+0xe6>
 8000a84:	4643      	mov	r3, r8
 8000a86:	2501      	movs	r5, #1
 8000a88:	1b98      	subs	r0, r3, r6
 8000a8a:	e6c5      	b.n	8000818 <__aeabi_fadd+0x48>
 8000a8c:	2320      	movs	r3, #32
 8000a8e:	4644      	mov	r4, r8
 8000a90:	4640      	mov	r0, r8
 8000a92:	40d4      	lsrs	r4, r2
 8000a94:	1a9a      	subs	r2, r3, r2
 8000a96:	4090      	lsls	r0, r2
 8000a98:	1e43      	subs	r3, r0, #1
 8000a9a:	4198      	sbcs	r0, r3
 8000a9c:	4320      	orrs	r0, r4
 8000a9e:	e7a4      	b.n	80009ea <__aeabi_fadd+0x21a>
 8000aa0:	000d      	movs	r5, r1
 8000aa2:	e74d      	b.n	8000940 <__aeabi_fadd+0x170>
 8000aa4:	2320      	movs	r3, #32
 8000aa6:	4641      	mov	r1, r8
 8000aa8:	4640      	mov	r0, r8
 8000aaa:	40d1      	lsrs	r1, r2
 8000aac:	1a9a      	subs	r2, r3, r2
 8000aae:	4090      	lsls	r0, r2
 8000ab0:	1e43      	subs	r3, r0, #1
 8000ab2:	4198      	sbcs	r0, r3
 8000ab4:	4308      	orrs	r0, r1
 8000ab6:	e770      	b.n	800099a <__aeabi_fadd+0x1ca>
 8000ab8:	4642      	mov	r2, r8
 8000aba:	2a00      	cmp	r2, #0
 8000abc:	d100      	bne.n	8000ac0 <__aeabi_fadd+0x2f0>
 8000abe:	e74f      	b.n	8000960 <__aeabi_fadd+0x190>
 8000ac0:	2e00      	cmp	r6, #0
 8000ac2:	d100      	bne.n	8000ac6 <__aeabi_fadd+0x2f6>
 8000ac4:	e74d      	b.n	8000962 <__aeabi_fadd+0x192>
 8000ac6:	2280      	movs	r2, #128	; 0x80
 8000ac8:	03d2      	lsls	r2, r2, #15
 8000aca:	4213      	tst	r3, r2
 8000acc:	d100      	bne.n	8000ad0 <__aeabi_fadd+0x300>
 8000ace:	e748      	b.n	8000962 <__aeabi_fadd+0x192>
 8000ad0:	4210      	tst	r0, r2
 8000ad2:	d000      	beq.n	8000ad6 <__aeabi_fadd+0x306>
 8000ad4:	e745      	b.n	8000962 <__aeabi_fadd+0x192>
 8000ad6:	0003      	movs	r3, r0
 8000ad8:	e743      	b.n	8000962 <__aeabi_fadd+0x192>
 8000ada:	2e00      	cmp	r6, #0
 8000adc:	d090      	beq.n	8000a00 <__aeabi_fadd+0x230>
 8000ade:	000c      	movs	r4, r1
 8000ae0:	4684      	mov	ip, r0
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	e6b9      	b.n	800085a <__aeabi_fadd+0x8a>
 8000ae6:	4643      	mov	r3, r8
 8000ae8:	000c      	movs	r4, r1
 8000aea:	1af0      	subs	r0, r6, r3
 8000aec:	3501      	adds	r5, #1
 8000aee:	e693      	b.n	8000818 <__aeabi_fadd+0x48>
 8000af0:	4684      	mov	ip, r0
 8000af2:	2200      	movs	r2, #0
 8000af4:	e6b1      	b.n	800085a <__aeabi_fadd+0x8a>
 8000af6:	2800      	cmp	r0, #0
 8000af8:	d000      	beq.n	8000afc <__aeabi_fadd+0x32c>
 8000afa:	e71d      	b.n	8000938 <__aeabi_fadd+0x168>
 8000afc:	2300      	movs	r3, #0
 8000afe:	2400      	movs	r4, #0
 8000b00:	469c      	mov	ip, r3
 8000b02:	e6aa      	b.n	800085a <__aeabi_fadd+0x8a>
 8000b04:	fbffffff 	.word	0xfbffffff
 8000b08:	7dffffff 	.word	0x7dffffff

08000b0c <__aeabi_fdiv>:
 8000b0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b0e:	464f      	mov	r7, r9
 8000b10:	4646      	mov	r6, r8
 8000b12:	46d6      	mov	lr, sl
 8000b14:	0245      	lsls	r5, r0, #9
 8000b16:	b5c0      	push	{r6, r7, lr}
 8000b18:	0047      	lsls	r7, r0, #1
 8000b1a:	1c0c      	adds	r4, r1, #0
 8000b1c:	0a6d      	lsrs	r5, r5, #9
 8000b1e:	0e3f      	lsrs	r7, r7, #24
 8000b20:	0fc6      	lsrs	r6, r0, #31
 8000b22:	2f00      	cmp	r7, #0
 8000b24:	d100      	bne.n	8000b28 <__aeabi_fdiv+0x1c>
 8000b26:	e070      	b.n	8000c0a <__aeabi_fdiv+0xfe>
 8000b28:	2fff      	cmp	r7, #255	; 0xff
 8000b2a:	d100      	bne.n	8000b2e <__aeabi_fdiv+0x22>
 8000b2c:	e075      	b.n	8000c1a <__aeabi_fdiv+0x10e>
 8000b2e:	00eb      	lsls	r3, r5, #3
 8000b30:	2580      	movs	r5, #128	; 0x80
 8000b32:	04ed      	lsls	r5, r5, #19
 8000b34:	431d      	orrs	r5, r3
 8000b36:	2300      	movs	r3, #0
 8000b38:	4699      	mov	r9, r3
 8000b3a:	469a      	mov	sl, r3
 8000b3c:	3f7f      	subs	r7, #127	; 0x7f
 8000b3e:	0260      	lsls	r0, r4, #9
 8000b40:	0a43      	lsrs	r3, r0, #9
 8000b42:	4698      	mov	r8, r3
 8000b44:	0063      	lsls	r3, r4, #1
 8000b46:	0e1b      	lsrs	r3, r3, #24
 8000b48:	0fe4      	lsrs	r4, r4, #31
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	d04e      	beq.n	8000bec <__aeabi_fdiv+0xe0>
 8000b4e:	2bff      	cmp	r3, #255	; 0xff
 8000b50:	d046      	beq.n	8000be0 <__aeabi_fdiv+0xd4>
 8000b52:	4642      	mov	r2, r8
 8000b54:	00d0      	lsls	r0, r2, #3
 8000b56:	2280      	movs	r2, #128	; 0x80
 8000b58:	04d2      	lsls	r2, r2, #19
 8000b5a:	4302      	orrs	r2, r0
 8000b5c:	4690      	mov	r8, r2
 8000b5e:	2200      	movs	r2, #0
 8000b60:	3b7f      	subs	r3, #127	; 0x7f
 8000b62:	0031      	movs	r1, r6
 8000b64:	1aff      	subs	r7, r7, r3
 8000b66:	464b      	mov	r3, r9
 8000b68:	4061      	eors	r1, r4
 8000b6a:	b2c9      	uxtb	r1, r1
 8000b6c:	4313      	orrs	r3, r2
 8000b6e:	2b0f      	cmp	r3, #15
 8000b70:	d900      	bls.n	8000b74 <__aeabi_fdiv+0x68>
 8000b72:	e0b5      	b.n	8000ce0 <__aeabi_fdiv+0x1d4>
 8000b74:	486e      	ldr	r0, [pc, #440]	; (8000d30 <__aeabi_fdiv+0x224>)
 8000b76:	009b      	lsls	r3, r3, #2
 8000b78:	58c3      	ldr	r3, [r0, r3]
 8000b7a:	469f      	mov	pc, r3
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	4698      	mov	r8, r3
 8000b80:	0026      	movs	r6, r4
 8000b82:	4645      	mov	r5, r8
 8000b84:	4692      	mov	sl, r2
 8000b86:	4653      	mov	r3, sl
 8000b88:	2b02      	cmp	r3, #2
 8000b8a:	d100      	bne.n	8000b8e <__aeabi_fdiv+0x82>
 8000b8c:	e089      	b.n	8000ca2 <__aeabi_fdiv+0x196>
 8000b8e:	2b03      	cmp	r3, #3
 8000b90:	d100      	bne.n	8000b94 <__aeabi_fdiv+0x88>
 8000b92:	e09e      	b.n	8000cd2 <__aeabi_fdiv+0x1c6>
 8000b94:	2b01      	cmp	r3, #1
 8000b96:	d018      	beq.n	8000bca <__aeabi_fdiv+0xbe>
 8000b98:	003b      	movs	r3, r7
 8000b9a:	337f      	adds	r3, #127	; 0x7f
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	dd69      	ble.n	8000c74 <__aeabi_fdiv+0x168>
 8000ba0:	076a      	lsls	r2, r5, #29
 8000ba2:	d004      	beq.n	8000bae <__aeabi_fdiv+0xa2>
 8000ba4:	220f      	movs	r2, #15
 8000ba6:	402a      	ands	r2, r5
 8000ba8:	2a04      	cmp	r2, #4
 8000baa:	d000      	beq.n	8000bae <__aeabi_fdiv+0xa2>
 8000bac:	3504      	adds	r5, #4
 8000bae:	012a      	lsls	r2, r5, #4
 8000bb0:	d503      	bpl.n	8000bba <__aeabi_fdiv+0xae>
 8000bb2:	4b60      	ldr	r3, [pc, #384]	; (8000d34 <__aeabi_fdiv+0x228>)
 8000bb4:	401d      	ands	r5, r3
 8000bb6:	003b      	movs	r3, r7
 8000bb8:	3380      	adds	r3, #128	; 0x80
 8000bba:	2bfe      	cmp	r3, #254	; 0xfe
 8000bbc:	dd00      	ble.n	8000bc0 <__aeabi_fdiv+0xb4>
 8000bbe:	e070      	b.n	8000ca2 <__aeabi_fdiv+0x196>
 8000bc0:	01ad      	lsls	r5, r5, #6
 8000bc2:	0a6d      	lsrs	r5, r5, #9
 8000bc4:	b2d8      	uxtb	r0, r3
 8000bc6:	e002      	b.n	8000bce <__aeabi_fdiv+0xc2>
 8000bc8:	000e      	movs	r6, r1
 8000bca:	2000      	movs	r0, #0
 8000bcc:	2500      	movs	r5, #0
 8000bce:	05c0      	lsls	r0, r0, #23
 8000bd0:	4328      	orrs	r0, r5
 8000bd2:	07f6      	lsls	r6, r6, #31
 8000bd4:	4330      	orrs	r0, r6
 8000bd6:	bce0      	pop	{r5, r6, r7}
 8000bd8:	46ba      	mov	sl, r7
 8000bda:	46b1      	mov	r9, r6
 8000bdc:	46a8      	mov	r8, r5
 8000bde:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000be0:	4643      	mov	r3, r8
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d13f      	bne.n	8000c66 <__aeabi_fdiv+0x15a>
 8000be6:	2202      	movs	r2, #2
 8000be8:	3fff      	subs	r7, #255	; 0xff
 8000bea:	e003      	b.n	8000bf4 <__aeabi_fdiv+0xe8>
 8000bec:	4643      	mov	r3, r8
 8000bee:	2b00      	cmp	r3, #0
 8000bf0:	d12d      	bne.n	8000c4e <__aeabi_fdiv+0x142>
 8000bf2:	2201      	movs	r2, #1
 8000bf4:	0031      	movs	r1, r6
 8000bf6:	464b      	mov	r3, r9
 8000bf8:	4061      	eors	r1, r4
 8000bfa:	b2c9      	uxtb	r1, r1
 8000bfc:	4313      	orrs	r3, r2
 8000bfe:	2b0f      	cmp	r3, #15
 8000c00:	d834      	bhi.n	8000c6c <__aeabi_fdiv+0x160>
 8000c02:	484d      	ldr	r0, [pc, #308]	; (8000d38 <__aeabi_fdiv+0x22c>)
 8000c04:	009b      	lsls	r3, r3, #2
 8000c06:	58c3      	ldr	r3, [r0, r3]
 8000c08:	469f      	mov	pc, r3
 8000c0a:	2d00      	cmp	r5, #0
 8000c0c:	d113      	bne.n	8000c36 <__aeabi_fdiv+0x12a>
 8000c0e:	2304      	movs	r3, #4
 8000c10:	4699      	mov	r9, r3
 8000c12:	3b03      	subs	r3, #3
 8000c14:	2700      	movs	r7, #0
 8000c16:	469a      	mov	sl, r3
 8000c18:	e791      	b.n	8000b3e <__aeabi_fdiv+0x32>
 8000c1a:	2d00      	cmp	r5, #0
 8000c1c:	d105      	bne.n	8000c2a <__aeabi_fdiv+0x11e>
 8000c1e:	2308      	movs	r3, #8
 8000c20:	4699      	mov	r9, r3
 8000c22:	3b06      	subs	r3, #6
 8000c24:	27ff      	movs	r7, #255	; 0xff
 8000c26:	469a      	mov	sl, r3
 8000c28:	e789      	b.n	8000b3e <__aeabi_fdiv+0x32>
 8000c2a:	230c      	movs	r3, #12
 8000c2c:	4699      	mov	r9, r3
 8000c2e:	3b09      	subs	r3, #9
 8000c30:	27ff      	movs	r7, #255	; 0xff
 8000c32:	469a      	mov	sl, r3
 8000c34:	e783      	b.n	8000b3e <__aeabi_fdiv+0x32>
 8000c36:	0028      	movs	r0, r5
 8000c38:	f002 fb6a 	bl	8003310 <__clzsi2>
 8000c3c:	2776      	movs	r7, #118	; 0x76
 8000c3e:	1f43      	subs	r3, r0, #5
 8000c40:	409d      	lsls	r5, r3
 8000c42:	2300      	movs	r3, #0
 8000c44:	427f      	negs	r7, r7
 8000c46:	4699      	mov	r9, r3
 8000c48:	469a      	mov	sl, r3
 8000c4a:	1a3f      	subs	r7, r7, r0
 8000c4c:	e777      	b.n	8000b3e <__aeabi_fdiv+0x32>
 8000c4e:	4640      	mov	r0, r8
 8000c50:	f002 fb5e 	bl	8003310 <__clzsi2>
 8000c54:	4642      	mov	r2, r8
 8000c56:	1f43      	subs	r3, r0, #5
 8000c58:	409a      	lsls	r2, r3
 8000c5a:	2376      	movs	r3, #118	; 0x76
 8000c5c:	425b      	negs	r3, r3
 8000c5e:	4690      	mov	r8, r2
 8000c60:	1a1b      	subs	r3, r3, r0
 8000c62:	2200      	movs	r2, #0
 8000c64:	e77d      	b.n	8000b62 <__aeabi_fdiv+0x56>
 8000c66:	23ff      	movs	r3, #255	; 0xff
 8000c68:	2203      	movs	r2, #3
 8000c6a:	e77a      	b.n	8000b62 <__aeabi_fdiv+0x56>
 8000c6c:	000e      	movs	r6, r1
 8000c6e:	20ff      	movs	r0, #255	; 0xff
 8000c70:	2500      	movs	r5, #0
 8000c72:	e7ac      	b.n	8000bce <__aeabi_fdiv+0xc2>
 8000c74:	2001      	movs	r0, #1
 8000c76:	1ac0      	subs	r0, r0, r3
 8000c78:	281b      	cmp	r0, #27
 8000c7a:	dca6      	bgt.n	8000bca <__aeabi_fdiv+0xbe>
 8000c7c:	379e      	adds	r7, #158	; 0x9e
 8000c7e:	002a      	movs	r2, r5
 8000c80:	40bd      	lsls	r5, r7
 8000c82:	40c2      	lsrs	r2, r0
 8000c84:	1e6b      	subs	r3, r5, #1
 8000c86:	419d      	sbcs	r5, r3
 8000c88:	4315      	orrs	r5, r2
 8000c8a:	076b      	lsls	r3, r5, #29
 8000c8c:	d004      	beq.n	8000c98 <__aeabi_fdiv+0x18c>
 8000c8e:	230f      	movs	r3, #15
 8000c90:	402b      	ands	r3, r5
 8000c92:	2b04      	cmp	r3, #4
 8000c94:	d000      	beq.n	8000c98 <__aeabi_fdiv+0x18c>
 8000c96:	3504      	adds	r5, #4
 8000c98:	016b      	lsls	r3, r5, #5
 8000c9a:	d544      	bpl.n	8000d26 <__aeabi_fdiv+0x21a>
 8000c9c:	2001      	movs	r0, #1
 8000c9e:	2500      	movs	r5, #0
 8000ca0:	e795      	b.n	8000bce <__aeabi_fdiv+0xc2>
 8000ca2:	20ff      	movs	r0, #255	; 0xff
 8000ca4:	2500      	movs	r5, #0
 8000ca6:	e792      	b.n	8000bce <__aeabi_fdiv+0xc2>
 8000ca8:	2580      	movs	r5, #128	; 0x80
 8000caa:	2600      	movs	r6, #0
 8000cac:	20ff      	movs	r0, #255	; 0xff
 8000cae:	03ed      	lsls	r5, r5, #15
 8000cb0:	e78d      	b.n	8000bce <__aeabi_fdiv+0xc2>
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	4698      	mov	r8, r3
 8000cb6:	2080      	movs	r0, #128	; 0x80
 8000cb8:	03c0      	lsls	r0, r0, #15
 8000cba:	4205      	tst	r5, r0
 8000cbc:	d009      	beq.n	8000cd2 <__aeabi_fdiv+0x1c6>
 8000cbe:	4643      	mov	r3, r8
 8000cc0:	4203      	tst	r3, r0
 8000cc2:	d106      	bne.n	8000cd2 <__aeabi_fdiv+0x1c6>
 8000cc4:	4645      	mov	r5, r8
 8000cc6:	4305      	orrs	r5, r0
 8000cc8:	026d      	lsls	r5, r5, #9
 8000cca:	0026      	movs	r6, r4
 8000ccc:	20ff      	movs	r0, #255	; 0xff
 8000cce:	0a6d      	lsrs	r5, r5, #9
 8000cd0:	e77d      	b.n	8000bce <__aeabi_fdiv+0xc2>
 8000cd2:	2080      	movs	r0, #128	; 0x80
 8000cd4:	03c0      	lsls	r0, r0, #15
 8000cd6:	4305      	orrs	r5, r0
 8000cd8:	026d      	lsls	r5, r5, #9
 8000cda:	20ff      	movs	r0, #255	; 0xff
 8000cdc:	0a6d      	lsrs	r5, r5, #9
 8000cde:	e776      	b.n	8000bce <__aeabi_fdiv+0xc2>
 8000ce0:	4642      	mov	r2, r8
 8000ce2:	016b      	lsls	r3, r5, #5
 8000ce4:	0150      	lsls	r0, r2, #5
 8000ce6:	4283      	cmp	r3, r0
 8000ce8:	d219      	bcs.n	8000d1e <__aeabi_fdiv+0x212>
 8000cea:	221b      	movs	r2, #27
 8000cec:	2500      	movs	r5, #0
 8000cee:	3f01      	subs	r7, #1
 8000cf0:	2601      	movs	r6, #1
 8000cf2:	001c      	movs	r4, r3
 8000cf4:	006d      	lsls	r5, r5, #1
 8000cf6:	005b      	lsls	r3, r3, #1
 8000cf8:	2c00      	cmp	r4, #0
 8000cfa:	db01      	blt.n	8000d00 <__aeabi_fdiv+0x1f4>
 8000cfc:	4298      	cmp	r0, r3
 8000cfe:	d801      	bhi.n	8000d04 <__aeabi_fdiv+0x1f8>
 8000d00:	1a1b      	subs	r3, r3, r0
 8000d02:	4335      	orrs	r5, r6
 8000d04:	3a01      	subs	r2, #1
 8000d06:	2a00      	cmp	r2, #0
 8000d08:	d1f3      	bne.n	8000cf2 <__aeabi_fdiv+0x1e6>
 8000d0a:	1e5a      	subs	r2, r3, #1
 8000d0c:	4193      	sbcs	r3, r2
 8000d0e:	431d      	orrs	r5, r3
 8000d10:	003b      	movs	r3, r7
 8000d12:	337f      	adds	r3, #127	; 0x7f
 8000d14:	000e      	movs	r6, r1
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	dd00      	ble.n	8000d1c <__aeabi_fdiv+0x210>
 8000d1a:	e741      	b.n	8000ba0 <__aeabi_fdiv+0x94>
 8000d1c:	e7aa      	b.n	8000c74 <__aeabi_fdiv+0x168>
 8000d1e:	221a      	movs	r2, #26
 8000d20:	2501      	movs	r5, #1
 8000d22:	1a1b      	subs	r3, r3, r0
 8000d24:	e7e4      	b.n	8000cf0 <__aeabi_fdiv+0x1e4>
 8000d26:	01ad      	lsls	r5, r5, #6
 8000d28:	2000      	movs	r0, #0
 8000d2a:	0a6d      	lsrs	r5, r5, #9
 8000d2c:	e74f      	b.n	8000bce <__aeabi_fdiv+0xc2>
 8000d2e:	46c0      	nop			; (mov r8, r8)
 8000d30:	0800d3a0 	.word	0x0800d3a0
 8000d34:	f7ffffff 	.word	0xf7ffffff
 8000d38:	0800d3e0 	.word	0x0800d3e0

08000d3c <__eqsf2>:
 8000d3c:	b570      	push	{r4, r5, r6, lr}
 8000d3e:	0042      	lsls	r2, r0, #1
 8000d40:	0245      	lsls	r5, r0, #9
 8000d42:	024e      	lsls	r6, r1, #9
 8000d44:	004c      	lsls	r4, r1, #1
 8000d46:	0fc3      	lsrs	r3, r0, #31
 8000d48:	0a6d      	lsrs	r5, r5, #9
 8000d4a:	2001      	movs	r0, #1
 8000d4c:	0e12      	lsrs	r2, r2, #24
 8000d4e:	0a76      	lsrs	r6, r6, #9
 8000d50:	0e24      	lsrs	r4, r4, #24
 8000d52:	0fc9      	lsrs	r1, r1, #31
 8000d54:	2aff      	cmp	r2, #255	; 0xff
 8000d56:	d006      	beq.n	8000d66 <__eqsf2+0x2a>
 8000d58:	2cff      	cmp	r4, #255	; 0xff
 8000d5a:	d003      	beq.n	8000d64 <__eqsf2+0x28>
 8000d5c:	42a2      	cmp	r2, r4
 8000d5e:	d101      	bne.n	8000d64 <__eqsf2+0x28>
 8000d60:	42b5      	cmp	r5, r6
 8000d62:	d006      	beq.n	8000d72 <__eqsf2+0x36>
 8000d64:	bd70      	pop	{r4, r5, r6, pc}
 8000d66:	2d00      	cmp	r5, #0
 8000d68:	d1fc      	bne.n	8000d64 <__eqsf2+0x28>
 8000d6a:	2cff      	cmp	r4, #255	; 0xff
 8000d6c:	d1fa      	bne.n	8000d64 <__eqsf2+0x28>
 8000d6e:	2e00      	cmp	r6, #0
 8000d70:	d1f8      	bne.n	8000d64 <__eqsf2+0x28>
 8000d72:	428b      	cmp	r3, r1
 8000d74:	d006      	beq.n	8000d84 <__eqsf2+0x48>
 8000d76:	2001      	movs	r0, #1
 8000d78:	2a00      	cmp	r2, #0
 8000d7a:	d1f3      	bne.n	8000d64 <__eqsf2+0x28>
 8000d7c:	0028      	movs	r0, r5
 8000d7e:	1e43      	subs	r3, r0, #1
 8000d80:	4198      	sbcs	r0, r3
 8000d82:	e7ef      	b.n	8000d64 <__eqsf2+0x28>
 8000d84:	2000      	movs	r0, #0
 8000d86:	e7ed      	b.n	8000d64 <__eqsf2+0x28>

08000d88 <__gesf2>:
 8000d88:	b570      	push	{r4, r5, r6, lr}
 8000d8a:	0042      	lsls	r2, r0, #1
 8000d8c:	0245      	lsls	r5, r0, #9
 8000d8e:	024e      	lsls	r6, r1, #9
 8000d90:	004c      	lsls	r4, r1, #1
 8000d92:	0fc3      	lsrs	r3, r0, #31
 8000d94:	0a6d      	lsrs	r5, r5, #9
 8000d96:	0e12      	lsrs	r2, r2, #24
 8000d98:	0a76      	lsrs	r6, r6, #9
 8000d9a:	0e24      	lsrs	r4, r4, #24
 8000d9c:	0fc8      	lsrs	r0, r1, #31
 8000d9e:	2aff      	cmp	r2, #255	; 0xff
 8000da0:	d01b      	beq.n	8000dda <__gesf2+0x52>
 8000da2:	2cff      	cmp	r4, #255	; 0xff
 8000da4:	d00e      	beq.n	8000dc4 <__gesf2+0x3c>
 8000da6:	2a00      	cmp	r2, #0
 8000da8:	d11b      	bne.n	8000de2 <__gesf2+0x5a>
 8000daa:	2c00      	cmp	r4, #0
 8000dac:	d101      	bne.n	8000db2 <__gesf2+0x2a>
 8000dae:	2e00      	cmp	r6, #0
 8000db0:	d01c      	beq.n	8000dec <__gesf2+0x64>
 8000db2:	2d00      	cmp	r5, #0
 8000db4:	d00c      	beq.n	8000dd0 <__gesf2+0x48>
 8000db6:	4283      	cmp	r3, r0
 8000db8:	d01c      	beq.n	8000df4 <__gesf2+0x6c>
 8000dba:	2102      	movs	r1, #2
 8000dbc:	1e58      	subs	r0, r3, #1
 8000dbe:	4008      	ands	r0, r1
 8000dc0:	3801      	subs	r0, #1
 8000dc2:	bd70      	pop	{r4, r5, r6, pc}
 8000dc4:	2e00      	cmp	r6, #0
 8000dc6:	d122      	bne.n	8000e0e <__gesf2+0x86>
 8000dc8:	2a00      	cmp	r2, #0
 8000dca:	d1f4      	bne.n	8000db6 <__gesf2+0x2e>
 8000dcc:	2d00      	cmp	r5, #0
 8000dce:	d1f2      	bne.n	8000db6 <__gesf2+0x2e>
 8000dd0:	2800      	cmp	r0, #0
 8000dd2:	d1f6      	bne.n	8000dc2 <__gesf2+0x3a>
 8000dd4:	2001      	movs	r0, #1
 8000dd6:	4240      	negs	r0, r0
 8000dd8:	e7f3      	b.n	8000dc2 <__gesf2+0x3a>
 8000dda:	2d00      	cmp	r5, #0
 8000ddc:	d117      	bne.n	8000e0e <__gesf2+0x86>
 8000dde:	2cff      	cmp	r4, #255	; 0xff
 8000de0:	d0f0      	beq.n	8000dc4 <__gesf2+0x3c>
 8000de2:	2c00      	cmp	r4, #0
 8000de4:	d1e7      	bne.n	8000db6 <__gesf2+0x2e>
 8000de6:	2e00      	cmp	r6, #0
 8000de8:	d1e5      	bne.n	8000db6 <__gesf2+0x2e>
 8000dea:	e7e6      	b.n	8000dba <__gesf2+0x32>
 8000dec:	2000      	movs	r0, #0
 8000dee:	2d00      	cmp	r5, #0
 8000df0:	d0e7      	beq.n	8000dc2 <__gesf2+0x3a>
 8000df2:	e7e2      	b.n	8000dba <__gesf2+0x32>
 8000df4:	42a2      	cmp	r2, r4
 8000df6:	dc05      	bgt.n	8000e04 <__gesf2+0x7c>
 8000df8:	dbea      	blt.n	8000dd0 <__gesf2+0x48>
 8000dfa:	42b5      	cmp	r5, r6
 8000dfc:	d802      	bhi.n	8000e04 <__gesf2+0x7c>
 8000dfe:	d3e7      	bcc.n	8000dd0 <__gesf2+0x48>
 8000e00:	2000      	movs	r0, #0
 8000e02:	e7de      	b.n	8000dc2 <__gesf2+0x3a>
 8000e04:	4243      	negs	r3, r0
 8000e06:	4158      	adcs	r0, r3
 8000e08:	0040      	lsls	r0, r0, #1
 8000e0a:	3801      	subs	r0, #1
 8000e0c:	e7d9      	b.n	8000dc2 <__gesf2+0x3a>
 8000e0e:	2002      	movs	r0, #2
 8000e10:	4240      	negs	r0, r0
 8000e12:	e7d6      	b.n	8000dc2 <__gesf2+0x3a>

08000e14 <__lesf2>:
 8000e14:	b570      	push	{r4, r5, r6, lr}
 8000e16:	0042      	lsls	r2, r0, #1
 8000e18:	0245      	lsls	r5, r0, #9
 8000e1a:	024e      	lsls	r6, r1, #9
 8000e1c:	004c      	lsls	r4, r1, #1
 8000e1e:	0fc3      	lsrs	r3, r0, #31
 8000e20:	0a6d      	lsrs	r5, r5, #9
 8000e22:	0e12      	lsrs	r2, r2, #24
 8000e24:	0a76      	lsrs	r6, r6, #9
 8000e26:	0e24      	lsrs	r4, r4, #24
 8000e28:	0fc8      	lsrs	r0, r1, #31
 8000e2a:	2aff      	cmp	r2, #255	; 0xff
 8000e2c:	d00b      	beq.n	8000e46 <__lesf2+0x32>
 8000e2e:	2cff      	cmp	r4, #255	; 0xff
 8000e30:	d00d      	beq.n	8000e4e <__lesf2+0x3a>
 8000e32:	2a00      	cmp	r2, #0
 8000e34:	d11f      	bne.n	8000e76 <__lesf2+0x62>
 8000e36:	2c00      	cmp	r4, #0
 8000e38:	d116      	bne.n	8000e68 <__lesf2+0x54>
 8000e3a:	2e00      	cmp	r6, #0
 8000e3c:	d114      	bne.n	8000e68 <__lesf2+0x54>
 8000e3e:	2000      	movs	r0, #0
 8000e40:	2d00      	cmp	r5, #0
 8000e42:	d010      	beq.n	8000e66 <__lesf2+0x52>
 8000e44:	e009      	b.n	8000e5a <__lesf2+0x46>
 8000e46:	2d00      	cmp	r5, #0
 8000e48:	d10c      	bne.n	8000e64 <__lesf2+0x50>
 8000e4a:	2cff      	cmp	r4, #255	; 0xff
 8000e4c:	d113      	bne.n	8000e76 <__lesf2+0x62>
 8000e4e:	2e00      	cmp	r6, #0
 8000e50:	d108      	bne.n	8000e64 <__lesf2+0x50>
 8000e52:	2a00      	cmp	r2, #0
 8000e54:	d008      	beq.n	8000e68 <__lesf2+0x54>
 8000e56:	4283      	cmp	r3, r0
 8000e58:	d012      	beq.n	8000e80 <__lesf2+0x6c>
 8000e5a:	2102      	movs	r1, #2
 8000e5c:	1e58      	subs	r0, r3, #1
 8000e5e:	4008      	ands	r0, r1
 8000e60:	3801      	subs	r0, #1
 8000e62:	e000      	b.n	8000e66 <__lesf2+0x52>
 8000e64:	2002      	movs	r0, #2
 8000e66:	bd70      	pop	{r4, r5, r6, pc}
 8000e68:	2d00      	cmp	r5, #0
 8000e6a:	d1f4      	bne.n	8000e56 <__lesf2+0x42>
 8000e6c:	2800      	cmp	r0, #0
 8000e6e:	d1fa      	bne.n	8000e66 <__lesf2+0x52>
 8000e70:	2001      	movs	r0, #1
 8000e72:	4240      	negs	r0, r0
 8000e74:	e7f7      	b.n	8000e66 <__lesf2+0x52>
 8000e76:	2c00      	cmp	r4, #0
 8000e78:	d1ed      	bne.n	8000e56 <__lesf2+0x42>
 8000e7a:	2e00      	cmp	r6, #0
 8000e7c:	d1eb      	bne.n	8000e56 <__lesf2+0x42>
 8000e7e:	e7ec      	b.n	8000e5a <__lesf2+0x46>
 8000e80:	42a2      	cmp	r2, r4
 8000e82:	dc05      	bgt.n	8000e90 <__lesf2+0x7c>
 8000e84:	dbf2      	blt.n	8000e6c <__lesf2+0x58>
 8000e86:	42b5      	cmp	r5, r6
 8000e88:	d802      	bhi.n	8000e90 <__lesf2+0x7c>
 8000e8a:	d3ef      	bcc.n	8000e6c <__lesf2+0x58>
 8000e8c:	2000      	movs	r0, #0
 8000e8e:	e7ea      	b.n	8000e66 <__lesf2+0x52>
 8000e90:	4243      	negs	r3, r0
 8000e92:	4158      	adcs	r0, r3
 8000e94:	0040      	lsls	r0, r0, #1
 8000e96:	3801      	subs	r0, #1
 8000e98:	e7e5      	b.n	8000e66 <__lesf2+0x52>
 8000e9a:	46c0      	nop			; (mov r8, r8)

08000e9c <__aeabi_fmul>:
 8000e9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e9e:	464f      	mov	r7, r9
 8000ea0:	4646      	mov	r6, r8
 8000ea2:	46d6      	mov	lr, sl
 8000ea4:	0244      	lsls	r4, r0, #9
 8000ea6:	0045      	lsls	r5, r0, #1
 8000ea8:	b5c0      	push	{r6, r7, lr}
 8000eaa:	0a64      	lsrs	r4, r4, #9
 8000eac:	1c0f      	adds	r7, r1, #0
 8000eae:	0e2d      	lsrs	r5, r5, #24
 8000eb0:	0fc6      	lsrs	r6, r0, #31
 8000eb2:	2d00      	cmp	r5, #0
 8000eb4:	d100      	bne.n	8000eb8 <__aeabi_fmul+0x1c>
 8000eb6:	e08d      	b.n	8000fd4 <__aeabi_fmul+0x138>
 8000eb8:	2dff      	cmp	r5, #255	; 0xff
 8000eba:	d100      	bne.n	8000ebe <__aeabi_fmul+0x22>
 8000ebc:	e092      	b.n	8000fe4 <__aeabi_fmul+0x148>
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	2080      	movs	r0, #128	; 0x80
 8000ec2:	4699      	mov	r9, r3
 8000ec4:	469a      	mov	sl, r3
 8000ec6:	00e4      	lsls	r4, r4, #3
 8000ec8:	04c0      	lsls	r0, r0, #19
 8000eca:	4304      	orrs	r4, r0
 8000ecc:	3d7f      	subs	r5, #127	; 0x7f
 8000ece:	0278      	lsls	r0, r7, #9
 8000ed0:	0a43      	lsrs	r3, r0, #9
 8000ed2:	4698      	mov	r8, r3
 8000ed4:	007b      	lsls	r3, r7, #1
 8000ed6:	0e1b      	lsrs	r3, r3, #24
 8000ed8:	0fff      	lsrs	r7, r7, #31
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d100      	bne.n	8000ee0 <__aeabi_fmul+0x44>
 8000ede:	e070      	b.n	8000fc2 <__aeabi_fmul+0x126>
 8000ee0:	2bff      	cmp	r3, #255	; 0xff
 8000ee2:	d100      	bne.n	8000ee6 <__aeabi_fmul+0x4a>
 8000ee4:	e086      	b.n	8000ff4 <__aeabi_fmul+0x158>
 8000ee6:	4642      	mov	r2, r8
 8000ee8:	00d0      	lsls	r0, r2, #3
 8000eea:	2280      	movs	r2, #128	; 0x80
 8000eec:	3b7f      	subs	r3, #127	; 0x7f
 8000eee:	18ed      	adds	r5, r5, r3
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	04d2      	lsls	r2, r2, #19
 8000ef4:	4302      	orrs	r2, r0
 8000ef6:	4690      	mov	r8, r2
 8000ef8:	469c      	mov	ip, r3
 8000efa:	0031      	movs	r1, r6
 8000efc:	464b      	mov	r3, r9
 8000efe:	4079      	eors	r1, r7
 8000f00:	1c68      	adds	r0, r5, #1
 8000f02:	2b0f      	cmp	r3, #15
 8000f04:	d81c      	bhi.n	8000f40 <__aeabi_fmul+0xa4>
 8000f06:	4a76      	ldr	r2, [pc, #472]	; (80010e0 <__aeabi_fmul+0x244>)
 8000f08:	009b      	lsls	r3, r3, #2
 8000f0a:	58d3      	ldr	r3, [r2, r3]
 8000f0c:	469f      	mov	pc, r3
 8000f0e:	0039      	movs	r1, r7
 8000f10:	4644      	mov	r4, r8
 8000f12:	46e2      	mov	sl, ip
 8000f14:	4653      	mov	r3, sl
 8000f16:	2b02      	cmp	r3, #2
 8000f18:	d00f      	beq.n	8000f3a <__aeabi_fmul+0x9e>
 8000f1a:	2b03      	cmp	r3, #3
 8000f1c:	d100      	bne.n	8000f20 <__aeabi_fmul+0x84>
 8000f1e:	e0d7      	b.n	80010d0 <__aeabi_fmul+0x234>
 8000f20:	2b01      	cmp	r3, #1
 8000f22:	d137      	bne.n	8000f94 <__aeabi_fmul+0xf8>
 8000f24:	2000      	movs	r0, #0
 8000f26:	2400      	movs	r4, #0
 8000f28:	05c0      	lsls	r0, r0, #23
 8000f2a:	4320      	orrs	r0, r4
 8000f2c:	07c9      	lsls	r1, r1, #31
 8000f2e:	4308      	orrs	r0, r1
 8000f30:	bce0      	pop	{r5, r6, r7}
 8000f32:	46ba      	mov	sl, r7
 8000f34:	46b1      	mov	r9, r6
 8000f36:	46a8      	mov	r8, r5
 8000f38:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000f3a:	20ff      	movs	r0, #255	; 0xff
 8000f3c:	2400      	movs	r4, #0
 8000f3e:	e7f3      	b.n	8000f28 <__aeabi_fmul+0x8c>
 8000f40:	0c26      	lsrs	r6, r4, #16
 8000f42:	0424      	lsls	r4, r4, #16
 8000f44:	0c22      	lsrs	r2, r4, #16
 8000f46:	4644      	mov	r4, r8
 8000f48:	0424      	lsls	r4, r4, #16
 8000f4a:	0c24      	lsrs	r4, r4, #16
 8000f4c:	4643      	mov	r3, r8
 8000f4e:	0027      	movs	r7, r4
 8000f50:	0c1b      	lsrs	r3, r3, #16
 8000f52:	4357      	muls	r7, r2
 8000f54:	4374      	muls	r4, r6
 8000f56:	435a      	muls	r2, r3
 8000f58:	435e      	muls	r6, r3
 8000f5a:	1912      	adds	r2, r2, r4
 8000f5c:	0c3b      	lsrs	r3, r7, #16
 8000f5e:	189b      	adds	r3, r3, r2
 8000f60:	429c      	cmp	r4, r3
 8000f62:	d903      	bls.n	8000f6c <__aeabi_fmul+0xd0>
 8000f64:	2280      	movs	r2, #128	; 0x80
 8000f66:	0252      	lsls	r2, r2, #9
 8000f68:	4694      	mov	ip, r2
 8000f6a:	4466      	add	r6, ip
 8000f6c:	043f      	lsls	r7, r7, #16
 8000f6e:	041a      	lsls	r2, r3, #16
 8000f70:	0c3f      	lsrs	r7, r7, #16
 8000f72:	19d2      	adds	r2, r2, r7
 8000f74:	0194      	lsls	r4, r2, #6
 8000f76:	1e67      	subs	r7, r4, #1
 8000f78:	41bc      	sbcs	r4, r7
 8000f7a:	0c1b      	lsrs	r3, r3, #16
 8000f7c:	0e92      	lsrs	r2, r2, #26
 8000f7e:	199b      	adds	r3, r3, r6
 8000f80:	4314      	orrs	r4, r2
 8000f82:	019b      	lsls	r3, r3, #6
 8000f84:	431c      	orrs	r4, r3
 8000f86:	011b      	lsls	r3, r3, #4
 8000f88:	d400      	bmi.n	8000f8c <__aeabi_fmul+0xf0>
 8000f8a:	e09b      	b.n	80010c4 <__aeabi_fmul+0x228>
 8000f8c:	2301      	movs	r3, #1
 8000f8e:	0862      	lsrs	r2, r4, #1
 8000f90:	401c      	ands	r4, r3
 8000f92:	4314      	orrs	r4, r2
 8000f94:	0002      	movs	r2, r0
 8000f96:	327f      	adds	r2, #127	; 0x7f
 8000f98:	2a00      	cmp	r2, #0
 8000f9a:	dd64      	ble.n	8001066 <__aeabi_fmul+0x1ca>
 8000f9c:	0763      	lsls	r3, r4, #29
 8000f9e:	d004      	beq.n	8000faa <__aeabi_fmul+0x10e>
 8000fa0:	230f      	movs	r3, #15
 8000fa2:	4023      	ands	r3, r4
 8000fa4:	2b04      	cmp	r3, #4
 8000fa6:	d000      	beq.n	8000faa <__aeabi_fmul+0x10e>
 8000fa8:	3404      	adds	r4, #4
 8000faa:	0123      	lsls	r3, r4, #4
 8000fac:	d503      	bpl.n	8000fb6 <__aeabi_fmul+0x11a>
 8000fae:	0002      	movs	r2, r0
 8000fb0:	4b4c      	ldr	r3, [pc, #304]	; (80010e4 <__aeabi_fmul+0x248>)
 8000fb2:	3280      	adds	r2, #128	; 0x80
 8000fb4:	401c      	ands	r4, r3
 8000fb6:	2afe      	cmp	r2, #254	; 0xfe
 8000fb8:	dcbf      	bgt.n	8000f3a <__aeabi_fmul+0x9e>
 8000fba:	01a4      	lsls	r4, r4, #6
 8000fbc:	0a64      	lsrs	r4, r4, #9
 8000fbe:	b2d0      	uxtb	r0, r2
 8000fc0:	e7b2      	b.n	8000f28 <__aeabi_fmul+0x8c>
 8000fc2:	4643      	mov	r3, r8
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d13d      	bne.n	8001044 <__aeabi_fmul+0x1a8>
 8000fc8:	464a      	mov	r2, r9
 8000fca:	3301      	adds	r3, #1
 8000fcc:	431a      	orrs	r2, r3
 8000fce:	4691      	mov	r9, r2
 8000fd0:	469c      	mov	ip, r3
 8000fd2:	e792      	b.n	8000efa <__aeabi_fmul+0x5e>
 8000fd4:	2c00      	cmp	r4, #0
 8000fd6:	d129      	bne.n	800102c <__aeabi_fmul+0x190>
 8000fd8:	2304      	movs	r3, #4
 8000fda:	4699      	mov	r9, r3
 8000fdc:	3b03      	subs	r3, #3
 8000fde:	2500      	movs	r5, #0
 8000fe0:	469a      	mov	sl, r3
 8000fe2:	e774      	b.n	8000ece <__aeabi_fmul+0x32>
 8000fe4:	2c00      	cmp	r4, #0
 8000fe6:	d11b      	bne.n	8001020 <__aeabi_fmul+0x184>
 8000fe8:	2308      	movs	r3, #8
 8000fea:	4699      	mov	r9, r3
 8000fec:	3b06      	subs	r3, #6
 8000fee:	25ff      	movs	r5, #255	; 0xff
 8000ff0:	469a      	mov	sl, r3
 8000ff2:	e76c      	b.n	8000ece <__aeabi_fmul+0x32>
 8000ff4:	4643      	mov	r3, r8
 8000ff6:	35ff      	adds	r5, #255	; 0xff
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d10b      	bne.n	8001014 <__aeabi_fmul+0x178>
 8000ffc:	2302      	movs	r3, #2
 8000ffe:	464a      	mov	r2, r9
 8001000:	431a      	orrs	r2, r3
 8001002:	4691      	mov	r9, r2
 8001004:	469c      	mov	ip, r3
 8001006:	e778      	b.n	8000efa <__aeabi_fmul+0x5e>
 8001008:	4653      	mov	r3, sl
 800100a:	0031      	movs	r1, r6
 800100c:	2b02      	cmp	r3, #2
 800100e:	d000      	beq.n	8001012 <__aeabi_fmul+0x176>
 8001010:	e783      	b.n	8000f1a <__aeabi_fmul+0x7e>
 8001012:	e792      	b.n	8000f3a <__aeabi_fmul+0x9e>
 8001014:	2303      	movs	r3, #3
 8001016:	464a      	mov	r2, r9
 8001018:	431a      	orrs	r2, r3
 800101a:	4691      	mov	r9, r2
 800101c:	469c      	mov	ip, r3
 800101e:	e76c      	b.n	8000efa <__aeabi_fmul+0x5e>
 8001020:	230c      	movs	r3, #12
 8001022:	4699      	mov	r9, r3
 8001024:	3b09      	subs	r3, #9
 8001026:	25ff      	movs	r5, #255	; 0xff
 8001028:	469a      	mov	sl, r3
 800102a:	e750      	b.n	8000ece <__aeabi_fmul+0x32>
 800102c:	0020      	movs	r0, r4
 800102e:	f002 f96f 	bl	8003310 <__clzsi2>
 8001032:	2576      	movs	r5, #118	; 0x76
 8001034:	1f43      	subs	r3, r0, #5
 8001036:	409c      	lsls	r4, r3
 8001038:	2300      	movs	r3, #0
 800103a:	426d      	negs	r5, r5
 800103c:	4699      	mov	r9, r3
 800103e:	469a      	mov	sl, r3
 8001040:	1a2d      	subs	r5, r5, r0
 8001042:	e744      	b.n	8000ece <__aeabi_fmul+0x32>
 8001044:	4640      	mov	r0, r8
 8001046:	f002 f963 	bl	8003310 <__clzsi2>
 800104a:	4642      	mov	r2, r8
 800104c:	1f43      	subs	r3, r0, #5
 800104e:	409a      	lsls	r2, r3
 8001050:	2300      	movs	r3, #0
 8001052:	1a2d      	subs	r5, r5, r0
 8001054:	4690      	mov	r8, r2
 8001056:	469c      	mov	ip, r3
 8001058:	3d76      	subs	r5, #118	; 0x76
 800105a:	e74e      	b.n	8000efa <__aeabi_fmul+0x5e>
 800105c:	2480      	movs	r4, #128	; 0x80
 800105e:	2100      	movs	r1, #0
 8001060:	20ff      	movs	r0, #255	; 0xff
 8001062:	03e4      	lsls	r4, r4, #15
 8001064:	e760      	b.n	8000f28 <__aeabi_fmul+0x8c>
 8001066:	2301      	movs	r3, #1
 8001068:	1a9b      	subs	r3, r3, r2
 800106a:	2b1b      	cmp	r3, #27
 800106c:	dd00      	ble.n	8001070 <__aeabi_fmul+0x1d4>
 800106e:	e759      	b.n	8000f24 <__aeabi_fmul+0x88>
 8001070:	0022      	movs	r2, r4
 8001072:	309e      	adds	r0, #158	; 0x9e
 8001074:	40da      	lsrs	r2, r3
 8001076:	4084      	lsls	r4, r0
 8001078:	0013      	movs	r3, r2
 800107a:	1e62      	subs	r2, r4, #1
 800107c:	4194      	sbcs	r4, r2
 800107e:	431c      	orrs	r4, r3
 8001080:	0763      	lsls	r3, r4, #29
 8001082:	d004      	beq.n	800108e <__aeabi_fmul+0x1f2>
 8001084:	230f      	movs	r3, #15
 8001086:	4023      	ands	r3, r4
 8001088:	2b04      	cmp	r3, #4
 800108a:	d000      	beq.n	800108e <__aeabi_fmul+0x1f2>
 800108c:	3404      	adds	r4, #4
 800108e:	0163      	lsls	r3, r4, #5
 8001090:	d51a      	bpl.n	80010c8 <__aeabi_fmul+0x22c>
 8001092:	2001      	movs	r0, #1
 8001094:	2400      	movs	r4, #0
 8001096:	e747      	b.n	8000f28 <__aeabi_fmul+0x8c>
 8001098:	2080      	movs	r0, #128	; 0x80
 800109a:	03c0      	lsls	r0, r0, #15
 800109c:	4204      	tst	r4, r0
 800109e:	d009      	beq.n	80010b4 <__aeabi_fmul+0x218>
 80010a0:	4643      	mov	r3, r8
 80010a2:	4203      	tst	r3, r0
 80010a4:	d106      	bne.n	80010b4 <__aeabi_fmul+0x218>
 80010a6:	4644      	mov	r4, r8
 80010a8:	4304      	orrs	r4, r0
 80010aa:	0264      	lsls	r4, r4, #9
 80010ac:	0039      	movs	r1, r7
 80010ae:	20ff      	movs	r0, #255	; 0xff
 80010b0:	0a64      	lsrs	r4, r4, #9
 80010b2:	e739      	b.n	8000f28 <__aeabi_fmul+0x8c>
 80010b4:	2080      	movs	r0, #128	; 0x80
 80010b6:	03c0      	lsls	r0, r0, #15
 80010b8:	4304      	orrs	r4, r0
 80010ba:	0264      	lsls	r4, r4, #9
 80010bc:	0031      	movs	r1, r6
 80010be:	20ff      	movs	r0, #255	; 0xff
 80010c0:	0a64      	lsrs	r4, r4, #9
 80010c2:	e731      	b.n	8000f28 <__aeabi_fmul+0x8c>
 80010c4:	0028      	movs	r0, r5
 80010c6:	e765      	b.n	8000f94 <__aeabi_fmul+0xf8>
 80010c8:	01a4      	lsls	r4, r4, #6
 80010ca:	2000      	movs	r0, #0
 80010cc:	0a64      	lsrs	r4, r4, #9
 80010ce:	e72b      	b.n	8000f28 <__aeabi_fmul+0x8c>
 80010d0:	2080      	movs	r0, #128	; 0x80
 80010d2:	03c0      	lsls	r0, r0, #15
 80010d4:	4304      	orrs	r4, r0
 80010d6:	0264      	lsls	r4, r4, #9
 80010d8:	20ff      	movs	r0, #255	; 0xff
 80010da:	0a64      	lsrs	r4, r4, #9
 80010dc:	e724      	b.n	8000f28 <__aeabi_fmul+0x8c>
 80010de:	46c0      	nop			; (mov r8, r8)
 80010e0:	0800d420 	.word	0x0800d420
 80010e4:	f7ffffff 	.word	0xf7ffffff

080010e8 <__aeabi_fsub>:
 80010e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80010ea:	46ce      	mov	lr, r9
 80010ec:	4647      	mov	r7, r8
 80010ee:	0243      	lsls	r3, r0, #9
 80010f0:	0a5b      	lsrs	r3, r3, #9
 80010f2:	024e      	lsls	r6, r1, #9
 80010f4:	00da      	lsls	r2, r3, #3
 80010f6:	4694      	mov	ip, r2
 80010f8:	0a72      	lsrs	r2, r6, #9
 80010fa:	4691      	mov	r9, r2
 80010fc:	0045      	lsls	r5, r0, #1
 80010fe:	004a      	lsls	r2, r1, #1
 8001100:	b580      	push	{r7, lr}
 8001102:	0e2d      	lsrs	r5, r5, #24
 8001104:	001f      	movs	r7, r3
 8001106:	0fc4      	lsrs	r4, r0, #31
 8001108:	0e12      	lsrs	r2, r2, #24
 800110a:	0fc9      	lsrs	r1, r1, #31
 800110c:	09b6      	lsrs	r6, r6, #6
 800110e:	2aff      	cmp	r2, #255	; 0xff
 8001110:	d05b      	beq.n	80011ca <__aeabi_fsub+0xe2>
 8001112:	2001      	movs	r0, #1
 8001114:	4041      	eors	r1, r0
 8001116:	428c      	cmp	r4, r1
 8001118:	d039      	beq.n	800118e <__aeabi_fsub+0xa6>
 800111a:	1aa8      	subs	r0, r5, r2
 800111c:	2800      	cmp	r0, #0
 800111e:	dd5a      	ble.n	80011d6 <__aeabi_fsub+0xee>
 8001120:	2a00      	cmp	r2, #0
 8001122:	d06a      	beq.n	80011fa <__aeabi_fsub+0x112>
 8001124:	2dff      	cmp	r5, #255	; 0xff
 8001126:	d100      	bne.n	800112a <__aeabi_fsub+0x42>
 8001128:	e0d9      	b.n	80012de <__aeabi_fsub+0x1f6>
 800112a:	2280      	movs	r2, #128	; 0x80
 800112c:	04d2      	lsls	r2, r2, #19
 800112e:	4316      	orrs	r6, r2
 8001130:	281b      	cmp	r0, #27
 8001132:	dc00      	bgt.n	8001136 <__aeabi_fsub+0x4e>
 8001134:	e0e9      	b.n	800130a <__aeabi_fsub+0x222>
 8001136:	2001      	movs	r0, #1
 8001138:	4663      	mov	r3, ip
 800113a:	1a18      	subs	r0, r3, r0
 800113c:	0143      	lsls	r3, r0, #5
 800113e:	d400      	bmi.n	8001142 <__aeabi_fsub+0x5a>
 8001140:	e0b4      	b.n	80012ac <__aeabi_fsub+0x1c4>
 8001142:	0180      	lsls	r0, r0, #6
 8001144:	0987      	lsrs	r7, r0, #6
 8001146:	0038      	movs	r0, r7
 8001148:	f002 f8e2 	bl	8003310 <__clzsi2>
 800114c:	3805      	subs	r0, #5
 800114e:	4087      	lsls	r7, r0
 8001150:	4285      	cmp	r5, r0
 8001152:	dc00      	bgt.n	8001156 <__aeabi_fsub+0x6e>
 8001154:	e0cc      	b.n	80012f0 <__aeabi_fsub+0x208>
 8001156:	1a2d      	subs	r5, r5, r0
 8001158:	48b5      	ldr	r0, [pc, #724]	; (8001430 <__aeabi_fsub+0x348>)
 800115a:	4038      	ands	r0, r7
 800115c:	0743      	lsls	r3, r0, #29
 800115e:	d004      	beq.n	800116a <__aeabi_fsub+0x82>
 8001160:	230f      	movs	r3, #15
 8001162:	4003      	ands	r3, r0
 8001164:	2b04      	cmp	r3, #4
 8001166:	d000      	beq.n	800116a <__aeabi_fsub+0x82>
 8001168:	3004      	adds	r0, #4
 800116a:	0143      	lsls	r3, r0, #5
 800116c:	d400      	bmi.n	8001170 <__aeabi_fsub+0x88>
 800116e:	e0a0      	b.n	80012b2 <__aeabi_fsub+0x1ca>
 8001170:	1c6a      	adds	r2, r5, #1
 8001172:	2dfe      	cmp	r5, #254	; 0xfe
 8001174:	d100      	bne.n	8001178 <__aeabi_fsub+0x90>
 8001176:	e08d      	b.n	8001294 <__aeabi_fsub+0x1ac>
 8001178:	0180      	lsls	r0, r0, #6
 800117a:	0a47      	lsrs	r7, r0, #9
 800117c:	b2d2      	uxtb	r2, r2
 800117e:	05d0      	lsls	r0, r2, #23
 8001180:	4338      	orrs	r0, r7
 8001182:	07e4      	lsls	r4, r4, #31
 8001184:	4320      	orrs	r0, r4
 8001186:	bcc0      	pop	{r6, r7}
 8001188:	46b9      	mov	r9, r7
 800118a:	46b0      	mov	r8, r6
 800118c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800118e:	1aa8      	subs	r0, r5, r2
 8001190:	4680      	mov	r8, r0
 8001192:	2800      	cmp	r0, #0
 8001194:	dd45      	ble.n	8001222 <__aeabi_fsub+0x13a>
 8001196:	2a00      	cmp	r2, #0
 8001198:	d070      	beq.n	800127c <__aeabi_fsub+0x194>
 800119a:	2dff      	cmp	r5, #255	; 0xff
 800119c:	d100      	bne.n	80011a0 <__aeabi_fsub+0xb8>
 800119e:	e09e      	b.n	80012de <__aeabi_fsub+0x1f6>
 80011a0:	2380      	movs	r3, #128	; 0x80
 80011a2:	04db      	lsls	r3, r3, #19
 80011a4:	431e      	orrs	r6, r3
 80011a6:	4643      	mov	r3, r8
 80011a8:	2b1b      	cmp	r3, #27
 80011aa:	dc00      	bgt.n	80011ae <__aeabi_fsub+0xc6>
 80011ac:	e0d2      	b.n	8001354 <__aeabi_fsub+0x26c>
 80011ae:	2001      	movs	r0, #1
 80011b0:	4460      	add	r0, ip
 80011b2:	0143      	lsls	r3, r0, #5
 80011b4:	d57a      	bpl.n	80012ac <__aeabi_fsub+0x1c4>
 80011b6:	3501      	adds	r5, #1
 80011b8:	2dff      	cmp	r5, #255	; 0xff
 80011ba:	d06b      	beq.n	8001294 <__aeabi_fsub+0x1ac>
 80011bc:	2301      	movs	r3, #1
 80011be:	4a9d      	ldr	r2, [pc, #628]	; (8001434 <__aeabi_fsub+0x34c>)
 80011c0:	4003      	ands	r3, r0
 80011c2:	0840      	lsrs	r0, r0, #1
 80011c4:	4010      	ands	r0, r2
 80011c6:	4318      	orrs	r0, r3
 80011c8:	e7c8      	b.n	800115c <__aeabi_fsub+0x74>
 80011ca:	2e00      	cmp	r6, #0
 80011cc:	d020      	beq.n	8001210 <__aeabi_fsub+0x128>
 80011ce:	428c      	cmp	r4, r1
 80011d0:	d023      	beq.n	800121a <__aeabi_fsub+0x132>
 80011d2:	0028      	movs	r0, r5
 80011d4:	38ff      	subs	r0, #255	; 0xff
 80011d6:	2800      	cmp	r0, #0
 80011d8:	d039      	beq.n	800124e <__aeabi_fsub+0x166>
 80011da:	1b57      	subs	r7, r2, r5
 80011dc:	2d00      	cmp	r5, #0
 80011de:	d000      	beq.n	80011e2 <__aeabi_fsub+0xfa>
 80011e0:	e09d      	b.n	800131e <__aeabi_fsub+0x236>
 80011e2:	4663      	mov	r3, ip
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d100      	bne.n	80011ea <__aeabi_fsub+0x102>
 80011e8:	e0db      	b.n	80013a2 <__aeabi_fsub+0x2ba>
 80011ea:	1e7b      	subs	r3, r7, #1
 80011ec:	2f01      	cmp	r7, #1
 80011ee:	d100      	bne.n	80011f2 <__aeabi_fsub+0x10a>
 80011f0:	e10d      	b.n	800140e <__aeabi_fsub+0x326>
 80011f2:	2fff      	cmp	r7, #255	; 0xff
 80011f4:	d071      	beq.n	80012da <__aeabi_fsub+0x1f2>
 80011f6:	001f      	movs	r7, r3
 80011f8:	e098      	b.n	800132c <__aeabi_fsub+0x244>
 80011fa:	2e00      	cmp	r6, #0
 80011fc:	d100      	bne.n	8001200 <__aeabi_fsub+0x118>
 80011fe:	e0a7      	b.n	8001350 <__aeabi_fsub+0x268>
 8001200:	1e42      	subs	r2, r0, #1
 8001202:	2801      	cmp	r0, #1
 8001204:	d100      	bne.n	8001208 <__aeabi_fsub+0x120>
 8001206:	e0e6      	b.n	80013d6 <__aeabi_fsub+0x2ee>
 8001208:	28ff      	cmp	r0, #255	; 0xff
 800120a:	d068      	beq.n	80012de <__aeabi_fsub+0x1f6>
 800120c:	0010      	movs	r0, r2
 800120e:	e78f      	b.n	8001130 <__aeabi_fsub+0x48>
 8001210:	2001      	movs	r0, #1
 8001212:	4041      	eors	r1, r0
 8001214:	42a1      	cmp	r1, r4
 8001216:	d000      	beq.n	800121a <__aeabi_fsub+0x132>
 8001218:	e77f      	b.n	800111a <__aeabi_fsub+0x32>
 800121a:	20ff      	movs	r0, #255	; 0xff
 800121c:	4240      	negs	r0, r0
 800121e:	4680      	mov	r8, r0
 8001220:	44a8      	add	r8, r5
 8001222:	4640      	mov	r0, r8
 8001224:	2800      	cmp	r0, #0
 8001226:	d038      	beq.n	800129a <__aeabi_fsub+0x1b2>
 8001228:	1b51      	subs	r1, r2, r5
 800122a:	2d00      	cmp	r5, #0
 800122c:	d100      	bne.n	8001230 <__aeabi_fsub+0x148>
 800122e:	e0ae      	b.n	800138e <__aeabi_fsub+0x2a6>
 8001230:	2aff      	cmp	r2, #255	; 0xff
 8001232:	d100      	bne.n	8001236 <__aeabi_fsub+0x14e>
 8001234:	e0df      	b.n	80013f6 <__aeabi_fsub+0x30e>
 8001236:	2380      	movs	r3, #128	; 0x80
 8001238:	4660      	mov	r0, ip
 800123a:	04db      	lsls	r3, r3, #19
 800123c:	4318      	orrs	r0, r3
 800123e:	4684      	mov	ip, r0
 8001240:	291b      	cmp	r1, #27
 8001242:	dc00      	bgt.n	8001246 <__aeabi_fsub+0x15e>
 8001244:	e0d9      	b.n	80013fa <__aeabi_fsub+0x312>
 8001246:	2001      	movs	r0, #1
 8001248:	0015      	movs	r5, r2
 800124a:	1980      	adds	r0, r0, r6
 800124c:	e7b1      	b.n	80011b2 <__aeabi_fsub+0xca>
 800124e:	20fe      	movs	r0, #254	; 0xfe
 8001250:	1c6a      	adds	r2, r5, #1
 8001252:	4210      	tst	r0, r2
 8001254:	d171      	bne.n	800133a <__aeabi_fsub+0x252>
 8001256:	2d00      	cmp	r5, #0
 8001258:	d000      	beq.n	800125c <__aeabi_fsub+0x174>
 800125a:	e0a6      	b.n	80013aa <__aeabi_fsub+0x2c2>
 800125c:	4663      	mov	r3, ip
 800125e:	2b00      	cmp	r3, #0
 8001260:	d100      	bne.n	8001264 <__aeabi_fsub+0x17c>
 8001262:	e0d9      	b.n	8001418 <__aeabi_fsub+0x330>
 8001264:	2200      	movs	r2, #0
 8001266:	2e00      	cmp	r6, #0
 8001268:	d100      	bne.n	800126c <__aeabi_fsub+0x184>
 800126a:	e788      	b.n	800117e <__aeabi_fsub+0x96>
 800126c:	1b98      	subs	r0, r3, r6
 800126e:	0143      	lsls	r3, r0, #5
 8001270:	d400      	bmi.n	8001274 <__aeabi_fsub+0x18c>
 8001272:	e0e1      	b.n	8001438 <__aeabi_fsub+0x350>
 8001274:	4663      	mov	r3, ip
 8001276:	000c      	movs	r4, r1
 8001278:	1af0      	subs	r0, r6, r3
 800127a:	e76f      	b.n	800115c <__aeabi_fsub+0x74>
 800127c:	2e00      	cmp	r6, #0
 800127e:	d100      	bne.n	8001282 <__aeabi_fsub+0x19a>
 8001280:	e0b7      	b.n	80013f2 <__aeabi_fsub+0x30a>
 8001282:	0002      	movs	r2, r0
 8001284:	3a01      	subs	r2, #1
 8001286:	2801      	cmp	r0, #1
 8001288:	d100      	bne.n	800128c <__aeabi_fsub+0x1a4>
 800128a:	e09c      	b.n	80013c6 <__aeabi_fsub+0x2de>
 800128c:	28ff      	cmp	r0, #255	; 0xff
 800128e:	d026      	beq.n	80012de <__aeabi_fsub+0x1f6>
 8001290:	4690      	mov	r8, r2
 8001292:	e788      	b.n	80011a6 <__aeabi_fsub+0xbe>
 8001294:	22ff      	movs	r2, #255	; 0xff
 8001296:	2700      	movs	r7, #0
 8001298:	e771      	b.n	800117e <__aeabi_fsub+0x96>
 800129a:	20fe      	movs	r0, #254	; 0xfe
 800129c:	1c6a      	adds	r2, r5, #1
 800129e:	4210      	tst	r0, r2
 80012a0:	d064      	beq.n	800136c <__aeabi_fsub+0x284>
 80012a2:	2aff      	cmp	r2, #255	; 0xff
 80012a4:	d0f6      	beq.n	8001294 <__aeabi_fsub+0x1ac>
 80012a6:	0015      	movs	r5, r2
 80012a8:	4466      	add	r6, ip
 80012aa:	0870      	lsrs	r0, r6, #1
 80012ac:	0743      	lsls	r3, r0, #29
 80012ae:	d000      	beq.n	80012b2 <__aeabi_fsub+0x1ca>
 80012b0:	e756      	b.n	8001160 <__aeabi_fsub+0x78>
 80012b2:	08c3      	lsrs	r3, r0, #3
 80012b4:	2dff      	cmp	r5, #255	; 0xff
 80012b6:	d012      	beq.n	80012de <__aeabi_fsub+0x1f6>
 80012b8:	025b      	lsls	r3, r3, #9
 80012ba:	0a5f      	lsrs	r7, r3, #9
 80012bc:	b2ea      	uxtb	r2, r5
 80012be:	e75e      	b.n	800117e <__aeabi_fsub+0x96>
 80012c0:	4662      	mov	r2, ip
 80012c2:	2a00      	cmp	r2, #0
 80012c4:	d100      	bne.n	80012c8 <__aeabi_fsub+0x1e0>
 80012c6:	e096      	b.n	80013f6 <__aeabi_fsub+0x30e>
 80012c8:	2e00      	cmp	r6, #0
 80012ca:	d008      	beq.n	80012de <__aeabi_fsub+0x1f6>
 80012cc:	2280      	movs	r2, #128	; 0x80
 80012ce:	03d2      	lsls	r2, r2, #15
 80012d0:	4213      	tst	r3, r2
 80012d2:	d004      	beq.n	80012de <__aeabi_fsub+0x1f6>
 80012d4:	4648      	mov	r0, r9
 80012d6:	4210      	tst	r0, r2
 80012d8:	d101      	bne.n	80012de <__aeabi_fsub+0x1f6>
 80012da:	000c      	movs	r4, r1
 80012dc:	464b      	mov	r3, r9
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d0d8      	beq.n	8001294 <__aeabi_fsub+0x1ac>
 80012e2:	2780      	movs	r7, #128	; 0x80
 80012e4:	03ff      	lsls	r7, r7, #15
 80012e6:	431f      	orrs	r7, r3
 80012e8:	027f      	lsls	r7, r7, #9
 80012ea:	22ff      	movs	r2, #255	; 0xff
 80012ec:	0a7f      	lsrs	r7, r7, #9
 80012ee:	e746      	b.n	800117e <__aeabi_fsub+0x96>
 80012f0:	2320      	movs	r3, #32
 80012f2:	003a      	movs	r2, r7
 80012f4:	1b45      	subs	r5, r0, r5
 80012f6:	0038      	movs	r0, r7
 80012f8:	3501      	adds	r5, #1
 80012fa:	40ea      	lsrs	r2, r5
 80012fc:	1b5d      	subs	r5, r3, r5
 80012fe:	40a8      	lsls	r0, r5
 8001300:	1e43      	subs	r3, r0, #1
 8001302:	4198      	sbcs	r0, r3
 8001304:	2500      	movs	r5, #0
 8001306:	4310      	orrs	r0, r2
 8001308:	e728      	b.n	800115c <__aeabi_fsub+0x74>
 800130a:	2320      	movs	r3, #32
 800130c:	1a1b      	subs	r3, r3, r0
 800130e:	0032      	movs	r2, r6
 8001310:	409e      	lsls	r6, r3
 8001312:	40c2      	lsrs	r2, r0
 8001314:	0030      	movs	r0, r6
 8001316:	1e43      	subs	r3, r0, #1
 8001318:	4198      	sbcs	r0, r3
 800131a:	4310      	orrs	r0, r2
 800131c:	e70c      	b.n	8001138 <__aeabi_fsub+0x50>
 800131e:	2aff      	cmp	r2, #255	; 0xff
 8001320:	d0db      	beq.n	80012da <__aeabi_fsub+0x1f2>
 8001322:	2380      	movs	r3, #128	; 0x80
 8001324:	4660      	mov	r0, ip
 8001326:	04db      	lsls	r3, r3, #19
 8001328:	4318      	orrs	r0, r3
 800132a:	4684      	mov	ip, r0
 800132c:	2f1b      	cmp	r7, #27
 800132e:	dd56      	ble.n	80013de <__aeabi_fsub+0x2f6>
 8001330:	2001      	movs	r0, #1
 8001332:	000c      	movs	r4, r1
 8001334:	0015      	movs	r5, r2
 8001336:	1a30      	subs	r0, r6, r0
 8001338:	e700      	b.n	800113c <__aeabi_fsub+0x54>
 800133a:	4663      	mov	r3, ip
 800133c:	1b9f      	subs	r7, r3, r6
 800133e:	017b      	lsls	r3, r7, #5
 8001340:	d43d      	bmi.n	80013be <__aeabi_fsub+0x2d6>
 8001342:	2f00      	cmp	r7, #0
 8001344:	d000      	beq.n	8001348 <__aeabi_fsub+0x260>
 8001346:	e6fe      	b.n	8001146 <__aeabi_fsub+0x5e>
 8001348:	2400      	movs	r4, #0
 800134a:	2200      	movs	r2, #0
 800134c:	2700      	movs	r7, #0
 800134e:	e716      	b.n	800117e <__aeabi_fsub+0x96>
 8001350:	0005      	movs	r5, r0
 8001352:	e7af      	b.n	80012b4 <__aeabi_fsub+0x1cc>
 8001354:	0032      	movs	r2, r6
 8001356:	4643      	mov	r3, r8
 8001358:	4641      	mov	r1, r8
 800135a:	40da      	lsrs	r2, r3
 800135c:	2320      	movs	r3, #32
 800135e:	1a5b      	subs	r3, r3, r1
 8001360:	409e      	lsls	r6, r3
 8001362:	0030      	movs	r0, r6
 8001364:	1e43      	subs	r3, r0, #1
 8001366:	4198      	sbcs	r0, r3
 8001368:	4310      	orrs	r0, r2
 800136a:	e721      	b.n	80011b0 <__aeabi_fsub+0xc8>
 800136c:	2d00      	cmp	r5, #0
 800136e:	d1a7      	bne.n	80012c0 <__aeabi_fsub+0x1d8>
 8001370:	4663      	mov	r3, ip
 8001372:	2b00      	cmp	r3, #0
 8001374:	d059      	beq.n	800142a <__aeabi_fsub+0x342>
 8001376:	2200      	movs	r2, #0
 8001378:	2e00      	cmp	r6, #0
 800137a:	d100      	bne.n	800137e <__aeabi_fsub+0x296>
 800137c:	e6ff      	b.n	800117e <__aeabi_fsub+0x96>
 800137e:	0030      	movs	r0, r6
 8001380:	4460      	add	r0, ip
 8001382:	0143      	lsls	r3, r0, #5
 8001384:	d592      	bpl.n	80012ac <__aeabi_fsub+0x1c4>
 8001386:	4b2a      	ldr	r3, [pc, #168]	; (8001430 <__aeabi_fsub+0x348>)
 8001388:	3501      	adds	r5, #1
 800138a:	4018      	ands	r0, r3
 800138c:	e78e      	b.n	80012ac <__aeabi_fsub+0x1c4>
 800138e:	4663      	mov	r3, ip
 8001390:	2b00      	cmp	r3, #0
 8001392:	d047      	beq.n	8001424 <__aeabi_fsub+0x33c>
 8001394:	1e4b      	subs	r3, r1, #1
 8001396:	2901      	cmp	r1, #1
 8001398:	d015      	beq.n	80013c6 <__aeabi_fsub+0x2de>
 800139a:	29ff      	cmp	r1, #255	; 0xff
 800139c:	d02b      	beq.n	80013f6 <__aeabi_fsub+0x30e>
 800139e:	0019      	movs	r1, r3
 80013a0:	e74e      	b.n	8001240 <__aeabi_fsub+0x158>
 80013a2:	000c      	movs	r4, r1
 80013a4:	464b      	mov	r3, r9
 80013a6:	003d      	movs	r5, r7
 80013a8:	e784      	b.n	80012b4 <__aeabi_fsub+0x1cc>
 80013aa:	4662      	mov	r2, ip
 80013ac:	2a00      	cmp	r2, #0
 80013ae:	d18b      	bne.n	80012c8 <__aeabi_fsub+0x1e0>
 80013b0:	2e00      	cmp	r6, #0
 80013b2:	d192      	bne.n	80012da <__aeabi_fsub+0x1f2>
 80013b4:	2780      	movs	r7, #128	; 0x80
 80013b6:	2400      	movs	r4, #0
 80013b8:	22ff      	movs	r2, #255	; 0xff
 80013ba:	03ff      	lsls	r7, r7, #15
 80013bc:	e6df      	b.n	800117e <__aeabi_fsub+0x96>
 80013be:	4663      	mov	r3, ip
 80013c0:	000c      	movs	r4, r1
 80013c2:	1af7      	subs	r7, r6, r3
 80013c4:	e6bf      	b.n	8001146 <__aeabi_fsub+0x5e>
 80013c6:	0030      	movs	r0, r6
 80013c8:	4460      	add	r0, ip
 80013ca:	2501      	movs	r5, #1
 80013cc:	0143      	lsls	r3, r0, #5
 80013ce:	d400      	bmi.n	80013d2 <__aeabi_fsub+0x2ea>
 80013d0:	e76c      	b.n	80012ac <__aeabi_fsub+0x1c4>
 80013d2:	2502      	movs	r5, #2
 80013d4:	e6f2      	b.n	80011bc <__aeabi_fsub+0xd4>
 80013d6:	4663      	mov	r3, ip
 80013d8:	2501      	movs	r5, #1
 80013da:	1b98      	subs	r0, r3, r6
 80013dc:	e6ae      	b.n	800113c <__aeabi_fsub+0x54>
 80013de:	2320      	movs	r3, #32
 80013e0:	4664      	mov	r4, ip
 80013e2:	4660      	mov	r0, ip
 80013e4:	40fc      	lsrs	r4, r7
 80013e6:	1bdf      	subs	r7, r3, r7
 80013e8:	40b8      	lsls	r0, r7
 80013ea:	1e43      	subs	r3, r0, #1
 80013ec:	4198      	sbcs	r0, r3
 80013ee:	4320      	orrs	r0, r4
 80013f0:	e79f      	b.n	8001332 <__aeabi_fsub+0x24a>
 80013f2:	0005      	movs	r5, r0
 80013f4:	e75e      	b.n	80012b4 <__aeabi_fsub+0x1cc>
 80013f6:	464b      	mov	r3, r9
 80013f8:	e771      	b.n	80012de <__aeabi_fsub+0x1f6>
 80013fa:	2320      	movs	r3, #32
 80013fc:	4665      	mov	r5, ip
 80013fe:	4660      	mov	r0, ip
 8001400:	40cd      	lsrs	r5, r1
 8001402:	1a59      	subs	r1, r3, r1
 8001404:	4088      	lsls	r0, r1
 8001406:	1e43      	subs	r3, r0, #1
 8001408:	4198      	sbcs	r0, r3
 800140a:	4328      	orrs	r0, r5
 800140c:	e71c      	b.n	8001248 <__aeabi_fsub+0x160>
 800140e:	4663      	mov	r3, ip
 8001410:	000c      	movs	r4, r1
 8001412:	2501      	movs	r5, #1
 8001414:	1af0      	subs	r0, r6, r3
 8001416:	e691      	b.n	800113c <__aeabi_fsub+0x54>
 8001418:	2e00      	cmp	r6, #0
 800141a:	d095      	beq.n	8001348 <__aeabi_fsub+0x260>
 800141c:	000c      	movs	r4, r1
 800141e:	464f      	mov	r7, r9
 8001420:	2200      	movs	r2, #0
 8001422:	e6ac      	b.n	800117e <__aeabi_fsub+0x96>
 8001424:	464b      	mov	r3, r9
 8001426:	000d      	movs	r5, r1
 8001428:	e744      	b.n	80012b4 <__aeabi_fsub+0x1cc>
 800142a:	464f      	mov	r7, r9
 800142c:	2200      	movs	r2, #0
 800142e:	e6a6      	b.n	800117e <__aeabi_fsub+0x96>
 8001430:	fbffffff 	.word	0xfbffffff
 8001434:	7dffffff 	.word	0x7dffffff
 8001438:	2800      	cmp	r0, #0
 800143a:	d000      	beq.n	800143e <__aeabi_fsub+0x356>
 800143c:	e736      	b.n	80012ac <__aeabi_fsub+0x1c4>
 800143e:	2400      	movs	r4, #0
 8001440:	2700      	movs	r7, #0
 8001442:	e69c      	b.n	800117e <__aeabi_fsub+0x96>

08001444 <__aeabi_f2iz>:
 8001444:	0241      	lsls	r1, r0, #9
 8001446:	0042      	lsls	r2, r0, #1
 8001448:	0fc3      	lsrs	r3, r0, #31
 800144a:	0a49      	lsrs	r1, r1, #9
 800144c:	2000      	movs	r0, #0
 800144e:	0e12      	lsrs	r2, r2, #24
 8001450:	2a7e      	cmp	r2, #126	; 0x7e
 8001452:	dd03      	ble.n	800145c <__aeabi_f2iz+0x18>
 8001454:	2a9d      	cmp	r2, #157	; 0x9d
 8001456:	dd02      	ble.n	800145e <__aeabi_f2iz+0x1a>
 8001458:	4a09      	ldr	r2, [pc, #36]	; (8001480 <__aeabi_f2iz+0x3c>)
 800145a:	1898      	adds	r0, r3, r2
 800145c:	4770      	bx	lr
 800145e:	2080      	movs	r0, #128	; 0x80
 8001460:	0400      	lsls	r0, r0, #16
 8001462:	4301      	orrs	r1, r0
 8001464:	2a95      	cmp	r2, #149	; 0x95
 8001466:	dc07      	bgt.n	8001478 <__aeabi_f2iz+0x34>
 8001468:	2096      	movs	r0, #150	; 0x96
 800146a:	1a82      	subs	r2, r0, r2
 800146c:	40d1      	lsrs	r1, r2
 800146e:	4248      	negs	r0, r1
 8001470:	2b00      	cmp	r3, #0
 8001472:	d1f3      	bne.n	800145c <__aeabi_f2iz+0x18>
 8001474:	0008      	movs	r0, r1
 8001476:	e7f1      	b.n	800145c <__aeabi_f2iz+0x18>
 8001478:	3a96      	subs	r2, #150	; 0x96
 800147a:	4091      	lsls	r1, r2
 800147c:	e7f7      	b.n	800146e <__aeabi_f2iz+0x2a>
 800147e:	46c0      	nop			; (mov r8, r8)
 8001480:	7fffffff 	.word	0x7fffffff

08001484 <__aeabi_i2f>:
 8001484:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001486:	2800      	cmp	r0, #0
 8001488:	d013      	beq.n	80014b2 <__aeabi_i2f+0x2e>
 800148a:	17c3      	asrs	r3, r0, #31
 800148c:	18c6      	adds	r6, r0, r3
 800148e:	405e      	eors	r6, r3
 8001490:	0fc4      	lsrs	r4, r0, #31
 8001492:	0030      	movs	r0, r6
 8001494:	f001 ff3c 	bl	8003310 <__clzsi2>
 8001498:	239e      	movs	r3, #158	; 0x9e
 800149a:	0005      	movs	r5, r0
 800149c:	1a1b      	subs	r3, r3, r0
 800149e:	2b96      	cmp	r3, #150	; 0x96
 80014a0:	dc0f      	bgt.n	80014c2 <__aeabi_i2f+0x3e>
 80014a2:	2808      	cmp	r0, #8
 80014a4:	dd01      	ble.n	80014aa <__aeabi_i2f+0x26>
 80014a6:	3d08      	subs	r5, #8
 80014a8:	40ae      	lsls	r6, r5
 80014aa:	0276      	lsls	r6, r6, #9
 80014ac:	0a76      	lsrs	r6, r6, #9
 80014ae:	b2d8      	uxtb	r0, r3
 80014b0:	e002      	b.n	80014b8 <__aeabi_i2f+0x34>
 80014b2:	2400      	movs	r4, #0
 80014b4:	2000      	movs	r0, #0
 80014b6:	2600      	movs	r6, #0
 80014b8:	05c0      	lsls	r0, r0, #23
 80014ba:	4330      	orrs	r0, r6
 80014bc:	07e4      	lsls	r4, r4, #31
 80014be:	4320      	orrs	r0, r4
 80014c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80014c2:	2b99      	cmp	r3, #153	; 0x99
 80014c4:	dd0c      	ble.n	80014e0 <__aeabi_i2f+0x5c>
 80014c6:	2205      	movs	r2, #5
 80014c8:	0031      	movs	r1, r6
 80014ca:	1a12      	subs	r2, r2, r0
 80014cc:	40d1      	lsrs	r1, r2
 80014ce:	000a      	movs	r2, r1
 80014d0:	0001      	movs	r1, r0
 80014d2:	0030      	movs	r0, r6
 80014d4:	311b      	adds	r1, #27
 80014d6:	4088      	lsls	r0, r1
 80014d8:	1e41      	subs	r1, r0, #1
 80014da:	4188      	sbcs	r0, r1
 80014dc:	4302      	orrs	r2, r0
 80014de:	0016      	movs	r6, r2
 80014e0:	2d05      	cmp	r5, #5
 80014e2:	dc12      	bgt.n	800150a <__aeabi_i2f+0x86>
 80014e4:	0031      	movs	r1, r6
 80014e6:	4f0d      	ldr	r7, [pc, #52]	; (800151c <__aeabi_i2f+0x98>)
 80014e8:	4039      	ands	r1, r7
 80014ea:	0772      	lsls	r2, r6, #29
 80014ec:	d009      	beq.n	8001502 <__aeabi_i2f+0x7e>
 80014ee:	200f      	movs	r0, #15
 80014f0:	4030      	ands	r0, r6
 80014f2:	2804      	cmp	r0, #4
 80014f4:	d005      	beq.n	8001502 <__aeabi_i2f+0x7e>
 80014f6:	3104      	adds	r1, #4
 80014f8:	014a      	lsls	r2, r1, #5
 80014fa:	d502      	bpl.n	8001502 <__aeabi_i2f+0x7e>
 80014fc:	239f      	movs	r3, #159	; 0x9f
 80014fe:	4039      	ands	r1, r7
 8001500:	1b5b      	subs	r3, r3, r5
 8001502:	0189      	lsls	r1, r1, #6
 8001504:	0a4e      	lsrs	r6, r1, #9
 8001506:	b2d8      	uxtb	r0, r3
 8001508:	e7d6      	b.n	80014b8 <__aeabi_i2f+0x34>
 800150a:	1f6a      	subs	r2, r5, #5
 800150c:	4096      	lsls	r6, r2
 800150e:	0031      	movs	r1, r6
 8001510:	4f02      	ldr	r7, [pc, #8]	; (800151c <__aeabi_i2f+0x98>)
 8001512:	4039      	ands	r1, r7
 8001514:	0772      	lsls	r2, r6, #29
 8001516:	d0f4      	beq.n	8001502 <__aeabi_i2f+0x7e>
 8001518:	e7e9      	b.n	80014ee <__aeabi_i2f+0x6a>
 800151a:	46c0      	nop			; (mov r8, r8)
 800151c:	fbffffff 	.word	0xfbffffff

08001520 <__aeabi_ui2f>:
 8001520:	b570      	push	{r4, r5, r6, lr}
 8001522:	1e05      	subs	r5, r0, #0
 8001524:	d00e      	beq.n	8001544 <__aeabi_ui2f+0x24>
 8001526:	f001 fef3 	bl	8003310 <__clzsi2>
 800152a:	239e      	movs	r3, #158	; 0x9e
 800152c:	0004      	movs	r4, r0
 800152e:	1a1b      	subs	r3, r3, r0
 8001530:	2b96      	cmp	r3, #150	; 0x96
 8001532:	dc0c      	bgt.n	800154e <__aeabi_ui2f+0x2e>
 8001534:	2808      	cmp	r0, #8
 8001536:	dd01      	ble.n	800153c <__aeabi_ui2f+0x1c>
 8001538:	3c08      	subs	r4, #8
 800153a:	40a5      	lsls	r5, r4
 800153c:	026d      	lsls	r5, r5, #9
 800153e:	0a6d      	lsrs	r5, r5, #9
 8001540:	b2d8      	uxtb	r0, r3
 8001542:	e001      	b.n	8001548 <__aeabi_ui2f+0x28>
 8001544:	2000      	movs	r0, #0
 8001546:	2500      	movs	r5, #0
 8001548:	05c0      	lsls	r0, r0, #23
 800154a:	4328      	orrs	r0, r5
 800154c:	bd70      	pop	{r4, r5, r6, pc}
 800154e:	2b99      	cmp	r3, #153	; 0x99
 8001550:	dd09      	ble.n	8001566 <__aeabi_ui2f+0x46>
 8001552:	0002      	movs	r2, r0
 8001554:	0029      	movs	r1, r5
 8001556:	321b      	adds	r2, #27
 8001558:	4091      	lsls	r1, r2
 800155a:	1e4a      	subs	r2, r1, #1
 800155c:	4191      	sbcs	r1, r2
 800155e:	2205      	movs	r2, #5
 8001560:	1a12      	subs	r2, r2, r0
 8001562:	40d5      	lsrs	r5, r2
 8001564:	430d      	orrs	r5, r1
 8001566:	2c05      	cmp	r4, #5
 8001568:	dc12      	bgt.n	8001590 <__aeabi_ui2f+0x70>
 800156a:	0029      	movs	r1, r5
 800156c:	4e0c      	ldr	r6, [pc, #48]	; (80015a0 <__aeabi_ui2f+0x80>)
 800156e:	4031      	ands	r1, r6
 8001570:	076a      	lsls	r2, r5, #29
 8001572:	d009      	beq.n	8001588 <__aeabi_ui2f+0x68>
 8001574:	200f      	movs	r0, #15
 8001576:	4028      	ands	r0, r5
 8001578:	2804      	cmp	r0, #4
 800157a:	d005      	beq.n	8001588 <__aeabi_ui2f+0x68>
 800157c:	3104      	adds	r1, #4
 800157e:	014a      	lsls	r2, r1, #5
 8001580:	d502      	bpl.n	8001588 <__aeabi_ui2f+0x68>
 8001582:	239f      	movs	r3, #159	; 0x9f
 8001584:	4031      	ands	r1, r6
 8001586:	1b1b      	subs	r3, r3, r4
 8001588:	0189      	lsls	r1, r1, #6
 800158a:	0a4d      	lsrs	r5, r1, #9
 800158c:	b2d8      	uxtb	r0, r3
 800158e:	e7db      	b.n	8001548 <__aeabi_ui2f+0x28>
 8001590:	1f62      	subs	r2, r4, #5
 8001592:	4095      	lsls	r5, r2
 8001594:	0029      	movs	r1, r5
 8001596:	4e02      	ldr	r6, [pc, #8]	; (80015a0 <__aeabi_ui2f+0x80>)
 8001598:	4031      	ands	r1, r6
 800159a:	076a      	lsls	r2, r5, #29
 800159c:	d0f4      	beq.n	8001588 <__aeabi_ui2f+0x68>
 800159e:	e7e9      	b.n	8001574 <__aeabi_ui2f+0x54>
 80015a0:	fbffffff 	.word	0xfbffffff

080015a4 <__aeabi_dadd>:
 80015a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80015a6:	464f      	mov	r7, r9
 80015a8:	4646      	mov	r6, r8
 80015aa:	46d6      	mov	lr, sl
 80015ac:	000d      	movs	r5, r1
 80015ae:	0004      	movs	r4, r0
 80015b0:	b5c0      	push	{r6, r7, lr}
 80015b2:	001f      	movs	r7, r3
 80015b4:	0011      	movs	r1, r2
 80015b6:	0328      	lsls	r0, r5, #12
 80015b8:	0f62      	lsrs	r2, r4, #29
 80015ba:	0a40      	lsrs	r0, r0, #9
 80015bc:	4310      	orrs	r0, r2
 80015be:	007a      	lsls	r2, r7, #1
 80015c0:	0d52      	lsrs	r2, r2, #21
 80015c2:	00e3      	lsls	r3, r4, #3
 80015c4:	033c      	lsls	r4, r7, #12
 80015c6:	4691      	mov	r9, r2
 80015c8:	0a64      	lsrs	r4, r4, #9
 80015ca:	0ffa      	lsrs	r2, r7, #31
 80015cc:	0f4f      	lsrs	r7, r1, #29
 80015ce:	006e      	lsls	r6, r5, #1
 80015d0:	4327      	orrs	r7, r4
 80015d2:	4692      	mov	sl, r2
 80015d4:	46b8      	mov	r8, r7
 80015d6:	0d76      	lsrs	r6, r6, #21
 80015d8:	0fed      	lsrs	r5, r5, #31
 80015da:	00c9      	lsls	r1, r1, #3
 80015dc:	4295      	cmp	r5, r2
 80015de:	d100      	bne.n	80015e2 <__aeabi_dadd+0x3e>
 80015e0:	e099      	b.n	8001716 <__aeabi_dadd+0x172>
 80015e2:	464c      	mov	r4, r9
 80015e4:	1b34      	subs	r4, r6, r4
 80015e6:	46a4      	mov	ip, r4
 80015e8:	2c00      	cmp	r4, #0
 80015ea:	dc00      	bgt.n	80015ee <__aeabi_dadd+0x4a>
 80015ec:	e07c      	b.n	80016e8 <__aeabi_dadd+0x144>
 80015ee:	464a      	mov	r2, r9
 80015f0:	2a00      	cmp	r2, #0
 80015f2:	d100      	bne.n	80015f6 <__aeabi_dadd+0x52>
 80015f4:	e0b8      	b.n	8001768 <__aeabi_dadd+0x1c4>
 80015f6:	4ac5      	ldr	r2, [pc, #788]	; (800190c <__aeabi_dadd+0x368>)
 80015f8:	4296      	cmp	r6, r2
 80015fa:	d100      	bne.n	80015fe <__aeabi_dadd+0x5a>
 80015fc:	e11c      	b.n	8001838 <__aeabi_dadd+0x294>
 80015fe:	2280      	movs	r2, #128	; 0x80
 8001600:	003c      	movs	r4, r7
 8001602:	0412      	lsls	r2, r2, #16
 8001604:	4314      	orrs	r4, r2
 8001606:	46a0      	mov	r8, r4
 8001608:	4662      	mov	r2, ip
 800160a:	2a38      	cmp	r2, #56	; 0x38
 800160c:	dd00      	ble.n	8001610 <__aeabi_dadd+0x6c>
 800160e:	e161      	b.n	80018d4 <__aeabi_dadd+0x330>
 8001610:	2a1f      	cmp	r2, #31
 8001612:	dd00      	ble.n	8001616 <__aeabi_dadd+0x72>
 8001614:	e1cc      	b.n	80019b0 <__aeabi_dadd+0x40c>
 8001616:	4664      	mov	r4, ip
 8001618:	2220      	movs	r2, #32
 800161a:	1b12      	subs	r2, r2, r4
 800161c:	4644      	mov	r4, r8
 800161e:	4094      	lsls	r4, r2
 8001620:	000f      	movs	r7, r1
 8001622:	46a1      	mov	r9, r4
 8001624:	4664      	mov	r4, ip
 8001626:	4091      	lsls	r1, r2
 8001628:	40e7      	lsrs	r7, r4
 800162a:	464c      	mov	r4, r9
 800162c:	1e4a      	subs	r2, r1, #1
 800162e:	4191      	sbcs	r1, r2
 8001630:	433c      	orrs	r4, r7
 8001632:	4642      	mov	r2, r8
 8001634:	4321      	orrs	r1, r4
 8001636:	4664      	mov	r4, ip
 8001638:	40e2      	lsrs	r2, r4
 800163a:	1a80      	subs	r0, r0, r2
 800163c:	1a5c      	subs	r4, r3, r1
 800163e:	42a3      	cmp	r3, r4
 8001640:	419b      	sbcs	r3, r3
 8001642:	425f      	negs	r7, r3
 8001644:	1bc7      	subs	r7, r0, r7
 8001646:	023b      	lsls	r3, r7, #8
 8001648:	d400      	bmi.n	800164c <__aeabi_dadd+0xa8>
 800164a:	e0d0      	b.n	80017ee <__aeabi_dadd+0x24a>
 800164c:	027f      	lsls	r7, r7, #9
 800164e:	0a7f      	lsrs	r7, r7, #9
 8001650:	2f00      	cmp	r7, #0
 8001652:	d100      	bne.n	8001656 <__aeabi_dadd+0xb2>
 8001654:	e0ff      	b.n	8001856 <__aeabi_dadd+0x2b2>
 8001656:	0038      	movs	r0, r7
 8001658:	f001 fe5a 	bl	8003310 <__clzsi2>
 800165c:	0001      	movs	r1, r0
 800165e:	3908      	subs	r1, #8
 8001660:	2320      	movs	r3, #32
 8001662:	0022      	movs	r2, r4
 8001664:	1a5b      	subs	r3, r3, r1
 8001666:	408f      	lsls	r7, r1
 8001668:	40da      	lsrs	r2, r3
 800166a:	408c      	lsls	r4, r1
 800166c:	4317      	orrs	r7, r2
 800166e:	42b1      	cmp	r1, r6
 8001670:	da00      	bge.n	8001674 <__aeabi_dadd+0xd0>
 8001672:	e0ff      	b.n	8001874 <__aeabi_dadd+0x2d0>
 8001674:	1b89      	subs	r1, r1, r6
 8001676:	1c4b      	adds	r3, r1, #1
 8001678:	2b1f      	cmp	r3, #31
 800167a:	dd00      	ble.n	800167e <__aeabi_dadd+0xda>
 800167c:	e0a8      	b.n	80017d0 <__aeabi_dadd+0x22c>
 800167e:	2220      	movs	r2, #32
 8001680:	0039      	movs	r1, r7
 8001682:	1ad2      	subs	r2, r2, r3
 8001684:	0020      	movs	r0, r4
 8001686:	4094      	lsls	r4, r2
 8001688:	4091      	lsls	r1, r2
 800168a:	40d8      	lsrs	r0, r3
 800168c:	1e62      	subs	r2, r4, #1
 800168e:	4194      	sbcs	r4, r2
 8001690:	40df      	lsrs	r7, r3
 8001692:	2600      	movs	r6, #0
 8001694:	4301      	orrs	r1, r0
 8001696:	430c      	orrs	r4, r1
 8001698:	0763      	lsls	r3, r4, #29
 800169a:	d009      	beq.n	80016b0 <__aeabi_dadd+0x10c>
 800169c:	230f      	movs	r3, #15
 800169e:	4023      	ands	r3, r4
 80016a0:	2b04      	cmp	r3, #4
 80016a2:	d005      	beq.n	80016b0 <__aeabi_dadd+0x10c>
 80016a4:	1d23      	adds	r3, r4, #4
 80016a6:	42a3      	cmp	r3, r4
 80016a8:	41a4      	sbcs	r4, r4
 80016aa:	4264      	negs	r4, r4
 80016ac:	193f      	adds	r7, r7, r4
 80016ae:	001c      	movs	r4, r3
 80016b0:	023b      	lsls	r3, r7, #8
 80016b2:	d400      	bmi.n	80016b6 <__aeabi_dadd+0x112>
 80016b4:	e09e      	b.n	80017f4 <__aeabi_dadd+0x250>
 80016b6:	4b95      	ldr	r3, [pc, #596]	; (800190c <__aeabi_dadd+0x368>)
 80016b8:	3601      	adds	r6, #1
 80016ba:	429e      	cmp	r6, r3
 80016bc:	d100      	bne.n	80016c0 <__aeabi_dadd+0x11c>
 80016be:	e0b7      	b.n	8001830 <__aeabi_dadd+0x28c>
 80016c0:	4a93      	ldr	r2, [pc, #588]	; (8001910 <__aeabi_dadd+0x36c>)
 80016c2:	08e4      	lsrs	r4, r4, #3
 80016c4:	4017      	ands	r7, r2
 80016c6:	077b      	lsls	r3, r7, #29
 80016c8:	0571      	lsls	r1, r6, #21
 80016ca:	027f      	lsls	r7, r7, #9
 80016cc:	4323      	orrs	r3, r4
 80016ce:	0b3f      	lsrs	r7, r7, #12
 80016d0:	0d4a      	lsrs	r2, r1, #21
 80016d2:	0512      	lsls	r2, r2, #20
 80016d4:	433a      	orrs	r2, r7
 80016d6:	07ed      	lsls	r5, r5, #31
 80016d8:	432a      	orrs	r2, r5
 80016da:	0018      	movs	r0, r3
 80016dc:	0011      	movs	r1, r2
 80016de:	bce0      	pop	{r5, r6, r7}
 80016e0:	46ba      	mov	sl, r7
 80016e2:	46b1      	mov	r9, r6
 80016e4:	46a8      	mov	r8, r5
 80016e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80016e8:	2c00      	cmp	r4, #0
 80016ea:	d04b      	beq.n	8001784 <__aeabi_dadd+0x1e0>
 80016ec:	464c      	mov	r4, r9
 80016ee:	1ba4      	subs	r4, r4, r6
 80016f0:	46a4      	mov	ip, r4
 80016f2:	2e00      	cmp	r6, #0
 80016f4:	d000      	beq.n	80016f8 <__aeabi_dadd+0x154>
 80016f6:	e123      	b.n	8001940 <__aeabi_dadd+0x39c>
 80016f8:	0004      	movs	r4, r0
 80016fa:	431c      	orrs	r4, r3
 80016fc:	d100      	bne.n	8001700 <__aeabi_dadd+0x15c>
 80016fe:	e1af      	b.n	8001a60 <__aeabi_dadd+0x4bc>
 8001700:	4662      	mov	r2, ip
 8001702:	1e54      	subs	r4, r2, #1
 8001704:	2a01      	cmp	r2, #1
 8001706:	d100      	bne.n	800170a <__aeabi_dadd+0x166>
 8001708:	e215      	b.n	8001b36 <__aeabi_dadd+0x592>
 800170a:	4d80      	ldr	r5, [pc, #512]	; (800190c <__aeabi_dadd+0x368>)
 800170c:	45ac      	cmp	ip, r5
 800170e:	d100      	bne.n	8001712 <__aeabi_dadd+0x16e>
 8001710:	e1c8      	b.n	8001aa4 <__aeabi_dadd+0x500>
 8001712:	46a4      	mov	ip, r4
 8001714:	e11b      	b.n	800194e <__aeabi_dadd+0x3aa>
 8001716:	464a      	mov	r2, r9
 8001718:	1ab2      	subs	r2, r6, r2
 800171a:	4694      	mov	ip, r2
 800171c:	2a00      	cmp	r2, #0
 800171e:	dc00      	bgt.n	8001722 <__aeabi_dadd+0x17e>
 8001720:	e0ac      	b.n	800187c <__aeabi_dadd+0x2d8>
 8001722:	464a      	mov	r2, r9
 8001724:	2a00      	cmp	r2, #0
 8001726:	d043      	beq.n	80017b0 <__aeabi_dadd+0x20c>
 8001728:	4a78      	ldr	r2, [pc, #480]	; (800190c <__aeabi_dadd+0x368>)
 800172a:	4296      	cmp	r6, r2
 800172c:	d100      	bne.n	8001730 <__aeabi_dadd+0x18c>
 800172e:	e1af      	b.n	8001a90 <__aeabi_dadd+0x4ec>
 8001730:	2280      	movs	r2, #128	; 0x80
 8001732:	003c      	movs	r4, r7
 8001734:	0412      	lsls	r2, r2, #16
 8001736:	4314      	orrs	r4, r2
 8001738:	46a0      	mov	r8, r4
 800173a:	4662      	mov	r2, ip
 800173c:	2a38      	cmp	r2, #56	; 0x38
 800173e:	dc67      	bgt.n	8001810 <__aeabi_dadd+0x26c>
 8001740:	2a1f      	cmp	r2, #31
 8001742:	dc00      	bgt.n	8001746 <__aeabi_dadd+0x1a2>
 8001744:	e15f      	b.n	8001a06 <__aeabi_dadd+0x462>
 8001746:	4647      	mov	r7, r8
 8001748:	3a20      	subs	r2, #32
 800174a:	40d7      	lsrs	r7, r2
 800174c:	4662      	mov	r2, ip
 800174e:	2a20      	cmp	r2, #32
 8001750:	d005      	beq.n	800175e <__aeabi_dadd+0x1ba>
 8001752:	4664      	mov	r4, ip
 8001754:	2240      	movs	r2, #64	; 0x40
 8001756:	1b12      	subs	r2, r2, r4
 8001758:	4644      	mov	r4, r8
 800175a:	4094      	lsls	r4, r2
 800175c:	4321      	orrs	r1, r4
 800175e:	1e4a      	subs	r2, r1, #1
 8001760:	4191      	sbcs	r1, r2
 8001762:	000c      	movs	r4, r1
 8001764:	433c      	orrs	r4, r7
 8001766:	e057      	b.n	8001818 <__aeabi_dadd+0x274>
 8001768:	003a      	movs	r2, r7
 800176a:	430a      	orrs	r2, r1
 800176c:	d100      	bne.n	8001770 <__aeabi_dadd+0x1cc>
 800176e:	e105      	b.n	800197c <__aeabi_dadd+0x3d8>
 8001770:	0022      	movs	r2, r4
 8001772:	3a01      	subs	r2, #1
 8001774:	2c01      	cmp	r4, #1
 8001776:	d100      	bne.n	800177a <__aeabi_dadd+0x1d6>
 8001778:	e182      	b.n	8001a80 <__aeabi_dadd+0x4dc>
 800177a:	4c64      	ldr	r4, [pc, #400]	; (800190c <__aeabi_dadd+0x368>)
 800177c:	45a4      	cmp	ip, r4
 800177e:	d05b      	beq.n	8001838 <__aeabi_dadd+0x294>
 8001780:	4694      	mov	ip, r2
 8001782:	e741      	b.n	8001608 <__aeabi_dadd+0x64>
 8001784:	4c63      	ldr	r4, [pc, #396]	; (8001914 <__aeabi_dadd+0x370>)
 8001786:	1c77      	adds	r7, r6, #1
 8001788:	4227      	tst	r7, r4
 800178a:	d000      	beq.n	800178e <__aeabi_dadd+0x1ea>
 800178c:	e0c4      	b.n	8001918 <__aeabi_dadd+0x374>
 800178e:	0004      	movs	r4, r0
 8001790:	431c      	orrs	r4, r3
 8001792:	2e00      	cmp	r6, #0
 8001794:	d000      	beq.n	8001798 <__aeabi_dadd+0x1f4>
 8001796:	e169      	b.n	8001a6c <__aeabi_dadd+0x4c8>
 8001798:	2c00      	cmp	r4, #0
 800179a:	d100      	bne.n	800179e <__aeabi_dadd+0x1fa>
 800179c:	e1bf      	b.n	8001b1e <__aeabi_dadd+0x57a>
 800179e:	4644      	mov	r4, r8
 80017a0:	430c      	orrs	r4, r1
 80017a2:	d000      	beq.n	80017a6 <__aeabi_dadd+0x202>
 80017a4:	e1d0      	b.n	8001b48 <__aeabi_dadd+0x5a4>
 80017a6:	0742      	lsls	r2, r0, #29
 80017a8:	08db      	lsrs	r3, r3, #3
 80017aa:	4313      	orrs	r3, r2
 80017ac:	08c0      	lsrs	r0, r0, #3
 80017ae:	e029      	b.n	8001804 <__aeabi_dadd+0x260>
 80017b0:	003a      	movs	r2, r7
 80017b2:	430a      	orrs	r2, r1
 80017b4:	d100      	bne.n	80017b8 <__aeabi_dadd+0x214>
 80017b6:	e170      	b.n	8001a9a <__aeabi_dadd+0x4f6>
 80017b8:	4662      	mov	r2, ip
 80017ba:	4664      	mov	r4, ip
 80017bc:	3a01      	subs	r2, #1
 80017be:	2c01      	cmp	r4, #1
 80017c0:	d100      	bne.n	80017c4 <__aeabi_dadd+0x220>
 80017c2:	e0e0      	b.n	8001986 <__aeabi_dadd+0x3e2>
 80017c4:	4c51      	ldr	r4, [pc, #324]	; (800190c <__aeabi_dadd+0x368>)
 80017c6:	45a4      	cmp	ip, r4
 80017c8:	d100      	bne.n	80017cc <__aeabi_dadd+0x228>
 80017ca:	e161      	b.n	8001a90 <__aeabi_dadd+0x4ec>
 80017cc:	4694      	mov	ip, r2
 80017ce:	e7b4      	b.n	800173a <__aeabi_dadd+0x196>
 80017d0:	003a      	movs	r2, r7
 80017d2:	391f      	subs	r1, #31
 80017d4:	40ca      	lsrs	r2, r1
 80017d6:	0011      	movs	r1, r2
 80017d8:	2b20      	cmp	r3, #32
 80017da:	d003      	beq.n	80017e4 <__aeabi_dadd+0x240>
 80017dc:	2240      	movs	r2, #64	; 0x40
 80017de:	1ad3      	subs	r3, r2, r3
 80017e0:	409f      	lsls	r7, r3
 80017e2:	433c      	orrs	r4, r7
 80017e4:	1e63      	subs	r3, r4, #1
 80017e6:	419c      	sbcs	r4, r3
 80017e8:	2700      	movs	r7, #0
 80017ea:	2600      	movs	r6, #0
 80017ec:	430c      	orrs	r4, r1
 80017ee:	0763      	lsls	r3, r4, #29
 80017f0:	d000      	beq.n	80017f4 <__aeabi_dadd+0x250>
 80017f2:	e753      	b.n	800169c <__aeabi_dadd+0xf8>
 80017f4:	46b4      	mov	ip, r6
 80017f6:	08e4      	lsrs	r4, r4, #3
 80017f8:	077b      	lsls	r3, r7, #29
 80017fa:	4323      	orrs	r3, r4
 80017fc:	08f8      	lsrs	r0, r7, #3
 80017fe:	4a43      	ldr	r2, [pc, #268]	; (800190c <__aeabi_dadd+0x368>)
 8001800:	4594      	cmp	ip, r2
 8001802:	d01d      	beq.n	8001840 <__aeabi_dadd+0x29c>
 8001804:	4662      	mov	r2, ip
 8001806:	0307      	lsls	r7, r0, #12
 8001808:	0552      	lsls	r2, r2, #21
 800180a:	0b3f      	lsrs	r7, r7, #12
 800180c:	0d52      	lsrs	r2, r2, #21
 800180e:	e760      	b.n	80016d2 <__aeabi_dadd+0x12e>
 8001810:	4644      	mov	r4, r8
 8001812:	430c      	orrs	r4, r1
 8001814:	1e62      	subs	r2, r4, #1
 8001816:	4194      	sbcs	r4, r2
 8001818:	18e4      	adds	r4, r4, r3
 800181a:	429c      	cmp	r4, r3
 800181c:	419b      	sbcs	r3, r3
 800181e:	425f      	negs	r7, r3
 8001820:	183f      	adds	r7, r7, r0
 8001822:	023b      	lsls	r3, r7, #8
 8001824:	d5e3      	bpl.n	80017ee <__aeabi_dadd+0x24a>
 8001826:	4b39      	ldr	r3, [pc, #228]	; (800190c <__aeabi_dadd+0x368>)
 8001828:	3601      	adds	r6, #1
 800182a:	429e      	cmp	r6, r3
 800182c:	d000      	beq.n	8001830 <__aeabi_dadd+0x28c>
 800182e:	e0b5      	b.n	800199c <__aeabi_dadd+0x3f8>
 8001830:	0032      	movs	r2, r6
 8001832:	2700      	movs	r7, #0
 8001834:	2300      	movs	r3, #0
 8001836:	e74c      	b.n	80016d2 <__aeabi_dadd+0x12e>
 8001838:	0742      	lsls	r2, r0, #29
 800183a:	08db      	lsrs	r3, r3, #3
 800183c:	4313      	orrs	r3, r2
 800183e:	08c0      	lsrs	r0, r0, #3
 8001840:	001a      	movs	r2, r3
 8001842:	4302      	orrs	r2, r0
 8001844:	d100      	bne.n	8001848 <__aeabi_dadd+0x2a4>
 8001846:	e1e1      	b.n	8001c0c <__aeabi_dadd+0x668>
 8001848:	2780      	movs	r7, #128	; 0x80
 800184a:	033f      	lsls	r7, r7, #12
 800184c:	4307      	orrs	r7, r0
 800184e:	033f      	lsls	r7, r7, #12
 8001850:	4a2e      	ldr	r2, [pc, #184]	; (800190c <__aeabi_dadd+0x368>)
 8001852:	0b3f      	lsrs	r7, r7, #12
 8001854:	e73d      	b.n	80016d2 <__aeabi_dadd+0x12e>
 8001856:	0020      	movs	r0, r4
 8001858:	f001 fd5a 	bl	8003310 <__clzsi2>
 800185c:	0001      	movs	r1, r0
 800185e:	3118      	adds	r1, #24
 8001860:	291f      	cmp	r1, #31
 8001862:	dc00      	bgt.n	8001866 <__aeabi_dadd+0x2c2>
 8001864:	e6fc      	b.n	8001660 <__aeabi_dadd+0xbc>
 8001866:	3808      	subs	r0, #8
 8001868:	4084      	lsls	r4, r0
 800186a:	0027      	movs	r7, r4
 800186c:	2400      	movs	r4, #0
 800186e:	42b1      	cmp	r1, r6
 8001870:	db00      	blt.n	8001874 <__aeabi_dadd+0x2d0>
 8001872:	e6ff      	b.n	8001674 <__aeabi_dadd+0xd0>
 8001874:	4a26      	ldr	r2, [pc, #152]	; (8001910 <__aeabi_dadd+0x36c>)
 8001876:	1a76      	subs	r6, r6, r1
 8001878:	4017      	ands	r7, r2
 800187a:	e70d      	b.n	8001698 <__aeabi_dadd+0xf4>
 800187c:	2a00      	cmp	r2, #0
 800187e:	d02f      	beq.n	80018e0 <__aeabi_dadd+0x33c>
 8001880:	464a      	mov	r2, r9
 8001882:	1b92      	subs	r2, r2, r6
 8001884:	4694      	mov	ip, r2
 8001886:	2e00      	cmp	r6, #0
 8001888:	d100      	bne.n	800188c <__aeabi_dadd+0x2e8>
 800188a:	e0ad      	b.n	80019e8 <__aeabi_dadd+0x444>
 800188c:	4a1f      	ldr	r2, [pc, #124]	; (800190c <__aeabi_dadd+0x368>)
 800188e:	4591      	cmp	r9, r2
 8001890:	d100      	bne.n	8001894 <__aeabi_dadd+0x2f0>
 8001892:	e10f      	b.n	8001ab4 <__aeabi_dadd+0x510>
 8001894:	2280      	movs	r2, #128	; 0x80
 8001896:	0412      	lsls	r2, r2, #16
 8001898:	4310      	orrs	r0, r2
 800189a:	4662      	mov	r2, ip
 800189c:	2a38      	cmp	r2, #56	; 0x38
 800189e:	dd00      	ble.n	80018a2 <__aeabi_dadd+0x2fe>
 80018a0:	e10f      	b.n	8001ac2 <__aeabi_dadd+0x51e>
 80018a2:	2a1f      	cmp	r2, #31
 80018a4:	dd00      	ble.n	80018a8 <__aeabi_dadd+0x304>
 80018a6:	e180      	b.n	8001baa <__aeabi_dadd+0x606>
 80018a8:	4664      	mov	r4, ip
 80018aa:	2220      	movs	r2, #32
 80018ac:	001e      	movs	r6, r3
 80018ae:	1b12      	subs	r2, r2, r4
 80018b0:	4667      	mov	r7, ip
 80018b2:	0004      	movs	r4, r0
 80018b4:	4093      	lsls	r3, r2
 80018b6:	4094      	lsls	r4, r2
 80018b8:	40fe      	lsrs	r6, r7
 80018ba:	1e5a      	subs	r2, r3, #1
 80018bc:	4193      	sbcs	r3, r2
 80018be:	40f8      	lsrs	r0, r7
 80018c0:	4334      	orrs	r4, r6
 80018c2:	431c      	orrs	r4, r3
 80018c4:	4480      	add	r8, r0
 80018c6:	1864      	adds	r4, r4, r1
 80018c8:	428c      	cmp	r4, r1
 80018ca:	41bf      	sbcs	r7, r7
 80018cc:	427f      	negs	r7, r7
 80018ce:	464e      	mov	r6, r9
 80018d0:	4447      	add	r7, r8
 80018d2:	e7a6      	b.n	8001822 <__aeabi_dadd+0x27e>
 80018d4:	4642      	mov	r2, r8
 80018d6:	430a      	orrs	r2, r1
 80018d8:	0011      	movs	r1, r2
 80018da:	1e4a      	subs	r2, r1, #1
 80018dc:	4191      	sbcs	r1, r2
 80018de:	e6ad      	b.n	800163c <__aeabi_dadd+0x98>
 80018e0:	4c0c      	ldr	r4, [pc, #48]	; (8001914 <__aeabi_dadd+0x370>)
 80018e2:	1c72      	adds	r2, r6, #1
 80018e4:	4222      	tst	r2, r4
 80018e6:	d000      	beq.n	80018ea <__aeabi_dadd+0x346>
 80018e8:	e0a1      	b.n	8001a2e <__aeabi_dadd+0x48a>
 80018ea:	0002      	movs	r2, r0
 80018ec:	431a      	orrs	r2, r3
 80018ee:	2e00      	cmp	r6, #0
 80018f0:	d000      	beq.n	80018f4 <__aeabi_dadd+0x350>
 80018f2:	e0fa      	b.n	8001aea <__aeabi_dadd+0x546>
 80018f4:	2a00      	cmp	r2, #0
 80018f6:	d100      	bne.n	80018fa <__aeabi_dadd+0x356>
 80018f8:	e145      	b.n	8001b86 <__aeabi_dadd+0x5e2>
 80018fa:	003a      	movs	r2, r7
 80018fc:	430a      	orrs	r2, r1
 80018fe:	d000      	beq.n	8001902 <__aeabi_dadd+0x35e>
 8001900:	e146      	b.n	8001b90 <__aeabi_dadd+0x5ec>
 8001902:	0742      	lsls	r2, r0, #29
 8001904:	08db      	lsrs	r3, r3, #3
 8001906:	4313      	orrs	r3, r2
 8001908:	08c0      	lsrs	r0, r0, #3
 800190a:	e77b      	b.n	8001804 <__aeabi_dadd+0x260>
 800190c:	000007ff 	.word	0x000007ff
 8001910:	ff7fffff 	.word	0xff7fffff
 8001914:	000007fe 	.word	0x000007fe
 8001918:	4647      	mov	r7, r8
 800191a:	1a5c      	subs	r4, r3, r1
 800191c:	1bc2      	subs	r2, r0, r7
 800191e:	42a3      	cmp	r3, r4
 8001920:	41bf      	sbcs	r7, r7
 8001922:	427f      	negs	r7, r7
 8001924:	46b9      	mov	r9, r7
 8001926:	0017      	movs	r7, r2
 8001928:	464a      	mov	r2, r9
 800192a:	1abf      	subs	r7, r7, r2
 800192c:	023a      	lsls	r2, r7, #8
 800192e:	d500      	bpl.n	8001932 <__aeabi_dadd+0x38e>
 8001930:	e08d      	b.n	8001a4e <__aeabi_dadd+0x4aa>
 8001932:	0023      	movs	r3, r4
 8001934:	433b      	orrs	r3, r7
 8001936:	d000      	beq.n	800193a <__aeabi_dadd+0x396>
 8001938:	e68a      	b.n	8001650 <__aeabi_dadd+0xac>
 800193a:	2000      	movs	r0, #0
 800193c:	2500      	movs	r5, #0
 800193e:	e761      	b.n	8001804 <__aeabi_dadd+0x260>
 8001940:	4cb4      	ldr	r4, [pc, #720]	; (8001c14 <__aeabi_dadd+0x670>)
 8001942:	45a1      	cmp	r9, r4
 8001944:	d100      	bne.n	8001948 <__aeabi_dadd+0x3a4>
 8001946:	e0ad      	b.n	8001aa4 <__aeabi_dadd+0x500>
 8001948:	2480      	movs	r4, #128	; 0x80
 800194a:	0424      	lsls	r4, r4, #16
 800194c:	4320      	orrs	r0, r4
 800194e:	4664      	mov	r4, ip
 8001950:	2c38      	cmp	r4, #56	; 0x38
 8001952:	dc3d      	bgt.n	80019d0 <__aeabi_dadd+0x42c>
 8001954:	4662      	mov	r2, ip
 8001956:	2c1f      	cmp	r4, #31
 8001958:	dd00      	ble.n	800195c <__aeabi_dadd+0x3b8>
 800195a:	e0b7      	b.n	8001acc <__aeabi_dadd+0x528>
 800195c:	2520      	movs	r5, #32
 800195e:	001e      	movs	r6, r3
 8001960:	1b2d      	subs	r5, r5, r4
 8001962:	0004      	movs	r4, r0
 8001964:	40ab      	lsls	r3, r5
 8001966:	40ac      	lsls	r4, r5
 8001968:	40d6      	lsrs	r6, r2
 800196a:	40d0      	lsrs	r0, r2
 800196c:	4642      	mov	r2, r8
 800196e:	1e5d      	subs	r5, r3, #1
 8001970:	41ab      	sbcs	r3, r5
 8001972:	4334      	orrs	r4, r6
 8001974:	1a12      	subs	r2, r2, r0
 8001976:	4690      	mov	r8, r2
 8001978:	4323      	orrs	r3, r4
 800197a:	e02c      	b.n	80019d6 <__aeabi_dadd+0x432>
 800197c:	0742      	lsls	r2, r0, #29
 800197e:	08db      	lsrs	r3, r3, #3
 8001980:	4313      	orrs	r3, r2
 8001982:	08c0      	lsrs	r0, r0, #3
 8001984:	e73b      	b.n	80017fe <__aeabi_dadd+0x25a>
 8001986:	185c      	adds	r4, r3, r1
 8001988:	429c      	cmp	r4, r3
 800198a:	419b      	sbcs	r3, r3
 800198c:	4440      	add	r0, r8
 800198e:	425b      	negs	r3, r3
 8001990:	18c7      	adds	r7, r0, r3
 8001992:	2601      	movs	r6, #1
 8001994:	023b      	lsls	r3, r7, #8
 8001996:	d400      	bmi.n	800199a <__aeabi_dadd+0x3f6>
 8001998:	e729      	b.n	80017ee <__aeabi_dadd+0x24a>
 800199a:	2602      	movs	r6, #2
 800199c:	4a9e      	ldr	r2, [pc, #632]	; (8001c18 <__aeabi_dadd+0x674>)
 800199e:	0863      	lsrs	r3, r4, #1
 80019a0:	4017      	ands	r7, r2
 80019a2:	2201      	movs	r2, #1
 80019a4:	4014      	ands	r4, r2
 80019a6:	431c      	orrs	r4, r3
 80019a8:	07fb      	lsls	r3, r7, #31
 80019aa:	431c      	orrs	r4, r3
 80019ac:	087f      	lsrs	r7, r7, #1
 80019ae:	e673      	b.n	8001698 <__aeabi_dadd+0xf4>
 80019b0:	4644      	mov	r4, r8
 80019b2:	3a20      	subs	r2, #32
 80019b4:	40d4      	lsrs	r4, r2
 80019b6:	4662      	mov	r2, ip
 80019b8:	2a20      	cmp	r2, #32
 80019ba:	d005      	beq.n	80019c8 <__aeabi_dadd+0x424>
 80019bc:	4667      	mov	r7, ip
 80019be:	2240      	movs	r2, #64	; 0x40
 80019c0:	1bd2      	subs	r2, r2, r7
 80019c2:	4647      	mov	r7, r8
 80019c4:	4097      	lsls	r7, r2
 80019c6:	4339      	orrs	r1, r7
 80019c8:	1e4a      	subs	r2, r1, #1
 80019ca:	4191      	sbcs	r1, r2
 80019cc:	4321      	orrs	r1, r4
 80019ce:	e635      	b.n	800163c <__aeabi_dadd+0x98>
 80019d0:	4303      	orrs	r3, r0
 80019d2:	1e58      	subs	r0, r3, #1
 80019d4:	4183      	sbcs	r3, r0
 80019d6:	1acc      	subs	r4, r1, r3
 80019d8:	42a1      	cmp	r1, r4
 80019da:	41bf      	sbcs	r7, r7
 80019dc:	4643      	mov	r3, r8
 80019de:	427f      	negs	r7, r7
 80019e0:	4655      	mov	r5, sl
 80019e2:	464e      	mov	r6, r9
 80019e4:	1bdf      	subs	r7, r3, r7
 80019e6:	e62e      	b.n	8001646 <__aeabi_dadd+0xa2>
 80019e8:	0002      	movs	r2, r0
 80019ea:	431a      	orrs	r2, r3
 80019ec:	d100      	bne.n	80019f0 <__aeabi_dadd+0x44c>
 80019ee:	e0bd      	b.n	8001b6c <__aeabi_dadd+0x5c8>
 80019f0:	4662      	mov	r2, ip
 80019f2:	4664      	mov	r4, ip
 80019f4:	3a01      	subs	r2, #1
 80019f6:	2c01      	cmp	r4, #1
 80019f8:	d100      	bne.n	80019fc <__aeabi_dadd+0x458>
 80019fa:	e0e5      	b.n	8001bc8 <__aeabi_dadd+0x624>
 80019fc:	4c85      	ldr	r4, [pc, #532]	; (8001c14 <__aeabi_dadd+0x670>)
 80019fe:	45a4      	cmp	ip, r4
 8001a00:	d058      	beq.n	8001ab4 <__aeabi_dadd+0x510>
 8001a02:	4694      	mov	ip, r2
 8001a04:	e749      	b.n	800189a <__aeabi_dadd+0x2f6>
 8001a06:	4664      	mov	r4, ip
 8001a08:	2220      	movs	r2, #32
 8001a0a:	1b12      	subs	r2, r2, r4
 8001a0c:	4644      	mov	r4, r8
 8001a0e:	4094      	lsls	r4, r2
 8001a10:	000f      	movs	r7, r1
 8001a12:	46a1      	mov	r9, r4
 8001a14:	4664      	mov	r4, ip
 8001a16:	4091      	lsls	r1, r2
 8001a18:	40e7      	lsrs	r7, r4
 8001a1a:	464c      	mov	r4, r9
 8001a1c:	1e4a      	subs	r2, r1, #1
 8001a1e:	4191      	sbcs	r1, r2
 8001a20:	433c      	orrs	r4, r7
 8001a22:	4642      	mov	r2, r8
 8001a24:	430c      	orrs	r4, r1
 8001a26:	4661      	mov	r1, ip
 8001a28:	40ca      	lsrs	r2, r1
 8001a2a:	1880      	adds	r0, r0, r2
 8001a2c:	e6f4      	b.n	8001818 <__aeabi_dadd+0x274>
 8001a2e:	4c79      	ldr	r4, [pc, #484]	; (8001c14 <__aeabi_dadd+0x670>)
 8001a30:	42a2      	cmp	r2, r4
 8001a32:	d100      	bne.n	8001a36 <__aeabi_dadd+0x492>
 8001a34:	e6fd      	b.n	8001832 <__aeabi_dadd+0x28e>
 8001a36:	1859      	adds	r1, r3, r1
 8001a38:	4299      	cmp	r1, r3
 8001a3a:	419b      	sbcs	r3, r3
 8001a3c:	4440      	add	r0, r8
 8001a3e:	425f      	negs	r7, r3
 8001a40:	19c7      	adds	r7, r0, r7
 8001a42:	07fc      	lsls	r4, r7, #31
 8001a44:	0849      	lsrs	r1, r1, #1
 8001a46:	0016      	movs	r6, r2
 8001a48:	430c      	orrs	r4, r1
 8001a4a:	087f      	lsrs	r7, r7, #1
 8001a4c:	e6cf      	b.n	80017ee <__aeabi_dadd+0x24a>
 8001a4e:	1acc      	subs	r4, r1, r3
 8001a50:	42a1      	cmp	r1, r4
 8001a52:	41bf      	sbcs	r7, r7
 8001a54:	4643      	mov	r3, r8
 8001a56:	427f      	negs	r7, r7
 8001a58:	1a18      	subs	r0, r3, r0
 8001a5a:	4655      	mov	r5, sl
 8001a5c:	1bc7      	subs	r7, r0, r7
 8001a5e:	e5f7      	b.n	8001650 <__aeabi_dadd+0xac>
 8001a60:	08c9      	lsrs	r1, r1, #3
 8001a62:	077b      	lsls	r3, r7, #29
 8001a64:	4655      	mov	r5, sl
 8001a66:	430b      	orrs	r3, r1
 8001a68:	08f8      	lsrs	r0, r7, #3
 8001a6a:	e6c8      	b.n	80017fe <__aeabi_dadd+0x25a>
 8001a6c:	2c00      	cmp	r4, #0
 8001a6e:	d000      	beq.n	8001a72 <__aeabi_dadd+0x4ce>
 8001a70:	e081      	b.n	8001b76 <__aeabi_dadd+0x5d2>
 8001a72:	4643      	mov	r3, r8
 8001a74:	430b      	orrs	r3, r1
 8001a76:	d115      	bne.n	8001aa4 <__aeabi_dadd+0x500>
 8001a78:	2080      	movs	r0, #128	; 0x80
 8001a7a:	2500      	movs	r5, #0
 8001a7c:	0300      	lsls	r0, r0, #12
 8001a7e:	e6e3      	b.n	8001848 <__aeabi_dadd+0x2a4>
 8001a80:	1a5c      	subs	r4, r3, r1
 8001a82:	42a3      	cmp	r3, r4
 8001a84:	419b      	sbcs	r3, r3
 8001a86:	1bc7      	subs	r7, r0, r7
 8001a88:	425b      	negs	r3, r3
 8001a8a:	2601      	movs	r6, #1
 8001a8c:	1aff      	subs	r7, r7, r3
 8001a8e:	e5da      	b.n	8001646 <__aeabi_dadd+0xa2>
 8001a90:	0742      	lsls	r2, r0, #29
 8001a92:	08db      	lsrs	r3, r3, #3
 8001a94:	4313      	orrs	r3, r2
 8001a96:	08c0      	lsrs	r0, r0, #3
 8001a98:	e6d2      	b.n	8001840 <__aeabi_dadd+0x29c>
 8001a9a:	0742      	lsls	r2, r0, #29
 8001a9c:	08db      	lsrs	r3, r3, #3
 8001a9e:	4313      	orrs	r3, r2
 8001aa0:	08c0      	lsrs	r0, r0, #3
 8001aa2:	e6ac      	b.n	80017fe <__aeabi_dadd+0x25a>
 8001aa4:	4643      	mov	r3, r8
 8001aa6:	4642      	mov	r2, r8
 8001aa8:	08c9      	lsrs	r1, r1, #3
 8001aaa:	075b      	lsls	r3, r3, #29
 8001aac:	4655      	mov	r5, sl
 8001aae:	430b      	orrs	r3, r1
 8001ab0:	08d0      	lsrs	r0, r2, #3
 8001ab2:	e6c5      	b.n	8001840 <__aeabi_dadd+0x29c>
 8001ab4:	4643      	mov	r3, r8
 8001ab6:	4642      	mov	r2, r8
 8001ab8:	075b      	lsls	r3, r3, #29
 8001aba:	08c9      	lsrs	r1, r1, #3
 8001abc:	430b      	orrs	r3, r1
 8001abe:	08d0      	lsrs	r0, r2, #3
 8001ac0:	e6be      	b.n	8001840 <__aeabi_dadd+0x29c>
 8001ac2:	4303      	orrs	r3, r0
 8001ac4:	001c      	movs	r4, r3
 8001ac6:	1e63      	subs	r3, r4, #1
 8001ac8:	419c      	sbcs	r4, r3
 8001aca:	e6fc      	b.n	80018c6 <__aeabi_dadd+0x322>
 8001acc:	0002      	movs	r2, r0
 8001ace:	3c20      	subs	r4, #32
 8001ad0:	40e2      	lsrs	r2, r4
 8001ad2:	0014      	movs	r4, r2
 8001ad4:	4662      	mov	r2, ip
 8001ad6:	2a20      	cmp	r2, #32
 8001ad8:	d003      	beq.n	8001ae2 <__aeabi_dadd+0x53e>
 8001ada:	2540      	movs	r5, #64	; 0x40
 8001adc:	1aad      	subs	r5, r5, r2
 8001ade:	40a8      	lsls	r0, r5
 8001ae0:	4303      	orrs	r3, r0
 8001ae2:	1e58      	subs	r0, r3, #1
 8001ae4:	4183      	sbcs	r3, r0
 8001ae6:	4323      	orrs	r3, r4
 8001ae8:	e775      	b.n	80019d6 <__aeabi_dadd+0x432>
 8001aea:	2a00      	cmp	r2, #0
 8001aec:	d0e2      	beq.n	8001ab4 <__aeabi_dadd+0x510>
 8001aee:	003a      	movs	r2, r7
 8001af0:	430a      	orrs	r2, r1
 8001af2:	d0cd      	beq.n	8001a90 <__aeabi_dadd+0x4ec>
 8001af4:	0742      	lsls	r2, r0, #29
 8001af6:	08db      	lsrs	r3, r3, #3
 8001af8:	4313      	orrs	r3, r2
 8001afa:	2280      	movs	r2, #128	; 0x80
 8001afc:	08c0      	lsrs	r0, r0, #3
 8001afe:	0312      	lsls	r2, r2, #12
 8001b00:	4210      	tst	r0, r2
 8001b02:	d006      	beq.n	8001b12 <__aeabi_dadd+0x56e>
 8001b04:	08fc      	lsrs	r4, r7, #3
 8001b06:	4214      	tst	r4, r2
 8001b08:	d103      	bne.n	8001b12 <__aeabi_dadd+0x56e>
 8001b0a:	0020      	movs	r0, r4
 8001b0c:	08cb      	lsrs	r3, r1, #3
 8001b0e:	077a      	lsls	r2, r7, #29
 8001b10:	4313      	orrs	r3, r2
 8001b12:	0f5a      	lsrs	r2, r3, #29
 8001b14:	00db      	lsls	r3, r3, #3
 8001b16:	0752      	lsls	r2, r2, #29
 8001b18:	08db      	lsrs	r3, r3, #3
 8001b1a:	4313      	orrs	r3, r2
 8001b1c:	e690      	b.n	8001840 <__aeabi_dadd+0x29c>
 8001b1e:	4643      	mov	r3, r8
 8001b20:	430b      	orrs	r3, r1
 8001b22:	d100      	bne.n	8001b26 <__aeabi_dadd+0x582>
 8001b24:	e709      	b.n	800193a <__aeabi_dadd+0x396>
 8001b26:	4643      	mov	r3, r8
 8001b28:	4642      	mov	r2, r8
 8001b2a:	08c9      	lsrs	r1, r1, #3
 8001b2c:	075b      	lsls	r3, r3, #29
 8001b2e:	4655      	mov	r5, sl
 8001b30:	430b      	orrs	r3, r1
 8001b32:	08d0      	lsrs	r0, r2, #3
 8001b34:	e666      	b.n	8001804 <__aeabi_dadd+0x260>
 8001b36:	1acc      	subs	r4, r1, r3
 8001b38:	42a1      	cmp	r1, r4
 8001b3a:	4189      	sbcs	r1, r1
 8001b3c:	1a3f      	subs	r7, r7, r0
 8001b3e:	4249      	negs	r1, r1
 8001b40:	4655      	mov	r5, sl
 8001b42:	2601      	movs	r6, #1
 8001b44:	1a7f      	subs	r7, r7, r1
 8001b46:	e57e      	b.n	8001646 <__aeabi_dadd+0xa2>
 8001b48:	4642      	mov	r2, r8
 8001b4a:	1a5c      	subs	r4, r3, r1
 8001b4c:	1a87      	subs	r7, r0, r2
 8001b4e:	42a3      	cmp	r3, r4
 8001b50:	4192      	sbcs	r2, r2
 8001b52:	4252      	negs	r2, r2
 8001b54:	1abf      	subs	r7, r7, r2
 8001b56:	023a      	lsls	r2, r7, #8
 8001b58:	d53d      	bpl.n	8001bd6 <__aeabi_dadd+0x632>
 8001b5a:	1acc      	subs	r4, r1, r3
 8001b5c:	42a1      	cmp	r1, r4
 8001b5e:	4189      	sbcs	r1, r1
 8001b60:	4643      	mov	r3, r8
 8001b62:	4249      	negs	r1, r1
 8001b64:	1a1f      	subs	r7, r3, r0
 8001b66:	4655      	mov	r5, sl
 8001b68:	1a7f      	subs	r7, r7, r1
 8001b6a:	e595      	b.n	8001698 <__aeabi_dadd+0xf4>
 8001b6c:	077b      	lsls	r3, r7, #29
 8001b6e:	08c9      	lsrs	r1, r1, #3
 8001b70:	430b      	orrs	r3, r1
 8001b72:	08f8      	lsrs	r0, r7, #3
 8001b74:	e643      	b.n	80017fe <__aeabi_dadd+0x25a>
 8001b76:	4644      	mov	r4, r8
 8001b78:	08db      	lsrs	r3, r3, #3
 8001b7a:	430c      	orrs	r4, r1
 8001b7c:	d130      	bne.n	8001be0 <__aeabi_dadd+0x63c>
 8001b7e:	0742      	lsls	r2, r0, #29
 8001b80:	4313      	orrs	r3, r2
 8001b82:	08c0      	lsrs	r0, r0, #3
 8001b84:	e65c      	b.n	8001840 <__aeabi_dadd+0x29c>
 8001b86:	077b      	lsls	r3, r7, #29
 8001b88:	08c9      	lsrs	r1, r1, #3
 8001b8a:	430b      	orrs	r3, r1
 8001b8c:	08f8      	lsrs	r0, r7, #3
 8001b8e:	e639      	b.n	8001804 <__aeabi_dadd+0x260>
 8001b90:	185c      	adds	r4, r3, r1
 8001b92:	429c      	cmp	r4, r3
 8001b94:	419b      	sbcs	r3, r3
 8001b96:	4440      	add	r0, r8
 8001b98:	425b      	negs	r3, r3
 8001b9a:	18c7      	adds	r7, r0, r3
 8001b9c:	023b      	lsls	r3, r7, #8
 8001b9e:	d400      	bmi.n	8001ba2 <__aeabi_dadd+0x5fe>
 8001ba0:	e625      	b.n	80017ee <__aeabi_dadd+0x24a>
 8001ba2:	4b1d      	ldr	r3, [pc, #116]	; (8001c18 <__aeabi_dadd+0x674>)
 8001ba4:	2601      	movs	r6, #1
 8001ba6:	401f      	ands	r7, r3
 8001ba8:	e621      	b.n	80017ee <__aeabi_dadd+0x24a>
 8001baa:	0004      	movs	r4, r0
 8001bac:	3a20      	subs	r2, #32
 8001bae:	40d4      	lsrs	r4, r2
 8001bb0:	4662      	mov	r2, ip
 8001bb2:	2a20      	cmp	r2, #32
 8001bb4:	d004      	beq.n	8001bc0 <__aeabi_dadd+0x61c>
 8001bb6:	2240      	movs	r2, #64	; 0x40
 8001bb8:	4666      	mov	r6, ip
 8001bba:	1b92      	subs	r2, r2, r6
 8001bbc:	4090      	lsls	r0, r2
 8001bbe:	4303      	orrs	r3, r0
 8001bc0:	1e5a      	subs	r2, r3, #1
 8001bc2:	4193      	sbcs	r3, r2
 8001bc4:	431c      	orrs	r4, r3
 8001bc6:	e67e      	b.n	80018c6 <__aeabi_dadd+0x322>
 8001bc8:	185c      	adds	r4, r3, r1
 8001bca:	428c      	cmp	r4, r1
 8001bcc:	4189      	sbcs	r1, r1
 8001bce:	4440      	add	r0, r8
 8001bd0:	4249      	negs	r1, r1
 8001bd2:	1847      	adds	r7, r0, r1
 8001bd4:	e6dd      	b.n	8001992 <__aeabi_dadd+0x3ee>
 8001bd6:	0023      	movs	r3, r4
 8001bd8:	433b      	orrs	r3, r7
 8001bda:	d100      	bne.n	8001bde <__aeabi_dadd+0x63a>
 8001bdc:	e6ad      	b.n	800193a <__aeabi_dadd+0x396>
 8001bde:	e606      	b.n	80017ee <__aeabi_dadd+0x24a>
 8001be0:	0744      	lsls	r4, r0, #29
 8001be2:	4323      	orrs	r3, r4
 8001be4:	2480      	movs	r4, #128	; 0x80
 8001be6:	08c0      	lsrs	r0, r0, #3
 8001be8:	0324      	lsls	r4, r4, #12
 8001bea:	4220      	tst	r0, r4
 8001bec:	d008      	beq.n	8001c00 <__aeabi_dadd+0x65c>
 8001bee:	4642      	mov	r2, r8
 8001bf0:	08d6      	lsrs	r6, r2, #3
 8001bf2:	4226      	tst	r6, r4
 8001bf4:	d104      	bne.n	8001c00 <__aeabi_dadd+0x65c>
 8001bf6:	4655      	mov	r5, sl
 8001bf8:	0030      	movs	r0, r6
 8001bfa:	08cb      	lsrs	r3, r1, #3
 8001bfc:	0751      	lsls	r1, r2, #29
 8001bfe:	430b      	orrs	r3, r1
 8001c00:	0f5a      	lsrs	r2, r3, #29
 8001c02:	00db      	lsls	r3, r3, #3
 8001c04:	08db      	lsrs	r3, r3, #3
 8001c06:	0752      	lsls	r2, r2, #29
 8001c08:	4313      	orrs	r3, r2
 8001c0a:	e619      	b.n	8001840 <__aeabi_dadd+0x29c>
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	4a01      	ldr	r2, [pc, #4]	; (8001c14 <__aeabi_dadd+0x670>)
 8001c10:	001f      	movs	r7, r3
 8001c12:	e55e      	b.n	80016d2 <__aeabi_dadd+0x12e>
 8001c14:	000007ff 	.word	0x000007ff
 8001c18:	ff7fffff 	.word	0xff7fffff

08001c1c <__aeabi_ddiv>:
 8001c1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c1e:	4657      	mov	r7, sl
 8001c20:	464e      	mov	r6, r9
 8001c22:	4645      	mov	r5, r8
 8001c24:	46de      	mov	lr, fp
 8001c26:	b5e0      	push	{r5, r6, r7, lr}
 8001c28:	4681      	mov	r9, r0
 8001c2a:	0005      	movs	r5, r0
 8001c2c:	030c      	lsls	r4, r1, #12
 8001c2e:	0048      	lsls	r0, r1, #1
 8001c30:	4692      	mov	sl, r2
 8001c32:	001f      	movs	r7, r3
 8001c34:	b085      	sub	sp, #20
 8001c36:	0b24      	lsrs	r4, r4, #12
 8001c38:	0d40      	lsrs	r0, r0, #21
 8001c3a:	0fce      	lsrs	r6, r1, #31
 8001c3c:	2800      	cmp	r0, #0
 8001c3e:	d100      	bne.n	8001c42 <__aeabi_ddiv+0x26>
 8001c40:	e156      	b.n	8001ef0 <__aeabi_ddiv+0x2d4>
 8001c42:	4bd4      	ldr	r3, [pc, #848]	; (8001f94 <__aeabi_ddiv+0x378>)
 8001c44:	4298      	cmp	r0, r3
 8001c46:	d100      	bne.n	8001c4a <__aeabi_ddiv+0x2e>
 8001c48:	e172      	b.n	8001f30 <__aeabi_ddiv+0x314>
 8001c4a:	0f6b      	lsrs	r3, r5, #29
 8001c4c:	00e4      	lsls	r4, r4, #3
 8001c4e:	431c      	orrs	r4, r3
 8001c50:	2380      	movs	r3, #128	; 0x80
 8001c52:	041b      	lsls	r3, r3, #16
 8001c54:	4323      	orrs	r3, r4
 8001c56:	4698      	mov	r8, r3
 8001c58:	4bcf      	ldr	r3, [pc, #828]	; (8001f98 <__aeabi_ddiv+0x37c>)
 8001c5a:	00ed      	lsls	r5, r5, #3
 8001c5c:	469b      	mov	fp, r3
 8001c5e:	2300      	movs	r3, #0
 8001c60:	4699      	mov	r9, r3
 8001c62:	4483      	add	fp, r0
 8001c64:	9300      	str	r3, [sp, #0]
 8001c66:	033c      	lsls	r4, r7, #12
 8001c68:	007b      	lsls	r3, r7, #1
 8001c6a:	4650      	mov	r0, sl
 8001c6c:	0b24      	lsrs	r4, r4, #12
 8001c6e:	0d5b      	lsrs	r3, r3, #21
 8001c70:	0fff      	lsrs	r7, r7, #31
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d100      	bne.n	8001c78 <__aeabi_ddiv+0x5c>
 8001c76:	e11f      	b.n	8001eb8 <__aeabi_ddiv+0x29c>
 8001c78:	4ac6      	ldr	r2, [pc, #792]	; (8001f94 <__aeabi_ddiv+0x378>)
 8001c7a:	4293      	cmp	r3, r2
 8001c7c:	d100      	bne.n	8001c80 <__aeabi_ddiv+0x64>
 8001c7e:	e162      	b.n	8001f46 <__aeabi_ddiv+0x32a>
 8001c80:	49c5      	ldr	r1, [pc, #788]	; (8001f98 <__aeabi_ddiv+0x37c>)
 8001c82:	0f42      	lsrs	r2, r0, #29
 8001c84:	468c      	mov	ip, r1
 8001c86:	00e4      	lsls	r4, r4, #3
 8001c88:	4659      	mov	r1, fp
 8001c8a:	4314      	orrs	r4, r2
 8001c8c:	2280      	movs	r2, #128	; 0x80
 8001c8e:	4463      	add	r3, ip
 8001c90:	0412      	lsls	r2, r2, #16
 8001c92:	1acb      	subs	r3, r1, r3
 8001c94:	4314      	orrs	r4, r2
 8001c96:	469b      	mov	fp, r3
 8001c98:	00c2      	lsls	r2, r0, #3
 8001c9a:	2000      	movs	r0, #0
 8001c9c:	0033      	movs	r3, r6
 8001c9e:	407b      	eors	r3, r7
 8001ca0:	469a      	mov	sl, r3
 8001ca2:	464b      	mov	r3, r9
 8001ca4:	2b0f      	cmp	r3, #15
 8001ca6:	d827      	bhi.n	8001cf8 <__aeabi_ddiv+0xdc>
 8001ca8:	49bc      	ldr	r1, [pc, #752]	; (8001f9c <__aeabi_ddiv+0x380>)
 8001caa:	009b      	lsls	r3, r3, #2
 8001cac:	58cb      	ldr	r3, [r1, r3]
 8001cae:	469f      	mov	pc, r3
 8001cb0:	46b2      	mov	sl, r6
 8001cb2:	9b00      	ldr	r3, [sp, #0]
 8001cb4:	2b02      	cmp	r3, #2
 8001cb6:	d016      	beq.n	8001ce6 <__aeabi_ddiv+0xca>
 8001cb8:	2b03      	cmp	r3, #3
 8001cba:	d100      	bne.n	8001cbe <__aeabi_ddiv+0xa2>
 8001cbc:	e28e      	b.n	80021dc <__aeabi_ddiv+0x5c0>
 8001cbe:	2b01      	cmp	r3, #1
 8001cc0:	d000      	beq.n	8001cc4 <__aeabi_ddiv+0xa8>
 8001cc2:	e0d9      	b.n	8001e78 <__aeabi_ddiv+0x25c>
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	2400      	movs	r4, #0
 8001cc8:	2500      	movs	r5, #0
 8001cca:	4652      	mov	r2, sl
 8001ccc:	051b      	lsls	r3, r3, #20
 8001cce:	4323      	orrs	r3, r4
 8001cd0:	07d2      	lsls	r2, r2, #31
 8001cd2:	4313      	orrs	r3, r2
 8001cd4:	0028      	movs	r0, r5
 8001cd6:	0019      	movs	r1, r3
 8001cd8:	b005      	add	sp, #20
 8001cda:	bcf0      	pop	{r4, r5, r6, r7}
 8001cdc:	46bb      	mov	fp, r7
 8001cde:	46b2      	mov	sl, r6
 8001ce0:	46a9      	mov	r9, r5
 8001ce2:	46a0      	mov	r8, r4
 8001ce4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001ce6:	2400      	movs	r4, #0
 8001ce8:	2500      	movs	r5, #0
 8001cea:	4baa      	ldr	r3, [pc, #680]	; (8001f94 <__aeabi_ddiv+0x378>)
 8001cec:	e7ed      	b.n	8001cca <__aeabi_ddiv+0xae>
 8001cee:	46ba      	mov	sl, r7
 8001cf0:	46a0      	mov	r8, r4
 8001cf2:	0015      	movs	r5, r2
 8001cf4:	9000      	str	r0, [sp, #0]
 8001cf6:	e7dc      	b.n	8001cb2 <__aeabi_ddiv+0x96>
 8001cf8:	4544      	cmp	r4, r8
 8001cfa:	d200      	bcs.n	8001cfe <__aeabi_ddiv+0xe2>
 8001cfc:	e1c7      	b.n	800208e <__aeabi_ddiv+0x472>
 8001cfe:	d100      	bne.n	8001d02 <__aeabi_ddiv+0xe6>
 8001d00:	e1c2      	b.n	8002088 <__aeabi_ddiv+0x46c>
 8001d02:	2301      	movs	r3, #1
 8001d04:	425b      	negs	r3, r3
 8001d06:	469c      	mov	ip, r3
 8001d08:	002e      	movs	r6, r5
 8001d0a:	4640      	mov	r0, r8
 8001d0c:	2500      	movs	r5, #0
 8001d0e:	44e3      	add	fp, ip
 8001d10:	0223      	lsls	r3, r4, #8
 8001d12:	0e14      	lsrs	r4, r2, #24
 8001d14:	431c      	orrs	r4, r3
 8001d16:	0c1b      	lsrs	r3, r3, #16
 8001d18:	4699      	mov	r9, r3
 8001d1a:	0423      	lsls	r3, r4, #16
 8001d1c:	0c1f      	lsrs	r7, r3, #16
 8001d1e:	0212      	lsls	r2, r2, #8
 8001d20:	4649      	mov	r1, r9
 8001d22:	9200      	str	r2, [sp, #0]
 8001d24:	9701      	str	r7, [sp, #4]
 8001d26:	f7fe fa8f 	bl	8000248 <__aeabi_uidivmod>
 8001d2a:	0002      	movs	r2, r0
 8001d2c:	437a      	muls	r2, r7
 8001d2e:	040b      	lsls	r3, r1, #16
 8001d30:	0c31      	lsrs	r1, r6, #16
 8001d32:	4680      	mov	r8, r0
 8001d34:	4319      	orrs	r1, r3
 8001d36:	428a      	cmp	r2, r1
 8001d38:	d907      	bls.n	8001d4a <__aeabi_ddiv+0x12e>
 8001d3a:	2301      	movs	r3, #1
 8001d3c:	425b      	negs	r3, r3
 8001d3e:	469c      	mov	ip, r3
 8001d40:	1909      	adds	r1, r1, r4
 8001d42:	44e0      	add	r8, ip
 8001d44:	428c      	cmp	r4, r1
 8001d46:	d800      	bhi.n	8001d4a <__aeabi_ddiv+0x12e>
 8001d48:	e207      	b.n	800215a <__aeabi_ddiv+0x53e>
 8001d4a:	1a88      	subs	r0, r1, r2
 8001d4c:	4649      	mov	r1, r9
 8001d4e:	f7fe fa7b 	bl	8000248 <__aeabi_uidivmod>
 8001d52:	0409      	lsls	r1, r1, #16
 8001d54:	468c      	mov	ip, r1
 8001d56:	0431      	lsls	r1, r6, #16
 8001d58:	4666      	mov	r6, ip
 8001d5a:	9a01      	ldr	r2, [sp, #4]
 8001d5c:	0c09      	lsrs	r1, r1, #16
 8001d5e:	4342      	muls	r2, r0
 8001d60:	0003      	movs	r3, r0
 8001d62:	4331      	orrs	r1, r6
 8001d64:	428a      	cmp	r2, r1
 8001d66:	d904      	bls.n	8001d72 <__aeabi_ddiv+0x156>
 8001d68:	1909      	adds	r1, r1, r4
 8001d6a:	3b01      	subs	r3, #1
 8001d6c:	428c      	cmp	r4, r1
 8001d6e:	d800      	bhi.n	8001d72 <__aeabi_ddiv+0x156>
 8001d70:	e1ed      	b.n	800214e <__aeabi_ddiv+0x532>
 8001d72:	1a88      	subs	r0, r1, r2
 8001d74:	4642      	mov	r2, r8
 8001d76:	0412      	lsls	r2, r2, #16
 8001d78:	431a      	orrs	r2, r3
 8001d7a:	4690      	mov	r8, r2
 8001d7c:	4641      	mov	r1, r8
 8001d7e:	9b00      	ldr	r3, [sp, #0]
 8001d80:	040e      	lsls	r6, r1, #16
 8001d82:	0c1b      	lsrs	r3, r3, #16
 8001d84:	001f      	movs	r7, r3
 8001d86:	9302      	str	r3, [sp, #8]
 8001d88:	9b00      	ldr	r3, [sp, #0]
 8001d8a:	0c36      	lsrs	r6, r6, #16
 8001d8c:	041b      	lsls	r3, r3, #16
 8001d8e:	0c19      	lsrs	r1, r3, #16
 8001d90:	000b      	movs	r3, r1
 8001d92:	4373      	muls	r3, r6
 8001d94:	0c12      	lsrs	r2, r2, #16
 8001d96:	437e      	muls	r6, r7
 8001d98:	9103      	str	r1, [sp, #12]
 8001d9a:	4351      	muls	r1, r2
 8001d9c:	437a      	muls	r2, r7
 8001d9e:	0c1f      	lsrs	r7, r3, #16
 8001da0:	46bc      	mov	ip, r7
 8001da2:	1876      	adds	r6, r6, r1
 8001da4:	4466      	add	r6, ip
 8001da6:	42b1      	cmp	r1, r6
 8001da8:	d903      	bls.n	8001db2 <__aeabi_ddiv+0x196>
 8001daa:	2180      	movs	r1, #128	; 0x80
 8001dac:	0249      	lsls	r1, r1, #9
 8001dae:	468c      	mov	ip, r1
 8001db0:	4462      	add	r2, ip
 8001db2:	0c31      	lsrs	r1, r6, #16
 8001db4:	188a      	adds	r2, r1, r2
 8001db6:	0431      	lsls	r1, r6, #16
 8001db8:	041e      	lsls	r6, r3, #16
 8001dba:	0c36      	lsrs	r6, r6, #16
 8001dbc:	198e      	adds	r6, r1, r6
 8001dbe:	4290      	cmp	r0, r2
 8001dc0:	d302      	bcc.n	8001dc8 <__aeabi_ddiv+0x1ac>
 8001dc2:	d112      	bne.n	8001dea <__aeabi_ddiv+0x1ce>
 8001dc4:	42b5      	cmp	r5, r6
 8001dc6:	d210      	bcs.n	8001dea <__aeabi_ddiv+0x1ce>
 8001dc8:	4643      	mov	r3, r8
 8001dca:	1e59      	subs	r1, r3, #1
 8001dcc:	9b00      	ldr	r3, [sp, #0]
 8001dce:	469c      	mov	ip, r3
 8001dd0:	4465      	add	r5, ip
 8001dd2:	001f      	movs	r7, r3
 8001dd4:	429d      	cmp	r5, r3
 8001dd6:	419b      	sbcs	r3, r3
 8001dd8:	425b      	negs	r3, r3
 8001dda:	191b      	adds	r3, r3, r4
 8001ddc:	18c0      	adds	r0, r0, r3
 8001dde:	4284      	cmp	r4, r0
 8001de0:	d200      	bcs.n	8001de4 <__aeabi_ddiv+0x1c8>
 8001de2:	e1a0      	b.n	8002126 <__aeabi_ddiv+0x50a>
 8001de4:	d100      	bne.n	8001de8 <__aeabi_ddiv+0x1cc>
 8001de6:	e19b      	b.n	8002120 <__aeabi_ddiv+0x504>
 8001de8:	4688      	mov	r8, r1
 8001dea:	1bae      	subs	r6, r5, r6
 8001dec:	42b5      	cmp	r5, r6
 8001dee:	41ad      	sbcs	r5, r5
 8001df0:	1a80      	subs	r0, r0, r2
 8001df2:	426d      	negs	r5, r5
 8001df4:	1b40      	subs	r0, r0, r5
 8001df6:	4284      	cmp	r4, r0
 8001df8:	d100      	bne.n	8001dfc <__aeabi_ddiv+0x1e0>
 8001dfa:	e1d5      	b.n	80021a8 <__aeabi_ddiv+0x58c>
 8001dfc:	4649      	mov	r1, r9
 8001dfe:	f7fe fa23 	bl	8000248 <__aeabi_uidivmod>
 8001e02:	9a01      	ldr	r2, [sp, #4]
 8001e04:	040b      	lsls	r3, r1, #16
 8001e06:	4342      	muls	r2, r0
 8001e08:	0c31      	lsrs	r1, r6, #16
 8001e0a:	0005      	movs	r5, r0
 8001e0c:	4319      	orrs	r1, r3
 8001e0e:	428a      	cmp	r2, r1
 8001e10:	d900      	bls.n	8001e14 <__aeabi_ddiv+0x1f8>
 8001e12:	e16c      	b.n	80020ee <__aeabi_ddiv+0x4d2>
 8001e14:	1a88      	subs	r0, r1, r2
 8001e16:	4649      	mov	r1, r9
 8001e18:	f7fe fa16 	bl	8000248 <__aeabi_uidivmod>
 8001e1c:	9a01      	ldr	r2, [sp, #4]
 8001e1e:	0436      	lsls	r6, r6, #16
 8001e20:	4342      	muls	r2, r0
 8001e22:	0409      	lsls	r1, r1, #16
 8001e24:	0c36      	lsrs	r6, r6, #16
 8001e26:	0003      	movs	r3, r0
 8001e28:	430e      	orrs	r6, r1
 8001e2a:	42b2      	cmp	r2, r6
 8001e2c:	d900      	bls.n	8001e30 <__aeabi_ddiv+0x214>
 8001e2e:	e153      	b.n	80020d8 <__aeabi_ddiv+0x4bc>
 8001e30:	9803      	ldr	r0, [sp, #12]
 8001e32:	1ab6      	subs	r6, r6, r2
 8001e34:	0002      	movs	r2, r0
 8001e36:	042d      	lsls	r5, r5, #16
 8001e38:	431d      	orrs	r5, r3
 8001e3a:	9f02      	ldr	r7, [sp, #8]
 8001e3c:	042b      	lsls	r3, r5, #16
 8001e3e:	0c1b      	lsrs	r3, r3, #16
 8001e40:	435a      	muls	r2, r3
 8001e42:	437b      	muls	r3, r7
 8001e44:	469c      	mov	ip, r3
 8001e46:	0c29      	lsrs	r1, r5, #16
 8001e48:	4348      	muls	r0, r1
 8001e4a:	0c13      	lsrs	r3, r2, #16
 8001e4c:	4484      	add	ip, r0
 8001e4e:	4463      	add	r3, ip
 8001e50:	4379      	muls	r1, r7
 8001e52:	4298      	cmp	r0, r3
 8001e54:	d903      	bls.n	8001e5e <__aeabi_ddiv+0x242>
 8001e56:	2080      	movs	r0, #128	; 0x80
 8001e58:	0240      	lsls	r0, r0, #9
 8001e5a:	4684      	mov	ip, r0
 8001e5c:	4461      	add	r1, ip
 8001e5e:	0c18      	lsrs	r0, r3, #16
 8001e60:	0412      	lsls	r2, r2, #16
 8001e62:	041b      	lsls	r3, r3, #16
 8001e64:	0c12      	lsrs	r2, r2, #16
 8001e66:	1841      	adds	r1, r0, r1
 8001e68:	189b      	adds	r3, r3, r2
 8001e6a:	428e      	cmp	r6, r1
 8001e6c:	d200      	bcs.n	8001e70 <__aeabi_ddiv+0x254>
 8001e6e:	e0ff      	b.n	8002070 <__aeabi_ddiv+0x454>
 8001e70:	d100      	bne.n	8001e74 <__aeabi_ddiv+0x258>
 8001e72:	e0fa      	b.n	800206a <__aeabi_ddiv+0x44e>
 8001e74:	2301      	movs	r3, #1
 8001e76:	431d      	orrs	r5, r3
 8001e78:	4a49      	ldr	r2, [pc, #292]	; (8001fa0 <__aeabi_ddiv+0x384>)
 8001e7a:	445a      	add	r2, fp
 8001e7c:	2a00      	cmp	r2, #0
 8001e7e:	dc00      	bgt.n	8001e82 <__aeabi_ddiv+0x266>
 8001e80:	e0aa      	b.n	8001fd8 <__aeabi_ddiv+0x3bc>
 8001e82:	076b      	lsls	r3, r5, #29
 8001e84:	d000      	beq.n	8001e88 <__aeabi_ddiv+0x26c>
 8001e86:	e13d      	b.n	8002104 <__aeabi_ddiv+0x4e8>
 8001e88:	08ed      	lsrs	r5, r5, #3
 8001e8a:	4643      	mov	r3, r8
 8001e8c:	01db      	lsls	r3, r3, #7
 8001e8e:	d506      	bpl.n	8001e9e <__aeabi_ddiv+0x282>
 8001e90:	4642      	mov	r2, r8
 8001e92:	4b44      	ldr	r3, [pc, #272]	; (8001fa4 <__aeabi_ddiv+0x388>)
 8001e94:	401a      	ands	r2, r3
 8001e96:	4690      	mov	r8, r2
 8001e98:	2280      	movs	r2, #128	; 0x80
 8001e9a:	00d2      	lsls	r2, r2, #3
 8001e9c:	445a      	add	r2, fp
 8001e9e:	4b42      	ldr	r3, [pc, #264]	; (8001fa8 <__aeabi_ddiv+0x38c>)
 8001ea0:	429a      	cmp	r2, r3
 8001ea2:	dd00      	ble.n	8001ea6 <__aeabi_ddiv+0x28a>
 8001ea4:	e71f      	b.n	8001ce6 <__aeabi_ddiv+0xca>
 8001ea6:	4643      	mov	r3, r8
 8001ea8:	075b      	lsls	r3, r3, #29
 8001eaa:	431d      	orrs	r5, r3
 8001eac:	4643      	mov	r3, r8
 8001eae:	0552      	lsls	r2, r2, #21
 8001eb0:	025c      	lsls	r4, r3, #9
 8001eb2:	0b24      	lsrs	r4, r4, #12
 8001eb4:	0d53      	lsrs	r3, r2, #21
 8001eb6:	e708      	b.n	8001cca <__aeabi_ddiv+0xae>
 8001eb8:	4652      	mov	r2, sl
 8001eba:	4322      	orrs	r2, r4
 8001ebc:	d100      	bne.n	8001ec0 <__aeabi_ddiv+0x2a4>
 8001ebe:	e07b      	b.n	8001fb8 <__aeabi_ddiv+0x39c>
 8001ec0:	2c00      	cmp	r4, #0
 8001ec2:	d100      	bne.n	8001ec6 <__aeabi_ddiv+0x2aa>
 8001ec4:	e0fa      	b.n	80020bc <__aeabi_ddiv+0x4a0>
 8001ec6:	0020      	movs	r0, r4
 8001ec8:	f001 fa22 	bl	8003310 <__clzsi2>
 8001ecc:	0002      	movs	r2, r0
 8001ece:	3a0b      	subs	r2, #11
 8001ed0:	231d      	movs	r3, #29
 8001ed2:	0001      	movs	r1, r0
 8001ed4:	1a9b      	subs	r3, r3, r2
 8001ed6:	4652      	mov	r2, sl
 8001ed8:	3908      	subs	r1, #8
 8001eda:	40da      	lsrs	r2, r3
 8001edc:	408c      	lsls	r4, r1
 8001ede:	4314      	orrs	r4, r2
 8001ee0:	4652      	mov	r2, sl
 8001ee2:	408a      	lsls	r2, r1
 8001ee4:	4b31      	ldr	r3, [pc, #196]	; (8001fac <__aeabi_ddiv+0x390>)
 8001ee6:	4458      	add	r0, fp
 8001ee8:	469b      	mov	fp, r3
 8001eea:	4483      	add	fp, r0
 8001eec:	2000      	movs	r0, #0
 8001eee:	e6d5      	b.n	8001c9c <__aeabi_ddiv+0x80>
 8001ef0:	464b      	mov	r3, r9
 8001ef2:	4323      	orrs	r3, r4
 8001ef4:	4698      	mov	r8, r3
 8001ef6:	d044      	beq.n	8001f82 <__aeabi_ddiv+0x366>
 8001ef8:	2c00      	cmp	r4, #0
 8001efa:	d100      	bne.n	8001efe <__aeabi_ddiv+0x2e2>
 8001efc:	e0ce      	b.n	800209c <__aeabi_ddiv+0x480>
 8001efe:	0020      	movs	r0, r4
 8001f00:	f001 fa06 	bl	8003310 <__clzsi2>
 8001f04:	0001      	movs	r1, r0
 8001f06:	0002      	movs	r2, r0
 8001f08:	390b      	subs	r1, #11
 8001f0a:	231d      	movs	r3, #29
 8001f0c:	1a5b      	subs	r3, r3, r1
 8001f0e:	4649      	mov	r1, r9
 8001f10:	0010      	movs	r0, r2
 8001f12:	40d9      	lsrs	r1, r3
 8001f14:	3808      	subs	r0, #8
 8001f16:	4084      	lsls	r4, r0
 8001f18:	000b      	movs	r3, r1
 8001f1a:	464d      	mov	r5, r9
 8001f1c:	4323      	orrs	r3, r4
 8001f1e:	4698      	mov	r8, r3
 8001f20:	4085      	lsls	r5, r0
 8001f22:	4823      	ldr	r0, [pc, #140]	; (8001fb0 <__aeabi_ddiv+0x394>)
 8001f24:	1a83      	subs	r3, r0, r2
 8001f26:	469b      	mov	fp, r3
 8001f28:	2300      	movs	r3, #0
 8001f2a:	4699      	mov	r9, r3
 8001f2c:	9300      	str	r3, [sp, #0]
 8001f2e:	e69a      	b.n	8001c66 <__aeabi_ddiv+0x4a>
 8001f30:	464b      	mov	r3, r9
 8001f32:	4323      	orrs	r3, r4
 8001f34:	4698      	mov	r8, r3
 8001f36:	d11d      	bne.n	8001f74 <__aeabi_ddiv+0x358>
 8001f38:	2308      	movs	r3, #8
 8001f3a:	4699      	mov	r9, r3
 8001f3c:	3b06      	subs	r3, #6
 8001f3e:	2500      	movs	r5, #0
 8001f40:	4683      	mov	fp, r0
 8001f42:	9300      	str	r3, [sp, #0]
 8001f44:	e68f      	b.n	8001c66 <__aeabi_ddiv+0x4a>
 8001f46:	4652      	mov	r2, sl
 8001f48:	4322      	orrs	r2, r4
 8001f4a:	d109      	bne.n	8001f60 <__aeabi_ddiv+0x344>
 8001f4c:	2302      	movs	r3, #2
 8001f4e:	4649      	mov	r1, r9
 8001f50:	4319      	orrs	r1, r3
 8001f52:	4b18      	ldr	r3, [pc, #96]	; (8001fb4 <__aeabi_ddiv+0x398>)
 8001f54:	4689      	mov	r9, r1
 8001f56:	469c      	mov	ip, r3
 8001f58:	2400      	movs	r4, #0
 8001f5a:	2002      	movs	r0, #2
 8001f5c:	44e3      	add	fp, ip
 8001f5e:	e69d      	b.n	8001c9c <__aeabi_ddiv+0x80>
 8001f60:	2303      	movs	r3, #3
 8001f62:	464a      	mov	r2, r9
 8001f64:	431a      	orrs	r2, r3
 8001f66:	4b13      	ldr	r3, [pc, #76]	; (8001fb4 <__aeabi_ddiv+0x398>)
 8001f68:	4691      	mov	r9, r2
 8001f6a:	469c      	mov	ip, r3
 8001f6c:	4652      	mov	r2, sl
 8001f6e:	2003      	movs	r0, #3
 8001f70:	44e3      	add	fp, ip
 8001f72:	e693      	b.n	8001c9c <__aeabi_ddiv+0x80>
 8001f74:	230c      	movs	r3, #12
 8001f76:	4699      	mov	r9, r3
 8001f78:	3b09      	subs	r3, #9
 8001f7a:	46a0      	mov	r8, r4
 8001f7c:	4683      	mov	fp, r0
 8001f7e:	9300      	str	r3, [sp, #0]
 8001f80:	e671      	b.n	8001c66 <__aeabi_ddiv+0x4a>
 8001f82:	2304      	movs	r3, #4
 8001f84:	4699      	mov	r9, r3
 8001f86:	2300      	movs	r3, #0
 8001f88:	469b      	mov	fp, r3
 8001f8a:	3301      	adds	r3, #1
 8001f8c:	2500      	movs	r5, #0
 8001f8e:	9300      	str	r3, [sp, #0]
 8001f90:	e669      	b.n	8001c66 <__aeabi_ddiv+0x4a>
 8001f92:	46c0      	nop			; (mov r8, r8)
 8001f94:	000007ff 	.word	0x000007ff
 8001f98:	fffffc01 	.word	0xfffffc01
 8001f9c:	0800d460 	.word	0x0800d460
 8001fa0:	000003ff 	.word	0x000003ff
 8001fa4:	feffffff 	.word	0xfeffffff
 8001fa8:	000007fe 	.word	0x000007fe
 8001fac:	000003f3 	.word	0x000003f3
 8001fb0:	fffffc0d 	.word	0xfffffc0d
 8001fb4:	fffff801 	.word	0xfffff801
 8001fb8:	4649      	mov	r1, r9
 8001fba:	2301      	movs	r3, #1
 8001fbc:	4319      	orrs	r1, r3
 8001fbe:	4689      	mov	r9, r1
 8001fc0:	2400      	movs	r4, #0
 8001fc2:	2001      	movs	r0, #1
 8001fc4:	e66a      	b.n	8001c9c <__aeabi_ddiv+0x80>
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	2480      	movs	r4, #128	; 0x80
 8001fca:	469a      	mov	sl, r3
 8001fcc:	2500      	movs	r5, #0
 8001fce:	4b8a      	ldr	r3, [pc, #552]	; (80021f8 <__aeabi_ddiv+0x5dc>)
 8001fd0:	0324      	lsls	r4, r4, #12
 8001fd2:	e67a      	b.n	8001cca <__aeabi_ddiv+0xae>
 8001fd4:	2501      	movs	r5, #1
 8001fd6:	426d      	negs	r5, r5
 8001fd8:	2301      	movs	r3, #1
 8001fda:	1a9b      	subs	r3, r3, r2
 8001fdc:	2b38      	cmp	r3, #56	; 0x38
 8001fde:	dd00      	ble.n	8001fe2 <__aeabi_ddiv+0x3c6>
 8001fe0:	e670      	b.n	8001cc4 <__aeabi_ddiv+0xa8>
 8001fe2:	2b1f      	cmp	r3, #31
 8001fe4:	dc00      	bgt.n	8001fe8 <__aeabi_ddiv+0x3cc>
 8001fe6:	e0bf      	b.n	8002168 <__aeabi_ddiv+0x54c>
 8001fe8:	211f      	movs	r1, #31
 8001fea:	4249      	negs	r1, r1
 8001fec:	1a8a      	subs	r2, r1, r2
 8001fee:	4641      	mov	r1, r8
 8001ff0:	40d1      	lsrs	r1, r2
 8001ff2:	000a      	movs	r2, r1
 8001ff4:	2b20      	cmp	r3, #32
 8001ff6:	d004      	beq.n	8002002 <__aeabi_ddiv+0x3e6>
 8001ff8:	4641      	mov	r1, r8
 8001ffa:	4b80      	ldr	r3, [pc, #512]	; (80021fc <__aeabi_ddiv+0x5e0>)
 8001ffc:	445b      	add	r3, fp
 8001ffe:	4099      	lsls	r1, r3
 8002000:	430d      	orrs	r5, r1
 8002002:	1e6b      	subs	r3, r5, #1
 8002004:	419d      	sbcs	r5, r3
 8002006:	2307      	movs	r3, #7
 8002008:	432a      	orrs	r2, r5
 800200a:	001d      	movs	r5, r3
 800200c:	2400      	movs	r4, #0
 800200e:	4015      	ands	r5, r2
 8002010:	4213      	tst	r3, r2
 8002012:	d100      	bne.n	8002016 <__aeabi_ddiv+0x3fa>
 8002014:	e0d4      	b.n	80021c0 <__aeabi_ddiv+0x5a4>
 8002016:	210f      	movs	r1, #15
 8002018:	2300      	movs	r3, #0
 800201a:	4011      	ands	r1, r2
 800201c:	2904      	cmp	r1, #4
 800201e:	d100      	bne.n	8002022 <__aeabi_ddiv+0x406>
 8002020:	e0cb      	b.n	80021ba <__aeabi_ddiv+0x59e>
 8002022:	1d11      	adds	r1, r2, #4
 8002024:	4291      	cmp	r1, r2
 8002026:	4192      	sbcs	r2, r2
 8002028:	4252      	negs	r2, r2
 800202a:	189b      	adds	r3, r3, r2
 800202c:	000a      	movs	r2, r1
 800202e:	0219      	lsls	r1, r3, #8
 8002030:	d400      	bmi.n	8002034 <__aeabi_ddiv+0x418>
 8002032:	e0c2      	b.n	80021ba <__aeabi_ddiv+0x59e>
 8002034:	2301      	movs	r3, #1
 8002036:	2400      	movs	r4, #0
 8002038:	2500      	movs	r5, #0
 800203a:	e646      	b.n	8001cca <__aeabi_ddiv+0xae>
 800203c:	2380      	movs	r3, #128	; 0x80
 800203e:	4641      	mov	r1, r8
 8002040:	031b      	lsls	r3, r3, #12
 8002042:	4219      	tst	r1, r3
 8002044:	d008      	beq.n	8002058 <__aeabi_ddiv+0x43c>
 8002046:	421c      	tst	r4, r3
 8002048:	d106      	bne.n	8002058 <__aeabi_ddiv+0x43c>
 800204a:	431c      	orrs	r4, r3
 800204c:	0324      	lsls	r4, r4, #12
 800204e:	46ba      	mov	sl, r7
 8002050:	0015      	movs	r5, r2
 8002052:	4b69      	ldr	r3, [pc, #420]	; (80021f8 <__aeabi_ddiv+0x5dc>)
 8002054:	0b24      	lsrs	r4, r4, #12
 8002056:	e638      	b.n	8001cca <__aeabi_ddiv+0xae>
 8002058:	2480      	movs	r4, #128	; 0x80
 800205a:	4643      	mov	r3, r8
 800205c:	0324      	lsls	r4, r4, #12
 800205e:	431c      	orrs	r4, r3
 8002060:	0324      	lsls	r4, r4, #12
 8002062:	46b2      	mov	sl, r6
 8002064:	4b64      	ldr	r3, [pc, #400]	; (80021f8 <__aeabi_ddiv+0x5dc>)
 8002066:	0b24      	lsrs	r4, r4, #12
 8002068:	e62f      	b.n	8001cca <__aeabi_ddiv+0xae>
 800206a:	2b00      	cmp	r3, #0
 800206c:	d100      	bne.n	8002070 <__aeabi_ddiv+0x454>
 800206e:	e703      	b.n	8001e78 <__aeabi_ddiv+0x25c>
 8002070:	19a6      	adds	r6, r4, r6
 8002072:	1e68      	subs	r0, r5, #1
 8002074:	42a6      	cmp	r6, r4
 8002076:	d200      	bcs.n	800207a <__aeabi_ddiv+0x45e>
 8002078:	e08d      	b.n	8002196 <__aeabi_ddiv+0x57a>
 800207a:	428e      	cmp	r6, r1
 800207c:	d200      	bcs.n	8002080 <__aeabi_ddiv+0x464>
 800207e:	e0a3      	b.n	80021c8 <__aeabi_ddiv+0x5ac>
 8002080:	d100      	bne.n	8002084 <__aeabi_ddiv+0x468>
 8002082:	e0b3      	b.n	80021ec <__aeabi_ddiv+0x5d0>
 8002084:	0005      	movs	r5, r0
 8002086:	e6f5      	b.n	8001e74 <__aeabi_ddiv+0x258>
 8002088:	42aa      	cmp	r2, r5
 800208a:	d900      	bls.n	800208e <__aeabi_ddiv+0x472>
 800208c:	e639      	b.n	8001d02 <__aeabi_ddiv+0xe6>
 800208e:	4643      	mov	r3, r8
 8002090:	07de      	lsls	r6, r3, #31
 8002092:	0858      	lsrs	r0, r3, #1
 8002094:	086b      	lsrs	r3, r5, #1
 8002096:	431e      	orrs	r6, r3
 8002098:	07ed      	lsls	r5, r5, #31
 800209a:	e639      	b.n	8001d10 <__aeabi_ddiv+0xf4>
 800209c:	4648      	mov	r0, r9
 800209e:	f001 f937 	bl	8003310 <__clzsi2>
 80020a2:	0001      	movs	r1, r0
 80020a4:	0002      	movs	r2, r0
 80020a6:	3115      	adds	r1, #21
 80020a8:	3220      	adds	r2, #32
 80020aa:	291c      	cmp	r1, #28
 80020ac:	dc00      	bgt.n	80020b0 <__aeabi_ddiv+0x494>
 80020ae:	e72c      	b.n	8001f0a <__aeabi_ddiv+0x2ee>
 80020b0:	464b      	mov	r3, r9
 80020b2:	3808      	subs	r0, #8
 80020b4:	4083      	lsls	r3, r0
 80020b6:	2500      	movs	r5, #0
 80020b8:	4698      	mov	r8, r3
 80020ba:	e732      	b.n	8001f22 <__aeabi_ddiv+0x306>
 80020bc:	f001 f928 	bl	8003310 <__clzsi2>
 80020c0:	0003      	movs	r3, r0
 80020c2:	001a      	movs	r2, r3
 80020c4:	3215      	adds	r2, #21
 80020c6:	3020      	adds	r0, #32
 80020c8:	2a1c      	cmp	r2, #28
 80020ca:	dc00      	bgt.n	80020ce <__aeabi_ddiv+0x4b2>
 80020cc:	e700      	b.n	8001ed0 <__aeabi_ddiv+0x2b4>
 80020ce:	4654      	mov	r4, sl
 80020d0:	3b08      	subs	r3, #8
 80020d2:	2200      	movs	r2, #0
 80020d4:	409c      	lsls	r4, r3
 80020d6:	e705      	b.n	8001ee4 <__aeabi_ddiv+0x2c8>
 80020d8:	1936      	adds	r6, r6, r4
 80020da:	3b01      	subs	r3, #1
 80020dc:	42b4      	cmp	r4, r6
 80020de:	d900      	bls.n	80020e2 <__aeabi_ddiv+0x4c6>
 80020e0:	e6a6      	b.n	8001e30 <__aeabi_ddiv+0x214>
 80020e2:	42b2      	cmp	r2, r6
 80020e4:	d800      	bhi.n	80020e8 <__aeabi_ddiv+0x4cc>
 80020e6:	e6a3      	b.n	8001e30 <__aeabi_ddiv+0x214>
 80020e8:	1e83      	subs	r3, r0, #2
 80020ea:	1936      	adds	r6, r6, r4
 80020ec:	e6a0      	b.n	8001e30 <__aeabi_ddiv+0x214>
 80020ee:	1909      	adds	r1, r1, r4
 80020f0:	3d01      	subs	r5, #1
 80020f2:	428c      	cmp	r4, r1
 80020f4:	d900      	bls.n	80020f8 <__aeabi_ddiv+0x4dc>
 80020f6:	e68d      	b.n	8001e14 <__aeabi_ddiv+0x1f8>
 80020f8:	428a      	cmp	r2, r1
 80020fa:	d800      	bhi.n	80020fe <__aeabi_ddiv+0x4e2>
 80020fc:	e68a      	b.n	8001e14 <__aeabi_ddiv+0x1f8>
 80020fe:	1e85      	subs	r5, r0, #2
 8002100:	1909      	adds	r1, r1, r4
 8002102:	e687      	b.n	8001e14 <__aeabi_ddiv+0x1f8>
 8002104:	230f      	movs	r3, #15
 8002106:	402b      	ands	r3, r5
 8002108:	2b04      	cmp	r3, #4
 800210a:	d100      	bne.n	800210e <__aeabi_ddiv+0x4f2>
 800210c:	e6bc      	b.n	8001e88 <__aeabi_ddiv+0x26c>
 800210e:	2305      	movs	r3, #5
 8002110:	425b      	negs	r3, r3
 8002112:	42ab      	cmp	r3, r5
 8002114:	419b      	sbcs	r3, r3
 8002116:	3504      	adds	r5, #4
 8002118:	425b      	negs	r3, r3
 800211a:	08ed      	lsrs	r5, r5, #3
 800211c:	4498      	add	r8, r3
 800211e:	e6b4      	b.n	8001e8a <__aeabi_ddiv+0x26e>
 8002120:	42af      	cmp	r7, r5
 8002122:	d900      	bls.n	8002126 <__aeabi_ddiv+0x50a>
 8002124:	e660      	b.n	8001de8 <__aeabi_ddiv+0x1cc>
 8002126:	4282      	cmp	r2, r0
 8002128:	d804      	bhi.n	8002134 <__aeabi_ddiv+0x518>
 800212a:	d000      	beq.n	800212e <__aeabi_ddiv+0x512>
 800212c:	e65c      	b.n	8001de8 <__aeabi_ddiv+0x1cc>
 800212e:	42ae      	cmp	r6, r5
 8002130:	d800      	bhi.n	8002134 <__aeabi_ddiv+0x518>
 8002132:	e659      	b.n	8001de8 <__aeabi_ddiv+0x1cc>
 8002134:	2302      	movs	r3, #2
 8002136:	425b      	negs	r3, r3
 8002138:	469c      	mov	ip, r3
 800213a:	9b00      	ldr	r3, [sp, #0]
 800213c:	44e0      	add	r8, ip
 800213e:	469c      	mov	ip, r3
 8002140:	4465      	add	r5, ip
 8002142:	429d      	cmp	r5, r3
 8002144:	419b      	sbcs	r3, r3
 8002146:	425b      	negs	r3, r3
 8002148:	191b      	adds	r3, r3, r4
 800214a:	18c0      	adds	r0, r0, r3
 800214c:	e64d      	b.n	8001dea <__aeabi_ddiv+0x1ce>
 800214e:	428a      	cmp	r2, r1
 8002150:	d800      	bhi.n	8002154 <__aeabi_ddiv+0x538>
 8002152:	e60e      	b.n	8001d72 <__aeabi_ddiv+0x156>
 8002154:	1e83      	subs	r3, r0, #2
 8002156:	1909      	adds	r1, r1, r4
 8002158:	e60b      	b.n	8001d72 <__aeabi_ddiv+0x156>
 800215a:	428a      	cmp	r2, r1
 800215c:	d800      	bhi.n	8002160 <__aeabi_ddiv+0x544>
 800215e:	e5f4      	b.n	8001d4a <__aeabi_ddiv+0x12e>
 8002160:	1e83      	subs	r3, r0, #2
 8002162:	4698      	mov	r8, r3
 8002164:	1909      	adds	r1, r1, r4
 8002166:	e5f0      	b.n	8001d4a <__aeabi_ddiv+0x12e>
 8002168:	4925      	ldr	r1, [pc, #148]	; (8002200 <__aeabi_ddiv+0x5e4>)
 800216a:	0028      	movs	r0, r5
 800216c:	4459      	add	r1, fp
 800216e:	408d      	lsls	r5, r1
 8002170:	4642      	mov	r2, r8
 8002172:	408a      	lsls	r2, r1
 8002174:	1e69      	subs	r1, r5, #1
 8002176:	418d      	sbcs	r5, r1
 8002178:	4641      	mov	r1, r8
 800217a:	40d8      	lsrs	r0, r3
 800217c:	40d9      	lsrs	r1, r3
 800217e:	4302      	orrs	r2, r0
 8002180:	432a      	orrs	r2, r5
 8002182:	000b      	movs	r3, r1
 8002184:	0751      	lsls	r1, r2, #29
 8002186:	d100      	bne.n	800218a <__aeabi_ddiv+0x56e>
 8002188:	e751      	b.n	800202e <__aeabi_ddiv+0x412>
 800218a:	210f      	movs	r1, #15
 800218c:	4011      	ands	r1, r2
 800218e:	2904      	cmp	r1, #4
 8002190:	d000      	beq.n	8002194 <__aeabi_ddiv+0x578>
 8002192:	e746      	b.n	8002022 <__aeabi_ddiv+0x406>
 8002194:	e74b      	b.n	800202e <__aeabi_ddiv+0x412>
 8002196:	0005      	movs	r5, r0
 8002198:	428e      	cmp	r6, r1
 800219a:	d000      	beq.n	800219e <__aeabi_ddiv+0x582>
 800219c:	e66a      	b.n	8001e74 <__aeabi_ddiv+0x258>
 800219e:	9a00      	ldr	r2, [sp, #0]
 80021a0:	4293      	cmp	r3, r2
 80021a2:	d000      	beq.n	80021a6 <__aeabi_ddiv+0x58a>
 80021a4:	e666      	b.n	8001e74 <__aeabi_ddiv+0x258>
 80021a6:	e667      	b.n	8001e78 <__aeabi_ddiv+0x25c>
 80021a8:	4a16      	ldr	r2, [pc, #88]	; (8002204 <__aeabi_ddiv+0x5e8>)
 80021aa:	445a      	add	r2, fp
 80021ac:	2a00      	cmp	r2, #0
 80021ae:	dc00      	bgt.n	80021b2 <__aeabi_ddiv+0x596>
 80021b0:	e710      	b.n	8001fd4 <__aeabi_ddiv+0x3b8>
 80021b2:	2301      	movs	r3, #1
 80021b4:	2500      	movs	r5, #0
 80021b6:	4498      	add	r8, r3
 80021b8:	e667      	b.n	8001e8a <__aeabi_ddiv+0x26e>
 80021ba:	075d      	lsls	r5, r3, #29
 80021bc:	025b      	lsls	r3, r3, #9
 80021be:	0b1c      	lsrs	r4, r3, #12
 80021c0:	08d2      	lsrs	r2, r2, #3
 80021c2:	2300      	movs	r3, #0
 80021c4:	4315      	orrs	r5, r2
 80021c6:	e580      	b.n	8001cca <__aeabi_ddiv+0xae>
 80021c8:	9800      	ldr	r0, [sp, #0]
 80021ca:	3d02      	subs	r5, #2
 80021cc:	0042      	lsls	r2, r0, #1
 80021ce:	4282      	cmp	r2, r0
 80021d0:	41bf      	sbcs	r7, r7
 80021d2:	427f      	negs	r7, r7
 80021d4:	193c      	adds	r4, r7, r4
 80021d6:	1936      	adds	r6, r6, r4
 80021d8:	9200      	str	r2, [sp, #0]
 80021da:	e7dd      	b.n	8002198 <__aeabi_ddiv+0x57c>
 80021dc:	2480      	movs	r4, #128	; 0x80
 80021de:	4643      	mov	r3, r8
 80021e0:	0324      	lsls	r4, r4, #12
 80021e2:	431c      	orrs	r4, r3
 80021e4:	0324      	lsls	r4, r4, #12
 80021e6:	4b04      	ldr	r3, [pc, #16]	; (80021f8 <__aeabi_ddiv+0x5dc>)
 80021e8:	0b24      	lsrs	r4, r4, #12
 80021ea:	e56e      	b.n	8001cca <__aeabi_ddiv+0xae>
 80021ec:	9a00      	ldr	r2, [sp, #0]
 80021ee:	429a      	cmp	r2, r3
 80021f0:	d3ea      	bcc.n	80021c8 <__aeabi_ddiv+0x5ac>
 80021f2:	0005      	movs	r5, r0
 80021f4:	e7d3      	b.n	800219e <__aeabi_ddiv+0x582>
 80021f6:	46c0      	nop			; (mov r8, r8)
 80021f8:	000007ff 	.word	0x000007ff
 80021fc:	0000043e 	.word	0x0000043e
 8002200:	0000041e 	.word	0x0000041e
 8002204:	000003ff 	.word	0x000003ff

08002208 <__eqdf2>:
 8002208:	b5f0      	push	{r4, r5, r6, r7, lr}
 800220a:	464e      	mov	r6, r9
 800220c:	4645      	mov	r5, r8
 800220e:	46de      	mov	lr, fp
 8002210:	4657      	mov	r7, sl
 8002212:	4690      	mov	r8, r2
 8002214:	b5e0      	push	{r5, r6, r7, lr}
 8002216:	0017      	movs	r7, r2
 8002218:	031a      	lsls	r2, r3, #12
 800221a:	0b12      	lsrs	r2, r2, #12
 800221c:	0005      	movs	r5, r0
 800221e:	4684      	mov	ip, r0
 8002220:	4819      	ldr	r0, [pc, #100]	; (8002288 <__eqdf2+0x80>)
 8002222:	030e      	lsls	r6, r1, #12
 8002224:	004c      	lsls	r4, r1, #1
 8002226:	4691      	mov	r9, r2
 8002228:	005a      	lsls	r2, r3, #1
 800222a:	0fdb      	lsrs	r3, r3, #31
 800222c:	469b      	mov	fp, r3
 800222e:	0b36      	lsrs	r6, r6, #12
 8002230:	0d64      	lsrs	r4, r4, #21
 8002232:	0fc9      	lsrs	r1, r1, #31
 8002234:	0d52      	lsrs	r2, r2, #21
 8002236:	4284      	cmp	r4, r0
 8002238:	d019      	beq.n	800226e <__eqdf2+0x66>
 800223a:	4282      	cmp	r2, r0
 800223c:	d010      	beq.n	8002260 <__eqdf2+0x58>
 800223e:	2001      	movs	r0, #1
 8002240:	4294      	cmp	r4, r2
 8002242:	d10e      	bne.n	8002262 <__eqdf2+0x5a>
 8002244:	454e      	cmp	r6, r9
 8002246:	d10c      	bne.n	8002262 <__eqdf2+0x5a>
 8002248:	2001      	movs	r0, #1
 800224a:	45c4      	cmp	ip, r8
 800224c:	d109      	bne.n	8002262 <__eqdf2+0x5a>
 800224e:	4559      	cmp	r1, fp
 8002250:	d017      	beq.n	8002282 <__eqdf2+0x7a>
 8002252:	2c00      	cmp	r4, #0
 8002254:	d105      	bne.n	8002262 <__eqdf2+0x5a>
 8002256:	0030      	movs	r0, r6
 8002258:	4328      	orrs	r0, r5
 800225a:	1e43      	subs	r3, r0, #1
 800225c:	4198      	sbcs	r0, r3
 800225e:	e000      	b.n	8002262 <__eqdf2+0x5a>
 8002260:	2001      	movs	r0, #1
 8002262:	bcf0      	pop	{r4, r5, r6, r7}
 8002264:	46bb      	mov	fp, r7
 8002266:	46b2      	mov	sl, r6
 8002268:	46a9      	mov	r9, r5
 800226a:	46a0      	mov	r8, r4
 800226c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800226e:	0033      	movs	r3, r6
 8002270:	2001      	movs	r0, #1
 8002272:	432b      	orrs	r3, r5
 8002274:	d1f5      	bne.n	8002262 <__eqdf2+0x5a>
 8002276:	42a2      	cmp	r2, r4
 8002278:	d1f3      	bne.n	8002262 <__eqdf2+0x5a>
 800227a:	464b      	mov	r3, r9
 800227c:	433b      	orrs	r3, r7
 800227e:	d1f0      	bne.n	8002262 <__eqdf2+0x5a>
 8002280:	e7e2      	b.n	8002248 <__eqdf2+0x40>
 8002282:	2000      	movs	r0, #0
 8002284:	e7ed      	b.n	8002262 <__eqdf2+0x5a>
 8002286:	46c0      	nop			; (mov r8, r8)
 8002288:	000007ff 	.word	0x000007ff

0800228c <__gedf2>:
 800228c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800228e:	4647      	mov	r7, r8
 8002290:	46ce      	mov	lr, r9
 8002292:	0004      	movs	r4, r0
 8002294:	0018      	movs	r0, r3
 8002296:	0016      	movs	r6, r2
 8002298:	031b      	lsls	r3, r3, #12
 800229a:	0b1b      	lsrs	r3, r3, #12
 800229c:	4d2d      	ldr	r5, [pc, #180]	; (8002354 <__gedf2+0xc8>)
 800229e:	004a      	lsls	r2, r1, #1
 80022a0:	4699      	mov	r9, r3
 80022a2:	b580      	push	{r7, lr}
 80022a4:	0043      	lsls	r3, r0, #1
 80022a6:	030f      	lsls	r7, r1, #12
 80022a8:	46a4      	mov	ip, r4
 80022aa:	46b0      	mov	r8, r6
 80022ac:	0b3f      	lsrs	r7, r7, #12
 80022ae:	0d52      	lsrs	r2, r2, #21
 80022b0:	0fc9      	lsrs	r1, r1, #31
 80022b2:	0d5b      	lsrs	r3, r3, #21
 80022b4:	0fc0      	lsrs	r0, r0, #31
 80022b6:	42aa      	cmp	r2, r5
 80022b8:	d021      	beq.n	80022fe <__gedf2+0x72>
 80022ba:	42ab      	cmp	r3, r5
 80022bc:	d013      	beq.n	80022e6 <__gedf2+0x5a>
 80022be:	2a00      	cmp	r2, #0
 80022c0:	d122      	bne.n	8002308 <__gedf2+0x7c>
 80022c2:	433c      	orrs	r4, r7
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d102      	bne.n	80022ce <__gedf2+0x42>
 80022c8:	464d      	mov	r5, r9
 80022ca:	432e      	orrs	r6, r5
 80022cc:	d022      	beq.n	8002314 <__gedf2+0x88>
 80022ce:	2c00      	cmp	r4, #0
 80022d0:	d010      	beq.n	80022f4 <__gedf2+0x68>
 80022d2:	4281      	cmp	r1, r0
 80022d4:	d022      	beq.n	800231c <__gedf2+0x90>
 80022d6:	2002      	movs	r0, #2
 80022d8:	3901      	subs	r1, #1
 80022da:	4008      	ands	r0, r1
 80022dc:	3801      	subs	r0, #1
 80022de:	bcc0      	pop	{r6, r7}
 80022e0:	46b9      	mov	r9, r7
 80022e2:	46b0      	mov	r8, r6
 80022e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80022e6:	464d      	mov	r5, r9
 80022e8:	432e      	orrs	r6, r5
 80022ea:	d129      	bne.n	8002340 <__gedf2+0xb4>
 80022ec:	2a00      	cmp	r2, #0
 80022ee:	d1f0      	bne.n	80022d2 <__gedf2+0x46>
 80022f0:	433c      	orrs	r4, r7
 80022f2:	d1ee      	bne.n	80022d2 <__gedf2+0x46>
 80022f4:	2800      	cmp	r0, #0
 80022f6:	d1f2      	bne.n	80022de <__gedf2+0x52>
 80022f8:	2001      	movs	r0, #1
 80022fa:	4240      	negs	r0, r0
 80022fc:	e7ef      	b.n	80022de <__gedf2+0x52>
 80022fe:	003d      	movs	r5, r7
 8002300:	4325      	orrs	r5, r4
 8002302:	d11d      	bne.n	8002340 <__gedf2+0xb4>
 8002304:	4293      	cmp	r3, r2
 8002306:	d0ee      	beq.n	80022e6 <__gedf2+0x5a>
 8002308:	2b00      	cmp	r3, #0
 800230a:	d1e2      	bne.n	80022d2 <__gedf2+0x46>
 800230c:	464c      	mov	r4, r9
 800230e:	4326      	orrs	r6, r4
 8002310:	d1df      	bne.n	80022d2 <__gedf2+0x46>
 8002312:	e7e0      	b.n	80022d6 <__gedf2+0x4a>
 8002314:	2000      	movs	r0, #0
 8002316:	2c00      	cmp	r4, #0
 8002318:	d0e1      	beq.n	80022de <__gedf2+0x52>
 800231a:	e7dc      	b.n	80022d6 <__gedf2+0x4a>
 800231c:	429a      	cmp	r2, r3
 800231e:	dc0a      	bgt.n	8002336 <__gedf2+0xaa>
 8002320:	dbe8      	blt.n	80022f4 <__gedf2+0x68>
 8002322:	454f      	cmp	r7, r9
 8002324:	d8d7      	bhi.n	80022d6 <__gedf2+0x4a>
 8002326:	d00e      	beq.n	8002346 <__gedf2+0xba>
 8002328:	2000      	movs	r0, #0
 800232a:	454f      	cmp	r7, r9
 800232c:	d2d7      	bcs.n	80022de <__gedf2+0x52>
 800232e:	2900      	cmp	r1, #0
 8002330:	d0e2      	beq.n	80022f8 <__gedf2+0x6c>
 8002332:	0008      	movs	r0, r1
 8002334:	e7d3      	b.n	80022de <__gedf2+0x52>
 8002336:	4243      	negs	r3, r0
 8002338:	4158      	adcs	r0, r3
 800233a:	0040      	lsls	r0, r0, #1
 800233c:	3801      	subs	r0, #1
 800233e:	e7ce      	b.n	80022de <__gedf2+0x52>
 8002340:	2002      	movs	r0, #2
 8002342:	4240      	negs	r0, r0
 8002344:	e7cb      	b.n	80022de <__gedf2+0x52>
 8002346:	45c4      	cmp	ip, r8
 8002348:	d8c5      	bhi.n	80022d6 <__gedf2+0x4a>
 800234a:	2000      	movs	r0, #0
 800234c:	45c4      	cmp	ip, r8
 800234e:	d2c6      	bcs.n	80022de <__gedf2+0x52>
 8002350:	e7ed      	b.n	800232e <__gedf2+0xa2>
 8002352:	46c0      	nop			; (mov r8, r8)
 8002354:	000007ff 	.word	0x000007ff

08002358 <__ledf2>:
 8002358:	b5f0      	push	{r4, r5, r6, r7, lr}
 800235a:	4647      	mov	r7, r8
 800235c:	46ce      	mov	lr, r9
 800235e:	0004      	movs	r4, r0
 8002360:	0018      	movs	r0, r3
 8002362:	0016      	movs	r6, r2
 8002364:	031b      	lsls	r3, r3, #12
 8002366:	0b1b      	lsrs	r3, r3, #12
 8002368:	4d2c      	ldr	r5, [pc, #176]	; (800241c <__ledf2+0xc4>)
 800236a:	004a      	lsls	r2, r1, #1
 800236c:	4699      	mov	r9, r3
 800236e:	b580      	push	{r7, lr}
 8002370:	0043      	lsls	r3, r0, #1
 8002372:	030f      	lsls	r7, r1, #12
 8002374:	46a4      	mov	ip, r4
 8002376:	46b0      	mov	r8, r6
 8002378:	0b3f      	lsrs	r7, r7, #12
 800237a:	0d52      	lsrs	r2, r2, #21
 800237c:	0fc9      	lsrs	r1, r1, #31
 800237e:	0d5b      	lsrs	r3, r3, #21
 8002380:	0fc0      	lsrs	r0, r0, #31
 8002382:	42aa      	cmp	r2, r5
 8002384:	d00d      	beq.n	80023a2 <__ledf2+0x4a>
 8002386:	42ab      	cmp	r3, r5
 8002388:	d010      	beq.n	80023ac <__ledf2+0x54>
 800238a:	2a00      	cmp	r2, #0
 800238c:	d127      	bne.n	80023de <__ledf2+0x86>
 800238e:	433c      	orrs	r4, r7
 8002390:	2b00      	cmp	r3, #0
 8002392:	d111      	bne.n	80023b8 <__ledf2+0x60>
 8002394:	464d      	mov	r5, r9
 8002396:	432e      	orrs	r6, r5
 8002398:	d10e      	bne.n	80023b8 <__ledf2+0x60>
 800239a:	2000      	movs	r0, #0
 800239c:	2c00      	cmp	r4, #0
 800239e:	d015      	beq.n	80023cc <__ledf2+0x74>
 80023a0:	e00e      	b.n	80023c0 <__ledf2+0x68>
 80023a2:	003d      	movs	r5, r7
 80023a4:	4325      	orrs	r5, r4
 80023a6:	d110      	bne.n	80023ca <__ledf2+0x72>
 80023a8:	4293      	cmp	r3, r2
 80023aa:	d118      	bne.n	80023de <__ledf2+0x86>
 80023ac:	464d      	mov	r5, r9
 80023ae:	432e      	orrs	r6, r5
 80023b0:	d10b      	bne.n	80023ca <__ledf2+0x72>
 80023b2:	2a00      	cmp	r2, #0
 80023b4:	d102      	bne.n	80023bc <__ledf2+0x64>
 80023b6:	433c      	orrs	r4, r7
 80023b8:	2c00      	cmp	r4, #0
 80023ba:	d00b      	beq.n	80023d4 <__ledf2+0x7c>
 80023bc:	4281      	cmp	r1, r0
 80023be:	d014      	beq.n	80023ea <__ledf2+0x92>
 80023c0:	2002      	movs	r0, #2
 80023c2:	3901      	subs	r1, #1
 80023c4:	4008      	ands	r0, r1
 80023c6:	3801      	subs	r0, #1
 80023c8:	e000      	b.n	80023cc <__ledf2+0x74>
 80023ca:	2002      	movs	r0, #2
 80023cc:	bcc0      	pop	{r6, r7}
 80023ce:	46b9      	mov	r9, r7
 80023d0:	46b0      	mov	r8, r6
 80023d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80023d4:	2800      	cmp	r0, #0
 80023d6:	d1f9      	bne.n	80023cc <__ledf2+0x74>
 80023d8:	2001      	movs	r0, #1
 80023da:	4240      	negs	r0, r0
 80023dc:	e7f6      	b.n	80023cc <__ledf2+0x74>
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d1ec      	bne.n	80023bc <__ledf2+0x64>
 80023e2:	464c      	mov	r4, r9
 80023e4:	4326      	orrs	r6, r4
 80023e6:	d1e9      	bne.n	80023bc <__ledf2+0x64>
 80023e8:	e7ea      	b.n	80023c0 <__ledf2+0x68>
 80023ea:	429a      	cmp	r2, r3
 80023ec:	dd04      	ble.n	80023f8 <__ledf2+0xa0>
 80023ee:	4243      	negs	r3, r0
 80023f0:	4158      	adcs	r0, r3
 80023f2:	0040      	lsls	r0, r0, #1
 80023f4:	3801      	subs	r0, #1
 80023f6:	e7e9      	b.n	80023cc <__ledf2+0x74>
 80023f8:	429a      	cmp	r2, r3
 80023fa:	dbeb      	blt.n	80023d4 <__ledf2+0x7c>
 80023fc:	454f      	cmp	r7, r9
 80023fe:	d8df      	bhi.n	80023c0 <__ledf2+0x68>
 8002400:	d006      	beq.n	8002410 <__ledf2+0xb8>
 8002402:	2000      	movs	r0, #0
 8002404:	454f      	cmp	r7, r9
 8002406:	d2e1      	bcs.n	80023cc <__ledf2+0x74>
 8002408:	2900      	cmp	r1, #0
 800240a:	d0e5      	beq.n	80023d8 <__ledf2+0x80>
 800240c:	0008      	movs	r0, r1
 800240e:	e7dd      	b.n	80023cc <__ledf2+0x74>
 8002410:	45c4      	cmp	ip, r8
 8002412:	d8d5      	bhi.n	80023c0 <__ledf2+0x68>
 8002414:	2000      	movs	r0, #0
 8002416:	45c4      	cmp	ip, r8
 8002418:	d2d8      	bcs.n	80023cc <__ledf2+0x74>
 800241a:	e7f5      	b.n	8002408 <__ledf2+0xb0>
 800241c:	000007ff 	.word	0x000007ff

08002420 <__aeabi_dmul>:
 8002420:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002422:	4657      	mov	r7, sl
 8002424:	464e      	mov	r6, r9
 8002426:	4645      	mov	r5, r8
 8002428:	46de      	mov	lr, fp
 800242a:	b5e0      	push	{r5, r6, r7, lr}
 800242c:	4698      	mov	r8, r3
 800242e:	030c      	lsls	r4, r1, #12
 8002430:	004b      	lsls	r3, r1, #1
 8002432:	0006      	movs	r6, r0
 8002434:	4692      	mov	sl, r2
 8002436:	b087      	sub	sp, #28
 8002438:	0b24      	lsrs	r4, r4, #12
 800243a:	0d5b      	lsrs	r3, r3, #21
 800243c:	0fcf      	lsrs	r7, r1, #31
 800243e:	2b00      	cmp	r3, #0
 8002440:	d100      	bne.n	8002444 <__aeabi_dmul+0x24>
 8002442:	e15c      	b.n	80026fe <__aeabi_dmul+0x2de>
 8002444:	4ad9      	ldr	r2, [pc, #868]	; (80027ac <__aeabi_dmul+0x38c>)
 8002446:	4293      	cmp	r3, r2
 8002448:	d100      	bne.n	800244c <__aeabi_dmul+0x2c>
 800244a:	e175      	b.n	8002738 <__aeabi_dmul+0x318>
 800244c:	0f42      	lsrs	r2, r0, #29
 800244e:	00e4      	lsls	r4, r4, #3
 8002450:	4314      	orrs	r4, r2
 8002452:	2280      	movs	r2, #128	; 0x80
 8002454:	0412      	lsls	r2, r2, #16
 8002456:	4314      	orrs	r4, r2
 8002458:	4ad5      	ldr	r2, [pc, #852]	; (80027b0 <__aeabi_dmul+0x390>)
 800245a:	00c5      	lsls	r5, r0, #3
 800245c:	4694      	mov	ip, r2
 800245e:	4463      	add	r3, ip
 8002460:	9300      	str	r3, [sp, #0]
 8002462:	2300      	movs	r3, #0
 8002464:	4699      	mov	r9, r3
 8002466:	469b      	mov	fp, r3
 8002468:	4643      	mov	r3, r8
 800246a:	4642      	mov	r2, r8
 800246c:	031e      	lsls	r6, r3, #12
 800246e:	0fd2      	lsrs	r2, r2, #31
 8002470:	005b      	lsls	r3, r3, #1
 8002472:	4650      	mov	r0, sl
 8002474:	4690      	mov	r8, r2
 8002476:	0b36      	lsrs	r6, r6, #12
 8002478:	0d5b      	lsrs	r3, r3, #21
 800247a:	d100      	bne.n	800247e <__aeabi_dmul+0x5e>
 800247c:	e120      	b.n	80026c0 <__aeabi_dmul+0x2a0>
 800247e:	4acb      	ldr	r2, [pc, #812]	; (80027ac <__aeabi_dmul+0x38c>)
 8002480:	4293      	cmp	r3, r2
 8002482:	d100      	bne.n	8002486 <__aeabi_dmul+0x66>
 8002484:	e162      	b.n	800274c <__aeabi_dmul+0x32c>
 8002486:	49ca      	ldr	r1, [pc, #808]	; (80027b0 <__aeabi_dmul+0x390>)
 8002488:	0f42      	lsrs	r2, r0, #29
 800248a:	468c      	mov	ip, r1
 800248c:	9900      	ldr	r1, [sp, #0]
 800248e:	4463      	add	r3, ip
 8002490:	00f6      	lsls	r6, r6, #3
 8002492:	468c      	mov	ip, r1
 8002494:	4316      	orrs	r6, r2
 8002496:	2280      	movs	r2, #128	; 0x80
 8002498:	449c      	add	ip, r3
 800249a:	0412      	lsls	r2, r2, #16
 800249c:	4663      	mov	r3, ip
 800249e:	4316      	orrs	r6, r2
 80024a0:	00c2      	lsls	r2, r0, #3
 80024a2:	2000      	movs	r0, #0
 80024a4:	9300      	str	r3, [sp, #0]
 80024a6:	9900      	ldr	r1, [sp, #0]
 80024a8:	4643      	mov	r3, r8
 80024aa:	3101      	adds	r1, #1
 80024ac:	468c      	mov	ip, r1
 80024ae:	4649      	mov	r1, r9
 80024b0:	407b      	eors	r3, r7
 80024b2:	9301      	str	r3, [sp, #4]
 80024b4:	290f      	cmp	r1, #15
 80024b6:	d826      	bhi.n	8002506 <__aeabi_dmul+0xe6>
 80024b8:	4bbe      	ldr	r3, [pc, #760]	; (80027b4 <__aeabi_dmul+0x394>)
 80024ba:	0089      	lsls	r1, r1, #2
 80024bc:	5859      	ldr	r1, [r3, r1]
 80024be:	468f      	mov	pc, r1
 80024c0:	4643      	mov	r3, r8
 80024c2:	9301      	str	r3, [sp, #4]
 80024c4:	0034      	movs	r4, r6
 80024c6:	0015      	movs	r5, r2
 80024c8:	4683      	mov	fp, r0
 80024ca:	465b      	mov	r3, fp
 80024cc:	2b02      	cmp	r3, #2
 80024ce:	d016      	beq.n	80024fe <__aeabi_dmul+0xde>
 80024d0:	2b03      	cmp	r3, #3
 80024d2:	d100      	bne.n	80024d6 <__aeabi_dmul+0xb6>
 80024d4:	e203      	b.n	80028de <__aeabi_dmul+0x4be>
 80024d6:	2b01      	cmp	r3, #1
 80024d8:	d000      	beq.n	80024dc <__aeabi_dmul+0xbc>
 80024da:	e0cd      	b.n	8002678 <__aeabi_dmul+0x258>
 80024dc:	2200      	movs	r2, #0
 80024de:	2400      	movs	r4, #0
 80024e0:	2500      	movs	r5, #0
 80024e2:	9b01      	ldr	r3, [sp, #4]
 80024e4:	0512      	lsls	r2, r2, #20
 80024e6:	4322      	orrs	r2, r4
 80024e8:	07db      	lsls	r3, r3, #31
 80024ea:	431a      	orrs	r2, r3
 80024ec:	0028      	movs	r0, r5
 80024ee:	0011      	movs	r1, r2
 80024f0:	b007      	add	sp, #28
 80024f2:	bcf0      	pop	{r4, r5, r6, r7}
 80024f4:	46bb      	mov	fp, r7
 80024f6:	46b2      	mov	sl, r6
 80024f8:	46a9      	mov	r9, r5
 80024fa:	46a0      	mov	r8, r4
 80024fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80024fe:	2400      	movs	r4, #0
 8002500:	2500      	movs	r5, #0
 8002502:	4aaa      	ldr	r2, [pc, #680]	; (80027ac <__aeabi_dmul+0x38c>)
 8002504:	e7ed      	b.n	80024e2 <__aeabi_dmul+0xc2>
 8002506:	0c28      	lsrs	r0, r5, #16
 8002508:	042d      	lsls	r5, r5, #16
 800250a:	0c2d      	lsrs	r5, r5, #16
 800250c:	002b      	movs	r3, r5
 800250e:	0c11      	lsrs	r1, r2, #16
 8002510:	0412      	lsls	r2, r2, #16
 8002512:	0c12      	lsrs	r2, r2, #16
 8002514:	4353      	muls	r3, r2
 8002516:	4698      	mov	r8, r3
 8002518:	0013      	movs	r3, r2
 800251a:	002f      	movs	r7, r5
 800251c:	4343      	muls	r3, r0
 800251e:	4699      	mov	r9, r3
 8002520:	434f      	muls	r7, r1
 8002522:	444f      	add	r7, r9
 8002524:	46bb      	mov	fp, r7
 8002526:	4647      	mov	r7, r8
 8002528:	000b      	movs	r3, r1
 800252a:	0c3f      	lsrs	r7, r7, #16
 800252c:	46ba      	mov	sl, r7
 800252e:	4343      	muls	r3, r0
 8002530:	44da      	add	sl, fp
 8002532:	9302      	str	r3, [sp, #8]
 8002534:	45d1      	cmp	r9, sl
 8002536:	d904      	bls.n	8002542 <__aeabi_dmul+0x122>
 8002538:	2780      	movs	r7, #128	; 0x80
 800253a:	027f      	lsls	r7, r7, #9
 800253c:	46b9      	mov	r9, r7
 800253e:	444b      	add	r3, r9
 8002540:	9302      	str	r3, [sp, #8]
 8002542:	4653      	mov	r3, sl
 8002544:	0c1b      	lsrs	r3, r3, #16
 8002546:	469b      	mov	fp, r3
 8002548:	4653      	mov	r3, sl
 800254a:	041f      	lsls	r7, r3, #16
 800254c:	4643      	mov	r3, r8
 800254e:	041b      	lsls	r3, r3, #16
 8002550:	0c1b      	lsrs	r3, r3, #16
 8002552:	4698      	mov	r8, r3
 8002554:	003b      	movs	r3, r7
 8002556:	4443      	add	r3, r8
 8002558:	9304      	str	r3, [sp, #16]
 800255a:	0c33      	lsrs	r3, r6, #16
 800255c:	0436      	lsls	r6, r6, #16
 800255e:	0c36      	lsrs	r6, r6, #16
 8002560:	4698      	mov	r8, r3
 8002562:	0033      	movs	r3, r6
 8002564:	4343      	muls	r3, r0
 8002566:	4699      	mov	r9, r3
 8002568:	4643      	mov	r3, r8
 800256a:	4343      	muls	r3, r0
 800256c:	002f      	movs	r7, r5
 800256e:	469a      	mov	sl, r3
 8002570:	4643      	mov	r3, r8
 8002572:	4377      	muls	r7, r6
 8002574:	435d      	muls	r5, r3
 8002576:	0c38      	lsrs	r0, r7, #16
 8002578:	444d      	add	r5, r9
 800257a:	1945      	adds	r5, r0, r5
 800257c:	45a9      	cmp	r9, r5
 800257e:	d903      	bls.n	8002588 <__aeabi_dmul+0x168>
 8002580:	2380      	movs	r3, #128	; 0x80
 8002582:	025b      	lsls	r3, r3, #9
 8002584:	4699      	mov	r9, r3
 8002586:	44ca      	add	sl, r9
 8002588:	043f      	lsls	r7, r7, #16
 800258a:	0c28      	lsrs	r0, r5, #16
 800258c:	0c3f      	lsrs	r7, r7, #16
 800258e:	042d      	lsls	r5, r5, #16
 8002590:	19ed      	adds	r5, r5, r7
 8002592:	0c27      	lsrs	r7, r4, #16
 8002594:	0424      	lsls	r4, r4, #16
 8002596:	0c24      	lsrs	r4, r4, #16
 8002598:	0003      	movs	r3, r0
 800259a:	0020      	movs	r0, r4
 800259c:	4350      	muls	r0, r2
 800259e:	437a      	muls	r2, r7
 80025a0:	4691      	mov	r9, r2
 80025a2:	003a      	movs	r2, r7
 80025a4:	4453      	add	r3, sl
 80025a6:	9305      	str	r3, [sp, #20]
 80025a8:	0c03      	lsrs	r3, r0, #16
 80025aa:	469a      	mov	sl, r3
 80025ac:	434a      	muls	r2, r1
 80025ae:	4361      	muls	r1, r4
 80025b0:	4449      	add	r1, r9
 80025b2:	4451      	add	r1, sl
 80025b4:	44ab      	add	fp, r5
 80025b6:	4589      	cmp	r9, r1
 80025b8:	d903      	bls.n	80025c2 <__aeabi_dmul+0x1a2>
 80025ba:	2380      	movs	r3, #128	; 0x80
 80025bc:	025b      	lsls	r3, r3, #9
 80025be:	4699      	mov	r9, r3
 80025c0:	444a      	add	r2, r9
 80025c2:	0400      	lsls	r0, r0, #16
 80025c4:	0c0b      	lsrs	r3, r1, #16
 80025c6:	0c00      	lsrs	r0, r0, #16
 80025c8:	0409      	lsls	r1, r1, #16
 80025ca:	1809      	adds	r1, r1, r0
 80025cc:	0020      	movs	r0, r4
 80025ce:	4699      	mov	r9, r3
 80025d0:	4643      	mov	r3, r8
 80025d2:	4370      	muls	r0, r6
 80025d4:	435c      	muls	r4, r3
 80025d6:	437e      	muls	r6, r7
 80025d8:	435f      	muls	r7, r3
 80025da:	0c03      	lsrs	r3, r0, #16
 80025dc:	4698      	mov	r8, r3
 80025de:	19a4      	adds	r4, r4, r6
 80025e0:	4444      	add	r4, r8
 80025e2:	444a      	add	r2, r9
 80025e4:	9703      	str	r7, [sp, #12]
 80025e6:	42a6      	cmp	r6, r4
 80025e8:	d904      	bls.n	80025f4 <__aeabi_dmul+0x1d4>
 80025ea:	2380      	movs	r3, #128	; 0x80
 80025ec:	025b      	lsls	r3, r3, #9
 80025ee:	4698      	mov	r8, r3
 80025f0:	4447      	add	r7, r8
 80025f2:	9703      	str	r7, [sp, #12]
 80025f4:	0423      	lsls	r3, r4, #16
 80025f6:	9e02      	ldr	r6, [sp, #8]
 80025f8:	469a      	mov	sl, r3
 80025fa:	9b05      	ldr	r3, [sp, #20]
 80025fc:	445e      	add	r6, fp
 80025fe:	4698      	mov	r8, r3
 8002600:	42ae      	cmp	r6, r5
 8002602:	41ad      	sbcs	r5, r5
 8002604:	1876      	adds	r6, r6, r1
 8002606:	428e      	cmp	r6, r1
 8002608:	4189      	sbcs	r1, r1
 800260a:	0400      	lsls	r0, r0, #16
 800260c:	0c00      	lsrs	r0, r0, #16
 800260e:	4450      	add	r0, sl
 8002610:	4440      	add	r0, r8
 8002612:	426d      	negs	r5, r5
 8002614:	1947      	adds	r7, r0, r5
 8002616:	46b8      	mov	r8, r7
 8002618:	4693      	mov	fp, r2
 800261a:	4249      	negs	r1, r1
 800261c:	4689      	mov	r9, r1
 800261e:	44c3      	add	fp, r8
 8002620:	44d9      	add	r9, fp
 8002622:	4298      	cmp	r0, r3
 8002624:	4180      	sbcs	r0, r0
 8002626:	45a8      	cmp	r8, r5
 8002628:	41ad      	sbcs	r5, r5
 800262a:	4593      	cmp	fp, r2
 800262c:	4192      	sbcs	r2, r2
 800262e:	4589      	cmp	r9, r1
 8002630:	4189      	sbcs	r1, r1
 8002632:	426d      	negs	r5, r5
 8002634:	4240      	negs	r0, r0
 8002636:	4328      	orrs	r0, r5
 8002638:	0c24      	lsrs	r4, r4, #16
 800263a:	4252      	negs	r2, r2
 800263c:	4249      	negs	r1, r1
 800263e:	430a      	orrs	r2, r1
 8002640:	9b03      	ldr	r3, [sp, #12]
 8002642:	1900      	adds	r0, r0, r4
 8002644:	1880      	adds	r0, r0, r2
 8002646:	18c7      	adds	r7, r0, r3
 8002648:	464b      	mov	r3, r9
 800264a:	0ddc      	lsrs	r4, r3, #23
 800264c:	9b04      	ldr	r3, [sp, #16]
 800264e:	0275      	lsls	r5, r6, #9
 8002650:	431d      	orrs	r5, r3
 8002652:	1e6a      	subs	r2, r5, #1
 8002654:	4195      	sbcs	r5, r2
 8002656:	464b      	mov	r3, r9
 8002658:	0df6      	lsrs	r6, r6, #23
 800265a:	027f      	lsls	r7, r7, #9
 800265c:	4335      	orrs	r5, r6
 800265e:	025a      	lsls	r2, r3, #9
 8002660:	433c      	orrs	r4, r7
 8002662:	4315      	orrs	r5, r2
 8002664:	01fb      	lsls	r3, r7, #7
 8002666:	d400      	bmi.n	800266a <__aeabi_dmul+0x24a>
 8002668:	e11c      	b.n	80028a4 <__aeabi_dmul+0x484>
 800266a:	2101      	movs	r1, #1
 800266c:	086a      	lsrs	r2, r5, #1
 800266e:	400d      	ands	r5, r1
 8002670:	4315      	orrs	r5, r2
 8002672:	07e2      	lsls	r2, r4, #31
 8002674:	4315      	orrs	r5, r2
 8002676:	0864      	lsrs	r4, r4, #1
 8002678:	494f      	ldr	r1, [pc, #316]	; (80027b8 <__aeabi_dmul+0x398>)
 800267a:	4461      	add	r1, ip
 800267c:	2900      	cmp	r1, #0
 800267e:	dc00      	bgt.n	8002682 <__aeabi_dmul+0x262>
 8002680:	e0b0      	b.n	80027e4 <__aeabi_dmul+0x3c4>
 8002682:	076b      	lsls	r3, r5, #29
 8002684:	d009      	beq.n	800269a <__aeabi_dmul+0x27a>
 8002686:	220f      	movs	r2, #15
 8002688:	402a      	ands	r2, r5
 800268a:	2a04      	cmp	r2, #4
 800268c:	d005      	beq.n	800269a <__aeabi_dmul+0x27a>
 800268e:	1d2a      	adds	r2, r5, #4
 8002690:	42aa      	cmp	r2, r5
 8002692:	41ad      	sbcs	r5, r5
 8002694:	426d      	negs	r5, r5
 8002696:	1964      	adds	r4, r4, r5
 8002698:	0015      	movs	r5, r2
 800269a:	01e3      	lsls	r3, r4, #7
 800269c:	d504      	bpl.n	80026a8 <__aeabi_dmul+0x288>
 800269e:	2180      	movs	r1, #128	; 0x80
 80026a0:	4a46      	ldr	r2, [pc, #280]	; (80027bc <__aeabi_dmul+0x39c>)
 80026a2:	00c9      	lsls	r1, r1, #3
 80026a4:	4014      	ands	r4, r2
 80026a6:	4461      	add	r1, ip
 80026a8:	4a45      	ldr	r2, [pc, #276]	; (80027c0 <__aeabi_dmul+0x3a0>)
 80026aa:	4291      	cmp	r1, r2
 80026ac:	dd00      	ble.n	80026b0 <__aeabi_dmul+0x290>
 80026ae:	e726      	b.n	80024fe <__aeabi_dmul+0xde>
 80026b0:	0762      	lsls	r2, r4, #29
 80026b2:	08ed      	lsrs	r5, r5, #3
 80026b4:	0264      	lsls	r4, r4, #9
 80026b6:	0549      	lsls	r1, r1, #21
 80026b8:	4315      	orrs	r5, r2
 80026ba:	0b24      	lsrs	r4, r4, #12
 80026bc:	0d4a      	lsrs	r2, r1, #21
 80026be:	e710      	b.n	80024e2 <__aeabi_dmul+0xc2>
 80026c0:	4652      	mov	r2, sl
 80026c2:	4332      	orrs	r2, r6
 80026c4:	d100      	bne.n	80026c8 <__aeabi_dmul+0x2a8>
 80026c6:	e07f      	b.n	80027c8 <__aeabi_dmul+0x3a8>
 80026c8:	2e00      	cmp	r6, #0
 80026ca:	d100      	bne.n	80026ce <__aeabi_dmul+0x2ae>
 80026cc:	e0dc      	b.n	8002888 <__aeabi_dmul+0x468>
 80026ce:	0030      	movs	r0, r6
 80026d0:	f000 fe1e 	bl	8003310 <__clzsi2>
 80026d4:	0002      	movs	r2, r0
 80026d6:	3a0b      	subs	r2, #11
 80026d8:	231d      	movs	r3, #29
 80026da:	0001      	movs	r1, r0
 80026dc:	1a9b      	subs	r3, r3, r2
 80026de:	4652      	mov	r2, sl
 80026e0:	3908      	subs	r1, #8
 80026e2:	40da      	lsrs	r2, r3
 80026e4:	408e      	lsls	r6, r1
 80026e6:	4316      	orrs	r6, r2
 80026e8:	4652      	mov	r2, sl
 80026ea:	408a      	lsls	r2, r1
 80026ec:	9b00      	ldr	r3, [sp, #0]
 80026ee:	4935      	ldr	r1, [pc, #212]	; (80027c4 <__aeabi_dmul+0x3a4>)
 80026f0:	1a18      	subs	r0, r3, r0
 80026f2:	0003      	movs	r3, r0
 80026f4:	468c      	mov	ip, r1
 80026f6:	4463      	add	r3, ip
 80026f8:	2000      	movs	r0, #0
 80026fa:	9300      	str	r3, [sp, #0]
 80026fc:	e6d3      	b.n	80024a6 <__aeabi_dmul+0x86>
 80026fe:	0025      	movs	r5, r4
 8002700:	4305      	orrs	r5, r0
 8002702:	d04a      	beq.n	800279a <__aeabi_dmul+0x37a>
 8002704:	2c00      	cmp	r4, #0
 8002706:	d100      	bne.n	800270a <__aeabi_dmul+0x2ea>
 8002708:	e0b0      	b.n	800286c <__aeabi_dmul+0x44c>
 800270a:	0020      	movs	r0, r4
 800270c:	f000 fe00 	bl	8003310 <__clzsi2>
 8002710:	0001      	movs	r1, r0
 8002712:	0002      	movs	r2, r0
 8002714:	390b      	subs	r1, #11
 8002716:	231d      	movs	r3, #29
 8002718:	0010      	movs	r0, r2
 800271a:	1a5b      	subs	r3, r3, r1
 800271c:	0031      	movs	r1, r6
 800271e:	0035      	movs	r5, r6
 8002720:	3808      	subs	r0, #8
 8002722:	4084      	lsls	r4, r0
 8002724:	40d9      	lsrs	r1, r3
 8002726:	4085      	lsls	r5, r0
 8002728:	430c      	orrs	r4, r1
 800272a:	4826      	ldr	r0, [pc, #152]	; (80027c4 <__aeabi_dmul+0x3a4>)
 800272c:	1a83      	subs	r3, r0, r2
 800272e:	9300      	str	r3, [sp, #0]
 8002730:	2300      	movs	r3, #0
 8002732:	4699      	mov	r9, r3
 8002734:	469b      	mov	fp, r3
 8002736:	e697      	b.n	8002468 <__aeabi_dmul+0x48>
 8002738:	0005      	movs	r5, r0
 800273a:	4325      	orrs	r5, r4
 800273c:	d126      	bne.n	800278c <__aeabi_dmul+0x36c>
 800273e:	2208      	movs	r2, #8
 8002740:	9300      	str	r3, [sp, #0]
 8002742:	2302      	movs	r3, #2
 8002744:	2400      	movs	r4, #0
 8002746:	4691      	mov	r9, r2
 8002748:	469b      	mov	fp, r3
 800274a:	e68d      	b.n	8002468 <__aeabi_dmul+0x48>
 800274c:	4652      	mov	r2, sl
 800274e:	9b00      	ldr	r3, [sp, #0]
 8002750:	4332      	orrs	r2, r6
 8002752:	d110      	bne.n	8002776 <__aeabi_dmul+0x356>
 8002754:	4915      	ldr	r1, [pc, #84]	; (80027ac <__aeabi_dmul+0x38c>)
 8002756:	2600      	movs	r6, #0
 8002758:	468c      	mov	ip, r1
 800275a:	4463      	add	r3, ip
 800275c:	4649      	mov	r1, r9
 800275e:	9300      	str	r3, [sp, #0]
 8002760:	2302      	movs	r3, #2
 8002762:	4319      	orrs	r1, r3
 8002764:	4689      	mov	r9, r1
 8002766:	2002      	movs	r0, #2
 8002768:	e69d      	b.n	80024a6 <__aeabi_dmul+0x86>
 800276a:	465b      	mov	r3, fp
 800276c:	9701      	str	r7, [sp, #4]
 800276e:	2b02      	cmp	r3, #2
 8002770:	d000      	beq.n	8002774 <__aeabi_dmul+0x354>
 8002772:	e6ad      	b.n	80024d0 <__aeabi_dmul+0xb0>
 8002774:	e6c3      	b.n	80024fe <__aeabi_dmul+0xde>
 8002776:	4a0d      	ldr	r2, [pc, #52]	; (80027ac <__aeabi_dmul+0x38c>)
 8002778:	2003      	movs	r0, #3
 800277a:	4694      	mov	ip, r2
 800277c:	4463      	add	r3, ip
 800277e:	464a      	mov	r2, r9
 8002780:	9300      	str	r3, [sp, #0]
 8002782:	2303      	movs	r3, #3
 8002784:	431a      	orrs	r2, r3
 8002786:	4691      	mov	r9, r2
 8002788:	4652      	mov	r2, sl
 800278a:	e68c      	b.n	80024a6 <__aeabi_dmul+0x86>
 800278c:	220c      	movs	r2, #12
 800278e:	9300      	str	r3, [sp, #0]
 8002790:	2303      	movs	r3, #3
 8002792:	0005      	movs	r5, r0
 8002794:	4691      	mov	r9, r2
 8002796:	469b      	mov	fp, r3
 8002798:	e666      	b.n	8002468 <__aeabi_dmul+0x48>
 800279a:	2304      	movs	r3, #4
 800279c:	4699      	mov	r9, r3
 800279e:	2300      	movs	r3, #0
 80027a0:	9300      	str	r3, [sp, #0]
 80027a2:	3301      	adds	r3, #1
 80027a4:	2400      	movs	r4, #0
 80027a6:	469b      	mov	fp, r3
 80027a8:	e65e      	b.n	8002468 <__aeabi_dmul+0x48>
 80027aa:	46c0      	nop			; (mov r8, r8)
 80027ac:	000007ff 	.word	0x000007ff
 80027b0:	fffffc01 	.word	0xfffffc01
 80027b4:	0800d4a0 	.word	0x0800d4a0
 80027b8:	000003ff 	.word	0x000003ff
 80027bc:	feffffff 	.word	0xfeffffff
 80027c0:	000007fe 	.word	0x000007fe
 80027c4:	fffffc0d 	.word	0xfffffc0d
 80027c8:	4649      	mov	r1, r9
 80027ca:	2301      	movs	r3, #1
 80027cc:	4319      	orrs	r1, r3
 80027ce:	4689      	mov	r9, r1
 80027d0:	2600      	movs	r6, #0
 80027d2:	2001      	movs	r0, #1
 80027d4:	e667      	b.n	80024a6 <__aeabi_dmul+0x86>
 80027d6:	2300      	movs	r3, #0
 80027d8:	2480      	movs	r4, #128	; 0x80
 80027da:	2500      	movs	r5, #0
 80027dc:	4a43      	ldr	r2, [pc, #268]	; (80028ec <__aeabi_dmul+0x4cc>)
 80027de:	9301      	str	r3, [sp, #4]
 80027e0:	0324      	lsls	r4, r4, #12
 80027e2:	e67e      	b.n	80024e2 <__aeabi_dmul+0xc2>
 80027e4:	2001      	movs	r0, #1
 80027e6:	1a40      	subs	r0, r0, r1
 80027e8:	2838      	cmp	r0, #56	; 0x38
 80027ea:	dd00      	ble.n	80027ee <__aeabi_dmul+0x3ce>
 80027ec:	e676      	b.n	80024dc <__aeabi_dmul+0xbc>
 80027ee:	281f      	cmp	r0, #31
 80027f0:	dd5b      	ble.n	80028aa <__aeabi_dmul+0x48a>
 80027f2:	221f      	movs	r2, #31
 80027f4:	0023      	movs	r3, r4
 80027f6:	4252      	negs	r2, r2
 80027f8:	1a51      	subs	r1, r2, r1
 80027fa:	40cb      	lsrs	r3, r1
 80027fc:	0019      	movs	r1, r3
 80027fe:	2820      	cmp	r0, #32
 8002800:	d003      	beq.n	800280a <__aeabi_dmul+0x3ea>
 8002802:	4a3b      	ldr	r2, [pc, #236]	; (80028f0 <__aeabi_dmul+0x4d0>)
 8002804:	4462      	add	r2, ip
 8002806:	4094      	lsls	r4, r2
 8002808:	4325      	orrs	r5, r4
 800280a:	1e6a      	subs	r2, r5, #1
 800280c:	4195      	sbcs	r5, r2
 800280e:	002a      	movs	r2, r5
 8002810:	430a      	orrs	r2, r1
 8002812:	2107      	movs	r1, #7
 8002814:	000d      	movs	r5, r1
 8002816:	2400      	movs	r4, #0
 8002818:	4015      	ands	r5, r2
 800281a:	4211      	tst	r1, r2
 800281c:	d05b      	beq.n	80028d6 <__aeabi_dmul+0x4b6>
 800281e:	210f      	movs	r1, #15
 8002820:	2400      	movs	r4, #0
 8002822:	4011      	ands	r1, r2
 8002824:	2904      	cmp	r1, #4
 8002826:	d053      	beq.n	80028d0 <__aeabi_dmul+0x4b0>
 8002828:	1d11      	adds	r1, r2, #4
 800282a:	4291      	cmp	r1, r2
 800282c:	4192      	sbcs	r2, r2
 800282e:	4252      	negs	r2, r2
 8002830:	18a4      	adds	r4, r4, r2
 8002832:	000a      	movs	r2, r1
 8002834:	0223      	lsls	r3, r4, #8
 8002836:	d54b      	bpl.n	80028d0 <__aeabi_dmul+0x4b0>
 8002838:	2201      	movs	r2, #1
 800283a:	2400      	movs	r4, #0
 800283c:	2500      	movs	r5, #0
 800283e:	e650      	b.n	80024e2 <__aeabi_dmul+0xc2>
 8002840:	2380      	movs	r3, #128	; 0x80
 8002842:	031b      	lsls	r3, r3, #12
 8002844:	421c      	tst	r4, r3
 8002846:	d009      	beq.n	800285c <__aeabi_dmul+0x43c>
 8002848:	421e      	tst	r6, r3
 800284a:	d107      	bne.n	800285c <__aeabi_dmul+0x43c>
 800284c:	4333      	orrs	r3, r6
 800284e:	031c      	lsls	r4, r3, #12
 8002850:	4643      	mov	r3, r8
 8002852:	0015      	movs	r5, r2
 8002854:	0b24      	lsrs	r4, r4, #12
 8002856:	4a25      	ldr	r2, [pc, #148]	; (80028ec <__aeabi_dmul+0x4cc>)
 8002858:	9301      	str	r3, [sp, #4]
 800285a:	e642      	b.n	80024e2 <__aeabi_dmul+0xc2>
 800285c:	2280      	movs	r2, #128	; 0x80
 800285e:	0312      	lsls	r2, r2, #12
 8002860:	4314      	orrs	r4, r2
 8002862:	0324      	lsls	r4, r4, #12
 8002864:	4a21      	ldr	r2, [pc, #132]	; (80028ec <__aeabi_dmul+0x4cc>)
 8002866:	0b24      	lsrs	r4, r4, #12
 8002868:	9701      	str	r7, [sp, #4]
 800286a:	e63a      	b.n	80024e2 <__aeabi_dmul+0xc2>
 800286c:	f000 fd50 	bl	8003310 <__clzsi2>
 8002870:	0001      	movs	r1, r0
 8002872:	0002      	movs	r2, r0
 8002874:	3115      	adds	r1, #21
 8002876:	3220      	adds	r2, #32
 8002878:	291c      	cmp	r1, #28
 800287a:	dc00      	bgt.n	800287e <__aeabi_dmul+0x45e>
 800287c:	e74b      	b.n	8002716 <__aeabi_dmul+0x2f6>
 800287e:	0034      	movs	r4, r6
 8002880:	3808      	subs	r0, #8
 8002882:	2500      	movs	r5, #0
 8002884:	4084      	lsls	r4, r0
 8002886:	e750      	b.n	800272a <__aeabi_dmul+0x30a>
 8002888:	f000 fd42 	bl	8003310 <__clzsi2>
 800288c:	0003      	movs	r3, r0
 800288e:	001a      	movs	r2, r3
 8002890:	3215      	adds	r2, #21
 8002892:	3020      	adds	r0, #32
 8002894:	2a1c      	cmp	r2, #28
 8002896:	dc00      	bgt.n	800289a <__aeabi_dmul+0x47a>
 8002898:	e71e      	b.n	80026d8 <__aeabi_dmul+0x2b8>
 800289a:	4656      	mov	r6, sl
 800289c:	3b08      	subs	r3, #8
 800289e:	2200      	movs	r2, #0
 80028a0:	409e      	lsls	r6, r3
 80028a2:	e723      	b.n	80026ec <__aeabi_dmul+0x2cc>
 80028a4:	9b00      	ldr	r3, [sp, #0]
 80028a6:	469c      	mov	ip, r3
 80028a8:	e6e6      	b.n	8002678 <__aeabi_dmul+0x258>
 80028aa:	4912      	ldr	r1, [pc, #72]	; (80028f4 <__aeabi_dmul+0x4d4>)
 80028ac:	0022      	movs	r2, r4
 80028ae:	4461      	add	r1, ip
 80028b0:	002e      	movs	r6, r5
 80028b2:	408d      	lsls	r5, r1
 80028b4:	408a      	lsls	r2, r1
 80028b6:	40c6      	lsrs	r6, r0
 80028b8:	1e69      	subs	r1, r5, #1
 80028ba:	418d      	sbcs	r5, r1
 80028bc:	4332      	orrs	r2, r6
 80028be:	432a      	orrs	r2, r5
 80028c0:	40c4      	lsrs	r4, r0
 80028c2:	0753      	lsls	r3, r2, #29
 80028c4:	d0b6      	beq.n	8002834 <__aeabi_dmul+0x414>
 80028c6:	210f      	movs	r1, #15
 80028c8:	4011      	ands	r1, r2
 80028ca:	2904      	cmp	r1, #4
 80028cc:	d1ac      	bne.n	8002828 <__aeabi_dmul+0x408>
 80028ce:	e7b1      	b.n	8002834 <__aeabi_dmul+0x414>
 80028d0:	0765      	lsls	r5, r4, #29
 80028d2:	0264      	lsls	r4, r4, #9
 80028d4:	0b24      	lsrs	r4, r4, #12
 80028d6:	08d2      	lsrs	r2, r2, #3
 80028d8:	4315      	orrs	r5, r2
 80028da:	2200      	movs	r2, #0
 80028dc:	e601      	b.n	80024e2 <__aeabi_dmul+0xc2>
 80028de:	2280      	movs	r2, #128	; 0x80
 80028e0:	0312      	lsls	r2, r2, #12
 80028e2:	4314      	orrs	r4, r2
 80028e4:	0324      	lsls	r4, r4, #12
 80028e6:	4a01      	ldr	r2, [pc, #4]	; (80028ec <__aeabi_dmul+0x4cc>)
 80028e8:	0b24      	lsrs	r4, r4, #12
 80028ea:	e5fa      	b.n	80024e2 <__aeabi_dmul+0xc2>
 80028ec:	000007ff 	.word	0x000007ff
 80028f0:	0000043e 	.word	0x0000043e
 80028f4:	0000041e 	.word	0x0000041e

080028f8 <__aeabi_dsub>:
 80028f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80028fa:	4657      	mov	r7, sl
 80028fc:	464e      	mov	r6, r9
 80028fe:	4645      	mov	r5, r8
 8002900:	46de      	mov	lr, fp
 8002902:	b5e0      	push	{r5, r6, r7, lr}
 8002904:	001e      	movs	r6, r3
 8002906:	0017      	movs	r7, r2
 8002908:	004a      	lsls	r2, r1, #1
 800290a:	030b      	lsls	r3, r1, #12
 800290c:	0d52      	lsrs	r2, r2, #21
 800290e:	0a5b      	lsrs	r3, r3, #9
 8002910:	4690      	mov	r8, r2
 8002912:	0f42      	lsrs	r2, r0, #29
 8002914:	431a      	orrs	r2, r3
 8002916:	0fcd      	lsrs	r5, r1, #31
 8002918:	4ccd      	ldr	r4, [pc, #820]	; (8002c50 <__aeabi_dsub+0x358>)
 800291a:	0331      	lsls	r1, r6, #12
 800291c:	00c3      	lsls	r3, r0, #3
 800291e:	4694      	mov	ip, r2
 8002920:	0070      	lsls	r0, r6, #1
 8002922:	0f7a      	lsrs	r2, r7, #29
 8002924:	0a49      	lsrs	r1, r1, #9
 8002926:	00ff      	lsls	r7, r7, #3
 8002928:	469a      	mov	sl, r3
 800292a:	46b9      	mov	r9, r7
 800292c:	0d40      	lsrs	r0, r0, #21
 800292e:	0ff6      	lsrs	r6, r6, #31
 8002930:	4311      	orrs	r1, r2
 8002932:	42a0      	cmp	r0, r4
 8002934:	d100      	bne.n	8002938 <__aeabi_dsub+0x40>
 8002936:	e0b1      	b.n	8002a9c <__aeabi_dsub+0x1a4>
 8002938:	2201      	movs	r2, #1
 800293a:	4056      	eors	r6, r2
 800293c:	46b3      	mov	fp, r6
 800293e:	42b5      	cmp	r5, r6
 8002940:	d100      	bne.n	8002944 <__aeabi_dsub+0x4c>
 8002942:	e088      	b.n	8002a56 <__aeabi_dsub+0x15e>
 8002944:	4642      	mov	r2, r8
 8002946:	1a12      	subs	r2, r2, r0
 8002948:	2a00      	cmp	r2, #0
 800294a:	dc00      	bgt.n	800294e <__aeabi_dsub+0x56>
 800294c:	e0ae      	b.n	8002aac <__aeabi_dsub+0x1b4>
 800294e:	2800      	cmp	r0, #0
 8002950:	d100      	bne.n	8002954 <__aeabi_dsub+0x5c>
 8002952:	e0c1      	b.n	8002ad8 <__aeabi_dsub+0x1e0>
 8002954:	48be      	ldr	r0, [pc, #760]	; (8002c50 <__aeabi_dsub+0x358>)
 8002956:	4580      	cmp	r8, r0
 8002958:	d100      	bne.n	800295c <__aeabi_dsub+0x64>
 800295a:	e151      	b.n	8002c00 <__aeabi_dsub+0x308>
 800295c:	2080      	movs	r0, #128	; 0x80
 800295e:	0400      	lsls	r0, r0, #16
 8002960:	4301      	orrs	r1, r0
 8002962:	2a38      	cmp	r2, #56	; 0x38
 8002964:	dd00      	ble.n	8002968 <__aeabi_dsub+0x70>
 8002966:	e17b      	b.n	8002c60 <__aeabi_dsub+0x368>
 8002968:	2a1f      	cmp	r2, #31
 800296a:	dd00      	ble.n	800296e <__aeabi_dsub+0x76>
 800296c:	e1ee      	b.n	8002d4c <__aeabi_dsub+0x454>
 800296e:	2020      	movs	r0, #32
 8002970:	003e      	movs	r6, r7
 8002972:	1a80      	subs	r0, r0, r2
 8002974:	000c      	movs	r4, r1
 8002976:	40d6      	lsrs	r6, r2
 8002978:	40d1      	lsrs	r1, r2
 800297a:	4087      	lsls	r7, r0
 800297c:	4662      	mov	r2, ip
 800297e:	4084      	lsls	r4, r0
 8002980:	1a52      	subs	r2, r2, r1
 8002982:	1e78      	subs	r0, r7, #1
 8002984:	4187      	sbcs	r7, r0
 8002986:	4694      	mov	ip, r2
 8002988:	4334      	orrs	r4, r6
 800298a:	4327      	orrs	r7, r4
 800298c:	1bdc      	subs	r4, r3, r7
 800298e:	42a3      	cmp	r3, r4
 8002990:	419b      	sbcs	r3, r3
 8002992:	4662      	mov	r2, ip
 8002994:	425b      	negs	r3, r3
 8002996:	1ad3      	subs	r3, r2, r3
 8002998:	4699      	mov	r9, r3
 800299a:	464b      	mov	r3, r9
 800299c:	021b      	lsls	r3, r3, #8
 800299e:	d400      	bmi.n	80029a2 <__aeabi_dsub+0xaa>
 80029a0:	e118      	b.n	8002bd4 <__aeabi_dsub+0x2dc>
 80029a2:	464b      	mov	r3, r9
 80029a4:	0258      	lsls	r0, r3, #9
 80029a6:	0a43      	lsrs	r3, r0, #9
 80029a8:	4699      	mov	r9, r3
 80029aa:	464b      	mov	r3, r9
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d100      	bne.n	80029b2 <__aeabi_dsub+0xba>
 80029b0:	e137      	b.n	8002c22 <__aeabi_dsub+0x32a>
 80029b2:	4648      	mov	r0, r9
 80029b4:	f000 fcac 	bl	8003310 <__clzsi2>
 80029b8:	0001      	movs	r1, r0
 80029ba:	3908      	subs	r1, #8
 80029bc:	2320      	movs	r3, #32
 80029be:	0022      	movs	r2, r4
 80029c0:	4648      	mov	r0, r9
 80029c2:	1a5b      	subs	r3, r3, r1
 80029c4:	40da      	lsrs	r2, r3
 80029c6:	4088      	lsls	r0, r1
 80029c8:	408c      	lsls	r4, r1
 80029ca:	4643      	mov	r3, r8
 80029cc:	4310      	orrs	r0, r2
 80029ce:	4588      	cmp	r8, r1
 80029d0:	dd00      	ble.n	80029d4 <__aeabi_dsub+0xdc>
 80029d2:	e136      	b.n	8002c42 <__aeabi_dsub+0x34a>
 80029d4:	1ac9      	subs	r1, r1, r3
 80029d6:	1c4b      	adds	r3, r1, #1
 80029d8:	2b1f      	cmp	r3, #31
 80029da:	dd00      	ble.n	80029de <__aeabi_dsub+0xe6>
 80029dc:	e0ea      	b.n	8002bb4 <__aeabi_dsub+0x2bc>
 80029de:	2220      	movs	r2, #32
 80029e0:	0026      	movs	r6, r4
 80029e2:	1ad2      	subs	r2, r2, r3
 80029e4:	0001      	movs	r1, r0
 80029e6:	4094      	lsls	r4, r2
 80029e8:	40de      	lsrs	r6, r3
 80029ea:	40d8      	lsrs	r0, r3
 80029ec:	2300      	movs	r3, #0
 80029ee:	4091      	lsls	r1, r2
 80029f0:	1e62      	subs	r2, r4, #1
 80029f2:	4194      	sbcs	r4, r2
 80029f4:	4681      	mov	r9, r0
 80029f6:	4698      	mov	r8, r3
 80029f8:	4331      	orrs	r1, r6
 80029fa:	430c      	orrs	r4, r1
 80029fc:	0763      	lsls	r3, r4, #29
 80029fe:	d009      	beq.n	8002a14 <__aeabi_dsub+0x11c>
 8002a00:	230f      	movs	r3, #15
 8002a02:	4023      	ands	r3, r4
 8002a04:	2b04      	cmp	r3, #4
 8002a06:	d005      	beq.n	8002a14 <__aeabi_dsub+0x11c>
 8002a08:	1d23      	adds	r3, r4, #4
 8002a0a:	42a3      	cmp	r3, r4
 8002a0c:	41a4      	sbcs	r4, r4
 8002a0e:	4264      	negs	r4, r4
 8002a10:	44a1      	add	r9, r4
 8002a12:	001c      	movs	r4, r3
 8002a14:	464b      	mov	r3, r9
 8002a16:	021b      	lsls	r3, r3, #8
 8002a18:	d400      	bmi.n	8002a1c <__aeabi_dsub+0x124>
 8002a1a:	e0de      	b.n	8002bda <__aeabi_dsub+0x2e2>
 8002a1c:	4641      	mov	r1, r8
 8002a1e:	4b8c      	ldr	r3, [pc, #560]	; (8002c50 <__aeabi_dsub+0x358>)
 8002a20:	3101      	adds	r1, #1
 8002a22:	4299      	cmp	r1, r3
 8002a24:	d100      	bne.n	8002a28 <__aeabi_dsub+0x130>
 8002a26:	e0e7      	b.n	8002bf8 <__aeabi_dsub+0x300>
 8002a28:	464b      	mov	r3, r9
 8002a2a:	488a      	ldr	r0, [pc, #552]	; (8002c54 <__aeabi_dsub+0x35c>)
 8002a2c:	08e4      	lsrs	r4, r4, #3
 8002a2e:	4003      	ands	r3, r0
 8002a30:	0018      	movs	r0, r3
 8002a32:	0549      	lsls	r1, r1, #21
 8002a34:	075b      	lsls	r3, r3, #29
 8002a36:	0240      	lsls	r0, r0, #9
 8002a38:	4323      	orrs	r3, r4
 8002a3a:	0d4a      	lsrs	r2, r1, #21
 8002a3c:	0b04      	lsrs	r4, r0, #12
 8002a3e:	0512      	lsls	r2, r2, #20
 8002a40:	07ed      	lsls	r5, r5, #31
 8002a42:	4322      	orrs	r2, r4
 8002a44:	432a      	orrs	r2, r5
 8002a46:	0018      	movs	r0, r3
 8002a48:	0011      	movs	r1, r2
 8002a4a:	bcf0      	pop	{r4, r5, r6, r7}
 8002a4c:	46bb      	mov	fp, r7
 8002a4e:	46b2      	mov	sl, r6
 8002a50:	46a9      	mov	r9, r5
 8002a52:	46a0      	mov	r8, r4
 8002a54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002a56:	4642      	mov	r2, r8
 8002a58:	1a12      	subs	r2, r2, r0
 8002a5a:	2a00      	cmp	r2, #0
 8002a5c:	dd52      	ble.n	8002b04 <__aeabi_dsub+0x20c>
 8002a5e:	2800      	cmp	r0, #0
 8002a60:	d100      	bne.n	8002a64 <__aeabi_dsub+0x16c>
 8002a62:	e09c      	b.n	8002b9e <__aeabi_dsub+0x2a6>
 8002a64:	45a0      	cmp	r8, r4
 8002a66:	d100      	bne.n	8002a6a <__aeabi_dsub+0x172>
 8002a68:	e0ca      	b.n	8002c00 <__aeabi_dsub+0x308>
 8002a6a:	2080      	movs	r0, #128	; 0x80
 8002a6c:	0400      	lsls	r0, r0, #16
 8002a6e:	4301      	orrs	r1, r0
 8002a70:	2a38      	cmp	r2, #56	; 0x38
 8002a72:	dd00      	ble.n	8002a76 <__aeabi_dsub+0x17e>
 8002a74:	e149      	b.n	8002d0a <__aeabi_dsub+0x412>
 8002a76:	2a1f      	cmp	r2, #31
 8002a78:	dc00      	bgt.n	8002a7c <__aeabi_dsub+0x184>
 8002a7a:	e197      	b.n	8002dac <__aeabi_dsub+0x4b4>
 8002a7c:	0010      	movs	r0, r2
 8002a7e:	000e      	movs	r6, r1
 8002a80:	3820      	subs	r0, #32
 8002a82:	40c6      	lsrs	r6, r0
 8002a84:	2a20      	cmp	r2, #32
 8002a86:	d004      	beq.n	8002a92 <__aeabi_dsub+0x19a>
 8002a88:	2040      	movs	r0, #64	; 0x40
 8002a8a:	1a82      	subs	r2, r0, r2
 8002a8c:	4091      	lsls	r1, r2
 8002a8e:	430f      	orrs	r7, r1
 8002a90:	46b9      	mov	r9, r7
 8002a92:	464c      	mov	r4, r9
 8002a94:	1e62      	subs	r2, r4, #1
 8002a96:	4194      	sbcs	r4, r2
 8002a98:	4334      	orrs	r4, r6
 8002a9a:	e13a      	b.n	8002d12 <__aeabi_dsub+0x41a>
 8002a9c:	000a      	movs	r2, r1
 8002a9e:	433a      	orrs	r2, r7
 8002aa0:	d028      	beq.n	8002af4 <__aeabi_dsub+0x1fc>
 8002aa2:	46b3      	mov	fp, r6
 8002aa4:	42b5      	cmp	r5, r6
 8002aa6:	d02b      	beq.n	8002b00 <__aeabi_dsub+0x208>
 8002aa8:	4a6b      	ldr	r2, [pc, #428]	; (8002c58 <__aeabi_dsub+0x360>)
 8002aaa:	4442      	add	r2, r8
 8002aac:	2a00      	cmp	r2, #0
 8002aae:	d05d      	beq.n	8002b6c <__aeabi_dsub+0x274>
 8002ab0:	4642      	mov	r2, r8
 8002ab2:	4644      	mov	r4, r8
 8002ab4:	1a82      	subs	r2, r0, r2
 8002ab6:	2c00      	cmp	r4, #0
 8002ab8:	d000      	beq.n	8002abc <__aeabi_dsub+0x1c4>
 8002aba:	e0f5      	b.n	8002ca8 <__aeabi_dsub+0x3b0>
 8002abc:	4665      	mov	r5, ip
 8002abe:	431d      	orrs	r5, r3
 8002ac0:	d100      	bne.n	8002ac4 <__aeabi_dsub+0x1cc>
 8002ac2:	e19c      	b.n	8002dfe <__aeabi_dsub+0x506>
 8002ac4:	1e55      	subs	r5, r2, #1
 8002ac6:	2a01      	cmp	r2, #1
 8002ac8:	d100      	bne.n	8002acc <__aeabi_dsub+0x1d4>
 8002aca:	e1fb      	b.n	8002ec4 <__aeabi_dsub+0x5cc>
 8002acc:	4c60      	ldr	r4, [pc, #384]	; (8002c50 <__aeabi_dsub+0x358>)
 8002ace:	42a2      	cmp	r2, r4
 8002ad0:	d100      	bne.n	8002ad4 <__aeabi_dsub+0x1dc>
 8002ad2:	e1bd      	b.n	8002e50 <__aeabi_dsub+0x558>
 8002ad4:	002a      	movs	r2, r5
 8002ad6:	e0f0      	b.n	8002cba <__aeabi_dsub+0x3c2>
 8002ad8:	0008      	movs	r0, r1
 8002ada:	4338      	orrs	r0, r7
 8002adc:	d100      	bne.n	8002ae0 <__aeabi_dsub+0x1e8>
 8002ade:	e0c3      	b.n	8002c68 <__aeabi_dsub+0x370>
 8002ae0:	1e50      	subs	r0, r2, #1
 8002ae2:	2a01      	cmp	r2, #1
 8002ae4:	d100      	bne.n	8002ae8 <__aeabi_dsub+0x1f0>
 8002ae6:	e1a8      	b.n	8002e3a <__aeabi_dsub+0x542>
 8002ae8:	4c59      	ldr	r4, [pc, #356]	; (8002c50 <__aeabi_dsub+0x358>)
 8002aea:	42a2      	cmp	r2, r4
 8002aec:	d100      	bne.n	8002af0 <__aeabi_dsub+0x1f8>
 8002aee:	e087      	b.n	8002c00 <__aeabi_dsub+0x308>
 8002af0:	0002      	movs	r2, r0
 8002af2:	e736      	b.n	8002962 <__aeabi_dsub+0x6a>
 8002af4:	2201      	movs	r2, #1
 8002af6:	4056      	eors	r6, r2
 8002af8:	46b3      	mov	fp, r6
 8002afa:	42b5      	cmp	r5, r6
 8002afc:	d000      	beq.n	8002b00 <__aeabi_dsub+0x208>
 8002afe:	e721      	b.n	8002944 <__aeabi_dsub+0x4c>
 8002b00:	4a55      	ldr	r2, [pc, #340]	; (8002c58 <__aeabi_dsub+0x360>)
 8002b02:	4442      	add	r2, r8
 8002b04:	2a00      	cmp	r2, #0
 8002b06:	d100      	bne.n	8002b0a <__aeabi_dsub+0x212>
 8002b08:	e0b5      	b.n	8002c76 <__aeabi_dsub+0x37e>
 8002b0a:	4642      	mov	r2, r8
 8002b0c:	4644      	mov	r4, r8
 8002b0e:	1a82      	subs	r2, r0, r2
 8002b10:	2c00      	cmp	r4, #0
 8002b12:	d100      	bne.n	8002b16 <__aeabi_dsub+0x21e>
 8002b14:	e138      	b.n	8002d88 <__aeabi_dsub+0x490>
 8002b16:	4e4e      	ldr	r6, [pc, #312]	; (8002c50 <__aeabi_dsub+0x358>)
 8002b18:	42b0      	cmp	r0, r6
 8002b1a:	d100      	bne.n	8002b1e <__aeabi_dsub+0x226>
 8002b1c:	e1de      	b.n	8002edc <__aeabi_dsub+0x5e4>
 8002b1e:	2680      	movs	r6, #128	; 0x80
 8002b20:	4664      	mov	r4, ip
 8002b22:	0436      	lsls	r6, r6, #16
 8002b24:	4334      	orrs	r4, r6
 8002b26:	46a4      	mov	ip, r4
 8002b28:	2a38      	cmp	r2, #56	; 0x38
 8002b2a:	dd00      	ble.n	8002b2e <__aeabi_dsub+0x236>
 8002b2c:	e196      	b.n	8002e5c <__aeabi_dsub+0x564>
 8002b2e:	2a1f      	cmp	r2, #31
 8002b30:	dd00      	ble.n	8002b34 <__aeabi_dsub+0x23c>
 8002b32:	e224      	b.n	8002f7e <__aeabi_dsub+0x686>
 8002b34:	2620      	movs	r6, #32
 8002b36:	1ab4      	subs	r4, r6, r2
 8002b38:	46a2      	mov	sl, r4
 8002b3a:	4664      	mov	r4, ip
 8002b3c:	4656      	mov	r6, sl
 8002b3e:	40b4      	lsls	r4, r6
 8002b40:	46a1      	mov	r9, r4
 8002b42:	001c      	movs	r4, r3
 8002b44:	464e      	mov	r6, r9
 8002b46:	40d4      	lsrs	r4, r2
 8002b48:	4326      	orrs	r6, r4
 8002b4a:	0034      	movs	r4, r6
 8002b4c:	4656      	mov	r6, sl
 8002b4e:	40b3      	lsls	r3, r6
 8002b50:	1e5e      	subs	r6, r3, #1
 8002b52:	41b3      	sbcs	r3, r6
 8002b54:	431c      	orrs	r4, r3
 8002b56:	4663      	mov	r3, ip
 8002b58:	40d3      	lsrs	r3, r2
 8002b5a:	18c9      	adds	r1, r1, r3
 8002b5c:	19e4      	adds	r4, r4, r7
 8002b5e:	42bc      	cmp	r4, r7
 8002b60:	41bf      	sbcs	r7, r7
 8002b62:	427f      	negs	r7, r7
 8002b64:	46b9      	mov	r9, r7
 8002b66:	4680      	mov	r8, r0
 8002b68:	4489      	add	r9, r1
 8002b6a:	e0d8      	b.n	8002d1e <__aeabi_dsub+0x426>
 8002b6c:	4640      	mov	r0, r8
 8002b6e:	4c3b      	ldr	r4, [pc, #236]	; (8002c5c <__aeabi_dsub+0x364>)
 8002b70:	3001      	adds	r0, #1
 8002b72:	4220      	tst	r0, r4
 8002b74:	d000      	beq.n	8002b78 <__aeabi_dsub+0x280>
 8002b76:	e0b4      	b.n	8002ce2 <__aeabi_dsub+0x3ea>
 8002b78:	4640      	mov	r0, r8
 8002b7a:	2800      	cmp	r0, #0
 8002b7c:	d000      	beq.n	8002b80 <__aeabi_dsub+0x288>
 8002b7e:	e144      	b.n	8002e0a <__aeabi_dsub+0x512>
 8002b80:	4660      	mov	r0, ip
 8002b82:	4318      	orrs	r0, r3
 8002b84:	d100      	bne.n	8002b88 <__aeabi_dsub+0x290>
 8002b86:	e190      	b.n	8002eaa <__aeabi_dsub+0x5b2>
 8002b88:	0008      	movs	r0, r1
 8002b8a:	4338      	orrs	r0, r7
 8002b8c:	d000      	beq.n	8002b90 <__aeabi_dsub+0x298>
 8002b8e:	e1aa      	b.n	8002ee6 <__aeabi_dsub+0x5ee>
 8002b90:	4661      	mov	r1, ip
 8002b92:	08db      	lsrs	r3, r3, #3
 8002b94:	0749      	lsls	r1, r1, #29
 8002b96:	430b      	orrs	r3, r1
 8002b98:	4661      	mov	r1, ip
 8002b9a:	08cc      	lsrs	r4, r1, #3
 8002b9c:	e027      	b.n	8002bee <__aeabi_dsub+0x2f6>
 8002b9e:	0008      	movs	r0, r1
 8002ba0:	4338      	orrs	r0, r7
 8002ba2:	d061      	beq.n	8002c68 <__aeabi_dsub+0x370>
 8002ba4:	1e50      	subs	r0, r2, #1
 8002ba6:	2a01      	cmp	r2, #1
 8002ba8:	d100      	bne.n	8002bac <__aeabi_dsub+0x2b4>
 8002baa:	e139      	b.n	8002e20 <__aeabi_dsub+0x528>
 8002bac:	42a2      	cmp	r2, r4
 8002bae:	d027      	beq.n	8002c00 <__aeabi_dsub+0x308>
 8002bb0:	0002      	movs	r2, r0
 8002bb2:	e75d      	b.n	8002a70 <__aeabi_dsub+0x178>
 8002bb4:	0002      	movs	r2, r0
 8002bb6:	391f      	subs	r1, #31
 8002bb8:	40ca      	lsrs	r2, r1
 8002bba:	0011      	movs	r1, r2
 8002bbc:	2b20      	cmp	r3, #32
 8002bbe:	d003      	beq.n	8002bc8 <__aeabi_dsub+0x2d0>
 8002bc0:	2240      	movs	r2, #64	; 0x40
 8002bc2:	1ad3      	subs	r3, r2, r3
 8002bc4:	4098      	lsls	r0, r3
 8002bc6:	4304      	orrs	r4, r0
 8002bc8:	1e63      	subs	r3, r4, #1
 8002bca:	419c      	sbcs	r4, r3
 8002bcc:	2300      	movs	r3, #0
 8002bce:	4699      	mov	r9, r3
 8002bd0:	4698      	mov	r8, r3
 8002bd2:	430c      	orrs	r4, r1
 8002bd4:	0763      	lsls	r3, r4, #29
 8002bd6:	d000      	beq.n	8002bda <__aeabi_dsub+0x2e2>
 8002bd8:	e712      	b.n	8002a00 <__aeabi_dsub+0x108>
 8002bda:	464b      	mov	r3, r9
 8002bdc:	464a      	mov	r2, r9
 8002bde:	08e4      	lsrs	r4, r4, #3
 8002be0:	075b      	lsls	r3, r3, #29
 8002be2:	4323      	orrs	r3, r4
 8002be4:	08d4      	lsrs	r4, r2, #3
 8002be6:	4642      	mov	r2, r8
 8002be8:	4919      	ldr	r1, [pc, #100]	; (8002c50 <__aeabi_dsub+0x358>)
 8002bea:	428a      	cmp	r2, r1
 8002bec:	d00e      	beq.n	8002c0c <__aeabi_dsub+0x314>
 8002bee:	0324      	lsls	r4, r4, #12
 8002bf0:	0552      	lsls	r2, r2, #21
 8002bf2:	0b24      	lsrs	r4, r4, #12
 8002bf4:	0d52      	lsrs	r2, r2, #21
 8002bf6:	e722      	b.n	8002a3e <__aeabi_dsub+0x146>
 8002bf8:	000a      	movs	r2, r1
 8002bfa:	2400      	movs	r4, #0
 8002bfc:	2300      	movs	r3, #0
 8002bfe:	e71e      	b.n	8002a3e <__aeabi_dsub+0x146>
 8002c00:	08db      	lsrs	r3, r3, #3
 8002c02:	4662      	mov	r2, ip
 8002c04:	0752      	lsls	r2, r2, #29
 8002c06:	4313      	orrs	r3, r2
 8002c08:	4662      	mov	r2, ip
 8002c0a:	08d4      	lsrs	r4, r2, #3
 8002c0c:	001a      	movs	r2, r3
 8002c0e:	4322      	orrs	r2, r4
 8002c10:	d100      	bne.n	8002c14 <__aeabi_dsub+0x31c>
 8002c12:	e1fc      	b.n	800300e <__aeabi_dsub+0x716>
 8002c14:	2280      	movs	r2, #128	; 0x80
 8002c16:	0312      	lsls	r2, r2, #12
 8002c18:	4314      	orrs	r4, r2
 8002c1a:	0324      	lsls	r4, r4, #12
 8002c1c:	4a0c      	ldr	r2, [pc, #48]	; (8002c50 <__aeabi_dsub+0x358>)
 8002c1e:	0b24      	lsrs	r4, r4, #12
 8002c20:	e70d      	b.n	8002a3e <__aeabi_dsub+0x146>
 8002c22:	0020      	movs	r0, r4
 8002c24:	f000 fb74 	bl	8003310 <__clzsi2>
 8002c28:	0001      	movs	r1, r0
 8002c2a:	3118      	adds	r1, #24
 8002c2c:	291f      	cmp	r1, #31
 8002c2e:	dc00      	bgt.n	8002c32 <__aeabi_dsub+0x33a>
 8002c30:	e6c4      	b.n	80029bc <__aeabi_dsub+0xc4>
 8002c32:	3808      	subs	r0, #8
 8002c34:	4084      	lsls	r4, r0
 8002c36:	4643      	mov	r3, r8
 8002c38:	0020      	movs	r0, r4
 8002c3a:	2400      	movs	r4, #0
 8002c3c:	4588      	cmp	r8, r1
 8002c3e:	dc00      	bgt.n	8002c42 <__aeabi_dsub+0x34a>
 8002c40:	e6c8      	b.n	80029d4 <__aeabi_dsub+0xdc>
 8002c42:	4a04      	ldr	r2, [pc, #16]	; (8002c54 <__aeabi_dsub+0x35c>)
 8002c44:	1a5b      	subs	r3, r3, r1
 8002c46:	4010      	ands	r0, r2
 8002c48:	4698      	mov	r8, r3
 8002c4a:	4681      	mov	r9, r0
 8002c4c:	e6d6      	b.n	80029fc <__aeabi_dsub+0x104>
 8002c4e:	46c0      	nop			; (mov r8, r8)
 8002c50:	000007ff 	.word	0x000007ff
 8002c54:	ff7fffff 	.word	0xff7fffff
 8002c58:	fffff801 	.word	0xfffff801
 8002c5c:	000007fe 	.word	0x000007fe
 8002c60:	430f      	orrs	r7, r1
 8002c62:	1e7a      	subs	r2, r7, #1
 8002c64:	4197      	sbcs	r7, r2
 8002c66:	e691      	b.n	800298c <__aeabi_dsub+0x94>
 8002c68:	4661      	mov	r1, ip
 8002c6a:	08db      	lsrs	r3, r3, #3
 8002c6c:	0749      	lsls	r1, r1, #29
 8002c6e:	430b      	orrs	r3, r1
 8002c70:	4661      	mov	r1, ip
 8002c72:	08cc      	lsrs	r4, r1, #3
 8002c74:	e7b8      	b.n	8002be8 <__aeabi_dsub+0x2f0>
 8002c76:	4640      	mov	r0, r8
 8002c78:	4cd3      	ldr	r4, [pc, #844]	; (8002fc8 <__aeabi_dsub+0x6d0>)
 8002c7a:	3001      	adds	r0, #1
 8002c7c:	4220      	tst	r0, r4
 8002c7e:	d000      	beq.n	8002c82 <__aeabi_dsub+0x38a>
 8002c80:	e0a2      	b.n	8002dc8 <__aeabi_dsub+0x4d0>
 8002c82:	4640      	mov	r0, r8
 8002c84:	2800      	cmp	r0, #0
 8002c86:	d000      	beq.n	8002c8a <__aeabi_dsub+0x392>
 8002c88:	e101      	b.n	8002e8e <__aeabi_dsub+0x596>
 8002c8a:	4660      	mov	r0, ip
 8002c8c:	4318      	orrs	r0, r3
 8002c8e:	d100      	bne.n	8002c92 <__aeabi_dsub+0x39a>
 8002c90:	e15e      	b.n	8002f50 <__aeabi_dsub+0x658>
 8002c92:	0008      	movs	r0, r1
 8002c94:	4338      	orrs	r0, r7
 8002c96:	d000      	beq.n	8002c9a <__aeabi_dsub+0x3a2>
 8002c98:	e15f      	b.n	8002f5a <__aeabi_dsub+0x662>
 8002c9a:	4661      	mov	r1, ip
 8002c9c:	08db      	lsrs	r3, r3, #3
 8002c9e:	0749      	lsls	r1, r1, #29
 8002ca0:	430b      	orrs	r3, r1
 8002ca2:	4661      	mov	r1, ip
 8002ca4:	08cc      	lsrs	r4, r1, #3
 8002ca6:	e7a2      	b.n	8002bee <__aeabi_dsub+0x2f6>
 8002ca8:	4dc8      	ldr	r5, [pc, #800]	; (8002fcc <__aeabi_dsub+0x6d4>)
 8002caa:	42a8      	cmp	r0, r5
 8002cac:	d100      	bne.n	8002cb0 <__aeabi_dsub+0x3b8>
 8002cae:	e0cf      	b.n	8002e50 <__aeabi_dsub+0x558>
 8002cb0:	2580      	movs	r5, #128	; 0x80
 8002cb2:	4664      	mov	r4, ip
 8002cb4:	042d      	lsls	r5, r5, #16
 8002cb6:	432c      	orrs	r4, r5
 8002cb8:	46a4      	mov	ip, r4
 8002cba:	2a38      	cmp	r2, #56	; 0x38
 8002cbc:	dc56      	bgt.n	8002d6c <__aeabi_dsub+0x474>
 8002cbe:	2a1f      	cmp	r2, #31
 8002cc0:	dd00      	ble.n	8002cc4 <__aeabi_dsub+0x3cc>
 8002cc2:	e0d1      	b.n	8002e68 <__aeabi_dsub+0x570>
 8002cc4:	2520      	movs	r5, #32
 8002cc6:	001e      	movs	r6, r3
 8002cc8:	1aad      	subs	r5, r5, r2
 8002cca:	4664      	mov	r4, ip
 8002ccc:	40ab      	lsls	r3, r5
 8002cce:	40ac      	lsls	r4, r5
 8002cd0:	40d6      	lsrs	r6, r2
 8002cd2:	1e5d      	subs	r5, r3, #1
 8002cd4:	41ab      	sbcs	r3, r5
 8002cd6:	4334      	orrs	r4, r6
 8002cd8:	4323      	orrs	r3, r4
 8002cda:	4664      	mov	r4, ip
 8002cdc:	40d4      	lsrs	r4, r2
 8002cde:	1b09      	subs	r1, r1, r4
 8002ce0:	e049      	b.n	8002d76 <__aeabi_dsub+0x47e>
 8002ce2:	4660      	mov	r0, ip
 8002ce4:	1bdc      	subs	r4, r3, r7
 8002ce6:	1a46      	subs	r6, r0, r1
 8002ce8:	42a3      	cmp	r3, r4
 8002cea:	4180      	sbcs	r0, r0
 8002cec:	4240      	negs	r0, r0
 8002cee:	4681      	mov	r9, r0
 8002cf0:	0030      	movs	r0, r6
 8002cf2:	464e      	mov	r6, r9
 8002cf4:	1b80      	subs	r0, r0, r6
 8002cf6:	4681      	mov	r9, r0
 8002cf8:	0200      	lsls	r0, r0, #8
 8002cfa:	d476      	bmi.n	8002dea <__aeabi_dsub+0x4f2>
 8002cfc:	464b      	mov	r3, r9
 8002cfe:	4323      	orrs	r3, r4
 8002d00:	d000      	beq.n	8002d04 <__aeabi_dsub+0x40c>
 8002d02:	e652      	b.n	80029aa <__aeabi_dsub+0xb2>
 8002d04:	2400      	movs	r4, #0
 8002d06:	2500      	movs	r5, #0
 8002d08:	e771      	b.n	8002bee <__aeabi_dsub+0x2f6>
 8002d0a:	4339      	orrs	r1, r7
 8002d0c:	000c      	movs	r4, r1
 8002d0e:	1e62      	subs	r2, r4, #1
 8002d10:	4194      	sbcs	r4, r2
 8002d12:	18e4      	adds	r4, r4, r3
 8002d14:	429c      	cmp	r4, r3
 8002d16:	419b      	sbcs	r3, r3
 8002d18:	425b      	negs	r3, r3
 8002d1a:	4463      	add	r3, ip
 8002d1c:	4699      	mov	r9, r3
 8002d1e:	464b      	mov	r3, r9
 8002d20:	021b      	lsls	r3, r3, #8
 8002d22:	d400      	bmi.n	8002d26 <__aeabi_dsub+0x42e>
 8002d24:	e756      	b.n	8002bd4 <__aeabi_dsub+0x2dc>
 8002d26:	2301      	movs	r3, #1
 8002d28:	469c      	mov	ip, r3
 8002d2a:	4ba8      	ldr	r3, [pc, #672]	; (8002fcc <__aeabi_dsub+0x6d4>)
 8002d2c:	44e0      	add	r8, ip
 8002d2e:	4598      	cmp	r8, r3
 8002d30:	d038      	beq.n	8002da4 <__aeabi_dsub+0x4ac>
 8002d32:	464b      	mov	r3, r9
 8002d34:	48a6      	ldr	r0, [pc, #664]	; (8002fd0 <__aeabi_dsub+0x6d8>)
 8002d36:	2201      	movs	r2, #1
 8002d38:	4003      	ands	r3, r0
 8002d3a:	0018      	movs	r0, r3
 8002d3c:	0863      	lsrs	r3, r4, #1
 8002d3e:	4014      	ands	r4, r2
 8002d40:	431c      	orrs	r4, r3
 8002d42:	07c3      	lsls	r3, r0, #31
 8002d44:	431c      	orrs	r4, r3
 8002d46:	0843      	lsrs	r3, r0, #1
 8002d48:	4699      	mov	r9, r3
 8002d4a:	e657      	b.n	80029fc <__aeabi_dsub+0x104>
 8002d4c:	0010      	movs	r0, r2
 8002d4e:	000e      	movs	r6, r1
 8002d50:	3820      	subs	r0, #32
 8002d52:	40c6      	lsrs	r6, r0
 8002d54:	2a20      	cmp	r2, #32
 8002d56:	d004      	beq.n	8002d62 <__aeabi_dsub+0x46a>
 8002d58:	2040      	movs	r0, #64	; 0x40
 8002d5a:	1a82      	subs	r2, r0, r2
 8002d5c:	4091      	lsls	r1, r2
 8002d5e:	430f      	orrs	r7, r1
 8002d60:	46b9      	mov	r9, r7
 8002d62:	464f      	mov	r7, r9
 8002d64:	1e7a      	subs	r2, r7, #1
 8002d66:	4197      	sbcs	r7, r2
 8002d68:	4337      	orrs	r7, r6
 8002d6a:	e60f      	b.n	800298c <__aeabi_dsub+0x94>
 8002d6c:	4662      	mov	r2, ip
 8002d6e:	431a      	orrs	r2, r3
 8002d70:	0013      	movs	r3, r2
 8002d72:	1e5a      	subs	r2, r3, #1
 8002d74:	4193      	sbcs	r3, r2
 8002d76:	1afc      	subs	r4, r7, r3
 8002d78:	42a7      	cmp	r7, r4
 8002d7a:	41bf      	sbcs	r7, r7
 8002d7c:	427f      	negs	r7, r7
 8002d7e:	1bcb      	subs	r3, r1, r7
 8002d80:	4699      	mov	r9, r3
 8002d82:	465d      	mov	r5, fp
 8002d84:	4680      	mov	r8, r0
 8002d86:	e608      	b.n	800299a <__aeabi_dsub+0xa2>
 8002d88:	4666      	mov	r6, ip
 8002d8a:	431e      	orrs	r6, r3
 8002d8c:	d100      	bne.n	8002d90 <__aeabi_dsub+0x498>
 8002d8e:	e0be      	b.n	8002f0e <__aeabi_dsub+0x616>
 8002d90:	1e56      	subs	r6, r2, #1
 8002d92:	2a01      	cmp	r2, #1
 8002d94:	d100      	bne.n	8002d98 <__aeabi_dsub+0x4a0>
 8002d96:	e109      	b.n	8002fac <__aeabi_dsub+0x6b4>
 8002d98:	4c8c      	ldr	r4, [pc, #560]	; (8002fcc <__aeabi_dsub+0x6d4>)
 8002d9a:	42a2      	cmp	r2, r4
 8002d9c:	d100      	bne.n	8002da0 <__aeabi_dsub+0x4a8>
 8002d9e:	e119      	b.n	8002fd4 <__aeabi_dsub+0x6dc>
 8002da0:	0032      	movs	r2, r6
 8002da2:	e6c1      	b.n	8002b28 <__aeabi_dsub+0x230>
 8002da4:	4642      	mov	r2, r8
 8002da6:	2400      	movs	r4, #0
 8002da8:	2300      	movs	r3, #0
 8002daa:	e648      	b.n	8002a3e <__aeabi_dsub+0x146>
 8002dac:	2020      	movs	r0, #32
 8002dae:	000c      	movs	r4, r1
 8002db0:	1a80      	subs	r0, r0, r2
 8002db2:	003e      	movs	r6, r7
 8002db4:	4087      	lsls	r7, r0
 8002db6:	4084      	lsls	r4, r0
 8002db8:	40d6      	lsrs	r6, r2
 8002dba:	1e78      	subs	r0, r7, #1
 8002dbc:	4187      	sbcs	r7, r0
 8002dbe:	40d1      	lsrs	r1, r2
 8002dc0:	4334      	orrs	r4, r6
 8002dc2:	433c      	orrs	r4, r7
 8002dc4:	448c      	add	ip, r1
 8002dc6:	e7a4      	b.n	8002d12 <__aeabi_dsub+0x41a>
 8002dc8:	4a80      	ldr	r2, [pc, #512]	; (8002fcc <__aeabi_dsub+0x6d4>)
 8002dca:	4290      	cmp	r0, r2
 8002dcc:	d100      	bne.n	8002dd0 <__aeabi_dsub+0x4d8>
 8002dce:	e0e9      	b.n	8002fa4 <__aeabi_dsub+0x6ac>
 8002dd0:	19df      	adds	r7, r3, r7
 8002dd2:	429f      	cmp	r7, r3
 8002dd4:	419b      	sbcs	r3, r3
 8002dd6:	4461      	add	r1, ip
 8002dd8:	425b      	negs	r3, r3
 8002dda:	18c9      	adds	r1, r1, r3
 8002ddc:	07cc      	lsls	r4, r1, #31
 8002dde:	087f      	lsrs	r7, r7, #1
 8002de0:	084b      	lsrs	r3, r1, #1
 8002de2:	4699      	mov	r9, r3
 8002de4:	4680      	mov	r8, r0
 8002de6:	433c      	orrs	r4, r7
 8002de8:	e6f4      	b.n	8002bd4 <__aeabi_dsub+0x2dc>
 8002dea:	1afc      	subs	r4, r7, r3
 8002dec:	42a7      	cmp	r7, r4
 8002dee:	41bf      	sbcs	r7, r7
 8002df0:	4663      	mov	r3, ip
 8002df2:	427f      	negs	r7, r7
 8002df4:	1ac9      	subs	r1, r1, r3
 8002df6:	1bcb      	subs	r3, r1, r7
 8002df8:	4699      	mov	r9, r3
 8002dfa:	465d      	mov	r5, fp
 8002dfc:	e5d5      	b.n	80029aa <__aeabi_dsub+0xb2>
 8002dfe:	08ff      	lsrs	r7, r7, #3
 8002e00:	074b      	lsls	r3, r1, #29
 8002e02:	465d      	mov	r5, fp
 8002e04:	433b      	orrs	r3, r7
 8002e06:	08cc      	lsrs	r4, r1, #3
 8002e08:	e6ee      	b.n	8002be8 <__aeabi_dsub+0x2f0>
 8002e0a:	4662      	mov	r2, ip
 8002e0c:	431a      	orrs	r2, r3
 8002e0e:	d000      	beq.n	8002e12 <__aeabi_dsub+0x51a>
 8002e10:	e082      	b.n	8002f18 <__aeabi_dsub+0x620>
 8002e12:	000b      	movs	r3, r1
 8002e14:	433b      	orrs	r3, r7
 8002e16:	d11b      	bne.n	8002e50 <__aeabi_dsub+0x558>
 8002e18:	2480      	movs	r4, #128	; 0x80
 8002e1a:	2500      	movs	r5, #0
 8002e1c:	0324      	lsls	r4, r4, #12
 8002e1e:	e6f9      	b.n	8002c14 <__aeabi_dsub+0x31c>
 8002e20:	19dc      	adds	r4, r3, r7
 8002e22:	429c      	cmp	r4, r3
 8002e24:	419b      	sbcs	r3, r3
 8002e26:	4461      	add	r1, ip
 8002e28:	4689      	mov	r9, r1
 8002e2a:	425b      	negs	r3, r3
 8002e2c:	4499      	add	r9, r3
 8002e2e:	464b      	mov	r3, r9
 8002e30:	021b      	lsls	r3, r3, #8
 8002e32:	d444      	bmi.n	8002ebe <__aeabi_dsub+0x5c6>
 8002e34:	2301      	movs	r3, #1
 8002e36:	4698      	mov	r8, r3
 8002e38:	e6cc      	b.n	8002bd4 <__aeabi_dsub+0x2dc>
 8002e3a:	1bdc      	subs	r4, r3, r7
 8002e3c:	4662      	mov	r2, ip
 8002e3e:	42a3      	cmp	r3, r4
 8002e40:	419b      	sbcs	r3, r3
 8002e42:	1a51      	subs	r1, r2, r1
 8002e44:	425b      	negs	r3, r3
 8002e46:	1acb      	subs	r3, r1, r3
 8002e48:	4699      	mov	r9, r3
 8002e4a:	2301      	movs	r3, #1
 8002e4c:	4698      	mov	r8, r3
 8002e4e:	e5a4      	b.n	800299a <__aeabi_dsub+0xa2>
 8002e50:	08ff      	lsrs	r7, r7, #3
 8002e52:	074b      	lsls	r3, r1, #29
 8002e54:	465d      	mov	r5, fp
 8002e56:	433b      	orrs	r3, r7
 8002e58:	08cc      	lsrs	r4, r1, #3
 8002e5a:	e6d7      	b.n	8002c0c <__aeabi_dsub+0x314>
 8002e5c:	4662      	mov	r2, ip
 8002e5e:	431a      	orrs	r2, r3
 8002e60:	0014      	movs	r4, r2
 8002e62:	1e63      	subs	r3, r4, #1
 8002e64:	419c      	sbcs	r4, r3
 8002e66:	e679      	b.n	8002b5c <__aeabi_dsub+0x264>
 8002e68:	0015      	movs	r5, r2
 8002e6a:	4664      	mov	r4, ip
 8002e6c:	3d20      	subs	r5, #32
 8002e6e:	40ec      	lsrs	r4, r5
 8002e70:	46a0      	mov	r8, r4
 8002e72:	2a20      	cmp	r2, #32
 8002e74:	d005      	beq.n	8002e82 <__aeabi_dsub+0x58a>
 8002e76:	2540      	movs	r5, #64	; 0x40
 8002e78:	4664      	mov	r4, ip
 8002e7a:	1aaa      	subs	r2, r5, r2
 8002e7c:	4094      	lsls	r4, r2
 8002e7e:	4323      	orrs	r3, r4
 8002e80:	469a      	mov	sl, r3
 8002e82:	4654      	mov	r4, sl
 8002e84:	1e63      	subs	r3, r4, #1
 8002e86:	419c      	sbcs	r4, r3
 8002e88:	4643      	mov	r3, r8
 8002e8a:	4323      	orrs	r3, r4
 8002e8c:	e773      	b.n	8002d76 <__aeabi_dsub+0x47e>
 8002e8e:	4662      	mov	r2, ip
 8002e90:	431a      	orrs	r2, r3
 8002e92:	d023      	beq.n	8002edc <__aeabi_dsub+0x5e4>
 8002e94:	000a      	movs	r2, r1
 8002e96:	433a      	orrs	r2, r7
 8002e98:	d000      	beq.n	8002e9c <__aeabi_dsub+0x5a4>
 8002e9a:	e0a0      	b.n	8002fde <__aeabi_dsub+0x6e6>
 8002e9c:	4662      	mov	r2, ip
 8002e9e:	08db      	lsrs	r3, r3, #3
 8002ea0:	0752      	lsls	r2, r2, #29
 8002ea2:	4313      	orrs	r3, r2
 8002ea4:	4662      	mov	r2, ip
 8002ea6:	08d4      	lsrs	r4, r2, #3
 8002ea8:	e6b0      	b.n	8002c0c <__aeabi_dsub+0x314>
 8002eaa:	000b      	movs	r3, r1
 8002eac:	433b      	orrs	r3, r7
 8002eae:	d100      	bne.n	8002eb2 <__aeabi_dsub+0x5ba>
 8002eb0:	e728      	b.n	8002d04 <__aeabi_dsub+0x40c>
 8002eb2:	08ff      	lsrs	r7, r7, #3
 8002eb4:	074b      	lsls	r3, r1, #29
 8002eb6:	465d      	mov	r5, fp
 8002eb8:	433b      	orrs	r3, r7
 8002eba:	08cc      	lsrs	r4, r1, #3
 8002ebc:	e697      	b.n	8002bee <__aeabi_dsub+0x2f6>
 8002ebe:	2302      	movs	r3, #2
 8002ec0:	4698      	mov	r8, r3
 8002ec2:	e736      	b.n	8002d32 <__aeabi_dsub+0x43a>
 8002ec4:	1afc      	subs	r4, r7, r3
 8002ec6:	42a7      	cmp	r7, r4
 8002ec8:	41bf      	sbcs	r7, r7
 8002eca:	4663      	mov	r3, ip
 8002ecc:	427f      	negs	r7, r7
 8002ece:	1ac9      	subs	r1, r1, r3
 8002ed0:	1bcb      	subs	r3, r1, r7
 8002ed2:	4699      	mov	r9, r3
 8002ed4:	2301      	movs	r3, #1
 8002ed6:	465d      	mov	r5, fp
 8002ed8:	4698      	mov	r8, r3
 8002eda:	e55e      	b.n	800299a <__aeabi_dsub+0xa2>
 8002edc:	074b      	lsls	r3, r1, #29
 8002ede:	08ff      	lsrs	r7, r7, #3
 8002ee0:	433b      	orrs	r3, r7
 8002ee2:	08cc      	lsrs	r4, r1, #3
 8002ee4:	e692      	b.n	8002c0c <__aeabi_dsub+0x314>
 8002ee6:	1bdc      	subs	r4, r3, r7
 8002ee8:	4660      	mov	r0, ip
 8002eea:	42a3      	cmp	r3, r4
 8002eec:	41b6      	sbcs	r6, r6
 8002eee:	1a40      	subs	r0, r0, r1
 8002ef0:	4276      	negs	r6, r6
 8002ef2:	1b80      	subs	r0, r0, r6
 8002ef4:	4681      	mov	r9, r0
 8002ef6:	0200      	lsls	r0, r0, #8
 8002ef8:	d560      	bpl.n	8002fbc <__aeabi_dsub+0x6c4>
 8002efa:	1afc      	subs	r4, r7, r3
 8002efc:	42a7      	cmp	r7, r4
 8002efe:	41bf      	sbcs	r7, r7
 8002f00:	4663      	mov	r3, ip
 8002f02:	427f      	negs	r7, r7
 8002f04:	1ac9      	subs	r1, r1, r3
 8002f06:	1bcb      	subs	r3, r1, r7
 8002f08:	4699      	mov	r9, r3
 8002f0a:	465d      	mov	r5, fp
 8002f0c:	e576      	b.n	80029fc <__aeabi_dsub+0x104>
 8002f0e:	08ff      	lsrs	r7, r7, #3
 8002f10:	074b      	lsls	r3, r1, #29
 8002f12:	433b      	orrs	r3, r7
 8002f14:	08cc      	lsrs	r4, r1, #3
 8002f16:	e667      	b.n	8002be8 <__aeabi_dsub+0x2f0>
 8002f18:	000a      	movs	r2, r1
 8002f1a:	08db      	lsrs	r3, r3, #3
 8002f1c:	433a      	orrs	r2, r7
 8002f1e:	d100      	bne.n	8002f22 <__aeabi_dsub+0x62a>
 8002f20:	e66f      	b.n	8002c02 <__aeabi_dsub+0x30a>
 8002f22:	4662      	mov	r2, ip
 8002f24:	0752      	lsls	r2, r2, #29
 8002f26:	4313      	orrs	r3, r2
 8002f28:	4662      	mov	r2, ip
 8002f2a:	08d4      	lsrs	r4, r2, #3
 8002f2c:	2280      	movs	r2, #128	; 0x80
 8002f2e:	0312      	lsls	r2, r2, #12
 8002f30:	4214      	tst	r4, r2
 8002f32:	d007      	beq.n	8002f44 <__aeabi_dsub+0x64c>
 8002f34:	08c8      	lsrs	r0, r1, #3
 8002f36:	4210      	tst	r0, r2
 8002f38:	d104      	bne.n	8002f44 <__aeabi_dsub+0x64c>
 8002f3a:	465d      	mov	r5, fp
 8002f3c:	0004      	movs	r4, r0
 8002f3e:	08fb      	lsrs	r3, r7, #3
 8002f40:	0749      	lsls	r1, r1, #29
 8002f42:	430b      	orrs	r3, r1
 8002f44:	0f5a      	lsrs	r2, r3, #29
 8002f46:	00db      	lsls	r3, r3, #3
 8002f48:	08db      	lsrs	r3, r3, #3
 8002f4a:	0752      	lsls	r2, r2, #29
 8002f4c:	4313      	orrs	r3, r2
 8002f4e:	e65d      	b.n	8002c0c <__aeabi_dsub+0x314>
 8002f50:	074b      	lsls	r3, r1, #29
 8002f52:	08ff      	lsrs	r7, r7, #3
 8002f54:	433b      	orrs	r3, r7
 8002f56:	08cc      	lsrs	r4, r1, #3
 8002f58:	e649      	b.n	8002bee <__aeabi_dsub+0x2f6>
 8002f5a:	19dc      	adds	r4, r3, r7
 8002f5c:	429c      	cmp	r4, r3
 8002f5e:	419b      	sbcs	r3, r3
 8002f60:	4461      	add	r1, ip
 8002f62:	4689      	mov	r9, r1
 8002f64:	425b      	negs	r3, r3
 8002f66:	4499      	add	r9, r3
 8002f68:	464b      	mov	r3, r9
 8002f6a:	021b      	lsls	r3, r3, #8
 8002f6c:	d400      	bmi.n	8002f70 <__aeabi_dsub+0x678>
 8002f6e:	e631      	b.n	8002bd4 <__aeabi_dsub+0x2dc>
 8002f70:	464a      	mov	r2, r9
 8002f72:	4b17      	ldr	r3, [pc, #92]	; (8002fd0 <__aeabi_dsub+0x6d8>)
 8002f74:	401a      	ands	r2, r3
 8002f76:	2301      	movs	r3, #1
 8002f78:	4691      	mov	r9, r2
 8002f7a:	4698      	mov	r8, r3
 8002f7c:	e62a      	b.n	8002bd4 <__aeabi_dsub+0x2dc>
 8002f7e:	0016      	movs	r6, r2
 8002f80:	4664      	mov	r4, ip
 8002f82:	3e20      	subs	r6, #32
 8002f84:	40f4      	lsrs	r4, r6
 8002f86:	46a0      	mov	r8, r4
 8002f88:	2a20      	cmp	r2, #32
 8002f8a:	d005      	beq.n	8002f98 <__aeabi_dsub+0x6a0>
 8002f8c:	2640      	movs	r6, #64	; 0x40
 8002f8e:	4664      	mov	r4, ip
 8002f90:	1ab2      	subs	r2, r6, r2
 8002f92:	4094      	lsls	r4, r2
 8002f94:	4323      	orrs	r3, r4
 8002f96:	469a      	mov	sl, r3
 8002f98:	4654      	mov	r4, sl
 8002f9a:	1e63      	subs	r3, r4, #1
 8002f9c:	419c      	sbcs	r4, r3
 8002f9e:	4643      	mov	r3, r8
 8002fa0:	431c      	orrs	r4, r3
 8002fa2:	e5db      	b.n	8002b5c <__aeabi_dsub+0x264>
 8002fa4:	0002      	movs	r2, r0
 8002fa6:	2400      	movs	r4, #0
 8002fa8:	2300      	movs	r3, #0
 8002faa:	e548      	b.n	8002a3e <__aeabi_dsub+0x146>
 8002fac:	19dc      	adds	r4, r3, r7
 8002fae:	42bc      	cmp	r4, r7
 8002fb0:	41bf      	sbcs	r7, r7
 8002fb2:	4461      	add	r1, ip
 8002fb4:	4689      	mov	r9, r1
 8002fb6:	427f      	negs	r7, r7
 8002fb8:	44b9      	add	r9, r7
 8002fba:	e738      	b.n	8002e2e <__aeabi_dsub+0x536>
 8002fbc:	464b      	mov	r3, r9
 8002fbe:	4323      	orrs	r3, r4
 8002fc0:	d100      	bne.n	8002fc4 <__aeabi_dsub+0x6cc>
 8002fc2:	e69f      	b.n	8002d04 <__aeabi_dsub+0x40c>
 8002fc4:	e606      	b.n	8002bd4 <__aeabi_dsub+0x2dc>
 8002fc6:	46c0      	nop			; (mov r8, r8)
 8002fc8:	000007fe 	.word	0x000007fe
 8002fcc:	000007ff 	.word	0x000007ff
 8002fd0:	ff7fffff 	.word	0xff7fffff
 8002fd4:	08ff      	lsrs	r7, r7, #3
 8002fd6:	074b      	lsls	r3, r1, #29
 8002fd8:	433b      	orrs	r3, r7
 8002fda:	08cc      	lsrs	r4, r1, #3
 8002fdc:	e616      	b.n	8002c0c <__aeabi_dsub+0x314>
 8002fde:	4662      	mov	r2, ip
 8002fe0:	08db      	lsrs	r3, r3, #3
 8002fe2:	0752      	lsls	r2, r2, #29
 8002fe4:	4313      	orrs	r3, r2
 8002fe6:	4662      	mov	r2, ip
 8002fe8:	08d4      	lsrs	r4, r2, #3
 8002fea:	2280      	movs	r2, #128	; 0x80
 8002fec:	0312      	lsls	r2, r2, #12
 8002fee:	4214      	tst	r4, r2
 8002ff0:	d007      	beq.n	8003002 <__aeabi_dsub+0x70a>
 8002ff2:	08c8      	lsrs	r0, r1, #3
 8002ff4:	4210      	tst	r0, r2
 8002ff6:	d104      	bne.n	8003002 <__aeabi_dsub+0x70a>
 8002ff8:	465d      	mov	r5, fp
 8002ffa:	0004      	movs	r4, r0
 8002ffc:	08fb      	lsrs	r3, r7, #3
 8002ffe:	0749      	lsls	r1, r1, #29
 8003000:	430b      	orrs	r3, r1
 8003002:	0f5a      	lsrs	r2, r3, #29
 8003004:	00db      	lsls	r3, r3, #3
 8003006:	0752      	lsls	r2, r2, #29
 8003008:	08db      	lsrs	r3, r3, #3
 800300a:	4313      	orrs	r3, r2
 800300c:	e5fe      	b.n	8002c0c <__aeabi_dsub+0x314>
 800300e:	2300      	movs	r3, #0
 8003010:	4a01      	ldr	r2, [pc, #4]	; (8003018 <__aeabi_dsub+0x720>)
 8003012:	001c      	movs	r4, r3
 8003014:	e513      	b.n	8002a3e <__aeabi_dsub+0x146>
 8003016:	46c0      	nop			; (mov r8, r8)
 8003018:	000007ff 	.word	0x000007ff

0800301c <__aeabi_dcmpun>:
 800301c:	b570      	push	{r4, r5, r6, lr}
 800301e:	0005      	movs	r5, r0
 8003020:	480c      	ldr	r0, [pc, #48]	; (8003054 <__aeabi_dcmpun+0x38>)
 8003022:	031c      	lsls	r4, r3, #12
 8003024:	0016      	movs	r6, r2
 8003026:	005b      	lsls	r3, r3, #1
 8003028:	030a      	lsls	r2, r1, #12
 800302a:	0049      	lsls	r1, r1, #1
 800302c:	0b12      	lsrs	r2, r2, #12
 800302e:	0d49      	lsrs	r1, r1, #21
 8003030:	0b24      	lsrs	r4, r4, #12
 8003032:	0d5b      	lsrs	r3, r3, #21
 8003034:	4281      	cmp	r1, r0
 8003036:	d008      	beq.n	800304a <__aeabi_dcmpun+0x2e>
 8003038:	4a06      	ldr	r2, [pc, #24]	; (8003054 <__aeabi_dcmpun+0x38>)
 800303a:	2000      	movs	r0, #0
 800303c:	4293      	cmp	r3, r2
 800303e:	d103      	bne.n	8003048 <__aeabi_dcmpun+0x2c>
 8003040:	0020      	movs	r0, r4
 8003042:	4330      	orrs	r0, r6
 8003044:	1e43      	subs	r3, r0, #1
 8003046:	4198      	sbcs	r0, r3
 8003048:	bd70      	pop	{r4, r5, r6, pc}
 800304a:	2001      	movs	r0, #1
 800304c:	432a      	orrs	r2, r5
 800304e:	d1fb      	bne.n	8003048 <__aeabi_dcmpun+0x2c>
 8003050:	e7f2      	b.n	8003038 <__aeabi_dcmpun+0x1c>
 8003052:	46c0      	nop			; (mov r8, r8)
 8003054:	000007ff 	.word	0x000007ff

08003058 <__aeabi_d2iz>:
 8003058:	000a      	movs	r2, r1
 800305a:	b530      	push	{r4, r5, lr}
 800305c:	4c13      	ldr	r4, [pc, #76]	; (80030ac <__aeabi_d2iz+0x54>)
 800305e:	0053      	lsls	r3, r2, #1
 8003060:	0309      	lsls	r1, r1, #12
 8003062:	0005      	movs	r5, r0
 8003064:	0b09      	lsrs	r1, r1, #12
 8003066:	2000      	movs	r0, #0
 8003068:	0d5b      	lsrs	r3, r3, #21
 800306a:	0fd2      	lsrs	r2, r2, #31
 800306c:	42a3      	cmp	r3, r4
 800306e:	dd04      	ble.n	800307a <__aeabi_d2iz+0x22>
 8003070:	480f      	ldr	r0, [pc, #60]	; (80030b0 <__aeabi_d2iz+0x58>)
 8003072:	4283      	cmp	r3, r0
 8003074:	dd02      	ble.n	800307c <__aeabi_d2iz+0x24>
 8003076:	4b0f      	ldr	r3, [pc, #60]	; (80030b4 <__aeabi_d2iz+0x5c>)
 8003078:	18d0      	adds	r0, r2, r3
 800307a:	bd30      	pop	{r4, r5, pc}
 800307c:	2080      	movs	r0, #128	; 0x80
 800307e:	0340      	lsls	r0, r0, #13
 8003080:	4301      	orrs	r1, r0
 8003082:	480d      	ldr	r0, [pc, #52]	; (80030b8 <__aeabi_d2iz+0x60>)
 8003084:	1ac0      	subs	r0, r0, r3
 8003086:	281f      	cmp	r0, #31
 8003088:	dd08      	ble.n	800309c <__aeabi_d2iz+0x44>
 800308a:	480c      	ldr	r0, [pc, #48]	; (80030bc <__aeabi_d2iz+0x64>)
 800308c:	1ac3      	subs	r3, r0, r3
 800308e:	40d9      	lsrs	r1, r3
 8003090:	000b      	movs	r3, r1
 8003092:	4258      	negs	r0, r3
 8003094:	2a00      	cmp	r2, #0
 8003096:	d1f0      	bne.n	800307a <__aeabi_d2iz+0x22>
 8003098:	0018      	movs	r0, r3
 800309a:	e7ee      	b.n	800307a <__aeabi_d2iz+0x22>
 800309c:	4c08      	ldr	r4, [pc, #32]	; (80030c0 <__aeabi_d2iz+0x68>)
 800309e:	40c5      	lsrs	r5, r0
 80030a0:	46a4      	mov	ip, r4
 80030a2:	4463      	add	r3, ip
 80030a4:	4099      	lsls	r1, r3
 80030a6:	000b      	movs	r3, r1
 80030a8:	432b      	orrs	r3, r5
 80030aa:	e7f2      	b.n	8003092 <__aeabi_d2iz+0x3a>
 80030ac:	000003fe 	.word	0x000003fe
 80030b0:	0000041d 	.word	0x0000041d
 80030b4:	7fffffff 	.word	0x7fffffff
 80030b8:	00000433 	.word	0x00000433
 80030bc:	00000413 	.word	0x00000413
 80030c0:	fffffbed 	.word	0xfffffbed

080030c4 <__aeabi_i2d>:
 80030c4:	b570      	push	{r4, r5, r6, lr}
 80030c6:	2800      	cmp	r0, #0
 80030c8:	d016      	beq.n	80030f8 <__aeabi_i2d+0x34>
 80030ca:	17c3      	asrs	r3, r0, #31
 80030cc:	18c5      	adds	r5, r0, r3
 80030ce:	405d      	eors	r5, r3
 80030d0:	0fc4      	lsrs	r4, r0, #31
 80030d2:	0028      	movs	r0, r5
 80030d4:	f000 f91c 	bl	8003310 <__clzsi2>
 80030d8:	4a11      	ldr	r2, [pc, #68]	; (8003120 <__aeabi_i2d+0x5c>)
 80030da:	1a12      	subs	r2, r2, r0
 80030dc:	280a      	cmp	r0, #10
 80030de:	dc16      	bgt.n	800310e <__aeabi_i2d+0x4a>
 80030e0:	0003      	movs	r3, r0
 80030e2:	002e      	movs	r6, r5
 80030e4:	3315      	adds	r3, #21
 80030e6:	409e      	lsls	r6, r3
 80030e8:	230b      	movs	r3, #11
 80030ea:	1a18      	subs	r0, r3, r0
 80030ec:	40c5      	lsrs	r5, r0
 80030ee:	0552      	lsls	r2, r2, #21
 80030f0:	032d      	lsls	r5, r5, #12
 80030f2:	0b2d      	lsrs	r5, r5, #12
 80030f4:	0d53      	lsrs	r3, r2, #21
 80030f6:	e003      	b.n	8003100 <__aeabi_i2d+0x3c>
 80030f8:	2400      	movs	r4, #0
 80030fa:	2300      	movs	r3, #0
 80030fc:	2500      	movs	r5, #0
 80030fe:	2600      	movs	r6, #0
 8003100:	051b      	lsls	r3, r3, #20
 8003102:	432b      	orrs	r3, r5
 8003104:	07e4      	lsls	r4, r4, #31
 8003106:	4323      	orrs	r3, r4
 8003108:	0030      	movs	r0, r6
 800310a:	0019      	movs	r1, r3
 800310c:	bd70      	pop	{r4, r5, r6, pc}
 800310e:	380b      	subs	r0, #11
 8003110:	4085      	lsls	r5, r0
 8003112:	0552      	lsls	r2, r2, #21
 8003114:	032d      	lsls	r5, r5, #12
 8003116:	2600      	movs	r6, #0
 8003118:	0b2d      	lsrs	r5, r5, #12
 800311a:	0d53      	lsrs	r3, r2, #21
 800311c:	e7f0      	b.n	8003100 <__aeabi_i2d+0x3c>
 800311e:	46c0      	nop			; (mov r8, r8)
 8003120:	0000041e 	.word	0x0000041e

08003124 <__aeabi_ui2d>:
 8003124:	b510      	push	{r4, lr}
 8003126:	1e04      	subs	r4, r0, #0
 8003128:	d010      	beq.n	800314c <__aeabi_ui2d+0x28>
 800312a:	f000 f8f1 	bl	8003310 <__clzsi2>
 800312e:	4b0f      	ldr	r3, [pc, #60]	; (800316c <__aeabi_ui2d+0x48>)
 8003130:	1a1b      	subs	r3, r3, r0
 8003132:	280a      	cmp	r0, #10
 8003134:	dc11      	bgt.n	800315a <__aeabi_ui2d+0x36>
 8003136:	220b      	movs	r2, #11
 8003138:	0021      	movs	r1, r4
 800313a:	1a12      	subs	r2, r2, r0
 800313c:	40d1      	lsrs	r1, r2
 800313e:	3015      	adds	r0, #21
 8003140:	030a      	lsls	r2, r1, #12
 8003142:	055b      	lsls	r3, r3, #21
 8003144:	4084      	lsls	r4, r0
 8003146:	0b12      	lsrs	r2, r2, #12
 8003148:	0d5b      	lsrs	r3, r3, #21
 800314a:	e001      	b.n	8003150 <__aeabi_ui2d+0x2c>
 800314c:	2300      	movs	r3, #0
 800314e:	2200      	movs	r2, #0
 8003150:	051b      	lsls	r3, r3, #20
 8003152:	4313      	orrs	r3, r2
 8003154:	0020      	movs	r0, r4
 8003156:	0019      	movs	r1, r3
 8003158:	bd10      	pop	{r4, pc}
 800315a:	0022      	movs	r2, r4
 800315c:	380b      	subs	r0, #11
 800315e:	4082      	lsls	r2, r0
 8003160:	055b      	lsls	r3, r3, #21
 8003162:	0312      	lsls	r2, r2, #12
 8003164:	2400      	movs	r4, #0
 8003166:	0b12      	lsrs	r2, r2, #12
 8003168:	0d5b      	lsrs	r3, r3, #21
 800316a:	e7f1      	b.n	8003150 <__aeabi_ui2d+0x2c>
 800316c:	0000041e 	.word	0x0000041e

08003170 <__aeabi_f2d>:
 8003170:	b570      	push	{r4, r5, r6, lr}
 8003172:	0043      	lsls	r3, r0, #1
 8003174:	0246      	lsls	r6, r0, #9
 8003176:	0fc4      	lsrs	r4, r0, #31
 8003178:	20fe      	movs	r0, #254	; 0xfe
 800317a:	0e1b      	lsrs	r3, r3, #24
 800317c:	1c59      	adds	r1, r3, #1
 800317e:	0a75      	lsrs	r5, r6, #9
 8003180:	4208      	tst	r0, r1
 8003182:	d00c      	beq.n	800319e <__aeabi_f2d+0x2e>
 8003184:	22e0      	movs	r2, #224	; 0xe0
 8003186:	0092      	lsls	r2, r2, #2
 8003188:	4694      	mov	ip, r2
 800318a:	076d      	lsls	r5, r5, #29
 800318c:	0b36      	lsrs	r6, r6, #12
 800318e:	4463      	add	r3, ip
 8003190:	051b      	lsls	r3, r3, #20
 8003192:	4333      	orrs	r3, r6
 8003194:	07e4      	lsls	r4, r4, #31
 8003196:	4323      	orrs	r3, r4
 8003198:	0028      	movs	r0, r5
 800319a:	0019      	movs	r1, r3
 800319c:	bd70      	pop	{r4, r5, r6, pc}
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d114      	bne.n	80031cc <__aeabi_f2d+0x5c>
 80031a2:	2d00      	cmp	r5, #0
 80031a4:	d01b      	beq.n	80031de <__aeabi_f2d+0x6e>
 80031a6:	0028      	movs	r0, r5
 80031a8:	f000 f8b2 	bl	8003310 <__clzsi2>
 80031ac:	280a      	cmp	r0, #10
 80031ae:	dc1c      	bgt.n	80031ea <__aeabi_f2d+0x7a>
 80031b0:	230b      	movs	r3, #11
 80031b2:	002e      	movs	r6, r5
 80031b4:	1a1b      	subs	r3, r3, r0
 80031b6:	40de      	lsrs	r6, r3
 80031b8:	0003      	movs	r3, r0
 80031ba:	3315      	adds	r3, #21
 80031bc:	409d      	lsls	r5, r3
 80031be:	4a0e      	ldr	r2, [pc, #56]	; (80031f8 <__aeabi_f2d+0x88>)
 80031c0:	0336      	lsls	r6, r6, #12
 80031c2:	1a12      	subs	r2, r2, r0
 80031c4:	0552      	lsls	r2, r2, #21
 80031c6:	0b36      	lsrs	r6, r6, #12
 80031c8:	0d53      	lsrs	r3, r2, #21
 80031ca:	e7e1      	b.n	8003190 <__aeabi_f2d+0x20>
 80031cc:	2d00      	cmp	r5, #0
 80031ce:	d009      	beq.n	80031e4 <__aeabi_f2d+0x74>
 80031d0:	2280      	movs	r2, #128	; 0x80
 80031d2:	0b36      	lsrs	r6, r6, #12
 80031d4:	0312      	lsls	r2, r2, #12
 80031d6:	4b09      	ldr	r3, [pc, #36]	; (80031fc <__aeabi_f2d+0x8c>)
 80031d8:	076d      	lsls	r5, r5, #29
 80031da:	4316      	orrs	r6, r2
 80031dc:	e7d8      	b.n	8003190 <__aeabi_f2d+0x20>
 80031de:	2300      	movs	r3, #0
 80031e0:	2600      	movs	r6, #0
 80031e2:	e7d5      	b.n	8003190 <__aeabi_f2d+0x20>
 80031e4:	2600      	movs	r6, #0
 80031e6:	4b05      	ldr	r3, [pc, #20]	; (80031fc <__aeabi_f2d+0x8c>)
 80031e8:	e7d2      	b.n	8003190 <__aeabi_f2d+0x20>
 80031ea:	0003      	movs	r3, r0
 80031ec:	3b0b      	subs	r3, #11
 80031ee:	409d      	lsls	r5, r3
 80031f0:	002e      	movs	r6, r5
 80031f2:	2500      	movs	r5, #0
 80031f4:	e7e3      	b.n	80031be <__aeabi_f2d+0x4e>
 80031f6:	46c0      	nop			; (mov r8, r8)
 80031f8:	00000389 	.word	0x00000389
 80031fc:	000007ff 	.word	0x000007ff

08003200 <__aeabi_d2f>:
 8003200:	0002      	movs	r2, r0
 8003202:	004b      	lsls	r3, r1, #1
 8003204:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003206:	0d5b      	lsrs	r3, r3, #21
 8003208:	030c      	lsls	r4, r1, #12
 800320a:	4e3d      	ldr	r6, [pc, #244]	; (8003300 <__aeabi_d2f+0x100>)
 800320c:	0a64      	lsrs	r4, r4, #9
 800320e:	0f40      	lsrs	r0, r0, #29
 8003210:	1c5f      	adds	r7, r3, #1
 8003212:	0fc9      	lsrs	r1, r1, #31
 8003214:	4304      	orrs	r4, r0
 8003216:	00d5      	lsls	r5, r2, #3
 8003218:	4237      	tst	r7, r6
 800321a:	d00a      	beq.n	8003232 <__aeabi_d2f+0x32>
 800321c:	4839      	ldr	r0, [pc, #228]	; (8003304 <__aeabi_d2f+0x104>)
 800321e:	181e      	adds	r6, r3, r0
 8003220:	2efe      	cmp	r6, #254	; 0xfe
 8003222:	dd16      	ble.n	8003252 <__aeabi_d2f+0x52>
 8003224:	20ff      	movs	r0, #255	; 0xff
 8003226:	2400      	movs	r4, #0
 8003228:	05c0      	lsls	r0, r0, #23
 800322a:	4320      	orrs	r0, r4
 800322c:	07c9      	lsls	r1, r1, #31
 800322e:	4308      	orrs	r0, r1
 8003230:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003232:	2b00      	cmp	r3, #0
 8003234:	d106      	bne.n	8003244 <__aeabi_d2f+0x44>
 8003236:	432c      	orrs	r4, r5
 8003238:	d026      	beq.n	8003288 <__aeabi_d2f+0x88>
 800323a:	2205      	movs	r2, #5
 800323c:	0192      	lsls	r2, r2, #6
 800323e:	0a54      	lsrs	r4, r2, #9
 8003240:	b2d8      	uxtb	r0, r3
 8003242:	e7f1      	b.n	8003228 <__aeabi_d2f+0x28>
 8003244:	4325      	orrs	r5, r4
 8003246:	d0ed      	beq.n	8003224 <__aeabi_d2f+0x24>
 8003248:	2080      	movs	r0, #128	; 0x80
 800324a:	03c0      	lsls	r0, r0, #15
 800324c:	4304      	orrs	r4, r0
 800324e:	20ff      	movs	r0, #255	; 0xff
 8003250:	e7ea      	b.n	8003228 <__aeabi_d2f+0x28>
 8003252:	2e00      	cmp	r6, #0
 8003254:	dd1b      	ble.n	800328e <__aeabi_d2f+0x8e>
 8003256:	0192      	lsls	r2, r2, #6
 8003258:	1e53      	subs	r3, r2, #1
 800325a:	419a      	sbcs	r2, r3
 800325c:	00e4      	lsls	r4, r4, #3
 800325e:	0f6d      	lsrs	r5, r5, #29
 8003260:	4322      	orrs	r2, r4
 8003262:	432a      	orrs	r2, r5
 8003264:	0753      	lsls	r3, r2, #29
 8003266:	d048      	beq.n	80032fa <__aeabi_d2f+0xfa>
 8003268:	230f      	movs	r3, #15
 800326a:	4013      	ands	r3, r2
 800326c:	2b04      	cmp	r3, #4
 800326e:	d000      	beq.n	8003272 <__aeabi_d2f+0x72>
 8003270:	3204      	adds	r2, #4
 8003272:	2380      	movs	r3, #128	; 0x80
 8003274:	04db      	lsls	r3, r3, #19
 8003276:	4013      	ands	r3, r2
 8003278:	d03f      	beq.n	80032fa <__aeabi_d2f+0xfa>
 800327a:	1c70      	adds	r0, r6, #1
 800327c:	2efe      	cmp	r6, #254	; 0xfe
 800327e:	d0d1      	beq.n	8003224 <__aeabi_d2f+0x24>
 8003280:	0192      	lsls	r2, r2, #6
 8003282:	0a54      	lsrs	r4, r2, #9
 8003284:	b2c0      	uxtb	r0, r0
 8003286:	e7cf      	b.n	8003228 <__aeabi_d2f+0x28>
 8003288:	2000      	movs	r0, #0
 800328a:	2400      	movs	r4, #0
 800328c:	e7cc      	b.n	8003228 <__aeabi_d2f+0x28>
 800328e:	0032      	movs	r2, r6
 8003290:	3217      	adds	r2, #23
 8003292:	db22      	blt.n	80032da <__aeabi_d2f+0xda>
 8003294:	2080      	movs	r0, #128	; 0x80
 8003296:	0400      	lsls	r0, r0, #16
 8003298:	4320      	orrs	r0, r4
 800329a:	241e      	movs	r4, #30
 800329c:	1ba4      	subs	r4, r4, r6
 800329e:	2c1f      	cmp	r4, #31
 80032a0:	dd1d      	ble.n	80032de <__aeabi_d2f+0xde>
 80032a2:	2202      	movs	r2, #2
 80032a4:	4252      	negs	r2, r2
 80032a6:	1b96      	subs	r6, r2, r6
 80032a8:	0002      	movs	r2, r0
 80032aa:	40f2      	lsrs	r2, r6
 80032ac:	0016      	movs	r6, r2
 80032ae:	2c20      	cmp	r4, #32
 80032b0:	d004      	beq.n	80032bc <__aeabi_d2f+0xbc>
 80032b2:	4a15      	ldr	r2, [pc, #84]	; (8003308 <__aeabi_d2f+0x108>)
 80032b4:	4694      	mov	ip, r2
 80032b6:	4463      	add	r3, ip
 80032b8:	4098      	lsls	r0, r3
 80032ba:	4305      	orrs	r5, r0
 80032bc:	002a      	movs	r2, r5
 80032be:	1e53      	subs	r3, r2, #1
 80032c0:	419a      	sbcs	r2, r3
 80032c2:	4332      	orrs	r2, r6
 80032c4:	2600      	movs	r6, #0
 80032c6:	0753      	lsls	r3, r2, #29
 80032c8:	d1ce      	bne.n	8003268 <__aeabi_d2f+0x68>
 80032ca:	2480      	movs	r4, #128	; 0x80
 80032cc:	0013      	movs	r3, r2
 80032ce:	04e4      	lsls	r4, r4, #19
 80032d0:	2001      	movs	r0, #1
 80032d2:	4023      	ands	r3, r4
 80032d4:	4222      	tst	r2, r4
 80032d6:	d1d3      	bne.n	8003280 <__aeabi_d2f+0x80>
 80032d8:	e7b0      	b.n	800323c <__aeabi_d2f+0x3c>
 80032da:	2300      	movs	r3, #0
 80032dc:	e7ad      	b.n	800323a <__aeabi_d2f+0x3a>
 80032de:	4a0b      	ldr	r2, [pc, #44]	; (800330c <__aeabi_d2f+0x10c>)
 80032e0:	4694      	mov	ip, r2
 80032e2:	002a      	movs	r2, r5
 80032e4:	40e2      	lsrs	r2, r4
 80032e6:	0014      	movs	r4, r2
 80032e8:	002a      	movs	r2, r5
 80032ea:	4463      	add	r3, ip
 80032ec:	409a      	lsls	r2, r3
 80032ee:	4098      	lsls	r0, r3
 80032f0:	1e55      	subs	r5, r2, #1
 80032f2:	41aa      	sbcs	r2, r5
 80032f4:	4302      	orrs	r2, r0
 80032f6:	4322      	orrs	r2, r4
 80032f8:	e7e4      	b.n	80032c4 <__aeabi_d2f+0xc4>
 80032fa:	0033      	movs	r3, r6
 80032fc:	e79e      	b.n	800323c <__aeabi_d2f+0x3c>
 80032fe:	46c0      	nop			; (mov r8, r8)
 8003300:	000007fe 	.word	0x000007fe
 8003304:	fffffc80 	.word	0xfffffc80
 8003308:	fffffca2 	.word	0xfffffca2
 800330c:	fffffc82 	.word	0xfffffc82

08003310 <__clzsi2>:
 8003310:	211c      	movs	r1, #28
 8003312:	2301      	movs	r3, #1
 8003314:	041b      	lsls	r3, r3, #16
 8003316:	4298      	cmp	r0, r3
 8003318:	d301      	bcc.n	800331e <__clzsi2+0xe>
 800331a:	0c00      	lsrs	r0, r0, #16
 800331c:	3910      	subs	r1, #16
 800331e:	0a1b      	lsrs	r3, r3, #8
 8003320:	4298      	cmp	r0, r3
 8003322:	d301      	bcc.n	8003328 <__clzsi2+0x18>
 8003324:	0a00      	lsrs	r0, r0, #8
 8003326:	3908      	subs	r1, #8
 8003328:	091b      	lsrs	r3, r3, #4
 800332a:	4298      	cmp	r0, r3
 800332c:	d301      	bcc.n	8003332 <__clzsi2+0x22>
 800332e:	0900      	lsrs	r0, r0, #4
 8003330:	3904      	subs	r1, #4
 8003332:	a202      	add	r2, pc, #8	; (adr r2, 800333c <__clzsi2+0x2c>)
 8003334:	5c10      	ldrb	r0, [r2, r0]
 8003336:	1840      	adds	r0, r0, r1
 8003338:	4770      	bx	lr
 800333a:	46c0      	nop			; (mov r8, r8)
 800333c:	02020304 	.word	0x02020304
 8003340:	01010101 	.word	0x01010101
	...

0800334c <__clzdi2>:
 800334c:	b510      	push	{r4, lr}
 800334e:	2900      	cmp	r1, #0
 8003350:	d103      	bne.n	800335a <__clzdi2+0xe>
 8003352:	f7ff ffdd 	bl	8003310 <__clzsi2>
 8003356:	3020      	adds	r0, #32
 8003358:	e002      	b.n	8003360 <__clzdi2+0x14>
 800335a:	0008      	movs	r0, r1
 800335c:	f7ff ffd8 	bl	8003310 <__clzsi2>
 8003360:	bd10      	pop	{r4, pc}
 8003362:	46c0      	nop			; (mov r8, r8)

08003364 <new_adc_sensor>:
/** PUBLIC FUNCTIONS **/

// REQUIRES: hadc is the adc and _total_ranks are the total ranks.
// MODIFIES: nothing
// EFFECTS: Returns a pointer to a created ADCSensor object
ADCSensor *new_adc_sensor(ADC_HandleTypeDef *hadc, uint8_t _total_ranks) {
 8003364:	b580      	push	{r7, lr}
 8003366:	b084      	sub	sp, #16
 8003368:	af00      	add	r7, sp, #0
 800336a:	6078      	str	r0, [r7, #4]
 800336c:	000a      	movs	r2, r1
 800336e:	1cfb      	adds	r3, r7, #3
 8003370:	701a      	strb	r2, [r3, #0]
    ADCSensor *adc_sensor = (ADCSensor*) malloc(sizeof(ADCSensor));
 8003372:	2030      	movs	r0, #48	; 0x30
 8003374:	f005 fac0 	bl	80088f8 <malloc>
 8003378:	0003      	movs	r3, r0
 800337a:	60bb      	str	r3, [r7, #8]
    adc_sensor->adc = hadc;
 800337c:	68bb      	ldr	r3, [r7, #8]
 800337e:	687a      	ldr	r2, [r7, #4]
 8003380:	601a      	str	r2, [r3, #0]
    adc_sensor->total_ranks = _total_ranks;
 8003382:	68bb      	ldr	r3, [r7, #8]
 8003384:	1cfa      	adds	r2, r7, #3
 8003386:	7812      	ldrb	r2, [r2, #0]
 8003388:	711a      	strb	r2, [r3, #4]
    for (uint8_t i = 0; i < _total_ranks; ++i) {
 800338a:	230f      	movs	r3, #15
 800338c:	18fb      	adds	r3, r7, r3
 800338e:	2200      	movs	r2, #0
 8003390:	701a      	strb	r2, [r3, #0]
 8003392:	e00d      	b.n	80033b0 <new_adc_sensor+0x4c>
        adc_sensor->values[i] = 0;
 8003394:	210f      	movs	r1, #15
 8003396:	187b      	adds	r3, r7, r1
 8003398:	781b      	ldrb	r3, [r3, #0]
 800339a:	68ba      	ldr	r2, [r7, #8]
 800339c:	005b      	lsls	r3, r3, #1
 800339e:	18d3      	adds	r3, r2, r3
 80033a0:	3306      	adds	r3, #6
 80033a2:	2200      	movs	r2, #0
 80033a4:	801a      	strh	r2, [r3, #0]
    for (uint8_t i = 0; i < _total_ranks; ++i) {
 80033a6:	187b      	adds	r3, r7, r1
 80033a8:	187a      	adds	r2, r7, r1
 80033aa:	7812      	ldrb	r2, [r2, #0]
 80033ac:	3201      	adds	r2, #1
 80033ae:	701a      	strb	r2, [r3, #0]
 80033b0:	230f      	movs	r3, #15
 80033b2:	18fa      	adds	r2, r7, r3
 80033b4:	1cfb      	adds	r3, r7, #3
 80033b6:	7812      	ldrb	r2, [r2, #0]
 80033b8:	781b      	ldrb	r3, [r3, #0]
 80033ba:	429a      	cmp	r2, r3
 80033bc:	d3ea      	bcc.n	8003394 <new_adc_sensor+0x30>
    }
    for (uint8_t i = 0; i < _total_ranks; ++i) {
 80033be:	230e      	movs	r3, #14
 80033c0:	18fb      	adds	r3, r7, r3
 80033c2:	2200      	movs	r2, #0
 80033c4:	701a      	strb	r2, [r3, #0]
 80033c6:	e00e      	b.n	80033e6 <new_adc_sensor+0x82>
		adc_sensor->buffer[i] = 0;
 80033c8:	210e      	movs	r1, #14
 80033ca:	187b      	adds	r3, r7, r1
 80033cc:	781b      	ldrb	r3, [r3, #0]
 80033ce:	68ba      	ldr	r2, [r7, #8]
 80033d0:	330c      	adds	r3, #12
 80033d2:	005b      	lsls	r3, r3, #1
 80033d4:	18d3      	adds	r3, r2, r3
 80033d6:	3302      	adds	r3, #2
 80033d8:	2200      	movs	r2, #0
 80033da:	801a      	strh	r2, [r3, #0]
    for (uint8_t i = 0; i < _total_ranks; ++i) {
 80033dc:	187b      	adds	r3, r7, r1
 80033de:	187a      	adds	r2, r7, r1
 80033e0:	7812      	ldrb	r2, [r2, #0]
 80033e2:	3201      	adds	r2, #1
 80033e4:	701a      	strb	r2, [r3, #0]
 80033e6:	230e      	movs	r3, #14
 80033e8:	18fa      	adds	r2, r7, r3
 80033ea:	1cfb      	adds	r3, r7, #3
 80033ec:	7812      	ldrb	r2, [r2, #0]
 80033ee:	781b      	ldrb	r3, [r3, #0]
 80033f0:	429a      	cmp	r2, r3
 80033f2:	d3e9      	bcc.n	80033c8 <new_adc_sensor+0x64>
	}
    return adc_sensor;
 80033f4:	68bb      	ldr	r3, [r7, #8]
}
 80033f6:	0018      	movs	r0, r3
 80033f8:	46bd      	mov	sp, r7
 80033fa:	b004      	add	sp, #16
 80033fc:	bd80      	pop	{r7, pc}

080033fe <init_adc_sensor>:

// REQUIRES: adc_sensor is an ADCSensor object
// MODIFIES: values
// EFFECTS: Initializes the ADC sensor
void init_adc_sensor(ADCSensor *adc_sensor) {
 80033fe:	b580      	push	{r7, lr}
 8003400:	b082      	sub	sp, #8
 8003402:	af00      	add	r7, sp, #0
 8003404:	6078      	str	r0, [r7, #4]
	HAL_ADC_Start_DMA(adc_sensor->adc, adc_sensor->buffer, adc_sensor->total_ranks);
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	6818      	ldr	r0, [r3, #0]
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	331a      	adds	r3, #26
 800340e:	0019      	movs	r1, r3
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	791b      	ldrb	r3, [r3, #4]
 8003414:	001a      	movs	r2, r3
 8003416:	f001 fe77 	bl	8005108 <HAL_ADC_Start_DMA>
}
 800341a:	46c0      	nop			; (mov r8, r8)
 800341c:	46bd      	mov	sp, r7
 800341e:	b002      	add	sp, #8
 8003420:	bd80      	pop	{r7, pc}

08003422 <get_adc_sensor_value>:

// REQUIRES: adc_sensor is an ADCSensor object and rank is the index
// MODIFIES: nothing
// EFFECTS: Returns the currently stored value of trigger.
// Expect an integer between 0 and 4096.
uint16_t get_adc_sensor_value(ADCSensor *adc_sensor, uint8_t rank) {
 8003422:	b580      	push	{r7, lr}
 8003424:	b082      	sub	sp, #8
 8003426:	af00      	add	r7, sp, #0
 8003428:	6078      	str	r0, [r7, #4]
 800342a:	000a      	movs	r2, r1
 800342c:	1cfb      	adds	r3, r7, #3
 800342e:	701a      	strb	r2, [r3, #0]
    return adc_sensor->values[rank];
 8003430:	1cfb      	adds	r3, r7, #3
 8003432:	781b      	ldrb	r3, [r3, #0]
 8003434:	687a      	ldr	r2, [r7, #4]
 8003436:	005b      	lsls	r3, r3, #1
 8003438:	18d3      	adds	r3, r2, r3
 800343a:	3306      	adds	r3, #6
 800343c:	881b      	ldrh	r3, [r3, #0]
}
 800343e:	0018      	movs	r0, r3
 8003440:	46bd      	mov	sp, r7
 8003442:	b002      	add	sp, #8
 8003444:	bd80      	pop	{r7, pc}

08003446 <update_adc_sensor_values>:

// REQUIRES: adc_sensor is an ADCSensor object
// MODIFIES: values
// EFFECTS: Updates the stored value of value.
void update_adc_sensor_values(ADCSensor *adc_sensor) {
 8003446:	b580      	push	{r7, lr}
 8003448:	b082      	sub	sp, #8
 800344a:	af00      	add	r7, sp, #0
 800344c:	6078      	str	r0, [r7, #4]
	memcpy(adc_sensor->values, adc_sensor->buffer, adc_sensor->total_ranks * sizeof(uint16_t));
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	1d98      	adds	r0, r3, #6
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	331a      	adds	r3, #26
 8003456:	0019      	movs	r1, r3
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	791b      	ldrb	r3, [r3, #4]
 800345c:	005b      	lsls	r3, r3, #1
 800345e:	001a      	movs	r2, r3
 8003460:	f005 fa54 	bl	800890c <memcpy>
}
 8003464:	46c0      	nop			; (mov r8, r8)
 8003466:	46bd      	mov	sp, r7
 8003468:	b002      	add	sp, #8
 800346a:	bd80      	pop	{r7, pc}

0800346c <new_battery_sensor>:
/** PUBLIC FUNCTIONS **/

// REQUIRES: _adc_sensor is an ADCSensor object and _rank is the adc rank
// MODIFIES: nothing
// EFFECTS: Returns a pointer to a created BatterySensor object
BatterySensor *new_battery_sensor(ADCSensor *_adc_sensor, uint8_t _rank) {
 800346c:	b580      	push	{r7, lr}
 800346e:	b084      	sub	sp, #16
 8003470:	af00      	add	r7, sp, #0
 8003472:	6078      	str	r0, [r7, #4]
 8003474:	000a      	movs	r2, r1
 8003476:	1cfb      	adds	r3, r7, #3
 8003478:	701a      	strb	r2, [r3, #0]
	BatterySensor *battery_sensor = (BatterySensor*) malloc(sizeof(BatterySensor));
 800347a:	2008      	movs	r0, #8
 800347c:	f005 fa3c 	bl	80088f8 <malloc>
 8003480:	0003      	movs	r3, r0
 8003482:	60fb      	str	r3, [r7, #12]
	battery_sensor->adc_sensor = _adc_sensor;
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	687a      	ldr	r2, [r7, #4]
 8003488:	601a      	str	r2, [r3, #0]
	battery_sensor->rank = _rank;
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	1cfa      	adds	r2, r7, #3
 800348e:	7812      	ldrb	r2, [r2, #0]
 8003490:	711a      	strb	r2, [r3, #4]
	return battery_sensor;
 8003492:	68fb      	ldr	r3, [r7, #12]
}
 8003494:	0018      	movs	r0, r3
 8003496:	46bd      	mov	sp, r7
 8003498:	b004      	add	sp, #16
 800349a:	bd80      	pop	{r7, pc}

0800349c <get_battery_sensor_data>:

// REQUIRES: ForceSensor is a force_sensor object
// MODIFIES: nothing
// EFFECTS: Returns the currently stored value battery sensor data.
float get_battery_sensor_data(BatterySensor *battery_sensor) {
 800349c:	b580      	push	{r7, lr}
 800349e:	b084      	sub	sp, #16
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	6078      	str	r0, [r7, #4]
    uint32_t raw_value = get_adc_sensor_value(battery_sensor->adc_sensor, battery_sensor->rank);
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681a      	ldr	r2, [r3, #0]
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	791b      	ldrb	r3, [r3, #4]
 80034ac:	0019      	movs	r1, r3
 80034ae:	0010      	movs	r0, r2
 80034b0:	f7ff ffb7 	bl	8003422 <get_adc_sensor_value>
 80034b4:	0003      	movs	r3, r0
 80034b6:	60fb      	str	r3, [r7, #12]
    float voltage = raw_value * 3.3f / 4096.0;
 80034b8:	68f8      	ldr	r0, [r7, #12]
 80034ba:	f7fe f831 	bl	8001520 <__aeabi_ui2f>
 80034be:	1c03      	adds	r3, r0, #0
 80034c0:	4916      	ldr	r1, [pc, #88]	; (800351c <get_battery_sensor_data+0x80>)
 80034c2:	1c18      	adds	r0, r3, #0
 80034c4:	f7fd fcea 	bl	8000e9c <__aeabi_fmul>
 80034c8:	1c03      	adds	r3, r0, #0
 80034ca:	218b      	movs	r1, #139	; 0x8b
 80034cc:	05c9      	lsls	r1, r1, #23
 80034ce:	1c18      	adds	r0, r3, #0
 80034d0:	f7fd fb1c 	bl	8000b0c <__aeabi_fdiv>
 80034d4:	1c03      	adds	r3, r0, #0
 80034d6:	60bb      	str	r3, [r7, #8]
    if (voltage > BATTERY_SENSOR_FIVE_BATTERY) {
 80034d8:	4911      	ldr	r1, [pc, #68]	; (8003520 <get_battery_sensor_data+0x84>)
 80034da:	68b8      	ldr	r0, [r7, #8]
 80034dc:	f7fd f808 	bl	80004f0 <__aeabi_fcmpgt>
 80034e0:	1e03      	subs	r3, r0, #0
 80034e2:	d001      	beq.n	80034e8 <get_battery_sensor_data+0x4c>
    	return 5;
 80034e4:	4b0f      	ldr	r3, [pc, #60]	; (8003524 <get_battery_sensor_data+0x88>)
 80034e6:	e014      	b.n	8003512 <get_battery_sensor_data+0x76>
    }
    else if (voltage > BATTERY_SENSOR_THREE_BATTERY) {
 80034e8:	490f      	ldr	r1, [pc, #60]	; (8003528 <get_battery_sensor_data+0x8c>)
 80034ea:	68b8      	ldr	r0, [r7, #8]
 80034ec:	f7fd f800 	bl	80004f0 <__aeabi_fcmpgt>
 80034f0:	1e03      	subs	r3, r0, #0
 80034f2:	d001      	beq.n	80034f8 <get_battery_sensor_data+0x5c>
    	return 3;
 80034f4:	4b0d      	ldr	r3, [pc, #52]	; (800352c <get_battery_sensor_data+0x90>)
 80034f6:	e00c      	b.n	8003512 <get_battery_sensor_data+0x76>
    }
    else if (voltage > BATTERY_SENSOR_ONE_BATTERY) {
 80034f8:	68b8      	ldr	r0, [r7, #8]
 80034fa:	f7ff fe39 	bl	8003170 <__aeabi_f2d>
 80034fe:	4a0c      	ldr	r2, [pc, #48]	; (8003530 <get_battery_sensor_data+0x94>)
 8003500:	4b0c      	ldr	r3, [pc, #48]	; (8003534 <get_battery_sensor_data+0x98>)
 8003502:	f7fc ffbb 	bl	800047c <__aeabi_dcmpgt>
 8003506:	1e03      	subs	r3, r0, #0
 8003508:	d002      	beq.n	8003510 <get_battery_sensor_data+0x74>
    	return 1;
 800350a:	23fe      	movs	r3, #254	; 0xfe
 800350c:	059b      	lsls	r3, r3, #22
 800350e:	e000      	b.n	8003512 <get_battery_sensor_data+0x76>
    }
    return 0;
 8003510:	2300      	movs	r3, #0
}
 8003512:	1c18      	adds	r0, r3, #0
 8003514:	46bd      	mov	sp, r7
 8003516:	b004      	add	sp, #16
 8003518:	bd80      	pop	{r7, pc}
 800351a:	46c0      	nop			; (mov r8, r8)
 800351c:	40533333 	.word	0x40533333
 8003520:	3fd9999a 	.word	0x3fd9999a
 8003524:	40a00000 	.word	0x40a00000
 8003528:	3fb33333 	.word	0x3fb33333
 800352c:	40400000 	.word	0x40400000
 8003530:	cccccccd 	.word	0xcccccccd
 8003534:	3feccccc 	.word	0x3feccccc

08003538 <new_wireless>:
/** PUBLIC FUNCTIONS **/

// REQUIRES: huart is a UART channel
// MODIFIES: Nothing
// EFFECTS: Returns a pointer to a created Wireless object
Wireless *new_wireless(UART_HandleTypeDef *huart) {
 8003538:	b580      	push	{r7, lr}
 800353a:	b084      	sub	sp, #16
 800353c:	af00      	add	r7, sp, #0
 800353e:	6078      	str	r0, [r7, #4]
	Wireless *wireless = (Wireless*) malloc(sizeof(Wireless));
 8003540:	2018      	movs	r0, #24
 8003542:	f005 f9d9 	bl	80088f8 <malloc>
 8003546:	0003      	movs	r3, r0
 8003548:	60fb      	str	r3, [r7, #12]
	wireless->uart = huart;
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	687a      	ldr	r2, [r7, #4]
 800354e:	601a      	str	r2, [r3, #0]
	return wireless;
 8003550:	68fb      	ldr	r3, [r7, #12]
}
 8003552:	0018      	movs	r0, r3
 8003554:	46bd      	mov	sp, r7
 8003556:	b004      	add	sp, #16
 8003558:	bd80      	pop	{r7, pc}
	...

0800355c <refresh_wireless_status>:

// REQUIRES: wireless is a Wireless object
// MODIFIES: Nothing
// EFFECTS: Increases ms_since_comms.
// Assumes function is called every 2 ms
void refresh_wireless_status(Wireless *wireless) {
 800355c:	b580      	push	{r7, lr}
 800355e:	b082      	sub	sp, #8
 8003560:	af00      	add	r7, sp, #0
 8003562:	6078      	str	r0, [r7, #4]
	wireless->ms_since_comms = wireless->ms_since_comms >= TIME_INDICATING_WIRELESS_COMMS_LOST_MS ?
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	695b      	ldr	r3, [r3, #20]
			TIME_INDICATING_WIRELESS_COMMS_LOST_MS : wireless->ms_since_comms + 2;
 8003568:	4a06      	ldr	r2, [pc, #24]	; (8003584 <refresh_wireless_status+0x28>)
 800356a:	4293      	cmp	r3, r2
 800356c:	d803      	bhi.n	8003576 <refresh_wireless_status+0x1a>
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	695b      	ldr	r3, [r3, #20]
 8003572:	1c9a      	adds	r2, r3, #2
 8003574:	e000      	b.n	8003578 <refresh_wireless_status+0x1c>
 8003576:	4a04      	ldr	r2, [pc, #16]	; (8003588 <refresh_wireless_status+0x2c>)
	wireless->ms_since_comms = wireless->ms_since_comms >= TIME_INDICATING_WIRELESS_COMMS_LOST_MS ?
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	615a      	str	r2, [r3, #20]
}
 800357c:	46c0      	nop			; (mov r8, r8)
 800357e:	46bd      	mov	sp, r7
 8003580:	b002      	add	sp, #8
 8003582:	bd80      	pop	{r7, pc}
 8003584:	00000bb7 	.word	0x00000bb7
 8003588:	00000bb8 	.word	0x00000bb8

0800358c <send_wireless_speed>:

// REQUIRES: wireless is a Wireless object
// and speed is the speed data
// MODIFIES: Nothing
// EFFECTS: Sends speed data over wireless
void send_wireless_speed(Wireless *wireless, int speed) {
 800358c:	b590      	push	{r4, r7, lr}
 800358e:	b087      	sub	sp, #28
 8003590:	af00      	add	r7, sp, #0
 8003592:	6078      	str	r0, [r7, #4]
 8003594:	6039      	str	r1, [r7, #0]
	char string[sizeof(wireless->uart_buffer)];
	sprintf((char *)string, "S%iES%iE", speed, speed);
 8003596:	683b      	ldr	r3, [r7, #0]
 8003598:	683a      	ldr	r2, [r7, #0]
 800359a:	4907      	ldr	r1, [pc, #28]	; (80035b8 <send_wireless_speed+0x2c>)
 800359c:	240c      	movs	r4, #12
 800359e:	1938      	adds	r0, r7, r4
 80035a0:	f006 f934 	bl	800980c <siprintf>
	send_wireless_string_10(wireless, string);
 80035a4:	193a      	adds	r2, r7, r4
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	0011      	movs	r1, r2
 80035aa:	0018      	movs	r0, r3
 80035ac:	f000 f8f5 	bl	800379a <send_wireless_string_10>
}
 80035b0:	46c0      	nop			; (mov r8, r8)
 80035b2:	46bd      	mov	sp, r7
 80035b4:	b007      	add	sp, #28
 80035b6:	bd90      	pop	{r4, r7, pc}
 80035b8:	0800d388 	.word	0x0800d388

080035bc <send_wireless_battery_data>:

// REQUIRES: wireless is a Wireless object
// and battery_data is the battery data
// MODIFIES: Nothing
// EFFECTS: Sends battery data over wireless
void send_wireless_battery_data(Wireless *wireless, int battery_data) {
 80035bc:	b590      	push	{r4, r7, lr}
 80035be:	b087      	sub	sp, #28
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	6078      	str	r0, [r7, #4]
 80035c4:	6039      	str	r1, [r7, #0]
	char string[sizeof(wireless->uart_buffer)];
	sprintf((char *)string, "B%iEB%iE", battery_data, battery_data);
 80035c6:	683b      	ldr	r3, [r7, #0]
 80035c8:	683a      	ldr	r2, [r7, #0]
 80035ca:	4907      	ldr	r1, [pc, #28]	; (80035e8 <send_wireless_battery_data+0x2c>)
 80035cc:	240c      	movs	r4, #12
 80035ce:	1938      	adds	r0, r7, r4
 80035d0:	f006 f91c 	bl	800980c <siprintf>
	send_wireless_string_10(wireless, string);
 80035d4:	193a      	adds	r2, r7, r4
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	0011      	movs	r1, r2
 80035da:	0018      	movs	r0, r3
 80035dc:	f000 f8dd 	bl	800379a <send_wireless_string_10>
}
 80035e0:	46c0      	nop			; (mov r8, r8)
 80035e2:	46bd      	mov	sp, r7
 80035e4:	b007      	add	sp, #28
 80035e6:	bd90      	pop	{r4, r7, pc}
 80035e8:	0800d394 	.word	0x0800d394

080035ec <parse_wireless_message>:

// REQUIRES: wireless and display are objects
// MODIFIES: Nothing
// EFFECTS: Attempts to parse data based on wireless buffer and returns true if success
bool parse_wireless_message(Wireless *wireless, Skater* skater, Joint* joint, char start_char) {
 80035ec:	b590      	push	{r4, r7, lr}
 80035ee:	b08d      	sub	sp, #52	; 0x34
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	60f8      	str	r0, [r7, #12]
 80035f4:	60b9      	str	r1, [r7, #8]
 80035f6:	607a      	str	r2, [r7, #4]
 80035f8:	001a      	movs	r2, r3
 80035fa:	1cfb      	adds	r3, r7, #3
 80035fc:	701a      	strb	r2, [r3, #0]
	int start_of_transmit = -1;
 80035fe:	2301      	movs	r3, #1
 8003600:	425b      	negs	r3, r3
 8003602:	62fb      	str	r3, [r7, #44]	; 0x2c
	int end_of_transmit = -1;
 8003604:	2301      	movs	r3, #1
 8003606:	425b      	negs	r3, r3
 8003608:	62bb      	str	r3, [r7, #40]	; 0x28
	for (int i = 0; i < sizeof(wireless->uart_buffer) - 1; ++i) {
 800360a:	2300      	movs	r3, #0
 800360c:	627b      	str	r3, [r7, #36]	; 0x24
 800360e:	e01c      	b.n	800364a <parse_wireless_message+0x5e>
		if (wireless->uart_buffer[i] == start_char && isdigit((unsigned char)wireless->uart_buffer[i + 1])) {
 8003610:	68fa      	ldr	r2, [r7, #12]
 8003612:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003614:	18d3      	adds	r3, r2, r3
 8003616:	3304      	adds	r3, #4
 8003618:	781b      	ldrb	r3, [r3, #0]
 800361a:	1cfa      	adds	r2, r7, #3
 800361c:	7812      	ldrb	r2, [r2, #0]
 800361e:	429a      	cmp	r2, r3
 8003620:	d110      	bne.n	8003644 <parse_wireless_message+0x58>
 8003622:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003624:	3301      	adds	r3, #1
 8003626:	68fa      	ldr	r2, [r7, #12]
 8003628:	18d3      	adds	r3, r2, r3
 800362a:	791b      	ldrb	r3, [r3, #4]
 800362c:	1c5a      	adds	r2, r3, #1
 800362e:	4b2c      	ldr	r3, [pc, #176]	; (80036e0 <parse_wireless_message+0xf4>)
 8003630:	18d3      	adds	r3, r2, r3
 8003632:	781b      	ldrb	r3, [r3, #0]
 8003634:	001a      	movs	r2, r3
 8003636:	2304      	movs	r3, #4
 8003638:	4013      	ands	r3, r2
 800363a:	d003      	beq.n	8003644 <parse_wireless_message+0x58>
			start_of_transmit = i + 1;
 800363c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800363e:	3301      	adds	r3, #1
 8003640:	62fb      	str	r3, [r7, #44]	; 0x2c
			break;
 8003642:	e005      	b.n	8003650 <parse_wireless_message+0x64>
	for (int i = 0; i < sizeof(wireless->uart_buffer) - 1; ++i) {
 8003644:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003646:	3301      	adds	r3, #1
 8003648:	627b      	str	r3, [r7, #36]	; 0x24
 800364a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800364c:	2b08      	cmp	r3, #8
 800364e:	d9df      	bls.n	8003610 <parse_wireless_message+0x24>
		}
	}
	if (start_of_transmit == -1) return false;
 8003650:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003652:	3301      	adds	r3, #1
 8003654:	d101      	bne.n	800365a <parse_wireless_message+0x6e>
 8003656:	2300      	movs	r3, #0
 8003658:	e03e      	b.n	80036d8 <parse_wireless_message+0xec>
	for (int i = start_of_transmit; i < sizeof(wireless->uart_buffer); ++i) {
 800365a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800365c:	623b      	str	r3, [r7, #32]
 800365e:	e01b      	b.n	8003698 <parse_wireless_message+0xac>
		if (wireless->uart_buffer[i] == 'E') {
 8003660:	68fa      	ldr	r2, [r7, #12]
 8003662:	6a3b      	ldr	r3, [r7, #32]
 8003664:	18d3      	adds	r3, r2, r3
 8003666:	3304      	adds	r3, #4
 8003668:	781b      	ldrb	r3, [r3, #0]
 800366a:	2b45      	cmp	r3, #69	; 0x45
 800366c:	d102      	bne.n	8003674 <parse_wireless_message+0x88>
			end_of_transmit = i;
 800366e:	6a3b      	ldr	r3, [r7, #32]
 8003670:	62bb      	str	r3, [r7, #40]	; 0x28
			break;
 8003672:	e014      	b.n	800369e <parse_wireless_message+0xb2>
		}
		else {
			if (!isdigit(wireless->uart_buffer[i])) return false;
 8003674:	68fa      	ldr	r2, [r7, #12]
 8003676:	6a3b      	ldr	r3, [r7, #32]
 8003678:	18d3      	adds	r3, r2, r3
 800367a:	3304      	adds	r3, #4
 800367c:	781b      	ldrb	r3, [r3, #0]
 800367e:	1c5a      	adds	r2, r3, #1
 8003680:	4b17      	ldr	r3, [pc, #92]	; (80036e0 <parse_wireless_message+0xf4>)
 8003682:	18d3      	adds	r3, r2, r3
 8003684:	781b      	ldrb	r3, [r3, #0]
 8003686:	001a      	movs	r2, r3
 8003688:	2304      	movs	r3, #4
 800368a:	4013      	ands	r3, r2
 800368c:	d101      	bne.n	8003692 <parse_wireless_message+0xa6>
 800368e:	2300      	movs	r3, #0
 8003690:	e022      	b.n	80036d8 <parse_wireless_message+0xec>
	for (int i = start_of_transmit; i < sizeof(wireless->uart_buffer); ++i) {
 8003692:	6a3b      	ldr	r3, [r7, #32]
 8003694:	3301      	adds	r3, #1
 8003696:	623b      	str	r3, [r7, #32]
 8003698:	6a3b      	ldr	r3, [r7, #32]
 800369a:	2b09      	cmp	r3, #9
 800369c:	d9e0      	bls.n	8003660 <parse_wireless_message+0x74>
		}
	}
	if (end_of_transmit == -1) return false;
 800369e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036a0:	3301      	adds	r3, #1
 80036a2:	d101      	bne.n	80036a8 <parse_wireless_message+0xbc>
 80036a4:	2300      	movs	r3, #0
 80036a6:	e017      	b.n	80036d8 <parse_wireless_message+0xec>

	char contents_string[5];
	int length = end_of_transmit - start_of_transmit;
 80036a8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80036aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036ac:	1ad3      	subs	r3, r2, r3
 80036ae:	61fb      	str	r3, [r7, #28]
	memcpy(contents_string, wireless->uart_buffer + start_of_transmit, length);
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	1d1a      	adds	r2, r3, #4
 80036b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036b6:	18d1      	adds	r1, r2, r3
 80036b8:	69fa      	ldr	r2, [r7, #28]
 80036ba:	2410      	movs	r4, #16
 80036bc:	193b      	adds	r3, r7, r4
 80036be:	0018      	movs	r0, r3
 80036c0:	f005 f924 	bl	800890c <memcpy>

	int content = atoi(contents_string);
 80036c4:	193b      	adds	r3, r7, r4
 80036c6:	0018      	movs	r0, r3
 80036c8:	f005 f8e6 	bl	8008898 <atoi>
 80036cc:	0003      	movs	r3, r0
 80036ce:	61bb      	str	r3, [r7, #24]

	wireless->message_contents = content;
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	69ba      	ldr	r2, [r7, #24]
 80036d4:	611a      	str	r2, [r3, #16]

	return true;
 80036d6:	2301      	movs	r3, #1
}
 80036d8:	0018      	movs	r0, r3
 80036da:	46bd      	mov	sp, r7
 80036dc:	b00d      	add	sp, #52	; 0x34
 80036de:	bd90      	pop	{r4, r7, pc}
 80036e0:	0800d568 	.word	0x0800d568

080036e4 <receive_wireless>:

// REQUIRES: wireless, skater, and joint are objects
// MODIFIES: Nothing
// EFFECTS: Receives the wireless angle and changes the joint angle if skater is on the board
void receive_wireless(Wireless *wireless, Skater* skater, Joint* joint) {
 80036e4:	b5b0      	push	{r4, r5, r7, lr}
 80036e6:	b086      	sub	sp, #24
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	60f8      	str	r0, [r7, #12]
 80036ec:	60b9      	str	r1, [r7, #8]
 80036ee:	607a      	str	r2, [r7, #4]
	for (int i = 0; i < 10; ++i) {
 80036f0:	2300      	movs	r3, #0
 80036f2:	617b      	str	r3, [r7, #20]
 80036f4:	e008      	b.n	8003708 <receive_wireless+0x24>
		wireless->uart_buffer[i] = 0;
 80036f6:	68fa      	ldr	r2, [r7, #12]
 80036f8:	697b      	ldr	r3, [r7, #20]
 80036fa:	18d3      	adds	r3, r2, r3
 80036fc:	3304      	adds	r3, #4
 80036fe:	2200      	movs	r2, #0
 8003700:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 10; ++i) {
 8003702:	697b      	ldr	r3, [r7, #20]
 8003704:	3301      	adds	r3, #1
 8003706:	617b      	str	r3, [r7, #20]
 8003708:	697b      	ldr	r3, [r7, #20]
 800370a:	2b09      	cmp	r3, #9
 800370c:	ddf3      	ble.n	80036f6 <receive_wireless+0x12>
	}
	HAL_Delay(10);
 800370e:	200a      	movs	r0, #10
 8003710:	f001 f9e6 	bl	8004ae0 <HAL_Delay>
	HAL_UART_Receive(wireless->uart, (uint8_t *)wireless->uart_buffer, sizeof(wireless->uart_buffer), 500);
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	6818      	ldr	r0, [r3, #0]
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	1d19      	adds	r1, r3, #4
 800371c:	23fa      	movs	r3, #250	; 0xfa
 800371e:	005b      	lsls	r3, r3, #1
 8003720:	220a      	movs	r2, #10
 8003722:	f004 fa7b 	bl	8007c1c <HAL_UART_Receive>
	HAL_Delay(10);
 8003726:	200a      	movs	r0, #10
 8003728:	f001 f9da 	bl	8004ae0 <HAL_Delay>
	bool target_success =  parse_wireless_message(wireless, skater, joint, 'T');
 800372c:	2513      	movs	r5, #19
 800372e:	197c      	adds	r4, r7, r5
 8003730:	687a      	ldr	r2, [r7, #4]
 8003732:	68b9      	ldr	r1, [r7, #8]
 8003734:	68f8      	ldr	r0, [r7, #12]
 8003736:	2354      	movs	r3, #84	; 0x54
 8003738:	f7ff ff58 	bl	80035ec <parse_wireless_message>
 800373c:	0003      	movs	r3, r0
 800373e:	7023      	strb	r3, [r4, #0]
	if (target_success) {
 8003740:	197b      	adds	r3, r7, r5
 8003742:	781b      	ldrb	r3, [r3, #0]
 8003744:	2b00      	cmp	r3, #0
 8003746:	d025      	beq.n	8003794 <receive_wireless+0xb0>
		wireless->ms_since_comms = 0;
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	2200      	movs	r2, #0
 800374c:	615a      	str	r2, [r3, #20]
		bool is_skater_here = !is_skater_gone(skater);
 800374e:	68bb      	ldr	r3, [r7, #8]
 8003750:	0018      	movs	r0, r3
 8003752:	f000 fe43 	bl	80043dc <is_skater_gone>
 8003756:	0003      	movs	r3, r0
 8003758:	1e5a      	subs	r2, r3, #1
 800375a:	4193      	sbcs	r3, r2
 800375c:	b2db      	uxtb	r3, r3
 800375e:	2201      	movs	r2, #1
 8003760:	4053      	eors	r3, r2
 8003762:	b2db      	uxtb	r3, r3
 8003764:	001a      	movs	r2, r3
 8003766:	2012      	movs	r0, #18
 8003768:	183b      	adds	r3, r7, r0
 800376a:	701a      	strb	r2, [r3, #0]
 800376c:	781a      	ldrb	r2, [r3, #0]
 800376e:	2101      	movs	r1, #1
 8003770:	400a      	ands	r2, r1
 8003772:	701a      	strb	r2, [r3, #0]
		if (is_skater_here) {
 8003774:	183b      	adds	r3, r7, r0
 8003776:	781b      	ldrb	r3, [r3, #0]
 8003778:	2b00      	cmp	r3, #0
 800377a:	d00a      	beq.n	8003792 <receive_wireless+0xae>
			set_joint_target(joint, (float)wireless->message_contents);
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	691b      	ldr	r3, [r3, #16]
 8003780:	0018      	movs	r0, r3
 8003782:	f7fd fe7f 	bl	8001484 <__aeabi_i2f>
 8003786:	1c02      	adds	r2, r0, #0
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	1c11      	adds	r1, r2, #0
 800378c:	0018      	movs	r0, r3
 800378e:	f000 f8e5 	bl	800395c <set_joint_target>
		}
		return;
 8003792:	46c0      	nop			; (mov r8, r8)
	}
}
 8003794:	46bd      	mov	sp, r7
 8003796:	b006      	add	sp, #24
 8003798:	bdb0      	pop	{r4, r5, r7, pc}

0800379a <send_wireless_string_10>:

// REQUIRES: wireless is a Wireless object
// and string is an array of 10 characters.
// MODIFIES: Nothing
// EFFECTS: Sends the character array over wireless
void send_wireless_string_10(Wireless *wireless, char string[10]) {
 800379a:	b580      	push	{r7, lr}
 800379c:	b082      	sub	sp, #8
 800379e:	af00      	add	r7, sp, #0
 80037a0:	6078      	str	r0, [r7, #4]
 80037a2:	6039      	str	r1, [r7, #0]
	HAL_Delay(50);
 80037a4:	2032      	movs	r0, #50	; 0x32
 80037a6:	f001 f99b 	bl	8004ae0 <HAL_Delay>
	HAL_UART_Transmit(wireless->uart, (uint8_t *)string, sizeof(wireless->uart_buffer), 200);
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	6818      	ldr	r0, [r3, #0]
 80037ae:	6839      	ldr	r1, [r7, #0]
 80037b0:	23c8      	movs	r3, #200	; 0xc8
 80037b2:	220a      	movs	r2, #10
 80037b4:	f004 f996 	bl	8007ae4 <HAL_UART_Transmit>
	HAL_Delay(50);
 80037b8:	2032      	movs	r0, #50	; 0x32
 80037ba:	f001 f991 	bl	8004ae0 <HAL_Delay>
}
 80037be:	46c0      	nop			; (mov r8, r8)
 80037c0:	46bd      	mov	sp, r7
 80037c2:	b002      	add	sp, #8
 80037c4:	bd80      	pop	{r7, pc}

080037c6 <new_force_sensor>:
/** PUBLIC FUNCTIONS **/

// REQUIRES: _adc_sensor is an ADCSensor object and _rank is the adc rank
// MODIFIES: nothing
// EFFECTS: Returns a pointer to a created ForceSensor object
ForceSensor *new_force_sensor(ADCSensor *_adc_sensor, uint8_t _rank) {
 80037c6:	b580      	push	{r7, lr}
 80037c8:	b084      	sub	sp, #16
 80037ca:	af00      	add	r7, sp, #0
 80037cc:	6078      	str	r0, [r7, #4]
 80037ce:	000a      	movs	r2, r1
 80037d0:	1cfb      	adds	r3, r7, #3
 80037d2:	701a      	strb	r2, [r3, #0]
    ForceSensor *force_sensor = (ForceSensor*) malloc(sizeof(ForceSensor));
 80037d4:	2008      	movs	r0, #8
 80037d6:	f005 f88f 	bl	80088f8 <malloc>
 80037da:	0003      	movs	r3, r0
 80037dc:	60fb      	str	r3, [r7, #12]
	force_sensor->adc_sensor = _adc_sensor;
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	687a      	ldr	r2, [r7, #4]
 80037e2:	601a      	str	r2, [r3, #0]
    force_sensor->rank = _rank;
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	1cfa      	adds	r2, r7, #3
 80037e8:	7812      	ldrb	r2, [r2, #0]
 80037ea:	711a      	strb	r2, [r3, #4]
	return force_sensor;
 80037ec:	68fb      	ldr	r3, [r7, #12]
}
 80037ee:	0018      	movs	r0, r3
 80037f0:	46bd      	mov	sp, r7
 80037f2:	b004      	add	sp, #16
 80037f4:	bd80      	pop	{r7, pc}

080037f6 <new_imu_sensor>:
/** PUBLIC FUNCTIONS **/

// REQUIRES: hi2c is the i2c channel
// MODIFIES: nothing
// EFFECTS: Returns a pointer to a created IMU object
IMU *new_imu_sensor(I2C_HandleTypeDef *hi2c) {
 80037f6:	b580      	push	{r7, lr}
 80037f8:	b084      	sub	sp, #16
 80037fa:	af00      	add	r7, sp, #0
 80037fc:	6078      	str	r0, [r7, #4]
    IMU *imu = (IMU*) malloc(sizeof(IMU));
 80037fe:	2004      	movs	r0, #4
 8003800:	f005 f87a 	bl	80088f8 <malloc>
 8003804:	0003      	movs	r3, r0
 8003806:	60fb      	str	r3, [r7, #12]
	imu->i2c = hi2c;
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	687a      	ldr	r2, [r7, #4]
 800380c:	601a      	str	r2, [r3, #0]
	return imu;
 800380e:	68fb      	ldr	r3, [r7, #12]
}
 8003810:	0018      	movs	r0, r3
 8003812:	46bd      	mov	sp, r7
 8003814:	b004      	add	sp, #16
 8003816:	bd80      	pop	{r7, pc}

08003818 <new_interrupt_timer>:
/** PUBLIC FUNCTIONS **/

// REQUIRES: _timer corresponds to timer
// MODIFIES: nothing
// EFFECTS: Returns a pointer to a created InterruptTimer object
InterruptTimer *new_interrupt_timer(TIM_HandleTypeDef *_timer) {
 8003818:	b580      	push	{r7, lr}
 800381a:	b084      	sub	sp, #16
 800381c:	af00      	add	r7, sp, #0
 800381e:	6078      	str	r0, [r7, #4]
	InterruptTimer *interrupt_timer = (InterruptTimer*) malloc(sizeof(InterruptTimer));
 8003820:	2004      	movs	r0, #4
 8003822:	f005 f869 	bl	80088f8 <malloc>
 8003826:	0003      	movs	r3, r0
 8003828:	60fb      	str	r3, [r7, #12]
	interrupt_timer->timer = _timer;
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	687a      	ldr	r2, [r7, #4]
 800382e:	601a      	str	r2, [r3, #0]
	return interrupt_timer;
 8003830:	68fb      	ldr	r3, [r7, #12]
}
 8003832:	0018      	movs	r0, r3
 8003834:	46bd      	mov	sp, r7
 8003836:	b004      	add	sp, #16
 8003838:	bd80      	pop	{r7, pc}

0800383a <start_interrupt_timer>:

// REQUIRES: interrupt_timer is an InterruptTimer object
// MODIFIES: nothing
// EFFECTS: Enables interrupts for the interrupt timer
void start_interrupt_timer(InterruptTimer *interrupt_timer) {
 800383a:	b580      	push	{r7, lr}
 800383c:	b082      	sub	sp, #8
 800383e:	af00      	add	r7, sp, #0
 8003840:	6078      	str	r0, [r7, #4]
	HAL_TIM_Base_Start_IT(interrupt_timer->timer);
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	0018      	movs	r0, r3
 8003848:	f003 fce8 	bl	800721c <HAL_TIM_Base_Start_IT>
}
 800384c:	46c0      	nop			; (mov r8, r8)
 800384e:	46bd      	mov	sp, r7
 8003850:	b002      	add	sp, #8
 8003852:	bd80      	pop	{r7, pc}

08003854 <new_joint>:
// REQUIRES: _motor is a Motor object,
// _potentiometer is a Potentiometer object,
// and _limit_switch_pin is a PinData object
// MODIFIES: Nothing
// EFFECTS: Returns a pointer to a created Joint object
Joint *new_joint(Motor* _motor, Potentiometer* _potentiometer, PinData* _limit_switch_pin) {
 8003854:	b580      	push	{r7, lr}
 8003856:	b086      	sub	sp, #24
 8003858:	af00      	add	r7, sp, #0
 800385a:	60f8      	str	r0, [r7, #12]
 800385c:	60b9      	str	r1, [r7, #8]
 800385e:	607a      	str	r2, [r7, #4]
	Joint *joint = (Joint*) malloc(sizeof(Joint));
 8003860:	201c      	movs	r0, #28
 8003862:	f005 f849 	bl	80088f8 <malloc>
 8003866:	0003      	movs	r3, r0
 8003868:	617b      	str	r3, [r7, #20]
	joint->motor = _motor;
 800386a:	697b      	ldr	r3, [r7, #20]
 800386c:	68fa      	ldr	r2, [r7, #12]
 800386e:	601a      	str	r2, [r3, #0]
    joint->potentiometer = _potentiometer;
 8003870:	697b      	ldr	r3, [r7, #20]
 8003872:	68ba      	ldr	r2, [r7, #8]
 8003874:	605a      	str	r2, [r3, #4]
    joint->limit_switch_pin = _limit_switch_pin;
 8003876:	697b      	ldr	r3, [r7, #20]
 8003878:	687a      	ldr	r2, [r7, #4]
 800387a:	609a      	str	r2, [r3, #8]
    joint->potentiometer_value_at_rest_offset = 0;
 800387c:	697b      	ldr	r3, [r7, #20]
 800387e:	2200      	movs	r2, #0
 8003880:	60da      	str	r2, [r3, #12]
    joint->current_angle_degrees = 0.0f;
 8003882:	697b      	ldr	r3, [r7, #20]
 8003884:	2200      	movs	r2, #0
 8003886:	611a      	str	r2, [r3, #16]
    joint->desired_angle_degrees = 0.0f;
 8003888:	697b      	ldr	r3, [r7, #20]
 800388a:	2200      	movs	r2, #0
 800388c:	615a      	str	r2, [r3, #20]
	joint->is_calibrated = false;
 800388e:	697b      	ldr	r3, [r7, #20]
 8003890:	2200      	movs	r2, #0
 8003892:	761a      	strb	r2, [r3, #24]
	joint->is_limit_switch_activated = true;
 8003894:	697b      	ldr	r3, [r7, #20]
 8003896:	2201      	movs	r2, #1
 8003898:	765a      	strb	r2, [r3, #25]
	return joint;
 800389a:	697b      	ldr	r3, [r7, #20]
}
 800389c:	0018      	movs	r0, r3
 800389e:	46bd      	mov	sp, r7
 80038a0:	b006      	add	sp, #24
 80038a2:	bd80      	pop	{r7, pc}

080038a4 <move_joint_to_target>:

// REQUIRES: joint is a Joint object
// and target is a float
// MODIFIES: Nothing
// EFFECTS: Moves the motor based on current angle and desired angle
void move_joint_to_target(Joint *joint) {
 80038a4:	b590      	push	{r4, r7, lr}
 80038a6:	b087      	sub	sp, #28
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	6078      	str	r0, [r7, #4]
	float difference_degrees = joint->desired_angle_degrees - joint->current_angle_degrees;
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	695a      	ldr	r2, [r3, #20]
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	691b      	ldr	r3, [r3, #16]
 80038b4:	1c19      	adds	r1, r3, #0
 80038b6:	1c10      	adds	r0, r2, #0
 80038b8:	f7fd fc16 	bl	80010e8 <__aeabi_fsub>
 80038bc:	1c03      	adds	r3, r0, #0
 80038be:	617b      	str	r3, [r7, #20]
	if (fabs(difference_degrees) > DESIRED_ANGLE_LAX_DEGREES) {
 80038c0:	697b      	ldr	r3, [r7, #20]
 80038c2:	005b      	lsls	r3, r3, #1
 80038c4:	085b      	lsrs	r3, r3, #1
 80038c6:	4922      	ldr	r1, [pc, #136]	; (8003950 <move_joint_to_target+0xac>)
 80038c8:	1c18      	adds	r0, r3, #0
 80038ca:	f7fc fe11 	bl	80004f0 <__aeabi_fcmpgt>
 80038ce:	1e03      	subs	r3, r0, #0
 80038d0:	d100      	bne.n	80038d4 <move_joint_to_target+0x30>
		if (motor_thinks_is_at_rest && !joint->is_limit_switch_activated) {
			// Increase its current angle by an arbitrary number in order to make it head in the direction of the desired.
			joint->current_angle_degrees += 10;
		}
	}
}
 80038d2:	e038      	b.n	8003946 <move_joint_to_target+0xa2>
		bool direction = !((difference_degrees > 0) ^ IS_MOTOR_SAME_DIRECTION_AS_POTENTIOMETER);
 80038d4:	2301      	movs	r3, #1
 80038d6:	1c1c      	adds	r4, r3, #0
 80038d8:	2100      	movs	r1, #0
 80038da:	6978      	ldr	r0, [r7, #20]
 80038dc:	f7fc fe08 	bl	80004f0 <__aeabi_fcmpgt>
 80038e0:	1e03      	subs	r3, r0, #0
 80038e2:	d101      	bne.n	80038e8 <move_joint_to_target+0x44>
 80038e4:	2300      	movs	r3, #0
 80038e6:	1c1c      	adds	r4, r3, #0
 80038e8:	b2e3      	uxtb	r3, r4
 80038ea:	2201      	movs	r2, #1
 80038ec:	4053      	eors	r3, r2
 80038ee:	b2db      	uxtb	r3, r3
 80038f0:	001a      	movs	r2, r3
 80038f2:	2013      	movs	r0, #19
 80038f4:	183b      	adds	r3, r7, r0
 80038f6:	701a      	strb	r2, [r3, #0]
 80038f8:	781a      	ldrb	r2, [r3, #0]
 80038fa:	2101      	movs	r1, #1
 80038fc:	400a      	ands	r2, r1
 80038fe:	701a      	strb	r2, [r3, #0]
		step_motor_direction(joint->motor, direction);
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681a      	ldr	r2, [r3, #0]
 8003904:	183b      	adds	r3, r7, r0
 8003906:	781b      	ldrb	r3, [r3, #0]
 8003908:	0019      	movs	r1, r3
 800390a:	0010      	movs	r0, r2
 800390c:	f000 fcd2 	bl	80042b4 <step_motor_direction>
		float steps = difference_degrees > 0 ? 1 : -1;
 8003910:	2100      	movs	r1, #0
 8003912:	6978      	ldr	r0, [r7, #20]
 8003914:	f7fc fdec 	bl	80004f0 <__aeabi_fcmpgt>
 8003918:	1e03      	subs	r3, r0, #0
 800391a:	d002      	beq.n	8003922 <move_joint_to_target+0x7e>
 800391c:	23fe      	movs	r3, #254	; 0xfe
 800391e:	059b      	lsls	r3, r3, #22
 8003920:	e000      	b.n	8003924 <move_joint_to_target+0x80>
 8003922:	4b0c      	ldr	r3, [pc, #48]	; (8003954 <move_joint_to_target+0xb0>)
 8003924:	60fb      	str	r3, [r7, #12]
		float changed_degrees = steps / MOTOR_STEPS_PER_JOINT_DEGREE;
 8003926:	490c      	ldr	r1, [pc, #48]	; (8003958 <move_joint_to_target+0xb4>)
 8003928:	68f8      	ldr	r0, [r7, #12]
 800392a:	f7fd f8ef 	bl	8000b0c <__aeabi_fdiv>
 800392e:	1c03      	adds	r3, r0, #0
 8003930:	60bb      	str	r3, [r7, #8]
		joint->current_angle_degrees += changed_degrees;
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	691b      	ldr	r3, [r3, #16]
 8003936:	68b9      	ldr	r1, [r7, #8]
 8003938:	1c18      	adds	r0, r3, #0
 800393a:	f7fc ff49 	bl	80007d0 <__aeabi_fadd>
 800393e:	1c03      	adds	r3, r0, #0
 8003940:	1c1a      	adds	r2, r3, #0
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	611a      	str	r2, [r3, #16]
}
 8003946:	46c0      	nop			; (mov r8, r8)
 8003948:	46bd      	mov	sp, r7
 800394a:	b007      	add	sp, #28
 800394c:	bd90      	pop	{r4, r7, pc}
 800394e:	46c0      	nop			; (mov r8, r8)
 8003950:	40a00000 	.word	0x40a00000
 8003954:	bf800000 	.word	0xbf800000
 8003958:	44855555 	.word	0x44855555

0800395c <set_joint_target>:

// REQUIRES: joint is a Joint object
// and target is a float
// MODIFIES: desired_angle_degrees
// EFFECTS: Changes the desired_angle_degrees
void set_joint_target(Joint *joint, float target) {
 800395c:	b580      	push	{r7, lr}
 800395e:	b082      	sub	sp, #8
 8003960:	af00      	add	r7, sp, #0
 8003962:	6078      	str	r0, [r7, #4]
 8003964:	6039      	str	r1, [r7, #0]
	joint->desired_angle_degrees = target;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	683a      	ldr	r2, [r7, #0]
 800396a:	615a      	str	r2, [r3, #20]
}
 800396c:	46c0      	nop			; (mov r8, r8)
 800396e:	46bd      	mov	sp, r7
 8003970:	b002      	add	sp, #8
 8003972:	bd80      	pop	{r7, pc}

08003974 <HAL_ADC_ConvCpltCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc1) {
 8003974:	b580      	push	{r7, lr}
 8003976:	b082      	sub	sp, #8
 8003978:	af00      	add	r7, sp, #0
 800397a:	6078      	str	r0, [r7, #4]
	update_adc_sensor_values(adc_sensor);
 800397c:	4b04      	ldr	r3, [pc, #16]	; (8003990 <HAL_ADC_ConvCpltCallback+0x1c>)
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	0018      	movs	r0, r3
 8003982:	f7ff fd60 	bl	8003446 <update_adc_sensor_values>
}
 8003986:	46c0      	nop			; (mov r8, r8)
 8003988:	46bd      	mov	sp, r7
 800398a:	b002      	add	sp, #8
 800398c:	bd80      	pop	{r7, pc}
 800398e:	46c0      	nop			; (mov r8, r8)
 8003990:	20000488 	.word	0x20000488

08003994 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8003994:	b580      	push	{r7, lr}
 8003996:	b082      	sub	sp, #8
 8003998:	af00      	add	r7, sp, #0
 800399a:	6078      	str	r0, [r7, #4]
	if (htim == fast_interrupt_timer->timer) {
 800399c:	4b1c      	ldr	r3, [pc, #112]	; (8003a10 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	687a      	ldr	r2, [r7, #4]
 80039a4:	429a      	cmp	r2, r3
 80039a6:	d104      	bne.n	80039b2 <HAL_TIM_PeriodElapsedCallback+0x1e>

		// 50 us ->
//		HAL_GPIO_WritePin(DEBUG_LED_GPIO_Port, DEBUG_LED_Pin, GPIO_PIN_SET);
		move_joint_to_target(joint);
 80039a8:	4b1a      	ldr	r3, [pc, #104]	; (8003a14 <HAL_TIM_PeriodElapsedCallback+0x80>)
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	0018      	movs	r0, r3
 80039ae:	f7ff ff79 	bl	80038a4 <move_joint_to_target>
//		HAL_GPIO_WritePin(DEBUG_LED_GPIO_Port, DEBUG_LED_Pin, GPIO_PIN_RESET);

	}
	if (htim == slow_interrupt_timer->timer) {
 80039b2:	4b19      	ldr	r3, [pc, #100]	; (8003a18 <HAL_TIM_PeriodElapsedCallback+0x84>)
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	687a      	ldr	r2, [r7, #4]
 80039ba:	429a      	cmp	r2, r3
 80039bc:	d123      	bne.n	8003a06 <HAL_TIM_PeriodElapsedCallback+0x72>
		set_pin_value(debug_pin_1, 1);
 80039be:	4b17      	ldr	r3, [pc, #92]	; (8003a1c <HAL_TIM_PeriodElapsedCallback+0x88>)
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	2101      	movs	r1, #1
 80039c4:	0018      	movs	r0, r3
 80039c6:	f000 fcbe 	bl	8004346 <set_pin_value>

		// 2 ms
		update_adc_sensor_values(adc_sensor);
 80039ca:	4b15      	ldr	r3, [pc, #84]	; (8003a20 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	0018      	movs	r0, r3
 80039d0:	f7ff fd39 	bl	8003446 <update_adc_sensor_values>
			refresh_joint_limit_switch(joint);
		}
		if (USE_POTENTIOMETER_FEEDBACK) {
			refresh_joint_angle(joint);
		}
		if (is_skater_gone(skater)) {
 80039d4:	4b13      	ldr	r3, [pc, #76]	; (8003a24 <HAL_TIM_PeriodElapsedCallback+0x90>)
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	0018      	movs	r0, r3
 80039da:	f000 fcff 	bl	80043dc <is_skater_gone>
 80039de:	1e03      	subs	r3, r0, #0
 80039e0:	d006      	beq.n	80039f0 <HAL_TIM_PeriodElapsedCallback+0x5c>
			set_joint_target(joint, AUTOMATIC_BRAKING_ANGLE_DEGREES);
 80039e2:	4b0c      	ldr	r3, [pc, #48]	; (8003a14 <HAL_TIM_PeriodElapsedCallback+0x80>)
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	4a10      	ldr	r2, [pc, #64]	; (8003a28 <HAL_TIM_PeriodElapsedCallback+0x94>)
 80039e8:	1c11      	adds	r1, r2, #0
 80039ea:	0018      	movs	r0, r3
 80039ec:	f7ff ffb6 	bl	800395c <set_joint_target>
		}
		else if (USE_WIRELESS_COMMS_WATCHDOG && is_wireless_comms_lost(wireless)) {
			set_joint_target(joint, AUTOMATIC_RELAX_ANGLE_DEGREES);
		}

		refresh_wireless_status(wireless);
 80039f0:	4b0e      	ldr	r3, [pc, #56]	; (8003a2c <HAL_TIM_PeriodElapsedCallback+0x98>)
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	0018      	movs	r0, r3
 80039f6:	f7ff fdb1 	bl	800355c <refresh_wireless_status>

		set_pin_value(debug_pin_1, 0);
 80039fa:	4b08      	ldr	r3, [pc, #32]	; (8003a1c <HAL_TIM_PeriodElapsedCallback+0x88>)
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	2100      	movs	r1, #0
 8003a00:	0018      	movs	r0, r3
 8003a02:	f000 fca0 	bl	8004346 <set_pin_value>
	}
}
 8003a06:	46c0      	nop			; (mov r8, r8)
 8003a08:	46bd      	mov	sp, r7
 8003a0a:	b002      	add	sp, #8
 8003a0c:	bd80      	pop	{r7, pc}
 8003a0e:	46c0      	nop			; (mov r8, r8)
 8003a10:	200004c8 	.word	0x200004c8
 8003a14:	2000049c 	.word	0x2000049c
 8003a18:	200004c4 	.word	0x200004c4
 8003a1c:	200004c0 	.word	0x200004c0
 8003a20:	20000488 	.word	0x20000488
 8003a24:	200004a4 	.word	0x200004a4
 8003a28:	42b40000 	.word	0x42b40000
 8003a2c:	200004a8 	.word	0x200004a8

08003a30 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003a30:	b580      	push	{r7, lr}
 8003a32:	b082      	sub	sp, #8
 8003a34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

	adc_sensor = new_adc_sensor(&hadc1, 3);
 8003a36:	4b85      	ldr	r3, [pc, #532]	; (8003c4c <main+0x21c>)
 8003a38:	2103      	movs	r1, #3
 8003a3a:	0018      	movs	r0, r3
 8003a3c:	f7ff fc92 	bl	8003364 <new_adc_sensor>
 8003a40:	0002      	movs	r2, r0
 8003a42:	4b83      	ldr	r3, [pc, #524]	; (8003c50 <main+0x220>)
 8003a44:	601a      	str	r2, [r3, #0]
	imu = new_imu_sensor(&hi2c2);
 8003a46:	4b83      	ldr	r3, [pc, #524]	; (8003c54 <main+0x224>)
 8003a48:	0018      	movs	r0, r3
 8003a4a:	f7ff fed4 	bl	80037f6 <new_imu_sensor>
 8003a4e:	0002      	movs	r2, r0
 8003a50:	4b81      	ldr	r3, [pc, #516]	; (8003c58 <main+0x228>)
 8003a52:	601a      	str	r2, [r3, #0]
	motor_direction_pin = new_pin_data(DRV8825_DIR_GPIO_Port, DRV8825_DIR_Pin, PIN_IS_OUTPUT);
 8003a54:	23a0      	movs	r3, #160	; 0xa0
 8003a56:	05db      	lsls	r3, r3, #23
 8003a58:	2201      	movs	r2, #1
 8003a5a:	2180      	movs	r1, #128	; 0x80
 8003a5c:	0018      	movs	r0, r3
 8003a5e:	f000 fc51 	bl	8004304 <new_pin_data>
 8003a62:	0002      	movs	r2, r0
 8003a64:	4b7d      	ldr	r3, [pc, #500]	; (8003c5c <main+0x22c>)
 8003a66:	601a      	str	r2, [r3, #0]
	motor_step_pin = new_pin_data(DRV8825_STP_GPIO_Port, DRV8825_STP_Pin, PIN_IS_OUTPUT);
 8003a68:	23a0      	movs	r3, #160	; 0xa0
 8003a6a:	05db      	lsls	r3, r3, #23
 8003a6c:	2201      	movs	r2, #1
 8003a6e:	2140      	movs	r1, #64	; 0x40
 8003a70:	0018      	movs	r0, r3
 8003a72:	f000 fc47 	bl	8004304 <new_pin_data>
 8003a76:	0002      	movs	r2, r0
 8003a78:	4b79      	ldr	r3, [pc, #484]	; (8003c60 <main+0x230>)
 8003a7a:	601a      	str	r2, [r3, #0]
	limit_switch_pin = new_pin_data(LIMIT_SWITCH_0_GPIO_Port, LIMIT_SWITCH_0_Pin, PIN_IS_INPUT);
 8003a7c:	2380      	movs	r3, #128	; 0x80
 8003a7e:	01db      	lsls	r3, r3, #7
 8003a80:	4878      	ldr	r0, [pc, #480]	; (8003c64 <main+0x234>)
 8003a82:	2200      	movs	r2, #0
 8003a84:	0019      	movs	r1, r3
 8003a86:	f000 fc3d 	bl	8004304 <new_pin_data>
 8003a8a:	0002      	movs	r2, r0
 8003a8c:	4b76      	ldr	r3, [pc, #472]	; (8003c68 <main+0x238>)
 8003a8e:	601a      	str	r2, [r3, #0]
	debug_led = new_pin_data(DEBUG_LED_GPIO_Port, DEBUG_LED_Pin, PIN_IS_OUTPUT);
 8003a90:	4b76      	ldr	r3, [pc, #472]	; (8003c6c <main+0x23c>)
 8003a92:	2201      	movs	r2, #1
 8003a94:	2104      	movs	r1, #4
 8003a96:	0018      	movs	r0, r3
 8003a98:	f000 fc34 	bl	8004304 <new_pin_data>
 8003a9c:	0002      	movs	r2, r0
 8003a9e:	4b74      	ldr	r3, [pc, #464]	; (8003c70 <main+0x240>)
 8003aa0:	601a      	str	r2, [r3, #0]
	debug_pin_0 = new_pin_data(DEBUG_PIN_0_GPIO_Port, DEBUG_PIN_0_Pin, PIN_IS_OUTPUT);
 8003aa2:	23a0      	movs	r3, #160	; 0xa0
 8003aa4:	05db      	lsls	r3, r3, #23
 8003aa6:	2201      	movs	r2, #1
 8003aa8:	2120      	movs	r1, #32
 8003aaa:	0018      	movs	r0, r3
 8003aac:	f000 fc2a 	bl	8004304 <new_pin_data>
 8003ab0:	0002      	movs	r2, r0
 8003ab2:	4b70      	ldr	r3, [pc, #448]	; (8003c74 <main+0x244>)
 8003ab4:	601a      	str	r2, [r3, #0]
	debug_pin_1 = new_pin_data(DEBUG_PIN_1_GPIO_Port, DEBUG_PIN_1_Pin, PIN_IS_OUTPUT);
 8003ab6:	4b70      	ldr	r3, [pc, #448]	; (8003c78 <main+0x248>)
 8003ab8:	2201      	movs	r2, #1
 8003aba:	2101      	movs	r1, #1
 8003abc:	0018      	movs	r0, r3
 8003abe:	f000 fc21 	bl	8004304 <new_pin_data>
 8003ac2:	0002      	movs	r2, r0
 8003ac4:	4b6d      	ldr	r3, [pc, #436]	; (8003c7c <main+0x24c>)
 8003ac6:	601a      	str	r2, [r3, #0]
	motor = new_motor(motor_direction_pin, motor_step_pin);
 8003ac8:	4b64      	ldr	r3, [pc, #400]	; (8003c5c <main+0x22c>)
 8003aca:	681a      	ldr	r2, [r3, #0]
 8003acc:	4b64      	ldr	r3, [pc, #400]	; (8003c60 <main+0x230>)
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	0019      	movs	r1, r3
 8003ad2:	0010      	movs	r0, r2
 8003ad4:	f000 fbd9 	bl	800428a <new_motor>
 8003ad8:	0002      	movs	r2, r0
 8003ada:	4b69      	ldr	r3, [pc, #420]	; (8003c80 <main+0x250>)
 8003adc:	601a      	str	r2, [r3, #0]
	slow_interrupt_timer = new_interrupt_timer(&htim14);
 8003ade:	4b69      	ldr	r3, [pc, #420]	; (8003c84 <main+0x254>)
 8003ae0:	0018      	movs	r0, r3
 8003ae2:	f7ff fe99 	bl	8003818 <new_interrupt_timer>
 8003ae6:	0002      	movs	r2, r0
 8003ae8:	4b67      	ldr	r3, [pc, #412]	; (8003c88 <main+0x258>)
 8003aea:	601a      	str	r2, [r3, #0]
	fast_interrupt_timer = new_interrupt_timer(&htim16);
 8003aec:	4b67      	ldr	r3, [pc, #412]	; (8003c8c <main+0x25c>)
 8003aee:	0018      	movs	r0, r3
 8003af0:	f7ff fe92 	bl	8003818 <new_interrupt_timer>
 8003af4:	0002      	movs	r2, r0
 8003af6:	4b66      	ldr	r3, [pc, #408]	; (8003c90 <main+0x260>)
 8003af8:	601a      	str	r2, [r3, #0]
	adc_interrupt_timer = new_interrupt_timer(&htim3);
 8003afa:	4b66      	ldr	r3, [pc, #408]	; (8003c94 <main+0x264>)
 8003afc:	0018      	movs	r0, r3
 8003afe:	f7ff fe8b 	bl	8003818 <new_interrupt_timer>
 8003b02:	0002      	movs	r2, r0
 8003b04:	4b64      	ldr	r3, [pc, #400]	; (8003c98 <main+0x268>)
 8003b06:	601a      	str	r2, [r3, #0]
	potentiometer = new_potentiometer(adc_sensor, 1);
 8003b08:	4b51      	ldr	r3, [pc, #324]	; (8003c50 <main+0x220>)
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	2101      	movs	r1, #1
 8003b0e:	0018      	movs	r0, r3
 8003b10:	f000 fc38 	bl	8004384 <new_potentiometer>
 8003b14:	0002      	movs	r2, r0
 8003b16:	4b61      	ldr	r3, [pc, #388]	; (8003c9c <main+0x26c>)
 8003b18:	601a      	str	r2, [r3, #0]
	joint = new_joint(motor, potentiometer, limit_switch_pin);
 8003b1a:	4b59      	ldr	r3, [pc, #356]	; (8003c80 <main+0x250>)
 8003b1c:	6818      	ldr	r0, [r3, #0]
 8003b1e:	4b5f      	ldr	r3, [pc, #380]	; (8003c9c <main+0x26c>)
 8003b20:	6819      	ldr	r1, [r3, #0]
 8003b22:	4b51      	ldr	r3, [pc, #324]	; (8003c68 <main+0x238>)
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	001a      	movs	r2, r3
 8003b28:	f7ff fe94 	bl	8003854 <new_joint>
 8003b2c:	0002      	movs	r2, r0
 8003b2e:	4b5c      	ldr	r3, [pc, #368]	; (8003ca0 <main+0x270>)
 8003b30:	601a      	str	r2, [r3, #0]
	force_sensor = new_force_sensor(adc_sensor, 0);
 8003b32:	4b47      	ldr	r3, [pc, #284]	; (8003c50 <main+0x220>)
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	2100      	movs	r1, #0
 8003b38:	0018      	movs	r0, r3
 8003b3a:	f7ff fe44 	bl	80037c6 <new_force_sensor>
 8003b3e:	0002      	movs	r2, r0
 8003b40:	4b58      	ldr	r3, [pc, #352]	; (8003ca4 <main+0x274>)
 8003b42:	601a      	str	r2, [r3, #0]
	battery_sensor = new_battery_sensor(adc_sensor, 2);
 8003b44:	4b42      	ldr	r3, [pc, #264]	; (8003c50 <main+0x220>)
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	2102      	movs	r1, #2
 8003b4a:	0018      	movs	r0, r3
 8003b4c:	f7ff fc8e 	bl	800346c <new_battery_sensor>
 8003b50:	0002      	movs	r2, r0
 8003b52:	4b55      	ldr	r3, [pc, #340]	; (8003ca8 <main+0x278>)
 8003b54:	601a      	str	r2, [r3, #0]
	skater = new_skater(force_sensor);
 8003b56:	4b53      	ldr	r3, [pc, #332]	; (8003ca4 <main+0x274>)
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	0018      	movs	r0, r3
 8003b5c:	f000 fc2a 	bl	80043b4 <new_skater>
 8003b60:	0002      	movs	r2, r0
 8003b62:	4b52      	ldr	r3, [pc, #328]	; (8003cac <main+0x27c>)
 8003b64:	601a      	str	r2, [r3, #0]
	wireless = new_wireless(&huart1);
 8003b66:	4b52      	ldr	r3, [pc, #328]	; (8003cb0 <main+0x280>)
 8003b68:	0018      	movs	r0, r3
 8003b6a:	f7ff fce5 	bl	8003538 <new_wireless>
 8003b6e:	0002      	movs	r2, r0
 8003b70:	4b50      	ldr	r3, [pc, #320]	; (8003cb4 <main+0x284>)
 8003b72:	601a      	str	r2, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003b74:	f000 ff2e 	bl	80049d4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003b78:	f000 f89e 	bl	8003cb8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003b7c:	f000 fac4 	bl	8004108 <MX_GPIO_Init>
  MX_DMA_Init();
 8003b80:	f000 faa4 	bl	80040cc <MX_DMA_Init>
  MX_I2C2_Init();
 8003b84:	f000 f972 	bl	8003e6c <MX_I2C2_Init>
  MX_USART1_UART_Init();
 8003b88:	f000 fa52 	bl	8004030 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8003b8c:	f000 f8dc 	bl	8003d48 <MX_ADC1_Init>
  MX_TIM14_Init();
 8003b90:	f000 fa02 	bl	8003f98 <MX_TIM14_Init>
  MX_TIM16_Init();
 8003b94:	f000 fa24 	bl	8003fe0 <MX_TIM16_Init>
  MX_TIM3_Init();
 8003b98:	f000 f9a8 	bl	8003eec <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  init_adc_sensor(adc_sensor);
 8003b9c:	4b2c      	ldr	r3, [pc, #176]	; (8003c50 <main+0x220>)
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	0018      	movs	r0, r3
 8003ba2:	f7ff fc2c 	bl	80033fe <init_adc_sensor>
  start_interrupt_timer(adc_interrupt_timer);
 8003ba6:	4b3c      	ldr	r3, [pc, #240]	; (8003c98 <main+0x268>)
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	0018      	movs	r0, r3
 8003bac:	f7ff fe45 	bl	800383a <start_interrupt_timer>

  start_interrupt_timer(fast_interrupt_timer);
 8003bb0:	4b37      	ldr	r3, [pc, #220]	; (8003c90 <main+0x260>)
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	0018      	movs	r0, r3
 8003bb6:	f7ff fe40 	bl	800383a <start_interrupt_timer>
  start_interrupt_timer(slow_interrupt_timer);
 8003bba:	4b33      	ldr	r3, [pc, #204]	; (8003c88 <main+0x258>)
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	0018      	movs	r0, r3
 8003bc0:	f7ff fe3b 	bl	800383a <start_interrupt_timer>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  receive_wireless(wireless, skater, joint);
 8003bc4:	4b3b      	ldr	r3, [pc, #236]	; (8003cb4 <main+0x284>)
 8003bc6:	6818      	ldr	r0, [r3, #0]
 8003bc8:	4b38      	ldr	r3, [pc, #224]	; (8003cac <main+0x27c>)
 8003bca:	6819      	ldr	r1, [r3, #0]
 8003bcc:	4b34      	ldr	r3, [pc, #208]	; (8003ca0 <main+0x270>)
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	001a      	movs	r2, r3
 8003bd2:	f7ff fd87 	bl	80036e4 <receive_wireless>

	  // TODO - this statement is in an if statement since we are afraid that it takes too much time
	  // and will decrease responsiveness. However, this may not actually be true
	  // It is worth testing to see if this is actually the case.
	  if (joint->desired_angle_degrees == joint->current_angle_degrees) {
 8003bd6:	4b32      	ldr	r3, [pc, #200]	; (8003ca0 <main+0x270>)
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	695a      	ldr	r2, [r3, #20]
 8003bdc:	4b30      	ldr	r3, [pc, #192]	; (8003ca0 <main+0x270>)
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	691b      	ldr	r3, [r3, #16]
 8003be2:	1c19      	adds	r1, r3, #0
 8003be4:	1c10      	adds	r0, r2, #0
 8003be6:	f7fc fc69 	bl	80004bc <__aeabi_fcmpeq>
 8003bea:	1e03      	subs	r3, r0, #0
 8003bec:	d020      	beq.n	8003c30 <main+0x200>
		  int current_speed = (int)joint->current_angle_degrees; // TODO - get actual speed
 8003bee:	4b2c      	ldr	r3, [pc, #176]	; (8003ca0 <main+0x270>)
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	691b      	ldr	r3, [r3, #16]
 8003bf4:	1c18      	adds	r0, r3, #0
 8003bf6:	f7fd fc25 	bl	8001444 <__aeabi_f2iz>
 8003bfa:	0003      	movs	r3, r0
 8003bfc:	607b      	str	r3, [r7, #4]
		  send_wireless_speed(wireless, current_speed);
 8003bfe:	4b2d      	ldr	r3, [pc, #180]	; (8003cb4 <main+0x284>)
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	687a      	ldr	r2, [r7, #4]
 8003c04:	0011      	movs	r1, r2
 8003c06:	0018      	movs	r0, r3
 8003c08:	f7ff fcc0 	bl	800358c <send_wireless_speed>

		  int battery_data = get_battery_sensor_data(battery_sensor);
 8003c0c:	4b26      	ldr	r3, [pc, #152]	; (8003ca8 <main+0x278>)
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	0018      	movs	r0, r3
 8003c12:	f7ff fc43 	bl	800349c <get_battery_sensor_data>
 8003c16:	1c03      	adds	r3, r0, #0
 8003c18:	1c18      	adds	r0, r3, #0
 8003c1a:	f7fd fc13 	bl	8001444 <__aeabi_f2iz>
 8003c1e:	0003      	movs	r3, r0
 8003c20:	603b      	str	r3, [r7, #0]
		  send_wireless_battery_data(wireless, battery_data);  // TODO - get actual battery data
 8003c22:	4b24      	ldr	r3, [pc, #144]	; (8003cb4 <main+0x284>)
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	683a      	ldr	r2, [r7, #0]
 8003c28:	0011      	movs	r1, r2
 8003c2a:	0018      	movs	r0, r3
 8003c2c:	f7ff fcc6 	bl	80035bc <send_wireless_battery_data>

	  }
	  set_pin_value(debug_pin_0, 1);
 8003c30:	4b10      	ldr	r3, [pc, #64]	; (8003c74 <main+0x244>)
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	2101      	movs	r1, #1
 8003c36:	0018      	movs	r0, r3
 8003c38:	f000 fb85 	bl	8004346 <set_pin_value>
	  set_pin_value(debug_pin_0, 0);
 8003c3c:	4b0d      	ldr	r3, [pc, #52]	; (8003c74 <main+0x244>)
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	2100      	movs	r1, #0
 8003c42:	0018      	movs	r0, r3
 8003c44:	f000 fb7f 	bl	8004346 <set_pin_value>
	  receive_wireless(wireless, skater, joint);
 8003c48:	e7bc      	b.n	8003bc4 <main+0x194>
 8003c4a:	46c0      	nop			; (mov r8, r8)
 8003c4c:	200001fc 	.word	0x200001fc
 8003c50:	20000488 	.word	0x20000488
 8003c54:	200002bc 	.word	0x200002bc
 8003c58:	20000490 	.word	0x20000490
 8003c5c:	200004ac 	.word	0x200004ac
 8003c60:	200004b0 	.word	0x200004b0
 8003c64:	50000800 	.word	0x50000800
 8003c68:	200004b4 	.word	0x200004b4
 8003c6c:	50001400 	.word	0x50001400
 8003c70:	200004b8 	.word	0x200004b8
 8003c74:	200004bc 	.word	0x200004bc
 8003c78:	50000400 	.word	0x50000400
 8003c7c:	200004c0 	.word	0x200004c0
 8003c80:	20000494 	.word	0x20000494
 8003c84:	2000035c 	.word	0x2000035c
 8003c88:	200004c4 	.word	0x200004c4
 8003c8c:	200003a8 	.word	0x200003a8
 8003c90:	200004c8 	.word	0x200004c8
 8003c94:	20000310 	.word	0x20000310
 8003c98:	200004cc 	.word	0x200004cc
 8003c9c:	20000498 	.word	0x20000498
 8003ca0:	2000049c 	.word	0x2000049c
 8003ca4:	200004a0 	.word	0x200004a0
 8003ca8:	2000048c 	.word	0x2000048c
 8003cac:	200004a4 	.word	0x200004a4
 8003cb0:	200003f4 	.word	0x200003f4
 8003cb4:	200004a8 	.word	0x200004a8

08003cb8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003cb8:	b590      	push	{r4, r7, lr}
 8003cba:	b093      	sub	sp, #76	; 0x4c
 8003cbc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003cbe:	2410      	movs	r4, #16
 8003cc0:	193b      	adds	r3, r7, r4
 8003cc2:	0018      	movs	r0, r3
 8003cc4:	2338      	movs	r3, #56	; 0x38
 8003cc6:	001a      	movs	r2, r3
 8003cc8:	2100      	movs	r1, #0
 8003cca:	f004 fe28 	bl	800891e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003cce:	003b      	movs	r3, r7
 8003cd0:	0018      	movs	r0, r3
 8003cd2:	2310      	movs	r3, #16
 8003cd4:	001a      	movs	r2, r3
 8003cd6:	2100      	movs	r1, #0
 8003cd8:	f004 fe21 	bl	800891e <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003cdc:	2380      	movs	r3, #128	; 0x80
 8003cde:	009b      	lsls	r3, r3, #2
 8003ce0:	0018      	movs	r0, r3
 8003ce2:	f002 fbb9 	bl	8006458 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003ce6:	193b      	adds	r3, r7, r4
 8003ce8:	2202      	movs	r2, #2
 8003cea:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003cec:	193b      	adds	r3, r7, r4
 8003cee:	2280      	movs	r2, #128	; 0x80
 8003cf0:	0052      	lsls	r2, r2, #1
 8003cf2:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8003cf4:	193b      	adds	r3, r7, r4
 8003cf6:	2200      	movs	r2, #0
 8003cf8:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003cfa:	193b      	adds	r3, r7, r4
 8003cfc:	2240      	movs	r2, #64	; 0x40
 8003cfe:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8003d00:	193b      	adds	r3, r7, r4
 8003d02:	2200      	movs	r2, #0
 8003d04:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003d06:	193b      	adds	r3, r7, r4
 8003d08:	0018      	movs	r0, r3
 8003d0a:	f002 fbf1 	bl	80064f0 <HAL_RCC_OscConfig>
 8003d0e:	1e03      	subs	r3, r0, #0
 8003d10:	d001      	beq.n	8003d16 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8003d12:	f000 fab5 	bl	8004280 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003d16:	003b      	movs	r3, r7
 8003d18:	2207      	movs	r2, #7
 8003d1a:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8003d1c:	003b      	movs	r3, r7
 8003d1e:	2200      	movs	r2, #0
 8003d20:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003d22:	003b      	movs	r3, r7
 8003d24:	2200      	movs	r2, #0
 8003d26:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003d28:	003b      	movs	r3, r7
 8003d2a:	2200      	movs	r2, #0
 8003d2c:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8003d2e:	003b      	movs	r3, r7
 8003d30:	2100      	movs	r1, #0
 8003d32:	0018      	movs	r0, r3
 8003d34:	f002 fef6 	bl	8006b24 <HAL_RCC_ClockConfig>
 8003d38:	1e03      	subs	r3, r0, #0
 8003d3a:	d001      	beq.n	8003d40 <SystemClock_Config+0x88>
  {
    Error_Handler();
 8003d3c:	f000 faa0 	bl	8004280 <Error_Handler>
  }
}
 8003d40:	46c0      	nop			; (mov r8, r8)
 8003d42:	46bd      	mov	sp, r7
 8003d44:	b013      	add	sp, #76	; 0x4c
 8003d46:	bd90      	pop	{r4, r7, pc}

08003d48 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8003d48:	b580      	push	{r7, lr}
 8003d4a:	b084      	sub	sp, #16
 8003d4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8003d4e:	1d3b      	adds	r3, r7, #4
 8003d50:	0018      	movs	r0, r3
 8003d52:	230c      	movs	r3, #12
 8003d54:	001a      	movs	r2, r3
 8003d56:	2100      	movs	r1, #0
 8003d58:	f004 fde1 	bl	800891e <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8003d5c:	4b3f      	ldr	r3, [pc, #252]	; (8003e5c <MX_ADC1_Init+0x114>)
 8003d5e:	4a40      	ldr	r2, [pc, #256]	; (8003e60 <MX_ADC1_Init+0x118>)
 8003d60:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8003d62:	4b3e      	ldr	r3, [pc, #248]	; (8003e5c <MX_ADC1_Init+0x114>)
 8003d64:	2280      	movs	r2, #128	; 0x80
 8003d66:	05d2      	lsls	r2, r2, #23
 8003d68:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_6B;
 8003d6a:	4b3c      	ldr	r3, [pc, #240]	; (8003e5c <MX_ADC1_Init+0x114>)
 8003d6c:	2218      	movs	r2, #24
 8003d6e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003d70:	4b3a      	ldr	r3, [pc, #232]	; (8003e5c <MX_ADC1_Init+0x114>)
 8003d72:	2200      	movs	r2, #0
 8003d74:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8003d76:	4b39      	ldr	r3, [pc, #228]	; (8003e5c <MX_ADC1_Init+0x114>)
 8003d78:	2280      	movs	r2, #128	; 0x80
 8003d7a:	0392      	lsls	r2, r2, #14
 8003d7c:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003d7e:	4b37      	ldr	r3, [pc, #220]	; (8003e5c <MX_ADC1_Init+0x114>)
 8003d80:	2204      	movs	r2, #4
 8003d82:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8003d84:	4b35      	ldr	r3, [pc, #212]	; (8003e5c <MX_ADC1_Init+0x114>)
 8003d86:	2200      	movs	r2, #0
 8003d88:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 8003d8a:	4b34      	ldr	r3, [pc, #208]	; (8003e5c <MX_ADC1_Init+0x114>)
 8003d8c:	2200      	movs	r2, #0
 8003d8e:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8003d90:	4b32      	ldr	r3, [pc, #200]	; (8003e5c <MX_ADC1_Init+0x114>)
 8003d92:	2200      	movs	r2, #0
 8003d94:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 3;
 8003d96:	4b31      	ldr	r3, [pc, #196]	; (8003e5c <MX_ADC1_Init+0x114>)
 8003d98:	2203      	movs	r2, #3
 8003d9a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003d9c:	4b2f      	ldr	r3, [pc, #188]	; (8003e5c <MX_ADC1_Init+0x114>)
 8003d9e:	2220      	movs	r2, #32
 8003da0:	2100      	movs	r1, #0
 8003da2:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T3_TRGO;
 8003da4:	4b2d      	ldr	r3, [pc, #180]	; (8003e5c <MX_ADC1_Init+0x114>)
 8003da6:	2298      	movs	r2, #152	; 0x98
 8003da8:	00d2      	lsls	r2, r2, #3
 8003daa:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8003dac:	4b2b      	ldr	r3, [pc, #172]	; (8003e5c <MX_ADC1_Init+0x114>)
 8003dae:	2280      	movs	r2, #128	; 0x80
 8003db0:	00d2      	lsls	r2, r2, #3
 8003db2:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8003db4:	4b29      	ldr	r3, [pc, #164]	; (8003e5c <MX_ADC1_Init+0x114>)
 8003db6:	222c      	movs	r2, #44	; 0x2c
 8003db8:	2101      	movs	r1, #1
 8003dba:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8003dbc:	4b27      	ldr	r3, [pc, #156]	; (8003e5c <MX_ADC1_Init+0x114>)
 8003dbe:	2200      	movs	r2, #0
 8003dc0:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 8003dc2:	4b26      	ldr	r3, [pc, #152]	; (8003e5c <MX_ADC1_Init+0x114>)
 8003dc4:	2200      	movs	r2, #0
 8003dc6:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 8003dc8:	4b24      	ldr	r3, [pc, #144]	; (8003e5c <MX_ADC1_Init+0x114>)
 8003dca:	2200      	movs	r2, #0
 8003dcc:	639a      	str	r2, [r3, #56]	; 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 8003dce:	4b23      	ldr	r3, [pc, #140]	; (8003e5c <MX_ADC1_Init+0x114>)
 8003dd0:	223c      	movs	r2, #60	; 0x3c
 8003dd2:	2100      	movs	r1, #0
 8003dd4:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8003dd6:	4b21      	ldr	r3, [pc, #132]	; (8003e5c <MX_ADC1_Init+0x114>)
 8003dd8:	2200      	movs	r2, #0
 8003dda:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003ddc:	4b1f      	ldr	r3, [pc, #124]	; (8003e5c <MX_ADC1_Init+0x114>)
 8003dde:	0018      	movs	r0, r3
 8003de0:	f000 ffea 	bl	8004db8 <HAL_ADC_Init>
 8003de4:	1e03      	subs	r3, r0, #0
 8003de6:	d001      	beq.n	8003dec <MX_ADC1_Init+0xa4>
  {
    Error_Handler();
 8003de8:	f000 fa4a 	bl	8004280 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8003dec:	1d3b      	adds	r3, r7, #4
 8003dee:	2201      	movs	r2, #1
 8003df0:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8003df2:	1d3b      	adds	r3, r7, #4
 8003df4:	2200      	movs	r2, #0
 8003df6:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8003df8:	1d3b      	adds	r3, r7, #4
 8003dfa:	2200      	movs	r2, #0
 8003dfc:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003dfe:	1d3a      	adds	r2, r7, #4
 8003e00:	4b16      	ldr	r3, [pc, #88]	; (8003e5c <MX_ADC1_Init+0x114>)
 8003e02:	0011      	movs	r1, r2
 8003e04:	0018      	movs	r0, r3
 8003e06:	f001 fa1d 	bl	8005244 <HAL_ADC_ConfigChannel>
 8003e0a:	1e03      	subs	r3, r0, #0
 8003e0c:	d001      	beq.n	8003e12 <MX_ADC1_Init+0xca>
  {
    Error_Handler();
 8003e0e:	f000 fa37 	bl	8004280 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8003e12:	1d3b      	adds	r3, r7, #4
 8003e14:	4a13      	ldr	r2, [pc, #76]	; (8003e64 <MX_ADC1_Init+0x11c>)
 8003e16:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8003e18:	1d3b      	adds	r3, r7, #4
 8003e1a:	2204      	movs	r2, #4
 8003e1c:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003e1e:	1d3a      	adds	r2, r7, #4
 8003e20:	4b0e      	ldr	r3, [pc, #56]	; (8003e5c <MX_ADC1_Init+0x114>)
 8003e22:	0011      	movs	r1, r2
 8003e24:	0018      	movs	r0, r3
 8003e26:	f001 fa0d 	bl	8005244 <HAL_ADC_ConfigChannel>
 8003e2a:	1e03      	subs	r3, r0, #0
 8003e2c:	d001      	beq.n	8003e32 <MX_ADC1_Init+0xea>
  {
    Error_Handler();
 8003e2e:	f000 fa27 	bl	8004280 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8003e32:	1d3b      	adds	r3, r7, #4
 8003e34:	4a0c      	ldr	r2, [pc, #48]	; (8003e68 <MX_ADC1_Init+0x120>)
 8003e36:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8003e38:	1d3b      	adds	r3, r7, #4
 8003e3a:	2208      	movs	r2, #8
 8003e3c:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003e3e:	1d3a      	adds	r2, r7, #4
 8003e40:	4b06      	ldr	r3, [pc, #24]	; (8003e5c <MX_ADC1_Init+0x114>)
 8003e42:	0011      	movs	r1, r2
 8003e44:	0018      	movs	r0, r3
 8003e46:	f001 f9fd 	bl	8005244 <HAL_ADC_ConfigChannel>
 8003e4a:	1e03      	subs	r3, r0, #0
 8003e4c:	d001      	beq.n	8003e52 <MX_ADC1_Init+0x10a>
  {
    Error_Handler();
 8003e4e:	f000 fa17 	bl	8004280 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8003e52:	46c0      	nop			; (mov r8, r8)
 8003e54:	46bd      	mov	sp, r7
 8003e56:	b004      	add	sp, #16
 8003e58:	bd80      	pop	{r7, pc}
 8003e5a:	46c0      	nop			; (mov r8, r8)
 8003e5c:	200001fc 	.word	0x200001fc
 8003e60:	40012400 	.word	0x40012400
 8003e64:	08000004 	.word	0x08000004
 8003e68:	0c000008 	.word	0x0c000008

08003e6c <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8003e6c:	b580      	push	{r7, lr}
 8003e6e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8003e70:	4b1b      	ldr	r3, [pc, #108]	; (8003ee0 <MX_I2C2_Init+0x74>)
 8003e72:	4a1c      	ldr	r2, [pc, #112]	; (8003ee4 <MX_I2C2_Init+0x78>)
 8003e74:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00303D5B;
 8003e76:	4b1a      	ldr	r3, [pc, #104]	; (8003ee0 <MX_I2C2_Init+0x74>)
 8003e78:	4a1b      	ldr	r2, [pc, #108]	; (8003ee8 <MX_I2C2_Init+0x7c>)
 8003e7a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8003e7c:	4b18      	ldr	r3, [pc, #96]	; (8003ee0 <MX_I2C2_Init+0x74>)
 8003e7e:	2200      	movs	r2, #0
 8003e80:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003e82:	4b17      	ldr	r3, [pc, #92]	; (8003ee0 <MX_I2C2_Init+0x74>)
 8003e84:	2201      	movs	r2, #1
 8003e86:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003e88:	4b15      	ldr	r3, [pc, #84]	; (8003ee0 <MX_I2C2_Init+0x74>)
 8003e8a:	2200      	movs	r2, #0
 8003e8c:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8003e8e:	4b14      	ldr	r3, [pc, #80]	; (8003ee0 <MX_I2C2_Init+0x74>)
 8003e90:	2200      	movs	r2, #0
 8003e92:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8003e94:	4b12      	ldr	r3, [pc, #72]	; (8003ee0 <MX_I2C2_Init+0x74>)
 8003e96:	2200      	movs	r2, #0
 8003e98:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003e9a:	4b11      	ldr	r3, [pc, #68]	; (8003ee0 <MX_I2C2_Init+0x74>)
 8003e9c:	2200      	movs	r2, #0
 8003e9e:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003ea0:	4b0f      	ldr	r3, [pc, #60]	; (8003ee0 <MX_I2C2_Init+0x74>)
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8003ea6:	4b0e      	ldr	r3, [pc, #56]	; (8003ee0 <MX_I2C2_Init+0x74>)
 8003ea8:	0018      	movs	r0, r3
 8003eaa:	f002 f9a7 	bl	80061fc <HAL_I2C_Init>
 8003eae:	1e03      	subs	r3, r0, #0
 8003eb0:	d001      	beq.n	8003eb6 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8003eb2:	f000 f9e5 	bl	8004280 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8003eb6:	4b0a      	ldr	r3, [pc, #40]	; (8003ee0 <MX_I2C2_Init+0x74>)
 8003eb8:	2100      	movs	r1, #0
 8003eba:	0018      	movs	r0, r3
 8003ebc:	f002 fa34 	bl	8006328 <HAL_I2CEx_ConfigAnalogFilter>
 8003ec0:	1e03      	subs	r3, r0, #0
 8003ec2:	d001      	beq.n	8003ec8 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8003ec4:	f000 f9dc 	bl	8004280 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8003ec8:	4b05      	ldr	r3, [pc, #20]	; (8003ee0 <MX_I2C2_Init+0x74>)
 8003eca:	2100      	movs	r1, #0
 8003ecc:	0018      	movs	r0, r3
 8003ece:	f002 fa77 	bl	80063c0 <HAL_I2CEx_ConfigDigitalFilter>
 8003ed2:	1e03      	subs	r3, r0, #0
 8003ed4:	d001      	beq.n	8003eda <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8003ed6:	f000 f9d3 	bl	8004280 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8003eda:	46c0      	nop			; (mov r8, r8)
 8003edc:	46bd      	mov	sp, r7
 8003ede:	bd80      	pop	{r7, pc}
 8003ee0:	200002bc 	.word	0x200002bc
 8003ee4:	40005800 	.word	0x40005800
 8003ee8:	00303d5b 	.word	0x00303d5b

08003eec <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8003eec:	b580      	push	{r7, lr}
 8003eee:	b088      	sub	sp, #32
 8003ef0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003ef2:	2310      	movs	r3, #16
 8003ef4:	18fb      	adds	r3, r7, r3
 8003ef6:	0018      	movs	r0, r3
 8003ef8:	2310      	movs	r3, #16
 8003efa:	001a      	movs	r2, r3
 8003efc:	2100      	movs	r1, #0
 8003efe:	f004 fd0e 	bl	800891e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003f02:	1d3b      	adds	r3, r7, #4
 8003f04:	0018      	movs	r0, r3
 8003f06:	230c      	movs	r3, #12
 8003f08:	001a      	movs	r2, r3
 8003f0a:	2100      	movs	r1, #0
 8003f0c:	f004 fd07 	bl	800891e <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003f10:	4b1e      	ldr	r3, [pc, #120]	; (8003f8c <MX_TIM3_Init+0xa0>)
 8003f12:	4a1f      	ldr	r2, [pc, #124]	; (8003f90 <MX_TIM3_Init+0xa4>)
 8003f14:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8003f16:	4b1d      	ldr	r3, [pc, #116]	; (8003f8c <MX_TIM3_Init+0xa0>)
 8003f18:	2200      	movs	r2, #0
 8003f1a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003f1c:	4b1b      	ldr	r3, [pc, #108]	; (8003f8c <MX_TIM3_Init+0xa0>)
 8003f1e:	2200      	movs	r2, #0
 8003f20:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8003f22:	4b1a      	ldr	r3, [pc, #104]	; (8003f8c <MX_TIM3_Init+0xa0>)
 8003f24:	4a1b      	ldr	r2, [pc, #108]	; (8003f94 <MX_TIM3_Init+0xa8>)
 8003f26:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003f28:	4b18      	ldr	r3, [pc, #96]	; (8003f8c <MX_TIM3_Init+0xa0>)
 8003f2a:	2200      	movs	r2, #0
 8003f2c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003f2e:	4b17      	ldr	r3, [pc, #92]	; (8003f8c <MX_TIM3_Init+0xa0>)
 8003f30:	2200      	movs	r2, #0
 8003f32:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003f34:	4b15      	ldr	r3, [pc, #84]	; (8003f8c <MX_TIM3_Init+0xa0>)
 8003f36:	0018      	movs	r0, r3
 8003f38:	f003 f918 	bl	800716c <HAL_TIM_Base_Init>
 8003f3c:	1e03      	subs	r3, r0, #0
 8003f3e:	d001      	beq.n	8003f44 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8003f40:	f000 f99e 	bl	8004280 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003f44:	2110      	movs	r1, #16
 8003f46:	187b      	adds	r3, r7, r1
 8003f48:	2280      	movs	r2, #128	; 0x80
 8003f4a:	0152      	lsls	r2, r2, #5
 8003f4c:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003f4e:	187a      	adds	r2, r7, r1
 8003f50:	4b0e      	ldr	r3, [pc, #56]	; (8003f8c <MX_TIM3_Init+0xa0>)
 8003f52:	0011      	movs	r1, r2
 8003f54:	0018      	movs	r0, r3
 8003f56:	f003 fae7 	bl	8007528 <HAL_TIM_ConfigClockSource>
 8003f5a:	1e03      	subs	r3, r0, #0
 8003f5c:	d001      	beq.n	8003f62 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8003f5e:	f000 f98f 	bl	8004280 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003f62:	1d3b      	adds	r3, r7, #4
 8003f64:	2200      	movs	r2, #0
 8003f66:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003f68:	1d3b      	adds	r3, r7, #4
 8003f6a:	2200      	movs	r2, #0
 8003f6c:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003f6e:	1d3a      	adds	r2, r7, #4
 8003f70:	4b06      	ldr	r3, [pc, #24]	; (8003f8c <MX_TIM3_Init+0xa0>)
 8003f72:	0011      	movs	r1, r2
 8003f74:	0018      	movs	r0, r3
 8003f76:	f003 fcdf 	bl	8007938 <HAL_TIMEx_MasterConfigSynchronization>
 8003f7a:	1e03      	subs	r3, r0, #0
 8003f7c:	d001      	beq.n	8003f82 <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 8003f7e:	f000 f97f 	bl	8004280 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8003f82:	46c0      	nop			; (mov r8, r8)
 8003f84:	46bd      	mov	sp, r7
 8003f86:	b008      	add	sp, #32
 8003f88:	bd80      	pop	{r7, pc}
 8003f8a:	46c0      	nop			; (mov r8, r8)
 8003f8c:	20000310 	.word	0x20000310
 8003f90:	40000400 	.word	0x40000400
 8003f94:	0000ffff 	.word	0x0000ffff

08003f98 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 8003f98:	b580      	push	{r7, lr}
 8003f9a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8003f9c:	4b0e      	ldr	r3, [pc, #56]	; (8003fd8 <MX_TIM14_Init+0x40>)
 8003f9e:	4a0f      	ldr	r2, [pc, #60]	; (8003fdc <MX_TIM14_Init+0x44>)
 8003fa0:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 15;
 8003fa2:	4b0d      	ldr	r3, [pc, #52]	; (8003fd8 <MX_TIM14_Init+0x40>)
 8003fa4:	220f      	movs	r2, #15
 8003fa6:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003fa8:	4b0b      	ldr	r3, [pc, #44]	; (8003fd8 <MX_TIM14_Init+0x40>)
 8003faa:	2200      	movs	r2, #0
 8003fac:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = SLOW_PERIOD;
 8003fae:	4b0a      	ldr	r3, [pc, #40]	; (8003fd8 <MX_TIM14_Init+0x40>)
 8003fb0:	22fa      	movs	r2, #250	; 0xfa
 8003fb2:	00d2      	lsls	r2, r2, #3
 8003fb4:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003fb6:	4b08      	ldr	r3, [pc, #32]	; (8003fd8 <MX_TIM14_Init+0x40>)
 8003fb8:	2200      	movs	r2, #0
 8003fba:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003fbc:	4b06      	ldr	r3, [pc, #24]	; (8003fd8 <MX_TIM14_Init+0x40>)
 8003fbe:	2200      	movs	r2, #0
 8003fc0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8003fc2:	4b05      	ldr	r3, [pc, #20]	; (8003fd8 <MX_TIM14_Init+0x40>)
 8003fc4:	0018      	movs	r0, r3
 8003fc6:	f003 f8d1 	bl	800716c <HAL_TIM_Base_Init>
 8003fca:	1e03      	subs	r3, r0, #0
 8003fcc:	d001      	beq.n	8003fd2 <MX_TIM14_Init+0x3a>
  {
    Error_Handler();
 8003fce:	f000 f957 	bl	8004280 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8003fd2:	46c0      	nop			; (mov r8, r8)
 8003fd4:	46bd      	mov	sp, r7
 8003fd6:	bd80      	pop	{r7, pc}
 8003fd8:	2000035c 	.word	0x2000035c
 8003fdc:	40002000 	.word	0x40002000

08003fe0 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 8003fe0:	b580      	push	{r7, lr}
 8003fe2:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8003fe4:	4b10      	ldr	r3, [pc, #64]	; (8004028 <MX_TIM16_Init+0x48>)
 8003fe6:	4a11      	ldr	r2, [pc, #68]	; (800402c <MX_TIM16_Init+0x4c>)
 8003fe8:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 15;
 8003fea:	4b0f      	ldr	r3, [pc, #60]	; (8004028 <MX_TIM16_Init+0x48>)
 8003fec:	220f      	movs	r2, #15
 8003fee:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003ff0:	4b0d      	ldr	r3, [pc, #52]	; (8004028 <MX_TIM16_Init+0x48>)
 8003ff2:	2200      	movs	r2, #0
 8003ff4:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = FAST_PERIOD;
 8003ff6:	4b0c      	ldr	r3, [pc, #48]	; (8004028 <MX_TIM16_Init+0x48>)
 8003ff8:	22fa      	movs	r2, #250	; 0xfa
 8003ffa:	0092      	lsls	r2, r2, #2
 8003ffc:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003ffe:	4b0a      	ldr	r3, [pc, #40]	; (8004028 <MX_TIM16_Init+0x48>)
 8004000:	2200      	movs	r2, #0
 8004002:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8004004:	4b08      	ldr	r3, [pc, #32]	; (8004028 <MX_TIM16_Init+0x48>)
 8004006:	2200      	movs	r2, #0
 8004008:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800400a:	4b07      	ldr	r3, [pc, #28]	; (8004028 <MX_TIM16_Init+0x48>)
 800400c:	2200      	movs	r2, #0
 800400e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8004010:	4b05      	ldr	r3, [pc, #20]	; (8004028 <MX_TIM16_Init+0x48>)
 8004012:	0018      	movs	r0, r3
 8004014:	f003 f8aa 	bl	800716c <HAL_TIM_Base_Init>
 8004018:	1e03      	subs	r3, r0, #0
 800401a:	d001      	beq.n	8004020 <MX_TIM16_Init+0x40>
  {
    Error_Handler();
 800401c:	f000 f930 	bl	8004280 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 8004020:	46c0      	nop			; (mov r8, r8)
 8004022:	46bd      	mov	sp, r7
 8004024:	bd80      	pop	{r7, pc}
 8004026:	46c0      	nop			; (mov r8, r8)
 8004028:	200003a8 	.word	0x200003a8
 800402c:	40014400 	.word	0x40014400

08004030 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8004030:	b580      	push	{r7, lr}
 8004032:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8004034:	4b23      	ldr	r3, [pc, #140]	; (80040c4 <MX_USART1_UART_Init+0x94>)
 8004036:	4a24      	ldr	r2, [pc, #144]	; (80040c8 <MX_USART1_UART_Init+0x98>)
 8004038:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800403a:	4b22      	ldr	r3, [pc, #136]	; (80040c4 <MX_USART1_UART_Init+0x94>)
 800403c:	2296      	movs	r2, #150	; 0x96
 800403e:	0192      	lsls	r2, r2, #6
 8004040:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004042:	4b20      	ldr	r3, [pc, #128]	; (80040c4 <MX_USART1_UART_Init+0x94>)
 8004044:	2200      	movs	r2, #0
 8004046:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004048:	4b1e      	ldr	r3, [pc, #120]	; (80040c4 <MX_USART1_UART_Init+0x94>)
 800404a:	2200      	movs	r2, #0
 800404c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800404e:	4b1d      	ldr	r3, [pc, #116]	; (80040c4 <MX_USART1_UART_Init+0x94>)
 8004050:	2200      	movs	r2, #0
 8004052:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004054:	4b1b      	ldr	r3, [pc, #108]	; (80040c4 <MX_USART1_UART_Init+0x94>)
 8004056:	220c      	movs	r2, #12
 8004058:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800405a:	4b1a      	ldr	r3, [pc, #104]	; (80040c4 <MX_USART1_UART_Init+0x94>)
 800405c:	2200      	movs	r2, #0
 800405e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004060:	4b18      	ldr	r3, [pc, #96]	; (80040c4 <MX_USART1_UART_Init+0x94>)
 8004062:	2200      	movs	r2, #0
 8004064:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004066:	4b17      	ldr	r3, [pc, #92]	; (80040c4 <MX_USART1_UART_Init+0x94>)
 8004068:	2200      	movs	r2, #0
 800406a:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800406c:	4b15      	ldr	r3, [pc, #84]	; (80040c4 <MX_USART1_UART_Init+0x94>)
 800406e:	2200      	movs	r2, #0
 8004070:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004072:	4b14      	ldr	r3, [pc, #80]	; (80040c4 <MX_USART1_UART_Init+0x94>)
 8004074:	2200      	movs	r2, #0
 8004076:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8004078:	4b12      	ldr	r3, [pc, #72]	; (80040c4 <MX_USART1_UART_Init+0x94>)
 800407a:	0018      	movs	r0, r3
 800407c:	f003 fcdc 	bl	8007a38 <HAL_UART_Init>
 8004080:	1e03      	subs	r3, r0, #0
 8004082:	d001      	beq.n	8004088 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8004084:	f000 f8fc 	bl	8004280 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004088:	4b0e      	ldr	r3, [pc, #56]	; (80040c4 <MX_USART1_UART_Init+0x94>)
 800408a:	2100      	movs	r1, #0
 800408c:	0018      	movs	r0, r3
 800408e:	f004 fb23 	bl	80086d8 <HAL_UARTEx_SetTxFifoThreshold>
 8004092:	1e03      	subs	r3, r0, #0
 8004094:	d001      	beq.n	800409a <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8004096:	f000 f8f3 	bl	8004280 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800409a:	4b0a      	ldr	r3, [pc, #40]	; (80040c4 <MX_USART1_UART_Init+0x94>)
 800409c:	2100      	movs	r1, #0
 800409e:	0018      	movs	r0, r3
 80040a0:	f004 fb5a 	bl	8008758 <HAL_UARTEx_SetRxFifoThreshold>
 80040a4:	1e03      	subs	r3, r0, #0
 80040a6:	d001      	beq.n	80040ac <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80040a8:	f000 f8ea 	bl	8004280 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80040ac:	4b05      	ldr	r3, [pc, #20]	; (80040c4 <MX_USART1_UART_Init+0x94>)
 80040ae:	0018      	movs	r0, r3
 80040b0:	f004 fad8 	bl	8008664 <HAL_UARTEx_DisableFifoMode>
 80040b4:	1e03      	subs	r3, r0, #0
 80040b6:	d001      	beq.n	80040bc <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80040b8:	f000 f8e2 	bl	8004280 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80040bc:	46c0      	nop			; (mov r8, r8)
 80040be:	46bd      	mov	sp, r7
 80040c0:	bd80      	pop	{r7, pc}
 80040c2:	46c0      	nop			; (mov r8, r8)
 80040c4:	200003f4 	.word	0x200003f4
 80040c8:	40013800 	.word	0x40013800

080040cc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80040cc:	b580      	push	{r7, lr}
 80040ce:	b082      	sub	sp, #8
 80040d0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80040d2:	4b0c      	ldr	r3, [pc, #48]	; (8004104 <MX_DMA_Init+0x38>)
 80040d4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80040d6:	4b0b      	ldr	r3, [pc, #44]	; (8004104 <MX_DMA_Init+0x38>)
 80040d8:	2101      	movs	r1, #1
 80040da:	430a      	orrs	r2, r1
 80040dc:	639a      	str	r2, [r3, #56]	; 0x38
 80040de:	4b09      	ldr	r3, [pc, #36]	; (8004104 <MX_DMA_Init+0x38>)
 80040e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040e2:	2201      	movs	r2, #1
 80040e4:	4013      	ands	r3, r2
 80040e6:	607b      	str	r3, [r7, #4]
 80040e8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80040ea:	2200      	movs	r2, #0
 80040ec:	2100      	movs	r1, #0
 80040ee:	2009      	movs	r0, #9
 80040f0:	f001 fc40 	bl	8005974 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80040f4:	2009      	movs	r0, #9
 80040f6:	f001 fc52 	bl	800599e <HAL_NVIC_EnableIRQ>

}
 80040fa:	46c0      	nop			; (mov r8, r8)
 80040fc:	46bd      	mov	sp, r7
 80040fe:	b002      	add	sp, #8
 8004100:	bd80      	pop	{r7, pc}
 8004102:	46c0      	nop			; (mov r8, r8)
 8004104:	40021000 	.word	0x40021000

08004108 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004108:	b590      	push	{r4, r7, lr}
 800410a:	b08b      	sub	sp, #44	; 0x2c
 800410c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800410e:	2414      	movs	r4, #20
 8004110:	193b      	adds	r3, r7, r4
 8004112:	0018      	movs	r0, r3
 8004114:	2314      	movs	r3, #20
 8004116:	001a      	movs	r2, r3
 8004118:	2100      	movs	r1, #0
 800411a:	f004 fc00 	bl	800891e <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800411e:	4b54      	ldr	r3, [pc, #336]	; (8004270 <MX_GPIO_Init+0x168>)
 8004120:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004122:	4b53      	ldr	r3, [pc, #332]	; (8004270 <MX_GPIO_Init+0x168>)
 8004124:	2102      	movs	r1, #2
 8004126:	430a      	orrs	r2, r1
 8004128:	635a      	str	r2, [r3, #52]	; 0x34
 800412a:	4b51      	ldr	r3, [pc, #324]	; (8004270 <MX_GPIO_Init+0x168>)
 800412c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800412e:	2202      	movs	r2, #2
 8004130:	4013      	ands	r3, r2
 8004132:	613b      	str	r3, [r7, #16]
 8004134:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004136:	4b4e      	ldr	r3, [pc, #312]	; (8004270 <MX_GPIO_Init+0x168>)
 8004138:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800413a:	4b4d      	ldr	r3, [pc, #308]	; (8004270 <MX_GPIO_Init+0x168>)
 800413c:	2104      	movs	r1, #4
 800413e:	430a      	orrs	r2, r1
 8004140:	635a      	str	r2, [r3, #52]	; 0x34
 8004142:	4b4b      	ldr	r3, [pc, #300]	; (8004270 <MX_GPIO_Init+0x168>)
 8004144:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004146:	2204      	movs	r2, #4
 8004148:	4013      	ands	r3, r2
 800414a:	60fb      	str	r3, [r7, #12]
 800414c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800414e:	4b48      	ldr	r3, [pc, #288]	; (8004270 <MX_GPIO_Init+0x168>)
 8004150:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004152:	4b47      	ldr	r3, [pc, #284]	; (8004270 <MX_GPIO_Init+0x168>)
 8004154:	2120      	movs	r1, #32
 8004156:	430a      	orrs	r2, r1
 8004158:	635a      	str	r2, [r3, #52]	; 0x34
 800415a:	4b45      	ldr	r3, [pc, #276]	; (8004270 <MX_GPIO_Init+0x168>)
 800415c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800415e:	2220      	movs	r2, #32
 8004160:	4013      	ands	r3, r2
 8004162:	60bb      	str	r3, [r7, #8]
 8004164:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004166:	4b42      	ldr	r3, [pc, #264]	; (8004270 <MX_GPIO_Init+0x168>)
 8004168:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800416a:	4b41      	ldr	r3, [pc, #260]	; (8004270 <MX_GPIO_Init+0x168>)
 800416c:	2101      	movs	r1, #1
 800416e:	430a      	orrs	r2, r1
 8004170:	635a      	str	r2, [r3, #52]	; 0x34
 8004172:	4b3f      	ldr	r3, [pc, #252]	; (8004270 <MX_GPIO_Init+0x168>)
 8004174:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004176:	2201      	movs	r2, #1
 8004178:	4013      	ands	r3, r2
 800417a:	607b      	str	r3, [r7, #4]
 800417c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DEBUG_LED_GPIO_Port, DEBUG_LED_Pin, GPIO_PIN_RESET);
 800417e:	4b3d      	ldr	r3, [pc, #244]	; (8004274 <MX_GPIO_Init+0x16c>)
 8004180:	2200      	movs	r2, #0
 8004182:	2104      	movs	r1, #4
 8004184:	0018      	movs	r0, r3
 8004186:	f001 ffdd 	bl	8006144 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DEBUG_PIN_0_Pin|DRV8825_STP_Pin|DRV8825_DIR_Pin, GPIO_PIN_RESET);
 800418a:	23a0      	movs	r3, #160	; 0xa0
 800418c:	05db      	lsls	r3, r3, #23
 800418e:	2200      	movs	r2, #0
 8004190:	21e0      	movs	r1, #224	; 0xe0
 8004192:	0018      	movs	r0, r3
 8004194:	f001 ffd6 	bl	8006144 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DEBUG_PIN_1_GPIO_Port, DEBUG_PIN_1_Pin, GPIO_PIN_RESET);
 8004198:	4b37      	ldr	r3, [pc, #220]	; (8004278 <MX_GPIO_Init+0x170>)
 800419a:	2200      	movs	r2, #0
 800419c:	2101      	movs	r1, #1
 800419e:	0018      	movs	r0, r3
 80041a0:	f001 ffd0 	bl	8006144 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LIMIT_SWITCH_0_Pin */
  GPIO_InitStruct.Pin = LIMIT_SWITCH_0_Pin;
 80041a4:	193b      	adds	r3, r7, r4
 80041a6:	2280      	movs	r2, #128	; 0x80
 80041a8:	01d2      	lsls	r2, r2, #7
 80041aa:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80041ac:	193b      	adds	r3, r7, r4
 80041ae:	2288      	movs	r2, #136	; 0x88
 80041b0:	0352      	lsls	r2, r2, #13
 80041b2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041b4:	193b      	adds	r3, r7, r4
 80041b6:	2200      	movs	r2, #0
 80041b8:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(LIMIT_SWITCH_0_GPIO_Port, &GPIO_InitStruct);
 80041ba:	193b      	adds	r3, r7, r4
 80041bc:	4a2f      	ldr	r2, [pc, #188]	; (800427c <MX_GPIO_Init+0x174>)
 80041be:	0019      	movs	r1, r3
 80041c0:	0010      	movs	r0, r2
 80041c2:	f001 fe5b 	bl	8005e7c <HAL_GPIO_Init>

  /*Configure GPIO pin : DEBUG_LED_Pin */
  GPIO_InitStruct.Pin = DEBUG_LED_Pin;
 80041c6:	193b      	adds	r3, r7, r4
 80041c8:	2204      	movs	r2, #4
 80041ca:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80041cc:	193b      	adds	r3, r7, r4
 80041ce:	2201      	movs	r2, #1
 80041d0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041d2:	193b      	adds	r3, r7, r4
 80041d4:	2200      	movs	r2, #0
 80041d6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80041d8:	193b      	adds	r3, r7, r4
 80041da:	2200      	movs	r2, #0
 80041dc:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(DEBUG_LED_GPIO_Port, &GPIO_InitStruct);
 80041de:	193b      	adds	r3, r7, r4
 80041e0:	4a24      	ldr	r2, [pc, #144]	; (8004274 <MX_GPIO_Init+0x16c>)
 80041e2:	0019      	movs	r1, r3
 80041e4:	0010      	movs	r0, r2
 80041e6:	f001 fe49 	bl	8005e7c <HAL_GPIO_Init>

  /*Configure GPIO pins : LIMIT_SWITCH_1_Pin PA4 */
  GPIO_InitStruct.Pin = LIMIT_SWITCH_1_Pin|GPIO_PIN_4;
 80041ea:	193b      	adds	r3, r7, r4
 80041ec:	2212      	movs	r2, #18
 80041ee:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80041f0:	193b      	adds	r3, r7, r4
 80041f2:	2288      	movs	r2, #136	; 0x88
 80041f4:	0352      	lsls	r2, r2, #13
 80041f6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041f8:	193b      	adds	r3, r7, r4
 80041fa:	2200      	movs	r2, #0
 80041fc:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80041fe:	193a      	adds	r2, r7, r4
 8004200:	23a0      	movs	r3, #160	; 0xa0
 8004202:	05db      	lsls	r3, r3, #23
 8004204:	0011      	movs	r1, r2
 8004206:	0018      	movs	r0, r3
 8004208:	f001 fe38 	bl	8005e7c <HAL_GPIO_Init>

  /*Configure GPIO pins : DEBUG_PIN_0_Pin DRV8825_STP_Pin DRV8825_DIR_Pin */
  GPIO_InitStruct.Pin = DEBUG_PIN_0_Pin|DRV8825_STP_Pin|DRV8825_DIR_Pin;
 800420c:	193b      	adds	r3, r7, r4
 800420e:	22e0      	movs	r2, #224	; 0xe0
 8004210:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004212:	193b      	adds	r3, r7, r4
 8004214:	2201      	movs	r2, #1
 8004216:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004218:	193b      	adds	r3, r7, r4
 800421a:	2200      	movs	r2, #0
 800421c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800421e:	193b      	adds	r3, r7, r4
 8004220:	2200      	movs	r2, #0
 8004222:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004224:	193a      	adds	r2, r7, r4
 8004226:	23a0      	movs	r3, #160	; 0xa0
 8004228:	05db      	lsls	r3, r3, #23
 800422a:	0011      	movs	r1, r2
 800422c:	0018      	movs	r0, r3
 800422e:	f001 fe25 	bl	8005e7c <HAL_GPIO_Init>

  /*Configure GPIO pin : DEBUG_PIN_1_Pin */
  GPIO_InitStruct.Pin = DEBUG_PIN_1_Pin;
 8004232:	0021      	movs	r1, r4
 8004234:	187b      	adds	r3, r7, r1
 8004236:	2201      	movs	r2, #1
 8004238:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800423a:	187b      	adds	r3, r7, r1
 800423c:	2201      	movs	r2, #1
 800423e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004240:	187b      	adds	r3, r7, r1
 8004242:	2200      	movs	r2, #0
 8004244:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004246:	187b      	adds	r3, r7, r1
 8004248:	2200      	movs	r2, #0
 800424a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(DEBUG_PIN_1_GPIO_Port, &GPIO_InitStruct);
 800424c:	187b      	adds	r3, r7, r1
 800424e:	4a0a      	ldr	r2, [pc, #40]	; (8004278 <MX_GPIO_Init+0x170>)
 8004250:	0019      	movs	r1, r3
 8004252:	0010      	movs	r0, r2
 8004254:	f001 fe12 	bl	8005e7c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8004258:	2200      	movs	r2, #0
 800425a:	2100      	movs	r1, #0
 800425c:	2007      	movs	r0, #7
 800425e:	f001 fb89 	bl	8005974 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8004262:	2007      	movs	r0, #7
 8004264:	f001 fb9b 	bl	800599e <HAL_NVIC_EnableIRQ>

}
 8004268:	46c0      	nop			; (mov r8, r8)
 800426a:	46bd      	mov	sp, r7
 800426c:	b00b      	add	sp, #44	; 0x2c
 800426e:	bd90      	pop	{r4, r7, pc}
 8004270:	40021000 	.word	0x40021000
 8004274:	50001400 	.word	0x50001400
 8004278:	50000400 	.word	0x50000400
 800427c:	50000800 	.word	0x50000800

08004280 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004280:	b580      	push	{r7, lr}
 8004282:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004284:	b672      	cpsid	i
}
 8004286:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004288:	e7fe      	b.n	8004288 <Error_Handler+0x8>

0800428a <new_motor>:
// MODIFIES: nothing
// EFFECTS: Returns a pointer to a created Motor object
Motor *new_motor(
	PinData *_dir_pin,
	PinData *_stp_pin
) {
 800428a:	b580      	push	{r7, lr}
 800428c:	b084      	sub	sp, #16
 800428e:	af00      	add	r7, sp, #0
 8004290:	6078      	str	r0, [r7, #4]
 8004292:	6039      	str	r1, [r7, #0]
    Motor *motor = (Motor*) malloc(sizeof(Motor));
 8004294:	2008      	movs	r0, #8
 8004296:	f004 fb2f 	bl	80088f8 <malloc>
 800429a:	0003      	movs	r3, r0
 800429c:	60fb      	str	r3, [r7, #12]
    motor->dir_pin = _dir_pin;
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	687a      	ldr	r2, [r7, #4]
 80042a2:	601a      	str	r2, [r3, #0]
    motor->stp_pin = _stp_pin;
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	683a      	ldr	r2, [r7, #0]
 80042a8:	605a      	str	r2, [r3, #4]
	return motor;
 80042aa:	68fb      	ldr	r3, [r7, #12]
}
 80042ac:	0018      	movs	r0, r3
 80042ae:	46bd      	mov	sp, r7
 80042b0:	b004      	add	sp, #16
 80042b2:	bd80      	pop	{r7, pc}

080042b4 <step_motor_direction>:

// REQUIRES: motor is a Motor object
// and direction is a bool that dictates direction
// MODIFIES: nothing
// EFFECTS: Moves the motor a certain by a certain amount of steps
void step_motor_direction(Motor *motor, bool dir) {
 80042b4:	b580      	push	{r7, lr}
 80042b6:	b084      	sub	sp, #16
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	6078      	str	r0, [r7, #4]
 80042bc:	000a      	movs	r2, r1
 80042be:	1cfb      	adds	r3, r7, #3
 80042c0:	701a      	strb	r2, [r3, #0]
	set_pin_value(motor->dir_pin, dir);
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681a      	ldr	r2, [r3, #0]
 80042c6:	1cfb      	adds	r3, r7, #3
 80042c8:	781b      	ldrb	r3, [r3, #0]
 80042ca:	0019      	movs	r1, r3
 80042cc:	0010      	movs	r0, r2
 80042ce:	f000 f83a 	bl	8004346 <set_pin_value>
	set_pin_value(motor->stp_pin, GPIO_PIN_SET);
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	685b      	ldr	r3, [r3, #4]
 80042d6:	2101      	movs	r1, #1
 80042d8:	0018      	movs	r0, r3
 80042da:	f000 f834 	bl	8004346 <set_pin_value>
	for (int i = 0; i < 10; ++i);
 80042de:	2300      	movs	r3, #0
 80042e0:	60fb      	str	r3, [r7, #12]
 80042e2:	e002      	b.n	80042ea <step_motor_direction+0x36>
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	3301      	adds	r3, #1
 80042e8:	60fb      	str	r3, [r7, #12]
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	2b09      	cmp	r3, #9
 80042ee:	ddf9      	ble.n	80042e4 <step_motor_direction+0x30>
	set_pin_value(motor->stp_pin, GPIO_PIN_RESET);
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	685b      	ldr	r3, [r3, #4]
 80042f4:	2100      	movs	r1, #0
 80042f6:	0018      	movs	r0, r3
 80042f8:	f000 f825 	bl	8004346 <set_pin_value>
}
 80042fc:	46c0      	nop			; (mov r8, r8)
 80042fe:	46bd      	mov	sp, r7
 8004300:	b004      	add	sp, #16
 8004302:	bd80      	pop	{r7, pc}

08004304 <new_pin_data>:
// REQUIRES: _port and _pin corresponds to
// the port and pin and _is_output is boolean
// that is true if the pin is an output pin.
// MODIFIES: nothing
// EFFECTS: Returns a pointer to a created PinData object
PinData *new_pin_data(GPIO_TypeDef *_port, uint16_t _pin, bool _is_output) {
 8004304:	b580      	push	{r7, lr}
 8004306:	b084      	sub	sp, #16
 8004308:	af00      	add	r7, sp, #0
 800430a:	6078      	str	r0, [r7, #4]
 800430c:	0008      	movs	r0, r1
 800430e:	0011      	movs	r1, r2
 8004310:	1cbb      	adds	r3, r7, #2
 8004312:	1c02      	adds	r2, r0, #0
 8004314:	801a      	strh	r2, [r3, #0]
 8004316:	1c7b      	adds	r3, r7, #1
 8004318:	1c0a      	adds	r2, r1, #0
 800431a:	701a      	strb	r2, [r3, #0]
    PinData *pin_data = (PinData*) malloc(sizeof(PinData));
 800431c:	2008      	movs	r0, #8
 800431e:	f004 faeb 	bl	80088f8 <malloc>
 8004322:	0003      	movs	r3, r0
 8004324:	60fb      	str	r3, [r7, #12]
	pin_data->port = _port;
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	687a      	ldr	r2, [r7, #4]
 800432a:	601a      	str	r2, [r3, #0]
    pin_data->pin = _pin;
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	1cba      	adds	r2, r7, #2
 8004330:	8812      	ldrh	r2, [r2, #0]
 8004332:	809a      	strh	r2, [r3, #4]
    pin_data->is_output = _is_output;
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	1c7a      	adds	r2, r7, #1
 8004338:	7812      	ldrb	r2, [r2, #0]
 800433a:	719a      	strb	r2, [r3, #6]
	return pin_data;
 800433c:	68fb      	ldr	r3, [r7, #12]
}
 800433e:	0018      	movs	r0, r3
 8004340:	46bd      	mov	sp, r7
 8004342:	b004      	add	sp, #16
 8004344:	bd80      	pop	{r7, pc}

08004346 <set_pin_value>:

// REQUIRES: pin_data is PinData and value is 0 or 1
// MODIFIES: nothing
// EFFECTS: Sets pin to value
void set_pin_value(PinData *pin_data, uint8_t value) {
 8004346:	b580      	push	{r7, lr}
 8004348:	b082      	sub	sp, #8
 800434a:	af00      	add	r7, sp, #0
 800434c:	6078      	str	r0, [r7, #4]
 800434e:	000a      	movs	r2, r1
 8004350:	1cfb      	adds	r3, r7, #3
 8004352:	701a      	strb	r2, [r3, #0]
	if (!pin_data->is_output) {
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	799b      	ldrb	r3, [r3, #6]
 8004358:	2201      	movs	r2, #1
 800435a:	4053      	eors	r3, r2
 800435c:	b2db      	uxtb	r3, r3
 800435e:	2b00      	cmp	r3, #0
 8004360:	d10c      	bne.n	800437c <set_pin_value+0x36>
		return;
	}
	HAL_GPIO_WritePin(pin_data->port, pin_data->pin, value == 0 ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	6818      	ldr	r0, [r3, #0]
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	8899      	ldrh	r1, [r3, #4]
 800436a:	1cfb      	adds	r3, r7, #3
 800436c:	781b      	ldrb	r3, [r3, #0]
 800436e:	1e5a      	subs	r2, r3, #1
 8004370:	4193      	sbcs	r3, r2
 8004372:	b2db      	uxtb	r3, r3
 8004374:	001a      	movs	r2, r3
 8004376:	f001 fee5 	bl	8006144 <HAL_GPIO_WritePin>
 800437a:	e000      	b.n	800437e <set_pin_value+0x38>
		return;
 800437c:	46c0      	nop			; (mov r8, r8)
}
 800437e:	46bd      	mov	sp, r7
 8004380:	b002      	add	sp, #8
 8004382:	bd80      	pop	{r7, pc}

08004384 <new_potentiometer>:
/** PUBLIC FUNCTIONS **/

// REQUIRES: _adc_sensor is an ADCSensor object and _rank is the adc rank
// MODIFIES: nothing
// EFFECTS: Returns a pointer to a created Potentiometer object
Potentiometer *new_potentiometer(ADCSensor *_adc_sensor, uint8_t _rank) {
 8004384:	b580      	push	{r7, lr}
 8004386:	b084      	sub	sp, #16
 8004388:	af00      	add	r7, sp, #0
 800438a:	6078      	str	r0, [r7, #4]
 800438c:	000a      	movs	r2, r1
 800438e:	1cfb      	adds	r3, r7, #3
 8004390:	701a      	strb	r2, [r3, #0]
    Potentiometer *potentiometer = (Potentiometer*) malloc(sizeof(Potentiometer));
 8004392:	2008      	movs	r0, #8
 8004394:	f004 fab0 	bl	80088f8 <malloc>
 8004398:	0003      	movs	r3, r0
 800439a:	60fb      	str	r3, [r7, #12]
    potentiometer->adc_sensor = _adc_sensor;
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	687a      	ldr	r2, [r7, #4]
 80043a0:	601a      	str	r2, [r3, #0]
    potentiometer->rank = _rank;
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	1cfa      	adds	r2, r7, #3
 80043a6:	7812      	ldrb	r2, [r2, #0]
 80043a8:	711a      	strb	r2, [r3, #4]
    return potentiometer;
 80043aa:	68fb      	ldr	r3, [r7, #12]
}
 80043ac:	0018      	movs	r0, r3
 80043ae:	46bd      	mov	sp, r7
 80043b0:	b004      	add	sp, #16
 80043b2:	bd80      	pop	{r7, pc}

080043b4 <new_skater>:
/** PUBLIC FUNCTIONS **/

// REQUIRES: _force_sensor is a ForceSensor object
// MODIFIES: Nothing
// EFFECTS: Returns a pointer to a created Skater object
Skater *new_skater(ForceSensor *_force_sensor) {
 80043b4:	b580      	push	{r7, lr}
 80043b6:	b084      	sub	sp, #16
 80043b8:	af00      	add	r7, sp, #0
 80043ba:	6078      	str	r0, [r7, #4]
	Skater *skater = (Skater*) malloc(sizeof(Skater));
 80043bc:	2008      	movs	r0, #8
 80043be:	f004 fa9b 	bl	80088f8 <malloc>
 80043c2:	0003      	movs	r3, r0
 80043c4:	60fb      	str	r3, [r7, #12]
	skater->force_sensor = _force_sensor;
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	687a      	ldr	r2, [r7, #4]
 80043ca:	601a      	str	r2, [r3, #0]
	skater->ms_since_skater_detected = 0;
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	2200      	movs	r2, #0
 80043d0:	605a      	str	r2, [r3, #4]
	return skater;
 80043d2:	68fb      	ldr	r3, [r7, #12]
}
 80043d4:	0018      	movs	r0, r3
 80043d6:	46bd      	mov	sp, r7
 80043d8:	b004      	add	sp, #16
 80043da:	bd80      	pop	{r7, pc}

080043dc <is_skater_gone>:

// REQUIRES: skater is a Skater object
// MODIFIES: nothing
// EFFECTS: Returns whether skater is gone or not
bool is_skater_gone(Skater *skater) {
 80043dc:	b580      	push	{r7, lr}
 80043de:	b082      	sub	sp, #8
 80043e0:	af00      	add	r7, sp, #0
 80043e2:	6078      	str	r0, [r7, #4]
	return skater->ms_since_skater_detected >= TIME_INDICATING_SKATER_ABSENCE_MS;
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	6859      	ldr	r1, [r3, #4]
 80043e8:	23fa      	movs	r3, #250	; 0xfa
 80043ea:	009a      	lsls	r2, r3, #2
 80043ec:	2300      	movs	r3, #0
 80043ee:	4291      	cmp	r1, r2
 80043f0:	415b      	adcs	r3, r3
 80043f2:	b2db      	uxtb	r3, r3
}
 80043f4:	0018      	movs	r0, r3
 80043f6:	46bd      	mov	sp, r7
 80043f8:	b002      	add	sp, #8
 80043fa:	bd80      	pop	{r7, pc}

080043fc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80043fc:	b580      	push	{r7, lr}
 80043fe:	b082      	sub	sp, #8
 8004400:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004402:	4b0f      	ldr	r3, [pc, #60]	; (8004440 <HAL_MspInit+0x44>)
 8004404:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004406:	4b0e      	ldr	r3, [pc, #56]	; (8004440 <HAL_MspInit+0x44>)
 8004408:	2101      	movs	r1, #1
 800440a:	430a      	orrs	r2, r1
 800440c:	641a      	str	r2, [r3, #64]	; 0x40
 800440e:	4b0c      	ldr	r3, [pc, #48]	; (8004440 <HAL_MspInit+0x44>)
 8004410:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004412:	2201      	movs	r2, #1
 8004414:	4013      	ands	r3, r2
 8004416:	607b      	str	r3, [r7, #4]
 8004418:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800441a:	4b09      	ldr	r3, [pc, #36]	; (8004440 <HAL_MspInit+0x44>)
 800441c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800441e:	4b08      	ldr	r3, [pc, #32]	; (8004440 <HAL_MspInit+0x44>)
 8004420:	2180      	movs	r1, #128	; 0x80
 8004422:	0549      	lsls	r1, r1, #21
 8004424:	430a      	orrs	r2, r1
 8004426:	63da      	str	r2, [r3, #60]	; 0x3c
 8004428:	4b05      	ldr	r3, [pc, #20]	; (8004440 <HAL_MspInit+0x44>)
 800442a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800442c:	2380      	movs	r3, #128	; 0x80
 800442e:	055b      	lsls	r3, r3, #21
 8004430:	4013      	ands	r3, r2
 8004432:	603b      	str	r3, [r7, #0]
 8004434:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004436:	46c0      	nop			; (mov r8, r8)
 8004438:	46bd      	mov	sp, r7
 800443a:	b002      	add	sp, #8
 800443c:	bd80      	pop	{r7, pc}
 800443e:	46c0      	nop			; (mov r8, r8)
 8004440:	40021000 	.word	0x40021000

08004444 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004444:	b590      	push	{r4, r7, lr}
 8004446:	b095      	sub	sp, #84	; 0x54
 8004448:	af00      	add	r7, sp, #0
 800444a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800444c:	233c      	movs	r3, #60	; 0x3c
 800444e:	18fb      	adds	r3, r7, r3
 8004450:	0018      	movs	r0, r3
 8004452:	2314      	movs	r3, #20
 8004454:	001a      	movs	r2, r3
 8004456:	2100      	movs	r1, #0
 8004458:	f004 fa61 	bl	800891e <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800445c:	2414      	movs	r4, #20
 800445e:	193b      	adds	r3, r7, r4
 8004460:	0018      	movs	r0, r3
 8004462:	2328      	movs	r3, #40	; 0x28
 8004464:	001a      	movs	r2, r3
 8004466:	2100      	movs	r1, #0
 8004468:	f004 fa59 	bl	800891e <memset>
  if(hadc->Instance==ADC1)
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	4a35      	ldr	r2, [pc, #212]	; (8004548 <HAL_ADC_MspInit+0x104>)
 8004472:	4293      	cmp	r3, r2
 8004474:	d164      	bne.n	8004540 <HAL_ADC_MspInit+0xfc>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8004476:	193b      	adds	r3, r7, r4
 8004478:	2280      	movs	r2, #128	; 0x80
 800447a:	01d2      	lsls	r2, r2, #7
 800447c:	601a      	str	r2, [r3, #0]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 800447e:	193b      	adds	r3, r7, r4
 8004480:	2200      	movs	r2, #0
 8004482:	61da      	str	r2, [r3, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004484:	193b      	adds	r3, r7, r4
 8004486:	0018      	movs	r0, r3
 8004488:	f002 fcf6 	bl	8006e78 <HAL_RCCEx_PeriphCLKConfig>
 800448c:	1e03      	subs	r3, r0, #0
 800448e:	d001      	beq.n	8004494 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8004490:	f7ff fef6 	bl	8004280 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8004494:	4b2d      	ldr	r3, [pc, #180]	; (800454c <HAL_ADC_MspInit+0x108>)
 8004496:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004498:	4b2c      	ldr	r3, [pc, #176]	; (800454c <HAL_ADC_MspInit+0x108>)
 800449a:	2180      	movs	r1, #128	; 0x80
 800449c:	0349      	lsls	r1, r1, #13
 800449e:	430a      	orrs	r2, r1
 80044a0:	641a      	str	r2, [r3, #64]	; 0x40
 80044a2:	4b2a      	ldr	r3, [pc, #168]	; (800454c <HAL_ADC_MspInit+0x108>)
 80044a4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80044a6:	2380      	movs	r3, #128	; 0x80
 80044a8:	035b      	lsls	r3, r3, #13
 80044aa:	4013      	ands	r3, r2
 80044ac:	613b      	str	r3, [r7, #16]
 80044ae:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80044b0:	4b26      	ldr	r3, [pc, #152]	; (800454c <HAL_ADC_MspInit+0x108>)
 80044b2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80044b4:	4b25      	ldr	r3, [pc, #148]	; (800454c <HAL_ADC_MspInit+0x108>)
 80044b6:	2101      	movs	r1, #1
 80044b8:	430a      	orrs	r2, r1
 80044ba:	635a      	str	r2, [r3, #52]	; 0x34
 80044bc:	4b23      	ldr	r3, [pc, #140]	; (800454c <HAL_ADC_MspInit+0x108>)
 80044be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80044c0:	2201      	movs	r2, #1
 80044c2:	4013      	ands	r3, r2
 80044c4:	60fb      	str	r3, [r7, #12]
 80044c6:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN0
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = FORCE_SENSOR_Pin|POTENTIOMETER_Pin|BATTERYDATA_Pin;
 80044c8:	213c      	movs	r1, #60	; 0x3c
 80044ca:	187b      	adds	r3, r7, r1
 80044cc:	220d      	movs	r2, #13
 80044ce:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80044d0:	187b      	adds	r3, r7, r1
 80044d2:	2203      	movs	r2, #3
 80044d4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044d6:	187b      	adds	r3, r7, r1
 80044d8:	2200      	movs	r2, #0
 80044da:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80044dc:	187a      	adds	r2, r7, r1
 80044de:	23a0      	movs	r3, #160	; 0xa0
 80044e0:	05db      	lsls	r3, r3, #23
 80044e2:	0011      	movs	r1, r2
 80044e4:	0018      	movs	r0, r3
 80044e6:	f001 fcc9 	bl	8005e7c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80044ea:	4b19      	ldr	r3, [pc, #100]	; (8004550 <HAL_ADC_MspInit+0x10c>)
 80044ec:	4a19      	ldr	r2, [pc, #100]	; (8004554 <HAL_ADC_MspInit+0x110>)
 80044ee:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80044f0:	4b17      	ldr	r3, [pc, #92]	; (8004550 <HAL_ADC_MspInit+0x10c>)
 80044f2:	2205      	movs	r2, #5
 80044f4:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80044f6:	4b16      	ldr	r3, [pc, #88]	; (8004550 <HAL_ADC_MspInit+0x10c>)
 80044f8:	2200      	movs	r2, #0
 80044fa:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80044fc:	4b14      	ldr	r3, [pc, #80]	; (8004550 <HAL_ADC_MspInit+0x10c>)
 80044fe:	2200      	movs	r2, #0
 8004500:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8004502:	4b13      	ldr	r3, [pc, #76]	; (8004550 <HAL_ADC_MspInit+0x10c>)
 8004504:	2280      	movs	r2, #128	; 0x80
 8004506:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004508:	4b11      	ldr	r3, [pc, #68]	; (8004550 <HAL_ADC_MspInit+0x10c>)
 800450a:	2280      	movs	r2, #128	; 0x80
 800450c:	0052      	lsls	r2, r2, #1
 800450e:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004510:	4b0f      	ldr	r3, [pc, #60]	; (8004550 <HAL_ADC_MspInit+0x10c>)
 8004512:	2280      	movs	r2, #128	; 0x80
 8004514:	00d2      	lsls	r2, r2, #3
 8004516:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8004518:	4b0d      	ldr	r3, [pc, #52]	; (8004550 <HAL_ADC_MspInit+0x10c>)
 800451a:	2220      	movs	r2, #32
 800451c:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800451e:	4b0c      	ldr	r3, [pc, #48]	; (8004550 <HAL_ADC_MspInit+0x10c>)
 8004520:	2200      	movs	r2, #0
 8004522:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8004524:	4b0a      	ldr	r3, [pc, #40]	; (8004550 <HAL_ADC_MspInit+0x10c>)
 8004526:	0018      	movs	r0, r3
 8004528:	f001 fa56 	bl	80059d8 <HAL_DMA_Init>
 800452c:	1e03      	subs	r3, r0, #0
 800452e:	d001      	beq.n	8004534 <HAL_ADC_MspInit+0xf0>
    {
      Error_Handler();
 8004530:	f7ff fea6 	bl	8004280 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	4a06      	ldr	r2, [pc, #24]	; (8004550 <HAL_ADC_MspInit+0x10c>)
 8004538:	651a      	str	r2, [r3, #80]	; 0x50
 800453a:	4b05      	ldr	r3, [pc, #20]	; (8004550 <HAL_ADC_MspInit+0x10c>)
 800453c:	687a      	ldr	r2, [r7, #4]
 800453e:	629a      	str	r2, [r3, #40]	; 0x28
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8004540:	46c0      	nop			; (mov r8, r8)
 8004542:	46bd      	mov	sp, r7
 8004544:	b015      	add	sp, #84	; 0x54
 8004546:	bd90      	pop	{r4, r7, pc}
 8004548:	40012400 	.word	0x40012400
 800454c:	40021000 	.word	0x40021000
 8004550:	20000260 	.word	0x20000260
 8004554:	40020008 	.word	0x40020008

08004558 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004558:	b590      	push	{r4, r7, lr}
 800455a:	b08b      	sub	sp, #44	; 0x2c
 800455c:	af00      	add	r7, sp, #0
 800455e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004560:	2414      	movs	r4, #20
 8004562:	193b      	adds	r3, r7, r4
 8004564:	0018      	movs	r0, r3
 8004566:	2314      	movs	r3, #20
 8004568:	001a      	movs	r2, r3
 800456a:	2100      	movs	r1, #0
 800456c:	f004 f9d7 	bl	800891e <memset>
  if(hi2c->Instance==I2C2)
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	4a1c      	ldr	r2, [pc, #112]	; (80045e8 <HAL_I2C_MspInit+0x90>)
 8004576:	4293      	cmp	r3, r2
 8004578:	d131      	bne.n	80045de <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800457a:	4b1c      	ldr	r3, [pc, #112]	; (80045ec <HAL_I2C_MspInit+0x94>)
 800457c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800457e:	4b1b      	ldr	r3, [pc, #108]	; (80045ec <HAL_I2C_MspInit+0x94>)
 8004580:	2101      	movs	r1, #1
 8004582:	430a      	orrs	r2, r1
 8004584:	635a      	str	r2, [r3, #52]	; 0x34
 8004586:	4b19      	ldr	r3, [pc, #100]	; (80045ec <HAL_I2C_MspInit+0x94>)
 8004588:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800458a:	2201      	movs	r2, #1
 800458c:	4013      	ands	r3, r2
 800458e:	613b      	str	r3, [r7, #16]
 8004590:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PA11 [PA9]     ------> I2C2_SCL
    PA12 [PA10]     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = IMU_SCL_Pin|IMU_SDA_Pin;
 8004592:	193b      	adds	r3, r7, r4
 8004594:	22c0      	movs	r2, #192	; 0xc0
 8004596:	0152      	lsls	r2, r2, #5
 8004598:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800459a:	0021      	movs	r1, r4
 800459c:	187b      	adds	r3, r7, r1
 800459e:	2212      	movs	r2, #18
 80045a0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045a2:	187b      	adds	r3, r7, r1
 80045a4:	2200      	movs	r2, #0
 80045a6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80045a8:	187b      	adds	r3, r7, r1
 80045aa:	2200      	movs	r2, #0
 80045ac:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C2;
 80045ae:	187b      	adds	r3, r7, r1
 80045b0:	2206      	movs	r2, #6
 80045b2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80045b4:	187a      	adds	r2, r7, r1
 80045b6:	23a0      	movs	r3, #160	; 0xa0
 80045b8:	05db      	lsls	r3, r3, #23
 80045ba:	0011      	movs	r1, r2
 80045bc:	0018      	movs	r0, r3
 80045be:	f001 fc5d 	bl	8005e7c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80045c2:	4b0a      	ldr	r3, [pc, #40]	; (80045ec <HAL_I2C_MspInit+0x94>)
 80045c4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80045c6:	4b09      	ldr	r3, [pc, #36]	; (80045ec <HAL_I2C_MspInit+0x94>)
 80045c8:	2180      	movs	r1, #128	; 0x80
 80045ca:	03c9      	lsls	r1, r1, #15
 80045cc:	430a      	orrs	r2, r1
 80045ce:	63da      	str	r2, [r3, #60]	; 0x3c
 80045d0:	4b06      	ldr	r3, [pc, #24]	; (80045ec <HAL_I2C_MspInit+0x94>)
 80045d2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80045d4:	2380      	movs	r3, #128	; 0x80
 80045d6:	03db      	lsls	r3, r3, #15
 80045d8:	4013      	ands	r3, r2
 80045da:	60fb      	str	r3, [r7, #12]
 80045dc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 80045de:	46c0      	nop			; (mov r8, r8)
 80045e0:	46bd      	mov	sp, r7
 80045e2:	b00b      	add	sp, #44	; 0x2c
 80045e4:	bd90      	pop	{r4, r7, pc}
 80045e6:	46c0      	nop			; (mov r8, r8)
 80045e8:	40005800 	.word	0x40005800
 80045ec:	40021000 	.word	0x40021000

080045f0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80045f0:	b580      	push	{r7, lr}
 80045f2:	b086      	sub	sp, #24
 80045f4:	af00      	add	r7, sp, #0
 80045f6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	4a25      	ldr	r2, [pc, #148]	; (8004694 <HAL_TIM_Base_MspInit+0xa4>)
 80045fe:	4293      	cmp	r3, r2
 8004600:	d10c      	bne.n	800461c <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004602:	4b25      	ldr	r3, [pc, #148]	; (8004698 <HAL_TIM_Base_MspInit+0xa8>)
 8004604:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004606:	4b24      	ldr	r3, [pc, #144]	; (8004698 <HAL_TIM_Base_MspInit+0xa8>)
 8004608:	2102      	movs	r1, #2
 800460a:	430a      	orrs	r2, r1
 800460c:	63da      	str	r2, [r3, #60]	; 0x3c
 800460e:	4b22      	ldr	r3, [pc, #136]	; (8004698 <HAL_TIM_Base_MspInit+0xa8>)
 8004610:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004612:	2202      	movs	r2, #2
 8004614:	4013      	ands	r3, r2
 8004616:	617b      	str	r3, [r7, #20]
 8004618:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 800461a:	e036      	b.n	800468a <HAL_TIM_Base_MspInit+0x9a>
  else if(htim_base->Instance==TIM14)
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	4a1e      	ldr	r2, [pc, #120]	; (800469c <HAL_TIM_Base_MspInit+0xac>)
 8004622:	4293      	cmp	r3, r2
 8004624:	d116      	bne.n	8004654 <HAL_TIM_Base_MspInit+0x64>
    __HAL_RCC_TIM14_CLK_ENABLE();
 8004626:	4b1c      	ldr	r3, [pc, #112]	; (8004698 <HAL_TIM_Base_MspInit+0xa8>)
 8004628:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800462a:	4b1b      	ldr	r3, [pc, #108]	; (8004698 <HAL_TIM_Base_MspInit+0xa8>)
 800462c:	2180      	movs	r1, #128	; 0x80
 800462e:	0209      	lsls	r1, r1, #8
 8004630:	430a      	orrs	r2, r1
 8004632:	641a      	str	r2, [r3, #64]	; 0x40
 8004634:	4b18      	ldr	r3, [pc, #96]	; (8004698 <HAL_TIM_Base_MspInit+0xa8>)
 8004636:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004638:	2380      	movs	r3, #128	; 0x80
 800463a:	021b      	lsls	r3, r3, #8
 800463c:	4013      	ands	r3, r2
 800463e:	613b      	str	r3, [r7, #16]
 8004640:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM14_IRQn, 0, 0);
 8004642:	2200      	movs	r2, #0
 8004644:	2100      	movs	r1, #0
 8004646:	2013      	movs	r0, #19
 8004648:	f001 f994 	bl	8005974 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM14_IRQn);
 800464c:	2013      	movs	r0, #19
 800464e:	f001 f9a6 	bl	800599e <HAL_NVIC_EnableIRQ>
}
 8004652:	e01a      	b.n	800468a <HAL_TIM_Base_MspInit+0x9a>
  else if(htim_base->Instance==TIM16)
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	4a11      	ldr	r2, [pc, #68]	; (80046a0 <HAL_TIM_Base_MspInit+0xb0>)
 800465a:	4293      	cmp	r3, r2
 800465c:	d115      	bne.n	800468a <HAL_TIM_Base_MspInit+0x9a>
    __HAL_RCC_TIM16_CLK_ENABLE();
 800465e:	4b0e      	ldr	r3, [pc, #56]	; (8004698 <HAL_TIM_Base_MspInit+0xa8>)
 8004660:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004662:	4b0d      	ldr	r3, [pc, #52]	; (8004698 <HAL_TIM_Base_MspInit+0xa8>)
 8004664:	2180      	movs	r1, #128	; 0x80
 8004666:	0289      	lsls	r1, r1, #10
 8004668:	430a      	orrs	r2, r1
 800466a:	641a      	str	r2, [r3, #64]	; 0x40
 800466c:	4b0a      	ldr	r3, [pc, #40]	; (8004698 <HAL_TIM_Base_MspInit+0xa8>)
 800466e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004670:	2380      	movs	r3, #128	; 0x80
 8004672:	029b      	lsls	r3, r3, #10
 8004674:	4013      	ands	r3, r2
 8004676:	60fb      	str	r3, [r7, #12]
 8004678:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 800467a:	2200      	movs	r2, #0
 800467c:	2100      	movs	r1, #0
 800467e:	2015      	movs	r0, #21
 8004680:	f001 f978 	bl	8005974 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM16_IRQn);
 8004684:	2015      	movs	r0, #21
 8004686:	f001 f98a 	bl	800599e <HAL_NVIC_EnableIRQ>
}
 800468a:	46c0      	nop			; (mov r8, r8)
 800468c:	46bd      	mov	sp, r7
 800468e:	b006      	add	sp, #24
 8004690:	bd80      	pop	{r7, pc}
 8004692:	46c0      	nop			; (mov r8, r8)
 8004694:	40000400 	.word	0x40000400
 8004698:	40021000 	.word	0x40021000
 800469c:	40002000 	.word	0x40002000
 80046a0:	40014400 	.word	0x40014400

080046a4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80046a4:	b590      	push	{r4, r7, lr}
 80046a6:	b095      	sub	sp, #84	; 0x54
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80046ac:	233c      	movs	r3, #60	; 0x3c
 80046ae:	18fb      	adds	r3, r7, r3
 80046b0:	0018      	movs	r0, r3
 80046b2:	2314      	movs	r3, #20
 80046b4:	001a      	movs	r2, r3
 80046b6:	2100      	movs	r1, #0
 80046b8:	f004 f931 	bl	800891e <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80046bc:	2414      	movs	r4, #20
 80046be:	193b      	adds	r3, r7, r4
 80046c0:	0018      	movs	r0, r3
 80046c2:	2328      	movs	r3, #40	; 0x28
 80046c4:	001a      	movs	r2, r3
 80046c6:	2100      	movs	r1, #0
 80046c8:	f004 f929 	bl	800891e <memset>
  if(huart->Instance==USART1)
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	4a22      	ldr	r2, [pc, #136]	; (800475c <HAL_UART_MspInit+0xb8>)
 80046d2:	4293      	cmp	r3, r2
 80046d4:	d13d      	bne.n	8004752 <HAL_UART_MspInit+0xae>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80046d6:	193b      	adds	r3, r7, r4
 80046d8:	2201      	movs	r2, #1
 80046da:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 80046dc:	193b      	adds	r3, r7, r4
 80046de:	2200      	movs	r2, #0
 80046e0:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80046e2:	193b      	adds	r3, r7, r4
 80046e4:	0018      	movs	r0, r3
 80046e6:	f002 fbc7 	bl	8006e78 <HAL_RCCEx_PeriphCLKConfig>
 80046ea:	1e03      	subs	r3, r0, #0
 80046ec:	d001      	beq.n	80046f2 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80046ee:	f7ff fdc7 	bl	8004280 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80046f2:	4b1b      	ldr	r3, [pc, #108]	; (8004760 <HAL_UART_MspInit+0xbc>)
 80046f4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80046f6:	4b1a      	ldr	r3, [pc, #104]	; (8004760 <HAL_UART_MspInit+0xbc>)
 80046f8:	2180      	movs	r1, #128	; 0x80
 80046fa:	01c9      	lsls	r1, r1, #7
 80046fc:	430a      	orrs	r2, r1
 80046fe:	641a      	str	r2, [r3, #64]	; 0x40
 8004700:	4b17      	ldr	r3, [pc, #92]	; (8004760 <HAL_UART_MspInit+0xbc>)
 8004702:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004704:	2380      	movs	r3, #128	; 0x80
 8004706:	01db      	lsls	r3, r3, #7
 8004708:	4013      	ands	r3, r2
 800470a:	613b      	str	r3, [r7, #16]
 800470c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800470e:	4b14      	ldr	r3, [pc, #80]	; (8004760 <HAL_UART_MspInit+0xbc>)
 8004710:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004712:	4b13      	ldr	r3, [pc, #76]	; (8004760 <HAL_UART_MspInit+0xbc>)
 8004714:	2102      	movs	r1, #2
 8004716:	430a      	orrs	r2, r1
 8004718:	635a      	str	r2, [r3, #52]	; 0x34
 800471a:	4b11      	ldr	r3, [pc, #68]	; (8004760 <HAL_UART_MspInit+0xbc>)
 800471c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800471e:	2202      	movs	r2, #2
 8004720:	4013      	ands	r3, r2
 8004722:	60fb      	str	r3, [r7, #12]
 8004724:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = BLUETOOTH_UART_RX_Pin|BLUETOOTH_UART_TX_Pin;
 8004726:	213c      	movs	r1, #60	; 0x3c
 8004728:	187b      	adds	r3, r7, r1
 800472a:	22c0      	movs	r2, #192	; 0xc0
 800472c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800472e:	187b      	adds	r3, r7, r1
 8004730:	2202      	movs	r2, #2
 8004732:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004734:	187b      	adds	r3, r7, r1
 8004736:	2200      	movs	r2, #0
 8004738:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800473a:	187b      	adds	r3, r7, r1
 800473c:	2200      	movs	r2, #0
 800473e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_USART1;
 8004740:	187b      	adds	r3, r7, r1
 8004742:	2200      	movs	r2, #0
 8004744:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004746:	187b      	adds	r3, r7, r1
 8004748:	4a06      	ldr	r2, [pc, #24]	; (8004764 <HAL_UART_MspInit+0xc0>)
 800474a:	0019      	movs	r1, r3
 800474c:	0010      	movs	r0, r2
 800474e:	f001 fb95 	bl	8005e7c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8004752:	46c0      	nop			; (mov r8, r8)
 8004754:	46bd      	mov	sp, r7
 8004756:	b015      	add	sp, #84	; 0x54
 8004758:	bd90      	pop	{r4, r7, pc}
 800475a:	46c0      	nop			; (mov r8, r8)
 800475c:	40013800 	.word	0x40013800
 8004760:	40021000 	.word	0x40021000
 8004764:	50000400 	.word	0x50000400

08004768 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004768:	b580      	push	{r7, lr}
 800476a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800476c:	e7fe      	b.n	800476c <NMI_Handler+0x4>

0800476e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800476e:	b580      	push	{r7, lr}
 8004770:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004772:	e7fe      	b.n	8004772 <HardFault_Handler+0x4>

08004774 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004774:	b580      	push	{r7, lr}
 8004776:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8004778:	46c0      	nop			; (mov r8, r8)
 800477a:	46bd      	mov	sp, r7
 800477c:	bd80      	pop	{r7, pc}

0800477e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800477e:	b580      	push	{r7, lr}
 8004780:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004782:	46c0      	nop			; (mov r8, r8)
 8004784:	46bd      	mov	sp, r7
 8004786:	bd80      	pop	{r7, pc}

08004788 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004788:	b580      	push	{r7, lr}
 800478a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800478c:	f000 f98c 	bl	8004aa8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004790:	46c0      	nop			; (mov r8, r8)
 8004792:	46bd      	mov	sp, r7
 8004794:	bd80      	pop	{r7, pc}

08004796 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8004796:	b580      	push	{r7, lr}
 8004798:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 800479a:	2010      	movs	r0, #16
 800479c:	f001 fcf0 	bl	8006180 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LIMIT_SWITCH_0_Pin);
 80047a0:	2380      	movs	r3, #128	; 0x80
 80047a2:	01db      	lsls	r3, r3, #7
 80047a4:	0018      	movs	r0, r3
 80047a6:	f001 fceb 	bl	8006180 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 80047aa:	46c0      	nop			; (mov r8, r8)
 80047ac:	46bd      	mov	sp, r7
 80047ae:	bd80      	pop	{r7, pc}

080047b0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80047b0:	b580      	push	{r7, lr}
 80047b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80047b4:	4b03      	ldr	r3, [pc, #12]	; (80047c4 <DMA1_Channel1_IRQHandler+0x14>)
 80047b6:	0018      	movs	r0, r3
 80047b8:	f001 fa1e 	bl	8005bf8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80047bc:	46c0      	nop			; (mov r8, r8)
 80047be:	46bd      	mov	sp, r7
 80047c0:	bd80      	pop	{r7, pc}
 80047c2:	46c0      	nop			; (mov r8, r8)
 80047c4:	20000260 	.word	0x20000260

080047c8 <TIM14_IRQHandler>:

/**
  * @brief This function handles TIM14 global interrupt.
  */
void TIM14_IRQHandler(void)
{
 80047c8:	b580      	push	{r7, lr}
 80047ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM14_IRQn 0 */

  /* USER CODE END TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 80047cc:	4b03      	ldr	r3, [pc, #12]	; (80047dc <TIM14_IRQHandler+0x14>)
 80047ce:	0018      	movs	r0, r3
 80047d0:	f002 fd78 	bl	80072c4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM14_IRQn 1 */

  /* USER CODE END TIM14_IRQn 1 */
}
 80047d4:	46c0      	nop			; (mov r8, r8)
 80047d6:	46bd      	mov	sp, r7
 80047d8:	bd80      	pop	{r7, pc}
 80047da:	46c0      	nop			; (mov r8, r8)
 80047dc:	2000035c 	.word	0x2000035c

080047e0 <TIM16_IRQHandler>:

/**
  * @brief This function handles TIM16 global interrupt.
  */
void TIM16_IRQHandler(void)
{
 80047e0:	b580      	push	{r7, lr}
 80047e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM16_IRQn 0 */

  /* USER CODE END TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 80047e4:	4b03      	ldr	r3, [pc, #12]	; (80047f4 <TIM16_IRQHandler+0x14>)
 80047e6:	0018      	movs	r0, r3
 80047e8:	f002 fd6c 	bl	80072c4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM16_IRQn 1 */

  /* USER CODE END TIM16_IRQn 1 */
}
 80047ec:	46c0      	nop			; (mov r8, r8)
 80047ee:	46bd      	mov	sp, r7
 80047f0:	bd80      	pop	{r7, pc}
 80047f2:	46c0      	nop			; (mov r8, r8)
 80047f4:	200003a8 	.word	0x200003a8

080047f8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80047f8:	b580      	push	{r7, lr}
 80047fa:	af00      	add	r7, sp, #0
	return 1;
 80047fc:	2301      	movs	r3, #1
}
 80047fe:	0018      	movs	r0, r3
 8004800:	46bd      	mov	sp, r7
 8004802:	bd80      	pop	{r7, pc}

08004804 <_kill>:

int _kill(int pid, int sig)
{
 8004804:	b580      	push	{r7, lr}
 8004806:	b082      	sub	sp, #8
 8004808:	af00      	add	r7, sp, #0
 800480a:	6078      	str	r0, [r7, #4]
 800480c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800480e:	f004 f849 	bl	80088a4 <__errno>
 8004812:	0003      	movs	r3, r0
 8004814:	2216      	movs	r2, #22
 8004816:	601a      	str	r2, [r3, #0]
	return -1;
 8004818:	2301      	movs	r3, #1
 800481a:	425b      	negs	r3, r3
}
 800481c:	0018      	movs	r0, r3
 800481e:	46bd      	mov	sp, r7
 8004820:	b002      	add	sp, #8
 8004822:	bd80      	pop	{r7, pc}

08004824 <_exit>:

void _exit (int status)
{
 8004824:	b580      	push	{r7, lr}
 8004826:	b082      	sub	sp, #8
 8004828:	af00      	add	r7, sp, #0
 800482a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800482c:	2301      	movs	r3, #1
 800482e:	425a      	negs	r2, r3
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	0011      	movs	r1, r2
 8004834:	0018      	movs	r0, r3
 8004836:	f7ff ffe5 	bl	8004804 <_kill>
	while (1) {}		/* Make sure we hang here */
 800483a:	e7fe      	b.n	800483a <_exit+0x16>

0800483c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800483c:	b580      	push	{r7, lr}
 800483e:	b086      	sub	sp, #24
 8004840:	af00      	add	r7, sp, #0
 8004842:	60f8      	str	r0, [r7, #12]
 8004844:	60b9      	str	r1, [r7, #8]
 8004846:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004848:	2300      	movs	r3, #0
 800484a:	617b      	str	r3, [r7, #20]
 800484c:	e00a      	b.n	8004864 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800484e:	e000      	b.n	8004852 <_read+0x16>
 8004850:	bf00      	nop
 8004852:	0001      	movs	r1, r0
 8004854:	68bb      	ldr	r3, [r7, #8]
 8004856:	1c5a      	adds	r2, r3, #1
 8004858:	60ba      	str	r2, [r7, #8]
 800485a:	b2ca      	uxtb	r2, r1
 800485c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800485e:	697b      	ldr	r3, [r7, #20]
 8004860:	3301      	adds	r3, #1
 8004862:	617b      	str	r3, [r7, #20]
 8004864:	697a      	ldr	r2, [r7, #20]
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	429a      	cmp	r2, r3
 800486a:	dbf0      	blt.n	800484e <_read+0x12>
	}

return len;
 800486c:	687b      	ldr	r3, [r7, #4]
}
 800486e:	0018      	movs	r0, r3
 8004870:	46bd      	mov	sp, r7
 8004872:	b006      	add	sp, #24
 8004874:	bd80      	pop	{r7, pc}

08004876 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004876:	b580      	push	{r7, lr}
 8004878:	b086      	sub	sp, #24
 800487a:	af00      	add	r7, sp, #0
 800487c:	60f8      	str	r0, [r7, #12]
 800487e:	60b9      	str	r1, [r7, #8]
 8004880:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004882:	2300      	movs	r3, #0
 8004884:	617b      	str	r3, [r7, #20]
 8004886:	e009      	b.n	800489c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8004888:	68bb      	ldr	r3, [r7, #8]
 800488a:	1c5a      	adds	r2, r3, #1
 800488c:	60ba      	str	r2, [r7, #8]
 800488e:	781b      	ldrb	r3, [r3, #0]
 8004890:	0018      	movs	r0, r3
 8004892:	e000      	b.n	8004896 <_write+0x20>
 8004894:	bf00      	nop
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004896:	697b      	ldr	r3, [r7, #20]
 8004898:	3301      	adds	r3, #1
 800489a:	617b      	str	r3, [r7, #20]
 800489c:	697a      	ldr	r2, [r7, #20]
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	429a      	cmp	r2, r3
 80048a2:	dbf1      	blt.n	8004888 <_write+0x12>
	}
	return len;
 80048a4:	687b      	ldr	r3, [r7, #4]
}
 80048a6:	0018      	movs	r0, r3
 80048a8:	46bd      	mov	sp, r7
 80048aa:	b006      	add	sp, #24
 80048ac:	bd80      	pop	{r7, pc}

080048ae <_close>:

int _close(int file)
{
 80048ae:	b580      	push	{r7, lr}
 80048b0:	b082      	sub	sp, #8
 80048b2:	af00      	add	r7, sp, #0
 80048b4:	6078      	str	r0, [r7, #4]
	return -1;
 80048b6:	2301      	movs	r3, #1
 80048b8:	425b      	negs	r3, r3
}
 80048ba:	0018      	movs	r0, r3
 80048bc:	46bd      	mov	sp, r7
 80048be:	b002      	add	sp, #8
 80048c0:	bd80      	pop	{r7, pc}

080048c2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80048c2:	b580      	push	{r7, lr}
 80048c4:	b082      	sub	sp, #8
 80048c6:	af00      	add	r7, sp, #0
 80048c8:	6078      	str	r0, [r7, #4]
 80048ca:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80048cc:	683b      	ldr	r3, [r7, #0]
 80048ce:	2280      	movs	r2, #128	; 0x80
 80048d0:	0192      	lsls	r2, r2, #6
 80048d2:	605a      	str	r2, [r3, #4]
	return 0;
 80048d4:	2300      	movs	r3, #0
}
 80048d6:	0018      	movs	r0, r3
 80048d8:	46bd      	mov	sp, r7
 80048da:	b002      	add	sp, #8
 80048dc:	bd80      	pop	{r7, pc}

080048de <_isatty>:

int _isatty(int file)
{
 80048de:	b580      	push	{r7, lr}
 80048e0:	b082      	sub	sp, #8
 80048e2:	af00      	add	r7, sp, #0
 80048e4:	6078      	str	r0, [r7, #4]
	return 1;
 80048e6:	2301      	movs	r3, #1
}
 80048e8:	0018      	movs	r0, r3
 80048ea:	46bd      	mov	sp, r7
 80048ec:	b002      	add	sp, #8
 80048ee:	bd80      	pop	{r7, pc}

080048f0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80048f0:	b580      	push	{r7, lr}
 80048f2:	b084      	sub	sp, #16
 80048f4:	af00      	add	r7, sp, #0
 80048f6:	60f8      	str	r0, [r7, #12]
 80048f8:	60b9      	str	r1, [r7, #8]
 80048fa:	607a      	str	r2, [r7, #4]
	return 0;
 80048fc:	2300      	movs	r3, #0
}
 80048fe:	0018      	movs	r0, r3
 8004900:	46bd      	mov	sp, r7
 8004902:	b004      	add	sp, #16
 8004904:	bd80      	pop	{r7, pc}
	...

08004908 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004908:	b580      	push	{r7, lr}
 800490a:	b086      	sub	sp, #24
 800490c:	af00      	add	r7, sp, #0
 800490e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004910:	4a14      	ldr	r2, [pc, #80]	; (8004964 <_sbrk+0x5c>)
 8004912:	4b15      	ldr	r3, [pc, #84]	; (8004968 <_sbrk+0x60>)
 8004914:	1ad3      	subs	r3, r2, r3
 8004916:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004918:	697b      	ldr	r3, [r7, #20]
 800491a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800491c:	4b13      	ldr	r3, [pc, #76]	; (800496c <_sbrk+0x64>)
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	2b00      	cmp	r3, #0
 8004922:	d102      	bne.n	800492a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004924:	4b11      	ldr	r3, [pc, #68]	; (800496c <_sbrk+0x64>)
 8004926:	4a12      	ldr	r2, [pc, #72]	; (8004970 <_sbrk+0x68>)
 8004928:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800492a:	4b10      	ldr	r3, [pc, #64]	; (800496c <_sbrk+0x64>)
 800492c:	681a      	ldr	r2, [r3, #0]
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	18d3      	adds	r3, r2, r3
 8004932:	693a      	ldr	r2, [r7, #16]
 8004934:	429a      	cmp	r2, r3
 8004936:	d207      	bcs.n	8004948 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004938:	f003 ffb4 	bl	80088a4 <__errno>
 800493c:	0003      	movs	r3, r0
 800493e:	220c      	movs	r2, #12
 8004940:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004942:	2301      	movs	r3, #1
 8004944:	425b      	negs	r3, r3
 8004946:	e009      	b.n	800495c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004948:	4b08      	ldr	r3, [pc, #32]	; (800496c <_sbrk+0x64>)
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800494e:	4b07      	ldr	r3, [pc, #28]	; (800496c <_sbrk+0x64>)
 8004950:	681a      	ldr	r2, [r3, #0]
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	18d2      	adds	r2, r2, r3
 8004956:	4b05      	ldr	r3, [pc, #20]	; (800496c <_sbrk+0x64>)
 8004958:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 800495a:	68fb      	ldr	r3, [r7, #12]
}
 800495c:	0018      	movs	r0, r3
 800495e:	46bd      	mov	sp, r7
 8004960:	b006      	add	sp, #24
 8004962:	bd80      	pop	{r7, pc}
 8004964:	20002000 	.word	0x20002000
 8004968:	00000400 	.word	0x00000400
 800496c:	200004d0 	.word	0x200004d0
 8004970:	200004e8 	.word	0x200004e8

08004974 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004974:	b580      	push	{r7, lr}
 8004976:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004978:	46c0      	nop			; (mov r8, r8)
 800497a:	46bd      	mov	sp, r7
 800497c:	bd80      	pop	{r7, pc}
	...

08004980 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8004980:	480d      	ldr	r0, [pc, #52]	; (80049b8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8004982:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8004984:	f7ff fff6 	bl	8004974 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004988:	480c      	ldr	r0, [pc, #48]	; (80049bc <LoopForever+0x6>)
  ldr r1, =_edata
 800498a:	490d      	ldr	r1, [pc, #52]	; (80049c0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800498c:	4a0d      	ldr	r2, [pc, #52]	; (80049c4 <LoopForever+0xe>)
  movs r3, #0
 800498e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004990:	e002      	b.n	8004998 <LoopCopyDataInit>

08004992 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004992:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004994:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004996:	3304      	adds	r3, #4

08004998 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004998:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800499a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800499c:	d3f9      	bcc.n	8004992 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800499e:	4a0a      	ldr	r2, [pc, #40]	; (80049c8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80049a0:	4c0a      	ldr	r4, [pc, #40]	; (80049cc <LoopForever+0x16>)
  movs r3, #0
 80049a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80049a4:	e001      	b.n	80049aa <LoopFillZerobss>

080049a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80049a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80049a8:	3204      	adds	r2, #4

080049aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80049aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80049ac:	d3fb      	bcc.n	80049a6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80049ae:	f003 ff7f 	bl	80088b0 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80049b2:	f7ff f83d 	bl	8003a30 <main>

080049b6 <LoopForever>:

LoopForever:
  b LoopForever
 80049b6:	e7fe      	b.n	80049b6 <LoopForever>
  ldr   r0, =_estack
 80049b8:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80049bc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80049c0:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 80049c4:	0800da24 	.word	0x0800da24
  ldr r2, =_sbss
 80049c8:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 80049cc:	200004e8 	.word	0x200004e8

080049d0 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80049d0:	e7fe      	b.n	80049d0 <ADC1_IRQHandler>
	...

080049d4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80049d4:	b580      	push	{r7, lr}
 80049d6:	b082      	sub	sp, #8
 80049d8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80049da:	1dfb      	adds	r3, r7, #7
 80049dc:	2200      	movs	r2, #0
 80049de:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80049e0:	4b0b      	ldr	r3, [pc, #44]	; (8004a10 <HAL_Init+0x3c>)
 80049e2:	681a      	ldr	r2, [r3, #0]
 80049e4:	4b0a      	ldr	r3, [pc, #40]	; (8004a10 <HAL_Init+0x3c>)
 80049e6:	2180      	movs	r1, #128	; 0x80
 80049e8:	0049      	lsls	r1, r1, #1
 80049ea:	430a      	orrs	r2, r1
 80049ec:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80049ee:	2003      	movs	r0, #3
 80049f0:	f000 f810 	bl	8004a14 <HAL_InitTick>
 80049f4:	1e03      	subs	r3, r0, #0
 80049f6:	d003      	beq.n	8004a00 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 80049f8:	1dfb      	adds	r3, r7, #7
 80049fa:	2201      	movs	r2, #1
 80049fc:	701a      	strb	r2, [r3, #0]
 80049fe:	e001      	b.n	8004a04 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8004a00:	f7ff fcfc 	bl	80043fc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004a04:	1dfb      	adds	r3, r7, #7
 8004a06:	781b      	ldrb	r3, [r3, #0]
}
 8004a08:	0018      	movs	r0, r3
 8004a0a:	46bd      	mov	sp, r7
 8004a0c:	b002      	add	sp, #8
 8004a0e:	bd80      	pop	{r7, pc}
 8004a10:	40022000 	.word	0x40022000

08004a14 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004a14:	b590      	push	{r4, r7, lr}
 8004a16:	b085      	sub	sp, #20
 8004a18:	af00      	add	r7, sp, #0
 8004a1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8004a1c:	230f      	movs	r3, #15
 8004a1e:	18fb      	adds	r3, r7, r3
 8004a20:	2200      	movs	r2, #0
 8004a22:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8004a24:	4b1d      	ldr	r3, [pc, #116]	; (8004a9c <HAL_InitTick+0x88>)
 8004a26:	781b      	ldrb	r3, [r3, #0]
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d02b      	beq.n	8004a84 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8004a2c:	4b1c      	ldr	r3, [pc, #112]	; (8004aa0 <HAL_InitTick+0x8c>)
 8004a2e:	681c      	ldr	r4, [r3, #0]
 8004a30:	4b1a      	ldr	r3, [pc, #104]	; (8004a9c <HAL_InitTick+0x88>)
 8004a32:	781b      	ldrb	r3, [r3, #0]
 8004a34:	0019      	movs	r1, r3
 8004a36:	23fa      	movs	r3, #250	; 0xfa
 8004a38:	0098      	lsls	r0, r3, #2
 8004a3a:	f7fb fb7f 	bl	800013c <__udivsi3>
 8004a3e:	0003      	movs	r3, r0
 8004a40:	0019      	movs	r1, r3
 8004a42:	0020      	movs	r0, r4
 8004a44:	f7fb fb7a 	bl	800013c <__udivsi3>
 8004a48:	0003      	movs	r3, r0
 8004a4a:	0018      	movs	r0, r3
 8004a4c:	f000 ffb7 	bl	80059be <HAL_SYSTICK_Config>
 8004a50:	1e03      	subs	r3, r0, #0
 8004a52:	d112      	bne.n	8004a7a <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	2b03      	cmp	r3, #3
 8004a58:	d80a      	bhi.n	8004a70 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004a5a:	6879      	ldr	r1, [r7, #4]
 8004a5c:	2301      	movs	r3, #1
 8004a5e:	425b      	negs	r3, r3
 8004a60:	2200      	movs	r2, #0
 8004a62:	0018      	movs	r0, r3
 8004a64:	f000 ff86 	bl	8005974 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004a68:	4b0e      	ldr	r3, [pc, #56]	; (8004aa4 <HAL_InitTick+0x90>)
 8004a6a:	687a      	ldr	r2, [r7, #4]
 8004a6c:	601a      	str	r2, [r3, #0]
 8004a6e:	e00d      	b.n	8004a8c <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8004a70:	230f      	movs	r3, #15
 8004a72:	18fb      	adds	r3, r7, r3
 8004a74:	2201      	movs	r2, #1
 8004a76:	701a      	strb	r2, [r3, #0]
 8004a78:	e008      	b.n	8004a8c <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8004a7a:	230f      	movs	r3, #15
 8004a7c:	18fb      	adds	r3, r7, r3
 8004a7e:	2201      	movs	r2, #1
 8004a80:	701a      	strb	r2, [r3, #0]
 8004a82:	e003      	b.n	8004a8c <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8004a84:	230f      	movs	r3, #15
 8004a86:	18fb      	adds	r3, r7, r3
 8004a88:	2201      	movs	r2, #1
 8004a8a:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8004a8c:	230f      	movs	r3, #15
 8004a8e:	18fb      	adds	r3, r7, r3
 8004a90:	781b      	ldrb	r3, [r3, #0]
}
 8004a92:	0018      	movs	r0, r3
 8004a94:	46bd      	mov	sp, r7
 8004a96:	b005      	add	sp, #20
 8004a98:	bd90      	pop	{r4, r7, pc}
 8004a9a:	46c0      	nop			; (mov r8, r8)
 8004a9c:	20000008 	.word	0x20000008
 8004aa0:	20000000 	.word	0x20000000
 8004aa4:	20000004 	.word	0x20000004

08004aa8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004aa8:	b580      	push	{r7, lr}
 8004aaa:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8004aac:	4b05      	ldr	r3, [pc, #20]	; (8004ac4 <HAL_IncTick+0x1c>)
 8004aae:	781b      	ldrb	r3, [r3, #0]
 8004ab0:	001a      	movs	r2, r3
 8004ab2:	4b05      	ldr	r3, [pc, #20]	; (8004ac8 <HAL_IncTick+0x20>)
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	18d2      	adds	r2, r2, r3
 8004ab8:	4b03      	ldr	r3, [pc, #12]	; (8004ac8 <HAL_IncTick+0x20>)
 8004aba:	601a      	str	r2, [r3, #0]
}
 8004abc:	46c0      	nop			; (mov r8, r8)
 8004abe:	46bd      	mov	sp, r7
 8004ac0:	bd80      	pop	{r7, pc}
 8004ac2:	46c0      	nop			; (mov r8, r8)
 8004ac4:	20000008 	.word	0x20000008
 8004ac8:	200004d4 	.word	0x200004d4

08004acc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004acc:	b580      	push	{r7, lr}
 8004ace:	af00      	add	r7, sp, #0
  return uwTick;
 8004ad0:	4b02      	ldr	r3, [pc, #8]	; (8004adc <HAL_GetTick+0x10>)
 8004ad2:	681b      	ldr	r3, [r3, #0]
}
 8004ad4:	0018      	movs	r0, r3
 8004ad6:	46bd      	mov	sp, r7
 8004ad8:	bd80      	pop	{r7, pc}
 8004ada:	46c0      	nop			; (mov r8, r8)
 8004adc:	200004d4 	.word	0x200004d4

08004ae0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004ae0:	b580      	push	{r7, lr}
 8004ae2:	b084      	sub	sp, #16
 8004ae4:	af00      	add	r7, sp, #0
 8004ae6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004ae8:	f7ff fff0 	bl	8004acc <HAL_GetTick>
 8004aec:	0003      	movs	r3, r0
 8004aee:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	3301      	adds	r3, #1
 8004af8:	d005      	beq.n	8004b06 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004afa:	4b0a      	ldr	r3, [pc, #40]	; (8004b24 <HAL_Delay+0x44>)
 8004afc:	781b      	ldrb	r3, [r3, #0]
 8004afe:	001a      	movs	r2, r3
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	189b      	adds	r3, r3, r2
 8004b04:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004b06:	46c0      	nop			; (mov r8, r8)
 8004b08:	f7ff ffe0 	bl	8004acc <HAL_GetTick>
 8004b0c:	0002      	movs	r2, r0
 8004b0e:	68bb      	ldr	r3, [r7, #8]
 8004b10:	1ad3      	subs	r3, r2, r3
 8004b12:	68fa      	ldr	r2, [r7, #12]
 8004b14:	429a      	cmp	r2, r3
 8004b16:	d8f7      	bhi.n	8004b08 <HAL_Delay+0x28>
  {
  }
}
 8004b18:	46c0      	nop			; (mov r8, r8)
 8004b1a:	46c0      	nop			; (mov r8, r8)
 8004b1c:	46bd      	mov	sp, r7
 8004b1e:	b004      	add	sp, #16
 8004b20:	bd80      	pop	{r7, pc}
 8004b22:	46c0      	nop			; (mov r8, r8)
 8004b24:	20000008 	.word	0x20000008

08004b28 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8004b28:	b580      	push	{r7, lr}
 8004b2a:	b082      	sub	sp, #8
 8004b2c:	af00      	add	r7, sp, #0
 8004b2e:	6078      	str	r0, [r7, #4]
 8004b30:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	4a05      	ldr	r2, [pc, #20]	; (8004b4c <LL_ADC_SetCommonPathInternalCh+0x24>)
 8004b38:	401a      	ands	r2, r3
 8004b3a:	683b      	ldr	r3, [r7, #0]
 8004b3c:	431a      	orrs	r2, r3
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	601a      	str	r2, [r3, #0]
}
 8004b42:	46c0      	nop			; (mov r8, r8)
 8004b44:	46bd      	mov	sp, r7
 8004b46:	b002      	add	sp, #8
 8004b48:	bd80      	pop	{r7, pc}
 8004b4a:	46c0      	nop			; (mov r8, r8)
 8004b4c:	fe3fffff 	.word	0xfe3fffff

08004b50 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004b50:	b580      	push	{r7, lr}
 8004b52:	b082      	sub	sp, #8
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681a      	ldr	r2, [r3, #0]
 8004b5c:	23e0      	movs	r3, #224	; 0xe0
 8004b5e:	045b      	lsls	r3, r3, #17
 8004b60:	4013      	ands	r3, r2
}
 8004b62:	0018      	movs	r0, r3
 8004b64:	46bd      	mov	sp, r7
 8004b66:	b002      	add	sp, #8
 8004b68:	bd80      	pop	{r7, pc}

08004b6a <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8004b6a:	b580      	push	{r7, lr}
 8004b6c:	b084      	sub	sp, #16
 8004b6e:	af00      	add	r7, sp, #0
 8004b70:	60f8      	str	r0, [r7, #12]
 8004b72:	60b9      	str	r1, [r7, #8]
 8004b74:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	695b      	ldr	r3, [r3, #20]
 8004b7a:	68ba      	ldr	r2, [r7, #8]
 8004b7c:	2104      	movs	r1, #4
 8004b7e:	400a      	ands	r2, r1
 8004b80:	2107      	movs	r1, #7
 8004b82:	4091      	lsls	r1, r2
 8004b84:	000a      	movs	r2, r1
 8004b86:	43d2      	mvns	r2, r2
 8004b88:	401a      	ands	r2, r3
 8004b8a:	68bb      	ldr	r3, [r7, #8]
 8004b8c:	2104      	movs	r1, #4
 8004b8e:	400b      	ands	r3, r1
 8004b90:	6879      	ldr	r1, [r7, #4]
 8004b92:	4099      	lsls	r1, r3
 8004b94:	000b      	movs	r3, r1
 8004b96:	431a      	orrs	r2, r3
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8004b9c:	46c0      	nop			; (mov r8, r8)
 8004b9e:	46bd      	mov	sp, r7
 8004ba0:	b004      	add	sp, #16
 8004ba2:	bd80      	pop	{r7, pc}

08004ba4 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 8004ba4:	b580      	push	{r7, lr}
 8004ba6:	b082      	sub	sp, #8
 8004ba8:	af00      	add	r7, sp, #0
 8004baa:	6078      	str	r0, [r7, #4]
 8004bac:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	695b      	ldr	r3, [r3, #20]
 8004bb2:	683a      	ldr	r2, [r7, #0]
 8004bb4:	2104      	movs	r1, #4
 8004bb6:	400a      	ands	r2, r1
 8004bb8:	2107      	movs	r1, #7
 8004bba:	4091      	lsls	r1, r2
 8004bbc:	000a      	movs	r2, r1
 8004bbe:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8004bc0:	683b      	ldr	r3, [r7, #0]
 8004bc2:	2104      	movs	r1, #4
 8004bc4:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8004bc6:	40da      	lsrs	r2, r3
 8004bc8:	0013      	movs	r3, r2
}
 8004bca:	0018      	movs	r0, r3
 8004bcc:	46bd      	mov	sp, r7
 8004bce:	b002      	add	sp, #8
 8004bd0:	bd80      	pop	{r7, pc}

08004bd2 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8004bd2:	b580      	push	{r7, lr}
 8004bd4:	b082      	sub	sp, #8
 8004bd6:	af00      	add	r7, sp, #0
 8004bd8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	68da      	ldr	r2, [r3, #12]
 8004bde:	23c0      	movs	r3, #192	; 0xc0
 8004be0:	011b      	lsls	r3, r3, #4
 8004be2:	4013      	ands	r3, r2
 8004be4:	d101      	bne.n	8004bea <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8004be6:	2301      	movs	r3, #1
 8004be8:	e000      	b.n	8004bec <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8004bea:	2300      	movs	r3, #0
}
 8004bec:	0018      	movs	r0, r3
 8004bee:	46bd      	mov	sp, r7
 8004bf0:	b002      	add	sp, #8
 8004bf2:	bd80      	pop	{r7, pc}

08004bf4 <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8004bf4:	b580      	push	{r7, lr}
 8004bf6:	b084      	sub	sp, #16
 8004bf8:	af00      	add	r7, sp, #0
 8004bfa:	60f8      	str	r0, [r7, #12]
 8004bfc:	60b9      	str	r1, [r7, #8]
 8004bfe:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c04:	68ba      	ldr	r2, [r7, #8]
 8004c06:	211f      	movs	r1, #31
 8004c08:	400a      	ands	r2, r1
 8004c0a:	210f      	movs	r1, #15
 8004c0c:	4091      	lsls	r1, r2
 8004c0e:	000a      	movs	r2, r1
 8004c10:	43d2      	mvns	r2, r2
 8004c12:	401a      	ands	r2, r3
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	0e9b      	lsrs	r3, r3, #26
 8004c18:	210f      	movs	r1, #15
 8004c1a:	4019      	ands	r1, r3
 8004c1c:	68bb      	ldr	r3, [r7, #8]
 8004c1e:	201f      	movs	r0, #31
 8004c20:	4003      	ands	r3, r0
 8004c22:	4099      	lsls	r1, r3
 8004c24:	000b      	movs	r3, r1
 8004c26:	431a      	orrs	r2, r3
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	629a      	str	r2, [r3, #40]	; 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
              << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8004c2c:	46c0      	nop			; (mov r8, r8)
 8004c2e:	46bd      	mov	sp, r7
 8004c30:	b004      	add	sp, #16
 8004c32:	bd80      	pop	{r7, pc}

08004c34 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8004c34:	b580      	push	{r7, lr}
 8004c36:	b082      	sub	sp, #8
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	6078      	str	r0, [r7, #4]
 8004c3c:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004c42:	683b      	ldr	r3, [r7, #0]
 8004c44:	035b      	lsls	r3, r3, #13
 8004c46:	0b5b      	lsrs	r3, r3, #13
 8004c48:	431a      	orrs	r2, r3
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004c4e:	46c0      	nop			; (mov r8, r8)
 8004c50:	46bd      	mov	sp, r7
 8004c52:	b002      	add	sp, #8
 8004c54:	bd80      	pop	{r7, pc}

08004c56 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8004c56:	b580      	push	{r7, lr}
 8004c58:	b082      	sub	sp, #8
 8004c5a:	af00      	add	r7, sp, #0
 8004c5c:	6078      	str	r0, [r7, #4]
 8004c5e:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c64:	683a      	ldr	r2, [r7, #0]
 8004c66:	0352      	lsls	r2, r2, #13
 8004c68:	0b52      	lsrs	r2, r2, #13
 8004c6a:	43d2      	mvns	r2, r2
 8004c6c:	401a      	ands	r2, r3
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004c72:	46c0      	nop			; (mov r8, r8)
 8004c74:	46bd      	mov	sp, r7
 8004c76:	b002      	add	sp, #8
 8004c78:	bd80      	pop	{r7, pc}
	...

08004c7c <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8004c7c:	b580      	push	{r7, lr}
 8004c7e:	b084      	sub	sp, #16
 8004c80:	af00      	add	r7, sp, #0
 8004c82:	60f8      	str	r0, [r7, #12]
 8004c84:	60b9      	str	r1, [r7, #8]
 8004c86:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	695b      	ldr	r3, [r3, #20]
 8004c8c:	68ba      	ldr	r2, [r7, #8]
 8004c8e:	0212      	lsls	r2, r2, #8
 8004c90:	43d2      	mvns	r2, r2
 8004c92:	401a      	ands	r2, r3
 8004c94:	68bb      	ldr	r3, [r7, #8]
 8004c96:	021b      	lsls	r3, r3, #8
 8004c98:	6879      	ldr	r1, [r7, #4]
 8004c9a:	400b      	ands	r3, r1
 8004c9c:	4904      	ldr	r1, [pc, #16]	; (8004cb0 <LL_ADC_SetChannelSamplingTime+0x34>)
 8004c9e:	400b      	ands	r3, r1
 8004ca0:	431a      	orrs	r2, r3
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 8004ca6:	46c0      	nop			; (mov r8, r8)
 8004ca8:	46bd      	mov	sp, r7
 8004caa:	b004      	add	sp, #16
 8004cac:	bd80      	pop	{r7, pc}
 8004cae:	46c0      	nop			; (mov r8, r8)
 8004cb0:	07ffff00 	.word	0x07ffff00

08004cb4 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8004cb4:	b580      	push	{r7, lr}
 8004cb6:	b082      	sub	sp, #8
 8004cb8:	af00      	add	r7, sp, #0
 8004cba:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	689b      	ldr	r3, [r3, #8]
 8004cc0:	4a05      	ldr	r2, [pc, #20]	; (8004cd8 <LL_ADC_EnableInternalRegulator+0x24>)
 8004cc2:	4013      	ands	r3, r2
 8004cc4:	2280      	movs	r2, #128	; 0x80
 8004cc6:	0552      	lsls	r2, r2, #21
 8004cc8:	431a      	orrs	r2, r3
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8004cce:	46c0      	nop			; (mov r8, r8)
 8004cd0:	46bd      	mov	sp, r7
 8004cd2:	b002      	add	sp, #8
 8004cd4:	bd80      	pop	{r7, pc}
 8004cd6:	46c0      	nop			; (mov r8, r8)
 8004cd8:	6fffffe8 	.word	0x6fffffe8

08004cdc <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8004cdc:	b580      	push	{r7, lr}
 8004cde:	b082      	sub	sp, #8
 8004ce0:	af00      	add	r7, sp, #0
 8004ce2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	689a      	ldr	r2, [r3, #8]
 8004ce8:	2380      	movs	r3, #128	; 0x80
 8004cea:	055b      	lsls	r3, r3, #21
 8004cec:	401a      	ands	r2, r3
 8004cee:	2380      	movs	r3, #128	; 0x80
 8004cf0:	055b      	lsls	r3, r3, #21
 8004cf2:	429a      	cmp	r2, r3
 8004cf4:	d101      	bne.n	8004cfa <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 8004cf6:	2301      	movs	r3, #1
 8004cf8:	e000      	b.n	8004cfc <LL_ADC_IsInternalRegulatorEnabled+0x20>
 8004cfa:	2300      	movs	r3, #0
}
 8004cfc:	0018      	movs	r0, r3
 8004cfe:	46bd      	mov	sp, r7
 8004d00:	b002      	add	sp, #8
 8004d02:	bd80      	pop	{r7, pc}

08004d04 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8004d04:	b580      	push	{r7, lr}
 8004d06:	b082      	sub	sp, #8
 8004d08:	af00      	add	r7, sp, #0
 8004d0a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	689b      	ldr	r3, [r3, #8]
 8004d10:	4a04      	ldr	r2, [pc, #16]	; (8004d24 <LL_ADC_Enable+0x20>)
 8004d12:	4013      	ands	r3, r2
 8004d14:	2201      	movs	r2, #1
 8004d16:	431a      	orrs	r2, r3
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8004d1c:	46c0      	nop			; (mov r8, r8)
 8004d1e:	46bd      	mov	sp, r7
 8004d20:	b002      	add	sp, #8
 8004d22:	bd80      	pop	{r7, pc}
 8004d24:	7fffffe8 	.word	0x7fffffe8

08004d28 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8004d28:	b580      	push	{r7, lr}
 8004d2a:	b082      	sub	sp, #8
 8004d2c:	af00      	add	r7, sp, #0
 8004d2e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	689b      	ldr	r3, [r3, #8]
 8004d34:	4a04      	ldr	r2, [pc, #16]	; (8004d48 <LL_ADC_Disable+0x20>)
 8004d36:	4013      	ands	r3, r2
 8004d38:	2202      	movs	r2, #2
 8004d3a:	431a      	orrs	r2, r3
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8004d40:	46c0      	nop			; (mov r8, r8)
 8004d42:	46bd      	mov	sp, r7
 8004d44:	b002      	add	sp, #8
 8004d46:	bd80      	pop	{r7, pc}
 8004d48:	7fffffe8 	.word	0x7fffffe8

08004d4c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8004d4c:	b580      	push	{r7, lr}
 8004d4e:	b082      	sub	sp, #8
 8004d50:	af00      	add	r7, sp, #0
 8004d52:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	689b      	ldr	r3, [r3, #8]
 8004d58:	2201      	movs	r2, #1
 8004d5a:	4013      	ands	r3, r2
 8004d5c:	2b01      	cmp	r3, #1
 8004d5e:	d101      	bne.n	8004d64 <LL_ADC_IsEnabled+0x18>
 8004d60:	2301      	movs	r3, #1
 8004d62:	e000      	b.n	8004d66 <LL_ADC_IsEnabled+0x1a>
 8004d64:	2300      	movs	r3, #0
}
 8004d66:	0018      	movs	r0, r3
 8004d68:	46bd      	mov	sp, r7
 8004d6a:	b002      	add	sp, #8
 8004d6c:	bd80      	pop	{r7, pc}
	...

08004d70 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8004d70:	b580      	push	{r7, lr}
 8004d72:	b082      	sub	sp, #8
 8004d74:	af00      	add	r7, sp, #0
 8004d76:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	689b      	ldr	r3, [r3, #8]
 8004d7c:	4a04      	ldr	r2, [pc, #16]	; (8004d90 <LL_ADC_REG_StartConversion+0x20>)
 8004d7e:	4013      	ands	r3, r2
 8004d80:	2204      	movs	r2, #4
 8004d82:	431a      	orrs	r2, r3
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8004d88:	46c0      	nop			; (mov r8, r8)
 8004d8a:	46bd      	mov	sp, r7
 8004d8c:	b002      	add	sp, #8
 8004d8e:	bd80      	pop	{r7, pc}
 8004d90:	7fffffe8 	.word	0x7fffffe8

08004d94 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8004d94:	b580      	push	{r7, lr}
 8004d96:	b082      	sub	sp, #8
 8004d98:	af00      	add	r7, sp, #0
 8004d9a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	689b      	ldr	r3, [r3, #8]
 8004da0:	2204      	movs	r2, #4
 8004da2:	4013      	ands	r3, r2
 8004da4:	2b04      	cmp	r3, #4
 8004da6:	d101      	bne.n	8004dac <LL_ADC_REG_IsConversionOngoing+0x18>
 8004da8:	2301      	movs	r3, #1
 8004daa:	e000      	b.n	8004dae <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004dac:	2300      	movs	r3, #0
}
 8004dae:	0018      	movs	r0, r3
 8004db0:	46bd      	mov	sp, r7
 8004db2:	b002      	add	sp, #8
 8004db4:	bd80      	pop	{r7, pc}
	...

08004db8 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004db8:	b580      	push	{r7, lr}
 8004dba:	b088      	sub	sp, #32
 8004dbc:	af00      	add	r7, sp, #0
 8004dbe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004dc0:	231f      	movs	r3, #31
 8004dc2:	18fb      	adds	r3, r7, r3
 8004dc4:	2200      	movs	r2, #0
 8004dc6:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0UL;
 8004dc8:	2300      	movs	r3, #0
 8004dca:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 8004dcc:	2300      	movs	r3, #0
 8004dce:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8004dd0:	2300      	movs	r3, #0
 8004dd2:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d101      	bne.n	8004dde <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 8004dda:	2301      	movs	r3, #1
 8004ddc:	e17f      	b.n	80050de <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d10a      	bne.n	8004dfc <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	0018      	movs	r0, r3
 8004dea:	f7ff fb2b 	bl	8004444 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	2200      	movs	r2, #0
 8004df2:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	2254      	movs	r2, #84	; 0x54
 8004df8:	2100      	movs	r1, #0
 8004dfa:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	0018      	movs	r0, r3
 8004e02:	f7ff ff6b 	bl	8004cdc <LL_ADC_IsInternalRegulatorEnabled>
 8004e06:	1e03      	subs	r3, r0, #0
 8004e08:	d115      	bne.n	8004e36 <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	0018      	movs	r0, r3
 8004e10:	f7ff ff50 	bl	8004cb4 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004e14:	4bb4      	ldr	r3, [pc, #720]	; (80050e8 <HAL_ADC_Init+0x330>)
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	49b4      	ldr	r1, [pc, #720]	; (80050ec <HAL_ADC_Init+0x334>)
 8004e1a:	0018      	movs	r0, r3
 8004e1c:	f7fb f98e 	bl	800013c <__udivsi3>
 8004e20:	0003      	movs	r3, r0
 8004e22:	3301      	adds	r3, #1
 8004e24:	005b      	lsls	r3, r3, #1
 8004e26:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8004e28:	e002      	b.n	8004e30 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	3b01      	subs	r3, #1
 8004e2e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d1f9      	bne.n	8004e2a <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	0018      	movs	r0, r3
 8004e3c:	f7ff ff4e 	bl	8004cdc <LL_ADC_IsInternalRegulatorEnabled>
 8004e40:	1e03      	subs	r3, r0, #0
 8004e42:	d10f      	bne.n	8004e64 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e48:	2210      	movs	r2, #16
 8004e4a:	431a      	orrs	r2, r3
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e54:	2201      	movs	r2, #1
 8004e56:	431a      	orrs	r2, r3
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8004e5c:	231f      	movs	r3, #31
 8004e5e:	18fb      	adds	r3, r7, r3
 8004e60:	2201      	movs	r2, #1
 8004e62:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	0018      	movs	r0, r3
 8004e6a:	f7ff ff93 	bl	8004d94 <LL_ADC_REG_IsConversionOngoing>
 8004e6e:	0003      	movs	r3, r0
 8004e70:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e76:	2210      	movs	r2, #16
 8004e78:	4013      	ands	r3, r2
 8004e7a:	d000      	beq.n	8004e7e <HAL_ADC_Init+0xc6>
 8004e7c:	e122      	b.n	80050c4 <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8004e7e:	693b      	ldr	r3, [r7, #16]
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d000      	beq.n	8004e86 <HAL_ADC_Init+0xce>
 8004e84:	e11e      	b.n	80050c4 <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e8a:	4a99      	ldr	r2, [pc, #612]	; (80050f0 <HAL_ADC_Init+0x338>)
 8004e8c:	4013      	ands	r3, r2
 8004e8e:	2202      	movs	r2, #2
 8004e90:	431a      	orrs	r2, r3
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	659a      	str	r2, [r3, #88]	; 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	0018      	movs	r0, r3
 8004e9c:	f7ff ff56 	bl	8004d4c <LL_ADC_IsEnabled>
 8004ea0:	1e03      	subs	r3, r0, #0
 8004ea2:	d000      	beq.n	8004ea6 <HAL_ADC_Init+0xee>
 8004ea4:	e0ad      	b.n	8005002 <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	689a      	ldr	r2, [r3, #8]
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	7e1b      	ldrb	r3, [r3, #24]
 8004eae:	039b      	lsls	r3, r3, #14
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8004eb0:	431a      	orrs	r2, r3
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	7e5b      	ldrb	r3, [r3, #25]
 8004eb6:	03db      	lsls	r3, r3, #15
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8004eb8:	431a      	orrs	r2, r3
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	7e9b      	ldrb	r3, [r3, #26]
 8004ebe:	035b      	lsls	r3, r3, #13
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8004ec0:	431a      	orrs	r2, r3
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d002      	beq.n	8004ed0 <HAL_ADC_Init+0x118>
 8004eca:	2380      	movs	r3, #128	; 0x80
 8004ecc:	015b      	lsls	r3, r3, #5
 8004ece:	e000      	b.n	8004ed2 <HAL_ADC_Init+0x11a>
 8004ed0:	2300      	movs	r3, #0
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8004ed2:	431a      	orrs	r2, r3
                   hadc->Init.DataAlign                                           |
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	68db      	ldr	r3, [r3, #12]
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8004ed8:	431a      	orrs	r2, r3
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	691b      	ldr	r3, [r3, #16]
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	da04      	bge.n	8004eec <HAL_ADC_Init+0x134>
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	691b      	ldr	r3, [r3, #16]
 8004ee6:	005b      	lsls	r3, r3, #1
 8004ee8:	085b      	lsrs	r3, r3, #1
 8004eea:	e001      	b.n	8004ef0 <HAL_ADC_Init+0x138>
 8004eec:	2380      	movs	r3, #128	; 0x80
 8004eee:	039b      	lsls	r3, r3, #14
                   hadc->Init.DataAlign                                           |
 8004ef0:	431a      	orrs	r2, r3
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	212c      	movs	r1, #44	; 0x2c
 8004ef6:	5c5b      	ldrb	r3, [r3, r1]
 8004ef8:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8004efa:	4313      	orrs	r3, r2
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8004efc:	69ba      	ldr	r2, [r7, #24]
 8004efe:	4313      	orrs	r3, r2
 8004f00:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	2220      	movs	r2, #32
 8004f06:	5c9b      	ldrb	r3, [r3, r2]
 8004f08:	2b01      	cmp	r3, #1
 8004f0a:	d115      	bne.n	8004f38 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	7e9b      	ldrb	r3, [r3, #26]
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d105      	bne.n	8004f20 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8004f14:	69bb      	ldr	r3, [r7, #24]
 8004f16:	2280      	movs	r2, #128	; 0x80
 8004f18:	0252      	lsls	r2, r2, #9
 8004f1a:	4313      	orrs	r3, r2
 8004f1c:	61bb      	str	r3, [r7, #24]
 8004f1e:	e00b      	b.n	8004f38 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f24:	2220      	movs	r2, #32
 8004f26:	431a      	orrs	r2, r3
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004f30:	2201      	movs	r2, #1
 8004f32:	431a      	orrs	r2, r3
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	65da      	str	r2, [r3, #92]	; 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d00a      	beq.n	8004f56 <HAL_ADC_Init+0x19e>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004f44:	23e0      	movs	r3, #224	; 0xe0
 8004f46:	005b      	lsls	r3, r3, #1
 8004f48:	401a      	ands	r2, r3
                     hadc->Init.ExternalTrigConvEdge);
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8004f4e:	4313      	orrs	r3, r2
 8004f50:	69ba      	ldr	r2, [r7, #24]
 8004f52:	4313      	orrs	r3, r2
 8004f54:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	68db      	ldr	r3, [r3, #12]
 8004f5c:	4a65      	ldr	r2, [pc, #404]	; (80050f4 <HAL_ADC_Init+0x33c>)
 8004f5e:	4013      	ands	r3, r2
 8004f60:	0019      	movs	r1, r3
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	69ba      	ldr	r2, [r7, #24]
 8004f68:	430a      	orrs	r2, r1
 8004f6a:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN   |
                 ADC_CFGR1_SCANDIR |
                 ADC_CFGR1_DMACFG,
                 tmpCFGR1);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	685b      	ldr	r3, [r3, #4]
 8004f70:	0f9b      	lsrs	r3, r3, #30
 8004f72:	079a      	lsls	r2, r3, #30
                   hadc->Init.TriggerFrequencyMode
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8004f78:	4313      	orrs	r3, r2
 8004f7a:	697a      	ldr	r2, [r7, #20]
 8004f7c:	4313      	orrs	r3, r2
 8004f7e:	617b      	str	r3, [r7, #20]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	223c      	movs	r2, #60	; 0x3c
 8004f84:	5c9b      	ldrb	r3, [r3, r2]
 8004f86:	2b01      	cmp	r3, #1
 8004f88:	d111      	bne.n	8004fae <HAL_ADC_Init+0x1f6>
      {
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	685b      	ldr	r3, [r3, #4]
 8004f8e:	0f9b      	lsrs	r3, r3, #30
 8004f90:	079a      	lsls	r2, r3, #30
                     hadc->Init.Oversampling.Ratio         |
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8004f96:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.RightBitShift |
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                     hadc->Init.Oversampling.Ratio         |
 8004f9c:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.TriggeredMode
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                     hadc->Init.Oversampling.RightBitShift |
 8004fa2:	431a      	orrs	r2, r3
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 8004fa4:	697b      	ldr	r3, [r7, #20]
 8004fa6:	4313      	orrs	r3, r2
 8004fa8:	2201      	movs	r2, #1
 8004faa:	4313      	orrs	r3, r2
 8004fac:	617b      	str	r3, [r7, #20]
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	691b      	ldr	r3, [r3, #16]
 8004fb4:	4a50      	ldr	r2, [pc, #320]	; (80050f8 <HAL_ADC_Init+0x340>)
 8004fb6:	4013      	ands	r3, r2
 8004fb8:	0019      	movs	r1, r3
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	697a      	ldr	r2, [r7, #20]
 8004fc0:	430a      	orrs	r2, r1
 8004fc2:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	685a      	ldr	r2, [r3, #4]
 8004fc8:	23c0      	movs	r3, #192	; 0xc0
 8004fca:	061b      	lsls	r3, r3, #24
 8004fcc:	429a      	cmp	r2, r3
 8004fce:	d018      	beq.n	8005002 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8004fd4:	2380      	movs	r3, #128	; 0x80
 8004fd6:	05db      	lsls	r3, r3, #23
 8004fd8:	429a      	cmp	r2, r3
 8004fda:	d012      	beq.n	8005002 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8004fe0:	2380      	movs	r3, #128	; 0x80
 8004fe2:	061b      	lsls	r3, r3, #24
 8004fe4:	429a      	cmp	r2, r3
 8004fe6:	d00c      	beq.n	8005002 <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 8004fe8:	4b44      	ldr	r3, [pc, #272]	; (80050fc <HAL_ADC_Init+0x344>)
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	4a44      	ldr	r2, [pc, #272]	; (8005100 <HAL_ADC_Init+0x348>)
 8004fee:	4013      	ands	r3, r2
 8004ff0:	0019      	movs	r1, r3
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	685a      	ldr	r2, [r3, #4]
 8004ff6:	23f0      	movs	r3, #240	; 0xf0
 8004ff8:	039b      	lsls	r3, r3, #14
 8004ffa:	401a      	ands	r2, r3
 8004ffc:	4b3f      	ldr	r3, [pc, #252]	; (80050fc <HAL_ADC_Init+0x344>)
 8004ffe:	430a      	orrs	r2, r1
 8005000:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	6818      	ldr	r0, [r3, #0]
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800500a:	001a      	movs	r2, r3
 800500c:	2100      	movs	r1, #0
 800500e:	f7ff fdac 	bl	8004b6a <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	6818      	ldr	r0, [r3, #0]
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800501a:	493a      	ldr	r1, [pc, #232]	; (8005104 <HAL_ADC_Init+0x34c>)
 800501c:	001a      	movs	r2, r3
 800501e:	f7ff fda4 	bl	8004b6a <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	691b      	ldr	r3, [r3, #16]
 8005026:	2b00      	cmp	r3, #0
 8005028:	d109      	bne.n	800503e <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	2110      	movs	r1, #16
 8005036:	4249      	negs	r1, r1
 8005038:	430a      	orrs	r2, r1
 800503a:	629a      	str	r2, [r3, #40]	; 0x28
 800503c:	e018      	b.n	8005070 <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	691a      	ldr	r2, [r3, #16]
 8005042:	2380      	movs	r3, #128	; 0x80
 8005044:	039b      	lsls	r3, r3, #14
 8005046:	429a      	cmp	r2, r3
 8005048:	d112      	bne.n	8005070 <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	69db      	ldr	r3, [r3, #28]
 8005054:	3b01      	subs	r3, #1
 8005056:	009b      	lsls	r3, r3, #2
 8005058:	221c      	movs	r2, #28
 800505a:	4013      	ands	r3, r2
 800505c:	2210      	movs	r2, #16
 800505e:	4252      	negs	r2, r2
 8005060:	409a      	lsls	r2, r3
 8005062:	0011      	movs	r1, r2
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	430a      	orrs	r2, r1
 800506e:	629a      	str	r2, [r3, #40]	; 0x28
                );
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	2100      	movs	r1, #0
 8005076:	0018      	movs	r0, r3
 8005078:	f7ff fd94 	bl	8004ba4 <LL_ADC_GetSamplingTimeCommonChannels>
 800507c:	0002      	movs	r2, r0
      == hadc->Init.SamplingTimeCommon1)
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8005082:	429a      	cmp	r2, r3
 8005084:	d10b      	bne.n	800509e <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	2200      	movs	r2, #0
 800508a:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005090:	2203      	movs	r2, #3
 8005092:	4393      	bics	r3, r2
 8005094:	2201      	movs	r2, #1
 8005096:	431a      	orrs	r2, r3
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	659a      	str	r2, [r3, #88]	; 0x58
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800509c:	e01c      	b.n	80050d8 <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80050a2:	2212      	movs	r2, #18
 80050a4:	4393      	bics	r3, r2
 80050a6:	2210      	movs	r2, #16
 80050a8:	431a      	orrs	r2, r3
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80050b2:	2201      	movs	r2, #1
 80050b4:	431a      	orrs	r2, r3
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	65da      	str	r2, [r3, #92]	; 0x5c

      tmp_hal_status = HAL_ERROR;
 80050ba:	231f      	movs	r3, #31
 80050bc:	18fb      	adds	r3, r7, r3
 80050be:	2201      	movs	r2, #1
 80050c0:	701a      	strb	r2, [r3, #0]
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80050c2:	e009      	b.n	80050d8 <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80050c8:	2210      	movs	r2, #16
 80050ca:	431a      	orrs	r2, r3
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80050d0:	231f      	movs	r3, #31
 80050d2:	18fb      	adds	r3, r7, r3
 80050d4:	2201      	movs	r2, #1
 80050d6:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 80050d8:	231f      	movs	r3, #31
 80050da:	18fb      	adds	r3, r7, r3
 80050dc:	781b      	ldrb	r3, [r3, #0]
}
 80050de:	0018      	movs	r0, r3
 80050e0:	46bd      	mov	sp, r7
 80050e2:	b008      	add	sp, #32
 80050e4:	bd80      	pop	{r7, pc}
 80050e6:	46c0      	nop			; (mov r8, r8)
 80050e8:	20000000 	.word	0x20000000
 80050ec:	00030d40 	.word	0x00030d40
 80050f0:	fffffefd 	.word	0xfffffefd
 80050f4:	fffe0201 	.word	0xfffe0201
 80050f8:	1ffffc02 	.word	0x1ffffc02
 80050fc:	40012708 	.word	0x40012708
 8005100:	ffc3ffff 	.word	0xffc3ffff
 8005104:	07ffff04 	.word	0x07ffff04

08005108 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8005108:	b5b0      	push	{r4, r5, r7, lr}
 800510a:	b086      	sub	sp, #24
 800510c:	af00      	add	r7, sp, #0
 800510e:	60f8      	str	r0, [r7, #12]
 8005110:	60b9      	str	r1, [r7, #8]
 8005112:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	0018      	movs	r0, r3
 800511a:	f7ff fe3b 	bl	8004d94 <LL_ADC_REG_IsConversionOngoing>
 800511e:	1e03      	subs	r3, r0, #0
 8005120:	d16c      	bne.n	80051fc <HAL_ADC_Start_DMA+0xf4>
  {
    __HAL_LOCK(hadc);
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	2254      	movs	r2, #84	; 0x54
 8005126:	5c9b      	ldrb	r3, [r3, r2]
 8005128:	2b01      	cmp	r3, #1
 800512a:	d101      	bne.n	8005130 <HAL_ADC_Start_DMA+0x28>
 800512c:	2302      	movs	r3, #2
 800512e:	e06c      	b.n	800520a <HAL_ADC_Start_DMA+0x102>
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	2254      	movs	r2, #84	; 0x54
 8005134:	2101      	movs	r1, #1
 8005136:	5499      	strb	r1, [r3, r2]

    /* Specific case for first call occurrence of this function (DMA transfer */
    /* not activated and ADC disabled), DMA transfer must be activated        */
    /* with ADC disabled.                                                     */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) == 0UL)
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	68db      	ldr	r3, [r3, #12]
 800513e:	2201      	movs	r2, #1
 8005140:	4013      	ands	r3, r2
 8005142:	d113      	bne.n	800516c <HAL_ADC_Start_DMA+0x64>
    {
      if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	0018      	movs	r0, r3
 800514a:	f7ff fdff 	bl	8004d4c <LL_ADC_IsEnabled>
 800514e:	1e03      	subs	r3, r0, #0
 8005150:	d004      	beq.n	800515c <HAL_ADC_Start_DMA+0x54>
      {
        /* Disable ADC */
        LL_ADC_Disable(hadc->Instance);
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	0018      	movs	r0, r3
 8005158:	f7ff fde6 	bl	8004d28 <LL_ADC_Disable>
      }

      /* Enable ADC DMA mode */
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	68da      	ldr	r2, [r3, #12]
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	2101      	movs	r1, #1
 8005168:	430a      	orrs	r2, r1
 800516a:	60da      	str	r2, [r3, #12]
    }

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800516c:	2517      	movs	r5, #23
 800516e:	197c      	adds	r4, r7, r5
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	0018      	movs	r0, r3
 8005174:	f000 fa3e 	bl	80055f4 <ADC_Enable>
 8005178:	0003      	movs	r3, r0
 800517a:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800517c:	002c      	movs	r4, r5
 800517e:	193b      	adds	r3, r7, r4
 8005180:	781b      	ldrb	r3, [r3, #0]
 8005182:	2b00      	cmp	r3, #0
 8005184:	d13e      	bne.n	8005204 <HAL_ADC_Start_DMA+0xfc>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800518a:	4a22      	ldr	r2, [pc, #136]	; (8005214 <HAL_ADC_Start_DMA+0x10c>)
 800518c:	4013      	ands	r3, r2
 800518e:	2280      	movs	r2, #128	; 0x80
 8005190:	0052      	lsls	r2, r2, #1
 8005192:	431a      	orrs	r2, r3
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	2200      	movs	r2, #0
 800519c:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80051a2:	4a1d      	ldr	r2, [pc, #116]	; (8005218 <HAL_ADC_Start_DMA+0x110>)
 80051a4:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80051aa:	4a1c      	ldr	r2, [pc, #112]	; (800521c <HAL_ADC_Start_DMA+0x114>)
 80051ac:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80051b2:	4a1b      	ldr	r2, [pc, #108]	; (8005220 <HAL_ADC_Start_DMA+0x118>)
 80051b4:	635a      	str	r2, [r3, #52]	; 0x34
      /* start (in case of SW start):                                         */

      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	221c      	movs	r2, #28
 80051bc:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	2254      	movs	r2, #84	; 0x54
 80051c2:	2100      	movs	r1, #0
 80051c4:	5499      	strb	r1, [r3, r2]

      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	685a      	ldr	r2, [r3, #4]
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	2110      	movs	r1, #16
 80051d2:	430a      	orrs	r2, r1
 80051d4:	605a      	str	r2, [r3, #4]

      /* Start the DMA channel */
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	6d18      	ldr	r0, [r3, #80]	; 0x50
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	3340      	adds	r3, #64	; 0x40
 80051e0:	0019      	movs	r1, r3
 80051e2:	68ba      	ldr	r2, [r7, #8]
 80051e4:	193c      	adds	r4, r7, r4
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	f000 fc80 	bl	8005aec <HAL_DMA_Start_IT>
 80051ec:	0003      	movs	r3, r0
 80051ee:	7023      	strb	r3, [r4, #0]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	0018      	movs	r0, r3
 80051f6:	f7ff fdbb 	bl	8004d70 <LL_ADC_REG_StartConversion>
 80051fa:	e003      	b.n	8005204 <HAL_ADC_Start_DMA+0xfc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80051fc:	2317      	movs	r3, #23
 80051fe:	18fb      	adds	r3, r7, r3
 8005200:	2202      	movs	r2, #2
 8005202:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8005204:	2317      	movs	r3, #23
 8005206:	18fb      	adds	r3, r7, r3
 8005208:	781b      	ldrb	r3, [r3, #0]
}
 800520a:	0018      	movs	r0, r3
 800520c:	46bd      	mov	sp, r7
 800520e:	b006      	add	sp, #24
 8005210:	bdb0      	pop	{r4, r5, r7, pc}
 8005212:	46c0      	nop			; (mov r8, r8)
 8005214:	fffff0fe 	.word	0xfffff0fe
 8005218:	08005701 	.word	0x08005701
 800521c:	080057c9 	.word	0x080057c9
 8005220:	080057e7 	.word	0x080057e7

08005224 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8005224:	b580      	push	{r7, lr}
 8005226:	b082      	sub	sp, #8
 8005228:	af00      	add	r7, sp, #0
 800522a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800522c:	46c0      	nop			; (mov r8, r8)
 800522e:	46bd      	mov	sp, r7
 8005230:	b002      	add	sp, #8
 8005232:	bd80      	pop	{r7, pc}

08005234 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8005234:	b580      	push	{r7, lr}
 8005236:	b082      	sub	sp, #8
 8005238:	af00      	add	r7, sp, #0
 800523a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800523c:	46c0      	nop			; (mov r8, r8)
 800523e:	46bd      	mov	sp, r7
 8005240:	b002      	add	sp, #8
 8005242:	bd80      	pop	{r7, pc}

08005244 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *pConfig)
{
 8005244:	b580      	push	{r7, lr}
 8005246:	b086      	sub	sp, #24
 8005248:	af00      	add	r7, sp, #0
 800524a:	6078      	str	r0, [r7, #4]
 800524c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800524e:	2317      	movs	r3, #23
 8005250:	18fb      	adds	r3, r7, r3
 8005252:	2200      	movs	r2, #0
 8005254:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8005256:	2300      	movs	r3, #0
 8005258:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	2254      	movs	r2, #84	; 0x54
 800525e:	5c9b      	ldrb	r3, [r3, r2]
 8005260:	2b01      	cmp	r3, #1
 8005262:	d101      	bne.n	8005268 <HAL_ADC_ConfigChannel+0x24>
 8005264:	2302      	movs	r3, #2
 8005266:	e1c0      	b.n	80055ea <HAL_ADC_ConfigChannel+0x3a6>
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	2254      	movs	r2, #84	; 0x54
 800526c:	2101      	movs	r1, #1
 800526e:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	0018      	movs	r0, r3
 8005276:	f7ff fd8d 	bl	8004d94 <LL_ADC_REG_IsConversionOngoing>
 800527a:	1e03      	subs	r3, r0, #0
 800527c:	d000      	beq.n	8005280 <HAL_ADC_ConfigChannel+0x3c>
 800527e:	e1a3      	b.n	80055c8 <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 8005280:	683b      	ldr	r3, [r7, #0]
 8005282:	685b      	ldr	r3, [r3, #4]
 8005284:	2b02      	cmp	r3, #2
 8005286:	d100      	bne.n	800528a <HAL_ADC_ConfigChannel+0x46>
 8005288:	e143      	b.n	8005512 <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	691a      	ldr	r2, [r3, #16]
 800528e:	2380      	movs	r3, #128	; 0x80
 8005290:	061b      	lsls	r3, r3, #24
 8005292:	429a      	cmp	r2, r3
 8005294:	d004      	beq.n	80052a0 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800529a:	4ac1      	ldr	r2, [pc, #772]	; (80055a0 <HAL_ADC_ConfigChannel+0x35c>)
 800529c:	4293      	cmp	r3, r2
 800529e:	d108      	bne.n	80052b2 <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681a      	ldr	r2, [r3, #0]
 80052a4:	683b      	ldr	r3, [r7, #0]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	0019      	movs	r1, r3
 80052aa:	0010      	movs	r0, r2
 80052ac:	f7ff fcc2 	bl	8004c34 <LL_ADC_REG_SetSequencerChAdd>
 80052b0:	e0c9      	b.n	8005446 <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80052b6:	683b      	ldr	r3, [r7, #0]
 80052b8:	685b      	ldr	r3, [r3, #4]
 80052ba:	211f      	movs	r1, #31
 80052bc:	400b      	ands	r3, r1
 80052be:	210f      	movs	r1, #15
 80052c0:	4099      	lsls	r1, r3
 80052c2:	000b      	movs	r3, r1
 80052c4:	43db      	mvns	r3, r3
 80052c6:	4013      	ands	r3, r2
 80052c8:	0019      	movs	r1, r3
 80052ca:	683b      	ldr	r3, [r7, #0]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	035b      	lsls	r3, r3, #13
 80052d0:	0b5b      	lsrs	r3, r3, #13
 80052d2:	d105      	bne.n	80052e0 <HAL_ADC_ConfigChannel+0x9c>
 80052d4:	683b      	ldr	r3, [r7, #0]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	0e9b      	lsrs	r3, r3, #26
 80052da:	221f      	movs	r2, #31
 80052dc:	4013      	ands	r3, r2
 80052de:	e098      	b.n	8005412 <HAL_ADC_ConfigChannel+0x1ce>
 80052e0:	683b      	ldr	r3, [r7, #0]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	2201      	movs	r2, #1
 80052e6:	4013      	ands	r3, r2
 80052e8:	d000      	beq.n	80052ec <HAL_ADC_ConfigChannel+0xa8>
 80052ea:	e091      	b.n	8005410 <HAL_ADC_ConfigChannel+0x1cc>
 80052ec:	683b      	ldr	r3, [r7, #0]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	2202      	movs	r2, #2
 80052f2:	4013      	ands	r3, r2
 80052f4:	d000      	beq.n	80052f8 <HAL_ADC_ConfigChannel+0xb4>
 80052f6:	e089      	b.n	800540c <HAL_ADC_ConfigChannel+0x1c8>
 80052f8:	683b      	ldr	r3, [r7, #0]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	2204      	movs	r2, #4
 80052fe:	4013      	ands	r3, r2
 8005300:	d000      	beq.n	8005304 <HAL_ADC_ConfigChannel+0xc0>
 8005302:	e081      	b.n	8005408 <HAL_ADC_ConfigChannel+0x1c4>
 8005304:	683b      	ldr	r3, [r7, #0]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	2208      	movs	r2, #8
 800530a:	4013      	ands	r3, r2
 800530c:	d000      	beq.n	8005310 <HAL_ADC_ConfigChannel+0xcc>
 800530e:	e079      	b.n	8005404 <HAL_ADC_ConfigChannel+0x1c0>
 8005310:	683b      	ldr	r3, [r7, #0]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	2210      	movs	r2, #16
 8005316:	4013      	ands	r3, r2
 8005318:	d000      	beq.n	800531c <HAL_ADC_ConfigChannel+0xd8>
 800531a:	e071      	b.n	8005400 <HAL_ADC_ConfigChannel+0x1bc>
 800531c:	683b      	ldr	r3, [r7, #0]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	2220      	movs	r2, #32
 8005322:	4013      	ands	r3, r2
 8005324:	d000      	beq.n	8005328 <HAL_ADC_ConfigChannel+0xe4>
 8005326:	e069      	b.n	80053fc <HAL_ADC_ConfigChannel+0x1b8>
 8005328:	683b      	ldr	r3, [r7, #0]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	2240      	movs	r2, #64	; 0x40
 800532e:	4013      	ands	r3, r2
 8005330:	d000      	beq.n	8005334 <HAL_ADC_ConfigChannel+0xf0>
 8005332:	e061      	b.n	80053f8 <HAL_ADC_ConfigChannel+0x1b4>
 8005334:	683b      	ldr	r3, [r7, #0]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	2280      	movs	r2, #128	; 0x80
 800533a:	4013      	ands	r3, r2
 800533c:	d000      	beq.n	8005340 <HAL_ADC_ConfigChannel+0xfc>
 800533e:	e059      	b.n	80053f4 <HAL_ADC_ConfigChannel+0x1b0>
 8005340:	683b      	ldr	r3, [r7, #0]
 8005342:	681a      	ldr	r2, [r3, #0]
 8005344:	2380      	movs	r3, #128	; 0x80
 8005346:	005b      	lsls	r3, r3, #1
 8005348:	4013      	ands	r3, r2
 800534a:	d151      	bne.n	80053f0 <HAL_ADC_ConfigChannel+0x1ac>
 800534c:	683b      	ldr	r3, [r7, #0]
 800534e:	681a      	ldr	r2, [r3, #0]
 8005350:	2380      	movs	r3, #128	; 0x80
 8005352:	009b      	lsls	r3, r3, #2
 8005354:	4013      	ands	r3, r2
 8005356:	d149      	bne.n	80053ec <HAL_ADC_ConfigChannel+0x1a8>
 8005358:	683b      	ldr	r3, [r7, #0]
 800535a:	681a      	ldr	r2, [r3, #0]
 800535c:	2380      	movs	r3, #128	; 0x80
 800535e:	00db      	lsls	r3, r3, #3
 8005360:	4013      	ands	r3, r2
 8005362:	d141      	bne.n	80053e8 <HAL_ADC_ConfigChannel+0x1a4>
 8005364:	683b      	ldr	r3, [r7, #0]
 8005366:	681a      	ldr	r2, [r3, #0]
 8005368:	2380      	movs	r3, #128	; 0x80
 800536a:	011b      	lsls	r3, r3, #4
 800536c:	4013      	ands	r3, r2
 800536e:	d139      	bne.n	80053e4 <HAL_ADC_ConfigChannel+0x1a0>
 8005370:	683b      	ldr	r3, [r7, #0]
 8005372:	681a      	ldr	r2, [r3, #0]
 8005374:	2380      	movs	r3, #128	; 0x80
 8005376:	015b      	lsls	r3, r3, #5
 8005378:	4013      	ands	r3, r2
 800537a:	d131      	bne.n	80053e0 <HAL_ADC_ConfigChannel+0x19c>
 800537c:	683b      	ldr	r3, [r7, #0]
 800537e:	681a      	ldr	r2, [r3, #0]
 8005380:	2380      	movs	r3, #128	; 0x80
 8005382:	019b      	lsls	r3, r3, #6
 8005384:	4013      	ands	r3, r2
 8005386:	d129      	bne.n	80053dc <HAL_ADC_ConfigChannel+0x198>
 8005388:	683b      	ldr	r3, [r7, #0]
 800538a:	681a      	ldr	r2, [r3, #0]
 800538c:	2380      	movs	r3, #128	; 0x80
 800538e:	01db      	lsls	r3, r3, #7
 8005390:	4013      	ands	r3, r2
 8005392:	d121      	bne.n	80053d8 <HAL_ADC_ConfigChannel+0x194>
 8005394:	683b      	ldr	r3, [r7, #0]
 8005396:	681a      	ldr	r2, [r3, #0]
 8005398:	2380      	movs	r3, #128	; 0x80
 800539a:	021b      	lsls	r3, r3, #8
 800539c:	4013      	ands	r3, r2
 800539e:	d119      	bne.n	80053d4 <HAL_ADC_ConfigChannel+0x190>
 80053a0:	683b      	ldr	r3, [r7, #0]
 80053a2:	681a      	ldr	r2, [r3, #0]
 80053a4:	2380      	movs	r3, #128	; 0x80
 80053a6:	025b      	lsls	r3, r3, #9
 80053a8:	4013      	ands	r3, r2
 80053aa:	d111      	bne.n	80053d0 <HAL_ADC_ConfigChannel+0x18c>
 80053ac:	683b      	ldr	r3, [r7, #0]
 80053ae:	681a      	ldr	r2, [r3, #0]
 80053b0:	2380      	movs	r3, #128	; 0x80
 80053b2:	029b      	lsls	r3, r3, #10
 80053b4:	4013      	ands	r3, r2
 80053b6:	d109      	bne.n	80053cc <HAL_ADC_ConfigChannel+0x188>
 80053b8:	683b      	ldr	r3, [r7, #0]
 80053ba:	681a      	ldr	r2, [r3, #0]
 80053bc:	2380      	movs	r3, #128	; 0x80
 80053be:	02db      	lsls	r3, r3, #11
 80053c0:	4013      	ands	r3, r2
 80053c2:	d001      	beq.n	80053c8 <HAL_ADC_ConfigChannel+0x184>
 80053c4:	2312      	movs	r3, #18
 80053c6:	e024      	b.n	8005412 <HAL_ADC_ConfigChannel+0x1ce>
 80053c8:	2300      	movs	r3, #0
 80053ca:	e022      	b.n	8005412 <HAL_ADC_ConfigChannel+0x1ce>
 80053cc:	2311      	movs	r3, #17
 80053ce:	e020      	b.n	8005412 <HAL_ADC_ConfigChannel+0x1ce>
 80053d0:	2310      	movs	r3, #16
 80053d2:	e01e      	b.n	8005412 <HAL_ADC_ConfigChannel+0x1ce>
 80053d4:	230f      	movs	r3, #15
 80053d6:	e01c      	b.n	8005412 <HAL_ADC_ConfigChannel+0x1ce>
 80053d8:	230e      	movs	r3, #14
 80053da:	e01a      	b.n	8005412 <HAL_ADC_ConfigChannel+0x1ce>
 80053dc:	230d      	movs	r3, #13
 80053de:	e018      	b.n	8005412 <HAL_ADC_ConfigChannel+0x1ce>
 80053e0:	230c      	movs	r3, #12
 80053e2:	e016      	b.n	8005412 <HAL_ADC_ConfigChannel+0x1ce>
 80053e4:	230b      	movs	r3, #11
 80053e6:	e014      	b.n	8005412 <HAL_ADC_ConfigChannel+0x1ce>
 80053e8:	230a      	movs	r3, #10
 80053ea:	e012      	b.n	8005412 <HAL_ADC_ConfigChannel+0x1ce>
 80053ec:	2309      	movs	r3, #9
 80053ee:	e010      	b.n	8005412 <HAL_ADC_ConfigChannel+0x1ce>
 80053f0:	2308      	movs	r3, #8
 80053f2:	e00e      	b.n	8005412 <HAL_ADC_ConfigChannel+0x1ce>
 80053f4:	2307      	movs	r3, #7
 80053f6:	e00c      	b.n	8005412 <HAL_ADC_ConfigChannel+0x1ce>
 80053f8:	2306      	movs	r3, #6
 80053fa:	e00a      	b.n	8005412 <HAL_ADC_ConfigChannel+0x1ce>
 80053fc:	2305      	movs	r3, #5
 80053fe:	e008      	b.n	8005412 <HAL_ADC_ConfigChannel+0x1ce>
 8005400:	2304      	movs	r3, #4
 8005402:	e006      	b.n	8005412 <HAL_ADC_ConfigChannel+0x1ce>
 8005404:	2303      	movs	r3, #3
 8005406:	e004      	b.n	8005412 <HAL_ADC_ConfigChannel+0x1ce>
 8005408:	2302      	movs	r3, #2
 800540a:	e002      	b.n	8005412 <HAL_ADC_ConfigChannel+0x1ce>
 800540c:	2301      	movs	r3, #1
 800540e:	e000      	b.n	8005412 <HAL_ADC_ConfigChannel+0x1ce>
 8005410:	2300      	movs	r3, #0
 8005412:	683a      	ldr	r2, [r7, #0]
 8005414:	6852      	ldr	r2, [r2, #4]
 8005416:	201f      	movs	r0, #31
 8005418:	4002      	ands	r2, r0
 800541a:	4093      	lsls	r3, r2
 800541c:	000a      	movs	r2, r1
 800541e:	431a      	orrs	r2, r3
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	661a      	str	r2, [r3, #96]	; 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8005424:	683b      	ldr	r3, [r7, #0]
 8005426:	685b      	ldr	r3, [r3, #4]
 8005428:	089b      	lsrs	r3, r3, #2
 800542a:	1c5a      	adds	r2, r3, #1
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	69db      	ldr	r3, [r3, #28]
 8005430:	429a      	cmp	r2, r3
 8005432:	d808      	bhi.n	8005446 <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	6818      	ldr	r0, [r3, #0]
 8005438:	683b      	ldr	r3, [r7, #0]
 800543a:	6859      	ldr	r1, [r3, #4]
 800543c:	683b      	ldr	r3, [r7, #0]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	001a      	movs	r2, r3
 8005442:	f7ff fbd7 	bl	8004bf4 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	6818      	ldr	r0, [r3, #0]
 800544a:	683b      	ldr	r3, [r7, #0]
 800544c:	6819      	ldr	r1, [r3, #0]
 800544e:	683b      	ldr	r3, [r7, #0]
 8005450:	689b      	ldr	r3, [r3, #8]
 8005452:	001a      	movs	r2, r3
 8005454:	f7ff fc12 	bl	8004c7c <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8005458:	683b      	ldr	r3, [r7, #0]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	2b00      	cmp	r3, #0
 800545e:	db00      	blt.n	8005462 <HAL_ADC_ConfigChannel+0x21e>
 8005460:	e0bc      	b.n	80055dc <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005462:	4b50      	ldr	r3, [pc, #320]	; (80055a4 <HAL_ADC_ConfigChannel+0x360>)
 8005464:	0018      	movs	r0, r3
 8005466:	f7ff fb73 	bl	8004b50 <LL_ADC_GetCommonPathInternalCh>
 800546a:	0003      	movs	r3, r0
 800546c:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800546e:	683b      	ldr	r3, [r7, #0]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	4a4d      	ldr	r2, [pc, #308]	; (80055a8 <HAL_ADC_ConfigChannel+0x364>)
 8005474:	4293      	cmp	r3, r2
 8005476:	d122      	bne.n	80054be <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8005478:	693a      	ldr	r2, [r7, #16]
 800547a:	2380      	movs	r3, #128	; 0x80
 800547c:	041b      	lsls	r3, r3, #16
 800547e:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8005480:	d11d      	bne.n	80054be <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005482:	693b      	ldr	r3, [r7, #16]
 8005484:	2280      	movs	r2, #128	; 0x80
 8005486:	0412      	lsls	r2, r2, #16
 8005488:	4313      	orrs	r3, r2
 800548a:	4a46      	ldr	r2, [pc, #280]	; (80055a4 <HAL_ADC_ConfigChannel+0x360>)
 800548c:	0019      	movs	r1, r3
 800548e:	0010      	movs	r0, r2
 8005490:	f7ff fb4a 	bl	8004b28 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005494:	4b45      	ldr	r3, [pc, #276]	; (80055ac <HAL_ADC_ConfigChannel+0x368>)
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	4945      	ldr	r1, [pc, #276]	; (80055b0 <HAL_ADC_ConfigChannel+0x36c>)
 800549a:	0018      	movs	r0, r3
 800549c:	f7fa fe4e 	bl	800013c <__udivsi3>
 80054a0:	0003      	movs	r3, r0
 80054a2:	1c5a      	adds	r2, r3, #1
 80054a4:	0013      	movs	r3, r2
 80054a6:	005b      	lsls	r3, r3, #1
 80054a8:	189b      	adds	r3, r3, r2
 80054aa:	009b      	lsls	r3, r3, #2
 80054ac:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80054ae:	e002      	b.n	80054b6 <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	3b01      	subs	r3, #1
 80054b4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d1f9      	bne.n	80054b0 <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80054bc:	e08e      	b.n	80055dc <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80054be:	683b      	ldr	r3, [r7, #0]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	4a3c      	ldr	r2, [pc, #240]	; (80055b4 <HAL_ADC_ConfigChannel+0x370>)
 80054c4:	4293      	cmp	r3, r2
 80054c6:	d10e      	bne.n	80054e6 <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80054c8:	693a      	ldr	r2, [r7, #16]
 80054ca:	2380      	movs	r3, #128	; 0x80
 80054cc:	045b      	lsls	r3, r3, #17
 80054ce:	4013      	ands	r3, r2
 80054d0:	d109      	bne.n	80054e6 <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80054d2:	693b      	ldr	r3, [r7, #16]
 80054d4:	2280      	movs	r2, #128	; 0x80
 80054d6:	0452      	lsls	r2, r2, #17
 80054d8:	4313      	orrs	r3, r2
 80054da:	4a32      	ldr	r2, [pc, #200]	; (80055a4 <HAL_ADC_ConfigChannel+0x360>)
 80054dc:	0019      	movs	r1, r3
 80054de:	0010      	movs	r0, r2
 80054e0:	f7ff fb22 	bl	8004b28 <LL_ADC_SetCommonPathInternalCh>
 80054e4:	e07a      	b.n	80055dc <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 80054e6:	683b      	ldr	r3, [r7, #0]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	4a33      	ldr	r2, [pc, #204]	; (80055b8 <HAL_ADC_ConfigChannel+0x374>)
 80054ec:	4293      	cmp	r3, r2
 80054ee:	d000      	beq.n	80054f2 <HAL_ADC_ConfigChannel+0x2ae>
 80054f0:	e074      	b.n	80055dc <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80054f2:	693a      	ldr	r2, [r7, #16]
 80054f4:	2380      	movs	r3, #128	; 0x80
 80054f6:	03db      	lsls	r3, r3, #15
 80054f8:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 80054fa:	d000      	beq.n	80054fe <HAL_ADC_ConfigChannel+0x2ba>
 80054fc:	e06e      	b.n	80055dc <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80054fe:	693b      	ldr	r3, [r7, #16]
 8005500:	2280      	movs	r2, #128	; 0x80
 8005502:	03d2      	lsls	r2, r2, #15
 8005504:	4313      	orrs	r3, r2
 8005506:	4a27      	ldr	r2, [pc, #156]	; (80055a4 <HAL_ADC_ConfigChannel+0x360>)
 8005508:	0019      	movs	r1, r3
 800550a:	0010      	movs	r0, r2
 800550c:	f7ff fb0c 	bl	8004b28 <LL_ADC_SetCommonPathInternalCh>
 8005510:	e064      	b.n	80055dc <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	691a      	ldr	r2, [r3, #16]
 8005516:	2380      	movs	r3, #128	; 0x80
 8005518:	061b      	lsls	r3, r3, #24
 800551a:	429a      	cmp	r2, r3
 800551c:	d004      	beq.n	8005528 <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8005522:	4a1f      	ldr	r2, [pc, #124]	; (80055a0 <HAL_ADC_ConfigChannel+0x35c>)
 8005524:	4293      	cmp	r3, r2
 8005526:	d107      	bne.n	8005538 <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681a      	ldr	r2, [r3, #0]
 800552c:	683b      	ldr	r3, [r7, #0]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	0019      	movs	r1, r3
 8005532:	0010      	movs	r0, r2
 8005534:	f7ff fb8f 	bl	8004c56 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8005538:	683b      	ldr	r3, [r7, #0]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	2b00      	cmp	r3, #0
 800553e:	da4d      	bge.n	80055dc <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005540:	4b18      	ldr	r3, [pc, #96]	; (80055a4 <HAL_ADC_ConfigChannel+0x360>)
 8005542:	0018      	movs	r0, r3
 8005544:	f7ff fb04 	bl	8004b50 <LL_ADC_GetCommonPathInternalCh>
 8005548:	0003      	movs	r3, r0
 800554a:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800554c:	683b      	ldr	r3, [r7, #0]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	4a15      	ldr	r2, [pc, #84]	; (80055a8 <HAL_ADC_ConfigChannel+0x364>)
 8005552:	4293      	cmp	r3, r2
 8005554:	d108      	bne.n	8005568 <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005556:	693b      	ldr	r3, [r7, #16]
 8005558:	4a18      	ldr	r2, [pc, #96]	; (80055bc <HAL_ADC_ConfigChannel+0x378>)
 800555a:	4013      	ands	r3, r2
 800555c:	4a11      	ldr	r2, [pc, #68]	; (80055a4 <HAL_ADC_ConfigChannel+0x360>)
 800555e:	0019      	movs	r1, r3
 8005560:	0010      	movs	r0, r2
 8005562:	f7ff fae1 	bl	8004b28 <LL_ADC_SetCommonPathInternalCh>
 8005566:	e039      	b.n	80055dc <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8005568:	683b      	ldr	r3, [r7, #0]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	4a11      	ldr	r2, [pc, #68]	; (80055b4 <HAL_ADC_ConfigChannel+0x370>)
 800556e:	4293      	cmp	r3, r2
 8005570:	d108      	bne.n	8005584 <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005572:	693b      	ldr	r3, [r7, #16]
 8005574:	4a12      	ldr	r2, [pc, #72]	; (80055c0 <HAL_ADC_ConfigChannel+0x37c>)
 8005576:	4013      	ands	r3, r2
 8005578:	4a0a      	ldr	r2, [pc, #40]	; (80055a4 <HAL_ADC_ConfigChannel+0x360>)
 800557a:	0019      	movs	r1, r3
 800557c:	0010      	movs	r0, r2
 800557e:	f7ff fad3 	bl	8004b28 <LL_ADC_SetCommonPathInternalCh>
 8005582:	e02b      	b.n	80055dc <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8005584:	683b      	ldr	r3, [r7, #0]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	4a0b      	ldr	r2, [pc, #44]	; (80055b8 <HAL_ADC_ConfigChannel+0x374>)
 800558a:	4293      	cmp	r3, r2
 800558c:	d126      	bne.n	80055dc <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800558e:	693b      	ldr	r3, [r7, #16]
 8005590:	4a0c      	ldr	r2, [pc, #48]	; (80055c4 <HAL_ADC_ConfigChannel+0x380>)
 8005592:	4013      	ands	r3, r2
 8005594:	4a03      	ldr	r2, [pc, #12]	; (80055a4 <HAL_ADC_ConfigChannel+0x360>)
 8005596:	0019      	movs	r1, r3
 8005598:	0010      	movs	r0, r2
 800559a:	f7ff fac5 	bl	8004b28 <LL_ADC_SetCommonPathInternalCh>
 800559e:	e01d      	b.n	80055dc <HAL_ADC_ConfigChannel+0x398>
 80055a0:	80000004 	.word	0x80000004
 80055a4:	40012708 	.word	0x40012708
 80055a8:	b0001000 	.word	0xb0001000
 80055ac:	20000000 	.word	0x20000000
 80055b0:	00030d40 	.word	0x00030d40
 80055b4:	b8004000 	.word	0xb8004000
 80055b8:	b4002000 	.word	0xb4002000
 80055bc:	ff7fffff 	.word	0xff7fffff
 80055c0:	feffffff 	.word	0xfeffffff
 80055c4:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80055cc:	2220      	movs	r2, #32
 80055ce:	431a      	orrs	r2, r3
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80055d4:	2317      	movs	r3, #23
 80055d6:	18fb      	adds	r3, r7, r3
 80055d8:	2201      	movs	r2, #1
 80055da:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	2254      	movs	r2, #84	; 0x54
 80055e0:	2100      	movs	r1, #0
 80055e2:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 80055e4:	2317      	movs	r3, #23
 80055e6:	18fb      	adds	r3, r7, r3
 80055e8:	781b      	ldrb	r3, [r3, #0]
}
 80055ea:	0018      	movs	r0, r3
 80055ec:	46bd      	mov	sp, r7
 80055ee:	b006      	add	sp, #24
 80055f0:	bd80      	pop	{r7, pc}
 80055f2:	46c0      	nop			; (mov r8, r8)

080055f4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80055f4:	b580      	push	{r7, lr}
 80055f6:	b084      	sub	sp, #16
 80055f8:	af00      	add	r7, sp, #0
 80055fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80055fc:	2300      	movs	r3, #0
 80055fe:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	0018      	movs	r0, r3
 8005606:	f7ff fba1 	bl	8004d4c <LL_ADC_IsEnabled>
 800560a:	1e03      	subs	r3, r0, #0
 800560c:	d000      	beq.n	8005610 <ADC_Enable+0x1c>
 800560e:	e069      	b.n	80056e4 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	689b      	ldr	r3, [r3, #8]
 8005616:	4a36      	ldr	r2, [pc, #216]	; (80056f0 <ADC_Enable+0xfc>)
 8005618:	4013      	ands	r3, r2
 800561a:	d00d      	beq.n	8005638 <ADC_Enable+0x44>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005620:	2210      	movs	r2, #16
 8005622:	431a      	orrs	r2, r3
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800562c:	2201      	movs	r2, #1
 800562e:	431a      	orrs	r2, r3
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8005634:	2301      	movs	r3, #1
 8005636:	e056      	b.n	80056e6 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	0018      	movs	r0, r3
 800563e:	f7ff fb61 	bl	8004d04 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) 
 8005642:	4b2c      	ldr	r3, [pc, #176]	; (80056f4 <ADC_Enable+0x100>)
 8005644:	0018      	movs	r0, r3
 8005646:	f7ff fa83 	bl	8004b50 <LL_ADC_GetCommonPathInternalCh>
 800564a:	0002      	movs	r2, r0
 800564c:	2380      	movs	r3, #128	; 0x80
 800564e:	041b      	lsls	r3, r3, #16
 8005650:	4013      	ands	r3, r2
 8005652:	d00f      	beq.n	8005674 <ADC_Enable+0x80>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) 
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005654:	4b28      	ldr	r3, [pc, #160]	; (80056f8 <ADC_Enable+0x104>)
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	4928      	ldr	r1, [pc, #160]	; (80056fc <ADC_Enable+0x108>)
 800565a:	0018      	movs	r0, r3
 800565c:	f7fa fd6e 	bl	800013c <__udivsi3>
 8005660:	0003      	movs	r3, r0
 8005662:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) 
 8005664:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8005666:	e002      	b.n	800566e <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 8005668:	68bb      	ldr	r3, [r7, #8]
 800566a:	3b01      	subs	r3, #1
 800566c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800566e:	68bb      	ldr	r3, [r7, #8]
 8005670:	2b00      	cmp	r3, #0
 8005672:	d1f9      	bne.n	8005668 <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	7e5b      	ldrb	r3, [r3, #25]
 8005678:	2b01      	cmp	r3, #1
 800567a:	d033      	beq.n	80056e4 <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 800567c:	f7ff fa26 	bl	8004acc <HAL_GetTick>
 8005680:	0003      	movs	r3, r0
 8005682:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005684:	e027      	b.n	80056d6 <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	0018      	movs	r0, r3
 800568c:	f7ff fb5e 	bl	8004d4c <LL_ADC_IsEnabled>
 8005690:	1e03      	subs	r3, r0, #0
 8005692:	d104      	bne.n	800569e <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	0018      	movs	r0, r3
 800569a:	f7ff fb33 	bl	8004d04 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800569e:	f7ff fa15 	bl	8004acc <HAL_GetTick>
 80056a2:	0002      	movs	r2, r0
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	1ad3      	subs	r3, r2, r3
 80056a8:	2b02      	cmp	r3, #2
 80056aa:	d914      	bls.n	80056d6 <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	2201      	movs	r2, #1
 80056b4:	4013      	ands	r3, r2
 80056b6:	2b01      	cmp	r3, #1
 80056b8:	d00d      	beq.n	80056d6 <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80056be:	2210      	movs	r2, #16
 80056c0:	431a      	orrs	r2, r3
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	659a      	str	r2, [r3, #88]	; 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80056ca:	2201      	movs	r2, #1
 80056cc:	431a      	orrs	r2, r3
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	65da      	str	r2, [r3, #92]	; 0x5c

            return HAL_ERROR;
 80056d2:	2301      	movs	r3, #1
 80056d4:	e007      	b.n	80056e6 <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	2201      	movs	r2, #1
 80056de:	4013      	ands	r3, r2
 80056e0:	2b01      	cmp	r3, #1
 80056e2:	d1d0      	bne.n	8005686 <ADC_Enable+0x92>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80056e4:	2300      	movs	r3, #0
}
 80056e6:	0018      	movs	r0, r3
 80056e8:	46bd      	mov	sp, r7
 80056ea:	b004      	add	sp, #16
 80056ec:	bd80      	pop	{r7, pc}
 80056ee:	46c0      	nop			; (mov r8, r8)
 80056f0:	80000017 	.word	0x80000017
 80056f4:	40012708 	.word	0x40012708
 80056f8:	20000000 	.word	0x20000000
 80056fc:	00030d40 	.word	0x00030d40

08005700 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8005700:	b580      	push	{r7, lr}
 8005702:	b084      	sub	sp, #16
 8005704:	af00      	add	r7, sp, #0
 8005706:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800570c:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005712:	2250      	movs	r2, #80	; 0x50
 8005714:	4013      	ands	r3, r2
 8005716:	d141      	bne.n	800579c <ADC_DMAConvCplt+0x9c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800571c:	2280      	movs	r2, #128	; 0x80
 800571e:	0092      	lsls	r2, r2, #2
 8005720:	431a      	orrs	r2, r3
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	659a      	str	r2, [r3, #88]	; 0x58

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	0018      	movs	r0, r3
 800572c:	f7ff fa51 	bl	8004bd2 <LL_ADC_REG_IsTriggerSourceSWStart>
 8005730:	1e03      	subs	r3, r0, #0
 8005732:	d02e      	beq.n	8005792 <ADC_DMAConvCplt+0x92>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	7e9b      	ldrb	r3, [r3, #26]
 8005738:	2b00      	cmp	r3, #0
 800573a:	d12a      	bne.n	8005792 <ADC_DMAConvCplt+0x92>
       )
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	2208      	movs	r2, #8
 8005744:	4013      	ands	r3, r2
 8005746:	2b08      	cmp	r3, #8
 8005748:	d123      	bne.n	8005792 <ADC_DMAConvCplt+0x92>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	0018      	movs	r0, r3
 8005750:	f7ff fb20 	bl	8004d94 <LL_ADC_REG_IsConversionOngoing>
 8005754:	1e03      	subs	r3, r0, #0
 8005756:	d110      	bne.n	800577a <ADC_DMAConvCplt+0x7a>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	685a      	ldr	r2, [r3, #4]
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	210c      	movs	r1, #12
 8005764:	438a      	bics	r2, r1
 8005766:	605a      	str	r2, [r3, #4]

          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800576c:	4a15      	ldr	r2, [pc, #84]	; (80057c4 <ADC_DMAConvCplt+0xc4>)
 800576e:	4013      	ands	r3, r2
 8005770:	2201      	movs	r2, #1
 8005772:	431a      	orrs	r2, r3
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	659a      	str	r2, [r3, #88]	; 0x58
 8005778:	e00b      	b.n	8005792 <ADC_DMAConvCplt+0x92>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800577e:	2220      	movs	r2, #32
 8005780:	431a      	orrs	r2, r3
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800578a:	2201      	movs	r2, #1
 800578c:	431a      	orrs	r2, r3
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	0018      	movs	r0, r3
 8005796:	f7fe f8ed 	bl	8003974 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800579a:	e00f      	b.n	80057bc <ADC_DMAConvCplt+0xbc>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80057a0:	2210      	movs	r2, #16
 80057a2:	4013      	ands	r3, r2
 80057a4:	d004      	beq.n	80057b0 <ADC_DMAConvCplt+0xb0>
      HAL_ADC_ErrorCallback(hadc);
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	0018      	movs	r0, r3
 80057aa:	f7ff fd43 	bl	8005234 <HAL_ADC_ErrorCallback>
}
 80057ae:	e005      	b.n	80057bc <ADC_DMAConvCplt+0xbc>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80057b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80057b6:	687a      	ldr	r2, [r7, #4]
 80057b8:	0010      	movs	r0, r2
 80057ba:	4798      	blx	r3
}
 80057bc:	46c0      	nop			; (mov r8, r8)
 80057be:	46bd      	mov	sp, r7
 80057c0:	b004      	add	sp, #16
 80057c2:	bd80      	pop	{r7, pc}
 80057c4:	fffffefe 	.word	0xfffffefe

080057c8 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80057c8:	b580      	push	{r7, lr}
 80057ca:	b084      	sub	sp, #16
 80057cc:	af00      	add	r7, sp, #0
 80057ce:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057d4:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	0018      	movs	r0, r3
 80057da:	f7ff fd23 	bl	8005224 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80057de:	46c0      	nop			; (mov r8, r8)
 80057e0:	46bd      	mov	sp, r7
 80057e2:	b004      	add	sp, #16
 80057e4:	bd80      	pop	{r7, pc}

080057e6 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80057e6:	b580      	push	{r7, lr}
 80057e8:	b084      	sub	sp, #16
 80057ea:	af00      	add	r7, sp, #0
 80057ec:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057f2:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80057f8:	2240      	movs	r2, #64	; 0x40
 80057fa:	431a      	orrs	r2, r3
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005804:	2204      	movs	r2, #4
 8005806:	431a      	orrs	r2, r3
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	0018      	movs	r0, r3
 8005810:	f7ff fd10 	bl	8005234 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005814:	46c0      	nop			; (mov r8, r8)
 8005816:	46bd      	mov	sp, r7
 8005818:	b004      	add	sp, #16
 800581a:	bd80      	pop	{r7, pc}

0800581c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800581c:	b580      	push	{r7, lr}
 800581e:	b082      	sub	sp, #8
 8005820:	af00      	add	r7, sp, #0
 8005822:	0002      	movs	r2, r0
 8005824:	1dfb      	adds	r3, r7, #7
 8005826:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8005828:	1dfb      	adds	r3, r7, #7
 800582a:	781b      	ldrb	r3, [r3, #0]
 800582c:	2b7f      	cmp	r3, #127	; 0x7f
 800582e:	d809      	bhi.n	8005844 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005830:	1dfb      	adds	r3, r7, #7
 8005832:	781b      	ldrb	r3, [r3, #0]
 8005834:	001a      	movs	r2, r3
 8005836:	231f      	movs	r3, #31
 8005838:	401a      	ands	r2, r3
 800583a:	4b04      	ldr	r3, [pc, #16]	; (800584c <__NVIC_EnableIRQ+0x30>)
 800583c:	2101      	movs	r1, #1
 800583e:	4091      	lsls	r1, r2
 8005840:	000a      	movs	r2, r1
 8005842:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8005844:	46c0      	nop			; (mov r8, r8)
 8005846:	46bd      	mov	sp, r7
 8005848:	b002      	add	sp, #8
 800584a:	bd80      	pop	{r7, pc}
 800584c:	e000e100 	.word	0xe000e100

08005850 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005850:	b590      	push	{r4, r7, lr}
 8005852:	b083      	sub	sp, #12
 8005854:	af00      	add	r7, sp, #0
 8005856:	0002      	movs	r2, r0
 8005858:	6039      	str	r1, [r7, #0]
 800585a:	1dfb      	adds	r3, r7, #7
 800585c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800585e:	1dfb      	adds	r3, r7, #7
 8005860:	781b      	ldrb	r3, [r3, #0]
 8005862:	2b7f      	cmp	r3, #127	; 0x7f
 8005864:	d828      	bhi.n	80058b8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005866:	4a2f      	ldr	r2, [pc, #188]	; (8005924 <__NVIC_SetPriority+0xd4>)
 8005868:	1dfb      	adds	r3, r7, #7
 800586a:	781b      	ldrb	r3, [r3, #0]
 800586c:	b25b      	sxtb	r3, r3
 800586e:	089b      	lsrs	r3, r3, #2
 8005870:	33c0      	adds	r3, #192	; 0xc0
 8005872:	009b      	lsls	r3, r3, #2
 8005874:	589b      	ldr	r3, [r3, r2]
 8005876:	1dfa      	adds	r2, r7, #7
 8005878:	7812      	ldrb	r2, [r2, #0]
 800587a:	0011      	movs	r1, r2
 800587c:	2203      	movs	r2, #3
 800587e:	400a      	ands	r2, r1
 8005880:	00d2      	lsls	r2, r2, #3
 8005882:	21ff      	movs	r1, #255	; 0xff
 8005884:	4091      	lsls	r1, r2
 8005886:	000a      	movs	r2, r1
 8005888:	43d2      	mvns	r2, r2
 800588a:	401a      	ands	r2, r3
 800588c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800588e:	683b      	ldr	r3, [r7, #0]
 8005890:	019b      	lsls	r3, r3, #6
 8005892:	22ff      	movs	r2, #255	; 0xff
 8005894:	401a      	ands	r2, r3
 8005896:	1dfb      	adds	r3, r7, #7
 8005898:	781b      	ldrb	r3, [r3, #0]
 800589a:	0018      	movs	r0, r3
 800589c:	2303      	movs	r3, #3
 800589e:	4003      	ands	r3, r0
 80058a0:	00db      	lsls	r3, r3, #3
 80058a2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80058a4:	481f      	ldr	r0, [pc, #124]	; (8005924 <__NVIC_SetPriority+0xd4>)
 80058a6:	1dfb      	adds	r3, r7, #7
 80058a8:	781b      	ldrb	r3, [r3, #0]
 80058aa:	b25b      	sxtb	r3, r3
 80058ac:	089b      	lsrs	r3, r3, #2
 80058ae:	430a      	orrs	r2, r1
 80058b0:	33c0      	adds	r3, #192	; 0xc0
 80058b2:	009b      	lsls	r3, r3, #2
 80058b4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80058b6:	e031      	b.n	800591c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80058b8:	4a1b      	ldr	r2, [pc, #108]	; (8005928 <__NVIC_SetPriority+0xd8>)
 80058ba:	1dfb      	adds	r3, r7, #7
 80058bc:	781b      	ldrb	r3, [r3, #0]
 80058be:	0019      	movs	r1, r3
 80058c0:	230f      	movs	r3, #15
 80058c2:	400b      	ands	r3, r1
 80058c4:	3b08      	subs	r3, #8
 80058c6:	089b      	lsrs	r3, r3, #2
 80058c8:	3306      	adds	r3, #6
 80058ca:	009b      	lsls	r3, r3, #2
 80058cc:	18d3      	adds	r3, r2, r3
 80058ce:	3304      	adds	r3, #4
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	1dfa      	adds	r2, r7, #7
 80058d4:	7812      	ldrb	r2, [r2, #0]
 80058d6:	0011      	movs	r1, r2
 80058d8:	2203      	movs	r2, #3
 80058da:	400a      	ands	r2, r1
 80058dc:	00d2      	lsls	r2, r2, #3
 80058de:	21ff      	movs	r1, #255	; 0xff
 80058e0:	4091      	lsls	r1, r2
 80058e2:	000a      	movs	r2, r1
 80058e4:	43d2      	mvns	r2, r2
 80058e6:	401a      	ands	r2, r3
 80058e8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80058ea:	683b      	ldr	r3, [r7, #0]
 80058ec:	019b      	lsls	r3, r3, #6
 80058ee:	22ff      	movs	r2, #255	; 0xff
 80058f0:	401a      	ands	r2, r3
 80058f2:	1dfb      	adds	r3, r7, #7
 80058f4:	781b      	ldrb	r3, [r3, #0]
 80058f6:	0018      	movs	r0, r3
 80058f8:	2303      	movs	r3, #3
 80058fa:	4003      	ands	r3, r0
 80058fc:	00db      	lsls	r3, r3, #3
 80058fe:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005900:	4809      	ldr	r0, [pc, #36]	; (8005928 <__NVIC_SetPriority+0xd8>)
 8005902:	1dfb      	adds	r3, r7, #7
 8005904:	781b      	ldrb	r3, [r3, #0]
 8005906:	001c      	movs	r4, r3
 8005908:	230f      	movs	r3, #15
 800590a:	4023      	ands	r3, r4
 800590c:	3b08      	subs	r3, #8
 800590e:	089b      	lsrs	r3, r3, #2
 8005910:	430a      	orrs	r2, r1
 8005912:	3306      	adds	r3, #6
 8005914:	009b      	lsls	r3, r3, #2
 8005916:	18c3      	adds	r3, r0, r3
 8005918:	3304      	adds	r3, #4
 800591a:	601a      	str	r2, [r3, #0]
}
 800591c:	46c0      	nop			; (mov r8, r8)
 800591e:	46bd      	mov	sp, r7
 8005920:	b003      	add	sp, #12
 8005922:	bd90      	pop	{r4, r7, pc}
 8005924:	e000e100 	.word	0xe000e100
 8005928:	e000ed00 	.word	0xe000ed00

0800592c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800592c:	b580      	push	{r7, lr}
 800592e:	b082      	sub	sp, #8
 8005930:	af00      	add	r7, sp, #0
 8005932:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	1e5a      	subs	r2, r3, #1
 8005938:	2380      	movs	r3, #128	; 0x80
 800593a:	045b      	lsls	r3, r3, #17
 800593c:	429a      	cmp	r2, r3
 800593e:	d301      	bcc.n	8005944 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005940:	2301      	movs	r3, #1
 8005942:	e010      	b.n	8005966 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005944:	4b0a      	ldr	r3, [pc, #40]	; (8005970 <SysTick_Config+0x44>)
 8005946:	687a      	ldr	r2, [r7, #4]
 8005948:	3a01      	subs	r2, #1
 800594a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800594c:	2301      	movs	r3, #1
 800594e:	425b      	negs	r3, r3
 8005950:	2103      	movs	r1, #3
 8005952:	0018      	movs	r0, r3
 8005954:	f7ff ff7c 	bl	8005850 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005958:	4b05      	ldr	r3, [pc, #20]	; (8005970 <SysTick_Config+0x44>)
 800595a:	2200      	movs	r2, #0
 800595c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800595e:	4b04      	ldr	r3, [pc, #16]	; (8005970 <SysTick_Config+0x44>)
 8005960:	2207      	movs	r2, #7
 8005962:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005964:	2300      	movs	r3, #0
}
 8005966:	0018      	movs	r0, r3
 8005968:	46bd      	mov	sp, r7
 800596a:	b002      	add	sp, #8
 800596c:	bd80      	pop	{r7, pc}
 800596e:	46c0      	nop			; (mov r8, r8)
 8005970:	e000e010 	.word	0xe000e010

08005974 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005974:	b580      	push	{r7, lr}
 8005976:	b084      	sub	sp, #16
 8005978:	af00      	add	r7, sp, #0
 800597a:	60b9      	str	r1, [r7, #8]
 800597c:	607a      	str	r2, [r7, #4]
 800597e:	210f      	movs	r1, #15
 8005980:	187b      	adds	r3, r7, r1
 8005982:	1c02      	adds	r2, r0, #0
 8005984:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8005986:	68ba      	ldr	r2, [r7, #8]
 8005988:	187b      	adds	r3, r7, r1
 800598a:	781b      	ldrb	r3, [r3, #0]
 800598c:	b25b      	sxtb	r3, r3
 800598e:	0011      	movs	r1, r2
 8005990:	0018      	movs	r0, r3
 8005992:	f7ff ff5d 	bl	8005850 <__NVIC_SetPriority>
}
 8005996:	46c0      	nop			; (mov r8, r8)
 8005998:	46bd      	mov	sp, r7
 800599a:	b004      	add	sp, #16
 800599c:	bd80      	pop	{r7, pc}

0800599e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800599e:	b580      	push	{r7, lr}
 80059a0:	b082      	sub	sp, #8
 80059a2:	af00      	add	r7, sp, #0
 80059a4:	0002      	movs	r2, r0
 80059a6:	1dfb      	adds	r3, r7, #7
 80059a8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80059aa:	1dfb      	adds	r3, r7, #7
 80059ac:	781b      	ldrb	r3, [r3, #0]
 80059ae:	b25b      	sxtb	r3, r3
 80059b0:	0018      	movs	r0, r3
 80059b2:	f7ff ff33 	bl	800581c <__NVIC_EnableIRQ>
}
 80059b6:	46c0      	nop			; (mov r8, r8)
 80059b8:	46bd      	mov	sp, r7
 80059ba:	b002      	add	sp, #8
 80059bc:	bd80      	pop	{r7, pc}

080059be <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80059be:	b580      	push	{r7, lr}
 80059c0:	b082      	sub	sp, #8
 80059c2:	af00      	add	r7, sp, #0
 80059c4:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	0018      	movs	r0, r3
 80059ca:	f7ff ffaf 	bl	800592c <SysTick_Config>
 80059ce:	0003      	movs	r3, r0
}
 80059d0:	0018      	movs	r0, r3
 80059d2:	46bd      	mov	sp, r7
 80059d4:	b002      	add	sp, #8
 80059d6:	bd80      	pop	{r7, pc}

080059d8 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80059d8:	b580      	push	{r7, lr}
 80059da:	b082      	sub	sp, #8
 80059dc:	af00      	add	r7, sp, #0
 80059de:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d101      	bne.n	80059ea <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80059e6:	2301      	movs	r3, #1
 80059e8:	e077      	b.n	8005ada <HAL_DMA_Init+0x102>
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	4a3d      	ldr	r2, [pc, #244]	; (8005ae4 <HAL_DMA_Init+0x10c>)
 80059f0:	4694      	mov	ip, r2
 80059f2:	4463      	add	r3, ip
 80059f4:	2114      	movs	r1, #20
 80059f6:	0018      	movs	r0, r3
 80059f8:	f7fa fba0 	bl	800013c <__udivsi3>
 80059fc:	0003      	movs	r3, r0
 80059fe:	009a      	lsls	r2, r3, #2
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	641a      	str	r2, [r3, #64]	; 0x40
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	2225      	movs	r2, #37	; 0x25
 8005a08:	2102      	movs	r1, #2
 8005a0a:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	681a      	ldr	r2, [r3, #0]
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	4934      	ldr	r1, [pc, #208]	; (8005ae8 <HAL_DMA_Init+0x110>)
 8005a18:	400a      	ands	r2, r1
 8005a1a:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	6819      	ldr	r1, [r3, #0]
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	689a      	ldr	r2, [r3, #8]
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	68db      	ldr	r3, [r3, #12]
 8005a2a:	431a      	orrs	r2, r3
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	691b      	ldr	r3, [r3, #16]
 8005a30:	431a      	orrs	r2, r3
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	695b      	ldr	r3, [r3, #20]
 8005a36:	431a      	orrs	r2, r3
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	699b      	ldr	r3, [r3, #24]
 8005a3c:	431a      	orrs	r2, r3
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	69db      	ldr	r3, [r3, #28]
 8005a42:	431a      	orrs	r2, r3
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	6a1b      	ldr	r3, [r3, #32]
 8005a48:	431a      	orrs	r2, r3
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	430a      	orrs	r2, r1
 8005a50:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	0018      	movs	r0, r3
 8005a56:	f000 f9c1 	bl	8005ddc <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	689a      	ldr	r2, [r3, #8]
 8005a5e:	2380      	movs	r3, #128	; 0x80
 8005a60:	01db      	lsls	r3, r3, #7
 8005a62:	429a      	cmp	r2, r3
 8005a64:	d102      	bne.n	8005a6c <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	2200      	movs	r2, #0
 8005a6a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	685a      	ldr	r2, [r3, #4]
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a74:	213f      	movs	r1, #63	; 0x3f
 8005a76:	400a      	ands	r2, r1
 8005a78:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005a7e:	687a      	ldr	r2, [r7, #4]
 8005a80:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8005a82:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	685b      	ldr	r3, [r3, #4]
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d011      	beq.n	8005ab0 <HAL_DMA_Init+0xd8>
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	685b      	ldr	r3, [r3, #4]
 8005a90:	2b04      	cmp	r3, #4
 8005a92:	d80d      	bhi.n	8005ab0 <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	0018      	movs	r0, r3
 8005a98:	f000 f9cc 	bl	8005e34 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005aa0:	2200      	movs	r2, #0
 8005aa2:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005aa8:	687a      	ldr	r2, [r7, #4]
 8005aaa:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8005aac:	605a      	str	r2, [r3, #4]
 8005aae:	e008      	b.n	8005ac2 <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	2200      	movs	r2, #0
 8005ab4:	651a      	str	r2, [r3, #80]	; 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	2200      	movs	r2, #0
 8005aba:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	2200      	movs	r2, #0
 8005ac0:	659a      	str	r2, [r3, #88]	; 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	2200      	movs	r2, #0
 8005ac6:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	2225      	movs	r2, #37	; 0x25
 8005acc:	2101      	movs	r1, #1
 8005ace:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	2224      	movs	r2, #36	; 0x24
 8005ad4:	2100      	movs	r1, #0
 8005ad6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005ad8:	2300      	movs	r3, #0
}
 8005ada:	0018      	movs	r0, r3
 8005adc:	46bd      	mov	sp, r7
 8005ade:	b002      	add	sp, #8
 8005ae0:	bd80      	pop	{r7, pc}
 8005ae2:	46c0      	nop			; (mov r8, r8)
 8005ae4:	bffdfff8 	.word	0xbffdfff8
 8005ae8:	ffff800f 	.word	0xffff800f

08005aec <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8005aec:	b580      	push	{r7, lr}
 8005aee:	b086      	sub	sp, #24
 8005af0:	af00      	add	r7, sp, #0
 8005af2:	60f8      	str	r0, [r7, #12]
 8005af4:	60b9      	str	r1, [r7, #8]
 8005af6:	607a      	str	r2, [r7, #4]
 8005af8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005afa:	2317      	movs	r3, #23
 8005afc:	18fb      	adds	r3, r7, r3
 8005afe:	2200      	movs	r2, #0
 8005b00:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	2224      	movs	r2, #36	; 0x24
 8005b06:	5c9b      	ldrb	r3, [r3, r2]
 8005b08:	2b01      	cmp	r3, #1
 8005b0a:	d101      	bne.n	8005b10 <HAL_DMA_Start_IT+0x24>
 8005b0c:	2302      	movs	r3, #2
 8005b0e:	e06f      	b.n	8005bf0 <HAL_DMA_Start_IT+0x104>
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	2224      	movs	r2, #36	; 0x24
 8005b14:	2101      	movs	r1, #1
 8005b16:	5499      	strb	r1, [r3, r2]

  if (hdma->State == HAL_DMA_STATE_READY)
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	2225      	movs	r2, #37	; 0x25
 8005b1c:	5c9b      	ldrb	r3, [r3, r2]
 8005b1e:	b2db      	uxtb	r3, r3
 8005b20:	2b01      	cmp	r3, #1
 8005b22:	d157      	bne.n	8005bd4 <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	2225      	movs	r2, #37	; 0x25
 8005b28:	2102      	movs	r1, #2
 8005b2a:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	2200      	movs	r2, #0
 8005b30:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	681a      	ldr	r2, [r3, #0]
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	2101      	movs	r1, #1
 8005b3e:	438a      	bics	r2, r1
 8005b40:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005b42:	683b      	ldr	r3, [r7, #0]
 8005b44:	687a      	ldr	r2, [r7, #4]
 8005b46:	68b9      	ldr	r1, [r7, #8]
 8005b48:	68f8      	ldr	r0, [r7, #12]
 8005b4a:	f000 f907 	bl	8005d5c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d008      	beq.n	8005b68 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	681a      	ldr	r2, [r3, #0]
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	210e      	movs	r1, #14
 8005b62:	430a      	orrs	r2, r1
 8005b64:	601a      	str	r2, [r3, #0]
 8005b66:	e00f      	b.n	8005b88 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	681a      	ldr	r2, [r3, #0]
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	2104      	movs	r1, #4
 8005b74:	438a      	bics	r2, r1
 8005b76:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	681a      	ldr	r2, [r3, #0]
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	210a      	movs	r1, #10
 8005b84:	430a      	orrs	r2, r1
 8005b86:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b8c:	681a      	ldr	r2, [r3, #0]
 8005b8e:	2380      	movs	r3, #128	; 0x80
 8005b90:	025b      	lsls	r3, r3, #9
 8005b92:	4013      	ands	r3, r2
 8005b94:	d008      	beq.n	8005ba8 <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b9a:	681a      	ldr	r2, [r3, #0]
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ba0:	2180      	movs	r1, #128	; 0x80
 8005ba2:	0049      	lsls	r1, r1, #1
 8005ba4:	430a      	orrs	r2, r1
 8005ba6:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d008      	beq.n	8005bc2 <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005bb4:	681a      	ldr	r2, [r3, #0]
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005bba:	2180      	movs	r1, #128	; 0x80
 8005bbc:	0049      	lsls	r1, r1, #1
 8005bbe:	430a      	orrs	r2, r1
 8005bc0:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	681a      	ldr	r2, [r3, #0]
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	2101      	movs	r1, #1
 8005bce:	430a      	orrs	r2, r1
 8005bd0:	601a      	str	r2, [r3, #0]
 8005bd2:	e00a      	b.n	8005bea <HAL_DMA_Start_IT+0xfe>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	2280      	movs	r2, #128	; 0x80
 8005bd8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	2224      	movs	r2, #36	; 0x24
 8005bde:	2100      	movs	r1, #0
 8005be0:	5499      	strb	r1, [r3, r2]

    /* Return error status */
    status = HAL_ERROR;
 8005be2:	2317      	movs	r3, #23
 8005be4:	18fb      	adds	r3, r7, r3
 8005be6:	2201      	movs	r2, #1
 8005be8:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8005bea:	2317      	movs	r3, #23
 8005bec:	18fb      	adds	r3, r7, r3
 8005bee:	781b      	ldrb	r3, [r3, #0]
}
 8005bf0:	0018      	movs	r0, r3
 8005bf2:	46bd      	mov	sp, r7
 8005bf4:	b006      	add	sp, #24
 8005bf6:	bd80      	pop	{r7, pc}

08005bf8 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005bf8:	b580      	push	{r7, lr}
 8005bfa:	b084      	sub	sp, #16
 8005bfc:	af00      	add	r7, sp, #0
 8005bfe:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
#else
  uint32_t flag_it = DMA1->ISR;
 8005c00:	4b55      	ldr	r3, [pc, #340]	; (8005d58 <HAL_DMA_IRQHandler+0x160>)
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c12:	221c      	movs	r2, #28
 8005c14:	4013      	ands	r3, r2
 8005c16:	2204      	movs	r2, #4
 8005c18:	409a      	lsls	r2, r3
 8005c1a:	0013      	movs	r3, r2
 8005c1c:	68fa      	ldr	r2, [r7, #12]
 8005c1e:	4013      	ands	r3, r2
 8005c20:	d027      	beq.n	8005c72 <HAL_DMA_IRQHandler+0x7a>
 8005c22:	68bb      	ldr	r3, [r7, #8]
 8005c24:	2204      	movs	r2, #4
 8005c26:	4013      	ands	r3, r2
 8005c28:	d023      	beq.n	8005c72 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	2220      	movs	r2, #32
 8005c32:	4013      	ands	r3, r2
 8005c34:	d107      	bne.n	8005c46 <HAL_DMA_IRQHandler+0x4e>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	681a      	ldr	r2, [r3, #0]
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	2104      	movs	r1, #4
 8005c42:	438a      	bics	r2, r1
 8005c44:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
#else
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 8005c46:	4b44      	ldr	r3, [pc, #272]	; (8005d58 <HAL_DMA_IRQHandler+0x160>)
 8005c48:	6859      	ldr	r1, [r3, #4]
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c4e:	221c      	movs	r2, #28
 8005c50:	4013      	ands	r3, r2
 8005c52:	2204      	movs	r2, #4
 8005c54:	409a      	lsls	r2, r3
 8005c56:	4b40      	ldr	r3, [pc, #256]	; (8005d58 <HAL_DMA_IRQHandler+0x160>)
 8005c58:	430a      	orrs	r2, r1
 8005c5a:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d100      	bne.n	8005c66 <HAL_DMA_IRQHandler+0x6e>
 8005c64:	e073      	b.n	8005d4e <HAL_DMA_IRQHandler+0x156>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c6a:	687a      	ldr	r2, [r7, #4]
 8005c6c:	0010      	movs	r0, r2
 8005c6e:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 8005c70:	e06d      	b.n	8005d4e <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c76:	221c      	movs	r2, #28
 8005c78:	4013      	ands	r3, r2
 8005c7a:	2202      	movs	r2, #2
 8005c7c:	409a      	lsls	r2, r3
 8005c7e:	0013      	movs	r3, r2
 8005c80:	68fa      	ldr	r2, [r7, #12]
 8005c82:	4013      	ands	r3, r2
 8005c84:	d02e      	beq.n	8005ce4 <HAL_DMA_IRQHandler+0xec>
 8005c86:	68bb      	ldr	r3, [r7, #8]
 8005c88:	2202      	movs	r2, #2
 8005c8a:	4013      	ands	r3, r2
 8005c8c:	d02a      	beq.n	8005ce4 <HAL_DMA_IRQHandler+0xec>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	2220      	movs	r2, #32
 8005c96:	4013      	ands	r3, r2
 8005c98:	d10b      	bne.n	8005cb2 <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	681a      	ldr	r2, [r3, #0]
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	210a      	movs	r1, #10
 8005ca6:	438a      	bics	r2, r1
 8005ca8:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	2225      	movs	r2, #37	; 0x25
 8005cae:	2101      	movs	r1, #1
 8005cb0:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8005cb2:	4b29      	ldr	r3, [pc, #164]	; (8005d58 <HAL_DMA_IRQHandler+0x160>)
 8005cb4:	6859      	ldr	r1, [r3, #4]
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cba:	221c      	movs	r2, #28
 8005cbc:	4013      	ands	r3, r2
 8005cbe:	2202      	movs	r2, #2
 8005cc0:	409a      	lsls	r2, r3
 8005cc2:	4b25      	ldr	r3, [pc, #148]	; (8005d58 <HAL_DMA_IRQHandler+0x160>)
 8005cc4:	430a      	orrs	r2, r1
 8005cc6:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	2224      	movs	r2, #36	; 0x24
 8005ccc:	2100      	movs	r1, #0
 8005cce:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d03a      	beq.n	8005d4e <HAL_DMA_IRQHandler+0x156>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005cdc:	687a      	ldr	r2, [r7, #4]
 8005cde:	0010      	movs	r0, r2
 8005ce0:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 8005ce2:	e034      	b.n	8005d4e <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ce8:	221c      	movs	r2, #28
 8005cea:	4013      	ands	r3, r2
 8005cec:	2208      	movs	r2, #8
 8005cee:	409a      	lsls	r2, r3
 8005cf0:	0013      	movs	r3, r2
 8005cf2:	68fa      	ldr	r2, [r7, #12]
 8005cf4:	4013      	ands	r3, r2
 8005cf6:	d02b      	beq.n	8005d50 <HAL_DMA_IRQHandler+0x158>
 8005cf8:	68bb      	ldr	r3, [r7, #8]
 8005cfa:	2208      	movs	r2, #8
 8005cfc:	4013      	ands	r3, r2
 8005cfe:	d027      	beq.n	8005d50 <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	681a      	ldr	r2, [r3, #0]
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	210e      	movs	r1, #14
 8005d0c:	438a      	bics	r2, r1
 8005d0e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8005d10:	4b11      	ldr	r3, [pc, #68]	; (8005d58 <HAL_DMA_IRQHandler+0x160>)
 8005d12:	6859      	ldr	r1, [r3, #4]
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d18:	221c      	movs	r2, #28
 8005d1a:	4013      	ands	r3, r2
 8005d1c:	2201      	movs	r2, #1
 8005d1e:	409a      	lsls	r2, r3
 8005d20:	4b0d      	ldr	r3, [pc, #52]	; (8005d58 <HAL_DMA_IRQHandler+0x160>)
 8005d22:	430a      	orrs	r2, r1
 8005d24:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	2201      	movs	r2, #1
 8005d2a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	2225      	movs	r2, #37	; 0x25
 8005d30:	2101      	movs	r1, #1
 8005d32:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	2224      	movs	r2, #36	; 0x24
 8005d38:	2100      	movs	r1, #0
 8005d3a:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d005      	beq.n	8005d50 <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d48:	687a      	ldr	r2, [r7, #4]
 8005d4a:	0010      	movs	r0, r2
 8005d4c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8005d4e:	46c0      	nop			; (mov r8, r8)
 8005d50:	46c0      	nop			; (mov r8, r8)
}
 8005d52:	46bd      	mov	sp, r7
 8005d54:	b004      	add	sp, #16
 8005d56:	bd80      	pop	{r7, pc}
 8005d58:	40020000 	.word	0x40020000

08005d5c <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005d5c:	b580      	push	{r7, lr}
 8005d5e:	b084      	sub	sp, #16
 8005d60:	af00      	add	r7, sp, #0
 8005d62:	60f8      	str	r0, [r7, #12]
 8005d64:	60b9      	str	r1, [r7, #8]
 8005d66:	607a      	str	r2, [r7, #4]
 8005d68:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005d6e:	68fa      	ldr	r2, [r7, #12]
 8005d70:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8005d72:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d004      	beq.n	8005d86 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d80:	68fa      	ldr	r2, [r7, #12]
 8005d82:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8005d84:	605a      	str	r2, [r3, #4]

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8005d86:	4b14      	ldr	r3, [pc, #80]	; (8005dd8 <DMA_SetConfig+0x7c>)
 8005d88:	6859      	ldr	r1, [r3, #4]
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d8e:	221c      	movs	r2, #28
 8005d90:	4013      	ands	r3, r2
 8005d92:	2201      	movs	r2, #1
 8005d94:	409a      	lsls	r2, r3
 8005d96:	4b10      	ldr	r3, [pc, #64]	; (8005dd8 <DMA_SetConfig+0x7c>)
 8005d98:	430a      	orrs	r2, r1
 8005d9a:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	683a      	ldr	r2, [r7, #0]
 8005da2:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	689b      	ldr	r3, [r3, #8]
 8005da8:	2b10      	cmp	r3, #16
 8005daa:	d108      	bne.n	8005dbe <DMA_SetConfig+0x62>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	687a      	ldr	r2, [r7, #4]
 8005db2:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	68ba      	ldr	r2, [r7, #8]
 8005dba:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8005dbc:	e007      	b.n	8005dce <DMA_SetConfig+0x72>
    hdma->Instance->CPAR = SrcAddress;
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	68ba      	ldr	r2, [r7, #8]
 8005dc4:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	687a      	ldr	r2, [r7, #4]
 8005dcc:	60da      	str	r2, [r3, #12]
}
 8005dce:	46c0      	nop			; (mov r8, r8)
 8005dd0:	46bd      	mov	sp, r7
 8005dd2:	b004      	add	sp, #16
 8005dd4:	bd80      	pop	{r7, pc}
 8005dd6:	46c0      	nop			; (mov r8, r8)
 8005dd8:	40020000 	.word	0x40020000

08005ddc <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005ddc:	b580      	push	{r7, lr}
 8005dde:	b084      	sub	sp, #16
 8005de0:	af00      	add	r7, sp, #0
 8005de2:	6078      	str	r0, [r7, #4]
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005de8:	089b      	lsrs	r3, r3, #2
 8005dea:	4a10      	ldr	r2, [pc, #64]	; (8005e2c <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 8005dec:	4694      	mov	ip, r2
 8005dee:	4463      	add	r3, ip
 8005df0:	009b      	lsls	r3, r3, #2
 8005df2:	001a      	movs	r2, r3
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	645a      	str	r2, [r3, #68]	; 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	001a      	movs	r2, r3
 8005dfe:	23ff      	movs	r3, #255	; 0xff
 8005e00:	4013      	ands	r3, r2
 8005e02:	3b08      	subs	r3, #8
 8005e04:	2114      	movs	r1, #20
 8005e06:	0018      	movs	r0, r3
 8005e08:	f7fa f998 	bl	800013c <__udivsi3>
 8005e0c:	0003      	movs	r3, r0
 8005e0e:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	4a07      	ldr	r2, [pc, #28]	; (8005e30 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 8005e14:	649a      	str	r2, [r3, #72]	; 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	221f      	movs	r2, #31
 8005e1a:	4013      	ands	r3, r2
 8005e1c:	2201      	movs	r2, #1
 8005e1e:	409a      	lsls	r2, r3
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	64da      	str	r2, [r3, #76]	; 0x4c
}
 8005e24:	46c0      	nop			; (mov r8, r8)
 8005e26:	46bd      	mov	sp, r7
 8005e28:	b004      	add	sp, #16
 8005e2a:	bd80      	pop	{r7, pc}
 8005e2c:	10008200 	.word	0x10008200
 8005e30:	40020880 	.word	0x40020880

08005e34 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005e34:	b580      	push	{r7, lr}
 8005e36:	b084      	sub	sp, #16
 8005e38:	af00      	add	r7, sp, #0
 8005e3a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	685b      	ldr	r3, [r3, #4]
 8005e40:	223f      	movs	r2, #63	; 0x3f
 8005e42:	4013      	ands	r3, r2
 8005e44:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	4a0a      	ldr	r2, [pc, #40]	; (8005e74 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8005e4a:	4694      	mov	ip, r2
 8005e4c:	4463      	add	r3, ip
 8005e4e:	009b      	lsls	r3, r3, #2
 8005e50:	001a      	movs	r2, r3
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	651a      	str	r2, [r3, #80]	; 0x50

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	4a07      	ldr	r2, [pc, #28]	; (8005e78 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8005e5a:	655a      	str	r2, [r3, #84]	; 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	3b01      	subs	r3, #1
 8005e60:	2203      	movs	r2, #3
 8005e62:	4013      	ands	r3, r2
 8005e64:	2201      	movs	r2, #1
 8005e66:	409a      	lsls	r2, r3
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	659a      	str	r2, [r3, #88]	; 0x58
}
 8005e6c:	46c0      	nop			; (mov r8, r8)
 8005e6e:	46bd      	mov	sp, r7
 8005e70:	b004      	add	sp, #16
 8005e72:	bd80      	pop	{r7, pc}
 8005e74:	1000823f 	.word	0x1000823f
 8005e78:	40020940 	.word	0x40020940

08005e7c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005e7c:	b580      	push	{r7, lr}
 8005e7e:	b086      	sub	sp, #24
 8005e80:	af00      	add	r7, sp, #0
 8005e82:	6078      	str	r0, [r7, #4]
 8005e84:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005e86:	2300      	movs	r3, #0
 8005e88:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005e8a:	e147      	b.n	800611c <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005e8c:	683b      	ldr	r3, [r7, #0]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	2101      	movs	r1, #1
 8005e92:	697a      	ldr	r2, [r7, #20]
 8005e94:	4091      	lsls	r1, r2
 8005e96:	000a      	movs	r2, r1
 8005e98:	4013      	ands	r3, r2
 8005e9a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d100      	bne.n	8005ea4 <HAL_GPIO_Init+0x28>
 8005ea2:	e138      	b.n	8006116 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005ea4:	683b      	ldr	r3, [r7, #0]
 8005ea6:	685b      	ldr	r3, [r3, #4]
 8005ea8:	2203      	movs	r2, #3
 8005eaa:	4013      	ands	r3, r2
 8005eac:	2b01      	cmp	r3, #1
 8005eae:	d005      	beq.n	8005ebc <HAL_GPIO_Init+0x40>
 8005eb0:	683b      	ldr	r3, [r7, #0]
 8005eb2:	685b      	ldr	r3, [r3, #4]
 8005eb4:	2203      	movs	r2, #3
 8005eb6:	4013      	ands	r3, r2
 8005eb8:	2b02      	cmp	r3, #2
 8005eba:	d130      	bne.n	8005f1e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	689b      	ldr	r3, [r3, #8]
 8005ec0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8005ec2:	697b      	ldr	r3, [r7, #20]
 8005ec4:	005b      	lsls	r3, r3, #1
 8005ec6:	2203      	movs	r2, #3
 8005ec8:	409a      	lsls	r2, r3
 8005eca:	0013      	movs	r3, r2
 8005ecc:	43da      	mvns	r2, r3
 8005ece:	693b      	ldr	r3, [r7, #16]
 8005ed0:	4013      	ands	r3, r2
 8005ed2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8005ed4:	683b      	ldr	r3, [r7, #0]
 8005ed6:	68da      	ldr	r2, [r3, #12]
 8005ed8:	697b      	ldr	r3, [r7, #20]
 8005eda:	005b      	lsls	r3, r3, #1
 8005edc:	409a      	lsls	r2, r3
 8005ede:	0013      	movs	r3, r2
 8005ee0:	693a      	ldr	r2, [r7, #16]
 8005ee2:	4313      	orrs	r3, r2
 8005ee4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	693a      	ldr	r2, [r7, #16]
 8005eea:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	685b      	ldr	r3, [r3, #4]
 8005ef0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005ef2:	2201      	movs	r2, #1
 8005ef4:	697b      	ldr	r3, [r7, #20]
 8005ef6:	409a      	lsls	r2, r3
 8005ef8:	0013      	movs	r3, r2
 8005efa:	43da      	mvns	r2, r3
 8005efc:	693b      	ldr	r3, [r7, #16]
 8005efe:	4013      	ands	r3, r2
 8005f00:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005f02:	683b      	ldr	r3, [r7, #0]
 8005f04:	685b      	ldr	r3, [r3, #4]
 8005f06:	091b      	lsrs	r3, r3, #4
 8005f08:	2201      	movs	r2, #1
 8005f0a:	401a      	ands	r2, r3
 8005f0c:	697b      	ldr	r3, [r7, #20]
 8005f0e:	409a      	lsls	r2, r3
 8005f10:	0013      	movs	r3, r2
 8005f12:	693a      	ldr	r2, [r7, #16]
 8005f14:	4313      	orrs	r3, r2
 8005f16:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	693a      	ldr	r2, [r7, #16]
 8005f1c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005f1e:	683b      	ldr	r3, [r7, #0]
 8005f20:	685b      	ldr	r3, [r3, #4]
 8005f22:	2203      	movs	r2, #3
 8005f24:	4013      	ands	r3, r2
 8005f26:	2b03      	cmp	r3, #3
 8005f28:	d017      	beq.n	8005f5a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	68db      	ldr	r3, [r3, #12]
 8005f2e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8005f30:	697b      	ldr	r3, [r7, #20]
 8005f32:	005b      	lsls	r3, r3, #1
 8005f34:	2203      	movs	r2, #3
 8005f36:	409a      	lsls	r2, r3
 8005f38:	0013      	movs	r3, r2
 8005f3a:	43da      	mvns	r2, r3
 8005f3c:	693b      	ldr	r3, [r7, #16]
 8005f3e:	4013      	ands	r3, r2
 8005f40:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8005f42:	683b      	ldr	r3, [r7, #0]
 8005f44:	689a      	ldr	r2, [r3, #8]
 8005f46:	697b      	ldr	r3, [r7, #20]
 8005f48:	005b      	lsls	r3, r3, #1
 8005f4a:	409a      	lsls	r2, r3
 8005f4c:	0013      	movs	r3, r2
 8005f4e:	693a      	ldr	r2, [r7, #16]
 8005f50:	4313      	orrs	r3, r2
 8005f52:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	693a      	ldr	r2, [r7, #16]
 8005f58:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005f5a:	683b      	ldr	r3, [r7, #0]
 8005f5c:	685b      	ldr	r3, [r3, #4]
 8005f5e:	2203      	movs	r2, #3
 8005f60:	4013      	ands	r3, r2
 8005f62:	2b02      	cmp	r3, #2
 8005f64:	d123      	bne.n	8005fae <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8005f66:	697b      	ldr	r3, [r7, #20]
 8005f68:	08da      	lsrs	r2, r3, #3
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	3208      	adds	r2, #8
 8005f6e:	0092      	lsls	r2, r2, #2
 8005f70:	58d3      	ldr	r3, [r2, r3]
 8005f72:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8005f74:	697b      	ldr	r3, [r7, #20]
 8005f76:	2207      	movs	r2, #7
 8005f78:	4013      	ands	r3, r2
 8005f7a:	009b      	lsls	r3, r3, #2
 8005f7c:	220f      	movs	r2, #15
 8005f7e:	409a      	lsls	r2, r3
 8005f80:	0013      	movs	r3, r2
 8005f82:	43da      	mvns	r2, r3
 8005f84:	693b      	ldr	r3, [r7, #16]
 8005f86:	4013      	ands	r3, r2
 8005f88:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8005f8a:	683b      	ldr	r3, [r7, #0]
 8005f8c:	691a      	ldr	r2, [r3, #16]
 8005f8e:	697b      	ldr	r3, [r7, #20]
 8005f90:	2107      	movs	r1, #7
 8005f92:	400b      	ands	r3, r1
 8005f94:	009b      	lsls	r3, r3, #2
 8005f96:	409a      	lsls	r2, r3
 8005f98:	0013      	movs	r3, r2
 8005f9a:	693a      	ldr	r2, [r7, #16]
 8005f9c:	4313      	orrs	r3, r2
 8005f9e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8005fa0:	697b      	ldr	r3, [r7, #20]
 8005fa2:	08da      	lsrs	r2, r3, #3
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	3208      	adds	r2, #8
 8005fa8:	0092      	lsls	r2, r2, #2
 8005faa:	6939      	ldr	r1, [r7, #16]
 8005fac:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8005fb4:	697b      	ldr	r3, [r7, #20]
 8005fb6:	005b      	lsls	r3, r3, #1
 8005fb8:	2203      	movs	r2, #3
 8005fba:	409a      	lsls	r2, r3
 8005fbc:	0013      	movs	r3, r2
 8005fbe:	43da      	mvns	r2, r3
 8005fc0:	693b      	ldr	r3, [r7, #16]
 8005fc2:	4013      	ands	r3, r2
 8005fc4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8005fc6:	683b      	ldr	r3, [r7, #0]
 8005fc8:	685b      	ldr	r3, [r3, #4]
 8005fca:	2203      	movs	r2, #3
 8005fcc:	401a      	ands	r2, r3
 8005fce:	697b      	ldr	r3, [r7, #20]
 8005fd0:	005b      	lsls	r3, r3, #1
 8005fd2:	409a      	lsls	r2, r3
 8005fd4:	0013      	movs	r3, r2
 8005fd6:	693a      	ldr	r2, [r7, #16]
 8005fd8:	4313      	orrs	r3, r2
 8005fda:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	693a      	ldr	r2, [r7, #16]
 8005fe0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005fe2:	683b      	ldr	r3, [r7, #0]
 8005fe4:	685a      	ldr	r2, [r3, #4]
 8005fe6:	23c0      	movs	r3, #192	; 0xc0
 8005fe8:	029b      	lsls	r3, r3, #10
 8005fea:	4013      	ands	r3, r2
 8005fec:	d100      	bne.n	8005ff0 <HAL_GPIO_Init+0x174>
 8005fee:	e092      	b.n	8006116 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8005ff0:	4a50      	ldr	r2, [pc, #320]	; (8006134 <HAL_GPIO_Init+0x2b8>)
 8005ff2:	697b      	ldr	r3, [r7, #20]
 8005ff4:	089b      	lsrs	r3, r3, #2
 8005ff6:	3318      	adds	r3, #24
 8005ff8:	009b      	lsls	r3, r3, #2
 8005ffa:	589b      	ldr	r3, [r3, r2]
 8005ffc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8005ffe:	697b      	ldr	r3, [r7, #20]
 8006000:	2203      	movs	r2, #3
 8006002:	4013      	ands	r3, r2
 8006004:	00db      	lsls	r3, r3, #3
 8006006:	220f      	movs	r2, #15
 8006008:	409a      	lsls	r2, r3
 800600a:	0013      	movs	r3, r2
 800600c:	43da      	mvns	r2, r3
 800600e:	693b      	ldr	r3, [r7, #16]
 8006010:	4013      	ands	r3, r2
 8006012:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8006014:	687a      	ldr	r2, [r7, #4]
 8006016:	23a0      	movs	r3, #160	; 0xa0
 8006018:	05db      	lsls	r3, r3, #23
 800601a:	429a      	cmp	r2, r3
 800601c:	d013      	beq.n	8006046 <HAL_GPIO_Init+0x1ca>
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	4a45      	ldr	r2, [pc, #276]	; (8006138 <HAL_GPIO_Init+0x2bc>)
 8006022:	4293      	cmp	r3, r2
 8006024:	d00d      	beq.n	8006042 <HAL_GPIO_Init+0x1c6>
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	4a44      	ldr	r2, [pc, #272]	; (800613c <HAL_GPIO_Init+0x2c0>)
 800602a:	4293      	cmp	r3, r2
 800602c:	d007      	beq.n	800603e <HAL_GPIO_Init+0x1c2>
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	4a43      	ldr	r2, [pc, #268]	; (8006140 <HAL_GPIO_Init+0x2c4>)
 8006032:	4293      	cmp	r3, r2
 8006034:	d101      	bne.n	800603a <HAL_GPIO_Init+0x1be>
 8006036:	2303      	movs	r3, #3
 8006038:	e006      	b.n	8006048 <HAL_GPIO_Init+0x1cc>
 800603a:	2305      	movs	r3, #5
 800603c:	e004      	b.n	8006048 <HAL_GPIO_Init+0x1cc>
 800603e:	2302      	movs	r3, #2
 8006040:	e002      	b.n	8006048 <HAL_GPIO_Init+0x1cc>
 8006042:	2301      	movs	r3, #1
 8006044:	e000      	b.n	8006048 <HAL_GPIO_Init+0x1cc>
 8006046:	2300      	movs	r3, #0
 8006048:	697a      	ldr	r2, [r7, #20]
 800604a:	2103      	movs	r1, #3
 800604c:	400a      	ands	r2, r1
 800604e:	00d2      	lsls	r2, r2, #3
 8006050:	4093      	lsls	r3, r2
 8006052:	693a      	ldr	r2, [r7, #16]
 8006054:	4313      	orrs	r3, r2
 8006056:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8006058:	4936      	ldr	r1, [pc, #216]	; (8006134 <HAL_GPIO_Init+0x2b8>)
 800605a:	697b      	ldr	r3, [r7, #20]
 800605c:	089b      	lsrs	r3, r3, #2
 800605e:	3318      	adds	r3, #24
 8006060:	009b      	lsls	r3, r3, #2
 8006062:	693a      	ldr	r2, [r7, #16]
 8006064:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006066:	4b33      	ldr	r3, [pc, #204]	; (8006134 <HAL_GPIO_Init+0x2b8>)
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	43da      	mvns	r2, r3
 8006070:	693b      	ldr	r3, [r7, #16]
 8006072:	4013      	ands	r3, r2
 8006074:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8006076:	683b      	ldr	r3, [r7, #0]
 8006078:	685a      	ldr	r2, [r3, #4]
 800607a:	2380      	movs	r3, #128	; 0x80
 800607c:	035b      	lsls	r3, r3, #13
 800607e:	4013      	ands	r3, r2
 8006080:	d003      	beq.n	800608a <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8006082:	693a      	ldr	r2, [r7, #16]
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	4313      	orrs	r3, r2
 8006088:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800608a:	4b2a      	ldr	r3, [pc, #168]	; (8006134 <HAL_GPIO_Init+0x2b8>)
 800608c:	693a      	ldr	r2, [r7, #16]
 800608e:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8006090:	4b28      	ldr	r3, [pc, #160]	; (8006134 <HAL_GPIO_Init+0x2b8>)
 8006092:	685b      	ldr	r3, [r3, #4]
 8006094:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	43da      	mvns	r2, r3
 800609a:	693b      	ldr	r3, [r7, #16]
 800609c:	4013      	ands	r3, r2
 800609e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80060a0:	683b      	ldr	r3, [r7, #0]
 80060a2:	685a      	ldr	r2, [r3, #4]
 80060a4:	2380      	movs	r3, #128	; 0x80
 80060a6:	039b      	lsls	r3, r3, #14
 80060a8:	4013      	ands	r3, r2
 80060aa:	d003      	beq.n	80060b4 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 80060ac:	693a      	ldr	r2, [r7, #16]
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	4313      	orrs	r3, r2
 80060b2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80060b4:	4b1f      	ldr	r3, [pc, #124]	; (8006134 <HAL_GPIO_Init+0x2b8>)
 80060b6:	693a      	ldr	r2, [r7, #16]
 80060b8:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80060ba:	4a1e      	ldr	r2, [pc, #120]	; (8006134 <HAL_GPIO_Init+0x2b8>)
 80060bc:	2384      	movs	r3, #132	; 0x84
 80060be:	58d3      	ldr	r3, [r2, r3]
 80060c0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	43da      	mvns	r2, r3
 80060c6:	693b      	ldr	r3, [r7, #16]
 80060c8:	4013      	ands	r3, r2
 80060ca:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80060cc:	683b      	ldr	r3, [r7, #0]
 80060ce:	685a      	ldr	r2, [r3, #4]
 80060d0:	2380      	movs	r3, #128	; 0x80
 80060d2:	029b      	lsls	r3, r3, #10
 80060d4:	4013      	ands	r3, r2
 80060d6:	d003      	beq.n	80060e0 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80060d8:	693a      	ldr	r2, [r7, #16]
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	4313      	orrs	r3, r2
 80060de:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80060e0:	4914      	ldr	r1, [pc, #80]	; (8006134 <HAL_GPIO_Init+0x2b8>)
 80060e2:	2284      	movs	r2, #132	; 0x84
 80060e4:	693b      	ldr	r3, [r7, #16]
 80060e6:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 80060e8:	4a12      	ldr	r2, [pc, #72]	; (8006134 <HAL_GPIO_Init+0x2b8>)
 80060ea:	2380      	movs	r3, #128	; 0x80
 80060ec:	58d3      	ldr	r3, [r2, r3]
 80060ee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	43da      	mvns	r2, r3
 80060f4:	693b      	ldr	r3, [r7, #16]
 80060f6:	4013      	ands	r3, r2
 80060f8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80060fa:	683b      	ldr	r3, [r7, #0]
 80060fc:	685a      	ldr	r2, [r3, #4]
 80060fe:	2380      	movs	r3, #128	; 0x80
 8006100:	025b      	lsls	r3, r3, #9
 8006102:	4013      	ands	r3, r2
 8006104:	d003      	beq.n	800610e <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8006106:	693a      	ldr	r2, [r7, #16]
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	4313      	orrs	r3, r2
 800610c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800610e:	4909      	ldr	r1, [pc, #36]	; (8006134 <HAL_GPIO_Init+0x2b8>)
 8006110:	2280      	movs	r2, #128	; 0x80
 8006112:	693b      	ldr	r3, [r7, #16]
 8006114:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8006116:	697b      	ldr	r3, [r7, #20]
 8006118:	3301      	adds	r3, #1
 800611a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800611c:	683b      	ldr	r3, [r7, #0]
 800611e:	681a      	ldr	r2, [r3, #0]
 8006120:	697b      	ldr	r3, [r7, #20]
 8006122:	40da      	lsrs	r2, r3
 8006124:	1e13      	subs	r3, r2, #0
 8006126:	d000      	beq.n	800612a <HAL_GPIO_Init+0x2ae>
 8006128:	e6b0      	b.n	8005e8c <HAL_GPIO_Init+0x10>
  }
}
 800612a:	46c0      	nop			; (mov r8, r8)
 800612c:	46c0      	nop			; (mov r8, r8)
 800612e:	46bd      	mov	sp, r7
 8006130:	b006      	add	sp, #24
 8006132:	bd80      	pop	{r7, pc}
 8006134:	40021800 	.word	0x40021800
 8006138:	50000400 	.word	0x50000400
 800613c:	50000800 	.word	0x50000800
 8006140:	50000c00 	.word	0x50000c00

08006144 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006144:	b580      	push	{r7, lr}
 8006146:	b082      	sub	sp, #8
 8006148:	af00      	add	r7, sp, #0
 800614a:	6078      	str	r0, [r7, #4]
 800614c:	0008      	movs	r0, r1
 800614e:	0011      	movs	r1, r2
 8006150:	1cbb      	adds	r3, r7, #2
 8006152:	1c02      	adds	r2, r0, #0
 8006154:	801a      	strh	r2, [r3, #0]
 8006156:	1c7b      	adds	r3, r7, #1
 8006158:	1c0a      	adds	r2, r1, #0
 800615a:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800615c:	1c7b      	adds	r3, r7, #1
 800615e:	781b      	ldrb	r3, [r3, #0]
 8006160:	2b00      	cmp	r3, #0
 8006162:	d004      	beq.n	800616e <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006164:	1cbb      	adds	r3, r7, #2
 8006166:	881a      	ldrh	r2, [r3, #0]
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800616c:	e003      	b.n	8006176 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800616e:	1cbb      	adds	r3, r7, #2
 8006170:	881a      	ldrh	r2, [r3, #0]
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	629a      	str	r2, [r3, #40]	; 0x28
}
 8006176:	46c0      	nop			; (mov r8, r8)
 8006178:	46bd      	mov	sp, r7
 800617a:	b002      	add	sp, #8
 800617c:	bd80      	pop	{r7, pc}
	...

08006180 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006180:	b580      	push	{r7, lr}
 8006182:	b082      	sub	sp, #8
 8006184:	af00      	add	r7, sp, #0
 8006186:	0002      	movs	r2, r0
 8006188:	1dbb      	adds	r3, r7, #6
 800618a:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 800618c:	4b10      	ldr	r3, [pc, #64]	; (80061d0 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 800618e:	68db      	ldr	r3, [r3, #12]
 8006190:	1dba      	adds	r2, r7, #6
 8006192:	8812      	ldrh	r2, [r2, #0]
 8006194:	4013      	ands	r3, r2
 8006196:	d008      	beq.n	80061aa <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8006198:	4b0d      	ldr	r3, [pc, #52]	; (80061d0 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 800619a:	1dba      	adds	r2, r7, #6
 800619c:	8812      	ldrh	r2, [r2, #0]
 800619e:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 80061a0:	1dbb      	adds	r3, r7, #6
 80061a2:	881b      	ldrh	r3, [r3, #0]
 80061a4:	0018      	movs	r0, r3
 80061a6:	f000 f815 	bl	80061d4 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 80061aa:	4b09      	ldr	r3, [pc, #36]	; (80061d0 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80061ac:	691b      	ldr	r3, [r3, #16]
 80061ae:	1dba      	adds	r2, r7, #6
 80061b0:	8812      	ldrh	r2, [r2, #0]
 80061b2:	4013      	ands	r3, r2
 80061b4:	d008      	beq.n	80061c8 <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 80061b6:	4b06      	ldr	r3, [pc, #24]	; (80061d0 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80061b8:	1dba      	adds	r2, r7, #6
 80061ba:	8812      	ldrh	r2, [r2, #0]
 80061bc:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 80061be:	1dbb      	adds	r3, r7, #6
 80061c0:	881b      	ldrh	r3, [r3, #0]
 80061c2:	0018      	movs	r0, r3
 80061c4:	f000 f810 	bl	80061e8 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 80061c8:	46c0      	nop			; (mov r8, r8)
 80061ca:	46bd      	mov	sp, r7
 80061cc:	b002      	add	sp, #8
 80061ce:	bd80      	pop	{r7, pc}
 80061d0:	40021800 	.word	0x40021800

080061d4 <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 80061d4:	b580      	push	{r7, lr}
 80061d6:	b082      	sub	sp, #8
 80061d8:	af00      	add	r7, sp, #0
 80061da:	0002      	movs	r2, r0
 80061dc:	1dbb      	adds	r3, r7, #6
 80061de:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 80061e0:	46c0      	nop			; (mov r8, r8)
 80061e2:	46bd      	mov	sp, r7
 80061e4:	b002      	add	sp, #8
 80061e6:	bd80      	pop	{r7, pc}

080061e8 <HAL_GPIO_EXTI_Falling_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 80061e8:	b580      	push	{r7, lr}
 80061ea:	b082      	sub	sp, #8
 80061ec:	af00      	add	r7, sp, #0
 80061ee:	0002      	movs	r2, r0
 80061f0:	1dbb      	adds	r3, r7, #6
 80061f2:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Falling_Callback could be implemented in the user file
   */
}
 80061f4:	46c0      	nop			; (mov r8, r8)
 80061f6:	46bd      	mov	sp, r7
 80061f8:	b002      	add	sp, #8
 80061fa:	bd80      	pop	{r7, pc}

080061fc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80061fc:	b580      	push	{r7, lr}
 80061fe:	b082      	sub	sp, #8
 8006200:	af00      	add	r7, sp, #0
 8006202:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	2b00      	cmp	r3, #0
 8006208:	d101      	bne.n	800620e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800620a:	2301      	movs	r3, #1
 800620c:	e082      	b.n	8006314 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	2241      	movs	r2, #65	; 0x41
 8006212:	5c9b      	ldrb	r3, [r3, r2]
 8006214:	b2db      	uxtb	r3, r3
 8006216:	2b00      	cmp	r3, #0
 8006218:	d107      	bne.n	800622a <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	2240      	movs	r2, #64	; 0x40
 800621e:	2100      	movs	r1, #0
 8006220:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	0018      	movs	r0, r3
 8006226:	f7fe f997 	bl	8004558 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	2241      	movs	r2, #65	; 0x41
 800622e:	2124      	movs	r1, #36	; 0x24
 8006230:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	681a      	ldr	r2, [r3, #0]
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	2101      	movs	r1, #1
 800623e:	438a      	bics	r2, r1
 8006240:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	685a      	ldr	r2, [r3, #4]
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	4934      	ldr	r1, [pc, #208]	; (800631c <HAL_I2C_Init+0x120>)
 800624c:	400a      	ands	r2, r1
 800624e:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	689a      	ldr	r2, [r3, #8]
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	4931      	ldr	r1, [pc, #196]	; (8006320 <HAL_I2C_Init+0x124>)
 800625c:	400a      	ands	r2, r1
 800625e:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	68db      	ldr	r3, [r3, #12]
 8006264:	2b01      	cmp	r3, #1
 8006266:	d108      	bne.n	800627a <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	689a      	ldr	r2, [r3, #8]
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	2180      	movs	r1, #128	; 0x80
 8006272:	0209      	lsls	r1, r1, #8
 8006274:	430a      	orrs	r2, r1
 8006276:	609a      	str	r2, [r3, #8]
 8006278:	e007      	b.n	800628a <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	689a      	ldr	r2, [r3, #8]
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	2184      	movs	r1, #132	; 0x84
 8006284:	0209      	lsls	r1, r1, #8
 8006286:	430a      	orrs	r2, r1
 8006288:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	68db      	ldr	r3, [r3, #12]
 800628e:	2b02      	cmp	r3, #2
 8006290:	d104      	bne.n	800629c <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	2280      	movs	r2, #128	; 0x80
 8006298:	0112      	lsls	r2, r2, #4
 800629a:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	685a      	ldr	r2, [r3, #4]
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	491f      	ldr	r1, [pc, #124]	; (8006324 <HAL_I2C_Init+0x128>)
 80062a8:	430a      	orrs	r2, r1
 80062aa:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	68da      	ldr	r2, [r3, #12]
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	491a      	ldr	r1, [pc, #104]	; (8006320 <HAL_I2C_Init+0x124>)
 80062b8:	400a      	ands	r2, r1
 80062ba:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	691a      	ldr	r2, [r3, #16]
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	695b      	ldr	r3, [r3, #20]
 80062c4:	431a      	orrs	r2, r3
 80062c6:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	699b      	ldr	r3, [r3, #24]
 80062cc:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	430a      	orrs	r2, r1
 80062d4:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	69d9      	ldr	r1, [r3, #28]
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	6a1a      	ldr	r2, [r3, #32]
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	430a      	orrs	r2, r1
 80062e4:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	681a      	ldr	r2, [r3, #0]
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	2101      	movs	r1, #1
 80062f2:	430a      	orrs	r2, r1
 80062f4:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	2200      	movs	r2, #0
 80062fa:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	2241      	movs	r2, #65	; 0x41
 8006300:	2120      	movs	r1, #32
 8006302:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	2200      	movs	r2, #0
 8006308:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	2242      	movs	r2, #66	; 0x42
 800630e:	2100      	movs	r1, #0
 8006310:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006312:	2300      	movs	r3, #0
}
 8006314:	0018      	movs	r0, r3
 8006316:	46bd      	mov	sp, r7
 8006318:	b002      	add	sp, #8
 800631a:	bd80      	pop	{r7, pc}
 800631c:	f0ffffff 	.word	0xf0ffffff
 8006320:	ffff7fff 	.word	0xffff7fff
 8006324:	02008000 	.word	0x02008000

08006328 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006328:	b580      	push	{r7, lr}
 800632a:	b082      	sub	sp, #8
 800632c:	af00      	add	r7, sp, #0
 800632e:	6078      	str	r0, [r7, #4]
 8006330:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	2241      	movs	r2, #65	; 0x41
 8006336:	5c9b      	ldrb	r3, [r3, r2]
 8006338:	b2db      	uxtb	r3, r3
 800633a:	2b20      	cmp	r3, #32
 800633c:	d138      	bne.n	80063b0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	2240      	movs	r2, #64	; 0x40
 8006342:	5c9b      	ldrb	r3, [r3, r2]
 8006344:	2b01      	cmp	r3, #1
 8006346:	d101      	bne.n	800634c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8006348:	2302      	movs	r3, #2
 800634a:	e032      	b.n	80063b2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	2240      	movs	r2, #64	; 0x40
 8006350:	2101      	movs	r1, #1
 8006352:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	2241      	movs	r2, #65	; 0x41
 8006358:	2124      	movs	r1, #36	; 0x24
 800635a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	681a      	ldr	r2, [r3, #0]
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	2101      	movs	r1, #1
 8006368:	438a      	bics	r2, r1
 800636a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	681a      	ldr	r2, [r3, #0]
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	4911      	ldr	r1, [pc, #68]	; (80063bc <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8006378:	400a      	ands	r2, r1
 800637a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	6819      	ldr	r1, [r3, #0]
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	683a      	ldr	r2, [r7, #0]
 8006388:	430a      	orrs	r2, r1
 800638a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	681a      	ldr	r2, [r3, #0]
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	2101      	movs	r1, #1
 8006398:	430a      	orrs	r2, r1
 800639a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	2241      	movs	r2, #65	; 0x41
 80063a0:	2120      	movs	r1, #32
 80063a2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	2240      	movs	r2, #64	; 0x40
 80063a8:	2100      	movs	r1, #0
 80063aa:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80063ac:	2300      	movs	r3, #0
 80063ae:	e000      	b.n	80063b2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80063b0:	2302      	movs	r3, #2
  }
}
 80063b2:	0018      	movs	r0, r3
 80063b4:	46bd      	mov	sp, r7
 80063b6:	b002      	add	sp, #8
 80063b8:	bd80      	pop	{r7, pc}
 80063ba:	46c0      	nop			; (mov r8, r8)
 80063bc:	ffffefff 	.word	0xffffefff

080063c0 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80063c0:	b580      	push	{r7, lr}
 80063c2:	b084      	sub	sp, #16
 80063c4:	af00      	add	r7, sp, #0
 80063c6:	6078      	str	r0, [r7, #4]
 80063c8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	2241      	movs	r2, #65	; 0x41
 80063ce:	5c9b      	ldrb	r3, [r3, r2]
 80063d0:	b2db      	uxtb	r3, r3
 80063d2:	2b20      	cmp	r3, #32
 80063d4:	d139      	bne.n	800644a <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	2240      	movs	r2, #64	; 0x40
 80063da:	5c9b      	ldrb	r3, [r3, r2]
 80063dc:	2b01      	cmp	r3, #1
 80063de:	d101      	bne.n	80063e4 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80063e0:	2302      	movs	r3, #2
 80063e2:	e033      	b.n	800644c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	2240      	movs	r2, #64	; 0x40
 80063e8:	2101      	movs	r1, #1
 80063ea:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	2241      	movs	r2, #65	; 0x41
 80063f0:	2124      	movs	r1, #36	; 0x24
 80063f2:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	681a      	ldr	r2, [r3, #0]
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	2101      	movs	r1, #1
 8006400:	438a      	bics	r2, r1
 8006402:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	4a11      	ldr	r2, [pc, #68]	; (8006454 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8006410:	4013      	ands	r3, r2
 8006412:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8006414:	683b      	ldr	r3, [r7, #0]
 8006416:	021b      	lsls	r3, r3, #8
 8006418:	68fa      	ldr	r2, [r7, #12]
 800641a:	4313      	orrs	r3, r2
 800641c:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	68fa      	ldr	r2, [r7, #12]
 8006424:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	681a      	ldr	r2, [r3, #0]
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	2101      	movs	r1, #1
 8006432:	430a      	orrs	r2, r1
 8006434:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	2241      	movs	r2, #65	; 0x41
 800643a:	2120      	movs	r1, #32
 800643c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	2240      	movs	r2, #64	; 0x40
 8006442:	2100      	movs	r1, #0
 8006444:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8006446:	2300      	movs	r3, #0
 8006448:	e000      	b.n	800644c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800644a:	2302      	movs	r3, #2
  }
}
 800644c:	0018      	movs	r0, r3
 800644e:	46bd      	mov	sp, r7
 8006450:	b004      	add	sp, #16
 8006452:	bd80      	pop	{r7, pc}
 8006454:	fffff0ff 	.word	0xfffff0ff

08006458 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8006458:	b580      	push	{r7, lr}
 800645a:	b084      	sub	sp, #16
 800645c:	af00      	add	r7, sp, #0
 800645e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8006460:	4b19      	ldr	r3, [pc, #100]	; (80064c8 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	4a19      	ldr	r2, [pc, #100]	; (80064cc <HAL_PWREx_ControlVoltageScaling+0x74>)
 8006466:	4013      	ands	r3, r2
 8006468:	0019      	movs	r1, r3
 800646a:	4b17      	ldr	r3, [pc, #92]	; (80064c8 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800646c:	687a      	ldr	r2, [r7, #4]
 800646e:	430a      	orrs	r2, r1
 8006470:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006472:	687a      	ldr	r2, [r7, #4]
 8006474:	2380      	movs	r3, #128	; 0x80
 8006476:	009b      	lsls	r3, r3, #2
 8006478:	429a      	cmp	r2, r3
 800647a:	d11f      	bne.n	80064bc <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 800647c:	4b14      	ldr	r3, [pc, #80]	; (80064d0 <HAL_PWREx_ControlVoltageScaling+0x78>)
 800647e:	681a      	ldr	r2, [r3, #0]
 8006480:	0013      	movs	r3, r2
 8006482:	005b      	lsls	r3, r3, #1
 8006484:	189b      	adds	r3, r3, r2
 8006486:	005b      	lsls	r3, r3, #1
 8006488:	4912      	ldr	r1, [pc, #72]	; (80064d4 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 800648a:	0018      	movs	r0, r3
 800648c:	f7f9 fe56 	bl	800013c <__udivsi3>
 8006490:	0003      	movs	r3, r0
 8006492:	3301      	adds	r3, #1
 8006494:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006496:	e008      	b.n	80064aa <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	2b00      	cmp	r3, #0
 800649c:	d003      	beq.n	80064a6 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	3b01      	subs	r3, #1
 80064a2:	60fb      	str	r3, [r7, #12]
 80064a4:	e001      	b.n	80064aa <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 80064a6:	2303      	movs	r3, #3
 80064a8:	e009      	b.n	80064be <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80064aa:	4b07      	ldr	r3, [pc, #28]	; (80064c8 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80064ac:	695a      	ldr	r2, [r3, #20]
 80064ae:	2380      	movs	r3, #128	; 0x80
 80064b0:	00db      	lsls	r3, r3, #3
 80064b2:	401a      	ands	r2, r3
 80064b4:	2380      	movs	r3, #128	; 0x80
 80064b6:	00db      	lsls	r3, r3, #3
 80064b8:	429a      	cmp	r2, r3
 80064ba:	d0ed      	beq.n	8006498 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 80064bc:	2300      	movs	r3, #0
}
 80064be:	0018      	movs	r0, r3
 80064c0:	46bd      	mov	sp, r7
 80064c2:	b004      	add	sp, #16
 80064c4:	bd80      	pop	{r7, pc}
 80064c6:	46c0      	nop			; (mov r8, r8)
 80064c8:	40007000 	.word	0x40007000
 80064cc:	fffff9ff 	.word	0xfffff9ff
 80064d0:	20000000 	.word	0x20000000
 80064d4:	000f4240 	.word	0x000f4240

080064d8 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80064d8:	b580      	push	{r7, lr}
 80064da:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 80064dc:	4b03      	ldr	r3, [pc, #12]	; (80064ec <LL_RCC_GetAPB1Prescaler+0x14>)
 80064de:	689a      	ldr	r2, [r3, #8]
 80064e0:	23e0      	movs	r3, #224	; 0xe0
 80064e2:	01db      	lsls	r3, r3, #7
 80064e4:	4013      	ands	r3, r2
}
 80064e6:	0018      	movs	r0, r3
 80064e8:	46bd      	mov	sp, r7
 80064ea:	bd80      	pop	{r7, pc}
 80064ec:	40021000 	.word	0x40021000

080064f0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80064f0:	b580      	push	{r7, lr}
 80064f2:	b088      	sub	sp, #32
 80064f4:	af00      	add	r7, sp, #0
 80064f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d101      	bne.n	8006502 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80064fe:	2301      	movs	r3, #1
 8006500:	e2fe      	b.n	8006b00 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	2201      	movs	r2, #1
 8006508:	4013      	ands	r3, r2
 800650a:	d100      	bne.n	800650e <HAL_RCC_OscConfig+0x1e>
 800650c:	e07c      	b.n	8006608 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800650e:	4bc3      	ldr	r3, [pc, #780]	; (800681c <HAL_RCC_OscConfig+0x32c>)
 8006510:	689b      	ldr	r3, [r3, #8]
 8006512:	2238      	movs	r2, #56	; 0x38
 8006514:	4013      	ands	r3, r2
 8006516:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006518:	4bc0      	ldr	r3, [pc, #768]	; (800681c <HAL_RCC_OscConfig+0x32c>)
 800651a:	68db      	ldr	r3, [r3, #12]
 800651c:	2203      	movs	r2, #3
 800651e:	4013      	ands	r3, r2
 8006520:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8006522:	69bb      	ldr	r3, [r7, #24]
 8006524:	2b10      	cmp	r3, #16
 8006526:	d102      	bne.n	800652e <HAL_RCC_OscConfig+0x3e>
 8006528:	697b      	ldr	r3, [r7, #20]
 800652a:	2b03      	cmp	r3, #3
 800652c:	d002      	beq.n	8006534 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 800652e:	69bb      	ldr	r3, [r7, #24]
 8006530:	2b08      	cmp	r3, #8
 8006532:	d10b      	bne.n	800654c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006534:	4bb9      	ldr	r3, [pc, #740]	; (800681c <HAL_RCC_OscConfig+0x32c>)
 8006536:	681a      	ldr	r2, [r3, #0]
 8006538:	2380      	movs	r3, #128	; 0x80
 800653a:	029b      	lsls	r3, r3, #10
 800653c:	4013      	ands	r3, r2
 800653e:	d062      	beq.n	8006606 <HAL_RCC_OscConfig+0x116>
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	685b      	ldr	r3, [r3, #4]
 8006544:	2b00      	cmp	r3, #0
 8006546:	d15e      	bne.n	8006606 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8006548:	2301      	movs	r3, #1
 800654a:	e2d9      	b.n	8006b00 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	685a      	ldr	r2, [r3, #4]
 8006550:	2380      	movs	r3, #128	; 0x80
 8006552:	025b      	lsls	r3, r3, #9
 8006554:	429a      	cmp	r2, r3
 8006556:	d107      	bne.n	8006568 <HAL_RCC_OscConfig+0x78>
 8006558:	4bb0      	ldr	r3, [pc, #704]	; (800681c <HAL_RCC_OscConfig+0x32c>)
 800655a:	681a      	ldr	r2, [r3, #0]
 800655c:	4baf      	ldr	r3, [pc, #700]	; (800681c <HAL_RCC_OscConfig+0x32c>)
 800655e:	2180      	movs	r1, #128	; 0x80
 8006560:	0249      	lsls	r1, r1, #9
 8006562:	430a      	orrs	r2, r1
 8006564:	601a      	str	r2, [r3, #0]
 8006566:	e020      	b.n	80065aa <HAL_RCC_OscConfig+0xba>
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	685a      	ldr	r2, [r3, #4]
 800656c:	23a0      	movs	r3, #160	; 0xa0
 800656e:	02db      	lsls	r3, r3, #11
 8006570:	429a      	cmp	r2, r3
 8006572:	d10e      	bne.n	8006592 <HAL_RCC_OscConfig+0xa2>
 8006574:	4ba9      	ldr	r3, [pc, #676]	; (800681c <HAL_RCC_OscConfig+0x32c>)
 8006576:	681a      	ldr	r2, [r3, #0]
 8006578:	4ba8      	ldr	r3, [pc, #672]	; (800681c <HAL_RCC_OscConfig+0x32c>)
 800657a:	2180      	movs	r1, #128	; 0x80
 800657c:	02c9      	lsls	r1, r1, #11
 800657e:	430a      	orrs	r2, r1
 8006580:	601a      	str	r2, [r3, #0]
 8006582:	4ba6      	ldr	r3, [pc, #664]	; (800681c <HAL_RCC_OscConfig+0x32c>)
 8006584:	681a      	ldr	r2, [r3, #0]
 8006586:	4ba5      	ldr	r3, [pc, #660]	; (800681c <HAL_RCC_OscConfig+0x32c>)
 8006588:	2180      	movs	r1, #128	; 0x80
 800658a:	0249      	lsls	r1, r1, #9
 800658c:	430a      	orrs	r2, r1
 800658e:	601a      	str	r2, [r3, #0]
 8006590:	e00b      	b.n	80065aa <HAL_RCC_OscConfig+0xba>
 8006592:	4ba2      	ldr	r3, [pc, #648]	; (800681c <HAL_RCC_OscConfig+0x32c>)
 8006594:	681a      	ldr	r2, [r3, #0]
 8006596:	4ba1      	ldr	r3, [pc, #644]	; (800681c <HAL_RCC_OscConfig+0x32c>)
 8006598:	49a1      	ldr	r1, [pc, #644]	; (8006820 <HAL_RCC_OscConfig+0x330>)
 800659a:	400a      	ands	r2, r1
 800659c:	601a      	str	r2, [r3, #0]
 800659e:	4b9f      	ldr	r3, [pc, #636]	; (800681c <HAL_RCC_OscConfig+0x32c>)
 80065a0:	681a      	ldr	r2, [r3, #0]
 80065a2:	4b9e      	ldr	r3, [pc, #632]	; (800681c <HAL_RCC_OscConfig+0x32c>)
 80065a4:	499f      	ldr	r1, [pc, #636]	; (8006824 <HAL_RCC_OscConfig+0x334>)
 80065a6:	400a      	ands	r2, r1
 80065a8:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	685b      	ldr	r3, [r3, #4]
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d014      	beq.n	80065dc <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80065b2:	f7fe fa8b 	bl	8004acc <HAL_GetTick>
 80065b6:	0003      	movs	r3, r0
 80065b8:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80065ba:	e008      	b.n	80065ce <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80065bc:	f7fe fa86 	bl	8004acc <HAL_GetTick>
 80065c0:	0002      	movs	r2, r0
 80065c2:	693b      	ldr	r3, [r7, #16]
 80065c4:	1ad3      	subs	r3, r2, r3
 80065c6:	2b64      	cmp	r3, #100	; 0x64
 80065c8:	d901      	bls.n	80065ce <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 80065ca:	2303      	movs	r3, #3
 80065cc:	e298      	b.n	8006b00 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80065ce:	4b93      	ldr	r3, [pc, #588]	; (800681c <HAL_RCC_OscConfig+0x32c>)
 80065d0:	681a      	ldr	r2, [r3, #0]
 80065d2:	2380      	movs	r3, #128	; 0x80
 80065d4:	029b      	lsls	r3, r3, #10
 80065d6:	4013      	ands	r3, r2
 80065d8:	d0f0      	beq.n	80065bc <HAL_RCC_OscConfig+0xcc>
 80065da:	e015      	b.n	8006608 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80065dc:	f7fe fa76 	bl	8004acc <HAL_GetTick>
 80065e0:	0003      	movs	r3, r0
 80065e2:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80065e4:	e008      	b.n	80065f8 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80065e6:	f7fe fa71 	bl	8004acc <HAL_GetTick>
 80065ea:	0002      	movs	r2, r0
 80065ec:	693b      	ldr	r3, [r7, #16]
 80065ee:	1ad3      	subs	r3, r2, r3
 80065f0:	2b64      	cmp	r3, #100	; 0x64
 80065f2:	d901      	bls.n	80065f8 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 80065f4:	2303      	movs	r3, #3
 80065f6:	e283      	b.n	8006b00 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80065f8:	4b88      	ldr	r3, [pc, #544]	; (800681c <HAL_RCC_OscConfig+0x32c>)
 80065fa:	681a      	ldr	r2, [r3, #0]
 80065fc:	2380      	movs	r3, #128	; 0x80
 80065fe:	029b      	lsls	r3, r3, #10
 8006600:	4013      	ands	r3, r2
 8006602:	d1f0      	bne.n	80065e6 <HAL_RCC_OscConfig+0xf6>
 8006604:	e000      	b.n	8006608 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006606:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	2202      	movs	r2, #2
 800660e:	4013      	ands	r3, r2
 8006610:	d100      	bne.n	8006614 <HAL_RCC_OscConfig+0x124>
 8006612:	e099      	b.n	8006748 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006614:	4b81      	ldr	r3, [pc, #516]	; (800681c <HAL_RCC_OscConfig+0x32c>)
 8006616:	689b      	ldr	r3, [r3, #8]
 8006618:	2238      	movs	r2, #56	; 0x38
 800661a:	4013      	ands	r3, r2
 800661c:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800661e:	4b7f      	ldr	r3, [pc, #508]	; (800681c <HAL_RCC_OscConfig+0x32c>)
 8006620:	68db      	ldr	r3, [r3, #12]
 8006622:	2203      	movs	r2, #3
 8006624:	4013      	ands	r3, r2
 8006626:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8006628:	69bb      	ldr	r3, [r7, #24]
 800662a:	2b10      	cmp	r3, #16
 800662c:	d102      	bne.n	8006634 <HAL_RCC_OscConfig+0x144>
 800662e:	697b      	ldr	r3, [r7, #20]
 8006630:	2b02      	cmp	r3, #2
 8006632:	d002      	beq.n	800663a <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8006634:	69bb      	ldr	r3, [r7, #24]
 8006636:	2b00      	cmp	r3, #0
 8006638:	d135      	bne.n	80066a6 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800663a:	4b78      	ldr	r3, [pc, #480]	; (800681c <HAL_RCC_OscConfig+0x32c>)
 800663c:	681a      	ldr	r2, [r3, #0]
 800663e:	2380      	movs	r3, #128	; 0x80
 8006640:	00db      	lsls	r3, r3, #3
 8006642:	4013      	ands	r3, r2
 8006644:	d005      	beq.n	8006652 <HAL_RCC_OscConfig+0x162>
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	68db      	ldr	r3, [r3, #12]
 800664a:	2b00      	cmp	r3, #0
 800664c:	d101      	bne.n	8006652 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 800664e:	2301      	movs	r3, #1
 8006650:	e256      	b.n	8006b00 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006652:	4b72      	ldr	r3, [pc, #456]	; (800681c <HAL_RCC_OscConfig+0x32c>)
 8006654:	685b      	ldr	r3, [r3, #4]
 8006656:	4a74      	ldr	r2, [pc, #464]	; (8006828 <HAL_RCC_OscConfig+0x338>)
 8006658:	4013      	ands	r3, r2
 800665a:	0019      	movs	r1, r3
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	695b      	ldr	r3, [r3, #20]
 8006660:	021a      	lsls	r2, r3, #8
 8006662:	4b6e      	ldr	r3, [pc, #440]	; (800681c <HAL_RCC_OscConfig+0x32c>)
 8006664:	430a      	orrs	r2, r1
 8006666:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006668:	69bb      	ldr	r3, [r7, #24]
 800666a:	2b00      	cmp	r3, #0
 800666c:	d112      	bne.n	8006694 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800666e:	4b6b      	ldr	r3, [pc, #428]	; (800681c <HAL_RCC_OscConfig+0x32c>)
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	4a6e      	ldr	r2, [pc, #440]	; (800682c <HAL_RCC_OscConfig+0x33c>)
 8006674:	4013      	ands	r3, r2
 8006676:	0019      	movs	r1, r3
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	691a      	ldr	r2, [r3, #16]
 800667c:	4b67      	ldr	r3, [pc, #412]	; (800681c <HAL_RCC_OscConfig+0x32c>)
 800667e:	430a      	orrs	r2, r1
 8006680:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8006682:	4b66      	ldr	r3, [pc, #408]	; (800681c <HAL_RCC_OscConfig+0x32c>)
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	0adb      	lsrs	r3, r3, #11
 8006688:	2207      	movs	r2, #7
 800668a:	4013      	ands	r3, r2
 800668c:	4a68      	ldr	r2, [pc, #416]	; (8006830 <HAL_RCC_OscConfig+0x340>)
 800668e:	40da      	lsrs	r2, r3
 8006690:	4b68      	ldr	r3, [pc, #416]	; (8006834 <HAL_RCC_OscConfig+0x344>)
 8006692:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8006694:	4b68      	ldr	r3, [pc, #416]	; (8006838 <HAL_RCC_OscConfig+0x348>)
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	0018      	movs	r0, r3
 800669a:	f7fe f9bb 	bl	8004a14 <HAL_InitTick>
 800669e:	1e03      	subs	r3, r0, #0
 80066a0:	d051      	beq.n	8006746 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 80066a2:	2301      	movs	r3, #1
 80066a4:	e22c      	b.n	8006b00 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	68db      	ldr	r3, [r3, #12]
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d030      	beq.n	8006710 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80066ae:	4b5b      	ldr	r3, [pc, #364]	; (800681c <HAL_RCC_OscConfig+0x32c>)
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	4a5e      	ldr	r2, [pc, #376]	; (800682c <HAL_RCC_OscConfig+0x33c>)
 80066b4:	4013      	ands	r3, r2
 80066b6:	0019      	movs	r1, r3
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	691a      	ldr	r2, [r3, #16]
 80066bc:	4b57      	ldr	r3, [pc, #348]	; (800681c <HAL_RCC_OscConfig+0x32c>)
 80066be:	430a      	orrs	r2, r1
 80066c0:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 80066c2:	4b56      	ldr	r3, [pc, #344]	; (800681c <HAL_RCC_OscConfig+0x32c>)
 80066c4:	681a      	ldr	r2, [r3, #0]
 80066c6:	4b55      	ldr	r3, [pc, #340]	; (800681c <HAL_RCC_OscConfig+0x32c>)
 80066c8:	2180      	movs	r1, #128	; 0x80
 80066ca:	0049      	lsls	r1, r1, #1
 80066cc:	430a      	orrs	r2, r1
 80066ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80066d0:	f7fe f9fc 	bl	8004acc <HAL_GetTick>
 80066d4:	0003      	movs	r3, r0
 80066d6:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80066d8:	e008      	b.n	80066ec <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80066da:	f7fe f9f7 	bl	8004acc <HAL_GetTick>
 80066de:	0002      	movs	r2, r0
 80066e0:	693b      	ldr	r3, [r7, #16]
 80066e2:	1ad3      	subs	r3, r2, r3
 80066e4:	2b02      	cmp	r3, #2
 80066e6:	d901      	bls.n	80066ec <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80066e8:	2303      	movs	r3, #3
 80066ea:	e209      	b.n	8006b00 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80066ec:	4b4b      	ldr	r3, [pc, #300]	; (800681c <HAL_RCC_OscConfig+0x32c>)
 80066ee:	681a      	ldr	r2, [r3, #0]
 80066f0:	2380      	movs	r3, #128	; 0x80
 80066f2:	00db      	lsls	r3, r3, #3
 80066f4:	4013      	ands	r3, r2
 80066f6:	d0f0      	beq.n	80066da <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80066f8:	4b48      	ldr	r3, [pc, #288]	; (800681c <HAL_RCC_OscConfig+0x32c>)
 80066fa:	685b      	ldr	r3, [r3, #4]
 80066fc:	4a4a      	ldr	r2, [pc, #296]	; (8006828 <HAL_RCC_OscConfig+0x338>)
 80066fe:	4013      	ands	r3, r2
 8006700:	0019      	movs	r1, r3
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	695b      	ldr	r3, [r3, #20]
 8006706:	021a      	lsls	r2, r3, #8
 8006708:	4b44      	ldr	r3, [pc, #272]	; (800681c <HAL_RCC_OscConfig+0x32c>)
 800670a:	430a      	orrs	r2, r1
 800670c:	605a      	str	r2, [r3, #4]
 800670e:	e01b      	b.n	8006748 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8006710:	4b42      	ldr	r3, [pc, #264]	; (800681c <HAL_RCC_OscConfig+0x32c>)
 8006712:	681a      	ldr	r2, [r3, #0]
 8006714:	4b41      	ldr	r3, [pc, #260]	; (800681c <HAL_RCC_OscConfig+0x32c>)
 8006716:	4949      	ldr	r1, [pc, #292]	; (800683c <HAL_RCC_OscConfig+0x34c>)
 8006718:	400a      	ands	r2, r1
 800671a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800671c:	f7fe f9d6 	bl	8004acc <HAL_GetTick>
 8006720:	0003      	movs	r3, r0
 8006722:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006724:	e008      	b.n	8006738 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006726:	f7fe f9d1 	bl	8004acc <HAL_GetTick>
 800672a:	0002      	movs	r2, r0
 800672c:	693b      	ldr	r3, [r7, #16]
 800672e:	1ad3      	subs	r3, r2, r3
 8006730:	2b02      	cmp	r3, #2
 8006732:	d901      	bls.n	8006738 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8006734:	2303      	movs	r3, #3
 8006736:	e1e3      	b.n	8006b00 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006738:	4b38      	ldr	r3, [pc, #224]	; (800681c <HAL_RCC_OscConfig+0x32c>)
 800673a:	681a      	ldr	r2, [r3, #0]
 800673c:	2380      	movs	r3, #128	; 0x80
 800673e:	00db      	lsls	r3, r3, #3
 8006740:	4013      	ands	r3, r2
 8006742:	d1f0      	bne.n	8006726 <HAL_RCC_OscConfig+0x236>
 8006744:	e000      	b.n	8006748 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006746:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	2208      	movs	r2, #8
 800674e:	4013      	ands	r3, r2
 8006750:	d047      	beq.n	80067e2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8006752:	4b32      	ldr	r3, [pc, #200]	; (800681c <HAL_RCC_OscConfig+0x32c>)
 8006754:	689b      	ldr	r3, [r3, #8]
 8006756:	2238      	movs	r2, #56	; 0x38
 8006758:	4013      	ands	r3, r2
 800675a:	2b18      	cmp	r3, #24
 800675c:	d10a      	bne.n	8006774 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 800675e:	4b2f      	ldr	r3, [pc, #188]	; (800681c <HAL_RCC_OscConfig+0x32c>)
 8006760:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006762:	2202      	movs	r2, #2
 8006764:	4013      	ands	r3, r2
 8006766:	d03c      	beq.n	80067e2 <HAL_RCC_OscConfig+0x2f2>
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	699b      	ldr	r3, [r3, #24]
 800676c:	2b00      	cmp	r3, #0
 800676e:	d138      	bne.n	80067e2 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8006770:	2301      	movs	r3, #1
 8006772:	e1c5      	b.n	8006b00 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	699b      	ldr	r3, [r3, #24]
 8006778:	2b00      	cmp	r3, #0
 800677a:	d019      	beq.n	80067b0 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 800677c:	4b27      	ldr	r3, [pc, #156]	; (800681c <HAL_RCC_OscConfig+0x32c>)
 800677e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8006780:	4b26      	ldr	r3, [pc, #152]	; (800681c <HAL_RCC_OscConfig+0x32c>)
 8006782:	2101      	movs	r1, #1
 8006784:	430a      	orrs	r2, r1
 8006786:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006788:	f7fe f9a0 	bl	8004acc <HAL_GetTick>
 800678c:	0003      	movs	r3, r0
 800678e:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006790:	e008      	b.n	80067a4 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006792:	f7fe f99b 	bl	8004acc <HAL_GetTick>
 8006796:	0002      	movs	r2, r0
 8006798:	693b      	ldr	r3, [r7, #16]
 800679a:	1ad3      	subs	r3, r2, r3
 800679c:	2b02      	cmp	r3, #2
 800679e:	d901      	bls.n	80067a4 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 80067a0:	2303      	movs	r3, #3
 80067a2:	e1ad      	b.n	8006b00 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80067a4:	4b1d      	ldr	r3, [pc, #116]	; (800681c <HAL_RCC_OscConfig+0x32c>)
 80067a6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80067a8:	2202      	movs	r2, #2
 80067aa:	4013      	ands	r3, r2
 80067ac:	d0f1      	beq.n	8006792 <HAL_RCC_OscConfig+0x2a2>
 80067ae:	e018      	b.n	80067e2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 80067b0:	4b1a      	ldr	r3, [pc, #104]	; (800681c <HAL_RCC_OscConfig+0x32c>)
 80067b2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80067b4:	4b19      	ldr	r3, [pc, #100]	; (800681c <HAL_RCC_OscConfig+0x32c>)
 80067b6:	2101      	movs	r1, #1
 80067b8:	438a      	bics	r2, r1
 80067ba:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80067bc:	f7fe f986 	bl	8004acc <HAL_GetTick>
 80067c0:	0003      	movs	r3, r0
 80067c2:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80067c4:	e008      	b.n	80067d8 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80067c6:	f7fe f981 	bl	8004acc <HAL_GetTick>
 80067ca:	0002      	movs	r2, r0
 80067cc:	693b      	ldr	r3, [r7, #16]
 80067ce:	1ad3      	subs	r3, r2, r3
 80067d0:	2b02      	cmp	r3, #2
 80067d2:	d901      	bls.n	80067d8 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 80067d4:	2303      	movs	r3, #3
 80067d6:	e193      	b.n	8006b00 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80067d8:	4b10      	ldr	r3, [pc, #64]	; (800681c <HAL_RCC_OscConfig+0x32c>)
 80067da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80067dc:	2202      	movs	r2, #2
 80067de:	4013      	ands	r3, r2
 80067e0:	d1f1      	bne.n	80067c6 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	2204      	movs	r2, #4
 80067e8:	4013      	ands	r3, r2
 80067ea:	d100      	bne.n	80067ee <HAL_RCC_OscConfig+0x2fe>
 80067ec:	e0c6      	b.n	800697c <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80067ee:	231f      	movs	r3, #31
 80067f0:	18fb      	adds	r3, r7, r3
 80067f2:	2200      	movs	r2, #0
 80067f4:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80067f6:	4b09      	ldr	r3, [pc, #36]	; (800681c <HAL_RCC_OscConfig+0x32c>)
 80067f8:	689b      	ldr	r3, [r3, #8]
 80067fa:	2238      	movs	r2, #56	; 0x38
 80067fc:	4013      	ands	r3, r2
 80067fe:	2b20      	cmp	r3, #32
 8006800:	d11e      	bne.n	8006840 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8006802:	4b06      	ldr	r3, [pc, #24]	; (800681c <HAL_RCC_OscConfig+0x32c>)
 8006804:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006806:	2202      	movs	r2, #2
 8006808:	4013      	ands	r3, r2
 800680a:	d100      	bne.n	800680e <HAL_RCC_OscConfig+0x31e>
 800680c:	e0b6      	b.n	800697c <HAL_RCC_OscConfig+0x48c>
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	689b      	ldr	r3, [r3, #8]
 8006812:	2b00      	cmp	r3, #0
 8006814:	d000      	beq.n	8006818 <HAL_RCC_OscConfig+0x328>
 8006816:	e0b1      	b.n	800697c <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8006818:	2301      	movs	r3, #1
 800681a:	e171      	b.n	8006b00 <HAL_RCC_OscConfig+0x610>
 800681c:	40021000 	.word	0x40021000
 8006820:	fffeffff 	.word	0xfffeffff
 8006824:	fffbffff 	.word	0xfffbffff
 8006828:	ffff80ff 	.word	0xffff80ff
 800682c:	ffffc7ff 	.word	0xffffc7ff
 8006830:	00f42400 	.word	0x00f42400
 8006834:	20000000 	.word	0x20000000
 8006838:	20000004 	.word	0x20000004
 800683c:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006840:	4bb1      	ldr	r3, [pc, #708]	; (8006b08 <HAL_RCC_OscConfig+0x618>)
 8006842:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006844:	2380      	movs	r3, #128	; 0x80
 8006846:	055b      	lsls	r3, r3, #21
 8006848:	4013      	ands	r3, r2
 800684a:	d101      	bne.n	8006850 <HAL_RCC_OscConfig+0x360>
 800684c:	2301      	movs	r3, #1
 800684e:	e000      	b.n	8006852 <HAL_RCC_OscConfig+0x362>
 8006850:	2300      	movs	r3, #0
 8006852:	2b00      	cmp	r3, #0
 8006854:	d011      	beq.n	800687a <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8006856:	4bac      	ldr	r3, [pc, #688]	; (8006b08 <HAL_RCC_OscConfig+0x618>)
 8006858:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800685a:	4bab      	ldr	r3, [pc, #684]	; (8006b08 <HAL_RCC_OscConfig+0x618>)
 800685c:	2180      	movs	r1, #128	; 0x80
 800685e:	0549      	lsls	r1, r1, #21
 8006860:	430a      	orrs	r2, r1
 8006862:	63da      	str	r2, [r3, #60]	; 0x3c
 8006864:	4ba8      	ldr	r3, [pc, #672]	; (8006b08 <HAL_RCC_OscConfig+0x618>)
 8006866:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006868:	2380      	movs	r3, #128	; 0x80
 800686a:	055b      	lsls	r3, r3, #21
 800686c:	4013      	ands	r3, r2
 800686e:	60fb      	str	r3, [r7, #12]
 8006870:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8006872:	231f      	movs	r3, #31
 8006874:	18fb      	adds	r3, r7, r3
 8006876:	2201      	movs	r2, #1
 8006878:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800687a:	4ba4      	ldr	r3, [pc, #656]	; (8006b0c <HAL_RCC_OscConfig+0x61c>)
 800687c:	681a      	ldr	r2, [r3, #0]
 800687e:	2380      	movs	r3, #128	; 0x80
 8006880:	005b      	lsls	r3, r3, #1
 8006882:	4013      	ands	r3, r2
 8006884:	d11a      	bne.n	80068bc <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006886:	4ba1      	ldr	r3, [pc, #644]	; (8006b0c <HAL_RCC_OscConfig+0x61c>)
 8006888:	681a      	ldr	r2, [r3, #0]
 800688a:	4ba0      	ldr	r3, [pc, #640]	; (8006b0c <HAL_RCC_OscConfig+0x61c>)
 800688c:	2180      	movs	r1, #128	; 0x80
 800688e:	0049      	lsls	r1, r1, #1
 8006890:	430a      	orrs	r2, r1
 8006892:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8006894:	f7fe f91a 	bl	8004acc <HAL_GetTick>
 8006898:	0003      	movs	r3, r0
 800689a:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800689c:	e008      	b.n	80068b0 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800689e:	f7fe f915 	bl	8004acc <HAL_GetTick>
 80068a2:	0002      	movs	r2, r0
 80068a4:	693b      	ldr	r3, [r7, #16]
 80068a6:	1ad3      	subs	r3, r2, r3
 80068a8:	2b02      	cmp	r3, #2
 80068aa:	d901      	bls.n	80068b0 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 80068ac:	2303      	movs	r3, #3
 80068ae:	e127      	b.n	8006b00 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80068b0:	4b96      	ldr	r3, [pc, #600]	; (8006b0c <HAL_RCC_OscConfig+0x61c>)
 80068b2:	681a      	ldr	r2, [r3, #0]
 80068b4:	2380      	movs	r3, #128	; 0x80
 80068b6:	005b      	lsls	r3, r3, #1
 80068b8:	4013      	ands	r3, r2
 80068ba:	d0f0      	beq.n	800689e <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	689b      	ldr	r3, [r3, #8]
 80068c0:	2b01      	cmp	r3, #1
 80068c2:	d106      	bne.n	80068d2 <HAL_RCC_OscConfig+0x3e2>
 80068c4:	4b90      	ldr	r3, [pc, #576]	; (8006b08 <HAL_RCC_OscConfig+0x618>)
 80068c6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80068c8:	4b8f      	ldr	r3, [pc, #572]	; (8006b08 <HAL_RCC_OscConfig+0x618>)
 80068ca:	2101      	movs	r1, #1
 80068cc:	430a      	orrs	r2, r1
 80068ce:	65da      	str	r2, [r3, #92]	; 0x5c
 80068d0:	e01c      	b.n	800690c <HAL_RCC_OscConfig+0x41c>
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	689b      	ldr	r3, [r3, #8]
 80068d6:	2b05      	cmp	r3, #5
 80068d8:	d10c      	bne.n	80068f4 <HAL_RCC_OscConfig+0x404>
 80068da:	4b8b      	ldr	r3, [pc, #556]	; (8006b08 <HAL_RCC_OscConfig+0x618>)
 80068dc:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80068de:	4b8a      	ldr	r3, [pc, #552]	; (8006b08 <HAL_RCC_OscConfig+0x618>)
 80068e0:	2104      	movs	r1, #4
 80068e2:	430a      	orrs	r2, r1
 80068e4:	65da      	str	r2, [r3, #92]	; 0x5c
 80068e6:	4b88      	ldr	r3, [pc, #544]	; (8006b08 <HAL_RCC_OscConfig+0x618>)
 80068e8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80068ea:	4b87      	ldr	r3, [pc, #540]	; (8006b08 <HAL_RCC_OscConfig+0x618>)
 80068ec:	2101      	movs	r1, #1
 80068ee:	430a      	orrs	r2, r1
 80068f0:	65da      	str	r2, [r3, #92]	; 0x5c
 80068f2:	e00b      	b.n	800690c <HAL_RCC_OscConfig+0x41c>
 80068f4:	4b84      	ldr	r3, [pc, #528]	; (8006b08 <HAL_RCC_OscConfig+0x618>)
 80068f6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80068f8:	4b83      	ldr	r3, [pc, #524]	; (8006b08 <HAL_RCC_OscConfig+0x618>)
 80068fa:	2101      	movs	r1, #1
 80068fc:	438a      	bics	r2, r1
 80068fe:	65da      	str	r2, [r3, #92]	; 0x5c
 8006900:	4b81      	ldr	r3, [pc, #516]	; (8006b08 <HAL_RCC_OscConfig+0x618>)
 8006902:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006904:	4b80      	ldr	r3, [pc, #512]	; (8006b08 <HAL_RCC_OscConfig+0x618>)
 8006906:	2104      	movs	r1, #4
 8006908:	438a      	bics	r2, r1
 800690a:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	689b      	ldr	r3, [r3, #8]
 8006910:	2b00      	cmp	r3, #0
 8006912:	d014      	beq.n	800693e <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006914:	f7fe f8da 	bl	8004acc <HAL_GetTick>
 8006918:	0003      	movs	r3, r0
 800691a:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800691c:	e009      	b.n	8006932 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800691e:	f7fe f8d5 	bl	8004acc <HAL_GetTick>
 8006922:	0002      	movs	r2, r0
 8006924:	693b      	ldr	r3, [r7, #16]
 8006926:	1ad3      	subs	r3, r2, r3
 8006928:	4a79      	ldr	r2, [pc, #484]	; (8006b10 <HAL_RCC_OscConfig+0x620>)
 800692a:	4293      	cmp	r3, r2
 800692c:	d901      	bls.n	8006932 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 800692e:	2303      	movs	r3, #3
 8006930:	e0e6      	b.n	8006b00 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006932:	4b75      	ldr	r3, [pc, #468]	; (8006b08 <HAL_RCC_OscConfig+0x618>)
 8006934:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006936:	2202      	movs	r2, #2
 8006938:	4013      	ands	r3, r2
 800693a:	d0f0      	beq.n	800691e <HAL_RCC_OscConfig+0x42e>
 800693c:	e013      	b.n	8006966 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800693e:	f7fe f8c5 	bl	8004acc <HAL_GetTick>
 8006942:	0003      	movs	r3, r0
 8006944:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006946:	e009      	b.n	800695c <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006948:	f7fe f8c0 	bl	8004acc <HAL_GetTick>
 800694c:	0002      	movs	r2, r0
 800694e:	693b      	ldr	r3, [r7, #16]
 8006950:	1ad3      	subs	r3, r2, r3
 8006952:	4a6f      	ldr	r2, [pc, #444]	; (8006b10 <HAL_RCC_OscConfig+0x620>)
 8006954:	4293      	cmp	r3, r2
 8006956:	d901      	bls.n	800695c <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8006958:	2303      	movs	r3, #3
 800695a:	e0d1      	b.n	8006b00 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800695c:	4b6a      	ldr	r3, [pc, #424]	; (8006b08 <HAL_RCC_OscConfig+0x618>)
 800695e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006960:	2202      	movs	r2, #2
 8006962:	4013      	ands	r3, r2
 8006964:	d1f0      	bne.n	8006948 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8006966:	231f      	movs	r3, #31
 8006968:	18fb      	adds	r3, r7, r3
 800696a:	781b      	ldrb	r3, [r3, #0]
 800696c:	2b01      	cmp	r3, #1
 800696e:	d105      	bne.n	800697c <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8006970:	4b65      	ldr	r3, [pc, #404]	; (8006b08 <HAL_RCC_OscConfig+0x618>)
 8006972:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006974:	4b64      	ldr	r3, [pc, #400]	; (8006b08 <HAL_RCC_OscConfig+0x618>)
 8006976:	4967      	ldr	r1, [pc, #412]	; (8006b14 <HAL_RCC_OscConfig+0x624>)
 8006978:	400a      	ands	r2, r1
 800697a:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	69db      	ldr	r3, [r3, #28]
 8006980:	2b00      	cmp	r3, #0
 8006982:	d100      	bne.n	8006986 <HAL_RCC_OscConfig+0x496>
 8006984:	e0bb      	b.n	8006afe <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006986:	4b60      	ldr	r3, [pc, #384]	; (8006b08 <HAL_RCC_OscConfig+0x618>)
 8006988:	689b      	ldr	r3, [r3, #8]
 800698a:	2238      	movs	r2, #56	; 0x38
 800698c:	4013      	ands	r3, r2
 800698e:	2b10      	cmp	r3, #16
 8006990:	d100      	bne.n	8006994 <HAL_RCC_OscConfig+0x4a4>
 8006992:	e07b      	b.n	8006a8c <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	69db      	ldr	r3, [r3, #28]
 8006998:	2b02      	cmp	r3, #2
 800699a:	d156      	bne.n	8006a4a <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800699c:	4b5a      	ldr	r3, [pc, #360]	; (8006b08 <HAL_RCC_OscConfig+0x618>)
 800699e:	681a      	ldr	r2, [r3, #0]
 80069a0:	4b59      	ldr	r3, [pc, #356]	; (8006b08 <HAL_RCC_OscConfig+0x618>)
 80069a2:	495d      	ldr	r1, [pc, #372]	; (8006b18 <HAL_RCC_OscConfig+0x628>)
 80069a4:	400a      	ands	r2, r1
 80069a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80069a8:	f7fe f890 	bl	8004acc <HAL_GetTick>
 80069ac:	0003      	movs	r3, r0
 80069ae:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80069b0:	e008      	b.n	80069c4 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80069b2:	f7fe f88b 	bl	8004acc <HAL_GetTick>
 80069b6:	0002      	movs	r2, r0
 80069b8:	693b      	ldr	r3, [r7, #16]
 80069ba:	1ad3      	subs	r3, r2, r3
 80069bc:	2b02      	cmp	r3, #2
 80069be:	d901      	bls.n	80069c4 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 80069c0:	2303      	movs	r3, #3
 80069c2:	e09d      	b.n	8006b00 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80069c4:	4b50      	ldr	r3, [pc, #320]	; (8006b08 <HAL_RCC_OscConfig+0x618>)
 80069c6:	681a      	ldr	r2, [r3, #0]
 80069c8:	2380      	movs	r3, #128	; 0x80
 80069ca:	049b      	lsls	r3, r3, #18
 80069cc:	4013      	ands	r3, r2
 80069ce:	d1f0      	bne.n	80069b2 <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80069d0:	4b4d      	ldr	r3, [pc, #308]	; (8006b08 <HAL_RCC_OscConfig+0x618>)
 80069d2:	68db      	ldr	r3, [r3, #12]
 80069d4:	4a51      	ldr	r2, [pc, #324]	; (8006b1c <HAL_RCC_OscConfig+0x62c>)
 80069d6:	4013      	ands	r3, r2
 80069d8:	0019      	movs	r1, r3
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	6a1a      	ldr	r2, [r3, #32]
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069e2:	431a      	orrs	r2, r3
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069e8:	021b      	lsls	r3, r3, #8
 80069ea:	431a      	orrs	r2, r3
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069f0:	431a      	orrs	r2, r3
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069f6:	431a      	orrs	r2, r3
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80069fc:	431a      	orrs	r2, r3
 80069fe:	4b42      	ldr	r3, [pc, #264]	; (8006b08 <HAL_RCC_OscConfig+0x618>)
 8006a00:	430a      	orrs	r2, r1
 8006a02:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006a04:	4b40      	ldr	r3, [pc, #256]	; (8006b08 <HAL_RCC_OscConfig+0x618>)
 8006a06:	681a      	ldr	r2, [r3, #0]
 8006a08:	4b3f      	ldr	r3, [pc, #252]	; (8006b08 <HAL_RCC_OscConfig+0x618>)
 8006a0a:	2180      	movs	r1, #128	; 0x80
 8006a0c:	0449      	lsls	r1, r1, #17
 8006a0e:	430a      	orrs	r2, r1
 8006a10:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8006a12:	4b3d      	ldr	r3, [pc, #244]	; (8006b08 <HAL_RCC_OscConfig+0x618>)
 8006a14:	68da      	ldr	r2, [r3, #12]
 8006a16:	4b3c      	ldr	r3, [pc, #240]	; (8006b08 <HAL_RCC_OscConfig+0x618>)
 8006a18:	2180      	movs	r1, #128	; 0x80
 8006a1a:	0549      	lsls	r1, r1, #21
 8006a1c:	430a      	orrs	r2, r1
 8006a1e:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a20:	f7fe f854 	bl	8004acc <HAL_GetTick>
 8006a24:	0003      	movs	r3, r0
 8006a26:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006a28:	e008      	b.n	8006a3c <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006a2a:	f7fe f84f 	bl	8004acc <HAL_GetTick>
 8006a2e:	0002      	movs	r2, r0
 8006a30:	693b      	ldr	r3, [r7, #16]
 8006a32:	1ad3      	subs	r3, r2, r3
 8006a34:	2b02      	cmp	r3, #2
 8006a36:	d901      	bls.n	8006a3c <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8006a38:	2303      	movs	r3, #3
 8006a3a:	e061      	b.n	8006b00 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006a3c:	4b32      	ldr	r3, [pc, #200]	; (8006b08 <HAL_RCC_OscConfig+0x618>)
 8006a3e:	681a      	ldr	r2, [r3, #0]
 8006a40:	2380      	movs	r3, #128	; 0x80
 8006a42:	049b      	lsls	r3, r3, #18
 8006a44:	4013      	ands	r3, r2
 8006a46:	d0f0      	beq.n	8006a2a <HAL_RCC_OscConfig+0x53a>
 8006a48:	e059      	b.n	8006afe <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006a4a:	4b2f      	ldr	r3, [pc, #188]	; (8006b08 <HAL_RCC_OscConfig+0x618>)
 8006a4c:	681a      	ldr	r2, [r3, #0]
 8006a4e:	4b2e      	ldr	r3, [pc, #184]	; (8006b08 <HAL_RCC_OscConfig+0x618>)
 8006a50:	4931      	ldr	r1, [pc, #196]	; (8006b18 <HAL_RCC_OscConfig+0x628>)
 8006a52:	400a      	ands	r2, r1
 8006a54:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a56:	f7fe f839 	bl	8004acc <HAL_GetTick>
 8006a5a:	0003      	movs	r3, r0
 8006a5c:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006a5e:	e008      	b.n	8006a72 <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006a60:	f7fe f834 	bl	8004acc <HAL_GetTick>
 8006a64:	0002      	movs	r2, r0
 8006a66:	693b      	ldr	r3, [r7, #16]
 8006a68:	1ad3      	subs	r3, r2, r3
 8006a6a:	2b02      	cmp	r3, #2
 8006a6c:	d901      	bls.n	8006a72 <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 8006a6e:	2303      	movs	r3, #3
 8006a70:	e046      	b.n	8006b00 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006a72:	4b25      	ldr	r3, [pc, #148]	; (8006b08 <HAL_RCC_OscConfig+0x618>)
 8006a74:	681a      	ldr	r2, [r3, #0]
 8006a76:	2380      	movs	r3, #128	; 0x80
 8006a78:	049b      	lsls	r3, r3, #18
 8006a7a:	4013      	ands	r3, r2
 8006a7c:	d1f0      	bne.n	8006a60 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8006a7e:	4b22      	ldr	r3, [pc, #136]	; (8006b08 <HAL_RCC_OscConfig+0x618>)
 8006a80:	68da      	ldr	r2, [r3, #12]
 8006a82:	4b21      	ldr	r3, [pc, #132]	; (8006b08 <HAL_RCC_OscConfig+0x618>)
 8006a84:	4926      	ldr	r1, [pc, #152]	; (8006b20 <HAL_RCC_OscConfig+0x630>)
 8006a86:	400a      	ands	r2, r1
 8006a88:	60da      	str	r2, [r3, #12]
 8006a8a:	e038      	b.n	8006afe <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	69db      	ldr	r3, [r3, #28]
 8006a90:	2b01      	cmp	r3, #1
 8006a92:	d101      	bne.n	8006a98 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8006a94:	2301      	movs	r3, #1
 8006a96:	e033      	b.n	8006b00 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8006a98:	4b1b      	ldr	r3, [pc, #108]	; (8006b08 <HAL_RCC_OscConfig+0x618>)
 8006a9a:	68db      	ldr	r3, [r3, #12]
 8006a9c:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006a9e:	697b      	ldr	r3, [r7, #20]
 8006aa0:	2203      	movs	r2, #3
 8006aa2:	401a      	ands	r2, r3
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	6a1b      	ldr	r3, [r3, #32]
 8006aa8:	429a      	cmp	r2, r3
 8006aaa:	d126      	bne.n	8006afa <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006aac:	697b      	ldr	r3, [r7, #20]
 8006aae:	2270      	movs	r2, #112	; 0x70
 8006ab0:	401a      	ands	r2, r3
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006ab6:	429a      	cmp	r2, r3
 8006ab8:	d11f      	bne.n	8006afa <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006aba:	697a      	ldr	r2, [r7, #20]
 8006abc:	23fe      	movs	r3, #254	; 0xfe
 8006abe:	01db      	lsls	r3, r3, #7
 8006ac0:	401a      	ands	r2, r3
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ac6:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006ac8:	429a      	cmp	r2, r3
 8006aca:	d116      	bne.n	8006afa <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8006acc:	697a      	ldr	r2, [r7, #20]
 8006ace:	23f8      	movs	r3, #248	; 0xf8
 8006ad0:	039b      	lsls	r3, r3, #14
 8006ad2:	401a      	ands	r2, r3
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006ad8:	429a      	cmp	r2, r3
 8006ada:	d10e      	bne.n	8006afa <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8006adc:	697a      	ldr	r2, [r7, #20]
 8006ade:	23e0      	movs	r3, #224	; 0xe0
 8006ae0:	051b      	lsls	r3, r3, #20
 8006ae2:	401a      	ands	r2, r3
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8006ae8:	429a      	cmp	r2, r3
 8006aea:	d106      	bne.n	8006afa <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8006aec:	697b      	ldr	r3, [r7, #20]
 8006aee:	0f5b      	lsrs	r3, r3, #29
 8006af0:	075a      	lsls	r2, r3, #29
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8006af6:	429a      	cmp	r2, r3
 8006af8:	d001      	beq.n	8006afe <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8006afa:	2301      	movs	r3, #1
 8006afc:	e000      	b.n	8006b00 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 8006afe:	2300      	movs	r3, #0
}
 8006b00:	0018      	movs	r0, r3
 8006b02:	46bd      	mov	sp, r7
 8006b04:	b008      	add	sp, #32
 8006b06:	bd80      	pop	{r7, pc}
 8006b08:	40021000 	.word	0x40021000
 8006b0c:	40007000 	.word	0x40007000
 8006b10:	00001388 	.word	0x00001388
 8006b14:	efffffff 	.word	0xefffffff
 8006b18:	feffffff 	.word	0xfeffffff
 8006b1c:	11c1808c 	.word	0x11c1808c
 8006b20:	eefefffc 	.word	0xeefefffc

08006b24 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006b24:	b580      	push	{r7, lr}
 8006b26:	b084      	sub	sp, #16
 8006b28:	af00      	add	r7, sp, #0
 8006b2a:	6078      	str	r0, [r7, #4]
 8006b2c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d101      	bne.n	8006b38 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006b34:	2301      	movs	r3, #1
 8006b36:	e0e9      	b.n	8006d0c <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006b38:	4b76      	ldr	r3, [pc, #472]	; (8006d14 <HAL_RCC_ClockConfig+0x1f0>)
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	2207      	movs	r2, #7
 8006b3e:	4013      	ands	r3, r2
 8006b40:	683a      	ldr	r2, [r7, #0]
 8006b42:	429a      	cmp	r2, r3
 8006b44:	d91e      	bls.n	8006b84 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006b46:	4b73      	ldr	r3, [pc, #460]	; (8006d14 <HAL_RCC_ClockConfig+0x1f0>)
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	2207      	movs	r2, #7
 8006b4c:	4393      	bics	r3, r2
 8006b4e:	0019      	movs	r1, r3
 8006b50:	4b70      	ldr	r3, [pc, #448]	; (8006d14 <HAL_RCC_ClockConfig+0x1f0>)
 8006b52:	683a      	ldr	r2, [r7, #0]
 8006b54:	430a      	orrs	r2, r1
 8006b56:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8006b58:	f7fd ffb8 	bl	8004acc <HAL_GetTick>
 8006b5c:	0003      	movs	r3, r0
 8006b5e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8006b60:	e009      	b.n	8006b76 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006b62:	f7fd ffb3 	bl	8004acc <HAL_GetTick>
 8006b66:	0002      	movs	r2, r0
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	1ad3      	subs	r3, r2, r3
 8006b6c:	4a6a      	ldr	r2, [pc, #424]	; (8006d18 <HAL_RCC_ClockConfig+0x1f4>)
 8006b6e:	4293      	cmp	r3, r2
 8006b70:	d901      	bls.n	8006b76 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8006b72:	2303      	movs	r3, #3
 8006b74:	e0ca      	b.n	8006d0c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8006b76:	4b67      	ldr	r3, [pc, #412]	; (8006d14 <HAL_RCC_ClockConfig+0x1f0>)
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	2207      	movs	r2, #7
 8006b7c:	4013      	ands	r3, r2
 8006b7e:	683a      	ldr	r2, [r7, #0]
 8006b80:	429a      	cmp	r2, r3
 8006b82:	d1ee      	bne.n	8006b62 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	2202      	movs	r2, #2
 8006b8a:	4013      	ands	r3, r2
 8006b8c:	d015      	beq.n	8006bba <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	2204      	movs	r2, #4
 8006b94:	4013      	ands	r3, r2
 8006b96:	d006      	beq.n	8006ba6 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8006b98:	4b60      	ldr	r3, [pc, #384]	; (8006d1c <HAL_RCC_ClockConfig+0x1f8>)
 8006b9a:	689a      	ldr	r2, [r3, #8]
 8006b9c:	4b5f      	ldr	r3, [pc, #380]	; (8006d1c <HAL_RCC_ClockConfig+0x1f8>)
 8006b9e:	21e0      	movs	r1, #224	; 0xe0
 8006ba0:	01c9      	lsls	r1, r1, #7
 8006ba2:	430a      	orrs	r2, r1
 8006ba4:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006ba6:	4b5d      	ldr	r3, [pc, #372]	; (8006d1c <HAL_RCC_ClockConfig+0x1f8>)
 8006ba8:	689b      	ldr	r3, [r3, #8]
 8006baa:	4a5d      	ldr	r2, [pc, #372]	; (8006d20 <HAL_RCC_ClockConfig+0x1fc>)
 8006bac:	4013      	ands	r3, r2
 8006bae:	0019      	movs	r1, r3
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	689a      	ldr	r2, [r3, #8]
 8006bb4:	4b59      	ldr	r3, [pc, #356]	; (8006d1c <HAL_RCC_ClockConfig+0x1f8>)
 8006bb6:	430a      	orrs	r2, r1
 8006bb8:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	2201      	movs	r2, #1
 8006bc0:	4013      	ands	r3, r2
 8006bc2:	d057      	beq.n	8006c74 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	685b      	ldr	r3, [r3, #4]
 8006bc8:	2b01      	cmp	r3, #1
 8006bca:	d107      	bne.n	8006bdc <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006bcc:	4b53      	ldr	r3, [pc, #332]	; (8006d1c <HAL_RCC_ClockConfig+0x1f8>)
 8006bce:	681a      	ldr	r2, [r3, #0]
 8006bd0:	2380      	movs	r3, #128	; 0x80
 8006bd2:	029b      	lsls	r3, r3, #10
 8006bd4:	4013      	ands	r3, r2
 8006bd6:	d12b      	bne.n	8006c30 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8006bd8:	2301      	movs	r3, #1
 8006bda:	e097      	b.n	8006d0c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	685b      	ldr	r3, [r3, #4]
 8006be0:	2b02      	cmp	r3, #2
 8006be2:	d107      	bne.n	8006bf4 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006be4:	4b4d      	ldr	r3, [pc, #308]	; (8006d1c <HAL_RCC_ClockConfig+0x1f8>)
 8006be6:	681a      	ldr	r2, [r3, #0]
 8006be8:	2380      	movs	r3, #128	; 0x80
 8006bea:	049b      	lsls	r3, r3, #18
 8006bec:	4013      	ands	r3, r2
 8006bee:	d11f      	bne.n	8006c30 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8006bf0:	2301      	movs	r3, #1
 8006bf2:	e08b      	b.n	8006d0c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	685b      	ldr	r3, [r3, #4]
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d107      	bne.n	8006c0c <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006bfc:	4b47      	ldr	r3, [pc, #284]	; (8006d1c <HAL_RCC_ClockConfig+0x1f8>)
 8006bfe:	681a      	ldr	r2, [r3, #0]
 8006c00:	2380      	movs	r3, #128	; 0x80
 8006c02:	00db      	lsls	r3, r3, #3
 8006c04:	4013      	ands	r3, r2
 8006c06:	d113      	bne.n	8006c30 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8006c08:	2301      	movs	r3, #1
 8006c0a:	e07f      	b.n	8006d0c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	685b      	ldr	r3, [r3, #4]
 8006c10:	2b03      	cmp	r3, #3
 8006c12:	d106      	bne.n	8006c22 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006c14:	4b41      	ldr	r3, [pc, #260]	; (8006d1c <HAL_RCC_ClockConfig+0x1f8>)
 8006c16:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006c18:	2202      	movs	r2, #2
 8006c1a:	4013      	ands	r3, r2
 8006c1c:	d108      	bne.n	8006c30 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8006c1e:	2301      	movs	r3, #1
 8006c20:	e074      	b.n	8006d0c <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006c22:	4b3e      	ldr	r3, [pc, #248]	; (8006d1c <HAL_RCC_ClockConfig+0x1f8>)
 8006c24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006c26:	2202      	movs	r2, #2
 8006c28:	4013      	ands	r3, r2
 8006c2a:	d101      	bne.n	8006c30 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8006c2c:	2301      	movs	r3, #1
 8006c2e:	e06d      	b.n	8006d0c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006c30:	4b3a      	ldr	r3, [pc, #232]	; (8006d1c <HAL_RCC_ClockConfig+0x1f8>)
 8006c32:	689b      	ldr	r3, [r3, #8]
 8006c34:	2207      	movs	r2, #7
 8006c36:	4393      	bics	r3, r2
 8006c38:	0019      	movs	r1, r3
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	685a      	ldr	r2, [r3, #4]
 8006c3e:	4b37      	ldr	r3, [pc, #220]	; (8006d1c <HAL_RCC_ClockConfig+0x1f8>)
 8006c40:	430a      	orrs	r2, r1
 8006c42:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006c44:	f7fd ff42 	bl	8004acc <HAL_GetTick>
 8006c48:	0003      	movs	r3, r0
 8006c4a:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006c4c:	e009      	b.n	8006c62 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006c4e:	f7fd ff3d 	bl	8004acc <HAL_GetTick>
 8006c52:	0002      	movs	r2, r0
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	1ad3      	subs	r3, r2, r3
 8006c58:	4a2f      	ldr	r2, [pc, #188]	; (8006d18 <HAL_RCC_ClockConfig+0x1f4>)
 8006c5a:	4293      	cmp	r3, r2
 8006c5c:	d901      	bls.n	8006c62 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8006c5e:	2303      	movs	r3, #3
 8006c60:	e054      	b.n	8006d0c <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006c62:	4b2e      	ldr	r3, [pc, #184]	; (8006d1c <HAL_RCC_ClockConfig+0x1f8>)
 8006c64:	689b      	ldr	r3, [r3, #8]
 8006c66:	2238      	movs	r2, #56	; 0x38
 8006c68:	401a      	ands	r2, r3
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	685b      	ldr	r3, [r3, #4]
 8006c6e:	00db      	lsls	r3, r3, #3
 8006c70:	429a      	cmp	r2, r3
 8006c72:	d1ec      	bne.n	8006c4e <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006c74:	4b27      	ldr	r3, [pc, #156]	; (8006d14 <HAL_RCC_ClockConfig+0x1f0>)
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	2207      	movs	r2, #7
 8006c7a:	4013      	ands	r3, r2
 8006c7c:	683a      	ldr	r2, [r7, #0]
 8006c7e:	429a      	cmp	r2, r3
 8006c80:	d21e      	bcs.n	8006cc0 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006c82:	4b24      	ldr	r3, [pc, #144]	; (8006d14 <HAL_RCC_ClockConfig+0x1f0>)
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	2207      	movs	r2, #7
 8006c88:	4393      	bics	r3, r2
 8006c8a:	0019      	movs	r1, r3
 8006c8c:	4b21      	ldr	r3, [pc, #132]	; (8006d14 <HAL_RCC_ClockConfig+0x1f0>)
 8006c8e:	683a      	ldr	r2, [r7, #0]
 8006c90:	430a      	orrs	r2, r1
 8006c92:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8006c94:	f7fd ff1a 	bl	8004acc <HAL_GetTick>
 8006c98:	0003      	movs	r3, r0
 8006c9a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8006c9c:	e009      	b.n	8006cb2 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006c9e:	f7fd ff15 	bl	8004acc <HAL_GetTick>
 8006ca2:	0002      	movs	r2, r0
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	1ad3      	subs	r3, r2, r3
 8006ca8:	4a1b      	ldr	r2, [pc, #108]	; (8006d18 <HAL_RCC_ClockConfig+0x1f4>)
 8006caa:	4293      	cmp	r3, r2
 8006cac:	d901      	bls.n	8006cb2 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8006cae:	2303      	movs	r3, #3
 8006cb0:	e02c      	b.n	8006d0c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8006cb2:	4b18      	ldr	r3, [pc, #96]	; (8006d14 <HAL_RCC_ClockConfig+0x1f0>)
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	2207      	movs	r2, #7
 8006cb8:	4013      	ands	r3, r2
 8006cba:	683a      	ldr	r2, [r7, #0]
 8006cbc:	429a      	cmp	r2, r3
 8006cbe:	d1ee      	bne.n	8006c9e <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	2204      	movs	r2, #4
 8006cc6:	4013      	ands	r3, r2
 8006cc8:	d009      	beq.n	8006cde <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8006cca:	4b14      	ldr	r3, [pc, #80]	; (8006d1c <HAL_RCC_ClockConfig+0x1f8>)
 8006ccc:	689b      	ldr	r3, [r3, #8]
 8006cce:	4a15      	ldr	r2, [pc, #84]	; (8006d24 <HAL_RCC_ClockConfig+0x200>)
 8006cd0:	4013      	ands	r3, r2
 8006cd2:	0019      	movs	r1, r3
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	68da      	ldr	r2, [r3, #12]
 8006cd8:	4b10      	ldr	r3, [pc, #64]	; (8006d1c <HAL_RCC_ClockConfig+0x1f8>)
 8006cda:	430a      	orrs	r2, r1
 8006cdc:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8006cde:	f000 f829 	bl	8006d34 <HAL_RCC_GetSysClockFreq>
 8006ce2:	0001      	movs	r1, r0
 8006ce4:	4b0d      	ldr	r3, [pc, #52]	; (8006d1c <HAL_RCC_ClockConfig+0x1f8>)
 8006ce6:	689b      	ldr	r3, [r3, #8]
 8006ce8:	0a1b      	lsrs	r3, r3, #8
 8006cea:	220f      	movs	r2, #15
 8006cec:	401a      	ands	r2, r3
 8006cee:	4b0e      	ldr	r3, [pc, #56]	; (8006d28 <HAL_RCC_ClockConfig+0x204>)
 8006cf0:	0092      	lsls	r2, r2, #2
 8006cf2:	58d3      	ldr	r3, [r2, r3]
 8006cf4:	221f      	movs	r2, #31
 8006cf6:	4013      	ands	r3, r2
 8006cf8:	000a      	movs	r2, r1
 8006cfa:	40da      	lsrs	r2, r3
 8006cfc:	4b0b      	ldr	r3, [pc, #44]	; (8006d2c <HAL_RCC_ClockConfig+0x208>)
 8006cfe:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8006d00:	4b0b      	ldr	r3, [pc, #44]	; (8006d30 <HAL_RCC_ClockConfig+0x20c>)
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	0018      	movs	r0, r3
 8006d06:	f7fd fe85 	bl	8004a14 <HAL_InitTick>
 8006d0a:	0003      	movs	r3, r0
}
 8006d0c:	0018      	movs	r0, r3
 8006d0e:	46bd      	mov	sp, r7
 8006d10:	b004      	add	sp, #16
 8006d12:	bd80      	pop	{r7, pc}
 8006d14:	40022000 	.word	0x40022000
 8006d18:	00001388 	.word	0x00001388
 8006d1c:	40021000 	.word	0x40021000
 8006d20:	fffff0ff 	.word	0xfffff0ff
 8006d24:	ffff8fff 	.word	0xffff8fff
 8006d28:	0800d4e0 	.word	0x0800d4e0
 8006d2c:	20000000 	.word	0x20000000
 8006d30:	20000004 	.word	0x20000004

08006d34 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006d34:	b580      	push	{r7, lr}
 8006d36:	b086      	sub	sp, #24
 8006d38:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006d3a:	4b3c      	ldr	r3, [pc, #240]	; (8006e2c <HAL_RCC_GetSysClockFreq+0xf8>)
 8006d3c:	689b      	ldr	r3, [r3, #8]
 8006d3e:	2238      	movs	r2, #56	; 0x38
 8006d40:	4013      	ands	r3, r2
 8006d42:	d10f      	bne.n	8006d64 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8006d44:	4b39      	ldr	r3, [pc, #228]	; (8006e2c <HAL_RCC_GetSysClockFreq+0xf8>)
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	0adb      	lsrs	r3, r3, #11
 8006d4a:	2207      	movs	r2, #7
 8006d4c:	4013      	ands	r3, r2
 8006d4e:	2201      	movs	r2, #1
 8006d50:	409a      	lsls	r2, r3
 8006d52:	0013      	movs	r3, r2
 8006d54:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8006d56:	6839      	ldr	r1, [r7, #0]
 8006d58:	4835      	ldr	r0, [pc, #212]	; (8006e30 <HAL_RCC_GetSysClockFreq+0xfc>)
 8006d5a:	f7f9 f9ef 	bl	800013c <__udivsi3>
 8006d5e:	0003      	movs	r3, r0
 8006d60:	613b      	str	r3, [r7, #16]
 8006d62:	e05d      	b.n	8006e20 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006d64:	4b31      	ldr	r3, [pc, #196]	; (8006e2c <HAL_RCC_GetSysClockFreq+0xf8>)
 8006d66:	689b      	ldr	r3, [r3, #8]
 8006d68:	2238      	movs	r2, #56	; 0x38
 8006d6a:	4013      	ands	r3, r2
 8006d6c:	2b08      	cmp	r3, #8
 8006d6e:	d102      	bne.n	8006d76 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006d70:	4b30      	ldr	r3, [pc, #192]	; (8006e34 <HAL_RCC_GetSysClockFreq+0x100>)
 8006d72:	613b      	str	r3, [r7, #16]
 8006d74:	e054      	b.n	8006e20 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006d76:	4b2d      	ldr	r3, [pc, #180]	; (8006e2c <HAL_RCC_GetSysClockFreq+0xf8>)
 8006d78:	689b      	ldr	r3, [r3, #8]
 8006d7a:	2238      	movs	r2, #56	; 0x38
 8006d7c:	4013      	ands	r3, r2
 8006d7e:	2b10      	cmp	r3, #16
 8006d80:	d138      	bne.n	8006df4 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8006d82:	4b2a      	ldr	r3, [pc, #168]	; (8006e2c <HAL_RCC_GetSysClockFreq+0xf8>)
 8006d84:	68db      	ldr	r3, [r3, #12]
 8006d86:	2203      	movs	r2, #3
 8006d88:	4013      	ands	r3, r2
 8006d8a:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006d8c:	4b27      	ldr	r3, [pc, #156]	; (8006e2c <HAL_RCC_GetSysClockFreq+0xf8>)
 8006d8e:	68db      	ldr	r3, [r3, #12]
 8006d90:	091b      	lsrs	r3, r3, #4
 8006d92:	2207      	movs	r2, #7
 8006d94:	4013      	ands	r3, r2
 8006d96:	3301      	adds	r3, #1
 8006d98:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	2b03      	cmp	r3, #3
 8006d9e:	d10d      	bne.n	8006dbc <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006da0:	68b9      	ldr	r1, [r7, #8]
 8006da2:	4824      	ldr	r0, [pc, #144]	; (8006e34 <HAL_RCC_GetSysClockFreq+0x100>)
 8006da4:	f7f9 f9ca 	bl	800013c <__udivsi3>
 8006da8:	0003      	movs	r3, r0
 8006daa:	0019      	movs	r1, r3
 8006dac:	4b1f      	ldr	r3, [pc, #124]	; (8006e2c <HAL_RCC_GetSysClockFreq+0xf8>)
 8006dae:	68db      	ldr	r3, [r3, #12]
 8006db0:	0a1b      	lsrs	r3, r3, #8
 8006db2:	227f      	movs	r2, #127	; 0x7f
 8006db4:	4013      	ands	r3, r2
 8006db6:	434b      	muls	r3, r1
 8006db8:	617b      	str	r3, [r7, #20]
        break;
 8006dba:	e00d      	b.n	8006dd8 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8006dbc:	68b9      	ldr	r1, [r7, #8]
 8006dbe:	481c      	ldr	r0, [pc, #112]	; (8006e30 <HAL_RCC_GetSysClockFreq+0xfc>)
 8006dc0:	f7f9 f9bc 	bl	800013c <__udivsi3>
 8006dc4:	0003      	movs	r3, r0
 8006dc6:	0019      	movs	r1, r3
 8006dc8:	4b18      	ldr	r3, [pc, #96]	; (8006e2c <HAL_RCC_GetSysClockFreq+0xf8>)
 8006dca:	68db      	ldr	r3, [r3, #12]
 8006dcc:	0a1b      	lsrs	r3, r3, #8
 8006dce:	227f      	movs	r2, #127	; 0x7f
 8006dd0:	4013      	ands	r3, r2
 8006dd2:	434b      	muls	r3, r1
 8006dd4:	617b      	str	r3, [r7, #20]
        break;
 8006dd6:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8006dd8:	4b14      	ldr	r3, [pc, #80]	; (8006e2c <HAL_RCC_GetSysClockFreq+0xf8>)
 8006dda:	68db      	ldr	r3, [r3, #12]
 8006ddc:	0f5b      	lsrs	r3, r3, #29
 8006dde:	2207      	movs	r2, #7
 8006de0:	4013      	ands	r3, r2
 8006de2:	3301      	adds	r3, #1
 8006de4:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8006de6:	6879      	ldr	r1, [r7, #4]
 8006de8:	6978      	ldr	r0, [r7, #20]
 8006dea:	f7f9 f9a7 	bl	800013c <__udivsi3>
 8006dee:	0003      	movs	r3, r0
 8006df0:	613b      	str	r3, [r7, #16]
 8006df2:	e015      	b.n	8006e20 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8006df4:	4b0d      	ldr	r3, [pc, #52]	; (8006e2c <HAL_RCC_GetSysClockFreq+0xf8>)
 8006df6:	689b      	ldr	r3, [r3, #8]
 8006df8:	2238      	movs	r2, #56	; 0x38
 8006dfa:	4013      	ands	r3, r2
 8006dfc:	2b20      	cmp	r3, #32
 8006dfe:	d103      	bne.n	8006e08 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8006e00:	2380      	movs	r3, #128	; 0x80
 8006e02:	021b      	lsls	r3, r3, #8
 8006e04:	613b      	str	r3, [r7, #16]
 8006e06:	e00b      	b.n	8006e20 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8006e08:	4b08      	ldr	r3, [pc, #32]	; (8006e2c <HAL_RCC_GetSysClockFreq+0xf8>)
 8006e0a:	689b      	ldr	r3, [r3, #8]
 8006e0c:	2238      	movs	r2, #56	; 0x38
 8006e0e:	4013      	ands	r3, r2
 8006e10:	2b18      	cmp	r3, #24
 8006e12:	d103      	bne.n	8006e1c <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8006e14:	23fa      	movs	r3, #250	; 0xfa
 8006e16:	01db      	lsls	r3, r3, #7
 8006e18:	613b      	str	r3, [r7, #16]
 8006e1a:	e001      	b.n	8006e20 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8006e1c:	2300      	movs	r3, #0
 8006e1e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8006e20:	693b      	ldr	r3, [r7, #16]
}
 8006e22:	0018      	movs	r0, r3
 8006e24:	46bd      	mov	sp, r7
 8006e26:	b006      	add	sp, #24
 8006e28:	bd80      	pop	{r7, pc}
 8006e2a:	46c0      	nop			; (mov r8, r8)
 8006e2c:	40021000 	.word	0x40021000
 8006e30:	00f42400 	.word	0x00f42400
 8006e34:	007a1200 	.word	0x007a1200

08006e38 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006e38:	b580      	push	{r7, lr}
 8006e3a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006e3c:	4b02      	ldr	r3, [pc, #8]	; (8006e48 <HAL_RCC_GetHCLKFreq+0x10>)
 8006e3e:	681b      	ldr	r3, [r3, #0]
}
 8006e40:	0018      	movs	r0, r3
 8006e42:	46bd      	mov	sp, r7
 8006e44:	bd80      	pop	{r7, pc}
 8006e46:	46c0      	nop			; (mov r8, r8)
 8006e48:	20000000 	.word	0x20000000

08006e4c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006e4c:	b5b0      	push	{r4, r5, r7, lr}
 8006e4e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8006e50:	f7ff fff2 	bl	8006e38 <HAL_RCC_GetHCLKFreq>
 8006e54:	0004      	movs	r4, r0
 8006e56:	f7ff fb3f 	bl	80064d8 <LL_RCC_GetAPB1Prescaler>
 8006e5a:	0003      	movs	r3, r0
 8006e5c:	0b1a      	lsrs	r2, r3, #12
 8006e5e:	4b05      	ldr	r3, [pc, #20]	; (8006e74 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006e60:	0092      	lsls	r2, r2, #2
 8006e62:	58d3      	ldr	r3, [r2, r3]
 8006e64:	221f      	movs	r2, #31
 8006e66:	4013      	ands	r3, r2
 8006e68:	40dc      	lsrs	r4, r3
 8006e6a:	0023      	movs	r3, r4
}
 8006e6c:	0018      	movs	r0, r3
 8006e6e:	46bd      	mov	sp, r7
 8006e70:	bdb0      	pop	{r4, r5, r7, pc}
 8006e72:	46c0      	nop			; (mov r8, r8)
 8006e74:	0800d520 	.word	0x0800d520

08006e78 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006e78:	b580      	push	{r7, lr}
 8006e7a:	b086      	sub	sp, #24
 8006e7c:	af00      	add	r7, sp, #0
 8006e7e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8006e80:	2313      	movs	r3, #19
 8006e82:	18fb      	adds	r3, r7, r3
 8006e84:	2200      	movs	r2, #0
 8006e86:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006e88:	2312      	movs	r3, #18
 8006e8a:	18fb      	adds	r3, r7, r3
 8006e8c:	2200      	movs	r2, #0
 8006e8e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	681a      	ldr	r2, [r3, #0]
 8006e94:	2380      	movs	r3, #128	; 0x80
 8006e96:	029b      	lsls	r3, r3, #10
 8006e98:	4013      	ands	r3, r2
 8006e9a:	d100      	bne.n	8006e9e <HAL_RCCEx_PeriphCLKConfig+0x26>
 8006e9c:	e0a3      	b.n	8006fe6 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006e9e:	2011      	movs	r0, #17
 8006ea0:	183b      	adds	r3, r7, r0
 8006ea2:	2200      	movs	r2, #0
 8006ea4:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006ea6:	4ba5      	ldr	r3, [pc, #660]	; (800713c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8006ea8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006eaa:	2380      	movs	r3, #128	; 0x80
 8006eac:	055b      	lsls	r3, r3, #21
 8006eae:	4013      	ands	r3, r2
 8006eb0:	d110      	bne.n	8006ed4 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006eb2:	4ba2      	ldr	r3, [pc, #648]	; (800713c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8006eb4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006eb6:	4ba1      	ldr	r3, [pc, #644]	; (800713c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8006eb8:	2180      	movs	r1, #128	; 0x80
 8006eba:	0549      	lsls	r1, r1, #21
 8006ebc:	430a      	orrs	r2, r1
 8006ebe:	63da      	str	r2, [r3, #60]	; 0x3c
 8006ec0:	4b9e      	ldr	r3, [pc, #632]	; (800713c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8006ec2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006ec4:	2380      	movs	r3, #128	; 0x80
 8006ec6:	055b      	lsls	r3, r3, #21
 8006ec8:	4013      	ands	r3, r2
 8006eca:	60bb      	str	r3, [r7, #8]
 8006ecc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006ece:	183b      	adds	r3, r7, r0
 8006ed0:	2201      	movs	r2, #1
 8006ed2:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006ed4:	4b9a      	ldr	r3, [pc, #616]	; (8007140 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8006ed6:	681a      	ldr	r2, [r3, #0]
 8006ed8:	4b99      	ldr	r3, [pc, #612]	; (8007140 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8006eda:	2180      	movs	r1, #128	; 0x80
 8006edc:	0049      	lsls	r1, r1, #1
 8006ede:	430a      	orrs	r2, r1
 8006ee0:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006ee2:	f7fd fdf3 	bl	8004acc <HAL_GetTick>
 8006ee6:	0003      	movs	r3, r0
 8006ee8:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006eea:	e00b      	b.n	8006f04 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006eec:	f7fd fdee 	bl	8004acc <HAL_GetTick>
 8006ef0:	0002      	movs	r2, r0
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	1ad3      	subs	r3, r2, r3
 8006ef6:	2b02      	cmp	r3, #2
 8006ef8:	d904      	bls.n	8006f04 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8006efa:	2313      	movs	r3, #19
 8006efc:	18fb      	adds	r3, r7, r3
 8006efe:	2203      	movs	r2, #3
 8006f00:	701a      	strb	r2, [r3, #0]
        break;
 8006f02:	e005      	b.n	8006f10 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006f04:	4b8e      	ldr	r3, [pc, #568]	; (8007140 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8006f06:	681a      	ldr	r2, [r3, #0]
 8006f08:	2380      	movs	r3, #128	; 0x80
 8006f0a:	005b      	lsls	r3, r3, #1
 8006f0c:	4013      	ands	r3, r2
 8006f0e:	d0ed      	beq.n	8006eec <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8006f10:	2313      	movs	r3, #19
 8006f12:	18fb      	adds	r3, r7, r3
 8006f14:	781b      	ldrb	r3, [r3, #0]
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d154      	bne.n	8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006f1a:	4b88      	ldr	r3, [pc, #544]	; (800713c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8006f1c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006f1e:	23c0      	movs	r3, #192	; 0xc0
 8006f20:	009b      	lsls	r3, r3, #2
 8006f22:	4013      	ands	r3, r2
 8006f24:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006f26:	697b      	ldr	r3, [r7, #20]
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d019      	beq.n	8006f60 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f30:	697a      	ldr	r2, [r7, #20]
 8006f32:	429a      	cmp	r2, r3
 8006f34:	d014      	beq.n	8006f60 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006f36:	4b81      	ldr	r3, [pc, #516]	; (800713c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8006f38:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006f3a:	4a82      	ldr	r2, [pc, #520]	; (8007144 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8006f3c:	4013      	ands	r3, r2
 8006f3e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006f40:	4b7e      	ldr	r3, [pc, #504]	; (800713c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8006f42:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006f44:	4b7d      	ldr	r3, [pc, #500]	; (800713c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8006f46:	2180      	movs	r1, #128	; 0x80
 8006f48:	0249      	lsls	r1, r1, #9
 8006f4a:	430a      	orrs	r2, r1
 8006f4c:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006f4e:	4b7b      	ldr	r3, [pc, #492]	; (800713c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8006f50:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006f52:	4b7a      	ldr	r3, [pc, #488]	; (800713c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8006f54:	497c      	ldr	r1, [pc, #496]	; (8007148 <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 8006f56:	400a      	ands	r2, r1
 8006f58:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006f5a:	4b78      	ldr	r3, [pc, #480]	; (800713c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8006f5c:	697a      	ldr	r2, [r7, #20]
 8006f5e:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006f60:	697b      	ldr	r3, [r7, #20]
 8006f62:	2201      	movs	r2, #1
 8006f64:	4013      	ands	r3, r2
 8006f66:	d016      	beq.n	8006f96 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006f68:	f7fd fdb0 	bl	8004acc <HAL_GetTick>
 8006f6c:	0003      	movs	r3, r0
 8006f6e:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006f70:	e00c      	b.n	8006f8c <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006f72:	f7fd fdab 	bl	8004acc <HAL_GetTick>
 8006f76:	0002      	movs	r2, r0
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	1ad3      	subs	r3, r2, r3
 8006f7c:	4a73      	ldr	r2, [pc, #460]	; (800714c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8006f7e:	4293      	cmp	r3, r2
 8006f80:	d904      	bls.n	8006f8c <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8006f82:	2313      	movs	r3, #19
 8006f84:	18fb      	adds	r3, r7, r3
 8006f86:	2203      	movs	r2, #3
 8006f88:	701a      	strb	r2, [r3, #0]
            break;
 8006f8a:	e004      	b.n	8006f96 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006f8c:	4b6b      	ldr	r3, [pc, #428]	; (800713c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8006f8e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006f90:	2202      	movs	r2, #2
 8006f92:	4013      	ands	r3, r2
 8006f94:	d0ed      	beq.n	8006f72 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8006f96:	2313      	movs	r3, #19
 8006f98:	18fb      	adds	r3, r7, r3
 8006f9a:	781b      	ldrb	r3, [r3, #0]
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d10a      	bne.n	8006fb6 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006fa0:	4b66      	ldr	r3, [pc, #408]	; (800713c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8006fa2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006fa4:	4a67      	ldr	r2, [pc, #412]	; (8007144 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8006fa6:	4013      	ands	r3, r2
 8006fa8:	0019      	movs	r1, r3
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006fae:	4b63      	ldr	r3, [pc, #396]	; (800713c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8006fb0:	430a      	orrs	r2, r1
 8006fb2:	65da      	str	r2, [r3, #92]	; 0x5c
 8006fb4:	e00c      	b.n	8006fd0 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006fb6:	2312      	movs	r3, #18
 8006fb8:	18fb      	adds	r3, r7, r3
 8006fba:	2213      	movs	r2, #19
 8006fbc:	18ba      	adds	r2, r7, r2
 8006fbe:	7812      	ldrb	r2, [r2, #0]
 8006fc0:	701a      	strb	r2, [r3, #0]
 8006fc2:	e005      	b.n	8006fd0 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006fc4:	2312      	movs	r3, #18
 8006fc6:	18fb      	adds	r3, r7, r3
 8006fc8:	2213      	movs	r2, #19
 8006fca:	18ba      	adds	r2, r7, r2
 8006fcc:	7812      	ldrb	r2, [r2, #0]
 8006fce:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006fd0:	2311      	movs	r3, #17
 8006fd2:	18fb      	adds	r3, r7, r3
 8006fd4:	781b      	ldrb	r3, [r3, #0]
 8006fd6:	2b01      	cmp	r3, #1
 8006fd8:	d105      	bne.n	8006fe6 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006fda:	4b58      	ldr	r3, [pc, #352]	; (800713c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8006fdc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006fde:	4b57      	ldr	r3, [pc, #348]	; (800713c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8006fe0:	495b      	ldr	r1, [pc, #364]	; (8007150 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8006fe2:	400a      	ands	r2, r1
 8006fe4:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	2201      	movs	r2, #1
 8006fec:	4013      	ands	r3, r2
 8006fee:	d009      	beq.n	8007004 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006ff0:	4b52      	ldr	r3, [pc, #328]	; (800713c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8006ff2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006ff4:	2203      	movs	r2, #3
 8006ff6:	4393      	bics	r3, r2
 8006ff8:	0019      	movs	r1, r3
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	685a      	ldr	r2, [r3, #4]
 8006ffe:	4b4f      	ldr	r3, [pc, #316]	; (800713c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8007000:	430a      	orrs	r2, r1
 8007002:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	2210      	movs	r2, #16
 800700a:	4013      	ands	r3, r2
 800700c:	d009      	beq.n	8007022 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800700e:	4b4b      	ldr	r3, [pc, #300]	; (800713c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8007010:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007012:	4a50      	ldr	r2, [pc, #320]	; (8007154 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8007014:	4013      	ands	r3, r2
 8007016:	0019      	movs	r1, r3
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	689a      	ldr	r2, [r3, #8]
 800701c:	4b47      	ldr	r3, [pc, #284]	; (800713c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800701e:	430a      	orrs	r2, r1
 8007020:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681a      	ldr	r2, [r3, #0]
 8007026:	2380      	movs	r3, #128	; 0x80
 8007028:	009b      	lsls	r3, r3, #2
 800702a:	4013      	ands	r3, r2
 800702c:	d009      	beq.n	8007042 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800702e:	4b43      	ldr	r3, [pc, #268]	; (800713c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8007030:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007032:	4a49      	ldr	r2, [pc, #292]	; (8007158 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8007034:	4013      	ands	r3, r2
 8007036:	0019      	movs	r1, r3
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	695a      	ldr	r2, [r3, #20]
 800703c:	4b3f      	ldr	r3, [pc, #252]	; (800713c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800703e:	430a      	orrs	r2, r1
 8007040:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	681a      	ldr	r2, [r3, #0]
 8007046:	2380      	movs	r3, #128	; 0x80
 8007048:	00db      	lsls	r3, r3, #3
 800704a:	4013      	ands	r3, r2
 800704c:	d009      	beq.n	8007062 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800704e:	4b3b      	ldr	r3, [pc, #236]	; (800713c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8007050:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007052:	4a42      	ldr	r2, [pc, #264]	; (800715c <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8007054:	4013      	ands	r3, r2
 8007056:	0019      	movs	r1, r3
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	699a      	ldr	r2, [r3, #24]
 800705c:	4b37      	ldr	r3, [pc, #220]	; (800713c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800705e:	430a      	orrs	r2, r1
 8007060:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	2220      	movs	r2, #32
 8007068:	4013      	ands	r3, r2
 800706a:	d009      	beq.n	8007080 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800706c:	4b33      	ldr	r3, [pc, #204]	; (800713c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800706e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007070:	4a3b      	ldr	r2, [pc, #236]	; (8007160 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8007072:	4013      	ands	r3, r2
 8007074:	0019      	movs	r1, r3
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	68da      	ldr	r2, [r3, #12]
 800707a:	4b30      	ldr	r3, [pc, #192]	; (800713c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800707c:	430a      	orrs	r2, r1
 800707e:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	681a      	ldr	r2, [r3, #0]
 8007084:	2380      	movs	r3, #128	; 0x80
 8007086:	01db      	lsls	r3, r3, #7
 8007088:	4013      	ands	r3, r2
 800708a:	d015      	beq.n	80070b8 <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800708c:	4b2b      	ldr	r3, [pc, #172]	; (800713c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800708e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007090:	009b      	lsls	r3, r3, #2
 8007092:	0899      	lsrs	r1, r3, #2
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	69da      	ldr	r2, [r3, #28]
 8007098:	4b28      	ldr	r3, [pc, #160]	; (800713c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800709a:	430a      	orrs	r2, r1
 800709c:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	69da      	ldr	r2, [r3, #28]
 80070a2:	2380      	movs	r3, #128	; 0x80
 80070a4:	05db      	lsls	r3, r3, #23
 80070a6:	429a      	cmp	r2, r3
 80070a8:	d106      	bne.n	80070b8 <HAL_RCCEx_PeriphCLKConfig+0x240>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80070aa:	4b24      	ldr	r3, [pc, #144]	; (800713c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80070ac:	68da      	ldr	r2, [r3, #12]
 80070ae:	4b23      	ldr	r3, [pc, #140]	; (800713c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80070b0:	2180      	movs	r1, #128	; 0x80
 80070b2:	0249      	lsls	r1, r1, #9
 80070b4:	430a      	orrs	r2, r1
 80070b6:	60da      	str	r2, [r3, #12]
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681a      	ldr	r2, [r3, #0]
 80070bc:	2380      	movs	r3, #128	; 0x80
 80070be:	039b      	lsls	r3, r3, #14
 80070c0:	4013      	ands	r3, r2
 80070c2:	d016      	beq.n	80070f2 <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80070c4:	4b1d      	ldr	r3, [pc, #116]	; (800713c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80070c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80070c8:	4a26      	ldr	r2, [pc, #152]	; (8007164 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 80070ca:	4013      	ands	r3, r2
 80070cc:	0019      	movs	r1, r3
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	6a1a      	ldr	r2, [r3, #32]
 80070d2:	4b1a      	ldr	r3, [pc, #104]	; (800713c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80070d4:	430a      	orrs	r2, r1
 80070d6:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	6a1a      	ldr	r2, [r3, #32]
 80070dc:	2380      	movs	r3, #128	; 0x80
 80070de:	03db      	lsls	r3, r3, #15
 80070e0:	429a      	cmp	r2, r3
 80070e2:	d106      	bne.n	80070f2 <HAL_RCCEx_PeriphCLKConfig+0x27a>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80070e4:	4b15      	ldr	r3, [pc, #84]	; (800713c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80070e6:	68da      	ldr	r2, [r3, #12]
 80070e8:	4b14      	ldr	r3, [pc, #80]	; (800713c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80070ea:	2180      	movs	r1, #128	; 0x80
 80070ec:	0449      	lsls	r1, r1, #17
 80070ee:	430a      	orrs	r2, r1
 80070f0:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	681a      	ldr	r2, [r3, #0]
 80070f6:	2380      	movs	r3, #128	; 0x80
 80070f8:	011b      	lsls	r3, r3, #4
 80070fa:	4013      	ands	r3, r2
 80070fc:	d016      	beq.n	800712c <HAL_RCCEx_PeriphCLKConfig+0x2b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 80070fe:	4b0f      	ldr	r3, [pc, #60]	; (800713c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8007100:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007102:	4a19      	ldr	r2, [pc, #100]	; (8007168 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8007104:	4013      	ands	r3, r2
 8007106:	0019      	movs	r1, r3
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	691a      	ldr	r2, [r3, #16]
 800710c:	4b0b      	ldr	r3, [pc, #44]	; (800713c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800710e:	430a      	orrs	r2, r1
 8007110:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	691a      	ldr	r2, [r3, #16]
 8007116:	2380      	movs	r3, #128	; 0x80
 8007118:	01db      	lsls	r3, r3, #7
 800711a:	429a      	cmp	r2, r3
 800711c:	d106      	bne.n	800712c <HAL_RCCEx_PeriphCLKConfig+0x2b4>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800711e:	4b07      	ldr	r3, [pc, #28]	; (800713c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8007120:	68da      	ldr	r2, [r3, #12]
 8007122:	4b06      	ldr	r3, [pc, #24]	; (800713c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8007124:	2180      	movs	r1, #128	; 0x80
 8007126:	0249      	lsls	r1, r1, #9
 8007128:	430a      	orrs	r2, r1
 800712a:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 800712c:	2312      	movs	r3, #18
 800712e:	18fb      	adds	r3, r7, r3
 8007130:	781b      	ldrb	r3, [r3, #0]
}
 8007132:	0018      	movs	r0, r3
 8007134:	46bd      	mov	sp, r7
 8007136:	b006      	add	sp, #24
 8007138:	bd80      	pop	{r7, pc}
 800713a:	46c0      	nop			; (mov r8, r8)
 800713c:	40021000 	.word	0x40021000
 8007140:	40007000 	.word	0x40007000
 8007144:	fffffcff 	.word	0xfffffcff
 8007148:	fffeffff 	.word	0xfffeffff
 800714c:	00001388 	.word	0x00001388
 8007150:	efffffff 	.word	0xefffffff
 8007154:	fffff3ff 	.word	0xfffff3ff
 8007158:	fff3ffff 	.word	0xfff3ffff
 800715c:	ffcfffff 	.word	0xffcfffff
 8007160:	ffffcfff 	.word	0xffffcfff
 8007164:	ffbfffff 	.word	0xffbfffff
 8007168:	ffff3fff 	.word	0xffff3fff

0800716c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800716c:	b580      	push	{r7, lr}
 800716e:	b082      	sub	sp, #8
 8007170:	af00      	add	r7, sp, #0
 8007172:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	2b00      	cmp	r3, #0
 8007178:	d101      	bne.n	800717e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800717a:	2301      	movs	r3, #1
 800717c:	e04a      	b.n	8007214 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	223d      	movs	r2, #61	; 0x3d
 8007182:	5c9b      	ldrb	r3, [r3, r2]
 8007184:	b2db      	uxtb	r3, r3
 8007186:	2b00      	cmp	r3, #0
 8007188:	d107      	bne.n	800719a <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	223c      	movs	r2, #60	; 0x3c
 800718e:	2100      	movs	r1, #0
 8007190:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	0018      	movs	r0, r3
 8007196:	f7fd fa2b 	bl	80045f0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	223d      	movs	r2, #61	; 0x3d
 800719e:	2102      	movs	r1, #2
 80071a0:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	681a      	ldr	r2, [r3, #0]
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	3304      	adds	r3, #4
 80071aa:	0019      	movs	r1, r3
 80071ac:	0010      	movs	r0, r2
 80071ae:	f000 fab1 	bl	8007714 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	2248      	movs	r2, #72	; 0x48
 80071b6:	2101      	movs	r1, #1
 80071b8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	223e      	movs	r2, #62	; 0x3e
 80071be:	2101      	movs	r1, #1
 80071c0:	5499      	strb	r1, [r3, r2]
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	223f      	movs	r2, #63	; 0x3f
 80071c6:	2101      	movs	r1, #1
 80071c8:	5499      	strb	r1, [r3, r2]
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	2240      	movs	r2, #64	; 0x40
 80071ce:	2101      	movs	r1, #1
 80071d0:	5499      	strb	r1, [r3, r2]
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	2241      	movs	r2, #65	; 0x41
 80071d6:	2101      	movs	r1, #1
 80071d8:	5499      	strb	r1, [r3, r2]
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	2242      	movs	r2, #66	; 0x42
 80071de:	2101      	movs	r1, #1
 80071e0:	5499      	strb	r1, [r3, r2]
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	2243      	movs	r2, #67	; 0x43
 80071e6:	2101      	movs	r1, #1
 80071e8:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	2244      	movs	r2, #68	; 0x44
 80071ee:	2101      	movs	r1, #1
 80071f0:	5499      	strb	r1, [r3, r2]
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	2245      	movs	r2, #69	; 0x45
 80071f6:	2101      	movs	r1, #1
 80071f8:	5499      	strb	r1, [r3, r2]
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	2246      	movs	r2, #70	; 0x46
 80071fe:	2101      	movs	r1, #1
 8007200:	5499      	strb	r1, [r3, r2]
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	2247      	movs	r2, #71	; 0x47
 8007206:	2101      	movs	r1, #1
 8007208:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	223d      	movs	r2, #61	; 0x3d
 800720e:	2101      	movs	r1, #1
 8007210:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007212:	2300      	movs	r3, #0
}
 8007214:	0018      	movs	r0, r3
 8007216:	46bd      	mov	sp, r7
 8007218:	b002      	add	sp, #8
 800721a:	bd80      	pop	{r7, pc}

0800721c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800721c:	b580      	push	{r7, lr}
 800721e:	b084      	sub	sp, #16
 8007220:	af00      	add	r7, sp, #0
 8007222:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	223d      	movs	r2, #61	; 0x3d
 8007228:	5c9b      	ldrb	r3, [r3, r2]
 800722a:	b2db      	uxtb	r3, r3
 800722c:	2b01      	cmp	r3, #1
 800722e:	d001      	beq.n	8007234 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007230:	2301      	movs	r3, #1
 8007232:	e03d      	b.n	80072b0 <HAL_TIM_Base_Start_IT+0x94>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	223d      	movs	r2, #61	; 0x3d
 8007238:	2102      	movs	r1, #2
 800723a:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	68da      	ldr	r2, [r3, #12]
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	2101      	movs	r1, #1
 8007248:	430a      	orrs	r2, r1
 800724a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	4a19      	ldr	r2, [pc, #100]	; (80072b8 <HAL_TIM_Base_Start_IT+0x9c>)
 8007252:	4293      	cmp	r3, r2
 8007254:	d00a      	beq.n	800726c <HAL_TIM_Base_Start_IT+0x50>
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	681a      	ldr	r2, [r3, #0]
 800725a:	2380      	movs	r3, #128	; 0x80
 800725c:	05db      	lsls	r3, r3, #23
 800725e:	429a      	cmp	r2, r3
 8007260:	d004      	beq.n	800726c <HAL_TIM_Base_Start_IT+0x50>
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	4a15      	ldr	r2, [pc, #84]	; (80072bc <HAL_TIM_Base_Start_IT+0xa0>)
 8007268:	4293      	cmp	r3, r2
 800726a:	d116      	bne.n	800729a <HAL_TIM_Base_Start_IT+0x7e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	689b      	ldr	r3, [r3, #8]
 8007272:	4a13      	ldr	r2, [pc, #76]	; (80072c0 <HAL_TIM_Base_Start_IT+0xa4>)
 8007274:	4013      	ands	r3, r2
 8007276:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	2b06      	cmp	r3, #6
 800727c:	d016      	beq.n	80072ac <HAL_TIM_Base_Start_IT+0x90>
 800727e:	68fa      	ldr	r2, [r7, #12]
 8007280:	2380      	movs	r3, #128	; 0x80
 8007282:	025b      	lsls	r3, r3, #9
 8007284:	429a      	cmp	r2, r3
 8007286:	d011      	beq.n	80072ac <HAL_TIM_Base_Start_IT+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	681a      	ldr	r2, [r3, #0]
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	2101      	movs	r1, #1
 8007294:	430a      	orrs	r2, r1
 8007296:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007298:	e008      	b.n	80072ac <HAL_TIM_Base_Start_IT+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	681a      	ldr	r2, [r3, #0]
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	2101      	movs	r1, #1
 80072a6:	430a      	orrs	r2, r1
 80072a8:	601a      	str	r2, [r3, #0]
 80072aa:	e000      	b.n	80072ae <HAL_TIM_Base_Start_IT+0x92>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80072ac:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 80072ae:	2300      	movs	r3, #0
}
 80072b0:	0018      	movs	r0, r3
 80072b2:	46bd      	mov	sp, r7
 80072b4:	b004      	add	sp, #16
 80072b6:	bd80      	pop	{r7, pc}
 80072b8:	40012c00 	.word	0x40012c00
 80072bc:	40000400 	.word	0x40000400
 80072c0:	00010007 	.word	0x00010007

080072c4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80072c4:	b580      	push	{r7, lr}
 80072c6:	b082      	sub	sp, #8
 80072c8:	af00      	add	r7, sp, #0
 80072ca:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	691b      	ldr	r3, [r3, #16]
 80072d2:	2202      	movs	r2, #2
 80072d4:	4013      	ands	r3, r2
 80072d6:	2b02      	cmp	r3, #2
 80072d8:	d124      	bne.n	8007324 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	68db      	ldr	r3, [r3, #12]
 80072e0:	2202      	movs	r2, #2
 80072e2:	4013      	ands	r3, r2
 80072e4:	2b02      	cmp	r3, #2
 80072e6:	d11d      	bne.n	8007324 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	2203      	movs	r2, #3
 80072ee:	4252      	negs	r2, r2
 80072f0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	2201      	movs	r2, #1
 80072f6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	699b      	ldr	r3, [r3, #24]
 80072fe:	2203      	movs	r2, #3
 8007300:	4013      	ands	r3, r2
 8007302:	d004      	beq.n	800730e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	0018      	movs	r0, r3
 8007308:	f000 f9ec 	bl	80076e4 <HAL_TIM_IC_CaptureCallback>
 800730c:	e007      	b.n	800731e <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	0018      	movs	r0, r3
 8007312:	f000 f9df 	bl	80076d4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	0018      	movs	r0, r3
 800731a:	f000 f9eb 	bl	80076f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	2200      	movs	r2, #0
 8007322:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	691b      	ldr	r3, [r3, #16]
 800732a:	2204      	movs	r2, #4
 800732c:	4013      	ands	r3, r2
 800732e:	2b04      	cmp	r3, #4
 8007330:	d125      	bne.n	800737e <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	68db      	ldr	r3, [r3, #12]
 8007338:	2204      	movs	r2, #4
 800733a:	4013      	ands	r3, r2
 800733c:	2b04      	cmp	r3, #4
 800733e:	d11e      	bne.n	800737e <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	2205      	movs	r2, #5
 8007346:	4252      	negs	r2, r2
 8007348:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	2202      	movs	r2, #2
 800734e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	699a      	ldr	r2, [r3, #24]
 8007356:	23c0      	movs	r3, #192	; 0xc0
 8007358:	009b      	lsls	r3, r3, #2
 800735a:	4013      	ands	r3, r2
 800735c:	d004      	beq.n	8007368 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	0018      	movs	r0, r3
 8007362:	f000 f9bf 	bl	80076e4 <HAL_TIM_IC_CaptureCallback>
 8007366:	e007      	b.n	8007378 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	0018      	movs	r0, r3
 800736c:	f000 f9b2 	bl	80076d4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	0018      	movs	r0, r3
 8007374:	f000 f9be 	bl	80076f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	2200      	movs	r2, #0
 800737c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	691b      	ldr	r3, [r3, #16]
 8007384:	2208      	movs	r2, #8
 8007386:	4013      	ands	r3, r2
 8007388:	2b08      	cmp	r3, #8
 800738a:	d124      	bne.n	80073d6 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	68db      	ldr	r3, [r3, #12]
 8007392:	2208      	movs	r2, #8
 8007394:	4013      	ands	r3, r2
 8007396:	2b08      	cmp	r3, #8
 8007398:	d11d      	bne.n	80073d6 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	2209      	movs	r2, #9
 80073a0:	4252      	negs	r2, r2
 80073a2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	2204      	movs	r2, #4
 80073a8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	69db      	ldr	r3, [r3, #28]
 80073b0:	2203      	movs	r2, #3
 80073b2:	4013      	ands	r3, r2
 80073b4:	d004      	beq.n	80073c0 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	0018      	movs	r0, r3
 80073ba:	f000 f993 	bl	80076e4 <HAL_TIM_IC_CaptureCallback>
 80073be:	e007      	b.n	80073d0 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	0018      	movs	r0, r3
 80073c4:	f000 f986 	bl	80076d4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	0018      	movs	r0, r3
 80073cc:	f000 f992 	bl	80076f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	2200      	movs	r2, #0
 80073d4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	691b      	ldr	r3, [r3, #16]
 80073dc:	2210      	movs	r2, #16
 80073de:	4013      	ands	r3, r2
 80073e0:	2b10      	cmp	r3, #16
 80073e2:	d125      	bne.n	8007430 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	68db      	ldr	r3, [r3, #12]
 80073ea:	2210      	movs	r2, #16
 80073ec:	4013      	ands	r3, r2
 80073ee:	2b10      	cmp	r3, #16
 80073f0:	d11e      	bne.n	8007430 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	2211      	movs	r2, #17
 80073f8:	4252      	negs	r2, r2
 80073fa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	2208      	movs	r2, #8
 8007400:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	69da      	ldr	r2, [r3, #28]
 8007408:	23c0      	movs	r3, #192	; 0xc0
 800740a:	009b      	lsls	r3, r3, #2
 800740c:	4013      	ands	r3, r2
 800740e:	d004      	beq.n	800741a <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	0018      	movs	r0, r3
 8007414:	f000 f966 	bl	80076e4 <HAL_TIM_IC_CaptureCallback>
 8007418:	e007      	b.n	800742a <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	0018      	movs	r0, r3
 800741e:	f000 f959 	bl	80076d4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	0018      	movs	r0, r3
 8007426:	f000 f965 	bl	80076f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	2200      	movs	r2, #0
 800742e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	691b      	ldr	r3, [r3, #16]
 8007436:	2201      	movs	r2, #1
 8007438:	4013      	ands	r3, r2
 800743a:	2b01      	cmp	r3, #1
 800743c:	d10f      	bne.n	800745e <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	68db      	ldr	r3, [r3, #12]
 8007444:	2201      	movs	r2, #1
 8007446:	4013      	ands	r3, r2
 8007448:	2b01      	cmp	r3, #1
 800744a:	d108      	bne.n	800745e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	2202      	movs	r2, #2
 8007452:	4252      	negs	r2, r2
 8007454:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	0018      	movs	r0, r3
 800745a:	f7fc fa9b 	bl	8003994 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	691b      	ldr	r3, [r3, #16]
 8007464:	2280      	movs	r2, #128	; 0x80
 8007466:	4013      	ands	r3, r2
 8007468:	2b80      	cmp	r3, #128	; 0x80
 800746a:	d10f      	bne.n	800748c <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	68db      	ldr	r3, [r3, #12]
 8007472:	2280      	movs	r2, #128	; 0x80
 8007474:	4013      	ands	r3, r2
 8007476:	2b80      	cmp	r3, #128	; 0x80
 8007478:	d108      	bne.n	800748c <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	2281      	movs	r2, #129	; 0x81
 8007480:	4252      	negs	r2, r2
 8007482:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	0018      	movs	r0, r3
 8007488:	f000 fac6 	bl	8007a18 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	691a      	ldr	r2, [r3, #16]
 8007492:	2380      	movs	r3, #128	; 0x80
 8007494:	005b      	lsls	r3, r3, #1
 8007496:	401a      	ands	r2, r3
 8007498:	2380      	movs	r3, #128	; 0x80
 800749a:	005b      	lsls	r3, r3, #1
 800749c:	429a      	cmp	r2, r3
 800749e:	d10e      	bne.n	80074be <HAL_TIM_IRQHandler+0x1fa>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	68db      	ldr	r3, [r3, #12]
 80074a6:	2280      	movs	r2, #128	; 0x80
 80074a8:	4013      	ands	r3, r2
 80074aa:	2b80      	cmp	r3, #128	; 0x80
 80074ac:	d107      	bne.n	80074be <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	4a1c      	ldr	r2, [pc, #112]	; (8007524 <HAL_TIM_IRQHandler+0x260>)
 80074b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	0018      	movs	r0, r3
 80074ba:	f000 fab5 	bl	8007a28 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	691b      	ldr	r3, [r3, #16]
 80074c4:	2240      	movs	r2, #64	; 0x40
 80074c6:	4013      	ands	r3, r2
 80074c8:	2b40      	cmp	r3, #64	; 0x40
 80074ca:	d10f      	bne.n	80074ec <HAL_TIM_IRQHandler+0x228>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	68db      	ldr	r3, [r3, #12]
 80074d2:	2240      	movs	r2, #64	; 0x40
 80074d4:	4013      	ands	r3, r2
 80074d6:	2b40      	cmp	r3, #64	; 0x40
 80074d8:	d108      	bne.n	80074ec <HAL_TIM_IRQHandler+0x228>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	2241      	movs	r2, #65	; 0x41
 80074e0:	4252      	negs	r2, r2
 80074e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	0018      	movs	r0, r3
 80074e8:	f000 f90c 	bl	8007704 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	691b      	ldr	r3, [r3, #16]
 80074f2:	2220      	movs	r2, #32
 80074f4:	4013      	ands	r3, r2
 80074f6:	2b20      	cmp	r3, #32
 80074f8:	d10f      	bne.n	800751a <HAL_TIM_IRQHandler+0x256>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	68db      	ldr	r3, [r3, #12]
 8007500:	2220      	movs	r2, #32
 8007502:	4013      	ands	r3, r2
 8007504:	2b20      	cmp	r3, #32
 8007506:	d108      	bne.n	800751a <HAL_TIM_IRQHandler+0x256>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	2221      	movs	r2, #33	; 0x21
 800750e:	4252      	negs	r2, r2
 8007510:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	0018      	movs	r0, r3
 8007516:	f000 fa77 	bl	8007a08 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800751a:	46c0      	nop			; (mov r8, r8)
 800751c:	46bd      	mov	sp, r7
 800751e:	b002      	add	sp, #8
 8007520:	bd80      	pop	{r7, pc}
 8007522:	46c0      	nop			; (mov r8, r8)
 8007524:	fffffeff 	.word	0xfffffeff

08007528 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007528:	b580      	push	{r7, lr}
 800752a:	b084      	sub	sp, #16
 800752c:	af00      	add	r7, sp, #0
 800752e:	6078      	str	r0, [r7, #4]
 8007530:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007532:	230f      	movs	r3, #15
 8007534:	18fb      	adds	r3, r7, r3
 8007536:	2200      	movs	r2, #0
 8007538:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	223c      	movs	r2, #60	; 0x3c
 800753e:	5c9b      	ldrb	r3, [r3, r2]
 8007540:	2b01      	cmp	r3, #1
 8007542:	d101      	bne.n	8007548 <HAL_TIM_ConfigClockSource+0x20>
 8007544:	2302      	movs	r3, #2
 8007546:	e0bc      	b.n	80076c2 <HAL_TIM_ConfigClockSource+0x19a>
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	223c      	movs	r2, #60	; 0x3c
 800754c:	2101      	movs	r1, #1
 800754e:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	223d      	movs	r2, #61	; 0x3d
 8007554:	2102      	movs	r1, #2
 8007556:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	689b      	ldr	r3, [r3, #8]
 800755e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007560:	68bb      	ldr	r3, [r7, #8]
 8007562:	4a5a      	ldr	r2, [pc, #360]	; (80076cc <HAL_TIM_ConfigClockSource+0x1a4>)
 8007564:	4013      	ands	r3, r2
 8007566:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007568:	68bb      	ldr	r3, [r7, #8]
 800756a:	4a59      	ldr	r2, [pc, #356]	; (80076d0 <HAL_TIM_ConfigClockSource+0x1a8>)
 800756c:	4013      	ands	r3, r2
 800756e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	68ba      	ldr	r2, [r7, #8]
 8007576:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007578:	683b      	ldr	r3, [r7, #0]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	2280      	movs	r2, #128	; 0x80
 800757e:	0192      	lsls	r2, r2, #6
 8007580:	4293      	cmp	r3, r2
 8007582:	d040      	beq.n	8007606 <HAL_TIM_ConfigClockSource+0xde>
 8007584:	2280      	movs	r2, #128	; 0x80
 8007586:	0192      	lsls	r2, r2, #6
 8007588:	4293      	cmp	r3, r2
 800758a:	d900      	bls.n	800758e <HAL_TIM_ConfigClockSource+0x66>
 800758c:	e088      	b.n	80076a0 <HAL_TIM_ConfigClockSource+0x178>
 800758e:	2280      	movs	r2, #128	; 0x80
 8007590:	0152      	lsls	r2, r2, #5
 8007592:	4293      	cmp	r3, r2
 8007594:	d100      	bne.n	8007598 <HAL_TIM_ConfigClockSource+0x70>
 8007596:	e088      	b.n	80076aa <HAL_TIM_ConfigClockSource+0x182>
 8007598:	2280      	movs	r2, #128	; 0x80
 800759a:	0152      	lsls	r2, r2, #5
 800759c:	4293      	cmp	r3, r2
 800759e:	d900      	bls.n	80075a2 <HAL_TIM_ConfigClockSource+0x7a>
 80075a0:	e07e      	b.n	80076a0 <HAL_TIM_ConfigClockSource+0x178>
 80075a2:	2b70      	cmp	r3, #112	; 0x70
 80075a4:	d018      	beq.n	80075d8 <HAL_TIM_ConfigClockSource+0xb0>
 80075a6:	d900      	bls.n	80075aa <HAL_TIM_ConfigClockSource+0x82>
 80075a8:	e07a      	b.n	80076a0 <HAL_TIM_ConfigClockSource+0x178>
 80075aa:	2b60      	cmp	r3, #96	; 0x60
 80075ac:	d04f      	beq.n	800764e <HAL_TIM_ConfigClockSource+0x126>
 80075ae:	d900      	bls.n	80075b2 <HAL_TIM_ConfigClockSource+0x8a>
 80075b0:	e076      	b.n	80076a0 <HAL_TIM_ConfigClockSource+0x178>
 80075b2:	2b50      	cmp	r3, #80	; 0x50
 80075b4:	d03b      	beq.n	800762e <HAL_TIM_ConfigClockSource+0x106>
 80075b6:	d900      	bls.n	80075ba <HAL_TIM_ConfigClockSource+0x92>
 80075b8:	e072      	b.n	80076a0 <HAL_TIM_ConfigClockSource+0x178>
 80075ba:	2b40      	cmp	r3, #64	; 0x40
 80075bc:	d057      	beq.n	800766e <HAL_TIM_ConfigClockSource+0x146>
 80075be:	d900      	bls.n	80075c2 <HAL_TIM_ConfigClockSource+0x9a>
 80075c0:	e06e      	b.n	80076a0 <HAL_TIM_ConfigClockSource+0x178>
 80075c2:	2b30      	cmp	r3, #48	; 0x30
 80075c4:	d063      	beq.n	800768e <HAL_TIM_ConfigClockSource+0x166>
 80075c6:	d86b      	bhi.n	80076a0 <HAL_TIM_ConfigClockSource+0x178>
 80075c8:	2b20      	cmp	r3, #32
 80075ca:	d060      	beq.n	800768e <HAL_TIM_ConfigClockSource+0x166>
 80075cc:	d868      	bhi.n	80076a0 <HAL_TIM_ConfigClockSource+0x178>
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d05d      	beq.n	800768e <HAL_TIM_ConfigClockSource+0x166>
 80075d2:	2b10      	cmp	r3, #16
 80075d4:	d05b      	beq.n	800768e <HAL_TIM_ConfigClockSource+0x166>
 80075d6:	e063      	b.n	80076a0 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	6818      	ldr	r0, [r3, #0]
 80075dc:	683b      	ldr	r3, [r7, #0]
 80075de:	6899      	ldr	r1, [r3, #8]
 80075e0:	683b      	ldr	r3, [r7, #0]
 80075e2:	685a      	ldr	r2, [r3, #4]
 80075e4:	683b      	ldr	r3, [r7, #0]
 80075e6:	68db      	ldr	r3, [r3, #12]
 80075e8:	f000 f986 	bl	80078f8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	689b      	ldr	r3, [r3, #8]
 80075f2:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80075f4:	68bb      	ldr	r3, [r7, #8]
 80075f6:	2277      	movs	r2, #119	; 0x77
 80075f8:	4313      	orrs	r3, r2
 80075fa:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	68ba      	ldr	r2, [r7, #8]
 8007602:	609a      	str	r2, [r3, #8]
      break;
 8007604:	e052      	b.n	80076ac <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	6818      	ldr	r0, [r3, #0]
 800760a:	683b      	ldr	r3, [r7, #0]
 800760c:	6899      	ldr	r1, [r3, #8]
 800760e:	683b      	ldr	r3, [r7, #0]
 8007610:	685a      	ldr	r2, [r3, #4]
 8007612:	683b      	ldr	r3, [r7, #0]
 8007614:	68db      	ldr	r3, [r3, #12]
 8007616:	f000 f96f 	bl	80078f8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	689a      	ldr	r2, [r3, #8]
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	2180      	movs	r1, #128	; 0x80
 8007626:	01c9      	lsls	r1, r1, #7
 8007628:	430a      	orrs	r2, r1
 800762a:	609a      	str	r2, [r3, #8]
      break;
 800762c:	e03e      	b.n	80076ac <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	6818      	ldr	r0, [r3, #0]
 8007632:	683b      	ldr	r3, [r7, #0]
 8007634:	6859      	ldr	r1, [r3, #4]
 8007636:	683b      	ldr	r3, [r7, #0]
 8007638:	68db      	ldr	r3, [r3, #12]
 800763a:	001a      	movs	r2, r3
 800763c:	f000 f8e0 	bl	8007800 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	2150      	movs	r1, #80	; 0x50
 8007646:	0018      	movs	r0, r3
 8007648:	f000 f93a 	bl	80078c0 <TIM_ITRx_SetConfig>
      break;
 800764c:	e02e      	b.n	80076ac <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	6818      	ldr	r0, [r3, #0]
 8007652:	683b      	ldr	r3, [r7, #0]
 8007654:	6859      	ldr	r1, [r3, #4]
 8007656:	683b      	ldr	r3, [r7, #0]
 8007658:	68db      	ldr	r3, [r3, #12]
 800765a:	001a      	movs	r2, r3
 800765c:	f000 f8fe 	bl	800785c <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	2160      	movs	r1, #96	; 0x60
 8007666:	0018      	movs	r0, r3
 8007668:	f000 f92a 	bl	80078c0 <TIM_ITRx_SetConfig>
      break;
 800766c:	e01e      	b.n	80076ac <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	6818      	ldr	r0, [r3, #0]
 8007672:	683b      	ldr	r3, [r7, #0]
 8007674:	6859      	ldr	r1, [r3, #4]
 8007676:	683b      	ldr	r3, [r7, #0]
 8007678:	68db      	ldr	r3, [r3, #12]
 800767a:	001a      	movs	r2, r3
 800767c:	f000 f8c0 	bl	8007800 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	2140      	movs	r1, #64	; 0x40
 8007686:	0018      	movs	r0, r3
 8007688:	f000 f91a 	bl	80078c0 <TIM_ITRx_SetConfig>
      break;
 800768c:	e00e      	b.n	80076ac <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	681a      	ldr	r2, [r3, #0]
 8007692:	683b      	ldr	r3, [r7, #0]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	0019      	movs	r1, r3
 8007698:	0010      	movs	r0, r2
 800769a:	f000 f911 	bl	80078c0 <TIM_ITRx_SetConfig>
      break;
 800769e:	e005      	b.n	80076ac <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 80076a0:	230f      	movs	r3, #15
 80076a2:	18fb      	adds	r3, r7, r3
 80076a4:	2201      	movs	r2, #1
 80076a6:	701a      	strb	r2, [r3, #0]
      break;
 80076a8:	e000      	b.n	80076ac <HAL_TIM_ConfigClockSource+0x184>
      break;
 80076aa:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	223d      	movs	r2, #61	; 0x3d
 80076b0:	2101      	movs	r1, #1
 80076b2:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	223c      	movs	r2, #60	; 0x3c
 80076b8:	2100      	movs	r1, #0
 80076ba:	5499      	strb	r1, [r3, r2]

  return status;
 80076bc:	230f      	movs	r3, #15
 80076be:	18fb      	adds	r3, r7, r3
 80076c0:	781b      	ldrb	r3, [r3, #0]
}
 80076c2:	0018      	movs	r0, r3
 80076c4:	46bd      	mov	sp, r7
 80076c6:	b004      	add	sp, #16
 80076c8:	bd80      	pop	{r7, pc}
 80076ca:	46c0      	nop			; (mov r8, r8)
 80076cc:	ffceff88 	.word	0xffceff88
 80076d0:	ffff00ff 	.word	0xffff00ff

080076d4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80076d4:	b580      	push	{r7, lr}
 80076d6:	b082      	sub	sp, #8
 80076d8:	af00      	add	r7, sp, #0
 80076da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80076dc:	46c0      	nop			; (mov r8, r8)
 80076de:	46bd      	mov	sp, r7
 80076e0:	b002      	add	sp, #8
 80076e2:	bd80      	pop	{r7, pc}

080076e4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80076e4:	b580      	push	{r7, lr}
 80076e6:	b082      	sub	sp, #8
 80076e8:	af00      	add	r7, sp, #0
 80076ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80076ec:	46c0      	nop			; (mov r8, r8)
 80076ee:	46bd      	mov	sp, r7
 80076f0:	b002      	add	sp, #8
 80076f2:	bd80      	pop	{r7, pc}

080076f4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80076f4:	b580      	push	{r7, lr}
 80076f6:	b082      	sub	sp, #8
 80076f8:	af00      	add	r7, sp, #0
 80076fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80076fc:	46c0      	nop			; (mov r8, r8)
 80076fe:	46bd      	mov	sp, r7
 8007700:	b002      	add	sp, #8
 8007702:	bd80      	pop	{r7, pc}

08007704 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007704:	b580      	push	{r7, lr}
 8007706:	b082      	sub	sp, #8
 8007708:	af00      	add	r7, sp, #0
 800770a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800770c:	46c0      	nop			; (mov r8, r8)
 800770e:	46bd      	mov	sp, r7
 8007710:	b002      	add	sp, #8
 8007712:	bd80      	pop	{r7, pc}

08007714 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007714:	b580      	push	{r7, lr}
 8007716:	b084      	sub	sp, #16
 8007718:	af00      	add	r7, sp, #0
 800771a:	6078      	str	r0, [r7, #4]
 800771c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	4a30      	ldr	r2, [pc, #192]	; (80077e8 <TIM_Base_SetConfig+0xd4>)
 8007728:	4293      	cmp	r3, r2
 800772a:	d008      	beq.n	800773e <TIM_Base_SetConfig+0x2a>
 800772c:	687a      	ldr	r2, [r7, #4]
 800772e:	2380      	movs	r3, #128	; 0x80
 8007730:	05db      	lsls	r3, r3, #23
 8007732:	429a      	cmp	r2, r3
 8007734:	d003      	beq.n	800773e <TIM_Base_SetConfig+0x2a>
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	4a2c      	ldr	r2, [pc, #176]	; (80077ec <TIM_Base_SetConfig+0xd8>)
 800773a:	4293      	cmp	r3, r2
 800773c:	d108      	bne.n	8007750 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800773e:	68fb      	ldr	r3, [r7, #12]
 8007740:	2270      	movs	r2, #112	; 0x70
 8007742:	4393      	bics	r3, r2
 8007744:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007746:	683b      	ldr	r3, [r7, #0]
 8007748:	685b      	ldr	r3, [r3, #4]
 800774a:	68fa      	ldr	r2, [r7, #12]
 800774c:	4313      	orrs	r3, r2
 800774e:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	4a25      	ldr	r2, [pc, #148]	; (80077e8 <TIM_Base_SetConfig+0xd4>)
 8007754:	4293      	cmp	r3, r2
 8007756:	d014      	beq.n	8007782 <TIM_Base_SetConfig+0x6e>
 8007758:	687a      	ldr	r2, [r7, #4]
 800775a:	2380      	movs	r3, #128	; 0x80
 800775c:	05db      	lsls	r3, r3, #23
 800775e:	429a      	cmp	r2, r3
 8007760:	d00f      	beq.n	8007782 <TIM_Base_SetConfig+0x6e>
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	4a21      	ldr	r2, [pc, #132]	; (80077ec <TIM_Base_SetConfig+0xd8>)
 8007766:	4293      	cmp	r3, r2
 8007768:	d00b      	beq.n	8007782 <TIM_Base_SetConfig+0x6e>
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	4a20      	ldr	r2, [pc, #128]	; (80077f0 <TIM_Base_SetConfig+0xdc>)
 800776e:	4293      	cmp	r3, r2
 8007770:	d007      	beq.n	8007782 <TIM_Base_SetConfig+0x6e>
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	4a1f      	ldr	r2, [pc, #124]	; (80077f4 <TIM_Base_SetConfig+0xe0>)
 8007776:	4293      	cmp	r3, r2
 8007778:	d003      	beq.n	8007782 <TIM_Base_SetConfig+0x6e>
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	4a1e      	ldr	r2, [pc, #120]	; (80077f8 <TIM_Base_SetConfig+0xe4>)
 800777e:	4293      	cmp	r3, r2
 8007780:	d108      	bne.n	8007794 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	4a1d      	ldr	r2, [pc, #116]	; (80077fc <TIM_Base_SetConfig+0xe8>)
 8007786:	4013      	ands	r3, r2
 8007788:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800778a:	683b      	ldr	r3, [r7, #0]
 800778c:	68db      	ldr	r3, [r3, #12]
 800778e:	68fa      	ldr	r2, [r7, #12]
 8007790:	4313      	orrs	r3, r2
 8007792:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	2280      	movs	r2, #128	; 0x80
 8007798:	4393      	bics	r3, r2
 800779a:	001a      	movs	r2, r3
 800779c:	683b      	ldr	r3, [r7, #0]
 800779e:	695b      	ldr	r3, [r3, #20]
 80077a0:	4313      	orrs	r3, r2
 80077a2:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	68fa      	ldr	r2, [r7, #12]
 80077a8:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80077aa:	683b      	ldr	r3, [r7, #0]
 80077ac:	689a      	ldr	r2, [r3, #8]
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80077b2:	683b      	ldr	r3, [r7, #0]
 80077b4:	681a      	ldr	r2, [r3, #0]
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	4a0a      	ldr	r2, [pc, #40]	; (80077e8 <TIM_Base_SetConfig+0xd4>)
 80077be:	4293      	cmp	r3, r2
 80077c0:	d007      	beq.n	80077d2 <TIM_Base_SetConfig+0xbe>
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	4a0b      	ldr	r2, [pc, #44]	; (80077f4 <TIM_Base_SetConfig+0xe0>)
 80077c6:	4293      	cmp	r3, r2
 80077c8:	d003      	beq.n	80077d2 <TIM_Base_SetConfig+0xbe>
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	4a0a      	ldr	r2, [pc, #40]	; (80077f8 <TIM_Base_SetConfig+0xe4>)
 80077ce:	4293      	cmp	r3, r2
 80077d0:	d103      	bne.n	80077da <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80077d2:	683b      	ldr	r3, [r7, #0]
 80077d4:	691a      	ldr	r2, [r3, #16]
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	2201      	movs	r2, #1
 80077de:	615a      	str	r2, [r3, #20]
}
 80077e0:	46c0      	nop			; (mov r8, r8)
 80077e2:	46bd      	mov	sp, r7
 80077e4:	b004      	add	sp, #16
 80077e6:	bd80      	pop	{r7, pc}
 80077e8:	40012c00 	.word	0x40012c00
 80077ec:	40000400 	.word	0x40000400
 80077f0:	40002000 	.word	0x40002000
 80077f4:	40014400 	.word	0x40014400
 80077f8:	40014800 	.word	0x40014800
 80077fc:	fffffcff 	.word	0xfffffcff

08007800 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007800:	b580      	push	{r7, lr}
 8007802:	b086      	sub	sp, #24
 8007804:	af00      	add	r7, sp, #0
 8007806:	60f8      	str	r0, [r7, #12]
 8007808:	60b9      	str	r1, [r7, #8]
 800780a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	6a1b      	ldr	r3, [r3, #32]
 8007810:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	6a1b      	ldr	r3, [r3, #32]
 8007816:	2201      	movs	r2, #1
 8007818:	4393      	bics	r3, r2
 800781a:	001a      	movs	r2, r3
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	699b      	ldr	r3, [r3, #24]
 8007824:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007826:	693b      	ldr	r3, [r7, #16]
 8007828:	22f0      	movs	r2, #240	; 0xf0
 800782a:	4393      	bics	r3, r2
 800782c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	011b      	lsls	r3, r3, #4
 8007832:	693a      	ldr	r2, [r7, #16]
 8007834:	4313      	orrs	r3, r2
 8007836:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007838:	697b      	ldr	r3, [r7, #20]
 800783a:	220a      	movs	r2, #10
 800783c:	4393      	bics	r3, r2
 800783e:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007840:	697a      	ldr	r2, [r7, #20]
 8007842:	68bb      	ldr	r3, [r7, #8]
 8007844:	4313      	orrs	r3, r2
 8007846:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	693a      	ldr	r2, [r7, #16]
 800784c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	697a      	ldr	r2, [r7, #20]
 8007852:	621a      	str	r2, [r3, #32]
}
 8007854:	46c0      	nop			; (mov r8, r8)
 8007856:	46bd      	mov	sp, r7
 8007858:	b006      	add	sp, #24
 800785a:	bd80      	pop	{r7, pc}

0800785c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800785c:	b580      	push	{r7, lr}
 800785e:	b086      	sub	sp, #24
 8007860:	af00      	add	r7, sp, #0
 8007862:	60f8      	str	r0, [r7, #12]
 8007864:	60b9      	str	r1, [r7, #8]
 8007866:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	6a1b      	ldr	r3, [r3, #32]
 800786c:	2210      	movs	r2, #16
 800786e:	4393      	bics	r3, r2
 8007870:	001a      	movs	r2, r3
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	699b      	ldr	r3, [r3, #24]
 800787a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	6a1b      	ldr	r3, [r3, #32]
 8007880:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007882:	697b      	ldr	r3, [r7, #20]
 8007884:	4a0d      	ldr	r2, [pc, #52]	; (80078bc <TIM_TI2_ConfigInputStage+0x60>)
 8007886:	4013      	ands	r3, r2
 8007888:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	031b      	lsls	r3, r3, #12
 800788e:	697a      	ldr	r2, [r7, #20]
 8007890:	4313      	orrs	r3, r2
 8007892:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007894:	693b      	ldr	r3, [r7, #16]
 8007896:	22a0      	movs	r2, #160	; 0xa0
 8007898:	4393      	bics	r3, r2
 800789a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800789c:	68bb      	ldr	r3, [r7, #8]
 800789e:	011b      	lsls	r3, r3, #4
 80078a0:	693a      	ldr	r2, [r7, #16]
 80078a2:	4313      	orrs	r3, r2
 80078a4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	697a      	ldr	r2, [r7, #20]
 80078aa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	693a      	ldr	r2, [r7, #16]
 80078b0:	621a      	str	r2, [r3, #32]
}
 80078b2:	46c0      	nop			; (mov r8, r8)
 80078b4:	46bd      	mov	sp, r7
 80078b6:	b006      	add	sp, #24
 80078b8:	bd80      	pop	{r7, pc}
 80078ba:	46c0      	nop			; (mov r8, r8)
 80078bc:	ffff0fff 	.word	0xffff0fff

080078c0 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80078c0:	b580      	push	{r7, lr}
 80078c2:	b084      	sub	sp, #16
 80078c4:	af00      	add	r7, sp, #0
 80078c6:	6078      	str	r0, [r7, #4]
 80078c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	689b      	ldr	r3, [r3, #8]
 80078ce:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	4a08      	ldr	r2, [pc, #32]	; (80078f4 <TIM_ITRx_SetConfig+0x34>)
 80078d4:	4013      	ands	r3, r2
 80078d6:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80078d8:	683a      	ldr	r2, [r7, #0]
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	4313      	orrs	r3, r2
 80078de:	2207      	movs	r2, #7
 80078e0:	4313      	orrs	r3, r2
 80078e2:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	68fa      	ldr	r2, [r7, #12]
 80078e8:	609a      	str	r2, [r3, #8]
}
 80078ea:	46c0      	nop			; (mov r8, r8)
 80078ec:	46bd      	mov	sp, r7
 80078ee:	b004      	add	sp, #16
 80078f0:	bd80      	pop	{r7, pc}
 80078f2:	46c0      	nop			; (mov r8, r8)
 80078f4:	ffcfff8f 	.word	0xffcfff8f

080078f8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80078f8:	b580      	push	{r7, lr}
 80078fa:	b086      	sub	sp, #24
 80078fc:	af00      	add	r7, sp, #0
 80078fe:	60f8      	str	r0, [r7, #12]
 8007900:	60b9      	str	r1, [r7, #8]
 8007902:	607a      	str	r2, [r7, #4]
 8007904:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	689b      	ldr	r3, [r3, #8]
 800790a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800790c:	697b      	ldr	r3, [r7, #20]
 800790e:	4a09      	ldr	r2, [pc, #36]	; (8007934 <TIM_ETR_SetConfig+0x3c>)
 8007910:	4013      	ands	r3, r2
 8007912:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007914:	683b      	ldr	r3, [r7, #0]
 8007916:	021a      	lsls	r2, r3, #8
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	431a      	orrs	r2, r3
 800791c:	68bb      	ldr	r3, [r7, #8]
 800791e:	4313      	orrs	r3, r2
 8007920:	697a      	ldr	r2, [r7, #20]
 8007922:	4313      	orrs	r3, r2
 8007924:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	697a      	ldr	r2, [r7, #20]
 800792a:	609a      	str	r2, [r3, #8]
}
 800792c:	46c0      	nop			; (mov r8, r8)
 800792e:	46bd      	mov	sp, r7
 8007930:	b006      	add	sp, #24
 8007932:	bd80      	pop	{r7, pc}
 8007934:	ffff00ff 	.word	0xffff00ff

08007938 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007938:	b580      	push	{r7, lr}
 800793a:	b084      	sub	sp, #16
 800793c:	af00      	add	r7, sp, #0
 800793e:	6078      	str	r0, [r7, #4]
 8007940:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	223c      	movs	r2, #60	; 0x3c
 8007946:	5c9b      	ldrb	r3, [r3, r2]
 8007948:	2b01      	cmp	r3, #1
 800794a:	d101      	bne.n	8007950 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800794c:	2302      	movs	r3, #2
 800794e:	e050      	b.n	80079f2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	223c      	movs	r2, #60	; 0x3c
 8007954:	2101      	movs	r1, #1
 8007956:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	223d      	movs	r2, #61	; 0x3d
 800795c:	2102      	movs	r1, #2
 800795e:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	685b      	ldr	r3, [r3, #4]
 8007966:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	689b      	ldr	r3, [r3, #8]
 800796e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	4a21      	ldr	r2, [pc, #132]	; (80079fc <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8007976:	4293      	cmp	r3, r2
 8007978:	d108      	bne.n	800798c <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	4a20      	ldr	r2, [pc, #128]	; (8007a00 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800797e:	4013      	ands	r3, r2
 8007980:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007982:	683b      	ldr	r3, [r7, #0]
 8007984:	685b      	ldr	r3, [r3, #4]
 8007986:	68fa      	ldr	r2, [r7, #12]
 8007988:	4313      	orrs	r3, r2
 800798a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	2270      	movs	r2, #112	; 0x70
 8007990:	4393      	bics	r3, r2
 8007992:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007994:	683b      	ldr	r3, [r7, #0]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	68fa      	ldr	r2, [r7, #12]
 800799a:	4313      	orrs	r3, r2
 800799c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	68fa      	ldr	r2, [r7, #12]
 80079a4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	4a14      	ldr	r2, [pc, #80]	; (80079fc <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80079ac:	4293      	cmp	r3, r2
 80079ae:	d00a      	beq.n	80079c6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	681a      	ldr	r2, [r3, #0]
 80079b4:	2380      	movs	r3, #128	; 0x80
 80079b6:	05db      	lsls	r3, r3, #23
 80079b8:	429a      	cmp	r2, r3
 80079ba:	d004      	beq.n	80079c6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	4a10      	ldr	r2, [pc, #64]	; (8007a04 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80079c2:	4293      	cmp	r3, r2
 80079c4:	d10c      	bne.n	80079e0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80079c6:	68bb      	ldr	r3, [r7, #8]
 80079c8:	2280      	movs	r2, #128	; 0x80
 80079ca:	4393      	bics	r3, r2
 80079cc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80079ce:	683b      	ldr	r3, [r7, #0]
 80079d0:	689b      	ldr	r3, [r3, #8]
 80079d2:	68ba      	ldr	r2, [r7, #8]
 80079d4:	4313      	orrs	r3, r2
 80079d6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	68ba      	ldr	r2, [r7, #8]
 80079de:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	223d      	movs	r2, #61	; 0x3d
 80079e4:	2101      	movs	r1, #1
 80079e6:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	223c      	movs	r2, #60	; 0x3c
 80079ec:	2100      	movs	r1, #0
 80079ee:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80079f0:	2300      	movs	r3, #0
}
 80079f2:	0018      	movs	r0, r3
 80079f4:	46bd      	mov	sp, r7
 80079f6:	b004      	add	sp, #16
 80079f8:	bd80      	pop	{r7, pc}
 80079fa:	46c0      	nop			; (mov r8, r8)
 80079fc:	40012c00 	.word	0x40012c00
 8007a00:	ff0fffff 	.word	0xff0fffff
 8007a04:	40000400 	.word	0x40000400

08007a08 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007a08:	b580      	push	{r7, lr}
 8007a0a:	b082      	sub	sp, #8
 8007a0c:	af00      	add	r7, sp, #0
 8007a0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007a10:	46c0      	nop			; (mov r8, r8)
 8007a12:	46bd      	mov	sp, r7
 8007a14:	b002      	add	sp, #8
 8007a16:	bd80      	pop	{r7, pc}

08007a18 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007a18:	b580      	push	{r7, lr}
 8007a1a:	b082      	sub	sp, #8
 8007a1c:	af00      	add	r7, sp, #0
 8007a1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007a20:	46c0      	nop			; (mov r8, r8)
 8007a22:	46bd      	mov	sp, r7
 8007a24:	b002      	add	sp, #8
 8007a26:	bd80      	pop	{r7, pc}

08007a28 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007a28:	b580      	push	{r7, lr}
 8007a2a:	b082      	sub	sp, #8
 8007a2c:	af00      	add	r7, sp, #0
 8007a2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007a30:	46c0      	nop			; (mov r8, r8)
 8007a32:	46bd      	mov	sp, r7
 8007a34:	b002      	add	sp, #8
 8007a36:	bd80      	pop	{r7, pc}

08007a38 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007a38:	b580      	push	{r7, lr}
 8007a3a:	b082      	sub	sp, #8
 8007a3c:	af00      	add	r7, sp, #0
 8007a3e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d101      	bne.n	8007a4a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007a46:	2301      	movs	r3, #1
 8007a48:	e046      	b.n	8007ad8 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	2288      	movs	r2, #136	; 0x88
 8007a4e:	589b      	ldr	r3, [r3, r2]
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	d107      	bne.n	8007a64 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	2284      	movs	r2, #132	; 0x84
 8007a58:	2100      	movs	r1, #0
 8007a5a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	0018      	movs	r0, r3
 8007a60:	f7fc fe20 	bl	80046a4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	2288      	movs	r2, #136	; 0x88
 8007a68:	2124      	movs	r1, #36	; 0x24
 8007a6a:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	681a      	ldr	r2, [r3, #0]
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	2101      	movs	r1, #1
 8007a78:	438a      	bics	r2, r1
 8007a7a:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	0018      	movs	r0, r3
 8007a80:	f000 f9ae 	bl	8007de0 <UART_SetConfig>
 8007a84:	0003      	movs	r3, r0
 8007a86:	2b01      	cmp	r3, #1
 8007a88:	d101      	bne.n	8007a8e <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 8007a8a:	2301      	movs	r3, #1
 8007a8c:	e024      	b.n	8007ad8 <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	d003      	beq.n	8007a9e <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	0018      	movs	r0, r3
 8007a9a:	f000 fc19 	bl	80082d0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	685a      	ldr	r2, [r3, #4]
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	490d      	ldr	r1, [pc, #52]	; (8007ae0 <HAL_UART_Init+0xa8>)
 8007aaa:	400a      	ands	r2, r1
 8007aac:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	689a      	ldr	r2, [r3, #8]
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	212a      	movs	r1, #42	; 0x2a
 8007aba:	438a      	bics	r2, r1
 8007abc:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	681a      	ldr	r2, [r3, #0]
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	2101      	movs	r1, #1
 8007aca:	430a      	orrs	r2, r1
 8007acc:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	0018      	movs	r0, r3
 8007ad2:	f000 fcb1 	bl	8008438 <UART_CheckIdleState>
 8007ad6:	0003      	movs	r3, r0
}
 8007ad8:	0018      	movs	r0, r3
 8007ada:	46bd      	mov	sp, r7
 8007adc:	b002      	add	sp, #8
 8007ade:	bd80      	pop	{r7, pc}
 8007ae0:	ffffb7ff 	.word	0xffffb7ff

08007ae4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007ae4:	b580      	push	{r7, lr}
 8007ae6:	b08a      	sub	sp, #40	; 0x28
 8007ae8:	af02      	add	r7, sp, #8
 8007aea:	60f8      	str	r0, [r7, #12]
 8007aec:	60b9      	str	r1, [r7, #8]
 8007aee:	603b      	str	r3, [r7, #0]
 8007af0:	1dbb      	adds	r3, r7, #6
 8007af2:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	2288      	movs	r2, #136	; 0x88
 8007af8:	589b      	ldr	r3, [r3, r2]
 8007afa:	2b20      	cmp	r3, #32
 8007afc:	d000      	beq.n	8007b00 <HAL_UART_Transmit+0x1c>
 8007afe:	e088      	b.n	8007c12 <HAL_UART_Transmit+0x12e>
  {
    if ((pData == NULL) || (Size == 0U))
 8007b00:	68bb      	ldr	r3, [r7, #8]
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d003      	beq.n	8007b0e <HAL_UART_Transmit+0x2a>
 8007b06:	1dbb      	adds	r3, r7, #6
 8007b08:	881b      	ldrh	r3, [r3, #0]
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	d101      	bne.n	8007b12 <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8007b0e:	2301      	movs	r3, #1
 8007b10:	e080      	b.n	8007c14 <HAL_UART_Transmit+0x130>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	689a      	ldr	r2, [r3, #8]
 8007b16:	2380      	movs	r3, #128	; 0x80
 8007b18:	015b      	lsls	r3, r3, #5
 8007b1a:	429a      	cmp	r2, r3
 8007b1c:	d109      	bne.n	8007b32 <HAL_UART_Transmit+0x4e>
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	691b      	ldr	r3, [r3, #16]
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	d105      	bne.n	8007b32 <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8007b26:	68bb      	ldr	r3, [r7, #8]
 8007b28:	2201      	movs	r2, #1
 8007b2a:	4013      	ands	r3, r2
 8007b2c:	d001      	beq.n	8007b32 <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8007b2e:	2301      	movs	r3, #1
 8007b30:	e070      	b.n	8007c14 <HAL_UART_Transmit+0x130>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	2290      	movs	r2, #144	; 0x90
 8007b36:	2100      	movs	r1, #0
 8007b38:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	2288      	movs	r2, #136	; 0x88
 8007b3e:	2121      	movs	r1, #33	; 0x21
 8007b40:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007b42:	f7fc ffc3 	bl	8004acc <HAL_GetTick>
 8007b46:	0003      	movs	r3, r0
 8007b48:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	1dba      	adds	r2, r7, #6
 8007b4e:	2154      	movs	r1, #84	; 0x54
 8007b50:	8812      	ldrh	r2, [r2, #0]
 8007b52:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	1dba      	adds	r2, r7, #6
 8007b58:	2156      	movs	r1, #86	; 0x56
 8007b5a:	8812      	ldrh	r2, [r2, #0]
 8007b5c:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	689a      	ldr	r2, [r3, #8]
 8007b62:	2380      	movs	r3, #128	; 0x80
 8007b64:	015b      	lsls	r3, r3, #5
 8007b66:	429a      	cmp	r2, r3
 8007b68:	d108      	bne.n	8007b7c <HAL_UART_Transmit+0x98>
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	691b      	ldr	r3, [r3, #16]
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d104      	bne.n	8007b7c <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8007b72:	2300      	movs	r3, #0
 8007b74:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007b76:	68bb      	ldr	r3, [r7, #8]
 8007b78:	61bb      	str	r3, [r7, #24]
 8007b7a:	e003      	b.n	8007b84 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8007b7c:	68bb      	ldr	r3, [r7, #8]
 8007b7e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007b80:	2300      	movs	r3, #0
 8007b82:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007b84:	e02c      	b.n	8007be0 <HAL_UART_Transmit+0xfc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007b86:	697a      	ldr	r2, [r7, #20]
 8007b88:	68f8      	ldr	r0, [r7, #12]
 8007b8a:	683b      	ldr	r3, [r7, #0]
 8007b8c:	9300      	str	r3, [sp, #0]
 8007b8e:	0013      	movs	r3, r2
 8007b90:	2200      	movs	r2, #0
 8007b92:	2180      	movs	r1, #128	; 0x80
 8007b94:	f000 fc9e 	bl	80084d4 <UART_WaitOnFlagUntilTimeout>
 8007b98:	1e03      	subs	r3, r0, #0
 8007b9a:	d001      	beq.n	8007ba0 <HAL_UART_Transmit+0xbc>
      {
        return HAL_TIMEOUT;
 8007b9c:	2303      	movs	r3, #3
 8007b9e:	e039      	b.n	8007c14 <HAL_UART_Transmit+0x130>
      }
      if (pdata8bits == NULL)
 8007ba0:	69fb      	ldr	r3, [r7, #28]
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	d10b      	bne.n	8007bbe <HAL_UART_Transmit+0xda>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007ba6:	69bb      	ldr	r3, [r7, #24]
 8007ba8:	881b      	ldrh	r3, [r3, #0]
 8007baa:	001a      	movs	r2, r3
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	05d2      	lsls	r2, r2, #23
 8007bb2:	0dd2      	lsrs	r2, r2, #23
 8007bb4:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8007bb6:	69bb      	ldr	r3, [r7, #24]
 8007bb8:	3302      	adds	r3, #2
 8007bba:	61bb      	str	r3, [r7, #24]
 8007bbc:	e007      	b.n	8007bce <HAL_UART_Transmit+0xea>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007bbe:	69fb      	ldr	r3, [r7, #28]
 8007bc0:	781a      	ldrb	r2, [r3, #0]
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8007bc8:	69fb      	ldr	r3, [r7, #28]
 8007bca:	3301      	adds	r3, #1
 8007bcc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	2256      	movs	r2, #86	; 0x56
 8007bd2:	5a9b      	ldrh	r3, [r3, r2]
 8007bd4:	b29b      	uxth	r3, r3
 8007bd6:	3b01      	subs	r3, #1
 8007bd8:	b299      	uxth	r1, r3
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	2256      	movs	r2, #86	; 0x56
 8007bde:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	2256      	movs	r2, #86	; 0x56
 8007be4:	5a9b      	ldrh	r3, [r3, r2]
 8007be6:	b29b      	uxth	r3, r3
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	d1cc      	bne.n	8007b86 <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007bec:	697a      	ldr	r2, [r7, #20]
 8007bee:	68f8      	ldr	r0, [r7, #12]
 8007bf0:	683b      	ldr	r3, [r7, #0]
 8007bf2:	9300      	str	r3, [sp, #0]
 8007bf4:	0013      	movs	r3, r2
 8007bf6:	2200      	movs	r2, #0
 8007bf8:	2140      	movs	r1, #64	; 0x40
 8007bfa:	f000 fc6b 	bl	80084d4 <UART_WaitOnFlagUntilTimeout>
 8007bfe:	1e03      	subs	r3, r0, #0
 8007c00:	d001      	beq.n	8007c06 <HAL_UART_Transmit+0x122>
    {
      return HAL_TIMEOUT;
 8007c02:	2303      	movs	r3, #3
 8007c04:	e006      	b.n	8007c14 <HAL_UART_Transmit+0x130>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	2288      	movs	r2, #136	; 0x88
 8007c0a:	2120      	movs	r1, #32
 8007c0c:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8007c0e:	2300      	movs	r3, #0
 8007c10:	e000      	b.n	8007c14 <HAL_UART_Transmit+0x130>
  }
  else
  {
    return HAL_BUSY;
 8007c12:	2302      	movs	r3, #2
  }
}
 8007c14:	0018      	movs	r0, r3
 8007c16:	46bd      	mov	sp, r7
 8007c18:	b008      	add	sp, #32
 8007c1a:	bd80      	pop	{r7, pc}

08007c1c <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007c1c:	b580      	push	{r7, lr}
 8007c1e:	b08a      	sub	sp, #40	; 0x28
 8007c20:	af02      	add	r7, sp, #8
 8007c22:	60f8      	str	r0, [r7, #12]
 8007c24:	60b9      	str	r1, [r7, #8]
 8007c26:	603b      	str	r3, [r7, #0]
 8007c28:	1dbb      	adds	r3, r7, #6
 8007c2a:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	228c      	movs	r2, #140	; 0x8c
 8007c30:	589b      	ldr	r3, [r3, r2]
 8007c32:	2b20      	cmp	r3, #32
 8007c34:	d000      	beq.n	8007c38 <HAL_UART_Receive+0x1c>
 8007c36:	e0cc      	b.n	8007dd2 <HAL_UART_Receive+0x1b6>
  {
    if ((pData == NULL) || (Size == 0U))
 8007c38:	68bb      	ldr	r3, [r7, #8]
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d003      	beq.n	8007c46 <HAL_UART_Receive+0x2a>
 8007c3e:	1dbb      	adds	r3, r7, #6
 8007c40:	881b      	ldrh	r3, [r3, #0]
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d101      	bne.n	8007c4a <HAL_UART_Receive+0x2e>
    {
      return  HAL_ERROR;
 8007c46:	2301      	movs	r3, #1
 8007c48:	e0c4      	b.n	8007dd4 <HAL_UART_Receive+0x1b8>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	689a      	ldr	r2, [r3, #8]
 8007c4e:	2380      	movs	r3, #128	; 0x80
 8007c50:	015b      	lsls	r3, r3, #5
 8007c52:	429a      	cmp	r2, r3
 8007c54:	d109      	bne.n	8007c6a <HAL_UART_Receive+0x4e>
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	691b      	ldr	r3, [r3, #16]
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d105      	bne.n	8007c6a <HAL_UART_Receive+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8007c5e:	68bb      	ldr	r3, [r7, #8]
 8007c60:	2201      	movs	r2, #1
 8007c62:	4013      	ands	r3, r2
 8007c64:	d001      	beq.n	8007c6a <HAL_UART_Receive+0x4e>
      {
        return  HAL_ERROR;
 8007c66:	2301      	movs	r3, #1
 8007c68:	e0b4      	b.n	8007dd4 <HAL_UART_Receive+0x1b8>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	2290      	movs	r2, #144	; 0x90
 8007c6e:	2100      	movs	r1, #0
 8007c70:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	228c      	movs	r2, #140	; 0x8c
 8007c76:	2122      	movs	r1, #34	; 0x22
 8007c78:	5099      	str	r1, [r3, r2]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	2200      	movs	r2, #0
 8007c7e:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007c80:	f7fc ff24 	bl	8004acc <HAL_GetTick>
 8007c84:	0003      	movs	r3, r0
 8007c86:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	1dba      	adds	r2, r7, #6
 8007c8c:	215c      	movs	r1, #92	; 0x5c
 8007c8e:	8812      	ldrh	r2, [r2, #0]
 8007c90:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	1dba      	adds	r2, r7, #6
 8007c96:	215e      	movs	r1, #94	; 0x5e
 8007c98:	8812      	ldrh	r2, [r2, #0]
 8007c9a:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	689a      	ldr	r2, [r3, #8]
 8007ca0:	2380      	movs	r3, #128	; 0x80
 8007ca2:	015b      	lsls	r3, r3, #5
 8007ca4:	429a      	cmp	r2, r3
 8007ca6:	d10d      	bne.n	8007cc4 <HAL_UART_Receive+0xa8>
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	691b      	ldr	r3, [r3, #16]
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d104      	bne.n	8007cba <HAL_UART_Receive+0x9e>
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	2260      	movs	r2, #96	; 0x60
 8007cb4:	4949      	ldr	r1, [pc, #292]	; (8007ddc <HAL_UART_Receive+0x1c0>)
 8007cb6:	5299      	strh	r1, [r3, r2]
 8007cb8:	e02e      	b.n	8007d18 <HAL_UART_Receive+0xfc>
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	2260      	movs	r2, #96	; 0x60
 8007cbe:	21ff      	movs	r1, #255	; 0xff
 8007cc0:	5299      	strh	r1, [r3, r2]
 8007cc2:	e029      	b.n	8007d18 <HAL_UART_Receive+0xfc>
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	689b      	ldr	r3, [r3, #8]
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d10d      	bne.n	8007ce8 <HAL_UART_Receive+0xcc>
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	691b      	ldr	r3, [r3, #16]
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	d104      	bne.n	8007cde <HAL_UART_Receive+0xc2>
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	2260      	movs	r2, #96	; 0x60
 8007cd8:	21ff      	movs	r1, #255	; 0xff
 8007cda:	5299      	strh	r1, [r3, r2]
 8007cdc:	e01c      	b.n	8007d18 <HAL_UART_Receive+0xfc>
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	2260      	movs	r2, #96	; 0x60
 8007ce2:	217f      	movs	r1, #127	; 0x7f
 8007ce4:	5299      	strh	r1, [r3, r2]
 8007ce6:	e017      	b.n	8007d18 <HAL_UART_Receive+0xfc>
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	689a      	ldr	r2, [r3, #8]
 8007cec:	2380      	movs	r3, #128	; 0x80
 8007cee:	055b      	lsls	r3, r3, #21
 8007cf0:	429a      	cmp	r2, r3
 8007cf2:	d10d      	bne.n	8007d10 <HAL_UART_Receive+0xf4>
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	691b      	ldr	r3, [r3, #16]
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d104      	bne.n	8007d06 <HAL_UART_Receive+0xea>
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	2260      	movs	r2, #96	; 0x60
 8007d00:	217f      	movs	r1, #127	; 0x7f
 8007d02:	5299      	strh	r1, [r3, r2]
 8007d04:	e008      	b.n	8007d18 <HAL_UART_Receive+0xfc>
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	2260      	movs	r2, #96	; 0x60
 8007d0a:	213f      	movs	r1, #63	; 0x3f
 8007d0c:	5299      	strh	r1, [r3, r2]
 8007d0e:	e003      	b.n	8007d18 <HAL_UART_Receive+0xfc>
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	2260      	movs	r2, #96	; 0x60
 8007d14:	2100      	movs	r1, #0
 8007d16:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 8007d18:	2312      	movs	r3, #18
 8007d1a:	18fb      	adds	r3, r7, r3
 8007d1c:	68fa      	ldr	r2, [r7, #12]
 8007d1e:	2160      	movs	r1, #96	; 0x60
 8007d20:	5a52      	ldrh	r2, [r2, r1]
 8007d22:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	689a      	ldr	r2, [r3, #8]
 8007d28:	2380      	movs	r3, #128	; 0x80
 8007d2a:	015b      	lsls	r3, r3, #5
 8007d2c:	429a      	cmp	r2, r3
 8007d2e:	d108      	bne.n	8007d42 <HAL_UART_Receive+0x126>
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	691b      	ldr	r3, [r3, #16]
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	d104      	bne.n	8007d42 <HAL_UART_Receive+0x126>
    {
      pdata8bits  = NULL;
 8007d38:	2300      	movs	r3, #0
 8007d3a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8007d3c:	68bb      	ldr	r3, [r7, #8]
 8007d3e:	61bb      	str	r3, [r7, #24]
 8007d40:	e003      	b.n	8007d4a <HAL_UART_Receive+0x12e>
    }
    else
    {
      pdata8bits  = pData;
 8007d42:	68bb      	ldr	r3, [r7, #8]
 8007d44:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007d46:	2300      	movs	r3, #0
 8007d48:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8007d4a:	e036      	b.n	8007dba <HAL_UART_Receive+0x19e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8007d4c:	697a      	ldr	r2, [r7, #20]
 8007d4e:	68f8      	ldr	r0, [r7, #12]
 8007d50:	683b      	ldr	r3, [r7, #0]
 8007d52:	9300      	str	r3, [sp, #0]
 8007d54:	0013      	movs	r3, r2
 8007d56:	2200      	movs	r2, #0
 8007d58:	2120      	movs	r1, #32
 8007d5a:	f000 fbbb 	bl	80084d4 <UART_WaitOnFlagUntilTimeout>
 8007d5e:	1e03      	subs	r3, r0, #0
 8007d60:	d001      	beq.n	8007d66 <HAL_UART_Receive+0x14a>
      {
        return HAL_TIMEOUT;
 8007d62:	2303      	movs	r3, #3
 8007d64:	e036      	b.n	8007dd4 <HAL_UART_Receive+0x1b8>
      }
      if (pdata8bits == NULL)
 8007d66:	69fb      	ldr	r3, [r7, #28]
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	d10e      	bne.n	8007d8a <HAL_UART_Receive+0x16e>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d72:	b29b      	uxth	r3, r3
 8007d74:	2212      	movs	r2, #18
 8007d76:	18ba      	adds	r2, r7, r2
 8007d78:	8812      	ldrh	r2, [r2, #0]
 8007d7a:	4013      	ands	r3, r2
 8007d7c:	b29a      	uxth	r2, r3
 8007d7e:	69bb      	ldr	r3, [r7, #24]
 8007d80:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8007d82:	69bb      	ldr	r3, [r7, #24]
 8007d84:	3302      	adds	r3, #2
 8007d86:	61bb      	str	r3, [r7, #24]
 8007d88:	e00e      	b.n	8007da8 <HAL_UART_Receive+0x18c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d90:	b2db      	uxtb	r3, r3
 8007d92:	2212      	movs	r2, #18
 8007d94:	18ba      	adds	r2, r7, r2
 8007d96:	8812      	ldrh	r2, [r2, #0]
 8007d98:	b2d2      	uxtb	r2, r2
 8007d9a:	4013      	ands	r3, r2
 8007d9c:	b2da      	uxtb	r2, r3
 8007d9e:	69fb      	ldr	r3, [r7, #28]
 8007da0:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8007da2:	69fb      	ldr	r3, [r7, #28]
 8007da4:	3301      	adds	r3, #1
 8007da6:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	225e      	movs	r2, #94	; 0x5e
 8007dac:	5a9b      	ldrh	r3, [r3, r2]
 8007dae:	b29b      	uxth	r3, r3
 8007db0:	3b01      	subs	r3, #1
 8007db2:	b299      	uxth	r1, r3
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	225e      	movs	r2, #94	; 0x5e
 8007db8:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	225e      	movs	r2, #94	; 0x5e
 8007dbe:	5a9b      	ldrh	r3, [r3, r2]
 8007dc0:	b29b      	uxth	r3, r3
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	d1c2      	bne.n	8007d4c <HAL_UART_Receive+0x130>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	228c      	movs	r2, #140	; 0x8c
 8007dca:	2120      	movs	r1, #32
 8007dcc:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8007dce:	2300      	movs	r3, #0
 8007dd0:	e000      	b.n	8007dd4 <HAL_UART_Receive+0x1b8>
  }
  else
  {
    return HAL_BUSY;
 8007dd2:	2302      	movs	r3, #2
  }
}
 8007dd4:	0018      	movs	r0, r3
 8007dd6:	46bd      	mov	sp, r7
 8007dd8:	b008      	add	sp, #32
 8007dda:	bd80      	pop	{r7, pc}
 8007ddc:	000001ff 	.word	0x000001ff

08007de0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007de0:	b5b0      	push	{r4, r5, r7, lr}
 8007de2:	b090      	sub	sp, #64	; 0x40
 8007de4:	af00      	add	r7, sp, #0
 8007de6:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007de8:	231a      	movs	r3, #26
 8007dea:	2220      	movs	r2, #32
 8007dec:	189b      	adds	r3, r3, r2
 8007dee:	19db      	adds	r3, r3, r7
 8007df0:	2200      	movs	r2, #0
 8007df2:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007df4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007df6:	689a      	ldr	r2, [r3, #8]
 8007df8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007dfa:	691b      	ldr	r3, [r3, #16]
 8007dfc:	431a      	orrs	r2, r3
 8007dfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e00:	695b      	ldr	r3, [r3, #20]
 8007e02:	431a      	orrs	r2, r3
 8007e04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e06:	69db      	ldr	r3, [r3, #28]
 8007e08:	4313      	orrs	r3, r2
 8007e0a:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007e0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	4ac4      	ldr	r2, [pc, #784]	; (8008124 <UART_SetConfig+0x344>)
 8007e14:	4013      	ands	r3, r2
 8007e16:	0019      	movs	r1, r3
 8007e18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e1a:	681a      	ldr	r2, [r3, #0]
 8007e1c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007e1e:	430b      	orrs	r3, r1
 8007e20:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007e22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	685b      	ldr	r3, [r3, #4]
 8007e28:	4abf      	ldr	r2, [pc, #764]	; (8008128 <UART_SetConfig+0x348>)
 8007e2a:	4013      	ands	r3, r2
 8007e2c:	0018      	movs	r0, r3
 8007e2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e30:	68d9      	ldr	r1, [r3, #12]
 8007e32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e34:	681a      	ldr	r2, [r3, #0]
 8007e36:	0003      	movs	r3, r0
 8007e38:	430b      	orrs	r3, r1
 8007e3a:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007e3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e3e:	699b      	ldr	r3, [r3, #24]
 8007e40:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007e42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	4ab9      	ldr	r2, [pc, #740]	; (800812c <UART_SetConfig+0x34c>)
 8007e48:	4293      	cmp	r3, r2
 8007e4a:	d004      	beq.n	8007e56 <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007e4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e4e:	6a1b      	ldr	r3, [r3, #32]
 8007e50:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8007e52:	4313      	orrs	r3, r2
 8007e54:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007e56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	689b      	ldr	r3, [r3, #8]
 8007e5c:	4ab4      	ldr	r2, [pc, #720]	; (8008130 <UART_SetConfig+0x350>)
 8007e5e:	4013      	ands	r3, r2
 8007e60:	0019      	movs	r1, r3
 8007e62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e64:	681a      	ldr	r2, [r3, #0]
 8007e66:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007e68:	430b      	orrs	r3, r1
 8007e6a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007e6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e72:	220f      	movs	r2, #15
 8007e74:	4393      	bics	r3, r2
 8007e76:	0018      	movs	r0, r3
 8007e78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e7a:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8007e7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e7e:	681a      	ldr	r2, [r3, #0]
 8007e80:	0003      	movs	r3, r0
 8007e82:	430b      	orrs	r3, r1
 8007e84:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007e86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	4aaa      	ldr	r2, [pc, #680]	; (8008134 <UART_SetConfig+0x354>)
 8007e8c:	4293      	cmp	r3, r2
 8007e8e:	d131      	bne.n	8007ef4 <UART_SetConfig+0x114>
 8007e90:	4ba9      	ldr	r3, [pc, #676]	; (8008138 <UART_SetConfig+0x358>)
 8007e92:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007e94:	2203      	movs	r2, #3
 8007e96:	4013      	ands	r3, r2
 8007e98:	2b03      	cmp	r3, #3
 8007e9a:	d01d      	beq.n	8007ed8 <UART_SetConfig+0xf8>
 8007e9c:	d823      	bhi.n	8007ee6 <UART_SetConfig+0x106>
 8007e9e:	2b02      	cmp	r3, #2
 8007ea0:	d00c      	beq.n	8007ebc <UART_SetConfig+0xdc>
 8007ea2:	d820      	bhi.n	8007ee6 <UART_SetConfig+0x106>
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	d002      	beq.n	8007eae <UART_SetConfig+0xce>
 8007ea8:	2b01      	cmp	r3, #1
 8007eaa:	d00e      	beq.n	8007eca <UART_SetConfig+0xea>
 8007eac:	e01b      	b.n	8007ee6 <UART_SetConfig+0x106>
 8007eae:	231b      	movs	r3, #27
 8007eb0:	2220      	movs	r2, #32
 8007eb2:	189b      	adds	r3, r3, r2
 8007eb4:	19db      	adds	r3, r3, r7
 8007eb6:	2200      	movs	r2, #0
 8007eb8:	701a      	strb	r2, [r3, #0]
 8007eba:	e071      	b.n	8007fa0 <UART_SetConfig+0x1c0>
 8007ebc:	231b      	movs	r3, #27
 8007ebe:	2220      	movs	r2, #32
 8007ec0:	189b      	adds	r3, r3, r2
 8007ec2:	19db      	adds	r3, r3, r7
 8007ec4:	2202      	movs	r2, #2
 8007ec6:	701a      	strb	r2, [r3, #0]
 8007ec8:	e06a      	b.n	8007fa0 <UART_SetConfig+0x1c0>
 8007eca:	231b      	movs	r3, #27
 8007ecc:	2220      	movs	r2, #32
 8007ece:	189b      	adds	r3, r3, r2
 8007ed0:	19db      	adds	r3, r3, r7
 8007ed2:	2204      	movs	r2, #4
 8007ed4:	701a      	strb	r2, [r3, #0]
 8007ed6:	e063      	b.n	8007fa0 <UART_SetConfig+0x1c0>
 8007ed8:	231b      	movs	r3, #27
 8007eda:	2220      	movs	r2, #32
 8007edc:	189b      	adds	r3, r3, r2
 8007ede:	19db      	adds	r3, r3, r7
 8007ee0:	2208      	movs	r2, #8
 8007ee2:	701a      	strb	r2, [r3, #0]
 8007ee4:	e05c      	b.n	8007fa0 <UART_SetConfig+0x1c0>
 8007ee6:	231b      	movs	r3, #27
 8007ee8:	2220      	movs	r2, #32
 8007eea:	189b      	adds	r3, r3, r2
 8007eec:	19db      	adds	r3, r3, r7
 8007eee:	2210      	movs	r2, #16
 8007ef0:	701a      	strb	r2, [r3, #0]
 8007ef2:	e055      	b.n	8007fa0 <UART_SetConfig+0x1c0>
 8007ef4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	4a90      	ldr	r2, [pc, #576]	; (800813c <UART_SetConfig+0x35c>)
 8007efa:	4293      	cmp	r3, r2
 8007efc:	d106      	bne.n	8007f0c <UART_SetConfig+0x12c>
 8007efe:	231b      	movs	r3, #27
 8007f00:	2220      	movs	r2, #32
 8007f02:	189b      	adds	r3, r3, r2
 8007f04:	19db      	adds	r3, r3, r7
 8007f06:	2200      	movs	r2, #0
 8007f08:	701a      	strb	r2, [r3, #0]
 8007f0a:	e049      	b.n	8007fa0 <UART_SetConfig+0x1c0>
 8007f0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	4a86      	ldr	r2, [pc, #536]	; (800812c <UART_SetConfig+0x34c>)
 8007f12:	4293      	cmp	r3, r2
 8007f14:	d13e      	bne.n	8007f94 <UART_SetConfig+0x1b4>
 8007f16:	4b88      	ldr	r3, [pc, #544]	; (8008138 <UART_SetConfig+0x358>)
 8007f18:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007f1a:	23c0      	movs	r3, #192	; 0xc0
 8007f1c:	011b      	lsls	r3, r3, #4
 8007f1e:	4013      	ands	r3, r2
 8007f20:	22c0      	movs	r2, #192	; 0xc0
 8007f22:	0112      	lsls	r2, r2, #4
 8007f24:	4293      	cmp	r3, r2
 8007f26:	d027      	beq.n	8007f78 <UART_SetConfig+0x198>
 8007f28:	22c0      	movs	r2, #192	; 0xc0
 8007f2a:	0112      	lsls	r2, r2, #4
 8007f2c:	4293      	cmp	r3, r2
 8007f2e:	d82a      	bhi.n	8007f86 <UART_SetConfig+0x1a6>
 8007f30:	2280      	movs	r2, #128	; 0x80
 8007f32:	0112      	lsls	r2, r2, #4
 8007f34:	4293      	cmp	r3, r2
 8007f36:	d011      	beq.n	8007f5c <UART_SetConfig+0x17c>
 8007f38:	2280      	movs	r2, #128	; 0x80
 8007f3a:	0112      	lsls	r2, r2, #4
 8007f3c:	4293      	cmp	r3, r2
 8007f3e:	d822      	bhi.n	8007f86 <UART_SetConfig+0x1a6>
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	d004      	beq.n	8007f4e <UART_SetConfig+0x16e>
 8007f44:	2280      	movs	r2, #128	; 0x80
 8007f46:	00d2      	lsls	r2, r2, #3
 8007f48:	4293      	cmp	r3, r2
 8007f4a:	d00e      	beq.n	8007f6a <UART_SetConfig+0x18a>
 8007f4c:	e01b      	b.n	8007f86 <UART_SetConfig+0x1a6>
 8007f4e:	231b      	movs	r3, #27
 8007f50:	2220      	movs	r2, #32
 8007f52:	189b      	adds	r3, r3, r2
 8007f54:	19db      	adds	r3, r3, r7
 8007f56:	2200      	movs	r2, #0
 8007f58:	701a      	strb	r2, [r3, #0]
 8007f5a:	e021      	b.n	8007fa0 <UART_SetConfig+0x1c0>
 8007f5c:	231b      	movs	r3, #27
 8007f5e:	2220      	movs	r2, #32
 8007f60:	189b      	adds	r3, r3, r2
 8007f62:	19db      	adds	r3, r3, r7
 8007f64:	2202      	movs	r2, #2
 8007f66:	701a      	strb	r2, [r3, #0]
 8007f68:	e01a      	b.n	8007fa0 <UART_SetConfig+0x1c0>
 8007f6a:	231b      	movs	r3, #27
 8007f6c:	2220      	movs	r2, #32
 8007f6e:	189b      	adds	r3, r3, r2
 8007f70:	19db      	adds	r3, r3, r7
 8007f72:	2204      	movs	r2, #4
 8007f74:	701a      	strb	r2, [r3, #0]
 8007f76:	e013      	b.n	8007fa0 <UART_SetConfig+0x1c0>
 8007f78:	231b      	movs	r3, #27
 8007f7a:	2220      	movs	r2, #32
 8007f7c:	189b      	adds	r3, r3, r2
 8007f7e:	19db      	adds	r3, r3, r7
 8007f80:	2208      	movs	r2, #8
 8007f82:	701a      	strb	r2, [r3, #0]
 8007f84:	e00c      	b.n	8007fa0 <UART_SetConfig+0x1c0>
 8007f86:	231b      	movs	r3, #27
 8007f88:	2220      	movs	r2, #32
 8007f8a:	189b      	adds	r3, r3, r2
 8007f8c:	19db      	adds	r3, r3, r7
 8007f8e:	2210      	movs	r2, #16
 8007f90:	701a      	strb	r2, [r3, #0]
 8007f92:	e005      	b.n	8007fa0 <UART_SetConfig+0x1c0>
 8007f94:	231b      	movs	r3, #27
 8007f96:	2220      	movs	r2, #32
 8007f98:	189b      	adds	r3, r3, r2
 8007f9a:	19db      	adds	r3, r3, r7
 8007f9c:	2210      	movs	r2, #16
 8007f9e:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007fa0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	4a61      	ldr	r2, [pc, #388]	; (800812c <UART_SetConfig+0x34c>)
 8007fa6:	4293      	cmp	r3, r2
 8007fa8:	d000      	beq.n	8007fac <UART_SetConfig+0x1cc>
 8007faa:	e092      	b.n	80080d2 <UART_SetConfig+0x2f2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007fac:	231b      	movs	r3, #27
 8007fae:	2220      	movs	r2, #32
 8007fb0:	189b      	adds	r3, r3, r2
 8007fb2:	19db      	adds	r3, r3, r7
 8007fb4:	781b      	ldrb	r3, [r3, #0]
 8007fb6:	2b08      	cmp	r3, #8
 8007fb8:	d015      	beq.n	8007fe6 <UART_SetConfig+0x206>
 8007fba:	dc18      	bgt.n	8007fee <UART_SetConfig+0x20e>
 8007fbc:	2b04      	cmp	r3, #4
 8007fbe:	d00d      	beq.n	8007fdc <UART_SetConfig+0x1fc>
 8007fc0:	dc15      	bgt.n	8007fee <UART_SetConfig+0x20e>
 8007fc2:	2b00      	cmp	r3, #0
 8007fc4:	d002      	beq.n	8007fcc <UART_SetConfig+0x1ec>
 8007fc6:	2b02      	cmp	r3, #2
 8007fc8:	d005      	beq.n	8007fd6 <UART_SetConfig+0x1f6>
 8007fca:	e010      	b.n	8007fee <UART_SetConfig+0x20e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007fcc:	f7fe ff3e 	bl	8006e4c <HAL_RCC_GetPCLK1Freq>
 8007fd0:	0003      	movs	r3, r0
 8007fd2:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007fd4:	e014      	b.n	8008000 <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007fd6:	4b5a      	ldr	r3, [pc, #360]	; (8008140 <UART_SetConfig+0x360>)
 8007fd8:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007fda:	e011      	b.n	8008000 <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007fdc:	f7fe feaa 	bl	8006d34 <HAL_RCC_GetSysClockFreq>
 8007fe0:	0003      	movs	r3, r0
 8007fe2:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007fe4:	e00c      	b.n	8008000 <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007fe6:	2380      	movs	r3, #128	; 0x80
 8007fe8:	021b      	lsls	r3, r3, #8
 8007fea:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007fec:	e008      	b.n	8008000 <UART_SetConfig+0x220>
      default:
        pclk = 0U;
 8007fee:	2300      	movs	r3, #0
 8007ff0:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8007ff2:	231a      	movs	r3, #26
 8007ff4:	2220      	movs	r2, #32
 8007ff6:	189b      	adds	r3, r3, r2
 8007ff8:	19db      	adds	r3, r3, r7
 8007ffa:	2201      	movs	r2, #1
 8007ffc:	701a      	strb	r2, [r3, #0]
        break;
 8007ffe:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008000:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008002:	2b00      	cmp	r3, #0
 8008004:	d100      	bne.n	8008008 <UART_SetConfig+0x228>
 8008006:	e147      	b.n	8008298 <UART_SetConfig+0x4b8>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008008:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800800a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800800c:	4b4d      	ldr	r3, [pc, #308]	; (8008144 <UART_SetConfig+0x364>)
 800800e:	0052      	lsls	r2, r2, #1
 8008010:	5ad3      	ldrh	r3, [r2, r3]
 8008012:	0019      	movs	r1, r3
 8008014:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8008016:	f7f8 f891 	bl	800013c <__udivsi3>
 800801a:	0003      	movs	r3, r0
 800801c:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800801e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008020:	685a      	ldr	r2, [r3, #4]
 8008022:	0013      	movs	r3, r2
 8008024:	005b      	lsls	r3, r3, #1
 8008026:	189b      	adds	r3, r3, r2
 8008028:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800802a:	429a      	cmp	r2, r3
 800802c:	d305      	bcc.n	800803a <UART_SetConfig+0x25a>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800802e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008030:	685b      	ldr	r3, [r3, #4]
 8008032:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008034:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008036:	429a      	cmp	r2, r3
 8008038:	d906      	bls.n	8008048 <UART_SetConfig+0x268>
      {
        ret = HAL_ERROR;
 800803a:	231a      	movs	r3, #26
 800803c:	2220      	movs	r2, #32
 800803e:	189b      	adds	r3, r3, r2
 8008040:	19db      	adds	r3, r3, r7
 8008042:	2201      	movs	r2, #1
 8008044:	701a      	strb	r2, [r3, #0]
 8008046:	e127      	b.n	8008298 <UART_SetConfig+0x4b8>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008048:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800804a:	61bb      	str	r3, [r7, #24]
 800804c:	2300      	movs	r3, #0
 800804e:	61fb      	str	r3, [r7, #28]
 8008050:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008052:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008054:	4b3b      	ldr	r3, [pc, #236]	; (8008144 <UART_SetConfig+0x364>)
 8008056:	0052      	lsls	r2, r2, #1
 8008058:	5ad3      	ldrh	r3, [r2, r3]
 800805a:	613b      	str	r3, [r7, #16]
 800805c:	2300      	movs	r3, #0
 800805e:	617b      	str	r3, [r7, #20]
 8008060:	693a      	ldr	r2, [r7, #16]
 8008062:	697b      	ldr	r3, [r7, #20]
 8008064:	69b8      	ldr	r0, [r7, #24]
 8008066:	69f9      	ldr	r1, [r7, #28]
 8008068:	f7f8 fa56 	bl	8000518 <__aeabi_uldivmod>
 800806c:	0002      	movs	r2, r0
 800806e:	000b      	movs	r3, r1
 8008070:	0e11      	lsrs	r1, r2, #24
 8008072:	021d      	lsls	r5, r3, #8
 8008074:	430d      	orrs	r5, r1
 8008076:	0214      	lsls	r4, r2, #8
 8008078:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800807a:	685b      	ldr	r3, [r3, #4]
 800807c:	085b      	lsrs	r3, r3, #1
 800807e:	60bb      	str	r3, [r7, #8]
 8008080:	2300      	movs	r3, #0
 8008082:	60fb      	str	r3, [r7, #12]
 8008084:	68b8      	ldr	r0, [r7, #8]
 8008086:	68f9      	ldr	r1, [r7, #12]
 8008088:	1900      	adds	r0, r0, r4
 800808a:	4169      	adcs	r1, r5
 800808c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800808e:	685b      	ldr	r3, [r3, #4]
 8008090:	603b      	str	r3, [r7, #0]
 8008092:	2300      	movs	r3, #0
 8008094:	607b      	str	r3, [r7, #4]
 8008096:	683a      	ldr	r2, [r7, #0]
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	f7f8 fa3d 	bl	8000518 <__aeabi_uldivmod>
 800809e:	0002      	movs	r2, r0
 80080a0:	000b      	movs	r3, r1
 80080a2:	0013      	movs	r3, r2
 80080a4:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80080a6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80080a8:	23c0      	movs	r3, #192	; 0xc0
 80080aa:	009b      	lsls	r3, r3, #2
 80080ac:	429a      	cmp	r2, r3
 80080ae:	d309      	bcc.n	80080c4 <UART_SetConfig+0x2e4>
 80080b0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80080b2:	2380      	movs	r3, #128	; 0x80
 80080b4:	035b      	lsls	r3, r3, #13
 80080b6:	429a      	cmp	r2, r3
 80080b8:	d204      	bcs.n	80080c4 <UART_SetConfig+0x2e4>
        {
          huart->Instance->BRR = usartdiv;
 80080ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80080c0:	60da      	str	r2, [r3, #12]
 80080c2:	e0e9      	b.n	8008298 <UART_SetConfig+0x4b8>
        }
        else
        {
          ret = HAL_ERROR;
 80080c4:	231a      	movs	r3, #26
 80080c6:	2220      	movs	r2, #32
 80080c8:	189b      	adds	r3, r3, r2
 80080ca:	19db      	adds	r3, r3, r7
 80080cc:	2201      	movs	r2, #1
 80080ce:	701a      	strb	r2, [r3, #0]
 80080d0:	e0e2      	b.n	8008298 <UART_SetConfig+0x4b8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80080d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080d4:	69da      	ldr	r2, [r3, #28]
 80080d6:	2380      	movs	r3, #128	; 0x80
 80080d8:	021b      	lsls	r3, r3, #8
 80080da:	429a      	cmp	r2, r3
 80080dc:	d000      	beq.n	80080e0 <UART_SetConfig+0x300>
 80080de:	e083      	b.n	80081e8 <UART_SetConfig+0x408>
  {
    switch (clocksource)
 80080e0:	231b      	movs	r3, #27
 80080e2:	2220      	movs	r2, #32
 80080e4:	189b      	adds	r3, r3, r2
 80080e6:	19db      	adds	r3, r3, r7
 80080e8:	781b      	ldrb	r3, [r3, #0]
 80080ea:	2b08      	cmp	r3, #8
 80080ec:	d015      	beq.n	800811a <UART_SetConfig+0x33a>
 80080ee:	dc2b      	bgt.n	8008148 <UART_SetConfig+0x368>
 80080f0:	2b04      	cmp	r3, #4
 80080f2:	d00d      	beq.n	8008110 <UART_SetConfig+0x330>
 80080f4:	dc28      	bgt.n	8008148 <UART_SetConfig+0x368>
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d002      	beq.n	8008100 <UART_SetConfig+0x320>
 80080fa:	2b02      	cmp	r3, #2
 80080fc:	d005      	beq.n	800810a <UART_SetConfig+0x32a>
 80080fe:	e023      	b.n	8008148 <UART_SetConfig+0x368>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008100:	f7fe fea4 	bl	8006e4c <HAL_RCC_GetPCLK1Freq>
 8008104:	0003      	movs	r3, r0
 8008106:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8008108:	e027      	b.n	800815a <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800810a:	4b0d      	ldr	r3, [pc, #52]	; (8008140 <UART_SetConfig+0x360>)
 800810c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800810e:	e024      	b.n	800815a <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008110:	f7fe fe10 	bl	8006d34 <HAL_RCC_GetSysClockFreq>
 8008114:	0003      	movs	r3, r0
 8008116:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8008118:	e01f      	b.n	800815a <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800811a:	2380      	movs	r3, #128	; 0x80
 800811c:	021b      	lsls	r3, r3, #8
 800811e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8008120:	e01b      	b.n	800815a <UART_SetConfig+0x37a>
 8008122:	46c0      	nop			; (mov r8, r8)
 8008124:	cfff69f3 	.word	0xcfff69f3
 8008128:	ffffcfff 	.word	0xffffcfff
 800812c:	40008000 	.word	0x40008000
 8008130:	11fff4ff 	.word	0x11fff4ff
 8008134:	40013800 	.word	0x40013800
 8008138:	40021000 	.word	0x40021000
 800813c:	40004400 	.word	0x40004400
 8008140:	00f42400 	.word	0x00f42400
 8008144:	0800d540 	.word	0x0800d540
      default:
        pclk = 0U;
 8008148:	2300      	movs	r3, #0
 800814a:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 800814c:	231a      	movs	r3, #26
 800814e:	2220      	movs	r2, #32
 8008150:	189b      	adds	r3, r3, r2
 8008152:	19db      	adds	r3, r3, r7
 8008154:	2201      	movs	r2, #1
 8008156:	701a      	strb	r2, [r3, #0]
        break;
 8008158:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800815a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800815c:	2b00      	cmp	r3, #0
 800815e:	d100      	bne.n	8008162 <UART_SetConfig+0x382>
 8008160:	e09a      	b.n	8008298 <UART_SetConfig+0x4b8>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008162:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008164:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008166:	4b58      	ldr	r3, [pc, #352]	; (80082c8 <UART_SetConfig+0x4e8>)
 8008168:	0052      	lsls	r2, r2, #1
 800816a:	5ad3      	ldrh	r3, [r2, r3]
 800816c:	0019      	movs	r1, r3
 800816e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8008170:	f7f7 ffe4 	bl	800013c <__udivsi3>
 8008174:	0003      	movs	r3, r0
 8008176:	005a      	lsls	r2, r3, #1
 8008178:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800817a:	685b      	ldr	r3, [r3, #4]
 800817c:	085b      	lsrs	r3, r3, #1
 800817e:	18d2      	adds	r2, r2, r3
 8008180:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008182:	685b      	ldr	r3, [r3, #4]
 8008184:	0019      	movs	r1, r3
 8008186:	0010      	movs	r0, r2
 8008188:	f7f7 ffd8 	bl	800013c <__udivsi3>
 800818c:	0003      	movs	r3, r0
 800818e:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008190:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008192:	2b0f      	cmp	r3, #15
 8008194:	d921      	bls.n	80081da <UART_SetConfig+0x3fa>
 8008196:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008198:	2380      	movs	r3, #128	; 0x80
 800819a:	025b      	lsls	r3, r3, #9
 800819c:	429a      	cmp	r2, r3
 800819e:	d21c      	bcs.n	80081da <UART_SetConfig+0x3fa>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80081a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081a2:	b29a      	uxth	r2, r3
 80081a4:	200e      	movs	r0, #14
 80081a6:	2420      	movs	r4, #32
 80081a8:	1903      	adds	r3, r0, r4
 80081aa:	19db      	adds	r3, r3, r7
 80081ac:	210f      	movs	r1, #15
 80081ae:	438a      	bics	r2, r1
 80081b0:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80081b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081b4:	085b      	lsrs	r3, r3, #1
 80081b6:	b29b      	uxth	r3, r3
 80081b8:	2207      	movs	r2, #7
 80081ba:	4013      	ands	r3, r2
 80081bc:	b299      	uxth	r1, r3
 80081be:	1903      	adds	r3, r0, r4
 80081c0:	19db      	adds	r3, r3, r7
 80081c2:	1902      	adds	r2, r0, r4
 80081c4:	19d2      	adds	r2, r2, r7
 80081c6:	8812      	ldrh	r2, [r2, #0]
 80081c8:	430a      	orrs	r2, r1
 80081ca:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80081cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	1902      	adds	r2, r0, r4
 80081d2:	19d2      	adds	r2, r2, r7
 80081d4:	8812      	ldrh	r2, [r2, #0]
 80081d6:	60da      	str	r2, [r3, #12]
 80081d8:	e05e      	b.n	8008298 <UART_SetConfig+0x4b8>
      }
      else
      {
        ret = HAL_ERROR;
 80081da:	231a      	movs	r3, #26
 80081dc:	2220      	movs	r2, #32
 80081de:	189b      	adds	r3, r3, r2
 80081e0:	19db      	adds	r3, r3, r7
 80081e2:	2201      	movs	r2, #1
 80081e4:	701a      	strb	r2, [r3, #0]
 80081e6:	e057      	b.n	8008298 <UART_SetConfig+0x4b8>
      }
    }
  }
  else
  {
    switch (clocksource)
 80081e8:	231b      	movs	r3, #27
 80081ea:	2220      	movs	r2, #32
 80081ec:	189b      	adds	r3, r3, r2
 80081ee:	19db      	adds	r3, r3, r7
 80081f0:	781b      	ldrb	r3, [r3, #0]
 80081f2:	2b08      	cmp	r3, #8
 80081f4:	d015      	beq.n	8008222 <UART_SetConfig+0x442>
 80081f6:	dc18      	bgt.n	800822a <UART_SetConfig+0x44a>
 80081f8:	2b04      	cmp	r3, #4
 80081fa:	d00d      	beq.n	8008218 <UART_SetConfig+0x438>
 80081fc:	dc15      	bgt.n	800822a <UART_SetConfig+0x44a>
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d002      	beq.n	8008208 <UART_SetConfig+0x428>
 8008202:	2b02      	cmp	r3, #2
 8008204:	d005      	beq.n	8008212 <UART_SetConfig+0x432>
 8008206:	e010      	b.n	800822a <UART_SetConfig+0x44a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008208:	f7fe fe20 	bl	8006e4c <HAL_RCC_GetPCLK1Freq>
 800820c:	0003      	movs	r3, r0
 800820e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8008210:	e014      	b.n	800823c <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008212:	4b2e      	ldr	r3, [pc, #184]	; (80082cc <UART_SetConfig+0x4ec>)
 8008214:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8008216:	e011      	b.n	800823c <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008218:	f7fe fd8c 	bl	8006d34 <HAL_RCC_GetSysClockFreq>
 800821c:	0003      	movs	r3, r0
 800821e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8008220:	e00c      	b.n	800823c <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008222:	2380      	movs	r3, #128	; 0x80
 8008224:	021b      	lsls	r3, r3, #8
 8008226:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8008228:	e008      	b.n	800823c <UART_SetConfig+0x45c>
      default:
        pclk = 0U;
 800822a:	2300      	movs	r3, #0
 800822c:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 800822e:	231a      	movs	r3, #26
 8008230:	2220      	movs	r2, #32
 8008232:	189b      	adds	r3, r3, r2
 8008234:	19db      	adds	r3, r3, r7
 8008236:	2201      	movs	r2, #1
 8008238:	701a      	strb	r2, [r3, #0]
        break;
 800823a:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 800823c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800823e:	2b00      	cmp	r3, #0
 8008240:	d02a      	beq.n	8008298 <UART_SetConfig+0x4b8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008242:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008244:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008246:	4b20      	ldr	r3, [pc, #128]	; (80082c8 <UART_SetConfig+0x4e8>)
 8008248:	0052      	lsls	r2, r2, #1
 800824a:	5ad3      	ldrh	r3, [r2, r3]
 800824c:	0019      	movs	r1, r3
 800824e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8008250:	f7f7 ff74 	bl	800013c <__udivsi3>
 8008254:	0003      	movs	r3, r0
 8008256:	001a      	movs	r2, r3
 8008258:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800825a:	685b      	ldr	r3, [r3, #4]
 800825c:	085b      	lsrs	r3, r3, #1
 800825e:	18d2      	adds	r2, r2, r3
 8008260:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008262:	685b      	ldr	r3, [r3, #4]
 8008264:	0019      	movs	r1, r3
 8008266:	0010      	movs	r0, r2
 8008268:	f7f7 ff68 	bl	800013c <__udivsi3>
 800826c:	0003      	movs	r3, r0
 800826e:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008270:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008272:	2b0f      	cmp	r3, #15
 8008274:	d90a      	bls.n	800828c <UART_SetConfig+0x4ac>
 8008276:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008278:	2380      	movs	r3, #128	; 0x80
 800827a:	025b      	lsls	r3, r3, #9
 800827c:	429a      	cmp	r2, r3
 800827e:	d205      	bcs.n	800828c <UART_SetConfig+0x4ac>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008280:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008282:	b29a      	uxth	r2, r3
 8008284:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	60da      	str	r2, [r3, #12]
 800828a:	e005      	b.n	8008298 <UART_SetConfig+0x4b8>
      }
      else
      {
        ret = HAL_ERROR;
 800828c:	231a      	movs	r3, #26
 800828e:	2220      	movs	r2, #32
 8008290:	189b      	adds	r3, r3, r2
 8008292:	19db      	adds	r3, r3, r7
 8008294:	2201      	movs	r2, #1
 8008296:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008298:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800829a:	226a      	movs	r2, #106	; 0x6a
 800829c:	2101      	movs	r1, #1
 800829e:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 80082a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082a2:	2268      	movs	r2, #104	; 0x68
 80082a4:	2101      	movs	r1, #1
 80082a6:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80082a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082aa:	2200      	movs	r2, #0
 80082ac:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 80082ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082b0:	2200      	movs	r2, #0
 80082b2:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 80082b4:	231a      	movs	r3, #26
 80082b6:	2220      	movs	r2, #32
 80082b8:	189b      	adds	r3, r3, r2
 80082ba:	19db      	adds	r3, r3, r7
 80082bc:	781b      	ldrb	r3, [r3, #0]
}
 80082be:	0018      	movs	r0, r3
 80082c0:	46bd      	mov	sp, r7
 80082c2:	b010      	add	sp, #64	; 0x40
 80082c4:	bdb0      	pop	{r4, r5, r7, pc}
 80082c6:	46c0      	nop			; (mov r8, r8)
 80082c8:	0800d540 	.word	0x0800d540
 80082cc:	00f42400 	.word	0x00f42400

080082d0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80082d0:	b580      	push	{r7, lr}
 80082d2:	b082      	sub	sp, #8
 80082d4:	af00      	add	r7, sp, #0
 80082d6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80082dc:	2201      	movs	r2, #1
 80082de:	4013      	ands	r3, r2
 80082e0:	d00b      	beq.n	80082fa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	685b      	ldr	r3, [r3, #4]
 80082e8:	4a4a      	ldr	r2, [pc, #296]	; (8008414 <UART_AdvFeatureConfig+0x144>)
 80082ea:	4013      	ands	r3, r2
 80082ec:	0019      	movs	r1, r3
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	430a      	orrs	r2, r1
 80082f8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80082fe:	2202      	movs	r2, #2
 8008300:	4013      	ands	r3, r2
 8008302:	d00b      	beq.n	800831c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	685b      	ldr	r3, [r3, #4]
 800830a:	4a43      	ldr	r2, [pc, #268]	; (8008418 <UART_AdvFeatureConfig+0x148>)
 800830c:	4013      	ands	r3, r2
 800830e:	0019      	movs	r1, r3
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	430a      	orrs	r2, r1
 800831a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008320:	2204      	movs	r2, #4
 8008322:	4013      	ands	r3, r2
 8008324:	d00b      	beq.n	800833e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	685b      	ldr	r3, [r3, #4]
 800832c:	4a3b      	ldr	r2, [pc, #236]	; (800841c <UART_AdvFeatureConfig+0x14c>)
 800832e:	4013      	ands	r3, r2
 8008330:	0019      	movs	r1, r3
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	430a      	orrs	r2, r1
 800833c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008342:	2208      	movs	r2, #8
 8008344:	4013      	ands	r3, r2
 8008346:	d00b      	beq.n	8008360 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	685b      	ldr	r3, [r3, #4]
 800834e:	4a34      	ldr	r2, [pc, #208]	; (8008420 <UART_AdvFeatureConfig+0x150>)
 8008350:	4013      	ands	r3, r2
 8008352:	0019      	movs	r1, r3
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	430a      	orrs	r2, r1
 800835e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008364:	2210      	movs	r2, #16
 8008366:	4013      	ands	r3, r2
 8008368:	d00b      	beq.n	8008382 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	689b      	ldr	r3, [r3, #8]
 8008370:	4a2c      	ldr	r2, [pc, #176]	; (8008424 <UART_AdvFeatureConfig+0x154>)
 8008372:	4013      	ands	r3, r2
 8008374:	0019      	movs	r1, r3
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	430a      	orrs	r2, r1
 8008380:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008386:	2220      	movs	r2, #32
 8008388:	4013      	ands	r3, r2
 800838a:	d00b      	beq.n	80083a4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	689b      	ldr	r3, [r3, #8]
 8008392:	4a25      	ldr	r2, [pc, #148]	; (8008428 <UART_AdvFeatureConfig+0x158>)
 8008394:	4013      	ands	r3, r2
 8008396:	0019      	movs	r1, r3
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	430a      	orrs	r2, r1
 80083a2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80083a8:	2240      	movs	r2, #64	; 0x40
 80083aa:	4013      	ands	r3, r2
 80083ac:	d01d      	beq.n	80083ea <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	685b      	ldr	r3, [r3, #4]
 80083b4:	4a1d      	ldr	r2, [pc, #116]	; (800842c <UART_AdvFeatureConfig+0x15c>)
 80083b6:	4013      	ands	r3, r2
 80083b8:	0019      	movs	r1, r3
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	430a      	orrs	r2, r1
 80083c4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80083ca:	2380      	movs	r3, #128	; 0x80
 80083cc:	035b      	lsls	r3, r3, #13
 80083ce:	429a      	cmp	r2, r3
 80083d0:	d10b      	bne.n	80083ea <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	685b      	ldr	r3, [r3, #4]
 80083d8:	4a15      	ldr	r2, [pc, #84]	; (8008430 <UART_AdvFeatureConfig+0x160>)
 80083da:	4013      	ands	r3, r2
 80083dc:	0019      	movs	r1, r3
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	430a      	orrs	r2, r1
 80083e8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80083ee:	2280      	movs	r2, #128	; 0x80
 80083f0:	4013      	ands	r3, r2
 80083f2:	d00b      	beq.n	800840c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	685b      	ldr	r3, [r3, #4]
 80083fa:	4a0e      	ldr	r2, [pc, #56]	; (8008434 <UART_AdvFeatureConfig+0x164>)
 80083fc:	4013      	ands	r3, r2
 80083fe:	0019      	movs	r1, r3
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	430a      	orrs	r2, r1
 800840a:	605a      	str	r2, [r3, #4]
  }
}
 800840c:	46c0      	nop			; (mov r8, r8)
 800840e:	46bd      	mov	sp, r7
 8008410:	b002      	add	sp, #8
 8008412:	bd80      	pop	{r7, pc}
 8008414:	fffdffff 	.word	0xfffdffff
 8008418:	fffeffff 	.word	0xfffeffff
 800841c:	fffbffff 	.word	0xfffbffff
 8008420:	ffff7fff 	.word	0xffff7fff
 8008424:	ffffefff 	.word	0xffffefff
 8008428:	ffffdfff 	.word	0xffffdfff
 800842c:	ffefffff 	.word	0xffefffff
 8008430:	ff9fffff 	.word	0xff9fffff
 8008434:	fff7ffff 	.word	0xfff7ffff

08008438 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008438:	b580      	push	{r7, lr}
 800843a:	b086      	sub	sp, #24
 800843c:	af02      	add	r7, sp, #8
 800843e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	2290      	movs	r2, #144	; 0x90
 8008444:	2100      	movs	r1, #0
 8008446:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008448:	f7fc fb40 	bl	8004acc <HAL_GetTick>
 800844c:	0003      	movs	r3, r0
 800844e:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	2208      	movs	r2, #8
 8008458:	4013      	ands	r3, r2
 800845a:	2b08      	cmp	r3, #8
 800845c:	d10c      	bne.n	8008478 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800845e:	68fb      	ldr	r3, [r7, #12]
 8008460:	2280      	movs	r2, #128	; 0x80
 8008462:	0391      	lsls	r1, r2, #14
 8008464:	6878      	ldr	r0, [r7, #4]
 8008466:	4a1a      	ldr	r2, [pc, #104]	; (80084d0 <UART_CheckIdleState+0x98>)
 8008468:	9200      	str	r2, [sp, #0]
 800846a:	2200      	movs	r2, #0
 800846c:	f000 f832 	bl	80084d4 <UART_WaitOnFlagUntilTimeout>
 8008470:	1e03      	subs	r3, r0, #0
 8008472:	d001      	beq.n	8008478 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008474:	2303      	movs	r3, #3
 8008476:	e026      	b.n	80084c6 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	2204      	movs	r2, #4
 8008480:	4013      	ands	r3, r2
 8008482:	2b04      	cmp	r3, #4
 8008484:	d10c      	bne.n	80084a0 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008486:	68fb      	ldr	r3, [r7, #12]
 8008488:	2280      	movs	r2, #128	; 0x80
 800848a:	03d1      	lsls	r1, r2, #15
 800848c:	6878      	ldr	r0, [r7, #4]
 800848e:	4a10      	ldr	r2, [pc, #64]	; (80084d0 <UART_CheckIdleState+0x98>)
 8008490:	9200      	str	r2, [sp, #0]
 8008492:	2200      	movs	r2, #0
 8008494:	f000 f81e 	bl	80084d4 <UART_WaitOnFlagUntilTimeout>
 8008498:	1e03      	subs	r3, r0, #0
 800849a:	d001      	beq.n	80084a0 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800849c:	2303      	movs	r3, #3
 800849e:	e012      	b.n	80084c6 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	2288      	movs	r2, #136	; 0x88
 80084a4:	2120      	movs	r1, #32
 80084a6:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	228c      	movs	r2, #140	; 0x8c
 80084ac:	2120      	movs	r1, #32
 80084ae:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	2200      	movs	r2, #0
 80084b4:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	2200      	movs	r2, #0
 80084ba:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	2284      	movs	r2, #132	; 0x84
 80084c0:	2100      	movs	r1, #0
 80084c2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80084c4:	2300      	movs	r3, #0
}
 80084c6:	0018      	movs	r0, r3
 80084c8:	46bd      	mov	sp, r7
 80084ca:	b004      	add	sp, #16
 80084cc:	bd80      	pop	{r7, pc}
 80084ce:	46c0      	nop			; (mov r8, r8)
 80084d0:	01ffffff 	.word	0x01ffffff

080084d4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80084d4:	b580      	push	{r7, lr}
 80084d6:	b094      	sub	sp, #80	; 0x50
 80084d8:	af00      	add	r7, sp, #0
 80084da:	60f8      	str	r0, [r7, #12]
 80084dc:	60b9      	str	r1, [r7, #8]
 80084de:	603b      	str	r3, [r7, #0]
 80084e0:	1dfb      	adds	r3, r7, #7
 80084e2:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80084e4:	e0a7      	b.n	8008636 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80084e6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80084e8:	3301      	adds	r3, #1
 80084ea:	d100      	bne.n	80084ee <UART_WaitOnFlagUntilTimeout+0x1a>
 80084ec:	e0a3      	b.n	8008636 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80084ee:	f7fc faed 	bl	8004acc <HAL_GetTick>
 80084f2:	0002      	movs	r2, r0
 80084f4:	683b      	ldr	r3, [r7, #0]
 80084f6:	1ad3      	subs	r3, r2, r3
 80084f8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80084fa:	429a      	cmp	r2, r3
 80084fc:	d302      	bcc.n	8008504 <UART_WaitOnFlagUntilTimeout+0x30>
 80084fe:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008500:	2b00      	cmp	r3, #0
 8008502:	d13f      	bne.n	8008584 <UART_WaitOnFlagUntilTimeout+0xb0>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008504:	f3ef 8310 	mrs	r3, PRIMASK
 8008508:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 800850a:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800850c:	647b      	str	r3, [r7, #68]	; 0x44
 800850e:	2301      	movs	r3, #1
 8008510:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008512:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008514:	f383 8810 	msr	PRIMASK, r3
}
 8008518:	46c0      	nop			; (mov r8, r8)
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	681a      	ldr	r2, [r3, #0]
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	494e      	ldr	r1, [pc, #312]	; (8008660 <UART_WaitOnFlagUntilTimeout+0x18c>)
 8008526:	400a      	ands	r2, r1
 8008528:	601a      	str	r2, [r3, #0]
 800852a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800852c:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800852e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008530:	f383 8810 	msr	PRIMASK, r3
}
 8008534:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008536:	f3ef 8310 	mrs	r3, PRIMASK
 800853a:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 800853c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800853e:	643b      	str	r3, [r7, #64]	; 0x40
 8008540:	2301      	movs	r3, #1
 8008542:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008544:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008546:	f383 8810 	msr	PRIMASK, r3
}
 800854a:	46c0      	nop			; (mov r8, r8)
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	689a      	ldr	r2, [r3, #8]
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	2101      	movs	r1, #1
 8008558:	438a      	bics	r2, r1
 800855a:	609a      	str	r2, [r3, #8]
 800855c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800855e:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008560:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008562:	f383 8810 	msr	PRIMASK, r3
}
 8008566:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	2288      	movs	r2, #136	; 0x88
 800856c:	2120      	movs	r1, #32
 800856e:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	228c      	movs	r2, #140	; 0x8c
 8008574:	2120      	movs	r1, #32
 8008576:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	2284      	movs	r2, #132	; 0x84
 800857c:	2100      	movs	r1, #0
 800857e:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8008580:	2303      	movs	r3, #3
 8008582:	e069      	b.n	8008658 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	2204      	movs	r2, #4
 800858c:	4013      	ands	r3, r2
 800858e:	d052      	beq.n	8008636 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	69da      	ldr	r2, [r3, #28]
 8008596:	2380      	movs	r3, #128	; 0x80
 8008598:	011b      	lsls	r3, r3, #4
 800859a:	401a      	ands	r2, r3
 800859c:	2380      	movs	r3, #128	; 0x80
 800859e:	011b      	lsls	r3, r3, #4
 80085a0:	429a      	cmp	r2, r3
 80085a2:	d148      	bne.n	8008636 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	2280      	movs	r2, #128	; 0x80
 80085aa:	0112      	lsls	r2, r2, #4
 80085ac:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80085ae:	f3ef 8310 	mrs	r3, PRIMASK
 80085b2:	613b      	str	r3, [r7, #16]
  return(result);
 80085b4:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80085b6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80085b8:	2301      	movs	r3, #1
 80085ba:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80085bc:	697b      	ldr	r3, [r7, #20]
 80085be:	f383 8810 	msr	PRIMASK, r3
}
 80085c2:	46c0      	nop			; (mov r8, r8)
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	681a      	ldr	r2, [r3, #0]
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	4924      	ldr	r1, [pc, #144]	; (8008660 <UART_WaitOnFlagUntilTimeout+0x18c>)
 80085d0:	400a      	ands	r2, r1
 80085d2:	601a      	str	r2, [r3, #0]
 80085d4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80085d6:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80085d8:	69bb      	ldr	r3, [r7, #24]
 80085da:	f383 8810 	msr	PRIMASK, r3
}
 80085de:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80085e0:	f3ef 8310 	mrs	r3, PRIMASK
 80085e4:	61fb      	str	r3, [r7, #28]
  return(result);
 80085e6:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80085e8:	64bb      	str	r3, [r7, #72]	; 0x48
 80085ea:	2301      	movs	r3, #1
 80085ec:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80085ee:	6a3b      	ldr	r3, [r7, #32]
 80085f0:	f383 8810 	msr	PRIMASK, r3
}
 80085f4:	46c0      	nop			; (mov r8, r8)
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	689a      	ldr	r2, [r3, #8]
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	2101      	movs	r1, #1
 8008602:	438a      	bics	r2, r1
 8008604:	609a      	str	r2, [r3, #8]
 8008606:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008608:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800860a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800860c:	f383 8810 	msr	PRIMASK, r3
}
 8008610:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	2288      	movs	r2, #136	; 0x88
 8008616:	2120      	movs	r1, #32
 8008618:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 800861a:	68fb      	ldr	r3, [r7, #12]
 800861c:	228c      	movs	r2, #140	; 0x8c
 800861e:	2120      	movs	r1, #32
 8008620:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	2290      	movs	r2, #144	; 0x90
 8008626:	2120      	movs	r1, #32
 8008628:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	2284      	movs	r2, #132	; 0x84
 800862e:	2100      	movs	r1, #0
 8008630:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8008632:	2303      	movs	r3, #3
 8008634:	e010      	b.n	8008658 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	69db      	ldr	r3, [r3, #28]
 800863c:	68ba      	ldr	r2, [r7, #8]
 800863e:	4013      	ands	r3, r2
 8008640:	68ba      	ldr	r2, [r7, #8]
 8008642:	1ad3      	subs	r3, r2, r3
 8008644:	425a      	negs	r2, r3
 8008646:	4153      	adcs	r3, r2
 8008648:	b2db      	uxtb	r3, r3
 800864a:	001a      	movs	r2, r3
 800864c:	1dfb      	adds	r3, r7, #7
 800864e:	781b      	ldrb	r3, [r3, #0]
 8008650:	429a      	cmp	r2, r3
 8008652:	d100      	bne.n	8008656 <UART_WaitOnFlagUntilTimeout+0x182>
 8008654:	e747      	b.n	80084e6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008656:	2300      	movs	r3, #0
}
 8008658:	0018      	movs	r0, r3
 800865a:	46bd      	mov	sp, r7
 800865c:	b014      	add	sp, #80	; 0x50
 800865e:	bd80      	pop	{r7, pc}
 8008660:	fffffe5f 	.word	0xfffffe5f

08008664 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008664:	b580      	push	{r7, lr}
 8008666:	b084      	sub	sp, #16
 8008668:	af00      	add	r7, sp, #0
 800866a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	2284      	movs	r2, #132	; 0x84
 8008670:	5c9b      	ldrb	r3, [r3, r2]
 8008672:	2b01      	cmp	r3, #1
 8008674:	d101      	bne.n	800867a <HAL_UARTEx_DisableFifoMode+0x16>
 8008676:	2302      	movs	r3, #2
 8008678:	e027      	b.n	80086ca <HAL_UARTEx_DisableFifoMode+0x66>
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	2284      	movs	r2, #132	; 0x84
 800867e:	2101      	movs	r1, #1
 8008680:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	2288      	movs	r2, #136	; 0x88
 8008686:	2124      	movs	r1, #36	; 0x24
 8008688:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	681a      	ldr	r2, [r3, #0]
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	2101      	movs	r1, #1
 800869e:	438a      	bics	r2, r1
 80086a0:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80086a2:	68fb      	ldr	r3, [r7, #12]
 80086a4:	4a0b      	ldr	r2, [pc, #44]	; (80086d4 <HAL_UARTEx_DisableFifoMode+0x70>)
 80086a6:	4013      	ands	r3, r2
 80086a8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	2200      	movs	r2, #0
 80086ae:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	68fa      	ldr	r2, [r7, #12]
 80086b6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	2288      	movs	r2, #136	; 0x88
 80086bc:	2120      	movs	r1, #32
 80086be:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	2284      	movs	r2, #132	; 0x84
 80086c4:	2100      	movs	r1, #0
 80086c6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80086c8:	2300      	movs	r3, #0
}
 80086ca:	0018      	movs	r0, r3
 80086cc:	46bd      	mov	sp, r7
 80086ce:	b004      	add	sp, #16
 80086d0:	bd80      	pop	{r7, pc}
 80086d2:	46c0      	nop			; (mov r8, r8)
 80086d4:	dfffffff 	.word	0xdfffffff

080086d8 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80086d8:	b580      	push	{r7, lr}
 80086da:	b084      	sub	sp, #16
 80086dc:	af00      	add	r7, sp, #0
 80086de:	6078      	str	r0, [r7, #4]
 80086e0:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	2284      	movs	r2, #132	; 0x84
 80086e6:	5c9b      	ldrb	r3, [r3, r2]
 80086e8:	2b01      	cmp	r3, #1
 80086ea:	d101      	bne.n	80086f0 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80086ec:	2302      	movs	r3, #2
 80086ee:	e02e      	b.n	800874e <HAL_UARTEx_SetTxFifoThreshold+0x76>
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	2284      	movs	r2, #132	; 0x84
 80086f4:	2101      	movs	r1, #1
 80086f6:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	2288      	movs	r2, #136	; 0x88
 80086fc:	2124      	movs	r1, #36	; 0x24
 80086fe:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	681a      	ldr	r2, [r3, #0]
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	2101      	movs	r1, #1
 8008714:	438a      	bics	r2, r1
 8008716:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	689b      	ldr	r3, [r3, #8]
 800871e:	00db      	lsls	r3, r3, #3
 8008720:	08d9      	lsrs	r1, r3, #3
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	683a      	ldr	r2, [r7, #0]
 8008728:	430a      	orrs	r2, r1
 800872a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	0018      	movs	r0, r3
 8008730:	f000 f854 	bl	80087dc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	68fa      	ldr	r2, [r7, #12]
 800873a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	2288      	movs	r2, #136	; 0x88
 8008740:	2120      	movs	r1, #32
 8008742:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	2284      	movs	r2, #132	; 0x84
 8008748:	2100      	movs	r1, #0
 800874a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800874c:	2300      	movs	r3, #0
}
 800874e:	0018      	movs	r0, r3
 8008750:	46bd      	mov	sp, r7
 8008752:	b004      	add	sp, #16
 8008754:	bd80      	pop	{r7, pc}
	...

08008758 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008758:	b580      	push	{r7, lr}
 800875a:	b084      	sub	sp, #16
 800875c:	af00      	add	r7, sp, #0
 800875e:	6078      	str	r0, [r7, #4]
 8008760:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	2284      	movs	r2, #132	; 0x84
 8008766:	5c9b      	ldrb	r3, [r3, r2]
 8008768:	2b01      	cmp	r3, #1
 800876a:	d101      	bne.n	8008770 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800876c:	2302      	movs	r3, #2
 800876e:	e02f      	b.n	80087d0 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	2284      	movs	r2, #132	; 0x84
 8008774:	2101      	movs	r1, #1
 8008776:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	2288      	movs	r2, #136	; 0x88
 800877c:	2124      	movs	r1, #36	; 0x24
 800877e:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	681a      	ldr	r2, [r3, #0]
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	2101      	movs	r1, #1
 8008794:	438a      	bics	r2, r1
 8008796:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	689b      	ldr	r3, [r3, #8]
 800879e:	4a0e      	ldr	r2, [pc, #56]	; (80087d8 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 80087a0:	4013      	ands	r3, r2
 80087a2:	0019      	movs	r1, r3
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	683a      	ldr	r2, [r7, #0]
 80087aa:	430a      	orrs	r2, r1
 80087ac:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	0018      	movs	r0, r3
 80087b2:	f000 f813 	bl	80087dc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	68fa      	ldr	r2, [r7, #12]
 80087bc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	2288      	movs	r2, #136	; 0x88
 80087c2:	2120      	movs	r1, #32
 80087c4:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	2284      	movs	r2, #132	; 0x84
 80087ca:	2100      	movs	r1, #0
 80087cc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80087ce:	2300      	movs	r3, #0
}
 80087d0:	0018      	movs	r0, r3
 80087d2:	46bd      	mov	sp, r7
 80087d4:	b004      	add	sp, #16
 80087d6:	bd80      	pop	{r7, pc}
 80087d8:	f1ffffff 	.word	0xf1ffffff

080087dc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80087dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80087de:	b085      	sub	sp, #20
 80087e0:	af00      	add	r7, sp, #0
 80087e2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80087e8:	2b00      	cmp	r3, #0
 80087ea:	d108      	bne.n	80087fe <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	226a      	movs	r2, #106	; 0x6a
 80087f0:	2101      	movs	r1, #1
 80087f2:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	2268      	movs	r2, #104	; 0x68
 80087f8:	2101      	movs	r1, #1
 80087fa:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80087fc:	e043      	b.n	8008886 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80087fe:	260f      	movs	r6, #15
 8008800:	19bb      	adds	r3, r7, r6
 8008802:	2208      	movs	r2, #8
 8008804:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008806:	200e      	movs	r0, #14
 8008808:	183b      	adds	r3, r7, r0
 800880a:	2208      	movs	r2, #8
 800880c:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	689b      	ldr	r3, [r3, #8]
 8008814:	0e5b      	lsrs	r3, r3, #25
 8008816:	b2da      	uxtb	r2, r3
 8008818:	240d      	movs	r4, #13
 800881a:	193b      	adds	r3, r7, r4
 800881c:	2107      	movs	r1, #7
 800881e:	400a      	ands	r2, r1
 8008820:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	689b      	ldr	r3, [r3, #8]
 8008828:	0f5b      	lsrs	r3, r3, #29
 800882a:	b2da      	uxtb	r2, r3
 800882c:	250c      	movs	r5, #12
 800882e:	197b      	adds	r3, r7, r5
 8008830:	2107      	movs	r1, #7
 8008832:	400a      	ands	r2, r1
 8008834:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008836:	183b      	adds	r3, r7, r0
 8008838:	781b      	ldrb	r3, [r3, #0]
 800883a:	197a      	adds	r2, r7, r5
 800883c:	7812      	ldrb	r2, [r2, #0]
 800883e:	4914      	ldr	r1, [pc, #80]	; (8008890 <UARTEx_SetNbDataToProcess+0xb4>)
 8008840:	5c8a      	ldrb	r2, [r1, r2]
 8008842:	435a      	muls	r2, r3
 8008844:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8008846:	197b      	adds	r3, r7, r5
 8008848:	781b      	ldrb	r3, [r3, #0]
 800884a:	4a12      	ldr	r2, [pc, #72]	; (8008894 <UARTEx_SetNbDataToProcess+0xb8>)
 800884c:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800884e:	0019      	movs	r1, r3
 8008850:	f7f7 fcfe 	bl	8000250 <__divsi3>
 8008854:	0003      	movs	r3, r0
 8008856:	b299      	uxth	r1, r3
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	226a      	movs	r2, #106	; 0x6a
 800885c:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800885e:	19bb      	adds	r3, r7, r6
 8008860:	781b      	ldrb	r3, [r3, #0]
 8008862:	193a      	adds	r2, r7, r4
 8008864:	7812      	ldrb	r2, [r2, #0]
 8008866:	490a      	ldr	r1, [pc, #40]	; (8008890 <UARTEx_SetNbDataToProcess+0xb4>)
 8008868:	5c8a      	ldrb	r2, [r1, r2]
 800886a:	435a      	muls	r2, r3
 800886c:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 800886e:	193b      	adds	r3, r7, r4
 8008870:	781b      	ldrb	r3, [r3, #0]
 8008872:	4a08      	ldr	r2, [pc, #32]	; (8008894 <UARTEx_SetNbDataToProcess+0xb8>)
 8008874:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008876:	0019      	movs	r1, r3
 8008878:	f7f7 fcea 	bl	8000250 <__divsi3>
 800887c:	0003      	movs	r3, r0
 800887e:	b299      	uxth	r1, r3
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	2268      	movs	r2, #104	; 0x68
 8008884:	5299      	strh	r1, [r3, r2]
}
 8008886:	46c0      	nop			; (mov r8, r8)
 8008888:	46bd      	mov	sp, r7
 800888a:	b005      	add	sp, #20
 800888c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800888e:	46c0      	nop			; (mov r8, r8)
 8008890:	0800d558 	.word	0x0800d558
 8008894:	0800d560 	.word	0x0800d560

08008898 <atoi>:
 8008898:	b510      	push	{r4, lr}
 800889a:	220a      	movs	r2, #10
 800889c:	2100      	movs	r1, #0
 800889e:	f001 fe9b 	bl	800a5d8 <strtol>
 80088a2:	bd10      	pop	{r4, pc}

080088a4 <__errno>:
 80088a4:	4b01      	ldr	r3, [pc, #4]	; (80088ac <__errno+0x8>)
 80088a6:	6818      	ldr	r0, [r3, #0]
 80088a8:	4770      	bx	lr
 80088aa:	46c0      	nop			; (mov r8, r8)
 80088ac:	2000000c 	.word	0x2000000c

080088b0 <__libc_init_array>:
 80088b0:	b570      	push	{r4, r5, r6, lr}
 80088b2:	2600      	movs	r6, #0
 80088b4:	4d0c      	ldr	r5, [pc, #48]	; (80088e8 <__libc_init_array+0x38>)
 80088b6:	4c0d      	ldr	r4, [pc, #52]	; (80088ec <__libc_init_array+0x3c>)
 80088b8:	1b64      	subs	r4, r4, r5
 80088ba:	10a4      	asrs	r4, r4, #2
 80088bc:	42a6      	cmp	r6, r4
 80088be:	d109      	bne.n	80088d4 <__libc_init_array+0x24>
 80088c0:	2600      	movs	r6, #0
 80088c2:	f004 fd53 	bl	800d36c <_init>
 80088c6:	4d0a      	ldr	r5, [pc, #40]	; (80088f0 <__libc_init_array+0x40>)
 80088c8:	4c0a      	ldr	r4, [pc, #40]	; (80088f4 <__libc_init_array+0x44>)
 80088ca:	1b64      	subs	r4, r4, r5
 80088cc:	10a4      	asrs	r4, r4, #2
 80088ce:	42a6      	cmp	r6, r4
 80088d0:	d105      	bne.n	80088de <__libc_init_array+0x2e>
 80088d2:	bd70      	pop	{r4, r5, r6, pc}
 80088d4:	00b3      	lsls	r3, r6, #2
 80088d6:	58eb      	ldr	r3, [r5, r3]
 80088d8:	4798      	blx	r3
 80088da:	3601      	adds	r6, #1
 80088dc:	e7ee      	b.n	80088bc <__libc_init_array+0xc>
 80088de:	00b3      	lsls	r3, r6, #2
 80088e0:	58eb      	ldr	r3, [r5, r3]
 80088e2:	4798      	blx	r3
 80088e4:	3601      	adds	r6, #1
 80088e6:	e7f2      	b.n	80088ce <__libc_init_array+0x1e>
 80088e8:	0800da1c 	.word	0x0800da1c
 80088ec:	0800da1c 	.word	0x0800da1c
 80088f0:	0800da1c 	.word	0x0800da1c
 80088f4:	0800da20 	.word	0x0800da20

080088f8 <malloc>:
 80088f8:	b510      	push	{r4, lr}
 80088fa:	4b03      	ldr	r3, [pc, #12]	; (8008908 <malloc+0x10>)
 80088fc:	0001      	movs	r1, r0
 80088fe:	6818      	ldr	r0, [r3, #0]
 8008900:	f000 f882 	bl	8008a08 <_malloc_r>
 8008904:	bd10      	pop	{r4, pc}
 8008906:	46c0      	nop			; (mov r8, r8)
 8008908:	2000000c 	.word	0x2000000c

0800890c <memcpy>:
 800890c:	2300      	movs	r3, #0
 800890e:	b510      	push	{r4, lr}
 8008910:	429a      	cmp	r2, r3
 8008912:	d100      	bne.n	8008916 <memcpy+0xa>
 8008914:	bd10      	pop	{r4, pc}
 8008916:	5ccc      	ldrb	r4, [r1, r3]
 8008918:	54c4      	strb	r4, [r0, r3]
 800891a:	3301      	adds	r3, #1
 800891c:	e7f8      	b.n	8008910 <memcpy+0x4>

0800891e <memset>:
 800891e:	0003      	movs	r3, r0
 8008920:	1882      	adds	r2, r0, r2
 8008922:	4293      	cmp	r3, r2
 8008924:	d100      	bne.n	8008928 <memset+0xa>
 8008926:	4770      	bx	lr
 8008928:	7019      	strb	r1, [r3, #0]
 800892a:	3301      	adds	r3, #1
 800892c:	e7f9      	b.n	8008922 <memset+0x4>
	...

08008930 <_free_r>:
 8008930:	b570      	push	{r4, r5, r6, lr}
 8008932:	0005      	movs	r5, r0
 8008934:	2900      	cmp	r1, #0
 8008936:	d010      	beq.n	800895a <_free_r+0x2a>
 8008938:	1f0c      	subs	r4, r1, #4
 800893a:	6823      	ldr	r3, [r4, #0]
 800893c:	2b00      	cmp	r3, #0
 800893e:	da00      	bge.n	8008942 <_free_r+0x12>
 8008940:	18e4      	adds	r4, r4, r3
 8008942:	0028      	movs	r0, r5
 8008944:	f003 f890 	bl	800ba68 <__malloc_lock>
 8008948:	4a1d      	ldr	r2, [pc, #116]	; (80089c0 <_free_r+0x90>)
 800894a:	6813      	ldr	r3, [r2, #0]
 800894c:	2b00      	cmp	r3, #0
 800894e:	d105      	bne.n	800895c <_free_r+0x2c>
 8008950:	6063      	str	r3, [r4, #4]
 8008952:	6014      	str	r4, [r2, #0]
 8008954:	0028      	movs	r0, r5
 8008956:	f003 f88f 	bl	800ba78 <__malloc_unlock>
 800895a:	bd70      	pop	{r4, r5, r6, pc}
 800895c:	42a3      	cmp	r3, r4
 800895e:	d908      	bls.n	8008972 <_free_r+0x42>
 8008960:	6821      	ldr	r1, [r4, #0]
 8008962:	1860      	adds	r0, r4, r1
 8008964:	4283      	cmp	r3, r0
 8008966:	d1f3      	bne.n	8008950 <_free_r+0x20>
 8008968:	6818      	ldr	r0, [r3, #0]
 800896a:	685b      	ldr	r3, [r3, #4]
 800896c:	1841      	adds	r1, r0, r1
 800896e:	6021      	str	r1, [r4, #0]
 8008970:	e7ee      	b.n	8008950 <_free_r+0x20>
 8008972:	001a      	movs	r2, r3
 8008974:	685b      	ldr	r3, [r3, #4]
 8008976:	2b00      	cmp	r3, #0
 8008978:	d001      	beq.n	800897e <_free_r+0x4e>
 800897a:	42a3      	cmp	r3, r4
 800897c:	d9f9      	bls.n	8008972 <_free_r+0x42>
 800897e:	6811      	ldr	r1, [r2, #0]
 8008980:	1850      	adds	r0, r2, r1
 8008982:	42a0      	cmp	r0, r4
 8008984:	d10b      	bne.n	800899e <_free_r+0x6e>
 8008986:	6820      	ldr	r0, [r4, #0]
 8008988:	1809      	adds	r1, r1, r0
 800898a:	1850      	adds	r0, r2, r1
 800898c:	6011      	str	r1, [r2, #0]
 800898e:	4283      	cmp	r3, r0
 8008990:	d1e0      	bne.n	8008954 <_free_r+0x24>
 8008992:	6818      	ldr	r0, [r3, #0]
 8008994:	685b      	ldr	r3, [r3, #4]
 8008996:	1841      	adds	r1, r0, r1
 8008998:	6011      	str	r1, [r2, #0]
 800899a:	6053      	str	r3, [r2, #4]
 800899c:	e7da      	b.n	8008954 <_free_r+0x24>
 800899e:	42a0      	cmp	r0, r4
 80089a0:	d902      	bls.n	80089a8 <_free_r+0x78>
 80089a2:	230c      	movs	r3, #12
 80089a4:	602b      	str	r3, [r5, #0]
 80089a6:	e7d5      	b.n	8008954 <_free_r+0x24>
 80089a8:	6821      	ldr	r1, [r4, #0]
 80089aa:	1860      	adds	r0, r4, r1
 80089ac:	4283      	cmp	r3, r0
 80089ae:	d103      	bne.n	80089b8 <_free_r+0x88>
 80089b0:	6818      	ldr	r0, [r3, #0]
 80089b2:	685b      	ldr	r3, [r3, #4]
 80089b4:	1841      	adds	r1, r0, r1
 80089b6:	6021      	str	r1, [r4, #0]
 80089b8:	6063      	str	r3, [r4, #4]
 80089ba:	6054      	str	r4, [r2, #4]
 80089bc:	e7ca      	b.n	8008954 <_free_r+0x24>
 80089be:	46c0      	nop			; (mov r8, r8)
 80089c0:	200004d8 	.word	0x200004d8

080089c4 <sbrk_aligned>:
 80089c4:	b570      	push	{r4, r5, r6, lr}
 80089c6:	4e0f      	ldr	r6, [pc, #60]	; (8008a04 <sbrk_aligned+0x40>)
 80089c8:	000d      	movs	r5, r1
 80089ca:	6831      	ldr	r1, [r6, #0]
 80089cc:	0004      	movs	r4, r0
 80089ce:	2900      	cmp	r1, #0
 80089d0:	d102      	bne.n	80089d8 <sbrk_aligned+0x14>
 80089d2:	f000 ff05 	bl	80097e0 <_sbrk_r>
 80089d6:	6030      	str	r0, [r6, #0]
 80089d8:	0029      	movs	r1, r5
 80089da:	0020      	movs	r0, r4
 80089dc:	f000 ff00 	bl	80097e0 <_sbrk_r>
 80089e0:	1c43      	adds	r3, r0, #1
 80089e2:	d00a      	beq.n	80089fa <sbrk_aligned+0x36>
 80089e4:	2303      	movs	r3, #3
 80089e6:	1cc5      	adds	r5, r0, #3
 80089e8:	439d      	bics	r5, r3
 80089ea:	42a8      	cmp	r0, r5
 80089ec:	d007      	beq.n	80089fe <sbrk_aligned+0x3a>
 80089ee:	1a29      	subs	r1, r5, r0
 80089f0:	0020      	movs	r0, r4
 80089f2:	f000 fef5 	bl	80097e0 <_sbrk_r>
 80089f6:	1c43      	adds	r3, r0, #1
 80089f8:	d101      	bne.n	80089fe <sbrk_aligned+0x3a>
 80089fa:	2501      	movs	r5, #1
 80089fc:	426d      	negs	r5, r5
 80089fe:	0028      	movs	r0, r5
 8008a00:	bd70      	pop	{r4, r5, r6, pc}
 8008a02:	46c0      	nop			; (mov r8, r8)
 8008a04:	200004dc 	.word	0x200004dc

08008a08 <_malloc_r>:
 8008a08:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008a0a:	2203      	movs	r2, #3
 8008a0c:	1ccb      	adds	r3, r1, #3
 8008a0e:	4393      	bics	r3, r2
 8008a10:	3308      	adds	r3, #8
 8008a12:	0006      	movs	r6, r0
 8008a14:	001f      	movs	r7, r3
 8008a16:	2b0c      	cmp	r3, #12
 8008a18:	d232      	bcs.n	8008a80 <_malloc_r+0x78>
 8008a1a:	270c      	movs	r7, #12
 8008a1c:	42b9      	cmp	r1, r7
 8008a1e:	d831      	bhi.n	8008a84 <_malloc_r+0x7c>
 8008a20:	0030      	movs	r0, r6
 8008a22:	f003 f821 	bl	800ba68 <__malloc_lock>
 8008a26:	4d32      	ldr	r5, [pc, #200]	; (8008af0 <_malloc_r+0xe8>)
 8008a28:	682b      	ldr	r3, [r5, #0]
 8008a2a:	001c      	movs	r4, r3
 8008a2c:	2c00      	cmp	r4, #0
 8008a2e:	d12e      	bne.n	8008a8e <_malloc_r+0x86>
 8008a30:	0039      	movs	r1, r7
 8008a32:	0030      	movs	r0, r6
 8008a34:	f7ff ffc6 	bl	80089c4 <sbrk_aligned>
 8008a38:	0004      	movs	r4, r0
 8008a3a:	1c43      	adds	r3, r0, #1
 8008a3c:	d11e      	bne.n	8008a7c <_malloc_r+0x74>
 8008a3e:	682c      	ldr	r4, [r5, #0]
 8008a40:	0025      	movs	r5, r4
 8008a42:	2d00      	cmp	r5, #0
 8008a44:	d14a      	bne.n	8008adc <_malloc_r+0xd4>
 8008a46:	6823      	ldr	r3, [r4, #0]
 8008a48:	0029      	movs	r1, r5
 8008a4a:	18e3      	adds	r3, r4, r3
 8008a4c:	0030      	movs	r0, r6
 8008a4e:	9301      	str	r3, [sp, #4]
 8008a50:	f000 fec6 	bl	80097e0 <_sbrk_r>
 8008a54:	9b01      	ldr	r3, [sp, #4]
 8008a56:	4283      	cmp	r3, r0
 8008a58:	d143      	bne.n	8008ae2 <_malloc_r+0xda>
 8008a5a:	6823      	ldr	r3, [r4, #0]
 8008a5c:	3703      	adds	r7, #3
 8008a5e:	1aff      	subs	r7, r7, r3
 8008a60:	2303      	movs	r3, #3
 8008a62:	439f      	bics	r7, r3
 8008a64:	3708      	adds	r7, #8
 8008a66:	2f0c      	cmp	r7, #12
 8008a68:	d200      	bcs.n	8008a6c <_malloc_r+0x64>
 8008a6a:	270c      	movs	r7, #12
 8008a6c:	0039      	movs	r1, r7
 8008a6e:	0030      	movs	r0, r6
 8008a70:	f7ff ffa8 	bl	80089c4 <sbrk_aligned>
 8008a74:	1c43      	adds	r3, r0, #1
 8008a76:	d034      	beq.n	8008ae2 <_malloc_r+0xda>
 8008a78:	6823      	ldr	r3, [r4, #0]
 8008a7a:	19df      	adds	r7, r3, r7
 8008a7c:	6027      	str	r7, [r4, #0]
 8008a7e:	e013      	b.n	8008aa8 <_malloc_r+0xa0>
 8008a80:	2b00      	cmp	r3, #0
 8008a82:	dacb      	bge.n	8008a1c <_malloc_r+0x14>
 8008a84:	230c      	movs	r3, #12
 8008a86:	2500      	movs	r5, #0
 8008a88:	6033      	str	r3, [r6, #0]
 8008a8a:	0028      	movs	r0, r5
 8008a8c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008a8e:	6822      	ldr	r2, [r4, #0]
 8008a90:	1bd1      	subs	r1, r2, r7
 8008a92:	d420      	bmi.n	8008ad6 <_malloc_r+0xce>
 8008a94:	290b      	cmp	r1, #11
 8008a96:	d917      	bls.n	8008ac8 <_malloc_r+0xc0>
 8008a98:	19e2      	adds	r2, r4, r7
 8008a9a:	6027      	str	r7, [r4, #0]
 8008a9c:	42a3      	cmp	r3, r4
 8008a9e:	d111      	bne.n	8008ac4 <_malloc_r+0xbc>
 8008aa0:	602a      	str	r2, [r5, #0]
 8008aa2:	6863      	ldr	r3, [r4, #4]
 8008aa4:	6011      	str	r1, [r2, #0]
 8008aa6:	6053      	str	r3, [r2, #4]
 8008aa8:	0030      	movs	r0, r6
 8008aaa:	0025      	movs	r5, r4
 8008aac:	f002 ffe4 	bl	800ba78 <__malloc_unlock>
 8008ab0:	2207      	movs	r2, #7
 8008ab2:	350b      	adds	r5, #11
 8008ab4:	1d23      	adds	r3, r4, #4
 8008ab6:	4395      	bics	r5, r2
 8008ab8:	1aea      	subs	r2, r5, r3
 8008aba:	429d      	cmp	r5, r3
 8008abc:	d0e5      	beq.n	8008a8a <_malloc_r+0x82>
 8008abe:	1b5b      	subs	r3, r3, r5
 8008ac0:	50a3      	str	r3, [r4, r2]
 8008ac2:	e7e2      	b.n	8008a8a <_malloc_r+0x82>
 8008ac4:	605a      	str	r2, [r3, #4]
 8008ac6:	e7ec      	b.n	8008aa2 <_malloc_r+0x9a>
 8008ac8:	6862      	ldr	r2, [r4, #4]
 8008aca:	42a3      	cmp	r3, r4
 8008acc:	d101      	bne.n	8008ad2 <_malloc_r+0xca>
 8008ace:	602a      	str	r2, [r5, #0]
 8008ad0:	e7ea      	b.n	8008aa8 <_malloc_r+0xa0>
 8008ad2:	605a      	str	r2, [r3, #4]
 8008ad4:	e7e8      	b.n	8008aa8 <_malloc_r+0xa0>
 8008ad6:	0023      	movs	r3, r4
 8008ad8:	6864      	ldr	r4, [r4, #4]
 8008ada:	e7a7      	b.n	8008a2c <_malloc_r+0x24>
 8008adc:	002c      	movs	r4, r5
 8008ade:	686d      	ldr	r5, [r5, #4]
 8008ae0:	e7af      	b.n	8008a42 <_malloc_r+0x3a>
 8008ae2:	230c      	movs	r3, #12
 8008ae4:	0030      	movs	r0, r6
 8008ae6:	6033      	str	r3, [r6, #0]
 8008ae8:	f002 ffc6 	bl	800ba78 <__malloc_unlock>
 8008aec:	e7cd      	b.n	8008a8a <_malloc_r+0x82>
 8008aee:	46c0      	nop			; (mov r8, r8)
 8008af0:	200004d8 	.word	0x200004d8

08008af4 <__cvt>:
 8008af4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008af6:	001e      	movs	r6, r3
 8008af8:	2300      	movs	r3, #0
 8008afa:	0014      	movs	r4, r2
 8008afc:	b08b      	sub	sp, #44	; 0x2c
 8008afe:	429e      	cmp	r6, r3
 8008b00:	da04      	bge.n	8008b0c <__cvt+0x18>
 8008b02:	2180      	movs	r1, #128	; 0x80
 8008b04:	0609      	lsls	r1, r1, #24
 8008b06:	1873      	adds	r3, r6, r1
 8008b08:	001e      	movs	r6, r3
 8008b0a:	232d      	movs	r3, #45	; 0x2d
 8008b0c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008b0e:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8008b10:	7013      	strb	r3, [r2, #0]
 8008b12:	2320      	movs	r3, #32
 8008b14:	2203      	movs	r2, #3
 8008b16:	439f      	bics	r7, r3
 8008b18:	2f46      	cmp	r7, #70	; 0x46
 8008b1a:	d007      	beq.n	8008b2c <__cvt+0x38>
 8008b1c:	003b      	movs	r3, r7
 8008b1e:	3b45      	subs	r3, #69	; 0x45
 8008b20:	4259      	negs	r1, r3
 8008b22:	414b      	adcs	r3, r1
 8008b24:	9910      	ldr	r1, [sp, #64]	; 0x40
 8008b26:	3a01      	subs	r2, #1
 8008b28:	18cb      	adds	r3, r1, r3
 8008b2a:	9310      	str	r3, [sp, #64]	; 0x40
 8008b2c:	ab09      	add	r3, sp, #36	; 0x24
 8008b2e:	9304      	str	r3, [sp, #16]
 8008b30:	ab08      	add	r3, sp, #32
 8008b32:	9303      	str	r3, [sp, #12]
 8008b34:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008b36:	9200      	str	r2, [sp, #0]
 8008b38:	9302      	str	r3, [sp, #8]
 8008b3a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008b3c:	0022      	movs	r2, r4
 8008b3e:	9301      	str	r3, [sp, #4]
 8008b40:	0033      	movs	r3, r6
 8008b42:	f001 fde1 	bl	800a708 <_dtoa_r>
 8008b46:	0005      	movs	r5, r0
 8008b48:	2f47      	cmp	r7, #71	; 0x47
 8008b4a:	d102      	bne.n	8008b52 <__cvt+0x5e>
 8008b4c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008b4e:	07db      	lsls	r3, r3, #31
 8008b50:	d528      	bpl.n	8008ba4 <__cvt+0xb0>
 8008b52:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008b54:	18eb      	adds	r3, r5, r3
 8008b56:	9307      	str	r3, [sp, #28]
 8008b58:	2f46      	cmp	r7, #70	; 0x46
 8008b5a:	d114      	bne.n	8008b86 <__cvt+0x92>
 8008b5c:	782b      	ldrb	r3, [r5, #0]
 8008b5e:	2b30      	cmp	r3, #48	; 0x30
 8008b60:	d10c      	bne.n	8008b7c <__cvt+0x88>
 8008b62:	2200      	movs	r2, #0
 8008b64:	2300      	movs	r3, #0
 8008b66:	0020      	movs	r0, r4
 8008b68:	0031      	movs	r1, r6
 8008b6a:	f7f7 fc6d 	bl	8000448 <__aeabi_dcmpeq>
 8008b6e:	2800      	cmp	r0, #0
 8008b70:	d104      	bne.n	8008b7c <__cvt+0x88>
 8008b72:	2301      	movs	r3, #1
 8008b74:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008b76:	1a9b      	subs	r3, r3, r2
 8008b78:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008b7a:	6013      	str	r3, [r2, #0]
 8008b7c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008b7e:	9a07      	ldr	r2, [sp, #28]
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	18d3      	adds	r3, r2, r3
 8008b84:	9307      	str	r3, [sp, #28]
 8008b86:	2200      	movs	r2, #0
 8008b88:	2300      	movs	r3, #0
 8008b8a:	0020      	movs	r0, r4
 8008b8c:	0031      	movs	r1, r6
 8008b8e:	f7f7 fc5b 	bl	8000448 <__aeabi_dcmpeq>
 8008b92:	2800      	cmp	r0, #0
 8008b94:	d001      	beq.n	8008b9a <__cvt+0xa6>
 8008b96:	9b07      	ldr	r3, [sp, #28]
 8008b98:	9309      	str	r3, [sp, #36]	; 0x24
 8008b9a:	2230      	movs	r2, #48	; 0x30
 8008b9c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b9e:	9907      	ldr	r1, [sp, #28]
 8008ba0:	428b      	cmp	r3, r1
 8008ba2:	d306      	bcc.n	8008bb2 <__cvt+0xbe>
 8008ba4:	0028      	movs	r0, r5
 8008ba6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008ba8:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8008baa:	1b5b      	subs	r3, r3, r5
 8008bac:	6013      	str	r3, [r2, #0]
 8008bae:	b00b      	add	sp, #44	; 0x2c
 8008bb0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008bb2:	1c59      	adds	r1, r3, #1
 8008bb4:	9109      	str	r1, [sp, #36]	; 0x24
 8008bb6:	701a      	strb	r2, [r3, #0]
 8008bb8:	e7f0      	b.n	8008b9c <__cvt+0xa8>

08008bba <__exponent>:
 8008bba:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008bbc:	1c83      	adds	r3, r0, #2
 8008bbe:	b087      	sub	sp, #28
 8008bc0:	9303      	str	r3, [sp, #12]
 8008bc2:	0005      	movs	r5, r0
 8008bc4:	000c      	movs	r4, r1
 8008bc6:	232b      	movs	r3, #43	; 0x2b
 8008bc8:	7002      	strb	r2, [r0, #0]
 8008bca:	2900      	cmp	r1, #0
 8008bcc:	da01      	bge.n	8008bd2 <__exponent+0x18>
 8008bce:	424c      	negs	r4, r1
 8008bd0:	3302      	adds	r3, #2
 8008bd2:	706b      	strb	r3, [r5, #1]
 8008bd4:	2c09      	cmp	r4, #9
 8008bd6:	dd31      	ble.n	8008c3c <__exponent+0x82>
 8008bd8:	270a      	movs	r7, #10
 8008bda:	ab04      	add	r3, sp, #16
 8008bdc:	1dde      	adds	r6, r3, #7
 8008bde:	0020      	movs	r0, r4
 8008be0:	0039      	movs	r1, r7
 8008be2:	9601      	str	r6, [sp, #4]
 8008be4:	f7f7 fc1a 	bl	800041c <__aeabi_idivmod>
 8008be8:	3e01      	subs	r6, #1
 8008bea:	3130      	adds	r1, #48	; 0x30
 8008bec:	0020      	movs	r0, r4
 8008bee:	7031      	strb	r1, [r6, #0]
 8008bf0:	0039      	movs	r1, r7
 8008bf2:	9402      	str	r4, [sp, #8]
 8008bf4:	f7f7 fb2c 	bl	8000250 <__divsi3>
 8008bf8:	9b02      	ldr	r3, [sp, #8]
 8008bfa:	0004      	movs	r4, r0
 8008bfc:	2b63      	cmp	r3, #99	; 0x63
 8008bfe:	dcee      	bgt.n	8008bde <__exponent+0x24>
 8008c00:	9b01      	ldr	r3, [sp, #4]
 8008c02:	3430      	adds	r4, #48	; 0x30
 8008c04:	1e9a      	subs	r2, r3, #2
 8008c06:	0013      	movs	r3, r2
 8008c08:	9903      	ldr	r1, [sp, #12]
 8008c0a:	7014      	strb	r4, [r2, #0]
 8008c0c:	a804      	add	r0, sp, #16
 8008c0e:	3007      	adds	r0, #7
 8008c10:	4298      	cmp	r0, r3
 8008c12:	d80e      	bhi.n	8008c32 <__exponent+0x78>
 8008c14:	ab04      	add	r3, sp, #16
 8008c16:	3307      	adds	r3, #7
 8008c18:	2000      	movs	r0, #0
 8008c1a:	429a      	cmp	r2, r3
 8008c1c:	d804      	bhi.n	8008c28 <__exponent+0x6e>
 8008c1e:	ab04      	add	r3, sp, #16
 8008c20:	3009      	adds	r0, #9
 8008c22:	18c0      	adds	r0, r0, r3
 8008c24:	9b01      	ldr	r3, [sp, #4]
 8008c26:	1ac0      	subs	r0, r0, r3
 8008c28:	9b03      	ldr	r3, [sp, #12]
 8008c2a:	1818      	adds	r0, r3, r0
 8008c2c:	1b40      	subs	r0, r0, r5
 8008c2e:	b007      	add	sp, #28
 8008c30:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008c32:	7818      	ldrb	r0, [r3, #0]
 8008c34:	3301      	adds	r3, #1
 8008c36:	7008      	strb	r0, [r1, #0]
 8008c38:	3101      	adds	r1, #1
 8008c3a:	e7e7      	b.n	8008c0c <__exponent+0x52>
 8008c3c:	2330      	movs	r3, #48	; 0x30
 8008c3e:	18e4      	adds	r4, r4, r3
 8008c40:	70ab      	strb	r3, [r5, #2]
 8008c42:	1d28      	adds	r0, r5, #4
 8008c44:	70ec      	strb	r4, [r5, #3]
 8008c46:	e7f1      	b.n	8008c2c <__exponent+0x72>

08008c48 <_printf_float>:
 8008c48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008c4a:	b095      	sub	sp, #84	; 0x54
 8008c4c:	000c      	movs	r4, r1
 8008c4e:	9209      	str	r2, [sp, #36]	; 0x24
 8008c50:	001e      	movs	r6, r3
 8008c52:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 8008c54:	0007      	movs	r7, r0
 8008c56:	f002 fee5 	bl	800ba24 <_localeconv_r>
 8008c5a:	6803      	ldr	r3, [r0, #0]
 8008c5c:	0018      	movs	r0, r3
 8008c5e:	930c      	str	r3, [sp, #48]	; 0x30
 8008c60:	f7f7 fa50 	bl	8000104 <strlen>
 8008c64:	2300      	movs	r3, #0
 8008c66:	9312      	str	r3, [sp, #72]	; 0x48
 8008c68:	7e23      	ldrb	r3, [r4, #24]
 8008c6a:	2207      	movs	r2, #7
 8008c6c:	930a      	str	r3, [sp, #40]	; 0x28
 8008c6e:	6823      	ldr	r3, [r4, #0]
 8008c70:	900e      	str	r0, [sp, #56]	; 0x38
 8008c72:	930d      	str	r3, [sp, #52]	; 0x34
 8008c74:	990d      	ldr	r1, [sp, #52]	; 0x34
 8008c76:	682b      	ldr	r3, [r5, #0]
 8008c78:	05c9      	lsls	r1, r1, #23
 8008c7a:	d547      	bpl.n	8008d0c <_printf_float+0xc4>
 8008c7c:	189b      	adds	r3, r3, r2
 8008c7e:	4393      	bics	r3, r2
 8008c80:	001a      	movs	r2, r3
 8008c82:	3208      	adds	r2, #8
 8008c84:	602a      	str	r2, [r5, #0]
 8008c86:	681a      	ldr	r2, [r3, #0]
 8008c88:	685b      	ldr	r3, [r3, #4]
 8008c8a:	64a2      	str	r2, [r4, #72]	; 0x48
 8008c8c:	64e3      	str	r3, [r4, #76]	; 0x4c
 8008c8e:	2201      	movs	r2, #1
 8008c90:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8008c92:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
 8008c94:	930b      	str	r3, [sp, #44]	; 0x2c
 8008c96:	006b      	lsls	r3, r5, #1
 8008c98:	085b      	lsrs	r3, r3, #1
 8008c9a:	930f      	str	r3, [sp, #60]	; 0x3c
 8008c9c:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8008c9e:	4ba7      	ldr	r3, [pc, #668]	; (8008f3c <_printf_float+0x2f4>)
 8008ca0:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8008ca2:	4252      	negs	r2, r2
 8008ca4:	f7fa f9ba 	bl	800301c <__aeabi_dcmpun>
 8008ca8:	2800      	cmp	r0, #0
 8008caa:	d131      	bne.n	8008d10 <_printf_float+0xc8>
 8008cac:	2201      	movs	r2, #1
 8008cae:	4ba3      	ldr	r3, [pc, #652]	; (8008f3c <_printf_float+0x2f4>)
 8008cb0:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8008cb2:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8008cb4:	4252      	negs	r2, r2
 8008cb6:	f7f7 fbd7 	bl	8000468 <__aeabi_dcmple>
 8008cba:	2800      	cmp	r0, #0
 8008cbc:	d128      	bne.n	8008d10 <_printf_float+0xc8>
 8008cbe:	2200      	movs	r2, #0
 8008cc0:	2300      	movs	r3, #0
 8008cc2:	0029      	movs	r1, r5
 8008cc4:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8008cc6:	f7f7 fbc5 	bl	8000454 <__aeabi_dcmplt>
 8008cca:	2800      	cmp	r0, #0
 8008ccc:	d003      	beq.n	8008cd6 <_printf_float+0x8e>
 8008cce:	0023      	movs	r3, r4
 8008cd0:	222d      	movs	r2, #45	; 0x2d
 8008cd2:	3343      	adds	r3, #67	; 0x43
 8008cd4:	701a      	strb	r2, [r3, #0]
 8008cd6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008cd8:	4d99      	ldr	r5, [pc, #612]	; (8008f40 <_printf_float+0x2f8>)
 8008cda:	2b47      	cmp	r3, #71	; 0x47
 8008cdc:	d900      	bls.n	8008ce0 <_printf_float+0x98>
 8008cde:	4d99      	ldr	r5, [pc, #612]	; (8008f44 <_printf_float+0x2fc>)
 8008ce0:	2303      	movs	r3, #3
 8008ce2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008ce4:	6123      	str	r3, [r4, #16]
 8008ce6:	3301      	adds	r3, #1
 8008ce8:	439a      	bics	r2, r3
 8008cea:	2300      	movs	r3, #0
 8008cec:	6022      	str	r2, [r4, #0]
 8008cee:	930b      	str	r3, [sp, #44]	; 0x2c
 8008cf0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008cf2:	0021      	movs	r1, r4
 8008cf4:	0038      	movs	r0, r7
 8008cf6:	9600      	str	r6, [sp, #0]
 8008cf8:	aa13      	add	r2, sp, #76	; 0x4c
 8008cfa:	f000 f9e7 	bl	80090cc <_printf_common>
 8008cfe:	1c43      	adds	r3, r0, #1
 8008d00:	d000      	beq.n	8008d04 <_printf_float+0xbc>
 8008d02:	e0a2      	b.n	8008e4a <_printf_float+0x202>
 8008d04:	2001      	movs	r0, #1
 8008d06:	4240      	negs	r0, r0
 8008d08:	b015      	add	sp, #84	; 0x54
 8008d0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008d0c:	3307      	adds	r3, #7
 8008d0e:	e7b6      	b.n	8008c7e <_printf_float+0x36>
 8008d10:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008d12:	002b      	movs	r3, r5
 8008d14:	0010      	movs	r0, r2
 8008d16:	0029      	movs	r1, r5
 8008d18:	f7fa f980 	bl	800301c <__aeabi_dcmpun>
 8008d1c:	2800      	cmp	r0, #0
 8008d1e:	d00b      	beq.n	8008d38 <_printf_float+0xf0>
 8008d20:	2d00      	cmp	r5, #0
 8008d22:	da03      	bge.n	8008d2c <_printf_float+0xe4>
 8008d24:	0023      	movs	r3, r4
 8008d26:	222d      	movs	r2, #45	; 0x2d
 8008d28:	3343      	adds	r3, #67	; 0x43
 8008d2a:	701a      	strb	r2, [r3, #0]
 8008d2c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008d2e:	4d86      	ldr	r5, [pc, #536]	; (8008f48 <_printf_float+0x300>)
 8008d30:	2b47      	cmp	r3, #71	; 0x47
 8008d32:	d9d5      	bls.n	8008ce0 <_printf_float+0x98>
 8008d34:	4d85      	ldr	r5, [pc, #532]	; (8008f4c <_printf_float+0x304>)
 8008d36:	e7d3      	b.n	8008ce0 <_printf_float+0x98>
 8008d38:	2220      	movs	r2, #32
 8008d3a:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008d3c:	6863      	ldr	r3, [r4, #4]
 8008d3e:	4391      	bics	r1, r2
 8008d40:	910f      	str	r1, [sp, #60]	; 0x3c
 8008d42:	1c5a      	adds	r2, r3, #1
 8008d44:	d149      	bne.n	8008dda <_printf_float+0x192>
 8008d46:	3307      	adds	r3, #7
 8008d48:	6063      	str	r3, [r4, #4]
 8008d4a:	2380      	movs	r3, #128	; 0x80
 8008d4c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008d4e:	00db      	lsls	r3, r3, #3
 8008d50:	4313      	orrs	r3, r2
 8008d52:	2200      	movs	r2, #0
 8008d54:	9206      	str	r2, [sp, #24]
 8008d56:	aa12      	add	r2, sp, #72	; 0x48
 8008d58:	9205      	str	r2, [sp, #20]
 8008d5a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008d5c:	a908      	add	r1, sp, #32
 8008d5e:	9204      	str	r2, [sp, #16]
 8008d60:	aa11      	add	r2, sp, #68	; 0x44
 8008d62:	9203      	str	r2, [sp, #12]
 8008d64:	2223      	movs	r2, #35	; 0x23
 8008d66:	6023      	str	r3, [r4, #0]
 8008d68:	9301      	str	r3, [sp, #4]
 8008d6a:	6863      	ldr	r3, [r4, #4]
 8008d6c:	1852      	adds	r2, r2, r1
 8008d6e:	9202      	str	r2, [sp, #8]
 8008d70:	9300      	str	r3, [sp, #0]
 8008d72:	0038      	movs	r0, r7
 8008d74:	002b      	movs	r3, r5
 8008d76:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008d78:	f7ff febc 	bl	8008af4 <__cvt>
 8008d7c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008d7e:	0005      	movs	r5, r0
 8008d80:	9911      	ldr	r1, [sp, #68]	; 0x44
 8008d82:	2b47      	cmp	r3, #71	; 0x47
 8008d84:	d108      	bne.n	8008d98 <_printf_float+0x150>
 8008d86:	1ccb      	adds	r3, r1, #3
 8008d88:	db02      	blt.n	8008d90 <_printf_float+0x148>
 8008d8a:	6863      	ldr	r3, [r4, #4]
 8008d8c:	4299      	cmp	r1, r3
 8008d8e:	dd48      	ble.n	8008e22 <_printf_float+0x1da>
 8008d90:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008d92:	3b02      	subs	r3, #2
 8008d94:	b2db      	uxtb	r3, r3
 8008d96:	930a      	str	r3, [sp, #40]	; 0x28
 8008d98:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008d9a:	2b65      	cmp	r3, #101	; 0x65
 8008d9c:	d824      	bhi.n	8008de8 <_printf_float+0x1a0>
 8008d9e:	0020      	movs	r0, r4
 8008da0:	001a      	movs	r2, r3
 8008da2:	3901      	subs	r1, #1
 8008da4:	3050      	adds	r0, #80	; 0x50
 8008da6:	9111      	str	r1, [sp, #68]	; 0x44
 8008da8:	f7ff ff07 	bl	8008bba <__exponent>
 8008dac:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008dae:	900b      	str	r0, [sp, #44]	; 0x2c
 8008db0:	1813      	adds	r3, r2, r0
 8008db2:	6123      	str	r3, [r4, #16]
 8008db4:	2a01      	cmp	r2, #1
 8008db6:	dc02      	bgt.n	8008dbe <_printf_float+0x176>
 8008db8:	6822      	ldr	r2, [r4, #0]
 8008dba:	07d2      	lsls	r2, r2, #31
 8008dbc:	d501      	bpl.n	8008dc2 <_printf_float+0x17a>
 8008dbe:	3301      	adds	r3, #1
 8008dc0:	6123      	str	r3, [r4, #16]
 8008dc2:	2323      	movs	r3, #35	; 0x23
 8008dc4:	aa08      	add	r2, sp, #32
 8008dc6:	189b      	adds	r3, r3, r2
 8008dc8:	781b      	ldrb	r3, [r3, #0]
 8008dca:	2b00      	cmp	r3, #0
 8008dcc:	d100      	bne.n	8008dd0 <_printf_float+0x188>
 8008dce:	e78f      	b.n	8008cf0 <_printf_float+0xa8>
 8008dd0:	0023      	movs	r3, r4
 8008dd2:	222d      	movs	r2, #45	; 0x2d
 8008dd4:	3343      	adds	r3, #67	; 0x43
 8008dd6:	701a      	strb	r2, [r3, #0]
 8008dd8:	e78a      	b.n	8008cf0 <_printf_float+0xa8>
 8008dda:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008ddc:	2a47      	cmp	r2, #71	; 0x47
 8008dde:	d1b4      	bne.n	8008d4a <_printf_float+0x102>
 8008de0:	2b00      	cmp	r3, #0
 8008de2:	d1b2      	bne.n	8008d4a <_printf_float+0x102>
 8008de4:	3301      	adds	r3, #1
 8008de6:	e7af      	b.n	8008d48 <_printf_float+0x100>
 8008de8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008dea:	2b66      	cmp	r3, #102	; 0x66
 8008dec:	d11b      	bne.n	8008e26 <_printf_float+0x1de>
 8008dee:	6863      	ldr	r3, [r4, #4]
 8008df0:	2900      	cmp	r1, #0
 8008df2:	dd0d      	ble.n	8008e10 <_printf_float+0x1c8>
 8008df4:	6121      	str	r1, [r4, #16]
 8008df6:	2b00      	cmp	r3, #0
 8008df8:	d102      	bne.n	8008e00 <_printf_float+0x1b8>
 8008dfa:	6822      	ldr	r2, [r4, #0]
 8008dfc:	07d2      	lsls	r2, r2, #31
 8008dfe:	d502      	bpl.n	8008e06 <_printf_float+0x1be>
 8008e00:	3301      	adds	r3, #1
 8008e02:	1859      	adds	r1, r3, r1
 8008e04:	6121      	str	r1, [r4, #16]
 8008e06:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008e08:	65a3      	str	r3, [r4, #88]	; 0x58
 8008e0a:	2300      	movs	r3, #0
 8008e0c:	930b      	str	r3, [sp, #44]	; 0x2c
 8008e0e:	e7d8      	b.n	8008dc2 <_printf_float+0x17a>
 8008e10:	2b00      	cmp	r3, #0
 8008e12:	d103      	bne.n	8008e1c <_printf_float+0x1d4>
 8008e14:	2201      	movs	r2, #1
 8008e16:	6821      	ldr	r1, [r4, #0]
 8008e18:	4211      	tst	r1, r2
 8008e1a:	d000      	beq.n	8008e1e <_printf_float+0x1d6>
 8008e1c:	1c9a      	adds	r2, r3, #2
 8008e1e:	6122      	str	r2, [r4, #16]
 8008e20:	e7f1      	b.n	8008e06 <_printf_float+0x1be>
 8008e22:	2367      	movs	r3, #103	; 0x67
 8008e24:	930a      	str	r3, [sp, #40]	; 0x28
 8008e26:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008e28:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008e2a:	4293      	cmp	r3, r2
 8008e2c:	db06      	blt.n	8008e3c <_printf_float+0x1f4>
 8008e2e:	6822      	ldr	r2, [r4, #0]
 8008e30:	6123      	str	r3, [r4, #16]
 8008e32:	07d2      	lsls	r2, r2, #31
 8008e34:	d5e7      	bpl.n	8008e06 <_printf_float+0x1be>
 8008e36:	3301      	adds	r3, #1
 8008e38:	6123      	str	r3, [r4, #16]
 8008e3a:	e7e4      	b.n	8008e06 <_printf_float+0x1be>
 8008e3c:	2101      	movs	r1, #1
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	dc01      	bgt.n	8008e46 <_printf_float+0x1fe>
 8008e42:	1849      	adds	r1, r1, r1
 8008e44:	1ac9      	subs	r1, r1, r3
 8008e46:	1852      	adds	r2, r2, r1
 8008e48:	e7e9      	b.n	8008e1e <_printf_float+0x1d6>
 8008e4a:	6822      	ldr	r2, [r4, #0]
 8008e4c:	0553      	lsls	r3, r2, #21
 8008e4e:	d407      	bmi.n	8008e60 <_printf_float+0x218>
 8008e50:	6923      	ldr	r3, [r4, #16]
 8008e52:	002a      	movs	r2, r5
 8008e54:	0038      	movs	r0, r7
 8008e56:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008e58:	47b0      	blx	r6
 8008e5a:	1c43      	adds	r3, r0, #1
 8008e5c:	d128      	bne.n	8008eb0 <_printf_float+0x268>
 8008e5e:	e751      	b.n	8008d04 <_printf_float+0xbc>
 8008e60:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008e62:	2b65      	cmp	r3, #101	; 0x65
 8008e64:	d800      	bhi.n	8008e68 <_printf_float+0x220>
 8008e66:	e0e1      	b.n	800902c <_printf_float+0x3e4>
 8008e68:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8008e6a:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8008e6c:	2200      	movs	r2, #0
 8008e6e:	2300      	movs	r3, #0
 8008e70:	f7f7 faea 	bl	8000448 <__aeabi_dcmpeq>
 8008e74:	2800      	cmp	r0, #0
 8008e76:	d031      	beq.n	8008edc <_printf_float+0x294>
 8008e78:	2301      	movs	r3, #1
 8008e7a:	0038      	movs	r0, r7
 8008e7c:	4a34      	ldr	r2, [pc, #208]	; (8008f50 <_printf_float+0x308>)
 8008e7e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008e80:	47b0      	blx	r6
 8008e82:	1c43      	adds	r3, r0, #1
 8008e84:	d100      	bne.n	8008e88 <_printf_float+0x240>
 8008e86:	e73d      	b.n	8008d04 <_printf_float+0xbc>
 8008e88:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008e8a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008e8c:	4293      	cmp	r3, r2
 8008e8e:	db02      	blt.n	8008e96 <_printf_float+0x24e>
 8008e90:	6823      	ldr	r3, [r4, #0]
 8008e92:	07db      	lsls	r3, r3, #31
 8008e94:	d50c      	bpl.n	8008eb0 <_printf_float+0x268>
 8008e96:	0038      	movs	r0, r7
 8008e98:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008e9a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008e9c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008e9e:	47b0      	blx	r6
 8008ea0:	2500      	movs	r5, #0
 8008ea2:	1c43      	adds	r3, r0, #1
 8008ea4:	d100      	bne.n	8008ea8 <_printf_float+0x260>
 8008ea6:	e72d      	b.n	8008d04 <_printf_float+0xbc>
 8008ea8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008eaa:	3b01      	subs	r3, #1
 8008eac:	42ab      	cmp	r3, r5
 8008eae:	dc0a      	bgt.n	8008ec6 <_printf_float+0x27e>
 8008eb0:	6823      	ldr	r3, [r4, #0]
 8008eb2:	079b      	lsls	r3, r3, #30
 8008eb4:	d500      	bpl.n	8008eb8 <_printf_float+0x270>
 8008eb6:	e106      	b.n	80090c6 <_printf_float+0x47e>
 8008eb8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008eba:	68e0      	ldr	r0, [r4, #12]
 8008ebc:	4298      	cmp	r0, r3
 8008ebe:	db00      	blt.n	8008ec2 <_printf_float+0x27a>
 8008ec0:	e722      	b.n	8008d08 <_printf_float+0xc0>
 8008ec2:	0018      	movs	r0, r3
 8008ec4:	e720      	b.n	8008d08 <_printf_float+0xc0>
 8008ec6:	0022      	movs	r2, r4
 8008ec8:	2301      	movs	r3, #1
 8008eca:	0038      	movs	r0, r7
 8008ecc:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008ece:	321a      	adds	r2, #26
 8008ed0:	47b0      	blx	r6
 8008ed2:	1c43      	adds	r3, r0, #1
 8008ed4:	d100      	bne.n	8008ed8 <_printf_float+0x290>
 8008ed6:	e715      	b.n	8008d04 <_printf_float+0xbc>
 8008ed8:	3501      	adds	r5, #1
 8008eda:	e7e5      	b.n	8008ea8 <_printf_float+0x260>
 8008edc:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008ede:	2b00      	cmp	r3, #0
 8008ee0:	dc38      	bgt.n	8008f54 <_printf_float+0x30c>
 8008ee2:	2301      	movs	r3, #1
 8008ee4:	0038      	movs	r0, r7
 8008ee6:	4a1a      	ldr	r2, [pc, #104]	; (8008f50 <_printf_float+0x308>)
 8008ee8:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008eea:	47b0      	blx	r6
 8008eec:	1c43      	adds	r3, r0, #1
 8008eee:	d100      	bne.n	8008ef2 <_printf_float+0x2aa>
 8008ef0:	e708      	b.n	8008d04 <_printf_float+0xbc>
 8008ef2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008ef4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008ef6:	4313      	orrs	r3, r2
 8008ef8:	d102      	bne.n	8008f00 <_printf_float+0x2b8>
 8008efa:	6823      	ldr	r3, [r4, #0]
 8008efc:	07db      	lsls	r3, r3, #31
 8008efe:	d5d7      	bpl.n	8008eb0 <_printf_float+0x268>
 8008f00:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008f02:	0038      	movs	r0, r7
 8008f04:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008f06:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008f08:	47b0      	blx	r6
 8008f0a:	1c43      	adds	r3, r0, #1
 8008f0c:	d100      	bne.n	8008f10 <_printf_float+0x2c8>
 8008f0e:	e6f9      	b.n	8008d04 <_printf_float+0xbc>
 8008f10:	2300      	movs	r3, #0
 8008f12:	930a      	str	r3, [sp, #40]	; 0x28
 8008f14:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008f16:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008f18:	425b      	negs	r3, r3
 8008f1a:	4293      	cmp	r3, r2
 8008f1c:	dc01      	bgt.n	8008f22 <_printf_float+0x2da>
 8008f1e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008f20:	e797      	b.n	8008e52 <_printf_float+0x20a>
 8008f22:	0022      	movs	r2, r4
 8008f24:	2301      	movs	r3, #1
 8008f26:	0038      	movs	r0, r7
 8008f28:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008f2a:	321a      	adds	r2, #26
 8008f2c:	47b0      	blx	r6
 8008f2e:	1c43      	adds	r3, r0, #1
 8008f30:	d100      	bne.n	8008f34 <_printf_float+0x2ec>
 8008f32:	e6e7      	b.n	8008d04 <_printf_float+0xbc>
 8008f34:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008f36:	3301      	adds	r3, #1
 8008f38:	e7eb      	b.n	8008f12 <_printf_float+0x2ca>
 8008f3a:	46c0      	nop			; (mov r8, r8)
 8008f3c:	7fefffff 	.word	0x7fefffff
 8008f40:	0800d670 	.word	0x0800d670
 8008f44:	0800d674 	.word	0x0800d674
 8008f48:	0800d678 	.word	0x0800d678
 8008f4c:	0800d67c 	.word	0x0800d67c
 8008f50:	0800d680 	.word	0x0800d680
 8008f54:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008f56:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008f58:	920a      	str	r2, [sp, #40]	; 0x28
 8008f5a:	429a      	cmp	r2, r3
 8008f5c:	dd00      	ble.n	8008f60 <_printf_float+0x318>
 8008f5e:	930a      	str	r3, [sp, #40]	; 0x28
 8008f60:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008f62:	2b00      	cmp	r3, #0
 8008f64:	dc3c      	bgt.n	8008fe0 <_printf_float+0x398>
 8008f66:	2300      	movs	r3, #0
 8008f68:	930d      	str	r3, [sp, #52]	; 0x34
 8008f6a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008f6c:	43db      	mvns	r3, r3
 8008f6e:	17db      	asrs	r3, r3, #31
 8008f70:	930f      	str	r3, [sp, #60]	; 0x3c
 8008f72:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008f74:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008f76:	930b      	str	r3, [sp, #44]	; 0x2c
 8008f78:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008f7a:	4013      	ands	r3, r2
 8008f7c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008f7e:	1ad3      	subs	r3, r2, r3
 8008f80:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008f82:	4293      	cmp	r3, r2
 8008f84:	dc34      	bgt.n	8008ff0 <_printf_float+0x3a8>
 8008f86:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008f88:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008f8a:	4293      	cmp	r3, r2
 8008f8c:	db3d      	blt.n	800900a <_printf_float+0x3c2>
 8008f8e:	6823      	ldr	r3, [r4, #0]
 8008f90:	07db      	lsls	r3, r3, #31
 8008f92:	d43a      	bmi.n	800900a <_printf_float+0x3c2>
 8008f94:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008f96:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008f98:	9911      	ldr	r1, [sp, #68]	; 0x44
 8008f9a:	1ad3      	subs	r3, r2, r3
 8008f9c:	1a52      	subs	r2, r2, r1
 8008f9e:	920a      	str	r2, [sp, #40]	; 0x28
 8008fa0:	429a      	cmp	r2, r3
 8008fa2:	dd00      	ble.n	8008fa6 <_printf_float+0x35e>
 8008fa4:	930a      	str	r3, [sp, #40]	; 0x28
 8008fa6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	dc36      	bgt.n	800901a <_printf_float+0x3d2>
 8008fac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008fae:	2500      	movs	r5, #0
 8008fb0:	43db      	mvns	r3, r3
 8008fb2:	17db      	asrs	r3, r3, #31
 8008fb4:	930b      	str	r3, [sp, #44]	; 0x2c
 8008fb6:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8008fb8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008fba:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008fbc:	1a9b      	subs	r3, r3, r2
 8008fbe:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008fc0:	400a      	ands	r2, r1
 8008fc2:	1a9b      	subs	r3, r3, r2
 8008fc4:	42ab      	cmp	r3, r5
 8008fc6:	dc00      	bgt.n	8008fca <_printf_float+0x382>
 8008fc8:	e772      	b.n	8008eb0 <_printf_float+0x268>
 8008fca:	0022      	movs	r2, r4
 8008fcc:	2301      	movs	r3, #1
 8008fce:	0038      	movs	r0, r7
 8008fd0:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008fd2:	321a      	adds	r2, #26
 8008fd4:	47b0      	blx	r6
 8008fd6:	1c43      	adds	r3, r0, #1
 8008fd8:	d100      	bne.n	8008fdc <_printf_float+0x394>
 8008fda:	e693      	b.n	8008d04 <_printf_float+0xbc>
 8008fdc:	3501      	adds	r5, #1
 8008fde:	e7ea      	b.n	8008fb6 <_printf_float+0x36e>
 8008fe0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008fe2:	002a      	movs	r2, r5
 8008fe4:	0038      	movs	r0, r7
 8008fe6:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008fe8:	47b0      	blx	r6
 8008fea:	1c43      	adds	r3, r0, #1
 8008fec:	d1bb      	bne.n	8008f66 <_printf_float+0x31e>
 8008fee:	e689      	b.n	8008d04 <_printf_float+0xbc>
 8008ff0:	0022      	movs	r2, r4
 8008ff2:	2301      	movs	r3, #1
 8008ff4:	0038      	movs	r0, r7
 8008ff6:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008ff8:	321a      	adds	r2, #26
 8008ffa:	47b0      	blx	r6
 8008ffc:	1c43      	adds	r3, r0, #1
 8008ffe:	d100      	bne.n	8009002 <_printf_float+0x3ba>
 8009000:	e680      	b.n	8008d04 <_printf_float+0xbc>
 8009002:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009004:	3301      	adds	r3, #1
 8009006:	930d      	str	r3, [sp, #52]	; 0x34
 8009008:	e7b3      	b.n	8008f72 <_printf_float+0x32a>
 800900a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800900c:	0038      	movs	r0, r7
 800900e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009010:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009012:	47b0      	blx	r6
 8009014:	1c43      	adds	r3, r0, #1
 8009016:	d1bd      	bne.n	8008f94 <_printf_float+0x34c>
 8009018:	e674      	b.n	8008d04 <_printf_float+0xbc>
 800901a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800901c:	0038      	movs	r0, r7
 800901e:	18ea      	adds	r2, r5, r3
 8009020:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009022:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009024:	47b0      	blx	r6
 8009026:	1c43      	adds	r3, r0, #1
 8009028:	d1c0      	bne.n	8008fac <_printf_float+0x364>
 800902a:	e66b      	b.n	8008d04 <_printf_float+0xbc>
 800902c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800902e:	2b01      	cmp	r3, #1
 8009030:	dc02      	bgt.n	8009038 <_printf_float+0x3f0>
 8009032:	2301      	movs	r3, #1
 8009034:	421a      	tst	r2, r3
 8009036:	d034      	beq.n	80090a2 <_printf_float+0x45a>
 8009038:	2301      	movs	r3, #1
 800903a:	002a      	movs	r2, r5
 800903c:	0038      	movs	r0, r7
 800903e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009040:	47b0      	blx	r6
 8009042:	1c43      	adds	r3, r0, #1
 8009044:	d100      	bne.n	8009048 <_printf_float+0x400>
 8009046:	e65d      	b.n	8008d04 <_printf_float+0xbc>
 8009048:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800904a:	0038      	movs	r0, r7
 800904c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800904e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009050:	47b0      	blx	r6
 8009052:	1c43      	adds	r3, r0, #1
 8009054:	d100      	bne.n	8009058 <_printf_float+0x410>
 8009056:	e655      	b.n	8008d04 <_printf_float+0xbc>
 8009058:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 800905a:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 800905c:	2200      	movs	r2, #0
 800905e:	2300      	movs	r3, #0
 8009060:	f7f7 f9f2 	bl	8000448 <__aeabi_dcmpeq>
 8009064:	2800      	cmp	r0, #0
 8009066:	d11a      	bne.n	800909e <_printf_float+0x456>
 8009068:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800906a:	1c6a      	adds	r2, r5, #1
 800906c:	3b01      	subs	r3, #1
 800906e:	0038      	movs	r0, r7
 8009070:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009072:	47b0      	blx	r6
 8009074:	1c43      	adds	r3, r0, #1
 8009076:	d10e      	bne.n	8009096 <_printf_float+0x44e>
 8009078:	e644      	b.n	8008d04 <_printf_float+0xbc>
 800907a:	0022      	movs	r2, r4
 800907c:	2301      	movs	r3, #1
 800907e:	0038      	movs	r0, r7
 8009080:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009082:	321a      	adds	r2, #26
 8009084:	47b0      	blx	r6
 8009086:	1c43      	adds	r3, r0, #1
 8009088:	d100      	bne.n	800908c <_printf_float+0x444>
 800908a:	e63b      	b.n	8008d04 <_printf_float+0xbc>
 800908c:	3501      	adds	r5, #1
 800908e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009090:	3b01      	subs	r3, #1
 8009092:	42ab      	cmp	r3, r5
 8009094:	dcf1      	bgt.n	800907a <_printf_float+0x432>
 8009096:	0022      	movs	r2, r4
 8009098:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800909a:	3250      	adds	r2, #80	; 0x50
 800909c:	e6da      	b.n	8008e54 <_printf_float+0x20c>
 800909e:	2500      	movs	r5, #0
 80090a0:	e7f5      	b.n	800908e <_printf_float+0x446>
 80090a2:	002a      	movs	r2, r5
 80090a4:	e7e3      	b.n	800906e <_printf_float+0x426>
 80090a6:	0022      	movs	r2, r4
 80090a8:	2301      	movs	r3, #1
 80090aa:	0038      	movs	r0, r7
 80090ac:	9909      	ldr	r1, [sp, #36]	; 0x24
 80090ae:	3219      	adds	r2, #25
 80090b0:	47b0      	blx	r6
 80090b2:	1c43      	adds	r3, r0, #1
 80090b4:	d100      	bne.n	80090b8 <_printf_float+0x470>
 80090b6:	e625      	b.n	8008d04 <_printf_float+0xbc>
 80090b8:	3501      	adds	r5, #1
 80090ba:	68e3      	ldr	r3, [r4, #12]
 80090bc:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80090be:	1a9b      	subs	r3, r3, r2
 80090c0:	42ab      	cmp	r3, r5
 80090c2:	dcf0      	bgt.n	80090a6 <_printf_float+0x45e>
 80090c4:	e6f8      	b.n	8008eb8 <_printf_float+0x270>
 80090c6:	2500      	movs	r5, #0
 80090c8:	e7f7      	b.n	80090ba <_printf_float+0x472>
 80090ca:	46c0      	nop			; (mov r8, r8)

080090cc <_printf_common>:
 80090cc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80090ce:	0015      	movs	r5, r2
 80090d0:	9301      	str	r3, [sp, #4]
 80090d2:	688a      	ldr	r2, [r1, #8]
 80090d4:	690b      	ldr	r3, [r1, #16]
 80090d6:	000c      	movs	r4, r1
 80090d8:	9000      	str	r0, [sp, #0]
 80090da:	4293      	cmp	r3, r2
 80090dc:	da00      	bge.n	80090e0 <_printf_common+0x14>
 80090de:	0013      	movs	r3, r2
 80090e0:	0022      	movs	r2, r4
 80090e2:	602b      	str	r3, [r5, #0]
 80090e4:	3243      	adds	r2, #67	; 0x43
 80090e6:	7812      	ldrb	r2, [r2, #0]
 80090e8:	2a00      	cmp	r2, #0
 80090ea:	d001      	beq.n	80090f0 <_printf_common+0x24>
 80090ec:	3301      	adds	r3, #1
 80090ee:	602b      	str	r3, [r5, #0]
 80090f0:	6823      	ldr	r3, [r4, #0]
 80090f2:	069b      	lsls	r3, r3, #26
 80090f4:	d502      	bpl.n	80090fc <_printf_common+0x30>
 80090f6:	682b      	ldr	r3, [r5, #0]
 80090f8:	3302      	adds	r3, #2
 80090fa:	602b      	str	r3, [r5, #0]
 80090fc:	6822      	ldr	r2, [r4, #0]
 80090fe:	2306      	movs	r3, #6
 8009100:	0017      	movs	r7, r2
 8009102:	401f      	ands	r7, r3
 8009104:	421a      	tst	r2, r3
 8009106:	d027      	beq.n	8009158 <_printf_common+0x8c>
 8009108:	0023      	movs	r3, r4
 800910a:	3343      	adds	r3, #67	; 0x43
 800910c:	781b      	ldrb	r3, [r3, #0]
 800910e:	1e5a      	subs	r2, r3, #1
 8009110:	4193      	sbcs	r3, r2
 8009112:	6822      	ldr	r2, [r4, #0]
 8009114:	0692      	lsls	r2, r2, #26
 8009116:	d430      	bmi.n	800917a <_printf_common+0xae>
 8009118:	0022      	movs	r2, r4
 800911a:	9901      	ldr	r1, [sp, #4]
 800911c:	9800      	ldr	r0, [sp, #0]
 800911e:	9e08      	ldr	r6, [sp, #32]
 8009120:	3243      	adds	r2, #67	; 0x43
 8009122:	47b0      	blx	r6
 8009124:	1c43      	adds	r3, r0, #1
 8009126:	d025      	beq.n	8009174 <_printf_common+0xa8>
 8009128:	2306      	movs	r3, #6
 800912a:	6820      	ldr	r0, [r4, #0]
 800912c:	682a      	ldr	r2, [r5, #0]
 800912e:	68e1      	ldr	r1, [r4, #12]
 8009130:	2500      	movs	r5, #0
 8009132:	4003      	ands	r3, r0
 8009134:	2b04      	cmp	r3, #4
 8009136:	d103      	bne.n	8009140 <_printf_common+0x74>
 8009138:	1a8d      	subs	r5, r1, r2
 800913a:	43eb      	mvns	r3, r5
 800913c:	17db      	asrs	r3, r3, #31
 800913e:	401d      	ands	r5, r3
 8009140:	68a3      	ldr	r3, [r4, #8]
 8009142:	6922      	ldr	r2, [r4, #16]
 8009144:	4293      	cmp	r3, r2
 8009146:	dd01      	ble.n	800914c <_printf_common+0x80>
 8009148:	1a9b      	subs	r3, r3, r2
 800914a:	18ed      	adds	r5, r5, r3
 800914c:	2700      	movs	r7, #0
 800914e:	42bd      	cmp	r5, r7
 8009150:	d120      	bne.n	8009194 <_printf_common+0xc8>
 8009152:	2000      	movs	r0, #0
 8009154:	e010      	b.n	8009178 <_printf_common+0xac>
 8009156:	3701      	adds	r7, #1
 8009158:	68e3      	ldr	r3, [r4, #12]
 800915a:	682a      	ldr	r2, [r5, #0]
 800915c:	1a9b      	subs	r3, r3, r2
 800915e:	42bb      	cmp	r3, r7
 8009160:	ddd2      	ble.n	8009108 <_printf_common+0x3c>
 8009162:	0022      	movs	r2, r4
 8009164:	2301      	movs	r3, #1
 8009166:	9901      	ldr	r1, [sp, #4]
 8009168:	9800      	ldr	r0, [sp, #0]
 800916a:	9e08      	ldr	r6, [sp, #32]
 800916c:	3219      	adds	r2, #25
 800916e:	47b0      	blx	r6
 8009170:	1c43      	adds	r3, r0, #1
 8009172:	d1f0      	bne.n	8009156 <_printf_common+0x8a>
 8009174:	2001      	movs	r0, #1
 8009176:	4240      	negs	r0, r0
 8009178:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800917a:	2030      	movs	r0, #48	; 0x30
 800917c:	18e1      	adds	r1, r4, r3
 800917e:	3143      	adds	r1, #67	; 0x43
 8009180:	7008      	strb	r0, [r1, #0]
 8009182:	0021      	movs	r1, r4
 8009184:	1c5a      	adds	r2, r3, #1
 8009186:	3145      	adds	r1, #69	; 0x45
 8009188:	7809      	ldrb	r1, [r1, #0]
 800918a:	18a2      	adds	r2, r4, r2
 800918c:	3243      	adds	r2, #67	; 0x43
 800918e:	3302      	adds	r3, #2
 8009190:	7011      	strb	r1, [r2, #0]
 8009192:	e7c1      	b.n	8009118 <_printf_common+0x4c>
 8009194:	0022      	movs	r2, r4
 8009196:	2301      	movs	r3, #1
 8009198:	9901      	ldr	r1, [sp, #4]
 800919a:	9800      	ldr	r0, [sp, #0]
 800919c:	9e08      	ldr	r6, [sp, #32]
 800919e:	321a      	adds	r2, #26
 80091a0:	47b0      	blx	r6
 80091a2:	1c43      	adds	r3, r0, #1
 80091a4:	d0e6      	beq.n	8009174 <_printf_common+0xa8>
 80091a6:	3701      	adds	r7, #1
 80091a8:	e7d1      	b.n	800914e <_printf_common+0x82>
	...

080091ac <_printf_i>:
 80091ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80091ae:	b08b      	sub	sp, #44	; 0x2c
 80091b0:	9206      	str	r2, [sp, #24]
 80091b2:	000a      	movs	r2, r1
 80091b4:	3243      	adds	r2, #67	; 0x43
 80091b6:	9307      	str	r3, [sp, #28]
 80091b8:	9005      	str	r0, [sp, #20]
 80091ba:	9204      	str	r2, [sp, #16]
 80091bc:	7e0a      	ldrb	r2, [r1, #24]
 80091be:	000c      	movs	r4, r1
 80091c0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80091c2:	2a78      	cmp	r2, #120	; 0x78
 80091c4:	d807      	bhi.n	80091d6 <_printf_i+0x2a>
 80091c6:	2a62      	cmp	r2, #98	; 0x62
 80091c8:	d809      	bhi.n	80091de <_printf_i+0x32>
 80091ca:	2a00      	cmp	r2, #0
 80091cc:	d100      	bne.n	80091d0 <_printf_i+0x24>
 80091ce:	e0c1      	b.n	8009354 <_printf_i+0x1a8>
 80091d0:	2a58      	cmp	r2, #88	; 0x58
 80091d2:	d100      	bne.n	80091d6 <_printf_i+0x2a>
 80091d4:	e08c      	b.n	80092f0 <_printf_i+0x144>
 80091d6:	0026      	movs	r6, r4
 80091d8:	3642      	adds	r6, #66	; 0x42
 80091da:	7032      	strb	r2, [r6, #0]
 80091dc:	e022      	b.n	8009224 <_printf_i+0x78>
 80091de:	0010      	movs	r0, r2
 80091e0:	3863      	subs	r0, #99	; 0x63
 80091e2:	2815      	cmp	r0, #21
 80091e4:	d8f7      	bhi.n	80091d6 <_printf_i+0x2a>
 80091e6:	f7f6 ff9f 	bl	8000128 <__gnu_thumb1_case_shi>
 80091ea:	0016      	.short	0x0016
 80091ec:	fff6001f 	.word	0xfff6001f
 80091f0:	fff6fff6 	.word	0xfff6fff6
 80091f4:	001ffff6 	.word	0x001ffff6
 80091f8:	fff6fff6 	.word	0xfff6fff6
 80091fc:	fff6fff6 	.word	0xfff6fff6
 8009200:	003600a8 	.word	0x003600a8
 8009204:	fff6009a 	.word	0xfff6009a
 8009208:	00b9fff6 	.word	0x00b9fff6
 800920c:	0036fff6 	.word	0x0036fff6
 8009210:	fff6fff6 	.word	0xfff6fff6
 8009214:	009e      	.short	0x009e
 8009216:	0026      	movs	r6, r4
 8009218:	681a      	ldr	r2, [r3, #0]
 800921a:	3642      	adds	r6, #66	; 0x42
 800921c:	1d11      	adds	r1, r2, #4
 800921e:	6019      	str	r1, [r3, #0]
 8009220:	6813      	ldr	r3, [r2, #0]
 8009222:	7033      	strb	r3, [r6, #0]
 8009224:	2301      	movs	r3, #1
 8009226:	e0a7      	b.n	8009378 <_printf_i+0x1cc>
 8009228:	6808      	ldr	r0, [r1, #0]
 800922a:	6819      	ldr	r1, [r3, #0]
 800922c:	1d0a      	adds	r2, r1, #4
 800922e:	0605      	lsls	r5, r0, #24
 8009230:	d50b      	bpl.n	800924a <_printf_i+0x9e>
 8009232:	680d      	ldr	r5, [r1, #0]
 8009234:	601a      	str	r2, [r3, #0]
 8009236:	2d00      	cmp	r5, #0
 8009238:	da03      	bge.n	8009242 <_printf_i+0x96>
 800923a:	232d      	movs	r3, #45	; 0x2d
 800923c:	9a04      	ldr	r2, [sp, #16]
 800923e:	426d      	negs	r5, r5
 8009240:	7013      	strb	r3, [r2, #0]
 8009242:	4b61      	ldr	r3, [pc, #388]	; (80093c8 <_printf_i+0x21c>)
 8009244:	270a      	movs	r7, #10
 8009246:	9303      	str	r3, [sp, #12]
 8009248:	e01b      	b.n	8009282 <_printf_i+0xd6>
 800924a:	680d      	ldr	r5, [r1, #0]
 800924c:	601a      	str	r2, [r3, #0]
 800924e:	0641      	lsls	r1, r0, #25
 8009250:	d5f1      	bpl.n	8009236 <_printf_i+0x8a>
 8009252:	b22d      	sxth	r5, r5
 8009254:	e7ef      	b.n	8009236 <_printf_i+0x8a>
 8009256:	680d      	ldr	r5, [r1, #0]
 8009258:	6819      	ldr	r1, [r3, #0]
 800925a:	1d08      	adds	r0, r1, #4
 800925c:	6018      	str	r0, [r3, #0]
 800925e:	062e      	lsls	r6, r5, #24
 8009260:	d501      	bpl.n	8009266 <_printf_i+0xba>
 8009262:	680d      	ldr	r5, [r1, #0]
 8009264:	e003      	b.n	800926e <_printf_i+0xc2>
 8009266:	066d      	lsls	r5, r5, #25
 8009268:	d5fb      	bpl.n	8009262 <_printf_i+0xb6>
 800926a:	680d      	ldr	r5, [r1, #0]
 800926c:	b2ad      	uxth	r5, r5
 800926e:	4b56      	ldr	r3, [pc, #344]	; (80093c8 <_printf_i+0x21c>)
 8009270:	2708      	movs	r7, #8
 8009272:	9303      	str	r3, [sp, #12]
 8009274:	2a6f      	cmp	r2, #111	; 0x6f
 8009276:	d000      	beq.n	800927a <_printf_i+0xce>
 8009278:	3702      	adds	r7, #2
 800927a:	0023      	movs	r3, r4
 800927c:	2200      	movs	r2, #0
 800927e:	3343      	adds	r3, #67	; 0x43
 8009280:	701a      	strb	r2, [r3, #0]
 8009282:	6863      	ldr	r3, [r4, #4]
 8009284:	60a3      	str	r3, [r4, #8]
 8009286:	2b00      	cmp	r3, #0
 8009288:	db03      	blt.n	8009292 <_printf_i+0xe6>
 800928a:	2204      	movs	r2, #4
 800928c:	6821      	ldr	r1, [r4, #0]
 800928e:	4391      	bics	r1, r2
 8009290:	6021      	str	r1, [r4, #0]
 8009292:	2d00      	cmp	r5, #0
 8009294:	d102      	bne.n	800929c <_printf_i+0xf0>
 8009296:	9e04      	ldr	r6, [sp, #16]
 8009298:	2b00      	cmp	r3, #0
 800929a:	d00c      	beq.n	80092b6 <_printf_i+0x10a>
 800929c:	9e04      	ldr	r6, [sp, #16]
 800929e:	0028      	movs	r0, r5
 80092a0:	0039      	movs	r1, r7
 80092a2:	f7f6 ffd1 	bl	8000248 <__aeabi_uidivmod>
 80092a6:	9b03      	ldr	r3, [sp, #12]
 80092a8:	3e01      	subs	r6, #1
 80092aa:	5c5b      	ldrb	r3, [r3, r1]
 80092ac:	7033      	strb	r3, [r6, #0]
 80092ae:	002b      	movs	r3, r5
 80092b0:	0005      	movs	r5, r0
 80092b2:	429f      	cmp	r7, r3
 80092b4:	d9f3      	bls.n	800929e <_printf_i+0xf2>
 80092b6:	2f08      	cmp	r7, #8
 80092b8:	d109      	bne.n	80092ce <_printf_i+0x122>
 80092ba:	6823      	ldr	r3, [r4, #0]
 80092bc:	07db      	lsls	r3, r3, #31
 80092be:	d506      	bpl.n	80092ce <_printf_i+0x122>
 80092c0:	6863      	ldr	r3, [r4, #4]
 80092c2:	6922      	ldr	r2, [r4, #16]
 80092c4:	4293      	cmp	r3, r2
 80092c6:	dc02      	bgt.n	80092ce <_printf_i+0x122>
 80092c8:	2330      	movs	r3, #48	; 0x30
 80092ca:	3e01      	subs	r6, #1
 80092cc:	7033      	strb	r3, [r6, #0]
 80092ce:	9b04      	ldr	r3, [sp, #16]
 80092d0:	1b9b      	subs	r3, r3, r6
 80092d2:	6123      	str	r3, [r4, #16]
 80092d4:	9b07      	ldr	r3, [sp, #28]
 80092d6:	0021      	movs	r1, r4
 80092d8:	9300      	str	r3, [sp, #0]
 80092da:	9805      	ldr	r0, [sp, #20]
 80092dc:	9b06      	ldr	r3, [sp, #24]
 80092de:	aa09      	add	r2, sp, #36	; 0x24
 80092e0:	f7ff fef4 	bl	80090cc <_printf_common>
 80092e4:	1c43      	adds	r3, r0, #1
 80092e6:	d14c      	bne.n	8009382 <_printf_i+0x1d6>
 80092e8:	2001      	movs	r0, #1
 80092ea:	4240      	negs	r0, r0
 80092ec:	b00b      	add	sp, #44	; 0x2c
 80092ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80092f0:	3145      	adds	r1, #69	; 0x45
 80092f2:	700a      	strb	r2, [r1, #0]
 80092f4:	4a34      	ldr	r2, [pc, #208]	; (80093c8 <_printf_i+0x21c>)
 80092f6:	9203      	str	r2, [sp, #12]
 80092f8:	681a      	ldr	r2, [r3, #0]
 80092fa:	6821      	ldr	r1, [r4, #0]
 80092fc:	ca20      	ldmia	r2!, {r5}
 80092fe:	601a      	str	r2, [r3, #0]
 8009300:	0608      	lsls	r0, r1, #24
 8009302:	d516      	bpl.n	8009332 <_printf_i+0x186>
 8009304:	07cb      	lsls	r3, r1, #31
 8009306:	d502      	bpl.n	800930e <_printf_i+0x162>
 8009308:	2320      	movs	r3, #32
 800930a:	4319      	orrs	r1, r3
 800930c:	6021      	str	r1, [r4, #0]
 800930e:	2710      	movs	r7, #16
 8009310:	2d00      	cmp	r5, #0
 8009312:	d1b2      	bne.n	800927a <_printf_i+0xce>
 8009314:	2320      	movs	r3, #32
 8009316:	6822      	ldr	r2, [r4, #0]
 8009318:	439a      	bics	r2, r3
 800931a:	6022      	str	r2, [r4, #0]
 800931c:	e7ad      	b.n	800927a <_printf_i+0xce>
 800931e:	2220      	movs	r2, #32
 8009320:	6809      	ldr	r1, [r1, #0]
 8009322:	430a      	orrs	r2, r1
 8009324:	6022      	str	r2, [r4, #0]
 8009326:	0022      	movs	r2, r4
 8009328:	2178      	movs	r1, #120	; 0x78
 800932a:	3245      	adds	r2, #69	; 0x45
 800932c:	7011      	strb	r1, [r2, #0]
 800932e:	4a27      	ldr	r2, [pc, #156]	; (80093cc <_printf_i+0x220>)
 8009330:	e7e1      	b.n	80092f6 <_printf_i+0x14a>
 8009332:	0648      	lsls	r0, r1, #25
 8009334:	d5e6      	bpl.n	8009304 <_printf_i+0x158>
 8009336:	b2ad      	uxth	r5, r5
 8009338:	e7e4      	b.n	8009304 <_printf_i+0x158>
 800933a:	681a      	ldr	r2, [r3, #0]
 800933c:	680d      	ldr	r5, [r1, #0]
 800933e:	1d10      	adds	r0, r2, #4
 8009340:	6949      	ldr	r1, [r1, #20]
 8009342:	6018      	str	r0, [r3, #0]
 8009344:	6813      	ldr	r3, [r2, #0]
 8009346:	062e      	lsls	r6, r5, #24
 8009348:	d501      	bpl.n	800934e <_printf_i+0x1a2>
 800934a:	6019      	str	r1, [r3, #0]
 800934c:	e002      	b.n	8009354 <_printf_i+0x1a8>
 800934e:	066d      	lsls	r5, r5, #25
 8009350:	d5fb      	bpl.n	800934a <_printf_i+0x19e>
 8009352:	8019      	strh	r1, [r3, #0]
 8009354:	2300      	movs	r3, #0
 8009356:	9e04      	ldr	r6, [sp, #16]
 8009358:	6123      	str	r3, [r4, #16]
 800935a:	e7bb      	b.n	80092d4 <_printf_i+0x128>
 800935c:	681a      	ldr	r2, [r3, #0]
 800935e:	1d11      	adds	r1, r2, #4
 8009360:	6019      	str	r1, [r3, #0]
 8009362:	6816      	ldr	r6, [r2, #0]
 8009364:	2100      	movs	r1, #0
 8009366:	0030      	movs	r0, r6
 8009368:	6862      	ldr	r2, [r4, #4]
 800936a:	f002 fb71 	bl	800ba50 <memchr>
 800936e:	2800      	cmp	r0, #0
 8009370:	d001      	beq.n	8009376 <_printf_i+0x1ca>
 8009372:	1b80      	subs	r0, r0, r6
 8009374:	6060      	str	r0, [r4, #4]
 8009376:	6863      	ldr	r3, [r4, #4]
 8009378:	6123      	str	r3, [r4, #16]
 800937a:	2300      	movs	r3, #0
 800937c:	9a04      	ldr	r2, [sp, #16]
 800937e:	7013      	strb	r3, [r2, #0]
 8009380:	e7a8      	b.n	80092d4 <_printf_i+0x128>
 8009382:	6923      	ldr	r3, [r4, #16]
 8009384:	0032      	movs	r2, r6
 8009386:	9906      	ldr	r1, [sp, #24]
 8009388:	9805      	ldr	r0, [sp, #20]
 800938a:	9d07      	ldr	r5, [sp, #28]
 800938c:	47a8      	blx	r5
 800938e:	1c43      	adds	r3, r0, #1
 8009390:	d0aa      	beq.n	80092e8 <_printf_i+0x13c>
 8009392:	6823      	ldr	r3, [r4, #0]
 8009394:	079b      	lsls	r3, r3, #30
 8009396:	d415      	bmi.n	80093c4 <_printf_i+0x218>
 8009398:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800939a:	68e0      	ldr	r0, [r4, #12]
 800939c:	4298      	cmp	r0, r3
 800939e:	daa5      	bge.n	80092ec <_printf_i+0x140>
 80093a0:	0018      	movs	r0, r3
 80093a2:	e7a3      	b.n	80092ec <_printf_i+0x140>
 80093a4:	0022      	movs	r2, r4
 80093a6:	2301      	movs	r3, #1
 80093a8:	9906      	ldr	r1, [sp, #24]
 80093aa:	9805      	ldr	r0, [sp, #20]
 80093ac:	9e07      	ldr	r6, [sp, #28]
 80093ae:	3219      	adds	r2, #25
 80093b0:	47b0      	blx	r6
 80093b2:	1c43      	adds	r3, r0, #1
 80093b4:	d098      	beq.n	80092e8 <_printf_i+0x13c>
 80093b6:	3501      	adds	r5, #1
 80093b8:	68e3      	ldr	r3, [r4, #12]
 80093ba:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80093bc:	1a9b      	subs	r3, r3, r2
 80093be:	42ab      	cmp	r3, r5
 80093c0:	dcf0      	bgt.n	80093a4 <_printf_i+0x1f8>
 80093c2:	e7e9      	b.n	8009398 <_printf_i+0x1ec>
 80093c4:	2500      	movs	r5, #0
 80093c6:	e7f7      	b.n	80093b8 <_printf_i+0x20c>
 80093c8:	0800d682 	.word	0x0800d682
 80093cc:	0800d693 	.word	0x0800d693

080093d0 <_scanf_float>:
 80093d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80093d2:	b08b      	sub	sp, #44	; 0x2c
 80093d4:	0015      	movs	r5, r2
 80093d6:	9001      	str	r0, [sp, #4]
 80093d8:	22ae      	movs	r2, #174	; 0xae
 80093da:	2000      	movs	r0, #0
 80093dc:	9306      	str	r3, [sp, #24]
 80093de:	688b      	ldr	r3, [r1, #8]
 80093e0:	000e      	movs	r6, r1
 80093e2:	1e59      	subs	r1, r3, #1
 80093e4:	0052      	lsls	r2, r2, #1
 80093e6:	9005      	str	r0, [sp, #20]
 80093e8:	4291      	cmp	r1, r2
 80093ea:	d905      	bls.n	80093f8 <_scanf_float+0x28>
 80093ec:	3b5e      	subs	r3, #94	; 0x5e
 80093ee:	3bff      	subs	r3, #255	; 0xff
 80093f0:	9305      	str	r3, [sp, #20]
 80093f2:	235e      	movs	r3, #94	; 0x5e
 80093f4:	33ff      	adds	r3, #255	; 0xff
 80093f6:	60b3      	str	r3, [r6, #8]
 80093f8:	23f0      	movs	r3, #240	; 0xf0
 80093fa:	6832      	ldr	r2, [r6, #0]
 80093fc:	00db      	lsls	r3, r3, #3
 80093fe:	4313      	orrs	r3, r2
 8009400:	6033      	str	r3, [r6, #0]
 8009402:	0033      	movs	r3, r6
 8009404:	2400      	movs	r4, #0
 8009406:	331c      	adds	r3, #28
 8009408:	001f      	movs	r7, r3
 800940a:	9303      	str	r3, [sp, #12]
 800940c:	9402      	str	r4, [sp, #8]
 800940e:	9408      	str	r4, [sp, #32]
 8009410:	9407      	str	r4, [sp, #28]
 8009412:	9400      	str	r4, [sp, #0]
 8009414:	9404      	str	r4, [sp, #16]
 8009416:	68b2      	ldr	r2, [r6, #8]
 8009418:	2a00      	cmp	r2, #0
 800941a:	d00a      	beq.n	8009432 <_scanf_float+0x62>
 800941c:	682b      	ldr	r3, [r5, #0]
 800941e:	781b      	ldrb	r3, [r3, #0]
 8009420:	2b4e      	cmp	r3, #78	; 0x4e
 8009422:	d844      	bhi.n	80094ae <_scanf_float+0xde>
 8009424:	0018      	movs	r0, r3
 8009426:	2b40      	cmp	r3, #64	; 0x40
 8009428:	d82c      	bhi.n	8009484 <_scanf_float+0xb4>
 800942a:	382b      	subs	r0, #43	; 0x2b
 800942c:	b2c1      	uxtb	r1, r0
 800942e:	290e      	cmp	r1, #14
 8009430:	d92a      	bls.n	8009488 <_scanf_float+0xb8>
 8009432:	9b00      	ldr	r3, [sp, #0]
 8009434:	2b00      	cmp	r3, #0
 8009436:	d003      	beq.n	8009440 <_scanf_float+0x70>
 8009438:	6832      	ldr	r2, [r6, #0]
 800943a:	4ba4      	ldr	r3, [pc, #656]	; (80096cc <_scanf_float+0x2fc>)
 800943c:	4013      	ands	r3, r2
 800943e:	6033      	str	r3, [r6, #0]
 8009440:	9b02      	ldr	r3, [sp, #8]
 8009442:	3b01      	subs	r3, #1
 8009444:	2b01      	cmp	r3, #1
 8009446:	d900      	bls.n	800944a <_scanf_float+0x7a>
 8009448:	e0f9      	b.n	800963e <_scanf_float+0x26e>
 800944a:	24be      	movs	r4, #190	; 0xbe
 800944c:	0064      	lsls	r4, r4, #1
 800944e:	9b03      	ldr	r3, [sp, #12]
 8009450:	429f      	cmp	r7, r3
 8009452:	d900      	bls.n	8009456 <_scanf_float+0x86>
 8009454:	e0e9      	b.n	800962a <_scanf_float+0x25a>
 8009456:	2301      	movs	r3, #1
 8009458:	9302      	str	r3, [sp, #8]
 800945a:	e185      	b.n	8009768 <_scanf_float+0x398>
 800945c:	0018      	movs	r0, r3
 800945e:	3861      	subs	r0, #97	; 0x61
 8009460:	280d      	cmp	r0, #13
 8009462:	d8e6      	bhi.n	8009432 <_scanf_float+0x62>
 8009464:	f7f6 fe60 	bl	8000128 <__gnu_thumb1_case_shi>
 8009468:	ffe50083 	.word	0xffe50083
 800946c:	ffe5ffe5 	.word	0xffe5ffe5
 8009470:	00a200b6 	.word	0x00a200b6
 8009474:	ffe5ffe5 	.word	0xffe5ffe5
 8009478:	ffe50089 	.word	0xffe50089
 800947c:	ffe5ffe5 	.word	0xffe5ffe5
 8009480:	0065ffe5 	.word	0x0065ffe5
 8009484:	3841      	subs	r0, #65	; 0x41
 8009486:	e7eb      	b.n	8009460 <_scanf_float+0x90>
 8009488:	280e      	cmp	r0, #14
 800948a:	d8d2      	bhi.n	8009432 <_scanf_float+0x62>
 800948c:	f7f6 fe4c 	bl	8000128 <__gnu_thumb1_case_shi>
 8009490:	ffd1004b 	.word	0xffd1004b
 8009494:	0098004b 	.word	0x0098004b
 8009498:	0020ffd1 	.word	0x0020ffd1
 800949c:	00400040 	.word	0x00400040
 80094a0:	00400040 	.word	0x00400040
 80094a4:	00400040 	.word	0x00400040
 80094a8:	00400040 	.word	0x00400040
 80094ac:	0040      	.short	0x0040
 80094ae:	2b6e      	cmp	r3, #110	; 0x6e
 80094b0:	d809      	bhi.n	80094c6 <_scanf_float+0xf6>
 80094b2:	2b60      	cmp	r3, #96	; 0x60
 80094b4:	d8d2      	bhi.n	800945c <_scanf_float+0x8c>
 80094b6:	2b54      	cmp	r3, #84	; 0x54
 80094b8:	d07d      	beq.n	80095b6 <_scanf_float+0x1e6>
 80094ba:	2b59      	cmp	r3, #89	; 0x59
 80094bc:	d1b9      	bne.n	8009432 <_scanf_float+0x62>
 80094be:	2c07      	cmp	r4, #7
 80094c0:	d1b7      	bne.n	8009432 <_scanf_float+0x62>
 80094c2:	2408      	movs	r4, #8
 80094c4:	e02c      	b.n	8009520 <_scanf_float+0x150>
 80094c6:	2b74      	cmp	r3, #116	; 0x74
 80094c8:	d075      	beq.n	80095b6 <_scanf_float+0x1e6>
 80094ca:	2b79      	cmp	r3, #121	; 0x79
 80094cc:	d0f7      	beq.n	80094be <_scanf_float+0xee>
 80094ce:	e7b0      	b.n	8009432 <_scanf_float+0x62>
 80094d0:	6831      	ldr	r1, [r6, #0]
 80094d2:	05c8      	lsls	r0, r1, #23
 80094d4:	d51c      	bpl.n	8009510 <_scanf_float+0x140>
 80094d6:	2380      	movs	r3, #128	; 0x80
 80094d8:	4399      	bics	r1, r3
 80094da:	9b00      	ldr	r3, [sp, #0]
 80094dc:	6031      	str	r1, [r6, #0]
 80094de:	3301      	adds	r3, #1
 80094e0:	9300      	str	r3, [sp, #0]
 80094e2:	9b05      	ldr	r3, [sp, #20]
 80094e4:	2b00      	cmp	r3, #0
 80094e6:	d003      	beq.n	80094f0 <_scanf_float+0x120>
 80094e8:	3b01      	subs	r3, #1
 80094ea:	3201      	adds	r2, #1
 80094ec:	9305      	str	r3, [sp, #20]
 80094ee:	60b2      	str	r2, [r6, #8]
 80094f0:	68b3      	ldr	r3, [r6, #8]
 80094f2:	3b01      	subs	r3, #1
 80094f4:	60b3      	str	r3, [r6, #8]
 80094f6:	6933      	ldr	r3, [r6, #16]
 80094f8:	3301      	adds	r3, #1
 80094fa:	6133      	str	r3, [r6, #16]
 80094fc:	686b      	ldr	r3, [r5, #4]
 80094fe:	3b01      	subs	r3, #1
 8009500:	606b      	str	r3, [r5, #4]
 8009502:	2b00      	cmp	r3, #0
 8009504:	dc00      	bgt.n	8009508 <_scanf_float+0x138>
 8009506:	e086      	b.n	8009616 <_scanf_float+0x246>
 8009508:	682b      	ldr	r3, [r5, #0]
 800950a:	3301      	adds	r3, #1
 800950c:	602b      	str	r3, [r5, #0]
 800950e:	e782      	b.n	8009416 <_scanf_float+0x46>
 8009510:	9a02      	ldr	r2, [sp, #8]
 8009512:	1912      	adds	r2, r2, r4
 8009514:	2a00      	cmp	r2, #0
 8009516:	d18c      	bne.n	8009432 <_scanf_float+0x62>
 8009518:	4a6d      	ldr	r2, [pc, #436]	; (80096d0 <_scanf_float+0x300>)
 800951a:	6831      	ldr	r1, [r6, #0]
 800951c:	400a      	ands	r2, r1
 800951e:	6032      	str	r2, [r6, #0]
 8009520:	703b      	strb	r3, [r7, #0]
 8009522:	3701      	adds	r7, #1
 8009524:	e7e4      	b.n	80094f0 <_scanf_float+0x120>
 8009526:	2180      	movs	r1, #128	; 0x80
 8009528:	6832      	ldr	r2, [r6, #0]
 800952a:	420a      	tst	r2, r1
 800952c:	d081      	beq.n	8009432 <_scanf_float+0x62>
 800952e:	438a      	bics	r2, r1
 8009530:	e7f5      	b.n	800951e <_scanf_float+0x14e>
 8009532:	9a02      	ldr	r2, [sp, #8]
 8009534:	2a00      	cmp	r2, #0
 8009536:	d10f      	bne.n	8009558 <_scanf_float+0x188>
 8009538:	9a00      	ldr	r2, [sp, #0]
 800953a:	2a00      	cmp	r2, #0
 800953c:	d10f      	bne.n	800955e <_scanf_float+0x18e>
 800953e:	6832      	ldr	r2, [r6, #0]
 8009540:	21e0      	movs	r1, #224	; 0xe0
 8009542:	0010      	movs	r0, r2
 8009544:	00c9      	lsls	r1, r1, #3
 8009546:	4008      	ands	r0, r1
 8009548:	4288      	cmp	r0, r1
 800954a:	d108      	bne.n	800955e <_scanf_float+0x18e>
 800954c:	4961      	ldr	r1, [pc, #388]	; (80096d4 <_scanf_float+0x304>)
 800954e:	400a      	ands	r2, r1
 8009550:	6032      	str	r2, [r6, #0]
 8009552:	2201      	movs	r2, #1
 8009554:	9202      	str	r2, [sp, #8]
 8009556:	e7e3      	b.n	8009520 <_scanf_float+0x150>
 8009558:	9a02      	ldr	r2, [sp, #8]
 800955a:	2a02      	cmp	r2, #2
 800955c:	d059      	beq.n	8009612 <_scanf_float+0x242>
 800955e:	2c01      	cmp	r4, #1
 8009560:	d002      	beq.n	8009568 <_scanf_float+0x198>
 8009562:	2c04      	cmp	r4, #4
 8009564:	d000      	beq.n	8009568 <_scanf_float+0x198>
 8009566:	e764      	b.n	8009432 <_scanf_float+0x62>
 8009568:	3401      	adds	r4, #1
 800956a:	b2e4      	uxtb	r4, r4
 800956c:	e7d8      	b.n	8009520 <_scanf_float+0x150>
 800956e:	9a02      	ldr	r2, [sp, #8]
 8009570:	2a01      	cmp	r2, #1
 8009572:	d000      	beq.n	8009576 <_scanf_float+0x1a6>
 8009574:	e75d      	b.n	8009432 <_scanf_float+0x62>
 8009576:	2202      	movs	r2, #2
 8009578:	e7ec      	b.n	8009554 <_scanf_float+0x184>
 800957a:	2c00      	cmp	r4, #0
 800957c:	d110      	bne.n	80095a0 <_scanf_float+0x1d0>
 800957e:	9a00      	ldr	r2, [sp, #0]
 8009580:	2a00      	cmp	r2, #0
 8009582:	d000      	beq.n	8009586 <_scanf_float+0x1b6>
 8009584:	e758      	b.n	8009438 <_scanf_float+0x68>
 8009586:	6832      	ldr	r2, [r6, #0]
 8009588:	21e0      	movs	r1, #224	; 0xe0
 800958a:	0010      	movs	r0, r2
 800958c:	00c9      	lsls	r1, r1, #3
 800958e:	4008      	ands	r0, r1
 8009590:	4288      	cmp	r0, r1
 8009592:	d000      	beq.n	8009596 <_scanf_float+0x1c6>
 8009594:	e754      	b.n	8009440 <_scanf_float+0x70>
 8009596:	494f      	ldr	r1, [pc, #316]	; (80096d4 <_scanf_float+0x304>)
 8009598:	3401      	adds	r4, #1
 800959a:	400a      	ands	r2, r1
 800959c:	6032      	str	r2, [r6, #0]
 800959e:	e7bf      	b.n	8009520 <_scanf_float+0x150>
 80095a0:	21fd      	movs	r1, #253	; 0xfd
 80095a2:	1ee2      	subs	r2, r4, #3
 80095a4:	420a      	tst	r2, r1
 80095a6:	d000      	beq.n	80095aa <_scanf_float+0x1da>
 80095a8:	e743      	b.n	8009432 <_scanf_float+0x62>
 80095aa:	e7dd      	b.n	8009568 <_scanf_float+0x198>
 80095ac:	2c02      	cmp	r4, #2
 80095ae:	d000      	beq.n	80095b2 <_scanf_float+0x1e2>
 80095b0:	e73f      	b.n	8009432 <_scanf_float+0x62>
 80095b2:	2403      	movs	r4, #3
 80095b4:	e7b4      	b.n	8009520 <_scanf_float+0x150>
 80095b6:	2c06      	cmp	r4, #6
 80095b8:	d000      	beq.n	80095bc <_scanf_float+0x1ec>
 80095ba:	e73a      	b.n	8009432 <_scanf_float+0x62>
 80095bc:	2407      	movs	r4, #7
 80095be:	e7af      	b.n	8009520 <_scanf_float+0x150>
 80095c0:	6832      	ldr	r2, [r6, #0]
 80095c2:	0591      	lsls	r1, r2, #22
 80095c4:	d400      	bmi.n	80095c8 <_scanf_float+0x1f8>
 80095c6:	e734      	b.n	8009432 <_scanf_float+0x62>
 80095c8:	4943      	ldr	r1, [pc, #268]	; (80096d8 <_scanf_float+0x308>)
 80095ca:	400a      	ands	r2, r1
 80095cc:	6032      	str	r2, [r6, #0]
 80095ce:	9a00      	ldr	r2, [sp, #0]
 80095d0:	9204      	str	r2, [sp, #16]
 80095d2:	e7a5      	b.n	8009520 <_scanf_float+0x150>
 80095d4:	21a0      	movs	r1, #160	; 0xa0
 80095d6:	2080      	movs	r0, #128	; 0x80
 80095d8:	6832      	ldr	r2, [r6, #0]
 80095da:	00c9      	lsls	r1, r1, #3
 80095dc:	4011      	ands	r1, r2
 80095de:	00c0      	lsls	r0, r0, #3
 80095e0:	4281      	cmp	r1, r0
 80095e2:	d006      	beq.n	80095f2 <_scanf_float+0x222>
 80095e4:	4202      	tst	r2, r0
 80095e6:	d100      	bne.n	80095ea <_scanf_float+0x21a>
 80095e8:	e723      	b.n	8009432 <_scanf_float+0x62>
 80095ea:	9900      	ldr	r1, [sp, #0]
 80095ec:	2900      	cmp	r1, #0
 80095ee:	d100      	bne.n	80095f2 <_scanf_float+0x222>
 80095f0:	e726      	b.n	8009440 <_scanf_float+0x70>
 80095f2:	0591      	lsls	r1, r2, #22
 80095f4:	d404      	bmi.n	8009600 <_scanf_float+0x230>
 80095f6:	9900      	ldr	r1, [sp, #0]
 80095f8:	9804      	ldr	r0, [sp, #16]
 80095fa:	9708      	str	r7, [sp, #32]
 80095fc:	1a09      	subs	r1, r1, r0
 80095fe:	9107      	str	r1, [sp, #28]
 8009600:	4934      	ldr	r1, [pc, #208]	; (80096d4 <_scanf_float+0x304>)
 8009602:	400a      	ands	r2, r1
 8009604:	21c0      	movs	r1, #192	; 0xc0
 8009606:	0049      	lsls	r1, r1, #1
 8009608:	430a      	orrs	r2, r1
 800960a:	6032      	str	r2, [r6, #0]
 800960c:	2200      	movs	r2, #0
 800960e:	9200      	str	r2, [sp, #0]
 8009610:	e786      	b.n	8009520 <_scanf_float+0x150>
 8009612:	2203      	movs	r2, #3
 8009614:	e79e      	b.n	8009554 <_scanf_float+0x184>
 8009616:	23c0      	movs	r3, #192	; 0xc0
 8009618:	005b      	lsls	r3, r3, #1
 800961a:	0029      	movs	r1, r5
 800961c:	58f3      	ldr	r3, [r6, r3]
 800961e:	9801      	ldr	r0, [sp, #4]
 8009620:	4798      	blx	r3
 8009622:	2800      	cmp	r0, #0
 8009624:	d100      	bne.n	8009628 <_scanf_float+0x258>
 8009626:	e6f6      	b.n	8009416 <_scanf_float+0x46>
 8009628:	e703      	b.n	8009432 <_scanf_float+0x62>
 800962a:	3f01      	subs	r7, #1
 800962c:	5933      	ldr	r3, [r6, r4]
 800962e:	002a      	movs	r2, r5
 8009630:	7839      	ldrb	r1, [r7, #0]
 8009632:	9801      	ldr	r0, [sp, #4]
 8009634:	4798      	blx	r3
 8009636:	6933      	ldr	r3, [r6, #16]
 8009638:	3b01      	subs	r3, #1
 800963a:	6133      	str	r3, [r6, #16]
 800963c:	e707      	b.n	800944e <_scanf_float+0x7e>
 800963e:	1e63      	subs	r3, r4, #1
 8009640:	2b06      	cmp	r3, #6
 8009642:	d80e      	bhi.n	8009662 <_scanf_float+0x292>
 8009644:	9702      	str	r7, [sp, #8]
 8009646:	2c02      	cmp	r4, #2
 8009648:	d920      	bls.n	800968c <_scanf_float+0x2bc>
 800964a:	1be3      	subs	r3, r4, r7
 800964c:	b2db      	uxtb	r3, r3
 800964e:	9305      	str	r3, [sp, #20]
 8009650:	9b02      	ldr	r3, [sp, #8]
 8009652:	9a05      	ldr	r2, [sp, #20]
 8009654:	189b      	adds	r3, r3, r2
 8009656:	b2db      	uxtb	r3, r3
 8009658:	2b03      	cmp	r3, #3
 800965a:	d827      	bhi.n	80096ac <_scanf_float+0x2dc>
 800965c:	3c03      	subs	r4, #3
 800965e:	b2e4      	uxtb	r4, r4
 8009660:	1b3f      	subs	r7, r7, r4
 8009662:	6833      	ldr	r3, [r6, #0]
 8009664:	05da      	lsls	r2, r3, #23
 8009666:	d554      	bpl.n	8009712 <_scanf_float+0x342>
 8009668:	055b      	lsls	r3, r3, #21
 800966a:	d537      	bpl.n	80096dc <_scanf_float+0x30c>
 800966c:	24be      	movs	r4, #190	; 0xbe
 800966e:	0064      	lsls	r4, r4, #1
 8009670:	9b03      	ldr	r3, [sp, #12]
 8009672:	429f      	cmp	r7, r3
 8009674:	d800      	bhi.n	8009678 <_scanf_float+0x2a8>
 8009676:	e6ee      	b.n	8009456 <_scanf_float+0x86>
 8009678:	3f01      	subs	r7, #1
 800967a:	5933      	ldr	r3, [r6, r4]
 800967c:	002a      	movs	r2, r5
 800967e:	7839      	ldrb	r1, [r7, #0]
 8009680:	9801      	ldr	r0, [sp, #4]
 8009682:	4798      	blx	r3
 8009684:	6933      	ldr	r3, [r6, #16]
 8009686:	3b01      	subs	r3, #1
 8009688:	6133      	str	r3, [r6, #16]
 800968a:	e7f1      	b.n	8009670 <_scanf_float+0x2a0>
 800968c:	24be      	movs	r4, #190	; 0xbe
 800968e:	0064      	lsls	r4, r4, #1
 8009690:	9b03      	ldr	r3, [sp, #12]
 8009692:	429f      	cmp	r7, r3
 8009694:	d800      	bhi.n	8009698 <_scanf_float+0x2c8>
 8009696:	e6de      	b.n	8009456 <_scanf_float+0x86>
 8009698:	3f01      	subs	r7, #1
 800969a:	5933      	ldr	r3, [r6, r4]
 800969c:	002a      	movs	r2, r5
 800969e:	7839      	ldrb	r1, [r7, #0]
 80096a0:	9801      	ldr	r0, [sp, #4]
 80096a2:	4798      	blx	r3
 80096a4:	6933      	ldr	r3, [r6, #16]
 80096a6:	3b01      	subs	r3, #1
 80096a8:	6133      	str	r3, [r6, #16]
 80096aa:	e7f1      	b.n	8009690 <_scanf_float+0x2c0>
 80096ac:	9b02      	ldr	r3, [sp, #8]
 80096ae:	002a      	movs	r2, r5
 80096b0:	3b01      	subs	r3, #1
 80096b2:	7819      	ldrb	r1, [r3, #0]
 80096b4:	9302      	str	r3, [sp, #8]
 80096b6:	23be      	movs	r3, #190	; 0xbe
 80096b8:	005b      	lsls	r3, r3, #1
 80096ba:	58f3      	ldr	r3, [r6, r3]
 80096bc:	9801      	ldr	r0, [sp, #4]
 80096be:	9309      	str	r3, [sp, #36]	; 0x24
 80096c0:	4798      	blx	r3
 80096c2:	6933      	ldr	r3, [r6, #16]
 80096c4:	3b01      	subs	r3, #1
 80096c6:	6133      	str	r3, [r6, #16]
 80096c8:	e7c2      	b.n	8009650 <_scanf_float+0x280>
 80096ca:	46c0      	nop			; (mov r8, r8)
 80096cc:	fffffeff 	.word	0xfffffeff
 80096d0:	fffffe7f 	.word	0xfffffe7f
 80096d4:	fffff87f 	.word	0xfffff87f
 80096d8:	fffffd7f 	.word	0xfffffd7f
 80096dc:	6933      	ldr	r3, [r6, #16]
 80096de:	1e7c      	subs	r4, r7, #1
 80096e0:	7821      	ldrb	r1, [r4, #0]
 80096e2:	3b01      	subs	r3, #1
 80096e4:	6133      	str	r3, [r6, #16]
 80096e6:	2965      	cmp	r1, #101	; 0x65
 80096e8:	d00c      	beq.n	8009704 <_scanf_float+0x334>
 80096ea:	2945      	cmp	r1, #69	; 0x45
 80096ec:	d00a      	beq.n	8009704 <_scanf_float+0x334>
 80096ee:	23be      	movs	r3, #190	; 0xbe
 80096f0:	005b      	lsls	r3, r3, #1
 80096f2:	58f3      	ldr	r3, [r6, r3]
 80096f4:	002a      	movs	r2, r5
 80096f6:	9801      	ldr	r0, [sp, #4]
 80096f8:	4798      	blx	r3
 80096fa:	6933      	ldr	r3, [r6, #16]
 80096fc:	1ebc      	subs	r4, r7, #2
 80096fe:	3b01      	subs	r3, #1
 8009700:	7821      	ldrb	r1, [r4, #0]
 8009702:	6133      	str	r3, [r6, #16]
 8009704:	23be      	movs	r3, #190	; 0xbe
 8009706:	005b      	lsls	r3, r3, #1
 8009708:	002a      	movs	r2, r5
 800970a:	58f3      	ldr	r3, [r6, r3]
 800970c:	9801      	ldr	r0, [sp, #4]
 800970e:	4798      	blx	r3
 8009710:	0027      	movs	r7, r4
 8009712:	6832      	ldr	r2, [r6, #0]
 8009714:	2310      	movs	r3, #16
 8009716:	0011      	movs	r1, r2
 8009718:	4019      	ands	r1, r3
 800971a:	9102      	str	r1, [sp, #8]
 800971c:	421a      	tst	r2, r3
 800971e:	d158      	bne.n	80097d2 <_scanf_float+0x402>
 8009720:	23c0      	movs	r3, #192	; 0xc0
 8009722:	7039      	strb	r1, [r7, #0]
 8009724:	6832      	ldr	r2, [r6, #0]
 8009726:	00db      	lsls	r3, r3, #3
 8009728:	4013      	ands	r3, r2
 800972a:	2280      	movs	r2, #128	; 0x80
 800972c:	00d2      	lsls	r2, r2, #3
 800972e:	4293      	cmp	r3, r2
 8009730:	d11d      	bne.n	800976e <_scanf_float+0x39e>
 8009732:	9b04      	ldr	r3, [sp, #16]
 8009734:	9a00      	ldr	r2, [sp, #0]
 8009736:	9900      	ldr	r1, [sp, #0]
 8009738:	1a9a      	subs	r2, r3, r2
 800973a:	428b      	cmp	r3, r1
 800973c:	d124      	bne.n	8009788 <_scanf_float+0x3b8>
 800973e:	2200      	movs	r2, #0
 8009740:	9903      	ldr	r1, [sp, #12]
 8009742:	9801      	ldr	r0, [sp, #4]
 8009744:	f000 feae 	bl	800a4a4 <_strtod_r>
 8009748:	9b06      	ldr	r3, [sp, #24]
 800974a:	000d      	movs	r5, r1
 800974c:	6831      	ldr	r1, [r6, #0]
 800974e:	0004      	movs	r4, r0
 8009750:	681b      	ldr	r3, [r3, #0]
 8009752:	078a      	lsls	r2, r1, #30
 8009754:	d525      	bpl.n	80097a2 <_scanf_float+0x3d2>
 8009756:	1d1a      	adds	r2, r3, #4
 8009758:	9906      	ldr	r1, [sp, #24]
 800975a:	600a      	str	r2, [r1, #0]
 800975c:	681b      	ldr	r3, [r3, #0]
 800975e:	601c      	str	r4, [r3, #0]
 8009760:	605d      	str	r5, [r3, #4]
 8009762:	68f3      	ldr	r3, [r6, #12]
 8009764:	3301      	adds	r3, #1
 8009766:	60f3      	str	r3, [r6, #12]
 8009768:	9802      	ldr	r0, [sp, #8]
 800976a:	b00b      	add	sp, #44	; 0x2c
 800976c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800976e:	9b07      	ldr	r3, [sp, #28]
 8009770:	2b00      	cmp	r3, #0
 8009772:	d0e4      	beq.n	800973e <_scanf_float+0x36e>
 8009774:	9b08      	ldr	r3, [sp, #32]
 8009776:	9a02      	ldr	r2, [sp, #8]
 8009778:	1c59      	adds	r1, r3, #1
 800977a:	9801      	ldr	r0, [sp, #4]
 800977c:	230a      	movs	r3, #10
 800977e:	f000 ff27 	bl	800a5d0 <_strtol_r>
 8009782:	9b07      	ldr	r3, [sp, #28]
 8009784:	9f08      	ldr	r7, [sp, #32]
 8009786:	1ac2      	subs	r2, r0, r3
 8009788:	0033      	movs	r3, r6
 800978a:	3370      	adds	r3, #112	; 0x70
 800978c:	33ff      	adds	r3, #255	; 0xff
 800978e:	429f      	cmp	r7, r3
 8009790:	d302      	bcc.n	8009798 <_scanf_float+0x3c8>
 8009792:	0037      	movs	r7, r6
 8009794:	376f      	adds	r7, #111	; 0x6f
 8009796:	37ff      	adds	r7, #255	; 0xff
 8009798:	0038      	movs	r0, r7
 800979a:	490f      	ldr	r1, [pc, #60]	; (80097d8 <_scanf_float+0x408>)
 800979c:	f000 f836 	bl	800980c <siprintf>
 80097a0:	e7cd      	b.n	800973e <_scanf_float+0x36e>
 80097a2:	1d1a      	adds	r2, r3, #4
 80097a4:	0749      	lsls	r1, r1, #29
 80097a6:	d4d7      	bmi.n	8009758 <_scanf_float+0x388>
 80097a8:	9906      	ldr	r1, [sp, #24]
 80097aa:	0020      	movs	r0, r4
 80097ac:	600a      	str	r2, [r1, #0]
 80097ae:	681f      	ldr	r7, [r3, #0]
 80097b0:	0022      	movs	r2, r4
 80097b2:	002b      	movs	r3, r5
 80097b4:	0029      	movs	r1, r5
 80097b6:	f7f9 fc31 	bl	800301c <__aeabi_dcmpun>
 80097ba:	2800      	cmp	r0, #0
 80097bc:	d004      	beq.n	80097c8 <_scanf_float+0x3f8>
 80097be:	4807      	ldr	r0, [pc, #28]	; (80097dc <_scanf_float+0x40c>)
 80097c0:	f000 f820 	bl	8009804 <nanf>
 80097c4:	6038      	str	r0, [r7, #0]
 80097c6:	e7cc      	b.n	8009762 <_scanf_float+0x392>
 80097c8:	0020      	movs	r0, r4
 80097ca:	0029      	movs	r1, r5
 80097cc:	f7f9 fd18 	bl	8003200 <__aeabi_d2f>
 80097d0:	e7f8      	b.n	80097c4 <_scanf_float+0x3f4>
 80097d2:	2300      	movs	r3, #0
 80097d4:	e640      	b.n	8009458 <_scanf_float+0x88>
 80097d6:	46c0      	nop			; (mov r8, r8)
 80097d8:	0800d6a4 	.word	0x0800d6a4
 80097dc:	0800d9b0 	.word	0x0800d9b0

080097e0 <_sbrk_r>:
 80097e0:	2300      	movs	r3, #0
 80097e2:	b570      	push	{r4, r5, r6, lr}
 80097e4:	4d06      	ldr	r5, [pc, #24]	; (8009800 <_sbrk_r+0x20>)
 80097e6:	0004      	movs	r4, r0
 80097e8:	0008      	movs	r0, r1
 80097ea:	602b      	str	r3, [r5, #0]
 80097ec:	f7fb f88c 	bl	8004908 <_sbrk>
 80097f0:	1c43      	adds	r3, r0, #1
 80097f2:	d103      	bne.n	80097fc <_sbrk_r+0x1c>
 80097f4:	682b      	ldr	r3, [r5, #0]
 80097f6:	2b00      	cmp	r3, #0
 80097f8:	d000      	beq.n	80097fc <_sbrk_r+0x1c>
 80097fa:	6023      	str	r3, [r4, #0]
 80097fc:	bd70      	pop	{r4, r5, r6, pc}
 80097fe:	46c0      	nop			; (mov r8, r8)
 8009800:	200004e0 	.word	0x200004e0

08009804 <nanf>:
 8009804:	4800      	ldr	r0, [pc, #0]	; (8009808 <nanf+0x4>)
 8009806:	4770      	bx	lr
 8009808:	7fc00000 	.word	0x7fc00000

0800980c <siprintf>:
 800980c:	b40e      	push	{r1, r2, r3}
 800980e:	b500      	push	{lr}
 8009810:	490b      	ldr	r1, [pc, #44]	; (8009840 <siprintf+0x34>)
 8009812:	b09c      	sub	sp, #112	; 0x70
 8009814:	ab1d      	add	r3, sp, #116	; 0x74
 8009816:	9002      	str	r0, [sp, #8]
 8009818:	9006      	str	r0, [sp, #24]
 800981a:	9107      	str	r1, [sp, #28]
 800981c:	9104      	str	r1, [sp, #16]
 800981e:	4809      	ldr	r0, [pc, #36]	; (8009844 <siprintf+0x38>)
 8009820:	4909      	ldr	r1, [pc, #36]	; (8009848 <siprintf+0x3c>)
 8009822:	cb04      	ldmia	r3!, {r2}
 8009824:	9105      	str	r1, [sp, #20]
 8009826:	6800      	ldr	r0, [r0, #0]
 8009828:	a902      	add	r1, sp, #8
 800982a:	9301      	str	r3, [sp, #4]
 800982c:	f002 fe84 	bl	800c538 <_svfiprintf_r>
 8009830:	2300      	movs	r3, #0
 8009832:	9a02      	ldr	r2, [sp, #8]
 8009834:	7013      	strb	r3, [r2, #0]
 8009836:	b01c      	add	sp, #112	; 0x70
 8009838:	bc08      	pop	{r3}
 800983a:	b003      	add	sp, #12
 800983c:	4718      	bx	r3
 800983e:	46c0      	nop			; (mov r8, r8)
 8009840:	7fffffff 	.word	0x7fffffff
 8009844:	2000000c 	.word	0x2000000c
 8009848:	ffff0208 	.word	0xffff0208

0800984c <sulp>:
 800984c:	b570      	push	{r4, r5, r6, lr}
 800984e:	0016      	movs	r6, r2
 8009850:	000d      	movs	r5, r1
 8009852:	f002 fc9d 	bl	800c190 <__ulp>
 8009856:	2e00      	cmp	r6, #0
 8009858:	d00d      	beq.n	8009876 <sulp+0x2a>
 800985a:	236b      	movs	r3, #107	; 0x6b
 800985c:	006a      	lsls	r2, r5, #1
 800985e:	0d52      	lsrs	r2, r2, #21
 8009860:	1a9b      	subs	r3, r3, r2
 8009862:	2b00      	cmp	r3, #0
 8009864:	dd07      	ble.n	8009876 <sulp+0x2a>
 8009866:	2400      	movs	r4, #0
 8009868:	4a03      	ldr	r2, [pc, #12]	; (8009878 <sulp+0x2c>)
 800986a:	051b      	lsls	r3, r3, #20
 800986c:	189d      	adds	r5, r3, r2
 800986e:	002b      	movs	r3, r5
 8009870:	0022      	movs	r2, r4
 8009872:	f7f8 fdd5 	bl	8002420 <__aeabi_dmul>
 8009876:	bd70      	pop	{r4, r5, r6, pc}
 8009878:	3ff00000 	.word	0x3ff00000

0800987c <_strtod_l>:
 800987c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800987e:	001d      	movs	r5, r3
 8009880:	2300      	movs	r3, #0
 8009882:	b0a5      	sub	sp, #148	; 0x94
 8009884:	9320      	str	r3, [sp, #128]	; 0x80
 8009886:	4bac      	ldr	r3, [pc, #688]	; (8009b38 <_strtod_l+0x2bc>)
 8009888:	9005      	str	r0, [sp, #20]
 800988a:	681b      	ldr	r3, [r3, #0]
 800988c:	9108      	str	r1, [sp, #32]
 800988e:	0018      	movs	r0, r3
 8009890:	9307      	str	r3, [sp, #28]
 8009892:	921b      	str	r2, [sp, #108]	; 0x6c
 8009894:	f7f6 fc36 	bl	8000104 <strlen>
 8009898:	2600      	movs	r6, #0
 800989a:	0004      	movs	r4, r0
 800989c:	2700      	movs	r7, #0
 800989e:	9b08      	ldr	r3, [sp, #32]
 80098a0:	931f      	str	r3, [sp, #124]	; 0x7c
 80098a2:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 80098a4:	7813      	ldrb	r3, [r2, #0]
 80098a6:	2b2b      	cmp	r3, #43	; 0x2b
 80098a8:	d058      	beq.n	800995c <_strtod_l+0xe0>
 80098aa:	d844      	bhi.n	8009936 <_strtod_l+0xba>
 80098ac:	2b0d      	cmp	r3, #13
 80098ae:	d83d      	bhi.n	800992c <_strtod_l+0xb0>
 80098b0:	2b08      	cmp	r3, #8
 80098b2:	d83d      	bhi.n	8009930 <_strtod_l+0xb4>
 80098b4:	2b00      	cmp	r3, #0
 80098b6:	d047      	beq.n	8009948 <_strtod_l+0xcc>
 80098b8:	2300      	movs	r3, #0
 80098ba:	930e      	str	r3, [sp, #56]	; 0x38
 80098bc:	2200      	movs	r2, #0
 80098be:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80098c0:	920a      	str	r2, [sp, #40]	; 0x28
 80098c2:	9306      	str	r3, [sp, #24]
 80098c4:	781b      	ldrb	r3, [r3, #0]
 80098c6:	2b30      	cmp	r3, #48	; 0x30
 80098c8:	d000      	beq.n	80098cc <_strtod_l+0x50>
 80098ca:	e07f      	b.n	80099cc <_strtod_l+0x150>
 80098cc:	9b06      	ldr	r3, [sp, #24]
 80098ce:	3220      	adds	r2, #32
 80098d0:	785b      	ldrb	r3, [r3, #1]
 80098d2:	4393      	bics	r3, r2
 80098d4:	2b58      	cmp	r3, #88	; 0x58
 80098d6:	d000      	beq.n	80098da <_strtod_l+0x5e>
 80098d8:	e06e      	b.n	80099b8 <_strtod_l+0x13c>
 80098da:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80098dc:	9502      	str	r5, [sp, #8]
 80098de:	9301      	str	r3, [sp, #4]
 80098e0:	ab20      	add	r3, sp, #128	; 0x80
 80098e2:	9300      	str	r3, [sp, #0]
 80098e4:	4a95      	ldr	r2, [pc, #596]	; (8009b3c <_strtod_l+0x2c0>)
 80098e6:	ab21      	add	r3, sp, #132	; 0x84
 80098e8:	9805      	ldr	r0, [sp, #20]
 80098ea:	a91f      	add	r1, sp, #124	; 0x7c
 80098ec:	f001 fd90 	bl	800b410 <__gethex>
 80098f0:	2307      	movs	r3, #7
 80098f2:	0005      	movs	r5, r0
 80098f4:	0004      	movs	r4, r0
 80098f6:	401d      	ands	r5, r3
 80098f8:	4218      	tst	r0, r3
 80098fa:	d006      	beq.n	800990a <_strtod_l+0x8e>
 80098fc:	2d06      	cmp	r5, #6
 80098fe:	d12f      	bne.n	8009960 <_strtod_l+0xe4>
 8009900:	9b06      	ldr	r3, [sp, #24]
 8009902:	3301      	adds	r3, #1
 8009904:	931f      	str	r3, [sp, #124]	; 0x7c
 8009906:	2300      	movs	r3, #0
 8009908:	930e      	str	r3, [sp, #56]	; 0x38
 800990a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800990c:	2b00      	cmp	r3, #0
 800990e:	d002      	beq.n	8009916 <_strtod_l+0x9a>
 8009910:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009912:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8009914:	601a      	str	r2, [r3, #0]
 8009916:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009918:	2b00      	cmp	r3, #0
 800991a:	d01c      	beq.n	8009956 <_strtod_l+0xda>
 800991c:	2380      	movs	r3, #128	; 0x80
 800991e:	0032      	movs	r2, r6
 8009920:	061b      	lsls	r3, r3, #24
 8009922:	18fb      	adds	r3, r7, r3
 8009924:	0010      	movs	r0, r2
 8009926:	0019      	movs	r1, r3
 8009928:	b025      	add	sp, #148	; 0x94
 800992a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800992c:	2b20      	cmp	r3, #32
 800992e:	d1c3      	bne.n	80098b8 <_strtod_l+0x3c>
 8009930:	3201      	adds	r2, #1
 8009932:	921f      	str	r2, [sp, #124]	; 0x7c
 8009934:	e7b5      	b.n	80098a2 <_strtod_l+0x26>
 8009936:	2b2d      	cmp	r3, #45	; 0x2d
 8009938:	d1be      	bne.n	80098b8 <_strtod_l+0x3c>
 800993a:	3b2c      	subs	r3, #44	; 0x2c
 800993c:	930e      	str	r3, [sp, #56]	; 0x38
 800993e:	1c53      	adds	r3, r2, #1
 8009940:	931f      	str	r3, [sp, #124]	; 0x7c
 8009942:	7853      	ldrb	r3, [r2, #1]
 8009944:	2b00      	cmp	r3, #0
 8009946:	d1b9      	bne.n	80098bc <_strtod_l+0x40>
 8009948:	9b08      	ldr	r3, [sp, #32]
 800994a:	931f      	str	r3, [sp, #124]	; 0x7c
 800994c:	2300      	movs	r3, #0
 800994e:	930e      	str	r3, [sp, #56]	; 0x38
 8009950:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009952:	2b00      	cmp	r3, #0
 8009954:	d1dc      	bne.n	8009910 <_strtod_l+0x94>
 8009956:	0032      	movs	r2, r6
 8009958:	003b      	movs	r3, r7
 800995a:	e7e3      	b.n	8009924 <_strtod_l+0xa8>
 800995c:	2300      	movs	r3, #0
 800995e:	e7ed      	b.n	800993c <_strtod_l+0xc0>
 8009960:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8009962:	2a00      	cmp	r2, #0
 8009964:	d007      	beq.n	8009976 <_strtod_l+0xfa>
 8009966:	2135      	movs	r1, #53	; 0x35
 8009968:	a822      	add	r0, sp, #136	; 0x88
 800996a:	f002 fd12 	bl	800c392 <__copybits>
 800996e:	9920      	ldr	r1, [sp, #128]	; 0x80
 8009970:	9805      	ldr	r0, [sp, #20]
 8009972:	f002 f8cd 	bl	800bb10 <_Bfree>
 8009976:	1e68      	subs	r0, r5, #1
 8009978:	2804      	cmp	r0, #4
 800997a:	d806      	bhi.n	800998a <_strtod_l+0x10e>
 800997c:	f7f6 fbca 	bl	8000114 <__gnu_thumb1_case_uqi>
 8009980:	1816030b 	.word	0x1816030b
 8009984:	0b          	.byte	0x0b
 8009985:	00          	.byte	0x00
 8009986:	9e22      	ldr	r6, [sp, #136]	; 0x88
 8009988:	9f23      	ldr	r7, [sp, #140]	; 0x8c
 800998a:	0723      	lsls	r3, r4, #28
 800998c:	d5bd      	bpl.n	800990a <_strtod_l+0x8e>
 800998e:	2380      	movs	r3, #128	; 0x80
 8009990:	061b      	lsls	r3, r3, #24
 8009992:	431f      	orrs	r7, r3
 8009994:	e7b9      	b.n	800990a <_strtod_l+0x8e>
 8009996:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8009998:	4a69      	ldr	r2, [pc, #420]	; (8009b40 <_strtod_l+0x2c4>)
 800999a:	496a      	ldr	r1, [pc, #424]	; (8009b44 <_strtod_l+0x2c8>)
 800999c:	401a      	ands	r2, r3
 800999e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80099a0:	9e22      	ldr	r6, [sp, #136]	; 0x88
 80099a2:	185b      	adds	r3, r3, r1
 80099a4:	051b      	lsls	r3, r3, #20
 80099a6:	431a      	orrs	r2, r3
 80099a8:	0017      	movs	r7, r2
 80099aa:	e7ee      	b.n	800998a <_strtod_l+0x10e>
 80099ac:	4f66      	ldr	r7, [pc, #408]	; (8009b48 <_strtod_l+0x2cc>)
 80099ae:	e7ec      	b.n	800998a <_strtod_l+0x10e>
 80099b0:	2601      	movs	r6, #1
 80099b2:	4f66      	ldr	r7, [pc, #408]	; (8009b4c <_strtod_l+0x2d0>)
 80099b4:	4276      	negs	r6, r6
 80099b6:	e7e8      	b.n	800998a <_strtod_l+0x10e>
 80099b8:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80099ba:	1c5a      	adds	r2, r3, #1
 80099bc:	921f      	str	r2, [sp, #124]	; 0x7c
 80099be:	785b      	ldrb	r3, [r3, #1]
 80099c0:	2b30      	cmp	r3, #48	; 0x30
 80099c2:	d0f9      	beq.n	80099b8 <_strtod_l+0x13c>
 80099c4:	2b00      	cmp	r3, #0
 80099c6:	d0a0      	beq.n	800990a <_strtod_l+0x8e>
 80099c8:	2301      	movs	r3, #1
 80099ca:	930a      	str	r3, [sp, #40]	; 0x28
 80099cc:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80099ce:	220a      	movs	r2, #10
 80099d0:	9310      	str	r3, [sp, #64]	; 0x40
 80099d2:	2300      	movs	r3, #0
 80099d4:	930f      	str	r3, [sp, #60]	; 0x3c
 80099d6:	930b      	str	r3, [sp, #44]	; 0x2c
 80099d8:	9309      	str	r3, [sp, #36]	; 0x24
 80099da:	981f      	ldr	r0, [sp, #124]	; 0x7c
 80099dc:	7805      	ldrb	r5, [r0, #0]
 80099de:	002b      	movs	r3, r5
 80099e0:	3b30      	subs	r3, #48	; 0x30
 80099e2:	b2d9      	uxtb	r1, r3
 80099e4:	2909      	cmp	r1, #9
 80099e6:	d927      	bls.n	8009a38 <_strtod_l+0x1bc>
 80099e8:	0022      	movs	r2, r4
 80099ea:	9907      	ldr	r1, [sp, #28]
 80099ec:	f002 feaa 	bl	800c744 <strncmp>
 80099f0:	2800      	cmp	r0, #0
 80099f2:	d033      	beq.n	8009a5c <_strtod_l+0x1e0>
 80099f4:	2000      	movs	r0, #0
 80099f6:	002b      	movs	r3, r5
 80099f8:	4684      	mov	ip, r0
 80099fa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80099fc:	900c      	str	r0, [sp, #48]	; 0x30
 80099fe:	9206      	str	r2, [sp, #24]
 8009a00:	2220      	movs	r2, #32
 8009a02:	0019      	movs	r1, r3
 8009a04:	4391      	bics	r1, r2
 8009a06:	000a      	movs	r2, r1
 8009a08:	2100      	movs	r1, #0
 8009a0a:	9107      	str	r1, [sp, #28]
 8009a0c:	2a45      	cmp	r2, #69	; 0x45
 8009a0e:	d000      	beq.n	8009a12 <_strtod_l+0x196>
 8009a10:	e0c5      	b.n	8009b9e <_strtod_l+0x322>
 8009a12:	9b06      	ldr	r3, [sp, #24]
 8009a14:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009a16:	4303      	orrs	r3, r0
 8009a18:	4313      	orrs	r3, r2
 8009a1a:	428b      	cmp	r3, r1
 8009a1c:	d094      	beq.n	8009948 <_strtod_l+0xcc>
 8009a1e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009a20:	9308      	str	r3, [sp, #32]
 8009a22:	3301      	adds	r3, #1
 8009a24:	931f      	str	r3, [sp, #124]	; 0x7c
 8009a26:	9b08      	ldr	r3, [sp, #32]
 8009a28:	785b      	ldrb	r3, [r3, #1]
 8009a2a:	2b2b      	cmp	r3, #43	; 0x2b
 8009a2c:	d076      	beq.n	8009b1c <_strtod_l+0x2a0>
 8009a2e:	000c      	movs	r4, r1
 8009a30:	2b2d      	cmp	r3, #45	; 0x2d
 8009a32:	d179      	bne.n	8009b28 <_strtod_l+0x2ac>
 8009a34:	2401      	movs	r4, #1
 8009a36:	e072      	b.n	8009b1e <_strtod_l+0x2a2>
 8009a38:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009a3a:	2908      	cmp	r1, #8
 8009a3c:	dc09      	bgt.n	8009a52 <_strtod_l+0x1d6>
 8009a3e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009a40:	4351      	muls	r1, r2
 8009a42:	185b      	adds	r3, r3, r1
 8009a44:	930b      	str	r3, [sp, #44]	; 0x2c
 8009a46:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009a48:	3001      	adds	r0, #1
 8009a4a:	3301      	adds	r3, #1
 8009a4c:	9309      	str	r3, [sp, #36]	; 0x24
 8009a4e:	901f      	str	r0, [sp, #124]	; 0x7c
 8009a50:	e7c3      	b.n	80099da <_strtod_l+0x15e>
 8009a52:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8009a54:	4351      	muls	r1, r2
 8009a56:	185b      	adds	r3, r3, r1
 8009a58:	930f      	str	r3, [sp, #60]	; 0x3c
 8009a5a:	e7f4      	b.n	8009a46 <_strtod_l+0x1ca>
 8009a5c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009a5e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009a60:	191c      	adds	r4, r3, r4
 8009a62:	941f      	str	r4, [sp, #124]	; 0x7c
 8009a64:	7823      	ldrb	r3, [r4, #0]
 8009a66:	2a00      	cmp	r2, #0
 8009a68:	d039      	beq.n	8009ade <_strtod_l+0x262>
 8009a6a:	900c      	str	r0, [sp, #48]	; 0x30
 8009a6c:	9206      	str	r2, [sp, #24]
 8009a6e:	001a      	movs	r2, r3
 8009a70:	3a30      	subs	r2, #48	; 0x30
 8009a72:	2a09      	cmp	r2, #9
 8009a74:	d912      	bls.n	8009a9c <_strtod_l+0x220>
 8009a76:	2201      	movs	r2, #1
 8009a78:	4694      	mov	ip, r2
 8009a7a:	e7c1      	b.n	8009a00 <_strtod_l+0x184>
 8009a7c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009a7e:	3001      	adds	r0, #1
 8009a80:	1c5a      	adds	r2, r3, #1
 8009a82:	921f      	str	r2, [sp, #124]	; 0x7c
 8009a84:	785b      	ldrb	r3, [r3, #1]
 8009a86:	2b30      	cmp	r3, #48	; 0x30
 8009a88:	d0f8      	beq.n	8009a7c <_strtod_l+0x200>
 8009a8a:	001a      	movs	r2, r3
 8009a8c:	3a31      	subs	r2, #49	; 0x31
 8009a8e:	2a08      	cmp	r2, #8
 8009a90:	d83f      	bhi.n	8009b12 <_strtod_l+0x296>
 8009a92:	900c      	str	r0, [sp, #48]	; 0x30
 8009a94:	2000      	movs	r0, #0
 8009a96:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8009a98:	9006      	str	r0, [sp, #24]
 8009a9a:	9210      	str	r2, [sp, #64]	; 0x40
 8009a9c:	001a      	movs	r2, r3
 8009a9e:	1c41      	adds	r1, r0, #1
 8009aa0:	3a30      	subs	r2, #48	; 0x30
 8009aa2:	2b30      	cmp	r3, #48	; 0x30
 8009aa4:	d015      	beq.n	8009ad2 <_strtod_l+0x256>
 8009aa6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009aa8:	185b      	adds	r3, r3, r1
 8009aaa:	210a      	movs	r1, #10
 8009aac:	930c      	str	r3, [sp, #48]	; 0x30
 8009aae:	9b06      	ldr	r3, [sp, #24]
 8009ab0:	18c4      	adds	r4, r0, r3
 8009ab2:	42a3      	cmp	r3, r4
 8009ab4:	d115      	bne.n	8009ae2 <_strtod_l+0x266>
 8009ab6:	9906      	ldr	r1, [sp, #24]
 8009ab8:	9b06      	ldr	r3, [sp, #24]
 8009aba:	3101      	adds	r1, #1
 8009abc:	1809      	adds	r1, r1, r0
 8009abe:	181b      	adds	r3, r3, r0
 8009ac0:	9106      	str	r1, [sp, #24]
 8009ac2:	2b08      	cmp	r3, #8
 8009ac4:	dc1b      	bgt.n	8009afe <_strtod_l+0x282>
 8009ac6:	230a      	movs	r3, #10
 8009ac8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009aca:	434b      	muls	r3, r1
 8009acc:	2100      	movs	r1, #0
 8009ace:	18d3      	adds	r3, r2, r3
 8009ad0:	930b      	str	r3, [sp, #44]	; 0x2c
 8009ad2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009ad4:	0008      	movs	r0, r1
 8009ad6:	1c5a      	adds	r2, r3, #1
 8009ad8:	921f      	str	r2, [sp, #124]	; 0x7c
 8009ada:	785b      	ldrb	r3, [r3, #1]
 8009adc:	e7c7      	b.n	8009a6e <_strtod_l+0x1f2>
 8009ade:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009ae0:	e7d1      	b.n	8009a86 <_strtod_l+0x20a>
 8009ae2:	2b08      	cmp	r3, #8
 8009ae4:	dc04      	bgt.n	8009af0 <_strtod_l+0x274>
 8009ae6:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8009ae8:	434d      	muls	r5, r1
 8009aea:	950b      	str	r5, [sp, #44]	; 0x2c
 8009aec:	3301      	adds	r3, #1
 8009aee:	e7e0      	b.n	8009ab2 <_strtod_l+0x236>
 8009af0:	1c5d      	adds	r5, r3, #1
 8009af2:	2d10      	cmp	r5, #16
 8009af4:	dcfa      	bgt.n	8009aec <_strtod_l+0x270>
 8009af6:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8009af8:	434d      	muls	r5, r1
 8009afa:	950f      	str	r5, [sp, #60]	; 0x3c
 8009afc:	e7f6      	b.n	8009aec <_strtod_l+0x270>
 8009afe:	9b06      	ldr	r3, [sp, #24]
 8009b00:	2100      	movs	r1, #0
 8009b02:	2b10      	cmp	r3, #16
 8009b04:	dce5      	bgt.n	8009ad2 <_strtod_l+0x256>
 8009b06:	230a      	movs	r3, #10
 8009b08:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8009b0a:	4343      	muls	r3, r0
 8009b0c:	18d3      	adds	r3, r2, r3
 8009b0e:	930f      	str	r3, [sp, #60]	; 0x3c
 8009b10:	e7df      	b.n	8009ad2 <_strtod_l+0x256>
 8009b12:	2200      	movs	r2, #0
 8009b14:	920c      	str	r2, [sp, #48]	; 0x30
 8009b16:	9206      	str	r2, [sp, #24]
 8009b18:	3201      	adds	r2, #1
 8009b1a:	e7ad      	b.n	8009a78 <_strtod_l+0x1fc>
 8009b1c:	2400      	movs	r4, #0
 8009b1e:	9b08      	ldr	r3, [sp, #32]
 8009b20:	3302      	adds	r3, #2
 8009b22:	931f      	str	r3, [sp, #124]	; 0x7c
 8009b24:	9b08      	ldr	r3, [sp, #32]
 8009b26:	789b      	ldrb	r3, [r3, #2]
 8009b28:	001a      	movs	r2, r3
 8009b2a:	3a30      	subs	r2, #48	; 0x30
 8009b2c:	2a09      	cmp	r2, #9
 8009b2e:	d913      	bls.n	8009b58 <_strtod_l+0x2dc>
 8009b30:	9a08      	ldr	r2, [sp, #32]
 8009b32:	921f      	str	r2, [sp, #124]	; 0x7c
 8009b34:	2200      	movs	r2, #0
 8009b36:	e031      	b.n	8009b9c <_strtod_l+0x320>
 8009b38:	0800d7f8 	.word	0x0800d7f8
 8009b3c:	0800d6ac 	.word	0x0800d6ac
 8009b40:	ffefffff 	.word	0xffefffff
 8009b44:	00000433 	.word	0x00000433
 8009b48:	7ff00000 	.word	0x7ff00000
 8009b4c:	7fffffff 	.word	0x7fffffff
 8009b50:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009b52:	1c5a      	adds	r2, r3, #1
 8009b54:	921f      	str	r2, [sp, #124]	; 0x7c
 8009b56:	785b      	ldrb	r3, [r3, #1]
 8009b58:	2b30      	cmp	r3, #48	; 0x30
 8009b5a:	d0f9      	beq.n	8009b50 <_strtod_l+0x2d4>
 8009b5c:	2200      	movs	r2, #0
 8009b5e:	9207      	str	r2, [sp, #28]
 8009b60:	001a      	movs	r2, r3
 8009b62:	3a31      	subs	r2, #49	; 0x31
 8009b64:	2a08      	cmp	r2, #8
 8009b66:	d81a      	bhi.n	8009b9e <_strtod_l+0x322>
 8009b68:	3b30      	subs	r3, #48	; 0x30
 8009b6a:	001a      	movs	r2, r3
 8009b6c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009b6e:	9307      	str	r3, [sp, #28]
 8009b70:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009b72:	1c59      	adds	r1, r3, #1
 8009b74:	911f      	str	r1, [sp, #124]	; 0x7c
 8009b76:	785b      	ldrb	r3, [r3, #1]
 8009b78:	001d      	movs	r5, r3
 8009b7a:	3d30      	subs	r5, #48	; 0x30
 8009b7c:	2d09      	cmp	r5, #9
 8009b7e:	d939      	bls.n	8009bf4 <_strtod_l+0x378>
 8009b80:	9d07      	ldr	r5, [sp, #28]
 8009b82:	1b49      	subs	r1, r1, r5
 8009b84:	4db0      	ldr	r5, [pc, #704]	; (8009e48 <_strtod_l+0x5cc>)
 8009b86:	9507      	str	r5, [sp, #28]
 8009b88:	2908      	cmp	r1, #8
 8009b8a:	dc03      	bgt.n	8009b94 <_strtod_l+0x318>
 8009b8c:	9207      	str	r2, [sp, #28]
 8009b8e:	42aa      	cmp	r2, r5
 8009b90:	dd00      	ble.n	8009b94 <_strtod_l+0x318>
 8009b92:	9507      	str	r5, [sp, #28]
 8009b94:	2c00      	cmp	r4, #0
 8009b96:	d002      	beq.n	8009b9e <_strtod_l+0x322>
 8009b98:	9a07      	ldr	r2, [sp, #28]
 8009b9a:	4252      	negs	r2, r2
 8009b9c:	9207      	str	r2, [sp, #28]
 8009b9e:	9a06      	ldr	r2, [sp, #24]
 8009ba0:	2a00      	cmp	r2, #0
 8009ba2:	d14b      	bne.n	8009c3c <_strtod_l+0x3c0>
 8009ba4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009ba6:	4310      	orrs	r0, r2
 8009ba8:	d000      	beq.n	8009bac <_strtod_l+0x330>
 8009baa:	e6ae      	b.n	800990a <_strtod_l+0x8e>
 8009bac:	4662      	mov	r2, ip
 8009bae:	2a00      	cmp	r2, #0
 8009bb0:	d000      	beq.n	8009bb4 <_strtod_l+0x338>
 8009bb2:	e6c9      	b.n	8009948 <_strtod_l+0xcc>
 8009bb4:	2b69      	cmp	r3, #105	; 0x69
 8009bb6:	d025      	beq.n	8009c04 <_strtod_l+0x388>
 8009bb8:	dc21      	bgt.n	8009bfe <_strtod_l+0x382>
 8009bba:	2b49      	cmp	r3, #73	; 0x49
 8009bbc:	d022      	beq.n	8009c04 <_strtod_l+0x388>
 8009bbe:	2b4e      	cmp	r3, #78	; 0x4e
 8009bc0:	d000      	beq.n	8009bc4 <_strtod_l+0x348>
 8009bc2:	e6c1      	b.n	8009948 <_strtod_l+0xcc>
 8009bc4:	49a1      	ldr	r1, [pc, #644]	; (8009e4c <_strtod_l+0x5d0>)
 8009bc6:	a81f      	add	r0, sp, #124	; 0x7c
 8009bc8:	f001 fe70 	bl	800b8ac <__match>
 8009bcc:	2800      	cmp	r0, #0
 8009bce:	d100      	bne.n	8009bd2 <_strtod_l+0x356>
 8009bd0:	e6ba      	b.n	8009948 <_strtod_l+0xcc>
 8009bd2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009bd4:	781b      	ldrb	r3, [r3, #0]
 8009bd6:	2b28      	cmp	r3, #40	; 0x28
 8009bd8:	d12a      	bne.n	8009c30 <_strtod_l+0x3b4>
 8009bda:	499d      	ldr	r1, [pc, #628]	; (8009e50 <_strtod_l+0x5d4>)
 8009bdc:	aa22      	add	r2, sp, #136	; 0x88
 8009bde:	a81f      	add	r0, sp, #124	; 0x7c
 8009be0:	f001 fe78 	bl	800b8d4 <__hexnan>
 8009be4:	2805      	cmp	r0, #5
 8009be6:	d123      	bne.n	8009c30 <_strtod_l+0x3b4>
 8009be8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8009bea:	4a9a      	ldr	r2, [pc, #616]	; (8009e54 <_strtod_l+0x5d8>)
 8009bec:	9e22      	ldr	r6, [sp, #136]	; 0x88
 8009bee:	431a      	orrs	r2, r3
 8009bf0:	0017      	movs	r7, r2
 8009bf2:	e68a      	b.n	800990a <_strtod_l+0x8e>
 8009bf4:	210a      	movs	r1, #10
 8009bf6:	434a      	muls	r2, r1
 8009bf8:	18d2      	adds	r2, r2, r3
 8009bfa:	3a30      	subs	r2, #48	; 0x30
 8009bfc:	e7b8      	b.n	8009b70 <_strtod_l+0x2f4>
 8009bfe:	2b6e      	cmp	r3, #110	; 0x6e
 8009c00:	d0e0      	beq.n	8009bc4 <_strtod_l+0x348>
 8009c02:	e6a1      	b.n	8009948 <_strtod_l+0xcc>
 8009c04:	4994      	ldr	r1, [pc, #592]	; (8009e58 <_strtod_l+0x5dc>)
 8009c06:	a81f      	add	r0, sp, #124	; 0x7c
 8009c08:	f001 fe50 	bl	800b8ac <__match>
 8009c0c:	2800      	cmp	r0, #0
 8009c0e:	d100      	bne.n	8009c12 <_strtod_l+0x396>
 8009c10:	e69a      	b.n	8009948 <_strtod_l+0xcc>
 8009c12:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009c14:	4991      	ldr	r1, [pc, #580]	; (8009e5c <_strtod_l+0x5e0>)
 8009c16:	3b01      	subs	r3, #1
 8009c18:	a81f      	add	r0, sp, #124	; 0x7c
 8009c1a:	931f      	str	r3, [sp, #124]	; 0x7c
 8009c1c:	f001 fe46 	bl	800b8ac <__match>
 8009c20:	2800      	cmp	r0, #0
 8009c22:	d102      	bne.n	8009c2a <_strtod_l+0x3ae>
 8009c24:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009c26:	3301      	adds	r3, #1
 8009c28:	931f      	str	r3, [sp, #124]	; 0x7c
 8009c2a:	2600      	movs	r6, #0
 8009c2c:	4f89      	ldr	r7, [pc, #548]	; (8009e54 <_strtod_l+0x5d8>)
 8009c2e:	e66c      	b.n	800990a <_strtod_l+0x8e>
 8009c30:	488b      	ldr	r0, [pc, #556]	; (8009e60 <_strtod_l+0x5e4>)
 8009c32:	f002 fd81 	bl	800c738 <nan>
 8009c36:	0006      	movs	r6, r0
 8009c38:	000f      	movs	r7, r1
 8009c3a:	e666      	b.n	800990a <_strtod_l+0x8e>
 8009c3c:	9b07      	ldr	r3, [sp, #28]
 8009c3e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009c40:	1a9b      	subs	r3, r3, r2
 8009c42:	930a      	str	r3, [sp, #40]	; 0x28
 8009c44:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009c46:	2b00      	cmp	r3, #0
 8009c48:	d101      	bne.n	8009c4e <_strtod_l+0x3d2>
 8009c4a:	9b06      	ldr	r3, [sp, #24]
 8009c4c:	9309      	str	r3, [sp, #36]	; 0x24
 8009c4e:	9c06      	ldr	r4, [sp, #24]
 8009c50:	2c10      	cmp	r4, #16
 8009c52:	dd00      	ble.n	8009c56 <_strtod_l+0x3da>
 8009c54:	2410      	movs	r4, #16
 8009c56:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8009c58:	f7f9 fa64 	bl	8003124 <__aeabi_ui2d>
 8009c5c:	9b06      	ldr	r3, [sp, #24]
 8009c5e:	0006      	movs	r6, r0
 8009c60:	000f      	movs	r7, r1
 8009c62:	2b09      	cmp	r3, #9
 8009c64:	dd15      	ble.n	8009c92 <_strtod_l+0x416>
 8009c66:	0022      	movs	r2, r4
 8009c68:	4b7e      	ldr	r3, [pc, #504]	; (8009e64 <_strtod_l+0x5e8>)
 8009c6a:	3a09      	subs	r2, #9
 8009c6c:	00d2      	lsls	r2, r2, #3
 8009c6e:	189b      	adds	r3, r3, r2
 8009c70:	681a      	ldr	r2, [r3, #0]
 8009c72:	685b      	ldr	r3, [r3, #4]
 8009c74:	f7f8 fbd4 	bl	8002420 <__aeabi_dmul>
 8009c78:	0006      	movs	r6, r0
 8009c7a:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8009c7c:	000f      	movs	r7, r1
 8009c7e:	f7f9 fa51 	bl	8003124 <__aeabi_ui2d>
 8009c82:	0002      	movs	r2, r0
 8009c84:	000b      	movs	r3, r1
 8009c86:	0030      	movs	r0, r6
 8009c88:	0039      	movs	r1, r7
 8009c8a:	f7f7 fc8b 	bl	80015a4 <__aeabi_dadd>
 8009c8e:	0006      	movs	r6, r0
 8009c90:	000f      	movs	r7, r1
 8009c92:	9b06      	ldr	r3, [sp, #24]
 8009c94:	2b0f      	cmp	r3, #15
 8009c96:	dc39      	bgt.n	8009d0c <_strtod_l+0x490>
 8009c98:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009c9a:	2b00      	cmp	r3, #0
 8009c9c:	d100      	bne.n	8009ca0 <_strtod_l+0x424>
 8009c9e:	e634      	b.n	800990a <_strtod_l+0x8e>
 8009ca0:	dd24      	ble.n	8009cec <_strtod_l+0x470>
 8009ca2:	2b16      	cmp	r3, #22
 8009ca4:	dc09      	bgt.n	8009cba <_strtod_l+0x43e>
 8009ca6:	496f      	ldr	r1, [pc, #444]	; (8009e64 <_strtod_l+0x5e8>)
 8009ca8:	00db      	lsls	r3, r3, #3
 8009caa:	18c9      	adds	r1, r1, r3
 8009cac:	0032      	movs	r2, r6
 8009cae:	6808      	ldr	r0, [r1, #0]
 8009cb0:	6849      	ldr	r1, [r1, #4]
 8009cb2:	003b      	movs	r3, r7
 8009cb4:	f7f8 fbb4 	bl	8002420 <__aeabi_dmul>
 8009cb8:	e7bd      	b.n	8009c36 <_strtod_l+0x3ba>
 8009cba:	2325      	movs	r3, #37	; 0x25
 8009cbc:	9a06      	ldr	r2, [sp, #24]
 8009cbe:	1a9b      	subs	r3, r3, r2
 8009cc0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009cc2:	4293      	cmp	r3, r2
 8009cc4:	db22      	blt.n	8009d0c <_strtod_l+0x490>
 8009cc6:	240f      	movs	r4, #15
 8009cc8:	9b06      	ldr	r3, [sp, #24]
 8009cca:	4d66      	ldr	r5, [pc, #408]	; (8009e64 <_strtod_l+0x5e8>)
 8009ccc:	1ae4      	subs	r4, r4, r3
 8009cce:	00e1      	lsls	r1, r4, #3
 8009cd0:	1869      	adds	r1, r5, r1
 8009cd2:	0032      	movs	r2, r6
 8009cd4:	6808      	ldr	r0, [r1, #0]
 8009cd6:	6849      	ldr	r1, [r1, #4]
 8009cd8:	003b      	movs	r3, r7
 8009cda:	f7f8 fba1 	bl	8002420 <__aeabi_dmul>
 8009cde:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009ce0:	1b1c      	subs	r4, r3, r4
 8009ce2:	00e4      	lsls	r4, r4, #3
 8009ce4:	192c      	adds	r4, r5, r4
 8009ce6:	6822      	ldr	r2, [r4, #0]
 8009ce8:	6863      	ldr	r3, [r4, #4]
 8009cea:	e7e3      	b.n	8009cb4 <_strtod_l+0x438>
 8009cec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009cee:	3316      	adds	r3, #22
 8009cf0:	db0c      	blt.n	8009d0c <_strtod_l+0x490>
 8009cf2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009cf4:	9a07      	ldr	r2, [sp, #28]
 8009cf6:	0030      	movs	r0, r6
 8009cf8:	1a9a      	subs	r2, r3, r2
 8009cfa:	4b5a      	ldr	r3, [pc, #360]	; (8009e64 <_strtod_l+0x5e8>)
 8009cfc:	00d2      	lsls	r2, r2, #3
 8009cfe:	189b      	adds	r3, r3, r2
 8009d00:	0039      	movs	r1, r7
 8009d02:	681a      	ldr	r2, [r3, #0]
 8009d04:	685b      	ldr	r3, [r3, #4]
 8009d06:	f7f7 ff89 	bl	8001c1c <__aeabi_ddiv>
 8009d0a:	e794      	b.n	8009c36 <_strtod_l+0x3ba>
 8009d0c:	9b06      	ldr	r3, [sp, #24]
 8009d0e:	1b1c      	subs	r4, r3, r4
 8009d10:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009d12:	18e4      	adds	r4, r4, r3
 8009d14:	2c00      	cmp	r4, #0
 8009d16:	dd72      	ble.n	8009dfe <_strtod_l+0x582>
 8009d18:	230f      	movs	r3, #15
 8009d1a:	0021      	movs	r1, r4
 8009d1c:	4019      	ands	r1, r3
 8009d1e:	421c      	tst	r4, r3
 8009d20:	d00a      	beq.n	8009d38 <_strtod_l+0x4bc>
 8009d22:	00cb      	lsls	r3, r1, #3
 8009d24:	494f      	ldr	r1, [pc, #316]	; (8009e64 <_strtod_l+0x5e8>)
 8009d26:	0032      	movs	r2, r6
 8009d28:	18c9      	adds	r1, r1, r3
 8009d2a:	6808      	ldr	r0, [r1, #0]
 8009d2c:	6849      	ldr	r1, [r1, #4]
 8009d2e:	003b      	movs	r3, r7
 8009d30:	f7f8 fb76 	bl	8002420 <__aeabi_dmul>
 8009d34:	0006      	movs	r6, r0
 8009d36:	000f      	movs	r7, r1
 8009d38:	230f      	movs	r3, #15
 8009d3a:	439c      	bics	r4, r3
 8009d3c:	d04a      	beq.n	8009dd4 <_strtod_l+0x558>
 8009d3e:	3326      	adds	r3, #38	; 0x26
 8009d40:	33ff      	adds	r3, #255	; 0xff
 8009d42:	429c      	cmp	r4, r3
 8009d44:	dd22      	ble.n	8009d8c <_strtod_l+0x510>
 8009d46:	2300      	movs	r3, #0
 8009d48:	9306      	str	r3, [sp, #24]
 8009d4a:	9307      	str	r3, [sp, #28]
 8009d4c:	930b      	str	r3, [sp, #44]	; 0x2c
 8009d4e:	9309      	str	r3, [sp, #36]	; 0x24
 8009d50:	2322      	movs	r3, #34	; 0x22
 8009d52:	2600      	movs	r6, #0
 8009d54:	9a05      	ldr	r2, [sp, #20]
 8009d56:	4f3f      	ldr	r7, [pc, #252]	; (8009e54 <_strtod_l+0x5d8>)
 8009d58:	6013      	str	r3, [r2, #0]
 8009d5a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009d5c:	42b3      	cmp	r3, r6
 8009d5e:	d100      	bne.n	8009d62 <_strtod_l+0x4e6>
 8009d60:	e5d3      	b.n	800990a <_strtod_l+0x8e>
 8009d62:	9920      	ldr	r1, [sp, #128]	; 0x80
 8009d64:	9805      	ldr	r0, [sp, #20]
 8009d66:	f001 fed3 	bl	800bb10 <_Bfree>
 8009d6a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009d6c:	9805      	ldr	r0, [sp, #20]
 8009d6e:	f001 fecf 	bl	800bb10 <_Bfree>
 8009d72:	9907      	ldr	r1, [sp, #28]
 8009d74:	9805      	ldr	r0, [sp, #20]
 8009d76:	f001 fecb 	bl	800bb10 <_Bfree>
 8009d7a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009d7c:	9805      	ldr	r0, [sp, #20]
 8009d7e:	f001 fec7 	bl	800bb10 <_Bfree>
 8009d82:	9906      	ldr	r1, [sp, #24]
 8009d84:	9805      	ldr	r0, [sp, #20]
 8009d86:	f001 fec3 	bl	800bb10 <_Bfree>
 8009d8a:	e5be      	b.n	800990a <_strtod_l+0x8e>
 8009d8c:	2300      	movs	r3, #0
 8009d8e:	0030      	movs	r0, r6
 8009d90:	0039      	movs	r1, r7
 8009d92:	4d35      	ldr	r5, [pc, #212]	; (8009e68 <_strtod_l+0x5ec>)
 8009d94:	1124      	asrs	r4, r4, #4
 8009d96:	9308      	str	r3, [sp, #32]
 8009d98:	2c01      	cmp	r4, #1
 8009d9a:	dc1e      	bgt.n	8009dda <_strtod_l+0x55e>
 8009d9c:	2b00      	cmp	r3, #0
 8009d9e:	d001      	beq.n	8009da4 <_strtod_l+0x528>
 8009da0:	0006      	movs	r6, r0
 8009da2:	000f      	movs	r7, r1
 8009da4:	4b31      	ldr	r3, [pc, #196]	; (8009e6c <_strtod_l+0x5f0>)
 8009da6:	0032      	movs	r2, r6
 8009da8:	18ff      	adds	r7, r7, r3
 8009daa:	9b08      	ldr	r3, [sp, #32]
 8009dac:	00dd      	lsls	r5, r3, #3
 8009dae:	4b2e      	ldr	r3, [pc, #184]	; (8009e68 <_strtod_l+0x5ec>)
 8009db0:	195d      	adds	r5, r3, r5
 8009db2:	6828      	ldr	r0, [r5, #0]
 8009db4:	6869      	ldr	r1, [r5, #4]
 8009db6:	003b      	movs	r3, r7
 8009db8:	f7f8 fb32 	bl	8002420 <__aeabi_dmul>
 8009dbc:	4b25      	ldr	r3, [pc, #148]	; (8009e54 <_strtod_l+0x5d8>)
 8009dbe:	4a2c      	ldr	r2, [pc, #176]	; (8009e70 <_strtod_l+0x5f4>)
 8009dc0:	0006      	movs	r6, r0
 8009dc2:	400b      	ands	r3, r1
 8009dc4:	4293      	cmp	r3, r2
 8009dc6:	d8be      	bhi.n	8009d46 <_strtod_l+0x4ca>
 8009dc8:	4a2a      	ldr	r2, [pc, #168]	; (8009e74 <_strtod_l+0x5f8>)
 8009dca:	4293      	cmp	r3, r2
 8009dcc:	d913      	bls.n	8009df6 <_strtod_l+0x57a>
 8009dce:	2601      	movs	r6, #1
 8009dd0:	4f29      	ldr	r7, [pc, #164]	; (8009e78 <_strtod_l+0x5fc>)
 8009dd2:	4276      	negs	r6, r6
 8009dd4:	2300      	movs	r3, #0
 8009dd6:	9308      	str	r3, [sp, #32]
 8009dd8:	e087      	b.n	8009eea <_strtod_l+0x66e>
 8009dda:	2201      	movs	r2, #1
 8009ddc:	4214      	tst	r4, r2
 8009dde:	d004      	beq.n	8009dea <_strtod_l+0x56e>
 8009de0:	682a      	ldr	r2, [r5, #0]
 8009de2:	686b      	ldr	r3, [r5, #4]
 8009de4:	f7f8 fb1c 	bl	8002420 <__aeabi_dmul>
 8009de8:	2301      	movs	r3, #1
 8009dea:	9a08      	ldr	r2, [sp, #32]
 8009dec:	1064      	asrs	r4, r4, #1
 8009dee:	3201      	adds	r2, #1
 8009df0:	9208      	str	r2, [sp, #32]
 8009df2:	3508      	adds	r5, #8
 8009df4:	e7d0      	b.n	8009d98 <_strtod_l+0x51c>
 8009df6:	23d4      	movs	r3, #212	; 0xd4
 8009df8:	049b      	lsls	r3, r3, #18
 8009dfa:	18cf      	adds	r7, r1, r3
 8009dfc:	e7ea      	b.n	8009dd4 <_strtod_l+0x558>
 8009dfe:	2c00      	cmp	r4, #0
 8009e00:	d0e8      	beq.n	8009dd4 <_strtod_l+0x558>
 8009e02:	4264      	negs	r4, r4
 8009e04:	220f      	movs	r2, #15
 8009e06:	0023      	movs	r3, r4
 8009e08:	4013      	ands	r3, r2
 8009e0a:	4214      	tst	r4, r2
 8009e0c:	d00a      	beq.n	8009e24 <_strtod_l+0x5a8>
 8009e0e:	00da      	lsls	r2, r3, #3
 8009e10:	4b14      	ldr	r3, [pc, #80]	; (8009e64 <_strtod_l+0x5e8>)
 8009e12:	0030      	movs	r0, r6
 8009e14:	189b      	adds	r3, r3, r2
 8009e16:	0039      	movs	r1, r7
 8009e18:	681a      	ldr	r2, [r3, #0]
 8009e1a:	685b      	ldr	r3, [r3, #4]
 8009e1c:	f7f7 fefe 	bl	8001c1c <__aeabi_ddiv>
 8009e20:	0006      	movs	r6, r0
 8009e22:	000f      	movs	r7, r1
 8009e24:	1124      	asrs	r4, r4, #4
 8009e26:	d0d5      	beq.n	8009dd4 <_strtod_l+0x558>
 8009e28:	2c1f      	cmp	r4, #31
 8009e2a:	dd27      	ble.n	8009e7c <_strtod_l+0x600>
 8009e2c:	2300      	movs	r3, #0
 8009e2e:	9306      	str	r3, [sp, #24]
 8009e30:	9307      	str	r3, [sp, #28]
 8009e32:	930b      	str	r3, [sp, #44]	; 0x2c
 8009e34:	9309      	str	r3, [sp, #36]	; 0x24
 8009e36:	2322      	movs	r3, #34	; 0x22
 8009e38:	9a05      	ldr	r2, [sp, #20]
 8009e3a:	2600      	movs	r6, #0
 8009e3c:	6013      	str	r3, [r2, #0]
 8009e3e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009e40:	2700      	movs	r7, #0
 8009e42:	2b00      	cmp	r3, #0
 8009e44:	d18d      	bne.n	8009d62 <_strtod_l+0x4e6>
 8009e46:	e560      	b.n	800990a <_strtod_l+0x8e>
 8009e48:	00004e1f 	.word	0x00004e1f
 8009e4c:	0800d67d 	.word	0x0800d67d
 8009e50:	0800d6c0 	.word	0x0800d6c0
 8009e54:	7ff00000 	.word	0x7ff00000
 8009e58:	0800d675 	.word	0x0800d675
 8009e5c:	0800d703 	.word	0x0800d703
 8009e60:	0800d9b0 	.word	0x0800d9b0
 8009e64:	0800d890 	.word	0x0800d890
 8009e68:	0800d868 	.word	0x0800d868
 8009e6c:	fcb00000 	.word	0xfcb00000
 8009e70:	7ca00000 	.word	0x7ca00000
 8009e74:	7c900000 	.word	0x7c900000
 8009e78:	7fefffff 	.word	0x7fefffff
 8009e7c:	2310      	movs	r3, #16
 8009e7e:	0022      	movs	r2, r4
 8009e80:	401a      	ands	r2, r3
 8009e82:	9208      	str	r2, [sp, #32]
 8009e84:	421c      	tst	r4, r3
 8009e86:	d001      	beq.n	8009e8c <_strtod_l+0x610>
 8009e88:	335a      	adds	r3, #90	; 0x5a
 8009e8a:	9308      	str	r3, [sp, #32]
 8009e8c:	0030      	movs	r0, r6
 8009e8e:	0039      	movs	r1, r7
 8009e90:	2300      	movs	r3, #0
 8009e92:	4dc5      	ldr	r5, [pc, #788]	; (800a1a8 <_strtod_l+0x92c>)
 8009e94:	2201      	movs	r2, #1
 8009e96:	4214      	tst	r4, r2
 8009e98:	d004      	beq.n	8009ea4 <_strtod_l+0x628>
 8009e9a:	682a      	ldr	r2, [r5, #0]
 8009e9c:	686b      	ldr	r3, [r5, #4]
 8009e9e:	f7f8 fabf 	bl	8002420 <__aeabi_dmul>
 8009ea2:	2301      	movs	r3, #1
 8009ea4:	1064      	asrs	r4, r4, #1
 8009ea6:	3508      	adds	r5, #8
 8009ea8:	2c00      	cmp	r4, #0
 8009eaa:	d1f3      	bne.n	8009e94 <_strtod_l+0x618>
 8009eac:	2b00      	cmp	r3, #0
 8009eae:	d001      	beq.n	8009eb4 <_strtod_l+0x638>
 8009eb0:	0006      	movs	r6, r0
 8009eb2:	000f      	movs	r7, r1
 8009eb4:	9b08      	ldr	r3, [sp, #32]
 8009eb6:	2b00      	cmp	r3, #0
 8009eb8:	d00f      	beq.n	8009eda <_strtod_l+0x65e>
 8009eba:	236b      	movs	r3, #107	; 0x6b
 8009ebc:	007a      	lsls	r2, r7, #1
 8009ebe:	0d52      	lsrs	r2, r2, #21
 8009ec0:	0039      	movs	r1, r7
 8009ec2:	1a9b      	subs	r3, r3, r2
 8009ec4:	2b00      	cmp	r3, #0
 8009ec6:	dd08      	ble.n	8009eda <_strtod_l+0x65e>
 8009ec8:	2b1f      	cmp	r3, #31
 8009eca:	dc00      	bgt.n	8009ece <_strtod_l+0x652>
 8009ecc:	e124      	b.n	800a118 <_strtod_l+0x89c>
 8009ece:	2600      	movs	r6, #0
 8009ed0:	2b34      	cmp	r3, #52	; 0x34
 8009ed2:	dc00      	bgt.n	8009ed6 <_strtod_l+0x65a>
 8009ed4:	e119      	b.n	800a10a <_strtod_l+0x88e>
 8009ed6:	27dc      	movs	r7, #220	; 0xdc
 8009ed8:	04bf      	lsls	r7, r7, #18
 8009eda:	2200      	movs	r2, #0
 8009edc:	2300      	movs	r3, #0
 8009ede:	0030      	movs	r0, r6
 8009ee0:	0039      	movs	r1, r7
 8009ee2:	f7f6 fab1 	bl	8000448 <__aeabi_dcmpeq>
 8009ee6:	2800      	cmp	r0, #0
 8009ee8:	d1a0      	bne.n	8009e2c <_strtod_l+0x5b0>
 8009eea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009eec:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009eee:	9300      	str	r3, [sp, #0]
 8009ef0:	9910      	ldr	r1, [sp, #64]	; 0x40
 8009ef2:	9b06      	ldr	r3, [sp, #24]
 8009ef4:	9805      	ldr	r0, [sp, #20]
 8009ef6:	f001 fe73 	bl	800bbe0 <__s2b>
 8009efa:	900b      	str	r0, [sp, #44]	; 0x2c
 8009efc:	2800      	cmp	r0, #0
 8009efe:	d100      	bne.n	8009f02 <_strtod_l+0x686>
 8009f00:	e721      	b.n	8009d46 <_strtod_l+0x4ca>
 8009f02:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009f04:	9907      	ldr	r1, [sp, #28]
 8009f06:	17da      	asrs	r2, r3, #31
 8009f08:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009f0a:	1a5b      	subs	r3, r3, r1
 8009f0c:	401a      	ands	r2, r3
 8009f0e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009f10:	9215      	str	r2, [sp, #84]	; 0x54
 8009f12:	43db      	mvns	r3, r3
 8009f14:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009f16:	17db      	asrs	r3, r3, #31
 8009f18:	401a      	ands	r2, r3
 8009f1a:	2300      	movs	r3, #0
 8009f1c:	921a      	str	r2, [sp, #104]	; 0x68
 8009f1e:	9306      	str	r3, [sp, #24]
 8009f20:	9307      	str	r3, [sp, #28]
 8009f22:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009f24:	9805      	ldr	r0, [sp, #20]
 8009f26:	6859      	ldr	r1, [r3, #4]
 8009f28:	f001 fdae 	bl	800ba88 <_Balloc>
 8009f2c:	9009      	str	r0, [sp, #36]	; 0x24
 8009f2e:	2800      	cmp	r0, #0
 8009f30:	d100      	bne.n	8009f34 <_strtod_l+0x6b8>
 8009f32:	e70d      	b.n	8009d50 <_strtod_l+0x4d4>
 8009f34:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009f36:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009f38:	691b      	ldr	r3, [r3, #16]
 8009f3a:	310c      	adds	r1, #12
 8009f3c:	1c9a      	adds	r2, r3, #2
 8009f3e:	0092      	lsls	r2, r2, #2
 8009f40:	300c      	adds	r0, #12
 8009f42:	930c      	str	r3, [sp, #48]	; 0x30
 8009f44:	f7fe fce2 	bl	800890c <memcpy>
 8009f48:	ab22      	add	r3, sp, #136	; 0x88
 8009f4a:	9301      	str	r3, [sp, #4]
 8009f4c:	ab21      	add	r3, sp, #132	; 0x84
 8009f4e:	9300      	str	r3, [sp, #0]
 8009f50:	0032      	movs	r2, r6
 8009f52:	003b      	movs	r3, r7
 8009f54:	9805      	ldr	r0, [sp, #20]
 8009f56:	9612      	str	r6, [sp, #72]	; 0x48
 8009f58:	9713      	str	r7, [sp, #76]	; 0x4c
 8009f5a:	f002 f98d 	bl	800c278 <__d2b>
 8009f5e:	9020      	str	r0, [sp, #128]	; 0x80
 8009f60:	2800      	cmp	r0, #0
 8009f62:	d100      	bne.n	8009f66 <_strtod_l+0x6ea>
 8009f64:	e6f4      	b.n	8009d50 <_strtod_l+0x4d4>
 8009f66:	2101      	movs	r1, #1
 8009f68:	9805      	ldr	r0, [sp, #20]
 8009f6a:	f001 fecd 	bl	800bd08 <__i2b>
 8009f6e:	9007      	str	r0, [sp, #28]
 8009f70:	2800      	cmp	r0, #0
 8009f72:	d100      	bne.n	8009f76 <_strtod_l+0x6fa>
 8009f74:	e6ec      	b.n	8009d50 <_strtod_l+0x4d4>
 8009f76:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009f78:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8009f7a:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8009f7c:	1ad4      	subs	r4, r2, r3
 8009f7e:	2b00      	cmp	r3, #0
 8009f80:	db01      	blt.n	8009f86 <_strtod_l+0x70a>
 8009f82:	9c1a      	ldr	r4, [sp, #104]	; 0x68
 8009f84:	195d      	adds	r5, r3, r5
 8009f86:	9908      	ldr	r1, [sp, #32]
 8009f88:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8009f8a:	1a5b      	subs	r3, r3, r1
 8009f8c:	2136      	movs	r1, #54	; 0x36
 8009f8e:	189b      	adds	r3, r3, r2
 8009f90:	1a8a      	subs	r2, r1, r2
 8009f92:	4986      	ldr	r1, [pc, #536]	; (800a1ac <_strtod_l+0x930>)
 8009f94:	2001      	movs	r0, #1
 8009f96:	468c      	mov	ip, r1
 8009f98:	2100      	movs	r1, #0
 8009f9a:	3b01      	subs	r3, #1
 8009f9c:	9110      	str	r1, [sp, #64]	; 0x40
 8009f9e:	9014      	str	r0, [sp, #80]	; 0x50
 8009fa0:	4563      	cmp	r3, ip
 8009fa2:	da07      	bge.n	8009fb4 <_strtod_l+0x738>
 8009fa4:	4661      	mov	r1, ip
 8009fa6:	1ac9      	subs	r1, r1, r3
 8009fa8:	1a52      	subs	r2, r2, r1
 8009faa:	291f      	cmp	r1, #31
 8009fac:	dd00      	ble.n	8009fb0 <_strtod_l+0x734>
 8009fae:	e0b8      	b.n	800a122 <_strtod_l+0x8a6>
 8009fb0:	4088      	lsls	r0, r1
 8009fb2:	9014      	str	r0, [sp, #80]	; 0x50
 8009fb4:	18ab      	adds	r3, r5, r2
 8009fb6:	930c      	str	r3, [sp, #48]	; 0x30
 8009fb8:	18a4      	adds	r4, r4, r2
 8009fba:	9b08      	ldr	r3, [sp, #32]
 8009fbc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009fbe:	191c      	adds	r4, r3, r4
 8009fc0:	002b      	movs	r3, r5
 8009fc2:	4295      	cmp	r5, r2
 8009fc4:	dd00      	ble.n	8009fc8 <_strtod_l+0x74c>
 8009fc6:	0013      	movs	r3, r2
 8009fc8:	42a3      	cmp	r3, r4
 8009fca:	dd00      	ble.n	8009fce <_strtod_l+0x752>
 8009fcc:	0023      	movs	r3, r4
 8009fce:	2b00      	cmp	r3, #0
 8009fd0:	dd04      	ble.n	8009fdc <_strtod_l+0x760>
 8009fd2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009fd4:	1ae4      	subs	r4, r4, r3
 8009fd6:	1ad2      	subs	r2, r2, r3
 8009fd8:	920c      	str	r2, [sp, #48]	; 0x30
 8009fda:	1aed      	subs	r5, r5, r3
 8009fdc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009fde:	2b00      	cmp	r3, #0
 8009fe0:	dd17      	ble.n	800a012 <_strtod_l+0x796>
 8009fe2:	001a      	movs	r2, r3
 8009fe4:	9907      	ldr	r1, [sp, #28]
 8009fe6:	9805      	ldr	r0, [sp, #20]
 8009fe8:	f001 ff54 	bl	800be94 <__pow5mult>
 8009fec:	9007      	str	r0, [sp, #28]
 8009fee:	2800      	cmp	r0, #0
 8009ff0:	d100      	bne.n	8009ff4 <_strtod_l+0x778>
 8009ff2:	e6ad      	b.n	8009d50 <_strtod_l+0x4d4>
 8009ff4:	0001      	movs	r1, r0
 8009ff6:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8009ff8:	9805      	ldr	r0, [sp, #20]
 8009ffa:	f001 fe9b 	bl	800bd34 <__multiply>
 8009ffe:	900f      	str	r0, [sp, #60]	; 0x3c
 800a000:	2800      	cmp	r0, #0
 800a002:	d100      	bne.n	800a006 <_strtod_l+0x78a>
 800a004:	e6a4      	b.n	8009d50 <_strtod_l+0x4d4>
 800a006:	9920      	ldr	r1, [sp, #128]	; 0x80
 800a008:	9805      	ldr	r0, [sp, #20]
 800a00a:	f001 fd81 	bl	800bb10 <_Bfree>
 800a00e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a010:	9320      	str	r3, [sp, #128]	; 0x80
 800a012:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a014:	2b00      	cmp	r3, #0
 800a016:	dd00      	ble.n	800a01a <_strtod_l+0x79e>
 800a018:	e089      	b.n	800a12e <_strtod_l+0x8b2>
 800a01a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a01c:	2b00      	cmp	r3, #0
 800a01e:	dd08      	ble.n	800a032 <_strtod_l+0x7b6>
 800a020:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800a022:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a024:	9805      	ldr	r0, [sp, #20]
 800a026:	f001 ff35 	bl	800be94 <__pow5mult>
 800a02a:	9009      	str	r0, [sp, #36]	; 0x24
 800a02c:	2800      	cmp	r0, #0
 800a02e:	d100      	bne.n	800a032 <_strtod_l+0x7b6>
 800a030:	e68e      	b.n	8009d50 <_strtod_l+0x4d4>
 800a032:	2c00      	cmp	r4, #0
 800a034:	dd08      	ble.n	800a048 <_strtod_l+0x7cc>
 800a036:	0022      	movs	r2, r4
 800a038:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a03a:	9805      	ldr	r0, [sp, #20]
 800a03c:	f001 ff86 	bl	800bf4c <__lshift>
 800a040:	9009      	str	r0, [sp, #36]	; 0x24
 800a042:	2800      	cmp	r0, #0
 800a044:	d100      	bne.n	800a048 <_strtod_l+0x7cc>
 800a046:	e683      	b.n	8009d50 <_strtod_l+0x4d4>
 800a048:	2d00      	cmp	r5, #0
 800a04a:	dd08      	ble.n	800a05e <_strtod_l+0x7e2>
 800a04c:	002a      	movs	r2, r5
 800a04e:	9907      	ldr	r1, [sp, #28]
 800a050:	9805      	ldr	r0, [sp, #20]
 800a052:	f001 ff7b 	bl	800bf4c <__lshift>
 800a056:	9007      	str	r0, [sp, #28]
 800a058:	2800      	cmp	r0, #0
 800a05a:	d100      	bne.n	800a05e <_strtod_l+0x7e2>
 800a05c:	e678      	b.n	8009d50 <_strtod_l+0x4d4>
 800a05e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a060:	9920      	ldr	r1, [sp, #128]	; 0x80
 800a062:	9805      	ldr	r0, [sp, #20]
 800a064:	f001 fffc 	bl	800c060 <__mdiff>
 800a068:	9006      	str	r0, [sp, #24]
 800a06a:	2800      	cmp	r0, #0
 800a06c:	d100      	bne.n	800a070 <_strtod_l+0x7f4>
 800a06e:	e66f      	b.n	8009d50 <_strtod_l+0x4d4>
 800a070:	2200      	movs	r2, #0
 800a072:	68c3      	ldr	r3, [r0, #12]
 800a074:	9907      	ldr	r1, [sp, #28]
 800a076:	60c2      	str	r2, [r0, #12]
 800a078:	930f      	str	r3, [sp, #60]	; 0x3c
 800a07a:	f001 ffd5 	bl	800c028 <__mcmp>
 800a07e:	2800      	cmp	r0, #0
 800a080:	da5f      	bge.n	800a142 <_strtod_l+0x8c6>
 800a082:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a084:	4333      	orrs	r3, r6
 800a086:	d000      	beq.n	800a08a <_strtod_l+0x80e>
 800a088:	e08a      	b.n	800a1a0 <_strtod_l+0x924>
 800a08a:	033b      	lsls	r3, r7, #12
 800a08c:	d000      	beq.n	800a090 <_strtod_l+0x814>
 800a08e:	e087      	b.n	800a1a0 <_strtod_l+0x924>
 800a090:	22d6      	movs	r2, #214	; 0xd6
 800a092:	4b47      	ldr	r3, [pc, #284]	; (800a1b0 <_strtod_l+0x934>)
 800a094:	04d2      	lsls	r2, r2, #19
 800a096:	403b      	ands	r3, r7
 800a098:	4293      	cmp	r3, r2
 800a09a:	d800      	bhi.n	800a09e <_strtod_l+0x822>
 800a09c:	e080      	b.n	800a1a0 <_strtod_l+0x924>
 800a09e:	9b06      	ldr	r3, [sp, #24]
 800a0a0:	695b      	ldr	r3, [r3, #20]
 800a0a2:	930a      	str	r3, [sp, #40]	; 0x28
 800a0a4:	2b00      	cmp	r3, #0
 800a0a6:	d104      	bne.n	800a0b2 <_strtod_l+0x836>
 800a0a8:	9b06      	ldr	r3, [sp, #24]
 800a0aa:	691b      	ldr	r3, [r3, #16]
 800a0ac:	930a      	str	r3, [sp, #40]	; 0x28
 800a0ae:	2b01      	cmp	r3, #1
 800a0b0:	dd76      	ble.n	800a1a0 <_strtod_l+0x924>
 800a0b2:	9906      	ldr	r1, [sp, #24]
 800a0b4:	2201      	movs	r2, #1
 800a0b6:	9805      	ldr	r0, [sp, #20]
 800a0b8:	f001 ff48 	bl	800bf4c <__lshift>
 800a0bc:	9907      	ldr	r1, [sp, #28]
 800a0be:	9006      	str	r0, [sp, #24]
 800a0c0:	f001 ffb2 	bl	800c028 <__mcmp>
 800a0c4:	2800      	cmp	r0, #0
 800a0c6:	dd6b      	ble.n	800a1a0 <_strtod_l+0x924>
 800a0c8:	9908      	ldr	r1, [sp, #32]
 800a0ca:	003b      	movs	r3, r7
 800a0cc:	4a38      	ldr	r2, [pc, #224]	; (800a1b0 <_strtod_l+0x934>)
 800a0ce:	2900      	cmp	r1, #0
 800a0d0:	d100      	bne.n	800a0d4 <_strtod_l+0x858>
 800a0d2:	e092      	b.n	800a1fa <_strtod_l+0x97e>
 800a0d4:	0011      	movs	r1, r2
 800a0d6:	20d6      	movs	r0, #214	; 0xd6
 800a0d8:	4039      	ands	r1, r7
 800a0da:	04c0      	lsls	r0, r0, #19
 800a0dc:	4281      	cmp	r1, r0
 800a0de:	dd00      	ble.n	800a0e2 <_strtod_l+0x866>
 800a0e0:	e08b      	b.n	800a1fa <_strtod_l+0x97e>
 800a0e2:	23dc      	movs	r3, #220	; 0xdc
 800a0e4:	049b      	lsls	r3, r3, #18
 800a0e6:	4299      	cmp	r1, r3
 800a0e8:	dc00      	bgt.n	800a0ec <_strtod_l+0x870>
 800a0ea:	e6a4      	b.n	8009e36 <_strtod_l+0x5ba>
 800a0ec:	0030      	movs	r0, r6
 800a0ee:	0039      	movs	r1, r7
 800a0f0:	2200      	movs	r2, #0
 800a0f2:	4b30      	ldr	r3, [pc, #192]	; (800a1b4 <_strtod_l+0x938>)
 800a0f4:	f7f8 f994 	bl	8002420 <__aeabi_dmul>
 800a0f8:	0006      	movs	r6, r0
 800a0fa:	000f      	movs	r7, r1
 800a0fc:	4308      	orrs	r0, r1
 800a0fe:	d000      	beq.n	800a102 <_strtod_l+0x886>
 800a100:	e62f      	b.n	8009d62 <_strtod_l+0x4e6>
 800a102:	2322      	movs	r3, #34	; 0x22
 800a104:	9a05      	ldr	r2, [sp, #20]
 800a106:	6013      	str	r3, [r2, #0]
 800a108:	e62b      	b.n	8009d62 <_strtod_l+0x4e6>
 800a10a:	234b      	movs	r3, #75	; 0x4b
 800a10c:	1a9a      	subs	r2, r3, r2
 800a10e:	3b4c      	subs	r3, #76	; 0x4c
 800a110:	4093      	lsls	r3, r2
 800a112:	4019      	ands	r1, r3
 800a114:	000f      	movs	r7, r1
 800a116:	e6e0      	b.n	8009eda <_strtod_l+0x65e>
 800a118:	2201      	movs	r2, #1
 800a11a:	4252      	negs	r2, r2
 800a11c:	409a      	lsls	r2, r3
 800a11e:	4016      	ands	r6, r2
 800a120:	e6db      	b.n	8009eda <_strtod_l+0x65e>
 800a122:	4925      	ldr	r1, [pc, #148]	; (800a1b8 <_strtod_l+0x93c>)
 800a124:	1acb      	subs	r3, r1, r3
 800a126:	0001      	movs	r1, r0
 800a128:	4099      	lsls	r1, r3
 800a12a:	9110      	str	r1, [sp, #64]	; 0x40
 800a12c:	e741      	b.n	8009fb2 <_strtod_l+0x736>
 800a12e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a130:	9920      	ldr	r1, [sp, #128]	; 0x80
 800a132:	9805      	ldr	r0, [sp, #20]
 800a134:	f001 ff0a 	bl	800bf4c <__lshift>
 800a138:	9020      	str	r0, [sp, #128]	; 0x80
 800a13a:	2800      	cmp	r0, #0
 800a13c:	d000      	beq.n	800a140 <_strtod_l+0x8c4>
 800a13e:	e76c      	b.n	800a01a <_strtod_l+0x79e>
 800a140:	e606      	b.n	8009d50 <_strtod_l+0x4d4>
 800a142:	970c      	str	r7, [sp, #48]	; 0x30
 800a144:	2800      	cmp	r0, #0
 800a146:	d176      	bne.n	800a236 <_strtod_l+0x9ba>
 800a148:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a14a:	033b      	lsls	r3, r7, #12
 800a14c:	0b1b      	lsrs	r3, r3, #12
 800a14e:	2a00      	cmp	r2, #0
 800a150:	d038      	beq.n	800a1c4 <_strtod_l+0x948>
 800a152:	4a1a      	ldr	r2, [pc, #104]	; (800a1bc <_strtod_l+0x940>)
 800a154:	4293      	cmp	r3, r2
 800a156:	d138      	bne.n	800a1ca <_strtod_l+0x94e>
 800a158:	2201      	movs	r2, #1
 800a15a:	9b08      	ldr	r3, [sp, #32]
 800a15c:	4252      	negs	r2, r2
 800a15e:	0031      	movs	r1, r6
 800a160:	0010      	movs	r0, r2
 800a162:	2b00      	cmp	r3, #0
 800a164:	d00b      	beq.n	800a17e <_strtod_l+0x902>
 800a166:	24d4      	movs	r4, #212	; 0xd4
 800a168:	4b11      	ldr	r3, [pc, #68]	; (800a1b0 <_strtod_l+0x934>)
 800a16a:	0010      	movs	r0, r2
 800a16c:	403b      	ands	r3, r7
 800a16e:	04e4      	lsls	r4, r4, #19
 800a170:	42a3      	cmp	r3, r4
 800a172:	d804      	bhi.n	800a17e <_strtod_l+0x902>
 800a174:	306c      	adds	r0, #108	; 0x6c
 800a176:	0d1b      	lsrs	r3, r3, #20
 800a178:	1ac3      	subs	r3, r0, r3
 800a17a:	409a      	lsls	r2, r3
 800a17c:	0010      	movs	r0, r2
 800a17e:	4281      	cmp	r1, r0
 800a180:	d123      	bne.n	800a1ca <_strtod_l+0x94e>
 800a182:	4b0f      	ldr	r3, [pc, #60]	; (800a1c0 <_strtod_l+0x944>)
 800a184:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a186:	429a      	cmp	r2, r3
 800a188:	d102      	bne.n	800a190 <_strtod_l+0x914>
 800a18a:	1c4b      	adds	r3, r1, #1
 800a18c:	d100      	bne.n	800a190 <_strtod_l+0x914>
 800a18e:	e5df      	b.n	8009d50 <_strtod_l+0x4d4>
 800a190:	4b07      	ldr	r3, [pc, #28]	; (800a1b0 <_strtod_l+0x934>)
 800a192:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a194:	2600      	movs	r6, #0
 800a196:	401a      	ands	r2, r3
 800a198:	0013      	movs	r3, r2
 800a19a:	2280      	movs	r2, #128	; 0x80
 800a19c:	0352      	lsls	r2, r2, #13
 800a19e:	189f      	adds	r7, r3, r2
 800a1a0:	9b08      	ldr	r3, [sp, #32]
 800a1a2:	2b00      	cmp	r3, #0
 800a1a4:	d1a2      	bne.n	800a0ec <_strtod_l+0x870>
 800a1a6:	e5dc      	b.n	8009d62 <_strtod_l+0x4e6>
 800a1a8:	0800d6d8 	.word	0x0800d6d8
 800a1ac:	fffffc02 	.word	0xfffffc02
 800a1b0:	7ff00000 	.word	0x7ff00000
 800a1b4:	39500000 	.word	0x39500000
 800a1b8:	fffffbe2 	.word	0xfffffbe2
 800a1bc:	000fffff 	.word	0x000fffff
 800a1c0:	7fefffff 	.word	0x7fefffff
 800a1c4:	4333      	orrs	r3, r6
 800a1c6:	d100      	bne.n	800a1ca <_strtod_l+0x94e>
 800a1c8:	e77e      	b.n	800a0c8 <_strtod_l+0x84c>
 800a1ca:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a1cc:	2b00      	cmp	r3, #0
 800a1ce:	d01d      	beq.n	800a20c <_strtod_l+0x990>
 800a1d0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a1d2:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a1d4:	4213      	tst	r3, r2
 800a1d6:	d0e3      	beq.n	800a1a0 <_strtod_l+0x924>
 800a1d8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a1da:	0030      	movs	r0, r6
 800a1dc:	0039      	movs	r1, r7
 800a1de:	9a08      	ldr	r2, [sp, #32]
 800a1e0:	2b00      	cmp	r3, #0
 800a1e2:	d017      	beq.n	800a214 <_strtod_l+0x998>
 800a1e4:	f7ff fb32 	bl	800984c <sulp>
 800a1e8:	0002      	movs	r2, r0
 800a1ea:	000b      	movs	r3, r1
 800a1ec:	9812      	ldr	r0, [sp, #72]	; 0x48
 800a1ee:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800a1f0:	f7f7 f9d8 	bl	80015a4 <__aeabi_dadd>
 800a1f4:	0006      	movs	r6, r0
 800a1f6:	000f      	movs	r7, r1
 800a1f8:	e7d2      	b.n	800a1a0 <_strtod_l+0x924>
 800a1fa:	2601      	movs	r6, #1
 800a1fc:	4013      	ands	r3, r2
 800a1fe:	4a99      	ldr	r2, [pc, #612]	; (800a464 <_strtod_l+0xbe8>)
 800a200:	4276      	negs	r6, r6
 800a202:	189b      	adds	r3, r3, r2
 800a204:	4a98      	ldr	r2, [pc, #608]	; (800a468 <_strtod_l+0xbec>)
 800a206:	431a      	orrs	r2, r3
 800a208:	0017      	movs	r7, r2
 800a20a:	e7c9      	b.n	800a1a0 <_strtod_l+0x924>
 800a20c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a20e:	4233      	tst	r3, r6
 800a210:	d0c6      	beq.n	800a1a0 <_strtod_l+0x924>
 800a212:	e7e1      	b.n	800a1d8 <_strtod_l+0x95c>
 800a214:	f7ff fb1a 	bl	800984c <sulp>
 800a218:	0002      	movs	r2, r0
 800a21a:	000b      	movs	r3, r1
 800a21c:	9812      	ldr	r0, [sp, #72]	; 0x48
 800a21e:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800a220:	f7f8 fb6a 	bl	80028f8 <__aeabi_dsub>
 800a224:	2200      	movs	r2, #0
 800a226:	2300      	movs	r3, #0
 800a228:	0006      	movs	r6, r0
 800a22a:	000f      	movs	r7, r1
 800a22c:	f7f6 f90c 	bl	8000448 <__aeabi_dcmpeq>
 800a230:	2800      	cmp	r0, #0
 800a232:	d0b5      	beq.n	800a1a0 <_strtod_l+0x924>
 800a234:	e5ff      	b.n	8009e36 <_strtod_l+0x5ba>
 800a236:	9907      	ldr	r1, [sp, #28]
 800a238:	9806      	ldr	r0, [sp, #24]
 800a23a:	f002 f881 	bl	800c340 <__ratio>
 800a23e:	2380      	movs	r3, #128	; 0x80
 800a240:	2200      	movs	r2, #0
 800a242:	05db      	lsls	r3, r3, #23
 800a244:	0004      	movs	r4, r0
 800a246:	000d      	movs	r5, r1
 800a248:	f7f6 f90e 	bl	8000468 <__aeabi_dcmple>
 800a24c:	2800      	cmp	r0, #0
 800a24e:	d075      	beq.n	800a33c <_strtod_l+0xac0>
 800a250:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a252:	2b00      	cmp	r3, #0
 800a254:	d047      	beq.n	800a2e6 <_strtod_l+0xa6a>
 800a256:	2300      	movs	r3, #0
 800a258:	4c84      	ldr	r4, [pc, #528]	; (800a46c <_strtod_l+0xbf0>)
 800a25a:	2500      	movs	r5, #0
 800a25c:	9310      	str	r3, [sp, #64]	; 0x40
 800a25e:	9411      	str	r4, [sp, #68]	; 0x44
 800a260:	4c82      	ldr	r4, [pc, #520]	; (800a46c <_strtod_l+0xbf0>)
 800a262:	4a83      	ldr	r2, [pc, #524]	; (800a470 <_strtod_l+0xbf4>)
 800a264:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a266:	4013      	ands	r3, r2
 800a268:	9314      	str	r3, [sp, #80]	; 0x50
 800a26a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a26c:	4b81      	ldr	r3, [pc, #516]	; (800a474 <_strtod_l+0xbf8>)
 800a26e:	429a      	cmp	r2, r3
 800a270:	d000      	beq.n	800a274 <_strtod_l+0x9f8>
 800a272:	e0ac      	b.n	800a3ce <_strtod_l+0xb52>
 800a274:	4a80      	ldr	r2, [pc, #512]	; (800a478 <_strtod_l+0xbfc>)
 800a276:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a278:	4694      	mov	ip, r2
 800a27a:	4463      	add	r3, ip
 800a27c:	001f      	movs	r7, r3
 800a27e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a280:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a282:	0030      	movs	r0, r6
 800a284:	0039      	movs	r1, r7
 800a286:	920c      	str	r2, [sp, #48]	; 0x30
 800a288:	930d      	str	r3, [sp, #52]	; 0x34
 800a28a:	f001 ff81 	bl	800c190 <__ulp>
 800a28e:	0002      	movs	r2, r0
 800a290:	000b      	movs	r3, r1
 800a292:	980c      	ldr	r0, [sp, #48]	; 0x30
 800a294:	990d      	ldr	r1, [sp, #52]	; 0x34
 800a296:	f7f8 f8c3 	bl	8002420 <__aeabi_dmul>
 800a29a:	0032      	movs	r2, r6
 800a29c:	003b      	movs	r3, r7
 800a29e:	f7f7 f981 	bl	80015a4 <__aeabi_dadd>
 800a2a2:	4a73      	ldr	r2, [pc, #460]	; (800a470 <_strtod_l+0xbf4>)
 800a2a4:	4b75      	ldr	r3, [pc, #468]	; (800a47c <_strtod_l+0xc00>)
 800a2a6:	0006      	movs	r6, r0
 800a2a8:	400a      	ands	r2, r1
 800a2aa:	429a      	cmp	r2, r3
 800a2ac:	d95e      	bls.n	800a36c <_strtod_l+0xaf0>
 800a2ae:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a2b0:	4b73      	ldr	r3, [pc, #460]	; (800a480 <_strtod_l+0xc04>)
 800a2b2:	429a      	cmp	r2, r3
 800a2b4:	d103      	bne.n	800a2be <_strtod_l+0xa42>
 800a2b6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a2b8:	3301      	adds	r3, #1
 800a2ba:	d100      	bne.n	800a2be <_strtod_l+0xa42>
 800a2bc:	e548      	b.n	8009d50 <_strtod_l+0x4d4>
 800a2be:	2601      	movs	r6, #1
 800a2c0:	4f6f      	ldr	r7, [pc, #444]	; (800a480 <_strtod_l+0xc04>)
 800a2c2:	4276      	negs	r6, r6
 800a2c4:	9920      	ldr	r1, [sp, #128]	; 0x80
 800a2c6:	9805      	ldr	r0, [sp, #20]
 800a2c8:	f001 fc22 	bl	800bb10 <_Bfree>
 800a2cc:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a2ce:	9805      	ldr	r0, [sp, #20]
 800a2d0:	f001 fc1e 	bl	800bb10 <_Bfree>
 800a2d4:	9907      	ldr	r1, [sp, #28]
 800a2d6:	9805      	ldr	r0, [sp, #20]
 800a2d8:	f001 fc1a 	bl	800bb10 <_Bfree>
 800a2dc:	9906      	ldr	r1, [sp, #24]
 800a2de:	9805      	ldr	r0, [sp, #20]
 800a2e0:	f001 fc16 	bl	800bb10 <_Bfree>
 800a2e4:	e61d      	b.n	8009f22 <_strtod_l+0x6a6>
 800a2e6:	2e00      	cmp	r6, #0
 800a2e8:	d11c      	bne.n	800a324 <_strtod_l+0xaa8>
 800a2ea:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a2ec:	031b      	lsls	r3, r3, #12
 800a2ee:	d11f      	bne.n	800a330 <_strtod_l+0xab4>
 800a2f0:	2200      	movs	r2, #0
 800a2f2:	0020      	movs	r0, r4
 800a2f4:	0029      	movs	r1, r5
 800a2f6:	4b5d      	ldr	r3, [pc, #372]	; (800a46c <_strtod_l+0xbf0>)
 800a2f8:	f7f6 f8ac 	bl	8000454 <__aeabi_dcmplt>
 800a2fc:	2800      	cmp	r0, #0
 800a2fe:	d11a      	bne.n	800a336 <_strtod_l+0xaba>
 800a300:	0020      	movs	r0, r4
 800a302:	0029      	movs	r1, r5
 800a304:	2200      	movs	r2, #0
 800a306:	4b5f      	ldr	r3, [pc, #380]	; (800a484 <_strtod_l+0xc08>)
 800a308:	f7f8 f88a 	bl	8002420 <__aeabi_dmul>
 800a30c:	0005      	movs	r5, r0
 800a30e:	000c      	movs	r4, r1
 800a310:	2380      	movs	r3, #128	; 0x80
 800a312:	061b      	lsls	r3, r3, #24
 800a314:	18e3      	adds	r3, r4, r3
 800a316:	951c      	str	r5, [sp, #112]	; 0x70
 800a318:	931d      	str	r3, [sp, #116]	; 0x74
 800a31a:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800a31c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a31e:	9210      	str	r2, [sp, #64]	; 0x40
 800a320:	9311      	str	r3, [sp, #68]	; 0x44
 800a322:	e79e      	b.n	800a262 <_strtod_l+0x9e6>
 800a324:	2e01      	cmp	r6, #1
 800a326:	d103      	bne.n	800a330 <_strtod_l+0xab4>
 800a328:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a32a:	2b00      	cmp	r3, #0
 800a32c:	d100      	bne.n	800a330 <_strtod_l+0xab4>
 800a32e:	e582      	b.n	8009e36 <_strtod_l+0x5ba>
 800a330:	2300      	movs	r3, #0
 800a332:	4c55      	ldr	r4, [pc, #340]	; (800a488 <_strtod_l+0xc0c>)
 800a334:	e791      	b.n	800a25a <_strtod_l+0x9de>
 800a336:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800a338:	4c52      	ldr	r4, [pc, #328]	; (800a484 <_strtod_l+0xc08>)
 800a33a:	e7e9      	b.n	800a310 <_strtod_l+0xa94>
 800a33c:	2200      	movs	r2, #0
 800a33e:	0020      	movs	r0, r4
 800a340:	0029      	movs	r1, r5
 800a342:	4b50      	ldr	r3, [pc, #320]	; (800a484 <_strtod_l+0xc08>)
 800a344:	f7f8 f86c 	bl	8002420 <__aeabi_dmul>
 800a348:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a34a:	0005      	movs	r5, r0
 800a34c:	000b      	movs	r3, r1
 800a34e:	000c      	movs	r4, r1
 800a350:	2a00      	cmp	r2, #0
 800a352:	d107      	bne.n	800a364 <_strtod_l+0xae8>
 800a354:	2280      	movs	r2, #128	; 0x80
 800a356:	0612      	lsls	r2, r2, #24
 800a358:	188b      	adds	r3, r1, r2
 800a35a:	9016      	str	r0, [sp, #88]	; 0x58
 800a35c:	9317      	str	r3, [sp, #92]	; 0x5c
 800a35e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800a360:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a362:	e7dc      	b.n	800a31e <_strtod_l+0xaa2>
 800a364:	0002      	movs	r2, r0
 800a366:	9216      	str	r2, [sp, #88]	; 0x58
 800a368:	9317      	str	r3, [sp, #92]	; 0x5c
 800a36a:	e7f8      	b.n	800a35e <_strtod_l+0xae2>
 800a36c:	23d4      	movs	r3, #212	; 0xd4
 800a36e:	049b      	lsls	r3, r3, #18
 800a370:	18cf      	adds	r7, r1, r3
 800a372:	9b08      	ldr	r3, [sp, #32]
 800a374:	2b00      	cmp	r3, #0
 800a376:	d1a5      	bne.n	800a2c4 <_strtod_l+0xa48>
 800a378:	4b3d      	ldr	r3, [pc, #244]	; (800a470 <_strtod_l+0xbf4>)
 800a37a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a37c:	403b      	ands	r3, r7
 800a37e:	429a      	cmp	r2, r3
 800a380:	d1a0      	bne.n	800a2c4 <_strtod_l+0xa48>
 800a382:	0028      	movs	r0, r5
 800a384:	0021      	movs	r1, r4
 800a386:	f7f6 f905 	bl	8000594 <__aeabi_d2lz>
 800a38a:	f7f6 f93f 	bl	800060c <__aeabi_l2d>
 800a38e:	0002      	movs	r2, r0
 800a390:	000b      	movs	r3, r1
 800a392:	0028      	movs	r0, r5
 800a394:	0021      	movs	r1, r4
 800a396:	f7f8 faaf 	bl	80028f8 <__aeabi_dsub>
 800a39a:	033b      	lsls	r3, r7, #12
 800a39c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a39e:	0b1b      	lsrs	r3, r3, #12
 800a3a0:	4333      	orrs	r3, r6
 800a3a2:	4313      	orrs	r3, r2
 800a3a4:	0004      	movs	r4, r0
 800a3a6:	000d      	movs	r5, r1
 800a3a8:	4a38      	ldr	r2, [pc, #224]	; (800a48c <_strtod_l+0xc10>)
 800a3aa:	2b00      	cmp	r3, #0
 800a3ac:	d055      	beq.n	800a45a <_strtod_l+0xbde>
 800a3ae:	4b38      	ldr	r3, [pc, #224]	; (800a490 <_strtod_l+0xc14>)
 800a3b0:	f7f6 f850 	bl	8000454 <__aeabi_dcmplt>
 800a3b4:	2800      	cmp	r0, #0
 800a3b6:	d000      	beq.n	800a3ba <_strtod_l+0xb3e>
 800a3b8:	e4d3      	b.n	8009d62 <_strtod_l+0x4e6>
 800a3ba:	0020      	movs	r0, r4
 800a3bc:	0029      	movs	r1, r5
 800a3be:	4a35      	ldr	r2, [pc, #212]	; (800a494 <_strtod_l+0xc18>)
 800a3c0:	4b30      	ldr	r3, [pc, #192]	; (800a484 <_strtod_l+0xc08>)
 800a3c2:	f7f6 f85b 	bl	800047c <__aeabi_dcmpgt>
 800a3c6:	2800      	cmp	r0, #0
 800a3c8:	d100      	bne.n	800a3cc <_strtod_l+0xb50>
 800a3ca:	e77b      	b.n	800a2c4 <_strtod_l+0xa48>
 800a3cc:	e4c9      	b.n	8009d62 <_strtod_l+0x4e6>
 800a3ce:	9b08      	ldr	r3, [sp, #32]
 800a3d0:	2b00      	cmp	r3, #0
 800a3d2:	d02b      	beq.n	800a42c <_strtod_l+0xbb0>
 800a3d4:	23d4      	movs	r3, #212	; 0xd4
 800a3d6:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a3d8:	04db      	lsls	r3, r3, #19
 800a3da:	429a      	cmp	r2, r3
 800a3dc:	d826      	bhi.n	800a42c <_strtod_l+0xbb0>
 800a3de:	0028      	movs	r0, r5
 800a3e0:	0021      	movs	r1, r4
 800a3e2:	4a2d      	ldr	r2, [pc, #180]	; (800a498 <_strtod_l+0xc1c>)
 800a3e4:	4b2d      	ldr	r3, [pc, #180]	; (800a49c <_strtod_l+0xc20>)
 800a3e6:	f7f6 f83f 	bl	8000468 <__aeabi_dcmple>
 800a3ea:	2800      	cmp	r0, #0
 800a3ec:	d017      	beq.n	800a41e <_strtod_l+0xba2>
 800a3ee:	0028      	movs	r0, r5
 800a3f0:	0021      	movs	r1, r4
 800a3f2:	f7f6 f8b1 	bl	8000558 <__aeabi_d2uiz>
 800a3f6:	2800      	cmp	r0, #0
 800a3f8:	d100      	bne.n	800a3fc <_strtod_l+0xb80>
 800a3fa:	3001      	adds	r0, #1
 800a3fc:	f7f8 fe92 	bl	8003124 <__aeabi_ui2d>
 800a400:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a402:	0005      	movs	r5, r0
 800a404:	000b      	movs	r3, r1
 800a406:	000c      	movs	r4, r1
 800a408:	2a00      	cmp	r2, #0
 800a40a:	d122      	bne.n	800a452 <_strtod_l+0xbd6>
 800a40c:	2280      	movs	r2, #128	; 0x80
 800a40e:	0612      	lsls	r2, r2, #24
 800a410:	188b      	adds	r3, r1, r2
 800a412:	9018      	str	r0, [sp, #96]	; 0x60
 800a414:	9319      	str	r3, [sp, #100]	; 0x64
 800a416:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800a418:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a41a:	9210      	str	r2, [sp, #64]	; 0x40
 800a41c:	9311      	str	r3, [sp, #68]	; 0x44
 800a41e:	22d6      	movs	r2, #214	; 0xd6
 800a420:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a422:	04d2      	lsls	r2, r2, #19
 800a424:	189b      	adds	r3, r3, r2
 800a426:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a428:	1a9b      	subs	r3, r3, r2
 800a42a:	9311      	str	r3, [sp, #68]	; 0x44
 800a42c:	9812      	ldr	r0, [sp, #72]	; 0x48
 800a42e:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800a430:	9e10      	ldr	r6, [sp, #64]	; 0x40
 800a432:	9f11      	ldr	r7, [sp, #68]	; 0x44
 800a434:	f001 feac 	bl	800c190 <__ulp>
 800a438:	0002      	movs	r2, r0
 800a43a:	000b      	movs	r3, r1
 800a43c:	0030      	movs	r0, r6
 800a43e:	0039      	movs	r1, r7
 800a440:	f7f7 ffee 	bl	8002420 <__aeabi_dmul>
 800a444:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a446:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a448:	f7f7 f8ac 	bl	80015a4 <__aeabi_dadd>
 800a44c:	0006      	movs	r6, r0
 800a44e:	000f      	movs	r7, r1
 800a450:	e78f      	b.n	800a372 <_strtod_l+0xaf6>
 800a452:	0002      	movs	r2, r0
 800a454:	9218      	str	r2, [sp, #96]	; 0x60
 800a456:	9319      	str	r3, [sp, #100]	; 0x64
 800a458:	e7dd      	b.n	800a416 <_strtod_l+0xb9a>
 800a45a:	4b11      	ldr	r3, [pc, #68]	; (800a4a0 <_strtod_l+0xc24>)
 800a45c:	f7f5 fffa 	bl	8000454 <__aeabi_dcmplt>
 800a460:	e7b1      	b.n	800a3c6 <_strtod_l+0xb4a>
 800a462:	46c0      	nop			; (mov r8, r8)
 800a464:	fff00000 	.word	0xfff00000
 800a468:	000fffff 	.word	0x000fffff
 800a46c:	3ff00000 	.word	0x3ff00000
 800a470:	7ff00000 	.word	0x7ff00000
 800a474:	7fe00000 	.word	0x7fe00000
 800a478:	fcb00000 	.word	0xfcb00000
 800a47c:	7c9fffff 	.word	0x7c9fffff
 800a480:	7fefffff 	.word	0x7fefffff
 800a484:	3fe00000 	.word	0x3fe00000
 800a488:	bff00000 	.word	0xbff00000
 800a48c:	94a03595 	.word	0x94a03595
 800a490:	3fdfffff 	.word	0x3fdfffff
 800a494:	35afe535 	.word	0x35afe535
 800a498:	ffc00000 	.word	0xffc00000
 800a49c:	41dfffff 	.word	0x41dfffff
 800a4a0:	3fcfffff 	.word	0x3fcfffff

0800a4a4 <_strtod_r>:
 800a4a4:	b510      	push	{r4, lr}
 800a4a6:	4b02      	ldr	r3, [pc, #8]	; (800a4b0 <_strtod_r+0xc>)
 800a4a8:	f7ff f9e8 	bl	800987c <_strtod_l>
 800a4ac:	bd10      	pop	{r4, pc}
 800a4ae:	46c0      	nop			; (mov r8, r8)
 800a4b0:	20000074 	.word	0x20000074

0800a4b4 <_strtol_l.constprop.0>:
 800a4b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a4b6:	b087      	sub	sp, #28
 800a4b8:	001e      	movs	r6, r3
 800a4ba:	9005      	str	r0, [sp, #20]
 800a4bc:	9101      	str	r1, [sp, #4]
 800a4be:	9202      	str	r2, [sp, #8]
 800a4c0:	2b01      	cmp	r3, #1
 800a4c2:	d045      	beq.n	800a550 <_strtol_l.constprop.0+0x9c>
 800a4c4:	000b      	movs	r3, r1
 800a4c6:	2e24      	cmp	r6, #36	; 0x24
 800a4c8:	d842      	bhi.n	800a550 <_strtol_l.constprop.0+0x9c>
 800a4ca:	4a3f      	ldr	r2, [pc, #252]	; (800a5c8 <_strtol_l.constprop.0+0x114>)
 800a4cc:	2108      	movs	r1, #8
 800a4ce:	4694      	mov	ip, r2
 800a4d0:	001a      	movs	r2, r3
 800a4d2:	4660      	mov	r0, ip
 800a4d4:	7814      	ldrb	r4, [r2, #0]
 800a4d6:	3301      	adds	r3, #1
 800a4d8:	5d00      	ldrb	r0, [r0, r4]
 800a4da:	001d      	movs	r5, r3
 800a4dc:	0007      	movs	r7, r0
 800a4de:	400f      	ands	r7, r1
 800a4e0:	4208      	tst	r0, r1
 800a4e2:	d1f5      	bne.n	800a4d0 <_strtol_l.constprop.0+0x1c>
 800a4e4:	2c2d      	cmp	r4, #45	; 0x2d
 800a4e6:	d13a      	bne.n	800a55e <_strtol_l.constprop.0+0xaa>
 800a4e8:	2701      	movs	r7, #1
 800a4ea:	781c      	ldrb	r4, [r3, #0]
 800a4ec:	1c95      	adds	r5, r2, #2
 800a4ee:	2e00      	cmp	r6, #0
 800a4f0:	d065      	beq.n	800a5be <_strtol_l.constprop.0+0x10a>
 800a4f2:	2e10      	cmp	r6, #16
 800a4f4:	d109      	bne.n	800a50a <_strtol_l.constprop.0+0x56>
 800a4f6:	2c30      	cmp	r4, #48	; 0x30
 800a4f8:	d107      	bne.n	800a50a <_strtol_l.constprop.0+0x56>
 800a4fa:	2220      	movs	r2, #32
 800a4fc:	782b      	ldrb	r3, [r5, #0]
 800a4fe:	4393      	bics	r3, r2
 800a500:	2b58      	cmp	r3, #88	; 0x58
 800a502:	d157      	bne.n	800a5b4 <_strtol_l.constprop.0+0x100>
 800a504:	2610      	movs	r6, #16
 800a506:	786c      	ldrb	r4, [r5, #1]
 800a508:	3502      	adds	r5, #2
 800a50a:	4b30      	ldr	r3, [pc, #192]	; (800a5cc <_strtol_l.constprop.0+0x118>)
 800a50c:	0031      	movs	r1, r6
 800a50e:	18fb      	adds	r3, r7, r3
 800a510:	0018      	movs	r0, r3
 800a512:	9303      	str	r3, [sp, #12]
 800a514:	f7f5 fe98 	bl	8000248 <__aeabi_uidivmod>
 800a518:	2300      	movs	r3, #0
 800a51a:	2201      	movs	r2, #1
 800a51c:	4684      	mov	ip, r0
 800a51e:	0018      	movs	r0, r3
 800a520:	9104      	str	r1, [sp, #16]
 800a522:	4252      	negs	r2, r2
 800a524:	0021      	movs	r1, r4
 800a526:	3930      	subs	r1, #48	; 0x30
 800a528:	2909      	cmp	r1, #9
 800a52a:	d81d      	bhi.n	800a568 <_strtol_l.constprop.0+0xb4>
 800a52c:	000c      	movs	r4, r1
 800a52e:	42a6      	cmp	r6, r4
 800a530:	dd28      	ble.n	800a584 <_strtol_l.constprop.0+0xd0>
 800a532:	2b00      	cmp	r3, #0
 800a534:	db24      	blt.n	800a580 <_strtol_l.constprop.0+0xcc>
 800a536:	0013      	movs	r3, r2
 800a538:	4584      	cmp	ip, r0
 800a53a:	d306      	bcc.n	800a54a <_strtol_l.constprop.0+0x96>
 800a53c:	d102      	bne.n	800a544 <_strtol_l.constprop.0+0x90>
 800a53e:	9904      	ldr	r1, [sp, #16]
 800a540:	42a1      	cmp	r1, r4
 800a542:	db02      	blt.n	800a54a <_strtol_l.constprop.0+0x96>
 800a544:	2301      	movs	r3, #1
 800a546:	4370      	muls	r0, r6
 800a548:	1820      	adds	r0, r4, r0
 800a54a:	782c      	ldrb	r4, [r5, #0]
 800a54c:	3501      	adds	r5, #1
 800a54e:	e7e9      	b.n	800a524 <_strtol_l.constprop.0+0x70>
 800a550:	f7fe f9a8 	bl	80088a4 <__errno>
 800a554:	2316      	movs	r3, #22
 800a556:	6003      	str	r3, [r0, #0]
 800a558:	2000      	movs	r0, #0
 800a55a:	b007      	add	sp, #28
 800a55c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a55e:	2c2b      	cmp	r4, #43	; 0x2b
 800a560:	d1c5      	bne.n	800a4ee <_strtol_l.constprop.0+0x3a>
 800a562:	781c      	ldrb	r4, [r3, #0]
 800a564:	1c95      	adds	r5, r2, #2
 800a566:	e7c2      	b.n	800a4ee <_strtol_l.constprop.0+0x3a>
 800a568:	0021      	movs	r1, r4
 800a56a:	3941      	subs	r1, #65	; 0x41
 800a56c:	2919      	cmp	r1, #25
 800a56e:	d801      	bhi.n	800a574 <_strtol_l.constprop.0+0xc0>
 800a570:	3c37      	subs	r4, #55	; 0x37
 800a572:	e7dc      	b.n	800a52e <_strtol_l.constprop.0+0x7a>
 800a574:	0021      	movs	r1, r4
 800a576:	3961      	subs	r1, #97	; 0x61
 800a578:	2919      	cmp	r1, #25
 800a57a:	d803      	bhi.n	800a584 <_strtol_l.constprop.0+0xd0>
 800a57c:	3c57      	subs	r4, #87	; 0x57
 800a57e:	e7d6      	b.n	800a52e <_strtol_l.constprop.0+0x7a>
 800a580:	0013      	movs	r3, r2
 800a582:	e7e2      	b.n	800a54a <_strtol_l.constprop.0+0x96>
 800a584:	2b00      	cmp	r3, #0
 800a586:	da09      	bge.n	800a59c <_strtol_l.constprop.0+0xe8>
 800a588:	2322      	movs	r3, #34	; 0x22
 800a58a:	9a05      	ldr	r2, [sp, #20]
 800a58c:	9803      	ldr	r0, [sp, #12]
 800a58e:	6013      	str	r3, [r2, #0]
 800a590:	9b02      	ldr	r3, [sp, #8]
 800a592:	2b00      	cmp	r3, #0
 800a594:	d0e1      	beq.n	800a55a <_strtol_l.constprop.0+0xa6>
 800a596:	1e6b      	subs	r3, r5, #1
 800a598:	9301      	str	r3, [sp, #4]
 800a59a:	e007      	b.n	800a5ac <_strtol_l.constprop.0+0xf8>
 800a59c:	2f00      	cmp	r7, #0
 800a59e:	d000      	beq.n	800a5a2 <_strtol_l.constprop.0+0xee>
 800a5a0:	4240      	negs	r0, r0
 800a5a2:	9a02      	ldr	r2, [sp, #8]
 800a5a4:	2a00      	cmp	r2, #0
 800a5a6:	d0d8      	beq.n	800a55a <_strtol_l.constprop.0+0xa6>
 800a5a8:	2b00      	cmp	r3, #0
 800a5aa:	d1f4      	bne.n	800a596 <_strtol_l.constprop.0+0xe2>
 800a5ac:	9b02      	ldr	r3, [sp, #8]
 800a5ae:	9a01      	ldr	r2, [sp, #4]
 800a5b0:	601a      	str	r2, [r3, #0]
 800a5b2:	e7d2      	b.n	800a55a <_strtol_l.constprop.0+0xa6>
 800a5b4:	2430      	movs	r4, #48	; 0x30
 800a5b6:	2e00      	cmp	r6, #0
 800a5b8:	d1a7      	bne.n	800a50a <_strtol_l.constprop.0+0x56>
 800a5ba:	3608      	adds	r6, #8
 800a5bc:	e7a5      	b.n	800a50a <_strtol_l.constprop.0+0x56>
 800a5be:	2c30      	cmp	r4, #48	; 0x30
 800a5c0:	d09b      	beq.n	800a4fa <_strtol_l.constprop.0+0x46>
 800a5c2:	260a      	movs	r6, #10
 800a5c4:	e7a1      	b.n	800a50a <_strtol_l.constprop.0+0x56>
 800a5c6:	46c0      	nop			; (mov r8, r8)
 800a5c8:	0800d569 	.word	0x0800d569
 800a5cc:	7fffffff 	.word	0x7fffffff

0800a5d0 <_strtol_r>:
 800a5d0:	b510      	push	{r4, lr}
 800a5d2:	f7ff ff6f 	bl	800a4b4 <_strtol_l.constprop.0>
 800a5d6:	bd10      	pop	{r4, pc}

0800a5d8 <strtol>:
 800a5d8:	b510      	push	{r4, lr}
 800a5da:	0013      	movs	r3, r2
 800a5dc:	000a      	movs	r2, r1
 800a5de:	0001      	movs	r1, r0
 800a5e0:	4802      	ldr	r0, [pc, #8]	; (800a5ec <strtol+0x14>)
 800a5e2:	6800      	ldr	r0, [r0, #0]
 800a5e4:	f7ff ff66 	bl	800a4b4 <_strtol_l.constprop.0>
 800a5e8:	bd10      	pop	{r4, pc}
 800a5ea:	46c0      	nop			; (mov r8, r8)
 800a5ec:	2000000c 	.word	0x2000000c

0800a5f0 <quorem>:
 800a5f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a5f2:	0006      	movs	r6, r0
 800a5f4:	690b      	ldr	r3, [r1, #16]
 800a5f6:	6932      	ldr	r2, [r6, #16]
 800a5f8:	b087      	sub	sp, #28
 800a5fa:	2000      	movs	r0, #0
 800a5fc:	9103      	str	r1, [sp, #12]
 800a5fe:	429a      	cmp	r2, r3
 800a600:	db65      	blt.n	800a6ce <quorem+0xde>
 800a602:	3b01      	subs	r3, #1
 800a604:	009c      	lsls	r4, r3, #2
 800a606:	9300      	str	r3, [sp, #0]
 800a608:	000b      	movs	r3, r1
 800a60a:	3314      	adds	r3, #20
 800a60c:	9305      	str	r3, [sp, #20]
 800a60e:	191b      	adds	r3, r3, r4
 800a610:	9304      	str	r3, [sp, #16]
 800a612:	0033      	movs	r3, r6
 800a614:	3314      	adds	r3, #20
 800a616:	9302      	str	r3, [sp, #8]
 800a618:	191c      	adds	r4, r3, r4
 800a61a:	9b04      	ldr	r3, [sp, #16]
 800a61c:	6827      	ldr	r7, [r4, #0]
 800a61e:	681b      	ldr	r3, [r3, #0]
 800a620:	0038      	movs	r0, r7
 800a622:	1c5d      	adds	r5, r3, #1
 800a624:	0029      	movs	r1, r5
 800a626:	9301      	str	r3, [sp, #4]
 800a628:	f7f5 fd88 	bl	800013c <__udivsi3>
 800a62c:	9001      	str	r0, [sp, #4]
 800a62e:	42af      	cmp	r7, r5
 800a630:	d324      	bcc.n	800a67c <quorem+0x8c>
 800a632:	2500      	movs	r5, #0
 800a634:	46ac      	mov	ip, r5
 800a636:	9802      	ldr	r0, [sp, #8]
 800a638:	9f05      	ldr	r7, [sp, #20]
 800a63a:	cf08      	ldmia	r7!, {r3}
 800a63c:	9a01      	ldr	r2, [sp, #4]
 800a63e:	b299      	uxth	r1, r3
 800a640:	4351      	muls	r1, r2
 800a642:	0c1b      	lsrs	r3, r3, #16
 800a644:	4353      	muls	r3, r2
 800a646:	1949      	adds	r1, r1, r5
 800a648:	0c0a      	lsrs	r2, r1, #16
 800a64a:	189b      	adds	r3, r3, r2
 800a64c:	6802      	ldr	r2, [r0, #0]
 800a64e:	b289      	uxth	r1, r1
 800a650:	b292      	uxth	r2, r2
 800a652:	4462      	add	r2, ip
 800a654:	1a52      	subs	r2, r2, r1
 800a656:	6801      	ldr	r1, [r0, #0]
 800a658:	0c1d      	lsrs	r5, r3, #16
 800a65a:	0c09      	lsrs	r1, r1, #16
 800a65c:	b29b      	uxth	r3, r3
 800a65e:	1acb      	subs	r3, r1, r3
 800a660:	1411      	asrs	r1, r2, #16
 800a662:	185b      	adds	r3, r3, r1
 800a664:	1419      	asrs	r1, r3, #16
 800a666:	b292      	uxth	r2, r2
 800a668:	041b      	lsls	r3, r3, #16
 800a66a:	431a      	orrs	r2, r3
 800a66c:	9b04      	ldr	r3, [sp, #16]
 800a66e:	468c      	mov	ip, r1
 800a670:	c004      	stmia	r0!, {r2}
 800a672:	42bb      	cmp	r3, r7
 800a674:	d2e1      	bcs.n	800a63a <quorem+0x4a>
 800a676:	6823      	ldr	r3, [r4, #0]
 800a678:	2b00      	cmp	r3, #0
 800a67a:	d030      	beq.n	800a6de <quorem+0xee>
 800a67c:	0030      	movs	r0, r6
 800a67e:	9903      	ldr	r1, [sp, #12]
 800a680:	f001 fcd2 	bl	800c028 <__mcmp>
 800a684:	2800      	cmp	r0, #0
 800a686:	db21      	blt.n	800a6cc <quorem+0xdc>
 800a688:	0030      	movs	r0, r6
 800a68a:	2400      	movs	r4, #0
 800a68c:	9b01      	ldr	r3, [sp, #4]
 800a68e:	9903      	ldr	r1, [sp, #12]
 800a690:	3301      	adds	r3, #1
 800a692:	9301      	str	r3, [sp, #4]
 800a694:	3014      	adds	r0, #20
 800a696:	3114      	adds	r1, #20
 800a698:	6803      	ldr	r3, [r0, #0]
 800a69a:	c920      	ldmia	r1!, {r5}
 800a69c:	b29a      	uxth	r2, r3
 800a69e:	1914      	adds	r4, r2, r4
 800a6a0:	b2aa      	uxth	r2, r5
 800a6a2:	1aa2      	subs	r2, r4, r2
 800a6a4:	0c1b      	lsrs	r3, r3, #16
 800a6a6:	0c2d      	lsrs	r5, r5, #16
 800a6a8:	1414      	asrs	r4, r2, #16
 800a6aa:	1b5b      	subs	r3, r3, r5
 800a6ac:	191b      	adds	r3, r3, r4
 800a6ae:	141c      	asrs	r4, r3, #16
 800a6b0:	b292      	uxth	r2, r2
 800a6b2:	041b      	lsls	r3, r3, #16
 800a6b4:	4313      	orrs	r3, r2
 800a6b6:	c008      	stmia	r0!, {r3}
 800a6b8:	9b04      	ldr	r3, [sp, #16]
 800a6ba:	428b      	cmp	r3, r1
 800a6bc:	d2ec      	bcs.n	800a698 <quorem+0xa8>
 800a6be:	9b00      	ldr	r3, [sp, #0]
 800a6c0:	9a02      	ldr	r2, [sp, #8]
 800a6c2:	009b      	lsls	r3, r3, #2
 800a6c4:	18d3      	adds	r3, r2, r3
 800a6c6:	681a      	ldr	r2, [r3, #0]
 800a6c8:	2a00      	cmp	r2, #0
 800a6ca:	d015      	beq.n	800a6f8 <quorem+0x108>
 800a6cc:	9801      	ldr	r0, [sp, #4]
 800a6ce:	b007      	add	sp, #28
 800a6d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a6d2:	6823      	ldr	r3, [r4, #0]
 800a6d4:	2b00      	cmp	r3, #0
 800a6d6:	d106      	bne.n	800a6e6 <quorem+0xf6>
 800a6d8:	9b00      	ldr	r3, [sp, #0]
 800a6da:	3b01      	subs	r3, #1
 800a6dc:	9300      	str	r3, [sp, #0]
 800a6de:	9b02      	ldr	r3, [sp, #8]
 800a6e0:	3c04      	subs	r4, #4
 800a6e2:	42a3      	cmp	r3, r4
 800a6e4:	d3f5      	bcc.n	800a6d2 <quorem+0xe2>
 800a6e6:	9b00      	ldr	r3, [sp, #0]
 800a6e8:	6133      	str	r3, [r6, #16]
 800a6ea:	e7c7      	b.n	800a67c <quorem+0x8c>
 800a6ec:	681a      	ldr	r2, [r3, #0]
 800a6ee:	2a00      	cmp	r2, #0
 800a6f0:	d106      	bne.n	800a700 <quorem+0x110>
 800a6f2:	9a00      	ldr	r2, [sp, #0]
 800a6f4:	3a01      	subs	r2, #1
 800a6f6:	9200      	str	r2, [sp, #0]
 800a6f8:	9a02      	ldr	r2, [sp, #8]
 800a6fa:	3b04      	subs	r3, #4
 800a6fc:	429a      	cmp	r2, r3
 800a6fe:	d3f5      	bcc.n	800a6ec <quorem+0xfc>
 800a700:	9b00      	ldr	r3, [sp, #0]
 800a702:	6133      	str	r3, [r6, #16]
 800a704:	e7e2      	b.n	800a6cc <quorem+0xdc>
	...

0800a708 <_dtoa_r>:
 800a708:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a70a:	b09d      	sub	sp, #116	; 0x74
 800a70c:	9202      	str	r2, [sp, #8]
 800a70e:	9303      	str	r3, [sp, #12]
 800a710:	9b02      	ldr	r3, [sp, #8]
 800a712:	9c03      	ldr	r4, [sp, #12]
 800a714:	9308      	str	r3, [sp, #32]
 800a716:	9409      	str	r4, [sp, #36]	; 0x24
 800a718:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800a71a:	0007      	movs	r7, r0
 800a71c:	9d25      	ldr	r5, [sp, #148]	; 0x94
 800a71e:	2c00      	cmp	r4, #0
 800a720:	d10e      	bne.n	800a740 <_dtoa_r+0x38>
 800a722:	2010      	movs	r0, #16
 800a724:	f7fe f8e8 	bl	80088f8 <malloc>
 800a728:	1e02      	subs	r2, r0, #0
 800a72a:	6278      	str	r0, [r7, #36]	; 0x24
 800a72c:	d104      	bne.n	800a738 <_dtoa_r+0x30>
 800a72e:	21ea      	movs	r1, #234	; 0xea
 800a730:	4bc7      	ldr	r3, [pc, #796]	; (800aa50 <_dtoa_r+0x348>)
 800a732:	48c8      	ldr	r0, [pc, #800]	; (800aa54 <_dtoa_r+0x34c>)
 800a734:	f002 f826 	bl	800c784 <__assert_func>
 800a738:	6044      	str	r4, [r0, #4]
 800a73a:	6084      	str	r4, [r0, #8]
 800a73c:	6004      	str	r4, [r0, #0]
 800a73e:	60c4      	str	r4, [r0, #12]
 800a740:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a742:	6819      	ldr	r1, [r3, #0]
 800a744:	2900      	cmp	r1, #0
 800a746:	d00a      	beq.n	800a75e <_dtoa_r+0x56>
 800a748:	685a      	ldr	r2, [r3, #4]
 800a74a:	2301      	movs	r3, #1
 800a74c:	4093      	lsls	r3, r2
 800a74e:	604a      	str	r2, [r1, #4]
 800a750:	608b      	str	r3, [r1, #8]
 800a752:	0038      	movs	r0, r7
 800a754:	f001 f9dc 	bl	800bb10 <_Bfree>
 800a758:	2200      	movs	r2, #0
 800a75a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a75c:	601a      	str	r2, [r3, #0]
 800a75e:	9b03      	ldr	r3, [sp, #12]
 800a760:	2b00      	cmp	r3, #0
 800a762:	da20      	bge.n	800a7a6 <_dtoa_r+0x9e>
 800a764:	2301      	movs	r3, #1
 800a766:	602b      	str	r3, [r5, #0]
 800a768:	9b03      	ldr	r3, [sp, #12]
 800a76a:	005b      	lsls	r3, r3, #1
 800a76c:	085b      	lsrs	r3, r3, #1
 800a76e:	9309      	str	r3, [sp, #36]	; 0x24
 800a770:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800a772:	4bb9      	ldr	r3, [pc, #740]	; (800aa58 <_dtoa_r+0x350>)
 800a774:	4ab8      	ldr	r2, [pc, #736]	; (800aa58 <_dtoa_r+0x350>)
 800a776:	402b      	ands	r3, r5
 800a778:	4293      	cmp	r3, r2
 800a77a:	d117      	bne.n	800a7ac <_dtoa_r+0xa4>
 800a77c:	4bb7      	ldr	r3, [pc, #732]	; (800aa5c <_dtoa_r+0x354>)
 800a77e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800a780:	0328      	lsls	r0, r5, #12
 800a782:	6013      	str	r3, [r2, #0]
 800a784:	9b02      	ldr	r3, [sp, #8]
 800a786:	0b00      	lsrs	r0, r0, #12
 800a788:	4318      	orrs	r0, r3
 800a78a:	d101      	bne.n	800a790 <_dtoa_r+0x88>
 800a78c:	f000 fdbf 	bl	800b30e <_dtoa_r+0xc06>
 800a790:	48b3      	ldr	r0, [pc, #716]	; (800aa60 <_dtoa_r+0x358>)
 800a792:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800a794:	9006      	str	r0, [sp, #24]
 800a796:	2b00      	cmp	r3, #0
 800a798:	d002      	beq.n	800a7a0 <_dtoa_r+0x98>
 800a79a:	4bb2      	ldr	r3, [pc, #712]	; (800aa64 <_dtoa_r+0x35c>)
 800a79c:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800a79e:	6013      	str	r3, [r2, #0]
 800a7a0:	9806      	ldr	r0, [sp, #24]
 800a7a2:	b01d      	add	sp, #116	; 0x74
 800a7a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a7a6:	2300      	movs	r3, #0
 800a7a8:	602b      	str	r3, [r5, #0]
 800a7aa:	e7e1      	b.n	800a770 <_dtoa_r+0x68>
 800a7ac:	9b08      	ldr	r3, [sp, #32]
 800a7ae:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800a7b0:	9312      	str	r3, [sp, #72]	; 0x48
 800a7b2:	9413      	str	r4, [sp, #76]	; 0x4c
 800a7b4:	9812      	ldr	r0, [sp, #72]	; 0x48
 800a7b6:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800a7b8:	2200      	movs	r2, #0
 800a7ba:	2300      	movs	r3, #0
 800a7bc:	f7f5 fe44 	bl	8000448 <__aeabi_dcmpeq>
 800a7c0:	1e04      	subs	r4, r0, #0
 800a7c2:	d009      	beq.n	800a7d8 <_dtoa_r+0xd0>
 800a7c4:	2301      	movs	r3, #1
 800a7c6:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800a7c8:	6013      	str	r3, [r2, #0]
 800a7ca:	4ba7      	ldr	r3, [pc, #668]	; (800aa68 <_dtoa_r+0x360>)
 800a7cc:	9306      	str	r3, [sp, #24]
 800a7ce:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800a7d0:	2b00      	cmp	r3, #0
 800a7d2:	d0e5      	beq.n	800a7a0 <_dtoa_r+0x98>
 800a7d4:	4ba5      	ldr	r3, [pc, #660]	; (800aa6c <_dtoa_r+0x364>)
 800a7d6:	e7e1      	b.n	800a79c <_dtoa_r+0x94>
 800a7d8:	ab1a      	add	r3, sp, #104	; 0x68
 800a7da:	9301      	str	r3, [sp, #4]
 800a7dc:	ab1b      	add	r3, sp, #108	; 0x6c
 800a7de:	9300      	str	r3, [sp, #0]
 800a7e0:	0038      	movs	r0, r7
 800a7e2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a7e4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a7e6:	f001 fd47 	bl	800c278 <__d2b>
 800a7ea:	006e      	lsls	r6, r5, #1
 800a7ec:	9005      	str	r0, [sp, #20]
 800a7ee:	0d76      	lsrs	r6, r6, #21
 800a7f0:	d100      	bne.n	800a7f4 <_dtoa_r+0xec>
 800a7f2:	e07c      	b.n	800a8ee <_dtoa_r+0x1e6>
 800a7f4:	9812      	ldr	r0, [sp, #72]	; 0x48
 800a7f6:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800a7f8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a7fa:	4a9d      	ldr	r2, [pc, #628]	; (800aa70 <_dtoa_r+0x368>)
 800a7fc:	031b      	lsls	r3, r3, #12
 800a7fe:	0b1b      	lsrs	r3, r3, #12
 800a800:	431a      	orrs	r2, r3
 800a802:	0011      	movs	r1, r2
 800a804:	4b9b      	ldr	r3, [pc, #620]	; (800aa74 <_dtoa_r+0x36c>)
 800a806:	9418      	str	r4, [sp, #96]	; 0x60
 800a808:	18f6      	adds	r6, r6, r3
 800a80a:	2200      	movs	r2, #0
 800a80c:	4b9a      	ldr	r3, [pc, #616]	; (800aa78 <_dtoa_r+0x370>)
 800a80e:	f7f8 f873 	bl	80028f8 <__aeabi_dsub>
 800a812:	4a9a      	ldr	r2, [pc, #616]	; (800aa7c <_dtoa_r+0x374>)
 800a814:	4b9a      	ldr	r3, [pc, #616]	; (800aa80 <_dtoa_r+0x378>)
 800a816:	f7f7 fe03 	bl	8002420 <__aeabi_dmul>
 800a81a:	4a9a      	ldr	r2, [pc, #616]	; (800aa84 <_dtoa_r+0x37c>)
 800a81c:	4b9a      	ldr	r3, [pc, #616]	; (800aa88 <_dtoa_r+0x380>)
 800a81e:	f7f6 fec1 	bl	80015a4 <__aeabi_dadd>
 800a822:	0004      	movs	r4, r0
 800a824:	0030      	movs	r0, r6
 800a826:	000d      	movs	r5, r1
 800a828:	f7f8 fc4c 	bl	80030c4 <__aeabi_i2d>
 800a82c:	4a97      	ldr	r2, [pc, #604]	; (800aa8c <_dtoa_r+0x384>)
 800a82e:	4b98      	ldr	r3, [pc, #608]	; (800aa90 <_dtoa_r+0x388>)
 800a830:	f7f7 fdf6 	bl	8002420 <__aeabi_dmul>
 800a834:	0002      	movs	r2, r0
 800a836:	000b      	movs	r3, r1
 800a838:	0020      	movs	r0, r4
 800a83a:	0029      	movs	r1, r5
 800a83c:	f7f6 feb2 	bl	80015a4 <__aeabi_dadd>
 800a840:	0004      	movs	r4, r0
 800a842:	000d      	movs	r5, r1
 800a844:	f7f8 fc08 	bl	8003058 <__aeabi_d2iz>
 800a848:	2200      	movs	r2, #0
 800a84a:	9002      	str	r0, [sp, #8]
 800a84c:	2300      	movs	r3, #0
 800a84e:	0020      	movs	r0, r4
 800a850:	0029      	movs	r1, r5
 800a852:	f7f5 fdff 	bl	8000454 <__aeabi_dcmplt>
 800a856:	2800      	cmp	r0, #0
 800a858:	d00b      	beq.n	800a872 <_dtoa_r+0x16a>
 800a85a:	9802      	ldr	r0, [sp, #8]
 800a85c:	f7f8 fc32 	bl	80030c4 <__aeabi_i2d>
 800a860:	002b      	movs	r3, r5
 800a862:	0022      	movs	r2, r4
 800a864:	f7f5 fdf0 	bl	8000448 <__aeabi_dcmpeq>
 800a868:	4243      	negs	r3, r0
 800a86a:	4158      	adcs	r0, r3
 800a86c:	9b02      	ldr	r3, [sp, #8]
 800a86e:	1a1b      	subs	r3, r3, r0
 800a870:	9302      	str	r3, [sp, #8]
 800a872:	2301      	movs	r3, #1
 800a874:	9316      	str	r3, [sp, #88]	; 0x58
 800a876:	9b02      	ldr	r3, [sp, #8]
 800a878:	2b16      	cmp	r3, #22
 800a87a:	d80f      	bhi.n	800a89c <_dtoa_r+0x194>
 800a87c:	9812      	ldr	r0, [sp, #72]	; 0x48
 800a87e:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800a880:	00da      	lsls	r2, r3, #3
 800a882:	4b84      	ldr	r3, [pc, #528]	; (800aa94 <_dtoa_r+0x38c>)
 800a884:	189b      	adds	r3, r3, r2
 800a886:	681a      	ldr	r2, [r3, #0]
 800a888:	685b      	ldr	r3, [r3, #4]
 800a88a:	f7f5 fde3 	bl	8000454 <__aeabi_dcmplt>
 800a88e:	2800      	cmp	r0, #0
 800a890:	d049      	beq.n	800a926 <_dtoa_r+0x21e>
 800a892:	9b02      	ldr	r3, [sp, #8]
 800a894:	3b01      	subs	r3, #1
 800a896:	9302      	str	r3, [sp, #8]
 800a898:	2300      	movs	r3, #0
 800a89a:	9316      	str	r3, [sp, #88]	; 0x58
 800a89c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800a89e:	1b9e      	subs	r6, r3, r6
 800a8a0:	2300      	movs	r3, #0
 800a8a2:	930a      	str	r3, [sp, #40]	; 0x28
 800a8a4:	0033      	movs	r3, r6
 800a8a6:	3b01      	subs	r3, #1
 800a8a8:	930d      	str	r3, [sp, #52]	; 0x34
 800a8aa:	d504      	bpl.n	800a8b6 <_dtoa_r+0x1ae>
 800a8ac:	2301      	movs	r3, #1
 800a8ae:	1b9b      	subs	r3, r3, r6
 800a8b0:	930a      	str	r3, [sp, #40]	; 0x28
 800a8b2:	2300      	movs	r3, #0
 800a8b4:	930d      	str	r3, [sp, #52]	; 0x34
 800a8b6:	9b02      	ldr	r3, [sp, #8]
 800a8b8:	2b00      	cmp	r3, #0
 800a8ba:	db36      	blt.n	800a92a <_dtoa_r+0x222>
 800a8bc:	9a02      	ldr	r2, [sp, #8]
 800a8be:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a8c0:	4694      	mov	ip, r2
 800a8c2:	4463      	add	r3, ip
 800a8c4:	930d      	str	r3, [sp, #52]	; 0x34
 800a8c6:	2300      	movs	r3, #0
 800a8c8:	9215      	str	r2, [sp, #84]	; 0x54
 800a8ca:	930e      	str	r3, [sp, #56]	; 0x38
 800a8cc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a8ce:	2401      	movs	r4, #1
 800a8d0:	2b09      	cmp	r3, #9
 800a8d2:	d864      	bhi.n	800a99e <_dtoa_r+0x296>
 800a8d4:	2b05      	cmp	r3, #5
 800a8d6:	dd02      	ble.n	800a8de <_dtoa_r+0x1d6>
 800a8d8:	2400      	movs	r4, #0
 800a8da:	3b04      	subs	r3, #4
 800a8dc:	9322      	str	r3, [sp, #136]	; 0x88
 800a8de:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a8e0:	1e98      	subs	r0, r3, #2
 800a8e2:	2803      	cmp	r0, #3
 800a8e4:	d864      	bhi.n	800a9b0 <_dtoa_r+0x2a8>
 800a8e6:	f7f5 fc15 	bl	8000114 <__gnu_thumb1_case_uqi>
 800a8ea:	3829      	.short	0x3829
 800a8ec:	5836      	.short	0x5836
 800a8ee:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800a8f0:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800a8f2:	189e      	adds	r6, r3, r2
 800a8f4:	4b68      	ldr	r3, [pc, #416]	; (800aa98 <_dtoa_r+0x390>)
 800a8f6:	18f2      	adds	r2, r6, r3
 800a8f8:	2a20      	cmp	r2, #32
 800a8fa:	dd0f      	ble.n	800a91c <_dtoa_r+0x214>
 800a8fc:	2340      	movs	r3, #64	; 0x40
 800a8fe:	1a9b      	subs	r3, r3, r2
 800a900:	409d      	lsls	r5, r3
 800a902:	4b66      	ldr	r3, [pc, #408]	; (800aa9c <_dtoa_r+0x394>)
 800a904:	9802      	ldr	r0, [sp, #8]
 800a906:	18f3      	adds	r3, r6, r3
 800a908:	40d8      	lsrs	r0, r3
 800a90a:	4328      	orrs	r0, r5
 800a90c:	f7f8 fc0a 	bl	8003124 <__aeabi_ui2d>
 800a910:	2301      	movs	r3, #1
 800a912:	4c63      	ldr	r4, [pc, #396]	; (800aaa0 <_dtoa_r+0x398>)
 800a914:	3e01      	subs	r6, #1
 800a916:	1909      	adds	r1, r1, r4
 800a918:	9318      	str	r3, [sp, #96]	; 0x60
 800a91a:	e776      	b.n	800a80a <_dtoa_r+0x102>
 800a91c:	2320      	movs	r3, #32
 800a91e:	9802      	ldr	r0, [sp, #8]
 800a920:	1a9b      	subs	r3, r3, r2
 800a922:	4098      	lsls	r0, r3
 800a924:	e7f2      	b.n	800a90c <_dtoa_r+0x204>
 800a926:	9016      	str	r0, [sp, #88]	; 0x58
 800a928:	e7b8      	b.n	800a89c <_dtoa_r+0x194>
 800a92a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a92c:	9a02      	ldr	r2, [sp, #8]
 800a92e:	1a9b      	subs	r3, r3, r2
 800a930:	930a      	str	r3, [sp, #40]	; 0x28
 800a932:	4253      	negs	r3, r2
 800a934:	930e      	str	r3, [sp, #56]	; 0x38
 800a936:	2300      	movs	r3, #0
 800a938:	9315      	str	r3, [sp, #84]	; 0x54
 800a93a:	e7c7      	b.n	800a8cc <_dtoa_r+0x1c4>
 800a93c:	2300      	movs	r3, #0
 800a93e:	930f      	str	r3, [sp, #60]	; 0x3c
 800a940:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800a942:	930c      	str	r3, [sp, #48]	; 0x30
 800a944:	9307      	str	r3, [sp, #28]
 800a946:	2b00      	cmp	r3, #0
 800a948:	dc13      	bgt.n	800a972 <_dtoa_r+0x26a>
 800a94a:	2301      	movs	r3, #1
 800a94c:	001a      	movs	r2, r3
 800a94e:	930c      	str	r3, [sp, #48]	; 0x30
 800a950:	9307      	str	r3, [sp, #28]
 800a952:	9223      	str	r2, [sp, #140]	; 0x8c
 800a954:	e00d      	b.n	800a972 <_dtoa_r+0x26a>
 800a956:	2301      	movs	r3, #1
 800a958:	e7f1      	b.n	800a93e <_dtoa_r+0x236>
 800a95a:	2300      	movs	r3, #0
 800a95c:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 800a95e:	930f      	str	r3, [sp, #60]	; 0x3c
 800a960:	4694      	mov	ip, r2
 800a962:	9b02      	ldr	r3, [sp, #8]
 800a964:	4463      	add	r3, ip
 800a966:	930c      	str	r3, [sp, #48]	; 0x30
 800a968:	3301      	adds	r3, #1
 800a96a:	9307      	str	r3, [sp, #28]
 800a96c:	2b00      	cmp	r3, #0
 800a96e:	dc00      	bgt.n	800a972 <_dtoa_r+0x26a>
 800a970:	2301      	movs	r3, #1
 800a972:	2200      	movs	r2, #0
 800a974:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a976:	6042      	str	r2, [r0, #4]
 800a978:	3204      	adds	r2, #4
 800a97a:	0015      	movs	r5, r2
 800a97c:	3514      	adds	r5, #20
 800a97e:	6841      	ldr	r1, [r0, #4]
 800a980:	429d      	cmp	r5, r3
 800a982:	d919      	bls.n	800a9b8 <_dtoa_r+0x2b0>
 800a984:	0038      	movs	r0, r7
 800a986:	f001 f87f 	bl	800ba88 <_Balloc>
 800a98a:	9006      	str	r0, [sp, #24]
 800a98c:	2800      	cmp	r0, #0
 800a98e:	d117      	bne.n	800a9c0 <_dtoa_r+0x2b8>
 800a990:	21d5      	movs	r1, #213	; 0xd5
 800a992:	0002      	movs	r2, r0
 800a994:	4b43      	ldr	r3, [pc, #268]	; (800aaa4 <_dtoa_r+0x39c>)
 800a996:	0049      	lsls	r1, r1, #1
 800a998:	e6cb      	b.n	800a732 <_dtoa_r+0x2a>
 800a99a:	2301      	movs	r3, #1
 800a99c:	e7de      	b.n	800a95c <_dtoa_r+0x254>
 800a99e:	2300      	movs	r3, #0
 800a9a0:	940f      	str	r4, [sp, #60]	; 0x3c
 800a9a2:	9322      	str	r3, [sp, #136]	; 0x88
 800a9a4:	3b01      	subs	r3, #1
 800a9a6:	930c      	str	r3, [sp, #48]	; 0x30
 800a9a8:	9307      	str	r3, [sp, #28]
 800a9aa:	2200      	movs	r2, #0
 800a9ac:	3313      	adds	r3, #19
 800a9ae:	e7d0      	b.n	800a952 <_dtoa_r+0x24a>
 800a9b0:	2301      	movs	r3, #1
 800a9b2:	930f      	str	r3, [sp, #60]	; 0x3c
 800a9b4:	3b02      	subs	r3, #2
 800a9b6:	e7f6      	b.n	800a9a6 <_dtoa_r+0x29e>
 800a9b8:	3101      	adds	r1, #1
 800a9ba:	6041      	str	r1, [r0, #4]
 800a9bc:	0052      	lsls	r2, r2, #1
 800a9be:	e7dc      	b.n	800a97a <_dtoa_r+0x272>
 800a9c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9c2:	9a06      	ldr	r2, [sp, #24]
 800a9c4:	601a      	str	r2, [r3, #0]
 800a9c6:	9b07      	ldr	r3, [sp, #28]
 800a9c8:	2b0e      	cmp	r3, #14
 800a9ca:	d900      	bls.n	800a9ce <_dtoa_r+0x2c6>
 800a9cc:	e0eb      	b.n	800aba6 <_dtoa_r+0x49e>
 800a9ce:	2c00      	cmp	r4, #0
 800a9d0:	d100      	bne.n	800a9d4 <_dtoa_r+0x2cc>
 800a9d2:	e0e8      	b.n	800aba6 <_dtoa_r+0x49e>
 800a9d4:	9b02      	ldr	r3, [sp, #8]
 800a9d6:	2b00      	cmp	r3, #0
 800a9d8:	dd68      	ble.n	800aaac <_dtoa_r+0x3a4>
 800a9da:	001a      	movs	r2, r3
 800a9dc:	210f      	movs	r1, #15
 800a9de:	4b2d      	ldr	r3, [pc, #180]	; (800aa94 <_dtoa_r+0x38c>)
 800a9e0:	400a      	ands	r2, r1
 800a9e2:	00d2      	lsls	r2, r2, #3
 800a9e4:	189b      	adds	r3, r3, r2
 800a9e6:	681d      	ldr	r5, [r3, #0]
 800a9e8:	685e      	ldr	r6, [r3, #4]
 800a9ea:	9b02      	ldr	r3, [sp, #8]
 800a9ec:	111c      	asrs	r4, r3, #4
 800a9ee:	2302      	movs	r3, #2
 800a9f0:	9310      	str	r3, [sp, #64]	; 0x40
 800a9f2:	9b02      	ldr	r3, [sp, #8]
 800a9f4:	05db      	lsls	r3, r3, #23
 800a9f6:	d50b      	bpl.n	800aa10 <_dtoa_r+0x308>
 800a9f8:	4b2b      	ldr	r3, [pc, #172]	; (800aaa8 <_dtoa_r+0x3a0>)
 800a9fa:	400c      	ands	r4, r1
 800a9fc:	6a1a      	ldr	r2, [r3, #32]
 800a9fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aa00:	9812      	ldr	r0, [sp, #72]	; 0x48
 800aa02:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800aa04:	f7f7 f90a 	bl	8001c1c <__aeabi_ddiv>
 800aa08:	2303      	movs	r3, #3
 800aa0a:	9008      	str	r0, [sp, #32]
 800aa0c:	9109      	str	r1, [sp, #36]	; 0x24
 800aa0e:	9310      	str	r3, [sp, #64]	; 0x40
 800aa10:	4b25      	ldr	r3, [pc, #148]	; (800aaa8 <_dtoa_r+0x3a0>)
 800aa12:	9314      	str	r3, [sp, #80]	; 0x50
 800aa14:	2c00      	cmp	r4, #0
 800aa16:	d108      	bne.n	800aa2a <_dtoa_r+0x322>
 800aa18:	9808      	ldr	r0, [sp, #32]
 800aa1a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800aa1c:	002a      	movs	r2, r5
 800aa1e:	0033      	movs	r3, r6
 800aa20:	f7f7 f8fc 	bl	8001c1c <__aeabi_ddiv>
 800aa24:	9008      	str	r0, [sp, #32]
 800aa26:	9109      	str	r1, [sp, #36]	; 0x24
 800aa28:	e05c      	b.n	800aae4 <_dtoa_r+0x3dc>
 800aa2a:	2301      	movs	r3, #1
 800aa2c:	421c      	tst	r4, r3
 800aa2e:	d00b      	beq.n	800aa48 <_dtoa_r+0x340>
 800aa30:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800aa32:	0028      	movs	r0, r5
 800aa34:	3301      	adds	r3, #1
 800aa36:	9310      	str	r3, [sp, #64]	; 0x40
 800aa38:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800aa3a:	0031      	movs	r1, r6
 800aa3c:	681a      	ldr	r2, [r3, #0]
 800aa3e:	685b      	ldr	r3, [r3, #4]
 800aa40:	f7f7 fcee 	bl	8002420 <__aeabi_dmul>
 800aa44:	0005      	movs	r5, r0
 800aa46:	000e      	movs	r6, r1
 800aa48:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800aa4a:	1064      	asrs	r4, r4, #1
 800aa4c:	3308      	adds	r3, #8
 800aa4e:	e7e0      	b.n	800aa12 <_dtoa_r+0x30a>
 800aa50:	0800d70d 	.word	0x0800d70d
 800aa54:	0800d724 	.word	0x0800d724
 800aa58:	7ff00000 	.word	0x7ff00000
 800aa5c:	0000270f 	.word	0x0000270f
 800aa60:	0800d709 	.word	0x0800d709
 800aa64:	0800d70c 	.word	0x0800d70c
 800aa68:	0800d680 	.word	0x0800d680
 800aa6c:	0800d681 	.word	0x0800d681
 800aa70:	3ff00000 	.word	0x3ff00000
 800aa74:	fffffc01 	.word	0xfffffc01
 800aa78:	3ff80000 	.word	0x3ff80000
 800aa7c:	636f4361 	.word	0x636f4361
 800aa80:	3fd287a7 	.word	0x3fd287a7
 800aa84:	8b60c8b3 	.word	0x8b60c8b3
 800aa88:	3fc68a28 	.word	0x3fc68a28
 800aa8c:	509f79fb 	.word	0x509f79fb
 800aa90:	3fd34413 	.word	0x3fd34413
 800aa94:	0800d890 	.word	0x0800d890
 800aa98:	00000432 	.word	0x00000432
 800aa9c:	00000412 	.word	0x00000412
 800aaa0:	fe100000 	.word	0xfe100000
 800aaa4:	0800d77f 	.word	0x0800d77f
 800aaa8:	0800d868 	.word	0x0800d868
 800aaac:	2302      	movs	r3, #2
 800aaae:	9310      	str	r3, [sp, #64]	; 0x40
 800aab0:	9b02      	ldr	r3, [sp, #8]
 800aab2:	2b00      	cmp	r3, #0
 800aab4:	d016      	beq.n	800aae4 <_dtoa_r+0x3dc>
 800aab6:	9812      	ldr	r0, [sp, #72]	; 0x48
 800aab8:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800aaba:	425c      	negs	r4, r3
 800aabc:	230f      	movs	r3, #15
 800aabe:	4ab6      	ldr	r2, [pc, #728]	; (800ad98 <_dtoa_r+0x690>)
 800aac0:	4023      	ands	r3, r4
 800aac2:	00db      	lsls	r3, r3, #3
 800aac4:	18d3      	adds	r3, r2, r3
 800aac6:	681a      	ldr	r2, [r3, #0]
 800aac8:	685b      	ldr	r3, [r3, #4]
 800aaca:	f7f7 fca9 	bl	8002420 <__aeabi_dmul>
 800aace:	2601      	movs	r6, #1
 800aad0:	2300      	movs	r3, #0
 800aad2:	9008      	str	r0, [sp, #32]
 800aad4:	9109      	str	r1, [sp, #36]	; 0x24
 800aad6:	4db1      	ldr	r5, [pc, #708]	; (800ad9c <_dtoa_r+0x694>)
 800aad8:	1124      	asrs	r4, r4, #4
 800aada:	2c00      	cmp	r4, #0
 800aadc:	d000      	beq.n	800aae0 <_dtoa_r+0x3d8>
 800aade:	e094      	b.n	800ac0a <_dtoa_r+0x502>
 800aae0:	2b00      	cmp	r3, #0
 800aae2:	d19f      	bne.n	800aa24 <_dtoa_r+0x31c>
 800aae4:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800aae6:	2b00      	cmp	r3, #0
 800aae8:	d100      	bne.n	800aaec <_dtoa_r+0x3e4>
 800aaea:	e09b      	b.n	800ac24 <_dtoa_r+0x51c>
 800aaec:	9c08      	ldr	r4, [sp, #32]
 800aaee:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800aaf0:	2200      	movs	r2, #0
 800aaf2:	0020      	movs	r0, r4
 800aaf4:	0029      	movs	r1, r5
 800aaf6:	4baa      	ldr	r3, [pc, #680]	; (800ada0 <_dtoa_r+0x698>)
 800aaf8:	f7f5 fcac 	bl	8000454 <__aeabi_dcmplt>
 800aafc:	2800      	cmp	r0, #0
 800aafe:	d100      	bne.n	800ab02 <_dtoa_r+0x3fa>
 800ab00:	e090      	b.n	800ac24 <_dtoa_r+0x51c>
 800ab02:	9b07      	ldr	r3, [sp, #28]
 800ab04:	2b00      	cmp	r3, #0
 800ab06:	d100      	bne.n	800ab0a <_dtoa_r+0x402>
 800ab08:	e08c      	b.n	800ac24 <_dtoa_r+0x51c>
 800ab0a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ab0c:	2b00      	cmp	r3, #0
 800ab0e:	dd46      	ble.n	800ab9e <_dtoa_r+0x496>
 800ab10:	9b02      	ldr	r3, [sp, #8]
 800ab12:	2200      	movs	r2, #0
 800ab14:	0020      	movs	r0, r4
 800ab16:	0029      	movs	r1, r5
 800ab18:	1e5e      	subs	r6, r3, #1
 800ab1a:	4ba2      	ldr	r3, [pc, #648]	; (800ada4 <_dtoa_r+0x69c>)
 800ab1c:	f7f7 fc80 	bl	8002420 <__aeabi_dmul>
 800ab20:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ab22:	9008      	str	r0, [sp, #32]
 800ab24:	9109      	str	r1, [sp, #36]	; 0x24
 800ab26:	3301      	adds	r3, #1
 800ab28:	9310      	str	r3, [sp, #64]	; 0x40
 800ab2a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ab2c:	9810      	ldr	r0, [sp, #64]	; 0x40
 800ab2e:	9c08      	ldr	r4, [sp, #32]
 800ab30:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800ab32:	9314      	str	r3, [sp, #80]	; 0x50
 800ab34:	f7f8 fac6 	bl	80030c4 <__aeabi_i2d>
 800ab38:	0022      	movs	r2, r4
 800ab3a:	002b      	movs	r3, r5
 800ab3c:	f7f7 fc70 	bl	8002420 <__aeabi_dmul>
 800ab40:	2200      	movs	r2, #0
 800ab42:	4b99      	ldr	r3, [pc, #612]	; (800ada8 <_dtoa_r+0x6a0>)
 800ab44:	f7f6 fd2e 	bl	80015a4 <__aeabi_dadd>
 800ab48:	9010      	str	r0, [sp, #64]	; 0x40
 800ab4a:	9111      	str	r1, [sp, #68]	; 0x44
 800ab4c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800ab4e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ab50:	9208      	str	r2, [sp, #32]
 800ab52:	9309      	str	r3, [sp, #36]	; 0x24
 800ab54:	4a95      	ldr	r2, [pc, #596]	; (800adac <_dtoa_r+0x6a4>)
 800ab56:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ab58:	4694      	mov	ip, r2
 800ab5a:	4463      	add	r3, ip
 800ab5c:	9317      	str	r3, [sp, #92]	; 0x5c
 800ab5e:	9309      	str	r3, [sp, #36]	; 0x24
 800ab60:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800ab62:	2b00      	cmp	r3, #0
 800ab64:	d161      	bne.n	800ac2a <_dtoa_r+0x522>
 800ab66:	2200      	movs	r2, #0
 800ab68:	0020      	movs	r0, r4
 800ab6a:	0029      	movs	r1, r5
 800ab6c:	4b90      	ldr	r3, [pc, #576]	; (800adb0 <_dtoa_r+0x6a8>)
 800ab6e:	f7f7 fec3 	bl	80028f8 <__aeabi_dsub>
 800ab72:	9a08      	ldr	r2, [sp, #32]
 800ab74:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ab76:	0004      	movs	r4, r0
 800ab78:	000d      	movs	r5, r1
 800ab7a:	f7f5 fc7f 	bl	800047c <__aeabi_dcmpgt>
 800ab7e:	2800      	cmp	r0, #0
 800ab80:	d000      	beq.n	800ab84 <_dtoa_r+0x47c>
 800ab82:	e2af      	b.n	800b0e4 <_dtoa_r+0x9dc>
 800ab84:	488b      	ldr	r0, [pc, #556]	; (800adb4 <_dtoa_r+0x6ac>)
 800ab86:	9911      	ldr	r1, [sp, #68]	; 0x44
 800ab88:	4684      	mov	ip, r0
 800ab8a:	4461      	add	r1, ip
 800ab8c:	000b      	movs	r3, r1
 800ab8e:	0020      	movs	r0, r4
 800ab90:	0029      	movs	r1, r5
 800ab92:	9a08      	ldr	r2, [sp, #32]
 800ab94:	f7f5 fc5e 	bl	8000454 <__aeabi_dcmplt>
 800ab98:	2800      	cmp	r0, #0
 800ab9a:	d000      	beq.n	800ab9e <_dtoa_r+0x496>
 800ab9c:	e29f      	b.n	800b0de <_dtoa_r+0x9d6>
 800ab9e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800aba0:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 800aba2:	9308      	str	r3, [sp, #32]
 800aba4:	9409      	str	r4, [sp, #36]	; 0x24
 800aba6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800aba8:	2b00      	cmp	r3, #0
 800abaa:	da00      	bge.n	800abae <_dtoa_r+0x4a6>
 800abac:	e172      	b.n	800ae94 <_dtoa_r+0x78c>
 800abae:	9a02      	ldr	r2, [sp, #8]
 800abb0:	2a0e      	cmp	r2, #14
 800abb2:	dd00      	ble.n	800abb6 <_dtoa_r+0x4ae>
 800abb4:	e16e      	b.n	800ae94 <_dtoa_r+0x78c>
 800abb6:	4b78      	ldr	r3, [pc, #480]	; (800ad98 <_dtoa_r+0x690>)
 800abb8:	00d2      	lsls	r2, r2, #3
 800abba:	189b      	adds	r3, r3, r2
 800abbc:	685c      	ldr	r4, [r3, #4]
 800abbe:	681b      	ldr	r3, [r3, #0]
 800abc0:	930a      	str	r3, [sp, #40]	; 0x28
 800abc2:	940b      	str	r4, [sp, #44]	; 0x2c
 800abc4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800abc6:	2b00      	cmp	r3, #0
 800abc8:	db00      	blt.n	800abcc <_dtoa_r+0x4c4>
 800abca:	e0f7      	b.n	800adbc <_dtoa_r+0x6b4>
 800abcc:	9b07      	ldr	r3, [sp, #28]
 800abce:	2b00      	cmp	r3, #0
 800abd0:	dd00      	ble.n	800abd4 <_dtoa_r+0x4cc>
 800abd2:	e0f3      	b.n	800adbc <_dtoa_r+0x6b4>
 800abd4:	d000      	beq.n	800abd8 <_dtoa_r+0x4d0>
 800abd6:	e282      	b.n	800b0de <_dtoa_r+0x9d6>
 800abd8:	980a      	ldr	r0, [sp, #40]	; 0x28
 800abda:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800abdc:	2200      	movs	r2, #0
 800abde:	4b74      	ldr	r3, [pc, #464]	; (800adb0 <_dtoa_r+0x6a8>)
 800abe0:	f7f7 fc1e 	bl	8002420 <__aeabi_dmul>
 800abe4:	9a08      	ldr	r2, [sp, #32]
 800abe6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800abe8:	f7f5 fc52 	bl	8000490 <__aeabi_dcmpge>
 800abec:	9e07      	ldr	r6, [sp, #28]
 800abee:	0035      	movs	r5, r6
 800abf0:	2800      	cmp	r0, #0
 800abf2:	d000      	beq.n	800abf6 <_dtoa_r+0x4ee>
 800abf4:	e259      	b.n	800b0aa <_dtoa_r+0x9a2>
 800abf6:	9b06      	ldr	r3, [sp, #24]
 800abf8:	9a06      	ldr	r2, [sp, #24]
 800abfa:	3301      	adds	r3, #1
 800abfc:	9308      	str	r3, [sp, #32]
 800abfe:	2331      	movs	r3, #49	; 0x31
 800ac00:	7013      	strb	r3, [r2, #0]
 800ac02:	9b02      	ldr	r3, [sp, #8]
 800ac04:	3301      	adds	r3, #1
 800ac06:	9302      	str	r3, [sp, #8]
 800ac08:	e254      	b.n	800b0b4 <_dtoa_r+0x9ac>
 800ac0a:	4234      	tst	r4, r6
 800ac0c:	d007      	beq.n	800ac1e <_dtoa_r+0x516>
 800ac0e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ac10:	3301      	adds	r3, #1
 800ac12:	9310      	str	r3, [sp, #64]	; 0x40
 800ac14:	682a      	ldr	r2, [r5, #0]
 800ac16:	686b      	ldr	r3, [r5, #4]
 800ac18:	f7f7 fc02 	bl	8002420 <__aeabi_dmul>
 800ac1c:	0033      	movs	r3, r6
 800ac1e:	1064      	asrs	r4, r4, #1
 800ac20:	3508      	adds	r5, #8
 800ac22:	e75a      	b.n	800aada <_dtoa_r+0x3d2>
 800ac24:	9e02      	ldr	r6, [sp, #8]
 800ac26:	9b07      	ldr	r3, [sp, #28]
 800ac28:	e780      	b.n	800ab2c <_dtoa_r+0x424>
 800ac2a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800ac2c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800ac2e:	1e5a      	subs	r2, r3, #1
 800ac30:	4b59      	ldr	r3, [pc, #356]	; (800ad98 <_dtoa_r+0x690>)
 800ac32:	00d2      	lsls	r2, r2, #3
 800ac34:	189b      	adds	r3, r3, r2
 800ac36:	681a      	ldr	r2, [r3, #0]
 800ac38:	685b      	ldr	r3, [r3, #4]
 800ac3a:	2900      	cmp	r1, #0
 800ac3c:	d051      	beq.n	800ace2 <_dtoa_r+0x5da>
 800ac3e:	2000      	movs	r0, #0
 800ac40:	495d      	ldr	r1, [pc, #372]	; (800adb8 <_dtoa_r+0x6b0>)
 800ac42:	f7f6 ffeb 	bl	8001c1c <__aeabi_ddiv>
 800ac46:	9a08      	ldr	r2, [sp, #32]
 800ac48:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ac4a:	f7f7 fe55 	bl	80028f8 <__aeabi_dsub>
 800ac4e:	9a06      	ldr	r2, [sp, #24]
 800ac50:	9b06      	ldr	r3, [sp, #24]
 800ac52:	4694      	mov	ip, r2
 800ac54:	9317      	str	r3, [sp, #92]	; 0x5c
 800ac56:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800ac58:	9010      	str	r0, [sp, #64]	; 0x40
 800ac5a:	9111      	str	r1, [sp, #68]	; 0x44
 800ac5c:	4463      	add	r3, ip
 800ac5e:	9319      	str	r3, [sp, #100]	; 0x64
 800ac60:	0029      	movs	r1, r5
 800ac62:	0020      	movs	r0, r4
 800ac64:	f7f8 f9f8 	bl	8003058 <__aeabi_d2iz>
 800ac68:	9014      	str	r0, [sp, #80]	; 0x50
 800ac6a:	f7f8 fa2b 	bl	80030c4 <__aeabi_i2d>
 800ac6e:	0002      	movs	r2, r0
 800ac70:	000b      	movs	r3, r1
 800ac72:	0020      	movs	r0, r4
 800ac74:	0029      	movs	r1, r5
 800ac76:	f7f7 fe3f 	bl	80028f8 <__aeabi_dsub>
 800ac7a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ac7c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800ac7e:	3301      	adds	r3, #1
 800ac80:	9308      	str	r3, [sp, #32]
 800ac82:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800ac84:	0004      	movs	r4, r0
 800ac86:	3330      	adds	r3, #48	; 0x30
 800ac88:	7013      	strb	r3, [r2, #0]
 800ac8a:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800ac8c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ac8e:	000d      	movs	r5, r1
 800ac90:	f7f5 fbe0 	bl	8000454 <__aeabi_dcmplt>
 800ac94:	2800      	cmp	r0, #0
 800ac96:	d175      	bne.n	800ad84 <_dtoa_r+0x67c>
 800ac98:	0022      	movs	r2, r4
 800ac9a:	002b      	movs	r3, r5
 800ac9c:	2000      	movs	r0, #0
 800ac9e:	4940      	ldr	r1, [pc, #256]	; (800ada0 <_dtoa_r+0x698>)
 800aca0:	f7f7 fe2a 	bl	80028f8 <__aeabi_dsub>
 800aca4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800aca6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800aca8:	f7f5 fbd4 	bl	8000454 <__aeabi_dcmplt>
 800acac:	2800      	cmp	r0, #0
 800acae:	d000      	beq.n	800acb2 <_dtoa_r+0x5aa>
 800acb0:	e0d2      	b.n	800ae58 <_dtoa_r+0x750>
 800acb2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800acb4:	9a08      	ldr	r2, [sp, #32]
 800acb6:	4293      	cmp	r3, r2
 800acb8:	d100      	bne.n	800acbc <_dtoa_r+0x5b4>
 800acba:	e770      	b.n	800ab9e <_dtoa_r+0x496>
 800acbc:	9810      	ldr	r0, [sp, #64]	; 0x40
 800acbe:	9911      	ldr	r1, [sp, #68]	; 0x44
 800acc0:	2200      	movs	r2, #0
 800acc2:	4b38      	ldr	r3, [pc, #224]	; (800ada4 <_dtoa_r+0x69c>)
 800acc4:	f7f7 fbac 	bl	8002420 <__aeabi_dmul>
 800acc8:	4b36      	ldr	r3, [pc, #216]	; (800ada4 <_dtoa_r+0x69c>)
 800acca:	9010      	str	r0, [sp, #64]	; 0x40
 800accc:	9111      	str	r1, [sp, #68]	; 0x44
 800acce:	2200      	movs	r2, #0
 800acd0:	0020      	movs	r0, r4
 800acd2:	0029      	movs	r1, r5
 800acd4:	f7f7 fba4 	bl	8002420 <__aeabi_dmul>
 800acd8:	9b08      	ldr	r3, [sp, #32]
 800acda:	0004      	movs	r4, r0
 800acdc:	000d      	movs	r5, r1
 800acde:	9317      	str	r3, [sp, #92]	; 0x5c
 800ace0:	e7be      	b.n	800ac60 <_dtoa_r+0x558>
 800ace2:	9808      	ldr	r0, [sp, #32]
 800ace4:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ace6:	f7f7 fb9b 	bl	8002420 <__aeabi_dmul>
 800acea:	9a06      	ldr	r2, [sp, #24]
 800acec:	9b06      	ldr	r3, [sp, #24]
 800acee:	4694      	mov	ip, r2
 800acf0:	9308      	str	r3, [sp, #32]
 800acf2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800acf4:	9010      	str	r0, [sp, #64]	; 0x40
 800acf6:	9111      	str	r1, [sp, #68]	; 0x44
 800acf8:	4463      	add	r3, ip
 800acfa:	9319      	str	r3, [sp, #100]	; 0x64
 800acfc:	0029      	movs	r1, r5
 800acfe:	0020      	movs	r0, r4
 800ad00:	f7f8 f9aa 	bl	8003058 <__aeabi_d2iz>
 800ad04:	9017      	str	r0, [sp, #92]	; 0x5c
 800ad06:	f7f8 f9dd 	bl	80030c4 <__aeabi_i2d>
 800ad0a:	0002      	movs	r2, r0
 800ad0c:	000b      	movs	r3, r1
 800ad0e:	0020      	movs	r0, r4
 800ad10:	0029      	movs	r1, r5
 800ad12:	f7f7 fdf1 	bl	80028f8 <__aeabi_dsub>
 800ad16:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ad18:	9a08      	ldr	r2, [sp, #32]
 800ad1a:	3330      	adds	r3, #48	; 0x30
 800ad1c:	7013      	strb	r3, [r2, #0]
 800ad1e:	0013      	movs	r3, r2
 800ad20:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800ad22:	3301      	adds	r3, #1
 800ad24:	0004      	movs	r4, r0
 800ad26:	000d      	movs	r5, r1
 800ad28:	9308      	str	r3, [sp, #32]
 800ad2a:	4293      	cmp	r3, r2
 800ad2c:	d12c      	bne.n	800ad88 <_dtoa_r+0x680>
 800ad2e:	9810      	ldr	r0, [sp, #64]	; 0x40
 800ad30:	9911      	ldr	r1, [sp, #68]	; 0x44
 800ad32:	9a06      	ldr	r2, [sp, #24]
 800ad34:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800ad36:	4694      	mov	ip, r2
 800ad38:	4463      	add	r3, ip
 800ad3a:	2200      	movs	r2, #0
 800ad3c:	9308      	str	r3, [sp, #32]
 800ad3e:	4b1e      	ldr	r3, [pc, #120]	; (800adb8 <_dtoa_r+0x6b0>)
 800ad40:	f7f6 fc30 	bl	80015a4 <__aeabi_dadd>
 800ad44:	0002      	movs	r2, r0
 800ad46:	000b      	movs	r3, r1
 800ad48:	0020      	movs	r0, r4
 800ad4a:	0029      	movs	r1, r5
 800ad4c:	f7f5 fb96 	bl	800047c <__aeabi_dcmpgt>
 800ad50:	2800      	cmp	r0, #0
 800ad52:	d000      	beq.n	800ad56 <_dtoa_r+0x64e>
 800ad54:	e080      	b.n	800ae58 <_dtoa_r+0x750>
 800ad56:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800ad58:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ad5a:	2000      	movs	r0, #0
 800ad5c:	4916      	ldr	r1, [pc, #88]	; (800adb8 <_dtoa_r+0x6b0>)
 800ad5e:	f7f7 fdcb 	bl	80028f8 <__aeabi_dsub>
 800ad62:	0002      	movs	r2, r0
 800ad64:	000b      	movs	r3, r1
 800ad66:	0020      	movs	r0, r4
 800ad68:	0029      	movs	r1, r5
 800ad6a:	f7f5 fb73 	bl	8000454 <__aeabi_dcmplt>
 800ad6e:	2800      	cmp	r0, #0
 800ad70:	d100      	bne.n	800ad74 <_dtoa_r+0x66c>
 800ad72:	e714      	b.n	800ab9e <_dtoa_r+0x496>
 800ad74:	9b08      	ldr	r3, [sp, #32]
 800ad76:	001a      	movs	r2, r3
 800ad78:	3a01      	subs	r2, #1
 800ad7a:	9208      	str	r2, [sp, #32]
 800ad7c:	7812      	ldrb	r2, [r2, #0]
 800ad7e:	2a30      	cmp	r2, #48	; 0x30
 800ad80:	d0f8      	beq.n	800ad74 <_dtoa_r+0x66c>
 800ad82:	9308      	str	r3, [sp, #32]
 800ad84:	9602      	str	r6, [sp, #8]
 800ad86:	e055      	b.n	800ae34 <_dtoa_r+0x72c>
 800ad88:	2200      	movs	r2, #0
 800ad8a:	4b06      	ldr	r3, [pc, #24]	; (800ada4 <_dtoa_r+0x69c>)
 800ad8c:	f7f7 fb48 	bl	8002420 <__aeabi_dmul>
 800ad90:	0004      	movs	r4, r0
 800ad92:	000d      	movs	r5, r1
 800ad94:	e7b2      	b.n	800acfc <_dtoa_r+0x5f4>
 800ad96:	46c0      	nop			; (mov r8, r8)
 800ad98:	0800d890 	.word	0x0800d890
 800ad9c:	0800d868 	.word	0x0800d868
 800ada0:	3ff00000 	.word	0x3ff00000
 800ada4:	40240000 	.word	0x40240000
 800ada8:	401c0000 	.word	0x401c0000
 800adac:	fcc00000 	.word	0xfcc00000
 800adb0:	40140000 	.word	0x40140000
 800adb4:	7cc00000 	.word	0x7cc00000
 800adb8:	3fe00000 	.word	0x3fe00000
 800adbc:	9b07      	ldr	r3, [sp, #28]
 800adbe:	9e06      	ldr	r6, [sp, #24]
 800adc0:	3b01      	subs	r3, #1
 800adc2:	199b      	adds	r3, r3, r6
 800adc4:	930c      	str	r3, [sp, #48]	; 0x30
 800adc6:	9c08      	ldr	r4, [sp, #32]
 800adc8:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800adca:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800adcc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800adce:	0020      	movs	r0, r4
 800add0:	0029      	movs	r1, r5
 800add2:	f7f6 ff23 	bl	8001c1c <__aeabi_ddiv>
 800add6:	f7f8 f93f 	bl	8003058 <__aeabi_d2iz>
 800adda:	9007      	str	r0, [sp, #28]
 800addc:	f7f8 f972 	bl	80030c4 <__aeabi_i2d>
 800ade0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ade2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ade4:	f7f7 fb1c 	bl	8002420 <__aeabi_dmul>
 800ade8:	0002      	movs	r2, r0
 800adea:	000b      	movs	r3, r1
 800adec:	0020      	movs	r0, r4
 800adee:	0029      	movs	r1, r5
 800adf0:	f7f7 fd82 	bl	80028f8 <__aeabi_dsub>
 800adf4:	0033      	movs	r3, r6
 800adf6:	9a07      	ldr	r2, [sp, #28]
 800adf8:	3601      	adds	r6, #1
 800adfa:	3230      	adds	r2, #48	; 0x30
 800adfc:	701a      	strb	r2, [r3, #0]
 800adfe:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ae00:	9608      	str	r6, [sp, #32]
 800ae02:	429a      	cmp	r2, r3
 800ae04:	d139      	bne.n	800ae7a <_dtoa_r+0x772>
 800ae06:	0002      	movs	r2, r0
 800ae08:	000b      	movs	r3, r1
 800ae0a:	f7f6 fbcb 	bl	80015a4 <__aeabi_dadd>
 800ae0e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ae10:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ae12:	0004      	movs	r4, r0
 800ae14:	000d      	movs	r5, r1
 800ae16:	f7f5 fb31 	bl	800047c <__aeabi_dcmpgt>
 800ae1a:	2800      	cmp	r0, #0
 800ae1c:	d11b      	bne.n	800ae56 <_dtoa_r+0x74e>
 800ae1e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ae20:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ae22:	0020      	movs	r0, r4
 800ae24:	0029      	movs	r1, r5
 800ae26:	f7f5 fb0f 	bl	8000448 <__aeabi_dcmpeq>
 800ae2a:	2800      	cmp	r0, #0
 800ae2c:	d002      	beq.n	800ae34 <_dtoa_r+0x72c>
 800ae2e:	9b07      	ldr	r3, [sp, #28]
 800ae30:	07db      	lsls	r3, r3, #31
 800ae32:	d410      	bmi.n	800ae56 <_dtoa_r+0x74e>
 800ae34:	0038      	movs	r0, r7
 800ae36:	9905      	ldr	r1, [sp, #20]
 800ae38:	f000 fe6a 	bl	800bb10 <_Bfree>
 800ae3c:	2300      	movs	r3, #0
 800ae3e:	9a08      	ldr	r2, [sp, #32]
 800ae40:	9802      	ldr	r0, [sp, #8]
 800ae42:	7013      	strb	r3, [r2, #0]
 800ae44:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800ae46:	3001      	adds	r0, #1
 800ae48:	6018      	str	r0, [r3, #0]
 800ae4a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800ae4c:	2b00      	cmp	r3, #0
 800ae4e:	d100      	bne.n	800ae52 <_dtoa_r+0x74a>
 800ae50:	e4a6      	b.n	800a7a0 <_dtoa_r+0x98>
 800ae52:	601a      	str	r2, [r3, #0]
 800ae54:	e4a4      	b.n	800a7a0 <_dtoa_r+0x98>
 800ae56:	9e02      	ldr	r6, [sp, #8]
 800ae58:	9b08      	ldr	r3, [sp, #32]
 800ae5a:	9308      	str	r3, [sp, #32]
 800ae5c:	3b01      	subs	r3, #1
 800ae5e:	781a      	ldrb	r2, [r3, #0]
 800ae60:	2a39      	cmp	r2, #57	; 0x39
 800ae62:	d106      	bne.n	800ae72 <_dtoa_r+0x76a>
 800ae64:	9a06      	ldr	r2, [sp, #24]
 800ae66:	429a      	cmp	r2, r3
 800ae68:	d1f7      	bne.n	800ae5a <_dtoa_r+0x752>
 800ae6a:	2230      	movs	r2, #48	; 0x30
 800ae6c:	9906      	ldr	r1, [sp, #24]
 800ae6e:	3601      	adds	r6, #1
 800ae70:	700a      	strb	r2, [r1, #0]
 800ae72:	781a      	ldrb	r2, [r3, #0]
 800ae74:	3201      	adds	r2, #1
 800ae76:	701a      	strb	r2, [r3, #0]
 800ae78:	e784      	b.n	800ad84 <_dtoa_r+0x67c>
 800ae7a:	2200      	movs	r2, #0
 800ae7c:	4baa      	ldr	r3, [pc, #680]	; (800b128 <_dtoa_r+0xa20>)
 800ae7e:	f7f7 facf 	bl	8002420 <__aeabi_dmul>
 800ae82:	2200      	movs	r2, #0
 800ae84:	2300      	movs	r3, #0
 800ae86:	0004      	movs	r4, r0
 800ae88:	000d      	movs	r5, r1
 800ae8a:	f7f5 fadd 	bl	8000448 <__aeabi_dcmpeq>
 800ae8e:	2800      	cmp	r0, #0
 800ae90:	d09b      	beq.n	800adca <_dtoa_r+0x6c2>
 800ae92:	e7cf      	b.n	800ae34 <_dtoa_r+0x72c>
 800ae94:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800ae96:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 800ae98:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800ae9a:	2d00      	cmp	r5, #0
 800ae9c:	d012      	beq.n	800aec4 <_dtoa_r+0x7bc>
 800ae9e:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800aea0:	2a01      	cmp	r2, #1
 800aea2:	dc66      	bgt.n	800af72 <_dtoa_r+0x86a>
 800aea4:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800aea6:	2a00      	cmp	r2, #0
 800aea8:	d05d      	beq.n	800af66 <_dtoa_r+0x85e>
 800aeaa:	4aa0      	ldr	r2, [pc, #640]	; (800b12c <_dtoa_r+0xa24>)
 800aeac:	189b      	adds	r3, r3, r2
 800aeae:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800aeb0:	2101      	movs	r1, #1
 800aeb2:	18d2      	adds	r2, r2, r3
 800aeb4:	920a      	str	r2, [sp, #40]	; 0x28
 800aeb6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800aeb8:	0038      	movs	r0, r7
 800aeba:	18d3      	adds	r3, r2, r3
 800aebc:	930d      	str	r3, [sp, #52]	; 0x34
 800aebe:	f000 ff23 	bl	800bd08 <__i2b>
 800aec2:	0005      	movs	r5, r0
 800aec4:	2c00      	cmp	r4, #0
 800aec6:	dd0e      	ble.n	800aee6 <_dtoa_r+0x7de>
 800aec8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800aeca:	2b00      	cmp	r3, #0
 800aecc:	dd0b      	ble.n	800aee6 <_dtoa_r+0x7de>
 800aece:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800aed0:	0023      	movs	r3, r4
 800aed2:	4294      	cmp	r4, r2
 800aed4:	dd00      	ble.n	800aed8 <_dtoa_r+0x7d0>
 800aed6:	0013      	movs	r3, r2
 800aed8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800aeda:	1ae4      	subs	r4, r4, r3
 800aedc:	1ad2      	subs	r2, r2, r3
 800aede:	920a      	str	r2, [sp, #40]	; 0x28
 800aee0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800aee2:	1ad3      	subs	r3, r2, r3
 800aee4:	930d      	str	r3, [sp, #52]	; 0x34
 800aee6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800aee8:	2b00      	cmp	r3, #0
 800aeea:	d01f      	beq.n	800af2c <_dtoa_r+0x824>
 800aeec:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800aeee:	2b00      	cmp	r3, #0
 800aef0:	d054      	beq.n	800af9c <_dtoa_r+0x894>
 800aef2:	2e00      	cmp	r6, #0
 800aef4:	dd11      	ble.n	800af1a <_dtoa_r+0x812>
 800aef6:	0029      	movs	r1, r5
 800aef8:	0032      	movs	r2, r6
 800aefa:	0038      	movs	r0, r7
 800aefc:	f000 ffca 	bl	800be94 <__pow5mult>
 800af00:	9a05      	ldr	r2, [sp, #20]
 800af02:	0001      	movs	r1, r0
 800af04:	0005      	movs	r5, r0
 800af06:	0038      	movs	r0, r7
 800af08:	f000 ff14 	bl	800bd34 <__multiply>
 800af0c:	9905      	ldr	r1, [sp, #20]
 800af0e:	9014      	str	r0, [sp, #80]	; 0x50
 800af10:	0038      	movs	r0, r7
 800af12:	f000 fdfd 	bl	800bb10 <_Bfree>
 800af16:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800af18:	9305      	str	r3, [sp, #20]
 800af1a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800af1c:	1b9a      	subs	r2, r3, r6
 800af1e:	42b3      	cmp	r3, r6
 800af20:	d004      	beq.n	800af2c <_dtoa_r+0x824>
 800af22:	0038      	movs	r0, r7
 800af24:	9905      	ldr	r1, [sp, #20]
 800af26:	f000 ffb5 	bl	800be94 <__pow5mult>
 800af2a:	9005      	str	r0, [sp, #20]
 800af2c:	2101      	movs	r1, #1
 800af2e:	0038      	movs	r0, r7
 800af30:	f000 feea 	bl	800bd08 <__i2b>
 800af34:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800af36:	0006      	movs	r6, r0
 800af38:	2b00      	cmp	r3, #0
 800af3a:	dd31      	ble.n	800afa0 <_dtoa_r+0x898>
 800af3c:	001a      	movs	r2, r3
 800af3e:	0001      	movs	r1, r0
 800af40:	0038      	movs	r0, r7
 800af42:	f000 ffa7 	bl	800be94 <__pow5mult>
 800af46:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800af48:	0006      	movs	r6, r0
 800af4a:	2b01      	cmp	r3, #1
 800af4c:	dd2d      	ble.n	800afaa <_dtoa_r+0x8a2>
 800af4e:	2300      	movs	r3, #0
 800af50:	930e      	str	r3, [sp, #56]	; 0x38
 800af52:	6933      	ldr	r3, [r6, #16]
 800af54:	3303      	adds	r3, #3
 800af56:	009b      	lsls	r3, r3, #2
 800af58:	18f3      	adds	r3, r6, r3
 800af5a:	6858      	ldr	r0, [r3, #4]
 800af5c:	f000 fe8c 	bl	800bc78 <__hi0bits>
 800af60:	2320      	movs	r3, #32
 800af62:	1a18      	subs	r0, r3, r0
 800af64:	e039      	b.n	800afda <_dtoa_r+0x8d2>
 800af66:	2336      	movs	r3, #54	; 0x36
 800af68:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800af6a:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 800af6c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800af6e:	1a9b      	subs	r3, r3, r2
 800af70:	e79d      	b.n	800aeae <_dtoa_r+0x7a6>
 800af72:	9b07      	ldr	r3, [sp, #28]
 800af74:	1e5e      	subs	r6, r3, #1
 800af76:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800af78:	42b3      	cmp	r3, r6
 800af7a:	db07      	blt.n	800af8c <_dtoa_r+0x884>
 800af7c:	1b9e      	subs	r6, r3, r6
 800af7e:	9b07      	ldr	r3, [sp, #28]
 800af80:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800af82:	2b00      	cmp	r3, #0
 800af84:	da93      	bge.n	800aeae <_dtoa_r+0x7a6>
 800af86:	1ae4      	subs	r4, r4, r3
 800af88:	2300      	movs	r3, #0
 800af8a:	e790      	b.n	800aeae <_dtoa_r+0x7a6>
 800af8c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800af8e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800af90:	1af3      	subs	r3, r6, r3
 800af92:	18d3      	adds	r3, r2, r3
 800af94:	960e      	str	r6, [sp, #56]	; 0x38
 800af96:	9315      	str	r3, [sp, #84]	; 0x54
 800af98:	2600      	movs	r6, #0
 800af9a:	e7f0      	b.n	800af7e <_dtoa_r+0x876>
 800af9c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800af9e:	e7c0      	b.n	800af22 <_dtoa_r+0x81a>
 800afa0:	2300      	movs	r3, #0
 800afa2:	930e      	str	r3, [sp, #56]	; 0x38
 800afa4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800afa6:	2b01      	cmp	r3, #1
 800afa8:	dc13      	bgt.n	800afd2 <_dtoa_r+0x8ca>
 800afaa:	2300      	movs	r3, #0
 800afac:	930e      	str	r3, [sp, #56]	; 0x38
 800afae:	9b08      	ldr	r3, [sp, #32]
 800afb0:	2b00      	cmp	r3, #0
 800afb2:	d10e      	bne.n	800afd2 <_dtoa_r+0x8ca>
 800afb4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800afb6:	031b      	lsls	r3, r3, #12
 800afb8:	d10b      	bne.n	800afd2 <_dtoa_r+0x8ca>
 800afba:	4b5d      	ldr	r3, [pc, #372]	; (800b130 <_dtoa_r+0xa28>)
 800afbc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800afbe:	4213      	tst	r3, r2
 800afc0:	d007      	beq.n	800afd2 <_dtoa_r+0x8ca>
 800afc2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800afc4:	3301      	adds	r3, #1
 800afc6:	930a      	str	r3, [sp, #40]	; 0x28
 800afc8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800afca:	3301      	adds	r3, #1
 800afcc:	930d      	str	r3, [sp, #52]	; 0x34
 800afce:	2301      	movs	r3, #1
 800afd0:	930e      	str	r3, [sp, #56]	; 0x38
 800afd2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800afd4:	2001      	movs	r0, #1
 800afd6:	2b00      	cmp	r3, #0
 800afd8:	d1bb      	bne.n	800af52 <_dtoa_r+0x84a>
 800afda:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800afdc:	221f      	movs	r2, #31
 800afde:	1818      	adds	r0, r3, r0
 800afe0:	0003      	movs	r3, r0
 800afe2:	4013      	ands	r3, r2
 800afe4:	4210      	tst	r0, r2
 800afe6:	d046      	beq.n	800b076 <_dtoa_r+0x96e>
 800afe8:	3201      	adds	r2, #1
 800afea:	1ad2      	subs	r2, r2, r3
 800afec:	2a04      	cmp	r2, #4
 800afee:	dd3f      	ble.n	800b070 <_dtoa_r+0x968>
 800aff0:	221c      	movs	r2, #28
 800aff2:	1ad3      	subs	r3, r2, r3
 800aff4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800aff6:	18e4      	adds	r4, r4, r3
 800aff8:	18d2      	adds	r2, r2, r3
 800affa:	920a      	str	r2, [sp, #40]	; 0x28
 800affc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800affe:	18d3      	adds	r3, r2, r3
 800b000:	930d      	str	r3, [sp, #52]	; 0x34
 800b002:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b004:	2b00      	cmp	r3, #0
 800b006:	dd05      	ble.n	800b014 <_dtoa_r+0x90c>
 800b008:	001a      	movs	r2, r3
 800b00a:	0038      	movs	r0, r7
 800b00c:	9905      	ldr	r1, [sp, #20]
 800b00e:	f000 ff9d 	bl	800bf4c <__lshift>
 800b012:	9005      	str	r0, [sp, #20]
 800b014:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b016:	2b00      	cmp	r3, #0
 800b018:	dd05      	ble.n	800b026 <_dtoa_r+0x91e>
 800b01a:	0031      	movs	r1, r6
 800b01c:	001a      	movs	r2, r3
 800b01e:	0038      	movs	r0, r7
 800b020:	f000 ff94 	bl	800bf4c <__lshift>
 800b024:	0006      	movs	r6, r0
 800b026:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800b028:	2b00      	cmp	r3, #0
 800b02a:	d026      	beq.n	800b07a <_dtoa_r+0x972>
 800b02c:	0031      	movs	r1, r6
 800b02e:	9805      	ldr	r0, [sp, #20]
 800b030:	f000 fffa 	bl	800c028 <__mcmp>
 800b034:	2800      	cmp	r0, #0
 800b036:	da20      	bge.n	800b07a <_dtoa_r+0x972>
 800b038:	9b02      	ldr	r3, [sp, #8]
 800b03a:	220a      	movs	r2, #10
 800b03c:	3b01      	subs	r3, #1
 800b03e:	9302      	str	r3, [sp, #8]
 800b040:	0038      	movs	r0, r7
 800b042:	2300      	movs	r3, #0
 800b044:	9905      	ldr	r1, [sp, #20]
 800b046:	f000 fd87 	bl	800bb58 <__multadd>
 800b04a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b04c:	9005      	str	r0, [sp, #20]
 800b04e:	2b00      	cmp	r3, #0
 800b050:	d100      	bne.n	800b054 <_dtoa_r+0x94c>
 800b052:	e166      	b.n	800b322 <_dtoa_r+0xc1a>
 800b054:	2300      	movs	r3, #0
 800b056:	0029      	movs	r1, r5
 800b058:	220a      	movs	r2, #10
 800b05a:	0038      	movs	r0, r7
 800b05c:	f000 fd7c 	bl	800bb58 <__multadd>
 800b060:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b062:	0005      	movs	r5, r0
 800b064:	2b00      	cmp	r3, #0
 800b066:	dc47      	bgt.n	800b0f8 <_dtoa_r+0x9f0>
 800b068:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b06a:	2b02      	cmp	r3, #2
 800b06c:	dc0d      	bgt.n	800b08a <_dtoa_r+0x982>
 800b06e:	e043      	b.n	800b0f8 <_dtoa_r+0x9f0>
 800b070:	2a04      	cmp	r2, #4
 800b072:	d0c6      	beq.n	800b002 <_dtoa_r+0x8fa>
 800b074:	0013      	movs	r3, r2
 800b076:	331c      	adds	r3, #28
 800b078:	e7bc      	b.n	800aff4 <_dtoa_r+0x8ec>
 800b07a:	9b07      	ldr	r3, [sp, #28]
 800b07c:	2b00      	cmp	r3, #0
 800b07e:	dc35      	bgt.n	800b0ec <_dtoa_r+0x9e4>
 800b080:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b082:	2b02      	cmp	r3, #2
 800b084:	dd32      	ble.n	800b0ec <_dtoa_r+0x9e4>
 800b086:	9b07      	ldr	r3, [sp, #28]
 800b088:	930c      	str	r3, [sp, #48]	; 0x30
 800b08a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b08c:	2b00      	cmp	r3, #0
 800b08e:	d10c      	bne.n	800b0aa <_dtoa_r+0x9a2>
 800b090:	0031      	movs	r1, r6
 800b092:	2205      	movs	r2, #5
 800b094:	0038      	movs	r0, r7
 800b096:	f000 fd5f 	bl	800bb58 <__multadd>
 800b09a:	0006      	movs	r6, r0
 800b09c:	0001      	movs	r1, r0
 800b09e:	9805      	ldr	r0, [sp, #20]
 800b0a0:	f000 ffc2 	bl	800c028 <__mcmp>
 800b0a4:	2800      	cmp	r0, #0
 800b0a6:	dd00      	ble.n	800b0aa <_dtoa_r+0x9a2>
 800b0a8:	e5a5      	b.n	800abf6 <_dtoa_r+0x4ee>
 800b0aa:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800b0ac:	43db      	mvns	r3, r3
 800b0ae:	9302      	str	r3, [sp, #8]
 800b0b0:	9b06      	ldr	r3, [sp, #24]
 800b0b2:	9308      	str	r3, [sp, #32]
 800b0b4:	2400      	movs	r4, #0
 800b0b6:	0031      	movs	r1, r6
 800b0b8:	0038      	movs	r0, r7
 800b0ba:	f000 fd29 	bl	800bb10 <_Bfree>
 800b0be:	2d00      	cmp	r5, #0
 800b0c0:	d100      	bne.n	800b0c4 <_dtoa_r+0x9bc>
 800b0c2:	e6b7      	b.n	800ae34 <_dtoa_r+0x72c>
 800b0c4:	2c00      	cmp	r4, #0
 800b0c6:	d005      	beq.n	800b0d4 <_dtoa_r+0x9cc>
 800b0c8:	42ac      	cmp	r4, r5
 800b0ca:	d003      	beq.n	800b0d4 <_dtoa_r+0x9cc>
 800b0cc:	0021      	movs	r1, r4
 800b0ce:	0038      	movs	r0, r7
 800b0d0:	f000 fd1e 	bl	800bb10 <_Bfree>
 800b0d4:	0029      	movs	r1, r5
 800b0d6:	0038      	movs	r0, r7
 800b0d8:	f000 fd1a 	bl	800bb10 <_Bfree>
 800b0dc:	e6aa      	b.n	800ae34 <_dtoa_r+0x72c>
 800b0de:	2600      	movs	r6, #0
 800b0e0:	0035      	movs	r5, r6
 800b0e2:	e7e2      	b.n	800b0aa <_dtoa_r+0x9a2>
 800b0e4:	9602      	str	r6, [sp, #8]
 800b0e6:	9e14      	ldr	r6, [sp, #80]	; 0x50
 800b0e8:	0035      	movs	r5, r6
 800b0ea:	e584      	b.n	800abf6 <_dtoa_r+0x4ee>
 800b0ec:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b0ee:	2b00      	cmp	r3, #0
 800b0f0:	d100      	bne.n	800b0f4 <_dtoa_r+0x9ec>
 800b0f2:	e0ce      	b.n	800b292 <_dtoa_r+0xb8a>
 800b0f4:	9b07      	ldr	r3, [sp, #28]
 800b0f6:	930c      	str	r3, [sp, #48]	; 0x30
 800b0f8:	2c00      	cmp	r4, #0
 800b0fa:	dd05      	ble.n	800b108 <_dtoa_r+0xa00>
 800b0fc:	0029      	movs	r1, r5
 800b0fe:	0022      	movs	r2, r4
 800b100:	0038      	movs	r0, r7
 800b102:	f000 ff23 	bl	800bf4c <__lshift>
 800b106:	0005      	movs	r5, r0
 800b108:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b10a:	0028      	movs	r0, r5
 800b10c:	2b00      	cmp	r3, #0
 800b10e:	d022      	beq.n	800b156 <_dtoa_r+0xa4e>
 800b110:	0038      	movs	r0, r7
 800b112:	6869      	ldr	r1, [r5, #4]
 800b114:	f000 fcb8 	bl	800ba88 <_Balloc>
 800b118:	1e04      	subs	r4, r0, #0
 800b11a:	d10f      	bne.n	800b13c <_dtoa_r+0xa34>
 800b11c:	0002      	movs	r2, r0
 800b11e:	4b05      	ldr	r3, [pc, #20]	; (800b134 <_dtoa_r+0xa2c>)
 800b120:	4905      	ldr	r1, [pc, #20]	; (800b138 <_dtoa_r+0xa30>)
 800b122:	f7ff fb06 	bl	800a732 <_dtoa_r+0x2a>
 800b126:	46c0      	nop			; (mov r8, r8)
 800b128:	40240000 	.word	0x40240000
 800b12c:	00000433 	.word	0x00000433
 800b130:	7ff00000 	.word	0x7ff00000
 800b134:	0800d77f 	.word	0x0800d77f
 800b138:	000002ea 	.word	0x000002ea
 800b13c:	0029      	movs	r1, r5
 800b13e:	692b      	ldr	r3, [r5, #16]
 800b140:	310c      	adds	r1, #12
 800b142:	1c9a      	adds	r2, r3, #2
 800b144:	0092      	lsls	r2, r2, #2
 800b146:	300c      	adds	r0, #12
 800b148:	f7fd fbe0 	bl	800890c <memcpy>
 800b14c:	2201      	movs	r2, #1
 800b14e:	0021      	movs	r1, r4
 800b150:	0038      	movs	r0, r7
 800b152:	f000 fefb 	bl	800bf4c <__lshift>
 800b156:	9b06      	ldr	r3, [sp, #24]
 800b158:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b15a:	930a      	str	r3, [sp, #40]	; 0x28
 800b15c:	3b01      	subs	r3, #1
 800b15e:	189b      	adds	r3, r3, r2
 800b160:	2201      	movs	r2, #1
 800b162:	002c      	movs	r4, r5
 800b164:	0005      	movs	r5, r0
 800b166:	9314      	str	r3, [sp, #80]	; 0x50
 800b168:	9b08      	ldr	r3, [sp, #32]
 800b16a:	4013      	ands	r3, r2
 800b16c:	930f      	str	r3, [sp, #60]	; 0x3c
 800b16e:	0031      	movs	r1, r6
 800b170:	9805      	ldr	r0, [sp, #20]
 800b172:	f7ff fa3d 	bl	800a5f0 <quorem>
 800b176:	0003      	movs	r3, r0
 800b178:	0021      	movs	r1, r4
 800b17a:	3330      	adds	r3, #48	; 0x30
 800b17c:	900d      	str	r0, [sp, #52]	; 0x34
 800b17e:	9805      	ldr	r0, [sp, #20]
 800b180:	9307      	str	r3, [sp, #28]
 800b182:	f000 ff51 	bl	800c028 <__mcmp>
 800b186:	002a      	movs	r2, r5
 800b188:	900e      	str	r0, [sp, #56]	; 0x38
 800b18a:	0031      	movs	r1, r6
 800b18c:	0038      	movs	r0, r7
 800b18e:	f000 ff67 	bl	800c060 <__mdiff>
 800b192:	68c3      	ldr	r3, [r0, #12]
 800b194:	9008      	str	r0, [sp, #32]
 800b196:	9310      	str	r3, [sp, #64]	; 0x40
 800b198:	2301      	movs	r3, #1
 800b19a:	930c      	str	r3, [sp, #48]	; 0x30
 800b19c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b19e:	2b00      	cmp	r3, #0
 800b1a0:	d104      	bne.n	800b1ac <_dtoa_r+0xaa4>
 800b1a2:	0001      	movs	r1, r0
 800b1a4:	9805      	ldr	r0, [sp, #20]
 800b1a6:	f000 ff3f 	bl	800c028 <__mcmp>
 800b1aa:	900c      	str	r0, [sp, #48]	; 0x30
 800b1ac:	0038      	movs	r0, r7
 800b1ae:	9908      	ldr	r1, [sp, #32]
 800b1b0:	f000 fcae 	bl	800bb10 <_Bfree>
 800b1b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b1b6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b1b8:	3301      	adds	r3, #1
 800b1ba:	9308      	str	r3, [sp, #32]
 800b1bc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b1be:	4313      	orrs	r3, r2
 800b1c0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800b1c2:	4313      	orrs	r3, r2
 800b1c4:	d10c      	bne.n	800b1e0 <_dtoa_r+0xad8>
 800b1c6:	9b07      	ldr	r3, [sp, #28]
 800b1c8:	2b39      	cmp	r3, #57	; 0x39
 800b1ca:	d026      	beq.n	800b21a <_dtoa_r+0xb12>
 800b1cc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b1ce:	2b00      	cmp	r3, #0
 800b1d0:	dd02      	ble.n	800b1d8 <_dtoa_r+0xad0>
 800b1d2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b1d4:	3331      	adds	r3, #49	; 0x31
 800b1d6:	9307      	str	r3, [sp, #28]
 800b1d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b1da:	9a07      	ldr	r2, [sp, #28]
 800b1dc:	701a      	strb	r2, [r3, #0]
 800b1de:	e76a      	b.n	800b0b6 <_dtoa_r+0x9ae>
 800b1e0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b1e2:	2b00      	cmp	r3, #0
 800b1e4:	db04      	blt.n	800b1f0 <_dtoa_r+0xae8>
 800b1e6:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800b1e8:	4313      	orrs	r3, r2
 800b1ea:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800b1ec:	4313      	orrs	r3, r2
 800b1ee:	d11f      	bne.n	800b230 <_dtoa_r+0xb28>
 800b1f0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b1f2:	2b00      	cmp	r3, #0
 800b1f4:	ddf0      	ble.n	800b1d8 <_dtoa_r+0xad0>
 800b1f6:	9905      	ldr	r1, [sp, #20]
 800b1f8:	2201      	movs	r2, #1
 800b1fa:	0038      	movs	r0, r7
 800b1fc:	f000 fea6 	bl	800bf4c <__lshift>
 800b200:	0031      	movs	r1, r6
 800b202:	9005      	str	r0, [sp, #20]
 800b204:	f000 ff10 	bl	800c028 <__mcmp>
 800b208:	2800      	cmp	r0, #0
 800b20a:	dc03      	bgt.n	800b214 <_dtoa_r+0xb0c>
 800b20c:	d1e4      	bne.n	800b1d8 <_dtoa_r+0xad0>
 800b20e:	9b07      	ldr	r3, [sp, #28]
 800b210:	07db      	lsls	r3, r3, #31
 800b212:	d5e1      	bpl.n	800b1d8 <_dtoa_r+0xad0>
 800b214:	9b07      	ldr	r3, [sp, #28]
 800b216:	2b39      	cmp	r3, #57	; 0x39
 800b218:	d1db      	bne.n	800b1d2 <_dtoa_r+0xaca>
 800b21a:	2339      	movs	r3, #57	; 0x39
 800b21c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b21e:	7013      	strb	r3, [r2, #0]
 800b220:	9b08      	ldr	r3, [sp, #32]
 800b222:	9308      	str	r3, [sp, #32]
 800b224:	3b01      	subs	r3, #1
 800b226:	781a      	ldrb	r2, [r3, #0]
 800b228:	2a39      	cmp	r2, #57	; 0x39
 800b22a:	d068      	beq.n	800b2fe <_dtoa_r+0xbf6>
 800b22c:	3201      	adds	r2, #1
 800b22e:	e7d5      	b.n	800b1dc <_dtoa_r+0xad4>
 800b230:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b232:	2b00      	cmp	r3, #0
 800b234:	dd07      	ble.n	800b246 <_dtoa_r+0xb3e>
 800b236:	9b07      	ldr	r3, [sp, #28]
 800b238:	2b39      	cmp	r3, #57	; 0x39
 800b23a:	d0ee      	beq.n	800b21a <_dtoa_r+0xb12>
 800b23c:	9b07      	ldr	r3, [sp, #28]
 800b23e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b240:	3301      	adds	r3, #1
 800b242:	7013      	strb	r3, [r2, #0]
 800b244:	e737      	b.n	800b0b6 <_dtoa_r+0x9ae>
 800b246:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b248:	9a07      	ldr	r2, [sp, #28]
 800b24a:	701a      	strb	r2, [r3, #0]
 800b24c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b24e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b250:	4293      	cmp	r3, r2
 800b252:	d03e      	beq.n	800b2d2 <_dtoa_r+0xbca>
 800b254:	2300      	movs	r3, #0
 800b256:	220a      	movs	r2, #10
 800b258:	9905      	ldr	r1, [sp, #20]
 800b25a:	0038      	movs	r0, r7
 800b25c:	f000 fc7c 	bl	800bb58 <__multadd>
 800b260:	2300      	movs	r3, #0
 800b262:	9005      	str	r0, [sp, #20]
 800b264:	220a      	movs	r2, #10
 800b266:	0021      	movs	r1, r4
 800b268:	0038      	movs	r0, r7
 800b26a:	42ac      	cmp	r4, r5
 800b26c:	d106      	bne.n	800b27c <_dtoa_r+0xb74>
 800b26e:	f000 fc73 	bl	800bb58 <__multadd>
 800b272:	0004      	movs	r4, r0
 800b274:	0005      	movs	r5, r0
 800b276:	9b08      	ldr	r3, [sp, #32]
 800b278:	930a      	str	r3, [sp, #40]	; 0x28
 800b27a:	e778      	b.n	800b16e <_dtoa_r+0xa66>
 800b27c:	f000 fc6c 	bl	800bb58 <__multadd>
 800b280:	0029      	movs	r1, r5
 800b282:	0004      	movs	r4, r0
 800b284:	2300      	movs	r3, #0
 800b286:	220a      	movs	r2, #10
 800b288:	0038      	movs	r0, r7
 800b28a:	f000 fc65 	bl	800bb58 <__multadd>
 800b28e:	0005      	movs	r5, r0
 800b290:	e7f1      	b.n	800b276 <_dtoa_r+0xb6e>
 800b292:	9b07      	ldr	r3, [sp, #28]
 800b294:	930c      	str	r3, [sp, #48]	; 0x30
 800b296:	2400      	movs	r4, #0
 800b298:	0031      	movs	r1, r6
 800b29a:	9805      	ldr	r0, [sp, #20]
 800b29c:	f7ff f9a8 	bl	800a5f0 <quorem>
 800b2a0:	9b06      	ldr	r3, [sp, #24]
 800b2a2:	3030      	adds	r0, #48	; 0x30
 800b2a4:	5518      	strb	r0, [r3, r4]
 800b2a6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b2a8:	3401      	adds	r4, #1
 800b2aa:	9007      	str	r0, [sp, #28]
 800b2ac:	42a3      	cmp	r3, r4
 800b2ae:	dd07      	ble.n	800b2c0 <_dtoa_r+0xbb8>
 800b2b0:	2300      	movs	r3, #0
 800b2b2:	220a      	movs	r2, #10
 800b2b4:	0038      	movs	r0, r7
 800b2b6:	9905      	ldr	r1, [sp, #20]
 800b2b8:	f000 fc4e 	bl	800bb58 <__multadd>
 800b2bc:	9005      	str	r0, [sp, #20]
 800b2be:	e7eb      	b.n	800b298 <_dtoa_r+0xb90>
 800b2c0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b2c2:	2001      	movs	r0, #1
 800b2c4:	2b00      	cmp	r3, #0
 800b2c6:	dd00      	ble.n	800b2ca <_dtoa_r+0xbc2>
 800b2c8:	0018      	movs	r0, r3
 800b2ca:	2400      	movs	r4, #0
 800b2cc:	9b06      	ldr	r3, [sp, #24]
 800b2ce:	181b      	adds	r3, r3, r0
 800b2d0:	9308      	str	r3, [sp, #32]
 800b2d2:	9905      	ldr	r1, [sp, #20]
 800b2d4:	2201      	movs	r2, #1
 800b2d6:	0038      	movs	r0, r7
 800b2d8:	f000 fe38 	bl	800bf4c <__lshift>
 800b2dc:	0031      	movs	r1, r6
 800b2de:	9005      	str	r0, [sp, #20]
 800b2e0:	f000 fea2 	bl	800c028 <__mcmp>
 800b2e4:	2800      	cmp	r0, #0
 800b2e6:	dc9b      	bgt.n	800b220 <_dtoa_r+0xb18>
 800b2e8:	d102      	bne.n	800b2f0 <_dtoa_r+0xbe8>
 800b2ea:	9b07      	ldr	r3, [sp, #28]
 800b2ec:	07db      	lsls	r3, r3, #31
 800b2ee:	d497      	bmi.n	800b220 <_dtoa_r+0xb18>
 800b2f0:	9b08      	ldr	r3, [sp, #32]
 800b2f2:	9308      	str	r3, [sp, #32]
 800b2f4:	3b01      	subs	r3, #1
 800b2f6:	781a      	ldrb	r2, [r3, #0]
 800b2f8:	2a30      	cmp	r2, #48	; 0x30
 800b2fa:	d0fa      	beq.n	800b2f2 <_dtoa_r+0xbea>
 800b2fc:	e6db      	b.n	800b0b6 <_dtoa_r+0x9ae>
 800b2fe:	9a06      	ldr	r2, [sp, #24]
 800b300:	429a      	cmp	r2, r3
 800b302:	d18e      	bne.n	800b222 <_dtoa_r+0xb1a>
 800b304:	9b02      	ldr	r3, [sp, #8]
 800b306:	3301      	adds	r3, #1
 800b308:	9302      	str	r3, [sp, #8]
 800b30a:	2331      	movs	r3, #49	; 0x31
 800b30c:	e799      	b.n	800b242 <_dtoa_r+0xb3a>
 800b30e:	4b09      	ldr	r3, [pc, #36]	; (800b334 <_dtoa_r+0xc2c>)
 800b310:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800b312:	9306      	str	r3, [sp, #24]
 800b314:	4b08      	ldr	r3, [pc, #32]	; (800b338 <_dtoa_r+0xc30>)
 800b316:	2a00      	cmp	r2, #0
 800b318:	d001      	beq.n	800b31e <_dtoa_r+0xc16>
 800b31a:	f7ff fa3f 	bl	800a79c <_dtoa_r+0x94>
 800b31e:	f7ff fa3f 	bl	800a7a0 <_dtoa_r+0x98>
 800b322:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b324:	2b00      	cmp	r3, #0
 800b326:	dcb6      	bgt.n	800b296 <_dtoa_r+0xb8e>
 800b328:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b32a:	2b02      	cmp	r3, #2
 800b32c:	dd00      	ble.n	800b330 <_dtoa_r+0xc28>
 800b32e:	e6ac      	b.n	800b08a <_dtoa_r+0x982>
 800b330:	e7b1      	b.n	800b296 <_dtoa_r+0xb8e>
 800b332:	46c0      	nop			; (mov r8, r8)
 800b334:	0800d700 	.word	0x0800d700
 800b338:	0800d708 	.word	0x0800d708

0800b33c <rshift>:
 800b33c:	0002      	movs	r2, r0
 800b33e:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b340:	6904      	ldr	r4, [r0, #16]
 800b342:	3214      	adds	r2, #20
 800b344:	0013      	movs	r3, r2
 800b346:	b085      	sub	sp, #20
 800b348:	114f      	asrs	r7, r1, #5
 800b34a:	42bc      	cmp	r4, r7
 800b34c:	dd31      	ble.n	800b3b2 <rshift+0x76>
 800b34e:	00bb      	lsls	r3, r7, #2
 800b350:	18d3      	adds	r3, r2, r3
 800b352:	261f      	movs	r6, #31
 800b354:	9301      	str	r3, [sp, #4]
 800b356:	000b      	movs	r3, r1
 800b358:	00a5      	lsls	r5, r4, #2
 800b35a:	4033      	ands	r3, r6
 800b35c:	1955      	adds	r5, r2, r5
 800b35e:	9302      	str	r3, [sp, #8]
 800b360:	4231      	tst	r1, r6
 800b362:	d10c      	bne.n	800b37e <rshift+0x42>
 800b364:	0016      	movs	r6, r2
 800b366:	9901      	ldr	r1, [sp, #4]
 800b368:	428d      	cmp	r5, r1
 800b36a:	d838      	bhi.n	800b3de <rshift+0xa2>
 800b36c:	9901      	ldr	r1, [sp, #4]
 800b36e:	2300      	movs	r3, #0
 800b370:	3903      	subs	r1, #3
 800b372:	428d      	cmp	r5, r1
 800b374:	d301      	bcc.n	800b37a <rshift+0x3e>
 800b376:	1be3      	subs	r3, r4, r7
 800b378:	009b      	lsls	r3, r3, #2
 800b37a:	18d3      	adds	r3, r2, r3
 800b37c:	e019      	b.n	800b3b2 <rshift+0x76>
 800b37e:	2120      	movs	r1, #32
 800b380:	9b02      	ldr	r3, [sp, #8]
 800b382:	9e01      	ldr	r6, [sp, #4]
 800b384:	1acb      	subs	r3, r1, r3
 800b386:	9303      	str	r3, [sp, #12]
 800b388:	ce02      	ldmia	r6!, {r1}
 800b38a:	9b02      	ldr	r3, [sp, #8]
 800b38c:	4694      	mov	ip, r2
 800b38e:	40d9      	lsrs	r1, r3
 800b390:	9100      	str	r1, [sp, #0]
 800b392:	42b5      	cmp	r5, r6
 800b394:	d816      	bhi.n	800b3c4 <rshift+0x88>
 800b396:	9e01      	ldr	r6, [sp, #4]
 800b398:	2300      	movs	r3, #0
 800b39a:	3601      	adds	r6, #1
 800b39c:	42b5      	cmp	r5, r6
 800b39e:	d302      	bcc.n	800b3a6 <rshift+0x6a>
 800b3a0:	1be3      	subs	r3, r4, r7
 800b3a2:	009b      	lsls	r3, r3, #2
 800b3a4:	3b04      	subs	r3, #4
 800b3a6:	9900      	ldr	r1, [sp, #0]
 800b3a8:	18d3      	adds	r3, r2, r3
 800b3aa:	6019      	str	r1, [r3, #0]
 800b3ac:	2900      	cmp	r1, #0
 800b3ae:	d000      	beq.n	800b3b2 <rshift+0x76>
 800b3b0:	3304      	adds	r3, #4
 800b3b2:	1a99      	subs	r1, r3, r2
 800b3b4:	1089      	asrs	r1, r1, #2
 800b3b6:	6101      	str	r1, [r0, #16]
 800b3b8:	4293      	cmp	r3, r2
 800b3ba:	d101      	bne.n	800b3c0 <rshift+0x84>
 800b3bc:	2300      	movs	r3, #0
 800b3be:	6143      	str	r3, [r0, #20]
 800b3c0:	b005      	add	sp, #20
 800b3c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b3c4:	6833      	ldr	r3, [r6, #0]
 800b3c6:	9903      	ldr	r1, [sp, #12]
 800b3c8:	408b      	lsls	r3, r1
 800b3ca:	9900      	ldr	r1, [sp, #0]
 800b3cc:	4319      	orrs	r1, r3
 800b3ce:	4663      	mov	r3, ip
 800b3d0:	c302      	stmia	r3!, {r1}
 800b3d2:	469c      	mov	ip, r3
 800b3d4:	ce02      	ldmia	r6!, {r1}
 800b3d6:	9b02      	ldr	r3, [sp, #8]
 800b3d8:	40d9      	lsrs	r1, r3
 800b3da:	9100      	str	r1, [sp, #0]
 800b3dc:	e7d9      	b.n	800b392 <rshift+0x56>
 800b3de:	c908      	ldmia	r1!, {r3}
 800b3e0:	c608      	stmia	r6!, {r3}
 800b3e2:	e7c1      	b.n	800b368 <rshift+0x2c>

0800b3e4 <__hexdig_fun>:
 800b3e4:	0002      	movs	r2, r0
 800b3e6:	3a30      	subs	r2, #48	; 0x30
 800b3e8:	0003      	movs	r3, r0
 800b3ea:	2a09      	cmp	r2, #9
 800b3ec:	d802      	bhi.n	800b3f4 <__hexdig_fun+0x10>
 800b3ee:	3b20      	subs	r3, #32
 800b3f0:	b2d8      	uxtb	r0, r3
 800b3f2:	4770      	bx	lr
 800b3f4:	0002      	movs	r2, r0
 800b3f6:	3a61      	subs	r2, #97	; 0x61
 800b3f8:	2a05      	cmp	r2, #5
 800b3fa:	d801      	bhi.n	800b400 <__hexdig_fun+0x1c>
 800b3fc:	3b47      	subs	r3, #71	; 0x47
 800b3fe:	e7f7      	b.n	800b3f0 <__hexdig_fun+0xc>
 800b400:	001a      	movs	r2, r3
 800b402:	3a41      	subs	r2, #65	; 0x41
 800b404:	2000      	movs	r0, #0
 800b406:	2a05      	cmp	r2, #5
 800b408:	d8f3      	bhi.n	800b3f2 <__hexdig_fun+0xe>
 800b40a:	3b27      	subs	r3, #39	; 0x27
 800b40c:	e7f0      	b.n	800b3f0 <__hexdig_fun+0xc>
	...

0800b410 <__gethex>:
 800b410:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b412:	b08d      	sub	sp, #52	; 0x34
 800b414:	930a      	str	r3, [sp, #40]	; 0x28
 800b416:	4bbf      	ldr	r3, [pc, #764]	; (800b714 <__gethex+0x304>)
 800b418:	9005      	str	r0, [sp, #20]
 800b41a:	681b      	ldr	r3, [r3, #0]
 800b41c:	9109      	str	r1, [sp, #36]	; 0x24
 800b41e:	0018      	movs	r0, r3
 800b420:	9202      	str	r2, [sp, #8]
 800b422:	9307      	str	r3, [sp, #28]
 800b424:	f7f4 fe6e 	bl	8000104 <strlen>
 800b428:	2202      	movs	r2, #2
 800b42a:	9b07      	ldr	r3, [sp, #28]
 800b42c:	4252      	negs	r2, r2
 800b42e:	181b      	adds	r3, r3, r0
 800b430:	3b01      	subs	r3, #1
 800b432:	781b      	ldrb	r3, [r3, #0]
 800b434:	9003      	str	r0, [sp, #12]
 800b436:	930b      	str	r3, [sp, #44]	; 0x2c
 800b438:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b43a:	6819      	ldr	r1, [r3, #0]
 800b43c:	1c8b      	adds	r3, r1, #2
 800b43e:	1a52      	subs	r2, r2, r1
 800b440:	18d1      	adds	r1, r2, r3
 800b442:	9301      	str	r3, [sp, #4]
 800b444:	9108      	str	r1, [sp, #32]
 800b446:	9901      	ldr	r1, [sp, #4]
 800b448:	3301      	adds	r3, #1
 800b44a:	7808      	ldrb	r0, [r1, #0]
 800b44c:	2830      	cmp	r0, #48	; 0x30
 800b44e:	d0f7      	beq.n	800b440 <__gethex+0x30>
 800b450:	f7ff ffc8 	bl	800b3e4 <__hexdig_fun>
 800b454:	2300      	movs	r3, #0
 800b456:	001c      	movs	r4, r3
 800b458:	9304      	str	r3, [sp, #16]
 800b45a:	4298      	cmp	r0, r3
 800b45c:	d11f      	bne.n	800b49e <__gethex+0x8e>
 800b45e:	9a03      	ldr	r2, [sp, #12]
 800b460:	9907      	ldr	r1, [sp, #28]
 800b462:	9801      	ldr	r0, [sp, #4]
 800b464:	f001 f96e 	bl	800c744 <strncmp>
 800b468:	0007      	movs	r7, r0
 800b46a:	42a0      	cmp	r0, r4
 800b46c:	d000      	beq.n	800b470 <__gethex+0x60>
 800b46e:	e06b      	b.n	800b548 <__gethex+0x138>
 800b470:	9b01      	ldr	r3, [sp, #4]
 800b472:	9a03      	ldr	r2, [sp, #12]
 800b474:	5c98      	ldrb	r0, [r3, r2]
 800b476:	189d      	adds	r5, r3, r2
 800b478:	f7ff ffb4 	bl	800b3e4 <__hexdig_fun>
 800b47c:	2301      	movs	r3, #1
 800b47e:	9304      	str	r3, [sp, #16]
 800b480:	42a0      	cmp	r0, r4
 800b482:	d030      	beq.n	800b4e6 <__gethex+0xd6>
 800b484:	9501      	str	r5, [sp, #4]
 800b486:	9b01      	ldr	r3, [sp, #4]
 800b488:	7818      	ldrb	r0, [r3, #0]
 800b48a:	2830      	cmp	r0, #48	; 0x30
 800b48c:	d009      	beq.n	800b4a2 <__gethex+0x92>
 800b48e:	f7ff ffa9 	bl	800b3e4 <__hexdig_fun>
 800b492:	4242      	negs	r2, r0
 800b494:	4142      	adcs	r2, r0
 800b496:	2301      	movs	r3, #1
 800b498:	002c      	movs	r4, r5
 800b49a:	9204      	str	r2, [sp, #16]
 800b49c:	9308      	str	r3, [sp, #32]
 800b49e:	9d01      	ldr	r5, [sp, #4]
 800b4a0:	e004      	b.n	800b4ac <__gethex+0x9c>
 800b4a2:	9b01      	ldr	r3, [sp, #4]
 800b4a4:	3301      	adds	r3, #1
 800b4a6:	9301      	str	r3, [sp, #4]
 800b4a8:	e7ed      	b.n	800b486 <__gethex+0x76>
 800b4aa:	3501      	adds	r5, #1
 800b4ac:	7828      	ldrb	r0, [r5, #0]
 800b4ae:	f7ff ff99 	bl	800b3e4 <__hexdig_fun>
 800b4b2:	1e07      	subs	r7, r0, #0
 800b4b4:	d1f9      	bne.n	800b4aa <__gethex+0x9a>
 800b4b6:	0028      	movs	r0, r5
 800b4b8:	9a03      	ldr	r2, [sp, #12]
 800b4ba:	9907      	ldr	r1, [sp, #28]
 800b4bc:	f001 f942 	bl	800c744 <strncmp>
 800b4c0:	2800      	cmp	r0, #0
 800b4c2:	d10e      	bne.n	800b4e2 <__gethex+0xd2>
 800b4c4:	2c00      	cmp	r4, #0
 800b4c6:	d107      	bne.n	800b4d8 <__gethex+0xc8>
 800b4c8:	9b03      	ldr	r3, [sp, #12]
 800b4ca:	18ed      	adds	r5, r5, r3
 800b4cc:	002c      	movs	r4, r5
 800b4ce:	7828      	ldrb	r0, [r5, #0]
 800b4d0:	f7ff ff88 	bl	800b3e4 <__hexdig_fun>
 800b4d4:	2800      	cmp	r0, #0
 800b4d6:	d102      	bne.n	800b4de <__gethex+0xce>
 800b4d8:	1b64      	subs	r4, r4, r5
 800b4da:	00a7      	lsls	r7, r4, #2
 800b4dc:	e003      	b.n	800b4e6 <__gethex+0xd6>
 800b4de:	3501      	adds	r5, #1
 800b4e0:	e7f5      	b.n	800b4ce <__gethex+0xbe>
 800b4e2:	2c00      	cmp	r4, #0
 800b4e4:	d1f8      	bne.n	800b4d8 <__gethex+0xc8>
 800b4e6:	2220      	movs	r2, #32
 800b4e8:	782b      	ldrb	r3, [r5, #0]
 800b4ea:	002e      	movs	r6, r5
 800b4ec:	4393      	bics	r3, r2
 800b4ee:	2b50      	cmp	r3, #80	; 0x50
 800b4f0:	d11d      	bne.n	800b52e <__gethex+0x11e>
 800b4f2:	786b      	ldrb	r3, [r5, #1]
 800b4f4:	2b2b      	cmp	r3, #43	; 0x2b
 800b4f6:	d02c      	beq.n	800b552 <__gethex+0x142>
 800b4f8:	2b2d      	cmp	r3, #45	; 0x2d
 800b4fa:	d02e      	beq.n	800b55a <__gethex+0x14a>
 800b4fc:	2300      	movs	r3, #0
 800b4fe:	1c6e      	adds	r6, r5, #1
 800b500:	9306      	str	r3, [sp, #24]
 800b502:	7830      	ldrb	r0, [r6, #0]
 800b504:	f7ff ff6e 	bl	800b3e4 <__hexdig_fun>
 800b508:	1e43      	subs	r3, r0, #1
 800b50a:	b2db      	uxtb	r3, r3
 800b50c:	2b18      	cmp	r3, #24
 800b50e:	d82b      	bhi.n	800b568 <__gethex+0x158>
 800b510:	3810      	subs	r0, #16
 800b512:	0004      	movs	r4, r0
 800b514:	7870      	ldrb	r0, [r6, #1]
 800b516:	f7ff ff65 	bl	800b3e4 <__hexdig_fun>
 800b51a:	1e43      	subs	r3, r0, #1
 800b51c:	b2db      	uxtb	r3, r3
 800b51e:	3601      	adds	r6, #1
 800b520:	2b18      	cmp	r3, #24
 800b522:	d91c      	bls.n	800b55e <__gethex+0x14e>
 800b524:	9b06      	ldr	r3, [sp, #24]
 800b526:	2b00      	cmp	r3, #0
 800b528:	d000      	beq.n	800b52c <__gethex+0x11c>
 800b52a:	4264      	negs	r4, r4
 800b52c:	193f      	adds	r7, r7, r4
 800b52e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b530:	601e      	str	r6, [r3, #0]
 800b532:	9b04      	ldr	r3, [sp, #16]
 800b534:	2b00      	cmp	r3, #0
 800b536:	d019      	beq.n	800b56c <__gethex+0x15c>
 800b538:	2600      	movs	r6, #0
 800b53a:	9b08      	ldr	r3, [sp, #32]
 800b53c:	42b3      	cmp	r3, r6
 800b53e:	d100      	bne.n	800b542 <__gethex+0x132>
 800b540:	3606      	adds	r6, #6
 800b542:	0030      	movs	r0, r6
 800b544:	b00d      	add	sp, #52	; 0x34
 800b546:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b548:	2301      	movs	r3, #1
 800b54a:	2700      	movs	r7, #0
 800b54c:	9d01      	ldr	r5, [sp, #4]
 800b54e:	9304      	str	r3, [sp, #16]
 800b550:	e7c9      	b.n	800b4e6 <__gethex+0xd6>
 800b552:	2300      	movs	r3, #0
 800b554:	9306      	str	r3, [sp, #24]
 800b556:	1cae      	adds	r6, r5, #2
 800b558:	e7d3      	b.n	800b502 <__gethex+0xf2>
 800b55a:	2301      	movs	r3, #1
 800b55c:	e7fa      	b.n	800b554 <__gethex+0x144>
 800b55e:	230a      	movs	r3, #10
 800b560:	435c      	muls	r4, r3
 800b562:	1824      	adds	r4, r4, r0
 800b564:	3c10      	subs	r4, #16
 800b566:	e7d5      	b.n	800b514 <__gethex+0x104>
 800b568:	002e      	movs	r6, r5
 800b56a:	e7e0      	b.n	800b52e <__gethex+0x11e>
 800b56c:	9b01      	ldr	r3, [sp, #4]
 800b56e:	9904      	ldr	r1, [sp, #16]
 800b570:	1aeb      	subs	r3, r5, r3
 800b572:	3b01      	subs	r3, #1
 800b574:	2b07      	cmp	r3, #7
 800b576:	dc0a      	bgt.n	800b58e <__gethex+0x17e>
 800b578:	9805      	ldr	r0, [sp, #20]
 800b57a:	f000 fa85 	bl	800ba88 <_Balloc>
 800b57e:	1e04      	subs	r4, r0, #0
 800b580:	d108      	bne.n	800b594 <__gethex+0x184>
 800b582:	0002      	movs	r2, r0
 800b584:	21de      	movs	r1, #222	; 0xde
 800b586:	4b64      	ldr	r3, [pc, #400]	; (800b718 <__gethex+0x308>)
 800b588:	4864      	ldr	r0, [pc, #400]	; (800b71c <__gethex+0x30c>)
 800b58a:	f001 f8fb 	bl	800c784 <__assert_func>
 800b58e:	3101      	adds	r1, #1
 800b590:	105b      	asrs	r3, r3, #1
 800b592:	e7ef      	b.n	800b574 <__gethex+0x164>
 800b594:	0003      	movs	r3, r0
 800b596:	3314      	adds	r3, #20
 800b598:	9304      	str	r3, [sp, #16]
 800b59a:	9309      	str	r3, [sp, #36]	; 0x24
 800b59c:	2300      	movs	r3, #0
 800b59e:	001e      	movs	r6, r3
 800b5a0:	9306      	str	r3, [sp, #24]
 800b5a2:	9b01      	ldr	r3, [sp, #4]
 800b5a4:	42ab      	cmp	r3, r5
 800b5a6:	d340      	bcc.n	800b62a <__gethex+0x21a>
 800b5a8:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800b5aa:	9b04      	ldr	r3, [sp, #16]
 800b5ac:	c540      	stmia	r5!, {r6}
 800b5ae:	1aed      	subs	r5, r5, r3
 800b5b0:	10ad      	asrs	r5, r5, #2
 800b5b2:	0030      	movs	r0, r6
 800b5b4:	6125      	str	r5, [r4, #16]
 800b5b6:	f000 fb5f 	bl	800bc78 <__hi0bits>
 800b5ba:	9b02      	ldr	r3, [sp, #8]
 800b5bc:	016d      	lsls	r5, r5, #5
 800b5be:	681b      	ldr	r3, [r3, #0]
 800b5c0:	1a2e      	subs	r6, r5, r0
 800b5c2:	9301      	str	r3, [sp, #4]
 800b5c4:	429e      	cmp	r6, r3
 800b5c6:	dd5a      	ble.n	800b67e <__gethex+0x26e>
 800b5c8:	1af6      	subs	r6, r6, r3
 800b5ca:	0031      	movs	r1, r6
 800b5cc:	0020      	movs	r0, r4
 800b5ce:	f000 ff01 	bl	800c3d4 <__any_on>
 800b5d2:	1e05      	subs	r5, r0, #0
 800b5d4:	d016      	beq.n	800b604 <__gethex+0x1f4>
 800b5d6:	2501      	movs	r5, #1
 800b5d8:	211f      	movs	r1, #31
 800b5da:	0028      	movs	r0, r5
 800b5dc:	1e73      	subs	r3, r6, #1
 800b5de:	4019      	ands	r1, r3
 800b5e0:	4088      	lsls	r0, r1
 800b5e2:	0001      	movs	r1, r0
 800b5e4:	115a      	asrs	r2, r3, #5
 800b5e6:	9804      	ldr	r0, [sp, #16]
 800b5e8:	0092      	lsls	r2, r2, #2
 800b5ea:	5812      	ldr	r2, [r2, r0]
 800b5ec:	420a      	tst	r2, r1
 800b5ee:	d009      	beq.n	800b604 <__gethex+0x1f4>
 800b5f0:	42ab      	cmp	r3, r5
 800b5f2:	dd06      	ble.n	800b602 <__gethex+0x1f2>
 800b5f4:	0020      	movs	r0, r4
 800b5f6:	1eb1      	subs	r1, r6, #2
 800b5f8:	f000 feec 	bl	800c3d4 <__any_on>
 800b5fc:	3502      	adds	r5, #2
 800b5fe:	2800      	cmp	r0, #0
 800b600:	d100      	bne.n	800b604 <__gethex+0x1f4>
 800b602:	2502      	movs	r5, #2
 800b604:	0031      	movs	r1, r6
 800b606:	0020      	movs	r0, r4
 800b608:	f7ff fe98 	bl	800b33c <rshift>
 800b60c:	19bf      	adds	r7, r7, r6
 800b60e:	9b02      	ldr	r3, [sp, #8]
 800b610:	689b      	ldr	r3, [r3, #8]
 800b612:	9303      	str	r3, [sp, #12]
 800b614:	42bb      	cmp	r3, r7
 800b616:	da42      	bge.n	800b69e <__gethex+0x28e>
 800b618:	0021      	movs	r1, r4
 800b61a:	9805      	ldr	r0, [sp, #20]
 800b61c:	f000 fa78 	bl	800bb10 <_Bfree>
 800b620:	2300      	movs	r3, #0
 800b622:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b624:	26a3      	movs	r6, #163	; 0xa3
 800b626:	6013      	str	r3, [r2, #0]
 800b628:	e78b      	b.n	800b542 <__gethex+0x132>
 800b62a:	1e6b      	subs	r3, r5, #1
 800b62c:	9308      	str	r3, [sp, #32]
 800b62e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b630:	781b      	ldrb	r3, [r3, #0]
 800b632:	4293      	cmp	r3, r2
 800b634:	d014      	beq.n	800b660 <__gethex+0x250>
 800b636:	9b06      	ldr	r3, [sp, #24]
 800b638:	2b20      	cmp	r3, #32
 800b63a:	d104      	bne.n	800b646 <__gethex+0x236>
 800b63c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b63e:	c340      	stmia	r3!, {r6}
 800b640:	2600      	movs	r6, #0
 800b642:	9309      	str	r3, [sp, #36]	; 0x24
 800b644:	9606      	str	r6, [sp, #24]
 800b646:	9b08      	ldr	r3, [sp, #32]
 800b648:	7818      	ldrb	r0, [r3, #0]
 800b64a:	f7ff fecb 	bl	800b3e4 <__hexdig_fun>
 800b64e:	230f      	movs	r3, #15
 800b650:	4018      	ands	r0, r3
 800b652:	9b06      	ldr	r3, [sp, #24]
 800b654:	9d08      	ldr	r5, [sp, #32]
 800b656:	4098      	lsls	r0, r3
 800b658:	3304      	adds	r3, #4
 800b65a:	4306      	orrs	r6, r0
 800b65c:	9306      	str	r3, [sp, #24]
 800b65e:	e7a0      	b.n	800b5a2 <__gethex+0x192>
 800b660:	2301      	movs	r3, #1
 800b662:	9a03      	ldr	r2, [sp, #12]
 800b664:	1a9d      	subs	r5, r3, r2
 800b666:	9b08      	ldr	r3, [sp, #32]
 800b668:	195d      	adds	r5, r3, r5
 800b66a:	9b01      	ldr	r3, [sp, #4]
 800b66c:	429d      	cmp	r5, r3
 800b66e:	d3e2      	bcc.n	800b636 <__gethex+0x226>
 800b670:	0028      	movs	r0, r5
 800b672:	9907      	ldr	r1, [sp, #28]
 800b674:	f001 f866 	bl	800c744 <strncmp>
 800b678:	2800      	cmp	r0, #0
 800b67a:	d1dc      	bne.n	800b636 <__gethex+0x226>
 800b67c:	e791      	b.n	800b5a2 <__gethex+0x192>
 800b67e:	9b01      	ldr	r3, [sp, #4]
 800b680:	2500      	movs	r5, #0
 800b682:	429e      	cmp	r6, r3
 800b684:	dac3      	bge.n	800b60e <__gethex+0x1fe>
 800b686:	1b9e      	subs	r6, r3, r6
 800b688:	0021      	movs	r1, r4
 800b68a:	0032      	movs	r2, r6
 800b68c:	9805      	ldr	r0, [sp, #20]
 800b68e:	f000 fc5d 	bl	800bf4c <__lshift>
 800b692:	0003      	movs	r3, r0
 800b694:	3314      	adds	r3, #20
 800b696:	0004      	movs	r4, r0
 800b698:	1bbf      	subs	r7, r7, r6
 800b69a:	9304      	str	r3, [sp, #16]
 800b69c:	e7b7      	b.n	800b60e <__gethex+0x1fe>
 800b69e:	9b02      	ldr	r3, [sp, #8]
 800b6a0:	685e      	ldr	r6, [r3, #4]
 800b6a2:	42be      	cmp	r6, r7
 800b6a4:	dd71      	ble.n	800b78a <__gethex+0x37a>
 800b6a6:	9b01      	ldr	r3, [sp, #4]
 800b6a8:	1bf6      	subs	r6, r6, r7
 800b6aa:	42b3      	cmp	r3, r6
 800b6ac:	dc38      	bgt.n	800b720 <__gethex+0x310>
 800b6ae:	9b02      	ldr	r3, [sp, #8]
 800b6b0:	68db      	ldr	r3, [r3, #12]
 800b6b2:	2b02      	cmp	r3, #2
 800b6b4:	d026      	beq.n	800b704 <__gethex+0x2f4>
 800b6b6:	2b03      	cmp	r3, #3
 800b6b8:	d028      	beq.n	800b70c <__gethex+0x2fc>
 800b6ba:	2b01      	cmp	r3, #1
 800b6bc:	d119      	bne.n	800b6f2 <__gethex+0x2e2>
 800b6be:	9b01      	ldr	r3, [sp, #4]
 800b6c0:	42b3      	cmp	r3, r6
 800b6c2:	d116      	bne.n	800b6f2 <__gethex+0x2e2>
 800b6c4:	2b01      	cmp	r3, #1
 800b6c6:	d10d      	bne.n	800b6e4 <__gethex+0x2d4>
 800b6c8:	9b02      	ldr	r3, [sp, #8]
 800b6ca:	2662      	movs	r6, #98	; 0x62
 800b6cc:	685b      	ldr	r3, [r3, #4]
 800b6ce:	9301      	str	r3, [sp, #4]
 800b6d0:	9a01      	ldr	r2, [sp, #4]
 800b6d2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b6d4:	601a      	str	r2, [r3, #0]
 800b6d6:	2301      	movs	r3, #1
 800b6d8:	9a04      	ldr	r2, [sp, #16]
 800b6da:	6123      	str	r3, [r4, #16]
 800b6dc:	6013      	str	r3, [r2, #0]
 800b6de:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b6e0:	601c      	str	r4, [r3, #0]
 800b6e2:	e72e      	b.n	800b542 <__gethex+0x132>
 800b6e4:	9901      	ldr	r1, [sp, #4]
 800b6e6:	0020      	movs	r0, r4
 800b6e8:	3901      	subs	r1, #1
 800b6ea:	f000 fe73 	bl	800c3d4 <__any_on>
 800b6ee:	2800      	cmp	r0, #0
 800b6f0:	d1ea      	bne.n	800b6c8 <__gethex+0x2b8>
 800b6f2:	0021      	movs	r1, r4
 800b6f4:	9805      	ldr	r0, [sp, #20]
 800b6f6:	f000 fa0b 	bl	800bb10 <_Bfree>
 800b6fa:	2300      	movs	r3, #0
 800b6fc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b6fe:	2650      	movs	r6, #80	; 0x50
 800b700:	6013      	str	r3, [r2, #0]
 800b702:	e71e      	b.n	800b542 <__gethex+0x132>
 800b704:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b706:	2b00      	cmp	r3, #0
 800b708:	d1f3      	bne.n	800b6f2 <__gethex+0x2e2>
 800b70a:	e7dd      	b.n	800b6c8 <__gethex+0x2b8>
 800b70c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b70e:	2b00      	cmp	r3, #0
 800b710:	d1da      	bne.n	800b6c8 <__gethex+0x2b8>
 800b712:	e7ee      	b.n	800b6f2 <__gethex+0x2e2>
 800b714:	0800d7f8 	.word	0x0800d7f8
 800b718:	0800d77f 	.word	0x0800d77f
 800b71c:	0800d790 	.word	0x0800d790
 800b720:	1e77      	subs	r7, r6, #1
 800b722:	2d00      	cmp	r5, #0
 800b724:	d12f      	bne.n	800b786 <__gethex+0x376>
 800b726:	2f00      	cmp	r7, #0
 800b728:	d004      	beq.n	800b734 <__gethex+0x324>
 800b72a:	0039      	movs	r1, r7
 800b72c:	0020      	movs	r0, r4
 800b72e:	f000 fe51 	bl	800c3d4 <__any_on>
 800b732:	0005      	movs	r5, r0
 800b734:	231f      	movs	r3, #31
 800b736:	117a      	asrs	r2, r7, #5
 800b738:	401f      	ands	r7, r3
 800b73a:	3b1e      	subs	r3, #30
 800b73c:	40bb      	lsls	r3, r7
 800b73e:	9904      	ldr	r1, [sp, #16]
 800b740:	0092      	lsls	r2, r2, #2
 800b742:	5852      	ldr	r2, [r2, r1]
 800b744:	421a      	tst	r2, r3
 800b746:	d001      	beq.n	800b74c <__gethex+0x33c>
 800b748:	2302      	movs	r3, #2
 800b74a:	431d      	orrs	r5, r3
 800b74c:	9b01      	ldr	r3, [sp, #4]
 800b74e:	0031      	movs	r1, r6
 800b750:	1b9b      	subs	r3, r3, r6
 800b752:	2602      	movs	r6, #2
 800b754:	0020      	movs	r0, r4
 800b756:	9301      	str	r3, [sp, #4]
 800b758:	f7ff fdf0 	bl	800b33c <rshift>
 800b75c:	9b02      	ldr	r3, [sp, #8]
 800b75e:	685f      	ldr	r7, [r3, #4]
 800b760:	2d00      	cmp	r5, #0
 800b762:	d041      	beq.n	800b7e8 <__gethex+0x3d8>
 800b764:	9b02      	ldr	r3, [sp, #8]
 800b766:	68db      	ldr	r3, [r3, #12]
 800b768:	2b02      	cmp	r3, #2
 800b76a:	d010      	beq.n	800b78e <__gethex+0x37e>
 800b76c:	2b03      	cmp	r3, #3
 800b76e:	d012      	beq.n	800b796 <__gethex+0x386>
 800b770:	2b01      	cmp	r3, #1
 800b772:	d106      	bne.n	800b782 <__gethex+0x372>
 800b774:	07aa      	lsls	r2, r5, #30
 800b776:	d504      	bpl.n	800b782 <__gethex+0x372>
 800b778:	9a04      	ldr	r2, [sp, #16]
 800b77a:	6810      	ldr	r0, [r2, #0]
 800b77c:	4305      	orrs	r5, r0
 800b77e:	421d      	tst	r5, r3
 800b780:	d10c      	bne.n	800b79c <__gethex+0x38c>
 800b782:	2310      	movs	r3, #16
 800b784:	e02f      	b.n	800b7e6 <__gethex+0x3d6>
 800b786:	2501      	movs	r5, #1
 800b788:	e7d4      	b.n	800b734 <__gethex+0x324>
 800b78a:	2601      	movs	r6, #1
 800b78c:	e7e8      	b.n	800b760 <__gethex+0x350>
 800b78e:	2301      	movs	r3, #1
 800b790:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800b792:	1a9b      	subs	r3, r3, r2
 800b794:	9313      	str	r3, [sp, #76]	; 0x4c
 800b796:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b798:	2b00      	cmp	r3, #0
 800b79a:	d0f2      	beq.n	800b782 <__gethex+0x372>
 800b79c:	6923      	ldr	r3, [r4, #16]
 800b79e:	2000      	movs	r0, #0
 800b7a0:	9303      	str	r3, [sp, #12]
 800b7a2:	009b      	lsls	r3, r3, #2
 800b7a4:	9304      	str	r3, [sp, #16]
 800b7a6:	0023      	movs	r3, r4
 800b7a8:	9a04      	ldr	r2, [sp, #16]
 800b7aa:	3314      	adds	r3, #20
 800b7ac:	1899      	adds	r1, r3, r2
 800b7ae:	681a      	ldr	r2, [r3, #0]
 800b7b0:	1c55      	adds	r5, r2, #1
 800b7b2:	d01e      	beq.n	800b7f2 <__gethex+0x3e2>
 800b7b4:	3201      	adds	r2, #1
 800b7b6:	601a      	str	r2, [r3, #0]
 800b7b8:	0023      	movs	r3, r4
 800b7ba:	3314      	adds	r3, #20
 800b7bc:	2e02      	cmp	r6, #2
 800b7be:	d140      	bne.n	800b842 <__gethex+0x432>
 800b7c0:	9a02      	ldr	r2, [sp, #8]
 800b7c2:	9901      	ldr	r1, [sp, #4]
 800b7c4:	6812      	ldr	r2, [r2, #0]
 800b7c6:	3a01      	subs	r2, #1
 800b7c8:	428a      	cmp	r2, r1
 800b7ca:	d10b      	bne.n	800b7e4 <__gethex+0x3d4>
 800b7cc:	114a      	asrs	r2, r1, #5
 800b7ce:	211f      	movs	r1, #31
 800b7d0:	9801      	ldr	r0, [sp, #4]
 800b7d2:	0092      	lsls	r2, r2, #2
 800b7d4:	4001      	ands	r1, r0
 800b7d6:	2001      	movs	r0, #1
 800b7d8:	0005      	movs	r5, r0
 800b7da:	408d      	lsls	r5, r1
 800b7dc:	58d3      	ldr	r3, [r2, r3]
 800b7de:	422b      	tst	r3, r5
 800b7e0:	d000      	beq.n	800b7e4 <__gethex+0x3d4>
 800b7e2:	2601      	movs	r6, #1
 800b7e4:	2320      	movs	r3, #32
 800b7e6:	431e      	orrs	r6, r3
 800b7e8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b7ea:	601c      	str	r4, [r3, #0]
 800b7ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b7ee:	601f      	str	r7, [r3, #0]
 800b7f0:	e6a7      	b.n	800b542 <__gethex+0x132>
 800b7f2:	c301      	stmia	r3!, {r0}
 800b7f4:	4299      	cmp	r1, r3
 800b7f6:	d8da      	bhi.n	800b7ae <__gethex+0x39e>
 800b7f8:	9b03      	ldr	r3, [sp, #12]
 800b7fa:	68a2      	ldr	r2, [r4, #8]
 800b7fc:	4293      	cmp	r3, r2
 800b7fe:	db17      	blt.n	800b830 <__gethex+0x420>
 800b800:	6863      	ldr	r3, [r4, #4]
 800b802:	9805      	ldr	r0, [sp, #20]
 800b804:	1c59      	adds	r1, r3, #1
 800b806:	f000 f93f 	bl	800ba88 <_Balloc>
 800b80a:	1e05      	subs	r5, r0, #0
 800b80c:	d103      	bne.n	800b816 <__gethex+0x406>
 800b80e:	0002      	movs	r2, r0
 800b810:	2184      	movs	r1, #132	; 0x84
 800b812:	4b1c      	ldr	r3, [pc, #112]	; (800b884 <__gethex+0x474>)
 800b814:	e6b8      	b.n	800b588 <__gethex+0x178>
 800b816:	0021      	movs	r1, r4
 800b818:	6923      	ldr	r3, [r4, #16]
 800b81a:	310c      	adds	r1, #12
 800b81c:	1c9a      	adds	r2, r3, #2
 800b81e:	0092      	lsls	r2, r2, #2
 800b820:	300c      	adds	r0, #12
 800b822:	f7fd f873 	bl	800890c <memcpy>
 800b826:	0021      	movs	r1, r4
 800b828:	9805      	ldr	r0, [sp, #20]
 800b82a:	f000 f971 	bl	800bb10 <_Bfree>
 800b82e:	002c      	movs	r4, r5
 800b830:	6923      	ldr	r3, [r4, #16]
 800b832:	1c5a      	adds	r2, r3, #1
 800b834:	6122      	str	r2, [r4, #16]
 800b836:	2201      	movs	r2, #1
 800b838:	3304      	adds	r3, #4
 800b83a:	009b      	lsls	r3, r3, #2
 800b83c:	18e3      	adds	r3, r4, r3
 800b83e:	605a      	str	r2, [r3, #4]
 800b840:	e7ba      	b.n	800b7b8 <__gethex+0x3a8>
 800b842:	6922      	ldr	r2, [r4, #16]
 800b844:	9903      	ldr	r1, [sp, #12]
 800b846:	428a      	cmp	r2, r1
 800b848:	dd09      	ble.n	800b85e <__gethex+0x44e>
 800b84a:	2101      	movs	r1, #1
 800b84c:	0020      	movs	r0, r4
 800b84e:	f7ff fd75 	bl	800b33c <rshift>
 800b852:	9b02      	ldr	r3, [sp, #8]
 800b854:	3701      	adds	r7, #1
 800b856:	689b      	ldr	r3, [r3, #8]
 800b858:	42bb      	cmp	r3, r7
 800b85a:	dac2      	bge.n	800b7e2 <__gethex+0x3d2>
 800b85c:	e6dc      	b.n	800b618 <__gethex+0x208>
 800b85e:	221f      	movs	r2, #31
 800b860:	9d01      	ldr	r5, [sp, #4]
 800b862:	9901      	ldr	r1, [sp, #4]
 800b864:	2601      	movs	r6, #1
 800b866:	4015      	ands	r5, r2
 800b868:	4211      	tst	r1, r2
 800b86a:	d0bb      	beq.n	800b7e4 <__gethex+0x3d4>
 800b86c:	9a04      	ldr	r2, [sp, #16]
 800b86e:	189b      	adds	r3, r3, r2
 800b870:	3b04      	subs	r3, #4
 800b872:	6818      	ldr	r0, [r3, #0]
 800b874:	f000 fa00 	bl	800bc78 <__hi0bits>
 800b878:	2320      	movs	r3, #32
 800b87a:	1b5d      	subs	r5, r3, r5
 800b87c:	42a8      	cmp	r0, r5
 800b87e:	dbe4      	blt.n	800b84a <__gethex+0x43a>
 800b880:	e7b0      	b.n	800b7e4 <__gethex+0x3d4>
 800b882:	46c0      	nop			; (mov r8, r8)
 800b884:	0800d77f 	.word	0x0800d77f

0800b888 <L_shift>:
 800b888:	2308      	movs	r3, #8
 800b88a:	b570      	push	{r4, r5, r6, lr}
 800b88c:	2520      	movs	r5, #32
 800b88e:	1a9a      	subs	r2, r3, r2
 800b890:	0092      	lsls	r2, r2, #2
 800b892:	1aad      	subs	r5, r5, r2
 800b894:	6843      	ldr	r3, [r0, #4]
 800b896:	6806      	ldr	r6, [r0, #0]
 800b898:	001c      	movs	r4, r3
 800b89a:	40ac      	lsls	r4, r5
 800b89c:	40d3      	lsrs	r3, r2
 800b89e:	4334      	orrs	r4, r6
 800b8a0:	6004      	str	r4, [r0, #0]
 800b8a2:	6043      	str	r3, [r0, #4]
 800b8a4:	3004      	adds	r0, #4
 800b8a6:	4288      	cmp	r0, r1
 800b8a8:	d3f4      	bcc.n	800b894 <L_shift+0xc>
 800b8aa:	bd70      	pop	{r4, r5, r6, pc}

0800b8ac <__match>:
 800b8ac:	b530      	push	{r4, r5, lr}
 800b8ae:	6803      	ldr	r3, [r0, #0]
 800b8b0:	780c      	ldrb	r4, [r1, #0]
 800b8b2:	3301      	adds	r3, #1
 800b8b4:	2c00      	cmp	r4, #0
 800b8b6:	d102      	bne.n	800b8be <__match+0x12>
 800b8b8:	6003      	str	r3, [r0, #0]
 800b8ba:	2001      	movs	r0, #1
 800b8bc:	bd30      	pop	{r4, r5, pc}
 800b8be:	781a      	ldrb	r2, [r3, #0]
 800b8c0:	0015      	movs	r5, r2
 800b8c2:	3d41      	subs	r5, #65	; 0x41
 800b8c4:	2d19      	cmp	r5, #25
 800b8c6:	d800      	bhi.n	800b8ca <__match+0x1e>
 800b8c8:	3220      	adds	r2, #32
 800b8ca:	3101      	adds	r1, #1
 800b8cc:	42a2      	cmp	r2, r4
 800b8ce:	d0ef      	beq.n	800b8b0 <__match+0x4>
 800b8d0:	2000      	movs	r0, #0
 800b8d2:	e7f3      	b.n	800b8bc <__match+0x10>

0800b8d4 <__hexnan>:
 800b8d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b8d6:	680b      	ldr	r3, [r1, #0]
 800b8d8:	b08b      	sub	sp, #44	; 0x2c
 800b8da:	9201      	str	r2, [sp, #4]
 800b8dc:	9901      	ldr	r1, [sp, #4]
 800b8de:	115a      	asrs	r2, r3, #5
 800b8e0:	0092      	lsls	r2, r2, #2
 800b8e2:	188a      	adds	r2, r1, r2
 800b8e4:	9202      	str	r2, [sp, #8]
 800b8e6:	0019      	movs	r1, r3
 800b8e8:	221f      	movs	r2, #31
 800b8ea:	4011      	ands	r1, r2
 800b8ec:	9008      	str	r0, [sp, #32]
 800b8ee:	9106      	str	r1, [sp, #24]
 800b8f0:	4213      	tst	r3, r2
 800b8f2:	d002      	beq.n	800b8fa <__hexnan+0x26>
 800b8f4:	9b02      	ldr	r3, [sp, #8]
 800b8f6:	3304      	adds	r3, #4
 800b8f8:	9302      	str	r3, [sp, #8]
 800b8fa:	9b02      	ldr	r3, [sp, #8]
 800b8fc:	2500      	movs	r5, #0
 800b8fe:	1f1e      	subs	r6, r3, #4
 800b900:	0037      	movs	r7, r6
 800b902:	0034      	movs	r4, r6
 800b904:	9b08      	ldr	r3, [sp, #32]
 800b906:	6035      	str	r5, [r6, #0]
 800b908:	681b      	ldr	r3, [r3, #0]
 800b90a:	9507      	str	r5, [sp, #28]
 800b90c:	9305      	str	r3, [sp, #20]
 800b90e:	9503      	str	r5, [sp, #12]
 800b910:	9b05      	ldr	r3, [sp, #20]
 800b912:	3301      	adds	r3, #1
 800b914:	9309      	str	r3, [sp, #36]	; 0x24
 800b916:	9b05      	ldr	r3, [sp, #20]
 800b918:	785b      	ldrb	r3, [r3, #1]
 800b91a:	9304      	str	r3, [sp, #16]
 800b91c:	2b00      	cmp	r3, #0
 800b91e:	d028      	beq.n	800b972 <__hexnan+0x9e>
 800b920:	9804      	ldr	r0, [sp, #16]
 800b922:	f7ff fd5f 	bl	800b3e4 <__hexdig_fun>
 800b926:	2800      	cmp	r0, #0
 800b928:	d154      	bne.n	800b9d4 <__hexnan+0x100>
 800b92a:	9b04      	ldr	r3, [sp, #16]
 800b92c:	2b20      	cmp	r3, #32
 800b92e:	d819      	bhi.n	800b964 <__hexnan+0x90>
 800b930:	9b03      	ldr	r3, [sp, #12]
 800b932:	9a07      	ldr	r2, [sp, #28]
 800b934:	4293      	cmp	r3, r2
 800b936:	dd12      	ble.n	800b95e <__hexnan+0x8a>
 800b938:	42bc      	cmp	r4, r7
 800b93a:	d206      	bcs.n	800b94a <__hexnan+0x76>
 800b93c:	2d07      	cmp	r5, #7
 800b93e:	dc04      	bgt.n	800b94a <__hexnan+0x76>
 800b940:	002a      	movs	r2, r5
 800b942:	0039      	movs	r1, r7
 800b944:	0020      	movs	r0, r4
 800b946:	f7ff ff9f 	bl	800b888 <L_shift>
 800b94a:	9b01      	ldr	r3, [sp, #4]
 800b94c:	2508      	movs	r5, #8
 800b94e:	429c      	cmp	r4, r3
 800b950:	d905      	bls.n	800b95e <__hexnan+0x8a>
 800b952:	1f27      	subs	r7, r4, #4
 800b954:	2500      	movs	r5, #0
 800b956:	003c      	movs	r4, r7
 800b958:	9b03      	ldr	r3, [sp, #12]
 800b95a:	603d      	str	r5, [r7, #0]
 800b95c:	9307      	str	r3, [sp, #28]
 800b95e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b960:	9305      	str	r3, [sp, #20]
 800b962:	e7d5      	b.n	800b910 <__hexnan+0x3c>
 800b964:	9b04      	ldr	r3, [sp, #16]
 800b966:	2b29      	cmp	r3, #41	; 0x29
 800b968:	d159      	bne.n	800ba1e <__hexnan+0x14a>
 800b96a:	9b05      	ldr	r3, [sp, #20]
 800b96c:	9a08      	ldr	r2, [sp, #32]
 800b96e:	3302      	adds	r3, #2
 800b970:	6013      	str	r3, [r2, #0]
 800b972:	9b03      	ldr	r3, [sp, #12]
 800b974:	2b00      	cmp	r3, #0
 800b976:	d052      	beq.n	800ba1e <__hexnan+0x14a>
 800b978:	42bc      	cmp	r4, r7
 800b97a:	d206      	bcs.n	800b98a <__hexnan+0xb6>
 800b97c:	2d07      	cmp	r5, #7
 800b97e:	dc04      	bgt.n	800b98a <__hexnan+0xb6>
 800b980:	002a      	movs	r2, r5
 800b982:	0039      	movs	r1, r7
 800b984:	0020      	movs	r0, r4
 800b986:	f7ff ff7f 	bl	800b888 <L_shift>
 800b98a:	9b01      	ldr	r3, [sp, #4]
 800b98c:	429c      	cmp	r4, r3
 800b98e:	d935      	bls.n	800b9fc <__hexnan+0x128>
 800b990:	001a      	movs	r2, r3
 800b992:	0023      	movs	r3, r4
 800b994:	cb02      	ldmia	r3!, {r1}
 800b996:	c202      	stmia	r2!, {r1}
 800b998:	429e      	cmp	r6, r3
 800b99a:	d2fb      	bcs.n	800b994 <__hexnan+0xc0>
 800b99c:	9b02      	ldr	r3, [sp, #8]
 800b99e:	1c61      	adds	r1, r4, #1
 800b9a0:	1eda      	subs	r2, r3, #3
 800b9a2:	2304      	movs	r3, #4
 800b9a4:	4291      	cmp	r1, r2
 800b9a6:	d805      	bhi.n	800b9b4 <__hexnan+0xe0>
 800b9a8:	9b02      	ldr	r3, [sp, #8]
 800b9aa:	3b04      	subs	r3, #4
 800b9ac:	1b1b      	subs	r3, r3, r4
 800b9ae:	089b      	lsrs	r3, r3, #2
 800b9b0:	3301      	adds	r3, #1
 800b9b2:	009b      	lsls	r3, r3, #2
 800b9b4:	9a01      	ldr	r2, [sp, #4]
 800b9b6:	18d3      	adds	r3, r2, r3
 800b9b8:	2200      	movs	r2, #0
 800b9ba:	c304      	stmia	r3!, {r2}
 800b9bc:	429e      	cmp	r6, r3
 800b9be:	d2fc      	bcs.n	800b9ba <__hexnan+0xe6>
 800b9c0:	6833      	ldr	r3, [r6, #0]
 800b9c2:	2b00      	cmp	r3, #0
 800b9c4:	d104      	bne.n	800b9d0 <__hexnan+0xfc>
 800b9c6:	9b01      	ldr	r3, [sp, #4]
 800b9c8:	429e      	cmp	r6, r3
 800b9ca:	d126      	bne.n	800ba1a <__hexnan+0x146>
 800b9cc:	2301      	movs	r3, #1
 800b9ce:	6033      	str	r3, [r6, #0]
 800b9d0:	2005      	movs	r0, #5
 800b9d2:	e025      	b.n	800ba20 <__hexnan+0x14c>
 800b9d4:	9b03      	ldr	r3, [sp, #12]
 800b9d6:	3501      	adds	r5, #1
 800b9d8:	3301      	adds	r3, #1
 800b9da:	9303      	str	r3, [sp, #12]
 800b9dc:	2d08      	cmp	r5, #8
 800b9de:	dd06      	ble.n	800b9ee <__hexnan+0x11a>
 800b9e0:	9b01      	ldr	r3, [sp, #4]
 800b9e2:	429c      	cmp	r4, r3
 800b9e4:	d9bb      	bls.n	800b95e <__hexnan+0x8a>
 800b9e6:	2300      	movs	r3, #0
 800b9e8:	2501      	movs	r5, #1
 800b9ea:	3c04      	subs	r4, #4
 800b9ec:	6023      	str	r3, [r4, #0]
 800b9ee:	220f      	movs	r2, #15
 800b9f0:	6823      	ldr	r3, [r4, #0]
 800b9f2:	4010      	ands	r0, r2
 800b9f4:	011b      	lsls	r3, r3, #4
 800b9f6:	4318      	orrs	r0, r3
 800b9f8:	6020      	str	r0, [r4, #0]
 800b9fa:	e7b0      	b.n	800b95e <__hexnan+0x8a>
 800b9fc:	9b06      	ldr	r3, [sp, #24]
 800b9fe:	2b00      	cmp	r3, #0
 800ba00:	d0de      	beq.n	800b9c0 <__hexnan+0xec>
 800ba02:	2120      	movs	r1, #32
 800ba04:	9a06      	ldr	r2, [sp, #24]
 800ba06:	9b02      	ldr	r3, [sp, #8]
 800ba08:	1a89      	subs	r1, r1, r2
 800ba0a:	2201      	movs	r2, #1
 800ba0c:	4252      	negs	r2, r2
 800ba0e:	40ca      	lsrs	r2, r1
 800ba10:	3b04      	subs	r3, #4
 800ba12:	6819      	ldr	r1, [r3, #0]
 800ba14:	400a      	ands	r2, r1
 800ba16:	601a      	str	r2, [r3, #0]
 800ba18:	e7d2      	b.n	800b9c0 <__hexnan+0xec>
 800ba1a:	3e04      	subs	r6, #4
 800ba1c:	e7d0      	b.n	800b9c0 <__hexnan+0xec>
 800ba1e:	2004      	movs	r0, #4
 800ba20:	b00b      	add	sp, #44	; 0x2c
 800ba22:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800ba24 <_localeconv_r>:
 800ba24:	4800      	ldr	r0, [pc, #0]	; (800ba28 <_localeconv_r+0x4>)
 800ba26:	4770      	bx	lr
 800ba28:	20000164 	.word	0x20000164

0800ba2c <__ascii_mbtowc>:
 800ba2c:	b082      	sub	sp, #8
 800ba2e:	2900      	cmp	r1, #0
 800ba30:	d100      	bne.n	800ba34 <__ascii_mbtowc+0x8>
 800ba32:	a901      	add	r1, sp, #4
 800ba34:	1e10      	subs	r0, r2, #0
 800ba36:	d006      	beq.n	800ba46 <__ascii_mbtowc+0x1a>
 800ba38:	2b00      	cmp	r3, #0
 800ba3a:	d006      	beq.n	800ba4a <__ascii_mbtowc+0x1e>
 800ba3c:	7813      	ldrb	r3, [r2, #0]
 800ba3e:	600b      	str	r3, [r1, #0]
 800ba40:	7810      	ldrb	r0, [r2, #0]
 800ba42:	1e43      	subs	r3, r0, #1
 800ba44:	4198      	sbcs	r0, r3
 800ba46:	b002      	add	sp, #8
 800ba48:	4770      	bx	lr
 800ba4a:	2002      	movs	r0, #2
 800ba4c:	4240      	negs	r0, r0
 800ba4e:	e7fa      	b.n	800ba46 <__ascii_mbtowc+0x1a>

0800ba50 <memchr>:
 800ba50:	b2c9      	uxtb	r1, r1
 800ba52:	1882      	adds	r2, r0, r2
 800ba54:	4290      	cmp	r0, r2
 800ba56:	d101      	bne.n	800ba5c <memchr+0xc>
 800ba58:	2000      	movs	r0, #0
 800ba5a:	4770      	bx	lr
 800ba5c:	7803      	ldrb	r3, [r0, #0]
 800ba5e:	428b      	cmp	r3, r1
 800ba60:	d0fb      	beq.n	800ba5a <memchr+0xa>
 800ba62:	3001      	adds	r0, #1
 800ba64:	e7f6      	b.n	800ba54 <memchr+0x4>
	...

0800ba68 <__malloc_lock>:
 800ba68:	b510      	push	{r4, lr}
 800ba6a:	4802      	ldr	r0, [pc, #8]	; (800ba74 <__malloc_lock+0xc>)
 800ba6c:	f000 feb9 	bl	800c7e2 <__retarget_lock_acquire_recursive>
 800ba70:	bd10      	pop	{r4, pc}
 800ba72:	46c0      	nop			; (mov r8, r8)
 800ba74:	200004e4 	.word	0x200004e4

0800ba78 <__malloc_unlock>:
 800ba78:	b510      	push	{r4, lr}
 800ba7a:	4802      	ldr	r0, [pc, #8]	; (800ba84 <__malloc_unlock+0xc>)
 800ba7c:	f000 feb2 	bl	800c7e4 <__retarget_lock_release_recursive>
 800ba80:	bd10      	pop	{r4, pc}
 800ba82:	46c0      	nop			; (mov r8, r8)
 800ba84:	200004e4 	.word	0x200004e4

0800ba88 <_Balloc>:
 800ba88:	b570      	push	{r4, r5, r6, lr}
 800ba8a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800ba8c:	0006      	movs	r6, r0
 800ba8e:	000c      	movs	r4, r1
 800ba90:	2d00      	cmp	r5, #0
 800ba92:	d10e      	bne.n	800bab2 <_Balloc+0x2a>
 800ba94:	2010      	movs	r0, #16
 800ba96:	f7fc ff2f 	bl	80088f8 <malloc>
 800ba9a:	1e02      	subs	r2, r0, #0
 800ba9c:	6270      	str	r0, [r6, #36]	; 0x24
 800ba9e:	d104      	bne.n	800baaa <_Balloc+0x22>
 800baa0:	2166      	movs	r1, #102	; 0x66
 800baa2:	4b19      	ldr	r3, [pc, #100]	; (800bb08 <_Balloc+0x80>)
 800baa4:	4819      	ldr	r0, [pc, #100]	; (800bb0c <_Balloc+0x84>)
 800baa6:	f000 fe6d 	bl	800c784 <__assert_func>
 800baaa:	6045      	str	r5, [r0, #4]
 800baac:	6085      	str	r5, [r0, #8]
 800baae:	6005      	str	r5, [r0, #0]
 800bab0:	60c5      	str	r5, [r0, #12]
 800bab2:	6a75      	ldr	r5, [r6, #36]	; 0x24
 800bab4:	68eb      	ldr	r3, [r5, #12]
 800bab6:	2b00      	cmp	r3, #0
 800bab8:	d013      	beq.n	800bae2 <_Balloc+0x5a>
 800baba:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800babc:	00a2      	lsls	r2, r4, #2
 800babe:	68db      	ldr	r3, [r3, #12]
 800bac0:	189b      	adds	r3, r3, r2
 800bac2:	6818      	ldr	r0, [r3, #0]
 800bac4:	2800      	cmp	r0, #0
 800bac6:	d118      	bne.n	800bafa <_Balloc+0x72>
 800bac8:	2101      	movs	r1, #1
 800baca:	000d      	movs	r5, r1
 800bacc:	40a5      	lsls	r5, r4
 800bace:	1d6a      	adds	r2, r5, #5
 800bad0:	0030      	movs	r0, r6
 800bad2:	0092      	lsls	r2, r2, #2
 800bad4:	f000 fca1 	bl	800c41a <_calloc_r>
 800bad8:	2800      	cmp	r0, #0
 800bada:	d00c      	beq.n	800baf6 <_Balloc+0x6e>
 800badc:	6044      	str	r4, [r0, #4]
 800bade:	6085      	str	r5, [r0, #8]
 800bae0:	e00d      	b.n	800bafe <_Balloc+0x76>
 800bae2:	2221      	movs	r2, #33	; 0x21
 800bae4:	2104      	movs	r1, #4
 800bae6:	0030      	movs	r0, r6
 800bae8:	f000 fc97 	bl	800c41a <_calloc_r>
 800baec:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800baee:	60e8      	str	r0, [r5, #12]
 800baf0:	68db      	ldr	r3, [r3, #12]
 800baf2:	2b00      	cmp	r3, #0
 800baf4:	d1e1      	bne.n	800baba <_Balloc+0x32>
 800baf6:	2000      	movs	r0, #0
 800baf8:	bd70      	pop	{r4, r5, r6, pc}
 800bafa:	6802      	ldr	r2, [r0, #0]
 800bafc:	601a      	str	r2, [r3, #0]
 800bafe:	2300      	movs	r3, #0
 800bb00:	6103      	str	r3, [r0, #16]
 800bb02:	60c3      	str	r3, [r0, #12]
 800bb04:	e7f8      	b.n	800baf8 <_Balloc+0x70>
 800bb06:	46c0      	nop			; (mov r8, r8)
 800bb08:	0800d70d 	.word	0x0800d70d
 800bb0c:	0800d80c 	.word	0x0800d80c

0800bb10 <_Bfree>:
 800bb10:	b570      	push	{r4, r5, r6, lr}
 800bb12:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800bb14:	0005      	movs	r5, r0
 800bb16:	000c      	movs	r4, r1
 800bb18:	2e00      	cmp	r6, #0
 800bb1a:	d10e      	bne.n	800bb3a <_Bfree+0x2a>
 800bb1c:	2010      	movs	r0, #16
 800bb1e:	f7fc feeb 	bl	80088f8 <malloc>
 800bb22:	1e02      	subs	r2, r0, #0
 800bb24:	6268      	str	r0, [r5, #36]	; 0x24
 800bb26:	d104      	bne.n	800bb32 <_Bfree+0x22>
 800bb28:	218a      	movs	r1, #138	; 0x8a
 800bb2a:	4b09      	ldr	r3, [pc, #36]	; (800bb50 <_Bfree+0x40>)
 800bb2c:	4809      	ldr	r0, [pc, #36]	; (800bb54 <_Bfree+0x44>)
 800bb2e:	f000 fe29 	bl	800c784 <__assert_func>
 800bb32:	6046      	str	r6, [r0, #4]
 800bb34:	6086      	str	r6, [r0, #8]
 800bb36:	6006      	str	r6, [r0, #0]
 800bb38:	60c6      	str	r6, [r0, #12]
 800bb3a:	2c00      	cmp	r4, #0
 800bb3c:	d007      	beq.n	800bb4e <_Bfree+0x3e>
 800bb3e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800bb40:	6862      	ldr	r2, [r4, #4]
 800bb42:	68db      	ldr	r3, [r3, #12]
 800bb44:	0092      	lsls	r2, r2, #2
 800bb46:	189b      	adds	r3, r3, r2
 800bb48:	681a      	ldr	r2, [r3, #0]
 800bb4a:	6022      	str	r2, [r4, #0]
 800bb4c:	601c      	str	r4, [r3, #0]
 800bb4e:	bd70      	pop	{r4, r5, r6, pc}
 800bb50:	0800d70d 	.word	0x0800d70d
 800bb54:	0800d80c 	.word	0x0800d80c

0800bb58 <__multadd>:
 800bb58:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bb5a:	000e      	movs	r6, r1
 800bb5c:	9001      	str	r0, [sp, #4]
 800bb5e:	000c      	movs	r4, r1
 800bb60:	001d      	movs	r5, r3
 800bb62:	2000      	movs	r0, #0
 800bb64:	690f      	ldr	r7, [r1, #16]
 800bb66:	3614      	adds	r6, #20
 800bb68:	6833      	ldr	r3, [r6, #0]
 800bb6a:	3001      	adds	r0, #1
 800bb6c:	b299      	uxth	r1, r3
 800bb6e:	4351      	muls	r1, r2
 800bb70:	0c1b      	lsrs	r3, r3, #16
 800bb72:	4353      	muls	r3, r2
 800bb74:	1949      	adds	r1, r1, r5
 800bb76:	0c0d      	lsrs	r5, r1, #16
 800bb78:	195b      	adds	r3, r3, r5
 800bb7a:	0c1d      	lsrs	r5, r3, #16
 800bb7c:	b289      	uxth	r1, r1
 800bb7e:	041b      	lsls	r3, r3, #16
 800bb80:	185b      	adds	r3, r3, r1
 800bb82:	c608      	stmia	r6!, {r3}
 800bb84:	4287      	cmp	r7, r0
 800bb86:	dcef      	bgt.n	800bb68 <__multadd+0x10>
 800bb88:	2d00      	cmp	r5, #0
 800bb8a:	d022      	beq.n	800bbd2 <__multadd+0x7a>
 800bb8c:	68a3      	ldr	r3, [r4, #8]
 800bb8e:	42bb      	cmp	r3, r7
 800bb90:	dc19      	bgt.n	800bbc6 <__multadd+0x6e>
 800bb92:	6863      	ldr	r3, [r4, #4]
 800bb94:	9801      	ldr	r0, [sp, #4]
 800bb96:	1c59      	adds	r1, r3, #1
 800bb98:	f7ff ff76 	bl	800ba88 <_Balloc>
 800bb9c:	1e06      	subs	r6, r0, #0
 800bb9e:	d105      	bne.n	800bbac <__multadd+0x54>
 800bba0:	0002      	movs	r2, r0
 800bba2:	21b5      	movs	r1, #181	; 0xb5
 800bba4:	4b0c      	ldr	r3, [pc, #48]	; (800bbd8 <__multadd+0x80>)
 800bba6:	480d      	ldr	r0, [pc, #52]	; (800bbdc <__multadd+0x84>)
 800bba8:	f000 fdec 	bl	800c784 <__assert_func>
 800bbac:	0021      	movs	r1, r4
 800bbae:	6923      	ldr	r3, [r4, #16]
 800bbb0:	310c      	adds	r1, #12
 800bbb2:	1c9a      	adds	r2, r3, #2
 800bbb4:	0092      	lsls	r2, r2, #2
 800bbb6:	300c      	adds	r0, #12
 800bbb8:	f7fc fea8 	bl	800890c <memcpy>
 800bbbc:	0021      	movs	r1, r4
 800bbbe:	9801      	ldr	r0, [sp, #4]
 800bbc0:	f7ff ffa6 	bl	800bb10 <_Bfree>
 800bbc4:	0034      	movs	r4, r6
 800bbc6:	1d3b      	adds	r3, r7, #4
 800bbc8:	009b      	lsls	r3, r3, #2
 800bbca:	18e3      	adds	r3, r4, r3
 800bbcc:	605d      	str	r5, [r3, #4]
 800bbce:	1c7b      	adds	r3, r7, #1
 800bbd0:	6123      	str	r3, [r4, #16]
 800bbd2:	0020      	movs	r0, r4
 800bbd4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800bbd6:	46c0      	nop			; (mov r8, r8)
 800bbd8:	0800d77f 	.word	0x0800d77f
 800bbdc:	0800d80c 	.word	0x0800d80c

0800bbe0 <__s2b>:
 800bbe0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bbe2:	0006      	movs	r6, r0
 800bbe4:	0018      	movs	r0, r3
 800bbe6:	000c      	movs	r4, r1
 800bbe8:	3008      	adds	r0, #8
 800bbea:	2109      	movs	r1, #9
 800bbec:	9301      	str	r3, [sp, #4]
 800bbee:	0015      	movs	r5, r2
 800bbf0:	f7f4 fb2e 	bl	8000250 <__divsi3>
 800bbf4:	2301      	movs	r3, #1
 800bbf6:	2100      	movs	r1, #0
 800bbf8:	4283      	cmp	r3, r0
 800bbfa:	db0a      	blt.n	800bc12 <__s2b+0x32>
 800bbfc:	0030      	movs	r0, r6
 800bbfe:	f7ff ff43 	bl	800ba88 <_Balloc>
 800bc02:	1e01      	subs	r1, r0, #0
 800bc04:	d108      	bne.n	800bc18 <__s2b+0x38>
 800bc06:	0002      	movs	r2, r0
 800bc08:	4b19      	ldr	r3, [pc, #100]	; (800bc70 <__s2b+0x90>)
 800bc0a:	481a      	ldr	r0, [pc, #104]	; (800bc74 <__s2b+0x94>)
 800bc0c:	31ce      	adds	r1, #206	; 0xce
 800bc0e:	f000 fdb9 	bl	800c784 <__assert_func>
 800bc12:	005b      	lsls	r3, r3, #1
 800bc14:	3101      	adds	r1, #1
 800bc16:	e7ef      	b.n	800bbf8 <__s2b+0x18>
 800bc18:	9b08      	ldr	r3, [sp, #32]
 800bc1a:	6143      	str	r3, [r0, #20]
 800bc1c:	2301      	movs	r3, #1
 800bc1e:	6103      	str	r3, [r0, #16]
 800bc20:	2d09      	cmp	r5, #9
 800bc22:	dd18      	ble.n	800bc56 <__s2b+0x76>
 800bc24:	0023      	movs	r3, r4
 800bc26:	3309      	adds	r3, #9
 800bc28:	001f      	movs	r7, r3
 800bc2a:	9300      	str	r3, [sp, #0]
 800bc2c:	1964      	adds	r4, r4, r5
 800bc2e:	783b      	ldrb	r3, [r7, #0]
 800bc30:	220a      	movs	r2, #10
 800bc32:	0030      	movs	r0, r6
 800bc34:	3b30      	subs	r3, #48	; 0x30
 800bc36:	f7ff ff8f 	bl	800bb58 <__multadd>
 800bc3a:	3701      	adds	r7, #1
 800bc3c:	0001      	movs	r1, r0
 800bc3e:	42a7      	cmp	r7, r4
 800bc40:	d1f5      	bne.n	800bc2e <__s2b+0x4e>
 800bc42:	002c      	movs	r4, r5
 800bc44:	9b00      	ldr	r3, [sp, #0]
 800bc46:	3c08      	subs	r4, #8
 800bc48:	191c      	adds	r4, r3, r4
 800bc4a:	002f      	movs	r7, r5
 800bc4c:	9b01      	ldr	r3, [sp, #4]
 800bc4e:	429f      	cmp	r7, r3
 800bc50:	db04      	blt.n	800bc5c <__s2b+0x7c>
 800bc52:	0008      	movs	r0, r1
 800bc54:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800bc56:	2509      	movs	r5, #9
 800bc58:	340a      	adds	r4, #10
 800bc5a:	e7f6      	b.n	800bc4a <__s2b+0x6a>
 800bc5c:	1b63      	subs	r3, r4, r5
 800bc5e:	5ddb      	ldrb	r3, [r3, r7]
 800bc60:	220a      	movs	r2, #10
 800bc62:	0030      	movs	r0, r6
 800bc64:	3b30      	subs	r3, #48	; 0x30
 800bc66:	f7ff ff77 	bl	800bb58 <__multadd>
 800bc6a:	3701      	adds	r7, #1
 800bc6c:	0001      	movs	r1, r0
 800bc6e:	e7ed      	b.n	800bc4c <__s2b+0x6c>
 800bc70:	0800d77f 	.word	0x0800d77f
 800bc74:	0800d80c 	.word	0x0800d80c

0800bc78 <__hi0bits>:
 800bc78:	0003      	movs	r3, r0
 800bc7a:	0c02      	lsrs	r2, r0, #16
 800bc7c:	2000      	movs	r0, #0
 800bc7e:	4282      	cmp	r2, r0
 800bc80:	d101      	bne.n	800bc86 <__hi0bits+0xe>
 800bc82:	041b      	lsls	r3, r3, #16
 800bc84:	3010      	adds	r0, #16
 800bc86:	0e1a      	lsrs	r2, r3, #24
 800bc88:	d101      	bne.n	800bc8e <__hi0bits+0x16>
 800bc8a:	3008      	adds	r0, #8
 800bc8c:	021b      	lsls	r3, r3, #8
 800bc8e:	0f1a      	lsrs	r2, r3, #28
 800bc90:	d101      	bne.n	800bc96 <__hi0bits+0x1e>
 800bc92:	3004      	adds	r0, #4
 800bc94:	011b      	lsls	r3, r3, #4
 800bc96:	0f9a      	lsrs	r2, r3, #30
 800bc98:	d101      	bne.n	800bc9e <__hi0bits+0x26>
 800bc9a:	3002      	adds	r0, #2
 800bc9c:	009b      	lsls	r3, r3, #2
 800bc9e:	2b00      	cmp	r3, #0
 800bca0:	db03      	blt.n	800bcaa <__hi0bits+0x32>
 800bca2:	3001      	adds	r0, #1
 800bca4:	005b      	lsls	r3, r3, #1
 800bca6:	d400      	bmi.n	800bcaa <__hi0bits+0x32>
 800bca8:	2020      	movs	r0, #32
 800bcaa:	4770      	bx	lr

0800bcac <__lo0bits>:
 800bcac:	6803      	ldr	r3, [r0, #0]
 800bcae:	0002      	movs	r2, r0
 800bcb0:	2107      	movs	r1, #7
 800bcb2:	0018      	movs	r0, r3
 800bcb4:	4008      	ands	r0, r1
 800bcb6:	420b      	tst	r3, r1
 800bcb8:	d00d      	beq.n	800bcd6 <__lo0bits+0x2a>
 800bcba:	3906      	subs	r1, #6
 800bcbc:	2000      	movs	r0, #0
 800bcbe:	420b      	tst	r3, r1
 800bcc0:	d105      	bne.n	800bcce <__lo0bits+0x22>
 800bcc2:	3002      	adds	r0, #2
 800bcc4:	4203      	tst	r3, r0
 800bcc6:	d003      	beq.n	800bcd0 <__lo0bits+0x24>
 800bcc8:	40cb      	lsrs	r3, r1
 800bcca:	0008      	movs	r0, r1
 800bccc:	6013      	str	r3, [r2, #0]
 800bcce:	4770      	bx	lr
 800bcd0:	089b      	lsrs	r3, r3, #2
 800bcd2:	6013      	str	r3, [r2, #0]
 800bcd4:	e7fb      	b.n	800bcce <__lo0bits+0x22>
 800bcd6:	b299      	uxth	r1, r3
 800bcd8:	2900      	cmp	r1, #0
 800bcda:	d101      	bne.n	800bce0 <__lo0bits+0x34>
 800bcdc:	2010      	movs	r0, #16
 800bcde:	0c1b      	lsrs	r3, r3, #16
 800bce0:	b2d9      	uxtb	r1, r3
 800bce2:	2900      	cmp	r1, #0
 800bce4:	d101      	bne.n	800bcea <__lo0bits+0x3e>
 800bce6:	3008      	adds	r0, #8
 800bce8:	0a1b      	lsrs	r3, r3, #8
 800bcea:	0719      	lsls	r1, r3, #28
 800bcec:	d101      	bne.n	800bcf2 <__lo0bits+0x46>
 800bcee:	3004      	adds	r0, #4
 800bcf0:	091b      	lsrs	r3, r3, #4
 800bcf2:	0799      	lsls	r1, r3, #30
 800bcf4:	d101      	bne.n	800bcfa <__lo0bits+0x4e>
 800bcf6:	3002      	adds	r0, #2
 800bcf8:	089b      	lsrs	r3, r3, #2
 800bcfa:	07d9      	lsls	r1, r3, #31
 800bcfc:	d4e9      	bmi.n	800bcd2 <__lo0bits+0x26>
 800bcfe:	3001      	adds	r0, #1
 800bd00:	085b      	lsrs	r3, r3, #1
 800bd02:	d1e6      	bne.n	800bcd2 <__lo0bits+0x26>
 800bd04:	2020      	movs	r0, #32
 800bd06:	e7e2      	b.n	800bcce <__lo0bits+0x22>

0800bd08 <__i2b>:
 800bd08:	b510      	push	{r4, lr}
 800bd0a:	000c      	movs	r4, r1
 800bd0c:	2101      	movs	r1, #1
 800bd0e:	f7ff febb 	bl	800ba88 <_Balloc>
 800bd12:	2800      	cmp	r0, #0
 800bd14:	d106      	bne.n	800bd24 <__i2b+0x1c>
 800bd16:	21a0      	movs	r1, #160	; 0xa0
 800bd18:	0002      	movs	r2, r0
 800bd1a:	4b04      	ldr	r3, [pc, #16]	; (800bd2c <__i2b+0x24>)
 800bd1c:	4804      	ldr	r0, [pc, #16]	; (800bd30 <__i2b+0x28>)
 800bd1e:	0049      	lsls	r1, r1, #1
 800bd20:	f000 fd30 	bl	800c784 <__assert_func>
 800bd24:	2301      	movs	r3, #1
 800bd26:	6144      	str	r4, [r0, #20]
 800bd28:	6103      	str	r3, [r0, #16]
 800bd2a:	bd10      	pop	{r4, pc}
 800bd2c:	0800d77f 	.word	0x0800d77f
 800bd30:	0800d80c 	.word	0x0800d80c

0800bd34 <__multiply>:
 800bd34:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bd36:	690b      	ldr	r3, [r1, #16]
 800bd38:	0014      	movs	r4, r2
 800bd3a:	6912      	ldr	r2, [r2, #16]
 800bd3c:	000d      	movs	r5, r1
 800bd3e:	b089      	sub	sp, #36	; 0x24
 800bd40:	4293      	cmp	r3, r2
 800bd42:	da01      	bge.n	800bd48 <__multiply+0x14>
 800bd44:	0025      	movs	r5, r4
 800bd46:	000c      	movs	r4, r1
 800bd48:	692f      	ldr	r7, [r5, #16]
 800bd4a:	6926      	ldr	r6, [r4, #16]
 800bd4c:	6869      	ldr	r1, [r5, #4]
 800bd4e:	19bb      	adds	r3, r7, r6
 800bd50:	9302      	str	r3, [sp, #8]
 800bd52:	68ab      	ldr	r3, [r5, #8]
 800bd54:	19ba      	adds	r2, r7, r6
 800bd56:	4293      	cmp	r3, r2
 800bd58:	da00      	bge.n	800bd5c <__multiply+0x28>
 800bd5a:	3101      	adds	r1, #1
 800bd5c:	f7ff fe94 	bl	800ba88 <_Balloc>
 800bd60:	9001      	str	r0, [sp, #4]
 800bd62:	2800      	cmp	r0, #0
 800bd64:	d106      	bne.n	800bd74 <__multiply+0x40>
 800bd66:	215e      	movs	r1, #94	; 0x5e
 800bd68:	0002      	movs	r2, r0
 800bd6a:	4b48      	ldr	r3, [pc, #288]	; (800be8c <__multiply+0x158>)
 800bd6c:	4848      	ldr	r0, [pc, #288]	; (800be90 <__multiply+0x15c>)
 800bd6e:	31ff      	adds	r1, #255	; 0xff
 800bd70:	f000 fd08 	bl	800c784 <__assert_func>
 800bd74:	9b01      	ldr	r3, [sp, #4]
 800bd76:	2200      	movs	r2, #0
 800bd78:	3314      	adds	r3, #20
 800bd7a:	469c      	mov	ip, r3
 800bd7c:	19bb      	adds	r3, r7, r6
 800bd7e:	009b      	lsls	r3, r3, #2
 800bd80:	4463      	add	r3, ip
 800bd82:	9303      	str	r3, [sp, #12]
 800bd84:	4663      	mov	r3, ip
 800bd86:	9903      	ldr	r1, [sp, #12]
 800bd88:	428b      	cmp	r3, r1
 800bd8a:	d32c      	bcc.n	800bde6 <__multiply+0xb2>
 800bd8c:	002b      	movs	r3, r5
 800bd8e:	0022      	movs	r2, r4
 800bd90:	3314      	adds	r3, #20
 800bd92:	00bf      	lsls	r7, r7, #2
 800bd94:	3214      	adds	r2, #20
 800bd96:	9306      	str	r3, [sp, #24]
 800bd98:	00b6      	lsls	r6, r6, #2
 800bd9a:	19db      	adds	r3, r3, r7
 800bd9c:	9304      	str	r3, [sp, #16]
 800bd9e:	1993      	adds	r3, r2, r6
 800bda0:	9307      	str	r3, [sp, #28]
 800bda2:	2304      	movs	r3, #4
 800bda4:	9305      	str	r3, [sp, #20]
 800bda6:	002b      	movs	r3, r5
 800bda8:	9904      	ldr	r1, [sp, #16]
 800bdaa:	3315      	adds	r3, #21
 800bdac:	9200      	str	r2, [sp, #0]
 800bdae:	4299      	cmp	r1, r3
 800bdb0:	d305      	bcc.n	800bdbe <__multiply+0x8a>
 800bdb2:	1b4b      	subs	r3, r1, r5
 800bdb4:	3b15      	subs	r3, #21
 800bdb6:	089b      	lsrs	r3, r3, #2
 800bdb8:	3301      	adds	r3, #1
 800bdba:	009b      	lsls	r3, r3, #2
 800bdbc:	9305      	str	r3, [sp, #20]
 800bdbe:	9b07      	ldr	r3, [sp, #28]
 800bdc0:	9a00      	ldr	r2, [sp, #0]
 800bdc2:	429a      	cmp	r2, r3
 800bdc4:	d311      	bcc.n	800bdea <__multiply+0xb6>
 800bdc6:	9b02      	ldr	r3, [sp, #8]
 800bdc8:	2b00      	cmp	r3, #0
 800bdca:	dd06      	ble.n	800bdda <__multiply+0xa6>
 800bdcc:	9b03      	ldr	r3, [sp, #12]
 800bdce:	3b04      	subs	r3, #4
 800bdd0:	9303      	str	r3, [sp, #12]
 800bdd2:	681b      	ldr	r3, [r3, #0]
 800bdd4:	9300      	str	r3, [sp, #0]
 800bdd6:	2b00      	cmp	r3, #0
 800bdd8:	d053      	beq.n	800be82 <__multiply+0x14e>
 800bdda:	9b01      	ldr	r3, [sp, #4]
 800bddc:	9a02      	ldr	r2, [sp, #8]
 800bdde:	0018      	movs	r0, r3
 800bde0:	611a      	str	r2, [r3, #16]
 800bde2:	b009      	add	sp, #36	; 0x24
 800bde4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bde6:	c304      	stmia	r3!, {r2}
 800bde8:	e7cd      	b.n	800bd86 <__multiply+0x52>
 800bdea:	9b00      	ldr	r3, [sp, #0]
 800bdec:	681b      	ldr	r3, [r3, #0]
 800bdee:	b298      	uxth	r0, r3
 800bdf0:	2800      	cmp	r0, #0
 800bdf2:	d01b      	beq.n	800be2c <__multiply+0xf8>
 800bdf4:	4667      	mov	r7, ip
 800bdf6:	2400      	movs	r4, #0
 800bdf8:	9e06      	ldr	r6, [sp, #24]
 800bdfa:	ce02      	ldmia	r6!, {r1}
 800bdfc:	683a      	ldr	r2, [r7, #0]
 800bdfe:	b28b      	uxth	r3, r1
 800be00:	4343      	muls	r3, r0
 800be02:	b292      	uxth	r2, r2
 800be04:	189b      	adds	r3, r3, r2
 800be06:	191b      	adds	r3, r3, r4
 800be08:	0c0c      	lsrs	r4, r1, #16
 800be0a:	4344      	muls	r4, r0
 800be0c:	683a      	ldr	r2, [r7, #0]
 800be0e:	0c11      	lsrs	r1, r2, #16
 800be10:	1861      	adds	r1, r4, r1
 800be12:	0c1c      	lsrs	r4, r3, #16
 800be14:	1909      	adds	r1, r1, r4
 800be16:	0c0c      	lsrs	r4, r1, #16
 800be18:	b29b      	uxth	r3, r3
 800be1a:	0409      	lsls	r1, r1, #16
 800be1c:	430b      	orrs	r3, r1
 800be1e:	c708      	stmia	r7!, {r3}
 800be20:	9b04      	ldr	r3, [sp, #16]
 800be22:	42b3      	cmp	r3, r6
 800be24:	d8e9      	bhi.n	800bdfa <__multiply+0xc6>
 800be26:	4663      	mov	r3, ip
 800be28:	9a05      	ldr	r2, [sp, #20]
 800be2a:	509c      	str	r4, [r3, r2]
 800be2c:	9b00      	ldr	r3, [sp, #0]
 800be2e:	681b      	ldr	r3, [r3, #0]
 800be30:	0c1e      	lsrs	r6, r3, #16
 800be32:	d020      	beq.n	800be76 <__multiply+0x142>
 800be34:	4663      	mov	r3, ip
 800be36:	002c      	movs	r4, r5
 800be38:	4660      	mov	r0, ip
 800be3a:	2700      	movs	r7, #0
 800be3c:	681b      	ldr	r3, [r3, #0]
 800be3e:	3414      	adds	r4, #20
 800be40:	6822      	ldr	r2, [r4, #0]
 800be42:	b29b      	uxth	r3, r3
 800be44:	b291      	uxth	r1, r2
 800be46:	4371      	muls	r1, r6
 800be48:	6802      	ldr	r2, [r0, #0]
 800be4a:	0c12      	lsrs	r2, r2, #16
 800be4c:	1889      	adds	r1, r1, r2
 800be4e:	19cf      	adds	r7, r1, r7
 800be50:	0439      	lsls	r1, r7, #16
 800be52:	430b      	orrs	r3, r1
 800be54:	6003      	str	r3, [r0, #0]
 800be56:	cc02      	ldmia	r4!, {r1}
 800be58:	6843      	ldr	r3, [r0, #4]
 800be5a:	0c09      	lsrs	r1, r1, #16
 800be5c:	4371      	muls	r1, r6
 800be5e:	b29b      	uxth	r3, r3
 800be60:	0c3f      	lsrs	r7, r7, #16
 800be62:	18cb      	adds	r3, r1, r3
 800be64:	9a04      	ldr	r2, [sp, #16]
 800be66:	19db      	adds	r3, r3, r7
 800be68:	0c1f      	lsrs	r7, r3, #16
 800be6a:	3004      	adds	r0, #4
 800be6c:	42a2      	cmp	r2, r4
 800be6e:	d8e7      	bhi.n	800be40 <__multiply+0x10c>
 800be70:	4662      	mov	r2, ip
 800be72:	9905      	ldr	r1, [sp, #20]
 800be74:	5053      	str	r3, [r2, r1]
 800be76:	9b00      	ldr	r3, [sp, #0]
 800be78:	3304      	adds	r3, #4
 800be7a:	9300      	str	r3, [sp, #0]
 800be7c:	2304      	movs	r3, #4
 800be7e:	449c      	add	ip, r3
 800be80:	e79d      	b.n	800bdbe <__multiply+0x8a>
 800be82:	9b02      	ldr	r3, [sp, #8]
 800be84:	3b01      	subs	r3, #1
 800be86:	9302      	str	r3, [sp, #8]
 800be88:	e79d      	b.n	800bdc6 <__multiply+0x92>
 800be8a:	46c0      	nop			; (mov r8, r8)
 800be8c:	0800d77f 	.word	0x0800d77f
 800be90:	0800d80c 	.word	0x0800d80c

0800be94 <__pow5mult>:
 800be94:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800be96:	2303      	movs	r3, #3
 800be98:	0015      	movs	r5, r2
 800be9a:	0007      	movs	r7, r0
 800be9c:	000e      	movs	r6, r1
 800be9e:	401a      	ands	r2, r3
 800bea0:	421d      	tst	r5, r3
 800bea2:	d008      	beq.n	800beb6 <__pow5mult+0x22>
 800bea4:	4925      	ldr	r1, [pc, #148]	; (800bf3c <__pow5mult+0xa8>)
 800bea6:	3a01      	subs	r2, #1
 800bea8:	0092      	lsls	r2, r2, #2
 800beaa:	5852      	ldr	r2, [r2, r1]
 800beac:	2300      	movs	r3, #0
 800beae:	0031      	movs	r1, r6
 800beb0:	f7ff fe52 	bl	800bb58 <__multadd>
 800beb4:	0006      	movs	r6, r0
 800beb6:	10ad      	asrs	r5, r5, #2
 800beb8:	d03d      	beq.n	800bf36 <__pow5mult+0xa2>
 800beba:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 800bebc:	2c00      	cmp	r4, #0
 800bebe:	d10f      	bne.n	800bee0 <__pow5mult+0x4c>
 800bec0:	2010      	movs	r0, #16
 800bec2:	f7fc fd19 	bl	80088f8 <malloc>
 800bec6:	1e02      	subs	r2, r0, #0
 800bec8:	6278      	str	r0, [r7, #36]	; 0x24
 800beca:	d105      	bne.n	800bed8 <__pow5mult+0x44>
 800becc:	21d7      	movs	r1, #215	; 0xd7
 800bece:	4b1c      	ldr	r3, [pc, #112]	; (800bf40 <__pow5mult+0xac>)
 800bed0:	481c      	ldr	r0, [pc, #112]	; (800bf44 <__pow5mult+0xb0>)
 800bed2:	0049      	lsls	r1, r1, #1
 800bed4:	f000 fc56 	bl	800c784 <__assert_func>
 800bed8:	6044      	str	r4, [r0, #4]
 800beda:	6084      	str	r4, [r0, #8]
 800bedc:	6004      	str	r4, [r0, #0]
 800bede:	60c4      	str	r4, [r0, #12]
 800bee0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bee2:	689c      	ldr	r4, [r3, #8]
 800bee4:	9301      	str	r3, [sp, #4]
 800bee6:	2c00      	cmp	r4, #0
 800bee8:	d108      	bne.n	800befc <__pow5mult+0x68>
 800beea:	0038      	movs	r0, r7
 800beec:	4916      	ldr	r1, [pc, #88]	; (800bf48 <__pow5mult+0xb4>)
 800beee:	f7ff ff0b 	bl	800bd08 <__i2b>
 800bef2:	9b01      	ldr	r3, [sp, #4]
 800bef4:	0004      	movs	r4, r0
 800bef6:	6098      	str	r0, [r3, #8]
 800bef8:	2300      	movs	r3, #0
 800befa:	6003      	str	r3, [r0, #0]
 800befc:	2301      	movs	r3, #1
 800befe:	421d      	tst	r5, r3
 800bf00:	d00a      	beq.n	800bf18 <__pow5mult+0x84>
 800bf02:	0031      	movs	r1, r6
 800bf04:	0022      	movs	r2, r4
 800bf06:	0038      	movs	r0, r7
 800bf08:	f7ff ff14 	bl	800bd34 <__multiply>
 800bf0c:	0031      	movs	r1, r6
 800bf0e:	9001      	str	r0, [sp, #4]
 800bf10:	0038      	movs	r0, r7
 800bf12:	f7ff fdfd 	bl	800bb10 <_Bfree>
 800bf16:	9e01      	ldr	r6, [sp, #4]
 800bf18:	106d      	asrs	r5, r5, #1
 800bf1a:	d00c      	beq.n	800bf36 <__pow5mult+0xa2>
 800bf1c:	6820      	ldr	r0, [r4, #0]
 800bf1e:	2800      	cmp	r0, #0
 800bf20:	d107      	bne.n	800bf32 <__pow5mult+0x9e>
 800bf22:	0022      	movs	r2, r4
 800bf24:	0021      	movs	r1, r4
 800bf26:	0038      	movs	r0, r7
 800bf28:	f7ff ff04 	bl	800bd34 <__multiply>
 800bf2c:	2300      	movs	r3, #0
 800bf2e:	6020      	str	r0, [r4, #0]
 800bf30:	6003      	str	r3, [r0, #0]
 800bf32:	0004      	movs	r4, r0
 800bf34:	e7e2      	b.n	800befc <__pow5mult+0x68>
 800bf36:	0030      	movs	r0, r6
 800bf38:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800bf3a:	46c0      	nop			; (mov r8, r8)
 800bf3c:	0800d958 	.word	0x0800d958
 800bf40:	0800d70d 	.word	0x0800d70d
 800bf44:	0800d80c 	.word	0x0800d80c
 800bf48:	00000271 	.word	0x00000271

0800bf4c <__lshift>:
 800bf4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bf4e:	000c      	movs	r4, r1
 800bf50:	0017      	movs	r7, r2
 800bf52:	6923      	ldr	r3, [r4, #16]
 800bf54:	1155      	asrs	r5, r2, #5
 800bf56:	b087      	sub	sp, #28
 800bf58:	18eb      	adds	r3, r5, r3
 800bf5a:	9302      	str	r3, [sp, #8]
 800bf5c:	3301      	adds	r3, #1
 800bf5e:	9301      	str	r3, [sp, #4]
 800bf60:	6849      	ldr	r1, [r1, #4]
 800bf62:	68a3      	ldr	r3, [r4, #8]
 800bf64:	9004      	str	r0, [sp, #16]
 800bf66:	9a01      	ldr	r2, [sp, #4]
 800bf68:	4293      	cmp	r3, r2
 800bf6a:	db10      	blt.n	800bf8e <__lshift+0x42>
 800bf6c:	9804      	ldr	r0, [sp, #16]
 800bf6e:	f7ff fd8b 	bl	800ba88 <_Balloc>
 800bf72:	2300      	movs	r3, #0
 800bf74:	0002      	movs	r2, r0
 800bf76:	0006      	movs	r6, r0
 800bf78:	0019      	movs	r1, r3
 800bf7a:	3214      	adds	r2, #20
 800bf7c:	4298      	cmp	r0, r3
 800bf7e:	d10c      	bne.n	800bf9a <__lshift+0x4e>
 800bf80:	21da      	movs	r1, #218	; 0xda
 800bf82:	0002      	movs	r2, r0
 800bf84:	4b26      	ldr	r3, [pc, #152]	; (800c020 <__lshift+0xd4>)
 800bf86:	4827      	ldr	r0, [pc, #156]	; (800c024 <__lshift+0xd8>)
 800bf88:	31ff      	adds	r1, #255	; 0xff
 800bf8a:	f000 fbfb 	bl	800c784 <__assert_func>
 800bf8e:	3101      	adds	r1, #1
 800bf90:	005b      	lsls	r3, r3, #1
 800bf92:	e7e8      	b.n	800bf66 <__lshift+0x1a>
 800bf94:	0098      	lsls	r0, r3, #2
 800bf96:	5011      	str	r1, [r2, r0]
 800bf98:	3301      	adds	r3, #1
 800bf9a:	42ab      	cmp	r3, r5
 800bf9c:	dbfa      	blt.n	800bf94 <__lshift+0x48>
 800bf9e:	43eb      	mvns	r3, r5
 800bfa0:	17db      	asrs	r3, r3, #31
 800bfa2:	401d      	ands	r5, r3
 800bfa4:	211f      	movs	r1, #31
 800bfa6:	0023      	movs	r3, r4
 800bfa8:	0038      	movs	r0, r7
 800bfaa:	00ad      	lsls	r5, r5, #2
 800bfac:	1955      	adds	r5, r2, r5
 800bfae:	6922      	ldr	r2, [r4, #16]
 800bfb0:	3314      	adds	r3, #20
 800bfb2:	0092      	lsls	r2, r2, #2
 800bfb4:	4008      	ands	r0, r1
 800bfb6:	4684      	mov	ip, r0
 800bfb8:	189a      	adds	r2, r3, r2
 800bfba:	420f      	tst	r7, r1
 800bfbc:	d02a      	beq.n	800c014 <__lshift+0xc8>
 800bfbe:	3101      	adds	r1, #1
 800bfc0:	1a09      	subs	r1, r1, r0
 800bfc2:	9105      	str	r1, [sp, #20]
 800bfc4:	2100      	movs	r1, #0
 800bfc6:	9503      	str	r5, [sp, #12]
 800bfc8:	4667      	mov	r7, ip
 800bfca:	6818      	ldr	r0, [r3, #0]
 800bfcc:	40b8      	lsls	r0, r7
 800bfce:	4301      	orrs	r1, r0
 800bfd0:	9803      	ldr	r0, [sp, #12]
 800bfd2:	c002      	stmia	r0!, {r1}
 800bfd4:	cb02      	ldmia	r3!, {r1}
 800bfd6:	9003      	str	r0, [sp, #12]
 800bfd8:	9805      	ldr	r0, [sp, #20]
 800bfda:	40c1      	lsrs	r1, r0
 800bfdc:	429a      	cmp	r2, r3
 800bfde:	d8f3      	bhi.n	800bfc8 <__lshift+0x7c>
 800bfe0:	0020      	movs	r0, r4
 800bfe2:	3015      	adds	r0, #21
 800bfe4:	2304      	movs	r3, #4
 800bfe6:	4282      	cmp	r2, r0
 800bfe8:	d304      	bcc.n	800bff4 <__lshift+0xa8>
 800bfea:	1b13      	subs	r3, r2, r4
 800bfec:	3b15      	subs	r3, #21
 800bfee:	089b      	lsrs	r3, r3, #2
 800bff0:	3301      	adds	r3, #1
 800bff2:	009b      	lsls	r3, r3, #2
 800bff4:	50e9      	str	r1, [r5, r3]
 800bff6:	2900      	cmp	r1, #0
 800bff8:	d002      	beq.n	800c000 <__lshift+0xb4>
 800bffa:	9b02      	ldr	r3, [sp, #8]
 800bffc:	3302      	adds	r3, #2
 800bffe:	9301      	str	r3, [sp, #4]
 800c000:	9b01      	ldr	r3, [sp, #4]
 800c002:	9804      	ldr	r0, [sp, #16]
 800c004:	3b01      	subs	r3, #1
 800c006:	0021      	movs	r1, r4
 800c008:	6133      	str	r3, [r6, #16]
 800c00a:	f7ff fd81 	bl	800bb10 <_Bfree>
 800c00e:	0030      	movs	r0, r6
 800c010:	b007      	add	sp, #28
 800c012:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c014:	cb02      	ldmia	r3!, {r1}
 800c016:	c502      	stmia	r5!, {r1}
 800c018:	429a      	cmp	r2, r3
 800c01a:	d8fb      	bhi.n	800c014 <__lshift+0xc8>
 800c01c:	e7f0      	b.n	800c000 <__lshift+0xb4>
 800c01e:	46c0      	nop			; (mov r8, r8)
 800c020:	0800d77f 	.word	0x0800d77f
 800c024:	0800d80c 	.word	0x0800d80c

0800c028 <__mcmp>:
 800c028:	6902      	ldr	r2, [r0, #16]
 800c02a:	690b      	ldr	r3, [r1, #16]
 800c02c:	b530      	push	{r4, r5, lr}
 800c02e:	0004      	movs	r4, r0
 800c030:	1ad0      	subs	r0, r2, r3
 800c032:	429a      	cmp	r2, r3
 800c034:	d10d      	bne.n	800c052 <__mcmp+0x2a>
 800c036:	009b      	lsls	r3, r3, #2
 800c038:	3414      	adds	r4, #20
 800c03a:	3114      	adds	r1, #20
 800c03c:	18e2      	adds	r2, r4, r3
 800c03e:	18c9      	adds	r1, r1, r3
 800c040:	3a04      	subs	r2, #4
 800c042:	3904      	subs	r1, #4
 800c044:	6815      	ldr	r5, [r2, #0]
 800c046:	680b      	ldr	r3, [r1, #0]
 800c048:	429d      	cmp	r5, r3
 800c04a:	d003      	beq.n	800c054 <__mcmp+0x2c>
 800c04c:	2001      	movs	r0, #1
 800c04e:	429d      	cmp	r5, r3
 800c050:	d303      	bcc.n	800c05a <__mcmp+0x32>
 800c052:	bd30      	pop	{r4, r5, pc}
 800c054:	4294      	cmp	r4, r2
 800c056:	d3f3      	bcc.n	800c040 <__mcmp+0x18>
 800c058:	e7fb      	b.n	800c052 <__mcmp+0x2a>
 800c05a:	4240      	negs	r0, r0
 800c05c:	e7f9      	b.n	800c052 <__mcmp+0x2a>
	...

0800c060 <__mdiff>:
 800c060:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c062:	000e      	movs	r6, r1
 800c064:	0007      	movs	r7, r0
 800c066:	0011      	movs	r1, r2
 800c068:	0030      	movs	r0, r6
 800c06a:	b087      	sub	sp, #28
 800c06c:	0014      	movs	r4, r2
 800c06e:	f7ff ffdb 	bl	800c028 <__mcmp>
 800c072:	1e05      	subs	r5, r0, #0
 800c074:	d110      	bne.n	800c098 <__mdiff+0x38>
 800c076:	0001      	movs	r1, r0
 800c078:	0038      	movs	r0, r7
 800c07a:	f7ff fd05 	bl	800ba88 <_Balloc>
 800c07e:	1e02      	subs	r2, r0, #0
 800c080:	d104      	bne.n	800c08c <__mdiff+0x2c>
 800c082:	4b40      	ldr	r3, [pc, #256]	; (800c184 <__mdiff+0x124>)
 800c084:	4940      	ldr	r1, [pc, #256]	; (800c188 <__mdiff+0x128>)
 800c086:	4841      	ldr	r0, [pc, #260]	; (800c18c <__mdiff+0x12c>)
 800c088:	f000 fb7c 	bl	800c784 <__assert_func>
 800c08c:	2301      	movs	r3, #1
 800c08e:	6145      	str	r5, [r0, #20]
 800c090:	6103      	str	r3, [r0, #16]
 800c092:	0010      	movs	r0, r2
 800c094:	b007      	add	sp, #28
 800c096:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c098:	2301      	movs	r3, #1
 800c09a:	9301      	str	r3, [sp, #4]
 800c09c:	2800      	cmp	r0, #0
 800c09e:	db04      	blt.n	800c0aa <__mdiff+0x4a>
 800c0a0:	0023      	movs	r3, r4
 800c0a2:	0034      	movs	r4, r6
 800c0a4:	001e      	movs	r6, r3
 800c0a6:	2300      	movs	r3, #0
 800c0a8:	9301      	str	r3, [sp, #4]
 800c0aa:	0038      	movs	r0, r7
 800c0ac:	6861      	ldr	r1, [r4, #4]
 800c0ae:	f7ff fceb 	bl	800ba88 <_Balloc>
 800c0b2:	1e02      	subs	r2, r0, #0
 800c0b4:	d103      	bne.n	800c0be <__mdiff+0x5e>
 800c0b6:	2190      	movs	r1, #144	; 0x90
 800c0b8:	4b32      	ldr	r3, [pc, #200]	; (800c184 <__mdiff+0x124>)
 800c0ba:	0089      	lsls	r1, r1, #2
 800c0bc:	e7e3      	b.n	800c086 <__mdiff+0x26>
 800c0be:	9b01      	ldr	r3, [sp, #4]
 800c0c0:	2700      	movs	r7, #0
 800c0c2:	60c3      	str	r3, [r0, #12]
 800c0c4:	6920      	ldr	r0, [r4, #16]
 800c0c6:	3414      	adds	r4, #20
 800c0c8:	9401      	str	r4, [sp, #4]
 800c0ca:	9b01      	ldr	r3, [sp, #4]
 800c0cc:	0084      	lsls	r4, r0, #2
 800c0ce:	191b      	adds	r3, r3, r4
 800c0d0:	0034      	movs	r4, r6
 800c0d2:	9302      	str	r3, [sp, #8]
 800c0d4:	6933      	ldr	r3, [r6, #16]
 800c0d6:	3414      	adds	r4, #20
 800c0d8:	0099      	lsls	r1, r3, #2
 800c0da:	1863      	adds	r3, r4, r1
 800c0dc:	9303      	str	r3, [sp, #12]
 800c0de:	0013      	movs	r3, r2
 800c0e0:	3314      	adds	r3, #20
 800c0e2:	469c      	mov	ip, r3
 800c0e4:	9305      	str	r3, [sp, #20]
 800c0e6:	9b01      	ldr	r3, [sp, #4]
 800c0e8:	9304      	str	r3, [sp, #16]
 800c0ea:	9b04      	ldr	r3, [sp, #16]
 800c0ec:	cc02      	ldmia	r4!, {r1}
 800c0ee:	cb20      	ldmia	r3!, {r5}
 800c0f0:	9304      	str	r3, [sp, #16]
 800c0f2:	b2ab      	uxth	r3, r5
 800c0f4:	19df      	adds	r7, r3, r7
 800c0f6:	b28b      	uxth	r3, r1
 800c0f8:	1afb      	subs	r3, r7, r3
 800c0fa:	0c09      	lsrs	r1, r1, #16
 800c0fc:	0c2d      	lsrs	r5, r5, #16
 800c0fe:	1a6d      	subs	r5, r5, r1
 800c100:	1419      	asrs	r1, r3, #16
 800c102:	186d      	adds	r5, r5, r1
 800c104:	4661      	mov	r1, ip
 800c106:	142f      	asrs	r7, r5, #16
 800c108:	b29b      	uxth	r3, r3
 800c10a:	042d      	lsls	r5, r5, #16
 800c10c:	432b      	orrs	r3, r5
 800c10e:	c108      	stmia	r1!, {r3}
 800c110:	9b03      	ldr	r3, [sp, #12]
 800c112:	468c      	mov	ip, r1
 800c114:	42a3      	cmp	r3, r4
 800c116:	d8e8      	bhi.n	800c0ea <__mdiff+0x8a>
 800c118:	0031      	movs	r1, r6
 800c11a:	9c03      	ldr	r4, [sp, #12]
 800c11c:	3115      	adds	r1, #21
 800c11e:	2304      	movs	r3, #4
 800c120:	428c      	cmp	r4, r1
 800c122:	d304      	bcc.n	800c12e <__mdiff+0xce>
 800c124:	1ba3      	subs	r3, r4, r6
 800c126:	3b15      	subs	r3, #21
 800c128:	089b      	lsrs	r3, r3, #2
 800c12a:	3301      	adds	r3, #1
 800c12c:	009b      	lsls	r3, r3, #2
 800c12e:	9901      	ldr	r1, [sp, #4]
 800c130:	18cc      	adds	r4, r1, r3
 800c132:	9905      	ldr	r1, [sp, #20]
 800c134:	0026      	movs	r6, r4
 800c136:	18cb      	adds	r3, r1, r3
 800c138:	469c      	mov	ip, r3
 800c13a:	9902      	ldr	r1, [sp, #8]
 800c13c:	428e      	cmp	r6, r1
 800c13e:	d310      	bcc.n	800c162 <__mdiff+0x102>
 800c140:	9e02      	ldr	r6, [sp, #8]
 800c142:	1ee1      	subs	r1, r4, #3
 800c144:	2500      	movs	r5, #0
 800c146:	428e      	cmp	r6, r1
 800c148:	d304      	bcc.n	800c154 <__mdiff+0xf4>
 800c14a:	0031      	movs	r1, r6
 800c14c:	3103      	adds	r1, #3
 800c14e:	1b0c      	subs	r4, r1, r4
 800c150:	08a4      	lsrs	r4, r4, #2
 800c152:	00a5      	lsls	r5, r4, #2
 800c154:	195b      	adds	r3, r3, r5
 800c156:	3b04      	subs	r3, #4
 800c158:	6819      	ldr	r1, [r3, #0]
 800c15a:	2900      	cmp	r1, #0
 800c15c:	d00f      	beq.n	800c17e <__mdiff+0x11e>
 800c15e:	6110      	str	r0, [r2, #16]
 800c160:	e797      	b.n	800c092 <__mdiff+0x32>
 800c162:	ce02      	ldmia	r6!, {r1}
 800c164:	b28d      	uxth	r5, r1
 800c166:	19ed      	adds	r5, r5, r7
 800c168:	0c0f      	lsrs	r7, r1, #16
 800c16a:	1429      	asrs	r1, r5, #16
 800c16c:	1879      	adds	r1, r7, r1
 800c16e:	140f      	asrs	r7, r1, #16
 800c170:	b2ad      	uxth	r5, r5
 800c172:	0409      	lsls	r1, r1, #16
 800c174:	430d      	orrs	r5, r1
 800c176:	4661      	mov	r1, ip
 800c178:	c120      	stmia	r1!, {r5}
 800c17a:	468c      	mov	ip, r1
 800c17c:	e7dd      	b.n	800c13a <__mdiff+0xda>
 800c17e:	3801      	subs	r0, #1
 800c180:	e7e9      	b.n	800c156 <__mdiff+0xf6>
 800c182:	46c0      	nop			; (mov r8, r8)
 800c184:	0800d77f 	.word	0x0800d77f
 800c188:	00000232 	.word	0x00000232
 800c18c:	0800d80c 	.word	0x0800d80c

0800c190 <__ulp>:
 800c190:	4b0f      	ldr	r3, [pc, #60]	; (800c1d0 <__ulp+0x40>)
 800c192:	4019      	ands	r1, r3
 800c194:	4b0f      	ldr	r3, [pc, #60]	; (800c1d4 <__ulp+0x44>)
 800c196:	18c9      	adds	r1, r1, r3
 800c198:	2900      	cmp	r1, #0
 800c19a:	dd04      	ble.n	800c1a6 <__ulp+0x16>
 800c19c:	2200      	movs	r2, #0
 800c19e:	000b      	movs	r3, r1
 800c1a0:	0010      	movs	r0, r2
 800c1a2:	0019      	movs	r1, r3
 800c1a4:	4770      	bx	lr
 800c1a6:	4249      	negs	r1, r1
 800c1a8:	2200      	movs	r2, #0
 800c1aa:	2300      	movs	r3, #0
 800c1ac:	1509      	asrs	r1, r1, #20
 800c1ae:	2913      	cmp	r1, #19
 800c1b0:	dc04      	bgt.n	800c1bc <__ulp+0x2c>
 800c1b2:	2080      	movs	r0, #128	; 0x80
 800c1b4:	0300      	lsls	r0, r0, #12
 800c1b6:	4108      	asrs	r0, r1
 800c1b8:	0003      	movs	r3, r0
 800c1ba:	e7f1      	b.n	800c1a0 <__ulp+0x10>
 800c1bc:	3914      	subs	r1, #20
 800c1be:	2001      	movs	r0, #1
 800c1c0:	291e      	cmp	r1, #30
 800c1c2:	dc02      	bgt.n	800c1ca <__ulp+0x3a>
 800c1c4:	2080      	movs	r0, #128	; 0x80
 800c1c6:	0600      	lsls	r0, r0, #24
 800c1c8:	40c8      	lsrs	r0, r1
 800c1ca:	0002      	movs	r2, r0
 800c1cc:	e7e8      	b.n	800c1a0 <__ulp+0x10>
 800c1ce:	46c0      	nop			; (mov r8, r8)
 800c1d0:	7ff00000 	.word	0x7ff00000
 800c1d4:	fcc00000 	.word	0xfcc00000

0800c1d8 <__b2d>:
 800c1d8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c1da:	0006      	movs	r6, r0
 800c1dc:	6903      	ldr	r3, [r0, #16]
 800c1de:	3614      	adds	r6, #20
 800c1e0:	009b      	lsls	r3, r3, #2
 800c1e2:	18f3      	adds	r3, r6, r3
 800c1e4:	1f1d      	subs	r5, r3, #4
 800c1e6:	682c      	ldr	r4, [r5, #0]
 800c1e8:	000f      	movs	r7, r1
 800c1ea:	0020      	movs	r0, r4
 800c1ec:	9301      	str	r3, [sp, #4]
 800c1ee:	f7ff fd43 	bl	800bc78 <__hi0bits>
 800c1f2:	2320      	movs	r3, #32
 800c1f4:	1a1b      	subs	r3, r3, r0
 800c1f6:	491f      	ldr	r1, [pc, #124]	; (800c274 <__b2d+0x9c>)
 800c1f8:	603b      	str	r3, [r7, #0]
 800c1fa:	280a      	cmp	r0, #10
 800c1fc:	dc16      	bgt.n	800c22c <__b2d+0x54>
 800c1fe:	230b      	movs	r3, #11
 800c200:	0027      	movs	r7, r4
 800c202:	1a1b      	subs	r3, r3, r0
 800c204:	40df      	lsrs	r7, r3
 800c206:	4339      	orrs	r1, r7
 800c208:	469c      	mov	ip, r3
 800c20a:	000b      	movs	r3, r1
 800c20c:	2100      	movs	r1, #0
 800c20e:	42ae      	cmp	r6, r5
 800c210:	d202      	bcs.n	800c218 <__b2d+0x40>
 800c212:	9901      	ldr	r1, [sp, #4]
 800c214:	3908      	subs	r1, #8
 800c216:	6809      	ldr	r1, [r1, #0]
 800c218:	3015      	adds	r0, #21
 800c21a:	4084      	lsls	r4, r0
 800c21c:	4660      	mov	r0, ip
 800c21e:	40c1      	lsrs	r1, r0
 800c220:	430c      	orrs	r4, r1
 800c222:	0022      	movs	r2, r4
 800c224:	0010      	movs	r0, r2
 800c226:	0019      	movs	r1, r3
 800c228:	b003      	add	sp, #12
 800c22a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c22c:	2700      	movs	r7, #0
 800c22e:	42ae      	cmp	r6, r5
 800c230:	d202      	bcs.n	800c238 <__b2d+0x60>
 800c232:	9d01      	ldr	r5, [sp, #4]
 800c234:	3d08      	subs	r5, #8
 800c236:	682f      	ldr	r7, [r5, #0]
 800c238:	230b      	movs	r3, #11
 800c23a:	425b      	negs	r3, r3
 800c23c:	469c      	mov	ip, r3
 800c23e:	4484      	add	ip, r0
 800c240:	280b      	cmp	r0, #11
 800c242:	d013      	beq.n	800c26c <__b2d+0x94>
 800c244:	4663      	mov	r3, ip
 800c246:	2020      	movs	r0, #32
 800c248:	409c      	lsls	r4, r3
 800c24a:	1ac0      	subs	r0, r0, r3
 800c24c:	003b      	movs	r3, r7
 800c24e:	40c3      	lsrs	r3, r0
 800c250:	431c      	orrs	r4, r3
 800c252:	4321      	orrs	r1, r4
 800c254:	000b      	movs	r3, r1
 800c256:	2100      	movs	r1, #0
 800c258:	42b5      	cmp	r5, r6
 800c25a:	d901      	bls.n	800c260 <__b2d+0x88>
 800c25c:	3d04      	subs	r5, #4
 800c25e:	6829      	ldr	r1, [r5, #0]
 800c260:	4664      	mov	r4, ip
 800c262:	40c1      	lsrs	r1, r0
 800c264:	40a7      	lsls	r7, r4
 800c266:	430f      	orrs	r7, r1
 800c268:	003a      	movs	r2, r7
 800c26a:	e7db      	b.n	800c224 <__b2d+0x4c>
 800c26c:	4321      	orrs	r1, r4
 800c26e:	000b      	movs	r3, r1
 800c270:	e7fa      	b.n	800c268 <__b2d+0x90>
 800c272:	46c0      	nop			; (mov r8, r8)
 800c274:	3ff00000 	.word	0x3ff00000

0800c278 <__d2b>:
 800c278:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c27a:	2101      	movs	r1, #1
 800c27c:	0014      	movs	r4, r2
 800c27e:	001e      	movs	r6, r3
 800c280:	9f08      	ldr	r7, [sp, #32]
 800c282:	f7ff fc01 	bl	800ba88 <_Balloc>
 800c286:	1e05      	subs	r5, r0, #0
 800c288:	d105      	bne.n	800c296 <__d2b+0x1e>
 800c28a:	0002      	movs	r2, r0
 800c28c:	4b26      	ldr	r3, [pc, #152]	; (800c328 <__d2b+0xb0>)
 800c28e:	4927      	ldr	r1, [pc, #156]	; (800c32c <__d2b+0xb4>)
 800c290:	4827      	ldr	r0, [pc, #156]	; (800c330 <__d2b+0xb8>)
 800c292:	f000 fa77 	bl	800c784 <__assert_func>
 800c296:	0333      	lsls	r3, r6, #12
 800c298:	0076      	lsls	r6, r6, #1
 800c29a:	0b1b      	lsrs	r3, r3, #12
 800c29c:	0d76      	lsrs	r6, r6, #21
 800c29e:	d124      	bne.n	800c2ea <__d2b+0x72>
 800c2a0:	9301      	str	r3, [sp, #4]
 800c2a2:	2c00      	cmp	r4, #0
 800c2a4:	d027      	beq.n	800c2f6 <__d2b+0x7e>
 800c2a6:	4668      	mov	r0, sp
 800c2a8:	9400      	str	r4, [sp, #0]
 800c2aa:	f7ff fcff 	bl	800bcac <__lo0bits>
 800c2ae:	9c00      	ldr	r4, [sp, #0]
 800c2b0:	2800      	cmp	r0, #0
 800c2b2:	d01e      	beq.n	800c2f2 <__d2b+0x7a>
 800c2b4:	9b01      	ldr	r3, [sp, #4]
 800c2b6:	2120      	movs	r1, #32
 800c2b8:	001a      	movs	r2, r3
 800c2ba:	1a09      	subs	r1, r1, r0
 800c2bc:	408a      	lsls	r2, r1
 800c2be:	40c3      	lsrs	r3, r0
 800c2c0:	4322      	orrs	r2, r4
 800c2c2:	616a      	str	r2, [r5, #20]
 800c2c4:	9301      	str	r3, [sp, #4]
 800c2c6:	9c01      	ldr	r4, [sp, #4]
 800c2c8:	61ac      	str	r4, [r5, #24]
 800c2ca:	1e63      	subs	r3, r4, #1
 800c2cc:	419c      	sbcs	r4, r3
 800c2ce:	3401      	adds	r4, #1
 800c2d0:	612c      	str	r4, [r5, #16]
 800c2d2:	2e00      	cmp	r6, #0
 800c2d4:	d018      	beq.n	800c308 <__d2b+0x90>
 800c2d6:	4b17      	ldr	r3, [pc, #92]	; (800c334 <__d2b+0xbc>)
 800c2d8:	18f6      	adds	r6, r6, r3
 800c2da:	2335      	movs	r3, #53	; 0x35
 800c2dc:	1836      	adds	r6, r6, r0
 800c2de:	1a18      	subs	r0, r3, r0
 800c2e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c2e2:	603e      	str	r6, [r7, #0]
 800c2e4:	6018      	str	r0, [r3, #0]
 800c2e6:	0028      	movs	r0, r5
 800c2e8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c2ea:	2280      	movs	r2, #128	; 0x80
 800c2ec:	0352      	lsls	r2, r2, #13
 800c2ee:	4313      	orrs	r3, r2
 800c2f0:	e7d6      	b.n	800c2a0 <__d2b+0x28>
 800c2f2:	616c      	str	r4, [r5, #20]
 800c2f4:	e7e7      	b.n	800c2c6 <__d2b+0x4e>
 800c2f6:	a801      	add	r0, sp, #4
 800c2f8:	f7ff fcd8 	bl	800bcac <__lo0bits>
 800c2fc:	2401      	movs	r4, #1
 800c2fe:	9b01      	ldr	r3, [sp, #4]
 800c300:	612c      	str	r4, [r5, #16]
 800c302:	616b      	str	r3, [r5, #20]
 800c304:	3020      	adds	r0, #32
 800c306:	e7e4      	b.n	800c2d2 <__d2b+0x5a>
 800c308:	4b0b      	ldr	r3, [pc, #44]	; (800c338 <__d2b+0xc0>)
 800c30a:	18c0      	adds	r0, r0, r3
 800c30c:	4b0b      	ldr	r3, [pc, #44]	; (800c33c <__d2b+0xc4>)
 800c30e:	6038      	str	r0, [r7, #0]
 800c310:	18e3      	adds	r3, r4, r3
 800c312:	009b      	lsls	r3, r3, #2
 800c314:	18eb      	adds	r3, r5, r3
 800c316:	6958      	ldr	r0, [r3, #20]
 800c318:	f7ff fcae 	bl	800bc78 <__hi0bits>
 800c31c:	0164      	lsls	r4, r4, #5
 800c31e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c320:	1a24      	subs	r4, r4, r0
 800c322:	601c      	str	r4, [r3, #0]
 800c324:	e7df      	b.n	800c2e6 <__d2b+0x6e>
 800c326:	46c0      	nop			; (mov r8, r8)
 800c328:	0800d77f 	.word	0x0800d77f
 800c32c:	0000030a 	.word	0x0000030a
 800c330:	0800d80c 	.word	0x0800d80c
 800c334:	fffffbcd 	.word	0xfffffbcd
 800c338:	fffffbce 	.word	0xfffffbce
 800c33c:	3fffffff 	.word	0x3fffffff

0800c340 <__ratio>:
 800c340:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c342:	b087      	sub	sp, #28
 800c344:	000f      	movs	r7, r1
 800c346:	a904      	add	r1, sp, #16
 800c348:	0006      	movs	r6, r0
 800c34a:	f7ff ff45 	bl	800c1d8 <__b2d>
 800c34e:	9000      	str	r0, [sp, #0]
 800c350:	9101      	str	r1, [sp, #4]
 800c352:	9c00      	ldr	r4, [sp, #0]
 800c354:	9d01      	ldr	r5, [sp, #4]
 800c356:	0038      	movs	r0, r7
 800c358:	a905      	add	r1, sp, #20
 800c35a:	f7ff ff3d 	bl	800c1d8 <__b2d>
 800c35e:	9002      	str	r0, [sp, #8]
 800c360:	9103      	str	r1, [sp, #12]
 800c362:	9a02      	ldr	r2, [sp, #8]
 800c364:	9b03      	ldr	r3, [sp, #12]
 800c366:	6931      	ldr	r1, [r6, #16]
 800c368:	6938      	ldr	r0, [r7, #16]
 800c36a:	9e05      	ldr	r6, [sp, #20]
 800c36c:	1a08      	subs	r0, r1, r0
 800c36e:	9904      	ldr	r1, [sp, #16]
 800c370:	0140      	lsls	r0, r0, #5
 800c372:	1b89      	subs	r1, r1, r6
 800c374:	1841      	adds	r1, r0, r1
 800c376:	0508      	lsls	r0, r1, #20
 800c378:	2900      	cmp	r1, #0
 800c37a:	dd07      	ble.n	800c38c <__ratio+0x4c>
 800c37c:	9901      	ldr	r1, [sp, #4]
 800c37e:	1845      	adds	r5, r0, r1
 800c380:	0020      	movs	r0, r4
 800c382:	0029      	movs	r1, r5
 800c384:	f7f5 fc4a 	bl	8001c1c <__aeabi_ddiv>
 800c388:	b007      	add	sp, #28
 800c38a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c38c:	9903      	ldr	r1, [sp, #12]
 800c38e:	1a0b      	subs	r3, r1, r0
 800c390:	e7f6      	b.n	800c380 <__ratio+0x40>

0800c392 <__copybits>:
 800c392:	b570      	push	{r4, r5, r6, lr}
 800c394:	0014      	movs	r4, r2
 800c396:	0005      	movs	r5, r0
 800c398:	3901      	subs	r1, #1
 800c39a:	6913      	ldr	r3, [r2, #16]
 800c39c:	1149      	asrs	r1, r1, #5
 800c39e:	3101      	adds	r1, #1
 800c3a0:	0089      	lsls	r1, r1, #2
 800c3a2:	3414      	adds	r4, #20
 800c3a4:	009b      	lsls	r3, r3, #2
 800c3a6:	1841      	adds	r1, r0, r1
 800c3a8:	18e3      	adds	r3, r4, r3
 800c3aa:	42a3      	cmp	r3, r4
 800c3ac:	d80d      	bhi.n	800c3ca <__copybits+0x38>
 800c3ae:	0014      	movs	r4, r2
 800c3b0:	3411      	adds	r4, #17
 800c3b2:	2500      	movs	r5, #0
 800c3b4:	429c      	cmp	r4, r3
 800c3b6:	d803      	bhi.n	800c3c0 <__copybits+0x2e>
 800c3b8:	1a9b      	subs	r3, r3, r2
 800c3ba:	3b11      	subs	r3, #17
 800c3bc:	089b      	lsrs	r3, r3, #2
 800c3be:	009d      	lsls	r5, r3, #2
 800c3c0:	2300      	movs	r3, #0
 800c3c2:	1940      	adds	r0, r0, r5
 800c3c4:	4281      	cmp	r1, r0
 800c3c6:	d803      	bhi.n	800c3d0 <__copybits+0x3e>
 800c3c8:	bd70      	pop	{r4, r5, r6, pc}
 800c3ca:	cc40      	ldmia	r4!, {r6}
 800c3cc:	c540      	stmia	r5!, {r6}
 800c3ce:	e7ec      	b.n	800c3aa <__copybits+0x18>
 800c3d0:	c008      	stmia	r0!, {r3}
 800c3d2:	e7f7      	b.n	800c3c4 <__copybits+0x32>

0800c3d4 <__any_on>:
 800c3d4:	0002      	movs	r2, r0
 800c3d6:	6900      	ldr	r0, [r0, #16]
 800c3d8:	b510      	push	{r4, lr}
 800c3da:	3214      	adds	r2, #20
 800c3dc:	114b      	asrs	r3, r1, #5
 800c3de:	4298      	cmp	r0, r3
 800c3e0:	db13      	blt.n	800c40a <__any_on+0x36>
 800c3e2:	dd0c      	ble.n	800c3fe <__any_on+0x2a>
 800c3e4:	241f      	movs	r4, #31
 800c3e6:	0008      	movs	r0, r1
 800c3e8:	4020      	ands	r0, r4
 800c3ea:	4221      	tst	r1, r4
 800c3ec:	d007      	beq.n	800c3fe <__any_on+0x2a>
 800c3ee:	0099      	lsls	r1, r3, #2
 800c3f0:	588c      	ldr	r4, [r1, r2]
 800c3f2:	0021      	movs	r1, r4
 800c3f4:	40c1      	lsrs	r1, r0
 800c3f6:	4081      	lsls	r1, r0
 800c3f8:	2001      	movs	r0, #1
 800c3fa:	428c      	cmp	r4, r1
 800c3fc:	d104      	bne.n	800c408 <__any_on+0x34>
 800c3fe:	009b      	lsls	r3, r3, #2
 800c400:	18d3      	adds	r3, r2, r3
 800c402:	4293      	cmp	r3, r2
 800c404:	d803      	bhi.n	800c40e <__any_on+0x3a>
 800c406:	2000      	movs	r0, #0
 800c408:	bd10      	pop	{r4, pc}
 800c40a:	0003      	movs	r3, r0
 800c40c:	e7f7      	b.n	800c3fe <__any_on+0x2a>
 800c40e:	3b04      	subs	r3, #4
 800c410:	6819      	ldr	r1, [r3, #0]
 800c412:	2900      	cmp	r1, #0
 800c414:	d0f5      	beq.n	800c402 <__any_on+0x2e>
 800c416:	2001      	movs	r0, #1
 800c418:	e7f6      	b.n	800c408 <__any_on+0x34>

0800c41a <_calloc_r>:
 800c41a:	b570      	push	{r4, r5, r6, lr}
 800c41c:	0c13      	lsrs	r3, r2, #16
 800c41e:	0c0d      	lsrs	r5, r1, #16
 800c420:	d11e      	bne.n	800c460 <_calloc_r+0x46>
 800c422:	2b00      	cmp	r3, #0
 800c424:	d10c      	bne.n	800c440 <_calloc_r+0x26>
 800c426:	b289      	uxth	r1, r1
 800c428:	b294      	uxth	r4, r2
 800c42a:	434c      	muls	r4, r1
 800c42c:	0021      	movs	r1, r4
 800c42e:	f7fc faeb 	bl	8008a08 <_malloc_r>
 800c432:	1e05      	subs	r5, r0, #0
 800c434:	d01b      	beq.n	800c46e <_calloc_r+0x54>
 800c436:	0022      	movs	r2, r4
 800c438:	2100      	movs	r1, #0
 800c43a:	f7fc fa70 	bl	800891e <memset>
 800c43e:	e016      	b.n	800c46e <_calloc_r+0x54>
 800c440:	1c1d      	adds	r5, r3, #0
 800c442:	1c0b      	adds	r3, r1, #0
 800c444:	b292      	uxth	r2, r2
 800c446:	b289      	uxth	r1, r1
 800c448:	b29c      	uxth	r4, r3
 800c44a:	4351      	muls	r1, r2
 800c44c:	b2ab      	uxth	r3, r5
 800c44e:	4363      	muls	r3, r4
 800c450:	0c0c      	lsrs	r4, r1, #16
 800c452:	191c      	adds	r4, r3, r4
 800c454:	0c22      	lsrs	r2, r4, #16
 800c456:	d107      	bne.n	800c468 <_calloc_r+0x4e>
 800c458:	0424      	lsls	r4, r4, #16
 800c45a:	b289      	uxth	r1, r1
 800c45c:	430c      	orrs	r4, r1
 800c45e:	e7e5      	b.n	800c42c <_calloc_r+0x12>
 800c460:	2b00      	cmp	r3, #0
 800c462:	d101      	bne.n	800c468 <_calloc_r+0x4e>
 800c464:	1c13      	adds	r3, r2, #0
 800c466:	e7ed      	b.n	800c444 <_calloc_r+0x2a>
 800c468:	230c      	movs	r3, #12
 800c46a:	2500      	movs	r5, #0
 800c46c:	6003      	str	r3, [r0, #0]
 800c46e:	0028      	movs	r0, r5
 800c470:	bd70      	pop	{r4, r5, r6, pc}
	...

0800c474 <__ssputs_r>:
 800c474:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c476:	688e      	ldr	r6, [r1, #8]
 800c478:	b085      	sub	sp, #20
 800c47a:	0007      	movs	r7, r0
 800c47c:	000c      	movs	r4, r1
 800c47e:	9203      	str	r2, [sp, #12]
 800c480:	9301      	str	r3, [sp, #4]
 800c482:	429e      	cmp	r6, r3
 800c484:	d83c      	bhi.n	800c500 <__ssputs_r+0x8c>
 800c486:	2390      	movs	r3, #144	; 0x90
 800c488:	898a      	ldrh	r2, [r1, #12]
 800c48a:	00db      	lsls	r3, r3, #3
 800c48c:	421a      	tst	r2, r3
 800c48e:	d034      	beq.n	800c4fa <__ssputs_r+0x86>
 800c490:	6909      	ldr	r1, [r1, #16]
 800c492:	6823      	ldr	r3, [r4, #0]
 800c494:	6960      	ldr	r0, [r4, #20]
 800c496:	1a5b      	subs	r3, r3, r1
 800c498:	9302      	str	r3, [sp, #8]
 800c49a:	2303      	movs	r3, #3
 800c49c:	4343      	muls	r3, r0
 800c49e:	0fdd      	lsrs	r5, r3, #31
 800c4a0:	18ed      	adds	r5, r5, r3
 800c4a2:	9b01      	ldr	r3, [sp, #4]
 800c4a4:	9802      	ldr	r0, [sp, #8]
 800c4a6:	3301      	adds	r3, #1
 800c4a8:	181b      	adds	r3, r3, r0
 800c4aa:	106d      	asrs	r5, r5, #1
 800c4ac:	42ab      	cmp	r3, r5
 800c4ae:	d900      	bls.n	800c4b2 <__ssputs_r+0x3e>
 800c4b0:	001d      	movs	r5, r3
 800c4b2:	0553      	lsls	r3, r2, #21
 800c4b4:	d532      	bpl.n	800c51c <__ssputs_r+0xa8>
 800c4b6:	0029      	movs	r1, r5
 800c4b8:	0038      	movs	r0, r7
 800c4ba:	f7fc faa5 	bl	8008a08 <_malloc_r>
 800c4be:	1e06      	subs	r6, r0, #0
 800c4c0:	d109      	bne.n	800c4d6 <__ssputs_r+0x62>
 800c4c2:	230c      	movs	r3, #12
 800c4c4:	603b      	str	r3, [r7, #0]
 800c4c6:	2340      	movs	r3, #64	; 0x40
 800c4c8:	2001      	movs	r0, #1
 800c4ca:	89a2      	ldrh	r2, [r4, #12]
 800c4cc:	4240      	negs	r0, r0
 800c4ce:	4313      	orrs	r3, r2
 800c4d0:	81a3      	strh	r3, [r4, #12]
 800c4d2:	b005      	add	sp, #20
 800c4d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c4d6:	9a02      	ldr	r2, [sp, #8]
 800c4d8:	6921      	ldr	r1, [r4, #16]
 800c4da:	f7fc fa17 	bl	800890c <memcpy>
 800c4de:	89a3      	ldrh	r3, [r4, #12]
 800c4e0:	4a14      	ldr	r2, [pc, #80]	; (800c534 <__ssputs_r+0xc0>)
 800c4e2:	401a      	ands	r2, r3
 800c4e4:	2380      	movs	r3, #128	; 0x80
 800c4e6:	4313      	orrs	r3, r2
 800c4e8:	81a3      	strh	r3, [r4, #12]
 800c4ea:	9b02      	ldr	r3, [sp, #8]
 800c4ec:	6126      	str	r6, [r4, #16]
 800c4ee:	18f6      	adds	r6, r6, r3
 800c4f0:	6026      	str	r6, [r4, #0]
 800c4f2:	6165      	str	r5, [r4, #20]
 800c4f4:	9e01      	ldr	r6, [sp, #4]
 800c4f6:	1aed      	subs	r5, r5, r3
 800c4f8:	60a5      	str	r5, [r4, #8]
 800c4fa:	9b01      	ldr	r3, [sp, #4]
 800c4fc:	429e      	cmp	r6, r3
 800c4fe:	d900      	bls.n	800c502 <__ssputs_r+0x8e>
 800c500:	9e01      	ldr	r6, [sp, #4]
 800c502:	0032      	movs	r2, r6
 800c504:	9903      	ldr	r1, [sp, #12]
 800c506:	6820      	ldr	r0, [r4, #0]
 800c508:	f000 f96d 	bl	800c7e6 <memmove>
 800c50c:	68a3      	ldr	r3, [r4, #8]
 800c50e:	2000      	movs	r0, #0
 800c510:	1b9b      	subs	r3, r3, r6
 800c512:	60a3      	str	r3, [r4, #8]
 800c514:	6823      	ldr	r3, [r4, #0]
 800c516:	199e      	adds	r6, r3, r6
 800c518:	6026      	str	r6, [r4, #0]
 800c51a:	e7da      	b.n	800c4d2 <__ssputs_r+0x5e>
 800c51c:	002a      	movs	r2, r5
 800c51e:	0038      	movs	r0, r7
 800c520:	f000 f974 	bl	800c80c <_realloc_r>
 800c524:	1e06      	subs	r6, r0, #0
 800c526:	d1e0      	bne.n	800c4ea <__ssputs_r+0x76>
 800c528:	0038      	movs	r0, r7
 800c52a:	6921      	ldr	r1, [r4, #16]
 800c52c:	f7fc fa00 	bl	8008930 <_free_r>
 800c530:	e7c7      	b.n	800c4c2 <__ssputs_r+0x4e>
 800c532:	46c0      	nop			; (mov r8, r8)
 800c534:	fffffb7f 	.word	0xfffffb7f

0800c538 <_svfiprintf_r>:
 800c538:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c53a:	b0a1      	sub	sp, #132	; 0x84
 800c53c:	9003      	str	r0, [sp, #12]
 800c53e:	001d      	movs	r5, r3
 800c540:	898b      	ldrh	r3, [r1, #12]
 800c542:	000f      	movs	r7, r1
 800c544:	0016      	movs	r6, r2
 800c546:	061b      	lsls	r3, r3, #24
 800c548:	d511      	bpl.n	800c56e <_svfiprintf_r+0x36>
 800c54a:	690b      	ldr	r3, [r1, #16]
 800c54c:	2b00      	cmp	r3, #0
 800c54e:	d10e      	bne.n	800c56e <_svfiprintf_r+0x36>
 800c550:	2140      	movs	r1, #64	; 0x40
 800c552:	f7fc fa59 	bl	8008a08 <_malloc_r>
 800c556:	6038      	str	r0, [r7, #0]
 800c558:	6138      	str	r0, [r7, #16]
 800c55a:	2800      	cmp	r0, #0
 800c55c:	d105      	bne.n	800c56a <_svfiprintf_r+0x32>
 800c55e:	230c      	movs	r3, #12
 800c560:	9a03      	ldr	r2, [sp, #12]
 800c562:	3801      	subs	r0, #1
 800c564:	6013      	str	r3, [r2, #0]
 800c566:	b021      	add	sp, #132	; 0x84
 800c568:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c56a:	2340      	movs	r3, #64	; 0x40
 800c56c:	617b      	str	r3, [r7, #20]
 800c56e:	2300      	movs	r3, #0
 800c570:	ac08      	add	r4, sp, #32
 800c572:	6163      	str	r3, [r4, #20]
 800c574:	3320      	adds	r3, #32
 800c576:	7663      	strb	r3, [r4, #25]
 800c578:	3310      	adds	r3, #16
 800c57a:	76a3      	strb	r3, [r4, #26]
 800c57c:	9507      	str	r5, [sp, #28]
 800c57e:	0035      	movs	r5, r6
 800c580:	782b      	ldrb	r3, [r5, #0]
 800c582:	2b00      	cmp	r3, #0
 800c584:	d001      	beq.n	800c58a <_svfiprintf_r+0x52>
 800c586:	2b25      	cmp	r3, #37	; 0x25
 800c588:	d147      	bne.n	800c61a <_svfiprintf_r+0xe2>
 800c58a:	1bab      	subs	r3, r5, r6
 800c58c:	9305      	str	r3, [sp, #20]
 800c58e:	42b5      	cmp	r5, r6
 800c590:	d00c      	beq.n	800c5ac <_svfiprintf_r+0x74>
 800c592:	0032      	movs	r2, r6
 800c594:	0039      	movs	r1, r7
 800c596:	9803      	ldr	r0, [sp, #12]
 800c598:	f7ff ff6c 	bl	800c474 <__ssputs_r>
 800c59c:	1c43      	adds	r3, r0, #1
 800c59e:	d100      	bne.n	800c5a2 <_svfiprintf_r+0x6a>
 800c5a0:	e0ae      	b.n	800c700 <_svfiprintf_r+0x1c8>
 800c5a2:	6962      	ldr	r2, [r4, #20]
 800c5a4:	9b05      	ldr	r3, [sp, #20]
 800c5a6:	4694      	mov	ip, r2
 800c5a8:	4463      	add	r3, ip
 800c5aa:	6163      	str	r3, [r4, #20]
 800c5ac:	782b      	ldrb	r3, [r5, #0]
 800c5ae:	2b00      	cmp	r3, #0
 800c5b0:	d100      	bne.n	800c5b4 <_svfiprintf_r+0x7c>
 800c5b2:	e0a5      	b.n	800c700 <_svfiprintf_r+0x1c8>
 800c5b4:	2201      	movs	r2, #1
 800c5b6:	2300      	movs	r3, #0
 800c5b8:	4252      	negs	r2, r2
 800c5ba:	6062      	str	r2, [r4, #4]
 800c5bc:	a904      	add	r1, sp, #16
 800c5be:	3254      	adds	r2, #84	; 0x54
 800c5c0:	1852      	adds	r2, r2, r1
 800c5c2:	1c6e      	adds	r6, r5, #1
 800c5c4:	6023      	str	r3, [r4, #0]
 800c5c6:	60e3      	str	r3, [r4, #12]
 800c5c8:	60a3      	str	r3, [r4, #8]
 800c5ca:	7013      	strb	r3, [r2, #0]
 800c5cc:	65a3      	str	r3, [r4, #88]	; 0x58
 800c5ce:	2205      	movs	r2, #5
 800c5d0:	7831      	ldrb	r1, [r6, #0]
 800c5d2:	4854      	ldr	r0, [pc, #336]	; (800c724 <_svfiprintf_r+0x1ec>)
 800c5d4:	f7ff fa3c 	bl	800ba50 <memchr>
 800c5d8:	1c75      	adds	r5, r6, #1
 800c5da:	2800      	cmp	r0, #0
 800c5dc:	d11f      	bne.n	800c61e <_svfiprintf_r+0xe6>
 800c5de:	6822      	ldr	r2, [r4, #0]
 800c5e0:	06d3      	lsls	r3, r2, #27
 800c5e2:	d504      	bpl.n	800c5ee <_svfiprintf_r+0xb6>
 800c5e4:	2353      	movs	r3, #83	; 0x53
 800c5e6:	a904      	add	r1, sp, #16
 800c5e8:	185b      	adds	r3, r3, r1
 800c5ea:	2120      	movs	r1, #32
 800c5ec:	7019      	strb	r1, [r3, #0]
 800c5ee:	0713      	lsls	r3, r2, #28
 800c5f0:	d504      	bpl.n	800c5fc <_svfiprintf_r+0xc4>
 800c5f2:	2353      	movs	r3, #83	; 0x53
 800c5f4:	a904      	add	r1, sp, #16
 800c5f6:	185b      	adds	r3, r3, r1
 800c5f8:	212b      	movs	r1, #43	; 0x2b
 800c5fa:	7019      	strb	r1, [r3, #0]
 800c5fc:	7833      	ldrb	r3, [r6, #0]
 800c5fe:	2b2a      	cmp	r3, #42	; 0x2a
 800c600:	d016      	beq.n	800c630 <_svfiprintf_r+0xf8>
 800c602:	0035      	movs	r5, r6
 800c604:	2100      	movs	r1, #0
 800c606:	200a      	movs	r0, #10
 800c608:	68e3      	ldr	r3, [r4, #12]
 800c60a:	782a      	ldrb	r2, [r5, #0]
 800c60c:	1c6e      	adds	r6, r5, #1
 800c60e:	3a30      	subs	r2, #48	; 0x30
 800c610:	2a09      	cmp	r2, #9
 800c612:	d94e      	bls.n	800c6b2 <_svfiprintf_r+0x17a>
 800c614:	2900      	cmp	r1, #0
 800c616:	d111      	bne.n	800c63c <_svfiprintf_r+0x104>
 800c618:	e017      	b.n	800c64a <_svfiprintf_r+0x112>
 800c61a:	3501      	adds	r5, #1
 800c61c:	e7b0      	b.n	800c580 <_svfiprintf_r+0x48>
 800c61e:	4b41      	ldr	r3, [pc, #260]	; (800c724 <_svfiprintf_r+0x1ec>)
 800c620:	6822      	ldr	r2, [r4, #0]
 800c622:	1ac0      	subs	r0, r0, r3
 800c624:	2301      	movs	r3, #1
 800c626:	4083      	lsls	r3, r0
 800c628:	4313      	orrs	r3, r2
 800c62a:	002e      	movs	r6, r5
 800c62c:	6023      	str	r3, [r4, #0]
 800c62e:	e7ce      	b.n	800c5ce <_svfiprintf_r+0x96>
 800c630:	9b07      	ldr	r3, [sp, #28]
 800c632:	1d19      	adds	r1, r3, #4
 800c634:	681b      	ldr	r3, [r3, #0]
 800c636:	9107      	str	r1, [sp, #28]
 800c638:	2b00      	cmp	r3, #0
 800c63a:	db01      	blt.n	800c640 <_svfiprintf_r+0x108>
 800c63c:	930b      	str	r3, [sp, #44]	; 0x2c
 800c63e:	e004      	b.n	800c64a <_svfiprintf_r+0x112>
 800c640:	425b      	negs	r3, r3
 800c642:	60e3      	str	r3, [r4, #12]
 800c644:	2302      	movs	r3, #2
 800c646:	4313      	orrs	r3, r2
 800c648:	6023      	str	r3, [r4, #0]
 800c64a:	782b      	ldrb	r3, [r5, #0]
 800c64c:	2b2e      	cmp	r3, #46	; 0x2e
 800c64e:	d10a      	bne.n	800c666 <_svfiprintf_r+0x12e>
 800c650:	786b      	ldrb	r3, [r5, #1]
 800c652:	2b2a      	cmp	r3, #42	; 0x2a
 800c654:	d135      	bne.n	800c6c2 <_svfiprintf_r+0x18a>
 800c656:	9b07      	ldr	r3, [sp, #28]
 800c658:	3502      	adds	r5, #2
 800c65a:	1d1a      	adds	r2, r3, #4
 800c65c:	681b      	ldr	r3, [r3, #0]
 800c65e:	9207      	str	r2, [sp, #28]
 800c660:	2b00      	cmp	r3, #0
 800c662:	db2b      	blt.n	800c6bc <_svfiprintf_r+0x184>
 800c664:	9309      	str	r3, [sp, #36]	; 0x24
 800c666:	4e30      	ldr	r6, [pc, #192]	; (800c728 <_svfiprintf_r+0x1f0>)
 800c668:	2203      	movs	r2, #3
 800c66a:	0030      	movs	r0, r6
 800c66c:	7829      	ldrb	r1, [r5, #0]
 800c66e:	f7ff f9ef 	bl	800ba50 <memchr>
 800c672:	2800      	cmp	r0, #0
 800c674:	d006      	beq.n	800c684 <_svfiprintf_r+0x14c>
 800c676:	2340      	movs	r3, #64	; 0x40
 800c678:	1b80      	subs	r0, r0, r6
 800c67a:	4083      	lsls	r3, r0
 800c67c:	6822      	ldr	r2, [r4, #0]
 800c67e:	3501      	adds	r5, #1
 800c680:	4313      	orrs	r3, r2
 800c682:	6023      	str	r3, [r4, #0]
 800c684:	7829      	ldrb	r1, [r5, #0]
 800c686:	2206      	movs	r2, #6
 800c688:	4828      	ldr	r0, [pc, #160]	; (800c72c <_svfiprintf_r+0x1f4>)
 800c68a:	1c6e      	adds	r6, r5, #1
 800c68c:	7621      	strb	r1, [r4, #24]
 800c68e:	f7ff f9df 	bl	800ba50 <memchr>
 800c692:	2800      	cmp	r0, #0
 800c694:	d03c      	beq.n	800c710 <_svfiprintf_r+0x1d8>
 800c696:	4b26      	ldr	r3, [pc, #152]	; (800c730 <_svfiprintf_r+0x1f8>)
 800c698:	2b00      	cmp	r3, #0
 800c69a:	d125      	bne.n	800c6e8 <_svfiprintf_r+0x1b0>
 800c69c:	2207      	movs	r2, #7
 800c69e:	9b07      	ldr	r3, [sp, #28]
 800c6a0:	3307      	adds	r3, #7
 800c6a2:	4393      	bics	r3, r2
 800c6a4:	3308      	adds	r3, #8
 800c6a6:	9307      	str	r3, [sp, #28]
 800c6a8:	6963      	ldr	r3, [r4, #20]
 800c6aa:	9a04      	ldr	r2, [sp, #16]
 800c6ac:	189b      	adds	r3, r3, r2
 800c6ae:	6163      	str	r3, [r4, #20]
 800c6b0:	e765      	b.n	800c57e <_svfiprintf_r+0x46>
 800c6b2:	4343      	muls	r3, r0
 800c6b4:	0035      	movs	r5, r6
 800c6b6:	2101      	movs	r1, #1
 800c6b8:	189b      	adds	r3, r3, r2
 800c6ba:	e7a6      	b.n	800c60a <_svfiprintf_r+0xd2>
 800c6bc:	2301      	movs	r3, #1
 800c6be:	425b      	negs	r3, r3
 800c6c0:	e7d0      	b.n	800c664 <_svfiprintf_r+0x12c>
 800c6c2:	2300      	movs	r3, #0
 800c6c4:	200a      	movs	r0, #10
 800c6c6:	001a      	movs	r2, r3
 800c6c8:	3501      	adds	r5, #1
 800c6ca:	6063      	str	r3, [r4, #4]
 800c6cc:	7829      	ldrb	r1, [r5, #0]
 800c6ce:	1c6e      	adds	r6, r5, #1
 800c6d0:	3930      	subs	r1, #48	; 0x30
 800c6d2:	2909      	cmp	r1, #9
 800c6d4:	d903      	bls.n	800c6de <_svfiprintf_r+0x1a6>
 800c6d6:	2b00      	cmp	r3, #0
 800c6d8:	d0c5      	beq.n	800c666 <_svfiprintf_r+0x12e>
 800c6da:	9209      	str	r2, [sp, #36]	; 0x24
 800c6dc:	e7c3      	b.n	800c666 <_svfiprintf_r+0x12e>
 800c6de:	4342      	muls	r2, r0
 800c6e0:	0035      	movs	r5, r6
 800c6e2:	2301      	movs	r3, #1
 800c6e4:	1852      	adds	r2, r2, r1
 800c6e6:	e7f1      	b.n	800c6cc <_svfiprintf_r+0x194>
 800c6e8:	ab07      	add	r3, sp, #28
 800c6ea:	9300      	str	r3, [sp, #0]
 800c6ec:	003a      	movs	r2, r7
 800c6ee:	0021      	movs	r1, r4
 800c6f0:	4b10      	ldr	r3, [pc, #64]	; (800c734 <_svfiprintf_r+0x1fc>)
 800c6f2:	9803      	ldr	r0, [sp, #12]
 800c6f4:	f7fc faa8 	bl	8008c48 <_printf_float>
 800c6f8:	9004      	str	r0, [sp, #16]
 800c6fa:	9b04      	ldr	r3, [sp, #16]
 800c6fc:	3301      	adds	r3, #1
 800c6fe:	d1d3      	bne.n	800c6a8 <_svfiprintf_r+0x170>
 800c700:	89bb      	ldrh	r3, [r7, #12]
 800c702:	980d      	ldr	r0, [sp, #52]	; 0x34
 800c704:	065b      	lsls	r3, r3, #25
 800c706:	d400      	bmi.n	800c70a <_svfiprintf_r+0x1d2>
 800c708:	e72d      	b.n	800c566 <_svfiprintf_r+0x2e>
 800c70a:	2001      	movs	r0, #1
 800c70c:	4240      	negs	r0, r0
 800c70e:	e72a      	b.n	800c566 <_svfiprintf_r+0x2e>
 800c710:	ab07      	add	r3, sp, #28
 800c712:	9300      	str	r3, [sp, #0]
 800c714:	003a      	movs	r2, r7
 800c716:	0021      	movs	r1, r4
 800c718:	4b06      	ldr	r3, [pc, #24]	; (800c734 <_svfiprintf_r+0x1fc>)
 800c71a:	9803      	ldr	r0, [sp, #12]
 800c71c:	f7fc fd46 	bl	80091ac <_printf_i>
 800c720:	e7ea      	b.n	800c6f8 <_svfiprintf_r+0x1c0>
 800c722:	46c0      	nop			; (mov r8, r8)
 800c724:	0800d964 	.word	0x0800d964
 800c728:	0800d96a 	.word	0x0800d96a
 800c72c:	0800d96e 	.word	0x0800d96e
 800c730:	08008c49 	.word	0x08008c49
 800c734:	0800c475 	.word	0x0800c475

0800c738 <nan>:
 800c738:	2000      	movs	r0, #0
 800c73a:	4901      	ldr	r1, [pc, #4]	; (800c740 <nan+0x8>)
 800c73c:	4770      	bx	lr
 800c73e:	46c0      	nop			; (mov r8, r8)
 800c740:	7ff80000 	.word	0x7ff80000

0800c744 <strncmp>:
 800c744:	b530      	push	{r4, r5, lr}
 800c746:	0005      	movs	r5, r0
 800c748:	1e10      	subs	r0, r2, #0
 800c74a:	d008      	beq.n	800c75e <strncmp+0x1a>
 800c74c:	2400      	movs	r4, #0
 800c74e:	3a01      	subs	r2, #1
 800c750:	5d2b      	ldrb	r3, [r5, r4]
 800c752:	5d08      	ldrb	r0, [r1, r4]
 800c754:	4283      	cmp	r3, r0
 800c756:	d101      	bne.n	800c75c <strncmp+0x18>
 800c758:	4294      	cmp	r4, r2
 800c75a:	d101      	bne.n	800c760 <strncmp+0x1c>
 800c75c:	1a18      	subs	r0, r3, r0
 800c75e:	bd30      	pop	{r4, r5, pc}
 800c760:	3401      	adds	r4, #1
 800c762:	2b00      	cmp	r3, #0
 800c764:	d1f4      	bne.n	800c750 <strncmp+0xc>
 800c766:	e7f9      	b.n	800c75c <strncmp+0x18>

0800c768 <__ascii_wctomb>:
 800c768:	0003      	movs	r3, r0
 800c76a:	1e08      	subs	r0, r1, #0
 800c76c:	d005      	beq.n	800c77a <__ascii_wctomb+0x12>
 800c76e:	2aff      	cmp	r2, #255	; 0xff
 800c770:	d904      	bls.n	800c77c <__ascii_wctomb+0x14>
 800c772:	228a      	movs	r2, #138	; 0x8a
 800c774:	2001      	movs	r0, #1
 800c776:	601a      	str	r2, [r3, #0]
 800c778:	4240      	negs	r0, r0
 800c77a:	4770      	bx	lr
 800c77c:	2001      	movs	r0, #1
 800c77e:	700a      	strb	r2, [r1, #0]
 800c780:	e7fb      	b.n	800c77a <__ascii_wctomb+0x12>
	...

0800c784 <__assert_func>:
 800c784:	b530      	push	{r4, r5, lr}
 800c786:	0014      	movs	r4, r2
 800c788:	001a      	movs	r2, r3
 800c78a:	4b09      	ldr	r3, [pc, #36]	; (800c7b0 <__assert_func+0x2c>)
 800c78c:	0005      	movs	r5, r0
 800c78e:	681b      	ldr	r3, [r3, #0]
 800c790:	b085      	sub	sp, #20
 800c792:	68d8      	ldr	r0, [r3, #12]
 800c794:	4b07      	ldr	r3, [pc, #28]	; (800c7b4 <__assert_func+0x30>)
 800c796:	2c00      	cmp	r4, #0
 800c798:	d101      	bne.n	800c79e <__assert_func+0x1a>
 800c79a:	4b07      	ldr	r3, [pc, #28]	; (800c7b8 <__assert_func+0x34>)
 800c79c:	001c      	movs	r4, r3
 800c79e:	9301      	str	r3, [sp, #4]
 800c7a0:	9100      	str	r1, [sp, #0]
 800c7a2:	002b      	movs	r3, r5
 800c7a4:	4905      	ldr	r1, [pc, #20]	; (800c7bc <__assert_func+0x38>)
 800c7a6:	9402      	str	r4, [sp, #8]
 800c7a8:	f000 f80a 	bl	800c7c0 <fiprintf>
 800c7ac:	f000 fa8c 	bl	800ccc8 <abort>
 800c7b0:	2000000c 	.word	0x2000000c
 800c7b4:	0800d975 	.word	0x0800d975
 800c7b8:	0800d9b0 	.word	0x0800d9b0
 800c7bc:	0800d982 	.word	0x0800d982

0800c7c0 <fiprintf>:
 800c7c0:	b40e      	push	{r1, r2, r3}
 800c7c2:	b503      	push	{r0, r1, lr}
 800c7c4:	0001      	movs	r1, r0
 800c7c6:	ab03      	add	r3, sp, #12
 800c7c8:	4804      	ldr	r0, [pc, #16]	; (800c7dc <fiprintf+0x1c>)
 800c7ca:	cb04      	ldmia	r3!, {r2}
 800c7cc:	6800      	ldr	r0, [r0, #0]
 800c7ce:	9301      	str	r3, [sp, #4]
 800c7d0:	f000 f872 	bl	800c8b8 <_vfiprintf_r>
 800c7d4:	b002      	add	sp, #8
 800c7d6:	bc08      	pop	{r3}
 800c7d8:	b003      	add	sp, #12
 800c7da:	4718      	bx	r3
 800c7dc:	2000000c 	.word	0x2000000c

0800c7e0 <__retarget_lock_init_recursive>:
 800c7e0:	4770      	bx	lr

0800c7e2 <__retarget_lock_acquire_recursive>:
 800c7e2:	4770      	bx	lr

0800c7e4 <__retarget_lock_release_recursive>:
 800c7e4:	4770      	bx	lr

0800c7e6 <memmove>:
 800c7e6:	b510      	push	{r4, lr}
 800c7e8:	4288      	cmp	r0, r1
 800c7ea:	d902      	bls.n	800c7f2 <memmove+0xc>
 800c7ec:	188b      	adds	r3, r1, r2
 800c7ee:	4298      	cmp	r0, r3
 800c7f0:	d303      	bcc.n	800c7fa <memmove+0x14>
 800c7f2:	2300      	movs	r3, #0
 800c7f4:	e007      	b.n	800c806 <memmove+0x20>
 800c7f6:	5c8b      	ldrb	r3, [r1, r2]
 800c7f8:	5483      	strb	r3, [r0, r2]
 800c7fa:	3a01      	subs	r2, #1
 800c7fc:	d2fb      	bcs.n	800c7f6 <memmove+0x10>
 800c7fe:	bd10      	pop	{r4, pc}
 800c800:	5ccc      	ldrb	r4, [r1, r3]
 800c802:	54c4      	strb	r4, [r0, r3]
 800c804:	3301      	adds	r3, #1
 800c806:	429a      	cmp	r2, r3
 800c808:	d1fa      	bne.n	800c800 <memmove+0x1a>
 800c80a:	e7f8      	b.n	800c7fe <memmove+0x18>

0800c80c <_realloc_r>:
 800c80c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c80e:	0007      	movs	r7, r0
 800c810:	000e      	movs	r6, r1
 800c812:	0014      	movs	r4, r2
 800c814:	2900      	cmp	r1, #0
 800c816:	d105      	bne.n	800c824 <_realloc_r+0x18>
 800c818:	0011      	movs	r1, r2
 800c81a:	f7fc f8f5 	bl	8008a08 <_malloc_r>
 800c81e:	0005      	movs	r5, r0
 800c820:	0028      	movs	r0, r5
 800c822:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c824:	2a00      	cmp	r2, #0
 800c826:	d103      	bne.n	800c830 <_realloc_r+0x24>
 800c828:	f7fc f882 	bl	8008930 <_free_r>
 800c82c:	0025      	movs	r5, r4
 800c82e:	e7f7      	b.n	800c820 <_realloc_r+0x14>
 800c830:	f000 fc8c 	bl	800d14c <_malloc_usable_size_r>
 800c834:	9001      	str	r0, [sp, #4]
 800c836:	4284      	cmp	r4, r0
 800c838:	d803      	bhi.n	800c842 <_realloc_r+0x36>
 800c83a:	0035      	movs	r5, r6
 800c83c:	0843      	lsrs	r3, r0, #1
 800c83e:	42a3      	cmp	r3, r4
 800c840:	d3ee      	bcc.n	800c820 <_realloc_r+0x14>
 800c842:	0021      	movs	r1, r4
 800c844:	0038      	movs	r0, r7
 800c846:	f7fc f8df 	bl	8008a08 <_malloc_r>
 800c84a:	1e05      	subs	r5, r0, #0
 800c84c:	d0e8      	beq.n	800c820 <_realloc_r+0x14>
 800c84e:	9b01      	ldr	r3, [sp, #4]
 800c850:	0022      	movs	r2, r4
 800c852:	429c      	cmp	r4, r3
 800c854:	d900      	bls.n	800c858 <_realloc_r+0x4c>
 800c856:	001a      	movs	r2, r3
 800c858:	0031      	movs	r1, r6
 800c85a:	0028      	movs	r0, r5
 800c85c:	f7fc f856 	bl	800890c <memcpy>
 800c860:	0031      	movs	r1, r6
 800c862:	0038      	movs	r0, r7
 800c864:	f7fc f864 	bl	8008930 <_free_r>
 800c868:	e7da      	b.n	800c820 <_realloc_r+0x14>

0800c86a <__sfputc_r>:
 800c86a:	6893      	ldr	r3, [r2, #8]
 800c86c:	b510      	push	{r4, lr}
 800c86e:	3b01      	subs	r3, #1
 800c870:	6093      	str	r3, [r2, #8]
 800c872:	2b00      	cmp	r3, #0
 800c874:	da04      	bge.n	800c880 <__sfputc_r+0x16>
 800c876:	6994      	ldr	r4, [r2, #24]
 800c878:	42a3      	cmp	r3, r4
 800c87a:	db07      	blt.n	800c88c <__sfputc_r+0x22>
 800c87c:	290a      	cmp	r1, #10
 800c87e:	d005      	beq.n	800c88c <__sfputc_r+0x22>
 800c880:	6813      	ldr	r3, [r2, #0]
 800c882:	1c58      	adds	r0, r3, #1
 800c884:	6010      	str	r0, [r2, #0]
 800c886:	7019      	strb	r1, [r3, #0]
 800c888:	0008      	movs	r0, r1
 800c88a:	bd10      	pop	{r4, pc}
 800c88c:	f000 f94e 	bl	800cb2c <__swbuf_r>
 800c890:	0001      	movs	r1, r0
 800c892:	e7f9      	b.n	800c888 <__sfputc_r+0x1e>

0800c894 <__sfputs_r>:
 800c894:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c896:	0006      	movs	r6, r0
 800c898:	000f      	movs	r7, r1
 800c89a:	0014      	movs	r4, r2
 800c89c:	18d5      	adds	r5, r2, r3
 800c89e:	42ac      	cmp	r4, r5
 800c8a0:	d101      	bne.n	800c8a6 <__sfputs_r+0x12>
 800c8a2:	2000      	movs	r0, #0
 800c8a4:	e007      	b.n	800c8b6 <__sfputs_r+0x22>
 800c8a6:	7821      	ldrb	r1, [r4, #0]
 800c8a8:	003a      	movs	r2, r7
 800c8aa:	0030      	movs	r0, r6
 800c8ac:	f7ff ffdd 	bl	800c86a <__sfputc_r>
 800c8b0:	3401      	adds	r4, #1
 800c8b2:	1c43      	adds	r3, r0, #1
 800c8b4:	d1f3      	bne.n	800c89e <__sfputs_r+0xa>
 800c8b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800c8b8 <_vfiprintf_r>:
 800c8b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c8ba:	b0a1      	sub	sp, #132	; 0x84
 800c8bc:	0006      	movs	r6, r0
 800c8be:	000c      	movs	r4, r1
 800c8c0:	001f      	movs	r7, r3
 800c8c2:	9203      	str	r2, [sp, #12]
 800c8c4:	2800      	cmp	r0, #0
 800c8c6:	d004      	beq.n	800c8d2 <_vfiprintf_r+0x1a>
 800c8c8:	6983      	ldr	r3, [r0, #24]
 800c8ca:	2b00      	cmp	r3, #0
 800c8cc:	d101      	bne.n	800c8d2 <_vfiprintf_r+0x1a>
 800c8ce:	f000 fb31 	bl	800cf34 <__sinit>
 800c8d2:	4b8e      	ldr	r3, [pc, #568]	; (800cb0c <_vfiprintf_r+0x254>)
 800c8d4:	429c      	cmp	r4, r3
 800c8d6:	d11c      	bne.n	800c912 <_vfiprintf_r+0x5a>
 800c8d8:	6874      	ldr	r4, [r6, #4]
 800c8da:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c8dc:	07db      	lsls	r3, r3, #31
 800c8de:	d405      	bmi.n	800c8ec <_vfiprintf_r+0x34>
 800c8e0:	89a3      	ldrh	r3, [r4, #12]
 800c8e2:	059b      	lsls	r3, r3, #22
 800c8e4:	d402      	bmi.n	800c8ec <_vfiprintf_r+0x34>
 800c8e6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c8e8:	f7ff ff7b 	bl	800c7e2 <__retarget_lock_acquire_recursive>
 800c8ec:	89a3      	ldrh	r3, [r4, #12]
 800c8ee:	071b      	lsls	r3, r3, #28
 800c8f0:	d502      	bpl.n	800c8f8 <_vfiprintf_r+0x40>
 800c8f2:	6923      	ldr	r3, [r4, #16]
 800c8f4:	2b00      	cmp	r3, #0
 800c8f6:	d11d      	bne.n	800c934 <_vfiprintf_r+0x7c>
 800c8f8:	0021      	movs	r1, r4
 800c8fa:	0030      	movs	r0, r6
 800c8fc:	f000 f96c 	bl	800cbd8 <__swsetup_r>
 800c900:	2800      	cmp	r0, #0
 800c902:	d017      	beq.n	800c934 <_vfiprintf_r+0x7c>
 800c904:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c906:	07db      	lsls	r3, r3, #31
 800c908:	d50d      	bpl.n	800c926 <_vfiprintf_r+0x6e>
 800c90a:	2001      	movs	r0, #1
 800c90c:	4240      	negs	r0, r0
 800c90e:	b021      	add	sp, #132	; 0x84
 800c910:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c912:	4b7f      	ldr	r3, [pc, #508]	; (800cb10 <_vfiprintf_r+0x258>)
 800c914:	429c      	cmp	r4, r3
 800c916:	d101      	bne.n	800c91c <_vfiprintf_r+0x64>
 800c918:	68b4      	ldr	r4, [r6, #8]
 800c91a:	e7de      	b.n	800c8da <_vfiprintf_r+0x22>
 800c91c:	4b7d      	ldr	r3, [pc, #500]	; (800cb14 <_vfiprintf_r+0x25c>)
 800c91e:	429c      	cmp	r4, r3
 800c920:	d1db      	bne.n	800c8da <_vfiprintf_r+0x22>
 800c922:	68f4      	ldr	r4, [r6, #12]
 800c924:	e7d9      	b.n	800c8da <_vfiprintf_r+0x22>
 800c926:	89a3      	ldrh	r3, [r4, #12]
 800c928:	059b      	lsls	r3, r3, #22
 800c92a:	d4ee      	bmi.n	800c90a <_vfiprintf_r+0x52>
 800c92c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c92e:	f7ff ff59 	bl	800c7e4 <__retarget_lock_release_recursive>
 800c932:	e7ea      	b.n	800c90a <_vfiprintf_r+0x52>
 800c934:	2300      	movs	r3, #0
 800c936:	ad08      	add	r5, sp, #32
 800c938:	616b      	str	r3, [r5, #20]
 800c93a:	3320      	adds	r3, #32
 800c93c:	766b      	strb	r3, [r5, #25]
 800c93e:	3310      	adds	r3, #16
 800c940:	76ab      	strb	r3, [r5, #26]
 800c942:	9707      	str	r7, [sp, #28]
 800c944:	9f03      	ldr	r7, [sp, #12]
 800c946:	783b      	ldrb	r3, [r7, #0]
 800c948:	2b00      	cmp	r3, #0
 800c94a:	d001      	beq.n	800c950 <_vfiprintf_r+0x98>
 800c94c:	2b25      	cmp	r3, #37	; 0x25
 800c94e:	d14e      	bne.n	800c9ee <_vfiprintf_r+0x136>
 800c950:	9b03      	ldr	r3, [sp, #12]
 800c952:	1afb      	subs	r3, r7, r3
 800c954:	9305      	str	r3, [sp, #20]
 800c956:	9b03      	ldr	r3, [sp, #12]
 800c958:	429f      	cmp	r7, r3
 800c95a:	d00d      	beq.n	800c978 <_vfiprintf_r+0xc0>
 800c95c:	9b05      	ldr	r3, [sp, #20]
 800c95e:	0021      	movs	r1, r4
 800c960:	0030      	movs	r0, r6
 800c962:	9a03      	ldr	r2, [sp, #12]
 800c964:	f7ff ff96 	bl	800c894 <__sfputs_r>
 800c968:	1c43      	adds	r3, r0, #1
 800c96a:	d100      	bne.n	800c96e <_vfiprintf_r+0xb6>
 800c96c:	e0b5      	b.n	800cada <_vfiprintf_r+0x222>
 800c96e:	696a      	ldr	r2, [r5, #20]
 800c970:	9b05      	ldr	r3, [sp, #20]
 800c972:	4694      	mov	ip, r2
 800c974:	4463      	add	r3, ip
 800c976:	616b      	str	r3, [r5, #20]
 800c978:	783b      	ldrb	r3, [r7, #0]
 800c97a:	2b00      	cmp	r3, #0
 800c97c:	d100      	bne.n	800c980 <_vfiprintf_r+0xc8>
 800c97e:	e0ac      	b.n	800cada <_vfiprintf_r+0x222>
 800c980:	2201      	movs	r2, #1
 800c982:	1c7b      	adds	r3, r7, #1
 800c984:	9303      	str	r3, [sp, #12]
 800c986:	2300      	movs	r3, #0
 800c988:	4252      	negs	r2, r2
 800c98a:	606a      	str	r2, [r5, #4]
 800c98c:	a904      	add	r1, sp, #16
 800c98e:	3254      	adds	r2, #84	; 0x54
 800c990:	1852      	adds	r2, r2, r1
 800c992:	602b      	str	r3, [r5, #0]
 800c994:	60eb      	str	r3, [r5, #12]
 800c996:	60ab      	str	r3, [r5, #8]
 800c998:	7013      	strb	r3, [r2, #0]
 800c99a:	65ab      	str	r3, [r5, #88]	; 0x58
 800c99c:	9b03      	ldr	r3, [sp, #12]
 800c99e:	2205      	movs	r2, #5
 800c9a0:	7819      	ldrb	r1, [r3, #0]
 800c9a2:	485d      	ldr	r0, [pc, #372]	; (800cb18 <_vfiprintf_r+0x260>)
 800c9a4:	f7ff f854 	bl	800ba50 <memchr>
 800c9a8:	9b03      	ldr	r3, [sp, #12]
 800c9aa:	1c5f      	adds	r7, r3, #1
 800c9ac:	2800      	cmp	r0, #0
 800c9ae:	d120      	bne.n	800c9f2 <_vfiprintf_r+0x13a>
 800c9b0:	682a      	ldr	r2, [r5, #0]
 800c9b2:	06d3      	lsls	r3, r2, #27
 800c9b4:	d504      	bpl.n	800c9c0 <_vfiprintf_r+0x108>
 800c9b6:	2353      	movs	r3, #83	; 0x53
 800c9b8:	a904      	add	r1, sp, #16
 800c9ba:	185b      	adds	r3, r3, r1
 800c9bc:	2120      	movs	r1, #32
 800c9be:	7019      	strb	r1, [r3, #0]
 800c9c0:	0713      	lsls	r3, r2, #28
 800c9c2:	d504      	bpl.n	800c9ce <_vfiprintf_r+0x116>
 800c9c4:	2353      	movs	r3, #83	; 0x53
 800c9c6:	a904      	add	r1, sp, #16
 800c9c8:	185b      	adds	r3, r3, r1
 800c9ca:	212b      	movs	r1, #43	; 0x2b
 800c9cc:	7019      	strb	r1, [r3, #0]
 800c9ce:	9b03      	ldr	r3, [sp, #12]
 800c9d0:	781b      	ldrb	r3, [r3, #0]
 800c9d2:	2b2a      	cmp	r3, #42	; 0x2a
 800c9d4:	d016      	beq.n	800ca04 <_vfiprintf_r+0x14c>
 800c9d6:	2100      	movs	r1, #0
 800c9d8:	68eb      	ldr	r3, [r5, #12]
 800c9da:	9f03      	ldr	r7, [sp, #12]
 800c9dc:	783a      	ldrb	r2, [r7, #0]
 800c9de:	1c78      	adds	r0, r7, #1
 800c9e0:	3a30      	subs	r2, #48	; 0x30
 800c9e2:	4684      	mov	ip, r0
 800c9e4:	2a09      	cmp	r2, #9
 800c9e6:	d94f      	bls.n	800ca88 <_vfiprintf_r+0x1d0>
 800c9e8:	2900      	cmp	r1, #0
 800c9ea:	d111      	bne.n	800ca10 <_vfiprintf_r+0x158>
 800c9ec:	e017      	b.n	800ca1e <_vfiprintf_r+0x166>
 800c9ee:	3701      	adds	r7, #1
 800c9f0:	e7a9      	b.n	800c946 <_vfiprintf_r+0x8e>
 800c9f2:	4b49      	ldr	r3, [pc, #292]	; (800cb18 <_vfiprintf_r+0x260>)
 800c9f4:	682a      	ldr	r2, [r5, #0]
 800c9f6:	1ac0      	subs	r0, r0, r3
 800c9f8:	2301      	movs	r3, #1
 800c9fa:	4083      	lsls	r3, r0
 800c9fc:	4313      	orrs	r3, r2
 800c9fe:	602b      	str	r3, [r5, #0]
 800ca00:	9703      	str	r7, [sp, #12]
 800ca02:	e7cb      	b.n	800c99c <_vfiprintf_r+0xe4>
 800ca04:	9b07      	ldr	r3, [sp, #28]
 800ca06:	1d19      	adds	r1, r3, #4
 800ca08:	681b      	ldr	r3, [r3, #0]
 800ca0a:	9107      	str	r1, [sp, #28]
 800ca0c:	2b00      	cmp	r3, #0
 800ca0e:	db01      	blt.n	800ca14 <_vfiprintf_r+0x15c>
 800ca10:	930b      	str	r3, [sp, #44]	; 0x2c
 800ca12:	e004      	b.n	800ca1e <_vfiprintf_r+0x166>
 800ca14:	425b      	negs	r3, r3
 800ca16:	60eb      	str	r3, [r5, #12]
 800ca18:	2302      	movs	r3, #2
 800ca1a:	4313      	orrs	r3, r2
 800ca1c:	602b      	str	r3, [r5, #0]
 800ca1e:	783b      	ldrb	r3, [r7, #0]
 800ca20:	2b2e      	cmp	r3, #46	; 0x2e
 800ca22:	d10a      	bne.n	800ca3a <_vfiprintf_r+0x182>
 800ca24:	787b      	ldrb	r3, [r7, #1]
 800ca26:	2b2a      	cmp	r3, #42	; 0x2a
 800ca28:	d137      	bne.n	800ca9a <_vfiprintf_r+0x1e2>
 800ca2a:	9b07      	ldr	r3, [sp, #28]
 800ca2c:	3702      	adds	r7, #2
 800ca2e:	1d1a      	adds	r2, r3, #4
 800ca30:	681b      	ldr	r3, [r3, #0]
 800ca32:	9207      	str	r2, [sp, #28]
 800ca34:	2b00      	cmp	r3, #0
 800ca36:	db2d      	blt.n	800ca94 <_vfiprintf_r+0x1dc>
 800ca38:	9309      	str	r3, [sp, #36]	; 0x24
 800ca3a:	2203      	movs	r2, #3
 800ca3c:	7839      	ldrb	r1, [r7, #0]
 800ca3e:	4837      	ldr	r0, [pc, #220]	; (800cb1c <_vfiprintf_r+0x264>)
 800ca40:	f7ff f806 	bl	800ba50 <memchr>
 800ca44:	2800      	cmp	r0, #0
 800ca46:	d007      	beq.n	800ca58 <_vfiprintf_r+0x1a0>
 800ca48:	4b34      	ldr	r3, [pc, #208]	; (800cb1c <_vfiprintf_r+0x264>)
 800ca4a:	682a      	ldr	r2, [r5, #0]
 800ca4c:	1ac0      	subs	r0, r0, r3
 800ca4e:	2340      	movs	r3, #64	; 0x40
 800ca50:	4083      	lsls	r3, r0
 800ca52:	4313      	orrs	r3, r2
 800ca54:	3701      	adds	r7, #1
 800ca56:	602b      	str	r3, [r5, #0]
 800ca58:	7839      	ldrb	r1, [r7, #0]
 800ca5a:	1c7b      	adds	r3, r7, #1
 800ca5c:	2206      	movs	r2, #6
 800ca5e:	4830      	ldr	r0, [pc, #192]	; (800cb20 <_vfiprintf_r+0x268>)
 800ca60:	9303      	str	r3, [sp, #12]
 800ca62:	7629      	strb	r1, [r5, #24]
 800ca64:	f7fe fff4 	bl	800ba50 <memchr>
 800ca68:	2800      	cmp	r0, #0
 800ca6a:	d045      	beq.n	800caf8 <_vfiprintf_r+0x240>
 800ca6c:	4b2d      	ldr	r3, [pc, #180]	; (800cb24 <_vfiprintf_r+0x26c>)
 800ca6e:	2b00      	cmp	r3, #0
 800ca70:	d127      	bne.n	800cac2 <_vfiprintf_r+0x20a>
 800ca72:	2207      	movs	r2, #7
 800ca74:	9b07      	ldr	r3, [sp, #28]
 800ca76:	3307      	adds	r3, #7
 800ca78:	4393      	bics	r3, r2
 800ca7a:	3308      	adds	r3, #8
 800ca7c:	9307      	str	r3, [sp, #28]
 800ca7e:	696b      	ldr	r3, [r5, #20]
 800ca80:	9a04      	ldr	r2, [sp, #16]
 800ca82:	189b      	adds	r3, r3, r2
 800ca84:	616b      	str	r3, [r5, #20]
 800ca86:	e75d      	b.n	800c944 <_vfiprintf_r+0x8c>
 800ca88:	210a      	movs	r1, #10
 800ca8a:	434b      	muls	r3, r1
 800ca8c:	4667      	mov	r7, ip
 800ca8e:	189b      	adds	r3, r3, r2
 800ca90:	3909      	subs	r1, #9
 800ca92:	e7a3      	b.n	800c9dc <_vfiprintf_r+0x124>
 800ca94:	2301      	movs	r3, #1
 800ca96:	425b      	negs	r3, r3
 800ca98:	e7ce      	b.n	800ca38 <_vfiprintf_r+0x180>
 800ca9a:	2300      	movs	r3, #0
 800ca9c:	001a      	movs	r2, r3
 800ca9e:	3701      	adds	r7, #1
 800caa0:	606b      	str	r3, [r5, #4]
 800caa2:	7839      	ldrb	r1, [r7, #0]
 800caa4:	1c78      	adds	r0, r7, #1
 800caa6:	3930      	subs	r1, #48	; 0x30
 800caa8:	4684      	mov	ip, r0
 800caaa:	2909      	cmp	r1, #9
 800caac:	d903      	bls.n	800cab6 <_vfiprintf_r+0x1fe>
 800caae:	2b00      	cmp	r3, #0
 800cab0:	d0c3      	beq.n	800ca3a <_vfiprintf_r+0x182>
 800cab2:	9209      	str	r2, [sp, #36]	; 0x24
 800cab4:	e7c1      	b.n	800ca3a <_vfiprintf_r+0x182>
 800cab6:	230a      	movs	r3, #10
 800cab8:	435a      	muls	r2, r3
 800caba:	4667      	mov	r7, ip
 800cabc:	1852      	adds	r2, r2, r1
 800cabe:	3b09      	subs	r3, #9
 800cac0:	e7ef      	b.n	800caa2 <_vfiprintf_r+0x1ea>
 800cac2:	ab07      	add	r3, sp, #28
 800cac4:	9300      	str	r3, [sp, #0]
 800cac6:	0022      	movs	r2, r4
 800cac8:	0029      	movs	r1, r5
 800caca:	0030      	movs	r0, r6
 800cacc:	4b16      	ldr	r3, [pc, #88]	; (800cb28 <_vfiprintf_r+0x270>)
 800cace:	f7fc f8bb 	bl	8008c48 <_printf_float>
 800cad2:	9004      	str	r0, [sp, #16]
 800cad4:	9b04      	ldr	r3, [sp, #16]
 800cad6:	3301      	adds	r3, #1
 800cad8:	d1d1      	bne.n	800ca7e <_vfiprintf_r+0x1c6>
 800cada:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800cadc:	07db      	lsls	r3, r3, #31
 800cade:	d405      	bmi.n	800caec <_vfiprintf_r+0x234>
 800cae0:	89a3      	ldrh	r3, [r4, #12]
 800cae2:	059b      	lsls	r3, r3, #22
 800cae4:	d402      	bmi.n	800caec <_vfiprintf_r+0x234>
 800cae6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800cae8:	f7ff fe7c 	bl	800c7e4 <__retarget_lock_release_recursive>
 800caec:	89a3      	ldrh	r3, [r4, #12]
 800caee:	065b      	lsls	r3, r3, #25
 800caf0:	d500      	bpl.n	800caf4 <_vfiprintf_r+0x23c>
 800caf2:	e70a      	b.n	800c90a <_vfiprintf_r+0x52>
 800caf4:	980d      	ldr	r0, [sp, #52]	; 0x34
 800caf6:	e70a      	b.n	800c90e <_vfiprintf_r+0x56>
 800caf8:	ab07      	add	r3, sp, #28
 800cafa:	9300      	str	r3, [sp, #0]
 800cafc:	0022      	movs	r2, r4
 800cafe:	0029      	movs	r1, r5
 800cb00:	0030      	movs	r0, r6
 800cb02:	4b09      	ldr	r3, [pc, #36]	; (800cb28 <_vfiprintf_r+0x270>)
 800cb04:	f7fc fb52 	bl	80091ac <_printf_i>
 800cb08:	e7e3      	b.n	800cad2 <_vfiprintf_r+0x21a>
 800cb0a:	46c0      	nop			; (mov r8, r8)
 800cb0c:	0800d9d4 	.word	0x0800d9d4
 800cb10:	0800d9f4 	.word	0x0800d9f4
 800cb14:	0800d9b4 	.word	0x0800d9b4
 800cb18:	0800d964 	.word	0x0800d964
 800cb1c:	0800d96a 	.word	0x0800d96a
 800cb20:	0800d96e 	.word	0x0800d96e
 800cb24:	08008c49 	.word	0x08008c49
 800cb28:	0800c895 	.word	0x0800c895

0800cb2c <__swbuf_r>:
 800cb2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cb2e:	0005      	movs	r5, r0
 800cb30:	000e      	movs	r6, r1
 800cb32:	0014      	movs	r4, r2
 800cb34:	2800      	cmp	r0, #0
 800cb36:	d004      	beq.n	800cb42 <__swbuf_r+0x16>
 800cb38:	6983      	ldr	r3, [r0, #24]
 800cb3a:	2b00      	cmp	r3, #0
 800cb3c:	d101      	bne.n	800cb42 <__swbuf_r+0x16>
 800cb3e:	f000 f9f9 	bl	800cf34 <__sinit>
 800cb42:	4b22      	ldr	r3, [pc, #136]	; (800cbcc <__swbuf_r+0xa0>)
 800cb44:	429c      	cmp	r4, r3
 800cb46:	d12e      	bne.n	800cba6 <__swbuf_r+0x7a>
 800cb48:	686c      	ldr	r4, [r5, #4]
 800cb4a:	69a3      	ldr	r3, [r4, #24]
 800cb4c:	60a3      	str	r3, [r4, #8]
 800cb4e:	89a3      	ldrh	r3, [r4, #12]
 800cb50:	071b      	lsls	r3, r3, #28
 800cb52:	d532      	bpl.n	800cbba <__swbuf_r+0x8e>
 800cb54:	6923      	ldr	r3, [r4, #16]
 800cb56:	2b00      	cmp	r3, #0
 800cb58:	d02f      	beq.n	800cbba <__swbuf_r+0x8e>
 800cb5a:	6823      	ldr	r3, [r4, #0]
 800cb5c:	6922      	ldr	r2, [r4, #16]
 800cb5e:	b2f7      	uxtb	r7, r6
 800cb60:	1a98      	subs	r0, r3, r2
 800cb62:	6963      	ldr	r3, [r4, #20]
 800cb64:	b2f6      	uxtb	r6, r6
 800cb66:	4283      	cmp	r3, r0
 800cb68:	dc05      	bgt.n	800cb76 <__swbuf_r+0x4a>
 800cb6a:	0021      	movs	r1, r4
 800cb6c:	0028      	movs	r0, r5
 800cb6e:	f000 f93f 	bl	800cdf0 <_fflush_r>
 800cb72:	2800      	cmp	r0, #0
 800cb74:	d127      	bne.n	800cbc6 <__swbuf_r+0x9a>
 800cb76:	68a3      	ldr	r3, [r4, #8]
 800cb78:	3001      	adds	r0, #1
 800cb7a:	3b01      	subs	r3, #1
 800cb7c:	60a3      	str	r3, [r4, #8]
 800cb7e:	6823      	ldr	r3, [r4, #0]
 800cb80:	1c5a      	adds	r2, r3, #1
 800cb82:	6022      	str	r2, [r4, #0]
 800cb84:	701f      	strb	r7, [r3, #0]
 800cb86:	6963      	ldr	r3, [r4, #20]
 800cb88:	4283      	cmp	r3, r0
 800cb8a:	d004      	beq.n	800cb96 <__swbuf_r+0x6a>
 800cb8c:	89a3      	ldrh	r3, [r4, #12]
 800cb8e:	07db      	lsls	r3, r3, #31
 800cb90:	d507      	bpl.n	800cba2 <__swbuf_r+0x76>
 800cb92:	2e0a      	cmp	r6, #10
 800cb94:	d105      	bne.n	800cba2 <__swbuf_r+0x76>
 800cb96:	0021      	movs	r1, r4
 800cb98:	0028      	movs	r0, r5
 800cb9a:	f000 f929 	bl	800cdf0 <_fflush_r>
 800cb9e:	2800      	cmp	r0, #0
 800cba0:	d111      	bne.n	800cbc6 <__swbuf_r+0x9a>
 800cba2:	0030      	movs	r0, r6
 800cba4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cba6:	4b0a      	ldr	r3, [pc, #40]	; (800cbd0 <__swbuf_r+0xa4>)
 800cba8:	429c      	cmp	r4, r3
 800cbaa:	d101      	bne.n	800cbb0 <__swbuf_r+0x84>
 800cbac:	68ac      	ldr	r4, [r5, #8]
 800cbae:	e7cc      	b.n	800cb4a <__swbuf_r+0x1e>
 800cbb0:	4b08      	ldr	r3, [pc, #32]	; (800cbd4 <__swbuf_r+0xa8>)
 800cbb2:	429c      	cmp	r4, r3
 800cbb4:	d1c9      	bne.n	800cb4a <__swbuf_r+0x1e>
 800cbb6:	68ec      	ldr	r4, [r5, #12]
 800cbb8:	e7c7      	b.n	800cb4a <__swbuf_r+0x1e>
 800cbba:	0021      	movs	r1, r4
 800cbbc:	0028      	movs	r0, r5
 800cbbe:	f000 f80b 	bl	800cbd8 <__swsetup_r>
 800cbc2:	2800      	cmp	r0, #0
 800cbc4:	d0c9      	beq.n	800cb5a <__swbuf_r+0x2e>
 800cbc6:	2601      	movs	r6, #1
 800cbc8:	4276      	negs	r6, r6
 800cbca:	e7ea      	b.n	800cba2 <__swbuf_r+0x76>
 800cbcc:	0800d9d4 	.word	0x0800d9d4
 800cbd0:	0800d9f4 	.word	0x0800d9f4
 800cbd4:	0800d9b4 	.word	0x0800d9b4

0800cbd8 <__swsetup_r>:
 800cbd8:	4b37      	ldr	r3, [pc, #220]	; (800ccb8 <__swsetup_r+0xe0>)
 800cbda:	b570      	push	{r4, r5, r6, lr}
 800cbdc:	681d      	ldr	r5, [r3, #0]
 800cbde:	0006      	movs	r6, r0
 800cbe0:	000c      	movs	r4, r1
 800cbe2:	2d00      	cmp	r5, #0
 800cbe4:	d005      	beq.n	800cbf2 <__swsetup_r+0x1a>
 800cbe6:	69ab      	ldr	r3, [r5, #24]
 800cbe8:	2b00      	cmp	r3, #0
 800cbea:	d102      	bne.n	800cbf2 <__swsetup_r+0x1a>
 800cbec:	0028      	movs	r0, r5
 800cbee:	f000 f9a1 	bl	800cf34 <__sinit>
 800cbf2:	4b32      	ldr	r3, [pc, #200]	; (800ccbc <__swsetup_r+0xe4>)
 800cbf4:	429c      	cmp	r4, r3
 800cbf6:	d10f      	bne.n	800cc18 <__swsetup_r+0x40>
 800cbf8:	686c      	ldr	r4, [r5, #4]
 800cbfa:	230c      	movs	r3, #12
 800cbfc:	5ee2      	ldrsh	r2, [r4, r3]
 800cbfe:	b293      	uxth	r3, r2
 800cc00:	0711      	lsls	r1, r2, #28
 800cc02:	d42d      	bmi.n	800cc60 <__swsetup_r+0x88>
 800cc04:	06d9      	lsls	r1, r3, #27
 800cc06:	d411      	bmi.n	800cc2c <__swsetup_r+0x54>
 800cc08:	2309      	movs	r3, #9
 800cc0a:	2001      	movs	r0, #1
 800cc0c:	6033      	str	r3, [r6, #0]
 800cc0e:	3337      	adds	r3, #55	; 0x37
 800cc10:	4313      	orrs	r3, r2
 800cc12:	81a3      	strh	r3, [r4, #12]
 800cc14:	4240      	negs	r0, r0
 800cc16:	bd70      	pop	{r4, r5, r6, pc}
 800cc18:	4b29      	ldr	r3, [pc, #164]	; (800ccc0 <__swsetup_r+0xe8>)
 800cc1a:	429c      	cmp	r4, r3
 800cc1c:	d101      	bne.n	800cc22 <__swsetup_r+0x4a>
 800cc1e:	68ac      	ldr	r4, [r5, #8]
 800cc20:	e7eb      	b.n	800cbfa <__swsetup_r+0x22>
 800cc22:	4b28      	ldr	r3, [pc, #160]	; (800ccc4 <__swsetup_r+0xec>)
 800cc24:	429c      	cmp	r4, r3
 800cc26:	d1e8      	bne.n	800cbfa <__swsetup_r+0x22>
 800cc28:	68ec      	ldr	r4, [r5, #12]
 800cc2a:	e7e6      	b.n	800cbfa <__swsetup_r+0x22>
 800cc2c:	075b      	lsls	r3, r3, #29
 800cc2e:	d513      	bpl.n	800cc58 <__swsetup_r+0x80>
 800cc30:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800cc32:	2900      	cmp	r1, #0
 800cc34:	d008      	beq.n	800cc48 <__swsetup_r+0x70>
 800cc36:	0023      	movs	r3, r4
 800cc38:	3344      	adds	r3, #68	; 0x44
 800cc3a:	4299      	cmp	r1, r3
 800cc3c:	d002      	beq.n	800cc44 <__swsetup_r+0x6c>
 800cc3e:	0030      	movs	r0, r6
 800cc40:	f7fb fe76 	bl	8008930 <_free_r>
 800cc44:	2300      	movs	r3, #0
 800cc46:	6363      	str	r3, [r4, #52]	; 0x34
 800cc48:	2224      	movs	r2, #36	; 0x24
 800cc4a:	89a3      	ldrh	r3, [r4, #12]
 800cc4c:	4393      	bics	r3, r2
 800cc4e:	81a3      	strh	r3, [r4, #12]
 800cc50:	2300      	movs	r3, #0
 800cc52:	6063      	str	r3, [r4, #4]
 800cc54:	6923      	ldr	r3, [r4, #16]
 800cc56:	6023      	str	r3, [r4, #0]
 800cc58:	2308      	movs	r3, #8
 800cc5a:	89a2      	ldrh	r2, [r4, #12]
 800cc5c:	4313      	orrs	r3, r2
 800cc5e:	81a3      	strh	r3, [r4, #12]
 800cc60:	6923      	ldr	r3, [r4, #16]
 800cc62:	2b00      	cmp	r3, #0
 800cc64:	d10b      	bne.n	800cc7e <__swsetup_r+0xa6>
 800cc66:	21a0      	movs	r1, #160	; 0xa0
 800cc68:	2280      	movs	r2, #128	; 0x80
 800cc6a:	89a3      	ldrh	r3, [r4, #12]
 800cc6c:	0089      	lsls	r1, r1, #2
 800cc6e:	0092      	lsls	r2, r2, #2
 800cc70:	400b      	ands	r3, r1
 800cc72:	4293      	cmp	r3, r2
 800cc74:	d003      	beq.n	800cc7e <__swsetup_r+0xa6>
 800cc76:	0021      	movs	r1, r4
 800cc78:	0030      	movs	r0, r6
 800cc7a:	f000 fa23 	bl	800d0c4 <__smakebuf_r>
 800cc7e:	220c      	movs	r2, #12
 800cc80:	5ea3      	ldrsh	r3, [r4, r2]
 800cc82:	2001      	movs	r0, #1
 800cc84:	001a      	movs	r2, r3
 800cc86:	b299      	uxth	r1, r3
 800cc88:	4002      	ands	r2, r0
 800cc8a:	4203      	tst	r3, r0
 800cc8c:	d00f      	beq.n	800ccae <__swsetup_r+0xd6>
 800cc8e:	2200      	movs	r2, #0
 800cc90:	60a2      	str	r2, [r4, #8]
 800cc92:	6962      	ldr	r2, [r4, #20]
 800cc94:	4252      	negs	r2, r2
 800cc96:	61a2      	str	r2, [r4, #24]
 800cc98:	2000      	movs	r0, #0
 800cc9a:	6922      	ldr	r2, [r4, #16]
 800cc9c:	4282      	cmp	r2, r0
 800cc9e:	d1ba      	bne.n	800cc16 <__swsetup_r+0x3e>
 800cca0:	060a      	lsls	r2, r1, #24
 800cca2:	d5b8      	bpl.n	800cc16 <__swsetup_r+0x3e>
 800cca4:	2240      	movs	r2, #64	; 0x40
 800cca6:	4313      	orrs	r3, r2
 800cca8:	81a3      	strh	r3, [r4, #12]
 800ccaa:	3801      	subs	r0, #1
 800ccac:	e7b3      	b.n	800cc16 <__swsetup_r+0x3e>
 800ccae:	0788      	lsls	r0, r1, #30
 800ccb0:	d400      	bmi.n	800ccb4 <__swsetup_r+0xdc>
 800ccb2:	6962      	ldr	r2, [r4, #20]
 800ccb4:	60a2      	str	r2, [r4, #8]
 800ccb6:	e7ef      	b.n	800cc98 <__swsetup_r+0xc0>
 800ccb8:	2000000c 	.word	0x2000000c
 800ccbc:	0800d9d4 	.word	0x0800d9d4
 800ccc0:	0800d9f4 	.word	0x0800d9f4
 800ccc4:	0800d9b4 	.word	0x0800d9b4

0800ccc8 <abort>:
 800ccc8:	2006      	movs	r0, #6
 800ccca:	b510      	push	{r4, lr}
 800cccc:	f000 fa70 	bl	800d1b0 <raise>
 800ccd0:	2001      	movs	r0, #1
 800ccd2:	f7f7 fda7 	bl	8004824 <_exit>
	...

0800ccd8 <__sflush_r>:
 800ccd8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ccda:	898b      	ldrh	r3, [r1, #12]
 800ccdc:	0005      	movs	r5, r0
 800ccde:	000c      	movs	r4, r1
 800cce0:	071a      	lsls	r2, r3, #28
 800cce2:	d45f      	bmi.n	800cda4 <__sflush_r+0xcc>
 800cce4:	684a      	ldr	r2, [r1, #4]
 800cce6:	2a00      	cmp	r2, #0
 800cce8:	dc04      	bgt.n	800ccf4 <__sflush_r+0x1c>
 800ccea:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 800ccec:	2a00      	cmp	r2, #0
 800ccee:	dc01      	bgt.n	800ccf4 <__sflush_r+0x1c>
 800ccf0:	2000      	movs	r0, #0
 800ccf2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ccf4:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800ccf6:	2f00      	cmp	r7, #0
 800ccf8:	d0fa      	beq.n	800ccf0 <__sflush_r+0x18>
 800ccfa:	2200      	movs	r2, #0
 800ccfc:	2180      	movs	r1, #128	; 0x80
 800ccfe:	682e      	ldr	r6, [r5, #0]
 800cd00:	602a      	str	r2, [r5, #0]
 800cd02:	001a      	movs	r2, r3
 800cd04:	0149      	lsls	r1, r1, #5
 800cd06:	400a      	ands	r2, r1
 800cd08:	420b      	tst	r3, r1
 800cd0a:	d034      	beq.n	800cd76 <__sflush_r+0x9e>
 800cd0c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800cd0e:	89a3      	ldrh	r3, [r4, #12]
 800cd10:	075b      	lsls	r3, r3, #29
 800cd12:	d506      	bpl.n	800cd22 <__sflush_r+0x4a>
 800cd14:	6863      	ldr	r3, [r4, #4]
 800cd16:	1ac0      	subs	r0, r0, r3
 800cd18:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800cd1a:	2b00      	cmp	r3, #0
 800cd1c:	d001      	beq.n	800cd22 <__sflush_r+0x4a>
 800cd1e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800cd20:	1ac0      	subs	r0, r0, r3
 800cd22:	0002      	movs	r2, r0
 800cd24:	6a21      	ldr	r1, [r4, #32]
 800cd26:	2300      	movs	r3, #0
 800cd28:	0028      	movs	r0, r5
 800cd2a:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800cd2c:	47b8      	blx	r7
 800cd2e:	89a1      	ldrh	r1, [r4, #12]
 800cd30:	1c43      	adds	r3, r0, #1
 800cd32:	d106      	bne.n	800cd42 <__sflush_r+0x6a>
 800cd34:	682b      	ldr	r3, [r5, #0]
 800cd36:	2b1d      	cmp	r3, #29
 800cd38:	d831      	bhi.n	800cd9e <__sflush_r+0xc6>
 800cd3a:	4a2c      	ldr	r2, [pc, #176]	; (800cdec <__sflush_r+0x114>)
 800cd3c:	40da      	lsrs	r2, r3
 800cd3e:	07d3      	lsls	r3, r2, #31
 800cd40:	d52d      	bpl.n	800cd9e <__sflush_r+0xc6>
 800cd42:	2300      	movs	r3, #0
 800cd44:	6063      	str	r3, [r4, #4]
 800cd46:	6923      	ldr	r3, [r4, #16]
 800cd48:	6023      	str	r3, [r4, #0]
 800cd4a:	04cb      	lsls	r3, r1, #19
 800cd4c:	d505      	bpl.n	800cd5a <__sflush_r+0x82>
 800cd4e:	1c43      	adds	r3, r0, #1
 800cd50:	d102      	bne.n	800cd58 <__sflush_r+0x80>
 800cd52:	682b      	ldr	r3, [r5, #0]
 800cd54:	2b00      	cmp	r3, #0
 800cd56:	d100      	bne.n	800cd5a <__sflush_r+0x82>
 800cd58:	6560      	str	r0, [r4, #84]	; 0x54
 800cd5a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800cd5c:	602e      	str	r6, [r5, #0]
 800cd5e:	2900      	cmp	r1, #0
 800cd60:	d0c6      	beq.n	800ccf0 <__sflush_r+0x18>
 800cd62:	0023      	movs	r3, r4
 800cd64:	3344      	adds	r3, #68	; 0x44
 800cd66:	4299      	cmp	r1, r3
 800cd68:	d002      	beq.n	800cd70 <__sflush_r+0x98>
 800cd6a:	0028      	movs	r0, r5
 800cd6c:	f7fb fde0 	bl	8008930 <_free_r>
 800cd70:	2000      	movs	r0, #0
 800cd72:	6360      	str	r0, [r4, #52]	; 0x34
 800cd74:	e7bd      	b.n	800ccf2 <__sflush_r+0x1a>
 800cd76:	2301      	movs	r3, #1
 800cd78:	0028      	movs	r0, r5
 800cd7a:	6a21      	ldr	r1, [r4, #32]
 800cd7c:	47b8      	blx	r7
 800cd7e:	1c43      	adds	r3, r0, #1
 800cd80:	d1c5      	bne.n	800cd0e <__sflush_r+0x36>
 800cd82:	682b      	ldr	r3, [r5, #0]
 800cd84:	2b00      	cmp	r3, #0
 800cd86:	d0c2      	beq.n	800cd0e <__sflush_r+0x36>
 800cd88:	2b1d      	cmp	r3, #29
 800cd8a:	d001      	beq.n	800cd90 <__sflush_r+0xb8>
 800cd8c:	2b16      	cmp	r3, #22
 800cd8e:	d101      	bne.n	800cd94 <__sflush_r+0xbc>
 800cd90:	602e      	str	r6, [r5, #0]
 800cd92:	e7ad      	b.n	800ccf0 <__sflush_r+0x18>
 800cd94:	2340      	movs	r3, #64	; 0x40
 800cd96:	89a2      	ldrh	r2, [r4, #12]
 800cd98:	4313      	orrs	r3, r2
 800cd9a:	81a3      	strh	r3, [r4, #12]
 800cd9c:	e7a9      	b.n	800ccf2 <__sflush_r+0x1a>
 800cd9e:	2340      	movs	r3, #64	; 0x40
 800cda0:	430b      	orrs	r3, r1
 800cda2:	e7fa      	b.n	800cd9a <__sflush_r+0xc2>
 800cda4:	690f      	ldr	r7, [r1, #16]
 800cda6:	2f00      	cmp	r7, #0
 800cda8:	d0a2      	beq.n	800ccf0 <__sflush_r+0x18>
 800cdaa:	680a      	ldr	r2, [r1, #0]
 800cdac:	600f      	str	r7, [r1, #0]
 800cdae:	1bd2      	subs	r2, r2, r7
 800cdb0:	9201      	str	r2, [sp, #4]
 800cdb2:	2200      	movs	r2, #0
 800cdb4:	079b      	lsls	r3, r3, #30
 800cdb6:	d100      	bne.n	800cdba <__sflush_r+0xe2>
 800cdb8:	694a      	ldr	r2, [r1, #20]
 800cdba:	60a2      	str	r2, [r4, #8]
 800cdbc:	9b01      	ldr	r3, [sp, #4]
 800cdbe:	2b00      	cmp	r3, #0
 800cdc0:	dc00      	bgt.n	800cdc4 <__sflush_r+0xec>
 800cdc2:	e795      	b.n	800ccf0 <__sflush_r+0x18>
 800cdc4:	003a      	movs	r2, r7
 800cdc6:	0028      	movs	r0, r5
 800cdc8:	9b01      	ldr	r3, [sp, #4]
 800cdca:	6a21      	ldr	r1, [r4, #32]
 800cdcc:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800cdce:	47b0      	blx	r6
 800cdd0:	2800      	cmp	r0, #0
 800cdd2:	dc06      	bgt.n	800cde2 <__sflush_r+0x10a>
 800cdd4:	2340      	movs	r3, #64	; 0x40
 800cdd6:	2001      	movs	r0, #1
 800cdd8:	89a2      	ldrh	r2, [r4, #12]
 800cdda:	4240      	negs	r0, r0
 800cddc:	4313      	orrs	r3, r2
 800cdde:	81a3      	strh	r3, [r4, #12]
 800cde0:	e787      	b.n	800ccf2 <__sflush_r+0x1a>
 800cde2:	9b01      	ldr	r3, [sp, #4]
 800cde4:	183f      	adds	r7, r7, r0
 800cde6:	1a1b      	subs	r3, r3, r0
 800cde8:	9301      	str	r3, [sp, #4]
 800cdea:	e7e7      	b.n	800cdbc <__sflush_r+0xe4>
 800cdec:	20400001 	.word	0x20400001

0800cdf0 <_fflush_r>:
 800cdf0:	690b      	ldr	r3, [r1, #16]
 800cdf2:	b570      	push	{r4, r5, r6, lr}
 800cdf4:	0005      	movs	r5, r0
 800cdf6:	000c      	movs	r4, r1
 800cdf8:	2b00      	cmp	r3, #0
 800cdfa:	d102      	bne.n	800ce02 <_fflush_r+0x12>
 800cdfc:	2500      	movs	r5, #0
 800cdfe:	0028      	movs	r0, r5
 800ce00:	bd70      	pop	{r4, r5, r6, pc}
 800ce02:	2800      	cmp	r0, #0
 800ce04:	d004      	beq.n	800ce10 <_fflush_r+0x20>
 800ce06:	6983      	ldr	r3, [r0, #24]
 800ce08:	2b00      	cmp	r3, #0
 800ce0a:	d101      	bne.n	800ce10 <_fflush_r+0x20>
 800ce0c:	f000 f892 	bl	800cf34 <__sinit>
 800ce10:	4b14      	ldr	r3, [pc, #80]	; (800ce64 <_fflush_r+0x74>)
 800ce12:	429c      	cmp	r4, r3
 800ce14:	d11b      	bne.n	800ce4e <_fflush_r+0x5e>
 800ce16:	686c      	ldr	r4, [r5, #4]
 800ce18:	220c      	movs	r2, #12
 800ce1a:	5ea3      	ldrsh	r3, [r4, r2]
 800ce1c:	2b00      	cmp	r3, #0
 800ce1e:	d0ed      	beq.n	800cdfc <_fflush_r+0xc>
 800ce20:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800ce22:	07d2      	lsls	r2, r2, #31
 800ce24:	d404      	bmi.n	800ce30 <_fflush_r+0x40>
 800ce26:	059b      	lsls	r3, r3, #22
 800ce28:	d402      	bmi.n	800ce30 <_fflush_r+0x40>
 800ce2a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ce2c:	f7ff fcd9 	bl	800c7e2 <__retarget_lock_acquire_recursive>
 800ce30:	0028      	movs	r0, r5
 800ce32:	0021      	movs	r1, r4
 800ce34:	f7ff ff50 	bl	800ccd8 <__sflush_r>
 800ce38:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ce3a:	0005      	movs	r5, r0
 800ce3c:	07db      	lsls	r3, r3, #31
 800ce3e:	d4de      	bmi.n	800cdfe <_fflush_r+0xe>
 800ce40:	89a3      	ldrh	r3, [r4, #12]
 800ce42:	059b      	lsls	r3, r3, #22
 800ce44:	d4db      	bmi.n	800cdfe <_fflush_r+0xe>
 800ce46:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ce48:	f7ff fccc 	bl	800c7e4 <__retarget_lock_release_recursive>
 800ce4c:	e7d7      	b.n	800cdfe <_fflush_r+0xe>
 800ce4e:	4b06      	ldr	r3, [pc, #24]	; (800ce68 <_fflush_r+0x78>)
 800ce50:	429c      	cmp	r4, r3
 800ce52:	d101      	bne.n	800ce58 <_fflush_r+0x68>
 800ce54:	68ac      	ldr	r4, [r5, #8]
 800ce56:	e7df      	b.n	800ce18 <_fflush_r+0x28>
 800ce58:	4b04      	ldr	r3, [pc, #16]	; (800ce6c <_fflush_r+0x7c>)
 800ce5a:	429c      	cmp	r4, r3
 800ce5c:	d1dc      	bne.n	800ce18 <_fflush_r+0x28>
 800ce5e:	68ec      	ldr	r4, [r5, #12]
 800ce60:	e7da      	b.n	800ce18 <_fflush_r+0x28>
 800ce62:	46c0      	nop			; (mov r8, r8)
 800ce64:	0800d9d4 	.word	0x0800d9d4
 800ce68:	0800d9f4 	.word	0x0800d9f4
 800ce6c:	0800d9b4 	.word	0x0800d9b4

0800ce70 <std>:
 800ce70:	2300      	movs	r3, #0
 800ce72:	b510      	push	{r4, lr}
 800ce74:	0004      	movs	r4, r0
 800ce76:	6003      	str	r3, [r0, #0]
 800ce78:	6043      	str	r3, [r0, #4]
 800ce7a:	6083      	str	r3, [r0, #8]
 800ce7c:	8181      	strh	r1, [r0, #12]
 800ce7e:	6643      	str	r3, [r0, #100]	; 0x64
 800ce80:	0019      	movs	r1, r3
 800ce82:	81c2      	strh	r2, [r0, #14]
 800ce84:	6103      	str	r3, [r0, #16]
 800ce86:	6143      	str	r3, [r0, #20]
 800ce88:	6183      	str	r3, [r0, #24]
 800ce8a:	2208      	movs	r2, #8
 800ce8c:	305c      	adds	r0, #92	; 0x5c
 800ce8e:	f7fb fd46 	bl	800891e <memset>
 800ce92:	4b05      	ldr	r3, [pc, #20]	; (800cea8 <std+0x38>)
 800ce94:	6224      	str	r4, [r4, #32]
 800ce96:	6263      	str	r3, [r4, #36]	; 0x24
 800ce98:	4b04      	ldr	r3, [pc, #16]	; (800ceac <std+0x3c>)
 800ce9a:	62a3      	str	r3, [r4, #40]	; 0x28
 800ce9c:	4b04      	ldr	r3, [pc, #16]	; (800ceb0 <std+0x40>)
 800ce9e:	62e3      	str	r3, [r4, #44]	; 0x2c
 800cea0:	4b04      	ldr	r3, [pc, #16]	; (800ceb4 <std+0x44>)
 800cea2:	6323      	str	r3, [r4, #48]	; 0x30
 800cea4:	bd10      	pop	{r4, pc}
 800cea6:	46c0      	nop			; (mov r8, r8)
 800cea8:	0800d1f1 	.word	0x0800d1f1
 800ceac:	0800d219 	.word	0x0800d219
 800ceb0:	0800d251 	.word	0x0800d251
 800ceb4:	0800d27d 	.word	0x0800d27d

0800ceb8 <_cleanup_r>:
 800ceb8:	b510      	push	{r4, lr}
 800ceba:	4902      	ldr	r1, [pc, #8]	; (800cec4 <_cleanup_r+0xc>)
 800cebc:	f000 f8ba 	bl	800d034 <_fwalk_reent>
 800cec0:	bd10      	pop	{r4, pc}
 800cec2:	46c0      	nop			; (mov r8, r8)
 800cec4:	0800cdf1 	.word	0x0800cdf1

0800cec8 <__sfmoreglue>:
 800cec8:	b570      	push	{r4, r5, r6, lr}
 800ceca:	2568      	movs	r5, #104	; 0x68
 800cecc:	1e4a      	subs	r2, r1, #1
 800cece:	4355      	muls	r5, r2
 800ced0:	000e      	movs	r6, r1
 800ced2:	0029      	movs	r1, r5
 800ced4:	3174      	adds	r1, #116	; 0x74
 800ced6:	f7fb fd97 	bl	8008a08 <_malloc_r>
 800ceda:	1e04      	subs	r4, r0, #0
 800cedc:	d008      	beq.n	800cef0 <__sfmoreglue+0x28>
 800cede:	2100      	movs	r1, #0
 800cee0:	002a      	movs	r2, r5
 800cee2:	6001      	str	r1, [r0, #0]
 800cee4:	6046      	str	r6, [r0, #4]
 800cee6:	300c      	adds	r0, #12
 800cee8:	60a0      	str	r0, [r4, #8]
 800ceea:	3268      	adds	r2, #104	; 0x68
 800ceec:	f7fb fd17 	bl	800891e <memset>
 800cef0:	0020      	movs	r0, r4
 800cef2:	bd70      	pop	{r4, r5, r6, pc}

0800cef4 <__sfp_lock_acquire>:
 800cef4:	b510      	push	{r4, lr}
 800cef6:	4802      	ldr	r0, [pc, #8]	; (800cf00 <__sfp_lock_acquire+0xc>)
 800cef8:	f7ff fc73 	bl	800c7e2 <__retarget_lock_acquire_recursive>
 800cefc:	bd10      	pop	{r4, pc}
 800cefe:	46c0      	nop			; (mov r8, r8)
 800cf00:	200004e5 	.word	0x200004e5

0800cf04 <__sfp_lock_release>:
 800cf04:	b510      	push	{r4, lr}
 800cf06:	4802      	ldr	r0, [pc, #8]	; (800cf10 <__sfp_lock_release+0xc>)
 800cf08:	f7ff fc6c 	bl	800c7e4 <__retarget_lock_release_recursive>
 800cf0c:	bd10      	pop	{r4, pc}
 800cf0e:	46c0      	nop			; (mov r8, r8)
 800cf10:	200004e5 	.word	0x200004e5

0800cf14 <__sinit_lock_acquire>:
 800cf14:	b510      	push	{r4, lr}
 800cf16:	4802      	ldr	r0, [pc, #8]	; (800cf20 <__sinit_lock_acquire+0xc>)
 800cf18:	f7ff fc63 	bl	800c7e2 <__retarget_lock_acquire_recursive>
 800cf1c:	bd10      	pop	{r4, pc}
 800cf1e:	46c0      	nop			; (mov r8, r8)
 800cf20:	200004e6 	.word	0x200004e6

0800cf24 <__sinit_lock_release>:
 800cf24:	b510      	push	{r4, lr}
 800cf26:	4802      	ldr	r0, [pc, #8]	; (800cf30 <__sinit_lock_release+0xc>)
 800cf28:	f7ff fc5c 	bl	800c7e4 <__retarget_lock_release_recursive>
 800cf2c:	bd10      	pop	{r4, pc}
 800cf2e:	46c0      	nop			; (mov r8, r8)
 800cf30:	200004e6 	.word	0x200004e6

0800cf34 <__sinit>:
 800cf34:	b513      	push	{r0, r1, r4, lr}
 800cf36:	0004      	movs	r4, r0
 800cf38:	f7ff ffec 	bl	800cf14 <__sinit_lock_acquire>
 800cf3c:	69a3      	ldr	r3, [r4, #24]
 800cf3e:	2b00      	cmp	r3, #0
 800cf40:	d002      	beq.n	800cf48 <__sinit+0x14>
 800cf42:	f7ff ffef 	bl	800cf24 <__sinit_lock_release>
 800cf46:	bd13      	pop	{r0, r1, r4, pc}
 800cf48:	64a3      	str	r3, [r4, #72]	; 0x48
 800cf4a:	64e3      	str	r3, [r4, #76]	; 0x4c
 800cf4c:	6523      	str	r3, [r4, #80]	; 0x50
 800cf4e:	4b13      	ldr	r3, [pc, #76]	; (800cf9c <__sinit+0x68>)
 800cf50:	4a13      	ldr	r2, [pc, #76]	; (800cfa0 <__sinit+0x6c>)
 800cf52:	681b      	ldr	r3, [r3, #0]
 800cf54:	62a2      	str	r2, [r4, #40]	; 0x28
 800cf56:	9301      	str	r3, [sp, #4]
 800cf58:	42a3      	cmp	r3, r4
 800cf5a:	d101      	bne.n	800cf60 <__sinit+0x2c>
 800cf5c:	2301      	movs	r3, #1
 800cf5e:	61a3      	str	r3, [r4, #24]
 800cf60:	0020      	movs	r0, r4
 800cf62:	f000 f81f 	bl	800cfa4 <__sfp>
 800cf66:	6060      	str	r0, [r4, #4]
 800cf68:	0020      	movs	r0, r4
 800cf6a:	f000 f81b 	bl	800cfa4 <__sfp>
 800cf6e:	60a0      	str	r0, [r4, #8]
 800cf70:	0020      	movs	r0, r4
 800cf72:	f000 f817 	bl	800cfa4 <__sfp>
 800cf76:	2200      	movs	r2, #0
 800cf78:	2104      	movs	r1, #4
 800cf7a:	60e0      	str	r0, [r4, #12]
 800cf7c:	6860      	ldr	r0, [r4, #4]
 800cf7e:	f7ff ff77 	bl	800ce70 <std>
 800cf82:	2201      	movs	r2, #1
 800cf84:	2109      	movs	r1, #9
 800cf86:	68a0      	ldr	r0, [r4, #8]
 800cf88:	f7ff ff72 	bl	800ce70 <std>
 800cf8c:	2202      	movs	r2, #2
 800cf8e:	2112      	movs	r1, #18
 800cf90:	68e0      	ldr	r0, [r4, #12]
 800cf92:	f7ff ff6d 	bl	800ce70 <std>
 800cf96:	2301      	movs	r3, #1
 800cf98:	61a3      	str	r3, [r4, #24]
 800cf9a:	e7d2      	b.n	800cf42 <__sinit+0xe>
 800cf9c:	0800d66c 	.word	0x0800d66c
 800cfa0:	0800ceb9 	.word	0x0800ceb9

0800cfa4 <__sfp>:
 800cfa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cfa6:	0007      	movs	r7, r0
 800cfa8:	f7ff ffa4 	bl	800cef4 <__sfp_lock_acquire>
 800cfac:	4b1f      	ldr	r3, [pc, #124]	; (800d02c <__sfp+0x88>)
 800cfae:	681e      	ldr	r6, [r3, #0]
 800cfb0:	69b3      	ldr	r3, [r6, #24]
 800cfb2:	2b00      	cmp	r3, #0
 800cfb4:	d102      	bne.n	800cfbc <__sfp+0x18>
 800cfb6:	0030      	movs	r0, r6
 800cfb8:	f7ff ffbc 	bl	800cf34 <__sinit>
 800cfbc:	3648      	adds	r6, #72	; 0x48
 800cfbe:	68b4      	ldr	r4, [r6, #8]
 800cfc0:	6873      	ldr	r3, [r6, #4]
 800cfc2:	3b01      	subs	r3, #1
 800cfc4:	d504      	bpl.n	800cfd0 <__sfp+0x2c>
 800cfc6:	6833      	ldr	r3, [r6, #0]
 800cfc8:	2b00      	cmp	r3, #0
 800cfca:	d022      	beq.n	800d012 <__sfp+0x6e>
 800cfcc:	6836      	ldr	r6, [r6, #0]
 800cfce:	e7f6      	b.n	800cfbe <__sfp+0x1a>
 800cfd0:	220c      	movs	r2, #12
 800cfd2:	5ea5      	ldrsh	r5, [r4, r2]
 800cfd4:	2d00      	cmp	r5, #0
 800cfd6:	d11a      	bne.n	800d00e <__sfp+0x6a>
 800cfd8:	0020      	movs	r0, r4
 800cfda:	4b15      	ldr	r3, [pc, #84]	; (800d030 <__sfp+0x8c>)
 800cfdc:	3058      	adds	r0, #88	; 0x58
 800cfde:	60e3      	str	r3, [r4, #12]
 800cfe0:	6665      	str	r5, [r4, #100]	; 0x64
 800cfe2:	f7ff fbfd 	bl	800c7e0 <__retarget_lock_init_recursive>
 800cfe6:	f7ff ff8d 	bl	800cf04 <__sfp_lock_release>
 800cfea:	0020      	movs	r0, r4
 800cfec:	2208      	movs	r2, #8
 800cfee:	0029      	movs	r1, r5
 800cff0:	6025      	str	r5, [r4, #0]
 800cff2:	60a5      	str	r5, [r4, #8]
 800cff4:	6065      	str	r5, [r4, #4]
 800cff6:	6125      	str	r5, [r4, #16]
 800cff8:	6165      	str	r5, [r4, #20]
 800cffa:	61a5      	str	r5, [r4, #24]
 800cffc:	305c      	adds	r0, #92	; 0x5c
 800cffe:	f7fb fc8e 	bl	800891e <memset>
 800d002:	6365      	str	r5, [r4, #52]	; 0x34
 800d004:	63a5      	str	r5, [r4, #56]	; 0x38
 800d006:	64a5      	str	r5, [r4, #72]	; 0x48
 800d008:	64e5      	str	r5, [r4, #76]	; 0x4c
 800d00a:	0020      	movs	r0, r4
 800d00c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d00e:	3468      	adds	r4, #104	; 0x68
 800d010:	e7d7      	b.n	800cfc2 <__sfp+0x1e>
 800d012:	2104      	movs	r1, #4
 800d014:	0038      	movs	r0, r7
 800d016:	f7ff ff57 	bl	800cec8 <__sfmoreglue>
 800d01a:	1e04      	subs	r4, r0, #0
 800d01c:	6030      	str	r0, [r6, #0]
 800d01e:	d1d5      	bne.n	800cfcc <__sfp+0x28>
 800d020:	f7ff ff70 	bl	800cf04 <__sfp_lock_release>
 800d024:	230c      	movs	r3, #12
 800d026:	603b      	str	r3, [r7, #0]
 800d028:	e7ef      	b.n	800d00a <__sfp+0x66>
 800d02a:	46c0      	nop			; (mov r8, r8)
 800d02c:	0800d66c 	.word	0x0800d66c
 800d030:	ffff0001 	.word	0xffff0001

0800d034 <_fwalk_reent>:
 800d034:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d036:	0004      	movs	r4, r0
 800d038:	0006      	movs	r6, r0
 800d03a:	2700      	movs	r7, #0
 800d03c:	9101      	str	r1, [sp, #4]
 800d03e:	3448      	adds	r4, #72	; 0x48
 800d040:	6863      	ldr	r3, [r4, #4]
 800d042:	68a5      	ldr	r5, [r4, #8]
 800d044:	9300      	str	r3, [sp, #0]
 800d046:	9b00      	ldr	r3, [sp, #0]
 800d048:	3b01      	subs	r3, #1
 800d04a:	9300      	str	r3, [sp, #0]
 800d04c:	d504      	bpl.n	800d058 <_fwalk_reent+0x24>
 800d04e:	6824      	ldr	r4, [r4, #0]
 800d050:	2c00      	cmp	r4, #0
 800d052:	d1f5      	bne.n	800d040 <_fwalk_reent+0xc>
 800d054:	0038      	movs	r0, r7
 800d056:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d058:	89ab      	ldrh	r3, [r5, #12]
 800d05a:	2b01      	cmp	r3, #1
 800d05c:	d908      	bls.n	800d070 <_fwalk_reent+0x3c>
 800d05e:	220e      	movs	r2, #14
 800d060:	5eab      	ldrsh	r3, [r5, r2]
 800d062:	3301      	adds	r3, #1
 800d064:	d004      	beq.n	800d070 <_fwalk_reent+0x3c>
 800d066:	0029      	movs	r1, r5
 800d068:	0030      	movs	r0, r6
 800d06a:	9b01      	ldr	r3, [sp, #4]
 800d06c:	4798      	blx	r3
 800d06e:	4307      	orrs	r7, r0
 800d070:	3568      	adds	r5, #104	; 0x68
 800d072:	e7e8      	b.n	800d046 <_fwalk_reent+0x12>

0800d074 <__swhatbuf_r>:
 800d074:	b570      	push	{r4, r5, r6, lr}
 800d076:	000e      	movs	r6, r1
 800d078:	001d      	movs	r5, r3
 800d07a:	230e      	movs	r3, #14
 800d07c:	5ec9      	ldrsh	r1, [r1, r3]
 800d07e:	0014      	movs	r4, r2
 800d080:	b096      	sub	sp, #88	; 0x58
 800d082:	2900      	cmp	r1, #0
 800d084:	da08      	bge.n	800d098 <__swhatbuf_r+0x24>
 800d086:	220c      	movs	r2, #12
 800d088:	5eb3      	ldrsh	r3, [r6, r2]
 800d08a:	2200      	movs	r2, #0
 800d08c:	602a      	str	r2, [r5, #0]
 800d08e:	061b      	lsls	r3, r3, #24
 800d090:	d411      	bmi.n	800d0b6 <__swhatbuf_r+0x42>
 800d092:	2380      	movs	r3, #128	; 0x80
 800d094:	00db      	lsls	r3, r3, #3
 800d096:	e00f      	b.n	800d0b8 <__swhatbuf_r+0x44>
 800d098:	466a      	mov	r2, sp
 800d09a:	f000 f91b 	bl	800d2d4 <_fstat_r>
 800d09e:	2800      	cmp	r0, #0
 800d0a0:	dbf1      	blt.n	800d086 <__swhatbuf_r+0x12>
 800d0a2:	23f0      	movs	r3, #240	; 0xf0
 800d0a4:	9901      	ldr	r1, [sp, #4]
 800d0a6:	021b      	lsls	r3, r3, #8
 800d0a8:	4019      	ands	r1, r3
 800d0aa:	4b05      	ldr	r3, [pc, #20]	; (800d0c0 <__swhatbuf_r+0x4c>)
 800d0ac:	18c9      	adds	r1, r1, r3
 800d0ae:	424b      	negs	r3, r1
 800d0b0:	4159      	adcs	r1, r3
 800d0b2:	6029      	str	r1, [r5, #0]
 800d0b4:	e7ed      	b.n	800d092 <__swhatbuf_r+0x1e>
 800d0b6:	2340      	movs	r3, #64	; 0x40
 800d0b8:	2000      	movs	r0, #0
 800d0ba:	6023      	str	r3, [r4, #0]
 800d0bc:	b016      	add	sp, #88	; 0x58
 800d0be:	bd70      	pop	{r4, r5, r6, pc}
 800d0c0:	ffffe000 	.word	0xffffe000

0800d0c4 <__smakebuf_r>:
 800d0c4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d0c6:	2602      	movs	r6, #2
 800d0c8:	898b      	ldrh	r3, [r1, #12]
 800d0ca:	0005      	movs	r5, r0
 800d0cc:	000c      	movs	r4, r1
 800d0ce:	4233      	tst	r3, r6
 800d0d0:	d006      	beq.n	800d0e0 <__smakebuf_r+0x1c>
 800d0d2:	0023      	movs	r3, r4
 800d0d4:	3347      	adds	r3, #71	; 0x47
 800d0d6:	6023      	str	r3, [r4, #0]
 800d0d8:	6123      	str	r3, [r4, #16]
 800d0da:	2301      	movs	r3, #1
 800d0dc:	6163      	str	r3, [r4, #20]
 800d0de:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800d0e0:	466a      	mov	r2, sp
 800d0e2:	ab01      	add	r3, sp, #4
 800d0e4:	f7ff ffc6 	bl	800d074 <__swhatbuf_r>
 800d0e8:	9900      	ldr	r1, [sp, #0]
 800d0ea:	0007      	movs	r7, r0
 800d0ec:	0028      	movs	r0, r5
 800d0ee:	f7fb fc8b 	bl	8008a08 <_malloc_r>
 800d0f2:	2800      	cmp	r0, #0
 800d0f4:	d108      	bne.n	800d108 <__smakebuf_r+0x44>
 800d0f6:	220c      	movs	r2, #12
 800d0f8:	5ea3      	ldrsh	r3, [r4, r2]
 800d0fa:	059a      	lsls	r2, r3, #22
 800d0fc:	d4ef      	bmi.n	800d0de <__smakebuf_r+0x1a>
 800d0fe:	2203      	movs	r2, #3
 800d100:	4393      	bics	r3, r2
 800d102:	431e      	orrs	r6, r3
 800d104:	81a6      	strh	r6, [r4, #12]
 800d106:	e7e4      	b.n	800d0d2 <__smakebuf_r+0xe>
 800d108:	4b0f      	ldr	r3, [pc, #60]	; (800d148 <__smakebuf_r+0x84>)
 800d10a:	62ab      	str	r3, [r5, #40]	; 0x28
 800d10c:	2380      	movs	r3, #128	; 0x80
 800d10e:	89a2      	ldrh	r2, [r4, #12]
 800d110:	6020      	str	r0, [r4, #0]
 800d112:	4313      	orrs	r3, r2
 800d114:	81a3      	strh	r3, [r4, #12]
 800d116:	9b00      	ldr	r3, [sp, #0]
 800d118:	6120      	str	r0, [r4, #16]
 800d11a:	6163      	str	r3, [r4, #20]
 800d11c:	9b01      	ldr	r3, [sp, #4]
 800d11e:	2b00      	cmp	r3, #0
 800d120:	d00d      	beq.n	800d13e <__smakebuf_r+0x7a>
 800d122:	0028      	movs	r0, r5
 800d124:	230e      	movs	r3, #14
 800d126:	5ee1      	ldrsh	r1, [r4, r3]
 800d128:	f000 f8e6 	bl	800d2f8 <_isatty_r>
 800d12c:	2800      	cmp	r0, #0
 800d12e:	d006      	beq.n	800d13e <__smakebuf_r+0x7a>
 800d130:	2203      	movs	r2, #3
 800d132:	89a3      	ldrh	r3, [r4, #12]
 800d134:	4393      	bics	r3, r2
 800d136:	001a      	movs	r2, r3
 800d138:	2301      	movs	r3, #1
 800d13a:	4313      	orrs	r3, r2
 800d13c:	81a3      	strh	r3, [r4, #12]
 800d13e:	89a0      	ldrh	r0, [r4, #12]
 800d140:	4307      	orrs	r7, r0
 800d142:	81a7      	strh	r7, [r4, #12]
 800d144:	e7cb      	b.n	800d0de <__smakebuf_r+0x1a>
 800d146:	46c0      	nop			; (mov r8, r8)
 800d148:	0800ceb9 	.word	0x0800ceb9

0800d14c <_malloc_usable_size_r>:
 800d14c:	1f0b      	subs	r3, r1, #4
 800d14e:	681b      	ldr	r3, [r3, #0]
 800d150:	1f18      	subs	r0, r3, #4
 800d152:	2b00      	cmp	r3, #0
 800d154:	da01      	bge.n	800d15a <_malloc_usable_size_r+0xe>
 800d156:	580b      	ldr	r3, [r1, r0]
 800d158:	18c0      	adds	r0, r0, r3
 800d15a:	4770      	bx	lr

0800d15c <_raise_r>:
 800d15c:	b570      	push	{r4, r5, r6, lr}
 800d15e:	0004      	movs	r4, r0
 800d160:	000d      	movs	r5, r1
 800d162:	291f      	cmp	r1, #31
 800d164:	d904      	bls.n	800d170 <_raise_r+0x14>
 800d166:	2316      	movs	r3, #22
 800d168:	6003      	str	r3, [r0, #0]
 800d16a:	2001      	movs	r0, #1
 800d16c:	4240      	negs	r0, r0
 800d16e:	bd70      	pop	{r4, r5, r6, pc}
 800d170:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800d172:	2b00      	cmp	r3, #0
 800d174:	d004      	beq.n	800d180 <_raise_r+0x24>
 800d176:	008a      	lsls	r2, r1, #2
 800d178:	189b      	adds	r3, r3, r2
 800d17a:	681a      	ldr	r2, [r3, #0]
 800d17c:	2a00      	cmp	r2, #0
 800d17e:	d108      	bne.n	800d192 <_raise_r+0x36>
 800d180:	0020      	movs	r0, r4
 800d182:	f000 f831 	bl	800d1e8 <_getpid_r>
 800d186:	002a      	movs	r2, r5
 800d188:	0001      	movs	r1, r0
 800d18a:	0020      	movs	r0, r4
 800d18c:	f000 f81a 	bl	800d1c4 <_kill_r>
 800d190:	e7ed      	b.n	800d16e <_raise_r+0x12>
 800d192:	2000      	movs	r0, #0
 800d194:	2a01      	cmp	r2, #1
 800d196:	d0ea      	beq.n	800d16e <_raise_r+0x12>
 800d198:	1c51      	adds	r1, r2, #1
 800d19a:	d103      	bne.n	800d1a4 <_raise_r+0x48>
 800d19c:	2316      	movs	r3, #22
 800d19e:	3001      	adds	r0, #1
 800d1a0:	6023      	str	r3, [r4, #0]
 800d1a2:	e7e4      	b.n	800d16e <_raise_r+0x12>
 800d1a4:	2400      	movs	r4, #0
 800d1a6:	0028      	movs	r0, r5
 800d1a8:	601c      	str	r4, [r3, #0]
 800d1aa:	4790      	blx	r2
 800d1ac:	0020      	movs	r0, r4
 800d1ae:	e7de      	b.n	800d16e <_raise_r+0x12>

0800d1b0 <raise>:
 800d1b0:	b510      	push	{r4, lr}
 800d1b2:	4b03      	ldr	r3, [pc, #12]	; (800d1c0 <raise+0x10>)
 800d1b4:	0001      	movs	r1, r0
 800d1b6:	6818      	ldr	r0, [r3, #0]
 800d1b8:	f7ff ffd0 	bl	800d15c <_raise_r>
 800d1bc:	bd10      	pop	{r4, pc}
 800d1be:	46c0      	nop			; (mov r8, r8)
 800d1c0:	2000000c 	.word	0x2000000c

0800d1c4 <_kill_r>:
 800d1c4:	2300      	movs	r3, #0
 800d1c6:	b570      	push	{r4, r5, r6, lr}
 800d1c8:	4d06      	ldr	r5, [pc, #24]	; (800d1e4 <_kill_r+0x20>)
 800d1ca:	0004      	movs	r4, r0
 800d1cc:	0008      	movs	r0, r1
 800d1ce:	0011      	movs	r1, r2
 800d1d0:	602b      	str	r3, [r5, #0]
 800d1d2:	f7f7 fb17 	bl	8004804 <_kill>
 800d1d6:	1c43      	adds	r3, r0, #1
 800d1d8:	d103      	bne.n	800d1e2 <_kill_r+0x1e>
 800d1da:	682b      	ldr	r3, [r5, #0]
 800d1dc:	2b00      	cmp	r3, #0
 800d1de:	d000      	beq.n	800d1e2 <_kill_r+0x1e>
 800d1e0:	6023      	str	r3, [r4, #0]
 800d1e2:	bd70      	pop	{r4, r5, r6, pc}
 800d1e4:	200004e0 	.word	0x200004e0

0800d1e8 <_getpid_r>:
 800d1e8:	b510      	push	{r4, lr}
 800d1ea:	f7f7 fb05 	bl	80047f8 <_getpid>
 800d1ee:	bd10      	pop	{r4, pc}

0800d1f0 <__sread>:
 800d1f0:	b570      	push	{r4, r5, r6, lr}
 800d1f2:	000c      	movs	r4, r1
 800d1f4:	250e      	movs	r5, #14
 800d1f6:	5f49      	ldrsh	r1, [r1, r5]
 800d1f8:	f000 f8a4 	bl	800d344 <_read_r>
 800d1fc:	2800      	cmp	r0, #0
 800d1fe:	db03      	blt.n	800d208 <__sread+0x18>
 800d200:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800d202:	181b      	adds	r3, r3, r0
 800d204:	6563      	str	r3, [r4, #84]	; 0x54
 800d206:	bd70      	pop	{r4, r5, r6, pc}
 800d208:	89a3      	ldrh	r3, [r4, #12]
 800d20a:	4a02      	ldr	r2, [pc, #8]	; (800d214 <__sread+0x24>)
 800d20c:	4013      	ands	r3, r2
 800d20e:	81a3      	strh	r3, [r4, #12]
 800d210:	e7f9      	b.n	800d206 <__sread+0x16>
 800d212:	46c0      	nop			; (mov r8, r8)
 800d214:	ffffefff 	.word	0xffffefff

0800d218 <__swrite>:
 800d218:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d21a:	001f      	movs	r7, r3
 800d21c:	898b      	ldrh	r3, [r1, #12]
 800d21e:	0005      	movs	r5, r0
 800d220:	000c      	movs	r4, r1
 800d222:	0016      	movs	r6, r2
 800d224:	05db      	lsls	r3, r3, #23
 800d226:	d505      	bpl.n	800d234 <__swrite+0x1c>
 800d228:	230e      	movs	r3, #14
 800d22a:	5ec9      	ldrsh	r1, [r1, r3]
 800d22c:	2200      	movs	r2, #0
 800d22e:	2302      	movs	r3, #2
 800d230:	f000 f874 	bl	800d31c <_lseek_r>
 800d234:	89a3      	ldrh	r3, [r4, #12]
 800d236:	4a05      	ldr	r2, [pc, #20]	; (800d24c <__swrite+0x34>)
 800d238:	0028      	movs	r0, r5
 800d23a:	4013      	ands	r3, r2
 800d23c:	81a3      	strh	r3, [r4, #12]
 800d23e:	0032      	movs	r2, r6
 800d240:	230e      	movs	r3, #14
 800d242:	5ee1      	ldrsh	r1, [r4, r3]
 800d244:	003b      	movs	r3, r7
 800d246:	f000 f81f 	bl	800d288 <_write_r>
 800d24a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d24c:	ffffefff 	.word	0xffffefff

0800d250 <__sseek>:
 800d250:	b570      	push	{r4, r5, r6, lr}
 800d252:	000c      	movs	r4, r1
 800d254:	250e      	movs	r5, #14
 800d256:	5f49      	ldrsh	r1, [r1, r5]
 800d258:	f000 f860 	bl	800d31c <_lseek_r>
 800d25c:	89a3      	ldrh	r3, [r4, #12]
 800d25e:	1c42      	adds	r2, r0, #1
 800d260:	d103      	bne.n	800d26a <__sseek+0x1a>
 800d262:	4a05      	ldr	r2, [pc, #20]	; (800d278 <__sseek+0x28>)
 800d264:	4013      	ands	r3, r2
 800d266:	81a3      	strh	r3, [r4, #12]
 800d268:	bd70      	pop	{r4, r5, r6, pc}
 800d26a:	2280      	movs	r2, #128	; 0x80
 800d26c:	0152      	lsls	r2, r2, #5
 800d26e:	4313      	orrs	r3, r2
 800d270:	81a3      	strh	r3, [r4, #12]
 800d272:	6560      	str	r0, [r4, #84]	; 0x54
 800d274:	e7f8      	b.n	800d268 <__sseek+0x18>
 800d276:	46c0      	nop			; (mov r8, r8)
 800d278:	ffffefff 	.word	0xffffefff

0800d27c <__sclose>:
 800d27c:	b510      	push	{r4, lr}
 800d27e:	230e      	movs	r3, #14
 800d280:	5ec9      	ldrsh	r1, [r1, r3]
 800d282:	f000 f815 	bl	800d2b0 <_close_r>
 800d286:	bd10      	pop	{r4, pc}

0800d288 <_write_r>:
 800d288:	b570      	push	{r4, r5, r6, lr}
 800d28a:	0004      	movs	r4, r0
 800d28c:	0008      	movs	r0, r1
 800d28e:	0011      	movs	r1, r2
 800d290:	001a      	movs	r2, r3
 800d292:	2300      	movs	r3, #0
 800d294:	4d05      	ldr	r5, [pc, #20]	; (800d2ac <_write_r+0x24>)
 800d296:	602b      	str	r3, [r5, #0]
 800d298:	f7f7 faed 	bl	8004876 <_write>
 800d29c:	1c43      	adds	r3, r0, #1
 800d29e:	d103      	bne.n	800d2a8 <_write_r+0x20>
 800d2a0:	682b      	ldr	r3, [r5, #0]
 800d2a2:	2b00      	cmp	r3, #0
 800d2a4:	d000      	beq.n	800d2a8 <_write_r+0x20>
 800d2a6:	6023      	str	r3, [r4, #0]
 800d2a8:	bd70      	pop	{r4, r5, r6, pc}
 800d2aa:	46c0      	nop			; (mov r8, r8)
 800d2ac:	200004e0 	.word	0x200004e0

0800d2b0 <_close_r>:
 800d2b0:	2300      	movs	r3, #0
 800d2b2:	b570      	push	{r4, r5, r6, lr}
 800d2b4:	4d06      	ldr	r5, [pc, #24]	; (800d2d0 <_close_r+0x20>)
 800d2b6:	0004      	movs	r4, r0
 800d2b8:	0008      	movs	r0, r1
 800d2ba:	602b      	str	r3, [r5, #0]
 800d2bc:	f7f7 faf7 	bl	80048ae <_close>
 800d2c0:	1c43      	adds	r3, r0, #1
 800d2c2:	d103      	bne.n	800d2cc <_close_r+0x1c>
 800d2c4:	682b      	ldr	r3, [r5, #0]
 800d2c6:	2b00      	cmp	r3, #0
 800d2c8:	d000      	beq.n	800d2cc <_close_r+0x1c>
 800d2ca:	6023      	str	r3, [r4, #0]
 800d2cc:	bd70      	pop	{r4, r5, r6, pc}
 800d2ce:	46c0      	nop			; (mov r8, r8)
 800d2d0:	200004e0 	.word	0x200004e0

0800d2d4 <_fstat_r>:
 800d2d4:	2300      	movs	r3, #0
 800d2d6:	b570      	push	{r4, r5, r6, lr}
 800d2d8:	4d06      	ldr	r5, [pc, #24]	; (800d2f4 <_fstat_r+0x20>)
 800d2da:	0004      	movs	r4, r0
 800d2dc:	0008      	movs	r0, r1
 800d2de:	0011      	movs	r1, r2
 800d2e0:	602b      	str	r3, [r5, #0]
 800d2e2:	f7f7 faee 	bl	80048c2 <_fstat>
 800d2e6:	1c43      	adds	r3, r0, #1
 800d2e8:	d103      	bne.n	800d2f2 <_fstat_r+0x1e>
 800d2ea:	682b      	ldr	r3, [r5, #0]
 800d2ec:	2b00      	cmp	r3, #0
 800d2ee:	d000      	beq.n	800d2f2 <_fstat_r+0x1e>
 800d2f0:	6023      	str	r3, [r4, #0]
 800d2f2:	bd70      	pop	{r4, r5, r6, pc}
 800d2f4:	200004e0 	.word	0x200004e0

0800d2f8 <_isatty_r>:
 800d2f8:	2300      	movs	r3, #0
 800d2fa:	b570      	push	{r4, r5, r6, lr}
 800d2fc:	4d06      	ldr	r5, [pc, #24]	; (800d318 <_isatty_r+0x20>)
 800d2fe:	0004      	movs	r4, r0
 800d300:	0008      	movs	r0, r1
 800d302:	602b      	str	r3, [r5, #0]
 800d304:	f7f7 faeb 	bl	80048de <_isatty>
 800d308:	1c43      	adds	r3, r0, #1
 800d30a:	d103      	bne.n	800d314 <_isatty_r+0x1c>
 800d30c:	682b      	ldr	r3, [r5, #0]
 800d30e:	2b00      	cmp	r3, #0
 800d310:	d000      	beq.n	800d314 <_isatty_r+0x1c>
 800d312:	6023      	str	r3, [r4, #0]
 800d314:	bd70      	pop	{r4, r5, r6, pc}
 800d316:	46c0      	nop			; (mov r8, r8)
 800d318:	200004e0 	.word	0x200004e0

0800d31c <_lseek_r>:
 800d31c:	b570      	push	{r4, r5, r6, lr}
 800d31e:	0004      	movs	r4, r0
 800d320:	0008      	movs	r0, r1
 800d322:	0011      	movs	r1, r2
 800d324:	001a      	movs	r2, r3
 800d326:	2300      	movs	r3, #0
 800d328:	4d05      	ldr	r5, [pc, #20]	; (800d340 <_lseek_r+0x24>)
 800d32a:	602b      	str	r3, [r5, #0]
 800d32c:	f7f7 fae0 	bl	80048f0 <_lseek>
 800d330:	1c43      	adds	r3, r0, #1
 800d332:	d103      	bne.n	800d33c <_lseek_r+0x20>
 800d334:	682b      	ldr	r3, [r5, #0]
 800d336:	2b00      	cmp	r3, #0
 800d338:	d000      	beq.n	800d33c <_lseek_r+0x20>
 800d33a:	6023      	str	r3, [r4, #0]
 800d33c:	bd70      	pop	{r4, r5, r6, pc}
 800d33e:	46c0      	nop			; (mov r8, r8)
 800d340:	200004e0 	.word	0x200004e0

0800d344 <_read_r>:
 800d344:	b570      	push	{r4, r5, r6, lr}
 800d346:	0004      	movs	r4, r0
 800d348:	0008      	movs	r0, r1
 800d34a:	0011      	movs	r1, r2
 800d34c:	001a      	movs	r2, r3
 800d34e:	2300      	movs	r3, #0
 800d350:	4d05      	ldr	r5, [pc, #20]	; (800d368 <_read_r+0x24>)
 800d352:	602b      	str	r3, [r5, #0]
 800d354:	f7f7 fa72 	bl	800483c <_read>
 800d358:	1c43      	adds	r3, r0, #1
 800d35a:	d103      	bne.n	800d364 <_read_r+0x20>
 800d35c:	682b      	ldr	r3, [r5, #0]
 800d35e:	2b00      	cmp	r3, #0
 800d360:	d000      	beq.n	800d364 <_read_r+0x20>
 800d362:	6023      	str	r3, [r4, #0]
 800d364:	bd70      	pop	{r4, r5, r6, pc}
 800d366:	46c0      	nop			; (mov r8, r8)
 800d368:	200004e0 	.word	0x200004e0

0800d36c <_init>:
 800d36c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d36e:	46c0      	nop			; (mov r8, r8)
 800d370:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d372:	bc08      	pop	{r3}
 800d374:	469e      	mov	lr, r3
 800d376:	4770      	bx	lr

0800d378 <_fini>:
 800d378:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d37a:	46c0      	nop			; (mov r8, r8)
 800d37c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d37e:	bc08      	pop	{r3}
 800d380:	469e      	mov	lr, r3
 800d382:	4770      	bx	lr
