Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Mon Jun  8 10:49:53 2020
| Host         : patricknaughton01 running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6000 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 6000 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 6000 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -37.792    -3789.677                    873                 2855        0.024        0.000                      0                 2855        4.020        0.000                       0                  1175  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        -37.792    -3789.677                    873                 2855        0.024        0.000                      0                 2855        4.020        0.000                       0                  1175  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          873  Failing Endpoints,  Worst Slack      -37.792ns,  Total Violation    -3789.677ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -37.792ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[60]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.188ns  (logic 15.923ns (35.237%)  route 29.265ns (64.762%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.737ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.187ns
    Computed max time borrow:         4.813ns
    Time borrowed from endpoint:      4.813ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.659ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1185, routed)        2.245     3.539    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X62Y43         LUT1 (Prop_lut1_I0_O)        0.124     3.663 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     3.825    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X62Y43         LUT1 (Prop_lut1_I0_O)        0.124     3.949 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.171     4.120    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X62Y43         LUT1 (Prop_lut1_I0_O)        0.124     4.244 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285     4.529    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X61Y43         LUT1 (Prop_lut1_I0_O)        0.124     4.653 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.297     4.950    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X63Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.074 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     5.228    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X63Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.352 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.302     5.654    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X65Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.778 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     6.062    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X67Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.186 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.149     6.335    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X67Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.459 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     6.751    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X64Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.875 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.162     7.037    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X64Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.161 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291     7.452    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X65Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.576 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.149     7.725    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X65Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.849 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.312     8.160    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X66Y43         LUT1 (Prop_lut1_I0_O)        0.124     8.284 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.171     8.455    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X66Y43         LUT1 (Prop_lut1_I0_O)        0.124     8.579 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340     8.920    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X67Y43         LUT1 (Prop_lut1_I0_O)        0.124     9.044 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.149     9.193    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X67Y43         LUT1 (Prop_lut1_I0_O)        0.124     9.317 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282     9.599    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X65Y43         LUT1 (Prop_lut1_I0_O)        0.124     9.723 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.292    10.015    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X65Y44         LUT1 (Prop_lut1_I0_O)        0.124    10.139 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    10.293    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X65Y44         LUT1 (Prop_lut1_I0_O)        0.124    10.417 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.409    10.826    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X69Y44         LUT1 (Prop_lut1_I0_O)        0.124    10.950 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    11.102    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X69Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.226 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.312    11.537    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X66Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.661 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    11.826    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X66Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.950 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.295    12.246    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X67Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.370 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    12.652    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X65Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.776 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.302    13.078    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X64Y46         LUT1 (Prop_lut1_I0_O)        0.124    13.202 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    13.485    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X67Y46         LUT1 (Prop_lut1_I0_O)        0.124    13.609 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.151    13.761    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X67Y46         LUT1 (Prop_lut1_I0_O)        0.124    13.885 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    14.185    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X64Y45         LUT1 (Prop_lut1_I0_O)        0.124    14.309 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.161    14.470    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X64Y45         LUT1 (Prop_lut1_I0_O)        0.124    14.594 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    14.888    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X66Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.012 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.165    15.177    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X66Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.301 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    15.585    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X65Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.709 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.151    15.860    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X65Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.984 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    16.283    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X64Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.407 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.159    16.566    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X64Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.690 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    16.973    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X67Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.097 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.154    17.251    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X67Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.375 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    17.638    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X67Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.762 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.292    18.054    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X67Y45         LUT1 (Prop_lut1_I0_O)        0.124    18.178 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    18.332    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X67Y45         LUT1 (Prop_lut1_I0_O)        0.124    18.456 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.305    18.762    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X68Y45         LUT1 (Prop_lut1_I0_O)        0.124    18.886 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    19.168    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X71Y45         LUT1 (Prop_lut1_I0_O)        0.124    19.292 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.149    19.441    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X71Y45         LUT1 (Prop_lut1_I0_O)        0.124    19.565 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    19.720    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X71Y45         LUT1 (Prop_lut1_I0_O)        0.124    19.844 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.442    20.286    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X69Y45         LUT1 (Prop_lut1_I0_O)        0.124    20.410 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    20.701    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X70Y45         LUT1 (Prop_lut1_I0_O)        0.124    20.825 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.162    20.987    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X70Y45         LUT1 (Prop_lut1_I0_O)        0.124    21.111 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    21.393    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X69Y45         LUT1 (Prop_lut1_I0_O)        0.124    21.517 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.151    21.669    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X69Y45         LUT1 (Prop_lut1_I0_O)        0.124    21.793 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.305    22.097    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X67Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.221 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.307    22.528    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X63Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.652 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    22.955    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X64Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.079 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.162    23.241    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X64Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.365 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    23.647    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X67Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.771 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.298    24.068    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X67Y47         LUT1 (Prop_lut1_I0_O)        0.124    24.192 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    24.496    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X66Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.620 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.161    24.781    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X66Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.905 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    25.196    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X64Y46         LUT1 (Prop_lut1_I0_O)        0.124    25.320 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.161    25.481    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X64Y46         LUT1 (Prop_lut1_I0_O)        0.124    25.605 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    25.896    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X65Y46         LUT1 (Prop_lut1_I0_O)        0.124    26.020 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.151    26.172    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X65Y46         LUT1 (Prop_lut1_I0_O)        0.124    26.296 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.350    26.646    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X62Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.196 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.827    28.023    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X62Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    28.573 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.642    29.216    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X61Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.742 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.658    30.400    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X62Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    30.950 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.847    31.797    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X60Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.323 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.649    32.972    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X58Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.522 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.627    34.149    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X57Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.675 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.939    35.614    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X56Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.140 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.831    36.971    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X56Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.497 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.879    38.376    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X57Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.902 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.638    39.541    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X57Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.067 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.638    40.705    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X57Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.231 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.643    41.874    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X58Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    42.424 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.872    43.295    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X59Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.821 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.840    44.662    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X60Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    45.188 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[3]
                         net (fo=1, routed)           0.000    45.188    design_1_i/top_0/inst/tdc1/delay_bufs[60]
    SLICE_X60Y48         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1185, routed)        1.557     2.736    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X60Y48         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[60]/G
                         clock pessimism              0.000     2.736    
                         clock uncertainty           -0.154     2.582    
                         time borrowed                4.813     7.395    
  -------------------------------------------------------------------
                         required time                          7.395    
                         arrival time                         -45.188    
  -------------------------------------------------------------------
                         slack                                -37.792    

Slack (VIOLATED) :        -37.562ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[59]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.202ns  (logic 15.937ns (35.258%)  route 29.265ns (64.742%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.737ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1185, routed)        2.245     3.539    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X62Y43         LUT1 (Prop_lut1_I0_O)        0.124     3.663 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     3.825    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X62Y43         LUT1 (Prop_lut1_I0_O)        0.124     3.949 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.171     4.120    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X62Y43         LUT1 (Prop_lut1_I0_O)        0.124     4.244 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285     4.529    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X61Y43         LUT1 (Prop_lut1_I0_O)        0.124     4.653 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.297     4.950    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X63Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.074 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     5.228    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X63Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.352 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.302     5.654    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X65Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.778 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     6.062    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X67Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.186 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.149     6.335    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X67Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.459 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     6.751    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X64Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.875 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.162     7.037    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X64Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.161 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291     7.452    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X65Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.576 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.149     7.725    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X65Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.849 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.312     8.160    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X66Y43         LUT1 (Prop_lut1_I0_O)        0.124     8.284 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.171     8.455    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X66Y43         LUT1 (Prop_lut1_I0_O)        0.124     8.579 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340     8.920    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X67Y43         LUT1 (Prop_lut1_I0_O)        0.124     9.044 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.149     9.193    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X67Y43         LUT1 (Prop_lut1_I0_O)        0.124     9.317 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282     9.599    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X65Y43         LUT1 (Prop_lut1_I0_O)        0.124     9.723 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.292    10.015    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X65Y44         LUT1 (Prop_lut1_I0_O)        0.124    10.139 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    10.293    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X65Y44         LUT1 (Prop_lut1_I0_O)        0.124    10.417 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.409    10.826    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X69Y44         LUT1 (Prop_lut1_I0_O)        0.124    10.950 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    11.102    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X69Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.226 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.312    11.537    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X66Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.661 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    11.826    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X66Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.950 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.295    12.246    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X67Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.370 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    12.652    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X65Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.776 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.302    13.078    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X64Y46         LUT1 (Prop_lut1_I0_O)        0.124    13.202 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    13.485    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X67Y46         LUT1 (Prop_lut1_I0_O)        0.124    13.609 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.151    13.761    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X67Y46         LUT1 (Prop_lut1_I0_O)        0.124    13.885 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    14.185    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X64Y45         LUT1 (Prop_lut1_I0_O)        0.124    14.309 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.161    14.470    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X64Y45         LUT1 (Prop_lut1_I0_O)        0.124    14.594 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    14.888    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X66Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.012 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.165    15.177    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X66Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.301 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    15.585    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X65Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.709 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.151    15.860    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X65Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.984 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    16.283    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X64Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.407 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.159    16.566    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X64Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.690 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    16.973    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X67Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.097 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.154    17.251    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X67Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.375 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    17.638    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X67Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.762 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.292    18.054    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X67Y45         LUT1 (Prop_lut1_I0_O)        0.124    18.178 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    18.332    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X67Y45         LUT1 (Prop_lut1_I0_O)        0.124    18.456 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.305    18.762    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X68Y45         LUT1 (Prop_lut1_I0_O)        0.124    18.886 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    19.168    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X71Y45         LUT1 (Prop_lut1_I0_O)        0.124    19.292 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.149    19.441    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X71Y45         LUT1 (Prop_lut1_I0_O)        0.124    19.565 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    19.720    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X71Y45         LUT1 (Prop_lut1_I0_O)        0.124    19.844 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.442    20.286    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X69Y45         LUT1 (Prop_lut1_I0_O)        0.124    20.410 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    20.701    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X70Y45         LUT1 (Prop_lut1_I0_O)        0.124    20.825 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.162    20.987    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X70Y45         LUT1 (Prop_lut1_I0_O)        0.124    21.111 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    21.393    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X69Y45         LUT1 (Prop_lut1_I0_O)        0.124    21.517 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.151    21.669    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X69Y45         LUT1 (Prop_lut1_I0_O)        0.124    21.793 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.305    22.097    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X67Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.221 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.307    22.528    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X63Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.652 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    22.955    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X64Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.079 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.162    23.241    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X64Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.365 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    23.647    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X67Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.771 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.298    24.068    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X67Y47         LUT1 (Prop_lut1_I0_O)        0.124    24.192 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    24.496    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X66Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.620 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.161    24.781    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X66Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.905 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    25.196    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X64Y46         LUT1 (Prop_lut1_I0_O)        0.124    25.320 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.161    25.481    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X64Y46         LUT1 (Prop_lut1_I0_O)        0.124    25.605 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    25.896    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X65Y46         LUT1 (Prop_lut1_I0_O)        0.124    26.020 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.151    26.172    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X65Y46         LUT1 (Prop_lut1_I0_O)        0.124    26.296 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.350    26.646    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X62Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.196 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.827    28.023    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X62Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    28.573 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.642    29.216    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X61Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.742 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.658    30.400    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X62Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    30.950 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.847    31.797    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X60Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.323 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.649    32.972    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X58Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.522 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.627    34.149    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X57Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.675 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.939    35.614    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X56Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.140 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.831    36.971    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X56Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.497 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.879    38.376    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X57Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.902 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.638    39.541    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X57Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.067 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.638    40.705    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X57Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.231 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.643    41.874    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X58Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    42.424 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.872    43.295    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X59Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.821 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.840    44.662    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X60Y48         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    45.202 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[2]
                         net (fo=1, routed)           0.000    45.202    design_1_i/top_0/inst/tdc1/delay_bufs[59]
    SLICE_X60Y48         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1185, routed)        1.557     2.736    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X60Y48         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[59]/G
                         clock pessimism              0.000     2.736    
                         clock uncertainty           -0.154     2.582    
                         time borrowed                5.057     7.639    
  -------------------------------------------------------------------
                         required time                          7.639    
                         arrival time                         -45.202    
  -------------------------------------------------------------------
                         slack                                -37.562    

Slack (VIOLATED) :        -37.487ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[58]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.127ns  (logic 15.862ns (35.150%)  route 29.265ns (64.850%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.737ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1185, routed)        2.245     3.539    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X62Y43         LUT1 (Prop_lut1_I0_O)        0.124     3.663 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     3.825    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X62Y43         LUT1 (Prop_lut1_I0_O)        0.124     3.949 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.171     4.120    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X62Y43         LUT1 (Prop_lut1_I0_O)        0.124     4.244 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285     4.529    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X61Y43         LUT1 (Prop_lut1_I0_O)        0.124     4.653 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.297     4.950    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X63Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.074 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     5.228    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X63Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.352 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.302     5.654    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X65Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.778 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     6.062    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X67Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.186 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.149     6.335    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X67Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.459 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     6.751    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X64Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.875 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.162     7.037    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X64Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.161 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291     7.452    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X65Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.576 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.149     7.725    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X65Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.849 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.312     8.160    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X66Y43         LUT1 (Prop_lut1_I0_O)        0.124     8.284 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.171     8.455    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X66Y43         LUT1 (Prop_lut1_I0_O)        0.124     8.579 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340     8.920    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X67Y43         LUT1 (Prop_lut1_I0_O)        0.124     9.044 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.149     9.193    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X67Y43         LUT1 (Prop_lut1_I0_O)        0.124     9.317 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282     9.599    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X65Y43         LUT1 (Prop_lut1_I0_O)        0.124     9.723 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.292    10.015    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X65Y44         LUT1 (Prop_lut1_I0_O)        0.124    10.139 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    10.293    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X65Y44         LUT1 (Prop_lut1_I0_O)        0.124    10.417 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.409    10.826    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X69Y44         LUT1 (Prop_lut1_I0_O)        0.124    10.950 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    11.102    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X69Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.226 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.312    11.537    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X66Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.661 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    11.826    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X66Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.950 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.295    12.246    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X67Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.370 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    12.652    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X65Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.776 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.302    13.078    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X64Y46         LUT1 (Prop_lut1_I0_O)        0.124    13.202 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    13.485    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X67Y46         LUT1 (Prop_lut1_I0_O)        0.124    13.609 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.151    13.761    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X67Y46         LUT1 (Prop_lut1_I0_O)        0.124    13.885 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    14.185    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X64Y45         LUT1 (Prop_lut1_I0_O)        0.124    14.309 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.161    14.470    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X64Y45         LUT1 (Prop_lut1_I0_O)        0.124    14.594 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    14.888    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X66Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.012 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.165    15.177    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X66Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.301 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    15.585    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X65Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.709 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.151    15.860    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X65Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.984 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    16.283    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X64Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.407 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.159    16.566    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X64Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.690 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    16.973    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X67Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.097 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.154    17.251    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X67Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.375 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    17.638    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X67Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.762 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.292    18.054    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X67Y45         LUT1 (Prop_lut1_I0_O)        0.124    18.178 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    18.332    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X67Y45         LUT1 (Prop_lut1_I0_O)        0.124    18.456 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.305    18.762    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X68Y45         LUT1 (Prop_lut1_I0_O)        0.124    18.886 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    19.168    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X71Y45         LUT1 (Prop_lut1_I0_O)        0.124    19.292 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.149    19.441    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X71Y45         LUT1 (Prop_lut1_I0_O)        0.124    19.565 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    19.720    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X71Y45         LUT1 (Prop_lut1_I0_O)        0.124    19.844 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.442    20.286    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X69Y45         LUT1 (Prop_lut1_I0_O)        0.124    20.410 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    20.701    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X70Y45         LUT1 (Prop_lut1_I0_O)        0.124    20.825 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.162    20.987    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X70Y45         LUT1 (Prop_lut1_I0_O)        0.124    21.111 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    21.393    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X69Y45         LUT1 (Prop_lut1_I0_O)        0.124    21.517 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.151    21.669    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X69Y45         LUT1 (Prop_lut1_I0_O)        0.124    21.793 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.305    22.097    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X67Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.221 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.307    22.528    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X63Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.652 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    22.955    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X64Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.079 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.162    23.241    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X64Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.365 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    23.647    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X67Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.771 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.298    24.068    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X67Y47         LUT1 (Prop_lut1_I0_O)        0.124    24.192 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    24.496    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X66Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.620 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.161    24.781    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X66Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.905 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    25.196    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X64Y46         LUT1 (Prop_lut1_I0_O)        0.124    25.320 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.161    25.481    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X64Y46         LUT1 (Prop_lut1_I0_O)        0.124    25.605 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    25.896    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X65Y46         LUT1 (Prop_lut1_I0_O)        0.124    26.020 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.151    26.172    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X65Y46         LUT1 (Prop_lut1_I0_O)        0.124    26.296 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.350    26.646    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X62Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.196 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.827    28.023    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X62Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    28.573 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.642    29.216    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X61Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.742 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.658    30.400    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X62Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    30.950 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.847    31.797    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X60Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.323 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.649    32.972    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X58Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.522 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.627    34.149    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X57Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.675 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.939    35.614    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X56Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.140 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.831    36.971    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X56Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.497 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.879    38.376    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X57Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.902 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.638    39.541    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X57Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.067 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.638    40.705    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X57Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.231 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.643    41.874    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X58Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    42.424 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.872    43.295    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X59Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.821 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.840    44.662    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X60Y48         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    45.127 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[1]
                         net (fo=1, routed)           0.000    45.127    design_1_i/top_0/inst/tdc1/delay_bufs[58]
    SLICE_X60Y48         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1185, routed)        1.557     2.736    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X60Y48         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[58]/G
                         clock pessimism              0.000     2.736    
                         clock uncertainty           -0.154     2.582    
                         time borrowed                5.057     7.639    
  -------------------------------------------------------------------
                         required time                          7.639    
                         arrival time                         -45.127    
  -------------------------------------------------------------------
                         slack                                -37.487    

Slack (VIOLATED) :        -37.401ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[57]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.041ns  (logic 15.776ns (35.026%)  route 29.265ns (64.974%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.737ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1185, routed)        2.245     3.539    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X62Y43         LUT1 (Prop_lut1_I0_O)        0.124     3.663 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     3.825    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X62Y43         LUT1 (Prop_lut1_I0_O)        0.124     3.949 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.171     4.120    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X62Y43         LUT1 (Prop_lut1_I0_O)        0.124     4.244 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285     4.529    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X61Y43         LUT1 (Prop_lut1_I0_O)        0.124     4.653 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.297     4.950    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X63Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.074 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     5.228    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X63Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.352 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.302     5.654    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X65Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.778 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     6.062    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X67Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.186 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.149     6.335    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X67Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.459 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     6.751    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X64Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.875 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.162     7.037    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X64Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.161 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291     7.452    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X65Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.576 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.149     7.725    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X65Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.849 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.312     8.160    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X66Y43         LUT1 (Prop_lut1_I0_O)        0.124     8.284 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.171     8.455    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X66Y43         LUT1 (Prop_lut1_I0_O)        0.124     8.579 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340     8.920    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X67Y43         LUT1 (Prop_lut1_I0_O)        0.124     9.044 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.149     9.193    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X67Y43         LUT1 (Prop_lut1_I0_O)        0.124     9.317 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282     9.599    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X65Y43         LUT1 (Prop_lut1_I0_O)        0.124     9.723 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.292    10.015    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X65Y44         LUT1 (Prop_lut1_I0_O)        0.124    10.139 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    10.293    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X65Y44         LUT1 (Prop_lut1_I0_O)        0.124    10.417 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.409    10.826    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X69Y44         LUT1 (Prop_lut1_I0_O)        0.124    10.950 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    11.102    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X69Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.226 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.312    11.537    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X66Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.661 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    11.826    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X66Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.950 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.295    12.246    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X67Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.370 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    12.652    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X65Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.776 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.302    13.078    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X64Y46         LUT1 (Prop_lut1_I0_O)        0.124    13.202 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    13.485    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X67Y46         LUT1 (Prop_lut1_I0_O)        0.124    13.609 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.151    13.761    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X67Y46         LUT1 (Prop_lut1_I0_O)        0.124    13.885 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    14.185    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X64Y45         LUT1 (Prop_lut1_I0_O)        0.124    14.309 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.161    14.470    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X64Y45         LUT1 (Prop_lut1_I0_O)        0.124    14.594 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    14.888    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X66Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.012 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.165    15.177    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X66Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.301 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    15.585    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X65Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.709 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.151    15.860    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X65Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.984 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    16.283    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X64Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.407 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.159    16.566    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X64Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.690 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    16.973    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X67Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.097 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.154    17.251    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X67Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.375 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    17.638    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X67Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.762 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.292    18.054    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X67Y45         LUT1 (Prop_lut1_I0_O)        0.124    18.178 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    18.332    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X67Y45         LUT1 (Prop_lut1_I0_O)        0.124    18.456 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.305    18.762    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X68Y45         LUT1 (Prop_lut1_I0_O)        0.124    18.886 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    19.168    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X71Y45         LUT1 (Prop_lut1_I0_O)        0.124    19.292 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.149    19.441    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X71Y45         LUT1 (Prop_lut1_I0_O)        0.124    19.565 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    19.720    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X71Y45         LUT1 (Prop_lut1_I0_O)        0.124    19.844 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.442    20.286    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X69Y45         LUT1 (Prop_lut1_I0_O)        0.124    20.410 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    20.701    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X70Y45         LUT1 (Prop_lut1_I0_O)        0.124    20.825 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.162    20.987    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X70Y45         LUT1 (Prop_lut1_I0_O)        0.124    21.111 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    21.393    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X69Y45         LUT1 (Prop_lut1_I0_O)        0.124    21.517 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.151    21.669    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X69Y45         LUT1 (Prop_lut1_I0_O)        0.124    21.793 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.305    22.097    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X67Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.221 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.307    22.528    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X63Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.652 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    22.955    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X64Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.079 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.162    23.241    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X64Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.365 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    23.647    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X67Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.771 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.298    24.068    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X67Y47         LUT1 (Prop_lut1_I0_O)        0.124    24.192 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    24.496    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X66Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.620 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.161    24.781    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X66Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.905 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    25.196    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X64Y46         LUT1 (Prop_lut1_I0_O)        0.124    25.320 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.161    25.481    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X64Y46         LUT1 (Prop_lut1_I0_O)        0.124    25.605 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    25.896    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X65Y46         LUT1 (Prop_lut1_I0_O)        0.124    26.020 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.151    26.172    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X65Y46         LUT1 (Prop_lut1_I0_O)        0.124    26.296 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.350    26.646    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X62Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.196 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.827    28.023    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X62Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    28.573 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.642    29.216    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X61Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.742 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.658    30.400    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X62Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    30.950 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.847    31.797    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X60Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.323 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.649    32.972    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X58Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.522 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.627    34.149    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X57Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.675 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.939    35.614    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X56Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.140 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.831    36.971    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X56Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.497 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.879    38.376    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X57Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.902 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.638    39.541    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X57Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.067 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.638    40.705    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X57Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.231 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.643    41.874    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X58Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    42.424 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.872    43.295    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X59Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.821 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.840    44.662    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X60Y48         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    45.041 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[0]
                         net (fo=1, routed)           0.000    45.041    design_1_i/top_0/inst/tdc1/delay_bufs[57]
    SLICE_X60Y48         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1185, routed)        1.557     2.736    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X60Y48         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[57]/G
                         clock pessimism              0.000     2.736    
                         clock uncertainty           -0.154     2.582    
                         time borrowed                5.057     7.639    
  -------------------------------------------------------------------
                         required time                          7.639    
                         arrival time                         -45.041    
  -------------------------------------------------------------------
                         slack                                -37.401    

Slack (VIOLATED) :        -36.198ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[55]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        43.835ns  (logic 15.411ns (35.156%)  route 28.424ns (64.843%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.734ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1185, routed)        2.245     3.539    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X62Y43         LUT1 (Prop_lut1_I0_O)        0.124     3.663 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     3.825    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X62Y43         LUT1 (Prop_lut1_I0_O)        0.124     3.949 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.171     4.120    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X62Y43         LUT1 (Prop_lut1_I0_O)        0.124     4.244 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285     4.529    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X61Y43         LUT1 (Prop_lut1_I0_O)        0.124     4.653 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.297     4.950    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X63Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.074 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     5.228    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X63Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.352 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.302     5.654    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X65Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.778 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     6.062    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X67Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.186 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.149     6.335    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X67Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.459 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     6.751    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X64Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.875 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.162     7.037    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X64Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.161 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291     7.452    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X65Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.576 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.149     7.725    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X65Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.849 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.312     8.160    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X66Y43         LUT1 (Prop_lut1_I0_O)        0.124     8.284 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.171     8.455    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X66Y43         LUT1 (Prop_lut1_I0_O)        0.124     8.579 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340     8.920    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X67Y43         LUT1 (Prop_lut1_I0_O)        0.124     9.044 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.149     9.193    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X67Y43         LUT1 (Prop_lut1_I0_O)        0.124     9.317 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282     9.599    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X65Y43         LUT1 (Prop_lut1_I0_O)        0.124     9.723 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.292    10.015    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X65Y44         LUT1 (Prop_lut1_I0_O)        0.124    10.139 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    10.293    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X65Y44         LUT1 (Prop_lut1_I0_O)        0.124    10.417 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.409    10.826    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X69Y44         LUT1 (Prop_lut1_I0_O)        0.124    10.950 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    11.102    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X69Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.226 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.312    11.537    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X66Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.661 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    11.826    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X66Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.950 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.295    12.246    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X67Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.370 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    12.652    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X65Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.776 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.302    13.078    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X64Y46         LUT1 (Prop_lut1_I0_O)        0.124    13.202 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    13.485    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X67Y46         LUT1 (Prop_lut1_I0_O)        0.124    13.609 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.151    13.761    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X67Y46         LUT1 (Prop_lut1_I0_O)        0.124    13.885 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    14.185    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X64Y45         LUT1 (Prop_lut1_I0_O)        0.124    14.309 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.161    14.470    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X64Y45         LUT1 (Prop_lut1_I0_O)        0.124    14.594 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    14.888    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X66Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.012 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.165    15.177    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X66Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.301 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    15.585    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X65Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.709 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.151    15.860    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X65Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.984 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    16.283    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X64Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.407 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.159    16.566    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X64Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.690 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    16.973    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X67Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.097 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.154    17.251    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X67Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.375 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    17.638    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X67Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.762 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.292    18.054    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X67Y45         LUT1 (Prop_lut1_I0_O)        0.124    18.178 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    18.332    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X67Y45         LUT1 (Prop_lut1_I0_O)        0.124    18.456 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.305    18.762    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X68Y45         LUT1 (Prop_lut1_I0_O)        0.124    18.886 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    19.168    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X71Y45         LUT1 (Prop_lut1_I0_O)        0.124    19.292 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.149    19.441    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X71Y45         LUT1 (Prop_lut1_I0_O)        0.124    19.565 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    19.720    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X71Y45         LUT1 (Prop_lut1_I0_O)        0.124    19.844 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.442    20.286    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X69Y45         LUT1 (Prop_lut1_I0_O)        0.124    20.410 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    20.701    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X70Y45         LUT1 (Prop_lut1_I0_O)        0.124    20.825 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.162    20.987    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X70Y45         LUT1 (Prop_lut1_I0_O)        0.124    21.111 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    21.393    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X69Y45         LUT1 (Prop_lut1_I0_O)        0.124    21.517 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.151    21.669    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X69Y45         LUT1 (Prop_lut1_I0_O)        0.124    21.793 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.305    22.097    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X67Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.221 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.307    22.528    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X63Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.652 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    22.955    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X64Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.079 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.162    23.241    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X64Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.365 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    23.647    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X67Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.771 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.298    24.068    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X67Y47         LUT1 (Prop_lut1_I0_O)        0.124    24.192 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    24.496    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X66Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.620 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.161    24.781    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X66Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.905 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    25.196    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X64Y46         LUT1 (Prop_lut1_I0_O)        0.124    25.320 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.161    25.481    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X64Y46         LUT1 (Prop_lut1_I0_O)        0.124    25.605 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    25.896    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X65Y46         LUT1 (Prop_lut1_I0_O)        0.124    26.020 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.151    26.172    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X65Y46         LUT1 (Prop_lut1_I0_O)        0.124    26.296 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.350    26.646    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X62Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.196 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.827    28.023    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X62Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    28.573 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.642    29.216    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X61Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.742 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.658    30.400    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X62Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    30.950 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.847    31.797    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X60Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.323 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.649    32.972    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X58Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.522 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.627    34.149    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X57Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.675 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.939    35.614    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X56Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.140 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.831    36.971    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X56Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.497 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.879    38.376    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X57Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.902 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.638    39.541    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X57Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.067 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.638    40.705    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X57Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.231 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.643    41.874    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X58Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    42.424 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.872    43.295    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X59Y48         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    43.835 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[2]
                         net (fo=1, routed)           0.000    43.835    design_1_i/top_0/inst/tdc1/delay_bufs[55]
    SLICE_X59Y48         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1185, routed)        1.555     2.734    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X59Y48         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[55]/G
                         clock pessimism              0.000     2.734    
                         clock uncertainty           -0.154     2.580    
                         time borrowed                5.057     7.637    
  -------------------------------------------------------------------
                         required time                          7.637    
                         arrival time                         -43.835    
  -------------------------------------------------------------------
                         slack                                -36.198    

Slack (VIOLATED) :        -36.123ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[54]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        43.760ns  (logic 15.336ns (35.045%)  route 28.424ns (64.955%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.734ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1185, routed)        2.245     3.539    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X62Y43         LUT1 (Prop_lut1_I0_O)        0.124     3.663 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     3.825    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X62Y43         LUT1 (Prop_lut1_I0_O)        0.124     3.949 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.171     4.120    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X62Y43         LUT1 (Prop_lut1_I0_O)        0.124     4.244 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285     4.529    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X61Y43         LUT1 (Prop_lut1_I0_O)        0.124     4.653 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.297     4.950    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X63Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.074 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     5.228    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X63Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.352 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.302     5.654    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X65Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.778 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     6.062    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X67Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.186 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.149     6.335    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X67Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.459 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     6.751    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X64Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.875 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.162     7.037    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X64Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.161 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291     7.452    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X65Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.576 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.149     7.725    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X65Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.849 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.312     8.160    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X66Y43         LUT1 (Prop_lut1_I0_O)        0.124     8.284 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.171     8.455    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X66Y43         LUT1 (Prop_lut1_I0_O)        0.124     8.579 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340     8.920    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X67Y43         LUT1 (Prop_lut1_I0_O)        0.124     9.044 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.149     9.193    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X67Y43         LUT1 (Prop_lut1_I0_O)        0.124     9.317 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282     9.599    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X65Y43         LUT1 (Prop_lut1_I0_O)        0.124     9.723 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.292    10.015    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X65Y44         LUT1 (Prop_lut1_I0_O)        0.124    10.139 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    10.293    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X65Y44         LUT1 (Prop_lut1_I0_O)        0.124    10.417 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.409    10.826    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X69Y44         LUT1 (Prop_lut1_I0_O)        0.124    10.950 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    11.102    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X69Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.226 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.312    11.537    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X66Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.661 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    11.826    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X66Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.950 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.295    12.246    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X67Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.370 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    12.652    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X65Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.776 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.302    13.078    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X64Y46         LUT1 (Prop_lut1_I0_O)        0.124    13.202 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    13.485    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X67Y46         LUT1 (Prop_lut1_I0_O)        0.124    13.609 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.151    13.761    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X67Y46         LUT1 (Prop_lut1_I0_O)        0.124    13.885 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    14.185    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X64Y45         LUT1 (Prop_lut1_I0_O)        0.124    14.309 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.161    14.470    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X64Y45         LUT1 (Prop_lut1_I0_O)        0.124    14.594 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    14.888    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X66Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.012 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.165    15.177    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X66Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.301 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    15.585    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X65Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.709 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.151    15.860    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X65Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.984 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    16.283    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X64Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.407 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.159    16.566    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X64Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.690 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    16.973    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X67Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.097 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.154    17.251    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X67Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.375 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    17.638    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X67Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.762 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.292    18.054    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X67Y45         LUT1 (Prop_lut1_I0_O)        0.124    18.178 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    18.332    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X67Y45         LUT1 (Prop_lut1_I0_O)        0.124    18.456 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.305    18.762    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X68Y45         LUT1 (Prop_lut1_I0_O)        0.124    18.886 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    19.168    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X71Y45         LUT1 (Prop_lut1_I0_O)        0.124    19.292 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.149    19.441    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X71Y45         LUT1 (Prop_lut1_I0_O)        0.124    19.565 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    19.720    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X71Y45         LUT1 (Prop_lut1_I0_O)        0.124    19.844 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.442    20.286    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X69Y45         LUT1 (Prop_lut1_I0_O)        0.124    20.410 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    20.701    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X70Y45         LUT1 (Prop_lut1_I0_O)        0.124    20.825 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.162    20.987    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X70Y45         LUT1 (Prop_lut1_I0_O)        0.124    21.111 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    21.393    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X69Y45         LUT1 (Prop_lut1_I0_O)        0.124    21.517 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.151    21.669    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X69Y45         LUT1 (Prop_lut1_I0_O)        0.124    21.793 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.305    22.097    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X67Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.221 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.307    22.528    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X63Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.652 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    22.955    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X64Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.079 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.162    23.241    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X64Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.365 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    23.647    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X67Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.771 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.298    24.068    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X67Y47         LUT1 (Prop_lut1_I0_O)        0.124    24.192 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    24.496    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X66Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.620 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.161    24.781    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X66Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.905 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    25.196    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X64Y46         LUT1 (Prop_lut1_I0_O)        0.124    25.320 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.161    25.481    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X64Y46         LUT1 (Prop_lut1_I0_O)        0.124    25.605 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    25.896    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X65Y46         LUT1 (Prop_lut1_I0_O)        0.124    26.020 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.151    26.172    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X65Y46         LUT1 (Prop_lut1_I0_O)        0.124    26.296 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.350    26.646    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X62Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.196 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.827    28.023    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X62Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    28.573 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.642    29.216    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X61Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.742 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.658    30.400    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X62Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    30.950 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.847    31.797    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X60Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.323 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.649    32.972    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X58Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.522 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.627    34.149    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X57Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.675 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.939    35.614    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X56Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.140 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.831    36.971    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X56Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.497 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.879    38.376    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X57Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.902 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.638    39.541    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X57Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.067 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.638    40.705    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X57Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.231 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.643    41.874    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X58Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    42.424 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.872    43.295    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X59Y48         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    43.760 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[1]
                         net (fo=1, routed)           0.000    43.760    design_1_i/top_0/inst/tdc1/delay_bufs[54]
    SLICE_X59Y48         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1185, routed)        1.555     2.734    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X59Y48         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[54]/G
                         clock pessimism              0.000     2.734    
                         clock uncertainty           -0.154     2.580    
                         time borrowed                5.057     7.637    
  -------------------------------------------------------------------
                         required time                          7.637    
                         arrival time                         -43.760    
  -------------------------------------------------------------------
                         slack                                -36.123    

Slack (VIOLATED) :        -36.092ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[56]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        43.821ns  (logic 15.397ns (35.136%)  route 28.424ns (64.864%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.734ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.149ns
    Computed max time borrow:         5.149ns
    Time borrowed from endpoint:      5.149ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.995ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1185, routed)        2.245     3.539    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X62Y43         LUT1 (Prop_lut1_I0_O)        0.124     3.663 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     3.825    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X62Y43         LUT1 (Prop_lut1_I0_O)        0.124     3.949 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.171     4.120    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X62Y43         LUT1 (Prop_lut1_I0_O)        0.124     4.244 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285     4.529    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X61Y43         LUT1 (Prop_lut1_I0_O)        0.124     4.653 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.297     4.950    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X63Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.074 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     5.228    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X63Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.352 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.302     5.654    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X65Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.778 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     6.062    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X67Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.186 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.149     6.335    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X67Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.459 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     6.751    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X64Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.875 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.162     7.037    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X64Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.161 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291     7.452    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X65Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.576 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.149     7.725    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X65Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.849 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.312     8.160    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X66Y43         LUT1 (Prop_lut1_I0_O)        0.124     8.284 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.171     8.455    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X66Y43         LUT1 (Prop_lut1_I0_O)        0.124     8.579 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340     8.920    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X67Y43         LUT1 (Prop_lut1_I0_O)        0.124     9.044 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.149     9.193    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X67Y43         LUT1 (Prop_lut1_I0_O)        0.124     9.317 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282     9.599    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X65Y43         LUT1 (Prop_lut1_I0_O)        0.124     9.723 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.292    10.015    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X65Y44         LUT1 (Prop_lut1_I0_O)        0.124    10.139 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    10.293    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X65Y44         LUT1 (Prop_lut1_I0_O)        0.124    10.417 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.409    10.826    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X69Y44         LUT1 (Prop_lut1_I0_O)        0.124    10.950 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    11.102    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X69Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.226 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.312    11.537    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X66Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.661 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    11.826    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X66Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.950 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.295    12.246    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X67Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.370 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    12.652    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X65Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.776 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.302    13.078    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X64Y46         LUT1 (Prop_lut1_I0_O)        0.124    13.202 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    13.485    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X67Y46         LUT1 (Prop_lut1_I0_O)        0.124    13.609 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.151    13.761    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X67Y46         LUT1 (Prop_lut1_I0_O)        0.124    13.885 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    14.185    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X64Y45         LUT1 (Prop_lut1_I0_O)        0.124    14.309 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.161    14.470    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X64Y45         LUT1 (Prop_lut1_I0_O)        0.124    14.594 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    14.888    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X66Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.012 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.165    15.177    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X66Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.301 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    15.585    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X65Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.709 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.151    15.860    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X65Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.984 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    16.283    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X64Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.407 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.159    16.566    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X64Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.690 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    16.973    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X67Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.097 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.154    17.251    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X67Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.375 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    17.638    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X67Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.762 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.292    18.054    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X67Y45         LUT1 (Prop_lut1_I0_O)        0.124    18.178 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    18.332    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X67Y45         LUT1 (Prop_lut1_I0_O)        0.124    18.456 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.305    18.762    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X68Y45         LUT1 (Prop_lut1_I0_O)        0.124    18.886 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    19.168    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X71Y45         LUT1 (Prop_lut1_I0_O)        0.124    19.292 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.149    19.441    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X71Y45         LUT1 (Prop_lut1_I0_O)        0.124    19.565 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    19.720    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X71Y45         LUT1 (Prop_lut1_I0_O)        0.124    19.844 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.442    20.286    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X69Y45         LUT1 (Prop_lut1_I0_O)        0.124    20.410 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    20.701    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X70Y45         LUT1 (Prop_lut1_I0_O)        0.124    20.825 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.162    20.987    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X70Y45         LUT1 (Prop_lut1_I0_O)        0.124    21.111 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    21.393    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X69Y45         LUT1 (Prop_lut1_I0_O)        0.124    21.517 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.151    21.669    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X69Y45         LUT1 (Prop_lut1_I0_O)        0.124    21.793 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.305    22.097    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X67Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.221 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.307    22.528    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X63Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.652 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    22.955    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X64Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.079 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.162    23.241    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X64Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.365 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    23.647    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X67Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.771 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.298    24.068    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X67Y47         LUT1 (Prop_lut1_I0_O)        0.124    24.192 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    24.496    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X66Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.620 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.161    24.781    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X66Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.905 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    25.196    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X64Y46         LUT1 (Prop_lut1_I0_O)        0.124    25.320 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.161    25.481    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X64Y46         LUT1 (Prop_lut1_I0_O)        0.124    25.605 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    25.896    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X65Y46         LUT1 (Prop_lut1_I0_O)        0.124    26.020 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.151    26.172    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X65Y46         LUT1 (Prop_lut1_I0_O)        0.124    26.296 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.350    26.646    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X62Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.196 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.827    28.023    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X62Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    28.573 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.642    29.216    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X61Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.742 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.658    30.400    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X62Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    30.950 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.847    31.797    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X60Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.323 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.649    32.972    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X58Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.522 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.627    34.149    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X57Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.675 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.939    35.614    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X56Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.140 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.831    36.971    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X56Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.497 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.879    38.376    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X57Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.902 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.638    39.541    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X57Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.067 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.638    40.705    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X57Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.231 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.643    41.874    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X58Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    42.424 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.872    43.295    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X59Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.821 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.000    43.821    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X59Y48         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1185, routed)        1.555     2.734    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X59Y48         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[56]/G
                         clock pessimism              0.000     2.734    
                         clock uncertainty           -0.154     2.580    
                         time borrowed                5.149     7.729    
  -------------------------------------------------------------------
                         required time                          7.729    
                         arrival time                         -43.821    
  -------------------------------------------------------------------
                         slack                                -36.092    

Slack (VIOLATED) :        -36.037ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[53]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        43.674ns  (logic 15.250ns (34.917%)  route 28.424ns (65.082%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.734ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1185, routed)        2.245     3.539    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X62Y43         LUT1 (Prop_lut1_I0_O)        0.124     3.663 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     3.825    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X62Y43         LUT1 (Prop_lut1_I0_O)        0.124     3.949 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.171     4.120    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X62Y43         LUT1 (Prop_lut1_I0_O)        0.124     4.244 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285     4.529    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X61Y43         LUT1 (Prop_lut1_I0_O)        0.124     4.653 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.297     4.950    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X63Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.074 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     5.228    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X63Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.352 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.302     5.654    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X65Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.778 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     6.062    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X67Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.186 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.149     6.335    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X67Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.459 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     6.751    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X64Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.875 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.162     7.037    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X64Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.161 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291     7.452    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X65Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.576 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.149     7.725    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X65Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.849 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.312     8.160    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X66Y43         LUT1 (Prop_lut1_I0_O)        0.124     8.284 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.171     8.455    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X66Y43         LUT1 (Prop_lut1_I0_O)        0.124     8.579 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340     8.920    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X67Y43         LUT1 (Prop_lut1_I0_O)        0.124     9.044 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.149     9.193    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X67Y43         LUT1 (Prop_lut1_I0_O)        0.124     9.317 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282     9.599    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X65Y43         LUT1 (Prop_lut1_I0_O)        0.124     9.723 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.292    10.015    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X65Y44         LUT1 (Prop_lut1_I0_O)        0.124    10.139 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    10.293    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X65Y44         LUT1 (Prop_lut1_I0_O)        0.124    10.417 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.409    10.826    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X69Y44         LUT1 (Prop_lut1_I0_O)        0.124    10.950 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    11.102    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X69Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.226 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.312    11.537    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X66Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.661 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    11.826    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X66Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.950 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.295    12.246    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X67Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.370 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    12.652    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X65Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.776 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.302    13.078    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X64Y46         LUT1 (Prop_lut1_I0_O)        0.124    13.202 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    13.485    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X67Y46         LUT1 (Prop_lut1_I0_O)        0.124    13.609 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.151    13.761    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X67Y46         LUT1 (Prop_lut1_I0_O)        0.124    13.885 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    14.185    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X64Y45         LUT1 (Prop_lut1_I0_O)        0.124    14.309 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.161    14.470    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X64Y45         LUT1 (Prop_lut1_I0_O)        0.124    14.594 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    14.888    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X66Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.012 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.165    15.177    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X66Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.301 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    15.585    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X65Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.709 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.151    15.860    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X65Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.984 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    16.283    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X64Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.407 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.159    16.566    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X64Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.690 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    16.973    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X67Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.097 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.154    17.251    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X67Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.375 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    17.638    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X67Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.762 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.292    18.054    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X67Y45         LUT1 (Prop_lut1_I0_O)        0.124    18.178 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    18.332    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X67Y45         LUT1 (Prop_lut1_I0_O)        0.124    18.456 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.305    18.762    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X68Y45         LUT1 (Prop_lut1_I0_O)        0.124    18.886 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    19.168    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X71Y45         LUT1 (Prop_lut1_I0_O)        0.124    19.292 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.149    19.441    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X71Y45         LUT1 (Prop_lut1_I0_O)        0.124    19.565 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    19.720    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X71Y45         LUT1 (Prop_lut1_I0_O)        0.124    19.844 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.442    20.286    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X69Y45         LUT1 (Prop_lut1_I0_O)        0.124    20.410 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    20.701    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X70Y45         LUT1 (Prop_lut1_I0_O)        0.124    20.825 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.162    20.987    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X70Y45         LUT1 (Prop_lut1_I0_O)        0.124    21.111 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    21.393    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X69Y45         LUT1 (Prop_lut1_I0_O)        0.124    21.517 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.151    21.669    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X69Y45         LUT1 (Prop_lut1_I0_O)        0.124    21.793 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.305    22.097    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X67Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.221 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.307    22.528    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X63Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.652 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    22.955    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X64Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.079 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.162    23.241    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X64Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.365 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    23.647    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X67Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.771 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.298    24.068    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X67Y47         LUT1 (Prop_lut1_I0_O)        0.124    24.192 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    24.496    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X66Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.620 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.161    24.781    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X66Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.905 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    25.196    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X64Y46         LUT1 (Prop_lut1_I0_O)        0.124    25.320 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.161    25.481    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X64Y46         LUT1 (Prop_lut1_I0_O)        0.124    25.605 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    25.896    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X65Y46         LUT1 (Prop_lut1_I0_O)        0.124    26.020 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.151    26.172    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X65Y46         LUT1 (Prop_lut1_I0_O)        0.124    26.296 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.350    26.646    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X62Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.196 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.827    28.023    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X62Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    28.573 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.642    29.216    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X61Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.742 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.658    30.400    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X62Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    30.950 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.847    31.797    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X60Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.323 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.649    32.972    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X58Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.522 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.627    34.149    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X57Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.675 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.939    35.614    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X56Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.140 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.831    36.971    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X56Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.497 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.879    38.376    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X57Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.902 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.638    39.541    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X57Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.067 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.638    40.705    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X57Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.231 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.643    41.874    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X58Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    42.424 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.872    43.295    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X59Y48         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    43.674 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[0]
                         net (fo=1, routed)           0.000    43.674    design_1_i/top_0/inst/tdc1/delay_bufs[53]
    SLICE_X59Y48         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1185, routed)        1.555     2.734    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X59Y48         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[53]/G
                         clock pessimism              0.000     2.734    
                         clock uncertainty           -0.154     2.580    
                         time borrowed                5.057     7.637    
  -------------------------------------------------------------------
                         required time                          7.637    
                         arrival time                         -43.674    
  -------------------------------------------------------------------
                         slack                                -36.037    

Slack (VIOLATED) :        -34.759ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[51]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        42.438ns  (logic 14.885ns (35.075%)  route 27.553ns (64.925%))
  Logic Levels:           77  (BUFG=1 CARRY4=13 LUT1=63)
  Clock Path Skew:        2.734ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.098ns
    Computed max time borrow:         5.098ns
    Time borrowed from endpoint:      5.098ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1185, routed)        2.245     3.539    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X62Y43         LUT1 (Prop_lut1_I0_O)        0.124     3.663 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     3.825    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X62Y43         LUT1 (Prop_lut1_I0_O)        0.124     3.949 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.171     4.120    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X62Y43         LUT1 (Prop_lut1_I0_O)        0.124     4.244 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285     4.529    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X61Y43         LUT1 (Prop_lut1_I0_O)        0.124     4.653 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.297     4.950    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X63Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.074 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     5.228    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X63Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.352 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.302     5.654    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X65Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.778 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     6.062    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X67Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.186 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.149     6.335    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X67Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.459 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     6.751    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X64Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.875 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.162     7.037    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X64Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.161 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291     7.452    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X65Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.576 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.149     7.725    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X65Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.849 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.312     8.160    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X66Y43         LUT1 (Prop_lut1_I0_O)        0.124     8.284 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.171     8.455    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X66Y43         LUT1 (Prop_lut1_I0_O)        0.124     8.579 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340     8.920    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X67Y43         LUT1 (Prop_lut1_I0_O)        0.124     9.044 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.149     9.193    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X67Y43         LUT1 (Prop_lut1_I0_O)        0.124     9.317 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282     9.599    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X65Y43         LUT1 (Prop_lut1_I0_O)        0.124     9.723 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.292    10.015    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X65Y44         LUT1 (Prop_lut1_I0_O)        0.124    10.139 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    10.293    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X65Y44         LUT1 (Prop_lut1_I0_O)        0.124    10.417 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.409    10.826    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X69Y44         LUT1 (Prop_lut1_I0_O)        0.124    10.950 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    11.102    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X69Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.226 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.312    11.537    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X66Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.661 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    11.826    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X66Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.950 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.295    12.246    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X67Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.370 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    12.652    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X65Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.776 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.302    13.078    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X64Y46         LUT1 (Prop_lut1_I0_O)        0.124    13.202 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    13.485    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X67Y46         LUT1 (Prop_lut1_I0_O)        0.124    13.609 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.151    13.761    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X67Y46         LUT1 (Prop_lut1_I0_O)        0.124    13.885 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    14.185    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X64Y45         LUT1 (Prop_lut1_I0_O)        0.124    14.309 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.161    14.470    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X64Y45         LUT1 (Prop_lut1_I0_O)        0.124    14.594 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    14.888    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X66Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.012 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.165    15.177    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X66Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.301 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    15.585    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X65Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.709 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.151    15.860    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X65Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.984 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    16.283    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X64Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.407 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.159    16.566    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X64Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.690 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    16.973    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X67Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.097 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.154    17.251    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X67Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.375 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    17.638    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X67Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.762 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.292    18.054    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X67Y45         LUT1 (Prop_lut1_I0_O)        0.124    18.178 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    18.332    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X67Y45         LUT1 (Prop_lut1_I0_O)        0.124    18.456 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.305    18.762    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X68Y45         LUT1 (Prop_lut1_I0_O)        0.124    18.886 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    19.168    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X71Y45         LUT1 (Prop_lut1_I0_O)        0.124    19.292 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.149    19.441    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X71Y45         LUT1 (Prop_lut1_I0_O)        0.124    19.565 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    19.720    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X71Y45         LUT1 (Prop_lut1_I0_O)        0.124    19.844 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.442    20.286    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X69Y45         LUT1 (Prop_lut1_I0_O)        0.124    20.410 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    20.701    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X70Y45         LUT1 (Prop_lut1_I0_O)        0.124    20.825 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.162    20.987    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X70Y45         LUT1 (Prop_lut1_I0_O)        0.124    21.111 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    21.393    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X69Y45         LUT1 (Prop_lut1_I0_O)        0.124    21.517 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.151    21.669    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X69Y45         LUT1 (Prop_lut1_I0_O)        0.124    21.793 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.305    22.097    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X67Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.221 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.307    22.528    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X63Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.652 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    22.955    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X64Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.079 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.162    23.241    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X64Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.365 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    23.647    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X67Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.771 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.298    24.068    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X67Y47         LUT1 (Prop_lut1_I0_O)        0.124    24.192 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    24.496    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X66Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.620 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.161    24.781    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X66Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.905 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    25.196    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X64Y46         LUT1 (Prop_lut1_I0_O)        0.124    25.320 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.161    25.481    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X64Y46         LUT1 (Prop_lut1_I0_O)        0.124    25.605 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    25.896    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X65Y46         LUT1 (Prop_lut1_I0_O)        0.124    26.020 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.151    26.172    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X65Y46         LUT1 (Prop_lut1_I0_O)        0.124    26.296 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.350    26.646    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X62Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.196 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.827    28.023    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X62Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    28.573 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.642    29.216    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X61Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.742 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.658    30.400    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X62Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    30.950 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.847    31.797    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X60Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.323 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.649    32.972    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X58Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.522 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.627    34.149    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X57Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.675 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.939    35.614    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X56Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.140 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.831    36.971    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X56Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.497 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.879    38.376    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X57Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.902 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.638    39.541    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X57Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.067 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.638    40.705    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X57Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.231 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.643    41.874    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X58Y48         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.564    42.438 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[2]
                         net (fo=1, routed)           0.000    42.438    design_1_i/top_0/inst/tdc1/delay_bufs[51]
    SLICE_X58Y48         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1185, routed)        1.555     2.734    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X58Y48         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[51]/G
                         clock pessimism              0.000     2.734    
                         clock uncertainty           -0.154     2.580    
                         time borrowed                5.098     7.678    
  -------------------------------------------------------------------
                         required time                          7.678    
                         arrival time                         -42.438    
  -------------------------------------------------------------------
                         slack                                -34.759    

Slack (VIOLATED) :        -34.683ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[50]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        42.362ns  (logic 14.809ns (34.958%)  route 27.553ns (65.041%))
  Logic Levels:           77  (BUFG=1 CARRY4=13 LUT1=63)
  Clock Path Skew:        2.734ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.098ns
    Computed max time borrow:         5.098ns
    Time borrowed from endpoint:      5.098ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1185, routed)        2.245     3.539    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X62Y43         LUT1 (Prop_lut1_I0_O)        0.124     3.663 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     3.825    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X62Y43         LUT1 (Prop_lut1_I0_O)        0.124     3.949 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.171     4.120    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X62Y43         LUT1 (Prop_lut1_I0_O)        0.124     4.244 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285     4.529    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X61Y43         LUT1 (Prop_lut1_I0_O)        0.124     4.653 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.297     4.950    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X63Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.074 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     5.228    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X63Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.352 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.302     5.654    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X65Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.778 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     6.062    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X67Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.186 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.149     6.335    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X67Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.459 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     6.751    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X64Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.875 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.162     7.037    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X64Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.161 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291     7.452    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X65Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.576 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.149     7.725    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X65Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.849 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.312     8.160    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X66Y43         LUT1 (Prop_lut1_I0_O)        0.124     8.284 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.171     8.455    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X66Y43         LUT1 (Prop_lut1_I0_O)        0.124     8.579 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340     8.920    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X67Y43         LUT1 (Prop_lut1_I0_O)        0.124     9.044 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.149     9.193    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X67Y43         LUT1 (Prop_lut1_I0_O)        0.124     9.317 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282     9.599    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X65Y43         LUT1 (Prop_lut1_I0_O)        0.124     9.723 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.292    10.015    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X65Y44         LUT1 (Prop_lut1_I0_O)        0.124    10.139 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    10.293    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X65Y44         LUT1 (Prop_lut1_I0_O)        0.124    10.417 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.409    10.826    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X69Y44         LUT1 (Prop_lut1_I0_O)        0.124    10.950 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    11.102    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X69Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.226 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.312    11.537    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X66Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.661 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    11.826    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X66Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.950 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.295    12.246    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X67Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.370 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    12.652    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X65Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.776 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.302    13.078    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X64Y46         LUT1 (Prop_lut1_I0_O)        0.124    13.202 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    13.485    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X67Y46         LUT1 (Prop_lut1_I0_O)        0.124    13.609 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.151    13.761    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X67Y46         LUT1 (Prop_lut1_I0_O)        0.124    13.885 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    14.185    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X64Y45         LUT1 (Prop_lut1_I0_O)        0.124    14.309 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.161    14.470    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X64Y45         LUT1 (Prop_lut1_I0_O)        0.124    14.594 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    14.888    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X66Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.012 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.165    15.177    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X66Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.301 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    15.585    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X65Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.709 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.151    15.860    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X65Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.984 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    16.283    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X64Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.407 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.159    16.566    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X64Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.690 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    16.973    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X67Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.097 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.154    17.251    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X67Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.375 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    17.638    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X67Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.762 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.292    18.054    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X67Y45         LUT1 (Prop_lut1_I0_O)        0.124    18.178 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    18.332    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X67Y45         LUT1 (Prop_lut1_I0_O)        0.124    18.456 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.305    18.762    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X68Y45         LUT1 (Prop_lut1_I0_O)        0.124    18.886 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    19.168    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X71Y45         LUT1 (Prop_lut1_I0_O)        0.124    19.292 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.149    19.441    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X71Y45         LUT1 (Prop_lut1_I0_O)        0.124    19.565 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    19.720    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X71Y45         LUT1 (Prop_lut1_I0_O)        0.124    19.844 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.442    20.286    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X69Y45         LUT1 (Prop_lut1_I0_O)        0.124    20.410 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    20.701    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X70Y45         LUT1 (Prop_lut1_I0_O)        0.124    20.825 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.162    20.987    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X70Y45         LUT1 (Prop_lut1_I0_O)        0.124    21.111 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    21.393    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X69Y45         LUT1 (Prop_lut1_I0_O)        0.124    21.517 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.151    21.669    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X69Y45         LUT1 (Prop_lut1_I0_O)        0.124    21.793 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.305    22.097    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X67Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.221 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.307    22.528    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X63Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.652 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    22.955    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X64Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.079 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.162    23.241    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X64Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.365 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    23.647    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X67Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.771 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.298    24.068    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X67Y47         LUT1 (Prop_lut1_I0_O)        0.124    24.192 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    24.496    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X66Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.620 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.161    24.781    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X66Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.905 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    25.196    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X64Y46         LUT1 (Prop_lut1_I0_O)        0.124    25.320 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.161    25.481    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X64Y46         LUT1 (Prop_lut1_I0_O)        0.124    25.605 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    25.896    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X65Y46         LUT1 (Prop_lut1_I0_O)        0.124    26.020 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.151    26.172    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X65Y46         LUT1 (Prop_lut1_I0_O)        0.124    26.296 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.350    26.646    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X62Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.196 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.827    28.023    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X62Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    28.573 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.642    29.216    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X61Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.742 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.658    30.400    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X62Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    30.950 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.847    31.797    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X60Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.323 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.649    32.972    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X58Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.522 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.627    34.149    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X57Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.675 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.939    35.614    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X56Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.140 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.831    36.971    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X56Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.497 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.879    38.376    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X57Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.902 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.638    39.541    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X57Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.067 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.638    40.705    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X57Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.231 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.643    41.874    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X58Y48         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    42.362 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[1]
                         net (fo=1, routed)           0.000    42.362    design_1_i/top_0/inst/tdc1/delay_bufs[50]
    SLICE_X58Y48         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1185, routed)        1.555     2.734    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X58Y48         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[50]/G
                         clock pessimism              0.000     2.734    
                         clock uncertainty           -0.154     2.580    
                         time borrowed                5.098     7.678    
  -------------------------------------------------------------------
                         required time                          7.678    
                         arrival time                         -42.362    
  -------------------------------------------------------------------
                         slack                                -34.683    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.026%)  route 0.172ns (54.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1185, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/Q
                         net (fo=1, routed)           0.172     1.308    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[5]
    SLICE_X26Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1185, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.284    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.246ns (52.441%)  route 0.223ns (47.559%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1185, routed)        0.574     0.910    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y99         FDRE (Prop_fdre_C_Q)         0.148     1.058 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[60]/Q
                         net (fo=1, routed)           0.223     1.281    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[60]
    SLICE_X27Y100        LUT3 (Prop_lut3_I2_O)        0.098     1.379 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[60]_i_1/O
                         net (fo=1, routed)           0.000     1.379    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[60]
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1185, routed)        0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X27Y100        FDRE (Hold_fdre_C_D)         0.092     1.353    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.379    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.695%)  route 0.174ns (55.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1185, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/Q
                         net (fo=1, routed)           0.174     1.310    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[7]
    SLICE_X26Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1185, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.283    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.776%)  route 0.174ns (55.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1185, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/Q
                         net (fo=1, routed)           0.174     1.310    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[4]
    SLICE_X26Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1185, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.277    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.390%)  route 0.174ns (57.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1185, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.128     1.123 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/Q
                         net (fo=1, routed)           0.174     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[10]
    SLICE_X26Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1185, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.055     1.230    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (36.989%)  route 0.240ns (63.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1185, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y102        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/Q
                         net (fo=1, routed)           0.240     1.373    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[8]
    SLICE_X26Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1185, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.292    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.471%)  route 0.246ns (63.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1185, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y102        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/Q
                         net (fo=1, routed)           0.246     1.379    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[9]
    SLICE_X26Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1185, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.290    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.379    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1185, routed)        0.575     0.911    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X31Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y91         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.170     1.222    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X30Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1185, routed)        0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1185, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y102        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/Q
                         net (fo=1, routed)           0.059     1.179    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[13]
    SLICE_X26Y102        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1185, routed)        0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y102        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
                         clock pessimism             -0.291     1.005    
    SLICE_X26Y102        SRL16E (Hold_srl16e_CLK_D)
                                                      0.056     1.061    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.128ns (29.955%)  route 0.299ns (70.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1185, routed)        0.658     0.994    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y103        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y103        FDRE (Prop_fdre_C_Q)         0.128     1.122 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.299     1.421    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[4]
    SLICE_X26Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1185, routed)        0.842     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.035     1.173    
    SLICE_X26Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.303    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           1.421    
  -------------------------------------------------------------------
                         slack                                  0.118    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X24Y46    design_1_i/top_0/inst/meanQ_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X26Y45    design_1_i/top_0/inst/meanQ_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X26Y45    design_1_i/top_0/inst/meanQ_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X26Y46    design_1_i/top_0/inst/meanQ_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X27Y46    design_1_i/top_0/inst/meanQ_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X27Y46    design_1_i/top_0/inst/meanQ_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X27Y46    design_1_i/top_0/inst/meanQ_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y43    design_1_i/top_0/inst/rmsAccQ_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X49Y45    design_1_i/top_0/inst/rmsAccQ_reg[10]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y80    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y78    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y78    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y79    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y79    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y78    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y80    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y79    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y78    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y80    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y81    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y81    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y81    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y81    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK



