

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:8,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
3d035f1c221dff4c1b059f7701634ea5  /sciclone/data20/adwait/applications/benchmarks/CUDA/SCP/gpgpu_ptx_sim__SCP
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=scalarProd.cu
self exe links to: /sciclone/data20/adwait/applications/benchmarks/CUDA/SCP/gpgpu_ptx_sim__SCP
Running md5sum using "md5sum /sciclone/data20/adwait/applications/benchmarks/CUDA/SCP/gpgpu_ptx_sim__SCP "
Parsing file _cuobjdump_complete_output_ojcT0l
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: scalarProd.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: scalarProd.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z13scalarProdGPUPfS_S_ii : hostFun 0x0x404ea1, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_42258_35_non_const_accumResult32" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13scalarProdGPUPfS_S_ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: reconvergence points for _Z13scalarProdGPUPfS_S_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x020 (_1.ptx:70) @%p1 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x308 (_1.ptx:187) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:81) @!%p2 bra $Lt_0_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (_1.ptx:137) mov.s32 %r25, 512;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (_1.ptx:99) @%p4 bra $Lt_0_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (_1.ptx:131) st.shared.f32 [%rd6+0], %f1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x198 (_1.ptx:125) @%p5 bra $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a0 (_1.ptx:126) bra.uni $Lt_0_7682;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1a0 (_1.ptx:126) bra.uni $Lt_0_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (_1.ptx:131) st.shared.f32 [%rd6+0], %f1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1d0 (_1.ptx:135) @%p6 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (_1.ptx:137) mov.s32 %r25, 512;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1f0 (_1.ptx:143) @%p7 bra $Lt_0_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x298 (_1.ptx:169) shr.s32 %r25, %r25, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x290 (_1.ptx:166) @%p8 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x298 (_1.ptx:169) shr.s32 %r25, %r25, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2b0 (_1.ptx:172) @%p9 bra $Lt_0_9474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b8 (_1.ptx:173) @!%p3 bra $Lt_0_11010;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x2b8 (_1.ptx:173) @!%p3 bra $Lt_0_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:182) add.u32 %r2, %r2, %r8;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x300 (_1.ptx:184) @%p10 bra $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x308 (_1.ptx:187) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13scalarProdGPUPfS_S_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13scalarProdGPUPfS_S_ii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_zkgp2h"
Running: cat _ptx_zkgp2h | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_g4hYWe
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_g4hYWe --output-file  /dev/null 2> _ptx_zkgp2hinfo"
GPGPU-Sim PTX: Kernel '_Z13scalarProdGPUPfS_S_ii' : regs=18, lmem=0, smem=4096, cmem=68
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_zkgp2h _ptx2_g4hYWe _ptx_zkgp2hinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Initializing data...
...allocating CPU memory.
...allocating GPU memory.
...generating input data in CPU mem.
...copying input data to GPU mem.
Data init done.
Executing GPU kernel...
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404ea1 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13scalarProdGPUPfS_S_ii' to stream 0, gridDim= (128,1,1) blockDim = (256,1,1) 
kernel '_Z13scalarProdGPUPfS_S_ii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 46080 (ipc=92.2) sim_rate=15360 (inst/sec) elapsed = 0:0:00:03 / Sun Feb 28 21:31:34 2016
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(83,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(41,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(86,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(80,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(69,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(35,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(68,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 669760 (ipc=446.5) sim_rate=167440 (inst/sec) elapsed = 0:0:00:04 / Sun Feb 28 21:31:35 2016
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(12,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(12,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(87,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 971808 (ipc=388.7) sim_rate=194361 (inst/sec) elapsed = 0:0:00:05 / Sun Feb 28 21:31:36 2016
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(83,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(9,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(28,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 1240128 (ipc=310.0) sim_rate=206688 (inst/sec) elapsed = 0:0:00:06 / Sun Feb 28 21:31:37 2016
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(7,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(23,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(10,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 1567168 (ipc=313.4) sim_rate=223881 (inst/sec) elapsed = 0:0:00:07 / Sun Feb 28 21:31:38 2016
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(4,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(29,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(44,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(13,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 6500  inst.: 1956960 (ipc=301.1) sim_rate=244620 (inst/sec) elapsed = 0:0:00:08 / Sun Feb 28 21:31:39 2016
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(31,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(20,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(16,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 7500  inst.: 2264864 (ipc=302.0) sim_rate=251651 (inst/sec) elapsed = 0:0:00:09 / Sun Feb 28 21:31:40 2016
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(16,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(41,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(26,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(9,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(33,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 9000  inst.: 2670976 (ipc=296.8) sim_rate=267097 (inst/sec) elapsed = 0:0:00:10 / Sun Feb 28 21:31:41 2016
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(3,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(8,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(36,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(4,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 10500  inst.: 3104672 (ipc=295.7) sim_rate=282242 (inst/sec) elapsed = 0:0:00:11 / Sun Feb 28 21:31:42 2016
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(70,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(28,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(52,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 11500  inst.: 3338880 (ipc=290.3) sim_rate=278240 (inst/sec) elapsed = 0:0:00:12 / Sun Feb 28 21:31:43 2016
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(53,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(65,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(43,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 13000  inst.: 3708896 (ipc=285.3) sim_rate=285299 (inst/sec) elapsed = 0:0:00:13 / Sun Feb 28 21:31:44 2016
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(60,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(59,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(10,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(4,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 14000  inst.: 4002208 (ipc=285.9) sim_rate=285872 (inst/sec) elapsed = 0:0:00:14 / Sun Feb 28 21:31:45 2016
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(22,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(29,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(79,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(11,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(7,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 15000  inst.: 4497456 (ipc=299.8) sim_rate=299830 (inst/sec) elapsed = 0:0:00:15 / Sun Feb 28 21:31:46 2016
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(57,0,0) tid=(111,0,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(4,0,0) tid=(207,0,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(26,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(8,0,0) tid=(55,0,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(26,0,0) tid=(52,0,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(40,0,0) tid=(122,0,0)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(24,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 16000  inst.: 5150094 (ipc=321.9) sim_rate=321880 (inst/sec) elapsed = 0:0:00:16 / Sun Feb 28 21:31:47 2016
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(63,0,0) tid=(227,0,0)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(18,0,0) tid=(242,0,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(68,0,0) tid=(52,0,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(82,0,0) tid=(116,0,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(20,0,0) tid=(221,0,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(81,0,0) tid=(199,0,0)
GPGPU-Sim uArch: cycles simulated: 17000  inst.: 5790963 (ipc=340.6) sim_rate=340644 (inst/sec) elapsed = 0:0:00:17 / Sun Feb 28 21:31:48 2016
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(29,0,0) tid=(0,0,0)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(3,0,0) tid=(139,0,0)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(20,0,0) tid=(36,0,0)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(5,0,0) tid=(195,0,0)
GPGPU-Sim uArch: cycles simulated: 18000  inst.: 6168326 (ipc=342.7) sim_rate=342684 (inst/sec) elapsed = 0:0:00:18 / Sun Feb 28 21:31:49 2016
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(20,0,0) tid=(51,0,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(46,0,0) tid=(231,0,0)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(5,0,0) tid=(226,0,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(80,0,0) tid=(195,0,0)
GPGPU-Sim uArch: cycles simulated: 19000  inst.: 6549306 (ipc=344.7) sim_rate=344700 (inst/sec) elapsed = 0:0:00:19 / Sun Feb 28 21:31:50 2016
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(16,0,0) tid=(163,0,0)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(76,0,0) tid=(195,0,0)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(34,0,0) tid=(23,0,0)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(37,0,0) tid=(215,0,0)
GPGPU-Sim uArch: cycles simulated: 20000  inst.: 6956136 (ipc=347.8) sim_rate=347806 (inst/sec) elapsed = 0:0:00:20 / Sun Feb 28 21:31:51 2016
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(39,0,0) tid=(183,0,0)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(42,0,0) tid=(97,0,0)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(13,0,0) tid=(177,0,0)
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(32,0,0) tid=(49,0,0)
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(31,0,0) tid=(199,0,0)
GPGPU-Sim uArch: cycles simulated: 21000  inst.: 7418539 (ipc=353.3) sim_rate=353263 (inst/sec) elapsed = 0:0:00:21 / Sun Feb 28 21:31:52 2016
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(13,0,0) tid=(218,0,0)
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(12,0,0) tid=(164,0,0)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(42,0,0) tid=(99,0,0)
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(7,0,0) tid=(239,0,0)
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(54,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 22000  inst.: 7871454 (ipc=357.8) sim_rate=357793 (inst/sec) elapsed = 0:0:00:22 / Sun Feb 28 21:31:53 2016
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(84,0,0) tid=(251,0,0)
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(48,0,0) tid=(100,0,0)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(26,0,0) tid=(144,0,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(15,0,0) tid=(165,0,0)
GPGPU-Sim uArch: cycles simulated: 23000  inst.: 8238684 (ipc=358.2) sim_rate=358203 (inst/sec) elapsed = 0:0:00:23 / Sun Feb 28 21:31:54 2016
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(14,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(0,0,0) tid=(163,0,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(33,0,0) tid=(69,0,0)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(27,0,0) tid=(165,0,0)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(59,0,0) tid=(33,0,0)
GPGPU-Sim uArch: cycles simulated: 24500  inst.: 8737713 (ipc=356.6) sim_rate=364071 (inst/sec) elapsed = 0:0:00:24 / Sun Feb 28 21:31:55 2016
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(10,0,0) tid=(107,0,0)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(7,0,0) tid=(145,0,0)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(8,0,0) tid=(195,0,0)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(56,0,0) tid=(195,0,0)
GPGPU-Sim uArch: cycles simulated: 25500  inst.: 9129226 (ipc=358.0) sim_rate=365169 (inst/sec) elapsed = 0:0:00:25 / Sun Feb 28 21:31:56 2016
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(41,0,0) tid=(3,0,0)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(46,0,0) tid=(99,0,0)
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(72,0,0) tid=(35,0,0)
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(58,0,0) tid=(3,0,0)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(13,0,0) tid=(227,0,0)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(29,0,0) tid=(59,0,0)
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(26,0,0) tid=(171,0,0)
GPGPU-Sim uArch: cycles simulated: 26500  inst.: 9783062 (ipc=369.2) sim_rate=376271 (inst/sec) elapsed = 0:0:00:26 / Sun Feb 28 21:31:57 2016
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(14,0,0) tid=(59,0,0)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(32,0,0) tid=(41,0,0)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(11,0,0) tid=(20,0,0)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(9,0,0) tid=(26,0,0)
GPGPU-Sim uArch: cycles simulated: 27000  inst.: 10128344 (ipc=375.1) sim_rate=375123 (inst/sec) elapsed = 0:0:00:27 / Sun Feb 28 21:31:58 2016
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(4,0,0) tid=(77,0,0)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(51,0,0) tid=(205,0,0)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(52,0,0) tid=(69,0,0)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(65,0,0) tid=(236,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (27614,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(27615,0)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(31,0,0) tid=(57,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (27748,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(27749,0)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(54,0,0) tid=(71,0,0)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(30,0,0) tid=(199,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (27947,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(27948,0)
GPGPU-Sim uArch: cycles simulated: 28000  inst.: 10833873 (ipc=386.9) sim_rate=386924 (inst/sec) elapsed = 0:0:00:28 / Sun Feb 28 21:31:59 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (28001,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(28002,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (28026,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(28027,0)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(53,0,0) tid=(94,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (28113,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(28114,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (28133,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(28134,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (28142,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(28143,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (28188,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(28189,0)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(18,0,0) tid=(210,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (28277,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(28278,0)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(24,0,0) tid=(74,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (28367,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(28368,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (28417,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(28418,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (28448,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(28449,0)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(73,0,0) tid=(78,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (28602,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(28603,0)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(15,0,0) tid=(200,0,0)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(18,0,0) tid=(17,0,0)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(54,0,0) tid=(26,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (28944,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(28945,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (28960,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(28961,0)
GPGPU-Sim uArch: cycles simulated: 29000  inst.: 11502998 (ipc=396.7) sim_rate=396655 (inst/sec) elapsed = 0:0:00:29 / Sun Feb 28 21:32:00 2016
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(67,0,0) tid=(253,0,0)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(51,0,0) tid=(101,0,0)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(18,0,0) tid=(48,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (29434,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(29435,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (29436,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(29437,0)
GPGPU-Sim uArch: cycles simulated: 29500  inst.: 11796268 (ipc=399.9) sim_rate=393208 (inst/sec) elapsed = 0:0:00:30 / Sun Feb 28 21:32:01 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (29500,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(29501,0)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(28,0,0) tid=(51,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (29547,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(29548,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (29656,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(29657,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (29670,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(29671,0)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(88,0,0) tid=(182,0,0)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(55,0,0) tid=(233,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (30079,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(30080,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (30081,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(30082,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (30092,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(30093,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (30160,0), 5 CTAs running
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(52,0,0) tid=(221,0,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(30161,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (30163,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(30164,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (30223,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(30224,0)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(39,0,0) tid=(245,0,0)
GPGPU-Sim uArch: cycles simulated: 30500  inst.: 12293170 (ipc=403.1) sim_rate=396553 (inst/sec) elapsed = 0:0:00:31 / Sun Feb 28 21:32:02 2016
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(116,0,0) tid=(40,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (30665,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(30666,0)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(61,0,0) tid=(73,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (30782,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(30783,0)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(73,0,0) tid=(152,0,0)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(112,0,0) tid=(23,0,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(103,0,0) tid=(146,0,0)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(112,0,0) tid=(50,0,0)
GPGPU-Sim uArch: cycles simulated: 31500  inst.: 12852544 (ipc=408.0) sim_rate=401642 (inst/sec) elapsed = 0:0:00:32 / Sun Feb 28 21:32:03 2016
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(70,0,0) tid=(47,0,0)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(74,0,0) tid=(3,0,0)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(34,0,0) tid=(187,0,0)
GPGPU-Sim uArch: cycles simulated: 32000  inst.: 13137344 (ipc=410.5) sim_rate=398101 (inst/sec) elapsed = 0:0:00:33 / Sun Feb 28 21:32:04 2016
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(31,0,0) tid=(244,0,0)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(52,0,0) tid=(146,0,0)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(44,0,0) tid=(13,0,0)
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(35,0,0) tid=(62,0,0)
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(31,0,0) tid=(200,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (32857,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(32858,0)
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(34,0,0) tid=(155,0,0)
GPGPU-Sim uArch: cycles simulated: 33000  inst.: 13672264 (ipc=414.3) sim_rate=402125 (inst/sec) elapsed = 0:0:00:34 / Sun Feb 28 21:32:05 2016
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(92,0,0) tid=(158,0,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(59,0,0) tid=(79,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (33390,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(33391,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(73,0,0) tid=(53,0,0)
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(87,0,0) tid=(210,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (33659,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(33660,0)
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(122,0,0) tid=(12,0,0)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(46,0,0) tid=(84,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (33968,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(33969,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (33995,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(33996,0)
GPGPU-Sim uArch: cycles simulated: 34000  inst.: 14241159 (ipc=418.9) sim_rate=406890 (inst/sec) elapsed = 0:0:00:35 / Sun Feb 28 21:32:06 2016
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(67,0,0) tid=(173,0,0)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(45,0,0) tid=(235,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (34430,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(34431,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (34486,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(34487,0)
GPGPU-Sim uArch: cycles simulated: 34500  inst.: 14476959 (ipc=419.6) sim_rate=402137 (inst/sec) elapsed = 0:0:00:36 / Sun Feb 28 21:32:07 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (34509,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(34510,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (34528,0), 5 CTAs running
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(50,0,0) tid=(239,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (34535,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (34647,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (34713,0), 5 CTAs running
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(74,0,0) tid=(23,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (34945,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (34980,0), 5 CTAs running
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(51,0,0) tid=(101,0,0)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(105,0,0) tid=(219,0,0)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(117,0,0) tid=(138,0,0)
GPGPU-Sim uArch: cycles simulated: 35500  inst.: 14875139 (ipc=419.0) sim_rate=402030 (inst/sec) elapsed = 0:0:00:37 / Sun Feb 28 21:32:08 2016
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(84,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(84,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (35930,0), 5 CTAs running
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(106,0,0) tid=(93,0,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(79,0,0) tid=(195,0,0)
GPGPU-Sim uArch: cycles simulated: 36500  inst.: 15333263 (ipc=420.1) sim_rate=403506 (inst/sec) elapsed = 0:0:00:38 / Sun Feb 28 21:32:09 2016
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(88,0,0) tid=(125,0,0)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(84,0,0) tid=(170,0,0)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(49,0,0) tid=(13,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (37057,0), 5 CTAs running
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(89,0,0) tid=(209,0,0)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(123,0,0) tid=(109,0,0)
GPGPU-Sim uArch: cycles simulated: 37500  inst.: 15808634 (ipc=421.6) sim_rate=405349 (inst/sec) elapsed = 0:0:00:39 / Sun Feb 28 21:32:10 2016
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(58,0,0) tid=(158,0,0)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(73,0,0) tid=(69,0,0)
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(117,0,0) tid=(60,0,0)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(58,0,0) tid=(30,0,0)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(53,0,0) tid=(222,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (38429,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 38500  inst.: 16283578 (ipc=423.0) sim_rate=407089 (inst/sec) elapsed = 0:0:00:40 / Sun Feb 28 21:32:11 2016
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(90,0,0) tid=(41,0,0)
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(83,0,0) tid=(179,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (38758,0), 4 CTAs running
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(53,0,0) tid=(120,0,0)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(75,0,0) tid=(108,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (39346,0), 5 CTAs running
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(74,0,0) tid=(43,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (39452,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 39500  inst.: 16733050 (ipc=423.6) sim_rate=408123 (inst/sec) elapsed = 0:0:00:41 / Sun Feb 28 21:32:12 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (39540,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (39587,0), 4 CTAs running
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(105,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (39686,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (39850,0), 5 CTAs running
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(55,0,0) tid=(185,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (39946,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (39984,0), 5 CTAs running
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(77,0,0) tid=(13,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (40297,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 40500  inst.: 17058810 (ipc=421.2) sim_rate=406162 (inst/sec) elapsed = 0:0:00:42 / Sun Feb 28 21:32:13 2016
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(85,0,0) tid=(219,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (40704,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (40782,0), 5 CTAs running
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(86,0,0) tid=(25,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (41142,0), 4 CTAs running
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(89,0,0) tid=(51,0,0)
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(75,0,0) tid=(51,0,0)
GPGPU-Sim uArch: cycles simulated: 41500  inst.: 17379010 (ipc=418.8) sim_rate=404163 (inst/sec) elapsed = 0:0:00:43 / Sun Feb 28 21:32:14 2016
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(121,0,0) tid=(35,0,0)
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(65,0,0) tid=(87,0,0)
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(89,0,0) tid=(171,0,0)
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(72,0,0) tid=(201,0,0)
GPGPU-Sim uArch: cycles simulated: 42500  inst.: 17798513 (ipc=418.8) sim_rate=404511 (inst/sec) elapsed = 0:0:00:44 / Sun Feb 28 21:32:15 2016
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(113,0,0) tid=(225,0,0)
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(87,0,0) tid=(246,0,0)
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(92,0,0) tid=(249,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (43000,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (43078,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (43080,0), 3 CTAs running
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(75,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(92,0,0) tid=(116,0,0)
GPGPU-Sim uArch: cycles simulated: 43500  inst.: 18295018 (ipc=420.6) sim_rate=406555 (inst/sec) elapsed = 0:0:00:45 / Sun Feb 28 21:32:16 2016
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(72,0,0) tid=(117,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (43560,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (43577,0), 4 CTAs running
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(78,0,0) tid=(119,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (43857,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (43864,0), 4 CTAs running
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(124,0,0) tid=(110,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (44139,0), 3 CTAs running
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(124,0,0) tid=(78,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (44151,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (44199,0), 3 CTAs running
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(62,0,0) tid=(59,0,0)
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(92,0,0) tid=(39,0,0)
GPGPU-Sim uArch: cycles simulated: 44500  inst.: 18801313 (ipc=422.5) sim_rate=408724 (inst/sec) elapsed = 0:0:00:46 / Sun Feb 28 21:32:17 2016
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(94,0,0) tid=(162,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (44702,0), 4 CTAs running
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(78,0,0) tid=(13,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (44847,0), 4 CTAs running
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(87,0,0) tid=(251,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (45041,0), 3 CTAs running
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(127,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(125,0,0) tid=(70,0,0)
GPGPU-Sim uArch: cycles simulated: 45500  inst.: 19347012 (ipc=425.2) sim_rate=411638 (inst/sec) elapsed = 0:0:00:47 / Sun Feb 28 21:32:18 2016
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(113,0,0) tid=(249,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (45626,0), 4 CTAs running
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(95,0,0) tid=(22,0,0)
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(126,0,0) tid=(174,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (45970,0), 4 CTAs running
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(75,0,0) tid=(163,0,0)
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(90,0,0) tid=(144,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (46430,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 46500  inst.: 19834213 (ipc=426.5) sim_rate=413212 (inst/sec) elapsed = 0:0:00:48 / Sun Feb 28 21:32:19 2016
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(77,0,0) tid=(214,0,0)
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(101,0,0) tid=(39,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (46823,0), 2 CTAs running
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(97,0,0) tid=(17,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (46877,0), 2 CTAs running
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(120,0,0) tid=(239,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (46987,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (47070,0), 2 CTAs running
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(124,0,0) tid=(182,0,0)
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(94,0,0) tid=(9,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (47328,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (47450,0), 3 CTAs running
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(95,0,0) tid=(247,0,0)
GPGPU-Sim uArch: cycles simulated: 47500  inst.: 20409225 (ipc=429.7) sim_rate=416514 (inst/sec) elapsed = 0:0:00:49 / Sun Feb 28 21:32:20 2016
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(82,0,0) tid=(249,0,0)
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(112,0,0) tid=(30,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (47949,0), 3 CTAs running
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(85,0,0) tid=(49,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (48140,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (48149,0), 2 CTAs running
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(122,0,0) tid=(97,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (48293,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (48300,0), 3 CTAs running
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(108,0,0) tid=(92,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (48471,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 48500  inst.: 20900250 (ipc=430.9) sim_rate=418005 (inst/sec) elapsed = 0:0:00:50 / Sun Feb 28 21:32:21 2016
GPGPU-Sim uArch: Shader 9 finished CTA #5 (48547,0), 2 CTAs running
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(115,0,0) tid=(126,0,0)
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(102,0,0) tid=(68,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (49000,0), 3 CTAs running
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(115,0,0) tid=(81,0,0)
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(106,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(108,0,0) tid=(83,0,0)
GPGPU-Sim uArch: cycles simulated: 50000  inst.: 21440336 (ipc=428.8) sim_rate=420398 (inst/sec) elapsed = 0:0:00:51 / Sun Feb 28 21:32:22 2016
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(105,0,0) tid=(60,0,0)
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(96,0,0) tid=(171,0,0)
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(124,0,0) tid=(107,0,0)
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(124,0,0) tid=(74,0,0)
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(109,0,0) tid=(113,0,0)
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(126,0,0) tid=(235,0,0)
GPGPU-Sim uArch: cycles simulated: 51500  inst.: 22023185 (ipc=427.6) sim_rate=423522 (inst/sec) elapsed = 0:0:00:52 / Sun Feb 28 21:32:23 2016
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(90,0,0) tid=(178,0,0)
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(96,0,0) tid=(62,0,0)
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(126,0,0) tid=(57,0,0)
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(121,0,0) tid=(231,0,0)
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(102,0,0) tid=(235,0,0)
GPGPU-Sim uArch: cycles simulated: 52500  inst.: 22445562 (ipc=427.5) sim_rate=423501 (inst/sec) elapsed = 0:0:00:53 / Sun Feb 28 21:32:24 2016
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(126,0,0) tid=(253,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (52645,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (52752,0), 1 CTAs running
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(104,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(104,0,0) tid=(139,0,0)
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(98,0,0) tid=(56,0,0)
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(109,0,0) tid=(219,0,0)
GPGPU-Sim uArch: cycles simulated: 53500  inst.: 22906758 (ipc=428.2) sim_rate=424199 (inst/sec) elapsed = 0:0:00:54 / Sun Feb 28 21:32:25 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (53510,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (53533,0), 1 CTAs running
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(90,0,0) tid=(27,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (53836,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (53944,0), 2 CTAs running
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(122,0,0) tid=(81,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (53962,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (54088,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (54177,0), 2 CTAs running
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(121,0,0) tid=(49,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (54454,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (54558,0), 2 CTAs running
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(115,0,0) tid=(107,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (54658,0), 2 CTAs running
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(104,0,0) tid=(69,0,0)
GPGPU-Sim uArch: cycles simulated: 55000  inst.: 23408739 (ipc=425.6) sim_rate=425613 (inst/sec) elapsed = 0:0:00:55 / Sun Feb 28 21:32:26 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (55089,0), 2 CTAs running
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(104,0,0) tid=(61,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (55261,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (55315,0), 2 CTAs running
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(107,0,0) tid=(105,0,0)
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(112,0,0) tid=(19,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (55842,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(126,0,0) tid=(56,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (56171,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (56174,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(117,0,0) tid=(89,0,0)
GPGPU-Sim uArch: cycles simulated: 56500  inst.: 23933089 (ipc=423.6) sim_rate=427376 (inst/sec) elapsed = 0:0:00:56 / Sun Feb 28 21:32:27 2016
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(106,0,0) tid=(19,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (56641,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (56682,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (56770,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (56779,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(117,0,0) tid=(85,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (56995,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (57044,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (57073,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (57306,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (57460,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (57532,0), 1 CTAs running
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(124,0,0) tid=(208,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (57916,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (58004,0), 1 CTAs running
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(120,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(120,0,0) tid=(39,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (58980,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (59290,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (59388,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (59424,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (59491,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: cycles simulated: 59500  inst.: 24386535 (ipc=409.9) sim_rate=427833 (inst/sec) elapsed = 0:0:00:57 / Sun Feb 28 21:32:28 2016
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(127,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (60387,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (60420,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (60966,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: GPU detected kernel '_Z13scalarProdGPUPfS_S_ii' finished on shader 3.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z13scalarProdGPUPfS_S_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 60967
gpu_sim_insn = 24441600
gpu_ipc =     400.8988
gpu_tot_sim_cycle = 60967
gpu_tot_sim_insn = 24441600
gpu_tot_ipc =     400.8988
gpu_tot_issued_cta = 128
gpu_stall_dramfull = 40512
gpu_stall_icnt2sh    = 285098
gpu_total_sim_rate=428800

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 463616
	L1I_total_cache_misses = 2086
	L1I_total_cache_miss_rate = 0.0045
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6316
L1D_cache:
	L1D_cache_core[0]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29879
	L1D_cache_core[1]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31075
	L1D_cache_core[2]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29042
	L1D_cache_core[3]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32378
	L1D_cache_core[4]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31897
	L1D_cache_core[5]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32463
	L1D_cache_core[6]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31452
	L1D_cache_core[7]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31968
	L1D_cache_core[8]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31923
	L1D_cache_core[9]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29223
	L1D_cache_core[10]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29246
	L1D_cache_core[11]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32331
	L1D_cache_core[12]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29820
	L1D_cache_core[13]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29111
	L1D_cache_core[14]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29660
	L1D_total_cache_accesses = 65792
	L1D_total_cache_misses = 65792
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 461468
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.075
L1C_cache:
	L1C_total_cache_accesses = 19712
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0244
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3264
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 461468
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 19232
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3264
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 256
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 461530
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2086
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6316
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2148, 1644, 1564, 1564, 1484, 1484, 1484, 1484, 2148, 1644, 1564, 1564, 1484, 1484, 1484, 1484, 1074, 822, 782, 782, 742, 742, 742, 742, 1074, 822, 782, 782, 742, 742, 742, 742, 1074, 822, 782, 782, 742, 742, 742, 742, 1074, 822, 782, 782, 742, 742, 742, 742, 
gpgpu_n_tot_thrd_icount = 26329088
gpgpu_n_tot_w_icount = 822784
gpgpu_n_stall_shd_mem = 464732
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 65536
gpgpu_n_mem_write_global = 256
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2097152
gpgpu_n_store_insn = 256
gpgpu_n_shmem_insn = 1048064
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 622848
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3264
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3264
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 461468
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:582086	W0_Idle:27424	W0_Scoreboard:315270	W1:6656	W2:5120	W3:0	W4:5120	W5:0	W6:0	W7:0	W8:5120	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:5120	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:795648
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 524288 {8:65536,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10240 {40:256,}
traffic_breakdown_coretomem[INST_ACC_R] = 840 {8:105,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8912896 {136:65536,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2048 {8:256,}
traffic_breakdown_memtocore[INST_ACC_R] = 14280 {136:105,}
maxmrqlatency = 385 
maxdqlatency = 0 
maxmflatency = 898 
averagemflatency = 352 
max_icnt2mem_latency = 456 
max_icnt2sh_latency = 60966 
mrq_lat_table:39061 	1666 	2023 	4160 	7913 	6564 	3612 	561 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	226 	62041 	3540 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	60324 	1132 	1487 	1722 	1151 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	9176 	39813 	16306 	256 	0 	0 	0 	0 	0 	0 	5 	96 	155 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	116 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         6         5         9         6         6         6         6         6         4         7         6         6        18         8        12         9 
dram[1]:         6         4         6         6         5         4         6         6         5         6         6         6        19         8        13         6 
dram[2]:         4         6         4         6         6         6         6         6         5         4         5         6        12        21        10        13 
dram[3]:         5         6         6         6         6         6         5         6         4         5         6         8        12        21        10        13 
dram[4]:         4         4         9         6         5         5         6         6         5         5         6         6        15        12        12        10 
dram[5]:         4         4         5         6         5         6         6         6         6         6         6         6        15         8        10        10 
maximum service time to same row:
dram[0]:      1570      1931      1913      1916      1929      1921      1938      1913      1906      1947      1910      1950      3150      1937      2245      1993 
dram[1]:      1725      1935      1917      1921      1933      1925      1944      1916      1913      1951      1915      1987      3148      1941      2443      1932 
dram[2]:      1939      1907      1921      1938      1943      1929      1949      1909      1915      1922      1919      1925      1974      3618      2029      2228 
dram[3]:      1944      1910      1925      1943      1947      1931      1954      1915      1919      1926      1922      1929      1945      3652      2086      2414 
dram[4]:      1922      1915      1907      1949      1913      1938      1904      1919      1937      1931      1938      1932      2610      2062      2251      2015 
dram[5]:      1926      1919      1910      1953      1916      1941      1909      1922      1941      1935      1943      1938      2589      1975      2031      1957 
average row accesses per activate:
dram[0]:  1.326130  1.299807  1.312500  1.309942  1.342520  1.281955  1.442623  1.391304  1.351248  1.323308  1.330739  1.294008  1.363083  1.330693  1.397089  1.333333 
dram[1]:  1.334653  1.312500  1.346693  1.357576  1.342520  1.311538  1.451546  1.356455  1.399602  1.366990  1.330739  1.334630  1.426752  1.330693  1.400000  1.346693 
dram[2]:  1.281369  1.325444  1.282443  1.315068  1.258303  1.325581  1.353846  1.388560  1.310987  1.323308  1.310345  1.347826  1.338645  1.423729  1.333333  1.405858 
dram[3]:  1.322200  1.299807  1.365854  1.341317  1.304015  1.370741  1.348659  1.433809  1.328302  1.330813  1.297913  1.306513  1.322835  1.391304  1.363083  1.385567 
dram[4]:  1.275142  1.284895  1.307393  1.292308  1.329435  1.293006  1.439673  1.351248  1.291743  1.325800  1.343023  1.324272  1.382716  1.335984  1.391304  1.335984 
dram[5]:  1.304854  1.322835  1.382716  1.280000  1.345168  1.293006  1.396825  1.375000  1.405190  1.330813  1.362376  1.324272  1.432836  1.363083  1.357576  1.360324 
average row locality = 65574/48855 = 1.342217
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       675       672       672       672       682       682       704       704       704       704       684       685       672       672       672       672 
dram[1]:       674       672       672       672       682       682       704       704       704       704       684       684       672       672       672       672 
dram[2]:       674       672       672       672       682       684       704       704       704       704       684       682       672       672       672       672 
dram[3]:       673       672       672       672       682       684       704       704       704       704       684       682       672       672       672       672 
dram[4]:       672       672       672       672       682       684       704       704       704       704       685       682       672       672       672       672 
dram[5]:       672       672       672       672       682       684       704       704       704       704       684       682       672       672       672       672 
total reads: 65554
bank skew: 704/672 = 1.05
chip skew: 10928/10924 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         6         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         2         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         8         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         4         0         0         0         0         0 
total reads: 20
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        363       355       363       357       378       362       360       364       356       356       354       382       366       362       371       367
dram[1]:        380       350       379       349       386       353       383       355       372       347       382       364       383       355       378       356
dram[2]:        338       357       335       352       337       359       341       362       330       355       336       357       335       358       337       357
dram[3]:        349       322       348       318       349       325       349       323       344       320       350       323       348       323       348       325
dram[4]:        381       345       376       342       381       349       385       353       376       340       400       346       380       349       377       352
dram[5]:        354       332       349       326       356       335       352       333       346       325       371       329       351       331       354       335
maximum mf latency per bank:
dram[0]:        707       671       826       625       852       704       743       654       773       649       756       683       772       698       868       681
dram[1]:        730       663       801       758       833       698       815       676       736       698       898       668       718       710       722       720
dram[2]:        597       686       598       634       671       673       608       670       637       650       606       721       650       641       621       655
dram[3]:        624       572       623       528       591       526       604       578       586       585       586       551       607       515       674       492
dram[4]:        775       608       887       550       814       651       851       582       856       572       897       592       832       581       815       640
dram[5]:        784       552       589       610       629       619       590       587       696       579       610       625       627       551       650       553

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80476 n_nop=42290 n_act=8169 n_pre=8153 n_req=10934 n_rd=21856 n_write=8 bw_util=0.5434
n_activity=72923 dram_eff=0.5996
bk0: 1350a 56348i bk1: 1344a 56463i bk2: 1344a 56277i bk3: 1344a 55008i bk4: 1364a 54364i bk5: 1364a 54067i bk6: 1408a 55328i bk7: 1408a 52974i bk8: 1408a 55597i bk9: 1408a 54750i bk10: 1368a 55561i bk11: 1370a 53134i bk12: 1344a 55166i bk13: 1344a 54169i bk14: 1344a 54920i bk15: 1344a 53211i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.65217
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80476 n_nop=42550 n_act=8044 n_pre=8028 n_req=10928 n_rd=21852 n_write=2 bw_util=0.5431
n_activity=72752 dram_eff=0.6008
bk0: 1348a 54647i bk1: 1344a 55213i bk2: 1344a 54667i bk3: 1344a 55363i bk4: 1364a 53169i bk5: 1364a 53566i bk6: 1408a 53084i bk7: 1408a 52589i bk8: 1408a 54950i bk9: 1408a 55083i bk10: 1368a 53735i bk11: 1368a 53625i bk12: 1344a 54364i bk13: 1344a 53824i bk14: 1344a 53847i bk15: 1344a 53262i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.10114
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80476 n_nop=42228 n_act=8206 n_pre=8190 n_req=10926 n_rd=21852 n_write=0 bw_util=0.5431
n_activity=72652 dram_eff=0.6016
bk0: 1348a 56389i bk1: 1344a 56526i bk2: 1344a 55665i bk3: 1344a 56010i bk4: 1364a 55008i bk5: 1368a 54124i bk6: 1408a 53568i bk7: 1408a 54010i bk8: 1408a 55686i bk9: 1408a 55079i bk10: 1368a 55297i bk11: 1364a 55320i bk12: 1344a 55971i bk13: 1344a 55832i bk14: 1344a 55591i bk15: 1344a 55190i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.2996
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80476 n_nop=42380 n_act=8131 n_pre=8115 n_req=10925 n_rd=21850 n_write=0 bw_util=0.543
n_activity=72522 dram_eff=0.6026
bk0: 1346a 56959i bk1: 1344a 57027i bk2: 1344a 56897i bk3: 1344a 57157i bk4: 1364a 55323i bk5: 1368a 56384i bk6: 1408a 54301i bk7: 1408a 56153i bk8: 1408a 56298i bk9: 1408a 56581i bk10: 1368a 55565i bk11: 1364a 55951i bk12: 1344a 56026i bk13: 1344a 56939i bk14: 1344a 56098i bk15: 1344a 55982i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.90499
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80476 n_nop=42195 n_act=8218 n_pre=8202 n_req=10933 n_rd=21850 n_write=11 bw_util=0.5433
n_activity=72725 dram_eff=0.6012
bk0: 1344a 54604i bk1: 1344a 55312i bk2: 1344a 54747i bk3: 1344a 54876i bk4: 1364a 53870i bk5: 1368a 53670i bk6: 1408a 53591i bk7: 1408a 52044i bk8: 1408a 54346i bk9: 1408a 54806i bk10: 1370a 53309i bk11: 1364a 54650i bk12: 1344a 54942i bk13: 1344a 54376i bk14: 1344a 54121i bk15: 1344a 53729i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.97412
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80476 n_nop=42465 n_act=8087 n_pre=8071 n_req=10928 n_rd=21848 n_write=5 bw_util=0.5431
n_activity=72395 dram_eff=0.6037
bk0: 1344a 56300i bk1: 1344a 57259i bk2: 1344a 56753i bk3: 1344a 56137i bk4: 1364a 55430i bk5: 1368a 54731i bk6: 1408a 55364i bk7: 1408a 54778i bk8: 1408a 57004i bk9: 1408a 56146i bk10: 1368a 55472i bk11: 1364a 55801i bk12: 1344a 56511i bk13: 1344a 55998i bk14: 1344a 55582i bk15: 1344a 55373i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.2084

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5507, Miss = 5465, Miss_rate = 0.992, Pending_hits = 9, Reservation_fails = 2476
L2_cache_bank[1]: Access = 5524, Miss = 5463, Miss_rate = 0.989, Pending_hits = 1, Reservation_fails = 1683
L2_cache_bank[2]: Access = 5492, Miss = 5464, Miss_rate = 0.995, Pending_hits = 6, Reservation_fails = 2938
L2_cache_bank[3]: Access = 5524, Miss = 5462, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 1794
L2_cache_bank[4]: Access = 5492, Miss = 5464, Miss_rate = 0.995, Pending_hits = 2, Reservation_fails = 840
L2_cache_bank[5]: Access = 5462, Miss = 5462, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2247
L2_cache_bank[6]: Access = 5477, Miss = 5463, Miss_rate = 0.997, Pending_hits = 2, Reservation_fails = 640
L2_cache_bank[7]: Access = 5462, Miss = 5462, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 497
L2_cache_bank[8]: Access = 5524, Miss = 5463, Miss_rate = 0.989, Pending_hits = 2, Reservation_fails = 3700
L2_cache_bank[9]: Access = 5462, Miss = 5462, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 928
L2_cache_bank[10]: Access = 5524, Miss = 5462, Miss_rate = 0.989, Pending_hits = 1, Reservation_fails = 1313
L2_cache_bank[11]: Access = 5462, Miss = 5462, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 656
L2_total_cache_accesses = 65912
L2_total_cache_misses = 65554
L2_total_cache_miss_rate = 0.9946
L2_total_cache_pending_hits = 23
L2_total_cache_reservation_fails = 19712
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 19135
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 101
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 242
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 82
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 472
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.358

icnt_total_pkts_mem_to_simt=328506
icnt_total_pkts_simt_to_mem=66168
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.163
	minimum = 6
	maximum = 334
Network latency average = 13.3901
	minimum = 6
	maximum = 270
Slowest packet = 24110
Flit latency average = 12.7747
	minimum = 6
	maximum = 270
Slowest flit = 71404
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0800822
	minimum = 0.0675775 (at node 0)
	maximum = 0.0906064 (at node 16)
Accepted packet rate average = 0.0800822
	minimum = 0.0675775 (at node 0)
	maximum = 0.0906064 (at node 16)
Injected flit rate average = 0.239762
	minimum = 0.06784 (at node 0)
	maximum = 0.451146 (at node 15)
Accepted flit rate average= 0.239762
	minimum = 0.0895895 (at node 20)
	maximum = 0.378828 (at node 1)
Injected packet length average = 2.99395
Accepted packet length average = 2.99395
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.163 (1 samples)
	minimum = 6 (1 samples)
	maximum = 334 (1 samples)
Network latency average = 13.3901 (1 samples)
	minimum = 6 (1 samples)
	maximum = 270 (1 samples)
Flit latency average = 12.7747 (1 samples)
	minimum = 6 (1 samples)
	maximum = 270 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.0800822 (1 samples)
	minimum = 0.0675775 (1 samples)
	maximum = 0.0906064 (1 samples)
Accepted packet rate average = 0.0800822 (1 samples)
	minimum = 0.0675775 (1 samples)
	maximum = 0.0906064 (1 samples)
Injected flit rate average = 0.239762 (1 samples)
	minimum = 0.06784 (1 samples)
	maximum = 0.451146 (1 samples)
Accepted flit rate average = 0.239762 (1 samples)
	minimum = 0.0895895 (1 samples)
	maximum = 0.378828 (1 samples)
Injected packet size average = 2.99395 (1 samples)
Accepted packet size average = 2.99395 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim API: Stream Manager State


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 57 sec (57 sec)
gpgpu_simulation_rate = 428800 (inst/sec)
gpgpu_simulation_rate = 1069 (cycle/sec)
GPGPU-Sim: detected inactive GPU simulation thread
GPU time: 54357.488281 msecs.
Reading back GPU result...
Checking GPU results...
..running CPU scalar product calculation
...comparing the results
L1 error: 3.070748E-08
TEST PASSED
Shutting down...
