`timescale 1ns/1ps
// HC-05 data mode, 8N1. No derived clocks; baud counters use sys_clk.
module bluetooth_uart #(
 parameter integer CLOCK_HZ=50000000, BAUD=9600
)(input wire clk,rx,
 output reg [7:0] rx_data=0,output reg rx_valid=0,rx_error=0,
 input wire [7:0] tx_data,input wire tx_start,
 output reg tx=1,tx_busy=0);
 localparam integer BIT_CLOCKS=(CLOCK_HZ+BAUD/2)/BAUD;
 reg rx_meta=1,rx_sync=1;
 always @(posedge clk) begin rx_meta<=rx;rx_sync<=rx_meta;end
 reg [2:0] rx_state=0,rx_bit=0;
 reg [15:0] rx_count=0,tx_count=0;
 reg [7:0] rx_shift=0;
 reg [9:0] tx_shift=10'h3ff;
 reg [3:0] tx_bit=0;
 always @(posedge clk) begin
  rx_valid<=0;rx_error<=0;
  case(rx_state)
   0:if(rx_sync==1'b0) begin rx_count<=BIT_CLOCKS/2-1;rx_state<=1;end
   1:if(rx_count!=0) rx_count<=rx_count-1'b1;
     else if(!rx_sync) begin rx_count<=BIT_CLOCKS-1;rx_bit<=0;rx_state<=2;end
     else rx_state<=0;
   2:if(rx_count!=0) rx_count<=rx_count-1'b1;
     else begin
      rx_shift[rx_bit]<=rx_sync;rx_count<=BIT_CLOCKS-1;
      if(rx_bit==7) rx_state<=3;else rx_bit<=rx_bit+1'b1;
     end
   3:if(rx_count!=0) rx_count<=rx_count-1'b1;
     else if(rx_sync) begin rx_data<=rx_shift;rx_valid<=1;rx_state<=0;end
     else begin rx_error<=1;rx_state<=4;end
   4:if(rx_sync) rx_state<=0;
   default:rx_state<=0;
  endcase
  if(!tx_busy) begin
   tx<=1;
   if(tx_start) begin
    tx_shift<={1'b1,tx_data,1'b0};tx<=0;tx_count<=BIT_CLOCKS-1;tx_bit<=0;tx_busy<=1;
   end
  end else if(tx_count!=0) tx_count<=tx_count-1'b1;
  else if(tx_bit==9) begin tx<=1;tx_busy<=0;end
  else begin tx_shift<={1'b1,tx_shift[9:1]};tx<=tx_shift[1];
    tx_bit<=tx_bit+1'b1;tx_count<=BIT_CLOCKS-1;end
 end
endmodule
