
Ï
v++_link_top$8c733c70-52a3-49a3-8d7f-482c56dcc386>v++  -l -t sw_emu --config ../u200.cfg ./top.xo -o top.xclbin *l"h/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/sw_emu/_x/reports/link/v++_link_top_guidance.html2]"Y/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/sw_emu/_x/v++_link_top_guidance.pbB‹
../u200.cfgûplatform=xilinx_u200_gen3x16_xdma_1_202110_1
debug=1
save-temps=1

[connectivity]
nk=top:1:top_1
sp=top_1.X:PLRAM[1]
sp=top_1.out:PLRAM[0]
sp=top_1.adj_list:PLRAM[0]
sp=top_1.flushs:PLRAM[1]

#slr=top_1:SLR0

[profile]
data=all:all:all
