#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Nov 12 15:31:21 2024
# Process ID: 22256
# Current directory: D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1284 D:\Github\Computer-Organization-Design-in-ZJU-2024\Vivado_Labs\Lab3\OExp03\OExp03-mul32\mul32.xpr
# Log file: D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/vivado.log
# Journal file: D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32\vivado.jou
# Running On: Lee, OS: Windows, CPU Frequency: 3110 MHz, CPU Physical cores: 12, Host memory: 16849 MB
#-----------------------------------------------------------
start_gui
open_project D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32'
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp03/OExp03-mul32' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/tb_behav.wcfg', nor could it be found using path 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp03/OExp03-mul32/tb_behav.wcfg'.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'mul32.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/apps/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1535.855 ; gain = 229.633
upgrade_project -migrate_output_products
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/apps/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.srcs/sources_1/new/mul32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul32
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.srcs/sources_1/new/mul32.v:44]
ERROR: [VRFC 10-1280] procedural assignment to a non-register finish is not permitted, left-hand side should be reg/integer/time/genvar [D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.srcs/sources_1/new/mul32.v:39]
ERROR: [VRFC 10-1280] procedural assignment to a non-register finish is not permitted, left-hand side should be reg/integer/time/genvar [D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.srcs/sources_1/new/mul32.v:47]
ERROR: [VRFC 10-1280] procedural assignment to a non-register finish is not permitted, left-hand side should be reg/integer/time/genvar [D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.srcs/sources_1/new/mul32.v:66]
ERROR: [VRFC 10-8530] module 'mul32' is ignored due to previous errors [D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.srcs/sources_1/new/mul32.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/apps/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.srcs/sources_1/new/mul32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul32
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.srcs/sources_1/new/mul32.v:44]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/apps/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 64 into 'product' is out of bounds [D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.srcs/sources_1/new/mul32.v:58]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul32
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1555.602 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1612.566 ; gain = 56.965
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/apps/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.srcs/sources_1/new/mul32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul32
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'state' is not allowed [D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.srcs/sources_1/new/mul32.v:36]
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.srcs/sources_1/new/mul32.v:47]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'state' is not permitted [D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.srcs/sources_1/new/mul32.v:74]
ERROR: [VRFC 10-8530] module 'mul32' is ignored due to previous errors [D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.srcs/sources_1/new/mul32.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/apps/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.srcs/sources_1/new/mul32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul32
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.srcs/sources_1/new/mul32.v:47]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'status' is not permitted [D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.srcs/sources_1/new/mul32.v:74]
ERROR: [VRFC 10-8530] module 'mul32' is ignored due to previous errors [D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.srcs/sources_1/new/mul32.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/apps/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.srcs/sources_1/new/mul32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul32
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.srcs/sources_1/new/mul32.v:47]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'status' is not permitted [D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.srcs/sources_1/new/mul32.v:74]
ERROR: [VRFC 10-8530] module 'mul32' is ignored due to previous errors [D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.srcs/sources_1/new/mul32.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/apps/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.srcs/sources_1/new/mul32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul32
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.srcs/sources_1/new/mul32.v:44]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/apps/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 64 into 'product' is out of bounds [D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.srcs/sources_1/new/mul32.v:58]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul32
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1635.488 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/apps/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.srcs/sources_1/new/mul32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul32
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.srcs/sources_1/new/mul32.v:44]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/apps/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 64 into 'product' is out of bounds [D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.srcs/sources_1/new/mul32.v:58]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul32
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2667.754 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/apps/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.srcs/sources_1/new/mul32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul32
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.srcs/sources_1/new/mul32.v:44]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/apps/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 64 into 'product' is out of bounds [D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.srcs/sources_1/new/mul32.v:58]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul32
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2670.113 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/apps/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.srcs/sources_1/new/mul32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/apps/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 65 for port 'product' [D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.srcs/sim_1/new/tb.v:74]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.srcs/sources_1/new/mul32.v" Line 74. Module mul32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.srcs/sources_1/new/mul32.v" Line 74. Module mul32 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul32
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2670.113 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property -name {xsim.simulate.runtime} -value {10000ns} -objects [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/apps/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.srcs/sources_1/new/mul32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/apps/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 65 for port 'product' [D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.srcs/sim_1/new/tb.v:74]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.srcs/sources_1/new/mul32.v" Line 74. Module mul32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.srcs/sources_1/new/mul32.v" Line 74. Module mul32 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul32
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
$finish called at time : 7250 ns : File "D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.srcs/sim_1/new/tb.v" Line 68
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2672.293 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/apps/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/apps/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 65 for port 'product' [D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.srcs/sim_1/new/tb.v:74]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
$finish called at time : 7250 ns : File "D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.srcs/sim_1/new/tb.v" Line 68
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2672.293 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/apps/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.srcs/sources_1/new/mul32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/apps/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 65 for port 'product' [D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.srcs/sim_1/new/tb.v:74]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.srcs/sources_1/new/mul32.v" Line 75. Module mul32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.srcs/sources_1/new/mul32.v" Line 75. Module mul32 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul32
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
$finish called at time : 7250 ns : File "D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.srcs/sim_1/new/tb.v" Line 68
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2687.859 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/apps/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.srcs/sources_1/new/mul32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul32
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.srcs/sources_1/new/mul32.v:44]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/apps/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 65 for port 'product' [D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.srcs/sim_1/new/tb.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul32
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
$finish called at time : 7250 ns : File "D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.srcs/sim_1/new/tb.v" Line 68
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2687.859 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property -name {xsim.simulate.runtime} -value {5000ns} -objects [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/apps/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/apps/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 65 for port 'product' [D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.srcs/sim_1/new/tb.v:74]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 5000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 5000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2687.859 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/apps/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.srcs/sources_1/new/mul32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul32
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.srcs/sources_1/new/mul32.v:44]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/apps/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 65 for port 'product' [D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.srcs/sim_1/new/tb.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul32
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 5000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 5000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2698.504 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/apps/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.srcs/sources_1/new/mul32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul32
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.srcs/sources_1/new/mul32.v:44]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/apps/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 65 for port 'product' [D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.srcs/sim_1/new/tb.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul32
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 5000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 5000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2699.551 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/apps/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.srcs/sources_1/new/mul32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul32
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.srcs/sources_1/new/mul32.v:44]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/apps/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 65 for port 'product' [D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.srcs/sim_1/new/tb.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul32
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 5000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 5000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2700.434 ; gain = 0.883
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/apps/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.srcs/sources_1/new/mul32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul32
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.srcs/sources_1/new/mul32.v:44]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/apps/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 65 for port 'product' [D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.srcs/sim_1/new/tb.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul32
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 5000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 5000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2700.434 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/apps/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.srcs/sources_1/new/mul32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul32
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.srcs/sources_1/new/mul32.v:44]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/apps/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 65 for port 'product' [D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.srcs/sim_1/new/tb.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul32
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 5000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 5000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2700.816 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/apps/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.srcs/sources_1/new/mul32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/apps/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 65 for port 'product' [D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.srcs/sim_1/new/tb.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul32
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Github/Computer-Organization-Design-in-ZJU-2024/Vivado_Labs/Lab3/OExp03/OExp03-mul32/mul32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 5000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 5000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2702.340 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov 12 19:15:40 2024...
