{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1633436215983 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1633436215983 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 05 19:16:55 2021 " "Processing started: Tue Oct 05 19:16:55 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1633436215983 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1633436215983 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off decor416 -c decor416 " "Command: quartus_map --read_settings_files=on --write_settings_files=off decor416 -c decor416" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1633436215983 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1633436216220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decor416.v 2 2 " "Found 2 design units, including 2 entities, in source file decor416.v" { { "Info" "ISGN_ENTITY_NAME" "1 decor416 " "Found entity 1: decor416" {  } { { "decor416.v" "" { Text "E:/HDL/decorder416dung38/decor416.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633436216260 ""} { "Info" "ISGN_ENTITY_NAME" "2 decorder3_8 " "Found entity 2: decorder3_8" {  } { { "decor416.v" "" { Text "E:/HDL/decorder416dung38/decor416.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633436216260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633436216260 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "decor416 " "Elaborating entity \"decor416\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1633436216281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decorder3_8 decorder3_8:u1 " "Elaborating entity \"decorder3_8\" for hierarchy \"decorder3_8:u1\"" {  } { { "decor416.v" "u1" { Text "E:/HDL/decorder416dung38/decor416.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633436216290 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o decor416.v(18) " "Verilog HDL Always Construct warning at decor416.v(18): inferring latch(es) for variable \"o\", which holds its previous value in one or more paths through the always construct" {  } { { "decor416.v" "" { Text "E:/HDL/decorder416dung38/decor416.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1633436216291 "|decor416|decorder3_8:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[0\] decor416.v(22) " "Inferred latch for \"o\[0\]\" at decor416.v(22)" {  } { { "decor416.v" "" { Text "E:/HDL/decorder416dung38/decor416.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1633436216291 "|decor416|decorder3_8:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[1\] decor416.v(22) " "Inferred latch for \"o\[1\]\" at decor416.v(22)" {  } { { "decor416.v" "" { Text "E:/HDL/decorder416dung38/decor416.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1633436216291 "|decor416|decorder3_8:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[2\] decor416.v(22) " "Inferred latch for \"o\[2\]\" at decor416.v(22)" {  } { { "decor416.v" "" { Text "E:/HDL/decorder416dung38/decor416.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1633436216291 "|decor416|decorder3_8:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[3\] decor416.v(22) " "Inferred latch for \"o\[3\]\" at decor416.v(22)" {  } { { "decor416.v" "" { Text "E:/HDL/decorder416dung38/decor416.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1633436216292 "|decor416|decorder3_8:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[4\] decor416.v(22) " "Inferred latch for \"o\[4\]\" at decor416.v(22)" {  } { { "decor416.v" "" { Text "E:/HDL/decorder416dung38/decor416.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1633436216292 "|decor416|decorder3_8:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[5\] decor416.v(22) " "Inferred latch for \"o\[5\]\" at decor416.v(22)" {  } { { "decor416.v" "" { Text "E:/HDL/decorder416dung38/decor416.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1633436216292 "|decor416|decorder3_8:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[6\] decor416.v(22) " "Inferred latch for \"o\[6\]\" at decor416.v(22)" {  } { { "decor416.v" "" { Text "E:/HDL/decorder416dung38/decor416.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1633436216292 "|decor416|decorder3_8:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[7\] decor416.v(22) " "Inferred latch for \"o\[7\]\" at decor416.v(22)" {  } { { "decor416.v" "" { Text "E:/HDL/decorder416dung38/decor416.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1633436216292 "|decor416|decorder3_8:u1"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1633436216671 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633436216671 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "44 " "Implemented 44 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1633436216698 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1633436216698 ""} { "Info" "ICUT_CUT_TM_LCELLS" "24 " "Implemented 24 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1633436216698 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1633436216698 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4592 " "Peak virtual memory: 4592 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1633436216715 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 05 19:16:56 2021 " "Processing ended: Tue Oct 05 19:16:56 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1633436216715 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1633436216715 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1633436216715 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1633436216715 ""}
