#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xeadbd0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xef47f0 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0xeabf00 .functor NOT 1, L_0xf1e1c0, C4<0>, C4<0>, C4<0>;
L_0xec5d60 .functor XOR 8, L_0xf1dd50, L_0xf1df10, C4<00000000>, C4<00000000>;
L_0xef5d00 .functor XOR 8, L_0xec5d60, L_0xf1e050, C4<00000000>, C4<00000000>;
v0xf1b930_0 .net *"_ivl_10", 7 0, L_0xf1e050;  1 drivers
v0xf1ba30_0 .net *"_ivl_12", 7 0, L_0xef5d00;  1 drivers
v0xf1bb10_0 .net *"_ivl_2", 7 0, L_0xf1dcb0;  1 drivers
v0xf1bbd0_0 .net *"_ivl_4", 7 0, L_0xf1dd50;  1 drivers
v0xf1bcb0_0 .net *"_ivl_6", 7 0, L_0xf1df10;  1 drivers
v0xf1bde0_0 .net *"_ivl_8", 7 0, L_0xec5d60;  1 drivers
v0xf1bec0_0 .net "areset", 0 0, L_0xeac310;  1 drivers
v0xf1bf60_0 .var "clk", 0 0;
v0xf1c000_0 .net "predict_history_dut", 6 0, v0xf1ad10_0;  1 drivers
v0xf1c150_0 .net "predict_history_ref", 6 0, L_0xf1db20;  1 drivers
v0xf1c1f0_0 .net "predict_pc", 6 0, L_0xf1cdb0;  1 drivers
v0xf1c290_0 .net "predict_taken_dut", 0 0, v0xf1af00_0;  1 drivers
v0xf1c330_0 .net "predict_taken_ref", 0 0, L_0xf1d960;  1 drivers
v0xf1c3d0_0 .net "predict_valid", 0 0, v0xf19700_0;  1 drivers
v0xf1c470_0 .var/2u "stats1", 223 0;
v0xf1c510_0 .var/2u "strobe", 0 0;
v0xf1c5d0_0 .net "tb_match", 0 0, L_0xf1e1c0;  1 drivers
v0xf1c780_0 .net "tb_mismatch", 0 0, L_0xeabf00;  1 drivers
v0xf1c820_0 .net "train_history", 6 0, L_0xf1d360;  1 drivers
v0xf1c8e0_0 .net "train_mispredicted", 0 0, L_0xf1d200;  1 drivers
v0xf1c980_0 .net "train_pc", 6 0, L_0xf1d4f0;  1 drivers
v0xf1ca40_0 .net "train_taken", 0 0, L_0xf1cfe0;  1 drivers
v0xf1cae0_0 .net "train_valid", 0 0, v0xf1a080_0;  1 drivers
v0xf1cb80_0 .net "wavedrom_enable", 0 0, v0xf1a150_0;  1 drivers
v0xf1cc20_0 .net/2s "wavedrom_hide_after_time", 31 0, v0xf1a1f0_0;  1 drivers
v0xf1ccc0_0 .net "wavedrom_title", 511 0, v0xf1a2d0_0;  1 drivers
L_0xf1dcb0 .concat [ 7 1 0 0], L_0xf1db20, L_0xf1d960;
L_0xf1dd50 .concat [ 7 1 0 0], L_0xf1db20, L_0xf1d960;
L_0xf1df10 .concat [ 7 1 0 0], v0xf1ad10_0, v0xf1af00_0;
L_0xf1e050 .concat [ 7 1 0 0], L_0xf1db20, L_0xf1d960;
L_0xf1e1c0 .cmp/eeq 8, L_0xf1dcb0, L_0xef5d00;
S_0xeab280 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0xef47f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0xeaf400 .param/l "LNT" 0 3 22, C4<01>;
P_0xeaf440 .param/l "LT" 0 3 22, C4<10>;
P_0xeaf480 .param/l "SNT" 0 3 22, C4<00>;
P_0xeaf4c0 .param/l "ST" 0 3 22, C4<11>;
P_0xeaf500 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0xeac7f0 .functor XOR 7, v0xf178a0_0, L_0xf1cdb0, C4<0000000>, C4<0000000>;
L_0xed6ff0 .functor XOR 7, L_0xf1d360, L_0xf1d4f0, C4<0000000>, C4<0000000>;
v0xee95b0_0 .net *"_ivl_11", 0 0, L_0xf1d870;  1 drivers
L_0x7f2e2ee561c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xee9880_0 .net *"_ivl_12", 0 0, L_0x7f2e2ee561c8;  1 drivers
L_0x7f2e2ee56210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0xeabf70_0 .net *"_ivl_16", 6 0, L_0x7f2e2ee56210;  1 drivers
v0xeac1b0_0 .net *"_ivl_4", 1 0, L_0xf1d680;  1 drivers
v0xeac380_0 .net *"_ivl_6", 8 0, L_0xf1d780;  1 drivers
L_0x7f2e2ee56180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xeac8e0_0 .net *"_ivl_9", 1 0, L_0x7f2e2ee56180;  1 drivers
v0xf17580_0 .net "areset", 0 0, L_0xeac310;  alias, 1 drivers
v0xf17640_0 .net "clk", 0 0, v0xf1bf60_0;  1 drivers
v0xf17700 .array "pht", 0 127, 1 0;
v0xf177c0_0 .net "predict_history", 6 0, L_0xf1db20;  alias, 1 drivers
v0xf178a0_0 .var "predict_history_r", 6 0;
v0xf17980_0 .net "predict_index", 6 0, L_0xeac7f0;  1 drivers
v0xf17a60_0 .net "predict_pc", 6 0, L_0xf1cdb0;  alias, 1 drivers
v0xf17b40_0 .net "predict_taken", 0 0, L_0xf1d960;  alias, 1 drivers
v0xf17c00_0 .net "predict_valid", 0 0, v0xf19700_0;  alias, 1 drivers
v0xf17cc0_0 .net "train_history", 6 0, L_0xf1d360;  alias, 1 drivers
v0xf17da0_0 .net "train_index", 6 0, L_0xed6ff0;  1 drivers
v0xf17e80_0 .net "train_mispredicted", 0 0, L_0xf1d200;  alias, 1 drivers
v0xf17f40_0 .net "train_pc", 6 0, L_0xf1d4f0;  alias, 1 drivers
v0xf18020_0 .net "train_taken", 0 0, L_0xf1cfe0;  alias, 1 drivers
v0xf180e0_0 .net "train_valid", 0 0, v0xf1a080_0;  alias, 1 drivers
E_0xebc9e0 .event posedge, v0xf17580_0, v0xf17640_0;
L_0xf1d680 .array/port v0xf17700, L_0xf1d780;
L_0xf1d780 .concat [ 7 2 0 0], L_0xeac7f0, L_0x7f2e2ee56180;
L_0xf1d870 .part L_0xf1d680, 1, 1;
L_0xf1d960 .functor MUXZ 1, L_0x7f2e2ee561c8, L_0xf1d870, v0xf19700_0, C4<>;
L_0xf1db20 .functor MUXZ 7, L_0x7f2e2ee56210, v0xf178a0_0, v0xf19700_0, C4<>;
S_0xed6490 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 30, 3 30 0, S_0xeab280;
 .timescale -12 -12;
v0xee9190_0 .var/i "i", 31 0;
S_0xf18300 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0xef47f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0xf184b0 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0xeac310 .functor BUFZ 1, v0xf197d0_0, C4<0>, C4<0>, C4<0>;
L_0x7f2e2ee560a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xf18f90_0 .net *"_ivl_10", 0 0, L_0x7f2e2ee560a8;  1 drivers
L_0x7f2e2ee560f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0xf19070_0 .net *"_ivl_14", 6 0, L_0x7f2e2ee560f0;  1 drivers
L_0x7f2e2ee56138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0xf19150_0 .net *"_ivl_18", 6 0, L_0x7f2e2ee56138;  1 drivers
L_0x7f2e2ee56018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0xf19210_0 .net *"_ivl_2", 6 0, L_0x7f2e2ee56018;  1 drivers
L_0x7f2e2ee56060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xf192f0_0 .net *"_ivl_6", 0 0, L_0x7f2e2ee56060;  1 drivers
v0xf19420_0 .net "areset", 0 0, L_0xeac310;  alias, 1 drivers
v0xf194c0_0 .net "clk", 0 0, v0xf1bf60_0;  alias, 1 drivers
v0xf19590_0 .net "predict_pc", 6 0, L_0xf1cdb0;  alias, 1 drivers
v0xf19660_0 .var "predict_pc_r", 6 0;
v0xf19700_0 .var "predict_valid", 0 0;
v0xf197d0_0 .var "reset", 0 0;
v0xf19870_0 .net "tb_match", 0 0, L_0xf1e1c0;  alias, 1 drivers
v0xf19930_0 .net "train_history", 6 0, L_0xf1d360;  alias, 1 drivers
v0xf19a20_0 .var "train_history_r", 6 0;
v0xf19ae0_0 .net "train_mispredicted", 0 0, L_0xf1d200;  alias, 1 drivers
v0xf19bb0_0 .var "train_mispredicted_r", 0 0;
v0xf19c50_0 .net "train_pc", 6 0, L_0xf1d4f0;  alias, 1 drivers
v0xf19e50_0 .var "train_pc_r", 6 0;
v0xf19f10_0 .net "train_taken", 0 0, L_0xf1cfe0;  alias, 1 drivers
v0xf19fe0_0 .var "train_taken_r", 0 0;
v0xf1a080_0 .var "train_valid", 0 0;
v0xf1a150_0 .var "wavedrom_enable", 0 0;
v0xf1a1f0_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0xf1a2d0_0 .var "wavedrom_title", 511 0;
E_0xebbe80/0 .event negedge, v0xf17640_0;
E_0xebbe80/1 .event posedge, v0xf17640_0;
E_0xebbe80 .event/or E_0xebbe80/0, E_0xebbe80/1;
L_0xf1cdb0 .functor MUXZ 7, L_0x7f2e2ee56018, v0xf19660_0, v0xf19700_0, C4<>;
L_0xf1cfe0 .functor MUXZ 1, L_0x7f2e2ee56060, v0xf19fe0_0, v0xf1a080_0, C4<>;
L_0xf1d200 .functor MUXZ 1, L_0x7f2e2ee560a8, v0xf19bb0_0, v0xf1a080_0, C4<>;
L_0xf1d360 .functor MUXZ 7, L_0x7f2e2ee560f0, v0xf19a20_0, v0xf1a080_0, C4<>;
L_0xf1d4f0 .functor MUXZ 7, L_0x7f2e2ee56138, v0xf19e50_0, v0xf1a080_0, C4<>;
S_0xf18570 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0xf18300;
 .timescale -12 -12;
v0xf187d0_0 .var/2u "arfail", 0 0;
v0xf188b0_0 .var "async", 0 0;
v0xf18970_0 .var/2u "datafail", 0 0;
v0xf18a10_0 .var/2u "srfail", 0 0;
E_0xebbc30 .event posedge, v0xf17640_0;
E_0xe9e9f0 .event negedge, v0xf17640_0;
TD_tb.stim1.reset_test ;
    %wait E_0xebbc30;
    %wait E_0xebbc30;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf197d0_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xebbc30;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0xe9e9f0;
    %load/vec4 v0xf19870_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xf18970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf197d0_0, 0;
    %wait E_0xebbc30;
    %load/vec4 v0xf19870_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xf187d0_0, 0, 1;
    %wait E_0xebbc30;
    %load/vec4 v0xf19870_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xf18a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf197d0_0, 0;
    %load/vec4 v0xf18a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0xf187d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0xf188b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0xf18970_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0xf188b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0xf18ad0 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0xf18300;
 .timescale -12 -12;
v0xf18cd0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xf18db0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0xf18300;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xf1a550 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0xef47f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
v0xf1a880_0 .net "areset", 0 0, L_0xeac310;  alias, 1 drivers
v0xf1a970_0 .net "clk", 0 0, v0xf1bf60_0;  alias, 1 drivers
v0xf1aa80 .array "counter", 127 0, 1 0;
v0xf1ab20_0 .var "history_register", 6 0;
v0xf1abe0_0 .var "index", 6 0;
v0xf1ad10_0 .var "predict_history", 6 0;
v0xf1adf0_0 .net "predict_pc", 6 0, L_0xf1cdb0;  alias, 1 drivers
v0xf1af00_0 .var "predict_taken", 0 0;
v0xf1afc0_0 .net "predict_valid", 0 0, v0xf19700_0;  alias, 1 drivers
v0xf1b060_0 .net "train_history", 6 0, L_0xf1d360;  alias, 1 drivers
v0xf1b170_0 .net "train_mispredicted", 0 0, L_0xf1d200;  alias, 1 drivers
v0xf1b260_0 .net "train_pc", 6 0, L_0xf1d4f0;  alias, 1 drivers
v0xf1b370_0 .net "train_taken", 0 0, L_0xf1cfe0;  alias, 1 drivers
v0xf1b460_0 .net "train_valid", 0 0, v0xf1a080_0;  alias, 1 drivers
S_0xf1b710 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0xef47f0;
 .timescale -12 -12;
E_0xefc7d0 .event anyedge, v0xf1c510_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xf1c510_0;
    %nor/r;
    %assign/vec4 v0xf1c510_0, 0;
    %wait E_0xefc7d0;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0xf18300;
T_4 ;
    %wait E_0xebbc30;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf197d0_0, 0;
    %wait E_0xebbc30;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf197d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf19700_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf19bb0_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0xf19a20_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0xf19e50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf19fe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf1a080_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf19700_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0xf19660_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf188b0_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0xf18570;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0xf18db0;
    %join;
    %wait E_0xebbc30;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf197d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf19700_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0xf19660_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf19700_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xf19a20_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0xf19e50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf19fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf1a080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf19bb0_0, 0;
    %wait E_0xe9e9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf197d0_0, 0;
    %wait E_0xebbc30;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf1a080_0, 0;
    %wait E_0xebbc30;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0xf19a20_0, 0;
    %wait E_0xebbc30;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf1a080_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xebbc30;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xf19a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf19fe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf1a080_0, 0;
    %wait E_0xebbc30;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf1a080_0, 0;
    %pushi/vec4 8, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xebbc30;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0xf18db0;
    %join;
    %wait E_0xebbc30;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf197d0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0xf19660_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf19700_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xf19a20_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0xf19e50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf19fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf1a080_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf19bb0_0, 0;
    %wait E_0xe9e9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf197d0_0, 0;
    %wait E_0xebbc30;
    %wait E_0xebbc30;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf1a080_0, 0;
    %wait E_0xebbc30;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf1a080_0, 0;
    %wait E_0xebbc30;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf1a080_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0xf19a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf19fe0_0, 0;
    %wait E_0xebbc30;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf1a080_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xebbc30;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xf19a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf19fe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf1a080_0, 0;
    %wait E_0xebbc30;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf1a080_0, 0;
    %wait E_0xebbc30;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf1a080_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0xf19a20_0, 0;
    %wait E_0xebbc30;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf1a080_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xebbc30;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0xf18db0;
    %join;
    %pushi/vec4 1000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xebbe80;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0xf1a080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf19fe0_0, 0;
    %split/vec4 7;
    %assign/vec4 v0xf19e50_0, 0;
    %split/vec4 7;
    %assign/vec4 v0xf19660_0, 0;
    %assign/vec4 v0xf19700_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0xf19a20_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0xf19bb0_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0xeab280;
T_5 ;
    %wait E_0xebc9e0;
    %load/vec4 v0xf17580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0xed6490;
    %jmp t_0;
    .scope S_0xed6490;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xee9190_0, 0, 32;
T_5.2 ; Top of for-loop 
    %load/vec4 v0xee9190_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0xee9190_0;
    %store/vec4a v0xf17700, 4, 0;
T_5.4 ; for-loop step statement
    %load/vec4 v0xee9190_0;
    %addi 1, 0, 32;
    %store/vec4 v0xee9190_0, 0, 32;
    %jmp T_5.2;
T_5.3 ; for-loop exit label
    %end;
    .scope S_0xeab280;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0xf178a0_0, 0, 7;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0xf17c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0xf178a0_0;
    %load/vec4 v0xf17b40_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0xf178a0_0, 0;
T_5.5 ;
    %load/vec4 v0xf180e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0xf17da0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xf17700, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.11, 5;
    %load/vec4 v0xf18020_0;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0xf17da0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xf17700, 4;
    %addi 1, 0, 2;
    %load/vec4 v0xf17da0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xf17700, 0, 4;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0xf17da0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xf17700, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.14, 5;
    %load/vec4 v0xf18020_0;
    %nor/r;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0xf17da0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xf17700, 4;
    %subi 1, 0, 2;
    %load/vec4 v0xf17da0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xf17700, 0, 4;
T_5.12 ;
T_5.10 ;
    %load/vec4 v0xf17e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v0xf17cc0_0;
    %load/vec4 v0xf18020_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0xf178a0_0, 0;
T_5.15 ;
T_5.7 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0xf1a550;
T_6 ;
    %wait E_0xebc9e0;
    %load/vec4 v0xf1a880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xf1ab20_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0xf1afc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0xf1adf0_0;
    %load/vec4 v0xf1ab20_0;
    %xor;
    %assign/vec4 v0xf1abe0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0xf1a550;
T_7 ;
    %wait E_0xebc9e0;
    %load/vec4 v0xf1a880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf1af00_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xf1ad10_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0xf1afc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0xf1abe0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xf1aa80, 4;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %flag_get/vec4 4;
    %jmp/1 T_7.4, 4;
    %load/vec4 v0xf1abe0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xf1aa80, 4;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_7.4;
    %assign/vec4 v0xf1af00_0, 0;
    %load/vec4 v0xf1ab20_0;
    %assign/vec4 v0xf1ad10_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0xf1a550;
T_8 ;
    %wait E_0xebc9e0;
    %load/vec4 v0xf1a880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xf1ab20_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0xf1b460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0xf1b260_0;
    %load/vec4 v0xf1b060_0;
    %xor;
    %assign/vec4 v0xf1abe0_0, 0;
    %load/vec4 v0xf1b170_0;
    %flag_set/vec4 8;
    %jmp/1 T_8.6, 8;
    %load/vec4 v0xf1abe0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xf1aa80, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_or 8, 5;
T_8.6;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0xf1abe0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xf1aa80, 4;
    %addi 1, 0, 2;
    %load/vec4 v0xf1abe0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xf1aa80, 0, 4;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0xf1abe0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xf1aa80, 4;
    %subi 1, 0, 2;
    %load/vec4 v0xf1abe0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xf1aa80, 0, 4;
T_8.5 ;
    %load/vec4 v0xf1b370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.7, 8;
    %load/vec4 v0xf1ab20_0;
    %parti/s 5, 1, 2;
    %concati/vec4 1, 0, 1;
    %pad/u 7;
    %assign/vec4 v0xf1ab20_0, 0;
    %jmp T_8.8;
T_8.7 ;
    %load/vec4 v0xf1ab20_0;
    %parti/s 5, 1, 2;
    %concati/vec4 0, 0, 1;
    %pad/u 7;
    %assign/vec4 v0xf1ab20_0, 0;
T_8.8 ;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0xef47f0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf1bf60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf1c510_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_0xef47f0;
T_10 ;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v0xf1bf60_0;
    %inv;
    %store/vec4 v0xf1bf60_0, 0, 1;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0xef47f0;
T_11 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0xf194c0_0, v0xf1c780_0, v0xf1bf60_0, v0xf1bec0_0, v0xf1c3d0_0, v0xf1c1f0_0, v0xf1cae0_0, v0xf1ca40_0, v0xf1c8e0_0, v0xf1c820_0, v0xf1c980_0, v0xf1c330_0, v0xf1c290_0, v0xf1c150_0, v0xf1c000_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0xef47f0;
T_12 ;
    %load/vec4 v0xf1c470_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0xf1c470_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xf1c470_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_12.1 ;
    %load/vec4 v0xf1c470_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0xf1c470_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xf1c470_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_12.3 ;
    %load/vec4 v0xf1c470_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xf1c470_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xf1c470_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xf1c470_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_12, $final;
    .scope S_0xef47f0;
T_13 ;
    %wait E_0xebbe80;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xf1c470_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf1c470_0, 4, 32;
    %load/vec4 v0xf1c5d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0xf1c470_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf1c470_0, 4, 32;
T_13.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xf1c470_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf1c470_0, 4, 32;
T_13.0 ;
    %load/vec4 v0xf1c330_0;
    %load/vec4 v0xf1c330_0;
    %load/vec4 v0xf1c290_0;
    %xor;
    %load/vec4 v0xf1c330_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.4, 6;
    %load/vec4 v0xf1c470_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf1c470_0, 4, 32;
T_13.6 ;
    %load/vec4 v0xf1c470_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf1c470_0, 4, 32;
T_13.4 ;
    %load/vec4 v0xf1c150_0;
    %load/vec4 v0xf1c150_0;
    %load/vec4 v0xf1c000_0;
    %xor;
    %load/vec4 v0xf1c150_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.8, 6;
    %load/vec4 v0xf1c470_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf1c470_0, 4, 32;
T_13.10 ;
    %load/vec4 v0xf1c470_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf1c470_0, 4, 32;
T_13.8 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can1_depth5/human/gshare/iter2/response0/top_module.sv";
