
---------- Begin Simulation Statistics ----------
final_tick                               359103479565500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  20508                       # Simulator instruction rate (inst/s)
host_mem_usage                                 805832                       # Number of bytes of host memory used
host_op_rate                                    34610                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   487.62                       # Real time elapsed on the host
host_tick_rate                               18399039                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000008                       # Number of instructions simulated
sim_ops                                      16876343                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008972                       # Number of seconds simulated
sim_ticks                                  8971725500                       # Number of ticks simulated
system.cpu.Branches                                 1                       # Number of branches fetched
system.cpu.committedInsts                           8                       # Number of instructions committed
system.cpu.committedOps                            16                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           4                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          12                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_cc_register_reads                    5                       # number of times the CC registers were read
system.cpu.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     13                       # Number of float alu accesses
system.cpu.num_fp_insts                            13                       # number of float instructions
system.cpu.num_fp_register_reads                   20                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  13                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     6                       # Number of integer alu accesses
system.cpu.num_int_insts                            6                       # number of integer instructions
system.cpu.num_int_register_reads                  13                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  2                       # number of times the integer registers were written
system.cpu.num_load_insts                           3                       # Number of load instructions
system.cpu.num_mem_refs                             3                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         5     31.25%     31.25% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     31.25% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     31.25% # Class of executed instruction
system.cpu.op_class::FloatAdd                       2     12.50%     43.75% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::SimdAlu                        2     12.50%     56.25% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   3     18.75%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  1      6.25%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   3     18.75%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         16                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.l2.prefetcher.num_hwpf_issued            13674                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                    2                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified               13678                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  1226                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       167488                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        339536                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1368957                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           28                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        77495                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      1407599                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1033188                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1368957                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       335769                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         1501551                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           45992                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        20001                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           6481406                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          4453095                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        77568                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1049066                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1437462                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      2994205                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16876327                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     17465126                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.966287                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.351143                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     14026805     80.31%     80.31% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       892659      5.11%     85.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       138605      0.79%     86.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       218049      1.25%     87.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       398963      2.28%     89.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       216241      1.24%     90.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        78836      0.45%     91.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        57506      0.33%     91.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1437462      8.23%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     17465126                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            8713193                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        26226                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          10019631                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               2743170                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        27517      0.16%      0.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      7410719     43.91%     44.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          119      0.00%     44.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv           56      0.00%     44.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       891416      5.28%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      1379320      8.17%     57.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     57.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            4      0.00%     57.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        34436      0.20%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      1310530      7.77%     65.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp        15450      0.09%     65.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      1398264      8.29%     73.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     73.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     73.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      1344926      7.97%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       937733      5.56%     87.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       275299      1.63%     89.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      1805437     10.70%     99.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        45101      0.27%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16876327                       # Class of committed instruction
system.switch_cpus.commit.refs                3063570                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16876327                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.794343                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.794343                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      13636921                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       20804638                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1194783                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2165449                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          77868                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        813164                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3193779                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 15662                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              368054                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1276                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             1501551                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1748171                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              15993933                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         17472                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           96                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               13060652                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           65                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         2935                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          155736                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.083682                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1813292                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1079180                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.727879                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     17888189                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.236676                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.631641                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         14130427     78.99%     78.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           273468      1.53%     80.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           216828      1.21%     81.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           227609      1.27%     83.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           333892      1.87%     84.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           385872      2.16%     87.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           492273      2.75%     89.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           109188      0.61%     90.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1718632      9.61%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     17888189                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          14829266                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          8822186                       # number of floating regfile writes
system.switch_cpus.idleCycles                   55242                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        87442                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1163321                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.051796                       # Inst execution rate
system.switch_cpus.iew.exec_refs              3644271                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             367984                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         7490342                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3288776                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           21                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         8684                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       424857                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     19867658                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3276287                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       142900                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      18872837                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          75532                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        472359                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          77868                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        593417                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        28211                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        44301                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          341                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          368                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          227                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       545588                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       104457                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          368                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        30163                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        57279                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          24011418                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              18563737                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.596903                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          14332484                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.034570                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               18597155                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         17092936                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         8181468                       # number of integer regfile writes
system.switch_cpus.ipc                       0.557307                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.557307                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        39100      0.21%      0.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       8734785     45.93%     46.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          193      0.00%     46.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            88      0.00%     46.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       967011      5.09%     51.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     51.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     51.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     51.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     51.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     51.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     51.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     51.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     51.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     51.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1448977      7.62%     58.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     58.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            8      0.00%     58.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        35240      0.19%     59.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     59.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     59.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     59.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     59.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     59.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      1317157      6.93%     65.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp        15452      0.08%     66.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      1408915      7.41%     73.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      1352161      7.11%     80.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     80.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     80.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     80.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1351005      7.10%     87.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       328125      1.73%     89.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      1971516     10.37%     99.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        46005      0.24%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       19015738                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         9272003                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     18342092                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      8910927                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      9715821                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              351154                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.018466                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          104180     29.67%     29.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     29.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     29.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     29.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     29.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     29.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     29.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     29.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     29.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     29.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     29.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     29.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     29.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu          60803     17.32%     46.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     46.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     46.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     46.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     46.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     46.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     46.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     46.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     46.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     46.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd        80480     22.92%     69.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        21807      6.21%     76.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     76.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     76.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult         1412      0.40%     76.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          34189      9.74%     86.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          6999      1.99%     88.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        41194     11.73%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite           90      0.03%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       10055789                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     37977699                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      9652810                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     13143398                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           19867595                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          19015738                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           63                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      2991227                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        48973                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           63                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      4224112                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     17888189                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.063033                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.930969                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     12117256     67.74%     67.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1471023      8.22%     75.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1045999      5.85%     81.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       896368      5.01%     86.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       784761      4.39%     91.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       565327      3.16%     94.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       474894      2.65%     97.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       311918      1.74%     98.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       220643      1.23%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     17888189                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.059760                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1748527                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   394                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        56226                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        20334                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3288776                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       424857                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         6105348                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 17943431                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        11098193                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      19414359                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        1419872                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1537854                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         632390                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        135500                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      49309531                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       20434887                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     23708926                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2582266                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         311237                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          77868                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       2592004                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          4294435                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     15642928                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     19292253                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           4246368                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             35898196                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            40165113                       # The number of ROB writes
system.switch_cpus.timesIdled                     613                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       205792                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         6664                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       413071                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           6664                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 359103479565500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             167211                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        16048                       # Transaction distribution
system.membus.trans_dist::CleanEvict           151440                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4837                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4837                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        167211                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       511584                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       511584                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 511584                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     12038144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     12038144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12038144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            172048                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  172048    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              172048                       # Request fanout histogram
system.membus.reqLayer2.occupancy           435854951                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy          916581746                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.2                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   8971725500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 359103479565500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 359103479565500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 359103479565500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            197222                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        42282                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          473                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          332448                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            23088                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10055                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10055                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           934                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       196290                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2341                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       618007                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                620348                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        90048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     14884928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               14974976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          192499                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1027072                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           399778                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.016669                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.128029                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 393114     98.33%     98.33% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   6664      1.67%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             399778                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          233240000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         309510499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1398499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 359103479565500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst           67                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        48348                       # number of demand (read+write) hits
system.l2.demand_hits::total                    48415                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           67                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        48348                       # number of overall hits
system.l2.overall_hits::total                   48415                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          865                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       157994                       # number of demand (read+write) misses
system.l2.demand_misses::total                 158864                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          865                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       157994                       # number of overall misses
system.l2.overall_misses::total                158864                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     73028000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  13248615500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      13321643500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     73028000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  13248615500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     13321643500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          932                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       206342                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               207279                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          932                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       206342                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              207279                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.928112                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.765690                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.766426                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.928112                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.765690                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.766426                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 84425.433526                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 83855.181209                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83855.646968                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 84425.433526                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 83855.181209                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83855.646968                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                      1261                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks               16048                       # number of writebacks
system.l2.writebacks::total                     16048                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data            5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data            5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst          865                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       157989                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            158854                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        13193                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          865                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       157989                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           172047                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     64378000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  11668607000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  11732985000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher    894542492                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     64378000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  11668607000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  12627527492                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.928112                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.765666                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.766378                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.928112                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.765666                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.830026                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 74425.433526                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 73857.084987                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73860.179788                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 67804.327446                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 74425.433526                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 73857.084987                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73395.801682                       # average overall mshr miss latency
system.l2.replacements                         169411                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        26234                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            26234                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        26234                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        26234                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          473                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              473                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          473                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          473                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         4739                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          4739                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        13193                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          13193                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher    894542492                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    894542492                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 67804.327446                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 67804.327446                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data         5218                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5218                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         4837                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4837                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    419398000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     419398000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        10055                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             10055                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.481054                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.481054                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 86706.222865                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86706.222865                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         4837                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           4837                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    371028000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    371028000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.481054                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.481054                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 76706.222865                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76706.222865                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           67                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 67                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          865                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              867                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     73028000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     73028000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          932                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            934                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.928112                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.928266                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 84425.433526                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84230.680507                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          865                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          865                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     64378000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     64378000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.928112                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.926124                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 74425.433526                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74425.433526                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        43130                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             43130                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       153157                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          153160                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  12829217500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  12829217500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       196287                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        196290                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.780271                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.780274                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 83765.139693                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83763.498955                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       153152                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       153152                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  11297579000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  11297579000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.780245                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.780233                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 73767.100658                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73767.100658                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 359103479565500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 359103479565500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4044.980267                       # Cycle average of tags in use
system.l2.tags.total_refs                      413956                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    169411                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.443501                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              359094507840500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.016572                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.012492                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.044592                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher   332.315629                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    13.581002                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3670.009978                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.007084                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.081132                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.003316                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.895999                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987544                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           416                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          3680                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          168                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          224                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          177                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1668                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1835                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.101562                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1825791                       # Number of tag accesses
system.l2.tags.data_accesses                  1825791                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 359103479565500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher       844224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        55360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     10111168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11011072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        55360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         55488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1027072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1027072                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher        13191                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          865                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       157987                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              172048                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        16048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              16048                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             14267                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             21401                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher     94098287                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      6170496                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1127003719                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1227308169                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        14267                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      6170496                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6184763                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      114478759                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            114478759                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      114478759                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            14267                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            21401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher     94098287                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      6170496                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1127003719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1341786928                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     16048.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     13188.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       865.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    157646.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000495538500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          986                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          986                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              346799                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              15066                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      172043                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      16048                       # Number of write requests accepted
system.mem_ctrls.readBursts                    172043                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    16048                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    344                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11008                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             11945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             11970                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             11836                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             11716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             11337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             10857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             10177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            10247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            10183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1237                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1308                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1266                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              833                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              706                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              775                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              711                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.94                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.18                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2436974825                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  858495000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5656331075                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14193.30                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32943.30                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   131397                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   11310                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.53                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.48                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                172043                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                16048                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   89216                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   54013                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   16071                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    6538                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    3210                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    1336                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     483                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     248                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     266                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     220                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     73                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        45005                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    266.888746                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   161.406292                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   291.730373                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        19061     42.35%     42.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10057     22.35%     64.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4732     10.51%     75.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2971      6.60%     81.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2040      4.53%     86.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1195      2.66%     89.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          902      2.00%     91.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          596      1.32%     92.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3451      7.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        45005                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          986                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     174.058824                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     60.524987                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    393.721374                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           842     85.40%     85.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           27      2.74%     88.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           38      3.85%     91.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           33      3.35%     95.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           18      1.83%     97.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           15      1.52%     98.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            3      0.30%     98.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            7      0.71%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            1      0.10%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           986                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          986                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.244422                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.228775                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.745950                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              878     89.05%     89.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               15      1.52%     90.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               62      6.29%     96.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               23      2.33%     99.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                7      0.71%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           986                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               10988736                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   22016                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1025088                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                11010752                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1027072                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1224.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       114.26                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1227.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    114.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.46                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.89                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8971579500                       # Total gap between requests
system.mem_ctrls.avgGap                      47698.08                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.l2.prefetcher       844032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        55360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     10089344                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1025088                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.l2.prefetcher 94076886.324709787965                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 6170496.411197600886                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1124571187.560297012329                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 114257619.674164131284                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.l2.prefetcher        13191                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          865                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       157987                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        16048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher    481002786                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     28743250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   5146585039                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 213194613250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     36464.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     33229.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     32576.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13284808.90                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            140286720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             74560365                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           571756920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           38581020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     708065280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3918987120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        144909600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5597147025                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        623.865167                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    341572250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    299520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   8330623250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            181077540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             96233610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           654173940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           45027720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     708065280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3932212830                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        133777920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5750568840                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        640.965758                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    311320750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    299520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8360874750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 359094507840000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     8971715500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 359103479565500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1746963                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1746973                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1746963                       # number of overall hits
system.cpu.icache.overall_hits::total         1746973                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         1208                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1210                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1208                       # number of overall misses
system.cpu.icache.overall_misses::total          1210                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     94201500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     94201500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     94201500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     94201500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1748171                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1748183                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1748171                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1748183                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.166667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000691                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000692                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.166667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000691                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000692                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 77981.374172                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77852.479339                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 77981.374172                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77852.479339                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          568                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    81.142857                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          473                       # number of writebacks
system.cpu.icache.writebacks::total               473                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          276                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          276                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          276                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          276                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          932                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          932                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          932                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          932                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     75158000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     75158000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     75158000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     75158000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000533                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000533                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000533                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000533                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 80641.630901                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 80641.630901                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 80641.630901                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 80641.630901                       # average overall mshr miss latency
system.cpu.icache.replacements                    473                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1746963                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1746973                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1208                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1210                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     94201500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     94201500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1748171                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1748183                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000691                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000692                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 77981.374172                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77852.479339                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          276                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          276                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          932                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          932                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     75158000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     75158000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000533                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000533                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 80641.630901                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 80641.630901                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 359103479565500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.007899                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              849880                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               473                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1796.786469                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      359094507840500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000050                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.007849                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000015                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000015                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          461                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          456                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.900391                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3497300                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3497300                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 359103479565500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 359103479565500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 359103479565500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 359103479565500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 359103479565500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 359103479565500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 359103479565500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      2653456                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2653457                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      2653456                       # number of overall hits
system.cpu.dcache.overall_hits::total         2653457                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       801406                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         801409                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       801406                       # number of overall misses
system.cpu.dcache.overall_misses::total        801409                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  51121700144                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  51121700144                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  51121700144                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  51121700144                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3454862                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3454866                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3454862                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3454866                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.231965                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.231965                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.231965                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.231965                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 63790.014230                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63789.775438                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 63790.014230                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63789.775438                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1036778                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             29876                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    34.702705                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        26234                       # number of writebacks
system.cpu.dcache.writebacks::total             26234                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       595064                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       595064                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       595064                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       595064                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       206342                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       206342                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       206342                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       206342                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  14089349644                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  14089349644                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  14089349644                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  14089349644                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.059725                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.059725                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.059725                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.059725                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 68281.540569                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68281.540569                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 68281.540569                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68281.540569                       # average overall mshr miss latency
system.cpu.dcache.replacements                 205319                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2343132                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2343133                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       791278                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        791281                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  50618851500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  50618851500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3134410                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3134414                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.750000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.252449                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.252449                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 63971.008293                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 63970.765758                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       594988                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       594988                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       196290                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       196290                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  13599546500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  13599546500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.062624                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.062624                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 69282.930868                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69282.930868                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       310324                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         310324                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        10128                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        10128                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    502848644                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    502848644                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       320452                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       320452                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.031605                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031605                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 49649.352686                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49649.352686                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           76                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           76                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        10052                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10052                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    489803144                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    489803144                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.031368                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031368                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 48726.934341                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48726.934341                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 359103479565500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.025504                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2774067                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            205319                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.511010                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      359094507845000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.025503                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000025                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000025                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          196                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          825                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7116075                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7116075                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               359130637732500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  41646                       # Simulator instruction rate (inst/s)
host_mem_usage                                 806624                       # Number of bytes of host memory used
host_op_rate                                    70350                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   960.47                       # Real time elapsed on the host
host_tick_rate                               28275989                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000013                       # Number of instructions simulated
sim_ops                                      67568416                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.027158                       # Number of seconds simulated
sim_ticks                                 27158167000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.l2.prefetcher.num_hwpf_issued            39132                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                    4                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified               39140                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  3556                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       515134                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1030286                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      4236999                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       240035                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      4331888                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      3136388                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      4236999                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      1100611                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         4630878                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          141056                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        67072                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          19932677                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         13580642                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       240035                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            3218880                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4309695                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      8996646                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000005                       # Number of instructions committed
system.switch_cpus.commit.committedOps       50692073                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     52918426                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.957929                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.341411                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     42566145     80.44%     80.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2682498      5.07%     85.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       442055      0.84%     86.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       680518      1.29%     87.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1181609      2.23%     89.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       638268      1.21%     91.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       234891      0.44%     91.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       182747      0.35%     91.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4309695      8.14%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     52918426                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           25149036                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        86258                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          30902189                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               8271950                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        81595      0.16%      0.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     22895570     45.17%     45.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          524      0.00%     45.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          175      0.00%     45.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd      2562298      5.05%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      3980132      7.85%     58.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     58.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt           12      0.00%     58.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        99428      0.20%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      3781532      7.46%     65.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp        44884      0.09%     65.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      4034553      7.96%     73.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     73.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     73.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      3880834      7.66%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3065174      6.05%     87.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       920984      1.82%     89.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      5206776     10.27%     99.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite       137602      0.27%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     50692073                       # Class of committed instruction
system.switch_cpus.commit.refs                9330536                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000005                       # Number of Instructions Simulated
system.switch_cpus.committedOps              50692073                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.810544                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.810544                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      41382073                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       62608109                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          3591604                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           6559774                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         240983                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2419030                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             9570799                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 51277                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1207487                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  4636                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             4630878                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           5255730                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              48509961                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         54002                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           75                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               39386654                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          128                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          481966                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.085258                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      5442312                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      3277444                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.725135                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     54193464                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.231546                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.628516                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         42848134     79.07%     79.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           820307      1.51%     80.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           673404      1.24%     81.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           708219      1.31%     83.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1039194      1.92%     85.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1115543      2.06%     87.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1426185      2.63%     89.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           341428      0.63%     90.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          5221050      9.63%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     54193464                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          42735167                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         25391863                       # number of floating regfile writes
system.switch_cpus.idleCycles                  122870                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       270305                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3548984                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.041669                       # Inst execution rate
system.switch_cpus.iew.exec_refs             11046395                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1207163                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        23193981                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       9894981                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           37                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        26553                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1394827                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     59678227                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       9839232                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       442824                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      56579647                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         229140                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       1490233                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         240983                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       1857737                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        85908                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       149868                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          839                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1138                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         1082                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      1623034                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       336241                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         1138                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        93870                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       176435                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          71954447                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              55642015                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.596949                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          42953134                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.024407                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               55746540                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         52635287                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        25415416                       # number of integer regfile writes
system.switch_cpus.ipc                       0.552320                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.552320                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       114313      0.20%      0.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      26872691     47.13%     47.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          911      0.00%     47.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           252      0.00%     47.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      2764013      4.85%     52.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     52.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     52.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     52.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     52.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     52.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     52.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     52.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     52.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     52.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      4163125      7.30%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt           32      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       101469      0.18%     59.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     59.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     59.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     59.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     59.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     59.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      3795695      6.66%     66.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp        44896      0.08%     66.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      4058071      7.12%     73.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      3896716      6.83%     80.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     80.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     80.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     80.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      4308671      7.56%     87.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1087707      1.91%     89.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      5673737      9.95%     99.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       140175      0.25%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       57022474                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        26706545                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     52818373                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     25653307                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     27807745                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1081933                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.018974                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          341228     31.54%     31.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     31.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     31.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     31.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     31.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     31.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     31.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     31.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     31.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     31.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     31.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     31.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     31.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu         176761     16.34%     47.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     47.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     47.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     47.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     47.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     47.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     47.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     47.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     47.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     47.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       236313     21.84%     69.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     69.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     69.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        65018      6.01%     75.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     75.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     75.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult         4095      0.38%     76.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     76.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     76.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     76.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     76.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     76.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     76.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     76.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     76.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     76.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     76.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     76.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     76.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     76.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     76.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     76.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         112983     10.44%     86.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         23869      2.21%     88.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       121370     11.22%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite          296      0.03%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       31283549                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    116658272                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     29988708                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     40857689                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           59678121                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          57022474                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          106                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      8986161                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       156303                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          106                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     13152104                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     54193464                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.052202                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.924553                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     36908011     68.10%     68.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      4390503      8.10%     76.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      3140923      5.80%     82.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2675244      4.94%     86.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2349288      4.34%     91.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1698446      3.13%     94.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1429482      2.64%     97.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       954417      1.76%     98.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       647150      1.19%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     54193464                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.049822                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             5255742                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    12                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       186005                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        74153                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      9894981                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1394827                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        18562677                       # number of misc regfile reads
system.switch_cpus.numCycles                 54316334                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        33933621                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      58383147                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        4208534                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          4613956                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1773296                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        384234                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     148922585                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       61457923                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     71413559                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           7793977                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         944145                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         240983                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       7610805                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         13030404                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     45008992                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     59712038                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          122                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            2                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          12647068                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            2                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            108297450                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           120655146                       # The number of ROB writes
system.switch_cpus.timesIdled                    1418                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       628814                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        19225                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1257630                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          19225                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  27158167000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             500100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        52864                       # Transaction distribution
system.membus.trans_dist::CleanEvict           462270                       # Transaction distribution
system.membus.trans_dist::ReadExReq             15052                       # Transaction distribution
system.membus.trans_dist::ReadExResp            15052                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        500100                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1545438                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1545438                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1545438                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     36353024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     36353024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                36353024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            515152                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  515152    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              515152                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1338949851                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2744757978                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.1                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  27158167000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  27158167000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  27158167000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  27158167000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            597825                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       138151                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2189                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1008929                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            65673                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            30993                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           30993                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2193                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       595630                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6575                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1879873                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1886448                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       280448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     45562368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               45842816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          586128                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3383296                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1214944                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.015824                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.124793                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1195719     98.42%     98.42% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  19225      1.58%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1214944                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          716291000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         939937500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3290498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  27158167000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          393                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       150899                       # number of demand (read+write) hits
system.l2.demand_hits::total                   151292                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          393                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       150899                       # number of overall hits
system.l2.overall_hits::total                  151292                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         1800                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       475724                       # number of demand (read+write) misses
system.l2.demand_misses::total                 477524                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         1800                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       475724                       # number of overall misses
system.l2.overall_misses::total                477524                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    157397500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  39963877500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      40121275000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    157397500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  39963877500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     40121275000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         2193                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       626623                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               628816                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         2193                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       626623                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              628816                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.820793                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.759187                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.759402                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.820793                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.759187                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.759402                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 87443.055556                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 84006.435454                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84019.389601                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 87443.055556                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 84006.435454                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84019.389601                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                      2964                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks               52864                       # number of writebacks
system.l2.writebacks::total                     52864                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data            9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   9                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data            9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  9                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst         1800                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       475715                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            477515                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        37647                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1800                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       475715                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           515162                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    139397500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  35206276000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  35345673500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   2576961610                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    139397500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  35206276000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  37922635110                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.820793                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.759173                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.759387                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.820793                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.759173                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.819257                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 77443.055556                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 74007.075665                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74020.027643                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 68450.649720                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 77443.055556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 74007.075665                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73613.028737                       # average overall mshr miss latency
system.l2.replacements                         520455                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        85287                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            85287                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        85287                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        85287                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2189                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2189                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2189                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2189                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        13892                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         13892                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        37647                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          37647                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   2576961610                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   2576961610                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 68450.649720                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 68450.649720                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data        15941                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 15941                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        15052                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               15052                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   1299971000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1299971000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        30993                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             30993                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.485658                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.485658                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 86365.333510                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86365.333510                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        15052                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          15052                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   1149451000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1149451000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.485658                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.485658                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 76365.333510                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76365.333510                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          393                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                393                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1800                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1800                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    157397500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    157397500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         2193                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2193                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.820793                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.820793                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 87443.055556                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87443.055556                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1800                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1800                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    139397500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    139397500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.820793                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.820793                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 77443.055556                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77443.055556                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       134958                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            134958                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       460672                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          460672                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  38663906500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  38663906500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       595630                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        595630                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.773420                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.773420                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 83929.360803                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83929.360803                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       460663                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       460663                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  34056825000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  34056825000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.773405                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.773405                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 73930.020427                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73930.020427                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  27158167000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  27158167000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                     1288926                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    524551                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.457199                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      36.162646                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher   323.880601                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     9.043596                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3726.913156                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.008829                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.079072                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.002208                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.909891                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           134                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          3962                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           45                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           89                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          188                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1575                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2199                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.032715                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.967285                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5550975                       # Number of tag accesses
system.l2.tags.data_accesses                  5550975                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  27158167000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.l2.prefetcher      2408640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst       115200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     30445888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           32969728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       115200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        115200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3383296                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3383296                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.l2.prefetcher        37635                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1800                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       475717                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              515152                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        52864                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              52864                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.l2.prefetcher     88689343                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      4241818                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1121058281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1213989442                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      4241818                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4241818                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      124577480                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            124577480                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      124577480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher     88689343                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      4241818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1121058281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1338566922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     52864.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     37634.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1800.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    474736.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000477072750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3250                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3250                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1043103                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              49708                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      515152                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      52864                       # Number of write requests accepted
system.mem_ctrls.readBursts                    515152                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    52864                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    982                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             31455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             33306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             34014                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             35370                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             35364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             34374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             34732                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             33414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             33313                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             31348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            31984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            27701                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            28430                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            28786                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29937                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            30642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2353                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2959                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3725                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3946                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4021                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2514                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2394                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2612                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2480                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.92                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.42                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7386057263                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2570850000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             17026744763                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14365.01                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33115.01                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   392057                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   36491                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.03                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                515152                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                52864                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  269223                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  161460                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   47695                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   19600                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    9270                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    3834                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    1206                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     565                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     585                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     457                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    203                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     72                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       138488                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    262.059962                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   160.206465                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   285.539216                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        58267     42.07%     42.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        31838     22.99%     65.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        14987     10.82%     75.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         9220      6.66%     82.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         6226      4.50%     87.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3567      2.58%     89.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2684      1.94%     91.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1931      1.39%     92.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         9768      7.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       138488                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3250                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     158.084000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     57.387483                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    341.045261                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2726     83.88%     83.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           50      1.54%     85.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           66      2.03%     87.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511           47      1.45%     88.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           66      2.03%     90.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           82      2.52%     93.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           55      1.69%     95.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           40      1.23%     96.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           33      1.02%     97.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279           11      0.34%     97.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407           21      0.65%     98.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535           16      0.49%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            6      0.18%     99.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047           25      0.77%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            4      0.12%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3456-3583            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3711            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3250                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3250                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.268000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.250351                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.795411                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2861     88.03%     88.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               66      2.03%     90.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              214      6.58%     96.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               74      2.28%     98.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               23      0.71%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                9      0.28%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3250                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               32906880                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   62848                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3383744                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                32969728                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3383296                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1211.68                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       124.59                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1213.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    124.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.44                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.47                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.97                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   27158161000                       # Total gap between requests
system.mem_ctrls.avgGap                      47812.32                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.l2.prefetcher      2408576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       115200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     30383104                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3383744                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.l2.prefetcher 88686986.864761531353                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 4241817.940069371834                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1118746489.775985240936                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 124593975.727448761463                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.l2.prefetcher        37635                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1800                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       475717                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        52864                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher   1397324380                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     65185751                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  15564234632                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 661056010750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     37128.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     36214.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     32717.42                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12504842.82                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            442915620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            235400055                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1728886740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          129054060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2143864320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      11912799930                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        396904320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        16989825045                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        625.588061                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    925112000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    906880000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  25326175000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            545924400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            290161905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1942287060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          146932560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2143864320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      11855044110                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        445540800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        17369755155                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        639.577596                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1045825501                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    906880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  25205461499                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 359094507840000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    36129882500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 359130637732500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      6999876                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6999886                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      6999876                       # number of overall hits
system.cpu.icache.overall_hits::total         6999886                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         4025                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4027                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         4025                       # number of overall misses
system.cpu.icache.overall_misses::total          4027                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    297679500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    297679500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    297679500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    297679500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      7003901                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7003913                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      7003901                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7003913                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.166667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000575                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000575                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.166667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000575                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000575                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 73957.639752                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73920.908865                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 73957.639752                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73920.908865                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          827                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                14                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    59.071429                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2662                       # number of writebacks
system.cpu.icache.writebacks::total              2662                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          900                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          900                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          900                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          900                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         3125                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3125                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         3125                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3125                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    240038500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    240038500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    240038500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    240038500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000446                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000446                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000446                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000446                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 76812.320000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76812.320000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 76812.320000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76812.320000                       # average overall mshr miss latency
system.cpu.icache.replacements                   2662                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      6999876                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6999886                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         4025                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4027                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    297679500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    297679500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      7003901                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7003913                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000575                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000575                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 73957.639752                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73920.908865                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          900                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          900                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         3125                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3125                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    240038500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    240038500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000446                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000446                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 76812.320000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76812.320000                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 359130637732500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.043020                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7003013                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3127                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2239.530860                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      359094507840500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000201                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.042819                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000084                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000084                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          465                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          191                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          246                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.908203                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          14010953                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         14010953                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 359130637732500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 359130637732500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 359130637732500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 359130637732500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 359130637732500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 359130637732500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 359130637732500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     10703537                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         10703538                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     10703537                       # number of overall hits
system.cpu.dcache.overall_hits::total        10703538                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3186109                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3186112                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3186109                       # number of overall misses
system.cpu.dcache.overall_misses::total       3186112                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 204039414406                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 204039414406                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 204039414406                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 204039414406                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     13889646                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13889650                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     13889646                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13889650                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.229387                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.229387                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.229387                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.229387                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 64040.311994                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64040.251694                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 64040.311994                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64040.251694                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      4202325                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            121349                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    34.630075                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       111521                       # number of writebacks
system.cpu.dcache.writebacks::total            111521                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      2353144                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2353144                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      2353144                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2353144                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       832965                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       832965                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       832965                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       832965                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  56652050907                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  56652050907                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  56652050907                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  56652050907                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.059970                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.059970                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.059970                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.059970                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 68012.522623                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68012.522623                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 68012.522623                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68012.522623                       # average overall mshr miss latency
system.cpu.dcache.replacements                 831944                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      9365607                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         9365608                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      3144766                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3144769                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 201977463500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 201977463500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     12510373                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     12510377                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.750000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.251373                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.251373                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 64226.547699                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64226.486429                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      2352838                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2352838                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       791928                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       791928                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  54646718500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  54646718500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.063302                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.063302                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 69004.655095                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69004.655095                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1337930                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1337930                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        41343                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        41343                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2061950906                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2061950906                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1379273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1379273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.029974                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.029974                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 49874.244878                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49874.244878                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          306                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          306                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        41037                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        41037                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2005332407                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2005332407                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.029753                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.029753                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 48866.447523                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48866.447523                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 359130637732500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.102939                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            11536506                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            832968                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.849879                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      359094507845000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.102938                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000101                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000101                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          235                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          709                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           80                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          28612268                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         28612268                       # Number of data accesses

---------- End Simulation Statistics   ----------
