<stg><name>outer_product</name>


<trans_list>

<trans id="483" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="486" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="488" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="6" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="492" from="8" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="493" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="495" from="10" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="497" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="498" from="12" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_61" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="499" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_61" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="500" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="501" from="14" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_63" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="502" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_63" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="504" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="505" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="512" from="16" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="507" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_68_i" val="1"/>
<literal name="tmp_70_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="508" from="17" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_70_i" val="0"/>
</and_exp><and_exp><literal name="tmp_68_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="510" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="511" from="19" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="513" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="514" from="21" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="515" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="516" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="517" from="23" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="518" from="23" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="519" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="520" from="25" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="521" from="25" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="522" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="523" from="27" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="524" from="27" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="525" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="526" from="29" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_67" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="527" from="29" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_67" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="528" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="529" from="31" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="530" from="31" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="532" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="533" from="33" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="534" from="33" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="536" from="34" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_61_i" val="1"/>
<literal name="tmp_63_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="537" from="34" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_63_i" val="0"/>
</and_exp><and_exp><literal name="tmp_61_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="539" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="540" from="36" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="542" from="37" to="38">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="572" from="37" to="58">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="543" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="544" from="39" to="38">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_29" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="545" from="39" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="546" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="547" from="41" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="548" from="41" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="549" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="550" from="43" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="551" from="43" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="45" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="554" from="45" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="555" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="556" from="47" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="557" from="47" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="558" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="559" from="49" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="560" from="49" to="50">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="561" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="562" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="53" to="52">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="565" from="53" to="54">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="566" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="567" from="55" to="54">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_56" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="568" from="55" to="56">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_56" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="569" from="56" to="57">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_23" val="0"/>
<literal name="tmp_57" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="583" from="56" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_57" val="1"/>
</and_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="571" from="57" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="573" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="574" from="59" to="58">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="575" from="59" to="60">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="576" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="577" from="61" to="60">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="578" from="61" to="62">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="579" from="62" to="63">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="582" from="62" to="56">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="581" from="63" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="64" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="64">
<![CDATA[
:0  %inp_csr_data_V_assig = alloca [244036 x i32], align 8

]]></Node>
<StgValue><ssdm name="inp_csr_data_V_assig"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="64">
<![CDATA[
:1  %inp_csr_colind_assig = alloca [244036 x i32], align 8

]]></Node>
<StgValue><ssdm name="inp_csr_colind_assig"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="64">
<![CDATA[
:2  %inp_csr_rowptr_assig = alloca [495 x i32], align 8

]]></Node>
<StgValue><ssdm name="inp_csr_rowptr_assig"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="64">
<![CDATA[
:3  %inp_csc_data_V_assig = alloca [244036 x i32], align 8

]]></Node>
<StgValue><ssdm name="inp_csc_data_V_assig"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="64">
<![CDATA[
:4  %inp_csc_rowind_assig = alloca [244036 x i32], align 8

]]></Node>
<StgValue><ssdm name="inp_csc_rowind_assig"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="64">
<![CDATA[
:5  %inp_csc_colptr_assig = alloca [495 x i32], align 8

]]></Node>
<StgValue><ssdm name="inp_csc_colptr_assig"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap([495 x i32]* %agg_result_rowptr), !map !65

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap([244036 x i32]* %agg_result_colind), !map !71

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap([244036 x i32]* %agg_result_data_V), !map !77

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecBitsMap([495 x i32]* %x_csc_colptr), !map !81

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecBitsMap([244036 x i32]* %x_csc_rowind), !map !85

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecBitsMap([244036 x i32]* %x_csc_data_V), !map !89

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecBitsMap([495 x i32]* %y_csr_rowptr), !map !93

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecBitsMap([244036 x i32]* %y_csr_colind), !map !97

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecBitsMap([244036 x i32]* %y_csr_data_V), !map !101

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @outer_product_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="64">
<![CDATA[
:16  %p_0 = alloca [495 x i32], align 4

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="64">
<![CDATA[
:17  %p_1 = alloca [244036 x i32], align 4

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="64">
<![CDATA[
:18  %p_2 = alloca [244036 x i32], align 4

]]></Node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="64">
<![CDATA[
:19  %p_01 = alloca [495 x i32], align 4

]]></Node>
<StgValue><ssdm name="p_01"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="64">
<![CDATA[
:20  %p_12 = alloca [244036 x i32], align 4

]]></Node>
<StgValue><ssdm name="p_12"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="64">
<![CDATA[
:21  %p_23 = alloca [244036 x i32], align 4

]]></Node>
<StgValue><ssdm name="p_23"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="64">
<![CDATA[
:22  %partial_z_rowptr = alloca [495 x i32], align 4

]]></Node>
<StgValue><ssdm name="partial_z_rowptr"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="9" op_0_bw="64">
<![CDATA[
:23  %partial_z_colind = alloca [244036 x i9], align 2

]]></Node>
<StgValue><ssdm name="partial_z_colind"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="64">
<![CDATA[
:24  %partial_z_data_V = alloca [244036 x i32], align 4

]]></Node>
<StgValue><ssdm name="partial_z_data_V"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="64">
<![CDATA[
:25  %p_04 = alloca [495 x i32], align 4

]]></Node>
<StgValue><ssdm name="p_04"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="64">
<![CDATA[
:26  %p_15 = alloca [244036 x i32], align 4

]]></Node>
<StgValue><ssdm name="p_15"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="64">
<![CDATA[
:27  %p_26 = alloca [244036 x i32], align 4

]]></Node>
<StgValue><ssdm name="p_26"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="64">
<![CDATA[
:28  %p_07 = alloca [495 x i32], align 4

]]></Node>
<StgValue><ssdm name="p_07"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="64">
<![CDATA[
:29  %p_18 = alloca [244036 x i32], align 4

]]></Node>
<StgValue><ssdm name="p_18"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="64">
<![CDATA[
:30  %p_29 = alloca [244036 x i32], align 4

]]></Node>
<StgValue><ssdm name="p_29"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="64">
<![CDATA[
:31  %p_010 = alloca [495 x i32], align 4

]]></Node>
<StgValue><ssdm name="p_010"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="9" op_0_bw="64">
<![CDATA[
:32  %p_111 = alloca [244036 x i9], align 2

]]></Node>
<StgValue><ssdm name="p_111"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="64">
<![CDATA[
:33  %p_212 = alloca [244036 x i32], align 4

]]></Node>
<StgValue><ssdm name="p_212"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
:34  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
:0  %col_assign = phi i9 [ 0, %0 ], [ %i_2, %"operator=.exit" ]

]]></Node>
<StgValue><ssdm name="col_assign"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %exitcond = icmp eq i9 %col_assign, -18

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 494, i64 494, i64 494)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %i_2 = add i9 %col_assign, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond, label %13, label %memcpy.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
memcpy.preheader:0  br label %memcpy

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
memcpy:0  %tmp = phi i9 [ %tmp_1, %memcpy ], [ 0, %memcpy.preheader ]

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
memcpy:1  %tmp_1 = add i9 %tmp, 1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="9">
<![CDATA[
memcpy:2  %tmp_2 = zext i9 %tmp to i64

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy:4  %x_csc_colptr_addr = getelementptr [495 x i32]* %x_csc_colptr, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="x_csc_colptr_addr"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="9">
<![CDATA[
memcpy:5  %x_csc_colptr_load = load i32* %x_csc_colptr_addr, align 4

]]></Node>
<StgValue><ssdm name="x_csc_colptr_load"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
memcpy:7  %tmp_3 = icmp eq i9 %tmp, -18

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy:3  %p_0_addr = getelementptr [495 x i32]* %p_0, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="p_0_addr"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="9">
<![CDATA[
memcpy:5  %x_csc_colptr_load = load i32* %x_csc_colptr_addr, align 4

]]></Node>
<StgValue><ssdm name="x_csc_colptr_load"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
memcpy:6  store i32 %x_csc_colptr_load, i32* %p_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memcpy:8  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 495, i64 495, i64 495)

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memcpy:9  br i1 %tmp_3, label %memcpy1.preheader, label %memcpy

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
memcpy1.preheader:0  br label %memcpy1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
memcpy1:0  %tmp_4 = phi i18 [ %tmp_5, %memcpy1 ], [ 0, %memcpy1.preheader ]

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
memcpy1:1  %tmp_5 = add i18 %tmp_4, 1

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="18">
<![CDATA[
memcpy1:2  %tmp_6 = zext i18 %tmp_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy1:4  %x_csc_rowind_addr = getelementptr [244036 x i32]* %x_csc_rowind, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="x_csc_rowind_addr"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="18">
<![CDATA[
memcpy1:5  %x_csc_rowind_load = load i32* %x_csc_rowind_addr, align 4

]]></Node>
<StgValue><ssdm name="x_csc_rowind_load"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
memcpy1:7  %tmp_7 = icmp eq i18 %tmp_4, -18109

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="124" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy1:3  %p_1_addr = getelementptr [244036 x i32]* %p_1, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="p_1_addr"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="18">
<![CDATA[
memcpy1:5  %x_csc_rowind_load = load i32* %x_csc_rowind_addr, align 4

]]></Node>
<StgValue><ssdm name="x_csc_rowind_load"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="32" op_1_bw="18">
<![CDATA[
memcpy1:6  store i32 %x_csc_rowind_load, i32* %p_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memcpy1:8  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 244036, i64 244036, i64 244036)

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memcpy1:9  br i1 %tmp_7, label %memcpy2.preheader, label %memcpy1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
memcpy2.preheader:0  br label %memcpy2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="130" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
memcpy2:0  %tmp_8 = phi i18 [ %tmp_9, %memcpy2 ], [ 0, %memcpy2.preheader ]

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
memcpy2:1  %tmp_9 = add i18 %tmp_8, 1

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="18">
<![CDATA[
memcpy2:2  %tmp_s = zext i18 %tmp_8 to i64

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy2:4  %x_csc_data_V_addr = getelementptr [244036 x i32]* %x_csc_data_V, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="x_csc_data_V_addr"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="18">
<![CDATA[
memcpy2:5  %x_csc_data_V_load = load i32* %x_csc_data_V_addr, align 4

]]></Node>
<StgValue><ssdm name="x_csc_data_V_load"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
memcpy2:7  %tmp_10 = icmp eq i18 %tmp_8, -18109

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="136" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy2:3  %p_2_addr = getelementptr [244036 x i32]* %p_2, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="p_2_addr"/></StgValue>
</operation>

<operation id="137" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="18">
<![CDATA[
memcpy2:5  %x_csc_data_V_load = load i32* %x_csc_data_V_addr, align 4

]]></Node>
<StgValue><ssdm name="x_csc_data_V_load"/></StgValue>
</operation>

<operation id="138" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="32" op_1_bw="18">
<![CDATA[
memcpy2:6  store i32 %x_csc_data_V_load, i32* %p_2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="139" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memcpy2:8  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 244036, i64 244036, i64 244036)

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memcpy2:9  br i1 %tmp_10, label %memcpy12.preheader, label %memcpy2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
memcpy12.preheader:0  br label %memcpy12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="142" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
memcpy12:0  %indvar = phi i9 [ %indvarinc, %memcpy12 ], [ 0, %memcpy12.preheader ]

]]></Node>
<StgValue><ssdm name="indvar"/></StgValue>
</operation>

<operation id="143" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
memcpy12:1  %indvarinc = add i9 %indvar, 1

]]></Node>
<StgValue><ssdm name="indvarinc"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="9">
<![CDATA[
memcpy12:2  %tmp_58 = zext i9 %indvar to i64

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="145" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy12:4  %p_0_addr_1 = getelementptr inbounds [495 x i32]* %p_0, i64 0, i64 %tmp_58

]]></Node>
<StgValue><ssdm name="p_0_addr_1"/></StgValue>
</operation>

<operation id="146" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="9">
<![CDATA[
memcpy12:5  %p_0_load = load i32* %p_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="p_0_load"/></StgValue>
</operation>

<operation id="147" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
memcpy12:7  %tmp_59 = icmp eq i9 %indvar, -18

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="148" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy12:3  %inp_csc_colptr_assig_1 = getelementptr inbounds [495 x i32]* %inp_csc_colptr_assig, i64 0, i64 %tmp_58

]]></Node>
<StgValue><ssdm name="inp_csc_colptr_assig_1"/></StgValue>
</operation>

<operation id="149" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="9">
<![CDATA[
memcpy12:5  %p_0_load = load i32* %p_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="p_0_load"/></StgValue>
</operation>

<operation id="150" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
memcpy12:6  store i32 %p_0_load, i32* %inp_csc_colptr_assig_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memcpy12:8  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 495, i64 495, i64 495)

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="152" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memcpy12:9  br i1 %tmp_59, label %memcpy15.preheader, label %memcpy12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
memcpy15.preheader:0  br label %memcpy15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="154" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
memcpy15:0  %indvar1 = phi i18 [ %indvarinc1, %memcpy15 ], [ 0, %memcpy15.preheader ]

]]></Node>
<StgValue><ssdm name="indvar1"/></StgValue>
</operation>

<operation id="155" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
memcpy15:1  %indvarinc1 = add i18 %indvar1, 1

]]></Node>
<StgValue><ssdm name="indvarinc1"/></StgValue>
</operation>

<operation id="156" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="18">
<![CDATA[
memcpy15:2  %tmp_60 = zext i18 %indvar1 to i64

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="157" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy15:4  %p_1_addr_1 = getelementptr inbounds [244036 x i32]* %p_1, i64 0, i64 %tmp_60

]]></Node>
<StgValue><ssdm name="p_1_addr_1"/></StgValue>
</operation>

<operation id="158" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="18">
<![CDATA[
memcpy15:5  %p_1_load = load i32* %p_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="p_1_load"/></StgValue>
</operation>

<operation id="159" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
memcpy15:7  %tmp_61 = icmp eq i18 %indvar1, -18109

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="160" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy15:3  %inp_csc_rowind_assig_1 = getelementptr inbounds [244036 x i32]* %inp_csc_rowind_assig, i64 0, i64 %tmp_60

]]></Node>
<StgValue><ssdm name="inp_csc_rowind_assig_1"/></StgValue>
</operation>

<operation id="161" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="18">
<![CDATA[
memcpy15:5  %p_1_load = load i32* %p_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="p_1_load"/></StgValue>
</operation>

<operation id="162" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="32" op_1_bw="18">
<![CDATA[
memcpy15:6  store i32 %p_1_load, i32* %inp_csc_rowind_assig_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="163" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memcpy15:8  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 244036, i64 244036, i64 244036)

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="164" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memcpy15:9  br i1 %tmp_61, label %memcpy20.preheader, label %memcpy15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="165" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
memcpy20.preheader:0  br label %memcpy20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="166" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
memcpy20:0  %indvar2 = phi i18 [ %indvarinc2, %memcpy20 ], [ 0, %memcpy20.preheader ]

]]></Node>
<StgValue><ssdm name="indvar2"/></StgValue>
</operation>

<operation id="167" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
memcpy20:1  %indvarinc2 = add i18 %indvar2, 1

]]></Node>
<StgValue><ssdm name="indvarinc2"/></StgValue>
</operation>

<operation id="168" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="18">
<![CDATA[
memcpy20:2  %tmp_62 = zext i18 %indvar2 to i64

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="169" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy20:4  %p_2_addr_1 = getelementptr inbounds [244036 x i32]* %p_2, i64 0, i64 %tmp_62

]]></Node>
<StgValue><ssdm name="p_2_addr_1"/></StgValue>
</operation>

<operation id="170" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="18">
<![CDATA[
memcpy20:5  %p_2_load = load i32* %p_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="p_2_load"/></StgValue>
</operation>

<operation id="171" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
memcpy20:7  %tmp_63 = icmp eq i18 %indvar2, -18109

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="172" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy20:3  %inp_csc_data_V_assig_1 = getelementptr inbounds [244036 x i32]* %inp_csc_data_V_assig, i64 0, i64 %tmp_62

]]></Node>
<StgValue><ssdm name="inp_csc_data_V_assig_1"/></StgValue>
</operation>

<operation id="173" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="18">
<![CDATA[
memcpy20:5  %p_2_load = load i32* %p_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="p_2_load"/></StgValue>
</operation>

<operation id="174" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="32" op_1_bw="18">
<![CDATA[
memcpy20:6  store i32 %p_2_load, i32* %inp_csc_data_V_assig_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="175" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memcpy20:8  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 244036, i64 244036, i64 244036)

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="176" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memcpy20:9  br i1 %tmp_63, label %2, label %memcpy20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="177" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="9">
<![CDATA[
:0  %tmp_i = zext i9 %col_assign to i64

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="178" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %inp_csc_colptr_assig_2 = getelementptr [495 x i32]* %inp_csc_colptr_assig, i64 0, i64 %tmp_i

]]></Node>
<StgValue><ssdm name="inp_csc_colptr_assig_2"/></StgValue>
</operation>

<operation id="179" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="9">
<![CDATA[
:2  %start_idx = load i32* %inp_csc_colptr_assig_2, align 4

]]></Node>
<StgValue><ssdm name="start_idx"/></StgValue>
</operation>

<operation id="180" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="9">
<![CDATA[
:3  %tmp_67_i = zext i9 %i_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_67_i"/></StgValue>
</operation>

<operation id="181" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %inp_csc_colptr_assig_3 = getelementptr [495 x i32]* %inp_csc_colptr_assig, i64 0, i64 %tmp_67_i

]]></Node>
<StgValue><ssdm name="inp_csc_colptr_assig_3"/></StgValue>
</operation>

<operation id="182" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="9">
<![CDATA[
:5  %end_idx = load i32* %inp_csc_colptr_assig_3, align 4

]]></Node>
<StgValue><ssdm name="end_idx"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="183" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="9">
<![CDATA[
:2  %start_idx = load i32* %inp_csc_colptr_assig_2, align 4

]]></Node>
<StgValue><ssdm name="start_idx"/></StgValue>
</operation>

<operation id="184" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="9">
<![CDATA[
:5  %end_idx = load i32* %inp_csc_colptr_assig_3, align 4

]]></Node>
<StgValue><ssdm name="end_idx"/></StgValue>
</operation>

<operation id="185" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.backedge4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="186" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.backedge4:0  %j4_i = phi i32 [ %start_idx, %2 ], [ %j4_i_be, %.backedge4.backedge ]

]]></Node>
<StgValue><ssdm name="j4_i"/></StgValue>
</operation>

<operation id="187" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
.backedge4:1  %i_i = phi i9 [ 0, %2 ], [ %i, %.backedge4.backedge ]

]]></Node>
<StgValue><ssdm name="i_i"/></StgValue>
</operation>

<operation id="188" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="9">
<![CDATA[
.backedge4:2  %i_i_cast = zext i9 %i_i to i32

]]></Node>
<StgValue><ssdm name="i_i_cast"/></StgValue>
</operation>

<operation id="189" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.backedge4:3  %exitcond_i = icmp eq i9 %i_i, -18

]]></Node>
<StgValue><ssdm name="exitcond_i"/></StgValue>
</operation>

<operation id="190" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.backedge4:4  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 494, i64 494, i64 494)

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="191" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.backedge4:5  %i = add i9 %i_i, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="192" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.backedge4:6  br i1 %exitcond_i, label %memcpy3.preheader, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_68_i = icmp slt i32 %j4_i, %end_idx

]]></Node>
<StgValue><ssdm name="tmp_68_i"/></StgValue>
</operation>

<operation id="194" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_68_i, label %4, label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="195" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_68_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_69_i = sext i32 %j4_i to i64

]]></Node>
<StgValue><ssdm name="tmp_69_i"/></StgValue>
</operation>

<operation id="196" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_68_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %inp_csc_rowind_assig_2 = getelementptr [244036 x i32]* %inp_csc_rowind_assig, i64 0, i64 %tmp_69_i

]]></Node>
<StgValue><ssdm name="inp_csc_rowind_assig_2"/></StgValue>
</operation>

<operation id="197" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_68_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="18">
<![CDATA[
:2  %inp_csc_rowind_assig_3 = load i32* %inp_csc_rowind_assig_2, align 4

]]></Node>
<StgValue><ssdm name="inp_csc_rowind_assig_3"/></StgValue>
</operation>

<operation id="198" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0">
<![CDATA[
memcpy3.preheader:0  br label %memcpy3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="199" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_68_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="18">
<![CDATA[
:2  %inp_csc_rowind_assig_3 = load i32* %inp_csc_rowind_assig_2, align 4

]]></Node>
<StgValue><ssdm name="inp_csc_rowind_assig_3"/></StgValue>
</operation>

<operation id="200" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_68_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_70_i = icmp eq i32 %inp_csc_rowind_assig_3, %i_i_cast

]]></Node>
<StgValue><ssdm name="tmp_70_i"/></StgValue>
</operation>

<operation id="201" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_68_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_70_i, label %5, label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="202" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_70_i" val="0"/>
</and_exp><and_exp><literal name="tmp_68_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="9">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i:0  %tmp_71_i = zext i9 %i_i to i64

]]></Node>
<StgValue><ssdm name="tmp_71_i"/></StgValue>
</operation>

<operation id="203" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_70_i" val="0"/>
</and_exp><and_exp><literal name="tmp_68_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i:1  %out_col_V_addr = getelementptr [494 x i32]* @out_col_V, i64 0, i64 %tmp_71_i

]]></Node>
<StgValue><ssdm name="out_col_V_addr"/></StgValue>
</operation>

<operation id="204" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_70_i" val="0"/>
</and_exp><and_exp><literal name="tmp_68_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i:2  store i32 0, i32* %out_col_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="205" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_70_i" val="0"/>
</and_exp><and_exp><literal name="tmp_68_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i:3  br label %.backedge4.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="206" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_68_i" val="1"/>
<literal name="tmp_70_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %inp_csc_data_V_assig_2 = getelementptr [244036 x i32]* %inp_csc_data_V_assig, i64 0, i64 %tmp_69_i

]]></Node>
<StgValue><ssdm name="inp_csc_data_V_assig_2"/></StgValue>
</operation>

<operation id="207" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_68_i" val="1"/>
<literal name="tmp_70_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="18">
<![CDATA[
:2  %inp_csc_data_V_assig_3 = load i32* %inp_csc_data_V_assig_2, align 4

]]></Node>
<StgValue><ssdm name="inp_csc_data_V_assig_3"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="208" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="9">
<![CDATA[
:0  %tmp_72_i = zext i9 %i_i to i64

]]></Node>
<StgValue><ssdm name="tmp_72_i"/></StgValue>
</operation>

<operation id="209" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="18">
<![CDATA[
:2  %inp_csc_data_V_assig_3 = load i32* %inp_csc_data_V_assig_2, align 4

]]></Node>
<StgValue><ssdm name="inp_csc_data_V_assig_3"/></StgValue>
</operation>

<operation id="210" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %out_col_V_addr_1 = getelementptr [494 x i32]* @out_col_V, i64 0, i64 %tmp_72_i

]]></Node>
<StgValue><ssdm name="out_col_V_addr_1"/></StgValue>
</operation>

<operation id="211" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:4  store i32 %inp_csc_data_V_assig_3, i32* %out_col_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="212" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %j_1 = add nsw i32 %j4_i, 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="213" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.backedge4.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="214" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.backedge4.backedge:0  %j4_i_be = phi i32 [ %j_1, %5 ], [ %j4_i, %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i ]

]]></Node>
<StgValue><ssdm name="j4_i_be"/></StgValue>
</operation>

<operation id="215" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0">
<![CDATA[
.backedge4.backedge:1  br label %.backedge4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="216" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
memcpy3:0  %tmp_11 = phi i9 [ %tmp_12, %memcpy3 ], [ 0, %memcpy3.preheader ]

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="217" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
memcpy3:1  %tmp_12 = add i9 %tmp_11, 1

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="218" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="9">
<![CDATA[
memcpy3:2  %tmp_13 = zext i9 %tmp_11 to i64

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="219" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy3:4  %y_csr_rowptr_addr = getelementptr [495 x i32]* %y_csr_rowptr, i64 0, i64 %tmp_13

]]></Node>
<StgValue><ssdm name="y_csr_rowptr_addr"/></StgValue>
</operation>

<operation id="220" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="9">
<![CDATA[
memcpy3:5  %y_csr_rowptr_load = load i32* %y_csr_rowptr_addr, align 4

]]></Node>
<StgValue><ssdm name="y_csr_rowptr_load"/></StgValue>
</operation>

<operation id="221" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
memcpy3:7  %tmp_14 = icmp eq i9 %tmp_11, -18

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="222" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy3:3  %p_01_addr = getelementptr [495 x i32]* %p_01, i64 0, i64 %tmp_13

]]></Node>
<StgValue><ssdm name="p_01_addr"/></StgValue>
</operation>

<operation id="223" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="9">
<![CDATA[
memcpy3:5  %y_csr_rowptr_load = load i32* %y_csr_rowptr_addr, align 4

]]></Node>
<StgValue><ssdm name="y_csr_rowptr_load"/></StgValue>
</operation>

<operation id="224" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
memcpy3:6  store i32 %y_csr_rowptr_load, i32* %p_01_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="225" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memcpy3:8  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 495, i64 495, i64 495)

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="226" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memcpy3:9  br i1 %tmp_14, label %memcpy4.preheader, label %memcpy3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="227" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
memcpy4.preheader:0  br label %memcpy4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="228" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
memcpy4:0  %tmp_15 = phi i18 [ %tmp_16, %memcpy4 ], [ 0, %memcpy4.preheader ]

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="229" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
memcpy4:1  %tmp_16 = add i18 %tmp_15, 1

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="230" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="18">
<![CDATA[
memcpy4:2  %tmp_17 = zext i18 %tmp_15 to i64

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="231" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy4:4  %y_csr_colind_addr = getelementptr [244036 x i32]* %y_csr_colind, i64 0, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="y_csr_colind_addr"/></StgValue>
</operation>

<operation id="232" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="18">
<![CDATA[
memcpy4:5  %y_csr_colind_load = load i32* %y_csr_colind_addr, align 4

]]></Node>
<StgValue><ssdm name="y_csr_colind_load"/></StgValue>
</operation>

<operation id="233" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
memcpy4:7  %tmp_18 = icmp eq i18 %tmp_15, -18109

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="234" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy4:3  %p_12_addr = getelementptr [244036 x i32]* %p_12, i64 0, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="p_12_addr"/></StgValue>
</operation>

<operation id="235" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="18">
<![CDATA[
memcpy4:5  %y_csr_colind_load = load i32* %y_csr_colind_addr, align 4

]]></Node>
<StgValue><ssdm name="y_csr_colind_load"/></StgValue>
</operation>

<operation id="236" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="32" op_1_bw="18">
<![CDATA[
memcpy4:6  store i32 %y_csr_colind_load, i32* %p_12_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="237" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memcpy4:8  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 244036, i64 244036, i64 244036)

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="238" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memcpy4:9  br i1 %tmp_18, label %memcpy5.preheader, label %memcpy4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="239" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0">
<![CDATA[
memcpy5.preheader:0  br label %memcpy5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="240" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
memcpy5:0  %tmp_19 = phi i18 [ %tmp_20, %memcpy5 ], [ 0, %memcpy5.preheader ]

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="241" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
memcpy5:1  %tmp_20 = add i18 %tmp_19, 1

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="242" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="18">
<![CDATA[
memcpy5:2  %tmp_21 = zext i18 %tmp_19 to i64

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="243" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy5:4  %y_csr_data_V_addr = getelementptr [244036 x i32]* %y_csr_data_V, i64 0, i64 %tmp_21

]]></Node>
<StgValue><ssdm name="y_csr_data_V_addr"/></StgValue>
</operation>

<operation id="244" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="18">
<![CDATA[
memcpy5:5  %y_csr_data_V_load = load i32* %y_csr_data_V_addr, align 4

]]></Node>
<StgValue><ssdm name="y_csr_data_V_load"/></StgValue>
</operation>

<operation id="245" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
memcpy5:7  %tmp_22 = icmp eq i18 %tmp_19, -18109

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="246" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy5:3  %p_23_addr = getelementptr [244036 x i32]* %p_23, i64 0, i64 %tmp_21

]]></Node>
<StgValue><ssdm name="p_23_addr"/></StgValue>
</operation>

<operation id="247" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="18">
<![CDATA[
memcpy5:5  %y_csr_data_V_load = load i32* %y_csr_data_V_addr, align 4

]]></Node>
<StgValue><ssdm name="y_csr_data_V_load"/></StgValue>
</operation>

<operation id="248" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="32" op_1_bw="18">
<![CDATA[
memcpy5:6  store i32 %y_csr_data_V_load, i32* %p_23_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="249" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memcpy5:8  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 244036, i64 244036, i64 244036)

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="250" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memcpy5:9  br i1 %tmp_22, label %memcpy25.preheader, label %memcpy5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="251" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0">
<![CDATA[
memcpy25.preheader:0  br label %memcpy25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="252" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
memcpy25:0  %indvar3 = phi i9 [ %indvarinc3, %memcpy25 ], [ 0, %memcpy25.preheader ]

]]></Node>
<StgValue><ssdm name="indvar3"/></StgValue>
</operation>

<operation id="253" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
memcpy25:1  %indvarinc3 = add i9 %indvar3, 1

]]></Node>
<StgValue><ssdm name="indvarinc3"/></StgValue>
</operation>

<operation id="254" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="9">
<![CDATA[
memcpy25:2  %tmp_64 = zext i9 %indvar3 to i64

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="255" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy25:4  %p_01_addr_1 = getelementptr inbounds [495 x i32]* %p_01, i64 0, i64 %tmp_64

]]></Node>
<StgValue><ssdm name="p_01_addr_1"/></StgValue>
</operation>

<operation id="256" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="9">
<![CDATA[
memcpy25:5  %p_01_load = load i32* %p_01_addr_1, align 4

]]></Node>
<StgValue><ssdm name="p_01_load"/></StgValue>
</operation>

<operation id="257" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
memcpy25:7  %tmp_65 = icmp eq i9 %indvar3, -18

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="258" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy25:3  %inp_csr_rowptr_assig_1 = getelementptr inbounds [495 x i32]* %inp_csr_rowptr_assig, i64 0, i64 %tmp_64

]]></Node>
<StgValue><ssdm name="inp_csr_rowptr_assig_1"/></StgValue>
</operation>

<operation id="259" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="9">
<![CDATA[
memcpy25:5  %p_01_load = load i32* %p_01_addr_1, align 4

]]></Node>
<StgValue><ssdm name="p_01_load"/></StgValue>
</operation>

<operation id="260" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
memcpy25:6  store i32 %p_01_load, i32* %inp_csr_rowptr_assig_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="261" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memcpy25:8  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 495, i64 495, i64 495)

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="262" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memcpy25:9  br i1 %tmp_65, label %memcpy30.preheader, label %memcpy25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="263" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0">
<![CDATA[
memcpy30.preheader:0  br label %memcpy30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="264" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
memcpy30:0  %indvar4 = phi i18 [ %indvarinc4, %memcpy30 ], [ 0, %memcpy30.preheader ]

]]></Node>
<StgValue><ssdm name="indvar4"/></StgValue>
</operation>

<operation id="265" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
memcpy30:1  %indvarinc4 = add i18 %indvar4, 1

]]></Node>
<StgValue><ssdm name="indvarinc4"/></StgValue>
</operation>

<operation id="266" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="18">
<![CDATA[
memcpy30:2  %tmp_66 = zext i18 %indvar4 to i64

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="267" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy30:4  %p_12_addr_1 = getelementptr inbounds [244036 x i32]* %p_12, i64 0, i64 %tmp_66

]]></Node>
<StgValue><ssdm name="p_12_addr_1"/></StgValue>
</operation>

<operation id="268" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="18">
<![CDATA[
memcpy30:5  %p_12_load = load i32* %p_12_addr_1, align 4

]]></Node>
<StgValue><ssdm name="p_12_load"/></StgValue>
</operation>

<operation id="269" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
memcpy30:7  %tmp_67 = icmp eq i18 %indvar4, -18109

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="270" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy30:3  %inp_csr_colind_assig_1 = getelementptr inbounds [244036 x i32]* %inp_csr_colind_assig, i64 0, i64 %tmp_66

]]></Node>
<StgValue><ssdm name="inp_csr_colind_assig_1"/></StgValue>
</operation>

<operation id="271" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="18">
<![CDATA[
memcpy30:5  %p_12_load = load i32* %p_12_addr_1, align 4

]]></Node>
<StgValue><ssdm name="p_12_load"/></StgValue>
</operation>

<operation id="272" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="32" op_1_bw="18">
<![CDATA[
memcpy30:6  store i32 %p_12_load, i32* %inp_csr_colind_assig_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="273" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memcpy30:8  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 244036, i64 244036, i64 244036)

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="274" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memcpy30:9  br i1 %tmp_67, label %memcpy35.preheader, label %memcpy30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="275" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0">
<![CDATA[
memcpy35.preheader:0  br label %memcpy35

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="276" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
memcpy35:0  %indvar5 = phi i18 [ %indvarinc5, %memcpy35 ], [ 0, %memcpy35.preheader ]

]]></Node>
<StgValue><ssdm name="indvar5"/></StgValue>
</operation>

<operation id="277" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
memcpy35:1  %indvarinc5 = add i18 %indvar5, 1

]]></Node>
<StgValue><ssdm name="indvarinc5"/></StgValue>
</operation>

<operation id="278" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="18">
<![CDATA[
memcpy35:2  %tmp_68 = zext i18 %indvar5 to i64

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="279" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy35:4  %p_23_addr_1 = getelementptr inbounds [244036 x i32]* %p_23, i64 0, i64 %tmp_68

]]></Node>
<StgValue><ssdm name="p_23_addr_1"/></StgValue>
</operation>

<operation id="280" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="18">
<![CDATA[
memcpy35:5  %p_23_load = load i32* %p_23_addr_1, align 4

]]></Node>
<StgValue><ssdm name="p_23_load"/></StgValue>
</operation>

<operation id="281" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
memcpy35:7  %tmp_69 = icmp eq i18 %indvar5, -18109

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="282" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy35:3  %inp_csr_data_V_assig_1 = getelementptr inbounds [244036 x i32]* %inp_csr_data_V_assig, i64 0, i64 %tmp_68

]]></Node>
<StgValue><ssdm name="inp_csr_data_V_assig_1"/></StgValue>
</operation>

<operation id="283" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="18">
<![CDATA[
memcpy35:5  %p_23_load = load i32* %p_23_addr_1, align 4

]]></Node>
<StgValue><ssdm name="p_23_load"/></StgValue>
</operation>

<operation id="284" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="32" op_1_bw="18">
<![CDATA[
memcpy35:6  store i32 %p_23_load, i32* %inp_csr_data_V_assig_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="285" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memcpy35:8  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 244036, i64 244036, i64 244036)

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="286" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memcpy35:9  br i1 %tmp_69, label %6, label %memcpy35

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="287" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %inp_csr_rowptr_assig_2 = getelementptr [495 x i32]* %inp_csr_rowptr_assig, i64 0, i64 %tmp_i

]]></Node>
<StgValue><ssdm name="inp_csr_rowptr_assig_2"/></StgValue>
</operation>

<operation id="288" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="9">
<![CDATA[
:1  %start_idx_1 = load i32* %inp_csr_rowptr_assig_2, align 4

]]></Node>
<StgValue><ssdm name="start_idx_1"/></StgValue>
</operation>

<operation id="289" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %inp_csr_rowptr_assig_3 = getelementptr [495 x i32]* %inp_csr_rowptr_assig, i64 0, i64 %tmp_67_i

]]></Node>
<StgValue><ssdm name="inp_csr_rowptr_assig_3"/></StgValue>
</operation>

<operation id="290" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="9">
<![CDATA[
:3  %end_idx_1 = load i32* %inp_csr_rowptr_assig_3, align 4

]]></Node>
<StgValue><ssdm name="end_idx_1"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="291" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="9">
<![CDATA[
:1  %start_idx_1 = load i32* %inp_csr_rowptr_assig_2, align 4

]]></Node>
<StgValue><ssdm name="start_idx_1"/></StgValue>
</operation>

<operation id="292" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="9">
<![CDATA[
:3  %end_idx_1 = load i32* %inp_csr_rowptr_assig_3, align 4

]]></Node>
<StgValue><ssdm name="end_idx_1"/></StgValue>
</operation>

<operation id="293" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="294" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.backedge:0  %j2_i = phi i32 [ %start_idx_1, %6 ], [ %j2_i_be, %.backedge.backedge ]

]]></Node>
<StgValue><ssdm name="j2_i"/></StgValue>
</operation>

<operation id="295" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
.backedge:1  %i_i1 = phi i9 [ 0, %6 ], [ %i_1, %.backedge.backedge ]

]]></Node>
<StgValue><ssdm name="i_i1"/></StgValue>
</operation>

<operation id="296" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="9">
<![CDATA[
.backedge:2  %i_i42_cast = zext i9 %i_i1 to i32

]]></Node>
<StgValue><ssdm name="i_i42_cast"/></StgValue>
</operation>

<operation id="297" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.backedge:3  %exitcond_i1 = icmp eq i9 %i_i1, -18

]]></Node>
<StgValue><ssdm name="exitcond_i1"/></StgValue>
</operation>

<operation id="298" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.backedge:4  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 494, i64 494, i64 494)

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="299" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.backedge:5  %i_1 = add i9 %i_i1, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="300" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.backedge:6  br i1 %exitcond_i1, label %extract_row.exit, label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="301" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_61_i = icmp slt i32 %j2_i, %end_idx_1

]]></Node>
<StgValue><ssdm name="tmp_61_i"/></StgValue>
</operation>

<operation id="302" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_61_i, label %8, label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i44

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="303" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
<literal name="tmp_61_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_62_i = sext i32 %j2_i to i64

]]></Node>
<StgValue><ssdm name="tmp_62_i"/></StgValue>
</operation>

<operation id="304" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
<literal name="tmp_61_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %inp_csr_colind_assig_2 = getelementptr [244036 x i32]* %inp_csr_colind_assig, i64 0, i64 %tmp_62_i

]]></Node>
<StgValue><ssdm name="inp_csr_colind_assig_2"/></StgValue>
</operation>

<operation id="305" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
<literal name="tmp_61_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="18">
<![CDATA[
:2  %inp_csr_colind_assig_3 = load i32* %inp_csr_colind_assig_2, align 4

]]></Node>
<StgValue><ssdm name="inp_csr_colind_assig_3"/></StgValue>
</operation>

<operation id="306" st_id="33" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="9" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
extract_row.exit:0  call fastcc void @multiply_row_col([495 x i32]* noalias %partial_z_rowptr, [244036 x i9]* noalias %partial_z_colind, [244036 x i32]* noalias %partial_z_data_V, [494 x i32]* @out_row_V, [494 x i32]* @out_col_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="307" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
extract_row.exit:1  %tmp_23 = icmp eq i9 %col_assign, 0

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="308" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_61_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="18">
<![CDATA[
:2  %inp_csr_colind_assig_3 = load i32* %inp_csr_colind_assig_2, align 4

]]></Node>
<StgValue><ssdm name="inp_csr_colind_assig_3"/></StgValue>
</operation>

<operation id="309" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_61_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_63_i = icmp eq i32 %inp_csr_colind_assig_3, %i_i42_cast

]]></Node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>

<operation id="310" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_61_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_63_i, label %9, label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i44

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="311" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_63_i" val="0"/>
</and_exp><and_exp><literal name="tmp_61_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="9">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i44:0  %tmp_64_i = zext i9 %i_i1 to i64

]]></Node>
<StgValue><ssdm name="tmp_64_i"/></StgValue>
</operation>

<operation id="312" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_63_i" val="0"/>
</and_exp><and_exp><literal name="tmp_61_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i44:1  %out_row_V_addr = getelementptr [494 x i32]* @out_row_V, i64 0, i64 %tmp_64_i

]]></Node>
<StgValue><ssdm name="out_row_V_addr"/></StgValue>
</operation>

<operation id="313" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_63_i" val="0"/>
</and_exp><and_exp><literal name="tmp_61_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i44:2  store i32 0, i32* %out_row_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="314" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_63_i" val="0"/>
</and_exp><and_exp><literal name="tmp_61_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i44:3  br label %.backedge.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="315" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_61_i" val="1"/>
<literal name="tmp_63_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %inp_csr_data_V_assig_2 = getelementptr [244036 x i32]* %inp_csr_data_V_assig, i64 0, i64 %tmp_62_i

]]></Node>
<StgValue><ssdm name="inp_csr_data_V_assig_2"/></StgValue>
</operation>

<operation id="316" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_61_i" val="1"/>
<literal name="tmp_63_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="18">
<![CDATA[
:2  %inp_csr_data_V_assig_3 = load i32* %inp_csr_data_V_assig_2, align 4

]]></Node>
<StgValue><ssdm name="inp_csr_data_V_assig_3"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="317" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="9">
<![CDATA[
:0  %tmp_65_i = zext i9 %i_i1 to i64

]]></Node>
<StgValue><ssdm name="tmp_65_i"/></StgValue>
</operation>

<operation id="318" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="18">
<![CDATA[
:2  %inp_csr_data_V_assig_3 = load i32* %inp_csr_data_V_assig_2, align 4

]]></Node>
<StgValue><ssdm name="inp_csr_data_V_assig_3"/></StgValue>
</operation>

<operation id="319" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %out_row_V_addr_1 = getelementptr [494 x i32]* @out_row_V, i64 0, i64 %tmp_65_i

]]></Node>
<StgValue><ssdm name="out_row_V_addr_1"/></StgValue>
</operation>

<operation id="320" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:4  store i32 %inp_csr_data_V_assig_3, i32* %out_row_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="321" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %j_3 = add nsw i32 %j2_i, 1

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="322" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.backedge.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="323" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.backedge.backedge:0  %j2_i_be = phi i32 [ %j_3, %9 ], [ %j2_i, %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i44 ]

]]></Node>
<StgValue><ssdm name="j2_i_be"/></StgValue>
</operation>

<operation id="324" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0">
<![CDATA[
.backedge.backedge:1  br label %.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="325" st_id="37" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="9" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
extract_row.exit:0  call fastcc void @multiply_row_col([495 x i32]* noalias %partial_z_rowptr, [244036 x i9]* noalias %partial_z_colind, [244036 x i32]* noalias %partial_z_data_V, [494 x i32]* @out_row_V, [494 x i32]* @out_col_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="326" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
extract_row.exit:2  br i1 %tmp_23, label %meminst.i.preheader, label %memcpy6.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="327" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0">
<![CDATA[
memcpy6.preheader:0  br label %memcpy6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="328" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0">
<![CDATA[
meminst.i.preheader:0  br label %meminst.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="329" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
memcpy6:0  %tmp_26 = phi i9 [ %tmp_27, %memcpy6 ], [ 0, %memcpy6.preheader ]

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="330" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
memcpy6:1  %tmp_27 = add i9 %tmp_26, 1

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="331" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="9">
<![CDATA[
memcpy6:2  %tmp_28 = zext i9 %tmp_26 to i64

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="332" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy6:4  %agg_result_rowptr_ad_1 = getelementptr [495 x i32]* %agg_result_rowptr, i64 0, i64 %tmp_28

]]></Node>
<StgValue><ssdm name="agg_result_rowptr_ad_1"/></StgValue>
</operation>

<operation id="333" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="9">
<![CDATA[
memcpy6:5  %agg_result_rowptr_lo = load i32* %agg_result_rowptr_ad_1, align 4

]]></Node>
<StgValue><ssdm name="agg_result_rowptr_lo"/></StgValue>
</operation>

<operation id="334" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
memcpy6:7  %tmp_29 = icmp eq i9 %tmp_26, -18

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="335" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy6:3  %p_07_addr = getelementptr [495 x i32]* %p_07, i64 0, i64 %tmp_28

]]></Node>
<StgValue><ssdm name="p_07_addr"/></StgValue>
</operation>

<operation id="336" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="9">
<![CDATA[
memcpy6:5  %agg_result_rowptr_lo = load i32* %agg_result_rowptr_ad_1, align 4

]]></Node>
<StgValue><ssdm name="agg_result_rowptr_lo"/></StgValue>
</operation>

<operation id="337" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
memcpy6:6  store i32 %agg_result_rowptr_lo, i32* %p_07_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="338" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memcpy6:8  %empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 495, i64 495, i64 495)

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="339" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memcpy6:9  br i1 %tmp_29, label %memcpy7.preheader, label %memcpy6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="340" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0">
<![CDATA[
memcpy7.preheader:0  br label %memcpy7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="341" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
memcpy7:0  %tmp_32 = phi i18 [ %tmp_33, %memcpy7 ], [ 0, %memcpy7.preheader ]

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="342" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
memcpy7:1  %tmp_33 = add i18 %tmp_32, 1

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="343" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="18">
<![CDATA[
memcpy7:2  %tmp_34 = zext i18 %tmp_32 to i64

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="344" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy7:4  %agg_result_colind_ad_1 = getelementptr [244036 x i32]* %agg_result_colind, i64 0, i64 %tmp_34

]]></Node>
<StgValue><ssdm name="agg_result_colind_ad_1"/></StgValue>
</operation>

<operation id="345" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="18">
<![CDATA[
memcpy7:5  %agg_result_colind_lo = load i32* %agg_result_colind_ad_1, align 4

]]></Node>
<StgValue><ssdm name="agg_result_colind_lo"/></StgValue>
</operation>

<operation id="346" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
memcpy7:7  %tmp_35 = icmp eq i18 %tmp_32, -18109

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="347" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy7:3  %p_18_addr = getelementptr [244036 x i32]* %p_18, i64 0, i64 %tmp_34

]]></Node>
<StgValue><ssdm name="p_18_addr"/></StgValue>
</operation>

<operation id="348" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="18">
<![CDATA[
memcpy7:5  %agg_result_colind_lo = load i32* %agg_result_colind_ad_1, align 4

]]></Node>
<StgValue><ssdm name="agg_result_colind_lo"/></StgValue>
</operation>

<operation id="349" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="32" op_1_bw="18">
<![CDATA[
memcpy7:6  store i32 %agg_result_colind_lo, i32* %p_18_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="350" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memcpy7:8  %empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 244036, i64 244036, i64 244036)

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="351" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memcpy7:9  br i1 %tmp_35, label %memcpy8.preheader, label %memcpy7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="352" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0">
<![CDATA[
memcpy8.preheader:0  br label %memcpy8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="353" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
memcpy8:0  %tmp_37 = phi i18 [ %tmp_38, %memcpy8 ], [ 0, %memcpy8.preheader ]

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="354" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
memcpy8:1  %tmp_38 = add i18 %tmp_37, 1

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="355" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="18">
<![CDATA[
memcpy8:2  %tmp_39 = zext i18 %tmp_37 to i64

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="356" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy8:4  %agg_result_data_V_ad_1 = getelementptr [244036 x i32]* %agg_result_data_V, i64 0, i64 %tmp_39

]]></Node>
<StgValue><ssdm name="agg_result_data_V_ad_1"/></StgValue>
</operation>

<operation id="357" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="18">
<![CDATA[
memcpy8:5  %agg_result_data_V_lo = load i32* %agg_result_data_V_ad_1, align 4

]]></Node>
<StgValue><ssdm name="agg_result_data_V_lo"/></StgValue>
</operation>

<operation id="358" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
memcpy8:7  %tmp_40 = icmp eq i18 %tmp_37, -18109

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="359" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy8:3  %p_29_addr = getelementptr [244036 x i32]* %p_29, i64 0, i64 %tmp_39

]]></Node>
<StgValue><ssdm name="p_29_addr"/></StgValue>
</operation>

<operation id="360" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="18">
<![CDATA[
memcpy8:5  %agg_result_data_V_lo = load i32* %agg_result_data_V_ad_1, align 4

]]></Node>
<StgValue><ssdm name="agg_result_data_V_lo"/></StgValue>
</operation>

<operation id="361" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="32" op_1_bw="18">
<![CDATA[
memcpy8:6  store i32 %agg_result_data_V_lo, i32* %p_29_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="362" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memcpy8:8  %empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 244036, i64 244036, i64 244036)

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="363" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memcpy8:9  br i1 %tmp_40, label %memcpy9.preheader, label %memcpy8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="364" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0">
<![CDATA[
memcpy9.preheader:0  br label %memcpy9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="365" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
memcpy9:0  %tmp_41 = phi i9 [ %tmp_42, %memcpy9 ], [ 0, %memcpy9.preheader ]

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="366" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
memcpy9:1  %tmp_42 = add i9 %tmp_41, 1

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="367" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="64" op_0_bw="9">
<![CDATA[
memcpy9:2  %tmp_43 = zext i9 %tmp_41 to i64

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="368" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy9:4  %partial_z_rowptr_add_1 = getelementptr [495 x i32]* %partial_z_rowptr, i64 0, i64 %tmp_43

]]></Node>
<StgValue><ssdm name="partial_z_rowptr_add_1"/></StgValue>
</operation>

<operation id="369" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="9">
<![CDATA[
memcpy9:5  %partial_z_rowptr_loa_1 = load i32* %partial_z_rowptr_add_1, align 4

]]></Node>
<StgValue><ssdm name="partial_z_rowptr_loa_1"/></StgValue>
</operation>

<operation id="370" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
memcpy9:7  %tmp_44 = icmp eq i9 %tmp_41, -18

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="371" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy9:3  %p_010_addr = getelementptr [495 x i32]* %p_010, i64 0, i64 %tmp_43

]]></Node>
<StgValue><ssdm name="p_010_addr"/></StgValue>
</operation>

<operation id="372" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="9">
<![CDATA[
memcpy9:5  %partial_z_rowptr_loa_1 = load i32* %partial_z_rowptr_add_1, align 4

]]></Node>
<StgValue><ssdm name="partial_z_rowptr_loa_1"/></StgValue>
</operation>

<operation id="373" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
memcpy9:6  store i32 %partial_z_rowptr_loa_1, i32* %p_010_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="374" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memcpy9:8  %empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 495, i64 495, i64 495)

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="375" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memcpy9:9  br i1 %tmp_44, label %memcpy10.preheader, label %memcpy9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="376" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0">
<![CDATA[
memcpy10.preheader:0  br label %memcpy10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="377" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
memcpy10:0  %tmp_45 = phi i18 [ %tmp_46, %memcpy10 ], [ 0, %memcpy10.preheader ]

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="378" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
memcpy10:1  %tmp_46 = add i18 %tmp_45, 1

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="379" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="64" op_0_bw="18">
<![CDATA[
memcpy10:2  %tmp_47 = zext i18 %tmp_45 to i64

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="380" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="18" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy10:4  %partial_z_colind_add_1 = getelementptr [244036 x i9]* %partial_z_colind, i64 0, i64 %tmp_47

]]></Node>
<StgValue><ssdm name="partial_z_colind_add_1"/></StgValue>
</operation>

<operation id="381" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="9" op_0_bw="18">
<![CDATA[
memcpy10:5  %partial_z_colind_loa_1 = load i9* %partial_z_colind_add_1, align 2

]]></Node>
<StgValue><ssdm name="partial_z_colind_loa_1"/></StgValue>
</operation>

<operation id="382" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
memcpy10:7  %tmp_48 = icmp eq i18 %tmp_45, -18109

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="383" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="18" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy10:3  %p_111_addr = getelementptr [244036 x i9]* %p_111, i64 0, i64 %tmp_47

]]></Node>
<StgValue><ssdm name="p_111_addr"/></StgValue>
</operation>

<operation id="384" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="9" op_0_bw="18">
<![CDATA[
memcpy10:5  %partial_z_colind_loa_1 = load i9* %partial_z_colind_add_1, align 2

]]></Node>
<StgValue><ssdm name="partial_z_colind_loa_1"/></StgValue>
</operation>

<operation id="385" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="9" op_1_bw="18">
<![CDATA[
memcpy10:6  store i9 %partial_z_colind_loa_1, i9* %p_111_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="386" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memcpy10:8  %empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 244036, i64 244036, i64 244036)

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="387" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memcpy10:9  br i1 %tmp_48, label %memcpy11.preheader, label %memcpy10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="388" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0">
<![CDATA[
memcpy11.preheader:0  br label %memcpy11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="389" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
memcpy11:0  %tmp_49 = phi i18 [ %tmp_50, %memcpy11 ], [ 0, %memcpy11.preheader ]

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="390" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
memcpy11:1  %tmp_50 = add i18 %tmp_49, 1

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="391" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="18">
<![CDATA[
memcpy11:2  %tmp_51 = zext i18 %tmp_49 to i64

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="392" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy11:4  %partial_z_data_V_add_1 = getelementptr [244036 x i32]* %partial_z_data_V, i64 0, i64 %tmp_51

]]></Node>
<StgValue><ssdm name="partial_z_data_V_add_1"/></StgValue>
</operation>

<operation id="393" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="18">
<![CDATA[
memcpy11:5  %partial_z_data_V_loa_1 = load i32* %partial_z_data_V_add_1, align 4

]]></Node>
<StgValue><ssdm name="partial_z_data_V_loa_1"/></StgValue>
</operation>

<operation id="394" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
memcpy11:7  %tmp_52 = icmp eq i18 %tmp_49, -18109

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="395" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy11:3  %p_212_addr = getelementptr [244036 x i32]* %p_212, i64 0, i64 %tmp_51

]]></Node>
<StgValue><ssdm name="p_212_addr"/></StgValue>
</operation>

<operation id="396" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="18">
<![CDATA[
memcpy11:5  %partial_z_data_V_loa_1 = load i32* %partial_z_data_V_add_1, align 4

]]></Node>
<StgValue><ssdm name="partial_z_data_V_loa_1"/></StgValue>
</operation>

<operation id="397" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="32" op_1_bw="18">
<![CDATA[
memcpy11:6  store i32 %partial_z_data_V_loa_1, i32* %p_212_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="398" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memcpy11:8  %empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 244036, i64 244036, i64 244036)

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="399" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memcpy11:9  br i1 %tmp_52, label %11, label %memcpy11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="400" st_id="50" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="9" op_9_bw="32">
<![CDATA[
:0  call fastcc void @accumulate([495 x i32]* noalias %p_04, [244036 x i32]* noalias %p_15, [244036 x i32]* noalias %p_26, [495 x i32]* byval align 8 %p_07, [244036 x i32]* byval align 8 %p_18, [244036 x i32]* byval align 8 %p_29, [495 x i32]* byval align 8 %p_010, [244036 x i9]* byval align 8 %p_111, [244036 x i32]* byval align 8 %p_212)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="401" st_id="51" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="9" op_9_bw="32">
<![CDATA[
:0  call fastcc void @accumulate([495 x i32]* noalias %p_04, [244036 x i32]* noalias %p_15, [244036 x i32]* noalias %p_26, [495 x i32]* byval align 8 %p_07, [244036 x i32]* byval align 8 %p_18, [244036 x i32]* byval align 8 %p_29, [495 x i32]* byval align 8 %p_010, [244036 x i9]* byval align 8 %p_111, [244036 x i32]* byval align 8 %p_212)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="402" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %meminst.i6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="403" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst.i6:0  %invdar_i1 = phi i9 [ 0, %11 ], [ %indvarinc_i2, %meminst.i6 ]

]]></Node>
<StgValue><ssdm name="invdar_i1"/></StgValue>
</operation>

<operation id="404" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
meminst.i6:1  %indvarinc_i2 = add i9 %invdar_i1, 1

]]></Node>
<StgValue><ssdm name="indvarinc_i2"/></StgValue>
</operation>

<operation id="405" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="9">
<![CDATA[
meminst.i6:2  %tmp_53 = zext i9 %invdar_i1 to i64

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="406" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.i6:4  %p_04_addr = getelementptr [495 x i32]* %p_04, i64 0, i64 %tmp_53

]]></Node>
<StgValue><ssdm name="p_04_addr"/></StgValue>
</operation>

<operation id="407" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="9">
<![CDATA[
meminst.i6:5  %p_04_load = load i32* %p_04_addr, align 4

]]></Node>
<StgValue><ssdm name="p_04_load"/></StgValue>
</operation>

<operation id="408" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
meminst.i6:7  %tmp_54 = icmp eq i9 %invdar_i1, -18

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="409" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.i6:3  %agg_result_rowptr_ad_2 = getelementptr [495 x i32]* %agg_result_rowptr, i64 0, i64 %tmp_53

]]></Node>
<StgValue><ssdm name="agg_result_rowptr_ad_2"/></StgValue>
</operation>

<operation id="410" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="9">
<![CDATA[
meminst.i6:5  %p_04_load = load i32* %p_04_addr, align 4

]]></Node>
<StgValue><ssdm name="p_04_load"/></StgValue>
</operation>

<operation id="411" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
meminst.i6:6  store i32 %p_04_load, i32* %agg_result_rowptr_ad_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="412" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
meminst.i6:8  %empty_30 = call i32 (...)* @_ssdm_op_SpecLoopName([8 x i8]* @memcpy_str) nounwind

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="413" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst.i6:9  %empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 495, i64 495, i64 495)

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="414" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst.i6:10  br i1 %tmp_54, label %meminst2.i12.preheader, label %meminst.i6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="415" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="0">
<![CDATA[
meminst2.i12.preheader:0  br label %meminst2.i12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="416" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
meminst2.i12:0  %invdar3_i7 = phi i18 [ %indvarinc4_i8, %meminst2.i12 ], [ 0, %meminst2.i12.preheader ]

]]></Node>
<StgValue><ssdm name="invdar3_i7"/></StgValue>
</operation>

<operation id="417" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
meminst2.i12:1  %indvarinc4_i8 = add i18 %invdar3_i7, 1

]]></Node>
<StgValue><ssdm name="indvarinc4_i8"/></StgValue>
</operation>

<operation id="418" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="64" op_0_bw="18">
<![CDATA[
meminst2.i12:2  %tmp_55 = zext i18 %invdar3_i7 to i64

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="419" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst2.i12:4  %p_15_addr = getelementptr [244036 x i32]* %p_15, i64 0, i64 %tmp_55

]]></Node>
<StgValue><ssdm name="p_15_addr"/></StgValue>
</operation>

<operation id="420" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="18">
<![CDATA[
meminst2.i12:5  %p_15_load = load i32* %p_15_addr, align 4

]]></Node>
<StgValue><ssdm name="p_15_load"/></StgValue>
</operation>

<operation id="421" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
meminst2.i12:7  %tmp_56 = icmp eq i18 %invdar3_i7, -18109

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="422" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst2.i12:3  %agg_result_colind_ad_2 = getelementptr [244036 x i32]* %agg_result_colind, i64 0, i64 %tmp_55

]]></Node>
<StgValue><ssdm name="agg_result_colind_ad_2"/></StgValue>
</operation>

<operation id="423" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="18">
<![CDATA[
meminst2.i12:5  %p_15_load = load i32* %p_15_addr, align 4

]]></Node>
<StgValue><ssdm name="p_15_load"/></StgValue>
</operation>

<operation id="424" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="32" op_1_bw="18">
<![CDATA[
meminst2.i12:6  store i32 %p_15_load, i32* %agg_result_colind_ad_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="425" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
meminst2.i12:8  %empty_32 = call i32 (...)* @_ssdm_op_SpecLoopName([8 x i8]* @memcpy_str) nounwind

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="426" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst2.i12:9  %empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 244036, i64 244036, i64 244036)

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="427" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst2.i12:10  br i1 %tmp_56, label %.preheader.preheader, label %meminst2.i12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="428" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="429" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
.preheader:0  %p_i0_0_i1 = phi i18 [ %p_i0_1, %12 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="p_i0_0_i1"/></StgValue>
</operation>

<operation id="430" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="18">
<![CDATA[
.preheader:1  %p_i0_0_i1_cast = zext i18 %p_i0_0_i1 to i64

]]></Node>
<StgValue><ssdm name="p_i0_0_i1_cast"/></StgValue>
</operation>

<operation id="431" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader:2  %tmp_57 = icmp eq i18 %p_i0_0_i1, -18108

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="432" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3  %empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 244036, i64 244036, i64 244036)

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="433" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader:4  %p_i0_1 = add i18 %p_i0_0_i1, 1

]]></Node>
<StgValue><ssdm name="p_i0_1"/></StgValue>
</operation>

<operation id="434" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %tmp_57, label %"operator=.exit.loopexit", label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="435" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_23" val="0"/>
<literal name="tmp_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %p_26_addr = getelementptr [244036 x i32]* %p_26, i64 0, i64 %p_i0_0_i1_cast

]]></Node>
<StgValue><ssdm name="p_26_addr"/></StgValue>
</operation>

<operation id="436" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_23" val="0"/>
<literal name="tmp_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="18">
<![CDATA[
:1  %p_26_load = load i32* %p_26_addr, align 4

]]></Node>
<StgValue><ssdm name="p_26_load"/></StgValue>
</operation>

<operation id="437" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_23" val="0"/>
<literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="0">
<![CDATA[
operator=.exit.loopexit:0  br label %"operator=.exit"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="438" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_57" val="1"/>
</and_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="0">
<![CDATA[
operator=.exit:0  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="439" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="18">
<![CDATA[
:1  %p_26_load = load i32* %p_26_addr, align 4

]]></Node>
<StgValue><ssdm name="p_26_load"/></StgValue>
</operation>

<operation id="440" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %agg_result_data_V_ad_2 = getelementptr [244036 x i32]* %agg_result_data_V, i64 0, i64 %p_i0_0_i1_cast

]]></Node>
<StgValue><ssdm name="agg_result_data_V_ad_2"/></StgValue>
</operation>

<operation id="441" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="32" op_1_bw="18">
<![CDATA[
:3  store i32 %p_26_load, i32* %agg_result_data_V_ad_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="442" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="443" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
meminst.i:0  %invdar_i = phi i9 [ %indvarinc_i, %meminst.i ], [ 0, %meminst.i.preheader ]

]]></Node>
<StgValue><ssdm name="invdar_i"/></StgValue>
</operation>

<operation id="444" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
meminst.i:1  %indvarinc_i = add i9 %invdar_i, 1

]]></Node>
<StgValue><ssdm name="indvarinc_i"/></StgValue>
</operation>

<operation id="445" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="9">
<![CDATA[
meminst.i:2  %tmp_24 = zext i9 %invdar_i to i64

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="446" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.i:4  %partial_z_rowptr_add = getelementptr [495 x i32]* %partial_z_rowptr, i64 0, i64 %tmp_24

]]></Node>
<StgValue><ssdm name="partial_z_rowptr_add"/></StgValue>
</operation>

<operation id="447" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="9">
<![CDATA[
meminst.i:5  %partial_z_rowptr_loa = load i32* %partial_z_rowptr_add, align 4

]]></Node>
<StgValue><ssdm name="partial_z_rowptr_loa"/></StgValue>
</operation>

<operation id="448" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
meminst.i:7  %tmp_25 = icmp eq i9 %invdar_i, -18

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="449" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.i:3  %agg_result_rowptr_ad = getelementptr [495 x i32]* %agg_result_rowptr, i64 0, i64 %tmp_24

]]></Node>
<StgValue><ssdm name="agg_result_rowptr_ad"/></StgValue>
</operation>

<operation id="450" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="9">
<![CDATA[
meminst.i:5  %partial_z_rowptr_loa = load i32* %partial_z_rowptr_add, align 4

]]></Node>
<StgValue><ssdm name="partial_z_rowptr_loa"/></StgValue>
</operation>

<operation id="451" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
meminst.i:6  store i32 %partial_z_rowptr_loa, i32* %agg_result_rowptr_ad, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="452" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
meminst.i:8  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopName([8 x i8]* @memcpy_str) nounwind

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="453" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst.i:9  %empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 495, i64 495, i64 495)

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="454" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst.i:10  br i1 %tmp_25, label %meminst2.i.preheader, label %meminst.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="455" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="0">
<![CDATA[
meminst2.i.preheader:0  br label %meminst2.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="456" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
meminst2.i:0  %invdar3_i = phi i18 [ %indvarinc4_i, %meminst2.i ], [ 0, %meminst2.i.preheader ]

]]></Node>
<StgValue><ssdm name="invdar3_i"/></StgValue>
</operation>

<operation id="457" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
meminst2.i:1  %indvarinc4_i = add i18 %invdar3_i, 1

]]></Node>
<StgValue><ssdm name="indvarinc4_i"/></StgValue>
</operation>

<operation id="458" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="64" op_0_bw="18">
<![CDATA[
meminst2.i:2  %tmp_30 = zext i18 %invdar3_i to i64

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="459" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="18" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst2.i:4  %partial_z_colind_add = getelementptr [244036 x i9]* %partial_z_colind, i64 0, i64 %tmp_30

]]></Node>
<StgValue><ssdm name="partial_z_colind_add"/></StgValue>
</operation>

<operation id="460" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="9" op_0_bw="18">
<![CDATA[
meminst2.i:5  %partial_z_colind_loa = load i9* %partial_z_colind_add, align 2

]]></Node>
<StgValue><ssdm name="partial_z_colind_loa"/></StgValue>
</operation>

<operation id="461" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
meminst2.i:8  %tmp_31 = icmp eq i18 %invdar3_i, -18109

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="462" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst2.i:3  %agg_result_colind_ad = getelementptr [244036 x i32]* %agg_result_colind, i64 0, i64 %tmp_30

]]></Node>
<StgValue><ssdm name="agg_result_colind_ad"/></StgValue>
</operation>

<operation id="463" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="9" op_0_bw="18">
<![CDATA[
meminst2.i:5  %partial_z_colind_loa = load i9* %partial_z_colind_add, align 2

]]></Node>
<StgValue><ssdm name="partial_z_colind_loa"/></StgValue>
</operation>

<operation id="464" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="9">
<![CDATA[
meminst2.i:6  %extLd = zext i9 %partial_z_colind_loa to i32

]]></Node>
<StgValue><ssdm name="extLd"/></StgValue>
</operation>

<operation id="465" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="32" op_1_bw="18">
<![CDATA[
meminst2.i:7  store i32 %extLd, i32* %agg_result_colind_ad, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="466" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
meminst2.i:9  %empty_21 = call i32 (...)* @_ssdm_op_SpecLoopName([8 x i8]* @memcpy_str) nounwind

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="467" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst2.i:10  %empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 244036, i64 244036, i64 244036)

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="468" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst2.i:11  br i1 %tmp_31, label %.preheader15.preheader, label %meminst2.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="469" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="0">
<![CDATA[
.preheader15.preheader:0  br label %.preheader15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="470" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
.preheader15:0  %p_i0_0_i = phi i18 [ %p_i0, %10 ], [ 0, %.preheader15.preheader ]

]]></Node>
<StgValue><ssdm name="p_i0_0_i"/></StgValue>
</operation>

<operation id="471" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="64" op_0_bw="18">
<![CDATA[
.preheader15:1  %p_i0_0_i_cast = zext i18 %p_i0_0_i to i64

]]></Node>
<StgValue><ssdm name="p_i0_0_i_cast"/></StgValue>
</operation>

<operation id="472" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader15:2  %tmp_36 = icmp eq i18 %p_i0_0_i, -18108

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="473" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader15:3  %empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 244036, i64 244036, i64 244036)

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="474" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader15:4  %p_i0 = add i18 %p_i0_0_i, 1

]]></Node>
<StgValue><ssdm name="p_i0"/></StgValue>
</operation>

<operation id="475" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader15:5  br i1 %tmp_36, label %"operator=.exit.loopexit5", label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="476" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %partial_z_data_V_add = getelementptr [244036 x i32]* %partial_z_data_V, i64 0, i64 %p_i0_0_i_cast

]]></Node>
<StgValue><ssdm name="partial_z_data_V_add"/></StgValue>
</operation>

<operation id="477" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="18">
<![CDATA[
:1  %partial_z_data_V_loa = load i32* %partial_z_data_V_add, align 4

]]></Node>
<StgValue><ssdm name="partial_z_data_V_loa"/></StgValue>
</operation>

<operation id="478" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="0">
<![CDATA[
operator=.exit.loopexit5:0  br label %"operator=.exit"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="479" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="18">
<![CDATA[
:1  %partial_z_data_V_loa = load i32* %partial_z_data_V_add, align 4

]]></Node>
<StgValue><ssdm name="partial_z_data_V_loa"/></StgValue>
</operation>

<operation id="480" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %agg_result_data_V_ad = getelementptr [244036 x i32]* %agg_result_data_V, i64 0, i64 %p_i0_0_i_cast

]]></Node>
<StgValue><ssdm name="agg_result_data_V_ad"/></StgValue>
</operation>

<operation id="481" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="32" op_1_bw="18">
<![CDATA[
:3  store i32 %partial_z_data_V_loa, i32* %agg_result_data_V_ad, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="482" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
