<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_blk_mem_gen_0_0_synth_1" LaunchDir="F:/FPGA/project/image_process/image_process.runs/design_1_blk_mem_gen_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_BRAM1_0_synth_1" LaunchDir="F:/FPGA/project/image_process/image_process.runs/design_1_BRAM1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_dlmb_bram_if_cntlr_0_synth_1" LaunchDir="F:/FPGA/project/image_process/image_process.runs/design_1_dlmb_bram_if_cntlr_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_xbar_0_synth_1" LaunchDir="F:/FPGA/project/image_process/image_process.runs/design_1_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_dma_0_0_synth_1" LaunchDir="F:/FPGA/project/image_process/image_process.runs/design_1_axi_dma_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_pc_1_synth_1" LaunchDir="F:/FPGA/project/image_process/image_process.runs/design_1_auto_pc_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_pc_0_synth_1" LaunchDir="F:/FPGA/project/image_process/image_process.runs/design_1_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_auto_pc_1_synth_1"/>
	</Run>
	<Run Id="design_1_auto_pc_2_synth_1" LaunchDir="F:/FPGA/project/image_process/image_process.runs/design_1_auto_pc_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
</Runs>

