
<!DOCTYPE html>
<html>
<head>
<style>
body {

}
p {
font-size: 14px;
}</style>
<h3>hw/ip/alert_handler/rtl/alert_handler.sv Cov: 57% </h3>
<pre style="margin:0; padding:0 ">// Copyright lowRISC contributors.</pre>
<pre style="margin:0; padding:0 ">// Licensed under the Apache License, Version 2.0, see LICENSE for details.</pre>
<pre style="margin:0; padding:0 ">// SPDX-License-Identifier: Apache-2.0</pre>
<pre style="margin:0; padding:0 ">//</pre>
<pre style="margin:0; padding:0 ">// Alert handler top.</pre>
<pre style="margin:0; padding:0 ">//</pre>
<pre style="margin:0; padding:0 ">// Note that the alert_pkg, the regfile and alert_handler_reg_wrap</pre>
<pre style="margin:0; padding:0 ">// have to be generated using the reg_alert_handler.py script.</pre>
<pre style="margin:0; padding:0 ">//</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">module alert_handler import alert_pkg::*; import prim_pkg::*; (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input                           clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input                           rst_ni,</pre>
<pre style="margin:0; padding:0 ">  // Bus Interface (device)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input  tlul_pkg::tl_h2d_t       tl_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output tlul_pkg::tl_d2h_t       tl_o,</pre>
<pre style="margin:0; padding:0 ">  // Interrupt Requests</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic                    intr_classa_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic                    intr_classb_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic                    intr_classc_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic                    intr_classd_o,</pre>
<pre style="margin:0; padding:0 ">  // State information for HW crashdump</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output alert_crashdump_t        crashdump_o,</pre>
<pre style="margin:0; padding:0 ">  // Entropy Input from TRNG</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input                           entropy_i,</pre>
<pre style="margin:0; padding:0 ">  // Alert Sources</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input  alert_tx_t [NAlerts-1:0] alert_tx_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output alert_rx_t [NAlerts-1:0] alert_rx_o,</pre>
<pre style="margin:0; padding:0 ">  // Escalation outputs</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input  esc_rx_t [N_ESC_SEV-1:0] esc_rx_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output esc_tx_t [N_ESC_SEV-1:0] esc_tx_o</pre>
<pre style="margin:0; padding:0 ">);</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  //////////////////////////////////</pre>
<pre style="margin:0; padding:0 ">  // Regfile Breakout and Mapping //</pre>
<pre style="margin:0; padding:0 ">  //////////////////////////////////</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [N_CLASSES-1:0] irq;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  hw2reg_wrap_t hw2reg_wrap;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  reg2hw_wrap_t reg2hw_wrap;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // TODO: make this fully parametric at some point</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign {intr_classd_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">          intr_classc_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">          intr_classb_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">          intr_classa_o} = irq;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  alert_handler_reg_wrap i_reg_wrap (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .irq_o ( irq ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .crashdump_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .hw2reg_wrap,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .reg2hw_wrap</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  ////////////////</pre>
<pre style="margin:0; padding:0 ">  // Ping Timer //</pre>
<pre style="margin:0; padding:0 ">  ////////////////</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [N_LOC_ALERT-1:0] loc_alert_trig;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [NAlerts-1:0]   alert_ping_en;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [NAlerts-1:0]   alert_ping_ok;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [N_ESC_SEV-1:0] esc_ping_en;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [N_ESC_SEV-1:0] esc_ping_ok;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  alert_handler_ping_timer i_ping_timer (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .entropy_i,</pre>
<pre style="margin:0; padding:0 ">    // we enable ping testing as soon as the config</pre>
<pre style="margin:0; padding:0 ">    // regs have been locked</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .en_i               ( reg2hw_wrap.config_locked    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .alert_en_i         ( reg2hw_wrap.alert_en         ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .ping_timeout_cyc_i ( reg2hw_wrap.ping_timeout_cyc ),</pre>
<pre style="margin:0; padding:0 ">    // this determines the range of the randomly generated</pre>
<pre style="margin:0; padding:0 ">    // wait period between ping. maximum mask width is PING_CNT_DW.</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wait_cyc_mask_i    ( PING_CNT_DW'(24'hFFFFFF)     ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .alert_ping_en_o    ( alert_ping_en                ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .esc_ping_en_o      ( esc_ping_en                  ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .alert_ping_ok_i    ( alert_ping_ok                ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .esc_ping_ok_i      ( esc_ping_ok                  ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .alert_ping_fail_o  ( loc_alert_trig[0]            ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .esc_ping_fail_o    ( loc_alert_trig[1]            )</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  /////////////////////</pre>
<pre style="margin:0; padding:0 ">  // Alert Receivers //</pre>
<pre style="margin:0; padding:0 ">  /////////////////////</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [NAlerts-1:0] alert_integfail;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [NAlerts-1:0] alert_trig;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Target interrupt notification</pre>
<pre id="id98" style="background-color: #FFB6C1; margin:0; padding:0 ">  for (genvar k = 0 ; k < NAlerts ; k++) begin : gen_alerts</pre>
<pre id="id99" style="background-color: #FFB6C1; margin:0; padding:0 ">    prim_alert_receiver #(</pre>
<pre id="id100" style="background-color: #FFB6C1; margin:0; padding:0 ">      .AsyncOn(AsyncOn[k])</pre>
<pre id="id101" style="background-color: #FFB6C1; margin:0; padding:0 ">    ) i_alert_receiver (</pre>
<pre id="id102" style="background-color: #FFB6C1; margin:0; padding:0 ">      .clk_i                              ,</pre>
<pre id="id103" style="background-color: #FFB6C1; margin:0; padding:0 ">      .rst_ni                             ,</pre>
<pre id="id104" style="background-color: #FFB6C1; margin:0; padding:0 ">      .ping_en_i    ( alert_ping_en[k]   ),</pre>
<pre id="id105" style="background-color: #FFB6C1; margin:0; padding:0 ">      .ping_ok_o    ( alert_ping_ok[k]   ),</pre>
<pre id="id106" style="background-color: #FFB6C1; margin:0; padding:0 ">      .integ_fail_o ( alert_integfail[k] ),</pre>
<pre id="id107" style="background-color: #FFB6C1; margin:0; padding:0 ">      .alert_o      ( alert_trig[k]      ),</pre>
<pre id="id108" style="background-color: #FFB6C1; margin:0; padding:0 ">      .alert_rx_o   ( alert_rx_o[k]      ),</pre>
<pre id="id109" style="background-color: #FFB6C1; margin:0; padding:0 ">      .alert_tx_i   ( alert_tx_i[k]      )</pre>
<pre style="margin:0; padding:0 ">    );</pre>
<pre style="margin:0; padding:0 ">  end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign loc_alert_trig[2] = |(reg2hw_wrap.alert_en & alert_integfail);</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  ///////////////////////////////////////</pre>
<pre style="margin:0; padding:0 ">  // Set alert cause bits and classify //</pre>
<pre style="margin:0; padding:0 ">  ///////////////////////////////////////</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  alert_handler_class i_class (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .alert_trig_i      ( alert_trig                  ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .loc_alert_trig_i  ( loc_alert_trig              ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .alert_en_i        ( reg2hw_wrap.alert_en        ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .loc_alert_en_i    ( reg2hw_wrap.loc_alert_en    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .alert_class_i     ( reg2hw_wrap.alert_class     ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .loc_alert_class_i ( reg2hw_wrap.loc_alert_class ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .alert_cause_o     ( hw2reg_wrap.alert_cause     ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .loc_alert_cause_o ( hw2reg_wrap.loc_alert_cause ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .class_trig_o      ( hw2reg_wrap.class_trig      )</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  ////////////////////////////////////</pre>
<pre style="margin:0; padding:0 ">  // Escalation Handling of Classes //</pre>
<pre style="margin:0; padding:0 ">  ////////////////////////////////////</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [N_CLASSES-1:0] class_accum_trig;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [N_CLASSES-1:0][N_ESC_SEV-1:0] class_esc_sig_en;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre id="id138" style="background-color: #FFB6C1; margin:0; padding:0 ">  for (genvar k = 0; k < N_CLASSES; k++) begin : gen_classes</pre>
<pre id="id139" style="background-color: #FFB6C1; margin:0; padding:0 ">    alert_handler_accu i_accu (</pre>
<pre id="id140" style="background-color: #FFB6C1; margin:0; padding:0 ">      .clk_i,</pre>
<pre id="id141" style="background-color: #FFB6C1; margin:0; padding:0 ">      .rst_ni,</pre>
<pre id="id142" style="background-color: #FFB6C1; margin:0; padding:0 ">      .class_en_i   ( reg2hw_wrap.class_en[k]           ),</pre>
<pre id="id143" style="background-color: #FFB6C1; margin:0; padding:0 ">      .clr_i        ( reg2hw_wrap.class_clr[k]          ),</pre>
<pre id="id144" style="background-color: #FFB6C1; margin:0; padding:0 ">      .class_trig_i ( hw2reg_wrap.class_trig[k]         ),</pre>
<pre id="id145" style="background-color: #FFB6C1; margin:0; padding:0 ">      .thresh_i     ( reg2hw_wrap.class_accum_thresh[k] ),</pre>
<pre id="id146" style="background-color: #FFB6C1; margin:0; padding:0 ">      .accu_cnt_o   ( hw2reg_wrap.class_accum_cnt[k]    ),</pre>
<pre id="id147" style="background-color: #FFB6C1; margin:0; padding:0 ">      .accu_trig_o  ( class_accum_trig[k]               )</pre>
<pre style="margin:0; padding:0 ">    );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre id="id150" style="background-color: #FFB6C1; margin:0; padding:0 ">    alert_handler_esc_timer i_esc_timer (</pre>
<pre id="id151" style="background-color: #FFB6C1; margin:0; padding:0 ">      .clk_i,</pre>
<pre id="id152" style="background-color: #FFB6C1; margin:0; padding:0 ">      .rst_ni,</pre>
<pre id="id153" style="background-color: #FFB6C1; margin:0; padding:0 ">      .en_i             ( reg2hw_wrap.class_en[k]          ),</pre>
<pre style="margin:0; padding:0 ">      // this clear does not apply to interrupts</pre>
<pre id="id155" style="background-color: #FFB6C1; margin:0; padding:0 ">      .clr_i            ( reg2hw_wrap.class_clr[k]         ),</pre>
<pre style="margin:0; padding:0 ">      // an interrupt enables the timeout</pre>
<pre id="id157" style="background-color: #FFB6C1; margin:0; padding:0 ">      .timeout_en_i     ( irq[k]                           ),</pre>
<pre id="id158" style="background-color: #FFB6C1; margin:0; padding:0 ">      .accum_trig_i     ( class_accum_trig[k]              ),</pre>
<pre id="id159" style="background-color: #FFB6C1; margin:0; padding:0 ">      .timeout_cyc_i    ( reg2hw_wrap.class_timeout_cyc[k] ),</pre>
<pre id="id160" style="background-color: #FFB6C1; margin:0; padding:0 ">      .esc_en_i         ( reg2hw_wrap.class_esc_en[k]      ),</pre>
<pre id="id161" style="background-color: #FFB6C1; margin:0; padding:0 ">      .esc_map_i        ( reg2hw_wrap.class_esc_map[k]     ),</pre>
<pre id="id162" style="background-color: #FFB6C1; margin:0; padding:0 ">      .phase_cyc_i      ( reg2hw_wrap.class_phase_cyc[k]   ),</pre>
<pre id="id163" style="background-color: #FFB6C1; margin:0; padding:0 ">      .esc_trig_o       ( hw2reg_wrap.class_esc_trig[k]    ),</pre>
<pre id="id164" style="background-color: #FFB6C1; margin:0; padding:0 ">      .esc_cnt_o        ( hw2reg_wrap.class_esc_cnt[k]     ),</pre>
<pre id="id165" style="background-color: #FFB6C1; margin:0; padding:0 ">      .esc_state_o      ( hw2reg_wrap.class_esc_state[k]   ),</pre>
<pre id="id166" style="background-color: #FFB6C1; margin:0; padding:0 ">      .esc_sig_en_o     ( class_esc_sig_en[k]              )</pre>
<pre style="margin:0; padding:0 ">    );</pre>
<pre style="margin:0; padding:0 ">  end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  ////////////////////////</pre>
<pre style="margin:0; padding:0 ">  // Escalation Senders //</pre>
<pre style="margin:0; padding:0 ">  ////////////////////////</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [N_ESC_SEV-1:0] esc_sig_en;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [N_ESC_SEV-1:0] esc_integfail;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [N_ESC_SEV-1:0][N_CLASSES-1:0] esc_sig_en_trsp;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre id="id178" style="background-color: #FFB6C1; margin:0; padding:0 ">  for (genvar k = 0; k < N_ESC_SEV; k++) begin : gen_esc_sev</pre>
<pre id="id179" style="background-color: #FFB6C1; margin:0; padding:0 ">    for (genvar j = 0; j < N_CLASSES; j++) begin : gen_transp</pre>
<pre id="id180" style="background-color: #FFB6C1; margin:0; padding:0 ">      assign esc_sig_en_trsp[k][j] = class_esc_sig_en[j][k];</pre>
<pre style="margin:0; padding:0 ">    end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre id="id183" style="background-color: #FFB6C1; margin:0; padding:0 ">    assign esc_sig_en[k] = |esc_sig_en_trsp[k];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre id="id185" style="background-color: #FFB6C1; margin:0; padding:0 ">    prim_esc_sender i_esc_sender (</pre>
<pre id="id186" style="background-color: #FFB6C1; margin:0; padding:0 ">      .clk_i,</pre>
<pre id="id187" style="background-color: #FFB6C1; margin:0; padding:0 ">      .rst_ni,</pre>
<pre id="id188" style="background-color: #FFB6C1; margin:0; padding:0 ">      .ping_en_i    ( esc_ping_en[k]   ),</pre>
<pre id="id189" style="background-color: #FFB6C1; margin:0; padding:0 ">      .ping_ok_o    ( esc_ping_ok[k]   ),</pre>
<pre id="id190" style="background-color: #FFB6C1; margin:0; padding:0 ">      .integ_fail_o ( esc_integfail[k] ),</pre>
<pre id="id191" style="background-color: #FFB6C1; margin:0; padding:0 ">      .esc_en_i     ( esc_sig_en[k]    ),</pre>
<pre id="id192" style="background-color: #FFB6C1; margin:0; padding:0 ">      .esc_rx_i     ( esc_rx_i[k]      ),</pre>
<pre id="id193" style="background-color: #FFB6C1; margin:0; padding:0 ">      .esc_tx_o     ( esc_tx_o[k]      )</pre>
<pre style="margin:0; padding:0 ">    );</pre>
<pre style="margin:0; padding:0 ">  end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign loc_alert_trig[3] = |esc_integfail;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  ////////////////</pre>
<pre style="margin:0; padding:0 ">  // Assertions //</pre>
<pre style="margin:0; padding:0 ">  ////////////////</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // check whether all outputs have a good known state after reset</pre>
<pre style="margin:0; padding:0 ">  `ASSERT_KNOWN(TlDValidKnownO_A, tl_o.d_valid, clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 ">  `ASSERT_KNOWN(TlAReadyKnownO_A, tl_o.a_ready, clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 ">  `ASSERT_KNOWN(IrqAKnownO_A, intr_classa_o, clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 ">  `ASSERT_KNOWN(IrqBKnownO_A, intr_classb_o, clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 ">  `ASSERT_KNOWN(IrqCKnownO_A, intr_classc_o, clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 ">  `ASSERT_KNOWN(IrqDKnownO_A, intr_classd_o, clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 ">  `ASSERT_KNOWN(CrashdumpKnownO_A, crashdump_o, clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 ">  `ASSERT_KNOWN(AckPKnownO_A, alert_rx_o, clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 ">  `ASSERT_KNOWN(EscPKnownO_A, esc_tx_o, clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // this restriction is due to specifics in the ping selection mechanism</pre>
<pre style="margin:0; padding:0 ">  `ASSERT_INIT(CheckNAlerts,   NAlerts  < (256 - N_CLASSES))</pre>
<pre style="margin:0; padding:0 ">  `ASSERT_INIT(CheckEscCntDw,  EscCntDw  <= 32)</pre>
<pre style="margin:0; padding:0 ">  `ASSERT_INIT(CheckAccuCntDw, AccuCntDw <= 32)</pre>
<pre style="margin:0; padding:0 ">  `ASSERT_INIT(CheckNClasses,  N_CLASSES <= 8)</pre>
<pre style="margin:0; padding:0 ">  `ASSERT_INIT(CheckNEscSev,   N_ESC_SEV <= 8)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">endmodule</pre>
<pre style="margin:0; padding:0 "></pre>
</body>
</html>
