Warning (10268): Verilog HDL information at down_counter.sv(20): always construct contains both blocking and non-blocking assignments File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/Counter/down_counter.sv Line: 20
Warning (10268): Verilog HDL information at back_ground_drawSquare.sv(50): always construct contains both blocking and non-blocking assignments File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/background/back_ground_drawSquare.sv Line: 50
Warning (10268): Verilog HDL information at back_ground_draw.sv(52): always construct contains both blocking and non-blocking assignments File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/background/back_ground_draw.sv Line: 52
Warning (10268): Verilog HDL information at lpf.sv(42): always construct contains both blocking and non-blocking assignments File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/KEYBOARD/lpf.sv Line: 42
Warning (10268): Verilog HDL information at byterec.sv(69): always construct contains both blocking and non-blocking assignments File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/KEYBOARD/byterec.sv Line: 69
Warning (10268): Verilog HDL information at bitrec.sv(52): always construct contains both blocking and non-blocking assignments File: C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/KEYBOARD/bitrec.sv Line: 52
