/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [3:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [3:0] celloutsig_0_12z;
  wire celloutsig_0_1z;
  wire [5:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_32z;
  wire [7:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_55z;
  wire celloutsig_0_5z;
  wire celloutsig_0_68z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire [8:0] celloutsig_0_9z;
  wire [15:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire [2:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [2:0] celloutsig_1_18z;
  wire [7:0] celloutsig_1_19z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  wire [3:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_22z = ~celloutsig_0_3z[6];
  assign celloutsig_1_3z = ~celloutsig_1_14z;
  assign celloutsig_1_10z = ~celloutsig_1_4z;
  assign celloutsig_1_16z = ~celloutsig_1_11z[1];
  assign celloutsig_0_1z = ~celloutsig_0_0z[0];
  assign celloutsig_0_24z = ~celloutsig_0_6z;
  assign celloutsig_0_32z = ~celloutsig_0_5z;
  assign celloutsig_0_6z = celloutsig_0_22z ^ celloutsig_0_1z;
  assign celloutsig_0_68z = celloutsig_0_40z ^ celloutsig_0_3z[6];
  assign celloutsig_1_14z = celloutsig_1_0z[0] ^ celloutsig_1_0z[10];
  assign celloutsig_1_17z = celloutsig_1_0z[15] ^ celloutsig_1_0z[0];
  assign celloutsig_1_5z = celloutsig_1_0z[8] ^ celloutsig_1_3z;
  assign celloutsig_0_10z = celloutsig_0_32z ^ celloutsig_0_6z;
  assign celloutsig_0_40z = celloutsig_0_9z[1] ^ in_data[63];
  assign celloutsig_0_41z = celloutsig_0_10z ^ celloutsig_0_24z;
  reg [12:0] _15_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[0])
    if (clkin_data[0]) _15_ <= 13'h0000;
    else _15_ <= { in_data[10:5], celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_41z, celloutsig_0_55z };
  assign out_data[44:32] = _15_;
  assign celloutsig_0_5z = in_data[57] & ~(celloutsig_0_3z[0]);
  assign celloutsig_0_55z = celloutsig_0_24z & ~(celloutsig_0_21z);
  assign celloutsig_1_4z = celloutsig_1_3z & ~(celloutsig_1_3z);
  assign celloutsig_0_21z = celloutsig_0_0z[2] & ~(celloutsig_0_20z[1]);
  assign celloutsig_0_0z = - in_data[93:90];
  assign celloutsig_1_0z = - in_data[177:162];
  assign celloutsig_0_7z = - { celloutsig_0_0z[2:0], celloutsig_0_5z };
  assign celloutsig_1_6z = - { celloutsig_1_0z[14:12], celloutsig_1_4z, celloutsig_1_14z, celloutsig_1_5z };
  assign celloutsig_1_9z = - { celloutsig_1_6z[1], celloutsig_1_14z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_1_11z = - { celloutsig_1_6z[4:3], celloutsig_1_10z };
  assign celloutsig_1_15z = - { celloutsig_1_0z[4:3], celloutsig_1_3z };
  assign celloutsig_1_18z = - { celloutsig_1_9z[3], celloutsig_1_10z, celloutsig_1_5z };
  assign celloutsig_0_9z = - { in_data[26:23], celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_1_19z = - { celloutsig_1_18z[2:1], celloutsig_1_15z, celloutsig_1_17z, celloutsig_1_16z, celloutsig_1_10z };
  assign celloutsig_0_12z = - { in_data[7:5], celloutsig_0_5z };
  assign celloutsig_0_20z = - { celloutsig_0_3z[7:3], celloutsig_0_1z };
  assign celloutsig_0_3z = - in_data[76:69];
  assign { out_data[130:128], out_data[103:96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_68z };
endmodule
