library ieee;
use ieee.std_logic_1164.all;

entity number_splitter_tb is
end;

architecture number_splitter_tb_arch of number_splitter_tb is
	
	signal number_in: std_logic_vector(22 downto 0) := (others => '0');
	signal sign_out: std_logic;
	signal exp_out: std_logic_vector(5 downto 0) := (others => '0');
	signal mant_out: std_logic_vector(15 downto 0) := (others => '0');

	
	component number_splitter is
		generic(
			TOTAL_BITS:natural := 23;
			EXP_BITS:natural := 6);
		port (

			number_in: in std_logic_vector(TOTAL_BITS-1 downto 0);
			sign_out: out std_logic;
			exp_out: out std_logic_vector(EXP_BITS-1 downto 0);
			mant_out: out std_logic_vector(TOTAL_BITS - EXP_BITS - 2 downto 0)
		);
	end component;

begin
	number_splitter_map: number_splitter port map(
			number_in => number_in,
			sign_out => sign_out,
			exp_out => exp_out,
			mant_out => mant_out
		);
	
		
end architecture;		
