Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat Jan  4 12:14:37 2025
| Host         : c01 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_design_analysis -logic_level_distribution -of_timing_paths [get_timing_paths -max_paths 10000 -slack_lesser_than 0] -file level0_wrapper_phys_opt_loop_violation.rpt
| Design       : level0_wrapper
| Device       : xcu55c
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Logic Level Distribution

1. Logic Level Distribution
---------------------------

+------------------------------+-------------+-----+-----+-----+------+------+-----+
|        End Point Clock       | Requirement |  6  |  8  |  9  |  10  |  11  |  12 |
+------------------------------+-------------+-----+-----+-----+------+------+-----+
| clk_kernel_00_unbuffered_net | 4.545ns     | 672 | 160 | 256 | 4825 | 3775 | 312 |
+------------------------------+-------------+-----+-----+-----+------+------+-----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 10000 paths


