# Reading C:/intelFPGA/17.0/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do DE1_SoC_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/casey/OneDrive/Documents/Spring\ 20/EE\ 371/Lab6/371Lab6 {C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/CLOCK25_PLL.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:30 on Jun 04,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6" C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/CLOCK25_PLL.vo 
# ** Error: (vlog-7) Failed to open design unit file "C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/CLOCK25_PLL.vo" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 20:06:30 on Jun 04,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./DE1_SoC_run_msim_rtl_verilog.do line 8
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+C:/Users/casey/OneDrive/Documents/Spring\ 20/EE\ 371/Lab6/371Lab6 {C:/Users/casey/OneDrive/Documents/Spring 20/E..."
vlog -reportprogress 300 -work work {C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/VGA_manager.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:39 on Jun 04,2020
# vlog -reportprogress 300 -work work C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/VGA_manager.sv 
# -- Compiling module VGA_manager
# -- Compiling module VGA_manager_testbench
# 
# Top level modules:
# 	VGA_manager_testbench
# End time: 20:06:39 on Jun 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.VGA_manager_testbench
# vsim work.VGA_manager_testbench 
# Start time: 20:06:43 on Jun 04,2020
# Loading sv_std.std
# Loading work.VGA_manager_testbench
# Loading work.VGA_manager
add wave -position end  sim:/VGA_manager_testbench/dut/clk
add wave -position end  sim:/VGA_manager_testbench/dut/reset
add wave -position end  sim:/VGA_manager_testbench/dut/x
add wave -position end  sim:/VGA_manager_testbench/dut/y
add wave -position end  sim:/VGA_manager_testbench/dut/r
add wave -position end  sim:/VGA_manager_testbench/dut/g
add wave -position end  sim:/VGA_manager_testbench/dut/b
add wave -position end  sim:/VGA_manager_testbench/dut/bird_template
add wave -position end  sim:/VGA_manager_testbench/dut/bird_color
run -all
# ** Note: $stop    : C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/VGA_manager.sv(138)
#    Time: 21550 ps  Iteration: 1  Instance: /VGA_manager_testbench
# Break in Module VGA_manager_testbench at C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/VGA_manager.sv line 138
quit -sim
# End time: 20:10:51 on Jun 04,2020, Elapsed time: 0:04:08
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/VGA_manager.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:10:54 on Jun 04,2020
# vlog -reportprogress 300 -work work C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/VGA_manager.sv 
# -- Compiling module VGA_manager
# -- Compiling module VGA_manager_testbench
# 
# Top level modules:
# 	VGA_manager_testbench
# End time: 20:10:54 on Jun 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.VGA_manager_testbench
# vsim work.VGA_manager_testbench 
# Start time: 20:10:56 on Jun 04,2020
# Loading sv_std.std
# Loading work.VGA_manager_testbench
# Loading work.VGA_manager
add wave -position end  sim:/VGA_manager_testbench/dut/bird_template
add wave -position end  sim:/VGA_manager_testbench/dut/bird_color
run -all
# ** Note: $stop    : C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/VGA_manager.sv(138)
#    Time: 21550 ps  Iteration: 1  Instance: /VGA_manager_testbench
# Break in Module VGA_manager_testbench at C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/VGA_manager.sv line 138
restart -f
add wave -position end  sim:/VGA_manager_testbench/x
add wave -position end  sim:/VGA_manager_testbench/y
add wave -position end  sim:/VGA_manager_testbench/r
add wave -position end  sim:/VGA_manager_testbench/g
add wave -position end  sim:/VGA_manager_testbench/b
run -all
# ** Note: $stop    : C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/VGA_manager.sv(138)
#    Time: 21550 ps  Iteration: 1  Instance: /VGA_manager_testbench
# Break in Module VGA_manager_testbench at C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/VGA_manager.sv line 138
# End time: 20:12:50 on Jun 04,2020, Elapsed time: 0:01:54
# Errors: 0, Warnings: 0
