// Seed: 888914999
module module_0;
  assign id_1 = 1 ? 1'b0 : 1;
  always @(id_1) begin
    id_1 <= 1;
  end
  assign id_1 = 1;
  wire id_2;
  always force id_2 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_3[1] = id_3[1];
  assign id_3[1] = "";
  module_0(); id_7(
      .id_0(""), .id_1(id_6 == 1)
  );
  logic [7:0] id_8 = id_3;
endmodule
