library verilog;
use verilog.vl_types.all;
entity HILO is
    port(
        HII             : in     vl_logic_vector(31 downto 0);
        LOI             : in     vl_logic_vector(31 downto 0);
        HIO             : out    vl_logic_vector(31 downto 0);
        LOO             : out    vl_logic_vector(31 downto 0);
        clk             : in     vl_logic;
        rst             : in     vl_logic
    );
end HILO;
