{
	"version": "1.0",
	"modules": {
		"jesd204b": {
			"proto_instances": {
				"/PS/axi_interconnect_ad9144/M00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M00_ACLK"},
						"ARADDR": { "actual": "M00_AXI_araddr[31:0]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARPROT": { "actual": "M00_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M00_AXI_arready"},
						"ARVALID": { "actual": "M00_AXI_arvalid"},
						"AWADDR": { "actual": "M00_AXI_awaddr[31:0]"},
						"AWPROT": { "actual": "M00_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M00_AXI_awready"},
						"AWVALID": { "actual": "M00_AXI_awvalid"},
						"BREADY": { "actual": "M00_AXI_bready"},
						"BRESP": { "actual": "M00_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M00_AXI_bvalid"},
						"RDATA": { "actual": "M00_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M00_AXI_rready"},
						"RRESP": { "actual": "M00_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M00_AXI_rvalid"},
						"WDATA": { "actual": "M00_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M00_AXI_wready"},
						"WSTRB": { "actual": "M00_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M00_AXI_wvalid"}
					}
				},
				"/PS/axi_interconnect_ad9144/M01_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M01_ACLK"},
						"ARADDR": { "actual": "M01_AXI_araddr[63:32]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARPROT": { "actual": "M01_AXI_arprot[5:3]"},
						"ARREADY": { "actual": "M01_AXI_arready"},
						"ARVALID": { "actual": "M01_AXI_arvalid"},
						"AWADDR": { "actual": "M01_AXI_awaddr[63:32]"},
						"AWPROT": { "actual": "M01_AXI_awprot[5:3]"},
						"AWREADY": { "actual": "M01_AXI_awready"},
						"AWVALID": { "actual": "M01_AXI_awvalid"},
						"BREADY": { "actual": "M01_AXI_bready"},
						"BRESP": { "actual": "M01_AXI_bresp[3:2]"},
						"BVALID": { "actual": "M01_AXI_bvalid"},
						"RDATA": { "actual": "M01_AXI_rdata[63:32]"},
						"RREADY": { "actual": "M01_AXI_rready"},
						"RRESP": { "actual": "M01_AXI_rresp[3:2]"},
						"RVALID": { "actual": "M01_AXI_rvalid"},
						"WDATA": { "actual": "M01_AXI_wdata[63:32]"},
						"WREADY": { "actual": "M01_AXI_wready"},
						"WSTRB": { "actual": "M01_AXI_wstrb[7:4]"},
						"WVALID": { "actual": "M01_AXI_wvalid"}
					}
				},
				"/PS/axi_interconnect_ad9144/M02_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M02_ACLK"},
						"ARADDR": { "actual": "M02_AXI_araddr[95:64]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARPROT": { "actual": "M02_AXI_arprot[8:6]"},
						"ARREADY": { "actual": "M02_AXI_arready"},
						"ARVALID": { "actual": "M02_AXI_arvalid"},
						"AWADDR": { "actual": "M02_AXI_awaddr[95:64]"},
						"AWPROT": { "actual": "M02_AXI_awprot[8:6]"},
						"AWREADY": { "actual": "M02_AXI_awready"},
						"AWVALID": { "actual": "M02_AXI_awvalid"},
						"BREADY": { "actual": "M02_AXI_bready"},
						"BRESP": { "actual": "M02_AXI_bresp[5:4]"},
						"BVALID": { "actual": "M02_AXI_bvalid"},
						"RDATA": { "actual": "M02_AXI_rdata[95:64]"},
						"RREADY": { "actual": "M02_AXI_rready"},
						"RRESP": { "actual": "M02_AXI_rresp[5:4]"},
						"RVALID": { "actual": "M02_AXI_rvalid"},
						"WDATA": { "actual": "M02_AXI_wdata[95:64]"},
						"WREADY": { "actual": "M02_AXI_wready"},
						"WSTRB": { "actual": "M02_AXI_wstrb[11:8]"},
						"WVALID": { "actual": "M02_AXI_wvalid"}
					}
				},
				"/PS/axi_interconnect_ad9144/M03_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M03_ACLK"},
						"ARADDR": { "actual": "M03_AXI_araddr[127:96]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARREADY": { "actual": "M03_AXI_arready"},
						"ARVALID": { "actual": "M03_AXI_arvalid"},
						"AWADDR": { "actual": "M03_AXI_awaddr[127:96]"},
						"AWREADY": { "actual": "M03_AXI_awready"},
						"AWVALID": { "actual": "M03_AXI_awvalid"},
						"BREADY": { "actual": "M03_AXI_bready"},
						"BRESP": { "actual": "M03_AXI_bresp[7:6]"},
						"BVALID": { "actual": "M03_AXI_bvalid"},
						"RDATA": { "actual": "M03_AXI_rdata[127:96]"},
						"RREADY": { "actual": "M03_AXI_rready"},
						"RRESP": { "actual": "M03_AXI_rresp[7:6]"},
						"RVALID": { "actual": "M03_AXI_rvalid"},
						"WDATA": { "actual": "M03_AXI_wdata[127:96]"},
						"WREADY": { "actual": "M03_AXI_wready"},
						"WSTRB": { "actual": "M03_AXI_wstrb[15:12]"},
						"WVALID": { "actual": "M03_AXI_wvalid"}
					}
				},
				"/PS/axi_interconnect_ad9144/M04_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M04_ACLK"},
						"ARADDR": { "actual": "M04_AXI_araddr[159:128]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARREADY": { "actual": "M04_AXI_arready"},
						"ARVALID": { "actual": "M04_AXI_arvalid"},
						"AWADDR": { "actual": "M04_AXI_awaddr[159:128]"},
						"AWREADY": { "actual": "M04_AXI_awready"},
						"AWVALID": { "actual": "M04_AXI_awvalid"},
						"BREADY": { "actual": "M04_AXI_bready"},
						"BRESP": { "actual": "M04_AXI_bresp[9:8]"},
						"BVALID": { "actual": "M04_AXI_bvalid"},
						"RDATA": { "actual": "M04_AXI_rdata[159:128]"},
						"RREADY": { "actual": "M04_AXI_rready"},
						"RRESP": { "actual": "M04_AXI_rresp[9:8]"},
						"RVALID": { "actual": "M04_AXI_rvalid"},
						"WDATA": { "actual": "M04_AXI_wdata[159:128]"},
						"WREADY": { "actual": "M04_AXI_wready"},
						"WVALID": { "actual": "M04_AXI_wvalid"}
					}
				},
				"/PS/axi_interconnect_ad9144/S00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S00_ACLK"},
						"ARADDR": { "actual": "S00_AXI_araddr[31:0]"},
						"ARBURST": { "actual": "S00_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S00_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARID": { "actual": "S00_AXI_arid[15:0]"},
						"ARLEN": { "actual": "S00_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S00_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "S00_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "S00_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "S00_AXI_arready"},
						"ARSIZE": { "actual": "S00_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "S00_AXI_arvalid"},
						"AWADDR": { "actual": "S00_AXI_awaddr[31:0]"},
						"AWBURST": { "actual": "S00_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S00_AXI_awcache[3:0]"},
						"AWID": { "actual": "S00_AXI_awid[15:0]"},
						"AWLEN": { "actual": "S00_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S00_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "S00_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "S00_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "S00_AXI_awready"},
						"AWSIZE": { "actual": "S00_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "S00_AXI_awvalid"},
						"BID": { "actual": "S00_AXI_bid[15:0]"},
						"BREADY": { "actual": "S00_AXI_bready"},
						"BRESP": { "actual": "S00_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S00_AXI_bvalid"},
						"RDATA": { "actual": "S00_AXI_rdata[31:0]"},
						"RID": { "actual": "S00_AXI_rid[15:0]"},
						"RLAST": { "actual": "S00_AXI_rlast"},
						"RREADY": { "actual": "S00_AXI_rready"},
						"RRESP": { "actual": "S00_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S00_AXI_rvalid"},
						"WDATA": { "actual": "S00_AXI_wdata[31:0]"},
						"WLAST": { "actual": "S00_AXI_wlast"},
						"WREADY": { "actual": "S00_AXI_wready"},
						"WSTRB": { "actual": "S00_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "S00_AXI_wvalid"}
					}
				},
				"/PS/axi_interconnect_ad9144/m00_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[31:0]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARPROT": { "actual": "M_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"AWADDR": { "actual": "M_AXI_awaddr[31:0]"},
						"AWPROT": { "actual": "M_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"RDATA": { "actual": "M_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_rvalid"},
						"WDATA": { "actual": "M_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/PS/axi_interconnect_ad9144/m00_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[31:0]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARPROT": { "actual": "S_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"AWADDR": { "actual": "S_AXI_awaddr[31:0]"},
						"AWPROT": { "actual": "S_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"RDATA": { "actual": "S_AXI_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_rvalid"},
						"WDATA": { "actual": "S_AXI_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/PS/axi_interconnect_ad9144/m01_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[63:32]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARPROT": { "actual": "M_AXI_arprot[5:3]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"AWADDR": { "actual": "M_AXI_awaddr[63:32]"},
						"AWPROT": { "actual": "M_AXI_awprot[5:3]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[3:2]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"RDATA": { "actual": "M_AXI_rdata[63:32]"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[3:2]"},
						"RVALID": { "actual": "M_AXI_rvalid"},
						"WDATA": { "actual": "M_AXI_wdata[63:32]"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[7:4]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/PS/axi_interconnect_ad9144/m01_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[63:32]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARPROT": { "actual": "S_AXI_arprot[5:3]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"AWADDR": { "actual": "S_AXI_awaddr[63:32]"},
						"AWPROT": { "actual": "S_AXI_awprot[5:3]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[3:2]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"RDATA": { "actual": "S_AXI_rdata[63:32]"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[3:2]"},
						"RVALID": { "actual": "S_AXI_rvalid"},
						"WDATA": { "actual": "S_AXI_wdata[63:32]"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[7:4]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/PS/axi_interconnect_ad9144/m02_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[95:64]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARPROT": { "actual": "M_AXI_arprot[8:6]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"AWADDR": { "actual": "M_AXI_awaddr[95:64]"},
						"AWPROT": { "actual": "M_AXI_awprot[8:6]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[5:4]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"RDATA": { "actual": "M_AXI_rdata[95:64]"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[5:4]"},
						"RVALID": { "actual": "M_AXI_rvalid"},
						"WDATA": { "actual": "M_AXI_wdata[95:64]"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[11:8]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/PS/axi_interconnect_ad9144/m02_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[95:64]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARPROT": { "actual": "S_AXI_arprot[8:6]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"AWADDR": { "actual": "S_AXI_awaddr[95:64]"},
						"AWPROT": { "actual": "S_AXI_awprot[8:6]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[5:4]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"RDATA": { "actual": "S_AXI_rdata[95:64]"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[5:4]"},
						"RVALID": { "actual": "S_AXI_rvalid"},
						"WDATA": { "actual": "S_AXI_wdata[95:64]"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[11:8]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/PS/axi_interconnect_ad9144/m03_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[127:96]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"AWADDR": { "actual": "M_AXI_awaddr[127:96]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[7:6]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"RDATA": { "actual": "M_AXI_rdata[127:96]"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[7:6]"},
						"RVALID": { "actual": "M_AXI_rvalid"},
						"WDATA": { "actual": "M_AXI_wdata[127:96]"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[15:12]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/PS/axi_interconnect_ad9144/m03_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[127:96]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"AWADDR": { "actual": "S_AXI_awaddr[127:96]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[7:6]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"RDATA": { "actual": "S_AXI_rdata[127:96]"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[7:6]"},
						"RVALID": { "actual": "S_AXI_rvalid"},
						"WDATA": { "actual": "S_AXI_wdata[127:96]"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[15:12]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/PS/axi_interconnect_ad9144/m04_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[159:128]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"AWADDR": { "actual": "M_AXI_awaddr[159:128]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[9:8]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"RDATA": { "actual": "M_AXI_rdata[159:128]"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[9:8]"},
						"RVALID": { "actual": "M_AXI_rvalid"},
						"WDATA": { "actual": "M_AXI_wdata[159:128]"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/PS/axi_interconnect_ad9144/m04_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[159:128]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"AWADDR": { "actual": "S_AXI_awaddr[159:128]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[9:8]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"RDATA": { "actual": "S_AXI_rdata[159:128]"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[9:8]"},
						"RVALID": { "actual": "S_AXI_rvalid"},
						"WDATA": { "actual": "S_AXI_wdata[159:128]"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/PS/axi_interconnect_ad9144/s00_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[31:0]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARPROT": { "actual": "M_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"AWADDR": { "actual": "M_AXI_awaddr[31:0]"},
						"AWPROT": { "actual": "M_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"RDATA": { "actual": "M_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_rvalid"},
						"WDATA": { "actual": "M_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/PS/axi_interconnect_ad9144/s00_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[31:0]"},
						"ARBURST": { "actual": "S_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARID": { "actual": "S_AXI_arid[15:0]"},
						"ARLEN": { "actual": "S_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "S_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "S_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"AWADDR": { "actual": "S_AXI_awaddr[31:0]"},
						"AWBURST": { "actual": "S_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S_AXI_awcache[3:0]"},
						"AWID": { "actual": "S_AXI_awid[15:0]"},
						"AWLEN": { "actual": "S_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "S_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "S_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BID": { "actual": "S_AXI_bid[15:0]"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"RDATA": { "actual": "S_AXI_rdata[31:0]"},
						"RID": { "actual": "S_AXI_rid[15:0]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_rvalid"},
						"WDATA": { "actual": "S_AXI_wdata[31:0]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/PS/axi_interconnect_ad9144/s00_couplers/auto_ds/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "m_axi_araddr"},
						"ARBURST": { "actual": "m_axi_arburst"},
						"ARCACHE": { "actual": "m_axi_arcache"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "m_axi_arlen"},
						"ARLOCK": { "actual": "m_axi_arlock"},
						"ARPROT": { "actual": "m_axi_arprot"},
						"ARQOS": { "actual": "m_axi_arqos"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARREGION": { "actual": "m_axi_arregion"},
						"ARSIZE": { "actual": "m_axi_arsize"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"AWADDR": { "actual": "m_axi_awaddr"},
						"AWBURST": { "actual": "m_axi_awburst"},
						"AWCACHE": { "actual": "m_axi_awcache"},
						"AWLEN": { "actual": "m_axi_awlen"},
						"AWLOCK": { "actual": "m_axi_awlock"},
						"AWPROT": { "actual": "m_axi_awprot"},
						"AWQOS": { "actual": "m_axi_awqos"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWREGION": { "actual": "m_axi_awregion"},
						"AWSIZE": { "actual": "m_axi_awsize"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"RDATA": { "actual": "m_axi_rdata"},
						"RLAST": { "actual": "m_axi_rlast"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp"},
						"RVALID": { "actual": "m_axi_rvalid"},
						"WDATA": { "actual": "m_axi_wdata"},
						"WLAST": { "actual": "m_axi_wlast"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/PS/axi_interconnect_ad9144/s00_couplers/auto_ds/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr"},
						"ARBURST": { "actual": "s_axi_arburst"},
						"ARCACHE": { "actual": "s_axi_arcache"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARID": { "actual": "s_axi_arid"},
						"ARLEN": { "actual": "s_axi_arlen"},
						"ARLOCK": { "actual": "s_axi_arlock"},
						"ARPROT": { "actual": "s_axi_arprot"},
						"ARQOS": { "actual": "s_axi_arqos"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARREGION": { "actual": "s_axi_arregion"},
						"ARSIZE": { "actual": "s_axi_arsize"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr"},
						"AWBURST": { "actual": "s_axi_awburst"},
						"AWCACHE": { "actual": "s_axi_awcache"},
						"AWID": { "actual": "s_axi_awid"},
						"AWLEN": { "actual": "s_axi_awlen"},
						"AWLOCK": { "actual": "s_axi_awlock"},
						"AWPROT": { "actual": "s_axi_awprot"},
						"AWQOS": { "actual": "s_axi_awqos"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWREGION": { "actual": "s_axi_awregion"},
						"AWSIZE": { "actual": "s_axi_awsize"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BID": { "actual": "s_axi_bid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata"},
						"RID": { "actual": "s_axi_rid"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/PS/axi_interconnect_ad9144/s00_couplers/auto_pc/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "m_axi_araddr"},
						"ARESETN": { "actual": "aresetn"},
						"ARPROT": { "actual": "m_axi_arprot"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"AWADDR": { "actual": "m_axi_awaddr"},
						"AWPROT": { "actual": "m_axi_awprot"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"RDATA": { "actual": "m_axi_rdata"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp"},
						"RVALID": { "actual": "m_axi_rvalid"},
						"WDATA": { "actual": "m_axi_wdata"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/PS/axi_interconnect_ad9144/s00_couplers/auto_pc/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr"},
						"ARBURST": { "actual": "s_axi_arburst"},
						"ARCACHE": { "actual": "s_axi_arcache"},
						"ARESETN": { "actual": "aresetn"},
						"ARLEN": { "actual": "s_axi_arlen"},
						"ARLOCK": { "actual": "s_axi_arlock"},
						"ARPROT": { "actual": "s_axi_arprot"},
						"ARQOS": { "actual": "s_axi_arqos"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARREGION": { "actual": "s_axi_arregion"},
						"ARSIZE": { "actual": "s_axi_arsize"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr"},
						"AWBURST": { "actual": "s_axi_awburst"},
						"AWCACHE": { "actual": "s_axi_awcache"},
						"AWLEN": { "actual": "s_axi_awlen"},
						"AWLOCK": { "actual": "s_axi_awlock"},
						"AWPROT": { "actual": "s_axi_awprot"},
						"AWQOS": { "actual": "s_axi_awqos"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWREGION": { "actual": "s_axi_awregion"},
						"AWSIZE": { "actual": "s_axi_awsize"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/PS/axi_interconnect_ad9144/xbar/M00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "m_axi_araddr[39:0]"},
						"ARESETN": { "actual": "aresetn"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARREADY": { "actual": "m_axi_arready[0:0]"},
						"ARVALID": { "actual": "m_axi_arvalid[0:0]"},
						"AWADDR": { "actual": "m_axi_awaddr[39:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWREADY": { "actual": "m_axi_awready[0:0]"},
						"AWVALID": { "actual": "m_axi_awvalid[0:0]"},
						"BREADY": { "actual": "m_axi_bready[0:0]"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid[0:0]"},
						"RDATA": { "actual": "m_axi_rdata[31:0]"},
						"RREADY": { "actual": "m_axi_rready[0:0]"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid[0:0]"},
						"WDATA": { "actual": "m_axi_wdata[31:0]"},
						"WREADY": { "actual": "m_axi_wready[0:0]"},
						"WSTRB": { "actual": "m_axi_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_wvalid[0:0]"}
					}
				},
				"/PS/axi_interconnect_ad9144/xbar/M01_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "m_axi_araddr[79:40]"},
						"ARESETN": { "actual": "aresetn"},
						"ARPROT": { "actual": "m_axi_arprot[5:3]"},
						"ARREADY": { "actual": "m_axi_arready[1:1]"},
						"ARVALID": { "actual": "m_axi_arvalid[1:1]"},
						"AWADDR": { "actual": "m_axi_awaddr[79:40]"},
						"AWPROT": { "actual": "m_axi_awprot[5:3]"},
						"AWREADY": { "actual": "m_axi_awready[1:1]"},
						"AWVALID": { "actual": "m_axi_awvalid[1:1]"},
						"BREADY": { "actual": "m_axi_bready[1:1]"},
						"BRESP": { "actual": "m_axi_bresp[3:2]"},
						"BVALID": { "actual": "m_axi_bvalid[1:1]"},
						"RDATA": { "actual": "m_axi_rdata[63:32]"},
						"RREADY": { "actual": "m_axi_rready[1:1]"},
						"RRESP": { "actual": "m_axi_rresp[3:2]"},
						"RVALID": { "actual": "m_axi_rvalid[1:1]"},
						"WDATA": { "actual": "m_axi_wdata[63:32]"},
						"WREADY": { "actual": "m_axi_wready[1:1]"},
						"WSTRB": { "actual": "m_axi_wstrb[7:4]"},
						"WVALID": { "actual": "m_axi_wvalid[1:1]"}
					}
				},
				"/PS/axi_interconnect_ad9144/xbar/M02_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "m_axi_araddr[119:80]"},
						"ARESETN": { "actual": "aresetn"},
						"ARPROT": { "actual": "m_axi_arprot[8:6]"},
						"ARREADY": { "actual": "m_axi_arready[2:2]"},
						"ARVALID": { "actual": "m_axi_arvalid[2:2]"},
						"AWADDR": { "actual": "m_axi_awaddr[119:80]"},
						"AWPROT": { "actual": "m_axi_awprot[8:6]"},
						"AWREADY": { "actual": "m_axi_awready[2:2]"},
						"AWVALID": { "actual": "m_axi_awvalid[2:2]"},
						"BREADY": { "actual": "m_axi_bready[2:2]"},
						"BRESP": { "actual": "m_axi_bresp[5:4]"},
						"BVALID": { "actual": "m_axi_bvalid[2:2]"},
						"RDATA": { "actual": "m_axi_rdata[95:64]"},
						"RREADY": { "actual": "m_axi_rready[2:2]"},
						"RRESP": { "actual": "m_axi_rresp[5:4]"},
						"RVALID": { "actual": "m_axi_rvalid[2:2]"},
						"WDATA": { "actual": "m_axi_wdata[95:64]"},
						"WREADY": { "actual": "m_axi_wready[2:2]"},
						"WSTRB": { "actual": "m_axi_wstrb[11:8]"},
						"WVALID": { "actual": "m_axi_wvalid[2:2]"}
					}
				},
				"/PS/axi_interconnect_ad9144/xbar/M03_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "m_axi_araddr[159:120]"},
						"ARESETN": { "actual": "aresetn"},
						"ARPROT": { "actual": "m_axi_arprot[11:9]"},
						"ARREADY": { "actual": "m_axi_arready[3:3]"},
						"ARVALID": { "actual": "m_axi_arvalid[3:3]"},
						"AWADDR": { "actual": "m_axi_awaddr[159:120]"},
						"AWPROT": { "actual": "m_axi_awprot[11:9]"},
						"AWREADY": { "actual": "m_axi_awready[3:3]"},
						"AWVALID": { "actual": "m_axi_awvalid[3:3]"},
						"BREADY": { "actual": "m_axi_bready[3:3]"},
						"BRESP": { "actual": "m_axi_bresp[7:6]"},
						"BVALID": { "actual": "m_axi_bvalid[3:3]"},
						"RDATA": { "actual": "m_axi_rdata[127:96]"},
						"RREADY": { "actual": "m_axi_rready[3:3]"},
						"RRESP": { "actual": "m_axi_rresp[7:6]"},
						"RVALID": { "actual": "m_axi_rvalid[3:3]"},
						"WDATA": { "actual": "m_axi_wdata[127:96]"},
						"WREADY": { "actual": "m_axi_wready[3:3]"},
						"WSTRB": { "actual": "m_axi_wstrb[15:12]"},
						"WVALID": { "actual": "m_axi_wvalid[3:3]"}
					}
				},
				"/PS/axi_interconnect_ad9144/xbar/M04_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "m_axi_araddr[199:160]"},
						"ARESETN": { "actual": "aresetn"},
						"ARPROT": { "actual": "m_axi_arprot[14:12]"},
						"ARREADY": { "actual": "m_axi_arready[4:4]"},
						"ARVALID": { "actual": "m_axi_arvalid[4:4]"},
						"AWADDR": { "actual": "m_axi_awaddr[199:160]"},
						"AWPROT": { "actual": "m_axi_awprot[14:12]"},
						"AWREADY": { "actual": "m_axi_awready[4:4]"},
						"AWVALID": { "actual": "m_axi_awvalid[4:4]"},
						"BREADY": { "actual": "m_axi_bready[4:4]"},
						"BRESP": { "actual": "m_axi_bresp[9:8]"},
						"BVALID": { "actual": "m_axi_bvalid[4:4]"},
						"RDATA": { "actual": "m_axi_rdata[159:128]"},
						"RREADY": { "actual": "m_axi_rready[4:4]"},
						"RRESP": { "actual": "m_axi_rresp[9:8]"},
						"RVALID": { "actual": "m_axi_rvalid[4:4]"},
						"WDATA": { "actual": "m_axi_wdata[159:128]"},
						"WREADY": { "actual": "m_axi_wready[4:4]"},
						"WSTRB": { "actual": "m_axi_wstrb[19:16]"},
						"WVALID": { "actual": "m_axi_wvalid[4:4]"}
					}
				},
				"/PS/axi_interconnect_ad9144/xbar/S00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[39:0]"},
						"ARESETN": { "actual": "aresetn"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARREADY": { "actual": "s_axi_arready[0:0]"},
						"ARVALID": { "actual": "s_axi_arvalid[0:0]"},
						"AWADDR": { "actual": "s_axi_awaddr[39:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWREADY": { "actual": "s_axi_awready[0:0]"},
						"AWVALID": { "actual": "s_axi_awvalid[0:0]"},
						"BREADY": { "actual": "s_axi_bready[0:0]"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid[0:0]"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_rready[0:0]"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid[0:0]"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_wready[0:0]"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid[0:0]"}
					}
				},
				"/PS/axi_interconnect_ad9680/M00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M00_ACLK"},
						"ARADDR": { "actual": "M00_AXI_araddr[31:0]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARPROT": { "actual": "M00_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M00_AXI_arready"},
						"ARVALID": { "actual": "M00_AXI_arvalid"},
						"AWADDR": { "actual": "M00_AXI_awaddr[31:0]"},
						"AWPROT": { "actual": "M00_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M00_AXI_awready"},
						"AWVALID": { "actual": "M00_AXI_awvalid"},
						"BREADY": { "actual": "M00_AXI_bready"},
						"BRESP": { "actual": "M00_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M00_AXI_bvalid"},
						"RDATA": { "actual": "M00_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M00_AXI_rready"},
						"RRESP": { "actual": "M00_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M00_AXI_rvalid"},
						"WDATA": { "actual": "M00_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M00_AXI_wready"},
						"WSTRB": { "actual": "M00_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M00_AXI_wvalid"}
					}
				},
				"/PS/axi_interconnect_ad9680/M01_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M01_ACLK"},
						"ARADDR": { "actual": "M01_AXI_araddr[63:32]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARPROT": { "actual": "M01_AXI_arprot[5:3]"},
						"ARREADY": { "actual": "M01_AXI_arready"},
						"ARVALID": { "actual": "M01_AXI_arvalid"},
						"AWADDR": { "actual": "M01_AXI_awaddr[63:32]"},
						"AWPROT": { "actual": "M01_AXI_awprot[5:3]"},
						"AWREADY": { "actual": "M01_AXI_awready"},
						"AWVALID": { "actual": "M01_AXI_awvalid"},
						"BREADY": { "actual": "M01_AXI_bready"},
						"BRESP": { "actual": "M01_AXI_bresp[3:2]"},
						"BVALID": { "actual": "M01_AXI_bvalid"},
						"RDATA": { "actual": "M01_AXI_rdata[63:32]"},
						"RREADY": { "actual": "M01_AXI_rready"},
						"RRESP": { "actual": "M01_AXI_rresp[3:2]"},
						"RVALID": { "actual": "M01_AXI_rvalid"},
						"WDATA": { "actual": "M01_AXI_wdata[63:32]"},
						"WREADY": { "actual": "M01_AXI_wready"},
						"WSTRB": { "actual": "M01_AXI_wstrb[7:4]"},
						"WVALID": { "actual": "M01_AXI_wvalid"}
					}
				},
				"/PS/axi_interconnect_ad9680/M02_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M02_ACLK"},
						"ARADDR": { "actual": "M02_AXI_araddr[95:64]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARPROT": { "actual": "M02_AXI_arprot[8:6]"},
						"ARREADY": { "actual": "M02_AXI_arready"},
						"ARVALID": { "actual": "M02_AXI_arvalid"},
						"AWADDR": { "actual": "M02_AXI_awaddr[95:64]"},
						"AWPROT": { "actual": "M02_AXI_awprot[8:6]"},
						"AWREADY": { "actual": "M02_AXI_awready"},
						"AWVALID": { "actual": "M02_AXI_awvalid"},
						"BREADY": { "actual": "M02_AXI_bready"},
						"BRESP": { "actual": "M02_AXI_bresp[5:4]"},
						"BVALID": { "actual": "M02_AXI_bvalid"},
						"RDATA": { "actual": "M02_AXI_rdata[95:64]"},
						"RREADY": { "actual": "M02_AXI_rready"},
						"RRESP": { "actual": "M02_AXI_rresp[5:4]"},
						"RVALID": { "actual": "M02_AXI_rvalid"},
						"WDATA": { "actual": "M02_AXI_wdata[95:64]"},
						"WREADY": { "actual": "M02_AXI_wready"},
						"WSTRB": { "actual": "M02_AXI_wstrb[11:8]"},
						"WVALID": { "actual": "M02_AXI_wvalid"}
					}
				},
				"/PS/axi_interconnect_ad9680/M03_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M03_ACLK"},
						"ARADDR": { "actual": "M03_AXI_araddr[127:96]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARPROT": { "actual": "M03_AXI_arprot[11:9]"},
						"ARREADY": { "actual": "M03_AXI_arready"},
						"ARVALID": { "actual": "M03_AXI_arvalid"},
						"AWADDR": { "actual": "M03_AXI_awaddr[127:96]"},
						"AWPROT": { "actual": "M03_AXI_awprot[11:9]"},
						"AWREADY": { "actual": "M03_AXI_awready"},
						"AWVALID": { "actual": "M03_AXI_awvalid"},
						"BREADY": { "actual": "M03_AXI_bready"},
						"BRESP": { "actual": "M03_AXI_bresp[7:6]"},
						"BVALID": { "actual": "M03_AXI_bvalid"},
						"RDATA": { "actual": "M03_AXI_rdata[127:96]"},
						"RREADY": { "actual": "M03_AXI_rready"},
						"RRESP": { "actual": "M03_AXI_rresp[7:6]"},
						"RVALID": { "actual": "M03_AXI_rvalid"},
						"WDATA": { "actual": "M03_AXI_wdata[127:96]"},
						"WREADY": { "actual": "M03_AXI_wready"},
						"WSTRB": { "actual": "M03_AXI_wstrb[15:12]"},
						"WVALID": { "actual": "M03_AXI_wvalid"}
					}
				},
				"/PS/axi_interconnect_ad9680/M04_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M04_ACLK"},
						"ARADDR": { "actual": "M04_AXI_araddr[159:128]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARPROT": { "actual": "M04_AXI_arprot[14:12]"},
						"ARREADY": { "actual": "M04_AXI_arready"},
						"ARVALID": { "actual": "M04_AXI_arvalid"},
						"AWADDR": { "actual": "M04_AXI_awaddr[159:128]"},
						"AWPROT": { "actual": "M04_AXI_awprot[14:12]"},
						"AWREADY": { "actual": "M04_AXI_awready"},
						"AWVALID": { "actual": "M04_AXI_awvalid"},
						"BREADY": { "actual": "M04_AXI_bready"},
						"BRESP": { "actual": "M04_AXI_bresp[9:8]"},
						"BVALID": { "actual": "M04_AXI_bvalid"},
						"RDATA": { "actual": "M04_AXI_rdata[159:128]"},
						"RREADY": { "actual": "M04_AXI_rready"},
						"RRESP": { "actual": "M04_AXI_rresp[9:8]"},
						"RVALID": { "actual": "M04_AXI_rvalid"},
						"WDATA": { "actual": "M04_AXI_wdata[159:128]"},
						"WREADY": { "actual": "M04_AXI_wready"},
						"WSTRB": { "actual": "M04_AXI_wstrb[19:16]"},
						"WVALID": { "actual": "M04_AXI_wvalid"}
					}
				},
				"/PS/axi_interconnect_ad9680/S00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S00_ACLK"},
						"ARADDR": { "actual": "S00_AXI_araddr[31:0]"},
						"ARBURST": { "actual": "S00_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S00_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARID": { "actual": "S00_AXI_arid[15:0]"},
						"ARLEN": { "actual": "S00_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S00_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "S00_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "S00_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "S00_AXI_arready"},
						"ARSIZE": { "actual": "S00_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "S00_AXI_arvalid"},
						"AWADDR": { "actual": "S00_AXI_awaddr[31:0]"},
						"AWBURST": { "actual": "S00_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S00_AXI_awcache[3:0]"},
						"AWID": { "actual": "S00_AXI_awid[15:0]"},
						"AWLEN": { "actual": "S00_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S00_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "S00_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "S00_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "S00_AXI_awready"},
						"AWSIZE": { "actual": "S00_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "S00_AXI_awvalid"},
						"BID": { "actual": "S00_AXI_bid[15:0]"},
						"BREADY": { "actual": "S00_AXI_bready"},
						"BRESP": { "actual": "S00_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S00_AXI_bvalid"},
						"RDATA": { "actual": "S00_AXI_rdata[31:0]"},
						"RID": { "actual": "S00_AXI_rid[15:0]"},
						"RLAST": { "actual": "S00_AXI_rlast"},
						"RREADY": { "actual": "S00_AXI_rready"},
						"RRESP": { "actual": "S00_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S00_AXI_rvalid"},
						"WDATA": { "actual": "S00_AXI_wdata[31:0]"},
						"WLAST": { "actual": "S00_AXI_wlast"},
						"WREADY": { "actual": "S00_AXI_wready"},
						"WSTRB": { "actual": "S00_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "S00_AXI_wvalid"}
					}
				},
				"/PS/axi_interconnect_ad9680/m00_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[31:0]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARPROT": { "actual": "M_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"AWADDR": { "actual": "M_AXI_awaddr[31:0]"},
						"AWPROT": { "actual": "M_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"RDATA": { "actual": "M_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_rvalid"},
						"WDATA": { "actual": "M_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/PS/axi_interconnect_ad9680/m00_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[31:0]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARPROT": { "actual": "S_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"AWADDR": { "actual": "S_AXI_awaddr[31:0]"},
						"AWPROT": { "actual": "S_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"RDATA": { "actual": "S_AXI_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_rvalid"},
						"WDATA": { "actual": "S_AXI_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/PS/axi_interconnect_ad9680/m01_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[63:32]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARPROT": { "actual": "M_AXI_arprot[5:3]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"AWADDR": { "actual": "M_AXI_awaddr[63:32]"},
						"AWPROT": { "actual": "M_AXI_awprot[5:3]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[3:2]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"RDATA": { "actual": "M_AXI_rdata[63:32]"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[3:2]"},
						"RVALID": { "actual": "M_AXI_rvalid"},
						"WDATA": { "actual": "M_AXI_wdata[63:32]"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[7:4]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/PS/axi_interconnect_ad9680/m01_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[63:32]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARPROT": { "actual": "S_AXI_arprot[5:3]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"AWADDR": { "actual": "S_AXI_awaddr[63:32]"},
						"AWPROT": { "actual": "S_AXI_awprot[5:3]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[3:2]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"RDATA": { "actual": "S_AXI_rdata[63:32]"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[3:2]"},
						"RVALID": { "actual": "S_AXI_rvalid"},
						"WDATA": { "actual": "S_AXI_wdata[63:32]"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[7:4]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/PS/axi_interconnect_ad9680/m02_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[95:64]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARPROT": { "actual": "M_AXI_arprot[8:6]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"AWADDR": { "actual": "M_AXI_awaddr[95:64]"},
						"AWPROT": { "actual": "M_AXI_awprot[8:6]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[5:4]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"RDATA": { "actual": "M_AXI_rdata[95:64]"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[5:4]"},
						"RVALID": { "actual": "M_AXI_rvalid"},
						"WDATA": { "actual": "M_AXI_wdata[95:64]"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[11:8]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/PS/axi_interconnect_ad9680/m02_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[95:64]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARPROT": { "actual": "S_AXI_arprot[8:6]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"AWADDR": { "actual": "S_AXI_awaddr[95:64]"},
						"AWPROT": { "actual": "S_AXI_awprot[8:6]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[5:4]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"RDATA": { "actual": "S_AXI_rdata[95:64]"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[5:4]"},
						"RVALID": { "actual": "S_AXI_rvalid"},
						"WDATA": { "actual": "S_AXI_wdata[95:64]"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[11:8]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/PS/axi_interconnect_ad9680/m03_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[127:96]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARPROT": { "actual": "M_AXI_arprot[11:9]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"AWADDR": { "actual": "M_AXI_awaddr[127:96]"},
						"AWPROT": { "actual": "M_AXI_awprot[11:9]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[7:6]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"RDATA": { "actual": "M_AXI_rdata[127:96]"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[7:6]"},
						"RVALID": { "actual": "M_AXI_rvalid"},
						"WDATA": { "actual": "M_AXI_wdata[127:96]"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[15:12]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/PS/axi_interconnect_ad9680/m03_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[127:96]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARPROT": { "actual": "S_AXI_arprot[11:9]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"AWADDR": { "actual": "S_AXI_awaddr[127:96]"},
						"AWPROT": { "actual": "S_AXI_awprot[11:9]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[7:6]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"RDATA": { "actual": "S_AXI_rdata[127:96]"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[7:6]"},
						"RVALID": { "actual": "S_AXI_rvalid"},
						"WDATA": { "actual": "S_AXI_wdata[127:96]"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[15:12]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/PS/axi_interconnect_ad9680/m04_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[159:128]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARPROT": { "actual": "M_AXI_arprot[14:12]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"AWADDR": { "actual": "M_AXI_awaddr[159:128]"},
						"AWPROT": { "actual": "M_AXI_awprot[14:12]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[9:8]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"RDATA": { "actual": "M_AXI_rdata[159:128]"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[9:8]"},
						"RVALID": { "actual": "M_AXI_rvalid"},
						"WDATA": { "actual": "M_AXI_wdata[159:128]"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[19:16]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/PS/axi_interconnect_ad9680/m04_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[159:128]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARPROT": { "actual": "S_AXI_arprot[14:12]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"AWADDR": { "actual": "S_AXI_awaddr[159:128]"},
						"AWPROT": { "actual": "S_AXI_awprot[14:12]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[9:8]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"RDATA": { "actual": "S_AXI_rdata[159:128]"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[9:8]"},
						"RVALID": { "actual": "S_AXI_rvalid"},
						"WDATA": { "actual": "S_AXI_wdata[159:128]"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[19:16]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/PS/axi_interconnect_ad9680/s00_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[31:0]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARPROT": { "actual": "M_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"AWADDR": { "actual": "M_AXI_awaddr[31:0]"},
						"AWPROT": { "actual": "M_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"RDATA": { "actual": "M_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_rvalid"},
						"WDATA": { "actual": "M_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/PS/axi_interconnect_ad9680/s00_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[31:0]"},
						"ARBURST": { "actual": "S_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARID": { "actual": "S_AXI_arid[15:0]"},
						"ARLEN": { "actual": "S_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "S_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "S_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"AWADDR": { "actual": "S_AXI_awaddr[31:0]"},
						"AWBURST": { "actual": "S_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S_AXI_awcache[3:0]"},
						"AWID": { "actual": "S_AXI_awid[15:0]"},
						"AWLEN": { "actual": "S_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "S_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "S_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BID": { "actual": "S_AXI_bid[15:0]"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"RDATA": { "actual": "S_AXI_rdata[31:0]"},
						"RID": { "actual": "S_AXI_rid[15:0]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_rvalid"},
						"WDATA": { "actual": "S_AXI_wdata[31:0]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/PS/axi_interconnect_ad9680/s00_couplers/auto_ds/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "m_axi_araddr"},
						"ARBURST": { "actual": "m_axi_arburst"},
						"ARCACHE": { "actual": "m_axi_arcache"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "m_axi_arlen"},
						"ARLOCK": { "actual": "m_axi_arlock"},
						"ARPROT": { "actual": "m_axi_arprot"},
						"ARQOS": { "actual": "m_axi_arqos"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARREGION": { "actual": "m_axi_arregion"},
						"ARSIZE": { "actual": "m_axi_arsize"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"AWADDR": { "actual": "m_axi_awaddr"},
						"AWBURST": { "actual": "m_axi_awburst"},
						"AWCACHE": { "actual": "m_axi_awcache"},
						"AWLEN": { "actual": "m_axi_awlen"},
						"AWLOCK": { "actual": "m_axi_awlock"},
						"AWPROT": { "actual": "m_axi_awprot"},
						"AWQOS": { "actual": "m_axi_awqos"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWREGION": { "actual": "m_axi_awregion"},
						"AWSIZE": { "actual": "m_axi_awsize"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"RDATA": { "actual": "m_axi_rdata"},
						"RLAST": { "actual": "m_axi_rlast"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp"},
						"RVALID": { "actual": "m_axi_rvalid"},
						"WDATA": { "actual": "m_axi_wdata"},
						"WLAST": { "actual": "m_axi_wlast"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/PS/axi_interconnect_ad9680/s00_couplers/auto_ds/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr"},
						"ARBURST": { "actual": "s_axi_arburst"},
						"ARCACHE": { "actual": "s_axi_arcache"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARID": { "actual": "s_axi_arid"},
						"ARLEN": { "actual": "s_axi_arlen"},
						"ARLOCK": { "actual": "s_axi_arlock"},
						"ARPROT": { "actual": "s_axi_arprot"},
						"ARQOS": { "actual": "s_axi_arqos"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARREGION": { "actual": "s_axi_arregion"},
						"ARSIZE": { "actual": "s_axi_arsize"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr"},
						"AWBURST": { "actual": "s_axi_awburst"},
						"AWCACHE": { "actual": "s_axi_awcache"},
						"AWID": { "actual": "s_axi_awid"},
						"AWLEN": { "actual": "s_axi_awlen"},
						"AWLOCK": { "actual": "s_axi_awlock"},
						"AWPROT": { "actual": "s_axi_awprot"},
						"AWQOS": { "actual": "s_axi_awqos"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWREGION": { "actual": "s_axi_awregion"},
						"AWSIZE": { "actual": "s_axi_awsize"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BID": { "actual": "s_axi_bid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata"},
						"RID": { "actual": "s_axi_rid"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/PS/axi_interconnect_ad9680/s00_couplers/auto_pc/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "m_axi_araddr"},
						"ARESETN": { "actual": "aresetn"},
						"ARPROT": { "actual": "m_axi_arprot"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"AWADDR": { "actual": "m_axi_awaddr"},
						"AWPROT": { "actual": "m_axi_awprot"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"RDATA": { "actual": "m_axi_rdata"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp"},
						"RVALID": { "actual": "m_axi_rvalid"},
						"WDATA": { "actual": "m_axi_wdata"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/PS/axi_interconnect_ad9680/s00_couplers/auto_pc/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr"},
						"ARBURST": { "actual": "s_axi_arburst"},
						"ARCACHE": { "actual": "s_axi_arcache"},
						"ARESETN": { "actual": "aresetn"},
						"ARLEN": { "actual": "s_axi_arlen"},
						"ARLOCK": { "actual": "s_axi_arlock"},
						"ARPROT": { "actual": "s_axi_arprot"},
						"ARQOS": { "actual": "s_axi_arqos"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARREGION": { "actual": "s_axi_arregion"},
						"ARSIZE": { "actual": "s_axi_arsize"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr"},
						"AWBURST": { "actual": "s_axi_awburst"},
						"AWCACHE": { "actual": "s_axi_awcache"},
						"AWLEN": { "actual": "s_axi_awlen"},
						"AWLOCK": { "actual": "s_axi_awlock"},
						"AWPROT": { "actual": "s_axi_awprot"},
						"AWQOS": { "actual": "s_axi_awqos"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWREGION": { "actual": "s_axi_awregion"},
						"AWSIZE": { "actual": "s_axi_awsize"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/PS/axi_interconnect_ad9680/xbar/M00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "m_axi_araddr[39:0]"},
						"ARESETN": { "actual": "aresetn"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARREADY": { "actual": "m_axi_arready[0:0]"},
						"ARVALID": { "actual": "m_axi_arvalid[0:0]"},
						"AWADDR": { "actual": "m_axi_awaddr[39:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWREADY": { "actual": "m_axi_awready[0:0]"},
						"AWVALID": { "actual": "m_axi_awvalid[0:0]"},
						"BREADY": { "actual": "m_axi_bready[0:0]"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid[0:0]"},
						"RDATA": { "actual": "m_axi_rdata[31:0]"},
						"RREADY": { "actual": "m_axi_rready[0:0]"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid[0:0]"},
						"WDATA": { "actual": "m_axi_wdata[31:0]"},
						"WREADY": { "actual": "m_axi_wready[0:0]"},
						"WSTRB": { "actual": "m_axi_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_wvalid[0:0]"}
					}
				},
				"/PS/axi_interconnect_ad9680/xbar/M01_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "m_axi_araddr[79:40]"},
						"ARESETN": { "actual": "aresetn"},
						"ARPROT": { "actual": "m_axi_arprot[5:3]"},
						"ARREADY": { "actual": "m_axi_arready[1:1]"},
						"ARVALID": { "actual": "m_axi_arvalid[1:1]"},
						"AWADDR": { "actual": "m_axi_awaddr[79:40]"},
						"AWPROT": { "actual": "m_axi_awprot[5:3]"},
						"AWREADY": { "actual": "m_axi_awready[1:1]"},
						"AWVALID": { "actual": "m_axi_awvalid[1:1]"},
						"BREADY": { "actual": "m_axi_bready[1:1]"},
						"BRESP": { "actual": "m_axi_bresp[3:2]"},
						"BVALID": { "actual": "m_axi_bvalid[1:1]"},
						"RDATA": { "actual": "m_axi_rdata[63:32]"},
						"RREADY": { "actual": "m_axi_rready[1:1]"},
						"RRESP": { "actual": "m_axi_rresp[3:2]"},
						"RVALID": { "actual": "m_axi_rvalid[1:1]"},
						"WDATA": { "actual": "m_axi_wdata[63:32]"},
						"WREADY": { "actual": "m_axi_wready[1:1]"},
						"WSTRB": { "actual": "m_axi_wstrb[7:4]"},
						"WVALID": { "actual": "m_axi_wvalid[1:1]"}
					}
				},
				"/PS/axi_interconnect_ad9680/xbar/M02_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "m_axi_araddr[119:80]"},
						"ARESETN": { "actual": "aresetn"},
						"ARPROT": { "actual": "m_axi_arprot[8:6]"},
						"ARREADY": { "actual": "m_axi_arready[2:2]"},
						"ARVALID": { "actual": "m_axi_arvalid[2:2]"},
						"AWADDR": { "actual": "m_axi_awaddr[119:80]"},
						"AWPROT": { "actual": "m_axi_awprot[8:6]"},
						"AWREADY": { "actual": "m_axi_awready[2:2]"},
						"AWVALID": { "actual": "m_axi_awvalid[2:2]"},
						"BREADY": { "actual": "m_axi_bready[2:2]"},
						"BRESP": { "actual": "m_axi_bresp[5:4]"},
						"BVALID": { "actual": "m_axi_bvalid[2:2]"},
						"RDATA": { "actual": "m_axi_rdata[95:64]"},
						"RREADY": { "actual": "m_axi_rready[2:2]"},
						"RRESP": { "actual": "m_axi_rresp[5:4]"},
						"RVALID": { "actual": "m_axi_rvalid[2:2]"},
						"WDATA": { "actual": "m_axi_wdata[95:64]"},
						"WREADY": { "actual": "m_axi_wready[2:2]"},
						"WSTRB": { "actual": "m_axi_wstrb[11:8]"},
						"WVALID": { "actual": "m_axi_wvalid[2:2]"}
					}
				},
				"/PS/axi_interconnect_ad9680/xbar/M03_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "m_axi_araddr[159:120]"},
						"ARESETN": { "actual": "aresetn"},
						"ARPROT": { "actual": "m_axi_arprot[11:9]"},
						"ARREADY": { "actual": "m_axi_arready[3:3]"},
						"ARVALID": { "actual": "m_axi_arvalid[3:3]"},
						"AWADDR": { "actual": "m_axi_awaddr[159:120]"},
						"AWPROT": { "actual": "m_axi_awprot[11:9]"},
						"AWREADY": { "actual": "m_axi_awready[3:3]"},
						"AWVALID": { "actual": "m_axi_awvalid[3:3]"},
						"BREADY": { "actual": "m_axi_bready[3:3]"},
						"BRESP": { "actual": "m_axi_bresp[7:6]"},
						"BVALID": { "actual": "m_axi_bvalid[3:3]"},
						"RDATA": { "actual": "m_axi_rdata[127:96]"},
						"RREADY": { "actual": "m_axi_rready[3:3]"},
						"RRESP": { "actual": "m_axi_rresp[7:6]"},
						"RVALID": { "actual": "m_axi_rvalid[3:3]"},
						"WDATA": { "actual": "m_axi_wdata[127:96]"},
						"WREADY": { "actual": "m_axi_wready[3:3]"},
						"WSTRB": { "actual": "m_axi_wstrb[15:12]"},
						"WVALID": { "actual": "m_axi_wvalid[3:3]"}
					}
				},
				"/PS/axi_interconnect_ad9680/xbar/M04_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "m_axi_araddr[199:160]"},
						"ARESETN": { "actual": "aresetn"},
						"ARPROT": { "actual": "m_axi_arprot[14:12]"},
						"ARREADY": { "actual": "m_axi_arready[4:4]"},
						"ARVALID": { "actual": "m_axi_arvalid[4:4]"},
						"AWADDR": { "actual": "m_axi_awaddr[199:160]"},
						"AWPROT": { "actual": "m_axi_awprot[14:12]"},
						"AWREADY": { "actual": "m_axi_awready[4:4]"},
						"AWVALID": { "actual": "m_axi_awvalid[4:4]"},
						"BREADY": { "actual": "m_axi_bready[4:4]"},
						"BRESP": { "actual": "m_axi_bresp[9:8]"},
						"BVALID": { "actual": "m_axi_bvalid[4:4]"},
						"RDATA": { "actual": "m_axi_rdata[159:128]"},
						"RREADY": { "actual": "m_axi_rready[4:4]"},
						"RRESP": { "actual": "m_axi_rresp[9:8]"},
						"RVALID": { "actual": "m_axi_rvalid[4:4]"},
						"WDATA": { "actual": "m_axi_wdata[159:128]"},
						"WREADY": { "actual": "m_axi_wready[4:4]"},
						"WSTRB": { "actual": "m_axi_wstrb[19:16]"},
						"WVALID": { "actual": "m_axi_wvalid[4:4]"}
					}
				},
				"/PS/axi_interconnect_ad9680/xbar/S00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[39:0]"},
						"ARESETN": { "actual": "aresetn"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARREADY": { "actual": "s_axi_arready[0:0]"},
						"ARVALID": { "actual": "s_axi_arvalid[0:0]"},
						"AWADDR": { "actual": "s_axi_awaddr[39:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWREADY": { "actual": "s_axi_awready[0:0]"},
						"AWVALID": { "actual": "s_axi_awvalid[0:0]"},
						"BREADY": { "actual": "s_axi_bready[0:0]"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid[0:0]"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_rready[0:0]"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid[0:0]"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_wready[0:0]"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid[0:0]"}
					}
				},
				"/PS/m_axi_ad9144_dma": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ARADDR": { "actual": "m_axi_ad9144_dma_araddr[159:128]"},
						"ARREADY": { "actual": "m_axi_ad9144_dma_arready"},
						"ARVALID": { "actual": "m_axi_ad9144_dma_arvalid"},
						"AWADDR": { "actual": "m_axi_ad9144_dma_awaddr[159:128]"},
						"AWREADY": { "actual": "m_axi_ad9144_dma_awready"},
						"AWVALID": { "actual": "m_axi_ad9144_dma_awvalid"},
						"BREADY": { "actual": "m_axi_ad9144_dma_bready"},
						"BRESP": { "actual": "m_axi_ad9144_dma_bresp[9:8]"},
						"BVALID": { "actual": "m_axi_ad9144_dma_bvalid"},
						"RDATA": { "actual": "m_axi_ad9144_dma_rdata[159:128]"},
						"RREADY": { "actual": "m_axi_ad9144_dma_rready"},
						"RRESP": { "actual": "m_axi_ad9144_dma_rresp[9:8]"},
						"RVALID": { "actual": "m_axi_ad9144_dma_rvalid"},
						"WDATA": { "actual": "m_axi_ad9144_dma_wdata[159:128]"},
						"WREADY": { "actual": "m_axi_ad9144_dma_wready"},
						"WVALID": { "actual": "m_axi_ad9144_dma_wvalid"}
					}
				},
				"/PS/m_axi_ad9144_jesd": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ARADDR": { "actual": "m_axi_ad9144_jesd_araddr[63:32]"},
						"ARPROT": { "actual": "m_axi_ad9144_jesd_arprot[5:3]"},
						"ARREADY": { "actual": "m_axi_ad9144_jesd_arready"},
						"ARVALID": { "actual": "m_axi_ad9144_jesd_arvalid"},
						"AWADDR": { "actual": "m_axi_ad9144_jesd_awaddr[63:32]"},
						"AWPROT": { "actual": "m_axi_ad9144_jesd_awprot[5:3]"},
						"AWREADY": { "actual": "m_axi_ad9144_jesd_awready"},
						"AWVALID": { "actual": "m_axi_ad9144_jesd_awvalid"},
						"BREADY": { "actual": "m_axi_ad9144_jesd_bready"},
						"BRESP": { "actual": "m_axi_ad9144_jesd_bresp[3:2]"},
						"BVALID": { "actual": "m_axi_ad9144_jesd_bvalid"},
						"RDATA": { "actual": "m_axi_ad9144_jesd_rdata[63:32]"},
						"RREADY": { "actual": "m_axi_ad9144_jesd_rready"},
						"RRESP": { "actual": "m_axi_ad9144_jesd_rresp[3:2]"},
						"RVALID": { "actual": "m_axi_ad9144_jesd_rvalid"},
						"WDATA": { "actual": "m_axi_ad9144_jesd_wdata[63:32]"},
						"WREADY": { "actual": "m_axi_ad9144_jesd_wready"},
						"WSTRB": { "actual": "m_axi_ad9144_jesd_wstrb[7:4]"},
						"WVALID": { "actual": "m_axi_ad9144_jesd_wvalid"}
					}
				},
				"/PS/m_axi_ad9144_tpl": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ARADDR": { "actual": "m_axi_ad9144_tpl_araddr[95:64]"},
						"ARPROT": { "actual": "m_axi_ad9144_tpl_arprot[8:6]"},
						"ARREADY": { "actual": "m_axi_ad9144_tpl_arready"},
						"ARVALID": { "actual": "m_axi_ad9144_tpl_arvalid"},
						"AWADDR": { "actual": "m_axi_ad9144_tpl_awaddr[95:64]"},
						"AWPROT": { "actual": "m_axi_ad9144_tpl_awprot[8:6]"},
						"AWREADY": { "actual": "m_axi_ad9144_tpl_awready"},
						"AWVALID": { "actual": "m_axi_ad9144_tpl_awvalid"},
						"BREADY": { "actual": "m_axi_ad9144_tpl_bready"},
						"BRESP": { "actual": "m_axi_ad9144_tpl_bresp[5:4]"},
						"BVALID": { "actual": "m_axi_ad9144_tpl_bvalid"},
						"RDATA": { "actual": "m_axi_ad9144_tpl_rdata[95:64]"},
						"RREADY": { "actual": "m_axi_ad9144_tpl_rready"},
						"RRESP": { "actual": "m_axi_ad9144_tpl_rresp[5:4]"},
						"RVALID": { "actual": "m_axi_ad9144_tpl_rvalid"},
						"WDATA": { "actual": "m_axi_ad9144_tpl_wdata[95:64]"},
						"WREADY": { "actual": "m_axi_ad9144_tpl_wready"},
						"WSTRB": { "actual": "m_axi_ad9144_tpl_wstrb[11:8]"},
						"WVALID": { "actual": "m_axi_ad9144_tpl_wvalid"}
					}
				},
				"/PS/m_axi_ad9144_xcvr": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ARADDR": { "actual": "m_axi_ad9144_xcvr_araddr[31:0]"},
						"ARPROT": { "actual": "m_axi_ad9144_xcvr_arprot[2:0]"},
						"ARREADY": { "actual": "m_axi_ad9144_xcvr_arready"},
						"ARVALID": { "actual": "m_axi_ad9144_xcvr_arvalid"},
						"AWADDR": { "actual": "m_axi_ad9144_xcvr_awaddr[31:0]"},
						"AWPROT": { "actual": "m_axi_ad9144_xcvr_awprot[2:0]"},
						"AWREADY": { "actual": "m_axi_ad9144_xcvr_awready"},
						"AWVALID": { "actual": "m_axi_ad9144_xcvr_awvalid"},
						"BREADY": { "actual": "m_axi_ad9144_xcvr_bready"},
						"BRESP": { "actual": "m_axi_ad9144_xcvr_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_ad9144_xcvr_bvalid"},
						"RDATA": { "actual": "m_axi_ad9144_xcvr_rdata[31:0]"},
						"RREADY": { "actual": "m_axi_ad9144_xcvr_rready"},
						"RRESP": { "actual": "m_axi_ad9144_xcvr_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_ad9144_xcvr_rvalid"},
						"WDATA": { "actual": "m_axi_ad9144_xcvr_wdata[31:0]"},
						"WREADY": { "actual": "m_axi_ad9144_xcvr_wready"},
						"WSTRB": { "actual": "m_axi_ad9144_xcvr_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_ad9144_xcvr_wvalid"}
					}
				},
				"/PS/m_axi_ad9680_dma": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ARADDR": { "actual": "m_axi_ad9680_dma_araddr[159:128]"},
						"ARPROT": { "actual": "m_axi_ad9680_dma_arprot[14:12]"},
						"ARREADY": { "actual": "m_axi_ad9680_dma_arready"},
						"ARVALID": { "actual": "m_axi_ad9680_dma_arvalid"},
						"AWADDR": { "actual": "m_axi_ad9680_dma_awaddr[159:128]"},
						"AWPROT": { "actual": "m_axi_ad9680_dma_awprot[14:12]"},
						"AWREADY": { "actual": "m_axi_ad9680_dma_awready"},
						"AWVALID": { "actual": "m_axi_ad9680_dma_awvalid"},
						"BREADY": { "actual": "m_axi_ad9680_dma_bready"},
						"BRESP": { "actual": "m_axi_ad9680_dma_bresp[9:8]"},
						"BVALID": { "actual": "m_axi_ad9680_dma_bvalid"},
						"RDATA": { "actual": "m_axi_ad9680_dma_rdata[159:128]"},
						"RREADY": { "actual": "m_axi_ad9680_dma_rready"},
						"RRESP": { "actual": "m_axi_ad9680_dma_rresp[9:8]"},
						"RVALID": { "actual": "m_axi_ad9680_dma_rvalid"},
						"WDATA": { "actual": "m_axi_ad9680_dma_wdata[159:128]"},
						"WREADY": { "actual": "m_axi_ad9680_dma_wready"},
						"WSTRB": { "actual": "m_axi_ad9680_dma_wstrb[19:16]"},
						"WVALID": { "actual": "m_axi_ad9680_dma_wvalid"}
					}
				},
				"/PS/m_axi_ad9680_jesd": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ARADDR": { "actual": "m_axi_ad9680_jesd_araddr[63:32]"},
						"ARPROT": { "actual": "m_axi_ad9680_jesd_arprot[5:3]"},
						"ARREADY": { "actual": "m_axi_ad9680_jesd_arready"},
						"ARVALID": { "actual": "m_axi_ad9680_jesd_arvalid"},
						"AWADDR": { "actual": "m_axi_ad9680_jesd_awaddr[63:32]"},
						"AWPROT": { "actual": "m_axi_ad9680_jesd_awprot[5:3]"},
						"AWREADY": { "actual": "m_axi_ad9680_jesd_awready"},
						"AWVALID": { "actual": "m_axi_ad9680_jesd_awvalid"},
						"BREADY": { "actual": "m_axi_ad9680_jesd_bready"},
						"BRESP": { "actual": "m_axi_ad9680_jesd_bresp[3:2]"},
						"BVALID": { "actual": "m_axi_ad9680_jesd_bvalid"},
						"RDATA": { "actual": "m_axi_ad9680_jesd_rdata[63:32]"},
						"RREADY": { "actual": "m_axi_ad9680_jesd_rready"},
						"RRESP": { "actual": "m_axi_ad9680_jesd_rresp[3:2]"},
						"RVALID": { "actual": "m_axi_ad9680_jesd_rvalid"},
						"WDATA": { "actual": "m_axi_ad9680_jesd_wdata[63:32]"},
						"WREADY": { "actual": "m_axi_ad9680_jesd_wready"},
						"WSTRB": { "actual": "m_axi_ad9680_jesd_wstrb[7:4]"},
						"WVALID": { "actual": "m_axi_ad9680_jesd_wvalid"}
					}
				},
				"/PS/m_axi_ad9680_offload": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ARADDR": { "actual": "m_axi_ad9680_offload_araddr[127:96]"},
						"ARPROT": { "actual": "m_axi_ad9680_offload_arprot[11:9]"},
						"ARREADY": { "actual": "m_axi_ad9680_offload_arready"},
						"ARVALID": { "actual": "m_axi_ad9680_offload_arvalid"},
						"AWADDR": { "actual": "m_axi_ad9680_offload_awaddr[127:96]"},
						"AWPROT": { "actual": "m_axi_ad9680_offload_awprot[11:9]"},
						"AWREADY": { "actual": "m_axi_ad9680_offload_awready"},
						"AWVALID": { "actual": "m_axi_ad9680_offload_awvalid"},
						"BREADY": { "actual": "m_axi_ad9680_offload_bready"},
						"BRESP": { "actual": "m_axi_ad9680_offload_bresp[7:6]"},
						"BVALID": { "actual": "m_axi_ad9680_offload_bvalid"},
						"RDATA": { "actual": "m_axi_ad9680_offload_rdata[127:96]"},
						"RREADY": { "actual": "m_axi_ad9680_offload_rready"},
						"RRESP": { "actual": "m_axi_ad9680_offload_rresp[7:6]"},
						"RVALID": { "actual": "m_axi_ad9680_offload_rvalid"},
						"WDATA": { "actual": "m_axi_ad9680_offload_wdata[127:96]"},
						"WREADY": { "actual": "m_axi_ad9680_offload_wready"},
						"WSTRB": { "actual": "m_axi_ad9680_offload_wstrb[15:12]"},
						"WVALID": { "actual": "m_axi_ad9680_offload_wvalid"}
					}
				},
				"/PS/m_axi_ad9680_tpl": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ARADDR": { "actual": "m_axi_ad9680_tpl_araddr[95:64]"},
						"ARPROT": { "actual": "m_axi_ad9680_tpl_arprot[8:6]"},
						"ARREADY": { "actual": "m_axi_ad9680_tpl_arready"},
						"ARVALID": { "actual": "m_axi_ad9680_tpl_arvalid"},
						"AWADDR": { "actual": "m_axi_ad9680_tpl_awaddr[95:64]"},
						"AWPROT": { "actual": "m_axi_ad9680_tpl_awprot[8:6]"},
						"AWREADY": { "actual": "m_axi_ad9680_tpl_awready"},
						"AWVALID": { "actual": "m_axi_ad9680_tpl_awvalid"},
						"BREADY": { "actual": "m_axi_ad9680_tpl_bready"},
						"BRESP": { "actual": "m_axi_ad9680_tpl_bresp[5:4]"},
						"BVALID": { "actual": "m_axi_ad9680_tpl_bvalid"},
						"RDATA": { "actual": "m_axi_ad9680_tpl_rdata[95:64]"},
						"RREADY": { "actual": "m_axi_ad9680_tpl_rready"},
						"RRESP": { "actual": "m_axi_ad9680_tpl_rresp[5:4]"},
						"RVALID": { "actual": "m_axi_ad9680_tpl_rvalid"},
						"WDATA": { "actual": "m_axi_ad9680_tpl_wdata[95:64]"},
						"WREADY": { "actual": "m_axi_ad9680_tpl_wready"},
						"WSTRB": { "actual": "m_axi_ad9680_tpl_wstrb[11:8]"},
						"WVALID": { "actual": "m_axi_ad9680_tpl_wvalid"}
					}
				},
				"/PS/m_axi_ad9680_xcvr": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ARADDR": { "actual": "m_axi_ad9680_xcvr_araddr[31:0]"},
						"ARPROT": { "actual": "m_axi_ad9680_xcvr_arprot[2:0]"},
						"ARREADY": { "actual": "m_axi_ad9680_xcvr_arready"},
						"ARVALID": { "actual": "m_axi_ad9680_xcvr_arvalid"},
						"AWADDR": { "actual": "m_axi_ad9680_xcvr_awaddr[31:0]"},
						"AWPROT": { "actual": "m_axi_ad9680_xcvr_awprot[2:0]"},
						"AWREADY": { "actual": "m_axi_ad9680_xcvr_awready"},
						"AWVALID": { "actual": "m_axi_ad9680_xcvr_awvalid"},
						"BREADY": { "actual": "m_axi_ad9680_xcvr_bready"},
						"BRESP": { "actual": "m_axi_ad9680_xcvr_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_ad9680_xcvr_bvalid"},
						"RDATA": { "actual": "m_axi_ad9680_xcvr_rdata[31:0]"},
						"RREADY": { "actual": "m_axi_ad9680_xcvr_rready"},
						"RRESP": { "actual": "m_axi_ad9680_xcvr_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_ad9680_xcvr_rvalid"},
						"WDATA": { "actual": "m_axi_ad9680_xcvr_wdata[31:0]"},
						"WREADY": { "actual": "m_axi_ad9680_xcvr_wready"},
						"WSTRB": { "actual": "m_axi_ad9680_xcvr_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_ad9680_xcvr_wvalid"}
					}
				},
				"/PS/m_axi_gpio_counter": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ARADDR": { "actual": "m_axi_gpio_counter_araddr[127:96]"},
						"ARREADY": { "actual": "m_axi_gpio_counter_arready"},
						"ARVALID": { "actual": "m_axi_gpio_counter_arvalid"},
						"AWADDR": { "actual": "m_axi_gpio_counter_awaddr[127:96]"},
						"AWREADY": { "actual": "m_axi_gpio_counter_awready"},
						"AWVALID": { "actual": "m_axi_gpio_counter_awvalid"},
						"BREADY": { "actual": "m_axi_gpio_counter_bready"},
						"BRESP": { "actual": "m_axi_gpio_counter_bresp[7:6]"},
						"BVALID": { "actual": "m_axi_gpio_counter_bvalid"},
						"RDATA": { "actual": "m_axi_gpio_counter_rdata[127:96]"},
						"RREADY": { "actual": "m_axi_gpio_counter_rready"},
						"RRESP": { "actual": "m_axi_gpio_counter_rresp[7:6]"},
						"RVALID": { "actual": "m_axi_gpio_counter_rvalid"},
						"WDATA": { "actual": "m_axi_gpio_counter_wdata[127:96]"},
						"WREADY": { "actual": "m_axi_gpio_counter_wready"},
						"WSTRB": { "actual": "m_axi_gpio_counter_wstrb[15:12]"},
						"WVALID": { "actual": "m_axi_gpio_counter_wvalid"}
					}
				},
				"/PS/s_axi_dma_ad9144": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ARADDR": { "actual": "s_axi_dma_ad9144_araddr"},
						"ARBURST": { "actual": "s_axi_dma_ad9144_arburst"},
						"ARCACHE": { "actual": "s_axi_dma_ad9144_arcache"},
						"ARLEN": { "actual": "s_axi_dma_ad9144_arlen"},
						"ARPROT": { "actual": "s_axi_dma_ad9144_arprot"},
						"ARREADY": { "actual": "s_axi_dma_ad9144_arready"},
						"ARSIZE": { "actual": "s_axi_dma_ad9144_arsize"},
						"ARVALID": { "actual": "s_axi_dma_ad9144_arvalid"},
						"RDATA": { "actual": "s_axi_dma_ad9144_rdata"},
						"RLAST": { "actual": "s_axi_dma_ad9144_rlast"},
						"RREADY": { "actual": "s_axi_dma_ad9144_rready"},
						"RRESP": { "actual": "s_axi_dma_ad9144_rresp"},
						"RVALID": { "actual": "s_axi_dma_ad9144_rvalid"}
					}
				},
				"/PS/s_axi_dma_ad9680": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ARADDR": { "actual": "s_axi_dma_ad9680_araddr"},
						"ARBURST": { "actual": "s_axi_dma_ad9680_arburst"},
						"ARCACHE": { "actual": "s_axi_dma_ad9680_arcache"},
						"ARID": { "actual": "s_axi_dma_ad9680_arid"},
						"ARLEN": { "actual": "s_axi_dma_ad9680_arlen"},
						"ARLOCK": { "actual": "s_axi_dma_ad9680_arlock"},
						"ARPROT": { "actual": "s_axi_dma_ad9680_arprot"},
						"ARREADY": { "actual": "s_axi_dma_ad9680_arready"},
						"ARSIZE": { "actual": "s_axi_dma_ad9680_arsize"},
						"ARVALID": { "actual": "s_axi_dma_ad9680_arvalid"},
						"AWADDR": { "actual": "s_axi_dma_ad9680_awaddr"},
						"AWBURST": { "actual": "s_axi_dma_ad9680_awburst"},
						"AWCACHE": { "actual": "s_axi_dma_ad9680_awcache"},
						"AWID": { "actual": "s_axi_dma_ad9680_awid"},
						"AWLEN": { "actual": "s_axi_dma_ad9680_awlen"},
						"AWLOCK": { "actual": "s_axi_dma_ad9680_awlock"},
						"AWPROT": { "actual": "s_axi_dma_ad9680_awprot"},
						"AWREADY": { "actual": "s_axi_dma_ad9680_awready"},
						"AWSIZE": { "actual": "s_axi_dma_ad9680_awsize"},
						"AWVALID": { "actual": "s_axi_dma_ad9680_awvalid"},
						"BID": { "actual": "s_axi_dma_ad9680_bid"},
						"BREADY": { "actual": "s_axi_dma_ad9680_bready"},
						"BRESP": { "actual": "s_axi_dma_ad9680_bresp"},
						"BVALID": { "actual": "s_axi_dma_ad9680_bvalid"},
						"RDATA": { "actual": "s_axi_dma_ad9680_rdata"},
						"RID": { "actual": "s_axi_dma_ad9680_rid"},
						"RLAST": { "actual": "s_axi_dma_ad9680_rlast"},
						"RREADY": { "actual": "s_axi_dma_ad9680_rready"},
						"RRESP": { "actual": "s_axi_dma_ad9680_rresp"},
						"RVALID": { "actual": "s_axi_dma_ad9680_rvalid"},
						"WDATA": { "actual": "s_axi_dma_ad9680_wdata"},
						"WLAST": { "actual": "s_axi_dma_ad9680_wlast"},
						"WREADY": { "actual": "s_axi_dma_ad9680_wready"},
						"WSTRB": { "actual": "s_axi_dma_ad9680_wstrb"},
						"WVALID": { "actual": "s_axi_dma_ad9680_wvalid"}
					}
				},
				"/PS/zynq_ultra_ps_e_0/M_AXI_HPM0_FPD": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "maxihpm0_fpd_aclk"},
						"ARADDR": { "actual": "maxigp0_araddr"},
						"ARBURST": { "actual": "maxigp0_arburst"},
						"ARCACHE": { "actual": "maxigp0_arcache"},
						"ARID": { "actual": "maxigp0_arid"},
						"ARLEN": { "actual": "maxigp0_arlen"},
						"ARLOCK": { "actual": "maxigp0_arlock"},
						"ARPROT": { "actual": "maxigp0_arprot"},
						"ARQOS": { "actual": "maxigp0_arqos"},
						"ARREADY": { "actual": "maxigp0_arready"},
						"ARSIZE": { "actual": "maxigp0_arsize"},
						"ARUSER": { "actual": "maxigp0_aruser"},
						"ARVALID": { "actual": "maxigp0_arvalid"},
						"AWADDR": { "actual": "maxigp0_awaddr"},
						"AWBURST": { "actual": "maxigp0_awburst"},
						"AWCACHE": { "actual": "maxigp0_awcache"},
						"AWID": { "actual": "maxigp0_awid"},
						"AWLEN": { "actual": "maxigp0_awlen"},
						"AWLOCK": { "actual": "maxigp0_awlock"},
						"AWPROT": { "actual": "maxigp0_awprot"},
						"AWQOS": { "actual": "maxigp0_awqos"},
						"AWREADY": { "actual": "maxigp0_awready"},
						"AWSIZE": { "actual": "maxigp0_awsize"},
						"AWUSER": { "actual": "maxigp0_awuser"},
						"AWVALID": { "actual": "maxigp0_awvalid"},
						"BID": { "actual": "maxigp0_bid"},
						"BREADY": { "actual": "maxigp0_bready"},
						"BRESP": { "actual": "maxigp0_bresp"},
						"BVALID": { "actual": "maxigp0_bvalid"},
						"RDATA": { "actual": "maxigp0_rdata"},
						"RID": { "actual": "maxigp0_rid"},
						"RLAST": { "actual": "maxigp0_rlast"},
						"RREADY": { "actual": "maxigp0_rready"},
						"RRESP": { "actual": "maxigp0_rresp"},
						"RVALID": { "actual": "maxigp0_rvalid"},
						"WDATA": { "actual": "maxigp0_wdata"},
						"WLAST": { "actual": "maxigp0_wlast"},
						"WREADY": { "actual": "maxigp0_wready"},
						"WSTRB": { "actual": "maxigp0_wstrb"},
						"WVALID": { "actual": "maxigp0_wvalid"}
					}
				},
				"/PS/zynq_ultra_ps_e_0/M_AXI_HPM1_FPD": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "maxihpm1_fpd_aclk"},
						"ARADDR": { "actual": "maxigp1_araddr"},
						"ARBURST": { "actual": "maxigp1_arburst"},
						"ARCACHE": { "actual": "maxigp1_arcache"},
						"ARID": { "actual": "maxigp1_arid"},
						"ARLEN": { "actual": "maxigp1_arlen"},
						"ARLOCK": { "actual": "maxigp1_arlock"},
						"ARPROT": { "actual": "maxigp1_arprot"},
						"ARQOS": { "actual": "maxigp1_arqos"},
						"ARREADY": { "actual": "maxigp1_arready"},
						"ARSIZE": { "actual": "maxigp1_arsize"},
						"ARUSER": { "actual": "maxigp1_aruser"},
						"ARVALID": { "actual": "maxigp1_arvalid"},
						"AWADDR": { "actual": "maxigp1_awaddr"},
						"AWBURST": { "actual": "maxigp1_awburst"},
						"AWCACHE": { "actual": "maxigp1_awcache"},
						"AWID": { "actual": "maxigp1_awid"},
						"AWLEN": { "actual": "maxigp1_awlen"},
						"AWLOCK": { "actual": "maxigp1_awlock"},
						"AWPROT": { "actual": "maxigp1_awprot"},
						"AWQOS": { "actual": "maxigp1_awqos"},
						"AWREADY": { "actual": "maxigp1_awready"},
						"AWSIZE": { "actual": "maxigp1_awsize"},
						"AWUSER": { "actual": "maxigp1_awuser"},
						"AWVALID": { "actual": "maxigp1_awvalid"},
						"BID": { "actual": "maxigp1_bid"},
						"BREADY": { "actual": "maxigp1_bready"},
						"BRESP": { "actual": "maxigp1_bresp"},
						"BVALID": { "actual": "maxigp1_bvalid"},
						"RDATA": { "actual": "maxigp1_rdata"},
						"RID": { "actual": "maxigp1_rid"},
						"RLAST": { "actual": "maxigp1_rlast"},
						"RREADY": { "actual": "maxigp1_rready"},
						"RRESP": { "actual": "maxigp1_rresp"},
						"RVALID": { "actual": "maxigp1_rvalid"},
						"WDATA": { "actual": "maxigp1_wdata"},
						"WLAST": { "actual": "maxigp1_wlast"},
						"WREADY": { "actual": "maxigp1_wready"},
						"WSTRB": { "actual": "maxigp1_wstrb"},
						"WVALID": { "actual": "maxigp1_wvalid"}
					}
				},
				"/PS/zynq_ultra_ps_e_0/S_AXI_HP0_FPD": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "saxihp0_fpd_aclk"},
						"ARADDR": { "actual": "saxigp2_araddr"},
						"ARBURST": { "actual": "saxigp2_arburst"},
						"ARCACHE": { "actual": "saxigp2_arcache"},
						"ARID": { "actual": "saxigp2_arid"},
						"ARLEN": { "actual": "saxigp2_arlen"},
						"ARLOCK": { "actual": "saxigp2_arlock"},
						"ARPROT": { "actual": "saxigp2_arprot"},
						"ARQOS": { "actual": "saxigp2_arqos"},
						"ARREADY": { "actual": "saxigp2_arready"},
						"ARSIZE": { "actual": "saxigp2_arsize"},
						"ARUSER": { "actual": "saxigp2_aruser"},
						"ARVALID": { "actual": "saxigp2_arvalid"},
						"AWADDR": { "actual": "saxigp2_awaddr"},
						"AWBURST": { "actual": "saxigp2_awburst"},
						"AWCACHE": { "actual": "saxigp2_awcache"},
						"AWID": { "actual": "saxigp2_awid"},
						"AWLEN": { "actual": "saxigp2_awlen"},
						"AWLOCK": { "actual": "saxigp2_awlock"},
						"AWPROT": { "actual": "saxigp2_awprot"},
						"AWQOS": { "actual": "saxigp2_awqos"},
						"AWREADY": { "actual": "saxigp2_awready"},
						"AWSIZE": { "actual": "saxigp2_awsize"},
						"AWUSER": { "actual": "saxigp2_awuser"},
						"AWVALID": { "actual": "saxigp2_awvalid"},
						"BID": { "actual": "saxigp2_bid"},
						"BREADY": { "actual": "saxigp2_bready"},
						"BRESP": { "actual": "saxigp2_bresp"},
						"BVALID": { "actual": "saxigp2_bvalid"},
						"RDATA": { "actual": "saxigp2_rdata"},
						"RID": { "actual": "saxigp2_rid"},
						"RLAST": { "actual": "saxigp2_rlast"},
						"RREADY": { "actual": "saxigp2_rready"},
						"RRESP": { "actual": "saxigp2_rresp"},
						"RVALID": { "actual": "saxigp2_rvalid"},
						"WDATA": { "actual": "saxigp2_wdata"},
						"WLAST": { "actual": "saxigp2_wlast"},
						"WREADY": { "actual": "saxigp2_wready"},
						"WSTRB": { "actual": "saxigp2_wstrb"},
						"WVALID": { "actual": "saxigp2_wvalid"}
					}
				},
				"/PS/zynq_ultra_ps_e_0/S_AXI_HP1_FPD": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "saxihp1_fpd_aclk"},
						"ARADDR": { "actual": "saxigp3_araddr"},
						"ARBURST": { "actual": "saxigp3_arburst"},
						"ARCACHE": { "actual": "saxigp3_arcache"},
						"ARID": { "actual": "saxigp3_arid"},
						"ARLEN": { "actual": "saxigp3_arlen"},
						"ARLOCK": { "actual": "saxigp3_arlock"},
						"ARPROT": { "actual": "saxigp3_arprot"},
						"ARQOS": { "actual": "saxigp3_arqos"},
						"ARREADY": { "actual": "saxigp3_arready"},
						"ARSIZE": { "actual": "saxigp3_arsize"},
						"ARUSER": { "actual": "saxigp3_aruser"},
						"ARVALID": { "actual": "saxigp3_arvalid"},
						"AWADDR": { "actual": "saxigp3_awaddr"},
						"AWBURST": { "actual": "saxigp3_awburst"},
						"AWCACHE": { "actual": "saxigp3_awcache"},
						"AWID": { "actual": "saxigp3_awid"},
						"AWLEN": { "actual": "saxigp3_awlen"},
						"AWLOCK": { "actual": "saxigp3_awlock"},
						"AWPROT": { "actual": "saxigp3_awprot"},
						"AWQOS": { "actual": "saxigp3_awqos"},
						"AWREADY": { "actual": "saxigp3_awready"},
						"AWSIZE": { "actual": "saxigp3_awsize"},
						"AWUSER": { "actual": "saxigp3_awuser"},
						"AWVALID": { "actual": "saxigp3_awvalid"},
						"BID": { "actual": "saxigp3_bid"},
						"BREADY": { "actual": "saxigp3_bready"},
						"BRESP": { "actual": "saxigp3_bresp"},
						"BVALID": { "actual": "saxigp3_bvalid"},
						"RDATA": { "actual": "saxigp3_rdata"},
						"RID": { "actual": "saxigp3_rid"},
						"RLAST": { "actual": "saxigp3_rlast"},
						"RREADY": { "actual": "saxigp3_rready"},
						"RRESP": { "actual": "saxigp3_rresp"},
						"RVALID": { "actual": "saxigp3_rvalid"},
						"WDATA": { "actual": "saxigp3_wdata"},
						"WLAST": { "actual": "saxigp3_wlast"},
						"WREADY": { "actual": "saxigp3_wready"},
						"WSTRB": { "actual": "saxigp3_wstrb"},
						"WVALID": { "actual": "saxigp3_wvalid"}
					}
				},
				"/jesd204b/adc/axi_ad9680_dma/axi_dmac/m_dest_axi": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_dest_axi_aclk"},
						"ARADDR": { "actual": "m_dest_axi_araddr"},
						"ARBURST": { "actual": "m_dest_axi_arburst"},
						"ARCACHE": { "actual": "m_dest_axi_arcache"},
						"ARESETN": { "actual": "m_dest_axi_aresetn"},
						"ARID": { "actual": "m_dest_axi_arid"},
						"ARLEN": { "actual": "m_dest_axi_arlen"},
						"ARLOCK": { "actual": "m_dest_axi_arlock"},
						"ARPROT": { "actual": "m_dest_axi_arprot"},
						"ARREADY": { "actual": "m_dest_axi_arready"},
						"ARSIZE": { "actual": "m_dest_axi_arsize"},
						"ARVALID": { "actual": "m_dest_axi_arvalid"},
						"AWADDR": { "actual": "m_dest_axi_awaddr"},
						"AWBURST": { "actual": "m_dest_axi_awburst"},
						"AWCACHE": { "actual": "m_dest_axi_awcache"},
						"AWID": { "actual": "m_dest_axi_awid"},
						"AWLEN": { "actual": "m_dest_axi_awlen"},
						"AWLOCK": { "actual": "m_dest_axi_awlock"},
						"AWPROT": { "actual": "m_dest_axi_awprot"},
						"AWREADY": { "actual": "m_dest_axi_awready"},
						"AWSIZE": { "actual": "m_dest_axi_awsize"},
						"AWVALID": { "actual": "m_dest_axi_awvalid"},
						"BID": { "actual": "m_dest_axi_bid"},
						"BREADY": { "actual": "m_dest_axi_bready"},
						"BRESP": { "actual": "m_dest_axi_bresp"},
						"BVALID": { "actual": "m_dest_axi_bvalid"},
						"RDATA": { "actual": "m_dest_axi_rdata"},
						"RID": { "actual": "m_dest_axi_rid"},
						"RLAST": { "actual": "m_dest_axi_rlast"},
						"RREADY": { "actual": "m_dest_axi_rready"},
						"RRESP": { "actual": "m_dest_axi_rresp"},
						"RVALID": { "actual": "m_dest_axi_rvalid"},
						"WDATA": { "actual": "m_dest_axi_wdata"},
						"WID": { "actual": "m_dest_axi_wid"},
						"WLAST": { "actual": "m_dest_axi_wlast"},
						"WREADY": { "actual": "m_dest_axi_wready"},
						"WSTRB": { "actual": "m_dest_axi_wstrb"},
						"WVALID": { "actual": "m_dest_axi_wvalid"}
					}
				},
				"/jesd204b/adc/axi_ad9680_dma/axi_dmac/s_axi": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARPROT": { "actual": "s_axi_arprot"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr"},
						"AWPROT": { "actual": "s_axi_awprot"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/jesd204b/adc/axi_ad9680_dma/axi_dmac/s_axis": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "s_axis_aclk"},
						"TDATA": { "actual": "s_axis_data"},
						"TDEST": { "actual": "s_axis_dest"},
						"TID": { "actual": "s_axis_id"},
						"TKEEP": { "actual": "s_axis_keep"},
						"TLAST": { "actual": "s_axis_last"},
						"TREADY": { "actual": "s_axis_ready"},
						"TSTRB": { "actual": "s_axis_strb"},
						"TUSER": { "actual": "s_axis_user"},
						"TVALID": { "actual": "s_axis_valid"}
					}
				},
				"/jesd204b/adc/axi_ad9680_dma/m_dest_axi": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_dest_axi_aclk"},
						"ARADDR": { "actual": "m_dest_axi_araddr"},
						"ARBURST": { "actual": "m_dest_axi_arburst"},
						"ARCACHE": { "actual": "m_dest_axi_arcache"},
						"ARESETN": { "actual": "axi_aresetn"},
						"ARID": { "actual": "m_dest_axi_arid"},
						"ARLEN": { "actual": "m_dest_axi_arlen"},
						"ARLOCK": { "actual": "m_dest_axi_arlock"},
						"ARPROT": { "actual": "m_dest_axi_arprot"},
						"ARREADY": { "actual": "m_dest_axi_arready"},
						"ARSIZE": { "actual": "m_dest_axi_arsize"},
						"ARVALID": { "actual": "m_dest_axi_arvalid"},
						"AWADDR": { "actual": "m_dest_axi_awaddr"},
						"AWBURST": { "actual": "m_dest_axi_awburst"},
						"AWCACHE": { "actual": "m_dest_axi_awcache"},
						"AWID": { "actual": "m_dest_axi_awid"},
						"AWLEN": { "actual": "m_dest_axi_awlen"},
						"AWLOCK": { "actual": "m_dest_axi_awlock"},
						"AWPROT": { "actual": "m_dest_axi_awprot"},
						"AWREADY": { "actual": "m_dest_axi_awready"},
						"AWSIZE": { "actual": "m_dest_axi_awsize"},
						"AWVALID": { "actual": "m_dest_axi_awvalid"},
						"BID": { "actual": "m_dest_axi_bid"},
						"BREADY": { "actual": "m_dest_axi_bready"},
						"BRESP": { "actual": "m_dest_axi_bresp"},
						"BVALID": { "actual": "m_dest_axi_bvalid"},
						"RDATA": { "actual": "m_dest_axi_rdata"},
						"RID": { "actual": "m_dest_axi_rid"},
						"RLAST": { "actual": "m_dest_axi_rlast"},
						"RREADY": { "actual": "m_dest_axi_rready"},
						"RRESP": { "actual": "m_dest_axi_rresp"},
						"RVALID": { "actual": "m_dest_axi_rvalid"},
						"WDATA": { "actual": "m_dest_axi_wdata"},
						"WLAST": { "actual": "m_dest_axi_wlast"},
						"WREADY": { "actual": "m_dest_axi_wready"},
						"WSTRB": { "actual": "m_dest_axi_wstrb"},
						"WVALID": { "actual": "m_dest_axi_wvalid"}
					}
				},
				"/jesd204b/adc/axi_ad9680_dma/s_axi": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_dest_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr"},
						"ARESETN": { "actual": "axi_aresetn"},
						"ARPROT": { "actual": "s_axi_arprot"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr"},
						"AWPROT": { "actual": "s_axi_awprot"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/jesd204b/adc/axi_ad9680_dma/s_axis": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_dest_axi_aclk"},
						"TDATA": { "actual": "s_axis_tdata"},
						"TKEEP": { "actual": "s_axis_tkeep"},
						"TLAST": { "actual": "s_axis_tlast"},
						"TREADY": { "actual": "s_axis_tready"},
						"TVALID": { "actual": "s_axis_tvalid"}
					}
				},
				"/jesd204b/adc/axi_ad9680_jesd/s_axi": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARPROT": { "actual": "s_axi_arprot"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr"},
						"AWPROT": { "actual": "s_axi_awprot"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/jesd204b/adc/axi_ad9680_offload/i_data_offload/m_axis": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"TDATA": { "actual": "m_axis_data"},
						"TKEEP": { "actual": "m_axis_tkeep"},
						"TLAST": { "actual": "m_axis_last"},
						"TREADY": { "actual": "m_axis_ready"},
						"TVALID": { "actual": "m_axis_valid"}
					}
				},
				"/jesd204b/adc/axi_ad9680_offload/i_data_offload/m_storage_axis": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"TDATA": { "actual": "m_storage_axis_data"},
						"TKEEP": { "actual": "m_storage_axis_tkeep"},
						"TLAST": { "actual": "m_storage_axis_last"},
						"TREADY": { "actual": "m_storage_axis_ready"},
						"TVALID": { "actual": "m_storage_axis_valid"}
					}
				},
				"/jesd204b/adc/axi_ad9680_offload/i_data_offload/s_axi": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARPROT": { "actual": "s_axi_arprot"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr"},
						"AWPROT": { "actual": "s_axi_awprot"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/jesd204b/adc/axi_ad9680_offload/i_data_offload/s_axis": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"TDATA": { "actual": "s_axis_data"},
						"TKEEP": { "actual": "s_axis_tkeep"},
						"TLAST": { "actual": "s_axis_last"},
						"TREADY": { "actual": "s_axis_ready"},
						"TVALID": { "actual": "s_axis_valid"}
					}
				},
				"/jesd204b/adc/axi_ad9680_offload/i_data_offload/s_storage_axis": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"TDATA": { "actual": "s_storage_axis_data"},
						"TKEEP": { "actual": "s_storage_axis_tkeep"},
						"TLAST": { "actual": "s_storage_axis_last"},
						"TREADY": { "actual": "s_storage_axis_ready"},
						"TVALID": { "actual": "s_storage_axis_valid"}
					}
				},
				"/jesd204b/adc/axi_ad9680_offload/m_axis": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"TDATA": { "actual": "m_axis_tdata"},
						"TKEEP": { "actual": "m_axis_tkeep"},
						"TLAST": { "actual": "m_axis_tlast"},
						"TREADY": { "actual": "m_axis_tready"},
						"TVALID": { "actual": "m_axis_tvalid"}
					}
				},
				"/jesd204b/adc/axi_ad9680_offload/s_axi": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARPROT": { "actual": "s_axi_arprot"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr"},
						"AWPROT": { "actual": "s_axi_awprot"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/jesd204b/adc/axi_ad9680_offload/storage_unit/m_axis": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"TDATA": { "actual": "m_axis_data"},
						"TKEEP": { "actual": "m_axis_keep"},
						"TLAST": { "actual": "m_axis_last"},
						"TREADY": { "actual": "m_axis_ready"},
						"TSTRB": { "actual": "m_axis_strb"},
						"TUSER": { "actual": "m_axis_user"},
						"TVALID": { "actual": "m_axis_valid"}
					}
				},
				"/jesd204b/adc/axi_ad9680_offload/storage_unit/s_axis": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"TDATA": { "actual": "s_axis_data"},
						"TKEEP": { "actual": "s_axis_keep"},
						"TLAST": { "actual": "s_axis_last"},
						"TREADY": { "actual": "s_axis_ready"},
						"TSTRB": { "actual": "s_axis_strb"},
						"TUSER": { "actual": "s_axis_user"},
						"TVALID": { "actual": "s_axis_valid"}
					}
				},
				"/jesd204b/adc/axi_ad9680_tpl/s_axi": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARPROT": { "actual": "s_axi_arprot"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr"},
						"AWPROT": { "actual": "s_axi_awprot"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/jesd204b/adc/m_axi_ad9680_dma": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk_100M"},
						"ARADDR": { "actual": "m_axi_ad9680_dma_araddr"},
						"ARBURST": { "actual": "m_axi_ad9680_dma_arburst"},
						"ARCACHE": { "actual": "m_axi_ad9680_dma_arcache"},
						"ARESETN": { "actual": "peripheral_aresetn_100M"},
						"ARID": { "actual": "m_axi_ad9680_dma_arid"},
						"ARLEN": { "actual": "m_axi_ad9680_dma_arlen"},
						"ARLOCK": { "actual": "m_axi_ad9680_dma_arlock"},
						"ARPROT": { "actual": "m_axi_ad9680_dma_arprot"},
						"ARREADY": { "actual": "m_axi_ad9680_dma_arready"},
						"ARSIZE": { "actual": "m_axi_ad9680_dma_arsize"},
						"ARVALID": { "actual": "m_axi_ad9680_dma_arvalid"},
						"AWADDR": { "actual": "m_axi_ad9680_dma_awaddr"},
						"AWBURST": { "actual": "m_axi_ad9680_dma_awburst"},
						"AWCACHE": { "actual": "m_axi_ad9680_dma_awcache"},
						"AWID": { "actual": "m_axi_ad9680_dma_awid"},
						"AWLEN": { "actual": "m_axi_ad9680_dma_awlen"},
						"AWLOCK": { "actual": "m_axi_ad9680_dma_awlock"},
						"AWPROT": { "actual": "m_axi_ad9680_dma_awprot"},
						"AWREADY": { "actual": "m_axi_ad9680_dma_awready"},
						"AWSIZE": { "actual": "m_axi_ad9680_dma_awsize"},
						"AWVALID": { "actual": "m_axi_ad9680_dma_awvalid"},
						"BID": { "actual": "m_axi_ad9680_dma_bid"},
						"BREADY": { "actual": "m_axi_ad9680_dma_bready"},
						"BRESP": { "actual": "m_axi_ad9680_dma_bresp"},
						"BVALID": { "actual": "m_axi_ad9680_dma_bvalid"},
						"RDATA": { "actual": "m_axi_ad9680_dma_rdata"},
						"RID": { "actual": "m_axi_ad9680_dma_rid"},
						"RLAST": { "actual": "m_axi_ad9680_dma_rlast"},
						"RREADY": { "actual": "m_axi_ad9680_dma_rready"},
						"RRESP": { "actual": "m_axi_ad9680_dma_rresp"},
						"RVALID": { "actual": "m_axi_ad9680_dma_rvalid"},
						"WDATA": { "actual": "m_axi_ad9680_dma_wdata"},
						"WLAST": { "actual": "m_axi_ad9680_dma_wlast"},
						"WREADY": { "actual": "m_axi_ad9680_dma_wready"},
						"WSTRB": { "actual": "m_axi_ad9680_dma_wstrb"},
						"WVALID": { "actual": "m_axi_ad9680_dma_wvalid"}
					}
				},
				"/jesd204b/adc/s_axi_ad9680_dma": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk_100M"},
						"ARADDR": { "actual": "s_axi_ad9680_dma_araddr"},
						"ARESETN": { "actual": "peripheral_aresetn_100M"},
						"ARPROT": { "actual": "s_axi_ad9680_dma_arprot"},
						"ARREADY": { "actual": "s_axi_ad9680_dma_arready"},
						"ARVALID": { "actual": "s_axi_ad9680_dma_arvalid"},
						"AWADDR": { "actual": "s_axi_ad9680_dma_awaddr"},
						"AWPROT": { "actual": "s_axi_ad9680_dma_awprot"},
						"AWREADY": { "actual": "s_axi_ad9680_dma_awready"},
						"AWVALID": { "actual": "s_axi_ad9680_dma_awvalid"},
						"BREADY": { "actual": "s_axi_ad9680_dma_bready"},
						"BRESP": { "actual": "s_axi_ad9680_dma_bresp"},
						"BVALID": { "actual": "s_axi_ad9680_dma_bvalid"},
						"RDATA": { "actual": "s_axi_ad9680_dma_rdata"},
						"RREADY": { "actual": "s_axi_ad9680_dma_rready"},
						"RRESP": { "actual": "s_axi_ad9680_dma_rresp"},
						"RVALID": { "actual": "s_axi_ad9680_dma_rvalid"},
						"WDATA": { "actual": "s_axi_ad9680_dma_wdata"},
						"WREADY": { "actual": "s_axi_ad9680_dma_wready"},
						"WSTRB": { "actual": "s_axi_ad9680_dma_wstrb"},
						"WVALID": { "actual": "s_axi_ad9680_dma_wvalid"}
					}
				},
				"/jesd204b/adc/s_axi_ad9680_jesd": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk_100M"},
						"ARADDR": { "actual": "s_axi_ad9680_jesd_araddr"},
						"ARESETN": { "actual": "peripheral_aresetn_100M"},
						"ARPROT": { "actual": "s_axi_ad9680_jesd_arprot"},
						"ARREADY": { "actual": "s_axi_ad9680_jesd_arready"},
						"ARVALID": { "actual": "s_axi_ad9680_jesd_arvalid"},
						"AWADDR": { "actual": "s_axi_ad9680_jesd_awaddr"},
						"AWPROT": { "actual": "s_axi_ad9680_jesd_awprot"},
						"AWREADY": { "actual": "s_axi_ad9680_jesd_awready"},
						"AWVALID": { "actual": "s_axi_ad9680_jesd_awvalid"},
						"BREADY": { "actual": "s_axi_ad9680_jesd_bready"},
						"BRESP": { "actual": "s_axi_ad9680_jesd_bresp"},
						"BVALID": { "actual": "s_axi_ad9680_jesd_bvalid"},
						"RDATA": { "actual": "s_axi_ad9680_jesd_rdata"},
						"RREADY": { "actual": "s_axi_ad9680_jesd_rready"},
						"RRESP": { "actual": "s_axi_ad9680_jesd_rresp"},
						"RVALID": { "actual": "s_axi_ad9680_jesd_rvalid"},
						"WDATA": { "actual": "s_axi_ad9680_jesd_wdata"},
						"WREADY": { "actual": "s_axi_ad9680_jesd_wready"},
						"WSTRB": { "actual": "s_axi_ad9680_jesd_wstrb"},
						"WVALID": { "actual": "s_axi_ad9680_jesd_wvalid"}
					}
				},
				"/jesd204b/adc/s_axi_ad9680_offload": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk_100M"},
						"ARADDR": { "actual": "s_axi_ad9680_offload_araddr"},
						"ARESETN": { "actual": "peripheral_aresetn_100M"},
						"ARPROT": { "actual": "s_axi_ad9680_offload_arprot"},
						"ARREADY": { "actual": "s_axi_ad9680_offload_arready"},
						"ARVALID": { "actual": "s_axi_ad9680_offload_arvalid"},
						"AWADDR": { "actual": "s_axi_ad9680_offload_awaddr"},
						"AWPROT": { "actual": "s_axi_ad9680_offload_awprot"},
						"AWREADY": { "actual": "s_axi_ad9680_offload_awready"},
						"AWVALID": { "actual": "s_axi_ad9680_offload_awvalid"},
						"BREADY": { "actual": "s_axi_ad9680_offload_bready"},
						"BRESP": { "actual": "s_axi_ad9680_offload_bresp"},
						"BVALID": { "actual": "s_axi_ad9680_offload_bvalid"},
						"RDATA": { "actual": "s_axi_ad9680_offload_rdata"},
						"RREADY": { "actual": "s_axi_ad9680_offload_rready"},
						"RRESP": { "actual": "s_axi_ad9680_offload_rresp"},
						"RVALID": { "actual": "s_axi_ad9680_offload_rvalid"},
						"WDATA": { "actual": "s_axi_ad9680_offload_wdata"},
						"WREADY": { "actual": "s_axi_ad9680_offload_wready"},
						"WSTRB": { "actual": "s_axi_ad9680_offload_wstrb"},
						"WVALID": { "actual": "s_axi_ad9680_offload_wvalid"}
					}
				},
				"/jesd204b/adc/s_axi_ad9680_tpl": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk_100M"},
						"ARADDR": { "actual": "s_axi_ad9680_tpl_araddr"},
						"ARESETN": { "actual": "peripheral_aresetn_100M"},
						"ARPROT": { "actual": "s_axi_ad9680_tpl_arprot"},
						"ARREADY": { "actual": "s_axi_ad9680_tpl_arready"},
						"ARVALID": { "actual": "s_axi_ad9680_tpl_arvalid"},
						"AWADDR": { "actual": "s_axi_ad9680_tpl_awaddr"},
						"AWPROT": { "actual": "s_axi_ad9680_tpl_awprot"},
						"AWREADY": { "actual": "s_axi_ad9680_tpl_awready"},
						"AWVALID": { "actual": "s_axi_ad9680_tpl_awvalid"},
						"BREADY": { "actual": "s_axi_ad9680_tpl_bready"},
						"BRESP": { "actual": "s_axi_ad9680_tpl_bresp"},
						"BVALID": { "actual": "s_axi_ad9680_tpl_bvalid"},
						"RDATA": { "actual": "s_axi_ad9680_tpl_rdata"},
						"RREADY": { "actual": "s_axi_ad9680_tpl_rready"},
						"RRESP": { "actual": "s_axi_ad9680_tpl_rresp"},
						"RVALID": { "actual": "s_axi_ad9680_tpl_rvalid"},
						"WDATA": { "actual": "s_axi_ad9680_tpl_wdata"},
						"WREADY": { "actual": "s_axi_ad9680_tpl_wready"},
						"WSTRB": { "actual": "s_axi_ad9680_tpl_wstrb"},
						"WVALID": { "actual": "s_axi_ad9680_tpl_wvalid"}
					}
				},
				"/jesd204b/dac/axi_ad9144_dma/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARADDR": { "actual": "m_axi_mm2s_araddr"},
						"ARBURST": { "actual": "m_axi_mm2s_arburst"},
						"ARCACHE": { "actual": "m_axi_mm2s_arcache"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"ARLEN": { "actual": "m_axi_mm2s_arlen"},
						"ARPROT": { "actual": "m_axi_mm2s_arprot"},
						"ARREADY": { "actual": "m_axi_mm2s_arready"},
						"ARSIZE": { "actual": "m_axi_mm2s_arsize"},
						"ARVALID": { "actual": "m_axi_mm2s_arvalid"},
						"RDATA": { "actual": "m_axi_mm2s_rdata"},
						"RLAST": { "actual": "m_axi_mm2s_rlast"},
						"RREADY": { "actual": "m_axi_mm2s_rready"},
						"RRESP": { "actual": "m_axi_mm2s_rresp"},
						"RVALID": { "actual": "m_axi_mm2s_rvalid"}
					}
				},
				"/jesd204b/dac/axi_ad9144_dma/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_lite_aclk"},
						"ARADDR": { "actual": "s_axi_lite_araddr"},
						"ARESETN": { "actual": "axi_resetn"},
						"ARREADY": { "actual": "s_axi_lite_arready"},
						"ARVALID": { "actual": "s_axi_lite_arvalid"},
						"AWADDR": { "actual": "s_axi_lite_awaddr"},
						"AWREADY": { "actual": "s_axi_lite_awready"},
						"AWVALID": { "actual": "s_axi_lite_awvalid"},
						"BREADY": { "actual": "s_axi_lite_bready"},
						"BRESP": { "actual": "s_axi_lite_bresp"},
						"BVALID": { "actual": "s_axi_lite_bvalid"},
						"RDATA": { "actual": "s_axi_lite_rdata"},
						"RREADY": { "actual": "s_axi_lite_rready"},
						"RRESP": { "actual": "s_axi_lite_rresp"},
						"RVALID": { "actual": "s_axi_lite_rvalid"},
						"WDATA": { "actual": "s_axi_lite_wdata"},
						"WREADY": { "actual": "s_axi_lite_wready"},
						"WVALID": { "actual": "s_axi_lite_wvalid"}
					}
				},
				"/jesd204b/dac/axi_ad9144_jesd/s_axi": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARPROT": { "actual": "s_axi_arprot"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr"},
						"AWPROT": { "actual": "s_axi_awprot"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/jesd204b/dac/axi_ad9144_tpl/s_axi": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARPROT": { "actual": "s_axi_arprot"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr"},
						"AWPROT": { "actual": "s_axi_awprot"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/jesd204b/dac/axi_gpio_0/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/jesd204b/dac/m_axi_dma_ad9144": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk_250M"},
						"ARADDR": { "actual": "m_axi_dma_ad9144_araddr"},
						"ARBURST": { "actual": "m_axi_dma_ad9144_arburst"},
						"ARCACHE": { "actual": "m_axi_dma_ad9144_arcache"},
						"ARLEN": { "actual": "m_axi_dma_ad9144_arlen"},
						"ARPROT": { "actual": "m_axi_dma_ad9144_arprot"},
						"ARREADY": { "actual": "m_axi_dma_ad9144_arready"},
						"ARSIZE": { "actual": "m_axi_dma_ad9144_arsize"},
						"ARVALID": { "actual": "m_axi_dma_ad9144_arvalid"},
						"RDATA": { "actual": "m_axi_dma_ad9144_rdata"},
						"RLAST": { "actual": "m_axi_dma_ad9144_rlast"},
						"RREADY": { "actual": "m_axi_dma_ad9144_rready"},
						"RRESP": { "actual": "m_axi_dma_ad9144_rresp"},
						"RVALID": { "actual": "m_axi_dma_ad9144_rvalid"}
					}
				},
				"/jesd204b/dac/s_axi_ad9144_dma": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk_250M"},
						"ARADDR": { "actual": "s_axi_ad9144_dma_araddr"},
						"ARESETN": { "actual": "peripheral_aresetn_250M"},
						"ARREADY": { "actual": "s_axi_ad9144_dma_arready"},
						"ARVALID": { "actual": "s_axi_ad9144_dma_arvalid"},
						"AWADDR": { "actual": "s_axi_ad9144_dma_awaddr"},
						"AWREADY": { "actual": "s_axi_ad9144_dma_awready"},
						"AWVALID": { "actual": "s_axi_ad9144_dma_awvalid"},
						"BREADY": { "actual": "s_axi_ad9144_dma_bready"},
						"BRESP": { "actual": "s_axi_ad9144_dma_bresp"},
						"BVALID": { "actual": "s_axi_ad9144_dma_bvalid"},
						"RDATA": { "actual": "s_axi_ad9144_dma_rdata"},
						"RREADY": { "actual": "s_axi_ad9144_dma_rready"},
						"RRESP": { "actual": "s_axi_ad9144_dma_rresp"},
						"RVALID": { "actual": "s_axi_ad9144_dma_rvalid"},
						"WDATA": { "actual": "s_axi_ad9144_dma_wdata"},
						"WREADY": { "actual": "s_axi_ad9144_dma_wready"},
						"WVALID": { "actual": "s_axi_ad9144_dma_wvalid"}
					}
				},
				"/jesd204b/dac/s_axi_ad9144_jesd": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk_250M"},
						"ARADDR": { "actual": "s_axi_ad9144_jesd_araddr"},
						"ARESETN": { "actual": "peripheral_aresetn_250M"},
						"ARPROT": { "actual": "s_axi_ad9144_jesd_arprot"},
						"ARREADY": { "actual": "s_axi_ad9144_jesd_arready"},
						"ARVALID": { "actual": "s_axi_ad9144_jesd_arvalid"},
						"AWADDR": { "actual": "s_axi_ad9144_jesd_awaddr"},
						"AWPROT": { "actual": "s_axi_ad9144_jesd_awprot"},
						"AWREADY": { "actual": "s_axi_ad9144_jesd_awready"},
						"AWVALID": { "actual": "s_axi_ad9144_jesd_awvalid"},
						"BREADY": { "actual": "s_axi_ad9144_jesd_bready"},
						"BRESP": { "actual": "s_axi_ad9144_jesd_bresp"},
						"BVALID": { "actual": "s_axi_ad9144_jesd_bvalid"},
						"RDATA": { "actual": "s_axi_ad9144_jesd_rdata"},
						"RREADY": { "actual": "s_axi_ad9144_jesd_rready"},
						"RRESP": { "actual": "s_axi_ad9144_jesd_rresp"},
						"RVALID": { "actual": "s_axi_ad9144_jesd_rvalid"},
						"WDATA": { "actual": "s_axi_ad9144_jesd_wdata"},
						"WREADY": { "actual": "s_axi_ad9144_jesd_wready"},
						"WSTRB": { "actual": "s_axi_ad9144_jesd_wstrb"},
						"WVALID": { "actual": "s_axi_ad9144_jesd_wvalid"}
					}
				},
				"/jesd204b/dac/s_axi_ad9144_tpl": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk_250M"},
						"ARADDR": { "actual": "s_axi_ad9144_tpl_araddr"},
						"ARESETN": { "actual": "peripheral_aresetn_250M"},
						"ARPROT": { "actual": "s_axi_ad9144_tpl_arprot"},
						"ARREADY": { "actual": "s_axi_ad9144_tpl_arready"},
						"ARVALID": { "actual": "s_axi_ad9144_tpl_arvalid"},
						"AWADDR": { "actual": "s_axi_ad9144_tpl_awaddr"},
						"AWPROT": { "actual": "s_axi_ad9144_tpl_awprot"},
						"AWREADY": { "actual": "s_axi_ad9144_tpl_awready"},
						"AWVALID": { "actual": "s_axi_ad9144_tpl_awvalid"},
						"BREADY": { "actual": "s_axi_ad9144_tpl_bready"},
						"BRESP": { "actual": "s_axi_ad9144_tpl_bresp"},
						"BVALID": { "actual": "s_axi_ad9144_tpl_bvalid"},
						"RDATA": { "actual": "s_axi_ad9144_tpl_rdata"},
						"RREADY": { "actual": "s_axi_ad9144_tpl_rready"},
						"RRESP": { "actual": "s_axi_ad9144_tpl_rresp"},
						"RVALID": { "actual": "s_axi_ad9144_tpl_rvalid"},
						"WDATA": { "actual": "s_axi_ad9144_tpl_wdata"},
						"WREADY": { "actual": "s_axi_ad9144_tpl_wready"},
						"WSTRB": { "actual": "s_axi_ad9144_tpl_wstrb"},
						"WVALID": { "actual": "s_axi_ad9144_tpl_wvalid"}
					}
				},
				"/jesd204b/dac/s_axi_gpio_counter": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk_250M"},
						"ARADDR": { "actual": "s_axi_gpio_counter_araddr"},
						"ARESETN": { "actual": "peripheral_aresetn_250M"},
						"ARREADY": { "actual": "s_axi_gpio_counter_arready"},
						"ARVALID": { "actual": "s_axi_gpio_counter_arvalid"},
						"AWADDR": { "actual": "s_axi_gpio_counter_awaddr"},
						"AWREADY": { "actual": "s_axi_gpio_counter_awready"},
						"AWVALID": { "actual": "s_axi_gpio_counter_awvalid"},
						"BREADY": { "actual": "s_axi_gpio_counter_bready"},
						"BRESP": { "actual": "s_axi_gpio_counter_bresp"},
						"BVALID": { "actual": "s_axi_gpio_counter_bvalid"},
						"RDATA": { "actual": "s_axi_gpio_counter_rdata"},
						"RREADY": { "actual": "s_axi_gpio_counter_rready"},
						"RRESP": { "actual": "s_axi_gpio_counter_rresp"},
						"RVALID": { "actual": "s_axi_gpio_counter_rvalid"},
						"WDATA": { "actual": "s_axi_gpio_counter_wdata"},
						"WREADY": { "actual": "s_axi_gpio_counter_wready"},
						"WSTRB": { "actual": "s_axi_gpio_counter_wstrb"},
						"WVALID": { "actual": "s_axi_gpio_counter_wvalid"}
					}
				},
				"/jesd204b/m_axi_ad9680_dma": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk_100M"},
						"ARADDR": { "actual": "m_axi_ad9680_dma_araddr"},
						"ARBURST": { "actual": "m_axi_ad9680_dma_arburst"},
						"ARCACHE": { "actual": "m_axi_ad9680_dma_arcache"},
						"ARESETN": { "actual": "s_axi_aresetn_100M"},
						"ARID": { "actual": "m_axi_ad9680_dma_arid"},
						"ARLEN": { "actual": "m_axi_ad9680_dma_arlen"},
						"ARLOCK": { "actual": "m_axi_ad9680_dma_arlock"},
						"ARPROT": { "actual": "m_axi_ad9680_dma_arprot"},
						"ARREADY": { "actual": "m_axi_ad9680_dma_arready"},
						"ARSIZE": { "actual": "m_axi_ad9680_dma_arsize"},
						"ARVALID": { "actual": "m_axi_ad9680_dma_arvalid"},
						"AWADDR": { "actual": "m_axi_ad9680_dma_awaddr"},
						"AWBURST": { "actual": "m_axi_ad9680_dma_awburst"},
						"AWCACHE": { "actual": "m_axi_ad9680_dma_awcache"},
						"AWID": { "actual": "m_axi_ad9680_dma_awid"},
						"AWLEN": { "actual": "m_axi_ad9680_dma_awlen"},
						"AWLOCK": { "actual": "m_axi_ad9680_dma_awlock"},
						"AWPROT": { "actual": "m_axi_ad9680_dma_awprot"},
						"AWREADY": { "actual": "m_axi_ad9680_dma_awready"},
						"AWSIZE": { "actual": "m_axi_ad9680_dma_awsize"},
						"AWVALID": { "actual": "m_axi_ad9680_dma_awvalid"},
						"BID": { "actual": "m_axi_ad9680_dma_bid"},
						"BREADY": { "actual": "m_axi_ad9680_dma_bready"},
						"BRESP": { "actual": "m_axi_ad9680_dma_bresp"},
						"BVALID": { "actual": "m_axi_ad9680_dma_bvalid"},
						"RDATA": { "actual": "m_axi_ad9680_dma_rdata"},
						"RID": { "actual": "m_axi_ad9680_dma_rid"},
						"RLAST": { "actual": "m_axi_ad9680_dma_rlast"},
						"RREADY": { "actual": "m_axi_ad9680_dma_rready"},
						"RRESP": { "actual": "m_axi_ad9680_dma_rresp"},
						"RVALID": { "actual": "m_axi_ad9680_dma_rvalid"},
						"WDATA": { "actual": "m_axi_ad9680_dma_wdata"},
						"WLAST": { "actual": "m_axi_ad9680_dma_wlast"},
						"WREADY": { "actual": "m_axi_ad9680_dma_wready"},
						"WSTRB": { "actual": "m_axi_ad9680_dma_wstrb"},
						"WVALID": { "actual": "m_axi_ad9680_dma_wvalid"}
					}
				},
				"/jesd204b/m_axi_dma_ad9144": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk_250M"},
						"ARADDR": { "actual": "m_axi_dma_ad9144_araddr"},
						"ARBURST": { "actual": "m_axi_dma_ad9144_arburst"},
						"ARCACHE": { "actual": "m_axi_dma_ad9144_arcache"},
						"ARLEN": { "actual": "m_axi_dma_ad9144_arlen"},
						"ARPROT": { "actual": "m_axi_dma_ad9144_arprot"},
						"ARREADY": { "actual": "m_axi_dma_ad9144_arready"},
						"ARSIZE": { "actual": "m_axi_dma_ad9144_arsize"},
						"ARVALID": { "actual": "m_axi_dma_ad9144_arvalid"},
						"RDATA": { "actual": "m_axi_dma_ad9144_rdata"},
						"RLAST": { "actual": "m_axi_dma_ad9144_rlast"},
						"RREADY": { "actual": "m_axi_dma_ad9144_rready"},
						"RRESP": { "actual": "m_axi_dma_ad9144_rresp"},
						"RVALID": { "actual": "m_axi_dma_ad9144_rvalid"}
					}
				},
				"/jesd204b/phy_shared_0/s_axi_ad9144_xcvr": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ARADDR": { "actual": "s_axi_ad9144_xcvr_araddr"},
						"ARPROT": { "actual": "s_axi_ad9144_xcvr_arprot"},
						"ARREADY": { "actual": "s_axi_ad9144_xcvr_arready"},
						"ARVALID": { "actual": "s_axi_ad9144_xcvr_arvalid"},
						"AWADDR": { "actual": "s_axi_ad9144_xcvr_awaddr"},
						"AWPROT": { "actual": "s_axi_ad9144_xcvr_awprot"},
						"AWREADY": { "actual": "s_axi_ad9144_xcvr_awready"},
						"AWVALID": { "actual": "s_axi_ad9144_xcvr_awvalid"},
						"BREADY": { "actual": "s_axi_ad9144_xcvr_bready"},
						"BRESP": { "actual": "s_axi_ad9144_xcvr_bresp"},
						"BVALID": { "actual": "s_axi_ad9144_xcvr_bvalid"},
						"RDATA": { "actual": "s_axi_ad9144_xcvr_rdata"},
						"RREADY": { "actual": "s_axi_ad9144_xcvr_rready"},
						"RRESP": { "actual": "s_axi_ad9144_xcvr_rresp"},
						"RVALID": { "actual": "s_axi_ad9144_xcvr_rvalid"},
						"WDATA": { "actual": "s_axi_ad9144_xcvr_wdata"},
						"WREADY": { "actual": "s_axi_ad9144_xcvr_wready"},
						"WSTRB": { "actual": "s_axi_ad9144_xcvr_wstrb"},
						"WVALID": { "actual": "s_axi_ad9144_xcvr_wvalid"}
					}
				},
				"/jesd204b/phy_shared_0/s_axi_ad9680_xcvr": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ARADDR": { "actual": "s_axi_ad9680_xcvr_araddr"},
						"ARPROT": { "actual": "s_axi_ad9680_xcvr_arprot"},
						"ARREADY": { "actual": "s_axi_ad9680_xcvr_arready"},
						"ARVALID": { "actual": "s_axi_ad9680_xcvr_arvalid"},
						"AWADDR": { "actual": "s_axi_ad9680_xcvr_awaddr"},
						"AWPROT": { "actual": "s_axi_ad9680_xcvr_awprot"},
						"AWREADY": { "actual": "s_axi_ad9680_xcvr_awready"},
						"AWVALID": { "actual": "s_axi_ad9680_xcvr_awvalid"},
						"BREADY": { "actual": "s_axi_ad9680_xcvr_bready"},
						"BRESP": { "actual": "s_axi_ad9680_xcvr_bresp"},
						"BVALID": { "actual": "s_axi_ad9680_xcvr_bvalid"},
						"RDATA": { "actual": "s_axi_ad9680_xcvr_rdata"},
						"RREADY": { "actual": "s_axi_ad9680_xcvr_rready"},
						"RRESP": { "actual": "s_axi_ad9680_xcvr_rresp"},
						"RVALID": { "actual": "s_axi_ad9680_xcvr_rvalid"},
						"WDATA": { "actual": "s_axi_ad9680_xcvr_wdata"},
						"WREADY": { "actual": "s_axi_ad9680_xcvr_wready"},
						"WSTRB": { "actual": "s_axi_ad9680_xcvr_wstrb"},
						"WVALID": { "actual": "s_axi_ad9680_xcvr_wvalid"}
					}
				},
				"/jesd204b/s_axi_ad9144_dma": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk_250M"},
						"ARADDR": { "actual": "s_axi_ad9144_dma_araddr"},
						"ARESETN": { "actual": "s_axi_aresetn_250M"},
						"ARREADY": { "actual": "s_axi_ad9144_dma_arready"},
						"ARVALID": { "actual": "s_axi_ad9144_dma_arvalid"},
						"AWADDR": { "actual": "s_axi_ad9144_dma_awaddr"},
						"AWREADY": { "actual": "s_axi_ad9144_dma_awready"},
						"AWVALID": { "actual": "s_axi_ad9144_dma_awvalid"},
						"BREADY": { "actual": "s_axi_ad9144_dma_bready"},
						"BRESP": { "actual": "s_axi_ad9144_dma_bresp"},
						"BVALID": { "actual": "s_axi_ad9144_dma_bvalid"},
						"RDATA": { "actual": "s_axi_ad9144_dma_rdata"},
						"RREADY": { "actual": "s_axi_ad9144_dma_rready"},
						"RRESP": { "actual": "s_axi_ad9144_dma_rresp"},
						"RVALID": { "actual": "s_axi_ad9144_dma_rvalid"},
						"WDATA": { "actual": "s_axi_ad9144_dma_wdata"},
						"WREADY": { "actual": "s_axi_ad9144_dma_wready"},
						"WVALID": { "actual": "s_axi_ad9144_dma_wvalid"}
					}
				},
				"/jesd204b/s_axi_ad9144_jesd": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk_250M"},
						"ARADDR": { "actual": "s_axi_ad9144_jesd_araddr"},
						"ARESETN": { "actual": "s_axi_aresetn_250M"},
						"ARPROT": { "actual": "s_axi_ad9144_jesd_arprot"},
						"ARREADY": { "actual": "s_axi_ad9144_jesd_arready"},
						"ARVALID": { "actual": "s_axi_ad9144_jesd_arvalid"},
						"AWADDR": { "actual": "s_axi_ad9144_jesd_awaddr"},
						"AWPROT": { "actual": "s_axi_ad9144_jesd_awprot"},
						"AWREADY": { "actual": "s_axi_ad9144_jesd_awready"},
						"AWVALID": { "actual": "s_axi_ad9144_jesd_awvalid"},
						"BREADY": { "actual": "s_axi_ad9144_jesd_bready"},
						"BRESP": { "actual": "s_axi_ad9144_jesd_bresp"},
						"BVALID": { "actual": "s_axi_ad9144_jesd_bvalid"},
						"RDATA": { "actual": "s_axi_ad9144_jesd_rdata"},
						"RREADY": { "actual": "s_axi_ad9144_jesd_rready"},
						"RRESP": { "actual": "s_axi_ad9144_jesd_rresp"},
						"RVALID": { "actual": "s_axi_ad9144_jesd_rvalid"},
						"WDATA": { "actual": "s_axi_ad9144_jesd_wdata"},
						"WREADY": { "actual": "s_axi_ad9144_jesd_wready"},
						"WSTRB": { "actual": "s_axi_ad9144_jesd_wstrb"},
						"WVALID": { "actual": "s_axi_ad9144_jesd_wvalid"}
					}
				},
				"/jesd204b/s_axi_ad9144_tpl": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk_250M"},
						"ARADDR": { "actual": "s_axi_ad9144_tpl_araddr"},
						"ARESETN": { "actual": "s_axi_aresetn_250M"},
						"ARPROT": { "actual": "s_axi_ad9144_tpl_arprot"},
						"ARREADY": { "actual": "s_axi_ad9144_tpl_arready"},
						"ARVALID": { "actual": "s_axi_ad9144_tpl_arvalid"},
						"AWADDR": { "actual": "s_axi_ad9144_tpl_awaddr"},
						"AWPROT": { "actual": "s_axi_ad9144_tpl_awprot"},
						"AWREADY": { "actual": "s_axi_ad9144_tpl_awready"},
						"AWVALID": { "actual": "s_axi_ad9144_tpl_awvalid"},
						"BREADY": { "actual": "s_axi_ad9144_tpl_bready"},
						"BRESP": { "actual": "s_axi_ad9144_tpl_bresp"},
						"BVALID": { "actual": "s_axi_ad9144_tpl_bvalid"},
						"RDATA": { "actual": "s_axi_ad9144_tpl_rdata"},
						"RREADY": { "actual": "s_axi_ad9144_tpl_rready"},
						"RRESP": { "actual": "s_axi_ad9144_tpl_rresp"},
						"RVALID": { "actual": "s_axi_ad9144_tpl_rvalid"},
						"WDATA": { "actual": "s_axi_ad9144_tpl_wdata"},
						"WREADY": { "actual": "s_axi_ad9144_tpl_wready"},
						"WSTRB": { "actual": "s_axi_ad9144_tpl_wstrb"},
						"WVALID": { "actual": "s_axi_ad9144_tpl_wvalid"}
					}
				},
				"/jesd204b/s_axi_ad9144_xcvr": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ARADDR": { "actual": "s_axi_ad9144_xcvr_araddr"},
						"ARPROT": { "actual": "s_axi_ad9144_xcvr_arprot"},
						"ARREADY": { "actual": "s_axi_ad9144_xcvr_arready"},
						"ARVALID": { "actual": "s_axi_ad9144_xcvr_arvalid"},
						"AWADDR": { "actual": "s_axi_ad9144_xcvr_awaddr"},
						"AWPROT": { "actual": "s_axi_ad9144_xcvr_awprot"},
						"AWREADY": { "actual": "s_axi_ad9144_xcvr_awready"},
						"AWVALID": { "actual": "s_axi_ad9144_xcvr_awvalid"},
						"BREADY": { "actual": "s_axi_ad9144_xcvr_bready"},
						"BRESP": { "actual": "s_axi_ad9144_xcvr_bresp"},
						"BVALID": { "actual": "s_axi_ad9144_xcvr_bvalid"},
						"RDATA": { "actual": "s_axi_ad9144_xcvr_rdata"},
						"RREADY": { "actual": "s_axi_ad9144_xcvr_rready"},
						"RRESP": { "actual": "s_axi_ad9144_xcvr_rresp"},
						"RVALID": { "actual": "s_axi_ad9144_xcvr_rvalid"},
						"WDATA": { "actual": "s_axi_ad9144_xcvr_wdata"},
						"WREADY": { "actual": "s_axi_ad9144_xcvr_wready"},
						"WSTRB": { "actual": "s_axi_ad9144_xcvr_wstrb"},
						"WVALID": { "actual": "s_axi_ad9144_xcvr_wvalid"}
					}
				},
				"/jesd204b/s_axi_ad9680_dma": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk_100M"},
						"ARADDR": { "actual": "s_axi_ad9680_dma_araddr"},
						"ARESETN": { "actual": "s_axi_aresetn_100M"},
						"ARPROT": { "actual": "s_axi_ad9680_dma_arprot"},
						"ARREADY": { "actual": "s_axi_ad9680_dma_arready"},
						"ARVALID": { "actual": "s_axi_ad9680_dma_arvalid"},
						"AWADDR": { "actual": "s_axi_ad9680_dma_awaddr"},
						"AWPROT": { "actual": "s_axi_ad9680_dma_awprot"},
						"AWREADY": { "actual": "s_axi_ad9680_dma_awready"},
						"AWVALID": { "actual": "s_axi_ad9680_dma_awvalid"},
						"BREADY": { "actual": "s_axi_ad9680_dma_bready"},
						"BRESP": { "actual": "s_axi_ad9680_dma_bresp"},
						"BVALID": { "actual": "s_axi_ad9680_dma_bvalid"},
						"RDATA": { "actual": "s_axi_ad9680_dma_rdata"},
						"RREADY": { "actual": "s_axi_ad9680_dma_rready"},
						"RRESP": { "actual": "s_axi_ad9680_dma_rresp"},
						"RVALID": { "actual": "s_axi_ad9680_dma_rvalid"},
						"WDATA": { "actual": "s_axi_ad9680_dma_wdata"},
						"WREADY": { "actual": "s_axi_ad9680_dma_wready"},
						"WSTRB": { "actual": "s_axi_ad9680_dma_wstrb"},
						"WVALID": { "actual": "s_axi_ad9680_dma_wvalid"}
					}
				},
				"/jesd204b/s_axi_ad9680_jesd": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk_100M"},
						"ARADDR": { "actual": "s_axi_ad9680_jesd_araddr"},
						"ARESETN": { "actual": "s_axi_aresetn_100M"},
						"ARPROT": { "actual": "s_axi_ad9680_jesd_arprot"},
						"ARREADY": { "actual": "s_axi_ad9680_jesd_arready"},
						"ARVALID": { "actual": "s_axi_ad9680_jesd_arvalid"},
						"AWADDR": { "actual": "s_axi_ad9680_jesd_awaddr"},
						"AWPROT": { "actual": "s_axi_ad9680_jesd_awprot"},
						"AWREADY": { "actual": "s_axi_ad9680_jesd_awready"},
						"AWVALID": { "actual": "s_axi_ad9680_jesd_awvalid"},
						"BREADY": { "actual": "s_axi_ad9680_jesd_bready"},
						"BRESP": { "actual": "s_axi_ad9680_jesd_bresp"},
						"BVALID": { "actual": "s_axi_ad9680_jesd_bvalid"},
						"RDATA": { "actual": "s_axi_ad9680_jesd_rdata"},
						"RREADY": { "actual": "s_axi_ad9680_jesd_rready"},
						"RRESP": { "actual": "s_axi_ad9680_jesd_rresp"},
						"RVALID": { "actual": "s_axi_ad9680_jesd_rvalid"},
						"WDATA": { "actual": "s_axi_ad9680_jesd_wdata"},
						"WREADY": { "actual": "s_axi_ad9680_jesd_wready"},
						"WSTRB": { "actual": "s_axi_ad9680_jesd_wstrb"},
						"WVALID": { "actual": "s_axi_ad9680_jesd_wvalid"}
					}
				},
				"/jesd204b/s_axi_ad9680_offload": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk_100M"},
						"ARADDR": { "actual": "s_axi_ad9680_offload_araddr"},
						"ARESETN": { "actual": "s_axi_aresetn_100M"},
						"ARPROT": { "actual": "s_axi_ad9680_offload_arprot"},
						"ARREADY": { "actual": "s_axi_ad9680_offload_arready"},
						"ARVALID": { "actual": "s_axi_ad9680_offload_arvalid"},
						"AWADDR": { "actual": "s_axi_ad9680_offload_awaddr"},
						"AWPROT": { "actual": "s_axi_ad9680_offload_awprot"},
						"AWREADY": { "actual": "s_axi_ad9680_offload_awready"},
						"AWVALID": { "actual": "s_axi_ad9680_offload_awvalid"},
						"BREADY": { "actual": "s_axi_ad9680_offload_bready"},
						"BRESP": { "actual": "s_axi_ad9680_offload_bresp"},
						"BVALID": { "actual": "s_axi_ad9680_offload_bvalid"},
						"RDATA": { "actual": "s_axi_ad9680_offload_rdata"},
						"RREADY": { "actual": "s_axi_ad9680_offload_rready"},
						"RRESP": { "actual": "s_axi_ad9680_offload_rresp"},
						"RVALID": { "actual": "s_axi_ad9680_offload_rvalid"},
						"WDATA": { "actual": "s_axi_ad9680_offload_wdata"},
						"WREADY": { "actual": "s_axi_ad9680_offload_wready"},
						"WSTRB": { "actual": "s_axi_ad9680_offload_wstrb"},
						"WVALID": { "actual": "s_axi_ad9680_offload_wvalid"}
					}
				},
				"/jesd204b/s_axi_ad9680_tpl": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk_100M"},
						"ARADDR": { "actual": "s_axi_ad9680_tpl_araddr"},
						"ARESETN": { "actual": "s_axi_aresetn_100M"},
						"ARPROT": { "actual": "s_axi_ad9680_tpl_arprot"},
						"ARREADY": { "actual": "s_axi_ad9680_tpl_arready"},
						"ARVALID": { "actual": "s_axi_ad9680_tpl_arvalid"},
						"AWADDR": { "actual": "s_axi_ad9680_tpl_awaddr"},
						"AWPROT": { "actual": "s_axi_ad9680_tpl_awprot"},
						"AWREADY": { "actual": "s_axi_ad9680_tpl_awready"},
						"AWVALID": { "actual": "s_axi_ad9680_tpl_awvalid"},
						"BREADY": { "actual": "s_axi_ad9680_tpl_bready"},
						"BRESP": { "actual": "s_axi_ad9680_tpl_bresp"},
						"BVALID": { "actual": "s_axi_ad9680_tpl_bvalid"},
						"RDATA": { "actual": "s_axi_ad9680_tpl_rdata"},
						"RREADY": { "actual": "s_axi_ad9680_tpl_rready"},
						"RRESP": { "actual": "s_axi_ad9680_tpl_rresp"},
						"RVALID": { "actual": "s_axi_ad9680_tpl_rvalid"},
						"WDATA": { "actual": "s_axi_ad9680_tpl_wdata"},
						"WREADY": { "actual": "s_axi_ad9680_tpl_wready"},
						"WSTRB": { "actual": "s_axi_ad9680_tpl_wstrb"},
						"WVALID": { "actual": "s_axi_ad9680_tpl_wvalid"}
					}
				},
				"/jesd204b/s_axi_ad9680_xcvr": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ARADDR": { "actual": "s_axi_ad9680_xcvr_araddr"},
						"ARPROT": { "actual": "s_axi_ad9680_xcvr_arprot"},
						"ARREADY": { "actual": "s_axi_ad9680_xcvr_arready"},
						"ARVALID": { "actual": "s_axi_ad9680_xcvr_arvalid"},
						"AWADDR": { "actual": "s_axi_ad9680_xcvr_awaddr"},
						"AWPROT": { "actual": "s_axi_ad9680_xcvr_awprot"},
						"AWREADY": { "actual": "s_axi_ad9680_xcvr_awready"},
						"AWVALID": { "actual": "s_axi_ad9680_xcvr_awvalid"},
						"BREADY": { "actual": "s_axi_ad9680_xcvr_bready"},
						"BRESP": { "actual": "s_axi_ad9680_xcvr_bresp"},
						"BVALID": { "actual": "s_axi_ad9680_xcvr_bvalid"},
						"RDATA": { "actual": "s_axi_ad9680_xcvr_rdata"},
						"RREADY": { "actual": "s_axi_ad9680_xcvr_rready"},
						"RRESP": { "actual": "s_axi_ad9680_xcvr_rresp"},
						"RVALID": { "actual": "s_axi_ad9680_xcvr_rvalid"},
						"WDATA": { "actual": "s_axi_ad9680_xcvr_wdata"},
						"WREADY": { "actual": "s_axi_ad9680_xcvr_wready"},
						"WSTRB": { "actual": "s_axi_ad9680_xcvr_wstrb"},
						"WVALID": { "actual": "s_axi_ad9680_xcvr_wvalid"}
					}
				},
				"/jesd204b/s_axi_gpio_counter": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk_250M"},
						"ARADDR": { "actual": "s_axi_gpio_counter_araddr"},
						"ARESETN": { "actual": "s_axi_aresetn_250M"},
						"ARREADY": { "actual": "s_axi_gpio_counter_arready"},
						"ARVALID": { "actual": "s_axi_gpio_counter_arvalid"},
						"AWADDR": { "actual": "s_axi_gpio_counter_awaddr"},
						"AWREADY": { "actual": "s_axi_gpio_counter_awready"},
						"AWVALID": { "actual": "s_axi_gpio_counter_awvalid"},
						"BREADY": { "actual": "s_axi_gpio_counter_bready"},
						"BRESP": { "actual": "s_axi_gpio_counter_bresp"},
						"BVALID": { "actual": "s_axi_gpio_counter_bvalid"},
						"RDATA": { "actual": "s_axi_gpio_counter_rdata"},
						"RREADY": { "actual": "s_axi_gpio_counter_rready"},
						"RRESP": { "actual": "s_axi_gpio_counter_rresp"},
						"RVALID": { "actual": "s_axi_gpio_counter_rvalid"},
						"WDATA": { "actual": "s_axi_gpio_counter_wdata"},
						"WREADY": { "actual": "s_axi_gpio_counter_wready"},
						"WSTRB": { "actual": "s_axi_gpio_counter_wstrb"},
						"WVALID": { "actual": "s_axi_gpio_counter_wvalid"}
					}
				}
			}
		}
	}
}
