// Seed: 4114411122
module module_0 (
    output tri id_0,
    output wire id_1,
    input tri0 id_2,
    input tri1 id_3,
    input wor id_4,
    input uwire id_5,
    output tri0 id_6,
    output wor id_7,
    input supply0 id_8,
    output supply0 id_9,
    input supply0 id_10,
    output supply1 id_11
);
  wire id_13;
  wire id_14;
  assign id_13 = id_8;
  wire id_15;
  ;
  assign module_1.id_7 = 0;
  wire id_16;
endmodule
module module_1 (
    input wand id_0,
    output tri1 id_1,
    output tri id_2,
    input supply0 id_3,
    input tri0 id_4,
    output wand id_5,
    input wor id_6,
    output tri0 id_7
);
  wire [-1 : -1] id_9;
  module_0 modCall_1 (
      id_7,
      id_1,
      id_4,
      id_0,
      id_3,
      id_3,
      id_5,
      id_1,
      id_3,
      id_2,
      id_4,
      id_5
  );
endmodule
