FIXED: The Verilog backend can now deal with non-contiguous ranges in custom bit-representations.
