#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Nov 25 17:40:05 2021
# Process ID: 3140
# Current directory: C:/Users/D-105/1125_counter2bit
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7424 C:\Users\D-105\1125_counter2bit\1125_counter2bit.xpr
# Log file: C:/Users/D-105/1125_counter2bit/vivado.log
# Journal file: C:/Users/D-105/1125_counter2bit\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/D-105/1125_counter2bit/1125_counter2bit.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1025.461 ; gain = 0.000
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a75tfgg484-1
Top: counter2
INFO: [Device 21-403] Loading part xc7a75tfgg484-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1398.656 ; gain = 78.270
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter2' [C:/Users/D-105/1125_counter2bit/1125_counter2bit.srcs/sources_1/new/counter2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'counter2' (1#1) [C:/Users/D-105/1125_counter2bit/1125_counter2bit.srcs/sources_1/new/counter2.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1433.875 ; gain = 113.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1433.875 ; gain = 113.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1433.875 ; gain = 113.488
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1433.875 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/D-105/1125_counter2bit/1125_counter2bit.srcs/constrs_1/new/counter.xdc]
Finished Parsing XDC File [C:/Users/D-105/1125_counter2bit/1125_counter2bit.srcs/constrs_1/new/counter.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1512.602 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 1536.012 ; gain = 215.625
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1536.012 ; gain = 500.766
place_ports {cout[1]} F13
place_ports {cout[0]} F15
place_ports clk E21
place_ports reset D21
set_property IOSTANDARD LVCMOS18 [get_ports [list {cout[1]} {cout[0]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list clk]]
set_property IOSTANDARD LVCMOS18 [get_ports [list reset]]
save_constraints
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/D-105/1125_counter2bit/1125_counter2bit.srcs/constrs_1/new/counter.xdc]
WARNING: [Vivado 12-507] No nets matched '<cout[0]_OBUF>'. [C:/Users/D-105/1125_counter2bit/1125_counter2bit.srcs/constrs_1/new/counter.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/D-105/1125_counter2bit/1125_counter2bit.srcs/constrs_1/new/counter.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched '<cout[1]_OBUF>'. [C:/Users/D-105/1125_counter2bit/1125_counter2bit.srcs/constrs_1/new/counter.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/D-105/1125_counter2bit/1125_counter2bit.srcs/constrs_1/new/counter.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'clk_IBUF'. [C:/Users/D-105/1125_counter2bit/1125_counter2bit.srcs/constrs_1/new/counter.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/D-105/1125_counter2bit/1125_counter2bit.srcs/constrs_1/new/counter.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/D-105/1125_counter2bit/1125_counter2bit.srcs/constrs_1/new/counter.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/D-105/1125_counter2bit/1125_counter2bit.srcs/constrs_1/new/counter.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/counter2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/counter2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/D-105/1125_counter2bit/1125_counter2bit.srcs/constrs_1/new/counter.xdc]
WARNING: [Vivado 12-507] No nets matched 'cout[0]_OBUF'. [C:/Users/D-105/1125_counter2bit/1125_counter2bit.srcs/constrs_1/new/counter.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/D-105/1125_counter2bit/1125_counter2bit.srcs/constrs_1/new/counter.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'cout[1]_OBUF'. [C:/Users/D-105/1125_counter2bit/1125_counter2bit.srcs/constrs_1/new/counter.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/D-105/1125_counter2bit/1125_counter2bit.srcs/constrs_1/new/counter.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'clk_IBUF'. [C:/Users/D-105/1125_counter2bit/1125_counter2bit.srcs/constrs_1/new/counter.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/D-105/1125_counter2bit/1125_counter2bit.srcs/constrs_1/new/counter.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/D-105/1125_counter2bit/1125_counter2bit.srcs/constrs_1/new/counter.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/D-105/1125_counter2bit/1125_counter2bit.srcs/constrs_1/new/counter.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/counter2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/counter2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
reset_run synth_1
launch_runs synth_1 -jobs 2
[Thu Nov 25 17:42:43 2021] Launched synth_1...
Run output will be captured here: C:/Users/D-105/1125_counter2bit/1125_counter2bit.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Thu Nov 25 17:43:44 2021] Launched impl_1...
Run output will be captured here: C:/Users/D-105/1125_counter2bit/1125_counter2bit.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Thu Nov 25 17:45:13 2021] Launched impl_1...
Run output will be captured here: C:/Users/D-105/1125_counter2bit/1125_counter2bit.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-10:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1918.176 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A53B01
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3006.574 ; gain = 1088.398
set_property PROGRAM.FILE {C:/Users/D-105/1125_counter2bit/1125_counter2bit.runs/impl_1/counter2.bit} [get_hw_devices xc7a75t_0]
INFO: [Designutils 20-2515] Parsing LTX file using non-hierarchical reader. 
set_property PROBES.FILE {C:\Users\D-105\Desktop\debug_nets.ltx} [get_hw_devices xc7a75t_0]
set_property FULL_PROBES.FILE {C:\Users\D-105\Desktop\debug_nets.ltx} [get_hw_devices xc7a75t_0]
current_hw_device [get_hw_devices xc7a75t_0]
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-1435] Device xc7a75t (JTAG device index = 0) is not programmed (DONE status = 0).
INFO: [Designutils 20-2515] Parsing LTX file using non-hierarchical reader. 
set_property PROBES.FILE {C:/Users/D-105/Desktop/debug_nets.ltx} [get_hw_devices xc7a75t_0]
set_property FULL_PROBES.FILE {C:/Users/D-105/Desktop/debug_nets.ltx} [get_hw_devices xc7a75t_0]
set_property PROGRAM.FILE {C:/Users/D-105/1125_counter2bit/1125_counter2bit.runs/impl_1/counter2.bit} [get_hw_devices xc7a75t_0]
program_hw_devices [get_hw_devices xc7a75t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-1434] Device xc7a75t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
INFO: [Designutils 20-2515] Parsing LTX file using non-hierarchical reader. 
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location '1:0-0' from probes file, since it cannot be found on the programmed device.
INFO: [Designutils 20-2515] Parsing LTX file using non-hierarchical reader. 
set_property PROBES.FILE {C:/Users/D-105/Desktop/debug_nets.ltx} [get_hw_devices xc7a75t_0]
set_property FULL_PROBES.FILE {C:/Users/D-105/Desktop/debug_nets.ltx} [get_hw_devices xc7a75t_0]
set_property PROGRAM.FILE {C:/Users/D-105/1125_4dcounter/1125_4dcounter.runs/impl_1/counter4d.bit} [get_hw_devices xc7a75t_0]
program_hw_devices [get_hw_devices xc7a75t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-1434] Device xc7a75t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
INFO: [Designutils 20-2515] Parsing LTX file using non-hierarchical reader. 
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location '1:0-0' from probes file, since it cannot be found on the programmed device.
INFO: [Designutils 20-2515] Parsing LTX file using non-hierarchical reader. 
set_property PROBES.FILE {C:/Users/D-105/Desktop/debug_nets.ltx} [get_hw_devices xc7a75t_0]
set_property FULL_PROBES.FILE {C:/Users/D-105/Desktop/debug_nets.ltx} [get_hw_devices xc7a75t_0]
set_property PROGRAM.FILE {C:/Users/D-105/1125_4dcounter/1125_4dcounter.runs/impl_1/counter4d.bit} [get_hw_devices xc7a75t_0]
program_hw_devices [get_hw_devices xc7a75t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-1434] Device xc7a75t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
INFO: [Designutils 20-2515] Parsing LTX file using non-hierarchical reader. 
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location '1:0-0' from probes file, since it cannot be found on the programmed device.
close_hw_manager
close_design
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-10:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 3040.340 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A53B01
set_property PROGRAM.FILE {C:/Users/D-105/1125_counter2bit/1125_counter2bit.runs/impl_1/counter2.bit} [get_hw_devices xc7a75t_0]
INFO: [Designutils 20-2515] Parsing LTX file using non-hierarchical reader. 
set_property PROBES.FILE {C:\Users\D-105\Desktop\debug_nets.ltx} [get_hw_devices xc7a75t_0]
set_property FULL_PROBES.FILE {C:\Users\D-105\Desktop\debug_nets.ltx} [get_hw_devices xc7a75t_0]
current_hw_device [get_hw_devices xc7a75t_0]
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-1434] Device xc7a75t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
INFO: [Designutils 20-2515] Parsing LTX file using non-hierarchical reader. 
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location '1:0-0' from probes file, since it cannot be found on the programmed device.
INFO: [Designutils 20-2515] Parsing LTX file using non-hierarchical reader. 
set_property PROBES.FILE {C:/Users/D-105/Desktop/debug_nets.ltx} [get_hw_devices xc7a75t_0]
set_property FULL_PROBES.FILE {C:/Users/D-105/Desktop/debug_nets.ltx} [get_hw_devices xc7a75t_0]
set_property PROGRAM.FILE {C:/Users/D-105/1125_counter2bit/1125_counter2bit.runs/impl_1/counter2.bit} [get_hw_devices xc7a75t_0]
program_hw_devices [get_hw_devices xc7a75t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-1434] Device xc7a75t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
INFO: [Designutils 20-2515] Parsing LTX file using non-hierarchical reader. 
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location '1:0-0' from probes file, since it cannot be found on the programmed device.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 25 19:26:23 2021...
