  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/alt_em10g32.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/alt_em10g32unit.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_clk_rst.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_clock_crosser.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_crc32.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_crc32_gf_mult32_kc.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_creg_map.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_creg_top.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_frm_decoder.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_tx_rs_gmii_mii_layer.v 
  ../../IPs/XG/XGtb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_pipeline_base.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_reset_synchronizer.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_rr_clock_crosser.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_rst_cnt.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_rx_fctl_filter_crcpad_rem.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_rx_fctl_overflow.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_rx_fctl_preamble.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_rx_frm_control.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_rx_pfc_flow_control.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_rx_pfc_pause_conversion.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_rx_pkt_backpressure_control.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_rx_rs_gmii16b.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_rx_rs_gmii16b_top.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_rx_rs_gmii_mii.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_rx_rs_layer.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_rx_rs_xgmii.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_rx_status_aligner.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_rx_top.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_stat_mem.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_stat_reg.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_tx_data_frm_gen.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_tx_srcaddr_inserter.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_tx_err_aligner.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_tx_flow_control.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_tx_frm_arbiter.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_tx_frm_muxer.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_tx_pause_beat_conversion.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_tx_pause_frm_gen.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_tx_pause_req.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_tx_pfc_frm_gen.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_rr_buffer.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_tx_rs_gmii16b.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_tx_rs_gmii16b_top.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_tx_rs_layer.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_tx_rs_xgmii_layer.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_sc_fifo.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_tx_top.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_rx_gmii_decoder.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_rx_gmii_decoder_dfa.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_tx_gmii_encoder.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_tx_gmii_encoder_dfa.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_rx_gmii_mii_decoder_if.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_tx_gmii_mii_encoder_if.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/adapters/altera_eth_avalon_mm_adapter/altera_eth_avalon_mm_adapter.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/adapters/altera_eth_avalon_st_adapter/altera_eth_avalon_st_adapter.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/adapters/altera_eth_avalon_st_adapter/avalon_st_adapter_avalon_st_rx.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/adapters/altera_eth_avalon_st_adapter/avalon_st_adapter_avalon_st_tx.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/adapters/altera_eth_avalon_st_adapter/avalon_st_adapter.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/adapters/altera_eth_avalon_st_adapter/alt_em10g32_vldpkt_rddly.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/adapters/altera_eth_avalon_st_adapter/sideband_adapter_rx.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/adapters/altera_eth_avalon_st_adapter/sideband_adapter_tx.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/adapters/altera_eth_avalon_st_adapter/sideband_adapter.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/adapters/altera_eth_avalon_st_adapter/altera_eth_sideband_crosser.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/adapters/altera_eth_avalon_st_adapter/altera_eth_sideband_crosser_sync.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_32_64_xgmii_conversion.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_32_to_64_xgmii_conversion.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_64_to_32_xgmii_conversion.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_dcfifo_32_to_64_xgmii_conversion.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_dcfifo_64_to_32_xgmii_conversion.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/adapters/altera_eth_xgmii_data_format_adapter/alt_em10g32_xgmii_32_to_64_adapter.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/adapters/altera_eth_xgmii_data_format_adapter/alt_em10g32_xgmii_64_to_32_adapter.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/adapters/altera_eth_xgmii_data_format_adapter/alt_em10g32_xgmii_data_format_adapter.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_altsyncram_bundle.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_altsyncram.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_avalon_dc_fifo_lat_calc.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_avalon_dc_fifo_hecc.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_avalon_dc_fifo_secc.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_avalon_sc_fifo.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_avalon_sc_fifo_hecc.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_avalon_sc_fifo_secc.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_ecc_dec_18_12.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_ecc_dec_39_32.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_ecc_enc_12_18.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_ecc_enc_32_39.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_tx_rs_xgmii_layer_ultra.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_rx_rs_xgmii_ultra.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_avst_to_gmii_if.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_gmii_to_avst_if.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_gmii_tsu.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_gmii16b_tsu.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_lpm_mult.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_rx_ptp_aligner.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_rx_ptp_detector.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_rx_ptp_top.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_tx_gmii_crc_inserter.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_tx_gmii16b_crc_inserter.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_tx_gmii_ptp_inserter.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_tx_gmii16b_ptp_inserter.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_tx_gmii16b_ptp_inserter_1g2p5g10g.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_tx_ptp_processor.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_tx_ptp_top.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_tx_xgmii_crc_inserter.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_tx_xgmii_ptp_inserter.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_xgmii_tsu.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_crc328generator.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_crc32ctl8.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_crc32galois8.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_gmii_crc_inserter.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_gmii16b_crc_inserter.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_gmii16b_crc32.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/alt_em10g32_avalon_dc_fifo.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/alt_em10g32_dcfifo_synchronizer_bundle.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/alt_em10g32_std_synchronizer.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/altera_std_synchronizer_nocut.v 
  ../../IPs/XG/XG_tb/XG_tb/sim/../../../XG/sim/XG.v 


  ../../IPs/XG/Phy_tb/Phy_tb/sim/../../../Phy/altera_xcvr_native_a10_1711/sim/altera_xcvr_native_a10_functions_h.sv 
  ../../IPs/XG/Phy_tb/Phy_tb/sim/../../../Phy/altera_xcvr_native_a10_1711/sim/alt_xcvr_resync.sv 
  ../../IPs/XG/Phy_tb/Phy_tb/sim/../../../Phy/altera_xcvr_native_a10_1711/sim/alt_xcvr_arbiter.sv 
  ../../IPs/XG/Phy_tb/Phy_tb/sim/../../../Phy/altera_xcvr_native_a10_1711/sim/twentynm_pcs.sv 
  ../../IPs/XG/Phy_tb/Phy_tb/sim/../../../Phy/altera_xcvr_native_a10_1711/sim/twentynm_pma.sv 
  ../../IPs/XG/Phy_tb/Phy_tb/sim/../../../Phy/altera_xcvr_native_a10_1711/sim/twentynm_xcvr_avmm.sv 
  ../../IPs/XG/Phy_tb/Phy_tb/sim/../../../Phy/altera_xcvr_native_a10_1711/sim/twentynm_xcvr_native.sv 
  ../../IPs/XG/Phy_tb/Phy_tb/sim/../../../Phy/altera_xcvr_native_a10_1711/sim/a10_avmm_h.sv 
  ../../IPs/XG/Phy_tb/Phy_tb/sim/../../../Phy/altera_xcvr_native_a10_1711/sim/alt_xcvr_native_pipe_retry.sv 
  ../../IPs/XG/Phy_tb/Phy_tb/sim/../../../Phy/altera_xcvr_native_a10_1711/sim/alt_xcvr_native_avmm_csr.sv 
  ../../IPs/XG/Phy_tb/Phy_tb/sim/../../../Phy/altera_xcvr_native_a10_1711/sim/alt_xcvr_native_prbs_accum.sv 
  ../../IPs/XG/Phy_tb/Phy_tb/sim/../../../Phy/altera_xcvr_native_a10_1711/sim/alt_xcvr_native_odi_accel.sv 
  ../../IPs/XG/Phy_tb/Phy_tb/sim/../../../Phy/altera_xcvr_native_a10_1711/sim/alt_xcvr_native_rcfg_arb.sv 
  ../../IPs/XG/Phy_tb/Phy_tb/sim/../../../Phy/altera_xcvr_native_a10_1711/sim/altera_xcvr_native_pcie_dfe_params_h.sv 
  ../../IPs/XG/Phy_tb/Phy_tb/sim/../../../Phy/altera_xcvr_native_a10_1711/sim/pcie_mgmt_commands_h.sv 
  ../../IPs/XG/Phy_tb/Phy_tb/sim/../../../Phy/altera_xcvr_native_a10_1711/sim/pcie_mgmt_functions_h.sv 
  ../../IPs/XG/Phy_tb/Phy_tb/sim/../../../Phy/altera_xcvr_native_a10_1711/sim/pcie_mgmt_program.sv 
  ../../IPs/XG/Phy_tb/Phy_tb/sim/../../../Phy/altera_xcvr_native_a10_1711/sim/pcie_mgmt_cpu.sv 
  ../../IPs/XG/Phy_tb/Phy_tb/sim/../../../Phy/altera_xcvr_native_a10_1711/sim/pcie_mgmt_master.sv 
  ../../IPs/XG/Phy_tb/Phy_tb/sim/../../../Phy/altera_xcvr_native_a10_1711/sim/altera_xcvr_native_pcie_dfe_ip.sv 
  ../../IPs/XG/Phy_tb/Phy_tb/sim/../../../Phy/altera_xcvr_native_a10_1711/sim/Phy_altera_xcvr_native_a10_1711_y7cueai.sv 
  ../../IPs/XG/Phy_tb/Phy_tb/sim/../../../Phy/altera_xcvr_native_a10_1711/sim/alt_xcvr_native_rcfg_opt_logic_y7cueai.sv 
  ../../IPs/XG/Phy_tb/Phy_tb/sim/../../../Phy/sim/Phy.v 

  ../../IPs/XG/Phy_rst/sim/../altera_xcvr_reset_control_171/sim/altera_xcvr_functions.sv 
  ../../IPs/XG/Phy_rst/sim/../altera_xcvr_reset_control_171/sim/alt_xcvr_resync.sv 
  ../../IPs/XG/Phy_rst/sim/../altera_xcvr_reset_control_171/sim/altera_xcvr_reset_control.sv 
  ../../IPs/XG/Phy_rst/sim/../altera_xcvr_reset_control_171/sim/alt_xcvr_reset_counter.sv 
  ../../IPs/XG/Phy_rst/sim/Phy_rst.v 

//  ../../../../project/intel/IPs/XG/atx_pll/sim/../altera_xcvr_atx_pll_a10_171/sim/altera_xcvr_native_a10_functions_h.sv 
  ../../IPs/XG/atx_pll/sim/../altera_xcvr_atx_pll_a10_171/sim/twentynm_xcvr_avmm.sv 
  ../../IPs/XG/atx_pll/sim/../altera_xcvr_atx_pll_a10_171/sim/alt_xcvr_resync.sv 
  ../../IPs/XG/atx_pll/sim/../altera_xcvr_atx_pll_a10_171/sim/alt_xcvr_arbiter.sv 
//  ../../../../project/intel/IPs/XG/atx_pll/sim/../altera_xcvr_atx_pll_a10_171/sim/a10_avmm_h.sv 
  ../../IPs/XG/atx_pll/sim/../altera_xcvr_atx_pll_a10_171/sim/alt_xcvr_atx_pll_rcfg_arb.sv 
  ../../IPs/XG/atx_pll/sim/../altera_xcvr_atx_pll_a10_171/sim/a10_xcvr_atx_pll.sv 
  ../../IPs/XG/atx_pll/sim/../altera_xcvr_atx_pll_a10_171/sim/alt_xcvr_pll_embedded_debug.sv 
  ../../IPs/XG/atx_pll/sim/../altera_xcvr_atx_pll_a10_171/sim/alt_xcvr_pll_avmm_csr.sv 
  ../../IPs/XG/atx_pll/sim/../altera_xcvr_atx_pll_a10_171/sim/atx_pll_altera_xcvr_atx_pll_a10_171_pyejpdi.sv 
  ../../IPs/XG/atx_pll/sim/../altera_xcvr_atx_pll_a10_171/sim/alt_xcvr_atx_pll_rcfg_opt_logic_pyejpdi.sv 
  ../../IPs/XG/atx_pll/sim/atx_pll.v 
_
