# CMOS_NOR_GATE_cadence_virtuoso
The CMOS Nand Gate Schematic creation , Simulation and Layout Creation using Cadence Virtuoso.
The NOR gate is a digital logic gate that implements logical NOR - it behaves according to the truth table to the right. A HIGH output (1) results if both the inputs to the gate are LOW (0); if one or both input is HIGH (1), a LOW output (0) results.
# Tools Used
+ Schematic : Cadence Virtuoso - Schematic XL
+ Simulation :Cadence Virtuoso - ADE L
+ Layout : Cadence Virtuoso - Layout XL
+ Technology : gpdk90
  
Verification tool :Assura All DRC's were cleared and the design met LVS.
# NOR Schematic 
![image](https://github.com/VishwajithVPai/CMOS_NOR_GATE_cadence_virtuoso/assets/130815256/cecb3104-d12d-4ac0-93a4-9812599b339d)
# NOR Simulation
![image](https://github.com/VishwajithVPai/CMOS_NOR_GATE_cadence_virtuoso/assets/130815256/fe8fe5e9-8e0e-4507-a638-4ee85da81795)
# Transient Analysis
![image](https://github.com/VishwajithVPai/CMOS_NOR_GATE_cadence_virtuoso/assets/130815256/6c706ee5-b8f8-4ecf-bf9b-1fca5f5750f3)
# NOR Layout
![image](https://github.com/VishwajithVPai/CMOS_NOR_GATE_cadence_virtuoso/assets/130815256/111af1b4-28df-4b15-b0e1-c02e3a7b8105)
# Result
![image](https://github.com/VishwajithVPai/CMOS_NOR_GATE_cadence_virtuoso/assets/130815256/0722a847-eef1-4e92-8920-32ab0d2235d1)
![image](https://github.com/VishwajithVPai/CMOS_NOR_GATE_cadence_virtuoso/assets/130815256/0fec8767-6400-45b2-9fe8-5c7332a26c79)
![image](https://github.com/VishwajithVPai/CMOS_NOR_GATE_cadence_virtuoso/assets/130815256/0d85732a-ffe5-47f7-ba0d-acb714f2d829)
# Parasitic Extraction
![image](https://github.com/VishwajithVPai/CMOS_NOR_GATE_cadence_virtuoso/assets/130815256/5ee2e714-c101-4c27-8b1f-79eef5785208)









