Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Apr  7 21:56:47 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               66          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (54)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (54)
--------------------------------
 There are 54 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.993        0.000                      0                 1532        0.035        0.000                      0                 1532       54.305        0.000                       0                   565  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               7.993        0.000                      0                 1528        0.035        0.000                      0                 1528       54.305        0.000                       0                   565  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  105.775        0.000                      0                    4        0.841        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        7.993ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.993ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.321ns  (logic 60.040ns (58.678%)  route 42.281ns (41.322%))
  Logic Levels:           319  (CARRY4=285 LUT2=1 LUT3=24 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 116.008 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X39Y4          FDRE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y4          FDRE (Prop_fdre_C_Q)         0.419     5.568 r  sm/D_states_q_reg[5]_rep/Q
                         net (fo=186, routed)         1.581     7.149    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X37Y10         LUT4 (Prop_lut4_I2_O)        0.327     7.476 r  sm/ram_reg_i_159/O
                         net (fo=1, routed)           0.859     8.335    sm/ram_reg_i_159_n_0
    SLICE_X37Y10         LUT6 (Prop_lut6_I1_O)        0.326     8.661 r  sm/ram_reg_i_142/O
                         net (fo=1, routed)           0.772     9.432    sm/ram_reg_i_142_n_0
    SLICE_X39Y9          LUT6 (Prop_lut6_I1_O)        0.124     9.556 r  sm/ram_reg_i_113/O
                         net (fo=64, routed)          1.692    11.249    L_reg/M_sm_ra1[0]
    SLICE_X52Y29         LUT6 (Prop_lut6_I4_O)        0.124    11.373 r  L_reg/D_registers_q[7][31]_i_104/O
                         net (fo=2, routed)           0.468    11.841    L_reg/D_registers_q[7][31]_i_104_n_0
    SLICE_X52Y26         LUT3 (Prop_lut3_I2_O)        0.124    11.965 r  L_reg/D_registers_q[7][31]_i_66/O
                         net (fo=53, routed)          0.995    12.959    sm/M_alum_a[31]
    SLICE_X53Y17         LUT2 (Prop_lut2_I1_O)        0.124    13.083 r  sm/D_registers_q[7][31]_i_206/O
                         net (fo=1, routed)           0.000    13.083    alum/S[0]
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.615 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.615    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.729 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.729    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.843 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.843    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.957 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.957    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.071 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    14.071    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.185 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    14.185    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.299 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    14.299    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.413 r  alum/D_registers_q_reg[7][31]_i_120/CO[3]
                         net (fo=1, routed)           0.009    14.422    alum/D_registers_q_reg[7][31]_i_120_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.693 r  alum/D_registers_q_reg[7][31]_i_74/CO[0]
                         net (fo=36, routed)          0.948    15.641    alum/temp_out0[31]
    SLICE_X48Y21         LUT3 (Prop_lut3_I0_O)        0.373    16.014 r  alum/D_registers_q[7][30]_i_76/O
                         net (fo=1, routed)           0.000    16.014    alum/D_registers_q[7][30]_i_76_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.564 r  alum/D_registers_q_reg[7][30]_i_69/CO[3]
                         net (fo=1, routed)           0.000    16.564    alum/D_registers_q_reg[7][30]_i_69_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.678 r  alum/D_registers_q_reg[7][30]_i_64/CO[3]
                         net (fo=1, routed)           0.000    16.678    alum/D_registers_q_reg[7][30]_i_64_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.792 r  alum/D_registers_q_reg[7][30]_i_59/CO[3]
                         net (fo=1, routed)           0.000    16.792    alum/D_registers_q_reg[7][30]_i_59_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.906 r  alum/D_registers_q_reg[7][30]_i_54/CO[3]
                         net (fo=1, routed)           0.009    16.915    alum/D_registers_q_reg[7][30]_i_54_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.029 r  alum/D_registers_q_reg[7][30]_i_49/CO[3]
                         net (fo=1, routed)           0.000    17.029    alum/D_registers_q_reg[7][30]_i_49_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.143 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.143    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.257 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.257    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.371 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.371    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.528 r  alum/D_registers_q_reg[7][30]_i_16/CO[1]
                         net (fo=37, routed)          0.921    18.449    alum/temp_out0[30]
    SLICE_X49Y21         LUT3 (Prop_lut3_I0_O)        0.329    18.778 r  alum/D_registers_q[7][29]_i_82/O
                         net (fo=1, routed)           0.000    18.778    alum/D_registers_q[7][29]_i_82_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.328 r  alum/D_registers_q_reg[7][29]_i_75/CO[3]
                         net (fo=1, routed)           0.000    19.328    alum/D_registers_q_reg[7][29]_i_75_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.442 r  alum/D_registers_q_reg[7][29]_i_70/CO[3]
                         net (fo=1, routed)           0.000    19.442    alum/D_registers_q_reg[7][29]_i_70_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.556 r  alum/D_registers_q_reg[7][29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    19.556    alum/D_registers_q_reg[7][29]_i_65_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.670 r  alum/D_registers_q_reg[7][29]_i_60/CO[3]
                         net (fo=1, routed)           0.009    19.679    alum/D_registers_q_reg[7][29]_i_60_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.793 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.793    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.907 r  alum/D_registers_q_reg[7][29]_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.907    alum/D_registers_q_reg[7][29]_i_43_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.021 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.021    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.135 r  alum/D_registers_q_reg[7][29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.135    alum/D_registers_q_reg[7][29]_i_18_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.292 r  alum/D_registers_q_reg[7][29]_i_8/CO[1]
                         net (fo=36, routed)          1.011    21.303    alum/temp_out0[29]
    SLICE_X47Y21         LUT3 (Prop_lut3_I0_O)        0.329    21.632 r  alum/D_registers_q[7][28]_i_54/O
                         net (fo=1, routed)           0.000    21.632    alum/D_registers_q[7][28]_i_54_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.182 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    22.182    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.296 r  alum/D_registers_q_reg[7][28]_i_42/CO[3]
                         net (fo=1, routed)           0.000    22.296    alum/D_registers_q_reg[7][28]_i_42_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.410 r  alum/D_registers_q_reg[7][28]_i_37/CO[3]
                         net (fo=1, routed)           0.000    22.410    alum/D_registers_q_reg[7][28]_i_37_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.524 r  alum/D_registers_q_reg[7][28]_i_32/CO[3]
                         net (fo=1, routed)           0.009    22.533    alum/D_registers_q_reg[7][28]_i_32_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.647 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.647    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.761 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.761    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.875 r  alum/D_registers_q_reg[7][28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.875    alum/D_registers_q_reg[7][28]_i_15_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.989 r  alum/D_registers_q_reg[7][28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.989    alum/D_registers_q_reg[7][28]_i_10_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.146 r  alum/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          0.940    24.087    alum/temp_out0[28]
    SLICE_X45Y21         LUT3 (Prop_lut3_I0_O)        0.329    24.416 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    24.416    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.966 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    24.966    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.080 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.080    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.194 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.194    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.308 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.009    25.317    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.431 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.431    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.545 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.545    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.659 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.659    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.773 r  alum/D_registers_q_reg[7][27]_i_12/CO[3]
                         net (fo=1, routed)           0.000    25.773    alum/D_registers_q_reg[7][27]_i_12_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.930 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.985    26.915    alum/temp_out0[27]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.329    27.244 r  alum/D_registers_q[7][26]_i_66/O
                         net (fo=1, routed)           0.000    27.244    alum/D_registers_q[7][26]_i_66_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.794 r  alum/D_registers_q_reg[7][26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    27.794    alum/D_registers_q_reg[7][26]_i_59_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.908 r  alum/D_registers_q_reg[7][26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    27.908    alum/D_registers_q_reg[7][26]_i_54_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.022 r  alum/D_registers_q_reg[7][26]_i_49/CO[3]
                         net (fo=1, routed)           0.000    28.022    alum/D_registers_q_reg[7][26]_i_49_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.136 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    28.136    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.250 r  alum/D_registers_q_reg[7][26]_i_39/CO[3]
                         net (fo=1, routed)           0.009    28.259    alum/D_registers_q_reg[7][26]_i_39_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.373 r  alum/D_registers_q_reg[7][26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    28.373    alum/D_registers_q_reg[7][26]_i_34_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.487 r  alum/D_registers_q_reg[7][26]_i_29/CO[3]
                         net (fo=1, routed)           0.000    28.487    alum/D_registers_q_reg[7][26]_i_29_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.601 r  alum/D_registers_q_reg[7][26]_i_26/CO[3]
                         net (fo=1, routed)           0.000    28.601    alum/D_registers_q_reg[7][26]_i_26_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.758 r  alum/D_registers_q_reg[7][26]_i_15/CO[1]
                         net (fo=36, routed)          0.940    29.698    alum/temp_out0[26]
    SLICE_X42Y20         LUT3 (Prop_lut3_I0_O)        0.329    30.027 r  alum/D_registers_q[7][25]_i_62/O
                         net (fo=1, routed)           0.000    30.027    alum/D_registers_q[7][25]_i_62_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.560 r  alum/D_registers_q_reg[7][25]_i_55/CO[3]
                         net (fo=1, routed)           0.000    30.560    alum/D_registers_q_reg[7][25]_i_55_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.677 r  alum/D_registers_q_reg[7][25]_i_50/CO[3]
                         net (fo=1, routed)           0.000    30.677    alum/D_registers_q_reg[7][25]_i_50_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.794 r  alum/D_registers_q_reg[7][25]_i_45/CO[3]
                         net (fo=1, routed)           0.000    30.794    alum/D_registers_q_reg[7][25]_i_45_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.911 r  alum/D_registers_q_reg[7][25]_i_40/CO[3]
                         net (fo=1, routed)           0.000    30.911    alum/D_registers_q_reg[7][25]_i_40_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.028 r  alum/D_registers_q_reg[7][25]_i_35/CO[3]
                         net (fo=1, routed)           0.009    31.037    alum/D_registers_q_reg[7][25]_i_35_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.154 r  alum/D_registers_q_reg[7][25]_i_30/CO[3]
                         net (fo=1, routed)           0.000    31.154    alum/D_registers_q_reg[7][25]_i_30_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.271 r  alum/D_registers_q_reg[7][25]_i_24/CO[3]
                         net (fo=1, routed)           0.000    31.271    alum/D_registers_q_reg[7][25]_i_24_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.388 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.388    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.545 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.935    32.480    alum/temp_out0[25]
    SLICE_X41Y20         LUT3 (Prop_lut3_I0_O)        0.332    32.812 r  alum/D_registers_q[7][24]_i_72/O
                         net (fo=1, routed)           0.000    32.812    alum/D_registers_q[7][24]_i_72_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.362 r  alum/D_registers_q_reg[7][24]_i_65/CO[3]
                         net (fo=1, routed)           0.000    33.362    alum/D_registers_q_reg[7][24]_i_65_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.476 r  alum/D_registers_q_reg[7][24]_i_60/CO[3]
                         net (fo=1, routed)           0.000    33.476    alum/D_registers_q_reg[7][24]_i_60_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.590 r  alum/D_registers_q_reg[7][24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.590    alum/D_registers_q_reg[7][24]_i_55_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.704 r  alum/D_registers_q_reg[7][24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    33.704    alum/D_registers_q_reg[7][24]_i_50_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.818 r  alum/D_registers_q_reg[7][24]_i_42/CO[3]
                         net (fo=1, routed)           0.009    33.827    alum/D_registers_q_reg[7][24]_i_42_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.941 r  alum/D_registers_q_reg[7][24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    33.941    alum/D_registers_q_reg[7][24]_i_33_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.055 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.055    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.169 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.169    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.326 r  alum/D_registers_q_reg[7][24]_i_12/CO[1]
                         net (fo=36, routed)          1.014    35.340    alum/temp_out0[24]
    SLICE_X40Y17         LUT3 (Prop_lut3_I0_O)        0.329    35.669 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.669    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.219 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.219    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.333 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.333    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.447 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.447    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.561 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.561    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.675 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.675    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.789 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.789    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.903 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.903    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.017 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.009    37.026    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.183 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.385    38.568    alum/temp_out0[23]
    SLICE_X45Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    39.353 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.353    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.467 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.467    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.581 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.581    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.695 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.695    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.809 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.809    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.923 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.923    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.037 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.037    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.151 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.151    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.308 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.103    41.411    alum/temp_out0[22]
    SLICE_X44Y16         LUT3 (Prop_lut3_I0_O)        0.329    41.740 r  alum/D_registers_q[7][21]_i_55/O
                         net (fo=1, routed)           0.000    41.740    alum/D_registers_q[7][21]_i_55_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.290 r  alum/D_registers_q_reg[7][21]_i_47/CO[3]
                         net (fo=1, routed)           0.000    42.290    alum/D_registers_q_reg[7][21]_i_47_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.404 r  alum/D_registers_q_reg[7][21]_i_42/CO[3]
                         net (fo=1, routed)           0.000    42.404    alum/D_registers_q_reg[7][21]_i_42_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.518 r  alum/D_registers_q_reg[7][21]_i_37/CO[3]
                         net (fo=1, routed)           0.000    42.518    alum/D_registers_q_reg[7][21]_i_37_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.632 r  alum/D_registers_q_reg[7][21]_i_32/CO[3]
                         net (fo=1, routed)           0.000    42.632    alum/D_registers_q_reg[7][21]_i_32_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.746 r  alum/D_registers_q_reg[7][21]_i_26/CO[3]
                         net (fo=1, routed)           0.000    42.746    alum/D_registers_q_reg[7][21]_i_26_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.860 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.860    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.017 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          1.183    44.200    alum/temp_out0[21]
    SLICE_X50Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    45.000 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.000    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.117 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.117    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.234 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.234    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.351 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.351    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.468 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.468    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.585 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.585    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.702 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.702    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.819 r  alum/D_registers_q_reg[7][20]_i_12/CO[3]
                         net (fo=1, routed)           0.000    45.819    alum/D_registers_q_reg[7][20]_i_12_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.976 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.827    46.804    alum/temp_out0[20]
    SLICE_X51Y13         LUT3 (Prop_lut3_I0_O)        0.332    47.136 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.136    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.686 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.686    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.800 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.800    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.914 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.914    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.028 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.028    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.142 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.142    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.256 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.256    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.370 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.370    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.484 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.484    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.641 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.096    49.736    alum/temp_out0[19]
    SLICE_X46Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    50.536 r  alum/D_registers_q_reg[7][18]_i_63/CO[3]
                         net (fo=1, routed)           0.000    50.536    alum/D_registers_q_reg[7][18]_i_63_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.653 r  alum/D_registers_q_reg[7][18]_i_58/CO[3]
                         net (fo=1, routed)           0.000    50.653    alum/D_registers_q_reg[7][18]_i_58_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.770 r  alum/D_registers_q_reg[7][18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    50.770    alum/D_registers_q_reg[7][18]_i_53_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.887 r  alum/D_registers_q_reg[7][18]_i_48/CO[3]
                         net (fo=1, routed)           0.000    50.887    alum/D_registers_q_reg[7][18]_i_48_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.004 r  alum/D_registers_q_reg[7][18]_i_40/CO[3]
                         net (fo=1, routed)           0.000    51.004    alum/D_registers_q_reg[7][18]_i_40_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.121 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.121    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.238 r  alum/D_registers_q_reg[7][18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    51.238    alum/D_registers_q_reg[7][18]_i_23_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.355 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.355    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.512 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.047    52.559    alum/temp_out0[18]
    SLICE_X47Y10         LUT3 (Prop_lut3_I0_O)        0.332    52.891 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.891    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.441 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.441    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.555 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.555    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.669 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.669    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.783 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.783    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.897 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.897    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.011 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.011    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.125 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.125    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.239 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.239    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.396 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.130    55.527    alum/temp_out0[17]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    55.856 r  alum/D_registers_q[7][16]_i_66/O
                         net (fo=1, routed)           0.000    55.856    alum/D_registers_q[7][16]_i_66_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.389 r  alum/D_registers_q_reg[7][16]_i_59/CO[3]
                         net (fo=1, routed)           0.000    56.389    alum/D_registers_q_reg[7][16]_i_59_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.506 r  alum/D_registers_q_reg[7][16]_i_54/CO[3]
                         net (fo=1, routed)           0.000    56.506    alum/D_registers_q_reg[7][16]_i_54_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.623 r  alum/D_registers_q_reg[7][16]_i_49/CO[3]
                         net (fo=1, routed)           0.000    56.623    alum/D_registers_q_reg[7][16]_i_49_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.740 r  alum/D_registers_q_reg[7][16]_i_44/CO[3]
                         net (fo=1, routed)           0.000    56.740    alum/D_registers_q_reg[7][16]_i_44_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.857 r  alum/D_registers_q_reg[7][16]_i_39/CO[3]
                         net (fo=1, routed)           0.000    56.857    alum/D_registers_q_reg[7][16]_i_39_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.974 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    56.974    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.091 r  alum/D_registers_q_reg[7][16]_i_29/CO[3]
                         net (fo=1, routed)           0.000    57.091    alum/D_registers_q_reg[7][16]_i_29_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.208 r  alum/D_registers_q_reg[7][16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.208    alum/D_registers_q_reg[7][16]_i_20_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.365 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          1.070    58.434    alum/temp_out0[16]
    SLICE_X49Y10         LUT3 (Prop_lut3_I0_O)        0.332    58.766 r  alum/D_registers_q[7][15]_i_55/O
                         net (fo=1, routed)           0.000    58.766    alum/D_registers_q[7][15]_i_55_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    59.167 r  alum/D_registers_q_reg[7][15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    59.167    alum/D_registers_q_reg[7][15]_i_50_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.281 r  alum/D_registers_q_reg[7][15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    59.281    alum/D_registers_q_reg[7][15]_i_45_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.395 r  alum/D_registers_q_reg[7][15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    59.395    alum/D_registers_q_reg[7][15]_i_40_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.509 r  alum/D_registers_q_reg[7][15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    59.509    alum/D_registers_q_reg[7][15]_i_35_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.623 r  alum/D_registers_q_reg[7][15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    59.623    alum/D_registers_q_reg[7][15]_i_30_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.737 r  alum/D_registers_q_reg[7][15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    59.737    alum/D_registers_q_reg[7][15]_i_25_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.851 r  alum/D_registers_q_reg[7][15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    59.851    alum/D_registers_q_reg[7][15]_i_20_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.965 r  alum/D_registers_q_reg[7][15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    59.965    alum/D_registers_q_reg[7][15]_i_12_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.122 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.903    61.026    alum/temp_out0[15]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.329    61.355 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.355    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.905 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.905    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.019 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.019    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.133 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.133    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.247 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.247    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.361 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.361    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.475 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.475    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.589 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.589    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.703 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.703    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.860 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.100    63.960    alum/temp_out0[14]
    SLICE_X43Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    64.745 r  alum/D_registers_q_reg[7][13]_i_66/CO[3]
                         net (fo=1, routed)           0.000    64.745    alum/D_registers_q_reg[7][13]_i_66_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.859 r  alum/D_registers_q_reg[7][13]_i_59/CO[3]
                         net (fo=1, routed)           0.000    64.859    alum/D_registers_q_reg[7][13]_i_59_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.973 r  alum/D_registers_q_reg[7][13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    64.973    alum/D_registers_q_reg[7][13]_i_52_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.087 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.087    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.201 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    65.201    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.315 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.315    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.429 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.429    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.543 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.543    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.700 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.906    66.606    alum/temp_out0[13]
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.329    66.935 r  alum/D_registers_q[7][12]_i_57/O
                         net (fo=1, routed)           0.000    66.935    alum/D_registers_q[7][12]_i_57_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.468 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    67.468    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.585 r  alum/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    67.585    alum/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.702 r  alum/D_registers_q_reg[7][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    67.702    alum/D_registers_q_reg[7][12]_i_40_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.819 r  alum/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    67.819    alum/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.936 r  alum/D_registers_q_reg[7][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    67.936    alum/D_registers_q_reg[7][12]_i_30_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.053 r  alum/D_registers_q_reg[7][12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.053    alum/D_registers_q_reg[7][12]_i_25_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.170 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    68.170    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.287 r  alum/D_registers_q_reg[7][12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    68.287    alum/D_registers_q_reg[7][12]_i_14_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.444 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.997    69.441    alum/temp_out0[12]
    SLICE_X41Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    70.229 r  alum/D_registers_q_reg[7][10]_i_85/CO[3]
                         net (fo=1, routed)           0.000    70.229    alum/D_registers_q_reg[7][10]_i_85_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.343 r  alum/D_registers_q_reg[7][10]_i_75/CO[3]
                         net (fo=1, routed)           0.000    70.343    alum/D_registers_q_reg[7][10]_i_75_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.457 r  alum/D_registers_q_reg[7][10]_i_65/CO[3]
                         net (fo=1, routed)           0.000    70.457    alum/D_registers_q_reg[7][10]_i_65_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.571 r  alum/D_registers_q_reg[7][10]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.571    alum/D_registers_q_reg[7][10]_i_55_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.685 r  alum/D_registers_q_reg[7][10]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.685    alum/D_registers_q_reg[7][10]_i_45_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.799 r  alum/D_registers_q_reg[7][10]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.799    alum/D_registers_q_reg[7][10]_i_32_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.913 r  alum/D_registers_q_reg[7][10]_i_19/CO[3]
                         net (fo=1, routed)           0.000    70.913    alum/D_registers_q_reg[7][10]_i_19_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.027 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    71.027    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.184 r  alum/D_registers_q_reg[7][11]_i_16/CO[1]
                         net (fo=36, routed)          0.968    72.152    alum/temp_out0[11]
    SLICE_X39Y13         LUT3 (Prop_lut3_I0_O)        0.329    72.481 r  alum/D_registers_q[7][10]_i_89/O
                         net (fo=1, routed)           0.000    72.481    alum/D_registers_q[7][10]_i_89_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    73.013 r  alum/D_registers_q_reg[7][10]_i_74/CO[3]
                         net (fo=1, routed)           0.000    73.013    alum/D_registers_q_reg[7][10]_i_74_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.127 r  alum/D_registers_q_reg[7][10]_i_64/CO[3]
                         net (fo=1, routed)           0.000    73.127    alum/D_registers_q_reg[7][10]_i_64_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.241 r  alum/D_registers_q_reg[7][10]_i_54/CO[3]
                         net (fo=1, routed)           0.000    73.241    alum/D_registers_q_reg[7][10]_i_54_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.355 r  alum/D_registers_q_reg[7][10]_i_44/CO[3]
                         net (fo=1, routed)           0.000    73.355    alum/D_registers_q_reg[7][10]_i_44_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.469 r  alum/D_registers_q_reg[7][10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    73.469    alum/D_registers_q_reg[7][10]_i_31_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.583 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.583    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.697 r  alum/D_registers_q_reg[7][10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.697    alum/D_registers_q_reg[7][10]_i_11_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.854 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.880    74.734    alum/temp_out0[10]
    SLICE_X38Y12         LUT3 (Prop_lut3_I0_O)        0.329    75.063 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.063    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.596 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.596    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.713 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.713    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.830 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.830    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.947 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.947    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.064 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.064    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.181 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.181    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.298 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.298    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.415 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.415    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.572 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.984    77.557    alum/temp_out0[9]
    SLICE_X36Y12         LUT3 (Prop_lut3_I0_O)        0.332    77.889 r  alum/D_registers_q[7][8]_i_57/O
                         net (fo=1, routed)           0.000    77.889    alum/D_registers_q[7][8]_i_57_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.439 r  alum/D_registers_q_reg[7][8]_i_50/CO[3]
                         net (fo=1, routed)           0.000    78.439    alum/D_registers_q_reg[7][8]_i_50_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.553 r  alum/D_registers_q_reg[7][8]_i_45/CO[3]
                         net (fo=1, routed)           0.000    78.553    alum/D_registers_q_reg[7][8]_i_45_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.667 r  alum/D_registers_q_reg[7][8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.667    alum/D_registers_q_reg[7][8]_i_40_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.781 r  alum/D_registers_q_reg[7][8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.781    alum/D_registers_q_reg[7][8]_i_35_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.895 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.895    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.009 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.009    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.123 r  alum/D_registers_q_reg[7][8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    79.123    alum/D_registers_q_reg[7][8]_i_20_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.237 r  alum/D_registers_q_reg[7][8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    79.237    alum/D_registers_q_reg[7][8]_i_15_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.394 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.734    80.128    alum/temp_out0[8]
    SLICE_X35Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    80.913 r  alum/D_registers_q_reg[7][3]_i_157/CO[3]
                         net (fo=1, routed)           0.000    80.913    alum/D_registers_q_reg[7][3]_i_157_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.027 r  alum/D_registers_q_reg[7][3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    81.027    alum/D_registers_q_reg[7][3]_i_132_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.141 r  alum/D_registers_q_reg[7][3]_i_107/CO[3]
                         net (fo=1, routed)           0.000    81.141    alum/D_registers_q_reg[7][3]_i_107_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.255 r  alum/D_registers_q_reg[7][3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    81.255    alum/D_registers_q_reg[7][3]_i_82_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.369 r  alum/D_registers_q_reg[7][3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    81.369    alum/D_registers_q_reg[7][3]_i_61_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.483 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.009    81.492    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.606 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.606    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.720 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    81.720    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.877 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.069    82.946    alum/temp_out0[7]
    SLICE_X33Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    83.731 r  alum/D_registers_q_reg[7][3]_i_152/CO[3]
                         net (fo=1, routed)           0.000    83.731    alum/D_registers_q_reg[7][3]_i_152_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.845 r  alum/D_registers_q_reg[7][3]_i_127/CO[3]
                         net (fo=1, routed)           0.000    83.845    alum/D_registers_q_reg[7][3]_i_127_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.959 r  alum/D_registers_q_reg[7][3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    83.959    alum/D_registers_q_reg[7][3]_i_102_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.073 r  alum/D_registers_q_reg[7][3]_i_77/CO[3]
                         net (fo=1, routed)           0.000    84.073    alum/D_registers_q_reg[7][3]_i_77_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.187 r  alum/D_registers_q_reg[7][3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    84.187    alum/D_registers_q_reg[7][3]_i_56_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.301 r  alum/D_registers_q_reg[7][3]_i_40/CO[3]
                         net (fo=1, routed)           0.009    84.310    alum/D_registers_q_reg[7][3]_i_40_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.424 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    84.424    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.538 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    84.538    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.695 r  alum/D_registers_q_reg[7][6]_i_14/CO[1]
                         net (fo=36, routed)          1.298    85.993    alum/temp_out0[6]
    SLICE_X34Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    86.793 r  alum/D_registers_q_reg[7][3]_i_147/CO[3]
                         net (fo=1, routed)           0.000    86.793    alum/D_registers_q_reg[7][3]_i_147_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.910 r  alum/D_registers_q_reg[7][3]_i_122/CO[3]
                         net (fo=1, routed)           0.000    86.910    alum/D_registers_q_reg[7][3]_i_122_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.027 r  alum/D_registers_q_reg[7][3]_i_97/CO[3]
                         net (fo=1, routed)           0.000    87.027    alum/D_registers_q_reg[7][3]_i_97_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.144 r  alum/D_registers_q_reg[7][3]_i_72/CO[3]
                         net (fo=1, routed)           0.000    87.144    alum/D_registers_q_reg[7][3]_i_72_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.261 r  alum/D_registers_q_reg[7][3]_i_51/CO[3]
                         net (fo=1, routed)           0.000    87.261    alum/D_registers_q_reg[7][3]_i_51_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.378 r  alum/D_registers_q_reg[7][3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    87.378    alum/D_registers_q_reg[7][3]_i_35_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.495 r  alum/D_registers_q_reg[7][3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    87.495    alum/D_registers_q_reg[7][3]_i_22_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.612 r  alum/D_registers_q_reg[7][5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    87.612    alum/D_registers_q_reg[7][5]_i_16_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.769 r  alum/D_registers_q_reg[7][5]_i_12/CO[1]
                         net (fo=36, routed)          1.077    88.846    alum/temp_out0[5]
    SLICE_X32Y11         LUT3 (Prop_lut3_I0_O)        0.332    89.178 r  alum/D_registers_q[7][3]_i_171/O
                         net (fo=1, routed)           0.000    89.178    alum/D_registers_q[7][3]_i_171_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.728 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    89.728    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.842 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    89.842    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.956 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    89.956    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.070 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    90.070    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.184 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    90.184    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.298 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    90.298    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.412 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    90.412    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.526 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.526    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.683 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.915    91.598    alum/temp_out0[4]
    SLICE_X33Y10         LUT3 (Prop_lut3_I0_O)        0.329    91.927 r  alum/D_registers_q[7][3]_i_168/O
                         net (fo=1, routed)           0.000    91.927    alum/D_registers_q[7][3]_i_168_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.477 r  alum/D_registers_q_reg[7][3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    92.477    alum/D_registers_q_reg[7][3]_i_141_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.591 r  alum/D_registers_q_reg[7][3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    92.591    alum/D_registers_q_reg[7][3]_i_116_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.705 r  alum/D_registers_q_reg[7][3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    92.705    alum/D_registers_q_reg[7][3]_i_91_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.819 r  alum/D_registers_q_reg[7][3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    92.819    alum/D_registers_q_reg[7][3]_i_66_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.933 r  alum/D_registers_q_reg[7][3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    92.933    alum/D_registers_q_reg[7][3]_i_45_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.047 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    93.047    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.161 r  alum/D_registers_q_reg[7][3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    93.161    alum/D_registers_q_reg[7][3]_i_16_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.275 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.275    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.432 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.888    94.320    alum/temp_out0[3]
    SLICE_X35Y10         LUT3 (Prop_lut3_I0_O)        0.329    94.649 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    94.649    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.199 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.199    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.313 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.313    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.427 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.427    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.541 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.541    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.655 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.655    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.769 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    95.769    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.883 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.883    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.997 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.997    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.154 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.903    97.057    alum/temp_out0[2]
    SLICE_X31Y11         LUT3 (Prop_lut3_I0_O)        0.329    97.386 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    97.386    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.936 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    97.936    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.050 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.050    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.164 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.164    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.278 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.278    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.392 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    98.392    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.506 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    98.506    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.620 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    98.620    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.734 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    98.734    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.891 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.072    99.963    alum/temp_out0[1]
    SLICE_X30Y10         LUT3 (Prop_lut3_I0_O)        0.329   100.292 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000   100.292    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.825 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   100.825    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.942 r  alum/D_registers_q_reg[7][0]_i_58/CO[3]
                         net (fo=1, routed)           0.000   100.942    alum/D_registers_q_reg[7][0]_i_58_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.059 r  alum/D_registers_q_reg[7][0]_i_52/CO[3]
                         net (fo=1, routed)           0.000   101.059    alum/D_registers_q_reg[7][0]_i_52_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.176 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.176    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.293 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   101.293    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.410 r  alum/D_registers_q_reg[7][0]_i_32/CO[3]
                         net (fo=1, routed)           0.000   101.410    alum/D_registers_q_reg[7][0]_i_32_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.527 r  alum/D_registers_q_reg[7][0]_i_26/CO[3]
                         net (fo=1, routed)           0.000   101.527    alum/D_registers_q_reg[7][0]_i_26_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.644 r  alum/D_registers_q_reg[7][0]_i_19/CO[3]
                         net (fo=1, routed)           0.000   101.644    alum/D_registers_q_reg[7][0]_i_19_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.801 r  alum/D_registers_q_reg[7][0]_i_15/CO[1]
                         net (fo=1, routed)           0.832   102.634    sm/temp_out0[0]
    SLICE_X39Y25         LUT5 (Prop_lut5_I4_O)        0.332   102.966 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=1, routed)           0.403   103.369    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X39Y25         LUT4 (Prop_lut4_I1_O)        0.124   103.493 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.596   104.089    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X44Y26         LUT6 (Prop_lut6_I0_O)        0.124   104.213 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.738   105.951    sm/M_alum_out[0]
    SLICE_X49Y4          LUT5 (Prop_lut5_I2_O)        0.150   106.101 r  sm/ram_reg_i_43/O
                         net (fo=2, routed)           0.433   106.534    sm/brams/override_address[0]
    SLICE_X49Y4          LUT4 (Prop_lut4_I2_O)        0.355   106.889 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.581   107.470    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y3          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.493   116.008    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y3          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259   116.268    
                         clock uncertainty           -0.035   116.233    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.769   115.464    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.464    
                         arrival time                        -107.470    
  -------------------------------------------------------------------
                         slack                                  7.993    

Slack (MET) :             8.130ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.839ns  (logic 60.103ns (58.444%)  route 42.736ns (41.556%))
  Logic Levels:           320  (CARRY4=285 LUT2=2 LUT3=24 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X39Y4          FDRE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y4          FDRE (Prop_fdre_C_Q)         0.419     5.568 r  sm/D_states_q_reg[5]_rep/Q
                         net (fo=186, routed)         1.581     7.149    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X37Y10         LUT4 (Prop_lut4_I2_O)        0.327     7.476 r  sm/ram_reg_i_159/O
                         net (fo=1, routed)           0.859     8.335    sm/ram_reg_i_159_n_0
    SLICE_X37Y10         LUT6 (Prop_lut6_I1_O)        0.326     8.661 r  sm/ram_reg_i_142/O
                         net (fo=1, routed)           0.772     9.432    sm/ram_reg_i_142_n_0
    SLICE_X39Y9          LUT6 (Prop_lut6_I1_O)        0.124     9.556 r  sm/ram_reg_i_113/O
                         net (fo=64, routed)          1.692    11.249    L_reg/M_sm_ra1[0]
    SLICE_X52Y29         LUT6 (Prop_lut6_I4_O)        0.124    11.373 r  L_reg/D_registers_q[7][31]_i_104/O
                         net (fo=2, routed)           0.468    11.841    L_reg/D_registers_q[7][31]_i_104_n_0
    SLICE_X52Y26         LUT3 (Prop_lut3_I2_O)        0.124    11.965 r  L_reg/D_registers_q[7][31]_i_66/O
                         net (fo=53, routed)          0.995    12.959    sm/M_alum_a[31]
    SLICE_X53Y17         LUT2 (Prop_lut2_I1_O)        0.124    13.083 r  sm/D_registers_q[7][31]_i_206/O
                         net (fo=1, routed)           0.000    13.083    alum/S[0]
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.615 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.615    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.729 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.729    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.843 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.843    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.957 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.957    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.071 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    14.071    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.185 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    14.185    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.299 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    14.299    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.413 r  alum/D_registers_q_reg[7][31]_i_120/CO[3]
                         net (fo=1, routed)           0.009    14.422    alum/D_registers_q_reg[7][31]_i_120_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.693 r  alum/D_registers_q_reg[7][31]_i_74/CO[0]
                         net (fo=36, routed)          0.948    15.641    alum/temp_out0[31]
    SLICE_X48Y21         LUT3 (Prop_lut3_I0_O)        0.373    16.014 r  alum/D_registers_q[7][30]_i_76/O
                         net (fo=1, routed)           0.000    16.014    alum/D_registers_q[7][30]_i_76_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.564 r  alum/D_registers_q_reg[7][30]_i_69/CO[3]
                         net (fo=1, routed)           0.000    16.564    alum/D_registers_q_reg[7][30]_i_69_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.678 r  alum/D_registers_q_reg[7][30]_i_64/CO[3]
                         net (fo=1, routed)           0.000    16.678    alum/D_registers_q_reg[7][30]_i_64_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.792 r  alum/D_registers_q_reg[7][30]_i_59/CO[3]
                         net (fo=1, routed)           0.000    16.792    alum/D_registers_q_reg[7][30]_i_59_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.906 r  alum/D_registers_q_reg[7][30]_i_54/CO[3]
                         net (fo=1, routed)           0.009    16.915    alum/D_registers_q_reg[7][30]_i_54_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.029 r  alum/D_registers_q_reg[7][30]_i_49/CO[3]
                         net (fo=1, routed)           0.000    17.029    alum/D_registers_q_reg[7][30]_i_49_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.143 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.143    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.257 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.257    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.371 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.371    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.528 r  alum/D_registers_q_reg[7][30]_i_16/CO[1]
                         net (fo=37, routed)          0.921    18.449    alum/temp_out0[30]
    SLICE_X49Y21         LUT3 (Prop_lut3_I0_O)        0.329    18.778 r  alum/D_registers_q[7][29]_i_82/O
                         net (fo=1, routed)           0.000    18.778    alum/D_registers_q[7][29]_i_82_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.328 r  alum/D_registers_q_reg[7][29]_i_75/CO[3]
                         net (fo=1, routed)           0.000    19.328    alum/D_registers_q_reg[7][29]_i_75_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.442 r  alum/D_registers_q_reg[7][29]_i_70/CO[3]
                         net (fo=1, routed)           0.000    19.442    alum/D_registers_q_reg[7][29]_i_70_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.556 r  alum/D_registers_q_reg[7][29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    19.556    alum/D_registers_q_reg[7][29]_i_65_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.670 r  alum/D_registers_q_reg[7][29]_i_60/CO[3]
                         net (fo=1, routed)           0.009    19.679    alum/D_registers_q_reg[7][29]_i_60_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.793 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.793    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.907 r  alum/D_registers_q_reg[7][29]_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.907    alum/D_registers_q_reg[7][29]_i_43_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.021 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.021    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.135 r  alum/D_registers_q_reg[7][29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.135    alum/D_registers_q_reg[7][29]_i_18_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.292 r  alum/D_registers_q_reg[7][29]_i_8/CO[1]
                         net (fo=36, routed)          1.011    21.303    alum/temp_out0[29]
    SLICE_X47Y21         LUT3 (Prop_lut3_I0_O)        0.329    21.632 r  alum/D_registers_q[7][28]_i_54/O
                         net (fo=1, routed)           0.000    21.632    alum/D_registers_q[7][28]_i_54_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.182 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    22.182    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.296 r  alum/D_registers_q_reg[7][28]_i_42/CO[3]
                         net (fo=1, routed)           0.000    22.296    alum/D_registers_q_reg[7][28]_i_42_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.410 r  alum/D_registers_q_reg[7][28]_i_37/CO[3]
                         net (fo=1, routed)           0.000    22.410    alum/D_registers_q_reg[7][28]_i_37_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.524 r  alum/D_registers_q_reg[7][28]_i_32/CO[3]
                         net (fo=1, routed)           0.009    22.533    alum/D_registers_q_reg[7][28]_i_32_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.647 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.647    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.761 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.761    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.875 r  alum/D_registers_q_reg[7][28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.875    alum/D_registers_q_reg[7][28]_i_15_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.989 r  alum/D_registers_q_reg[7][28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.989    alum/D_registers_q_reg[7][28]_i_10_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.146 r  alum/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          0.940    24.087    alum/temp_out0[28]
    SLICE_X45Y21         LUT3 (Prop_lut3_I0_O)        0.329    24.416 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    24.416    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.966 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    24.966    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.080 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.080    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.194 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.194    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.308 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.009    25.317    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.431 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.431    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.545 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.545    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.659 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.659    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.773 r  alum/D_registers_q_reg[7][27]_i_12/CO[3]
                         net (fo=1, routed)           0.000    25.773    alum/D_registers_q_reg[7][27]_i_12_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.930 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.985    26.915    alum/temp_out0[27]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.329    27.244 r  alum/D_registers_q[7][26]_i_66/O
                         net (fo=1, routed)           0.000    27.244    alum/D_registers_q[7][26]_i_66_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.794 r  alum/D_registers_q_reg[7][26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    27.794    alum/D_registers_q_reg[7][26]_i_59_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.908 r  alum/D_registers_q_reg[7][26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    27.908    alum/D_registers_q_reg[7][26]_i_54_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.022 r  alum/D_registers_q_reg[7][26]_i_49/CO[3]
                         net (fo=1, routed)           0.000    28.022    alum/D_registers_q_reg[7][26]_i_49_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.136 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    28.136    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.250 r  alum/D_registers_q_reg[7][26]_i_39/CO[3]
                         net (fo=1, routed)           0.009    28.259    alum/D_registers_q_reg[7][26]_i_39_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.373 r  alum/D_registers_q_reg[7][26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    28.373    alum/D_registers_q_reg[7][26]_i_34_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.487 r  alum/D_registers_q_reg[7][26]_i_29/CO[3]
                         net (fo=1, routed)           0.000    28.487    alum/D_registers_q_reg[7][26]_i_29_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.601 r  alum/D_registers_q_reg[7][26]_i_26/CO[3]
                         net (fo=1, routed)           0.000    28.601    alum/D_registers_q_reg[7][26]_i_26_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.758 r  alum/D_registers_q_reg[7][26]_i_15/CO[1]
                         net (fo=36, routed)          0.940    29.698    alum/temp_out0[26]
    SLICE_X42Y20         LUT3 (Prop_lut3_I0_O)        0.329    30.027 r  alum/D_registers_q[7][25]_i_62/O
                         net (fo=1, routed)           0.000    30.027    alum/D_registers_q[7][25]_i_62_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.560 r  alum/D_registers_q_reg[7][25]_i_55/CO[3]
                         net (fo=1, routed)           0.000    30.560    alum/D_registers_q_reg[7][25]_i_55_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.677 r  alum/D_registers_q_reg[7][25]_i_50/CO[3]
                         net (fo=1, routed)           0.000    30.677    alum/D_registers_q_reg[7][25]_i_50_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.794 r  alum/D_registers_q_reg[7][25]_i_45/CO[3]
                         net (fo=1, routed)           0.000    30.794    alum/D_registers_q_reg[7][25]_i_45_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.911 r  alum/D_registers_q_reg[7][25]_i_40/CO[3]
                         net (fo=1, routed)           0.000    30.911    alum/D_registers_q_reg[7][25]_i_40_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.028 r  alum/D_registers_q_reg[7][25]_i_35/CO[3]
                         net (fo=1, routed)           0.009    31.037    alum/D_registers_q_reg[7][25]_i_35_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.154 r  alum/D_registers_q_reg[7][25]_i_30/CO[3]
                         net (fo=1, routed)           0.000    31.154    alum/D_registers_q_reg[7][25]_i_30_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.271 r  alum/D_registers_q_reg[7][25]_i_24/CO[3]
                         net (fo=1, routed)           0.000    31.271    alum/D_registers_q_reg[7][25]_i_24_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.388 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.388    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.545 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.935    32.480    alum/temp_out0[25]
    SLICE_X41Y20         LUT3 (Prop_lut3_I0_O)        0.332    32.812 r  alum/D_registers_q[7][24]_i_72/O
                         net (fo=1, routed)           0.000    32.812    alum/D_registers_q[7][24]_i_72_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.362 r  alum/D_registers_q_reg[7][24]_i_65/CO[3]
                         net (fo=1, routed)           0.000    33.362    alum/D_registers_q_reg[7][24]_i_65_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.476 r  alum/D_registers_q_reg[7][24]_i_60/CO[3]
                         net (fo=1, routed)           0.000    33.476    alum/D_registers_q_reg[7][24]_i_60_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.590 r  alum/D_registers_q_reg[7][24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.590    alum/D_registers_q_reg[7][24]_i_55_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.704 r  alum/D_registers_q_reg[7][24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    33.704    alum/D_registers_q_reg[7][24]_i_50_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.818 r  alum/D_registers_q_reg[7][24]_i_42/CO[3]
                         net (fo=1, routed)           0.009    33.827    alum/D_registers_q_reg[7][24]_i_42_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.941 r  alum/D_registers_q_reg[7][24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    33.941    alum/D_registers_q_reg[7][24]_i_33_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.055 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.055    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.169 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.169    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.326 r  alum/D_registers_q_reg[7][24]_i_12/CO[1]
                         net (fo=36, routed)          1.014    35.340    alum/temp_out0[24]
    SLICE_X40Y17         LUT3 (Prop_lut3_I0_O)        0.329    35.669 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.669    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.219 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.219    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.333 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.333    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.447 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.447    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.561 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.561    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.675 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.675    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.789 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.789    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.903 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.903    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.017 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.009    37.026    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.183 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.385    38.568    alum/temp_out0[23]
    SLICE_X45Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    39.353 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.353    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.467 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.467    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.581 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.581    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.695 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.695    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.809 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.809    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.923 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.923    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.037 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.037    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.151 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.151    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.308 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.103    41.411    alum/temp_out0[22]
    SLICE_X44Y16         LUT3 (Prop_lut3_I0_O)        0.329    41.740 r  alum/D_registers_q[7][21]_i_55/O
                         net (fo=1, routed)           0.000    41.740    alum/D_registers_q[7][21]_i_55_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.290 r  alum/D_registers_q_reg[7][21]_i_47/CO[3]
                         net (fo=1, routed)           0.000    42.290    alum/D_registers_q_reg[7][21]_i_47_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.404 r  alum/D_registers_q_reg[7][21]_i_42/CO[3]
                         net (fo=1, routed)           0.000    42.404    alum/D_registers_q_reg[7][21]_i_42_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.518 r  alum/D_registers_q_reg[7][21]_i_37/CO[3]
                         net (fo=1, routed)           0.000    42.518    alum/D_registers_q_reg[7][21]_i_37_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.632 r  alum/D_registers_q_reg[7][21]_i_32/CO[3]
                         net (fo=1, routed)           0.000    42.632    alum/D_registers_q_reg[7][21]_i_32_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.746 r  alum/D_registers_q_reg[7][21]_i_26/CO[3]
                         net (fo=1, routed)           0.000    42.746    alum/D_registers_q_reg[7][21]_i_26_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.860 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.860    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.017 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          1.183    44.200    alum/temp_out0[21]
    SLICE_X50Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    45.000 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.000    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.117 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.117    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.234 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.234    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.351 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.351    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.468 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.468    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.585 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.585    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.702 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.702    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.819 r  alum/D_registers_q_reg[7][20]_i_12/CO[3]
                         net (fo=1, routed)           0.000    45.819    alum/D_registers_q_reg[7][20]_i_12_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.976 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.827    46.804    alum/temp_out0[20]
    SLICE_X51Y13         LUT3 (Prop_lut3_I0_O)        0.332    47.136 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.136    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.686 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.686    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.800 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.800    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.914 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.914    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.028 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.028    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.142 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.142    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.256 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.256    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.370 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.370    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.484 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.484    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.641 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.096    49.736    alum/temp_out0[19]
    SLICE_X46Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    50.536 r  alum/D_registers_q_reg[7][18]_i_63/CO[3]
                         net (fo=1, routed)           0.000    50.536    alum/D_registers_q_reg[7][18]_i_63_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.653 r  alum/D_registers_q_reg[7][18]_i_58/CO[3]
                         net (fo=1, routed)           0.000    50.653    alum/D_registers_q_reg[7][18]_i_58_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.770 r  alum/D_registers_q_reg[7][18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    50.770    alum/D_registers_q_reg[7][18]_i_53_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.887 r  alum/D_registers_q_reg[7][18]_i_48/CO[3]
                         net (fo=1, routed)           0.000    50.887    alum/D_registers_q_reg[7][18]_i_48_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.004 r  alum/D_registers_q_reg[7][18]_i_40/CO[3]
                         net (fo=1, routed)           0.000    51.004    alum/D_registers_q_reg[7][18]_i_40_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.121 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.121    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.238 r  alum/D_registers_q_reg[7][18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    51.238    alum/D_registers_q_reg[7][18]_i_23_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.355 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.355    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.512 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.047    52.559    alum/temp_out0[18]
    SLICE_X47Y10         LUT3 (Prop_lut3_I0_O)        0.332    52.891 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.891    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.441 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.441    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.555 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.555    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.669 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.669    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.783 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.783    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.897 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.897    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.011 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.011    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.125 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.125    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.239 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.239    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.396 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.130    55.527    alum/temp_out0[17]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    55.856 r  alum/D_registers_q[7][16]_i_66/O
                         net (fo=1, routed)           0.000    55.856    alum/D_registers_q[7][16]_i_66_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.389 r  alum/D_registers_q_reg[7][16]_i_59/CO[3]
                         net (fo=1, routed)           0.000    56.389    alum/D_registers_q_reg[7][16]_i_59_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.506 r  alum/D_registers_q_reg[7][16]_i_54/CO[3]
                         net (fo=1, routed)           0.000    56.506    alum/D_registers_q_reg[7][16]_i_54_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.623 r  alum/D_registers_q_reg[7][16]_i_49/CO[3]
                         net (fo=1, routed)           0.000    56.623    alum/D_registers_q_reg[7][16]_i_49_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.740 r  alum/D_registers_q_reg[7][16]_i_44/CO[3]
                         net (fo=1, routed)           0.000    56.740    alum/D_registers_q_reg[7][16]_i_44_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.857 r  alum/D_registers_q_reg[7][16]_i_39/CO[3]
                         net (fo=1, routed)           0.000    56.857    alum/D_registers_q_reg[7][16]_i_39_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.974 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    56.974    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.091 r  alum/D_registers_q_reg[7][16]_i_29/CO[3]
                         net (fo=1, routed)           0.000    57.091    alum/D_registers_q_reg[7][16]_i_29_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.208 r  alum/D_registers_q_reg[7][16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.208    alum/D_registers_q_reg[7][16]_i_20_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.365 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          1.070    58.434    alum/temp_out0[16]
    SLICE_X49Y10         LUT3 (Prop_lut3_I0_O)        0.332    58.766 r  alum/D_registers_q[7][15]_i_55/O
                         net (fo=1, routed)           0.000    58.766    alum/D_registers_q[7][15]_i_55_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    59.167 r  alum/D_registers_q_reg[7][15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    59.167    alum/D_registers_q_reg[7][15]_i_50_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.281 r  alum/D_registers_q_reg[7][15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    59.281    alum/D_registers_q_reg[7][15]_i_45_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.395 r  alum/D_registers_q_reg[7][15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    59.395    alum/D_registers_q_reg[7][15]_i_40_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.509 r  alum/D_registers_q_reg[7][15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    59.509    alum/D_registers_q_reg[7][15]_i_35_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.623 r  alum/D_registers_q_reg[7][15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    59.623    alum/D_registers_q_reg[7][15]_i_30_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.737 r  alum/D_registers_q_reg[7][15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    59.737    alum/D_registers_q_reg[7][15]_i_25_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.851 r  alum/D_registers_q_reg[7][15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    59.851    alum/D_registers_q_reg[7][15]_i_20_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.965 r  alum/D_registers_q_reg[7][15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    59.965    alum/D_registers_q_reg[7][15]_i_12_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.122 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.903    61.026    alum/temp_out0[15]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.329    61.355 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.355    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.905 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.905    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.019 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.019    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.133 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.133    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.247 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.247    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.361 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.361    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.475 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.475    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.589 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.589    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.703 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.703    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.860 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.100    63.960    alum/temp_out0[14]
    SLICE_X43Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    64.745 r  alum/D_registers_q_reg[7][13]_i_66/CO[3]
                         net (fo=1, routed)           0.000    64.745    alum/D_registers_q_reg[7][13]_i_66_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.859 r  alum/D_registers_q_reg[7][13]_i_59/CO[3]
                         net (fo=1, routed)           0.000    64.859    alum/D_registers_q_reg[7][13]_i_59_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.973 r  alum/D_registers_q_reg[7][13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    64.973    alum/D_registers_q_reg[7][13]_i_52_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.087 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.087    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.201 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    65.201    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.315 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.315    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.429 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.429    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.543 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.543    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.700 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.906    66.606    alum/temp_out0[13]
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.329    66.935 r  alum/D_registers_q[7][12]_i_57/O
                         net (fo=1, routed)           0.000    66.935    alum/D_registers_q[7][12]_i_57_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.468 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    67.468    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.585 r  alum/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    67.585    alum/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.702 r  alum/D_registers_q_reg[7][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    67.702    alum/D_registers_q_reg[7][12]_i_40_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.819 r  alum/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    67.819    alum/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.936 r  alum/D_registers_q_reg[7][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    67.936    alum/D_registers_q_reg[7][12]_i_30_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.053 r  alum/D_registers_q_reg[7][12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.053    alum/D_registers_q_reg[7][12]_i_25_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.170 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    68.170    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.287 r  alum/D_registers_q_reg[7][12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    68.287    alum/D_registers_q_reg[7][12]_i_14_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.444 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.997    69.441    alum/temp_out0[12]
    SLICE_X41Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    70.229 r  alum/D_registers_q_reg[7][10]_i_85/CO[3]
                         net (fo=1, routed)           0.000    70.229    alum/D_registers_q_reg[7][10]_i_85_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.343 r  alum/D_registers_q_reg[7][10]_i_75/CO[3]
                         net (fo=1, routed)           0.000    70.343    alum/D_registers_q_reg[7][10]_i_75_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.457 r  alum/D_registers_q_reg[7][10]_i_65/CO[3]
                         net (fo=1, routed)           0.000    70.457    alum/D_registers_q_reg[7][10]_i_65_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.571 r  alum/D_registers_q_reg[7][10]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.571    alum/D_registers_q_reg[7][10]_i_55_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.685 r  alum/D_registers_q_reg[7][10]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.685    alum/D_registers_q_reg[7][10]_i_45_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.799 r  alum/D_registers_q_reg[7][10]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.799    alum/D_registers_q_reg[7][10]_i_32_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.913 r  alum/D_registers_q_reg[7][10]_i_19/CO[3]
                         net (fo=1, routed)           0.000    70.913    alum/D_registers_q_reg[7][10]_i_19_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.027 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    71.027    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.184 r  alum/D_registers_q_reg[7][11]_i_16/CO[1]
                         net (fo=36, routed)          0.968    72.152    alum/temp_out0[11]
    SLICE_X39Y13         LUT3 (Prop_lut3_I0_O)        0.329    72.481 r  alum/D_registers_q[7][10]_i_89/O
                         net (fo=1, routed)           0.000    72.481    alum/D_registers_q[7][10]_i_89_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    73.013 r  alum/D_registers_q_reg[7][10]_i_74/CO[3]
                         net (fo=1, routed)           0.000    73.013    alum/D_registers_q_reg[7][10]_i_74_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.127 r  alum/D_registers_q_reg[7][10]_i_64/CO[3]
                         net (fo=1, routed)           0.000    73.127    alum/D_registers_q_reg[7][10]_i_64_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.241 r  alum/D_registers_q_reg[7][10]_i_54/CO[3]
                         net (fo=1, routed)           0.000    73.241    alum/D_registers_q_reg[7][10]_i_54_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.355 r  alum/D_registers_q_reg[7][10]_i_44/CO[3]
                         net (fo=1, routed)           0.000    73.355    alum/D_registers_q_reg[7][10]_i_44_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.469 r  alum/D_registers_q_reg[7][10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    73.469    alum/D_registers_q_reg[7][10]_i_31_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.583 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.583    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.697 r  alum/D_registers_q_reg[7][10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.697    alum/D_registers_q_reg[7][10]_i_11_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.854 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.880    74.734    alum/temp_out0[10]
    SLICE_X38Y12         LUT3 (Prop_lut3_I0_O)        0.329    75.063 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.063    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.596 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.596    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.713 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.713    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.830 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.830    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.947 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.947    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.064 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.064    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.181 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.181    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.298 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.298    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.415 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.415    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.572 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.984    77.557    alum/temp_out0[9]
    SLICE_X36Y12         LUT3 (Prop_lut3_I0_O)        0.332    77.889 r  alum/D_registers_q[7][8]_i_57/O
                         net (fo=1, routed)           0.000    77.889    alum/D_registers_q[7][8]_i_57_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.439 r  alum/D_registers_q_reg[7][8]_i_50/CO[3]
                         net (fo=1, routed)           0.000    78.439    alum/D_registers_q_reg[7][8]_i_50_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.553 r  alum/D_registers_q_reg[7][8]_i_45/CO[3]
                         net (fo=1, routed)           0.000    78.553    alum/D_registers_q_reg[7][8]_i_45_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.667 r  alum/D_registers_q_reg[7][8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.667    alum/D_registers_q_reg[7][8]_i_40_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.781 r  alum/D_registers_q_reg[7][8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.781    alum/D_registers_q_reg[7][8]_i_35_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.895 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.895    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.009 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.009    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.123 r  alum/D_registers_q_reg[7][8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    79.123    alum/D_registers_q_reg[7][8]_i_20_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.237 r  alum/D_registers_q_reg[7][8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    79.237    alum/D_registers_q_reg[7][8]_i_15_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.394 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.734    80.128    alum/temp_out0[8]
    SLICE_X35Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    80.913 r  alum/D_registers_q_reg[7][3]_i_157/CO[3]
                         net (fo=1, routed)           0.000    80.913    alum/D_registers_q_reg[7][3]_i_157_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.027 r  alum/D_registers_q_reg[7][3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    81.027    alum/D_registers_q_reg[7][3]_i_132_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.141 r  alum/D_registers_q_reg[7][3]_i_107/CO[3]
                         net (fo=1, routed)           0.000    81.141    alum/D_registers_q_reg[7][3]_i_107_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.255 r  alum/D_registers_q_reg[7][3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    81.255    alum/D_registers_q_reg[7][3]_i_82_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.369 r  alum/D_registers_q_reg[7][3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    81.369    alum/D_registers_q_reg[7][3]_i_61_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.483 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.009    81.492    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.606 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.606    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.720 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    81.720    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.877 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.069    82.946    alum/temp_out0[7]
    SLICE_X33Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    83.731 r  alum/D_registers_q_reg[7][3]_i_152/CO[3]
                         net (fo=1, routed)           0.000    83.731    alum/D_registers_q_reg[7][3]_i_152_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.845 r  alum/D_registers_q_reg[7][3]_i_127/CO[3]
                         net (fo=1, routed)           0.000    83.845    alum/D_registers_q_reg[7][3]_i_127_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.959 r  alum/D_registers_q_reg[7][3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    83.959    alum/D_registers_q_reg[7][3]_i_102_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.073 r  alum/D_registers_q_reg[7][3]_i_77/CO[3]
                         net (fo=1, routed)           0.000    84.073    alum/D_registers_q_reg[7][3]_i_77_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.187 r  alum/D_registers_q_reg[7][3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    84.187    alum/D_registers_q_reg[7][3]_i_56_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.301 r  alum/D_registers_q_reg[7][3]_i_40/CO[3]
                         net (fo=1, routed)           0.009    84.310    alum/D_registers_q_reg[7][3]_i_40_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.424 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    84.424    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.538 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    84.538    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.695 r  alum/D_registers_q_reg[7][6]_i_14/CO[1]
                         net (fo=36, routed)          1.298    85.993    alum/temp_out0[6]
    SLICE_X34Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    86.793 r  alum/D_registers_q_reg[7][3]_i_147/CO[3]
                         net (fo=1, routed)           0.000    86.793    alum/D_registers_q_reg[7][3]_i_147_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.910 r  alum/D_registers_q_reg[7][3]_i_122/CO[3]
                         net (fo=1, routed)           0.000    86.910    alum/D_registers_q_reg[7][3]_i_122_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.027 r  alum/D_registers_q_reg[7][3]_i_97/CO[3]
                         net (fo=1, routed)           0.000    87.027    alum/D_registers_q_reg[7][3]_i_97_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.144 r  alum/D_registers_q_reg[7][3]_i_72/CO[3]
                         net (fo=1, routed)           0.000    87.144    alum/D_registers_q_reg[7][3]_i_72_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.261 r  alum/D_registers_q_reg[7][3]_i_51/CO[3]
                         net (fo=1, routed)           0.000    87.261    alum/D_registers_q_reg[7][3]_i_51_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.378 r  alum/D_registers_q_reg[7][3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    87.378    alum/D_registers_q_reg[7][3]_i_35_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.495 r  alum/D_registers_q_reg[7][3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    87.495    alum/D_registers_q_reg[7][3]_i_22_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.612 r  alum/D_registers_q_reg[7][5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    87.612    alum/D_registers_q_reg[7][5]_i_16_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.769 r  alum/D_registers_q_reg[7][5]_i_12/CO[1]
                         net (fo=36, routed)          1.077    88.846    alum/temp_out0[5]
    SLICE_X32Y11         LUT3 (Prop_lut3_I0_O)        0.332    89.178 r  alum/D_registers_q[7][3]_i_171/O
                         net (fo=1, routed)           0.000    89.178    alum/D_registers_q[7][3]_i_171_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.728 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    89.728    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.842 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    89.842    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.956 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    89.956    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.070 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    90.070    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.184 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    90.184    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.298 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    90.298    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.412 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    90.412    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.526 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.526    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.683 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.915    91.598    alum/temp_out0[4]
    SLICE_X33Y10         LUT3 (Prop_lut3_I0_O)        0.329    91.927 r  alum/D_registers_q[7][3]_i_168/O
                         net (fo=1, routed)           0.000    91.927    alum/D_registers_q[7][3]_i_168_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.477 r  alum/D_registers_q_reg[7][3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    92.477    alum/D_registers_q_reg[7][3]_i_141_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.591 r  alum/D_registers_q_reg[7][3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    92.591    alum/D_registers_q_reg[7][3]_i_116_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.705 r  alum/D_registers_q_reg[7][3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    92.705    alum/D_registers_q_reg[7][3]_i_91_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.819 r  alum/D_registers_q_reg[7][3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    92.819    alum/D_registers_q_reg[7][3]_i_66_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.933 r  alum/D_registers_q_reg[7][3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    92.933    alum/D_registers_q_reg[7][3]_i_45_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.047 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    93.047    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.161 r  alum/D_registers_q_reg[7][3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    93.161    alum/D_registers_q_reg[7][3]_i_16_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.275 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.275    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.432 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.888    94.320    alum/temp_out0[3]
    SLICE_X35Y10         LUT3 (Prop_lut3_I0_O)        0.329    94.649 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    94.649    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.199 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.199    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.313 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.313    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.427 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.427    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.541 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.541    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.655 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.655    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.769 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    95.769    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.883 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.883    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.997 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.997    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.154 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.903    97.057    alum/temp_out0[2]
    SLICE_X31Y11         LUT3 (Prop_lut3_I0_O)        0.329    97.386 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    97.386    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.936 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    97.936    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.050 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.050    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.164 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.164    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.278 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.278    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.392 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    98.392    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.506 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    98.506    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.620 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    98.620    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.734 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    98.734    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.891 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.072    99.963    alum/temp_out0[1]
    SLICE_X30Y10         LUT3 (Prop_lut3_I0_O)        0.329   100.292 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000   100.292    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.825 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   100.825    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.942 r  alum/D_registers_q_reg[7][0]_i_58/CO[3]
                         net (fo=1, routed)           0.000   100.942    alum/D_registers_q_reg[7][0]_i_58_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.059 r  alum/D_registers_q_reg[7][0]_i_52/CO[3]
                         net (fo=1, routed)           0.000   101.059    alum/D_registers_q_reg[7][0]_i_52_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.176 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.176    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.293 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   101.293    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.410 r  alum/D_registers_q_reg[7][0]_i_32/CO[3]
                         net (fo=1, routed)           0.000   101.410    alum/D_registers_q_reg[7][0]_i_32_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.527 r  alum/D_registers_q_reg[7][0]_i_26/CO[3]
                         net (fo=1, routed)           0.000   101.527    alum/D_registers_q_reg[7][0]_i_26_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.644 r  alum/D_registers_q_reg[7][0]_i_19/CO[3]
                         net (fo=1, routed)           0.000   101.644    alum/D_registers_q_reg[7][0]_i_19_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.801 r  alum/D_registers_q_reg[7][0]_i_15/CO[1]
                         net (fo=1, routed)           0.832   102.634    sm/temp_out0[0]
    SLICE_X39Y25         LUT5 (Prop_lut5_I4_O)        0.332   102.966 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=1, routed)           0.403   103.369    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X39Y25         LUT4 (Prop_lut4_I1_O)        0.124   103.493 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.596   104.089    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X44Y26         LUT6 (Prop_lut6_I0_O)        0.124   104.213 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.458   105.670    sm/M_alum_out[0]
    SLICE_X36Y4          LUT2 (Prop_lut2_I1_O)        0.118   105.788 f  sm/D_states_q[1]_i_11/O
                         net (fo=1, routed)           0.441   106.229    sm/D_states_q[1]_i_11_n_0
    SLICE_X36Y4          LUT6 (Prop_lut6_I3_O)        0.326   106.555 f  sm/D_states_q[1]_i_2/O
                         net (fo=3, routed)           0.740   107.295    sm/D_states_q[1]_i_2_n_0
    SLICE_X36Y7          LUT6 (Prop_lut6_I0_O)        0.124   107.419 r  sm/D_states_q[1]_rep__0_i_1/O
                         net (fo=1, routed)           0.569   107.988    sm/D_states_q[1]_rep__0_i_1_n_0
    SLICE_X36Y7          FDRE                                         r  sm/D_states_q_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.444   115.960    sm/clk_IBUF_BUFG
    SLICE_X36Y7          FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
                         clock pessimism              0.274   116.234    
                         clock uncertainty           -0.035   116.199    
    SLICE_X36Y7          FDRE (Setup_fdre_C_D)       -0.081   116.118    sm/D_states_q_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                        116.118    
                         arrival time                        -107.988    
  -------------------------------------------------------------------
                         slack                                  8.130    

Slack (MET) :             8.213ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.304ns  (logic 60.011ns (58.660%)  route 42.293ns (41.340%))
  Logic Levels:           319  (CARRY4=285 LUT2=1 LUT3=24 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 116.008 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X39Y4          FDRE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y4          FDRE (Prop_fdre_C_Q)         0.419     5.568 r  sm/D_states_q_reg[5]_rep/Q
                         net (fo=186, routed)         1.581     7.149    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X37Y10         LUT4 (Prop_lut4_I2_O)        0.327     7.476 r  sm/ram_reg_i_159/O
                         net (fo=1, routed)           0.859     8.335    sm/ram_reg_i_159_n_0
    SLICE_X37Y10         LUT6 (Prop_lut6_I1_O)        0.326     8.661 r  sm/ram_reg_i_142/O
                         net (fo=1, routed)           0.772     9.432    sm/ram_reg_i_142_n_0
    SLICE_X39Y9          LUT6 (Prop_lut6_I1_O)        0.124     9.556 r  sm/ram_reg_i_113/O
                         net (fo=64, routed)          1.692    11.249    L_reg/M_sm_ra1[0]
    SLICE_X52Y29         LUT6 (Prop_lut6_I4_O)        0.124    11.373 r  L_reg/D_registers_q[7][31]_i_104/O
                         net (fo=2, routed)           0.468    11.841    L_reg/D_registers_q[7][31]_i_104_n_0
    SLICE_X52Y26         LUT3 (Prop_lut3_I2_O)        0.124    11.965 r  L_reg/D_registers_q[7][31]_i_66/O
                         net (fo=53, routed)          0.995    12.959    sm/M_alum_a[31]
    SLICE_X53Y17         LUT2 (Prop_lut2_I1_O)        0.124    13.083 r  sm/D_registers_q[7][31]_i_206/O
                         net (fo=1, routed)           0.000    13.083    alum/S[0]
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.615 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.615    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.729 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.729    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.843 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.843    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.957 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.957    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.071 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    14.071    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.185 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    14.185    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.299 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    14.299    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.413 r  alum/D_registers_q_reg[7][31]_i_120/CO[3]
                         net (fo=1, routed)           0.009    14.422    alum/D_registers_q_reg[7][31]_i_120_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.693 r  alum/D_registers_q_reg[7][31]_i_74/CO[0]
                         net (fo=36, routed)          0.948    15.641    alum/temp_out0[31]
    SLICE_X48Y21         LUT3 (Prop_lut3_I0_O)        0.373    16.014 r  alum/D_registers_q[7][30]_i_76/O
                         net (fo=1, routed)           0.000    16.014    alum/D_registers_q[7][30]_i_76_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.564 r  alum/D_registers_q_reg[7][30]_i_69/CO[3]
                         net (fo=1, routed)           0.000    16.564    alum/D_registers_q_reg[7][30]_i_69_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.678 r  alum/D_registers_q_reg[7][30]_i_64/CO[3]
                         net (fo=1, routed)           0.000    16.678    alum/D_registers_q_reg[7][30]_i_64_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.792 r  alum/D_registers_q_reg[7][30]_i_59/CO[3]
                         net (fo=1, routed)           0.000    16.792    alum/D_registers_q_reg[7][30]_i_59_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.906 r  alum/D_registers_q_reg[7][30]_i_54/CO[3]
                         net (fo=1, routed)           0.009    16.915    alum/D_registers_q_reg[7][30]_i_54_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.029 r  alum/D_registers_q_reg[7][30]_i_49/CO[3]
                         net (fo=1, routed)           0.000    17.029    alum/D_registers_q_reg[7][30]_i_49_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.143 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.143    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.257 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.257    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.371 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.371    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.528 r  alum/D_registers_q_reg[7][30]_i_16/CO[1]
                         net (fo=37, routed)          0.921    18.449    alum/temp_out0[30]
    SLICE_X49Y21         LUT3 (Prop_lut3_I0_O)        0.329    18.778 r  alum/D_registers_q[7][29]_i_82/O
                         net (fo=1, routed)           0.000    18.778    alum/D_registers_q[7][29]_i_82_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.328 r  alum/D_registers_q_reg[7][29]_i_75/CO[3]
                         net (fo=1, routed)           0.000    19.328    alum/D_registers_q_reg[7][29]_i_75_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.442 r  alum/D_registers_q_reg[7][29]_i_70/CO[3]
                         net (fo=1, routed)           0.000    19.442    alum/D_registers_q_reg[7][29]_i_70_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.556 r  alum/D_registers_q_reg[7][29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    19.556    alum/D_registers_q_reg[7][29]_i_65_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.670 r  alum/D_registers_q_reg[7][29]_i_60/CO[3]
                         net (fo=1, routed)           0.009    19.679    alum/D_registers_q_reg[7][29]_i_60_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.793 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.793    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.907 r  alum/D_registers_q_reg[7][29]_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.907    alum/D_registers_q_reg[7][29]_i_43_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.021 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.021    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.135 r  alum/D_registers_q_reg[7][29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.135    alum/D_registers_q_reg[7][29]_i_18_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.292 r  alum/D_registers_q_reg[7][29]_i_8/CO[1]
                         net (fo=36, routed)          1.011    21.303    alum/temp_out0[29]
    SLICE_X47Y21         LUT3 (Prop_lut3_I0_O)        0.329    21.632 r  alum/D_registers_q[7][28]_i_54/O
                         net (fo=1, routed)           0.000    21.632    alum/D_registers_q[7][28]_i_54_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.182 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    22.182    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.296 r  alum/D_registers_q_reg[7][28]_i_42/CO[3]
                         net (fo=1, routed)           0.000    22.296    alum/D_registers_q_reg[7][28]_i_42_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.410 r  alum/D_registers_q_reg[7][28]_i_37/CO[3]
                         net (fo=1, routed)           0.000    22.410    alum/D_registers_q_reg[7][28]_i_37_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.524 r  alum/D_registers_q_reg[7][28]_i_32/CO[3]
                         net (fo=1, routed)           0.009    22.533    alum/D_registers_q_reg[7][28]_i_32_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.647 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.647    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.761 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.761    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.875 r  alum/D_registers_q_reg[7][28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.875    alum/D_registers_q_reg[7][28]_i_15_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.989 r  alum/D_registers_q_reg[7][28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.989    alum/D_registers_q_reg[7][28]_i_10_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.146 r  alum/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          0.940    24.087    alum/temp_out0[28]
    SLICE_X45Y21         LUT3 (Prop_lut3_I0_O)        0.329    24.416 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    24.416    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.966 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    24.966    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.080 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.080    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.194 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.194    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.308 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.009    25.317    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.431 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.431    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.545 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.545    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.659 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.659    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.773 r  alum/D_registers_q_reg[7][27]_i_12/CO[3]
                         net (fo=1, routed)           0.000    25.773    alum/D_registers_q_reg[7][27]_i_12_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.930 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.985    26.915    alum/temp_out0[27]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.329    27.244 r  alum/D_registers_q[7][26]_i_66/O
                         net (fo=1, routed)           0.000    27.244    alum/D_registers_q[7][26]_i_66_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.794 r  alum/D_registers_q_reg[7][26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    27.794    alum/D_registers_q_reg[7][26]_i_59_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.908 r  alum/D_registers_q_reg[7][26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    27.908    alum/D_registers_q_reg[7][26]_i_54_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.022 r  alum/D_registers_q_reg[7][26]_i_49/CO[3]
                         net (fo=1, routed)           0.000    28.022    alum/D_registers_q_reg[7][26]_i_49_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.136 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    28.136    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.250 r  alum/D_registers_q_reg[7][26]_i_39/CO[3]
                         net (fo=1, routed)           0.009    28.259    alum/D_registers_q_reg[7][26]_i_39_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.373 r  alum/D_registers_q_reg[7][26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    28.373    alum/D_registers_q_reg[7][26]_i_34_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.487 r  alum/D_registers_q_reg[7][26]_i_29/CO[3]
                         net (fo=1, routed)           0.000    28.487    alum/D_registers_q_reg[7][26]_i_29_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.601 r  alum/D_registers_q_reg[7][26]_i_26/CO[3]
                         net (fo=1, routed)           0.000    28.601    alum/D_registers_q_reg[7][26]_i_26_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.758 r  alum/D_registers_q_reg[7][26]_i_15/CO[1]
                         net (fo=36, routed)          0.940    29.698    alum/temp_out0[26]
    SLICE_X42Y20         LUT3 (Prop_lut3_I0_O)        0.329    30.027 r  alum/D_registers_q[7][25]_i_62/O
                         net (fo=1, routed)           0.000    30.027    alum/D_registers_q[7][25]_i_62_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.560 r  alum/D_registers_q_reg[7][25]_i_55/CO[3]
                         net (fo=1, routed)           0.000    30.560    alum/D_registers_q_reg[7][25]_i_55_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.677 r  alum/D_registers_q_reg[7][25]_i_50/CO[3]
                         net (fo=1, routed)           0.000    30.677    alum/D_registers_q_reg[7][25]_i_50_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.794 r  alum/D_registers_q_reg[7][25]_i_45/CO[3]
                         net (fo=1, routed)           0.000    30.794    alum/D_registers_q_reg[7][25]_i_45_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.911 r  alum/D_registers_q_reg[7][25]_i_40/CO[3]
                         net (fo=1, routed)           0.000    30.911    alum/D_registers_q_reg[7][25]_i_40_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.028 r  alum/D_registers_q_reg[7][25]_i_35/CO[3]
                         net (fo=1, routed)           0.009    31.037    alum/D_registers_q_reg[7][25]_i_35_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.154 r  alum/D_registers_q_reg[7][25]_i_30/CO[3]
                         net (fo=1, routed)           0.000    31.154    alum/D_registers_q_reg[7][25]_i_30_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.271 r  alum/D_registers_q_reg[7][25]_i_24/CO[3]
                         net (fo=1, routed)           0.000    31.271    alum/D_registers_q_reg[7][25]_i_24_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.388 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.388    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.545 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.935    32.480    alum/temp_out0[25]
    SLICE_X41Y20         LUT3 (Prop_lut3_I0_O)        0.332    32.812 r  alum/D_registers_q[7][24]_i_72/O
                         net (fo=1, routed)           0.000    32.812    alum/D_registers_q[7][24]_i_72_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.362 r  alum/D_registers_q_reg[7][24]_i_65/CO[3]
                         net (fo=1, routed)           0.000    33.362    alum/D_registers_q_reg[7][24]_i_65_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.476 r  alum/D_registers_q_reg[7][24]_i_60/CO[3]
                         net (fo=1, routed)           0.000    33.476    alum/D_registers_q_reg[7][24]_i_60_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.590 r  alum/D_registers_q_reg[7][24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.590    alum/D_registers_q_reg[7][24]_i_55_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.704 r  alum/D_registers_q_reg[7][24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    33.704    alum/D_registers_q_reg[7][24]_i_50_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.818 r  alum/D_registers_q_reg[7][24]_i_42/CO[3]
                         net (fo=1, routed)           0.009    33.827    alum/D_registers_q_reg[7][24]_i_42_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.941 r  alum/D_registers_q_reg[7][24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    33.941    alum/D_registers_q_reg[7][24]_i_33_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.055 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.055    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.169 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.169    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.326 r  alum/D_registers_q_reg[7][24]_i_12/CO[1]
                         net (fo=36, routed)          1.014    35.340    alum/temp_out0[24]
    SLICE_X40Y17         LUT3 (Prop_lut3_I0_O)        0.329    35.669 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.669    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.219 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.219    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.333 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.333    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.447 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.447    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.561 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.561    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.675 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.675    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.789 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.789    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.903 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.903    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.017 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.009    37.026    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.183 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.385    38.568    alum/temp_out0[23]
    SLICE_X45Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    39.353 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.353    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.467 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.467    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.581 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.581    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.695 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.695    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.809 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.809    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.923 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.923    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.037 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.037    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.151 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.151    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.308 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.103    41.411    alum/temp_out0[22]
    SLICE_X44Y16         LUT3 (Prop_lut3_I0_O)        0.329    41.740 r  alum/D_registers_q[7][21]_i_55/O
                         net (fo=1, routed)           0.000    41.740    alum/D_registers_q[7][21]_i_55_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.290 r  alum/D_registers_q_reg[7][21]_i_47/CO[3]
                         net (fo=1, routed)           0.000    42.290    alum/D_registers_q_reg[7][21]_i_47_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.404 r  alum/D_registers_q_reg[7][21]_i_42/CO[3]
                         net (fo=1, routed)           0.000    42.404    alum/D_registers_q_reg[7][21]_i_42_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.518 r  alum/D_registers_q_reg[7][21]_i_37/CO[3]
                         net (fo=1, routed)           0.000    42.518    alum/D_registers_q_reg[7][21]_i_37_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.632 r  alum/D_registers_q_reg[7][21]_i_32/CO[3]
                         net (fo=1, routed)           0.000    42.632    alum/D_registers_q_reg[7][21]_i_32_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.746 r  alum/D_registers_q_reg[7][21]_i_26/CO[3]
                         net (fo=1, routed)           0.000    42.746    alum/D_registers_q_reg[7][21]_i_26_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.860 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.860    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.017 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          1.183    44.200    alum/temp_out0[21]
    SLICE_X50Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    45.000 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.000    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.117 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.117    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.234 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.234    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.351 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.351    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.468 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.468    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.585 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.585    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.702 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.702    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.819 r  alum/D_registers_q_reg[7][20]_i_12/CO[3]
                         net (fo=1, routed)           0.000    45.819    alum/D_registers_q_reg[7][20]_i_12_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.976 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.827    46.804    alum/temp_out0[20]
    SLICE_X51Y13         LUT3 (Prop_lut3_I0_O)        0.332    47.136 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.136    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.686 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.686    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.800 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.800    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.914 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.914    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.028 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.028    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.142 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.142    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.256 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.256    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.370 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.370    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.484 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.484    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.641 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.096    49.736    alum/temp_out0[19]
    SLICE_X46Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    50.536 r  alum/D_registers_q_reg[7][18]_i_63/CO[3]
                         net (fo=1, routed)           0.000    50.536    alum/D_registers_q_reg[7][18]_i_63_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.653 r  alum/D_registers_q_reg[7][18]_i_58/CO[3]
                         net (fo=1, routed)           0.000    50.653    alum/D_registers_q_reg[7][18]_i_58_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.770 r  alum/D_registers_q_reg[7][18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    50.770    alum/D_registers_q_reg[7][18]_i_53_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.887 r  alum/D_registers_q_reg[7][18]_i_48/CO[3]
                         net (fo=1, routed)           0.000    50.887    alum/D_registers_q_reg[7][18]_i_48_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.004 r  alum/D_registers_q_reg[7][18]_i_40/CO[3]
                         net (fo=1, routed)           0.000    51.004    alum/D_registers_q_reg[7][18]_i_40_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.121 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.121    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.238 r  alum/D_registers_q_reg[7][18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    51.238    alum/D_registers_q_reg[7][18]_i_23_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.355 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.355    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.512 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.047    52.559    alum/temp_out0[18]
    SLICE_X47Y10         LUT3 (Prop_lut3_I0_O)        0.332    52.891 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.891    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.441 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.441    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.555 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.555    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.669 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.669    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.783 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.783    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.897 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.897    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.011 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.011    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.125 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.125    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.239 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.239    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.396 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.130    55.527    alum/temp_out0[17]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    55.856 r  alum/D_registers_q[7][16]_i_66/O
                         net (fo=1, routed)           0.000    55.856    alum/D_registers_q[7][16]_i_66_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.389 r  alum/D_registers_q_reg[7][16]_i_59/CO[3]
                         net (fo=1, routed)           0.000    56.389    alum/D_registers_q_reg[7][16]_i_59_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.506 r  alum/D_registers_q_reg[7][16]_i_54/CO[3]
                         net (fo=1, routed)           0.000    56.506    alum/D_registers_q_reg[7][16]_i_54_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.623 r  alum/D_registers_q_reg[7][16]_i_49/CO[3]
                         net (fo=1, routed)           0.000    56.623    alum/D_registers_q_reg[7][16]_i_49_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.740 r  alum/D_registers_q_reg[7][16]_i_44/CO[3]
                         net (fo=1, routed)           0.000    56.740    alum/D_registers_q_reg[7][16]_i_44_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.857 r  alum/D_registers_q_reg[7][16]_i_39/CO[3]
                         net (fo=1, routed)           0.000    56.857    alum/D_registers_q_reg[7][16]_i_39_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.974 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    56.974    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.091 r  alum/D_registers_q_reg[7][16]_i_29/CO[3]
                         net (fo=1, routed)           0.000    57.091    alum/D_registers_q_reg[7][16]_i_29_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.208 r  alum/D_registers_q_reg[7][16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.208    alum/D_registers_q_reg[7][16]_i_20_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.365 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          1.070    58.434    alum/temp_out0[16]
    SLICE_X49Y10         LUT3 (Prop_lut3_I0_O)        0.332    58.766 r  alum/D_registers_q[7][15]_i_55/O
                         net (fo=1, routed)           0.000    58.766    alum/D_registers_q[7][15]_i_55_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    59.167 r  alum/D_registers_q_reg[7][15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    59.167    alum/D_registers_q_reg[7][15]_i_50_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.281 r  alum/D_registers_q_reg[7][15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    59.281    alum/D_registers_q_reg[7][15]_i_45_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.395 r  alum/D_registers_q_reg[7][15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    59.395    alum/D_registers_q_reg[7][15]_i_40_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.509 r  alum/D_registers_q_reg[7][15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    59.509    alum/D_registers_q_reg[7][15]_i_35_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.623 r  alum/D_registers_q_reg[7][15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    59.623    alum/D_registers_q_reg[7][15]_i_30_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.737 r  alum/D_registers_q_reg[7][15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    59.737    alum/D_registers_q_reg[7][15]_i_25_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.851 r  alum/D_registers_q_reg[7][15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    59.851    alum/D_registers_q_reg[7][15]_i_20_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.965 r  alum/D_registers_q_reg[7][15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    59.965    alum/D_registers_q_reg[7][15]_i_12_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.122 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.903    61.026    alum/temp_out0[15]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.329    61.355 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.355    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.905 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.905    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.019 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.019    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.133 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.133    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.247 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.247    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.361 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.361    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.475 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.475    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.589 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.589    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.703 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.703    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.860 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.100    63.960    alum/temp_out0[14]
    SLICE_X43Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    64.745 r  alum/D_registers_q_reg[7][13]_i_66/CO[3]
                         net (fo=1, routed)           0.000    64.745    alum/D_registers_q_reg[7][13]_i_66_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.859 r  alum/D_registers_q_reg[7][13]_i_59/CO[3]
                         net (fo=1, routed)           0.000    64.859    alum/D_registers_q_reg[7][13]_i_59_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.973 r  alum/D_registers_q_reg[7][13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    64.973    alum/D_registers_q_reg[7][13]_i_52_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.087 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.087    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.201 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    65.201    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.315 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.315    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.429 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.429    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.543 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.543    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.700 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.906    66.606    alum/temp_out0[13]
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.329    66.935 r  alum/D_registers_q[7][12]_i_57/O
                         net (fo=1, routed)           0.000    66.935    alum/D_registers_q[7][12]_i_57_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.468 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    67.468    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.585 r  alum/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    67.585    alum/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.702 r  alum/D_registers_q_reg[7][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    67.702    alum/D_registers_q_reg[7][12]_i_40_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.819 r  alum/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    67.819    alum/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.936 r  alum/D_registers_q_reg[7][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    67.936    alum/D_registers_q_reg[7][12]_i_30_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.053 r  alum/D_registers_q_reg[7][12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.053    alum/D_registers_q_reg[7][12]_i_25_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.170 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    68.170    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.287 r  alum/D_registers_q_reg[7][12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    68.287    alum/D_registers_q_reg[7][12]_i_14_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.444 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.997    69.441    alum/temp_out0[12]
    SLICE_X41Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    70.229 r  alum/D_registers_q_reg[7][10]_i_85/CO[3]
                         net (fo=1, routed)           0.000    70.229    alum/D_registers_q_reg[7][10]_i_85_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.343 r  alum/D_registers_q_reg[7][10]_i_75/CO[3]
                         net (fo=1, routed)           0.000    70.343    alum/D_registers_q_reg[7][10]_i_75_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.457 r  alum/D_registers_q_reg[7][10]_i_65/CO[3]
                         net (fo=1, routed)           0.000    70.457    alum/D_registers_q_reg[7][10]_i_65_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.571 r  alum/D_registers_q_reg[7][10]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.571    alum/D_registers_q_reg[7][10]_i_55_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.685 r  alum/D_registers_q_reg[7][10]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.685    alum/D_registers_q_reg[7][10]_i_45_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.799 r  alum/D_registers_q_reg[7][10]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.799    alum/D_registers_q_reg[7][10]_i_32_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.913 r  alum/D_registers_q_reg[7][10]_i_19/CO[3]
                         net (fo=1, routed)           0.000    70.913    alum/D_registers_q_reg[7][10]_i_19_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.027 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    71.027    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.184 r  alum/D_registers_q_reg[7][11]_i_16/CO[1]
                         net (fo=36, routed)          0.968    72.152    alum/temp_out0[11]
    SLICE_X39Y13         LUT3 (Prop_lut3_I0_O)        0.329    72.481 r  alum/D_registers_q[7][10]_i_89/O
                         net (fo=1, routed)           0.000    72.481    alum/D_registers_q[7][10]_i_89_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    73.013 r  alum/D_registers_q_reg[7][10]_i_74/CO[3]
                         net (fo=1, routed)           0.000    73.013    alum/D_registers_q_reg[7][10]_i_74_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.127 r  alum/D_registers_q_reg[7][10]_i_64/CO[3]
                         net (fo=1, routed)           0.000    73.127    alum/D_registers_q_reg[7][10]_i_64_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.241 r  alum/D_registers_q_reg[7][10]_i_54/CO[3]
                         net (fo=1, routed)           0.000    73.241    alum/D_registers_q_reg[7][10]_i_54_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.355 r  alum/D_registers_q_reg[7][10]_i_44/CO[3]
                         net (fo=1, routed)           0.000    73.355    alum/D_registers_q_reg[7][10]_i_44_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.469 r  alum/D_registers_q_reg[7][10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    73.469    alum/D_registers_q_reg[7][10]_i_31_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.583 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.583    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.697 r  alum/D_registers_q_reg[7][10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.697    alum/D_registers_q_reg[7][10]_i_11_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.854 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.880    74.734    alum/temp_out0[10]
    SLICE_X38Y12         LUT3 (Prop_lut3_I0_O)        0.329    75.063 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.063    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.596 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.596    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.713 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.713    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.830 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.830    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.947 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.947    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.064 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.064    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.181 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.181    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.298 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.298    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.415 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.415    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.572 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.984    77.557    alum/temp_out0[9]
    SLICE_X36Y12         LUT3 (Prop_lut3_I0_O)        0.332    77.889 r  alum/D_registers_q[7][8]_i_57/O
                         net (fo=1, routed)           0.000    77.889    alum/D_registers_q[7][8]_i_57_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.439 r  alum/D_registers_q_reg[7][8]_i_50/CO[3]
                         net (fo=1, routed)           0.000    78.439    alum/D_registers_q_reg[7][8]_i_50_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.553 r  alum/D_registers_q_reg[7][8]_i_45/CO[3]
                         net (fo=1, routed)           0.000    78.553    alum/D_registers_q_reg[7][8]_i_45_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.667 r  alum/D_registers_q_reg[7][8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.667    alum/D_registers_q_reg[7][8]_i_40_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.781 r  alum/D_registers_q_reg[7][8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.781    alum/D_registers_q_reg[7][8]_i_35_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.895 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.895    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.009 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.009    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.123 r  alum/D_registers_q_reg[7][8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    79.123    alum/D_registers_q_reg[7][8]_i_20_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.237 r  alum/D_registers_q_reg[7][8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    79.237    alum/D_registers_q_reg[7][8]_i_15_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.394 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.734    80.128    alum/temp_out0[8]
    SLICE_X35Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    80.913 r  alum/D_registers_q_reg[7][3]_i_157/CO[3]
                         net (fo=1, routed)           0.000    80.913    alum/D_registers_q_reg[7][3]_i_157_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.027 r  alum/D_registers_q_reg[7][3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    81.027    alum/D_registers_q_reg[7][3]_i_132_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.141 r  alum/D_registers_q_reg[7][3]_i_107/CO[3]
                         net (fo=1, routed)           0.000    81.141    alum/D_registers_q_reg[7][3]_i_107_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.255 r  alum/D_registers_q_reg[7][3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    81.255    alum/D_registers_q_reg[7][3]_i_82_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.369 r  alum/D_registers_q_reg[7][3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    81.369    alum/D_registers_q_reg[7][3]_i_61_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.483 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.009    81.492    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.606 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.606    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.720 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    81.720    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.877 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.069    82.946    alum/temp_out0[7]
    SLICE_X33Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    83.731 r  alum/D_registers_q_reg[7][3]_i_152/CO[3]
                         net (fo=1, routed)           0.000    83.731    alum/D_registers_q_reg[7][3]_i_152_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.845 r  alum/D_registers_q_reg[7][3]_i_127/CO[3]
                         net (fo=1, routed)           0.000    83.845    alum/D_registers_q_reg[7][3]_i_127_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.959 r  alum/D_registers_q_reg[7][3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    83.959    alum/D_registers_q_reg[7][3]_i_102_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.073 r  alum/D_registers_q_reg[7][3]_i_77/CO[3]
                         net (fo=1, routed)           0.000    84.073    alum/D_registers_q_reg[7][3]_i_77_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.187 r  alum/D_registers_q_reg[7][3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    84.187    alum/D_registers_q_reg[7][3]_i_56_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.301 r  alum/D_registers_q_reg[7][3]_i_40/CO[3]
                         net (fo=1, routed)           0.009    84.310    alum/D_registers_q_reg[7][3]_i_40_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.424 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    84.424    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.538 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    84.538    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.695 r  alum/D_registers_q_reg[7][6]_i_14/CO[1]
                         net (fo=36, routed)          1.298    85.993    alum/temp_out0[6]
    SLICE_X34Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    86.793 r  alum/D_registers_q_reg[7][3]_i_147/CO[3]
                         net (fo=1, routed)           0.000    86.793    alum/D_registers_q_reg[7][3]_i_147_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.910 r  alum/D_registers_q_reg[7][3]_i_122/CO[3]
                         net (fo=1, routed)           0.000    86.910    alum/D_registers_q_reg[7][3]_i_122_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.027 r  alum/D_registers_q_reg[7][3]_i_97/CO[3]
                         net (fo=1, routed)           0.000    87.027    alum/D_registers_q_reg[7][3]_i_97_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.144 r  alum/D_registers_q_reg[7][3]_i_72/CO[3]
                         net (fo=1, routed)           0.000    87.144    alum/D_registers_q_reg[7][3]_i_72_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.261 r  alum/D_registers_q_reg[7][3]_i_51/CO[3]
                         net (fo=1, routed)           0.000    87.261    alum/D_registers_q_reg[7][3]_i_51_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.378 r  alum/D_registers_q_reg[7][3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    87.378    alum/D_registers_q_reg[7][3]_i_35_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.495 r  alum/D_registers_q_reg[7][3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    87.495    alum/D_registers_q_reg[7][3]_i_22_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.612 r  alum/D_registers_q_reg[7][5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    87.612    alum/D_registers_q_reg[7][5]_i_16_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.769 r  alum/D_registers_q_reg[7][5]_i_12/CO[1]
                         net (fo=36, routed)          1.077    88.846    alum/temp_out0[5]
    SLICE_X32Y11         LUT3 (Prop_lut3_I0_O)        0.332    89.178 r  alum/D_registers_q[7][3]_i_171/O
                         net (fo=1, routed)           0.000    89.178    alum/D_registers_q[7][3]_i_171_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.728 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    89.728    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.842 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    89.842    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.956 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    89.956    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.070 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    90.070    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.184 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    90.184    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.298 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    90.298    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.412 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    90.412    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.526 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.526    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.683 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.915    91.598    alum/temp_out0[4]
    SLICE_X33Y10         LUT3 (Prop_lut3_I0_O)        0.329    91.927 r  alum/D_registers_q[7][3]_i_168/O
                         net (fo=1, routed)           0.000    91.927    alum/D_registers_q[7][3]_i_168_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.477 r  alum/D_registers_q_reg[7][3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    92.477    alum/D_registers_q_reg[7][3]_i_141_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.591 r  alum/D_registers_q_reg[7][3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    92.591    alum/D_registers_q_reg[7][3]_i_116_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.705 r  alum/D_registers_q_reg[7][3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    92.705    alum/D_registers_q_reg[7][3]_i_91_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.819 r  alum/D_registers_q_reg[7][3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    92.819    alum/D_registers_q_reg[7][3]_i_66_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.933 r  alum/D_registers_q_reg[7][3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    92.933    alum/D_registers_q_reg[7][3]_i_45_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.047 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    93.047    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.161 r  alum/D_registers_q_reg[7][3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    93.161    alum/D_registers_q_reg[7][3]_i_16_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.275 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.275    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.432 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.888    94.320    alum/temp_out0[3]
    SLICE_X35Y10         LUT3 (Prop_lut3_I0_O)        0.329    94.649 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    94.649    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.199 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.199    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.313 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.313    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.427 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.427    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.541 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.541    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.655 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.655    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.769 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    95.769    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.883 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.883    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.997 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.997    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.154 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.903    97.057    alum/temp_out0[2]
    SLICE_X31Y11         LUT3 (Prop_lut3_I0_O)        0.329    97.386 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    97.386    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.936 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    97.936    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.050 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.050    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.164 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.164    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.278 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.278    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.392 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    98.392    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.506 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    98.506    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.620 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    98.620    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.734 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    98.734    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.891 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.072    99.963    alum/temp_out0[1]
    SLICE_X30Y10         LUT3 (Prop_lut3_I0_O)        0.329   100.292 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000   100.292    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.825 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   100.825    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.942 r  alum/D_registers_q_reg[7][0]_i_58/CO[3]
                         net (fo=1, routed)           0.000   100.942    alum/D_registers_q_reg[7][0]_i_58_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.059 r  alum/D_registers_q_reg[7][0]_i_52/CO[3]
                         net (fo=1, routed)           0.000   101.059    alum/D_registers_q_reg[7][0]_i_52_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.176 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.176    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.293 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   101.293    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.410 r  alum/D_registers_q_reg[7][0]_i_32/CO[3]
                         net (fo=1, routed)           0.000   101.410    alum/D_registers_q_reg[7][0]_i_32_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.527 r  alum/D_registers_q_reg[7][0]_i_26/CO[3]
                         net (fo=1, routed)           0.000   101.527    alum/D_registers_q_reg[7][0]_i_26_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.644 r  alum/D_registers_q_reg[7][0]_i_19/CO[3]
                         net (fo=1, routed)           0.000   101.644    alum/D_registers_q_reg[7][0]_i_19_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.801 r  alum/D_registers_q_reg[7][0]_i_15/CO[1]
                         net (fo=1, routed)           0.832   102.634    sm/temp_out0[0]
    SLICE_X39Y25         LUT5 (Prop_lut5_I4_O)        0.332   102.966 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=1, routed)           0.403   103.369    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X39Y25         LUT4 (Prop_lut4_I1_O)        0.124   103.493 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.596   104.089    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X44Y26         LUT6 (Prop_lut6_I0_O)        0.124   104.213 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.738   105.951    sm/M_alum_out[0]
    SLICE_X49Y4          LUT5 (Prop_lut5_I2_O)        0.150   106.101 r  sm/ram_reg_i_43/O
                         net (fo=2, routed)           0.433   106.534    sm/brams/override_address[0]
    SLICE_X49Y4          LUT4 (Prop_lut4_I0_O)        0.326   106.860 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.593   107.453    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y2          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.493   116.008    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y2          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.259   116.268    
                         clock uncertainty           -0.035   116.233    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.667    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.667    
                         arrival time                        -107.453    
  -------------------------------------------------------------------
                         slack                                  8.213    

Slack (MET) :             8.399ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.603ns  (logic 60.103ns (58.578%)  route 42.500ns (41.422%))
  Logic Levels:           320  (CARRY4=285 LUT2=2 LUT3=24 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X39Y4          FDRE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y4          FDRE (Prop_fdre_C_Q)         0.419     5.568 r  sm/D_states_q_reg[5]_rep/Q
                         net (fo=186, routed)         1.581     7.149    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X37Y10         LUT4 (Prop_lut4_I2_O)        0.327     7.476 r  sm/ram_reg_i_159/O
                         net (fo=1, routed)           0.859     8.335    sm/ram_reg_i_159_n_0
    SLICE_X37Y10         LUT6 (Prop_lut6_I1_O)        0.326     8.661 r  sm/ram_reg_i_142/O
                         net (fo=1, routed)           0.772     9.432    sm/ram_reg_i_142_n_0
    SLICE_X39Y9          LUT6 (Prop_lut6_I1_O)        0.124     9.556 r  sm/ram_reg_i_113/O
                         net (fo=64, routed)          1.692    11.249    L_reg/M_sm_ra1[0]
    SLICE_X52Y29         LUT6 (Prop_lut6_I4_O)        0.124    11.373 r  L_reg/D_registers_q[7][31]_i_104/O
                         net (fo=2, routed)           0.468    11.841    L_reg/D_registers_q[7][31]_i_104_n_0
    SLICE_X52Y26         LUT3 (Prop_lut3_I2_O)        0.124    11.965 r  L_reg/D_registers_q[7][31]_i_66/O
                         net (fo=53, routed)          0.995    12.959    sm/M_alum_a[31]
    SLICE_X53Y17         LUT2 (Prop_lut2_I1_O)        0.124    13.083 r  sm/D_registers_q[7][31]_i_206/O
                         net (fo=1, routed)           0.000    13.083    alum/S[0]
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.615 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.615    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.729 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.729    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.843 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.843    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.957 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.957    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.071 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    14.071    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.185 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    14.185    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.299 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    14.299    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.413 r  alum/D_registers_q_reg[7][31]_i_120/CO[3]
                         net (fo=1, routed)           0.009    14.422    alum/D_registers_q_reg[7][31]_i_120_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.693 r  alum/D_registers_q_reg[7][31]_i_74/CO[0]
                         net (fo=36, routed)          0.948    15.641    alum/temp_out0[31]
    SLICE_X48Y21         LUT3 (Prop_lut3_I0_O)        0.373    16.014 r  alum/D_registers_q[7][30]_i_76/O
                         net (fo=1, routed)           0.000    16.014    alum/D_registers_q[7][30]_i_76_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.564 r  alum/D_registers_q_reg[7][30]_i_69/CO[3]
                         net (fo=1, routed)           0.000    16.564    alum/D_registers_q_reg[7][30]_i_69_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.678 r  alum/D_registers_q_reg[7][30]_i_64/CO[3]
                         net (fo=1, routed)           0.000    16.678    alum/D_registers_q_reg[7][30]_i_64_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.792 r  alum/D_registers_q_reg[7][30]_i_59/CO[3]
                         net (fo=1, routed)           0.000    16.792    alum/D_registers_q_reg[7][30]_i_59_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.906 r  alum/D_registers_q_reg[7][30]_i_54/CO[3]
                         net (fo=1, routed)           0.009    16.915    alum/D_registers_q_reg[7][30]_i_54_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.029 r  alum/D_registers_q_reg[7][30]_i_49/CO[3]
                         net (fo=1, routed)           0.000    17.029    alum/D_registers_q_reg[7][30]_i_49_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.143 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.143    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.257 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.257    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.371 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.371    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.528 r  alum/D_registers_q_reg[7][30]_i_16/CO[1]
                         net (fo=37, routed)          0.921    18.449    alum/temp_out0[30]
    SLICE_X49Y21         LUT3 (Prop_lut3_I0_O)        0.329    18.778 r  alum/D_registers_q[7][29]_i_82/O
                         net (fo=1, routed)           0.000    18.778    alum/D_registers_q[7][29]_i_82_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.328 r  alum/D_registers_q_reg[7][29]_i_75/CO[3]
                         net (fo=1, routed)           0.000    19.328    alum/D_registers_q_reg[7][29]_i_75_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.442 r  alum/D_registers_q_reg[7][29]_i_70/CO[3]
                         net (fo=1, routed)           0.000    19.442    alum/D_registers_q_reg[7][29]_i_70_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.556 r  alum/D_registers_q_reg[7][29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    19.556    alum/D_registers_q_reg[7][29]_i_65_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.670 r  alum/D_registers_q_reg[7][29]_i_60/CO[3]
                         net (fo=1, routed)           0.009    19.679    alum/D_registers_q_reg[7][29]_i_60_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.793 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.793    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.907 r  alum/D_registers_q_reg[7][29]_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.907    alum/D_registers_q_reg[7][29]_i_43_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.021 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.021    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.135 r  alum/D_registers_q_reg[7][29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.135    alum/D_registers_q_reg[7][29]_i_18_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.292 r  alum/D_registers_q_reg[7][29]_i_8/CO[1]
                         net (fo=36, routed)          1.011    21.303    alum/temp_out0[29]
    SLICE_X47Y21         LUT3 (Prop_lut3_I0_O)        0.329    21.632 r  alum/D_registers_q[7][28]_i_54/O
                         net (fo=1, routed)           0.000    21.632    alum/D_registers_q[7][28]_i_54_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.182 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    22.182    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.296 r  alum/D_registers_q_reg[7][28]_i_42/CO[3]
                         net (fo=1, routed)           0.000    22.296    alum/D_registers_q_reg[7][28]_i_42_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.410 r  alum/D_registers_q_reg[7][28]_i_37/CO[3]
                         net (fo=1, routed)           0.000    22.410    alum/D_registers_q_reg[7][28]_i_37_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.524 r  alum/D_registers_q_reg[7][28]_i_32/CO[3]
                         net (fo=1, routed)           0.009    22.533    alum/D_registers_q_reg[7][28]_i_32_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.647 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.647    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.761 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.761    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.875 r  alum/D_registers_q_reg[7][28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.875    alum/D_registers_q_reg[7][28]_i_15_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.989 r  alum/D_registers_q_reg[7][28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.989    alum/D_registers_q_reg[7][28]_i_10_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.146 r  alum/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          0.940    24.087    alum/temp_out0[28]
    SLICE_X45Y21         LUT3 (Prop_lut3_I0_O)        0.329    24.416 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    24.416    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.966 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    24.966    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.080 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.080    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.194 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.194    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.308 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.009    25.317    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.431 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.431    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.545 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.545    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.659 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.659    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.773 r  alum/D_registers_q_reg[7][27]_i_12/CO[3]
                         net (fo=1, routed)           0.000    25.773    alum/D_registers_q_reg[7][27]_i_12_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.930 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.985    26.915    alum/temp_out0[27]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.329    27.244 r  alum/D_registers_q[7][26]_i_66/O
                         net (fo=1, routed)           0.000    27.244    alum/D_registers_q[7][26]_i_66_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.794 r  alum/D_registers_q_reg[7][26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    27.794    alum/D_registers_q_reg[7][26]_i_59_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.908 r  alum/D_registers_q_reg[7][26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    27.908    alum/D_registers_q_reg[7][26]_i_54_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.022 r  alum/D_registers_q_reg[7][26]_i_49/CO[3]
                         net (fo=1, routed)           0.000    28.022    alum/D_registers_q_reg[7][26]_i_49_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.136 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    28.136    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.250 r  alum/D_registers_q_reg[7][26]_i_39/CO[3]
                         net (fo=1, routed)           0.009    28.259    alum/D_registers_q_reg[7][26]_i_39_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.373 r  alum/D_registers_q_reg[7][26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    28.373    alum/D_registers_q_reg[7][26]_i_34_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.487 r  alum/D_registers_q_reg[7][26]_i_29/CO[3]
                         net (fo=1, routed)           0.000    28.487    alum/D_registers_q_reg[7][26]_i_29_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.601 r  alum/D_registers_q_reg[7][26]_i_26/CO[3]
                         net (fo=1, routed)           0.000    28.601    alum/D_registers_q_reg[7][26]_i_26_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.758 r  alum/D_registers_q_reg[7][26]_i_15/CO[1]
                         net (fo=36, routed)          0.940    29.698    alum/temp_out0[26]
    SLICE_X42Y20         LUT3 (Prop_lut3_I0_O)        0.329    30.027 r  alum/D_registers_q[7][25]_i_62/O
                         net (fo=1, routed)           0.000    30.027    alum/D_registers_q[7][25]_i_62_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.560 r  alum/D_registers_q_reg[7][25]_i_55/CO[3]
                         net (fo=1, routed)           0.000    30.560    alum/D_registers_q_reg[7][25]_i_55_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.677 r  alum/D_registers_q_reg[7][25]_i_50/CO[3]
                         net (fo=1, routed)           0.000    30.677    alum/D_registers_q_reg[7][25]_i_50_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.794 r  alum/D_registers_q_reg[7][25]_i_45/CO[3]
                         net (fo=1, routed)           0.000    30.794    alum/D_registers_q_reg[7][25]_i_45_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.911 r  alum/D_registers_q_reg[7][25]_i_40/CO[3]
                         net (fo=1, routed)           0.000    30.911    alum/D_registers_q_reg[7][25]_i_40_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.028 r  alum/D_registers_q_reg[7][25]_i_35/CO[3]
                         net (fo=1, routed)           0.009    31.037    alum/D_registers_q_reg[7][25]_i_35_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.154 r  alum/D_registers_q_reg[7][25]_i_30/CO[3]
                         net (fo=1, routed)           0.000    31.154    alum/D_registers_q_reg[7][25]_i_30_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.271 r  alum/D_registers_q_reg[7][25]_i_24/CO[3]
                         net (fo=1, routed)           0.000    31.271    alum/D_registers_q_reg[7][25]_i_24_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.388 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.388    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.545 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.935    32.480    alum/temp_out0[25]
    SLICE_X41Y20         LUT3 (Prop_lut3_I0_O)        0.332    32.812 r  alum/D_registers_q[7][24]_i_72/O
                         net (fo=1, routed)           0.000    32.812    alum/D_registers_q[7][24]_i_72_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.362 r  alum/D_registers_q_reg[7][24]_i_65/CO[3]
                         net (fo=1, routed)           0.000    33.362    alum/D_registers_q_reg[7][24]_i_65_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.476 r  alum/D_registers_q_reg[7][24]_i_60/CO[3]
                         net (fo=1, routed)           0.000    33.476    alum/D_registers_q_reg[7][24]_i_60_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.590 r  alum/D_registers_q_reg[7][24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.590    alum/D_registers_q_reg[7][24]_i_55_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.704 r  alum/D_registers_q_reg[7][24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    33.704    alum/D_registers_q_reg[7][24]_i_50_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.818 r  alum/D_registers_q_reg[7][24]_i_42/CO[3]
                         net (fo=1, routed)           0.009    33.827    alum/D_registers_q_reg[7][24]_i_42_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.941 r  alum/D_registers_q_reg[7][24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    33.941    alum/D_registers_q_reg[7][24]_i_33_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.055 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.055    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.169 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.169    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.326 r  alum/D_registers_q_reg[7][24]_i_12/CO[1]
                         net (fo=36, routed)          1.014    35.340    alum/temp_out0[24]
    SLICE_X40Y17         LUT3 (Prop_lut3_I0_O)        0.329    35.669 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.669    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.219 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.219    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.333 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.333    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.447 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.447    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.561 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.561    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.675 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.675    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.789 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.789    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.903 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.903    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.017 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.009    37.026    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.183 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.385    38.568    alum/temp_out0[23]
    SLICE_X45Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    39.353 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.353    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.467 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.467    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.581 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.581    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.695 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.695    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.809 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.809    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.923 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.923    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.037 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.037    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.151 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.151    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.308 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.103    41.411    alum/temp_out0[22]
    SLICE_X44Y16         LUT3 (Prop_lut3_I0_O)        0.329    41.740 r  alum/D_registers_q[7][21]_i_55/O
                         net (fo=1, routed)           0.000    41.740    alum/D_registers_q[7][21]_i_55_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.290 r  alum/D_registers_q_reg[7][21]_i_47/CO[3]
                         net (fo=1, routed)           0.000    42.290    alum/D_registers_q_reg[7][21]_i_47_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.404 r  alum/D_registers_q_reg[7][21]_i_42/CO[3]
                         net (fo=1, routed)           0.000    42.404    alum/D_registers_q_reg[7][21]_i_42_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.518 r  alum/D_registers_q_reg[7][21]_i_37/CO[3]
                         net (fo=1, routed)           0.000    42.518    alum/D_registers_q_reg[7][21]_i_37_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.632 r  alum/D_registers_q_reg[7][21]_i_32/CO[3]
                         net (fo=1, routed)           0.000    42.632    alum/D_registers_q_reg[7][21]_i_32_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.746 r  alum/D_registers_q_reg[7][21]_i_26/CO[3]
                         net (fo=1, routed)           0.000    42.746    alum/D_registers_q_reg[7][21]_i_26_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.860 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.860    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.017 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          1.183    44.200    alum/temp_out0[21]
    SLICE_X50Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    45.000 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.000    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.117 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.117    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.234 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.234    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.351 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.351    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.468 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.468    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.585 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.585    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.702 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.702    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.819 r  alum/D_registers_q_reg[7][20]_i_12/CO[3]
                         net (fo=1, routed)           0.000    45.819    alum/D_registers_q_reg[7][20]_i_12_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.976 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.827    46.804    alum/temp_out0[20]
    SLICE_X51Y13         LUT3 (Prop_lut3_I0_O)        0.332    47.136 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.136    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.686 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.686    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.800 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.800    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.914 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.914    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.028 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.028    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.142 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.142    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.256 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.256    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.370 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.370    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.484 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.484    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.641 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.096    49.736    alum/temp_out0[19]
    SLICE_X46Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    50.536 r  alum/D_registers_q_reg[7][18]_i_63/CO[3]
                         net (fo=1, routed)           0.000    50.536    alum/D_registers_q_reg[7][18]_i_63_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.653 r  alum/D_registers_q_reg[7][18]_i_58/CO[3]
                         net (fo=1, routed)           0.000    50.653    alum/D_registers_q_reg[7][18]_i_58_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.770 r  alum/D_registers_q_reg[7][18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    50.770    alum/D_registers_q_reg[7][18]_i_53_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.887 r  alum/D_registers_q_reg[7][18]_i_48/CO[3]
                         net (fo=1, routed)           0.000    50.887    alum/D_registers_q_reg[7][18]_i_48_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.004 r  alum/D_registers_q_reg[7][18]_i_40/CO[3]
                         net (fo=1, routed)           0.000    51.004    alum/D_registers_q_reg[7][18]_i_40_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.121 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.121    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.238 r  alum/D_registers_q_reg[7][18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    51.238    alum/D_registers_q_reg[7][18]_i_23_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.355 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.355    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.512 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.047    52.559    alum/temp_out0[18]
    SLICE_X47Y10         LUT3 (Prop_lut3_I0_O)        0.332    52.891 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.891    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.441 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.441    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.555 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.555    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.669 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.669    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.783 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.783    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.897 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.897    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.011 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.011    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.125 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.125    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.239 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.239    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.396 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.130    55.527    alum/temp_out0[17]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    55.856 r  alum/D_registers_q[7][16]_i_66/O
                         net (fo=1, routed)           0.000    55.856    alum/D_registers_q[7][16]_i_66_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.389 r  alum/D_registers_q_reg[7][16]_i_59/CO[3]
                         net (fo=1, routed)           0.000    56.389    alum/D_registers_q_reg[7][16]_i_59_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.506 r  alum/D_registers_q_reg[7][16]_i_54/CO[3]
                         net (fo=1, routed)           0.000    56.506    alum/D_registers_q_reg[7][16]_i_54_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.623 r  alum/D_registers_q_reg[7][16]_i_49/CO[3]
                         net (fo=1, routed)           0.000    56.623    alum/D_registers_q_reg[7][16]_i_49_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.740 r  alum/D_registers_q_reg[7][16]_i_44/CO[3]
                         net (fo=1, routed)           0.000    56.740    alum/D_registers_q_reg[7][16]_i_44_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.857 r  alum/D_registers_q_reg[7][16]_i_39/CO[3]
                         net (fo=1, routed)           0.000    56.857    alum/D_registers_q_reg[7][16]_i_39_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.974 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    56.974    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.091 r  alum/D_registers_q_reg[7][16]_i_29/CO[3]
                         net (fo=1, routed)           0.000    57.091    alum/D_registers_q_reg[7][16]_i_29_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.208 r  alum/D_registers_q_reg[7][16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.208    alum/D_registers_q_reg[7][16]_i_20_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.365 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          1.070    58.434    alum/temp_out0[16]
    SLICE_X49Y10         LUT3 (Prop_lut3_I0_O)        0.332    58.766 r  alum/D_registers_q[7][15]_i_55/O
                         net (fo=1, routed)           0.000    58.766    alum/D_registers_q[7][15]_i_55_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    59.167 r  alum/D_registers_q_reg[7][15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    59.167    alum/D_registers_q_reg[7][15]_i_50_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.281 r  alum/D_registers_q_reg[7][15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    59.281    alum/D_registers_q_reg[7][15]_i_45_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.395 r  alum/D_registers_q_reg[7][15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    59.395    alum/D_registers_q_reg[7][15]_i_40_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.509 r  alum/D_registers_q_reg[7][15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    59.509    alum/D_registers_q_reg[7][15]_i_35_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.623 r  alum/D_registers_q_reg[7][15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    59.623    alum/D_registers_q_reg[7][15]_i_30_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.737 r  alum/D_registers_q_reg[7][15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    59.737    alum/D_registers_q_reg[7][15]_i_25_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.851 r  alum/D_registers_q_reg[7][15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    59.851    alum/D_registers_q_reg[7][15]_i_20_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.965 r  alum/D_registers_q_reg[7][15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    59.965    alum/D_registers_q_reg[7][15]_i_12_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.122 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.903    61.026    alum/temp_out0[15]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.329    61.355 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.355    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.905 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.905    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.019 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.019    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.133 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.133    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.247 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.247    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.361 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.361    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.475 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.475    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.589 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.589    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.703 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.703    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.860 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.100    63.960    alum/temp_out0[14]
    SLICE_X43Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    64.745 r  alum/D_registers_q_reg[7][13]_i_66/CO[3]
                         net (fo=1, routed)           0.000    64.745    alum/D_registers_q_reg[7][13]_i_66_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.859 r  alum/D_registers_q_reg[7][13]_i_59/CO[3]
                         net (fo=1, routed)           0.000    64.859    alum/D_registers_q_reg[7][13]_i_59_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.973 r  alum/D_registers_q_reg[7][13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    64.973    alum/D_registers_q_reg[7][13]_i_52_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.087 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.087    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.201 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    65.201    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.315 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.315    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.429 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.429    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.543 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.543    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.700 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.906    66.606    alum/temp_out0[13]
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.329    66.935 r  alum/D_registers_q[7][12]_i_57/O
                         net (fo=1, routed)           0.000    66.935    alum/D_registers_q[7][12]_i_57_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.468 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    67.468    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.585 r  alum/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    67.585    alum/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.702 r  alum/D_registers_q_reg[7][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    67.702    alum/D_registers_q_reg[7][12]_i_40_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.819 r  alum/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    67.819    alum/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.936 r  alum/D_registers_q_reg[7][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    67.936    alum/D_registers_q_reg[7][12]_i_30_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.053 r  alum/D_registers_q_reg[7][12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.053    alum/D_registers_q_reg[7][12]_i_25_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.170 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    68.170    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.287 r  alum/D_registers_q_reg[7][12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    68.287    alum/D_registers_q_reg[7][12]_i_14_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.444 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.997    69.441    alum/temp_out0[12]
    SLICE_X41Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    70.229 r  alum/D_registers_q_reg[7][10]_i_85/CO[3]
                         net (fo=1, routed)           0.000    70.229    alum/D_registers_q_reg[7][10]_i_85_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.343 r  alum/D_registers_q_reg[7][10]_i_75/CO[3]
                         net (fo=1, routed)           0.000    70.343    alum/D_registers_q_reg[7][10]_i_75_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.457 r  alum/D_registers_q_reg[7][10]_i_65/CO[3]
                         net (fo=1, routed)           0.000    70.457    alum/D_registers_q_reg[7][10]_i_65_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.571 r  alum/D_registers_q_reg[7][10]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.571    alum/D_registers_q_reg[7][10]_i_55_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.685 r  alum/D_registers_q_reg[7][10]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.685    alum/D_registers_q_reg[7][10]_i_45_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.799 r  alum/D_registers_q_reg[7][10]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.799    alum/D_registers_q_reg[7][10]_i_32_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.913 r  alum/D_registers_q_reg[7][10]_i_19/CO[3]
                         net (fo=1, routed)           0.000    70.913    alum/D_registers_q_reg[7][10]_i_19_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.027 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    71.027    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.184 r  alum/D_registers_q_reg[7][11]_i_16/CO[1]
                         net (fo=36, routed)          0.968    72.152    alum/temp_out0[11]
    SLICE_X39Y13         LUT3 (Prop_lut3_I0_O)        0.329    72.481 r  alum/D_registers_q[7][10]_i_89/O
                         net (fo=1, routed)           0.000    72.481    alum/D_registers_q[7][10]_i_89_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    73.013 r  alum/D_registers_q_reg[7][10]_i_74/CO[3]
                         net (fo=1, routed)           0.000    73.013    alum/D_registers_q_reg[7][10]_i_74_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.127 r  alum/D_registers_q_reg[7][10]_i_64/CO[3]
                         net (fo=1, routed)           0.000    73.127    alum/D_registers_q_reg[7][10]_i_64_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.241 r  alum/D_registers_q_reg[7][10]_i_54/CO[3]
                         net (fo=1, routed)           0.000    73.241    alum/D_registers_q_reg[7][10]_i_54_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.355 r  alum/D_registers_q_reg[7][10]_i_44/CO[3]
                         net (fo=1, routed)           0.000    73.355    alum/D_registers_q_reg[7][10]_i_44_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.469 r  alum/D_registers_q_reg[7][10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    73.469    alum/D_registers_q_reg[7][10]_i_31_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.583 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.583    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.697 r  alum/D_registers_q_reg[7][10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.697    alum/D_registers_q_reg[7][10]_i_11_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.854 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.880    74.734    alum/temp_out0[10]
    SLICE_X38Y12         LUT3 (Prop_lut3_I0_O)        0.329    75.063 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.063    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.596 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.596    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.713 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.713    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.830 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.830    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.947 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.947    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.064 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.064    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.181 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.181    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.298 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.298    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.415 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.415    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.572 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.984    77.557    alum/temp_out0[9]
    SLICE_X36Y12         LUT3 (Prop_lut3_I0_O)        0.332    77.889 r  alum/D_registers_q[7][8]_i_57/O
                         net (fo=1, routed)           0.000    77.889    alum/D_registers_q[7][8]_i_57_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.439 r  alum/D_registers_q_reg[7][8]_i_50/CO[3]
                         net (fo=1, routed)           0.000    78.439    alum/D_registers_q_reg[7][8]_i_50_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.553 r  alum/D_registers_q_reg[7][8]_i_45/CO[3]
                         net (fo=1, routed)           0.000    78.553    alum/D_registers_q_reg[7][8]_i_45_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.667 r  alum/D_registers_q_reg[7][8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.667    alum/D_registers_q_reg[7][8]_i_40_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.781 r  alum/D_registers_q_reg[7][8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.781    alum/D_registers_q_reg[7][8]_i_35_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.895 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.895    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.009 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.009    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.123 r  alum/D_registers_q_reg[7][8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    79.123    alum/D_registers_q_reg[7][8]_i_20_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.237 r  alum/D_registers_q_reg[7][8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    79.237    alum/D_registers_q_reg[7][8]_i_15_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.394 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.734    80.128    alum/temp_out0[8]
    SLICE_X35Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    80.913 r  alum/D_registers_q_reg[7][3]_i_157/CO[3]
                         net (fo=1, routed)           0.000    80.913    alum/D_registers_q_reg[7][3]_i_157_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.027 r  alum/D_registers_q_reg[7][3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    81.027    alum/D_registers_q_reg[7][3]_i_132_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.141 r  alum/D_registers_q_reg[7][3]_i_107/CO[3]
                         net (fo=1, routed)           0.000    81.141    alum/D_registers_q_reg[7][3]_i_107_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.255 r  alum/D_registers_q_reg[7][3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    81.255    alum/D_registers_q_reg[7][3]_i_82_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.369 r  alum/D_registers_q_reg[7][3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    81.369    alum/D_registers_q_reg[7][3]_i_61_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.483 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.009    81.492    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.606 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.606    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.720 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    81.720    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.877 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.069    82.946    alum/temp_out0[7]
    SLICE_X33Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    83.731 r  alum/D_registers_q_reg[7][3]_i_152/CO[3]
                         net (fo=1, routed)           0.000    83.731    alum/D_registers_q_reg[7][3]_i_152_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.845 r  alum/D_registers_q_reg[7][3]_i_127/CO[3]
                         net (fo=1, routed)           0.000    83.845    alum/D_registers_q_reg[7][3]_i_127_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.959 r  alum/D_registers_q_reg[7][3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    83.959    alum/D_registers_q_reg[7][3]_i_102_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.073 r  alum/D_registers_q_reg[7][3]_i_77/CO[3]
                         net (fo=1, routed)           0.000    84.073    alum/D_registers_q_reg[7][3]_i_77_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.187 r  alum/D_registers_q_reg[7][3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    84.187    alum/D_registers_q_reg[7][3]_i_56_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.301 r  alum/D_registers_q_reg[7][3]_i_40/CO[3]
                         net (fo=1, routed)           0.009    84.310    alum/D_registers_q_reg[7][3]_i_40_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.424 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    84.424    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.538 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    84.538    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.695 r  alum/D_registers_q_reg[7][6]_i_14/CO[1]
                         net (fo=36, routed)          1.298    85.993    alum/temp_out0[6]
    SLICE_X34Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    86.793 r  alum/D_registers_q_reg[7][3]_i_147/CO[3]
                         net (fo=1, routed)           0.000    86.793    alum/D_registers_q_reg[7][3]_i_147_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.910 r  alum/D_registers_q_reg[7][3]_i_122/CO[3]
                         net (fo=1, routed)           0.000    86.910    alum/D_registers_q_reg[7][3]_i_122_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.027 r  alum/D_registers_q_reg[7][3]_i_97/CO[3]
                         net (fo=1, routed)           0.000    87.027    alum/D_registers_q_reg[7][3]_i_97_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.144 r  alum/D_registers_q_reg[7][3]_i_72/CO[3]
                         net (fo=1, routed)           0.000    87.144    alum/D_registers_q_reg[7][3]_i_72_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.261 r  alum/D_registers_q_reg[7][3]_i_51/CO[3]
                         net (fo=1, routed)           0.000    87.261    alum/D_registers_q_reg[7][3]_i_51_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.378 r  alum/D_registers_q_reg[7][3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    87.378    alum/D_registers_q_reg[7][3]_i_35_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.495 r  alum/D_registers_q_reg[7][3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    87.495    alum/D_registers_q_reg[7][3]_i_22_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.612 r  alum/D_registers_q_reg[7][5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    87.612    alum/D_registers_q_reg[7][5]_i_16_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.769 r  alum/D_registers_q_reg[7][5]_i_12/CO[1]
                         net (fo=36, routed)          1.077    88.846    alum/temp_out0[5]
    SLICE_X32Y11         LUT3 (Prop_lut3_I0_O)        0.332    89.178 r  alum/D_registers_q[7][3]_i_171/O
                         net (fo=1, routed)           0.000    89.178    alum/D_registers_q[7][3]_i_171_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.728 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    89.728    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.842 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    89.842    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.956 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    89.956    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.070 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    90.070    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.184 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    90.184    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.298 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    90.298    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.412 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    90.412    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.526 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.526    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.683 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.915    91.598    alum/temp_out0[4]
    SLICE_X33Y10         LUT3 (Prop_lut3_I0_O)        0.329    91.927 r  alum/D_registers_q[7][3]_i_168/O
                         net (fo=1, routed)           0.000    91.927    alum/D_registers_q[7][3]_i_168_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.477 r  alum/D_registers_q_reg[7][3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    92.477    alum/D_registers_q_reg[7][3]_i_141_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.591 r  alum/D_registers_q_reg[7][3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    92.591    alum/D_registers_q_reg[7][3]_i_116_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.705 r  alum/D_registers_q_reg[7][3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    92.705    alum/D_registers_q_reg[7][3]_i_91_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.819 r  alum/D_registers_q_reg[7][3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    92.819    alum/D_registers_q_reg[7][3]_i_66_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.933 r  alum/D_registers_q_reg[7][3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    92.933    alum/D_registers_q_reg[7][3]_i_45_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.047 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    93.047    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.161 r  alum/D_registers_q_reg[7][3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    93.161    alum/D_registers_q_reg[7][3]_i_16_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.275 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.275    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.432 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.888    94.320    alum/temp_out0[3]
    SLICE_X35Y10         LUT3 (Prop_lut3_I0_O)        0.329    94.649 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    94.649    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.199 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.199    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.313 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.313    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.427 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.427    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.541 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.541    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.655 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.655    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.769 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    95.769    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.883 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.883    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.997 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.997    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.154 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.903    97.057    alum/temp_out0[2]
    SLICE_X31Y11         LUT3 (Prop_lut3_I0_O)        0.329    97.386 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    97.386    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.936 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    97.936    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.050 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.050    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.164 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.164    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.278 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.278    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.392 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    98.392    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.506 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    98.506    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.620 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    98.620    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.734 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    98.734    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.891 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.072    99.963    alum/temp_out0[1]
    SLICE_X30Y10         LUT3 (Prop_lut3_I0_O)        0.329   100.292 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000   100.292    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.825 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   100.825    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.942 r  alum/D_registers_q_reg[7][0]_i_58/CO[3]
                         net (fo=1, routed)           0.000   100.942    alum/D_registers_q_reg[7][0]_i_58_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.059 r  alum/D_registers_q_reg[7][0]_i_52/CO[3]
                         net (fo=1, routed)           0.000   101.059    alum/D_registers_q_reg[7][0]_i_52_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.176 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.176    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.293 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   101.293    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.410 r  alum/D_registers_q_reg[7][0]_i_32/CO[3]
                         net (fo=1, routed)           0.000   101.410    alum/D_registers_q_reg[7][0]_i_32_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.527 r  alum/D_registers_q_reg[7][0]_i_26/CO[3]
                         net (fo=1, routed)           0.000   101.527    alum/D_registers_q_reg[7][0]_i_26_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.644 r  alum/D_registers_q_reg[7][0]_i_19/CO[3]
                         net (fo=1, routed)           0.000   101.644    alum/D_registers_q_reg[7][0]_i_19_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.801 r  alum/D_registers_q_reg[7][0]_i_15/CO[1]
                         net (fo=1, routed)           0.832   102.634    sm/temp_out0[0]
    SLICE_X39Y25         LUT5 (Prop_lut5_I4_O)        0.332   102.966 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=1, routed)           0.403   103.369    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X39Y25         LUT4 (Prop_lut4_I1_O)        0.124   103.493 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.596   104.089    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X44Y26         LUT6 (Prop_lut6_I0_O)        0.124   104.213 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.458   105.670    sm/M_alum_out[0]
    SLICE_X36Y4          LUT2 (Prop_lut2_I1_O)        0.118   105.788 f  sm/D_states_q[1]_i_11/O
                         net (fo=1, routed)           0.441   106.229    sm/D_states_q[1]_i_11_n_0
    SLICE_X36Y4          LUT6 (Prop_lut6_I3_O)        0.326   106.555 f  sm/D_states_q[1]_i_2/O
                         net (fo=3, routed)           0.736   107.291    sm/D_states_q[1]_i_2_n_0
    SLICE_X36Y7          LUT6 (Prop_lut6_I0_O)        0.124   107.415 r  sm/D_states_q[1]_rep_i_1/O
                         net (fo=1, routed)           0.338   107.752    sm/D_states_q[1]_rep_i_1_n_0
    SLICE_X36Y7          FDRE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.444   115.960    sm/clk_IBUF_BUFG
    SLICE_X36Y7          FDRE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.274   116.234    
                         clock uncertainty           -0.035   116.199    
    SLICE_X36Y7          FDRE (Setup_fdre_C_D)       -0.047   116.152    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        116.152    
                         arrival time                        -107.753    
  -------------------------------------------------------------------
                         slack                                  8.399    

Slack (MET) :             8.425ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.579ns  (logic 59.907ns (58.401%)  route 42.672ns (41.599%))
  Logic Levels:           320  (CARRY4=285 LUT2=2 LUT3=24 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X39Y4          FDRE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y4          FDRE (Prop_fdre_C_Q)         0.419     5.568 r  sm/D_states_q_reg[5]_rep/Q
                         net (fo=186, routed)         1.581     7.149    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X37Y10         LUT4 (Prop_lut4_I2_O)        0.327     7.476 r  sm/ram_reg_i_159/O
                         net (fo=1, routed)           0.859     8.335    sm/ram_reg_i_159_n_0
    SLICE_X37Y10         LUT6 (Prop_lut6_I1_O)        0.326     8.661 r  sm/ram_reg_i_142/O
                         net (fo=1, routed)           0.772     9.432    sm/ram_reg_i_142_n_0
    SLICE_X39Y9          LUT6 (Prop_lut6_I1_O)        0.124     9.556 r  sm/ram_reg_i_113/O
                         net (fo=64, routed)          1.692    11.249    L_reg/M_sm_ra1[0]
    SLICE_X52Y29         LUT6 (Prop_lut6_I4_O)        0.124    11.373 r  L_reg/D_registers_q[7][31]_i_104/O
                         net (fo=2, routed)           0.468    11.841    L_reg/D_registers_q[7][31]_i_104_n_0
    SLICE_X52Y26         LUT3 (Prop_lut3_I2_O)        0.124    11.965 r  L_reg/D_registers_q[7][31]_i_66/O
                         net (fo=53, routed)          0.995    12.959    sm/M_alum_a[31]
    SLICE_X53Y17         LUT2 (Prop_lut2_I1_O)        0.124    13.083 r  sm/D_registers_q[7][31]_i_206/O
                         net (fo=1, routed)           0.000    13.083    alum/S[0]
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.615 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.615    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.729 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.729    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.843 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.843    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.957 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.957    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.071 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    14.071    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.185 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    14.185    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.299 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    14.299    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.413 r  alum/D_registers_q_reg[7][31]_i_120/CO[3]
                         net (fo=1, routed)           0.009    14.422    alum/D_registers_q_reg[7][31]_i_120_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.693 r  alum/D_registers_q_reg[7][31]_i_74/CO[0]
                         net (fo=36, routed)          0.948    15.641    alum/temp_out0[31]
    SLICE_X48Y21         LUT3 (Prop_lut3_I0_O)        0.373    16.014 r  alum/D_registers_q[7][30]_i_76/O
                         net (fo=1, routed)           0.000    16.014    alum/D_registers_q[7][30]_i_76_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.564 r  alum/D_registers_q_reg[7][30]_i_69/CO[3]
                         net (fo=1, routed)           0.000    16.564    alum/D_registers_q_reg[7][30]_i_69_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.678 r  alum/D_registers_q_reg[7][30]_i_64/CO[3]
                         net (fo=1, routed)           0.000    16.678    alum/D_registers_q_reg[7][30]_i_64_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.792 r  alum/D_registers_q_reg[7][30]_i_59/CO[3]
                         net (fo=1, routed)           0.000    16.792    alum/D_registers_q_reg[7][30]_i_59_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.906 r  alum/D_registers_q_reg[7][30]_i_54/CO[3]
                         net (fo=1, routed)           0.009    16.915    alum/D_registers_q_reg[7][30]_i_54_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.029 r  alum/D_registers_q_reg[7][30]_i_49/CO[3]
                         net (fo=1, routed)           0.000    17.029    alum/D_registers_q_reg[7][30]_i_49_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.143 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.143    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.257 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.257    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.371 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.371    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.528 r  alum/D_registers_q_reg[7][30]_i_16/CO[1]
                         net (fo=37, routed)          0.921    18.449    alum/temp_out0[30]
    SLICE_X49Y21         LUT3 (Prop_lut3_I0_O)        0.329    18.778 r  alum/D_registers_q[7][29]_i_82/O
                         net (fo=1, routed)           0.000    18.778    alum/D_registers_q[7][29]_i_82_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.328 r  alum/D_registers_q_reg[7][29]_i_75/CO[3]
                         net (fo=1, routed)           0.000    19.328    alum/D_registers_q_reg[7][29]_i_75_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.442 r  alum/D_registers_q_reg[7][29]_i_70/CO[3]
                         net (fo=1, routed)           0.000    19.442    alum/D_registers_q_reg[7][29]_i_70_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.556 r  alum/D_registers_q_reg[7][29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    19.556    alum/D_registers_q_reg[7][29]_i_65_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.670 r  alum/D_registers_q_reg[7][29]_i_60/CO[3]
                         net (fo=1, routed)           0.009    19.679    alum/D_registers_q_reg[7][29]_i_60_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.793 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.793    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.907 r  alum/D_registers_q_reg[7][29]_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.907    alum/D_registers_q_reg[7][29]_i_43_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.021 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.021    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.135 r  alum/D_registers_q_reg[7][29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.135    alum/D_registers_q_reg[7][29]_i_18_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.292 r  alum/D_registers_q_reg[7][29]_i_8/CO[1]
                         net (fo=36, routed)          1.011    21.303    alum/temp_out0[29]
    SLICE_X47Y21         LUT3 (Prop_lut3_I0_O)        0.329    21.632 r  alum/D_registers_q[7][28]_i_54/O
                         net (fo=1, routed)           0.000    21.632    alum/D_registers_q[7][28]_i_54_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.182 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    22.182    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.296 r  alum/D_registers_q_reg[7][28]_i_42/CO[3]
                         net (fo=1, routed)           0.000    22.296    alum/D_registers_q_reg[7][28]_i_42_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.410 r  alum/D_registers_q_reg[7][28]_i_37/CO[3]
                         net (fo=1, routed)           0.000    22.410    alum/D_registers_q_reg[7][28]_i_37_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.524 r  alum/D_registers_q_reg[7][28]_i_32/CO[3]
                         net (fo=1, routed)           0.009    22.533    alum/D_registers_q_reg[7][28]_i_32_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.647 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.647    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.761 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.761    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.875 r  alum/D_registers_q_reg[7][28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.875    alum/D_registers_q_reg[7][28]_i_15_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.989 r  alum/D_registers_q_reg[7][28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.989    alum/D_registers_q_reg[7][28]_i_10_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.146 r  alum/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          0.940    24.087    alum/temp_out0[28]
    SLICE_X45Y21         LUT3 (Prop_lut3_I0_O)        0.329    24.416 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    24.416    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.966 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    24.966    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.080 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.080    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.194 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.194    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.308 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.009    25.317    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.431 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.431    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.545 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.545    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.659 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.659    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.773 r  alum/D_registers_q_reg[7][27]_i_12/CO[3]
                         net (fo=1, routed)           0.000    25.773    alum/D_registers_q_reg[7][27]_i_12_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.930 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.985    26.915    alum/temp_out0[27]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.329    27.244 r  alum/D_registers_q[7][26]_i_66/O
                         net (fo=1, routed)           0.000    27.244    alum/D_registers_q[7][26]_i_66_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.794 r  alum/D_registers_q_reg[7][26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    27.794    alum/D_registers_q_reg[7][26]_i_59_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.908 r  alum/D_registers_q_reg[7][26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    27.908    alum/D_registers_q_reg[7][26]_i_54_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.022 r  alum/D_registers_q_reg[7][26]_i_49/CO[3]
                         net (fo=1, routed)           0.000    28.022    alum/D_registers_q_reg[7][26]_i_49_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.136 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    28.136    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.250 r  alum/D_registers_q_reg[7][26]_i_39/CO[3]
                         net (fo=1, routed)           0.009    28.259    alum/D_registers_q_reg[7][26]_i_39_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.373 r  alum/D_registers_q_reg[7][26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    28.373    alum/D_registers_q_reg[7][26]_i_34_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.487 r  alum/D_registers_q_reg[7][26]_i_29/CO[3]
                         net (fo=1, routed)           0.000    28.487    alum/D_registers_q_reg[7][26]_i_29_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.601 r  alum/D_registers_q_reg[7][26]_i_26/CO[3]
                         net (fo=1, routed)           0.000    28.601    alum/D_registers_q_reg[7][26]_i_26_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.758 r  alum/D_registers_q_reg[7][26]_i_15/CO[1]
                         net (fo=36, routed)          0.940    29.698    alum/temp_out0[26]
    SLICE_X42Y20         LUT3 (Prop_lut3_I0_O)        0.329    30.027 r  alum/D_registers_q[7][25]_i_62/O
                         net (fo=1, routed)           0.000    30.027    alum/D_registers_q[7][25]_i_62_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.560 r  alum/D_registers_q_reg[7][25]_i_55/CO[3]
                         net (fo=1, routed)           0.000    30.560    alum/D_registers_q_reg[7][25]_i_55_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.677 r  alum/D_registers_q_reg[7][25]_i_50/CO[3]
                         net (fo=1, routed)           0.000    30.677    alum/D_registers_q_reg[7][25]_i_50_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.794 r  alum/D_registers_q_reg[7][25]_i_45/CO[3]
                         net (fo=1, routed)           0.000    30.794    alum/D_registers_q_reg[7][25]_i_45_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.911 r  alum/D_registers_q_reg[7][25]_i_40/CO[3]
                         net (fo=1, routed)           0.000    30.911    alum/D_registers_q_reg[7][25]_i_40_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.028 r  alum/D_registers_q_reg[7][25]_i_35/CO[3]
                         net (fo=1, routed)           0.009    31.037    alum/D_registers_q_reg[7][25]_i_35_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.154 r  alum/D_registers_q_reg[7][25]_i_30/CO[3]
                         net (fo=1, routed)           0.000    31.154    alum/D_registers_q_reg[7][25]_i_30_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.271 r  alum/D_registers_q_reg[7][25]_i_24/CO[3]
                         net (fo=1, routed)           0.000    31.271    alum/D_registers_q_reg[7][25]_i_24_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.388 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.388    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.545 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.935    32.480    alum/temp_out0[25]
    SLICE_X41Y20         LUT3 (Prop_lut3_I0_O)        0.332    32.812 r  alum/D_registers_q[7][24]_i_72/O
                         net (fo=1, routed)           0.000    32.812    alum/D_registers_q[7][24]_i_72_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.362 r  alum/D_registers_q_reg[7][24]_i_65/CO[3]
                         net (fo=1, routed)           0.000    33.362    alum/D_registers_q_reg[7][24]_i_65_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.476 r  alum/D_registers_q_reg[7][24]_i_60/CO[3]
                         net (fo=1, routed)           0.000    33.476    alum/D_registers_q_reg[7][24]_i_60_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.590 r  alum/D_registers_q_reg[7][24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.590    alum/D_registers_q_reg[7][24]_i_55_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.704 r  alum/D_registers_q_reg[7][24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    33.704    alum/D_registers_q_reg[7][24]_i_50_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.818 r  alum/D_registers_q_reg[7][24]_i_42/CO[3]
                         net (fo=1, routed)           0.009    33.827    alum/D_registers_q_reg[7][24]_i_42_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.941 r  alum/D_registers_q_reg[7][24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    33.941    alum/D_registers_q_reg[7][24]_i_33_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.055 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.055    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.169 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.169    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.326 r  alum/D_registers_q_reg[7][24]_i_12/CO[1]
                         net (fo=36, routed)          1.014    35.340    alum/temp_out0[24]
    SLICE_X40Y17         LUT3 (Prop_lut3_I0_O)        0.329    35.669 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.669    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.219 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.219    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.333 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.333    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.447 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.447    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.561 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.561    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.675 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.675    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.789 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.789    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.903 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.903    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.017 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.009    37.026    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.183 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.385    38.568    alum/temp_out0[23]
    SLICE_X45Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    39.353 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.353    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.467 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.467    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.581 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.581    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.695 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.695    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.809 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.809    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.923 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.923    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.037 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.037    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.151 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.151    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.308 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.103    41.411    alum/temp_out0[22]
    SLICE_X44Y16         LUT3 (Prop_lut3_I0_O)        0.329    41.740 r  alum/D_registers_q[7][21]_i_55/O
                         net (fo=1, routed)           0.000    41.740    alum/D_registers_q[7][21]_i_55_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.290 r  alum/D_registers_q_reg[7][21]_i_47/CO[3]
                         net (fo=1, routed)           0.000    42.290    alum/D_registers_q_reg[7][21]_i_47_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.404 r  alum/D_registers_q_reg[7][21]_i_42/CO[3]
                         net (fo=1, routed)           0.000    42.404    alum/D_registers_q_reg[7][21]_i_42_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.518 r  alum/D_registers_q_reg[7][21]_i_37/CO[3]
                         net (fo=1, routed)           0.000    42.518    alum/D_registers_q_reg[7][21]_i_37_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.632 r  alum/D_registers_q_reg[7][21]_i_32/CO[3]
                         net (fo=1, routed)           0.000    42.632    alum/D_registers_q_reg[7][21]_i_32_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.746 r  alum/D_registers_q_reg[7][21]_i_26/CO[3]
                         net (fo=1, routed)           0.000    42.746    alum/D_registers_q_reg[7][21]_i_26_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.860 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.860    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.017 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          1.183    44.200    alum/temp_out0[21]
    SLICE_X50Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    45.000 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.000    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.117 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.117    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.234 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.234    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.351 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.351    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.468 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.468    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.585 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.585    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.702 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.702    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.819 r  alum/D_registers_q_reg[7][20]_i_12/CO[3]
                         net (fo=1, routed)           0.000    45.819    alum/D_registers_q_reg[7][20]_i_12_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.976 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.827    46.804    alum/temp_out0[20]
    SLICE_X51Y13         LUT3 (Prop_lut3_I0_O)        0.332    47.136 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.136    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.686 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.686    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.800 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.800    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.914 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.914    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.028 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.028    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.142 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.142    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.256 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.256    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.370 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.370    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.484 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.484    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.641 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.096    49.736    alum/temp_out0[19]
    SLICE_X46Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    50.536 r  alum/D_registers_q_reg[7][18]_i_63/CO[3]
                         net (fo=1, routed)           0.000    50.536    alum/D_registers_q_reg[7][18]_i_63_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.653 r  alum/D_registers_q_reg[7][18]_i_58/CO[3]
                         net (fo=1, routed)           0.000    50.653    alum/D_registers_q_reg[7][18]_i_58_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.770 r  alum/D_registers_q_reg[7][18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    50.770    alum/D_registers_q_reg[7][18]_i_53_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.887 r  alum/D_registers_q_reg[7][18]_i_48/CO[3]
                         net (fo=1, routed)           0.000    50.887    alum/D_registers_q_reg[7][18]_i_48_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.004 r  alum/D_registers_q_reg[7][18]_i_40/CO[3]
                         net (fo=1, routed)           0.000    51.004    alum/D_registers_q_reg[7][18]_i_40_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.121 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.121    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.238 r  alum/D_registers_q_reg[7][18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    51.238    alum/D_registers_q_reg[7][18]_i_23_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.355 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.355    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.512 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.047    52.559    alum/temp_out0[18]
    SLICE_X47Y10         LUT3 (Prop_lut3_I0_O)        0.332    52.891 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.891    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.441 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.441    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.555 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.555    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.669 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.669    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.783 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.783    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.897 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.897    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.011 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.011    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.125 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.125    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.239 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.239    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.396 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.130    55.527    alum/temp_out0[17]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    55.856 r  alum/D_registers_q[7][16]_i_66/O
                         net (fo=1, routed)           0.000    55.856    alum/D_registers_q[7][16]_i_66_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.389 r  alum/D_registers_q_reg[7][16]_i_59/CO[3]
                         net (fo=1, routed)           0.000    56.389    alum/D_registers_q_reg[7][16]_i_59_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.506 r  alum/D_registers_q_reg[7][16]_i_54/CO[3]
                         net (fo=1, routed)           0.000    56.506    alum/D_registers_q_reg[7][16]_i_54_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.623 r  alum/D_registers_q_reg[7][16]_i_49/CO[3]
                         net (fo=1, routed)           0.000    56.623    alum/D_registers_q_reg[7][16]_i_49_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.740 r  alum/D_registers_q_reg[7][16]_i_44/CO[3]
                         net (fo=1, routed)           0.000    56.740    alum/D_registers_q_reg[7][16]_i_44_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.857 r  alum/D_registers_q_reg[7][16]_i_39/CO[3]
                         net (fo=1, routed)           0.000    56.857    alum/D_registers_q_reg[7][16]_i_39_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.974 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    56.974    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.091 r  alum/D_registers_q_reg[7][16]_i_29/CO[3]
                         net (fo=1, routed)           0.000    57.091    alum/D_registers_q_reg[7][16]_i_29_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.208 r  alum/D_registers_q_reg[7][16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.208    alum/D_registers_q_reg[7][16]_i_20_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.365 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          1.070    58.434    alum/temp_out0[16]
    SLICE_X49Y10         LUT3 (Prop_lut3_I0_O)        0.332    58.766 r  alum/D_registers_q[7][15]_i_55/O
                         net (fo=1, routed)           0.000    58.766    alum/D_registers_q[7][15]_i_55_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    59.167 r  alum/D_registers_q_reg[7][15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    59.167    alum/D_registers_q_reg[7][15]_i_50_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.281 r  alum/D_registers_q_reg[7][15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    59.281    alum/D_registers_q_reg[7][15]_i_45_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.395 r  alum/D_registers_q_reg[7][15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    59.395    alum/D_registers_q_reg[7][15]_i_40_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.509 r  alum/D_registers_q_reg[7][15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    59.509    alum/D_registers_q_reg[7][15]_i_35_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.623 r  alum/D_registers_q_reg[7][15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    59.623    alum/D_registers_q_reg[7][15]_i_30_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.737 r  alum/D_registers_q_reg[7][15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    59.737    alum/D_registers_q_reg[7][15]_i_25_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.851 r  alum/D_registers_q_reg[7][15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    59.851    alum/D_registers_q_reg[7][15]_i_20_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.965 r  alum/D_registers_q_reg[7][15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    59.965    alum/D_registers_q_reg[7][15]_i_12_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.122 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.903    61.026    alum/temp_out0[15]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.329    61.355 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.355    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.905 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.905    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.019 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.019    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.133 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.133    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.247 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.247    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.361 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.361    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.475 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.475    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.589 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.589    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.703 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.703    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.860 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.100    63.960    alum/temp_out0[14]
    SLICE_X43Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    64.745 r  alum/D_registers_q_reg[7][13]_i_66/CO[3]
                         net (fo=1, routed)           0.000    64.745    alum/D_registers_q_reg[7][13]_i_66_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.859 r  alum/D_registers_q_reg[7][13]_i_59/CO[3]
                         net (fo=1, routed)           0.000    64.859    alum/D_registers_q_reg[7][13]_i_59_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.973 r  alum/D_registers_q_reg[7][13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    64.973    alum/D_registers_q_reg[7][13]_i_52_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.087 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.087    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.201 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    65.201    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.315 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.315    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.429 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.429    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.543 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.543    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.700 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.906    66.606    alum/temp_out0[13]
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.329    66.935 r  alum/D_registers_q[7][12]_i_57/O
                         net (fo=1, routed)           0.000    66.935    alum/D_registers_q[7][12]_i_57_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.468 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    67.468    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.585 r  alum/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    67.585    alum/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.702 r  alum/D_registers_q_reg[7][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    67.702    alum/D_registers_q_reg[7][12]_i_40_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.819 r  alum/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    67.819    alum/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.936 r  alum/D_registers_q_reg[7][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    67.936    alum/D_registers_q_reg[7][12]_i_30_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.053 r  alum/D_registers_q_reg[7][12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.053    alum/D_registers_q_reg[7][12]_i_25_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.170 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    68.170    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.287 r  alum/D_registers_q_reg[7][12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    68.287    alum/D_registers_q_reg[7][12]_i_14_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.444 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.997    69.441    alum/temp_out0[12]
    SLICE_X41Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    70.229 r  alum/D_registers_q_reg[7][10]_i_85/CO[3]
                         net (fo=1, routed)           0.000    70.229    alum/D_registers_q_reg[7][10]_i_85_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.343 r  alum/D_registers_q_reg[7][10]_i_75/CO[3]
                         net (fo=1, routed)           0.000    70.343    alum/D_registers_q_reg[7][10]_i_75_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.457 r  alum/D_registers_q_reg[7][10]_i_65/CO[3]
                         net (fo=1, routed)           0.000    70.457    alum/D_registers_q_reg[7][10]_i_65_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.571 r  alum/D_registers_q_reg[7][10]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.571    alum/D_registers_q_reg[7][10]_i_55_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.685 r  alum/D_registers_q_reg[7][10]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.685    alum/D_registers_q_reg[7][10]_i_45_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.799 r  alum/D_registers_q_reg[7][10]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.799    alum/D_registers_q_reg[7][10]_i_32_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.913 r  alum/D_registers_q_reg[7][10]_i_19/CO[3]
                         net (fo=1, routed)           0.000    70.913    alum/D_registers_q_reg[7][10]_i_19_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.027 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    71.027    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.184 r  alum/D_registers_q_reg[7][11]_i_16/CO[1]
                         net (fo=36, routed)          0.968    72.152    alum/temp_out0[11]
    SLICE_X39Y13         LUT3 (Prop_lut3_I0_O)        0.329    72.481 r  alum/D_registers_q[7][10]_i_89/O
                         net (fo=1, routed)           0.000    72.481    alum/D_registers_q[7][10]_i_89_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    73.013 r  alum/D_registers_q_reg[7][10]_i_74/CO[3]
                         net (fo=1, routed)           0.000    73.013    alum/D_registers_q_reg[7][10]_i_74_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.127 r  alum/D_registers_q_reg[7][10]_i_64/CO[3]
                         net (fo=1, routed)           0.000    73.127    alum/D_registers_q_reg[7][10]_i_64_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.241 r  alum/D_registers_q_reg[7][10]_i_54/CO[3]
                         net (fo=1, routed)           0.000    73.241    alum/D_registers_q_reg[7][10]_i_54_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.355 r  alum/D_registers_q_reg[7][10]_i_44/CO[3]
                         net (fo=1, routed)           0.000    73.355    alum/D_registers_q_reg[7][10]_i_44_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.469 r  alum/D_registers_q_reg[7][10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    73.469    alum/D_registers_q_reg[7][10]_i_31_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.583 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.583    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.697 r  alum/D_registers_q_reg[7][10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.697    alum/D_registers_q_reg[7][10]_i_11_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.854 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.880    74.734    alum/temp_out0[10]
    SLICE_X38Y12         LUT3 (Prop_lut3_I0_O)        0.329    75.063 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.063    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.596 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.596    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.713 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.713    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.830 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.830    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.947 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.947    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.064 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.064    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.181 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.181    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.298 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.298    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.415 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.415    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.572 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.984    77.557    alum/temp_out0[9]
    SLICE_X36Y12         LUT3 (Prop_lut3_I0_O)        0.332    77.889 r  alum/D_registers_q[7][8]_i_57/O
                         net (fo=1, routed)           0.000    77.889    alum/D_registers_q[7][8]_i_57_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.439 r  alum/D_registers_q_reg[7][8]_i_50/CO[3]
                         net (fo=1, routed)           0.000    78.439    alum/D_registers_q_reg[7][8]_i_50_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.553 r  alum/D_registers_q_reg[7][8]_i_45/CO[3]
                         net (fo=1, routed)           0.000    78.553    alum/D_registers_q_reg[7][8]_i_45_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.667 r  alum/D_registers_q_reg[7][8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.667    alum/D_registers_q_reg[7][8]_i_40_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.781 r  alum/D_registers_q_reg[7][8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.781    alum/D_registers_q_reg[7][8]_i_35_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.895 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.895    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.009 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.009    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.123 r  alum/D_registers_q_reg[7][8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    79.123    alum/D_registers_q_reg[7][8]_i_20_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.237 r  alum/D_registers_q_reg[7][8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    79.237    alum/D_registers_q_reg[7][8]_i_15_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.394 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.734    80.128    alum/temp_out0[8]
    SLICE_X35Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    80.913 r  alum/D_registers_q_reg[7][3]_i_157/CO[3]
                         net (fo=1, routed)           0.000    80.913    alum/D_registers_q_reg[7][3]_i_157_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.027 r  alum/D_registers_q_reg[7][3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    81.027    alum/D_registers_q_reg[7][3]_i_132_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.141 r  alum/D_registers_q_reg[7][3]_i_107/CO[3]
                         net (fo=1, routed)           0.000    81.141    alum/D_registers_q_reg[7][3]_i_107_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.255 r  alum/D_registers_q_reg[7][3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    81.255    alum/D_registers_q_reg[7][3]_i_82_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.369 r  alum/D_registers_q_reg[7][3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    81.369    alum/D_registers_q_reg[7][3]_i_61_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.483 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.009    81.492    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.606 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.606    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.720 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    81.720    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.877 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.069    82.946    alum/temp_out0[7]
    SLICE_X33Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    83.731 r  alum/D_registers_q_reg[7][3]_i_152/CO[3]
                         net (fo=1, routed)           0.000    83.731    alum/D_registers_q_reg[7][3]_i_152_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.845 r  alum/D_registers_q_reg[7][3]_i_127/CO[3]
                         net (fo=1, routed)           0.000    83.845    alum/D_registers_q_reg[7][3]_i_127_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.959 r  alum/D_registers_q_reg[7][3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    83.959    alum/D_registers_q_reg[7][3]_i_102_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.073 r  alum/D_registers_q_reg[7][3]_i_77/CO[3]
                         net (fo=1, routed)           0.000    84.073    alum/D_registers_q_reg[7][3]_i_77_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.187 r  alum/D_registers_q_reg[7][3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    84.187    alum/D_registers_q_reg[7][3]_i_56_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.301 r  alum/D_registers_q_reg[7][3]_i_40/CO[3]
                         net (fo=1, routed)           0.009    84.310    alum/D_registers_q_reg[7][3]_i_40_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.424 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    84.424    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.538 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    84.538    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.695 r  alum/D_registers_q_reg[7][6]_i_14/CO[1]
                         net (fo=36, routed)          1.298    85.993    alum/temp_out0[6]
    SLICE_X34Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    86.793 r  alum/D_registers_q_reg[7][3]_i_147/CO[3]
                         net (fo=1, routed)           0.000    86.793    alum/D_registers_q_reg[7][3]_i_147_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.910 r  alum/D_registers_q_reg[7][3]_i_122/CO[3]
                         net (fo=1, routed)           0.000    86.910    alum/D_registers_q_reg[7][3]_i_122_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.027 r  alum/D_registers_q_reg[7][3]_i_97/CO[3]
                         net (fo=1, routed)           0.000    87.027    alum/D_registers_q_reg[7][3]_i_97_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.144 r  alum/D_registers_q_reg[7][3]_i_72/CO[3]
                         net (fo=1, routed)           0.000    87.144    alum/D_registers_q_reg[7][3]_i_72_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.261 r  alum/D_registers_q_reg[7][3]_i_51/CO[3]
                         net (fo=1, routed)           0.000    87.261    alum/D_registers_q_reg[7][3]_i_51_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.378 r  alum/D_registers_q_reg[7][3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    87.378    alum/D_registers_q_reg[7][3]_i_35_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.495 r  alum/D_registers_q_reg[7][3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    87.495    alum/D_registers_q_reg[7][3]_i_22_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.612 r  alum/D_registers_q_reg[7][5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    87.612    alum/D_registers_q_reg[7][5]_i_16_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.769 r  alum/D_registers_q_reg[7][5]_i_12/CO[1]
                         net (fo=36, routed)          1.077    88.846    alum/temp_out0[5]
    SLICE_X32Y11         LUT3 (Prop_lut3_I0_O)        0.332    89.178 r  alum/D_registers_q[7][3]_i_171/O
                         net (fo=1, routed)           0.000    89.178    alum/D_registers_q[7][3]_i_171_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.728 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    89.728    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.842 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    89.842    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.956 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    89.956    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.070 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    90.070    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.184 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    90.184    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.298 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    90.298    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.412 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    90.412    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.526 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.526    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.683 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.915    91.598    alum/temp_out0[4]
    SLICE_X33Y10         LUT3 (Prop_lut3_I0_O)        0.329    91.927 r  alum/D_registers_q[7][3]_i_168/O
                         net (fo=1, routed)           0.000    91.927    alum/D_registers_q[7][3]_i_168_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.477 r  alum/D_registers_q_reg[7][3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    92.477    alum/D_registers_q_reg[7][3]_i_141_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.591 r  alum/D_registers_q_reg[7][3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    92.591    alum/D_registers_q_reg[7][3]_i_116_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.705 r  alum/D_registers_q_reg[7][3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    92.705    alum/D_registers_q_reg[7][3]_i_91_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.819 r  alum/D_registers_q_reg[7][3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    92.819    alum/D_registers_q_reg[7][3]_i_66_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.933 r  alum/D_registers_q_reg[7][3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    92.933    alum/D_registers_q_reg[7][3]_i_45_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.047 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    93.047    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.161 r  alum/D_registers_q_reg[7][3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    93.161    alum/D_registers_q_reg[7][3]_i_16_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.275 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.275    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.432 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.888    94.320    alum/temp_out0[3]
    SLICE_X35Y10         LUT3 (Prop_lut3_I0_O)        0.329    94.649 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    94.649    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.199 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.199    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.313 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.313    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.427 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.427    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.541 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.541    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.655 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.655    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.769 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    95.769    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.883 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.883    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.997 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.997    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.154 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.903    97.057    alum/temp_out0[2]
    SLICE_X31Y11         LUT3 (Prop_lut3_I0_O)        0.329    97.386 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    97.386    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.936 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    97.936    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.050 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.050    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.164 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.164    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.278 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.278    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.392 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    98.392    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.506 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    98.506    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.620 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    98.620    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.734 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    98.734    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.891 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.072    99.963    alum/temp_out0[1]
    SLICE_X30Y10         LUT3 (Prop_lut3_I0_O)        0.329   100.292 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000   100.292    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.825 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   100.825    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.942 r  alum/D_registers_q_reg[7][0]_i_58/CO[3]
                         net (fo=1, routed)           0.000   100.942    alum/D_registers_q_reg[7][0]_i_58_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.059 r  alum/D_registers_q_reg[7][0]_i_52/CO[3]
                         net (fo=1, routed)           0.000   101.059    alum/D_registers_q_reg[7][0]_i_52_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.176 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.176    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.293 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   101.293    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.410 r  alum/D_registers_q_reg[7][0]_i_32/CO[3]
                         net (fo=1, routed)           0.000   101.410    alum/D_registers_q_reg[7][0]_i_32_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.527 r  alum/D_registers_q_reg[7][0]_i_26/CO[3]
                         net (fo=1, routed)           0.000   101.527    alum/D_registers_q_reg[7][0]_i_26_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.644 r  alum/D_registers_q_reg[7][0]_i_19/CO[3]
                         net (fo=1, routed)           0.000   101.644    alum/D_registers_q_reg[7][0]_i_19_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.801 r  alum/D_registers_q_reg[7][0]_i_15/CO[1]
                         net (fo=1, routed)           0.832   102.634    sm/temp_out0[0]
    SLICE_X39Y25         LUT5 (Prop_lut5_I4_O)        0.332   102.966 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=1, routed)           0.403   103.369    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X39Y25         LUT4 (Prop_lut4_I1_O)        0.124   103.493 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.596   104.089    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X44Y26         LUT6 (Prop_lut6_I0_O)        0.124   104.213 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.458   105.670    sm/M_alum_out[0]
    SLICE_X36Y4          LUT2 (Prop_lut2_I0_O)        0.124   105.794 r  sm/D_states_q[0]_i_8/O
                         net (fo=2, routed)           0.594   106.388    sm/D_states_q[0]_i_8_n_0
    SLICE_X38Y4          LUT6 (Prop_lut6_I1_O)        0.124   106.512 r  sm/D_states_q[0]_i_3/O
                         net (fo=3, routed)           0.602   107.114    sm/D_states_q[0]_i_3_n_0
    SLICE_X37Y4          LUT6 (Prop_lut6_I1_O)        0.124   107.238 r  sm/D_states_q[0]_rep_i_1/O
                         net (fo=1, routed)           0.490   107.728    sm/D_states_q[0]_rep_i_1_n_0
    SLICE_X37Y4          FDSE                                         r  sm/D_states_q_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.445   115.961    sm/clk_IBUF_BUFG
    SLICE_X37Y4          FDSE                                         r  sm/D_states_q_reg[0]_rep/C
                         clock pessimism              0.274   116.235    
                         clock uncertainty           -0.035   116.200    
    SLICE_X37Y4          FDSE (Setup_fdse_C_D)       -0.047   116.153    sm/D_states_q_reg[0]_rep
  -------------------------------------------------------------------
                         required time                        116.153    
                         arrival time                        -107.728    
  -------------------------------------------------------------------
                         slack                                  8.425    

Slack (MET) :             8.523ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.447ns  (logic 59.907ns (58.476%)  route 42.540ns (41.524%))
  Logic Levels:           320  (CARRY4=285 LUT2=2 LUT3=24 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X39Y4          FDRE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y4          FDRE (Prop_fdre_C_Q)         0.419     5.568 r  sm/D_states_q_reg[5]_rep/Q
                         net (fo=186, routed)         1.581     7.149    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X37Y10         LUT4 (Prop_lut4_I2_O)        0.327     7.476 r  sm/ram_reg_i_159/O
                         net (fo=1, routed)           0.859     8.335    sm/ram_reg_i_159_n_0
    SLICE_X37Y10         LUT6 (Prop_lut6_I1_O)        0.326     8.661 r  sm/ram_reg_i_142/O
                         net (fo=1, routed)           0.772     9.432    sm/ram_reg_i_142_n_0
    SLICE_X39Y9          LUT6 (Prop_lut6_I1_O)        0.124     9.556 r  sm/ram_reg_i_113/O
                         net (fo=64, routed)          1.692    11.249    L_reg/M_sm_ra1[0]
    SLICE_X52Y29         LUT6 (Prop_lut6_I4_O)        0.124    11.373 r  L_reg/D_registers_q[7][31]_i_104/O
                         net (fo=2, routed)           0.468    11.841    L_reg/D_registers_q[7][31]_i_104_n_0
    SLICE_X52Y26         LUT3 (Prop_lut3_I2_O)        0.124    11.965 r  L_reg/D_registers_q[7][31]_i_66/O
                         net (fo=53, routed)          0.995    12.959    sm/M_alum_a[31]
    SLICE_X53Y17         LUT2 (Prop_lut2_I1_O)        0.124    13.083 r  sm/D_registers_q[7][31]_i_206/O
                         net (fo=1, routed)           0.000    13.083    alum/S[0]
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.615 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.615    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.729 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.729    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.843 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.843    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.957 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.957    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.071 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    14.071    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.185 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    14.185    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.299 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    14.299    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.413 r  alum/D_registers_q_reg[7][31]_i_120/CO[3]
                         net (fo=1, routed)           0.009    14.422    alum/D_registers_q_reg[7][31]_i_120_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.693 r  alum/D_registers_q_reg[7][31]_i_74/CO[0]
                         net (fo=36, routed)          0.948    15.641    alum/temp_out0[31]
    SLICE_X48Y21         LUT3 (Prop_lut3_I0_O)        0.373    16.014 r  alum/D_registers_q[7][30]_i_76/O
                         net (fo=1, routed)           0.000    16.014    alum/D_registers_q[7][30]_i_76_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.564 r  alum/D_registers_q_reg[7][30]_i_69/CO[3]
                         net (fo=1, routed)           0.000    16.564    alum/D_registers_q_reg[7][30]_i_69_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.678 r  alum/D_registers_q_reg[7][30]_i_64/CO[3]
                         net (fo=1, routed)           0.000    16.678    alum/D_registers_q_reg[7][30]_i_64_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.792 r  alum/D_registers_q_reg[7][30]_i_59/CO[3]
                         net (fo=1, routed)           0.000    16.792    alum/D_registers_q_reg[7][30]_i_59_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.906 r  alum/D_registers_q_reg[7][30]_i_54/CO[3]
                         net (fo=1, routed)           0.009    16.915    alum/D_registers_q_reg[7][30]_i_54_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.029 r  alum/D_registers_q_reg[7][30]_i_49/CO[3]
                         net (fo=1, routed)           0.000    17.029    alum/D_registers_q_reg[7][30]_i_49_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.143 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.143    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.257 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.257    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.371 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.371    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.528 r  alum/D_registers_q_reg[7][30]_i_16/CO[1]
                         net (fo=37, routed)          0.921    18.449    alum/temp_out0[30]
    SLICE_X49Y21         LUT3 (Prop_lut3_I0_O)        0.329    18.778 r  alum/D_registers_q[7][29]_i_82/O
                         net (fo=1, routed)           0.000    18.778    alum/D_registers_q[7][29]_i_82_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.328 r  alum/D_registers_q_reg[7][29]_i_75/CO[3]
                         net (fo=1, routed)           0.000    19.328    alum/D_registers_q_reg[7][29]_i_75_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.442 r  alum/D_registers_q_reg[7][29]_i_70/CO[3]
                         net (fo=1, routed)           0.000    19.442    alum/D_registers_q_reg[7][29]_i_70_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.556 r  alum/D_registers_q_reg[7][29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    19.556    alum/D_registers_q_reg[7][29]_i_65_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.670 r  alum/D_registers_q_reg[7][29]_i_60/CO[3]
                         net (fo=1, routed)           0.009    19.679    alum/D_registers_q_reg[7][29]_i_60_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.793 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.793    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.907 r  alum/D_registers_q_reg[7][29]_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.907    alum/D_registers_q_reg[7][29]_i_43_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.021 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.021    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.135 r  alum/D_registers_q_reg[7][29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.135    alum/D_registers_q_reg[7][29]_i_18_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.292 r  alum/D_registers_q_reg[7][29]_i_8/CO[1]
                         net (fo=36, routed)          1.011    21.303    alum/temp_out0[29]
    SLICE_X47Y21         LUT3 (Prop_lut3_I0_O)        0.329    21.632 r  alum/D_registers_q[7][28]_i_54/O
                         net (fo=1, routed)           0.000    21.632    alum/D_registers_q[7][28]_i_54_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.182 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    22.182    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.296 r  alum/D_registers_q_reg[7][28]_i_42/CO[3]
                         net (fo=1, routed)           0.000    22.296    alum/D_registers_q_reg[7][28]_i_42_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.410 r  alum/D_registers_q_reg[7][28]_i_37/CO[3]
                         net (fo=1, routed)           0.000    22.410    alum/D_registers_q_reg[7][28]_i_37_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.524 r  alum/D_registers_q_reg[7][28]_i_32/CO[3]
                         net (fo=1, routed)           0.009    22.533    alum/D_registers_q_reg[7][28]_i_32_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.647 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.647    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.761 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.761    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.875 r  alum/D_registers_q_reg[7][28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.875    alum/D_registers_q_reg[7][28]_i_15_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.989 r  alum/D_registers_q_reg[7][28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.989    alum/D_registers_q_reg[7][28]_i_10_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.146 r  alum/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          0.940    24.087    alum/temp_out0[28]
    SLICE_X45Y21         LUT3 (Prop_lut3_I0_O)        0.329    24.416 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    24.416    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.966 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    24.966    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.080 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.080    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.194 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.194    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.308 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.009    25.317    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.431 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.431    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.545 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.545    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.659 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.659    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.773 r  alum/D_registers_q_reg[7][27]_i_12/CO[3]
                         net (fo=1, routed)           0.000    25.773    alum/D_registers_q_reg[7][27]_i_12_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.930 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.985    26.915    alum/temp_out0[27]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.329    27.244 r  alum/D_registers_q[7][26]_i_66/O
                         net (fo=1, routed)           0.000    27.244    alum/D_registers_q[7][26]_i_66_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.794 r  alum/D_registers_q_reg[7][26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    27.794    alum/D_registers_q_reg[7][26]_i_59_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.908 r  alum/D_registers_q_reg[7][26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    27.908    alum/D_registers_q_reg[7][26]_i_54_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.022 r  alum/D_registers_q_reg[7][26]_i_49/CO[3]
                         net (fo=1, routed)           0.000    28.022    alum/D_registers_q_reg[7][26]_i_49_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.136 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    28.136    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.250 r  alum/D_registers_q_reg[7][26]_i_39/CO[3]
                         net (fo=1, routed)           0.009    28.259    alum/D_registers_q_reg[7][26]_i_39_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.373 r  alum/D_registers_q_reg[7][26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    28.373    alum/D_registers_q_reg[7][26]_i_34_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.487 r  alum/D_registers_q_reg[7][26]_i_29/CO[3]
                         net (fo=1, routed)           0.000    28.487    alum/D_registers_q_reg[7][26]_i_29_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.601 r  alum/D_registers_q_reg[7][26]_i_26/CO[3]
                         net (fo=1, routed)           0.000    28.601    alum/D_registers_q_reg[7][26]_i_26_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.758 r  alum/D_registers_q_reg[7][26]_i_15/CO[1]
                         net (fo=36, routed)          0.940    29.698    alum/temp_out0[26]
    SLICE_X42Y20         LUT3 (Prop_lut3_I0_O)        0.329    30.027 r  alum/D_registers_q[7][25]_i_62/O
                         net (fo=1, routed)           0.000    30.027    alum/D_registers_q[7][25]_i_62_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.560 r  alum/D_registers_q_reg[7][25]_i_55/CO[3]
                         net (fo=1, routed)           0.000    30.560    alum/D_registers_q_reg[7][25]_i_55_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.677 r  alum/D_registers_q_reg[7][25]_i_50/CO[3]
                         net (fo=1, routed)           0.000    30.677    alum/D_registers_q_reg[7][25]_i_50_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.794 r  alum/D_registers_q_reg[7][25]_i_45/CO[3]
                         net (fo=1, routed)           0.000    30.794    alum/D_registers_q_reg[7][25]_i_45_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.911 r  alum/D_registers_q_reg[7][25]_i_40/CO[3]
                         net (fo=1, routed)           0.000    30.911    alum/D_registers_q_reg[7][25]_i_40_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.028 r  alum/D_registers_q_reg[7][25]_i_35/CO[3]
                         net (fo=1, routed)           0.009    31.037    alum/D_registers_q_reg[7][25]_i_35_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.154 r  alum/D_registers_q_reg[7][25]_i_30/CO[3]
                         net (fo=1, routed)           0.000    31.154    alum/D_registers_q_reg[7][25]_i_30_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.271 r  alum/D_registers_q_reg[7][25]_i_24/CO[3]
                         net (fo=1, routed)           0.000    31.271    alum/D_registers_q_reg[7][25]_i_24_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.388 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.388    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.545 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.935    32.480    alum/temp_out0[25]
    SLICE_X41Y20         LUT3 (Prop_lut3_I0_O)        0.332    32.812 r  alum/D_registers_q[7][24]_i_72/O
                         net (fo=1, routed)           0.000    32.812    alum/D_registers_q[7][24]_i_72_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.362 r  alum/D_registers_q_reg[7][24]_i_65/CO[3]
                         net (fo=1, routed)           0.000    33.362    alum/D_registers_q_reg[7][24]_i_65_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.476 r  alum/D_registers_q_reg[7][24]_i_60/CO[3]
                         net (fo=1, routed)           0.000    33.476    alum/D_registers_q_reg[7][24]_i_60_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.590 r  alum/D_registers_q_reg[7][24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.590    alum/D_registers_q_reg[7][24]_i_55_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.704 r  alum/D_registers_q_reg[7][24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    33.704    alum/D_registers_q_reg[7][24]_i_50_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.818 r  alum/D_registers_q_reg[7][24]_i_42/CO[3]
                         net (fo=1, routed)           0.009    33.827    alum/D_registers_q_reg[7][24]_i_42_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.941 r  alum/D_registers_q_reg[7][24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    33.941    alum/D_registers_q_reg[7][24]_i_33_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.055 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.055    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.169 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.169    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.326 r  alum/D_registers_q_reg[7][24]_i_12/CO[1]
                         net (fo=36, routed)          1.014    35.340    alum/temp_out0[24]
    SLICE_X40Y17         LUT3 (Prop_lut3_I0_O)        0.329    35.669 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.669    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.219 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.219    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.333 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.333    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.447 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.447    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.561 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.561    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.675 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.675    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.789 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.789    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.903 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.903    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.017 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.009    37.026    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.183 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.385    38.568    alum/temp_out0[23]
    SLICE_X45Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    39.353 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.353    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.467 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.467    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.581 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.581    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.695 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.695    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.809 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.809    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.923 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.923    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.037 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.037    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.151 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.151    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.308 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.103    41.411    alum/temp_out0[22]
    SLICE_X44Y16         LUT3 (Prop_lut3_I0_O)        0.329    41.740 r  alum/D_registers_q[7][21]_i_55/O
                         net (fo=1, routed)           0.000    41.740    alum/D_registers_q[7][21]_i_55_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.290 r  alum/D_registers_q_reg[7][21]_i_47/CO[3]
                         net (fo=1, routed)           0.000    42.290    alum/D_registers_q_reg[7][21]_i_47_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.404 r  alum/D_registers_q_reg[7][21]_i_42/CO[3]
                         net (fo=1, routed)           0.000    42.404    alum/D_registers_q_reg[7][21]_i_42_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.518 r  alum/D_registers_q_reg[7][21]_i_37/CO[3]
                         net (fo=1, routed)           0.000    42.518    alum/D_registers_q_reg[7][21]_i_37_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.632 r  alum/D_registers_q_reg[7][21]_i_32/CO[3]
                         net (fo=1, routed)           0.000    42.632    alum/D_registers_q_reg[7][21]_i_32_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.746 r  alum/D_registers_q_reg[7][21]_i_26/CO[3]
                         net (fo=1, routed)           0.000    42.746    alum/D_registers_q_reg[7][21]_i_26_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.860 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.860    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.017 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          1.183    44.200    alum/temp_out0[21]
    SLICE_X50Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    45.000 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.000    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.117 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.117    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.234 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.234    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.351 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.351    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.468 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.468    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.585 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.585    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.702 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.702    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.819 r  alum/D_registers_q_reg[7][20]_i_12/CO[3]
                         net (fo=1, routed)           0.000    45.819    alum/D_registers_q_reg[7][20]_i_12_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.976 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.827    46.804    alum/temp_out0[20]
    SLICE_X51Y13         LUT3 (Prop_lut3_I0_O)        0.332    47.136 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.136    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.686 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.686    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.800 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.800    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.914 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.914    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.028 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.028    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.142 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.142    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.256 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.256    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.370 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.370    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.484 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.484    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.641 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.096    49.736    alum/temp_out0[19]
    SLICE_X46Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    50.536 r  alum/D_registers_q_reg[7][18]_i_63/CO[3]
                         net (fo=1, routed)           0.000    50.536    alum/D_registers_q_reg[7][18]_i_63_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.653 r  alum/D_registers_q_reg[7][18]_i_58/CO[3]
                         net (fo=1, routed)           0.000    50.653    alum/D_registers_q_reg[7][18]_i_58_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.770 r  alum/D_registers_q_reg[7][18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    50.770    alum/D_registers_q_reg[7][18]_i_53_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.887 r  alum/D_registers_q_reg[7][18]_i_48/CO[3]
                         net (fo=1, routed)           0.000    50.887    alum/D_registers_q_reg[7][18]_i_48_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.004 r  alum/D_registers_q_reg[7][18]_i_40/CO[3]
                         net (fo=1, routed)           0.000    51.004    alum/D_registers_q_reg[7][18]_i_40_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.121 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.121    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.238 r  alum/D_registers_q_reg[7][18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    51.238    alum/D_registers_q_reg[7][18]_i_23_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.355 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.355    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.512 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.047    52.559    alum/temp_out0[18]
    SLICE_X47Y10         LUT3 (Prop_lut3_I0_O)        0.332    52.891 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.891    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.441 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.441    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.555 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.555    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.669 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.669    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.783 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.783    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.897 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.897    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.011 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.011    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.125 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.125    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.239 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.239    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.396 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.130    55.527    alum/temp_out0[17]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    55.856 r  alum/D_registers_q[7][16]_i_66/O
                         net (fo=1, routed)           0.000    55.856    alum/D_registers_q[7][16]_i_66_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.389 r  alum/D_registers_q_reg[7][16]_i_59/CO[3]
                         net (fo=1, routed)           0.000    56.389    alum/D_registers_q_reg[7][16]_i_59_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.506 r  alum/D_registers_q_reg[7][16]_i_54/CO[3]
                         net (fo=1, routed)           0.000    56.506    alum/D_registers_q_reg[7][16]_i_54_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.623 r  alum/D_registers_q_reg[7][16]_i_49/CO[3]
                         net (fo=1, routed)           0.000    56.623    alum/D_registers_q_reg[7][16]_i_49_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.740 r  alum/D_registers_q_reg[7][16]_i_44/CO[3]
                         net (fo=1, routed)           0.000    56.740    alum/D_registers_q_reg[7][16]_i_44_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.857 r  alum/D_registers_q_reg[7][16]_i_39/CO[3]
                         net (fo=1, routed)           0.000    56.857    alum/D_registers_q_reg[7][16]_i_39_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.974 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    56.974    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.091 r  alum/D_registers_q_reg[7][16]_i_29/CO[3]
                         net (fo=1, routed)           0.000    57.091    alum/D_registers_q_reg[7][16]_i_29_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.208 r  alum/D_registers_q_reg[7][16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.208    alum/D_registers_q_reg[7][16]_i_20_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.365 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          1.070    58.434    alum/temp_out0[16]
    SLICE_X49Y10         LUT3 (Prop_lut3_I0_O)        0.332    58.766 r  alum/D_registers_q[7][15]_i_55/O
                         net (fo=1, routed)           0.000    58.766    alum/D_registers_q[7][15]_i_55_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    59.167 r  alum/D_registers_q_reg[7][15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    59.167    alum/D_registers_q_reg[7][15]_i_50_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.281 r  alum/D_registers_q_reg[7][15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    59.281    alum/D_registers_q_reg[7][15]_i_45_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.395 r  alum/D_registers_q_reg[7][15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    59.395    alum/D_registers_q_reg[7][15]_i_40_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.509 r  alum/D_registers_q_reg[7][15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    59.509    alum/D_registers_q_reg[7][15]_i_35_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.623 r  alum/D_registers_q_reg[7][15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    59.623    alum/D_registers_q_reg[7][15]_i_30_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.737 r  alum/D_registers_q_reg[7][15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    59.737    alum/D_registers_q_reg[7][15]_i_25_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.851 r  alum/D_registers_q_reg[7][15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    59.851    alum/D_registers_q_reg[7][15]_i_20_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.965 r  alum/D_registers_q_reg[7][15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    59.965    alum/D_registers_q_reg[7][15]_i_12_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.122 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.903    61.026    alum/temp_out0[15]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.329    61.355 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.355    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.905 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.905    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.019 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.019    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.133 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.133    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.247 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.247    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.361 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.361    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.475 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.475    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.589 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.589    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.703 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.703    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.860 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.100    63.960    alum/temp_out0[14]
    SLICE_X43Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    64.745 r  alum/D_registers_q_reg[7][13]_i_66/CO[3]
                         net (fo=1, routed)           0.000    64.745    alum/D_registers_q_reg[7][13]_i_66_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.859 r  alum/D_registers_q_reg[7][13]_i_59/CO[3]
                         net (fo=1, routed)           0.000    64.859    alum/D_registers_q_reg[7][13]_i_59_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.973 r  alum/D_registers_q_reg[7][13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    64.973    alum/D_registers_q_reg[7][13]_i_52_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.087 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.087    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.201 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    65.201    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.315 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.315    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.429 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.429    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.543 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.543    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.700 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.906    66.606    alum/temp_out0[13]
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.329    66.935 r  alum/D_registers_q[7][12]_i_57/O
                         net (fo=1, routed)           0.000    66.935    alum/D_registers_q[7][12]_i_57_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.468 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    67.468    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.585 r  alum/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    67.585    alum/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.702 r  alum/D_registers_q_reg[7][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    67.702    alum/D_registers_q_reg[7][12]_i_40_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.819 r  alum/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    67.819    alum/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.936 r  alum/D_registers_q_reg[7][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    67.936    alum/D_registers_q_reg[7][12]_i_30_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.053 r  alum/D_registers_q_reg[7][12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.053    alum/D_registers_q_reg[7][12]_i_25_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.170 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    68.170    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.287 r  alum/D_registers_q_reg[7][12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    68.287    alum/D_registers_q_reg[7][12]_i_14_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.444 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.997    69.441    alum/temp_out0[12]
    SLICE_X41Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    70.229 r  alum/D_registers_q_reg[7][10]_i_85/CO[3]
                         net (fo=1, routed)           0.000    70.229    alum/D_registers_q_reg[7][10]_i_85_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.343 r  alum/D_registers_q_reg[7][10]_i_75/CO[3]
                         net (fo=1, routed)           0.000    70.343    alum/D_registers_q_reg[7][10]_i_75_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.457 r  alum/D_registers_q_reg[7][10]_i_65/CO[3]
                         net (fo=1, routed)           0.000    70.457    alum/D_registers_q_reg[7][10]_i_65_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.571 r  alum/D_registers_q_reg[7][10]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.571    alum/D_registers_q_reg[7][10]_i_55_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.685 r  alum/D_registers_q_reg[7][10]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.685    alum/D_registers_q_reg[7][10]_i_45_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.799 r  alum/D_registers_q_reg[7][10]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.799    alum/D_registers_q_reg[7][10]_i_32_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.913 r  alum/D_registers_q_reg[7][10]_i_19/CO[3]
                         net (fo=1, routed)           0.000    70.913    alum/D_registers_q_reg[7][10]_i_19_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.027 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    71.027    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.184 r  alum/D_registers_q_reg[7][11]_i_16/CO[1]
                         net (fo=36, routed)          0.968    72.152    alum/temp_out0[11]
    SLICE_X39Y13         LUT3 (Prop_lut3_I0_O)        0.329    72.481 r  alum/D_registers_q[7][10]_i_89/O
                         net (fo=1, routed)           0.000    72.481    alum/D_registers_q[7][10]_i_89_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    73.013 r  alum/D_registers_q_reg[7][10]_i_74/CO[3]
                         net (fo=1, routed)           0.000    73.013    alum/D_registers_q_reg[7][10]_i_74_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.127 r  alum/D_registers_q_reg[7][10]_i_64/CO[3]
                         net (fo=1, routed)           0.000    73.127    alum/D_registers_q_reg[7][10]_i_64_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.241 r  alum/D_registers_q_reg[7][10]_i_54/CO[3]
                         net (fo=1, routed)           0.000    73.241    alum/D_registers_q_reg[7][10]_i_54_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.355 r  alum/D_registers_q_reg[7][10]_i_44/CO[3]
                         net (fo=1, routed)           0.000    73.355    alum/D_registers_q_reg[7][10]_i_44_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.469 r  alum/D_registers_q_reg[7][10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    73.469    alum/D_registers_q_reg[7][10]_i_31_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.583 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.583    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.697 r  alum/D_registers_q_reg[7][10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.697    alum/D_registers_q_reg[7][10]_i_11_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.854 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.880    74.734    alum/temp_out0[10]
    SLICE_X38Y12         LUT3 (Prop_lut3_I0_O)        0.329    75.063 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.063    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.596 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.596    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.713 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.713    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.830 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.830    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.947 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.947    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.064 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.064    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.181 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.181    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.298 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.298    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.415 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.415    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.572 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.984    77.557    alum/temp_out0[9]
    SLICE_X36Y12         LUT3 (Prop_lut3_I0_O)        0.332    77.889 r  alum/D_registers_q[7][8]_i_57/O
                         net (fo=1, routed)           0.000    77.889    alum/D_registers_q[7][8]_i_57_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.439 r  alum/D_registers_q_reg[7][8]_i_50/CO[3]
                         net (fo=1, routed)           0.000    78.439    alum/D_registers_q_reg[7][8]_i_50_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.553 r  alum/D_registers_q_reg[7][8]_i_45/CO[3]
                         net (fo=1, routed)           0.000    78.553    alum/D_registers_q_reg[7][8]_i_45_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.667 r  alum/D_registers_q_reg[7][8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.667    alum/D_registers_q_reg[7][8]_i_40_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.781 r  alum/D_registers_q_reg[7][8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.781    alum/D_registers_q_reg[7][8]_i_35_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.895 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.895    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.009 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.009    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.123 r  alum/D_registers_q_reg[7][8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    79.123    alum/D_registers_q_reg[7][8]_i_20_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.237 r  alum/D_registers_q_reg[7][8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    79.237    alum/D_registers_q_reg[7][8]_i_15_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.394 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.734    80.128    alum/temp_out0[8]
    SLICE_X35Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    80.913 r  alum/D_registers_q_reg[7][3]_i_157/CO[3]
                         net (fo=1, routed)           0.000    80.913    alum/D_registers_q_reg[7][3]_i_157_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.027 r  alum/D_registers_q_reg[7][3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    81.027    alum/D_registers_q_reg[7][3]_i_132_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.141 r  alum/D_registers_q_reg[7][3]_i_107/CO[3]
                         net (fo=1, routed)           0.000    81.141    alum/D_registers_q_reg[7][3]_i_107_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.255 r  alum/D_registers_q_reg[7][3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    81.255    alum/D_registers_q_reg[7][3]_i_82_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.369 r  alum/D_registers_q_reg[7][3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    81.369    alum/D_registers_q_reg[7][3]_i_61_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.483 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.009    81.492    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.606 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.606    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.720 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    81.720    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.877 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.069    82.946    alum/temp_out0[7]
    SLICE_X33Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    83.731 r  alum/D_registers_q_reg[7][3]_i_152/CO[3]
                         net (fo=1, routed)           0.000    83.731    alum/D_registers_q_reg[7][3]_i_152_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.845 r  alum/D_registers_q_reg[7][3]_i_127/CO[3]
                         net (fo=1, routed)           0.000    83.845    alum/D_registers_q_reg[7][3]_i_127_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.959 r  alum/D_registers_q_reg[7][3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    83.959    alum/D_registers_q_reg[7][3]_i_102_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.073 r  alum/D_registers_q_reg[7][3]_i_77/CO[3]
                         net (fo=1, routed)           0.000    84.073    alum/D_registers_q_reg[7][3]_i_77_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.187 r  alum/D_registers_q_reg[7][3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    84.187    alum/D_registers_q_reg[7][3]_i_56_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.301 r  alum/D_registers_q_reg[7][3]_i_40/CO[3]
                         net (fo=1, routed)           0.009    84.310    alum/D_registers_q_reg[7][3]_i_40_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.424 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    84.424    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.538 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    84.538    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.695 r  alum/D_registers_q_reg[7][6]_i_14/CO[1]
                         net (fo=36, routed)          1.298    85.993    alum/temp_out0[6]
    SLICE_X34Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    86.793 r  alum/D_registers_q_reg[7][3]_i_147/CO[3]
                         net (fo=1, routed)           0.000    86.793    alum/D_registers_q_reg[7][3]_i_147_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.910 r  alum/D_registers_q_reg[7][3]_i_122/CO[3]
                         net (fo=1, routed)           0.000    86.910    alum/D_registers_q_reg[7][3]_i_122_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.027 r  alum/D_registers_q_reg[7][3]_i_97/CO[3]
                         net (fo=1, routed)           0.000    87.027    alum/D_registers_q_reg[7][3]_i_97_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.144 r  alum/D_registers_q_reg[7][3]_i_72/CO[3]
                         net (fo=1, routed)           0.000    87.144    alum/D_registers_q_reg[7][3]_i_72_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.261 r  alum/D_registers_q_reg[7][3]_i_51/CO[3]
                         net (fo=1, routed)           0.000    87.261    alum/D_registers_q_reg[7][3]_i_51_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.378 r  alum/D_registers_q_reg[7][3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    87.378    alum/D_registers_q_reg[7][3]_i_35_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.495 r  alum/D_registers_q_reg[7][3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    87.495    alum/D_registers_q_reg[7][3]_i_22_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.612 r  alum/D_registers_q_reg[7][5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    87.612    alum/D_registers_q_reg[7][5]_i_16_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.769 r  alum/D_registers_q_reg[7][5]_i_12/CO[1]
                         net (fo=36, routed)          1.077    88.846    alum/temp_out0[5]
    SLICE_X32Y11         LUT3 (Prop_lut3_I0_O)        0.332    89.178 r  alum/D_registers_q[7][3]_i_171/O
                         net (fo=1, routed)           0.000    89.178    alum/D_registers_q[7][3]_i_171_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.728 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    89.728    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.842 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    89.842    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.956 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    89.956    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.070 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    90.070    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.184 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    90.184    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.298 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    90.298    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.412 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    90.412    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.526 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.526    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.683 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.915    91.598    alum/temp_out0[4]
    SLICE_X33Y10         LUT3 (Prop_lut3_I0_O)        0.329    91.927 r  alum/D_registers_q[7][3]_i_168/O
                         net (fo=1, routed)           0.000    91.927    alum/D_registers_q[7][3]_i_168_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.477 r  alum/D_registers_q_reg[7][3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    92.477    alum/D_registers_q_reg[7][3]_i_141_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.591 r  alum/D_registers_q_reg[7][3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    92.591    alum/D_registers_q_reg[7][3]_i_116_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.705 r  alum/D_registers_q_reg[7][3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    92.705    alum/D_registers_q_reg[7][3]_i_91_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.819 r  alum/D_registers_q_reg[7][3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    92.819    alum/D_registers_q_reg[7][3]_i_66_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.933 r  alum/D_registers_q_reg[7][3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    92.933    alum/D_registers_q_reg[7][3]_i_45_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.047 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    93.047    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.161 r  alum/D_registers_q_reg[7][3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    93.161    alum/D_registers_q_reg[7][3]_i_16_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.275 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.275    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.432 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.888    94.320    alum/temp_out0[3]
    SLICE_X35Y10         LUT3 (Prop_lut3_I0_O)        0.329    94.649 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    94.649    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.199 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.199    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.313 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.313    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.427 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.427    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.541 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.541    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.655 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.655    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.769 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    95.769    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.883 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.883    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.997 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.997    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.154 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.903    97.057    alum/temp_out0[2]
    SLICE_X31Y11         LUT3 (Prop_lut3_I0_O)        0.329    97.386 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    97.386    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.936 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    97.936    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.050 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.050    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.164 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.164    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.278 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.278    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.392 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    98.392    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.506 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    98.506    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.620 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    98.620    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.734 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    98.734    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.891 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.072    99.963    alum/temp_out0[1]
    SLICE_X30Y10         LUT3 (Prop_lut3_I0_O)        0.329   100.292 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000   100.292    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.825 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   100.825    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.942 r  alum/D_registers_q_reg[7][0]_i_58/CO[3]
                         net (fo=1, routed)           0.000   100.942    alum/D_registers_q_reg[7][0]_i_58_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.059 r  alum/D_registers_q_reg[7][0]_i_52/CO[3]
                         net (fo=1, routed)           0.000   101.059    alum/D_registers_q_reg[7][0]_i_52_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.176 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.176    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.293 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   101.293    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.410 r  alum/D_registers_q_reg[7][0]_i_32/CO[3]
                         net (fo=1, routed)           0.000   101.410    alum/D_registers_q_reg[7][0]_i_32_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.527 r  alum/D_registers_q_reg[7][0]_i_26/CO[3]
                         net (fo=1, routed)           0.000   101.527    alum/D_registers_q_reg[7][0]_i_26_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.644 r  alum/D_registers_q_reg[7][0]_i_19/CO[3]
                         net (fo=1, routed)           0.000   101.644    alum/D_registers_q_reg[7][0]_i_19_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.801 r  alum/D_registers_q_reg[7][0]_i_15/CO[1]
                         net (fo=1, routed)           0.832   102.634    sm/temp_out0[0]
    SLICE_X39Y25         LUT5 (Prop_lut5_I4_O)        0.332   102.966 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=1, routed)           0.403   103.369    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X39Y25         LUT4 (Prop_lut4_I1_O)        0.124   103.493 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.596   104.089    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X44Y26         LUT6 (Prop_lut6_I0_O)        0.124   104.213 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.458   105.670    sm/M_alum_out[0]
    SLICE_X36Y4          LUT2 (Prop_lut2_I0_O)        0.124   105.794 r  sm/D_states_q[0]_i_8/O
                         net (fo=2, routed)           0.594   106.388    sm/D_states_q[0]_i_8_n_0
    SLICE_X38Y4          LUT6 (Prop_lut6_I1_O)        0.124   106.512 r  sm/D_states_q[0]_i_3/O
                         net (fo=3, routed)           0.581   107.093    sm/D_states_q[0]_i_3_n_0
    SLICE_X37Y4          LUT6 (Prop_lut6_I1_O)        0.124   107.217 r  sm/D_states_q[0]_rep__0_i_1/O
                         net (fo=1, routed)           0.379   107.596    sm/D_states_q[0]_rep__0_i_1_n_0
    SLICE_X37Y4          FDSE                                         r  sm/D_states_q_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.445   115.961    sm/clk_IBUF_BUFG
    SLICE_X37Y4          FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
                         clock pessimism              0.274   116.235    
                         clock uncertainty           -0.035   116.200    
    SLICE_X37Y4          FDSE (Setup_fdse_C_D)       -0.081   116.119    sm/D_states_q_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                        116.119    
                         arrival time                        -107.596    
  -------------------------------------------------------------------
                         slack                                  8.523    

Slack (MET) :             8.552ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.263ns  (logic 59.995ns (58.668%)  route 42.268ns (41.332%))
  Logic Levels:           320  (CARRY4=285 LUT2=1 LUT3=24 LUT4=2 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X39Y4          FDRE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y4          FDRE (Prop_fdre_C_Q)         0.419     5.568 r  sm/D_states_q_reg[5]_rep/Q
                         net (fo=186, routed)         1.581     7.149    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X37Y10         LUT4 (Prop_lut4_I2_O)        0.327     7.476 r  sm/ram_reg_i_159/O
                         net (fo=1, routed)           0.859     8.335    sm/ram_reg_i_159_n_0
    SLICE_X37Y10         LUT6 (Prop_lut6_I1_O)        0.326     8.661 r  sm/ram_reg_i_142/O
                         net (fo=1, routed)           0.772     9.432    sm/ram_reg_i_142_n_0
    SLICE_X39Y9          LUT6 (Prop_lut6_I1_O)        0.124     9.556 r  sm/ram_reg_i_113/O
                         net (fo=64, routed)          1.692    11.249    L_reg/M_sm_ra1[0]
    SLICE_X52Y29         LUT6 (Prop_lut6_I4_O)        0.124    11.373 r  L_reg/D_registers_q[7][31]_i_104/O
                         net (fo=2, routed)           0.468    11.841    L_reg/D_registers_q[7][31]_i_104_n_0
    SLICE_X52Y26         LUT3 (Prop_lut3_I2_O)        0.124    11.965 r  L_reg/D_registers_q[7][31]_i_66/O
                         net (fo=53, routed)          0.995    12.959    sm/M_alum_a[31]
    SLICE_X53Y17         LUT2 (Prop_lut2_I1_O)        0.124    13.083 r  sm/D_registers_q[7][31]_i_206/O
                         net (fo=1, routed)           0.000    13.083    alum/S[0]
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.615 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.615    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.729 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.729    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.843 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.843    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.957 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.957    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.071 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    14.071    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.185 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    14.185    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.299 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    14.299    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.413 r  alum/D_registers_q_reg[7][31]_i_120/CO[3]
                         net (fo=1, routed)           0.009    14.422    alum/D_registers_q_reg[7][31]_i_120_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.693 r  alum/D_registers_q_reg[7][31]_i_74/CO[0]
                         net (fo=36, routed)          0.948    15.641    alum/temp_out0[31]
    SLICE_X48Y21         LUT3 (Prop_lut3_I0_O)        0.373    16.014 r  alum/D_registers_q[7][30]_i_76/O
                         net (fo=1, routed)           0.000    16.014    alum/D_registers_q[7][30]_i_76_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.564 r  alum/D_registers_q_reg[7][30]_i_69/CO[3]
                         net (fo=1, routed)           0.000    16.564    alum/D_registers_q_reg[7][30]_i_69_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.678 r  alum/D_registers_q_reg[7][30]_i_64/CO[3]
                         net (fo=1, routed)           0.000    16.678    alum/D_registers_q_reg[7][30]_i_64_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.792 r  alum/D_registers_q_reg[7][30]_i_59/CO[3]
                         net (fo=1, routed)           0.000    16.792    alum/D_registers_q_reg[7][30]_i_59_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.906 r  alum/D_registers_q_reg[7][30]_i_54/CO[3]
                         net (fo=1, routed)           0.009    16.915    alum/D_registers_q_reg[7][30]_i_54_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.029 r  alum/D_registers_q_reg[7][30]_i_49/CO[3]
                         net (fo=1, routed)           0.000    17.029    alum/D_registers_q_reg[7][30]_i_49_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.143 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.143    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.257 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.257    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.371 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.371    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.528 r  alum/D_registers_q_reg[7][30]_i_16/CO[1]
                         net (fo=37, routed)          0.921    18.449    alum/temp_out0[30]
    SLICE_X49Y21         LUT3 (Prop_lut3_I0_O)        0.329    18.778 r  alum/D_registers_q[7][29]_i_82/O
                         net (fo=1, routed)           0.000    18.778    alum/D_registers_q[7][29]_i_82_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.328 r  alum/D_registers_q_reg[7][29]_i_75/CO[3]
                         net (fo=1, routed)           0.000    19.328    alum/D_registers_q_reg[7][29]_i_75_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.442 r  alum/D_registers_q_reg[7][29]_i_70/CO[3]
                         net (fo=1, routed)           0.000    19.442    alum/D_registers_q_reg[7][29]_i_70_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.556 r  alum/D_registers_q_reg[7][29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    19.556    alum/D_registers_q_reg[7][29]_i_65_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.670 r  alum/D_registers_q_reg[7][29]_i_60/CO[3]
                         net (fo=1, routed)           0.009    19.679    alum/D_registers_q_reg[7][29]_i_60_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.793 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.793    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.907 r  alum/D_registers_q_reg[7][29]_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.907    alum/D_registers_q_reg[7][29]_i_43_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.021 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.021    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.135 r  alum/D_registers_q_reg[7][29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.135    alum/D_registers_q_reg[7][29]_i_18_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.292 r  alum/D_registers_q_reg[7][29]_i_8/CO[1]
                         net (fo=36, routed)          1.011    21.303    alum/temp_out0[29]
    SLICE_X47Y21         LUT3 (Prop_lut3_I0_O)        0.329    21.632 r  alum/D_registers_q[7][28]_i_54/O
                         net (fo=1, routed)           0.000    21.632    alum/D_registers_q[7][28]_i_54_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.182 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    22.182    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.296 r  alum/D_registers_q_reg[7][28]_i_42/CO[3]
                         net (fo=1, routed)           0.000    22.296    alum/D_registers_q_reg[7][28]_i_42_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.410 r  alum/D_registers_q_reg[7][28]_i_37/CO[3]
                         net (fo=1, routed)           0.000    22.410    alum/D_registers_q_reg[7][28]_i_37_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.524 r  alum/D_registers_q_reg[7][28]_i_32/CO[3]
                         net (fo=1, routed)           0.009    22.533    alum/D_registers_q_reg[7][28]_i_32_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.647 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.647    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.761 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.761    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.875 r  alum/D_registers_q_reg[7][28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.875    alum/D_registers_q_reg[7][28]_i_15_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.989 r  alum/D_registers_q_reg[7][28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.989    alum/D_registers_q_reg[7][28]_i_10_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.146 r  alum/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          0.940    24.087    alum/temp_out0[28]
    SLICE_X45Y21         LUT3 (Prop_lut3_I0_O)        0.329    24.416 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    24.416    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.966 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    24.966    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.080 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.080    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.194 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.194    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.308 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.009    25.317    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.431 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.431    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.545 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.545    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.659 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.659    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.773 r  alum/D_registers_q_reg[7][27]_i_12/CO[3]
                         net (fo=1, routed)           0.000    25.773    alum/D_registers_q_reg[7][27]_i_12_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.930 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.985    26.915    alum/temp_out0[27]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.329    27.244 r  alum/D_registers_q[7][26]_i_66/O
                         net (fo=1, routed)           0.000    27.244    alum/D_registers_q[7][26]_i_66_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.794 r  alum/D_registers_q_reg[7][26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    27.794    alum/D_registers_q_reg[7][26]_i_59_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.908 r  alum/D_registers_q_reg[7][26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    27.908    alum/D_registers_q_reg[7][26]_i_54_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.022 r  alum/D_registers_q_reg[7][26]_i_49/CO[3]
                         net (fo=1, routed)           0.000    28.022    alum/D_registers_q_reg[7][26]_i_49_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.136 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    28.136    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.250 r  alum/D_registers_q_reg[7][26]_i_39/CO[3]
                         net (fo=1, routed)           0.009    28.259    alum/D_registers_q_reg[7][26]_i_39_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.373 r  alum/D_registers_q_reg[7][26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    28.373    alum/D_registers_q_reg[7][26]_i_34_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.487 r  alum/D_registers_q_reg[7][26]_i_29/CO[3]
                         net (fo=1, routed)           0.000    28.487    alum/D_registers_q_reg[7][26]_i_29_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.601 r  alum/D_registers_q_reg[7][26]_i_26/CO[3]
                         net (fo=1, routed)           0.000    28.601    alum/D_registers_q_reg[7][26]_i_26_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.758 r  alum/D_registers_q_reg[7][26]_i_15/CO[1]
                         net (fo=36, routed)          0.940    29.698    alum/temp_out0[26]
    SLICE_X42Y20         LUT3 (Prop_lut3_I0_O)        0.329    30.027 r  alum/D_registers_q[7][25]_i_62/O
                         net (fo=1, routed)           0.000    30.027    alum/D_registers_q[7][25]_i_62_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.560 r  alum/D_registers_q_reg[7][25]_i_55/CO[3]
                         net (fo=1, routed)           0.000    30.560    alum/D_registers_q_reg[7][25]_i_55_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.677 r  alum/D_registers_q_reg[7][25]_i_50/CO[3]
                         net (fo=1, routed)           0.000    30.677    alum/D_registers_q_reg[7][25]_i_50_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.794 r  alum/D_registers_q_reg[7][25]_i_45/CO[3]
                         net (fo=1, routed)           0.000    30.794    alum/D_registers_q_reg[7][25]_i_45_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.911 r  alum/D_registers_q_reg[7][25]_i_40/CO[3]
                         net (fo=1, routed)           0.000    30.911    alum/D_registers_q_reg[7][25]_i_40_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.028 r  alum/D_registers_q_reg[7][25]_i_35/CO[3]
                         net (fo=1, routed)           0.009    31.037    alum/D_registers_q_reg[7][25]_i_35_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.154 r  alum/D_registers_q_reg[7][25]_i_30/CO[3]
                         net (fo=1, routed)           0.000    31.154    alum/D_registers_q_reg[7][25]_i_30_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.271 r  alum/D_registers_q_reg[7][25]_i_24/CO[3]
                         net (fo=1, routed)           0.000    31.271    alum/D_registers_q_reg[7][25]_i_24_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.388 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.388    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.545 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.935    32.480    alum/temp_out0[25]
    SLICE_X41Y20         LUT3 (Prop_lut3_I0_O)        0.332    32.812 r  alum/D_registers_q[7][24]_i_72/O
                         net (fo=1, routed)           0.000    32.812    alum/D_registers_q[7][24]_i_72_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.362 r  alum/D_registers_q_reg[7][24]_i_65/CO[3]
                         net (fo=1, routed)           0.000    33.362    alum/D_registers_q_reg[7][24]_i_65_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.476 r  alum/D_registers_q_reg[7][24]_i_60/CO[3]
                         net (fo=1, routed)           0.000    33.476    alum/D_registers_q_reg[7][24]_i_60_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.590 r  alum/D_registers_q_reg[7][24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.590    alum/D_registers_q_reg[7][24]_i_55_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.704 r  alum/D_registers_q_reg[7][24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    33.704    alum/D_registers_q_reg[7][24]_i_50_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.818 r  alum/D_registers_q_reg[7][24]_i_42/CO[3]
                         net (fo=1, routed)           0.009    33.827    alum/D_registers_q_reg[7][24]_i_42_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.941 r  alum/D_registers_q_reg[7][24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    33.941    alum/D_registers_q_reg[7][24]_i_33_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.055 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.055    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.169 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.169    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.326 r  alum/D_registers_q_reg[7][24]_i_12/CO[1]
                         net (fo=36, routed)          1.014    35.340    alum/temp_out0[24]
    SLICE_X40Y17         LUT3 (Prop_lut3_I0_O)        0.329    35.669 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.669    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.219 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.219    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.333 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.333    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.447 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.447    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.561 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.561    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.675 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.675    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.789 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.789    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.903 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.903    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.017 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.009    37.026    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.183 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.385    38.568    alum/temp_out0[23]
    SLICE_X45Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    39.353 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.353    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.467 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.467    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.581 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.581    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.695 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.695    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.809 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.809    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.923 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.923    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.037 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.037    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.151 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.151    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.308 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.103    41.411    alum/temp_out0[22]
    SLICE_X44Y16         LUT3 (Prop_lut3_I0_O)        0.329    41.740 r  alum/D_registers_q[7][21]_i_55/O
                         net (fo=1, routed)           0.000    41.740    alum/D_registers_q[7][21]_i_55_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.290 r  alum/D_registers_q_reg[7][21]_i_47/CO[3]
                         net (fo=1, routed)           0.000    42.290    alum/D_registers_q_reg[7][21]_i_47_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.404 r  alum/D_registers_q_reg[7][21]_i_42/CO[3]
                         net (fo=1, routed)           0.000    42.404    alum/D_registers_q_reg[7][21]_i_42_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.518 r  alum/D_registers_q_reg[7][21]_i_37/CO[3]
                         net (fo=1, routed)           0.000    42.518    alum/D_registers_q_reg[7][21]_i_37_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.632 r  alum/D_registers_q_reg[7][21]_i_32/CO[3]
                         net (fo=1, routed)           0.000    42.632    alum/D_registers_q_reg[7][21]_i_32_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.746 r  alum/D_registers_q_reg[7][21]_i_26/CO[3]
                         net (fo=1, routed)           0.000    42.746    alum/D_registers_q_reg[7][21]_i_26_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.860 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.860    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.017 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          1.183    44.200    alum/temp_out0[21]
    SLICE_X50Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    45.000 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.000    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.117 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.117    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.234 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.234    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.351 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.351    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.468 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.468    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.585 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.585    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.702 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.702    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.819 r  alum/D_registers_q_reg[7][20]_i_12/CO[3]
                         net (fo=1, routed)           0.000    45.819    alum/D_registers_q_reg[7][20]_i_12_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.976 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.827    46.804    alum/temp_out0[20]
    SLICE_X51Y13         LUT3 (Prop_lut3_I0_O)        0.332    47.136 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.136    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.686 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.686    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.800 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.800    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.914 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.914    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.028 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.028    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.142 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.142    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.256 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.256    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.370 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.370    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.484 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.484    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.641 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.096    49.736    alum/temp_out0[19]
    SLICE_X46Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    50.536 r  alum/D_registers_q_reg[7][18]_i_63/CO[3]
                         net (fo=1, routed)           0.000    50.536    alum/D_registers_q_reg[7][18]_i_63_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.653 r  alum/D_registers_q_reg[7][18]_i_58/CO[3]
                         net (fo=1, routed)           0.000    50.653    alum/D_registers_q_reg[7][18]_i_58_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.770 r  alum/D_registers_q_reg[7][18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    50.770    alum/D_registers_q_reg[7][18]_i_53_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.887 r  alum/D_registers_q_reg[7][18]_i_48/CO[3]
                         net (fo=1, routed)           0.000    50.887    alum/D_registers_q_reg[7][18]_i_48_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.004 r  alum/D_registers_q_reg[7][18]_i_40/CO[3]
                         net (fo=1, routed)           0.000    51.004    alum/D_registers_q_reg[7][18]_i_40_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.121 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.121    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.238 r  alum/D_registers_q_reg[7][18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    51.238    alum/D_registers_q_reg[7][18]_i_23_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.355 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.355    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.512 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.047    52.559    alum/temp_out0[18]
    SLICE_X47Y10         LUT3 (Prop_lut3_I0_O)        0.332    52.891 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.891    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.441 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.441    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.555 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.555    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.669 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.669    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.783 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.783    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.897 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.897    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.011 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.011    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.125 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.125    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.239 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.239    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.396 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.130    55.527    alum/temp_out0[17]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    55.856 r  alum/D_registers_q[7][16]_i_66/O
                         net (fo=1, routed)           0.000    55.856    alum/D_registers_q[7][16]_i_66_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.389 r  alum/D_registers_q_reg[7][16]_i_59/CO[3]
                         net (fo=1, routed)           0.000    56.389    alum/D_registers_q_reg[7][16]_i_59_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.506 r  alum/D_registers_q_reg[7][16]_i_54/CO[3]
                         net (fo=1, routed)           0.000    56.506    alum/D_registers_q_reg[7][16]_i_54_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.623 r  alum/D_registers_q_reg[7][16]_i_49/CO[3]
                         net (fo=1, routed)           0.000    56.623    alum/D_registers_q_reg[7][16]_i_49_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.740 r  alum/D_registers_q_reg[7][16]_i_44/CO[3]
                         net (fo=1, routed)           0.000    56.740    alum/D_registers_q_reg[7][16]_i_44_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.857 r  alum/D_registers_q_reg[7][16]_i_39/CO[3]
                         net (fo=1, routed)           0.000    56.857    alum/D_registers_q_reg[7][16]_i_39_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.974 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    56.974    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.091 r  alum/D_registers_q_reg[7][16]_i_29/CO[3]
                         net (fo=1, routed)           0.000    57.091    alum/D_registers_q_reg[7][16]_i_29_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.208 r  alum/D_registers_q_reg[7][16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.208    alum/D_registers_q_reg[7][16]_i_20_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.365 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          1.070    58.434    alum/temp_out0[16]
    SLICE_X49Y10         LUT3 (Prop_lut3_I0_O)        0.332    58.766 r  alum/D_registers_q[7][15]_i_55/O
                         net (fo=1, routed)           0.000    58.766    alum/D_registers_q[7][15]_i_55_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    59.167 r  alum/D_registers_q_reg[7][15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    59.167    alum/D_registers_q_reg[7][15]_i_50_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.281 r  alum/D_registers_q_reg[7][15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    59.281    alum/D_registers_q_reg[7][15]_i_45_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.395 r  alum/D_registers_q_reg[7][15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    59.395    alum/D_registers_q_reg[7][15]_i_40_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.509 r  alum/D_registers_q_reg[7][15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    59.509    alum/D_registers_q_reg[7][15]_i_35_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.623 r  alum/D_registers_q_reg[7][15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    59.623    alum/D_registers_q_reg[7][15]_i_30_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.737 r  alum/D_registers_q_reg[7][15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    59.737    alum/D_registers_q_reg[7][15]_i_25_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.851 r  alum/D_registers_q_reg[7][15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    59.851    alum/D_registers_q_reg[7][15]_i_20_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.965 r  alum/D_registers_q_reg[7][15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    59.965    alum/D_registers_q_reg[7][15]_i_12_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.122 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.903    61.026    alum/temp_out0[15]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.329    61.355 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.355    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.905 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.905    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.019 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.019    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.133 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.133    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.247 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.247    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.361 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.361    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.475 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.475    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.589 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.589    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.703 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.703    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.860 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.100    63.960    alum/temp_out0[14]
    SLICE_X43Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    64.745 r  alum/D_registers_q_reg[7][13]_i_66/CO[3]
                         net (fo=1, routed)           0.000    64.745    alum/D_registers_q_reg[7][13]_i_66_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.859 r  alum/D_registers_q_reg[7][13]_i_59/CO[3]
                         net (fo=1, routed)           0.000    64.859    alum/D_registers_q_reg[7][13]_i_59_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.973 r  alum/D_registers_q_reg[7][13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    64.973    alum/D_registers_q_reg[7][13]_i_52_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.087 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.087    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.201 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    65.201    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.315 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.315    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.429 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.429    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.543 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.543    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.700 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.906    66.606    alum/temp_out0[13]
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.329    66.935 r  alum/D_registers_q[7][12]_i_57/O
                         net (fo=1, routed)           0.000    66.935    alum/D_registers_q[7][12]_i_57_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.468 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    67.468    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.585 r  alum/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    67.585    alum/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.702 r  alum/D_registers_q_reg[7][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    67.702    alum/D_registers_q_reg[7][12]_i_40_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.819 r  alum/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    67.819    alum/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.936 r  alum/D_registers_q_reg[7][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    67.936    alum/D_registers_q_reg[7][12]_i_30_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.053 r  alum/D_registers_q_reg[7][12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.053    alum/D_registers_q_reg[7][12]_i_25_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.170 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    68.170    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.287 r  alum/D_registers_q_reg[7][12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    68.287    alum/D_registers_q_reg[7][12]_i_14_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.444 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.997    69.441    alum/temp_out0[12]
    SLICE_X41Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    70.229 r  alum/D_registers_q_reg[7][10]_i_85/CO[3]
                         net (fo=1, routed)           0.000    70.229    alum/D_registers_q_reg[7][10]_i_85_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.343 r  alum/D_registers_q_reg[7][10]_i_75/CO[3]
                         net (fo=1, routed)           0.000    70.343    alum/D_registers_q_reg[7][10]_i_75_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.457 r  alum/D_registers_q_reg[7][10]_i_65/CO[3]
                         net (fo=1, routed)           0.000    70.457    alum/D_registers_q_reg[7][10]_i_65_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.571 r  alum/D_registers_q_reg[7][10]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.571    alum/D_registers_q_reg[7][10]_i_55_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.685 r  alum/D_registers_q_reg[7][10]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.685    alum/D_registers_q_reg[7][10]_i_45_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.799 r  alum/D_registers_q_reg[7][10]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.799    alum/D_registers_q_reg[7][10]_i_32_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.913 r  alum/D_registers_q_reg[7][10]_i_19/CO[3]
                         net (fo=1, routed)           0.000    70.913    alum/D_registers_q_reg[7][10]_i_19_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.027 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    71.027    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.184 r  alum/D_registers_q_reg[7][11]_i_16/CO[1]
                         net (fo=36, routed)          0.968    72.152    alum/temp_out0[11]
    SLICE_X39Y13         LUT3 (Prop_lut3_I0_O)        0.329    72.481 r  alum/D_registers_q[7][10]_i_89/O
                         net (fo=1, routed)           0.000    72.481    alum/D_registers_q[7][10]_i_89_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    73.013 r  alum/D_registers_q_reg[7][10]_i_74/CO[3]
                         net (fo=1, routed)           0.000    73.013    alum/D_registers_q_reg[7][10]_i_74_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.127 r  alum/D_registers_q_reg[7][10]_i_64/CO[3]
                         net (fo=1, routed)           0.000    73.127    alum/D_registers_q_reg[7][10]_i_64_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.241 r  alum/D_registers_q_reg[7][10]_i_54/CO[3]
                         net (fo=1, routed)           0.000    73.241    alum/D_registers_q_reg[7][10]_i_54_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.355 r  alum/D_registers_q_reg[7][10]_i_44/CO[3]
                         net (fo=1, routed)           0.000    73.355    alum/D_registers_q_reg[7][10]_i_44_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.469 r  alum/D_registers_q_reg[7][10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    73.469    alum/D_registers_q_reg[7][10]_i_31_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.583 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.583    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.697 r  alum/D_registers_q_reg[7][10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.697    alum/D_registers_q_reg[7][10]_i_11_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.854 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.880    74.734    alum/temp_out0[10]
    SLICE_X38Y12         LUT3 (Prop_lut3_I0_O)        0.329    75.063 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.063    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.596 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.596    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.713 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.713    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.830 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.830    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.947 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.947    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.064 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.064    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.181 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.181    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.298 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.298    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.415 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.415    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.572 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.984    77.557    alum/temp_out0[9]
    SLICE_X36Y12         LUT3 (Prop_lut3_I0_O)        0.332    77.889 r  alum/D_registers_q[7][8]_i_57/O
                         net (fo=1, routed)           0.000    77.889    alum/D_registers_q[7][8]_i_57_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.439 r  alum/D_registers_q_reg[7][8]_i_50/CO[3]
                         net (fo=1, routed)           0.000    78.439    alum/D_registers_q_reg[7][8]_i_50_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.553 r  alum/D_registers_q_reg[7][8]_i_45/CO[3]
                         net (fo=1, routed)           0.000    78.553    alum/D_registers_q_reg[7][8]_i_45_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.667 r  alum/D_registers_q_reg[7][8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.667    alum/D_registers_q_reg[7][8]_i_40_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.781 r  alum/D_registers_q_reg[7][8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.781    alum/D_registers_q_reg[7][8]_i_35_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.895 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.895    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.009 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.009    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.123 r  alum/D_registers_q_reg[7][8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    79.123    alum/D_registers_q_reg[7][8]_i_20_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.237 r  alum/D_registers_q_reg[7][8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    79.237    alum/D_registers_q_reg[7][8]_i_15_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.394 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.734    80.128    alum/temp_out0[8]
    SLICE_X35Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    80.913 r  alum/D_registers_q_reg[7][3]_i_157/CO[3]
                         net (fo=1, routed)           0.000    80.913    alum/D_registers_q_reg[7][3]_i_157_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.027 r  alum/D_registers_q_reg[7][3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    81.027    alum/D_registers_q_reg[7][3]_i_132_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.141 r  alum/D_registers_q_reg[7][3]_i_107/CO[3]
                         net (fo=1, routed)           0.000    81.141    alum/D_registers_q_reg[7][3]_i_107_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.255 r  alum/D_registers_q_reg[7][3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    81.255    alum/D_registers_q_reg[7][3]_i_82_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.369 r  alum/D_registers_q_reg[7][3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    81.369    alum/D_registers_q_reg[7][3]_i_61_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.483 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.009    81.492    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.606 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.606    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.720 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    81.720    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.877 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.069    82.946    alum/temp_out0[7]
    SLICE_X33Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    83.731 r  alum/D_registers_q_reg[7][3]_i_152/CO[3]
                         net (fo=1, routed)           0.000    83.731    alum/D_registers_q_reg[7][3]_i_152_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.845 r  alum/D_registers_q_reg[7][3]_i_127/CO[3]
                         net (fo=1, routed)           0.000    83.845    alum/D_registers_q_reg[7][3]_i_127_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.959 r  alum/D_registers_q_reg[7][3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    83.959    alum/D_registers_q_reg[7][3]_i_102_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.073 r  alum/D_registers_q_reg[7][3]_i_77/CO[3]
                         net (fo=1, routed)           0.000    84.073    alum/D_registers_q_reg[7][3]_i_77_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.187 r  alum/D_registers_q_reg[7][3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    84.187    alum/D_registers_q_reg[7][3]_i_56_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.301 r  alum/D_registers_q_reg[7][3]_i_40/CO[3]
                         net (fo=1, routed)           0.009    84.310    alum/D_registers_q_reg[7][3]_i_40_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.424 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    84.424    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.538 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    84.538    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.695 r  alum/D_registers_q_reg[7][6]_i_14/CO[1]
                         net (fo=36, routed)          1.298    85.993    alum/temp_out0[6]
    SLICE_X34Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    86.793 r  alum/D_registers_q_reg[7][3]_i_147/CO[3]
                         net (fo=1, routed)           0.000    86.793    alum/D_registers_q_reg[7][3]_i_147_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.910 r  alum/D_registers_q_reg[7][3]_i_122/CO[3]
                         net (fo=1, routed)           0.000    86.910    alum/D_registers_q_reg[7][3]_i_122_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.027 r  alum/D_registers_q_reg[7][3]_i_97/CO[3]
                         net (fo=1, routed)           0.000    87.027    alum/D_registers_q_reg[7][3]_i_97_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.144 r  alum/D_registers_q_reg[7][3]_i_72/CO[3]
                         net (fo=1, routed)           0.000    87.144    alum/D_registers_q_reg[7][3]_i_72_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.261 r  alum/D_registers_q_reg[7][3]_i_51/CO[3]
                         net (fo=1, routed)           0.000    87.261    alum/D_registers_q_reg[7][3]_i_51_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.378 r  alum/D_registers_q_reg[7][3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    87.378    alum/D_registers_q_reg[7][3]_i_35_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.495 r  alum/D_registers_q_reg[7][3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    87.495    alum/D_registers_q_reg[7][3]_i_22_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.612 r  alum/D_registers_q_reg[7][5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    87.612    alum/D_registers_q_reg[7][5]_i_16_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.769 r  alum/D_registers_q_reg[7][5]_i_12/CO[1]
                         net (fo=36, routed)          1.077    88.846    alum/temp_out0[5]
    SLICE_X32Y11         LUT3 (Prop_lut3_I0_O)        0.332    89.178 r  alum/D_registers_q[7][3]_i_171/O
                         net (fo=1, routed)           0.000    89.178    alum/D_registers_q[7][3]_i_171_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.728 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    89.728    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.842 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    89.842    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.956 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    89.956    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.070 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    90.070    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.184 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    90.184    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.298 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    90.298    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.412 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    90.412    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.526 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.526    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.683 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.915    91.598    alum/temp_out0[4]
    SLICE_X33Y10         LUT3 (Prop_lut3_I0_O)        0.329    91.927 r  alum/D_registers_q[7][3]_i_168/O
                         net (fo=1, routed)           0.000    91.927    alum/D_registers_q[7][3]_i_168_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.477 r  alum/D_registers_q_reg[7][3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    92.477    alum/D_registers_q_reg[7][3]_i_141_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.591 r  alum/D_registers_q_reg[7][3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    92.591    alum/D_registers_q_reg[7][3]_i_116_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.705 r  alum/D_registers_q_reg[7][3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    92.705    alum/D_registers_q_reg[7][3]_i_91_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.819 r  alum/D_registers_q_reg[7][3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    92.819    alum/D_registers_q_reg[7][3]_i_66_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.933 r  alum/D_registers_q_reg[7][3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    92.933    alum/D_registers_q_reg[7][3]_i_45_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.047 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    93.047    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.161 r  alum/D_registers_q_reg[7][3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    93.161    alum/D_registers_q_reg[7][3]_i_16_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.275 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.275    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.432 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.888    94.320    alum/temp_out0[3]
    SLICE_X35Y10         LUT3 (Prop_lut3_I0_O)        0.329    94.649 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    94.649    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.199 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.199    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.313 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.313    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.427 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.427    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.541 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.541    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.655 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.655    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.769 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    95.769    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.883 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.883    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.997 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.997    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.154 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.903    97.057    alum/temp_out0[2]
    SLICE_X31Y11         LUT3 (Prop_lut3_I0_O)        0.329    97.386 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    97.386    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.936 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    97.936    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.050 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.050    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.164 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.164    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.278 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.278    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.392 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    98.392    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.506 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    98.506    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.620 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    98.620    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.734 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    98.734    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.891 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.072    99.963    alum/temp_out0[1]
    SLICE_X30Y10         LUT3 (Prop_lut3_I0_O)        0.329   100.292 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000   100.292    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.825 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   100.825    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.942 r  alum/D_registers_q_reg[7][0]_i_58/CO[3]
                         net (fo=1, routed)           0.000   100.942    alum/D_registers_q_reg[7][0]_i_58_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.059 r  alum/D_registers_q_reg[7][0]_i_52/CO[3]
                         net (fo=1, routed)           0.000   101.059    alum/D_registers_q_reg[7][0]_i_52_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.176 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.176    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.293 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   101.293    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.410 r  alum/D_registers_q_reg[7][0]_i_32/CO[3]
                         net (fo=1, routed)           0.000   101.410    alum/D_registers_q_reg[7][0]_i_32_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.527 r  alum/D_registers_q_reg[7][0]_i_26/CO[3]
                         net (fo=1, routed)           0.000   101.527    alum/D_registers_q_reg[7][0]_i_26_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.644 r  alum/D_registers_q_reg[7][0]_i_19/CO[3]
                         net (fo=1, routed)           0.000   101.644    alum/D_registers_q_reg[7][0]_i_19_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.801 r  alum/D_registers_q_reg[7][0]_i_15/CO[1]
                         net (fo=1, routed)           0.832   102.634    sm/temp_out0[0]
    SLICE_X39Y25         LUT5 (Prop_lut5_I4_O)        0.332   102.966 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=1, routed)           0.403   103.369    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X39Y25         LUT4 (Prop_lut4_I1_O)        0.124   103.493 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.596   104.089    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X44Y26         LUT6 (Prop_lut6_I0_O)        0.124   104.213 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.401   105.614    sm/M_alum_out[0]
    SLICE_X34Y5          LUT6 (Prop_lut6_I3_O)        0.124   105.738 r  sm/D_states_q[3]_i_4/O
                         net (fo=1, routed)           0.767   106.504    sm/D_states_q[3]_i_4_n_0
    SLICE_X37Y5          LUT6 (Prop_lut6_I0_O)        0.124   106.628 r  sm/D_states_q[3]_i_2/O
                         net (fo=1, routed)           0.000   106.628    sm/D_states_q[3]_i_2_n_0
    SLICE_X37Y5          MUXF7 (Prop_muxf7_I0_O)      0.212   106.840 r  sm/D_states_q_reg[3]_i_1/O
                         net (fo=2, routed)           0.572   107.412    sm/D_states_d__0[3]
    SLICE_X37Y5          FDSE                                         r  sm/D_states_q_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.445   115.961    sm/clk_IBUF_BUFG
    SLICE_X37Y5          FDSE                                         r  sm/D_states_q_reg[3]_rep/C
                         clock pessimism              0.274   116.235    
                         clock uncertainty           -0.035   116.200    
    SLICE_X37Y5          FDSE (Setup_fdse_C_D)       -0.236   115.964    sm/D_states_q_reg[3]_rep
  -------------------------------------------------------------------
                         required time                        115.964    
                         arrival time                        -107.412    
  -------------------------------------------------------------------
                         slack                                  8.552    

Slack (MET) :             8.613ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.466ns  (logic 60.103ns (58.656%)  route 42.363ns (41.344%))
  Logic Levels:           320  (CARRY4=285 LUT2=2 LUT3=24 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X39Y4          FDRE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y4          FDRE (Prop_fdre_C_Q)         0.419     5.568 r  sm/D_states_q_reg[5]_rep/Q
                         net (fo=186, routed)         1.581     7.149    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X37Y10         LUT4 (Prop_lut4_I2_O)        0.327     7.476 r  sm/ram_reg_i_159/O
                         net (fo=1, routed)           0.859     8.335    sm/ram_reg_i_159_n_0
    SLICE_X37Y10         LUT6 (Prop_lut6_I1_O)        0.326     8.661 r  sm/ram_reg_i_142/O
                         net (fo=1, routed)           0.772     9.432    sm/ram_reg_i_142_n_0
    SLICE_X39Y9          LUT6 (Prop_lut6_I1_O)        0.124     9.556 r  sm/ram_reg_i_113/O
                         net (fo=64, routed)          1.692    11.249    L_reg/M_sm_ra1[0]
    SLICE_X52Y29         LUT6 (Prop_lut6_I4_O)        0.124    11.373 r  L_reg/D_registers_q[7][31]_i_104/O
                         net (fo=2, routed)           0.468    11.841    L_reg/D_registers_q[7][31]_i_104_n_0
    SLICE_X52Y26         LUT3 (Prop_lut3_I2_O)        0.124    11.965 r  L_reg/D_registers_q[7][31]_i_66/O
                         net (fo=53, routed)          0.995    12.959    sm/M_alum_a[31]
    SLICE_X53Y17         LUT2 (Prop_lut2_I1_O)        0.124    13.083 r  sm/D_registers_q[7][31]_i_206/O
                         net (fo=1, routed)           0.000    13.083    alum/S[0]
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.615 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.615    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.729 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.729    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.843 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.843    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.957 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.957    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.071 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    14.071    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.185 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    14.185    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.299 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    14.299    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.413 r  alum/D_registers_q_reg[7][31]_i_120/CO[3]
                         net (fo=1, routed)           0.009    14.422    alum/D_registers_q_reg[7][31]_i_120_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.693 r  alum/D_registers_q_reg[7][31]_i_74/CO[0]
                         net (fo=36, routed)          0.948    15.641    alum/temp_out0[31]
    SLICE_X48Y21         LUT3 (Prop_lut3_I0_O)        0.373    16.014 r  alum/D_registers_q[7][30]_i_76/O
                         net (fo=1, routed)           0.000    16.014    alum/D_registers_q[7][30]_i_76_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.564 r  alum/D_registers_q_reg[7][30]_i_69/CO[3]
                         net (fo=1, routed)           0.000    16.564    alum/D_registers_q_reg[7][30]_i_69_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.678 r  alum/D_registers_q_reg[7][30]_i_64/CO[3]
                         net (fo=1, routed)           0.000    16.678    alum/D_registers_q_reg[7][30]_i_64_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.792 r  alum/D_registers_q_reg[7][30]_i_59/CO[3]
                         net (fo=1, routed)           0.000    16.792    alum/D_registers_q_reg[7][30]_i_59_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.906 r  alum/D_registers_q_reg[7][30]_i_54/CO[3]
                         net (fo=1, routed)           0.009    16.915    alum/D_registers_q_reg[7][30]_i_54_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.029 r  alum/D_registers_q_reg[7][30]_i_49/CO[3]
                         net (fo=1, routed)           0.000    17.029    alum/D_registers_q_reg[7][30]_i_49_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.143 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.143    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.257 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.257    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.371 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.371    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.528 r  alum/D_registers_q_reg[7][30]_i_16/CO[1]
                         net (fo=37, routed)          0.921    18.449    alum/temp_out0[30]
    SLICE_X49Y21         LUT3 (Prop_lut3_I0_O)        0.329    18.778 r  alum/D_registers_q[7][29]_i_82/O
                         net (fo=1, routed)           0.000    18.778    alum/D_registers_q[7][29]_i_82_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.328 r  alum/D_registers_q_reg[7][29]_i_75/CO[3]
                         net (fo=1, routed)           0.000    19.328    alum/D_registers_q_reg[7][29]_i_75_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.442 r  alum/D_registers_q_reg[7][29]_i_70/CO[3]
                         net (fo=1, routed)           0.000    19.442    alum/D_registers_q_reg[7][29]_i_70_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.556 r  alum/D_registers_q_reg[7][29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    19.556    alum/D_registers_q_reg[7][29]_i_65_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.670 r  alum/D_registers_q_reg[7][29]_i_60/CO[3]
                         net (fo=1, routed)           0.009    19.679    alum/D_registers_q_reg[7][29]_i_60_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.793 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.793    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.907 r  alum/D_registers_q_reg[7][29]_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.907    alum/D_registers_q_reg[7][29]_i_43_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.021 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.021    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.135 r  alum/D_registers_q_reg[7][29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.135    alum/D_registers_q_reg[7][29]_i_18_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.292 r  alum/D_registers_q_reg[7][29]_i_8/CO[1]
                         net (fo=36, routed)          1.011    21.303    alum/temp_out0[29]
    SLICE_X47Y21         LUT3 (Prop_lut3_I0_O)        0.329    21.632 r  alum/D_registers_q[7][28]_i_54/O
                         net (fo=1, routed)           0.000    21.632    alum/D_registers_q[7][28]_i_54_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.182 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    22.182    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.296 r  alum/D_registers_q_reg[7][28]_i_42/CO[3]
                         net (fo=1, routed)           0.000    22.296    alum/D_registers_q_reg[7][28]_i_42_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.410 r  alum/D_registers_q_reg[7][28]_i_37/CO[3]
                         net (fo=1, routed)           0.000    22.410    alum/D_registers_q_reg[7][28]_i_37_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.524 r  alum/D_registers_q_reg[7][28]_i_32/CO[3]
                         net (fo=1, routed)           0.009    22.533    alum/D_registers_q_reg[7][28]_i_32_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.647 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.647    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.761 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.761    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.875 r  alum/D_registers_q_reg[7][28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.875    alum/D_registers_q_reg[7][28]_i_15_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.989 r  alum/D_registers_q_reg[7][28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.989    alum/D_registers_q_reg[7][28]_i_10_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.146 r  alum/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          0.940    24.087    alum/temp_out0[28]
    SLICE_X45Y21         LUT3 (Prop_lut3_I0_O)        0.329    24.416 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    24.416    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.966 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    24.966    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.080 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.080    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.194 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.194    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.308 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.009    25.317    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.431 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.431    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.545 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.545    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.659 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.659    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.773 r  alum/D_registers_q_reg[7][27]_i_12/CO[3]
                         net (fo=1, routed)           0.000    25.773    alum/D_registers_q_reg[7][27]_i_12_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.930 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.985    26.915    alum/temp_out0[27]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.329    27.244 r  alum/D_registers_q[7][26]_i_66/O
                         net (fo=1, routed)           0.000    27.244    alum/D_registers_q[7][26]_i_66_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.794 r  alum/D_registers_q_reg[7][26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    27.794    alum/D_registers_q_reg[7][26]_i_59_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.908 r  alum/D_registers_q_reg[7][26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    27.908    alum/D_registers_q_reg[7][26]_i_54_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.022 r  alum/D_registers_q_reg[7][26]_i_49/CO[3]
                         net (fo=1, routed)           0.000    28.022    alum/D_registers_q_reg[7][26]_i_49_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.136 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    28.136    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.250 r  alum/D_registers_q_reg[7][26]_i_39/CO[3]
                         net (fo=1, routed)           0.009    28.259    alum/D_registers_q_reg[7][26]_i_39_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.373 r  alum/D_registers_q_reg[7][26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    28.373    alum/D_registers_q_reg[7][26]_i_34_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.487 r  alum/D_registers_q_reg[7][26]_i_29/CO[3]
                         net (fo=1, routed)           0.000    28.487    alum/D_registers_q_reg[7][26]_i_29_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.601 r  alum/D_registers_q_reg[7][26]_i_26/CO[3]
                         net (fo=1, routed)           0.000    28.601    alum/D_registers_q_reg[7][26]_i_26_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.758 r  alum/D_registers_q_reg[7][26]_i_15/CO[1]
                         net (fo=36, routed)          0.940    29.698    alum/temp_out0[26]
    SLICE_X42Y20         LUT3 (Prop_lut3_I0_O)        0.329    30.027 r  alum/D_registers_q[7][25]_i_62/O
                         net (fo=1, routed)           0.000    30.027    alum/D_registers_q[7][25]_i_62_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.560 r  alum/D_registers_q_reg[7][25]_i_55/CO[3]
                         net (fo=1, routed)           0.000    30.560    alum/D_registers_q_reg[7][25]_i_55_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.677 r  alum/D_registers_q_reg[7][25]_i_50/CO[3]
                         net (fo=1, routed)           0.000    30.677    alum/D_registers_q_reg[7][25]_i_50_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.794 r  alum/D_registers_q_reg[7][25]_i_45/CO[3]
                         net (fo=1, routed)           0.000    30.794    alum/D_registers_q_reg[7][25]_i_45_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.911 r  alum/D_registers_q_reg[7][25]_i_40/CO[3]
                         net (fo=1, routed)           0.000    30.911    alum/D_registers_q_reg[7][25]_i_40_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.028 r  alum/D_registers_q_reg[7][25]_i_35/CO[3]
                         net (fo=1, routed)           0.009    31.037    alum/D_registers_q_reg[7][25]_i_35_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.154 r  alum/D_registers_q_reg[7][25]_i_30/CO[3]
                         net (fo=1, routed)           0.000    31.154    alum/D_registers_q_reg[7][25]_i_30_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.271 r  alum/D_registers_q_reg[7][25]_i_24/CO[3]
                         net (fo=1, routed)           0.000    31.271    alum/D_registers_q_reg[7][25]_i_24_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.388 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.388    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.545 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.935    32.480    alum/temp_out0[25]
    SLICE_X41Y20         LUT3 (Prop_lut3_I0_O)        0.332    32.812 r  alum/D_registers_q[7][24]_i_72/O
                         net (fo=1, routed)           0.000    32.812    alum/D_registers_q[7][24]_i_72_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.362 r  alum/D_registers_q_reg[7][24]_i_65/CO[3]
                         net (fo=1, routed)           0.000    33.362    alum/D_registers_q_reg[7][24]_i_65_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.476 r  alum/D_registers_q_reg[7][24]_i_60/CO[3]
                         net (fo=1, routed)           0.000    33.476    alum/D_registers_q_reg[7][24]_i_60_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.590 r  alum/D_registers_q_reg[7][24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.590    alum/D_registers_q_reg[7][24]_i_55_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.704 r  alum/D_registers_q_reg[7][24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    33.704    alum/D_registers_q_reg[7][24]_i_50_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.818 r  alum/D_registers_q_reg[7][24]_i_42/CO[3]
                         net (fo=1, routed)           0.009    33.827    alum/D_registers_q_reg[7][24]_i_42_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.941 r  alum/D_registers_q_reg[7][24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    33.941    alum/D_registers_q_reg[7][24]_i_33_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.055 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.055    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.169 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.169    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.326 r  alum/D_registers_q_reg[7][24]_i_12/CO[1]
                         net (fo=36, routed)          1.014    35.340    alum/temp_out0[24]
    SLICE_X40Y17         LUT3 (Prop_lut3_I0_O)        0.329    35.669 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.669    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.219 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.219    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.333 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.333    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.447 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.447    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.561 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.561    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.675 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.675    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.789 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.789    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.903 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.903    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.017 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.009    37.026    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.183 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.385    38.568    alum/temp_out0[23]
    SLICE_X45Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    39.353 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.353    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.467 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.467    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.581 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.581    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.695 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.695    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.809 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.809    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.923 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.923    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.037 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.037    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.151 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.151    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.308 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.103    41.411    alum/temp_out0[22]
    SLICE_X44Y16         LUT3 (Prop_lut3_I0_O)        0.329    41.740 r  alum/D_registers_q[7][21]_i_55/O
                         net (fo=1, routed)           0.000    41.740    alum/D_registers_q[7][21]_i_55_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.290 r  alum/D_registers_q_reg[7][21]_i_47/CO[3]
                         net (fo=1, routed)           0.000    42.290    alum/D_registers_q_reg[7][21]_i_47_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.404 r  alum/D_registers_q_reg[7][21]_i_42/CO[3]
                         net (fo=1, routed)           0.000    42.404    alum/D_registers_q_reg[7][21]_i_42_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.518 r  alum/D_registers_q_reg[7][21]_i_37/CO[3]
                         net (fo=1, routed)           0.000    42.518    alum/D_registers_q_reg[7][21]_i_37_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.632 r  alum/D_registers_q_reg[7][21]_i_32/CO[3]
                         net (fo=1, routed)           0.000    42.632    alum/D_registers_q_reg[7][21]_i_32_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.746 r  alum/D_registers_q_reg[7][21]_i_26/CO[3]
                         net (fo=1, routed)           0.000    42.746    alum/D_registers_q_reg[7][21]_i_26_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.860 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.860    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.017 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          1.183    44.200    alum/temp_out0[21]
    SLICE_X50Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    45.000 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.000    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.117 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.117    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.234 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.234    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.351 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.351    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.468 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.468    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.585 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.585    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.702 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.702    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.819 r  alum/D_registers_q_reg[7][20]_i_12/CO[3]
                         net (fo=1, routed)           0.000    45.819    alum/D_registers_q_reg[7][20]_i_12_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.976 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.827    46.804    alum/temp_out0[20]
    SLICE_X51Y13         LUT3 (Prop_lut3_I0_O)        0.332    47.136 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.136    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.686 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.686    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.800 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.800    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.914 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.914    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.028 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.028    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.142 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.142    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.256 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.256    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.370 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.370    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.484 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.484    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.641 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.096    49.736    alum/temp_out0[19]
    SLICE_X46Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    50.536 r  alum/D_registers_q_reg[7][18]_i_63/CO[3]
                         net (fo=1, routed)           0.000    50.536    alum/D_registers_q_reg[7][18]_i_63_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.653 r  alum/D_registers_q_reg[7][18]_i_58/CO[3]
                         net (fo=1, routed)           0.000    50.653    alum/D_registers_q_reg[7][18]_i_58_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.770 r  alum/D_registers_q_reg[7][18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    50.770    alum/D_registers_q_reg[7][18]_i_53_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.887 r  alum/D_registers_q_reg[7][18]_i_48/CO[3]
                         net (fo=1, routed)           0.000    50.887    alum/D_registers_q_reg[7][18]_i_48_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.004 r  alum/D_registers_q_reg[7][18]_i_40/CO[3]
                         net (fo=1, routed)           0.000    51.004    alum/D_registers_q_reg[7][18]_i_40_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.121 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.121    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.238 r  alum/D_registers_q_reg[7][18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    51.238    alum/D_registers_q_reg[7][18]_i_23_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.355 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.355    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.512 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.047    52.559    alum/temp_out0[18]
    SLICE_X47Y10         LUT3 (Prop_lut3_I0_O)        0.332    52.891 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.891    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.441 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.441    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.555 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.555    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.669 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.669    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.783 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.783    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.897 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.897    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.011 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.011    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.125 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.125    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.239 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.239    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.396 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.130    55.527    alum/temp_out0[17]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    55.856 r  alum/D_registers_q[7][16]_i_66/O
                         net (fo=1, routed)           0.000    55.856    alum/D_registers_q[7][16]_i_66_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.389 r  alum/D_registers_q_reg[7][16]_i_59/CO[3]
                         net (fo=1, routed)           0.000    56.389    alum/D_registers_q_reg[7][16]_i_59_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.506 r  alum/D_registers_q_reg[7][16]_i_54/CO[3]
                         net (fo=1, routed)           0.000    56.506    alum/D_registers_q_reg[7][16]_i_54_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.623 r  alum/D_registers_q_reg[7][16]_i_49/CO[3]
                         net (fo=1, routed)           0.000    56.623    alum/D_registers_q_reg[7][16]_i_49_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.740 r  alum/D_registers_q_reg[7][16]_i_44/CO[3]
                         net (fo=1, routed)           0.000    56.740    alum/D_registers_q_reg[7][16]_i_44_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.857 r  alum/D_registers_q_reg[7][16]_i_39/CO[3]
                         net (fo=1, routed)           0.000    56.857    alum/D_registers_q_reg[7][16]_i_39_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.974 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    56.974    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.091 r  alum/D_registers_q_reg[7][16]_i_29/CO[3]
                         net (fo=1, routed)           0.000    57.091    alum/D_registers_q_reg[7][16]_i_29_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.208 r  alum/D_registers_q_reg[7][16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.208    alum/D_registers_q_reg[7][16]_i_20_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.365 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          1.070    58.434    alum/temp_out0[16]
    SLICE_X49Y10         LUT3 (Prop_lut3_I0_O)        0.332    58.766 r  alum/D_registers_q[7][15]_i_55/O
                         net (fo=1, routed)           0.000    58.766    alum/D_registers_q[7][15]_i_55_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    59.167 r  alum/D_registers_q_reg[7][15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    59.167    alum/D_registers_q_reg[7][15]_i_50_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.281 r  alum/D_registers_q_reg[7][15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    59.281    alum/D_registers_q_reg[7][15]_i_45_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.395 r  alum/D_registers_q_reg[7][15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    59.395    alum/D_registers_q_reg[7][15]_i_40_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.509 r  alum/D_registers_q_reg[7][15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    59.509    alum/D_registers_q_reg[7][15]_i_35_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.623 r  alum/D_registers_q_reg[7][15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    59.623    alum/D_registers_q_reg[7][15]_i_30_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.737 r  alum/D_registers_q_reg[7][15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    59.737    alum/D_registers_q_reg[7][15]_i_25_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.851 r  alum/D_registers_q_reg[7][15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    59.851    alum/D_registers_q_reg[7][15]_i_20_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.965 r  alum/D_registers_q_reg[7][15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    59.965    alum/D_registers_q_reg[7][15]_i_12_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.122 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.903    61.026    alum/temp_out0[15]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.329    61.355 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.355    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.905 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.905    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.019 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.019    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.133 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.133    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.247 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.247    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.361 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.361    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.475 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.475    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.589 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.589    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.703 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.703    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.860 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.100    63.960    alum/temp_out0[14]
    SLICE_X43Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    64.745 r  alum/D_registers_q_reg[7][13]_i_66/CO[3]
                         net (fo=1, routed)           0.000    64.745    alum/D_registers_q_reg[7][13]_i_66_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.859 r  alum/D_registers_q_reg[7][13]_i_59/CO[3]
                         net (fo=1, routed)           0.000    64.859    alum/D_registers_q_reg[7][13]_i_59_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.973 r  alum/D_registers_q_reg[7][13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    64.973    alum/D_registers_q_reg[7][13]_i_52_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.087 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.087    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.201 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    65.201    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.315 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.315    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.429 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.429    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.543 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.543    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.700 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.906    66.606    alum/temp_out0[13]
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.329    66.935 r  alum/D_registers_q[7][12]_i_57/O
                         net (fo=1, routed)           0.000    66.935    alum/D_registers_q[7][12]_i_57_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.468 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    67.468    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.585 r  alum/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    67.585    alum/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.702 r  alum/D_registers_q_reg[7][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    67.702    alum/D_registers_q_reg[7][12]_i_40_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.819 r  alum/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    67.819    alum/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.936 r  alum/D_registers_q_reg[7][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    67.936    alum/D_registers_q_reg[7][12]_i_30_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.053 r  alum/D_registers_q_reg[7][12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.053    alum/D_registers_q_reg[7][12]_i_25_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.170 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    68.170    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.287 r  alum/D_registers_q_reg[7][12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    68.287    alum/D_registers_q_reg[7][12]_i_14_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.444 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.997    69.441    alum/temp_out0[12]
    SLICE_X41Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    70.229 r  alum/D_registers_q_reg[7][10]_i_85/CO[3]
                         net (fo=1, routed)           0.000    70.229    alum/D_registers_q_reg[7][10]_i_85_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.343 r  alum/D_registers_q_reg[7][10]_i_75/CO[3]
                         net (fo=1, routed)           0.000    70.343    alum/D_registers_q_reg[7][10]_i_75_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.457 r  alum/D_registers_q_reg[7][10]_i_65/CO[3]
                         net (fo=1, routed)           0.000    70.457    alum/D_registers_q_reg[7][10]_i_65_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.571 r  alum/D_registers_q_reg[7][10]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.571    alum/D_registers_q_reg[7][10]_i_55_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.685 r  alum/D_registers_q_reg[7][10]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.685    alum/D_registers_q_reg[7][10]_i_45_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.799 r  alum/D_registers_q_reg[7][10]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.799    alum/D_registers_q_reg[7][10]_i_32_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.913 r  alum/D_registers_q_reg[7][10]_i_19/CO[3]
                         net (fo=1, routed)           0.000    70.913    alum/D_registers_q_reg[7][10]_i_19_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.027 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    71.027    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.184 r  alum/D_registers_q_reg[7][11]_i_16/CO[1]
                         net (fo=36, routed)          0.968    72.152    alum/temp_out0[11]
    SLICE_X39Y13         LUT3 (Prop_lut3_I0_O)        0.329    72.481 r  alum/D_registers_q[7][10]_i_89/O
                         net (fo=1, routed)           0.000    72.481    alum/D_registers_q[7][10]_i_89_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    73.013 r  alum/D_registers_q_reg[7][10]_i_74/CO[3]
                         net (fo=1, routed)           0.000    73.013    alum/D_registers_q_reg[7][10]_i_74_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.127 r  alum/D_registers_q_reg[7][10]_i_64/CO[3]
                         net (fo=1, routed)           0.000    73.127    alum/D_registers_q_reg[7][10]_i_64_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.241 r  alum/D_registers_q_reg[7][10]_i_54/CO[3]
                         net (fo=1, routed)           0.000    73.241    alum/D_registers_q_reg[7][10]_i_54_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.355 r  alum/D_registers_q_reg[7][10]_i_44/CO[3]
                         net (fo=1, routed)           0.000    73.355    alum/D_registers_q_reg[7][10]_i_44_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.469 r  alum/D_registers_q_reg[7][10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    73.469    alum/D_registers_q_reg[7][10]_i_31_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.583 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.583    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.697 r  alum/D_registers_q_reg[7][10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.697    alum/D_registers_q_reg[7][10]_i_11_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.854 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.880    74.734    alum/temp_out0[10]
    SLICE_X38Y12         LUT3 (Prop_lut3_I0_O)        0.329    75.063 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.063    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.596 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.596    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.713 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.713    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.830 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.830    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.947 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.947    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.064 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.064    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.181 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.181    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.298 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.298    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.415 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.415    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.572 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.984    77.557    alum/temp_out0[9]
    SLICE_X36Y12         LUT3 (Prop_lut3_I0_O)        0.332    77.889 r  alum/D_registers_q[7][8]_i_57/O
                         net (fo=1, routed)           0.000    77.889    alum/D_registers_q[7][8]_i_57_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.439 r  alum/D_registers_q_reg[7][8]_i_50/CO[3]
                         net (fo=1, routed)           0.000    78.439    alum/D_registers_q_reg[7][8]_i_50_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.553 r  alum/D_registers_q_reg[7][8]_i_45/CO[3]
                         net (fo=1, routed)           0.000    78.553    alum/D_registers_q_reg[7][8]_i_45_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.667 r  alum/D_registers_q_reg[7][8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.667    alum/D_registers_q_reg[7][8]_i_40_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.781 r  alum/D_registers_q_reg[7][8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.781    alum/D_registers_q_reg[7][8]_i_35_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.895 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.895    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.009 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.009    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.123 r  alum/D_registers_q_reg[7][8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    79.123    alum/D_registers_q_reg[7][8]_i_20_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.237 r  alum/D_registers_q_reg[7][8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    79.237    alum/D_registers_q_reg[7][8]_i_15_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.394 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.734    80.128    alum/temp_out0[8]
    SLICE_X35Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    80.913 r  alum/D_registers_q_reg[7][3]_i_157/CO[3]
                         net (fo=1, routed)           0.000    80.913    alum/D_registers_q_reg[7][3]_i_157_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.027 r  alum/D_registers_q_reg[7][3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    81.027    alum/D_registers_q_reg[7][3]_i_132_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.141 r  alum/D_registers_q_reg[7][3]_i_107/CO[3]
                         net (fo=1, routed)           0.000    81.141    alum/D_registers_q_reg[7][3]_i_107_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.255 r  alum/D_registers_q_reg[7][3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    81.255    alum/D_registers_q_reg[7][3]_i_82_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.369 r  alum/D_registers_q_reg[7][3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    81.369    alum/D_registers_q_reg[7][3]_i_61_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.483 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.009    81.492    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.606 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.606    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.720 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    81.720    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.877 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.069    82.946    alum/temp_out0[7]
    SLICE_X33Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    83.731 r  alum/D_registers_q_reg[7][3]_i_152/CO[3]
                         net (fo=1, routed)           0.000    83.731    alum/D_registers_q_reg[7][3]_i_152_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.845 r  alum/D_registers_q_reg[7][3]_i_127/CO[3]
                         net (fo=1, routed)           0.000    83.845    alum/D_registers_q_reg[7][3]_i_127_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.959 r  alum/D_registers_q_reg[7][3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    83.959    alum/D_registers_q_reg[7][3]_i_102_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.073 r  alum/D_registers_q_reg[7][3]_i_77/CO[3]
                         net (fo=1, routed)           0.000    84.073    alum/D_registers_q_reg[7][3]_i_77_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.187 r  alum/D_registers_q_reg[7][3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    84.187    alum/D_registers_q_reg[7][3]_i_56_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.301 r  alum/D_registers_q_reg[7][3]_i_40/CO[3]
                         net (fo=1, routed)           0.009    84.310    alum/D_registers_q_reg[7][3]_i_40_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.424 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    84.424    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.538 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    84.538    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.695 r  alum/D_registers_q_reg[7][6]_i_14/CO[1]
                         net (fo=36, routed)          1.298    85.993    alum/temp_out0[6]
    SLICE_X34Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    86.793 r  alum/D_registers_q_reg[7][3]_i_147/CO[3]
                         net (fo=1, routed)           0.000    86.793    alum/D_registers_q_reg[7][3]_i_147_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.910 r  alum/D_registers_q_reg[7][3]_i_122/CO[3]
                         net (fo=1, routed)           0.000    86.910    alum/D_registers_q_reg[7][3]_i_122_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.027 r  alum/D_registers_q_reg[7][3]_i_97/CO[3]
                         net (fo=1, routed)           0.000    87.027    alum/D_registers_q_reg[7][3]_i_97_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.144 r  alum/D_registers_q_reg[7][3]_i_72/CO[3]
                         net (fo=1, routed)           0.000    87.144    alum/D_registers_q_reg[7][3]_i_72_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.261 r  alum/D_registers_q_reg[7][3]_i_51/CO[3]
                         net (fo=1, routed)           0.000    87.261    alum/D_registers_q_reg[7][3]_i_51_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.378 r  alum/D_registers_q_reg[7][3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    87.378    alum/D_registers_q_reg[7][3]_i_35_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.495 r  alum/D_registers_q_reg[7][3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    87.495    alum/D_registers_q_reg[7][3]_i_22_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.612 r  alum/D_registers_q_reg[7][5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    87.612    alum/D_registers_q_reg[7][5]_i_16_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.769 r  alum/D_registers_q_reg[7][5]_i_12/CO[1]
                         net (fo=36, routed)          1.077    88.846    alum/temp_out0[5]
    SLICE_X32Y11         LUT3 (Prop_lut3_I0_O)        0.332    89.178 r  alum/D_registers_q[7][3]_i_171/O
                         net (fo=1, routed)           0.000    89.178    alum/D_registers_q[7][3]_i_171_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.728 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    89.728    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.842 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    89.842    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.956 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    89.956    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.070 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    90.070    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.184 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    90.184    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.298 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    90.298    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.412 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    90.412    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.526 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.526    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.683 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.915    91.598    alum/temp_out0[4]
    SLICE_X33Y10         LUT3 (Prop_lut3_I0_O)        0.329    91.927 r  alum/D_registers_q[7][3]_i_168/O
                         net (fo=1, routed)           0.000    91.927    alum/D_registers_q[7][3]_i_168_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.477 r  alum/D_registers_q_reg[7][3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    92.477    alum/D_registers_q_reg[7][3]_i_141_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.591 r  alum/D_registers_q_reg[7][3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    92.591    alum/D_registers_q_reg[7][3]_i_116_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.705 r  alum/D_registers_q_reg[7][3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    92.705    alum/D_registers_q_reg[7][3]_i_91_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.819 r  alum/D_registers_q_reg[7][3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    92.819    alum/D_registers_q_reg[7][3]_i_66_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.933 r  alum/D_registers_q_reg[7][3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    92.933    alum/D_registers_q_reg[7][3]_i_45_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.047 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    93.047    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.161 r  alum/D_registers_q_reg[7][3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    93.161    alum/D_registers_q_reg[7][3]_i_16_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.275 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.275    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.432 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.888    94.320    alum/temp_out0[3]
    SLICE_X35Y10         LUT3 (Prop_lut3_I0_O)        0.329    94.649 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    94.649    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.199 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.199    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.313 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.313    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.427 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.427    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.541 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.541    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.655 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.655    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.769 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    95.769    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.883 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.883    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.997 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.997    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.154 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.903    97.057    alum/temp_out0[2]
    SLICE_X31Y11         LUT3 (Prop_lut3_I0_O)        0.329    97.386 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    97.386    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.936 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    97.936    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.050 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.050    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.164 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.164    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.278 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.278    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.392 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    98.392    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.506 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    98.506    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.620 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    98.620    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.734 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    98.734    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.891 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.072    99.963    alum/temp_out0[1]
    SLICE_X30Y10         LUT3 (Prop_lut3_I0_O)        0.329   100.292 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000   100.292    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.825 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   100.825    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.942 r  alum/D_registers_q_reg[7][0]_i_58/CO[3]
                         net (fo=1, routed)           0.000   100.942    alum/D_registers_q_reg[7][0]_i_58_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.059 r  alum/D_registers_q_reg[7][0]_i_52/CO[3]
                         net (fo=1, routed)           0.000   101.059    alum/D_registers_q_reg[7][0]_i_52_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.176 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.176    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.293 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   101.293    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.410 r  alum/D_registers_q_reg[7][0]_i_32/CO[3]
                         net (fo=1, routed)           0.000   101.410    alum/D_registers_q_reg[7][0]_i_32_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.527 r  alum/D_registers_q_reg[7][0]_i_26/CO[3]
                         net (fo=1, routed)           0.000   101.527    alum/D_registers_q_reg[7][0]_i_26_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.644 r  alum/D_registers_q_reg[7][0]_i_19/CO[3]
                         net (fo=1, routed)           0.000   101.644    alum/D_registers_q_reg[7][0]_i_19_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.801 r  alum/D_registers_q_reg[7][0]_i_15/CO[1]
                         net (fo=1, routed)           0.832   102.634    sm/temp_out0[0]
    SLICE_X39Y25         LUT5 (Prop_lut5_I4_O)        0.332   102.966 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=1, routed)           0.403   103.369    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X39Y25         LUT4 (Prop_lut4_I1_O)        0.124   103.493 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.596   104.089    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X44Y26         LUT6 (Prop_lut6_I0_O)        0.124   104.213 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.458   105.670    sm/M_alum_out[0]
    SLICE_X36Y4          LUT2 (Prop_lut2_I1_O)        0.118   105.788 f  sm/D_states_q[1]_i_11/O
                         net (fo=1, routed)           0.441   106.229    sm/D_states_q[1]_i_11_n_0
    SLICE_X36Y4          LUT6 (Prop_lut6_I3_O)        0.326   106.555 f  sm/D_states_q[1]_i_2/O
                         net (fo=3, routed)           0.936   107.491    sm/D_states_q[1]_i_2_n_0
    SLICE_X36Y7          LUT6 (Prop_lut6_I0_O)        0.124   107.615 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.000   107.615    sm/D_states_d__0[1]
    SLICE_X36Y7          FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.444   115.960    sm/clk_IBUF_BUFG
    SLICE_X36Y7          FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.274   116.234    
                         clock uncertainty           -0.035   116.199    
    SLICE_X36Y7          FDRE (Setup_fdre_C_D)        0.029   116.228    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        116.228    
                         arrival time                        -107.615    
  -------------------------------------------------------------------
                         slack                                  8.613    

Slack (MET) :             8.721ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.073ns  (logic 59.995ns (58.776%)  route 42.078ns (41.224%))
  Logic Levels:           320  (CARRY4=285 LUT2=1 LUT3=24 LUT4=2 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X39Y4          FDRE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y4          FDRE (Prop_fdre_C_Q)         0.419     5.568 r  sm/D_states_q_reg[5]_rep/Q
                         net (fo=186, routed)         1.581     7.149    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X37Y10         LUT4 (Prop_lut4_I2_O)        0.327     7.476 r  sm/ram_reg_i_159/O
                         net (fo=1, routed)           0.859     8.335    sm/ram_reg_i_159_n_0
    SLICE_X37Y10         LUT6 (Prop_lut6_I1_O)        0.326     8.661 r  sm/ram_reg_i_142/O
                         net (fo=1, routed)           0.772     9.432    sm/ram_reg_i_142_n_0
    SLICE_X39Y9          LUT6 (Prop_lut6_I1_O)        0.124     9.556 r  sm/ram_reg_i_113/O
                         net (fo=64, routed)          1.692    11.249    L_reg/M_sm_ra1[0]
    SLICE_X52Y29         LUT6 (Prop_lut6_I4_O)        0.124    11.373 r  L_reg/D_registers_q[7][31]_i_104/O
                         net (fo=2, routed)           0.468    11.841    L_reg/D_registers_q[7][31]_i_104_n_0
    SLICE_X52Y26         LUT3 (Prop_lut3_I2_O)        0.124    11.965 r  L_reg/D_registers_q[7][31]_i_66/O
                         net (fo=53, routed)          0.995    12.959    sm/M_alum_a[31]
    SLICE_X53Y17         LUT2 (Prop_lut2_I1_O)        0.124    13.083 r  sm/D_registers_q[7][31]_i_206/O
                         net (fo=1, routed)           0.000    13.083    alum/S[0]
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.615 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.615    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.729 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.729    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.843 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.843    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.957 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.957    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.071 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    14.071    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.185 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    14.185    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.299 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    14.299    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.413 r  alum/D_registers_q_reg[7][31]_i_120/CO[3]
                         net (fo=1, routed)           0.009    14.422    alum/D_registers_q_reg[7][31]_i_120_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.693 r  alum/D_registers_q_reg[7][31]_i_74/CO[0]
                         net (fo=36, routed)          0.948    15.641    alum/temp_out0[31]
    SLICE_X48Y21         LUT3 (Prop_lut3_I0_O)        0.373    16.014 r  alum/D_registers_q[7][30]_i_76/O
                         net (fo=1, routed)           0.000    16.014    alum/D_registers_q[7][30]_i_76_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.564 r  alum/D_registers_q_reg[7][30]_i_69/CO[3]
                         net (fo=1, routed)           0.000    16.564    alum/D_registers_q_reg[7][30]_i_69_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.678 r  alum/D_registers_q_reg[7][30]_i_64/CO[3]
                         net (fo=1, routed)           0.000    16.678    alum/D_registers_q_reg[7][30]_i_64_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.792 r  alum/D_registers_q_reg[7][30]_i_59/CO[3]
                         net (fo=1, routed)           0.000    16.792    alum/D_registers_q_reg[7][30]_i_59_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.906 r  alum/D_registers_q_reg[7][30]_i_54/CO[3]
                         net (fo=1, routed)           0.009    16.915    alum/D_registers_q_reg[7][30]_i_54_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.029 r  alum/D_registers_q_reg[7][30]_i_49/CO[3]
                         net (fo=1, routed)           0.000    17.029    alum/D_registers_q_reg[7][30]_i_49_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.143 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.143    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.257 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.257    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.371 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.371    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.528 r  alum/D_registers_q_reg[7][30]_i_16/CO[1]
                         net (fo=37, routed)          0.921    18.449    alum/temp_out0[30]
    SLICE_X49Y21         LUT3 (Prop_lut3_I0_O)        0.329    18.778 r  alum/D_registers_q[7][29]_i_82/O
                         net (fo=1, routed)           0.000    18.778    alum/D_registers_q[7][29]_i_82_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.328 r  alum/D_registers_q_reg[7][29]_i_75/CO[3]
                         net (fo=1, routed)           0.000    19.328    alum/D_registers_q_reg[7][29]_i_75_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.442 r  alum/D_registers_q_reg[7][29]_i_70/CO[3]
                         net (fo=1, routed)           0.000    19.442    alum/D_registers_q_reg[7][29]_i_70_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.556 r  alum/D_registers_q_reg[7][29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    19.556    alum/D_registers_q_reg[7][29]_i_65_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.670 r  alum/D_registers_q_reg[7][29]_i_60/CO[3]
                         net (fo=1, routed)           0.009    19.679    alum/D_registers_q_reg[7][29]_i_60_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.793 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.793    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.907 r  alum/D_registers_q_reg[7][29]_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.907    alum/D_registers_q_reg[7][29]_i_43_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.021 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.021    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.135 r  alum/D_registers_q_reg[7][29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.135    alum/D_registers_q_reg[7][29]_i_18_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.292 r  alum/D_registers_q_reg[7][29]_i_8/CO[1]
                         net (fo=36, routed)          1.011    21.303    alum/temp_out0[29]
    SLICE_X47Y21         LUT3 (Prop_lut3_I0_O)        0.329    21.632 r  alum/D_registers_q[7][28]_i_54/O
                         net (fo=1, routed)           0.000    21.632    alum/D_registers_q[7][28]_i_54_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.182 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    22.182    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.296 r  alum/D_registers_q_reg[7][28]_i_42/CO[3]
                         net (fo=1, routed)           0.000    22.296    alum/D_registers_q_reg[7][28]_i_42_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.410 r  alum/D_registers_q_reg[7][28]_i_37/CO[3]
                         net (fo=1, routed)           0.000    22.410    alum/D_registers_q_reg[7][28]_i_37_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.524 r  alum/D_registers_q_reg[7][28]_i_32/CO[3]
                         net (fo=1, routed)           0.009    22.533    alum/D_registers_q_reg[7][28]_i_32_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.647 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.647    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.761 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.761    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.875 r  alum/D_registers_q_reg[7][28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.875    alum/D_registers_q_reg[7][28]_i_15_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.989 r  alum/D_registers_q_reg[7][28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.989    alum/D_registers_q_reg[7][28]_i_10_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.146 r  alum/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          0.940    24.087    alum/temp_out0[28]
    SLICE_X45Y21         LUT3 (Prop_lut3_I0_O)        0.329    24.416 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    24.416    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.966 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    24.966    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.080 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.080    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.194 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.194    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.308 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.009    25.317    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.431 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.431    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.545 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.545    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.659 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.659    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.773 r  alum/D_registers_q_reg[7][27]_i_12/CO[3]
                         net (fo=1, routed)           0.000    25.773    alum/D_registers_q_reg[7][27]_i_12_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.930 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.985    26.915    alum/temp_out0[27]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.329    27.244 r  alum/D_registers_q[7][26]_i_66/O
                         net (fo=1, routed)           0.000    27.244    alum/D_registers_q[7][26]_i_66_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.794 r  alum/D_registers_q_reg[7][26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    27.794    alum/D_registers_q_reg[7][26]_i_59_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.908 r  alum/D_registers_q_reg[7][26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    27.908    alum/D_registers_q_reg[7][26]_i_54_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.022 r  alum/D_registers_q_reg[7][26]_i_49/CO[3]
                         net (fo=1, routed)           0.000    28.022    alum/D_registers_q_reg[7][26]_i_49_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.136 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    28.136    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.250 r  alum/D_registers_q_reg[7][26]_i_39/CO[3]
                         net (fo=1, routed)           0.009    28.259    alum/D_registers_q_reg[7][26]_i_39_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.373 r  alum/D_registers_q_reg[7][26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    28.373    alum/D_registers_q_reg[7][26]_i_34_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.487 r  alum/D_registers_q_reg[7][26]_i_29/CO[3]
                         net (fo=1, routed)           0.000    28.487    alum/D_registers_q_reg[7][26]_i_29_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.601 r  alum/D_registers_q_reg[7][26]_i_26/CO[3]
                         net (fo=1, routed)           0.000    28.601    alum/D_registers_q_reg[7][26]_i_26_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.758 r  alum/D_registers_q_reg[7][26]_i_15/CO[1]
                         net (fo=36, routed)          0.940    29.698    alum/temp_out0[26]
    SLICE_X42Y20         LUT3 (Prop_lut3_I0_O)        0.329    30.027 r  alum/D_registers_q[7][25]_i_62/O
                         net (fo=1, routed)           0.000    30.027    alum/D_registers_q[7][25]_i_62_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.560 r  alum/D_registers_q_reg[7][25]_i_55/CO[3]
                         net (fo=1, routed)           0.000    30.560    alum/D_registers_q_reg[7][25]_i_55_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.677 r  alum/D_registers_q_reg[7][25]_i_50/CO[3]
                         net (fo=1, routed)           0.000    30.677    alum/D_registers_q_reg[7][25]_i_50_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.794 r  alum/D_registers_q_reg[7][25]_i_45/CO[3]
                         net (fo=1, routed)           0.000    30.794    alum/D_registers_q_reg[7][25]_i_45_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.911 r  alum/D_registers_q_reg[7][25]_i_40/CO[3]
                         net (fo=1, routed)           0.000    30.911    alum/D_registers_q_reg[7][25]_i_40_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.028 r  alum/D_registers_q_reg[7][25]_i_35/CO[3]
                         net (fo=1, routed)           0.009    31.037    alum/D_registers_q_reg[7][25]_i_35_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.154 r  alum/D_registers_q_reg[7][25]_i_30/CO[3]
                         net (fo=1, routed)           0.000    31.154    alum/D_registers_q_reg[7][25]_i_30_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.271 r  alum/D_registers_q_reg[7][25]_i_24/CO[3]
                         net (fo=1, routed)           0.000    31.271    alum/D_registers_q_reg[7][25]_i_24_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.388 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.388    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.545 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.935    32.480    alum/temp_out0[25]
    SLICE_X41Y20         LUT3 (Prop_lut3_I0_O)        0.332    32.812 r  alum/D_registers_q[7][24]_i_72/O
                         net (fo=1, routed)           0.000    32.812    alum/D_registers_q[7][24]_i_72_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.362 r  alum/D_registers_q_reg[7][24]_i_65/CO[3]
                         net (fo=1, routed)           0.000    33.362    alum/D_registers_q_reg[7][24]_i_65_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.476 r  alum/D_registers_q_reg[7][24]_i_60/CO[3]
                         net (fo=1, routed)           0.000    33.476    alum/D_registers_q_reg[7][24]_i_60_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.590 r  alum/D_registers_q_reg[7][24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.590    alum/D_registers_q_reg[7][24]_i_55_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.704 r  alum/D_registers_q_reg[7][24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    33.704    alum/D_registers_q_reg[7][24]_i_50_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.818 r  alum/D_registers_q_reg[7][24]_i_42/CO[3]
                         net (fo=1, routed)           0.009    33.827    alum/D_registers_q_reg[7][24]_i_42_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.941 r  alum/D_registers_q_reg[7][24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    33.941    alum/D_registers_q_reg[7][24]_i_33_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.055 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.055    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.169 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.169    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.326 r  alum/D_registers_q_reg[7][24]_i_12/CO[1]
                         net (fo=36, routed)          1.014    35.340    alum/temp_out0[24]
    SLICE_X40Y17         LUT3 (Prop_lut3_I0_O)        0.329    35.669 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.669    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.219 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.219    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.333 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.333    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.447 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.447    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.561 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.561    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.675 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.675    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.789 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.789    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.903 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.903    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.017 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.009    37.026    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.183 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.385    38.568    alum/temp_out0[23]
    SLICE_X45Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    39.353 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.353    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.467 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.467    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.581 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.581    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.695 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.695    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.809 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.809    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.923 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.923    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.037 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.037    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.151 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.151    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.308 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.103    41.411    alum/temp_out0[22]
    SLICE_X44Y16         LUT3 (Prop_lut3_I0_O)        0.329    41.740 r  alum/D_registers_q[7][21]_i_55/O
                         net (fo=1, routed)           0.000    41.740    alum/D_registers_q[7][21]_i_55_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.290 r  alum/D_registers_q_reg[7][21]_i_47/CO[3]
                         net (fo=1, routed)           0.000    42.290    alum/D_registers_q_reg[7][21]_i_47_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.404 r  alum/D_registers_q_reg[7][21]_i_42/CO[3]
                         net (fo=1, routed)           0.000    42.404    alum/D_registers_q_reg[7][21]_i_42_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.518 r  alum/D_registers_q_reg[7][21]_i_37/CO[3]
                         net (fo=1, routed)           0.000    42.518    alum/D_registers_q_reg[7][21]_i_37_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.632 r  alum/D_registers_q_reg[7][21]_i_32/CO[3]
                         net (fo=1, routed)           0.000    42.632    alum/D_registers_q_reg[7][21]_i_32_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.746 r  alum/D_registers_q_reg[7][21]_i_26/CO[3]
                         net (fo=1, routed)           0.000    42.746    alum/D_registers_q_reg[7][21]_i_26_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.860 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.860    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.017 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          1.183    44.200    alum/temp_out0[21]
    SLICE_X50Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    45.000 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.000    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.117 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.117    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.234 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.234    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.351 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.351    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.468 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.468    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.585 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.585    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.702 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.702    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.819 r  alum/D_registers_q_reg[7][20]_i_12/CO[3]
                         net (fo=1, routed)           0.000    45.819    alum/D_registers_q_reg[7][20]_i_12_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.976 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.827    46.804    alum/temp_out0[20]
    SLICE_X51Y13         LUT3 (Prop_lut3_I0_O)        0.332    47.136 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.136    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.686 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.686    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.800 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.800    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.914 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.914    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.028 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.028    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.142 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.142    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.256 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.256    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.370 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.370    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.484 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.484    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.641 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.096    49.736    alum/temp_out0[19]
    SLICE_X46Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    50.536 r  alum/D_registers_q_reg[7][18]_i_63/CO[3]
                         net (fo=1, routed)           0.000    50.536    alum/D_registers_q_reg[7][18]_i_63_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.653 r  alum/D_registers_q_reg[7][18]_i_58/CO[3]
                         net (fo=1, routed)           0.000    50.653    alum/D_registers_q_reg[7][18]_i_58_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.770 r  alum/D_registers_q_reg[7][18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    50.770    alum/D_registers_q_reg[7][18]_i_53_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.887 r  alum/D_registers_q_reg[7][18]_i_48/CO[3]
                         net (fo=1, routed)           0.000    50.887    alum/D_registers_q_reg[7][18]_i_48_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.004 r  alum/D_registers_q_reg[7][18]_i_40/CO[3]
                         net (fo=1, routed)           0.000    51.004    alum/D_registers_q_reg[7][18]_i_40_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.121 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.121    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.238 r  alum/D_registers_q_reg[7][18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    51.238    alum/D_registers_q_reg[7][18]_i_23_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.355 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.355    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.512 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.047    52.559    alum/temp_out0[18]
    SLICE_X47Y10         LUT3 (Prop_lut3_I0_O)        0.332    52.891 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.891    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.441 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.441    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.555 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.555    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.669 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.669    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.783 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.783    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.897 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.897    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.011 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.011    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.125 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.125    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.239 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.239    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.396 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.130    55.527    alum/temp_out0[17]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    55.856 r  alum/D_registers_q[7][16]_i_66/O
                         net (fo=1, routed)           0.000    55.856    alum/D_registers_q[7][16]_i_66_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.389 r  alum/D_registers_q_reg[7][16]_i_59/CO[3]
                         net (fo=1, routed)           0.000    56.389    alum/D_registers_q_reg[7][16]_i_59_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.506 r  alum/D_registers_q_reg[7][16]_i_54/CO[3]
                         net (fo=1, routed)           0.000    56.506    alum/D_registers_q_reg[7][16]_i_54_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.623 r  alum/D_registers_q_reg[7][16]_i_49/CO[3]
                         net (fo=1, routed)           0.000    56.623    alum/D_registers_q_reg[7][16]_i_49_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.740 r  alum/D_registers_q_reg[7][16]_i_44/CO[3]
                         net (fo=1, routed)           0.000    56.740    alum/D_registers_q_reg[7][16]_i_44_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.857 r  alum/D_registers_q_reg[7][16]_i_39/CO[3]
                         net (fo=1, routed)           0.000    56.857    alum/D_registers_q_reg[7][16]_i_39_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.974 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    56.974    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.091 r  alum/D_registers_q_reg[7][16]_i_29/CO[3]
                         net (fo=1, routed)           0.000    57.091    alum/D_registers_q_reg[7][16]_i_29_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.208 r  alum/D_registers_q_reg[7][16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.208    alum/D_registers_q_reg[7][16]_i_20_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.365 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          1.070    58.434    alum/temp_out0[16]
    SLICE_X49Y10         LUT3 (Prop_lut3_I0_O)        0.332    58.766 r  alum/D_registers_q[7][15]_i_55/O
                         net (fo=1, routed)           0.000    58.766    alum/D_registers_q[7][15]_i_55_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    59.167 r  alum/D_registers_q_reg[7][15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    59.167    alum/D_registers_q_reg[7][15]_i_50_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.281 r  alum/D_registers_q_reg[7][15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    59.281    alum/D_registers_q_reg[7][15]_i_45_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.395 r  alum/D_registers_q_reg[7][15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    59.395    alum/D_registers_q_reg[7][15]_i_40_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.509 r  alum/D_registers_q_reg[7][15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    59.509    alum/D_registers_q_reg[7][15]_i_35_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.623 r  alum/D_registers_q_reg[7][15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    59.623    alum/D_registers_q_reg[7][15]_i_30_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.737 r  alum/D_registers_q_reg[7][15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    59.737    alum/D_registers_q_reg[7][15]_i_25_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.851 r  alum/D_registers_q_reg[7][15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    59.851    alum/D_registers_q_reg[7][15]_i_20_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.965 r  alum/D_registers_q_reg[7][15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    59.965    alum/D_registers_q_reg[7][15]_i_12_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.122 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.903    61.026    alum/temp_out0[15]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.329    61.355 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.355    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.905 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.905    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.019 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.019    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.133 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.133    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.247 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.247    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.361 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.361    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.475 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.475    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.589 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.589    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.703 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.703    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.860 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.100    63.960    alum/temp_out0[14]
    SLICE_X43Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    64.745 r  alum/D_registers_q_reg[7][13]_i_66/CO[3]
                         net (fo=1, routed)           0.000    64.745    alum/D_registers_q_reg[7][13]_i_66_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.859 r  alum/D_registers_q_reg[7][13]_i_59/CO[3]
                         net (fo=1, routed)           0.000    64.859    alum/D_registers_q_reg[7][13]_i_59_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.973 r  alum/D_registers_q_reg[7][13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    64.973    alum/D_registers_q_reg[7][13]_i_52_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.087 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.087    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.201 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    65.201    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.315 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.315    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.429 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.429    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.543 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.543    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.700 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.906    66.606    alum/temp_out0[13]
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.329    66.935 r  alum/D_registers_q[7][12]_i_57/O
                         net (fo=1, routed)           0.000    66.935    alum/D_registers_q[7][12]_i_57_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.468 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    67.468    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.585 r  alum/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    67.585    alum/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.702 r  alum/D_registers_q_reg[7][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    67.702    alum/D_registers_q_reg[7][12]_i_40_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.819 r  alum/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    67.819    alum/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.936 r  alum/D_registers_q_reg[7][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    67.936    alum/D_registers_q_reg[7][12]_i_30_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.053 r  alum/D_registers_q_reg[7][12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.053    alum/D_registers_q_reg[7][12]_i_25_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.170 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    68.170    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.287 r  alum/D_registers_q_reg[7][12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    68.287    alum/D_registers_q_reg[7][12]_i_14_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.444 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.997    69.441    alum/temp_out0[12]
    SLICE_X41Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    70.229 r  alum/D_registers_q_reg[7][10]_i_85/CO[3]
                         net (fo=1, routed)           0.000    70.229    alum/D_registers_q_reg[7][10]_i_85_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.343 r  alum/D_registers_q_reg[7][10]_i_75/CO[3]
                         net (fo=1, routed)           0.000    70.343    alum/D_registers_q_reg[7][10]_i_75_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.457 r  alum/D_registers_q_reg[7][10]_i_65/CO[3]
                         net (fo=1, routed)           0.000    70.457    alum/D_registers_q_reg[7][10]_i_65_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.571 r  alum/D_registers_q_reg[7][10]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.571    alum/D_registers_q_reg[7][10]_i_55_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.685 r  alum/D_registers_q_reg[7][10]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.685    alum/D_registers_q_reg[7][10]_i_45_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.799 r  alum/D_registers_q_reg[7][10]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.799    alum/D_registers_q_reg[7][10]_i_32_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.913 r  alum/D_registers_q_reg[7][10]_i_19/CO[3]
                         net (fo=1, routed)           0.000    70.913    alum/D_registers_q_reg[7][10]_i_19_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.027 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    71.027    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.184 r  alum/D_registers_q_reg[7][11]_i_16/CO[1]
                         net (fo=36, routed)          0.968    72.152    alum/temp_out0[11]
    SLICE_X39Y13         LUT3 (Prop_lut3_I0_O)        0.329    72.481 r  alum/D_registers_q[7][10]_i_89/O
                         net (fo=1, routed)           0.000    72.481    alum/D_registers_q[7][10]_i_89_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    73.013 r  alum/D_registers_q_reg[7][10]_i_74/CO[3]
                         net (fo=1, routed)           0.000    73.013    alum/D_registers_q_reg[7][10]_i_74_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.127 r  alum/D_registers_q_reg[7][10]_i_64/CO[3]
                         net (fo=1, routed)           0.000    73.127    alum/D_registers_q_reg[7][10]_i_64_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.241 r  alum/D_registers_q_reg[7][10]_i_54/CO[3]
                         net (fo=1, routed)           0.000    73.241    alum/D_registers_q_reg[7][10]_i_54_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.355 r  alum/D_registers_q_reg[7][10]_i_44/CO[3]
                         net (fo=1, routed)           0.000    73.355    alum/D_registers_q_reg[7][10]_i_44_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.469 r  alum/D_registers_q_reg[7][10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    73.469    alum/D_registers_q_reg[7][10]_i_31_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.583 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.583    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.697 r  alum/D_registers_q_reg[7][10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.697    alum/D_registers_q_reg[7][10]_i_11_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.854 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.880    74.734    alum/temp_out0[10]
    SLICE_X38Y12         LUT3 (Prop_lut3_I0_O)        0.329    75.063 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.063    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.596 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.596    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.713 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.713    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.830 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.830    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.947 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.947    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.064 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.064    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.181 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.181    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.298 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.298    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.415 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.415    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.572 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.984    77.557    alum/temp_out0[9]
    SLICE_X36Y12         LUT3 (Prop_lut3_I0_O)        0.332    77.889 r  alum/D_registers_q[7][8]_i_57/O
                         net (fo=1, routed)           0.000    77.889    alum/D_registers_q[7][8]_i_57_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.439 r  alum/D_registers_q_reg[7][8]_i_50/CO[3]
                         net (fo=1, routed)           0.000    78.439    alum/D_registers_q_reg[7][8]_i_50_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.553 r  alum/D_registers_q_reg[7][8]_i_45/CO[3]
                         net (fo=1, routed)           0.000    78.553    alum/D_registers_q_reg[7][8]_i_45_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.667 r  alum/D_registers_q_reg[7][8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.667    alum/D_registers_q_reg[7][8]_i_40_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.781 r  alum/D_registers_q_reg[7][8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.781    alum/D_registers_q_reg[7][8]_i_35_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.895 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.895    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.009 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.009    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.123 r  alum/D_registers_q_reg[7][8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    79.123    alum/D_registers_q_reg[7][8]_i_20_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.237 r  alum/D_registers_q_reg[7][8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    79.237    alum/D_registers_q_reg[7][8]_i_15_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.394 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.734    80.128    alum/temp_out0[8]
    SLICE_X35Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    80.913 r  alum/D_registers_q_reg[7][3]_i_157/CO[3]
                         net (fo=1, routed)           0.000    80.913    alum/D_registers_q_reg[7][3]_i_157_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.027 r  alum/D_registers_q_reg[7][3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    81.027    alum/D_registers_q_reg[7][3]_i_132_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.141 r  alum/D_registers_q_reg[7][3]_i_107/CO[3]
                         net (fo=1, routed)           0.000    81.141    alum/D_registers_q_reg[7][3]_i_107_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.255 r  alum/D_registers_q_reg[7][3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    81.255    alum/D_registers_q_reg[7][3]_i_82_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.369 r  alum/D_registers_q_reg[7][3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    81.369    alum/D_registers_q_reg[7][3]_i_61_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.483 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.009    81.492    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.606 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.606    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.720 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    81.720    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.877 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.069    82.946    alum/temp_out0[7]
    SLICE_X33Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    83.731 r  alum/D_registers_q_reg[7][3]_i_152/CO[3]
                         net (fo=1, routed)           0.000    83.731    alum/D_registers_q_reg[7][3]_i_152_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.845 r  alum/D_registers_q_reg[7][3]_i_127/CO[3]
                         net (fo=1, routed)           0.000    83.845    alum/D_registers_q_reg[7][3]_i_127_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.959 r  alum/D_registers_q_reg[7][3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    83.959    alum/D_registers_q_reg[7][3]_i_102_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.073 r  alum/D_registers_q_reg[7][3]_i_77/CO[3]
                         net (fo=1, routed)           0.000    84.073    alum/D_registers_q_reg[7][3]_i_77_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.187 r  alum/D_registers_q_reg[7][3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    84.187    alum/D_registers_q_reg[7][3]_i_56_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.301 r  alum/D_registers_q_reg[7][3]_i_40/CO[3]
                         net (fo=1, routed)           0.009    84.310    alum/D_registers_q_reg[7][3]_i_40_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.424 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    84.424    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.538 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    84.538    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.695 r  alum/D_registers_q_reg[7][6]_i_14/CO[1]
                         net (fo=36, routed)          1.298    85.993    alum/temp_out0[6]
    SLICE_X34Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    86.793 r  alum/D_registers_q_reg[7][3]_i_147/CO[3]
                         net (fo=1, routed)           0.000    86.793    alum/D_registers_q_reg[7][3]_i_147_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.910 r  alum/D_registers_q_reg[7][3]_i_122/CO[3]
                         net (fo=1, routed)           0.000    86.910    alum/D_registers_q_reg[7][3]_i_122_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.027 r  alum/D_registers_q_reg[7][3]_i_97/CO[3]
                         net (fo=1, routed)           0.000    87.027    alum/D_registers_q_reg[7][3]_i_97_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.144 r  alum/D_registers_q_reg[7][3]_i_72/CO[3]
                         net (fo=1, routed)           0.000    87.144    alum/D_registers_q_reg[7][3]_i_72_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.261 r  alum/D_registers_q_reg[7][3]_i_51/CO[3]
                         net (fo=1, routed)           0.000    87.261    alum/D_registers_q_reg[7][3]_i_51_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.378 r  alum/D_registers_q_reg[7][3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    87.378    alum/D_registers_q_reg[7][3]_i_35_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.495 r  alum/D_registers_q_reg[7][3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    87.495    alum/D_registers_q_reg[7][3]_i_22_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.612 r  alum/D_registers_q_reg[7][5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    87.612    alum/D_registers_q_reg[7][5]_i_16_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.769 r  alum/D_registers_q_reg[7][5]_i_12/CO[1]
                         net (fo=36, routed)          1.077    88.846    alum/temp_out0[5]
    SLICE_X32Y11         LUT3 (Prop_lut3_I0_O)        0.332    89.178 r  alum/D_registers_q[7][3]_i_171/O
                         net (fo=1, routed)           0.000    89.178    alum/D_registers_q[7][3]_i_171_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.728 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    89.728    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.842 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    89.842    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.956 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    89.956    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.070 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    90.070    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.184 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    90.184    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.298 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    90.298    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.412 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    90.412    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.526 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.526    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.683 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.915    91.598    alum/temp_out0[4]
    SLICE_X33Y10         LUT3 (Prop_lut3_I0_O)        0.329    91.927 r  alum/D_registers_q[7][3]_i_168/O
                         net (fo=1, routed)           0.000    91.927    alum/D_registers_q[7][3]_i_168_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.477 r  alum/D_registers_q_reg[7][3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    92.477    alum/D_registers_q_reg[7][3]_i_141_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.591 r  alum/D_registers_q_reg[7][3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    92.591    alum/D_registers_q_reg[7][3]_i_116_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.705 r  alum/D_registers_q_reg[7][3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    92.705    alum/D_registers_q_reg[7][3]_i_91_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.819 r  alum/D_registers_q_reg[7][3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    92.819    alum/D_registers_q_reg[7][3]_i_66_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.933 r  alum/D_registers_q_reg[7][3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    92.933    alum/D_registers_q_reg[7][3]_i_45_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.047 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    93.047    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.161 r  alum/D_registers_q_reg[7][3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    93.161    alum/D_registers_q_reg[7][3]_i_16_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.275 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.275    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.432 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.888    94.320    alum/temp_out0[3]
    SLICE_X35Y10         LUT3 (Prop_lut3_I0_O)        0.329    94.649 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    94.649    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.199 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.199    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.313 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.313    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.427 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.427    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.541 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.541    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.655 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.655    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.769 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    95.769    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.883 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.883    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.997 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.997    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.154 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.903    97.057    alum/temp_out0[2]
    SLICE_X31Y11         LUT3 (Prop_lut3_I0_O)        0.329    97.386 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    97.386    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.936 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    97.936    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.050 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.050    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.164 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.164    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.278 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.278    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.392 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    98.392    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.506 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    98.506    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.620 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    98.620    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.734 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    98.734    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.891 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.072    99.963    alum/temp_out0[1]
    SLICE_X30Y10         LUT3 (Prop_lut3_I0_O)        0.329   100.292 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000   100.292    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.825 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   100.825    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.942 r  alum/D_registers_q_reg[7][0]_i_58/CO[3]
                         net (fo=1, routed)           0.000   100.942    alum/D_registers_q_reg[7][0]_i_58_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.059 r  alum/D_registers_q_reg[7][0]_i_52/CO[3]
                         net (fo=1, routed)           0.000   101.059    alum/D_registers_q_reg[7][0]_i_52_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.176 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.176    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.293 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   101.293    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.410 r  alum/D_registers_q_reg[7][0]_i_32/CO[3]
                         net (fo=1, routed)           0.000   101.410    alum/D_registers_q_reg[7][0]_i_32_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.527 r  alum/D_registers_q_reg[7][0]_i_26/CO[3]
                         net (fo=1, routed)           0.000   101.527    alum/D_registers_q_reg[7][0]_i_26_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.644 r  alum/D_registers_q_reg[7][0]_i_19/CO[3]
                         net (fo=1, routed)           0.000   101.644    alum/D_registers_q_reg[7][0]_i_19_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.801 r  alum/D_registers_q_reg[7][0]_i_15/CO[1]
                         net (fo=1, routed)           0.832   102.634    sm/temp_out0[0]
    SLICE_X39Y25         LUT5 (Prop_lut5_I4_O)        0.332   102.966 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=1, routed)           0.403   103.369    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X39Y25         LUT4 (Prop_lut4_I1_O)        0.124   103.493 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.596   104.089    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X44Y26         LUT6 (Prop_lut6_I0_O)        0.124   104.213 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.401   105.614    sm/M_alum_out[0]
    SLICE_X34Y5          LUT6 (Prop_lut6_I3_O)        0.124   105.738 r  sm/D_states_q[3]_i_4/O
                         net (fo=1, routed)           0.767   106.504    sm/D_states_q[3]_i_4_n_0
    SLICE_X37Y5          LUT6 (Prop_lut6_I0_O)        0.124   106.628 r  sm/D_states_q[3]_i_2/O
                         net (fo=1, routed)           0.000   106.628    sm/D_states_q[3]_i_2_n_0
    SLICE_X37Y5          MUXF7 (Prop_muxf7_I0_O)      0.212   106.840 r  sm/D_states_q_reg[3]_i_1/O
                         net (fo=2, routed)           0.382   107.223    sm/D_states_d__0[3]
    SLICE_X37Y5          FDSE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.445   115.961    sm/clk_IBUF_BUFG
    SLICE_X37Y5          FDSE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.274   116.235    
                         clock uncertainty           -0.035   116.200    
    SLICE_X37Y5          FDSE (Setup_fdse_C_D)       -0.256   115.944    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.944    
                         arrival time                        -107.223    
  -------------------------------------------------------------------
                         slack                                  8.721    

Slack (MET) :             8.969ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.928ns  (logic 59.907ns (58.774%)  route 42.021ns (41.226%))
  Logic Levels:           320  (CARRY4=285 LUT2=1 LUT3=24 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X39Y4          FDRE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y4          FDRE (Prop_fdre_C_Q)         0.419     5.568 r  sm/D_states_q_reg[5]_rep/Q
                         net (fo=186, routed)         1.581     7.149    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X37Y10         LUT4 (Prop_lut4_I2_O)        0.327     7.476 r  sm/ram_reg_i_159/O
                         net (fo=1, routed)           0.859     8.335    sm/ram_reg_i_159_n_0
    SLICE_X37Y10         LUT6 (Prop_lut6_I1_O)        0.326     8.661 r  sm/ram_reg_i_142/O
                         net (fo=1, routed)           0.772     9.432    sm/ram_reg_i_142_n_0
    SLICE_X39Y9          LUT6 (Prop_lut6_I1_O)        0.124     9.556 r  sm/ram_reg_i_113/O
                         net (fo=64, routed)          1.692    11.249    L_reg/M_sm_ra1[0]
    SLICE_X52Y29         LUT6 (Prop_lut6_I4_O)        0.124    11.373 r  L_reg/D_registers_q[7][31]_i_104/O
                         net (fo=2, routed)           0.468    11.841    L_reg/D_registers_q[7][31]_i_104_n_0
    SLICE_X52Y26         LUT3 (Prop_lut3_I2_O)        0.124    11.965 r  L_reg/D_registers_q[7][31]_i_66/O
                         net (fo=53, routed)          0.995    12.959    sm/M_alum_a[31]
    SLICE_X53Y17         LUT2 (Prop_lut2_I1_O)        0.124    13.083 r  sm/D_registers_q[7][31]_i_206/O
                         net (fo=1, routed)           0.000    13.083    alum/S[0]
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.615 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.615    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.729 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.729    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.843 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.843    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.957 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.957    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.071 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    14.071    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.185 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    14.185    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.299 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    14.299    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.413 r  alum/D_registers_q_reg[7][31]_i_120/CO[3]
                         net (fo=1, routed)           0.009    14.422    alum/D_registers_q_reg[7][31]_i_120_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.693 r  alum/D_registers_q_reg[7][31]_i_74/CO[0]
                         net (fo=36, routed)          0.948    15.641    alum/temp_out0[31]
    SLICE_X48Y21         LUT3 (Prop_lut3_I0_O)        0.373    16.014 r  alum/D_registers_q[7][30]_i_76/O
                         net (fo=1, routed)           0.000    16.014    alum/D_registers_q[7][30]_i_76_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.564 r  alum/D_registers_q_reg[7][30]_i_69/CO[3]
                         net (fo=1, routed)           0.000    16.564    alum/D_registers_q_reg[7][30]_i_69_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.678 r  alum/D_registers_q_reg[7][30]_i_64/CO[3]
                         net (fo=1, routed)           0.000    16.678    alum/D_registers_q_reg[7][30]_i_64_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.792 r  alum/D_registers_q_reg[7][30]_i_59/CO[3]
                         net (fo=1, routed)           0.000    16.792    alum/D_registers_q_reg[7][30]_i_59_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.906 r  alum/D_registers_q_reg[7][30]_i_54/CO[3]
                         net (fo=1, routed)           0.009    16.915    alum/D_registers_q_reg[7][30]_i_54_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.029 r  alum/D_registers_q_reg[7][30]_i_49/CO[3]
                         net (fo=1, routed)           0.000    17.029    alum/D_registers_q_reg[7][30]_i_49_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.143 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.143    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.257 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.257    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.371 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.371    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.528 r  alum/D_registers_q_reg[7][30]_i_16/CO[1]
                         net (fo=37, routed)          0.921    18.449    alum/temp_out0[30]
    SLICE_X49Y21         LUT3 (Prop_lut3_I0_O)        0.329    18.778 r  alum/D_registers_q[7][29]_i_82/O
                         net (fo=1, routed)           0.000    18.778    alum/D_registers_q[7][29]_i_82_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.328 r  alum/D_registers_q_reg[7][29]_i_75/CO[3]
                         net (fo=1, routed)           0.000    19.328    alum/D_registers_q_reg[7][29]_i_75_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.442 r  alum/D_registers_q_reg[7][29]_i_70/CO[3]
                         net (fo=1, routed)           0.000    19.442    alum/D_registers_q_reg[7][29]_i_70_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.556 r  alum/D_registers_q_reg[7][29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    19.556    alum/D_registers_q_reg[7][29]_i_65_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.670 r  alum/D_registers_q_reg[7][29]_i_60/CO[3]
                         net (fo=1, routed)           0.009    19.679    alum/D_registers_q_reg[7][29]_i_60_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.793 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.793    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.907 r  alum/D_registers_q_reg[7][29]_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.907    alum/D_registers_q_reg[7][29]_i_43_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.021 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.021    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.135 r  alum/D_registers_q_reg[7][29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.135    alum/D_registers_q_reg[7][29]_i_18_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.292 r  alum/D_registers_q_reg[7][29]_i_8/CO[1]
                         net (fo=36, routed)          1.011    21.303    alum/temp_out0[29]
    SLICE_X47Y21         LUT3 (Prop_lut3_I0_O)        0.329    21.632 r  alum/D_registers_q[7][28]_i_54/O
                         net (fo=1, routed)           0.000    21.632    alum/D_registers_q[7][28]_i_54_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.182 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    22.182    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.296 r  alum/D_registers_q_reg[7][28]_i_42/CO[3]
                         net (fo=1, routed)           0.000    22.296    alum/D_registers_q_reg[7][28]_i_42_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.410 r  alum/D_registers_q_reg[7][28]_i_37/CO[3]
                         net (fo=1, routed)           0.000    22.410    alum/D_registers_q_reg[7][28]_i_37_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.524 r  alum/D_registers_q_reg[7][28]_i_32/CO[3]
                         net (fo=1, routed)           0.009    22.533    alum/D_registers_q_reg[7][28]_i_32_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.647 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.647    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.761 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.761    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.875 r  alum/D_registers_q_reg[7][28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.875    alum/D_registers_q_reg[7][28]_i_15_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.989 r  alum/D_registers_q_reg[7][28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.989    alum/D_registers_q_reg[7][28]_i_10_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.146 r  alum/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          0.940    24.087    alum/temp_out0[28]
    SLICE_X45Y21         LUT3 (Prop_lut3_I0_O)        0.329    24.416 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    24.416    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.966 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    24.966    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.080 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.080    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.194 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.194    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.308 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.009    25.317    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.431 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.431    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.545 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.545    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.659 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.659    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.773 r  alum/D_registers_q_reg[7][27]_i_12/CO[3]
                         net (fo=1, routed)           0.000    25.773    alum/D_registers_q_reg[7][27]_i_12_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.930 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.985    26.915    alum/temp_out0[27]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.329    27.244 r  alum/D_registers_q[7][26]_i_66/O
                         net (fo=1, routed)           0.000    27.244    alum/D_registers_q[7][26]_i_66_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.794 r  alum/D_registers_q_reg[7][26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    27.794    alum/D_registers_q_reg[7][26]_i_59_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.908 r  alum/D_registers_q_reg[7][26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    27.908    alum/D_registers_q_reg[7][26]_i_54_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.022 r  alum/D_registers_q_reg[7][26]_i_49/CO[3]
                         net (fo=1, routed)           0.000    28.022    alum/D_registers_q_reg[7][26]_i_49_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.136 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    28.136    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.250 r  alum/D_registers_q_reg[7][26]_i_39/CO[3]
                         net (fo=1, routed)           0.009    28.259    alum/D_registers_q_reg[7][26]_i_39_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.373 r  alum/D_registers_q_reg[7][26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    28.373    alum/D_registers_q_reg[7][26]_i_34_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.487 r  alum/D_registers_q_reg[7][26]_i_29/CO[3]
                         net (fo=1, routed)           0.000    28.487    alum/D_registers_q_reg[7][26]_i_29_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.601 r  alum/D_registers_q_reg[7][26]_i_26/CO[3]
                         net (fo=1, routed)           0.000    28.601    alum/D_registers_q_reg[7][26]_i_26_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.758 r  alum/D_registers_q_reg[7][26]_i_15/CO[1]
                         net (fo=36, routed)          0.940    29.698    alum/temp_out0[26]
    SLICE_X42Y20         LUT3 (Prop_lut3_I0_O)        0.329    30.027 r  alum/D_registers_q[7][25]_i_62/O
                         net (fo=1, routed)           0.000    30.027    alum/D_registers_q[7][25]_i_62_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.560 r  alum/D_registers_q_reg[7][25]_i_55/CO[3]
                         net (fo=1, routed)           0.000    30.560    alum/D_registers_q_reg[7][25]_i_55_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.677 r  alum/D_registers_q_reg[7][25]_i_50/CO[3]
                         net (fo=1, routed)           0.000    30.677    alum/D_registers_q_reg[7][25]_i_50_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.794 r  alum/D_registers_q_reg[7][25]_i_45/CO[3]
                         net (fo=1, routed)           0.000    30.794    alum/D_registers_q_reg[7][25]_i_45_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.911 r  alum/D_registers_q_reg[7][25]_i_40/CO[3]
                         net (fo=1, routed)           0.000    30.911    alum/D_registers_q_reg[7][25]_i_40_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.028 r  alum/D_registers_q_reg[7][25]_i_35/CO[3]
                         net (fo=1, routed)           0.009    31.037    alum/D_registers_q_reg[7][25]_i_35_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.154 r  alum/D_registers_q_reg[7][25]_i_30/CO[3]
                         net (fo=1, routed)           0.000    31.154    alum/D_registers_q_reg[7][25]_i_30_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.271 r  alum/D_registers_q_reg[7][25]_i_24/CO[3]
                         net (fo=1, routed)           0.000    31.271    alum/D_registers_q_reg[7][25]_i_24_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.388 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.388    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.545 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.935    32.480    alum/temp_out0[25]
    SLICE_X41Y20         LUT3 (Prop_lut3_I0_O)        0.332    32.812 r  alum/D_registers_q[7][24]_i_72/O
                         net (fo=1, routed)           0.000    32.812    alum/D_registers_q[7][24]_i_72_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.362 r  alum/D_registers_q_reg[7][24]_i_65/CO[3]
                         net (fo=1, routed)           0.000    33.362    alum/D_registers_q_reg[7][24]_i_65_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.476 r  alum/D_registers_q_reg[7][24]_i_60/CO[3]
                         net (fo=1, routed)           0.000    33.476    alum/D_registers_q_reg[7][24]_i_60_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.590 r  alum/D_registers_q_reg[7][24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.590    alum/D_registers_q_reg[7][24]_i_55_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.704 r  alum/D_registers_q_reg[7][24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    33.704    alum/D_registers_q_reg[7][24]_i_50_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.818 r  alum/D_registers_q_reg[7][24]_i_42/CO[3]
                         net (fo=1, routed)           0.009    33.827    alum/D_registers_q_reg[7][24]_i_42_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.941 r  alum/D_registers_q_reg[7][24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    33.941    alum/D_registers_q_reg[7][24]_i_33_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.055 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.055    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.169 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.169    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.326 r  alum/D_registers_q_reg[7][24]_i_12/CO[1]
                         net (fo=36, routed)          1.014    35.340    alum/temp_out0[24]
    SLICE_X40Y17         LUT3 (Prop_lut3_I0_O)        0.329    35.669 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.669    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.219 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.219    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.333 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.333    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.447 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.447    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.561 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.561    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.675 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.675    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.789 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.789    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.903 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.903    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.017 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.009    37.026    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.183 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.385    38.568    alum/temp_out0[23]
    SLICE_X45Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    39.353 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.353    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.467 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.467    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.581 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.581    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.695 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.695    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.809 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.809    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.923 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.923    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.037 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.037    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.151 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.151    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.308 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.103    41.411    alum/temp_out0[22]
    SLICE_X44Y16         LUT3 (Prop_lut3_I0_O)        0.329    41.740 r  alum/D_registers_q[7][21]_i_55/O
                         net (fo=1, routed)           0.000    41.740    alum/D_registers_q[7][21]_i_55_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.290 r  alum/D_registers_q_reg[7][21]_i_47/CO[3]
                         net (fo=1, routed)           0.000    42.290    alum/D_registers_q_reg[7][21]_i_47_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.404 r  alum/D_registers_q_reg[7][21]_i_42/CO[3]
                         net (fo=1, routed)           0.000    42.404    alum/D_registers_q_reg[7][21]_i_42_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.518 r  alum/D_registers_q_reg[7][21]_i_37/CO[3]
                         net (fo=1, routed)           0.000    42.518    alum/D_registers_q_reg[7][21]_i_37_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.632 r  alum/D_registers_q_reg[7][21]_i_32/CO[3]
                         net (fo=1, routed)           0.000    42.632    alum/D_registers_q_reg[7][21]_i_32_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.746 r  alum/D_registers_q_reg[7][21]_i_26/CO[3]
                         net (fo=1, routed)           0.000    42.746    alum/D_registers_q_reg[7][21]_i_26_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.860 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.860    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.017 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          1.183    44.200    alum/temp_out0[21]
    SLICE_X50Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    45.000 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.000    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.117 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.117    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.234 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.234    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.351 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.351    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.468 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.468    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.585 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.585    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.702 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.702    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.819 r  alum/D_registers_q_reg[7][20]_i_12/CO[3]
                         net (fo=1, routed)           0.000    45.819    alum/D_registers_q_reg[7][20]_i_12_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.976 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.827    46.804    alum/temp_out0[20]
    SLICE_X51Y13         LUT3 (Prop_lut3_I0_O)        0.332    47.136 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.136    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.686 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.686    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.800 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.800    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.914 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.914    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.028 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.028    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.142 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.142    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.256 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.256    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.370 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.370    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.484 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.484    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.641 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.096    49.736    alum/temp_out0[19]
    SLICE_X46Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    50.536 r  alum/D_registers_q_reg[7][18]_i_63/CO[3]
                         net (fo=1, routed)           0.000    50.536    alum/D_registers_q_reg[7][18]_i_63_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.653 r  alum/D_registers_q_reg[7][18]_i_58/CO[3]
                         net (fo=1, routed)           0.000    50.653    alum/D_registers_q_reg[7][18]_i_58_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.770 r  alum/D_registers_q_reg[7][18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    50.770    alum/D_registers_q_reg[7][18]_i_53_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.887 r  alum/D_registers_q_reg[7][18]_i_48/CO[3]
                         net (fo=1, routed)           0.000    50.887    alum/D_registers_q_reg[7][18]_i_48_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.004 r  alum/D_registers_q_reg[7][18]_i_40/CO[3]
                         net (fo=1, routed)           0.000    51.004    alum/D_registers_q_reg[7][18]_i_40_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.121 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.121    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.238 r  alum/D_registers_q_reg[7][18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    51.238    alum/D_registers_q_reg[7][18]_i_23_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.355 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.355    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.512 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.047    52.559    alum/temp_out0[18]
    SLICE_X47Y10         LUT3 (Prop_lut3_I0_O)        0.332    52.891 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.891    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.441 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.441    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.555 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.555    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.669 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.669    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.783 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.783    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.897 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.897    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.011 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.011    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.125 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.125    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.239 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.239    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.396 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.130    55.527    alum/temp_out0[17]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    55.856 r  alum/D_registers_q[7][16]_i_66/O
                         net (fo=1, routed)           0.000    55.856    alum/D_registers_q[7][16]_i_66_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.389 r  alum/D_registers_q_reg[7][16]_i_59/CO[3]
                         net (fo=1, routed)           0.000    56.389    alum/D_registers_q_reg[7][16]_i_59_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.506 r  alum/D_registers_q_reg[7][16]_i_54/CO[3]
                         net (fo=1, routed)           0.000    56.506    alum/D_registers_q_reg[7][16]_i_54_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.623 r  alum/D_registers_q_reg[7][16]_i_49/CO[3]
                         net (fo=1, routed)           0.000    56.623    alum/D_registers_q_reg[7][16]_i_49_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.740 r  alum/D_registers_q_reg[7][16]_i_44/CO[3]
                         net (fo=1, routed)           0.000    56.740    alum/D_registers_q_reg[7][16]_i_44_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.857 r  alum/D_registers_q_reg[7][16]_i_39/CO[3]
                         net (fo=1, routed)           0.000    56.857    alum/D_registers_q_reg[7][16]_i_39_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.974 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    56.974    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.091 r  alum/D_registers_q_reg[7][16]_i_29/CO[3]
                         net (fo=1, routed)           0.000    57.091    alum/D_registers_q_reg[7][16]_i_29_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.208 r  alum/D_registers_q_reg[7][16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.208    alum/D_registers_q_reg[7][16]_i_20_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.365 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          1.070    58.434    alum/temp_out0[16]
    SLICE_X49Y10         LUT3 (Prop_lut3_I0_O)        0.332    58.766 r  alum/D_registers_q[7][15]_i_55/O
                         net (fo=1, routed)           0.000    58.766    alum/D_registers_q[7][15]_i_55_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    59.167 r  alum/D_registers_q_reg[7][15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    59.167    alum/D_registers_q_reg[7][15]_i_50_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.281 r  alum/D_registers_q_reg[7][15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    59.281    alum/D_registers_q_reg[7][15]_i_45_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.395 r  alum/D_registers_q_reg[7][15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    59.395    alum/D_registers_q_reg[7][15]_i_40_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.509 r  alum/D_registers_q_reg[7][15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    59.509    alum/D_registers_q_reg[7][15]_i_35_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.623 r  alum/D_registers_q_reg[7][15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    59.623    alum/D_registers_q_reg[7][15]_i_30_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.737 r  alum/D_registers_q_reg[7][15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    59.737    alum/D_registers_q_reg[7][15]_i_25_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.851 r  alum/D_registers_q_reg[7][15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    59.851    alum/D_registers_q_reg[7][15]_i_20_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.965 r  alum/D_registers_q_reg[7][15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    59.965    alum/D_registers_q_reg[7][15]_i_12_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.122 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.903    61.026    alum/temp_out0[15]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.329    61.355 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.355    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.905 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.905    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.019 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.019    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.133 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.133    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.247 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.247    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.361 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.361    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.475 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.475    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.589 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.589    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.703 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.703    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.860 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.100    63.960    alum/temp_out0[14]
    SLICE_X43Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    64.745 r  alum/D_registers_q_reg[7][13]_i_66/CO[3]
                         net (fo=1, routed)           0.000    64.745    alum/D_registers_q_reg[7][13]_i_66_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.859 r  alum/D_registers_q_reg[7][13]_i_59/CO[3]
                         net (fo=1, routed)           0.000    64.859    alum/D_registers_q_reg[7][13]_i_59_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.973 r  alum/D_registers_q_reg[7][13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    64.973    alum/D_registers_q_reg[7][13]_i_52_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.087 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.087    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.201 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    65.201    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.315 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.315    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.429 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.429    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.543 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.543    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.700 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.906    66.606    alum/temp_out0[13]
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.329    66.935 r  alum/D_registers_q[7][12]_i_57/O
                         net (fo=1, routed)           0.000    66.935    alum/D_registers_q[7][12]_i_57_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.468 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    67.468    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.585 r  alum/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    67.585    alum/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.702 r  alum/D_registers_q_reg[7][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    67.702    alum/D_registers_q_reg[7][12]_i_40_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.819 r  alum/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    67.819    alum/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.936 r  alum/D_registers_q_reg[7][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    67.936    alum/D_registers_q_reg[7][12]_i_30_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.053 r  alum/D_registers_q_reg[7][12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.053    alum/D_registers_q_reg[7][12]_i_25_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.170 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    68.170    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.287 r  alum/D_registers_q_reg[7][12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    68.287    alum/D_registers_q_reg[7][12]_i_14_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.444 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.997    69.441    alum/temp_out0[12]
    SLICE_X41Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    70.229 r  alum/D_registers_q_reg[7][10]_i_85/CO[3]
                         net (fo=1, routed)           0.000    70.229    alum/D_registers_q_reg[7][10]_i_85_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.343 r  alum/D_registers_q_reg[7][10]_i_75/CO[3]
                         net (fo=1, routed)           0.000    70.343    alum/D_registers_q_reg[7][10]_i_75_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.457 r  alum/D_registers_q_reg[7][10]_i_65/CO[3]
                         net (fo=1, routed)           0.000    70.457    alum/D_registers_q_reg[7][10]_i_65_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.571 r  alum/D_registers_q_reg[7][10]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.571    alum/D_registers_q_reg[7][10]_i_55_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.685 r  alum/D_registers_q_reg[7][10]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.685    alum/D_registers_q_reg[7][10]_i_45_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.799 r  alum/D_registers_q_reg[7][10]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.799    alum/D_registers_q_reg[7][10]_i_32_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.913 r  alum/D_registers_q_reg[7][10]_i_19/CO[3]
                         net (fo=1, routed)           0.000    70.913    alum/D_registers_q_reg[7][10]_i_19_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.027 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    71.027    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.184 r  alum/D_registers_q_reg[7][11]_i_16/CO[1]
                         net (fo=36, routed)          0.968    72.152    alum/temp_out0[11]
    SLICE_X39Y13         LUT3 (Prop_lut3_I0_O)        0.329    72.481 r  alum/D_registers_q[7][10]_i_89/O
                         net (fo=1, routed)           0.000    72.481    alum/D_registers_q[7][10]_i_89_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    73.013 r  alum/D_registers_q_reg[7][10]_i_74/CO[3]
                         net (fo=1, routed)           0.000    73.013    alum/D_registers_q_reg[7][10]_i_74_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.127 r  alum/D_registers_q_reg[7][10]_i_64/CO[3]
                         net (fo=1, routed)           0.000    73.127    alum/D_registers_q_reg[7][10]_i_64_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.241 r  alum/D_registers_q_reg[7][10]_i_54/CO[3]
                         net (fo=1, routed)           0.000    73.241    alum/D_registers_q_reg[7][10]_i_54_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.355 r  alum/D_registers_q_reg[7][10]_i_44/CO[3]
                         net (fo=1, routed)           0.000    73.355    alum/D_registers_q_reg[7][10]_i_44_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.469 r  alum/D_registers_q_reg[7][10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    73.469    alum/D_registers_q_reg[7][10]_i_31_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.583 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.583    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.697 r  alum/D_registers_q_reg[7][10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.697    alum/D_registers_q_reg[7][10]_i_11_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.854 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.880    74.734    alum/temp_out0[10]
    SLICE_X38Y12         LUT3 (Prop_lut3_I0_O)        0.329    75.063 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.063    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.596 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.596    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.713 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.713    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.830 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.830    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.947 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.947    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.064 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.064    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.181 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.181    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.298 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.298    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.415 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.415    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.572 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.984    77.557    alum/temp_out0[9]
    SLICE_X36Y12         LUT3 (Prop_lut3_I0_O)        0.332    77.889 r  alum/D_registers_q[7][8]_i_57/O
                         net (fo=1, routed)           0.000    77.889    alum/D_registers_q[7][8]_i_57_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.439 r  alum/D_registers_q_reg[7][8]_i_50/CO[3]
                         net (fo=1, routed)           0.000    78.439    alum/D_registers_q_reg[7][8]_i_50_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.553 r  alum/D_registers_q_reg[7][8]_i_45/CO[3]
                         net (fo=1, routed)           0.000    78.553    alum/D_registers_q_reg[7][8]_i_45_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.667 r  alum/D_registers_q_reg[7][8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.667    alum/D_registers_q_reg[7][8]_i_40_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.781 r  alum/D_registers_q_reg[7][8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.781    alum/D_registers_q_reg[7][8]_i_35_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.895 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.895    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.009 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.009    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.123 r  alum/D_registers_q_reg[7][8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    79.123    alum/D_registers_q_reg[7][8]_i_20_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.237 r  alum/D_registers_q_reg[7][8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    79.237    alum/D_registers_q_reg[7][8]_i_15_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.394 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.734    80.128    alum/temp_out0[8]
    SLICE_X35Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    80.913 r  alum/D_registers_q_reg[7][3]_i_157/CO[3]
                         net (fo=1, routed)           0.000    80.913    alum/D_registers_q_reg[7][3]_i_157_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.027 r  alum/D_registers_q_reg[7][3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    81.027    alum/D_registers_q_reg[7][3]_i_132_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.141 r  alum/D_registers_q_reg[7][3]_i_107/CO[3]
                         net (fo=1, routed)           0.000    81.141    alum/D_registers_q_reg[7][3]_i_107_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.255 r  alum/D_registers_q_reg[7][3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    81.255    alum/D_registers_q_reg[7][3]_i_82_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.369 r  alum/D_registers_q_reg[7][3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    81.369    alum/D_registers_q_reg[7][3]_i_61_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.483 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.009    81.492    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.606 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.606    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.720 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    81.720    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.877 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.069    82.946    alum/temp_out0[7]
    SLICE_X33Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    83.731 r  alum/D_registers_q_reg[7][3]_i_152/CO[3]
                         net (fo=1, routed)           0.000    83.731    alum/D_registers_q_reg[7][3]_i_152_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.845 r  alum/D_registers_q_reg[7][3]_i_127/CO[3]
                         net (fo=1, routed)           0.000    83.845    alum/D_registers_q_reg[7][3]_i_127_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.959 r  alum/D_registers_q_reg[7][3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    83.959    alum/D_registers_q_reg[7][3]_i_102_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.073 r  alum/D_registers_q_reg[7][3]_i_77/CO[3]
                         net (fo=1, routed)           0.000    84.073    alum/D_registers_q_reg[7][3]_i_77_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.187 r  alum/D_registers_q_reg[7][3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    84.187    alum/D_registers_q_reg[7][3]_i_56_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.301 r  alum/D_registers_q_reg[7][3]_i_40/CO[3]
                         net (fo=1, routed)           0.009    84.310    alum/D_registers_q_reg[7][3]_i_40_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.424 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    84.424    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.538 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    84.538    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.695 r  alum/D_registers_q_reg[7][6]_i_14/CO[1]
                         net (fo=36, routed)          1.298    85.993    alum/temp_out0[6]
    SLICE_X34Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    86.793 r  alum/D_registers_q_reg[7][3]_i_147/CO[3]
                         net (fo=1, routed)           0.000    86.793    alum/D_registers_q_reg[7][3]_i_147_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.910 r  alum/D_registers_q_reg[7][3]_i_122/CO[3]
                         net (fo=1, routed)           0.000    86.910    alum/D_registers_q_reg[7][3]_i_122_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.027 r  alum/D_registers_q_reg[7][3]_i_97/CO[3]
                         net (fo=1, routed)           0.000    87.027    alum/D_registers_q_reg[7][3]_i_97_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.144 r  alum/D_registers_q_reg[7][3]_i_72/CO[3]
                         net (fo=1, routed)           0.000    87.144    alum/D_registers_q_reg[7][3]_i_72_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.261 r  alum/D_registers_q_reg[7][3]_i_51/CO[3]
                         net (fo=1, routed)           0.000    87.261    alum/D_registers_q_reg[7][3]_i_51_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.378 r  alum/D_registers_q_reg[7][3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    87.378    alum/D_registers_q_reg[7][3]_i_35_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.495 r  alum/D_registers_q_reg[7][3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    87.495    alum/D_registers_q_reg[7][3]_i_22_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.612 r  alum/D_registers_q_reg[7][5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    87.612    alum/D_registers_q_reg[7][5]_i_16_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.769 r  alum/D_registers_q_reg[7][5]_i_12/CO[1]
                         net (fo=36, routed)          1.077    88.846    alum/temp_out0[5]
    SLICE_X32Y11         LUT3 (Prop_lut3_I0_O)        0.332    89.178 r  alum/D_registers_q[7][3]_i_171/O
                         net (fo=1, routed)           0.000    89.178    alum/D_registers_q[7][3]_i_171_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.728 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    89.728    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.842 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    89.842    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.956 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    89.956    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.070 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    90.070    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.184 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    90.184    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.298 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    90.298    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.412 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    90.412    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.526 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.526    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.683 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.915    91.598    alum/temp_out0[4]
    SLICE_X33Y10         LUT3 (Prop_lut3_I0_O)        0.329    91.927 r  alum/D_registers_q[7][3]_i_168/O
                         net (fo=1, routed)           0.000    91.927    alum/D_registers_q[7][3]_i_168_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.477 r  alum/D_registers_q_reg[7][3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    92.477    alum/D_registers_q_reg[7][3]_i_141_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.591 r  alum/D_registers_q_reg[7][3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    92.591    alum/D_registers_q_reg[7][3]_i_116_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.705 r  alum/D_registers_q_reg[7][3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    92.705    alum/D_registers_q_reg[7][3]_i_91_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.819 r  alum/D_registers_q_reg[7][3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    92.819    alum/D_registers_q_reg[7][3]_i_66_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.933 r  alum/D_registers_q_reg[7][3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    92.933    alum/D_registers_q_reg[7][3]_i_45_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.047 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    93.047    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.161 r  alum/D_registers_q_reg[7][3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    93.161    alum/D_registers_q_reg[7][3]_i_16_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.275 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.275    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.432 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.888    94.320    alum/temp_out0[3]
    SLICE_X35Y10         LUT3 (Prop_lut3_I0_O)        0.329    94.649 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    94.649    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.199 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.199    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.313 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.313    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.427 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.427    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.541 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.541    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.655 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.655    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.769 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    95.769    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.883 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.883    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.997 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.997    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.154 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.903    97.057    alum/temp_out0[2]
    SLICE_X31Y11         LUT3 (Prop_lut3_I0_O)        0.329    97.386 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    97.386    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.936 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    97.936    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.050 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.050    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.164 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.164    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.278 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.278    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.392 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    98.392    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.506 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    98.506    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.620 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    98.620    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.734 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    98.734    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.891 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.072    99.963    alum/temp_out0[1]
    SLICE_X30Y10         LUT3 (Prop_lut3_I0_O)        0.329   100.292 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000   100.292    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.825 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   100.825    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.942 r  alum/D_registers_q_reg[7][0]_i_58/CO[3]
                         net (fo=1, routed)           0.000   100.942    alum/D_registers_q_reg[7][0]_i_58_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.059 r  alum/D_registers_q_reg[7][0]_i_52/CO[3]
                         net (fo=1, routed)           0.000   101.059    alum/D_registers_q_reg[7][0]_i_52_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.176 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.176    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.293 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   101.293    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.410 r  alum/D_registers_q_reg[7][0]_i_32/CO[3]
                         net (fo=1, routed)           0.000   101.410    alum/D_registers_q_reg[7][0]_i_32_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.527 r  alum/D_registers_q_reg[7][0]_i_26/CO[3]
                         net (fo=1, routed)           0.000   101.527    alum/D_registers_q_reg[7][0]_i_26_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.644 r  alum/D_registers_q_reg[7][0]_i_19/CO[3]
                         net (fo=1, routed)           0.000   101.644    alum/D_registers_q_reg[7][0]_i_19_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.801 f  alum/D_registers_q_reg[7][0]_i_15/CO[1]
                         net (fo=1, routed)           0.832   102.634    sm/temp_out0[0]
    SLICE_X39Y25         LUT5 (Prop_lut5_I4_O)        0.332   102.966 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=1, routed)           0.403   103.369    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X39Y25         LUT4 (Prop_lut4_I1_O)        0.124   103.493 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.596   104.089    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X44Y26         LUT6 (Prop_lut6_I0_O)        0.124   104.213 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.298   105.511    sm/M_alum_out[0]
    SLICE_X32Y5          LUT6 (Prop_lut6_I2_O)        0.124   105.635 r  sm/D_states_q[4]_i_8/O
                         net (fo=1, routed)           0.537   106.172    sm/D_states_q[4]_i_8_n_0
    SLICE_X32Y5          LUT6 (Prop_lut6_I4_O)        0.124   106.296 r  sm/D_states_q[4]_i_3/O
                         net (fo=3, routed)           0.319   106.615    sm/D_states_q[4]_i_3_n_0
    SLICE_X33Y3          LUT6 (Prop_lut6_I2_O)        0.124   106.739 r  sm/D_states_q[4]_rep_i_1/O
                         net (fo=1, routed)           0.338   107.077    sm/D_states_q[4]_rep_i_1_n_0
    SLICE_X32Y3          FDSE                                         r  sm/D_states_q_reg[4]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.445   115.961    sm/clk_IBUF_BUFG
    SLICE_X32Y3          FDSE                                         r  sm/D_states_q_reg[4]_rep/C
                         clock pessimism              0.187   116.148    
                         clock uncertainty           -0.035   116.113    
    SLICE_X32Y3          FDSE (Setup_fdse_C_D)       -0.067   116.046    sm/D_states_q_reg[4]_rep
  -------------------------------------------------------------------
                         required time                        116.046    
                         arrival time                        -107.077    
  -------------------------------------------------------------------
                         slack                                  8.969    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.563     1.507    sr1/clk_IBUF_BUFG
    SLICE_X43Y6          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y6          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.865    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X42Y6          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.833     2.023    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y6          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.503     1.520    
    SLICE_X42Y6          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.563     1.507    sr1/clk_IBUF_BUFG
    SLICE_X43Y6          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y6          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.865    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X42Y6          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.833     2.023    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y6          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.503     1.520    
    SLICE_X42Y6          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.563     1.507    sr1/clk_IBUF_BUFG
    SLICE_X43Y6          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y6          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.865    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X42Y6          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.833     2.023    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X42Y6          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.503     1.520    
    SLICE_X42Y6          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.563     1.507    sr1/clk_IBUF_BUFG
    SLICE_X43Y6          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y6          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.865    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X42Y6          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.833     2.023    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X42Y6          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.503     1.520    
    SLICE_X42Y6          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.409%)  route 0.224ns (63.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.563     1.507    sr1/clk_IBUF_BUFG
    SLICE_X43Y6          FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y6          FDRE (Prop_fdre_C_Q)         0.128     1.635 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.224     1.858    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X42Y6          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.833     2.023    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y6          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.503     1.520    
    SLICE_X42Y6          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.775    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.409%)  route 0.224ns (63.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.563     1.507    sr1/clk_IBUF_BUFG
    SLICE_X43Y6          FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y6          FDRE (Prop_fdre_C_Q)         0.128     1.635 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.224     1.858    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X42Y6          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.833     2.023    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y6          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.503     1.520    
    SLICE_X42Y6          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.775    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.409%)  route 0.224ns (63.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.563     1.507    sr1/clk_IBUF_BUFG
    SLICE_X43Y6          FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y6          FDRE (Prop_fdre_C_Q)         0.128     1.635 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.224     1.858    sr1/ram/mem_reg_0_3_1_1/A1
    SLICE_X42Y6          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.833     2.023    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X42Y6          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.503     1.520    
    SLICE_X42Y6          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.775    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.409%)  route 0.224ns (63.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.563     1.507    sr1/clk_IBUF_BUFG
    SLICE_X43Y6          FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y6          FDRE (Prop_fdre_C_Q)         0.128     1.635 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.224     1.858    sr1/ram/mem_reg_0_3_1_1/A1
    SLICE_X42Y6          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.833     2.023    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X42Y6          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.503     1.520    
    SLICE_X42Y6          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.775    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 forLoop_idx_0_681742938[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_681742938[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.554     1.498    forLoop_idx_0_681742938[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X37Y29         FDRE                                         r  forLoop_idx_0_681742938[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  forLoop_idx_0_681742938[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.695    forLoop_idx_0_681742938[1].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X37Y29         FDRE                                         r  forLoop_idx_0_681742938[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.821     2.011    forLoop_idx_0_681742938[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X37Y29         FDRE                                         r  forLoop_idx_0_681742938[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.513     1.498    
    SLICE_X37Y29         FDRE (Hold_fdre_C_D)         0.075     1.573    forLoop_idx_0_681742938[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1634199720[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_1634199720[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.550     1.494    forLoop_idx_0_1634199720[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X32Y25         FDRE                                         r  forLoop_idx_0_1634199720[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y25         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  forLoop_idx_0_1634199720[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.058     1.692    forLoop_idx_0_1634199720[3].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X32Y25         FDRE                                         r  forLoop_idx_0_1634199720[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.816     2.006    forLoop_idx_0_1634199720[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X32Y25         FDRE                                         r  forLoop_idx_0_1634199720[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.512     1.494    
    SLICE_X32Y25         FDRE (Hold_fdre_C_D)         0.071     1.565    forLoop_idx_0_1634199720[3].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.128    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y2    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y3    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X49Y7    L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X55Y7    L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X56Y11   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X56Y11   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X58Y12   L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X60Y14   L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X59Y12   L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y6    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y6    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y6    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y6    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y6    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y6    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y6    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y6    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y1    sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y1    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y6    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y6    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y6    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y6    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y6    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y6    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y6    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y6    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y1    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y1    sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      105.775ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.841ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             105.775ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.825ns  (logic 0.842ns (17.450%)  route 3.983ns (82.550%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 115.959 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X39Y4          FDRE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y4          FDRE (Prop_fdre_C_Q)         0.419     5.568 r  sm/D_states_q_reg[5]_rep/Q
                         net (fo=186, routed)         1.396     6.964    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X34Y4          LUT2 (Prop_lut2_I1_O)        0.299     7.263 f  sm/D_stage_q[3]_i_2/O
                         net (fo=10, routed)          1.658     8.921    sm/D_stage_q[3]_i_2_n_0
    SLICE_X34Y7          LUT6 (Prop_lut6_I5_O)        0.124     9.045 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.930     9.975    fifo_reset_cond/AS[0]
    SLICE_X30Y10         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.443   115.959    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X30Y10         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.187   116.146    
                         clock uncertainty           -0.035   116.111    
    SLICE_X30Y10         FDPE (Recov_fdpe_C_PRE)     -0.361   115.750    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.750    
                         arrival time                          -9.975    
  -------------------------------------------------------------------
                         slack                                105.775    

Slack (MET) :             105.775ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.825ns  (logic 0.842ns (17.450%)  route 3.983ns (82.550%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 115.959 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X39Y4          FDRE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y4          FDRE (Prop_fdre_C_Q)         0.419     5.568 r  sm/D_states_q_reg[5]_rep/Q
                         net (fo=186, routed)         1.396     6.964    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X34Y4          LUT2 (Prop_lut2_I1_O)        0.299     7.263 f  sm/D_stage_q[3]_i_2/O
                         net (fo=10, routed)          1.658     8.921    sm/D_stage_q[3]_i_2_n_0
    SLICE_X34Y7          LUT6 (Prop_lut6_I5_O)        0.124     9.045 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.930     9.975    fifo_reset_cond/AS[0]
    SLICE_X30Y10         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.443   115.959    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X30Y10         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.187   116.146    
                         clock uncertainty           -0.035   116.111    
    SLICE_X30Y10         FDPE (Recov_fdpe_C_PRE)     -0.361   115.750    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.750    
                         arrival time                          -9.975    
  -------------------------------------------------------------------
                         slack                                105.775    

Slack (MET) :             105.775ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.825ns  (logic 0.842ns (17.450%)  route 3.983ns (82.550%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 115.959 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X39Y4          FDRE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y4          FDRE (Prop_fdre_C_Q)         0.419     5.568 r  sm/D_states_q_reg[5]_rep/Q
                         net (fo=186, routed)         1.396     6.964    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X34Y4          LUT2 (Prop_lut2_I1_O)        0.299     7.263 f  sm/D_stage_q[3]_i_2/O
                         net (fo=10, routed)          1.658     8.921    sm/D_stage_q[3]_i_2_n_0
    SLICE_X34Y7          LUT6 (Prop_lut6_I5_O)        0.124     9.045 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.930     9.975    fifo_reset_cond/AS[0]
    SLICE_X30Y10         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.443   115.959    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X30Y10         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.187   116.146    
                         clock uncertainty           -0.035   116.111    
    SLICE_X30Y10         FDPE (Recov_fdpe_C_PRE)     -0.361   115.750    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.750    
                         arrival time                          -9.975    
  -------------------------------------------------------------------
                         slack                                105.775    

Slack (MET) :             106.020ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.583ns  (logic 0.842ns (18.371%)  route 3.741ns (81.629%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X39Y4          FDRE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y4          FDRE (Prop_fdre_C_Q)         0.419     5.568 r  sm/D_states_q_reg[5]_rep/Q
                         net (fo=186, routed)         1.396     6.964    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X34Y4          LUT2 (Prop_lut2_I1_O)        0.299     7.263 f  sm/D_stage_q[3]_i_2/O
                         net (fo=10, routed)          1.658     8.921    sm/D_stage_q[3]_i_2_n_0
    SLICE_X34Y7          LUT6 (Prop_lut6_I5_O)        0.124     9.045 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.688     9.733    fifo_reset_cond/AS[0]
    SLICE_X33Y7          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.444   115.960    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X33Y7          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.187   116.147    
                         clock uncertainty           -0.035   116.112    
    SLICE_X33Y7          FDPE (Recov_fdpe_C_PRE)     -0.359   115.753    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.753    
                         arrival time                          -9.733    
  -------------------------------------------------------------------
                         slack                                106.020    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.841ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.186ns (18.434%)  route 0.823ns (81.566%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X39Y6          FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y6          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=86, routed)          0.580     2.228    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X34Y7          LUT6 (Prop_lut6_I1_O)        0.045     2.273 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.243     2.516    fifo_reset_cond/AS[0]
    SLICE_X33Y7          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.831     2.021    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X33Y7          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.251     1.770    
    SLICE_X33Y7          FDPE (Remov_fdpe_C_PRE)     -0.095     1.675    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           2.516    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.912ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.103ns  (logic 0.186ns (16.864%)  route 0.917ns (83.136%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X39Y6          FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y6          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=86, routed)          0.580     2.228    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X34Y7          LUT6 (Prop_lut6_I1_O)        0.045     2.273 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.337     2.610    fifo_reset_cond/AS[0]
    SLICE_X30Y10         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.830     2.020    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X30Y10         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.251     1.769    
    SLICE_X30Y10         FDPE (Remov_fdpe_C_PRE)     -0.071     1.698    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           2.610    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             0.912ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.103ns  (logic 0.186ns (16.864%)  route 0.917ns (83.136%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X39Y6          FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y6          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=86, routed)          0.580     2.228    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X34Y7          LUT6 (Prop_lut6_I1_O)        0.045     2.273 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.337     2.610    fifo_reset_cond/AS[0]
    SLICE_X30Y10         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.830     2.020    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X30Y10         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.251     1.769    
    SLICE_X30Y10         FDPE (Remov_fdpe_C_PRE)     -0.071     1.698    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           2.610    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             0.912ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.103ns  (logic 0.186ns (16.864%)  route 0.917ns (83.136%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X39Y6          FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y6          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=86, routed)          0.580     2.228    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X34Y7          LUT6 (Prop_lut6_I1_O)        0.045     2.273 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.337     2.610    fifo_reset_cond/AS[0]
    SLICE_X30Y10         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.830     2.020    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X30Y10         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.251     1.769    
    SLICE_X30Y10         FDPE (Remov_fdpe_C_PRE)     -0.071     1.698    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           2.610    
  -------------------------------------------------------------------
                         slack                                  0.912    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.660ns  (logic 12.164ns (34.110%)  route 23.497ns (65.890%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=5 LUT4=3 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.568     5.152    L_reg/clk_IBUF_BUFG
    SLICE_X54Y11         FDRE                                         r  L_reg/D_registers_q_reg[2][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDRE (Prop_fdre_C_Q)         0.518     5.670 f  L_reg/D_registers_q_reg[2][12]/Q
                         net (fo=12, routed)          1.717     7.387    L_reg/M_sm_pac[12]
    SLICE_X58Y7          LUT2 (Prop_lut2_I0_O)        0.152     7.539 f  L_reg/L_076db2a7_remainder0_carry_i_23/O
                         net (fo=3, routed)           0.628     8.167    L_reg/L_076db2a7_remainder0_carry_i_23_n_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I2_O)        0.326     8.493 f  L_reg/L_076db2a7_remainder0_carry_i_12/O
                         net (fo=6, routed)           1.360     9.853    L_reg/L_076db2a7_remainder0_carry_i_12_n_0
    SLICE_X60Y9          LUT3 (Prop_lut3_I0_O)        0.152    10.005 f  L_reg/L_076db2a7_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.684    10.689    L_reg/L_076db2a7_remainder0_carry_i_20_n_0
    SLICE_X60Y9          LUT5 (Prop_lut5_I4_O)        0.374    11.063 r  L_reg/L_076db2a7_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.827    11.890    L_reg/L_076db2a7_remainder0_carry_i_10_n_0
    SLICE_X59Y8          LUT4 (Prop_lut4_I1_O)        0.328    12.218 r  L_reg/L_076db2a7_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.218    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X59Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.768 r  aseg_driver/decimal_renderer/L_076db2a7_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.768    aseg_driver/decimal_renderer/L_076db2a7_remainder0_carry_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.081 f  aseg_driver/decimal_renderer/L_076db2a7_remainder0_carry__0/O[3]
                         net (fo=5, routed)           0.988    14.069    L_reg/L_076db2a7_remainder0[7]
    SLICE_X61Y9          LUT5 (Prop_lut5_I2_O)        0.306    14.375 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.039    15.414    L_reg/i__carry__1_i_10_n_0
    SLICE_X61Y8          LUT4 (Prop_lut4_I0_O)        0.124    15.538 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           1.152    16.689    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X64Y7          LUT6 (Prop_lut6_I0_O)        0.124    16.813 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.595    17.408    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X65Y8          LUT3 (Prop_lut3_I2_O)        0.150    17.558 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.727    18.286    L_reg/i__carry_i_20__0_n_0
    SLICE_X64Y8          LUT3 (Prop_lut3_I1_O)        0.352    18.638 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.574    19.211    L_reg/i__carry_i_11_n_0
    SLICE_X63Y6          LUT2 (Prop_lut2_I1_O)        0.348    19.559 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.330    19.890    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X62Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.397 r  aseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.397    aseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__0/i__carry_n_0
    SLICE_X62Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.511 r  aseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.511    aseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X62Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.845 r  aseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.879    21.724    L_reg/L_076db2a7_remainder0_inferred__1/i__carry__2[1]
    SLICE_X62Y6          LUT5 (Prop_lut5_I4_O)        0.303    22.027 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.302    22.329    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X62Y5          LUT5 (Prop_lut5_I0_O)        0.124    22.453 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.920    23.373    aseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__0/i__carry__0_0
    SLICE_X63Y5          LUT2 (Prop_lut2_I0_O)        0.124    23.497 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.839    24.336    L_reg/i__carry_i_13_0
    SLICE_X65Y4          LUT5 (Prop_lut5_I0_O)        0.152    24.488 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.792    25.280    L_reg/i__carry_i_23_n_0
    SLICE_X63Y4          LUT6 (Prop_lut6_I0_O)        0.326    25.606 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.632    26.238    L_reg/i__carry_i_13_n_0
    SLICE_X60Y3          LUT3 (Prop_lut3_I1_O)        0.150    26.388 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.702    27.090    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X61Y3          LUT5 (Prop_lut5_I0_O)        0.328    27.418 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.418    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X61Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.968 r  aseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.968    aseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.082 r  aseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.082    aseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X61Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.395 f  aseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.641    29.036    aseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X60Y5          LUT6 (Prop_lut6_I0_O)        0.306    29.342 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.432    29.774    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X60Y4          LUT6 (Prop_lut6_I1_O)        0.124    29.898 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.952    30.850    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X59Y5          LUT3 (Prop_lut3_I1_O)        0.124    30.974 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.813    31.787    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X60Y6          LUT6 (Prop_lut6_I3_O)        0.124    31.911 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.821    32.732    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X62Y6          LUT4 (Prop_lut4_I2_O)        0.152    32.884 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.152    37.035    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.778    40.813 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.813    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.610ns  (logic 11.489ns (32.265%)  route 24.120ns (67.735%))
  Logic Levels:           33  (CARRY4=8 LUT2=1 LUT3=4 LUT4=4 LUT5=6 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X52Y7          FDRE                                         r  L_reg/D_registers_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y7          FDRE (Prop_fdre_C_Q)         0.518     5.672 f  L_reg/D_registers_q_reg[3][3]/Q
                         net (fo=17, routed)          1.849     7.522    L_reg/M_sm_pbc[3]
    SLICE_X53Y2          LUT2 (Prop_lut2_I0_O)        0.124     7.646 f  L_reg/L_076db2a7_remainder0_carry_i_25__0/O
                         net (fo=1, routed)           0.661     8.307    L_reg/L_076db2a7_remainder0_carry_i_25__0_n_0
    SLICE_X55Y5          LUT6 (Prop_lut6_I4_O)        0.124     8.431 f  L_reg/L_076db2a7_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.850     9.280    L_reg/L_076db2a7_remainder0_carry_i_12__0_n_0
    SLICE_X55Y4          LUT3 (Prop_lut3_I0_O)        0.152     9.432 f  L_reg/L_076db2a7_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.669    10.101    L_reg/L_076db2a7_remainder0_carry_i_20__0_n_0
    SLICE_X55Y4          LUT5 (Prop_lut5_I4_O)        0.360    10.461 r  L_reg/L_076db2a7_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.974    11.435    L_reg/L_076db2a7_remainder0_carry_i_10__0_n_0
    SLICE_X54Y2          LUT4 (Prop_lut4_I1_O)        0.326    11.761 r  L_reg/L_076db2a7_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.761    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X54Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.294 r  bseg_driver/decimal_renderer/L_076db2a7_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.294    bseg_driver/decimal_renderer/L_076db2a7_remainder0_carry_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.513 f  bseg_driver/decimal_renderer/L_076db2a7_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.285    13.797    L_reg/L_076db2a7_remainder0_1[4]
    SLICE_X52Y1          LUT3 (Prop_lut3_I0_O)        0.317    14.114 f  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           1.053    15.167    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X52Y2          LUT5 (Prop_lut5_I2_O)        0.328    15.495 r  L_reg/i__carry_i_25__2/O
                         net (fo=1, routed)           0.500    15.996    L_reg/i__carry_i_25__2_n_0
    SLICE_X53Y2          LUT6 (Prop_lut6_I5_O)        0.124    16.120 f  L_reg/i__carry_i_22__0/O
                         net (fo=4, routed)           1.031    17.150    L_reg/i__carry_i_22__0_n_0
    SLICE_X53Y1          LUT5 (Prop_lut5_I3_O)        0.152    17.302 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.761    18.063    L_reg/i__carry_i_19__1_n_0
    SLICE_X54Y0          LUT4 (Prop_lut4_I1_O)        0.326    18.389 f  L_reg/i__carry__0_i_11__1/O
                         net (fo=2, routed)           0.841    19.230    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X54Y1          LUT4 (Prop_lut4_I3_O)        0.124    19.354 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           0.817    20.171    L_reg/D_registers_q_reg[3][8]_0[2]
    SLICE_X55Y1          LUT6 (Prop_lut6_I2_O)        0.124    20.295 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    20.295    bseg_driver/decimal_renderer/i__carry__0_i_9__1_1[2]
    SLICE_X55Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.693 r  bseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.693    bseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X55Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.915 f  bseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.016    21.931    L_reg/L_076db2a7_remainder0_inferred__1/i__carry__2_0[0]
    SLICE_X56Y2          LUT5 (Prop_lut5_I2_O)        0.299    22.230 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.466    22.696    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X56Y2          LUT5 (Prop_lut5_I0_O)        0.124    22.820 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.063    23.883    L_reg/i__carry_i_14__0_0
    SLICE_X58Y0          LUT3 (Prop_lut3_I0_O)        0.152    24.035 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.597    24.632    L_reg/i__carry_i_25__1_n_0
    SLICE_X58Y1          LUT6 (Prop_lut6_I0_O)        0.326    24.958 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           0.668    25.625    L_reg/i__carry_i_20__1_n_0
    SLICE_X59Y1          LUT6 (Prop_lut6_I2_O)        0.124    25.749 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.745    26.494    L_reg/i__carry_i_13__1_n_0
    SLICE_X58Y1          LUT3 (Prop_lut3_I1_O)        0.150    26.644 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           1.095    27.739    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X57Y1          LUT5 (Prop_lut5_I0_O)        0.326    28.065 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.065    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X57Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.615 r  bseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.615    bseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__1/i__carry_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.729 r  bseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.729    bseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.843 r  bseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.843    bseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.065 f  bseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    29.899    bseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X56Y3          LUT6 (Prop_lut6_I5_O)        0.299    30.198 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.427    30.625    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X56Y2          LUT6 (Prop_lut6_I1_O)        0.124    30.749 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.390    32.139    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y1          LUT6 (Prop_lut6_I1_O)        0.124    32.263 r  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.286    32.550    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X60Y1          LUT6 (Prop_lut6_I5_O)        0.124    32.674 f  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.950    33.624    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X58Y4          LUT4 (Prop_lut4_I3_O)        0.150    33.774 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.294    37.068    bseg_OBUF[9]
    L5                   OBUF (Prop_obuf_I_O)         3.696    40.764 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.764    bseg[9]
    L5                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.607ns  (logic 11.370ns (31.930%)  route 24.238ns (68.070%))
  Logic Levels:           31  (CARRY4=8 LUT2=3 LUT3=3 LUT4=2 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.569     5.153    L_reg/clk_IBUF_BUFG
    SLICE_X52Y9          FDRE                                         r  L_reg/D_registers_q_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y9          FDRE (Prop_fdre_C_Q)         0.518     5.671 f  L_reg/D_registers_q_reg[6][5]/Q
                         net (fo=13, routed)          2.193     7.864    L_reg/M_sm_timer[5]
    SLICE_X59Y19         LUT5 (Prop_lut5_I4_O)        0.150     8.014 r  L_reg/L_076db2a7_remainder0_carry_i_27__1/O
                         net (fo=1, routed)           0.798     8.812    L_reg/L_076db2a7_remainder0_carry_i_27__1_n_0
    SLICE_X60Y19         LUT6 (Prop_lut6_I5_O)        0.332     9.144 f  L_reg/L_076db2a7_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           0.476     9.620    L_reg/L_076db2a7_remainder0_carry_i_13__1_n_0
    SLICE_X60Y19         LUT3 (Prop_lut3_I1_O)        0.150     9.770 f  L_reg/L_076db2a7_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.949    10.718    L_reg/L_076db2a7_remainder0_carry_i_19__1_n_0
    SLICE_X60Y20         LUT5 (Prop_lut5_I3_O)        0.350    11.068 r  L_reg/L_076db2a7_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.841    11.909    L_reg/L_076db2a7_remainder0_carry_i_10__1_n_0
    SLICE_X61Y19         LUT4 (Prop_lut4_I1_O)        0.328    12.237 r  L_reg/L_076db2a7_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.237    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.787 r  timerseg_driver/decimal_renderer/L_076db2a7_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.787    timerseg_driver/decimal_renderer/L_076db2a7_remainder0_carry_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.121 f  timerseg_driver/decimal_renderer/L_076db2a7_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.008    14.130    L_reg/L_076db2a7_remainder0_3[5]
    SLICE_X62Y23         LUT3 (Prop_lut3_I2_O)        0.303    14.433 f  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           0.675    15.108    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I2_O)        0.124    15.232 f  L_reg/i__carry_i_26__4/O
                         net (fo=1, routed)           0.664    15.896    L_reg/i__carry_i_26__4_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I0_O)        0.124    16.020 f  L_reg/i__carry_i_24__4/O
                         net (fo=2, routed)           1.142    17.161    L_reg/i__carry_i_24__4_n_0
    SLICE_X61Y23         LUT5 (Prop_lut5_I2_O)        0.150    17.311 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.825    18.136    L_reg/i__carry_i_19__3_n_0
    SLICE_X62Y23         LUT3 (Prop_lut3_I0_O)        0.354    18.490 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.630    19.120    L_reg/i__carry_i_11__3_n_0
    SLICE_X62Y25         LUT2 (Prop_lut2_I1_O)        0.326    19.446 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.503    19.949    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X63Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.456 r  timerseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.456    timerseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__0/i__carry_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.570 r  timerseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.570    timerseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.883 r  timerseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.850    21.733    L_reg/L_076db2a7_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X62Y25         LUT5 (Prop_lut5_I0_O)        0.306    22.039 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.158    22.197    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X62Y25         LUT5 (Prop_lut5_I0_O)        0.124    22.321 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.449    23.769    timerseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__0/i__carry__0_0
    SLICE_X64Y28         LUT2 (Prop_lut2_I0_O)        0.124    23.893 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.091    24.984    L_reg/i__carry_i_13__3_0
    SLICE_X62Y28         LUT5 (Prop_lut5_I1_O)        0.124    25.108 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.824    25.932    L_reg/i__carry_i_18__3_n_0
    SLICE_X63Y26         LUT6 (Prop_lut6_I0_O)        0.124    26.056 r  L_reg/i__carry_i_9__3/O
                         net (fo=3, routed)           0.835    26.891    L_reg/i__carry_i_9__3_n_0
    SLICE_X64Y27         LUT2 (Prop_lut2_I1_O)        0.124    27.015 r  L_reg/i__carry_i_1__4/O
                         net (fo=1, routed)           0.490    27.505    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18[2]
    SLICE_X63Y27         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.890 r  timerseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.890    timerseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.004 r  timerseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.004    timerseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.338 r  timerseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.849    29.187    timerseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X62Y29         LUT6 (Prop_lut6_I3_O)        0.303    29.490 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.579    30.068    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I1_O)        0.124    30.192 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.815    31.007    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I2_O)        0.124    31.131 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.971    32.102    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I5_O)        0.124    32.226 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.181    33.407    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y33         LUT4 (Prop_lut4_I1_O)        0.146    33.553 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.445    36.998    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.763    40.761 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    40.761    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.478ns  (logic 11.384ns (32.087%)  route 24.094ns (67.913%))
  Logic Levels:           31  (CARRY4=8 LUT2=3 LUT3=3 LUT4=2 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.569     5.153    L_reg/clk_IBUF_BUFG
    SLICE_X52Y9          FDRE                                         r  L_reg/D_registers_q_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y9          FDRE (Prop_fdre_C_Q)         0.518     5.671 f  L_reg/D_registers_q_reg[6][5]/Q
                         net (fo=13, routed)          2.193     7.864    L_reg/M_sm_timer[5]
    SLICE_X59Y19         LUT5 (Prop_lut5_I4_O)        0.150     8.014 r  L_reg/L_076db2a7_remainder0_carry_i_27__1/O
                         net (fo=1, routed)           0.798     8.812    L_reg/L_076db2a7_remainder0_carry_i_27__1_n_0
    SLICE_X60Y19         LUT6 (Prop_lut6_I5_O)        0.332     9.144 f  L_reg/L_076db2a7_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           0.476     9.620    L_reg/L_076db2a7_remainder0_carry_i_13__1_n_0
    SLICE_X60Y19         LUT3 (Prop_lut3_I1_O)        0.150     9.770 f  L_reg/L_076db2a7_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.949    10.718    L_reg/L_076db2a7_remainder0_carry_i_19__1_n_0
    SLICE_X60Y20         LUT5 (Prop_lut5_I3_O)        0.350    11.068 r  L_reg/L_076db2a7_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.841    11.909    L_reg/L_076db2a7_remainder0_carry_i_10__1_n_0
    SLICE_X61Y19         LUT4 (Prop_lut4_I1_O)        0.328    12.237 r  L_reg/L_076db2a7_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.237    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.787 r  timerseg_driver/decimal_renderer/L_076db2a7_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.787    timerseg_driver/decimal_renderer/L_076db2a7_remainder0_carry_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.121 f  timerseg_driver/decimal_renderer/L_076db2a7_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.008    14.130    L_reg/L_076db2a7_remainder0_3[5]
    SLICE_X62Y23         LUT3 (Prop_lut3_I2_O)        0.303    14.433 f  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           0.675    15.108    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I2_O)        0.124    15.232 f  L_reg/i__carry_i_26__4/O
                         net (fo=1, routed)           0.664    15.896    L_reg/i__carry_i_26__4_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I0_O)        0.124    16.020 f  L_reg/i__carry_i_24__4/O
                         net (fo=2, routed)           1.142    17.161    L_reg/i__carry_i_24__4_n_0
    SLICE_X61Y23         LUT5 (Prop_lut5_I2_O)        0.150    17.311 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.825    18.136    L_reg/i__carry_i_19__3_n_0
    SLICE_X62Y23         LUT3 (Prop_lut3_I0_O)        0.354    18.490 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.630    19.120    L_reg/i__carry_i_11__3_n_0
    SLICE_X62Y25         LUT2 (Prop_lut2_I1_O)        0.326    19.446 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.503    19.949    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X63Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.456 r  timerseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.456    timerseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__0/i__carry_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.570 r  timerseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.570    timerseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.883 r  timerseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.850    21.733    L_reg/L_076db2a7_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X62Y25         LUT5 (Prop_lut5_I0_O)        0.306    22.039 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.158    22.197    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X62Y25         LUT5 (Prop_lut5_I0_O)        0.124    22.321 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.449    23.769    timerseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__0/i__carry__0_0
    SLICE_X64Y28         LUT2 (Prop_lut2_I0_O)        0.124    23.893 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.091    24.984    L_reg/i__carry_i_13__3_0
    SLICE_X62Y28         LUT5 (Prop_lut5_I1_O)        0.124    25.108 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.824    25.932    L_reg/i__carry_i_18__3_n_0
    SLICE_X63Y26         LUT6 (Prop_lut6_I0_O)        0.124    26.056 r  L_reg/i__carry_i_9__3/O
                         net (fo=3, routed)           0.835    26.891    L_reg/i__carry_i_9__3_n_0
    SLICE_X64Y27         LUT2 (Prop_lut2_I1_O)        0.124    27.015 r  L_reg/i__carry_i_1__4/O
                         net (fo=1, routed)           0.490    27.505    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18[2]
    SLICE_X63Y27         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.890 r  timerseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.890    timerseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.004 r  timerseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.004    timerseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.338 f  timerseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.849    29.187    timerseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X62Y29         LUT6 (Prop_lut6_I3_O)        0.303    29.490 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.579    30.068    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I1_O)        0.124    30.192 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.815    31.007    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I2_O)        0.124    31.131 f  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.971    32.102    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I5_O)        0.124    32.226 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.039    33.265    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y33         LUT4 (Prop_lut4_I0_O)        0.150    33.415 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.444    36.859    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.773    40.632 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.632    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.346ns  (logic 11.138ns (31.512%)  route 24.208ns (68.488%))
  Logic Levels:           31  (CARRY4=8 LUT2=3 LUT3=4 LUT4=1 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.569     5.153    L_reg/clk_IBUF_BUFG
    SLICE_X52Y9          FDRE                                         r  L_reg/D_registers_q_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y9          FDRE (Prop_fdre_C_Q)         0.518     5.671 f  L_reg/D_registers_q_reg[6][5]/Q
                         net (fo=13, routed)          2.193     7.864    L_reg/M_sm_timer[5]
    SLICE_X59Y19         LUT5 (Prop_lut5_I4_O)        0.150     8.014 r  L_reg/L_076db2a7_remainder0_carry_i_27__1/O
                         net (fo=1, routed)           0.798     8.812    L_reg/L_076db2a7_remainder0_carry_i_27__1_n_0
    SLICE_X60Y19         LUT6 (Prop_lut6_I5_O)        0.332     9.144 f  L_reg/L_076db2a7_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           0.476     9.620    L_reg/L_076db2a7_remainder0_carry_i_13__1_n_0
    SLICE_X60Y19         LUT3 (Prop_lut3_I1_O)        0.150     9.770 f  L_reg/L_076db2a7_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.949    10.718    L_reg/L_076db2a7_remainder0_carry_i_19__1_n_0
    SLICE_X60Y20         LUT5 (Prop_lut5_I3_O)        0.350    11.068 r  L_reg/L_076db2a7_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.841    11.909    L_reg/L_076db2a7_remainder0_carry_i_10__1_n_0
    SLICE_X61Y19         LUT4 (Prop_lut4_I1_O)        0.328    12.237 r  L_reg/L_076db2a7_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.237    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.787 r  timerseg_driver/decimal_renderer/L_076db2a7_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.787    timerseg_driver/decimal_renderer/L_076db2a7_remainder0_carry_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.121 f  timerseg_driver/decimal_renderer/L_076db2a7_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.008    14.130    L_reg/L_076db2a7_remainder0_3[5]
    SLICE_X62Y23         LUT3 (Prop_lut3_I2_O)        0.303    14.433 f  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           0.675    15.108    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I2_O)        0.124    15.232 f  L_reg/i__carry_i_26__4/O
                         net (fo=1, routed)           0.664    15.896    L_reg/i__carry_i_26__4_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I0_O)        0.124    16.020 f  L_reg/i__carry_i_24__4/O
                         net (fo=2, routed)           1.142    17.161    L_reg/i__carry_i_24__4_n_0
    SLICE_X61Y23         LUT5 (Prop_lut5_I2_O)        0.150    17.311 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.825    18.136    L_reg/i__carry_i_19__3_n_0
    SLICE_X62Y23         LUT3 (Prop_lut3_I0_O)        0.354    18.490 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.630    19.120    L_reg/i__carry_i_11__3_n_0
    SLICE_X62Y25         LUT2 (Prop_lut2_I1_O)        0.326    19.446 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.503    19.949    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X63Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.456 r  timerseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.456    timerseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__0/i__carry_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.570 r  timerseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.570    timerseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.883 r  timerseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.850    21.733    L_reg/L_076db2a7_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X62Y25         LUT5 (Prop_lut5_I0_O)        0.306    22.039 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.158    22.197    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X62Y25         LUT5 (Prop_lut5_I0_O)        0.124    22.321 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.449    23.769    timerseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__0/i__carry__0_0
    SLICE_X64Y28         LUT2 (Prop_lut2_I0_O)        0.124    23.893 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.091    24.984    L_reg/i__carry_i_13__3_0
    SLICE_X62Y28         LUT5 (Prop_lut5_I1_O)        0.124    25.108 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.824    25.932    L_reg/i__carry_i_18__3_n_0
    SLICE_X63Y26         LUT6 (Prop_lut6_I0_O)        0.124    26.056 r  L_reg/i__carry_i_9__3/O
                         net (fo=3, routed)           0.835    26.891    L_reg/i__carry_i_9__3_n_0
    SLICE_X64Y27         LUT2 (Prop_lut2_I1_O)        0.124    27.015 r  L_reg/i__carry_i_1__4/O
                         net (fo=1, routed)           0.490    27.505    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18[2]
    SLICE_X63Y27         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.890 r  timerseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.890    timerseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.004 r  timerseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.004    timerseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.338 r  timerseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.849    29.187    timerseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X62Y29         LUT6 (Prop_lut6_I3_O)        0.303    29.490 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.579    30.068    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I1_O)        0.124    30.192 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.815    31.007    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I2_O)        0.124    31.131 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.971    32.102    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I5_O)        0.124    32.226 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.247    33.473    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y33         LUT3 (Prop_lut3_I0_O)        0.124    33.597 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.349    36.946    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    40.500 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.500    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.341ns  (logic 11.140ns (31.523%)  route 24.200ns (68.477%))
  Logic Levels:           31  (CARRY4=8 LUT2=3 LUT3=3 LUT4=2 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.569     5.153    L_reg/clk_IBUF_BUFG
    SLICE_X52Y9          FDRE                                         r  L_reg/D_registers_q_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y9          FDRE (Prop_fdre_C_Q)         0.518     5.671 f  L_reg/D_registers_q_reg[6][5]/Q
                         net (fo=13, routed)          2.193     7.864    L_reg/M_sm_timer[5]
    SLICE_X59Y19         LUT5 (Prop_lut5_I4_O)        0.150     8.014 r  L_reg/L_076db2a7_remainder0_carry_i_27__1/O
                         net (fo=1, routed)           0.798     8.812    L_reg/L_076db2a7_remainder0_carry_i_27__1_n_0
    SLICE_X60Y19         LUT6 (Prop_lut6_I5_O)        0.332     9.144 f  L_reg/L_076db2a7_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           0.476     9.620    L_reg/L_076db2a7_remainder0_carry_i_13__1_n_0
    SLICE_X60Y19         LUT3 (Prop_lut3_I1_O)        0.150     9.770 f  L_reg/L_076db2a7_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.949    10.718    L_reg/L_076db2a7_remainder0_carry_i_19__1_n_0
    SLICE_X60Y20         LUT5 (Prop_lut5_I3_O)        0.350    11.068 r  L_reg/L_076db2a7_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.841    11.909    L_reg/L_076db2a7_remainder0_carry_i_10__1_n_0
    SLICE_X61Y19         LUT4 (Prop_lut4_I1_O)        0.328    12.237 r  L_reg/L_076db2a7_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.237    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.787 r  timerseg_driver/decimal_renderer/L_076db2a7_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.787    timerseg_driver/decimal_renderer/L_076db2a7_remainder0_carry_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.121 f  timerseg_driver/decimal_renderer/L_076db2a7_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.008    14.130    L_reg/L_076db2a7_remainder0_3[5]
    SLICE_X62Y23         LUT3 (Prop_lut3_I2_O)        0.303    14.433 f  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           0.675    15.108    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I2_O)        0.124    15.232 f  L_reg/i__carry_i_26__4/O
                         net (fo=1, routed)           0.664    15.896    L_reg/i__carry_i_26__4_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I0_O)        0.124    16.020 f  L_reg/i__carry_i_24__4/O
                         net (fo=2, routed)           1.142    17.161    L_reg/i__carry_i_24__4_n_0
    SLICE_X61Y23         LUT5 (Prop_lut5_I2_O)        0.150    17.311 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.825    18.136    L_reg/i__carry_i_19__3_n_0
    SLICE_X62Y23         LUT3 (Prop_lut3_I0_O)        0.354    18.490 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.630    19.120    L_reg/i__carry_i_11__3_n_0
    SLICE_X62Y25         LUT2 (Prop_lut2_I1_O)        0.326    19.446 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.503    19.949    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X63Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.456 r  timerseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.456    timerseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__0/i__carry_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.570 r  timerseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.570    timerseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.883 r  timerseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.850    21.733    L_reg/L_076db2a7_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X62Y25         LUT5 (Prop_lut5_I0_O)        0.306    22.039 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.158    22.197    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X62Y25         LUT5 (Prop_lut5_I0_O)        0.124    22.321 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.449    23.769    timerseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__0/i__carry__0_0
    SLICE_X64Y28         LUT2 (Prop_lut2_I0_O)        0.124    23.893 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.091    24.984    L_reg/i__carry_i_13__3_0
    SLICE_X62Y28         LUT5 (Prop_lut5_I1_O)        0.124    25.108 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.824    25.932    L_reg/i__carry_i_18__3_n_0
    SLICE_X63Y26         LUT6 (Prop_lut6_I0_O)        0.124    26.056 r  L_reg/i__carry_i_9__3/O
                         net (fo=3, routed)           0.835    26.891    L_reg/i__carry_i_9__3_n_0
    SLICE_X64Y27         LUT2 (Prop_lut2_I1_O)        0.124    27.015 r  L_reg/i__carry_i_1__4/O
                         net (fo=1, routed)           0.490    27.505    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18[2]
    SLICE_X63Y27         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.890 r  timerseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.890    timerseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.004 r  timerseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.004    timerseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.338 r  timerseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.849    29.187    timerseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X62Y29         LUT6 (Prop_lut6_I3_O)        0.303    29.490 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.579    30.068    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I1_O)        0.124    30.192 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.815    31.007    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I2_O)        0.124    31.131 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.971    32.102    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I5_O)        0.124    32.226 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.238    33.464    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y33         LUT4 (Prop_lut4_I0_O)        0.124    33.588 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.351    36.938    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    40.494 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.494    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.243ns  (logic 11.277ns (31.998%)  route 23.966ns (68.002%))
  Logic Levels:           33  (CARRY4=8 LUT2=1 LUT3=5 LUT4=3 LUT5=6 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X52Y7          FDRE                                         r  L_reg/D_registers_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y7          FDRE (Prop_fdre_C_Q)         0.518     5.672 f  L_reg/D_registers_q_reg[3][3]/Q
                         net (fo=17, routed)          1.849     7.522    L_reg/M_sm_pbc[3]
    SLICE_X53Y2          LUT2 (Prop_lut2_I0_O)        0.124     7.646 f  L_reg/L_076db2a7_remainder0_carry_i_25__0/O
                         net (fo=1, routed)           0.661     8.307    L_reg/L_076db2a7_remainder0_carry_i_25__0_n_0
    SLICE_X55Y5          LUT6 (Prop_lut6_I4_O)        0.124     8.431 f  L_reg/L_076db2a7_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.850     9.280    L_reg/L_076db2a7_remainder0_carry_i_12__0_n_0
    SLICE_X55Y4          LUT3 (Prop_lut3_I0_O)        0.152     9.432 f  L_reg/L_076db2a7_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.669    10.101    L_reg/L_076db2a7_remainder0_carry_i_20__0_n_0
    SLICE_X55Y4          LUT5 (Prop_lut5_I4_O)        0.360    10.461 r  L_reg/L_076db2a7_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.974    11.435    L_reg/L_076db2a7_remainder0_carry_i_10__0_n_0
    SLICE_X54Y2          LUT4 (Prop_lut4_I1_O)        0.326    11.761 r  L_reg/L_076db2a7_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.761    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X54Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.294 r  bseg_driver/decimal_renderer/L_076db2a7_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.294    bseg_driver/decimal_renderer/L_076db2a7_remainder0_carry_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.513 f  bseg_driver/decimal_renderer/L_076db2a7_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.285    13.797    L_reg/L_076db2a7_remainder0_1[4]
    SLICE_X52Y1          LUT3 (Prop_lut3_I0_O)        0.317    14.114 f  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           1.053    15.167    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X52Y2          LUT5 (Prop_lut5_I2_O)        0.328    15.495 r  L_reg/i__carry_i_25__2/O
                         net (fo=1, routed)           0.500    15.996    L_reg/i__carry_i_25__2_n_0
    SLICE_X53Y2          LUT6 (Prop_lut6_I5_O)        0.124    16.120 f  L_reg/i__carry_i_22__0/O
                         net (fo=4, routed)           1.031    17.150    L_reg/i__carry_i_22__0_n_0
    SLICE_X53Y1          LUT5 (Prop_lut5_I3_O)        0.152    17.302 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.761    18.063    L_reg/i__carry_i_19__1_n_0
    SLICE_X54Y0          LUT4 (Prop_lut4_I1_O)        0.326    18.389 f  L_reg/i__carry__0_i_11__1/O
                         net (fo=2, routed)           0.841    19.230    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X54Y1          LUT4 (Prop_lut4_I3_O)        0.124    19.354 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           0.817    20.171    L_reg/D_registers_q_reg[3][8]_0[2]
    SLICE_X55Y1          LUT6 (Prop_lut6_I2_O)        0.124    20.295 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    20.295    bseg_driver/decimal_renderer/i__carry__0_i_9__1_1[2]
    SLICE_X55Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.693 r  bseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.693    bseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X55Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.915 f  bseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.016    21.931    L_reg/L_076db2a7_remainder0_inferred__1/i__carry__2_0[0]
    SLICE_X56Y2          LUT5 (Prop_lut5_I2_O)        0.299    22.230 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.466    22.696    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X56Y2          LUT5 (Prop_lut5_I0_O)        0.124    22.820 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.063    23.883    L_reg/i__carry_i_14__0_0
    SLICE_X58Y0          LUT3 (Prop_lut3_I0_O)        0.152    24.035 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.597    24.632    L_reg/i__carry_i_25__1_n_0
    SLICE_X58Y1          LUT6 (Prop_lut6_I0_O)        0.326    24.958 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           0.668    25.625    L_reg/i__carry_i_20__1_n_0
    SLICE_X59Y1          LUT6 (Prop_lut6_I2_O)        0.124    25.749 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.745    26.494    L_reg/i__carry_i_13__1_n_0
    SLICE_X58Y1          LUT3 (Prop_lut3_I1_O)        0.150    26.644 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           1.095    27.739    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X57Y1          LUT5 (Prop_lut5_I0_O)        0.326    28.065 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.065    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X57Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.615 r  bseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.615    bseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__1/i__carry_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.729 r  bseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.729    bseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.843 r  bseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.843    bseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.065 f  bseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    29.899    bseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X56Y3          LUT6 (Prop_lut6_I5_O)        0.299    30.198 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.427    30.625    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X56Y2          LUT6 (Prop_lut6_I1_O)        0.124    30.749 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.390    32.139    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y1          LUT6 (Prop_lut6_I1_O)        0.124    32.263 r  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.286    32.550    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X60Y1          LUT6 (Prop_lut6_I5_O)        0.124    32.674 f  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.976    33.649    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X58Y4          LUT3 (Prop_lut3_I2_O)        0.124    33.773 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.114    36.887    bseg_OBUF[0]
    L4                   OBUF (Prop_obuf_I_O)         3.510    40.397 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.397    bseg[0]
    L4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.201ns  (logic 11.368ns (32.296%)  route 23.832ns (67.704%))
  Logic Levels:           31  (CARRY4=8 LUT2=3 LUT3=3 LUT4=2 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.569     5.153    L_reg/clk_IBUF_BUFG
    SLICE_X52Y9          FDRE                                         r  L_reg/D_registers_q_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y9          FDRE (Prop_fdre_C_Q)         0.518     5.671 f  L_reg/D_registers_q_reg[6][5]/Q
                         net (fo=13, routed)          2.193     7.864    L_reg/M_sm_timer[5]
    SLICE_X59Y19         LUT5 (Prop_lut5_I4_O)        0.150     8.014 r  L_reg/L_076db2a7_remainder0_carry_i_27__1/O
                         net (fo=1, routed)           0.798     8.812    L_reg/L_076db2a7_remainder0_carry_i_27__1_n_0
    SLICE_X60Y19         LUT6 (Prop_lut6_I5_O)        0.332     9.144 f  L_reg/L_076db2a7_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           0.476     9.620    L_reg/L_076db2a7_remainder0_carry_i_13__1_n_0
    SLICE_X60Y19         LUT3 (Prop_lut3_I1_O)        0.150     9.770 f  L_reg/L_076db2a7_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.949    10.718    L_reg/L_076db2a7_remainder0_carry_i_19__1_n_0
    SLICE_X60Y20         LUT5 (Prop_lut5_I3_O)        0.350    11.068 r  L_reg/L_076db2a7_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.841    11.909    L_reg/L_076db2a7_remainder0_carry_i_10__1_n_0
    SLICE_X61Y19         LUT4 (Prop_lut4_I1_O)        0.328    12.237 r  L_reg/L_076db2a7_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.237    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.787 r  timerseg_driver/decimal_renderer/L_076db2a7_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.787    timerseg_driver/decimal_renderer/L_076db2a7_remainder0_carry_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.121 f  timerseg_driver/decimal_renderer/L_076db2a7_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.008    14.130    L_reg/L_076db2a7_remainder0_3[5]
    SLICE_X62Y23         LUT3 (Prop_lut3_I2_O)        0.303    14.433 f  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           0.675    15.108    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I2_O)        0.124    15.232 f  L_reg/i__carry_i_26__4/O
                         net (fo=1, routed)           0.664    15.896    L_reg/i__carry_i_26__4_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I0_O)        0.124    16.020 f  L_reg/i__carry_i_24__4/O
                         net (fo=2, routed)           1.142    17.161    L_reg/i__carry_i_24__4_n_0
    SLICE_X61Y23         LUT5 (Prop_lut5_I2_O)        0.150    17.311 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.825    18.136    L_reg/i__carry_i_19__3_n_0
    SLICE_X62Y23         LUT3 (Prop_lut3_I0_O)        0.354    18.490 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.630    19.120    L_reg/i__carry_i_11__3_n_0
    SLICE_X62Y25         LUT2 (Prop_lut2_I1_O)        0.326    19.446 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.503    19.949    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X63Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.456 r  timerseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.456    timerseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__0/i__carry_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.570 r  timerseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.570    timerseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.883 r  timerseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.850    21.733    L_reg/L_076db2a7_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X62Y25         LUT5 (Prop_lut5_I0_O)        0.306    22.039 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.158    22.197    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X62Y25         LUT5 (Prop_lut5_I0_O)        0.124    22.321 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.449    23.769    timerseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__0/i__carry__0_0
    SLICE_X64Y28         LUT2 (Prop_lut2_I0_O)        0.124    23.893 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.091    24.984    L_reg/i__carry_i_13__3_0
    SLICE_X62Y28         LUT5 (Prop_lut5_I1_O)        0.124    25.108 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.824    25.932    L_reg/i__carry_i_18__3_n_0
    SLICE_X63Y26         LUT6 (Prop_lut6_I0_O)        0.124    26.056 r  L_reg/i__carry_i_9__3/O
                         net (fo=3, routed)           0.835    26.891    L_reg/i__carry_i_9__3_n_0
    SLICE_X64Y27         LUT2 (Prop_lut2_I1_O)        0.124    27.015 r  L_reg/i__carry_i_1__4/O
                         net (fo=1, routed)           0.490    27.505    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18[2]
    SLICE_X63Y27         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.890 r  timerseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.890    timerseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.004 r  timerseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.004    timerseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.338 f  timerseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.849    29.187    timerseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X62Y29         LUT6 (Prop_lut6_I3_O)        0.303    29.490 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.579    30.068    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I1_O)        0.124    30.192 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.815    31.007    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I2_O)        0.124    31.131 f  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.971    32.102    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I5_O)        0.124    32.226 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.238    33.464    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y33         LUT4 (Prop_lut4_I0_O)        0.153    33.617 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.983    36.600    timerseg_OBUF[9]
    F2                   OBUF (Prop_obuf_I_O)         3.754    40.354 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.354    timerseg[9]
    F2                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.072ns  (logic 11.547ns (32.922%)  route 23.526ns (67.078%))
  Logic Levels:           33  (CARRY4=8 LUT2=1 LUT3=4 LUT4=4 LUT5=6 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X52Y7          FDRE                                         r  L_reg/D_registers_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y7          FDRE (Prop_fdre_C_Q)         0.518     5.672 f  L_reg/D_registers_q_reg[3][3]/Q
                         net (fo=17, routed)          1.849     7.522    L_reg/M_sm_pbc[3]
    SLICE_X53Y2          LUT2 (Prop_lut2_I0_O)        0.124     7.646 f  L_reg/L_076db2a7_remainder0_carry_i_25__0/O
                         net (fo=1, routed)           0.661     8.307    L_reg/L_076db2a7_remainder0_carry_i_25__0_n_0
    SLICE_X55Y5          LUT6 (Prop_lut6_I4_O)        0.124     8.431 f  L_reg/L_076db2a7_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.850     9.280    L_reg/L_076db2a7_remainder0_carry_i_12__0_n_0
    SLICE_X55Y4          LUT3 (Prop_lut3_I0_O)        0.152     9.432 f  L_reg/L_076db2a7_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.669    10.101    L_reg/L_076db2a7_remainder0_carry_i_20__0_n_0
    SLICE_X55Y4          LUT5 (Prop_lut5_I4_O)        0.360    10.461 r  L_reg/L_076db2a7_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.974    11.435    L_reg/L_076db2a7_remainder0_carry_i_10__0_n_0
    SLICE_X54Y2          LUT4 (Prop_lut4_I1_O)        0.326    11.761 r  L_reg/L_076db2a7_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.761    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X54Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.294 r  bseg_driver/decimal_renderer/L_076db2a7_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.294    bseg_driver/decimal_renderer/L_076db2a7_remainder0_carry_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.513 f  bseg_driver/decimal_renderer/L_076db2a7_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.285    13.797    L_reg/L_076db2a7_remainder0_1[4]
    SLICE_X52Y1          LUT3 (Prop_lut3_I0_O)        0.317    14.114 f  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           1.053    15.167    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X52Y2          LUT5 (Prop_lut5_I2_O)        0.328    15.495 r  L_reg/i__carry_i_25__2/O
                         net (fo=1, routed)           0.500    15.996    L_reg/i__carry_i_25__2_n_0
    SLICE_X53Y2          LUT6 (Prop_lut6_I5_O)        0.124    16.120 f  L_reg/i__carry_i_22__0/O
                         net (fo=4, routed)           1.031    17.150    L_reg/i__carry_i_22__0_n_0
    SLICE_X53Y1          LUT5 (Prop_lut5_I3_O)        0.152    17.302 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.761    18.063    L_reg/i__carry_i_19__1_n_0
    SLICE_X54Y0          LUT4 (Prop_lut4_I1_O)        0.326    18.389 f  L_reg/i__carry__0_i_11__1/O
                         net (fo=2, routed)           0.841    19.230    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X54Y1          LUT4 (Prop_lut4_I3_O)        0.124    19.354 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           0.817    20.171    L_reg/D_registers_q_reg[3][8]_0[2]
    SLICE_X55Y1          LUT6 (Prop_lut6_I2_O)        0.124    20.295 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    20.295    bseg_driver/decimal_renderer/i__carry__0_i_9__1_1[2]
    SLICE_X55Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.693 r  bseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.693    bseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X55Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.915 f  bseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.016    21.931    L_reg/L_076db2a7_remainder0_inferred__1/i__carry__2_0[0]
    SLICE_X56Y2          LUT5 (Prop_lut5_I2_O)        0.299    22.230 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.466    22.696    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X56Y2          LUT5 (Prop_lut5_I0_O)        0.124    22.820 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.063    23.883    L_reg/i__carry_i_14__0_0
    SLICE_X58Y0          LUT3 (Prop_lut3_I0_O)        0.152    24.035 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.597    24.632    L_reg/i__carry_i_25__1_n_0
    SLICE_X58Y1          LUT6 (Prop_lut6_I0_O)        0.326    24.958 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           0.668    25.625    L_reg/i__carry_i_20__1_n_0
    SLICE_X59Y1          LUT6 (Prop_lut6_I2_O)        0.124    25.749 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.745    26.494    L_reg/i__carry_i_13__1_n_0
    SLICE_X58Y1          LUT3 (Prop_lut3_I1_O)        0.150    26.644 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           1.095    27.739    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X57Y1          LUT5 (Prop_lut5_I0_O)        0.326    28.065 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.065    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X57Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.615 r  bseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.615    bseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__1/i__carry_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.729 r  bseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.729    bseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.843 r  bseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.843    bseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.065 r  bseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    29.899    bseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X56Y3          LUT6 (Prop_lut6_I5_O)        0.299    30.198 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.427    30.625    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X56Y2          LUT6 (Prop_lut6_I1_O)        0.124    30.749 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.390    32.139    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y1          LUT6 (Prop_lut6_I1_O)        0.124    32.263 f  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.286    32.550    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X60Y1          LUT6 (Prop_lut6_I5_O)        0.124    32.674 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.748    33.421    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X59Y4          LUT4 (Prop_lut4_I3_O)        0.150    33.571 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.902    36.473    bseg_OBUF[3]
    R1                   OBUF (Prop_obuf_I_O)         3.754    40.227 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.227    bseg[3]
    R1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.993ns  (logic 11.281ns (32.238%)  route 23.712ns (67.762%))
  Logic Levels:           33  (CARRY4=8 LUT2=1 LUT3=4 LUT4=4 LUT5=6 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X52Y7          FDRE                                         r  L_reg/D_registers_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y7          FDRE (Prop_fdre_C_Q)         0.518     5.672 f  L_reg/D_registers_q_reg[3][3]/Q
                         net (fo=17, routed)          1.849     7.522    L_reg/M_sm_pbc[3]
    SLICE_X53Y2          LUT2 (Prop_lut2_I0_O)        0.124     7.646 f  L_reg/L_076db2a7_remainder0_carry_i_25__0/O
                         net (fo=1, routed)           0.661     8.307    L_reg/L_076db2a7_remainder0_carry_i_25__0_n_0
    SLICE_X55Y5          LUT6 (Prop_lut6_I4_O)        0.124     8.431 f  L_reg/L_076db2a7_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.850     9.280    L_reg/L_076db2a7_remainder0_carry_i_12__0_n_0
    SLICE_X55Y4          LUT3 (Prop_lut3_I0_O)        0.152     9.432 f  L_reg/L_076db2a7_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.669    10.101    L_reg/L_076db2a7_remainder0_carry_i_20__0_n_0
    SLICE_X55Y4          LUT5 (Prop_lut5_I4_O)        0.360    10.461 r  L_reg/L_076db2a7_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.974    11.435    L_reg/L_076db2a7_remainder0_carry_i_10__0_n_0
    SLICE_X54Y2          LUT4 (Prop_lut4_I1_O)        0.326    11.761 r  L_reg/L_076db2a7_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.761    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X54Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.294 r  bseg_driver/decimal_renderer/L_076db2a7_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.294    bseg_driver/decimal_renderer/L_076db2a7_remainder0_carry_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.513 f  bseg_driver/decimal_renderer/L_076db2a7_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.285    13.797    L_reg/L_076db2a7_remainder0_1[4]
    SLICE_X52Y1          LUT3 (Prop_lut3_I0_O)        0.317    14.114 f  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           1.053    15.167    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X52Y2          LUT5 (Prop_lut5_I2_O)        0.328    15.495 r  L_reg/i__carry_i_25__2/O
                         net (fo=1, routed)           0.500    15.996    L_reg/i__carry_i_25__2_n_0
    SLICE_X53Y2          LUT6 (Prop_lut6_I5_O)        0.124    16.120 f  L_reg/i__carry_i_22__0/O
                         net (fo=4, routed)           1.031    17.150    L_reg/i__carry_i_22__0_n_0
    SLICE_X53Y1          LUT5 (Prop_lut5_I3_O)        0.152    17.302 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.761    18.063    L_reg/i__carry_i_19__1_n_0
    SLICE_X54Y0          LUT4 (Prop_lut4_I1_O)        0.326    18.389 f  L_reg/i__carry__0_i_11__1/O
                         net (fo=2, routed)           0.841    19.230    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X54Y1          LUT4 (Prop_lut4_I3_O)        0.124    19.354 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           0.817    20.171    L_reg/D_registers_q_reg[3][8]_0[2]
    SLICE_X55Y1          LUT6 (Prop_lut6_I2_O)        0.124    20.295 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    20.295    bseg_driver/decimal_renderer/i__carry__0_i_9__1_1[2]
    SLICE_X55Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.693 r  bseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.693    bseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X55Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.915 f  bseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.016    21.931    L_reg/L_076db2a7_remainder0_inferred__1/i__carry__2_0[0]
    SLICE_X56Y2          LUT5 (Prop_lut5_I2_O)        0.299    22.230 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.466    22.696    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X56Y2          LUT5 (Prop_lut5_I0_O)        0.124    22.820 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.063    23.883    L_reg/i__carry_i_14__0_0
    SLICE_X58Y0          LUT3 (Prop_lut3_I0_O)        0.152    24.035 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.597    24.632    L_reg/i__carry_i_25__1_n_0
    SLICE_X58Y1          LUT6 (Prop_lut6_I0_O)        0.326    24.958 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           0.668    25.625    L_reg/i__carry_i_20__1_n_0
    SLICE_X59Y1          LUT6 (Prop_lut6_I2_O)        0.124    25.749 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.745    26.494    L_reg/i__carry_i_13__1_n_0
    SLICE_X58Y1          LUT3 (Prop_lut3_I1_O)        0.150    26.644 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           1.095    27.739    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X57Y1          LUT5 (Prop_lut5_I0_O)        0.326    28.065 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.065    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X57Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.615 r  bseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.615    bseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__1/i__carry_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.729 r  bseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.729    bseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.843 r  bseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.843    bseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.065 r  bseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    29.899    bseg_driver/decimal_renderer/L_076db2a7_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X56Y3          LUT6 (Prop_lut6_I5_O)        0.299    30.198 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.427    30.625    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X56Y2          LUT6 (Prop_lut6_I1_O)        0.124    30.749 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.390    32.139    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y1          LUT6 (Prop_lut6_I1_O)        0.124    32.263 f  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.286    32.550    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X60Y1          LUT6 (Prop_lut6_I5_O)        0.124    32.674 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.748    33.421    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X59Y4          LUT4 (Prop_lut4_I3_O)        0.124    33.545 r  L_reg/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.088    36.634    bseg_OBUF[1]
    M4                   OBUF (Prop_obuf_I_O)         3.514    40.148 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.148    bseg[1]
    M4                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.287ns  (logic 1.409ns (61.627%)  route 0.878ns (38.373%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.564     1.508    display/clk_IBUF_BUFG
    SLICE_X47Y5          FDRE                                         r  display/D_rgb_data_0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y5          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  display/D_rgb_data_0_q_reg[2]/Q
                         net (fo=1, routed)           0.878     2.526    mattop_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.268     3.795 r  mattop_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.795    mattop[2]
    T9                                                                r  mattop[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.294ns  (logic 1.408ns (61.388%)  route 0.886ns (38.612%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.564     1.508    display/clk_IBUF_BUFG
    SLICE_X47Y5          FDRE                                         r  display/D_rgb_data_0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y5          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  display/D_rgb_data_0_q_reg[1]/Q
                         net (fo=1, routed)           0.886     2.534    mattop_OBUF[1]
    T10                  OBUF (Prop_obuf_I_O)         1.267     3.801 r  mattop_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.801    mattop[1]
    T10                                                               r  mattop[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.364ns  (logic 1.433ns (60.620%)  route 0.931ns (39.380%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.595     1.539    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X62Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y4          FDRE (Prop_fdre_C_Q)         0.141     1.680 f  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.387     2.067    bseg_driver/ctr/S[1]
    SLICE_X64Y18         LUT2 (Prop_lut2_I1_O)        0.045     2.112 r  bseg_driver/ctr/bseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.544     2.656    bseg_OBUF[7]
    T2                   OBUF (Prop_obuf_I_O)         1.247     3.903 r  bseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.903    bseg[7]
    T2                                                                r  bseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.378ns  (logic 1.431ns (60.165%)  route 0.947ns (39.835%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.595     1.539    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X62Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y4          FDRE (Prop_fdre_C_Q)         0.141     1.680 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.383     2.063    bseg_driver/ctr/S[1]
    SLICE_X64Y18         LUT2 (Prop_lut2_I0_O)        0.045     2.108 r  bseg_driver/ctr/bseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.564     2.672    bseg_OBUF[11]
    T3                   OBUF (Prop_obuf_I_O)         1.245     3.917 r  bseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.917    bseg[11]
    T3                                                                r  bseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.411ns  (logic 1.420ns (58.904%)  route 0.991ns (41.096%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.564     1.508    display/clk_IBUF_BUFG
    SLICE_X47Y3          FDRE                                         r  display/D_rgb_data_0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y3          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  display/D_rgb_data_0_q_reg[0]/Q
                         net (fo=1, routed)           0.991     2.639    mattop_OBUF[0]
    R7                   OBUF (Prop_obuf_I_O)         1.279     3.918 r  mattop_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.918    mattop[0]
    R7                                                                r  mattop[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.396ns  (logic 1.480ns (61.756%)  route 0.916ns (38.244%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.595     1.539    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X62Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y4          FDRE (Prop_fdre_C_Q)         0.141     1.680 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.387     2.067    bseg_driver/ctr/S[1]
    SLICE_X64Y18         LUT2 (Prop_lut2_I0_O)        0.048     2.115 r  bseg_driver/ctr/bseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.529     2.644    bseg_OBUF[8]
    P5                   OBUF (Prop_obuf_I_O)         1.291     3.935 r  bseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.935    bseg[8]
    P5                                                                r  bseg[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/D_debug_dff_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.440ns  (logic 1.348ns (55.230%)  route 1.092ns (44.770%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X37Y6          FDRE                                         r  sm/D_debug_dff_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y6          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sm/D_debug_dff_q_reg[1]/Q
                         net (fo=1, routed)           1.092     2.740    led_OBUF[1]
    K12                  OBUF (Prop_obuf_I_O)         1.207     3.947 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.947    led[1]
    K12                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.447ns  (logic 1.430ns (58.459%)  route 1.016ns (41.541%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.564     1.508    display/clk_IBUF_BUFG
    SLICE_X46Y6          FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y6          FDRE (Prop_fdre_C_Q)         0.164     1.672 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           1.016     2.688    matbot_OBUF[2]
    N9                   OBUF (Prop_obuf_I_O)         1.266     3.955 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.955    matbot[2]
    N9                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.467ns  (logic 1.430ns (57.961%)  route 1.037ns (42.039%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.564     1.508    display/clk_IBUF_BUFG
    SLICE_X46Y6          FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y6          FDRE (Prop_fdre_C_Q)         0.164     1.672 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           1.037     2.709    matbot_OBUF[1]
    P9                   OBUF (Prop_obuf_I_O)         1.266     3.975 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.975    matbot[1]
    P9                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.467ns  (logic 1.462ns (59.247%)  route 1.005ns (40.753%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.595     1.539    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X62Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y4          FDRE (Prop_fdre_C_Q)         0.141     1.680 f  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.383     2.063    bseg_driver/ctr/S[1]
    SLICE_X64Y18         LUT2 (Prop_lut2_I0_O)        0.048     2.111 r  bseg_driver/ctr/bseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.622     2.733    bseg_OBUF[5]
    N4                   OBUF (Prop_obuf_I_O)         1.273     4.006 r  bseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.006    bseg[5]
    N4                                                                r  bseg[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.497ns  (logic 1.643ns (29.886%)  route 3.854ns (70.114%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.468     3.987    reset_cond/butt_reset_IBUF
    SLICE_X40Y26         LUT1 (Prop_lut1_I0_O)        0.124     4.111 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.387     5.497    reset_cond/M_reset_cond_in
    SLICE_X46Y18         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.438     4.843    reset_cond/clk_IBUF_BUFG
    SLICE_X46Y18         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.161ns  (logic 1.643ns (31.829%)  route 3.519ns (68.171%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.468     3.987    reset_cond/butt_reset_IBUF
    SLICE_X40Y26         LUT1 (Prop_lut1_I0_O)        0.124     4.111 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.051     5.161    reset_cond/M_reset_cond_in
    SLICE_X40Y21         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.435     4.840    reset_cond/clk_IBUF_BUFG
    SLICE_X40Y21         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.876ns  (logic 1.643ns (33.692%)  route 3.233ns (66.308%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.468     3.987    reset_cond/butt_reset_IBUF
    SLICE_X40Y26         LUT1 (Prop_lut1_I0_O)        0.124     4.111 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.766     4.876    reset_cond/M_reset_cond_in
    SLICE_X40Y24         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.430     4.835    reset_cond/clk_IBUF_BUFG
    SLICE_X40Y24         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.876ns  (logic 1.643ns (33.692%)  route 3.233ns (66.308%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.468     3.987    reset_cond/butt_reset_IBUF
    SLICE_X40Y26         LUT1 (Prop_lut1_I0_O)        0.124     4.111 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.766     4.876    reset_cond/M_reset_cond_in
    SLICE_X40Y24         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.430     4.835    reset_cond/clk_IBUF_BUFG
    SLICE_X40Y24         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.232ns  (logic 1.641ns (38.791%)  route 2.590ns (61.209%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         1.517     1.517 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.590     4.108    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X30Y2          LUT1 (Prop_lut1_I0_O)        0.124     4.232 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     4.232    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X30Y2          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.446     4.851    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X30Y2          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_681742938[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.988ns  (logic 1.639ns (41.088%)  route 2.349ns (58.912%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         1.515     1.515 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           2.349     3.864    forLoop_idx_0_681742938[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X37Y29         LUT1 (Prop_lut1_I0_O)        0.124     3.988 r  forLoop_idx_0_681742938[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     3.988    forLoop_idx_0_681742938[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X37Y29         FDRE                                         r  forLoop_idx_0_681742938[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.434     4.839    forLoop_idx_0_681742938[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X37Y29         FDRE                                         r  forLoop_idx_0_681742938[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1634199720[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.901ns  (logic 1.653ns (42.372%)  route 2.248ns (57.628%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.248     3.777    forLoop_idx_0_1634199720[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X32Y25         LUT1 (Prop_lut1_I0_O)        0.124     3.901 r  forLoop_idx_0_1634199720[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     3.901    forLoop_idx_0_1634199720[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X32Y25         FDRE                                         r  forLoop_idx_0_1634199720[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.428     4.833    forLoop_idx_0_1634199720[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X32Y25         FDRE                                         r  forLoop_idx_0_1634199720[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1634199720[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.805ns  (logic 1.658ns (43.589%)  route 2.146ns (56.411%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.146     3.681    forLoop_idx_0_1634199720[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X32Y25         LUT1 (Prop_lut1_I0_O)        0.124     3.805 r  forLoop_idx_0_1634199720[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     3.805    forLoop_idx_0_1634199720[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X32Y25         FDRE                                         r  forLoop_idx_0_1634199720[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.428     4.833    forLoop_idx_0_1634199720[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X32Y25         FDRE                                         r  forLoop_idx_0_1634199720[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1634199720[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.773ns  (logic 1.630ns (43.214%)  route 2.142ns (56.786%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.142     3.649    forLoop_idx_0_1634199720[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y23         LUT1 (Prop_lut1_I0_O)        0.124     3.773 r  forLoop_idx_0_1634199720[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     3.773    forLoop_idx_0_1634199720[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X28Y23         FDRE                                         r  forLoop_idx_0_1634199720[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.432     4.837    forLoop_idx_0_1634199720[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y23         FDRE                                         r  forLoop_idx_0_1634199720[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1634199720[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.724ns  (logic 1.624ns (43.616%)  route 2.100ns (56.384%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.100     3.600    forLoop_idx_0_1634199720[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X30Y20         LUT1 (Prop_lut1_I0_O)        0.124     3.724 r  forLoop_idx_0_1634199720[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     3.724    forLoop_idx_0_1634199720[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X30Y20         FDRE                                         r  forLoop_idx_0_1634199720[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.434     4.839    forLoop_idx_0_1634199720[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X30Y20         FDRE                                         r  forLoop_idx_0_1634199720[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_681742938[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.179ns  (logic 0.329ns (27.867%)  route 0.851ns (72.133%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.284     0.284 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.851     1.134    forLoop_idx_0_681742938[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X32Y21         LUT1 (Prop_lut1_I0_O)        0.045     1.179 r  forLoop_idx_0_681742938[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.179    forLoop_idx_0_681742938[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X32Y21         FDRE                                         r  forLoop_idx_0_681742938[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.820     2.010    forLoop_idx_0_681742938[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X32Y21         FDRE                                         r  forLoop_idx_0_681742938[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1634199720[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.237ns  (logic 0.313ns (25.300%)  route 0.924ns (74.700%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.924     1.192    forLoop_idx_0_1634199720[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X30Y20         LUT1 (Prop_lut1_I0_O)        0.045     1.237 r  forLoop_idx_0_1634199720[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.237    forLoop_idx_0_1634199720[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X30Y20         FDRE                                         r  forLoop_idx_0_1634199720[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.821     2.011    forLoop_idx_0_1634199720[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X30Y20         FDRE                                         r  forLoop_idx_0_1634199720[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1634199720[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.255ns  (logic 0.319ns (25.404%)  route 0.936ns (74.596%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.936     1.210    forLoop_idx_0_1634199720[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y23         LUT1 (Prop_lut1_I0_O)        0.045     1.255 r  forLoop_idx_0_1634199720[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.255    forLoop_idx_0_1634199720[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X28Y23         FDRE                                         r  forLoop_idx_0_1634199720[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.818     2.008    forLoop_idx_0_1634199720[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y23         FDRE                                         r  forLoop_idx_0_1634199720[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1634199720[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.323ns  (logic 0.347ns (26.207%)  route 0.976ns (73.793%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.976     1.278    forLoop_idx_0_1634199720[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X32Y25         LUT1 (Prop_lut1_I0_O)        0.045     1.323 r  forLoop_idx_0_1634199720[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.323    forLoop_idx_0_1634199720[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X32Y25         FDRE                                         r  forLoop_idx_0_1634199720[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.816     2.006    forLoop_idx_0_1634199720[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X32Y25         FDRE                                         r  forLoop_idx_0_1634199720[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1634199720[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.331ns  (logic 0.341ns (25.657%)  route 0.989ns (74.343%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.989     1.286    forLoop_idx_0_1634199720[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X32Y25         LUT1 (Prop_lut1_I0_O)        0.045     1.331 r  forLoop_idx_0_1634199720[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.331    forLoop_idx_0_1634199720[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X32Y25         FDRE                                         r  forLoop_idx_0_1634199720[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.816     2.006    forLoop_idx_0_1634199720[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X32Y25         FDRE                                         r  forLoop_idx_0_1634199720[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_681742938[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.373ns  (logic 0.327ns (23.813%)  route 1.046ns (76.187%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         0.282     0.282 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           1.046     1.328    forLoop_idx_0_681742938[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X37Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.373 r  forLoop_idx_0_681742938[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.373    forLoop_idx_0_681742938[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X37Y29         FDRE                                         r  forLoop_idx_0_681742938[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.821     2.011    forLoop_idx_0_681742938[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X37Y29         FDRE                                         r  forLoop_idx_0_681742938[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.467ns  (logic 0.330ns (22.488%)  route 1.137ns (77.512%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.137     1.422    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X30Y2          LUT1 (Prop_lut1_I0_O)        0.045     1.467 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.467    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X30Y2          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.833     2.023    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X30Y2          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.712ns  (logic 0.331ns (19.357%)  route 1.380ns (80.643%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.377    reset_cond/butt_reset_IBUF
    SLICE_X40Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.422 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.290     1.712    reset_cond/M_reset_cond_in
    SLICE_X40Y24         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.817     2.007    reset_cond/clk_IBUF_BUFG
    SLICE_X40Y24         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.712ns  (logic 0.331ns (19.357%)  route 1.380ns (80.643%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.377    reset_cond/butt_reset_IBUF
    SLICE_X40Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.422 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.290     1.712    reset_cond/M_reset_cond_in
    SLICE_X40Y24         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.817     2.007    reset_cond/clk_IBUF_BUFG
    SLICE_X40Y24         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.854ns  (logic 0.331ns (17.871%)  route 1.523ns (82.129%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.377    reset_cond/butt_reset_IBUF
    SLICE_X40Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.422 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.432     1.854    reset_cond/M_reset_cond_in
    SLICE_X40Y21         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.821     2.011    reset_cond/clk_IBUF_BUFG
    SLICE_X40Y21         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C





