--------------------------------------------------------------------------------
Release 8.1i Trace I.27
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

trce -e 3 -xml flash_test14.twx flash_test14.ncd flash_test14.pcf


Design file:              flash_test14.ncd
Physical constraint file: flash_test14.pcf
Device,speed:             xc2vp20,-6 (PRODUCTION 1.92 2005-11-04)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.

================================================================================
Timing constraint: TS_sys_clk_pin_p = PERIOD TIMEGRP "sys_clk_pin_p" 6.734 ns HIGH 50%;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sys_clk_pin_n = PERIOD TIMEGRP "sys_clk_pin_n" 6.734 ns HIGH 50%;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_0_dcm_0_CLKDV_BUF = PERIOD TIMEGRP "dcm_0_dcm_0_CLKDV_BUF"
        TS_sys_clk_pin_n * 2 HIGH 50%;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_0_dcm_0_CLKDV_BUF_0 = PERIOD TIMEGRP "dcm_0_dcm_0_CLKDV_BUF_0"
        TS_sys_clk_pin_p * 2 HIGH 50%;

 160266 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is  12.755ns.
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock sys_clk_pin_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk_pin_n  |   12.755|         |         |         |
sys_clk_pin_p  |   12.755|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys_clk_pin_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk_pin_n  |   12.755|         |         |         |
sys_clk_pin_p  |   12.755|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 160266 paths, 0 nets, and 9895 connections

Design statistics:
   Minimum period:  12.755ns (Maximum frequency:  78.401MHz)


Analysis completed Tue May 22 10:12:55 2007
--------------------------------------------------------------------------------



Peak Memory Usage: 183 MB
