<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2014.4 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="2" Path="C:/mohd/cpcie/ip_repo/xmatchpro/d.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="aaa119a9c54d4e7f97c2ba5a4eb900ab"/>
    <Option Name="Part" Val="xc7vx485tffg1761-2"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="TargetLanguage" Val="VHDL"/>
    <Option Name="BoardPart" Val="xilinx.com:vc707:part0:1.1"/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../ip_repo"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/bd/d_bd/d_bd.bd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="d_bd.bd" FileRelPathName="ip/d_bd_c_shift_ram_0_0/d_bd_c_shift_ram_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="d_bd.bd" FileRelPathName="ip/d_bd_util_vector_logic_1_0/d_bd_util_vector_logic_1_0.xci"/>
        <CompFileExtendedInfo CompFileName="d_bd.bd" FileRelPathName="ip/d_bd_util_vector_logic_2_0/d_bd_util_vector_logic_2_0.xci"/>
        <CompFileExtendedInfo CompFileName="d_bd.bd" FileRelPathName="ip/d_bd_util_vector_logic_3_0/d_bd_util_vector_logic_3_0.xci"/>
        <CompFileExtendedInfo CompFileName="d_bd.bd" FileRelPathName="ip/d_bd_c_shift_ram_1_0/d_bd_c_shift_ram_1_0.xci"/>
        <CompFileExtendedInfo CompFileName="d_bd.bd" FileRelPathName="ip/d_bd_c_shift_ram_3_0/d_bd_c_shift_ram_3_0.xci"/>
        <CompFileExtendedInfo CompFileName="d_bd.bd" FileRelPathName="ip/d_bd_axis_data_fifo_0_0/d_bd_axis_data_fifo_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="d_bd.bd" FileRelPathName="ip/d_bd_util_vector_logic_5_0/d_bd_util_vector_logic_5_0.xci"/>
        <CompFileExtendedInfo CompFileName="d_bd.bd" FileRelPathName="ip/d_bd_util_vector_logic_6_0/d_bd_util_vector_logic_6_0.xci"/>
        <CompFileExtendedInfo CompFileName="d_bd.bd" FileRelPathName="ip/d_bd_util_vector_logic_2_1/d_bd_util_vector_logic_2_1.xci"/>
        <CompFileExtendedInfo CompFileName="d_bd.bd" FileRelPathName="ip/d_bd_gnd_0/d_bd_gnd_0.xci"/>
        <CompFileExtendedInfo CompFileName="d_bd.bd" FileRelPathName="ip/d_bd_util_vector_logic_0_3/d_bd_util_vector_logic_0_3.xci"/>
        <CompFileExtendedInfo CompFileName="d_bd.bd" FileRelPathName="ip/d_bd_c_shift_ram_2_0/d_bd_c_shift_ram_2_0.xci"/>
        <CompFileExtendedInfo CompFileName="d_bd.bd" FileRelPathName="ip/d_bd_fifo_generator_0_0/d_bd_fifo_generator_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="d_bd.bd" FileRelPathName="ip/d_bd_c_shift_ram_4_0/d_bd_c_shift_ram_4_0.xci"/>
        <CompFileExtendedInfo CompFileName="d_bd.bd" FileRelPathName="ip/d_bd_c_shift_ram_6_0/d_bd_c_shift_ram_6_0.xci"/>
        <CompFileExtendedInfo CompFileName="d_bd.bd" FileRelPathName="ip/d_bd_util_vector_logic_0_0/d_bd_util_vector_logic_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="d_bd.bd" FileRelPathName="ip/d_bd_xlconcat_0_0/d_bd_xlconcat_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="d_bd.bd" FileRelPathName="ip/d_bd_xlconstant_0_0/d_bd_xlconstant_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="d_bd.bd" FileRelPathName="ip/d_bd_util_vector_logic_0_1/d_bd_util_vector_logic_0_1.xci"/>
        <CompFileExtendedInfo CompFileName="d_bd.bd" FileRelPathName="ip/d_bd_util_vector_logic_1_1/d_bd_util_vector_logic_1_1.xci"/>
        <CompFileExtendedInfo CompFileName="d_bd.bd" FileRelPathName="ip/d_bd_util_vector_logic_0_2/d_bd_util_vector_logic_0_2.xci"/>
        <CompFileExtendedInfo CompFileName="d_bd.bd" FileRelPathName="ip/d_bd_util_vector_logic_1_2/d_bd_util_vector_logic_1_2.xci"/>
        <CompFileExtendedInfo CompFileName="d_bd.bd" FileRelPathName="ip/d_bd_xlconstant_1_0/d_bd_xlconstant_1_0.xci"/>
        <CompFileExtendedInfo CompFileName="d_bd.bd" FileRelPathName="ip/d_bd_xpro_d_controller_0_0/d_bd_xpro_d_controller_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="d_bd.bd" FileRelPathName="ip/d_bd_xpro_d_engine_0_0/d_bd_xpro_d_engine_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="d_bd.bd" FileRelPathName="hw_handoff/d_bd.hwh"/>
        <CompFileExtendedInfo CompFileName="d_bd.bd" FileRelPathName="d_bd_ooc.xdc"/>
        <CompFileExtendedInfo CompFileName="d_bd.bd" FileRelPathName="hdl/d_bd.vhd"/>
        <CompFileExtendedInfo CompFileName="d_bd.bd" FileRelPathName="hw_handoff/d_bd_bd.tcl"/>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/d_bd/hdl/d_bd_wrapper.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/component.xml">
        <FileInfo SFType="IPXACT"/>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="xmatchpro_decompressor"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <Config>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="xmatchpro_decompressor"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="QuestaSim/ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="IES">
      <Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="9">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7vx485tffg1761-2" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" State="current">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7vx485tffg1761-2" ConstrsSet="constrs_1" Description="Vivado Implementation Defaults" State="current" SynthRun="synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014">
          <Desc>Vivado Implementation Defaults</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
  </Runs>
</Project>
