

================================================================
== Synthesis Summary Report of 'kernel'
================================================================
+ General Information: 
    * Date:           Fri May  3 00:34:58 2024
    * Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:09:46 MDT 2021)
    * Project:        example-5
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu7ev-ffvc1156-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------+------+------+---------+-----------+----------+---------+-------+----------+------+----+-----------+-----------+-----+
    |        Modules        | Issue|      | Latency |  Latency  | Iteration|         |  Trip |          |      |    |           |           |     |
    |        & Loops        | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count | Pipelined| BRAM | DSP|     FF    |    LUT    | URAM|
    +-----------------------+------+------+---------+-----------+----------+---------+-------+----------+------+----+-----------+-----------+-----+
    |+ kernel*              |     -|  1.82|    65539|  3.277e+05|         -|    65539|      -|  dataflow|     -|   -|  430 (~0%)|  287 (~0%)|    -|
    | + grp_producer_fu_52  |     -|  1.82|    65538|  3.277e+05|         -|    65538|      -|        no|     -|   -|  278 (~0%)|  111 (~0%)|    -|
    |  o VITIS_LOOP_13_1    |     -|  3.65|    65536|  3.277e+05|         2|        1|  65536|       yes|     -|   -|          -|          -|    -|
    | + grp_consumer_fu_59  |     -|  1.82|    65538|  3.277e+05|         -|    65538|      -|        no|     -|   -|   53 (~0%)|  107 (~0%)|    -|
    |  o VITIS_LOOP_26_1    |     -|  3.65|    65536|  3.277e+05|         2|        1|  65536|       yes|     -|   -|          -|          -|    -|
    +-----------------------+------+------+---------+-----------+----------+---------+-------+----------+------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* REGISTER
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| in_r      | ap_none | 32       |
| out_r     | ap_none | 32       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| out      | out       | int*     |
| in       | in        | int      |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Name      | HW Type |
+----------+--------------+---------+
| out      | out_r        | port    |
| out      | out_r_ap_vld | port    |
| in       | in_r         | port    |
+----------+--------------+---------+


================================================================
== M_AXI Burst Information
================================================================

