<<<<< Log Header: 07/16/2013 21:44:38 >>>>>
2013/07/16 21:44:38:908 [000868] INFO [NCommunicationSystem.cpp, 108] - nCommunicationSystem, Version=1.8.2.1, Culture=neutral, PublicKeyToken=56b5378c99c0bcfd
2013/07/16 21:44:38:923 [000868] INFO [ExceptionCatchingThread.cpp, 257] - Created the timer thread with id 4376 (0x1118).
2013/07/16 21:44:38:925 [004376] INFO [ExceptionCatchingThread.cpp, 168] - Executing the timer thread procedure...
2013/07/16 21:44:38:929 [000868] INFO [ExceptionCatchingThread.cpp, 257] - Created the dispatch thread with id 4200 (0x1068).
2013/07/16 21:44:38:929 [004200] INFO [ExceptionCatchingThread.cpp, 168] - Executing the dispatch thread procedure...
2013/07/16 21:44:41:932 [000868] DEBUG [Prb.cpp, 252] - PRB logging started.
2013/07/16 21:44:41:940 [000868] DEBUG [Prb.cpp, 130] - Number of FTDI devices: 1
2013/07/16 21:44:41:940 [000868] DEBUG [Prb.cpp, 158] - FTDI Device[0]: ID=67330069
2013/07/16 21:44:41:944 [000868] DEBUG [Prb.cpp, 169] - FTDI handle=177814832
2013/07/16 21:44:41:944 [000868] INFO [Prb.cpp, 179] - FTDI Driver Version 2.08.24.0
2013/07/16 21:44:42:200 [000868] INFO [Prb.cpp, 205] - FTDI Configuration: MaxCurrent=200, CBus5=21, CBus6=0x4
2013/07/16 21:44:42:451 [000868] INFO [Prb.cpp, 246] - PRB driver initialized.
2013/07/16 21:44:42:451 [000868] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x1008, Data=0x08
2013/07/16 21:44:42:452 [000868] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x1008, 0x08):01 00 0D 00 81 00 03 10 08 08 25 D5 0D 
2013/07/16 21:44:42:452 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B F6 06 00 00 00 9B 99 0D 
2013/07/16 21:44:42:453 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B F6 06 00 00 00 9B 99 0D 
2013/07/16 21:44:42:454 [000868] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x1008, Data=0x08
2013/07/16 21:44:42:471 [000868] TRACE [Prb.cpp, 493] - Reading FPGA, Address=0x300A
2013/07/16 21:44:42:471 [000868] TRACE [Prb.cpp, 1035] - ReadFPGAPacket(0x300A):01 00 0C 01 82 00 02 30 0A E8 24 0D 
2013/07/16 21:44:42:471 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C F7 06 01 00 01 00 77 29 0D 
2013/07/16 21:44:42:472 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C F7 06 01 00 01 00 77 29 0D 
2013/07/16 21:44:42:473 [000868] DEBUG [Prb.cpp, 512] - Read FPGA completed, Address=0x300A, Data=0x00
2013/07/16 21:44:42:473 [000868] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x300A, Data=0x03
2013/07/16 21:44:42:474 [000868] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x300A, 0x03):01 00 0D 02 81 00 03 30 0A 03 29 4F 0D 
2013/07/16 21:44:42:474 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B F8 06 02 00 00 99 61 0D 
2013/07/16 21:44:42:475 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B F8 06 02 00 00 99 61 0D 
2013/07/16 21:44:42:475 [000868] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x300A, Data=0x03
2013/07/16 21:44:42:488 [000868] INFO [CrossTalkDetector.cpp, 14] - EnterCrossTalkThreshold = 8
2013/07/16 21:44:42:489 [000868] INFO [CrossTalkDetector.cpp, 21] - LeaveCrossTalkThreshold = 4
2013/07/16 21:44:42:490 [000868] INFO [CrossTalkDetector.cpp, 28] - LinkThreshold = 8
2013/07/16 21:44:42:491 [000868] INFO [ExceptionCatchingThread.cpp, 257] - Created the interrupt thread with id 7020 (0x1b6c).
2013/07/16 21:44:42:492 [000868] DEBUG [Prb.cpp, 252] - PRB logging started.
2013/07/16 21:44:42:492 [007020] INFO [ExceptionCatchingThread.cpp, 168] - Executing the interrupt thread procedure...
2013/07/16 21:44:42:493 [000868] INFO [CommunicationSystem.cpp, 640] - Calibrating the PRB CC1020.
2013/07/16 21:44:42:494 [000868] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x1008, Data=0x01
2013/07/16 21:44:42:494 [000868] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x1008, 0x01):01 00 0D 03 81 00 03 10 08 01 26 D3 0D 
2013/07/16 21:44:42:494 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B F9 06 03 00 00 99 0D 0D 
2013/07/16 21:44:42:495 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B F9 06 03 00 00 99 0D 0D 
2013/07/16 21:44:42:496 [000868] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x1008, Data=0x01
2013/07/16 21:44:42:578 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0D FA 00 00 00 02 09 00 93 A5 0D 
2013/07/16 21:44:42:582 [007020] DEBUG [CommunicationSystem.cpp, 1120] - Calibration complete.
2013/07/16 21:44:42:582 [000868] TRACE [Prb.cpp, 493] - Reading FPGA, Address=0x2012
2013/07/16 21:44:42:583 [000868] TRACE [Prb.cpp, 1035] - ReadFPGAPacket(0x2012):01 00 0C 04 82 00 02 20 12 10 72 0D 
2013/07/16 21:44:42:583 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C FB 06 04 00 01 00 93 26 0D 
2013/07/16 21:44:42:584 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C FB 06 04 00 01 00 93 26 0D 
2013/07/16 21:44:42:585 [000868] DEBUG [Prb.cpp, 512] - Read FPGA completed, Address=0x2012, Data=0x00
2013/07/16 21:44:42:585 [000868] INFO [CommunicationSystem.cpp, 653] - CC1020 Calibration succeeded.
2013/07/16 21:44:42:586 [000868] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x1006, Data=0x08
2013/07/16 21:44:42:587 [000868] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x1006, 0x08):01 00 0D 05 81 00 03 10 06 08 84 86 0D 
2013/07/16 21:44:42:587 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B FC 06 05 00 00 98 ED 0D 
2013/07/16 21:44:42:588 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B FC 06 05 00 00 98 ED 0D 
2013/07/16 21:44:42:588 [000868] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x1006, Data=0x08
2013/07/16 21:44:42:589 [000868] TRACE [Prb.cpp, 493] - Reading FPGA, Address=0x3000
2013/07/16 21:44:42:589 [000868] TRACE [Prb.cpp, 1035] - ReadFPGAPacket(0x3000):01 00 0C 06 82 00 02 30 00 80 1E 0D 
2013/07/16 21:44:42:589 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C FD 06 06 00 01 07 2B 31 0D 
2013/07/16 21:44:42:590 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C FD 06 06 00 01 07 2B 31 0D 
2013/07/16 21:44:42:591 [000868] DEBUG [Prb.cpp, 512] - Read FPGA completed, Address=0x3000, Data=0x07
2013/07/16 21:44:42:591 [000868] INFO [CommunicationSystem.cpp, 613] - FPGA Revision 7.
2013/07/16 21:44:42:592 [000868] TRACE [Prb.cpp, 584] - Reading CC1020, Address=0x0004
2013/07/16 21:44:42:592 [000868] TRACE [Prb.cpp, 1035] - ReadCC1020Packet(0x04):01 00 0C 07 84 00 02 00 04 59 16 0D 
2013/07/16 21:44:42:593 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C FE 06 07 00 01 35 B7 9D 0D 
2013/07/16 21:44:42:593 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C FE 06 07 00 01 35 B7 9D 0D 
2013/07/16 21:44:42:594 [000868] DEBUG [Prb.cpp, 603] - Read CC1020 completed, Address=0x0004, Data=0x35
2013/07/16 21:44:42:594 [000868] INFO [CommunicationSystem.cpp, 614] - CC1020 Frequency 2A 0x35.
2013/07/16 21:44:42:595 [000868] TRACE [Prb.cpp, 584] - Reading CC1020, Address=0x0005
2013/07/16 21:44:42:595 [000868] TRACE [Prb.cpp, 1035] - ReadCC1020Packet(0x05):01 00 0C 08 84 00 02 00 05 F1 1C 0D 
2013/07/16 21:44:42:595 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C FF 06 08 00 01 F0 81 00 0D 
2013/07/16 21:44:42:596 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C FF 06 08 00 01 F0 81 00 0D 
2013/07/16 21:44:42:597 [000868] DEBUG [Prb.cpp, 603] - Read CC1020 completed, Address=0x0005, Data=0xF0
2013/07/16 21:44:42:597 [000868] INFO [CommunicationSystem.cpp, 615] - CC1020 Frequency 1A 0xf0.
2013/07/16 21:44:42:598 [000868] TRACE [Prb.cpp, 584] - Reading CC1020, Address=0x0006
2013/07/16 21:44:42:598 [000868] TRACE [Prb.cpp, 1035] - ReadCC1020Packet(0x06):01 00 0C 09 84 00 02 00 06 09 15 0D 
2013/07/16 21:44:42:598 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C 00 06 09 00 01 21 3F 15 0D 
2013/07/16 21:44:42:599 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C 00 06 09 00 01 21 3F 15 0D 
2013/07/16 21:44:42:600 [000868] DEBUG [Prb.cpp, 603] - Read CC1020 completed, Address=0x0006, Data=0x21
2013/07/16 21:44:42:600 [000868] INFO [CommunicationSystem.cpp, 616] - CC1020 Frequency 0A 0x21.
2013/07/16 21:44:42:601 [000868] TRACE [Prb.cpp, 584] - Reading CC1020, Address=0x0008
2013/07/16 21:44:42:601 [000868] TRACE [Prb.cpp, 1035] - ReadCC1020Packet(0x08):01 00 0C 0A 84 00 02 00 08 01 32 0D 
2013/07/16 21:44:42:601 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C 01 06 0A 00 01 35 FB 6E 0D 
2013/07/16 21:44:42:602 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C 01 06 0A 00 01 35 FB 6E 0D 
2013/07/16 21:44:42:603 [000868] DEBUG [Prb.cpp, 603] - Read CC1020 completed, Address=0x0008, Data=0x35
2013/07/16 21:44:42:603 [000868] INFO [CommunicationSystem.cpp, 617] - CC1020 Frequency 2B 0x35.
2013/07/16 21:44:42:604 [000868] TRACE [Prb.cpp, 584] - Reading CC1020, Address=0x0009
2013/07/16 21:44:42:604 [000868] TRACE [Prb.cpp, 1035] - ReadCC1020Packet(0x09):01 00 0C 0B 84 00 02 00 09 79 34 0D 
2013/07/16 21:44:42:604 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C 02 06 0B 00 01 FA E5 CF 0D 
2013/07/16 21:44:42:605 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C 02 06 0B 00 01 FA E5 CF 0D 
2013/07/16 21:44:42:606 [000868] DEBUG [Prb.cpp, 603] - Read CC1020 completed, Address=0x0009, Data=0xFA
2013/07/16 21:44:42:606 [000868] INFO [CommunicationSystem.cpp, 618] - CC1020 Frequency 1B 0xfa.
2013/07/16 21:44:42:607 [000868] TRACE [Prb.cpp, 584] - Reading CC1020, Address=0x000A
2013/07/16 21:44:42:607 [000868] TRACE [Prb.cpp, 1035] - ReadCC1020Packet(0x0A):01 00 0C 0C 84 00 02 00 0A 11 38 0D 
2013/07/16 21:44:42:607 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C 03 06 0C 00 01 CB 71 6A 0D 
2013/07/16 21:44:42:608 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C 03 06 0C 00 01 CB 71 6A 0D 
2013/07/16 21:44:42:609 [000868] DEBUG [Prb.cpp, 603] - Read CC1020 completed, Address=0x000A, Data=0xCB
2013/07/16 21:44:42:609 [000868] INFO [CommunicationSystem.cpp, 619] - CC1020 Frequency 0B 0xcb.
2013/07/16 21:44:42:610 [000868] DEBUG [Prb.cpp, 650] - Read EEPROM completed, Address=0x060A, Data=0x00
2013/07/16 21:44:42:610 [000868] INFO [CommunicationSystem.cpp, 620] - RSSI Calibration Reference Center Channel 0.
2013/07/16 21:44:42:611 [000868] TRACE [Prb.cpp, 493] - Reading FPGA, Address=0x3054
2013/07/16 21:44:42:612 [000868] TRACE [Prb.cpp, 1035] - ReadFPGAPacket(0x3054):01 00 0C 0D 82 00 02 30 54 C9 EC 0D 
2013/07/16 21:44:42:612 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C 04 06 0D 00 01 07 8F C7 0D 
2013/07/16 21:44:42:612 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C 04 06 0D 00 01 07 8F C7 0D 
2013/07/16 21:44:42:613 [000868] DEBUG [Prb.cpp, 512] - Read FPGA completed, Address=0x3054, Data=0x07
2013/07/16 21:44:42:613 [000868] INFO [CommunicationSystem.cpp, 621] - CC1020 PA_POWER 0x7.
2013/07/16 21:44:42:614 [000868] TRACE [Prb.cpp, 584] - Reading CC1020, Address=0x001C
2013/07/16 21:44:42:615 [000868] TRACE [Prb.cpp, 1035] - ReadCC1020Packet(0x1C):01 00 0C 0E 84 00 02 00 1C E1 4C 0D 
2013/07/16 21:44:42:615 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C 05 06 0E 00 01 07 4B C4 0D 
2013/07/16 21:44:42:615 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C 05 06 0E 00 01 07 4B C4 0D 
2013/07/16 21:44:42:616 [000868] DEBUG [Prb.cpp, 603] - Read CC1020 completed, Address=0x001C, Data=0x07
2013/07/16 21:44:42:616 [000868] INFO [CommunicationSystem.cpp, 622] - CC1020 Transmit Power 0x7.
2013/07/16 21:44:42:617 [000868] TRACE [Prb.cpp, 493] - Reading FPGA, Address=0x3014
2013/07/16 21:44:42:618 [000868] TRACE [Prb.cpp, 1035] - ReadFPGAPacket(0x3014):01 00 0C 0F 82 00 02 30 14 38 6C 0D 
2013/07/16 21:44:42:618 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C 06 06 0F 00 01 00 D7 D6 0D 
2013/07/16 21:44:42:618 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C 06 06 0F 00 01 00 D7 D6 0D 
2013/07/16 21:44:42:619 [000868] DEBUG [Prb.cpp, 512] - Read FPGA completed, Address=0x3014, Data=0x00
2013/07/16 21:44:42:620 [000868] INFO [CommunicationSystem.cpp, 623] - Low Noise Amplifier Circumvented 0.
2013/07/16 21:44:42:620 [000868] TRACE [Prb.cpp, 584] - Reading CC1020, Address=0x0001
2013/07/16 21:44:42:621 [000868] TRACE [Prb.cpp, 1035] - ReadCC1020Packet(0x01):01 00 0C 10 84 00 02 00 01 B1 1C 0D 
2013/07/16 21:44:42:621 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C 07 06 10 00 01 0F A3 F1 0D 
2013/07/16 21:44:42:622 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C 07 06 10 00 01 0F A3 F1 0D 
2013/07/16 21:44:42:622 [000868] DEBUG [Prb.cpp, 603] - Read CC1020 completed, Address=0x0001, Data=0x0F
2013/07/16 21:44:42:623 [000868] INFO [CommunicationSystem.cpp, 624] - Low Noise Amplifier 0xf.
2013/07/16 21:44:42:623 [000868] TRACE [Prb.cpp, 493] - Reading FPGA, Address=0x1006
2013/07/16 21:44:42:624 [000868] TRACE [Prb.cpp, 1035] - ReadFPGAPacket(0x1006):01 00 0C 11 82 00 02 10 06 28 1D 0D 
2013/07/16 21:44:42:624 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C 08 06 11 00 01 08 9F EC 0D 
2013/07/16 21:44:42:625 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C 08 06 11 00 01 08 9F EC 0D 
2013/07/16 21:44:42:625 [000868] DEBUG [Prb.cpp, 512] - Read FPGA completed, Address=0x1006, Data=0x08
2013/07/16 21:44:42:626 [000868] INFO [CommunicationSystem.cpp, 625] - Allowed Framing Errors 8.
2013/07/16 21:44:42:628 [000868] INFO [CrossTalkDetector.cpp, 28] - LinkThreshold = 8
2013/07/16 21:44:42:630 [000868] INFO [CrossTalkDetector.cpp, 14] - EnterCrossTalkThreshold = 8
2013/07/16 21:44:42:631 [000868] INFO [CrossTalkDetector.cpp, 21] - LeaveCrossTalkThreshold = 4
2013/07/16 21:44:42:640 [006632] TRACE [Prb.cpp, 493] - Reading FPGA, Address=0x3000
2013/07/16 21:44:42:641 [006632] TRACE [Prb.cpp, 1035] - ReadFPGAPacket(0x3000):01 00 0C 12 82 00 02 30 00 E0 0A 0D 
2013/07/16 21:44:42:641 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C 09 06 12 00 01 07 5B CD 0D 
2013/07/16 21:44:42:642 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C 09 06 12 00 01 07 5B CD 0D 
2013/07/16 21:44:42:643 [006632] DEBUG [Prb.cpp, 512] - Read FPGA completed, Address=0x3000, Data=0x07
2013/07/16 21:44:42:644 [006632] TRACE [Prb.cpp, 539] - Writing CC1020, Address=0x001C, Data=0x07
2013/07/16 21:44:42:644 [006632] TRACE [Prb.cpp, 1035] - WriteCC1020Packet(0x1C, 0x07):01 00 0D 13 83 00 03 00 1C 07 3E 84 0D 
2013/07/16 21:44:42:644 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 0A 06 13 00 00 32 46 0D 
2013/07/16 21:44:42:645 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 0A 06 13 00 00 32 46 0D 
2013/07/16 21:44:42:646 [006632] DEBUG [Prb.cpp, 557] - Write CC1020 completed, Address=0x001C, Data=0x07
2013/07/16 21:44:42:675 [000868] TRACE [Prb.cpp, 493] - Reading FPGA, Address=0x3000
2013/07/16 21:44:42:676 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C 0B 06 14 00 01 07 53 CE 0D 
2013/07/16 21:44:42:676 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C 0B 06 14 00 01 07 53 CE 0D 
2013/07/16 21:44:42:676 [000868] TRACE [Prb.cpp, 1035] - ReadFPGAPacket(0x3000):01 00 0C 14 82 00 02 30 00 70 0F 0D 
2013/07/16 21:44:42:677 [000868] DEBUG [Prb.cpp, 512] - Read FPGA completed, Address=0x3000, Data=0x07
2013/07/16 21:44:42:685 [000868] INFO [CommunicationSystem.cpp, 640] - Calibrating the PRB CC1020.
2013/07/16 21:44:42:686 [000868] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x1008, Data=0x01
2013/07/16 21:44:42:686 [000868] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x1008, 0x01):01 00 0D 15 81 00 03 10 08 01 B1 B0 0D 
2013/07/16 21:44:42:687 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 0C 06 15 00 00 33 2E 0D 
2013/07/16 21:44:42:688 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 0C 06 15 00 00 33 2E 0D 
2013/07/16 21:44:42:688 [000868] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x1008, Data=0x01
2013/07/16 21:44:42:770 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0D 0D 00 00 00 02 09 00 EB D6 0D 
2013/07/16 21:44:42:772 [007020] DEBUG [CommunicationSystem.cpp, 1120] - Calibration complete.
2013/07/16 21:44:42:772 [000868] TRACE [Prb.cpp, 493] - Reading FPGA, Address=0x2012
2013/07/16 21:44:42:773 [000868] TRACE [Prb.cpp, 1035] - ReadFPGAPacket(0x2012):01 00 0C 16 82 00 02 20 12 E0 63 0D 
2013/07/16 21:44:42:773 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C 0E 06 16 00 01 00 63 D9 0D 
2013/07/16 21:44:42:774 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C 0E 06 16 00 01 00 63 D9 0D 
2013/07/16 21:44:42:774 [000868] DEBUG [Prb.cpp, 512] - Read FPGA completed, Address=0x2012, Data=0x00
2013/07/16 21:44:42:775 [000868] INFO [CommunicationSystem.cpp, 653] - CC1020 Calibration succeeded.
2013/07/16 21:44:42:780 [000868] TRACE [Prb.cpp, 584] - Reading CC1020, Address=0x0004
2013/07/16 21:44:42:781 [000868] TRACE [Prb.cpp, 1035] - ReadCC1020Packet(0x04):01 00 0C 17 84 00 02 00 04 D9 04 0D 
2013/07/16 21:44:42:781 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C 0F 06 17 00 01 35 0F 67 0D 
2013/07/16 21:44:42:782 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C 0F 06 17 00 01 35 0F 67 0D 
2013/07/16 21:44:42:783 [000868] DEBUG [Prb.cpp, 603] - Read CC1020 completed, Address=0x0004, Data=0x35
2013/07/16 21:44:42:785 [000868] TRACE [Prb.cpp, 584] - Reading CC1020, Address=0x0005
2013/07/16 21:44:42:785 [000868] TRACE [Prb.cpp, 1035] - ReadCC1020Packet(0x05):01 00 0C 18 84 00 02 00 05 71 0E 0D 
2013/07/16 21:44:42:785 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C 10 06 18 00 01 F0 69 E4 0D 
2013/07/16 21:44:42:787 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C 10 06 18 00 01 F0 69 E4 0D 
2013/07/16 21:44:42:787 [000868] DEBUG [Prb.cpp, 603] - Read CC1020 completed, Address=0x0005, Data=0xF0
2013/07/16 21:44:42:788 [000868] TRACE [Prb.cpp, 584] - Reading CC1020, Address=0x0006
2013/07/16 21:44:42:789 [000868] TRACE [Prb.cpp, 1035] - ReadCC1020Packet(0x06):01 00 0C 19 84 00 02 00 06 89 07 0D 
2013/07/16 21:44:42:789 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C 11 06 19 00 01 21 07 02 0D 
2013/07/16 21:44:42:790 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C 11 06 19 00 01 21 07 02 0D 
2013/07/16 21:44:42:791 [000868] DEBUG [Prb.cpp, 603] - Read CC1020 completed, Address=0x0006, Data=0x21
2013/07/16 21:44:42:792 [000868] TRACE [Prb.cpp, 584] - Reading CC1020, Address=0x0007
2013/07/16 21:44:42:793 [000868] TRACE [Prb.cpp, 1035] - ReadCC1020Packet(0x07):01 00 0C 1A 84 00 02 00 07 81 02 0D 
2013/07/16 21:44:42:793 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C 12 06 1A 00 01 38 33 57 0D 
2013/07/16 21:44:42:794 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C 12 06 1A 00 01 38 33 57 0D 
2013/07/16 21:44:42:794 [000868] DEBUG [Prb.cpp, 603] - Read CC1020 completed, Address=0x0007, Data=0x38
2013/07/16 21:44:42:796 [000868] TRACE [Prb.cpp, 584] - Reading CC1020, Address=0x0008
2013/07/16 21:44:42:797 [000868] TRACE [Prb.cpp, 1035] - ReadCC1020Packet(0x08):01 00 0C 1B 84 00 02 00 08 79 23 0D 
2013/07/16 21:44:42:797 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C 13 06 1B 00 01 35 DF 7A 0D 
2013/07/16 21:44:42:798 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C 13 06 1B 00 01 35 DF 7A 0D 
2013/07/16 21:44:42:799 [000868] DEBUG [Prb.cpp, 603] - Read CC1020 completed, Address=0x0008, Data=0x35
2013/07/16 21:44:42:800 [000868] TRACE [Prb.cpp, 584] - Reading CC1020, Address=0x0009
2013/07/16 21:44:42:801 [000868] TRACE [Prb.cpp, 1035] - ReadCC1020Packet(0x09):01 00 0C 1C 84 00 02 00 09 91 20 0D 
2013/07/16 21:44:42:801 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C 14 06 1C 00 01 FA 59 DD 0D 
2013/07/16 21:44:42:802 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C 14 06 1C 00 01 FA 59 DD 0D 
2013/07/16 21:44:42:802 [000868] DEBUG [Prb.cpp, 603] - Read CC1020 completed, Address=0x0009, Data=0xFA
2013/07/16 21:44:42:804 [000868] TRACE [Prb.cpp, 584] - Reading CC1020, Address=0x000A
2013/07/16 21:44:42:804 [000868] TRACE [Prb.cpp, 1035] - ReadCC1020Packet(0x0A):01 00 0C 1D 84 00 02 00 0A 69 29 0D 
2013/07/16 21:44:42:804 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C 15 06 1D 00 01 CB B5 78 0D 
2013/07/16 21:44:42:805 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C 15 06 1D 00 01 CB B5 78 0D 
2013/07/16 21:44:42:806 [000868] DEBUG [Prb.cpp, 603] - Read CC1020 completed, Address=0x000A, Data=0xCB
2013/07/16 21:44:42:807 [000868] TRACE [Prb.cpp, 584] - Reading CC1020, Address=0x000B
2013/07/16 21:44:42:807 [000868] TRACE [Prb.cpp, 1035] - ReadCC1020Packet(0x0B):01 00 0C 1E 84 00 02 00 0B 61 2C 0D 
2013/07/16 21:44:42:807 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C 16 06 1E 00 01 38 03 52 0D 
2013/07/16 21:44:42:808 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C 16 06 1E 00 01 38 03 52 0D 
2013/07/16 21:44:42:809 [000868] DEBUG [Prb.cpp, 603] - Read CC1020 completed, Address=0x000B, Data=0x38
2013/07/16 21:44:42:810 [000868] TRACE [Prb.cpp, 584] - Reading CC1020, Address=0x001D
2013/07/16 21:44:42:811 [000868] TRACE [Prb.cpp, 1035] - ReadCC1020Packet(0x1D):01 00 0C 1F 84 00 02 00 1D 19 58 0D 
2013/07/16 21:44:42:811 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C 17 06 1F 00 01 00 EF C1 0D 
2013/07/16 21:44:42:812 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C 17 06 1F 00 01 00 EF C1 0D 
2013/07/16 21:44:42:812 [000868] DEBUG [Prb.cpp, 603] - Read CC1020 completed, Address=0x001D, Data=0x00
2013/07/16 21:44:42:813 [000868] TRACE [Prb.cpp, 584] - Reading CC1020, Address=0x0045
2013/07/16 21:44:42:814 [000868] TRACE [Prb.cpp, 1035] - ReadCC1020Packet(0x45):01 00 0C 20 84 00 02 00 45 B0 B7 0D 
2013/07/16 21:44:42:814 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C 18 06 20 00 01 4C 4A 6F 0D 
2013/07/16 21:44:42:815 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C 18 06 20 00 01 4C 4A 6F 0D 
2013/07/16 21:44:42:815 [000868] DEBUG [Prb.cpp, 603] - Read CC1020 completed, Address=0x0045, Data=0x4C
2013/07/16 21:44:42:817 [000868] TRACE [Prb.cpp, 584] - Reading CC1020, Address=0x0046
2013/07/16 21:44:42:817 [000868] TRACE [Prb.cpp, 1035] - ReadCC1020Packet(0x46):01 00 0C 21 84 00 02 00 46 48 BE 0D 
2013/07/16 21:44:42:817 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C 19 06 21 00 01 66 A6 90 0D 
2013/07/16 21:44:42:818 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C 19 06 21 00 01 66 A6 90 0D 
2013/07/16 21:44:42:819 [000868] DEBUG [Prb.cpp, 603] - Read CC1020 completed, Address=0x0046, Data=0x66
2013/07/16 21:44:42:820 [000868] TRACE [Prb.cpp, 584] - Reading CC1020, Address=0x0047
2013/07/16 21:44:42:820 [000868] TRACE [Prb.cpp, 1035] - ReadCC1020Packet(0x47):01 00 0C 22 84 00 02 00 47 40 BB 0D 
2013/07/16 21:44:42:820 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C 1A 06 22 00 01 44 12 5C 0D 
2013/07/16 21:44:42:821 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C 1A 06 22 00 01 44 12 5C 0D 
2013/07/16 21:44:42:822 [000868] DEBUG [Prb.cpp, 603] - Read CC1020 completed, Address=0x0047, Data=0x44
2013/07/16 21:44:42:829 [000868] TRACE [Prb.cpp, 493] - Reading FPGA, Address=0x305E
2013/07/16 21:44:42:830 [000868] TRACE [Prb.cpp, 1035] - ReadFPGAPacket(0x305E):01 00 0C 23 82 00 02 30 5E 99 FD 0D 
2013/07/16 21:44:42:830 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C 1B 06 23 00 01 00 7F C4 0D 
2013/07/16 21:44:42:831 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C 1B 06 23 00 01 00 7F C4 0D 
2013/07/16 21:44:42:832 [000868] DEBUG [Prb.cpp, 512] - Read FPGA completed, Address=0x305E, Data=0x00
2013/07/16 21:44:42:833 [000868] TRACE [Prb.cpp, 493] - Reading FPGA, Address=0x3060
2013/07/16 21:44:42:833 [000868] TRACE [Prb.cpp, 1035] - ReadFPGAPacket(0x3060):01 00 0C 24 82 00 02 30 60 71 7C 0D 
2013/07/16 21:44:42:833 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C 1C 06 24 00 01 00 FB C1 0D 
2013/07/16 21:44:42:835 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C 1C 06 24 00 01 00 FB C1 0D 
2013/07/16 21:44:42:835 [000868] DEBUG [Prb.cpp, 512] - Read FPGA completed, Address=0x3060, Data=0x00
2013/07/16 21:44:42:836 [000868] TRACE [Prb.cpp, 493] - Reading FPGA, Address=0x3062
2013/07/16 21:44:42:836 [000868] TRACE [Prb.cpp, 1035] - ReadFPGAPacket(0x3062):01 00 0C 25 82 00 02 30 62 09 70 0D 
2013/07/16 21:44:42:836 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C 1D 06 25 00 01 00 97 C1 0D 
2013/07/16 21:44:42:838 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C 1D 06 25 00 01 00 97 C1 0D 
2013/07/16 21:44:42:838 [000868] DEBUG [Prb.cpp, 512] - Read FPGA completed, Address=0x3062, Data=0x00
2013/07/16 21:44:42:843 [000868] TRACE [Prb.cpp, 493] - Reading FPGA, Address=0x3066
2013/07/16 21:44:42:843 [000868] TRACE [Prb.cpp, 1035] - ReadFPGAPacket(0x3066):01 00 0C 26 82 00 02 30 66 01 6B 0D 
2013/07/16 21:44:42:843 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C 1E 06 26 00 01 00 23 C1 0D 
2013/07/16 21:44:42:845 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C 1E 06 26 00 01 00 23 C1 0D 
2013/07/16 21:44:42:845 [000868] DEBUG [Prb.cpp, 512] - Read FPGA completed, Address=0x3066, Data=0x00
2013/07/16 21:44:42:846 [000868] TRACE [Prb.cpp, 493] - Reading FPGA, Address=0x3068
2013/07/16 21:44:42:847 [000868] TRACE [Prb.cpp, 1035] - ReadFPGAPacket(0x3068):01 00 0C 27 82 00 02 30 68 79 4F 0D 
2013/07/16 21:44:42:847 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C 1F 06 27 00 01 00 4F C1 0D 
2013/07/16 21:44:42:848 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C 1F 06 27 00 01 00 4F C1 0D 
2013/07/16 21:44:42:848 [000868] DEBUG [Prb.cpp, 512] - Read FPGA completed, Address=0x3068, Data=0x00
2013/07/16 21:44:42:849 [000868] TRACE [Prb.cpp, 493] - Reading FPGA, Address=0x306A
2013/07/16 21:44:42:849 [000868] TRACE [Prb.cpp, 1035] - ReadFPGAPacket(0x306A):01 00 0C 28 82 00 02 30 6A D1 4F 0D 
2013/07/16 21:44:42:849 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C 20 06 28 00 01 00 AB FD 0D 
2013/07/16 21:44:42:850 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C 20 06 28 00 01 00 AB FD 0D 
2013/07/16 21:44:42:851 [000868] DEBUG [Prb.cpp, 512] - Read FPGA completed, Address=0x306A, Data=0x00
2013/07/16 21:44:42:853 [000868] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x1026, Data=0x01
2013/07/16 21:44:42:854 [000868] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x1026, 0x01):01 00 0D 29 81 00 03 10 26 01 6A 70 0D 
2013/07/16 21:44:42:854 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 21 06 29 00 00 3D 46 0D 
2013/07/16 21:44:42:855 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 21 06 29 00 00 3D 46 0D 
2013/07/16 21:44:42:855 [000868] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x1026, Data=0x01
2013/07/16 21:44:42:863 [006632] TRACE [Prb.cpp, 539] - Writing CC1020, Address=0x001C, Data=0x07
2013/07/16 21:44:42:864 [006632] TRACE [Prb.cpp, 1035] - WriteCC1020Packet(0x1C, 0x07):01 00 0D 2A 83 00 03 00 1C 07 04 14 0D 
2013/07/16 21:44:42:864 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 22 06 2A 00 00 3D F2 0D 
2013/07/16 21:44:42:865 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 22 06 2A 00 00 3D F2 0D 
2013/07/16 21:44:42:866 [006632] DEBUG [Prb.cpp, 557] - Write CC1020 completed, Address=0x001C, Data=0x07
2013/07/16 21:44:42:868 [006632] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x3012, Data=0x01
2013/07/16 21:44:42:868 [006632] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x3012, 0x01):01 00 0D 2B 81 00 03 30 12 01 52 D3 0D 
2013/07/16 21:44:42:868 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 23 06 2B 00 00 3D 9E 0D 
2013/07/16 21:44:42:869 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 23 06 2B 00 00 3D 9E 0D 
2013/07/16 21:44:42:870 [006632] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x3012, Data=0x01
2013/07/16 21:44:42:871 [006632] TRACE [Prb.cpp, 493] - Reading FPGA, Address=0x1004
2013/07/16 21:44:42:872 [006632] TRACE [Prb.cpp, 1035] - ReadFPGAPacket(0x1004):01 00 0C 2C 82 00 02 10 04 F0 2D 0D 
2013/07/16 21:44:42:872 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C 24 06 2C 00 01 00 9B F8 0D 
2013/07/16 21:44:42:873 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C 24 06 2C 00 01 00 9B F8 0D 
2013/07/16 21:44:42:873 [006632] DEBUG [Prb.cpp, 512] - Read FPGA completed, Address=0x1004, Data=0x00
2013/07/16 21:44:42:874 [006632] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x1004, Data=0x00
2013/07/16 21:44:42:874 [006632] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x1004, 0x00):01 00 0D 2D 81 00 03 10 04 00 A2 36 0D 
2013/07/16 21:44:42:874 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 25 06 2D 00 00 3C F6 0D 
2013/07/16 21:44:42:876 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 25 06 2D 00 00 3C F6 0D 
2013/07/16 21:44:42:876 [006632] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x1004, Data=0x00
2013/07/16 21:44:42:878 [004200] INFO [CommunicationSystemStates.cpp, 130] - Scan requested. Preamble Burst Duration: 9 seconds. Preamble Burst Data Rate: 2.
2013/07/16 21:44:42:879 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x1002, Data=0x09
2013/07/16 21:44:42:880 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x1002, 0x09):01 00 0D 2E 81 00 03 10 02 09 B5 30 0D 
2013/07/16 21:44:42:880 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 26 06 2E 00 00 3C 42 0D 
2013/07/16 21:44:42:881 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 26 06 2E 00 00 3C 42 0D 
2013/07/16 21:44:42:881 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x1002, Data=0x09
2013/07/16 21:44:42:882 [004200] TRACE [Prb.cpp, 493] - Reading FPGA, Address=0x1004
2013/07/16 21:44:42:883 [004200] TRACE [Prb.cpp, 1035] - ReadFPGAPacket(0x1004):01 00 0C 2F 82 00 02 10 04 78 2D 0D 
2013/07/16 21:44:42:883 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C 27 06 2F 00 01 00 2F F8 0D 
2013/07/16 21:44:42:884 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C 27 06 2F 00 01 00 2F F8 0D 
2013/07/16 21:44:42:884 [004200] DEBUG [Prb.cpp, 512] - Read FPGA completed, Address=0x1004, Data=0x00
2013/07/16 21:44:42:885 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x1004, Data=0x08
2013/07/16 21:44:42:885 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x1004, 0x08):01 00 0D 30 81 00 03 10 04 08 3E D5 0D 
2013/07/16 21:44:42:885 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 28 06 30 00 00 BF 09 0D 
2013/07/16 21:44:42:886 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 28 06 30 00 00 BF 09 0D 
2013/07/16 21:44:42:887 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x1004, Data=0x08
2013/07/16 21:44:42:887 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x1008, Data=0x02
2013/07/16 21:44:42:888 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x1008, 0x02):01 00 0D 31 81 00 03 10 08 02 97 FA 0D 
2013/07/16 21:44:42:888 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 29 06 31 00 00 BF 65 0D 
2013/07/16 21:44:42:889 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 29 06 31 00 00 BF 65 0D 
2013/07/16 21:44:42:890 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x1008, Data=0x02
2013/07/16 21:44:54:015 [007020] INFO [CommunicationSystemStates.cpp, 168] - Scan complete
2013/07/16 21:44:54:016 [007020] TRACE [Prb.cpp, 584] - Reading CC1020, Address=0x0004
2013/07/16 21:44:54:017 [007020] TRACE [Prb.cpp, 1035] - ReadCC1020Packet(0x04):01 00 0C 32 84 00 02 00 04 41 20 0D 
2013/07/16 21:44:54:017 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C 2B 06 32 00 01 35 AB 4C 0D 
2013/07/16 21:44:54:018 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C 2B 06 32 00 01 35 AB 4C 0D 
2013/07/16 21:44:54:019 [007020] DEBUG [Prb.cpp, 603] - Read CC1020 completed, Address=0x0004, Data=0x35
2013/07/16 21:44:54:019 [007020] TRACE [Prb.cpp, 584] - Reading CC1020, Address=0x0005
2013/07/16 21:44:54:020 [007020] TRACE [Prb.cpp, 1035] - ReadCC1020Packet(0x05):01 00 0C 33 84 00 02 00 05 39 26 0D 
2013/07/16 21:44:54:020 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C 2C 06 33 00 01 F0 55 D7 0D 
2013/07/16 21:44:54:021 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C 2C 06 33 00 01 F0 55 D7 0D 
2013/07/16 21:44:54:022 [007020] DEBUG [Prb.cpp, 603] - Read CC1020 completed, Address=0x0005, Data=0xF0
2013/07/16 21:44:54:022 [007020] TRACE [Prb.cpp, 584] - Reading CC1020, Address=0x0006
2013/07/16 21:44:54:023 [007020] TRACE [Prb.cpp, 1035] - ReadCC1020Packet(0x06):01 00 0C 34 84 00 02 00 06 51 2A 0D 
2013/07/16 21:44:54:023 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C 2D 06 34 00 01 21 43 31 0D 
2013/07/16 21:44:54:024 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C 2D 06 34 00 01 21 43 31 0D 
2013/07/16 21:44:54:024 [007020] DEBUG [Prb.cpp, 603] - Read CC1020 completed, Address=0x0006, Data=0x21
2013/07/16 21:44:54:025 [007020] TRACE [Prb.cpp, 584] - Reading CC1020, Address=0x0008
2013/07/16 21:44:54:026 [007020] TRACE [Prb.cpp, 1035] - ReadCC1020Packet(0x08):01 00 0C 35 84 00 02 00 08 29 0E 0D 
2013/07/16 21:44:54:026 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C 2E 06 35 00 01 35 5F 4A 0D 
2013/07/16 21:44:54:027 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C 2E 06 35 00 01 35 5F 4A 0D 
2013/07/16 21:44:54:027 [007020] DEBUG [Prb.cpp, 603] - Read CC1020 completed, Address=0x0008, Data=0x35
2013/07/16 21:44:54:027 [007020] TRACE [Prb.cpp, 584] - Reading CC1020, Address=0x0009
2013/07/16 21:44:54:028 [007020] TRACE [Prb.cpp, 1035] - ReadCC1020Packet(0x09):01 00 0C 36 84 00 02 00 09 21 0B 0D 
2013/07/16 21:44:54:028 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C 2F 06 36 00 01 FA 99 EB 0D 
2013/07/16 21:44:54:029 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C 2F 06 36 00 01 FA 99 EB 0D 
2013/07/16 21:44:54:029 [007020] DEBUG [Prb.cpp, 603] - Read CC1020 completed, Address=0x0009, Data=0xFA
2013/07/16 21:44:54:030 [007020] TRACE [Prb.cpp, 584] - Reading CC1020, Address=0x000A
2013/07/16 21:44:54:031 [007020] TRACE [Prb.cpp, 1035] - ReadCC1020Packet(0x0A):01 00 0C 37 84 00 02 00 0A D9 02 0D 
2013/07/16 21:44:54:031 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C 30 06 37 00 01 CB 25 50 0D 
2013/07/16 21:44:54:031 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C 30 06 37 00 01 CB 25 50 0D 
2013/07/16 21:44:54:032 [007020] DEBUG [Prb.cpp, 603] - Read CC1020 completed, Address=0x000A, Data=0xCB
2013/07/16 21:44:54:032 [007020] TRACE [Prb.cpp, 584] - Reading CC1020, Address=0x000F
2013/07/16 21:44:54:033 [007020] TRACE [Prb.cpp, 1035] - ReadCC1020Packet(0x0F):01 00 0C 38 84 00 02 00 0F F1 13 0D 
2013/07/16 21:44:54:033 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C 31 06 38 00 01 DF 11 2B 0D 
2013/07/16 21:44:54:034 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C 31 06 38 00 01 DF 11 2B 0D 
2013/07/16 21:44:54:034 [007020] DEBUG [Prb.cpp, 603] - Read CC1020 completed, Address=0x000F, Data=0xDF
2013/07/16 21:44:54:035 [007020] TRACE [Prb.cpp, 584] - Reading CC1020, Address=0x0010
2013/07/16 21:44:54:036 [007020] TRACE [Prb.cpp, 1035] - ReadCC1020Packet(0x10):01 00 0C 39 84 00 02 00 10 89 51 0D 
2013/07/16 21:44:54:036 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C 32 06 39 00 01 80 0C EA 0D 
2013/07/16 21:44:54:036 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C 32 06 39 00 01 80 0C EA 0D 
2013/07/16 21:44:54:037 [007020] DEBUG [Prb.cpp, 603] - Read CC1020 completed, Address=0x0010, Data=0x80
2013/07/16 21:44:54:037 [007020] TRACE [Prb.cpp, 584] - Reading CC1020, Address=0x0013
2013/07/16 21:44:54:038 [007020] TRACE [Prb.cpp, 1035] - ReadCC1020Packet(0x13):01 00 0C 3A 84 00 02 00 13 01 5B 0D 
2013/07/16 21:44:54:038 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C 33 06 3A 00 01 33 4B 40 0D 
2013/07/16 21:44:54:039 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C 33 06 3A 00 01 33 4B 40 0D 
2013/07/16 21:44:54:039 [007020] DEBUG [Prb.cpp, 603] - Read CC1020 completed, Address=0x0013, Data=0x33
2013/07/16 21:44:54:040 [007020] TRACE [Prb.cpp, 584] - Reading CC1020, Address=0x0014
2013/07/16 21:44:54:041 [007020] TRACE [Prb.cpp, 1035] - ReadCC1020Packet(0x14):01 00 0C 3B 84 00 02 00 14 79 49 0D 
2013/07/16 21:44:54:041 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C 34 06 3B 00 01 3D 37 62 0D 
2013/07/16 21:44:54:041 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C 34 06 3B 00 01 3D 37 62 0D 
2013/07/16 21:44:54:042 [007020] DEBUG [Prb.cpp, 603] - Read CC1020 completed, Address=0x0014, Data=0x3D
2013/07/16 21:44:54:042 [007020] TRACE [Prb.cpp, 584] - Reading CC1020, Address=0x0043
2013/07/16 21:44:54:043 [007020] TRACE [Prb.cpp, 1035] - ReadCC1020Packet(0x43):01 00 0C 3C 84 00 02 00 43 90 BE 0D 
2013/07/16 21:44:54:043 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C 35 06 3C 00 01 00 A3 EF 0D 
2013/07/16 21:44:54:044 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C 35 06 3C 00 01 00 A3 EF 0D 
2013/07/16 21:44:54:044 [007020] DEBUG [Prb.cpp, 603] - Read CC1020 completed, Address=0x0043, Data=0x00
2013/07/16 21:44:54:045 [007020] DEBUG [ComSysDiagnostics.cpp, 63] - CC1020 [Scan complete] FREQ_2A: 0x35 FREQ_1A: 0xf0 FREQ_0A: 0x21
2013/07/16 21:44:54:046 [007020] DEBUG [ComSysDiagnostics.cpp, 67] - CC1020 [Scan complete] FREQ_2B: 0x35 FREQ_1B: 0xfa FREQ_0B: 0xcb
2013/07/16 21:44:54:046 [007020] DEBUG [ComSysDiagnostics.cpp, 72] - CC1020 [Scan complete] AFC_CONTROL: 0xdf FILTER: 0x80 VGA3: 0x33 VGA4: 0x3d AFC: 0x00
2013/07/16 21:44:54:047 [007020] INFO [CommunicationSystemStates.cpp, 173] - Found 0 valid ids during the scan operation.
2013/07/16 21:44:54:048 [007020] INFO [CommunicationSystemStates.cpp, 198] - Found 0 invalid ids during the scan operation.
2013/07/16 21:44:54:051 [004200] INFO [CommunicationSystemStates.cpp, 130] - Scan requested. Preamble Burst Duration: 2 seconds. Preamble Burst Data Rate: 0.
2013/07/16 21:44:54:052 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x1002, Data=0x02
2013/07/16 21:44:54:052 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x1002, 0x02):01 00 0D 3D 81 00 03 10 02 02 A7 3A 0D 
2013/07/16 21:44:54:053 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 36 06 3D 00 00 3A BE 0D 
2013/07/16 21:44:54:054 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 36 06 3D 00 00 3A BE 0D 
2013/07/16 21:44:54:054 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x1002, Data=0x02
2013/07/16 21:44:54:055 [004200] TRACE [Prb.cpp, 493] - Reading FPGA, Address=0x1004
2013/07/16 21:44:54:056 [004200] TRACE [Prb.cpp, 1035] - ReadFPGAPacket(0x1004):01 00 0C 3E 82 00 02 10 04 00 3C 0D 
2013/07/16 21:44:54:056 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C 37 06 3E 00 01 08 FB DC 0D 
2013/07/16 21:44:54:057 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C 37 06 3E 00 01 08 FB DC 0D 
2013/07/16 21:44:54:057 [004200] DEBUG [Prb.cpp, 512] - Read FPGA completed, Address=0x1004, Data=0x08
2013/07/16 21:44:54:058 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x1004, Data=0x00
2013/07/16 21:44:54:058 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x1004, 0x00):01 00 0D 3F 81 00 03 10 04 00 B1 16 0D 
2013/07/16 21:44:54:058 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 38 06 3F 00 00 38 46 0D 
2013/07/16 21:44:54:059 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 38 06 3F 00 00 38 46 0D 
2013/07/16 21:44:54:060 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x1004, Data=0x00
2013/07/16 21:44:54:060 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x1008, Data=0x02
2013/07/16 21:44:54:061 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x1008, 0x02):01 00 0D 40 81 00 03 10 08 02 E1 EA 0D 
2013/07/16 21:44:54:061 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 39 06 40 00 00 3E 32 0D 
2013/07/16 21:44:54:062 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 39 06 40 00 00 3E 32 0D 
2013/07/16 21:44:54:063 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x1008, Data=0x02
2013/07/16 21:44:58:170 [007020] INFO [CommunicationSystemStates.cpp, 168] - Scan complete
2013/07/16 21:44:58:170 [007020] TRACE [Prb.cpp, 584] - Reading CC1020, Address=0x0004
2013/07/16 21:44:58:171 [007020] TRACE [Prb.cpp, 1035] - ReadCC1020Packet(0x04):01 00 0C 41 84 00 02 00 04 49 54 0D 
2013/07/16 21:44:58:171 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C 3B 06 41 00 01 35 57 49 0D 
2013/07/16 21:44:58:173 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C 3B 06 41 00 01 35 57 49 0D 
2013/07/16 21:44:58:173 [007020] DEBUG [Prb.cpp, 603] - Read CC1020 completed, Address=0x0004, Data=0x35
2013/07/16 21:44:58:174 [007020] TRACE [Prb.cpp, 584] - Reading CC1020, Address=0x0005
2013/07/16 21:44:58:174 [007020] TRACE [Prb.cpp, 1035] - ReadCC1020Packet(0x05):01 00 0C 42 84 00 02 00 05 41 51 0D 
2013/07/16 21:44:58:174 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C 3C 06 42 00 01 F0 01 D1 0D 
2013/07/16 21:44:58:175 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C 3C 06 42 00 01 F0 01 D1 0D 
2013/07/16 21:44:58:176 [007020] DEBUG [Prb.cpp, 603] - Read CC1020 completed, Address=0x0005, Data=0xF0
2013/07/16 21:44:58:176 [007020] TRACE [Prb.cpp, 584] - Reading CC1020, Address=0x0006
2013/07/16 21:44:58:177 [007020] TRACE [Prb.cpp, 1035] - ReadCC1020Packet(0x06):01 00 0C 43 84 00 02 00 06 B9 58 0D 
2013/07/16 21:44:58:177 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C 3D 06 43 00 01 21 6F 37 0D 
2013/07/16 21:44:58:178 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C 3D 06 43 00 01 21 6F 37 0D 
2013/07/16 21:44:58:178 [007020] DEBUG [Prb.cpp, 603] - Read CC1020 completed, Address=0x0006, Data=0x21
2013/07/16 21:44:58:179 [007020] TRACE [Prb.cpp, 584] - Reading CC1020, Address=0x0008
2013/07/16 21:44:58:179 [007020] TRACE [Prb.cpp, 1035] - ReadCC1020Packet(0x08):01 00 0C 44 84 00 02 00 08 51 79 0D 
2013/07/16 21:44:58:179 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C 3E 06 44 00 01 35 0B 4C 0D 
2013/07/16 21:44:58:180 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C 3E 06 44 00 01 35 0B 4C 0D 
2013/07/16 21:44:58:181 [007020] DEBUG [Prb.cpp, 603] - Read CC1020 completed, Address=0x0008, Data=0x35
2013/07/16 21:44:58:181 [007020] TRACE [Prb.cpp, 584] - Reading CC1020, Address=0x0009
2013/07/16 21:44:58:182 [007020] TRACE [Prb.cpp, 1035] - ReadCC1020Packet(0x09):01 00 0C 45 84 00 02 00 09 29 7F 0D 
2013/07/16 21:44:58:182 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C 3F 06 45 00 01 FA 65 EE 0D 
2013/07/16 21:44:58:183 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C 3F 06 45 00 01 FA 65 EE 0D 
2013/07/16 21:44:58:183 [007020] DEBUG [Prb.cpp, 603] - Read CC1020 completed, Address=0x0009, Data=0xFA
2013/07/16 21:44:58:184 [007020] TRACE [Prb.cpp, 584] - Reading CC1020, Address=0x000A
2013/07/16 21:44:58:184 [007020] TRACE [Prb.cpp, 1035] - ReadCC1020Packet(0x0A):01 00 0C 46 84 00 02 00 0A A1 75 0D 
2013/07/16 21:44:58:184 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C 40 06 46 00 01 CB 71 30 0D 
2013/07/16 21:44:58:185 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C 40 06 46 00 01 CB 71 30 0D 
2013/07/16 21:44:58:186 [007020] DEBUG [Prb.cpp, 603] - Read CC1020 completed, Address=0x000A, Data=0xCB
2013/07/16 21:44:58:186 [007020] TRACE [Prb.cpp, 584] - Reading CC1020, Address=0x000F
2013/07/16 21:44:58:187 [007020] TRACE [Prb.cpp, 1035] - ReadCC1020Packet(0x0F):01 00 0C 47 84 00 02 00 0F 59 68 0D 
2013/07/16 21:44:58:187 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C 41 06 47 00 01 DF 1D 48 0D 
2013/07/16 21:44:58:188 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C 41 06 47 00 01 DF 1D 48 0D 
2013/07/16 21:44:58:188 [007020] DEBUG [Prb.cpp, 603] - Read CC1020 completed, Address=0x000F, Data=0xDF
2013/07/16 21:44:58:189 [007020] TRACE [Prb.cpp, 584] - Reading CC1020, Address=0x0010
2013/07/16 21:44:58:189 [007020] TRACE [Prb.cpp, 1035] - ReadCC1020Packet(0x10):01 00 0C 48 84 00 02 00 10 F1 26 0D 
2013/07/16 21:44:58:189 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C 42 06 48 00 01 80 58 8A 0D 
2013/07/16 21:44:58:190 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C 42 06 48 00 01 80 58 8A 0D 
2013/07/16 21:44:58:191 [007020] DEBUG [Prb.cpp, 603] - Read CC1020 completed, Address=0x0010, Data=0x80
2013/07/16 21:44:58:191 [007020] TRACE [Prb.cpp, 584] - Reading CC1020, Address=0x0013
2013/07/16 21:44:58:192 [007020] TRACE [Prb.cpp, 1035] - ReadCC1020Packet(0x13):01 00 0C 49 84 00 02 00 13 09 2F 0D 
2013/07/16 21:44:58:192 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C 43 06 49 00 01 33 B7 23 0D 
2013/07/16 21:44:58:193 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C 43 06 49 00 01 33 B7 23 0D 
2013/07/16 21:44:58:193 [007020] DEBUG [Prb.cpp, 603] - Read CC1020 completed, Address=0x0013, Data=0x33
2013/07/16 21:44:58:194 [007020] TRACE [Prb.cpp, 584] - Reading CC1020, Address=0x0014
2013/07/16 21:44:58:194 [007020] TRACE [Prb.cpp, 1035] - ReadCC1020Packet(0x14):01 00 0C 4A 84 00 02 00 14 01 3E 0D 
2013/07/16 21:44:58:194 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C 44 06 4A 00 01 3D 63 02 0D 
2013/07/16 21:44:58:195 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C 44 06 4A 00 01 3D 63 02 0D 
2013/07/16 21:44:58:196 [007020] DEBUG [Prb.cpp, 603] - Read CC1020 completed, Address=0x0014, Data=0x3D
2013/07/16 21:44:58:196 [007020] TRACE [Prb.cpp, 584] - Reading CC1020, Address=0x0043
2013/07/16 21:44:58:197 [007020] TRACE [Prb.cpp, 1035] - ReadCC1020Packet(0x43):01 00 0C 4B 84 00 02 00 43 78 CC 0D 
2013/07/16 21:44:58:197 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C 45 06 4B 00 01 00 8F 8F 0D 
2013/07/16 21:44:58:198 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C 45 06 4B 00 01 00 8F 8F 0D 
2013/07/16 21:44:58:198 [007020] DEBUG [Prb.cpp, 603] - Read CC1020 completed, Address=0x0043, Data=0x00
2013/07/16 21:44:58:199 [007020] DEBUG [ComSysDiagnostics.cpp, 63] - CC1020 [Scan complete] FREQ_2A: 0x35 FREQ_1A: 0xf0 FREQ_0A: 0x21
2013/07/16 21:44:58:199 [007020] DEBUG [ComSysDiagnostics.cpp, 67] - CC1020 [Scan complete] FREQ_2B: 0x35 FREQ_1B: 0xfa FREQ_0B: 0xcb
2013/07/16 21:44:58:200 [007020] DEBUG [ComSysDiagnostics.cpp, 72] - CC1020 [Scan complete] AFC_CONTROL: 0xdf FILTER: 0x80 VGA3: 0x33 VGA4: 0x3d AFC: 0x00
2013/07/16 21:44:58:200 [007020] INFO [CommunicationSystemStates.cpp, 173] - Found 1 valid ids during the scan operation.
2013/07/16 21:44:58:202 [007020] INFO [CommunicationSystemStates.cpp, 190] - Id: 0x801c0094.
2013/07/16 21:44:58:203 [007020] INFO [CommunicationSystemStates.cpp, 198] - Found 0 invalid ids during the scan operation.
2013/07/16 21:44:58:213 [006632] TRACE [Prb.cpp, 493] - Reading FPGA, Address=0x1004
2013/07/16 21:44:58:214 [006632] TRACE [Prb.cpp, 1035] - ReadFPGAPacket(0x1004):01 00 0C 4C 82 00 02 10 04 F0 4B 0D 
2013/07/16 21:44:58:214 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C 46 06 4C 00 01 00 EB 8C 0D 
2013/07/16 21:44:58:215 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C 46 06 4C 00 01 00 EB 8C 0D 
2013/07/16 21:44:58:216 [006632] DEBUG [Prb.cpp, 512] - Read FPGA completed, Address=0x1004, Data=0x00
2013/07/16 21:44:58:216 [006632] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x1004, Data=0x00
2013/07/16 21:44:58:217 [006632] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x1004, 0x00):01 00 0D 4D 81 00 03 10 04 00 C4 36 0D 
2013/07/16 21:44:58:217 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 47 06 4D 00 00 AA 85 0D 
2013/07/16 21:44:58:218 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 47 06 4D 00 00 AA 85 0D 
2013/07/16 21:44:58:219 [006632] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x1004, Data=0x00
2013/07/16 21:44:58:220 [004200] INFO [CrossTalkDetectorStates.cpp, 98] - LinkTimeout = 4523 ms
2013/07/16 21:44:58:221 [004200] INFO [CrossTalkDetector.cpp, 68] - CrossTalkDetector state changing from IdleState to LinkingState
2013/07/16 21:44:58:223 [004200] INFO [CommunicationSystemStates.cpp, 147] - Link requested. Id: 0x801c0094. Preamble Burst Duration: 2 seconds. Preamble Burst Data Rate: 0.
2013/07/16 21:44:58:223 [004200] DEBUG [ComSysDiagnostics.cpp, 95] - Resetting FPGA Frame Error Counter
2013/07/16 21:44:58:224 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x301C, Data=0x00
2013/07/16 21:44:58:225 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x301C, 0x00):01 00 0D 4E 81 00 03 30 1C 00 15 85 0D 
2013/07/16 21:44:58:225 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 48 06 4E 00 00 A8 11 0D 
2013/07/16 21:44:58:226 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 48 06 4E 00 00 A8 11 0D 
2013/07/16 21:44:58:226 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x301C, Data=0x00
2013/07/16 21:44:58:227 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x2000, Data=0x80
2013/07/16 21:44:58:227 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x2000, 0x80):01 00 0D 4F 81 00 03 20 00 80 5E D5 0D 
2013/07/16 21:44:58:227 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 49 06 4F 00 00 A8 7D 0D 
2013/07/16 21:44:58:228 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 49 06 4F 00 00 A8 7D 0D 
2013/07/16 21:44:58:229 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x2000, Data=0x80
2013/07/16 21:44:58:229 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x2002, Data=0x1C
2013/07/16 21:44:58:230 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x2002, 0x1C):01 00 0D 50 81 00 03 20 02 1C 4F 6D 0D 
2013/07/16 21:44:58:230 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 4A 06 50 00 00 29 7A 0D 
2013/07/16 21:44:58:231 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 4A 06 50 00 00 29 7A 0D 
2013/07/16 21:44:58:231 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x2002, Data=0x1C
2013/07/16 21:44:58:232 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x2004, Data=0x00
2013/07/16 21:44:58:233 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x2004, 0x00):01 00 0D 51 81 00 03 20 04 00 5A 35 0D 
2013/07/16 21:44:58:233 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 4B 06 51 00 00 29 16 0D 
2013/07/16 21:44:58:234 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 4B 06 51 00 00 29 16 0D 
2013/07/16 21:44:58:234 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x2004, Data=0x00
2013/07/16 21:44:58:234 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x2006, Data=0x94
2013/07/16 21:44:58:235 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x2006, 0x94):01 00 0D 52 81 00 03 20 06 94 56 7D 0D 
2013/07/16 21:44:58:235 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 4C 06 52 00 00 A8 41 0D 
2013/07/16 21:44:58:236 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 4C 06 52 00 00 A8 41 0D 
2013/07/16 21:44:58:237 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x2006, Data=0x94
2013/07/16 21:44:58:237 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x1002, Data=0x02
2013/07/16 21:44:58:238 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x1002, 0x02):01 00 0D 53 81 00 03 10 02 02 4F D9 0D 
2013/07/16 21:44:58:238 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 4D 06 53 00 00 A8 2D 0D 
2013/07/16 21:44:58:239 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 4D 06 53 00 00 A8 2D 0D 
2013/07/16 21:44:58:239 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x1002, Data=0x02
2013/07/16 21:44:58:240 [004200] TRACE [Prb.cpp, 493] - Reading FPGA, Address=0x1004
2013/07/16 21:44:58:241 [004200] TRACE [Prb.cpp, 1035] - ReadFPGAPacket(0x1004):01 00 0C 54 82 00 02 10 04 30 50 0D 
2013/07/16 21:44:58:241 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C 4E 06 54 00 01 00 CB 80 0D 
2013/07/16 21:44:58:242 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C 4E 06 54 00 01 00 CB 80 0D 
2013/07/16 21:44:58:242 [004200] DEBUG [Prb.cpp, 512] - Read FPGA completed, Address=0x1004, Data=0x00
2013/07/16 21:44:58:243 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x1004, Data=0x00
2013/07/16 21:44:58:243 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x1004, 0x00):01 00 0D 55 81 00 03 10 04 00 DD B6 0D 
2013/07/16 21:44:58:243 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 4F 06 55 00 00 28 A6 0D 
2013/07/16 21:44:58:244 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 4F 06 55 00 00 28 A6 0D 
2013/07/16 21:44:58:245 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x1004, Data=0x00
2013/07/16 21:44:58:245 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x1008, Data=0x04
2013/07/16 21:44:58:246 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x1008, 0x04):01 00 0D 56 81 00 03 10 08 04 76 9D 0D 
2013/07/16 21:44:58:246 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 50 06 56 00 00 AD B1 0D 
2013/07/16 21:44:58:247 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 50 06 56 00 00 AD B1 0D 
2013/07/16 21:44:58:247 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x1008, Data=0x04
2013/07/16 21:45:02:385 [007020] INFO [CrossTalkDetector.cpp, 68] - CrossTalkDetector state changing from LinkingState to IdleState
2013/07/16 21:45:02:386 [007020] INFO [CommunicationSystemStates.cpp, 210] - Link failed.
2013/07/16 21:45:02:387 [006632] TRACE [Prb.cpp, 493] - Reading FPGA, Address=0x1004
2013/07/16 21:45:02:388 [006632] TRACE [Prb.cpp, 1035] - ReadFPGAPacket(0x1004):01 00 0C 57 82 00 02 10 04 B8 50 0D 
2013/07/16 21:45:02:388 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C 52 06 57 00 01 00 D7 9D 0D 
2013/07/16 21:45:02:389 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C 52 06 57 00 01 00 D7 9D 0D 
2013/07/16 21:45:02:389 [006632] DEBUG [Prb.cpp, 512] - Read FPGA completed, Address=0x1004, Data=0x00
2013/07/16 21:45:02:390 [006632] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x1004, Data=0x00
2013/07/16 21:45:02:391 [006632] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x1004, 0x00):01 00 0D 58 81 00 03 10 04 00 50 65 0D 
2013/07/16 21:45:02:391 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 53 06 58 00 00 2D E2 0D 
2013/07/16 21:45:02:392 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 53 06 58 00 00 2D E2 0D 
2013/07/16 21:45:02:392 [006632] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x1004, Data=0x00
2013/07/16 21:45:02:393 [004200] INFO [CrossTalkDetectorStates.cpp, 98] - LinkTimeout = 4523 ms
2013/07/16 21:45:02:393 [004200] INFO [CrossTalkDetector.cpp, 68] - CrossTalkDetector state changing from IdleState to LinkingState
2013/07/16 21:45:02:394 [004200] INFO [CommunicationSystemStates.cpp, 147] - Link requested. Id: 0x801c0094. Preamble Burst Duration: 2 seconds. Preamble Burst Data Rate: 0.
2013/07/16 21:45:02:394 [004200] DEBUG [ComSysDiagnostics.cpp, 95] - Resetting FPGA Frame Error Counter
2013/07/16 21:45:02:395 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x301C, Data=0x00
2013/07/16 21:45:02:395 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x301C, 0x00):01 00 0D 59 81 00 03 30 1C 00 03 F5 0D 
2013/07/16 21:45:02:395 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 54 06 59 00 00 2C 9E 0D 
2013/07/16 21:45:02:396 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 54 06 59 00 00 2C 9E 0D 
2013/07/16 21:45:02:397 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x301C, Data=0x00
2013/07/16 21:45:02:397 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x2000, Data=0x80
2013/07/16 21:45:02:398 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x2000, 0x80):01 00 0D 5A 81 00 03 20 00 80 CA 86 0D 
2013/07/16 21:45:02:398 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 55 06 5A 00 00 AC D9 0D 
2013/07/16 21:45:02:399 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 55 06 5A 00 00 AC D9 0D 
2013/07/16 21:45:02:399 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x2000, Data=0x80
2013/07/16 21:45:02:400 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x2002, Data=0x1C
2013/07/16 21:45:02:400 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x2002, 0x1C):01 00 0D 5B 81 00 03 20 02 1C C4 DE 0D 
2013/07/16 21:45:02:400 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 56 06 5B 00 00 2C 46 0D 
2013/07/16 21:45:02:401 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 56 06 5B 00 00 2C 46 0D 
2013/07/16 21:45:02:402 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x2002, Data=0x1C
2013/07/16 21:45:02:402 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x2004, Data=0x00
2013/07/16 21:45:02:403 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x2004, 0x00):01 00 0D 5C 81 00 03 20 04 00 D7 E6 0D 
2013/07/16 21:45:02:403 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 57 06 5C 00 00 2C 52 0D 
2013/07/16 21:45:02:404 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 57 06 5C 00 00 2C 52 0D 
2013/07/16 21:45:02:404 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x2004, Data=0x00
2013/07/16 21:45:02:405 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x2006, Data=0x94
2013/07/16 21:45:02:405 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x2006, 0x94):01 00 0D 5D 81 00 03 20 06 94 59 8D 0D 
2013/07/16 21:45:02:405 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 58 06 5D 00 00 AE ED 0D 
2013/07/16 21:45:02:406 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 58 06 5D 00 00 AE ED 0D 
2013/07/16 21:45:02:407 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x2006, Data=0x94
2013/07/16 21:45:02:407 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x1002, Data=0x02
2013/07/16 21:45:02:408 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x1002, 0x02):01 00 0D 5E 81 00 03 10 02 02 C2 0A 0D 
2013/07/16 21:45:02:408 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 59 06 5E 00 00 2E AA 0D 
2013/07/16 21:45:02:409 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 59 06 5E 00 00 2E AA 0D 
2013/07/16 21:45:02:409 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x1002, Data=0x02
2013/07/16 21:45:02:410 [004200] TRACE [Prb.cpp, 493] - Reading FPGA, Address=0x1004
2013/07/16 21:45:02:410 [004200] TRACE [Prb.cpp, 1035] - ReadFPGAPacket(0x1004):01 00 0C 5F 82 00 02 10 04 F8 59 0D 
2013/07/16 21:45:02:410 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C 5A 06 5F 00 01 00 B7 97 0D 
2013/07/16 21:45:02:411 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C 5A 06 5F 00 01 00 B7 97 0D 
2013/07/16 21:45:02:412 [004200] DEBUG [Prb.cpp, 512] - Read FPGA completed, Address=0x1004, Data=0x00
2013/07/16 21:45:02:412 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x1004, Data=0x00
2013/07/16 21:45:02:413 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x1004, 0x00):01 00 0D 60 81 00 03 10 04 00 EB E6 0D 
2013/07/16 21:45:02:413 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 5B 06 60 00 00 2D 42 0D 
2013/07/16 21:45:02:414 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 5B 06 60 00 00 2D 42 0D 
2013/07/16 21:45:02:414 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x1004, Data=0x00
2013/07/16 21:45:02:415 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x1008, Data=0x04
2013/07/16 21:45:02:415 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x1008, 0x04):01 00 0D 61 81 00 03 10 08 04 C2 EE 0D 
2013/07/16 21:45:02:415 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 5C 06 61 00 00 2C 3E 0D 
2013/07/16 21:45:02:416 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 5C 06 61 00 00 2C 3E 0D 
2013/07/16 21:45:02:417 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x1008, Data=0x04
2013/07/16 21:45:06:556 [007020] INFO [CrossTalkDetector.cpp, 68] - CrossTalkDetector state changing from LinkingState to IdleState
2013/07/16 21:45:06:556 [007020] INFO [CommunicationSystemStates.cpp, 210] - Link failed.
2013/07/16 21:45:06:557 [006632] TRACE [Prb.cpp, 493] - Reading FPGA, Address=0x1004
2013/07/16 21:45:06:558 [006632] TRACE [Prb.cpp, 1035] - ReadFPGAPacket(0x1004):01 00 0C 62 82 00 02 10 04 A0 66 0D 
2013/07/16 21:45:06:558 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C 5E 06 62 00 01 00 F3 98 0D 
2013/07/16 21:45:06:559 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C 5E 06 62 00 01 00 F3 98 0D 
2013/07/16 21:45:06:560 [006632] DEBUG [Prb.cpp, 512] - Read FPGA completed, Address=0x1004, Data=0x00
2013/07/16 21:45:06:560 [006632] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x1004, Data=0x00
2013/07/16 21:45:06:561 [006632] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x1004, 0x00):01 00 0D 63 81 00 03 10 04 00 E8 D6 0D 
2013/07/16 21:45:06:561 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 5F 06 63 00 00 AC 9D 0D 
2013/07/16 21:45:06:562 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 5F 06 63 00 00 AC 9D 0D 
2013/07/16 21:45:06:563 [006632] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x1004, Data=0x00
2013/07/16 21:45:06:563 [004200] INFO [CrossTalkDetectorStates.cpp, 98] - LinkTimeout = 4523 ms
2013/07/16 21:45:06:564 [004200] INFO [CrossTalkDetector.cpp, 68] - CrossTalkDetector state changing from IdleState to LinkingState
2013/07/16 21:45:06:564 [004200] INFO [CommunicationSystemStates.cpp, 147] - Link requested. Id: 0x801c0094. Preamble Burst Duration: 2 seconds. Preamble Burst Data Rate: 0.
2013/07/16 21:45:06:565 [004200] DEBUG [ComSysDiagnostics.cpp, 95] - Resetting FPGA Frame Error Counter
2013/07/16 21:45:06:565 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x301C, Data=0x00
2013/07/16 21:45:06:566 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x301C, 0x00):01 00 0D 64 81 00 03 30 1C 00 BD 26 0D 
2013/07/16 21:45:06:566 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 60 06 64 00 00 26 DA 0D 
2013/07/16 21:45:06:567 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 60 06 64 00 00 26 DA 0D 
2013/07/16 21:45:06:568 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x301C, Data=0x00
2013/07/16 21:45:06:568 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x2000, Data=0x80
2013/07/16 21:45:06:569 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x2000, 0x80):01 00 0D 65 81 00 03 20 00 80 F6 76 0D 
2013/07/16 21:45:06:569 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 61 06 65 00 00 26 B6 0D 
2013/07/16 21:45:06:570 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 61 06 65 00 00 26 B6 0D 
2013/07/16 21:45:06:570 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x2000, Data=0x80
2013/07/16 21:45:06:571 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x2002, Data=0x1C
2013/07/16 21:45:06:572 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x2002, 0x1C):01 00 0D 66 81 00 03 20 02 1C 7A 0D 0D 
2013/07/16 21:45:06:572 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 62 06 66 00 00 26 02 0D 
2013/07/16 21:45:06:572 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 62 06 66 00 00 26 02 0D 
2013/07/16 21:45:06:573 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x2002, Data=0x1C
2013/07/16 21:45:06:573 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x2004, Data=0x00
2013/07/16 21:45:06:574 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x2004, 0x00):01 00 0D 67 81 00 03 20 04 00 6F 55 0D 
2013/07/16 21:45:06:574 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 63 06 67 00 00 26 6E 0D 
2013/07/16 21:45:06:575 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 63 06 67 00 00 26 6E 0D 
2013/07/16 21:45:06:576 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x2004, Data=0x00
2013/07/16 21:45:06:576 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x2006, Data=0x94
2013/07/16 21:45:06:577 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x2006, 0x94):01 00 0D 68 81 00 03 20 06 94 6F DD 0D 
2013/07/16 21:45:06:577 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 64 06 68 00 00 A7 C9 0D 
2013/07/16 21:45:06:578 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 64 06 68 00 00 A7 C9 0D 
2013/07/16 21:45:06:578 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x2006, Data=0x94
2013/07/16 21:45:06:579 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x1002, Data=0x02
2013/07/16 21:45:06:579 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x1002, 0x02):01 00 0D 69 81 00 03 10 02 02 76 79 0D 
2013/07/16 21:45:06:579 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 65 06 69 00 00 A7 A5 0D 
2013/07/16 21:45:06:580 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 65 06 69 00 00 A7 A5 0D 
2013/07/16 21:45:06:581 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x1002, Data=0x02
2013/07/16 21:45:06:581 [004200] TRACE [Prb.cpp, 493] - Reading FPGA, Address=0x1004
2013/07/16 21:45:06:582 [004200] TRACE [Prb.cpp, 1035] - ReadFPGAPacket(0x1004):01 00 0C 6A 82 00 02 10 04 E0 6F 0D 
2013/07/16 21:45:06:582 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C 66 06 6A 00 01 00 93 A1 0D 
2013/07/16 21:45:06:583 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C 66 06 6A 00 01 00 93 A1 0D 
2013/07/16 21:45:06:583 [004200] DEBUG [Prb.cpp, 512] - Read FPGA completed, Address=0x1004, Data=0x00
2013/07/16 21:45:06:584 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x1004, Data=0x00
2013/07/16 21:45:06:584 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x1004, 0x00):01 00 0D 6B 81 00 03 10 04 00 60 55 0D 
2013/07/16 21:45:06:584 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 67 06 6B 00 00 A7 7D 0D 
2013/07/16 21:45:06:585 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 67 06 6B 00 00 A7 7D 0D 
2013/07/16 21:45:06:586 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x1004, Data=0x00
2013/07/16 21:45:06:586 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x1008, Data=0x04
2013/07/16 21:45:06:587 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x1008, 0x04):01 00 0D 6C 81 00 03 10 08 04 4F 3D 0D 
2013/07/16 21:45:06:587 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 68 06 6C 00 00 25 BA 0D 
2013/07/16 21:45:06:588 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 68 06 6C 00 00 25 BA 0D 
2013/07/16 21:45:06:588 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x1008, Data=0x04
2013/07/16 21:45:10:722 [007020] INFO [CrossTalkDetector.cpp, 68] - CrossTalkDetector state changing from LinkingState to IdleState
2013/07/16 21:45:10:722 [007020] INFO [CommunicationSystemStates.cpp, 210] - Link failed.
2013/07/16 21:45:10:723 [006632] TRACE [Prb.cpp, 493] - Reading FPGA, Address=0x1004
2013/07/16 21:45:10:723 [006632] TRACE [Prb.cpp, 1035] - ReadFPGAPacket(0x1004):01 00 0C 6D 82 00 02 10 04 88 69 0D 
2013/07/16 21:45:10:723 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C 6A 06 6D 00 01 00 DF AD 0D 
2013/07/16 21:45:10:724 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C 6A 06 6D 00 01 00 DF AD 0D 
2013/07/16 21:45:10:725 [006632] DEBUG [Prb.cpp, 512] - Read FPGA completed, Address=0x1004, Data=0x00
2013/07/16 21:45:10:725 [006632] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x1004, Data=0x00
2013/07/16 21:45:10:726 [006632] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x1004, 0x00):01 00 0D 6E 81 00 03 10 04 00 65 05 0D 
2013/07/16 21:45:10:726 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 6B 06 6E 00 00 A5 19 0D 
2013/07/16 21:45:10:727 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 6B 06 6E 00 00 A5 19 0D 
2013/07/16 21:45:10:727 [006632] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x1004, Data=0x00
2013/07/16 21:45:10:728 [004200] INFO [CrossTalkDetectorStates.cpp, 98] - LinkTimeout = 4523 ms
2013/07/16 21:45:10:728 [004200] INFO [CrossTalkDetector.cpp, 68] - CrossTalkDetector state changing from IdleState to LinkingState
2013/07/16 21:45:10:729 [004200] INFO [CommunicationSystemStates.cpp, 147] - Link requested. Id: 0x801c0094. Preamble Burst Duration: 2 seconds. Preamble Burst Data Rate: 0.
2013/07/16 21:45:10:729 [004200] DEBUG [ComSysDiagnostics.cpp, 95] - Resetting FPGA Frame Error Counter
2013/07/16 21:45:10:730 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x301C, Data=0x00
2013/07/16 21:45:10:731 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x301C, 0x00):01 00 0D 6F 81 00 03 30 1C 00 36 95 0D 
2013/07/16 21:45:10:731 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 6C 06 6F 00 00 A4 65 0D 
2013/07/16 21:45:10:731 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 6C 06 6F 00 00 A4 65 0D 
2013/07/16 21:45:10:732 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x301C, Data=0x00
2013/07/16 21:45:10:732 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x2000, Data=0x80
2013/07/16 21:45:10:733 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x2000, 0x80):01 00 0D 70 81 00 03 20 00 80 62 25 0D 
2013/07/16 21:45:10:733 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 6D 06 70 00 00 A5 91 0D 
2013/07/16 21:45:10:734 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 6D 06 70 00 00 A5 91 0D 
2013/07/16 21:45:10:734 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x2000, Data=0x80
2013/07/16 21:45:10:735 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x2002, Data=0x1C
2013/07/16 21:45:10:736 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x2002, 0x1C):01 00 0D 71 81 00 03 20 02 1C 6C 7D 0D 
2013/07/16 21:45:10:736 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 6E 06 71 00 00 25 0E 0D 
2013/07/16 21:45:10:736 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 6E 06 71 00 00 25 0E 0D 
2013/07/16 21:45:10:737 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x2002, Data=0x1C
2013/07/16 21:45:10:737 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x2004, Data=0x00
2013/07/16 21:45:10:738 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x2004, 0x00):01 00 0D 72 81 00 03 20 04 00 FB 06 0D 
2013/07/16 21:45:10:738 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 6F 06 72 00 00 A5 49 0D 
2013/07/16 21:45:10:739 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 6F 06 72 00 00 A5 49 0D 
2013/07/16 21:45:10:739 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x2004, Data=0x00
2013/07/16 21:45:10:740 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x2006, Data=0x94
2013/07/16 21:45:10:741 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x2006, 0x94):01 00 0D 73 81 00 03 20 06 94 75 6D 0D 
2013/07/16 21:45:10:741 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 70 06 73 00 00 A0 75 0D 
2013/07/16 21:45:10:742 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 70 06 73 00 00 A0 75 0D 
2013/07/16 21:45:10:742 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x2006, Data=0x94
2013/07/16 21:45:10:742 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x1002, Data=0x02
2013/07/16 21:45:10:743 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x1002, 0x02):01 00 0D 74 81 00 03 10 02 02 6A A9 0D 
2013/07/16 21:45:10:743 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 71 06 74 00 00 A0 61 0D 
2013/07/16 21:45:10:744 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 71 06 74 00 00 A0 61 0D 
2013/07/16 21:45:10:745 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x1002, Data=0x02
2013/07/16 21:45:10:745 [004200] TRACE [Prb.cpp, 493] - Reading FPGA, Address=0x1004
2013/07/16 21:45:10:746 [004200] TRACE [Prb.cpp, 1035] - ReadFPGAPacket(0x1004):01 00 0C 75 82 00 02 10 04 48 72 0D 
2013/07/16 21:45:10:746 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C 72 06 75 00 01 00 7F B3 0D 
2013/07/16 21:45:10:747 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C 72 06 75 00 01 00 7F B3 0D 
2013/07/16 21:45:10:747 [004200] DEBUG [Prb.cpp, 512] - Read FPGA completed, Address=0x1004, Data=0x00
2013/07/16 21:45:10:748 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x1004, Data=0x00
2013/07/16 21:45:10:748 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x1004, 0x00):01 00 0D 76 81 00 03 10 04 00 7C 85 0D 
2013/07/16 21:45:10:748 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 73 06 76 00 00 A0 B9 0D 
2013/07/16 21:45:10:749 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 73 06 76 00 00 A0 B9 0D 
2013/07/16 21:45:10:750 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x1004, Data=0x00
2013/07/16 21:45:10:750 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x1008, Data=0x04
2013/07/16 21:45:10:751 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x1008, 0x04):01 00 0D 77 81 00 03 10 08 04 55 8D 0D 
2013/07/16 21:45:10:751 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 74 06 77 00 00 A1 C5 0D 
2013/07/16 21:45:10:752 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 74 06 77 00 00 A1 C5 0D 
2013/07/16 21:45:10:752 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x1008, Data=0x04
2013/07/16 21:45:14:894 [007020] INFO [CrossTalkDetector.cpp, 68] - CrossTalkDetector state changing from LinkingState to IdleState
2013/07/16 21:45:14:894 [007020] INFO [CommunicationSystemStates.cpp, 210] - Link failed.
2013/07/16 21:45:14:898 [006632] TRACE [Prb.cpp, 493] - Reading FPGA, Address=0x1004
2013/07/16 21:45:14:899 [006632] TRACE [Prb.cpp, 1035] - ReadFPGAPacket(0x1004):01 00 0C 78 82 00 02 10 04 10 7E 0D 
2013/07/16 21:45:14:899 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C 76 06 78 00 01 00 FB B6 0D 
2013/07/16 21:45:14:900 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C 76 06 78 00 01 00 FB B6 0D 
2013/07/16 21:45:14:901 [006632] DEBUG [Prb.cpp, 512] - Read FPGA completed, Address=0x1004, Data=0x00
2013/07/16 21:45:14:902 [006632] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x1004, Data=0x00
2013/07/16 21:45:14:903 [006632] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x1004, 0x00):01 00 0D 79 81 00 03 10 04 00 73 75 0D 
2013/07/16 21:45:14:903 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 77 06 79 00 00 21 96 0D 
2013/07/16 21:45:14:904 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 77 06 79 00 00 21 96 0D 
2013/07/16 21:45:14:904 [006632] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x1004, Data=0x00
2013/07/16 21:45:14:905 [004200] INFO [CrossTalkDetectorStates.cpp, 98] - LinkTimeout = 4523 ms
2013/07/16 21:45:14:905 [004200] INFO [CrossTalkDetector.cpp, 68] - CrossTalkDetector state changing from IdleState to LinkingState
2013/07/16 21:45:14:906 [004200] INFO [CommunicationSystemStates.cpp, 147] - Link requested. Id: 0x801c0094. Preamble Burst Duration: 2 seconds. Preamble Burst Data Rate: 0.
2013/07/16 21:45:14:906 [004200] DEBUG [ComSysDiagnostics.cpp, 95] - Resetting FPGA Frame Error Counter
2013/07/16 21:45:14:907 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x301C, Data=0x00
2013/07/16 21:45:14:908 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x301C, 0x00):01 00 0D 7A 81 00 03 30 1C 00 A2 C6 0D 
2013/07/16 21:45:14:908 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 78 06 7A 00 00 23 02 0D 
2013/07/16 21:45:14:909 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 78 06 7A 00 00 23 02 0D 
2013/07/16 21:45:14:909 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x301C, Data=0x00
2013/07/16 21:45:14:910 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x2000, Data=0x80
2013/07/16 21:45:14:910 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x2000, 0x80):01 00 0D 7B 81 00 03 20 00 80 E9 96 0D 
2013/07/16 21:45:14:910 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 79 06 7B 00 00 23 6E 0D 
2013/07/16 21:45:14:911 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 79 06 7B 00 00 23 6E 0D 
2013/07/16 21:45:14:912 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x2000, Data=0x80
2013/07/16 21:45:14:912 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x2002, Data=0x1C
2013/07/16 21:45:14:913 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x2002, 0x1C):01 00 0D 7C 81 00 03 20 02 1C E1 AE 0D 
2013/07/16 21:45:14:913 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 7A 06 7C 00 00 A3 89 0D 
2013/07/16 21:45:14:914 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 7A 06 7C 00 00 A3 89 0D 
2013/07/16 21:45:14:915 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x2002, Data=0x1C
2013/07/16 21:45:14:915 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x2004, Data=0x00
2013/07/16 21:45:14:916 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x2004, 0x00):01 00 0D 7D 81 00 03 20 04 00 F4 F6 0D 
2013/07/16 21:45:14:916 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 7B 06 7D 00 00 A3 E5 0D 
2013/07/16 21:45:14:917 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 7B 06 7D 00 00 A3 E5 0D 
2013/07/16 21:45:14:918 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x2004, Data=0x00
2013/07/16 21:45:14:918 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x2006, Data=0x94
2013/07/16 21:45:14:919 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x2006, 0x94):01 00 0D 7E 81 00 03 20 06 94 F8 BE 0D 
2013/07/16 21:45:14:919 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 7C 06 7E 00 00 22 B2 0D 
2013/07/16 21:45:14:920 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 7C 06 7E 00 00 22 B2 0D 
2013/07/16 21:45:14:920 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x2006, Data=0x94
2013/07/16 21:45:14:921 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x1002, Data=0x02
2013/07/16 21:45:14:922 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x1002, 0x02):01 00 0D 7F 81 00 03 10 02 02 E1 1A 0D 
2013/07/16 21:45:14:922 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 7D 06 7F 00 00 22 DE 0D 
2013/07/16 21:45:14:923 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 7D 06 7F 00 00 22 DE 0D 
2013/07/16 21:45:14:923 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x1002, Data=0x02
2013/07/16 21:45:14:924 [004200] TRACE [Prb.cpp, 493] - Reading FPGA, Address=0x1004
2013/07/16 21:45:14:924 [004200] TRACE [Prb.cpp, 1035] - ReadFPGAPacket(0x1004):01 00 0C 80 82 00 02 10 04 50 88 0D 
2013/07/16 21:45:14:924 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C 7E 06 80 00 01 00 5B 94 0D 
2013/07/16 21:45:14:925 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C 7E 06 80 00 01 00 5B 94 0D 
2013/07/16 21:45:14:926 [004200] DEBUG [Prb.cpp, 512] - Read FPGA completed, Address=0x1004, Data=0x00
2013/07/16 21:45:14:926 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x1004, Data=0x00
2013/07/16 21:45:14:927 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x1004, 0x00):01 00 0D 81 81 00 03 10 04 00 04 F6 0D 
2013/07/16 21:45:14:927 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 7F 06 81 00 00 2E 36 0D 
2013/07/16 21:45:14:928 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 7F 06 81 00 00 2E 36 0D 
2013/07/16 21:45:14:928 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x1004, Data=0x00
2013/07/16 21:45:14:929 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x1008, Data=0x04
2013/07/16 21:45:14:929 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x1008, 0x04):01 00 0D 82 81 00 03 10 08 04 AF DD 0D 
2013/07/16 21:45:14:929 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 80 06 82 00 00 06 22 0D 
2013/07/16 21:45:14:930 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 80 06 82 00 00 06 22 0D 
2013/07/16 21:45:14:930 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x1008, Data=0x04
2013/07/16 21:45:19:065 [007020] INFO [CrossTalkDetector.cpp, 68] - CrossTalkDetector state changing from LinkingState to IdleState
2013/07/16 21:45:19:065 [007020] INFO [CommunicationSystemStates.cpp, 210] - Link failed.
2013/07/16 21:45:19:066 [006632] TRACE [Prb.cpp, 493] - Reading FPGA, Address=0x1004
2013/07/16 21:45:19:067 [006632] TRACE [Prb.cpp, 1035] - ReadFPGAPacket(0x1004):01 00 0C 83 82 00 02 10 04 D8 88 0D 
2013/07/16 21:45:19:067 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C 82 06 83 00 01 00 C7 64 0D 
2013/07/16 21:45:19:068 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C 82 06 83 00 01 00 C7 64 0D 
2013/07/16 21:45:19:069 [006632] DEBUG [Prb.cpp, 512] - Read FPGA completed, Address=0x1004, Data=0x00
2013/07/16 21:45:19:069 [006632] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x1004, Data=0x00
2013/07/16 21:45:19:070 [006632] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x1004, 0x00):01 00 0D 84 81 00 03 10 04 00 01 A6 0D 
2013/07/16 21:45:19:070 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 83 06 84 00 00 06 D2 0D 
2013/07/16 21:45:19:071 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 83 06 84 00 00 06 D2 0D 
2013/07/16 21:45:19:071 [006632] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x1004, Data=0x00
2013/07/16 21:45:19:072 [004200] INFO [CrossTalkDetectorStates.cpp, 98] - LinkTimeout = 4523 ms
2013/07/16 21:45:19:072 [004200] INFO [CrossTalkDetector.cpp, 68] - CrossTalkDetector state changing from IdleState to LinkingState
2013/07/16 21:45:19:073 [004200] INFO [CommunicationSystemStates.cpp, 147] - Link requested. Id: 0x801c0094. Preamble Burst Duration: 2 seconds. Preamble Burst Data Rate: 0.
2013/07/16 21:45:19:073 [004200] DEBUG [ComSysDiagnostics.cpp, 95] - Resetting FPGA Frame Error Counter
2013/07/16 21:45:19:074 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x301C, Data=0x00
2013/07/16 21:45:19:074 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x301C, 0x00):01 00 0D 85 81 00 03 30 1C 00 52 36 0D 
2013/07/16 21:45:19:074 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 84 06 85 00 00 07 AE 0D 
2013/07/16 21:45:19:075 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 84 06 85 00 00 07 AE 0D 
2013/07/16 21:45:19:076 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x301C, Data=0x00
2013/07/16 21:45:19:076 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x2000, Data=0x80
2013/07/16 21:45:19:077 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x2000, 0x80):01 00 0D 86 81 00 03 20 00 80 9B 45 0D 
2013/07/16 21:45:19:077 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 85 06 86 00 00 87 E9 0D 
2013/07/16 21:45:19:078 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 85 06 86 00 00 87 E9 0D 
2013/07/16 21:45:19:078 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x2000, Data=0x80
2013/07/16 21:45:19:079 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x2002, Data=0x1C
2013/07/16 21:45:19:079 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x2002, 0x1C):01 00 0D 87 81 00 03 20 02 1C 95 1D 0D 
2013/07/16 21:45:19:079 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 86 06 87 00 00 07 76 0D 
2013/07/16 21:45:19:080 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 86 06 87 00 00 07 76 0D 
2013/07/16 21:45:19:081 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x2002, Data=0x1C
2013/07/16 21:45:19:081 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x2004, Data=0x00
2013/07/16 21:45:19:082 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x2004, 0x00):01 00 0D 88 81 00 03 20 04 00 0E A6 0D 
2013/07/16 21:45:19:082 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 87 06 88 00 00 87 C1 0D 
2013/07/16 21:45:19:083 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 87 06 88 00 00 87 C1 0D 
2013/07/16 21:45:19:083 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x2004, Data=0x00
2013/07/16 21:45:19:084 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x2006, Data=0x94
2013/07/16 21:45:19:084 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x2006, 0x94):01 00 0D 89 81 00 03 20 06 94 80 CD 0D 
2013/07/16 21:45:19:084 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 88 06 89 00 00 05 7E 0D 
2013/07/16 21:45:19:085 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 88 06 89 00 00 05 7E 0D 
2013/07/16 21:45:19:086 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x2006, Data=0x94
2013/07/16 21:45:19:086 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x1002, Data=0x02
2013/07/16 21:45:19:087 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x1002, 0x02):01 00 0D 8A 81 00 03 10 02 02 1B 4A 0D 
2013/07/16 21:45:19:087 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 89 06 8A 00 00 85 39 0D 
2013/07/16 21:45:19:088 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 89 06 8A 00 00 85 39 0D 
2013/07/16 21:45:19:088 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x1002, Data=0x02
2013/07/16 21:45:19:089 [004200] TRACE [Prb.cpp, 493] - Reading FPGA, Address=0x1004
2013/07/16 21:45:19:089 [004200] TRACE [Prb.cpp, 1035] - ReadFPGAPacket(0x1004):01 00 0C 8B 82 00 02 10 04 98 81 0D 
2013/07/16 21:45:19:089 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C 8A 06 8B 00 01 00 A7 6E 0D 
2013/07/16 21:45:19:090 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C 8A 06 8B 00 01 00 A7 6E 0D 
2013/07/16 21:45:19:091 [004200] DEBUG [Prb.cpp, 512] - Read FPGA completed, Address=0x1004, Data=0x00
2013/07/16 21:45:19:091 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x1004, Data=0x00
2013/07/16 21:45:19:092 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x1004, 0x00):01 00 0D 8C 81 00 03 10 04 00 89 25 0D 
2013/07/16 21:45:19:092 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 8B 06 8C 00 00 05 B2 0D 
2013/07/16 21:45:19:093 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 8B 06 8C 00 00 05 B2 0D 
2013/07/16 21:45:19:093 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x1004, Data=0x00
2013/07/16 21:45:19:094 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x1008, Data=0x04
2013/07/16 21:45:19:094 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x1008, 0x04):01 00 0D 8D 81 00 03 10 08 04 A0 2D 0D 
2013/07/16 21:45:19:094 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 8C 06 8D 00 00 04 CE 0D 
2013/07/16 21:45:19:095 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 8C 06 8D 00 00 04 CE 0D 
2013/07/16 21:45:19:096 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x1008, Data=0x04
2013/07/16 21:45:23:232 [007020] INFO [CrossTalkDetector.cpp, 68] - CrossTalkDetector state changing from LinkingState to IdleState
2013/07/16 21:45:23:232 [007020] INFO [CommunicationSystemStates.cpp, 210] - Link failed.
2013/07/16 21:45:23:233 [006632] TRACE [Prb.cpp, 493] - Reading FPGA, Address=0x1004
2013/07/16 21:45:23:234 [006632] TRACE [Prb.cpp, 1035] - ReadFPGAPacket(0x1004):01 00 0C 8E 82 00 02 10 04 80 84 0D 
2013/07/16 21:45:23:234 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C 8E 06 8E 00 01 00 03 68 0D 
2013/07/16 21:45:23:235 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C 8E 06 8E 00 01 00 03 68 0D 
2013/07/16 21:45:23:236 [006632] DEBUG [Prb.cpp, 512] - Read FPGA completed, Address=0x1004, Data=0x00
2013/07/16 21:45:23:236 [006632] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x1004, Data=0x00
2013/07/16 21:45:23:237 [006632] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x1004, 0x00):01 00 0D 8F 81 00 03 10 04 00 8A 15 0D 
2013/07/16 21:45:23:237 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 8F 06 8F 00 00 84 6D 0D 
2013/07/16 21:45:23:238 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 8F 06 8F 00 00 84 6D 0D 
2013/07/16 21:45:23:239 [006632] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x1004, Data=0x00
2013/07/16 21:45:23:239 [004200] INFO [CrossTalkDetectorStates.cpp, 98] - LinkTimeout = 4523 ms
2013/07/16 21:45:23:240 [004200] INFO [CrossTalkDetector.cpp, 68] - CrossTalkDetector state changing from IdleState to LinkingState
2013/07/16 21:45:23:240 [004200] INFO [CommunicationSystemStates.cpp, 147] - Link requested. Id: 0x801c0094. Preamble Burst Duration: 2 seconds. Preamble Burst Data Rate: 0.
2013/07/16 21:45:23:241 [004200] DEBUG [ComSysDiagnostics.cpp, 95] - Resetting FPGA Frame Error Counter
2013/07/16 21:45:23:241 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x301C, Data=0x00
2013/07/16 21:45:23:242 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x301C, 0x00):01 00 0D 90 81 00 03 30 1C 00 C6 65 0D 
2013/07/16 21:45:23:242 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 90 06 90 00 00 80 C9 0D 
2013/07/16 21:45:23:243 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 90 06 90 00 00 80 C9 0D 
2013/07/16 21:45:23:243 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x301C, Data=0x00
2013/07/16 21:45:23:244 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x2000, Data=0x80
2013/07/16 21:45:23:244 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x2000, 0x80):01 00 0D 91 81 00 03 20 00 80 8D 35 0D 
2013/07/16 21:45:23:244 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 91 06 91 00 00 80 A5 0D 
2013/07/16 21:45:23:245 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 91 06 91 00 00 80 A5 0D 
2013/07/16 21:45:23:246 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x2000, Data=0x80
2013/07/16 21:45:23:246 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x2002, Data=0x1C
2013/07/16 21:45:23:247 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x2002, 0x1C):01 00 0D 92 81 00 03 20 02 1C 01 4E 0D 
2013/07/16 21:45:23:247 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 92 06 92 00 00 80 11 0D 
2013/07/16 21:45:23:248 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 92 06 92 00 00 80 11 0D 
2013/07/16 21:45:23:249 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x2002, Data=0x1C
2013/07/16 21:45:23:249 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x2004, Data=0x00
2013/07/16 21:45:23:250 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x2004, 0x00):01 00 0D 93 81 00 03 20 04 00 14 16 0D 
2013/07/16 21:45:23:250 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 93 06 93 00 00 80 7D 0D 
2013/07/16 21:45:23:251 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 93 06 93 00 00 80 7D 0D 
2013/07/16 21:45:23:251 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x2004, Data=0x00
2013/07/16 21:45:23:252 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x2006, Data=0x94
2013/07/16 21:45:23:252 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x2006, 0x94):01 00 0D 94 81 00 03 20 06 94 9C 1D 0D 
2013/07/16 21:45:23:252 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 94 06 94 00 00 81 79 0D 
2013/07/16 21:45:23:253 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 94 06 94 00 00 81 79 0D 
2013/07/16 21:45:23:254 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x2006, Data=0x94
2013/07/16 21:45:23:254 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x1002, Data=0x02
2013/07/16 21:45:23:255 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x1002, 0x02):01 00 0D 95 81 00 03 10 02 02 85 B9 0D 
2013/07/16 21:45:23:255 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 95 06 95 00 00 81 15 0D 
2013/07/16 21:45:23:256 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 95 06 95 00 00 81 15 0D 
2013/07/16 21:45:23:257 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x1002, Data=0x02
2013/07/16 21:45:23:257 [004200] TRACE [Prb.cpp, 493] - Reading FPGA, Address=0x1004
2013/07/16 21:45:23:258 [004200] TRACE [Prb.cpp, 1035] - ReadFPGAPacket(0x1004):01 00 0C 96 82 00 02 10 04 40 9F 0D 
2013/07/16 21:45:23:258 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C 96 06 96 00 01 00 A3 76 0D 
2013/07/16 21:45:23:259 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C 96 06 96 00 01 00 A3 76 0D 
2013/07/16 21:45:23:259 [004200] DEBUG [Prb.cpp, 512] - Read FPGA completed, Address=0x1004, Data=0x00
2013/07/16 21:45:23:260 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x1004, Data=0x00
2013/07/16 21:45:23:260 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x1004, 0x00):01 00 0D 97 81 00 03 10 04 00 93 95 0D 
2013/07/16 21:45:23:260 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 97 06 97 00 00 81 CD 0D 
2013/07/16 21:45:23:261 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 97 06 97 00 00 81 CD 0D 
2013/07/16 21:45:23:262 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x1004, Data=0x00
2013/07/16 21:45:23:262 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x1008, Data=0x04
2013/07/16 21:45:23:263 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x1008, 0x04):01 00 0D 98 81 00 03 10 08 04 34 7E 0D 
2013/07/16 21:45:23:263 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 98 06 98 00 00 83 A9 0D 
2013/07/16 21:45:23:264 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 98 06 98 00 00 83 A9 0D 
2013/07/16 21:45:23:265 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x1008, Data=0x04
2013/07/16 21:45:27:403 [007020] INFO [CrossTalkDetector.cpp, 68] - CrossTalkDetector state changing from LinkingState to IdleState
2013/07/16 21:45:27:403 [007020] INFO [CommunicationSystemStates.cpp, 210] - Link failed.
2013/07/16 21:45:27:404 [006632] TRACE [Prb.cpp, 493] - Reading FPGA, Address=0x1004
2013/07/16 21:45:27:405 [006632] TRACE [Prb.cpp, 1035] - ReadFPGAPacket(0x1004):01 00 0C 99 82 00 02 10 04 68 90 0D 
2013/07/16 21:45:27:405 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C 9A 06 99 00 01 00 CF 79 0D 
2013/07/16 21:45:27:406 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C 9A 06 99 00 01 00 CF 79 0D 
2013/07/16 21:45:27:407 [006632] DEBUG [Prb.cpp, 512] - Read FPGA completed, Address=0x1004, Data=0x00
2013/07/16 21:45:27:407 [006632] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x1004, Data=0x00
2013/07/16 21:45:27:408 [006632] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x1004, 0x00):01 00 0D 9A 81 00 03 10 04 00 1E 46 0D 
2013/07/16 21:45:27:408 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 9B 06 9A 00 00 03 0A 0D 
2013/07/16 21:45:27:409 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 9B 06 9A 00 00 03 0A 0D 
2013/07/16 21:45:27:409 [006632] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x1004, Data=0x00
2013/07/16 21:45:27:410 [004200] INFO [CrossTalkDetectorStates.cpp, 98] - LinkTimeout = 4523 ms
2013/07/16 21:45:27:410 [004200] INFO [CrossTalkDetector.cpp, 68] - CrossTalkDetector state changing from IdleState to LinkingState
2013/07/16 21:45:27:411 [004200] INFO [CommunicationSystemStates.cpp, 147] - Link requested. Id: 0x801c0094. Preamble Burst Duration: 2 seconds. Preamble Burst Data Rate: 0.
2013/07/16 21:45:27:411 [004200] DEBUG [ComSysDiagnostics.cpp, 95] - Resetting FPGA Frame Error Counter
2013/07/16 21:45:27:412 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x301C, Data=0x00
2013/07/16 21:45:27:413 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x301C, 0x00):01 00 0D 9B 81 00 03 30 1C 00 4D D6 0D 
2013/07/16 21:45:27:413 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 9C 06 9B 00 00 02 76 0D 
2013/07/16 21:45:27:414 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 9C 06 9B 00 00 02 76 0D 
2013/07/16 21:45:27:414 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x301C, Data=0x00
2013/07/16 21:45:27:415 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x2000, Data=0x80
2013/07/16 21:45:27:416 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x2000, 0x80):01 00 0D 9C 81 00 03 20 00 80 00 E6 0D 
2013/07/16 21:45:27:416 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 9D 06 9C 00 00 02 62 0D 
2013/07/16 21:45:27:417 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 9D 06 9C 00 00 02 62 0D 
2013/07/16 21:45:27:417 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x2000, Data=0x80
2013/07/16 21:45:27:418 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x2002, Data=0x1C
2013/07/16 21:45:27:419 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x2002, 0x1C):01 00 0D 9D 81 00 03 20 02 1C 0E BE 0D 
2013/07/16 21:45:27:419 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 9E 06 9D 00 00 82 FD 0D 
2013/07/16 21:45:27:420 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 9E 06 9D 00 00 82 FD 0D 
2013/07/16 21:45:27:420 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x2002, Data=0x1C
2013/07/16 21:45:27:421 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x2004, Data=0x00
2013/07/16 21:45:27:421 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x2004, 0x00):01 00 0D 9E 81 00 03 20 04 00 99 C5 0D 
2013/07/16 21:45:27:421 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 9F 06 9E 00 00 02 BA 0D 
2013/07/16 21:45:27:423 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 9F 06 9E 00 00 02 BA 0D 
2013/07/16 21:45:27:423 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x2004, Data=0x00
2013/07/16 21:45:27:423 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x2006, Data=0x94
2013/07/16 21:45:27:424 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x2006, 0x94):01 00 0D 9F 81 00 03 20 06 94 17 AE 0D 
2013/07/16 21:45:27:424 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B A0 06 9F 00 00 88 85 0D 
2013/07/16 21:45:27:425 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B A0 06 9F 00 00 88 85 0D 
2013/07/16 21:45:27:426 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x2006, Data=0x94
2013/07/16 21:45:27:426 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x1002, Data=0x02
2013/07/16 21:45:27:427 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x1002, 0x02):01 00 0D A0 81 00 03 10 02 02 B3 E9 0D 
2013/07/16 21:45:27:427 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B A1 06 A0 00 00 0B F2 0D 
2013/07/16 21:45:27:428 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B A1 06 A0 00 00 0B F2 0D 
2013/07/16 21:45:27:428 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x1002, Data=0x02
2013/07/16 21:45:27:429 [004200] TRACE [Prb.cpp, 493] - Reading FPGA, Address=0x1004
2013/07/16 21:45:27:429 [004200] TRACE [Prb.cpp, 1035] - ReadFPGAPacket(0x1004):01 00 0C A1 82 00 02 10 04 28 AA 0D 
2013/07/16 21:45:27:429 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C A2 06 A1 00 01 00 6F 4A 0D 
2013/07/16 21:45:27:430 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C A2 06 A1 00 01 00 6F 4A 0D 
2013/07/16 21:45:27:431 [004200] DEBUG [Prb.cpp, 512] - Read FPGA completed, Address=0x1004, Data=0x00
2013/07/16 21:45:27:431 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x1004, Data=0x00
2013/07/16 21:45:27:432 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x1004, 0x00):01 00 0D A2 81 00 03 10 04 00 A5 C5 0D 
2013/07/16 21:45:27:432 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B A3 06 A2 00 00 0B 2A 0D 
2013/07/16 21:45:27:433 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B A3 06 A2 00 00 0B 2A 0D 
2013/07/16 21:45:27:434 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x1004, Data=0x00
2013/07/16 21:45:27:434 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x1008, Data=0x04
2013/07/16 21:45:27:435 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x1008, 0x04):01 00 0D A3 81 00 03 10 08 04 8C CD 0D 
2013/07/16 21:45:27:435 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B A4 06 A3 00 00 0A 56 0D 
2013/07/16 21:45:27:436 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B A4 06 A3 00 00 0A 56 0D 
2013/07/16 21:45:27:436 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x1008, Data=0x04
2013/07/16 21:45:31:580 [007020] INFO [CrossTalkDetector.cpp, 68] - CrossTalkDetector state changing from LinkingState to IdleState
2013/07/16 21:45:31:580 [007020] INFO [CommunicationSystemStates.cpp, 210] - Link failed.
2013/07/16 21:45:31:582 [006632] TRACE [Prb.cpp, 493] - Reading FPGA, Address=0x1004
2013/07/16 21:45:31:583 [006632] TRACE [Prb.cpp, 1035] - ReadFPGAPacket(0x1004):01 00 0C A4 82 00 02 10 04 30 AF 0D 
2013/07/16 21:45:31:583 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C A6 06 A4 00 01 00 CB 4C 0D 
2013/07/16 21:45:31:584 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C A6 06 A4 00 01 00 CB 4C 0D 
2013/07/16 21:45:31:584 [006632] DEBUG [Prb.cpp, 512] - Read FPGA completed, Address=0x1004, Data=0x00
2013/07/16 21:45:31:585 [006632] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x1004, Data=0x00
2013/07/16 21:45:31:585 [006632] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x1004, 0x00):01 00 0D A5 81 00 03 10 04 00 22 B6 0D 
2013/07/16 21:45:31:585 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B A7 06 A5 00 00 0A A6 0D 
2013/07/16 21:45:31:586 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B A7 06 A5 00 00 0A A6 0D 
2013/07/16 21:45:31:587 [006632] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x1004, Data=0x00
2013/07/16 21:45:31:588 [004200] INFO [CrossTalkDetectorStates.cpp, 98] - LinkTimeout = 4523 ms
2013/07/16 21:45:31:588 [004200] INFO [CrossTalkDetector.cpp, 68] - CrossTalkDetector state changing from IdleState to LinkingState
2013/07/16 21:45:31:589 [004200] INFO [CommunicationSystemStates.cpp, 147] - Link requested. Id: 0x801c0094. Preamble Burst Duration: 2 seconds. Preamble Burst Data Rate: 0.
2013/07/16 21:45:31:589 [004200] DEBUG [ComSysDiagnostics.cpp, 95] - Resetting FPGA Frame Error Counter
2013/07/16 21:45:31:590 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x301C, Data=0x00
2013/07/16 21:45:31:590 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x301C, 0x00):01 00 0D A6 81 00 03 30 1C 00 F3 05 0D 
2013/07/16 21:45:31:590 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B A8 06 A6 00 00 08 32 0D 
2013/07/16 21:45:31:591 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B A8 06 A6 00 00 08 32 0D 
2013/07/16 21:45:31:592 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x301C, Data=0x00
2013/07/16 21:45:31:592 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x2000, Data=0x80
2013/07/16 21:45:31:593 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x2000, 0x80):01 00 0D A7 81 00 03 20 00 80 B8 55 0D 
2013/07/16 21:45:31:593 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B A9 06 A7 00 00 08 5E 0D 
2013/07/16 21:45:31:594 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B A9 06 A7 00 00 08 5E 0D 
2013/07/16 21:45:31:594 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x2000, Data=0x80
2013/07/16 21:45:31:595 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x2002, Data=0x1C
2013/07/16 21:45:31:595 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x2002, 0x1C):01 00 0D A8 81 00 03 20 02 1C 38 EE 0D 
2013/07/16 21:45:31:595 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B AA 06 A8 00 00 08 1A 0D 
2013/07/16 21:45:31:596 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B AA 06 A8 00 00 08 1A 0D 
2013/07/16 21:45:31:597 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x2002, Data=0x1C
2013/07/16 21:45:31:597 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x2004, Data=0x00
2013/07/16 21:45:31:598 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x2004, 0x00):01 00 0D A9 81 00 03 20 04 00 2D B6 0D 
2013/07/16 21:45:31:598 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B AB 06 A9 00 00 08 76 0D 
2013/07/16 21:45:31:599 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B AB 06 A9 00 00 08 76 0D 
2013/07/16 21:45:31:599 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x2004, Data=0x00
2013/07/16 21:45:31:600 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x2006, Data=0x94
2013/07/16 21:45:31:601 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x2006, 0x94):01 00 0D AA 81 00 03 20 06 94 21 FE 0D 
2013/07/16 21:45:31:601 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B AC 06 AA 00 00 89 21 0D 
2013/07/16 21:45:31:601 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B AC 06 AA 00 00 89 21 0D 
2013/07/16 21:45:31:602 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x2006, Data=0x94
2013/07/16 21:45:31:602 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x1002, Data=0x02
2013/07/16 21:45:31:603 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x1002, 0x02):01 00 0D AB 81 00 03 10 02 02 38 5A 0D 
2013/07/16 21:45:31:603 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B AD 06 AB 00 00 89 4D 0D 
2013/07/16 21:45:31:604 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B AD 06 AB 00 00 89 4D 0D 
2013/07/16 21:45:31:604 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x1002, Data=0x02
2013/07/16 21:45:31:605 [004200] TRACE [Prb.cpp, 493] - Reading FPGA, Address=0x1004
2013/07/16 21:45:31:606 [004200] TRACE [Prb.cpp, 1035] - ReadFPGAPacket(0x1004):01 00 0C AC 82 00 02 10 04 70 A6 0D 
2013/07/16 21:45:31:606 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C AE 06 AC 00 01 00 AB 46 0D 
2013/07/16 21:45:31:607 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C AE 06 AC 00 01 00 AB 46 0D 
2013/07/16 21:45:31:607 [004200] DEBUG [Prb.cpp, 512] - Read FPGA completed, Address=0x1004, Data=0x00
2013/07/16 21:45:31:608 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x1004, Data=0x00
2013/07/16 21:45:31:608 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x1004, 0x00):01 00 0D AD 81 00 03 10 04 00 AA 35 0D 
2013/07/16 21:45:31:608 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B AF 06 AD 00 00 09 C6 0D 
2013/07/16 21:45:31:609 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B AF 06 AD 00 00 09 C6 0D 
2013/07/16 21:45:31:610 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x1004, Data=0x00
2013/07/16 21:45:31:610 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x1008, Data=0x04
2013/07/16 21:45:31:611 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x1008, 0x04):01 00 0D AE 81 00 03 10 08 04 01 1E 0D 
2013/07/16 21:45:31:611 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B B0 06 AE 00 00 8C D1 0D 
2013/07/16 21:45:31:612 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B B0 06 AE 00 00 8C D1 0D 
2013/07/16 21:45:31:612 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x1008, Data=0x04
2013/07/16 21:45:35:751 [007020] INFO [CrossTalkDetector.cpp, 68] - CrossTalkDetector state changing from LinkingState to IdleState
2013/07/16 21:45:35:751 [007020] INFO [CommunicationSystemStates.cpp, 210] - Link failed.
2013/07/16 21:45:35:752 [006632] TRACE [Prb.cpp, 493] - Reading FPGA, Address=0x1004
2013/07/16 21:45:35:753 [006632] TRACE [Prb.cpp, 1035] - ReadFPGAPacket(0x1004):01 00 0C AF 82 00 02 10 04 F8 A6 0D 
2013/07/16 21:45:35:753 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C B2 06 AF 00 01 00 B7 5B 0D 
2013/07/16 21:45:35:754 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C B2 06 AF 00 01 00 B7 5B 0D 
2013/07/16 21:45:35:755 [006632] DEBUG [Prb.cpp, 512] - Read FPGA completed, Address=0x1004, Data=0x00
2013/07/16 21:45:35:755 [006632] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x1004, Data=0x00
2013/07/16 21:45:35:756 [006632] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x1004, 0x00):01 00 0D B0 81 00 03 10 04 00 B6 E5 0D 
2013/07/16 21:45:35:756 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B B3 06 B0 00 00 8D C1 0D 
2013/07/16 21:45:35:757 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B B3 06 B0 00 00 8D C1 0D 
2013/07/16 21:45:35:758 [006632] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x1004, Data=0x00
2013/07/16 21:45:35:758 [004200] INFO [CrossTalkDetectorStates.cpp, 98] - LinkTimeout = 4523 ms
2013/07/16 21:45:35:759 [004200] INFO [CrossTalkDetector.cpp, 68] - CrossTalkDetector state changing from IdleState to LinkingState
2013/07/16 21:45:35:759 [004200] INFO [CommunicationSystemStates.cpp, 147] - Link requested. Id: 0x801c0094. Preamble Burst Duration: 2 seconds. Preamble Burst Data Rate: 0.
2013/07/16 21:45:35:760 [004200] DEBUG [ComSysDiagnostics.cpp, 95] - Resetting FPGA Frame Error Counter
2013/07/16 21:45:35:760 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x301C, Data=0x00
2013/07/16 21:45:35:761 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x301C, 0x00):01 00 0D B1 81 00 03 30 1C 00 E5 75 0D 
2013/07/16 21:45:35:761 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B B4 06 B1 00 00 8C BD 0D 
2013/07/16 21:45:35:762 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B B4 06 B1 00 00 8C BD 0D 
2013/07/16 21:45:35:763 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x301C, Data=0x00
2013/07/16 21:45:35:763 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x2000, Data=0x80
2013/07/16 21:45:35:764 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x2000, 0x80):01 00 0D B2 81 00 03 20 00 80 2C 06 0D 
2013/07/16 21:45:35:764 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B B5 06 B2 00 00 0C FA 0D 
2013/07/16 21:45:35:765 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B B5 06 B2 00 00 0C FA 0D 
2013/07/16 21:45:35:765 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x2000, Data=0x80
2013/07/16 21:45:35:766 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x2002, Data=0x1C
2013/07/16 21:45:35:767 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x2002, 0x1C):01 00 0D B3 81 00 03 20 02 1C 22 5E 0D 
2013/07/16 21:45:35:767 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B B6 06 B3 00 00 8C 65 0D 
2013/07/16 21:45:35:768 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B B6 06 B3 00 00 8C 65 0D 
2013/07/16 21:45:35:768 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x2002, Data=0x1C
2013/07/16 21:45:35:769 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x2004, Data=0x00
2013/07/16 21:45:35:769 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x2004, 0x00):01 00 0D B4 81 00 03 20 04 00 31 66 0D 
2013/07/16 21:45:35:769 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B B7 06 B4 00 00 8C 71 0D 
2013/07/16 21:45:35:770 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B B7 06 B4 00 00 8C 71 0D 
2013/07/16 21:45:35:771 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x2004, Data=0x00
2013/07/16 21:45:35:771 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x2006, Data=0x94
2013/07/16 21:45:35:772 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x2006, 0x94):01 00 0D B5 81 00 03 20 06 94 BF 0D 0D 
2013/07/16 21:45:35:772 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B B8 06 B5 00 00 0E CE 0D 
2013/07/16 21:45:35:773 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B B8 06 B5 00 00 0E CE 0D 
2013/07/16 21:45:35:773 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x2006, Data=0x94
2013/07/16 21:45:35:774 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x1002, Data=0x02
2013/07/16 21:45:35:775 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x1002, 0x02):01 00 0D B6 81 00 03 10 02 02 24 8A 0D 
2013/07/16 21:45:35:775 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B B9 06 B6 00 00 8E 89 0D 
2013/07/16 21:45:35:775 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B B9 06 B6 00 00 8E 89 0D 
2013/07/16 21:45:35:776 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x1002, Data=0x02
2013/07/16 21:45:35:776 [004200] TRACE [Prb.cpp, 493] - Reading FPGA, Address=0x1004
2013/07/16 21:45:35:777 [004200] TRACE [Prb.cpp, 1035] - ReadFPGAPacket(0x1004):01 00 0C B7 82 00 02 10 04 38 BD 0D 
2013/07/16 21:45:35:777 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C BA 06 B7 00 01 00 97 57 0D 
2013/07/16 21:45:35:778 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C BA 06 B7 00 01 00 97 57 0D 
2013/07/16 21:45:35:779 [004200] DEBUG [Prb.cpp, 512] - Read FPGA completed, Address=0x1004, Data=0x00
2013/07/16 21:45:35:779 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x1004, Data=0x00
2013/07/16 21:45:35:780 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x1004, 0x00):01 00 0D B8 81 00 03 10 04 00 3E 66 0D 
2013/07/16 21:45:35:780 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B BB 06 B8 00 00 8E A1 0D 
2013/07/16 21:45:35:781 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B BB 06 B8 00 00 8E A1 0D 
2013/07/16 21:45:35:781 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x1004, Data=0x00
2013/07/16 21:45:35:782 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x1008, Data=0x04
2013/07/16 21:45:35:782 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x1008, 0x04):01 00 0D B9 81 00 03 10 08 04 17 6E 0D 
2013/07/16 21:45:35:782 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B BC 06 B9 00 00 8F DD 0D 
2013/07/16 21:45:35:783 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B BC 06 B9 00 00 8F DD 0D 
2013/07/16 21:45:35:784 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x1008, Data=0x04
2013/07/16 21:45:39:917 [007020] INFO [CrossTalkDetector.cpp, 68] - CrossTalkDetector state changing from LinkingState to IdleState
2013/07/16 21:45:39:917 [007020] INFO [CommunicationSystemStates.cpp, 210] - Link failed.
2013/07/16 21:45:39:918 [006632] TRACE [Prb.cpp, 493] - Reading FPGA, Address=0x1004
2013/07/16 21:45:39:919 [006632] TRACE [Prb.cpp, 1035] - ReadFPGAPacket(0x1004):01 00 0C BA 82 00 02 10 04 60 B1 0D 
2013/07/16 21:45:39:919 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C BE 06 BA 00 01 00 13 52 0D 
2013/07/16 21:45:39:920 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C BE 06 BA 00 01 00 13 52 0D 
2013/07/16 21:45:39:921 [006632] DEBUG [Prb.cpp, 512] - Read FPGA completed, Address=0x1004, Data=0x00
2013/07/16 21:45:39:921 [006632] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x1004, Data=0x00
2013/07/16 21:45:39:922 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B BF 06 BB 00 00 0F 7E 0D 
2013/07/16 21:45:39:922 [006632] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x1004, 0x00):01 00 0D BB 81 00 03 10 04 00 3D 56 0D 
2013/07/16 21:45:39:923 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B BF 06 BB 00 00 0F 7E 0D 
2013/07/16 21:45:39:924 [006632] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x1004, Data=0x00
2013/07/16 21:45:39:924 [004200] INFO [CrossTalkDetectorStates.cpp, 98] - LinkTimeout = 4523 ms
2013/07/16 21:45:39:925 [004200] INFO [CrossTalkDetector.cpp, 68] - CrossTalkDetector state changing from IdleState to LinkingState
2013/07/16 21:45:39:925 [004200] INFO [CommunicationSystemStates.cpp, 147] - Link requested. Id: 0x801c0094. Preamble Burst Duration: 2 seconds. Preamble Burst Data Rate: 0.
2013/07/16 21:45:39:926 [004200] DEBUG [ComSysDiagnostics.cpp, 95] - Resetting FPGA Frame Error Counter
2013/07/16 21:45:39:926 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x301C, Data=0x00
2013/07/16 21:45:39:927 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x301C, 0x00):01 00 0D BC 81 00 03 30 1C 00 68 A6 0D 
2013/07/16 21:45:39:927 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B C0 06 BC 00 00 1B 3A 0D 
2013/07/16 21:45:39:928 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B C0 06 BC 00 00 1B 3A 0D 
2013/07/16 21:45:39:928 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x301C, Data=0x00
2013/07/16 21:45:39:929 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x2000, Data=0x80
2013/07/16 21:45:39:929 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x2000, 0x80):01 00 0D BD 81 00 03 20 00 80 23 F6 0D 
2013/07/16 21:45:39:929 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B C1 06 BD 00 00 1B 56 0D 
2013/07/16 21:45:39:930 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B C1 06 BD 00 00 1B 56 0D 
2013/07/16 21:45:39:931 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x2000, Data=0x80
2013/07/16 21:45:39:931 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x2002, Data=0x1C
2013/07/16 21:45:39:932 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x2002, 0x1C):01 00 0D BE 81 00 03 20 02 1C AF 8D 0D 
2013/07/16 21:45:39:932 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B C2 06 BE 00 00 1B E2 0D 
2013/07/16 21:45:39:933 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B C2 06 BE 00 00 1B E2 0D 
2013/07/16 21:45:39:933 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x2002, Data=0x1C
2013/07/16 21:45:39:934 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x2004, Data=0x00
2013/07/16 21:45:39:935 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x2004, 0x00):01 00 0D BF 81 00 03 20 04 00 BA D5 0D 
2013/07/16 21:45:39:935 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B C3 06 BF 00 00 1B 8E 0D 
2013/07/16 21:45:39:935 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B C3 06 BF 00 00 1B 8E 0D 
2013/07/16 21:45:39:936 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x2004, Data=0x00
2013/07/16 21:45:39:936 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x2006, Data=0x94
2013/07/16 21:45:39:937 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x2006, 0x94):01 00 0D C0 81 00 03 20 06 94 4D 5E 0D 
2013/07/16 21:45:39:937 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B C4 06 C0 00 00 1C EA 0D 
2013/07/16 21:45:39:938 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B C4 06 C0 00 00 1C EA 0D 
2013/07/16 21:45:39:938 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x2006, Data=0x94
2013/07/16 21:45:39:939 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x1002, Data=0x02
2013/07/16 21:45:39:940 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x1002, 0x02):01 00 0D C1 81 00 03 10 02 02 54 FA 0D 
2013/07/16 21:45:39:940 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B C5 06 C1 00 00 1C 86 0D 
2013/07/16 21:45:39:940 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B C5 06 C1 00 00 1C 86 0D 
2013/07/16 21:45:39:941 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x1002, Data=0x02
2013/07/16 21:45:39:941 [004200] TRACE [Prb.cpp, 493] - Reading FPGA, Address=0x1004
2013/07/16 21:45:39:942 [004200] TRACE [Prb.cpp, 1035] - ReadFPGAPacket(0x1004):01 00 0C C2 82 00 02 10 04 A0 CC 0D 
2013/07/16 21:45:39:942 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C C6 06 C2 00 01 00 B3 3B 0D 
2013/07/16 21:45:39:943 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C C6 06 C2 00 01 00 B3 3B 0D 
2013/07/16 21:45:39:943 [004200] DEBUG [Prb.cpp, 512] - Read FPGA completed, Address=0x1004, Data=0x00
2013/07/16 21:45:39:944 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x1004, Data=0x00
2013/07/16 21:45:39:944 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x1004, 0x00):01 00 0D C3 81 00 03 10 04 00 42 D6 0D 
2013/07/16 21:45:39:945 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B C7 06 C3 00 00 1C 5E 0D 
2013/07/16 21:45:39:945 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B C7 06 C3 00 00 1C 5E 0D 
2013/07/16 21:45:39:946 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x1004, Data=0x00
2013/07/16 21:45:39:946 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x1008, Data=0x04
2013/07/16 21:45:39:947 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x1008, 0x04):01 00 0D C4 81 00 03 10 08 04 6D BE 0D 
2013/07/16 21:45:39:947 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B C8 06 C4 00 00 9E 99 0D 
2013/07/16 21:45:39:948 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B C8 06 C4 00 00 9E 99 0D 
2013/07/16 21:45:39:948 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x1008, Data=0x04
2013/07/16 21:45:44:084 [007020] INFO [CrossTalkDetector.cpp, 68] - CrossTalkDetector state changing from LinkingState to IdleState
2013/07/16 21:45:44:084 [007020] INFO [CommunicationSystemStates.cpp, 210] - Link failed.
2013/07/16 21:45:44:085 [006632] TRACE [Prb.cpp, 493] - Reading FPGA, Address=0x1004
2013/07/16 21:45:44:086 [006632] TRACE [Prb.cpp, 1035] - ReadFPGAPacket(0x1004):01 00 0C C5 82 00 02 10 04 C8 CA 0D 
2013/07/16 21:45:44:086 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C CA 06 C5 00 01 00 FF 37 0D 
2013/07/16 21:45:44:087 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C CA 06 C5 00 01 00 FF 37 0D 
2013/07/16 21:45:44:088 [006632] DEBUG [Prb.cpp, 512] - Read FPGA completed, Address=0x1004, Data=0x00
2013/07/16 21:45:44:088 [006632] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x1004, Data=0x00
2013/07/16 21:45:44:089 [006632] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x1004, 0x00):01 00 0D C6 81 00 03 10 04 00 47 86 0D 
2013/07/16 21:45:44:089 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B CB 06 C6 00 00 1E 3A 0D 
2013/07/16 21:45:44:090 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B CB 06 C6 00 00 1E 3A 0D 
2013/07/16 21:45:44:090 [006632] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x1004, Data=0x00
2013/07/16 21:45:44:091 [004200] INFO [CrossTalkDetectorStates.cpp, 98] - LinkTimeout = 4523 ms
2013/07/16 21:45:44:091 [004200] INFO [CrossTalkDetector.cpp, 68] - CrossTalkDetector state changing from IdleState to LinkingState
2013/07/16 21:45:44:092 [004200] INFO [CommunicationSystemStates.cpp, 147] - Link requested. Id: 0x801c0094. Preamble Burst Duration: 2 seconds. Preamble Burst Data Rate: 0.
2013/07/16 21:45:44:092 [004200] DEBUG [ComSysDiagnostics.cpp, 95] - Resetting FPGA Frame Error Counter
2013/07/16 21:45:44:093 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x301C, Data=0x00
2013/07/16 21:45:44:094 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x301C, 0x00):01 00 0D C7 81 00 03 30 1C 00 14 16 0D 
2013/07/16 21:45:44:094 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B CC 06 C7 00 00 1F 46 0D 
2013/07/16 21:45:44:095 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B CC 06 C7 00 00 1F 46 0D 
2013/07/16 21:45:44:095 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x301C, Data=0x00
2013/07/16 21:45:44:096 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x2000, Data=0x80
2013/07/16 21:45:44:096 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x2000, 0x80):01 00 0D C8 81 00 03 20 00 80 D1 A5 0D 
2013/07/16 21:45:44:096 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B CD 06 C8 00 00 9F F1 0D 
2013/07/16 21:45:44:097 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B CD 06 C8 00 00 9F F1 0D 
2013/07/16 21:45:44:098 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x2000, Data=0x80
2013/07/16 21:45:44:098 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x2002, Data=0x1C
2013/07/16 21:45:44:099 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x2002, 0x1C):01 00 0D C9 81 00 03 20 02 1C DF FD 0D 
2013/07/16 21:45:44:099 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B CE 06 C9 00 00 1F 6E 0D 
2013/07/16 21:45:44:100 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B CE 06 C9 00 00 1F 6E 0D 
2013/07/16 21:45:44:100 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x2002, Data=0x1C
2013/07/16 21:45:44:101 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x2004, Data=0x00
2013/07/16 21:45:44:101 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x2004, 0x00):01 00 0D CA 81 00 03 20 04 00 48 86 0D 
2013/07/16 21:45:44:101 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B CF 06 CA 00 00 9F 29 0D 
2013/07/16 21:45:44:102 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B CF 06 CA 00 00 9F 29 0D 
2013/07/16 21:45:44:103 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x2004, Data=0x00
2013/07/16 21:45:44:103 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x2006, Data=0x94
2013/07/16 21:45:44:104 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x2006, 0x94):01 00 0D CB 81 00 03 20 06 94 C6 ED 0D 
2013/07/16 21:45:44:104 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B D0 06 CB 00 00 9A 15 0D 
2013/07/16 21:45:44:105 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B D0 06 CB 00 00 9A 15 0D 
2013/07/16 21:45:44:105 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x2006, Data=0x94
2013/07/16 21:45:44:106 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x1002, Data=0x02
2013/07/16 21:45:44:106 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x1002, 0x02):01 00 0D CC 81 00 03 10 02 02 D9 29 0D 
2013/07/16 21:45:44:106 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B D1 06 CC 00 00 9A 01 0D 
2013/07/16 21:45:44:107 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B D1 06 CC 00 00 9A 01 0D 
2013/07/16 21:45:44:108 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x1002, Data=0x02
2013/07/16 21:45:44:108 [004200] TRACE [Prb.cpp, 493] - Reading FPGA, Address=0x1004
2013/07/16 21:45:44:109 [004200] TRACE [Prb.cpp, 1035] - ReadFPGAPacket(0x1004):01 00 0C CD 82 00 02 10 04 88 C3 0D 
2013/07/16 21:45:44:109 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C D2 06 CD 00 01 00 1F 2F 0D 
2013/07/16 21:45:44:110 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C D2 06 CD 00 01 00 1F 2F 0D 
2013/07/16 21:45:44:110 [004200] DEBUG [Prb.cpp, 512] - Read FPGA completed, Address=0x1004, Data=0x00
2013/07/16 21:45:44:111 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x1004, Data=0x00
2013/07/16 21:45:44:111 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x1004, 0x00):01 00 0D CE 81 00 03 10 04 00 CF 05 0D 
2013/07/16 21:45:44:111 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B D3 06 CE 00 00 9A D9 0D 
2013/07/16 21:45:44:112 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B D3 06 CE 00 00 9A D9 0D 
2013/07/16 21:45:44:113 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x1004, Data=0x00
2013/07/16 21:45:44:113 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x1008, Data=0x04
2013/07/16 21:45:44:114 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x1008, 0x04):01 00 0D CF 81 00 03 10 08 04 E6 0D 0D 
2013/07/16 21:45:44:114 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B D4 06 CF 00 00 9B A5 0D 
2013/07/16 21:45:44:115 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B D4 06 CF 00 00 9B A5 0D 
2013/07/16 21:45:44:115 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x1008, Data=0x04
2013/07/16 21:45:48:255 [007020] INFO [CrossTalkDetector.cpp, 68] - CrossTalkDetector state changing from LinkingState to IdleState
2013/07/16 21:45:48:255 [007020] INFO [CommunicationSystemStates.cpp, 210] - Link failed.
2013/07/16 21:45:48:261 [006632] TRACE [Prb.cpp, 493] - Reading FPGA, Address=0x1004
2013/07/16 21:45:48:262 [006632] TRACE [Prb.cpp, 1035] - ReadFPGAPacket(0x1004):01 00 0C D0 82 00 02 10 04 50 DD 0D 
2013/07/16 21:45:48:262 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C D6 06 D0 00 01 00 DB 2C 0D 
2013/07/16 21:45:48:263 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C D6 06 D0 00 01 00 DB 2C 0D 
2013/07/16 21:45:48:263 [006632] DEBUG [Prb.cpp, 512] - Read FPGA completed, Address=0x1004, Data=0x00
2013/07/16 21:45:48:264 [006632] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x1004, Data=0x00
2013/07/16 21:45:48:265 [006632] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x1004, 0x00):01 00 0D D1 81 00 03 10 04 00 51 F6 0D 
2013/07/16 21:45:48:265 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B D7 06 D1 00 00 9A B5 0D 
2013/07/16 21:45:48:266 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B D7 06 D1 00 00 9A B5 0D 
2013/07/16 21:45:48:266 [006632] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x1004, Data=0x00
2013/07/16 21:45:48:267 [004200] INFO [CrossTalkDetectorStates.cpp, 98] - LinkTimeout = 4523 ms
2013/07/16 21:45:48:268 [004200] INFO [CrossTalkDetector.cpp, 68] - CrossTalkDetector state changing from IdleState to LinkingState
2013/07/16 21:45:48:268 [004200] INFO [CommunicationSystemStates.cpp, 147] - Link requested. Id: 0x801c0094. Preamble Burst Duration: 2 seconds. Preamble Burst Data Rate: 0.
2013/07/16 21:45:48:269 [004200] DEBUG [ComSysDiagnostics.cpp, 95] - Resetting FPGA Frame Error Counter
2013/07/16 21:45:48:269 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x301C, Data=0x00
2013/07/16 21:45:48:270 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x301C, 0x00):01 00 0D D2 81 00 03 30 1C 00 80 45 0D 
2013/07/16 21:45:48:270 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B D8 06 D2 00 00 98 21 0D 
2013/07/16 21:45:48:271 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B D8 06 D2 00 00 98 21 0D 
2013/07/16 21:45:48:272 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x301C, Data=0x00
2013/07/16 21:45:48:272 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x2000, Data=0x80
2013/07/16 21:45:48:273 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B D9 06 D3 00 00 98 4D 0D 
2013/07/16 21:45:48:273 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x2000, 0x80):01 00 0D D3 81 00 03 20 00 80 CB 15 0D 
2013/07/16 21:45:48:273 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B D9 06 D3 00 00 98 4D 0D 
2013/07/16 21:45:48:274 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x2000, Data=0x80
2013/07/16 21:45:48:275 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x2002, Data=0x1C
2013/07/16 21:45:48:276 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x2002, 0x1C):01 00 0D D4 81 00 03 20 02 1C C3 2D 0D 
2013/07/16 21:45:48:276 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B DA 06 D4 00 00 18 AA 0D 
2013/07/16 21:45:48:277 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B DA 06 D4 00 00 18 AA 0D 
2013/07/16 21:45:48:277 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x2002, Data=0x1C
2013/07/16 21:45:48:277 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x2004, Data=0x00
2013/07/16 21:45:48:278 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x2004, 0x00):01 00 0D D5 81 00 03 20 04 00 D6 75 0D 
2013/07/16 21:45:48:278 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B DB 06 D5 00 00 18 C6 0D 
2013/07/16 21:45:48:279 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B DB 06 D5 00 00 18 C6 0D 
2013/07/16 21:45:48:279 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x2004, Data=0x00
2013/07/16 21:45:48:280 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x2006, Data=0x94
2013/07/16 21:45:48:281 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x2006, 0x94):01 00 0D D6 81 00 03 20 06 94 DA 3D 0D 
2013/07/16 21:45:48:281 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B DC 06 D6 00 00 99 91 0D 
2013/07/16 21:45:48:282 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B DC 06 D6 00 00 99 91 0D 
2013/07/16 21:45:48:282 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x2006, Data=0x94
2013/07/16 21:45:48:282 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x1002, Data=0x02
2013/07/16 21:45:48:283 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x1002, 0x02):01 00 0D D7 81 00 03 10 02 02 C3 99 0D 
2013/07/16 21:45:48:283 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B DD 06 D7 00 00 99 FD 0D 
2013/07/16 21:45:48:284 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B DD 06 D7 00 00 99 FD 0D 
2013/07/16 21:45:48:284 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x1002, Data=0x02
2013/07/16 21:45:48:285 [004200] TRACE [Prb.cpp, 493] - Reading FPGA, Address=0x1004
2013/07/16 21:45:48:286 [004200] TRACE [Prb.cpp, 1035] - ReadFPGAPacket(0x1004):01 00 0C D8 82 00 02 10 04 10 D4 0D 
2013/07/16 21:45:48:286 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C DE 06 D8 00 01 00 BB 26 0D 
2013/07/16 21:45:48:287 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C DE 06 D8 00 01 00 BB 26 0D 
2013/07/16 21:45:48:287 [004200] DEBUG [Prb.cpp, 512] - Read FPGA completed, Address=0x1004, Data=0x00
2013/07/16 21:45:48:287 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x1004, Data=0x00
2013/07/16 21:45:48:288 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x1004, 0x00):01 00 0D D9 81 00 03 10 04 00 D9 75 0D 
2013/07/16 21:45:48:288 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B DF 06 D9 00 00 99 D5 0D 
2013/07/16 21:45:48:289 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B DF 06 D9 00 00 99 D5 0D 
2013/07/16 21:45:48:289 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x1004, Data=0x00
2013/07/16 21:45:48:290 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x1008, Data=0x04
2013/07/16 21:45:48:290 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x1008, 0x04):01 00 0D DA 81 00 03 10 08 04 72 5E 0D 
2013/07/16 21:45:48:290 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B E0 06 DA 00 00 93 C1 0D 
2013/07/16 21:45:48:291 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B E0 06 DA 00 00 93 C1 0D 
2013/07/16 21:45:48:292 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x1008, Data=0x04
2013/07/16 21:45:52:427 [007020] INFO [CrossTalkDetector.cpp, 68] - CrossTalkDetector state changing from LinkingState to IdleState
2013/07/16 21:45:52:427 [007020] INFO [CommunicationSystemStates.cpp, 210] - Link failed.
2013/07/16 21:45:52:428 [006632] TRACE [Prb.cpp, 493] - Reading FPGA, Address=0x1004
2013/07/16 21:45:52:428 [006632] TRACE [Prb.cpp, 1035] - ReadFPGAPacket(0x1004):01 00 0C DB 82 00 02 10 04 98 D4 0D 
2013/07/16 21:45:52:428 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C E2 06 DB 00 01 00 27 1A 0D 
2013/07/16 21:45:52:429 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C E2 06 DB 00 01 00 27 1A 0D 
2013/07/16 21:45:52:430 [006632] DEBUG [Prb.cpp, 512] - Read FPGA completed, Address=0x1004, Data=0x00
2013/07/16 21:45:52:430 [006632] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x1004, Data=0x00
2013/07/16 21:45:52:431 [006632] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x1004, 0x00):01 00 0D DC 81 00 03 10 04 00 DC 25 0D 
2013/07/16 21:45:52:431 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B E3 06 DC 00 00 93 31 0D 
2013/07/16 21:45:52:432 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B E3 06 DC 00 00 93 31 0D 
2013/07/16 21:45:52:432 [006632] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x1004, Data=0x00
2013/07/16 21:45:52:433 [004200] INFO [CrossTalkDetectorStates.cpp, 98] - LinkTimeout = 4523 ms
2013/07/16 21:45:52:433 [004200] INFO [CrossTalkDetector.cpp, 68] - CrossTalkDetector state changing from IdleState to LinkingState
2013/07/16 21:45:52:434 [004200] INFO [CommunicationSystemStates.cpp, 147] - Link requested. Id: 0x801c0094. Preamble Burst Duration: 2 seconds. Preamble Burst Data Rate: 0.
2013/07/16 21:45:52:434 [004200] DEBUG [ComSysDiagnostics.cpp, 95] - Resetting FPGA Frame Error Counter
2013/07/16 21:45:52:435 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x301C, Data=0x00
2013/07/16 21:45:52:435 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x301C, 0x00):01 00 0D DD 81 00 03 30 1C 00 8F B5 0D 
2013/07/16 21:45:52:436 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B E4 06 DD 00 00 92 4D 0D 
2013/07/16 21:45:52:436 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B E4 06 DD 00 00 92 4D 0D 
2013/07/16 21:45:52:437 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x301C, Data=0x00
2013/07/16 21:45:52:437 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x2000, Data=0x80
2013/07/16 21:45:52:438 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x2000, 0x80):01 00 0D DE 81 00 03 20 00 80 46 C6 0D 
2013/07/16 21:45:52:438 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B E5 06 DE 00 00 12 0A 0D 
2013/07/16 21:45:52:439 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B E5 06 DE 00 00 12 0A 0D 
2013/07/16 21:45:52:439 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x2000, Data=0x80
2013/07/16 21:45:52:440 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x2002, Data=0x1C
2013/07/16 21:45:52:441 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x2002, 0x1C):01 00 0D DF 81 00 03 20 02 1C 48 9E 0D 
2013/07/16 21:45:52:441 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B E6 06 DF 00 00 92 95 0D 
2013/07/16 21:45:52:442 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B E6 06 DF 00 00 92 95 0D 
2013/07/16 21:45:52:442 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x2002, Data=0x1C
2013/07/16 21:45:52:442 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x2004, Data=0x00
2013/07/16 21:45:52:443 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x2004, 0x00):01 00 0D E0 81 00 03 20 04 00 E0 25 0D 
2013/07/16 21:45:52:443 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B E7 06 E0 00 00 11 E2 0D 
2013/07/16 21:45:52:444 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B E7 06 E0 00 00 11 E2 0D 
2013/07/16 21:45:52:444 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x2004, Data=0x00
2013/07/16 21:45:52:445 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x2006, Data=0x94
2013/07/16 21:45:52:446 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x2006, 0x94):01 00 0D E1 81 00 03 20 06 94 6E 4E 0D 
2013/07/16 21:45:52:446 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B E8 06 E1 00 00 93 5D 0D 
2013/07/16 21:45:52:446 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B E8 06 E1 00 00 93 5D 0D 
2013/07/16 21:45:52:447 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x2006, Data=0x94
2013/07/16 21:45:52:447 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x1002, Data=0x02
2013/07/16 21:45:52:448 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x1002, 0x02):01 00 0D E2 81 00 03 10 02 02 F5 C9 0D 
2013/07/16 21:45:52:448 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B E9 06 E2 00 00 13 1A 0D 
2013/07/16 21:45:52:449 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B E9 06 E2 00 00 13 1A 0D 
2013/07/16 21:45:52:449 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x1002, Data=0x02
2013/07/16 21:45:52:450 [004200] TRACE [Prb.cpp, 493] - Reading FPGA, Address=0x1004
2013/07/16 21:45:52:451 [004200] TRACE [Prb.cpp, 1035] - ReadFPGAPacket(0x1004):01 00 0C E3 82 00 02 10 04 D8 EE 0D 
2013/07/16 21:45:52:451 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C EA 06 E3 00 01 00 87 1A 0D 
2013/07/16 21:45:52:451 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C EA 06 E3 00 01 00 87 1A 0D 
2013/07/16 21:45:52:452 [004200] DEBUG [Prb.cpp, 512] - Read FPGA completed, Address=0x1004, Data=0x00
2013/07/16 21:45:52:452 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x1004, Data=0x00
2013/07/16 21:45:52:453 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x1004, 0x00):01 00 0D E4 81 00 03 10 04 00 67 A6 0D 
2013/07/16 21:45:52:453 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B EB 06 E4 00 00 93 91 0D 
2013/07/16 21:45:52:454 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B EB 06 E4 00 00 93 91 0D 
2013/07/16 21:45:52:454 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x1004, Data=0x00
2013/07/16 21:45:52:455 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x1008, Data=0x04
2013/07/16 21:45:52:456 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x1008, 0x04):01 00 0D E5 81 00 03 10 08 04 4E AE 0D 
2013/07/16 21:45:52:456 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B EC 06 E5 00 00 92 ED 0D 
2013/07/16 21:45:52:457 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B EC 06 E5 00 00 92 ED 0D 
2013/07/16 21:45:52:457 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x1008, Data=0x04
2013/07/16 21:45:56:588 [007020] INFO [CrossTalkDetector.cpp, 68] - CrossTalkDetector state changing from LinkingState to IdleState
2013/07/16 21:45:56:588 [007020] INFO [CommunicationSystemStates.cpp, 210] - Link failed.
2013/07/16 21:45:56:589 [006632] TRACE [Prb.cpp, 493] - Reading FPGA, Address=0x1004
2013/07/16 21:45:56:590 [006632] TRACE [Prb.cpp, 1035] - ReadFPGAPacket(0x1004):01 00 0C E6 82 00 02 10 04 C0 EB 0D 
2013/07/16 21:45:56:590 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C EE 06 E6 00 01 00 23 1C 0D 
2013/07/16 21:45:56:591 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C EE 06 E6 00 01 00 23 1C 0D 
2013/07/16 21:45:56:592 [006632] DEBUG [Prb.cpp, 512] - Read FPGA completed, Address=0x1004, Data=0x00
2013/07/16 21:45:56:592 [006632] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x1004, Data=0x00
2013/07/16 21:45:56:593 [006632] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x1004, 0x00):01 00 0D E7 81 00 03 10 04 00 64 96 0D 
2013/07/16 21:45:56:593 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B EF 06 E7 00 00 12 4E 0D 
2013/07/16 21:45:56:594 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B EF 06 E7 00 00 12 4E 0D 
2013/07/16 21:45:56:594 [006632] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x1004, Data=0x00
2013/07/16 21:45:56:595 [004200] INFO [CrossTalkDetectorStates.cpp, 98] - LinkTimeout = 4523 ms
2013/07/16 21:45:56:595 [004200] INFO [CrossTalkDetector.cpp, 68] - CrossTalkDetector state changing from IdleState to LinkingState
2013/07/16 21:45:56:596 [004200] INFO [CommunicationSystemStates.cpp, 147] - Link requested. Id: 0x801c0094. Preamble Burst Duration: 2 seconds. Preamble Burst Data Rate: 0.
2013/07/16 21:45:56:596 [004200] DEBUG [ComSysDiagnostics.cpp, 95] - Resetting FPGA Frame Error Counter
2013/07/16 21:45:56:597 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x301C, Data=0x00
2013/07/16 21:45:56:597 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x301C, 0x00):01 00 0D E8 81 00 03 30 1C 00 B9 E5 0D 
2013/07/16 21:45:56:597 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B F0 06 E8 00 00 97 A9 0D 
2013/07/16 21:45:56:598 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B F0 06 E8 00 00 97 A9 0D 
2013/07/16 21:45:56:599 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x301C, Data=0x00
2013/07/16 21:45:56:599 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x2000, Data=0x80
2013/07/16 21:45:56:600 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x2000, 0x80):01 00 0D E9 81 00 03 20 00 80 F2 B5 0D 
2013/07/16 21:45:56:600 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B F1 06 E9 00 00 97 C5 0D 
2013/07/16 21:45:56:601 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B F1 06 E9 00 00 97 C5 0D 
2013/07/16 21:45:56:601 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x2000, Data=0x80
2013/07/16 21:45:56:602 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x2002, Data=0x1C
2013/07/16 21:45:56:602 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x2002, 0x1C):01 00 0D EA 81 00 03 20 02 1C 7E CE 0D 
2013/07/16 21:45:56:602 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B F2 06 EA 00 00 97 71 0D 
2013/07/16 21:45:56:603 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B F2 06 EA 00 00 97 71 0D 
2013/07/16 21:45:56:604 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x2002, Data=0x1C
2013/07/16 21:45:56:604 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x2004, Data=0x00
2013/07/16 21:45:56:605 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x2004, 0x00):01 00 0D EB 81 00 03 20 04 00 6B 96 0D 
2013/07/16 21:45:56:605 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B F3 06 EB 00 00 97 1D 0D 
2013/07/16 21:45:56:606 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B F3 06 EB 00 00 97 1D 0D 
2013/07/16 21:45:56:606 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x2004, Data=0x00
2013/07/16 21:45:56:607 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x2006, Data=0x94
2013/07/16 21:45:56:607 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x2006, 0x94):01 00 0D EC 81 00 03 20 06 94 E3 9D 0D 
2013/07/16 21:45:56:607 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B F4 06 EC 00 00 96 19 0D 
2013/07/16 21:45:56:608 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B F4 06 EC 00 00 96 19 0D 
2013/07/16 21:45:56:609 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x2006, Data=0x94
2013/07/16 21:45:56:609 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x1002, Data=0x02
2013/07/16 21:45:56:610 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x1002, 0x02):01 00 0D ED 81 00 03 10 02 02 FA 39 0D 
2013/07/16 21:45:56:610 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B F5 06 ED 00 00 96 75 0D 
2013/07/16 21:45:56:611 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B F5 06 ED 00 00 96 75 0D 
2013/07/16 21:45:56:611 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x1002, Data=0x02
2013/07/16 21:45:56:612 [004200] TRACE [Prb.cpp, 493] - Reading FPGA, Address=0x1004
2013/07/16 21:45:56:612 [004200] TRACE [Prb.cpp, 1035] - ReadFPGAPacket(0x1004):01 00 0C EE 82 00 02 10 04 80 E2 0D 
2013/07/16 21:45:56:612 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C F6 06 EE 00 01 00 C3 04 0D 
2013/07/16 21:45:56:613 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C F6 06 EE 00 01 00 C3 04 0D 
2013/07/16 21:45:56:614 [004200] DEBUG [Prb.cpp, 512] - Read FPGA completed, Address=0x1004, Data=0x00
2013/07/16 21:45:56:614 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x1004, Data=0x00
2013/07/16 21:45:56:615 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x1004, 0x00):01 00 0D EF 81 00 03 10 04 00 EC 15 0D 
2013/07/16 21:45:56:615 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B F7 06 EF 00 00 96 AD 0D 
2013/07/16 21:45:56:616 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B F7 06 EF 00 00 96 AD 0D 
2013/07/16 21:45:56:616 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x1004, Data=0x00
2013/07/16 21:45:56:617 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x1008, Data=0x04
2013/07/16 21:45:56:617 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x1008, 0x04):01 00 0D F0 81 00 03 10 08 04 DA FD 0D 
2013/07/16 21:45:56:617 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B F8 06 F0 00 00 15 8A 0D 
2013/07/16 21:45:56:618 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B F8 06 F0 00 00 15 8A 0D 
2013/07/16 21:45:56:619 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x1008, Data=0x04
2013/07/16 21:46:00:759 [007020] INFO [CrossTalkDetector.cpp, 68] - CrossTalkDetector state changing from LinkingState to IdleState
2013/07/16 21:46:00:759 [007020] INFO [CommunicationSystemStates.cpp, 210] - Link failed.
2013/07/16 21:46:00:760 [006632] TRACE [Prb.cpp, 493] - Reading FPGA, Address=0x1004
2013/07/16 21:46:00:761 [006632] TRACE [Prb.cpp, 1035] - ReadFPGAPacket(0x1004):01 00 0C F1 82 00 02 10 04 28 FF 0D 
2013/07/16 21:46:00:761 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C FA 06 F1 00 01 00 EF 0D 0D 
2013/07/16 21:46:00:762 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C FA 06 F1 00 01 00 EF 0D 0D 
2013/07/16 21:46:00:762 [006632] DEBUG [Prb.cpp, 512] - Read FPGA completed, Address=0x1004, Data=0x00
2013/07/16 21:46:00:763 [006632] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x1004, Data=0x00
2013/07/16 21:46:00:764 [006632] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x1004, 0x00):01 00 0D F2 81 00 03 10 04 00 F0 C5 0D 
2013/07/16 21:46:00:764 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B FB 06 F2 00 00 95 29 0D 
2013/07/16 21:46:00:765 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B FB 06 F2 00 00 95 29 0D 
2013/07/16 21:46:00:765 [006632] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x1004, Data=0x00
2013/07/16 21:46:00:766 [004200] INFO [CrossTalkDetectorStates.cpp, 98] - LinkTimeout = 4523 ms
2013/07/16 21:46:00:766 [004200] INFO [CrossTalkDetector.cpp, 68] - CrossTalkDetector state changing from IdleState to LinkingState
2013/07/16 21:46:00:767 [004200] INFO [CommunicationSystemStates.cpp, 147] - Link requested. Id: 0x801c0094. Preamble Burst Duration: 2 seconds. Preamble Burst Data Rate: 0.
2013/07/16 21:46:00:767 [004200] DEBUG [ComSysDiagnostics.cpp, 95] - Resetting FPGA Frame Error Counter
2013/07/16 21:46:00:768 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x301C, Data=0x00
2013/07/16 21:46:00:769 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x301C, 0x00):01 00 0D F3 81 00 03 30 1C 00 A3 55 0D 
2013/07/16 21:46:00:769 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B FC 06 F3 00 00 94 55 0D 
2013/07/16 21:46:00:770 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B FC 06 F3 00 00 94 55 0D 
2013/07/16 21:46:00:770 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x301C, Data=0x00
2013/07/16 21:46:00:771 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x2000, Data=0x80
2013/07/16 21:46:00:771 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x2000, 0x80):01 00 0D F4 81 00 03 20 00 80 EE 65 0D 
2013/07/16 21:46:00:771 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B FD 06 F4 00 00 94 41 0D 
2013/07/16 21:46:00:772 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B FD 06 F4 00 00 94 41 0D 
2013/07/16 21:46:00:773 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x2000, Data=0x80
2013/07/16 21:46:00:773 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x2002, Data=0x1C
2013/07/16 21:46:00:774 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x2002, 0x1C):01 00 0D F5 81 00 03 20 02 1C E0 3D 0D 
2013/07/16 21:46:00:774 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B FE 06 F5 00 00 14 DE 0D 
2013/07/16 21:46:00:775 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B FE 06 F5 00 00 14 DE 0D 
2013/07/16 21:46:00:775 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x2002, Data=0x1C
2013/07/16 21:46:00:776 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x2004, Data=0x00
2013/07/16 21:46:00:777 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x2004, 0x00):01 00 0D F6 81 00 03 20 04 00 77 46 0D 
2013/07/16 21:46:00:777 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B FF 06 F6 00 00 94 99 0D 
2013/07/16 21:46:00:777 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B FF 06 F6 00 00 94 99 0D 
2013/07/16 21:46:00:778 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x2004, Data=0x00
2013/07/16 21:46:00:778 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x2006, Data=0x94
2013/07/16 21:46:00:779 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x2006, 0x94):01 00 0D F7 81 00 03 20 06 94 F9 2D 0D 
2013/07/16 21:46:00:779 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 00 06 F7 00 00 3C A6 0D 
2013/07/16 21:46:00:780 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 00 06 F7 00 00 3C A6 0D 
2013/07/16 21:46:00:780 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x2006, Data=0x94
2013/07/16 21:46:00:781 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x1002, Data=0x02
2013/07/16 21:46:00:782 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x1002, 0x02):01 00 0D F8 81 00 03 10 02 02 6E 6A 0D 
2013/07/16 21:46:00:782 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 01 06 F8 00 00 BC 11 0D 
2013/07/16 21:46:00:782 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 01 06 F8 00 00 BC 11 0D 
2013/07/16 21:46:00:783 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x1002, Data=0x02
2013/07/16 21:46:00:783 [004200] TRACE [Prb.cpp, 493] - Reading FPGA, Address=0x1004
2013/07/16 21:46:00:784 [004200] TRACE [Prb.cpp, 1035] - ReadFPGAPacket(0x1004):01 00 0C F9 82 00 02 10 04 68 F6 0D 
2013/07/16 21:46:00:784 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C 02 06 F9 00 01 00 8F F8 0D 
2013/07/16 21:46:00:785 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C 02 06 F9 00 01 00 8F F8 0D 
2013/07/16 21:46:00:785 [004200] DEBUG [Prb.cpp, 512] - Read FPGA completed, Address=0x1004, Data=0x00
2013/07/16 21:46:00:786 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x1004, Data=0x00
2013/07/16 21:46:00:787 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x1004, 0x00):01 00 0D FA 81 00 03 10 04 00 78 46 0D 
2013/07/16 21:46:00:787 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 03 06 FA 00 00 BC C9 0D 
2013/07/16 21:46:00:788 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 03 06 FA 00 00 BC C9 0D 
2013/07/16 21:46:00:788 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x1004, Data=0x00
2013/07/16 21:46:00:789 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x1008, Data=0x04
2013/07/16 21:46:00:789 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x1008, 0x04):01 00 0D FB 81 00 03 10 08 04 51 4E 0D 
2013/07/16 21:46:00:789 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 04 06 FB 00 00 BD B5 0D 
2013/07/16 21:46:00:790 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 04 06 FB 00 00 BD B5 0D 
2013/07/16 21:46:00:791 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x1008, Data=0x04
2013/07/16 21:46:04:926 [007020] INFO [CrossTalkDetector.cpp, 68] - CrossTalkDetector state changing from LinkingState to IdleState
2013/07/16 21:46:04:926 [007020] INFO [CommunicationSystemStates.cpp, 210] - Link failed.
2013/07/16 21:46:04:928 [006632] TRACE [Prb.cpp, 493] - Reading FPGA, Address=0x1004
2013/07/16 21:46:04:928 [006632] TRACE [Prb.cpp, 1035] - ReadFPGAPacket(0x1004):01 00 0C FC 82 00 02 10 04 70 F3 0D 
2013/07/16 21:46:04:928 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C 06 06 FC 00 01 00 2B FE 0D 
2013/07/16 21:46:04:929 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C 06 06 FC 00 01 00 2B FE 0D 
2013/07/16 21:46:04:930 [006632] DEBUG [Prb.cpp, 512] - Read FPGA completed, Address=0x1004, Data=0x00
2013/07/16 21:46:04:930 [006632] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x1004, Data=0x00
2013/07/16 21:46:04:931 [006632] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x1004, 0x00):01 00 0D FD 81 00 03 10 04 00 FF 35 0D 
2013/07/16 21:46:04:931 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 07 06 FD 00 00 BD 45 0D 
2013/07/16 21:46:04:932 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 07 06 FD 00 00 BD 45 0D 
2013/07/16 21:46:04:932 [006632] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x1004, Data=0x00
2013/07/16 21:46:04:933 [004200] INFO [CrossTalkDetectorStates.cpp, 98] - LinkTimeout = 4523 ms
2013/07/16 21:46:04:933 [004200] INFO [CrossTalkDetector.cpp, 68] - CrossTalkDetector state changing from IdleState to LinkingState
2013/07/16 21:46:04:934 [004200] INFO [CommunicationSystemStates.cpp, 147] - Link requested. Id: 0x801c0094. Preamble Burst Duration: 2 seconds. Preamble Burst Data Rate: 0.
2013/07/16 21:46:04:934 [004200] DEBUG [ComSysDiagnostics.cpp, 95] - Resetting FPGA Frame Error Counter
2013/07/16 21:46:04:935 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x301C, Data=0x00
2013/07/16 21:46:04:936 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x301C, 0x00):01 00 0D FE 81 00 03 30 1C 00 2E 86 0D 
2013/07/16 21:46:04:936 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 08 06 FE 00 00 BF D1 0D 
2013/07/16 21:46:04:937 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 08 06 FE 00 00 BF D1 0D 
2013/07/16 21:46:04:937 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x301C, Data=0x00
2013/07/16 21:46:04:938 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x2000, Data=0x80
2013/07/16 21:46:04:938 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x2000, 0x80):01 00 0D FF 81 00 03 20 00 80 65 D6 0D 
2013/07/16 21:46:04:938 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 09 06 FF 00 00 BF BD 0D 
2013/07/16 21:46:04:939 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 09 06 FF 00 00 BF BD 0D 
2013/07/16 21:46:04:940 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x2000, Data=0x80
2013/07/16 21:46:04:940 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x2002, Data=0x1C
2013/07/16 21:46:04:941 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x2002, 0x1C):01 00 0D 00 81 00 03 20 02 1C 1A 6D 0D 
2013/07/16 21:46:04:941 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 0A 06 00 00 00 B3 39 0D 
2013/07/16 21:46:04:942 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 0A 06 00 00 00 B3 39 0D 
2013/07/16 21:46:04:942 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x2002, Data=0x1C
2013/07/16 21:46:04:943 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x2004, Data=0x00
2013/07/16 21:46:04:943 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x2004, 0x00):01 00 0D 01 81 00 03 20 04 00 0F 35 0D 
2013/07/16 21:46:04:943 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 0B 06 01 00 00 B3 55 0D 
2013/07/16 21:46:04:944 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 0B 06 01 00 00 B3 55 0D 
2013/07/16 21:46:04:945 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x2004, Data=0x00
2013/07/16 21:46:04:945 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x2006, Data=0x94
2013/07/16 21:46:04:946 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x2006, 0x94):01 00 0D 02 81 00 03 20 06 94 03 7D 0D 
2013/07/16 21:46:04:946 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 0C 06 02 00 00 32 02 0D 
2013/07/16 21:46:04:947 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 0C 06 02 00 00 32 02 0D 
2013/07/16 21:46:04:947 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x2006, Data=0x94
2013/07/16 21:46:04:948 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x1002, Data=0x02
2013/07/16 21:46:04:948 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x1002, 0x02):01 00 0D 03 81 00 03 10 02 02 1A D9 0D 
2013/07/16 21:46:04:948 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 0D 06 03 00 00 32 6E 0D 
2013/07/16 21:46:04:949 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 0D 06 03 00 00 32 6E 0D 
2013/07/16 21:46:04:950 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x1002, Data=0x02
2013/07/16 21:46:04:950 [004200] TRACE [Prb.cpp, 493] - Reading FPGA, Address=0x1004
2013/07/16 21:46:04:951 [004200] TRACE [Prb.cpp, 1035] - ReadFPGAPacket(0x1004):01 00 0C 04 82 00 02 10 04 30 05 0D 
2013/07/16 21:46:04:951 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C 0E 06 04 00 01 00 8B DC 0D 
2013/07/16 21:46:04:953 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C 0E 06 04 00 01 00 8B DC 0D 
2013/07/16 21:46:04:953 [004200] DEBUG [Prb.cpp, 512] - Read FPGA completed, Address=0x1004, Data=0x00
2013/07/16 21:46:04:954 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x1004, Data=0x00
2013/07/16 21:46:04:954 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x1004, 0x00):01 00 0D 05 81 00 03 10 04 00 88 B6 0D 
2013/07/16 21:46:04:954 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 0F 06 05 00 00 B2 E5 0D 
2013/07/16 21:46:04:955 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 0F 06 05 00 00 B2 E5 0D 
2013/07/16 21:46:04:956 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x1004, Data=0x00
2013/07/16 21:46:04:956 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x1008, Data=0x04
2013/07/16 21:46:04:957 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x1008, 0x04):01 00 0D 06 81 00 03 10 08 04 23 9D 0D 
2013/07/16 21:46:04:957 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 10 06 06 00 00 37 F2 0D 
2013/07/16 21:46:04:958 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 10 06 06 00 00 37 F2 0D 
2013/07/16 21:46:04:958 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x1008, Data=0x04
2013/07/16 21:46:09:092 [007020] INFO [CrossTalkDetector.cpp, 68] - CrossTalkDetector state changing from LinkingState to IdleState
2013/07/16 21:46:09:092 [007020] INFO [CommunicationSystemStates.cpp, 210] - Link failed.
2013/07/16 21:46:09:093 [006632] TRACE [Prb.cpp, 493] - Reading FPGA, Address=0x1004
2013/07/16 21:46:09:094 [006632] TRACE [Prb.cpp, 1035] - ReadFPGAPacket(0x1004):01 00 0C 07 82 00 02 10 04 B8 05 0D 
2013/07/16 21:46:09:094 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C 12 06 07 00 01 00 97 C1 0D 
2013/07/16 21:46:09:095 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C 12 06 07 00 01 00 97 C1 0D 
2013/07/16 21:46:09:095 [006632] DEBUG [Prb.cpp, 512] - Read FPGA completed, Address=0x1004, Data=0x00
2013/07/16 21:46:09:096 [006632] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x1004, Data=0x00
2013/07/16 21:46:09:097 [006632] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x1004, 0x00):01 00 0D 08 81 00 03 10 04 00 05 65 0D 
2013/07/16 21:46:09:097 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 13 06 08 00 00 B7 A1 0D 
2013/07/16 21:46:09:098 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 13 06 08 00 00 B7 A1 0D 
2013/07/16 21:46:09:098 [006632] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x1004, Data=0x00
2013/07/16 21:46:09:099 [004200] INFO [CrossTalkDetectorStates.cpp, 98] - LinkTimeout = 4523 ms
2013/07/16 21:46:09:099 [004200] INFO [CrossTalkDetector.cpp, 68] - CrossTalkDetector state changing from IdleState to LinkingState
2013/07/16 21:46:09:100 [004200] INFO [CommunicationSystemStates.cpp, 147] - Link requested. Id: 0x801c0094. Preamble Burst Duration: 2 seconds. Preamble Burst Data Rate: 0.
2013/07/16 21:46:09:100 [004200] DEBUG [ComSysDiagnostics.cpp, 95] - Resetting FPGA Frame Error Counter
2013/07/16 21:46:09:101 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x301C, Data=0x00
2013/07/16 21:46:09:101 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x301C, 0x00):01 00 0D 09 81 00 03 30 1C 00 56 F5 0D 
2013/07/16 21:46:09:101 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 14 06 09 00 00 B6 DD 0D 
2013/07/16 21:46:09:102 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 14 06 09 00 00 B6 DD 0D 
2013/07/16 21:46:09:103 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x301C, Data=0x00
2013/07/16 21:46:09:103 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x2000, Data=0x80
2013/07/16 21:46:09:104 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x2000, 0x80):01 00 0D 0A 81 00 03 20 00 80 9F 86 0D 
2013/07/16 21:46:09:104 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 15 06 0A 00 00 36 9A 0D 
2013/07/16 21:46:09:105 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 15 06 0A 00 00 36 9A 0D 
2013/07/16 21:46:09:105 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x2000, Data=0x80
2013/07/16 21:46:09:106 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x2002, Data=0x1C
2013/07/16 21:46:09:107 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x2002, 0x1C):01 00 0D 0B 81 00 03 20 02 1C 91 DE 0D 
2013/07/16 21:46:09:107 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 16 06 0B 00 00 B6 05 0D 
2013/07/16 21:46:09:107 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 16 06 0B 00 00 B6 05 0D 
2013/07/16 21:46:09:108 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x2002, Data=0x1C
2013/07/16 21:46:09:108 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x2004, Data=0x00
2013/07/16 21:46:09:109 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x2004, 0x00):01 00 0D 0C 81 00 03 20 04 00 82 E6 0D 
2013/07/16 21:46:09:109 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 17 06 0C 00 00 B6 11 0D 
2013/07/16 21:46:09:110 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 17 06 0C 00 00 B6 11 0D 
2013/07/16 21:46:09:110 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x2004, Data=0x00
2013/07/16 21:46:09:111 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x2006, Data=0x94
2013/07/16 21:46:09:112 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x2006, 0x94):01 00 0D 0D 81 00 03 20 06 94 0C 8D 0D 
2013/07/16 21:46:09:112 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 18 06 0D 00 00 34 AE 0D 
2013/07/16 21:46:09:113 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 18 06 0D 00 00 34 AE 0D 
2013/07/16 21:46:09:113 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x2006, Data=0x94
2013/07/16 21:46:09:114 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x1002, Data=0x02
2013/07/16 21:46:09:114 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x1002, 0x02):01 00 0D 0E 81 00 03 10 02 02 97 0A 0D 
2013/07/16 21:46:09:114 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 19 06 0E 00 00 B4 E9 0D 
2013/07/16 21:46:09:115 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 19 06 0E 00 00 B4 E9 0D 
2013/07/16 21:46:09:116 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x1002, Data=0x02
2013/07/16 21:46:09:116 [004200] TRACE [Prb.cpp, 493] - Reading FPGA, Address=0x1004
2013/07/16 21:46:09:117 [004200] TRACE [Prb.cpp, 1035] - ReadFPGAPacket(0x1004):01 00 0C 0F 82 00 02 10 04 F8 0C 0D 
2013/07/16 21:46:09:117 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C 1A 06 0F 00 01 00 F7 CB 0D 
2013/07/16 21:46:09:118 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C 1A 06 0F 00 01 00 F7 CB 0D 
2013/07/16 21:46:09:118 [004200] DEBUG [Prb.cpp, 512] - Read FPGA completed, Address=0x1004, Data=0x00
2013/07/16 21:46:09:119 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x1004, Data=0x00
2013/07/16 21:46:09:119 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x1004, 0x00):01 00 0D 10 81 00 03 10 04 00 1C E5 0D 
2013/07/16 21:46:09:119 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 1B 06 10 00 00 35 82 0D 
2013/07/16 21:46:09:120 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 1B 06 10 00 00 35 82 0D 
2013/07/16 21:46:09:121 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x1004, Data=0x00
2013/07/16 21:46:09:121 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x1008, Data=0x04
2013/07/16 21:46:09:122 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x1008, 0x04):01 00 0D 11 81 00 03 10 08 04 35 ED 0D 
2013/07/16 21:46:09:122 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 1C 06 11 00 00 34 FE 0D 
2013/07/16 21:46:09:123 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 1C 06 11 00 00 34 FE 0D 
2013/07/16 21:46:09:123 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x1008, Data=0x04
2013/07/16 21:46:13:264 [007020] INFO [CrossTalkDetector.cpp, 68] - CrossTalkDetector state changing from LinkingState to IdleState
2013/07/16 21:46:13:264 [007020] INFO [CommunicationSystemStates.cpp, 210] - Link failed.
2013/07/16 21:46:13:265 [006632] TRACE [Prb.cpp, 493] - Reading FPGA, Address=0x1004
2013/07/16 21:46:13:266 [006632] TRACE [Prb.cpp, 1035] - ReadFPGAPacket(0x1004):01 00 0C 12 82 00 02 10 04 20 12 0D 
2013/07/16 21:46:13:266 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C 1E 06 12 00 01 00 33 C8 0D 
2013/07/16 21:46:13:267 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C 1E 06 12 00 01 00 33 C8 0D 
2013/07/16 21:46:13:268 [006632] DEBUG [Prb.cpp, 512] - Read FPGA completed, Address=0x1004, Data=0x00
2013/07/16 21:46:13:268 [006632] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x1004, Data=0x00
2013/07/16 21:46:13:269 [006632] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x1004, 0x00):01 00 0D 13 81 00 03 10 04 00 1F D5 0D 
2013/07/16 21:46:13:269 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 1F 06 13 00 00 B4 5D 0D 
2013/07/16 21:46:13:270 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 1F 06 13 00 00 B4 5D 0D 
2013/07/16 21:46:13:271 [006632] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x1004, Data=0x00
2013/07/16 21:46:13:271 [004200] INFO [CrossTalkDetectorStates.cpp, 98] - LinkTimeout = 4523 ms
2013/07/16 21:46:13:272 [004200] INFO [CrossTalkDetector.cpp, 68] - CrossTalkDetector state changing from IdleState to LinkingState
2013/07/16 21:46:13:272 [004200] INFO [CommunicationSystemStates.cpp, 147] - Link requested. Id: 0x801c0094. Preamble Burst Duration: 2 seconds. Preamble Burst Data Rate: 0.
2013/07/16 21:46:13:273 [004200] DEBUG [ComSysDiagnostics.cpp, 95] - Resetting FPGA Frame Error Counter
2013/07/16 21:46:13:273 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x301C, Data=0x00
2013/07/16 21:46:13:274 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x301C, 0x00):01 00 0D 14 81 00 03 30 1C 00 4A 25 0D 
2013/07/16 21:46:13:274 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 20 06 14 00 00 3E 1A 0D 
2013/07/16 21:46:13:275 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 20 06 14 00 00 3E 1A 0D 
2013/07/16 21:46:13:276 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x301C, Data=0x00
2013/07/16 21:46:13:276 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x2000, Data=0x80
2013/07/16 21:46:13:277 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x2000, 0x80):01 00 0D 15 81 00 03 20 00 80 01 75 0D 
2013/07/16 21:46:13:277 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 21 06 15 00 00 3E 76 0D 
2013/07/16 21:46:13:278 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 21 06 15 00 00 3E 76 0D 
2013/07/16 21:46:13:278 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x2000, Data=0x80
2013/07/16 21:46:13:279 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x2002, Data=0x1C
2013/07/16 21:46:13:279 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x2002, 0x1C):01 00 0D 16 81 00 03 20 02 1C 8D 0E 0D 
2013/07/16 21:46:13:279 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 22 06 16 00 00 3E C2 0D 
2013/07/16 21:46:13:280 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 22 06 16 00 00 3E C2 0D 
2013/07/16 21:46:13:281 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x2002, Data=0x1C
2013/07/16 21:46:13:281 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x2004, Data=0x00
2013/07/16 21:46:13:282 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x2004, 0x00):01 00 0D 17 81 00 03 20 04 00 98 56 0D 
2013/07/16 21:46:13:282 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 23 06 17 00 00 3E AE 0D 
2013/07/16 21:46:13:283 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 23 06 17 00 00 3E AE 0D 
2013/07/16 21:46:13:283 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x2004, Data=0x00
2013/07/16 21:46:13:284 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x2006, Data=0x94
2013/07/16 21:46:13:284 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x2006, 0x94):01 00 0D 18 81 00 03 20 06 94 98 DE 0D 
2013/07/16 21:46:13:284 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 24 06 18 00 00 BF 09 0D 
2013/07/16 21:46:13:285 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 24 06 18 00 00 BF 09 0D 
2013/07/16 21:46:13:286 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x2006, Data=0x94
2013/07/16 21:46:13:286 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x1002, Data=0x02
2013/07/16 21:46:13:287 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x1002, 0x02):01 00 0D 19 81 00 03 10 02 02 81 7A 0D 
2013/07/16 21:46:13:287 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 25 06 19 00 00 BF 65 0D 
2013/07/16 21:46:13:288 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 25 06 19 00 00 BF 65 0D 
2013/07/16 21:46:13:288 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x1002, Data=0x02
2013/07/16 21:46:13:289 [004200] TRACE [Prb.cpp, 493] - Reading FPGA, Address=0x1004
2013/07/16 21:46:13:289 [004200] TRACE [Prb.cpp, 1035] - ReadFPGAPacket(0x1004):01 00 0C 1A 82 00 02 10 04 60 1B 0D 
2013/07/16 21:46:13:289 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C 26 06 1A 00 01 00 53 F1 0D 
2013/07/16 21:46:13:290 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C 26 06 1A 00 01 00 53 F1 0D 
2013/07/16 21:46:13:291 [004200] DEBUG [Prb.cpp, 512] - Read FPGA completed, Address=0x1004, Data=0x00
2013/07/16 21:46:13:291 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x1004, Data=0x00
2013/07/16 21:46:13:292 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x1004, 0x00):01 00 0D 1B 81 00 03 10 04 00 97 56 0D 
2013/07/16 21:46:13:292 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 27 06 1B 00 00 BF BD 0D 
2013/07/16 21:46:13:293 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 27 06 1B 00 00 BF BD 0D 
2013/07/16 21:46:13:293 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x1004, Data=0x00
2013/07/16 21:46:13:294 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x1008, Data=0x04
2013/07/16 21:46:13:294 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x1008, 0x04):01 00 0D 1C 81 00 03 10 08 04 B8 3E 0D 
2013/07/16 21:46:13:294 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 28 06 1C 00 00 3D 7A 0D 
2013/07/16 21:46:13:295 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 28 06 1C 00 00 3D 7A 0D 
2013/07/16 21:46:13:296 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x1008, Data=0x04
2013/07/16 21:46:17:430 [007020] INFO [CrossTalkDetector.cpp, 68] - CrossTalkDetector state changing from LinkingState to IdleState
2013/07/16 21:46:17:430 [007020] INFO [CommunicationSystemStates.cpp, 210] - Link failed.
2013/07/16 21:46:17:431 [006632] TRACE [Prb.cpp, 493] - Reading FPGA, Address=0x1004
2013/07/16 21:46:17:431 [006632] TRACE [Prb.cpp, 1035] - ReadFPGAPacket(0x1004):01 00 0C 1D 82 00 02 10 04 08 1D 0D 
2013/07/16 21:46:17:431 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C 2A 06 1D 00 01 00 1F FD 0D 
2013/07/16 21:46:17:433 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C 2A 06 1D 00 01 00 1F FD 0D 
2013/07/16 21:46:17:433 [006632] DEBUG [Prb.cpp, 512] - Read FPGA completed, Address=0x1004, Data=0x00
2013/07/16 21:46:17:434 [006632] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x1004, Data=0x00
2013/07/16 21:46:17:434 [006632] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x1004, 0x00):01 00 0D 1E 81 00 03 10 04 00 92 06 0D 
2013/07/16 21:46:17:434 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 2B 06 1E 00 00 BD D9 0D 
2013/07/16 21:46:17:435 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 2B 06 1E 00 00 BD D9 0D 
2013/07/16 21:46:17:436 [006632] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x1004, Data=0x00
2013/07/16 21:46:17:436 [004200] INFO [CrossTalkDetectorStates.cpp, 98] - LinkTimeout = 4523 ms
2013/07/16 21:46:17:437 [004200] INFO [CrossTalkDetector.cpp, 68] - CrossTalkDetector state changing from IdleState to LinkingState
2013/07/16 21:46:17:437 [004200] INFO [CommunicationSystemStates.cpp, 147] - Link requested. Id: 0x801c0094. Preamble Burst Duration: 2 seconds. Preamble Burst Data Rate: 0.
2013/07/16 21:46:17:438 [004200] DEBUG [ComSysDiagnostics.cpp, 95] - Resetting FPGA Frame Error Counter
2013/07/16 21:46:17:438 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x301C, Data=0x00
2013/07/16 21:46:17:439 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x301C, 0x00):01 00 0D 1F 81 00 03 30 1C 00 C1 96 0D 
2013/07/16 21:46:17:439 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 2C 06 1F 00 00 BC A5 0D 
2013/07/16 21:46:17:440 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 2C 06 1F 00 00 BC A5 0D 
2013/07/16 21:46:17:440 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x301C, Data=0x00
2013/07/16 21:46:17:441 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x2000, Data=0x80
2013/07/16 21:46:17:442 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x2000, 0x80):01 00 0D 20 81 00 03 20 00 80 37 25 0D 
2013/07/16 21:46:17:442 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 2D 06 20 00 00 3F D2 0D 
2013/07/16 21:46:17:443 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 2D 06 20 00 00 3F D2 0D 
2013/07/16 21:46:17:443 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x2000, Data=0x80
2013/07/16 21:46:17:444 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x2002, Data=0x1C
2013/07/16 21:46:17:444 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x2002, 0x1C):01 00 0D 21 81 00 03 20 02 1C 39 7D 0D 
2013/07/16 21:46:17:444 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 2E 06 21 00 00 BF 4D 0D 
2013/07/16 21:46:17:445 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 2E 06 21 00 00 BF 4D 0D 
2013/07/16 21:46:17:446 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x2002, Data=0x1C
2013/07/16 21:46:17:446 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x2004, Data=0x00
2013/07/16 21:46:17:447 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x2004, 0x00):01 00 0D 22 81 00 03 20 04 00 AE 06 0D 
2013/07/16 21:46:17:447 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 2F 06 22 00 00 3F 0A 0D 
2013/07/16 21:46:17:448 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 2F 06 22 00 00 3F 0A 0D 
2013/07/16 21:46:17:449 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x2004, Data=0x00
2013/07/16 21:46:17:449 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x2006, Data=0x94
2013/07/16 21:46:17:450 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x2006, 0x94):01 00 0D 23 81 00 03 20 06 94 20 6D 0D 
2013/07/16 21:46:17:450 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 30 06 23 00 00 3A 36 0D 
2013/07/16 21:46:17:451 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 30 06 23 00 00 3A 36 0D 
2013/07/16 21:46:17:451 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x2006, Data=0x94
2013/07/16 21:46:17:452 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x1002, Data=0x02
2013/07/16 21:46:17:452 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x1002, 0x02):01 00 0D 24 81 00 03 10 02 02 3F A9 0D 
2013/07/16 21:46:17:452 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 31 06 24 00 00 3A 22 0D 
2013/07/16 21:46:17:453 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 31 06 24 00 00 3A 22 0D 
2013/07/16 21:46:17:454 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x1002, Data=0x02
2013/07/16 21:46:17:454 [004200] TRACE [Prb.cpp, 493] - Reading FPGA, Address=0x1004
2013/07/16 21:46:17:455 [004200] TRACE [Prb.cpp, 1035] - ReadFPGAPacket(0x1004):01 00 0C 25 82 00 02 10 04 48 27 0D 
2013/07/16 21:46:17:455 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0C 32 06 25 00 01 00 3F EF 0D 
2013/07/16 21:46:17:456 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0C 32 06 25 00 01 00 3F EF 0D 
2013/07/16 21:46:17:457 [004200] DEBUG [Prb.cpp, 512] - Read FPGA completed, Address=0x1004, Data=0x00
2013/07/16 21:46:17:457 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x1004, Data=0x00
2013/07/16 21:46:17:458 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x1004, 0x00):01 00 0D 26 81 00 03 10 04 00 29 85 0D 
2013/07/16 21:46:17:458 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 33 06 26 00 00 3A FA 0D 
2013/07/16 21:46:17:459 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 33 06 26 00 00 3A FA 0D 
2013/07/16 21:46:17:459 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x1004, Data=0x00
2013/07/16 21:46:17:460 [004200] TRACE [Prb.cpp, 448] - Writing FPGA, Address=0x1008, Data=0x04
2013/07/16 21:46:17:460 [004200] TRACE [Prb.cpp, 1035] - WriteFPGAPacket(0x1008, 0x04):01 00 0D 27 81 00 03 10 08 04 00 8D 0D 
2013/07/16 21:46:17:460 [007284] TRACE [Prb.cpp, 835] - RxStream contents:01 00 0B 34 06 27 00 00 3B 86 0D 
2013/07/16 21:46:17:461 [007284] TRACE [Prb.cpp, 943] - RadioBoardPacket(ACK):01 00 0B 34 06 27 00 00 3B 86 0D 
2013/07/16 21:46:17:462 [004200] DEBUG [Prb.cpp, 466] - Write FPGA completed, Address=0x1008, Data=0x04
2013/07/16 21:46:21:597 [007020] INFO [CrossTalkDetector.cpp, 68] - CrossTalkDetector state changing from LinkingState to IdleState
2013/07/16 21:46:21:597 [007020] INFO [CommunicationSystemStates.cpp, 210] - Link failed.
2013/07/16 21:46:21:630 [000868] INFO [NCommunicationSystem.cpp, 747] - Disposing: 1
2013/07/16 21:46:21:633 [000868] INFO [CrossAppDomainEventMarshaller.cpp, 44] - Disposing: 1
2013/07/16 21:46:21:634 [000868] INFO [CrossAppDomainEventMarshaller.cpp, 155] - abortGetNextEvent called
2013/07/16 21:46:21:635 [000868] INFO [CrossAppDomainEventMarshaller.cpp, 48] - Waiting for CrossDomainEventTranslator::m_pHandleEventsThread to stop
2013/07/16 21:46:21:635 [005940] INFO [CrossAppDomainEventMarshaller.cpp, 80] - handleEventsThread exiting (thread aborted)
2013/07/16 21:46:21:636 [000868] INFO [CrossAppDomainEventMarshaller.cpp, 54] - CrossDomainEventTranslator::m_pHandleEventsThread stopped
2013/07/16 21:46:21:637 [000868] INFO [CrossAppDomainEventMarshaller.cpp, 110] - EventHandler dtor
2013/07/16 21:46:21:638 [000868] INFO [CrossAppDomainEventMarshaller.cpp, 60] - Disposed.
2013/07/16 21:46:21:639 [007284] DEBUG [Prb.cpp, 867] - Prb receive thread terminated.
2013/07/16 21:46:21:643 [007020] INFO [ExceptionCatchingThread.cpp, 170] - Exited the interrupt thread procedure with return value 0.
2013/07/16 21:46:21:741 [004200] INFO [ExceptionCatchingThread.cpp, 170] - Exited the dispatch thread procedure with return value 0.
2013/07/16 21:46:21:743 [004376] INFO [ExceptionCatchingThread.cpp, 170] - Exited the timer thread procedure with return value 0.
2013/07/16 21:46:21:844 [000868] INFO [NCommunicationSystem.cpp, 779] - Disposed.
<<<<< Log Footer: 07/16/2013 21:46:21 >>>>>
