\hypertarget{group___a_d_c__extrenal__trigger__sources__for__regular__channels__conversion}{}\section{A\+D\+C\+\_\+extrenal\+\_\+trigger\+\_\+sources\+\_\+for\+\_\+regular\+\_\+channels\+\_\+conversion}
\label{group___a_d_c__extrenal__trigger__sources__for__regular__channels__conversion}\index{A\+D\+C\+\_\+extrenal\+\_\+trigger\+\_\+sources\+\_\+for\+\_\+regular\+\_\+channels\+\_\+conversion@{A\+D\+C\+\_\+extrenal\+\_\+trigger\+\_\+sources\+\_\+for\+\_\+regular\+\_\+channels\+\_\+conversion}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T1\+\_\+\+C\+C1}~((uint32\+\_\+t)0x00000000)\hypertarget{group___a_d_c__extrenal__trigger__sources__for__regular__channels__conversion_ga303f24361ea930f8214e9e68b63b244e}{}\label{group___a_d_c__extrenal__trigger__sources__for__regular__channels__conversion_ga303f24361ea930f8214e9e68b63b244e}

\item 
\#define {\bfseries A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T1\+\_\+\+C\+C2}~((uint32\+\_\+t)0x01000000)\hypertarget{group___a_d_c__extrenal__trigger__sources__for__regular__channels__conversion_ga8bf9fd9ad4e4c12ef41520ded2c3c332}{}\label{group___a_d_c__extrenal__trigger__sources__for__regular__channels__conversion_ga8bf9fd9ad4e4c12ef41520ded2c3c332}

\item 
\#define {\bfseries A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T1\+\_\+\+C\+C3}~((uint32\+\_\+t)0x02000000)\hypertarget{group___a_d_c__extrenal__trigger__sources__for__regular__channels__conversion_ga41ad03e2921f6de0fb75ae06d6046e63}{}\label{group___a_d_c__extrenal__trigger__sources__for__regular__channels__conversion_ga41ad03e2921f6de0fb75ae06d6046e63}

\item 
\#define {\bfseries A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T2\+\_\+\+C\+C2}~((uint32\+\_\+t)0x03000000)\hypertarget{group___a_d_c__extrenal__trigger__sources__for__regular__channels__conversion_gadfeb40c1735b0ee50f8a5aafdd840cc6}{}\label{group___a_d_c__extrenal__trigger__sources__for__regular__channels__conversion_gadfeb40c1735b0ee50f8a5aafdd840cc6}

\item 
\#define {\bfseries A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T2\+\_\+\+C\+C3}~((uint32\+\_\+t)0x04000000)\hypertarget{group___a_d_c__extrenal__trigger__sources__for__regular__channels__conversion_ga16ae1b335f2c2b4facf3d4bedc2ce27f}{}\label{group___a_d_c__extrenal__trigger__sources__for__regular__channels__conversion_ga16ae1b335f2c2b4facf3d4bedc2ce27f}

\item 
\#define {\bfseries A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T2\+\_\+\+C\+C4}~((uint32\+\_\+t)0x05000000)\hypertarget{group___a_d_c__extrenal__trigger__sources__for__regular__channels__conversion_ga2b4d6fe3412ce425b8b50a1ca59799aa}{}\label{group___a_d_c__extrenal__trigger__sources__for__regular__channels__conversion_ga2b4d6fe3412ce425b8b50a1ca59799aa}

\item 
\#define {\bfseries A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T2\+\_\+\+T\+R\+GO}~((uint32\+\_\+t)0x06000000)\hypertarget{group___a_d_c__extrenal__trigger__sources__for__regular__channels__conversion_ga71119dd3f8970be2adf9b09f19e39b10}{}\label{group___a_d_c__extrenal__trigger__sources__for__regular__channels__conversion_ga71119dd3f8970be2adf9b09f19e39b10}

\item 
\#define {\bfseries A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T3\+\_\+\+C\+C1}~((uint32\+\_\+t)0x07000000)\hypertarget{group___a_d_c__extrenal__trigger__sources__for__regular__channels__conversion_ga3c73d5c8bb0f898dbbc74bcc536f6ec1}{}\label{group___a_d_c__extrenal__trigger__sources__for__regular__channels__conversion_ga3c73d5c8bb0f898dbbc74bcc536f6ec1}

\item 
\#define {\bfseries A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T3\+\_\+\+T\+R\+GO}~((uint32\+\_\+t)0x08000000)\hypertarget{group___a_d_c__extrenal__trigger__sources__for__regular__channels__conversion_ga1cf4549534a00fe2f5527ad783204098}{}\label{group___a_d_c__extrenal__trigger__sources__for__regular__channels__conversion_ga1cf4549534a00fe2f5527ad783204098}

\item 
\#define {\bfseries A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T4\+\_\+\+C\+C4}~((uint32\+\_\+t)0x09000000)\hypertarget{group___a_d_c__extrenal__trigger__sources__for__regular__channels__conversion_ga8f6a764b7de878c2e09bbb0d1061d69c}{}\label{group___a_d_c__extrenal__trigger__sources__for__regular__channels__conversion_ga8f6a764b7de878c2e09bbb0d1061d69c}

\item 
\#define {\bfseries A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T5\+\_\+\+C\+C1}~((uint32\+\_\+t)0x0\+A000000)\hypertarget{group___a_d_c__extrenal__trigger__sources__for__regular__channels__conversion_ga6bd1ad69cb455afeabf6759b640378d3}{}\label{group___a_d_c__extrenal__trigger__sources__for__regular__channels__conversion_ga6bd1ad69cb455afeabf6759b640378d3}

\item 
\#define {\bfseries A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T5\+\_\+\+C\+C2}~((uint32\+\_\+t)0x0\+B000000)\hypertarget{group___a_d_c__extrenal__trigger__sources__for__regular__channels__conversion_gaa0b2758322ef54acc2753128f6b024d1}{}\label{group___a_d_c__extrenal__trigger__sources__for__regular__channels__conversion_gaa0b2758322ef54acc2753128f6b024d1}

\item 
\#define {\bfseries A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T5\+\_\+\+C\+C3}~((uint32\+\_\+t)0x0\+C000000)\hypertarget{group___a_d_c__extrenal__trigger__sources__for__regular__channels__conversion_ga95b58981aff35d6d5fa229925cd6315d}{}\label{group___a_d_c__extrenal__trigger__sources__for__regular__channels__conversion_ga95b58981aff35d6d5fa229925cd6315d}

\item 
\#define {\bfseries A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T8\+\_\+\+C\+C1}~((uint32\+\_\+t)0x0\+D000000)\hypertarget{group___a_d_c__extrenal__trigger__sources__for__regular__channels__conversion_ga97af875d12e77a67e84f3aaf1f8033ed}{}\label{group___a_d_c__extrenal__trigger__sources__for__regular__channels__conversion_ga97af875d12e77a67e84f3aaf1f8033ed}

\item 
\#define {\bfseries A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T8\+\_\+\+T\+R\+GO}~((uint32\+\_\+t)0x0\+E000000)\hypertarget{group___a_d_c__extrenal__trigger__sources__for__regular__channels__conversion_gab26d94590d47ae6ec46841652741abf3}{}\label{group___a_d_c__extrenal__trigger__sources__for__regular__channels__conversion_gab26d94590d47ae6ec46841652741abf3}

\item 
\#define {\bfseries A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+Ext\+\_\+\+I\+T11}~((uint32\+\_\+t)0x0\+F000000)\hypertarget{group___a_d_c__extrenal__trigger__sources__for__regular__channels__conversion_ga98836a8cdc61e13a010d31cdee38bee0}{}\label{group___a_d_c__extrenal__trigger__sources__for__regular__channels__conversion_ga98836a8cdc61e13a010d31cdee38bee0}

\item 
\#define {\bfseries I\+S\+\_\+\+A\+D\+C\+\_\+\+E\+X\+T\+\_\+\+T\+R\+IG}(R\+E\+G\+T\+R\+IG)
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\index{A\+D\+C\+\_\+extrenal\+\_\+trigger\+\_\+sources\+\_\+for\+\_\+regular\+\_\+channels\+\_\+conversion@{A\+D\+C\+\_\+extrenal\+\_\+trigger\+\_\+sources\+\_\+for\+\_\+regular\+\_\+channels\+\_\+conversion}!I\+S\+\_\+\+A\+D\+C\+\_\+\+E\+X\+T\+\_\+\+T\+R\+IG@{I\+S\+\_\+\+A\+D\+C\+\_\+\+E\+X\+T\+\_\+\+T\+R\+IG}}
\index{I\+S\+\_\+\+A\+D\+C\+\_\+\+E\+X\+T\+\_\+\+T\+R\+IG@{I\+S\+\_\+\+A\+D\+C\+\_\+\+E\+X\+T\+\_\+\+T\+R\+IG}!A\+D\+C\+\_\+extrenal\+\_\+trigger\+\_\+sources\+\_\+for\+\_\+regular\+\_\+channels\+\_\+conversion@{A\+D\+C\+\_\+extrenal\+\_\+trigger\+\_\+sources\+\_\+for\+\_\+regular\+\_\+channels\+\_\+conversion}}
\subsubsection[{\texorpdfstring{I\+S\+\_\+\+A\+D\+C\+\_\+\+E\+X\+T\+\_\+\+T\+R\+IG}{IS_ADC_EXT_TRIG}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I\+S\+\_\+\+A\+D\+C\+\_\+\+E\+X\+T\+\_\+\+T\+R\+IG(
\begin{DoxyParamCaption}
\item[{}]{R\+E\+G\+T\+R\+IG}
\end{DoxyParamCaption}
)}\hypertarget{group___a_d_c__extrenal__trigger__sources__for__regular__channels__conversion_gac74e6054adbedd72822cacde69105318}{}\label{group___a_d_c__extrenal__trigger__sources__for__regular__channels__conversion_gac74e6054adbedd72822cacde69105318}
{\bfseries Value\+:}
\begin{DoxyCode}
(((REGTRIG) == ADC\_ExternalTrigConv\_T1\_CC1) || \(\backslash\)
                                  ((REGTRIG) == ADC\_ExternalTrigConv\_T1\_CC2) || \(\backslash\)
                                  ((REGTRIG) == ADC\_ExternalTrigConv\_T1\_CC3) || \(\backslash\)
                                  ((REGTRIG) == ADC\_ExternalTrigConv\_T2\_CC2) || \(\backslash\)
                                  ((REGTRIG) == ADC\_ExternalTrigConv\_T2\_CC3) || \(\backslash\)
                                  ((REGTRIG) == ADC\_ExternalTrigConv\_T2\_CC4) || \(\backslash\)
                                  ((REGTRIG) == ADC\_ExternalTrigConv\_T2\_TRGO) || \(\backslash\)
                                  ((REGTRIG) == ADC\_ExternalTrigConv\_T3\_CC1) || \(\backslash\)
                                  ((REGTRIG) == ADC\_ExternalTrigConv\_T3\_TRGO) || \(\backslash\)
                                  ((REGTRIG) == ADC\_ExternalTrigConv\_T4\_CC4) || \(\backslash\)
                                  ((REGTRIG) == ADC\_ExternalTrigConv\_T5\_CC1) || \(\backslash\)
                                  ((REGTRIG) == ADC\_ExternalTrigConv\_T5\_CC2) || \(\backslash\)
                                  ((REGTRIG) == ADC\_ExternalTrigConv\_T5\_CC3) || \(\backslash\)
                                  ((REGTRIG) == ADC\_ExternalTrigConv\_T8\_CC1) || \(\backslash\)
                                  ((REGTRIG) == ADC\_ExternalTrigConv\_T8\_TRGO) || \(\backslash\)
                                  ((REGTRIG) == ADC\_ExternalTrigConv\_Ext\_IT11))
\end{DoxyCode}
