

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-7aab8bc3510e3baaa293a5a70e622cbe97784766_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                       2.7273MB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        0 # Select page eviction policy
-reserve_accessed_page_percent                    0 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwidth                  16.0GB/s # PCI-e bandwidth per direction, in GB/s.
-enable_nvlink                          0 # Enable nvlink 2.0, 150.0GB/s
-enable_rdma                            0 # Enable remote direct memory access
-migrate_threshold                     10 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     0 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
4dfec6beb5695c1d6ef1276b396c9a32  /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/hotspot/hotspot
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/hotspot/hotspot
Running md5sum using "md5sum /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/hotspot/hotspot "
Parsing file _cuobjdump_complete_output_YgxMyt
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z14calculate_tempiPfS_S_iiiiffffff : hostFun 0x0x401ae2, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_16165_39_non_const_temp_on_cuda" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_16166_39_non_const_power_on_cuda" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_16167_39_non_const_temp_t" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14calculate_tempiPfS_S_iiiiffffff'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding dominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding postdominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: reconvergence points for _Z14calculate_tempiPfS_S_iiiiffffff...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x118 (_1.ptx:82) @!%p7 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (_1.ptx:106) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x120 (_1.ptx:83) bra.uni BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x128 (_1.ptx:86) mad.lo.s32 %r27, %r1, %r10, %r2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1c8 (_1.ptx:108) @%p8 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (_1.ptx:247) and.b16 %rs7, %rs8, 255;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x338 (_1.ptx:157) @!%p15 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (_1.ptx:226) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x340 (_1.ptx:158) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x348 (_1.ptx:161) setp.gt.s32%p16, %r23, %r6;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3d0 (_1.ptx:178) @%p28 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (_1.ptx:226) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x548 (_1.ptx:228) @%p31 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (_1.ptx:247) and.b16 %rs7, %rs8, 255;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x558 (_1.ptx:231) @%p32 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (_1.ptx:241) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x5a8 (_1.ptx:244) @%p33 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (_1.ptx:247) and.b16 %rs7, %rs8, 255;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x5c0 (_1.ptx:249) @%p34 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x620 (_1.ptx:264) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14calculate_tempiPfS_S_iiiiffffff
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14calculate_tempiPfS_S_iiiiffffff'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_yQlcnq"
Running: cat _ptx_yQlcnq | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_cqVDbn
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_cqVDbn --output-file  /dev/null 2> _ptx_yQlcnqinfo"
GPGPU-Sim PTX: Kernel '_Z14calculate_tempiPfS_S_iiiiffffff' : regs=34, lmem=0, smem=3072, cmem=120
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_yQlcnq _ptx2_cqVDbn _ptx_yQlcnqinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
WG size of kernel = 16 X 16
pyramidHeight: 2
gridSize: [512, 512]
border:[2, 2]
blockGrid:[43, 43]
targetBlock:[12, 12]
Start computing the transient temperature

GPGPU-Sim PTX: cudaLaunch for 0x0x401ae2 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_S_iiiiffffff' to stream 0, gridDim= (43,43,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: CTA/core = 7, limited by: regs
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
Destroy streams for kernel 1: size 0
kernel_name = _Z14calculate_tempiPfS_S_iiiiffffff 
kernel_launch_uid = 1 
gpu_sim_cycle = 638756
gpu_sim_insn = 103760320
gpu_ipc =     162.4412
gpu_tot_sim_cycle = 860906
gpu_tot_sim_insn = 103760320
gpu_tot_ipc =     120.5246
gpu_tot_issued_cta = 1849
max_total_param_size = 0
gpu_stall_dramfull = 30693
gpu_stall_icnt2sh    = 230108
partiton_reqs_in_parallel = 14021939
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.9519
partiton_level_parallism_total  =      16.2874
partiton_reqs_in_parallel_util = 14021939
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 638422
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.9634
partiton_level_parallism_util_total  =      21.9634
partiton_replys_in_parallel = 113236
partiton_replys_in_parallel_total    = 0
L2_BW  =      16.8029 GB/Sec
L2_BW_total  =      12.4671 GB/Sec
gpu_total_sim_rate=44266

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1933624
	L1I_total_cache_misses = 8681
	L1I_total_cache_miss_rate = 0.0045
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 192296
	L1C_total_cache_misses = 2195
	L1C_total_cache_miss_rate = 0.0114
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 190101
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 2195
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1924943
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8681
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 192296
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1933624
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 
distro:
2685, 3464, 3465, 3457, 3466, 3311, 3323, 2694, 2263, 2830, 2835, 2828, 2835, 2829, 2831, 2267, 2261, 2830, 2836, 2826, 2836, 2821, 2835, 2268, 2261, 2833, 2839, 2835, 2838, 2833, 2838, 2267, 2264, 2831, 2835, 2831, 2832, 2825, 2832, 2267, 2265, 2833, 2836, 2823, 2836, 2687, 2689, 2191, 2265, 2831, 2838, 2828, 2836, 2683, 2696, 2188, 
gpgpu_n_tot_thrd_icount = 121236608
gpgpu_n_tot_w_icount = 3788644
gpgpu_n_stall_shd_mem = 112938
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 85680
gpgpu_n_mem_write_global = 27136
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 56
gpgpu_n_load_insn  = 924800
gpgpu_n_store_insn = 262144
gpgpu_n_shmem_insn = 6218896
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6153472
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 75304
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 32748
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:150672	W0_Idle:17277251	W0_Scoreboard:15109737	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:4200	W10:0	W11:0	W12:0	W13:4200	W14:172200	W15:0	W16:14080	W17:0	W18:12800	W19:0	W20:6460	W21:0	W22:0	W23:0	W24:872408	W25:0	W26:12800	W27:0	W28:812308	W29:0	W30:0	W31:0	W32:1877188
traffic_breakdown_coretomem[CONST_ACC_R] = 448 {8:56,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 685440 {8:85680,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1970176 {40:10752,72:10752,136:5632,}
traffic_breakdown_coretomem[INST_ACC_R] = 2912 {8:364,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4032 {72:56,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7126400 {40:27200,72:29920,136:28560,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 217088 {8:27136,}
traffic_breakdown_memtocore[INST_ACC_R] = 49504 {136:364,}
maxmrqlatency = 603 
maxdqlatency = 0 
maxmflatency = 236967 
averagemflatency = 10686 
max_icnt2mem_latency = 236268 
max_icnt2sh_latency = 860905 
mrq_lat_table:19312 	1661 	1619 	3291 	3792 	4146 	3021 	4493 	4122 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	41699 	40553 	1468 	0 	1459 	2168 	1563 	16793 	4881 	126 	2162 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28985 	4841 	1087 	622 	44539 	3823 	187 	0 	0 	1656 	2290 	1370 	17412 	4136 	126 	2162 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	19293 	39681 	25133 	1628 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	13356 	13780 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	34 	48 	0 	1 	7 	3 	12 	15 	6 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        59        60        68        70        67        69        64        67        68        70        44        43        68        70        55        53 
dram[1]:        60        62        68        70        67        70        65        66        68        69        42        45        68        70        55        53 
dram[2]:        57        62        68        70        68        70        64        70        67        69        42        43        68        70        55        53 
dram[3]:        60        59        68        70        67        70        64        67        68        70        43        44        68        70        59        53 
dram[4]:        60        62        68        70        68        70        65        68        68        69        42        44        68        70        55        57 
dram[5]:        62        66        68        70        67        70        64        69        67        69        43        43        68        70        60        57 
dram[6]:        64        64        68        70        66        70        66        68        68        69        42        45        68        70        59        58 
dram[7]:        64        66        68        70        68        70        65        68        68        69        42        43        68        70        59        57 
dram[8]:        63        65        68        70        68        69        64        67        67        70        44        43        68        70        55        53 
dram[9]:        64        65        68        70        67        70        65        66        68        69        46        50        68        70        55        53 
dram[10]:        63        66        68        70        68        70        65        70        68        69        46        47        68        70        55        53 
maximum service time to same row:
dram[0]:    244511    244671    241834    241861    240778    240711    305389    305350    242238    242254    371226    372353    371685    371663    368707    368461 
dram[1]:    244602    244498    241893    241929    240774    240774    241557    241576    242280    242271    371245    372439    371603    371685    373513    373670 
dram[2]:    244501    244681    241727    241755    240729    240783    305384    305396    242352    242243    371246    372312    371670    371687    374231    374286 
dram[3]:    244734    244754    241859    241861    240778    240582    241712    241659    242339    242240    371242    372295    371633    371871    374345    374057 
dram[4]:    244569    244764    241890    241859    240591    240577    241757    241742    242316    242120    371267    372310    371450    371635    374481    374455 
dram[5]:    244669    244842    241725    241753    240563    240586    305435    305402    242067    242145    371159    372269    371581    371525    374471    374458 
dram[6]:    244852    244730    241805    241811    240561    240605    241636    241761    242172    242038    371218    372299    371543    371649    374432    374019 
dram[7]:    244740    244767    241807    241860    240658    240620    305442    305445    242207    242154    371267    372297    371446    371397    374550    374575 
dram[8]:    244509    244746    241812    241917    240803    240719    305422    305393    242201    242253    371217    372345    371650    371663    368728    368854 
dram[9]:    244600    244498    241892    241932    240774    240774    241624    241595    242280    242218    371320    372347    371626    371634    373850    373670 
dram[10]:    244502    244684    241817    241895    240730    240784    305433    305440    242258    242184    371238    372337    371627    371638    374230    374286 
average row accesses per activate:
dram[0]: 11.636364 11.727273 27.700001 28.500000 11.291667 10.769231 17.000000 19.692308 23.600000 24.100000 10.952381 10.043478 24.090910 23.727272 12.318182 10.000000 
dram[1]: 12.800000 15.294118 27.900000 28.600000  9.750000 11.666667 19.307692 18.071428 23.700001 23.700001 11.142858 12.315789 25.700001 26.900000 10.269231  8.933333 
dram[2]: 12.850000 13.578947 27.900000 28.500000  9.166667 11.625000 21.166666 20.000000 23.400000 23.600000 12.105263 11.142858 23.909090 24.454546 12.272727 11.083333 
dram[3]: 13.421053 17.133333 28.100000 28.900000 10.384615  9.333333 19.615385 15.812500 23.100000 23.799999 12.052631 11.650000 29.111111 29.444445 11.782609  9.851851 
dram[4]: 12.190476 17.200001 27.900000 28.400000 10.423077 11.625000 20.916666 21.000000 23.299999 23.400000 10.409091 12.000000 29.000000 30.333334  9.925926  9.464286 
dram[5]: 14.222222 15.352942 27.799999 28.700001 11.333333 10.576923 19.692308 19.846153 23.200001 23.400000 12.052631 12.105263 26.600000 26.799999 10.500000  9.678572 
dram[6]: 17.133333 17.333334 28.000000 28.799999  9.678572  9.366667 19.384615 16.733334 23.299999 23.799999 10.809524 11.550000 29.111111 30.333334 10.461538  7.882353 
dram[7]: 12.750000 14.111111 27.600000 28.900000 10.500000 10.730769 20.666666 21.083334 23.500000 23.400000 12.777778 10.318182 26.400000 27.100000  9.500000  8.900000 
dram[8]: 13.631579 13.000000 28.000000 28.600000 11.291667 10.615385 16.062500 16.866667 23.400000 23.500000 10.809524 12.105263 24.000000 24.545454  9.962963  9.740741 
dram[9]: 12.800000 16.125000 28.100000 28.600000  8.966666  9.928572 20.833334 15.812500 23.299999 23.600000 13.588235 11.285714 25.500000 27.400000  9.851851  9.310345 
dram[10]: 12.333333 14.166667 27.900000 28.500000  9.100000 11.541667 22.818182 23.272728 23.400000 23.400000 13.588235 12.210526 23.909090 24.818182  9.888889  8.766666 
average row locality = 45489/2976 = 15.285282
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       145       144       144       144       144       144       143       143       128       128       128       128       142       142       144       144 
dram[1]:       144       144       144       144       144       144       143       143       128       128       128       128       142       142       144       144 
dram[2]:       144       144       144       144       144       144       143       143       128       128       128       128       142       142       144       144 
dram[3]:       144       144       144       144       144       144       143       143       128       128       128       128       142       142       144       144 
dram[4]:       144       144       144       144       144       144       143       143       128       128       128       128       142       142       145       145 
dram[5]:       144       144       144       144       144       144       143       143       128       128       128       128       143       143       145       145 
dram[6]:       144       144       144       144       144       144       142       142       128       128       128       128       143       143       145       145 
dram[7]:       144       144       144       144       144       144       142       142       128       128       128       128       143       143       145       145 
dram[8]:       144       144       144       144       144       144       142       142       128       128       128       128       143       143       145       145 
dram[9]:       144       144       144       144       144       144       142       142       128       128       128       128       143       143       145       145 
dram[10]:       144       144       144       144       144       144       142       142       128       128       128       128       143       143       145       144 
total reads: 24590
bank skew: 145/128 = 1.13
chip skew: 2238/2234 = 1.00
number of total write accesses:
dram[0]:       111       114       133       141       127       136       112       113       108       113       102       103       123       119       127       116 
dram[1]:       112       116       135       142       129       136       108       110       109       109       106       106       115       127       123       124 
dram[2]:       113       114       135       141       131       135       111       117       106       108       102       106       121       127       126       122 
dram[3]:       111       113       137       145       126       136       112       110       103       110       101       105       120       123       127       122 
dram[4]:       112       114       135       140       127       135       108       109       105       106       101       100       119       131       123       120 
dram[5]:       112       117       134       143       128       131       113       115       104       106       101       102       123       125       128       126 
dram[6]:       113       116       136       144       127       137       110       109       105       110        99       103       119       130       127       123 
dram[7]:       111       110       132       145       129       135       106       111       107       106       102        99       121       128       121       122 
dram[8]:       115       116       136       142       127       132       115       111       106       107        99       102       121       127       124       118 
dram[9]:       112       114       137       142       125       134       108       111       105       108       103       109       112       131       121       125 
dram[10]:       115       111       135       141       129       133       109       114       106       106       103       104       120       130       122       119 
total reads: 20899
bank skew: 145/99 = 1.46
chip skew: 1915/1885 = 1.02
average mf latency per bank:
dram[0]:      27221     27202     37425     37745     66994     66703     24733     23323     12882     12607     14430     14431     11810     12081     11685     12087
dram[1]:      26867     27043     37470     37684     67508     67206     23886     22232     12724     12842     13754     13882     12033     12036     11624     11695
dram[2]:      26537     26627     37860     38213     65993     67183     25502     22084     13327     13148     14348     14182     11813     11735     11921     12229
dram[3]:      25558     25814     39087     40209     68143     67813     23476     22479     13314     12985     14626     14551     11864     12052     11665     11897
dram[4]:      26366     26688     39560     39932     68440     67792     23329     18835     13161     13213     14040     13834     11816     11775     11537     12007
dram[5]:      26226     26063     40174     39269     67538     69256     21204     18982     13961     13714     14096     14070     11736     11855     11791     11843
dram[6]:      25901     26500     39132     40307     68610     67667     20476     19031     13699     13515     14314     14176     11806     11697     11695     12038
dram[7]:      25741     26129     40466     39865     66780     66845     21944     19936     13720     13901     13818     14187     11658     11734     11989     12285
dram[8]:      25936     26188     40091     39793     67132     67865     21800     19909     13743     13315     14299     14049     11690     11582     12335     12650
dram[9]:      27004     27848     39481     40853     67965     67214     21551     19903     13331     13266     14094     13872     11750     11371     12398     12295
dram[10]:      27210     28115     40508     40881     65775     66704     22457     20102     13162     13378     13847     13991     11796     11692     12395     12740
maximum mf latency per bank:
dram[0]:     123792    123774    236534    236548    236643    236680    236063    235889     33185     33182     32412     32241     29458     29436     33475     33484
dram[1]:     123756    123793    236728    236795    236904    236898    236059    235887     33181     33148     32236     32435     29431     29451     33464     33478
dram[2]:     123754    123787    236656    236668    236654    236638    236007    236084     33246     33348     32295     32323     29430     29433     33486     33495
dram[3]:     123753    123761    236575    236602    236647    236743    236094    235913     33349     33270     32278     32450     29437     29429     33490     33503
dram[4]:     123740    123776    236825    236785    236923    236830    235883    235917     33217     33154     32379     32246     29415     29420     33494     33502
dram[5]:     123748    123774    236698    236661    236625    236642    235978    235903     33271     33359     32337     32223     29413     29416     33481     33509
dram[6]:     123758    123768    236567    236597    236941    236927    236117    235868     33347     33276     32202     32399     29422     29423     33479     33494
dram[7]:     123742    123781    236763    236777    236681    236670    235885    235891     33218     33222     32256     32277     29429     29410     33488     33481
dram[8]:     123760    123789    236604    236620    236681    236665    235990    235905     33257     33262     32378     32231     29417     29432     33469     33481
dram[9]:     123786    123805    236563    236682    236967    236918    236139    235949     33207     33215     32215     32307     29427     29429     33470     33464
dram[10]:     123760    123802    236623    236771    236830    236676    235879    235920     33186     33173     32276     32262     29439     29446     33476     33487
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1186075 n_nop=1172719 n_act=277 n_pre=261 n_req=4133 n_rd=8940 n_write=3878 bw_util=0.02161
n_activity=42313 dram_eff=0.6059
bk0: 580a 1181949i bk1: 576a 1181534i bk2: 576a 1180988i bk3: 576a 1180691i bk4: 576a 1180491i bk5: 576a 1180148i bk6: 572a 1181684i bk7: 572a 1181698i bk8: 512a 1181930i bk9: 512a 1181581i bk10: 512a 1182079i bk11: 512a 1181662i bk12: 568a 1182080i bk13: 568a 1181670i bk14: 576a 1181606i bk15: 576a 1181125i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.407345
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1186075 n_nop=1172707 n_act=272 n_pre=256 n_req=4141 n_rd=8936 n_write=3904 bw_util=0.02165
n_activity=42166 dram_eff=0.609
bk0: 576a 1181994i bk1: 576a 1181768i bk2: 576a 1181186i bk3: 576a 1180798i bk4: 576a 1180572i bk5: 576a 1180220i bk6: 572a 1181940i bk7: 572a 1182115i bk8: 512a 1182004i bk9: 512a 1181545i bk10: 512a 1181984i bk11: 512a 1181480i bk12: 568a 1182302i bk13: 568a 1181717i bk14: 576a 1181501i bk15: 576a 1181059i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.407791
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1186075 n_nop=1172709 n_act=266 n_pre=250 n_req=4149 n_rd=8936 n_write=3914 bw_util=0.02167
n_activity=42172 dram_eff=0.6094
bk0: 576a 1182004i bk1: 576a 1181852i bk2: 576a 1181145i bk3: 576a 1180806i bk4: 576a 1180433i bk5: 576a 1180076i bk6: 572a 1181496i bk7: 572a 1181241i bk8: 512a 1181935i bk9: 512a 1181682i bk10: 512a 1181797i bk11: 512a 1181379i bk12: 568a 1182057i bk13: 568a 1181530i bk14: 576a 1181630i bk15: 576a 1181100i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.404169
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1186075 n_nop=1172740 n_act=266 n_pre=250 n_req=4135 n_rd=8936 n_write=3883 bw_util=0.02162
n_activity=42139 dram_eff=0.6084
bk0: 576a 1181968i bk1: 576a 1181876i bk2: 576a 1180867i bk3: 576a 1180557i bk4: 576a 1180604i bk5: 576a 1179943i bk6: 572a 1181827i bk7: 572a 1181795i bk8: 512a 1181979i bk9: 512a 1181524i bk10: 512a 1181886i bk11: 512a 1181731i bk12: 568a 1182240i bk13: 568a 1181543i bk14: 576a 1181564i bk15: 576a 1180822i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.409708
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1186075 n_nop=1172741 n_act=264 n_pre=248 n_req=4121 n_rd=8944 n_write=3878 bw_util=0.02162
n_activity=42602 dram_eff=0.6019
bk0: 576a 1181910i bk1: 576a 1181876i bk2: 576a 1181208i bk3: 576a 1180889i bk4: 576a 1180671i bk5: 576a 1180253i bk6: 572a 1181968i bk7: 572a 1181978i bk8: 512a 1182036i bk9: 512a 1181830i bk10: 512a 1181995i bk11: 512a 1181897i bk12: 568a 1182073i bk13: 568a 1181658i bk14: 580a 1181382i bk15: 580a 1181026i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.406317
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1186075 n_nop=1172709 n_act=263 n_pre=247 n_req=4146 n_rd=8952 n_write=3904 bw_util=0.02168
n_activity=42624 dram_eff=0.6032
bk0: 576a 1182175i bk1: 576a 1181745i bk2: 576a 1180997i bk3: 576a 1180793i bk4: 576a 1180668i bk5: 576a 1180330i bk6: 572a 1181832i bk7: 572a 1181536i bk8: 512a 1182160i bk9: 512a 1181757i bk10: 512a 1182019i bk11: 512a 1181759i bk12: 572a 1181887i bk13: 572a 1181583i bk14: 580a 1181478i bk15: 580a 1180880i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.397586
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1186075 n_nop=1172691 n_act=275 n_pre=259 n_req=4144 n_rd=8944 n_write=3906 bw_util=0.02167
n_activity=42348 dram_eff=0.6069
bk0: 576a 1182141i bk1: 576a 1181660i bk2: 576a 1181146i bk3: 576a 1180883i bk4: 576a 1180583i bk5: 576a 1180190i bk6: 568a 1182014i bk7: 568a 1181944i bk8: 512a 1182188i bk9: 512a 1181546i bk10: 512a 1181919i bk11: 512a 1181839i bk12: 572a 1182044i bk13: 572a 1181562i bk14: 580a 1181330i bk15: 580a 1180765i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.403605
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1186075 n_nop=1172740 n_act=272 n_pre=256 n_req=4121 n_rd=8944 n_write=3863 bw_util=0.0216
n_activity=42225 dram_eff=0.6066
bk0: 576a 1182138i bk1: 576a 1181791i bk2: 576a 1181278i bk3: 576a 1180857i bk4: 576a 1180828i bk5: 576a 1180329i bk6: 568a 1181848i bk7: 568a 1181772i bk8: 512a 1182069i bk9: 512a 1181684i bk10: 512a 1182023i bk11: 512a 1181936i bk12: 572a 1181918i bk13: 572a 1181472i bk14: 580a 1181168i bk15: 580a 1180958i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.407444
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1186075 n_nop=1172719 n_act=276 n_pre=260 n_req=4134 n_rd=8944 n_write=3876 bw_util=0.02162
n_activity=42017 dram_eff=0.6102
bk0: 576a 1182008i bk1: 576a 1181456i bk2: 576a 1180891i bk3: 576a 1180859i bk4: 576a 1180641i bk5: 576a 1180667i bk6: 568a 1181739i bk7: 568a 1181579i bk8: 512a 1182121i bk9: 512a 1181925i bk10: 512a 1181865i bk11: 512a 1181543i bk12: 572a 1181690i bk13: 572a 1181462i bk14: 580a 1181347i bk15: 580a 1180917i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.393212
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1186075 n_nop=1172705 n_act=276 n_pre=260 n_req=4133 n_rd=8944 n_write=3890 bw_util=0.02164
n_activity=42130 dram_eff=0.6093
bk0: 576a 1181999i bk1: 576a 1181850i bk2: 576a 1181131i bk3: 576a 1180817i bk4: 576a 1180618i bk5: 576a 1180355i bk6: 568a 1181667i bk7: 568a 1181587i bk8: 512a 1182180i bk9: 512a 1181530i bk10: 512a 1181885i bk11: 512a 1181665i bk12: 572a 1182115i bk13: 572a 1181560i bk14: 580a 1181269i bk15: 580a 1181101i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.404224
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1186075 n_nop=1172720 n_act=270 n_pre=254 n_req=4132 n_rd=8940 n_write=3891 bw_util=0.02164
n_activity=42049 dram_eff=0.6103
bk0: 576a 1181957i bk1: 576a 1181691i bk2: 576a 1180883i bk3: 576a 1180854i bk4: 576a 1180443i bk5: 576a 1180310i bk6: 568a 1181784i bk7: 568a 1181664i bk8: 512a 1182038i bk9: 512a 1181647i bk10: 512a 1182018i bk11: 512a 1181839i bk12: 572a 1181888i bk13: 572a 1181496i bk14: 580a 1181226i bk15: 576a 1180982i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.407067

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5100, Miss = 1118, Miss_rate = 0.219, Pending_hits = 2326, Reservation_fails = 0
L2_cache_bank[1]: Access = 5212, Miss = 1117, Miss_rate = 0.214, Pending_hits = 2349, Reservation_fails = 0
L2_cache_bank[2]: Access = 5037, Miss = 1117, Miss_rate = 0.222, Pending_hits = 2280, Reservation_fails = 0
L2_cache_bank[3]: Access = 5211, Miss = 1117, Miss_rate = 0.214, Pending_hits = 2404, Reservation_fails = 0
L2_cache_bank[4]: Access = 5047, Miss = 1117, Miss_rate = 0.221, Pending_hits = 2324, Reservation_fails = 0
L2_cache_bank[5]: Access = 5214, Miss = 1117, Miss_rate = 0.214, Pending_hits = 2381, Reservation_fails = 0
L2_cache_bank[6]: Access = 5042, Miss = 1117, Miss_rate = 0.222, Pending_hits = 2305, Reservation_fails = 0
L2_cache_bank[7]: Access = 5213, Miss = 1117, Miss_rate = 0.214, Pending_hits = 2392, Reservation_fails = 0
L2_cache_bank[8]: Access = 5066, Miss = 1118, Miss_rate = 0.221, Pending_hits = 2325, Reservation_fails = 0
L2_cache_bank[9]: Access = 5239, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2402, Reservation_fails = 0
L2_cache_bank[10]: Access = 5077, Miss = 1119, Miss_rate = 0.220, Pending_hits = 2351, Reservation_fails = 0
L2_cache_bank[11]: Access = 5243, Miss = 1119, Miss_rate = 0.213, Pending_hits = 2381, Reservation_fails = 0
L2_cache_bank[12]: Access = 5068, Miss = 1118, Miss_rate = 0.221, Pending_hits = 2324, Reservation_fails = 1
L2_cache_bank[13]: Access = 5241, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2449, Reservation_fails = 0
L2_cache_bank[14]: Access = 5071, Miss = 1118, Miss_rate = 0.220, Pending_hits = 2328, Reservation_fails = 0
L2_cache_bank[15]: Access = 5242, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2409, Reservation_fails = 0
L2_cache_bank[16]: Access = 5074, Miss = 1118, Miss_rate = 0.220, Pending_hits = 2338, Reservation_fails = 0
L2_cache_bank[17]: Access = 5240, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2405, Reservation_fails = 0
L2_cache_bank[18]: Access = 5066, Miss = 1118, Miss_rate = 0.221, Pending_hits = 2299, Reservation_fails = 0
L2_cache_bank[19]: Access = 5240, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2436, Reservation_fails = 0
L2_cache_bank[20]: Access = 5076, Miss = 1118, Miss_rate = 0.220, Pending_hits = 2317, Reservation_fails = 1
L2_cache_bank[21]: Access = 5217, Miss = 1117, Miss_rate = 0.214, Pending_hits = 2371, Reservation_fails = 0
L2_total_cache_accesses = 113236
L2_total_cache_misses = 24590
L2_total_cache_miss_rate = 0.2172
L2_total_cache_pending_hits = 51896
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 30477
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 38819
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6237
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12707
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 343
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 85680
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 27136
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 364
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=316084
icnt_total_pkts_simt_to_mem=168020
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 19.8294
	minimum = 6
	maximum = 632
Network latency average = 14.5555
	minimum = 6
	maximum = 616
Slowest packet = 48594
Flit latency average = 13.7651
	minimum = 6
	maximum = 610
Slowest flit = 107054
Fragmentation average = 0.00264492
	minimum = 0
	maximum = 599
Injected packet rate average = 0.00354552
	minimum = 0.00276397 (at node 17)
	maximum = 0.00410408 (at node 39)
Accepted packet rate average = 0.00354552
	minimum = 0.00276397 (at node 17)
	maximum = 0.00410408 (at node 39)
Injected flit rate average = 0.00757887
	minimum = 0.00438901 (at node 17)
	maximum = 0.0114614 (at node 43)
Accepted flit rate average= 0.00757887
	minimum = 0.00591228 (at node 34)
	maximum = 0.00929856 (at node 19)
Injected packet length average = 2.13759
Accepted packet length average = 2.13759
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.8294 (1 samples)
	minimum = 6 (1 samples)
	maximum = 632 (1 samples)
Network latency average = 14.5555 (1 samples)
	minimum = 6 (1 samples)
	maximum = 616 (1 samples)
Flit latency average = 13.7651 (1 samples)
	minimum = 6 (1 samples)
	maximum = 610 (1 samples)
Fragmentation average = 0.00264492 (1 samples)
	minimum = 0 (1 samples)
	maximum = 599 (1 samples)
Injected packet rate average = 0.00354552 (1 samples)
	minimum = 0.00276397 (1 samples)
	maximum = 0.00410408 (1 samples)
Accepted packet rate average = 0.00354552 (1 samples)
	minimum = 0.00276397 (1 samples)
	maximum = 0.00410408 (1 samples)
Injected flit rate average = 0.00757887 (1 samples)
	minimum = 0.00438901 (1 samples)
	maximum = 0.0114614 (1 samples)
Accepted flit rate average = 0.00757887 (1 samples)
	minimum = 0.00591228 (1 samples)
	maximum = 0.00929856 (1 samples)
Injected packet size average = 2.13759 (1 samples)
Accepted packet size average = 2.13759 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 39 min, 4 sec (2344 sec)
gpgpu_simulation_rate = 44266 (inst/sec)
gpgpu_simulation_rate = 367 (cycle/sec)
Ending simulation
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 3848 Tlb_hit: 1318 Tlb_miss: 2530 Tlb_hit_rate: 0.342516
Shader1: Tlb_access: 4236 Tlb_hit: 1426 Tlb_miss: 2810 Tlb_hit_rate: 0.336638
Shader2: Tlb_access: 4316 Tlb_hit: 1248 Tlb_miss: 3068 Tlb_hit_rate: 0.289157
Shader3: Tlb_access: 4360 Tlb_hit: 1724 Tlb_miss: 2636 Tlb_hit_rate: 0.395413
Shader4: Tlb_access: 4072 Tlb_hit: 1256 Tlb_miss: 2816 Tlb_hit_rate: 0.308448
Shader5: Tlb_access: 3944 Tlb_hit: 1256 Tlb_miss: 2688 Tlb_hit_rate: 0.318458
Shader6: Tlb_access: 4284 Tlb_hit: 1532 Tlb_miss: 2752 Tlb_hit_rate: 0.357610
Shader7: Tlb_access: 4060 Tlb_hit: 1314 Tlb_miss: 2746 Tlb_hit_rate: 0.323645
Shader8: Tlb_access: 3964 Tlb_hit: 1292 Tlb_miss: 2672 Tlb_hit_rate: 0.325933
Shader9: Tlb_access: 3936 Tlb_hit: 1308 Tlb_miss: 2628 Tlb_hit_rate: 0.332317
Shader10: Tlb_access: 3836 Tlb_hit: 1118 Tlb_miss: 2718 Tlb_hit_rate: 0.291449
Shader11: Tlb_access: 3836 Tlb_hit: 1284 Tlb_miss: 2552 Tlb_hit_rate: 0.334724
Shader12: Tlb_access: 3988 Tlb_hit: 1118 Tlb_miss: 2870 Tlb_hit_rate: 0.280341
Shader13: Tlb_access: 4056 Tlb_hit: 1376 Tlb_miss: 2680 Tlb_hit_rate: 0.339251
Shader14: Tlb_access: 4144 Tlb_hit: 1318 Tlb_miss: 2826 Tlb_hit_rate: 0.318050
Shader15: Tlb_access: 3960 Tlb_hit: 1250 Tlb_miss: 2710 Tlb_hit_rate: 0.315657
Shader16: Tlb_access: 3992 Tlb_hit: 1402 Tlb_miss: 2590 Tlb_hit_rate: 0.351202
Shader17: Tlb_access: 3516 Tlb_hit: 988 Tlb_miss: 2528 Tlb_hit_rate: 0.281001
Shader18: Tlb_access: 3992 Tlb_hit: 1086 Tlb_miss: 2906 Tlb_hit_rate: 0.272044
Shader19: Tlb_access: 4396 Tlb_hit: 1548 Tlb_miss: 2848 Tlb_hit_rate: 0.352138
Shader20: Tlb_access: 4076 Tlb_hit: 1252 Tlb_miss: 2824 Tlb_hit_rate: 0.307164
Shader21: Tlb_access: 3840 Tlb_hit: 1066 Tlb_miss: 2774 Tlb_hit_rate: 0.277604
Shader22: Tlb_access: 4044 Tlb_hit: 1354 Tlb_miss: 2690 Tlb_hit_rate: 0.334817
Shader23: Tlb_access: 3904 Tlb_hit: 1276 Tlb_miss: 2628 Tlb_hit_rate: 0.326844
Shader24: Tlb_access: 4208 Tlb_hit: 1522 Tlb_miss: 2686 Tlb_hit_rate: 0.361692
Shader25: Tlb_access: 3972 Tlb_hit: 1006 Tlb_miss: 2966 Tlb_hit_rate: 0.253273
Shader26: Tlb_access: 4080 Tlb_hit: 1188 Tlb_miss: 2892 Tlb_hit_rate: 0.291176
Shader27: Tlb_access: 3956 Tlb_hit: 1294 Tlb_miss: 2662 Tlb_hit_rate: 0.327098
Tlb_tot_access: 112816 Tlb_tot_hit: 36120, Tlb_tot_miss: 76696, Tlb_tot_hit_rate: 0.320167
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 642 Tlb_invalidate: 248 Tlb_evict: 0 Tlb_page_evict: 248
Shader1: Tlb_validate: 698 Tlb_invalidate: 272 Tlb_evict: 0 Tlb_page_evict: 272
Shader2: Tlb_validate: 758 Tlb_invalidate: 298 Tlb_evict: 0 Tlb_page_evict: 298
Shader3: Tlb_validate: 680 Tlb_invalidate: 266 Tlb_evict: 0 Tlb_page_evict: 266
Shader4: Tlb_validate: 740 Tlb_invalidate: 290 Tlb_evict: 0 Tlb_page_evict: 290
Shader5: Tlb_validate: 642 Tlb_invalidate: 248 Tlb_evict: 0 Tlb_page_evict: 248
Shader6: Tlb_validate: 642 Tlb_invalidate: 250 Tlb_evict: 0 Tlb_page_evict: 250
Shader7: Tlb_validate: 698 Tlb_invalidate: 272 Tlb_evict: 0 Tlb_page_evict: 272
Shader8: Tlb_validate: 698 Tlb_invalidate: 272 Tlb_evict: 0 Tlb_page_evict: 272
Shader9: Tlb_validate: 670 Tlb_invalidate: 260 Tlb_evict: 0 Tlb_page_evict: 260
Shader10: Tlb_validate: 712 Tlb_invalidate: 278 Tlb_evict: 0 Tlb_page_evict: 278
Shader11: Tlb_validate: 698 Tlb_invalidate: 272 Tlb_evict: 0 Tlb_page_evict: 272
Shader12: Tlb_validate: 698 Tlb_invalidate: 272 Tlb_evict: 0 Tlb_page_evict: 272
Shader13: Tlb_validate: 726 Tlb_invalidate: 284 Tlb_evict: 0 Tlb_page_evict: 284
Shader14: Tlb_validate: 740 Tlb_invalidate: 290 Tlb_evict: 0 Tlb_page_evict: 290
Shader15: Tlb_validate: 670 Tlb_invalidate: 260 Tlb_evict: 0 Tlb_page_evict: 260
Shader16: Tlb_validate: 656 Tlb_invalidate: 256 Tlb_evict: 0 Tlb_page_evict: 256
Shader17: Tlb_validate: 712 Tlb_invalidate: 278 Tlb_evict: 0 Tlb_page_evict: 278
Shader18: Tlb_validate: 740 Tlb_invalidate: 290 Tlb_evict: 0 Tlb_page_evict: 290
Shader19: Tlb_validate: 712 Tlb_invalidate: 278 Tlb_evict: 0 Tlb_page_evict: 278
Shader20: Tlb_validate: 754 Tlb_invalidate: 296 Tlb_evict: 0 Tlb_page_evict: 296
Shader21: Tlb_validate: 712 Tlb_invalidate: 278 Tlb_evict: 0 Tlb_page_evict: 278
Shader22: Tlb_validate: 702 Tlb_invalidate: 274 Tlb_evict: 0 Tlb_page_evict: 274
Shader23: Tlb_validate: 712 Tlb_invalidate: 278 Tlb_evict: 0 Tlb_page_evict: 278
Shader24: Tlb_validate: 698 Tlb_invalidate: 272 Tlb_evict: 0 Tlb_page_evict: 272
Shader25: Tlb_validate: 698 Tlb_invalidate: 272 Tlb_evict: 0 Tlb_page_evict: 272
Shader26: Tlb_validate: 674 Tlb_invalidate: 262 Tlb_evict: 0 Tlb_page_evict: 262
Shader27: Tlb_validate: 698 Tlb_invalidate: 274 Tlb_evict: 0 Tlb_page_evict: 274
Tlb_tot_valiate: 19580 Tlb_invalidate: 7640, Tlb_tot_evict: 0, Tlb_tot_evict page: 7640
========================================TLB statistics(thrashing)==============================
Shader0: Total 0
Shader1: Total 0
Shader2: Total 0
Shader3: Total 0
Shader4: Total 0
Shader5: Total 0
Shader6: Total 0
Shader7: Total 0
Shader8: Total 0
Shader9: Total 0
Shader10: Total 0
Shader11: Total 0
Shader12: Total 0
Shader13: Total 0
Shader14: Total 0
Shader15: Total 0
Shader16: Total 0
Shader17: Total 0
Shader18: Total 0
Shader19: Total 0
Shader20: Total 0
Shader21: Total 0
Shader22: Total 0
Shader23: Total 0
Shader24: Total 0
Shader25: Total 0
Shader26: Total 0
Shader27: Total 0
Tlb_tot_thrash: 0
========================================Page fault statistics==============================
Shader0: Page_table_access:2530 Page_hit: 1510 Page_miss: 1020 Page_hit_rate: 0.596838
Shader1: Page_table_access:2810 Page_hit: 1690 Page_miss: 1120 Page_hit_rate: 0.601424
Shader2: Page_table_access:3068 Page_hit: 1992 Page_miss: 1076 Page_hit_rate: 0.649283
Shader3: Page_table_access:2636 Page_hit: 1696 Page_miss: 940 Page_hit_rate: 0.643399
Shader4: Page_table_access:2816 Page_hit: 1816 Page_miss: 1000 Page_hit_rate: 0.644886
Shader5: Page_table_access:2688 Page_hit: 1708 Page_miss: 980 Page_hit_rate: 0.635417
Shader6: Page_table_access:2752 Page_hit: 1712 Page_miss: 1040 Page_hit_rate: 0.622093
Shader7: Page_table_access:2746 Page_hit: 1706 Page_miss: 1040 Page_hit_rate: 0.621267
Shader8: Page_table_access:2672 Page_hit: 1664 Page_miss: 1008 Page_hit_rate: 0.622755
Shader9: Page_table_access:2628 Page_hit: 1656 Page_miss: 972 Page_hit_rate: 0.630137
Shader10: Page_table_access:2718 Page_hit: 1630 Page_miss: 1088 Page_hit_rate: 0.599706
Shader11: Page_table_access:2552 Page_hit: 1508 Page_miss: 1044 Page_hit_rate: 0.590909
Shader12: Page_table_access:2870 Page_hit: 1694 Page_miss: 1176 Page_hit_rate: 0.590244
Shader13: Page_table_access:2680 Page_hit: 1640 Page_miss: 1040 Page_hit_rate: 0.611940
Shader14: Page_table_access:2826 Page_hit: 1878 Page_miss: 948 Page_hit_rate: 0.664544
Shader15: Page_table_access:2710 Page_hit: 1702 Page_miss: 1008 Page_hit_rate: 0.628044
Shader16: Page_table_access:2590 Page_hit: 1562 Page_miss: 1028 Page_hit_rate: 0.603089
Shader17: Page_table_access:2528 Page_hit: 1504 Page_miss: 1024 Page_hit_rate: 0.594937
Shader18: Page_table_access:2906 Page_hit: 1906 Page_miss: 1000 Page_hit_rate: 0.655884
Shader19: Page_table_access:2848 Page_hit: 1920 Page_miss: 928 Page_hit_rate: 0.674157
Shader20: Page_table_access:2824 Page_hit: 1804 Page_miss: 1020 Page_hit_rate: 0.638810
Shader21: Page_table_access:2774 Page_hit: 1594 Page_miss: 1180 Page_hit_rate: 0.574621
Shader22: Page_table_access:2690 Page_hit: 1658 Page_miss: 1032 Page_hit_rate: 0.616357
Shader23: Page_table_access:2628 Page_hit: 1508 Page_miss: 1120 Page_hit_rate: 0.573820
Shader24: Page_table_access:2686 Page_hit: 1626 Page_miss: 1060 Page_hit_rate: 0.605361
Shader25: Page_table_access:2966 Page_hit: 1846 Page_miss: 1120 Page_hit_rate: 0.622387
Shader26: Page_table_access:2892 Page_hit: 1752 Page_miss: 1140 Page_hit_rate: 0.605809
Shader27: Page_table_access:2662 Page_hit: 1662 Page_miss: 1000 Page_hit_rate: 0.624343
Page_table_tot_access: 76696 Page_tot_hit: 47544, Page_tot_miss 29152, Page_tot_hit_rate: 0.619902 Page_tot_fault: 15 Page_tot_pending: 29137
Total_memory_access_page_fault: 15, Average_latency: 347345.562500
========================================Page thrashing statistics==============================
Page_validate: 768 Page_evict_dirty: 23 Page_evict_not_dirty: 46
Page_tot_thrash: 0
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
Rdma_read: 0
Rdma_migration_read 0
Rdma_migration_write 0
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.994636
[0-25]: 0.051118, [26-50]: 0.034340, [51-75]: 0.017764, [76-100]: 0.896778
Pcie_write_utilization: 0.203154
[0-25]: 1.000000, [26-50]: 0.000000, [51-75]: 0.000000, [76-100]: 0.000000
F:   222150----T:   860906 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(431.300476)
F:   223850----T:   230715 	 St: 802bb000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   230715----T:   234145 	 St: 802c7000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   234145----T:   236945 	 St: 802cb000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   236945----T:   244725 	 St: 802cd000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   244725----T:   247330 	 St: 804bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   247330----T:   255570 	 St: 804bc000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   255570----T:   258175 	 St: 804cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   258175----T:   266415 	 St: 804cc000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   266415----T:   269020 	 St: 803bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   269020----T:   277260 	 St: 803bc000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   277260----T:   279865 	 St: 803cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   279865----T:   288105 	 St: 803cc000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   288504----T:   291304 	 St: 802db000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   291304----T:   306530 	 St: 802dd000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F:   306530----T:   309135 	 St: 804db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   309135----T:   324830 	 St: 804dc000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   330457----T:   333062 	 St: 803db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   333062----T:   348757 	 St: 803dc000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   349561----T:   352361 	 St: 802fb000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   352361----T:   382614 	 St: 802fd000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F:   382614----T:   385219 	 St: 804fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   385219----T:   415942 	 St: 804fc000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:   421153----T:   423953 	 St: 803fb000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   423953----T:   454206 	 St: 803fd000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F:   462824----T:   465624 	 St: 8033b000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   465624----T:   525989 	 St: 8033d000 Sz: 516096 	 Sm: 0 	 T: memcpy_h2d(40.759621)
F:   525989----T:   528594 	 St: 8053b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   528594----T:   589430 	 St: 8053c000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:   595069----T:   598881 	 St: 8043b000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   595069----T:   597674 	 St: 802bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   597674----T:   600279 	 St: 802bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   600279----T:   602884 	 St: 802bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   602884----T:   605489 	 St: 802be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   605489----T:   608094 	 St: 802bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   608094----T:   610699 	 St: 802c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   610699----T:   613304 	 St: 802c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   613304----T:   615909 	 St: 802c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   615909----T:   618514 	 St: 802c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   618514----T:   621119 	 St: 802c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   621119----T:   623724 	 St: 802c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   623724----T:   626329 	 St: 802c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   626329----T:   628934 	 St: 802c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   628934----T:   631539 	 St: 802c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   631539----T:   634144 	 St: 802c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   634144----T:   636749 	 St: 802ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   636749----T:   639354 	 St: 802cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   639354----T:   641959 	 St: 802cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   641959----T:   644564 	 St: 802cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   644564----T:   647169 	 St: 802ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   647169----T:   649774 	 St: 802cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   649774----T:   652379 	 St: 802d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   652379----T:   654984 	 St: 802d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   654984----T:   657589 	 St: 804bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   657589----T:   660194 	 St: 804bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   660194----T:   662799 	 St: 804bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   662799----T:   665404 	 St: 804be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   665404----T:   668009 	 St: 804bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   668009----T:   670614 	 St: 804c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   670614----T:   673219 	 St: 804c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   673219----T:   675824 	 St: 804c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   675824----T:   678429 	 St: 804c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   678429----T:   681034 	 St: 804c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   681034----T:   683639 	 St: 804c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   683639----T:   686244 	 St: 804c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   686244----T:   688849 	 St: 804c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   688849----T:   691454 	 St: 804c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   691454----T:   694059 	 St: 804c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   694059----T:   696664 	 St: 804ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   696664----T:   699269 	 St: 804cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   699269----T:   701874 	 St: 804cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   701874----T:   704479 	 St: 804cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   704479----T:   707084 	 St: 804ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   707084----T:   709689 	 St: 804cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   709689----T:   712294 	 St: 804d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   712294----T:   714899 	 St: 804d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   714899----T:   717504 	 St: 803bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   717504----T:   720109 	 St: 803bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   720109----T:   722714 	 St: 803bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   722714----T:   725319 	 St: 803be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   725319----T:   727924 	 St: 803bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   727924----T:   730529 	 St: 803c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   730529----T:   733134 	 St: 803c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   733134----T:   735739 	 St: 803c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   735739----T:   738344 	 St: 803c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   738344----T:   740949 	 St: 803c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   740949----T:   743554 	 St: 803c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   743554----T:   746159 	 St: 803c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   746159----T:   748764 	 St: 803c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   748764----T:   751369 	 St: 803c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   751369----T:   753974 	 St: 803c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   753974----T:   756579 	 St: 803ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   756579----T:   759184 	 St: 803cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   759184----T:   761789 	 St: 803cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   761789----T:   764394 	 St: 803cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   764394----T:   766999 	 St: 803ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   766999----T:   769604 	 St: 803cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   769604----T:   772209 	 St: 803d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   772210----T:   831163 	 St: 80440000 Sz: 503808 	 Sm: 0 	 T: memcpy_h2d(39.806213)
F:   772210----T:   774815 	 St: 803d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   860906----T:   863511 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   860906----T:   869146 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:   871751----T:   874356 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   871751----T:   879991 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:   882596----T:   885201 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   882596----T:   898291 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:   900896----T:   903501 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   900896----T:   931619 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:   934224----T:   936829 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   934224----T:   984236 	 St: 0 Sz: 425984 	 Sm: 0 	 T: device_sync(33.769073)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 638756(cycle), 431.300476(us)
Tot_kernel_exec_time_and_fault_time: 1638431(cycle), 1106.300415(us)
Tot_memcpy_h2d_time: 407686(cycle), 275.277527(us)
Tot_memcpy_d2h_time: 0(cycle), 0.000000(us)
Tot_memcpy_time: 407686(cycle), 275.277527(us)
Tot_devicesync_time: 125935(cycle), 85.033760(us)
Tot_writeback_time: 179745(cycle), 121.367317(us)
Tot_rdma_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 305680(cycle), 206.401077(us)
GPGPU-Sim: *** exit detected ***
