IDRViewer.config = {"pagecount":500,"title":"Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 1: Basic Architecture","author":"Intel Corporation","subject":"","keywords":"","creator":"FrameMaker 16","producer":"Acrobat Distiller 23.0 (Windows)","creationdate":"D:20230620211057Z","moddate":"D:20230620213028-07'00'","trapped":"","fileName":"Intel® 64 and IA-32 Architectures Developer's Manual-1.pdf","bounds":[[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210]],"bookmarks":[{"title":"Chapter 1 About This Manual","page":25,"zoom":"XYZ 68 1110 null","children":[{"title":"1.1 Intel® 64 and IA-32 Processors Covered in this Manual","page":25,"zoom":"XYZ 68 630 null"},{"title":"1.2 Overview of Volume 1: Basic Architecture","page":28,"zoom":"XYZ 68 365 null"},{"title":"1.3 Notational Conventions","page":30,"zoom":"XYZ 68 1034 null","children":[{"title":"1.3.1 Bit and Byte Order","page":30,"zoom":"XYZ 68 928 null"},{"title":"1.3.2 Reserved Bits and Software Compatibility","page":30,"zoom":"XYZ 68 514 null","children":[{"title":"1.3.2.1 Instruction Operands","page":31,"zoom":"XYZ 70 986 null"}]},{"title":"1.3.3 Hexadecimal and Binary Numbers","page":31,"zoom":"XYZ 70 577 null"},{"title":"1.3.4 Segmented Addressing","page":31,"zoom":"XYZ 70 403 null"},{"title":"1.3.5 A New Syntax for CPUID, CR, and MSR Values","page":32,"zoom":"XYZ 68 1008 null"},{"title":"1.3.6 Exceptions","page":32,"zoom":"XYZ 68 204 null"}]},{"title":"1.4 Related Literature","page":33,"zoom":"XYZ 70 915 null"}]},{"title":"Chapter 2 Intel® 64 and IA-32 Architectures","page":35,"zoom":"XYZ 68 1110 null","children":[{"title":"2.1 Brief History of Intel® 64 and IA-32 Architecture","page":35,"zoom":"XYZ 68 1009 null","children":[{"title":"2.1.1 16-bit Processors and Segmentation (1978)","page":35,"zoom":"XYZ 68 870 null"},{"title":"2.1.2 The Intel® 286 Processor (1982)","page":35,"zoom":"XYZ 68 679 null"},{"title":"2.1.3 The Intel386™ Processor (1985)","page":35,"zoom":"XYZ 68 478 null"},{"title":"2.1.4 The Intel486™ Processor (1989)","page":35,"zoom":"XYZ 68 212 null"},{"title":"2.1.5 The Intel® Pentium® Processor (1993)","page":36,"zoom":"XYZ 68 970 null"},{"title":"2.1.6 The P6 Family of Processors (1995-1999)","page":36,"zoom":"XYZ 68 582 null"},{"title":"2.1.7 The Intel® Pentium® 4 Processor Family (2000-2006)","page":37,"zoom":"XYZ 70 999 null"},{"title":"2.1.8 The Intel® Xeon® Processor (2001- 2007)","page":37,"zoom":"XYZ 70 776 null"},{"title":"2.1.9 The Intel® Pentium® M Processor (2003-2006)","page":37,"zoom":"XYZ 70 452 null"},{"title":"2.1.10 The Intel® Pentium® Processor Extreme Edition (2005)","page":38,"zoom":"XYZ 68 1109 null"},{"title":"2.1.11 The Intel® Core™ Duo and Intel® Core™ Solo Processors (2006-2007)","page":38,"zoom":"XYZ 68 831 null"},{"title":"2.1.12 The Intel® Xeon® Processor 5100, 5300 Series and Intel® Core™ 2 Processor Family (2006)","page":38,"zoom":"XYZ 68 534 null"},{"title":"2.1.13 The Intel® Xeon® Processor 5200, 5400, 7400 Series and Intel® Core™ 2 Processor Family (2007)","page":38,"zoom":"XYZ 68 207 null"},{"title":"2.1.14 The Intel Atom® Processor Family (2008)","page":39,"zoom":"XYZ 70 895 null"},{"title":"2.1.15 The Intel Atom® Processor Family Based on Silvermont Microarchitecture (2013)","page":39,"zoom":"XYZ 70 591 null"},{"title":"2.1.16 The Intel® Core™ i7 Processor Family (2008)","page":39,"zoom":"XYZ 70 475 null"},{"title":"2.1.17 The Intel® Xeon® Processor 7500 Series (2010)","page":39,"zoom":"XYZ 70 175 null"},{"title":"2.1.18 2010 Intel® Core™ Processor Family (2010)","page":40,"zoom":"XYZ 68 970 null"},{"title":"2.1.19 The Intel® Xeon® Processor 5600 Series (2010)","page":40,"zoom":"XYZ 68 756 null"},{"title":"2.1.20 The Second Generation Intel® Core™ Processor Family (2011)","page":40,"zoom":"XYZ 68 565 null"},{"title":"2.1.21 The Third Generation Intel® Core™ Processor Family (2012)","page":40,"zoom":"XYZ 68 261 null"},{"title":"2.1.22 The Fourth Generation Intel® Core™ Processor Family (2013)","page":41,"zoom":"XYZ 70 1109 null"}]},{"title":"2.2 More on SPECIFIC advances","page":41,"zoom":"XYZ 70 1005 null","children":[{"title":"2.2.1 P6 Family Microarchitecture","page":41,"zoom":"XYZ 70 916 null"},{"title":"2.2.2 Intel NetBurst® Microarchitecture","page":42,"zoom":"XYZ 68 774 null","children":[{"title":"2.2.2.1 The Front End Pipeline","page":43,"zoom":"XYZ 70 394 null"},{"title":"2.2.2.2 Out-Of-Order Execution Core","page":44,"zoom":"XYZ 68 912 null"},{"title":"2.2.2.3 Retirement Unit","page":44,"zoom":"XYZ 68 730 null"}]},{"title":"2.2.3 Intel® Core™ Microarchitecture","page":44,"zoom":"XYZ 68 540 null","children":[{"title":"2.2.3.1 The Front End","page":45,"zoom":"XYZ 70 313 null"},{"title":"2.2.3.2 Execution Core","page":46,"zoom":"XYZ 68 959 null"}]},{"title":"2.2.4 Intel Atom® Microarchitecture","page":46,"zoom":"XYZ 68 663 null"},{"title":"2.2.5 Nehalem Microarchitecture","page":47,"zoom":"XYZ 70 1109 null"},{"title":"2.2.6 Sandy Bridge Microarchitecture","page":47,"zoom":"XYZ 70 559 null"},{"title":"2.2.7 SIMD Instructions","page":48,"zoom":"XYZ 68 828 null"},{"title":"2.2.8 Intel® Hyper-Threading Technology","page":50,"zoom":"XYZ 68 430 null","children":[{"title":"2.2.8.1 Some Implementation Notes","page":51,"zoom":"XYZ 70 524 null"}]},{"title":"2.2.9 Multi-Core Technology","page":52,"zoom":"XYZ 68 1109 null"},{"title":"2.2.10 Intel® 64 Architecture","page":54,"zoom":"XYZ 68 1109 null"},{"title":"2.2.11 Intel® Virtualization Technology (Intel® VT)","page":54,"zoom":"XYZ 68 725 null"}]},{"title":"2.3 Intel® 64 and IA-32 processor generations","page":54,"zoom":"XYZ 68 436 null"},{"title":"2.4 Planned Removal of Intel® Instruction Set Architecture and Features from Upcoming Products","page":62,"zoom":"XYZ 68 829 null"},{"title":"2.5 Intel® Instruction Set Architecture and Features Removed","page":62,"zoom":"XYZ 68 598 null"}]},{"title":"Chapter 3 Basic Execution Environment","page":63,"zoom":"XYZ 68 1110 null","children":[{"title":"3.1 Modes of Operation","page":63,"zoom":"XYZ 68 909 null","children":[{"title":"3.1.1 Intel® 64 Architecture","page":63,"zoom":"XYZ 68 510 null"}]},{"title":"3.2 Overview of the Basic Execution Environment","page":64,"zoom":"XYZ 68 921 null","children":[{"title":"3.2.1 64-Bit Mode Execution Environment","page":67,"zoom":"XYZ 70 1109 null"}]},{"title":"3.3 Memory Organization","page":68,"zoom":"XYZ 68 252 null","children":[{"title":"3.3.1 IA-32 Memory Models","page":69,"zoom":"XYZ 70 971 null"},{"title":"3.3.2 Paging and Virtual Memory","page":70,"zoom":"XYZ 68 566 null"},{"title":"3.3.3 Memory Organization in 64-Bit Mode","page":70,"zoom":"XYZ 68 247 null"},{"title":"3.3.4 Modes of Operation vs. Memory Model","page":71,"zoom":"XYZ 70 1109 null"},{"title":"3.3.5 32-Bit and 16-Bit Address and Operand Sizes","page":71,"zoom":"XYZ 70 660 null"},{"title":"3.3.6 Extended Physical Addressing in Protected Mode","page":71,"zoom":"XYZ 70 328 null"},{"title":"3.3.7 Address Calculations in 64-Bit Mode","page":72,"zoom":"XYZ 68 1109 null","children":[{"title":"3.3.7.1 Canonical Addressing","page":72,"zoom":"XYZ 68 562 null"}]}]},{"title":"3.4 Basic Program Execution Registers","page":72,"zoom":"XYZ 68 194 null","children":[{"title":"3.4.1 General-Purpose Registers","page":73,"zoom":"XYZ 70 953 null","children":[{"title":"3.4.1.1 General-Purpose Registers in 64-Bit Mode","page":74,"zoom":"XYZ 68 498 null"}]},{"title":"3.4.2 Segment Registers","page":75,"zoom":"XYZ 70 586 null","children":[{"title":"3.4.2.1 Segment Registers in 64-Bit Mode","page":77,"zoom":"XYZ 70 945 null"}]},{"title":"3.4.3 EFLAGS Register","page":77,"zoom":"XYZ 70 715 null","children":[{"title":"3.4.3.1 Status Flags","page":78,"zoom":"XYZ 68 495 null"},{"title":"3.4.3.2 DF Flag","page":79,"zoom":"XYZ 70 861 null"},{"title":"3.4.3.3 System Flags and IOPL Field","page":79,"zoom":"XYZ 70 713 null"},{"title":"3.4.3.4 RFLAGS Register in 64-Bit Mode","page":80,"zoom":"XYZ 68 1045 null"}]}]},{"title":"3.5 Instruction Pointer","page":80,"zoom":"XYZ 68 942 null","children":[{"title":"3.5.1 Instruction Pointer in 64-Bit Mode","page":80,"zoom":"XYZ 68 653 null"}]},{"title":"3.6 Operand-Size and Address-Size Attributes","page":80,"zoom":"XYZ 68 533 null","children":[{"title":"3.6.1 Operand Size and Address Size in 64-Bit Mode","page":81,"zoom":"XYZ 70 857 null"}]},{"title":"3.7 Operand Addressing","page":81,"zoom":"XYZ 70 275 null","children":[{"title":"3.7.1 Immediate Operands","page":82,"zoom":"XYZ 68 986 null"},{"title":"3.7.2 Register Operands","page":82,"zoom":"XYZ 68 782 null","children":[{"title":"3.7.2.1 Register Operands in 64-Bit Mode","page":83,"zoom":"XYZ 70 1109 null"}]},{"title":"3.7.3 Memory Operands","page":83,"zoom":"XYZ 70 679 null","children":[{"title":"3.7.3.1 Memory Operands in 64-Bit Mode","page":83,"zoom":"XYZ 70 444 null"}]},{"title":"3.7.4 Specifying a Segment Selector","page":83,"zoom":"XYZ 70 242 null","children":[{"title":"3.7.4.1 Segmentation in 64-Bit Mode","page":84,"zoom":"XYZ 68 496 null"}]},{"title":"3.7.5 Specifying an Offset","page":84,"zoom":"XYZ 68 307 null","children":[{"title":"3.7.5.1 Specifying an Offset in 64-Bit Mode","page":86,"zoom":"XYZ 68 1109 null"}]},{"title":"3.7.6 Assembler and Compiler Addressing Modes","page":86,"zoom":"XYZ 68 797 null"},{"title":"3.7.7 I/O Port Addressing","page":86,"zoom":"XYZ 68 664 null"}]}]},{"title":"Chapter 4 Data Types","page":87,"zoom":"XYZ 68 1110 null","children":[{"title":"4.1 Fundamental Data Types","page":87,"zoom":"XYZ 68 925 null","children":[{"title":"4.1.1 Alignment of Words, Doublewords, Quadwords, and Double Quadwords","page":88,"zoom":"XYZ 68 638 null"}]},{"title":"4.2 Numeric Data Types","page":88,"zoom":"XYZ 68 359 null","children":[{"title":"4.2.1 Integers","page":89,"zoom":"XYZ 70 404 null","children":[{"title":"4.2.1.1 Unsigned Integers","page":89,"zoom":"XYZ 70 195 null"},{"title":"4.2.1.2 Signed Integers","page":90,"zoom":"XYZ 68 1045 null"}]},{"title":"4.2.2 Floating-Point Data Types","page":90,"zoom":"XYZ 68 371 null"}]},{"title":"4.3 Pointer Data Types","page":92,"zoom":"XYZ 68 533 null","children":[{"title":"4.3.1 Pointer Data Types in 64-Bit Mode","page":93,"zoom":"XYZ 70 1109 null"}]},{"title":"4.4 Bit Field Data Type","page":93,"zoom":"XYZ 70 469 null"},{"title":"4.5 String Data Types","page":94,"zoom":"XYZ 68 1110 null"},{"title":"4.6 Packed SIMD Data Types","page":94,"zoom":"XYZ 68 983 null","children":[{"title":"4.6.1 64-Bit SIMD Packed Data Types","page":94,"zoom":"XYZ 68 844 null"},{"title":"4.6.2 128-Bit Packed SIMD Data Types","page":94,"zoom":"XYZ 68 284 null"}]},{"title":"4.7 BCD and Packed BCD Integers","page":95,"zoom":"XYZ 70 375 null"},{"title":"4.8 Real Numbers and Floating-Point Formats","page":97,"zoom":"XYZ 70 834 null","children":[{"title":"4.8.1 Real Number System","page":97,"zoom":"XYZ 70 678 null"},{"title":"4.8.2 Floating-Point Format","page":97,"zoom":"XYZ 70 487 null","children":[{"title":"4.8.2.1 Normalized Numbers","page":99,"zoom":"XYZ 70 1109 null"},{"title":"4.8.2.2 Biased Exponent","page":99,"zoom":"XYZ 70 895 null"}]},{"title":"4.8.3 Real Number and Non-number Encodings","page":99,"zoom":"XYZ 70 705 null","children":[{"title":"4.8.3.1 Signed Zeros","page":100,"zoom":"XYZ 68 608 null"},{"title":"4.8.3.2 Normalized and Denormalized Finite Numbers","page":100,"zoom":"XYZ 68 482 null"},{"title":"4.8.3.3 Signed Infinities","page":101,"zoom":"XYZ 70 652 null"},{"title":"4.8.3.4 NaNs","page":101,"zoom":"XYZ 70 395 null"},{"title":"4.8.3.5 Operating on SNaNs and QNaNs","page":102,"zoom":"XYZ 68 1109 null"},{"title":"4.8.3.6 Using SNaNs and QNaNs in Applications","page":102,"zoom":"XYZ 68 200 null"},{"title":"4.8.3.7 QNaN Floating-Point Indefinite","page":103,"zoom":"XYZ 70 736 null"},{"title":"4.8.3.8 Half Precision Floating-Point Operation","page":103,"zoom":"XYZ 70 612 null"}]},{"title":"4.8.4 Rounding","page":103,"zoom":"XYZ 70 389 null","children":[{"title":"4.8.4.1 Rounding Control (RC) Fields","page":104,"zoom":"XYZ 68 511 null"},{"title":"4.8.4.2 Truncation with Intel® SSE, SSE2, and AVX Conversion Instructions","page":104,"zoom":"XYZ 68 300 null"}]}]},{"title":"4.9 Overview of Floating-Point Exceptions","page":105,"zoom":"XYZ 70 1110 null","children":[{"title":"4.9.1 Floating-Point Exception Conditions","page":106,"zoom":"XYZ 68 922 null","children":[{"title":"4.9.1.1 Invalid Operation Exception (#I)","page":106,"zoom":"XYZ 68 795 null"},{"title":"4.9.1.2 Denormal Operand Exception (#D)","page":106,"zoom":"XYZ 68 464 null"},{"title":"4.9.1.3 Divide-By-Zero Exception (#Z)","page":107,"zoom":"XYZ 70 1109 null"},{"title":"4.9.1.4 Numeric Overflow Exception (#O)","page":107,"zoom":"XYZ 70 850 null"},{"title":"4.9.1.5 Numeric Underflow Exception (#U)","page":108,"zoom":"XYZ 68 1015 null"},{"title":"4.9.1.6 Inexact-Result (Precision) Exception (#P)","page":108,"zoom":"XYZ 68 224 null"}]},{"title":"4.9.2 Floating-Point Exception Priority","page":109,"zoom":"XYZ 70 585 null"},{"title":"4.9.3 Typical Actions of a Floating-Point Exception Handler","page":110,"zoom":"XYZ 68 971 null"}]}]},{"title":"Chapter 5 Instruction Set Summary","page":111,"zoom":"XYZ 68 1110 null","children":[{"title":"5.1 General-Purpose Instructions","page":115,"zoom":"XYZ 70 447 null","children":[{"title":"5.1.1 Data Transfer Instructions","page":115,"zoom":"XYZ 70 194 null"},{"title":"5.1.2 Binary Arithmetic Instructions","page":116,"zoom":"XYZ 68 375 null"},{"title":"5.1.3 Decimal Arithmetic Instructions","page":117,"zoom":"XYZ 70 970 null"},{"title":"5.1.4 Logical Instructions","page":117,"zoom":"XYZ 70 759 null"},{"title":"5.1.5 Shift and Rotate Instructions","page":117,"zoom":"XYZ 70 574 null"},{"title":"5.1.6 Bit and Byte Instructions","page":117,"zoom":"XYZ 70 299 null"},{"title":"5.1.7 Control Transfer Instructions","page":118,"zoom":"XYZ 68 615 null"},{"title":"5.1.8 String Instructions","page":119,"zoom":"XYZ 70 777 null"},{"title":"5.1.9 I/O Instructions","page":119,"zoom":"XYZ 70 310 null"},{"title":"5.1.10 Enter and Leave Instructions","page":120,"zoom":"XYZ 68 1055 null"},{"title":"5.1.11 Flag Control (EFLAG) Instructions","page":120,"zoom":"XYZ 68 930 null"},{"title":"5.1.12 Segment Register Instructions","page":120,"zoom":"XYZ 68 612 null"},{"title":"5.1.13 Miscellaneous Instructions","page":120,"zoom":"XYZ 68 423 null"},{"title":"5.1.14 User Mode Extended Sate Save/Restore Instructions","page":121,"zoom":"XYZ 70 1000 null"},{"title":"5.1.15 Random Number Generator Instructions","page":121,"zoom":"XYZ 70 835 null"},{"title":"5.1.16 BMI1 and BMI2 Instructions","page":121,"zoom":"XYZ 70 734 null","children":[{"title":"5.1.16.1 Detection of VEX-Encoded GPR Instructions, LZCNT, TZCNT, and PREFETCHW","page":121,"zoom":"XYZ 70 362 null"}]}]},{"title":"5.2 x87 FPU Instructions","page":122,"zoom":"XYZ 68 1110 null","children":[{"title":"5.2.1 x87 FPU Data Transfer Instructions","page":122,"zoom":"XYZ 68 947 null"},{"title":"5.2.2 x87 FPU Basic Arithmetic Instructions","page":122,"zoom":"XYZ 68 484 null"},{"title":"5.2.3 x87 FPU Comparison Instructions","page":123,"zoom":"XYZ 70 799 null"},{"title":"5.2.4 x87 FPU Transcendental Instructions","page":123,"zoom":"XYZ 70 417 null"},{"title":"5.2.5 x87 FPU Load Constants Instructions","page":124,"zoom":"XYZ 68 1109 null"},{"title":"5.2.6 x87 FPU Control Instructions","page":124,"zoom":"XYZ 68 876 null"}]},{"title":"5.3 x87 FPU AND SIMD State Management Instructions","page":124,"zoom":"XYZ 68 391 null"},{"title":"5.4 MMX Instructions","page":125,"zoom":"XYZ 70 1110 null","children":[{"title":"5.4.1 MMX Data Transfer Instructions","page":125,"zoom":"XYZ 70 780 null"},{"title":"5.4.2 MMX Conversion Instructions","page":125,"zoom":"XYZ 70 640 null"},{"title":"5.4.3 MMX Packed Arithmetic Instructions","page":125,"zoom":"XYZ 70 365 null"},{"title":"5.4.4 MMX Comparison Instructions","page":126,"zoom":"XYZ 68 916 null"},{"title":"5.4.5 MMX Logical Instructions","page":126,"zoom":"XYZ 68 713 null"},{"title":"5.4.6 MMX Shift and Rotate Instructions","page":126,"zoom":"XYZ 68 550 null"},{"title":"5.4.7 MMX State Management Instructions","page":126,"zoom":"XYZ 68 279 null"}]},{"title":"5.5 Intel® SSE Instructions","page":127,"zoom":"XYZ 70 1110 null","children":[{"title":"5.5.1 Intel® SSE SIMD Single Precision Floating-Point Instructions","page":127,"zoom":"XYZ 70 756 null","children":[{"title":"5.5.1.1 Intel® SSE Data Transfer Instructions","page":127,"zoom":"XYZ 70 646 null"},{"title":"5.5.1.2 Intel® SSE Packed Arithmetic Instructions","page":127,"zoom":"XYZ 70 267 null"},{"title":"5.5.1.3 Intel® SSE Comparison Instructions","page":128,"zoom":"XYZ 68 783 null"},{"title":"5.5.1.4 Intel® SSE Logical Instructions","page":128,"zoom":"XYZ 68 591 null"},{"title":"5.5.1.5 Intel® SSE Shuffle and Unpack Instructions","page":128,"zoom":"XYZ 68 414 null"},{"title":"5.5.1.6 Intel® SSE Conversion Instructions","page":128,"zoom":"XYZ 68 226 null"}]},{"title":"5.5.2 Intel® SSE MXCSR State Management Instructions","page":129,"zoom":"XYZ 70 957 null"},{"title":"5.5.3 Intel® SSE 64-Bit SIMD Integer Instructions","page":129,"zoom":"XYZ 70 815 null"},{"title":"5.5.4 Intel® SSE Cacheability Control, Prefetch, and Instruction Ordering Instructions","page":129,"zoom":"XYZ 70 443 null"}]},{"title":"5.6 Intel® SSE2 Instructions","page":129,"zoom":"XYZ 70 181 null","children":[{"title":"5.6.1 Intel® SSE2 Packed and Scalar Double Precision Floating-Point Instructions","page":130,"zoom":"XYZ 68 806 null","children":[{"title":"5.6.1.1 Intel® SSE2 Data Movement Instructions","page":130,"zoom":"XYZ 68 696 null"},{"title":"5.6.1.2 Intel® SSE2 Packed Arithmetic Instructions","page":130,"zoom":"XYZ 68 394 null"},{"title":"5.6.1.3 Intel® SSE2 Logical Instructions","page":131,"zoom":"XYZ 70 997 null"},{"title":"5.6.1.4 Intel® SSE2 Compare Instructions","page":131,"zoom":"XYZ 70 821 null"},{"title":"5.6.1.5 Intel® SSE2 Shuffle and Unpack Instructions","page":131,"zoom":"XYZ 70 611 null"},{"title":"5.6.1.6 Intel® SSE2 Conversion Instructions","page":131,"zoom":"XYZ 70 423 null"}]},{"title":"5.6.2 Intel® SSE2 Packed Single Precision Floating-Point Instructions","page":132,"zoom":"XYZ 68 881 null"},{"title":"5.6.3 Intel® SSE2 128-Bit SIMD Integer Instructions","page":132,"zoom":"XYZ 68 684 null"},{"title":"5.6.4 Intel® SSE2 Cacheability Control and Ordering Instructions","page":132,"zoom":"XYZ 68 285 null"}]},{"title":"5.7 Intel® SSE3 Instructions","page":133,"zoom":"XYZ 70 970 null","children":[{"title":"5.7.1 Intel® SSE3 x87-FP Integer Conversion Instruction","page":133,"zoom":"XYZ 70 611 null"},{"title":"5.7.2 Intel® SSE3 Specialized 128-bit Unaligned Data Load Instruction","page":133,"zoom":"XYZ 70 514 null"},{"title":"5.7.3 Intel® SSE3 SIMD Floating-Point Packed ADD/SUB Instructions","page":133,"zoom":"XYZ 70 435 null"},{"title":"5.7.4 Intel® SSE3 SIMD Floating-Point Horizontal ADD/SUB Instructions","page":133,"zoom":"XYZ 70 300 null"},{"title":"5.7.5 Intel® SSE3 SIMD Floating-Point LOAD/MOVE/DUPLICATE Instructions","page":134,"zoom":"XYZ 68 895 null"},{"title":"5.7.6 Intel® SSE3 Agent Synchronization Instructions","page":134,"zoom":"XYZ 68 739 null"}]},{"title":"5.8 Supplemental Streaming SIMD Extensions 3 (SSSE3) Instructions","page":134,"zoom":"XYZ 68 617 null","children":[{"title":"5.8.1 Horizontal Addition/Subtraction","page":134,"zoom":"XYZ 68 235 null"},{"title":"5.8.2 Packed Absolute Values","page":135,"zoom":"XYZ 70 823 null"},{"title":"5.8.3 Multiply and Add Packed Signed and Unsigned Bytes","page":135,"zoom":"XYZ 70 701 null"},{"title":"5.8.4 Packed Multiply High with Round and Scale","page":135,"zoom":"XYZ 70 571 null"},{"title":"5.8.5 Packed Shuffle Bytes","page":135,"zoom":"XYZ 70 391 null"},{"title":"5.8.6 Packed Sign","page":135,"zoom":"XYZ 70 261 null"},{"title":"5.8.7 Packed Align Right","page":136,"zoom":"XYZ 68 1109 null"}]},{"title":"5.9 Intel® SSE4 Instructions","page":136,"zoom":"XYZ 68 974 null"},{"title":"5.10 Intel® SSE4.1 Instructions","page":136,"zoom":"XYZ 68 380 null","children":[{"title":"5.10.1 Dword Multiply Instructions","page":136,"zoom":"XYZ 68 242 null"},{"title":"5.10.2 Floating-Point Dot Product Instructions","page":137,"zoom":"XYZ 70 1109 null"},{"title":"5.10.3 Streaming Load Hint Instruction","page":137,"zoom":"XYZ 70 1008 null"},{"title":"5.10.4 Packed Blending Instructions","page":137,"zoom":"XYZ 70 861 null"},{"title":"5.10.5 Packed Integer MIN/MAX Instructions","page":137,"zoom":"XYZ 70 540 null"},{"title":"5.10.6 Floating-Point Round Instructions with Selectable Rounding Mode","page":137,"zoom":"XYZ 70 311 null"},{"title":"5.10.7 Insertion and Extractions from XMM Registers","page":138,"zoom":"XYZ 68 1109 null"},{"title":"5.10.8 Packed Integer Format Conversions","page":138,"zoom":"XYZ 68 724 null"},{"title":"5.10.9 Improved Sums of Absolute Differences (SAD) for 4-Byte Blocks","page":138,"zoom":"XYZ 68 207 null"},{"title":"5.10.10 Horizontal Search","page":139,"zoom":"XYZ 70 1109 null"},{"title":"5.10.11 Packed Test","page":139,"zoom":"XYZ 70 996 null"},{"title":"5.10.12 Packed Qword Equality Comparisons","page":139,"zoom":"XYZ 70 883 null"},{"title":"5.10.13 Dword Packing With Unsigned Saturation","page":139,"zoom":"XYZ 70 803 null"}]},{"title":"5.11 Intel® SSE4.2 Instruction Set","page":139,"zoom":"XYZ 70 719 null","children":[{"title":"5.11.1 String and Text Processing Instructions","page":139,"zoom":"XYZ 70 542 null"},{"title":"5.11.2 Packed Comparison SIMD integer Instruction","page":139,"zoom":"XYZ 70 398 null"}]},{"title":"5.12 Intel® AES-NI and PCLMULQDQ","page":139,"zoom":"XYZ 70 314 null"},{"title":"5.13 Intel® Advanced Vector Extensions (Intel® AVX)","page":140,"zoom":"XYZ 68 1029 null"},{"title":"5.14 16-bit Floating-Point Conversion","page":140,"zoom":"XYZ 68 579 null"},{"title":"5.15 Fused-Multiply-ADD (FMA)","page":140,"zoom":"XYZ 68 300 null"},{"title":"5.16 Intel® Advanced Vector Extensions 2 (Intel® AVX2)","page":141,"zoom":"XYZ 70 1110 null"},{"title":"5.17 Intel® Transactional Synchronization Extensions (Intel® TSX)","page":141,"zoom":"XYZ 70 898 null"},{"title":"5.18 Intel® SHA Extensions","page":141,"zoom":"XYZ 70 658 null"},{"title":"5.19 Intel® Advanced Vector Extensions 512 (Intel® AVX-512)","page":141,"zoom":"XYZ 70 366 null"},{"title":"5.20 System Instructions","page":146,"zoom":"XYZ 68 366 null"},{"title":"5.21 64-Bit Mode Instructions","page":147,"zoom":"XYZ 70 242 null"},{"title":"5.22 Virtual-Machine Extensions","page":148,"zoom":"XYZ 68 922 null"},{"title":"5.23 Safer Mode Extensions","page":148,"zoom":"XYZ 68 184 null"},{"title":"5.24 Intel® Memory Protection Extensions","page":149,"zoom":"XYZ 70 867 null"},{"title":"5.25 Intel® Software Guard Extensions","page":149,"zoom":"XYZ 70 553 null"},{"title":"5.26 Shadow Stack Management Instructions","page":150,"zoom":"XYZ 68 936 null"},{"title":"5.27 Control Transfer Terminating Instructions","page":150,"zoom":"XYZ 68 655 null"},{"title":"5.28 Intel® AMX Instructions","page":150,"zoom":"XYZ 68 543 null"},{"title":"5.29 User Interrupt Instructions","page":150,"zoom":"XYZ 68 218 null"},{"title":"5.30 Enqueue Store Instructions","page":151,"zoom":"XYZ 70 1029 null"}]},{"title":"Chapter 6 Procedure Calls, Interrupts, and Exceptions","page":153,"zoom":"XYZ 68 1110 null","children":[{"title":"6.1 Procedure Call Types","page":153,"zoom":"XYZ 68 925 null"},{"title":"6.2 Stacks","page":153,"zoom":"XYZ 68 612 null","children":[{"title":"6.2.1 Setting Up a Stack","page":154,"zoom":"XYZ 68 531 null"},{"title":"6.2.2 Stack Alignment","page":154,"zoom":"XYZ 68 284 null"},{"title":"6.2.3 Address-Size Attributes for Stack Accesses","page":155,"zoom":"XYZ 70 964 null"},{"title":"6.2.4 Procedure Linking Information","page":155,"zoom":"XYZ 70 705 null","children":[{"title":"6.2.4.1 Stack-Frame Base Pointer","page":155,"zoom":"XYZ 70 595 null"},{"title":"6.2.4.2 Return Instruction Pointer","page":155,"zoom":"XYZ 70 380 null"}]},{"title":"6.2.5 Stack Behavior in 64-Bit Mode","page":156,"zoom":"XYZ 68 1038 null"}]},{"title":"6.3 Shadow Stacks","page":156,"zoom":"XYZ 68 818 null"},{"title":"6.4 Calling Procedures Using CALL and RET","page":156,"zoom":"XYZ 68 484 null","children":[{"title":"6.4.1 Near CALL and RET Operation","page":156,"zoom":"XYZ 68 236 null"},{"title":"6.4.2 Far CALL and RET Operation","page":157,"zoom":"XYZ 70 872 null"},{"title":"6.4.3 Parameter Passing","page":159,"zoom":"XYZ 70 1109 null","children":[{"title":"6.4.3.1 Passing Parameters Through the General-Purpose Registers","page":159,"zoom":"XYZ 70 1015 null"},{"title":"6.4.3.2 Passing Parameters on the Stack","page":159,"zoom":"XYZ 70 892 null"},{"title":"6.4.3.3 Passing Parameters in an Argument List","page":159,"zoom":"XYZ 70 759 null"}]},{"title":"6.4.4 Saving Procedure State Information","page":159,"zoom":"XYZ 70 627 null"},{"title":"6.4.5 Calls to Other Privilege Levels","page":159,"zoom":"XYZ 70 287 null"},{"title":"6.4.6 CALL and RET Operation Between Privilege Levels","page":160,"zoom":"XYZ 68 229 null"},{"title":"6.4.7 Branch Functions in 64-Bit Mode","page":164,"zoom":"XYZ 68 1109 null"}]},{"title":"6.5 Interrupts and Exceptions","page":164,"zoom":"XYZ 68 352 null","children":[{"title":"6.5.1 Call and Return Operation for Interrupt or Exception Handling Procedures","page":165,"zoom":"XYZ 70 718 null"},{"title":"6.5.2 Calls to Interrupt or Exception Handler Tasks","page":170,"zoom":"XYZ 68 718 null"},{"title":"6.5.3 Interrupt and Exception Handling in Real-Address Mode","page":170,"zoom":"XYZ 68 493 null"},{"title":"6.5.4 INT n, INTO, INT3, INT1, and BOUND Instructions","page":170,"zoom":"XYZ 68 270 null"},{"title":"6.5.5 Handling Floating-Point Exceptions","page":171,"zoom":"XYZ 70 825 null"},{"title":"6.5.6 Interrupt and Exception Behavior in 64-Bit Mode","page":171,"zoom":"XYZ 70 491 null"}]},{"title":"6.6 Procedure Calls for Block-Structured Languages","page":172,"zoom":"XYZ 68 1110 null","children":[{"title":"6.6.1 ENTER Instruction","page":172,"zoom":"XYZ 68 884 null"},{"title":"6.6.2 LEAVE Instruction","page":176,"zoom":"XYZ 68 475 null"}]}]},{"title":"Chapter 7 Programming With General-Purpose Instructions","page":177,"zoom":"XYZ 68 1110 null","children":[{"title":"7.1 Programming environment for GP Instructions","page":177,"zoom":"XYZ 68 734 null"},{"title":"7.2 Programming Environment for GP Instructions in 64-Bit Mode","page":177,"zoom":"XYZ 68 276 null"},{"title":"7.3 Summary of GP Instructions","page":178,"zoom":"XYZ 68 678 null","children":[{"title":"7.3.1 Data Transfer Instructions","page":178,"zoom":"XYZ 68 233 null","children":[{"title":"7.3.1.1 General Data Movement Instructions","page":179,"zoom":"XYZ 70 1015 null"},{"title":"7.3.1.2 Exchange Instructions","page":180,"zoom":"XYZ 68 1109 null"},{"title":"7.3.1.3 Exchange Instructions in 64-Bit Mode","page":181,"zoom":"XYZ 70 786 null"},{"title":"7.3.1.4 Stack Manipulation Instructions","page":181,"zoom":"XYZ 70 696 null"},{"title":"7.3.1.5 Stack Manipulation Instructions in 64-Bit Mode","page":183,"zoom":"XYZ 70 783 null"},{"title":"7.3.1.6 Type Conversion Instructions","page":183,"zoom":"XYZ 70 660 null"},{"title":"7.3.1.7 Type Conversion Instructions in 64-Bit Mode","page":184,"zoom":"XYZ 68 986 null"}]},{"title":"7.3.2 Binary Arithmetic Instructions","page":184,"zoom":"XYZ 68 889 null","children":[{"title":"7.3.2.1 Addition and Subtraction Instructions","page":184,"zoom":"XYZ 68 681 null"},{"title":"7.3.2.2 Increment and Decrement Instructions","page":184,"zoom":"XYZ 68 458 null"},{"title":"7.3.2.3 Increment and Decrement Instructions in 64-Bit Mode","page":184,"zoom":"XYZ 68 368 null"},{"title":"7.3.2.4 Comparison and Sign Change Instructions","page":184,"zoom":"XYZ 68 259 null"},{"title":"7.3.2.5 Multiplication and Division Instructions","page":185,"zoom":"XYZ 70 1109 null"}]},{"title":"7.3.3 Decimal Arithmetic Instructions","page":185,"zoom":"XYZ 70 829 null","children":[{"title":"7.3.3.1 Packed BCD Adjustment Instructions","page":185,"zoom":"XYZ 70 569 null"},{"title":"7.3.3.2 Unpacked BCD Adjustment Instructions","page":185,"zoom":"XYZ 70 337 null"}]},{"title":"7.3.4 Decimal Arithmetic Instructions in 64-Bit Mode","page":186,"zoom":"XYZ 68 872 null"},{"title":"7.3.5 Logical Instructions","page":186,"zoom":"XYZ 68 789 null"},{"title":"7.3.6 Shift and Rotate Instructions","page":186,"zoom":"XYZ 68 673 null","children":[{"title":"7.3.6.1 Shift Instructions","page":186,"zoom":"XYZ 68 511 null"},{"title":"7.3.6.2 Double-Shift Instructions","page":188,"zoom":"XYZ 68 727 null"},{"title":"7.3.6.3 Rotate Instructions","page":189,"zoom":"XYZ 70 1109 null"}]},{"title":"7.3.7 Bit and Byte Instructions","page":189,"zoom":"XYZ 70 319 null","children":[{"title":"7.3.7.1 Bit Test and Modify Instructions","page":190,"zoom":"XYZ 68 1109 null"},{"title":"7.3.7.2 Bit Scan Instructions","page":190,"zoom":"XYZ 68 835 null"},{"title":"7.3.7.3 Byte Set on Condition Instructions","page":190,"zoom":"XYZ 68 695 null"},{"title":"7.3.7.4 Test Instruction","page":190,"zoom":"XYZ 68 528 null"}]},{"title":"7.3.8 Control Transfer Instructions","page":190,"zoom":"XYZ 68 415 null","children":[{"title":"7.3.8.1 Unconditional Transfer Instructions","page":190,"zoom":"XYZ 68 212 null"},{"title":"7.3.8.2 Conditional Transfer Instructions","page":191,"zoom":"XYZ 70 284 null"},{"title":"7.3.8.3 Control Transfer Instructions in 64-Bit Mode","page":193,"zoom":"XYZ 70 637 null"},{"title":"7.3.8.4 Software Interrupt Instructions","page":193,"zoom":"XYZ 70 331 null"},{"title":"7.3.8.5 Software Interrupt Instructions in 64-bit Mode and Compatibility Mode","page":194,"zoom":"XYZ 68 912 null"}]},{"title":"7.3.9 String Operations","page":194,"zoom":"XYZ 68 791 null","children":[{"title":"7.3.9.1 String Instructions","page":194,"zoom":"XYZ 68 647 null"},{"title":"7.3.9.2 Repeated String Operations","page":195,"zoom":"XYZ 70 912 null"},{"title":"7.3.9.3 Fast-String Operation","page":195,"zoom":"XYZ 70 545 null"},{"title":"7.3.9.4 String Operations in 64-Bit Mode","page":196,"zoom":"XYZ 68 844 null"}]},{"title":"7.3.10 I/O Instructions","page":196,"zoom":"XYZ 68 603 null"},{"title":"7.3.11 I/O Instructions in 64-Bit Mode","page":196,"zoom":"XYZ 68 314 null"},{"title":"7.3.12 Enter and Leave Instructions","page":197,"zoom":"XYZ 70 1109 null"},{"title":"7.3.13 Flag Control (EFLAG) Instructions","page":197,"zoom":"XYZ 70 993 null","children":[{"title":"7.3.13.1 Carry and Direction Flag Instructions","page":197,"zoom":"XYZ 70 814 null"},{"title":"7.3.13.2 EFLAGS Transfer Instructions","page":197,"zoom":"XYZ 70 615 null"},{"title":"7.3.13.3 Interrupt Flag Instructions","page":198,"zoom":"XYZ 68 986 null"}]},{"title":"7.3.14 Flag Control (RFLAG) Instructions in 64-Bit Mode","page":198,"zoom":"XYZ 68 814 null"},{"title":"7.3.15 Segment Register Instructions","page":198,"zoom":"XYZ 68 673 null","children":[{"title":"7.3.15.1 Segment-Register Load and Store Instructions","page":198,"zoom":"XYZ 68 432 null"},{"title":"7.3.15.2 Far Control Transfer Instructions","page":198,"zoom":"XYZ 68 249 null"},{"title":"7.3.15.3 Software Interrupt Instructions","page":199,"zoom":"XYZ 70 1045 null"},{"title":"7.3.15.4 Load Far Pointer Instructions","page":199,"zoom":"XYZ 70 921 null"}]},{"title":"7.3.16 Miscellaneous Instructions","page":199,"zoom":"XYZ 70 773 null","children":[{"title":"7.3.16.1 Address Computation Instruction","page":199,"zoom":"XYZ 70 588 null"},{"title":"7.3.16.2 Table Lookup Instructions","page":199,"zoom":"XYZ 70 447 null"},{"title":"7.3.16.3 Processor Identification Instruction","page":199,"zoom":"XYZ 70 288 null"},{"title":"7.3.16.4 No-Operation and Undefined Instructions","page":199,"zoom":"XYZ 70 198 null"}]},{"title":"7.3.17 Random Number Generator Instructions","page":200,"zoom":"XYZ 68 1038 null","children":[{"title":"7.3.17.1 RDRAND","page":200,"zoom":"XYZ 68 947 null"},{"title":"7.3.17.2 RDSEED","page":200,"zoom":"XYZ 68 184 null"}]}]}]},{"title":"Chapter 8 Programming with the x87 FPU","page":203,"zoom":"XYZ 68 1110 null","children":[{"title":"8.1 x87 FPU Execution Environment","page":203,"zoom":"XYZ 68 715 null","children":[{"title":"8.1.1 x87 FPU in 64-Bit Mode and Compatibility Mode","page":203,"zoom":"XYZ 68 331 null"},{"title":"8.1.2 x87 FPU Data Registers","page":203,"zoom":"XYZ 68 232 null","children":[{"title":"8.1.2.1 Parameter Passing With the x87 FPU Register Stack","page":205,"zoom":"XYZ 70 278 null"}]},{"title":"8.1.3 x87 FPU Status Register","page":206,"zoom":"XYZ 68 1008 null","children":[{"title":"8.1.3.1 Top of Stack (TOP) Pointer","page":206,"zoom":"XYZ 68 459 null"},{"title":"8.1.3.2 Condition Code Flags","page":206,"zoom":"XYZ 68 334 null"},{"title":"8.1.3.3 x87 FPU Floating-Point Exception Flags","page":207,"zoom":"XYZ 70 912 null"},{"title":"8.1.3.4 Stack Fault Flag","page":208,"zoom":"XYZ 68 954 null"}]},{"title":"8.1.4 Branching and Conditional Moves on Condition Codes","page":208,"zoom":"XYZ 68 740 null"},{"title":"8.1.5 x87 FPU Control Word","page":209,"zoom":"XYZ 70 930 null","children":[{"title":"8.1.5.1 x87 FPU Floating-Point Exception Mask Bits","page":209,"zoom":"XYZ 70 368 null"},{"title":"8.1.5.2 Precision Control Field","page":209,"zoom":"XYZ 70 261 null"},{"title":"8.1.5.3 Rounding Control Field","page":210,"zoom":"XYZ 68 770 null"}]},{"title":"8.1.6 Infinity Control Flag","page":210,"zoom":"XYZ 68 655 null"},{"title":"8.1.7 x87 FPU Tag Word","page":210,"zoom":"XYZ 68 539 null"},{"title":"8.1.8 x87 FPU Instruction and Data (Operand) Pointers","page":211,"zoom":"XYZ 70 831 null"},{"title":"8.1.9 Last Instruction Opcode","page":212,"zoom":"XYZ 68 597 null","children":[{"title":"8.1.9.1 Fopcode Compatibility Sub-mode","page":212,"zoom":"XYZ 68 453 null"}]},{"title":"8.1.10 Saving the x87 FPU State with FSTENV/FNSTENV and FSAVE/FNSAVE","page":213,"zoom":"XYZ 70 722 null"},{"title":"8.1.11 Saving the x87 FPU State with FXSAVE","page":214,"zoom":"XYZ 68 261 null"}]},{"title":"8.2 x87 FPU Data Types","page":215,"zoom":"XYZ 70 1110 null","children":[{"title":"8.2.1 Indefinites","page":216,"zoom":"XYZ 68 1109 null"},{"title":"8.2.2 Unsupported Double Extended Precision Floating-Point Encodings and Pseudo- Denormals","page":216,"zoom":"XYZ 68 797 null"}]},{"title":"8.3 x87 FPU Instruction Set","page":217,"zoom":"XYZ 70 779 null","children":[{"title":"8.3.1 Escape (ESC) Instructions","page":217,"zoom":"XYZ 70 470 null"},{"title":"8.3.2 x87 FPU Instruction Operands","page":217,"zoom":"XYZ 70 354 null"},{"title":"8.3.3 Data Transfer Instructions","page":217,"zoom":"XYZ 70 172 null"},{"title":"8.3.4 Load Constant Instructions","page":219,"zoom":"XYZ 70 829 null"},{"title":"8.3.5 Basic Arithmetic Instructions","page":219,"zoom":"XYZ 70 473 null"},{"title":"8.3.6 Comparison and Classification Instructions","page":220,"zoom":"XYZ 68 322 null","children":[{"title":"8.3.6.1 Branching on the x87 FPU Condition Codes","page":222,"zoom":"XYZ 68 994 null"}]},{"title":"8.3.7 Trigonometric Instructions","page":222,"zoom":"XYZ 68 420 null"},{"title":"8.3.8 Approximation of Pi","page":223,"zoom":"XYZ 70 997 null"},{"title":"8.3.9 Logarithmic, Exponential, and Scale","page":223,"zoom":"XYZ 70 548 null"},{"title":"8.3.10 Transcendental Instruction Accuracy","page":223,"zoom":"XYZ 70 194 null"},{"title":"8.3.11 x87 FPU Control Instructions","page":225,"zoom":"XYZ 70 889 null"},{"title":"8.3.12 Waiting vs. Non-waiting Instructions","page":226,"zoom":"XYZ 68 1109 null"},{"title":"8.3.13 Unsupported x87 FPU Instructions","page":226,"zoom":"XYZ 68 768 null"}]},{"title":"8.4 x87 FPU Floating-Point Exception Handling","page":226,"zoom":"XYZ 68 647 null","children":[{"title":"8.4.1 Arithmetic vs. Non-arithmetic Instructions","page":227,"zoom":"XYZ 70 1038 null"}]},{"title":"8.5 x87 FPU Floating-Point Exception Conditions","page":228,"zoom":"XYZ 68 982 null","children":[{"title":"8.5.1 Invalid Operation Exception","page":228,"zoom":"XYZ 68 802 null","children":[{"title":"8.5.1.1 Stack Overflow or Underflow Exception (#IS)","page":228,"zoom":"XYZ 68 537 null"},{"title":"8.5.1.2 Invalid Arithmetic Operand Exception (#IA)","page":229,"zoom":"XYZ 70 970 null"}]},{"title":"8.5.2 Denormal Operand Exception (#D)","page":230,"zoom":"XYZ 68 1038 null"},{"title":"8.5.3 Divide-By-Zero Exception (#Z)","page":230,"zoom":"XYZ 68 644 null"},{"title":"8.5.4 Numeric Overflow Exception (#O)","page":230,"zoom":"XYZ 68 279 null"},{"title":"8.5.5 Numeric Underflow Exception (#U)","page":231,"zoom":"XYZ 70 543 null"},{"title":"8.5.6 Inexact-Result (Precision) Exception (#P)","page":232,"zoom":"XYZ 68 808 null"}]},{"title":"8.6 x87 FPU Exception Synchronization","page":232,"zoom":"XYZ 68 216 null"},{"title":"8.7 Handling x87 FPU Exceptions in Software","page":233,"zoom":"XYZ 70 233 null","children":[{"title":"8.7.1 Native Mode","page":234,"zoom":"XYZ 68 1109 null"},{"title":"8.7.2 MS-DOS* Compatibility Sub-mode","page":234,"zoom":"XYZ 68 815 null"},{"title":"8.7.3 Handling x87 FPU Exceptions in Software","page":235,"zoom":"XYZ 70 1109 null"}]}]},{"title":"Chapter 9 Programming with Intel® MMX™ Technology","page":237,"zoom":"XYZ 68 1110 null","children":[{"title":"9.1 Overview of MMX Technology","page":237,"zoom":"XYZ 68 884 null"},{"title":"9.2 The MMX Technology Programming Environment","page":237,"zoom":"XYZ 68 293 null","children":[{"title":"9.2.1 MMX Technology in 64-Bit Mode and Compatibility Mode","page":238,"zoom":"XYZ 68 711 null"},{"title":"9.2.2 MMX Registers","page":238,"zoom":"XYZ 68 612 null"},{"title":"9.2.3 MMX Data Types","page":239,"zoom":"XYZ 70 710 null"},{"title":"9.2.4 Memory Data Formats","page":239,"zoom":"XYZ 70 252 null"},{"title":"9.2.5 Single Instruction, Multiple Data (SIMD) Execution Model","page":240,"zoom":"XYZ 68 1109 null"}]},{"title":"9.3 Saturation and Wraparound Modes","page":240,"zoom":"XYZ 68 562 null"},{"title":"9.4 MMX Instructions","page":241,"zoom":"XYZ 70 794 null","children":[{"title":"9.4.1 Data Transfer Instructions","page":242,"zoom":"XYZ 68 366 null"},{"title":"9.4.2 Arithmetic Instructions","page":242,"zoom":"XYZ 68 226 null"},{"title":"9.4.3 Comparison Instructions","page":243,"zoom":"XYZ 70 756 null"},{"title":"9.4.4 Conversion Instructions","page":243,"zoom":"XYZ 70 565 null"},{"title":"9.4.5 Unpack Instructions","page":243,"zoom":"XYZ 70 407 null"},{"title":"9.4.6 Logical Instructions","page":243,"zoom":"XYZ 70 241 null"},{"title":"9.4.7 Shift Instructions","page":244,"zoom":"XYZ 68 1109 null"},{"title":"9.4.8 EMMS Instruction","page":244,"zoom":"XYZ 68 893 null"}]},{"title":"9.5 Compatibility with x87 FPU Architecture","page":244,"zoom":"XYZ 68 756 null","children":[{"title":"9.5.1 MMX Instructions and the x87 FPU Tag Word","page":244,"zoom":"XYZ 68 575 null"}]},{"title":"9.6 WRITING APPLICATIONS WITH MMX CODE","page":244,"zoom":"XYZ 68 414 null","children":[{"title":"9.6.1 Checking for MMX Technology Support","page":244,"zoom":"XYZ 68 325 null"},{"title":"9.6.2 Transitions Between x87 FPU and MMX Code","page":245,"zoom":"XYZ 70 880 null"},{"title":"9.6.3 Using the EMMS Instruction","page":245,"zoom":"XYZ 70 328 null"},{"title":"9.6.4 Mixing MMX and x87 FPU Instructions","page":246,"zoom":"XYZ 68 957 null"},{"title":"9.6.5 Interfacing with MMX Code","page":246,"zoom":"XYZ 68 716 null"},{"title":"9.6.6 Using MMX Code in a Multitasking Operating System Environment","page":246,"zoom":"XYZ 68 430 null"},{"title":"9.6.7 Exception Handling in MMX Code","page":247,"zoom":"XYZ 70 1109 null"},{"title":"9.6.8 Register Mapping","page":247,"zoom":"XYZ 70 893 null"},{"title":"9.6.9 Effect of Instruction Prefixes on MMX Instructions","page":247,"zoom":"XYZ 70 777 null"}]}]},{"title":"Chapter 10 Programming with Intel® Streaming SIMD Extensions (Intel® SSE)","page":249,"zoom":"XYZ 68 1110 null","children":[{"title":"10.1 Overview of Intel® SSE","page":249,"zoom":"XYZ 68 843 null"},{"title":"10.2 Intel® SSE Programming Environment","page":250,"zoom":"XYZ 68 783 null","children":[{"title":"10.2.1 Intel® SSE in 64-Bit Mode and Compatibility Mode","page":251,"zoom":"XYZ 70 1015 null"},{"title":"10.2.2 XMM Registers","page":251,"zoom":"XYZ 70 858 null"},{"title":"10.2.3 MXCSR Control and Status Register","page":251,"zoom":"XYZ 70 227 null","children":[{"title":"10.2.3.1 SIMD Floating-Point Mask and Flag Bits","page":252,"zoom":"XYZ 68 565 null"},{"title":"10.2.3.2 SIMD Floating-Point Rounding Control Field","page":252,"zoom":"XYZ 68 300 null"},{"title":"10.2.3.3 Flush-To-Zero","page":252,"zoom":"XYZ 68 192 null"},{"title":"10.2.3.4 Denormals-Are-Zeros","page":253,"zoom":"XYZ 70 898 null"}]},{"title":"10.2.4 Compatibility of Intel® SSE with Intel® SSE2 and SSE3, MMX, and the x87 FPU","page":253,"zoom":"XYZ 70 452 null"}]},{"title":"10.3 Intel® SSE Data Types","page":253,"zoom":"XYZ 70 213 null"},{"title":"10.4 Intel® SSE Instruction Set","page":254,"zoom":"XYZ 68 682 null","children":[{"title":"10.4.1 Intel® SSE Packed and Scalar Floating-Point Instructions","page":254,"zoom":"XYZ 68 479 null","children":[{"title":"10.4.1.1 Intel® SSE Data Movement Instructions","page":255,"zoom":"XYZ 70 430 null"},{"title":"10.4.1.2 Intel® SSE Arithmetic Instructions","page":256,"zoom":"XYZ 68 854 null"}]},{"title":"10.4.2 Intel® SSE Logical Instructions","page":257,"zoom":"XYZ 70 905 null","children":[{"title":"10.4.2.1 Intel® SSE Comparison Instructions","page":257,"zoom":"XYZ 70 647 null"},{"title":"10.4.2.2 Intel® SSE Shuffle and Unpack Instructions","page":257,"zoom":"XYZ 70 282 null"}]},{"title":"10.4.3 Intel® SSE Conversion Instructions","page":259,"zoom":"XYZ 70 1109 null"},{"title":"10.4.4 Intel® SSE 64-Bit SIMD Integer Instructions","page":259,"zoom":"XYZ 70 676 null"},{"title":"10.4.5 MXCSR State Management Instructions","page":260,"zoom":"XYZ 68 922 null"},{"title":"10.4.6 Cacheability Control, Prefetch, and Memory Ordering Instructions","page":260,"zoom":"XYZ 68 806 null","children":[{"title":"10.4.6.1 Cacheability Control Instructions","page":260,"zoom":"XYZ 68 679 null"},{"title":"10.4.6.2 Caching of Temporal vs. Non-Temporal Data","page":260,"zoom":"XYZ 68 415 null"},{"title":"10.4.6.3 PREFETCHh Instructions","page":261,"zoom":"XYZ 70 575 null"},{"title":"10.4.6.4 SFENCE Instruction","page":262,"zoom":"XYZ 68 880 null"}]}]},{"title":"10.5 FXSAVE and FXRSTOR Instructions","page":262,"zoom":"XYZ 68 727 null","children":[{"title":"10.5.1 FXSAVE Area","page":262,"zoom":"XYZ 68 302 null","children":[{"title":"10.5.1.1 x87 State","page":263,"zoom":"XYZ 70 226 null"},{"title":"10.5.1.2 SSE State","page":264,"zoom":"XYZ 68 575 null"}]},{"title":"10.5.2 Operation of FXSAVE","page":264,"zoom":"XYZ 68 250 null"},{"title":"10.5.3 Operation of FXRSTOR","page":265,"zoom":"XYZ 70 1109 null"}]},{"title":"10.6 Handling Intel® SSE Instruction Exceptions","page":265,"zoom":"XYZ 70 954 null"},{"title":"10.7 Writing Applications with Intel® SSE","page":265,"zoom":"XYZ 70 828 null"}]},{"title":"Chapter 11 Programming with Intel® Streaming SIMD Extensions 2 (Intel® SSE2)","page":267,"zoom":"XYZ 68 1110 null","children":[{"title":"11.1 Overview of Intel® SSE2","page":267,"zoom":"XYZ 68 864 null"},{"title":"11.2 Intel® SSE2 Programming Environment","page":268,"zoom":"XYZ 68 747 null","children":[{"title":"11.2.1 Intel® SSE2 in 64-Bit Mode and Compatibility Mode","page":269,"zoom":"XYZ 70 869 null"},{"title":"11.2.2 Compatibility of Intel® SSE2 with Intel® SSE, MMX Technology, and x87 FPU Programming Environment","page":269,"zoom":"XYZ 70 704 null"},{"title":"11.2.3 Denormals-Are-Zeros Flag","page":269,"zoom":"XYZ 70 450 null"}]},{"title":"11.3 Intel® SSE2 Data Types","page":269,"zoom":"XYZ 70 346 null"},{"title":"11.4 Intel® SSE2 Instructions","page":270,"zoom":"XYZ 68 569 null","children":[{"title":"11.4.1 Packed and Scalar Double Precision Floating-Point Instructions","page":270,"zoom":"XYZ 68 366 null","children":[{"title":"11.4.1.1 Data Movement Instructions","page":271,"zoom":"XYZ 70 294 null"},{"title":"11.4.1.2 Intel® SSE2 Arithmetic Instructions","page":272,"zoom":"XYZ 68 762 null"},{"title":"11.4.1.3 Intel® SSE2 Logical Instructions","page":273,"zoom":"XYZ 70 1028 null"},{"title":"11.4.1.4 Intel® SSE2 Comparison Instructions","page":273,"zoom":"XYZ 70 773 null"},{"title":"11.4.1.5 Intel® SSE2 Shuffle and Unpack Instructions","page":273,"zoom":"XYZ 70 406 null"},{"title":"11.4.1.6 Intel® SSE2 Conversion Instructions","page":275,"zoom":"XYZ 70 1109 null"}]},{"title":"11.4.2 Intel® SSE2 64-Bit and 128-Bit SIMD Integer Instructions","page":277,"zoom":"XYZ 70 1109 null"},{"title":"11.4.3 128-Bit SIMD Integer Instruction Extensions","page":277,"zoom":"XYZ 70 223 null"},{"title":"11.4.4 Cacheability Control and Memory Ordering Instructions","page":278,"zoom":"XYZ 68 1038 null","children":[{"title":"11.4.4.1 FLUSH Cache Line","page":278,"zoom":"XYZ 68 945 null"},{"title":"11.4.4.2 Cacheability Control Instructions","page":278,"zoom":"XYZ 68 744 null"},{"title":"11.4.4.3 Memory Ordering Instructions","page":278,"zoom":"XYZ 68 436 null"},{"title":"11.4.4.4 Pause","page":278,"zoom":"XYZ 68 213 null"}]},{"title":"11.4.5 Branch Hints","page":279,"zoom":"XYZ 70 1038 null"}]},{"title":"11.5 Intel® SSE, SSE2, and SSE3 Exceptions","page":279,"zoom":"XYZ 70 901 null","children":[{"title":"11.5.1 SIMD Floating-Point Exceptions","page":279,"zoom":"XYZ 70 566 null"},{"title":"11.5.2 SIMD Floating-Point Exception Conditions","page":280,"zoom":"XYZ 68 896 null","children":[{"title":"11.5.2.1 Invalid Operation Exception (#I)","page":280,"zoom":"XYZ 68 762 null"},{"title":"11.5.2.2 Denormal-Operand Exception (#D)","page":281,"zoom":"XYZ 70 777 null"},{"title":"11.5.2.3 Divide-By-Zero Exception (#Z)","page":281,"zoom":"XYZ 70 462 null"},{"title":"11.5.2.4 Numeric Overflow Exception (#O)","page":281,"zoom":"XYZ 70 213 null"},{"title":"11.5.2.5 Numeric Underflow Exception (#U)","page":282,"zoom":"XYZ 68 962 null"},{"title":"11.5.2.6 Inexact-Result (Precision) Exception (#P)","page":282,"zoom":"XYZ 68 563 null"}]},{"title":"11.5.3 Generating SIMD Floating-Point Exceptions","page":282,"zoom":"XYZ 68 291 null","children":[{"title":"11.5.3.1 Handling Masked Exceptions","page":283,"zoom":"XYZ 70 1028 null"},{"title":"11.5.3.2 Handling Unmasked Exceptions","page":284,"zoom":"XYZ 68 1045 null"},{"title":"11.5.3.3 Handling Combinations of Masked and Unmasked Exceptions","page":284,"zoom":"XYZ 68 531 null"}]},{"title":"11.5.4 Handling SIMD Floating-Point Exceptions in Software","page":284,"zoom":"XYZ 68 400 null"},{"title":"11.5.5 Interaction of SIMD and x87 FPU Floating-Point Exceptions","page":284,"zoom":"XYZ 68 284 null"}]},{"title":"11.6 Writing Applications with Intel® SSE and SSE2","page":285,"zoom":"XYZ 70 675 null","children":[{"title":"11.6.1 General Guidelines for Using Intel® SSE and SSE2","page":285,"zoom":"XYZ 70 495 null"},{"title":"11.6.2 Checking for Intel® SSE and SSE2 Support","page":285,"zoom":"XYZ 70 247 null"},{"title":"11.6.3 Checking for the DAZ Flag in the MXCSR Register","page":286,"zoom":"XYZ 68 881 null"},{"title":"11.6.4 Initialization of Intel® SSE and SSE2","page":286,"zoom":"XYZ 68 476 null"},{"title":"11.6.5 Saving and Restoring the SSE/SSE2 State","page":287,"zoom":"XYZ 70 1109 null"},{"title":"11.6.6 Guidelines for Writing to the MXCSR Register","page":287,"zoom":"XYZ 70 797 null"},{"title":"11.6.7 Interaction of Intel® SSE and SSE2 Instructions with x87 FPU and MMX Instructions","page":288,"zoom":"XYZ 68 1109 null"},{"title":"11.6.8 Compatibility of SIMD and x87 FPU Floating-Point Data Types","page":288,"zoom":"XYZ 68 696 null"},{"title":"11.6.9 Mixing Packed and Scalar Floating-Point and 128-Bit SIMD Integer Instructions and Data","page":288,"zoom":"XYZ 68 496 null"},{"title":"11.6.10 Interfacing with Intel® SSE and SSE2 Procedures and Functions","page":289,"zoom":"XYZ 70 592 null","children":[{"title":"11.6.10.1 Passing Parameters in XMM Registers","page":289,"zoom":"XYZ 70 482 null"},{"title":"11.6.10.2 Saving XMM Register State on a Procedure or Function Call","page":289,"zoom":"XYZ 70 392 null"},{"title":"11.6.10.3 Caller-Save Recommendation for Procedure and Function Calls","page":290,"zoom":"XYZ 68 970 null"}]},{"title":"11.6.11 Updating Existing MMX Technology Routines Using 128-Bit SIMD Integer Instructions","page":290,"zoom":"XYZ 68 705 null"},{"title":"11.6.12 Branching on Arithmetic Operations","page":290,"zoom":"XYZ 68 310 null"},{"title":"11.6.13 Cacheability Hint Instructions","page":291,"zoom":"XYZ 70 1038 null"},{"title":"11.6.14 Effect of Instruction Prefixes on Intel® SSE and SSE2 Instructions","page":291,"zoom":"XYZ 70 462 null"}]}]},{"title":"Chapter 12 Programming with Intel® SSE3, SSSE3, Intel® SSE4, and Intel® AES-NI","page":293,"zoom":"XYZ 68 1110 null","children":[{"title":"12.1 Programming Environment and Data types","page":293,"zoom":"XYZ 68 860 null","children":[{"title":"12.1.1 Intel® SSE3, SSSE3, and Intel® SSE4 in 64-Bit Mode and Compatibility Mode","page":293,"zoom":"XYZ 68 621 null"},{"title":"12.1.2 Compatibility of Intel® SSE3 and SSSE3 with MMX Technology, the x87 FPU Environment, and Intel® SSE and SSE2","page":293,"zoom":"XYZ 68 440 null"},{"title":"12.1.3 Horizontal and Asymmetric Processing","page":293,"zoom":"XYZ 68 261 null"}]},{"title":"12.2 Overview of Intel® SSE3 Instructions","page":294,"zoom":"XYZ 68 427 null"},{"title":"12.3 Intel® SSE3 Instructions","page":294,"zoom":"XYZ 68 215 null","children":[{"title":"12.3.1 x87 FPU Instruction for Integer Conversion","page":295,"zoom":"XYZ 70 863 null"},{"title":"12.3.2 SIMD Integer Instruction for Specialized 128-bit Unaligned Data Load","page":295,"zoom":"XYZ 70 689 null"},{"title":"12.3.3 SIMD Floating-Point Instructions That Enhance LOAD/MOVE/DUPLICATE Performance","page":295,"zoom":"XYZ 70 514 null"},{"title":"12.3.4 SIMD Floating-Point Instructions Provide Packed Addition/Subtraction","page":296,"zoom":"XYZ 68 1109 null"},{"title":"12.3.5 SIMD Floating-Point Instructions Provide Horizontal Addition/Subtraction","page":296,"zoom":"XYZ 68 759 null"},{"title":"12.3.6 Two Thread Synchronization Instructions","page":297,"zoom":"XYZ 70 909 null"}]},{"title":"12.4 Writing Applications with Intel® SSE3","page":297,"zoom":"XYZ 70 747 null","children":[{"title":"12.4.1 Guidelines for Using Intel® SSE3","page":297,"zoom":"XYZ 70 641 null"},{"title":"12.4.2 Checking for Intel® SSE3 Support","page":297,"zoom":"XYZ 70 432 null"},{"title":"12.4.3 Enable FTZ and DAZ for SIMD Floating-Point Computation","page":298,"zoom":"XYZ 68 1014 null"},{"title":"12.4.4 Programming Intel® SSE3 with Intel® SSE and SSE2","page":298,"zoom":"XYZ 68 840 null"}]},{"title":"12.5 Overview of SSSE3 Instructions","page":298,"zoom":"XYZ 68 661 null"},{"title":"12.6 SSSE3 Instructions","page":298,"zoom":"XYZ 68 432 null","children":[{"title":"12.6.1 Horizontal Addition/Subtraction","page":299,"zoom":"XYZ 70 1109 null"},{"title":"12.6.2 Packed Absolute Values","page":299,"zoom":"XYZ 70 253 null"},{"title":"12.6.3 Multiply and Add Packed Signed and Unsigned Bytes","page":300,"zoom":"XYZ 68 1032 null"},{"title":"12.6.4 Packed Multiply High with Round and Scale","page":300,"zoom":"XYZ 68 843 null"},{"title":"12.6.5 Packed Shuffle Bytes","page":300,"zoom":"XYZ 68 637 null"},{"title":"12.6.6 Packed Sign","page":300,"zoom":"XYZ 68 464 null"},{"title":"12.6.7 Packed Align Right","page":300,"zoom":"XYZ 68 308 null"}]},{"title":"12.7 Writing Applications with SSSE3 Extensions","page":301,"zoom":"XYZ 70 1110 null","children":[{"title":"12.7.1 Guidelines for Using SSSE3","page":301,"zoom":"XYZ 70 1005 null"},{"title":"12.7.2 Checking for SSSE3 Support","page":301,"zoom":"XYZ 70 820 null"}]},{"title":"12.8 Intel® SSE3, SSSE3, And Intel® SSE4 Exceptions","page":301,"zoom":"XYZ 70 693 null","children":[{"title":"12.8.1 Device Not Available (DNA) Exceptions","page":301,"zoom":"XYZ 70 488 null"},{"title":"12.8.2 Numeric Error flag and IGNNE#","page":301,"zoom":"XYZ 70 239 null"},{"title":"12.8.3 Emulation","page":302,"zoom":"XYZ 68 1038 null"},{"title":"12.8.4 IEEE 754 Compliance of Intel® SSE4.1 Floating-Point Instructions","page":302,"zoom":"XYZ 68 905 null"}]},{"title":"12.9 Intel® SSE4 Overview","page":302,"zoom":"XYZ 68 212 null"},{"title":"12.10 Intel® SSE4.1 Instruction Set","page":303,"zoom":"XYZ 70 624 null","children":[{"title":"12.10.1 Dword Multiply Instructions","page":303,"zoom":"XYZ 70 560 null"},{"title":"12.10.2 Floating-Point Dot Product Instructions","page":303,"zoom":"XYZ 70 242 null"},{"title":"12.10.3 Streaming Load Hint Instruction","page":304,"zoom":"XYZ 68 1109 null"},{"title":"12.10.4 Packed Blending Instructions","page":306,"zoom":"XYZ 68 1109 null"},{"title":"12.10.5 Packed Integer MIN/MAX Instructions","page":306,"zoom":"XYZ 68 612 null"},{"title":"12.10.6 Floating-Point Round Instructions with Selectable Rounding Mode","page":306,"zoom":"XYZ 68 258 null"},{"title":"12.10.7 Insertion and Extractions from XMM Registers","page":307,"zoom":"XYZ 70 980 null"},{"title":"12.10.8 Packed Integer Format Conversions","page":307,"zoom":"XYZ 70 690 null"},{"title":"12.10.9 Improved Sums of Absolute Differences (SAD) for 4-Byte Blocks","page":308,"zoom":"XYZ 68 915 null"},{"title":"12.10.10 Horizontal Search","page":308,"zoom":"XYZ 68 308 null"},{"title":"12.10.11 Packed Test","page":309,"zoom":"XYZ 70 1109 null"},{"title":"12.10.12 Packed Qword Equality Comparisons","page":309,"zoom":"XYZ 70 935 null"},{"title":"12.10.13 Dword Packing With Unsigned Saturation","page":309,"zoom":"XYZ 70 835 null"}]},{"title":"12.11 Intel® SSE4.2 Instruction Set","page":309,"zoom":"XYZ 70 531 null","children":[{"title":"12.11.1 String and Text Processing Instructions","page":309,"zoom":"XYZ 70 392 null","children":[{"title":"12.11.1.1 Memory Operand Alignment","page":310,"zoom":"XYZ 68 588 null"}]},{"title":"12.11.2 Packed Comparison SIMD Integer Instruction","page":310,"zoom":"XYZ 68 456 null"}]},{"title":"12.12 Writing Applications with Intel® SSE4 Extensions","page":310,"zoom":"XYZ 68 352 null","children":[{"title":"12.12.1 Guidelines for Using Intel® SSE4 Extensions","page":310,"zoom":"XYZ 68 288 null"},{"title":"12.12.2 Checking for Intel® SSE4.1 Support","page":311,"zoom":"XYZ 70 1109 null"},{"title":"12.12.3 Checking for Intel® SSE4.2 Support","page":311,"zoom":"XYZ 70 968 null"}]},{"title":"12.13 Intel® AES-NI Overview","page":311,"zoom":"XYZ 70 728 null","children":[{"title":"12.13.1 Little-Endian Architecture and Big-Endian Specification (FIPS 197)","page":311,"zoom":"XYZ 70 200 null","children":[{"title":"12.13.1.1 AES Data Structure in Intel® 64 Architecture","page":312,"zoom":"XYZ 68 806 null"}]},{"title":"12.13.2 AES Transformations and Functions","page":313,"zoom":"XYZ 70 770 null"},{"title":"12.13.3 PCLMULQDQ","page":316,"zoom":"XYZ 68 595 null"},{"title":"12.13.4 Checking for Intel® AES-NI Support","page":316,"zoom":"XYZ 68 404 null"}]}]},{"title":"Chapter 13 Managing State Using the XSAVE Feature Set","page":317,"zoom":"XYZ 68 1110 null","children":[{"title":"13.1 XSAVE-Supported Features and State-Component Bitmaps","page":317,"zoom":"XYZ 68 543 null"},{"title":"13.2 Enumeration of CPU Support for XSAVE Instructions and XSAVE- Supported Features","page":319,"zoom":"XYZ 70 783 null"},{"title":"13.3 Enabling the XSAVE Feature Set and XSAVE-Enabled Features","page":321,"zoom":"XYZ 70 1110 null"},{"title":"13.4 XSAVE Area","page":323,"zoom":"XYZ 70 522 null","children":[{"title":"13.4.1 Legacy Region of an XSAVE Area","page":324,"zoom":"XYZ 68 1109 null"},{"title":"13.4.2 XSAVE Header","page":325,"zoom":"XYZ 70 1109 null"},{"title":"13.4.3 Extended Region of an XSAVE Area","page":325,"zoom":"XYZ 70 759 null"}]},{"title":"13.5 XSAVE-Managed State","page":326,"zoom":"XYZ 68 1110 null","children":[{"title":"13.5.1 x87 State","page":326,"zoom":"XYZ 68 964 null"},{"title":"13.5.2 SSE State","page":327,"zoom":"XYZ 70 1109 null"},{"title":"13.5.3 AVX State","page":327,"zoom":"XYZ 70 713 null"},{"title":"13.5.4 MPX State","page":327,"zoom":"XYZ 70 281 null"},{"title":"13.5.5 AVX-512 State","page":328,"zoom":"XYZ 68 750 null"},{"title":"13.5.6 PT State","page":329,"zoom":"XYZ 70 930 null"},{"title":"13.5.7 PKRU State","page":329,"zoom":"XYZ 70 447 null"},{"title":"13.5.8 PASID State","page":330,"zoom":"XYZ 68 1005 null"},{"title":"13.5.9 CET State","page":330,"zoom":"XYZ 68 739 null"},{"title":"13.5.10 HDC State","page":330,"zoom":"XYZ 68 310 null"},{"title":"13.5.11 UINTR State","page":331,"zoom":"XYZ 70 1005 null"},{"title":"13.5.12 LBR State","page":332,"zoom":"XYZ 68 884 null"},{"title":"13.5.13 HWP State","page":333,"zoom":"XYZ 70 1109 null"},{"title":"13.5.14 AMX State","page":333,"zoom":"XYZ 70 860 null"}]},{"title":"13.6 Processor Tracking of XSAVE-Managed State","page":334,"zoom":"XYZ 68 1110 null"},{"title":"13.7 Operation of XSAVE","page":335,"zoom":"XYZ 70 731 null"},{"title":"13.8 Operation of XRSTOR","page":336,"zoom":"XYZ 68 976 null","children":[{"title":"13.8.1 Standard Form of XRSTOR","page":336,"zoom":"XYZ 68 661 null"},{"title":"13.8.2 Compacted Form of XRSTOR","page":337,"zoom":"XYZ 70 1038 null"},{"title":"13.8.3 XRSTOR and the Init and Modified Optimizations","page":337,"zoom":"XYZ 70 539 null"}]},{"title":"13.9 Operation of XSAVEOPT","page":338,"zoom":"XYZ 68 925 null"},{"title":"13.10 Operation of XSAVEC","page":339,"zoom":"XYZ 70 601 null"},{"title":"13.11 Operation of XSAVES","page":340,"zoom":"XYZ 68 689 null"},{"title":"13.12 Operation of XRSTORS","page":341,"zoom":"XYZ 70 585 null"},{"title":"13.13 Memory Accesses by the XSAVE Feature Set","page":343,"zoom":"XYZ 70 1110 null"},{"title":"13.14 Extended Feature Disable (XFD)","page":343,"zoom":"XYZ 70 734 null"}]},{"title":"Chapter 14 Programming with Intel® AVX, FMA, and Intel® AVX2","page":345,"zoom":"XYZ 68 1110 null","children":[{"title":"14.1 Intel® AVX Overview","page":345,"zoom":"XYZ 68 786 null","children":[{"title":"14.1.1 256-Bit Wide SIMD Register Support","page":345,"zoom":"XYZ 68 435 null"},{"title":"14.1.2 Instruction Syntax Enhancements","page":346,"zoom":"XYZ 68 739 null"},{"title":"14.1.3 VEX Prefix Instruction Encoding Support","page":346,"zoom":"XYZ 68 249 null"}]},{"title":"14.2 Functional Overview","page":347,"zoom":"XYZ 70 847 null","children":[{"title":"14.2.1 256-bit Floating-Point Arithmetic Processing Enhancements","page":353,"zoom":"XYZ 70 964 null"},{"title":"14.2.2 256-bit Non-Arithmetic Instruction Enhancements","page":353,"zoom":"XYZ 70 440 null"},{"title":"14.2.3 Arithmetic Primitives for 128-bit Vector and Scalar processing","page":355,"zoom":"XYZ 70 733 null"},{"title":"14.2.4 Non-Arithmetic Primitives for 128-bit Vector and Scalar Processing","page":357,"zoom":"XYZ 70 808 null"}]},{"title":"14.3 Detection of Intel® AVX Instructions","page":359,"zoom":"XYZ 70 747 null","children":[{"title":"14.3.1 Detection of VEX-Encoded AES and VPCLMULQDQ","page":361,"zoom":"XYZ 70 1109 null"}]},{"title":"14.4 Half Precision Floating-Point Conversion","page":362,"zoom":"XYZ 68 1110 null","children":[{"title":"14.4.1 Detection of F16C Instructions","page":364,"zoom":"XYZ 68 1109 null"}]},{"title":"14.5 Fused-Multiply-ADD (FMA) Extensions","page":365,"zoom":"XYZ 70 1110 null","children":[{"title":"14.5.1 FMA Instruction Operand Order and Arithmetic Behavior","page":366,"zoom":"XYZ 68 947 null"},{"title":"14.5.2 Fused-Multiply-ADD (FMA) Numeric Behavior","page":366,"zoom":"XYZ 68 380 null"},{"title":"14.5.3 Detection of FMA","page":368,"zoom":"XYZ 68 218 null"}]},{"title":"14.6 Overview of Intel® Advanced Vector Extensions 2 (Intel® AVX2)","page":369,"zoom":"XYZ 70 569 null","children":[{"title":"14.6.1 AVX2 and 256-bit Vector Integer Processing","page":369,"zoom":"XYZ 70 409 null"}]},{"title":"14.7 Promoted Vector Integer Instructions in Intel® AVX2","page":370,"zoom":"XYZ 68 1051 null","children":[{"title":"14.7.1 Detection of Intel® AVX2","page":375,"zoom":"XYZ 70 458 null"}]},{"title":"14.8 Accessing YMM Registers","page":376,"zoom":"XYZ 68 684 null"},{"title":"14.9 Memory alignment","page":376,"zoom":"XYZ 68 493 null"},{"title":"14.10 SIMD Floating-Point Exceptions","page":378,"zoom":"XYZ 68 737 null"},{"title":"14.11 Emulation","page":378,"zoom":"XYZ 68 392 null"},{"title":"14.12 Writing Intel® AVX floating-point exception handlers","page":378,"zoom":"XYZ 68 227 null"},{"title":"14.13 General Purpose Instruction Set Enhancements","page":379,"zoom":"XYZ 70 970 null"}]},{"title":"Chapter 15 Programming with Intel® AVX-512","page":381,"zoom":"XYZ 68 1110 null","children":[{"title":"15.1 Overview","page":381,"zoom":"XYZ 68 1009 null","children":[{"title":"15.1.1 512-Bit Wide SIMD Register Support","page":381,"zoom":"XYZ 68 551 null"},{"title":"15.1.2 32 SIMD Register Support","page":381,"zoom":"XYZ 68 436 null"},{"title":"15.1.3 Eight Opmask Register Support","page":381,"zoom":"XYZ 68 339 null"},{"title":"15.1.4 Instruction Syntax Enhancement","page":382,"zoom":"XYZ 68 744 null"},{"title":"15.1.5 EVEX Instruction Encoding Support","page":383,"zoom":"XYZ 70 1005 null"}]},{"title":"15.2 Detection of AVX-512 Foundation Instructions","page":383,"zoom":"XYZ 70 484 null","children":[{"title":"15.2.1 Additional 512-bit Instruction Extensions of the Intel AVX-512 Family","page":384,"zoom":"XYZ 68 528 null"},{"title":"15.2.2 Detection of AVX512-FP16 Instructions","page":385,"zoom":"XYZ 70 302 null"}]},{"title":"15.3 Detection of 512-bit Instruction Groups of Intel® AVX-512 Family","page":386,"zoom":"XYZ 68 1110 null"},{"title":"15.4 Detection of Intel® AVX-512 Instruction Groups Operating at 256 and 128-bit Vector Lengths","page":387,"zoom":"XYZ 70 1110 null"},{"title":"15.5 Accessing XMM, YMM, AND ZMM Registers","page":388,"zoom":"XYZ 68 875 null"},{"title":"15.6 Enhanced Vector Programming Environment Using EVEX Encoding","page":388,"zoom":"XYZ 68 557 null","children":[{"title":"15.6.1 OPMASK Register to Predicate Vector Data Processing","page":389,"zoom":"XYZ 70 1109 null","children":[{"title":"15.6.1.1 Opmask Register K0","page":389,"zoom":"XYZ 70 220 null"},{"title":"15.6.1.2 Example of Opmask Usages","page":390,"zoom":"XYZ 68 1005 null"}]},{"title":"15.6.2 OpMask Instructions","page":391,"zoom":"XYZ 70 901 null"},{"title":"15.6.3 Broadcast","page":391,"zoom":"XYZ 70 611 null"},{"title":"15.6.4 Static Rounding Mode and Suppress All Exceptions","page":392,"zoom":"XYZ 68 1038 null"},{"title":"15.6.5 Compressed Disp8*N Encoding","page":393,"zoom":"XYZ 70 786 null"}]},{"title":"15.7 Memory Alignment","page":393,"zoom":"XYZ 70 236 null"},{"title":"15.8 SIMD Floating-Point Exceptions","page":394,"zoom":"XYZ 68 238 null"},{"title":"15.9 Instruction Exception Specification","page":395,"zoom":"XYZ 70 1110 null"},{"title":"15.10 Emulation","page":395,"zoom":"XYZ 70 968 null"},{"title":"15.11 Writing floating-point exception handlers","page":395,"zoom":"XYZ 70 803 null"}]},{"title":"Chapter 16 Programming with Intel® Transactional Synchronization Extensions","page":397,"zoom":"XYZ 68 1110 null","children":[{"title":"16.1 Overview","page":397,"zoom":"XYZ 68 985 null"},{"title":"16.2 Intel® Transactional Synchronization Extensions","page":397,"zoom":"XYZ 68 646 null","children":[{"title":"16.2.1 HLE Software Interface","page":398,"zoom":"XYZ 68 676 null"},{"title":"16.2.2 RTM Software Interface","page":399,"zoom":"XYZ 70 948 null"}]},{"title":"16.3 Intel® TSX Application Programming Model","page":399,"zoom":"XYZ 70 511 null","children":[{"title":"16.3.1 Detection of Transactional Synchronization Support","page":399,"zoom":"XYZ 70 447 null","children":[{"title":"16.3.1.1 Detection of HLE Support","page":399,"zoom":"XYZ 70 395 null"},{"title":"16.3.1.2 Detection of RTM Support","page":399,"zoom":"XYZ 70 290 null"},{"title":"16.3.1.3 Detection of XTEST Instruction","page":400,"zoom":"XYZ 68 1109 null"},{"title":"16.3.1.4 Detection of Intel® TSX Suspend Load Address Tracking","page":400,"zoom":"XYZ 68 1002 null"}]},{"title":"16.3.2 Querying Transactional Execution Status","page":400,"zoom":"XYZ 68 855 null"},{"title":"16.3.3 Requirements for HLE Locks","page":400,"zoom":"XYZ 68 740 null"},{"title":"16.3.4 Transactional Nesting","page":400,"zoom":"XYZ 68 406 null","children":[{"title":"16.3.4.1 HLE Nesting and Elision","page":400,"zoom":"XYZ 68 281 null"},{"title":"16.3.4.2 RTM Nesting","page":401,"zoom":"XYZ 70 870 null"},{"title":"16.3.4.3 Nesting HLE and RTM","page":401,"zoom":"XYZ 70 731 null"}]},{"title":"16.3.5 RTM Abort Status Definition","page":401,"zoom":"XYZ 70 551 null"},{"title":"16.3.6 RTM Memory Ordering","page":402,"zoom":"XYZ 68 1038 null"},{"title":"16.3.7 RTM-Enabled Debugger Support","page":402,"zoom":"XYZ 68 884 null"},{"title":"16.3.8 Intel® TSX Suspend/Resume Load Address Tracking Support","page":402,"zoom":"XYZ 68 629 null"},{"title":"16.3.9 Programming Considerations","page":402,"zoom":"XYZ 68 247 null","children":[{"title":"16.3.9.1 Instruction Based Considerations","page":403,"zoom":"XYZ 70 1045 null"},{"title":"16.3.9.2 Runtime Considerations","page":404,"zoom":"XYZ 68 1109 null"}]}]}]},{"title":"Chapter 17 Control-flow Enforcement Technology (CET)","page":405,"zoom":"XYZ 68 1110 null","children":[{"title":"17.1 Introduction","page":405,"zoom":"XYZ 68 1009 null","children":[{"title":"17.1.1 Shadow Stack","page":405,"zoom":"XYZ 68 641 null"},{"title":"17.1.2 Indirect Branch Tracking","page":405,"zoom":"XYZ 68 285 null"},{"title":"17.1.3 Speculative Behavior when CET is Enabled","page":406,"zoom":"XYZ 68 1038 null"}]},{"title":"17.2 Shadow Stacks","page":406,"zoom":"XYZ 68 611 null","children":[{"title":"17.2.1 Shadow Stack Pointer and its Operand and Address Size Attributes","page":406,"zoom":"XYZ 68 389 null"},{"title":"17.2.2 Terminology","page":406,"zoom":"XYZ 68 232 null"},{"title":"17.2.3 Supervisor Shadow Stack Token","page":407,"zoom":"XYZ 70 271 null"},{"title":"17.2.4 Shadow Stack Usage on Task Switch","page":409,"zoom":"XYZ 70 997 null"},{"title":"17.2.5 Switching Shadow Stacks","page":409,"zoom":"XYZ 70 646 null"},{"title":"17.2.6 Constraining Execution at Targets of RET","page":411,"zoom":"XYZ 70 1109 null"}]},{"title":"17.3 Indirect Branch Tracking","page":411,"zoom":"XYZ 70 954 null","children":[{"title":"17.3.1 No-track Prefix for Near Indirect CALL/JMP","page":412,"zoom":"XYZ 68 591 null"},{"title":"17.3.2 Terminology","page":413,"zoom":"XYZ 70 1109 null"},{"title":"17.3.3 Indirect Branch Tracking","page":414,"zoom":"XYZ 68 1109 null","children":[{"title":"17.3.3.1 Control Transfers between CPL 3 and CPL < 3","page":414,"zoom":"XYZ 68 965 null"},{"title":"17.3.3.2 Control Transfers within CPL 3 or CPL < 3","page":414,"zoom":"XYZ 68 340 null"}]},{"title":"17.3.4 Indirect Branch Tracking State Machine","page":415,"zoom":"XYZ 70 991 null"},{"title":"17.3.5 INT3 Treatment","page":416,"zoom":"XYZ 68 1109 null"},{"title":"17.3.6 Legacy Compatibility Treatment","page":416,"zoom":"XYZ 68 935 null","children":[{"title":"17.3.6.1 Legacy Code Page Bitmap Format","page":417,"zoom":"XYZ 70 750 null"}]},{"title":"17.3.7 Other Considerations","page":417,"zoom":"XYZ 70 548 null","children":[{"title":"17.3.7.1 Intel® Transactional Synchronization Extensions (Intel® TSX) Interactions","page":417,"zoom":"XYZ 70 498 null"},{"title":"17.3.7.2 #CP(ENDBRANCH) Priority w.r.t #NM and #UD","page":417,"zoom":"XYZ 70 348 null"},{"title":"17.3.7.3 #CP(ENDBRANCH) Priority w.r.t #BP and #DB","page":417,"zoom":"XYZ 70 258 null"}]},{"title":"17.3.8 Constraining Speculation after Missing ENDBRANCH","page":418,"zoom":"XYZ 68 980 null"}]},{"title":"17.4 Intel® Trusted Execution Technology (Intel® TXT) Interactions","page":418,"zoom":"XYZ 68 693 null"}]},{"title":"Chapter 18 Programming with Intel® Advanced Matrix Extensions","page":419,"zoom":"XYZ 68 1110 null","children":[{"title":"18.1 Introduction","page":419,"zoom":"XYZ 68 1009 null","children":[{"title":"18.1.1 Tile Architecture Details","page":421,"zoom":"XYZ 70 505 null"},{"title":"18.1.2 TMUL Architecture Details","page":422,"zoom":"XYZ 68 1109 null"},{"title":"18.1.3 Handling of Tile Row and Column Limits","page":422,"zoom":"XYZ 68 194 null"},{"title":"18.1.4 Exceptions and Interrupts","page":423,"zoom":"XYZ 70 965 null"}]},{"title":"18.2 Recommendations for System Software","page":423,"zoom":"XYZ 70 773 null"},{"title":"18.3 Implementation Parameters","page":423,"zoom":"XYZ 70 313 null"},{"title":"18.4 Helper Functions","page":424,"zoom":"XYZ 68 742 null"}]},{"title":"Chapter 19 Input/Output","page":427,"zoom":"XYZ 68 1110 null","children":[{"title":"19.1 I/O Port Addressing","page":427,"zoom":"XYZ 68 782 null"},{"title":"19.2 I/O Port Hardware","page":427,"zoom":"XYZ 68 476 null"},{"title":"19.3 I/O Address Space","page":427,"zoom":"XYZ 68 299 null","children":[{"title":"19.3.1 Memory-Mapped I/O","page":428,"zoom":"XYZ 68 905 null"}]},{"title":"19.4 I/O Instructions","page":429,"zoom":"XYZ 70 1000 null"},{"title":"19.5 Protected-Mode I/O","page":429,"zoom":"XYZ 70 562 null","children":[{"title":"19.5.1 I/O Privilege Level","page":429,"zoom":"XYZ 70 270 null"},{"title":"19.5.2 I/O Permission Bit Map","page":430,"zoom":"XYZ 68 780 null"}]},{"title":"19.6 Ordering I/O","page":431,"zoom":"XYZ 70 884 null"}]},{"title":"Chapter 20 Processor Identification and Feature Determination","page":433,"zoom":"XYZ 68 1110 null","children":[{"title":"20.1 Using the CPUID Instruction","page":433,"zoom":"XYZ 68 942 null","children":[{"title":"20.1.1 Notes on Where to Start","page":433,"zoom":"XYZ 68 637 null"},{"title":"20.1.2 Identification of Earlier IA-32 Processors","page":433,"zoom":"XYZ 68 464 null"}]}]},{"title":"Appendix A EFLAGS Cross-Reference","page":435,"zoom":"XYZ 68 1110 null","children":[{"title":"A.1 EFLAGS and Instructions","page":435,"zoom":"XYZ 68 1009 null"}]},{"title":"Appendix B EFLAGS Condition Codes","page":439,"zoom":"XYZ 68 1110 null","children":[{"title":"B.1 Condition Codes","page":439,"zoom":"XYZ 68 1009 null"}]},{"title":"Appendix C Floating-Point Exceptions Summary","page":441,"zoom":"XYZ 68 1110 null","children":[{"title":"C.1 Overview","page":441,"zoom":"XYZ 68 1009 null"},{"title":"C.2 x87 FPU Instructions","page":441,"zoom":"XYZ 68 342 null"},{"title":"C.3 Intel® SSE Instructions","page":443,"zoom":"XYZ 70 488 null"},{"title":"C.4 Intel® SSE2 Instructions","page":445,"zoom":"XYZ 70 855 null"},{"title":"C.5 Intel® SSE3 Instructions","page":447,"zoom":"XYZ 70 707 null"},{"title":"C.6 SSSE3 Instructions","page":447,"zoom":"XYZ 70 284 null"},{"title":"C.7 Intel® SSE4 Instructions","page":447,"zoom":"XYZ 70 190 null"}]},{"title":"Appendix D Guidelines for Writing SIMD Floating-Point Exception Handlers","page":449,"zoom":"XYZ 68 1110 null","children":[{"title":"D.1 Two Options for Handling Floating-Point Exceptions","page":449,"zoom":"XYZ 68 785 null"},{"title":"D.2 Software Exception Handling","page":449,"zoom":"XYZ 68 511 null"},{"title":"D.3 Exception Synchronization","page":451,"zoom":"XYZ 70 1110 null"},{"title":"D.4 SIMD Floating-Point Exceptions and the IEEE Standard 754","page":451,"zoom":"XYZ 70 950 null","children":[{"title":"D.4.1 Floating-Point Emulation","page":451,"zoom":"XYZ 70 618 null"},{"title":"D.4.2 Intel® SSE, SSE2, and SSE3 Response To Floating-Point Exceptions","page":452,"zoom":"XYZ 68 187 null","children":[{"title":"D.4.2.1 Numeric Exceptions","page":453,"zoom":"XYZ 70 1011 null"},{"title":"D.4.2.2 Results of Operations with NaN Operands or a NaN Result for Intel® SSE, SSE2, and SSE3 Numeric Instructions","page":453,"zoom":"XYZ 70 812 null"},{"title":"D.4.2.3 Condition Codes, Exception Flags, and Response for Masked and Unmasked Numeric Exceptions","page":457,"zoom":"XYZ 70 1109 null"}]},{"title":"D.4.3 Example SIMD Floating-Point Emulation Implementation","page":463,"zoom":"XYZ 70 284 null"}]}]},{"title":"Appendix E Intel® Memory Protection Extensions","page":473,"zoom":"XYZ 68 1110 null","children":[{"title":"E.1 Intel® Memory Protection Extensions (Intel® MPX)","page":473,"zoom":"XYZ 68 935 null"},{"title":"E.2 Introduction","page":473,"zoom":"XYZ 68 740 null"},{"title":"E.3 Intel MPX Programming Environment","page":474,"zoom":"XYZ 68 1110 null","children":[{"title":"E.3.1 Detection and Enumeration of Intel MPX Interfaces","page":474,"zoom":"XYZ 68 889 null"},{"title":"E.3.2 Bounds Registers","page":474,"zoom":"XYZ 68 206 null"},{"title":"E.3.3 Configuration and Status Registers","page":475,"zoom":"XYZ 70 748 null"},{"title":"E.3.4 Read and Write of IA32_BNDCFGS","page":476,"zoom":"XYZ 68 458 null"}]},{"title":"E.4 Intel MPX Instruction Summary","page":476,"zoom":"XYZ 68 265 null","children":[{"title":"E.4.1 Instruction Encoding","page":477,"zoom":"XYZ 70 742 null"},{"title":"E.4.2 Usage and Examples","page":477,"zoom":"XYZ 70 531 null"},{"title":"E.4.3 Loading and Storing Bounds in Memory","page":478,"zoom":"XYZ 68 499 null","children":[{"title":"E.4.3.1 BNDLDX and BNDSTX in 64-Bit Mode","page":479,"zoom":"XYZ 70 655 null"},{"title":"E.4.3.2 BNDLDX and BNDSTX Outside 64-Bit Mode","page":480,"zoom":"XYZ 68 513 null"}]}]},{"title":"E.5 Interactions with Intel MPX","page":481,"zoom":"XYZ 70 288 null","children":[{"title":"E.5.1 Intel MPX and Operating Modes","page":481,"zoom":"XYZ 70 226 null"},{"title":"E.5.2 Intel® MPX Support for Pointer Operations with Branching","page":482,"zoom":"XYZ 68 711 null"},{"title":"E.5.3 CALL, RET, JMP, and All Jcc","page":482,"zoom":"XYZ 68 459 null"},{"title":"E.5.4 BOUND Instruction and Intel MPX","page":483,"zoom":"XYZ 70 782 null"},{"title":"E.5.5 Programming Considerations","page":483,"zoom":"XYZ 70 556 null"},{"title":"E.5.6 Intel MPX and System Management Mode","page":483,"zoom":"XYZ 70 441 null"},{"title":"E.5.7 Support of Intel MPX in VMCS","page":483,"zoom":"XYZ 70 236 null"},{"title":"E.5.8 Support of Intel MPX in Intel TSX","page":484,"zoom":"XYZ 68 1005 null"}]}]}],"thumbnailType":"jpg","pageType":"html","pageLabels":[]};