<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Microsoft Word - II DigitalElectronics _Sy_</title><meta name="author" content="Admin"/><style type="text/css"> * {margin:0; padding:0; text-indent:0; }
 h1 { color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: bold; text-decoration: underline; font-size: 12pt; }
 h2 { color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: bold; text-decoration: none; font-size: 11.5pt; }
 .p, p { color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 11.5pt; margin:0pt; }
 .s1 { color: #221E1F; font-family:Arial, sans-serif; font-style: normal; font-weight: bold; text-decoration: none; font-size: 11.5pt; }
 .s2 { color: #221E1F; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 11.5pt; }
 .s3 { color: #221E1F; font-family:Arial, sans-serif; font-style: italic; font-weight: bold; text-decoration: none; font-size: 11.5pt; }
 .s5 { color: #221E1F; font-family:"Times New Roman", serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 11.5pt; }
 li {display: block; }
 #l1 {padding-left: 0pt;counter-reset: c1 1; }
 #l1> li>*:first-child:before {counter-increment: c1; content: counter(c1, decimal)". "; color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 11.5pt; }
 #l1> li:first-child>*:first-child:before {counter-increment: c1 0;  }
 #l2 {padding-left: 0pt;counter-reset: c2 1; }
 #l2> li>*:first-child:before {counter-increment: c2; content: counter(c2, decimal)". "; color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 11.5pt; }
 #l2> li:first-child>*:first-child:before {counter-increment: c2 0;  }
 li {display: block; }
 #l3 {padding-left: 0pt;counter-reset: d1 1; }
 #l3> li>*:first-child:before {counter-increment: d1; content: counter(d1, decimal)". "; color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 11.5pt; }
 #l3> li:first-child>*:first-child:before {counter-increment: d1 0;  }
 li {display: block; }
 #l4 {padding-left: 0pt;counter-reset: e1 1; }
 #l4> li>*:first-child:before {counter-increment: e1; content: counter(e1, decimal)". "; color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 10.5pt; }
 #l4> li:first-child>*:first-child:before {counter-increment: e1 0;  }
 li {display: block; }
 #l5 {padding-left: 0pt;counter-reset: f1 1; }
 #l5> li>*:first-child:before {counter-increment: f1; content: counter(f1, decimal)". "; color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 11.5pt; }
 #l5> li:first-child>*:first-child:before {counter-increment: f1 0;  }
 li {display: block; }
 #l6 {padding-left: 0pt;counter-reset: g1 1; }
 #l6> li>*:first-child:before {counter-increment: g1; content: counter(g1, decimal)". "; color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 11.5pt; }
 #l6> li:first-child>*:first-child:before {counter-increment: g1 0;  }
 li {display: block; }
 #l7 {padding-left: 0pt; }
 #l7> li>*:first-child:before {content: " "; color: black; font-family:Symbol, serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 11.5pt; }
 li {display: block; }
 #l8 {padding-left: 0pt;counter-reset: i1 1; }
 #l8> li>*:first-child:before {counter-increment: i1; content: counter(i1, decimal)". "; color: #221E1F; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 11.5pt; }
 #l8> li:first-child>*:first-child:before {counter-increment: i1 0;  }
</style></head><body><h1 style="padding-top: 4pt;padding-left: 81pt;text-indent: 0pt;text-align: center;">MTDE - 201 ELECTRONIC SYSTEM DESIGN</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">UNIT -I DESIGN CONCEPTS &amp; LOGIC CIRCUITS</h2><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Digital Hardware, Design Process, Design of Digital HardwareVariables &amp; Functions Logic gates &amp; Networks synthesis, SOP, POS forms, Introduction to VHDL.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-top: 11pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">UNIT- II OPTIMIZED IMPLEMENTATION OF LOGIC FUNCTIONS:</h2><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 5pt;text-indent: 3pt;text-align: justify;">Strategy for minimization, Incompletely specified functions, Multiple output circuits, Multilevel synthesis &amp; Analysis  Building Block of combinational circuits, Multiplexers Decoders, Encoders Code Converters.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">UNIT- III SYNCHRONOUS SEQUENTIAL CIRCUITS</h2><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 8pt;text-indent: 0pt;text-align: left;">Basic Design Steps, Mealy state Model, Design of FSM,</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-top: 9pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">UNIT – IV ASYNCHRONOUS SEQUENTIAL CIRCUITS</h2><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Analysis, Synthesis, State Reduction, State Assignment, Hazards.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-top: 11pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">UNIT V TESTING OF LOGIC CIRCUITS</h2><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Fault Model, Path sensitizing, Random testing, Circuits with Tree Structure.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">BOOK:</h2><ol id="l1"><li data-list-text="1."><p style="padding-left: 30pt;text-indent: -25pt;text-align: left;">Introduction to Logic Design – MARCOVITZ – (Text )</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">REFERENCES:</h2><ol id="l2"><li data-list-text="1."><p style="padding-top: 5pt;padding-left: 50pt;text-indent: -17pt;text-align: left;">Engineering Digital Design – TINDER</p></li><li data-list-text="2."><p style="padding-top: 10pt;padding-left: 50pt;text-indent: -17pt;text-align: left;">An Engineering Approach to Digital Design – FLETCHER</p></li><li data-list-text="3."><p style="padding-top: 10pt;padding-left: 50pt;text-indent: -17pt;text-align: left;">Logic and Computer Design Fundamentals – MANO</p></li></ol></li></ol><h1 style="padding-top: 4pt;padding-left: 81pt;text-indent: 0pt;text-align: center;">MTDE – 202 ADVANCE DIGITAL SIGNAL PROCESSING</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">UNIT -I</h2><p style="padding-top: 2pt;padding-left: 5pt;text-indent: 0pt;line-height: 114%;text-align: left;">Review of Digital Signal Processing: Review of discrete–time sequences and systems, Linear Shift Invariant (LSI) systems. Causality and Stability Criterion, FIR &amp; IIR representations, Z-Transform, Digital structures, Fast Fourier Transform, Discrete Fourier Transform (DFT), Fast Fourier Transform (FFT) algorithms using decimation in time and decimation in frequency techniques, Chirp Z- Transform, Hilbert Transform and applications.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">UNIT -II</h2><p style="padding-top: 2pt;padding-left: 5pt;text-indent: 0pt;line-height: 113%;text-align: left;">Digital Filter design: FIR filter design, IIR filter design from analog filters, digital filter design based on least square method.</p><h2 style="padding-top: 9pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">UNIT -III</h2><p style="padding-top: 2pt;padding-left: 5pt;text-indent: 0pt;line-height: 113%;text-align: left;">Multirate Digital Signal Processing: Decimation &amp; Interpolation, Sampling rate conversion, Filter design and implementation for sampling rate conversion, applications of multirate signal processing</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">UNIT -IV</h2><p style="padding-top: 9pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">Filter Banks: QMF, M-Channel uniform and non-uniform filter banks, transmultiplexers.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">UNIT -V</h2><p style="padding-top: 9pt;padding-left: 5pt;text-indent: 0pt;line-height: 113%;text-align: left;">Wavelets: Introduction, the short-time Fourier transform, the wavelet transform, discrete- time orthonormal wavelets, continuous-time orthonormal wavelets.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">References</h2><ol id="l3"><li data-list-text="1."><p style="padding-top: 5pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">J.G.Proakis &amp; D.G.Manolakis, “Digital Signal Processing, Principles, Algorithms and Applications”, PHI</p></li><li data-list-text="2."><p style="padding-top: 10pt;padding-left: 20pt;text-indent: -15pt;text-align: left;">P.P.Vaidyanathan, “Multirate Systems and Filter Banks”, Pearson</p></li><li data-list-text="3."><p style="padding-top: 10pt;padding-left: 20pt;text-indent: -15pt;text-align: left;">S.K. Mitra, “Digital Signal Processing”, TMH</p></li></ol><h1 style="padding-top: 4pt;padding-left: 81pt;text-indent: 0pt;text-align: center;">MTDE – 203 MICROELECTRONIC</h1><ol id="l4"><li data-list-text="1."><p style="padding-top: 10pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">Introduction to IC Technology, Overview of MOS and BJT, Threshold Voltage, Body effect, basic DC equations, 2nd order Effect, MOS model, small-signal AC characteristics, CMOS inverter and its DC characteristics, static load MOS inverter.</p><p style="text-indent: 0pt;text-align: left;"><br/></p></li><li data-list-text="2."><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Silicon semiconductor technology, wafer processing, oxidation, epitaxy, deposition, ion implantation, CMOS technology, N-Well and P-Well process and SOI.</p><p style="text-indent: 0pt;text-align: left;"><br/></p></li><li data-list-text="3."><p style="padding-left: 5pt;text-indent: 0pt;line-height: 114%;text-align: justify;">MOSFET and BJT Current Mirrors and its applications, Op- Amp Design, Basic Gain Stage, Gain boosting techniques, Single-ended and differential operations, Basic differential pair: qualitative analysis and quantitative analysis, Common mode response, Differential pair with MOS loads, Gilbert Cell.</p><p style="text-indent: 0pt;text-align: left;"><br/></p></li><li data-list-text="4."><p style="padding-left: 14pt;text-indent: -9pt;text-align: justify;">CMOS Logic gate design, Fan-in and Fan-out, typical NAND and NOR delays,</p><p style="padding-top: 1pt;padding-left: 5pt;text-indent: 0pt;line-height: 114%;text-align: justify;">Transistor sizing, CMOS logic structure, DC analysis of Complementary Logic, BiCMOS logic, Pseudo NMOS, dynamic CMOS logic, Pass transistor, CMOS Domino Logic, NP domino logic, Cascode voltage switch logic, source-follower pull-up logic (SFPL).</p><p style="text-indent: 0pt;text-align: left;"><br/></p></li><li data-list-text="5."><p style="padding-left: 14pt;text-indent: -9pt;text-align: justify;">Memory cells and Arrays, Clocking disciplines, Design, Power optimization.</p><p style="text-indent: 0pt;text-align: left;"><br/></p></li><li data-list-text="6."><p style="padding-left: 5pt;text-indent: 0pt;line-height: 114%;text-align: left;">Fault Modeling and Simulation, Testability, Analysis Technique, Ad-hoc Methods and General guidelines, Scan Technique, Boundary Scan, Built in Self Test, Physics of Interconnects in VLSI, Scaling of Interconnects.</p><p style="text-indent: 0pt;text-align: left;"><br/></p></li><li data-list-text="7."><p style="padding-left: 5pt;text-indent: 0pt;line-height: 113%;text-align: left;">PLA Minimization – PLA folding, Fault model in PLA, Test generation and Testable PLA Design.</p></li></ol><h2 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Text Books:</h2><ol id="l5"><li data-list-text="1."><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Randoll L. Geiger, Phillip E. Allen, Noel K. Strader “VLSI Design Techniques for Analog and Digital Circuits”, Mc Graw Hill International company, 1990.</p></li><li data-list-text="2."><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Malcom R. Haskard, Lan C May, “Analog VLSI Design NMOS and CMOS”, Prentice Hall, 1998.</p></li><li data-list-text="3."><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">R. Jacob Baker, Harry W. LI., &amp; David K. Boyce., “CMOS Circuit Design”. 3rd Indian reprint, PHI, 2000.</p></li><li data-list-text="4."><p style="padding-left: 5pt;text-indent: 0pt;line-height: 115%;text-align: left;">Microelectronic Circuits, 5th Edition, by Adel S. Sedra and Kenneth C. Smith, Oxford University press, 2004</p></li></ol><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Reference Books:</h2><ol id="l6"><li data-list-text="1."><p style="padding-top: 2pt;padding-left: 17pt;text-indent: -12pt;text-align: left;">M.H Rashid, SPICE for Power Electronics and Electric Power, Englewood. Cliffs,</p><p style="padding-top: 1pt;padding-left: 5pt;text-indent: 0pt;line-height: 13pt;text-align: left;">N.J. Prentice Hall, 1993.</p></li><li data-list-text="2."><p style="padding-left: 17pt;text-indent: -12pt;line-height: 13pt;text-align: left;">PSPICE Manual, Irvine, Calif: - Micro Sim Corporation, 1992.</p></li><li data-list-text="3."><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Philip E. Allen Douglas and R. Holberg, “CMOS Analog Circuit Design”, Second Addition Oxford University Press-2003.</p></li><li data-list-text="4."><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Fundamentals of Microelectronics, 1st Edition, by Behzad Razavi, Wiley Press, January 2008.</p></li></ol><h1 style="padding-top: 4pt;padding-left: 81pt;text-indent: 0pt;text-align: center;">MTDE – 204 EMBEDDED SYSTEM</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-top: 4pt;padding-left: 5pt;text-indent: 0pt;line-height: 13pt;text-align: left;">UNIT -I</h2><h2 style="padding-left: 5pt;text-indent: 0pt;line-height: 114%;text-align: justify;">8 Bit Micro controllers<span class="p">: Introduction to MCS-51 family, Peripheral of MCS-51 family, PIC Micro Controller –CPU architecture, registers, instruction sets addressing modes, loop timing, On chip Peripherals of  PIC, Motorola MC68H11 Family Architecture Registers, Addressing modes, Interrupts- features of interrupts- Interrupt vector and Priority, timing generation and measurements, Input capture, Out capture.</span></h2><h2 style="padding-top: 9pt;padding-left: 5pt;text-indent: 0pt;line-height: 13pt;text-align: left;">UNIT -II</h2><h2 style="padding-left: 5pt;text-indent: 0pt;text-align: justify;">16 Bit Micro controller<span class="p">: Introduction to MCS-96 family, Peripherals of MCS-96 family, 80196-architecture, CPU operation, memory organization, I/O port, Operand addressing, instruction set, Interrupts, On chip Peripherals-PWM, Timers, HIS/HSO, Serial Port, External memory interfacing.</span></h2><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-left: 5pt;text-indent: 0pt;line-height: 13pt;text-align: left;">UNIT -III</h2><h2 style="padding-left: 5pt;text-indent: 0pt;text-align: justify;">32 bit Micro controller: <span class="p">Intel 80960-architecture, memory address space, Salient features of ARM processor family-ARM7 /ARM9/ ARM9E/ ARM10/ ARM11/ SecureCore /Strong ARM, XScale technology, ARM9200 Architecture,Pinouts, Peripheral Identifier, System Interrupts, External Interrupts, Product memory mapping, External memory mapping, Internal  memory  mapping,  On  chip  Peripherals-Memory  controllers,  external  Bus Interface(EBI), Advanced interrupt controller(AIC), USART, Timer counter.</span></h2><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-left: 5pt;text-indent: 0pt;line-height: 13pt;text-align: left;">UNIT -IV</h2><h2 style="padding-left: 5pt;text-indent: 0pt;text-align: justify;">Software development and tools<span class="p">: Embedded system evolution trends. Round- Robin, Round-robin  with  Interrupts,  function-  One-  Scheduling  Architecture,  Algorithms. Introduction  to- assembler- compiler- cross compilers and  Integrated Development Environment  (IDE)  Object  Oriented  Interfacing,  Recursion,  Debugging  strategies, Simulators.</span></h2><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">UNIT -V</h2><h2 style="padding-left: 5pt;text-indent: 0pt;text-align: justify;">Real Time Operating Systems<span class="p">: Task and Task States, tasks and data, semaphores and shared Data Operating system Services- Message queues- Timer Function- Events- Memory Management, Interrupt Routines in an RTOS environment, basic design Using RTOS.</span></h2><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">References:</h2><ul id="l7"><li data-list-text=""><p style="padding-left: 40pt;text-indent: -17pt;line-height: 14pt;text-align: left;">David E Simon, “ An embedded software Primer” Pearson education Asia.</p></li><li data-list-text=""><p style="padding-left: 40pt;text-indent: -17pt;line-height: 14pt;text-align: left;">John B Peat man “ Design with Micro controller” Pearson education Asia.</p></li><li data-list-text=""><p style="padding-left: 41pt;text-indent: -18pt;text-align: left;">Jonartthan W. Valvano Brooks/cole “ Embedded Micro Computer Systems. Real time Interfacing”, Thomson learning</p></li></ul><h1 style="padding-top: 4pt;padding-left: 81pt;text-indent: 0pt;text-align: center;">MTDE – 205 FAULT TOLERANT SYSTEMS</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s1" style="padding-top: 4pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">UNIT-I</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s2" style="padding-left: 5pt;text-indent: 0pt;text-align: justify;">Basic concepts of Reliability: Failures and faults, Reliability and failure rate, Relation between reliability &amp; mean time between failure, Maintainability &amp; Availability, reliability of series and parallel systems. Modeling of faults. Test generation for combinational logic circuits :conventional methods (path sesitisation,Boolean difference), Random testing, transition count testing and signature analysis.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s1" style="padding-left: 5pt;text-indent: 0pt;text-align: left;">UNIT-II</p><p class="s2" style="padding-left: 5pt;text-indent: 3pt;text-align: left;">Fault Tolerant Design-I: Basic concepts ,static,(NMR,use of error correcting codes), dynamic, hybrid and self purging redundancy, Sift-out Modular Redundancy (SMR), triple modular redundancy, SMR reconfiguration.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s1" style="padding-left: 5pt;text-indent: 0pt;text-align: left;">UNIT-III</p><p class="s2" style="padding-left: 5pt;text-indent: 3pt;text-align: left;">Fault Tolerant Design-II: Time redundancy, software redundancy, fail-soft operation, examples of practical fault tolerant systems, introduction to fault tolerant design of VLSI chips.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s1" style="padding-left: 5pt;text-indent: 0pt;text-align: left;">UNIT-IV</p><p class="s2" style="padding-left: 5pt;text-indent: 3pt;text-align: left;">Self checking circuits: Design of totally self checking checkers, checkers using m-out of a codes, Berger codes and low cost residue code, self-checking sequential machines, partially self-checking circuits. Fail safe Design: Strongly fault secure circuits, fail-safe design of sequential circuits using partition theory and Berger codes, totally self checking PLA design.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s1" style="padding-left: 5pt;text-indent: 0pt;text-align: left;">UNIT-V</p><p class="s2" style="padding-left: 5pt;text-indent: 3pt;text-align: left;">Design for testable combination logic circuits: Basic concepts of testability, controllability and observability. The Read-Muller expansion technique, level OR-AND-OR design, use of control and syndrome-testing design.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s2" style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Built-in-test, built-in-test of VLSI chips, design for autonomous self-test, design in testability into logic boards.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s3" style="padding-left: 5pt;text-indent: 0pt;line-height: 13pt;text-align: left;">Suggested Reading:</p><ol id="l8"><li data-list-text="1."><p class="s2" style="padding-left: 43pt;text-indent: -38pt;line-height: 13pt;text-align: left;">Parag K. Lala, <i>Fault Tolerant &amp; Fault Testable Hardware Design,</i>(PHI) 1985</p><p style="text-indent: 0pt;text-align: left;"><br/></p></li><li data-list-text="2."><p class="s2" style="padding-left: 43pt;text-indent: -38pt;text-align: left;">Parag K. Lala, <i>Digital systems Design using PLD’s, </i>PHI 1990.</p><p style="text-indent: 0pt;text-align: left;"><br/></p></li><li data-list-text="3."><p class="s2" style="padding-left: 43pt;text-indent: -38pt;text-align: left;">N.N. Biswas, <i>Logic Design Theory, </i>PHI 1990.</p><p style="text-indent: 0pt;text-align: left;"><br/></p></li><li data-list-text="4."><p class="s2" style="padding-left: 40pt;text-indent: -35pt;text-align: left;"><span class="s5">	</span>Konad Chakraborthy &amp; Pinaki Mazumdar, <i>Fault tolerance and Reliability Techniques for high – density random – access memories Reason, </i>2002.</p></li></ol></body></html>
