

================================================================
== Vitis HLS Report for 'dpu_keygen_Pipeline_VITIS_LOOP_503_2'
================================================================
* Date:           Thu Dec 29 15:54:48 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution5 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.566 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        4|      176|  40.000 ns|  1.760 us|    4|  176|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_503_2  |        2|      173|         3|          3|          1|  0 ~ 57|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 3, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 6 2 
5 --> 
6 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%ctr_1 = alloca i32 1"   --->   Operation 7 'alloca' 'ctr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_17 = alloca i32 1"   --->   Operation 8 'alloca' 'i_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty_121 = alloca i32 1"   --->   Operation 9 'alloca' 'empty_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%ctr_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %ctr"   --->   Operation 10 'read' 'ctr_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %empty"   --->   Operation 11 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%ctr_cast = zext i8 %ctr_read"   --->   Operation 12 'zext' 'ctr_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %tmp, i8192 %empty_121"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 14 [1/1] (0.46ns)   --->   "%store_ln0 = store i8 0, i8 %i_17"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 15 [1/1] (0.46ns)   --->   "%store_ln0 = store i32 %ctr_cast, i32 %ctr_1"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond.i"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.16>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%i = load i8 %i_17" [HLS_Final_vitis_src/spu.cpp:507]   --->   Operation 17 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 18 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.87ns)   --->   "%add_ln503 = add i8 %i, i8 3" [HLS_Final_vitis_src/spu.cpp:503]   --->   Operation 19 'add' 'add_ln503' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.70ns)   --->   "%icmp_ln503 = icmp_ult  i8 %add_ln503, i8 169" [HLS_Final_vitis_src/spu.cpp:503]   --->   Operation 20 'icmp' 'icmp_ln503' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln503 = br i1 %icmp_ln503, void %for.cond.i.for.end.i_crit_edge.exitStub, void %for.body.i_ifconv" [HLS_Final_vitis_src/spu.cpp:503]   --->   Operation 21 'br' 'br_ln503' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%i_18_cast = zext i8 %i" [HLS_Final_vitis_src/spu.cpp:507]   --->   Operation 22 'zext' 'i_18_cast' <Predicate = (icmp_ln503)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%buf_addr = getelementptr i8 %buf_r, i64 0, i64 %i_18_cast" [HLS_Final_vitis_src/spu.cpp:506]   --->   Operation 23 'getelementptr' 'buf_addr' <Predicate = (icmp_ln503)> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (1.29ns)   --->   "%buf_load = load i8 %buf_addr" [HLS_Final_vitis_src/spu.cpp:506]   --->   Operation 24 'load' 'buf_load' <Predicate = (icmp_ln503)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 170> <RAM>
ST_2 : Operation 25 [1/1] (0.87ns)   --->   "%add_ln507 = add i8 %i, i8 1" [HLS_Final_vitis_src/spu.cpp:507]   --->   Operation 25 'add' 'add_ln507' <Predicate = (icmp_ln503)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln507 = zext i8 %add_ln507" [HLS_Final_vitis_src/spu.cpp:507]   --->   Operation 26 'zext' 'zext_ln507' <Predicate = (icmp_ln503)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%buf_addr_8 = getelementptr i8 %buf_r, i64 0, i64 %zext_ln507" [HLS_Final_vitis_src/spu.cpp:507]   --->   Operation 27 'getelementptr' 'buf_addr_8' <Predicate = (icmp_ln503)> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (1.29ns)   --->   "%buf_load_1 = load i8 %buf_addr_8" [HLS_Final_vitis_src/spu.cpp:507]   --->   Operation 28 'load' 'buf_load_1' <Predicate = (icmp_ln503)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 170> <RAM>

State 3 <SV = 2> <Delay = 2.16>
ST_3 : Operation 29 [1/2] (1.29ns)   --->   "%buf_load = load i8 %buf_addr" [HLS_Final_vitis_src/spu.cpp:506]   --->   Operation 29 'load' 'buf_load' <Predicate = (icmp_ln503)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 170> <RAM>
ST_3 : Operation 30 [1/2] (1.29ns)   --->   "%buf_load_1 = load i8 %buf_addr_8" [HLS_Final_vitis_src/spu.cpp:507]   --->   Operation 30 'load' 'buf_load_1' <Predicate = (icmp_ln503)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 170> <RAM>
ST_3 : Operation 31 [1/1] (0.87ns)   --->   "%add_ln508 = add i8 %i, i8 2" [HLS_Final_vitis_src/spu.cpp:508]   --->   Operation 31 'add' 'add_ln508' <Predicate = (icmp_ln503)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln508 = zext i8 %add_ln508" [HLS_Final_vitis_src/spu.cpp:508]   --->   Operation 32 'zext' 'zext_ln508' <Predicate = (icmp_ln503)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%buf_addr_9 = getelementptr i8 %buf_r, i64 0, i64 %zext_ln508" [HLS_Final_vitis_src/spu.cpp:508]   --->   Operation 33 'getelementptr' 'buf_addr_9' <Predicate = (icmp_ln503)> <Delay = 0.00>
ST_3 : Operation 34 [2/2] (1.29ns)   --->   "%buf_load_2 = load i8 %buf_addr_9" [HLS_Final_vitis_src/spu.cpp:508]   --->   Operation 34 'load' 'buf_load_2' <Predicate = (icmp_ln503)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 170> <RAM>

State 4 <SV = 3> <Delay = 4.56>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%ctr_1_load = load i32 %ctr_1" [HLS_Final_vitis_src/spu.cpp:512]   --->   Operation 35 'load' 'ctr_1_load' <Predicate = (icmp_ln503)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%p_load = load i8192 %empty_121" [HLS_Final_vitis_src/spu.cpp:511]   --->   Operation 36 'load' 'p_load' <Predicate = (icmp_ln503)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%speclooptripcount_ln504 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 57, i64 28" [HLS_Final_vitis_src/spu.cpp:504]   --->   Operation 37 'speclooptripcount' 'speclooptripcount_ln504' <Predicate = (icmp_ln503)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln506 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [HLS_Final_vitis_src/spu.cpp:506]   --->   Operation 38 'specloopname' 'specloopname_ln506' <Predicate = (icmp_ln503)> <Delay = 0.00>
ST_4 : Operation 39 [1/2] (1.29ns)   --->   "%buf_load_2 = load i8 %buf_addr_9" [HLS_Final_vitis_src/spu.cpp:508]   --->   Operation 39 'load' 'buf_load_2' <Predicate = (icmp_ln503)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 170> <RAM>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln509 = trunc i8 %buf_load_2" [HLS_Final_vitis_src/spu.cpp:509]   --->   Operation 40 'trunc' 'trunc_ln509' <Predicate = (icmp_ln503)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%t = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i7.i8.i8, i7 %trunc_ln509, i8 %buf_load_1, i8 %buf_load" [HLS_Final_vitis_src/spu.cpp:509]   --->   Operation 41 'bitconcatenate' 't' <Predicate = (icmp_ln503)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.88ns)   --->   "%icmp_ln510 = icmp_ult  i23 %t, i23 8380417" [HLS_Final_vitis_src/spu.cpp:510]   --->   Operation 42 'icmp' 'icmp_ln510' <Predicate = (icmp_ln503)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln511 = trunc i32 %ctr_1_load" [HLS_Final_vitis_src/spu.cpp:511]   --->   Operation 43 'trunc' 'trunc_ln511' <Predicate = (icmp_ln503)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_1037 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %trunc_ln511, i5 0" [HLS_Final_vitis_src/spu.cpp:511]   --->   Operation 44 'bitconcatenate' 'tmp_1037' <Predicate = (icmp_ln503)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln511 = zext i13 %tmp_1037" [HLS_Final_vitis_src/spu.cpp:511]   --->   Operation 45 'zext' 'zext_ln511' <Predicate = (icmp_ln503)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node select_ln510)   --->   "%shl_ln511 = shl i8192 4294967295, i8192 %zext_ln511" [HLS_Final_vitis_src/spu.cpp:511]   --->   Operation 46 'shl' 'shl_ln511' <Predicate = (icmp_ln503)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node select_ln510)   --->   "%xor_ln511 = xor i8192 %shl_ln511, i8192 1090748135619415929462984244733782862448264161996232692431832786189721331849119295216264234525201987223957291796157025273109870820177184063610979765077554799078906298842192989538609825228048205159696851613591638196771886542609324560121290553901886301017900252535799917200010079600026535836800905297805880952350501630195475653911005312364560014847426035293551245843928918752768696279344088055617515694349945406677825140814900616105920256438504578013326493565836047242407382442812245131517757519164899226365743722432277368075027627883045206501792761700945699168497257879683851737049996900961120515655050115561271491492515342105748966629547032786321505730828430221664970324396138635251626409516168005427623435996308921691446181187406395310665404885739434832877428167407495370993511868756359970390117021823616749458620969857006263612082706715408157066575137281027022310927564910276759160520878304632411049364568754920967322982459184763427383790272448438018526977764941072715611580434690827459339991961414242741410599117426060556483763756314527611362658628383368621157993638020878537675545336789915694234433955666315070087213535470255670312004130725495834508357439653828936077080978550578912967907352780054935621561090795845172954115972927479877527738560008204118558930004777748727761853813510493840581861598652211605960308356405941821189714037868726219481498727603653616298856174822413033485438785324024751419417183012281078209729303537372804574372095228703622776363945290869806258422355148507571039619387449629866808188769662815778153079393179093143648340761738581819563002994422790754955061288818308430079648693232179158765918035565216157115402992120276155607873107937477466841528362987708699450152031231862594203085693838944657061346236704234026821102958954951197087076546186622796294536451620756509351018906023773821539532776208676978589731966330308893304665169436185078350641568336944530051437491311298834367265238595404904273455928723949525227184617404367854754610474377019768025576605881038077270707717942221977090385438585844095492116099852538903974655703943973086090930596963360767529964938414598185705963754561497355827813623833288906309004288017321424808663962671333528009232758350873059614118723781422101460198615747386855096896089189180441339558524822867541113212638793675567650340362970031930023397828465318547238244232028015189689660418822976000815437610652254270163595650875433851147123214227266605403581781469090806576468950587661997186505665475715792895" [HLS_Final_vitis_src/spu.cpp:511]   --->   Operation 47 'xor' 'xor_ln511' <Predicate = (icmp_ln503)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node select_ln510)   --->   "%and_ln511 = and i8192 %p_load, i8192 %xor_ln511" [HLS_Final_vitis_src/spu.cpp:511]   --->   Operation 48 'and' 'and_ln511' <Predicate = (icmp_ln503)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node select_ln510)   --->   "%zext_ln511_2 = zext i23 %t" [HLS_Final_vitis_src/spu.cpp:511]   --->   Operation 49 'zext' 'zext_ln511_2' <Predicate = (icmp_ln503)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node select_ln510)   --->   "%shl_ln511_2 = shl i8192 %zext_ln511_2, i8192 %zext_ln511" [HLS_Final_vitis_src/spu.cpp:511]   --->   Operation 50 'shl' 'shl_ln511_2' <Predicate = (icmp_ln503)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node select_ln510)   --->   "%or_ln511 = or i8192 %and_ln511, i8192 %shl_ln511_2" [HLS_Final_vitis_src/spu.cpp:511]   --->   Operation 51 'or' 'or_ln511' <Predicate = (icmp_ln503)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (1.14ns)   --->   "%ctr_9 = add i32 %ctr_1_load, i32 1" [HLS_Final_vitis_src/spu.cpp:512]   --->   Operation 52 'add' 'ctr_9' <Predicate = (icmp_ln503)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (1.92ns) (out node of the LUT)   --->   "%select_ln510 = select i1 %icmp_ln510, i8192 %or_ln511, i8192 %p_load" [HLS_Final_vitis_src/spu.cpp:510]   --->   Operation 53 'select' 'select_ln510' <Predicate = (icmp_ln503)> <Delay = 1.92> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.28ns)   --->   "%ctr_10 = select i1 %icmp_ln510, i32 %ctr_9, i32 %ctr_1_load" [HLS_Final_vitis_src/spu.cpp:510]   --->   Operation 54 'select' 'ctr_10' <Predicate = (icmp_ln503)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_1038 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %ctr_10, i32 8, i32 31" [HLS_Final_vitis_src/spu.cpp:514]   --->   Operation 55 'partselect' 'tmp_1038' <Predicate = (icmp_ln503)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.87ns)   --->   "%icmp_ln514 = icmp_eq  i24 %tmp_1038, i24 0" [HLS_Final_vitis_src/spu.cpp:514]   --->   Operation 56 'icmp' 'icmp_ln514' <Predicate = (icmp_ln503)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln514 = br i1 %icmp_ln514, void %for.body.i_ifconv.for.end.i_crit_edge.exitStub, void %for.inc.i22" [HLS_Final_vitis_src/spu.cpp:514]   --->   Operation 57 'br' 'br_ln514' <Predicate = (icmp_ln503)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.46ns)   --->   "%store_ln503 = store i8192 %select_ln510, i8192 %empty_121" [HLS_Final_vitis_src/spu.cpp:503]   --->   Operation 58 'store' 'store_ln503' <Predicate = (icmp_ln503 & icmp_ln514)> <Delay = 0.46>
ST_4 : Operation 59 [1/1] (0.46ns)   --->   "%store_ln503 = store i8 %add_ln503, i8 %i_17" [HLS_Final_vitis_src/spu.cpp:503]   --->   Operation 59 'store' 'store_ln503' <Predicate = (icmp_ln503 & icmp_ln514)> <Delay = 0.46>
ST_4 : Operation 60 [1/1] (0.46ns)   --->   "%store_ln503 = store i32 %ctr_10, i32 %ctr_1" [HLS_Final_vitis_src/spu.cpp:503]   --->   Operation 60 'store' 'store_ln503' <Predicate = (icmp_ln503 & icmp_ln514)> <Delay = 0.46>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln503 = br void %for.cond.i" [HLS_Final_vitis_src/spu.cpp:503]   --->   Operation 61 'br' 'br_ln503' <Predicate = (icmp_ln503 & icmp_ln514)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.46>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%write_ln511 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %p_out, i8192 %p_load" [HLS_Final_vitis_src/spu.cpp:511]   --->   Operation 62 'write' 'write_ln511' <Predicate = (icmp_ln503)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%write_ln512 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %ctr_1_out, i32 %ctr_1_load" [HLS_Final_vitis_src/spu.cpp:512]   --->   Operation 63 'write' 'write_ln512' <Predicate = (icmp_ln503)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%write_ln510 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %select_ln510_out, i8192 %select_ln510" [HLS_Final_vitis_src/spu.cpp:510]   --->   Operation 64 'write' 'write_ln510' <Predicate = (icmp_ln503)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.46ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 65 'br' 'br_ln0' <Predicate = (icmp_ln503)> <Delay = 0.46>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%UnifiedRetVal = phi i1 1, void %for.cond.i.for.end.i_crit_edge.exitStub, i1 0, void %for.body.i_ifconv.for.end.i_crit_edge.exitStub"   --->   Operation 66 'phi' 'UnifiedRetVal' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%ret_ln0 = ret i1 %UnifiedRetVal"   --->   Operation 67 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.46>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%ctr_1_load_2 = load i32 %ctr_1"   --->   Operation 68 'load' 'ctr_1_load_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%p_load4 = load i8192 %empty_121"   --->   Operation 69 'load' 'p_load4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %p_out, i8192 %p_load4"   --->   Operation 70 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %ctr_1_out, i32 %ctr_1_load_2"   --->   Operation 71 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.46ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 72 'br' 'br_ln0' <Predicate = true> <Delay = 0.46>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ctr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buf_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ p_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ ctr_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ select_ln510_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ctr_1                   (alloca           ) [ 0111101]
i_17                    (alloca           ) [ 0111100]
empty_121               (alloca           ) [ 0111101]
ctr_read                (read             ) [ 0000000]
tmp                     (read             ) [ 0000000]
ctr_cast                (zext             ) [ 0000000]
store_ln0               (store            ) [ 0000000]
store_ln0               (store            ) [ 0000000]
store_ln0               (store            ) [ 0000000]
br_ln0                  (br               ) [ 0000000]
i                       (load             ) [ 0001000]
specpipeline_ln0        (specpipeline     ) [ 0000000]
add_ln503               (add              ) [ 0001100]
icmp_ln503              (icmp             ) [ 0011111]
br_ln503                (br               ) [ 0000000]
i_18_cast               (zext             ) [ 0000000]
buf_addr                (getelementptr    ) [ 0001000]
add_ln507               (add              ) [ 0000000]
zext_ln507              (zext             ) [ 0000000]
buf_addr_8              (getelementptr    ) [ 0001000]
buf_load                (load             ) [ 0000100]
buf_load_1              (load             ) [ 0000100]
add_ln508               (add              ) [ 0000000]
zext_ln508              (zext             ) [ 0000000]
buf_addr_9              (getelementptr    ) [ 0000100]
ctr_1_load              (load             ) [ 0000011]
p_load                  (load             ) [ 0000011]
speclooptripcount_ln504 (speclooptripcount) [ 0000000]
specloopname_ln506      (specloopname     ) [ 0000000]
buf_load_2              (load             ) [ 0000000]
trunc_ln509             (trunc            ) [ 0000000]
t                       (bitconcatenate   ) [ 0000000]
icmp_ln510              (icmp             ) [ 0000000]
trunc_ln511             (trunc            ) [ 0000000]
tmp_1037                (bitconcatenate   ) [ 0000000]
zext_ln511              (zext             ) [ 0000000]
shl_ln511               (shl              ) [ 0000000]
xor_ln511               (xor              ) [ 0000000]
and_ln511               (and              ) [ 0000000]
zext_ln511_2            (zext             ) [ 0000000]
shl_ln511_2             (shl              ) [ 0000000]
or_ln511                (or               ) [ 0000000]
ctr_9                   (add              ) [ 0000000]
select_ln510            (select           ) [ 0000011]
ctr_10                  (select           ) [ 0000000]
tmp_1038                (partselect       ) [ 0000000]
icmp_ln514              (icmp             ) [ 0011100]
br_ln514                (br               ) [ 0000000]
store_ln503             (store            ) [ 0000000]
store_ln503             (store            ) [ 0000000]
store_ln503             (store            ) [ 0000000]
br_ln503                (br               ) [ 0000000]
write_ln511             (write            ) [ 0000000]
write_ln512             (write            ) [ 0000000]
write_ln510             (write            ) [ 0000000]
br_ln0                  (br               ) [ 0000000]
UnifiedRetVal           (phi              ) [ 0000010]
ret_ln0                 (ret              ) [ 0000000]
ctr_1_load_2            (load             ) [ 0000000]
p_load4                 (load             ) [ 0000000]
write_ln0               (write            ) [ 0000000]
write_ln0               (write            ) [ 0000000]
br_ln0                  (br               ) [ 0000011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="empty">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ctr">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctr"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buf_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ctr_1_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctr_1_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="select_ln510_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln510_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8192"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i7.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i8.i5"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8192P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="ctr_1_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ctr_1/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="i_17_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_17/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="empty_121_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_121/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="ctr_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="8" slack="0"/>
<pin id="90" dir="0" index="1" bw="8" slack="0"/>
<pin id="91" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ctr_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="tmp_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8192" slack="0"/>
<pin id="96" dir="0" index="1" bw="8192" slack="0"/>
<pin id="97" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_write_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="8192" slack="0"/>
<pin id="103" dir="0" index="2" bw="8192" slack="0"/>
<pin id="104" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln511/5 write_ln0/6 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_write_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="0" slack="0"/>
<pin id="109" dir="0" index="1" bw="32" slack="0"/>
<pin id="110" dir="0" index="2" bw="32" slack="0"/>
<pin id="111" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln512/5 write_ln0/6 "/>
</bind>
</comp>

<comp id="114" class="1004" name="write_ln510_write_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="8192" slack="0"/>
<pin id="117" dir="0" index="2" bw="8192" slack="1"/>
<pin id="118" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln510/5 "/>
</bind>
</comp>

<comp id="121" class="1004" name="buf_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="8" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="8" slack="0"/>
<pin id="125" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="0" slack="0"/>
<pin id="133" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="134" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="135" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="3" bw="8" slack="0"/>
<pin id="136" dir="1" index="7" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_load/2 buf_load_1/2 buf_load_2/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="buf_addr_8_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="8" slack="0"/>
<pin id="142" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_8/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="buf_addr_9_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="8" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="8" slack="0"/>
<pin id="150" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_9/3 "/>
</bind>
</comp>

<comp id="154" class="1005" name="UnifiedRetVal_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="2"/>
<pin id="156" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="UnifiedRetVal (phireg) "/>
</bind>
</comp>

<comp id="158" class="1004" name="UnifiedRetVal_phi_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="2"/>
<pin id="160" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="1" slack="0"/>
<pin id="162" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="UnifiedRetVal/5 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_load_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="2"/>
<pin id="168" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ctr_1_load/4 ctr_1_load_2/6 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_load_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8192" slack="2"/>
<pin id="172" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/4 p_load4/6 "/>
</bind>
</comp>

<comp id="174" class="1004" name="ctr_cast_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="0"/>
<pin id="176" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ctr_cast/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="store_ln0_store_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="8192" slack="0"/>
<pin id="180" dir="0" index="1" bw="8192" slack="0"/>
<pin id="181" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="store_ln0_store_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="0" index="1" bw="8" slack="0"/>
<pin id="186" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="store_ln0_store_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="i_load_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="8" slack="1"/>
<pin id="195" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="add_ln503_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="0"/>
<pin id="198" dir="0" index="1" bw="3" slack="0"/>
<pin id="199" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln503/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="icmp_ln503_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="8" slack="0"/>
<pin id="204" dir="0" index="1" bw="8" slack="0"/>
<pin id="205" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln503/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="i_18_cast_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="0"/>
<pin id="210" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_18_cast/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="add_ln507_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="8" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln507/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="zext_ln507_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="8" slack="0"/>
<pin id="221" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln507/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="add_ln508_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8" slack="1"/>
<pin id="226" dir="0" index="1" bw="3" slack="0"/>
<pin id="227" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln508/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="zext_ln508_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="8" slack="0"/>
<pin id="231" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln508/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="trunc_ln509_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="0"/>
<pin id="236" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln509/4 "/>
</bind>
</comp>

<comp id="238" class="1004" name="t_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="23" slack="0"/>
<pin id="240" dir="0" index="1" bw="7" slack="0"/>
<pin id="241" dir="0" index="2" bw="8" slack="1"/>
<pin id="242" dir="0" index="3" bw="8" slack="1"/>
<pin id="243" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t/4 "/>
</bind>
</comp>

<comp id="246" class="1004" name="icmp_ln510_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="23" slack="0"/>
<pin id="248" dir="0" index="1" bw="23" slack="0"/>
<pin id="249" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln510/4 "/>
</bind>
</comp>

<comp id="252" class="1004" name="trunc_ln511_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln511/4 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_1037_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="13" slack="0"/>
<pin id="258" dir="0" index="1" bw="8" slack="0"/>
<pin id="259" dir="0" index="2" bw="1" slack="0"/>
<pin id="260" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1037/4 "/>
</bind>
</comp>

<comp id="264" class="1004" name="zext_ln511_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="13" slack="0"/>
<pin id="266" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln511/4 "/>
</bind>
</comp>

<comp id="268" class="1004" name="shl_ln511_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="33" slack="0"/>
<pin id="270" dir="0" index="1" bw="13" slack="0"/>
<pin id="271" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln511/4 "/>
</bind>
</comp>

<comp id="274" class="1004" name="xor_ln511_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="8192" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln511/4 "/>
</bind>
</comp>

<comp id="280" class="1004" name="and_ln511_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="8192" slack="0"/>
<pin id="282" dir="0" index="1" bw="8192" slack="0"/>
<pin id="283" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln511/4 "/>
</bind>
</comp>

<comp id="286" class="1004" name="zext_ln511_2_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="23" slack="0"/>
<pin id="288" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln511_2/4 "/>
</bind>
</comp>

<comp id="290" class="1004" name="shl_ln511_2_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="23" slack="0"/>
<pin id="292" dir="0" index="1" bw="13" slack="0"/>
<pin id="293" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln511_2/4 "/>
</bind>
</comp>

<comp id="296" class="1004" name="or_ln511_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="8192" slack="0"/>
<pin id="298" dir="0" index="1" bw="8192" slack="0"/>
<pin id="299" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln511/4 "/>
</bind>
</comp>

<comp id="302" class="1004" name="ctr_9_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ctr_9/4 "/>
</bind>
</comp>

<comp id="308" class="1004" name="select_ln510_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="8192" slack="0"/>
<pin id="311" dir="0" index="2" bw="8192" slack="0"/>
<pin id="312" dir="1" index="3" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln510/4 "/>
</bind>
</comp>

<comp id="316" class="1004" name="ctr_10_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="32" slack="0"/>
<pin id="319" dir="0" index="2" bw="32" slack="0"/>
<pin id="320" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ctr_10/4 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_1038_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="24" slack="0"/>
<pin id="326" dir="0" index="1" bw="32" slack="0"/>
<pin id="327" dir="0" index="2" bw="5" slack="0"/>
<pin id="328" dir="0" index="3" bw="6" slack="0"/>
<pin id="329" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1038/4 "/>
</bind>
</comp>

<comp id="334" class="1004" name="icmp_ln514_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="24" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln514/4 "/>
</bind>
</comp>

<comp id="340" class="1004" name="store_ln503_store_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="8192" slack="0"/>
<pin id="342" dir="0" index="1" bw="8192" slack="3"/>
<pin id="343" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln503/4 "/>
</bind>
</comp>

<comp id="345" class="1004" name="store_ln503_store_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="8" slack="2"/>
<pin id="347" dir="0" index="1" bw="8" slack="3"/>
<pin id="348" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln503/4 "/>
</bind>
</comp>

<comp id="349" class="1004" name="store_ln503_store_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="0"/>
<pin id="351" dir="0" index="1" bw="32" slack="3"/>
<pin id="352" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln503/4 "/>
</bind>
</comp>

<comp id="354" class="1005" name="ctr_1_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="0"/>
<pin id="356" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ctr_1 "/>
</bind>
</comp>

<comp id="361" class="1005" name="i_17_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="8" slack="0"/>
<pin id="363" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i_17 "/>
</bind>
</comp>

<comp id="368" class="1005" name="empty_121_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8192" slack="0"/>
<pin id="370" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opset="empty_121 "/>
</bind>
</comp>

<comp id="375" class="1005" name="i_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="8" slack="1"/>
<pin id="377" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="380" class="1005" name="add_ln503_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="8" slack="2"/>
<pin id="382" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="add_ln503 "/>
</bind>
</comp>

<comp id="385" class="1005" name="icmp_ln503_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="1"/>
<pin id="387" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln503 "/>
</bind>
</comp>

<comp id="389" class="1005" name="buf_addr_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="8" slack="1"/>
<pin id="391" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_addr "/>
</bind>
</comp>

<comp id="394" class="1005" name="buf_addr_8_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="8" slack="1"/>
<pin id="396" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_addr_8 "/>
</bind>
</comp>

<comp id="399" class="1005" name="buf_load_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="8" slack="1"/>
<pin id="401" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_load "/>
</bind>
</comp>

<comp id="404" class="1005" name="buf_load_1_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="8" slack="1"/>
<pin id="406" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_load_1 "/>
</bind>
</comp>

<comp id="409" class="1005" name="buf_addr_9_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="8" slack="1"/>
<pin id="411" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_addr_9 "/>
</bind>
</comp>

<comp id="414" class="1005" name="ctr_1_load_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="1"/>
<pin id="416" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ctr_1_load "/>
</bind>
</comp>

<comp id="419" class="1005" name="p_load_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="8192" slack="1"/>
<pin id="421" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opset="p_load "/>
</bind>
</comp>

<comp id="424" class="1005" name="select_ln510_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="8192" slack="1"/>
<pin id="426" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opset="select_ln510 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="12" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="12" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="12" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="14" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="16" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="68" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="6" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="70" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="68" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="10" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="4" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="32" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="137"><net_src comp="121" pin="3"/><net_sink comp="128" pin=2"/></net>

<net id="143"><net_src comp="4" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="32" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="138" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="151"><net_src comp="4" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="32" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="146" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="157"><net_src comp="72" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="154" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="74" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="169"><net_src comp="166" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="173"><net_src comp="170" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="177"><net_src comp="88" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="182"><net_src comp="94" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="187"><net_src comp="18" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="192"><net_src comp="174" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="200"><net_src comp="193" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="28" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="196" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="30" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="211"><net_src comp="193" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="217"><net_src comp="193" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="34" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="222"><net_src comp="213" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="228"><net_src comp="36" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="232"><net_src comp="224" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="237"><net_src comp="128" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="244"><net_src comp="48" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="234" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="250"><net_src comp="238" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="50" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="255"><net_src comp="166" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="261"><net_src comp="52" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="252" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="263"><net_src comp="54" pin="0"/><net_sink comp="256" pin=2"/></net>

<net id="267"><net_src comp="256" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="272"><net_src comp="56" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="264" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="268" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="58" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="170" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="274" pin="2"/><net_sink comp="280" pin=1"/></net>

<net id="289"><net_src comp="238" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="294"><net_src comp="286" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="264" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="280" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="290" pin="2"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="166" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="12" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="313"><net_src comp="246" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="296" pin="2"/><net_sink comp="308" pin=1"/></net>

<net id="315"><net_src comp="170" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="321"><net_src comp="246" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="302" pin="2"/><net_sink comp="316" pin=1"/></net>

<net id="323"><net_src comp="166" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="330"><net_src comp="60" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="316" pin="3"/><net_sink comp="324" pin=1"/></net>

<net id="332"><net_src comp="62" pin="0"/><net_sink comp="324" pin=2"/></net>

<net id="333"><net_src comp="64" pin="0"/><net_sink comp="324" pin=3"/></net>

<net id="338"><net_src comp="324" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="66" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="308" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="353"><net_src comp="316" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="357"><net_src comp="76" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="359"><net_src comp="354" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="360"><net_src comp="354" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="364"><net_src comp="80" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="366"><net_src comp="361" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="367"><net_src comp="361" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="371"><net_src comp="84" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="373"><net_src comp="368" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="374"><net_src comp="368" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="378"><net_src comp="193" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="383"><net_src comp="196" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="388"><net_src comp="202" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="392"><net_src comp="121" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="397"><net_src comp="138" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="402"><net_src comp="128" pin="7"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="238" pin=3"/></net>

<net id="407"><net_src comp="128" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="412"><net_src comp="146" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="417"><net_src comp="166" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="422"><net_src comp="170" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="427"><net_src comp="308" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="114" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_out | {5 6 }
	Port: ctr_1_out | {5 6 }
	Port: select_ln510_out | {5 }
 - Input state : 
	Port: dpu_keygen_Pipeline_VITIS_LOOP_503_2 : empty | {1 }
	Port: dpu_keygen_Pipeline_VITIS_LOOP_503_2 : ctr | {1 }
	Port: dpu_keygen_Pipeline_VITIS_LOOP_503_2 : buf_r | {2 3 4 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		add_ln503 : 1
		icmp_ln503 : 2
		br_ln503 : 3
		i_18_cast : 1
		buf_addr : 2
		buf_load : 3
		add_ln507 : 1
		zext_ln507 : 2
		buf_addr_8 : 3
		buf_load_1 : 4
	State 3
		zext_ln508 : 1
		buf_addr_9 : 2
		buf_load_2 : 3
	State 4
		trunc_ln509 : 1
		t : 2
		icmp_ln510 : 3
		trunc_ln511 : 1
		tmp_1037 : 2
		zext_ln511 : 3
		shl_ln511 : 4
		xor_ln511 : 5
		and_ln511 : 5
		zext_ln511_2 : 3
		shl_ln511_2 : 4
		or_ln511 : 5
		ctr_9 : 1
		select_ln510 : 5
		ctr_10 : 4
		tmp_1038 : 5
		icmp_ln514 : 6
		br_ln514 : 7
		store_ln503 : 6
		store_ln503 : 5
	State 5
		UnifiedRetVal : 1
		ret_ln0 : 2
	State 6
		write_ln0 : 1
		write_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|  select  |    select_ln510_fu_308   |    0    |   4095  |
|          |       ctr_10_fu_316      |    0    |    32   |
|----------|--------------------------|---------|---------|
|    xor   |     xor_ln511_fu_274     |    0    |   4096  |
|----------|--------------------------|---------|---------|
|    and   |     and_ln511_fu_280     |    0    |   4096  |
|----------|--------------------------|---------|---------|
|    or    |      or_ln511_fu_296     |    0    |   4096  |
|----------|--------------------------|---------|---------|
|    shl   |     shl_ln511_fu_268     |    0    |   104   |
|          |    shl_ln511_2_fu_290    |    0    |    63   |
|----------|--------------------------|---------|---------|
|          |     add_ln503_fu_196     |    0    |    15   |
|    add   |     add_ln507_fu_213     |    0    |    15   |
|          |     add_ln508_fu_224     |    0    |    15   |
|          |       ctr_9_fu_302       |    0    |    39   |
|----------|--------------------------|---------|---------|
|          |     icmp_ln503_fu_202    |    0    |    11   |
|   icmp   |     icmp_ln510_fu_246    |    0    |    16   |
|          |     icmp_ln514_fu_334    |    0    |    16   |
|----------|--------------------------|---------|---------|
|   read   |    ctr_read_read_fu_88   |    0    |    0    |
|          |      tmp_read_fu_94      |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |     grp_write_fu_100     |    0    |    0    |
|   write  |     grp_write_fu_107     |    0    |    0    |
|          | write_ln510_write_fu_114 |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |      ctr_cast_fu_174     |    0    |    0    |
|          |     i_18_cast_fu_208     |    0    |    0    |
|   zext   |     zext_ln507_fu_219    |    0    |    0    |
|          |     zext_ln508_fu_229    |    0    |    0    |
|          |     zext_ln511_fu_264    |    0    |    0    |
|          |    zext_ln511_2_fu_286   |    0    |    0    |
|----------|--------------------------|---------|---------|
|   trunc  |    trunc_ln509_fu_234    |    0    |    0    |
|          |    trunc_ln511_fu_252    |    0    |    0    |
|----------|--------------------------|---------|---------|
|bitconcatenate|         t_fu_238         |    0    |    0    |
|          |      tmp_1037_fu_256     |    0    |    0    |
|----------|--------------------------|---------|---------|
|partselect|      tmp_1038_fu_324     |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |  16709  |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|UnifiedRetVal_reg_154|    1   |
|  add_ln503_reg_380  |    8   |
|  buf_addr_8_reg_394 |    8   |
|  buf_addr_9_reg_409 |    8   |
|   buf_addr_reg_389  |    8   |
|  buf_load_1_reg_404 |    8   |
|   buf_load_reg_399  |    8   |
|  ctr_1_load_reg_414 |   32   |
|    ctr_1_reg_354    |   32   |
|  empty_121_reg_368  |  8192  |
|     i_17_reg_361    |    8   |
|      i_reg_375      |    8   |
|  icmp_ln503_reg_385 |    1   |
|    p_load_reg_419   |  8192  |
| select_ln510_reg_424|  8192  |
+---------------------+--------+
|        Total        |  24706 |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_100 |  p2  |   2  | 8192 |  16384 ||    9    |
|  grp_write_fu_107 |  p2  |   2  |  32  |   64   ||    9    |
| grp_access_fu_128 |  p0  |   4  |   8  |   32   ||    20   |
| grp_access_fu_128 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  16480 || 1.92429 ||    47   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  16709 |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   47   |
|  Register |    -   |  24706 |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |  24706 |  16756 |
+-----------+--------+--------+--------+
