#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x56022fa4a260 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x56022fa47700 .scope module, "cpu" "cpu" 3 26;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
v0x56022fb534c0_0 .net "alu_input1", 31 0, L_0x56022fb90270;  1 drivers
v0x56022fb535a0_0 .net "alu_input2", 31 0, L_0x56022fb90f80;  1 drivers
o0x7f5a6c8e8948 .functor BUFZ 1, C4<z>; HiZ drive
v0x56022fb53660_0 .net "clk", 0 0, o0x7f5a6c8e8948;  0 drivers
v0x56022fb53700_0 .net "ex_alu_result", 31 0, L_0x56022fb91970;  1 drivers
v0x56022fb537f0_0 .net "ex_branch_target", 31 0, L_0x56022fb91af0;  1 drivers
o0x7f5a6c8e89a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x56022fb53900_0 .net "ex_neg_flag", 0 0, o0x7f5a6c8e89a8;  0 drivers
v0x56022fb539a0_0 .net "ex_wb_alu_result", 31 0, v0x56022fb3b830_0;  1 drivers
v0x56022fb53ad0_0 .net "ex_wb_mem_data", 31 0, v0x56022fb3b910_0;  1 drivers
v0x56022fb53b90_0 .net "ex_wb_mem_to_reg", 0 0, v0x56022fb3b9f0_0;  1 drivers
v0x56022fb53cc0_0 .net "ex_wb_neg_flag", 0 0, v0x56022fb3bab0_0;  1 drivers
v0x56022fb53df0_0 .net "ex_wb_rd", 5 0, v0x56022fb3bc50_0;  1 drivers
v0x56022fb53eb0_0 .net "ex_wb_reg_write", 0 0, v0x56022fb3bd30_0;  1 drivers
v0x56022fb53f50_0 .net "ex_wb_zero_flag", 0 0, v0x56022fb3bed0_0;  1 drivers
v0x56022fb54080_0 .net "ex_write_data", 31 0, L_0x56022fb91840;  1 drivers
v0x56022fb54120_0 .net "ex_zero_flag", 0 0, L_0x56022fb91530;  1 drivers
v0x56022fb541c0_0 .net "id_alu_op", 2 0, v0x56022fb41a30_0;  1 drivers
v0x56022fb54280_0 .net "id_alu_src", 0 0, v0x56022fb41b10_0;  1 drivers
v0x56022fb54430_0 .net "id_branch", 0 0, v0x56022fb41be0_0;  1 drivers
v0x56022fb544d0_0 .net "id_ex_alu_op", 2 0, v0x56022fb3eb70_0;  1 drivers
v0x56022fb54590_0 .net "id_ex_alu_src", 0 0, v0x56022fb3ec60_0;  1 drivers
v0x56022fb54630_0 .net "id_ex_branch", 0 0, v0x56022fb3ed50_0;  1 drivers
v0x56022fb546d0_0 .net "id_ex_imm", 31 0, v0x56022fb3edf0_0;  1 drivers
v0x56022fb54790_0 .net "id_ex_jump", 0 0, v0x56022fb3ef00_0;  1 drivers
v0x56022fb54830_0 .net "id_ex_mem_to_reg", 0 0, v0x56022fb3efc0_0;  1 drivers
v0x56022fb548d0_0 .net "id_ex_mem_write", 0 0, v0x56022fb3f060_0;  1 drivers
v0x56022fb54a00_0 .net "id_ex_pc", 31 0, v0x56022fb3f1a0_0;  1 drivers
v0x56022fb54ac0_0 .net "id_ex_rd", 5 0, v0x56022fb3f260_0;  1 drivers
v0x56022fb54b80_0 .net "id_ex_reg_data1", 31 0, v0x56022fb3f320_0;  1 drivers
v0x56022fb54c40_0 .net "id_ex_reg_data2", 31 0, v0x56022fb3f3f0_0;  1 drivers
v0x56022fb54d50_0 .net "id_ex_reg_write", 0 0, v0x56022fb3f4c0_0;  1 drivers
v0x56022fb54e40_0 .net "id_ex_rs", 5 0, v0x56022fb3f590_0;  1 drivers
v0x56022fb54f50_0 .net "id_ex_rt", 5 0, v0x56022fb3f660_0;  1 drivers
v0x56022fb55060_0 .net "id_imm", 31 0, v0x56022fb423e0_0;  1 drivers
v0x56022fb55330_0 .net "id_jump", 0 0, v0x56022fb41ce0_0;  1 drivers
v0x56022fb553d0_0 .net "id_mem_to_reg", 0 0, v0x56022fb41db0_0;  1 drivers
v0x56022fb55470_0 .net "id_mem_write", 0 0, v0x56022fb41ea0_0;  1 drivers
v0x56022fb55510_0 .net "id_pc", 31 0, L_0x56022fb8e6a0;  1 drivers
v0x56022fb55620_0 .net "id_rd", 5 0, L_0x56022fb8e7f0;  1 drivers
v0x56022fb55730_0 .net "id_reg_data1", 31 0, L_0x56022fb8ed00;  1 drivers
v0x56022fb557f0_0 .net "id_reg_data2", 31 0, L_0x56022fb8f2b0;  1 drivers
v0x56022fb558b0_0 .net "id_reg_write", 0 0, v0x56022fb42010_0;  1 drivers
v0x56022fb55950_0 .net "id_rs", 5 0, L_0x56022fb8e710;  1 drivers
v0x56022fb55a60_0 .net "id_rt", 5 0, L_0x56022fb8e780;  1 drivers
v0x56022fb55b70_0 .net "if_flush", 0 0, L_0x56022fb8e0b0;  1 drivers
v0x56022fb55c60_0 .net "if_id_instr", 31 0, v0x56022fb46ab0_0;  1 drivers
v0x56022fb55d20_0 .net "if_id_pc", 31 0, v0x56022fb46ca0_0;  1 drivers
v0x56022fb55de0_0 .net "if_instr", 31 0, v0x56022fb47bb0_0;  1 drivers
v0x56022fb55ef0_0 .net "if_next_pc", 31 0, L_0x56022fb8def0;  1 drivers
v0x56022fb55fb0_0 .net "if_pc", 31 0, v0x56022fb4bf50_0;  1 drivers
v0x56022fb56070_0 .net "mem_alu_result", 31 0, L_0x56022fb91b90;  1 drivers
v0x56022fb56130_0 .net "mem_mem_to_reg", 0 0, L_0x56022fb91fa0;  1 drivers
v0x56022fb56220_0 .net "mem_neg_flag", 0 0, L_0x56022fb91e70;  1 drivers
v0x56022fb562c0_0 .net "mem_rd", 5 0, L_0x56022fb91c00;  1 drivers
v0x56022fb56360_0 .net "mem_read_data", 31 0, v0x56022fb50de0_0;  1 drivers
v0x56022fb56420_0 .net "mem_reg_write", 0 0, L_0x56022fb91f30;  1 drivers
v0x56022fb564c0_0 .net "mem_zero_flag", 0 0, L_0x56022fb91db0;  1 drivers
v0x56022fb56560_0 .net "neg_flag", 0 0, L_0x56022fb91660;  1 drivers
o0x7f5a6c8e8a98 .functor BUFZ 1, C4<z>; HiZ drive
v0x56022fb56650_0 .net "rst", 0 0, o0x7f5a6c8e8a98;  0 drivers
v0x56022fb566f0_0 .net "wb_write_data", 31 0, L_0x56022fb92240;  1 drivers
v0x56022fb56790_0 .net "wb_write_en", 0 0, L_0x56022fb92400;  1 drivers
v0x56022fb56830_0 .net "wb_write_reg", 5 0, L_0x56022fb92150;  1 drivers
L_0x56022fb8e1b0 .part v0x56022fb46ab0_0, 0, 4;
S_0x56022fb22150 .scope module, "EX_STAGE" "ex_stage" 3 201, 4 24 0, S_0x56022fa47700;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "id_ex_pc";
    .port_info 1 /INPUT 32 "id_ex_reg_data1";
    .port_info 2 /INPUT 32 "id_ex_reg_data2";
    .port_info 3 /INPUT 32 "id_ex_imm";
    .port_info 4 /INPUT 4 "id_ex_opcode";
    .port_info 5 /INPUT 1 "alu_src";
    .port_info 6 /INPUT 3 "alu_op";
    .port_info 7 /INPUT 1 "id_ex_mem_write";
    .port_info 8 /OUTPUT 32 "ex_alu_result";
    .port_info 9 /OUTPUT 32 "ex_write_data";
    .port_info 10 /OUTPUT 32 "ex_branch_target";
    .port_info 11 /OUTPUT 1 "zero_flag";
    .port_info 12 /OUTPUT 1 "neg_flag";
P_0x56022fb237f0 .param/l "OP_SVPC" 0 4 44, C4<1111>;
L_0x56022fb91840 .functor BUFZ 32, L_0x56022fb90f80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f5a6c89f378 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x56022fb39c00_0 .net/2u *"_ivl_0", 3 0, L_0x7f5a6c89f378;  1 drivers
v0x56022fb39ce0_0 .net *"_ivl_2", 0 0, L_0x56022fb91700;  1 drivers
L_0x7f5a6c89f3c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x56022fb39da0_0 .net/2u *"_ivl_4", 31 0, L_0x7f5a6c89f3c0;  1 drivers
v0x56022fb39e90_0 .net *"_ivl_6", 31 0, L_0x56022fb917a0;  1 drivers
v0x56022fb39f70_0 .net "alu_op", 2 0, v0x56022fb3eb70_0;  alias, 1 drivers
v0x56022fb3a080_0 .net "alu_operand_b", 31 0, L_0x56022fb91190;  1 drivers
v0x56022fb3a170_0 .net "alu_result_wire", 31 0, v0x56022fb38ef0_0;  1 drivers
v0x56022fb3a230_0 .net "alu_src", 0 0, v0x56022fb3ec60_0;  alias, 1 drivers
v0x56022fb3a300_0 .net "ex_alu_result", 31 0, L_0x56022fb91970;  alias, 1 drivers
v0x56022fb3a3a0_0 .net "ex_branch_target", 31 0, L_0x56022fb91af0;  alias, 1 drivers
v0x56022fb3a490_0 .net "ex_write_data", 31 0, L_0x56022fb91840;  alias, 1 drivers
v0x56022fb3a550_0 .net "id_ex_imm", 31 0, v0x56022fb3edf0_0;  alias, 1 drivers
v0x56022fb3a610_0 .net "id_ex_mem_write", 0 0, v0x56022fb3f060_0;  alias, 1 drivers
o0x7f5a6c8e86a8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x56022fb3a6d0_0 .net "id_ex_opcode", 3 0, o0x7f5a6c8e86a8;  0 drivers
v0x56022fb3a7b0_0 .net "id_ex_pc", 31 0, v0x56022fb3f1a0_0;  alias, 1 drivers
v0x56022fb3a870_0 .net "id_ex_reg_data1", 31 0, L_0x56022fb90270;  alias, 1 drivers
v0x56022fb3a940_0 .net "id_ex_reg_data2", 31 0, L_0x56022fb90f80;  alias, 1 drivers
v0x56022fb3aa10_0 .net "neg_flag", 0 0, L_0x56022fb91660;  alias, 1 drivers
v0x56022fb3aae0_0 .net "zero_flag", 0 0, L_0x56022fb91530;  alias, 1 drivers
E_0x56022f9a7d30 .event anyedge, v0x56022fb398f0_0, v0x56022fb3a610_0;
L_0x56022fb91700 .cmp/eq 4, o0x7f5a6c8e86a8, L_0x7f5a6c89f378;
L_0x56022fb917a0 .arith/sum 32, v0x56022fb3f1a0_0, L_0x7f5a6c89f3c0;
L_0x56022fb91970 .functor MUXZ 32, v0x56022fb38ef0_0, L_0x56022fb917a0, L_0x56022fb91700, C4<>;
S_0x56022fb177f0 .scope module, "EX_ALU" "alu" 4 53, 5 24 0, S_0x56022fb22150;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "alu_control";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "negative";
L_0x7f5a6c89f330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56022faf56c0_0 .net/2u *"_ivl_6", 31 0, L_0x7f5a6c89f330;  1 drivers
v0x56022faf8b70_0 .net "a", 31 0, L_0x56022fb90270;  alias, 1 drivers
v0x56022fad9a60_0 .net "alu_control", 2 0, v0x56022fb3eb70_0;  alias, 1 drivers
v0x56022fa93a70_0 .net "b", 31 0, L_0x56022fb91190;  alias, 1 drivers
v0x56022fab6b20_0 .net "cmd_add", 0 0, L_0x56022fb912c0;  1 drivers
v0x56022fab9fd0_0 .net "cmd_neg", 0 0, L_0x56022fb913f0;  1 drivers
v0x56022fb38d70_0 .net "cmd_sub", 0 0, L_0x56022fb91490;  1 drivers
v0x56022fb38e30_0 .net "negative", 0 0, L_0x56022fb91660;  alias, 1 drivers
v0x56022fb38ef0_0 .var "result", 31 0;
v0x56022fb38fd0_0 .net "zero", 0 0, L_0x56022fb91530;  alias, 1 drivers
E_0x56022fb37150 .event anyedge, v0x56022fad9a60_0, v0x56022faf8b70_0, v0x56022fa93a70_0;
L_0x56022fb912c0 .part v0x56022fb3eb70_0, 2, 1;
L_0x56022fb913f0 .part v0x56022fb3eb70_0, 1, 1;
L_0x56022fb91490 .part v0x56022fb3eb70_0, 0, 1;
L_0x56022fb91530 .cmp/eq 32, v0x56022fb38ef0_0, L_0x7f5a6c89f330;
L_0x56022fb91660 .part v0x56022fb38ef0_0, 31, 1;
S_0x56022fb39190 .scope module, "EX_ALU_MUX" "mux" 4 46, 6 24 0, S_0x56022fb22150;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v0x56022fb39340_0 .net "in0", 31 0, L_0x56022fb90f80;  alias, 1 drivers
v0x56022fb39420_0 .net "in1", 31 0, v0x56022fb3edf0_0;  alias, 1 drivers
v0x56022fb39500_0 .net "out", 31 0, L_0x56022fb91190;  alias, 1 drivers
v0x56022fb395a0_0 .net "sel", 0 0, v0x56022fb3ec60_0;  alias, 1 drivers
L_0x56022fb91190 .functor MUXZ 32, L_0x56022fb90f80, v0x56022fb3edf0_0, v0x56022fb3ec60_0, C4<>;
S_0x56022fb396c0 .scope module, "EX_PC_ADDER" "adder" 4 64, 7 23 0, S_0x56022fb22150;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v0x56022fb398f0_0 .net "a", 31 0, v0x56022fb3f1a0_0;  alias, 1 drivers
v0x56022fb399f0_0 .net "b", 31 0, v0x56022fb3edf0_0;  alias, 1 drivers
v0x56022fb39ab0_0 .net "out", 31 0, L_0x56022fb91af0;  alias, 1 drivers
L_0x56022fb91af0 .arith/sum 32, v0x56022fb3f1a0_0, v0x56022fb3edf0_0;
S_0x56022fb3acf0 .scope module, "EX_WB_REG" "exwb" 3 217, 8 23 0, S_0x56022fa47700;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "ex_alu_result";
    .port_info 3 /INPUT 32 "ex_mem_data";
    .port_info 4 /INPUT 6 "ex_rd";
    .port_info 5 /INPUT 6 "ex_rt";
    .port_info 6 /INPUT 4 "ex_opcode";
    .port_info 7 /INPUT 1 "ex_zero_flag";
    .port_info 8 /INPUT 1 "ex_neg_flag";
    .port_info 9 /INPUT 1 "ex_reg_write";
    .port_info 10 /INPUT 1 "ex_mem_to_reg";
    .port_info 11 /OUTPUT 32 "wb_alu_result";
    .port_info 12 /OUTPUT 32 "wb_mem_data";
    .port_info 13 /OUTPUT 6 "wb_rd";
    .port_info 14 /OUTPUT 6 "wb_rt";
    .port_info 15 /OUTPUT 4 "wb_opcode";
    .port_info 16 /OUTPUT 1 "wb_zero_flag";
    .port_info 17 /OUTPUT 1 "wb_neg_flag";
    .port_info 18 /OUTPUT 1 "wb_reg_write";
    .port_info 19 /OUTPUT 1 "wb_mem_to_reg";
v0x56022fb3af10_0 .net "clk", 0 0, o0x7f5a6c8e8948;  alias, 0 drivers
v0x56022fb3aff0_0 .net "ex_alu_result", 31 0, L_0x56022fb91970;  alias, 1 drivers
v0x56022fb3b0e0_0 .net "ex_mem_data", 31 0, L_0x56022fb91840;  alias, 1 drivers
v0x56022fb3b1e0_0 .net "ex_mem_to_reg", 0 0, v0x56022fb3efc0_0;  alias, 1 drivers
v0x56022fb3b280_0 .net "ex_neg_flag", 0 0, o0x7f5a6c8e89a8;  alias, 0 drivers
o0x7f5a6c8e89d8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x56022fb3b370_0 .net "ex_opcode", 3 0, o0x7f5a6c8e89d8;  0 drivers
v0x56022fb3b450_0 .net "ex_rd", 5 0, v0x56022fb3f260_0;  alias, 1 drivers
v0x56022fb3b530_0 .net "ex_reg_write", 0 0, v0x56022fb3f4c0_0;  alias, 1 drivers
o0x7f5a6c8e8a68 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x56022fb3b5f0_0 .net "ex_rt", 5 0, o0x7f5a6c8e8a68;  0 drivers
v0x56022fb3b6d0_0 .net "ex_zero_flag", 0 0, L_0x56022fb91530;  alias, 1 drivers
v0x56022fb3b770_0 .net "rst", 0 0, o0x7f5a6c8e8a98;  alias, 0 drivers
v0x56022fb3b830_0 .var "wb_alu_result", 31 0;
v0x56022fb3b910_0 .var "wb_mem_data", 31 0;
v0x56022fb3b9f0_0 .var "wb_mem_to_reg", 0 0;
v0x56022fb3bab0_0 .var "wb_neg_flag", 0 0;
v0x56022fb3bb70_0 .var "wb_opcode", 3 0;
v0x56022fb3bc50_0 .var "wb_rd", 5 0;
v0x56022fb3bd30_0 .var "wb_reg_write", 0 0;
v0x56022fb3bdf0_0 .var "wb_rt", 5 0;
v0x56022fb3bed0_0 .var "wb_zero_flag", 0 0;
E_0x56022f987a00 .event posedge, v0x56022fb3af10_0;
S_0x56022fb3c210 .scope module, "FORWARD_UNIT" "forwarding" 3 185, 9 27 0, S_0x56022fa47700;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "id_ex_rs";
    .port_info 1 /INPUT 6 "id_ex_rt";
    .port_info 2 /INPUT 6 "ex_wb_rd";
    .port_info 3 /INPUT 1 "ex_wb_reg_write";
    .port_info 4 /INPUT 6 "mem_rd";
    .port_info 5 /INPUT 1 "mem_reg_write";
    .port_info 6 /INPUT 32 "id_ex_reg_data1";
    .port_info 7 /INPUT 32 "id_ex_reg_data2";
    .port_info 8 /INPUT 32 "ex_wb_alu_result";
    .port_info 9 /INPUT 32 "mem_alu_result";
    .port_info 10 /OUTPUT 32 "alu_input1";
    .port_info 11 /OUTPUT 32 "alu_input2";
L_0x56022fb8f690 .functor AND 1, L_0x56022fb8f560, v0x56022fb3bd30_0, C4<1>, C4<1>;
L_0x56022fb8fa60 .functor AND 1, L_0x56022fb8f690, L_0x56022fb8f920, C4<1>, C4<1>;
L_0x56022fb8fcd0 .functor AND 1, L_0x56022fb8fb70, L_0x56022fb91f30, C4<1>, C4<1>;
L_0x56022fb8ffe0 .functor AND 1, L_0x56022fb8fcd0, L_0x56022fb8fe70, C4<1>, C4<1>;
L_0x56022fb90490 .functor AND 1, L_0x56022fb903f0, v0x56022fb3bd30_0, C4<1>, C4<1>;
L_0x56022fb90810 .functor AND 1, L_0x56022fb90490, L_0x56022fb90770, C4<1>, C4<1>;
L_0x56022fb90a30 .functor AND 1, L_0x56022fb90920, L_0x56022fb91f30, C4<1>, C4<1>;
L_0x56022fb909c0 .functor AND 1, L_0x56022fb90a30, L_0x56022fb90be0, C4<1>, C4<1>;
v0x56022fb3c520_0 .net *"_ivl_0", 0 0, L_0x56022fb8f560;  1 drivers
v0x56022fb3c5e0_0 .net *"_ivl_10", 0 0, L_0x56022fb8f920;  1 drivers
v0x56022fb3c6a0_0 .net *"_ivl_13", 0 0, L_0x56022fb8fa60;  1 drivers
v0x56022fb3c740_0 .net *"_ivl_14", 0 0, L_0x56022fb8fb70;  1 drivers
v0x56022fb3c800_0 .net *"_ivl_17", 0 0, L_0x56022fb8fcd0;  1 drivers
v0x56022fb3c910_0 .net *"_ivl_18", 31 0, L_0x56022fb8fdd0;  1 drivers
L_0x7f5a6c89f180 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56022fb3c9f0_0 .net *"_ivl_21", 25 0, L_0x7f5a6c89f180;  1 drivers
L_0x7f5a6c89f1c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56022fb3cad0_0 .net/2u *"_ivl_22", 31 0, L_0x7f5a6c89f1c8;  1 drivers
v0x56022fb3cbb0_0 .net *"_ivl_24", 0 0, L_0x56022fb8fe70;  1 drivers
v0x56022fb3cc70_0 .net *"_ivl_27", 0 0, L_0x56022fb8ffe0;  1 drivers
v0x56022fb3cd30_0 .net *"_ivl_28", 31 0, L_0x56022fb900f0;  1 drivers
v0x56022fb3ce10_0 .net *"_ivl_3", 0 0, L_0x56022fb8f690;  1 drivers
v0x56022fb3ced0_0 .net *"_ivl_32", 0 0, L_0x56022fb903f0;  1 drivers
v0x56022fb3cf90_0 .net *"_ivl_35", 0 0, L_0x56022fb90490;  1 drivers
v0x56022fb3d050_0 .net *"_ivl_36", 31 0, L_0x56022fb90550;  1 drivers
L_0x7f5a6c89f210 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56022fb3d130_0 .net *"_ivl_39", 25 0, L_0x7f5a6c89f210;  1 drivers
v0x56022fb3d210_0 .net *"_ivl_4", 31 0, L_0x56022fb8f7c0;  1 drivers
L_0x7f5a6c89f258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56022fb3d2f0_0 .net/2u *"_ivl_40", 31 0, L_0x7f5a6c89f258;  1 drivers
v0x56022fb3d3d0_0 .net *"_ivl_42", 0 0, L_0x56022fb90770;  1 drivers
v0x56022fb3d490_0 .net *"_ivl_45", 0 0, L_0x56022fb90810;  1 drivers
v0x56022fb3d550_0 .net *"_ivl_46", 0 0, L_0x56022fb90920;  1 drivers
v0x56022fb3d610_0 .net *"_ivl_49", 0 0, L_0x56022fb90a30;  1 drivers
v0x56022fb3d6d0_0 .net *"_ivl_50", 31 0, L_0x56022fb90af0;  1 drivers
L_0x7f5a6c89f2a0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56022fb3d7b0_0 .net *"_ivl_53", 25 0, L_0x7f5a6c89f2a0;  1 drivers
L_0x7f5a6c89f2e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56022fb3d890_0 .net/2u *"_ivl_54", 31 0, L_0x7f5a6c89f2e8;  1 drivers
v0x56022fb3d970_0 .net *"_ivl_56", 0 0, L_0x56022fb90be0;  1 drivers
v0x56022fb3da30_0 .net *"_ivl_59", 0 0, L_0x56022fb909c0;  1 drivers
v0x56022fb3daf0_0 .net *"_ivl_60", 31 0, L_0x56022fb90e90;  1 drivers
L_0x7f5a6c89f0f0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56022fb3dbd0_0 .net *"_ivl_7", 25 0, L_0x7f5a6c89f0f0;  1 drivers
L_0x7f5a6c89f138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56022fb3dcb0_0 .net/2u *"_ivl_8", 31 0, L_0x7f5a6c89f138;  1 drivers
v0x56022fb3dd90_0 .net "alu_input1", 31 0, L_0x56022fb90270;  alias, 1 drivers
v0x56022fb3de50_0 .net "alu_input2", 31 0, L_0x56022fb90f80;  alias, 1 drivers
v0x56022fb3df60_0 .net "ex_wb_alu_result", 31 0, v0x56022fb3b830_0;  alias, 1 drivers
v0x56022fb3e020_0 .net "ex_wb_rd", 5 0, v0x56022fb3bc50_0;  alias, 1 drivers
v0x56022fb3e0c0_0 .net "ex_wb_reg_write", 0 0, v0x56022fb3bd30_0;  alias, 1 drivers
v0x56022fb3e160_0 .net "id_ex_reg_data1", 31 0, v0x56022fb3f320_0;  alias, 1 drivers
v0x56022fb3e200_0 .net "id_ex_reg_data2", 31 0, v0x56022fb3f3f0_0;  alias, 1 drivers
v0x56022fb3e2e0_0 .net "id_ex_rs", 5 0, v0x56022fb3f590_0;  alias, 1 drivers
v0x56022fb3e3c0_0 .net "id_ex_rt", 5 0, v0x56022fb3f660_0;  alias, 1 drivers
v0x56022fb3e4a0_0 .net "mem_alu_result", 31 0, L_0x56022fb91b90;  alias, 1 drivers
v0x56022fb3e580_0 .net "mem_rd", 5 0, L_0x56022fb91c00;  alias, 1 drivers
v0x56022fb3e660_0 .net "mem_reg_write", 0 0, L_0x56022fb91f30;  alias, 1 drivers
L_0x56022fb8f560 .cmp/eq 6, v0x56022fb3f590_0, v0x56022fb3bc50_0;
L_0x56022fb8f7c0 .concat [ 6 26 0 0], v0x56022fb3f590_0, L_0x7f5a6c89f0f0;
L_0x56022fb8f920 .cmp/ne 32, L_0x56022fb8f7c0, L_0x7f5a6c89f138;
L_0x56022fb8fb70 .cmp/eq 6, v0x56022fb3f590_0, L_0x56022fb91c00;
L_0x56022fb8fdd0 .concat [ 6 26 0 0], v0x56022fb3f590_0, L_0x7f5a6c89f180;
L_0x56022fb8fe70 .cmp/ne 32, L_0x56022fb8fdd0, L_0x7f5a6c89f1c8;
L_0x56022fb900f0 .functor MUXZ 32, v0x56022fb3f320_0, L_0x56022fb91b90, L_0x56022fb8ffe0, C4<>;
L_0x56022fb90270 .functor MUXZ 32, L_0x56022fb900f0, v0x56022fb3b830_0, L_0x56022fb8fa60, C4<>;
L_0x56022fb903f0 .cmp/eq 6, v0x56022fb3f660_0, v0x56022fb3bc50_0;
L_0x56022fb90550 .concat [ 6 26 0 0], v0x56022fb3f660_0, L_0x7f5a6c89f210;
L_0x56022fb90770 .cmp/ne 32, L_0x56022fb90550, L_0x7f5a6c89f258;
L_0x56022fb90920 .cmp/eq 6, v0x56022fb3f660_0, L_0x56022fb91c00;
L_0x56022fb90af0 .concat [ 6 26 0 0], v0x56022fb3f660_0, L_0x7f5a6c89f2a0;
L_0x56022fb90be0 .cmp/ne 32, L_0x56022fb90af0, L_0x7f5a6c89f2e8;
L_0x56022fb90e90 .functor MUXZ 32, v0x56022fb3f3f0_0, L_0x56022fb91b90, L_0x56022fb909c0, C4<>;
L_0x56022fb90f80 .functor MUXZ 32, L_0x56022fb90e90, v0x56022fb3b830_0, L_0x56022fb90810, C4<>;
S_0x56022fb3e8a0 .scope module, "ID_EX_REG" "idex" 3 151, 10 23 0, S_0x56022fa47700;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "id_pc";
    .port_info 3 /INPUT 32 "id_reg_data1";
    .port_info 4 /INPUT 32 "id_reg_data2";
    .port_info 5 /INPUT 32 "id_imm";
    .port_info 6 /INPUT 6 "id_rd";
    .port_info 7 /INPUT 6 "id_rs";
    .port_info 8 /INPUT 6 "id_rt";
    .port_info 9 /INPUT 4 "id_opcode";
    .port_info 10 /INPUT 1 "id_reg_write";
    .port_info 11 /INPUT 1 "id_mem_to_reg";
    .port_info 12 /INPUT 1 "id_mem_write";
    .port_info 13 /INPUT 1 "id_alu_src";
    .port_info 14 /INPUT 3 "id_alu_op";
    .port_info 15 /INPUT 1 "id_branch";
    .port_info 16 /INPUT 1 "id_jump";
    .port_info 17 /OUTPUT 32 "ex_pc";
    .port_info 18 /OUTPUT 32 "ex_reg_data1";
    .port_info 19 /OUTPUT 32 "ex_reg_data2";
    .port_info 20 /OUTPUT 32 "ex_imm";
    .port_info 21 /OUTPUT 6 "ex_rd";
    .port_info 22 /OUTPUT 6 "ex_rs";
    .port_info 23 /OUTPUT 6 "ex_rt";
    .port_info 24 /OUTPUT 4 "ex_opcode";
    .port_info 25 /OUTPUT 1 "ex_reg_write";
    .port_info 26 /OUTPUT 1 "ex_mem_to_reg";
    .port_info 27 /OUTPUT 1 "ex_mem_write";
    .port_info 28 /OUTPUT 1 "ex_alu_src";
    .port_info 29 /OUTPUT 3 "ex_alu_op";
    .port_info 30 /OUTPUT 1 "ex_branch";
    .port_info 31 /OUTPUT 1 "ex_jump";
v0x56022fb3ea80_0 .net "clk", 0 0, o0x7f5a6c8e8948;  alias, 0 drivers
v0x56022fb3eb70_0 .var "ex_alu_op", 2 0;
v0x56022fb3ec60_0 .var "ex_alu_src", 0 0;
v0x56022fb3ed50_0 .var "ex_branch", 0 0;
v0x56022fb3edf0_0 .var "ex_imm", 31 0;
v0x56022fb3ef00_0 .var "ex_jump", 0 0;
v0x56022fb3efc0_0 .var "ex_mem_to_reg", 0 0;
v0x56022fb3f060_0 .var "ex_mem_write", 0 0;
v0x56022fb3f100_0 .var "ex_opcode", 3 0;
v0x56022fb3f1a0_0 .var "ex_pc", 31 0;
v0x56022fb3f260_0 .var "ex_rd", 5 0;
v0x56022fb3f320_0 .var "ex_reg_data1", 31 0;
v0x56022fb3f3f0_0 .var "ex_reg_data2", 31 0;
v0x56022fb3f4c0_0 .var "ex_reg_write", 0 0;
v0x56022fb3f590_0 .var "ex_rs", 5 0;
v0x56022fb3f660_0 .var "ex_rt", 5 0;
v0x56022fb3f730_0 .net "id_alu_op", 2 0, v0x56022fb41a30_0;  alias, 1 drivers
v0x56022fb3f8e0_0 .net "id_alu_src", 0 0, v0x56022fb41b10_0;  alias, 1 drivers
v0x56022fb3f9a0_0 .net "id_branch", 0 0, v0x56022fb41be0_0;  alias, 1 drivers
v0x56022fb3fa60_0 .net "id_imm", 31 0, v0x56022fb423e0_0;  alias, 1 drivers
v0x56022fb3fb40_0 .net "id_jump", 0 0, v0x56022fb41ce0_0;  alias, 1 drivers
v0x56022fb3fc00_0 .net "id_mem_to_reg", 0 0, v0x56022fb41db0_0;  alias, 1 drivers
v0x56022fb3fcc0_0 .net "id_mem_write", 0 0, v0x56022fb41ea0_0;  alias, 1 drivers
o0x7f5a6c8e9b48 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x56022fb3fd80_0 .net "id_opcode", 3 0, o0x7f5a6c8e9b48;  0 drivers
v0x56022fb3fe60_0 .net "id_pc", 31 0, L_0x56022fb8e6a0;  alias, 1 drivers
v0x56022fb3ff40_0 .net "id_rd", 5 0, L_0x56022fb8e7f0;  alias, 1 drivers
v0x56022fb40020_0 .net "id_reg_data1", 31 0, L_0x56022fb8ed00;  alias, 1 drivers
v0x56022fb40100_0 .net "id_reg_data2", 31 0, L_0x56022fb8f2b0;  alias, 1 drivers
v0x56022fb401e0_0 .net "id_reg_write", 0 0, v0x56022fb42010_0;  alias, 1 drivers
v0x56022fb402a0_0 .net "id_rs", 5 0, L_0x56022fb8e710;  alias, 1 drivers
v0x56022fb40380_0 .net "id_rt", 5 0, L_0x56022fb8e780;  alias, 1 drivers
v0x56022fb40460_0 .net "rst", 0 0, o0x7f5a6c8e8a98;  alias, 0 drivers
S_0x56022fb40a20 .scope module, "ID_STAGE" "id_stage" 3 126, 11 23 0, S_0x56022fa47700;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "if_id_instr";
    .port_info 3 /INPUT 32 "if_id_pc";
    .port_info 4 /INPUT 1 "wb_reg_write";
    .port_info 5 /INPUT 6 "wb_write_reg";
    .port_info 6 /INPUT 32 "wb_write_data";
    .port_info 7 /OUTPUT 32 "id_pc";
    .port_info 8 /OUTPUT 32 "id_reg_data1";
    .port_info 9 /OUTPUT 32 "id_reg_data2";
    .port_info 10 /OUTPUT 32 "id_imm";
    .port_info 11 /OUTPUT 6 "id_rd";
    .port_info 12 /OUTPUT 6 "id_rs";
    .port_info 13 /OUTPUT 6 "id_rt";
    .port_info 14 /OUTPUT 4 "id_opcode";
    .port_info 15 /OUTPUT 1 "id_reg_write";
    .port_info 16 /OUTPUT 1 "id_mem_to_reg";
    .port_info 17 /OUTPUT 1 "id_mem_write";
    .port_info 18 /OUTPUT 1 "id_alu_src";
    .port_info 19 /OUTPUT 3 "id_alu_op";
    .port_info 20 /OUTPUT 1 "id_branch";
    .port_info 21 /OUTPUT 1 "id_jump";
L_0x56022fb8e6a0 .functor BUFZ 32, v0x56022fb46ca0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56022fb8e710 .functor BUFZ 6, L_0x56022fb8e380, C4<000000>, C4<000000>, C4<000000>;
L_0x56022fb8e780 .functor BUFZ 6, L_0x56022fb8e420, C4<000000>, C4<000000>, C4<000000>;
L_0x56022fb8e7f0 .functor BUFZ 6, L_0x56022fb8e4c0, C4<000000>, C4<000000>, C4<000000>;
L_0x56022fb8e890 .functor BUFZ 4, L_0x56022fb8e2e0, C4<0000>, C4<0000>, C4<0000>;
v0x56022fb44bf0_0 .net "clk", 0 0, o0x7f5a6c8e8948;  alias, 0 drivers
v0x56022fb44cb0_0 .net "id_alu_op", 2 0, v0x56022fb41a30_0;  alias, 1 drivers
v0x56022fb44dc0_0 .net "id_alu_src", 0 0, v0x56022fb41b10_0;  alias, 1 drivers
v0x56022fb44eb0_0 .net "id_branch", 0 0, v0x56022fb41be0_0;  alias, 1 drivers
v0x56022fb44fa0_0 .net "id_imm", 31 0, v0x56022fb423e0_0;  alias, 1 drivers
v0x56022fb450e0_0 .net "id_jump", 0 0, v0x56022fb41ce0_0;  alias, 1 drivers
v0x56022fb451d0_0 .net "id_mem_to_reg", 0 0, v0x56022fb41db0_0;  alias, 1 drivers
v0x56022fb452c0_0 .net "id_mem_write", 0 0, v0x56022fb41ea0_0;  alias, 1 drivers
v0x56022fb453b0_0 .net "id_opcode", 3 0, L_0x56022fb8e890;  1 drivers
v0x56022fb45490_0 .net "id_pc", 31 0, L_0x56022fb8e6a0;  alias, 1 drivers
v0x56022fb45550_0 .net "id_rd", 5 0, L_0x56022fb8e7f0;  alias, 1 drivers
v0x56022fb455f0_0 .net "id_reg_data1", 31 0, L_0x56022fb8ed00;  alias, 1 drivers
v0x56022fb45690_0 .net "id_reg_data2", 31 0, L_0x56022fb8f2b0;  alias, 1 drivers
v0x56022fb457a0_0 .net "id_reg_write", 0 0, v0x56022fb42010_0;  alias, 1 drivers
v0x56022fb45890_0 .net "id_rs", 5 0, L_0x56022fb8e710;  alias, 1 drivers
v0x56022fb45950_0 .net "id_rt", 5 0, L_0x56022fb8e780;  alias, 1 drivers
v0x56022fb459f0_0 .net "if_id_instr", 31 0, v0x56022fb46ab0_0;  alias, 1 drivers
v0x56022fb45ba0_0 .net "if_id_pc", 31 0, v0x56022fb46ca0_0;  alias, 1 drivers
v0x56022fb45c60_0 .net "opcode", 3 0, L_0x56022fb8e2e0;  1 drivers
v0x56022fb45d20_0 .net "rd", 5 0, L_0x56022fb8e4c0;  1 drivers
v0x56022fb45de0_0 .net "rs", 5 0, L_0x56022fb8e380;  1 drivers
v0x56022fb45ea0_0 .net "rst", 0 0, o0x7f5a6c8e8a98;  alias, 0 drivers
v0x56022fb45f40_0 .net "rt", 5 0, L_0x56022fb8e420;  1 drivers
v0x56022fb45fe0_0 .net "wb_reg_write", 0 0, L_0x56022fb92400;  alias, 1 drivers
v0x56022fb46080_0 .net "wb_write_data", 31 0, L_0x56022fb92240;  alias, 1 drivers
v0x56022fb46120_0 .net "wb_write_reg", 5 0, L_0x56022fb92150;  alias, 1 drivers
E_0x56022fb40e70 .event anyedge, v0x56022fb41f70_0, v0x56022fb424f0_0, v0x56022fb45d20_0;
L_0x56022fb8e2e0 .part v0x56022fb46ab0_0, 0, 4;
L_0x56022fb8e380 .part v0x56022fb46ab0_0, 10, 6;
L_0x56022fb8e420 .part v0x56022fb46ab0_0, 4, 6;
L_0x56022fb8e4c0 .part v0x56022fb46ab0_0, 16, 6;
S_0x56022fb40ef0 .scope module, "ID_CONTROL" "controlunit" 11 84, 12 25 0, S_0x56022fb40a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /OUTPUT 1 "reg_write";
    .port_info 2 /OUTPUT 1 "mem_to_reg";
    .port_info 3 /OUTPUT 1 "mem_write";
    .port_info 4 /OUTPUT 1 "alu_src";
    .port_info 5 /OUTPUT 3 "alu_op";
    .port_info 6 /OUTPUT 1 "branch";
    .port_info 7 /OUTPUT 1 "jump";
P_0x56022fb410f0 .param/l "OP_ADD" 0 12 40, C4<0100>;
P_0x56022fb41130 .param/l "OP_BRN" 0 12 46, C4<1010>;
P_0x56022fb41170 .param/l "OP_BRZ" 0 12 45, C4<1001>;
P_0x56022fb411b0 .param/l "OP_INC" 0 12 41, C4<0101>;
P_0x56022fb411f0 .param/l "OP_J" 0 12 44, C4<1000>;
P_0x56022fb41230 .param/l "OP_LD" 0 12 38, C4<1110>;
P_0x56022fb41270 .param/l "OP_NEG" 0 12 42, C4<0110>;
P_0x56022fb412b0 .param/l "OP_NOP" 0 12 36, C4<0000>;
P_0x56022fb412f0 .param/l "OP_ST" 0 12 39, C4<0011>;
P_0x56022fb41330 .param/l "OP_SUB" 0 12 43, C4<0111>;
P_0x56022fb41370 .param/l "OP_SVPC" 0 12 37, C4<1111>;
v0x56022fb41a30_0 .var "alu_op", 2 0;
v0x56022fb41b10_0 .var "alu_src", 0 0;
v0x56022fb41be0_0 .var "branch", 0 0;
v0x56022fb41ce0_0 .var "jump", 0 0;
v0x56022fb41db0_0 .var "mem_to_reg", 0 0;
v0x56022fb41ea0_0 .var "mem_write", 0 0;
v0x56022fb41f70_0 .net "opcode", 3 0, L_0x56022fb8e2e0;  alias, 1 drivers
v0x56022fb42010_0 .var "reg_write", 0 0;
E_0x56022fb419d0 .event anyedge, v0x56022fb41f70_0;
S_0x56022fb42170 .scope module, "ID_IMM_GEN" "immgen" 11 112, 13 24 0, S_0x56022fb40a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 32 "imm_out";
v0x56022fb423e0_0 .var "imm_out", 31 0;
v0x56022fb424f0_0 .net "instruction", 31 0, v0x56022fb46ab0_0;  alias, 1 drivers
E_0x56022fb42360 .event anyedge, v0x56022fb424f0_0;
S_0x56022fb42610 .scope module, "ID_REG_FILE" "regfile" 11 96, 14 23 0, S_0x56022fb40a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "reg_write_en";
    .port_info 3 /INPUT 6 "read_reg1";
    .port_info 4 /INPUT 6 "read_reg2";
    .port_info 5 /INPUT 6 "write_reg";
    .port_info 6 /INPUT 32 "write_data";
    .port_info 7 /OUTPUT 32 "read_data1";
    .port_info 8 /OUTPUT 32 "read_data2";
    .port_info 9 /OUTPUT 32 "debug_r1";
    .port_info 10 /OUTPUT 32 "debug_r2";
L_0x56022fb8eac0 .functor AND 1, L_0x56022fb92400, L_0x56022fb8e900, C4<1>, C4<1>;
L_0x56022fb8f070 .functor AND 1, L_0x56022fb92400, L_0x56022fb8ef40, C4<1>, C4<1>;
v0x56022fb43d10_1 .array/port v0x56022fb43d10, 1;
L_0x56022fb8f480 .functor BUFZ 32, v0x56022fb43d10_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56022fb43d10_2 .array/port v0x56022fb43d10, 2;
L_0x56022fb8f4f0 .functor BUFZ 32, v0x56022fb43d10_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56022fb42c40_0 .net *"_ivl_0", 0 0, L_0x56022fb8e900;  1 drivers
v0x56022fb42d20_0 .net *"_ivl_12", 0 0, L_0x56022fb8ef40;  1 drivers
v0x56022fb42de0_0 .net *"_ivl_15", 0 0, L_0x56022fb8f070;  1 drivers
v0x56022fb42eb0_0 .net *"_ivl_16", 31 0, L_0x56022fb8f0e0;  1 drivers
v0x56022fb42f90_0 .net *"_ivl_18", 7 0, L_0x56022fb8f1c0;  1 drivers
L_0x7f5a6c89f0a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56022fb430c0_0 .net *"_ivl_21", 1 0, L_0x7f5a6c89f0a8;  1 drivers
v0x56022fb431a0_0 .net *"_ivl_3", 0 0, L_0x56022fb8eac0;  1 drivers
v0x56022fb43260_0 .net *"_ivl_4", 31 0, L_0x56022fb8ebc0;  1 drivers
v0x56022fb43340_0 .net *"_ivl_6", 7 0, L_0x56022fb8ec60;  1 drivers
L_0x7f5a6c89f060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56022fb43420_0 .net *"_ivl_9", 1 0, L_0x7f5a6c89f060;  1 drivers
v0x56022fb43500_0 .net "clk", 0 0, o0x7f5a6c8e8948;  alias, 0 drivers
v0x56022fb435a0_0 .net "debug_r1", 31 0, L_0x56022fb8f480;  1 drivers
v0x56022fb43680_0 .net "debug_r2", 31 0, L_0x56022fb8f4f0;  1 drivers
v0x56022fb43760_0 .var/i "i", 31 0;
v0x56022fb43840_0 .net "read_data1", 31 0, L_0x56022fb8ed00;  alias, 1 drivers
v0x56022fb43900_0 .net "read_data2", 31 0, L_0x56022fb8f2b0;  alias, 1 drivers
v0x56022fb439a0_0 .net "read_reg1", 5 0, L_0x56022fb8e380;  alias, 1 drivers
v0x56022fb43b70_0 .net "read_reg2", 5 0, L_0x56022fb8e420;  alias, 1 drivers
v0x56022fb43c50_0 .net "reg_write_en", 0 0, L_0x56022fb92400;  alias, 1 drivers
v0x56022fb43d10 .array "registers", 63 0, 31 0;
v0x56022fb447e0_0 .net "rst", 0 0, o0x7f5a6c8e8a98;  alias, 0 drivers
v0x56022fb448d0_0 .net "write_data", 31 0, L_0x56022fb92240;  alias, 1 drivers
v0x56022fb449b0_0 .net "write_reg", 5 0, L_0x56022fb92150;  alias, 1 drivers
E_0x56022fb42820 .event posedge, v0x56022fb3b770_0, v0x56022fb3af10_0;
L_0x56022fb8e900 .cmp/eq 6, L_0x56022fb92150, L_0x56022fb8e380;
L_0x56022fb8ebc0 .array/port v0x56022fb43d10, L_0x56022fb8ec60;
L_0x56022fb8ec60 .concat [ 6 2 0 0], L_0x56022fb8e380, L_0x7f5a6c89f060;
L_0x56022fb8ed00 .functor MUXZ 32, L_0x56022fb8ebc0, L_0x56022fb92240, L_0x56022fb8eac0, C4<>;
L_0x56022fb8ef40 .cmp/eq 6, L_0x56022fb92150, L_0x56022fb8e420;
L_0x56022fb8f0e0 .array/port v0x56022fb43d10, L_0x56022fb8f1c0;
L_0x56022fb8f1c0 .concat [ 6 2 0 0], L_0x56022fb8e420, L_0x7f5a6c89f0a8;
L_0x56022fb8f2b0 .functor MUXZ 32, L_0x56022fb8f0e0, L_0x56022fb92240, L_0x56022fb8f070, C4<>;
S_0x56022fb42860 .scope task, "initialize_register" "initialize_register" 14 65, 14 65 0, S_0x56022fb42610;
 .timescale -9 -12;
v0x56022fb42a60_0 .var "reg_index", 5 0;
v0x56022fb42b60_0 .var "reg_value", 31 0;
TD_cpu.ID_STAGE.ID_REG_FILE.initialize_register ;
    %load/vec4 v0x56022fb42b60_0;
    %load/vec4 v0x56022fb42a60_0;
    %pad/u 8;
    %ix/vec4 4;
    %store/vec4a v0x56022fb43d10, 4, 0;
    %end;
S_0x56022fb46500 .scope module, "IF_ID_REG" "ifid" 3 116, 15 23 0, S_0x56022fa47700;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "flush";
    .port_info 2 /INPUT 32 "instr_in";
    .port_info 3 /INPUT 32 "pc_in";
    .port_info 4 /OUTPUT 32 "instr_out";
    .port_info 5 /OUTPUT 32 "pc_out";
v0x56022fb46840_0 .net "clk", 0 0, o0x7f5a6c8e8948;  alias, 0 drivers
v0x56022fb46900_0 .net "flush", 0 0, L_0x56022fb8e0b0;  alias, 1 drivers
v0x56022fb469c0_0 .net "instr_in", 31 0, v0x56022fb47bb0_0;  alias, 1 drivers
v0x56022fb46ab0_0 .var "instr_out", 31 0;
v0x56022fb46b70_0 .net "pc_in", 31 0, v0x56022fb4bf50_0;  alias, 1 drivers
v0x56022fb46ca0_0 .var "pc_out", 31 0;
E_0x56022fb467c0 .event negedge, v0x56022fb3af10_0;
S_0x56022fb46e40 .scope module, "IF_IMEM_INST" "im" 3 111, 16 22 0, S_0x56022fa47700;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
P_0x56022fb47020 .param/l "MEM_SIZE" 0 16 26, +C4<00000000000000000000000100000000>;
v0x56022fb479e0_0 .net "address", 31 0, v0x56022fb4bf50_0;  alias, 1 drivers
v0x56022fb47af0_0 .var/i "i", 31 0;
v0x56022fb47bb0_0 .var "instruction", 31 0;
v0x56022fb47cb0 .array "mem", 255 0, 31 0;
v0x56022fb47cb0_0 .array/port v0x56022fb47cb0, 0;
v0x56022fb47cb0_1 .array/port v0x56022fb47cb0, 1;
v0x56022fb47cb0_2 .array/port v0x56022fb47cb0, 2;
E_0x56022fb47170/0 .event anyedge, v0x56022fb46b70_0, v0x56022fb47cb0_0, v0x56022fb47cb0_1, v0x56022fb47cb0_2;
v0x56022fb47cb0_3 .array/port v0x56022fb47cb0, 3;
v0x56022fb47cb0_4 .array/port v0x56022fb47cb0, 4;
v0x56022fb47cb0_5 .array/port v0x56022fb47cb0, 5;
v0x56022fb47cb0_6 .array/port v0x56022fb47cb0, 6;
E_0x56022fb47170/1 .event anyedge, v0x56022fb47cb0_3, v0x56022fb47cb0_4, v0x56022fb47cb0_5, v0x56022fb47cb0_6;
v0x56022fb47cb0_7 .array/port v0x56022fb47cb0, 7;
v0x56022fb47cb0_8 .array/port v0x56022fb47cb0, 8;
v0x56022fb47cb0_9 .array/port v0x56022fb47cb0, 9;
v0x56022fb47cb0_10 .array/port v0x56022fb47cb0, 10;
E_0x56022fb47170/2 .event anyedge, v0x56022fb47cb0_7, v0x56022fb47cb0_8, v0x56022fb47cb0_9, v0x56022fb47cb0_10;
v0x56022fb47cb0_11 .array/port v0x56022fb47cb0, 11;
v0x56022fb47cb0_12 .array/port v0x56022fb47cb0, 12;
v0x56022fb47cb0_13 .array/port v0x56022fb47cb0, 13;
v0x56022fb47cb0_14 .array/port v0x56022fb47cb0, 14;
E_0x56022fb47170/3 .event anyedge, v0x56022fb47cb0_11, v0x56022fb47cb0_12, v0x56022fb47cb0_13, v0x56022fb47cb0_14;
v0x56022fb47cb0_15 .array/port v0x56022fb47cb0, 15;
v0x56022fb47cb0_16 .array/port v0x56022fb47cb0, 16;
v0x56022fb47cb0_17 .array/port v0x56022fb47cb0, 17;
v0x56022fb47cb0_18 .array/port v0x56022fb47cb0, 18;
E_0x56022fb47170/4 .event anyedge, v0x56022fb47cb0_15, v0x56022fb47cb0_16, v0x56022fb47cb0_17, v0x56022fb47cb0_18;
v0x56022fb47cb0_19 .array/port v0x56022fb47cb0, 19;
v0x56022fb47cb0_20 .array/port v0x56022fb47cb0, 20;
v0x56022fb47cb0_21 .array/port v0x56022fb47cb0, 21;
v0x56022fb47cb0_22 .array/port v0x56022fb47cb0, 22;
E_0x56022fb47170/5 .event anyedge, v0x56022fb47cb0_19, v0x56022fb47cb0_20, v0x56022fb47cb0_21, v0x56022fb47cb0_22;
v0x56022fb47cb0_23 .array/port v0x56022fb47cb0, 23;
v0x56022fb47cb0_24 .array/port v0x56022fb47cb0, 24;
v0x56022fb47cb0_25 .array/port v0x56022fb47cb0, 25;
v0x56022fb47cb0_26 .array/port v0x56022fb47cb0, 26;
E_0x56022fb47170/6 .event anyedge, v0x56022fb47cb0_23, v0x56022fb47cb0_24, v0x56022fb47cb0_25, v0x56022fb47cb0_26;
v0x56022fb47cb0_27 .array/port v0x56022fb47cb0, 27;
v0x56022fb47cb0_28 .array/port v0x56022fb47cb0, 28;
v0x56022fb47cb0_29 .array/port v0x56022fb47cb0, 29;
v0x56022fb47cb0_30 .array/port v0x56022fb47cb0, 30;
E_0x56022fb47170/7 .event anyedge, v0x56022fb47cb0_27, v0x56022fb47cb0_28, v0x56022fb47cb0_29, v0x56022fb47cb0_30;
v0x56022fb47cb0_31 .array/port v0x56022fb47cb0, 31;
v0x56022fb47cb0_32 .array/port v0x56022fb47cb0, 32;
v0x56022fb47cb0_33 .array/port v0x56022fb47cb0, 33;
v0x56022fb47cb0_34 .array/port v0x56022fb47cb0, 34;
E_0x56022fb47170/8 .event anyedge, v0x56022fb47cb0_31, v0x56022fb47cb0_32, v0x56022fb47cb0_33, v0x56022fb47cb0_34;
v0x56022fb47cb0_35 .array/port v0x56022fb47cb0, 35;
v0x56022fb47cb0_36 .array/port v0x56022fb47cb0, 36;
v0x56022fb47cb0_37 .array/port v0x56022fb47cb0, 37;
v0x56022fb47cb0_38 .array/port v0x56022fb47cb0, 38;
E_0x56022fb47170/9 .event anyedge, v0x56022fb47cb0_35, v0x56022fb47cb0_36, v0x56022fb47cb0_37, v0x56022fb47cb0_38;
v0x56022fb47cb0_39 .array/port v0x56022fb47cb0, 39;
v0x56022fb47cb0_40 .array/port v0x56022fb47cb0, 40;
v0x56022fb47cb0_41 .array/port v0x56022fb47cb0, 41;
v0x56022fb47cb0_42 .array/port v0x56022fb47cb0, 42;
E_0x56022fb47170/10 .event anyedge, v0x56022fb47cb0_39, v0x56022fb47cb0_40, v0x56022fb47cb0_41, v0x56022fb47cb0_42;
v0x56022fb47cb0_43 .array/port v0x56022fb47cb0, 43;
v0x56022fb47cb0_44 .array/port v0x56022fb47cb0, 44;
v0x56022fb47cb0_45 .array/port v0x56022fb47cb0, 45;
v0x56022fb47cb0_46 .array/port v0x56022fb47cb0, 46;
E_0x56022fb47170/11 .event anyedge, v0x56022fb47cb0_43, v0x56022fb47cb0_44, v0x56022fb47cb0_45, v0x56022fb47cb0_46;
v0x56022fb47cb0_47 .array/port v0x56022fb47cb0, 47;
v0x56022fb47cb0_48 .array/port v0x56022fb47cb0, 48;
v0x56022fb47cb0_49 .array/port v0x56022fb47cb0, 49;
v0x56022fb47cb0_50 .array/port v0x56022fb47cb0, 50;
E_0x56022fb47170/12 .event anyedge, v0x56022fb47cb0_47, v0x56022fb47cb0_48, v0x56022fb47cb0_49, v0x56022fb47cb0_50;
v0x56022fb47cb0_51 .array/port v0x56022fb47cb0, 51;
v0x56022fb47cb0_52 .array/port v0x56022fb47cb0, 52;
v0x56022fb47cb0_53 .array/port v0x56022fb47cb0, 53;
v0x56022fb47cb0_54 .array/port v0x56022fb47cb0, 54;
E_0x56022fb47170/13 .event anyedge, v0x56022fb47cb0_51, v0x56022fb47cb0_52, v0x56022fb47cb0_53, v0x56022fb47cb0_54;
v0x56022fb47cb0_55 .array/port v0x56022fb47cb0, 55;
v0x56022fb47cb0_56 .array/port v0x56022fb47cb0, 56;
v0x56022fb47cb0_57 .array/port v0x56022fb47cb0, 57;
v0x56022fb47cb0_58 .array/port v0x56022fb47cb0, 58;
E_0x56022fb47170/14 .event anyedge, v0x56022fb47cb0_55, v0x56022fb47cb0_56, v0x56022fb47cb0_57, v0x56022fb47cb0_58;
v0x56022fb47cb0_59 .array/port v0x56022fb47cb0, 59;
v0x56022fb47cb0_60 .array/port v0x56022fb47cb0, 60;
v0x56022fb47cb0_61 .array/port v0x56022fb47cb0, 61;
v0x56022fb47cb0_62 .array/port v0x56022fb47cb0, 62;
E_0x56022fb47170/15 .event anyedge, v0x56022fb47cb0_59, v0x56022fb47cb0_60, v0x56022fb47cb0_61, v0x56022fb47cb0_62;
v0x56022fb47cb0_63 .array/port v0x56022fb47cb0, 63;
v0x56022fb47cb0_64 .array/port v0x56022fb47cb0, 64;
v0x56022fb47cb0_65 .array/port v0x56022fb47cb0, 65;
v0x56022fb47cb0_66 .array/port v0x56022fb47cb0, 66;
E_0x56022fb47170/16 .event anyedge, v0x56022fb47cb0_63, v0x56022fb47cb0_64, v0x56022fb47cb0_65, v0x56022fb47cb0_66;
v0x56022fb47cb0_67 .array/port v0x56022fb47cb0, 67;
v0x56022fb47cb0_68 .array/port v0x56022fb47cb0, 68;
v0x56022fb47cb0_69 .array/port v0x56022fb47cb0, 69;
v0x56022fb47cb0_70 .array/port v0x56022fb47cb0, 70;
E_0x56022fb47170/17 .event anyedge, v0x56022fb47cb0_67, v0x56022fb47cb0_68, v0x56022fb47cb0_69, v0x56022fb47cb0_70;
v0x56022fb47cb0_71 .array/port v0x56022fb47cb0, 71;
v0x56022fb47cb0_72 .array/port v0x56022fb47cb0, 72;
v0x56022fb47cb0_73 .array/port v0x56022fb47cb0, 73;
v0x56022fb47cb0_74 .array/port v0x56022fb47cb0, 74;
E_0x56022fb47170/18 .event anyedge, v0x56022fb47cb0_71, v0x56022fb47cb0_72, v0x56022fb47cb0_73, v0x56022fb47cb0_74;
v0x56022fb47cb0_75 .array/port v0x56022fb47cb0, 75;
v0x56022fb47cb0_76 .array/port v0x56022fb47cb0, 76;
v0x56022fb47cb0_77 .array/port v0x56022fb47cb0, 77;
v0x56022fb47cb0_78 .array/port v0x56022fb47cb0, 78;
E_0x56022fb47170/19 .event anyedge, v0x56022fb47cb0_75, v0x56022fb47cb0_76, v0x56022fb47cb0_77, v0x56022fb47cb0_78;
v0x56022fb47cb0_79 .array/port v0x56022fb47cb0, 79;
v0x56022fb47cb0_80 .array/port v0x56022fb47cb0, 80;
v0x56022fb47cb0_81 .array/port v0x56022fb47cb0, 81;
v0x56022fb47cb0_82 .array/port v0x56022fb47cb0, 82;
E_0x56022fb47170/20 .event anyedge, v0x56022fb47cb0_79, v0x56022fb47cb0_80, v0x56022fb47cb0_81, v0x56022fb47cb0_82;
v0x56022fb47cb0_83 .array/port v0x56022fb47cb0, 83;
v0x56022fb47cb0_84 .array/port v0x56022fb47cb0, 84;
v0x56022fb47cb0_85 .array/port v0x56022fb47cb0, 85;
v0x56022fb47cb0_86 .array/port v0x56022fb47cb0, 86;
E_0x56022fb47170/21 .event anyedge, v0x56022fb47cb0_83, v0x56022fb47cb0_84, v0x56022fb47cb0_85, v0x56022fb47cb0_86;
v0x56022fb47cb0_87 .array/port v0x56022fb47cb0, 87;
v0x56022fb47cb0_88 .array/port v0x56022fb47cb0, 88;
v0x56022fb47cb0_89 .array/port v0x56022fb47cb0, 89;
v0x56022fb47cb0_90 .array/port v0x56022fb47cb0, 90;
E_0x56022fb47170/22 .event anyedge, v0x56022fb47cb0_87, v0x56022fb47cb0_88, v0x56022fb47cb0_89, v0x56022fb47cb0_90;
v0x56022fb47cb0_91 .array/port v0x56022fb47cb0, 91;
v0x56022fb47cb0_92 .array/port v0x56022fb47cb0, 92;
v0x56022fb47cb0_93 .array/port v0x56022fb47cb0, 93;
v0x56022fb47cb0_94 .array/port v0x56022fb47cb0, 94;
E_0x56022fb47170/23 .event anyedge, v0x56022fb47cb0_91, v0x56022fb47cb0_92, v0x56022fb47cb0_93, v0x56022fb47cb0_94;
v0x56022fb47cb0_95 .array/port v0x56022fb47cb0, 95;
v0x56022fb47cb0_96 .array/port v0x56022fb47cb0, 96;
v0x56022fb47cb0_97 .array/port v0x56022fb47cb0, 97;
v0x56022fb47cb0_98 .array/port v0x56022fb47cb0, 98;
E_0x56022fb47170/24 .event anyedge, v0x56022fb47cb0_95, v0x56022fb47cb0_96, v0x56022fb47cb0_97, v0x56022fb47cb0_98;
v0x56022fb47cb0_99 .array/port v0x56022fb47cb0, 99;
v0x56022fb47cb0_100 .array/port v0x56022fb47cb0, 100;
v0x56022fb47cb0_101 .array/port v0x56022fb47cb0, 101;
v0x56022fb47cb0_102 .array/port v0x56022fb47cb0, 102;
E_0x56022fb47170/25 .event anyedge, v0x56022fb47cb0_99, v0x56022fb47cb0_100, v0x56022fb47cb0_101, v0x56022fb47cb0_102;
v0x56022fb47cb0_103 .array/port v0x56022fb47cb0, 103;
v0x56022fb47cb0_104 .array/port v0x56022fb47cb0, 104;
v0x56022fb47cb0_105 .array/port v0x56022fb47cb0, 105;
v0x56022fb47cb0_106 .array/port v0x56022fb47cb0, 106;
E_0x56022fb47170/26 .event anyedge, v0x56022fb47cb0_103, v0x56022fb47cb0_104, v0x56022fb47cb0_105, v0x56022fb47cb0_106;
v0x56022fb47cb0_107 .array/port v0x56022fb47cb0, 107;
v0x56022fb47cb0_108 .array/port v0x56022fb47cb0, 108;
v0x56022fb47cb0_109 .array/port v0x56022fb47cb0, 109;
v0x56022fb47cb0_110 .array/port v0x56022fb47cb0, 110;
E_0x56022fb47170/27 .event anyedge, v0x56022fb47cb0_107, v0x56022fb47cb0_108, v0x56022fb47cb0_109, v0x56022fb47cb0_110;
v0x56022fb47cb0_111 .array/port v0x56022fb47cb0, 111;
v0x56022fb47cb0_112 .array/port v0x56022fb47cb0, 112;
v0x56022fb47cb0_113 .array/port v0x56022fb47cb0, 113;
v0x56022fb47cb0_114 .array/port v0x56022fb47cb0, 114;
E_0x56022fb47170/28 .event anyedge, v0x56022fb47cb0_111, v0x56022fb47cb0_112, v0x56022fb47cb0_113, v0x56022fb47cb0_114;
v0x56022fb47cb0_115 .array/port v0x56022fb47cb0, 115;
v0x56022fb47cb0_116 .array/port v0x56022fb47cb0, 116;
v0x56022fb47cb0_117 .array/port v0x56022fb47cb0, 117;
v0x56022fb47cb0_118 .array/port v0x56022fb47cb0, 118;
E_0x56022fb47170/29 .event anyedge, v0x56022fb47cb0_115, v0x56022fb47cb0_116, v0x56022fb47cb0_117, v0x56022fb47cb0_118;
v0x56022fb47cb0_119 .array/port v0x56022fb47cb0, 119;
v0x56022fb47cb0_120 .array/port v0x56022fb47cb0, 120;
v0x56022fb47cb0_121 .array/port v0x56022fb47cb0, 121;
v0x56022fb47cb0_122 .array/port v0x56022fb47cb0, 122;
E_0x56022fb47170/30 .event anyedge, v0x56022fb47cb0_119, v0x56022fb47cb0_120, v0x56022fb47cb0_121, v0x56022fb47cb0_122;
v0x56022fb47cb0_123 .array/port v0x56022fb47cb0, 123;
v0x56022fb47cb0_124 .array/port v0x56022fb47cb0, 124;
v0x56022fb47cb0_125 .array/port v0x56022fb47cb0, 125;
v0x56022fb47cb0_126 .array/port v0x56022fb47cb0, 126;
E_0x56022fb47170/31 .event anyedge, v0x56022fb47cb0_123, v0x56022fb47cb0_124, v0x56022fb47cb0_125, v0x56022fb47cb0_126;
v0x56022fb47cb0_127 .array/port v0x56022fb47cb0, 127;
v0x56022fb47cb0_128 .array/port v0x56022fb47cb0, 128;
v0x56022fb47cb0_129 .array/port v0x56022fb47cb0, 129;
v0x56022fb47cb0_130 .array/port v0x56022fb47cb0, 130;
E_0x56022fb47170/32 .event anyedge, v0x56022fb47cb0_127, v0x56022fb47cb0_128, v0x56022fb47cb0_129, v0x56022fb47cb0_130;
v0x56022fb47cb0_131 .array/port v0x56022fb47cb0, 131;
v0x56022fb47cb0_132 .array/port v0x56022fb47cb0, 132;
v0x56022fb47cb0_133 .array/port v0x56022fb47cb0, 133;
v0x56022fb47cb0_134 .array/port v0x56022fb47cb0, 134;
E_0x56022fb47170/33 .event anyedge, v0x56022fb47cb0_131, v0x56022fb47cb0_132, v0x56022fb47cb0_133, v0x56022fb47cb0_134;
v0x56022fb47cb0_135 .array/port v0x56022fb47cb0, 135;
v0x56022fb47cb0_136 .array/port v0x56022fb47cb0, 136;
v0x56022fb47cb0_137 .array/port v0x56022fb47cb0, 137;
v0x56022fb47cb0_138 .array/port v0x56022fb47cb0, 138;
E_0x56022fb47170/34 .event anyedge, v0x56022fb47cb0_135, v0x56022fb47cb0_136, v0x56022fb47cb0_137, v0x56022fb47cb0_138;
v0x56022fb47cb0_139 .array/port v0x56022fb47cb0, 139;
v0x56022fb47cb0_140 .array/port v0x56022fb47cb0, 140;
v0x56022fb47cb0_141 .array/port v0x56022fb47cb0, 141;
v0x56022fb47cb0_142 .array/port v0x56022fb47cb0, 142;
E_0x56022fb47170/35 .event anyedge, v0x56022fb47cb0_139, v0x56022fb47cb0_140, v0x56022fb47cb0_141, v0x56022fb47cb0_142;
v0x56022fb47cb0_143 .array/port v0x56022fb47cb0, 143;
v0x56022fb47cb0_144 .array/port v0x56022fb47cb0, 144;
v0x56022fb47cb0_145 .array/port v0x56022fb47cb0, 145;
v0x56022fb47cb0_146 .array/port v0x56022fb47cb0, 146;
E_0x56022fb47170/36 .event anyedge, v0x56022fb47cb0_143, v0x56022fb47cb0_144, v0x56022fb47cb0_145, v0x56022fb47cb0_146;
v0x56022fb47cb0_147 .array/port v0x56022fb47cb0, 147;
v0x56022fb47cb0_148 .array/port v0x56022fb47cb0, 148;
v0x56022fb47cb0_149 .array/port v0x56022fb47cb0, 149;
v0x56022fb47cb0_150 .array/port v0x56022fb47cb0, 150;
E_0x56022fb47170/37 .event anyedge, v0x56022fb47cb0_147, v0x56022fb47cb0_148, v0x56022fb47cb0_149, v0x56022fb47cb0_150;
v0x56022fb47cb0_151 .array/port v0x56022fb47cb0, 151;
v0x56022fb47cb0_152 .array/port v0x56022fb47cb0, 152;
v0x56022fb47cb0_153 .array/port v0x56022fb47cb0, 153;
v0x56022fb47cb0_154 .array/port v0x56022fb47cb0, 154;
E_0x56022fb47170/38 .event anyedge, v0x56022fb47cb0_151, v0x56022fb47cb0_152, v0x56022fb47cb0_153, v0x56022fb47cb0_154;
v0x56022fb47cb0_155 .array/port v0x56022fb47cb0, 155;
v0x56022fb47cb0_156 .array/port v0x56022fb47cb0, 156;
v0x56022fb47cb0_157 .array/port v0x56022fb47cb0, 157;
v0x56022fb47cb0_158 .array/port v0x56022fb47cb0, 158;
E_0x56022fb47170/39 .event anyedge, v0x56022fb47cb0_155, v0x56022fb47cb0_156, v0x56022fb47cb0_157, v0x56022fb47cb0_158;
v0x56022fb47cb0_159 .array/port v0x56022fb47cb0, 159;
v0x56022fb47cb0_160 .array/port v0x56022fb47cb0, 160;
v0x56022fb47cb0_161 .array/port v0x56022fb47cb0, 161;
v0x56022fb47cb0_162 .array/port v0x56022fb47cb0, 162;
E_0x56022fb47170/40 .event anyedge, v0x56022fb47cb0_159, v0x56022fb47cb0_160, v0x56022fb47cb0_161, v0x56022fb47cb0_162;
v0x56022fb47cb0_163 .array/port v0x56022fb47cb0, 163;
v0x56022fb47cb0_164 .array/port v0x56022fb47cb0, 164;
v0x56022fb47cb0_165 .array/port v0x56022fb47cb0, 165;
v0x56022fb47cb0_166 .array/port v0x56022fb47cb0, 166;
E_0x56022fb47170/41 .event anyedge, v0x56022fb47cb0_163, v0x56022fb47cb0_164, v0x56022fb47cb0_165, v0x56022fb47cb0_166;
v0x56022fb47cb0_167 .array/port v0x56022fb47cb0, 167;
v0x56022fb47cb0_168 .array/port v0x56022fb47cb0, 168;
v0x56022fb47cb0_169 .array/port v0x56022fb47cb0, 169;
v0x56022fb47cb0_170 .array/port v0x56022fb47cb0, 170;
E_0x56022fb47170/42 .event anyedge, v0x56022fb47cb0_167, v0x56022fb47cb0_168, v0x56022fb47cb0_169, v0x56022fb47cb0_170;
v0x56022fb47cb0_171 .array/port v0x56022fb47cb0, 171;
v0x56022fb47cb0_172 .array/port v0x56022fb47cb0, 172;
v0x56022fb47cb0_173 .array/port v0x56022fb47cb0, 173;
v0x56022fb47cb0_174 .array/port v0x56022fb47cb0, 174;
E_0x56022fb47170/43 .event anyedge, v0x56022fb47cb0_171, v0x56022fb47cb0_172, v0x56022fb47cb0_173, v0x56022fb47cb0_174;
v0x56022fb47cb0_175 .array/port v0x56022fb47cb0, 175;
v0x56022fb47cb0_176 .array/port v0x56022fb47cb0, 176;
v0x56022fb47cb0_177 .array/port v0x56022fb47cb0, 177;
v0x56022fb47cb0_178 .array/port v0x56022fb47cb0, 178;
E_0x56022fb47170/44 .event anyedge, v0x56022fb47cb0_175, v0x56022fb47cb0_176, v0x56022fb47cb0_177, v0x56022fb47cb0_178;
v0x56022fb47cb0_179 .array/port v0x56022fb47cb0, 179;
v0x56022fb47cb0_180 .array/port v0x56022fb47cb0, 180;
v0x56022fb47cb0_181 .array/port v0x56022fb47cb0, 181;
v0x56022fb47cb0_182 .array/port v0x56022fb47cb0, 182;
E_0x56022fb47170/45 .event anyedge, v0x56022fb47cb0_179, v0x56022fb47cb0_180, v0x56022fb47cb0_181, v0x56022fb47cb0_182;
v0x56022fb47cb0_183 .array/port v0x56022fb47cb0, 183;
v0x56022fb47cb0_184 .array/port v0x56022fb47cb0, 184;
v0x56022fb47cb0_185 .array/port v0x56022fb47cb0, 185;
v0x56022fb47cb0_186 .array/port v0x56022fb47cb0, 186;
E_0x56022fb47170/46 .event anyedge, v0x56022fb47cb0_183, v0x56022fb47cb0_184, v0x56022fb47cb0_185, v0x56022fb47cb0_186;
v0x56022fb47cb0_187 .array/port v0x56022fb47cb0, 187;
v0x56022fb47cb0_188 .array/port v0x56022fb47cb0, 188;
v0x56022fb47cb0_189 .array/port v0x56022fb47cb0, 189;
v0x56022fb47cb0_190 .array/port v0x56022fb47cb0, 190;
E_0x56022fb47170/47 .event anyedge, v0x56022fb47cb0_187, v0x56022fb47cb0_188, v0x56022fb47cb0_189, v0x56022fb47cb0_190;
v0x56022fb47cb0_191 .array/port v0x56022fb47cb0, 191;
v0x56022fb47cb0_192 .array/port v0x56022fb47cb0, 192;
v0x56022fb47cb0_193 .array/port v0x56022fb47cb0, 193;
v0x56022fb47cb0_194 .array/port v0x56022fb47cb0, 194;
E_0x56022fb47170/48 .event anyedge, v0x56022fb47cb0_191, v0x56022fb47cb0_192, v0x56022fb47cb0_193, v0x56022fb47cb0_194;
v0x56022fb47cb0_195 .array/port v0x56022fb47cb0, 195;
v0x56022fb47cb0_196 .array/port v0x56022fb47cb0, 196;
v0x56022fb47cb0_197 .array/port v0x56022fb47cb0, 197;
v0x56022fb47cb0_198 .array/port v0x56022fb47cb0, 198;
E_0x56022fb47170/49 .event anyedge, v0x56022fb47cb0_195, v0x56022fb47cb0_196, v0x56022fb47cb0_197, v0x56022fb47cb0_198;
v0x56022fb47cb0_199 .array/port v0x56022fb47cb0, 199;
v0x56022fb47cb0_200 .array/port v0x56022fb47cb0, 200;
v0x56022fb47cb0_201 .array/port v0x56022fb47cb0, 201;
v0x56022fb47cb0_202 .array/port v0x56022fb47cb0, 202;
E_0x56022fb47170/50 .event anyedge, v0x56022fb47cb0_199, v0x56022fb47cb0_200, v0x56022fb47cb0_201, v0x56022fb47cb0_202;
v0x56022fb47cb0_203 .array/port v0x56022fb47cb0, 203;
v0x56022fb47cb0_204 .array/port v0x56022fb47cb0, 204;
v0x56022fb47cb0_205 .array/port v0x56022fb47cb0, 205;
v0x56022fb47cb0_206 .array/port v0x56022fb47cb0, 206;
E_0x56022fb47170/51 .event anyedge, v0x56022fb47cb0_203, v0x56022fb47cb0_204, v0x56022fb47cb0_205, v0x56022fb47cb0_206;
v0x56022fb47cb0_207 .array/port v0x56022fb47cb0, 207;
v0x56022fb47cb0_208 .array/port v0x56022fb47cb0, 208;
v0x56022fb47cb0_209 .array/port v0x56022fb47cb0, 209;
v0x56022fb47cb0_210 .array/port v0x56022fb47cb0, 210;
E_0x56022fb47170/52 .event anyedge, v0x56022fb47cb0_207, v0x56022fb47cb0_208, v0x56022fb47cb0_209, v0x56022fb47cb0_210;
v0x56022fb47cb0_211 .array/port v0x56022fb47cb0, 211;
v0x56022fb47cb0_212 .array/port v0x56022fb47cb0, 212;
v0x56022fb47cb0_213 .array/port v0x56022fb47cb0, 213;
v0x56022fb47cb0_214 .array/port v0x56022fb47cb0, 214;
E_0x56022fb47170/53 .event anyedge, v0x56022fb47cb0_211, v0x56022fb47cb0_212, v0x56022fb47cb0_213, v0x56022fb47cb0_214;
v0x56022fb47cb0_215 .array/port v0x56022fb47cb0, 215;
v0x56022fb47cb0_216 .array/port v0x56022fb47cb0, 216;
v0x56022fb47cb0_217 .array/port v0x56022fb47cb0, 217;
v0x56022fb47cb0_218 .array/port v0x56022fb47cb0, 218;
E_0x56022fb47170/54 .event anyedge, v0x56022fb47cb0_215, v0x56022fb47cb0_216, v0x56022fb47cb0_217, v0x56022fb47cb0_218;
v0x56022fb47cb0_219 .array/port v0x56022fb47cb0, 219;
v0x56022fb47cb0_220 .array/port v0x56022fb47cb0, 220;
v0x56022fb47cb0_221 .array/port v0x56022fb47cb0, 221;
v0x56022fb47cb0_222 .array/port v0x56022fb47cb0, 222;
E_0x56022fb47170/55 .event anyedge, v0x56022fb47cb0_219, v0x56022fb47cb0_220, v0x56022fb47cb0_221, v0x56022fb47cb0_222;
v0x56022fb47cb0_223 .array/port v0x56022fb47cb0, 223;
v0x56022fb47cb0_224 .array/port v0x56022fb47cb0, 224;
v0x56022fb47cb0_225 .array/port v0x56022fb47cb0, 225;
v0x56022fb47cb0_226 .array/port v0x56022fb47cb0, 226;
E_0x56022fb47170/56 .event anyedge, v0x56022fb47cb0_223, v0x56022fb47cb0_224, v0x56022fb47cb0_225, v0x56022fb47cb0_226;
v0x56022fb47cb0_227 .array/port v0x56022fb47cb0, 227;
v0x56022fb47cb0_228 .array/port v0x56022fb47cb0, 228;
v0x56022fb47cb0_229 .array/port v0x56022fb47cb0, 229;
v0x56022fb47cb0_230 .array/port v0x56022fb47cb0, 230;
E_0x56022fb47170/57 .event anyedge, v0x56022fb47cb0_227, v0x56022fb47cb0_228, v0x56022fb47cb0_229, v0x56022fb47cb0_230;
v0x56022fb47cb0_231 .array/port v0x56022fb47cb0, 231;
v0x56022fb47cb0_232 .array/port v0x56022fb47cb0, 232;
v0x56022fb47cb0_233 .array/port v0x56022fb47cb0, 233;
v0x56022fb47cb0_234 .array/port v0x56022fb47cb0, 234;
E_0x56022fb47170/58 .event anyedge, v0x56022fb47cb0_231, v0x56022fb47cb0_232, v0x56022fb47cb0_233, v0x56022fb47cb0_234;
v0x56022fb47cb0_235 .array/port v0x56022fb47cb0, 235;
v0x56022fb47cb0_236 .array/port v0x56022fb47cb0, 236;
v0x56022fb47cb0_237 .array/port v0x56022fb47cb0, 237;
v0x56022fb47cb0_238 .array/port v0x56022fb47cb0, 238;
E_0x56022fb47170/59 .event anyedge, v0x56022fb47cb0_235, v0x56022fb47cb0_236, v0x56022fb47cb0_237, v0x56022fb47cb0_238;
v0x56022fb47cb0_239 .array/port v0x56022fb47cb0, 239;
v0x56022fb47cb0_240 .array/port v0x56022fb47cb0, 240;
v0x56022fb47cb0_241 .array/port v0x56022fb47cb0, 241;
v0x56022fb47cb0_242 .array/port v0x56022fb47cb0, 242;
E_0x56022fb47170/60 .event anyedge, v0x56022fb47cb0_239, v0x56022fb47cb0_240, v0x56022fb47cb0_241, v0x56022fb47cb0_242;
v0x56022fb47cb0_243 .array/port v0x56022fb47cb0, 243;
v0x56022fb47cb0_244 .array/port v0x56022fb47cb0, 244;
v0x56022fb47cb0_245 .array/port v0x56022fb47cb0, 245;
v0x56022fb47cb0_246 .array/port v0x56022fb47cb0, 246;
E_0x56022fb47170/61 .event anyedge, v0x56022fb47cb0_243, v0x56022fb47cb0_244, v0x56022fb47cb0_245, v0x56022fb47cb0_246;
v0x56022fb47cb0_247 .array/port v0x56022fb47cb0, 247;
v0x56022fb47cb0_248 .array/port v0x56022fb47cb0, 248;
v0x56022fb47cb0_249 .array/port v0x56022fb47cb0, 249;
v0x56022fb47cb0_250 .array/port v0x56022fb47cb0, 250;
E_0x56022fb47170/62 .event anyedge, v0x56022fb47cb0_247, v0x56022fb47cb0_248, v0x56022fb47cb0_249, v0x56022fb47cb0_250;
v0x56022fb47cb0_251 .array/port v0x56022fb47cb0, 251;
v0x56022fb47cb0_252 .array/port v0x56022fb47cb0, 252;
v0x56022fb47cb0_253 .array/port v0x56022fb47cb0, 253;
v0x56022fb47cb0_254 .array/port v0x56022fb47cb0, 254;
E_0x56022fb47170/63 .event anyedge, v0x56022fb47cb0_251, v0x56022fb47cb0_252, v0x56022fb47cb0_253, v0x56022fb47cb0_254;
v0x56022fb47cb0_255 .array/port v0x56022fb47cb0, 255;
E_0x56022fb47170/64 .event anyedge, v0x56022fb47cb0_255;
E_0x56022fb47170 .event/or E_0x56022fb47170/0, E_0x56022fb47170/1, E_0x56022fb47170/2, E_0x56022fb47170/3, E_0x56022fb47170/4, E_0x56022fb47170/5, E_0x56022fb47170/6, E_0x56022fb47170/7, E_0x56022fb47170/8, E_0x56022fb47170/9, E_0x56022fb47170/10, E_0x56022fb47170/11, E_0x56022fb47170/12, E_0x56022fb47170/13, E_0x56022fb47170/14, E_0x56022fb47170/15, E_0x56022fb47170/16, E_0x56022fb47170/17, E_0x56022fb47170/18, E_0x56022fb47170/19, E_0x56022fb47170/20, E_0x56022fb47170/21, E_0x56022fb47170/22, E_0x56022fb47170/23, E_0x56022fb47170/24, E_0x56022fb47170/25, E_0x56022fb47170/26, E_0x56022fb47170/27, E_0x56022fb47170/28, E_0x56022fb47170/29, E_0x56022fb47170/30, E_0x56022fb47170/31, E_0x56022fb47170/32, E_0x56022fb47170/33, E_0x56022fb47170/34, E_0x56022fb47170/35, E_0x56022fb47170/36, E_0x56022fb47170/37, E_0x56022fb47170/38, E_0x56022fb47170/39, E_0x56022fb47170/40, E_0x56022fb47170/41, E_0x56022fb47170/42, E_0x56022fb47170/43, E_0x56022fb47170/44, E_0x56022fb47170/45, E_0x56022fb47170/46, E_0x56022fb47170/47, E_0x56022fb47170/48, E_0x56022fb47170/49, E_0x56022fb47170/50, E_0x56022fb47170/51, E_0x56022fb47170/52, E_0x56022fb47170/53, E_0x56022fb47170/54, E_0x56022fb47170/55, E_0x56022fb47170/56, E_0x56022fb47170/57, E_0x56022fb47170/58, E_0x56022fb47170/59, E_0x56022fb47170/60, E_0x56022fb47170/61, E_0x56022fb47170/62, E_0x56022fb47170/63, E_0x56022fb47170/64;
S_0x56022fb4a5c0 .scope module, "IF_STAGE" "if_stage" 3 94, 17 24 0, S_0x56022fa47700;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "branch_target";
    .port_info 3 /INPUT 32 "id_pc";
    .port_info 4 /INPUT 4 "id_opcode";
    .port_info 5 /INPUT 1 "jump";
    .port_info 6 /INPUT 1 "branch";
    .port_info 7 /INPUT 1 "prev_zero_flag";
    .port_info 8 /INPUT 1 "prev_neg_flag";
    .port_info 9 /OUTPUT 32 "pc_out";
    .port_info 10 /OUTPUT 32 "next_pc";
    .port_info 11 /OUTPUT 1 "flush";
L_0x56022fad9940 .functor AND 1, v0x56022fb3ed50_0, v0x56022fb4ac40_0, C4<1>, C4<1>;
L_0x56022fb8dde0 .functor OR 1, v0x56022fb3ef00_0, L_0x56022fad9940, C4<0>, C4<0>;
L_0x56022fb8e0b0 .functor BUFZ 1, L_0x56022fb8dde0, C4<0>, C4<0>, C4<0>;
v0x56022fb4c1e0_0 .net *"_ivl_2", 0 0, L_0x56022fad9940;  1 drivers
v0x56022fb4c2e0_0 .net "branch", 0 0, v0x56022fb3ed50_0;  alias, 1 drivers
v0x56022fb4c3a0_0 .net "branch_taken", 0 0, v0x56022fb4ac40_0;  1 drivers
v0x56022fb4c4a0_0 .net "branch_target", 31 0, L_0x56022fb91af0;  alias, 1 drivers
v0x56022fb4c540_0 .net "clk", 0 0, o0x7f5a6c8e8948;  alias, 0 drivers
v0x56022fb4c5e0_0 .net "flush", 0 0, L_0x56022fb8e0b0;  alias, 1 drivers
v0x56022fb4c680_0 .net "id_opcode", 3 0, L_0x56022fb8e1b0;  1 drivers
v0x56022fb4c750_0 .net "id_pc", 31 0, v0x56022fb46ca0_0;  alias, 1 drivers
v0x56022fb4c840_0 .net "jump", 0 0, v0x56022fb3ef00_0;  alias, 1 drivers
v0x56022fb4c970_0 .net "next_pc", 31 0, L_0x56022fb8def0;  alias, 1 drivers
v0x56022fb4ca10_0 .net "pc_mux_sel", 0 0, L_0x56022fb8dde0;  1 drivers
v0x56022fb4cab0_0 .net "pc_out", 31 0, v0x56022fb4bf50_0;  alias, 1 drivers
v0x56022fb4cbe0_0 .net "pc_plus_one", 31 0, L_0x56022fb7dc80;  1 drivers
v0x56022fb4cc80_0 .net "prev_neg_flag", 0 0, v0x56022fb3bab0_0;  alias, 1 drivers
v0x56022fb4cd70_0 .net "prev_zero_flag", 0 0, v0x56022fb3bed0_0;  alias, 1 drivers
v0x56022fb4ce60_0 .net "rst", 0 0, o0x7f5a6c8e8a98;  alias, 0 drivers
S_0x56022fb4a8d0 .scope module, "BRANCH_LOGIC" "branchctl" 17 54, 18 26 0, S_0x56022fb4a5c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 1 "zero_flag";
    .port_info 2 /INPUT 1 "neg_flag";
    .port_info 3 /OUTPUT 1 "branch_taken";
P_0x56022fb470c0 .param/l "OP_BRN" 0 18 34, C4<1010>;
P_0x56022fb47100 .param/l "OP_BRZ" 0 18 33, C4<1001>;
v0x56022fb4ac40_0 .var "branch_taken", 0 0;
v0x56022fb4ad20_0 .net "neg_flag", 0 0, v0x56022fb3bab0_0;  alias, 1 drivers
v0x56022fb4ae10_0 .net "opcode", 3 0, L_0x56022fb8e1b0;  alias, 1 drivers
v0x56022fb4aee0_0 .net "zero_flag", 0 0, v0x56022fb3bed0_0;  alias, 1 drivers
E_0x56022fb4abe0 .event anyedge, v0x56022fb4ae10_0, v0x56022fb3bed0_0, v0x56022fb3bab0_0;
S_0x56022fb4b020 .scope module, "PC_ADDER" "adder" 17 47, 7 23 0, S_0x56022fb4a5c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v0x56022fb4b270_0 .net "a", 31 0, v0x56022fb4bf50_0;  alias, 1 drivers
L_0x7f5a6c89f018 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x56022fb4b3a0_0 .net "b", 31 0, L_0x7f5a6c89f018;  1 drivers
v0x56022fb4b480_0 .net "out", 31 0, L_0x56022fb7dc80;  alias, 1 drivers
L_0x56022fb7dc80 .arith/sum 32, v0x56022fb4bf50_0, L_0x7f5a6c89f018;
S_0x56022fb4b5c0 .scope module, "PC_MUX" "mux" 17 67, 6 24 0, S_0x56022fb4a5c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v0x56022fb4b7d0_0 .net "in0", 31 0, L_0x56022fb7dc80;  alias, 1 drivers
v0x56022fb4b8a0_0 .net "in1", 31 0, L_0x56022fb91af0;  alias, 1 drivers
v0x56022fb4b990_0 .net "out", 31 0, L_0x56022fb8def0;  alias, 1 drivers
v0x56022fb4ba50_0 .net "sel", 0 0, L_0x56022fb8dde0;  alias, 1 drivers
L_0x56022fb8def0 .functor MUXZ 32, L_0x56022fb7dc80, L_0x56022fb91af0, L_0x56022fb8dde0, C4<>;
S_0x56022fb4bbc0 .scope module, "PC_REG" "pc" 17 78, 19 23 0, S_0x56022fb4a5c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /OUTPUT 32 "pc_out";
v0x56022fb4bda0_0 .net "clk", 0 0, o0x7f5a6c8e8948;  alias, 0 drivers
v0x56022fb4be60_0 .net "pc_in", 31 0, L_0x56022fb8def0;  alias, 1 drivers
v0x56022fb4bf50_0 .var "pc_out", 31 0;
v0x56022fb4c020_0 .net "rst", 0 0, o0x7f5a6c8e8a98;  alias, 0 drivers
S_0x56022fb4d0b0 .scope module, "MEM_STAGE" "mem_stage" 3 237, 20 23 0, S_0x56022fa47700;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "ex_alu_result";
    .port_info 2 /INPUT 32 "ex_write_data";
    .port_info 3 /INPUT 6 "ex_rd";
    .port_info 4 /INPUT 6 "ex_rt";
    .port_info 5 /INPUT 4 "ex_opcode";
    .port_info 6 /INPUT 1 "ex_zero_flag";
    .port_info 7 /INPUT 1 "ex_neg_flag";
    .port_info 8 /INPUT 1 "ex_reg_write";
    .port_info 9 /INPUT 1 "ex_mem_to_reg";
    .port_info 10 /INPUT 1 "ex_mem_write";
    .port_info 11 /OUTPUT 32 "mem_alu_result";
    .port_info 12 /OUTPUT 32 "mem_read_data";
    .port_info 13 /OUTPUT 6 "mem_rd";
    .port_info 14 /OUTPUT 6 "mem_rt";
    .port_info 15 /OUTPUT 4 "mem_opcode";
    .port_info 16 /OUTPUT 1 "mem_zero_flag";
    .port_info 17 /OUTPUT 1 "mem_neg_flag";
    .port_info 18 /OUTPUT 1 "mem_reg_write";
    .port_info 19 /OUTPUT 1 "mem_mem_to_reg";
L_0x56022fb91b90 .functor BUFZ 32, v0x56022fb3b830_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56022fb91c00 .functor BUFZ 6, v0x56022fb3bc50_0, C4<000000>, C4<000000>, C4<000000>;
o0x7f5a6c8f25a8 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
L_0x56022fb91c70 .functor BUFZ 6, o0x7f5a6c8f25a8, C4<000000>, C4<000000>, C4<000000>;
o0x7f5a6c8f2578 .functor BUFZ 4, C4<zzzz>; HiZ drive
L_0x56022fb91ce0 .functor BUFZ 4, o0x7f5a6c8f2578, C4<0000>, C4<0000>, C4<0000>;
L_0x56022fb91db0 .functor BUFZ 1, v0x56022fb3bed0_0, C4<0>, C4<0>, C4<0>;
L_0x56022fb91e70 .functor BUFZ 1, v0x56022fb3bab0_0, C4<0>, C4<0>, C4<0>;
L_0x56022fb91f30 .functor BUFZ 1, v0x56022fb3bd30_0, C4<0>, C4<0>, C4<0>;
L_0x56022fb91fa0 .functor BUFZ 1, v0x56022fb3b9f0_0, C4<0>, C4<0>, C4<0>;
v0x56022fb51000_0 .net "clk", 0 0, o0x7f5a6c8e8948;  alias, 0 drivers
v0x56022fb511d0_0 .net "ex_alu_result", 31 0, v0x56022fb3b830_0;  alias, 1 drivers
v0x56022fb51290_0 .net "ex_mem_to_reg", 0 0, v0x56022fb3b9f0_0;  alias, 1 drivers
v0x56022fb51330_0 .net "ex_mem_write", 0 0, v0x56022fb3f060_0;  alias, 1 drivers
v0x56022fb513d0_0 .net "ex_neg_flag", 0 0, v0x56022fb3bab0_0;  alias, 1 drivers
v0x56022fb514c0_0 .net "ex_opcode", 3 0, o0x7f5a6c8f2578;  0 drivers
v0x56022fb51560_0 .net "ex_rd", 5 0, v0x56022fb3bc50_0;  alias, 1 drivers
v0x56022fb51670_0 .net "ex_reg_write", 0 0, v0x56022fb3bd30_0;  alias, 1 drivers
v0x56022fb51760_0 .net "ex_rt", 5 0, o0x7f5a6c8f25a8;  0 drivers
v0x56022fb51840_0 .net "ex_write_data", 31 0, v0x56022fb3b910_0;  alias, 1 drivers
v0x56022fb51900_0 .net "ex_zero_flag", 0 0, v0x56022fb3bed0_0;  alias, 1 drivers
v0x56022fb519a0_0 .net "mem_alu_result", 31 0, L_0x56022fb91b90;  alias, 1 drivers
v0x56022fb51a60_0 .net "mem_mem_to_reg", 0 0, L_0x56022fb91fa0;  alias, 1 drivers
v0x56022fb51b00_0 .net "mem_neg_flag", 0 0, L_0x56022fb91e70;  alias, 1 drivers
v0x56022fb51bc0_0 .net "mem_opcode", 3 0, L_0x56022fb91ce0;  1 drivers
v0x56022fb51ca0_0 .net "mem_rd", 5 0, L_0x56022fb91c00;  alias, 1 drivers
v0x56022fb51d60_0 .net "mem_read_data", 31 0, v0x56022fb50de0_0;  alias, 1 drivers
v0x56022fb51f10_0 .net "mem_reg_write", 0 0, L_0x56022fb91f30;  alias, 1 drivers
v0x56022fb51fb0_0 .net "mem_rt", 5 0, L_0x56022fb91c70;  1 drivers
v0x56022fb52050_0 .net "mem_zero_flag", 0 0, L_0x56022fb91db0;  alias, 1 drivers
S_0x56022fb4d510 .scope module, "DATA_MEM" "dmem" 20 51, 21 23 0, S_0x56022fb4d0b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /INPUT 32 "write_data";
    .port_info 3 /INPUT 1 "mem_write";
    .port_info 4 /OUTPUT 32 "read_data";
P_0x56022fb4d6c0 .param/l "MEM_SIZE" 0 21 31, +C4<00000000000000000000000100000000>;
v0x56022fb4e140_0 .net "address", 31 0, v0x56022fb3b830_0;  alias, 1 drivers
v0x56022fb4e270_0 .net "clk", 0 0, o0x7f5a6c8e8948;  alias, 0 drivers
v0x56022fb4e330_0 .var/i "i", 31 0;
v0x56022fb4e3d0 .array "mem", 255 0, 31 0;
v0x56022fb50ca0_0 .net "mem_write", 0 0, v0x56022fb3f060_0;  alias, 1 drivers
v0x56022fb50de0_0 .var "read_data", 31 0;
v0x56022fb50ec0_0 .net "write_data", 31 0, v0x56022fb3b910_0;  alias, 1 drivers
E_0x56022fb4d870 .event posedge, v0x56022fb3a610_0, v0x56022fb3af10_0;
v0x56022fb4e3d0_0 .array/port v0x56022fb4e3d0, 0;
v0x56022fb4e3d0_1 .array/port v0x56022fb4e3d0, 1;
v0x56022fb4e3d0_2 .array/port v0x56022fb4e3d0, 2;
E_0x56022fb4d8f0/0 .event anyedge, v0x56022fb3b830_0, v0x56022fb4e3d0_0, v0x56022fb4e3d0_1, v0x56022fb4e3d0_2;
v0x56022fb4e3d0_3 .array/port v0x56022fb4e3d0, 3;
v0x56022fb4e3d0_4 .array/port v0x56022fb4e3d0, 4;
v0x56022fb4e3d0_5 .array/port v0x56022fb4e3d0, 5;
v0x56022fb4e3d0_6 .array/port v0x56022fb4e3d0, 6;
E_0x56022fb4d8f0/1 .event anyedge, v0x56022fb4e3d0_3, v0x56022fb4e3d0_4, v0x56022fb4e3d0_5, v0x56022fb4e3d0_6;
v0x56022fb4e3d0_7 .array/port v0x56022fb4e3d0, 7;
v0x56022fb4e3d0_8 .array/port v0x56022fb4e3d0, 8;
v0x56022fb4e3d0_9 .array/port v0x56022fb4e3d0, 9;
v0x56022fb4e3d0_10 .array/port v0x56022fb4e3d0, 10;
E_0x56022fb4d8f0/2 .event anyedge, v0x56022fb4e3d0_7, v0x56022fb4e3d0_8, v0x56022fb4e3d0_9, v0x56022fb4e3d0_10;
v0x56022fb4e3d0_11 .array/port v0x56022fb4e3d0, 11;
v0x56022fb4e3d0_12 .array/port v0x56022fb4e3d0, 12;
v0x56022fb4e3d0_13 .array/port v0x56022fb4e3d0, 13;
v0x56022fb4e3d0_14 .array/port v0x56022fb4e3d0, 14;
E_0x56022fb4d8f0/3 .event anyedge, v0x56022fb4e3d0_11, v0x56022fb4e3d0_12, v0x56022fb4e3d0_13, v0x56022fb4e3d0_14;
v0x56022fb4e3d0_15 .array/port v0x56022fb4e3d0, 15;
v0x56022fb4e3d0_16 .array/port v0x56022fb4e3d0, 16;
v0x56022fb4e3d0_17 .array/port v0x56022fb4e3d0, 17;
v0x56022fb4e3d0_18 .array/port v0x56022fb4e3d0, 18;
E_0x56022fb4d8f0/4 .event anyedge, v0x56022fb4e3d0_15, v0x56022fb4e3d0_16, v0x56022fb4e3d0_17, v0x56022fb4e3d0_18;
v0x56022fb4e3d0_19 .array/port v0x56022fb4e3d0, 19;
v0x56022fb4e3d0_20 .array/port v0x56022fb4e3d0, 20;
v0x56022fb4e3d0_21 .array/port v0x56022fb4e3d0, 21;
v0x56022fb4e3d0_22 .array/port v0x56022fb4e3d0, 22;
E_0x56022fb4d8f0/5 .event anyedge, v0x56022fb4e3d0_19, v0x56022fb4e3d0_20, v0x56022fb4e3d0_21, v0x56022fb4e3d0_22;
v0x56022fb4e3d0_23 .array/port v0x56022fb4e3d0, 23;
v0x56022fb4e3d0_24 .array/port v0x56022fb4e3d0, 24;
v0x56022fb4e3d0_25 .array/port v0x56022fb4e3d0, 25;
v0x56022fb4e3d0_26 .array/port v0x56022fb4e3d0, 26;
E_0x56022fb4d8f0/6 .event anyedge, v0x56022fb4e3d0_23, v0x56022fb4e3d0_24, v0x56022fb4e3d0_25, v0x56022fb4e3d0_26;
v0x56022fb4e3d0_27 .array/port v0x56022fb4e3d0, 27;
v0x56022fb4e3d0_28 .array/port v0x56022fb4e3d0, 28;
v0x56022fb4e3d0_29 .array/port v0x56022fb4e3d0, 29;
v0x56022fb4e3d0_30 .array/port v0x56022fb4e3d0, 30;
E_0x56022fb4d8f0/7 .event anyedge, v0x56022fb4e3d0_27, v0x56022fb4e3d0_28, v0x56022fb4e3d0_29, v0x56022fb4e3d0_30;
v0x56022fb4e3d0_31 .array/port v0x56022fb4e3d0, 31;
v0x56022fb4e3d0_32 .array/port v0x56022fb4e3d0, 32;
v0x56022fb4e3d0_33 .array/port v0x56022fb4e3d0, 33;
v0x56022fb4e3d0_34 .array/port v0x56022fb4e3d0, 34;
E_0x56022fb4d8f0/8 .event anyedge, v0x56022fb4e3d0_31, v0x56022fb4e3d0_32, v0x56022fb4e3d0_33, v0x56022fb4e3d0_34;
v0x56022fb4e3d0_35 .array/port v0x56022fb4e3d0, 35;
v0x56022fb4e3d0_36 .array/port v0x56022fb4e3d0, 36;
v0x56022fb4e3d0_37 .array/port v0x56022fb4e3d0, 37;
v0x56022fb4e3d0_38 .array/port v0x56022fb4e3d0, 38;
E_0x56022fb4d8f0/9 .event anyedge, v0x56022fb4e3d0_35, v0x56022fb4e3d0_36, v0x56022fb4e3d0_37, v0x56022fb4e3d0_38;
v0x56022fb4e3d0_39 .array/port v0x56022fb4e3d0, 39;
v0x56022fb4e3d0_40 .array/port v0x56022fb4e3d0, 40;
v0x56022fb4e3d0_41 .array/port v0x56022fb4e3d0, 41;
v0x56022fb4e3d0_42 .array/port v0x56022fb4e3d0, 42;
E_0x56022fb4d8f0/10 .event anyedge, v0x56022fb4e3d0_39, v0x56022fb4e3d0_40, v0x56022fb4e3d0_41, v0x56022fb4e3d0_42;
v0x56022fb4e3d0_43 .array/port v0x56022fb4e3d0, 43;
v0x56022fb4e3d0_44 .array/port v0x56022fb4e3d0, 44;
v0x56022fb4e3d0_45 .array/port v0x56022fb4e3d0, 45;
v0x56022fb4e3d0_46 .array/port v0x56022fb4e3d0, 46;
E_0x56022fb4d8f0/11 .event anyedge, v0x56022fb4e3d0_43, v0x56022fb4e3d0_44, v0x56022fb4e3d0_45, v0x56022fb4e3d0_46;
v0x56022fb4e3d0_47 .array/port v0x56022fb4e3d0, 47;
v0x56022fb4e3d0_48 .array/port v0x56022fb4e3d0, 48;
v0x56022fb4e3d0_49 .array/port v0x56022fb4e3d0, 49;
v0x56022fb4e3d0_50 .array/port v0x56022fb4e3d0, 50;
E_0x56022fb4d8f0/12 .event anyedge, v0x56022fb4e3d0_47, v0x56022fb4e3d0_48, v0x56022fb4e3d0_49, v0x56022fb4e3d0_50;
v0x56022fb4e3d0_51 .array/port v0x56022fb4e3d0, 51;
v0x56022fb4e3d0_52 .array/port v0x56022fb4e3d0, 52;
v0x56022fb4e3d0_53 .array/port v0x56022fb4e3d0, 53;
v0x56022fb4e3d0_54 .array/port v0x56022fb4e3d0, 54;
E_0x56022fb4d8f0/13 .event anyedge, v0x56022fb4e3d0_51, v0x56022fb4e3d0_52, v0x56022fb4e3d0_53, v0x56022fb4e3d0_54;
v0x56022fb4e3d0_55 .array/port v0x56022fb4e3d0, 55;
v0x56022fb4e3d0_56 .array/port v0x56022fb4e3d0, 56;
v0x56022fb4e3d0_57 .array/port v0x56022fb4e3d0, 57;
v0x56022fb4e3d0_58 .array/port v0x56022fb4e3d0, 58;
E_0x56022fb4d8f0/14 .event anyedge, v0x56022fb4e3d0_55, v0x56022fb4e3d0_56, v0x56022fb4e3d0_57, v0x56022fb4e3d0_58;
v0x56022fb4e3d0_59 .array/port v0x56022fb4e3d0, 59;
v0x56022fb4e3d0_60 .array/port v0x56022fb4e3d0, 60;
v0x56022fb4e3d0_61 .array/port v0x56022fb4e3d0, 61;
v0x56022fb4e3d0_62 .array/port v0x56022fb4e3d0, 62;
E_0x56022fb4d8f0/15 .event anyedge, v0x56022fb4e3d0_59, v0x56022fb4e3d0_60, v0x56022fb4e3d0_61, v0x56022fb4e3d0_62;
v0x56022fb4e3d0_63 .array/port v0x56022fb4e3d0, 63;
v0x56022fb4e3d0_64 .array/port v0x56022fb4e3d0, 64;
v0x56022fb4e3d0_65 .array/port v0x56022fb4e3d0, 65;
v0x56022fb4e3d0_66 .array/port v0x56022fb4e3d0, 66;
E_0x56022fb4d8f0/16 .event anyedge, v0x56022fb4e3d0_63, v0x56022fb4e3d0_64, v0x56022fb4e3d0_65, v0x56022fb4e3d0_66;
v0x56022fb4e3d0_67 .array/port v0x56022fb4e3d0, 67;
v0x56022fb4e3d0_68 .array/port v0x56022fb4e3d0, 68;
v0x56022fb4e3d0_69 .array/port v0x56022fb4e3d0, 69;
v0x56022fb4e3d0_70 .array/port v0x56022fb4e3d0, 70;
E_0x56022fb4d8f0/17 .event anyedge, v0x56022fb4e3d0_67, v0x56022fb4e3d0_68, v0x56022fb4e3d0_69, v0x56022fb4e3d0_70;
v0x56022fb4e3d0_71 .array/port v0x56022fb4e3d0, 71;
v0x56022fb4e3d0_72 .array/port v0x56022fb4e3d0, 72;
v0x56022fb4e3d0_73 .array/port v0x56022fb4e3d0, 73;
v0x56022fb4e3d0_74 .array/port v0x56022fb4e3d0, 74;
E_0x56022fb4d8f0/18 .event anyedge, v0x56022fb4e3d0_71, v0x56022fb4e3d0_72, v0x56022fb4e3d0_73, v0x56022fb4e3d0_74;
v0x56022fb4e3d0_75 .array/port v0x56022fb4e3d0, 75;
v0x56022fb4e3d0_76 .array/port v0x56022fb4e3d0, 76;
v0x56022fb4e3d0_77 .array/port v0x56022fb4e3d0, 77;
v0x56022fb4e3d0_78 .array/port v0x56022fb4e3d0, 78;
E_0x56022fb4d8f0/19 .event anyedge, v0x56022fb4e3d0_75, v0x56022fb4e3d0_76, v0x56022fb4e3d0_77, v0x56022fb4e3d0_78;
v0x56022fb4e3d0_79 .array/port v0x56022fb4e3d0, 79;
v0x56022fb4e3d0_80 .array/port v0x56022fb4e3d0, 80;
v0x56022fb4e3d0_81 .array/port v0x56022fb4e3d0, 81;
v0x56022fb4e3d0_82 .array/port v0x56022fb4e3d0, 82;
E_0x56022fb4d8f0/20 .event anyedge, v0x56022fb4e3d0_79, v0x56022fb4e3d0_80, v0x56022fb4e3d0_81, v0x56022fb4e3d0_82;
v0x56022fb4e3d0_83 .array/port v0x56022fb4e3d0, 83;
v0x56022fb4e3d0_84 .array/port v0x56022fb4e3d0, 84;
v0x56022fb4e3d0_85 .array/port v0x56022fb4e3d0, 85;
v0x56022fb4e3d0_86 .array/port v0x56022fb4e3d0, 86;
E_0x56022fb4d8f0/21 .event anyedge, v0x56022fb4e3d0_83, v0x56022fb4e3d0_84, v0x56022fb4e3d0_85, v0x56022fb4e3d0_86;
v0x56022fb4e3d0_87 .array/port v0x56022fb4e3d0, 87;
v0x56022fb4e3d0_88 .array/port v0x56022fb4e3d0, 88;
v0x56022fb4e3d0_89 .array/port v0x56022fb4e3d0, 89;
v0x56022fb4e3d0_90 .array/port v0x56022fb4e3d0, 90;
E_0x56022fb4d8f0/22 .event anyedge, v0x56022fb4e3d0_87, v0x56022fb4e3d0_88, v0x56022fb4e3d0_89, v0x56022fb4e3d0_90;
v0x56022fb4e3d0_91 .array/port v0x56022fb4e3d0, 91;
v0x56022fb4e3d0_92 .array/port v0x56022fb4e3d0, 92;
v0x56022fb4e3d0_93 .array/port v0x56022fb4e3d0, 93;
v0x56022fb4e3d0_94 .array/port v0x56022fb4e3d0, 94;
E_0x56022fb4d8f0/23 .event anyedge, v0x56022fb4e3d0_91, v0x56022fb4e3d0_92, v0x56022fb4e3d0_93, v0x56022fb4e3d0_94;
v0x56022fb4e3d0_95 .array/port v0x56022fb4e3d0, 95;
v0x56022fb4e3d0_96 .array/port v0x56022fb4e3d0, 96;
v0x56022fb4e3d0_97 .array/port v0x56022fb4e3d0, 97;
v0x56022fb4e3d0_98 .array/port v0x56022fb4e3d0, 98;
E_0x56022fb4d8f0/24 .event anyedge, v0x56022fb4e3d0_95, v0x56022fb4e3d0_96, v0x56022fb4e3d0_97, v0x56022fb4e3d0_98;
v0x56022fb4e3d0_99 .array/port v0x56022fb4e3d0, 99;
v0x56022fb4e3d0_100 .array/port v0x56022fb4e3d0, 100;
v0x56022fb4e3d0_101 .array/port v0x56022fb4e3d0, 101;
v0x56022fb4e3d0_102 .array/port v0x56022fb4e3d0, 102;
E_0x56022fb4d8f0/25 .event anyedge, v0x56022fb4e3d0_99, v0x56022fb4e3d0_100, v0x56022fb4e3d0_101, v0x56022fb4e3d0_102;
v0x56022fb4e3d0_103 .array/port v0x56022fb4e3d0, 103;
v0x56022fb4e3d0_104 .array/port v0x56022fb4e3d0, 104;
v0x56022fb4e3d0_105 .array/port v0x56022fb4e3d0, 105;
v0x56022fb4e3d0_106 .array/port v0x56022fb4e3d0, 106;
E_0x56022fb4d8f0/26 .event anyedge, v0x56022fb4e3d0_103, v0x56022fb4e3d0_104, v0x56022fb4e3d0_105, v0x56022fb4e3d0_106;
v0x56022fb4e3d0_107 .array/port v0x56022fb4e3d0, 107;
v0x56022fb4e3d0_108 .array/port v0x56022fb4e3d0, 108;
v0x56022fb4e3d0_109 .array/port v0x56022fb4e3d0, 109;
v0x56022fb4e3d0_110 .array/port v0x56022fb4e3d0, 110;
E_0x56022fb4d8f0/27 .event anyedge, v0x56022fb4e3d0_107, v0x56022fb4e3d0_108, v0x56022fb4e3d0_109, v0x56022fb4e3d0_110;
v0x56022fb4e3d0_111 .array/port v0x56022fb4e3d0, 111;
v0x56022fb4e3d0_112 .array/port v0x56022fb4e3d0, 112;
v0x56022fb4e3d0_113 .array/port v0x56022fb4e3d0, 113;
v0x56022fb4e3d0_114 .array/port v0x56022fb4e3d0, 114;
E_0x56022fb4d8f0/28 .event anyedge, v0x56022fb4e3d0_111, v0x56022fb4e3d0_112, v0x56022fb4e3d0_113, v0x56022fb4e3d0_114;
v0x56022fb4e3d0_115 .array/port v0x56022fb4e3d0, 115;
v0x56022fb4e3d0_116 .array/port v0x56022fb4e3d0, 116;
v0x56022fb4e3d0_117 .array/port v0x56022fb4e3d0, 117;
v0x56022fb4e3d0_118 .array/port v0x56022fb4e3d0, 118;
E_0x56022fb4d8f0/29 .event anyedge, v0x56022fb4e3d0_115, v0x56022fb4e3d0_116, v0x56022fb4e3d0_117, v0x56022fb4e3d0_118;
v0x56022fb4e3d0_119 .array/port v0x56022fb4e3d0, 119;
v0x56022fb4e3d0_120 .array/port v0x56022fb4e3d0, 120;
v0x56022fb4e3d0_121 .array/port v0x56022fb4e3d0, 121;
v0x56022fb4e3d0_122 .array/port v0x56022fb4e3d0, 122;
E_0x56022fb4d8f0/30 .event anyedge, v0x56022fb4e3d0_119, v0x56022fb4e3d0_120, v0x56022fb4e3d0_121, v0x56022fb4e3d0_122;
v0x56022fb4e3d0_123 .array/port v0x56022fb4e3d0, 123;
v0x56022fb4e3d0_124 .array/port v0x56022fb4e3d0, 124;
v0x56022fb4e3d0_125 .array/port v0x56022fb4e3d0, 125;
v0x56022fb4e3d0_126 .array/port v0x56022fb4e3d0, 126;
E_0x56022fb4d8f0/31 .event anyedge, v0x56022fb4e3d0_123, v0x56022fb4e3d0_124, v0x56022fb4e3d0_125, v0x56022fb4e3d0_126;
v0x56022fb4e3d0_127 .array/port v0x56022fb4e3d0, 127;
v0x56022fb4e3d0_128 .array/port v0x56022fb4e3d0, 128;
v0x56022fb4e3d0_129 .array/port v0x56022fb4e3d0, 129;
v0x56022fb4e3d0_130 .array/port v0x56022fb4e3d0, 130;
E_0x56022fb4d8f0/32 .event anyedge, v0x56022fb4e3d0_127, v0x56022fb4e3d0_128, v0x56022fb4e3d0_129, v0x56022fb4e3d0_130;
v0x56022fb4e3d0_131 .array/port v0x56022fb4e3d0, 131;
v0x56022fb4e3d0_132 .array/port v0x56022fb4e3d0, 132;
v0x56022fb4e3d0_133 .array/port v0x56022fb4e3d0, 133;
v0x56022fb4e3d0_134 .array/port v0x56022fb4e3d0, 134;
E_0x56022fb4d8f0/33 .event anyedge, v0x56022fb4e3d0_131, v0x56022fb4e3d0_132, v0x56022fb4e3d0_133, v0x56022fb4e3d0_134;
v0x56022fb4e3d0_135 .array/port v0x56022fb4e3d0, 135;
v0x56022fb4e3d0_136 .array/port v0x56022fb4e3d0, 136;
v0x56022fb4e3d0_137 .array/port v0x56022fb4e3d0, 137;
v0x56022fb4e3d0_138 .array/port v0x56022fb4e3d0, 138;
E_0x56022fb4d8f0/34 .event anyedge, v0x56022fb4e3d0_135, v0x56022fb4e3d0_136, v0x56022fb4e3d0_137, v0x56022fb4e3d0_138;
v0x56022fb4e3d0_139 .array/port v0x56022fb4e3d0, 139;
v0x56022fb4e3d0_140 .array/port v0x56022fb4e3d0, 140;
v0x56022fb4e3d0_141 .array/port v0x56022fb4e3d0, 141;
v0x56022fb4e3d0_142 .array/port v0x56022fb4e3d0, 142;
E_0x56022fb4d8f0/35 .event anyedge, v0x56022fb4e3d0_139, v0x56022fb4e3d0_140, v0x56022fb4e3d0_141, v0x56022fb4e3d0_142;
v0x56022fb4e3d0_143 .array/port v0x56022fb4e3d0, 143;
v0x56022fb4e3d0_144 .array/port v0x56022fb4e3d0, 144;
v0x56022fb4e3d0_145 .array/port v0x56022fb4e3d0, 145;
v0x56022fb4e3d0_146 .array/port v0x56022fb4e3d0, 146;
E_0x56022fb4d8f0/36 .event anyedge, v0x56022fb4e3d0_143, v0x56022fb4e3d0_144, v0x56022fb4e3d0_145, v0x56022fb4e3d0_146;
v0x56022fb4e3d0_147 .array/port v0x56022fb4e3d0, 147;
v0x56022fb4e3d0_148 .array/port v0x56022fb4e3d0, 148;
v0x56022fb4e3d0_149 .array/port v0x56022fb4e3d0, 149;
v0x56022fb4e3d0_150 .array/port v0x56022fb4e3d0, 150;
E_0x56022fb4d8f0/37 .event anyedge, v0x56022fb4e3d0_147, v0x56022fb4e3d0_148, v0x56022fb4e3d0_149, v0x56022fb4e3d0_150;
v0x56022fb4e3d0_151 .array/port v0x56022fb4e3d0, 151;
v0x56022fb4e3d0_152 .array/port v0x56022fb4e3d0, 152;
v0x56022fb4e3d0_153 .array/port v0x56022fb4e3d0, 153;
v0x56022fb4e3d0_154 .array/port v0x56022fb4e3d0, 154;
E_0x56022fb4d8f0/38 .event anyedge, v0x56022fb4e3d0_151, v0x56022fb4e3d0_152, v0x56022fb4e3d0_153, v0x56022fb4e3d0_154;
v0x56022fb4e3d0_155 .array/port v0x56022fb4e3d0, 155;
v0x56022fb4e3d0_156 .array/port v0x56022fb4e3d0, 156;
v0x56022fb4e3d0_157 .array/port v0x56022fb4e3d0, 157;
v0x56022fb4e3d0_158 .array/port v0x56022fb4e3d0, 158;
E_0x56022fb4d8f0/39 .event anyedge, v0x56022fb4e3d0_155, v0x56022fb4e3d0_156, v0x56022fb4e3d0_157, v0x56022fb4e3d0_158;
v0x56022fb4e3d0_159 .array/port v0x56022fb4e3d0, 159;
v0x56022fb4e3d0_160 .array/port v0x56022fb4e3d0, 160;
v0x56022fb4e3d0_161 .array/port v0x56022fb4e3d0, 161;
v0x56022fb4e3d0_162 .array/port v0x56022fb4e3d0, 162;
E_0x56022fb4d8f0/40 .event anyedge, v0x56022fb4e3d0_159, v0x56022fb4e3d0_160, v0x56022fb4e3d0_161, v0x56022fb4e3d0_162;
v0x56022fb4e3d0_163 .array/port v0x56022fb4e3d0, 163;
v0x56022fb4e3d0_164 .array/port v0x56022fb4e3d0, 164;
v0x56022fb4e3d0_165 .array/port v0x56022fb4e3d0, 165;
v0x56022fb4e3d0_166 .array/port v0x56022fb4e3d0, 166;
E_0x56022fb4d8f0/41 .event anyedge, v0x56022fb4e3d0_163, v0x56022fb4e3d0_164, v0x56022fb4e3d0_165, v0x56022fb4e3d0_166;
v0x56022fb4e3d0_167 .array/port v0x56022fb4e3d0, 167;
v0x56022fb4e3d0_168 .array/port v0x56022fb4e3d0, 168;
v0x56022fb4e3d0_169 .array/port v0x56022fb4e3d0, 169;
v0x56022fb4e3d0_170 .array/port v0x56022fb4e3d0, 170;
E_0x56022fb4d8f0/42 .event anyedge, v0x56022fb4e3d0_167, v0x56022fb4e3d0_168, v0x56022fb4e3d0_169, v0x56022fb4e3d0_170;
v0x56022fb4e3d0_171 .array/port v0x56022fb4e3d0, 171;
v0x56022fb4e3d0_172 .array/port v0x56022fb4e3d0, 172;
v0x56022fb4e3d0_173 .array/port v0x56022fb4e3d0, 173;
v0x56022fb4e3d0_174 .array/port v0x56022fb4e3d0, 174;
E_0x56022fb4d8f0/43 .event anyedge, v0x56022fb4e3d0_171, v0x56022fb4e3d0_172, v0x56022fb4e3d0_173, v0x56022fb4e3d0_174;
v0x56022fb4e3d0_175 .array/port v0x56022fb4e3d0, 175;
v0x56022fb4e3d0_176 .array/port v0x56022fb4e3d0, 176;
v0x56022fb4e3d0_177 .array/port v0x56022fb4e3d0, 177;
v0x56022fb4e3d0_178 .array/port v0x56022fb4e3d0, 178;
E_0x56022fb4d8f0/44 .event anyedge, v0x56022fb4e3d0_175, v0x56022fb4e3d0_176, v0x56022fb4e3d0_177, v0x56022fb4e3d0_178;
v0x56022fb4e3d0_179 .array/port v0x56022fb4e3d0, 179;
v0x56022fb4e3d0_180 .array/port v0x56022fb4e3d0, 180;
v0x56022fb4e3d0_181 .array/port v0x56022fb4e3d0, 181;
v0x56022fb4e3d0_182 .array/port v0x56022fb4e3d0, 182;
E_0x56022fb4d8f0/45 .event anyedge, v0x56022fb4e3d0_179, v0x56022fb4e3d0_180, v0x56022fb4e3d0_181, v0x56022fb4e3d0_182;
v0x56022fb4e3d0_183 .array/port v0x56022fb4e3d0, 183;
v0x56022fb4e3d0_184 .array/port v0x56022fb4e3d0, 184;
v0x56022fb4e3d0_185 .array/port v0x56022fb4e3d0, 185;
v0x56022fb4e3d0_186 .array/port v0x56022fb4e3d0, 186;
E_0x56022fb4d8f0/46 .event anyedge, v0x56022fb4e3d0_183, v0x56022fb4e3d0_184, v0x56022fb4e3d0_185, v0x56022fb4e3d0_186;
v0x56022fb4e3d0_187 .array/port v0x56022fb4e3d0, 187;
v0x56022fb4e3d0_188 .array/port v0x56022fb4e3d0, 188;
v0x56022fb4e3d0_189 .array/port v0x56022fb4e3d0, 189;
v0x56022fb4e3d0_190 .array/port v0x56022fb4e3d0, 190;
E_0x56022fb4d8f0/47 .event anyedge, v0x56022fb4e3d0_187, v0x56022fb4e3d0_188, v0x56022fb4e3d0_189, v0x56022fb4e3d0_190;
v0x56022fb4e3d0_191 .array/port v0x56022fb4e3d0, 191;
v0x56022fb4e3d0_192 .array/port v0x56022fb4e3d0, 192;
v0x56022fb4e3d0_193 .array/port v0x56022fb4e3d0, 193;
v0x56022fb4e3d0_194 .array/port v0x56022fb4e3d0, 194;
E_0x56022fb4d8f0/48 .event anyedge, v0x56022fb4e3d0_191, v0x56022fb4e3d0_192, v0x56022fb4e3d0_193, v0x56022fb4e3d0_194;
v0x56022fb4e3d0_195 .array/port v0x56022fb4e3d0, 195;
v0x56022fb4e3d0_196 .array/port v0x56022fb4e3d0, 196;
v0x56022fb4e3d0_197 .array/port v0x56022fb4e3d0, 197;
v0x56022fb4e3d0_198 .array/port v0x56022fb4e3d0, 198;
E_0x56022fb4d8f0/49 .event anyedge, v0x56022fb4e3d0_195, v0x56022fb4e3d0_196, v0x56022fb4e3d0_197, v0x56022fb4e3d0_198;
v0x56022fb4e3d0_199 .array/port v0x56022fb4e3d0, 199;
v0x56022fb4e3d0_200 .array/port v0x56022fb4e3d0, 200;
v0x56022fb4e3d0_201 .array/port v0x56022fb4e3d0, 201;
v0x56022fb4e3d0_202 .array/port v0x56022fb4e3d0, 202;
E_0x56022fb4d8f0/50 .event anyedge, v0x56022fb4e3d0_199, v0x56022fb4e3d0_200, v0x56022fb4e3d0_201, v0x56022fb4e3d0_202;
v0x56022fb4e3d0_203 .array/port v0x56022fb4e3d0, 203;
v0x56022fb4e3d0_204 .array/port v0x56022fb4e3d0, 204;
v0x56022fb4e3d0_205 .array/port v0x56022fb4e3d0, 205;
v0x56022fb4e3d0_206 .array/port v0x56022fb4e3d0, 206;
E_0x56022fb4d8f0/51 .event anyedge, v0x56022fb4e3d0_203, v0x56022fb4e3d0_204, v0x56022fb4e3d0_205, v0x56022fb4e3d0_206;
v0x56022fb4e3d0_207 .array/port v0x56022fb4e3d0, 207;
v0x56022fb4e3d0_208 .array/port v0x56022fb4e3d0, 208;
v0x56022fb4e3d0_209 .array/port v0x56022fb4e3d0, 209;
v0x56022fb4e3d0_210 .array/port v0x56022fb4e3d0, 210;
E_0x56022fb4d8f0/52 .event anyedge, v0x56022fb4e3d0_207, v0x56022fb4e3d0_208, v0x56022fb4e3d0_209, v0x56022fb4e3d0_210;
v0x56022fb4e3d0_211 .array/port v0x56022fb4e3d0, 211;
v0x56022fb4e3d0_212 .array/port v0x56022fb4e3d0, 212;
v0x56022fb4e3d0_213 .array/port v0x56022fb4e3d0, 213;
v0x56022fb4e3d0_214 .array/port v0x56022fb4e3d0, 214;
E_0x56022fb4d8f0/53 .event anyedge, v0x56022fb4e3d0_211, v0x56022fb4e3d0_212, v0x56022fb4e3d0_213, v0x56022fb4e3d0_214;
v0x56022fb4e3d0_215 .array/port v0x56022fb4e3d0, 215;
v0x56022fb4e3d0_216 .array/port v0x56022fb4e3d0, 216;
v0x56022fb4e3d0_217 .array/port v0x56022fb4e3d0, 217;
v0x56022fb4e3d0_218 .array/port v0x56022fb4e3d0, 218;
E_0x56022fb4d8f0/54 .event anyedge, v0x56022fb4e3d0_215, v0x56022fb4e3d0_216, v0x56022fb4e3d0_217, v0x56022fb4e3d0_218;
v0x56022fb4e3d0_219 .array/port v0x56022fb4e3d0, 219;
v0x56022fb4e3d0_220 .array/port v0x56022fb4e3d0, 220;
v0x56022fb4e3d0_221 .array/port v0x56022fb4e3d0, 221;
v0x56022fb4e3d0_222 .array/port v0x56022fb4e3d0, 222;
E_0x56022fb4d8f0/55 .event anyedge, v0x56022fb4e3d0_219, v0x56022fb4e3d0_220, v0x56022fb4e3d0_221, v0x56022fb4e3d0_222;
v0x56022fb4e3d0_223 .array/port v0x56022fb4e3d0, 223;
v0x56022fb4e3d0_224 .array/port v0x56022fb4e3d0, 224;
v0x56022fb4e3d0_225 .array/port v0x56022fb4e3d0, 225;
v0x56022fb4e3d0_226 .array/port v0x56022fb4e3d0, 226;
E_0x56022fb4d8f0/56 .event anyedge, v0x56022fb4e3d0_223, v0x56022fb4e3d0_224, v0x56022fb4e3d0_225, v0x56022fb4e3d0_226;
v0x56022fb4e3d0_227 .array/port v0x56022fb4e3d0, 227;
v0x56022fb4e3d0_228 .array/port v0x56022fb4e3d0, 228;
v0x56022fb4e3d0_229 .array/port v0x56022fb4e3d0, 229;
v0x56022fb4e3d0_230 .array/port v0x56022fb4e3d0, 230;
E_0x56022fb4d8f0/57 .event anyedge, v0x56022fb4e3d0_227, v0x56022fb4e3d0_228, v0x56022fb4e3d0_229, v0x56022fb4e3d0_230;
v0x56022fb4e3d0_231 .array/port v0x56022fb4e3d0, 231;
v0x56022fb4e3d0_232 .array/port v0x56022fb4e3d0, 232;
v0x56022fb4e3d0_233 .array/port v0x56022fb4e3d0, 233;
v0x56022fb4e3d0_234 .array/port v0x56022fb4e3d0, 234;
E_0x56022fb4d8f0/58 .event anyedge, v0x56022fb4e3d0_231, v0x56022fb4e3d0_232, v0x56022fb4e3d0_233, v0x56022fb4e3d0_234;
v0x56022fb4e3d0_235 .array/port v0x56022fb4e3d0, 235;
v0x56022fb4e3d0_236 .array/port v0x56022fb4e3d0, 236;
v0x56022fb4e3d0_237 .array/port v0x56022fb4e3d0, 237;
v0x56022fb4e3d0_238 .array/port v0x56022fb4e3d0, 238;
E_0x56022fb4d8f0/59 .event anyedge, v0x56022fb4e3d0_235, v0x56022fb4e3d0_236, v0x56022fb4e3d0_237, v0x56022fb4e3d0_238;
v0x56022fb4e3d0_239 .array/port v0x56022fb4e3d0, 239;
v0x56022fb4e3d0_240 .array/port v0x56022fb4e3d0, 240;
v0x56022fb4e3d0_241 .array/port v0x56022fb4e3d0, 241;
v0x56022fb4e3d0_242 .array/port v0x56022fb4e3d0, 242;
E_0x56022fb4d8f0/60 .event anyedge, v0x56022fb4e3d0_239, v0x56022fb4e3d0_240, v0x56022fb4e3d0_241, v0x56022fb4e3d0_242;
v0x56022fb4e3d0_243 .array/port v0x56022fb4e3d0, 243;
v0x56022fb4e3d0_244 .array/port v0x56022fb4e3d0, 244;
v0x56022fb4e3d0_245 .array/port v0x56022fb4e3d0, 245;
v0x56022fb4e3d0_246 .array/port v0x56022fb4e3d0, 246;
E_0x56022fb4d8f0/61 .event anyedge, v0x56022fb4e3d0_243, v0x56022fb4e3d0_244, v0x56022fb4e3d0_245, v0x56022fb4e3d0_246;
v0x56022fb4e3d0_247 .array/port v0x56022fb4e3d0, 247;
v0x56022fb4e3d0_248 .array/port v0x56022fb4e3d0, 248;
v0x56022fb4e3d0_249 .array/port v0x56022fb4e3d0, 249;
v0x56022fb4e3d0_250 .array/port v0x56022fb4e3d0, 250;
E_0x56022fb4d8f0/62 .event anyedge, v0x56022fb4e3d0_247, v0x56022fb4e3d0_248, v0x56022fb4e3d0_249, v0x56022fb4e3d0_250;
v0x56022fb4e3d0_251 .array/port v0x56022fb4e3d0, 251;
v0x56022fb4e3d0_252 .array/port v0x56022fb4e3d0, 252;
v0x56022fb4e3d0_253 .array/port v0x56022fb4e3d0, 253;
v0x56022fb4e3d0_254 .array/port v0x56022fb4e3d0, 254;
E_0x56022fb4d8f0/63 .event anyedge, v0x56022fb4e3d0_251, v0x56022fb4e3d0_252, v0x56022fb4e3d0_253, v0x56022fb4e3d0_254;
v0x56022fb4e3d0_255 .array/port v0x56022fb4e3d0, 255;
E_0x56022fb4d8f0/64 .event anyedge, v0x56022fb4e3d0_255;
E_0x56022fb4d8f0 .event/or E_0x56022fb4d8f0/0, E_0x56022fb4d8f0/1, E_0x56022fb4d8f0/2, E_0x56022fb4d8f0/3, E_0x56022fb4d8f0/4, E_0x56022fb4d8f0/5, E_0x56022fb4d8f0/6, E_0x56022fb4d8f0/7, E_0x56022fb4d8f0/8, E_0x56022fb4d8f0/9, E_0x56022fb4d8f0/10, E_0x56022fb4d8f0/11, E_0x56022fb4d8f0/12, E_0x56022fb4d8f0/13, E_0x56022fb4d8f0/14, E_0x56022fb4d8f0/15, E_0x56022fb4d8f0/16, E_0x56022fb4d8f0/17, E_0x56022fb4d8f0/18, E_0x56022fb4d8f0/19, E_0x56022fb4d8f0/20, E_0x56022fb4d8f0/21, E_0x56022fb4d8f0/22, E_0x56022fb4d8f0/23, E_0x56022fb4d8f0/24, E_0x56022fb4d8f0/25, E_0x56022fb4d8f0/26, E_0x56022fb4d8f0/27, E_0x56022fb4d8f0/28, E_0x56022fb4d8f0/29, E_0x56022fb4d8f0/30, E_0x56022fb4d8f0/31, E_0x56022fb4d8f0/32, E_0x56022fb4d8f0/33, E_0x56022fb4d8f0/34, E_0x56022fb4d8f0/35, E_0x56022fb4d8f0/36, E_0x56022fb4d8f0/37, E_0x56022fb4d8f0/38, E_0x56022fb4d8f0/39, E_0x56022fb4d8f0/40, E_0x56022fb4d8f0/41, E_0x56022fb4d8f0/42, E_0x56022fb4d8f0/43, E_0x56022fb4d8f0/44, E_0x56022fb4d8f0/45, E_0x56022fb4d8f0/46, E_0x56022fb4d8f0/47, E_0x56022fb4d8f0/48, E_0x56022fb4d8f0/49, E_0x56022fb4d8f0/50, E_0x56022fb4d8f0/51, E_0x56022fb4d8f0/52, E_0x56022fb4d8f0/53, E_0x56022fb4d8f0/54, E_0x56022fb4d8f0/55, E_0x56022fb4d8f0/56, E_0x56022fb4d8f0/57, E_0x56022fb4d8f0/58, E_0x56022fb4d8f0/59, E_0x56022fb4d8f0/60, E_0x56022fb4d8f0/61, E_0x56022fb4d8f0/62, E_0x56022fb4d8f0/63, E_0x56022fb4d8f0/64;
S_0x56022fb52440 .scope module, "WB_STAGE" "wb_stage" 3 257, 22 24 0, S_0x56022fa47700;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "wb_alu_result";
    .port_info 1 /INPUT 32 "wb_mem_data";
    .port_info 2 /INPUT 6 "wb_rd";
    .port_info 3 /INPUT 6 "wb_rt";
    .port_info 4 /INPUT 4 "wb_opcode";
    .port_info 5 /INPUT 1 "wb_reg_write";
    .port_info 6 /INPUT 1 "wb_mem_to_reg";
    .port_info 7 /OUTPUT 6 "wb_write_reg";
    .port_info 8 /OUTPUT 32 "wb_write_data";
    .port_info 9 /OUTPUT 1 "wb_write_en";
P_0x56022fb52620 .param/l "OP_SVPC" 0 22 39, C4<1111>;
L_0x56022fb92400 .functor BUFZ 1, L_0x56022fb91f30, C4<0>, C4<0>, C4<0>;
L_0x7f5a6c89f408 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x56022fb52800_0 .net/2u *"_ivl_0", 3 0, L_0x7f5a6c89f408;  1 drivers
v0x56022fb528e0_0 .net *"_ivl_2", 0 0, L_0x56022fb92060;  1 drivers
v0x56022fb529a0_0 .net "wb_alu_result", 31 0, L_0x56022fb91b90;  alias, 1 drivers
v0x56022fb52ac0_0 .net "wb_mem_data", 31 0, v0x56022fb50de0_0;  alias, 1 drivers
v0x56022fb52bd0_0 .net "wb_mem_to_reg", 0 0, L_0x56022fb91fa0;  alias, 1 drivers
o0x7f5a6c8f2ae8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x56022fb52cc0_0 .net "wb_opcode", 3 0, o0x7f5a6c8f2ae8;  0 drivers
v0x56022fb52d80_0 .net "wb_rd", 5 0, L_0x56022fb91c00;  alias, 1 drivers
v0x56022fb52e90_0 .net "wb_reg_write", 0 0, L_0x56022fb91f30;  alias, 1 drivers
o0x7f5a6c8f2b18 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x56022fb52f80_0 .net "wb_rt", 5 0, o0x7f5a6c8f2b18;  0 drivers
v0x56022fb53060_0 .net "wb_write_data", 31 0, L_0x56022fb92240;  alias, 1 drivers
v0x56022fb53120_0 .net "wb_write_en", 0 0, L_0x56022fb92400;  alias, 1 drivers
v0x56022fb53210_0 .net "wb_write_reg", 5 0, L_0x56022fb92150;  alias, 1 drivers
L_0x56022fb92060 .cmp/eq 4, o0x7f5a6c8f2ae8, L_0x7f5a6c89f408;
L_0x56022fb92150 .functor MUXZ 6, L_0x56022fb91c00, o0x7f5a6c8f2b18, L_0x56022fb92060, C4<>;
L_0x56022fb92240 .functor MUXZ 32, L_0x56022fb91b90, v0x56022fb50de0_0, L_0x56022fb91fa0, C4<>;
S_0x56022fa49a20 .scope module, "cpu_simple" "cpu_simple" 23 7;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
v0x56022fb72590_0 .net "alu_input1", 31 0, L_0x56022fb949d0;  1 drivers
v0x56022fb72670_0 .net "alu_input2", 31 0, L_0x56022fb955c0;  1 drivers
o0x7f5a6c8f36b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x56022fb72730_0 .net "clk", 0 0, o0x7f5a6c8f36b8;  0 drivers
v0x56022fb727d0_0 .net "ex_alu_result", 31 0, L_0x56022fb96030;  1 drivers
v0x56022fb728c0_0 .net "ex_branch_target", 31 0, L_0x56022fb96160;  1 drivers
v0x56022fb729d0_0 .net "ex_neg_flag", 0 0, L_0x56022fb95ca0;  1 drivers
v0x56022fb72a70_0 .net "ex_wb_alu_result", 31 0, v0x56022fb5a1b0_0;  1 drivers
v0x56022fb72bc0_0 .net "ex_wb_mem_data", 31 0, v0x56022fb5a290_0;  1 drivers
v0x56022fb72c80_0 .net "ex_wb_mem_to_reg", 0 0, v0x56022fb5a370_0;  1 drivers
v0x56022fb72db0_0 .net "ex_wb_neg_flag", 0 0, v0x56022fb5a430_0;  1 drivers
v0x56022fb72ee0_0 .net "ex_wb_opcode", 3 0, v0x56022fb5a4f0_0;  1 drivers
v0x56022fb72fa0_0 .net "ex_wb_rd", 5 0, v0x56022fb5a5d0_0;  1 drivers
v0x56022fb73060_0 .net "ex_wb_reg_write", 0 0, v0x56022fb5a7c0_0;  1 drivers
v0x56022fb73100_0 .net "ex_wb_rt", 5 0, v0x56022fb5a880_0;  1 drivers
v0x56022fb731c0_0 .net "ex_wb_zero_flag", 0 0, v0x56022fb5a960_0;  1 drivers
v0x56022fb732f0_0 .net "ex_write_data", 31 0, L_0x56022fb96200;  1 drivers
v0x56022fb733b0_0 .net "ex_zero_flag", 0 0, L_0x56022fb95b70;  1 drivers
v0x56022fb73560_0 .net "id_alu_op", 2 0, v0x56022fb60b60_0;  1 drivers
v0x56022fb73620_0 .net "id_alu_src", 0 0, v0x56022fb60c40_0;  1 drivers
v0x56022fb736c0_0 .net "id_branch", 0 0, v0x56022fb60ce0_0;  1 drivers
v0x56022fb73760_0 .net "id_ex_alu_op", 2 0, v0x56022fb5dce0_0;  1 drivers
v0x56022fb73820_0 .net "id_ex_alu_src", 0 0, v0x56022fb5ddd0_0;  1 drivers
v0x56022fb738c0_0 .net "id_ex_branch", 0 0, v0x56022fb5dec0_0;  1 drivers
v0x56022fb73960_0 .net "id_ex_imm", 31 0, v0x56022fb5df60_0;  1 drivers
v0x56022fb73a20_0 .net "id_ex_jump", 0 0, v0x56022fb5e070_0;  1 drivers
v0x56022fb73ac0_0 .net "id_ex_mem_to_reg", 0 0, v0x56022fb5e130_0;  1 drivers
v0x56022fb73bb0_0 .net "id_ex_mem_write", 0 0, v0x56022fb5e1d0_0;  1 drivers
v0x56022fb73c50_0 .net "id_ex_opcode", 3 0, v0x56022fb5e270_0;  1 drivers
v0x56022fb73d10_0 .net "id_ex_pc", 31 0, v0x56022fb5e330_0;  1 drivers
v0x56022fb73dd0_0 .net "id_ex_rd", 5 0, v0x56022fb5e440_0;  1 drivers
v0x56022fb73ee0_0 .net "id_ex_reg_data1", 31 0, v0x56022fb5e500_0;  1 drivers
v0x56022fb73ff0_0 .net "id_ex_reg_data2", 31 0, v0x56022fb5e5a0_0;  1 drivers
v0x56022fb74100_0 .net "id_ex_reg_write", 0 0, v0x56022fb5e640_0;  1 drivers
v0x56022fb74400_0 .net "id_ex_rs", 5 0, v0x56022fb5e6e0_0;  1 drivers
v0x56022fb74510_0 .net "id_ex_rt", 5 0, v0x56022fb5e780_0;  1 drivers
v0x56022fb745d0_0 .net "id_imm", 31 0, v0x56022fb61480_0;  1 drivers
v0x56022fb74690_0 .net "id_jump", 0 0, v0x56022fb60d80_0;  1 drivers
v0x56022fb74730_0 .net "id_mem_to_reg", 0 0, v0x56022fb60e50_0;  1 drivers
v0x56022fb747d0_0 .net "id_mem_write", 0 0, v0x56022fb60f40_0;  1 drivers
v0x56022fb74870_0 .net "id_opcode", 3 0, L_0x56022fb93030;  1 drivers
v0x56022fb74980_0 .net "id_pc", 31 0, L_0x56022fb92e40;  1 drivers
v0x56022fb74a90_0 .net "id_rd", 5 0, L_0x56022fb92f90;  1 drivers
v0x56022fb74ba0_0 .net "id_reg_data1", 31 0, L_0x56022fb935b0;  1 drivers
v0x56022fb74c60_0 .net "id_reg_data2", 31 0, L_0x56022fb93a90;  1 drivers
v0x56022fb74d20_0 .net "id_reg_write", 0 0, v0x56022fb610b0_0;  1 drivers
v0x56022fb74dc0_0 .net "id_rs", 5 0, L_0x56022fb92eb0;  1 drivers
v0x56022fb74ed0_0 .net "id_rt", 5 0, L_0x56022fb92f20;  1 drivers
v0x56022fb74fe0_0 .net "if_flush", 0 0, L_0x56022fb92850;  1 drivers
v0x56022fb750d0_0 .net "if_id_instr", 31 0, v0x56022fb65ba0_0;  1 drivers
v0x56022fb75170_0 .net "if_id_pc", 31 0, v0x56022fb65d90_0;  1 drivers
v0x56022fb75210_0 .net "if_instr", 31 0, v0x56022fb66be0_0;  1 drivers
v0x56022fb75300_0 .net "if_next_pc", 31 0, L_0x56022fb92690;  1 drivers
v0x56022fb753a0_0 .net "if_pc", 31 0, v0x56022fb6b0b0_0;  1 drivers
v0x56022fb75440_0 .net "mem_alu_result", 31 0, L_0x56022fb96270;  1 drivers
v0x56022fb754e0_0 .net "mem_mem_to_reg", 0 0, L_0x56022fb96580;  1 drivers
v0x56022fb755d0_0 .net "mem_neg_flag", 0 0, L_0x56022fb964a0;  1 drivers
v0x56022fb75670_0 .net "mem_opcode", 3 0, L_0x56022fb963c0;  1 drivers
v0x56022fb75760_0 .net "mem_rd", 5 0, L_0x56022fb962e0;  1 drivers
v0x56022fb75800_0 .net "mem_read_data", 31 0, v0x56022fb6fef0_0;  1 drivers
v0x56022fb758a0_0 .net "mem_reg_write", 0 0, L_0x56022fb96510;  1 drivers
v0x56022fb75940_0 .net "mem_rt", 5 0, L_0x56022fb96350;  1 drivers
v0x56022fb75a30_0 .net "mem_zero_flag", 0 0, L_0x56022fb96430;  1 drivers
o0x7f5a6c8f37a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x56022fb75ad0_0 .net "rst", 0 0, o0x7f5a6c8f37a8;  0 drivers
v0x56022fb75b70_0 .net "wb_write_data", 31 0, L_0x56022fb968f0;  1 drivers
v0x56022fb75c10_0 .net "wb_write_en", 0 0, L_0x56022fb96ab0;  1 drivers
v0x56022fb75cb0_0 .net "wb_write_reg", 5 0, L_0x56022fb96770;  1 drivers
L_0x56022fb92950 .part v0x56022fb65ba0_0, 0, 4;
S_0x56022fb56950 .scope module, "EX_STAGE" "ex_stage" 23 184, 4 24 0, S_0x56022fa49a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "id_ex_pc";
    .port_info 1 /INPUT 32 "id_ex_reg_data1";
    .port_info 2 /INPUT 32 "id_ex_reg_data2";
    .port_info 3 /INPUT 32 "id_ex_imm";
    .port_info 4 /INPUT 4 "id_ex_opcode";
    .port_info 5 /INPUT 1 "alu_src";
    .port_info 6 /INPUT 3 "alu_op";
    .port_info 7 /INPUT 1 "id_ex_mem_write";
    .port_info 8 /OUTPUT 32 "ex_alu_result";
    .port_info 9 /OUTPUT 32 "ex_write_data";
    .port_info 10 /OUTPUT 32 "ex_branch_target";
    .port_info 11 /OUTPUT 1 "zero_flag";
    .port_info 12 /OUTPUT 1 "neg_flag";
P_0x56022fb56b30 .param/l "OP_SVPC" 0 4 44, C4<1111>;
L_0x56022fb96200 .functor BUFZ 32, L_0x56022fb955c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f5a6c89f7b0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x56022fb58480_0 .net/2u *"_ivl_0", 3 0, L_0x7f5a6c89f7b0;  1 drivers
v0x56022fb58560_0 .net *"_ivl_2", 0 0, L_0x56022fb95dd0;  1 drivers
L_0x7f5a6c89f7f8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x56022fb58620_0 .net/2u *"_ivl_4", 31 0, L_0x7f5a6c89f7f8;  1 drivers
v0x56022fb586e0_0 .net *"_ivl_6", 31 0, L_0x56022fb95f00;  1 drivers
v0x56022fb587c0_0 .net "alu_op", 2 0, v0x56022fb5dce0_0;  alias, 1 drivers
v0x56022fb588d0_0 .net "alu_operand_b", 31 0, L_0x56022fb957d0;  1 drivers
v0x56022fb589c0_0 .net "alu_result_wire", 31 0, v0x56022fb576a0_0;  1 drivers
v0x56022fb58a80_0 .net "alu_src", 0 0, v0x56022fb5ddd0_0;  alias, 1 drivers
v0x56022fb58b20_0 .net "ex_alu_result", 31 0, L_0x56022fb96030;  alias, 1 drivers
v0x56022fb58c50_0 .net "ex_branch_target", 31 0, L_0x56022fb96160;  alias, 1 drivers
v0x56022fb58d10_0 .net "ex_write_data", 31 0, L_0x56022fb96200;  alias, 1 drivers
v0x56022fb58dd0_0 .net "id_ex_imm", 31 0, v0x56022fb5df60_0;  alias, 1 drivers
o0x7f5a6c8f33e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x56022fb58e90_0 .net "id_ex_mem_write", 0 0, o0x7f5a6c8f33e8;  0 drivers
v0x56022fb58f50_0 .net "id_ex_opcode", 3 0, v0x56022fb5e270_0;  alias, 1 drivers
v0x56022fb59030_0 .net "id_ex_pc", 31 0, v0x56022fb5e330_0;  alias, 1 drivers
v0x56022fb590f0_0 .net "id_ex_reg_data1", 31 0, L_0x56022fb949d0;  alias, 1 drivers
v0x56022fb59190_0 .net "id_ex_reg_data2", 31 0, L_0x56022fb955c0;  alias, 1 drivers
v0x56022fb59230_0 .net "neg_flag", 0 0, L_0x56022fb95ca0;  alias, 1 drivers
v0x56022fb592d0_0 .net "zero_flag", 0 0, L_0x56022fb95b70;  alias, 1 drivers
E_0x56022fb56c10 .event anyedge, v0x56022fb581a0_0, v0x56022fb58e90_0;
L_0x56022fb95dd0 .cmp/eq 4, v0x56022fb5e270_0, L_0x7f5a6c89f7b0;
L_0x56022fb95f00 .arith/sum 32, v0x56022fb5e330_0, L_0x7f5a6c89f7f8;
L_0x56022fb96030 .functor MUXZ 32, v0x56022fb576a0_0, L_0x56022fb95f00, L_0x56022fb95dd0, C4<>;
S_0x56022fb56c70 .scope module, "EX_ALU" "alu" 4 53, 5 24 0, S_0x56022fb56950;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "alu_control";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "negative";
L_0x7f5a6c89f768 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56022fb56fd0_0 .net/2u *"_ivl_6", 31 0, L_0x7f5a6c89f768;  1 drivers
v0x56022fb570d0_0 .net "a", 31 0, L_0x56022fb949d0;  alias, 1 drivers
v0x56022fb571b0_0 .net "alu_control", 2 0, v0x56022fb5dce0_0;  alias, 1 drivers
v0x56022fb57270_0 .net "b", 31 0, L_0x56022fb957d0;  alias, 1 drivers
v0x56022fb57350_0 .net "cmd_add", 0 0, L_0x56022fb95900;  1 drivers
v0x56022fb57460_0 .net "cmd_neg", 0 0, L_0x56022fb95a30;  1 drivers
v0x56022fb57520_0 .net "cmd_sub", 0 0, L_0x56022fb95ad0;  1 drivers
v0x56022fb575e0_0 .net "negative", 0 0, L_0x56022fb95ca0;  alias, 1 drivers
v0x56022fb576a0_0 .var "result", 31 0;
v0x56022fb57810_0 .net "zero", 0 0, L_0x56022fb95b70;  alias, 1 drivers
E_0x56022fb56f50 .event anyedge, v0x56022fb571b0_0, v0x56022fb570d0_0, v0x56022fb57270_0;
L_0x56022fb95900 .part v0x56022fb5dce0_0, 2, 1;
L_0x56022fb95a30 .part v0x56022fb5dce0_0, 1, 1;
L_0x56022fb95ad0 .part v0x56022fb5dce0_0, 0, 1;
L_0x56022fb95b70 .cmp/eq 32, v0x56022fb576a0_0, L_0x7f5a6c89f768;
L_0x56022fb95ca0 .part v0x56022fb576a0_0, 31, 1;
S_0x56022fb579d0 .scope module, "EX_ALU_MUX" "mux" 4 46, 6 24 0, S_0x56022fb56950;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v0x56022fb57bf0_0 .net "in0", 31 0, L_0x56022fb955c0;  alias, 1 drivers
v0x56022fb57cd0_0 .net "in1", 31 0, v0x56022fb5df60_0;  alias, 1 drivers
v0x56022fb57db0_0 .net "out", 31 0, L_0x56022fb957d0;  alias, 1 drivers
v0x56022fb57e50_0 .net "sel", 0 0, v0x56022fb5ddd0_0;  alias, 1 drivers
L_0x56022fb957d0 .functor MUXZ 32, L_0x56022fb955c0, v0x56022fb5df60_0, v0x56022fb5ddd0_0, C4<>;
S_0x56022fb57f70 .scope module, "EX_PC_ADDER" "adder" 4 64, 7 23 0, S_0x56022fb56950;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v0x56022fb581a0_0 .net "a", 31 0, v0x56022fb5e330_0;  alias, 1 drivers
v0x56022fb582a0_0 .net "b", 31 0, v0x56022fb5df60_0;  alias, 1 drivers
v0x56022fb58360_0 .net "out", 31 0, L_0x56022fb96160;  alias, 1 drivers
L_0x56022fb96160 .arith/sum 32, v0x56022fb5e330_0, v0x56022fb5df60_0;
S_0x56022fb59520 .scope module, "EX_WB_REG" "exwb" 23 200, 8 23 0, S_0x56022fa49a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "ex_alu_result";
    .port_info 3 /INPUT 32 "ex_mem_data";
    .port_info 4 /INPUT 6 "ex_rd";
    .port_info 5 /INPUT 6 "ex_rt";
    .port_info 6 /INPUT 4 "ex_opcode";
    .port_info 7 /INPUT 1 "ex_zero_flag";
    .port_info 8 /INPUT 1 "ex_neg_flag";
    .port_info 9 /INPUT 1 "ex_reg_write";
    .port_info 10 /INPUT 1 "ex_mem_to_reg";
    .port_info 11 /OUTPUT 32 "wb_alu_result";
    .port_info 12 /OUTPUT 32 "wb_mem_data";
    .port_info 13 /OUTPUT 6 "wb_rd";
    .port_info 14 /OUTPUT 6 "wb_rt";
    .port_info 15 /OUTPUT 4 "wb_opcode";
    .port_info 16 /OUTPUT 1 "wb_zero_flag";
    .port_info 17 /OUTPUT 1 "wb_neg_flag";
    .port_info 18 /OUTPUT 1 "wb_reg_write";
    .port_info 19 /OUTPUT 1 "wb_mem_to_reg";
v0x56022fb59930_0 .net "clk", 0 0, o0x7f5a6c8f36b8;  alias, 0 drivers
v0x56022fb59a10_0 .net "ex_alu_result", 31 0, L_0x56022fb96030;  alias, 1 drivers
v0x56022fb59ad0_0 .net "ex_mem_data", 31 0, L_0x56022fb96200;  alias, 1 drivers
v0x56022fb59b70_0 .net "ex_mem_to_reg", 0 0, v0x56022fb5e130_0;  alias, 1 drivers
v0x56022fb59c10_0 .net "ex_neg_flag", 0 0, L_0x56022fb95ca0;  alias, 1 drivers
v0x56022fb59d50_0 .net "ex_opcode", 3 0, v0x56022fb5e270_0;  alias, 1 drivers
v0x56022fb59df0_0 .net "ex_rd", 5 0, v0x56022fb5e440_0;  alias, 1 drivers
v0x56022fb59eb0_0 .net "ex_reg_write", 0 0, v0x56022fb5e640_0;  alias, 1 drivers
v0x56022fb59f70_0 .net "ex_rt", 5 0, v0x56022fb5e780_0;  alias, 1 drivers
v0x56022fb5a050_0 .net "ex_zero_flag", 0 0, L_0x56022fb95b70;  alias, 1 drivers
v0x56022fb5a0f0_0 .net "rst", 0 0, o0x7f5a6c8f37a8;  alias, 0 drivers
v0x56022fb5a1b0_0 .var "wb_alu_result", 31 0;
v0x56022fb5a290_0 .var "wb_mem_data", 31 0;
v0x56022fb5a370_0 .var "wb_mem_to_reg", 0 0;
v0x56022fb5a430_0 .var "wb_neg_flag", 0 0;
v0x56022fb5a4f0_0 .var "wb_opcode", 3 0;
v0x56022fb5a5d0_0 .var "wb_rd", 5 0;
v0x56022fb5a7c0_0 .var "wb_reg_write", 0 0;
v0x56022fb5a880_0 .var "wb_rt", 5 0;
v0x56022fb5a960_0 .var "wb_zero_flag", 0 0;
E_0x56022fb56e70 .event posedge, v0x56022fb59930_0;
S_0x56022fb5ad50 .scope module, "FORWARD_UNIT" "forwarding" 23 168, 9 27 0, S_0x56022fa49a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "id_ex_rs";
    .port_info 1 /INPUT 6 "id_ex_rt";
    .port_info 2 /INPUT 6 "ex_wb_rd";
    .port_info 3 /INPUT 1 "ex_wb_reg_write";
    .port_info 4 /INPUT 6 "mem_rd";
    .port_info 5 /INPUT 1 "mem_reg_write";
    .port_info 6 /INPUT 32 "id_ex_reg_data1";
    .port_info 7 /INPUT 32 "id_ex_reg_data2";
    .port_info 8 /INPUT 32 "ex_wb_alu_result";
    .port_info 9 /INPUT 32 "mem_alu_result";
    .port_info 10 /OUTPUT 32 "alu_input1";
    .port_info 11 /OUTPUT 32 "alu_input2";
L_0x56022fb93e70 .functor AND 1, L_0x56022fb93d40, v0x56022fb5a7c0_0, C4<1>, C4<1>;
L_0x56022fb941c0 .functor AND 1, L_0x56022fb93e70, L_0x56022fb940a0, C4<1>, C4<1>;
L_0x56022fb94430 .functor AND 1, L_0x56022fb942d0, L_0x56022fb96510, C4<1>, C4<1>;
L_0x56022fb94740 .functor AND 1, L_0x56022fb94430, L_0x56022fb945d0, C4<1>, C4<1>;
L_0x56022fb94c80 .functor AND 1, L_0x56022fb94b50, v0x56022fb5a7c0_0, C4<1>, C4<1>;
L_0x56022fb94ed0 .functor AND 1, L_0x56022fb94c80, L_0x56022fb94d90, C4<1>, C4<1>;
L_0x56022fb950f0 .functor AND 1, L_0x56022fb94fe0, L_0x56022fb96510, C4<1>, C4<1>;
L_0x56022fb95080 .functor AND 1, L_0x56022fb950f0, L_0x56022fb952a0, C4<1>, C4<1>;
v0x56022fb5b060_0 .net *"_ivl_0", 0 0, L_0x56022fb93d40;  1 drivers
v0x56022fb5b120_0 .net *"_ivl_10", 0 0, L_0x56022fb940a0;  1 drivers
v0x56022fb5b1e0_0 .net *"_ivl_13", 0 0, L_0x56022fb941c0;  1 drivers
v0x56022fb5b280_0 .net *"_ivl_14", 0 0, L_0x56022fb942d0;  1 drivers
v0x56022fb5b340_0 .net *"_ivl_17", 0 0, L_0x56022fb94430;  1 drivers
v0x56022fb5b450_0 .net *"_ivl_18", 31 0, L_0x56022fb94530;  1 drivers
L_0x7f5a6c89f5b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56022fb5b530_0 .net *"_ivl_21", 25 0, L_0x7f5a6c89f5b8;  1 drivers
L_0x7f5a6c89f600 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56022fb5b610_0 .net/2u *"_ivl_22", 31 0, L_0x7f5a6c89f600;  1 drivers
v0x56022fb5b6f0_0 .net *"_ivl_24", 0 0, L_0x56022fb945d0;  1 drivers
v0x56022fb5b7b0_0 .net *"_ivl_27", 0 0, L_0x56022fb94740;  1 drivers
v0x56022fb5b870_0 .net *"_ivl_28", 31 0, L_0x56022fb94850;  1 drivers
v0x56022fb5b950_0 .net *"_ivl_3", 0 0, L_0x56022fb93e70;  1 drivers
v0x56022fb5ba10_0 .net *"_ivl_32", 0 0, L_0x56022fb94b50;  1 drivers
v0x56022fb5bad0_0 .net *"_ivl_35", 0 0, L_0x56022fb94c80;  1 drivers
v0x56022fb5bb90_0 .net *"_ivl_36", 31 0, L_0x56022fb94cf0;  1 drivers
L_0x7f5a6c89f648 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56022fb5bc70_0 .net *"_ivl_39", 25 0, L_0x7f5a6c89f648;  1 drivers
v0x56022fb5bd50_0 .net *"_ivl_4", 31 0, L_0x56022fb93f70;  1 drivers
L_0x7f5a6c89f690 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56022fb5bf40_0 .net/2u *"_ivl_40", 31 0, L_0x7f5a6c89f690;  1 drivers
v0x56022fb5c020_0 .net *"_ivl_42", 0 0, L_0x56022fb94d90;  1 drivers
v0x56022fb5c0e0_0 .net *"_ivl_45", 0 0, L_0x56022fb94ed0;  1 drivers
v0x56022fb5c1a0_0 .net *"_ivl_46", 0 0, L_0x56022fb94fe0;  1 drivers
v0x56022fb5c260_0 .net *"_ivl_49", 0 0, L_0x56022fb950f0;  1 drivers
v0x56022fb5c320_0 .net *"_ivl_50", 31 0, L_0x56022fb951b0;  1 drivers
L_0x7f5a6c89f6d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56022fb5c400_0 .net *"_ivl_53", 25 0, L_0x7f5a6c89f6d8;  1 drivers
L_0x7f5a6c89f720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56022fb5c4e0_0 .net/2u *"_ivl_54", 31 0, L_0x7f5a6c89f720;  1 drivers
v0x56022fb5c5c0_0 .net *"_ivl_56", 0 0, L_0x56022fb952a0;  1 drivers
v0x56022fb5c680_0 .net *"_ivl_59", 0 0, L_0x56022fb95080;  1 drivers
v0x56022fb5c740_0 .net *"_ivl_60", 31 0, L_0x56022fb954d0;  1 drivers
L_0x7f5a6c89f528 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56022fb5c820_0 .net *"_ivl_7", 25 0, L_0x7f5a6c89f528;  1 drivers
L_0x7f5a6c89f570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56022fb5c900_0 .net/2u *"_ivl_8", 31 0, L_0x7f5a6c89f570;  1 drivers
v0x56022fb5c9e0_0 .net "alu_input1", 31 0, L_0x56022fb949d0;  alias, 1 drivers
v0x56022fb5caa0_0 .net "alu_input2", 31 0, L_0x56022fb955c0;  alias, 1 drivers
v0x56022fb5cbb0_0 .net "ex_wb_alu_result", 31 0, v0x56022fb5a1b0_0;  alias, 1 drivers
v0x56022fb5ce80_0 .net "ex_wb_rd", 5 0, v0x56022fb5a5d0_0;  alias, 1 drivers
v0x56022fb5cf20_0 .net "ex_wb_reg_write", 0 0, v0x56022fb5a7c0_0;  alias, 1 drivers
v0x56022fb5cfc0_0 .net "id_ex_reg_data1", 31 0, v0x56022fb5e500_0;  alias, 1 drivers
v0x56022fb5d060_0 .net "id_ex_reg_data2", 31 0, v0x56022fb5e5a0_0;  alias, 1 drivers
v0x56022fb5d140_0 .net "id_ex_rs", 5 0, v0x56022fb5e6e0_0;  alias, 1 drivers
v0x56022fb5d220_0 .net "id_ex_rt", 5 0, v0x56022fb5e780_0;  alias, 1 drivers
v0x56022fb5d2e0_0 .net "mem_alu_result", 31 0, L_0x56022fb96270;  alias, 1 drivers
v0x56022fb5d3a0_0 .net "mem_rd", 5 0, L_0x56022fb962e0;  alias, 1 drivers
v0x56022fb5d480_0 .net "mem_reg_write", 0 0, L_0x56022fb96510;  alias, 1 drivers
L_0x56022fb93d40 .cmp/eq 6, v0x56022fb5e6e0_0, v0x56022fb5a5d0_0;
L_0x56022fb93f70 .concat [ 6 26 0 0], v0x56022fb5e6e0_0, L_0x7f5a6c89f528;
L_0x56022fb940a0 .cmp/ne 32, L_0x56022fb93f70, L_0x7f5a6c89f570;
L_0x56022fb942d0 .cmp/eq 6, v0x56022fb5e6e0_0, L_0x56022fb962e0;
L_0x56022fb94530 .concat [ 6 26 0 0], v0x56022fb5e6e0_0, L_0x7f5a6c89f5b8;
L_0x56022fb945d0 .cmp/ne 32, L_0x56022fb94530, L_0x7f5a6c89f600;
L_0x56022fb94850 .functor MUXZ 32, v0x56022fb5e500_0, L_0x56022fb96270, L_0x56022fb94740, C4<>;
L_0x56022fb949d0 .functor MUXZ 32, L_0x56022fb94850, v0x56022fb5a1b0_0, L_0x56022fb941c0, C4<>;
L_0x56022fb94b50 .cmp/eq 6, v0x56022fb5e780_0, v0x56022fb5a5d0_0;
L_0x56022fb94cf0 .concat [ 6 26 0 0], v0x56022fb5e780_0, L_0x7f5a6c89f648;
L_0x56022fb94d90 .cmp/ne 32, L_0x56022fb94cf0, L_0x7f5a6c89f690;
L_0x56022fb94fe0 .cmp/eq 6, v0x56022fb5e780_0, L_0x56022fb962e0;
L_0x56022fb951b0 .concat [ 6 26 0 0], v0x56022fb5e780_0, L_0x7f5a6c89f6d8;
L_0x56022fb952a0 .cmp/ne 32, L_0x56022fb951b0, L_0x7f5a6c89f720;
L_0x56022fb954d0 .functor MUXZ 32, v0x56022fb5e5a0_0, L_0x56022fb96270, L_0x56022fb95080, C4<>;
L_0x56022fb955c0 .functor MUXZ 32, L_0x56022fb954d0, v0x56022fb5a1b0_0, L_0x56022fb94ed0, C4<>;
S_0x56022fb5d730 .scope module, "ID_EX_REG" "idex" 23 132, 10 23 0, S_0x56022fa49a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "id_pc";
    .port_info 3 /INPUT 32 "id_reg_data1";
    .port_info 4 /INPUT 32 "id_reg_data2";
    .port_info 5 /INPUT 32 "id_imm";
    .port_info 6 /INPUT 6 "id_rd";
    .port_info 7 /INPUT 6 "id_rs";
    .port_info 8 /INPUT 6 "id_rt";
    .port_info 9 /INPUT 4 "id_opcode";
    .port_info 10 /INPUT 1 "id_reg_write";
    .port_info 11 /INPUT 1 "id_mem_to_reg";
    .port_info 12 /INPUT 1 "id_mem_write";
    .port_info 13 /INPUT 1 "id_alu_src";
    .port_info 14 /INPUT 3 "id_alu_op";
    .port_info 15 /INPUT 1 "id_branch";
    .port_info 16 /INPUT 1 "id_jump";
    .port_info 17 /OUTPUT 32 "ex_pc";
    .port_info 18 /OUTPUT 32 "ex_reg_data1";
    .port_info 19 /OUTPUT 32 "ex_reg_data2";
    .port_info 20 /OUTPUT 32 "ex_imm";
    .port_info 21 /OUTPUT 6 "ex_rd";
    .port_info 22 /OUTPUT 6 "ex_rs";
    .port_info 23 /OUTPUT 6 "ex_rt";
    .port_info 24 /OUTPUT 4 "ex_opcode";
    .port_info 25 /OUTPUT 1 "ex_reg_write";
    .port_info 26 /OUTPUT 1 "ex_mem_to_reg";
    .port_info 27 /OUTPUT 1 "ex_mem_write";
    .port_info 28 /OUTPUT 1 "ex_alu_src";
    .port_info 29 /OUTPUT 3 "ex_alu_op";
    .port_info 30 /OUTPUT 1 "ex_branch";
    .port_info 31 /OUTPUT 1 "ex_jump";
v0x56022fb5dc20_0 .net "clk", 0 0, o0x7f5a6c8f36b8;  alias, 0 drivers
v0x56022fb5dce0_0 .var "ex_alu_op", 2 0;
v0x56022fb5ddd0_0 .var "ex_alu_src", 0 0;
v0x56022fb5dec0_0 .var "ex_branch", 0 0;
v0x56022fb5df60_0 .var "ex_imm", 31 0;
v0x56022fb5e070_0 .var "ex_jump", 0 0;
v0x56022fb5e130_0 .var "ex_mem_to_reg", 0 0;
v0x56022fb5e1d0_0 .var "ex_mem_write", 0 0;
v0x56022fb5e270_0 .var "ex_opcode", 3 0;
v0x56022fb5e330_0 .var "ex_pc", 31 0;
v0x56022fb5e440_0 .var "ex_rd", 5 0;
v0x56022fb5e500_0 .var "ex_reg_data1", 31 0;
v0x56022fb5e5a0_0 .var "ex_reg_data2", 31 0;
v0x56022fb5e640_0 .var "ex_reg_write", 0 0;
v0x56022fb5e6e0_0 .var "ex_rs", 5 0;
v0x56022fb5e780_0 .var "ex_rt", 5 0;
v0x56022fb5e870_0 .net "id_alu_op", 2 0, v0x56022fb60b60_0;  alias, 1 drivers
v0x56022fb5ea40_0 .net "id_alu_src", 0 0, v0x56022fb60c40_0;  alias, 1 drivers
v0x56022fb5eb00_0 .net "id_branch", 0 0, v0x56022fb60ce0_0;  alias, 1 drivers
v0x56022fb5ebc0_0 .net "id_imm", 31 0, v0x56022fb61480_0;  alias, 1 drivers
v0x56022fb5eca0_0 .net "id_jump", 0 0, v0x56022fb60d80_0;  alias, 1 drivers
v0x56022fb5ed60_0 .net "id_mem_to_reg", 0 0, v0x56022fb60e50_0;  alias, 1 drivers
v0x56022fb5ee20_0 .net "id_mem_write", 0 0, v0x56022fb60f40_0;  alias, 1 drivers
v0x56022fb5eee0_0 .net "id_opcode", 3 0, L_0x56022fb93030;  alias, 1 drivers
v0x56022fb5efc0_0 .net "id_pc", 31 0, L_0x56022fb92e40;  alias, 1 drivers
v0x56022fb5f0a0_0 .net "id_rd", 5 0, L_0x56022fb92f90;  alias, 1 drivers
v0x56022fb5f180_0 .net "id_reg_data1", 31 0, L_0x56022fb935b0;  alias, 1 drivers
v0x56022fb5f260_0 .net "id_reg_data2", 31 0, L_0x56022fb93a90;  alias, 1 drivers
v0x56022fb5f340_0 .net "id_reg_write", 0 0, v0x56022fb610b0_0;  alias, 1 drivers
v0x56022fb5f400_0 .net "id_rs", 5 0, L_0x56022fb92eb0;  alias, 1 drivers
v0x56022fb5f4e0_0 .net "id_rt", 5 0, L_0x56022fb92f20;  alias, 1 drivers
v0x56022fb5f5c0_0 .net "rst", 0 0, o0x7f5a6c8f37a8;  alias, 0 drivers
S_0x56022fb5fb50 .scope module, "ID_STAGE" "id_stage" 23 106, 11 23 0, S_0x56022fa49a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "if_id_instr";
    .port_info 3 /INPUT 32 "if_id_pc";
    .port_info 4 /INPUT 1 "wb_reg_write";
    .port_info 5 /INPUT 6 "wb_write_reg";
    .port_info 6 /INPUT 32 "wb_write_data";
    .port_info 7 /OUTPUT 32 "id_pc";
    .port_info 8 /OUTPUT 32 "id_reg_data1";
    .port_info 9 /OUTPUT 32 "id_reg_data2";
    .port_info 10 /OUTPUT 32 "id_imm";
    .port_info 11 /OUTPUT 6 "id_rd";
    .port_info 12 /OUTPUT 6 "id_rs";
    .port_info 13 /OUTPUT 6 "id_rt";
    .port_info 14 /OUTPUT 4 "id_opcode";
    .port_info 15 /OUTPUT 1 "id_reg_write";
    .port_info 16 /OUTPUT 1 "id_mem_to_reg";
    .port_info 17 /OUTPUT 1 "id_mem_write";
    .port_info 18 /OUTPUT 1 "id_alu_src";
    .port_info 19 /OUTPUT 3 "id_alu_op";
    .port_info 20 /OUTPUT 1 "id_branch";
    .port_info 21 /OUTPUT 1 "id_jump";
L_0x56022fb92e40 .functor BUFZ 32, v0x56022fb65d90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56022fb92eb0 .functor BUFZ 6, L_0x56022fb92b20, C4<000000>, C4<000000>, C4<000000>;
L_0x56022fb92f20 .functor BUFZ 6, L_0x56022fb92bc0, C4<000000>, C4<000000>, C4<000000>;
L_0x56022fb92f90 .functor BUFZ 6, L_0x56022fb92c60, C4<000000>, C4<000000>, C4<000000>;
L_0x56022fb93030 .functor BUFZ 4, L_0x56022fb92a80, C4<0000>, C4<0000>, C4<0000>;
v0x56022fb63cf0_0 .net "clk", 0 0, o0x7f5a6c8f36b8;  alias, 0 drivers
v0x56022fb63db0_0 .net "id_alu_op", 2 0, v0x56022fb60b60_0;  alias, 1 drivers
v0x56022fb63ec0_0 .net "id_alu_src", 0 0, v0x56022fb60c40_0;  alias, 1 drivers
v0x56022fb63fb0_0 .net "id_branch", 0 0, v0x56022fb60ce0_0;  alias, 1 drivers
v0x56022fb640a0_0 .net "id_imm", 31 0, v0x56022fb61480_0;  alias, 1 drivers
v0x56022fb641e0_0 .net "id_jump", 0 0, v0x56022fb60d80_0;  alias, 1 drivers
v0x56022fb642d0_0 .net "id_mem_to_reg", 0 0, v0x56022fb60e50_0;  alias, 1 drivers
v0x56022fb643c0_0 .net "id_mem_write", 0 0, v0x56022fb60f40_0;  alias, 1 drivers
v0x56022fb644b0_0 .net "id_opcode", 3 0, L_0x56022fb93030;  alias, 1 drivers
v0x56022fb64570_0 .net "id_pc", 31 0, L_0x56022fb92e40;  alias, 1 drivers
v0x56022fb64610_0 .net "id_rd", 5 0, L_0x56022fb92f90;  alias, 1 drivers
v0x56022fb646b0_0 .net "id_reg_data1", 31 0, L_0x56022fb935b0;  alias, 1 drivers
v0x56022fb64750_0 .net "id_reg_data2", 31 0, L_0x56022fb93a90;  alias, 1 drivers
v0x56022fb64860_0 .net "id_reg_write", 0 0, v0x56022fb610b0_0;  alias, 1 drivers
v0x56022fb64950_0 .net "id_rs", 5 0, L_0x56022fb92eb0;  alias, 1 drivers
v0x56022fb64a10_0 .net "id_rt", 5 0, L_0x56022fb92f20;  alias, 1 drivers
v0x56022fb64ab0_0 .net "if_id_instr", 31 0, v0x56022fb65ba0_0;  alias, 1 drivers
v0x56022fb64c60_0 .net "if_id_pc", 31 0, v0x56022fb65d90_0;  alias, 1 drivers
v0x56022fb64d20_0 .net "opcode", 3 0, L_0x56022fb92a80;  1 drivers
v0x56022fb64de0_0 .net "rd", 5 0, L_0x56022fb92c60;  1 drivers
v0x56022fb64ea0_0 .net "rs", 5 0, L_0x56022fb92b20;  1 drivers
v0x56022fb64f60_0 .net "rst", 0 0, o0x7f5a6c8f37a8;  alias, 0 drivers
v0x56022fb65000_0 .net "rt", 5 0, L_0x56022fb92bc0;  1 drivers
v0x56022fb650a0_0 .net "wb_reg_write", 0 0, L_0x56022fb96ab0;  alias, 1 drivers
v0x56022fb65140_0 .net "wb_write_data", 31 0, L_0x56022fb968f0;  alias, 1 drivers
v0x56022fb651e0_0 .net "wb_write_reg", 5 0, L_0x56022fb96770;  alias, 1 drivers
E_0x56022fb5ffa0 .event anyedge, v0x56022fb61010_0, v0x56022fb61590_0, v0x56022fb64de0_0;
L_0x56022fb92a80 .part v0x56022fb65ba0_0, 0, 4;
L_0x56022fb92b20 .part v0x56022fb65ba0_0, 10, 6;
L_0x56022fb92bc0 .part v0x56022fb65ba0_0, 4, 6;
L_0x56022fb92c60 .part v0x56022fb65ba0_0, 16, 6;
S_0x56022fb60020 .scope module, "ID_CONTROL" "controlunit" 11 84, 12 25 0, S_0x56022fb5fb50;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /OUTPUT 1 "reg_write";
    .port_info 2 /OUTPUT 1 "mem_to_reg";
    .port_info 3 /OUTPUT 1 "mem_write";
    .port_info 4 /OUTPUT 1 "alu_src";
    .port_info 5 /OUTPUT 3 "alu_op";
    .port_info 6 /OUTPUT 1 "branch";
    .port_info 7 /OUTPUT 1 "jump";
P_0x56022fb60220 .param/l "OP_ADD" 0 12 40, C4<0100>;
P_0x56022fb60260 .param/l "OP_BRN" 0 12 46, C4<1010>;
P_0x56022fb602a0 .param/l "OP_BRZ" 0 12 45, C4<1001>;
P_0x56022fb602e0 .param/l "OP_INC" 0 12 41, C4<0101>;
P_0x56022fb60320 .param/l "OP_J" 0 12 44, C4<1000>;
P_0x56022fb60360 .param/l "OP_LD" 0 12 38, C4<1110>;
P_0x56022fb603a0 .param/l "OP_NEG" 0 12 42, C4<0110>;
P_0x56022fb603e0 .param/l "OP_NOP" 0 12 36, C4<0000>;
P_0x56022fb60420 .param/l "OP_ST" 0 12 39, C4<0011>;
P_0x56022fb60460 .param/l "OP_SUB" 0 12 43, C4<0111>;
P_0x56022fb604a0 .param/l "OP_SVPC" 0 12 37, C4<1111>;
v0x56022fb60b60_0 .var "alu_op", 2 0;
v0x56022fb60c40_0 .var "alu_src", 0 0;
v0x56022fb60ce0_0 .var "branch", 0 0;
v0x56022fb60d80_0 .var "jump", 0 0;
v0x56022fb60e50_0 .var "mem_to_reg", 0 0;
v0x56022fb60f40_0 .var "mem_write", 0 0;
v0x56022fb61010_0 .net "opcode", 3 0, L_0x56022fb92a80;  alias, 1 drivers
v0x56022fb610b0_0 .var "reg_write", 0 0;
E_0x56022fb60b00 .event anyedge, v0x56022fb61010_0;
S_0x56022fb61210 .scope module, "ID_IMM_GEN" "immgen" 11 112, 13 24 0, S_0x56022fb5fb50;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 32 "imm_out";
v0x56022fb61480_0 .var "imm_out", 31 0;
v0x56022fb61590_0 .net "instruction", 31 0, v0x56022fb65ba0_0;  alias, 1 drivers
E_0x56022fb61400 .event anyedge, v0x56022fb61590_0;
S_0x56022fb616b0 .scope module, "ID_REG_FILE" "regfile" 11 96, 14 23 0, S_0x56022fb5fb50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "reg_write_en";
    .port_info 3 /INPUT 6 "read_reg1";
    .port_info 4 /INPUT 6 "read_reg2";
    .port_info 5 /INPUT 6 "write_reg";
    .port_info 6 /INPUT 32 "write_data";
    .port_info 7 /OUTPUT 32 "read_data1";
    .port_info 8 /OUTPUT 32 "read_data2";
    .port_info 9 /OUTPUT 32 "debug_r1";
    .port_info 10 /OUTPUT 32 "debug_r2";
L_0x56022fb93260 .functor AND 1, L_0x56022fb96ab0, L_0x56022fb930a0, C4<1>, C4<1>;
L_0x56022fb93890 .functor AND 1, L_0x56022fb96ab0, L_0x56022fb93760, C4<1>, C4<1>;
v0x56022fb62db0_1 .array/port v0x56022fb62db0, 1;
L_0x56022fb93c60 .functor BUFZ 32, v0x56022fb62db0_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56022fb62db0_2 .array/port v0x56022fb62db0, 2;
L_0x56022fb93cd0 .functor BUFZ 32, v0x56022fb62db0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56022fb61ce0_0 .net *"_ivl_0", 0 0, L_0x56022fb930a0;  1 drivers
v0x56022fb61dc0_0 .net *"_ivl_12", 0 0, L_0x56022fb93760;  1 drivers
v0x56022fb61e80_0 .net *"_ivl_15", 0 0, L_0x56022fb93890;  1 drivers
v0x56022fb61f50_0 .net *"_ivl_16", 31 0, L_0x56022fb93900;  1 drivers
v0x56022fb62030_0 .net *"_ivl_18", 7 0, L_0x56022fb939a0;  1 drivers
L_0x7f5a6c89f4e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56022fb62160_0 .net *"_ivl_21", 1 0, L_0x7f5a6c89f4e0;  1 drivers
v0x56022fb62240_0 .net *"_ivl_3", 0 0, L_0x56022fb93260;  1 drivers
v0x56022fb62300_0 .net *"_ivl_4", 31 0, L_0x56022fb93360;  1 drivers
v0x56022fb623e0_0 .net *"_ivl_6", 7 0, L_0x56022fb93400;  1 drivers
L_0x7f5a6c89f498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56022fb624c0_0 .net *"_ivl_9", 1 0, L_0x7f5a6c89f498;  1 drivers
v0x56022fb625a0_0 .net "clk", 0 0, o0x7f5a6c8f36b8;  alias, 0 drivers
v0x56022fb62640_0 .net "debug_r1", 31 0, L_0x56022fb93c60;  1 drivers
v0x56022fb62720_0 .net "debug_r2", 31 0, L_0x56022fb93cd0;  1 drivers
v0x56022fb62800_0 .var/i "i", 31 0;
v0x56022fb628e0_0 .net "read_data1", 31 0, L_0x56022fb935b0;  alias, 1 drivers
v0x56022fb629a0_0 .net "read_data2", 31 0, L_0x56022fb93a90;  alias, 1 drivers
v0x56022fb62a40_0 .net "read_reg1", 5 0, L_0x56022fb92b20;  alias, 1 drivers
v0x56022fb62c10_0 .net "read_reg2", 5 0, L_0x56022fb92bc0;  alias, 1 drivers
v0x56022fb62cf0_0 .net "reg_write_en", 0 0, L_0x56022fb96ab0;  alias, 1 drivers
v0x56022fb62db0 .array "registers", 63 0, 31 0;
v0x56022fb63880_0 .net "rst", 0 0, o0x7f5a6c8f37a8;  alias, 0 drivers
v0x56022fb63970_0 .net "write_data", 31 0, L_0x56022fb968f0;  alias, 1 drivers
v0x56022fb63a50_0 .net "write_reg", 5 0, L_0x56022fb96770;  alias, 1 drivers
E_0x56022fb618c0 .event posedge, v0x56022fb5a0f0_0, v0x56022fb59930_0;
L_0x56022fb930a0 .cmp/eq 6, L_0x56022fb96770, L_0x56022fb92b20;
L_0x56022fb93360 .array/port v0x56022fb62db0, L_0x56022fb93400;
L_0x56022fb93400 .concat [ 6 2 0 0], L_0x56022fb92b20, L_0x7f5a6c89f498;
L_0x56022fb935b0 .functor MUXZ 32, L_0x56022fb93360, L_0x56022fb968f0, L_0x56022fb93260, C4<>;
L_0x56022fb93760 .cmp/eq 6, L_0x56022fb96770, L_0x56022fb92bc0;
L_0x56022fb93900 .array/port v0x56022fb62db0, L_0x56022fb939a0;
L_0x56022fb939a0 .concat [ 6 2 0 0], L_0x56022fb92bc0, L_0x7f5a6c89f4e0;
L_0x56022fb93a90 .functor MUXZ 32, L_0x56022fb93900, L_0x56022fb968f0, L_0x56022fb93890, C4<>;
S_0x56022fb61900 .scope task, "initialize_register" "initialize_register" 14 65, 14 65 0, S_0x56022fb616b0;
 .timescale -9 -12;
v0x56022fb61b00_0 .var "reg_index", 5 0;
v0x56022fb61c00_0 .var "reg_value", 31 0;
TD_cpu_simple.ID_STAGE.ID_REG_FILE.initialize_register ;
    %load/vec4 v0x56022fb61c00_0;
    %load/vec4 v0x56022fb61b00_0;
    %pad/u 8;
    %ix/vec4 4;
    %store/vec4a v0x56022fb62db0, 4, 0;
    %end;
S_0x56022fb655f0 .scope module, "IF_ID_REG" "ifid" 23 96, 15 23 0, S_0x56022fa49a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "flush";
    .port_info 2 /INPUT 32 "instr_in";
    .port_info 3 /INPUT 32 "pc_in";
    .port_info 4 /OUTPUT 32 "instr_out";
    .port_info 5 /OUTPUT 32 "pc_out";
v0x56022fb65930_0 .net "clk", 0 0, o0x7f5a6c8f36b8;  alias, 0 drivers
v0x56022fb659f0_0 .net "flush", 0 0, L_0x56022fb92850;  alias, 1 drivers
v0x56022fb65ab0_0 .net "instr_in", 31 0, v0x56022fb66be0_0;  alias, 1 drivers
v0x56022fb65ba0_0 .var "instr_out", 31 0;
v0x56022fb65c60_0 .net "pc_in", 31 0, v0x56022fb6b0b0_0;  alias, 1 drivers
v0x56022fb65d90_0 .var "pc_out", 31 0;
E_0x56022fb658b0 .event negedge, v0x56022fb59930_0;
S_0x56022fb65f30 .scope module, "IF_IMEM_INST" "im_simple" 23 91, 24 7 0, S_0x56022fa49a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
P_0x56022fb66110 .param/l "MEM_SIZE" 0 24 11, +C4<00000000000000000000000100000000>;
v0x56022fb66ad0_0 .net "address", 31 0, v0x56022fb6b0b0_0;  alias, 1 drivers
v0x56022fb66be0_0 .var "instruction", 31 0;
v0x56022fb66cb0 .array "mem", 255 0, 31 0;
v0x56022fb66cb0_0 .array/port v0x56022fb66cb0, 0;
v0x56022fb66cb0_1 .array/port v0x56022fb66cb0, 1;
v0x56022fb66cb0_2 .array/port v0x56022fb66cb0, 2;
E_0x56022fb66260/0 .event anyedge, v0x56022fb65c60_0, v0x56022fb66cb0_0, v0x56022fb66cb0_1, v0x56022fb66cb0_2;
v0x56022fb66cb0_3 .array/port v0x56022fb66cb0, 3;
v0x56022fb66cb0_4 .array/port v0x56022fb66cb0, 4;
v0x56022fb66cb0_5 .array/port v0x56022fb66cb0, 5;
v0x56022fb66cb0_6 .array/port v0x56022fb66cb0, 6;
E_0x56022fb66260/1 .event anyedge, v0x56022fb66cb0_3, v0x56022fb66cb0_4, v0x56022fb66cb0_5, v0x56022fb66cb0_6;
v0x56022fb66cb0_7 .array/port v0x56022fb66cb0, 7;
v0x56022fb66cb0_8 .array/port v0x56022fb66cb0, 8;
v0x56022fb66cb0_9 .array/port v0x56022fb66cb0, 9;
v0x56022fb66cb0_10 .array/port v0x56022fb66cb0, 10;
E_0x56022fb66260/2 .event anyedge, v0x56022fb66cb0_7, v0x56022fb66cb0_8, v0x56022fb66cb0_9, v0x56022fb66cb0_10;
v0x56022fb66cb0_11 .array/port v0x56022fb66cb0, 11;
v0x56022fb66cb0_12 .array/port v0x56022fb66cb0, 12;
v0x56022fb66cb0_13 .array/port v0x56022fb66cb0, 13;
v0x56022fb66cb0_14 .array/port v0x56022fb66cb0, 14;
E_0x56022fb66260/3 .event anyedge, v0x56022fb66cb0_11, v0x56022fb66cb0_12, v0x56022fb66cb0_13, v0x56022fb66cb0_14;
v0x56022fb66cb0_15 .array/port v0x56022fb66cb0, 15;
v0x56022fb66cb0_16 .array/port v0x56022fb66cb0, 16;
v0x56022fb66cb0_17 .array/port v0x56022fb66cb0, 17;
v0x56022fb66cb0_18 .array/port v0x56022fb66cb0, 18;
E_0x56022fb66260/4 .event anyedge, v0x56022fb66cb0_15, v0x56022fb66cb0_16, v0x56022fb66cb0_17, v0x56022fb66cb0_18;
v0x56022fb66cb0_19 .array/port v0x56022fb66cb0, 19;
v0x56022fb66cb0_20 .array/port v0x56022fb66cb0, 20;
v0x56022fb66cb0_21 .array/port v0x56022fb66cb0, 21;
v0x56022fb66cb0_22 .array/port v0x56022fb66cb0, 22;
E_0x56022fb66260/5 .event anyedge, v0x56022fb66cb0_19, v0x56022fb66cb0_20, v0x56022fb66cb0_21, v0x56022fb66cb0_22;
v0x56022fb66cb0_23 .array/port v0x56022fb66cb0, 23;
v0x56022fb66cb0_24 .array/port v0x56022fb66cb0, 24;
v0x56022fb66cb0_25 .array/port v0x56022fb66cb0, 25;
v0x56022fb66cb0_26 .array/port v0x56022fb66cb0, 26;
E_0x56022fb66260/6 .event anyedge, v0x56022fb66cb0_23, v0x56022fb66cb0_24, v0x56022fb66cb0_25, v0x56022fb66cb0_26;
v0x56022fb66cb0_27 .array/port v0x56022fb66cb0, 27;
v0x56022fb66cb0_28 .array/port v0x56022fb66cb0, 28;
v0x56022fb66cb0_29 .array/port v0x56022fb66cb0, 29;
v0x56022fb66cb0_30 .array/port v0x56022fb66cb0, 30;
E_0x56022fb66260/7 .event anyedge, v0x56022fb66cb0_27, v0x56022fb66cb0_28, v0x56022fb66cb0_29, v0x56022fb66cb0_30;
v0x56022fb66cb0_31 .array/port v0x56022fb66cb0, 31;
v0x56022fb66cb0_32 .array/port v0x56022fb66cb0, 32;
v0x56022fb66cb0_33 .array/port v0x56022fb66cb0, 33;
v0x56022fb66cb0_34 .array/port v0x56022fb66cb0, 34;
E_0x56022fb66260/8 .event anyedge, v0x56022fb66cb0_31, v0x56022fb66cb0_32, v0x56022fb66cb0_33, v0x56022fb66cb0_34;
v0x56022fb66cb0_35 .array/port v0x56022fb66cb0, 35;
v0x56022fb66cb0_36 .array/port v0x56022fb66cb0, 36;
v0x56022fb66cb0_37 .array/port v0x56022fb66cb0, 37;
v0x56022fb66cb0_38 .array/port v0x56022fb66cb0, 38;
E_0x56022fb66260/9 .event anyedge, v0x56022fb66cb0_35, v0x56022fb66cb0_36, v0x56022fb66cb0_37, v0x56022fb66cb0_38;
v0x56022fb66cb0_39 .array/port v0x56022fb66cb0, 39;
v0x56022fb66cb0_40 .array/port v0x56022fb66cb0, 40;
v0x56022fb66cb0_41 .array/port v0x56022fb66cb0, 41;
v0x56022fb66cb0_42 .array/port v0x56022fb66cb0, 42;
E_0x56022fb66260/10 .event anyedge, v0x56022fb66cb0_39, v0x56022fb66cb0_40, v0x56022fb66cb0_41, v0x56022fb66cb0_42;
v0x56022fb66cb0_43 .array/port v0x56022fb66cb0, 43;
v0x56022fb66cb0_44 .array/port v0x56022fb66cb0, 44;
v0x56022fb66cb0_45 .array/port v0x56022fb66cb0, 45;
v0x56022fb66cb0_46 .array/port v0x56022fb66cb0, 46;
E_0x56022fb66260/11 .event anyedge, v0x56022fb66cb0_43, v0x56022fb66cb0_44, v0x56022fb66cb0_45, v0x56022fb66cb0_46;
v0x56022fb66cb0_47 .array/port v0x56022fb66cb0, 47;
v0x56022fb66cb0_48 .array/port v0x56022fb66cb0, 48;
v0x56022fb66cb0_49 .array/port v0x56022fb66cb0, 49;
v0x56022fb66cb0_50 .array/port v0x56022fb66cb0, 50;
E_0x56022fb66260/12 .event anyedge, v0x56022fb66cb0_47, v0x56022fb66cb0_48, v0x56022fb66cb0_49, v0x56022fb66cb0_50;
v0x56022fb66cb0_51 .array/port v0x56022fb66cb0, 51;
v0x56022fb66cb0_52 .array/port v0x56022fb66cb0, 52;
v0x56022fb66cb0_53 .array/port v0x56022fb66cb0, 53;
v0x56022fb66cb0_54 .array/port v0x56022fb66cb0, 54;
E_0x56022fb66260/13 .event anyedge, v0x56022fb66cb0_51, v0x56022fb66cb0_52, v0x56022fb66cb0_53, v0x56022fb66cb0_54;
v0x56022fb66cb0_55 .array/port v0x56022fb66cb0, 55;
v0x56022fb66cb0_56 .array/port v0x56022fb66cb0, 56;
v0x56022fb66cb0_57 .array/port v0x56022fb66cb0, 57;
v0x56022fb66cb0_58 .array/port v0x56022fb66cb0, 58;
E_0x56022fb66260/14 .event anyedge, v0x56022fb66cb0_55, v0x56022fb66cb0_56, v0x56022fb66cb0_57, v0x56022fb66cb0_58;
v0x56022fb66cb0_59 .array/port v0x56022fb66cb0, 59;
v0x56022fb66cb0_60 .array/port v0x56022fb66cb0, 60;
v0x56022fb66cb0_61 .array/port v0x56022fb66cb0, 61;
v0x56022fb66cb0_62 .array/port v0x56022fb66cb0, 62;
E_0x56022fb66260/15 .event anyedge, v0x56022fb66cb0_59, v0x56022fb66cb0_60, v0x56022fb66cb0_61, v0x56022fb66cb0_62;
v0x56022fb66cb0_63 .array/port v0x56022fb66cb0, 63;
v0x56022fb66cb0_64 .array/port v0x56022fb66cb0, 64;
v0x56022fb66cb0_65 .array/port v0x56022fb66cb0, 65;
v0x56022fb66cb0_66 .array/port v0x56022fb66cb0, 66;
E_0x56022fb66260/16 .event anyedge, v0x56022fb66cb0_63, v0x56022fb66cb0_64, v0x56022fb66cb0_65, v0x56022fb66cb0_66;
v0x56022fb66cb0_67 .array/port v0x56022fb66cb0, 67;
v0x56022fb66cb0_68 .array/port v0x56022fb66cb0, 68;
v0x56022fb66cb0_69 .array/port v0x56022fb66cb0, 69;
v0x56022fb66cb0_70 .array/port v0x56022fb66cb0, 70;
E_0x56022fb66260/17 .event anyedge, v0x56022fb66cb0_67, v0x56022fb66cb0_68, v0x56022fb66cb0_69, v0x56022fb66cb0_70;
v0x56022fb66cb0_71 .array/port v0x56022fb66cb0, 71;
v0x56022fb66cb0_72 .array/port v0x56022fb66cb0, 72;
v0x56022fb66cb0_73 .array/port v0x56022fb66cb0, 73;
v0x56022fb66cb0_74 .array/port v0x56022fb66cb0, 74;
E_0x56022fb66260/18 .event anyedge, v0x56022fb66cb0_71, v0x56022fb66cb0_72, v0x56022fb66cb0_73, v0x56022fb66cb0_74;
v0x56022fb66cb0_75 .array/port v0x56022fb66cb0, 75;
v0x56022fb66cb0_76 .array/port v0x56022fb66cb0, 76;
v0x56022fb66cb0_77 .array/port v0x56022fb66cb0, 77;
v0x56022fb66cb0_78 .array/port v0x56022fb66cb0, 78;
E_0x56022fb66260/19 .event anyedge, v0x56022fb66cb0_75, v0x56022fb66cb0_76, v0x56022fb66cb0_77, v0x56022fb66cb0_78;
v0x56022fb66cb0_79 .array/port v0x56022fb66cb0, 79;
v0x56022fb66cb0_80 .array/port v0x56022fb66cb0, 80;
v0x56022fb66cb0_81 .array/port v0x56022fb66cb0, 81;
v0x56022fb66cb0_82 .array/port v0x56022fb66cb0, 82;
E_0x56022fb66260/20 .event anyedge, v0x56022fb66cb0_79, v0x56022fb66cb0_80, v0x56022fb66cb0_81, v0x56022fb66cb0_82;
v0x56022fb66cb0_83 .array/port v0x56022fb66cb0, 83;
v0x56022fb66cb0_84 .array/port v0x56022fb66cb0, 84;
v0x56022fb66cb0_85 .array/port v0x56022fb66cb0, 85;
v0x56022fb66cb0_86 .array/port v0x56022fb66cb0, 86;
E_0x56022fb66260/21 .event anyedge, v0x56022fb66cb0_83, v0x56022fb66cb0_84, v0x56022fb66cb0_85, v0x56022fb66cb0_86;
v0x56022fb66cb0_87 .array/port v0x56022fb66cb0, 87;
v0x56022fb66cb0_88 .array/port v0x56022fb66cb0, 88;
v0x56022fb66cb0_89 .array/port v0x56022fb66cb0, 89;
v0x56022fb66cb0_90 .array/port v0x56022fb66cb0, 90;
E_0x56022fb66260/22 .event anyedge, v0x56022fb66cb0_87, v0x56022fb66cb0_88, v0x56022fb66cb0_89, v0x56022fb66cb0_90;
v0x56022fb66cb0_91 .array/port v0x56022fb66cb0, 91;
v0x56022fb66cb0_92 .array/port v0x56022fb66cb0, 92;
v0x56022fb66cb0_93 .array/port v0x56022fb66cb0, 93;
v0x56022fb66cb0_94 .array/port v0x56022fb66cb0, 94;
E_0x56022fb66260/23 .event anyedge, v0x56022fb66cb0_91, v0x56022fb66cb0_92, v0x56022fb66cb0_93, v0x56022fb66cb0_94;
v0x56022fb66cb0_95 .array/port v0x56022fb66cb0, 95;
v0x56022fb66cb0_96 .array/port v0x56022fb66cb0, 96;
v0x56022fb66cb0_97 .array/port v0x56022fb66cb0, 97;
v0x56022fb66cb0_98 .array/port v0x56022fb66cb0, 98;
E_0x56022fb66260/24 .event anyedge, v0x56022fb66cb0_95, v0x56022fb66cb0_96, v0x56022fb66cb0_97, v0x56022fb66cb0_98;
v0x56022fb66cb0_99 .array/port v0x56022fb66cb0, 99;
v0x56022fb66cb0_100 .array/port v0x56022fb66cb0, 100;
v0x56022fb66cb0_101 .array/port v0x56022fb66cb0, 101;
v0x56022fb66cb0_102 .array/port v0x56022fb66cb0, 102;
E_0x56022fb66260/25 .event anyedge, v0x56022fb66cb0_99, v0x56022fb66cb0_100, v0x56022fb66cb0_101, v0x56022fb66cb0_102;
v0x56022fb66cb0_103 .array/port v0x56022fb66cb0, 103;
v0x56022fb66cb0_104 .array/port v0x56022fb66cb0, 104;
v0x56022fb66cb0_105 .array/port v0x56022fb66cb0, 105;
v0x56022fb66cb0_106 .array/port v0x56022fb66cb0, 106;
E_0x56022fb66260/26 .event anyedge, v0x56022fb66cb0_103, v0x56022fb66cb0_104, v0x56022fb66cb0_105, v0x56022fb66cb0_106;
v0x56022fb66cb0_107 .array/port v0x56022fb66cb0, 107;
v0x56022fb66cb0_108 .array/port v0x56022fb66cb0, 108;
v0x56022fb66cb0_109 .array/port v0x56022fb66cb0, 109;
v0x56022fb66cb0_110 .array/port v0x56022fb66cb0, 110;
E_0x56022fb66260/27 .event anyedge, v0x56022fb66cb0_107, v0x56022fb66cb0_108, v0x56022fb66cb0_109, v0x56022fb66cb0_110;
v0x56022fb66cb0_111 .array/port v0x56022fb66cb0, 111;
v0x56022fb66cb0_112 .array/port v0x56022fb66cb0, 112;
v0x56022fb66cb0_113 .array/port v0x56022fb66cb0, 113;
v0x56022fb66cb0_114 .array/port v0x56022fb66cb0, 114;
E_0x56022fb66260/28 .event anyedge, v0x56022fb66cb0_111, v0x56022fb66cb0_112, v0x56022fb66cb0_113, v0x56022fb66cb0_114;
v0x56022fb66cb0_115 .array/port v0x56022fb66cb0, 115;
v0x56022fb66cb0_116 .array/port v0x56022fb66cb0, 116;
v0x56022fb66cb0_117 .array/port v0x56022fb66cb0, 117;
v0x56022fb66cb0_118 .array/port v0x56022fb66cb0, 118;
E_0x56022fb66260/29 .event anyedge, v0x56022fb66cb0_115, v0x56022fb66cb0_116, v0x56022fb66cb0_117, v0x56022fb66cb0_118;
v0x56022fb66cb0_119 .array/port v0x56022fb66cb0, 119;
v0x56022fb66cb0_120 .array/port v0x56022fb66cb0, 120;
v0x56022fb66cb0_121 .array/port v0x56022fb66cb0, 121;
v0x56022fb66cb0_122 .array/port v0x56022fb66cb0, 122;
E_0x56022fb66260/30 .event anyedge, v0x56022fb66cb0_119, v0x56022fb66cb0_120, v0x56022fb66cb0_121, v0x56022fb66cb0_122;
v0x56022fb66cb0_123 .array/port v0x56022fb66cb0, 123;
v0x56022fb66cb0_124 .array/port v0x56022fb66cb0, 124;
v0x56022fb66cb0_125 .array/port v0x56022fb66cb0, 125;
v0x56022fb66cb0_126 .array/port v0x56022fb66cb0, 126;
E_0x56022fb66260/31 .event anyedge, v0x56022fb66cb0_123, v0x56022fb66cb0_124, v0x56022fb66cb0_125, v0x56022fb66cb0_126;
v0x56022fb66cb0_127 .array/port v0x56022fb66cb0, 127;
v0x56022fb66cb0_128 .array/port v0x56022fb66cb0, 128;
v0x56022fb66cb0_129 .array/port v0x56022fb66cb0, 129;
v0x56022fb66cb0_130 .array/port v0x56022fb66cb0, 130;
E_0x56022fb66260/32 .event anyedge, v0x56022fb66cb0_127, v0x56022fb66cb0_128, v0x56022fb66cb0_129, v0x56022fb66cb0_130;
v0x56022fb66cb0_131 .array/port v0x56022fb66cb0, 131;
v0x56022fb66cb0_132 .array/port v0x56022fb66cb0, 132;
v0x56022fb66cb0_133 .array/port v0x56022fb66cb0, 133;
v0x56022fb66cb0_134 .array/port v0x56022fb66cb0, 134;
E_0x56022fb66260/33 .event anyedge, v0x56022fb66cb0_131, v0x56022fb66cb0_132, v0x56022fb66cb0_133, v0x56022fb66cb0_134;
v0x56022fb66cb0_135 .array/port v0x56022fb66cb0, 135;
v0x56022fb66cb0_136 .array/port v0x56022fb66cb0, 136;
v0x56022fb66cb0_137 .array/port v0x56022fb66cb0, 137;
v0x56022fb66cb0_138 .array/port v0x56022fb66cb0, 138;
E_0x56022fb66260/34 .event anyedge, v0x56022fb66cb0_135, v0x56022fb66cb0_136, v0x56022fb66cb0_137, v0x56022fb66cb0_138;
v0x56022fb66cb0_139 .array/port v0x56022fb66cb0, 139;
v0x56022fb66cb0_140 .array/port v0x56022fb66cb0, 140;
v0x56022fb66cb0_141 .array/port v0x56022fb66cb0, 141;
v0x56022fb66cb0_142 .array/port v0x56022fb66cb0, 142;
E_0x56022fb66260/35 .event anyedge, v0x56022fb66cb0_139, v0x56022fb66cb0_140, v0x56022fb66cb0_141, v0x56022fb66cb0_142;
v0x56022fb66cb0_143 .array/port v0x56022fb66cb0, 143;
v0x56022fb66cb0_144 .array/port v0x56022fb66cb0, 144;
v0x56022fb66cb0_145 .array/port v0x56022fb66cb0, 145;
v0x56022fb66cb0_146 .array/port v0x56022fb66cb0, 146;
E_0x56022fb66260/36 .event anyedge, v0x56022fb66cb0_143, v0x56022fb66cb0_144, v0x56022fb66cb0_145, v0x56022fb66cb0_146;
v0x56022fb66cb0_147 .array/port v0x56022fb66cb0, 147;
v0x56022fb66cb0_148 .array/port v0x56022fb66cb0, 148;
v0x56022fb66cb0_149 .array/port v0x56022fb66cb0, 149;
v0x56022fb66cb0_150 .array/port v0x56022fb66cb0, 150;
E_0x56022fb66260/37 .event anyedge, v0x56022fb66cb0_147, v0x56022fb66cb0_148, v0x56022fb66cb0_149, v0x56022fb66cb0_150;
v0x56022fb66cb0_151 .array/port v0x56022fb66cb0, 151;
v0x56022fb66cb0_152 .array/port v0x56022fb66cb0, 152;
v0x56022fb66cb0_153 .array/port v0x56022fb66cb0, 153;
v0x56022fb66cb0_154 .array/port v0x56022fb66cb0, 154;
E_0x56022fb66260/38 .event anyedge, v0x56022fb66cb0_151, v0x56022fb66cb0_152, v0x56022fb66cb0_153, v0x56022fb66cb0_154;
v0x56022fb66cb0_155 .array/port v0x56022fb66cb0, 155;
v0x56022fb66cb0_156 .array/port v0x56022fb66cb0, 156;
v0x56022fb66cb0_157 .array/port v0x56022fb66cb0, 157;
v0x56022fb66cb0_158 .array/port v0x56022fb66cb0, 158;
E_0x56022fb66260/39 .event anyedge, v0x56022fb66cb0_155, v0x56022fb66cb0_156, v0x56022fb66cb0_157, v0x56022fb66cb0_158;
v0x56022fb66cb0_159 .array/port v0x56022fb66cb0, 159;
v0x56022fb66cb0_160 .array/port v0x56022fb66cb0, 160;
v0x56022fb66cb0_161 .array/port v0x56022fb66cb0, 161;
v0x56022fb66cb0_162 .array/port v0x56022fb66cb0, 162;
E_0x56022fb66260/40 .event anyedge, v0x56022fb66cb0_159, v0x56022fb66cb0_160, v0x56022fb66cb0_161, v0x56022fb66cb0_162;
v0x56022fb66cb0_163 .array/port v0x56022fb66cb0, 163;
v0x56022fb66cb0_164 .array/port v0x56022fb66cb0, 164;
v0x56022fb66cb0_165 .array/port v0x56022fb66cb0, 165;
v0x56022fb66cb0_166 .array/port v0x56022fb66cb0, 166;
E_0x56022fb66260/41 .event anyedge, v0x56022fb66cb0_163, v0x56022fb66cb0_164, v0x56022fb66cb0_165, v0x56022fb66cb0_166;
v0x56022fb66cb0_167 .array/port v0x56022fb66cb0, 167;
v0x56022fb66cb0_168 .array/port v0x56022fb66cb0, 168;
v0x56022fb66cb0_169 .array/port v0x56022fb66cb0, 169;
v0x56022fb66cb0_170 .array/port v0x56022fb66cb0, 170;
E_0x56022fb66260/42 .event anyedge, v0x56022fb66cb0_167, v0x56022fb66cb0_168, v0x56022fb66cb0_169, v0x56022fb66cb0_170;
v0x56022fb66cb0_171 .array/port v0x56022fb66cb0, 171;
v0x56022fb66cb0_172 .array/port v0x56022fb66cb0, 172;
v0x56022fb66cb0_173 .array/port v0x56022fb66cb0, 173;
v0x56022fb66cb0_174 .array/port v0x56022fb66cb0, 174;
E_0x56022fb66260/43 .event anyedge, v0x56022fb66cb0_171, v0x56022fb66cb0_172, v0x56022fb66cb0_173, v0x56022fb66cb0_174;
v0x56022fb66cb0_175 .array/port v0x56022fb66cb0, 175;
v0x56022fb66cb0_176 .array/port v0x56022fb66cb0, 176;
v0x56022fb66cb0_177 .array/port v0x56022fb66cb0, 177;
v0x56022fb66cb0_178 .array/port v0x56022fb66cb0, 178;
E_0x56022fb66260/44 .event anyedge, v0x56022fb66cb0_175, v0x56022fb66cb0_176, v0x56022fb66cb0_177, v0x56022fb66cb0_178;
v0x56022fb66cb0_179 .array/port v0x56022fb66cb0, 179;
v0x56022fb66cb0_180 .array/port v0x56022fb66cb0, 180;
v0x56022fb66cb0_181 .array/port v0x56022fb66cb0, 181;
v0x56022fb66cb0_182 .array/port v0x56022fb66cb0, 182;
E_0x56022fb66260/45 .event anyedge, v0x56022fb66cb0_179, v0x56022fb66cb0_180, v0x56022fb66cb0_181, v0x56022fb66cb0_182;
v0x56022fb66cb0_183 .array/port v0x56022fb66cb0, 183;
v0x56022fb66cb0_184 .array/port v0x56022fb66cb0, 184;
v0x56022fb66cb0_185 .array/port v0x56022fb66cb0, 185;
v0x56022fb66cb0_186 .array/port v0x56022fb66cb0, 186;
E_0x56022fb66260/46 .event anyedge, v0x56022fb66cb0_183, v0x56022fb66cb0_184, v0x56022fb66cb0_185, v0x56022fb66cb0_186;
v0x56022fb66cb0_187 .array/port v0x56022fb66cb0, 187;
v0x56022fb66cb0_188 .array/port v0x56022fb66cb0, 188;
v0x56022fb66cb0_189 .array/port v0x56022fb66cb0, 189;
v0x56022fb66cb0_190 .array/port v0x56022fb66cb0, 190;
E_0x56022fb66260/47 .event anyedge, v0x56022fb66cb0_187, v0x56022fb66cb0_188, v0x56022fb66cb0_189, v0x56022fb66cb0_190;
v0x56022fb66cb0_191 .array/port v0x56022fb66cb0, 191;
v0x56022fb66cb0_192 .array/port v0x56022fb66cb0, 192;
v0x56022fb66cb0_193 .array/port v0x56022fb66cb0, 193;
v0x56022fb66cb0_194 .array/port v0x56022fb66cb0, 194;
E_0x56022fb66260/48 .event anyedge, v0x56022fb66cb0_191, v0x56022fb66cb0_192, v0x56022fb66cb0_193, v0x56022fb66cb0_194;
v0x56022fb66cb0_195 .array/port v0x56022fb66cb0, 195;
v0x56022fb66cb0_196 .array/port v0x56022fb66cb0, 196;
v0x56022fb66cb0_197 .array/port v0x56022fb66cb0, 197;
v0x56022fb66cb0_198 .array/port v0x56022fb66cb0, 198;
E_0x56022fb66260/49 .event anyedge, v0x56022fb66cb0_195, v0x56022fb66cb0_196, v0x56022fb66cb0_197, v0x56022fb66cb0_198;
v0x56022fb66cb0_199 .array/port v0x56022fb66cb0, 199;
v0x56022fb66cb0_200 .array/port v0x56022fb66cb0, 200;
v0x56022fb66cb0_201 .array/port v0x56022fb66cb0, 201;
v0x56022fb66cb0_202 .array/port v0x56022fb66cb0, 202;
E_0x56022fb66260/50 .event anyedge, v0x56022fb66cb0_199, v0x56022fb66cb0_200, v0x56022fb66cb0_201, v0x56022fb66cb0_202;
v0x56022fb66cb0_203 .array/port v0x56022fb66cb0, 203;
v0x56022fb66cb0_204 .array/port v0x56022fb66cb0, 204;
v0x56022fb66cb0_205 .array/port v0x56022fb66cb0, 205;
v0x56022fb66cb0_206 .array/port v0x56022fb66cb0, 206;
E_0x56022fb66260/51 .event anyedge, v0x56022fb66cb0_203, v0x56022fb66cb0_204, v0x56022fb66cb0_205, v0x56022fb66cb0_206;
v0x56022fb66cb0_207 .array/port v0x56022fb66cb0, 207;
v0x56022fb66cb0_208 .array/port v0x56022fb66cb0, 208;
v0x56022fb66cb0_209 .array/port v0x56022fb66cb0, 209;
v0x56022fb66cb0_210 .array/port v0x56022fb66cb0, 210;
E_0x56022fb66260/52 .event anyedge, v0x56022fb66cb0_207, v0x56022fb66cb0_208, v0x56022fb66cb0_209, v0x56022fb66cb0_210;
v0x56022fb66cb0_211 .array/port v0x56022fb66cb0, 211;
v0x56022fb66cb0_212 .array/port v0x56022fb66cb0, 212;
v0x56022fb66cb0_213 .array/port v0x56022fb66cb0, 213;
v0x56022fb66cb0_214 .array/port v0x56022fb66cb0, 214;
E_0x56022fb66260/53 .event anyedge, v0x56022fb66cb0_211, v0x56022fb66cb0_212, v0x56022fb66cb0_213, v0x56022fb66cb0_214;
v0x56022fb66cb0_215 .array/port v0x56022fb66cb0, 215;
v0x56022fb66cb0_216 .array/port v0x56022fb66cb0, 216;
v0x56022fb66cb0_217 .array/port v0x56022fb66cb0, 217;
v0x56022fb66cb0_218 .array/port v0x56022fb66cb0, 218;
E_0x56022fb66260/54 .event anyedge, v0x56022fb66cb0_215, v0x56022fb66cb0_216, v0x56022fb66cb0_217, v0x56022fb66cb0_218;
v0x56022fb66cb0_219 .array/port v0x56022fb66cb0, 219;
v0x56022fb66cb0_220 .array/port v0x56022fb66cb0, 220;
v0x56022fb66cb0_221 .array/port v0x56022fb66cb0, 221;
v0x56022fb66cb0_222 .array/port v0x56022fb66cb0, 222;
E_0x56022fb66260/55 .event anyedge, v0x56022fb66cb0_219, v0x56022fb66cb0_220, v0x56022fb66cb0_221, v0x56022fb66cb0_222;
v0x56022fb66cb0_223 .array/port v0x56022fb66cb0, 223;
v0x56022fb66cb0_224 .array/port v0x56022fb66cb0, 224;
v0x56022fb66cb0_225 .array/port v0x56022fb66cb0, 225;
v0x56022fb66cb0_226 .array/port v0x56022fb66cb0, 226;
E_0x56022fb66260/56 .event anyedge, v0x56022fb66cb0_223, v0x56022fb66cb0_224, v0x56022fb66cb0_225, v0x56022fb66cb0_226;
v0x56022fb66cb0_227 .array/port v0x56022fb66cb0, 227;
v0x56022fb66cb0_228 .array/port v0x56022fb66cb0, 228;
v0x56022fb66cb0_229 .array/port v0x56022fb66cb0, 229;
v0x56022fb66cb0_230 .array/port v0x56022fb66cb0, 230;
E_0x56022fb66260/57 .event anyedge, v0x56022fb66cb0_227, v0x56022fb66cb0_228, v0x56022fb66cb0_229, v0x56022fb66cb0_230;
v0x56022fb66cb0_231 .array/port v0x56022fb66cb0, 231;
v0x56022fb66cb0_232 .array/port v0x56022fb66cb0, 232;
v0x56022fb66cb0_233 .array/port v0x56022fb66cb0, 233;
v0x56022fb66cb0_234 .array/port v0x56022fb66cb0, 234;
E_0x56022fb66260/58 .event anyedge, v0x56022fb66cb0_231, v0x56022fb66cb0_232, v0x56022fb66cb0_233, v0x56022fb66cb0_234;
v0x56022fb66cb0_235 .array/port v0x56022fb66cb0, 235;
v0x56022fb66cb0_236 .array/port v0x56022fb66cb0, 236;
v0x56022fb66cb0_237 .array/port v0x56022fb66cb0, 237;
v0x56022fb66cb0_238 .array/port v0x56022fb66cb0, 238;
E_0x56022fb66260/59 .event anyedge, v0x56022fb66cb0_235, v0x56022fb66cb0_236, v0x56022fb66cb0_237, v0x56022fb66cb0_238;
v0x56022fb66cb0_239 .array/port v0x56022fb66cb0, 239;
v0x56022fb66cb0_240 .array/port v0x56022fb66cb0, 240;
v0x56022fb66cb0_241 .array/port v0x56022fb66cb0, 241;
v0x56022fb66cb0_242 .array/port v0x56022fb66cb0, 242;
E_0x56022fb66260/60 .event anyedge, v0x56022fb66cb0_239, v0x56022fb66cb0_240, v0x56022fb66cb0_241, v0x56022fb66cb0_242;
v0x56022fb66cb0_243 .array/port v0x56022fb66cb0, 243;
v0x56022fb66cb0_244 .array/port v0x56022fb66cb0, 244;
v0x56022fb66cb0_245 .array/port v0x56022fb66cb0, 245;
v0x56022fb66cb0_246 .array/port v0x56022fb66cb0, 246;
E_0x56022fb66260/61 .event anyedge, v0x56022fb66cb0_243, v0x56022fb66cb0_244, v0x56022fb66cb0_245, v0x56022fb66cb0_246;
v0x56022fb66cb0_247 .array/port v0x56022fb66cb0, 247;
v0x56022fb66cb0_248 .array/port v0x56022fb66cb0, 248;
v0x56022fb66cb0_249 .array/port v0x56022fb66cb0, 249;
v0x56022fb66cb0_250 .array/port v0x56022fb66cb0, 250;
E_0x56022fb66260/62 .event anyedge, v0x56022fb66cb0_247, v0x56022fb66cb0_248, v0x56022fb66cb0_249, v0x56022fb66cb0_250;
v0x56022fb66cb0_251 .array/port v0x56022fb66cb0, 251;
v0x56022fb66cb0_252 .array/port v0x56022fb66cb0, 252;
v0x56022fb66cb0_253 .array/port v0x56022fb66cb0, 253;
v0x56022fb66cb0_254 .array/port v0x56022fb66cb0, 254;
E_0x56022fb66260/63 .event anyedge, v0x56022fb66cb0_251, v0x56022fb66cb0_252, v0x56022fb66cb0_253, v0x56022fb66cb0_254;
v0x56022fb66cb0_255 .array/port v0x56022fb66cb0, 255;
E_0x56022fb66260/64 .event anyedge, v0x56022fb66cb0_255;
E_0x56022fb66260 .event/or E_0x56022fb66260/0, E_0x56022fb66260/1, E_0x56022fb66260/2, E_0x56022fb66260/3, E_0x56022fb66260/4, E_0x56022fb66260/5, E_0x56022fb66260/6, E_0x56022fb66260/7, E_0x56022fb66260/8, E_0x56022fb66260/9, E_0x56022fb66260/10, E_0x56022fb66260/11, E_0x56022fb66260/12, E_0x56022fb66260/13, E_0x56022fb66260/14, E_0x56022fb66260/15, E_0x56022fb66260/16, E_0x56022fb66260/17, E_0x56022fb66260/18, E_0x56022fb66260/19, E_0x56022fb66260/20, E_0x56022fb66260/21, E_0x56022fb66260/22, E_0x56022fb66260/23, E_0x56022fb66260/24, E_0x56022fb66260/25, E_0x56022fb66260/26, E_0x56022fb66260/27, E_0x56022fb66260/28, E_0x56022fb66260/29, E_0x56022fb66260/30, E_0x56022fb66260/31, E_0x56022fb66260/32, E_0x56022fb66260/33, E_0x56022fb66260/34, E_0x56022fb66260/35, E_0x56022fb66260/36, E_0x56022fb66260/37, E_0x56022fb66260/38, E_0x56022fb66260/39, E_0x56022fb66260/40, E_0x56022fb66260/41, E_0x56022fb66260/42, E_0x56022fb66260/43, E_0x56022fb66260/44, E_0x56022fb66260/45, E_0x56022fb66260/46, E_0x56022fb66260/47, E_0x56022fb66260/48, E_0x56022fb66260/49, E_0x56022fb66260/50, E_0x56022fb66260/51, E_0x56022fb66260/52, E_0x56022fb66260/53, E_0x56022fb66260/54, E_0x56022fb66260/55, E_0x56022fb66260/56, E_0x56022fb66260/57, E_0x56022fb66260/58, E_0x56022fb66260/59, E_0x56022fb66260/60, E_0x56022fb66260/61, E_0x56022fb66260/62, E_0x56022fb66260/63, E_0x56022fb66260/64;
S_0x56022fb695d0 .scope module, "IF_STAGE" "if_stage" 23 74, 17 24 0, S_0x56022fa49a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "branch_target";
    .port_info 3 /INPUT 32 "id_pc";
    .port_info 4 /INPUT 4 "id_opcode";
    .port_info 5 /INPUT 1 "jump";
    .port_info 6 /INPUT 1 "branch";
    .port_info 7 /INPUT 1 "prev_zero_flag";
    .port_info 8 /INPUT 1 "prev_neg_flag";
    .port_info 9 /OUTPUT 32 "pc_out";
    .port_info 10 /OUTPUT 32 "next_pc";
    .port_info 11 /OUTPUT 1 "flush";
L_0x56022fb92510 .functor AND 1, v0x56022fb5dec0_0, v0x56022fb69cc0_0, C4<1>, C4<1>;
L_0x56022fb92580 .functor OR 1, v0x56022fb5e070_0, L_0x56022fb92510, C4<0>, C4<0>;
L_0x56022fb92850 .functor BUFZ 1, L_0x56022fb92580, C4<0>, C4<0>, C4<0>;
v0x56022fb6b340_0 .net *"_ivl_2", 0 0, L_0x56022fb92510;  1 drivers
v0x56022fb6b440_0 .net "branch", 0 0, v0x56022fb5dec0_0;  alias, 1 drivers
v0x56022fb6b500_0 .net "branch_taken", 0 0, v0x56022fb69cc0_0;  1 drivers
v0x56022fb6b600_0 .net "branch_target", 31 0, L_0x56022fb96160;  alias, 1 drivers
v0x56022fb6b6a0_0 .net "clk", 0 0, o0x7f5a6c8f36b8;  alias, 0 drivers
v0x56022fb6b740_0 .net "flush", 0 0, L_0x56022fb92850;  alias, 1 drivers
v0x56022fb6b7e0_0 .net "id_opcode", 3 0, L_0x56022fb92950;  1 drivers
v0x56022fb6b8b0_0 .net "id_pc", 31 0, v0x56022fb65d90_0;  alias, 1 drivers
v0x56022fb6b9a0_0 .net "jump", 0 0, v0x56022fb5e070_0;  alias, 1 drivers
v0x56022fb6bad0_0 .net "next_pc", 31 0, L_0x56022fb92690;  alias, 1 drivers
v0x56022fb6bb70_0 .net "pc_mux_sel", 0 0, L_0x56022fb92580;  1 drivers
v0x56022fb6bc10_0 .net "pc_out", 31 0, v0x56022fb6b0b0_0;  alias, 1 drivers
v0x56022fb6bd40_0 .net "pc_plus_one", 31 0, L_0x56022fb92470;  1 drivers
v0x56022fb6bde0_0 .net "prev_neg_flag", 0 0, v0x56022fb5a430_0;  alias, 1 drivers
v0x56022fb6bed0_0 .net "prev_zero_flag", 0 0, v0x56022fb5a960_0;  alias, 1 drivers
v0x56022fb6bfc0_0 .net "rst", 0 0, o0x7f5a6c8f37a8;  alias, 0 drivers
S_0x56022fb698e0 .scope module, "BRANCH_LOGIC" "branchctl" 17 54, 18 26 0, S_0x56022fb695d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 1 "zero_flag";
    .port_info 2 /INPUT 1 "neg_flag";
    .port_info 3 /OUTPUT 1 "branch_taken";
P_0x56022fb661b0 .param/l "OP_BRN" 0 18 34, C4<1010>;
P_0x56022fb661f0 .param/l "OP_BRZ" 0 18 33, C4<1001>;
v0x56022fb69cc0_0 .var "branch_taken", 0 0;
v0x56022fb69da0_0 .net "neg_flag", 0 0, v0x56022fb5a430_0;  alias, 1 drivers
v0x56022fb69e90_0 .net "opcode", 3 0, L_0x56022fb92950;  alias, 1 drivers
v0x56022fb69f60_0 .net "zero_flag", 0 0, v0x56022fb5a960_0;  alias, 1 drivers
E_0x56022fb69c60 .event anyedge, v0x56022fb69e90_0, v0x56022fb5a960_0, v0x56022fb5a430_0;
S_0x56022fb6a0a0 .scope module, "PC_ADDER" "adder" 17 47, 7 23 0, S_0x56022fb695d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v0x56022fb6a2f0_0 .net "a", 31 0, v0x56022fb6b0b0_0;  alias, 1 drivers
L_0x7f5a6c89f450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x56022fb6a420_0 .net "b", 31 0, L_0x7f5a6c89f450;  1 drivers
v0x56022fb6a500_0 .net "out", 31 0, L_0x56022fb92470;  alias, 1 drivers
L_0x56022fb92470 .arith/sum 32, v0x56022fb6b0b0_0, L_0x7f5a6c89f450;
S_0x56022fb6a640 .scope module, "PC_MUX" "mux" 17 67, 6 24 0, S_0x56022fb695d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v0x56022fb6a8c0_0 .net "in0", 31 0, L_0x56022fb92470;  alias, 1 drivers
v0x56022fb6a990_0 .net "in1", 31 0, L_0x56022fb96160;  alias, 1 drivers
v0x56022fb6aa80_0 .net "out", 31 0, L_0x56022fb92690;  alias, 1 drivers
v0x56022fb6ab40_0 .net "sel", 0 0, L_0x56022fb92580;  alias, 1 drivers
L_0x56022fb92690 .functor MUXZ 32, L_0x56022fb92470, L_0x56022fb96160, L_0x56022fb92580, C4<>;
S_0x56022fb6acb0 .scope module, "PC_REG" "pc" 17 78, 19 23 0, S_0x56022fb695d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /OUTPUT 32 "pc_out";
v0x56022fb6af00_0 .net "clk", 0 0, o0x7f5a6c8f36b8;  alias, 0 drivers
v0x56022fb6afc0_0 .net "pc_in", 31 0, L_0x56022fb92690;  alias, 1 drivers
v0x56022fb6b0b0_0 .var "pc_out", 31 0;
v0x56022fb6b180_0 .net "rst", 0 0, o0x7f5a6c8f37a8;  alias, 0 drivers
S_0x56022fb6c210 .scope module, "MEM_STAGE" "mem_stage" 23 224, 20 23 0, S_0x56022fa49a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "ex_alu_result";
    .port_info 2 /INPUT 32 "ex_write_data";
    .port_info 3 /INPUT 6 "ex_rd";
    .port_info 4 /INPUT 6 "ex_rt";
    .port_info 5 /INPUT 4 "ex_opcode";
    .port_info 6 /INPUT 1 "ex_zero_flag";
    .port_info 7 /INPUT 1 "ex_neg_flag";
    .port_info 8 /INPUT 1 "ex_reg_write";
    .port_info 9 /INPUT 1 "ex_mem_to_reg";
    .port_info 10 /INPUT 1 "ex_mem_write";
    .port_info 11 /OUTPUT 32 "mem_alu_result";
    .port_info 12 /OUTPUT 32 "mem_read_data";
    .port_info 13 /OUTPUT 6 "mem_rd";
    .port_info 14 /OUTPUT 6 "mem_rt";
    .port_info 15 /OUTPUT 4 "mem_opcode";
    .port_info 16 /OUTPUT 1 "mem_zero_flag";
    .port_info 17 /OUTPUT 1 "mem_neg_flag";
    .port_info 18 /OUTPUT 1 "mem_reg_write";
    .port_info 19 /OUTPUT 1 "mem_mem_to_reg";
L_0x56022fb96270 .functor BUFZ 32, v0x56022fb5a1b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56022fb962e0 .functor BUFZ 6, v0x56022fb5a5d0_0, C4<000000>, C4<000000>, C4<000000>;
L_0x56022fb96350 .functor BUFZ 6, v0x56022fb5a880_0, C4<000000>, C4<000000>, C4<000000>;
L_0x56022fb963c0 .functor BUFZ 4, v0x56022fb5a4f0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x56022fb96430 .functor BUFZ 1, v0x56022fb5a960_0, C4<0>, C4<0>, C4<0>;
L_0x56022fb964a0 .functor BUFZ 1, v0x56022fb5a430_0, C4<0>, C4<0>, C4<0>;
L_0x56022fb96510 .functor BUFZ 1, v0x56022fb5a7c0_0, C4<0>, C4<0>, C4<0>;
L_0x56022fb96580 .functor BUFZ 1, v0x56022fb5a370_0, C4<0>, C4<0>, C4<0>;
v0x56022fb70120_0 .net "clk", 0 0, o0x7f5a6c8f36b8;  alias, 0 drivers
v0x56022fb702f0_0 .net "ex_alu_result", 31 0, v0x56022fb5a1b0_0;  alias, 1 drivers
v0x56022fb703b0_0 .net "ex_mem_to_reg", 0 0, v0x56022fb5a370_0;  alias, 1 drivers
v0x56022fb70480_0 .net "ex_mem_write", 0 0, v0x56022fb5e1d0_0;  alias, 1 drivers
v0x56022fb70570_0 .net "ex_neg_flag", 0 0, v0x56022fb5a430_0;  alias, 1 drivers
v0x56022fb70660_0 .net "ex_opcode", 3 0, v0x56022fb5a4f0_0;  alias, 1 drivers
v0x56022fb70700_0 .net "ex_rd", 5 0, v0x56022fb5a5d0_0;  alias, 1 drivers
v0x56022fb707f0_0 .net "ex_reg_write", 0 0, v0x56022fb5a7c0_0;  alias, 1 drivers
v0x56022fb708e0_0 .net "ex_rt", 5 0, v0x56022fb5a880_0;  alias, 1 drivers
v0x56022fb70980_0 .net "ex_write_data", 31 0, v0x56022fb5a290_0;  alias, 1 drivers
v0x56022fb70a20_0 .net "ex_zero_flag", 0 0, v0x56022fb5a960_0;  alias, 1 drivers
v0x56022fb70ac0_0 .net "mem_alu_result", 31 0, L_0x56022fb96270;  alias, 1 drivers
v0x56022fb70b80_0 .net "mem_mem_to_reg", 0 0, L_0x56022fb96580;  alias, 1 drivers
v0x56022fb70c20_0 .net "mem_neg_flag", 0 0, L_0x56022fb964a0;  alias, 1 drivers
v0x56022fb70ce0_0 .net "mem_opcode", 3 0, L_0x56022fb963c0;  alias, 1 drivers
v0x56022fb70dc0_0 .net "mem_rd", 5 0, L_0x56022fb962e0;  alias, 1 drivers
v0x56022fb70e80_0 .net "mem_read_data", 31 0, v0x56022fb6fef0_0;  alias, 1 drivers
v0x56022fb71030_0 .net "mem_reg_write", 0 0, L_0x56022fb96510;  alias, 1 drivers
v0x56022fb71100_0 .net "mem_rt", 5 0, L_0x56022fb96350;  alias, 1 drivers
v0x56022fb711a0_0 .net "mem_zero_flag", 0 0, L_0x56022fb96430;  alias, 1 drivers
S_0x56022fb6c670 .scope module, "DATA_MEM" "dmem" 20 51, 21 23 0, S_0x56022fb6c210;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /INPUT 32 "write_data";
    .port_info 3 /INPUT 1 "mem_write";
    .port_info 4 /OUTPUT 32 "read_data";
P_0x56022fb6c820 .param/l "MEM_SIZE" 0 21 31, +C4<00000000000000000000000100000000>;
v0x56022fb6d2a0_0 .net "address", 31 0, v0x56022fb5a1b0_0;  alias, 1 drivers
v0x56022fb6d3d0_0 .net "clk", 0 0, o0x7f5a6c8f36b8;  alias, 0 drivers
v0x56022fb6d490_0 .var/i "i", 31 0;
v0x56022fb6d530 .array "mem", 255 0, 31 0;
v0x56022fb6fe00_0 .net "mem_write", 0 0, v0x56022fb5e1d0_0;  alias, 1 drivers
v0x56022fb6fef0_0 .var "read_data", 31 0;
v0x56022fb6ffb0_0 .net "write_data", 31 0, v0x56022fb5a290_0;  alias, 1 drivers
E_0x56022fb6c9d0 .event posedge, v0x56022fb5e1d0_0, v0x56022fb59930_0;
v0x56022fb6d530_0 .array/port v0x56022fb6d530, 0;
v0x56022fb6d530_1 .array/port v0x56022fb6d530, 1;
v0x56022fb6d530_2 .array/port v0x56022fb6d530, 2;
E_0x56022fb6ca50/0 .event anyedge, v0x56022fb5a1b0_0, v0x56022fb6d530_0, v0x56022fb6d530_1, v0x56022fb6d530_2;
v0x56022fb6d530_3 .array/port v0x56022fb6d530, 3;
v0x56022fb6d530_4 .array/port v0x56022fb6d530, 4;
v0x56022fb6d530_5 .array/port v0x56022fb6d530, 5;
v0x56022fb6d530_6 .array/port v0x56022fb6d530, 6;
E_0x56022fb6ca50/1 .event anyedge, v0x56022fb6d530_3, v0x56022fb6d530_4, v0x56022fb6d530_5, v0x56022fb6d530_6;
v0x56022fb6d530_7 .array/port v0x56022fb6d530, 7;
v0x56022fb6d530_8 .array/port v0x56022fb6d530, 8;
v0x56022fb6d530_9 .array/port v0x56022fb6d530, 9;
v0x56022fb6d530_10 .array/port v0x56022fb6d530, 10;
E_0x56022fb6ca50/2 .event anyedge, v0x56022fb6d530_7, v0x56022fb6d530_8, v0x56022fb6d530_9, v0x56022fb6d530_10;
v0x56022fb6d530_11 .array/port v0x56022fb6d530, 11;
v0x56022fb6d530_12 .array/port v0x56022fb6d530, 12;
v0x56022fb6d530_13 .array/port v0x56022fb6d530, 13;
v0x56022fb6d530_14 .array/port v0x56022fb6d530, 14;
E_0x56022fb6ca50/3 .event anyedge, v0x56022fb6d530_11, v0x56022fb6d530_12, v0x56022fb6d530_13, v0x56022fb6d530_14;
v0x56022fb6d530_15 .array/port v0x56022fb6d530, 15;
v0x56022fb6d530_16 .array/port v0x56022fb6d530, 16;
v0x56022fb6d530_17 .array/port v0x56022fb6d530, 17;
v0x56022fb6d530_18 .array/port v0x56022fb6d530, 18;
E_0x56022fb6ca50/4 .event anyedge, v0x56022fb6d530_15, v0x56022fb6d530_16, v0x56022fb6d530_17, v0x56022fb6d530_18;
v0x56022fb6d530_19 .array/port v0x56022fb6d530, 19;
v0x56022fb6d530_20 .array/port v0x56022fb6d530, 20;
v0x56022fb6d530_21 .array/port v0x56022fb6d530, 21;
v0x56022fb6d530_22 .array/port v0x56022fb6d530, 22;
E_0x56022fb6ca50/5 .event anyedge, v0x56022fb6d530_19, v0x56022fb6d530_20, v0x56022fb6d530_21, v0x56022fb6d530_22;
v0x56022fb6d530_23 .array/port v0x56022fb6d530, 23;
v0x56022fb6d530_24 .array/port v0x56022fb6d530, 24;
v0x56022fb6d530_25 .array/port v0x56022fb6d530, 25;
v0x56022fb6d530_26 .array/port v0x56022fb6d530, 26;
E_0x56022fb6ca50/6 .event anyedge, v0x56022fb6d530_23, v0x56022fb6d530_24, v0x56022fb6d530_25, v0x56022fb6d530_26;
v0x56022fb6d530_27 .array/port v0x56022fb6d530, 27;
v0x56022fb6d530_28 .array/port v0x56022fb6d530, 28;
v0x56022fb6d530_29 .array/port v0x56022fb6d530, 29;
v0x56022fb6d530_30 .array/port v0x56022fb6d530, 30;
E_0x56022fb6ca50/7 .event anyedge, v0x56022fb6d530_27, v0x56022fb6d530_28, v0x56022fb6d530_29, v0x56022fb6d530_30;
v0x56022fb6d530_31 .array/port v0x56022fb6d530, 31;
v0x56022fb6d530_32 .array/port v0x56022fb6d530, 32;
v0x56022fb6d530_33 .array/port v0x56022fb6d530, 33;
v0x56022fb6d530_34 .array/port v0x56022fb6d530, 34;
E_0x56022fb6ca50/8 .event anyedge, v0x56022fb6d530_31, v0x56022fb6d530_32, v0x56022fb6d530_33, v0x56022fb6d530_34;
v0x56022fb6d530_35 .array/port v0x56022fb6d530, 35;
v0x56022fb6d530_36 .array/port v0x56022fb6d530, 36;
v0x56022fb6d530_37 .array/port v0x56022fb6d530, 37;
v0x56022fb6d530_38 .array/port v0x56022fb6d530, 38;
E_0x56022fb6ca50/9 .event anyedge, v0x56022fb6d530_35, v0x56022fb6d530_36, v0x56022fb6d530_37, v0x56022fb6d530_38;
v0x56022fb6d530_39 .array/port v0x56022fb6d530, 39;
v0x56022fb6d530_40 .array/port v0x56022fb6d530, 40;
v0x56022fb6d530_41 .array/port v0x56022fb6d530, 41;
v0x56022fb6d530_42 .array/port v0x56022fb6d530, 42;
E_0x56022fb6ca50/10 .event anyedge, v0x56022fb6d530_39, v0x56022fb6d530_40, v0x56022fb6d530_41, v0x56022fb6d530_42;
v0x56022fb6d530_43 .array/port v0x56022fb6d530, 43;
v0x56022fb6d530_44 .array/port v0x56022fb6d530, 44;
v0x56022fb6d530_45 .array/port v0x56022fb6d530, 45;
v0x56022fb6d530_46 .array/port v0x56022fb6d530, 46;
E_0x56022fb6ca50/11 .event anyedge, v0x56022fb6d530_43, v0x56022fb6d530_44, v0x56022fb6d530_45, v0x56022fb6d530_46;
v0x56022fb6d530_47 .array/port v0x56022fb6d530, 47;
v0x56022fb6d530_48 .array/port v0x56022fb6d530, 48;
v0x56022fb6d530_49 .array/port v0x56022fb6d530, 49;
v0x56022fb6d530_50 .array/port v0x56022fb6d530, 50;
E_0x56022fb6ca50/12 .event anyedge, v0x56022fb6d530_47, v0x56022fb6d530_48, v0x56022fb6d530_49, v0x56022fb6d530_50;
v0x56022fb6d530_51 .array/port v0x56022fb6d530, 51;
v0x56022fb6d530_52 .array/port v0x56022fb6d530, 52;
v0x56022fb6d530_53 .array/port v0x56022fb6d530, 53;
v0x56022fb6d530_54 .array/port v0x56022fb6d530, 54;
E_0x56022fb6ca50/13 .event anyedge, v0x56022fb6d530_51, v0x56022fb6d530_52, v0x56022fb6d530_53, v0x56022fb6d530_54;
v0x56022fb6d530_55 .array/port v0x56022fb6d530, 55;
v0x56022fb6d530_56 .array/port v0x56022fb6d530, 56;
v0x56022fb6d530_57 .array/port v0x56022fb6d530, 57;
v0x56022fb6d530_58 .array/port v0x56022fb6d530, 58;
E_0x56022fb6ca50/14 .event anyedge, v0x56022fb6d530_55, v0x56022fb6d530_56, v0x56022fb6d530_57, v0x56022fb6d530_58;
v0x56022fb6d530_59 .array/port v0x56022fb6d530, 59;
v0x56022fb6d530_60 .array/port v0x56022fb6d530, 60;
v0x56022fb6d530_61 .array/port v0x56022fb6d530, 61;
v0x56022fb6d530_62 .array/port v0x56022fb6d530, 62;
E_0x56022fb6ca50/15 .event anyedge, v0x56022fb6d530_59, v0x56022fb6d530_60, v0x56022fb6d530_61, v0x56022fb6d530_62;
v0x56022fb6d530_63 .array/port v0x56022fb6d530, 63;
v0x56022fb6d530_64 .array/port v0x56022fb6d530, 64;
v0x56022fb6d530_65 .array/port v0x56022fb6d530, 65;
v0x56022fb6d530_66 .array/port v0x56022fb6d530, 66;
E_0x56022fb6ca50/16 .event anyedge, v0x56022fb6d530_63, v0x56022fb6d530_64, v0x56022fb6d530_65, v0x56022fb6d530_66;
v0x56022fb6d530_67 .array/port v0x56022fb6d530, 67;
v0x56022fb6d530_68 .array/port v0x56022fb6d530, 68;
v0x56022fb6d530_69 .array/port v0x56022fb6d530, 69;
v0x56022fb6d530_70 .array/port v0x56022fb6d530, 70;
E_0x56022fb6ca50/17 .event anyedge, v0x56022fb6d530_67, v0x56022fb6d530_68, v0x56022fb6d530_69, v0x56022fb6d530_70;
v0x56022fb6d530_71 .array/port v0x56022fb6d530, 71;
v0x56022fb6d530_72 .array/port v0x56022fb6d530, 72;
v0x56022fb6d530_73 .array/port v0x56022fb6d530, 73;
v0x56022fb6d530_74 .array/port v0x56022fb6d530, 74;
E_0x56022fb6ca50/18 .event anyedge, v0x56022fb6d530_71, v0x56022fb6d530_72, v0x56022fb6d530_73, v0x56022fb6d530_74;
v0x56022fb6d530_75 .array/port v0x56022fb6d530, 75;
v0x56022fb6d530_76 .array/port v0x56022fb6d530, 76;
v0x56022fb6d530_77 .array/port v0x56022fb6d530, 77;
v0x56022fb6d530_78 .array/port v0x56022fb6d530, 78;
E_0x56022fb6ca50/19 .event anyedge, v0x56022fb6d530_75, v0x56022fb6d530_76, v0x56022fb6d530_77, v0x56022fb6d530_78;
v0x56022fb6d530_79 .array/port v0x56022fb6d530, 79;
v0x56022fb6d530_80 .array/port v0x56022fb6d530, 80;
v0x56022fb6d530_81 .array/port v0x56022fb6d530, 81;
v0x56022fb6d530_82 .array/port v0x56022fb6d530, 82;
E_0x56022fb6ca50/20 .event anyedge, v0x56022fb6d530_79, v0x56022fb6d530_80, v0x56022fb6d530_81, v0x56022fb6d530_82;
v0x56022fb6d530_83 .array/port v0x56022fb6d530, 83;
v0x56022fb6d530_84 .array/port v0x56022fb6d530, 84;
v0x56022fb6d530_85 .array/port v0x56022fb6d530, 85;
v0x56022fb6d530_86 .array/port v0x56022fb6d530, 86;
E_0x56022fb6ca50/21 .event anyedge, v0x56022fb6d530_83, v0x56022fb6d530_84, v0x56022fb6d530_85, v0x56022fb6d530_86;
v0x56022fb6d530_87 .array/port v0x56022fb6d530, 87;
v0x56022fb6d530_88 .array/port v0x56022fb6d530, 88;
v0x56022fb6d530_89 .array/port v0x56022fb6d530, 89;
v0x56022fb6d530_90 .array/port v0x56022fb6d530, 90;
E_0x56022fb6ca50/22 .event anyedge, v0x56022fb6d530_87, v0x56022fb6d530_88, v0x56022fb6d530_89, v0x56022fb6d530_90;
v0x56022fb6d530_91 .array/port v0x56022fb6d530, 91;
v0x56022fb6d530_92 .array/port v0x56022fb6d530, 92;
v0x56022fb6d530_93 .array/port v0x56022fb6d530, 93;
v0x56022fb6d530_94 .array/port v0x56022fb6d530, 94;
E_0x56022fb6ca50/23 .event anyedge, v0x56022fb6d530_91, v0x56022fb6d530_92, v0x56022fb6d530_93, v0x56022fb6d530_94;
v0x56022fb6d530_95 .array/port v0x56022fb6d530, 95;
v0x56022fb6d530_96 .array/port v0x56022fb6d530, 96;
v0x56022fb6d530_97 .array/port v0x56022fb6d530, 97;
v0x56022fb6d530_98 .array/port v0x56022fb6d530, 98;
E_0x56022fb6ca50/24 .event anyedge, v0x56022fb6d530_95, v0x56022fb6d530_96, v0x56022fb6d530_97, v0x56022fb6d530_98;
v0x56022fb6d530_99 .array/port v0x56022fb6d530, 99;
v0x56022fb6d530_100 .array/port v0x56022fb6d530, 100;
v0x56022fb6d530_101 .array/port v0x56022fb6d530, 101;
v0x56022fb6d530_102 .array/port v0x56022fb6d530, 102;
E_0x56022fb6ca50/25 .event anyedge, v0x56022fb6d530_99, v0x56022fb6d530_100, v0x56022fb6d530_101, v0x56022fb6d530_102;
v0x56022fb6d530_103 .array/port v0x56022fb6d530, 103;
v0x56022fb6d530_104 .array/port v0x56022fb6d530, 104;
v0x56022fb6d530_105 .array/port v0x56022fb6d530, 105;
v0x56022fb6d530_106 .array/port v0x56022fb6d530, 106;
E_0x56022fb6ca50/26 .event anyedge, v0x56022fb6d530_103, v0x56022fb6d530_104, v0x56022fb6d530_105, v0x56022fb6d530_106;
v0x56022fb6d530_107 .array/port v0x56022fb6d530, 107;
v0x56022fb6d530_108 .array/port v0x56022fb6d530, 108;
v0x56022fb6d530_109 .array/port v0x56022fb6d530, 109;
v0x56022fb6d530_110 .array/port v0x56022fb6d530, 110;
E_0x56022fb6ca50/27 .event anyedge, v0x56022fb6d530_107, v0x56022fb6d530_108, v0x56022fb6d530_109, v0x56022fb6d530_110;
v0x56022fb6d530_111 .array/port v0x56022fb6d530, 111;
v0x56022fb6d530_112 .array/port v0x56022fb6d530, 112;
v0x56022fb6d530_113 .array/port v0x56022fb6d530, 113;
v0x56022fb6d530_114 .array/port v0x56022fb6d530, 114;
E_0x56022fb6ca50/28 .event anyedge, v0x56022fb6d530_111, v0x56022fb6d530_112, v0x56022fb6d530_113, v0x56022fb6d530_114;
v0x56022fb6d530_115 .array/port v0x56022fb6d530, 115;
v0x56022fb6d530_116 .array/port v0x56022fb6d530, 116;
v0x56022fb6d530_117 .array/port v0x56022fb6d530, 117;
v0x56022fb6d530_118 .array/port v0x56022fb6d530, 118;
E_0x56022fb6ca50/29 .event anyedge, v0x56022fb6d530_115, v0x56022fb6d530_116, v0x56022fb6d530_117, v0x56022fb6d530_118;
v0x56022fb6d530_119 .array/port v0x56022fb6d530, 119;
v0x56022fb6d530_120 .array/port v0x56022fb6d530, 120;
v0x56022fb6d530_121 .array/port v0x56022fb6d530, 121;
v0x56022fb6d530_122 .array/port v0x56022fb6d530, 122;
E_0x56022fb6ca50/30 .event anyedge, v0x56022fb6d530_119, v0x56022fb6d530_120, v0x56022fb6d530_121, v0x56022fb6d530_122;
v0x56022fb6d530_123 .array/port v0x56022fb6d530, 123;
v0x56022fb6d530_124 .array/port v0x56022fb6d530, 124;
v0x56022fb6d530_125 .array/port v0x56022fb6d530, 125;
v0x56022fb6d530_126 .array/port v0x56022fb6d530, 126;
E_0x56022fb6ca50/31 .event anyedge, v0x56022fb6d530_123, v0x56022fb6d530_124, v0x56022fb6d530_125, v0x56022fb6d530_126;
v0x56022fb6d530_127 .array/port v0x56022fb6d530, 127;
v0x56022fb6d530_128 .array/port v0x56022fb6d530, 128;
v0x56022fb6d530_129 .array/port v0x56022fb6d530, 129;
v0x56022fb6d530_130 .array/port v0x56022fb6d530, 130;
E_0x56022fb6ca50/32 .event anyedge, v0x56022fb6d530_127, v0x56022fb6d530_128, v0x56022fb6d530_129, v0x56022fb6d530_130;
v0x56022fb6d530_131 .array/port v0x56022fb6d530, 131;
v0x56022fb6d530_132 .array/port v0x56022fb6d530, 132;
v0x56022fb6d530_133 .array/port v0x56022fb6d530, 133;
v0x56022fb6d530_134 .array/port v0x56022fb6d530, 134;
E_0x56022fb6ca50/33 .event anyedge, v0x56022fb6d530_131, v0x56022fb6d530_132, v0x56022fb6d530_133, v0x56022fb6d530_134;
v0x56022fb6d530_135 .array/port v0x56022fb6d530, 135;
v0x56022fb6d530_136 .array/port v0x56022fb6d530, 136;
v0x56022fb6d530_137 .array/port v0x56022fb6d530, 137;
v0x56022fb6d530_138 .array/port v0x56022fb6d530, 138;
E_0x56022fb6ca50/34 .event anyedge, v0x56022fb6d530_135, v0x56022fb6d530_136, v0x56022fb6d530_137, v0x56022fb6d530_138;
v0x56022fb6d530_139 .array/port v0x56022fb6d530, 139;
v0x56022fb6d530_140 .array/port v0x56022fb6d530, 140;
v0x56022fb6d530_141 .array/port v0x56022fb6d530, 141;
v0x56022fb6d530_142 .array/port v0x56022fb6d530, 142;
E_0x56022fb6ca50/35 .event anyedge, v0x56022fb6d530_139, v0x56022fb6d530_140, v0x56022fb6d530_141, v0x56022fb6d530_142;
v0x56022fb6d530_143 .array/port v0x56022fb6d530, 143;
v0x56022fb6d530_144 .array/port v0x56022fb6d530, 144;
v0x56022fb6d530_145 .array/port v0x56022fb6d530, 145;
v0x56022fb6d530_146 .array/port v0x56022fb6d530, 146;
E_0x56022fb6ca50/36 .event anyedge, v0x56022fb6d530_143, v0x56022fb6d530_144, v0x56022fb6d530_145, v0x56022fb6d530_146;
v0x56022fb6d530_147 .array/port v0x56022fb6d530, 147;
v0x56022fb6d530_148 .array/port v0x56022fb6d530, 148;
v0x56022fb6d530_149 .array/port v0x56022fb6d530, 149;
v0x56022fb6d530_150 .array/port v0x56022fb6d530, 150;
E_0x56022fb6ca50/37 .event anyedge, v0x56022fb6d530_147, v0x56022fb6d530_148, v0x56022fb6d530_149, v0x56022fb6d530_150;
v0x56022fb6d530_151 .array/port v0x56022fb6d530, 151;
v0x56022fb6d530_152 .array/port v0x56022fb6d530, 152;
v0x56022fb6d530_153 .array/port v0x56022fb6d530, 153;
v0x56022fb6d530_154 .array/port v0x56022fb6d530, 154;
E_0x56022fb6ca50/38 .event anyedge, v0x56022fb6d530_151, v0x56022fb6d530_152, v0x56022fb6d530_153, v0x56022fb6d530_154;
v0x56022fb6d530_155 .array/port v0x56022fb6d530, 155;
v0x56022fb6d530_156 .array/port v0x56022fb6d530, 156;
v0x56022fb6d530_157 .array/port v0x56022fb6d530, 157;
v0x56022fb6d530_158 .array/port v0x56022fb6d530, 158;
E_0x56022fb6ca50/39 .event anyedge, v0x56022fb6d530_155, v0x56022fb6d530_156, v0x56022fb6d530_157, v0x56022fb6d530_158;
v0x56022fb6d530_159 .array/port v0x56022fb6d530, 159;
v0x56022fb6d530_160 .array/port v0x56022fb6d530, 160;
v0x56022fb6d530_161 .array/port v0x56022fb6d530, 161;
v0x56022fb6d530_162 .array/port v0x56022fb6d530, 162;
E_0x56022fb6ca50/40 .event anyedge, v0x56022fb6d530_159, v0x56022fb6d530_160, v0x56022fb6d530_161, v0x56022fb6d530_162;
v0x56022fb6d530_163 .array/port v0x56022fb6d530, 163;
v0x56022fb6d530_164 .array/port v0x56022fb6d530, 164;
v0x56022fb6d530_165 .array/port v0x56022fb6d530, 165;
v0x56022fb6d530_166 .array/port v0x56022fb6d530, 166;
E_0x56022fb6ca50/41 .event anyedge, v0x56022fb6d530_163, v0x56022fb6d530_164, v0x56022fb6d530_165, v0x56022fb6d530_166;
v0x56022fb6d530_167 .array/port v0x56022fb6d530, 167;
v0x56022fb6d530_168 .array/port v0x56022fb6d530, 168;
v0x56022fb6d530_169 .array/port v0x56022fb6d530, 169;
v0x56022fb6d530_170 .array/port v0x56022fb6d530, 170;
E_0x56022fb6ca50/42 .event anyedge, v0x56022fb6d530_167, v0x56022fb6d530_168, v0x56022fb6d530_169, v0x56022fb6d530_170;
v0x56022fb6d530_171 .array/port v0x56022fb6d530, 171;
v0x56022fb6d530_172 .array/port v0x56022fb6d530, 172;
v0x56022fb6d530_173 .array/port v0x56022fb6d530, 173;
v0x56022fb6d530_174 .array/port v0x56022fb6d530, 174;
E_0x56022fb6ca50/43 .event anyedge, v0x56022fb6d530_171, v0x56022fb6d530_172, v0x56022fb6d530_173, v0x56022fb6d530_174;
v0x56022fb6d530_175 .array/port v0x56022fb6d530, 175;
v0x56022fb6d530_176 .array/port v0x56022fb6d530, 176;
v0x56022fb6d530_177 .array/port v0x56022fb6d530, 177;
v0x56022fb6d530_178 .array/port v0x56022fb6d530, 178;
E_0x56022fb6ca50/44 .event anyedge, v0x56022fb6d530_175, v0x56022fb6d530_176, v0x56022fb6d530_177, v0x56022fb6d530_178;
v0x56022fb6d530_179 .array/port v0x56022fb6d530, 179;
v0x56022fb6d530_180 .array/port v0x56022fb6d530, 180;
v0x56022fb6d530_181 .array/port v0x56022fb6d530, 181;
v0x56022fb6d530_182 .array/port v0x56022fb6d530, 182;
E_0x56022fb6ca50/45 .event anyedge, v0x56022fb6d530_179, v0x56022fb6d530_180, v0x56022fb6d530_181, v0x56022fb6d530_182;
v0x56022fb6d530_183 .array/port v0x56022fb6d530, 183;
v0x56022fb6d530_184 .array/port v0x56022fb6d530, 184;
v0x56022fb6d530_185 .array/port v0x56022fb6d530, 185;
v0x56022fb6d530_186 .array/port v0x56022fb6d530, 186;
E_0x56022fb6ca50/46 .event anyedge, v0x56022fb6d530_183, v0x56022fb6d530_184, v0x56022fb6d530_185, v0x56022fb6d530_186;
v0x56022fb6d530_187 .array/port v0x56022fb6d530, 187;
v0x56022fb6d530_188 .array/port v0x56022fb6d530, 188;
v0x56022fb6d530_189 .array/port v0x56022fb6d530, 189;
v0x56022fb6d530_190 .array/port v0x56022fb6d530, 190;
E_0x56022fb6ca50/47 .event anyedge, v0x56022fb6d530_187, v0x56022fb6d530_188, v0x56022fb6d530_189, v0x56022fb6d530_190;
v0x56022fb6d530_191 .array/port v0x56022fb6d530, 191;
v0x56022fb6d530_192 .array/port v0x56022fb6d530, 192;
v0x56022fb6d530_193 .array/port v0x56022fb6d530, 193;
v0x56022fb6d530_194 .array/port v0x56022fb6d530, 194;
E_0x56022fb6ca50/48 .event anyedge, v0x56022fb6d530_191, v0x56022fb6d530_192, v0x56022fb6d530_193, v0x56022fb6d530_194;
v0x56022fb6d530_195 .array/port v0x56022fb6d530, 195;
v0x56022fb6d530_196 .array/port v0x56022fb6d530, 196;
v0x56022fb6d530_197 .array/port v0x56022fb6d530, 197;
v0x56022fb6d530_198 .array/port v0x56022fb6d530, 198;
E_0x56022fb6ca50/49 .event anyedge, v0x56022fb6d530_195, v0x56022fb6d530_196, v0x56022fb6d530_197, v0x56022fb6d530_198;
v0x56022fb6d530_199 .array/port v0x56022fb6d530, 199;
v0x56022fb6d530_200 .array/port v0x56022fb6d530, 200;
v0x56022fb6d530_201 .array/port v0x56022fb6d530, 201;
v0x56022fb6d530_202 .array/port v0x56022fb6d530, 202;
E_0x56022fb6ca50/50 .event anyedge, v0x56022fb6d530_199, v0x56022fb6d530_200, v0x56022fb6d530_201, v0x56022fb6d530_202;
v0x56022fb6d530_203 .array/port v0x56022fb6d530, 203;
v0x56022fb6d530_204 .array/port v0x56022fb6d530, 204;
v0x56022fb6d530_205 .array/port v0x56022fb6d530, 205;
v0x56022fb6d530_206 .array/port v0x56022fb6d530, 206;
E_0x56022fb6ca50/51 .event anyedge, v0x56022fb6d530_203, v0x56022fb6d530_204, v0x56022fb6d530_205, v0x56022fb6d530_206;
v0x56022fb6d530_207 .array/port v0x56022fb6d530, 207;
v0x56022fb6d530_208 .array/port v0x56022fb6d530, 208;
v0x56022fb6d530_209 .array/port v0x56022fb6d530, 209;
v0x56022fb6d530_210 .array/port v0x56022fb6d530, 210;
E_0x56022fb6ca50/52 .event anyedge, v0x56022fb6d530_207, v0x56022fb6d530_208, v0x56022fb6d530_209, v0x56022fb6d530_210;
v0x56022fb6d530_211 .array/port v0x56022fb6d530, 211;
v0x56022fb6d530_212 .array/port v0x56022fb6d530, 212;
v0x56022fb6d530_213 .array/port v0x56022fb6d530, 213;
v0x56022fb6d530_214 .array/port v0x56022fb6d530, 214;
E_0x56022fb6ca50/53 .event anyedge, v0x56022fb6d530_211, v0x56022fb6d530_212, v0x56022fb6d530_213, v0x56022fb6d530_214;
v0x56022fb6d530_215 .array/port v0x56022fb6d530, 215;
v0x56022fb6d530_216 .array/port v0x56022fb6d530, 216;
v0x56022fb6d530_217 .array/port v0x56022fb6d530, 217;
v0x56022fb6d530_218 .array/port v0x56022fb6d530, 218;
E_0x56022fb6ca50/54 .event anyedge, v0x56022fb6d530_215, v0x56022fb6d530_216, v0x56022fb6d530_217, v0x56022fb6d530_218;
v0x56022fb6d530_219 .array/port v0x56022fb6d530, 219;
v0x56022fb6d530_220 .array/port v0x56022fb6d530, 220;
v0x56022fb6d530_221 .array/port v0x56022fb6d530, 221;
v0x56022fb6d530_222 .array/port v0x56022fb6d530, 222;
E_0x56022fb6ca50/55 .event anyedge, v0x56022fb6d530_219, v0x56022fb6d530_220, v0x56022fb6d530_221, v0x56022fb6d530_222;
v0x56022fb6d530_223 .array/port v0x56022fb6d530, 223;
v0x56022fb6d530_224 .array/port v0x56022fb6d530, 224;
v0x56022fb6d530_225 .array/port v0x56022fb6d530, 225;
v0x56022fb6d530_226 .array/port v0x56022fb6d530, 226;
E_0x56022fb6ca50/56 .event anyedge, v0x56022fb6d530_223, v0x56022fb6d530_224, v0x56022fb6d530_225, v0x56022fb6d530_226;
v0x56022fb6d530_227 .array/port v0x56022fb6d530, 227;
v0x56022fb6d530_228 .array/port v0x56022fb6d530, 228;
v0x56022fb6d530_229 .array/port v0x56022fb6d530, 229;
v0x56022fb6d530_230 .array/port v0x56022fb6d530, 230;
E_0x56022fb6ca50/57 .event anyedge, v0x56022fb6d530_227, v0x56022fb6d530_228, v0x56022fb6d530_229, v0x56022fb6d530_230;
v0x56022fb6d530_231 .array/port v0x56022fb6d530, 231;
v0x56022fb6d530_232 .array/port v0x56022fb6d530, 232;
v0x56022fb6d530_233 .array/port v0x56022fb6d530, 233;
v0x56022fb6d530_234 .array/port v0x56022fb6d530, 234;
E_0x56022fb6ca50/58 .event anyedge, v0x56022fb6d530_231, v0x56022fb6d530_232, v0x56022fb6d530_233, v0x56022fb6d530_234;
v0x56022fb6d530_235 .array/port v0x56022fb6d530, 235;
v0x56022fb6d530_236 .array/port v0x56022fb6d530, 236;
v0x56022fb6d530_237 .array/port v0x56022fb6d530, 237;
v0x56022fb6d530_238 .array/port v0x56022fb6d530, 238;
E_0x56022fb6ca50/59 .event anyedge, v0x56022fb6d530_235, v0x56022fb6d530_236, v0x56022fb6d530_237, v0x56022fb6d530_238;
v0x56022fb6d530_239 .array/port v0x56022fb6d530, 239;
v0x56022fb6d530_240 .array/port v0x56022fb6d530, 240;
v0x56022fb6d530_241 .array/port v0x56022fb6d530, 241;
v0x56022fb6d530_242 .array/port v0x56022fb6d530, 242;
E_0x56022fb6ca50/60 .event anyedge, v0x56022fb6d530_239, v0x56022fb6d530_240, v0x56022fb6d530_241, v0x56022fb6d530_242;
v0x56022fb6d530_243 .array/port v0x56022fb6d530, 243;
v0x56022fb6d530_244 .array/port v0x56022fb6d530, 244;
v0x56022fb6d530_245 .array/port v0x56022fb6d530, 245;
v0x56022fb6d530_246 .array/port v0x56022fb6d530, 246;
E_0x56022fb6ca50/61 .event anyedge, v0x56022fb6d530_243, v0x56022fb6d530_244, v0x56022fb6d530_245, v0x56022fb6d530_246;
v0x56022fb6d530_247 .array/port v0x56022fb6d530, 247;
v0x56022fb6d530_248 .array/port v0x56022fb6d530, 248;
v0x56022fb6d530_249 .array/port v0x56022fb6d530, 249;
v0x56022fb6d530_250 .array/port v0x56022fb6d530, 250;
E_0x56022fb6ca50/62 .event anyedge, v0x56022fb6d530_247, v0x56022fb6d530_248, v0x56022fb6d530_249, v0x56022fb6d530_250;
v0x56022fb6d530_251 .array/port v0x56022fb6d530, 251;
v0x56022fb6d530_252 .array/port v0x56022fb6d530, 252;
v0x56022fb6d530_253 .array/port v0x56022fb6d530, 253;
v0x56022fb6d530_254 .array/port v0x56022fb6d530, 254;
E_0x56022fb6ca50/63 .event anyedge, v0x56022fb6d530_251, v0x56022fb6d530_252, v0x56022fb6d530_253, v0x56022fb6d530_254;
v0x56022fb6d530_255 .array/port v0x56022fb6d530, 255;
E_0x56022fb6ca50/64 .event anyedge, v0x56022fb6d530_255;
E_0x56022fb6ca50 .event/or E_0x56022fb6ca50/0, E_0x56022fb6ca50/1, E_0x56022fb6ca50/2, E_0x56022fb6ca50/3, E_0x56022fb6ca50/4, E_0x56022fb6ca50/5, E_0x56022fb6ca50/6, E_0x56022fb6ca50/7, E_0x56022fb6ca50/8, E_0x56022fb6ca50/9, E_0x56022fb6ca50/10, E_0x56022fb6ca50/11, E_0x56022fb6ca50/12, E_0x56022fb6ca50/13, E_0x56022fb6ca50/14, E_0x56022fb6ca50/15, E_0x56022fb6ca50/16, E_0x56022fb6ca50/17, E_0x56022fb6ca50/18, E_0x56022fb6ca50/19, E_0x56022fb6ca50/20, E_0x56022fb6ca50/21, E_0x56022fb6ca50/22, E_0x56022fb6ca50/23, E_0x56022fb6ca50/24, E_0x56022fb6ca50/25, E_0x56022fb6ca50/26, E_0x56022fb6ca50/27, E_0x56022fb6ca50/28, E_0x56022fb6ca50/29, E_0x56022fb6ca50/30, E_0x56022fb6ca50/31, E_0x56022fb6ca50/32, E_0x56022fb6ca50/33, E_0x56022fb6ca50/34, E_0x56022fb6ca50/35, E_0x56022fb6ca50/36, E_0x56022fb6ca50/37, E_0x56022fb6ca50/38, E_0x56022fb6ca50/39, E_0x56022fb6ca50/40, E_0x56022fb6ca50/41, E_0x56022fb6ca50/42, E_0x56022fb6ca50/43, E_0x56022fb6ca50/44, E_0x56022fb6ca50/45, E_0x56022fb6ca50/46, E_0x56022fb6ca50/47, E_0x56022fb6ca50/48, E_0x56022fb6ca50/49, E_0x56022fb6ca50/50, E_0x56022fb6ca50/51, E_0x56022fb6ca50/52, E_0x56022fb6ca50/53, E_0x56022fb6ca50/54, E_0x56022fb6ca50/55, E_0x56022fb6ca50/56, E_0x56022fb6ca50/57, E_0x56022fb6ca50/58, E_0x56022fb6ca50/59, E_0x56022fb6ca50/60, E_0x56022fb6ca50/61, E_0x56022fb6ca50/62, E_0x56022fb6ca50/63, E_0x56022fb6ca50/64;
S_0x56022fb71590 .scope module, "WB_STAGE" "wb_stage" 23 248, 22 24 0, S_0x56022fa49a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "wb_alu_result";
    .port_info 1 /INPUT 32 "wb_mem_data";
    .port_info 2 /INPUT 6 "wb_rd";
    .port_info 3 /INPUT 6 "wb_rt";
    .port_info 4 /INPUT 4 "wb_opcode";
    .port_info 5 /INPUT 1 "wb_reg_write";
    .port_info 6 /INPUT 1 "wb_mem_to_reg";
    .port_info 7 /OUTPUT 6 "wb_write_reg";
    .port_info 8 /OUTPUT 32 "wb_write_data";
    .port_info 9 /OUTPUT 1 "wb_write_en";
P_0x56022fb71770 .param/l "OP_SVPC" 0 22 39, C4<1111>;
L_0x56022fb96ab0 .functor BUFZ 1, L_0x56022fb96510, C4<0>, C4<0>, C4<0>;
L_0x7f5a6c89f840 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x56022fb71950_0 .net/2u *"_ivl_0", 3 0, L_0x7f5a6c89f840;  1 drivers
v0x56022fb71a30_0 .net *"_ivl_2", 0 0, L_0x56022fb96640;  1 drivers
v0x56022fb71af0_0 .net "wb_alu_result", 31 0, L_0x56022fb96270;  alias, 1 drivers
v0x56022fb71c10_0 .net "wb_mem_data", 31 0, v0x56022fb6fef0_0;  alias, 1 drivers
v0x56022fb71d20_0 .net "wb_mem_to_reg", 0 0, L_0x56022fb96580;  alias, 1 drivers
v0x56022fb71e10_0 .net "wb_opcode", 3 0, L_0x56022fb963c0;  alias, 1 drivers
v0x56022fb71eb0_0 .net "wb_rd", 5 0, L_0x56022fb962e0;  alias, 1 drivers
v0x56022fb71fa0_0 .net "wb_reg_write", 0 0, L_0x56022fb96510;  alias, 1 drivers
v0x56022fb72090_0 .net "wb_rt", 5 0, L_0x56022fb96350;  alias, 1 drivers
v0x56022fb72150_0 .net "wb_write_data", 31 0, L_0x56022fb968f0;  alias, 1 drivers
v0x56022fb721f0_0 .net "wb_write_en", 0 0, L_0x56022fb96ab0;  alias, 1 drivers
v0x56022fb722e0_0 .net "wb_write_reg", 5 0, L_0x56022fb96770;  alias, 1 drivers
L_0x56022fb96640 .cmp/eq 4, L_0x56022fb963c0, L_0x7f5a6c89f840;
L_0x56022fb96770 .functor MUXZ 6, L_0x56022fb962e0, L_0x56022fb96350, L_0x56022fb96640, C4<>;
L_0x56022fb968f0 .functor MUXZ 32, L_0x56022fb96270, v0x56022fb6fef0_0, L_0x56022fb96580, C4<>;
S_0x56022fb1e7f0 .scope module, "im_minimal" "im_minimal" 25 3;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
P_0x56022f9ae470 .param/l "MEM_SIZE" 0 25 7, +C4<00000000000000000000000100000000>;
o0x7f5a6c8fd978 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x56022fb76820_0 .net "address", 31 0, o0x7f5a6c8fd978;  0 drivers
v0x56022fb768c0_0 .var "instruction", 31 0;
v0x56022fb769c0 .array "mem", 255 0, 31 0;
v0x56022fb769c0_0 .array/port v0x56022fb769c0, 0;
v0x56022fb769c0_1 .array/port v0x56022fb769c0, 1;
v0x56022fb769c0_2 .array/port v0x56022fb769c0, 2;
E_0x56022fb75d50/0 .event anyedge, v0x56022fb76820_0, v0x56022fb769c0_0, v0x56022fb769c0_1, v0x56022fb769c0_2;
v0x56022fb769c0_3 .array/port v0x56022fb769c0, 3;
v0x56022fb769c0_4 .array/port v0x56022fb769c0, 4;
v0x56022fb769c0_5 .array/port v0x56022fb769c0, 5;
v0x56022fb769c0_6 .array/port v0x56022fb769c0, 6;
E_0x56022fb75d50/1 .event anyedge, v0x56022fb769c0_3, v0x56022fb769c0_4, v0x56022fb769c0_5, v0x56022fb769c0_6;
v0x56022fb769c0_7 .array/port v0x56022fb769c0, 7;
v0x56022fb769c0_8 .array/port v0x56022fb769c0, 8;
v0x56022fb769c0_9 .array/port v0x56022fb769c0, 9;
v0x56022fb769c0_10 .array/port v0x56022fb769c0, 10;
E_0x56022fb75d50/2 .event anyedge, v0x56022fb769c0_7, v0x56022fb769c0_8, v0x56022fb769c0_9, v0x56022fb769c0_10;
v0x56022fb769c0_11 .array/port v0x56022fb769c0, 11;
v0x56022fb769c0_12 .array/port v0x56022fb769c0, 12;
v0x56022fb769c0_13 .array/port v0x56022fb769c0, 13;
v0x56022fb769c0_14 .array/port v0x56022fb769c0, 14;
E_0x56022fb75d50/3 .event anyedge, v0x56022fb769c0_11, v0x56022fb769c0_12, v0x56022fb769c0_13, v0x56022fb769c0_14;
v0x56022fb769c0_15 .array/port v0x56022fb769c0, 15;
v0x56022fb769c0_16 .array/port v0x56022fb769c0, 16;
v0x56022fb769c0_17 .array/port v0x56022fb769c0, 17;
v0x56022fb769c0_18 .array/port v0x56022fb769c0, 18;
E_0x56022fb75d50/4 .event anyedge, v0x56022fb769c0_15, v0x56022fb769c0_16, v0x56022fb769c0_17, v0x56022fb769c0_18;
v0x56022fb769c0_19 .array/port v0x56022fb769c0, 19;
v0x56022fb769c0_20 .array/port v0x56022fb769c0, 20;
v0x56022fb769c0_21 .array/port v0x56022fb769c0, 21;
v0x56022fb769c0_22 .array/port v0x56022fb769c0, 22;
E_0x56022fb75d50/5 .event anyedge, v0x56022fb769c0_19, v0x56022fb769c0_20, v0x56022fb769c0_21, v0x56022fb769c0_22;
v0x56022fb769c0_23 .array/port v0x56022fb769c0, 23;
v0x56022fb769c0_24 .array/port v0x56022fb769c0, 24;
v0x56022fb769c0_25 .array/port v0x56022fb769c0, 25;
v0x56022fb769c0_26 .array/port v0x56022fb769c0, 26;
E_0x56022fb75d50/6 .event anyedge, v0x56022fb769c0_23, v0x56022fb769c0_24, v0x56022fb769c0_25, v0x56022fb769c0_26;
v0x56022fb769c0_27 .array/port v0x56022fb769c0, 27;
v0x56022fb769c0_28 .array/port v0x56022fb769c0, 28;
v0x56022fb769c0_29 .array/port v0x56022fb769c0, 29;
v0x56022fb769c0_30 .array/port v0x56022fb769c0, 30;
E_0x56022fb75d50/7 .event anyedge, v0x56022fb769c0_27, v0x56022fb769c0_28, v0x56022fb769c0_29, v0x56022fb769c0_30;
v0x56022fb769c0_31 .array/port v0x56022fb769c0, 31;
v0x56022fb769c0_32 .array/port v0x56022fb769c0, 32;
v0x56022fb769c0_33 .array/port v0x56022fb769c0, 33;
v0x56022fb769c0_34 .array/port v0x56022fb769c0, 34;
E_0x56022fb75d50/8 .event anyedge, v0x56022fb769c0_31, v0x56022fb769c0_32, v0x56022fb769c0_33, v0x56022fb769c0_34;
v0x56022fb769c0_35 .array/port v0x56022fb769c0, 35;
v0x56022fb769c0_36 .array/port v0x56022fb769c0, 36;
v0x56022fb769c0_37 .array/port v0x56022fb769c0, 37;
v0x56022fb769c0_38 .array/port v0x56022fb769c0, 38;
E_0x56022fb75d50/9 .event anyedge, v0x56022fb769c0_35, v0x56022fb769c0_36, v0x56022fb769c0_37, v0x56022fb769c0_38;
v0x56022fb769c0_39 .array/port v0x56022fb769c0, 39;
v0x56022fb769c0_40 .array/port v0x56022fb769c0, 40;
v0x56022fb769c0_41 .array/port v0x56022fb769c0, 41;
v0x56022fb769c0_42 .array/port v0x56022fb769c0, 42;
E_0x56022fb75d50/10 .event anyedge, v0x56022fb769c0_39, v0x56022fb769c0_40, v0x56022fb769c0_41, v0x56022fb769c0_42;
v0x56022fb769c0_43 .array/port v0x56022fb769c0, 43;
v0x56022fb769c0_44 .array/port v0x56022fb769c0, 44;
v0x56022fb769c0_45 .array/port v0x56022fb769c0, 45;
v0x56022fb769c0_46 .array/port v0x56022fb769c0, 46;
E_0x56022fb75d50/11 .event anyedge, v0x56022fb769c0_43, v0x56022fb769c0_44, v0x56022fb769c0_45, v0x56022fb769c0_46;
v0x56022fb769c0_47 .array/port v0x56022fb769c0, 47;
v0x56022fb769c0_48 .array/port v0x56022fb769c0, 48;
v0x56022fb769c0_49 .array/port v0x56022fb769c0, 49;
v0x56022fb769c0_50 .array/port v0x56022fb769c0, 50;
E_0x56022fb75d50/12 .event anyedge, v0x56022fb769c0_47, v0x56022fb769c0_48, v0x56022fb769c0_49, v0x56022fb769c0_50;
v0x56022fb769c0_51 .array/port v0x56022fb769c0, 51;
v0x56022fb769c0_52 .array/port v0x56022fb769c0, 52;
v0x56022fb769c0_53 .array/port v0x56022fb769c0, 53;
v0x56022fb769c0_54 .array/port v0x56022fb769c0, 54;
E_0x56022fb75d50/13 .event anyedge, v0x56022fb769c0_51, v0x56022fb769c0_52, v0x56022fb769c0_53, v0x56022fb769c0_54;
v0x56022fb769c0_55 .array/port v0x56022fb769c0, 55;
v0x56022fb769c0_56 .array/port v0x56022fb769c0, 56;
v0x56022fb769c0_57 .array/port v0x56022fb769c0, 57;
v0x56022fb769c0_58 .array/port v0x56022fb769c0, 58;
E_0x56022fb75d50/14 .event anyedge, v0x56022fb769c0_55, v0x56022fb769c0_56, v0x56022fb769c0_57, v0x56022fb769c0_58;
v0x56022fb769c0_59 .array/port v0x56022fb769c0, 59;
v0x56022fb769c0_60 .array/port v0x56022fb769c0, 60;
v0x56022fb769c0_61 .array/port v0x56022fb769c0, 61;
v0x56022fb769c0_62 .array/port v0x56022fb769c0, 62;
E_0x56022fb75d50/15 .event anyedge, v0x56022fb769c0_59, v0x56022fb769c0_60, v0x56022fb769c0_61, v0x56022fb769c0_62;
v0x56022fb769c0_63 .array/port v0x56022fb769c0, 63;
v0x56022fb769c0_64 .array/port v0x56022fb769c0, 64;
v0x56022fb769c0_65 .array/port v0x56022fb769c0, 65;
v0x56022fb769c0_66 .array/port v0x56022fb769c0, 66;
E_0x56022fb75d50/16 .event anyedge, v0x56022fb769c0_63, v0x56022fb769c0_64, v0x56022fb769c0_65, v0x56022fb769c0_66;
v0x56022fb769c0_67 .array/port v0x56022fb769c0, 67;
v0x56022fb769c0_68 .array/port v0x56022fb769c0, 68;
v0x56022fb769c0_69 .array/port v0x56022fb769c0, 69;
v0x56022fb769c0_70 .array/port v0x56022fb769c0, 70;
E_0x56022fb75d50/17 .event anyedge, v0x56022fb769c0_67, v0x56022fb769c0_68, v0x56022fb769c0_69, v0x56022fb769c0_70;
v0x56022fb769c0_71 .array/port v0x56022fb769c0, 71;
v0x56022fb769c0_72 .array/port v0x56022fb769c0, 72;
v0x56022fb769c0_73 .array/port v0x56022fb769c0, 73;
v0x56022fb769c0_74 .array/port v0x56022fb769c0, 74;
E_0x56022fb75d50/18 .event anyedge, v0x56022fb769c0_71, v0x56022fb769c0_72, v0x56022fb769c0_73, v0x56022fb769c0_74;
v0x56022fb769c0_75 .array/port v0x56022fb769c0, 75;
v0x56022fb769c0_76 .array/port v0x56022fb769c0, 76;
v0x56022fb769c0_77 .array/port v0x56022fb769c0, 77;
v0x56022fb769c0_78 .array/port v0x56022fb769c0, 78;
E_0x56022fb75d50/19 .event anyedge, v0x56022fb769c0_75, v0x56022fb769c0_76, v0x56022fb769c0_77, v0x56022fb769c0_78;
v0x56022fb769c0_79 .array/port v0x56022fb769c0, 79;
v0x56022fb769c0_80 .array/port v0x56022fb769c0, 80;
v0x56022fb769c0_81 .array/port v0x56022fb769c0, 81;
v0x56022fb769c0_82 .array/port v0x56022fb769c0, 82;
E_0x56022fb75d50/20 .event anyedge, v0x56022fb769c0_79, v0x56022fb769c0_80, v0x56022fb769c0_81, v0x56022fb769c0_82;
v0x56022fb769c0_83 .array/port v0x56022fb769c0, 83;
v0x56022fb769c0_84 .array/port v0x56022fb769c0, 84;
v0x56022fb769c0_85 .array/port v0x56022fb769c0, 85;
v0x56022fb769c0_86 .array/port v0x56022fb769c0, 86;
E_0x56022fb75d50/21 .event anyedge, v0x56022fb769c0_83, v0x56022fb769c0_84, v0x56022fb769c0_85, v0x56022fb769c0_86;
v0x56022fb769c0_87 .array/port v0x56022fb769c0, 87;
v0x56022fb769c0_88 .array/port v0x56022fb769c0, 88;
v0x56022fb769c0_89 .array/port v0x56022fb769c0, 89;
v0x56022fb769c0_90 .array/port v0x56022fb769c0, 90;
E_0x56022fb75d50/22 .event anyedge, v0x56022fb769c0_87, v0x56022fb769c0_88, v0x56022fb769c0_89, v0x56022fb769c0_90;
v0x56022fb769c0_91 .array/port v0x56022fb769c0, 91;
v0x56022fb769c0_92 .array/port v0x56022fb769c0, 92;
v0x56022fb769c0_93 .array/port v0x56022fb769c0, 93;
v0x56022fb769c0_94 .array/port v0x56022fb769c0, 94;
E_0x56022fb75d50/23 .event anyedge, v0x56022fb769c0_91, v0x56022fb769c0_92, v0x56022fb769c0_93, v0x56022fb769c0_94;
v0x56022fb769c0_95 .array/port v0x56022fb769c0, 95;
v0x56022fb769c0_96 .array/port v0x56022fb769c0, 96;
v0x56022fb769c0_97 .array/port v0x56022fb769c0, 97;
v0x56022fb769c0_98 .array/port v0x56022fb769c0, 98;
E_0x56022fb75d50/24 .event anyedge, v0x56022fb769c0_95, v0x56022fb769c0_96, v0x56022fb769c0_97, v0x56022fb769c0_98;
v0x56022fb769c0_99 .array/port v0x56022fb769c0, 99;
v0x56022fb769c0_100 .array/port v0x56022fb769c0, 100;
v0x56022fb769c0_101 .array/port v0x56022fb769c0, 101;
v0x56022fb769c0_102 .array/port v0x56022fb769c0, 102;
E_0x56022fb75d50/25 .event anyedge, v0x56022fb769c0_99, v0x56022fb769c0_100, v0x56022fb769c0_101, v0x56022fb769c0_102;
v0x56022fb769c0_103 .array/port v0x56022fb769c0, 103;
v0x56022fb769c0_104 .array/port v0x56022fb769c0, 104;
v0x56022fb769c0_105 .array/port v0x56022fb769c0, 105;
v0x56022fb769c0_106 .array/port v0x56022fb769c0, 106;
E_0x56022fb75d50/26 .event anyedge, v0x56022fb769c0_103, v0x56022fb769c0_104, v0x56022fb769c0_105, v0x56022fb769c0_106;
v0x56022fb769c0_107 .array/port v0x56022fb769c0, 107;
v0x56022fb769c0_108 .array/port v0x56022fb769c0, 108;
v0x56022fb769c0_109 .array/port v0x56022fb769c0, 109;
v0x56022fb769c0_110 .array/port v0x56022fb769c0, 110;
E_0x56022fb75d50/27 .event anyedge, v0x56022fb769c0_107, v0x56022fb769c0_108, v0x56022fb769c0_109, v0x56022fb769c0_110;
v0x56022fb769c0_111 .array/port v0x56022fb769c0, 111;
v0x56022fb769c0_112 .array/port v0x56022fb769c0, 112;
v0x56022fb769c0_113 .array/port v0x56022fb769c0, 113;
v0x56022fb769c0_114 .array/port v0x56022fb769c0, 114;
E_0x56022fb75d50/28 .event anyedge, v0x56022fb769c0_111, v0x56022fb769c0_112, v0x56022fb769c0_113, v0x56022fb769c0_114;
v0x56022fb769c0_115 .array/port v0x56022fb769c0, 115;
v0x56022fb769c0_116 .array/port v0x56022fb769c0, 116;
v0x56022fb769c0_117 .array/port v0x56022fb769c0, 117;
v0x56022fb769c0_118 .array/port v0x56022fb769c0, 118;
E_0x56022fb75d50/29 .event anyedge, v0x56022fb769c0_115, v0x56022fb769c0_116, v0x56022fb769c0_117, v0x56022fb769c0_118;
v0x56022fb769c0_119 .array/port v0x56022fb769c0, 119;
v0x56022fb769c0_120 .array/port v0x56022fb769c0, 120;
v0x56022fb769c0_121 .array/port v0x56022fb769c0, 121;
v0x56022fb769c0_122 .array/port v0x56022fb769c0, 122;
E_0x56022fb75d50/30 .event anyedge, v0x56022fb769c0_119, v0x56022fb769c0_120, v0x56022fb769c0_121, v0x56022fb769c0_122;
v0x56022fb769c0_123 .array/port v0x56022fb769c0, 123;
v0x56022fb769c0_124 .array/port v0x56022fb769c0, 124;
v0x56022fb769c0_125 .array/port v0x56022fb769c0, 125;
v0x56022fb769c0_126 .array/port v0x56022fb769c0, 126;
E_0x56022fb75d50/31 .event anyedge, v0x56022fb769c0_123, v0x56022fb769c0_124, v0x56022fb769c0_125, v0x56022fb769c0_126;
v0x56022fb769c0_127 .array/port v0x56022fb769c0, 127;
v0x56022fb769c0_128 .array/port v0x56022fb769c0, 128;
v0x56022fb769c0_129 .array/port v0x56022fb769c0, 129;
v0x56022fb769c0_130 .array/port v0x56022fb769c0, 130;
E_0x56022fb75d50/32 .event anyedge, v0x56022fb769c0_127, v0x56022fb769c0_128, v0x56022fb769c0_129, v0x56022fb769c0_130;
v0x56022fb769c0_131 .array/port v0x56022fb769c0, 131;
v0x56022fb769c0_132 .array/port v0x56022fb769c0, 132;
v0x56022fb769c0_133 .array/port v0x56022fb769c0, 133;
v0x56022fb769c0_134 .array/port v0x56022fb769c0, 134;
E_0x56022fb75d50/33 .event anyedge, v0x56022fb769c0_131, v0x56022fb769c0_132, v0x56022fb769c0_133, v0x56022fb769c0_134;
v0x56022fb769c0_135 .array/port v0x56022fb769c0, 135;
v0x56022fb769c0_136 .array/port v0x56022fb769c0, 136;
v0x56022fb769c0_137 .array/port v0x56022fb769c0, 137;
v0x56022fb769c0_138 .array/port v0x56022fb769c0, 138;
E_0x56022fb75d50/34 .event anyedge, v0x56022fb769c0_135, v0x56022fb769c0_136, v0x56022fb769c0_137, v0x56022fb769c0_138;
v0x56022fb769c0_139 .array/port v0x56022fb769c0, 139;
v0x56022fb769c0_140 .array/port v0x56022fb769c0, 140;
v0x56022fb769c0_141 .array/port v0x56022fb769c0, 141;
v0x56022fb769c0_142 .array/port v0x56022fb769c0, 142;
E_0x56022fb75d50/35 .event anyedge, v0x56022fb769c0_139, v0x56022fb769c0_140, v0x56022fb769c0_141, v0x56022fb769c0_142;
v0x56022fb769c0_143 .array/port v0x56022fb769c0, 143;
v0x56022fb769c0_144 .array/port v0x56022fb769c0, 144;
v0x56022fb769c0_145 .array/port v0x56022fb769c0, 145;
v0x56022fb769c0_146 .array/port v0x56022fb769c0, 146;
E_0x56022fb75d50/36 .event anyedge, v0x56022fb769c0_143, v0x56022fb769c0_144, v0x56022fb769c0_145, v0x56022fb769c0_146;
v0x56022fb769c0_147 .array/port v0x56022fb769c0, 147;
v0x56022fb769c0_148 .array/port v0x56022fb769c0, 148;
v0x56022fb769c0_149 .array/port v0x56022fb769c0, 149;
v0x56022fb769c0_150 .array/port v0x56022fb769c0, 150;
E_0x56022fb75d50/37 .event anyedge, v0x56022fb769c0_147, v0x56022fb769c0_148, v0x56022fb769c0_149, v0x56022fb769c0_150;
v0x56022fb769c0_151 .array/port v0x56022fb769c0, 151;
v0x56022fb769c0_152 .array/port v0x56022fb769c0, 152;
v0x56022fb769c0_153 .array/port v0x56022fb769c0, 153;
v0x56022fb769c0_154 .array/port v0x56022fb769c0, 154;
E_0x56022fb75d50/38 .event anyedge, v0x56022fb769c0_151, v0x56022fb769c0_152, v0x56022fb769c0_153, v0x56022fb769c0_154;
v0x56022fb769c0_155 .array/port v0x56022fb769c0, 155;
v0x56022fb769c0_156 .array/port v0x56022fb769c0, 156;
v0x56022fb769c0_157 .array/port v0x56022fb769c0, 157;
v0x56022fb769c0_158 .array/port v0x56022fb769c0, 158;
E_0x56022fb75d50/39 .event anyedge, v0x56022fb769c0_155, v0x56022fb769c0_156, v0x56022fb769c0_157, v0x56022fb769c0_158;
v0x56022fb769c0_159 .array/port v0x56022fb769c0, 159;
v0x56022fb769c0_160 .array/port v0x56022fb769c0, 160;
v0x56022fb769c0_161 .array/port v0x56022fb769c0, 161;
v0x56022fb769c0_162 .array/port v0x56022fb769c0, 162;
E_0x56022fb75d50/40 .event anyedge, v0x56022fb769c0_159, v0x56022fb769c0_160, v0x56022fb769c0_161, v0x56022fb769c0_162;
v0x56022fb769c0_163 .array/port v0x56022fb769c0, 163;
v0x56022fb769c0_164 .array/port v0x56022fb769c0, 164;
v0x56022fb769c0_165 .array/port v0x56022fb769c0, 165;
v0x56022fb769c0_166 .array/port v0x56022fb769c0, 166;
E_0x56022fb75d50/41 .event anyedge, v0x56022fb769c0_163, v0x56022fb769c0_164, v0x56022fb769c0_165, v0x56022fb769c0_166;
v0x56022fb769c0_167 .array/port v0x56022fb769c0, 167;
v0x56022fb769c0_168 .array/port v0x56022fb769c0, 168;
v0x56022fb769c0_169 .array/port v0x56022fb769c0, 169;
v0x56022fb769c0_170 .array/port v0x56022fb769c0, 170;
E_0x56022fb75d50/42 .event anyedge, v0x56022fb769c0_167, v0x56022fb769c0_168, v0x56022fb769c0_169, v0x56022fb769c0_170;
v0x56022fb769c0_171 .array/port v0x56022fb769c0, 171;
v0x56022fb769c0_172 .array/port v0x56022fb769c0, 172;
v0x56022fb769c0_173 .array/port v0x56022fb769c0, 173;
v0x56022fb769c0_174 .array/port v0x56022fb769c0, 174;
E_0x56022fb75d50/43 .event anyedge, v0x56022fb769c0_171, v0x56022fb769c0_172, v0x56022fb769c0_173, v0x56022fb769c0_174;
v0x56022fb769c0_175 .array/port v0x56022fb769c0, 175;
v0x56022fb769c0_176 .array/port v0x56022fb769c0, 176;
v0x56022fb769c0_177 .array/port v0x56022fb769c0, 177;
v0x56022fb769c0_178 .array/port v0x56022fb769c0, 178;
E_0x56022fb75d50/44 .event anyedge, v0x56022fb769c0_175, v0x56022fb769c0_176, v0x56022fb769c0_177, v0x56022fb769c0_178;
v0x56022fb769c0_179 .array/port v0x56022fb769c0, 179;
v0x56022fb769c0_180 .array/port v0x56022fb769c0, 180;
v0x56022fb769c0_181 .array/port v0x56022fb769c0, 181;
v0x56022fb769c0_182 .array/port v0x56022fb769c0, 182;
E_0x56022fb75d50/45 .event anyedge, v0x56022fb769c0_179, v0x56022fb769c0_180, v0x56022fb769c0_181, v0x56022fb769c0_182;
v0x56022fb769c0_183 .array/port v0x56022fb769c0, 183;
v0x56022fb769c0_184 .array/port v0x56022fb769c0, 184;
v0x56022fb769c0_185 .array/port v0x56022fb769c0, 185;
v0x56022fb769c0_186 .array/port v0x56022fb769c0, 186;
E_0x56022fb75d50/46 .event anyedge, v0x56022fb769c0_183, v0x56022fb769c0_184, v0x56022fb769c0_185, v0x56022fb769c0_186;
v0x56022fb769c0_187 .array/port v0x56022fb769c0, 187;
v0x56022fb769c0_188 .array/port v0x56022fb769c0, 188;
v0x56022fb769c0_189 .array/port v0x56022fb769c0, 189;
v0x56022fb769c0_190 .array/port v0x56022fb769c0, 190;
E_0x56022fb75d50/47 .event anyedge, v0x56022fb769c0_187, v0x56022fb769c0_188, v0x56022fb769c0_189, v0x56022fb769c0_190;
v0x56022fb769c0_191 .array/port v0x56022fb769c0, 191;
v0x56022fb769c0_192 .array/port v0x56022fb769c0, 192;
v0x56022fb769c0_193 .array/port v0x56022fb769c0, 193;
v0x56022fb769c0_194 .array/port v0x56022fb769c0, 194;
E_0x56022fb75d50/48 .event anyedge, v0x56022fb769c0_191, v0x56022fb769c0_192, v0x56022fb769c0_193, v0x56022fb769c0_194;
v0x56022fb769c0_195 .array/port v0x56022fb769c0, 195;
v0x56022fb769c0_196 .array/port v0x56022fb769c0, 196;
v0x56022fb769c0_197 .array/port v0x56022fb769c0, 197;
v0x56022fb769c0_198 .array/port v0x56022fb769c0, 198;
E_0x56022fb75d50/49 .event anyedge, v0x56022fb769c0_195, v0x56022fb769c0_196, v0x56022fb769c0_197, v0x56022fb769c0_198;
v0x56022fb769c0_199 .array/port v0x56022fb769c0, 199;
v0x56022fb769c0_200 .array/port v0x56022fb769c0, 200;
v0x56022fb769c0_201 .array/port v0x56022fb769c0, 201;
v0x56022fb769c0_202 .array/port v0x56022fb769c0, 202;
E_0x56022fb75d50/50 .event anyedge, v0x56022fb769c0_199, v0x56022fb769c0_200, v0x56022fb769c0_201, v0x56022fb769c0_202;
v0x56022fb769c0_203 .array/port v0x56022fb769c0, 203;
v0x56022fb769c0_204 .array/port v0x56022fb769c0, 204;
v0x56022fb769c0_205 .array/port v0x56022fb769c0, 205;
v0x56022fb769c0_206 .array/port v0x56022fb769c0, 206;
E_0x56022fb75d50/51 .event anyedge, v0x56022fb769c0_203, v0x56022fb769c0_204, v0x56022fb769c0_205, v0x56022fb769c0_206;
v0x56022fb769c0_207 .array/port v0x56022fb769c0, 207;
v0x56022fb769c0_208 .array/port v0x56022fb769c0, 208;
v0x56022fb769c0_209 .array/port v0x56022fb769c0, 209;
v0x56022fb769c0_210 .array/port v0x56022fb769c0, 210;
E_0x56022fb75d50/52 .event anyedge, v0x56022fb769c0_207, v0x56022fb769c0_208, v0x56022fb769c0_209, v0x56022fb769c0_210;
v0x56022fb769c0_211 .array/port v0x56022fb769c0, 211;
v0x56022fb769c0_212 .array/port v0x56022fb769c0, 212;
v0x56022fb769c0_213 .array/port v0x56022fb769c0, 213;
v0x56022fb769c0_214 .array/port v0x56022fb769c0, 214;
E_0x56022fb75d50/53 .event anyedge, v0x56022fb769c0_211, v0x56022fb769c0_212, v0x56022fb769c0_213, v0x56022fb769c0_214;
v0x56022fb769c0_215 .array/port v0x56022fb769c0, 215;
v0x56022fb769c0_216 .array/port v0x56022fb769c0, 216;
v0x56022fb769c0_217 .array/port v0x56022fb769c0, 217;
v0x56022fb769c0_218 .array/port v0x56022fb769c0, 218;
E_0x56022fb75d50/54 .event anyedge, v0x56022fb769c0_215, v0x56022fb769c0_216, v0x56022fb769c0_217, v0x56022fb769c0_218;
v0x56022fb769c0_219 .array/port v0x56022fb769c0, 219;
v0x56022fb769c0_220 .array/port v0x56022fb769c0, 220;
v0x56022fb769c0_221 .array/port v0x56022fb769c0, 221;
v0x56022fb769c0_222 .array/port v0x56022fb769c0, 222;
E_0x56022fb75d50/55 .event anyedge, v0x56022fb769c0_219, v0x56022fb769c0_220, v0x56022fb769c0_221, v0x56022fb769c0_222;
v0x56022fb769c0_223 .array/port v0x56022fb769c0, 223;
v0x56022fb769c0_224 .array/port v0x56022fb769c0, 224;
v0x56022fb769c0_225 .array/port v0x56022fb769c0, 225;
v0x56022fb769c0_226 .array/port v0x56022fb769c0, 226;
E_0x56022fb75d50/56 .event anyedge, v0x56022fb769c0_223, v0x56022fb769c0_224, v0x56022fb769c0_225, v0x56022fb769c0_226;
v0x56022fb769c0_227 .array/port v0x56022fb769c0, 227;
v0x56022fb769c0_228 .array/port v0x56022fb769c0, 228;
v0x56022fb769c0_229 .array/port v0x56022fb769c0, 229;
v0x56022fb769c0_230 .array/port v0x56022fb769c0, 230;
E_0x56022fb75d50/57 .event anyedge, v0x56022fb769c0_227, v0x56022fb769c0_228, v0x56022fb769c0_229, v0x56022fb769c0_230;
v0x56022fb769c0_231 .array/port v0x56022fb769c0, 231;
v0x56022fb769c0_232 .array/port v0x56022fb769c0, 232;
v0x56022fb769c0_233 .array/port v0x56022fb769c0, 233;
v0x56022fb769c0_234 .array/port v0x56022fb769c0, 234;
E_0x56022fb75d50/58 .event anyedge, v0x56022fb769c0_231, v0x56022fb769c0_232, v0x56022fb769c0_233, v0x56022fb769c0_234;
v0x56022fb769c0_235 .array/port v0x56022fb769c0, 235;
v0x56022fb769c0_236 .array/port v0x56022fb769c0, 236;
v0x56022fb769c0_237 .array/port v0x56022fb769c0, 237;
v0x56022fb769c0_238 .array/port v0x56022fb769c0, 238;
E_0x56022fb75d50/59 .event anyedge, v0x56022fb769c0_235, v0x56022fb769c0_236, v0x56022fb769c0_237, v0x56022fb769c0_238;
v0x56022fb769c0_239 .array/port v0x56022fb769c0, 239;
v0x56022fb769c0_240 .array/port v0x56022fb769c0, 240;
v0x56022fb769c0_241 .array/port v0x56022fb769c0, 241;
v0x56022fb769c0_242 .array/port v0x56022fb769c0, 242;
E_0x56022fb75d50/60 .event anyedge, v0x56022fb769c0_239, v0x56022fb769c0_240, v0x56022fb769c0_241, v0x56022fb769c0_242;
v0x56022fb769c0_243 .array/port v0x56022fb769c0, 243;
v0x56022fb769c0_244 .array/port v0x56022fb769c0, 244;
v0x56022fb769c0_245 .array/port v0x56022fb769c0, 245;
v0x56022fb769c0_246 .array/port v0x56022fb769c0, 246;
E_0x56022fb75d50/61 .event anyedge, v0x56022fb769c0_243, v0x56022fb769c0_244, v0x56022fb769c0_245, v0x56022fb769c0_246;
v0x56022fb769c0_247 .array/port v0x56022fb769c0, 247;
v0x56022fb769c0_248 .array/port v0x56022fb769c0, 248;
v0x56022fb769c0_249 .array/port v0x56022fb769c0, 249;
v0x56022fb769c0_250 .array/port v0x56022fb769c0, 250;
E_0x56022fb75d50/62 .event anyedge, v0x56022fb769c0_247, v0x56022fb769c0_248, v0x56022fb769c0_249, v0x56022fb769c0_250;
v0x56022fb769c0_251 .array/port v0x56022fb769c0, 251;
v0x56022fb769c0_252 .array/port v0x56022fb769c0, 252;
v0x56022fb769c0_253 .array/port v0x56022fb769c0, 253;
v0x56022fb769c0_254 .array/port v0x56022fb769c0, 254;
E_0x56022fb75d50/63 .event anyedge, v0x56022fb769c0_251, v0x56022fb769c0_252, v0x56022fb769c0_253, v0x56022fb769c0_254;
v0x56022fb769c0_255 .array/port v0x56022fb769c0, 255;
E_0x56022fb75d50/64 .event anyedge, v0x56022fb769c0_255;
E_0x56022fb75d50 .event/or E_0x56022fb75d50/0, E_0x56022fb75d50/1, E_0x56022fb75d50/2, E_0x56022fb75d50/3, E_0x56022fb75d50/4, E_0x56022fb75d50/5, E_0x56022fb75d50/6, E_0x56022fb75d50/7, E_0x56022fb75d50/8, E_0x56022fb75d50/9, E_0x56022fb75d50/10, E_0x56022fb75d50/11, E_0x56022fb75d50/12, E_0x56022fb75d50/13, E_0x56022fb75d50/14, E_0x56022fb75d50/15, E_0x56022fb75d50/16, E_0x56022fb75d50/17, E_0x56022fb75d50/18, E_0x56022fb75d50/19, E_0x56022fb75d50/20, E_0x56022fb75d50/21, E_0x56022fb75d50/22, E_0x56022fb75d50/23, E_0x56022fb75d50/24, E_0x56022fb75d50/25, E_0x56022fb75d50/26, E_0x56022fb75d50/27, E_0x56022fb75d50/28, E_0x56022fb75d50/29, E_0x56022fb75d50/30, E_0x56022fb75d50/31, E_0x56022fb75d50/32, E_0x56022fb75d50/33, E_0x56022fb75d50/34, E_0x56022fb75d50/35, E_0x56022fb75d50/36, E_0x56022fb75d50/37, E_0x56022fb75d50/38, E_0x56022fb75d50/39, E_0x56022fb75d50/40, E_0x56022fb75d50/41, E_0x56022fb75d50/42, E_0x56022fb75d50/43, E_0x56022fb75d50/44, E_0x56022fb75d50/45, E_0x56022fb75d50/46, E_0x56022fb75d50/47, E_0x56022fb75d50/48, E_0x56022fb75d50/49, E_0x56022fb75d50/50, E_0x56022fb75d50/51, E_0x56022fb75d50/52, E_0x56022fb75d50/53, E_0x56022fb75d50/54, E_0x56022fb75d50/55, E_0x56022fb75d50/56, E_0x56022fb75d50/57, E_0x56022fb75d50/58, E_0x56022fb75d50/59, E_0x56022fb75d50/60, E_0x56022fb75d50/61, E_0x56022fb75d50/62, E_0x56022fb75d50/63, E_0x56022fb75d50/64;
S_0x56022fb765a0 .scope begin, "$unm_blk_66" "$unm_blk_66" 25 17, 25 17 0, S_0x56022fb1e7f0;
 .timescale -9 -12;
v0x56022fb76780_0 .var/i "i", 31 0;
S_0x56022fb234e0 .scope module, "tb_id" "tb_id" 26 25;
 .timescale -9 -12;
v0x56022fb7d030_0 .net "alu_op", 2 0, v0x56022fb79ed0_0;  1 drivers
v0x56022fb7d110_0 .net "alu_src", 0 0, v0x56022fb79fd0_0;  1 drivers
v0x56022fb7d1b0_0 .net "branch", 0 0, v0x56022fb7a090_0;  1 drivers
v0x56022fb7d250_0 .var "clk", 0 0;
v0x56022fb7d2f0_0 .net "imm_out", 31 0, v0x56022fb7a920_0;  1 drivers
v0x56022fb7d390_0 .var "instruction", 31 0;
v0x56022fb7d460_0 .net "jump", 0 0, v0x56022fb7a130_0;  1 drivers
v0x56022fb7d530_0 .net "mem_to_reg", 0 0, v0x56022fb7a1f0_0;  1 drivers
v0x56022fb7d600_0 .net "mem_write", 0 0, v0x56022fb7a300_0;  1 drivers
v0x56022fb7d6d0_0 .net "read_data1", 31 0, L_0x56022fb96e60;  1 drivers
v0x56022fb7d7a0_0 .net "read_data2", 31 0, L_0x56022fb97400;  1 drivers
v0x56022fb7d870_0 .net "reg_write", 0 0, v0x56022fb7a4a0_0;  1 drivers
v0x56022fb7d940_0 .var "rst", 0 0;
v0x56022fb7da10_0 .var "wb_reg_write", 0 0;
v0x56022fb7dae0_0 .var "wb_write_data", 31 0;
v0x56022fb7dbb0_0 .var "wb_write_reg", 5 0;
E_0x56022fb792d0 .event posedge, v0x56022fb7ba80_0;
E_0x56022fb79330 .event negedge, v0x56022fb7ba80_0;
L_0x56022fb976c0 .part v0x56022fb7d390_0, 10, 6;
L_0x56022fb977b0 .part v0x56022fb7d390_0, 4, 6;
L_0x56022fb97850 .part v0x56022fb7d390_0, 0, 4;
S_0x56022fb79390 .scope module, "ID_CONTROL" "controlunit" 26 67, 12 25 0, S_0x56022fb234e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /OUTPUT 1 "reg_write";
    .port_info 2 /OUTPUT 1 "mem_to_reg";
    .port_info 3 /OUTPUT 1 "mem_write";
    .port_info 4 /OUTPUT 1 "alu_src";
    .port_info 5 /OUTPUT 3 "alu_op";
    .port_info 6 /OUTPUT 1 "branch";
    .port_info 7 /OUTPUT 1 "jump";
P_0x56022fb79590 .param/l "OP_ADD" 0 12 40, C4<0100>;
P_0x56022fb795d0 .param/l "OP_BRN" 0 12 46, C4<1010>;
P_0x56022fb79610 .param/l "OP_BRZ" 0 12 45, C4<1001>;
P_0x56022fb79650 .param/l "OP_INC" 0 12 41, C4<0101>;
P_0x56022fb79690 .param/l "OP_J" 0 12 44, C4<1000>;
P_0x56022fb796d0 .param/l "OP_LD" 0 12 38, C4<1110>;
P_0x56022fb79710 .param/l "OP_NEG" 0 12 42, C4<0110>;
P_0x56022fb79750 .param/l "OP_NOP" 0 12 36, C4<0000>;
P_0x56022fb79790 .param/l "OP_ST" 0 12 39, C4<0011>;
P_0x56022fb797d0 .param/l "OP_SUB" 0 12 43, C4<0111>;
P_0x56022fb79810 .param/l "OP_SVPC" 0 12 37, C4<1111>;
v0x56022fb79ed0_0 .var "alu_op", 2 0;
v0x56022fb79fd0_0 .var "alu_src", 0 0;
v0x56022fb7a090_0 .var "branch", 0 0;
v0x56022fb7a130_0 .var "jump", 0 0;
v0x56022fb7a1f0_0 .var "mem_to_reg", 0 0;
v0x56022fb7a300_0 .var "mem_write", 0 0;
v0x56022fb7a3c0_0 .net "opcode", 3 0, L_0x56022fb97850;  1 drivers
v0x56022fb7a4a0_0 .var "reg_write", 0 0;
E_0x56022fb79e70 .event anyedge, v0x56022fb7a3c0_0;
S_0x56022fb7a6b0 .scope module, "ID_IMM_GEN" "immgen" 26 62, 13 24 0, S_0x56022fb234e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 32 "imm_out";
v0x56022fb7a920_0 .var "imm_out", 31 0;
v0x56022fb7aa20_0 .net "instruction", 31 0, v0x56022fb7d390_0;  1 drivers
E_0x56022fb7a8a0 .event anyedge, v0x56022fb7aa20_0;
S_0x56022fb7ab60 .scope module, "ID_REG_FILE" "regfile" 26 50, 14 23 0, S_0x56022fb234e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "reg_write_en";
    .port_info 3 /INPUT 6 "read_reg1";
    .port_info 4 /INPUT 6 "read_reg2";
    .port_info 5 /INPUT 6 "write_reg";
    .port_info 6 /INPUT 32 "write_data";
    .port_info 7 /OUTPUT 32 "read_data1";
    .port_info 8 /OUTPUT 32 "read_data2";
    .port_info 9 /OUTPUT 32 "debug_r1";
    .port_info 10 /OUTPUT 32 "debug_r2";
L_0x56022fb96bc0 .functor AND 1, v0x56022fb7da10_0, L_0x56022fb96b20, C4<1>, C4<1>;
L_0x56022fb97110 .functor AND 1, v0x56022fb7da10_0, L_0x56022fb97070, C4<1>, C4<1>;
v0x56022fb7c330_1 .array/port v0x56022fb7c330, 1;
L_0x56022fb975e0 .functor BUFZ 32, v0x56022fb7c330_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56022fb7c330_2 .array/port v0x56022fb7c330, 2;
L_0x56022fb97650 .functor BUFZ 32, v0x56022fb7c330_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56022fb7b160_0 .net *"_ivl_0", 0 0, L_0x56022fb96b20;  1 drivers
v0x56022fb7b240_0 .net *"_ivl_12", 0 0, L_0x56022fb97070;  1 drivers
v0x56022fb7b300_0 .net *"_ivl_15", 0 0, L_0x56022fb97110;  1 drivers
v0x56022fb7b3a0_0 .net *"_ivl_16", 31 0, L_0x56022fb971d0;  1 drivers
v0x56022fb7b480_0 .net *"_ivl_18", 7 0, L_0x56022fb97270;  1 drivers
L_0x7f5a6c89f8d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56022fb7b5b0_0 .net *"_ivl_21", 1 0, L_0x7f5a6c89f8d0;  1 drivers
v0x56022fb7b690_0 .net *"_ivl_3", 0 0, L_0x56022fb96bc0;  1 drivers
v0x56022fb7b750_0 .net *"_ivl_4", 31 0, L_0x56022fb96c30;  1 drivers
v0x56022fb7b830_0 .net *"_ivl_6", 7 0, L_0x56022fb96cd0;  1 drivers
L_0x7f5a6c89f888 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56022fb7b9a0_0 .net *"_ivl_9", 1 0, L_0x7f5a6c89f888;  1 drivers
v0x56022fb7ba80_0 .net "clk", 0 0, v0x56022fb7d250_0;  1 drivers
v0x56022fb7bb40_0 .net "debug_r1", 31 0, L_0x56022fb975e0;  1 drivers
v0x56022fb7bc20_0 .net "debug_r2", 31 0, L_0x56022fb97650;  1 drivers
v0x56022fb7bd00_0 .var/i "i", 31 0;
v0x56022fb7bde0_0 .net "read_data1", 31 0, L_0x56022fb96e60;  alias, 1 drivers
v0x56022fb7bec0_0 .net "read_data2", 31 0, L_0x56022fb97400;  alias, 1 drivers
v0x56022fb7bfa0_0 .net "read_reg1", 5 0, L_0x56022fb976c0;  1 drivers
v0x56022fb7c190_0 .net "read_reg2", 5 0, L_0x56022fb977b0;  1 drivers
v0x56022fb7c270_0 .net "reg_write_en", 0 0, v0x56022fb7da10_0;  1 drivers
v0x56022fb7c330 .array "registers", 63 0, 31 0;
v0x56022fb7cbf0_0 .net "rst", 0 0, v0x56022fb7d940_0;  1 drivers
v0x56022fb7ccb0_0 .net "write_data", 31 0, v0x56022fb7dae0_0;  1 drivers
v0x56022fb7cd90_0 .net "write_reg", 5 0, v0x56022fb7dbb0_0;  1 drivers
E_0x56022fb7ad40 .event posedge, v0x56022fb7cbf0_0, v0x56022fb7ba80_0;
L_0x56022fb96b20 .cmp/eq 6, v0x56022fb7dbb0_0, L_0x56022fb976c0;
L_0x56022fb96c30 .array/port v0x56022fb7c330, L_0x56022fb96cd0;
L_0x56022fb96cd0 .concat [ 6 2 0 0], L_0x56022fb976c0, L_0x7f5a6c89f888;
L_0x56022fb96e60 .functor MUXZ 32, L_0x56022fb96c30, v0x56022fb7dae0_0, L_0x56022fb96bc0, C4<>;
L_0x56022fb97070 .cmp/eq 6, v0x56022fb7dbb0_0, L_0x56022fb977b0;
L_0x56022fb971d0 .array/port v0x56022fb7c330, L_0x56022fb97270;
L_0x56022fb97270 .concat [ 6 2 0 0], L_0x56022fb977b0, L_0x7f5a6c89f8d0;
L_0x56022fb97400 .functor MUXZ 32, L_0x56022fb971d0, v0x56022fb7dae0_0, L_0x56022fb97110, C4<>;
S_0x56022fb7ad80 .scope task, "initialize_register" "initialize_register" 14 65, 14 65 0, S_0x56022fb7ab60;
 .timescale -9 -12;
v0x56022fb7af80_0 .var "reg_index", 5 0;
v0x56022fb7b080_0 .var "reg_value", 31 0;
TD_tb_id.ID_REG_FILE.initialize_register ;
    %load/vec4 v0x56022fb7b080_0;
    %load/vec4 v0x56022fb7af80_0;
    %pad/u 8;
    %ix/vec4 4;
    %store/vec4a v0x56022fb7c330, 4, 0;
    %end;
    .scope S_0x56022fb4a8d0;
T_3 ;
    %wait E_0x56022fb4abe0;
    %load/vec4 v0x56022fb4ae10_0;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56022fb4ac40_0, 0, 1;
    %jmp T_3.3;
T_3.0 ;
    %load/vec4 v0x56022fb4aee0_0;
    %inv;
    %store/vec4 v0x56022fb4ac40_0, 0, 1;
    %jmp T_3.3;
T_3.1 ;
    %load/vec4 v0x56022fb4ad20_0;
    %store/vec4 v0x56022fb4ac40_0, 0, 1;
    %jmp T_3.3;
T_3.3 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x56022fb4bbc0;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56022fb4bf50_0, 0, 32;
    %end;
    .thread T_4;
    .scope S_0x56022fb4bbc0;
T_5 ;
    %wait E_0x56022f987a00;
    %load/vec4 v0x56022fb4c020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56022fb4bf50_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x56022fb4be60_0;
    %assign/vec4 v0x56022fb4bf50_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x56022fb46e40;
T_6 ;
    %wait E_0x56022fb47170;
    %load/vec4 v0x56022fb479e0_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_6.2, 5;
    %load/vec4 v0x56022fb479e0_0;
    %cmpi/u 256, 0, 32;
    %flag_get/vec4 5;
    %and;
T_6.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %ix/getv 4, v0x56022fb479e0_0;
    %load/vec4a v0x56022fb47cb0, 4;
    %store/vec4 v0x56022fb47bb0_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56022fb47bb0_0, 0, 32;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x56022fb46e40;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56022fb47af0_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x56022fb47af0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x56022fb47af0_0;
    %store/vec4a v0x56022fb47cb0, 4, 0;
    %load/vec4 v0x56022fb47af0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56022fb47af0_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %pushi/vec4 4026572819, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56022fb47cb0, 4, 0;
    %pushi/vec4 4026573890, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56022fb47cb0, 4, 0;
    %pushi/vec4 4026574885, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56022fb47cb0, 4, 0;
    %pushi/vec4 4026575916, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56022fb47cb0, 4, 0;
    %pushi/vec4 4026576945, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56022fb47cb0, 4, 0;
    %pushi/vec4 4026577938, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56022fb47cb0, 4, 0;
    %pushi/vec4 4026578962, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56022fb47cb0, 4, 0;
    %pushi/vec4 4026579988, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56022fb47cb0, 4, 0;
    %pushi/vec4 1342247935, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56022fb47cb0, 4, 0;
    %pushi/vec4 3758247936, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56022fb47cb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56022fb47cb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56022fb47cb0, 4, 0;
    %pushi/vec4 889389056, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56022fb47cb0, 4, 0;
    %pushi/vec4 1879048192, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56022fb47cb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56022fb47cb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56022fb47cb0, 4, 0;
    %pushi/vec4 1342187521, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56022fb47cb0, 4, 0;
    %pushi/vec4 1115839488, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56022fb47cb0, 4, 0;
    %pushi/vec4 1120100352, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56022fb47cb0, 4, 0;
    %pushi/vec4 3758843903, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56022fb47cb0, 4, 0;
    %pushi/vec4 3758843904, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56022fb47cb0, 4, 0;
    %pushi/vec4 3758844929, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56022fb47cb0, 4, 0;
    %pushi/vec4 1989817344, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56022fb47cb0, 4, 0;
    %pushi/vec4 2692786176, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56022fb47cb0, 4, 0;
    %pushi/vec4 1994011648, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56022fb47cb0, 4, 0;
    %pushi/vec4 2696981504, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56022fb47cb0, 4, 0;
    %pushi/vec4 1989817344, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56022fb47cb0, 4, 0;
    %pushi/vec4 2701176832, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56022fb47cb0, 4, 0;
    %pushi/vec4 915144704, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56022fb47cb0, 4, 0;
    %pushi/vec4 1342842881, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56022fb47cb0, 4, 0;
    %pushi/vec4 1921266688, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56022fb47cb0, 4, 0;
    %pushi/vec4 2432738304, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56022fb47cb0, 4, 0;
    %pushi/vec4 2168496128, 0, 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56022fb47cb0, 4, 0;
    %pushi/vec4 1879048192, 0, 32;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56022fb47cb0, 4, 0;
    %pushi/vec4 1159372800, 0, 32;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56022fb47cb0, 4, 0;
    %pushi/vec4 1184525312, 0, 32;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56022fb47cb0, 4, 0;
    %pushi/vec4 1188712448, 0, 32;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56022fb47cb0, 4, 0;
    %pushi/vec4 2336273408, 0, 32;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56022fb47cb0, 4, 0;
    %pushi/vec4 1879048192, 0, 32;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56022fb47cb0, 4, 0;
    %pushi/vec4 1159438336, 0, 32;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56022fb47cb0, 4, 0;
    %pushi/vec4 1188789248, 0, 32;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56022fb47cb0, 4, 0;
    %pushi/vec4 1205116928, 0, 32;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56022fb47cb0, 4, 0;
    %pushi/vec4 2340468736, 0, 32;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56022fb47cb0, 4, 0;
    %pushi/vec4 1879048192, 0, 32;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56022fb47cb0, 4, 0;
    %pushi/vec4 1159372800, 0, 32;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56022fb47cb0, 4, 0;
    %pushi/vec4 1184525312, 0, 32;
    %ix/load 4, 45, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56022fb47cb0, 4, 0;
    %pushi/vec4 1188339712, 0, 32;
    %ix/load 4, 46, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56022fb47cb0, 4, 0;
    %pushi/vec4 2344664064, 0, 32;
    %ix/load 4, 47, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56022fb47cb0, 4, 0;
    %pushi/vec4 1115839488, 0, 32;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56022fb47cb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 49, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56022fb47cb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 50, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56022fb47cb0, 4, 0;
    %pushi/vec4 1120100352, 0, 32;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56022fb47cb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56022fb47cb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56022fb47cb0, 4, 0;
    %pushi/vec4 3758837760, 0, 32;
    %ix/load 4, 54, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56022fb47cb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 55, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56022fb47cb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56022fb47cb0, 4, 0;
    %pushi/vec4 890765312, 0, 32;
    %ix/load 4, 57, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56022fb47cb0, 4, 0;
    %end;
    .thread T_7;
    .scope S_0x56022fb46500;
T_8 ;
    %wait E_0x56022fb467c0;
    %load/vec4 v0x56022fb46900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56022fb46ab0_0, 0;
    %load/vec4 v0x56022fb46b70_0;
    %assign/vec4 v0x56022fb46ca0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x56022fb469c0_0;
    %assign/vec4 v0x56022fb46ab0_0, 0;
    %load/vec4 v0x56022fb46b70_0;
    %assign/vec4 v0x56022fb46ca0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x56022fb40ef0;
T_9 ;
    %wait E_0x56022fb419d0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56022fb42010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56022fb41db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56022fb41ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56022fb41b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56022fb41be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56022fb41ce0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56022fb41a30_0, 0, 3;
    %load/vec4 v0x56022fb41f70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %jmp T_9.11;
T_9.0 ;
    %jmp T_9.11;
T_9.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56022fb42010_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56022fb41a30_0, 0, 3;
    %jmp T_9.11;
T_9.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56022fb42010_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x56022fb41a30_0, 0, 3;
    %jmp T_9.11;
T_9.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56022fb42010_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x56022fb41a30_0, 0, 3;
    %jmp T_9.11;
T_9.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56022fb42010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56022fb41b10_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56022fb41a30_0, 0, 3;
    %jmp T_9.11;
T_9.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56022fb42010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56022fb41db0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56022fb41b10_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56022fb41a30_0, 0, 3;
    %jmp T_9.11;
T_9.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56022fb41ea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56022fb41b10_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56022fb41a30_0, 0, 3;
    %jmp T_9.11;
T_9.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56022fb42010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56022fb41b10_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56022fb41a30_0, 0, 3;
    %jmp T_9.11;
T_9.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56022fb41ce0_0, 0, 1;
    %jmp T_9.11;
T_9.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56022fb41be0_0, 0, 1;
    %jmp T_9.11;
T_9.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56022fb41be0_0, 0, 1;
    %jmp T_9.11;
T_9.11 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x56022fb42610;
T_10 ;
    %wait E_0x56022fb42820;
    %load/vec4 v0x56022fb447e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56022fb43760_0, 0, 32;
T_10.2 ;
    %load/vec4 v0x56022fb43760_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_10.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x56022fb43760_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56022fb43d10, 0, 4;
    %load/vec4 v0x56022fb43760_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56022fb43760_0, 0, 32;
    %jmp T_10.2;
T_10.3 ;
    %vpi_call/w 14 52 "$display", "%M: regfile reset at %0t", $time {0 0 0};
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x56022fb43c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x56022fb448d0_0;
    %load/vec4 v0x56022fb449b0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56022fb43d10, 0, 4;
    %vpi_call/w 14 56 "$display", "%M: write reg %0d <= %h at %0t (we=%b read1=%0d read2=%0d)", v0x56022fb449b0_0, v0x56022fb448d0_0, $time, v0x56022fb43c50_0, v0x56022fb439a0_0, v0x56022fb43b70_0 {0 0 0};
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x56022fb42170;
T_11 ;
    %wait E_0x56022fb42360;
    %load/vec4 v0x56022fb424f0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 4194303, 0, 22;
    %load/vec4 v0x56022fb424f0_0;
    %parti/s 10, 22, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56022fb423e0_0, 0, 32;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 22;
    %load/vec4 v0x56022fb424f0_0;
    %parti/s 10, 22, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56022fb423e0_0, 0, 32;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x56022fb40a20;
T_12 ;
    %wait E_0x56022fb40e70;
    %load/vec4 v0x56022fb45c60_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x56022fb459f0_0;
    %parti/s 10, 22, 6;
    %vpi_call/w 11 65 "$display", "ID: INC instr=%h, rd=%d, imm=%0d (%h)", v0x56022fb459f0_0, v0x56022fb45d20_0, S<0,vec4,s10>, &PV<v0x56022fb459f0_0, 22, 10> {1 0 0};
T_12.0 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x56022fb40a20;
T_13 ;
    %wait E_0x56022f987a00;
    %load/vec4 v0x56022fb45ea0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x56022fb44fa0_0;
    %vpi_call/w 11 72 "$display", "ID_STAGE @%0t PC=%h INSTR=%h OPC=%b RS=%0d RT=%0d RD=%0d IMM=%0d (%h) MEM_WRITE=%b", $time, v0x56022fb45ba0_0, v0x56022fb459f0_0, v0x56022fb45c60_0, v0x56022fb45de0_0, v0x56022fb45f40_0, v0x56022fb45d20_0, S<0,vec4,s32>, v0x56022fb44fa0_0, v0x56022fb452c0_0 {1 0 0};
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x56022fb3e8a0;
T_14 ;
    %wait E_0x56022f987a00;
    %load/vec4 v0x56022fb40460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56022fb3f1a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56022fb3f320_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56022fb3f3f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56022fb3edf0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x56022fb3f260_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x56022fb3f590_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x56022fb3f660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56022fb3f4c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56022fb3efc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56022fb3f060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56022fb3ec60_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x56022fb3eb70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56022fb3ed50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56022fb3ef00_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x56022fb3fe60_0;
    %assign/vec4 v0x56022fb3f1a0_0, 0;
    %load/vec4 v0x56022fb40020_0;
    %assign/vec4 v0x56022fb3f320_0, 0;
    %load/vec4 v0x56022fb40100_0;
    %assign/vec4 v0x56022fb3f3f0_0, 0;
    %load/vec4 v0x56022fb3fa60_0;
    %assign/vec4 v0x56022fb3edf0_0, 0;
    %load/vec4 v0x56022fb3ff40_0;
    %assign/vec4 v0x56022fb3f260_0, 0;
    %load/vec4 v0x56022fb402a0_0;
    %assign/vec4 v0x56022fb3f590_0, 0;
    %load/vec4 v0x56022fb40380_0;
    %assign/vec4 v0x56022fb3f660_0, 0;
    %load/vec4 v0x56022fb401e0_0;
    %assign/vec4 v0x56022fb3f4c0_0, 0;
    %load/vec4 v0x56022fb3fc00_0;
    %assign/vec4 v0x56022fb3efc0_0, 0;
    %load/vec4 v0x56022fb3fcc0_0;
    %assign/vec4 v0x56022fb3f060_0, 0;
    %load/vec4 v0x56022fb3f8e0_0;
    %assign/vec4 v0x56022fb3ec60_0, 0;
    %load/vec4 v0x56022fb3f730_0;
    %assign/vec4 v0x56022fb3eb70_0, 0;
    %load/vec4 v0x56022fb3f9a0_0;
    %assign/vec4 v0x56022fb3ed50_0, 0;
    %load/vec4 v0x56022fb3fb40_0;
    %assign/vec4 v0x56022fb3ef00_0, 0;
    %load/vec4 v0x56022fb3fd80_0;
    %assign/vec4 v0x56022fb3f100_0, 0;
    %load/vec4 v0x56022fb3fa60_0;
    %vpi_call/w 10 101 "$display", "IDEX @%0t latched PC=%h instr_fields rd=%0d rs=%0d rt=%0d imm=%0d (%h) opc=%b regw=%b memtoreg=%b", $time, v0x56022fb3fe60_0, v0x56022fb3ff40_0, v0x56022fb402a0_0, v0x56022fb40380_0, S<0,vec4,s32>, v0x56022fb3fa60_0, v0x56022fb3fd80_0, v0x56022fb401e0_0, v0x56022fb3fc00_0 {1 0 0};
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x56022fb177f0;
T_15 ;
    %wait E_0x56022fb37150;
    %load/vec4 v0x56022fad9a60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56022fb38ef0_0, 0, 32;
    %jmp T_15.5;
T_15.0 ;
    %load/vec4 v0x56022faf8b70_0;
    %load/vec4 v0x56022fa93a70_0;
    %add;
    %store/vec4 v0x56022fb38ef0_0, 0, 32;
    %jmp T_15.5;
T_15.1 ;
    %load/vec4 v0x56022faf8b70_0;
    %load/vec4 v0x56022fa93a70_0;
    %sub;
    %store/vec4 v0x56022fb38ef0_0, 0, 32;
    %jmp T_15.5;
T_15.2 ;
    %load/vec4 v0x56022faf8b70_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x56022fb38ef0_0, 0, 32;
    %jmp T_15.5;
T_15.3 ;
    %load/vec4 v0x56022faf8b70_0;
    %store/vec4 v0x56022fb38ef0_0, 0, 32;
    %jmp T_15.5;
T_15.5 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x56022fb22150;
T_16 ;
    %wait E_0x56022f9a7d30;
    %vpi_call/w 4 73 "$display", "EX_STAGE @%0t PC=%h MEM_WRITE=%b", $time, v0x56022fb3a7b0_0, v0x56022fb3a610_0 {0 0 0};
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x56022fb3acf0;
T_17 ;
    %wait E_0x56022f987a00;
    %load/vec4 v0x56022fb3b770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56022fb3b830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56022fb3b910_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x56022fb3bc50_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x56022fb3bdf0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56022fb3bb70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56022fb3bed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56022fb3bab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56022fb3bd30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56022fb3b9f0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x56022fb3aff0_0;
    %assign/vec4 v0x56022fb3b830_0, 0;
    %load/vec4 v0x56022fb3b0e0_0;
    %assign/vec4 v0x56022fb3b910_0, 0;
    %load/vec4 v0x56022fb3b450_0;
    %assign/vec4 v0x56022fb3bc50_0, 0;
    %load/vec4 v0x56022fb3b5f0_0;
    %assign/vec4 v0x56022fb3bdf0_0, 0;
    %load/vec4 v0x56022fb3b370_0;
    %assign/vec4 v0x56022fb3bb70_0, 0;
    %load/vec4 v0x56022fb3b6d0_0;
    %assign/vec4 v0x56022fb3bed0_0, 0;
    %load/vec4 v0x56022fb3b280_0;
    %assign/vec4 v0x56022fb3bab0_0, 0;
    %load/vec4 v0x56022fb3b530_0;
    %assign/vec4 v0x56022fb3bd30_0, 0;
    %load/vec4 v0x56022fb3b1e0_0;
    %assign/vec4 v0x56022fb3b9f0_0, 0;
    %vpi_call/w 8 78 "$display", "EXWB @%0t latched alu=%h mem=%h rd=%0d rt=%0d opcode=%h regw=%b memtoreg=%b", $time, v0x56022fb3aff0_0, v0x56022fb3b0e0_0, v0x56022fb3b450_0, v0x56022fb3b5f0_0, v0x56022fb3b370_0, v0x56022fb3b530_0, v0x56022fb3b1e0_0 {0 0 0};
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x56022fb4d510;
T_18 ;
    %wait E_0x56022fb4d8f0;
    %load/vec4 v0x56022fb4e140_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_18.2, 5;
    %load/vec4 v0x56022fb4e140_0;
    %cmpi/u 256, 0, 32;
    %flag_get/vec4 5;
    %and;
T_18.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %ix/getv 4, v0x56022fb4e140_0;
    %load/vec4a v0x56022fb4e3d0, 4;
    %store/vec4 v0x56022fb50de0_0, 0, 32;
    %jmp T_18.1;
T_18.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56022fb50de0_0, 0, 32;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x56022fb4d510;
T_19 ;
    %wait E_0x56022fb4d870;
    %load/vec4 v0x56022fb50ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x56022fb4e140_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_19.4, 5;
    %load/vec4 v0x56022fb4e140_0;
    %cmpi/u 256, 0, 32;
    %flag_get/vec4 5;
    %and;
T_19.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x56022fb50ec0_0;
    %ix/getv 3, v0x56022fb4e140_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56022fb4e3d0, 0, 4;
T_19.2 ;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x56022fb4d510;
T_20 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56022fb4e330_0, 0, 32;
T_20.0 ;
    %load/vec4 v0x56022fb4e330_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_20.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x56022fb4e330_0;
    %store/vec4a v0x56022fb4e3d0, 4, 0;
    %load/vec4 v0x56022fb4e330_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56022fb4e330_0, 0, 32;
    %jmp T_20.0;
T_20.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 100, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56022fb4e3d0, 4, 0;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 101, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56022fb4e3d0, 4, 0;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 102, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56022fb4e3d0, 4, 0;
    %pushi/vec4 7, 0, 32;
    %ix/load 4, 103, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56022fb4e3d0, 4, 0;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 104, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56022fb4e3d0, 4, 0;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 105, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56022fb4e3d0, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56022fb4e3d0, 4, 0;
    %pushi/vec4 9, 0, 32;
    %ix/load 4, 107, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56022fb4e3d0, 4, 0;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 108, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56022fb4e3d0, 4, 0;
    %pushi/vec4 6, 0, 32;
    %ix/load 4, 109, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56022fb4e3d0, 4, 0;
    %end;
    .thread T_20;
    .scope S_0x56022fb4d0b0;
T_21 ;
    %wait E_0x56022f987a00;
    %load/vec4 v0x56022fb51330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %vpi_call/w 20 71 "$display", "MEM_STAGE @%0t: ST store to addr %h, data %h", $time, v0x56022fb511d0_0, v0x56022fb51840_0 {0 0 0};
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x56022fb698e0;
T_22 ;
    %wait E_0x56022fb69c60;
    %load/vec4 v0x56022fb69e90_0;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56022fb69cc0_0, 0, 1;
    %jmp T_22.3;
T_22.0 ;
    %load/vec4 v0x56022fb69f60_0;
    %inv;
    %store/vec4 v0x56022fb69cc0_0, 0, 1;
    %jmp T_22.3;
T_22.1 ;
    %load/vec4 v0x56022fb69da0_0;
    %store/vec4 v0x56022fb69cc0_0, 0, 1;
    %jmp T_22.3;
T_22.3 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x56022fb6acb0;
T_23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56022fb6b0b0_0, 0, 32;
    %end;
    .thread T_23;
    .scope S_0x56022fb6acb0;
T_24 ;
    %wait E_0x56022fb56e70;
    %load/vec4 v0x56022fb6b180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56022fb6b0b0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x56022fb6afc0_0;
    %assign/vec4 v0x56022fb6b0b0_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x56022fb65f30;
T_25 ;
    %wait E_0x56022fb66260;
    %load/vec4 v0x56022fb66ad0_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_25.2, 5;
    %load/vec4 v0x56022fb66ad0_0;
    %cmpi/u 256, 0, 32;
    %flag_get/vec4 5;
    %and;
T_25.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %ix/getv 4, v0x56022fb66ad0_0;
    %load/vec4a v0x56022fb66cb0, 4;
    %store/vec4 v0x56022fb66be0_0, 0, 32;
    %jmp T_25.1;
T_25.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56022fb66be0_0, 0, 32;
T_25.1 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x56022fb65f30;
T_26 ;
    %pushi/vec4 655, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56022fb66cb0, 4, 0;
    %pushi/vec4 21037061, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56022fb66cb0, 4, 0;
    %pushi/vec4 12713989, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56022fb66cb0, 4, 0;
    %pushi/vec4 197668, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56022fb66cb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56022fb66cb0, 4, 0;
    %vpi_call/w 24 30 "$display", "IM_SIMPLE: mem[0]=%h mem[1]=%h mem[2]=%h mem[3]=%h mem[4]=%h", &A<v0x56022fb66cb0, 0>, &A<v0x56022fb66cb0, 1>, &A<v0x56022fb66cb0, 2>, &A<v0x56022fb66cb0, 3>, &A<v0x56022fb66cb0, 4> {0 0 0};
    %end;
    .thread T_26;
    .scope S_0x56022fb655f0;
T_27 ;
    %wait E_0x56022fb658b0;
    %load/vec4 v0x56022fb659f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56022fb65ba0_0, 0;
    %load/vec4 v0x56022fb65c60_0;
    %assign/vec4 v0x56022fb65d90_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x56022fb65ab0_0;
    %assign/vec4 v0x56022fb65ba0_0, 0;
    %load/vec4 v0x56022fb65c60_0;
    %assign/vec4 v0x56022fb65d90_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x56022fb60020;
T_28 ;
    %wait E_0x56022fb60b00;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56022fb610b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56022fb60e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56022fb60f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56022fb60c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56022fb60ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56022fb60d80_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56022fb60b60_0, 0, 3;
    %load/vec4 v0x56022fb61010_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_28.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_28.6, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_28.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_28.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_28.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_28.10, 6;
    %jmp T_28.11;
T_28.0 ;
    %jmp T_28.11;
T_28.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56022fb610b0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56022fb60b60_0, 0, 3;
    %jmp T_28.11;
T_28.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56022fb610b0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x56022fb60b60_0, 0, 3;
    %jmp T_28.11;
T_28.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56022fb610b0_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x56022fb60b60_0, 0, 3;
    %jmp T_28.11;
T_28.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56022fb610b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56022fb60c40_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56022fb60b60_0, 0, 3;
    %jmp T_28.11;
T_28.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56022fb610b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56022fb60e50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56022fb60c40_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56022fb60b60_0, 0, 3;
    %jmp T_28.11;
T_28.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56022fb60f40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56022fb60c40_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56022fb60b60_0, 0, 3;
    %jmp T_28.11;
T_28.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56022fb610b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56022fb60c40_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56022fb60b60_0, 0, 3;
    %jmp T_28.11;
T_28.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56022fb60d80_0, 0, 1;
    %jmp T_28.11;
T_28.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56022fb60ce0_0, 0, 1;
    %jmp T_28.11;
T_28.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56022fb60ce0_0, 0, 1;
    %jmp T_28.11;
T_28.11 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x56022fb616b0;
T_29 ;
    %wait E_0x56022fb618c0;
    %load/vec4 v0x56022fb63880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56022fb62800_0, 0, 32;
T_29.2 ;
    %load/vec4 v0x56022fb62800_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_29.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x56022fb62800_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56022fb62db0, 0, 4;
    %load/vec4 v0x56022fb62800_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56022fb62800_0, 0, 32;
    %jmp T_29.2;
T_29.3 ;
    %vpi_call/w 14 52 "$display", "%M: regfile reset at %0t", $time {0 0 0};
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x56022fb62cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.4, 8;
    %load/vec4 v0x56022fb63970_0;
    %load/vec4 v0x56022fb63a50_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56022fb62db0, 0, 4;
    %vpi_call/w 14 56 "$display", "%M: write reg %0d <= %h at %0t (we=%b read1=%0d read2=%0d)", v0x56022fb63a50_0, v0x56022fb63970_0, $time, v0x56022fb62cf0_0, v0x56022fb62a40_0, v0x56022fb62c10_0 {0 0 0};
T_29.4 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x56022fb61210;
T_30 ;
    %wait E_0x56022fb61400;
    %load/vec4 v0x56022fb61590_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 4194303, 0, 22;
    %load/vec4 v0x56022fb61590_0;
    %parti/s 10, 22, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56022fb61480_0, 0, 32;
    %jmp T_30.1;
T_30.0 ;
    %pushi/vec4 0, 0, 22;
    %load/vec4 v0x56022fb61590_0;
    %parti/s 10, 22, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56022fb61480_0, 0, 32;
T_30.1 ;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x56022fb5fb50;
T_31 ;
    %wait E_0x56022fb5ffa0;
    %load/vec4 v0x56022fb64d20_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_31.0, 4;
    %load/vec4 v0x56022fb64ab0_0;
    %parti/s 10, 22, 6;
    %vpi_call/w 11 65 "$display", "ID: INC instr=%h, rd=%d, imm=%0d (%h)", v0x56022fb64ab0_0, v0x56022fb64de0_0, S<0,vec4,s10>, &PV<v0x56022fb64ab0_0, 22, 10> {1 0 0};
T_31.0 ;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x56022fb5fb50;
T_32 ;
    %wait E_0x56022fb56e70;
    %load/vec4 v0x56022fb64f60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %load/vec4 v0x56022fb640a0_0;
    %vpi_call/w 11 72 "$display", "ID_STAGE @%0t PC=%h INSTR=%h OPC=%b RS=%0d RT=%0d RD=%0d IMM=%0d (%h) MEM_WRITE=%b", $time, v0x56022fb64c60_0, v0x56022fb64ab0_0, v0x56022fb64d20_0, v0x56022fb64ea0_0, v0x56022fb65000_0, v0x56022fb64de0_0, S<0,vec4,s32>, v0x56022fb640a0_0, v0x56022fb643c0_0 {1 0 0};
T_32.0 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x56022fb5d730;
T_33 ;
    %wait E_0x56022fb56e70;
    %load/vec4 v0x56022fb5f5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56022fb5e330_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56022fb5e500_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56022fb5e5a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56022fb5df60_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x56022fb5e440_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x56022fb5e6e0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x56022fb5e780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56022fb5e640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56022fb5e130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56022fb5e1d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56022fb5ddd0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x56022fb5dce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56022fb5dec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56022fb5e070_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x56022fb5efc0_0;
    %assign/vec4 v0x56022fb5e330_0, 0;
    %load/vec4 v0x56022fb5f180_0;
    %assign/vec4 v0x56022fb5e500_0, 0;
    %load/vec4 v0x56022fb5f260_0;
    %assign/vec4 v0x56022fb5e5a0_0, 0;
    %load/vec4 v0x56022fb5ebc0_0;
    %assign/vec4 v0x56022fb5df60_0, 0;
    %load/vec4 v0x56022fb5f0a0_0;
    %assign/vec4 v0x56022fb5e440_0, 0;
    %load/vec4 v0x56022fb5f400_0;
    %assign/vec4 v0x56022fb5e6e0_0, 0;
    %load/vec4 v0x56022fb5f4e0_0;
    %assign/vec4 v0x56022fb5e780_0, 0;
    %load/vec4 v0x56022fb5f340_0;
    %assign/vec4 v0x56022fb5e640_0, 0;
    %load/vec4 v0x56022fb5ed60_0;
    %assign/vec4 v0x56022fb5e130_0, 0;
    %load/vec4 v0x56022fb5ee20_0;
    %assign/vec4 v0x56022fb5e1d0_0, 0;
    %load/vec4 v0x56022fb5ea40_0;
    %assign/vec4 v0x56022fb5ddd0_0, 0;
    %load/vec4 v0x56022fb5e870_0;
    %assign/vec4 v0x56022fb5dce0_0, 0;
    %load/vec4 v0x56022fb5eb00_0;
    %assign/vec4 v0x56022fb5dec0_0, 0;
    %load/vec4 v0x56022fb5eca0_0;
    %assign/vec4 v0x56022fb5e070_0, 0;
    %load/vec4 v0x56022fb5eee0_0;
    %assign/vec4 v0x56022fb5e270_0, 0;
    %load/vec4 v0x56022fb5ebc0_0;
    %vpi_call/w 10 101 "$display", "IDEX @%0t latched PC=%h instr_fields rd=%0d rs=%0d rt=%0d imm=%0d (%h) opc=%b regw=%b memtoreg=%b", $time, v0x56022fb5efc0_0, v0x56022fb5f0a0_0, v0x56022fb5f400_0, v0x56022fb5f4e0_0, S<0,vec4,s32>, v0x56022fb5ebc0_0, v0x56022fb5eee0_0, v0x56022fb5f340_0, v0x56022fb5ed60_0 {1 0 0};
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x56022fb56c70;
T_34 ;
    %wait E_0x56022fb56f50;
    %load/vec4 v0x56022fb571b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_34.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_34.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_34.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_34.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56022fb576a0_0, 0, 32;
    %jmp T_34.5;
T_34.0 ;
    %load/vec4 v0x56022fb570d0_0;
    %load/vec4 v0x56022fb57270_0;
    %add;
    %store/vec4 v0x56022fb576a0_0, 0, 32;
    %jmp T_34.5;
T_34.1 ;
    %load/vec4 v0x56022fb570d0_0;
    %load/vec4 v0x56022fb57270_0;
    %sub;
    %store/vec4 v0x56022fb576a0_0, 0, 32;
    %jmp T_34.5;
T_34.2 ;
    %load/vec4 v0x56022fb570d0_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x56022fb576a0_0, 0, 32;
    %jmp T_34.5;
T_34.3 ;
    %load/vec4 v0x56022fb570d0_0;
    %store/vec4 v0x56022fb576a0_0, 0, 32;
    %jmp T_34.5;
T_34.5 ;
    %pop/vec4 1;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x56022fb56950;
T_35 ;
    %wait E_0x56022fb56c10;
    %vpi_call/w 4 73 "$display", "EX_STAGE @%0t PC=%h MEM_WRITE=%b", $time, v0x56022fb59030_0, v0x56022fb58e90_0 {0 0 0};
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x56022fb59520;
T_36 ;
    %wait E_0x56022fb56e70;
    %load/vec4 v0x56022fb5a0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56022fb5a1b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56022fb5a290_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x56022fb5a5d0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x56022fb5a880_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56022fb5a4f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56022fb5a960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56022fb5a430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56022fb5a7c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56022fb5a370_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x56022fb59a10_0;
    %assign/vec4 v0x56022fb5a1b0_0, 0;
    %load/vec4 v0x56022fb59ad0_0;
    %assign/vec4 v0x56022fb5a290_0, 0;
    %load/vec4 v0x56022fb59df0_0;
    %assign/vec4 v0x56022fb5a5d0_0, 0;
    %load/vec4 v0x56022fb59f70_0;
    %assign/vec4 v0x56022fb5a880_0, 0;
    %load/vec4 v0x56022fb59d50_0;
    %assign/vec4 v0x56022fb5a4f0_0, 0;
    %load/vec4 v0x56022fb5a050_0;
    %assign/vec4 v0x56022fb5a960_0, 0;
    %load/vec4 v0x56022fb59c10_0;
    %assign/vec4 v0x56022fb5a430_0, 0;
    %load/vec4 v0x56022fb59eb0_0;
    %assign/vec4 v0x56022fb5a7c0_0, 0;
    %load/vec4 v0x56022fb59b70_0;
    %assign/vec4 v0x56022fb5a370_0, 0;
    %vpi_call/w 8 78 "$display", "EXWB @%0t latched alu=%h mem=%h rd=%0d rt=%0d opcode=%h regw=%b memtoreg=%b", $time, v0x56022fb59a10_0, v0x56022fb59ad0_0, v0x56022fb59df0_0, v0x56022fb59f70_0, v0x56022fb59d50_0, v0x56022fb59eb0_0, v0x56022fb59b70_0 {0 0 0};
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x56022fb6c670;
T_37 ;
    %wait E_0x56022fb6ca50;
    %load/vec4 v0x56022fb6d2a0_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_37.2, 5;
    %load/vec4 v0x56022fb6d2a0_0;
    %cmpi/u 256, 0, 32;
    %flag_get/vec4 5;
    %and;
T_37.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %ix/getv 4, v0x56022fb6d2a0_0;
    %load/vec4a v0x56022fb6d530, 4;
    %store/vec4 v0x56022fb6fef0_0, 0, 32;
    %jmp T_37.1;
T_37.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56022fb6fef0_0, 0, 32;
T_37.1 ;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x56022fb6c670;
T_38 ;
    %wait E_0x56022fb6c9d0;
    %load/vec4 v0x56022fb6fe00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %load/vec4 v0x56022fb6d2a0_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_38.4, 5;
    %load/vec4 v0x56022fb6d2a0_0;
    %cmpi/u 256, 0, 32;
    %flag_get/vec4 5;
    %and;
T_38.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v0x56022fb6ffb0_0;
    %ix/getv 3, v0x56022fb6d2a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56022fb6d530, 0, 4;
T_38.2 ;
T_38.0 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x56022fb6c670;
T_39 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56022fb6d490_0, 0, 32;
T_39.0 ;
    %load/vec4 v0x56022fb6d490_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_39.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x56022fb6d490_0;
    %store/vec4a v0x56022fb6d530, 4, 0;
    %load/vec4 v0x56022fb6d490_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56022fb6d490_0, 0, 32;
    %jmp T_39.0;
T_39.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 100, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56022fb6d530, 4, 0;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 101, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56022fb6d530, 4, 0;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 102, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56022fb6d530, 4, 0;
    %pushi/vec4 7, 0, 32;
    %ix/load 4, 103, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56022fb6d530, 4, 0;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 104, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56022fb6d530, 4, 0;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 105, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56022fb6d530, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56022fb6d530, 4, 0;
    %pushi/vec4 9, 0, 32;
    %ix/load 4, 107, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56022fb6d530, 4, 0;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 108, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56022fb6d530, 4, 0;
    %pushi/vec4 6, 0, 32;
    %ix/load 4, 109, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56022fb6d530, 4, 0;
    %end;
    .thread T_39;
    .scope S_0x56022fb6c210;
T_40 ;
    %wait E_0x56022fb56e70;
    %load/vec4 v0x56022fb70480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %vpi_call/w 20 71 "$display", "MEM_STAGE @%0t: ST store to addr %h, data %h", $time, v0x56022fb702f0_0, v0x56022fb70980_0 {0 0 0};
T_40.0 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x56022fb1e7f0;
T_41 ;
    %wait E_0x56022fb75d50;
    %load/vec4 v0x56022fb76820_0;
    %cmpi/u 256, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_41.0, 8;
    %ix/getv 4, v0x56022fb76820_0;
    %load/vec4a v0x56022fb769c0, 4;
    %jmp/1 T_41.1, 8;
T_41.0 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_41.1, 8;
 ; End of false expr.
    %blend;
T_41.1;
    %store/vec4 v0x56022fb768c0_0, 0, 32;
    %load/vec4 v0x56022fb76820_0;
    %cmpi/u 2, 0, 32;
    %jmp/0xz  T_41.2, 5;
    %vpi_call/w 25 13 "$display", "IM_MINIMAL: addr=%d, mem[%d]=%h", v0x56022fb76820_0, v0x56022fb76820_0, &A<v0x56022fb769c0, v0x56022fb76820_0 > {0 0 0};
T_41.2 ;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x56022fb1e7f0;
T_42 ;
    %fork t_1, S_0x56022fb765a0;
    %jmp t_0;
    .scope S_0x56022fb765a0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56022fb76780_0, 0, 32;
T_42.0 ;
    %load/vec4 v0x56022fb76780_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_42.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x56022fb76780_0;
    %store/vec4a v0x56022fb769c0, 4, 0;
    %load/vec4 v0x56022fb76780_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56022fb76780_0, 0, 32;
    %jmp T_42.0;
T_42.1 ;
    %pushi/vec4 1342242821, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56022fb769c0, 4, 0;
    %pushi/vec4 1342308355, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56022fb769c0, 4, 0;
    %end;
    .scope S_0x56022fb1e7f0;
t_0 %join;
    %end;
    .thread T_42;
    .scope S_0x56022fb7ab60;
T_43 ;
    %wait E_0x56022fb7ad40;
    %load/vec4 v0x56022fb7cbf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56022fb7bd00_0, 0, 32;
T_43.2 ;
    %load/vec4 v0x56022fb7bd00_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_43.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x56022fb7bd00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56022fb7c330, 0, 4;
    %load/vec4 v0x56022fb7bd00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56022fb7bd00_0, 0, 32;
    %jmp T_43.2;
T_43.3 ;
    %vpi_call/w 14 52 "$display", "%M: regfile reset at %0t", $time {0 0 0};
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x56022fb7c270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.4, 8;
    %load/vec4 v0x56022fb7ccb0_0;
    %load/vec4 v0x56022fb7cd90_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56022fb7c330, 0, 4;
    %vpi_call/w 14 56 "$display", "%M: write reg %0d <= %h at %0t (we=%b read1=%0d read2=%0d)", v0x56022fb7cd90_0, v0x56022fb7ccb0_0, $time, v0x56022fb7c270_0, v0x56022fb7bfa0_0, v0x56022fb7c190_0 {0 0 0};
T_43.4 ;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x56022fb7a6b0;
T_44 ;
    %wait E_0x56022fb7a8a0;
    %load/vec4 v0x56022fb7aa20_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 4194303, 0, 22;
    %load/vec4 v0x56022fb7aa20_0;
    %parti/s 10, 22, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56022fb7a920_0, 0, 32;
    %jmp T_44.1;
T_44.0 ;
    %pushi/vec4 0, 0, 22;
    %load/vec4 v0x56022fb7aa20_0;
    %parti/s 10, 22, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56022fb7a920_0, 0, 32;
T_44.1 ;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x56022fb79390;
T_45 ;
    %wait E_0x56022fb79e70;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56022fb7a4a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56022fb7a1f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56022fb7a300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56022fb79fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56022fb7a090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56022fb7a130_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56022fb79ed0_0, 0, 3;
    %load/vec4 v0x56022fb7a3c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_45.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_45.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_45.10, 6;
    %jmp T_45.11;
T_45.0 ;
    %jmp T_45.11;
T_45.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56022fb7a4a0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56022fb79ed0_0, 0, 3;
    %jmp T_45.11;
T_45.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56022fb7a4a0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x56022fb79ed0_0, 0, 3;
    %jmp T_45.11;
T_45.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56022fb7a4a0_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x56022fb79ed0_0, 0, 3;
    %jmp T_45.11;
T_45.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56022fb7a4a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56022fb79fd0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56022fb79ed0_0, 0, 3;
    %jmp T_45.11;
T_45.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56022fb7a4a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56022fb7a1f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56022fb79fd0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56022fb79ed0_0, 0, 3;
    %jmp T_45.11;
T_45.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56022fb7a300_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56022fb79fd0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56022fb79ed0_0, 0, 3;
    %jmp T_45.11;
T_45.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56022fb7a4a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56022fb79fd0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56022fb79ed0_0, 0, 3;
    %jmp T_45.11;
T_45.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56022fb7a130_0, 0, 1;
    %jmp T_45.11;
T_45.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56022fb7a090_0, 0, 1;
    %jmp T_45.11;
T_45.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56022fb7a090_0, 0, 1;
    %jmp T_45.11;
T_45.11 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x56022fb234e0;
T_46 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56022fb7d250_0, 0, 1;
T_46.0 ;
    %delay 5000, 0;
    %load/vec4 v0x56022fb7d250_0;
    %inv;
    %store/vec4 v0x56022fb7d250_0, 0, 1;
    %jmp T_46.0;
    %end;
    .thread T_46;
    .scope S_0x56022fb234e0;
T_47 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56022fb7d940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56022fb7da10_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x56022fb7dbb0_0, 0, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56022fb7dae0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56022fb7d390_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56022fb7d940_0, 0, 1;
    %vpi_call/w 26 91 "$display", "Time: %0t | Reset Released", $time {0 0 0};
    %wait E_0x56022fb79330;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56022fb7da10_0, 0, 1;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x56022fb7dbb0_0, 0, 6;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0x56022fb7dae0_0, 0, 32;
    %vpi_call/w 26 97 "$display", "Time: %0t | Writing 100 to x1", $time {0 0 0};
    %wait E_0x56022fb79330;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56022fb7da10_0, 0, 1;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0x56022fb7dbb0_0, 0, 6;
    %pushi/vec4 200, 0, 32;
    %store/vec4 v0x56022fb7dae0_0, 0, 32;
    %vpi_call/w 26 103 "$display", "Time: %0t | Writing 200 to x2", $time {0 0 0};
    %wait E_0x56022fb79330;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56022fb7da10_0, 0, 1;
    %wait E_0x56022fb79330;
    %pushi/vec4 197668, 0, 32;
    %store/vec4 v0x56022fb7d390_0, 0, 32;
    %delay 2000, 0;
    %vpi_call/w 26 116 "$display", "--- Testing ADD x3, x1, x2 ---" {0 0 0};
    %vpi_call/w 26 117 "$display", "Instruction: %h", v0x56022fb7d390_0 {0 0 0};
    %vpi_call/w 26 118 "$display", "Opcode: %b (Expected 0100)", &PV<v0x56022fb7d390_0, 0, 4> {0 0 0};
    %vpi_call/w 26 119 "$display", "RS[15:10]=%d (Expected 1), RT[9:4]=%d (Expected 2)", &PV<v0x56022fb7d390_0, 10, 6>, &PV<v0x56022fb7d390_0, 4, 6> {0 0 0};
    %vpi_call/w 26 120 "$display", "RS Read Data: %d (Expected 100)", v0x56022fb7d6d0_0 {0 0 0};
    %vpi_call/w 26 121 "$display", "RT Read Data: %d (Expected 200)", v0x56022fb7d7a0_0 {0 0 0};
    %load/vec4 v0x56022fb7d6d0_0;
    %cmpi/e 100, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_47.3, 4;
    %load/vec4 v0x56022fb7d7a0_0;
    %pushi/vec4 200, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_47.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_47.2, 9;
    %load/vec4 v0x56022fb7d030_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_47.2;
    %flag_set/vec4 8;
    %jmp/0 T_47.0, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_47.1, 8;
T_47.0 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_47.1, 8;
 ; End of false expr.
    %blend;
T_47.1;
    %vpi_call/w 26 122 "$display", "Control: RegWrite=%b (Exp 1), ALUSrc=%b (Exp 0), ALUOp=%b (Exp 000) %s", v0x56022fb7d870_0, v0x56022fb7d110_0, v0x56022fb7d030_0, S<0,vec4,u32> {1 0 0};
    %wait E_0x56022fb792d0;
    %pushi/vec4 4274258958, 0, 32;
    %store/vec4 v0x56022fb7d390_0, 0, 32;
    %delay 2000, 0;
    %vpi_call/w 26 133 "$display", "--- Testing LD x4, x1, -5 ---" {0 0 0};
    %vpi_call/w 26 134 "$display", "Instruction: %h", v0x56022fb7d390_0 {0 0 0};
    %load/vec4 v0x56022fb7d2f0_0;
    %vpi_call/w 26 135 "$display", "Immediate: %d (Expected -5)", S<0,vec4,s32> {1 0 0};
    %vpi_call/w 26 136 "$display", "RS[15:10]=%d (Expected 1)", &PV<v0x56022fb7d390_0, 10, 6> {0 0 0};
    %vpi_call/w 26 137 "$display", "RS Read Data: %d (Expected 100)", v0x56022fb7d6d0_0 {0 0 0};
    %load/vec4 v0x56022fb7d6d0_0;
    %cmpi/e 100, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_47.7, 4;
    %load/vec4 v0x56022fb7d2f0_0;
    %pushi/vec4 4294967291, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_47.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_47.6, 9;
    %load/vec4 v0x56022fb7d530_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_47.6;
    %flag_set/vec4 8;
    %jmp/0 T_47.4, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_47.5, 8;
T_47.4 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_47.5, 8;
 ; End of false expr.
    %blend;
T_47.5;
    %vpi_call/w 26 138 "$display", "Control: RegWrite=%b (Exp 1), ALUSrc=%b (Exp 1), MemToReg=%b (Exp 1) %s", v0x56022fb7d870_0, v0x56022fb7d110_0, v0x56022fb7d530_0, S<0,vec4,u32> {1 0 0};
    %delay 20000, 0;
    %vpi_call/w 26 143 "$finish" {0 0 0};
    %end;
    .thread T_47;
# The file index is used to find the file name in the following table.
:file_names 27;
    "N/A";
    "<interactive>";
    "-";
    "groupproject/groupproject.srcs/sources_1/new/cpu.v";
    "groupproject/groupproject.srcs/sources_1/new/ex_stage.v";
    "groupproject/groupproject.srcs/sources_1/new/alu.v";
    "groupproject/groupproject.srcs/sources_1/new/mux.v";
    "groupproject/groupproject.srcs/sources_1/new/adder.v";
    "groupproject/groupproject.srcs/sources_1/new/exwb.v";
    "groupproject/groupproject.srcs/sources_1/new/forwarding.v";
    "groupproject/groupproject.srcs/sources_1/new/idex.v";
    "groupproject/groupproject.srcs/sources_1/new/id_stage.v";
    "groupproject/groupproject.srcs/sources_1/new/controlunit.v";
    "groupproject/groupproject.srcs/sources_1/new/immgen.v";
    "groupproject/groupproject.srcs/sources_1/new/regfile.v";
    "groupproject/groupproject.srcs/sources_1/new/ifid.v";
    "groupproject/groupproject.srcs/sources_1/new/im.v";
    "groupproject/groupproject.srcs/sources_1/new/if_stage.v";
    "groupproject/groupproject.srcs/sources_1/new/branchctl.v";
    "groupproject/groupproject.srcs/sources_1/new/pc.v";
    "groupproject/groupproject.srcs/sources_1/new/mem_stage.v";
    "groupproject/groupproject.srcs/sources_1/new/dmem.v";
    "groupproject/groupproject.srcs/sources_1/new/wb_stage.v";
    "groupproject/groupproject.srcs/sources_1/new/cpu_simple.v";
    "groupproject/groupproject.srcs/sim_1/new/im_simple.v";
    "groupproject/groupproject.srcs/sim_1/new/im_minimal.v";
    "groupproject/groupproject.srcs/sim_1/new/tb_id.v";
