
module lockin(

	input clk,
	input reset_n,
	
	input [31:0] x,
	input x_valid,
	
	output reg [31:0] data_out_fase,
	output reg [31:0] data_out_cuad,
	output data_out_valid


);

parameter M = 32;
parameter N = 1;
parameter Q_productos = 32;
parameter Q_sumas = 32;

parameter ref_mean_value = 32767;

reg [15:0] ref_sen [0:M-1];
	initial	$readmemh("LU_tables/x32_16b.mem",ref_sen);

reg [15:0] ref_cos [0:M-1];
	initial	$readmemh("LU_tables/y32_16b.mem",ref_cos);
	
reg signed [15:0] ref_sen_actual;
reg signed [15:0] ref_cos_actual;

reg [7:0] n,n_1,n_2,k;
reg [Q_productos-1:0] prod_fase,prod_cuad;
reg [Q_sumas-1:0] acum_fase,acum_cuad;
reg [15:0] x_1;

wire done_calculating;
	
always @ (posedge clk)
begin

	if (!reset_n)
	begin
		
		n <= 0;
	
	end
	
	else if (x_valid && !done_calculating)
	begin
	
		ref_sen_actual <= ref_sen [n] - ref_mean_value;
		ref_cos_actual <= ref_cos [n] - ref_mean_value;
		x_1 <= x;
		n <= (n == M-1)? 0:n+1;
		
		prod_fase <= x_1 * ref_sen_actual;
		prod_cuad <= x_1 * ref_cos_actual;
		n_1 <= n;
		
		acum_fase <= acum_fase + prod_fase;
		acum_cuad <= acum_cuad + prod_cuad;
		n_2 <= n_1;

		
		k <= (n_2 == M-1)? k+1:k;
		
	
	end

end

assign done_calculating = (k == N);

assign data_out_fase = acum_fase;
assign data_out_cuadratura = acum_cuad;

assign data_out_valid = done_calculating;

endmodule

