#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Oct 16 15:25:58 2020
# Process ID: 14884
# Current directory: D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1480 D:\OneDrive\Documentos\Universidad\LCSE\entregas\LCSE_PROJ\LSCE_EXP.xpr
# Log file: D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/vivado.log
# Journal file: D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.xpr
INFO: [Project 1-313] Project file moved from 'D:/OneDrive/Documentos/Universidad/LCSE/LSCE_EXP' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.srcs/sources_1', nor could it be found using path 'D:/OneDrive/Documentos/Universidad/LCSE/LSCE_EXP/LSCE_EXP.srcs/sources_1'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1015.152 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_DMA2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_DMA2_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/LCSE_PKG.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/DMA2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DMA2'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/MUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MUX'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/RAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/sim/dma_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_DMA2'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
"xelab -wto 6653a2e3d4c74425874ee74ab689e1db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_DMA2_behav xil_defaultlib.tb_DMA2 -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6653a2e3d4c74425874ee74ab689e1db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_DMA2_behav xil_defaultlib.tb_DMA2 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.lcse_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.DMA2 [dma2_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX [mux_default]
Compiling architecture behavior of entity xil_defaultlib.ram [ram_default]
Compiling architecture tb of entity xil_defaultlib.tb_dma2
Built simulation snapshot tb_DMA2_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1015.152 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_DMA2_behav -key {Behavioral:sim_1:Functional:tb_DMA2} -tclbatch {tb_DMA2.tcl} -view {D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/sim/tb_DMA2_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/sim/tb_DMA2_behav.wcfg
source tb_DMA2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_DMA2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1015.152 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_DMA2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_DMA2_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/DMA2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DMA2'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/RAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
"xelab -wto 6653a2e3d4c74425874ee74ab689e1db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_DMA2_behav xil_defaultlib.tb_DMA2 -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6653a2e3d4c74425874ee74ab689e1db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_DMA2_behav xil_defaultlib.tb_DMA2 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.lcse_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.DMA2 [dma2_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX [mux_default]
Compiling architecture behavior of entity xil_defaultlib.ram [ram_default]
Compiling architecture tb of entity xil_defaultlib.tb_dma2
Built simulation snapshot tb_DMA2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1015.152 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_DMA2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_DMA2_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/RAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
"xelab -wto 6653a2e3d4c74425874ee74ab689e1db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_DMA2_behav xil_defaultlib.tb_DMA2 -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6653a2e3d4c74425874ee74ab689e1db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_DMA2_behav xil_defaultlib.tb_DMA2 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.lcse_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.DMA2 [dma2_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX [mux_default]
Compiling architecture behavior of entity xil_defaultlib.ram [ram_default]
Compiling architecture tb of entity xil_defaultlib.tb_dma2
Built simulation snapshot tb_DMA2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1015.152 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_DMA2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_DMA2_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/RAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
"xelab -wto 6653a2e3d4c74425874ee74ab689e1db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_DMA2_behav xil_defaultlib.tb_DMA2 -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6653a2e3d4c74425874ee74ab689e1db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_DMA2_behav xil_defaultlib.tb_DMA2 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.lcse_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.DMA2 [dma2_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX [mux_default]
Compiling architecture behavior of entity xil_defaultlib.ram [ram_default]
Compiling architecture tb of entity xil_defaultlib.tb_dma2
Built simulation snapshot tb_DMA2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1015.152 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_DMA2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_DMA2_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/RAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
"xelab -wto 6653a2e3d4c74425874ee74ab689e1db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_DMA2_behav xil_defaultlib.tb_DMA2 -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6653a2e3d4c74425874ee74ab689e1db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_DMA2_behav xil_defaultlib.tb_DMA2 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.lcse_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.DMA2 [dma2_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX [mux_default]
Compiling architecture behavior of entity xil_defaultlib.ram [ram_default]
Compiling architecture tb of entity xil_defaultlib.tb_dma2
Built simulation snapshot tb_DMA2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1015.152 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_DMA2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_DMA2_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/RAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
"xelab -wto 6653a2e3d4c74425874ee74ab689e1db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_DMA2_behav xil_defaultlib.tb_DMA2 -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6653a2e3d4c74425874ee74ab689e1db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_DMA2_behav xil_defaultlib.tb_DMA2 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.lcse_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.DMA2 [dma2_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX [mux_default]
Compiling architecture behavior of entity xil_defaultlib.ram [ram_default]
Compiling architecture tb of entity xil_defaultlib.tb_dma2
Built simulation snapshot tb_DMA2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
ERROR: Index 176 out of bound 14 downto 0
Time: 270 ns  Iteration: 4  Process: /tb_DMA2/RAM_M/LOGIC
  File: D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/RAM.vhd

HDL Line: D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/RAM.vhd:53
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1015.152 ; gain = 0.000
run 300 ns
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 300 ns
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_DMA2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_DMA2_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/RAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
"xelab -wto 6653a2e3d4c74425874ee74ab689e1db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_DMA2_behav xil_defaultlib.tb_DMA2 -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6653a2e3d4c74425874ee74ab689e1db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_DMA2_behav xil_defaultlib.tb_DMA2 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.lcse_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.DMA2 [dma2_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX [mux_default]
Compiling architecture behavior of entity xil_defaultlib.ram [ram_default]
Compiling architecture tb of entity xil_defaultlib.tb_dma2
Built simulation snapshot tb_DMA2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1015.152 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_DMA2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_DMA2_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/RAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
"xelab -wto 6653a2e3d4c74425874ee74ab689e1db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_DMA2_behav xil_defaultlib.tb_DMA2 -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6653a2e3d4c74425874ee74ab689e1db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_DMA2_behav xil_defaultlib.tb_DMA2 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.lcse_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.DMA2 [dma2_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX [mux_default]
Compiling architecture behavior of entity xil_defaultlib.ram [ram_default]
Compiling architecture tb of entity xil_defaultlib.tb_dma2
Built simulation snapshot tb_DMA2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
ERROR: Index 176 out of bound 14 downto 0
Time: 270 ns  Iteration: 4  Process: /tb_DMA2/RAM_M/LOGIC
  File: D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/RAM.vhd

HDL Line: D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/RAM.vhd:58
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1015.152 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_DMA2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_DMA2_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/RAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
"xelab -wto 6653a2e3d4c74425874ee74ab689e1db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_DMA2_behav xil_defaultlib.tb_DMA2 -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6653a2e3d4c74425874ee74ab689e1db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_DMA2_behav xil_defaultlib.tb_DMA2 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.lcse_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.DMA2 [dma2_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX [mux_default]
Compiling architecture behavior of entity xil_defaultlib.ram [ram_default]
Compiling architecture tb of entity xil_defaultlib.tb_dma2
Built simulation snapshot tb_DMA2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1015.152 ; gain = 0.000
save_wave_config {D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/sim/tb_DMA2_behav.wcfg}
add_files -norecurse {D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/ShiftRegister.vhd D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/RS232_TX.vhd D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/RS232top.vhd D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/RS232_RX.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_bp {D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/DMA2.vhd} 294
remove_bps -file {D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/DMA2.vhd} -line 294
add_bp {D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/DMA2.vhd} 294
remove_bps -file {D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/DMA2.vhd} -line 294
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_DMA2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_DMA2_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/LCSE_PKG.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/DMA2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DMA2'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/RAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
"xelab -wto 6653a2e3d4c74425874ee74ab689e1db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_DMA2_behav xil_defaultlib.tb_DMA2 -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6653a2e3d4c74425874ee74ab689e1db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_DMA2_behav xil_defaultlib.tb_DMA2 -log elaborate.log 
Using 2 slave threads.
ERROR: [VRFC 10-3006] 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim/xsim.dir/xil_defaultlib/tb_dma2.vdb' needs to be re-saved since 'xil_defaultlib.lcse_pkg' changed
ERROR: [VRFC 10-3032] 'xil_defaultlib.tb_dma2' failed to restore
ERROR: [XSIM 43-3225] Cannot find design unit xil_defaultlib.tb_DMA2 in library work located at xsim.dir/work.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_DMA2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_DMA2_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/RAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
"xelab -wto 6653a2e3d4c74425874ee74ab689e1db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_DMA2_behav xil_defaultlib.tb_DMA2 -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6653a2e3d4c74425874ee74ab689e1db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_DMA2_behav xil_defaultlib.tb_DMA2 -log elaborate.log 
Using 2 slave threads.
ERROR: [VRFC 10-3006] 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim/xsim.dir/xil_defaultlib/tb_dma2.vdb' needs to be re-saved since 'xil_defaultlib.lcse_pkg' changed
ERROR: [VRFC 10-3032] 'xil_defaultlib.tb_dma2' failed to restore
ERROR: [XSIM 43-3225] Cannot find design unit xil_defaultlib.tb_DMA2 in library work located at xsim.dir/work.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
relaunch_sim
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Simulator 45-6] No active Vivado Simulator simulation.  To use this command you must first start a simulation using Vivado Simulator.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_DMA2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_DMA2_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/sim/dma_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_DMA2'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
"xelab -wto 6653a2e3d4c74425874ee74ab689e1db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_DMA2_behav xil_defaultlib.tb_DMA2 -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6653a2e3d4c74425874ee74ab689e1db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_DMA2_behav xil_defaultlib.tb_DMA2 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.lcse_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.DMA2 [dma2_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX [mux_default]
Compiling architecture behavior of entity xil_defaultlib.ram [ram_default]
Compiling architecture tb of entity xil_defaultlib.tb_dma2
Built simulation snapshot tb_DMA2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_DMA2_behav -key {Behavioral:sim_1:Functional:tb_DMA2} -tclbatch {tb_DMA2.tcl} -view {D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/sim/tb_DMA2_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/sim/tb_DMA2_behav.wcfg
source tb_DMA2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_DMA2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1248.648 ; gain = 7.922
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_DMA2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_DMA2_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/RAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
"xelab -wto 6653a2e3d4c74425874ee74ab689e1db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_DMA2_behav xil_defaultlib.tb_DMA2 -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6653a2e3d4c74425874ee74ab689e1db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_DMA2_behav xil_defaultlib.tb_DMA2 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.lcse_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.DMA2 [dma2_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX [mux_default]
Compiling architecture behavior of entity xil_defaultlib.ram [ram_default]
Compiling architecture tb of entity xil_defaultlib.tb_dma2
Built simulation snapshot tb_DMA2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
ERROR: Index 176 out of bound 14 downto 0
Time: 270 ns  Iteration: 4  Process: /tb_DMA2/RAM_M/LOGIC
  File: D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/RAM.vhd

HDL Line: D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/RAM.vhd:52
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1248.648 ; gain = 0.000
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_DMA2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_DMA2_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/RAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
"xelab -wto 6653a2e3d4c74425874ee74ab689e1db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_DMA2_behav xil_defaultlib.tb_DMA2 -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6653a2e3d4c74425874ee74ab689e1db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_DMA2_behav xil_defaultlib.tb_DMA2 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.lcse_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.DMA2 [dma2_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX [mux_default]
Compiling architecture behavior of entity xil_defaultlib.ram [ram_default]
Compiling architecture tb of entity xil_defaultlib.tb_dma2
Built simulation snapshot tb_DMA2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
ERROR: Index 176 out of bound 14 downto 0
Time: 270 ns  Iteration: 4  Process: /tb_DMA2/RAM_M/LOGIC
  File: D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/RAM.vhd

HDL Line: D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/RAM.vhd:57
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1248.648 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_DMA2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_DMA2_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/RAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
"xelab -wto 6653a2e3d4c74425874ee74ab689e1db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_DMA2_behav xil_defaultlib.tb_DMA2 -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6653a2e3d4c74425874ee74ab689e1db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_DMA2_behav xil_defaultlib.tb_DMA2 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.lcse_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.DMA2 [dma2_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX [mux_default]
Compiling architecture behavior of entity xil_defaultlib.ram [ram_default]
Compiling architecture tb of entity xil_defaultlib.tb_dma2
Built simulation snapshot tb_DMA2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1248.648 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_DMA2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_DMA2_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/RAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
"xelab -wto 6653a2e3d4c74425874ee74ab689e1db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_DMA2_behav xil_defaultlib.tb_DMA2 -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6653a2e3d4c74425874ee74ab689e1db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_DMA2_behav xil_defaultlib.tb_DMA2 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.lcse_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.DMA2 [dma2_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX [mux_default]
Compiling architecture behavior of entity xil_defaultlib.ram [ram_default]
Compiling architecture tb of entity xil_defaultlib.tb_dma2
Built simulation snapshot tb_DMA2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1248.648 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_DMA2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_DMA2_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/RAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
"xelab -wto 6653a2e3d4c74425874ee74ab689e1db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_DMA2_behav xil_defaultlib.tb_DMA2 -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6653a2e3d4c74425874ee74ab689e1db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_DMA2_behav xil_defaultlib.tb_DMA2 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.lcse_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.DMA2 [dma2_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX [mux_default]
Compiling architecture behavior of entity xil_defaultlib.ram [ram_default]
Compiling architecture tb of entity xil_defaultlib.tb_dma2
Built simulation snapshot tb_DMA2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1248.648 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_DMA2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_DMA2_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/RAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
"xelab -wto 6653a2e3d4c74425874ee74ab689e1db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_DMA2_behav xil_defaultlib.tb_DMA2 -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6653a2e3d4c74425874ee74ab689e1db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_DMA2_behav xil_defaultlib.tb_DMA2 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.lcse_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.DMA2 [dma2_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX [mux_default]
Compiling architecture behavior of entity xil_defaultlib.ram [ram_default]
Compiling architecture tb of entity xil_defaultlib.tb_dma2
Built simulation snapshot tb_DMA2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1248.648 ; gain = 0.000
save_wave_config {D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/sim/tb_DMA2_behav.wcfg}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.srcs/sim_1/new/RS232_tb.vhd w ]
add_files -fileset sim_1 D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.srcs/sim_1/new/RS232_tb.vhd
update_compile_order -fileset sim_1
set_property top tb_RS232top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: El proceso no tiene acceso al archivo porque est siendo utilizado por otro proceso: "D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RS232top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_RS232top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/LCSE_PKG.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/RS232_RX.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RS232_RX'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/RS232_TX.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RS232_TX'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/RS232top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RS232top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/ShiftRegister.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ShiftRegister'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.srcs/sim_1/new/RS232_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_RS232top'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
"xelab -wto 6653a2e3d4c74425874ee74ab689e1db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_RS232top_behav xil_defaultlib.tb_RS232top -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6653a2e3d4c74425874ee74ab689e1db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_RS232top_behav xil_defaultlib.tb_RS232top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1121] no index value can belong to null index range [D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/RS232top.vhd:119]
ERROR: [VRFC 10-1121] no index value can belong to null index range [D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/RS232top.vhd:120]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_rs232top in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RS232top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_RS232top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/RS232top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RS232top'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
"xelab -wto 6653a2e3d4c74425874ee74ab689e1db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_RS232top_behav xil_defaultlib.tb_RS232top -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6653a2e3d4c74425874ee74ab689e1db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_RS232top_behav xil_defaultlib.tb_RS232top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1121] no index value can belong to null index range [D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/RS232top.vhd:119]
ERROR: [VRFC 10-1121] no index value can belong to null index range [D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/RS232top.vhd:120]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_rs232top in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RS232top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_RS232top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/RS232top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RS232top'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
"xelab -wto 6653a2e3d4c74425874ee74ab689e1db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_RS232top_behav xil_defaultlib.tb_RS232top -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6653a2e3d4c74425874ee74ab689e1db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_RS232top_behav xil_defaultlib.tb_RS232top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1121] no index value can belong to null index range [D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/RS232top.vhd:119]
ERROR: [VRFC 10-1121] no index value can belong to null index range [D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/RS232top.vhd:120]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_rs232top in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RS232top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_RS232top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/RS232top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RS232top'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
"xelab -wto 6653a2e3d4c74425874ee74ab689e1db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_RS232top_behav xil_defaultlib.tb_RS232top -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6653a2e3d4c74425874ee74ab689e1db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_RS232top_behav xil_defaultlib.tb_RS232top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1121] no index value can belong to null index range [D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/RS232top.vhd:119]
ERROR: [VRFC 10-1121] no index value can belong to null index range [D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/RS232top.vhd:120]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_rs232top in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1248.648 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RS232top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_RS232top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/RS232top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RS232top'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
"xelab -wto 6653a2e3d4c74425874ee74ab689e1db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_RS232top_behav xil_defaultlib.tb_RS232top -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6653a2e3d4c74425874ee74ab689e1db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_RS232top_behav xil_defaultlib.tb_RS232top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1121] no index value can belong to null index range [D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/RS232top.vhd:115]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_rs232top in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RS232top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_RS232top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/RS232top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RS232top'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
"xelab -wto 6653a2e3d4c74425874ee74ab689e1db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_RS232top_behav xil_defaultlib.tb_RS232top -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6653a2e3d4c74425874ee74ab689e1db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_RS232top_behav xil_defaultlib.tb_RS232top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1121] no index value can belong to null index range [D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/RS232top.vhd:115]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_rs232top in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1248.648 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RS232top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_RS232top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/RS232top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RS232top'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
"xelab -wto 6653a2e3d4c74425874ee74ab689e1db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_RS232top_behav xil_defaultlib.tb_RS232top -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6653a2e3d4c74425874ee74ab689e1db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_RS232top_behav xil_defaultlib.tb_RS232top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1121] no index value can belong to null index range [D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/RS232top.vhd:115]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_rs232top in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1248.648 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RS232top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_RS232top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/RS232top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RS232top'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
"xelab -wto 6653a2e3d4c74425874ee74ab689e1db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_RS232top_behav xil_defaultlib.tb_RS232top -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6653a2e3d4c74425874ee74ab689e1db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_RS232top_behav xil_defaultlib.tb_RS232top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1121] no index value can belong to null index range [D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/RS232top.vhd:177]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_rs232top in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1248.648 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RS232top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_RS232top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/RS232top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RS232top'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
"xelab -wto 6653a2e3d4c74425874ee74ab689e1db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_RS232top_behav xil_defaultlib.tb_RS232top -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6653a2e3d4c74425874ee74ab689e1db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_RS232top_behav xil_defaultlib.tb_RS232top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.lcse_pkg
Compiling architecture behavioral of entity xil_defaultlib.RS232_TX [rs232_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.RS232_RX [rs232_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.ShiftRegister [shiftregister_default]
Compiling architecture rtl of entity xil_defaultlib.RS232top [rs232top_default]
Compiling architecture tb of entity xil_defaultlib.tb_rs232top
Built simulation snapshot tb_RS232top_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim/xsim.dir/tb_RS232top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim/xsim.dir/tb_RS232top_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Oct 16 22:52:44 2020. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Oct 16 22:52:44 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1248.648 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RS232top_behav -key {Behavioral:sim_1:Functional:tb_RS232top} -tclbatch {tb_RS232top.tcl} -view {D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/sim/tb_DMA2_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/sim/tb_DMA2_behav.wcfg
WARNING: Simulation object /tb_DMA2/clk was not found in the design.
WARNING: Simulation object /tb_DMA2/Reset was not found in the design.
WARNING: Simulation object /tb_DMA2/DMA/Address_m was not found in the design.
WARNING: Simulation object /tb_DMA2/DMA/InBus_m was not found in the design.
WARNING: Simulation object /tb_DMA2/DMA/OutBus_m was not found in the design.
WARNING: Simulation object /tb_DMA2/RAM_M/address was not found in the design.
WARNING: Simulation object /tb_DMA2/RAM_M/inbus was not found in the design.
WARNING: Simulation object /tb_DMA2/RAM_M/outBus was not found in the design.
WARNING: Simulation object /tb_DMA2/MUX_M/WE was not found in the design.
WARNING: Simulation object /tb_DMA2/MUX_M/RE was not found in the design.
WARNING: Simulation object /tb_DMA2/DMA/dma_state_reg was not found in the design.
WARNING: Simulation object /tb_DMA2/RAM_M/rAdrress was not found in the design.
WARNING: Simulation object /tb_DMA2/RAM_M/inBound was not found in the design.
WARNING: Simulation object /tb_DMA2/RAM_M/contents_ram was not found in the design.
source tb_RS232top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RS232top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 1248.648 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1248.648 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1248.648 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RS232top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_RS232top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
"xelab -wto 6653a2e3d4c74425874ee74ab689e1db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_RS232top_behav xil_defaultlib.tb_RS232top -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6653a2e3d4c74425874ee74ab689e1db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_RS232top_behav xil_defaultlib.tb_RS232top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RS232top_behav -key {Behavioral:sim_1:Functional:tb_RS232top} -tclbatch {tb_RS232top.tcl} -view {D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/sim/tb_DMA2_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/sim/tb_DMA2_behav.wcfg
WARNING: Simulation object /tb_DMA2/clk was not found in the design.
WARNING: Simulation object /tb_DMA2/Reset was not found in the design.
WARNING: Simulation object /tb_DMA2/DMA/Address_m was not found in the design.
WARNING: Simulation object /tb_DMA2/DMA/InBus_m was not found in the design.
WARNING: Simulation object /tb_DMA2/DMA/OutBus_m was not found in the design.
WARNING: Simulation object /tb_DMA2/RAM_M/address was not found in the design.
WARNING: Simulation object /tb_DMA2/RAM_M/inbus was not found in the design.
WARNING: Simulation object /tb_DMA2/RAM_M/outBus was not found in the design.
WARNING: Simulation object /tb_DMA2/MUX_M/WE was not found in the design.
WARNING: Simulation object /tb_DMA2/MUX_M/RE was not found in the design.
WARNING: Simulation object /tb_DMA2/DMA/dma_state_reg was not found in the design.
WARNING: Simulation object /tb_DMA2/RAM_M/rAdrress was not found in the design.
WARNING: Simulation object /tb_DMA2/RAM_M/inBound was not found in the design.
WARNING: Simulation object /tb_DMA2/RAM_M/contents_ram was not found in the design.
source tb_RS232top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RS232top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1248.648 ; gain = 0.000
run 120 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 120 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RS232top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_RS232top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.srcs/sim_1/new/RS232_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_RS232top'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
"xelab -wto 6653a2e3d4c74425874ee74ab689e1db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_RS232top_behav xil_defaultlib.tb_RS232top -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6653a2e3d4c74425874ee74ab689e1db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_RS232top_behav xil_defaultlib.tb_RS232top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.lcse_pkg
Compiling architecture behavioral of entity xil_defaultlib.RS232_TX [rs232_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.RS232_RX [rs232_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.ShiftRegister [shiftregister_default]
Compiling architecture rtl of entity xil_defaultlib.RS232top [rs232top_default]
Compiling architecture tb of entity xil_defaultlib.tb_rs232top
Built simulation snapshot tb_RS232top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1248.648 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 120 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RS232top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_RS232top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.srcs/sim_1/new/RS232_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_RS232top'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
"xelab -wto 6653a2e3d4c74425874ee74ab689e1db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_RS232top_behav xil_defaultlib.tb_RS232top -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6653a2e3d4c74425874ee74ab689e1db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_RS232top_behav xil_defaultlib.tb_RS232top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.lcse_pkg
Compiling architecture behavioral of entity xil_defaultlib.RS232_TX [rs232_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.RS232_RX [rs232_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.ShiftRegister [shiftregister_default]
Compiling architecture rtl of entity xil_defaultlib.RS232top [rs232top_default]
Compiling architecture tb of entity xil_defaultlib.tb_rs232top
Built simulation snapshot tb_RS232top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1248.648 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RS232top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_RS232top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.srcs/sim_1/new/RS232_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_RS232top'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
"xelab -wto 6653a2e3d4c74425874ee74ab689e1db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_RS232top_behav xil_defaultlib.tb_RS232top -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6653a2e3d4c74425874ee74ab689e1db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_RS232top_behav xil_defaultlib.tb_RS232top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.lcse_pkg
Compiling architecture behavioral of entity xil_defaultlib.RS232_TX [rs232_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.RS232_RX [rs232_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.ShiftRegister [shiftregister_default]
Compiling architecture rtl of entity xil_defaultlib.RS232top [rs232top_default]
Compiling architecture tb of entity xil_defaultlib.tb_rs232top
Built simulation snapshot tb_RS232top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1248.648 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RS232top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_RS232top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.srcs/sim_1/new/RS232_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_RS232top'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
"xelab -wto 6653a2e3d4c74425874ee74ab689e1db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_RS232top_behav xil_defaultlib.tb_RS232top -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6653a2e3d4c74425874ee74ab689e1db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_RS232top_behav xil_defaultlib.tb_RS232top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.lcse_pkg
Compiling architecture behavioral of entity xil_defaultlib.RS232_TX [rs232_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.RS232_RX [rs232_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.ShiftRegister [shiftregister_default]
Compiling architecture rtl of entity xil_defaultlib.RS232top [rs232top_default]
Compiling architecture tb of entity xil_defaultlib.tb_rs232top
Built simulation snapshot tb_RS232top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1248.648 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 140 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
restart
INFO: [Simtcl 6-17] Simulation restarted
run 300 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RS232top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_RS232top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/RS232_TX.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RS232_TX'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
"xelab -wto 6653a2e3d4c74425874ee74ab689e1db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_RS232top_behav xil_defaultlib.tb_RS232top -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6653a2e3d4c74425874ee74ab689e1db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_RS232top_behav xil_defaultlib.tb_RS232top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.lcse_pkg
Compiling architecture behavioral of entity xil_defaultlib.RS232_TX [rs232_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.RS232_RX [rs232_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.ShiftRegister [shiftregister_default]
Compiling architecture rtl of entity xil_defaultlib.RS232top [rs232top_default]
Compiling architecture tb of entity xil_defaultlib.tb_rs232top
Built simulation snapshot tb_RS232top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1248.648 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RS232top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_RS232top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/RS232_RX.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RS232_RX'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/RS232top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RS232top'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
"xelab -wto 6653a2e3d4c74425874ee74ab689e1db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_RS232top_behav xil_defaultlib.tb_RS232top -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6653a2e3d4c74425874ee74ab689e1db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_RS232top_behav xil_defaultlib.tb_RS232top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.lcse_pkg
Compiling architecture behavioral of entity xil_defaultlib.RS232_TX [rs232_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.RS232_RX [rs232_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.ShiftRegister [shiftregister_default]
Compiling architecture rtl of entity xil_defaultlib.RS232top [rs232top_default]
Compiling architecture tb of entity xil_defaultlib.tb_rs232top
Built simulation snapshot tb_RS232top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1248.648 ; gain = 0.000
run all
restart
INFO: [Simtcl 6-17] Simulation restarted
run 600 ns
run 30 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RS232top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_RS232top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/RS232_TX.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RS232_TX'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
"xelab -wto 6653a2e3d4c74425874ee74ab689e1db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_RS232top_behav xil_defaultlib.tb_RS232top -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6653a2e3d4c74425874ee74ab689e1db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_RS232top_behav xil_defaultlib.tb_RS232top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.lcse_pkg
Compiling architecture behavioral of entity xil_defaultlib.RS232_TX [rs232_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.RS232_RX [rs232_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.ShiftRegister [shiftregister_default]
Compiling architecture rtl of entity xil_defaultlib.RS232top [rs232top_default]
Compiling architecture tb of entity xil_defaultlib.tb_rs232top
Built simulation snapshot tb_RS232top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1248.648 ; gain = 0.000
run 10 us
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RS232top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_RS232top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/RS232_TX.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RS232_TX'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
"xelab -wto 6653a2e3d4c74425874ee74ab689e1db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_RS232top_behav xil_defaultlib.tb_RS232top -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6653a2e3d4c74425874ee74ab689e1db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_RS232top_behav xil_defaultlib.tb_RS232top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.lcse_pkg
Compiling architecture behavioral of entity xil_defaultlib.RS232_TX [rs232_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.RS232_RX [rs232_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.ShiftRegister [shiftregister_default]
Compiling architecture rtl of entity xil_defaultlib.RS232top [rs232top_default]
Compiling architecture tb of entity xil_defaultlib.tb_rs232top
Built simulation snapshot tb_RS232top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1248.648 ; gain = 0.000
run 15 us
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RS232top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_RS232top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/desing/RS232top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RS232top'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/LSCE_EXP.sim/sim_1/behav/xsim'
"xelab -wto 6653a2e3d4c74425874ee74ab689e1db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_RS232top_behav xil_defaultlib.tb_RS232top -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6653a2e3d4c74425874ee74ab689e1db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_RS232top_behav xil_defaultlib.tb_RS232top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.lcse_pkg
Compiling architecture behavioral of entity xil_defaultlib.RS232_TX [rs232_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.RS232_RX [rs232_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.ShiftRegister [shiftregister_default]
Compiling architecture rtl of entity xil_defaultlib.RS232top [rs232top_default]
Compiling architecture tb of entity xil_defaultlib.tb_rs232top
Built simulation snapshot tb_RS232top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1248.648 ; gain = 0.000
run 20 us
save_wave_config {D:/OneDrive/Documentos/Universidad/LCSE/entregas/LCSE_PROJ/src/sim/tb_DMA2_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Oct 16 23:32:49 2020...
