Running: /local/scratch-1/nm525/Xilinx/ISE_DS/ISE/bin/lin64/unwrapped/fuse -incremental -prj ../simple_tx_tb.prj -o simple_tx_tb.exe work.testbench 
ISim O.87xd (signature 0x8ddf5b5d)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "../simple_tx_tb.v" into library work
Analyzing Verilog file "../simple_tx.v" into library work
Analyzing Verilog file "../../../../../../../../lib/hw/std/pcores/nf10_proc_common_v1_00_a/hdl/verilog/ipif_regs.v" into library work
Parsing VHDL file "../../../../../../../../lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "../../../../../../../../lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "../../../../../../../../lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing VHDL file "../../../../../../../../lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "../../../../../../../../lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "/local/scratch-1/nm525/Xilinx/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/address_decoder.vhd" into library axi_lite_ipif_v1_01_a
Parsing VHDL file "/local/scratch-1/nm525/Xilinx/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" into library axi_lite_ipif_v1_01_a
Parsing VHDL file "/local/scratch-1/nm525/Xilinx/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/axi_lite_ipif.vhd" into library axi_lite_ipif_v1_01_a
Parsing VHDL file "../../../../../../../../lib/hw/std/pcores/nf10_proc_common_v1_00_a/hdl/vhdl/axi_lite_ipif_1bar.vhd" into library work
Starting static elaboration
WARNING:HDLCompiler:746 - "/local/scratch-1/nm525/Xilinx/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" Line 255: Range is empty (null range)
WARNING:HDLCompiler:1016 - "../simple_tx_tb.v" Line 22: Port m_axis_tuser is not connected to this instance
WARNING:HDLCompiler:1016 - "../simple_tx.v" Line 341: Port wo_regs is not connected to this instance
WARNING:HDLCompiler:189 - "../simple_tx.v" Line 371: Size mismatch in connection of port <rw_regs>. Formal port size is 33-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "../simple_tx.v" Line 372: Size mismatch in connection of port <ro_regs>. Formal port size is 97-bit while actual signal size is 96-bit.
Completed static elaboration
Fuse Memory Usage: 104352 KB
Fuse CPU Usage: 880 ms
Compiling module ipif_regs(C_S_AXI_DATA_WIDTH=32,...
Compiling module simple_tx
Compiling module testbench
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package proc_common_pkg
Compiling package ipif_pkg
Compiling package numeric_std
Compiling package attributes
Compiling package std_logic_misc
Compiling package family_support
Compiling architecture imp of entity address_decoder [\address_decoder(32,('1','1','1'...]
Compiling architecture imp of entity slave_attachment [\slave_attachment((('0','0','0',...]
Compiling architecture imp of entity axi_lite_ipif [\axi_lite_ipif(32,32,('1','1','1...]
Compiling architecture imp of entity axi_lite_ipif_1bar [\axi_lite_ipif_1bar(32,32,0,0,('...]
Time Resolution for simulation is 1ps.
Compiled 18 VHDL Units
Compiled 3 Verilog Units
Built simulation executable simple_tx_tb.exe
Fuse Memory Usage: 1217992 KB
Fuse CPU Usage: 1120 ms
GCC CPU Usage: 3850 ms
