// Seed: 2773053710
module module_0 ();
  assign id_1 = 1;
  assign id_1 = id_1;
  wand id_2, id_3;
  assign id_3 = 1'b0 | 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42,
    id_43,
    id_44,
    id_45,
    id_46,
    id_47,
    id_48,
    id_49,
    id_50,
    id_51,
    id_52,
    id_53,
    id_54,
    id_55,
    id_56,
    id_57,
    id_58,
    id_59,
    id_60,
    id_61,
    id_62,
    id_63,
    id_64,
    id_65,
    id_66,
    id_67,
    id_68,
    id_69,
    id_70,
    id_71,
    id_72,
    id_73,
    id_74,
    id_75,
    id_76,
    id_77,
    id_78,
    id_79,
    id_80
);
  output wire id_80;
  inout wire id_79;
  input wire id_78;
  output wire id_77;
  inout wire id_76;
  input wire id_75;
  inout wire id_74;
  output wire id_73;
  inout wire id_72;
  input wire id_71;
  input wire id_70;
  inout wire id_69;
  input wire id_68;
  input wire id_67;
  inout wire id_66;
  input wire id_65;
  input wire id_64;
  inout wire id_63;
  input wire id_62;
  inout wire id_61;
  output wire id_60;
  output wire id_59;
  input wire id_58;
  output wire id_57;
  inout wire id_56;
  input wire id_55;
  inout wire id_54;
  inout wire id_53;
  output wire id_52;
  inout wire id_51;
  output wire id_50;
  input wire id_49;
  inout wire id_48;
  input wire id_47;
  input wire id_46;
  inout wire id_45;
  input wire id_44;
  inout wire id_43;
  inout wire id_42;
  output wire id_41;
  output wire id_40;
  output wire id_39;
  output wire id_38;
  inout wire id_37;
  output wire id_36;
  input wire id_35;
  input wire id_34;
  output wire id_33;
  inout wire id_32;
  input wire id_31;
  output wire id_30;
  input wire id_29;
  inout wire id_28;
  output wire id_27;
  input wire id_26;
  output wire id_25;
  input wire id_24;
  input wire id_23;
  input wire id_22;
  inout wire id_21;
  input wire id_20;
  inout wire id_19;
  output wire id_18;
  output wire id_17;
  input wire id_16;
  input wire id_15;
  output wire id_14;
  input wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_81;
  wire id_82;
  xor primCall (
      id_1,
      id_13,
      id_15,
      id_16,
      id_19,
      id_2,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_26,
      id_28,
      id_29,
      id_3,
      id_31,
      id_32,
      id_34,
      id_35,
      id_37,
      id_4,
      id_42,
      id_43,
      id_44,
      id_45,
      id_46,
      id_47,
      id_48,
      id_49,
      id_5,
      id_51,
      id_53,
      id_54,
      id_55,
      id_56,
      id_58,
      id_6,
      id_61,
      id_62,
      id_63,
      id_64,
      id_65,
      id_66,
      id_67,
      id_68,
      id_69,
      id_7,
      id_70,
      id_71,
      id_72,
      id_74,
      id_75,
      id_76,
      id_78,
      id_79,
      id_8,
      id_81,
      id_82,
      id_9
  );
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  assign id_82 = id_37;
endmodule
