==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 10.02 seconds; current allocated memory: 213.879 MB.
INFO: [HLS 200-10] Analyzing design file 'RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 10.26 seconds. CPU system time: 1.21 seconds. Elapsed time: 11.46 seconds; current allocated memory: 218.414 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'mod_exp(ap_uint<16>, ap_uint<16>, ap_uint<16>)' into 'rsa(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>&)' (RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:25:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.62 seconds. CPU system time: 0.39 seconds. Elapsed time: 2.03 seconds; current allocated memory: 218.980 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 218.980 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 221.789 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 225.613 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' in function 'rsa' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 250.199 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 258.008 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rsa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rsa_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation of DSP[49] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation of DSP[49] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation of DSP[49] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation of DSP[49] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation of DSP[49] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 37, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation of DSP[49] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 38, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation of DSP[49] ('ret.V').
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 39, Depth = 39, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 258.008 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 258.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rsa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 258.008 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 258.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rsa_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_32_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_16ns_16_36_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rsa_Pipeline_VITIS_LOOP_11_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 258.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rsa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/d' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/N' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/y' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/x' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rsa' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'urem_16ns_16ns_16_20_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rsa'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 258.008 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.02 seconds; current allocated memory: 214.363 MB.
INFO: [HLS 200-10] Analyzing design file 'RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 10.14 seconds. CPU system time: 1.28 seconds. Elapsed time: 11.42 seconds; current allocated memory: 218.262 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'mod_exp(ap_uint<16>, ap_uint<16>, ap_uint<16>)' into 'rsa(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>&)' (RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:25:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.59 seconds. CPU system time: 0.36 seconds. Elapsed time: 1.95 seconds; current allocated memory: 218.828 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 218.828 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 221.652 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 225.473 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' in function 'rsa' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.03 seconds; current allocated memory: 250.062 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 257.867 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rsa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rsa_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation of DSP[49] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation of DSP[49] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation of DSP[49] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation of DSP[49] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation of DSP[49] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 37, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation of DSP[49] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 38, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation of DSP[49] ('ret.V').
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 39, Depth = 39, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 257.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 257.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rsa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 257.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 257.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rsa_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_32_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_16ns_16_36_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rsa_Pipeline_VITIS_LOOP_11_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 257.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rsa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/d' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/N' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/y' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/x' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rsa' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'urem_16ns_16ns_16_20_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rsa'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 257.867 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./rsa_baseline_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rsa rsa 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 10.02 seconds; current allocated memory: 214.422 MB.
INFO: [HLS 200-10] Analyzing design file 'RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 10.14 seconds. CPU system time: 1.19 seconds. Elapsed time: 11.33 seconds; current allocated memory: 218.434 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'mod_exp(ap_uint<16>, ap_uint<16>, ap_uint<16>)' into 'rsa(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>&)' (RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:27:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.65 seconds. CPU system time: 0.36 seconds. Elapsed time: 2.01 seconds; current allocated memory: 218.973 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 218.973 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 221.809 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 225.637 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 250.277 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 251.816 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rsa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rsa_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('lhs_write_ln16', RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:16) of variable 'ret.V' on local variable 'lhs' and 'load' operation ('lhs') on local variable 'lhs'.
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('lhs_write_ln16', RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:16) of variable 'ret.V' on local variable 'lhs' and 'load' operation ('lhs') on local variable 'lhs'.
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('lhs_write_ln16', RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:16) of variable 'ret.V' on local variable 'lhs' and 'load' operation ('lhs') on local variable 'lhs'.
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation ('lhs_write_ln16', RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:16) of variable 'ret.V' on local variable 'lhs' and 'load' operation ('lhs') on local variable 'lhs'.
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 20, distance = 1, offset = 0) between 'store' operation ('lhs_write_ln16', RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:16) of variable 'ret.V' on local variable 'lhs' and 'load' operation ('lhs') on local variable 'lhs'.
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 28, distance = 1, offset = 0) between 'store' operation ('lhs_write_ln16', RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:16) of variable 'ret.V' on local variable 'lhs' and 'load' operation ('lhs') on local variable 'lhs'.
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 32, distance = 1, offset = 0) between 'store' operation ('lhs_write_ln16', RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:16) of variable 'ret.V' on local variable 'lhs' and 'load' operation ('lhs') on local variable 'lhs'.
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 34, distance = 1, offset = 0) between 'store' operation ('lhs_write_ln16', RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:16) of variable 'ret.V' on local variable 'lhs' and 'load' operation ('lhs') on local variable 'lhs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 35, Depth = 37, loop 'VITIS_LOOP_11_1'
WARNING: [HLS 200-871] Estimated clock period (10.515ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rsa_Pipeline_VITIS_LOOP_11_1' consists of the following:	'load' operation ('rhs_load_1') on local variable 'rhs' [47]  (0 ns)
	'mul' operation of DSP[49] ('ret.V') [49]  (6.38 ns)
	'urem' operation ('urem_ln1514_1') [50]  (4.13 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 253.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 253.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rsa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 253.887 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 253.887 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./rsa_baseline_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rsa rsa 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.02 seconds; current allocated memory: 214.422 MB.
INFO: [HLS 200-10] Analyzing design file 'RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 10.11 seconds. CPU system time: 1.16 seconds. Elapsed time: 11.28 seconds; current allocated memory: 218.406 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'mod_exp(ap_uint<16>, ap_uint<16>, ap_uint<16>)' into 'rsa(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>&)' (RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:27:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.64 seconds. CPU system time: 0.4 seconds. Elapsed time: 2.04 seconds; current allocated memory: 218.973 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 218.973 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 221.809 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 225.641 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 250.277 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 251.812 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rsa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rsa_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 0) between 'store' operation ('lhs_write_ln16', RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:16) of variable 'ret.V' on local variable 'lhs' and 'load' operation ('lhs') on local variable 'lhs'.
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 0) between 'store' operation ('lhs_write_ln16', RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:16) of variable 'ret.V' on local variable 'lhs' and 'load' operation ('lhs') on local variable 'lhs'.
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 0) between 'store' operation ('lhs_write_ln16', RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:16) of variable 'ret.V' on local variable 'lhs' and 'load' operation ('lhs') on local variable 'lhs'.
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 0) between 'store' operation ('lhs_write_ln16', RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:16) of variable 'ret.V' on local variable 'lhs' and 'load' operation ('lhs') on local variable 'lhs'.
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 24, distance = 1, offset = 0) between 'store' operation ('lhs_write_ln16', RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:16) of variable 'ret.V' on local variable 'lhs' and 'load' operation ('lhs') on local variable 'lhs'.
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 32, distance = 1, offset = 0) between 'store' operation ('lhs_write_ln16', RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:16) of variable 'ret.V' on local variable 'lhs' and 'load' operation ('lhs') on local variable 'lhs'.
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 34, distance = 1, offset = 0) between 'store' operation ('lhs_write_ln16', RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:16) of variable 'ret.V' on local variable 'lhs' and 'load' operation ('lhs') on local variable 'lhs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 35, Depth = 37, loop 'VITIS_LOOP_11_1'
WARNING: [HLS 200-871] Estimated clock period (10.515ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rsa_Pipeline_VITIS_LOOP_11_1' consists of the following:	'load' operation ('rhs_load_1') on local variable 'rhs' [47]  (0 ns)
	'mul' operation of DSP[49] ('ret.V') [49]  (6.38 ns)
	'urem' operation ('urem_ln1514_1') [50]  (4.13 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 253.406 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 253.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rsa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 253.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 253.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rsa_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_32_1_1': 2 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./rsa_baseline_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rsa rsa 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.02 seconds; current allocated memory: 248.555 MB.
INFO: [HLS 200-10] Analyzing design file 'RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.96 seconds. CPU system time: 1.32 seconds. Elapsed time: 11.3 seconds; current allocated memory: 253.004 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'mod_exp(ap_uint<16>, ap_uint<16>, ap_uint<16>)' into 'rsa(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>&)' (RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:27:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.68 seconds. CPU system time: 0.39 seconds. Elapsed time: 2.06 seconds; current allocated memory: 253.598 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 253.598 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 256.430 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 260.262 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' in function 'rsa' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 284.883 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 292.648 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rsa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rsa_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation of DSP[49] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation of DSP[49] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation of DSP[49] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation of DSP[49] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation of DSP[49] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 37, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation of DSP[49] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 38, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation of DSP[49] ('ret.V').
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 39, Depth = 39, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 292.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 292.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rsa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 292.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 292.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rsa_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_32_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_16ns_16_36_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rsa_Pipeline_VITIS_LOOP_11_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 292.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rsa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/d' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/N' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/x' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rsa' to 's_axilite & ap_ctrl_hs'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./rsa_baseline_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rsa rsa 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 10.02 seconds; current allocated memory: 214.418 MB.
INFO: [HLS 200-10] Analyzing design file 'RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 10.03 seconds. CPU system time: 1.25 seconds. Elapsed time: 11.28 seconds; current allocated memory: 218.398 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_11_1' (RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:11:22) in function 'mod_exp' partially with a factor of 2 (RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'mod_exp(ap_uint<16>, ap_uint<16>, ap_uint<16>)' into 'rsa(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>&)' (RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:27:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.66 seconds. CPU system time: 0.37 seconds. Elapsed time: 2.03 seconds; current allocated memory: 218.965 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 218.965 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 221.859 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 225.652 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' in function 'rsa' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 250.371 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 252.074 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rsa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rsa_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_6) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_3') and 'mul' operation of DSP[49] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_3') and 'mul' operation of DSP[49] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_3') and 'mul' operation of DSP[49] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_3') and 'mul' operation of DSP[49] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_3') and 'mul' operation of DSP[49] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_3') and 'mul' operation of DSP[49] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 76, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_3') and 'mul' operation of DSP[49] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 77, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_2') and 'mul' operation of DSP[36] ('ret.V').
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 78, Depth = 79, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 253.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 253.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rsa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 254.656 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 254.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rsa_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_32_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_16ns_16_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_16ns_32_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32s_16ns_16_36_1': 2 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./rsa_baseline_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rsa rsa 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.03 seconds; current allocated memory: 214.422 MB.
INFO: [HLS 200-10] Analyzing design file 'RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.89 seconds. CPU system time: 1.21 seconds. Elapsed time: 11.11 seconds; current allocated memory: 218.406 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_11_1' (RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:11:22) in function 'mod_exp' partially with a factor of 3 (RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'mod_exp(ap_uint<16>, ap_uint<16>, ap_uint<16>)' into 'rsa(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>&)' (RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:27:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.65 seconds. CPU system time: 0.34 seconds. Elapsed time: 1.98 seconds; current allocated memory: 218.973 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 218.973 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.02 seconds; current allocated memory: 221.914 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 225.621 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' in function 'rsa' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.03 seconds; current allocated memory: 250.570 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 252.375 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rsa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rsa_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_10) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_5') and 'mul' operation of DSP[50] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_5') and 'mul' operation of DSP[50] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_5') and 'mul' operation of DSP[50] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_5') and 'mul' operation of DSP[50] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_5') and 'mul' operation of DSP[50] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 98, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_5') and 'mul' operation of DSP[50] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 114, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_5') and 'mul' operation of DSP[50] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 116, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_4') and 'mul' operation of DSP[37] ('ret.V').
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 117, Depth = 118, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 254.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 254.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rsa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 255.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 255.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rsa_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_32_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16ns_32_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_32_4_1': 2 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./rsa_baseline_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rsa rsa 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.02 seconds; current allocated memory: 214.422 MB.
INFO: [HLS 200-10] Analyzing design file 'RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 10.55 seconds. CPU system time: 1.18 seconds. Elapsed time: 11.73 seconds; current allocated memory: 218.363 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'mod_exp(ap_uint<16>, ap_uint<16>, ap_uint<16>)' into 'rsa(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>&)' (RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:29:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.66 seconds. CPU system time: 0.43 seconds. Elapsed time: 2.09 seconds; current allocated memory: 218.961 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 218.961 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 221.789 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 225.625 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' in function 'rsa' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 250.254 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 250.254 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rsa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rsa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp_result) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp_b) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
WARNING: [HLS 200-880] The II Violation in module 'rsa' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'mul' operation of DSP[63] ('temp_b') and 'urem' operation ('b.V', RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:9).
WARNING: [HLS 200-880] The II Violation in module 'rsa' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'mul' operation of DSP[63] ('temp_b') and 'urem' operation ('b.V', RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:9).
WARNING: [HLS 200-880] The II Violation in module 'rsa' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'mul' operation of DSP[63] ('temp_b') and 'urem' operation ('b.V', RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:9).
WARNING: [HLS 200-880] The II Violation in module 'rsa' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'mul' operation of DSP[63] ('temp_b') and 'urem' operation ('b.V', RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:9).
WARNING: [HLS 200-880] The II Violation in module 'rsa' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514') and 'mul' operation of DSP[49] ('temp_result').
WARNING: [HLS 200-880] The II Violation in module 'rsa' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514') and 'mul' operation of DSP[49] ('temp_result').
WARNING: [HLS 200-880] The II Violation in module 'rsa' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 41, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514') and 'mul' operation of DSP[49] ('temp_result').
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 42, Depth = 62, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 250.254 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 250.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rsa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/d' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/N' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/x' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rsa' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'd', 'N', 'y', 'x' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_16ns_16ns_16_20_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_16ns_16_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rsa'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 250.254 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 250.254 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 257.020 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for rsa.
INFO: [VLOG 209-307] Generating Verilog RTL for rsa.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 166.17 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 12.84 seconds. CPU system time: 1.69 seconds. Elapsed time: 14.53 seconds; current allocated memory: 42.723 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./rsa_baseline_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rsa rsa 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.02 seconds; current allocated memory: 214.422 MB.
INFO: [HLS 200-10] Analyzing design file 'RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.81 seconds. CPU system time: 1.21 seconds. Elapsed time: 11.01 seconds; current allocated memory: 218.473 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_11_1' (RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:11:22) in function 'mod_exp' partially with a factor of 3 (RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'mod_exp(ap_uint<16>, ap_uint<16>, ap_uint<16>)' into 'rsa(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>&)' (RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:30:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.66 seconds. CPU system time: 0.33 seconds. Elapsed time: 1.99 seconds; current allocated memory: 219.023 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 219.023 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 221.938 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 225.730 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 250.465 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 250.465 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rsa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rsa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=temp_result) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp_b) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp_result_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp_b_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp_result_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp_b_5) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
WARNING: [HLS 200-880] The II Violation in module 'rsa' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('ret_V_1_write_ln11', RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:11) of variable 'ret.V' on local variable 'ret.V' and 'load' operation ('ret_V_1_load') on local variable 'ret.V'.
WARNING: [HLS 200-880] The II Violation in module 'rsa' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('ret_V_1_write_ln11', RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:11) of variable 'ret.V' on local variable 'ret.V' and 'load' operation ('ret_V_1_load') on local variable 'ret.V'.
WARNING: [HLS 200-880] The II Violation in module 'rsa' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('ret_V_1_write_ln11', RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:11) of variable 'ret.V' on local variable 'ret.V' and 'load' operation ('ret_V_1_load') on local variable 'ret.V'.
WARNING: [HLS 200-880] The II Violation in module 'rsa' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('ret_V_1_write_ln11', RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:11) of variable 'ret.V' on local variable 'ret.V' and 'load' operation ('ret_V_1_load') on local variable 'ret.V'.
WARNING: [HLS 200-880] The II Violation in module 'rsa' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 0) between 'store' operation ('ret_V_1_write_ln11', RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:11) of variable 'ret.V' on local variable 'ret.V' and 'load' operation ('ret_V_1_load') on local variable 'ret.V'.
WARNING: [HLS 200-880] The II Violation in module 'rsa' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 0) between 'store' operation ('ret_V_1_write_ln11', RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:11) of variable 'ret.V' on local variable 'ret.V' and 'load' operation ('ret_V_1_load') on local variable 'ret.V'.
WARNING: [HLS 200-880] The II Violation in module 'rsa' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 55, distance = 1, offset = 0) between 'store' operation ('ret_V_1_write_ln11', RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:11) of variable 'ret.V' on local variable 'ret.V' and 'load' operation ('ret_V_1_load') on local variable 'ret.V'.
WARNING: [HLS 200-880] The II Violation in module 'rsa' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 56, distance = 1, offset = 0) between 'store' operation ('ret_V_1_write_ln11', RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:11) of variable 'ret.V' on local variable 'ret.V' and 'load' operation ('ret_V_1_load') on local variable 'ret.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 57, Depth = 77, loop 'VITIS_LOOP_11_1'
WARNING: [HLS 200-871] Estimated clock period (15.266ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rsa' consists of the following:	'urem' operation ('ret.V') [47]  (3.65 ns)
	multiplexor before 'phi' operation ('ret.V') with incoming values : ('ret_V_1_load') ('ret.V') [50]  (1.59 ns)
	'phi' operation ('ret.V') with incoming values : ('ret_V_1_load') ('ret.V') [50]  (0 ns)
	'mul' operation of DSP[64] ('temp_result') [64]  (6.38 ns)
	'urem' operation ('ret.V') [65]  (3.65 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.13 seconds; current allocated memory: 250.465 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 250.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./rsa_baseline_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rsa rsa 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.02 seconds; current allocated memory: 214.422 MB.
INFO: [HLS 200-10] Analyzing design file 'RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.9 seconds. CPU system time: 1.2 seconds. Elapsed time: 11.09 seconds; current allocated memory: 218.402 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_11_1' (RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:11:22) in function 'mod_exp' partially with a factor of 3 (RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'mod_exp(ap_uint<16>, ap_uint<16>, ap_uint<16>)' into 'rsa(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>&)' (RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:30:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.58 seconds. CPU system time: 0.4 seconds. Elapsed time: 1.99 seconds; current allocated memory: 218.969 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 218.969 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 221.871 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 225.664 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' in function 'rsa' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 250.395 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 250.395 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rsa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rsa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=temp_result) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp_b) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp_result_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp_b_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp_result_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp_b_5) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
WARNING: [HLS 200-880] The II Violation in module 'rsa' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'mul' operation of DSP[88] ('temp_b') and 'urem' operation ('b.V', RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:9).
WARNING: [HLS 200-880] The II Violation in module 'rsa' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'mul' operation of DSP[88] ('temp_b') and 'urem' operation ('b.V', RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:9).
WARNING: [HLS 200-880] The II Violation in module 'rsa' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'mul' operation of DSP[88] ('temp_b') and 'urem' operation ('b.V', RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:9).
WARNING: [HLS 200-880] The II Violation in module 'rsa' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'mul' operation of DSP[88] ('temp_b') and 'urem' operation ('b.V', RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:9).
WARNING: [HLS 200-880] The II Violation in module 'rsa' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1) between 'urem' operation ('ret.V') and 'mul' operation of DSP[46] ('temp_result').
WARNING: [HLS 200-880] The II Violation in module 'rsa' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 68, distance = 1, offset = 1) between 'urem' operation ('ret.V') and 'mul' operation of DSP[46] ('temp_result').
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 69, Depth = 88, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 250.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 250.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rsa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/d' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/N' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/x' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rsa' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'd', 'N', 'y', 'x' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_16ns_16ns_16_20_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_16s_16ns_16_20_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rsa'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 250.395 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 250.723 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 259.223 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for rsa.
INFO: [VLOG 209-307] Generating Verilog RTL for rsa.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 141.96 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 12.29 seconds. CPU system time: 1.66 seconds. Elapsed time: 13.95 seconds; current allocated memory: 44.926 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./rsa_baseline_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rsa rsa 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.02 seconds; current allocated memory: 214.422 MB.
INFO: [HLS 200-10] Analyzing design file 'RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 10.21 seconds. CPU system time: 1.13 seconds. Elapsed time: 11.35 seconds; current allocated memory: 218.402 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_11_1' (RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:11:22) in function 'mod_exp' partially with a factor of 3 (RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'mod_exp(ap_uint<16>, ap_uint<16>, ap_uint<16>)' into 'rsa(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>&)' (RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:30:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.6 seconds. CPU system time: 0.43 seconds. Elapsed time: 2.02 seconds; current allocated memory: 218.969 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 218.969 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 221.914 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 225.684 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' in function 'rsa' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 250.578 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 252.379 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rsa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rsa_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_10) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_5') and 'mul' operation of DSP[50] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_5') and 'mul' operation of DSP[50] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_5') and 'mul' operation of DSP[50] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_5') and 'mul' operation of DSP[50] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_5') and 'mul' operation of DSP[50] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 98, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_5') and 'mul' operation of DSP[50] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 114, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_5') and 'mul' operation of DSP[50] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 116, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_4') and 'mul' operation of DSP[37] ('ret.V').
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 117, Depth = 118, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 254.746 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 254.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rsa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 255.629 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 255.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rsa_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_32_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16ns_32_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_32_4_1': 2 instance(s).
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./rsa_baseline_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rsa rsa 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 10.02 seconds; current allocated memory: 214.422 MB.
INFO: [HLS 200-10] Analyzing design file 'RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.94 seconds. CPU system time: 1.11 seconds. Elapsed time: 11.06 seconds; current allocated memory: 218.473 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_11_1' (RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:11:22) in function 'mod_exp' partially with a factor of 3 (RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'mod_exp(ap_uint<16>, ap_uint<16>, ap_uint<16>)' into 'rsa(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>&)' (RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:30:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.57 seconds. CPU system time: 0.37 seconds. Elapsed time: 1.94 seconds; current allocated memory: 219.023 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 219.023 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 221.984 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 225.750 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 250.637 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 252.441 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rsa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rsa_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_10) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_5') and 'mul' operation of DSP[50] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_5') and 'mul' operation of DSP[50] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_5') and 'mul' operation of DSP[50] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_5') and 'mul' operation of DSP[50] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_5') and 'mul' operation of DSP[50] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 98, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_5') and 'mul' operation of DSP[50] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 114, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_5') and 'mul' operation of DSP[50] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 116, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_4') and 'mul' operation of DSP[37] ('ret.V').
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 117, Depth = 118, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 254.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 254.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rsa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 255.695 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 255.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rsa_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_32_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16ns_32_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_32_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_16ns_16_36_1': 1 instance(s).
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./rsa_baseline_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rsa rsa 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 10.02 seconds; current allocated memory: 213.918 MB.
INFO: [HLS 200-10] Analyzing design file 'RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.92 seconds. CPU system time: 1.13 seconds. Elapsed time: 11.05 seconds; current allocated memory: 218.457 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'mod_exp(ap_uint<16>, ap_uint<16>, ap_uint<16>)' into 'rsa(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>&)' (RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:33:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.6 seconds. CPU system time: 0.37 seconds. Elapsed time: 1.98 seconds; current allocated memory: 219.004 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 219.004 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 221.852 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 225.684 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 250.301 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 251.832 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rsa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rsa_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_3) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_1'.
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_14_1' (loop 'VITIS_LOOP_14_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation of DSP[49] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_14_1' (loop 'VITIS_LOOP_14_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation of DSP[49] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_14_1' (loop 'VITIS_LOOP_14_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation of DSP[49] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_14_1' (loop 'VITIS_LOOP_14_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation of DSP[49] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_14_1' (loop 'VITIS_LOOP_14_1'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation of DSP[49] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_14_1' (loop 'VITIS_LOOP_14_1'): Unable to enforce a carried dependence constraint (II = 37, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation of DSP[49] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_14_1' (loop 'VITIS_LOOP_14_1'): Unable to enforce a carried dependence constraint (II = 38, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation of DSP[49] ('ret.V').
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 39, Depth = 39, loop 'VITIS_LOOP_14_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 253.449 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 253.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rsa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 253.984 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 253.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rsa_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_32_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_16ns_16_36_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rsa_Pipeline_VITIS_LOOP_14_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 254.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rsa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/d' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/N' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/x' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rsa' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'd', 'N', 'y', 'x' to AXI-Lite port control.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./rsa_baseline_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rsa rsa 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 10.02 seconds; current allocated memory: 213.918 MB.
INFO: [HLS 200-10] Analyzing design file 'RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.92 seconds. CPU system time: 1.09 seconds. Elapsed time: 11.01 seconds; current allocated memory: 218.406 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'mod_exp(ap_uint<16>, ap_uint<16>, ap_uint<16>)' into 'rsa(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>&)' (RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:30:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.58 seconds. CPU system time: 0.39 seconds. Elapsed time: 1.96 seconds; current allocated memory: 218.973 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 218.973 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 221.816 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 225.641 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 250.281 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 251.812 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rsa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rsa_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation of DSP[49] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation of DSP[49] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation of DSP[49] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation of DSP[49] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation of DSP[49] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 37, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation of DSP[49] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 38, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation of DSP[49] ('ret.V').
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 39, Depth = 39, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 253.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 253.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rsa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 253.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 253.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rsa_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_32_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_16ns_16_36_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rsa_Pipeline_VITIS_LOOP_12_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 254.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rsa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/d' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/N' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/x' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rsa' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'd', 'N', 'y', 'x' to AXI-Lite port control.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./rsa_baseline_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rsa rsa 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.02 seconds; current allocated memory: 214.418 MB.
INFO: [HLS 200-10] Analyzing design file 'RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 10.06 seconds. CPU system time: 1.28 seconds. Elapsed time: 11.34 seconds; current allocated memory: 218.398 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'mod_exp(ap_uint<16>, ap_uint<16>, ap_uint<16>)' into 'rsa(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>&)' (RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:30:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.63 seconds. CPU system time: 0.35 seconds. Elapsed time: 1.99 seconds; current allocated memory: 218.965 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 218.965 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 221.809 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 225.641 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 250.277 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 251.809 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rsa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rsa_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('lhs_write_ln18', RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:18) of variable 'ret.V' on local variable 'lhs' and 'load' operation ('lhs') on local variable 'lhs'.
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('lhs_write_ln18', RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:18) of variable 'ret.V' on local variable 'lhs' and 'load' operation ('lhs') on local variable 'lhs'.
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('lhs_write_ln18', RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:18) of variable 'ret.V' on local variable 'lhs' and 'load' operation ('lhs') on local variable 'lhs'.
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation ('lhs_write_ln18', RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:18) of variable 'ret.V' on local variable 'lhs' and 'load' operation ('lhs') on local variable 'lhs'.
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 20, distance = 1, offset = 0) between 'store' operation ('lhs_write_ln18', RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:18) of variable 'ret.V' on local variable 'lhs' and 'load' operation ('lhs') on local variable 'lhs'.
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 28, distance = 1, offset = 0) between 'store' operation ('lhs_write_ln18', RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:18) of variable 'ret.V' on local variable 'lhs' and 'load' operation ('lhs') on local variable 'lhs'.
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 32, distance = 1, offset = 0) between 'store' operation ('lhs_write_ln18', RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:18) of variable 'ret.V' on local variable 'lhs' and 'load' operation ('lhs') on local variable 'lhs'.
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 34, distance = 1, offset = 0) between 'store' operation ('lhs_write_ln18', RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:18) of variable 'ret.V' on local variable 'lhs' and 'load' operation ('lhs') on local variable 'lhs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 35, Depth = 37, loop 'VITIS_LOOP_12_1'
WARNING: [HLS 200-871] Estimated clock period (10.515ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rsa_Pipeline_VITIS_LOOP_12_1' consists of the following:	'load' operation ('rhs_load_1') on local variable 'rhs' [47]  (0 ns)
	'mul' operation of DSP[49] ('ret.V') [49]  (6.38 ns)
	'urem' operation ('urem_ln1514_1') [50]  (4.13 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.1 seconds; current allocated memory: 253.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 253.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rsa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 253.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 253.883 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./rsa_baseline_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rsa rsa 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.02 seconds; current allocated memory: 214.418 MB.
INFO: [HLS 200-10] Analyzing design file 'RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:39:6)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.79 seconds. CPU system time: 1.25 seconds. Elapsed time: 11.05 seconds; current allocated memory: 218.305 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-273] In function 'mod_exp(ap_uint<16>, ap_uint<16>, ap_uint<16>)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:7:0)
INFO: [HLS 214-131] Inlining function 'mod_exp(ap_uint<16>, ap_uint<16>, ap_uint<16>)' into 'rsa(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>&)' (RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:39:6)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.59 seconds. CPU system time: 0.38 seconds. Elapsed time: 1.96 seconds; current allocated memory: 219.180 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 219.180 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 221.941 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 225.785 MB.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_12_1_proc' to a process function for dataflow in function 'rsa'.
INFO: [XFORM 203-712] Applying dataflow to function 'rsa' (RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:31:1), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'Block_entry3_proc'
	 'Loop_VITIS_LOOP_12_1_proc'
	 'Block__Z7mod_exp7ap_uintILi16EES0_S0_.exit_proc'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 250.633 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 290.305 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rsa' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__Z7mod_exp7ap_uintILi16EES0_S0_.exit_proc' to 'Block_Z7mod_exp7ap_uintILi16EES0_S0_exit_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.03 seconds; current allocated memory: 290.613 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 290.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry3_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 291.691 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 291.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_12_1_proc_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_12_1_proc_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation of DSP[47] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_12_1_proc_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation of DSP[47] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_12_1_proc_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation of DSP[47] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_12_1_proc_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation of DSP[47] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_12_1_proc_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation of DSP[47] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_12_1_proc_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 37, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation of DSP[47] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_12_1_proc_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 38, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation of DSP[47] ('ret.V').
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 39, Depth = 40, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 292.309 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 292.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_12_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 292.309 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 292.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Z7mod_exp7ap_uintILi16EES0_S0_exit_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 292.309 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 292.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rsa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 293.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 293.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 293.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry3_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'urem_16ns_16ns_16_20_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry3_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 293.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_VITIS_LOOP_12_1_proc_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_VITIS_LOOP_12_1_proc_Pipeline_VITIS_LOOP_12_1' pipeline 'VITIS_LOOP_12_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_32_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_16_36_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_VITIS_LOOP_12_1_proc_Pipeline_VITIS_LOOP_12_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 294.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_VITIS_LOOP_12_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_VITIS_LOOP_12_1_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 295.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Z7mod_exp7ap_uintILi16EES0_S0_exit_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Z7mod_exp7ap_uintILi16EES0_S0_exit_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 296.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rsa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/d' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/N' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/x' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rsa' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'd', 'N', 'y', 'x' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rsa'.
INFO: [RTMG 210-285] Implementing FIFO 'd_c_U(rsa_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zext_ln1514_loc_channel_U(rsa_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ret_V_5_loc_channel_U(rsa_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result_V_loc_channel_U(rsa_fifo_w16_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 296.957 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 300.492 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.17 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.2 seconds; current allocated memory: 309.363 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./rsa_baseline_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rsa rsa 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.02 seconds; current allocated memory: 214.418 MB.
INFO: [HLS 200-10] Analyzing design file 'RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:45:6)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.84 seconds. CPU system time: 1.12 seconds. Elapsed time: 10.96 seconds; current allocated memory: 218.320 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-273] In function 'mod_exp(ap_uint<16>, ap_uint<16>, ap_uint<16>)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:7:0)
INFO: [HLS 214-131] Inlining function 'mod_exp(ap_uint<16>, ap_uint<16>, ap_uint<16>)' into 'rsa(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>&)' (RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:45:6)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_17_1' (RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:17:19) in function 'rsa' completely with a factor of 16 (RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:37:0)
INFO: [HLS 214-248] Applying array_partition to 'intermediate_results.i': Complete partitioning on dimension 1. (RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:13:16)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.54 seconds. CPU system time: 0.42 seconds. Elapsed time: 1.97 seconds; current allocated memory: 219.039 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 219.039 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 222.152 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 225.855 MB.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_28_2_proc' to a process function for dataflow in function 'rsa'.
INFO: [XFORM 203-712] Applying dataflow to function 'rsa' (RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:37:1), detected/extracted 3 process function(s): 
	 'Block_entry30_proc'
	 'Loop_VITIS_LOOP_28_2_proc'
	 'Block_rsa_for.cond8.i.i.exit_proc'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 251.539 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 272.672 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rsa' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_rsa_for.cond8.i.i.exit_proc' to 'Block_rsa_for_cond8_i_i_exit_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry30_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 275.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.11 seconds. CPU system time: 0 seconds. Elapsed time: 1.12 seconds; current allocated memory: 277.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_28_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_2'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_28_2_proc' (loop 'VITIS_LOOP_28_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('lhs_V_write_ln28', RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:28) of variable 'ret.V' on local variable 'lhs.V' and 'load' operation ('lhs_V_load_1') on local variable 'lhs.V'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_28_2_proc' (loop 'VITIS_LOOP_28_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('lhs_V_write_ln28', RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:28) of variable 'ret.V' on local variable 'lhs.V' and 'load' operation ('lhs_V_load_1') on local variable 'lhs.V'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_28_2_proc' (loop 'VITIS_LOOP_28_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('lhs_V_write_ln28', RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:28) of variable 'ret.V' on local variable 'lhs.V' and 'load' operation ('lhs_V_load_1') on local variable 'lhs.V'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_28_2_proc' (loop 'VITIS_LOOP_28_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('lhs_V_write_ln28', RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:28) of variable 'ret.V' on local variable 'lhs.V' and 'load' operation ('lhs_V_load_1') on local variable 'lhs.V'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_28_2_proc' (loop 'VITIS_LOOP_28_2'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation ('lhs_V_write_ln28', RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:28) of variable 'ret.V' on local variable 'lhs.V' and 'load' operation ('lhs_V_load_1') on local variable 'lhs.V'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_28_2_proc' (loop 'VITIS_LOOP_28_2'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation ('lhs_V_write_ln28', RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:28) of variable 'ret.V' on local variable 'lhs.V' and 'load' operation ('lhs_V_load_1') on local variable 'lhs.V'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_28_2_proc' (loop 'VITIS_LOOP_28_2'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation ('lhs_V_write_ln28', RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:28) of variable 'ret.V' on local variable 'lhs.V' and 'load' operation ('lhs_V_load_1') on local variable 'lhs.V'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_28_2_proc' (loop 'VITIS_LOOP_28_2'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation ('lhs_V_write_ln28', RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:28) of variable 'ret.V' on local variable 'lhs.V' and 'load' operation ('lhs_V_load_1') on local variable 'lhs.V'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_28_2_proc' (loop 'VITIS_LOOP_28_2'): Unable to enforce a carried dependence constraint (II = 34, distance = 1, offset = 0) between 'store' operation ('lhs_V_write_ln28', RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:28) of variable 'ret.V' on local variable 'lhs.V' and 'load' operation ('lhs_V_load_1') on local variable 'lhs.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 35, Depth = 37, loop 'VITIS_LOOP_28_2'
WARNING: [HLS 200-871] Estimated clock period (10.515ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'Loop_VITIS_LOOP_28_2_proc' consists of the following:	'load' operation ('lhs_V_load_1') on local variable 'lhs.V' [47]  (0 ns)
	'mul' operation of DSP[54] ('ret.V') [54]  (6.38 ns)
	'urem' operation ('urem_ln1514') [55]  (4.13 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 278.977 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 278.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_rsa_for_cond8_i_i_exit_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 278.977 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 278.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rsa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 278.977 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 278.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry30_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_32_4_1': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_16ns_16ns_16_20_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_16ns_16_36_seq_1': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry30_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 288.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_VITIS_LOOP_28_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_VITIS_LOOP_28_2_proc' pipeline 'VITIS_LOOP_28_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_16_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_VITIS_LOOP_28_2_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 292.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_rsa_for_cond8_i_i_exit_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_rsa_for_cond8_i_i_exit_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 293.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rsa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/d' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/N' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/x' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rsa' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'd', 'N', 'y', 'x' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rsa'.
INFO: [RTMG 210-285] Implementing FIFO 'zext_ln1514_loc_channel_U(rsa_fifo_w32_d2_S)' using Shift Registers.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./rsa_baseline_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rsa rsa 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.02 seconds; current allocated memory: 214.418 MB.
INFO: [HLS 200-10] Analyzing design file 'RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:45:6)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.78 seconds. CPU system time: 1.19 seconds. Elapsed time: 10.96 seconds; current allocated memory: 218.316 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-273] In function 'mod_exp(ap_uint<16>, ap_uint<16>, ap_uint<16>)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:7:0)
INFO: [HLS 214-131] Inlining function 'mod_exp(ap_uint<16>, ap_uint<16>, ap_uint<16>)' into 'rsa(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>&)' (RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:45:6)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_17_1' (RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:17:19) in function 'rsa' completely with a factor of 16 (RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:37:0)
INFO: [HLS 214-248] Applying array_partition to 'intermediate_results.i': Complete partitioning on dimension 1. (RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:13:16)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.6 seconds. CPU system time: 0.34 seconds. Elapsed time: 1.94 seconds; current allocated memory: 219.039 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 219.039 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 222.152 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 225.918 MB.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_28_2_proc' to a process function for dataflow in function 'rsa'.
INFO: [XFORM 203-712] Applying dataflow to function 'rsa' (RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:37:1), detected/extracted 3 process function(s): 
	 'Block_entry30_proc'
	 'Loop_VITIS_LOOP_28_2_proc'
	 'Block_rsa_for.cond8.i.i.exit_proc'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 251.664 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 272.672 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rsa' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_rsa_for.cond8.i.i.exit_proc' to 'Block_rsa_for_cond8_i_i_exit_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry30_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 275.023 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.1 seconds; current allocated memory: 277.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_28_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_2'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_28_2_proc' (loop 'VITIS_LOOP_28_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514') and 'mul' operation of DSP[54] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_28_2_proc' (loop 'VITIS_LOOP_28_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514') and 'mul' operation of DSP[54] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_28_2_proc' (loop 'VITIS_LOOP_28_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514') and 'mul' operation of DSP[54] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_28_2_proc' (loop 'VITIS_LOOP_28_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514') and 'mul' operation of DSP[54] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_28_2_proc' (loop 'VITIS_LOOP_28_2'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514') and 'mul' operation of DSP[54] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_28_2_proc' (loop 'VITIS_LOOP_28_2'): Unable to enforce a carried dependence constraint (II = 37, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514') and 'mul' operation of DSP[54] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_28_2_proc' (loop 'VITIS_LOOP_28_2'): Unable to enforce a carried dependence constraint (II = 38, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514') and 'mul' operation of DSP[54] ('ret.V').
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 39, Depth = 39, loop 'VITIS_LOOP_28_2'
WARNING: [HLS 200-871] Estimated clock period (7.848ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'Loop_VITIS_LOOP_28_2_proc' consists of the following:	wire read operation ('p_read_2') on port 'p_read15' [21]  (3.63 ns)
	'mux' operation ('rhs.V') [51]  (2.06 ns)
	'mul' operation of DSP[54] ('ret.V') [54]  (2.15 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 278.973 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 278.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_rsa_for_cond8_i_i_exit_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 278.973 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 278.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rsa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (7.848ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rsa' consists of the following:	'call' operation ('result_V_loc_channel', RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:37) to 'Loop_VITIS_LOOP_28_2_proc' [41]  (7.85 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 278.973 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 278.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry30_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_32_4_1': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_16ns_16ns_16_20_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_16ns_16_36_seq_1': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry30_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 288.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_VITIS_LOOP_28_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_16_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_VITIS_LOOP_28_2_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 292.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_rsa_for_cond8_i_i_exit_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_rsa_for_cond8_i_i_exit_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 293.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rsa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/d' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/N' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/x' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rsa' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'd', 'N', 'y', 'x' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rsa'.
INFO: [RTMG 210-285] Implementing FIFO 'zext_ln1514_loc_channel_U(rsa_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'intermediate_results_V_1_loc_channel_U(rsa_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'intermediate_results_V_3_loc_channel_U(rsa_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'intermediate_results_V_5_loc_channel_U(rsa_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'intermediate_results_V_7_loc_channel_U(rsa_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'intermediate_results_V_9_loc_channel_U(rsa_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'intermediate_results_V_11_loc_channel_U(rsa_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'intermediate_results_V_13_loc_channel_U(rsa_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'intermediate_results_V_15_loc_channel_U(rsa_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'intermediate_results_V_17_loc_channel_U(rsa_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'intermediate_results_V_19_loc_channel_U(rsa_fifo_w16_d2_S)' using Shift Registers.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./rsa_baseline_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rsa rsa 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.02 seconds; current allocated memory: 214.422 MB.
INFO: [HLS 200-10] Analyzing design file 'RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:45:6)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.88 seconds. CPU system time: 1.14 seconds. Elapsed time: 11.03 seconds; current allocated memory: 218.320 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-273] In function 'mod_exp(ap_uint<16>, ap_uint<16>, ap_uint<16>)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:7:0)
INFO: [HLS 214-131] Inlining function 'mod_exp(ap_uint<16>, ap_uint<16>, ap_uint<16>)' into 'rsa(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>&)' (RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:45:6)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_17_1' (RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:17:19) in function 'rsa' completely with a factor of 16 (RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:37:0)
INFO: [HLS 214-248] Applying array_partition to 'intermediate_results.i': Complete partitioning on dimension 1. (RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:13:16)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.62 seconds. CPU system time: 0.39 seconds. Elapsed time: 2.01 seconds; current allocated memory: 219.043 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 219.043 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 222.152 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 225.855 MB.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_28_2_proc' to a process function for dataflow in function 'rsa'.
INFO: [XFORM 203-712] Applying dataflow to function 'rsa' (RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:37:1), detected/extracted 3 process function(s): 
	 'Block_entry30_proc'
	 'Loop_VITIS_LOOP_28_2_proc'
	 'Block_rsa_for.cond8.i.i.exit_proc'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 251.512 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 272.633 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rsa' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_rsa_for.cond8.i.i.exit_proc' to 'Block_rsa_for_cond8_i_i_exit_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry30_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 274.988 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.12 seconds; current allocated memory: 277.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_28_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 279.031 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 279.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_rsa_for_cond8_i_i_exit_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 279.031 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./rsa_baseline_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rsa rsa 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.02 seconds; current allocated memory: 213.918 MB.
INFO: [HLS 200-10] Analyzing design file 'RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:39:6)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.89 seconds. CPU system time: 1.16 seconds. Elapsed time: 11.04 seconds; current allocated memory: 218.289 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.6 seconds. CPU system time: 0.42 seconds. Elapsed time: 2.03 seconds; current allocated memory: 218.770 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 218.770 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 222.750 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 227.902 MB.
INFO: [XFORM 203-712] Applying dataflow to function 'rsa' (RSA_Implementation_on_PYNQ/rsa_baseline/rsa.cpp:31:1), detected/extracted 1 process function(s): 
	 'Block_entry45_proc2'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 254.547 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 270.496 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rsa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry45_proc2_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
WARNING: [HLS 200-880] The II Violation in module 'Block_entry45_proc2_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation of DSP[49] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'Block_entry45_proc2_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation of DSP[49] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'Block_entry45_proc2_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation of DSP[49] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'Block_entry45_proc2_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation of DSP[49] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'Block_entry45_proc2_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation of DSP[49] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'Block_entry45_proc2_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 37, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation of DSP[49] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'Block_entry45_proc2_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 38, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation of DSP[49] ('ret.V').
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 39, Depth = 39, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 270.496 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 270.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry45_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 270.496 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 270.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rsa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 270.496 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 270.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry45_proc2_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./rsa_baseline_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rsa rsa 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 10.01 seconds; current allocated memory: 214.332 MB.
INFO: [HLS 200-10] Analyzing design file 'RSA_Implementation_on_PYNQ/rsa_baseline_synthesis/rsa.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (RSA_Implementation_on_PYNQ/rsa_baseline_synthesis/rsa.cpp:48:6)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file RSA_Implementation_on_PYNQ/rsa_baseline_synthesis/rsa.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.84 seconds. CPU system time: 1.12 seconds. Elapsed time: 10.96 seconds; current allocated memory: 218.238 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-273] In function 'mod_exp(ap_uint<16>, ap_uint<16>, ap_uint<16>)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (RSA_Implementation_on_PYNQ/rsa_baseline_synthesis/rsa.cpp:7:0)
INFO: [HLS 214-131] Inlining function 'mod_exp(ap_uint<16>, ap_uint<16>, ap_uint<16>)' into 'rsa(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>&)' (RSA_Implementation_on_PYNQ/rsa_baseline_synthesis/rsa.cpp:48:6)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_18_1' (RSA_Implementation_on_PYNQ/rsa_baseline_synthesis/rsa.cpp:18:19) in function 'rsa' completely with a factor of 16 (RSA_Implementation_on_PYNQ/rsa_baseline_synthesis/rsa.cpp:38:0)
INFO: [HLS 214-248] Applying array_partition to 'intermediate_results.i': Complete partitioning on dimension 1. (RSA_Implementation_on_PYNQ/rsa_baseline_synthesis/rsa.cpp:14:12)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.56 seconds. CPU system time: 0.43 seconds. Elapsed time: 1.99 seconds; current allocated memory: 218.895 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 218.895 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 222.199 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 225.969 MB.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_29_2_proc' to a process function for dataflow in function 'rsa'.
INFO: [XFORM 203-712] Applying dataflow to function 'rsa' (RSA_Implementation_on_PYNQ/rsa_baseline_synthesis/rsa.cpp:38:1), detected/extracted 3 process function(s): 
	 'Block_entry30_proc'
	 'Loop_VITIS_LOOP_29_2_proc'
	 'Block_rsa_for.cond8.i.i.exit_proc'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 251.586 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 272.688 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rsa' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_rsa_for.cond8.i.i.exit_proc' to 'Block_rsa_for_cond8_i_i_exit_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry30_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.41 seconds; current allocated memory: 275.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.1 seconds. CPU system time: 0 seconds. Elapsed time: 1.11 seconds; current allocated memory: 277.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_29_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_2'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_29_2_proc' (loop 'VITIS_LOOP_29_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('lhs_V_write_ln29', RSA_Implementation_on_PYNQ/rsa_baseline_synthesis/rsa.cpp:29) of variable 'ret.V' on local variable 'lhs.V' and 'load' operation ('lhs_V_load_1') on local variable 'lhs.V'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_29_2_proc' (loop 'VITIS_LOOP_29_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('lhs_V_write_ln29', RSA_Implementation_on_PYNQ/rsa_baseline_synthesis/rsa.cpp:29) of variable 'ret.V' on local variable 'lhs.V' and 'load' operation ('lhs_V_load_1') on local variable 'lhs.V'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_29_2_proc' (loop 'VITIS_LOOP_29_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('lhs_V_write_ln29', RSA_Implementation_on_PYNQ/rsa_baseline_synthesis/rsa.cpp:29) of variable 'ret.V' on local variable 'lhs.V' and 'load' operation ('lhs_V_load_1') on local variable 'lhs.V'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_29_2_proc' (loop 'VITIS_LOOP_29_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('lhs_V_write_ln29', RSA_Implementation_on_PYNQ/rsa_baseline_synthesis/rsa.cpp:29) of variable 'ret.V' on local variable 'lhs.V' and 'load' operation ('lhs_V_load_1') on local variable 'lhs.V'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_29_2_proc' (loop 'VITIS_LOOP_29_2'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation ('lhs_V_write_ln29', RSA_Implementation_on_PYNQ/rsa_baseline_synthesis/rsa.cpp:29) of variable 'ret.V' on local variable 'lhs.V' and 'load' operation ('lhs_V_load_1') on local variable 'lhs.V'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_29_2_proc' (loop 'VITIS_LOOP_29_2'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation ('lhs_V_write_ln29', RSA_Implementation_on_PYNQ/rsa_baseline_synthesis/rsa.cpp:29) of variable 'ret.V' on local variable 'lhs.V' and 'load' operation ('lhs_V_load_1') on local variable 'lhs.V'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_29_2_proc' (loop 'VITIS_LOOP_29_2'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation ('lhs_V_write_ln29', RSA_Implementation_on_PYNQ/rsa_baseline_synthesis/rsa.cpp:29) of variable 'ret.V' on local variable 'lhs.V' and 'load' operation ('lhs_V_load_1') on local variable 'lhs.V'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_29_2_proc' (loop 'VITIS_LOOP_29_2'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation ('lhs_V_write_ln29', RSA_Implementation_on_PYNQ/rsa_baseline_synthesis/rsa.cpp:29) of variable 'ret.V' on local variable 'lhs.V' and 'load' operation ('lhs_V_load_1') on local variable 'lhs.V'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_29_2_proc' (loop 'VITIS_LOOP_29_2'): Unable to enforce a carried dependence constraint (II = 34, distance = 1, offset = 0) between 'store' operation ('lhs_V_write_ln29', RSA_Implementation_on_PYNQ/rsa_baseline_synthesis/rsa.cpp:29) of variable 'ret.V' on local variable 'lhs.V' and 'load' operation ('lhs_V_load_1') on local variable 'lhs.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 35, Depth = 37, loop 'VITIS_LOOP_29_2'
WARNING: [HLS 200-871] Estimated clock period (10.515ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'Loop_VITIS_LOOP_29_2_proc' consists of the following:	'load' operation ('lhs_V_load_1') on local variable 'lhs.V' [47]  (0 ns)
	'mul' operation of DSP[54] ('ret.V') [54]  (6.38 ns)
	'urem' operation ('urem_ln1514') [55]  (4.13 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 279.031 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 279.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_rsa_for_cond8_i_i_exit_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 279.031 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 279.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rsa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 279.031 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 279.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry30_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_32_4_1': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_16ns_16ns_16_20_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_16ns_16_36_seq_1': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry30_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 288.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_VITIS_LOOP_29_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_VITIS_LOOP_29_2_proc' pipeline 'VITIS_LOOP_29_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_16_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_VITIS_LOOP_29_2_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 292.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_rsa_for_cond8_i_i_exit_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_rsa_for_cond8_i_i_exit_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 293.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rsa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/d' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/N' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/y' to 's_axilite & ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./rsa_baseline_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rsa rsa 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.02 seconds; current allocated memory: 213.875 MB.
INFO: [HLS 200-10] Analyzing design file 'RSA_Implementation_on_PYNQ/rsa_baseline_synthesis/rsa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.75 seconds. CPU system time: 1.2 seconds. Elapsed time: 10.95 seconds; current allocated memory: 218.406 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'mod_exp(ap_uint<16>, ap_uint<16>, ap_uint<16>)' into 'rsa(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>&)' (RSA_Implementation_on_PYNQ/rsa_baseline_synthesis/rsa.cpp:48:6)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_18_1' (RSA_Implementation_on_PYNQ/rsa_baseline_synthesis/rsa.cpp:18:19) in function 'rsa' completely with a factor of 16 (RSA_Implementation_on_PYNQ/rsa_baseline_synthesis/rsa.cpp:38:0)
INFO: [HLS 214-248] Applying array_partition to 'intermediate_results.i': Complete partitioning on dimension 1. (RSA_Implementation_on_PYNQ/rsa_baseline_synthesis/rsa.cpp:14:12)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.57 seconds. CPU system time: 0.39 seconds. Elapsed time: 1.97 seconds; current allocated memory: 218.809 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 218.809 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 222.062 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 225.758 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 251.246 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 253.094 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rsa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rsa_Pipeline_VITIS_LOOP_29_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_2'.
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_29_2' (loop 'VITIS_LOOP_29_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('lhs_write_ln29', RSA_Implementation_on_PYNQ/rsa_baseline_synthesis/rsa.cpp:29) of variable 'ret.V' on local variable 'lhs' and 'load' operation ('lhs_load_1') on local variable 'lhs'.
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_29_2' (loop 'VITIS_LOOP_29_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('lhs_write_ln29', RSA_Implementation_on_PYNQ/rsa_baseline_synthesis/rsa.cpp:29) of variable 'ret.V' on local variable 'lhs' and 'load' operation ('lhs_load_1') on local variable 'lhs'.
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_29_2' (loop 'VITIS_LOOP_29_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('lhs_write_ln29', RSA_Implementation_on_PYNQ/rsa_baseline_synthesis/rsa.cpp:29) of variable 'ret.V' on local variable 'lhs' and 'load' operation ('lhs_load_1') on local variable 'lhs'.
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_29_2' (loop 'VITIS_LOOP_29_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('lhs_write_ln29', RSA_Implementation_on_PYNQ/rsa_baseline_synthesis/rsa.cpp:29) of variable 'ret.V' on local variable 'lhs' and 'load' operation ('lhs_load_1') on local variable 'lhs'.
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_29_2' (loop 'VITIS_LOOP_29_2'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation ('lhs_write_ln29', RSA_Implementation_on_PYNQ/rsa_baseline_synthesis/rsa.cpp:29) of variable 'ret.V' on local variable 'lhs' and 'load' operation ('lhs_load_1') on local variable 'lhs'.
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_29_2' (loop 'VITIS_LOOP_29_2'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation ('lhs_write_ln29', RSA_Implementation_on_PYNQ/rsa_baseline_synthesis/rsa.cpp:29) of variable 'ret.V' on local variable 'lhs' and 'load' operation ('lhs_load_1') on local variable 'lhs'.
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_29_2' (loop 'VITIS_LOOP_29_2'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation ('lhs_write_ln29', RSA_Implementation_on_PYNQ/rsa_baseline_synthesis/rsa.cpp:29) of variable 'ret.V' on local variable 'lhs' and 'load' operation ('lhs_load_1') on local variable 'lhs'.
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_29_2' (loop 'VITIS_LOOP_29_2'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation ('lhs_write_ln29', RSA_Implementation_on_PYNQ/rsa_baseline_synthesis/rsa.cpp:29) of variable 'ret.V' on local variable 'lhs' and 'load' operation ('lhs_load_1') on local variable 'lhs'.
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_29_2' (loop 'VITIS_LOOP_29_2'): Unable to enforce a carried dependence constraint (II = 34, distance = 1, offset = 0) between 'store' operation ('lhs_write_ln29', RSA_Implementation_on_PYNQ/rsa_baseline_synthesis/rsa.cpp:29) of variable 'ret.V' on local variable 'lhs' and 'load' operation ('lhs_load_1') on local variable 'lhs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 35, Depth = 37, loop 'VITIS_LOOP_29_2'
WARNING: [HLS 200-871] Estimated clock period (10.515ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rsa_Pipeline_VITIS_LOOP_29_2' consists of the following:	'load' operation ('lhs_load_1') on local variable 'lhs' [49]  (0 ns)
	'mul' operation of DSP[56] ('ret.V') [56]  (6.38 ns)
	'urem' operation ('urem_ln1514') [57]  (4.13 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.07 seconds; current allocated memory: 254.652 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 254.652 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./rsa_baseline_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rsa rsa 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.02 seconds; current allocated memory: 214.336 MB.
INFO: [HLS 200-10] Analyzing design file 'RSA_Implementation_on_PYNQ/rsa_baseline_synthesis/rsa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.97 seconds. CPU system time: 0.98 seconds. Elapsed time: 10.96 seconds; current allocated memory: 218.449 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'mod_exp(ap_uint<16>, ap_uint<16>, ap_uint<16>)' into 'rsa(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>&)' (RSA_Implementation_on_PYNQ/rsa_baseline_synthesis/rsa.cpp:48:6)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_18_1' (RSA_Implementation_on_PYNQ/rsa_baseline_synthesis/rsa.cpp:18:19) in function 'rsa' completely with a factor of 16 (RSA_Implementation_on_PYNQ/rsa_baseline_synthesis/rsa.cpp:38:0)
INFO: [HLS 214-248] Applying array_partition to 'intermediate_results.i': Complete partitioning on dimension 1. (RSA_Implementation_on_PYNQ/rsa_baseline_synthesis/rsa.cpp:14:12)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.57 seconds. CPU system time: 0.4 seconds. Elapsed time: 1.97 seconds; current allocated memory: 218.836 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 218.836 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 222.086 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 225.840 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_29_2' (RSA_Implementation_on_PYNQ/rsa_baseline_synthesis/rsa.cpp:10) in function 'rsa' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 251.277 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 253.078 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rsa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rsa_Pipeline_VITIS_LOOP_29_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_2'.
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_29_2' (loop 'VITIS_LOOP_29_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514') and 'mul' operation of DSP[56] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_29_2' (loop 'VITIS_LOOP_29_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514') and 'mul' operation of DSP[56] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_29_2' (loop 'VITIS_LOOP_29_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514') and 'mul' operation of DSP[56] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_29_2' (loop 'VITIS_LOOP_29_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514') and 'mul' operation of DSP[56] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_29_2' (loop 'VITIS_LOOP_29_2'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514') and 'mul' operation of DSP[56] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_29_2' (loop 'VITIS_LOOP_29_2'): Unable to enforce a carried dependence constraint (II = 37, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514') and 'mul' operation of DSP[56] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_29_2' (loop 'VITIS_LOOP_29_2'): Unable to enforce a carried dependence constraint (II = 38, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514') and 'mul' operation of DSP[56] ('ret.V').
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 39, Depth = 39, loop 'VITIS_LOOP_29_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 254.695 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 254.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rsa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_3) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 255.973 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./rsa_baseline_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rsa rsa 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.02 seconds; current allocated memory: 214.332 MB.
INFO: [HLS 200-10] Analyzing design file 'RSA_Implementation_on_PYNQ/rsa_baseline_synthesis/rsa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 10.03 seconds. CPU system time: 1.09 seconds. Elapsed time: 11.11 seconds; current allocated memory: 218.402 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_18_1' (RSA_Implementation_on_PYNQ/rsa_baseline_synthesis/rsa.cpp:18:19) in function 'mod_exp' completely with a factor of 16 (RSA_Implementation_on_PYNQ/rsa_baseline_synthesis/rsa.cpp:7:0)
INFO: [HLS 214-248] Applying array_partition to 'intermediate_results': Complete partitioning on dimension 1. (RSA_Implementation_on_PYNQ/rsa_baseline_synthesis/rsa.cpp:14:12)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.58 seconds. CPU system time: 0.43 seconds. Elapsed time: 2.01 seconds; current allocated memory: 218.836 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 218.836 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 223.090 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 228.199 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_29_2' (RSA_Implementation_on_PYNQ/rsa_baseline_synthesis/rsa.cpp:29) in function 'mod_exp' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 255.461 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 271.461 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rsa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mod_exp_Pipeline_VITIS_LOOP_29_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_2'.
WARNING: [HLS 200-880] The II Violation in module 'mod_exp_Pipeline_VITIS_LOOP_29_2' (loop 'VITIS_LOOP_29_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514') and 'mul' operation of DSP[56] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'mod_exp_Pipeline_VITIS_LOOP_29_2' (loop 'VITIS_LOOP_29_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514') and 'mul' operation of DSP[56] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'mod_exp_Pipeline_VITIS_LOOP_29_2' (loop 'VITIS_LOOP_29_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514') and 'mul' operation of DSP[56] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'mod_exp_Pipeline_VITIS_LOOP_29_2' (loop 'VITIS_LOOP_29_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514') and 'mul' operation of DSP[56] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'mod_exp_Pipeline_VITIS_LOOP_29_2' (loop 'VITIS_LOOP_29_2'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514') and 'mul' operation of DSP[56] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'mod_exp_Pipeline_VITIS_LOOP_29_2' (loop 'VITIS_LOOP_29_2'): Unable to enforce a carried dependence constraint (II = 37, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514') and 'mul' operation of DSP[56] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'mod_exp_Pipeline_VITIS_LOOP_29_2' (loop 'VITIS_LOOP_29_2'): Unable to enforce a carried dependence constraint (II = 38, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514') and 'mul' operation of DSP[56] ('ret.V').
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 39, Depth = 39, loop 'VITIS_LOOP_29_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 271.461 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 271.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mod_exp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 271.461 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./rsa_baseline_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rsa rsa 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.02 seconds; current allocated memory: 214.332 MB.
INFO: [HLS 200-10] Analyzing design file 'RSA_Implementation_on_PYNQ/rsa_baseline_synthesis/rsa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.86 seconds. CPU system time: 1.25 seconds. Elapsed time: 11.1 seconds; current allocated memory: 218.441 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_18_1' (RSA_Implementation_on_PYNQ/rsa_baseline_synthesis/rsa.cpp:18:19) in function 'mod_exp' completely with a factor of 16 (RSA_Implementation_on_PYNQ/rsa_baseline_synthesis/rsa.cpp:7:0)
INFO: [HLS 214-248] Applying array_partition to 'intermediate_results': Complete partitioning on dimension 1. (RSA_Implementation_on_PYNQ/rsa_baseline_synthesis/rsa.cpp:14:12)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.65 seconds. CPU system time: 0.35 seconds. Elapsed time: 1.99 seconds; current allocated memory: 218.828 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 218.828 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 223.094 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 228.203 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 255.449 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 271.449 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rsa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mod_exp_Pipeline_VITIS_LOOP_29_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_2'.
WARNING: [HLS 200-880] The II Violation in module 'mod_exp_Pipeline_VITIS_LOOP_29_2' (loop 'VITIS_LOOP_29_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514') and 'mul' operation of DSP[56] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'mod_exp_Pipeline_VITIS_LOOP_29_2' (loop 'VITIS_LOOP_29_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514') and 'mul' operation of DSP[56] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'mod_exp_Pipeline_VITIS_LOOP_29_2' (loop 'VITIS_LOOP_29_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514') and 'mul' operation of DSP[56] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'mod_exp_Pipeline_VITIS_LOOP_29_2' (loop 'VITIS_LOOP_29_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514') and 'mul' operation of DSP[56] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'mod_exp_Pipeline_VITIS_LOOP_29_2' (loop 'VITIS_LOOP_29_2'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514') and 'mul' operation of DSP[56] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'mod_exp_Pipeline_VITIS_LOOP_29_2' (loop 'VITIS_LOOP_29_2'): Unable to enforce a carried dependence constraint (II = 37, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514') and 'mul' operation of DSP[56] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'mod_exp_Pipeline_VITIS_LOOP_29_2' (loop 'VITIS_LOOP_29_2'): Unable to enforce a carried dependence constraint (II = 38, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514') and 'mul' operation of DSP[56] ('ret.V').
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 39, Depth = 39, loop 'VITIS_LOOP_29_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 271.449 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 271.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mod_exp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 271.449 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./rsa_baseline_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rsa rsa 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.02 seconds; current allocated memory: 213.875 MB.
INFO: [HLS 200-10] Analyzing design file 'RSA_Implementation_on_PYNQ/rsa_baseline_synthesis/rsa.cpp' ... 
WARNING: [HLS 207-5555] unexpected pragma argument '=', expects identifier (RSA_Implementation_on_PYNQ/rsa_baseline_synthesis/rsa.cpp:19:19)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.91 seconds. CPU system time: 1.11 seconds. Elapsed time: 11.02 seconds; current allocated memory: 218.445 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'mod_exp(ap_uint<16>, ap_uint<16>, ap_uint<16>)' into 'rsa(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>&)' (RSA_Implementation_on_PYNQ/rsa_baseline_synthesis/rsa.cpp:38:0)
INFO: [HLS 214-248] Applying array_partition to 'intermediate_results.i': Complete partitioning on dimension 1. (RSA_Implementation_on_PYNQ/rsa_baseline_synthesis/rsa.cpp:14:12)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.61 seconds. CPU system time: 0.39 seconds. Elapsed time: 2.01 seconds; current allocated memory: 218.887 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 218.887 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 222.004 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 225.816 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_1' (RSA_Implementation_on_PYNQ/rsa_baseline_synthesis/rsa.cpp:14) in function 'rsa' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 250.906 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 262.859 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rsa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rsa_Pipeline_VITIS_LOOP_18_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_1'.
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_18_1' (loop 'VITIS_LOOP_18_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514') and 'mul' operation of DSP[163] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_18_1' (loop 'VITIS_LOOP_18_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514') and 'mul' operation of DSP[163] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_18_1' (loop 'VITIS_LOOP_18_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514') and 'mul' operation of DSP[163] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_18_1' (loop 'VITIS_LOOP_18_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514') and 'mul' operation of DSP[163] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_18_1' (loop 'VITIS_LOOP_18_1'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514') and 'mul' operation of DSP[163] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_18_1' (loop 'VITIS_LOOP_18_1'): Unable to enforce a carried dependence constraint (II = 37, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514') and 'mul' operation of DSP[163] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_18_1' (loop 'VITIS_LOOP_18_1'): Unable to enforce a carried dependence constraint (II = 38, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514') and 'mul' operation of DSP[163] ('ret.V').
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 39, Depth = 39, loop 'VITIS_LOOP_18_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.1 seconds; current allocated memory: 266.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 266.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rsa_Pipeline_VITIS_LOOP_29_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_2'.
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_29_2' (loop 'VITIS_LOOP_29_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514') and 'mul' operation of DSP[56] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_29_2' (loop 'VITIS_LOOP_29_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514') and 'mul' operation of DSP[56] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_29_2' (loop 'VITIS_LOOP_29_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514') and 'mul' operation of DSP[56] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_29_2' (loop 'VITIS_LOOP_29_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514') and 'mul' operation of DSP[56] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_29_2' (loop 'VITIS_LOOP_29_2'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514') and 'mul' operation of DSP[56] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_29_2' (loop 'VITIS_LOOP_29_2'): Unable to enforce a carried dependence constraint (II = 37, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514') and 'mul' operation of DSP[56] ('ret.V').
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./rsa_baseline_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rsa rsa 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 10.01 seconds; current allocated memory: 213.875 MB.
INFO: [HLS 200-10] Analyzing design file 'RSA_Implementation_on_PYNQ/rsa_baseline_synthesis/rsa.cpp' ... 
WARNING: [HLS 207-5555] unexpected pragma argument '=', expects identifier (RSA_Implementation_on_PYNQ/rsa_baseline_synthesis/rsa.cpp:20:19)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.92 seconds. CPU system time: 1.13 seconds. Elapsed time: 11.05 seconds; current allocated memory: 218.523 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'mod_exp(ap_uint<16>, ap_uint<16>, ap_uint<16>)' into 'rsa(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>&)' (RSA_Implementation_on_PYNQ/rsa_baseline_synthesis/rsa.cpp:39:0)
INFO: [HLS 214-248] Applying array_partition to 'intermediate_results.i': Complete partitioning on dimension 1. (RSA_Implementation_on_PYNQ/rsa_baseline_synthesis/rsa.cpp:14:12)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.64 seconds. CPU system time: 0.36 seconds. Elapsed time: 2 seconds; current allocated memory: 218.965 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 218.965 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 222.066 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 225.879 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 250.973 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 262.906 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rsa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rsa_Pipeline_VITIS_LOOP_18_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_1'.
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_18_1' (loop 'VITIS_LOOP_18_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514') and 'mul' operation of DSP[163] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_18_1' (loop 'VITIS_LOOP_18_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514') and 'mul' operation of DSP[163] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_18_1' (loop 'VITIS_LOOP_18_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514') and 'mul' operation of DSP[163] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_18_1' (loop 'VITIS_LOOP_18_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514') and 'mul' operation of DSP[163] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_18_1' (loop 'VITIS_LOOP_18_1'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514') and 'mul' operation of DSP[163] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_18_1' (loop 'VITIS_LOOP_18_1'): Unable to enforce a carried dependence constraint (II = 37, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514') and 'mul' operation of DSP[163] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_18_1' (loop 'VITIS_LOOP_18_1'): Unable to enforce a carried dependence constraint (II = 38, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514') and 'mul' operation of DSP[163] ('ret.V').
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 39, Depth = 39, loop 'VITIS_LOOP_18_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 266.023 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 266.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rsa_Pipeline_VITIS_LOOP_30_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_2'.
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_30_2' (loop 'VITIS_LOOP_30_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514') and 'mul' operation of DSP[56] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_30_2' (loop 'VITIS_LOOP_30_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514') and 'mul' operation of DSP[56] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_30_2' (loop 'VITIS_LOOP_30_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514') and 'mul' operation of DSP[56] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_30_2' (loop 'VITIS_LOOP_30_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514') and 'mul' operation of DSP[56] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_30_2' (loop 'VITIS_LOOP_30_2'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514') and 'mul' operation of DSP[56] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_30_2' (loop 'VITIS_LOOP_30_2'): Unable to enforce a carried dependence constraint (II = 37, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514') and 'mul' operation of DSP[56] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_30_2' (loop 'VITIS_LOOP_30_2'): Unable to enforce a carried dependence constraint (II = 38, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514') and 'mul' operation of DSP[56] ('ret.V').
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./rsa_baseline_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rsa rsa 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.02 seconds; current allocated memory: 214.336 MB.
INFO: [HLS 200-10] Analyzing design file 'RSA_Implementation_on_PYNQ/rsa_baseline_synthesis/rsa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.85 seconds. CPU system time: 1.24 seconds. Elapsed time: 11.08 seconds; current allocated memory: 218.301 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'mod_exp(ap_uint<16>, ap_uint<16>, ap_uint<16>)' into 'rsa(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>&)' (RSA_Implementation_on_PYNQ/rsa_baseline_synthesis/rsa.cpp:38:0)
INFO: [HLS 214-248] Applying array_partition to 'intermediate_results.i': Complete partitioning on dimension 1. (RSA_Implementation_on_PYNQ/rsa_baseline_synthesis/rsa.cpp:14:12)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.63 seconds. CPU system time: 0.37 seconds. Elapsed time: 2.01 seconds; current allocated memory: 218.734 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 218.734 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 221.824 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 225.695 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_1' (RSA_Implementation_on_PYNQ/rsa_baseline_synthesis/rsa.cpp:14) in function 'rsa' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_29_2' (RSA_Implementation_on_PYNQ/rsa_baseline_synthesis/rsa.cpp:29) in function 'rsa' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 250.859 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 262.688 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rsa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rsa_Pipeline_VITIS_LOOP_18_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_1'.
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_18_1' (loop 'VITIS_LOOP_18_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514') and 'mul' operation of DSP[163] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_18_1' (loop 'VITIS_LOOP_18_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514') and 'mul' operation of DSP[163] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_18_1' (loop 'VITIS_LOOP_18_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514') and 'mul' operation of DSP[163] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_18_1' (loop 'VITIS_LOOP_18_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514') and 'mul' operation of DSP[163] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_18_1' (loop 'VITIS_LOOP_18_1'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514') and 'mul' operation of DSP[163] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_18_1' (loop 'VITIS_LOOP_18_1'): Unable to enforce a carried dependence constraint (II = 37, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514') and 'mul' operation of DSP[163] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_18_1' (loop 'VITIS_LOOP_18_1'): Unable to enforce a carried dependence constraint (II = 38, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514') and 'mul' operation of DSP[163] ('ret.V').
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 39, Depth = 39, loop 'VITIS_LOOP_18_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 265.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 265.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rsa_Pipeline_VITIS_LOOP_29_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_2'.
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_29_2' (loop 'VITIS_LOOP_29_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514') and 'mul' operation of DSP[56] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_29_2' (loop 'VITIS_LOOP_29_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514') and 'mul' operation of DSP[56] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_29_2' (loop 'VITIS_LOOP_29_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514') and 'mul' operation of DSP[56] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_29_2' (loop 'VITIS_LOOP_29_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514') and 'mul' operation of DSP[56] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_29_2' (loop 'VITIS_LOOP_29_2'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514') and 'mul' operation of DSP[56] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'rsa_Pipeline_VITIS_LOOP_29_2' (loop 'VITIS_LOOP_29_2'): Unable to enforce a carried dependence constraint (II = 37, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514') and 'mul' operation of DSP[56] ('ret.V').
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./rsa_baseline_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rsa rsa 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.02 seconds; current allocated memory: 214.336 MB.
INFO: [HLS 200-10] Analyzing design file 'RSA_Implementation_on_PYNQ/rsa_baseline_synthesis/rsa.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (RSA_Implementation_on_PYNQ/rsa_baseline_synthesis/rsa.cpp:50:6)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file RSA_Implementation_on_PYNQ/rsa_baseline_synthesis/rsa.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 10.15 seconds. CPU system time: 1.2 seconds. Elapsed time: 11.35 seconds; current allocated memory: 218.242 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-248] Applying array_partition to 'intermediate_results': Complete partitioning on dimension 1. (RSA_Implementation_on_PYNQ/rsa_baseline_synthesis/rsa.cpp:14:12)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.64 seconds. CPU system time: 0.39 seconds. Elapsed time: 2.03 seconds; current allocated memory: 218.883 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 218.883 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 223.031 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 228.203 MB.
INFO: [XFORM 203-712] Applying dataflow to function 'rsa' (RSA_Implementation_on_PYNQ/rsa_baseline_synthesis/rsa.cpp:38:1), detected/extracted 1 process function(s): 
	 'Block_entry45_proc2'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 255.262 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 287.262 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rsa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mod_exp_Pipeline_VITIS_LOOP_18_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_1'.
WARNING: [HLS 200-880] The II Violation in module 'mod_exp_Pipeline_VITIS_LOOP_18_1' (loop 'VITIS_LOOP_18_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514') and 'mul' operation of DSP[163] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'mod_exp_Pipeline_VITIS_LOOP_18_1' (loop 'VITIS_LOOP_18_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514') and 'mul' operation of DSP[163] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'mod_exp_Pipeline_VITIS_LOOP_18_1' (loop 'VITIS_LOOP_18_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514') and 'mul' operation of DSP[163] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'mod_exp_Pipeline_VITIS_LOOP_18_1' (loop 'VITIS_LOOP_18_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514') and 'mul' operation of DSP[163] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'mod_exp_Pipeline_VITIS_LOOP_18_1' (loop 'VITIS_LOOP_18_1'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514') and 'mul' operation of DSP[163] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'mod_exp_Pipeline_VITIS_LOOP_18_1' (loop 'VITIS_LOOP_18_1'): Unable to enforce a carried dependence constraint (II = 37, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514') and 'mul' operation of DSP[163] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'mod_exp_Pipeline_VITIS_LOOP_18_1' (loop 'VITIS_LOOP_18_1'): Unable to enforce a carried dependence constraint (II = 38, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514') and 'mul' operation of DSP[163] ('ret.V').
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 39, Depth = 39, loop 'VITIS_LOOP_18_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.1 seconds; current allocated memory: 289.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 289.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mod_exp_Pipeline_VITIS_LOOP_29_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_2'.
WARNING: [HLS 200-880] The II Violation in module 'mod_exp_Pipeline_VITIS_LOOP_29_2' (loop 'VITIS_LOOP_29_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514') and 'mul' operation of DSP[56] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'mod_exp_Pipeline_VITIS_LOOP_29_2' (loop 'VITIS_LOOP_29_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514') and 'mul' operation of DSP[56] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'mod_exp_Pipeline_VITIS_LOOP_29_2' (loop 'VITIS_LOOP_29_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514') and 'mul' operation of DSP[56] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'mod_exp_Pipeline_VITIS_LOOP_29_2' (loop 'VITIS_LOOP_29_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514') and 'mul' operation of DSP[56] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'mod_exp_Pipeline_VITIS_LOOP_29_2' (loop 'VITIS_LOOP_29_2'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514') and 'mul' operation of DSP[56] ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'mod_exp_Pipeline_VITIS_LOOP_29_2' (loop 'VITIS_LOOP_29_2'): Unable to enforce a carried dependence constraint (II = 37, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514') and 'mul' operation of DSP[56] ('ret.V').
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./rsa_baseline_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rsa rsa 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.02 seconds; current allocated memory: 214.332 MB.
INFO: [HLS 200-10] Analyzing design file 'RSA_Implementation_on_PYNQ/rsa_baseline_synthesis/rsa.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (RSA_Implementation_on_PYNQ/rsa_baseline_synthesis/rsa.cpp:50:6)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file RSA_Implementation_on_PYNQ/rsa_baseline_synthesis/rsa.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.97 seconds. CPU system time: 1.16 seconds. Elapsed time: 11.14 seconds; current allocated memory: 218.242 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-273] In function 'mod_exp(ap_uint<16>, ap_uint<16>, ap_uint<16>)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (RSA_Implementation_on_PYNQ/rsa_baseline_synthesis/rsa.cpp:7:0)
INFO: [HLS 214-131] Inlining function 'mod_exp(ap_uint<16>, ap_uint<16>, ap_uint<16>)' into 'rsa(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>&)' (RSA_Implementation_on_PYNQ/rsa_baseline_synthesis/rsa.cpp:50:6)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_29_2' (RSA_Implementation_on_PYNQ/rsa_baseline_synthesis/rsa.cpp:29:22) in function 'rsa' completely with a factor of 16 (RSA_Implementation_on_PYNQ/rsa_baseline_synthesis/rsa.cpp:38:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_18_1' (RSA_Implementation_on_PYNQ/rsa_baseline_synthesis/rsa.cpp:18:19) in function 'rsa' completely with a factor of 16 (RSA_Implementation_on_PYNQ/rsa_baseline_synthesis/rsa.cpp:38:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.63 seconds. CPU system time: 0.4 seconds. Elapsed time: 2.03 seconds; current allocated memory: 218.898 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 218.898 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 222.043 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 225.832 MB.
INFO: [XFORM 203-712] Applying dataflow to function 'rsa' (RSA_Implementation_on_PYNQ/rsa_baseline_synthesis/rsa.cpp:38:1), detected/extracted 1 process function(s): 
	 'Block_entry30_proc'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 250.887 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 252.520 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rsa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry30_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.49 seconds; current allocated memory: 255.637 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.35 seconds. CPU system time: 0 seconds. Elapsed time: 1.35 seconds; current allocated memory: 259.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rsa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
