/***
  name: macro dumper
  version: 0.1
  author: john
  description:
  This program is a simple interface test for the defined memory map.
  The program dumps the macro's name and value to stdout. 

  The program purpose is to test all generated macros against their generated
  name and value to ensure an interface test of the generated HW memory map

  The program will fail to compile any of the macros change their name according 
  to the first version of the HW interface.

  The test program below is supposed to fail in the deliberate fail macro! This
  line may be commented in a release version of the simple test program

  Remember that new test cases must be added when new HW is introduced
  When you're introducing new macros in the hardware interface the following 
  regular expressions will assist you in getting the macros from the interface
  header and into valuable C code that you can paste into the source's test 
  sections below.

  The comment format change for a reason, namely the regular expression characters
  contain both * and / which is comment end ;)
***/
//  Regular expressions to:-
//  List all macros in the interface with all other things stripped:
//
//  egrep "#define [a-zA-Z0-9_]+ +" macro_dumper.c | perl -p -e "s/#define +(.+) \((.*)\)/NAME: \$1 VALUE: \$2/g"
//
//  Replace all macros with a corresponding test call for inserting into the name test:
//
//  egrep "#define [a-zA-Z0-9_]+ +" macro_dumper.c | perl -p -e "s/#define +(.+) \((.*)\) ?.*/TEST_NAME(\$1);/"
//
//  Replace all macros with a corresponding test call for inserting into the value test:
//
//  egrep "#define [a-zA-Z0-9_]+ +" macro_dumper.c | perl -p -e "s/#define +(.+) \((.*)\) ?.*/TEST_VALUE(\$1,\$2);/"
//
// Instance test macros     TEST_VALUE(DI_CH_ACC_1, (DI_CH_ACC +0x100 * 1)); use the _alphanum as a base for ending the macro!
#include <stdio.h>

/*
  This test result construction is meant for the test to produce an output for any other command line tool.
  The purpose is that the test_result returns >0 in case of errors and report these to the OS.

  A return value of zero indicates a failed test
*/
static int override_return_value = 0;
static int test_result = 0;
static int test_case = 0;
int assign_test_result(unsigned long long int value,unsigned long long int varname) 
{
    if(value != varname) {
	test_result++;
	return 0;
    }
    return 1;
}

/* Macros that test the test program! */
/* #define TEST_NAME(varname) fprintf(stdout, "%s = %llx\n", #varname, (unsigned long long int)(varname)); */
/* /\* The macros below are ment to be placed in the memorymap file provided by HW, here they are simply a test of the concept *\/  */
/* #define TEST1_MACRO (0x010000000)                 /\* emulating some start address *\/ */
/* #define TEST2_MACRO (0x2000)                      /\* emulating some offset *\/ */
/* #define TEST3_MACRO (TEST1_MACRO + TEST2_MACRO)   /\* Check to see that the macro names are reported correctly when combined *\/ */
/* #define TEST_MACRO_MASK (0x0010)                  /\* Test for somekind og mask *\/ */
/* #define DELIBERATE_ERROR_MACRO (0xff)             /\* The check for this macro should not be 0xff as we deliberatelywant this check to fail *\/ */

#define TEST_VALUE(varname,value) fprintf(stdout, "%d - %s = %s @%llx\n",++test_case, #varname, (assign_test_result(varname,value))?"ok":"error",(unsigned long long int)varname)
#include "nios2.h"

int main(int argc, char** argv)
{
    override_return_value = argc-1;

    fprintf(stdout,"%s","This program checks the name and address values of memory map macros\n");
    if(override_return_value) {
	fprintf(stdout,"%s","Running in override return value mode, errors are only reported not breaking!\n");
    }

    TEST_VALUE(NIOS2_START,0X10000000);
    TEST_VALUE(MISC_SYS,NIOS2_START + 0x0);
    TEST_VALUE(FPGA_VER,MISC_SYS + FPGA_VER_OFFSET);
    TEST_VALUE(FPGA_VER_OFFSET,0x0);
    TEST_VALUE(FPGA_VER_VERSION_OFFSET,0x10);
    TEST_VALUE(FPGA_VER_VERSION_FPGA_VER_DEVEL_MASK,0x80000000);
    TEST_VALUE(FPGA_VER_VERSION_FPGA_VER_MAJOR_MASK,0x7FFF0000);
    TEST_VALUE(FPGA_VER_VERSION_FPGA_VER_MINOR_MASK,0xFFFF);
    TEST_VALUE(INT_COLLECTOR,MISC_SYS + INT_COLLECTOR_OFFSET);
    TEST_VALUE(INT_COLLECTOR_OFFSET,0x1000);
    TEST_VALUE(INT_COLLECTOR_MODULE_ID_OFFSET,0);
    TEST_VALUE(INT_COLLECTOR_MODULE_ID_FIELD_NAME_NOT_USED_MASK,0xFFFFFFFF);
    TEST_VALUE(INT_COLLECTOR_MODULE_VERSION_OFFSET,4);
    TEST_VALUE(INT_COLLECTOR_MODULE_VERSION_FIELD_NAME_NOT_USED_MASK,0xFFFFFFFF);
    TEST_VALUE(INT_COLLECTOR_NUM_OF_INT_OFFSET,16);
    TEST_VALUE(INT_COLLECTOR_NUM_OF_INT_FIELD_NAME_NOT_USED_MASK,0xFFFFFFFF);
    TEST_VALUE(INT_COLLECTOR_NUM_OF_SLAVES_OFFSET,20);
    TEST_VALUE(INT_COLLECTOR_NUM_OF_SLAVES_FIELD_NAME_NOT_USED_MASK,0xFFFFFFFF);
    TEST_VALUE(MISC_INT,MISC_SYS + MISC_INT_OFFSET);
    TEST_VALUE(MISC_INT_OFFSET,0x2000);
    TEST_VALUE(MISC_INT_MODULE_ID_OFFSET,0);
    TEST_VALUE(MISC_INT_MODULE_ID_FIELD_NAME_NOT_USED_MASK,0xFFFFFFFF);
    TEST_VALUE(MISC_INT_MODULE_VERSION_OFFSET,4);
    TEST_VALUE(MISC_INT_MODULE_VERSION_FIELD_NAME_NOT_USED_MASK,0xFFFFFFFF);
    TEST_VALUE(MISC_INT_NUM_OF_IN_INT_OFFSET,16);
    TEST_VALUE(MISC_INT_NUM_OF_IN_INT_FIELD_NAME_NOT_USED_MASK,0xFFFFFFFF);
    TEST_VALUE(MISC_INT_NUM_OF_OUT_INT_OFFSET,20);
    TEST_VALUE(MISC_INT_NUM_OF_OUT_INT_FIELD_NAME_NOT_USED_MASK,0xFFFFFFFF);
    TEST_VALUE(MISC_INT_NUM_OF_INT_STATUS_REG_OFFSET,24);
    TEST_VALUE(MISC_INT_NUM_OF_INT_STATUS_REG_FIELD_NAME_NOT_USED_MASK,0xFFFFFFFF);
    TEST_VALUE(MISC_INT_INT_STATUS_OFFSET,128);
    TEST_VALUE(MISC_INT_INT_STATUS_INT_STATUS_MASK,0xFFFFFFFF);
    TEST_VALUE(CPU_MOD_REG_ACC,MISC_SYS + CPU_MOD_REG_ACC_OFFSET);
    TEST_VALUE(CPU_MOD_REG_ACC_OFFSET,0x3000);
    TEST_VALUE(CPU_MOD_REG_ACC_CONTROL_OFFSET,0);
    TEST_VALUE(CPU_MOD_REG_ACC_CONTROL_READ_REQ_MASK,0x1);
    TEST_VALUE(CPU_MOD_REG_ACC_CONTROL_EN_TEMP_CONVERSION_MASK,0x2);
    TEST_VALUE(CPU_MOD_REG_ACC_CONTROL_STATUS_GREEN_LED_MASK,0x4);
    TEST_VALUE(CPU_MOD_REG_ACC_CONTROL_STATUS_RED_LED_MASK,0x8);
    TEST_VALUE(CPU_MOD_REG_ACC_CONTROL_LINK_L_GREEN_LED_MASK,0x10);
    TEST_VALUE(CPU_MOD_REG_ACC_CONTROL_LINK_L_RED_LED_MASK,0x20);
    TEST_VALUE(CPU_MOD_REG_ACC_CONTROL_LINK_R_GREEN_LED_MASK,0x40);
    TEST_VALUE(CPU_MOD_REG_ACC_CONTROL_LINK_R_RED_LED_MASK,0x80);
    TEST_VALUE(CPU_MOD_REG_ACC_CONTROL_FRONTEND_ENABLE_REQ_MASK,0x100);
    TEST_VALUE(CPU_MOD_REG_ACC_CONTROL_READ_REQ_WR_MASK,0x10000);
    TEST_VALUE(CPU_MOD_REG_ACC_CONTROL_EN_TEMP_CONVERSION_WR_MASK,0x20000);
    TEST_VALUE(CPU_MOD_REG_ACC_CONTROL_STATUS_GREEN_LED_WR_MASK,0x40000);
    TEST_VALUE(CPU_MOD_REG_ACC_CONTROL_STATUS_RED_LED_WR_MASK,0x80000);
    TEST_VALUE(CPU_MOD_REG_ACC_CONTROL_LINK_L_GREEN_LED_WR_MASK,0x100000);
    TEST_VALUE(CPU_MOD_REG_ACC_CONTROL_LINK_L_RED_LED_WR_MASK,0x200000);
    TEST_VALUE(CPU_MOD_REG_ACC_CONTROL_LINK_R_GREEN_LED_WR_MASK,0x400000);
    TEST_VALUE(CPU_MOD_REG_ACC_CONTROL_LINK_R_RED_LED_WR_MASK,0x800000);
    TEST_VALUE(CPU_MOD_REG_ACC_CONTROL_FRONTEND_ENABLE_REQ_WR_MASK,0x1000000);
    TEST_VALUE(CPU_MOD_REG_ACC_INITIALIZE_OFFSET,4);
    TEST_VALUE(CPU_MOD_REG_ACC_INITIALIZE_READ_READY_INT_EN_MASK,0x1);
    TEST_VALUE(CPU_MOD_REG_ACC_INITIALIZE_READ_TIME_OUT_INT_EN_MASK,0x2);
    TEST_VALUE(CPU_MOD_REG_ACC_INITIALIZE_ILLEGAL_REG_SEQ_UPDATE_INT_EN_MASK,0x4);
    TEST_VALUE(CPU_MOD_REG_ACC_INITIALIZE_ILLEGAL_REG_ADDR_UPDATE_INT_EN_MASK,0x8);
    TEST_VALUE(CPU_MOD_REG_ACC_INITIALIZE_CLX_TX_FIFO_FULL_INT_EN_MASK,0x10);
    TEST_VALUE(CPU_MOD_REG_ACC_INITIALIZE_READ_READY_INT_EN_WR_MASK,0x10000);
    TEST_VALUE(CPU_MOD_REG_ACC_INITIALIZE_READ_TIME_OUT_INT_EN_WR_MASK,0x20000);
    TEST_VALUE(CPU_MOD_REG_ACC_INITIALIZE_ILLEGAL_REG_SEQ_UPDATE_INT_EN_WR_MASK,0x40000);
    TEST_VALUE(CPU_MOD_REG_ACC_INITIALIZE_ILLEGAL_REG_ADDR_UPDATE_INT_EN_WR_MASK,0x80000);
    TEST_VALUE(CPU_MOD_REG_ACC_INITIALIZE_CLX_TX_FIFO_FULL_INT_EN_WR_MASK,0x100000);
    TEST_VALUE(CPU_MOD_REG_ACC_STATUS_OFFSET,8);
    TEST_VALUE(CPU_MOD_REG_ACC_STATUS_MOD_LEFT_MISSING_MASK,0x1);
    TEST_VALUE(CPU_MOD_REG_ACC_STATUS_MOD_RIGHT_MISSING_MASK,0x2);
    TEST_VALUE(CPU_MOD_REG_ACC_STATUS_CLX_LEFT_OK_MASK,0x4);
    TEST_VALUE(CPU_MOD_REG_ACC_STATUS_CLX_RIGHT_OK_MASK,0x8);
    TEST_VALUE(CPU_MOD_REG_ACC_STATUS_FRONTEND_ENABLE_VAL_MASK,0x10);
    TEST_VALUE(CPU_MOD_REG_ACC_INT_STATUS_OFFSET,12);
    TEST_VALUE(CPU_MOD_REG_ACC_INT_STATUS_READ_READY_OCC_MASK,0x1);
    TEST_VALUE(CPU_MOD_REG_ACC_INT_STATUS_READ_TIME_OUT_OCC_MASK,0x2);
    TEST_VALUE(CPU_MOD_REG_ACC_INT_STATUS_ILLEGAL_REG_SEQ_UPDATE_OCC_MASK,0x4);
    TEST_VALUE(CPU_MOD_REG_ACC_INT_STATUS_ILLEGAL_REG_ADDR_UPDATE_OCC_MASK,0x8);
    TEST_VALUE(CPU_MOD_REG_ACC_INT_STATUS_CLX_TX_FIFO_FULL_OCC_MASK,0x10);
    TEST_VALUE(CPU_MOD_REG_ACC_BOARD_POS_NO_OFFSET,16);
    TEST_VALUE(CPU_MOD_REG_ACC_BOARD_POS_NO_MODULE_NO_MASK,0xFF00);
    TEST_VALUE(CPU_MOD_REG_ACC_BOARD_POS_NO_CHANNEL_NO_MASK,0xF);
    TEST_VALUE(CPU_MOD_REG_ACC_BOARD_ID_OFFSET,20);
    TEST_VALUE(CPU_MOD_REG_ACC_BOARD_ID_FIELD_NAME_NOT_USED_MASK,0xFFFFFFFF);
    TEST_VALUE(CPU_MOD_REG_ACC_IMAGE_ID_LEN_OFFSET,24);
    TEST_VALUE(CPU_MOD_REG_ACC_IMAGE_ID_LEN_FIELD_NAME_NOT_USED_MASK,0xFFF);
    TEST_VALUE(CPU_MOD_REG_ACC_IMAGE_ID_INDEX_OFFSET,28);
    TEST_VALUE(CPU_MOD_REG_ACC_IMAGE_ID_INDEX_FIELD_NAME_NOT_USED_MASK,0xFFF);
    TEST_VALUE(CPU_MOD_REG_ACC_IMAGE_ID_OFFSET,32);
    TEST_VALUE(CPU_MOD_REG_ACC_IMAGE_ID_FIELD_NAME_NOT_USED_MASK,0xFFFFFFFF);
    TEST_VALUE(CPU_MOD_REG_ACC_BOARD_CONFIG_LEN_OFFSET,36);
    TEST_VALUE(CPU_MOD_REG_ACC_BOARD_CONFIG_LEN_FIELD_NAME_NOT_USED_MASK,0xFFF);
    TEST_VALUE(CPU_MOD_REG_ACC_BOARD_CONFIG_INDEX_OFFSET,40);
    TEST_VALUE(CPU_MOD_REG_ACC_BOARD_CONFIG_INDEX_FIELD_NAME_NOT_USED_MASK,0xFFF);
    TEST_VALUE(CPU_MOD_REG_ACC_BOARD_CONFIG_CH_TYPE_ID_OFFSET,44);
    TEST_VALUE(CPU_MOD_REG_ACC_BOARD_CONFIG_CH_TYPE_ID_FIELD_NAME_NOT_USED_MASK,0xFFFFFFFF);
    TEST_VALUE(CPU_MOD_REG_ACC_BOARD_CONFIG_NO_OF_CH_TYPE_OFFSET,48);
    TEST_VALUE(CPU_MOD_REG_ACC_BOARD_CONFIG_NO_OF_CH_TYPE_FIELD_NAME_NOT_USED_MASK,0xFF);
    TEST_VALUE(CPU_MOD_REG_ACC_CLX_STATS_CONTROL_STATUS_OFFSET,52);
    TEST_VALUE(CPU_MOD_REG_ACC_CLX_STATS_CONTROL_STATUS_READ_ACK_MASK,0x8);
    TEST_VALUE(CPU_MOD_REG_ACC_CLX_STATS_CONTROL_STATUS_PAUSE_COUNTERS_MASK,0x4);
    TEST_VALUE(CPU_MOD_REG_ACC_CLX_STATS_CONTROL_STATUS_RESET_COUNTERS_MASK,0x2);
    TEST_VALUE(CPU_MOD_REG_ACC_CLX_STATS_CONTROL_STATUS_RESET_EVENTS_MASK,0x1);
    TEST_VALUE(CPU_MOD_REG_ACC_CLX_STATS_ADDRESS_OFFSET,56);
    TEST_VALUE(CPU_MOD_REG_ACC_CLX_STATS_ADDRESS_FIELD_NAME_NOT_USED_MASK,0xFFFFFFFF);
    TEST_VALUE(CPU_MOD_REG_ACC_CLX_STATS_DATA_OFFSET,60);
    TEST_VALUE(CPU_MOD_REG_ACC_CLX_STATS_DATA_FIELD_NAME_NOT_USED_MASK,0xFFFFFFFF);
    TEST_VALUE(CPU_MOD_REG_ACC_CLX_SEQUENCE_ERR_LIMIT_OFFSET,64);
    TEST_VALUE(CPU_MOD_REG_ACC_CLX_SEQUENCE_ERR_LIMIT_FIELD_NAME_NOT_USED_MASK,0xFF);
    TEST_VALUE(CPU_MOD_REG_ACC_TEMPERATURE_OFFSET,68);
    TEST_VALUE(CPU_MOD_REG_ACC_TEMPERATURE_FIELD_NAME_NOT_USED_MASK,0xFFFF);
    TEST_VALUE(CPU_MOD_REG_ACC_READ_REQ_TIMEOUT_VAL_OFFSET,72);
    TEST_VALUE(CPU_MOD_REG_ACC_READ_REQ_TIMEOUT_VAL_FIELD_NAME_NOT_USED_MASK,0xFF);
    TEST_VALUE(I2C_ACC,MISC_SYS + I2C_ACC_OFFSET);
    TEST_VALUE(I2C_ACC_OFFSET,0x4000);
    TEST_VALUE(I2C_ACC_CONTROL_OFFSET,0);
    TEST_VALUE(I2C_ACC_CONTROL_NO_OF_BYTES_MASK,0xF);
    TEST_VALUE(I2C_ACC_CONTROL_COMMAND_MASK,0x30);
    TEST_VALUE(I2C_ACC_CONTROL_HW_RESET_MASK,0x40);
    TEST_VALUE(I2C_ACC_CONTROL_HW_POWER_MASK,0x80);
    TEST_VALUE(I2C_ACC_CONTROL_ADDRESS_MASK,0xFF00);
    TEST_VALUE(I2C_ACC_CONTROL_NO_OF_BYTES_WR_MASK,0xF0000);
    TEST_VALUE(I2C_ACC_CONTROL_COMMAND_WR_MASK,0x300000);
    TEST_VALUE(I2C_ACC_CONTROL_HW_RESET_WR_MASK,0x400000);
    TEST_VALUE(I2C_ACC_CONTROL_HW_POWER_WR_MASK,0x800000);
    TEST_VALUE(I2C_ACC_CONTROL_ADDRESS_WR_MASK,0xFF000000);
    TEST_VALUE(I2C_ACC_INITIALIZE_OFFSET,4);
    TEST_VALUE(I2C_ACC_INITIALIZE_READY_INT_EN_MASK,0x1);
    TEST_VALUE(I2C_ACC_INITIALIZE_BUSY_INT_EN_MASK,0x2);
    TEST_VALUE(I2C_ACC_INITIALIZE_READY_INT_ERROR_NOT_EN_MASK,0x4);
    TEST_VALUE(I2C_ACC_INITIALIZE_ERROR_I2C_BUS_INT_EN_MASK,0x8);
    TEST_VALUE(I2C_ACC_INITIALIZE_HW_INT_EN_MASK,0x10);
    TEST_VALUE(I2C_ACC_INITIALIZE_UNUSED1_MASK,0xFFE0);
    TEST_VALUE(I2C_ACC_INITIALIZE_READY_INT_EN_WR_MASK,0x10000);
    TEST_VALUE(I2C_ACC_INITIALIZE_BUSY_INT_EN_WR_MASK,0x20000);
    TEST_VALUE(I2C_ACC_INITIALIZE_READY_INT_ERROR_NOT_EN_WR_MASK,0x40000);
    TEST_VALUE(I2C_ACC_INITIALIZE_ERROR_I2C_BUS_INT_EN_WR_MASK,0x80000);
    TEST_VALUE(I2C_ACC_INITIALIZE_HW_INT_EN_WR_MASK,0x100000);
    TEST_VALUE(I2C_ACC_STATUS_OFFSET,8);
    TEST_VALUE(I2C_ACC_STATUS_READY_MASK,0x1);
    TEST_VALUE(I2C_ACC_STATUS_BUSY_MASK,0x2);
    TEST_VALUE(I2C_ACC_STATUS_ERROR_NOT_READY_MASK,0x4);
    TEST_VALUE(I2C_ACC_STATUS_ERROR_I2C_BUS_MASK,0x8);
    TEST_VALUE(I2C_ACC_STATUS_HW_INT_MASK,0x10);
    TEST_VALUE(I2C_ACC_INT_STATUS_OFFSET,12);
    TEST_VALUE(I2C_ACC_INT_STATUS_READY_INT_OCC_MASK,0x1);
    TEST_VALUE(I2C_ACC_INT_STATUS_BUSY_INT_OCC_MASK,0x2);
    TEST_VALUE(I2C_ACC_INT_STATUS_ERROR_NOT_READY_INT_OCC_MASK,0x4);
    TEST_VALUE(I2C_ACC_INT_STATUS_ERROR_I2C_BUS_INT_OCC_MASK,0x8);
    TEST_VALUE(I2C_ACC_INT_STATUS_HW_INT_OCC_MASK,0x10);
    TEST_VALUE(I2C_ACC_DATA1_OFFSET,16);
    TEST_VALUE(I2C_ACC_DATA1_DB0_MASK,0xFF);
    TEST_VALUE(I2C_ACC_DATA1_DB1_MASK,0xFF00);
    TEST_VALUE(I2C_ACC_DATA1_DB2_MASK,0xFF0000);
    TEST_VALUE(I2C_ACC_DATA1_DB3_MASK,0xFF000000);
    TEST_VALUE(I2C_ACC_DATA2_OFFSET,20);
    TEST_VALUE(I2C_ACC_DATA2_DB4_MASK,0xFF);
    TEST_VALUE(I2C_ACC_DATA2_DB5_MASK,0xFF00);
    TEST_VALUE(I2C_ACC_DATA2_DB6_MASK,0xFF0000);
    TEST_VALUE(I2C_ACC_DATA2_DB7_MASK,0xFF000000);
    TEST_VALUE(EEPROM_ACC,MISC_SYS + EEPROM_ACC_OFFSET);
    TEST_VALUE(EEPROM_ACC_OFFSET,0x5000);
    TEST_VALUE(EEPROM_ACC_CONTROL_OFFSET,0);
    TEST_VALUE(EEPROM_ACC_CONTROL_READ_REQ_MASK,0x1);
    TEST_VALUE(EEPROM_ACC_CONTROL_EEPROM_WP_MASK,0x2);
    TEST_VALUE(EEPROM_ACC_CONTROL_UNUSED1_MASK,0xFFFC);
    TEST_VALUE(EEPROM_ACC_CONTROL_READ_REQ_WR_MASK,0x10000);
    TEST_VALUE(EEPROM_ACC_CONTROL_EEPROM_WP_WR_MASK,0x20000);
    TEST_VALUE(EEPROM_ACC_INITIALIZE_OFFSET,4);
    TEST_VALUE(EEPROM_ACC_INITIALIZE_READ_READY_INT_EN_MASK,0x1);
    TEST_VALUE(EEPROM_ACC_INITIALIZE_COMMAND_DONE_INT_EN_MASK,0x2);
    TEST_VALUE(EEPROM_ACC_INITIALIZE_UNUSED2_MASK,0xFFFC);
    TEST_VALUE(EEPROM_ACC_INITIALIZE_READ_READY_INT_EN_WR_MASK,0x10000);
    TEST_VALUE(EEPROM_ACC_INITIALIZE_COMMAND_DONE_INT_EN_WR_MASK,0x20000);
    TEST_VALUE(EEPROM_ACC_STATUS_OFFSET,8);
    TEST_VALUE(EEPROM_ACC_STATUS_PRO_READ_MASK,0x1);
    TEST_VALUE(EEPROM_ACC_STATUS_PRO_COM_MASK,0x2);
    TEST_VALUE(EEPROM_ACC_INT_STATUS_OFFSET,12);
    TEST_VALUE(EEPROM_ACC_INT_STATUS_READ_READY_OCC_MASK,0x1);
    TEST_VALUE(EEPROM_ACC_INT_STATUS_COMMAND_DONE_OCC_MASK,0x2);
    TEST_VALUE(EEPROM_ACC_BOARD_POS_NO_OFFSET,16);
    TEST_VALUE(EEPROM_ACC_BOARD_POS_NO_MODULE_NO_MASK,0xFF00);
    TEST_VALUE(EEPROM_ACC_BOARD_POS_NO_CHANNEL_NO_MASK,0xF);
    TEST_VALUE(EEPROM_ACC_COMMAND_OFFSET,20);
    TEST_VALUE(EEPROM_ACC_COMMAND_COMMAND_CMD_MASK,0xFF000000);
    TEST_VALUE(EEPROM_ACC_COMMAND_COMMAND_DAT_MASK,0xFFFFFF);
    TEST_VALUE(EEPROM_ACC_ADDRESS_OFFSET,24);
    TEST_VALUE(EEPROM_ACC_ADDRESS_FIELD_NAME_NOT_USED_MASK,0xFFFFFFFF);
    TEST_VALUE(EEPROM_ACC_PAGE_SIZE_OFFSET,28);
    TEST_VALUE(EEPROM_ACC_PAGE_SIZE_FIELD_NAME_NOT_USED_MASK,0xFFFFFFFF);
    TEST_VALUE(EEPROM_ACC_NO_OF_PAGES_OFFSET,32);
    TEST_VALUE(EEPROM_ACC_NO_OF_PAGES_FIELD_NAME_NOT_USED_MASK,0xFFFFFFFF);
    TEST_VALUE(EEPROM_ACC_PAGE_DATA_AREA_OFFSET,64);
    TEST_VALUE(EEPROM_ACC_PAGE_DATA_AREA_FIELD_NAME_NOT_USED_MASK,0xFFFFFFFF);
    TEST_VALUE(TACHO_ENC,MISC_SYS + TACHO_ENC_OFFSET);
    TEST_VALUE(TACHO_ENC_OFFSET,0x7000);
    TEST_VALUE(TACHO_ENC_INITIALIZE_OFFSET,0);
    TEST_VALUE(TACHO_ENC_INITIALIZE_AHEAD_INT_EN_MASK,0x1);
    TEST_VALUE(TACHO_ENC_INITIALIZE_ASTERN_INT_EN_MASK,0x2);
    TEST_VALUE(TACHO_ENC_INITIALIZE_WRONG_WAY_INT_EN_MASK,0x4);
    TEST_VALUE(TACHO_ENC_INITIALIZE_OVR_INT_EN_MASK,0x8);
    TEST_VALUE(TACHO_ENC_INITIALIZE_MM_PRI_ERR_INT_EN_MASK,0x10);
    TEST_VALUE(TACHO_ENC_INITIALIZE_Q1_PRI_EDGE_EN_MASK,0x40);
    TEST_VALUE(TACHO_ENC_INITIALIZE_Q1_SEC_EDGE_EN_MASK,0x80);
    TEST_VALUE(TACHO_ENC_INITIALIZE_Q2_PRI_EDGE_EN_MASK,0x100);
    TEST_VALUE(TACHO_ENC_INITIALIZE_Q2_SEC_EDGE_EN_MASK,0x200);
    TEST_VALUE(TACHO_ENC_INITIALIZE_COUNTER_CLOCK_WISE_MASK,0x400);
    TEST_VALUE(TACHO_ENC_INITIALIZE_AHEAD_INT_EN_WR_MASK,0x10000);
    TEST_VALUE(TACHO_ENC_INITIALIZE_ASTERN_INT_EN_WR_MASK,0x20000);
    TEST_VALUE(TACHO_ENC_INITIALIZE_WRONG_WAY_INT_EN_WR_MASK,0x40000);
    TEST_VALUE(TACHO_ENC_INITIALIZE_OVR_INT_EN_WR_MASK,0x80000);
    TEST_VALUE(TACHO_ENC_INITIALIZE_MM_PRI_ERR_INT_EN_WR_MASK,0x100000);
    TEST_VALUE(TACHO_ENC_INITIALIZE_Q1_PRI_EDGE_EN_WR_MASK,0x400000);
    TEST_VALUE(TACHO_ENC_INITIALIZE_Q1_SEC_EDGE_EN_WR_MASK,0x800000);
    TEST_VALUE(TACHO_ENC_INITIALIZE_Q2_PRI_EDGE_EN_WR_MASK,0x1000000);
    TEST_VALUE(TACHO_ENC_INITIALIZE_Q2_SEC_EDGE_EN_WR_MASK,0x2000000);
    TEST_VALUE(TACHO_ENC_INITIALIZE_COUNTER_CLOCK_WISE_WR_MASK,0x4000000);
    TEST_VALUE(TACHO_ENC_STATUS_OFFSET,4);
    TEST_VALUE(TACHO_ENC_STATUS_Q1_ACT_MASK,0x1);
    TEST_VALUE(TACHO_ENC_STATUS_Q2_ACT_MASK,0x2);
    TEST_VALUE(TACHO_ENC_STATUS_MARKER_MASTER_ACT_MASK,0x4);
    TEST_VALUE(TACHO_ENC_STATUS_MARKER_SLAVE_ACT_MASK,0x8);
    TEST_VALUE(TACHO_ENC_STATUS_MARKER_INDEX_ACT_MASK,0x10);
    TEST_VALUE(TACHO_ENC_STATUS_ENC_MM_SYNC_MASK,0x20);
    TEST_VALUE(TACHO_ENC_INT_STATUS_OFFSET,8);
    TEST_VALUE(TACHO_ENC_INT_STATUS_AHEAD_OCC_MASK,0x1);
    TEST_VALUE(TACHO_ENC_INT_STATUS_ASTERN_OCC_MASK,0x2);
    TEST_VALUE(TACHO_ENC_INT_STATUS_WRONG_WAY_OCC_MASK,0x4);
    TEST_VALUE(TACHO_ENC_INT_STATUS_OVR_OCC_MASK,0x8);
    TEST_VALUE(TACHO_ENC_INT_STATUS_MM_PRI_ERR_OCC_MASK,0x10);
    TEST_VALUE(TACHO_ENC_LATCHED_STATUS_OFFSET,12);
    TEST_VALUE(TACHO_ENC_LATCHED_STATUS_AHEAD_LTCH_MASK,0x1);
    TEST_VALUE(TACHO_ENC_LATCHED_STATUS_ASTERN_LTCH_MASK,0x2);
    TEST_VALUE(TACHO_ENC_LATCHED_STATUS_WRONG_WAY_LTCH_MASK,0x4);
    TEST_VALUE(TACHO_ENC_LATCHED_STATUS_OVR_LTCH_MASK,0x8);
    TEST_VALUE(TACHO_ENC_LATCHED_STATUS_Q1_LTCH_MASK,0x10);
    TEST_VALUE(TACHO_ENC_LATCHED_STATUS_Q2_LTCH_MASK,0x20);
    TEST_VALUE(TACHO_ENC_LATCHED_STATUS_MARKER_MASTER_LTCH_MASK,0x40);
    TEST_VALUE(TACHO_ENC_LATCHED_STATUS_MARKER_SLAVE_LTCH_MASK,0x80);
    TEST_VALUE(TACHO_ENC_LATCHED_STATUS_MARKER_INDEX_LTCH_MASK,0x100);
    TEST_VALUE(TACHO_ENC_LATCHED_TIMESTAMP_OFFSET,80);
    TEST_VALUE(TACHO_ENC_LATCHED_TIMESTAMP_FIELD_NAME_NOT_USED_MASK,0xFFFFFFFFFFFFFFFF);
    TEST_VALUE(TACHO_ENC_VALID_AHEAD_COUNTS_OFFSET,20);
    TEST_VALUE(TACHO_ENC_VALID_AHEAD_COUNTS_FIELD_NAME_NOT_USED_MASK,0xFFF);
    TEST_VALUE(TACHO_ENC_VALID_ASTERN_COUNTS_OFFSET,24);
    TEST_VALUE(TACHO_ENC_VALID_ASTERN_COUNTS_FIELD_NAME_NOT_USED_MASK,0xFFF);
    TEST_VALUE(TACHO_ENC_ENC_ACT_POSITION_OFFSET,28);
    TEST_VALUE(TACHO_ENC_ENC_ACT_POSITION_FIELD_NAME_NOT_USED_MASK,0xFFF);
    TEST_VALUE(TACHO_ENC_ENC_MM_POSITION_OFFSET,32);
    TEST_VALUE(TACHO_ENC_ENC_MM_POSITION_FIELD_NAME_NOT_USED_MASK,0xFFF);
    TEST_VALUE(TACHO_ENC_ENC_PULSES_PPR_OFFSET,36);
    TEST_VALUE(TACHO_ENC_ENC_PULSES_PPR_FIELD_NAME_NOT_USED_MASK,0x1FFF);
    TEST_VALUE(TACHO_ENC_Q1_CHANNEL_ID_OFFSET,40);
    TEST_VALUE(TACHO_ENC_Q1_CHANNEL_ID_Q1_MODULE_NO_MASK,0xFF00);
    TEST_VALUE(TACHO_ENC_Q1_CHANNEL_ID_Q1_CHANNEL_NO_MASK,0xF);
    TEST_VALUE(TACHO_ENC_Q2_CHANNEL_ID_OFFSET,44);
    TEST_VALUE(TACHO_ENC_Q2_CHANNEL_ID_Q2_MODULE_NO_MASK,0xFF00);
    TEST_VALUE(TACHO_ENC_Q2_CHANNEL_ID_Q2_CHANNEL_NO_MASK,0xF);
    TEST_VALUE(TACHO_ENC_MM_CHANNEL_ID_OFFSET,48);
    TEST_VALUE(TACHO_ENC_MM_CHANNEL_ID_MM_MODULE_NO_MASK,0xFF00);
    TEST_VALUE(TACHO_ENC_MM_CHANNEL_ID_MM_CHANNEL_NO_MASK,0xF);
    TEST_VALUE(TACHO_ENC_MS_CHANNEL_ID_OFFSET,52);
    TEST_VALUE(TACHO_ENC_MS_CHANNEL_ID_MS_MODULE_NO_MASK,0xFF00);
    TEST_VALUE(TACHO_ENC_MS_CHANNEL_ID_MS_CHANNEL_NO_MASK,0xF);
    TEST_VALUE(TACHO_ENC_MI_CHANNEL_ID_OFFSET,56);
    TEST_VALUE(TACHO_ENC_MI_CHANNEL_ID_MI_MODULE_NO_MASK,0xFF00);
    TEST_VALUE(TACHO_ENC_MI_CHANNEL_ID_MI_CHANNEL_NO_MASK,0xF);
    TEST_VALUE(PRECISION_TIMER,MISC_SYS + PRECISION_TIMER_OFFSET);
    TEST_VALUE(PRECISION_TIMER_OFFSET,0x8000);
    TEST_VALUE(PRECISION_TIMER_CONTROL_OFFSET,0);
    TEST_VALUE(PRECISION_TIMER_CONTROL_FINITE_MODE_MASK,0x1);
    TEST_VALUE(PRECISION_TIMER_CONTROL_TIMER_MODE_MASK,0x2);
    TEST_VALUE(PRECISION_TIMER_INITIALIZE_OFFSET,4);
    TEST_VALUE(PRECISION_TIMER_INITIALIZE_FIRST_INT_EN_MASK,0x1);
    TEST_VALUE(PRECISION_TIMER_INITIALIZE_NORMAL_INT_EN_MASK,0x2);
    TEST_VALUE(PRECISION_TIMER_INITIALIZE_OVR_INT_EN_MASK,0x4);
    TEST_VALUE(PRECISION_TIMER_INITIALIZE_FIRST_INT_EN_WR_MASK,0x10000);
    TEST_VALUE(PRECISION_TIMER_INITIALIZE_NORMAL_INT_EN_WR_MASK,0x20000);
    TEST_VALUE(PRECISION_TIMER_INITIALIZE_OVR_INT_EN_WR_MASK,0x40000);
    TEST_VALUE(PRECISION_TIMER_STATUS_OFFSET,8);
    TEST_VALUE(PRECISION_TIMER_STATUS_STATUS_STATE_MASK,0xF8000000);
    TEST_VALUE(PRECISION_TIMER_INT_STATUS_OFFSET,12);
    TEST_VALUE(PRECISION_TIMER_INT_STATUS_FIRST_INT_OCC_MASK,0x1);
    TEST_VALUE(PRECISION_TIMER_INT_STATUS_NORMAL_INT_OCC_MASK,0x2);
    TEST_VALUE(PRECISION_TIMER_INT_STATUS_OVR_INT_OCC_MASK,0x4);
    TEST_VALUE(PRECISION_TIMER_T_START_OFFSET,16);
    TEST_VALUE(PRECISION_TIMER_T_START_FIELD_NAME_NOT_USED_MASK,0xFFFFFFFF);
    TEST_VALUE(PRECISION_TIMER_T_PULSE_OFFSET,20);
    TEST_VALUE(PRECISION_TIMER_T_PULSE_FIELD_NAME_NOT_USED_MASK,0xFFFFFFFF);
    TEST_VALUE(PRECISION_TIMER_COUNT_OFFSET,24);
    TEST_VALUE(PRECISION_TIMER_COUNT_FIELD_NAME_NOT_USED_MASK,0xFFFFFFFF);
    TEST_VALUE(PRECISION_TIMER_MAX_COUNT_OFFSET,28);
    TEST_VALUE(PRECISION_TIMER_MAX_COUNT_FIELD_NAME_NOT_USED_MASK,0xFFFFFFFF);
    TEST_VALUE(PRECISION_TIMER_DO_SELECT_OFFSET,32);
    TEST_VALUE(PRECISION_TIMER_DO_SELECT_DO_EVENT_CH_SELECT_MASK,0x1F);
    TEST_VALUE(PRECISION_TIMER_DO_SELECT_DO_EVENT_DISABLE_MASK,0x20);
    TEST_VALUE(PRECISION_TIMER_1, (PRECISION_TIMER +0x100 * 1));
    TEST_VALUE(PRECISION_TIMER_2, (PRECISION_TIMER +0x100 * 2));
    TEST_VALUE(PRECISION_TIMER_3, (PRECISION_TIMER +0x100 * 3));
    TEST_VALUE(PRECISION_TIMER_4, (PRECISION_TIMER +0x100 * 4));
    TEST_VALUE(I1588_HC2,MISC_SYS + I1588_HC2_OFFSET);
    TEST_VALUE(I1588_HC2_OFFSET,0xA000);
    TEST_VALUE(I1588_HC2_CONTROL_OFFSET,0);
    TEST_VALUE(I1588_HC2_CONTROL_CLK_EN_MASK,0x1);
    TEST_VALUE(I1588_HC2_CONTROL_OVERWRITE_EN_MASK,0x2);
    TEST_VALUE(I1588_HC2_CONTROL_TIME_GLOB_ARM_DISABLE_MASK,0x4);
    TEST_VALUE(I1588_HC2_STATUS_OFFSET,8);
    TEST_VALUE(I1588_HC2_STATUS_TIME_GLOB_IN_USE_MASK,0x1);
    TEST_VALUE(I1588_HC2_CURRENT_TIME_OFFSET,16);
    TEST_VALUE(I1588_HC2_CURRENT_TIME_FIELD_NAME_NOT_USED_MASK,0xFFFFFFFFFFFFFFFF);
    TEST_VALUE(I1588_HC2_CLK_PERIOD_OFFSET,24);
    TEST_VALUE(I1588_HC2_CLK_PERIOD_FIELD_NAME_NOT_USED_MASK,0xFFFFFFFF);
    TEST_VALUE(I1588_HC2_NEW_TIME_NS_OFFSET,32);
    TEST_VALUE(I1588_HC2_NEW_TIME_NS_FIELD_NAME_NOT_USED_MASK,0xFFFFFFFFFFFFFFFF);
    TEST_VALUE(I1588_HC2_NEW_TIME_SUBNS_OFFSET,40);
    TEST_VALUE(I1588_HC2_NEW_TIME_SUBNS_FIELD_NAME_NOT_USED_MASK,0xFFFF);
    TEST_VALUE(I1588_HC2_FREE_RUN_COUNTER_OFFSET,44);
    TEST_VALUE(I1588_HC2_FREE_RUN_COUNTER_FIELD_NAME_NOT_USED_MASK,0xFFFFFFFF);
    TEST_VALUE(FLASH_SYS,NIOS2_START + 0x6000);
    TEST_VALUE(FLASH_CH_ACC,FLASH_SYS + FLASH_CH_ACC_OFFSET);
    TEST_VALUE(FLASH_CH_ACC_OFFSET,0x0000);
    TEST_VALUE(FLASH_CH_ACC_CONTROL_OFFSET,0);
    TEST_VALUE(FLASH_CH_ACC_CONTROL_READ_REQ_MASK,0x1);
    TEST_VALUE(FLASH_CH_ACC_CONTROL_FLASH_WP_MASK,0x2);
    TEST_VALUE(FLASH_CH_ACC_CONTROL_UNUSED1_MASK,0xFFFC);
    TEST_VALUE(FLASH_CH_ACC_CONTROL_READ_REQ_WR_MASK,0x10000);
    TEST_VALUE(FLASH_CH_ACC_CONTROL_FLASH_WP_WR_MASK,0x20000);
    TEST_VALUE(FLASH_CH_ACC_INITIALIZE_OFFSET,4);
    TEST_VALUE(FLASH_CH_ACC_INITIALIZE_READ_READY_INT_EN_MASK,0x1);
    TEST_VALUE(FLASH_CH_ACC_INITIALIZE_COMMAND_DONE_INT_EN_MASK,0x2);
    TEST_VALUE(FLASH_CH_ACC_INITIALIZE_UNUSED2_MASK,0xFFFC);
    TEST_VALUE(FLASH_CH_ACC_INITIALIZE_READ_READY_INT_EN_WR_MASK,0x10000);
    TEST_VALUE(FLASH_CH_ACC_INITIALIZE_COMMAND_DONE_INT_EN_WR_MASK,0x20000);
    TEST_VALUE(FLASH_CH_ACC_STATUS_OFFSET,8);
    TEST_VALUE(FLASH_CH_ACC_STATUS_FIELD_NAME_NOT_USED_MASK,0xFFFFFFFF);
    TEST_VALUE(FLASH_CH_ACC_INT_STATUS_OFFSET,12);
    TEST_VALUE(FLASH_CH_ACC_INT_STATUS_READ_READY_OCC_MASK,0x1);
    TEST_VALUE(FLASH_CH_ACC_INT_STATUS_COMMAND_DONE_OCC_MASK,0x2);
    TEST_VALUE(FLASH_CH_ACC_BOARD_POS_NO_OFFSET,16);
    TEST_VALUE(FLASH_CH_ACC_BOARD_POS_NO_MODULE_NO_MASK,0xFF00);
    TEST_VALUE(FLASH_CH_ACC_BOARD_POS_NO_CHANNEL_NO_MASK,0xF);
    TEST_VALUE(FLASH_CH_ACC_COMMAND_OFFSET,20);
    TEST_VALUE(FLASH_CH_ACC_COMMAND_COMMAND_CMD_MASK,0xFF000000);
    TEST_VALUE(FLASH_CH_ACC_COMMAND_COMMAND_SIZE_MASK,0xFF0000);
    TEST_VALUE(FLASH_CH_ACC_COMMAND_COMMAND_DAT_MASK,0xFFFF);
    TEST_VALUE(FLASH_CH_ACC_ADDRESS_OFFSET,24);
    TEST_VALUE(FLASH_CH_ACC_ADDRESS_FIELD_NAME_NOT_USED_MASK,0xFFFFFFFF);
    TEST_VALUE(FLASH_CH_ACC_PAGE_SIZE_OFFSET,28);
    TEST_VALUE(FLASH_CH_ACC_PAGE_SIZE_FIELD_NAME_NOT_USED_MASK,0xFFFFFFFF);
    TEST_VALUE(FLASH_CH_ACC_NO_OF_PAGES_OFFSET,32);
    TEST_VALUE(FLASH_CH_ACC_NO_OF_PAGES_FIELD_NAME_NOT_USED_MASK,0xFFFFFFFF);
    TEST_VALUE(FLASH_CH_ACC_SECTOR_SIZE_OFFSET,36);
    TEST_VALUE(FLASH_CH_ACC_SECTOR_SIZE_FIELD_NAME_NOT_USED_MASK,0xFFFFFFFF);
    TEST_VALUE(FLASH_CH_ACC_PAGE_DATA_AREA_OFFSET,64);
    TEST_VALUE(FLASH_CH_ACC_PAGE_DATA_AREA_FIELD_NAME_NOT_USED_MASK,0xFFFFFFFF);
    TEST_VALUE(FLASH_CH_ACC_PAGE_DATA_AREA_LAST_WORD_OFFSET,316);
    TEST_VALUE(FLASH_CH_ACC_PAGE_DATA_AREA_LAST_WORD_FIELD_NAME_NOT_USED_MASK,0xFFFFFFFF);
    TEST_VALUE(FLASH_CH_ACC_1, (FLASH_CH_ACC +0x200 * 1));
    TEST_VALUE(IO_MOD_REG_SYS,NIOS2_START + 0x10000);
    TEST_VALUE(IO_MOD_REG_SYS_INT,IO_MOD_REG_SYS + IO_MOD_REG_SYS_INT_OFFSET);
    TEST_VALUE(IO_MOD_REG_SYS_INT_OFFSET,0x0000);
    TEST_VALUE(IO_MOD_REG_SYS_INT_MODULE_ID_OFFSET,0);
    TEST_VALUE(IO_MOD_REG_SYS_INT_MODULE_ID_FIELD_NAME_NOT_USED_MASK,0xFFFFFFFF);
    TEST_VALUE(IO_MOD_REG_SYS_INT_MODULE_VERSION_OFFSET,4);
    TEST_VALUE(IO_MOD_REG_SYS_INT_MODULE_VERSION_FIELD_NAME_NOT_USED_MASK,0xFFFFFFFF);
    TEST_VALUE(IO_MOD_REG_SYS_INT_NUM_OF_IN_INT_OFFSET,16);
    TEST_VALUE(IO_MOD_REG_SYS_INT_NUM_OF_IN_INT_FIELD_NAME_NOT_USED_MASK,0xFFFFFFFF);
    TEST_VALUE(IO_MOD_REG_SYS_INT_NUM_OF_OUT_INT_OFFSET,20);
    TEST_VALUE(IO_MOD_REG_SYS_INT_NUM_OF_OUT_INT_FIELD_NAME_NOT_USED_MASK,0xFFFFFFFF);
    TEST_VALUE(IO_MOD_REG_SYS_INT_NUM_OF_INT_STATUS_REG_OFFSET,24);
    TEST_VALUE(IO_MOD_REG_SYS_INT_NUM_OF_INT_STATUS_REG_FIELD_NAME_NOT_USED_MASK,0xFFFFFFFF);
    TEST_VALUE(IO_MOD_REG_SYS_INT_INT_STATUS_OFFSET,128);
    TEST_VALUE(IO_MOD_REG_SYS_INT_INT_STATUS_INT_STATUS_MASK,0xFFFFFFFF);
    TEST_VALUE(IO_MOD_REG_ACC,IO_MOD_REG_SYS + IO_MOD_REG_ACC_OFFSET);
    TEST_VALUE(IO_MOD_REG_ACC_OFFSET,0x1000);
    TEST_VALUE(IO_MOD_REG_ACC_CONTROL_OFFSET,0);
    TEST_VALUE(IO_MOD_REG_ACC_CONTROL_READ_REQ_MASK,0x1);
    TEST_VALUE(IO_MOD_REG_ACC_CONTROL_EN_TEMP_CONVERSION_MASK,0x2);
    TEST_VALUE(IO_MOD_REG_ACC_CONTROL_STATUS_GREEN_LED_MASK,0x4);
    TEST_VALUE(IO_MOD_REG_ACC_CONTROL_STATUS_RED_LED_MASK,0x8);
    TEST_VALUE(IO_MOD_REG_ACC_CONTROL_LINK_L_GREEN_LED_MASK,0x10);
    TEST_VALUE(IO_MOD_REG_ACC_CONTROL_LINK_L_RED_LED_MASK,0x20);
    TEST_VALUE(IO_MOD_REG_ACC_CONTROL_LINK_R_GREEN_LED_MASK,0x40);
    TEST_VALUE(IO_MOD_REG_ACC_CONTROL_LINK_R_RED_LED_MASK,0x80);
    TEST_VALUE(IO_MOD_REG_ACC_CONTROL_FRONTEND_ENABLE_REQ_MASK,0x100);
    TEST_VALUE(IO_MOD_REG_ACC_CONTROL_READ_REQ_WR_MASK,0x10000);
    TEST_VALUE(IO_MOD_REG_ACC_CONTROL_EN_TEMP_CONVERSION_WR_MASK,0x20000);
    TEST_VALUE(IO_MOD_REG_ACC_CONTROL_STATUS_GREEN_LED_WR_MASK,0x40000);
    TEST_VALUE(IO_MOD_REG_ACC_CONTROL_STATUS_RED_LED_WR_MASK,0x80000);
    TEST_VALUE(IO_MOD_REG_ACC_CONTROL_LINK_L_GREEN_LED_WR_MASK,0x100000);
    TEST_VALUE(IO_MOD_REG_ACC_CONTROL_LINK_L_RED_LED_WR_MASK,0x200000);
    TEST_VALUE(IO_MOD_REG_ACC_CONTROL_LINK_R_GREEN_LED_WR_MASK,0x400000);
    TEST_VALUE(IO_MOD_REG_ACC_CONTROL_LINK_R_RED_LED_WR_MASK,0x800000);
    TEST_VALUE(IO_MOD_REG_ACC_CONTROL_FRONTEND_ENABLE_REQ_WR_MASK,0x1000000);
    TEST_VALUE(IO_MOD_REG_ACC_INITIALIZE_OFFSET,4);
    TEST_VALUE(IO_MOD_REG_ACC_INITIALIZE_READ_READY_INT_EN_MASK,0x1);
    TEST_VALUE(IO_MOD_REG_ACC_INITIALIZE_READ_TIME_OUT_INT_EN_MASK,0x2);
    TEST_VALUE(IO_MOD_REG_ACC_INITIALIZE_ILLEGAL_REG_SEQ_UPDATE_INT_EN_MASK,0x4);
    TEST_VALUE(IO_MOD_REG_ACC_INITIALIZE_ILLEGAL_REG_ADDR_UPDATE_INT_EN_MASK,0x8);
    TEST_VALUE(IO_MOD_REG_ACC_INITIALIZE_CLX_TX_FIFO_FULL_INT_EN_MASK,0x10);
    TEST_VALUE(IO_MOD_REG_ACC_INITIALIZE_READ_READY_INT_EN_WR_MASK,0x10000);
    TEST_VALUE(IO_MOD_REG_ACC_INITIALIZE_READ_TIME_OUT_INT_EN_WR_MASK,0x20000);
    TEST_VALUE(IO_MOD_REG_ACC_INITIALIZE_ILLEGAL_REG_SEQ_UPDATE_INT_EN_WR_MASK,0x40000);
    TEST_VALUE(IO_MOD_REG_ACC_INITIALIZE_ILLEGAL_REG_ADDR_UPDATE_INT_EN_WR_MASK,0x80000);
    TEST_VALUE(IO_MOD_REG_ACC_INITIALIZE_CLX_TX_FIFO_FULL_INT_EN_WR_MASK,0x100000);
    TEST_VALUE(IO_MOD_REG_ACC_STATUS_OFFSET,8);
    TEST_VALUE(IO_MOD_REG_ACC_STATUS_MOD_LEFT_MISSING_MASK,0x1);
    TEST_VALUE(IO_MOD_REG_ACC_STATUS_MOD_RIGHT_MISSING_MASK,0x2);
    TEST_VALUE(IO_MOD_REG_ACC_STATUS_CLX_LEFT_OK_MASK,0x4);
    TEST_VALUE(IO_MOD_REG_ACC_STATUS_CLX_RIGHT_OK_MASK,0x8);
    TEST_VALUE(IO_MOD_REG_ACC_STATUS_FRONTEND_ENABLE_VAL_MASK,0x10);
    TEST_VALUE(IO_MOD_REG_ACC_INT_STATUS_OFFSET,12);
    TEST_VALUE(IO_MOD_REG_ACC_INT_STATUS_READ_READY_OCC_MASK,0x1);
    TEST_VALUE(IO_MOD_REG_ACC_INT_STATUS_READ_TIME_OUT_OCC_MASK,0x2);
    TEST_VALUE(IO_MOD_REG_ACC_INT_STATUS_ILLEGAL_REG_SEQ_UPDATE_OCC_MASK,0x4);
    TEST_VALUE(IO_MOD_REG_ACC_INT_STATUS_ILLEGAL_REG_ADDR_UPDATE_OCC_MASK,0x8);
    TEST_VALUE(IO_MOD_REG_ACC_INT_STATUS_CLX_TX_FIFO_FULL_OCC_MASK,0x10);
    TEST_VALUE(IO_MOD_REG_ACC_BOARD_POS_NO_OFFSET,16);
    TEST_VALUE(IO_MOD_REG_ACC_BOARD_POS_NO_MODULE_NO_MASK,0xFF00);
    TEST_VALUE(IO_MOD_REG_ACC_BOARD_POS_NO_CHANNEL_NO_MASK,0xF);
    TEST_VALUE(IO_MOD_REG_ACC_BOARD_ID_OFFSET,20);
    TEST_VALUE(IO_MOD_REG_ACC_BOARD_ID_FIELD_NAME_NOT_USED_MASK,0xFFFFFFFF);
    TEST_VALUE(IO_MOD_REG_ACC_IMAGE_ID_LEN_OFFSET,24);
    TEST_VALUE(IO_MOD_REG_ACC_IMAGE_ID_LEN_FIELD_NAME_NOT_USED_MASK,0xFFF);
    TEST_VALUE(IO_MOD_REG_ACC_IMAGE_ID_INDEX_OFFSET,28);
    TEST_VALUE(IO_MOD_REG_ACC_IMAGE_ID_INDEX_FIELD_NAME_NOT_USED_MASK,0xFFF);
    TEST_VALUE(IO_MOD_REG_ACC_IMAGE_ID_OFFSET,32);
    TEST_VALUE(IO_MOD_REG_ACC_IMAGE_ID_FIELD_NAME_NOT_USED_MASK,0xFFFFFFFF);
    TEST_VALUE(IO_MOD_REG_ACC_BOARD_CONFIG_LEN_OFFSET,36);
    TEST_VALUE(IO_MOD_REG_ACC_BOARD_CONFIG_LEN_FIELD_NAME_NOT_USED_MASK,0xFFF);
    TEST_VALUE(IO_MOD_REG_ACC_BOARD_CONFIG_INDEX_OFFSET,40);
    TEST_VALUE(IO_MOD_REG_ACC_BOARD_CONFIG_INDEX_FIELD_NAME_NOT_USED_MASK,0xFFF);
    TEST_VALUE(IO_MOD_REG_ACC_BOARD_CONFIG_CH_TYPE_ID_OFFSET,44);
    TEST_VALUE(IO_MOD_REG_ACC_BOARD_CONFIG_CH_TYPE_ID_FIELD_NAME_NOT_USED_MASK,0xFFFFFFFF);
    TEST_VALUE(IO_MOD_REG_ACC_BOARD_CONFIG_NO_OF_CH_TYPE_OFFSET,48);
    TEST_VALUE(IO_MOD_REG_ACC_BOARD_CONFIG_NO_OF_CH_TYPE_FIELD_NAME_NOT_USED_MASK,0xFF);
    TEST_VALUE(IO_MOD_REG_ACC_CLX_STATS_CONTROL_STATUS_OFFSET,52);
    TEST_VALUE(IO_MOD_REG_ACC_CLX_STATS_CONTROL_STATUS_READ_ACK_MASK,0x8);
    TEST_VALUE(IO_MOD_REG_ACC_CLX_STATS_CONTROL_STATUS_PAUSE_COUNTERS_MASK,0x4);
    TEST_VALUE(IO_MOD_REG_ACC_CLX_STATS_CONTROL_STATUS_RESET_COUNTERS_MASK,0x2);
    TEST_VALUE(IO_MOD_REG_ACC_CLX_STATS_CONTROL_STATUS_RESET_EVENTS_MASK,0x1);
    TEST_VALUE(IO_MOD_REG_ACC_CLX_STATS_ADDRESS_OFFSET,56);
    TEST_VALUE(IO_MOD_REG_ACC_CLX_STATS_ADDRESS_FIELD_NAME_NOT_USED_MASK,0xFFFFFFFF);
    TEST_VALUE(IO_MOD_REG_ACC_CLX_STATS_DATA_OFFSET,60);
    TEST_VALUE(IO_MOD_REG_ACC_CLX_STATS_DATA_FIELD_NAME_NOT_USED_MASK,0xFFFFFFFF);
    TEST_VALUE(IO_MOD_REG_ACC_CLX_SEQUENCE_ERR_LIMIT_OFFSET,64);
    TEST_VALUE(IO_MOD_REG_ACC_CLX_SEQUENCE_ERR_LIMIT_FIELD_NAME_NOT_USED_MASK,0xFF);
    TEST_VALUE(IO_MOD_REG_ACC_TEMPERATURE_OFFSET,68);
    TEST_VALUE(IO_MOD_REG_ACC_TEMPERATURE_FIELD_NAME_NOT_USED_MASK,0xFFFF);
    TEST_VALUE(IO_MOD_REG_ACC_READ_REQ_TIMEOUT_VAL_OFFSET,72);
    TEST_VALUE(IO_MOD_REG_ACC_READ_REQ_TIMEOUT_VAL_FIELD_NAME_NOT_USED_MASK,0xFF);
    TEST_VALUE(AI_SYS,NIOS2_START + 0x30000);
    TEST_VALUE(AI_SYS_INT,AI_SYS + AI_SYS_INT_OFFSET);
    TEST_VALUE(AI_SYS_INT_OFFSET,0x0000);
    TEST_VALUE(AI_SYS_INT_MODULE_ID_OFFSET,0);
    TEST_VALUE(AI_SYS_INT_MODULE_ID_FIELD_NAME_NOT_USED_MASK,0xFFFFFFFF);
    TEST_VALUE(AI_SYS_INT_MODULE_VERSION_OFFSET,4);
    TEST_VALUE(AI_SYS_INT_MODULE_VERSION_FIELD_NAME_NOT_USED_MASK,0xFFFFFFFF);
    TEST_VALUE(AI_SYS_INT_NUM_OF_IN_INT_OFFSET,16);
    TEST_VALUE(AI_SYS_INT_NUM_OF_IN_INT_FIELD_NAME_NOT_USED_MASK,0xFFFFFFFF);
    TEST_VALUE(AI_SYS_INT_NUM_OF_OUT_INT_OFFSET,20);
    TEST_VALUE(AI_SYS_INT_NUM_OF_OUT_INT_FIELD_NAME_NOT_USED_MASK,0xFFFFFFFF);
    TEST_VALUE(AI_SYS_INT_NUM_OF_INT_STATUS_REG_OFFSET,24);
    TEST_VALUE(AI_SYS_INT_NUM_OF_INT_STATUS_REG_FIELD_NAME_NOT_USED_MASK,0xFFFFFFFF);
    TEST_VALUE(AI_SYS_INT_INT_STATUS_OFFSET,128);
    TEST_VALUE(AI_SYS_INT_INT_STATUS_INT_STATUS_MASK,0xFFFFFFFF);
    TEST_VALUE(AI_CH_ACC,AI_SYS + AI_CH_ACC_OFFSET);
    TEST_VALUE(AI_CH_ACC_OFFSET,0x1000);
    TEST_VALUE(AI_CH_ACC_CONTROL_OFFSET,0);
    TEST_VALUE(AI_CH_ACC_CONTROL_READ_REQ_MASK,0x1);
    TEST_VALUE(AI_CH_ACC_CONTROL_EN_ADC_CONVERSION_MASK,0x2);
    TEST_VALUE(AI_CH_ACC_CONTROL_STATUS_GREEN_LED_MASK,0x4);
    TEST_VALUE(AI_CH_ACC_CONTROL_STATUS_RED_LED_MASK,0x8);
    TEST_VALUE(AI_CH_ACC_CONTROL_SAFE_RELAY_REQ_MASK,0x10);
    TEST_VALUE(AI_CH_ACC_CONTROL_READ_REQ_WR_MASK,0x10000);
    TEST_VALUE(AI_CH_ACC_CONTROL_EN_ADC_CONVERSION_WR_MASK,0x20000);
    TEST_VALUE(AI_CH_ACC_CONTROL_STATUS_GREEN_LED_WR_MASK,0x40000);
    TEST_VALUE(AI_CH_ACC_CONTROL_STATUS_RED_LED_WR_MASK,0x80000);
    TEST_VALUE(AI_CH_ACC_CONTROL_SAFE_RELAY_REQ_WR_MASK,0x100000);
    TEST_VALUE(AI_CH_ACC_INITIALIZE_OFFSET,4);
    TEST_VALUE(AI_CH_ACC_INITIALIZE_READ_READY_IE_MASK,0x1);
    TEST_VALUE(AI_CH_ACC_INITIALIZE_SAFE_RELAY_IE_MASK,0x2);
    TEST_VALUE(AI_CH_ACC_INITIALIZE_INVALID_RNGE_IE_MASK,0x4);
    TEST_VALUE(AI_CH_ACC_INITIALIZE_VALID_RANGE_IE_MASK,0x8);
    TEST_VALUE(AI_CH_ACC_INITIALIZE_AI_FAIL_INT_EN_MASK,0x10);
    TEST_VALUE(AI_CH_ACC_INITIALIZE_CLX_OVR_INT_EN_MASK,0x20);
    TEST_VALUE(AI_CH_ACC_INITIALIZE_ALIVE_UPDATE_FAIL_INT_EN_MASK,0x40);
    TEST_VALUE(AI_CH_ACC_INITIALIZE_READ_READY_IE_WR_MASK,0x10000);
    TEST_VALUE(AI_CH_ACC_INITIALIZE_SAFE_RELAY_IE_WR_MASK,0x20000);
    TEST_VALUE(AI_CH_ACC_INITIALIZE_INVALID_RNGE_IE_WR_MASK,0x40000);
    TEST_VALUE(AI_CH_ACC_INITIALIZE_VALID_RANGE_IE_WR_MASK,0x80000);
    TEST_VALUE(AI_CH_ACC_INITIALIZE_AI_FAIL_INT_EN_WR_MASK,0x100000);
    TEST_VALUE(AI_CH_ACC_INITIALIZE_CLX_OVR_INT_EN_WR_MASK,0x200000);
    TEST_VALUE(AI_CH_ACC_INITIALIZE_ALIVE_UPDATE_FAIL_INT_EN_WR_MASK,0x400000);
    TEST_VALUE(AI_CH_ACC_STATUS_OFFSET,8);
    TEST_VALUE(AI_CH_ACC_STATUS_SAFE_RELAY_OPEN_MASK,0x1);
    TEST_VALUE(AI_CH_ACC_STATUS_AI_FAIL_MASK,0x2);
    TEST_VALUE(AI_CH_ACC_STATUS_VALID_RANGE_MASK,0x4);
    TEST_VALUE(AI_CH_ACC_STATUS_FUSE_FAIL_A_MASK,0x8);
    TEST_VALUE(AI_CH_ACC_STATUS_FUSE_FAIL_B_MASK,0x10);
    TEST_VALUE(AI_CH_ACC_STATUS_POWER_FAIL_A_MASK,0x20);
    TEST_VALUE(AI_CH_ACC_STATUS_POWER_FAIL_B_MASK,0x40);
    TEST_VALUE(AI_CH_ACC_STATUS_POWER_SELECTOR_FAIL_MASK,0x80);
    TEST_VALUE(AI_CH_ACC_STATUS_BACKEND_FUSE_FAIL_MASK,0x100);
    TEST_VALUE(AI_CH_ACC_STATUS_SENSOR_FUSE_FAIL_MASK,0x200);
    TEST_VALUE(AI_CH_ACC_STATUS_ACTUATOR_FUSE_FAIL_MASK,0x400);
    TEST_VALUE(AI_CH_ACC_STATUS_EXT_ACT_POWER_1_A_MASK,0x800);
    TEST_VALUE(AI_CH_ACC_STATUS_EXT_ACT_POWER_1_B_MASK,0x1000);
    TEST_VALUE(AI_CH_ACC_STATUS_EXT_ACT_POWER_2_A_MASK,0x2000);
    TEST_VALUE(AI_CH_ACC_STATUS_EXT_ACT_POWER_2_B_MASK,0x4000);
    TEST_VALUE(AI_CH_ACC_INT_STATUS_OFFSET,12);
    TEST_VALUE(AI_CH_ACC_INT_STATUS_READ_READY_OCC_MASK,0x1);
    TEST_VALUE(AI_CH_ACC_INT_STATUS_SAFE_RELAY_OCC_MASK,0x2);
    TEST_VALUE(AI_CH_ACC_INT_STATUS_INVALID_RNGE_OCC_MASK,0x4);
    TEST_VALUE(AI_CH_ACC_INT_STATUS_VALID_RANGE_OCC_MASK,0x8);
    TEST_VALUE(AI_CH_ACC_INT_STATUS_AI_FAIL_OCC_MASK,0x10);
    TEST_VALUE(AI_CH_ACC_INT_STATUS_CLX_OVR_OCC_MASK,0x20);
    TEST_VALUE(AI_CH_ACC_INT_STATUS_ALIVE_UPDATE_FAIL_OCC_MASK,0x40);
    TEST_VALUE(AI_CH_ACC_AI_CHANNEL_ID_OFFSET,16);
    TEST_VALUE(AI_CH_ACC_AI_CHANNEL_ID_MODULE_NO_MASK,0xFF00);
    TEST_VALUE(AI_CH_ACC_AI_CHANNEL_ID_CHANNEL_NO_MASK,0xF);
    TEST_VALUE(AI_CH_ACC_SAFE_RANGE_UPPER_OFFSET,20);
    TEST_VALUE(AI_CH_ACC_SAFE_RANGE_UPPER_FIELD_NAME_NOT_USED_MASK,0xFFFF0000);
    TEST_VALUE(AI_CH_ACC_SAFE_RANGE_LOWER_OFFSET,24);
    TEST_VALUE(AI_CH_ACC_SAFE_RANGE_LOWER_FIELD_NAME_NOT_USED_MASK,0xFFFF0000);
    TEST_VALUE(AI_CH_ACC_VALID_RANGE_UPPER_OFFSET,28);
    TEST_VALUE(AI_CH_ACC_VALID_RANGE_UPPER_FIELD_NAME_NOT_USED_MASK,0xFFFF0000);
    TEST_VALUE(AI_CH_ACC_VALID_RANGE_LOWER_OFFSET,32);
    TEST_VALUE(AI_CH_ACC_VALID_RANGE_LOWER_FIELD_NAME_NOT_USED_MASK,0xFFFF0000);
    TEST_VALUE(AI_CH_ACC_KOEFF_FILTER1_OFFSET,36);
    TEST_VALUE(AI_CH_ACC_KOEFF_FILTER1_FIELD_NAME_NOT_USED_MASK,0xF);
    TEST_VALUE(AI_CH_ACC_KOEFF_FILTER2_OFFSET,40);
    TEST_VALUE(AI_CH_ACC_KOEFF_FILTER2_FIELD_NAME_NOT_USED_MASK,0xF);
    TEST_VALUE(AI_CH_ACC_ADC_DATA_RAW_OFFSET,44);
    TEST_VALUE(AI_CH_ACC_ADC_DATA_RAW_FIELD_NAME_NOT_USED_MASK,0xFFFFFFFF);
    TEST_VALUE(AI_CH_ACC_ADC_DATA_FILTER1_OFFSET,48);
    TEST_VALUE(AI_CH_ACC_ADC_DATA_FILTER1_FIELD_NAME_NOT_USED_MASK,0xFFFFFFFF);
    TEST_VALUE(AI_CH_ACC_ADC_DATA_FILTER2_OFFSET,52);
    TEST_VALUE(AI_CH_ACC_ADC_DATA_FILTER2_FIELD_NAME_NOT_USED_MASK,0xFFFFFFFF);
    TEST_VALUE(AI_CH_ACC_INT_STAT_ADC_DATA_RAW_OFFSET,56);
    TEST_VALUE(AI_CH_ACC_INT_STAT_ADC_DATA_RAW_ADC_RAW_MASK,0xFFFF);
    TEST_VALUE(AI_CH_ACC_INT_STAT_ADC_DATA_RAW_RAW_GAP_FILL_MASK,0x3FF0000);
    TEST_VALUE(AI_CH_ACC_INT_STAT_ADC_DATA_RAW_SAFE_RELAY_RAW_MASK,0x4000000);
    TEST_VALUE(AI_CH_ACC_INT_STAT_ADC_DATA_RAW_INVALID_RNGE_RAW_MASK,0x8000000);
    TEST_VALUE(AI_CH_ACC_INT_STAT_ADC_DATA_RAW_VALID_RANGE_RAW_MASK,0x10000000);
    TEST_VALUE(AI_CH_ACC_INT_STAT_ADC_DATA_RAW_AI_FAIL_RAW_MASK,0x20000000);
    TEST_VALUE(AI_CH_ACC_INT_STAT_ADC_DATA_RAW_CLX_OVR_RAW_MASK,0x40000000);
    TEST_VALUE(AI_CH_ACC_INT_STAT_ADC_DATA_RAW_ALIVE_UPDATE_FAIL_RAW_MASK,0x80000000);
    TEST_VALUE(AI_CH_ACC_INT_STAT_ADC_DATA_FILTER1_OFFSET,60);
    TEST_VALUE(AI_CH_ACC_INT_STAT_ADC_DATA_FILTER1_ADC_FI1_MASK,0xFFFF);
    TEST_VALUE(AI_CH_ACC_INT_STAT_ADC_DATA_FILTER1_FILT1_GAP_FILL_MASK,0x3FF0000);
    TEST_VALUE(AI_CH_ACC_INT_STAT_ADC_DATA_FILTER1_SAFE_RELAY_FI1_MASK,0x4000000);
    TEST_VALUE(AI_CH_ACC_INT_STAT_ADC_DATA_FILTER1_INVALID_RNGE_FI1_MASK,0x8000000);
    TEST_VALUE(AI_CH_ACC_INT_STAT_ADC_DATA_FILTER1_VALID_RANGE_FI1_MASK,0x10000000);
    TEST_VALUE(AI_CH_ACC_INT_STAT_ADC_DATA_FILTER1_AI_FAIL_FI1_MASK,0x20000000);
    TEST_VALUE(AI_CH_ACC_INT_STAT_ADC_DATA_FILTER1_CLX_OVR_FI1_MASK,0x40000000);
    TEST_VALUE(AI_CH_ACC_INT_STAT_ADC_DATA_FILTER1_ALIVE_UPDATE_FAIL_FI1_MASK,0x80000000);
    TEST_VALUE(AI_CH_ACC_INT_STAT_ADC_DATA_FILTER2_OFFSET,64);
    TEST_VALUE(AI_CH_ACC_INT_STAT_ADC_DATA_FILTER2_ADC_FI2_MASK,0xFFFF);
    TEST_VALUE(AI_CH_ACC_INT_STAT_ADC_DATA_FILTER2_FILT2_GAP_FILL_MASK,0x3FF0000);
    TEST_VALUE(AI_CH_ACC_INT_STAT_ADC_DATA_FILTER2_SAFE_RELAY_FI2_MASK,0x4000000);
    TEST_VALUE(AI_CH_ACC_INT_STAT_ADC_DATA_FILTER2_INVALID_RNGE_FI2_MASK,0x8000000);
    TEST_VALUE(AI_CH_ACC_INT_STAT_ADC_DATA_FILTER2_VALID_RANGE_FI2_MASK,0x10000000);
    TEST_VALUE(AI_CH_ACC_INT_STAT_ADC_DATA_FILTER2_AI_FAIL_FI2_MASK,0x20000000);
    TEST_VALUE(AI_CH_ACC_INT_STAT_ADC_DATA_FILTER2_CLX_OVR_FI2_MASK,0x40000000);
    TEST_VALUE(AI_CH_ACC_INT_STAT_ADC_DATA_FILTER2_ALIVE_UPDATE_FAIL_FI2_MASK,0x80000000);
    TEST_VALUE(AI_CH_ACC_CLOCK_FREQ_OFFSET,68);
    TEST_VALUE(AI_CH_ACC_CLOCK_FREQ_FIELD_NAME_NOT_USED_MASK,0xFFFFFF);
    TEST_VALUE(AI_CH_ACC_ALIVE_UPDATE_RATE_OFFSET,72);
    TEST_VALUE(AI_CH_ACC_ALIVE_UPDATE_RATE_FIELD_NAME_NOT_USED_MASK,0xFFFF);
    TEST_VALUE(AI_CH_ACC_EVENT_UPDATE_CONT_OFFSET,76);
    TEST_VALUE(AI_CH_ACC_EVENT_UPDATE_CONT_AI_FAIL_EVENT_EN_MASK,0x1);
    TEST_VALUE(AI_CH_ACC_EVENT_UPDATE_CONT_ALIVE_EVENT_EN_MASK,0x2);
    TEST_VALUE(AI_CH_ACC_EVENT_UPDATE_CONT_CLX_OVR_EVENT_EN_MASK,0x4);
    TEST_VALUE(AI_CH_ACC_EVENT_UPDATE_CONT_AI_FAIL_EVENT_EN_WR_MASK,0x10000);
    TEST_VALUE(AI_CH_ACC_EVENT_UPDATE_CONT_ALIVE_EVENT_EN_WR_MASK,0x20000);
    TEST_VALUE(AI_CH_ACC_EVENT_UPDATE_CONT_CLX_OVR_EVENT_EN_WR_MASK,0x40000);
    TEST_VALUE(AI_CH_ACC_1, (AI_CH_ACC +0x100 * 1));
    TEST_VALUE(AI_CH_ACC_2, (AI_CH_ACC +0x100 * 2));
    TEST_VALUE(AI_CH_ACC_3, (AI_CH_ACC +0x100 * 3));
    TEST_VALUE(AI_CH_ACC_4, (AI_CH_ACC +0x100 * 4));
    TEST_VALUE(AI_CH_ACC_5, (AI_CH_ACC +0x100 * 5));
    TEST_VALUE(AI_CH_ACC_6, (AI_CH_ACC +0x100 * 6));
    TEST_VALUE(AI_CH_ACC_7, (AI_CH_ACC +0x100 * 7));
    TEST_VALUE(AI_CH_ACC_8, (AI_CH_ACC +0x100 * 8));
    TEST_VALUE(AI_CH_ACC_9, (AI_CH_ACC +0x100 * 9));
    TEST_VALUE(AI_CH_ACC_10, (AI_CH_ACC +0x100 * 10));
    TEST_VALUE(AI_CH_ACC_11,(AI_CH_ACC +0x100 * 11));
    TEST_VALUE(AI_CH_ACC_12, (AI_CH_ACC +0x100 * 12));
    TEST_VALUE(AI_CH_ACC_13, (AI_CH_ACC +0x100 * 13));
    TEST_VALUE(AI_CH_ACC_14, (AI_CH_ACC +0x100 * 14));
    TEST_VALUE(AO_SYS,NIOS2_START + 0x40000);
    TEST_VALUE(AO_SYS_INT,AO_SYS + AO_SYS_INT_OFFSET);
    TEST_VALUE(AO_SYS_INT_OFFSET,0x0000);
    TEST_VALUE(AO_SYS_INT_MODULE_ID_OFFSET,0);
    TEST_VALUE(AO_SYS_INT_MODULE_ID_FIELD_NAME_NOT_USED_MASK,0xFFFFFFFF);
    TEST_VALUE(AO_SYS_INT_MODULE_VERSION_OFFSET,4);
    TEST_VALUE(AO_SYS_INT_MODULE_VERSION_FIELD_NAME_NOT_USED_MASK,0xFFFFFFFF);
    TEST_VALUE(AO_SYS_INT_NUM_OF_IN_INT_OFFSET,16);
    TEST_VALUE(AO_SYS_INT_NUM_OF_IN_INT_FIELD_NAME_NOT_USED_MASK,0xFFFFFFFF);
    TEST_VALUE(AO_SYS_INT_NUM_OF_OUT_INT_OFFSET,20);
    TEST_VALUE(AO_SYS_INT_NUM_OF_OUT_INT_FIELD_NAME_NOT_USED_MASK,0xFFFFFFFF);
    TEST_VALUE(AO_SYS_INT_NUM_OF_INT_STATUS_REG_OFFSET,24);
    TEST_VALUE(AO_SYS_INT_NUM_OF_INT_STATUS_REG_FIELD_NAME_NOT_USED_MASK,0xFFFFFFFF);
    TEST_VALUE(AO_SYS_INT_INT_STATUS_OFFSET,128);
    TEST_VALUE(AO_SYS_INT_INT_STATUS_INT_STATUS_MASK,0xFFFFFFFF);
    TEST_VALUE(AO_CH_ACC,AO_SYS + AO_CH_ACC_OFFSET);
    TEST_VALUE(AO_CH_ACC_OFFSET,0x1000);
    TEST_VALUE(AO_CH_ACC_CONTROL_OFFSET,0);
    TEST_VALUE(AO_CH_ACC_CONTROL_READ_REQ_MASK,0x1);
    TEST_VALUE(AO_CH_ACC_CONTROL_DAC_EN_MASK,0x2);
    TEST_VALUE(AO_CH_ACC_CONTROL_STATUS_GREEN_LED_MASK,0x4);
    TEST_VALUE(AO_CH_ACC_CONTROL_STATUS_RED_LED_MASK,0x8);
    TEST_VALUE(AO_CH_ACC_CONTROL_READ_REQ_WR_MASK,0x10000);
    TEST_VALUE(AO_CH_ACC_CONTROL_DAC_EN_WR_MASK,0x20000);
    TEST_VALUE(AO_CH_ACC_CONTROL_STATUS_GREEN_LED_WR_MASK,0x40000);
    TEST_VALUE(AO_CH_ACC_CONTROL_STATUS_RED_LED_WR_MASK,0x80000);
    TEST_VALUE(AO_CH_ACC_INITIALIZE_OFFSET,4);
    TEST_VALUE(AO_CH_ACC_INITIALIZE_AO_FAIL_INT_EN_MASK,0x1);
    TEST_VALUE(AO_CH_ACC_INITIALIZE_CLX_OVR_INT_EN_MASK,0x2);
    TEST_VALUE(AO_CH_ACC_INITIALIZE_ALIVE_UPDATE_FAIL_INT_EN_MASK,0x4);
    TEST_VALUE(AO_CH_ACC_INITIALIZE_READ_READY_INT_EN_MASK,0x8);
    TEST_VALUE(AO_CH_ACC_INITIALIZE_CMD_FIFO_FULL_INT_EN_MASK,0x10);
    TEST_VALUE(AO_CH_ACC_INITIALIZE_AO_FAIL_INT_EN_WR_MASK,0x10000);
    TEST_VALUE(AO_CH_ACC_INITIALIZE_CLX_OVR_INT_EN_WR_MASK,0x20000);
    TEST_VALUE(AO_CH_ACC_INITIALIZE_ALIVE_UPDATE_FAIL_INT_EN_WR_MASK,0x40000);
    TEST_VALUE(AO_CH_ACC_INITIALIZE_READ_READY_INT_EN_WR_MASK,0x80000);
    TEST_VALUE(AO_CH_ACC_INITIALIZE_CMD_FIFO_FULL_INT_EN_WR_MASK,0x100000);
    TEST_VALUE(AO_CH_ACC_STATUS_OFFSET,8);
    TEST_VALUE(AO_CH_ACC_STATUS_DAC_OVER_TEMP_MASK,0x1);
    TEST_VALUE(AO_CH_ACC_STATUS_DAC_SLEW_ACTIVE_MASK,0x2);
    TEST_VALUE(AO_CH_ACC_STATUS_DAC_IOUT_FAULT_MASK,0x4);
    TEST_VALUE(AO_CH_ACC_STATUS_DAC_COMM_FAULT_MASK,0x8);
    TEST_VALUE(AO_CH_ACC_INT_STATUS_OFFSET,12);
    TEST_VALUE(AO_CH_ACC_INT_STATUS_AO_FAIL_OCC_MASK,0x1);
    TEST_VALUE(AO_CH_ACC_INT_STATUS_CLX_OVR_OCC_MASK,0x2);
    TEST_VALUE(AO_CH_ACC_INT_STATUS_ALIVE_UPDATE_FAIL_OCC_MASK,0x4);
    TEST_VALUE(AO_CH_ACC_INT_STATUS_READ_READY_OCC_MASK,0x8);
    TEST_VALUE(AO_CH_ACC_INT_STATUS_CMD_FIFO_FULL_OCC_MASK,0x10);
    TEST_VALUE(AO_CH_ACC_AO_CHANNEL_ID_OFFSET,16);
    TEST_VALUE(AO_CH_ACC_AO_CHANNEL_ID_MODULE_NO_MASK,0xFF00);
    TEST_VALUE(AO_CH_ACC_AO_CHANNEL_ID_CHANNEL_NO_MASK,0xF);
    TEST_VALUE(AO_CH_ACC_AO_DAC_CONTROL_OFFSET,20);
    TEST_VALUE(AO_CH_ACC_AO_DAC_CONTROL_DAC_RANGE_SEL_MASK,0x7);
    TEST_VALUE(AO_CH_ACC_AO_DAC_CONTROL_DAC_DAISY_EN_MASK,0x8);
    TEST_VALUE(AO_CH_ACC_AO_DAC_CONTROL_DAC_SLEW_EN_MASK,0x10);
    TEST_VALUE(AO_CH_ACC_AO_DAC_CONTROL_DAC_SLEW_STEP_MASK,0xE0);
    TEST_VALUE(AO_CH_ACC_AO_DAC_CONTROL_DAC_SLEW_CLOCK_MASK,0xF00);
    TEST_VALUE(AO_CH_ACC_AO_DAC_CONTROL_DAC_OUT_EN_MASK,0x1000);
    TEST_VALUE(AO_CH_ACC_AO_DAC_CONTROL_DAC_R_EXT_MASK,0x2000);
    TEST_VALUE(AO_CH_ACC_AO_IOUT_OFFSET,24);
    TEST_VALUE(AO_CH_ACC_AO_IOUT_FIELD_NAME_NOT_USED_MASK,0xFFFF0000);
    TEST_VALUE(AO_CH_ACC_AO_RETRANSMIT_RATE_OFFSET,28);
    TEST_VALUE(AO_CH_ACC_AO_RETRANSMIT_RATE_FIELD_NAME_NOT_USED_MASK,0xFFFF);
    TEST_VALUE(AO_CH_ACC_AO_RETRANSMIT_TIMEOUT_OFFSET,32);
    TEST_VALUE(AO_CH_ACC_AO_RETRANSMIT_TIMEOUT_FIELD_NAME_NOT_USED_MASK,0xFFFF);
    TEST_VALUE(AO_CH_ACC_ALIVE_UPDATE_RATE_OFFSET,36);
    TEST_VALUE(AO_CH_ACC_ALIVE_UPDATE_RATE_FIELD_NAME_NOT_USED_MASK,0xFFFF);
    TEST_VALUE(AO_CH_ACC_EVENT_UPDATE_CONT_OFFSET,40);
    TEST_VALUE(AO_CH_ACC_EVENT_UPDATE_CONT_AO_FAIL_EVENT_EN_MASK,0x1);
    TEST_VALUE(AO_CH_ACC_EVENT_UPDATE_CONT_ALIVE_EVENT_EN_MASK,0x2);
    TEST_VALUE(AO_CH_ACC_EVENT_UPDATE_CONT_CLX_OVR_EVENT_EN_MASK,0x4);
    TEST_VALUE(AO_CH_ACC_EVENT_UPDATE_CONT_AO_FAIL_EVENT_EN_WR_MASK,0x10000);
    TEST_VALUE(AO_CH_ACC_EVENT_UPDATE_CONT_ALIVE_EVENT_EN_WR_MASK,0x20000);
    TEST_VALUE(AO_CH_ACC_EVENT_UPDATE_CONT_CLX_OVR_EVENT_EN_WR_MASK,0x40000);
    TEST_VALUE(AO_CH_ACC_1, (AO_CH_ACC +0x100 * 1));
    TEST_VALUE(AO_CH_ACC_2, (AO_CH_ACC +0x100 * 2));
    TEST_VALUE(AO_CH_ACC_3, (AO_CH_ACC +0x100 * 3));
    TEST_VALUE(AO_CH_ACC_4, (AO_CH_ACC +0x100 * 4));
    TEST_VALUE(AO_CH_ACC_5, (AO_CH_ACC +0x100 * 5));
    TEST_VALUE(AO_CH_ACC_6, (AO_CH_ACC +0x100 * 6));
    TEST_VALUE(AO_CH_ACC_7, (AO_CH_ACC +0x100 * 7));
    TEST_VALUE(AO_CH_ACC_8, (AO_CH_ACC +0x100 * 8));
    TEST_VALUE(DI_SYS,NIOS2_START + 0x50000);
    TEST_VALUE(DI_SYS_INT,DI_SYS + DI_SYS_INT_OFFSET);
    TEST_VALUE(DI_SYS_INT_OFFSET,0x0000);
    TEST_VALUE(DI_SYS_INT_MODULE_ID_OFFSET,0);
    TEST_VALUE(DI_SYS_INT_MODULE_ID_FIELD_NAME_NOT_USED_MASK,0xFFFFFFFF);
    TEST_VALUE(DI_SYS_INT_MODULE_VERSION_OFFSET,4);
    TEST_VALUE(DI_SYS_INT_MODULE_VERSION_FIELD_NAME_NOT_USED_MASK,0xFFFFFFFF);
    TEST_VALUE(DI_SYS_INT_NUM_OF_IN_INT_OFFSET,16);
    TEST_VALUE(DI_SYS_INT_NUM_OF_IN_INT_FIELD_NAME_NOT_USED_MASK,0xFFFFFFFF);
    TEST_VALUE(DI_SYS_INT_NUM_OF_OUT_INT_OFFSET,20);
    TEST_VALUE(DI_SYS_INT_NUM_OF_OUT_INT_FIELD_NAME_NOT_USED_MASK,0xFFFFFFFF);
    TEST_VALUE(DI_SYS_INT_NUM_OF_INT_STATUS_REG_OFFSET,24);
    TEST_VALUE(DI_SYS_INT_NUM_OF_INT_STATUS_REG_FIELD_NAME_NOT_USED_MASK,0xFFFFFFFF);
    TEST_VALUE(DI_SYS_INT_INT_STATUS_OFFSET,128);
    TEST_VALUE(DI_SYS_INT_INT_STATUS_INT_STATUS_MASK,0xFFFFFFFF);
    TEST_VALUE(DI_CH_ACC,DI_SYS + DI_CH_ACC_OFFSET);
    TEST_VALUE(DI_CH_ACC_OFFSET,0x1000);
    TEST_VALUE(DI_CH_ACC_CONTROL_OFFSET,0);
    TEST_VALUE(DI_CH_ACC_CONTROL_READ_REQ_MASK,0x1);
    TEST_VALUE(DI_CH_ACC_CONTROL_EN_DATA_TRANSFER_MASK,0x2);
    TEST_VALUE(DI_CH_ACC_CONTROL_STATUS_GREEN_LED_MASK,0x4);
    TEST_VALUE(DI_CH_ACC_CONTROL_STATUS_RED_LED_MASK,0x8);
    TEST_VALUE(DI_CH_ACC_CONTROL_READ_REQ_WR_MASK,0x10000);
    TEST_VALUE(DI_CH_ACC_CONTROL_EN_DATA_TRANSFER_WR_MASK,0x20000);
    TEST_VALUE(DI_CH_ACC_CONTROL_STATUS_GREEN_LED_WR_MASK,0x40000);
    TEST_VALUE(DI_CH_ACC_CONTROL_STATUS_RED_LED_WR_MASK,0x80000);
    TEST_VALUE(DI_CH_ACC_INITIALIZE_OFFSET,4);
    TEST_VALUE(DI_CH_ACC_INITIALIZE_SPIKE_INT_EN_MASK,0x1);
    TEST_VALUE(DI_CH_ACC_INITIALIZE_BOUNCE_INT_EN_MASK,0x2);
    TEST_VALUE(DI_CH_ACC_INITIALIZE_EDGE_FAIL_INT_EN_MASK,0x4);
    TEST_VALUE(DI_CH_ACC_INITIALIZE_LONG_EDGE_INT_EN_MASK,0x8);
    TEST_VALUE(DI_CH_ACC_INITIALIZE_RISE_INT_EN_MASK,0x10);
    TEST_VALUE(DI_CH_ACC_INITIALIZE_RISE_OVR_INT_EN_MASK,0x20);
    TEST_VALUE(DI_CH_ACC_INITIALIZE_FALL_INT_EN_MASK,0x40);
    TEST_VALUE(DI_CH_ACC_INITIALIZE_FALL_OVR_INT_EN_MASK,0x80);
    TEST_VALUE(DI_CH_ACC_INITIALIZE_DI_FAIL_INT_EN_MASK,0x100);
    TEST_VALUE(DI_CH_ACC_INITIALIZE_DI_OK_INT_EN_MASK,0x200);
    TEST_VALUE(DI_CH_ACC_INITIALIZE_CLX_OVR_INT_EN_MASK,0x400);
    TEST_VALUE(DI_CH_ACC_INITIALIZE_ALIVE_UPDATE_FAIL_INT_EN_MASK,0x800);
    TEST_VALUE(DI_CH_ACC_INITIALIZE_READ_READY_INT_EN_MASK,0x1000);
    TEST_VALUE(DI_CH_ACC_INITIALIZE_SPIKE_INT_EN_WR_MASK,0x10000);
    TEST_VALUE(DI_CH_ACC_INITIALIZE_BOUNCE_INT_EN_WR_MASK,0x20000);
    TEST_VALUE(DI_CH_ACC_INITIALIZE_EDGE_FAIL_INT_EN_WR_MASK,0x40000);
    TEST_VALUE(DI_CH_ACC_INITIALIZE_LONG_EDGE_INT_EN_WR_MASK,0x80000);
    TEST_VALUE(DI_CH_ACC_INITIALIZE_RISE_INT_EN_WR_MASK,0x100000);
    TEST_VALUE(DI_CH_ACC_INITIALIZE_RISE_OVR_INT_EN_WR_MASK,0x200000);
    TEST_VALUE(DI_CH_ACC_INITIALIZE_FALL_INT_EN_WR_MASK,0x400000);
    TEST_VALUE(DI_CH_ACC_INITIALIZE_FALL_OVR_INT_EN_WR_MASK,0x800000);
    TEST_VALUE(DI_CH_ACC_INITIALIZE_DI_FAIL_INT_EN_WR_MASK,0x1000000);
    TEST_VALUE(DI_CH_ACC_INITIALIZE_DI_OK_INT_EN_WR_MASK,0x2000000);
    TEST_VALUE(DI_CH_ACC_INITIALIZE_CLX_OVR_INT_EN_WR_MASK,0x4000000);
    TEST_VALUE(DI_CH_ACC_INITIALIZE_ALIVE_UPDATE_FAIL_INT_EN_WR_MASK,0x8000000);
    TEST_VALUE(DI_CH_ACC_INITIALIZE_READ_READY_INT_EN_WR_MASK,0x10000000);
    TEST_VALUE(DI_CH_ACC_STATUS_OFFSET,8);
    TEST_VALUE(DI_CH_ACC_STATUS_IN_RAW_MASK,0x1);
    TEST_VALUE(DI_CH_ACC_STATUS_FILTER_OUT_MASK,0x2);
    TEST_VALUE(DI_CH_ACC_STATUS_IN_RAW_VALID_MASK,0x4);
    TEST_VALUE(DI_CH_ACC_STATUS_FILTER_OUT_VALID_MASK,0x8);
    TEST_VALUE(DI_CH_ACC_INT_STATUS_OFFSET,12);
    TEST_VALUE(DI_CH_ACC_INT_STATUS_SPIKE_OCC_MASK,0x1);
    TEST_VALUE(DI_CH_ACC_INT_STATUS_BOUNCE_OCC_MASK,0x2);
    TEST_VALUE(DI_CH_ACC_INT_STATUS_EDGE_FAIL_OCC_MASK,0x4);
    TEST_VALUE(DI_CH_ACC_INT_STATUS_LONG_EDGE_OCC_MASK,0x8);
    TEST_VALUE(DI_CH_ACC_INT_STATUS_RISE_OCC_MASK,0x10);
    TEST_VALUE(DI_CH_ACC_INT_STATUS_RISE_OVR_OCC_MASK,0x20);
    TEST_VALUE(DI_CH_ACC_INT_STATUS_FALL_OCC_MASK,0x40);
    TEST_VALUE(DI_CH_ACC_INT_STATUS_FALL_OVR_OCC_MASK,0x80);
    TEST_VALUE(DI_CH_ACC_INT_STATUS_DI_FAIL_OCC_MASK,0x100);
    TEST_VALUE(DI_CH_ACC_INT_STATUS_DI_OK_OCC_MASK,0x200);
    TEST_VALUE(DI_CH_ACC_INT_STATUS_CLX_OVR_OCC_MASK,0x400);
    TEST_VALUE(DI_CH_ACC_INT_STATUS_ALIVE_UPDATE_FAIL_OCC_MASK,0x800);
    TEST_VALUE(DI_CH_ACC_INT_STATUS_READ_READY_OCC_MASK,0x1000);
    TEST_VALUE(DI_CH_ACC_DI_CHANNEL_ID_OFFSET,16);
    TEST_VALUE(DI_CH_ACC_DI_CHANNEL_ID_MODULE_NO_MASK,0xFF00);
    TEST_VALUE(DI_CH_ACC_DI_CHANNEL_ID_CHANNEL_NO_MASK,0xF);
    TEST_VALUE(DI_CH_ACC_T_RISE_OFFSET,20);
    TEST_VALUE(DI_CH_ACC_T_RISE_FIELD_NAME_NOT_USED_MASK,0xFFFFFFFFFFFFFFFF);
    TEST_VALUE(DI_CH_ACC_T_FALL_OFFSET,28);
    TEST_VALUE(DI_CH_ACC_T_FALL_FIELD_NAME_NOT_USED_MASK,0xFFFFFFFFFFFFFFFF);
    TEST_VALUE(DI_CH_ACC_LAST_NO_OF_SPIKES_OFFSET,36);
    TEST_VALUE(DI_CH_ACC_LAST_NO_OF_SPIKES_FIELD_NAME_NOT_USED_MASK,0xFFFF);
    TEST_VALUE(DI_CH_ACC_LAST_NO_OF_EDGES_OFFSET,40);
    TEST_VALUE(DI_CH_ACC_LAST_NO_OF_EDGES_FIELD_NAME_NOT_USED_MASK,0xFFFF);
    TEST_VALUE(DI_CH_ACC_LAST_TRANSITION_TIME_OFFSET,44);
    TEST_VALUE(DI_CH_ACC_LAST_TRANSITION_TIME_FIELD_NAME_NOT_USED_MASK,0xFFFFFFFF);
    TEST_VALUE(DI_CH_ACC_CLOCK_FREQ_OFFSET,48);
    TEST_VALUE(DI_CH_ACC_CLOCK_FREQ_FIELD_NAME_NOT_USED_MASK,0xFFFFFF);
    TEST_VALUE(DI_CH_ACC_SPIKE_REJECT_TIME_OFFSET,52);
    TEST_VALUE(DI_CH_ACC_SPIKE_REJECT_TIME_FIELD_NAME_NOT_USED_MASK,0xFFFFFF);
    TEST_VALUE(DI_CH_ACC_MIN_STABLE_TIME_OFFSET,56);
    TEST_VALUE(DI_CH_ACC_MIN_STABLE_TIME_FIELD_NAME_NOT_USED_MASK,0xFFFFFFFF);
    TEST_VALUE(DI_CH_ACC_MAX_ALLOWED_SPIKES_OFFSET,60);
    TEST_VALUE(DI_CH_ACC_MAX_ALLOWED_SPIKES_FIELD_NAME_NOT_USED_MASK,0xFFFF);
    TEST_VALUE(DI_CH_ACC_MAX_ALLOWED_EDGES_OFFSET,64);
    TEST_VALUE(DI_CH_ACC_MAX_ALLOWED_EDGES_FIELD_NAME_NOT_USED_MASK,0xFFFF);
    TEST_VALUE(DI_CH_ACC_MAX_TRANSITION_TIME_OFFSET,68);
    TEST_VALUE(DI_CH_ACC_MAX_TRANSITION_TIME_FIELD_NAME_NOT_USED_MASK,0xFFFFFFFF);
    TEST_VALUE(DI_CH_ACC_MAX_RECORDED_SPIKES_OFFSET,72);
    TEST_VALUE(DI_CH_ACC_MAX_RECORDED_SPIKES_FIELD_NAME_NOT_USED_MASK,0xFFFF);
    TEST_VALUE(DI_CH_ACC_MAX_RECORDED_EDGES_OFFSET,76);
    TEST_VALUE(DI_CH_ACC_MAX_RECORDED_EDGES_FIELD_NAME_NOT_USED_MASK,0xFFFF);
    TEST_VALUE(DI_CH_ACC_MAX_RECORDED_TRANSITION_TIME_OFFSET,80);
    TEST_VALUE(DI_CH_ACC_MAX_RECORDED_TRANSITION_TIME_FIELD_NAME_NOT_USED_MASK,0xFFFFFFFF);
    TEST_VALUE(DI_CH_ACC_NO_OF_MISSED_EDGES_OFFSET,84);
    TEST_VALUE(DI_CH_ACC_NO_OF_MISSED_EDGES_FIELD_NAME_NOT_USED_MASK,0xFFFF);
    TEST_VALUE(DI_CH_ACC_ALIVE_UPDATE_RATE_OFFSET,88);
    TEST_VALUE(DI_CH_ACC_ALIVE_UPDATE_RATE_FIELD_NAME_NOT_USED_MASK,0xFFFF);
    TEST_VALUE(DI_CH_ACC_EVENT_UPDATE_CONT_OFFSET,92);
    TEST_VALUE(DI_CH_ACC_EVENT_UPDATE_CONT_SPIKE_EVENT_EN_MASK,0x1);
    TEST_VALUE(DI_CH_ACC_EVENT_UPDATE_CONT_BOUNCE_EVENT_EN_MASK,0x2);
    TEST_VALUE(DI_CH_ACC_EVENT_UPDATE_CONT_EDGE_FAIL_EVENT_EN_MASK,0x4);
    TEST_VALUE(DI_CH_ACC_EVENT_UPDATE_CONT_LONG_EDGE_EVENT_EN_MASK,0x8);
    TEST_VALUE(DI_CH_ACC_EVENT_UPDATE_CONT_RISE_EVENT_EN_MASK,0x10);
    TEST_VALUE(DI_CH_ACC_EVENT_UPDATE_CONT_FALL_EVENT_EN_MASK,0x20);
    TEST_VALUE(DI_CH_ACC_EVENT_UPDATE_CONT_DI_FAIL_EVENT_EN_MASK,0x40);
    TEST_VALUE(DI_CH_ACC_EVENT_UPDATE_CONT_DI_OK_EVENT_EN_MASK,0x80);
    TEST_VALUE(DI_CH_ACC_EVENT_UPDATE_CONT_ALIVE_EVENT_EN_MASK,0x100);
    TEST_VALUE(DI_CH_ACC_EVENT_UPDATE_CONT_CLX_OVR_EVENT_EN_MASK,0x200);
    TEST_VALUE(DI_CH_ACC_EVENT_UPDATE_CONT_SPIKE_EVENT_EN_WR_MASK,0x10000);
    TEST_VALUE(DI_CH_ACC_EVENT_UPDATE_CONT_BOUNCE_EVENT_EN_WR_MASK,0x20000);
    TEST_VALUE(DI_CH_ACC_EVENT_UPDATE_CONT_EDGE_FAIL_EVENT_EN_WR_MASK,0x40000);
    TEST_VALUE(DI_CH_ACC_EVENT_UPDATE_CONT_LONG_EDGE_EVENT_EN_WR_MASK,0x80000);
    TEST_VALUE(DI_CH_ACC_EVENT_UPDATE_CONT_RISE_EVENT_EN_WR_MASK,0x100000);
    TEST_VALUE(DI_CH_ACC_EVENT_UPDATE_CONT_FALL_EVENT_EN_WR_MASK,0x200000);
    TEST_VALUE(DI_CH_ACC_EVENT_UPDATE_CONT_DI_FAIL_EVENT_EN_WR_MASK,0x400000);
    TEST_VALUE(DI_CH_ACC_EVENT_UPDATE_CONT_DI_OK_EVENT_EN_WR_MASK,0x800000);
    TEST_VALUE(DI_CH_ACC_EVENT_UPDATE_CONT_ALIVE_EVENT_EN_WR_MASK,0x1000000);
    TEST_VALUE(DI_CH_ACC_EVENT_UPDATE_CONT_CLX_OVR_EVENT_EN_WR_MASK,0x2000000);
    TEST_VALUE(DI_CH_ACC_1, (DI_CH_ACC +0x100 * 1));
    TEST_VALUE(DI_CH_ACC_2, (DI_CH_ACC +0x100 * 2));
    TEST_VALUE(DI_CH_ACC_3, (DI_CH_ACC +0x100 * 3));
    TEST_VALUE(DI_CH_ACC_4, (DI_CH_ACC +0x100 * 4));
    TEST_VALUE(DI_CH_ACC_5, (DI_CH_ACC +0x100 * 5));
    TEST_VALUE(DI_CH_ACC_6, (DI_CH_ACC +0x100 * 6));
    TEST_VALUE(DI_CH_ACC_7, (DI_CH_ACC +0x100 * 7));
    TEST_VALUE(DI_CH_ACC_8, (DI_CH_ACC +0x100 * 8));
    TEST_VALUE(DI_CH_ACC_9, (DI_CH_ACC +0x100 * 9));
    TEST_VALUE(DI_CH_ACC_10, (DI_CH_ACC +0x100 * 10));
    TEST_VALUE(DI_CH_ACC_11, (DI_CH_ACC +0x100 * 11));
    TEST_VALUE(DI_CH_ACC_12, (DI_CH_ACC +0x100 * 12));
    TEST_VALUE(DI_CH_ACC_13, (DI_CH_ACC +0x100 * 13));
    TEST_VALUE(DI_CH_ACC_14, (DI_CH_ACC +0x100 * 14));
    TEST_VALUE(DI_CH_ACC_15, (DI_CH_ACC +0x100 * 15));
    TEST_VALUE(DI_CH_ACC_16, (DI_CH_ACC +0x100 * 16));
    TEST_VALUE(DI_CH_ACC_17, (DI_CH_ACC +0x100 * 17));
    TEST_VALUE(DI_CH_ACC_18, (DI_CH_ACC +0x100 * 18));
    TEST_VALUE(DO_SYS,NIOS2_START + 0x60000);
    TEST_VALUE(DO_SYS_INT,DO_SYS + DO_SYS_INT_OFFSET);
    TEST_VALUE(DO_SYS_INT_OFFSET,0x0000);
    TEST_VALUE(DO_SYS_INT_MODULE_ID_OFFSET,0);
    TEST_VALUE(DO_SYS_INT_MODULE_ID_FIELD_NAME_NOT_USED_MASK,0xFFFFFFFF);
    TEST_VALUE(DO_SYS_INT_MODULE_VERSION_OFFSET,4);
    TEST_VALUE(DO_SYS_INT_MODULE_VERSION_FIELD_NAME_NOT_USED_MASK,0xFFFFFFFF);
    TEST_VALUE(DO_SYS_INT_NUM_OF_IN_INT_OFFSET,16);
    TEST_VALUE(DO_SYS_INT_NUM_OF_IN_INT_FIELD_NAME_NOT_USED_MASK,0xFFFFFFFF);
    TEST_VALUE(DO_SYS_INT_NUM_OF_OUT_INT_OFFSET,20);
    TEST_VALUE(DO_SYS_INT_NUM_OF_OUT_INT_FIELD_NAME_NOT_USED_MASK,0xFFFFFFFF);
    TEST_VALUE(DO_SYS_INT_NUM_OF_INT_STATUS_REG_OFFSET,24);
    TEST_VALUE(DO_SYS_INT_NUM_OF_INT_STATUS_REG_FIELD_NAME_NOT_USED_MASK,0xFFFFFFFF);
    TEST_VALUE(DO_SYS_INT_INT_STATUS_OFFSET,128);
    TEST_VALUE(DO_SYS_INT_INT_STATUS_INT_STATUS_MASK,0xFFFFFFFF);
    TEST_VALUE(DO_CH_ACC,DO_SYS + DO_CH_ACC_OFFSET);
    TEST_VALUE(DO_CH_ACC_OFFSET,0x1000);
    TEST_VALUE(DO_CH_ACC_CONTROL_OFFSET,0);
    TEST_VALUE(DO_CH_ACC_CONTROL_READ_REQ_MASK,0x1);
    TEST_VALUE(DO_CH_ACC_CONTROL_OUT_ENABLE_MASK,0x2);
    TEST_VALUE(DO_CH_ACC_CONTROL_CABLE_SUPERVISION_ENABLE_MASK,0x4);
    TEST_VALUE(DO_CH_ACC_CONTROL_DO_CONTROLS_GREEN_LED_MASK,0x8);
    TEST_VALUE(DO_CH_ACC_CONTROL_STATUS_GREEN_LED_MASK,0x10);
    TEST_VALUE(DO_CH_ACC_CONTROL_STATUS_RED_LED_MASK,0x20);
    TEST_VALUE(DO_CH_ACC_CONTROL_READ_REQ_WR_MASK,0x10000);
    TEST_VALUE(DO_CH_ACC_CONTROL_OUT_ENABLE_WR_MASK,0x20000);
    TEST_VALUE(DO_CH_ACC_CONTROL_CABLE_SUPERVISION_ENABLE_WR_MASK,0x40000);
    TEST_VALUE(DO_CH_ACC_CONTROL_DO_CONTROLS_GREEN_LED_WR_MASK,0x80000);
    TEST_VALUE(DO_CH_ACC_CONTROL_STATUS_GREEN_LED_WR_MASK,0x100000);
    TEST_VALUE(DO_CH_ACC_CONTROL_STATUS_RED_LED_WR_MASK,0x200000);
    TEST_VALUE(DO_CH_ACC_INITIALIZE_OFFSET,4);
    TEST_VALUE(DO_CH_ACC_INITIALIZE_READ_READY_INT_EN_MASK,0x1);
    TEST_VALUE(DO_CH_ACC_INITIALIZE_OUT_RISE_INT_EN_MASK,0x2);
    TEST_VALUE(DO_CH_ACC_INITIALIZE_OUT_FALL_INT_EN_MASK,0x4);
    TEST_VALUE(DO_CH_ACC_INITIALIZE_ARM_TOO_LATE_INT_EN_MASK,0x8);
    TEST_VALUE(DO_CH_ACC_INITIALIZE_START_OPT_TOO_LATE_INT_EN_MASK,0x10);
    TEST_VALUE(DO_CH_ACC_INITIALIZE_STOP_OPT_TOO_LATE_INT_EN_MASK,0x20);
    TEST_VALUE(DO_CH_ACC_INITIALIZE_PULSE_OPT_TOO_LATE_INT_EN_MASK,0x40);
    TEST_VALUE(DO_CH_ACC_INITIALIZE_ILLEGAL_OPT_INT_EN_MASK,0x80);
    TEST_VALUE(DO_CH_ACC_INITIALIZE_ILLEGAL_ARM_INT_EN_MASK,0x100);
    TEST_VALUE(DO_CH_ACC_INITIALIZE_CABLE_SUPERVISION_INT_EN_MASK,0x200);
    TEST_VALUE(DO_CH_ACC_INITIALIZE_OUT_CMD_ACT_DIFF_INT_EN_MASK,0x400);
    TEST_VALUE(DO_CH_ACC_INITIALIZE_OVER_CURRENT_INT_EN_MASK,0x800);
    TEST_VALUE(DO_CH_ACC_INITIALIZE_ALIVE_UPDATE_FAIL_INT_EN_MASK,0x1000);
    TEST_VALUE(DO_CH_ACC_INITIALIZE_CLX_OVR_INT_EN_MASK,0x2000);
    TEST_VALUE(DO_CH_ACC_INITIALIZE_READ_READY_INT_EN_WR_MASK,0x10000);
    TEST_VALUE(DO_CH_ACC_INITIALIZE_OUT_RISE_INT_EN_WR_MASK,0x20000);
    TEST_VALUE(DO_CH_ACC_INITIALIZE_OUT_FALL_INT_EN_WR_MASK,0x40000);
    TEST_VALUE(DO_CH_ACC_INITIALIZE_ARM_TOO_LATE_INT_EN_WR_MASK,0x80000);
    TEST_VALUE(DO_CH_ACC_INITIALIZE_START_OPT_TOO_LATE_INT_EN_WR_MASK,0x100000);
    TEST_VALUE(DO_CH_ACC_INITIALIZE_STOP_OPT_TOO_LATE_INT_EN_WR_MASK,0x200000);
    TEST_VALUE(DO_CH_ACC_INITIALIZE_PULSE_OPT_TOO_LATE_INT_EN_WR_MASK,0x400000);
    TEST_VALUE(DO_CH_ACC_INITIALIZE_ILLEGAL_OPT_INT_EN_WR_MASK,0x800000);
    TEST_VALUE(DO_CH_ACC_INITIALIZE_ILLEGAL_ARM_INT_EN_WR_MASK,0x1000000);
    TEST_VALUE(DO_CH_ACC_INITIALIZE_CABLE_SUPERVISION_INT_EN_WR_MASK,0x2000000);
    TEST_VALUE(DO_CH_ACC_INITIALIZE_OUT_CMD_ACT_DIFF_INT_EN_WR_MASK,0x4000000);
    TEST_VALUE(DO_CH_ACC_INITIALIZE_OVER_CURRENT_INT_EN_WR_MASK,0x8000000);
    TEST_VALUE(DO_CH_ACC_INITIALIZE_ALIVE_UPDATE_FAIL_INT_EN_WR_MASK,0x10000000);
    TEST_VALUE(DO_CH_ACC_INITIALIZE_CLX_OVR_INT_EN_WR_MASK,0x20000000);
    TEST_VALUE(DO_CH_ACC_STATUS_OFFSET,8);
    TEST_VALUE(DO_CH_ACC_STATUS_OUT_ARMED_MASK,0x1);
    TEST_VALUE(DO_CH_ACC_STATUS_OUT_ACTIVATED_MASK,0x2);
    TEST_VALUE(DO_CH_ACC_STATUS_OUT_VAL_MASK,0x4);
    TEST_VALUE(DO_CH_ACC_STATUS_CABLE_SUPERVISION_STATUS_MASK,0x8);
    TEST_VALUE(DO_CH_ACC_STATUS_OUT_ENABLE_STATUS_MASK,0x10);
    TEST_VALUE(DO_CH_ACC_STATUS_OVER_CURRENT_MASK,0x20);
    TEST_VALUE(DO_CH_ACC_STATUS_STATUS_STATE_MASK,0x1FC0);
    TEST_VALUE(DO_CH_ACC_INT_STATUS_OFFSET,12);
    TEST_VALUE(DO_CH_ACC_INT_STATUS_READ_READY_OCC_MASK,0x1);
    TEST_VALUE(DO_CH_ACC_INT_STATUS_OUT_RISE_OCC_MASK,0x2);
    TEST_VALUE(DO_CH_ACC_INT_STATUS_OUT_FALL_OCC_MASK,0x4);
    TEST_VALUE(DO_CH_ACC_INT_STATUS_ARM_TOO_LATE_OCC_MASK,0x8);
    TEST_VALUE(DO_CH_ACC_INT_STATUS_START_OPT_TOO_LATE_OCC_MASK,0x10);
    TEST_VALUE(DO_CH_ACC_INT_STATUS_STOP_OPT_TOO_LATE_OCC_MASK,0x20);
    TEST_VALUE(DO_CH_ACC_INT_STATUS_PULSE_OPT_TOO_LATE_OCC_MASK,0x40);
    TEST_VALUE(DO_CH_ACC_INT_STATUS_ILLEGAL_OPT_OCC_MASK,0x80);
    TEST_VALUE(DO_CH_ACC_INT_STATUS_ILLEGAL_ARM_OCC_MASK,0x100);
    TEST_VALUE(DO_CH_ACC_INT_STATUS_CABLE_SUPERVISION_OCC_MASK,0x200);
    TEST_VALUE(DO_CH_ACC_INT_STATUS_OUT_CMD_ACT_DIFF_OCC_MASK,0x400);
    TEST_VALUE(DO_CH_ACC_INT_STATUS_OVER_CURRENT_OCC_MASK,0x800);
    TEST_VALUE(DO_CH_ACC_INT_STATUS_ALIVE_UPDATE_FAIL_OCC_MASK,0x1000);
    TEST_VALUE(DO_CH_ACC_INT_STATUS_CLX_OVR_OCC_MASK,0x2000);
    TEST_VALUE(DO_CH_ACC_DO_CHANNEL_ID_OFFSET,16);
    TEST_VALUE(DO_CH_ACC_DO_CHANNEL_ID_MODULE_NO_MASK,0xFF00);
    TEST_VALUE(DO_CH_ACC_DO_CHANNEL_ID_CHANNEL_NO_MASK,0xF);
    TEST_VALUE(DO_CH_ACC_T_START_OFFSET,32);
    TEST_VALUE(DO_CH_ACC_T_START_FIELD_NAME_NOT_USED_MASK,0xFFFFFFFFFFFFFFFF);
    TEST_VALUE(DO_CH_ACC_T_START_FORCE_OFFSET,40);
    TEST_VALUE(DO_CH_ACC_T_START_FORCE_FIELD_NAME_NOT_USED_MASK,0xFFFFFFFFFFFFFFFF);
    TEST_VALUE(DO_CH_ACC_T_START_OPTIMIZE_OFFSET,48);
    TEST_VALUE(DO_CH_ACC_T_START_OPTIMIZE_FIELD_NAME_NOT_USED_MASK,0xFFFFFFFFFFFFFFFF);
    TEST_VALUE(DO_CH_ACC_T_STOP_OFFSET,56);
    TEST_VALUE(DO_CH_ACC_T_STOP_FIELD_NAME_NOT_USED_MASK,0xFFFFFFFFFFFFFFFF);
    TEST_VALUE(DO_CH_ACC_T_STOP_OPTIMIZE_OFFSET,64);
    TEST_VALUE(DO_CH_ACC_T_STOP_OPTIMIZE_FIELD_NAME_NOT_USED_MASK,0xFFFFFFFFFFFFFFFF);
    TEST_VALUE(DO_CH_ACC_T_PULSE_OFFSET,72);
    TEST_VALUE(DO_CH_ACC_T_PULSE_FIELD_NAME_NOT_USED_MASK,0xFFFFFFFF);
    TEST_VALUE(DO_CH_ACC_T_PULSE_FORCE_OFFSET,76);
    TEST_VALUE(DO_CH_ACC_T_PULSE_FORCE_FIELD_NAME_NOT_USED_MASK,0xFFFFFFFF);
    TEST_VALUE(DO_CH_ACC_T_PULSE_OPTIMIZE_OFFSET,80);
    TEST_VALUE(DO_CH_ACC_T_PULSE_OPTIMIZE_FIELD_NAME_NOT_USED_MASK,0xFFFFFFFF);
    TEST_VALUE(DO_CH_ACC_TSP_CANCEL_OFFSET,84);
    TEST_VALUE(DO_CH_ACC_TSP_CANCEL_FIELD_NAME_NOT_USED_MASK,0x1);
    TEST_VALUE(DO_CH_ACC_T_START_LAST_OFFSET,88);
    TEST_VALUE(DO_CH_ACC_T_START_LAST_FIELD_NAME_NOT_USED_MASK,0xFFFFFFFFFFFFFFFF);
    TEST_VALUE(DO_CH_ACC_T_START_ACT_LOG_OFFSET,96);
    TEST_VALUE(DO_CH_ACC_T_START_ACT_LOG_FIELD_NAME_NOT_USED_MASK,0xFFFFFFFFFFFFFFFF);
    TEST_VALUE(DO_CH_ACC_T_STOP_LAST_OFFSET,104);
    TEST_VALUE(DO_CH_ACC_T_STOP_LAST_FIELD_NAME_NOT_USED_MASK,0xFFFFFFFFFFFFFFFF);
    TEST_VALUE(DO_CH_ACC_T_STOP_ACT_LOG_OFFSET,112);
    TEST_VALUE(DO_CH_ACC_T_STOP_ACT_LOG_FIELD_NAME_NOT_USED_MASK,0xFFFFFFFFFFFFFFFF);
    TEST_VALUE(DO_CH_ACC_T_PULSE_LAST_OFFSET,120);
    TEST_VALUE(DO_CH_ACC_T_PULSE_LAST_FIELD_NAME_NOT_USED_MASK,0xFFFFFFFF);
    TEST_VALUE(DO_CH_ACC_OUT_CURR_LIM_SET_OFFSET,124);
    TEST_VALUE(DO_CH_ACC_OUT_CURR_LIM_SET_FIELD_NAME_NOT_USED_MASK,0xFFFF);
    TEST_VALUE(DO_CH_ACC_OUT_CURR_LIM_ACT_OFFSET,128);
    TEST_VALUE(DO_CH_ACC_OUT_CURR_LIM_ACT_FIELD_NAME_NOT_USED_MASK,0xFFFF);
    TEST_VALUE(DO_CH_ACC_OUT_CURR_MEASURED_OFFSET,132);
    TEST_VALUE(DO_CH_ACC_OUT_CURR_MEASURED_FIELD_NAME_NOT_USED_MASK,0xFFFF);
    TEST_VALUE(DO_CH_ACC_ALIVE_UPDATE_RATE_OFFSET,136);
    TEST_VALUE(DO_CH_ACC_ALIVE_UPDATE_RATE_FIELD_NAME_NOT_USED_MASK,0xFFFF);
    TEST_VALUE(DO_CH_ACC_EVENT_UPDATE_CONT_OFFSET,140);
    TEST_VALUE(DO_CH_ACC_EVENT_UPDATE_CONT_CABLE_SUPERVISION_EVENT_EN_MASK,0x1);
    TEST_VALUE(DO_CH_ACC_EVENT_UPDATE_CONT_OUT_CMD_ACT_DIFF_EVENT_EN_MASK,0x2);
    TEST_VALUE(DO_CH_ACC_EVENT_UPDATE_CONT_OVER_CURRENT_EVENT_EN_MASK,0x4);
    TEST_VALUE(DO_CH_ACC_EVENT_UPDATE_CONT_ALIVE_EVENT_EN_MASK,0x8);
    TEST_VALUE(DO_CH_ACC_EVENT_UPDATE_CONT_CLX_OVR_EVENT_EN_MASK,0x10);
    TEST_VALUE(DO_CH_ACC_EVENT_UPDATE_CONT_CABLE_SUPERVISION_EVENT_EN_WR_MASK,0x10000);
    TEST_VALUE(DO_CH_ACC_EVENT_UPDATE_CONT_OUT_CMD_ACT_DIFF_EVENT_EN_WR_MASK,0x20000);
    TEST_VALUE(DO_CH_ACC_EVENT_UPDATE_CONT_OVER_CURRENT_EVENT_EN_WR_MASK,0x40000);
    TEST_VALUE(DO_CH_ACC_EVENT_UPDATE_CONT_ALIVE_EVENT_EN_WR_MASK,0x80000);
    TEST_VALUE(DO_CH_ACC_EVENT_UPDATE_CONT_CLX_OVR_EVENT_EN_WR_MASK,0x100000);
    TEST_VALUE(DO_CH_ACC_1, (DO_CH_ACC +0x100 * 1));
    TEST_VALUE(DO_CH_ACC_2, (DO_CH_ACC +0x100 * 2));
    TEST_VALUE(DO_CH_ACC_3, (DO_CH_ACC +0x100 * 3));
    TEST_VALUE(DO_CH_ACC_4, (DO_CH_ACC +0x100 * 4));
    TEST_VALUE(DO_CH_ACC_5, (DO_CH_ACC +0x100 * 5));
    TEST_VALUE(DO_CH_ACC_6, (DO_CH_ACC +0x100 * 6));
    TEST_VALUE(DO_CH_ACC_7, (DO_CH_ACC +0x100 * 7));
    TEST_VALUE(DO_CH_ACC_8, (DO_CH_ACC +0x100 * 8));
    TEST_VALUE(DO_CH_ACC_9, (DO_CH_ACC +0x100 * 9));
    TEST_VALUE(DO_CH_ACC_10, (DO_CH_ACC +0x100 * 10));
    TEST_VALUE(DO_CH_ACC_11, (DO_CH_ACC +0x100 * 11));
    TEST_VALUE(DO_CH_ACC_12, (DO_CH_ACC +0x100 * 12));
    TEST_VALUE(DO_CH_ACC_13, (DO_CH_ACC +0x100 * 13));
    TEST_VALUE(DO_CH_ACC_14, (DO_CH_ACC +0x100 * 14));
    TEST_VALUE(DO_CH_ACC_15, (DO_CH_ACC +0x100 * 15));
    TEST_VALUE(DO_CH_ACC_16, (DO_CH_ACC +0x100 * 16));
    TEST_VALUE(DO_CH_ACC_17, (DO_CH_ACC +0x100 * 17));
    TEST_VALUE(DO_CH_ACC_18, (DO_CH_ACC +0x100 * 18));
    TEST_VALUE(DO_CH_ACC_19, (DO_CH_ACC +0x100 * 19));
    TEST_VALUE(DO_CH_ACC_20, (DO_CH_ACC +0x100 * 20));
    TEST_VALUE(DO_CH_ACC_21, (DO_CH_ACC +0x100 * 21));
    TEST_VALUE(DO_CH_ACC_22, (DO_CH_ACC +0x100 * 22));
    TEST_VALUE(DO_CH_ACC_23, (DO_CH_ACC +0x100 * 23));
    TEST_VALUE(DO_CH_ACC_24, (DO_CH_ACC +0x100 * 24));
    TEST_VALUE(ETH_SYS,NIOS2_START + 0x70000);
    TEST_VALUE(ETH_SYS_INT,ETH_SYS + ETH_SYS_INT_OFFSET);
    TEST_VALUE(ETH_SYS_INT_OFFSET,0x0000);
    TEST_VALUE(ETH_SYS_INT_MODULE_ID_OFFSET,0);
    TEST_VALUE(ETH_SYS_INT_MODULE_ID_FIELD_NAME_NOT_USED_MASK,0xFFFFFFFF);
    TEST_VALUE(ETH_SYS_INT_MODULE_VERSION_OFFSET,4);
    TEST_VALUE(ETH_SYS_INT_MODULE_VERSION_FIELD_NAME_NOT_USED_MASK,0xFFFFFFFF);
    TEST_VALUE(ETH_SYS_INT_NUM_OF_IN_INT_OFFSET,16);
    TEST_VALUE(ETH_SYS_INT_NUM_OF_IN_INT_FIELD_NAME_NOT_USED_MASK,0xFFFFFFFF);
    TEST_VALUE(ETH_SYS_INT_NUM_OF_OUT_INT_OFFSET,20);
    TEST_VALUE(ETH_SYS_INT_NUM_OF_OUT_INT_FIELD_NAME_NOT_USED_MASK,0xFFFFFFFF);
    TEST_VALUE(ETH_SYS_INT_NUM_OF_INT_STATUS_REG_OFFSET,24);
    TEST_VALUE(ETH_SYS_INT_NUM_OF_INT_STATUS_REG_FIELD_NAME_NOT_USED_MASK,0xFFFFFFFF);
    TEST_VALUE(ETH_SYS_INT_INT_STATUS_OFFSET,128);
    TEST_VALUE(ETH_SYS_INT_INT_STATUS_INT_STATUS_MASK,0xFFFFFFFF);

    /* 
       Reporting test case statistics
     */
    fprintf(stdout,"Tests run: %d Failures: %d\n", test_case, test_result);
    return (override_return_value)?test_result:0;
}
 
