
HSE_Sensor_V09.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cfcc  08000190  08000190  00001190  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000048  0800d15c  0800d15c  0000e15c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d1a4  0800d1a4  0000f00c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800d1a4  0800d1a4  0000e1a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d1ac  0800d1ac  0000f00c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d1ac  0800d1ac  0000e1ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d1b0  0800d1b0  0000e1b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  0800d1b4  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000008b0  2000000c  0800d1c0  0000f00c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200008bc  0800d1c0  0000f8bc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000f00c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d9f5  00000000  00000000  0000f03c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003e14  00000000  00000000  0002ca31  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001a80  00000000  00000000  00030848  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000014a9  00000000  00000000  000322c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001f422  00000000  00000000  00033771  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00020e7d  00000000  00000000  00052b93  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c241b  00000000  00000000  00073a10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00135e2b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007200  00000000  00000000  00135e70  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000009a  00000000  00000000  0013d070  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000000c 	.word	0x2000000c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800d144 	.word	0x0800d144

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000010 	.word	0x20000010
 80001cc:	0800d144 	.word	0x0800d144

080001d0 <__aeabi_drsub>:
 80001d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001d4:	e002      	b.n	80001dc <__adddf3>
 80001d6:	bf00      	nop

080001d8 <__aeabi_dsub>:
 80001d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001dc <__adddf3>:
 80001dc:	b530      	push	{r4, r5, lr}
 80001de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001e6:	ea94 0f05 	teq	r4, r5
 80001ea:	bf08      	it	eq
 80001ec:	ea90 0f02 	teqeq	r0, r2
 80001f0:	bf1f      	itttt	ne
 80001f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000202:	f000 80e2 	beq.w	80003ca <__adddf3+0x1ee>
 8000206:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800020a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800020e:	bfb8      	it	lt
 8000210:	426d      	neglt	r5, r5
 8000212:	dd0c      	ble.n	800022e <__adddf3+0x52>
 8000214:	442c      	add	r4, r5
 8000216:	ea80 0202 	eor.w	r2, r0, r2
 800021a:	ea81 0303 	eor.w	r3, r1, r3
 800021e:	ea82 0000 	eor.w	r0, r2, r0
 8000222:	ea83 0101 	eor.w	r1, r3, r1
 8000226:	ea80 0202 	eor.w	r2, r0, r2
 800022a:	ea81 0303 	eor.w	r3, r1, r3
 800022e:	2d36      	cmp	r5, #54	@ 0x36
 8000230:	bf88      	it	hi
 8000232:	bd30      	pophi	{r4, r5, pc}
 8000234:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000238:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800023c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000240:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000244:	d002      	beq.n	800024c <__adddf3+0x70>
 8000246:	4240      	negs	r0, r0
 8000248:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800024c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000250:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000254:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000258:	d002      	beq.n	8000260 <__adddf3+0x84>
 800025a:	4252      	negs	r2, r2
 800025c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000260:	ea94 0f05 	teq	r4, r5
 8000264:	f000 80a7 	beq.w	80003b6 <__adddf3+0x1da>
 8000268:	f1a4 0401 	sub.w	r4, r4, #1
 800026c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000270:	db0d      	blt.n	800028e <__adddf3+0xb2>
 8000272:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000276:	fa22 f205 	lsr.w	r2, r2, r5
 800027a:	1880      	adds	r0, r0, r2
 800027c:	f141 0100 	adc.w	r1, r1, #0
 8000280:	fa03 f20e 	lsl.w	r2, r3, lr
 8000284:	1880      	adds	r0, r0, r2
 8000286:	fa43 f305 	asr.w	r3, r3, r5
 800028a:	4159      	adcs	r1, r3
 800028c:	e00e      	b.n	80002ac <__adddf3+0xd0>
 800028e:	f1a5 0520 	sub.w	r5, r5, #32
 8000292:	f10e 0e20 	add.w	lr, lr, #32
 8000296:	2a01      	cmp	r2, #1
 8000298:	fa03 fc0e 	lsl.w	ip, r3, lr
 800029c:	bf28      	it	cs
 800029e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002a2:	fa43 f305 	asr.w	r3, r3, r5
 80002a6:	18c0      	adds	r0, r0, r3
 80002a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002b0:	d507      	bpl.n	80002c2 <__adddf3+0xe6>
 80002b2:	f04f 0e00 	mov.w	lr, #0
 80002b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002be:	eb6e 0101 	sbc.w	r1, lr, r1
 80002c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002c6:	d31b      	bcc.n	8000300 <__adddf3+0x124>
 80002c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002cc:	d30c      	bcc.n	80002e8 <__adddf3+0x10c>
 80002ce:	0849      	lsrs	r1, r1, #1
 80002d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d8:	f104 0401 	add.w	r4, r4, #1
 80002dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002e4:	f080 809a 	bcs.w	800041c <__adddf3+0x240>
 80002e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002ec:	bf08      	it	eq
 80002ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002f2:	f150 0000 	adcs.w	r0, r0, #0
 80002f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002fa:	ea41 0105 	orr.w	r1, r1, r5
 80002fe:	bd30      	pop	{r4, r5, pc}
 8000300:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000304:	4140      	adcs	r0, r0
 8000306:	eb41 0101 	adc.w	r1, r1, r1
 800030a:	3c01      	subs	r4, #1
 800030c:	bf28      	it	cs
 800030e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000312:	d2e9      	bcs.n	80002e8 <__adddf3+0x10c>
 8000314:	f091 0f00 	teq	r1, #0
 8000318:	bf04      	itt	eq
 800031a:	4601      	moveq	r1, r0
 800031c:	2000      	moveq	r0, #0
 800031e:	fab1 f381 	clz	r3, r1
 8000322:	bf08      	it	eq
 8000324:	3320      	addeq	r3, #32
 8000326:	f1a3 030b 	sub.w	r3, r3, #11
 800032a:	f1b3 0220 	subs.w	r2, r3, #32
 800032e:	da0c      	bge.n	800034a <__adddf3+0x16e>
 8000330:	320c      	adds	r2, #12
 8000332:	dd08      	ble.n	8000346 <__adddf3+0x16a>
 8000334:	f102 0c14 	add.w	ip, r2, #20
 8000338:	f1c2 020c 	rsb	r2, r2, #12
 800033c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000340:	fa21 f102 	lsr.w	r1, r1, r2
 8000344:	e00c      	b.n	8000360 <__adddf3+0x184>
 8000346:	f102 0214 	add.w	r2, r2, #20
 800034a:	bfd8      	it	le
 800034c:	f1c2 0c20 	rsble	ip, r2, #32
 8000350:	fa01 f102 	lsl.w	r1, r1, r2
 8000354:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000358:	bfdc      	itt	le
 800035a:	ea41 010c 	orrle.w	r1, r1, ip
 800035e:	4090      	lslle	r0, r2
 8000360:	1ae4      	subs	r4, r4, r3
 8000362:	bfa2      	ittt	ge
 8000364:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000368:	4329      	orrge	r1, r5
 800036a:	bd30      	popge	{r4, r5, pc}
 800036c:	ea6f 0404 	mvn.w	r4, r4
 8000370:	3c1f      	subs	r4, #31
 8000372:	da1c      	bge.n	80003ae <__adddf3+0x1d2>
 8000374:	340c      	adds	r4, #12
 8000376:	dc0e      	bgt.n	8000396 <__adddf3+0x1ba>
 8000378:	f104 0414 	add.w	r4, r4, #20
 800037c:	f1c4 0220 	rsb	r2, r4, #32
 8000380:	fa20 f004 	lsr.w	r0, r0, r4
 8000384:	fa01 f302 	lsl.w	r3, r1, r2
 8000388:	ea40 0003 	orr.w	r0, r0, r3
 800038c:	fa21 f304 	lsr.w	r3, r1, r4
 8000390:	ea45 0103 	orr.w	r1, r5, r3
 8000394:	bd30      	pop	{r4, r5, pc}
 8000396:	f1c4 040c 	rsb	r4, r4, #12
 800039a:	f1c4 0220 	rsb	r2, r4, #32
 800039e:	fa20 f002 	lsr.w	r0, r0, r2
 80003a2:	fa01 f304 	lsl.w	r3, r1, r4
 80003a6:	ea40 0003 	orr.w	r0, r0, r3
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	fa21 f004 	lsr.w	r0, r1, r4
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	f094 0f00 	teq	r4, #0
 80003ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003be:	bf06      	itte	eq
 80003c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003c4:	3401      	addeq	r4, #1
 80003c6:	3d01      	subne	r5, #1
 80003c8:	e74e      	b.n	8000268 <__adddf3+0x8c>
 80003ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ce:	bf18      	it	ne
 80003d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003d4:	d029      	beq.n	800042a <__adddf3+0x24e>
 80003d6:	ea94 0f05 	teq	r4, r5
 80003da:	bf08      	it	eq
 80003dc:	ea90 0f02 	teqeq	r0, r2
 80003e0:	d005      	beq.n	80003ee <__adddf3+0x212>
 80003e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003e6:	bf04      	itt	eq
 80003e8:	4619      	moveq	r1, r3
 80003ea:	4610      	moveq	r0, r2
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	ea91 0f03 	teq	r1, r3
 80003f2:	bf1e      	ittt	ne
 80003f4:	2100      	movne	r1, #0
 80003f6:	2000      	movne	r0, #0
 80003f8:	bd30      	popne	{r4, r5, pc}
 80003fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003fe:	d105      	bne.n	800040c <__adddf3+0x230>
 8000400:	0040      	lsls	r0, r0, #1
 8000402:	4149      	adcs	r1, r1
 8000404:	bf28      	it	cs
 8000406:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800040a:	bd30      	pop	{r4, r5, pc}
 800040c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000410:	bf3c      	itt	cc
 8000412:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000416:	bd30      	popcc	{r4, r5, pc}
 8000418:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800041c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000420:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000424:	f04f 0000 	mov.w	r0, #0
 8000428:	bd30      	pop	{r4, r5, pc}
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf1a      	itte	ne
 8000430:	4619      	movne	r1, r3
 8000432:	4610      	movne	r0, r2
 8000434:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000438:	bf1c      	itt	ne
 800043a:	460b      	movne	r3, r1
 800043c:	4602      	movne	r2, r0
 800043e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000442:	bf06      	itte	eq
 8000444:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000448:	ea91 0f03 	teqeq	r1, r3
 800044c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000450:	bd30      	pop	{r4, r5, pc}
 8000452:	bf00      	nop

08000454 <__aeabi_ui2d>:
 8000454:	f090 0f00 	teq	r0, #0
 8000458:	bf04      	itt	eq
 800045a:	2100      	moveq	r1, #0
 800045c:	4770      	bxeq	lr
 800045e:	b530      	push	{r4, r5, lr}
 8000460:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000464:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000468:	f04f 0500 	mov.w	r5, #0
 800046c:	f04f 0100 	mov.w	r1, #0
 8000470:	e750      	b.n	8000314 <__adddf3+0x138>
 8000472:	bf00      	nop

08000474 <__aeabi_i2d>:
 8000474:	f090 0f00 	teq	r0, #0
 8000478:	bf04      	itt	eq
 800047a:	2100      	moveq	r1, #0
 800047c:	4770      	bxeq	lr
 800047e:	b530      	push	{r4, r5, lr}
 8000480:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000484:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000488:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800048c:	bf48      	it	mi
 800048e:	4240      	negmi	r0, r0
 8000490:	f04f 0100 	mov.w	r1, #0
 8000494:	e73e      	b.n	8000314 <__adddf3+0x138>
 8000496:	bf00      	nop

08000498 <__aeabi_f2d>:
 8000498:	0042      	lsls	r2, r0, #1
 800049a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800049e:	ea4f 0131 	mov.w	r1, r1, rrx
 80004a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004a6:	bf1f      	itttt	ne
 80004a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004b4:	4770      	bxne	lr
 80004b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004ba:	bf08      	it	eq
 80004bc:	4770      	bxeq	lr
 80004be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004c2:	bf04      	itt	eq
 80004c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004c8:	4770      	bxeq	lr
 80004ca:	b530      	push	{r4, r5, lr}
 80004cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004d8:	e71c      	b.n	8000314 <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_ul2d>:
 80004dc:	ea50 0201 	orrs.w	r2, r0, r1
 80004e0:	bf08      	it	eq
 80004e2:	4770      	bxeq	lr
 80004e4:	b530      	push	{r4, r5, lr}
 80004e6:	f04f 0500 	mov.w	r5, #0
 80004ea:	e00a      	b.n	8000502 <__aeabi_l2d+0x16>

080004ec <__aeabi_l2d>:
 80004ec:	ea50 0201 	orrs.w	r2, r0, r1
 80004f0:	bf08      	it	eq
 80004f2:	4770      	bxeq	lr
 80004f4:	b530      	push	{r4, r5, lr}
 80004f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80004fa:	d502      	bpl.n	8000502 <__aeabi_l2d+0x16>
 80004fc:	4240      	negs	r0, r0
 80004fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000502:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000506:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800050a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800050e:	f43f aed8 	beq.w	80002c2 <__adddf3+0xe6>
 8000512:	f04f 0203 	mov.w	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800052a:	f1c2 0320 	rsb	r3, r2, #32
 800052e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000532:	fa20 f002 	lsr.w	r0, r0, r2
 8000536:	fa01 fe03 	lsl.w	lr, r1, r3
 800053a:	ea40 000e 	orr.w	r0, r0, lr
 800053e:	fa21 f102 	lsr.w	r1, r1, r2
 8000542:	4414      	add	r4, r2
 8000544:	e6bd      	b.n	80002c2 <__adddf3+0xe6>
 8000546:	bf00      	nop

08000548 <__aeabi_dmul>:
 8000548:	b570      	push	{r4, r5, r6, lr}
 800054a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800054e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000552:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000556:	bf1d      	ittte	ne
 8000558:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800055c:	ea94 0f0c 	teqne	r4, ip
 8000560:	ea95 0f0c 	teqne	r5, ip
 8000564:	f000 f8de 	bleq	8000724 <__aeabi_dmul+0x1dc>
 8000568:	442c      	add	r4, r5
 800056a:	ea81 0603 	eor.w	r6, r1, r3
 800056e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000572:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000576:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800057a:	bf18      	it	ne
 800057c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000580:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000584:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000588:	d038      	beq.n	80005fc <__aeabi_dmul+0xb4>
 800058a:	fba0 ce02 	umull	ip, lr, r0, r2
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000596:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800059a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800059e:	f04f 0600 	mov.w	r6, #0
 80005a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005a6:	f09c 0f00 	teq	ip, #0
 80005aa:	bf18      	it	ne
 80005ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005bc:	d204      	bcs.n	80005c8 <__aeabi_dmul+0x80>
 80005be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005c2:	416d      	adcs	r5, r5
 80005c4:	eb46 0606 	adc.w	r6, r6, r6
 80005c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005e0:	bf88      	it	hi
 80005e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005e6:	d81e      	bhi.n	8000626 <__aeabi_dmul+0xde>
 80005e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005ec:	bf08      	it	eq
 80005ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005f2:	f150 0000 	adcs.w	r0, r0, #0
 80005f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000600:	ea46 0101 	orr.w	r1, r6, r1
 8000604:	ea40 0002 	orr.w	r0, r0, r2
 8000608:	ea81 0103 	eor.w	r1, r1, r3
 800060c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000610:	bfc2      	ittt	gt
 8000612:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000616:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800061a:	bd70      	popgt	{r4, r5, r6, pc}
 800061c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000620:	f04f 0e00 	mov.w	lr, #0
 8000624:	3c01      	subs	r4, #1
 8000626:	f300 80ab 	bgt.w	8000780 <__aeabi_dmul+0x238>
 800062a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800062e:	bfde      	ittt	le
 8000630:	2000      	movle	r0, #0
 8000632:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000636:	bd70      	pople	{r4, r5, r6, pc}
 8000638:	f1c4 0400 	rsb	r4, r4, #0
 800063c:	3c20      	subs	r4, #32
 800063e:	da35      	bge.n	80006ac <__aeabi_dmul+0x164>
 8000640:	340c      	adds	r4, #12
 8000642:	dc1b      	bgt.n	800067c <__aeabi_dmul+0x134>
 8000644:	f104 0414 	add.w	r4, r4, #20
 8000648:	f1c4 0520 	rsb	r5, r4, #32
 800064c:	fa00 f305 	lsl.w	r3, r0, r5
 8000650:	fa20 f004 	lsr.w	r0, r0, r4
 8000654:	fa01 f205 	lsl.w	r2, r1, r5
 8000658:	ea40 0002 	orr.w	r0, r0, r2
 800065c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000660:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000664:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000668:	fa21 f604 	lsr.w	r6, r1, r4
 800066c:	eb42 0106 	adc.w	r1, r2, r6
 8000670:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000674:	bf08      	it	eq
 8000676:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800067a:	bd70      	pop	{r4, r5, r6, pc}
 800067c:	f1c4 040c 	rsb	r4, r4, #12
 8000680:	f1c4 0520 	rsb	r5, r4, #32
 8000684:	fa00 f304 	lsl.w	r3, r0, r4
 8000688:	fa20 f005 	lsr.w	r0, r0, r5
 800068c:	fa01 f204 	lsl.w	r2, r1, r4
 8000690:	ea40 0002 	orr.w	r0, r0, r2
 8000694:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000698:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800069c:	f141 0100 	adc.w	r1, r1, #0
 80006a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006a4:	bf08      	it	eq
 80006a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f1c4 0520 	rsb	r5, r4, #32
 80006b0:	fa00 f205 	lsl.w	r2, r0, r5
 80006b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b8:	fa20 f304 	lsr.w	r3, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea43 0302 	orr.w	r3, r3, r2
 80006c4:	fa21 f004 	lsr.w	r0, r1, r4
 80006c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006cc:	fa21 f204 	lsr.w	r2, r1, r4
 80006d0:	ea20 0002 	bic.w	r0, r0, r2
 80006d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f094 0f00 	teq	r4, #0
 80006e8:	d10f      	bne.n	800070a <__aeabi_dmul+0x1c2>
 80006ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006ee:	0040      	lsls	r0, r0, #1
 80006f0:	eb41 0101 	adc.w	r1, r1, r1
 80006f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80006f8:	bf08      	it	eq
 80006fa:	3c01      	subeq	r4, #1
 80006fc:	d0f7      	beq.n	80006ee <__aeabi_dmul+0x1a6>
 80006fe:	ea41 0106 	orr.w	r1, r1, r6
 8000702:	f095 0f00 	teq	r5, #0
 8000706:	bf18      	it	ne
 8000708:	4770      	bxne	lr
 800070a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800070e:	0052      	lsls	r2, r2, #1
 8000710:	eb43 0303 	adc.w	r3, r3, r3
 8000714:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000718:	bf08      	it	eq
 800071a:	3d01      	subeq	r5, #1
 800071c:	d0f7      	beq.n	800070e <__aeabi_dmul+0x1c6>
 800071e:	ea43 0306 	orr.w	r3, r3, r6
 8000722:	4770      	bx	lr
 8000724:	ea94 0f0c 	teq	r4, ip
 8000728:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800072c:	bf18      	it	ne
 800072e:	ea95 0f0c 	teqne	r5, ip
 8000732:	d00c      	beq.n	800074e <__aeabi_dmul+0x206>
 8000734:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000738:	bf18      	it	ne
 800073a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800073e:	d1d1      	bne.n	80006e4 <__aeabi_dmul+0x19c>
 8000740:	ea81 0103 	eor.w	r1, r1, r3
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	f04f 0000 	mov.w	r0, #0
 800074c:	bd70      	pop	{r4, r5, r6, pc}
 800074e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000752:	bf06      	itte	eq
 8000754:	4610      	moveq	r0, r2
 8000756:	4619      	moveq	r1, r3
 8000758:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800075c:	d019      	beq.n	8000792 <__aeabi_dmul+0x24a>
 800075e:	ea94 0f0c 	teq	r4, ip
 8000762:	d102      	bne.n	800076a <__aeabi_dmul+0x222>
 8000764:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000768:	d113      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800076a:	ea95 0f0c 	teq	r5, ip
 800076e:	d105      	bne.n	800077c <__aeabi_dmul+0x234>
 8000770:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000774:	bf1c      	itt	ne
 8000776:	4610      	movne	r0, r2
 8000778:	4619      	movne	r1, r3
 800077a:	d10a      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800077c:	ea81 0103 	eor.w	r1, r1, r3
 8000780:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000784:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000788:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800078c:	f04f 0000 	mov.w	r0, #0
 8000790:	bd70      	pop	{r4, r5, r6, pc}
 8000792:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000796:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800079a:	bd70      	pop	{r4, r5, r6, pc}

0800079c <__aeabi_ddiv>:
 800079c:	b570      	push	{r4, r5, r6, lr}
 800079e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007aa:	bf1d      	ittte	ne
 80007ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b0:	ea94 0f0c 	teqne	r4, ip
 80007b4:	ea95 0f0c 	teqne	r5, ip
 80007b8:	f000 f8a7 	bleq	800090a <__aeabi_ddiv+0x16e>
 80007bc:	eba4 0405 	sub.w	r4, r4, r5
 80007c0:	ea81 0e03 	eor.w	lr, r1, r3
 80007c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007cc:	f000 8088 	beq.w	80008e0 <__aeabi_ddiv+0x144>
 80007d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007f4:	429d      	cmp	r5, r3
 80007f6:	bf08      	it	eq
 80007f8:	4296      	cmpeq	r6, r2
 80007fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80007fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000802:	d202      	bcs.n	800080a <__aeabi_ddiv+0x6e>
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	1ab6      	subs	r6, r6, r2
 800080c:	eb65 0503 	sbc.w	r5, r5, r3
 8000810:	085b      	lsrs	r3, r3, #1
 8000812:	ea4f 0232 	mov.w	r2, r2, rrx
 8000816:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800081a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800081e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000822:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000826:	bf22      	ittt	cs
 8000828:	1ab6      	subcs	r6, r6, r2
 800082a:	4675      	movcs	r5, lr
 800082c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000830:	085b      	lsrs	r3, r3, #1
 8000832:	ea4f 0232 	mov.w	r2, r2, rrx
 8000836:	ebb6 0e02 	subs.w	lr, r6, r2
 800083a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800083e:	bf22      	ittt	cs
 8000840:	1ab6      	subcs	r6, r6, r2
 8000842:	4675      	movcs	r5, lr
 8000844:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000852:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000856:	bf22      	ittt	cs
 8000858:	1ab6      	subcs	r6, r6, r2
 800085a:	4675      	movcs	r5, lr
 800085c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000878:	ea55 0e06 	orrs.w	lr, r5, r6
 800087c:	d018      	beq.n	80008b0 <__aeabi_ddiv+0x114>
 800087e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000882:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000886:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800088a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800088e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000892:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000896:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800089a:	d1c0      	bne.n	800081e <__aeabi_ddiv+0x82>
 800089c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008a0:	d10b      	bne.n	80008ba <__aeabi_ddiv+0x11e>
 80008a2:	ea41 0100 	orr.w	r1, r1, r0
 80008a6:	f04f 0000 	mov.w	r0, #0
 80008aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008ae:	e7b6      	b.n	800081e <__aeabi_ddiv+0x82>
 80008b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008b4:	bf04      	itt	eq
 80008b6:	4301      	orreq	r1, r0
 80008b8:	2000      	moveq	r0, #0
 80008ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008be:	bf88      	it	hi
 80008c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008c4:	f63f aeaf 	bhi.w	8000626 <__aeabi_dmul+0xde>
 80008c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008cc:	bf04      	itt	eq
 80008ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008d6:	f150 0000 	adcs.w	r0, r0, #0
 80008da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008de:	bd70      	pop	{r4, r5, r6, pc}
 80008e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008ec:	bfc2      	ittt	gt
 80008ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008f6:	bd70      	popgt	{r4, r5, r6, pc}
 80008f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008fc:	f04f 0e00 	mov.w	lr, #0
 8000900:	3c01      	subs	r4, #1
 8000902:	e690      	b.n	8000626 <__aeabi_dmul+0xde>
 8000904:	ea45 0e06 	orr.w	lr, r5, r6
 8000908:	e68d      	b.n	8000626 <__aeabi_dmul+0xde>
 800090a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800090e:	ea94 0f0c 	teq	r4, ip
 8000912:	bf08      	it	eq
 8000914:	ea95 0f0c 	teqeq	r5, ip
 8000918:	f43f af3b 	beq.w	8000792 <__aeabi_dmul+0x24a>
 800091c:	ea94 0f0c 	teq	r4, ip
 8000920:	d10a      	bne.n	8000938 <__aeabi_ddiv+0x19c>
 8000922:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000926:	f47f af34 	bne.w	8000792 <__aeabi_dmul+0x24a>
 800092a:	ea95 0f0c 	teq	r5, ip
 800092e:	f47f af25 	bne.w	800077c <__aeabi_dmul+0x234>
 8000932:	4610      	mov	r0, r2
 8000934:	4619      	mov	r1, r3
 8000936:	e72c      	b.n	8000792 <__aeabi_dmul+0x24a>
 8000938:	ea95 0f0c 	teq	r5, ip
 800093c:	d106      	bne.n	800094c <__aeabi_ddiv+0x1b0>
 800093e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000942:	f43f aefd 	beq.w	8000740 <__aeabi_dmul+0x1f8>
 8000946:	4610      	mov	r0, r2
 8000948:	4619      	mov	r1, r3
 800094a:	e722      	b.n	8000792 <__aeabi_dmul+0x24a>
 800094c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000950:	bf18      	it	ne
 8000952:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000956:	f47f aec5 	bne.w	80006e4 <__aeabi_dmul+0x19c>
 800095a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800095e:	f47f af0d 	bne.w	800077c <__aeabi_dmul+0x234>
 8000962:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000966:	f47f aeeb 	bne.w	8000740 <__aeabi_dmul+0x1f8>
 800096a:	e712      	b.n	8000792 <__aeabi_dmul+0x24a>

0800096c <__aeabi_d2f>:
 800096c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000970:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000974:	bf24      	itt	cs
 8000976:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 800097a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 800097e:	d90d      	bls.n	800099c <__aeabi_d2f+0x30>
 8000980:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000984:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000988:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 800098c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000990:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000994:	bf08      	it	eq
 8000996:	f020 0001 	biceq.w	r0, r0, #1
 800099a:	4770      	bx	lr
 800099c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 80009a0:	d121      	bne.n	80009e6 <__aeabi_d2f+0x7a>
 80009a2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 80009a6:	bfbc      	itt	lt
 80009a8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 80009ac:	4770      	bxlt	lr
 80009ae:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009b2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009b6:	f1c2 0218 	rsb	r2, r2, #24
 80009ba:	f1c2 0c20 	rsb	ip, r2, #32
 80009be:	fa10 f30c 	lsls.w	r3, r0, ip
 80009c2:	fa20 f002 	lsr.w	r0, r0, r2
 80009c6:	bf18      	it	ne
 80009c8:	f040 0001 	orrne.w	r0, r0, #1
 80009cc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009d0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80009d4:	fa03 fc0c 	lsl.w	ip, r3, ip
 80009d8:	ea40 000c 	orr.w	r0, r0, ip
 80009dc:	fa23 f302 	lsr.w	r3, r3, r2
 80009e0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80009e4:	e7cc      	b.n	8000980 <__aeabi_d2f+0x14>
 80009e6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80009ea:	d107      	bne.n	80009fc <__aeabi_d2f+0x90>
 80009ec:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80009f0:	bf1e      	ittt	ne
 80009f2:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 80009f6:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 80009fa:	4770      	bxne	lr
 80009fc:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000a00:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000a04:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a08:	4770      	bx	lr
 8000a0a:	bf00      	nop

08000a0c <__aeabi_uldivmod>:
 8000a0c:	b953      	cbnz	r3, 8000a24 <__aeabi_uldivmod+0x18>
 8000a0e:	b94a      	cbnz	r2, 8000a24 <__aeabi_uldivmod+0x18>
 8000a10:	2900      	cmp	r1, #0
 8000a12:	bf08      	it	eq
 8000a14:	2800      	cmpeq	r0, #0
 8000a16:	bf1c      	itt	ne
 8000a18:	f04f 31ff 	movne.w	r1, #4294967295
 8000a1c:	f04f 30ff 	movne.w	r0, #4294967295
 8000a20:	f000 b988 	b.w	8000d34 <__aeabi_idiv0>
 8000a24:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a28:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a2c:	f000 f806 	bl	8000a3c <__udivmoddi4>
 8000a30:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a34:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a38:	b004      	add	sp, #16
 8000a3a:	4770      	bx	lr

08000a3c <__udivmoddi4>:
 8000a3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a40:	9d08      	ldr	r5, [sp, #32]
 8000a42:	468e      	mov	lr, r1
 8000a44:	4604      	mov	r4, r0
 8000a46:	4688      	mov	r8, r1
 8000a48:	2b00      	cmp	r3, #0
 8000a4a:	d14a      	bne.n	8000ae2 <__udivmoddi4+0xa6>
 8000a4c:	428a      	cmp	r2, r1
 8000a4e:	4617      	mov	r7, r2
 8000a50:	d962      	bls.n	8000b18 <__udivmoddi4+0xdc>
 8000a52:	fab2 f682 	clz	r6, r2
 8000a56:	b14e      	cbz	r6, 8000a6c <__udivmoddi4+0x30>
 8000a58:	f1c6 0320 	rsb	r3, r6, #32
 8000a5c:	fa01 f806 	lsl.w	r8, r1, r6
 8000a60:	fa20 f303 	lsr.w	r3, r0, r3
 8000a64:	40b7      	lsls	r7, r6
 8000a66:	ea43 0808 	orr.w	r8, r3, r8
 8000a6a:	40b4      	lsls	r4, r6
 8000a6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000a70:	fa1f fc87 	uxth.w	ip, r7
 8000a74:	fbb8 f1fe 	udiv	r1, r8, lr
 8000a78:	0c23      	lsrs	r3, r4, #16
 8000a7a:	fb0e 8811 	mls	r8, lr, r1, r8
 8000a7e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000a82:	fb01 f20c 	mul.w	r2, r1, ip
 8000a86:	429a      	cmp	r2, r3
 8000a88:	d909      	bls.n	8000a9e <__udivmoddi4+0x62>
 8000a8a:	18fb      	adds	r3, r7, r3
 8000a8c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000a90:	f080 80ea 	bcs.w	8000c68 <__udivmoddi4+0x22c>
 8000a94:	429a      	cmp	r2, r3
 8000a96:	f240 80e7 	bls.w	8000c68 <__udivmoddi4+0x22c>
 8000a9a:	3902      	subs	r1, #2
 8000a9c:	443b      	add	r3, r7
 8000a9e:	1a9a      	subs	r2, r3, r2
 8000aa0:	b2a3      	uxth	r3, r4
 8000aa2:	fbb2 f0fe 	udiv	r0, r2, lr
 8000aa6:	fb0e 2210 	mls	r2, lr, r0, r2
 8000aaa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000aae:	fb00 fc0c 	mul.w	ip, r0, ip
 8000ab2:	459c      	cmp	ip, r3
 8000ab4:	d909      	bls.n	8000aca <__udivmoddi4+0x8e>
 8000ab6:	18fb      	adds	r3, r7, r3
 8000ab8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000abc:	f080 80d6 	bcs.w	8000c6c <__udivmoddi4+0x230>
 8000ac0:	459c      	cmp	ip, r3
 8000ac2:	f240 80d3 	bls.w	8000c6c <__udivmoddi4+0x230>
 8000ac6:	443b      	add	r3, r7
 8000ac8:	3802      	subs	r0, #2
 8000aca:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000ace:	eba3 030c 	sub.w	r3, r3, ip
 8000ad2:	2100      	movs	r1, #0
 8000ad4:	b11d      	cbz	r5, 8000ade <__udivmoddi4+0xa2>
 8000ad6:	40f3      	lsrs	r3, r6
 8000ad8:	2200      	movs	r2, #0
 8000ada:	e9c5 3200 	strd	r3, r2, [r5]
 8000ade:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ae2:	428b      	cmp	r3, r1
 8000ae4:	d905      	bls.n	8000af2 <__udivmoddi4+0xb6>
 8000ae6:	b10d      	cbz	r5, 8000aec <__udivmoddi4+0xb0>
 8000ae8:	e9c5 0100 	strd	r0, r1, [r5]
 8000aec:	2100      	movs	r1, #0
 8000aee:	4608      	mov	r0, r1
 8000af0:	e7f5      	b.n	8000ade <__udivmoddi4+0xa2>
 8000af2:	fab3 f183 	clz	r1, r3
 8000af6:	2900      	cmp	r1, #0
 8000af8:	d146      	bne.n	8000b88 <__udivmoddi4+0x14c>
 8000afa:	4573      	cmp	r3, lr
 8000afc:	d302      	bcc.n	8000b04 <__udivmoddi4+0xc8>
 8000afe:	4282      	cmp	r2, r0
 8000b00:	f200 8105 	bhi.w	8000d0e <__udivmoddi4+0x2d2>
 8000b04:	1a84      	subs	r4, r0, r2
 8000b06:	eb6e 0203 	sbc.w	r2, lr, r3
 8000b0a:	2001      	movs	r0, #1
 8000b0c:	4690      	mov	r8, r2
 8000b0e:	2d00      	cmp	r5, #0
 8000b10:	d0e5      	beq.n	8000ade <__udivmoddi4+0xa2>
 8000b12:	e9c5 4800 	strd	r4, r8, [r5]
 8000b16:	e7e2      	b.n	8000ade <__udivmoddi4+0xa2>
 8000b18:	2a00      	cmp	r2, #0
 8000b1a:	f000 8090 	beq.w	8000c3e <__udivmoddi4+0x202>
 8000b1e:	fab2 f682 	clz	r6, r2
 8000b22:	2e00      	cmp	r6, #0
 8000b24:	f040 80a4 	bne.w	8000c70 <__udivmoddi4+0x234>
 8000b28:	1a8a      	subs	r2, r1, r2
 8000b2a:	0c03      	lsrs	r3, r0, #16
 8000b2c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b30:	b280      	uxth	r0, r0
 8000b32:	b2bc      	uxth	r4, r7
 8000b34:	2101      	movs	r1, #1
 8000b36:	fbb2 fcfe 	udiv	ip, r2, lr
 8000b3a:	fb0e 221c 	mls	r2, lr, ip, r2
 8000b3e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000b42:	fb04 f20c 	mul.w	r2, r4, ip
 8000b46:	429a      	cmp	r2, r3
 8000b48:	d907      	bls.n	8000b5a <__udivmoddi4+0x11e>
 8000b4a:	18fb      	adds	r3, r7, r3
 8000b4c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000b50:	d202      	bcs.n	8000b58 <__udivmoddi4+0x11c>
 8000b52:	429a      	cmp	r2, r3
 8000b54:	f200 80e0 	bhi.w	8000d18 <__udivmoddi4+0x2dc>
 8000b58:	46c4      	mov	ip, r8
 8000b5a:	1a9b      	subs	r3, r3, r2
 8000b5c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000b60:	fb0e 3312 	mls	r3, lr, r2, r3
 8000b64:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000b68:	fb02 f404 	mul.w	r4, r2, r4
 8000b6c:	429c      	cmp	r4, r3
 8000b6e:	d907      	bls.n	8000b80 <__udivmoddi4+0x144>
 8000b70:	18fb      	adds	r3, r7, r3
 8000b72:	f102 30ff 	add.w	r0, r2, #4294967295
 8000b76:	d202      	bcs.n	8000b7e <__udivmoddi4+0x142>
 8000b78:	429c      	cmp	r4, r3
 8000b7a:	f200 80ca 	bhi.w	8000d12 <__udivmoddi4+0x2d6>
 8000b7e:	4602      	mov	r2, r0
 8000b80:	1b1b      	subs	r3, r3, r4
 8000b82:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000b86:	e7a5      	b.n	8000ad4 <__udivmoddi4+0x98>
 8000b88:	f1c1 0620 	rsb	r6, r1, #32
 8000b8c:	408b      	lsls	r3, r1
 8000b8e:	fa22 f706 	lsr.w	r7, r2, r6
 8000b92:	431f      	orrs	r7, r3
 8000b94:	fa0e f401 	lsl.w	r4, lr, r1
 8000b98:	fa20 f306 	lsr.w	r3, r0, r6
 8000b9c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ba0:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000ba4:	4323      	orrs	r3, r4
 8000ba6:	fa00 f801 	lsl.w	r8, r0, r1
 8000baa:	fa1f fc87 	uxth.w	ip, r7
 8000bae:	fbbe f0f9 	udiv	r0, lr, r9
 8000bb2:	0c1c      	lsrs	r4, r3, #16
 8000bb4:	fb09 ee10 	mls	lr, r9, r0, lr
 8000bb8:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000bbc:	fb00 fe0c 	mul.w	lr, r0, ip
 8000bc0:	45a6      	cmp	lr, r4
 8000bc2:	fa02 f201 	lsl.w	r2, r2, r1
 8000bc6:	d909      	bls.n	8000bdc <__udivmoddi4+0x1a0>
 8000bc8:	193c      	adds	r4, r7, r4
 8000bca:	f100 3aff 	add.w	sl, r0, #4294967295
 8000bce:	f080 809c 	bcs.w	8000d0a <__udivmoddi4+0x2ce>
 8000bd2:	45a6      	cmp	lr, r4
 8000bd4:	f240 8099 	bls.w	8000d0a <__udivmoddi4+0x2ce>
 8000bd8:	3802      	subs	r0, #2
 8000bda:	443c      	add	r4, r7
 8000bdc:	eba4 040e 	sub.w	r4, r4, lr
 8000be0:	fa1f fe83 	uxth.w	lr, r3
 8000be4:	fbb4 f3f9 	udiv	r3, r4, r9
 8000be8:	fb09 4413 	mls	r4, r9, r3, r4
 8000bec:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000bf0:	fb03 fc0c 	mul.w	ip, r3, ip
 8000bf4:	45a4      	cmp	ip, r4
 8000bf6:	d908      	bls.n	8000c0a <__udivmoddi4+0x1ce>
 8000bf8:	193c      	adds	r4, r7, r4
 8000bfa:	f103 3eff 	add.w	lr, r3, #4294967295
 8000bfe:	f080 8082 	bcs.w	8000d06 <__udivmoddi4+0x2ca>
 8000c02:	45a4      	cmp	ip, r4
 8000c04:	d97f      	bls.n	8000d06 <__udivmoddi4+0x2ca>
 8000c06:	3b02      	subs	r3, #2
 8000c08:	443c      	add	r4, r7
 8000c0a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000c0e:	eba4 040c 	sub.w	r4, r4, ip
 8000c12:	fba0 ec02 	umull	lr, ip, r0, r2
 8000c16:	4564      	cmp	r4, ip
 8000c18:	4673      	mov	r3, lr
 8000c1a:	46e1      	mov	r9, ip
 8000c1c:	d362      	bcc.n	8000ce4 <__udivmoddi4+0x2a8>
 8000c1e:	d05f      	beq.n	8000ce0 <__udivmoddi4+0x2a4>
 8000c20:	b15d      	cbz	r5, 8000c3a <__udivmoddi4+0x1fe>
 8000c22:	ebb8 0203 	subs.w	r2, r8, r3
 8000c26:	eb64 0409 	sbc.w	r4, r4, r9
 8000c2a:	fa04 f606 	lsl.w	r6, r4, r6
 8000c2e:	fa22 f301 	lsr.w	r3, r2, r1
 8000c32:	431e      	orrs	r6, r3
 8000c34:	40cc      	lsrs	r4, r1
 8000c36:	e9c5 6400 	strd	r6, r4, [r5]
 8000c3a:	2100      	movs	r1, #0
 8000c3c:	e74f      	b.n	8000ade <__udivmoddi4+0xa2>
 8000c3e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000c42:	0c01      	lsrs	r1, r0, #16
 8000c44:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000c48:	b280      	uxth	r0, r0
 8000c4a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000c4e:	463b      	mov	r3, r7
 8000c50:	4638      	mov	r0, r7
 8000c52:	463c      	mov	r4, r7
 8000c54:	46b8      	mov	r8, r7
 8000c56:	46be      	mov	lr, r7
 8000c58:	2620      	movs	r6, #32
 8000c5a:	fbb1 f1f7 	udiv	r1, r1, r7
 8000c5e:	eba2 0208 	sub.w	r2, r2, r8
 8000c62:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000c66:	e766      	b.n	8000b36 <__udivmoddi4+0xfa>
 8000c68:	4601      	mov	r1, r0
 8000c6a:	e718      	b.n	8000a9e <__udivmoddi4+0x62>
 8000c6c:	4610      	mov	r0, r2
 8000c6e:	e72c      	b.n	8000aca <__udivmoddi4+0x8e>
 8000c70:	f1c6 0220 	rsb	r2, r6, #32
 8000c74:	fa2e f302 	lsr.w	r3, lr, r2
 8000c78:	40b7      	lsls	r7, r6
 8000c7a:	40b1      	lsls	r1, r6
 8000c7c:	fa20 f202 	lsr.w	r2, r0, r2
 8000c80:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c84:	430a      	orrs	r2, r1
 8000c86:	fbb3 f8fe 	udiv	r8, r3, lr
 8000c8a:	b2bc      	uxth	r4, r7
 8000c8c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000c90:	0c11      	lsrs	r1, r2, #16
 8000c92:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000c96:	fb08 f904 	mul.w	r9, r8, r4
 8000c9a:	40b0      	lsls	r0, r6
 8000c9c:	4589      	cmp	r9, r1
 8000c9e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000ca2:	b280      	uxth	r0, r0
 8000ca4:	d93e      	bls.n	8000d24 <__udivmoddi4+0x2e8>
 8000ca6:	1879      	adds	r1, r7, r1
 8000ca8:	f108 3cff 	add.w	ip, r8, #4294967295
 8000cac:	d201      	bcs.n	8000cb2 <__udivmoddi4+0x276>
 8000cae:	4589      	cmp	r9, r1
 8000cb0:	d81f      	bhi.n	8000cf2 <__udivmoddi4+0x2b6>
 8000cb2:	eba1 0109 	sub.w	r1, r1, r9
 8000cb6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000cba:	fb09 f804 	mul.w	r8, r9, r4
 8000cbe:	fb0e 1119 	mls	r1, lr, r9, r1
 8000cc2:	b292      	uxth	r2, r2
 8000cc4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000cc8:	4542      	cmp	r2, r8
 8000cca:	d229      	bcs.n	8000d20 <__udivmoddi4+0x2e4>
 8000ccc:	18ba      	adds	r2, r7, r2
 8000cce:	f109 31ff 	add.w	r1, r9, #4294967295
 8000cd2:	d2c4      	bcs.n	8000c5e <__udivmoddi4+0x222>
 8000cd4:	4542      	cmp	r2, r8
 8000cd6:	d2c2      	bcs.n	8000c5e <__udivmoddi4+0x222>
 8000cd8:	f1a9 0102 	sub.w	r1, r9, #2
 8000cdc:	443a      	add	r2, r7
 8000cde:	e7be      	b.n	8000c5e <__udivmoddi4+0x222>
 8000ce0:	45f0      	cmp	r8, lr
 8000ce2:	d29d      	bcs.n	8000c20 <__udivmoddi4+0x1e4>
 8000ce4:	ebbe 0302 	subs.w	r3, lr, r2
 8000ce8:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000cec:	3801      	subs	r0, #1
 8000cee:	46e1      	mov	r9, ip
 8000cf0:	e796      	b.n	8000c20 <__udivmoddi4+0x1e4>
 8000cf2:	eba7 0909 	sub.w	r9, r7, r9
 8000cf6:	4449      	add	r1, r9
 8000cf8:	f1a8 0c02 	sub.w	ip, r8, #2
 8000cfc:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d00:	fb09 f804 	mul.w	r8, r9, r4
 8000d04:	e7db      	b.n	8000cbe <__udivmoddi4+0x282>
 8000d06:	4673      	mov	r3, lr
 8000d08:	e77f      	b.n	8000c0a <__udivmoddi4+0x1ce>
 8000d0a:	4650      	mov	r0, sl
 8000d0c:	e766      	b.n	8000bdc <__udivmoddi4+0x1a0>
 8000d0e:	4608      	mov	r0, r1
 8000d10:	e6fd      	b.n	8000b0e <__udivmoddi4+0xd2>
 8000d12:	443b      	add	r3, r7
 8000d14:	3a02      	subs	r2, #2
 8000d16:	e733      	b.n	8000b80 <__udivmoddi4+0x144>
 8000d18:	f1ac 0c02 	sub.w	ip, ip, #2
 8000d1c:	443b      	add	r3, r7
 8000d1e:	e71c      	b.n	8000b5a <__udivmoddi4+0x11e>
 8000d20:	4649      	mov	r1, r9
 8000d22:	e79c      	b.n	8000c5e <__udivmoddi4+0x222>
 8000d24:	eba1 0109 	sub.w	r1, r1, r9
 8000d28:	46c4      	mov	ip, r8
 8000d2a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d2e:	fb09 f804 	mul.w	r8, r9, r4
 8000d32:	e7c4      	b.n	8000cbe <__udivmoddi4+0x282>

08000d34 <__aeabi_idiv0>:
 8000d34:	4770      	bx	lr
 8000d36:	bf00      	nop

08000d38 <I2C_EEP_Init>:
EEP_HandleTypeDef I2C_HI2C;


//EEPROM Init
bool I2C_EEP_Init(I2C_HandleTypeDef *HI2c, uint8_t I2CAddress)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b084      	sub	sp, #16
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	6078      	str	r0, [r7, #4]
 8000d40:	460b      	mov	r3, r1
 8000d42:	70fb      	strb	r3, [r7, #3]
	bool answer = false;
 8000d44:	2300      	movs	r3, #0
 8000d46:	73fb      	strb	r3, [r7, #15]

	I2C_HI2C.HI2c = HI2c;
 8000d48:	4a0e      	ldr	r2, [pc, #56]	@ (8000d84 <I2C_EEP_Init+0x4c>)
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	6013      	str	r3, [r2, #0]
	I2C_HI2C.Address = I2CAddress;
 8000d4e:	4a0d      	ldr	r2, [pc, #52]	@ (8000d84 <I2C_EEP_Init+0x4c>)
 8000d50:	78fb      	ldrb	r3, [r7, #3]
 8000d52:	7153      	strb	r3, [r2, #5]

	HAL_GPIO_WritePin(PROM_WP_GPIO_Port, PROM_WP_Pin, GPIO_PIN_SET);
 8000d54:	2201      	movs	r2, #1
 8000d56:	2120      	movs	r1, #32
 8000d58:	480b      	ldr	r0, [pc, #44]	@ (8000d88 <I2C_EEP_Init+0x50>)
 8000d5a:	f008 f9e1 	bl	8009120 <HAL_GPIO_WritePin>

	if (HAL_I2C_IsDeviceReady(I2C_HI2C.HI2c, I2C_HI2C.Address , 2, 100) == HAL_OK)
 8000d5e:	4b09      	ldr	r3, [pc, #36]	@ (8000d84 <I2C_EEP_Init+0x4c>)
 8000d60:	6818      	ldr	r0, [r3, #0]
 8000d62:	4b08      	ldr	r3, [pc, #32]	@ (8000d84 <I2C_EEP_Init+0x4c>)
 8000d64:	795b      	ldrb	r3, [r3, #5]
 8000d66:	4619      	mov	r1, r3
 8000d68:	2364      	movs	r3, #100	@ 0x64
 8000d6a:	2202      	movs	r2, #2
 8000d6c:	f008 fcd2 	bl	8009714 <HAL_I2C_IsDeviceReady>
 8000d70:	4603      	mov	r3, r0
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	d101      	bne.n	8000d7a <I2C_EEP_Init+0x42>
	{
		answer = true;
 8000d76:	2301      	movs	r3, #1
 8000d78:	73fb      	strb	r3, [r7, #15]
	}
	return answer;
 8000d7a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d7c:	4618      	mov	r0, r3
 8000d7e:	3710      	adds	r7, #16
 8000d80:	46bd      	mov	sp, r7
 8000d82:	bd80      	pop	{r7, pc}
 8000d84:	20000028 	.word	0x20000028
 8000d88:	48000400 	.word	0x48000400

08000d8c <I2C_EEP_Read>:

uint8_t I2C_EEP_Read(uint32_t MemAddress)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b088      	sub	sp, #32
 8000d90:	af04      	add	r7, sp, #16
 8000d92:	6078      	str	r0, [r7, #4]
	uint8_t result[2] = {0,};
 8000d94:	2300      	movs	r3, #0
 8000d96:	81bb      	strh	r3, [r7, #12]

	HAL_GPIO_WritePin(PROM_WP_GPIO_Port, PROM_WP_Pin, GPIO_PIN_SET);
 8000d98:	2201      	movs	r2, #1
 8000d9a:	2120      	movs	r1, #32
 8000d9c:	4813      	ldr	r0, [pc, #76]	@ (8000dec <I2C_EEP_Read+0x60>)
 8000d9e:	f008 f9bf 	bl	8009120 <HAL_GPIO_WritePin>
	//HAL_Delay(10);
	while(HAL_I2C_IsDeviceReady(I2C_HI2C.HI2c, I2C_HI2C.Address, 1, HAL_MAX_DELAY) != HAL_OK);
 8000da2:	bf00      	nop
 8000da4:	4b12      	ldr	r3, [pc, #72]	@ (8000df0 <I2C_EEP_Read+0x64>)
 8000da6:	6818      	ldr	r0, [r3, #0]
 8000da8:	4b11      	ldr	r3, [pc, #68]	@ (8000df0 <I2C_EEP_Read+0x64>)
 8000daa:	795b      	ldrb	r3, [r3, #5]
 8000dac:	4619      	mov	r1, r3
 8000dae:	f04f 33ff 	mov.w	r3, #4294967295
 8000db2:	2201      	movs	r2, #1
 8000db4:	f008 fcae 	bl	8009714 <HAL_I2C_IsDeviceReady>
 8000db8:	4603      	mov	r3, r0
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d1f2      	bne.n	8000da4 <I2C_EEP_Read+0x18>

	HAL_I2C_Mem_Read(I2C_HI2C.HI2c, I2C_HI2C.Address, MemAddress, I2C_MEMADD_SIZE_8BIT, result, 1, HAL_MAX_DELAY);
 8000dbe:	4b0c      	ldr	r3, [pc, #48]	@ (8000df0 <I2C_EEP_Read+0x64>)
 8000dc0:	6818      	ldr	r0, [r3, #0]
 8000dc2:	4b0b      	ldr	r3, [pc, #44]	@ (8000df0 <I2C_EEP_Read+0x64>)
 8000dc4:	795b      	ldrb	r3, [r3, #5]
 8000dc6:	4619      	mov	r1, r3
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	b29a      	uxth	r2, r3
 8000dcc:	f04f 33ff 	mov.w	r3, #4294967295
 8000dd0:	9302      	str	r3, [sp, #8]
 8000dd2:	2301      	movs	r3, #1
 8000dd4:	9301      	str	r3, [sp, #4]
 8000dd6:	f107 030c 	add.w	r3, r7, #12
 8000dda:	9300      	str	r3, [sp, #0]
 8000ddc:	2301      	movs	r3, #1
 8000dde:	f008 fb7f 	bl	80094e0 <HAL_I2C_Mem_Read>
	//HAL_Delay(10);
	return result[0];
 8000de2:	7b3b      	ldrb	r3, [r7, #12]
}
 8000de4:	4618      	mov	r0, r3
 8000de6:	3710      	adds	r7, #16
 8000de8:	46bd      	mov	sp, r7
 8000dea:	bd80      	pop	{r7, pc}
 8000dec:	48000400 	.word	0x48000400
 8000df0:	20000028 	.word	0x20000028

08000df4 <I2C_EEP_Write>:

bool I2C_EEP_Write(uint32_t MemAddress, uint8_t Data)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	b088      	sub	sp, #32
 8000df8:	af04      	add	r7, sp, #16
 8000dfa:	6078      	str	r0, [r7, #4]
 8000dfc:	460b      	mov	r3, r1
 8000dfe:	70fb      	strb	r3, [r7, #3]
	bool answer = false;
 8000e00:	2300      	movs	r3, #0
 8000e02:	73fb      	strb	r3, [r7, #15]
	uint8_t result[2] = {Data,};
 8000e04:	2300      	movs	r3, #0
 8000e06:	81bb      	strh	r3, [r7, #12]
 8000e08:	78fb      	ldrb	r3, [r7, #3]
 8000e0a:	733b      	strb	r3, [r7, #12]
	HAL_GPIO_WritePin(PROM_WP_GPIO_Port, PROM_WP_Pin, GPIO_PIN_RESET);
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	2120      	movs	r1, #32
 8000e10:	4816      	ldr	r0, [pc, #88]	@ (8000e6c <I2C_EEP_Write+0x78>)
 8000e12:	f008 f985 	bl	8009120 <HAL_GPIO_WritePin>
	//HAL_Delay(10);
	while(HAL_I2C_IsDeviceReady(I2C_HI2C.HI2c, I2C_HI2C.Address, 1, HAL_MAX_DELAY) != HAL_OK);
 8000e16:	bf00      	nop
 8000e18:	4b15      	ldr	r3, [pc, #84]	@ (8000e70 <I2C_EEP_Write+0x7c>)
 8000e1a:	6818      	ldr	r0, [r3, #0]
 8000e1c:	4b14      	ldr	r3, [pc, #80]	@ (8000e70 <I2C_EEP_Write+0x7c>)
 8000e1e:	795b      	ldrb	r3, [r3, #5]
 8000e20:	4619      	mov	r1, r3
 8000e22:	f04f 33ff 	mov.w	r3, #4294967295
 8000e26:	2201      	movs	r2, #1
 8000e28:	f008 fc74 	bl	8009714 <HAL_I2C_IsDeviceReady>
 8000e2c:	4603      	mov	r3, r0
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d1f2      	bne.n	8000e18 <I2C_EEP_Write+0x24>

	HAL_I2C_Mem_Write(I2C_HI2C.HI2c, I2C_HI2C.Address, MemAddress, I2C_MEMADD_SIZE_8BIT, result, 1, HAL_MAX_DELAY);
 8000e32:	4b0f      	ldr	r3, [pc, #60]	@ (8000e70 <I2C_EEP_Write+0x7c>)
 8000e34:	6818      	ldr	r0, [r3, #0]
 8000e36:	4b0e      	ldr	r3, [pc, #56]	@ (8000e70 <I2C_EEP_Write+0x7c>)
 8000e38:	795b      	ldrb	r3, [r3, #5]
 8000e3a:	4619      	mov	r1, r3
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	b29a      	uxth	r2, r3
 8000e40:	f04f 33ff 	mov.w	r3, #4294967295
 8000e44:	9302      	str	r3, [sp, #8]
 8000e46:	2301      	movs	r3, #1
 8000e48:	9301      	str	r3, [sp, #4]
 8000e4a:	f107 030c 	add.w	r3, r7, #12
 8000e4e:	9300      	str	r3, [sp, #0]
 8000e50:	2301      	movs	r3, #1
 8000e52:	f008 fa31 	bl	80092b8 <HAL_I2C_Mem_Write>
	//HAL_Delay(10);
	HAL_GPIO_WritePin(PROM_WP_GPIO_Port, PROM_WP_Pin, GPIO_PIN_SET);
 8000e56:	2201      	movs	r2, #1
 8000e58:	2120      	movs	r1, #32
 8000e5a:	4804      	ldr	r0, [pc, #16]	@ (8000e6c <I2C_EEP_Write+0x78>)
 8000e5c:	f008 f960 	bl	8009120 <HAL_GPIO_WritePin>
	//HAL_Delay(10);
	return answer;
 8000e60:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e62:	4618      	mov	r0, r3
 8000e64:	3710      	adds	r7, #16
 8000e66:	46bd      	mov	sp, r7
 8000e68:	bd80      	pop	{r7, pc}
 8000e6a:	bf00      	nop
 8000e6c:	48000400 	.word	0x48000400
 8000e70:	20000028 	.word	0x20000028

08000e74 <I2C_EEP_READ_U08>:
	HAL_I2C_Mem_Read(&hI2C1, DEVICE_ADDR, Idx, I2C_MEMADD_SIZE_8BIT, &rbuf, Page, HAL_MAX_DELAY);//(hI2C1, DEVICE_ADDR, Idx, I2C_MEMADD_SIZE_16BIT, rbuf, Page, 1000);
	return rbuf;
}
*/
uint8_t I2C_EEP_READ_U08 (uint32_t Idx)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b084      	sub	sp, #16
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]
	uint8_t result = 0;
 8000e7c:	2300      	movs	r3, #0
 8000e7e:	73fb      	strb	r3, [r7, #15]
	result = I2C_EEP_Read(Idx);
 8000e80:	6878      	ldr	r0, [r7, #4]
 8000e82:	f7ff ff83 	bl	8000d8c <I2C_EEP_Read>
 8000e86:	4603      	mov	r3, r0
 8000e88:	73fb      	strb	r3, [r7, #15]
	return result;
 8000e8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e8c:	4618      	mov	r0, r3
 8000e8e:	3710      	adds	r7, #16
 8000e90:	46bd      	mov	sp, r7
 8000e92:	bd80      	pop	{r7, pc}

08000e94 <I2C_EEP_READ_U16>:

uint16_t I2C_EEP_READ_U16(uint32_t Idx)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b084      	sub	sp, #16
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	6078      	str	r0, [r7, #4]
	uint16_t result = 0;
 8000e9c:	2300      	movs	r3, #0
 8000e9e:	81fb      	strh	r3, [r7, #14]

	result =  (uint16_t)(I2C_EEP_Read(Idx) << 8) ;
 8000ea0:	6878      	ldr	r0, [r7, #4]
 8000ea2:	f7ff ff73 	bl	8000d8c <I2C_EEP_Read>
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	021b      	lsls	r3, r3, #8
 8000eaa:	81fb      	strh	r3, [r7, #14]
	result |= (uint16_t)(I2C_EEP_Read(Idx+1));
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	3301      	adds	r3, #1
 8000eb0:	4618      	mov	r0, r3
 8000eb2:	f7ff ff6b 	bl	8000d8c <I2C_EEP_Read>
 8000eb6:	4603      	mov	r3, r0
 8000eb8:	461a      	mov	r2, r3
 8000eba:	89fb      	ldrh	r3, [r7, #14]
 8000ebc:	4313      	orrs	r3, r2
 8000ebe:	81fb      	strh	r3, [r7, #14]

	return result;
 8000ec0:	89fb      	ldrh	r3, [r7, #14]
}
 8000ec2:	4618      	mov	r0, r3
 8000ec4:	3710      	adds	r7, #16
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	bd80      	pop	{r7, pc}

08000eca <I2C_EEP_READ_U32>:

uint32_t I2C_EEP_READ_U32(uint32_t Idx)
{
 8000eca:	b580      	push	{r7, lr}
 8000ecc:	b084      	sub	sp, #16
 8000ece:	af00      	add	r7, sp, #0
 8000ed0:	6078      	str	r0, [r7, #4]
	uint32_t result = 0;
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	60fb      	str	r3, [r7, #12]

	result  = (uint32_t)(I2C_EEP_Read(Idx)   << 24);
 8000ed6:	6878      	ldr	r0, [r7, #4]
 8000ed8:	f7ff ff58 	bl	8000d8c <I2C_EEP_Read>
 8000edc:	4603      	mov	r3, r0
 8000ede:	061b      	lsls	r3, r3, #24
 8000ee0:	60fb      	str	r3, [r7, #12]
	result |= (uint32_t)(I2C_EEP_Read(Idx+1) << 16);
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	3301      	adds	r3, #1
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	f7ff ff50 	bl	8000d8c <I2C_EEP_Read>
 8000eec:	4603      	mov	r3, r0
 8000eee:	041b      	lsls	r3, r3, #16
 8000ef0:	68fa      	ldr	r2, [r7, #12]
 8000ef2:	4313      	orrs	r3, r2
 8000ef4:	60fb      	str	r3, [r7, #12]
	result |= (uint32_t)(I2C_EEP_Read(Idx+2) << 8);
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	3302      	adds	r3, #2
 8000efa:	4618      	mov	r0, r3
 8000efc:	f7ff ff46 	bl	8000d8c <I2C_EEP_Read>
 8000f00:	4603      	mov	r3, r0
 8000f02:	021b      	lsls	r3, r3, #8
 8000f04:	68fa      	ldr	r2, [r7, #12]
 8000f06:	4313      	orrs	r3, r2
 8000f08:	60fb      	str	r3, [r7, #12]
	result |= (uint32_t)(I2C_EEP_Read(Idx+3));
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	3303      	adds	r3, #3
 8000f0e:	4618      	mov	r0, r3
 8000f10:	f7ff ff3c 	bl	8000d8c <I2C_EEP_Read>
 8000f14:	4603      	mov	r3, r0
 8000f16:	461a      	mov	r2, r3
 8000f18:	68fb      	ldr	r3, [r7, #12]
 8000f1a:	4313      	orrs	r3, r2
 8000f1c:	60fb      	str	r3, [r7, #12]

	return result;
 8000f1e:	68fb      	ldr	r3, [r7, #12]
}
 8000f20:	4618      	mov	r0, r3
 8000f22:	3710      	adds	r7, #16
 8000f24:	46bd      	mov	sp, r7
 8000f26:	bd80      	pop	{r7, pc}

08000f28 <I2C_EEP_READ_FLOAT>:

float I2C_EEP_READ_FLOAT (uint32_t Idx)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b084      	sub	sp, #16
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	6078      	str	r0, [r7, #4]
	uint32_t result  = 0;
 8000f30:	2300      	movs	r3, #0
 8000f32:	60fb      	str	r3, [r7, #12]

	result  = (uint32_t)(I2C_EEP_Read(Idx)   << 24);
 8000f34:	6878      	ldr	r0, [r7, #4]
 8000f36:	f7ff ff29 	bl	8000d8c <I2C_EEP_Read>
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	061b      	lsls	r3, r3, #24
 8000f3e:	60fb      	str	r3, [r7, #12]
	result |= (uint32_t)(I2C_EEP_Read(Idx+1) << 16);
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	3301      	adds	r3, #1
 8000f44:	4618      	mov	r0, r3
 8000f46:	f7ff ff21 	bl	8000d8c <I2C_EEP_Read>
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	041a      	lsls	r2, r3, #16
 8000f4e:	68fb      	ldr	r3, [r7, #12]
 8000f50:	4313      	orrs	r3, r2
 8000f52:	60fb      	str	r3, [r7, #12]
	result |= (uint32_t)(I2C_EEP_Read(Idx+2) << 8);
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	3302      	adds	r3, #2
 8000f58:	4618      	mov	r0, r3
 8000f5a:	f7ff ff17 	bl	8000d8c <I2C_EEP_Read>
 8000f5e:	4603      	mov	r3, r0
 8000f60:	021a      	lsls	r2, r3, #8
 8000f62:	68fb      	ldr	r3, [r7, #12]
 8000f64:	4313      	orrs	r3, r2
 8000f66:	60fb      	str	r3, [r7, #12]
	result |= (uint32_t)(I2C_EEP_Read(Idx+3));
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	3303      	adds	r3, #3
 8000f6c:	4618      	mov	r0, r3
 8000f6e:	f7ff ff0d 	bl	8000d8c <I2C_EEP_Read>
 8000f72:	4603      	mov	r3, r0
 8000f74:	461a      	mov	r2, r3
 8000f76:	68fb      	ldr	r3, [r7, #12]
 8000f78:	4313      	orrs	r3, r2
 8000f7a:	60fb      	str	r3, [r7, #12]


	return *((float*)&result);
 8000f7c:	f107 030c 	add.w	r3, r7, #12
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	ee07 3a90 	vmov	s15, r3
}
 8000f86:	eeb0 0a67 	vmov.f32	s0, s15
 8000f8a:	3710      	adds	r7, #16
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	bd80      	pop	{r7, pc}

08000f90 <I2C_EEP_WRITE_U08>:

uint8_t I2C_EEP_WRITE_U08 (uint32_t Idx, uint8_t nData)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b084      	sub	sp, #16
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]
 8000f98:	460b      	mov	r3, r1
 8000f9a:	70fb      	strb	r3, [r7, #3]

	uint8_t ret1 		= 0;
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	73bb      	strb	r3, [r7, #14]
	uint8_t ret2 		= 0;
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	737b      	strb	r3, [r7, #13]

	uint8_t nVerifyOk 	= FAULT;
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	73fb      	strb	r3, [r7, #15]

	ret1 = I2C_EEP_Write(Idx, nData);
 8000fa8:	78fb      	ldrb	r3, [r7, #3]
 8000faa:	4619      	mov	r1, r3
 8000fac:	6878      	ldr	r0, [r7, #4]
 8000fae:	f7ff ff21 	bl	8000df4 <I2C_EEP_Write>
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	73bb      	strb	r3, [r7, #14]
	ret2 = I2C_EEP_Read (Idx);
 8000fb6:	6878      	ldr	r0, [r7, #4]
 8000fb8:	f7ff fee8 	bl	8000d8c <I2C_EEP_Read>
 8000fbc:	4603      	mov	r3, r0
 8000fbe:	737b      	strb	r3, [r7, #13]

	if(ret1 == ret2) nVerifyOk = OK;
 8000fc0:	7bba      	ldrb	r2, [r7, #14]
 8000fc2:	7b7b      	ldrb	r3, [r7, #13]
 8000fc4:	429a      	cmp	r2, r3
 8000fc6:	d101      	bne.n	8000fcc <I2C_EEP_WRITE_U08+0x3c>
 8000fc8:	2301      	movs	r3, #1
 8000fca:	73fb      	strb	r3, [r7, #15]

	return nVerifyOk;
 8000fcc:	7bfb      	ldrb	r3, [r7, #15]

}
 8000fce:	4618      	mov	r0, r3
 8000fd0:	3710      	adds	r7, #16
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	bd80      	pop	{r7, pc}

08000fd6 <I2C_EEP_WRITE_U16>:

uint8_t I2C_EEP_WRITE_U16(uint32_t Idx, uint16_t nData)
{
 8000fd6:	b580      	push	{r7, lr}
 8000fd8:	b084      	sub	sp, #16
 8000fda:	af00      	add	r7, sp, #0
 8000fdc:	6078      	str	r0, [r7, #4]
 8000fde:	460b      	mov	r3, r1
 8000fe0:	807b      	strh	r3, [r7, #2]
	uint16_t ret1 		= 0;
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	81bb      	strh	r3, [r7, #12]
	uint8_t nVerifyOk 	= FAULT;
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	73fb      	strb	r3, [r7, #15]


	I2C_EEP_Write(Idx  , ((nData >>  8)  & 0xFF)	);
 8000fea:	887b      	ldrh	r3, [r7, #2]
 8000fec:	0a1b      	lsrs	r3, r3, #8
 8000fee:	b29b      	uxth	r3, r3
 8000ff0:	b2db      	uxtb	r3, r3
 8000ff2:	4619      	mov	r1, r3
 8000ff4:	6878      	ldr	r0, [r7, #4]
 8000ff6:	f7ff fefd 	bl	8000df4 <I2C_EEP_Write>
	I2C_EEP_Write(Idx+1, ((nData      )  & 0xFF) 	);
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	3301      	adds	r3, #1
 8000ffe:	887a      	ldrh	r2, [r7, #2]
 8001000:	b2d2      	uxtb	r2, r2
 8001002:	4611      	mov	r1, r2
 8001004:	4618      	mov	r0, r3
 8001006:	f7ff fef5 	bl	8000df4 <I2C_EEP_Write>

	ret1  = (uint16_t) (I2C_EEP_Read(Idx) << 8);
 800100a:	6878      	ldr	r0, [r7, #4]
 800100c:	f7ff febe 	bl	8000d8c <I2C_EEP_Read>
 8001010:	4603      	mov	r3, r0
 8001012:	021b      	lsls	r3, r3, #8
 8001014:	81bb      	strh	r3, [r7, #12]
	ret1 |= (uint16_t) (I2C_EEP_Read(Idx+1) 	 );
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	3301      	adds	r3, #1
 800101a:	4618      	mov	r0, r3
 800101c:	f7ff feb6 	bl	8000d8c <I2C_EEP_Read>
 8001020:	4603      	mov	r3, r0
 8001022:	461a      	mov	r2, r3
 8001024:	89bb      	ldrh	r3, [r7, #12]
 8001026:	4313      	orrs	r3, r2
 8001028:	81bb      	strh	r3, [r7, #12]


	if(ret1 == nData) nVerifyOk = OK;
 800102a:	89ba      	ldrh	r2, [r7, #12]
 800102c:	887b      	ldrh	r3, [r7, #2]
 800102e:	429a      	cmp	r2, r3
 8001030:	d101      	bne.n	8001036 <I2C_EEP_WRITE_U16+0x60>
 8001032:	2301      	movs	r3, #1
 8001034:	73fb      	strb	r3, [r7, #15]

	return nVerifyOk;
 8001036:	7bfb      	ldrb	r3, [r7, #15]
}
 8001038:	4618      	mov	r0, r3
 800103a:	3710      	adds	r7, #16
 800103c:	46bd      	mov	sp, r7
 800103e:	bd80      	pop	{r7, pc}

08001040 <I2C_EEP_WRITE_U32>:

uint8_t I2C_EEP_WRITE_U32(uint32_t Idx, uint32_t nData)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b084      	sub	sp, #16
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
 8001048:	6039      	str	r1, [r7, #0]
	uint32_t ret1 		= 0;
 800104a:	2300      	movs	r3, #0
 800104c:	60bb      	str	r3, [r7, #8]
	uint8_t nVerifyOk 	= FAULT;
 800104e:	2300      	movs	r3, #0
 8001050:	73fb      	strb	r3, [r7, #15]

	I2C_EEP_Write(Idx,   ((nData >> 24)  & 0xFF) 	);
 8001052:	683b      	ldr	r3, [r7, #0]
 8001054:	0e1b      	lsrs	r3, r3, #24
 8001056:	b2db      	uxtb	r3, r3
 8001058:	4619      	mov	r1, r3
 800105a:	6878      	ldr	r0, [r7, #4]
 800105c:	f7ff feca 	bl	8000df4 <I2C_EEP_Write>
	I2C_EEP_Write(Idx+1, ((nData >> 16)  & 0xFF) 	);
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	1c5a      	adds	r2, r3, #1
 8001064:	683b      	ldr	r3, [r7, #0]
 8001066:	0c1b      	lsrs	r3, r3, #16
 8001068:	b2db      	uxtb	r3, r3
 800106a:	4619      	mov	r1, r3
 800106c:	4610      	mov	r0, r2
 800106e:	f7ff fec1 	bl	8000df4 <I2C_EEP_Write>
	I2C_EEP_Write(Idx+2, ((nData >>  8)  & 0xFF)	);
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	1c9a      	adds	r2, r3, #2
 8001076:	683b      	ldr	r3, [r7, #0]
 8001078:	0a1b      	lsrs	r3, r3, #8
 800107a:	b2db      	uxtb	r3, r3
 800107c:	4619      	mov	r1, r3
 800107e:	4610      	mov	r0, r2
 8001080:	f7ff feb8 	bl	8000df4 <I2C_EEP_Write>
	I2C_EEP_Write(Idx+3, ((nData      )  & 0xFF) 	);
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	3303      	adds	r3, #3
 8001088:	683a      	ldr	r2, [r7, #0]
 800108a:	b2d2      	uxtb	r2, r2
 800108c:	4611      	mov	r1, r2
 800108e:	4618      	mov	r0, r3
 8001090:	f7ff feb0 	bl	8000df4 <I2C_EEP_Write>

	ret1  = (uint32_t) (I2C_EEP_Read (Idx  ) << 24);
 8001094:	6878      	ldr	r0, [r7, #4]
 8001096:	f7ff fe79 	bl	8000d8c <I2C_EEP_Read>
 800109a:	4603      	mov	r3, r0
 800109c:	061b      	lsls	r3, r3, #24
 800109e:	60bb      	str	r3, [r7, #8]
	ret1 |= (uint32_t) (I2C_EEP_Read (Idx+1) << 16);
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	3301      	adds	r3, #1
 80010a4:	4618      	mov	r0, r3
 80010a6:	f7ff fe71 	bl	8000d8c <I2C_EEP_Read>
 80010aa:	4603      	mov	r3, r0
 80010ac:	041b      	lsls	r3, r3, #16
 80010ae:	68ba      	ldr	r2, [r7, #8]
 80010b0:	4313      	orrs	r3, r2
 80010b2:	60bb      	str	r3, [r7, #8]
	ret1 |= (uint32_t) (I2C_EEP_Read (Idx+2) <<  8);
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	3302      	adds	r3, #2
 80010b8:	4618      	mov	r0, r3
 80010ba:	f7ff fe67 	bl	8000d8c <I2C_EEP_Read>
 80010be:	4603      	mov	r3, r0
 80010c0:	021b      	lsls	r3, r3, #8
 80010c2:	68ba      	ldr	r2, [r7, #8]
 80010c4:	4313      	orrs	r3, r2
 80010c6:	60bb      	str	r3, [r7, #8]
	ret1 |= (uint32_t) (I2C_EEP_Read (Idx+3)      );
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	3303      	adds	r3, #3
 80010cc:	4618      	mov	r0, r3
 80010ce:	f7ff fe5d 	bl	8000d8c <I2C_EEP_Read>
 80010d2:	4603      	mov	r3, r0
 80010d4:	461a      	mov	r2, r3
 80010d6:	68bb      	ldr	r3, [r7, #8]
 80010d8:	4313      	orrs	r3, r2
 80010da:	60bb      	str	r3, [r7, #8]

	if(ret1 == nData) nVerifyOk = OK;
 80010dc:	68ba      	ldr	r2, [r7, #8]
 80010de:	683b      	ldr	r3, [r7, #0]
 80010e0:	429a      	cmp	r2, r3
 80010e2:	d101      	bne.n	80010e8 <I2C_EEP_WRITE_U32+0xa8>
 80010e4:	2301      	movs	r3, #1
 80010e6:	73fb      	strb	r3, [r7, #15]

	return nVerifyOk;
 80010e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80010ea:	4618      	mov	r0, r3
 80010ec:	3710      	adds	r7, #16
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bd80      	pop	{r7, pc}

080010f2 <I2C_EEP_WRITE_FLOAT>:

uint8_t I2C_EEP_WRITE_FLOAT (uint32_t Idx, float fData)
{
 80010f2:	b580      	push	{r7, lr}
 80010f4:	b086      	sub	sp, #24
 80010f6:	af00      	add	r7, sp, #0
 80010f8:	6078      	str	r0, [r7, #4]
 80010fa:	ed87 0a00 	vstr	s0, [r7]
	uint32_t nRelt = *((uint32_t*)&fData);
 80010fe:	463b      	mov	r3, r7
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	613b      	str	r3, [r7, #16]
	uint32_t ret1 		= 0;
 8001104:	2300      	movs	r3, #0
 8001106:	60fb      	str	r3, [r7, #12]

	uint8_t nVerifyOk 	= FAULT;
 8001108:	2300      	movs	r3, #0
 800110a:	75fb      	strb	r3, [r7, #23]

	I2C_EEP_Write(Idx,   ((nRelt >> 24)  & 0xFF) 	);
 800110c:	693b      	ldr	r3, [r7, #16]
 800110e:	0e1b      	lsrs	r3, r3, #24
 8001110:	b2db      	uxtb	r3, r3
 8001112:	4619      	mov	r1, r3
 8001114:	6878      	ldr	r0, [r7, #4]
 8001116:	f7ff fe6d 	bl	8000df4 <I2C_EEP_Write>
	I2C_EEP_Write(Idx+1, ((nRelt >> 16)  & 0xFF) 	);
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	1c5a      	adds	r2, r3, #1
 800111e:	693b      	ldr	r3, [r7, #16]
 8001120:	0c1b      	lsrs	r3, r3, #16
 8001122:	b2db      	uxtb	r3, r3
 8001124:	4619      	mov	r1, r3
 8001126:	4610      	mov	r0, r2
 8001128:	f7ff fe64 	bl	8000df4 <I2C_EEP_Write>
	I2C_EEP_Write(Idx+2, ((nRelt >>  8)  & 0xFF)	);
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	1c9a      	adds	r2, r3, #2
 8001130:	693b      	ldr	r3, [r7, #16]
 8001132:	0a1b      	lsrs	r3, r3, #8
 8001134:	b2db      	uxtb	r3, r3
 8001136:	4619      	mov	r1, r3
 8001138:	4610      	mov	r0, r2
 800113a:	f7ff fe5b 	bl	8000df4 <I2C_EEP_Write>
	I2C_EEP_Write(Idx+3, ((nRelt      )  & 0xFF) 	);
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	3303      	adds	r3, #3
 8001142:	693a      	ldr	r2, [r7, #16]
 8001144:	b2d2      	uxtb	r2, r2
 8001146:	4611      	mov	r1, r2
 8001148:	4618      	mov	r0, r3
 800114a:	f7ff fe53 	bl	8000df4 <I2C_EEP_Write>

	ret1  = (uint32_t) (I2C_EEP_Read (Idx  ) << 24);
 800114e:	6878      	ldr	r0, [r7, #4]
 8001150:	f7ff fe1c 	bl	8000d8c <I2C_EEP_Read>
 8001154:	4603      	mov	r3, r0
 8001156:	061b      	lsls	r3, r3, #24
 8001158:	60fb      	str	r3, [r7, #12]
	ret1 |= (uint32_t) (I2C_EEP_Read (Idx+1) << 16);
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	3301      	adds	r3, #1
 800115e:	4618      	mov	r0, r3
 8001160:	f7ff fe14 	bl	8000d8c <I2C_EEP_Read>
 8001164:	4603      	mov	r3, r0
 8001166:	041b      	lsls	r3, r3, #16
 8001168:	68fa      	ldr	r2, [r7, #12]
 800116a:	4313      	orrs	r3, r2
 800116c:	60fb      	str	r3, [r7, #12]
	ret1 |= (uint32_t) (I2C_EEP_Read (Idx+2) <<  8);
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	3302      	adds	r3, #2
 8001172:	4618      	mov	r0, r3
 8001174:	f7ff fe0a 	bl	8000d8c <I2C_EEP_Read>
 8001178:	4603      	mov	r3, r0
 800117a:	021b      	lsls	r3, r3, #8
 800117c:	68fa      	ldr	r2, [r7, #12]
 800117e:	4313      	orrs	r3, r2
 8001180:	60fb      	str	r3, [r7, #12]
	ret1 |= (uint32_t) (I2C_EEP_Read (Idx+3)      );
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	3303      	adds	r3, #3
 8001186:	4618      	mov	r0, r3
 8001188:	f7ff fe00 	bl	8000d8c <I2C_EEP_Read>
 800118c:	4603      	mov	r3, r0
 800118e:	461a      	mov	r2, r3
 8001190:	68fb      	ldr	r3, [r7, #12]
 8001192:	4313      	orrs	r3, r2
 8001194:	60fb      	str	r3, [r7, #12]

	if(ret1 == nRelt) nVerifyOk = OK;
 8001196:	68fa      	ldr	r2, [r7, #12]
 8001198:	693b      	ldr	r3, [r7, #16]
 800119a:	429a      	cmp	r2, r3
 800119c:	d101      	bne.n	80011a2 <I2C_EEP_WRITE_FLOAT+0xb0>
 800119e:	2301      	movs	r3, #1
 80011a0:	75fb      	strb	r3, [r7, #23]

	return nVerifyOk;
 80011a2:	7dfb      	ldrb	r3, [r7, #23]
}
 80011a4:	4618      	mov	r0, r3
 80011a6:	3718      	adds	r7, #24
 80011a8:	46bd      	mov	sp, r7
 80011aa:	bd80      	pop	{r7, pc}

080011ac <EXT_Init>:
struct _tLDCTRL	tLdCtrl;
struct _tHVCTRL	tHvCtrl;
struct _tSiPMCTRL	tSiPmCtrl;

void EXT_Init(void)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	af00      	add	r7, sp, #0
	memset(&tLdCtrl, 0, sizeof(struct _tLDCTRL));
 80011b0:	2210      	movs	r2, #16
 80011b2:	2100      	movs	r1, #0
 80011b4:	4816      	ldr	r0, [pc, #88]	@ (8001210 <EXT_Init+0x64>)
 80011b6:	f00b ff8b 	bl	800d0d0 <memset>
	memset(&tPdCtrl, 0, sizeof(struct _tPDCTRL));
 80011ba:	2210      	movs	r2, #16
 80011bc:	2100      	movs	r1, #0
 80011be:	4815      	ldr	r0, [pc, #84]	@ (8001214 <EXT_Init+0x68>)
 80011c0:	f00b ff86 	bl	800d0d0 <memset>
	memset(&tHvCtrl, 0, sizeof(struct _tHVCTRL));
 80011c4:	2210      	movs	r2, #16
 80011c6:	2100      	movs	r1, #0
 80011c8:	4813      	ldr	r0, [pc, #76]	@ (8001218 <EXT_Init+0x6c>)
 80011ca:	f00b ff81 	bl	800d0d0 <memset>
	memset(&tSiPmCtrl, 0, sizeof(struct _tSiPMCTRL));
 80011ce:	2210      	movs	r2, #16
 80011d0:	2100      	movs	r1, #0
 80011d2:	4812      	ldr	r0, [pc, #72]	@ (800121c <EXT_Init+0x70>)
 80011d4:	f00b ff7c 	bl	800d0d0 <memset>

	tPdCtrl.AvgAdcVal 		= DEFAULT_ADC_PD_NORMAL_VAL;
 80011d8:	4b0e      	ldr	r3, [pc, #56]	@ (8001214 <EXT_Init+0x68>)
 80011da:	220a      	movs	r2, #10
 80011dc:	809a      	strh	r2, [r3, #4]
	tLdCtrl.AvgAdcVal 		= DEFAULT_ADC_LD_NORMAL_VAL;
 80011de:	4b0c      	ldr	r3, [pc, #48]	@ (8001210 <EXT_Init+0x64>)
 80011e0:	f240 42c4 	movw	r2, #1220	@ 0x4c4
 80011e4:	809a      	strh	r2, [r3, #4]
	tHvCtrl.AvgAdcVal		= DEFAULT_ADC_HV_NORMAL_VAL;
 80011e6:	4b0c      	ldr	r3, [pc, #48]	@ (8001218 <EXT_Init+0x6c>)
 80011e8:	f240 32b6 	movw	r2, #950	@ 0x3b6
 80011ec:	809a      	strh	r2, [r3, #4]
	tSiPmCtrl.AvgAdcVal 	= DEFAULT_ADC_SiPM_NORMAL_VAL;
 80011ee:	4b0b      	ldr	r3, [pc, #44]	@ (800121c <EXT_Init+0x70>)
 80011f0:	220a      	movs	r2, #10
 80011f2:	809a      	strh	r2, [r3, #4]

	EXT_LD_Ctrl(EXT_LD_CTRL_OFF);
 80011f4:	2000      	movs	r0, #0
 80011f6:	f000 f813 	bl	8001220 <EXT_LD_Ctrl>
	EXT_HV_Ctrl(EXT_HV_CTRL_OFF);
 80011fa:	2000      	movs	r0, #0
 80011fc:	f000 f834 	bl	8001268 <EXT_HV_Ctrl>
	EXT_PD_Ctrl(EXT_PD_CTRL_OFF);
 8001200:	2000      	movs	r0, #0
 8001202:	f000 f855 	bl	80012b0 <EXT_PD_Ctrl>
	EXT_SiPM_Ctrl(EXT_SiPM_CTRL_OFF);
 8001206:	2000      	movs	r0, #0
 8001208:	f000 f876 	bl	80012f8 <EXT_SiPM_Ctrl>
}
 800120c:	bf00      	nop
 800120e:	bd80      	pop	{r7, pc}
 8001210:	20000084 	.word	0x20000084
 8001214:	20000074 	.word	0x20000074
 8001218:	20000094 	.word	0x20000094
 800121c:	200000a4 	.word	0x200000a4

08001220 <EXT_LD_Ctrl>:

// GPIO Control-----------------------------------------------------------------------------------------------------------------------
void EXT_LD_Ctrl(uint8_t nCtrl)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b082      	sub	sp, #8
 8001224:	af00      	add	r7, sp, #0
 8001226:	4603      	mov	r3, r0
 8001228:	71fb      	strb	r3, [r7, #7]
	if(EXT_LD_CTRL_ON == nCtrl) 	{ HAL_GPIO_WritePin(LD_CON_GPIO_Port, LD_CON_Pin, GPIO_PIN_SET);    tLdCtrl.FlagCtrlOn = EXT_LD_CTRL_ON;  }
 800122a:	79fb      	ldrb	r3, [r7, #7]
 800122c:	2b01      	cmp	r3, #1
 800122e:	d108      	bne.n	8001242 <EXT_LD_Ctrl+0x22>
 8001230:	2201      	movs	r2, #1
 8001232:	2110      	movs	r1, #16
 8001234:	480a      	ldr	r0, [pc, #40]	@ (8001260 <EXT_LD_Ctrl+0x40>)
 8001236:	f007 ff73 	bl	8009120 <HAL_GPIO_WritePin>
 800123a:	4b0a      	ldr	r3, [pc, #40]	@ (8001264 <EXT_LD_Ctrl+0x44>)
 800123c:	2201      	movs	r2, #1
 800123e:	701a      	strb	r2, [r3, #0]
	else							{ HAL_GPIO_WritePin(LD_CON_GPIO_Port, LD_CON_Pin, GPIO_PIN_RESET);  tLdCtrl.FlagCtrlOn = EXT_LD_CTRL_OFF; tLdCtrl.ErrorCount = 0;}
}
 8001240:	e00a      	b.n	8001258 <EXT_LD_Ctrl+0x38>
	else							{ HAL_GPIO_WritePin(LD_CON_GPIO_Port, LD_CON_Pin, GPIO_PIN_RESET);  tLdCtrl.FlagCtrlOn = EXT_LD_CTRL_OFF; tLdCtrl.ErrorCount = 0;}
 8001242:	2200      	movs	r2, #0
 8001244:	2110      	movs	r1, #16
 8001246:	4806      	ldr	r0, [pc, #24]	@ (8001260 <EXT_LD_Ctrl+0x40>)
 8001248:	f007 ff6a 	bl	8009120 <HAL_GPIO_WritePin>
 800124c:	4b05      	ldr	r3, [pc, #20]	@ (8001264 <EXT_LD_Ctrl+0x44>)
 800124e:	2200      	movs	r2, #0
 8001250:	701a      	strb	r2, [r3, #0]
 8001252:	4b04      	ldr	r3, [pc, #16]	@ (8001264 <EXT_LD_Ctrl+0x44>)
 8001254:	2200      	movs	r2, #0
 8001256:	60da      	str	r2, [r3, #12]
}
 8001258:	bf00      	nop
 800125a:	3708      	adds	r7, #8
 800125c:	46bd      	mov	sp, r7
 800125e:	bd80      	pop	{r7, pc}
 8001260:	48000400 	.word	0x48000400
 8001264:	20000084 	.word	0x20000084

08001268 <EXT_HV_Ctrl>:

void EXT_HV_Ctrl(uint8_t nCtrl)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	b082      	sub	sp, #8
 800126c:	af00      	add	r7, sp, #0
 800126e:	4603      	mov	r3, r0
 8001270:	71fb      	strb	r3, [r7, #7]
	if(EXT_HV_CTRL_ON == nCtrl) 	{ HAL_GPIO_WritePin(HV_CON_GPIO_Port, HV_CON_Pin, GPIO_PIN_SET);    tHvCtrl.FlagCtrlOn = EXT_HV_CTRL_ON;  }
 8001272:	79fb      	ldrb	r3, [r7, #7]
 8001274:	2b01      	cmp	r3, #1
 8001276:	d108      	bne.n	800128a <EXT_HV_Ctrl+0x22>
 8001278:	2201      	movs	r2, #1
 800127a:	2102      	movs	r1, #2
 800127c:	480a      	ldr	r0, [pc, #40]	@ (80012a8 <EXT_HV_Ctrl+0x40>)
 800127e:	f007 ff4f 	bl	8009120 <HAL_GPIO_WritePin>
 8001282:	4b0a      	ldr	r3, [pc, #40]	@ (80012ac <EXT_HV_Ctrl+0x44>)
 8001284:	2201      	movs	r2, #1
 8001286:	701a      	strb	r2, [r3, #0]
	else							{ HAL_GPIO_WritePin(HV_CON_GPIO_Port, HV_CON_Pin, GPIO_PIN_RESET);  tHvCtrl.FlagCtrlOn = EXT_HV_CTRL_OFF; tHvCtrl.ErrorCount = 0;}
}
 8001288:	e00a      	b.n	80012a0 <EXT_HV_Ctrl+0x38>
	else							{ HAL_GPIO_WritePin(HV_CON_GPIO_Port, HV_CON_Pin, GPIO_PIN_RESET);  tHvCtrl.FlagCtrlOn = EXT_HV_CTRL_OFF; tHvCtrl.ErrorCount = 0;}
 800128a:	2200      	movs	r2, #0
 800128c:	2102      	movs	r1, #2
 800128e:	4806      	ldr	r0, [pc, #24]	@ (80012a8 <EXT_HV_Ctrl+0x40>)
 8001290:	f007 ff46 	bl	8009120 <HAL_GPIO_WritePin>
 8001294:	4b05      	ldr	r3, [pc, #20]	@ (80012ac <EXT_HV_Ctrl+0x44>)
 8001296:	2200      	movs	r2, #0
 8001298:	701a      	strb	r2, [r3, #0]
 800129a:	4b04      	ldr	r3, [pc, #16]	@ (80012ac <EXT_HV_Ctrl+0x44>)
 800129c:	2200      	movs	r2, #0
 800129e:	60da      	str	r2, [r3, #12]
}
 80012a0:	bf00      	nop
 80012a2:	3708      	adds	r7, #8
 80012a4:	46bd      	mov	sp, r7
 80012a6:	bd80      	pop	{r7, pc}
 80012a8:	48000400 	.word	0x48000400
 80012ac:	20000094 	.word	0x20000094

080012b0 <EXT_PD_Ctrl>:

void EXT_PD_Ctrl(uint8_t nCtrl)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b082      	sub	sp, #8
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	4603      	mov	r3, r0
 80012b8:	71fb      	strb	r3, [r7, #7]
	if(EXT_PD_CTRL_ON == nCtrl) 	{ HAL_GPIO_WritePin(LD_CON_GPIO_Port, LD_CON_Pin, GPIO_PIN_SET);    tPdCtrl.FlagCtrlOn = EXT_PD_CTRL_ON;  }
 80012ba:	79fb      	ldrb	r3, [r7, #7]
 80012bc:	2b01      	cmp	r3, #1
 80012be:	d108      	bne.n	80012d2 <EXT_PD_Ctrl+0x22>
 80012c0:	2201      	movs	r2, #1
 80012c2:	2110      	movs	r1, #16
 80012c4:	480a      	ldr	r0, [pc, #40]	@ (80012f0 <EXT_PD_Ctrl+0x40>)
 80012c6:	f007 ff2b 	bl	8009120 <HAL_GPIO_WritePin>
 80012ca:	4b0a      	ldr	r3, [pc, #40]	@ (80012f4 <EXT_PD_Ctrl+0x44>)
 80012cc:	2201      	movs	r2, #1
 80012ce:	701a      	strb	r2, [r3, #0]
	else							{ HAL_GPIO_WritePin(LD_CON_GPIO_Port, LD_CON_Pin, GPIO_PIN_RESET);  tPdCtrl.FlagCtrlOn = EXT_PD_CTRL_OFF; tPdCtrl.ErrorCount = 0;}
}
 80012d0:	e00a      	b.n	80012e8 <EXT_PD_Ctrl+0x38>
	else							{ HAL_GPIO_WritePin(LD_CON_GPIO_Port, LD_CON_Pin, GPIO_PIN_RESET);  tPdCtrl.FlagCtrlOn = EXT_PD_CTRL_OFF; tPdCtrl.ErrorCount = 0;}
 80012d2:	2200      	movs	r2, #0
 80012d4:	2110      	movs	r1, #16
 80012d6:	4806      	ldr	r0, [pc, #24]	@ (80012f0 <EXT_PD_Ctrl+0x40>)
 80012d8:	f007 ff22 	bl	8009120 <HAL_GPIO_WritePin>
 80012dc:	4b05      	ldr	r3, [pc, #20]	@ (80012f4 <EXT_PD_Ctrl+0x44>)
 80012de:	2200      	movs	r2, #0
 80012e0:	701a      	strb	r2, [r3, #0]
 80012e2:	4b04      	ldr	r3, [pc, #16]	@ (80012f4 <EXT_PD_Ctrl+0x44>)
 80012e4:	2200      	movs	r2, #0
 80012e6:	60da      	str	r2, [r3, #12]
}
 80012e8:	bf00      	nop
 80012ea:	3708      	adds	r7, #8
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bd80      	pop	{r7, pc}
 80012f0:	48000400 	.word	0x48000400
 80012f4:	20000074 	.word	0x20000074

080012f8 <EXT_SiPM_Ctrl>:

void EXT_SiPM_Ctrl(uint8_t nCtrl)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b082      	sub	sp, #8
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	4603      	mov	r3, r0
 8001300:	71fb      	strb	r3, [r7, #7]
	if(EXT_SiPM_CTRL_ON == nCtrl) 	{ HAL_GPIO_WritePin(LD_CON_GPIO_Port, LD_CON_Pin, GPIO_PIN_SET);    tSiPmCtrl.FlagCtrlOn = EXT_SiPM_CTRL_ON;  }
 8001302:	79fb      	ldrb	r3, [r7, #7]
 8001304:	2b01      	cmp	r3, #1
 8001306:	d108      	bne.n	800131a <EXT_SiPM_Ctrl+0x22>
 8001308:	2201      	movs	r2, #1
 800130a:	2110      	movs	r1, #16
 800130c:	480a      	ldr	r0, [pc, #40]	@ (8001338 <EXT_SiPM_Ctrl+0x40>)
 800130e:	f007 ff07 	bl	8009120 <HAL_GPIO_WritePin>
 8001312:	4b0a      	ldr	r3, [pc, #40]	@ (800133c <EXT_SiPM_Ctrl+0x44>)
 8001314:	2201      	movs	r2, #1
 8001316:	701a      	strb	r2, [r3, #0]
	else							{ HAL_GPIO_WritePin(LD_CON_GPIO_Port, LD_CON_Pin, GPIO_PIN_RESET);  tSiPmCtrl.FlagCtrlOn = EXT_SiPM_CTRL_OFF; tSiPmCtrl.ErrorCount = 0;}
}
 8001318:	e00a      	b.n	8001330 <EXT_SiPM_Ctrl+0x38>
	else							{ HAL_GPIO_WritePin(LD_CON_GPIO_Port, LD_CON_Pin, GPIO_PIN_RESET);  tSiPmCtrl.FlagCtrlOn = EXT_SiPM_CTRL_OFF; tSiPmCtrl.ErrorCount = 0;}
 800131a:	2200      	movs	r2, #0
 800131c:	2110      	movs	r1, #16
 800131e:	4806      	ldr	r0, [pc, #24]	@ (8001338 <EXT_SiPM_Ctrl+0x40>)
 8001320:	f007 fefe 	bl	8009120 <HAL_GPIO_WritePin>
 8001324:	4b05      	ldr	r3, [pc, #20]	@ (800133c <EXT_SiPM_Ctrl+0x44>)
 8001326:	2200      	movs	r2, #0
 8001328:	701a      	strb	r2, [r3, #0]
 800132a:	4b04      	ldr	r3, [pc, #16]	@ (800133c <EXT_SiPM_Ctrl+0x44>)
 800132c:	2200      	movs	r2, #0
 800132e:	60da      	str	r2, [r3, #12]
}
 8001330:	bf00      	nop
 8001332:	3708      	adds	r7, #8
 8001334:	46bd      	mov	sp, r7
 8001336:	bd80      	pop	{r7, pc}
 8001338:	48000400 	.word	0x48000400
 800133c:	200000a4 	.word	0x200000a4

08001340 <ADC_PD_Measuerment>:
	}
}
*/

void ADC_PD_Measuerment(uint8_t OnChk)
{
 8001340:	b480      	push	{r7}
 8001342:	b083      	sub	sp, #12
 8001344:	af00      	add	r7, sp, #0
 8001346:	4603      	mov	r3, r0
 8001348:	71fb      	strb	r3, [r7, #7]
	if (ON == OnChk)
 800134a:	79fb      	ldrb	r3, [r7, #7]
 800134c:	2b01      	cmp	r3, #1
 800134e:	d130      	bne.n	80013b2 <ADC_PD_Measuerment+0x72>
	{
		tPdCtrl.FlagCmdBusyOn = TRUE;
 8001350:	4b23      	ldr	r3, [pc, #140]	@ (80013e0 <ADC_PD_Measuerment+0xa0>)
 8001352:	2201      	movs	r2, #1
 8001354:	705a      	strb	r2, [r3, #1]

		if((DEFAULT_ADC_PD_LB_VAL < tPdCtrl.CurrAdcVal) && (DEFAULT_ADC_PD_UB_VAL > tPdCtrl.CurrAdcVal))
 8001356:	4b22      	ldr	r3, [pc, #136]	@ (80013e0 <ADC_PD_Measuerment+0xa0>)
 8001358:	88db      	ldrh	r3, [r3, #6]
 800135a:	2b00      	cmp	r3, #0
 800135c:	d01c      	beq.n	8001398 <ADC_PD_Measuerment+0x58>
 800135e:	4b20      	ldr	r3, [pc, #128]	@ (80013e0 <ADC_PD_Measuerment+0xa0>)
 8001360:	88db      	ldrh	r3, [r3, #6]
 8001362:	2b1d      	cmp	r3, #29
 8001364:	d818      	bhi.n	8001398 <ADC_PD_Measuerment+0x58>
		{
			if (PD_MAX_COUNT > tPdCtrl.ChkCount++) {
 8001366:	4b1e      	ldr	r3, [pc, #120]	@ (80013e0 <ADC_PD_Measuerment+0xa0>)
 8001368:	689b      	ldr	r3, [r3, #8]
 800136a:	1c5a      	adds	r2, r3, #1
 800136c:	491c      	ldr	r1, [pc, #112]	@ (80013e0 <ADC_PD_Measuerment+0xa0>)
 800136e:	608a      	str	r2, [r1, #8]
 8001370:	4a1c      	ldr	r2, [pc, #112]	@ (80013e4 <ADC_PD_Measuerment+0xa4>)
 8001372:	4293      	cmp	r3, r2
 8001374:	d80c      	bhi.n	8001390 <ADC_PD_Measuerment+0x50>
				tPdCtrl.AvgAdcVal  = (tPdCtrl.CurrAdcVal + tPdCtrl.AvgAdcVal) / 2;
 8001376:	4b1a      	ldr	r3, [pc, #104]	@ (80013e0 <ADC_PD_Measuerment+0xa0>)
 8001378:	88db      	ldrh	r3, [r3, #6]
 800137a:	461a      	mov	r2, r3
 800137c:	4b18      	ldr	r3, [pc, #96]	@ (80013e0 <ADC_PD_Measuerment+0xa0>)
 800137e:	889b      	ldrh	r3, [r3, #4]
 8001380:	4413      	add	r3, r2
 8001382:	0fda      	lsrs	r2, r3, #31
 8001384:	4413      	add	r3, r2
 8001386:	105b      	asrs	r3, r3, #1
 8001388:	b29a      	uxth	r2, r3
 800138a:	4b15      	ldr	r3, [pc, #84]	@ (80013e0 <ADC_PD_Measuerment+0xa0>)
 800138c:	809a      	strh	r2, [r3, #4]
			if (PD_MAX_COUNT > tPdCtrl.ChkCount++) {
 800138e:	e020      	b.n	80013d2 <ADC_PD_Measuerment+0x92>
			}
			else
			{
				tPdCtrl.ChkCount = PD_MAX_COUNT;
 8001390:	4b13      	ldr	r3, [pc, #76]	@ (80013e0 <ADC_PD_Measuerment+0xa0>)
 8001392:	4a15      	ldr	r2, [pc, #84]	@ (80013e8 <ADC_PD_Measuerment+0xa8>)
 8001394:	609a      	str	r2, [r3, #8]
			if (PD_MAX_COUNT > tPdCtrl.ChkCount++) {
 8001396:	e01c      	b.n	80013d2 <ADC_PD_Measuerment+0x92>
			}
		}

		else
		{
			if (PD_MAX_COUNT < tPdCtrl.ErrorCount++) { tPdCtrl.ErrorCount = PD_MAX_COUNT; }
 8001398:	4b11      	ldr	r3, [pc, #68]	@ (80013e0 <ADC_PD_Measuerment+0xa0>)
 800139a:	68db      	ldr	r3, [r3, #12]
 800139c:	1c5a      	adds	r2, r3, #1
 800139e:	4910      	ldr	r1, [pc, #64]	@ (80013e0 <ADC_PD_Measuerment+0xa0>)
 80013a0:	60ca      	str	r2, [r1, #12]
 80013a2:	f06f 427f 	mvn.w	r2, #4278190080	@ 0xff000000
 80013a6:	4293      	cmp	r3, r2
 80013a8:	d313      	bcc.n	80013d2 <ADC_PD_Measuerment+0x92>
 80013aa:	4b0d      	ldr	r3, [pc, #52]	@ (80013e0 <ADC_PD_Measuerment+0xa0>)
 80013ac:	4a0e      	ldr	r2, [pc, #56]	@ (80013e8 <ADC_PD_Measuerment+0xa8>)
 80013ae:	60da      	str	r2, [r3, #12]
		tPdCtrl.FlagCmdBusyOn = FALSE;
		tPdCtrl.CurrAdcVal = 0;
		tPdCtrl.ChkCount = 0;
		tPdCtrl.AvgAdcVal = DEFAULT_ADC_PD_NORMAL_VAL;
	}
}
 80013b0:	e00f      	b.n	80013d2 <ADC_PD_Measuerment+0x92>
		tPdCtrl.FlagErrOn = OFF;
 80013b2:	4b0b      	ldr	r3, [pc, #44]	@ (80013e0 <ADC_PD_Measuerment+0xa0>)
 80013b4:	2200      	movs	r2, #0
 80013b6:	70da      	strb	r2, [r3, #3]
		tPdCtrl.FlagCmdBusyOn = FALSE;
 80013b8:	4b09      	ldr	r3, [pc, #36]	@ (80013e0 <ADC_PD_Measuerment+0xa0>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	705a      	strb	r2, [r3, #1]
		tPdCtrl.CurrAdcVal = 0;
 80013be:	4b08      	ldr	r3, [pc, #32]	@ (80013e0 <ADC_PD_Measuerment+0xa0>)
 80013c0:	2200      	movs	r2, #0
 80013c2:	80da      	strh	r2, [r3, #6]
		tPdCtrl.ChkCount = 0;
 80013c4:	4b06      	ldr	r3, [pc, #24]	@ (80013e0 <ADC_PD_Measuerment+0xa0>)
 80013c6:	2200      	movs	r2, #0
 80013c8:	609a      	str	r2, [r3, #8]
		tPdCtrl.AvgAdcVal = DEFAULT_ADC_PD_NORMAL_VAL;
 80013ca:	4b05      	ldr	r3, [pc, #20]	@ (80013e0 <ADC_PD_Measuerment+0xa0>)
 80013cc:	220a      	movs	r2, #10
 80013ce:	809a      	strh	r2, [r3, #4]
}
 80013d0:	e7ff      	b.n	80013d2 <ADC_PD_Measuerment+0x92>
 80013d2:	bf00      	nop
 80013d4:	370c      	adds	r7, #12
 80013d6:	46bd      	mov	sp, r7
 80013d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013dc:	4770      	bx	lr
 80013de:	bf00      	nop
 80013e0:	20000074 	.word	0x20000074
 80013e4:	00fffffd 	.word	0x00fffffd
 80013e8:	00fffffe 	.word	0x00fffffe

080013ec <ADC_LD_Measuerment>:

void ADC_LD_Measuerment(uint8_t OnChk)
{
 80013ec:	b480      	push	{r7}
 80013ee:	b083      	sub	sp, #12
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	4603      	mov	r3, r0
 80013f4:	71fb      	strb	r3, [r7, #7]

	if (ON == OnChk)
 80013f6:	79fb      	ldrb	r3, [r7, #7]
 80013f8:	2b01      	cmp	r3, #1
 80013fa:	d132      	bne.n	8001462 <ADC_LD_Measuerment+0x76>
	{
		tLdCtrl.FlagCmdBusyOn = TRUE;
 80013fc:	4b26      	ldr	r3, [pc, #152]	@ (8001498 <ADC_LD_Measuerment+0xac>)
 80013fe:	2201      	movs	r2, #1
 8001400:	705a      	strb	r2, [r3, #1]

		if((DEFAULT_ADC_LD_LB_VAL < tLdCtrl.CurrAdcVal) && (DEFAULT_ADC_LD_UB_VAL > tLdCtrl.CurrAdcVal))
 8001402:	4b25      	ldr	r3, [pc, #148]	@ (8001498 <ADC_LD_Measuerment+0xac>)
 8001404:	88db      	ldrh	r3, [r3, #6]
 8001406:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 800140a:	d91d      	bls.n	8001448 <ADC_LD_Measuerment+0x5c>
 800140c:	4b22      	ldr	r3, [pc, #136]	@ (8001498 <ADC_LD_Measuerment+0xac>)
 800140e:	88db      	ldrh	r3, [r3, #6]
 8001410:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001414:	d218      	bcs.n	8001448 <ADC_LD_Measuerment+0x5c>
		{
			if (LD_MAX_COUNT > tLdCtrl.ChkCount++) {
 8001416:	4b20      	ldr	r3, [pc, #128]	@ (8001498 <ADC_LD_Measuerment+0xac>)
 8001418:	689b      	ldr	r3, [r3, #8]
 800141a:	1c5a      	adds	r2, r3, #1
 800141c:	491e      	ldr	r1, [pc, #120]	@ (8001498 <ADC_LD_Measuerment+0xac>)
 800141e:	608a      	str	r2, [r1, #8]
 8001420:	4a1e      	ldr	r2, [pc, #120]	@ (800149c <ADC_LD_Measuerment+0xb0>)
 8001422:	4293      	cmp	r3, r2
 8001424:	d80c      	bhi.n	8001440 <ADC_LD_Measuerment+0x54>
				tLdCtrl.AvgAdcVal  = (tLdCtrl.CurrAdcVal + tLdCtrl.AvgAdcVal) / 2;
 8001426:	4b1c      	ldr	r3, [pc, #112]	@ (8001498 <ADC_LD_Measuerment+0xac>)
 8001428:	88db      	ldrh	r3, [r3, #6]
 800142a:	461a      	mov	r2, r3
 800142c:	4b1a      	ldr	r3, [pc, #104]	@ (8001498 <ADC_LD_Measuerment+0xac>)
 800142e:	889b      	ldrh	r3, [r3, #4]
 8001430:	4413      	add	r3, r2
 8001432:	0fda      	lsrs	r2, r3, #31
 8001434:	4413      	add	r3, r2
 8001436:	105b      	asrs	r3, r3, #1
 8001438:	b29a      	uxth	r2, r3
 800143a:	4b17      	ldr	r3, [pc, #92]	@ (8001498 <ADC_LD_Measuerment+0xac>)
 800143c:	809a      	strh	r2, [r3, #4]
			if (LD_MAX_COUNT > tLdCtrl.ChkCount++) {
 800143e:	e024      	b.n	800148a <ADC_LD_Measuerment+0x9e>
			}
			else
			{
				tLdCtrl.ChkCount = LD_MAX_COUNT;
 8001440:	4b15      	ldr	r3, [pc, #84]	@ (8001498 <ADC_LD_Measuerment+0xac>)
 8001442:	4a17      	ldr	r2, [pc, #92]	@ (80014a0 <ADC_LD_Measuerment+0xb4>)
 8001444:	609a      	str	r2, [r3, #8]
			if (LD_MAX_COUNT > tLdCtrl.ChkCount++) {
 8001446:	e020      	b.n	800148a <ADC_LD_Measuerment+0x9e>
			}
		}

		else
		{
			if (LD_MAX_COUNT < tLdCtrl.ErrorCount++) { tLdCtrl.ErrorCount = LD_MAX_COUNT; }
 8001448:	4b13      	ldr	r3, [pc, #76]	@ (8001498 <ADC_LD_Measuerment+0xac>)
 800144a:	68db      	ldr	r3, [r3, #12]
 800144c:	1c5a      	adds	r2, r3, #1
 800144e:	4912      	ldr	r1, [pc, #72]	@ (8001498 <ADC_LD_Measuerment+0xac>)
 8001450:	60ca      	str	r2, [r1, #12]
 8001452:	f06f 427f 	mvn.w	r2, #4278190080	@ 0xff000000
 8001456:	4293      	cmp	r3, r2
 8001458:	d317      	bcc.n	800148a <ADC_LD_Measuerment+0x9e>
 800145a:	4b0f      	ldr	r3, [pc, #60]	@ (8001498 <ADC_LD_Measuerment+0xac>)
 800145c:	4a10      	ldr	r2, [pc, #64]	@ (80014a0 <ADC_LD_Measuerment+0xb4>)
 800145e:	60da      	str	r2, [r3, #12]
		tLdCtrl.ChkCount = 0;
		tLdCtrl.ErrorCount = 0;

		tLdCtrl.AvgAdcVal = DEFAULT_ADC_LD_NORMAL_VAL;
	}
}
 8001460:	e013      	b.n	800148a <ADC_LD_Measuerment+0x9e>
		tLdCtrl.FlagErrOn = OFF;
 8001462:	4b0d      	ldr	r3, [pc, #52]	@ (8001498 <ADC_LD_Measuerment+0xac>)
 8001464:	2200      	movs	r2, #0
 8001466:	70da      	strb	r2, [r3, #3]
		tLdCtrl.FlagCmdBusyOn = FALSE;
 8001468:	4b0b      	ldr	r3, [pc, #44]	@ (8001498 <ADC_LD_Measuerment+0xac>)
 800146a:	2200      	movs	r2, #0
 800146c:	705a      	strb	r2, [r3, #1]
		tLdCtrl.CurrAdcVal = 0;
 800146e:	4b0a      	ldr	r3, [pc, #40]	@ (8001498 <ADC_LD_Measuerment+0xac>)
 8001470:	2200      	movs	r2, #0
 8001472:	80da      	strh	r2, [r3, #6]
		tLdCtrl.ChkCount = 0;
 8001474:	4b08      	ldr	r3, [pc, #32]	@ (8001498 <ADC_LD_Measuerment+0xac>)
 8001476:	2200      	movs	r2, #0
 8001478:	609a      	str	r2, [r3, #8]
		tLdCtrl.ErrorCount = 0;
 800147a:	4b07      	ldr	r3, [pc, #28]	@ (8001498 <ADC_LD_Measuerment+0xac>)
 800147c:	2200      	movs	r2, #0
 800147e:	60da      	str	r2, [r3, #12]
		tLdCtrl.AvgAdcVal = DEFAULT_ADC_LD_NORMAL_VAL;
 8001480:	4b05      	ldr	r3, [pc, #20]	@ (8001498 <ADC_LD_Measuerment+0xac>)
 8001482:	f240 42c4 	movw	r2, #1220	@ 0x4c4
 8001486:	809a      	strh	r2, [r3, #4]
}
 8001488:	e7ff      	b.n	800148a <ADC_LD_Measuerment+0x9e>
 800148a:	bf00      	nop
 800148c:	370c      	adds	r7, #12
 800148e:	46bd      	mov	sp, r7
 8001490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001494:	4770      	bx	lr
 8001496:	bf00      	nop
 8001498:	20000084 	.word	0x20000084
 800149c:	00fffffd 	.word	0x00fffffd
 80014a0:	00fffffe 	.word	0x00fffffe

080014a4 <ADC_HV_Measuerment>:

void ADC_HV_Measuerment(uint8_t OnChk)
{
 80014a4:	b480      	push	{r7}
 80014a6:	b083      	sub	sp, #12
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	4603      	mov	r3, r0
 80014ac:	71fb      	strb	r3, [r7, #7]

	if (ON == OnChk)
 80014ae:	79fb      	ldrb	r3, [r7, #7]
 80014b0:	2b01      	cmp	r3, #1
 80014b2:	d132      	bne.n	800151a <ADC_HV_Measuerment+0x76>
	{
		tHvCtrl.FlagCmdBusyOn = TRUE;
 80014b4:	4b24      	ldr	r3, [pc, #144]	@ (8001548 <ADC_HV_Measuerment+0xa4>)
 80014b6:	2201      	movs	r2, #1
 80014b8:	705a      	strb	r2, [r3, #1]

		if((DEFAULT_ADC_HV_LB_VAL < tHvCtrl.CurrAdcVal) && (DEFAULT_ADC_HV_UB_VAL > tHvCtrl.CurrAdcVal))
 80014ba:	4b23      	ldr	r3, [pc, #140]	@ (8001548 <ADC_HV_Measuerment+0xa4>)
 80014bc:	88db      	ldrh	r3, [r3, #6]
 80014be:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80014c2:	d91d      	bls.n	8001500 <ADC_HV_Measuerment+0x5c>
 80014c4:	4b20      	ldr	r3, [pc, #128]	@ (8001548 <ADC_HV_Measuerment+0xa4>)
 80014c6:	88db      	ldrh	r3, [r3, #6]
 80014c8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80014cc:	d218      	bcs.n	8001500 <ADC_HV_Measuerment+0x5c>
		{
			if (HV_MAX_COUNT > tHvCtrl.ChkCount++) {
 80014ce:	4b1e      	ldr	r3, [pc, #120]	@ (8001548 <ADC_HV_Measuerment+0xa4>)
 80014d0:	689b      	ldr	r3, [r3, #8]
 80014d2:	1c5a      	adds	r2, r3, #1
 80014d4:	491c      	ldr	r1, [pc, #112]	@ (8001548 <ADC_HV_Measuerment+0xa4>)
 80014d6:	608a      	str	r2, [r1, #8]
 80014d8:	4a1c      	ldr	r2, [pc, #112]	@ (800154c <ADC_HV_Measuerment+0xa8>)
 80014da:	4293      	cmp	r3, r2
 80014dc:	d80c      	bhi.n	80014f8 <ADC_HV_Measuerment+0x54>
				tHvCtrl.AvgAdcVal = (tHvCtrl.CurrAdcVal + tHvCtrl.AvgAdcVal) / 2;
 80014de:	4b1a      	ldr	r3, [pc, #104]	@ (8001548 <ADC_HV_Measuerment+0xa4>)
 80014e0:	88db      	ldrh	r3, [r3, #6]
 80014e2:	461a      	mov	r2, r3
 80014e4:	4b18      	ldr	r3, [pc, #96]	@ (8001548 <ADC_HV_Measuerment+0xa4>)
 80014e6:	889b      	ldrh	r3, [r3, #4]
 80014e8:	4413      	add	r3, r2
 80014ea:	0fda      	lsrs	r2, r3, #31
 80014ec:	4413      	add	r3, r2
 80014ee:	105b      	asrs	r3, r3, #1
 80014f0:	b29a      	uxth	r2, r3
 80014f2:	4b15      	ldr	r3, [pc, #84]	@ (8001548 <ADC_HV_Measuerment+0xa4>)
 80014f4:	809a      	strh	r2, [r3, #4]
			if (HV_MAX_COUNT > tHvCtrl.ChkCount++) {
 80014f6:	e021      	b.n	800153c <ADC_HV_Measuerment+0x98>
			}
			else
			{
				tHvCtrl.ChkCount = HV_MAX_COUNT;
 80014f8:	4b13      	ldr	r3, [pc, #76]	@ (8001548 <ADC_HV_Measuerment+0xa4>)
 80014fa:	4a15      	ldr	r2, [pc, #84]	@ (8001550 <ADC_HV_Measuerment+0xac>)
 80014fc:	609a      	str	r2, [r3, #8]
			if (HV_MAX_COUNT > tHvCtrl.ChkCount++) {
 80014fe:	e01d      	b.n	800153c <ADC_HV_Measuerment+0x98>
			}
		}

		else
		{
			if (HV_MAX_COUNT < tHvCtrl.ErrorCount++) { tHvCtrl.ErrorCount = HV_MAX_COUNT; }
 8001500:	4b11      	ldr	r3, [pc, #68]	@ (8001548 <ADC_HV_Measuerment+0xa4>)
 8001502:	68db      	ldr	r3, [r3, #12]
 8001504:	1c5a      	adds	r2, r3, #1
 8001506:	4910      	ldr	r1, [pc, #64]	@ (8001548 <ADC_HV_Measuerment+0xa4>)
 8001508:	60ca      	str	r2, [r1, #12]
 800150a:	f06f 427f 	mvn.w	r2, #4278190080	@ 0xff000000
 800150e:	4293      	cmp	r3, r2
 8001510:	d314      	bcc.n	800153c <ADC_HV_Measuerment+0x98>
 8001512:	4b0d      	ldr	r3, [pc, #52]	@ (8001548 <ADC_HV_Measuerment+0xa4>)
 8001514:	4a0e      	ldr	r2, [pc, #56]	@ (8001550 <ADC_HV_Measuerment+0xac>)
 8001516:	60da      	str	r2, [r3, #12]
		tHvCtrl.FlagCmdBusyOn = FALSE;
		tHvCtrl.CurrAdcVal = 0;
		tHvCtrl.ChkCount = 0;
		tHvCtrl.AvgAdcVal = DEFAULT_ADC_HV_NORMAL_VAL;
	}
}
 8001518:	e010      	b.n	800153c <ADC_HV_Measuerment+0x98>
		tHvCtrl.FlagErrOn = OFF;
 800151a:	4b0b      	ldr	r3, [pc, #44]	@ (8001548 <ADC_HV_Measuerment+0xa4>)
 800151c:	2200      	movs	r2, #0
 800151e:	70da      	strb	r2, [r3, #3]
		tHvCtrl.FlagCmdBusyOn = FALSE;
 8001520:	4b09      	ldr	r3, [pc, #36]	@ (8001548 <ADC_HV_Measuerment+0xa4>)
 8001522:	2200      	movs	r2, #0
 8001524:	705a      	strb	r2, [r3, #1]
		tHvCtrl.CurrAdcVal = 0;
 8001526:	4b08      	ldr	r3, [pc, #32]	@ (8001548 <ADC_HV_Measuerment+0xa4>)
 8001528:	2200      	movs	r2, #0
 800152a:	80da      	strh	r2, [r3, #6]
		tHvCtrl.ChkCount = 0;
 800152c:	4b06      	ldr	r3, [pc, #24]	@ (8001548 <ADC_HV_Measuerment+0xa4>)
 800152e:	2200      	movs	r2, #0
 8001530:	609a      	str	r2, [r3, #8]
		tHvCtrl.AvgAdcVal = DEFAULT_ADC_HV_NORMAL_VAL;
 8001532:	4b05      	ldr	r3, [pc, #20]	@ (8001548 <ADC_HV_Measuerment+0xa4>)
 8001534:	f240 32b6 	movw	r2, #950	@ 0x3b6
 8001538:	809a      	strh	r2, [r3, #4]
}
 800153a:	e7ff      	b.n	800153c <ADC_HV_Measuerment+0x98>
 800153c:	bf00      	nop
 800153e:	370c      	adds	r7, #12
 8001540:	46bd      	mov	sp, r7
 8001542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001546:	4770      	bx	lr
 8001548:	20000094 	.word	0x20000094
 800154c:	00fffffd 	.word	0x00fffffd
 8001550:	00fffffe 	.word	0x00fffffe

08001554 <ADC_SiPM_Measuerment>:

void ADC_SiPM_Measuerment(uint8_t OnChk)
{
 8001554:	b480      	push	{r7}
 8001556:	b083      	sub	sp, #12
 8001558:	af00      	add	r7, sp, #0
 800155a:	4603      	mov	r3, r0
 800155c:	71fb      	strb	r3, [r7, #7]

	if (ON == OnChk)
 800155e:	79fb      	ldrb	r3, [r7, #7]
 8001560:	2b01      	cmp	r3, #1
 8001562:	d130      	bne.n	80015c6 <ADC_SiPM_Measuerment+0x72>
	{
		tSiPmCtrl.FlagCmdBusyOn = TRUE;
 8001564:	4b23      	ldr	r3, [pc, #140]	@ (80015f4 <ADC_SiPM_Measuerment+0xa0>)
 8001566:	2201      	movs	r2, #1
 8001568:	705a      	strb	r2, [r3, #1]

		if((DEFAULT_ADC_SiPM_LB_VAL < tSiPmCtrl.CurrAdcVal) && (DEFAULT_ADC_SiPM_UB_VAL > tSiPmCtrl.CurrAdcVal))
 800156a:	4b22      	ldr	r3, [pc, #136]	@ (80015f4 <ADC_SiPM_Measuerment+0xa0>)
 800156c:	88db      	ldrh	r3, [r3, #6]
 800156e:	2b00      	cmp	r3, #0
 8001570:	d01c      	beq.n	80015ac <ADC_SiPM_Measuerment+0x58>
 8001572:	4b20      	ldr	r3, [pc, #128]	@ (80015f4 <ADC_SiPM_Measuerment+0xa0>)
 8001574:	88db      	ldrh	r3, [r3, #6]
 8001576:	2b1d      	cmp	r3, #29
 8001578:	d818      	bhi.n	80015ac <ADC_SiPM_Measuerment+0x58>
		{
			if (SiPM_MAX_COUNT > tSiPmCtrl.ChkCount++) { tSiPmCtrl.AvgAdcVal = (tSiPmCtrl.CurrAdcVal + tSiPmCtrl.AvgAdcVal) / 2; }
 800157a:	4b1e      	ldr	r3, [pc, #120]	@ (80015f4 <ADC_SiPM_Measuerment+0xa0>)
 800157c:	689b      	ldr	r3, [r3, #8]
 800157e:	1c5a      	adds	r2, r3, #1
 8001580:	491c      	ldr	r1, [pc, #112]	@ (80015f4 <ADC_SiPM_Measuerment+0xa0>)
 8001582:	608a      	str	r2, [r1, #8]
 8001584:	4a1c      	ldr	r2, [pc, #112]	@ (80015f8 <ADC_SiPM_Measuerment+0xa4>)
 8001586:	4293      	cmp	r3, r2
 8001588:	d80c      	bhi.n	80015a4 <ADC_SiPM_Measuerment+0x50>
 800158a:	4b1a      	ldr	r3, [pc, #104]	@ (80015f4 <ADC_SiPM_Measuerment+0xa0>)
 800158c:	88db      	ldrh	r3, [r3, #6]
 800158e:	461a      	mov	r2, r3
 8001590:	4b18      	ldr	r3, [pc, #96]	@ (80015f4 <ADC_SiPM_Measuerment+0xa0>)
 8001592:	889b      	ldrh	r3, [r3, #4]
 8001594:	4413      	add	r3, r2
 8001596:	0fda      	lsrs	r2, r3, #31
 8001598:	4413      	add	r3, r2
 800159a:	105b      	asrs	r3, r3, #1
 800159c:	b29a      	uxth	r2, r3
 800159e:	4b15      	ldr	r3, [pc, #84]	@ (80015f4 <ADC_SiPM_Measuerment+0xa0>)
 80015a0:	809a      	strh	r2, [r3, #4]
 80015a2:	e020      	b.n	80015e6 <ADC_SiPM_Measuerment+0x92>
			else
			{
				tSiPmCtrl.ChkCount = SiPM_MAX_COUNT;
 80015a4:	4b13      	ldr	r3, [pc, #76]	@ (80015f4 <ADC_SiPM_Measuerment+0xa0>)
 80015a6:	4a15      	ldr	r2, [pc, #84]	@ (80015fc <ADC_SiPM_Measuerment+0xa8>)
 80015a8:	609a      	str	r2, [r3, #8]
			if (SiPM_MAX_COUNT > tSiPmCtrl.ChkCount++) { tSiPmCtrl.AvgAdcVal = (tSiPmCtrl.CurrAdcVal + tSiPmCtrl.AvgAdcVal) / 2; }
 80015aa:	e01c      	b.n	80015e6 <ADC_SiPM_Measuerment+0x92>
			}
		}

		else
		{
			if (SiPM_MAX_COUNT < tSiPmCtrl.ErrorCount++) { tSiPmCtrl.ErrorCount = HV_MAX_COUNT; }
 80015ac:	4b11      	ldr	r3, [pc, #68]	@ (80015f4 <ADC_SiPM_Measuerment+0xa0>)
 80015ae:	68db      	ldr	r3, [r3, #12]
 80015b0:	1c5a      	adds	r2, r3, #1
 80015b2:	4910      	ldr	r1, [pc, #64]	@ (80015f4 <ADC_SiPM_Measuerment+0xa0>)
 80015b4:	60ca      	str	r2, [r1, #12]
 80015b6:	f06f 427f 	mvn.w	r2, #4278190080	@ 0xff000000
 80015ba:	4293      	cmp	r3, r2
 80015bc:	d313      	bcc.n	80015e6 <ADC_SiPM_Measuerment+0x92>
 80015be:	4b0d      	ldr	r3, [pc, #52]	@ (80015f4 <ADC_SiPM_Measuerment+0xa0>)
 80015c0:	4a0e      	ldr	r2, [pc, #56]	@ (80015fc <ADC_SiPM_Measuerment+0xa8>)
 80015c2:	60da      	str	r2, [r3, #12]
		tSiPmCtrl.FlagCmdBusyOn = FALSE;
		tSiPmCtrl.CurrAdcVal = 0;
		tSiPmCtrl.ChkCount = 0;
		tSiPmCtrl.AvgAdcVal = DEFAULT_ADC_SiPM_NORMAL_VAL;
	}
}
 80015c4:	e00f      	b.n	80015e6 <ADC_SiPM_Measuerment+0x92>
		tSiPmCtrl.FlagErrOn = OFF;
 80015c6:	4b0b      	ldr	r3, [pc, #44]	@ (80015f4 <ADC_SiPM_Measuerment+0xa0>)
 80015c8:	2200      	movs	r2, #0
 80015ca:	70da      	strb	r2, [r3, #3]
		tSiPmCtrl.FlagCmdBusyOn = FALSE;
 80015cc:	4b09      	ldr	r3, [pc, #36]	@ (80015f4 <ADC_SiPM_Measuerment+0xa0>)
 80015ce:	2200      	movs	r2, #0
 80015d0:	705a      	strb	r2, [r3, #1]
		tSiPmCtrl.CurrAdcVal = 0;
 80015d2:	4b08      	ldr	r3, [pc, #32]	@ (80015f4 <ADC_SiPM_Measuerment+0xa0>)
 80015d4:	2200      	movs	r2, #0
 80015d6:	80da      	strh	r2, [r3, #6]
		tSiPmCtrl.ChkCount = 0;
 80015d8:	4b06      	ldr	r3, [pc, #24]	@ (80015f4 <ADC_SiPM_Measuerment+0xa0>)
 80015da:	2200      	movs	r2, #0
 80015dc:	609a      	str	r2, [r3, #8]
		tSiPmCtrl.AvgAdcVal = DEFAULT_ADC_SiPM_NORMAL_VAL;
 80015de:	4b05      	ldr	r3, [pc, #20]	@ (80015f4 <ADC_SiPM_Measuerment+0xa0>)
 80015e0:	220a      	movs	r2, #10
 80015e2:	809a      	strh	r2, [r3, #4]
}
 80015e4:	e7ff      	b.n	80015e6 <ADC_SiPM_Measuerment+0x92>
 80015e6:	bf00      	nop
 80015e8:	370c      	adds	r7, #12
 80015ea:	46bd      	mov	sp, r7
 80015ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f0:	4770      	bx	lr
 80015f2:	bf00      	nop
 80015f4:	200000a4 	.word	0x200000a4
 80015f8:	00fffffd 	.word	0x00fffffd
 80015fc:	00fffffe 	.word	0x00fffffe

08001600 <ADC_ChkCondition>:


uint8_t ADC_ChkCondition(uint16_t DefSpd, uint16_t nAdcVal)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	b084      	sub	sp, #16
 8001604:	af00      	add	r7, sp, #0
 8001606:	4603      	mov	r3, r0
 8001608:	460a      	mov	r2, r1
 800160a:	80fb      	strh	r3, [r7, #6]
 800160c:	4613      	mov	r3, r2
 800160e:	80bb      	strh	r3, [r7, #4]
	uint8_t result = FALSE;
 8001610:	2300      	movs	r3, #0
 8001612:	73fb      	strb	r3, [r7, #15]

	if( (CONST_REF_GUIDE_VAL_LB(DefSpd) <= nAdcVal) && (CONST_REF_GUIDE_VAL_UB(DefSpd) >= nAdcVal) )
 8001614:	88fb      	ldrh	r3, [r7, #6]
 8001616:	4618      	mov	r0, r3
 8001618:	f7fe ff2c 	bl	8000474 <__aeabi_i2d>
 800161c:	a31c      	add	r3, pc, #112	@ (adr r3, 8001690 <ADC_ChkCondition+0x90>)
 800161e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001622:	f7fe ff91 	bl	8000548 <__aeabi_dmul>
 8001626:	4602      	mov	r2, r0
 8001628:	460b      	mov	r3, r1
 800162a:	4610      	mov	r0, r2
 800162c:	4619      	mov	r1, r3
 800162e:	f7ff f99d 	bl	800096c <__aeabi_d2f>
 8001632:	ee07 0a10 	vmov	s14, r0
 8001636:	88bb      	ldrh	r3, [r7, #4]
 8001638:	ee07 3a90 	vmov	s15, r3
 800163c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001640:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001644:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001648:	d81c      	bhi.n	8001684 <ADC_ChkCondition+0x84>
 800164a:	88fb      	ldrh	r3, [r7, #6]
 800164c:	4618      	mov	r0, r3
 800164e:	f7fe ff11 	bl	8000474 <__aeabi_i2d>
 8001652:	a311      	add	r3, pc, #68	@ (adr r3, 8001698 <ADC_ChkCondition+0x98>)
 8001654:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001658:	f7fe ff76 	bl	8000548 <__aeabi_dmul>
 800165c:	4602      	mov	r2, r0
 800165e:	460b      	mov	r3, r1
 8001660:	4610      	mov	r0, r2
 8001662:	4619      	mov	r1, r3
 8001664:	f7ff f982 	bl	800096c <__aeabi_d2f>
 8001668:	ee07 0a10 	vmov	s14, r0
 800166c:	88bb      	ldrh	r3, [r7, #4]
 800166e:	ee07 3a90 	vmov	s15, r3
 8001672:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001676:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800167a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800167e:	db01      	blt.n	8001684 <ADC_ChkCondition+0x84>
	{
		result  = TRUE;
 8001680:	2301      	movs	r3, #1
 8001682:	73fb      	strb	r3, [r7, #15]
	}

	return result;
 8001684:	7bfb      	ldrb	r3, [r7, #15]
}
 8001686:	4618      	mov	r0, r3
 8001688:	3710      	adds	r7, #16
 800168a:	46bd      	mov	sp, r7
 800168c:	bd80      	pop	{r7, pc}
 800168e:	bf00      	nop
 8001690:	cccccccd 	.word	0xcccccccd
 8001694:	3feccccc 	.word	0x3feccccc
 8001698:	9999999a 	.word	0x9999999a
 800169c:	3ff19999 	.word	0x3ff19999

080016a0 <SetFanSpdCtrl>:
#include <Fan.h>

struct _tFAN	tFan;

static void SetFanSpdCtrl(uint8_t nSpd)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b082      	sub	sp, #8
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	4603      	mov	r3, r0
 80016a8:	71fb      	strb	r3, [r7, #7]
	if(FAN_SPD_HI == nSpd) 	{ HAL_GPIO_WritePin(FAN_SPEED_GPIO_Port, FAN_SPEED_Pin, GPIO_PIN_SET); 		tFan.SelSpd = FAN_SPD_HI; }
 80016aa:	79fb      	ldrb	r3, [r7, #7]
 80016ac:	2b01      	cmp	r3, #1
 80016ae:	d109      	bne.n	80016c4 <SetFanSpdCtrl+0x24>
 80016b0:	2201      	movs	r2, #1
 80016b2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80016b6:	480a      	ldr	r0, [pc, #40]	@ (80016e0 <SetFanSpdCtrl+0x40>)
 80016b8:	f007 fd32 	bl	8009120 <HAL_GPIO_WritePin>
 80016bc:	4b09      	ldr	r3, [pc, #36]	@ (80016e4 <SetFanSpdCtrl+0x44>)
 80016be:	2201      	movs	r2, #1
 80016c0:	715a      	strb	r2, [r3, #5]
	else					{ HAL_GPIO_WritePin(FAN_SPEED_GPIO_Port, FAN_SPEED_Pin, GPIO_PIN_RESET); 	tFan.SelSpd = FAN_SPD_LO; }
}
 80016c2:	e008      	b.n	80016d6 <SetFanSpdCtrl+0x36>
	else					{ HAL_GPIO_WritePin(FAN_SPEED_GPIO_Port, FAN_SPEED_Pin, GPIO_PIN_RESET); 	tFan.SelSpd = FAN_SPD_LO; }
 80016c4:	2200      	movs	r2, #0
 80016c6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80016ca:	4805      	ldr	r0, [pc, #20]	@ (80016e0 <SetFanSpdCtrl+0x40>)
 80016cc:	f007 fd28 	bl	8009120 <HAL_GPIO_WritePin>
 80016d0:	4b04      	ldr	r3, [pc, #16]	@ (80016e4 <SetFanSpdCtrl+0x44>)
 80016d2:	2200      	movs	r2, #0
 80016d4:	715a      	strb	r2, [r3, #5]
}
 80016d6:	bf00      	nop
 80016d8:	3708      	adds	r7, #8
 80016da:	46bd      	mov	sp, r7
 80016dc:	bd80      	pop	{r7, pc}
 80016de:	bf00      	nop
 80016e0:	48000800 	.word	0x48000800
 80016e4:	200000b4 	.word	0x200000b4

080016e8 <SetFanCtrl>:

static void SetFanCtrl(uint8_t nCtrl)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b082      	sub	sp, #8
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	4603      	mov	r3, r0
 80016f0:	71fb      	strb	r3, [r7, #7]
	if(FAN_CTRL_ON == nCtrl) 	{ HAL_GPIO_WritePin(FAN_CON_GPIO_Port, FAN_CON_Pin, GPIO_PIN_SET); 	  tFan.FlagCtrlOn = FAN_CTRL_ON;  }
 80016f2:	79fb      	ldrb	r3, [r7, #7]
 80016f4:	2b01      	cmp	r3, #1
 80016f6:	d109      	bne.n	800170c <SetFanCtrl+0x24>
 80016f8:	2201      	movs	r2, #1
 80016fa:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80016fe:	480a      	ldr	r0, [pc, #40]	@ (8001728 <SetFanCtrl+0x40>)
 8001700:	f007 fd0e 	bl	8009120 <HAL_GPIO_WritePin>
 8001704:	4b09      	ldr	r3, [pc, #36]	@ (800172c <SetFanCtrl+0x44>)
 8001706:	2201      	movs	r2, #1
 8001708:	701a      	strb	r2, [r3, #0]
	else						{ HAL_GPIO_WritePin(FAN_CON_GPIO_Port, FAN_CON_Pin, GPIO_PIN_RESET);  tFan.FlagCtrlOn = FAN_CTRL_OFF; }
}
 800170a:	e008      	b.n	800171e <SetFanCtrl+0x36>
	else						{ HAL_GPIO_WritePin(FAN_CON_GPIO_Port, FAN_CON_Pin, GPIO_PIN_RESET);  tFan.FlagCtrlOn = FAN_CTRL_OFF; }
 800170c:	2200      	movs	r2, #0
 800170e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001712:	4805      	ldr	r0, [pc, #20]	@ (8001728 <SetFanCtrl+0x40>)
 8001714:	f007 fd04 	bl	8009120 <HAL_GPIO_WritePin>
 8001718:	4b04      	ldr	r3, [pc, #16]	@ (800172c <SetFanCtrl+0x44>)
 800171a:	2200      	movs	r2, #0
 800171c:	701a      	strb	r2, [r3, #0]
}
 800171e:	bf00      	nop
 8001720:	3708      	adds	r7, #8
 8001722:	46bd      	mov	sp, r7
 8001724:	bd80      	pop	{r7, pc}
 8001726:	bf00      	nop
 8001728:	48000800 	.word	0x48000800
 800172c:	200000b4 	.word	0x200000b4

08001730 <FAN_Init>:



void FAN_Init(void)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	af00      	add	r7, sp, #0
	memset(&tFan, 0, sizeof(struct _tFAN));
 8001734:	2218      	movs	r2, #24
 8001736:	2100      	movs	r1, #0
 8001738:	4803      	ldr	r0, [pc, #12]	@ (8001748 <FAN_Init+0x18>)
 800173a:	f00b fcc9 	bl	800d0d0 <memset>
	SetFanCtrl(FAN_CTRL_OFF);
 800173e:	2000      	movs	r0, #0
 8001740:	f7ff ffd2 	bl	80016e8 <SetFanCtrl>
}
 8001744:	bf00      	nop
 8001746:	bd80      	pop	{r7, pc}
 8001748:	200000b4 	.word	0x200000b4

0800174c <FAN_Ctrl>:


void FAN_Ctrl(unsigned char SelSpd, unsigned char nCtrlOn)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b082      	sub	sp, #8
 8001750:	af00      	add	r7, sp, #0
 8001752:	4603      	mov	r3, r0
 8001754:	460a      	mov	r2, r1
 8001756:	71fb      	strb	r3, [r7, #7]
 8001758:	4613      	mov	r3, r2
 800175a:	71bb      	strb	r3, [r7, #6]
	SetFanSpdCtrl(SelSpd);
 800175c:	79fb      	ldrb	r3, [r7, #7]
 800175e:	4618      	mov	r0, r3
 8001760:	f7ff ff9e 	bl	80016a0 <SetFanSpdCtrl>
	SetFanCtrl(nCtrlOn);
 8001764:	79bb      	ldrb	r3, [r7, #6]
 8001766:	4618      	mov	r0, r3
 8001768:	f7ff ffbe 	bl	80016e8 <SetFanCtrl>

	if(FAN_CTRL_OFF == nCtrlOn) { tFan.RpmCurrCnt = 0; SetFanSpdCtrl(FAN_SPD_LO); }
 800176c:	79bb      	ldrb	r3, [r7, #6]
 800176e:	2b00      	cmp	r3, #0
 8001770:	d105      	bne.n	800177e <FAN_Ctrl+0x32>
 8001772:	4b05      	ldr	r3, [pc, #20]	@ (8001788 <FAN_Ctrl+0x3c>)
 8001774:	2200      	movs	r2, #0
 8001776:	611a      	str	r2, [r3, #16]
 8001778:	2000      	movs	r0, #0
 800177a:	f7ff ff91 	bl	80016a0 <SetFanSpdCtrl>
}
 800177e:	bf00      	nop
 8001780:	3708      	adds	r7, #8
 8001782:	46bd      	mov	sp, r7
 8001784:	bd80      	pop	{r7, pc}
 8001786:	bf00      	nop
 8001788:	200000b4 	.word	0x200000b4

0800178c <FAN_RpmMeasurement>:

uint8_t FAN_RpmMeasurement(uint8_t MeasureOn)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	b084      	sub	sp, #16
 8001790:	af00      	add	r7, sp, #0
 8001792:	4603      	mov	r3, r0
 8001794:	71fb      	strb	r3, [r7, #7]
	uint8_t result = FALSE;
 8001796:	2300      	movs	r3, #0
 8001798:	73fb      	strb	r3, [r7, #15]

	if(OFF == MeasureOn) { HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);  tFan.RpmCurrCnt = 0;  return;}
 800179a:	79fb      	ldrb	r3, [r7, #7]
 800179c:	2b00      	cmp	r3, #0
 800179e:	d107      	bne.n	80017b0 <FAN_RpmMeasurement+0x24>
 80017a0:	2017      	movs	r0, #23
 80017a2:	f007 f8ae 	bl	8008902 <HAL_NVIC_DisableIRQ>
 80017a6:	4b09      	ldr	r3, [pc, #36]	@ (80017cc <FAN_RpmMeasurement+0x40>)
 80017a8:	2200      	movs	r2, #0
 80017aa:	611a      	str	r2, [r3, #16]
 80017ac:	bf00      	nop
 80017ae:	e009      	b.n	80017c4 <FAN_RpmMeasurement+0x38>
	else
	{
		 HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80017b0:	2017      	movs	r0, #23
 80017b2:	f007 f898 	bl	80088e6 <HAL_NVIC_EnableIRQ>

		 if(ON == tFan.FlagMeasureComp)
 80017b6:	4b05      	ldr	r3, [pc, #20]	@ (80017cc <FAN_RpmMeasurement+0x40>)
 80017b8:	78db      	ldrb	r3, [r3, #3]
 80017ba:	2b01      	cmp	r3, #1
 80017bc:	d101      	bne.n	80017c2 <FAN_RpmMeasurement+0x36>
		 {
			 result = TRUE;
 80017be:	2301      	movs	r3, #1
 80017c0:	73fb      	strb	r3, [r7, #15]
		 }
	}
	 return result;
 80017c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80017c4:	4618      	mov	r0, r3
 80017c6:	3710      	adds	r7, #16
 80017c8:	46bd      	mov	sp, r7
 80017ca:	bd80      	pop	{r7, pc}
 80017cc:	200000b4 	.word	0x200000b4

080017d0 <FAN_ChkCondition>:

uint8_t FAN_ChkCondition(uint16_t DefSpd,uint32_t nRpmCnt)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	ed2d 8b02 	vpush	{d8}
 80017d6:	b084      	sub	sp, #16
 80017d8:	af00      	add	r7, sp, #0
 80017da:	4603      	mov	r3, r0
 80017dc:	6039      	str	r1, [r7, #0]
 80017de:	80fb      	strh	r3, [r7, #6]
	uint8_t result = FALSE;
 80017e0:	2300      	movs	r3, #0
 80017e2:	73fb      	strb	r3, [r7, #15]

	if( (nRpmCnt >= CONST_REF_GUIDE_VAL_LB(DefSpd)) && (nRpmCnt <= CONST_REF_GUIDE_VAL_UB(DefSpd)) )
 80017e4:	683b      	ldr	r3, [r7, #0]
 80017e6:	ee07 3a90 	vmov	s15, r3
 80017ea:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 80017ee:	88fb      	ldrh	r3, [r7, #6]
 80017f0:	4618      	mov	r0, r3
 80017f2:	f7fe fe3f 	bl	8000474 <__aeabi_i2d>
 80017f6:	a31c      	add	r3, pc, #112	@ (adr r3, 8001868 <FAN_ChkCondition+0x98>)
 80017f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017fc:	f7fe fea4 	bl	8000548 <__aeabi_dmul>
 8001800:	4602      	mov	r2, r0
 8001802:	460b      	mov	r3, r1
 8001804:	4610      	mov	r0, r2
 8001806:	4619      	mov	r1, r3
 8001808:	f7ff f8b0 	bl	800096c <__aeabi_d2f>
 800180c:	ee07 0a90 	vmov	s15, r0
 8001810:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8001814:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001818:	db1c      	blt.n	8001854 <FAN_ChkCondition+0x84>
 800181a:	683b      	ldr	r3, [r7, #0]
 800181c:	ee07 3a90 	vmov	s15, r3
 8001820:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 8001824:	88fb      	ldrh	r3, [r7, #6]
 8001826:	4618      	mov	r0, r3
 8001828:	f7fe fe24 	bl	8000474 <__aeabi_i2d>
 800182c:	a310      	add	r3, pc, #64	@ (adr r3, 8001870 <FAN_ChkCondition+0xa0>)
 800182e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001832:	f7fe fe89 	bl	8000548 <__aeabi_dmul>
 8001836:	4602      	mov	r2, r0
 8001838:	460b      	mov	r3, r1
 800183a:	4610      	mov	r0, r2
 800183c:	4619      	mov	r1, r3
 800183e:	f7ff f895 	bl	800096c <__aeabi_d2f>
 8001842:	ee07 0a90 	vmov	s15, r0
 8001846:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800184a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800184e:	d801      	bhi.n	8001854 <FAN_ChkCondition+0x84>
	{
		result  = TRUE;
 8001850:	2301      	movs	r3, #1
 8001852:	73fb      	strb	r3, [r7, #15]
	}

	return result;
 8001854:	7bfb      	ldrb	r3, [r7, #15]
}
 8001856:	4618      	mov	r0, r3
 8001858:	3710      	adds	r7, #16
 800185a:	46bd      	mov	sp, r7
 800185c:	ecbd 8b02 	vpop	{d8}
 8001860:	bd80      	pop	{r7, pc}
 8001862:	bf00      	nop
 8001864:	f3af 8000 	nop.w
 8001868:	cccccccd 	.word	0xcccccccd
 800186c:	3feccccc 	.word	0x3feccccc
 8001870:	9999999a 	.word	0x9999999a
 8001874:	3ff19999 	.word	0x3ff19999

08001878 <Calc_Init>:
#include <G_Value.h>

#include <Measure.h>

void Calc_Init(void)
{
 8001878:	b480      	push	{r7}
 800187a:	b083      	sub	sp, #12
 800187c:	af00      	add	r7, sp, #0
	uint8_t i = 0;
 800187e:	2300      	movs	r3, #0
 8001880:	71fb      	strb	r3, [r7, #7]
	for(i = PM_CH1; i < PM_CH_MAX; i++)
 8001882:	2300      	movs	r3, #0
 8001884:	71fb      	strb	r3, [r7, #7]
 8001886:	e038      	b.n	80018fa <Calc_Init+0x82>
	{
		tPmResult1[i].fMass_Concet = 0.0f;
 8001888:	79fb      	ldrb	r3, [r7, #7]
 800188a:	4a28      	ldr	r2, [pc, #160]	@ (800192c <Calc_Init+0xb4>)
 800188c:	015b      	lsls	r3, r3, #5
 800188e:	4413      	add	r3, r2
 8001890:	f04f 0200 	mov.w	r2, #0
 8001894:	601a      	str	r2, [r3, #0]
		tPmResult1[i].fTmpMassConcet = 0.0f;
 8001896:	79fb      	ldrb	r3, [r7, #7]
 8001898:	4a24      	ldr	r2, [pc, #144]	@ (800192c <Calc_Init+0xb4>)
 800189a:	015b      	lsls	r3, r3, #5
 800189c:	4413      	add	r3, r2
 800189e:	3304      	adds	r3, #4
 80018a0:	f04f 0200 	mov.w	r2, #0
 80018a4:	601a      	str	r2, [r3, #0]
		tPmResult1[i].C = 0.0f;
 80018a6:	79fb      	ldrb	r3, [r7, #7]
 80018a8:	4a20      	ldr	r2, [pc, #128]	@ (800192c <Calc_Init+0xb4>)
 80018aa:	015b      	lsls	r3, r3, #5
 80018ac:	4413      	add	r3, r2
 80018ae:	3308      	adds	r3, #8
 80018b0:	f04f 0200 	mov.w	r2, #0
 80018b4:	601a      	str	r2, [r3, #0]
		tPmResult1[i].M = 0.0f;
 80018b6:	79fb      	ldrb	r3, [r7, #7]
 80018b8:	4a1c      	ldr	r2, [pc, #112]	@ (800192c <Calc_Init+0xb4>)
 80018ba:	015b      	lsls	r3, r3, #5
 80018bc:	4413      	add	r3, r2
 80018be:	330c      	adds	r3, #12
 80018c0:	f04f 0200 	mov.w	r2, #0
 80018c4:	601a      	str	r2, [r3, #0]
		tPmResult1[i].fNum_Concet = 0.0f;
 80018c6:	79fb      	ldrb	r3, [r7, #7]
 80018c8:	4a18      	ldr	r2, [pc, #96]	@ (800192c <Calc_Init+0xb4>)
 80018ca:	015b      	lsls	r3, r3, #5
 80018cc:	4413      	add	r3, r2
 80018ce:	3310      	adds	r3, #16
 80018d0:	f04f 0200 	mov.w	r2, #0
 80018d4:	601a      	str	r2, [r3, #0]
		tPmResult1[i].nTmpNumConcet = 0;
 80018d6:	79fb      	ldrb	r3, [r7, #7]
 80018d8:	4a14      	ldr	r2, [pc, #80]	@ (800192c <Calc_Init+0xb4>)
 80018da:	015b      	lsls	r3, r3, #5
 80018dc:	4413      	add	r3, r2
 80018de:	3314      	adds	r3, #20
 80018e0:	2200      	movs	r2, #0
 80018e2:	601a      	str	r2, [r3, #0]

		tPmResult1[i].fTps = 0.0f;
 80018e4:	79fb      	ldrb	r3, [r7, #7]
 80018e6:	4a11      	ldr	r2, [pc, #68]	@ (800192c <Calc_Init+0xb4>)
 80018e8:	015b      	lsls	r3, r3, #5
 80018ea:	4413      	add	r3, r2
 80018ec:	3318      	adds	r3, #24
 80018ee:	f04f 0200 	mov.w	r2, #0
 80018f2:	601a      	str	r2, [r3, #0]
	for(i = PM_CH1; i < PM_CH_MAX; i++)
 80018f4:	79fb      	ldrb	r3, [r7, #7]
 80018f6:	3301      	adds	r3, #1
 80018f8:	71fb      	strb	r3, [r7, #7]
 80018fa:	79fb      	ldrb	r3, [r7, #7]
 80018fc:	2b05      	cmp	r3, #5
 80018fe:	d9c3      	bls.n	8001888 <Calc_Init+0x10>
	}

	tPmResult2.fCFU = 0.0f;
 8001900:	4b0b      	ldr	r3, [pc, #44]	@ (8001930 <Calc_Init+0xb8>)
 8001902:	f04f 0200 	mov.w	r2, #0
 8001906:	601a      	str	r2, [r3, #0]
	tPmResult2.fNumConcetBio = 0.0f;
 8001908:	4b09      	ldr	r3, [pc, #36]	@ (8001930 <Calc_Init+0xb8>)
 800190a:	f04f 0200 	mov.w	r2, #0
 800190e:	605a      	str	r2, [r3, #4]
	tPmResult2.fResultTps = 0.0f;
 8001910:	4b07      	ldr	r3, [pc, #28]	@ (8001930 <Calc_Init+0xb8>)
 8001912:	f04f 0200 	mov.w	r2, #0
 8001916:	609a      	str	r2, [r3, #8]
	tPmResult2.fReverved = 0.0f;
 8001918:	4b05      	ldr	r3, [pc, #20]	@ (8001930 <Calc_Init+0xb8>)
 800191a:	f04f 0200 	mov.w	r2, #0
 800191e:	60da      	str	r2, [r3, #12]
}
 8001920:	bf00      	nop
 8001922:	370c      	adds	r7, #12
 8001924:	46bd      	mov	sp, r7
 8001926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192a:	4770      	bx	lr
 800192c:	200001bc 	.word	0x200001bc
 8001930:	2000027c 	.word	0x2000027c

08001934 <Calc_GetSelNumConnect>:

void Calc_GetSelNumConnect(void)
{
 8001934:	b480      	push	{r7}
 8001936:	af00      	add	r7, sp, #0
	tPmResult1[PM_CH1].C = (float)( (tPmResult1[PM_CH1].nTmpNumConcet * tParam[PM_CH1].Cal));
 8001938:	4b25      	ldr	r3, [pc, #148]	@ (80019d0 <Calc_GetSelNumConnect+0x9c>)
 800193a:	695b      	ldr	r3, [r3, #20]
 800193c:	ee07 3a90 	vmov	s15, r3
 8001940:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001944:	4b23      	ldr	r3, [pc, #140]	@ (80019d4 <Calc_GetSelNumConnect+0xa0>)
 8001946:	edd3 7a08 	vldr	s15, [r3, #32]
 800194a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800194e:	4b20      	ldr	r3, [pc, #128]	@ (80019d0 <Calc_GetSelNumConnect+0x9c>)
 8001950:	edc3 7a02 	vstr	s15, [r3, #8]
	tPmResult1[PM_CH2].C = (float)( (tPmResult1[PM_CH2].nTmpNumConcet * tParam[PM_CH2].Cal));
 8001954:	4b1e      	ldr	r3, [pc, #120]	@ (80019d0 <Calc_GetSelNumConnect+0x9c>)
 8001956:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001958:	ee07 3a90 	vmov	s15, r3
 800195c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001960:	4b1c      	ldr	r3, [pc, #112]	@ (80019d4 <Calc_GetSelNumConnect+0xa0>)
 8001962:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8001966:	ee67 7a27 	vmul.f32	s15, s14, s15
 800196a:	4b19      	ldr	r3, [pc, #100]	@ (80019d0 <Calc_GetSelNumConnect+0x9c>)
 800196c:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
	tPmResult1[PM_CH3].C = (float)( (tPmResult1[PM_CH3].nTmpNumConcet * tParam[PM_CH3].Cal));
 8001970:	4b17      	ldr	r3, [pc, #92]	@ (80019d0 <Calc_GetSelNumConnect+0x9c>)
 8001972:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001974:	ee07 3a90 	vmov	s15, r3
 8001978:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800197c:	4b15      	ldr	r3, [pc, #84]	@ (80019d4 <Calc_GetSelNumConnect+0xa0>)
 800197e:	edd3 7a1c 	vldr	s15, [r3, #112]	@ 0x70
 8001982:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001986:	4b12      	ldr	r3, [pc, #72]	@ (80019d0 <Calc_GetSelNumConnect+0x9c>)
 8001988:	edc3 7a12 	vstr	s15, [r3, #72]	@ 0x48
	tPmResult1[PM_CH4].C = (float)( (tPmResult1[PM_CH4].nTmpNumConcet * tParam[PM_CH4].Cal));
 800198c:	4b10      	ldr	r3, [pc, #64]	@ (80019d0 <Calc_GetSelNumConnect+0x9c>)
 800198e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001990:	ee07 3a90 	vmov	s15, r3
 8001994:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001998:	4b0e      	ldr	r3, [pc, #56]	@ (80019d4 <Calc_GetSelNumConnect+0xa0>)
 800199a:	edd3 7a26 	vldr	s15, [r3, #152]	@ 0x98
 800199e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019a2:	4b0b      	ldr	r3, [pc, #44]	@ (80019d0 <Calc_GetSelNumConnect+0x9c>)
 80019a4:	edc3 7a1a 	vstr	s15, [r3, #104]	@ 0x68
	tPmResult1[PM_CH5].C = (float)( (tPmResult1[PM_CH5].nTmpNumConcet * tParam[PM_CH5].Cal));
 80019a8:	4b09      	ldr	r3, [pc, #36]	@ (80019d0 <Calc_GetSelNumConnect+0x9c>)
 80019aa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80019ae:	ee07 3a90 	vmov	s15, r3
 80019b2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80019b6:	4b07      	ldr	r3, [pc, #28]	@ (80019d4 <Calc_GetSelNumConnect+0xa0>)
 80019b8:	edd3 7a30 	vldr	s15, [r3, #192]	@ 0xc0
 80019bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019c0:	4b03      	ldr	r3, [pc, #12]	@ (80019d0 <Calc_GetSelNumConnect+0x9c>)
 80019c2:	edc3 7a22 	vstr	s15, [r3, #136]	@ 0x88
}
 80019c6:	bf00      	nop
 80019c8:	46bd      	mov	sp, r7
 80019ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ce:	4770      	bx	lr
 80019d0:	200001bc 	.word	0x200001bc
 80019d4:	200000cc 	.word	0x200000cc

080019d8 <Calc_GetNumberConcent>:

// Number Concentration Calc
void Calc_GetNumberConcent(void)
{
 80019d8:	b480      	push	{r7}
 80019da:	af00      	add	r7, sp, #0
	tPmResult1[PM_CH1].fNum_Concet = tPmResult1[PM_CH1].C;
 80019dc:	4b29      	ldr	r3, [pc, #164]	@ (8001a84 <Calc_GetNumberConcent+0xac>)
 80019de:	689b      	ldr	r3, [r3, #8]
 80019e0:	4a28      	ldr	r2, [pc, #160]	@ (8001a84 <Calc_GetNumberConcent+0xac>)
 80019e2:	6113      	str	r3, [r2, #16]
	tPmResult1[PM_CH2].fNum_Concet = tPmResult1[PM_CH1].C + tPmResult1[PM_CH2].C;
 80019e4:	4b27      	ldr	r3, [pc, #156]	@ (8001a84 <Calc_GetNumberConcent+0xac>)
 80019e6:	ed93 7a02 	vldr	s14, [r3, #8]
 80019ea:	4b26      	ldr	r3, [pc, #152]	@ (8001a84 <Calc_GetNumberConcent+0xac>)
 80019ec:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 80019f0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019f4:	4b23      	ldr	r3, [pc, #140]	@ (8001a84 <Calc_GetNumberConcent+0xac>)
 80019f6:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
	tPmResult1[PM_CH3].fNum_Concet = tPmResult1[PM_CH1].C + tPmResult1[PM_CH2].C + tPmResult1[PM_CH3].C;
 80019fa:	4b22      	ldr	r3, [pc, #136]	@ (8001a84 <Calc_GetNumberConcent+0xac>)
 80019fc:	ed93 7a02 	vldr	s14, [r3, #8]
 8001a00:	4b20      	ldr	r3, [pc, #128]	@ (8001a84 <Calc_GetNumberConcent+0xac>)
 8001a02:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8001a06:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001a0a:	4b1e      	ldr	r3, [pc, #120]	@ (8001a84 <Calc_GetNumberConcent+0xac>)
 8001a0c:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8001a10:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a14:	4b1b      	ldr	r3, [pc, #108]	@ (8001a84 <Calc_GetNumberConcent+0xac>)
 8001a16:	edc3 7a14 	vstr	s15, [r3, #80]	@ 0x50
	tPmResult1[PM_CH4].fNum_Concet = tPmResult1[PM_CH1].C + tPmResult1[PM_CH2].C + tPmResult1[PM_CH3].C + tPmResult1[PM_CH4].C;
 8001a1a:	4b1a      	ldr	r3, [pc, #104]	@ (8001a84 <Calc_GetNumberConcent+0xac>)
 8001a1c:	ed93 7a02 	vldr	s14, [r3, #8]
 8001a20:	4b18      	ldr	r3, [pc, #96]	@ (8001a84 <Calc_GetNumberConcent+0xac>)
 8001a22:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8001a26:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001a2a:	4b16      	ldr	r3, [pc, #88]	@ (8001a84 <Calc_GetNumberConcent+0xac>)
 8001a2c:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8001a30:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001a34:	4b13      	ldr	r3, [pc, #76]	@ (8001a84 <Calc_GetNumberConcent+0xac>)
 8001a36:	edd3 7a1a 	vldr	s15, [r3, #104]	@ 0x68
 8001a3a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a3e:	4b11      	ldr	r3, [pc, #68]	@ (8001a84 <Calc_GetNumberConcent+0xac>)
 8001a40:	edc3 7a1c 	vstr	s15, [r3, #112]	@ 0x70
	tPmResult1[PM_CH5].fNum_Concet = tPmResult1[PM_CH1].C + tPmResult1[PM_CH2].C + tPmResult1[PM_CH3].C + tPmResult1[PM_CH4].C + tPmResult1[PM_CH5].C;
 8001a44:	4b0f      	ldr	r3, [pc, #60]	@ (8001a84 <Calc_GetNumberConcent+0xac>)
 8001a46:	ed93 7a02 	vldr	s14, [r3, #8]
 8001a4a:	4b0e      	ldr	r3, [pc, #56]	@ (8001a84 <Calc_GetNumberConcent+0xac>)
 8001a4c:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8001a50:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001a54:	4b0b      	ldr	r3, [pc, #44]	@ (8001a84 <Calc_GetNumberConcent+0xac>)
 8001a56:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8001a5a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001a5e:	4b09      	ldr	r3, [pc, #36]	@ (8001a84 <Calc_GetNumberConcent+0xac>)
 8001a60:	edd3 7a1a 	vldr	s15, [r3, #104]	@ 0x68
 8001a64:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001a68:	4b06      	ldr	r3, [pc, #24]	@ (8001a84 <Calc_GetNumberConcent+0xac>)
 8001a6a:	edd3 7a22 	vldr	s15, [r3, #136]	@ 0x88
 8001a6e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a72:	4b04      	ldr	r3, [pc, #16]	@ (8001a84 <Calc_GetNumberConcent+0xac>)
 8001a74:	edc3 7a24 	vstr	s15, [r3, #144]	@ 0x90
}
 8001a78:	bf00      	nop
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a80:	4770      	bx	lr
 8001a82:	bf00      	nop
 8001a84:	200001bc 	.word	0x200001bc

08001a88 <Calc_GetSelMassConnect>:

void Calc_GetSelMassConnect(void) //PM Count * Calibration  * Density * (4/3*Pi*(Dpv/2)^3;
{
 8001a88:	b480      	push	{r7}
 8001a8a:	af00      	add	r7, sp, #0
	tPmResult1[PM_CH1].M = (float)( tPmResult1[PM_CH1].C * tParam[PM_CH1].den ) * (float)( (4.0/3.0) * M_PI*( powf(DEFAULT_PARAM_PDCH1_DPV_VAL / 2.0, 3) ) );
 8001a8c:	4b27      	ldr	r3, [pc, #156]	@ (8001b2c <Calc_GetSelMassConnect+0xa4>)
 8001a8e:	ed93 7a02 	vldr	s14, [r3, #8]
 8001a92:	4b27      	ldr	r3, [pc, #156]	@ (8001b30 <Calc_GetSelMassConnect+0xa8>)
 8001a94:	edd3 7a07 	vldr	s15, [r3, #28]
 8001a98:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a9c:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 8001b34 <Calc_GetSelMassConnect+0xac>
 8001aa0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001aa4:	4b21      	ldr	r3, [pc, #132]	@ (8001b2c <Calc_GetSelMassConnect+0xa4>)
 8001aa6:	edc3 7a03 	vstr	s15, [r3, #12]
	tPmResult1[PM_CH2].M = (float)( tPmResult1[PM_CH2].C * tParam[PM_CH1].den ) * (float)( (4.0/3.0) * M_PI*( powf(DEFAULT_PARAM_PDCH2_DPV_VAL / 2.0, 3) ) );
 8001aaa:	4b20      	ldr	r3, [pc, #128]	@ (8001b2c <Calc_GetSelMassConnect+0xa4>)
 8001aac:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 8001ab0:	4b1f      	ldr	r3, [pc, #124]	@ (8001b30 <Calc_GetSelMassConnect+0xa8>)
 8001ab2:	edd3 7a07 	vldr	s15, [r3, #28]
 8001ab6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001aba:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 8001b38 <Calc_GetSelMassConnect+0xb0>
 8001abe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001ac2:	4b1a      	ldr	r3, [pc, #104]	@ (8001b2c <Calc_GetSelMassConnect+0xa4>)
 8001ac4:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
	tPmResult1[PM_CH3].M = (float)( tPmResult1[PM_CH3].C * tParam[PM_CH1].den ) * (float)( (4.0/3.0) * M_PI*( powf(DEFAULT_PARAM_PDCH3_DPV_VAL / 2.0, 3) ) );
 8001ac8:	4b18      	ldr	r3, [pc, #96]	@ (8001b2c <Calc_GetSelMassConnect+0xa4>)
 8001aca:	ed93 7a12 	vldr	s14, [r3, #72]	@ 0x48
 8001ace:	4b18      	ldr	r3, [pc, #96]	@ (8001b30 <Calc_GetSelMassConnect+0xa8>)
 8001ad0:	edd3 7a07 	vldr	s15, [r3, #28]
 8001ad4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ad8:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8001b3c <Calc_GetSelMassConnect+0xb4>
 8001adc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001ae0:	4b12      	ldr	r3, [pc, #72]	@ (8001b2c <Calc_GetSelMassConnect+0xa4>)
 8001ae2:	edc3 7a13 	vstr	s15, [r3, #76]	@ 0x4c
	tPmResult1[PM_CH4].M = (float)( tPmResult1[PM_CH4].C * tParam[PM_CH1].den ) * (float)( (4.0/3.0) * M_PI*( powf(DEFAULT_PARAM_PDCH4_DPV_VAL / 2.0, 3) ) );
 8001ae6:	4b11      	ldr	r3, [pc, #68]	@ (8001b2c <Calc_GetSelMassConnect+0xa4>)
 8001ae8:	ed93 7a1a 	vldr	s14, [r3, #104]	@ 0x68
 8001aec:	4b10      	ldr	r3, [pc, #64]	@ (8001b30 <Calc_GetSelMassConnect+0xa8>)
 8001aee:	edd3 7a07 	vldr	s15, [r3, #28]
 8001af2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001af6:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 8001b40 <Calc_GetSelMassConnect+0xb8>
 8001afa:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001afe:	4b0b      	ldr	r3, [pc, #44]	@ (8001b2c <Calc_GetSelMassConnect+0xa4>)
 8001b00:	edc3 7a1b 	vstr	s15, [r3, #108]	@ 0x6c
	tPmResult1[PM_CH5].M = (float)( tPmResult1[PM_CH5].C * tParam[PM_CH1].den ) * (float)( (4.0/3.0) * M_PI*( powf(DEFAULT_PARAM_PDCH5_DPV_VAL / 2.0, 3) ) );
 8001b04:	4b09      	ldr	r3, [pc, #36]	@ (8001b2c <Calc_GetSelMassConnect+0xa4>)
 8001b06:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
 8001b0a:	4b09      	ldr	r3, [pc, #36]	@ (8001b30 <Calc_GetSelMassConnect+0xa8>)
 8001b0c:	edd3 7a07 	vldr	s15, [r3, #28]
 8001b10:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b14:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 8001b44 <Calc_GetSelMassConnect+0xbc>
 8001b18:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b1c:	4b03      	ldr	r3, [pc, #12]	@ (8001b2c <Calc_GetSelMassConnect+0xa4>)
 8001b1e:	edc3 7a23 	vstr	s15, [r3, #140]	@ 0x8c
}
 8001b22:	bf00      	nop
 8001b24:	46bd      	mov	sp, r7
 8001b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2a:	4770      	bx	lr
 8001b2c:	200001bc 	.word	0x200001bc
 8001b30:	200000cc 	.word	0x200000cc
 8001b34:	3d11a8da 	.word	0x3d11a8da
 8001b38:	3e7b8383 	.word	0x3e7b8383
 8001b3c:	405484df 	.word	0x405484df
 8001b40:	41977e15 	.word	0x41977e15
 8001b44:	43549aed 	.word	0x43549aed

08001b48 <Calc_GetMassConcentration>:


// Mass Concentration
void Calc_GetMassConcentration(void)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	af00      	add	r7, sp, #0
	tPmResult1[PM0_5].fMass_Concet = (float)(tPmResult1[PM_CH1].M + tPmResult1[PM_CH2].M);
 8001b4c:	4b27      	ldr	r3, [pc, #156]	@ (8001bec <Calc_GetMassConcentration+0xa4>)
 8001b4e:	ed93 7a03 	vldr	s14, [r3, #12]
 8001b52:	4b26      	ldr	r3, [pc, #152]	@ (8001bec <Calc_GetMassConcentration+0xa4>)
 8001b54:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8001b58:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b5c:	4b23      	ldr	r3, [pc, #140]	@ (8001bec <Calc_GetMassConcentration+0xa4>)
 8001b5e:	edc3 7a00 	vstr	s15, [r3]
	tPmResult1[PM1_0].fMass_Concet = (float)(tPmResult1[PM_CH1].M + tPmResult1[PM_CH2].M + tPmResult1[PM_CH3].M);
 8001b62:	4b22      	ldr	r3, [pc, #136]	@ (8001bec <Calc_GetMassConcentration+0xa4>)
 8001b64:	ed93 7a03 	vldr	s14, [r3, #12]
 8001b68:	4b20      	ldr	r3, [pc, #128]	@ (8001bec <Calc_GetMassConcentration+0xa4>)
 8001b6a:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8001b6e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001b72:	4b1e      	ldr	r3, [pc, #120]	@ (8001bec <Calc_GetMassConcentration+0xa4>)
 8001b74:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 8001b78:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b7c:	4b1b      	ldr	r3, [pc, #108]	@ (8001bec <Calc_GetMassConcentration+0xa4>)
 8001b7e:	edc3 7a08 	vstr	s15, [r3, #32]
	tPmResult1[PM2_5].fMass_Concet = (float)(tPmResult1[PM_CH1].M + tPmResult1[PM_CH2].M + tPmResult1[PM_CH3].M + tPmResult1[PM_CH4].M);
 8001b82:	4b1a      	ldr	r3, [pc, #104]	@ (8001bec <Calc_GetMassConcentration+0xa4>)
 8001b84:	ed93 7a03 	vldr	s14, [r3, #12]
 8001b88:	4b18      	ldr	r3, [pc, #96]	@ (8001bec <Calc_GetMassConcentration+0xa4>)
 8001b8a:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8001b8e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001b92:	4b16      	ldr	r3, [pc, #88]	@ (8001bec <Calc_GetMassConcentration+0xa4>)
 8001b94:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 8001b98:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001b9c:	4b13      	ldr	r3, [pc, #76]	@ (8001bec <Calc_GetMassConcentration+0xa4>)
 8001b9e:	edd3 7a1b 	vldr	s15, [r3, #108]	@ 0x6c
 8001ba2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ba6:	4b11      	ldr	r3, [pc, #68]	@ (8001bec <Calc_GetMassConcentration+0xa4>)
 8001ba8:	edc3 7a10 	vstr	s15, [r3, #64]	@ 0x40
	tPmResult1[PM4_0].fMass_Concet = (float)(tPmResult1[PM_CH1].M + tPmResult1[PM_CH2].M + tPmResult1[PM_CH3].M + tPmResult1[PM_CH4].M + tPmResult1[PM_CH5].M);
 8001bac:	4b0f      	ldr	r3, [pc, #60]	@ (8001bec <Calc_GetMassConcentration+0xa4>)
 8001bae:	ed93 7a03 	vldr	s14, [r3, #12]
 8001bb2:	4b0e      	ldr	r3, [pc, #56]	@ (8001bec <Calc_GetMassConcentration+0xa4>)
 8001bb4:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8001bb8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001bbc:	4b0b      	ldr	r3, [pc, #44]	@ (8001bec <Calc_GetMassConcentration+0xa4>)
 8001bbe:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 8001bc2:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001bc6:	4b09      	ldr	r3, [pc, #36]	@ (8001bec <Calc_GetMassConcentration+0xa4>)
 8001bc8:	edd3 7a1b 	vldr	s15, [r3, #108]	@ 0x6c
 8001bcc:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001bd0:	4b06      	ldr	r3, [pc, #24]	@ (8001bec <Calc_GetMassConcentration+0xa4>)
 8001bd2:	edd3 7a23 	vldr	s15, [r3, #140]	@ 0x8c
 8001bd6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001bda:	4b04      	ldr	r3, [pc, #16]	@ (8001bec <Calc_GetMassConcentration+0xa4>)
 8001bdc:	edc3 7a18 	vstr	s15, [r3, #96]	@ 0x60
}
 8001be0:	bf00      	nop
 8001be2:	46bd      	mov	sp, r7
 8001be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be8:	4770      	bx	lr
 8001bea:	bf00      	nop
 8001bec:	200001bc 	.word	0x200001bc

08001bf0 <Calc_GetTypicalPaticleSize>:

// TPS
void Calc_GetTypicalPaticleSize(void)
{
 8001bf0:	b480      	push	{r7}
 8001bf2:	af00      	add	r7, sp, #0
	tPmResult1[PM_CH1].fTps = (float)( tPmResult1[PM_CH1].C * DEFAULT_PARAM_PDCH1_DP_VAL );
 8001bf4:	4b1b      	ldr	r3, [pc, #108]	@ (8001c64 <Calc_GetTypicalPaticleSize+0x74>)
 8001bf6:	edd3 7a02 	vldr	s15, [r3, #8]
 8001bfa:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 8001c68 <Calc_GetTypicalPaticleSize+0x78>
 8001bfe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c02:	4b18      	ldr	r3, [pc, #96]	@ (8001c64 <Calc_GetTypicalPaticleSize+0x74>)
 8001c04:	edc3 7a06 	vstr	s15, [r3, #24]
	tPmResult1[PM_CH2].fTps = (float)( tPmResult1[PM_CH2].C * DEFAULT_PARAM_PDCH2_DP_VAL );
 8001c08:	4b16      	ldr	r3, [pc, #88]	@ (8001c64 <Calc_GetTypicalPaticleSize+0x74>)
 8001c0a:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8001c0e:	eeb6 7a08 	vmov.f32	s14, #104	@ 0x3f400000  0.750
 8001c12:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c16:	4b13      	ldr	r3, [pc, #76]	@ (8001c64 <Calc_GetTypicalPaticleSize+0x74>)
 8001c18:	edc3 7a0e 	vstr	s15, [r3, #56]	@ 0x38
	tPmResult1[PM_CH3].fTps = (float)( tPmResult1[PM_CH3].C * DEFAULT_PARAM_PDCH3_DP_VAL );
 8001c1c:	4b11      	ldr	r3, [pc, #68]	@ (8001c64 <Calc_GetTypicalPaticleSize+0x74>)
 8001c1e:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8001c22:	eeb7 7a0c 	vmov.f32	s14, #124	@ 0x3fe00000  1.750
 8001c26:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c2a:	4b0e      	ldr	r3, [pc, #56]	@ (8001c64 <Calc_GetTypicalPaticleSize+0x74>)
 8001c2c:	edc3 7a16 	vstr	s15, [r3, #88]	@ 0x58
	tPmResult1[PM_CH4].fTps = (float)( tPmResult1[PM_CH4].C * DEFAULT_PARAM_PDCH4_DP_VAL );
 8001c30:	4b0c      	ldr	r3, [pc, #48]	@ (8001c64 <Calc_GetTypicalPaticleSize+0x74>)
 8001c32:	edd3 7a1a 	vldr	s15, [r3, #104]	@ 0x68
 8001c36:	eeb0 7a0a 	vmov.f32	s14, #10	@ 0x40500000  3.250
 8001c3a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c3e:	4b09      	ldr	r3, [pc, #36]	@ (8001c64 <Calc_GetTypicalPaticleSize+0x74>)
 8001c40:	edc3 7a1e 	vstr	s15, [r3, #120]	@ 0x78
	tPmResult1[PM_CH5].fTps = (float)( tPmResult1[PM_CH5].C * DEFAULT_PARAM_PDCH5_DP_VAL );
 8001c44:	4b07      	ldr	r3, [pc, #28]	@ (8001c64 <Calc_GetTypicalPaticleSize+0x74>)
 8001c46:	edd3 7a22 	vldr	s15, [r3, #136]	@ 0x88
 8001c4a:	eeb1 7a0c 	vmov.f32	s14, #28	@ 0x40e00000  7.0
 8001c4e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c52:	4b04      	ldr	r3, [pc, #16]	@ (8001c64 <Calc_GetTypicalPaticleSize+0x74>)
 8001c54:	edc3 7a26 	vstr	s15, [r3, #152]	@ 0x98
}
 8001c58:	bf00      	nop
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c60:	4770      	bx	lr
 8001c62:	bf00      	nop
 8001c64:	200001bc 	.word	0x200001bc
 8001c68:	3ecccccd 	.word	0x3ecccccd

08001c6c <Default_FactorySet>:

struct _tPARAM 		tParam[PM_CH_MAX];


void Default_FactorySet(void)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b08a      	sub	sp, #40	@ 0x28
 8001c70:	af00      	add	r7, sp, #0
//-------- Param -------------//
	uint8_t  i = 0;
 8001c72:	2300      	movs	r3, #0
 8001c74:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	uint8_t strDevType[8] 		= {0x00, 0x00, 0x00, 0x08, 0x00, 0x00, 0x00, 0x00};
 8001c78:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8001c7c:	61fb      	str	r3, [r7, #28]
 8001c7e:	2300      	movs	r3, #0
 8001c80:	623b      	str	r3, [r7, #32]
	uint8_t strDevSerial[16] 	= {0x00, 0x00, 0x00, 0x08, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00};
 8001c82:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8001c86:	60fb      	str	r3, [r7, #12]
 8001c88:	f107 0310 	add.w	r3, r7, #16
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	601a      	str	r2, [r3, #0]
 8001c90:	605a      	str	r2, [r3, #4]
 8001c92:	609a      	str	r2, [r3, #8]
	uint8_t strDevVer[5] 		= {0x01, 0x00, 0x00, 0x01, 0x00};
 8001c94:	4b66      	ldr	r3, [pc, #408]	@ (8001e30 <Default_FactorySet+0x1c4>)
 8001c96:	607b      	str	r3, [r7, #4]
 8001c98:	2300      	movs	r3, #0
 8001c9a:	723b      	strb	r3, [r7, #8]
	//Set Boundary

	SetCfg_CurrentFanUseTime(0);
 8001c9c:	2000      	movs	r0, #0
 8001c9e:	f000 f8cb 	bl	8001e38 <SetCfg_CurrentFanUseTime>
	SetCfg_CurrentFanInterValTime(604800); // 1 Weak Sec
 8001ca2:	4864      	ldr	r0, [pc, #400]	@ (8001e34 <Default_FactorySet+0x1c8>)
 8001ca4:	f000 f8dc 	bl	8001e60 <SetCfg_CurrentFanInterValTime>

	for (i = 0; i <= 7; i++)
 8001ca8:	2300      	movs	r3, #0
 8001caa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001cae:	e05f      	b.n	8001d70 <Default_FactorySet+0x104>
	{
			 if (0x00 == i) SetParam_BoundaryVolt(i, 0x0010);
 8001cb0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d106      	bne.n	8001cc6 <Default_FactorySet+0x5a>
 8001cb8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001cbc:	2110      	movs	r1, #16
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	f000 f9ec 	bl	800209c <SetParam_BoundaryVolt>
 8001cc4:	e04f      	b.n	8001d66 <Default_FactorySet+0xfa>
		else if (0x01 == i) SetParam_BoundaryVolt(i, 0x001C);
 8001cc6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001cca:	2b01      	cmp	r3, #1
 8001ccc:	d106      	bne.n	8001cdc <Default_FactorySet+0x70>
 8001cce:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001cd2:	211c      	movs	r1, #28
 8001cd4:	4618      	mov	r0, r3
 8001cd6:	f000 f9e1 	bl	800209c <SetParam_BoundaryVolt>
 8001cda:	e044      	b.n	8001d66 <Default_FactorySet+0xfa>
		else if (0x02 == i) SetParam_BoundaryVolt(i, 0x006F);
 8001cdc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001ce0:	2b02      	cmp	r3, #2
 8001ce2:	d106      	bne.n	8001cf2 <Default_FactorySet+0x86>
 8001ce4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001ce8:	216f      	movs	r1, #111	@ 0x6f
 8001cea:	4618      	mov	r0, r3
 8001cec:	f000 f9d6 	bl	800209c <SetParam_BoundaryVolt>
 8001cf0:	e039      	b.n	8001d66 <Default_FactorySet+0xfa>
		else if (0x03 == i) SetParam_BoundaryVolt(i, 0x0108);
 8001cf2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001cf6:	2b03      	cmp	r3, #3
 8001cf8:	d107      	bne.n	8001d0a <Default_FactorySet+0x9e>
 8001cfa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001cfe:	f44f 7184 	mov.w	r1, #264	@ 0x108
 8001d02:	4618      	mov	r0, r3
 8001d04:	f000 f9ca 	bl	800209c <SetParam_BoundaryVolt>
 8001d08:	e02d      	b.n	8001d66 <Default_FactorySet+0xfa>
		else if (0x04 == i) SetParam_BoundaryVolt(i, 0x05FA);
 8001d0a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001d0e:	2b04      	cmp	r3, #4
 8001d10:	d107      	bne.n	8001d22 <Default_FactorySet+0xb6>
 8001d12:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001d16:	f240 51fa 	movw	r1, #1530	@ 0x5fa
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	f000 f9be 	bl	800209c <SetParam_BoundaryVolt>
 8001d20:	e021      	b.n	8001d66 <Default_FactorySet+0xfa>
		else if (0x05 == i) SetParam_BoundaryVolt(i, 0x0CE4);
 8001d22:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001d26:	2b05      	cmp	r3, #5
 8001d28:	d107      	bne.n	8001d3a <Default_FactorySet+0xce>
 8001d2a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001d2e:	f640 41e4 	movw	r1, #3300	@ 0xce4
 8001d32:	4618      	mov	r0, r3
 8001d34:	f000 f9b2 	bl	800209c <SetParam_BoundaryVolt>
 8001d38:	e015      	b.n	8001d66 <Default_FactorySet+0xfa>
		else if (0x06 == i) SetParam_BoundaryVolt(i, 0x0064);
 8001d3a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001d3e:	2b06      	cmp	r3, #6
 8001d40:	d106      	bne.n	8001d50 <Default_FactorySet+0xe4>
 8001d42:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001d46:	2164      	movs	r1, #100	@ 0x64
 8001d48:	4618      	mov	r0, r3
 8001d4a:	f000 f9a7 	bl	800209c <SetParam_BoundaryVolt>
 8001d4e:	e00a      	b.n	8001d66 <Default_FactorySet+0xfa>
		else if (0x07 == i) SetParam_BoundaryVolt(i, 0x012C);
 8001d50:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001d54:	2b07      	cmp	r3, #7
 8001d56:	d106      	bne.n	8001d66 <Default_FactorySet+0xfa>
 8001d58:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001d5c:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 8001d60:	4618      	mov	r0, r3
 8001d62:	f000 f99b 	bl	800209c <SetParam_BoundaryVolt>
	for (i = 0; i <= 7; i++)
 8001d66:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001d6a:	3301      	adds	r3, #1
 8001d6c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001d70:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001d74:	2b07      	cmp	r3, #7
 8001d76:	d99b      	bls.n	8001cb0 <Default_FactorySet+0x44>
	}

	for (i = 0; i < 8; i++)
 8001d78:	2300      	movs	r3, #0
 8001d7a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001d7e:	e009      	b.n	8001d94 <Default_FactorySet+0x128>
	{
		SetCfg_Device_ProcType(strDevType);
 8001d80:	f107 031c 	add.w	r3, r7, #28
 8001d84:	4618      	mov	r0, r3
 8001d86:	f000 f87f 	bl	8001e88 <SetCfg_Device_ProcType>
	for (i = 0; i < 8; i++)
 8001d8a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001d8e:	3301      	adds	r3, #1
 8001d90:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001d94:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001d98:	2b07      	cmp	r3, #7
 8001d9a:	d9f1      	bls.n	8001d80 <Default_FactorySet+0x114>
	}

	for (i = 0; i < 16; i++)
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001da2:	e009      	b.n	8001db8 <Default_FactorySet+0x14c>
	{
		SetCfg_Device_ProcSerial(strDevSerial);
 8001da4:	f107 030c 	add.w	r3, r7, #12
 8001da8:	4618      	mov	r0, r3
 8001daa:	f000 f8aa 	bl	8001f02 <SetCfg_Device_ProcSerial>
	for (i = 0; i < 16; i++)
 8001dae:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001db2:	3301      	adds	r3, #1
 8001db4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001db8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001dbc:	2b0f      	cmp	r3, #15
 8001dbe:	d9f1      	bls.n	8001da4 <Default_FactorySet+0x138>
	}

	for (i = 0; i < 5; i++)
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001dc6:	e008      	b.n	8001dda <Default_FactorySet+0x16e>
	{
		SetCfg_Device_ProcVer(strDevVer);
 8001dc8:	1d3b      	adds	r3, r7, #4
 8001dca:	4618      	mov	r0, r3
 8001dcc:	f000 f8d6 	bl	8001f7c <SetCfg_Device_ProcVer>
	for (i = 0; i < 5; i++)
 8001dd0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001dd4:	3301      	adds	r3, #1
 8001dd6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001dda:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001dde:	2b04      	cmp	r3, #4
 8001de0:	d9f2      	bls.n	8001dc8 <Default_FactorySet+0x15c>
	}

	SetParam_AdjCal(0x00, 1.0f);
 8001de2:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8001de6:	2000      	movs	r0, #0
 8001de8:	f000 f9fe 	bl	80021e8 <SetParam_AdjCal>
	SetParam_AdjCal(0x01, 1.0f);
 8001dec:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8001df0:	2001      	movs	r0, #1
 8001df2:	f000 f9f9 	bl	80021e8 <SetParam_AdjCal>
	SetParam_AdjCal(0x02, 1.0f);
 8001df6:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8001dfa:	2002      	movs	r0, #2
 8001dfc:	f000 f9f4 	bl	80021e8 <SetParam_AdjCal>
	SetParam_AdjCal(0x03, 1.0f);
 8001e00:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8001e04:	2003      	movs	r0, #3
 8001e06:	f000 f9ef 	bl	80021e8 <SetParam_AdjCal>
	SetParam_AdjCal(0x04, 1.0f);
 8001e0a:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8001e0e:	2004      	movs	r0, #4
 8001e10:	f000 f9ea 	bl	80021e8 <SetParam_AdjCal>
	SetParam_AdjCal(0x05, 1.0f);
 8001e14:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8001e18:	2005      	movs	r0, #5
 8001e1a:	f000 f9e5 	bl	80021e8 <SetParam_AdjCal>
	SetParam_AdjCal(0x06, 1.0f);
 8001e1e:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8001e22:	2006      	movs	r0, #6
 8001e24:	f000 f9e0 	bl	80021e8 <SetParam_AdjCal>
	//Device Info (Product Type)

	//Device Info (Serial Num)

	//Device Info
}
 8001e28:	bf00      	nop
 8001e2a:	3728      	adds	r7, #40	@ 0x28
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	bd80      	pop	{r7, pc}
 8001e30:	01000001 	.word	0x01000001
 8001e34:	00093a80 	.word	0x00093a80

08001e38 <SetCfg_CurrentFanUseTime>:

// CONFIG
//=============================================================================

void SetCfg_CurrentFanUseTime(uint32_t nVal)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b082      	sub	sp, #8
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]
	I2C_EEP_WRITE_U32(EEP_IDX_CFG_FAN_USE_TIME, nVal);
 8001e40:	6879      	ldr	r1, [r7, #4]
 8001e42:	2023      	movs	r0, #35	@ 0x23
 8001e44:	f7ff f8fc 	bl	8001040 <I2C_EEP_WRITE_U32>
}
 8001e48:	bf00      	nop
 8001e4a:	3708      	adds	r7, #8
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	bd80      	pop	{r7, pc}

08001e50 <GetCfg_CurrentFanUseTime>:

uint32_t GetCfg_CurrentFanUseTime(void)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	af00      	add	r7, sp, #0
	return I2C_EEP_READ_U32(EEP_IDX_CFG_FAN_USE_TIME);
 8001e54:	2023      	movs	r0, #35	@ 0x23
 8001e56:	f7ff f838 	bl	8000eca <I2C_EEP_READ_U32>
 8001e5a:	4603      	mov	r3, r0
}
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	bd80      	pop	{r7, pc}

08001e60 <SetCfg_CurrentFanInterValTime>:


void SetCfg_CurrentFanInterValTime(uint32_t nVal)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	b082      	sub	sp, #8
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	6078      	str	r0, [r7, #4]
	I2C_EEP_WRITE_U32(EEP_IDX_CFG_FAN_CLEAN_SET_TIME, nVal);
 8001e68:	6879      	ldr	r1, [r7, #4]
 8001e6a:	2027      	movs	r0, #39	@ 0x27
 8001e6c:	f7ff f8e8 	bl	8001040 <I2C_EEP_WRITE_U32>
}
 8001e70:	bf00      	nop
 8001e72:	3708      	adds	r7, #8
 8001e74:	46bd      	mov	sp, r7
 8001e76:	bd80      	pop	{r7, pc}

08001e78 <GetCfg_CurrentFanInterValTime>:

uint32_t GetCfg_CurrentFanInterValTime(void)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	af00      	add	r7, sp, #0
	return I2C_EEP_READ_U32(EEP_IDX_CFG_FAN_CLEAN_SET_TIME);
 8001e7c:	2027      	movs	r0, #39	@ 0x27
 8001e7e:	f7ff f824 	bl	8000eca <I2C_EEP_READ_U32>
 8001e82:	4603      	mov	r3, r0
}
 8001e84:	4618      	mov	r0, r3
 8001e86:	bd80      	pop	{r7, pc}

08001e88 <SetCfg_Device_ProcType>:

void SetCfg_Device_ProcType(uint8_t* nVal)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b084      	sub	sp, #16
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	6078      	str	r0, [r7, #4]
	uint8_t i = 0;
 8001e90:	2300      	movs	r3, #0
 8001e92:	73fb      	strb	r3, [r7, #15]
	for (i = 0; i<8; i++ )
 8001e94:	2300      	movs	r3, #0
 8001e96:	73fb      	strb	r3, [r7, #15]
 8001e98:	e00c      	b.n	8001eb4 <SetCfg_Device_ProcType+0x2c>
	{
		I2C_EEP_WRITE_U08(EEP_IDX_CFG_DEVICE_PROC_TYPE+i, nVal[i]);
 8001e9a:	7bfb      	ldrb	r3, [r7, #15]
 8001e9c:	3306      	adds	r3, #6
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	7bfb      	ldrb	r3, [r7, #15]
 8001ea2:	687a      	ldr	r2, [r7, #4]
 8001ea4:	4413      	add	r3, r2
 8001ea6:	781b      	ldrb	r3, [r3, #0]
 8001ea8:	4619      	mov	r1, r3
 8001eaa:	f7ff f871 	bl	8000f90 <I2C_EEP_WRITE_U08>
	for (i = 0; i<8; i++ )
 8001eae:	7bfb      	ldrb	r3, [r7, #15]
 8001eb0:	3301      	adds	r3, #1
 8001eb2:	73fb      	strb	r3, [r7, #15]
 8001eb4:	7bfb      	ldrb	r3, [r7, #15]
 8001eb6:	2b07      	cmp	r3, #7
 8001eb8:	d9ef      	bls.n	8001e9a <SetCfg_Device_ProcType+0x12>
	}
}
 8001eba:	bf00      	nop
 8001ebc:	bf00      	nop
 8001ebe:	3710      	adds	r7, #16
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	bd80      	pop	{r7, pc}

08001ec4 <GetCfg_Device_ProcType>:

void GetCfg_Device_ProcType(uint8_t* nVal)
{
 8001ec4:	b590      	push	{r4, r7, lr}
 8001ec6:	b085      	sub	sp, #20
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
	uint8_t i = 0;
 8001ecc:	2300      	movs	r3, #0
 8001ece:	73fb      	strb	r3, [r7, #15]
	for (i = 0; i<8; i++ )
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	73fb      	strb	r3, [r7, #15]
 8001ed4:	e00d      	b.n	8001ef2 <GetCfg_Device_ProcType+0x2e>
	{
		 nVal[i] = I2C_EEP_READ_U08(EEP_IDX_CFG_DEVICE_PROC_TYPE+i);
 8001ed6:	7bfb      	ldrb	r3, [r7, #15]
 8001ed8:	3306      	adds	r3, #6
 8001eda:	4619      	mov	r1, r3
 8001edc:	7bfb      	ldrb	r3, [r7, #15]
 8001ede:	687a      	ldr	r2, [r7, #4]
 8001ee0:	18d4      	adds	r4, r2, r3
 8001ee2:	4608      	mov	r0, r1
 8001ee4:	f7fe ffc6 	bl	8000e74 <I2C_EEP_READ_U08>
 8001ee8:	4603      	mov	r3, r0
 8001eea:	7023      	strb	r3, [r4, #0]
	for (i = 0; i<8; i++ )
 8001eec:	7bfb      	ldrb	r3, [r7, #15]
 8001eee:	3301      	adds	r3, #1
 8001ef0:	73fb      	strb	r3, [r7, #15]
 8001ef2:	7bfb      	ldrb	r3, [r7, #15]
 8001ef4:	2b07      	cmp	r3, #7
 8001ef6:	d9ee      	bls.n	8001ed6 <GetCfg_Device_ProcType+0x12>
	}
}
 8001ef8:	bf00      	nop
 8001efa:	bf00      	nop
 8001efc:	3714      	adds	r7, #20
 8001efe:	46bd      	mov	sp, r7
 8001f00:	bd90      	pop	{r4, r7, pc}

08001f02 <SetCfg_Device_ProcSerial>:

void SetCfg_Device_ProcSerial(uint8_t* nVal)
{
 8001f02:	b580      	push	{r7, lr}
 8001f04:	b084      	sub	sp, #16
 8001f06:	af00      	add	r7, sp, #0
 8001f08:	6078      	str	r0, [r7, #4]
	uint8_t i = 0;
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	73fb      	strb	r3, [r7, #15]
	for (i = 0; i<16; i++ )
 8001f0e:	2300      	movs	r3, #0
 8001f10:	73fb      	strb	r3, [r7, #15]
 8001f12:	e00c      	b.n	8001f2e <SetCfg_Device_ProcSerial+0x2c>
	{
		I2C_EEP_WRITE_U08(EEP_IDX_CFG_DEVICE_PROC_SERIAL+i, nVal[i]);
 8001f14:	7bfb      	ldrb	r3, [r7, #15]
 8001f16:	330e      	adds	r3, #14
 8001f18:	4618      	mov	r0, r3
 8001f1a:	7bfb      	ldrb	r3, [r7, #15]
 8001f1c:	687a      	ldr	r2, [r7, #4]
 8001f1e:	4413      	add	r3, r2
 8001f20:	781b      	ldrb	r3, [r3, #0]
 8001f22:	4619      	mov	r1, r3
 8001f24:	f7ff f834 	bl	8000f90 <I2C_EEP_WRITE_U08>
	for (i = 0; i<16; i++ )
 8001f28:	7bfb      	ldrb	r3, [r7, #15]
 8001f2a:	3301      	adds	r3, #1
 8001f2c:	73fb      	strb	r3, [r7, #15]
 8001f2e:	7bfb      	ldrb	r3, [r7, #15]
 8001f30:	2b0f      	cmp	r3, #15
 8001f32:	d9ef      	bls.n	8001f14 <SetCfg_Device_ProcSerial+0x12>
	}
}
 8001f34:	bf00      	nop
 8001f36:	bf00      	nop
 8001f38:	3710      	adds	r7, #16
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	bd80      	pop	{r7, pc}

08001f3e <GetCfg_Device_ProcSerial>:

void GetCfg_Device_ProcSerial(uint8_t* nVal)
{
 8001f3e:	b590      	push	{r4, r7, lr}
 8001f40:	b085      	sub	sp, #20
 8001f42:	af00      	add	r7, sp, #0
 8001f44:	6078      	str	r0, [r7, #4]
	uint8_t i = 0;
 8001f46:	2300      	movs	r3, #0
 8001f48:	73fb      	strb	r3, [r7, #15]
	for (i = 0; i<16; i++ )
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	73fb      	strb	r3, [r7, #15]
 8001f4e:	e00d      	b.n	8001f6c <GetCfg_Device_ProcSerial+0x2e>
	{
		 nVal[i] = I2C_EEP_READ_U08(EEP_IDX_CFG_DEVICE_PROC_SERIAL+i);
 8001f50:	7bfb      	ldrb	r3, [r7, #15]
 8001f52:	330e      	adds	r3, #14
 8001f54:	4619      	mov	r1, r3
 8001f56:	7bfb      	ldrb	r3, [r7, #15]
 8001f58:	687a      	ldr	r2, [r7, #4]
 8001f5a:	18d4      	adds	r4, r2, r3
 8001f5c:	4608      	mov	r0, r1
 8001f5e:	f7fe ff89 	bl	8000e74 <I2C_EEP_READ_U08>
 8001f62:	4603      	mov	r3, r0
 8001f64:	7023      	strb	r3, [r4, #0]
	for (i = 0; i<16; i++ )
 8001f66:	7bfb      	ldrb	r3, [r7, #15]
 8001f68:	3301      	adds	r3, #1
 8001f6a:	73fb      	strb	r3, [r7, #15]
 8001f6c:	7bfb      	ldrb	r3, [r7, #15]
 8001f6e:	2b0f      	cmp	r3, #15
 8001f70:	d9ee      	bls.n	8001f50 <GetCfg_Device_ProcSerial+0x12>
	}
}
 8001f72:	bf00      	nop
 8001f74:	bf00      	nop
 8001f76:	3714      	adds	r7, #20
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	bd90      	pop	{r4, r7, pc}

08001f7c <SetCfg_Device_ProcVer>:

void SetCfg_Device_ProcVer(uint8_t* nVal)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	b084      	sub	sp, #16
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]
	uint8_t i = 0;
 8001f84:	2300      	movs	r3, #0
 8001f86:	73fb      	strb	r3, [r7, #15]
	for (i = 0; i<5; i++ )
 8001f88:	2300      	movs	r3, #0
 8001f8a:	73fb      	strb	r3, [r7, #15]
 8001f8c:	e00c      	b.n	8001fa8 <SetCfg_Device_ProcVer+0x2c>
	{
		I2C_EEP_WRITE_U08(EEP_IDX_CFG_FIRMWARE_VERSION+i, nVal[i]);
 8001f8e:	7bfb      	ldrb	r3, [r7, #15]
 8001f90:	331e      	adds	r3, #30
 8001f92:	4618      	mov	r0, r3
 8001f94:	7bfb      	ldrb	r3, [r7, #15]
 8001f96:	687a      	ldr	r2, [r7, #4]
 8001f98:	4413      	add	r3, r2
 8001f9a:	781b      	ldrb	r3, [r3, #0]
 8001f9c:	4619      	mov	r1, r3
 8001f9e:	f7fe fff7 	bl	8000f90 <I2C_EEP_WRITE_U08>
	for (i = 0; i<5; i++ )
 8001fa2:	7bfb      	ldrb	r3, [r7, #15]
 8001fa4:	3301      	adds	r3, #1
 8001fa6:	73fb      	strb	r3, [r7, #15]
 8001fa8:	7bfb      	ldrb	r3, [r7, #15]
 8001faa:	2b04      	cmp	r3, #4
 8001fac:	d9ef      	bls.n	8001f8e <SetCfg_Device_ProcVer+0x12>
	}
}
 8001fae:	bf00      	nop
 8001fb0:	bf00      	nop
 8001fb2:	3710      	adds	r7, #16
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	bd80      	pop	{r7, pc}

08001fb8 <GetCfg_Device_ProcVer>:

void GetCfg_Device_ProcVer(uint8_t* nVal)
{
 8001fb8:	b590      	push	{r4, r7, lr}
 8001fba:	b085      	sub	sp, #20
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]
	uint8_t i = 0;
 8001fc0:	2300      	movs	r3, #0
 8001fc2:	73fb      	strb	r3, [r7, #15]
	for (i = 0; i<5; i++ )
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	73fb      	strb	r3, [r7, #15]
 8001fc8:	e00d      	b.n	8001fe6 <GetCfg_Device_ProcVer+0x2e>
	{
		 nVal[i] = I2C_EEP_READ_U08(EEP_IDX_CFG_FIRMWARE_VERSION+i);
 8001fca:	7bfb      	ldrb	r3, [r7, #15]
 8001fcc:	331e      	adds	r3, #30
 8001fce:	4619      	mov	r1, r3
 8001fd0:	7bfb      	ldrb	r3, [r7, #15]
 8001fd2:	687a      	ldr	r2, [r7, #4]
 8001fd4:	18d4      	adds	r4, r2, r3
 8001fd6:	4608      	mov	r0, r1
 8001fd8:	f7fe ff4c 	bl	8000e74 <I2C_EEP_READ_U08>
 8001fdc:	4603      	mov	r3, r0
 8001fde:	7023      	strb	r3, [r4, #0]
	for (i = 0; i<5; i++ )
 8001fe0:	7bfb      	ldrb	r3, [r7, #15]
 8001fe2:	3301      	adds	r3, #1
 8001fe4:	73fb      	strb	r3, [r7, #15]
 8001fe6:	7bfb      	ldrb	r3, [r7, #15]
 8001fe8:	2b04      	cmp	r3, #4
 8001fea:	d9ee      	bls.n	8001fca <GetCfg_Device_ProcVer+0x12>
	}
}
 8001fec:	bf00      	nop
 8001fee:	bf00      	nop
 8001ff0:	3714      	adds	r7, #20
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	bd90      	pop	{r4, r7, pc}

08001ff6 <SetCfg_DeviceUseCount>:


void SetCfg_DeviceUseCount(uint32_t nVal)
{
 8001ff6:	b580      	push	{r7, lr}
 8001ff8:	b082      	sub	sp, #8
 8001ffa:	af00      	add	r7, sp, #0
 8001ffc:	6078      	str	r0, [r7, #4]
	I2C_EEP_WRITE_U08(EEP_IDX_CFG_SET_EEP_CHK, 	 (uint8_t)((nVal >> 24)) );
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	0e1b      	lsrs	r3, r3, #24
 8002002:	b2db      	uxtb	r3, r3
 8002004:	4619      	mov	r1, r3
 8002006:	2002      	movs	r0, #2
 8002008:	f7fe ffc2 	bl	8000f90 <I2C_EEP_WRITE_U08>
	I2C_EEP_WRITE_U08(EEP_IDX_CFG_SET_EEP_CHK+1, (uint8_t)((nVal >> 16)) );
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	0c1b      	lsrs	r3, r3, #16
 8002010:	b2db      	uxtb	r3, r3
 8002012:	4619      	mov	r1, r3
 8002014:	2003      	movs	r0, #3
 8002016:	f7fe ffbb 	bl	8000f90 <I2C_EEP_WRITE_U08>
	I2C_EEP_WRITE_U08(EEP_IDX_CFG_SET_EEP_CHK+2, (uint8_t)((nVal >>  8)) );
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	0a1b      	lsrs	r3, r3, #8
 800201e:	b2db      	uxtb	r3, r3
 8002020:	4619      	mov	r1, r3
 8002022:	2004      	movs	r0, #4
 8002024:	f7fe ffb4 	bl	8000f90 <I2C_EEP_WRITE_U08>
	I2C_EEP_WRITE_U08(EEP_IDX_CFG_SET_EEP_CHK+3, (uint8_t)((nVal      )) );
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	b2db      	uxtb	r3, r3
 800202c:	4619      	mov	r1, r3
 800202e:	2005      	movs	r0, #5
 8002030:	f7fe ffae 	bl	8000f90 <I2C_EEP_WRITE_U08>
}
 8002034:	bf00      	nop
 8002036:	3708      	adds	r7, #8
 8002038:	46bd      	mov	sp, r7
 800203a:	bd80      	pop	{r7, pc}

0800203c <GetCfg_DeviceUseCount>:

uint32_t GetCfg_DeviceUseCount(void)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	b082      	sub	sp, #8
 8002040:	af00      	add	r7, sp, #0
	uint32_t Result = 0;
 8002042:	2300      	movs	r3, #0
 8002044:	607b      	str	r3, [r7, #4]

	Result   = (uint32_t)(I2C_EEP_READ_U08(EEP_IDX_CFG_SET_EEP_CHK  ) << 24);
 8002046:	2002      	movs	r0, #2
 8002048:	f7fe ff14 	bl	8000e74 <I2C_EEP_READ_U08>
 800204c:	4603      	mov	r3, r0
 800204e:	061b      	lsls	r3, r3, #24
 8002050:	607b      	str	r3, [r7, #4]
	Result  |= (uint32_t)(I2C_EEP_READ_U08(EEP_IDX_CFG_SET_EEP_CHK+1) << 16);
 8002052:	2003      	movs	r0, #3
 8002054:	f7fe ff0e 	bl	8000e74 <I2C_EEP_READ_U08>
 8002058:	4603      	mov	r3, r0
 800205a:	041b      	lsls	r3, r3, #16
 800205c:	687a      	ldr	r2, [r7, #4]
 800205e:	4313      	orrs	r3, r2
 8002060:	607b      	str	r3, [r7, #4]
	Result  |= (uint32_t)(I2C_EEP_READ_U08(EEP_IDX_CFG_SET_EEP_CHK+2) <<  8);
 8002062:	2004      	movs	r0, #4
 8002064:	f7fe ff06 	bl	8000e74 <I2C_EEP_READ_U08>
 8002068:	4603      	mov	r3, r0
 800206a:	021b      	lsls	r3, r3, #8
 800206c:	687a      	ldr	r2, [r7, #4]
 800206e:	4313      	orrs	r3, r2
 8002070:	607b      	str	r3, [r7, #4]
	Result  |= (uint32_t)(I2C_EEP_READ_U08(EEP_IDX_CFG_SET_EEP_CHK+3)      );
 8002072:	2005      	movs	r0, #5
 8002074:	f7fe fefe 	bl	8000e74 <I2C_EEP_READ_U08>
 8002078:	4603      	mov	r3, r0
 800207a:	461a      	mov	r2, r3
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	4313      	orrs	r3, r2
 8002080:	607b      	str	r3, [r7, #4]

	return Result;
 8002082:	687b      	ldr	r3, [r7, #4]
}
 8002084:	4618      	mov	r0, r3
 8002086:	3708      	adds	r7, #8
 8002088:	46bd      	mov	sp, r7
 800208a:	bd80      	pop	{r7, pc}

0800208c <SetCfg_Flash_Firmware_Write>:
{
	return  I2C_EEP_READ_U08(EEP_IDX_CFG_FLAG_FLASH_WR);
}

void SetCfg_Flash_Firmware_Write(void)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	af00      	add	r7, sp, #0
	I2C_EEP_WRITE_U08(EEP_IDX_CFG_FLAG_FLASH_WR, OFF);
 8002090:	2100      	movs	r1, #0
 8002092:	2032      	movs	r0, #50	@ 0x32
 8002094:	f7fe ff7c 	bl	8000f90 <I2C_EEP_WRITE_U08>
}
 8002098:	bf00      	nop
 800209a:	bd80      	pop	{r7, pc}

0800209c <SetParam_BoundaryVolt>:
//=============================================================================

// PARAM
void SetParam_BoundaryVolt(uint8_t nCh,  uint16_t nVal)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	b082      	sub	sp, #8
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	4603      	mov	r3, r0
 80020a4:	460a      	mov	r2, r1
 80020a6:	71fb      	strb	r3, [r7, #7]
 80020a8:	4613      	mov	r3, r2
 80020aa:	80bb      	strh	r3, [r7, #4]
		 if(0x00 == nCh) I2C_EEP_WRITE_U16(EEP_IDX_PARAM_PD_BASE_ADC, nVal);
 80020ac:	79fb      	ldrb	r3, [r7, #7]
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d105      	bne.n	80020be <SetParam_BoundaryVolt+0x22>
 80020b2:	88bb      	ldrh	r3, [r7, #4]
 80020b4:	4619      	mov	r1, r3
 80020b6:	2044      	movs	r0, #68	@ 0x44
 80020b8:	f7fe ff8d 	bl	8000fd6 <I2C_EEP_WRITE_U16>
	else if(0x03 == nCh) I2C_EEP_WRITE_U16(EEP_IDX_PARAM_PD_CH3_ADC_UB, nVal);
	else if(0x04 == nCh) I2C_EEP_WRITE_U16(EEP_IDX_PARAM_PD_CH4_ADC_UB, nVal);
	else if(0x05 == nCh) I2C_EEP_WRITE_U16(EEP_IDX_PARAM_PD_CH5_ADC_UB, nVal);
	else if(0x06 == nCh) I2C_EEP_WRITE_U16(EEP_IDX_PARAM_SiPM_ADC_LB, nVal);
	else if(0x07 == nCh) I2C_EEP_WRITE_U16(EEP_IDX_PARAM_SiPM_ADC_UB, nVal);
}
 80020bc:	e03d      	b.n	800213a <SetParam_BoundaryVolt+0x9e>
	else if(0x01 == nCh) I2C_EEP_WRITE_U16(EEP_IDX_PARAM_PD_CH1_ADC_UB, nVal);
 80020be:	79fb      	ldrb	r3, [r7, #7]
 80020c0:	2b01      	cmp	r3, #1
 80020c2:	d105      	bne.n	80020d0 <SetParam_BoundaryVolt+0x34>
 80020c4:	88bb      	ldrh	r3, [r7, #4]
 80020c6:	4619      	mov	r1, r3
 80020c8:	2046      	movs	r0, #70	@ 0x46
 80020ca:	f7fe ff84 	bl	8000fd6 <I2C_EEP_WRITE_U16>
}
 80020ce:	e034      	b.n	800213a <SetParam_BoundaryVolt+0x9e>
	else if(0x02 == nCh) I2C_EEP_WRITE_U16(EEP_IDX_PARAM_PD_CH2_ADC_UB, nVal);
 80020d0:	79fb      	ldrb	r3, [r7, #7]
 80020d2:	2b02      	cmp	r3, #2
 80020d4:	d105      	bne.n	80020e2 <SetParam_BoundaryVolt+0x46>
 80020d6:	88bb      	ldrh	r3, [r7, #4]
 80020d8:	4619      	mov	r1, r3
 80020da:	2048      	movs	r0, #72	@ 0x48
 80020dc:	f7fe ff7b 	bl	8000fd6 <I2C_EEP_WRITE_U16>
}
 80020e0:	e02b      	b.n	800213a <SetParam_BoundaryVolt+0x9e>
	else if(0x03 == nCh) I2C_EEP_WRITE_U16(EEP_IDX_PARAM_PD_CH3_ADC_UB, nVal);
 80020e2:	79fb      	ldrb	r3, [r7, #7]
 80020e4:	2b03      	cmp	r3, #3
 80020e6:	d105      	bne.n	80020f4 <SetParam_BoundaryVolt+0x58>
 80020e8:	88bb      	ldrh	r3, [r7, #4]
 80020ea:	4619      	mov	r1, r3
 80020ec:	204a      	movs	r0, #74	@ 0x4a
 80020ee:	f7fe ff72 	bl	8000fd6 <I2C_EEP_WRITE_U16>
}
 80020f2:	e022      	b.n	800213a <SetParam_BoundaryVolt+0x9e>
	else if(0x04 == nCh) I2C_EEP_WRITE_U16(EEP_IDX_PARAM_PD_CH4_ADC_UB, nVal);
 80020f4:	79fb      	ldrb	r3, [r7, #7]
 80020f6:	2b04      	cmp	r3, #4
 80020f8:	d105      	bne.n	8002106 <SetParam_BoundaryVolt+0x6a>
 80020fa:	88bb      	ldrh	r3, [r7, #4]
 80020fc:	4619      	mov	r1, r3
 80020fe:	204c      	movs	r0, #76	@ 0x4c
 8002100:	f7fe ff69 	bl	8000fd6 <I2C_EEP_WRITE_U16>
}
 8002104:	e019      	b.n	800213a <SetParam_BoundaryVolt+0x9e>
	else if(0x05 == nCh) I2C_EEP_WRITE_U16(EEP_IDX_PARAM_PD_CH5_ADC_UB, nVal);
 8002106:	79fb      	ldrb	r3, [r7, #7]
 8002108:	2b05      	cmp	r3, #5
 800210a:	d105      	bne.n	8002118 <SetParam_BoundaryVolt+0x7c>
 800210c:	88bb      	ldrh	r3, [r7, #4]
 800210e:	4619      	mov	r1, r3
 8002110:	204e      	movs	r0, #78	@ 0x4e
 8002112:	f7fe ff60 	bl	8000fd6 <I2C_EEP_WRITE_U16>
}
 8002116:	e010      	b.n	800213a <SetParam_BoundaryVolt+0x9e>
	else if(0x06 == nCh) I2C_EEP_WRITE_U16(EEP_IDX_PARAM_SiPM_ADC_LB, nVal);
 8002118:	79fb      	ldrb	r3, [r7, #7]
 800211a:	2b06      	cmp	r3, #6
 800211c:	d105      	bne.n	800212a <SetParam_BoundaryVolt+0x8e>
 800211e:	88bb      	ldrh	r3, [r7, #4]
 8002120:	4619      	mov	r1, r3
 8002122:	2050      	movs	r0, #80	@ 0x50
 8002124:	f7fe ff57 	bl	8000fd6 <I2C_EEP_WRITE_U16>
}
 8002128:	e007      	b.n	800213a <SetParam_BoundaryVolt+0x9e>
	else if(0x07 == nCh) I2C_EEP_WRITE_U16(EEP_IDX_PARAM_SiPM_ADC_UB, nVal);
 800212a:	79fb      	ldrb	r3, [r7, #7]
 800212c:	2b07      	cmp	r3, #7
 800212e:	d104      	bne.n	800213a <SetParam_BoundaryVolt+0x9e>
 8002130:	88bb      	ldrh	r3, [r7, #4]
 8002132:	4619      	mov	r1, r3
 8002134:	2052      	movs	r0, #82	@ 0x52
 8002136:	f7fe ff4e 	bl	8000fd6 <I2C_EEP_WRITE_U16>
}
 800213a:	bf00      	nop
 800213c:	3708      	adds	r7, #8
 800213e:	46bd      	mov	sp, r7
 8002140:	bd80      	pop	{r7, pc}

08002142 <GetParam_BoundaryVolt>:

uint16_t GetParam_BoundaryVolt(uint8_t nCh)
{
 8002142:	b580      	push	{r7, lr}
 8002144:	b084      	sub	sp, #16
 8002146:	af00      	add	r7, sp, #0
 8002148:	4603      	mov	r3, r0
 800214a:	71fb      	strb	r3, [r7, #7]
	uint16_t Result = 0;
 800214c:	2300      	movs	r3, #0
 800214e:	81fb      	strh	r3, [r7, #14]

		 if(0x00 == nCh) Result = I2C_EEP_READ_U16(EEP_IDX_PARAM_PD_BASE_ADC);
 8002150:	79fb      	ldrb	r3, [r7, #7]
 8002152:	2b00      	cmp	r3, #0
 8002154:	d105      	bne.n	8002162 <GetParam_BoundaryVolt+0x20>
 8002156:	2044      	movs	r0, #68	@ 0x44
 8002158:	f7fe fe9c 	bl	8000e94 <I2C_EEP_READ_U16>
 800215c:	4603      	mov	r3, r0
 800215e:	81fb      	strh	r3, [r7, #14]
 8002160:	e03d      	b.n	80021de <GetParam_BoundaryVolt+0x9c>
	else if(0x01 == nCh) Result = I2C_EEP_READ_U16(EEP_IDX_PARAM_PD_CH1_ADC_UB);
 8002162:	79fb      	ldrb	r3, [r7, #7]
 8002164:	2b01      	cmp	r3, #1
 8002166:	d105      	bne.n	8002174 <GetParam_BoundaryVolt+0x32>
 8002168:	2046      	movs	r0, #70	@ 0x46
 800216a:	f7fe fe93 	bl	8000e94 <I2C_EEP_READ_U16>
 800216e:	4603      	mov	r3, r0
 8002170:	81fb      	strh	r3, [r7, #14]
 8002172:	e034      	b.n	80021de <GetParam_BoundaryVolt+0x9c>
	else if(0x02 == nCh) Result = I2C_EEP_READ_U16(EEP_IDX_PARAM_PD_CH2_ADC_UB);
 8002174:	79fb      	ldrb	r3, [r7, #7]
 8002176:	2b02      	cmp	r3, #2
 8002178:	d105      	bne.n	8002186 <GetParam_BoundaryVolt+0x44>
 800217a:	2048      	movs	r0, #72	@ 0x48
 800217c:	f7fe fe8a 	bl	8000e94 <I2C_EEP_READ_U16>
 8002180:	4603      	mov	r3, r0
 8002182:	81fb      	strh	r3, [r7, #14]
 8002184:	e02b      	b.n	80021de <GetParam_BoundaryVolt+0x9c>
	else if(0x03 == nCh) Result = I2C_EEP_READ_U16(EEP_IDX_PARAM_PD_CH3_ADC_UB);
 8002186:	79fb      	ldrb	r3, [r7, #7]
 8002188:	2b03      	cmp	r3, #3
 800218a:	d105      	bne.n	8002198 <GetParam_BoundaryVolt+0x56>
 800218c:	204a      	movs	r0, #74	@ 0x4a
 800218e:	f7fe fe81 	bl	8000e94 <I2C_EEP_READ_U16>
 8002192:	4603      	mov	r3, r0
 8002194:	81fb      	strh	r3, [r7, #14]
 8002196:	e022      	b.n	80021de <GetParam_BoundaryVolt+0x9c>
	else if(0x04 == nCh) Result = I2C_EEP_READ_U16(EEP_IDX_PARAM_PD_CH4_ADC_UB);
 8002198:	79fb      	ldrb	r3, [r7, #7]
 800219a:	2b04      	cmp	r3, #4
 800219c:	d105      	bne.n	80021aa <GetParam_BoundaryVolt+0x68>
 800219e:	204c      	movs	r0, #76	@ 0x4c
 80021a0:	f7fe fe78 	bl	8000e94 <I2C_EEP_READ_U16>
 80021a4:	4603      	mov	r3, r0
 80021a6:	81fb      	strh	r3, [r7, #14]
 80021a8:	e019      	b.n	80021de <GetParam_BoundaryVolt+0x9c>
	else if(0x05 == nCh) Result = I2C_EEP_READ_U16(EEP_IDX_PARAM_PD_CH5_ADC_UB);
 80021aa:	79fb      	ldrb	r3, [r7, #7]
 80021ac:	2b05      	cmp	r3, #5
 80021ae:	d105      	bne.n	80021bc <GetParam_BoundaryVolt+0x7a>
 80021b0:	204e      	movs	r0, #78	@ 0x4e
 80021b2:	f7fe fe6f 	bl	8000e94 <I2C_EEP_READ_U16>
 80021b6:	4603      	mov	r3, r0
 80021b8:	81fb      	strh	r3, [r7, #14]
 80021ba:	e010      	b.n	80021de <GetParam_BoundaryVolt+0x9c>
	else if(0x06 == nCh) Result = I2C_EEP_READ_U16(EEP_IDX_PARAM_SiPM_ADC_LB);
 80021bc:	79fb      	ldrb	r3, [r7, #7]
 80021be:	2b06      	cmp	r3, #6
 80021c0:	d105      	bne.n	80021ce <GetParam_BoundaryVolt+0x8c>
 80021c2:	2050      	movs	r0, #80	@ 0x50
 80021c4:	f7fe fe66 	bl	8000e94 <I2C_EEP_READ_U16>
 80021c8:	4603      	mov	r3, r0
 80021ca:	81fb      	strh	r3, [r7, #14]
 80021cc:	e007      	b.n	80021de <GetParam_BoundaryVolt+0x9c>
	else if(0x07 == nCh) Result = I2C_EEP_READ_U16(EEP_IDX_PARAM_SiPM_ADC_UB);
 80021ce:	79fb      	ldrb	r3, [r7, #7]
 80021d0:	2b07      	cmp	r3, #7
 80021d2:	d104      	bne.n	80021de <GetParam_BoundaryVolt+0x9c>
 80021d4:	2052      	movs	r0, #82	@ 0x52
 80021d6:	f7fe fe5d 	bl	8000e94 <I2C_EEP_READ_U16>
 80021da:	4603      	mov	r3, r0
 80021dc:	81fb      	strh	r3, [r7, #14]

	return Result;
 80021de:	89fb      	ldrh	r3, [r7, #14]
}
 80021e0:	4618      	mov	r0, r3
 80021e2:	3710      	adds	r7, #16
 80021e4:	46bd      	mov	sp, r7
 80021e6:	bd80      	pop	{r7, pc}

080021e8 <SetParam_AdjCal>:


// PARAM
void SetParam_AdjCal(uint8_t nSel, float fVal)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	b082      	sub	sp, #8
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	4603      	mov	r3, r0
 80021f0:	ed87 0a00 	vstr	s0, [r7]
 80021f4:	71fb      	strb	r3, [r7, #7]
		 if(0x00 == nSel) I2C_EEP_WRITE_FLOAT(EEP_IDX_PARAM_PD_DENSITY, fVal);
 80021f6:	79fb      	ldrb	r3, [r7, #7]
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d105      	bne.n	8002208 <SetParam_AdjCal+0x20>
 80021fc:	ed97 0a00 	vldr	s0, [r7]
 8002200:	2084      	movs	r0, #132	@ 0x84
 8002202:	f7fe ff76 	bl	80010f2 <I2C_EEP_WRITE_FLOAT>
	else if(0x02 == nSel) I2C_EEP_WRITE_FLOAT(EEP_IDX_PARAM_PD_CH2_CAL, fVal);
	else if(0x03 == nSel) I2C_EEP_WRITE_FLOAT(EEP_IDX_PARAM_PD_CH3_CAL, fVal);
	else if(0x04 == nSel) I2C_EEP_WRITE_FLOAT(EEP_IDX_PARAM_PD_CH4_CAL, fVal);
	else if(0x05 == nSel) I2C_EEP_WRITE_FLOAT(EEP_IDX_PARAM_PD_CH5_CAL, fVal);
	else if(0x06 == nSel) I2C_EEP_WRITE_FLOAT(EEP_IDX_PARAM_CFU_CAL, fVal);
}
 8002206:	e034      	b.n	8002272 <SetParam_AdjCal+0x8a>
	else if(0x01 == nSel) I2C_EEP_WRITE_FLOAT(EEP_IDX_PARAM_PD_CH1_CAL, fVal);
 8002208:	79fb      	ldrb	r3, [r7, #7]
 800220a:	2b01      	cmp	r3, #1
 800220c:	d105      	bne.n	800221a <SetParam_AdjCal+0x32>
 800220e:	ed97 0a00 	vldr	s0, [r7]
 8002212:	2088      	movs	r0, #136	@ 0x88
 8002214:	f7fe ff6d 	bl	80010f2 <I2C_EEP_WRITE_FLOAT>
}
 8002218:	e02b      	b.n	8002272 <SetParam_AdjCal+0x8a>
	else if(0x02 == nSel) I2C_EEP_WRITE_FLOAT(EEP_IDX_PARAM_PD_CH2_CAL, fVal);
 800221a:	79fb      	ldrb	r3, [r7, #7]
 800221c:	2b02      	cmp	r3, #2
 800221e:	d105      	bne.n	800222c <SetParam_AdjCal+0x44>
 8002220:	ed97 0a00 	vldr	s0, [r7]
 8002224:	208c      	movs	r0, #140	@ 0x8c
 8002226:	f7fe ff64 	bl	80010f2 <I2C_EEP_WRITE_FLOAT>
}
 800222a:	e022      	b.n	8002272 <SetParam_AdjCal+0x8a>
	else if(0x03 == nSel) I2C_EEP_WRITE_FLOAT(EEP_IDX_PARAM_PD_CH3_CAL, fVal);
 800222c:	79fb      	ldrb	r3, [r7, #7]
 800222e:	2b03      	cmp	r3, #3
 8002230:	d105      	bne.n	800223e <SetParam_AdjCal+0x56>
 8002232:	ed97 0a00 	vldr	s0, [r7]
 8002236:	2090      	movs	r0, #144	@ 0x90
 8002238:	f7fe ff5b 	bl	80010f2 <I2C_EEP_WRITE_FLOAT>
}
 800223c:	e019      	b.n	8002272 <SetParam_AdjCal+0x8a>
	else if(0x04 == nSel) I2C_EEP_WRITE_FLOAT(EEP_IDX_PARAM_PD_CH4_CAL, fVal);
 800223e:	79fb      	ldrb	r3, [r7, #7]
 8002240:	2b04      	cmp	r3, #4
 8002242:	d105      	bne.n	8002250 <SetParam_AdjCal+0x68>
 8002244:	ed97 0a00 	vldr	s0, [r7]
 8002248:	2094      	movs	r0, #148	@ 0x94
 800224a:	f7fe ff52 	bl	80010f2 <I2C_EEP_WRITE_FLOAT>
}
 800224e:	e010      	b.n	8002272 <SetParam_AdjCal+0x8a>
	else if(0x05 == nSel) I2C_EEP_WRITE_FLOAT(EEP_IDX_PARAM_PD_CH5_CAL, fVal);
 8002250:	79fb      	ldrb	r3, [r7, #7]
 8002252:	2b05      	cmp	r3, #5
 8002254:	d105      	bne.n	8002262 <SetParam_AdjCal+0x7a>
 8002256:	ed97 0a00 	vldr	s0, [r7]
 800225a:	2098      	movs	r0, #152	@ 0x98
 800225c:	f7fe ff49 	bl	80010f2 <I2C_EEP_WRITE_FLOAT>
}
 8002260:	e007      	b.n	8002272 <SetParam_AdjCal+0x8a>
	else if(0x06 == nSel) I2C_EEP_WRITE_FLOAT(EEP_IDX_PARAM_CFU_CAL, fVal);
 8002262:	79fb      	ldrb	r3, [r7, #7]
 8002264:	2b06      	cmp	r3, #6
 8002266:	d104      	bne.n	8002272 <SetParam_AdjCal+0x8a>
 8002268:	ed97 0a00 	vldr	s0, [r7]
 800226c:	209c      	movs	r0, #156	@ 0x9c
 800226e:	f7fe ff40 	bl	80010f2 <I2C_EEP_WRITE_FLOAT>
}
 8002272:	bf00      	nop
 8002274:	3708      	adds	r7, #8
 8002276:	46bd      	mov	sp, r7
 8002278:	bd80      	pop	{r7, pc}

0800227a <GetParam_AdjCal>:

float GetParam_AdjCal(uint8_t nSel)
{
 800227a:	b580      	push	{r7, lr}
 800227c:	b084      	sub	sp, #16
 800227e:	af00      	add	r7, sp, #0
 8002280:	4603      	mov	r3, r0
 8002282:	71fb      	strb	r3, [r7, #7]
	float Result = 0.0f;
 8002284:	f04f 0300 	mov.w	r3, #0
 8002288:	60fb      	str	r3, [r7, #12]

		 if(0x00 == nSel) Result = I2C_EEP_READ_FLOAT(EEP_IDX_PARAM_PD_DENSITY);
 800228a:	79fb      	ldrb	r3, [r7, #7]
 800228c:	2b00      	cmp	r3, #0
 800228e:	d105      	bne.n	800229c <GetParam_AdjCal+0x22>
 8002290:	2084      	movs	r0, #132	@ 0x84
 8002292:	f7fe fe49 	bl	8000f28 <I2C_EEP_READ_FLOAT>
 8002296:	ed87 0a03 	vstr	s0, [r7, #12]
 800229a:	e034      	b.n	8002306 <GetParam_AdjCal+0x8c>
	else if(0x01 == nSel) Result = I2C_EEP_READ_FLOAT(EEP_IDX_PARAM_PD_CH1_CAL);
 800229c:	79fb      	ldrb	r3, [r7, #7]
 800229e:	2b01      	cmp	r3, #1
 80022a0:	d105      	bne.n	80022ae <GetParam_AdjCal+0x34>
 80022a2:	2088      	movs	r0, #136	@ 0x88
 80022a4:	f7fe fe40 	bl	8000f28 <I2C_EEP_READ_FLOAT>
 80022a8:	ed87 0a03 	vstr	s0, [r7, #12]
 80022ac:	e02b      	b.n	8002306 <GetParam_AdjCal+0x8c>
	else if(0x02 == nSel) Result = I2C_EEP_READ_FLOAT(EEP_IDX_PARAM_PD_CH2_CAL);
 80022ae:	79fb      	ldrb	r3, [r7, #7]
 80022b0:	2b02      	cmp	r3, #2
 80022b2:	d105      	bne.n	80022c0 <GetParam_AdjCal+0x46>
 80022b4:	208c      	movs	r0, #140	@ 0x8c
 80022b6:	f7fe fe37 	bl	8000f28 <I2C_EEP_READ_FLOAT>
 80022ba:	ed87 0a03 	vstr	s0, [r7, #12]
 80022be:	e022      	b.n	8002306 <GetParam_AdjCal+0x8c>
	else if(0x03 == nSel) Result = I2C_EEP_READ_FLOAT(EEP_IDX_PARAM_PD_CH3_CAL);
 80022c0:	79fb      	ldrb	r3, [r7, #7]
 80022c2:	2b03      	cmp	r3, #3
 80022c4:	d105      	bne.n	80022d2 <GetParam_AdjCal+0x58>
 80022c6:	2090      	movs	r0, #144	@ 0x90
 80022c8:	f7fe fe2e 	bl	8000f28 <I2C_EEP_READ_FLOAT>
 80022cc:	ed87 0a03 	vstr	s0, [r7, #12]
 80022d0:	e019      	b.n	8002306 <GetParam_AdjCal+0x8c>
	else if(0x04 == nSel) Result = I2C_EEP_READ_FLOAT(EEP_IDX_PARAM_PD_CH4_CAL);
 80022d2:	79fb      	ldrb	r3, [r7, #7]
 80022d4:	2b04      	cmp	r3, #4
 80022d6:	d105      	bne.n	80022e4 <GetParam_AdjCal+0x6a>
 80022d8:	2094      	movs	r0, #148	@ 0x94
 80022da:	f7fe fe25 	bl	8000f28 <I2C_EEP_READ_FLOAT>
 80022de:	ed87 0a03 	vstr	s0, [r7, #12]
 80022e2:	e010      	b.n	8002306 <GetParam_AdjCal+0x8c>
	else if(0x05 == nSel) Result = I2C_EEP_READ_FLOAT(EEP_IDX_PARAM_PD_CH5_CAL);
 80022e4:	79fb      	ldrb	r3, [r7, #7]
 80022e6:	2b05      	cmp	r3, #5
 80022e8:	d105      	bne.n	80022f6 <GetParam_AdjCal+0x7c>
 80022ea:	2098      	movs	r0, #152	@ 0x98
 80022ec:	f7fe fe1c 	bl	8000f28 <I2C_EEP_READ_FLOAT>
 80022f0:	ed87 0a03 	vstr	s0, [r7, #12]
 80022f4:	e007      	b.n	8002306 <GetParam_AdjCal+0x8c>
	else if(0x06 == nSel) Result = I2C_EEP_READ_FLOAT(EEP_IDX_PARAM_CFU_CAL);
 80022f6:	79fb      	ldrb	r3, [r7, #7]
 80022f8:	2b06      	cmp	r3, #6
 80022fa:	d104      	bne.n	8002306 <GetParam_AdjCal+0x8c>
 80022fc:	209c      	movs	r0, #156	@ 0x9c
 80022fe:	f7fe fe13 	bl	8000f28 <I2C_EEP_READ_FLOAT>
 8002302:	ed87 0a03 	vstr	s0, [r7, #12]

	return Result;
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	ee07 3a90 	vmov	s15, r3
}
 800230c:	eeb0 0a67 	vmov.f32	s0, s15
 8002310:	3710      	adds	r7, #16
 8002312:	46bd      	mov	sp, r7
 8002314:	bd80      	pop	{r7, pc}
	...

08002318 <PARAM_Init>:
	return result;
}


void PARAM_Init(I2C_HandleTypeDef* hI2C)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	b084      	sub	sp, #16
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]
	uint8_t i = 0;
 8002320:	2300      	movs	r3, #0
 8002322:	73fb      	strb	r3, [r7, #15]
	I2C_EEP_Init(hI2C, 0xA0);
 8002324:	21a0      	movs	r1, #160	@ 0xa0
 8002326:	6878      	ldr	r0, [r7, #4]
 8002328:	f7fe fd06 	bl	8000d38 <I2C_EEP_Init>
	for(i = 0; i <PM_CH_MAX; i++)
 800232c:	2300      	movs	r3, #0
 800232e:	73fb      	strb	r3, [r7, #15]
 8002330:	e00e      	b.n	8002350 <PARAM_Init+0x38>
	{
		memset(&tParam[i], 0, sizeof(struct _tPARAM));
 8002332:	7bfa      	ldrb	r2, [r7, #15]
 8002334:	4613      	mov	r3, r2
 8002336:	009b      	lsls	r3, r3, #2
 8002338:	4413      	add	r3, r2
 800233a:	00db      	lsls	r3, r3, #3
 800233c:	4a08      	ldr	r2, [pc, #32]	@ (8002360 <PARAM_Init+0x48>)
 800233e:	4413      	add	r3, r2
 8002340:	2228      	movs	r2, #40	@ 0x28
 8002342:	2100      	movs	r1, #0
 8002344:	4618      	mov	r0, r3
 8002346:	f00a fec3 	bl	800d0d0 <memset>
	for(i = 0; i <PM_CH_MAX; i++)
 800234a:	7bfb      	ldrb	r3, [r7, #15]
 800234c:	3301      	adds	r3, #1
 800234e:	73fb      	strb	r3, [r7, #15]
 8002350:	7bfb      	ldrb	r3, [r7, #15]
 8002352:	2b05      	cmp	r3, #5
 8002354:	d9ed      	bls.n	8002332 <PARAM_Init+0x1a>

	}
}
 8002356:	bf00      	nop
 8002358:	bf00      	nop
 800235a:	3710      	adds	r7, #16
 800235c:	46bd      	mov	sp, r7
 800235e:	bd80      	pop	{r7, pc}
 8002360:	200000cc 	.word	0x200000cc

08002364 <PARAM_Process>:


void PARAM_Process(void)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b082      	sub	sp, #8
 8002368:	af00      	add	r7, sp, #0
	uint8_t  i = 0;
 800236a:	2300      	movs	r3, #0
 800236c:	71fb      	strb	r3, [r7, #7]

	if((DEFAULT_FACTORY_SET_ON	!= I2C_EEP_READ_U08(EEP_IDX_CFG_DEFAULT_FACTORY)))
 800236e:	2001      	movs	r0, #1
 8002370:	f7fe fd80 	bl	8000e74 <I2C_EEP_READ_U08>
 8002374:	4603      	mov	r3, r0
 8002376:	2b01      	cmp	r3, #1
 8002378:	d005      	beq.n	8002386 <PARAM_Process+0x22>
	{
		Default_FactorySet();
 800237a:	f7ff fc77 	bl	8001c6c <Default_FactorySet>
		I2C_EEP_WRITE_U08(EEP_IDX_CFG_DEFAULT_FACTORY, DEFAULT_FACTORY_SET_ON);
 800237e:	2101      	movs	r1, #1
 8002380:	2001      	movs	r0, #1
 8002382:	f7fe fe05 	bl	8000f90 <I2C_EEP_WRITE_U08>
	}

	tFan.CleWorkTime = GetCfg_CurrentFanUseTime();
 8002386:	f7ff fd63 	bl	8001e50 <GetCfg_CurrentFanUseTime>
 800238a:	4603      	mov	r3, r0
 800238c:	4a71      	ldr	r2, [pc, #452]	@ (8002554 <PARAM_Process+0x1f0>)
 800238e:	6093      	str	r3, [r2, #8]
	tFan.CleInterval = GetCfg_CurrentFanInterValTime();
 8002390:	f7ff fd72 	bl	8001e78 <GetCfg_CurrentFanInterValTime>
 8002394:	4603      	mov	r3, r0
 8002396:	4a6f      	ldr	r2, [pc, #444]	@ (8002554 <PARAM_Process+0x1f0>)
 8002398:	60d3      	str	r3, [r2, #12]

	if (0 == tFan.CleInterval) 	{ tFan.FlagCleanModeOn = OFF; 	}
 800239a:	4b6e      	ldr	r3, [pc, #440]	@ (8002554 <PARAM_Process+0x1f0>)
 800239c:	68db      	ldr	r3, [r3, #12]
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d103      	bne.n	80023aa <PARAM_Process+0x46>
 80023a2:	4b6c      	ldr	r3, [pc, #432]	@ (8002554 <PARAM_Process+0x1f0>)
 80023a4:	2200      	movs	r2, #0
 80023a6:	719a      	strb	r2, [r3, #6]
 80023a8:	e002      	b.n	80023b0 <PARAM_Process+0x4c>
	else 						{ tFan.FlagCleanModeOn = ON;	}
 80023aa:	4b6a      	ldr	r3, [pc, #424]	@ (8002554 <PARAM_Process+0x1f0>)
 80023ac:	2201      	movs	r2, #1
 80023ae:	719a      	strb	r2, [r3, #6]

	for (i = 0; i <= 7; i++)
 80023b0:	2300      	movs	r3, #0
 80023b2:	71fb      	strb	r3, [r7, #7]
 80023b4:	e080      	b.n	80024b8 <PARAM_Process+0x154>
	{
			 if (0x00 == i) { tParam[PM_CH1].BasePD = GetParam_BoundaryVolt(i); }
 80023b6:	79fb      	ldrb	r3, [r7, #7]
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d108      	bne.n	80023ce <PARAM_Process+0x6a>
 80023bc:	79fb      	ldrb	r3, [r7, #7]
 80023be:	4618      	mov	r0, r3
 80023c0:	f7ff febf 	bl	8002142 <GetParam_BoundaryVolt>
 80023c4:	4603      	mov	r3, r0
 80023c6:	461a      	mov	r2, r3
 80023c8:	4b63      	ldr	r3, [pc, #396]	@ (8002558 <PARAM_Process+0x1f4>)
 80023ca:	609a      	str	r2, [r3, #8]
 80023cc:	e071      	b.n	80024b2 <PARAM_Process+0x14e>
		else if (0x01 == i) { tParam[PM_CH1].LB = tParam[PM_CH1].BasePD ; 		tParam[PM_CH1].UB = GetParam_BoundaryVolt(i); }
 80023ce:	79fb      	ldrb	r3, [r7, #7]
 80023d0:	2b01      	cmp	r3, #1
 80023d2:	d10c      	bne.n	80023ee <PARAM_Process+0x8a>
 80023d4:	4b60      	ldr	r3, [pc, #384]	@ (8002558 <PARAM_Process+0x1f4>)
 80023d6:	689b      	ldr	r3, [r3, #8]
 80023d8:	4a5f      	ldr	r2, [pc, #380]	@ (8002558 <PARAM_Process+0x1f4>)
 80023da:	60d3      	str	r3, [r2, #12]
 80023dc:	79fb      	ldrb	r3, [r7, #7]
 80023de:	4618      	mov	r0, r3
 80023e0:	f7ff feaf 	bl	8002142 <GetParam_BoundaryVolt>
 80023e4:	4603      	mov	r3, r0
 80023e6:	461a      	mov	r2, r3
 80023e8:	4b5b      	ldr	r3, [pc, #364]	@ (8002558 <PARAM_Process+0x1f4>)
 80023ea:	611a      	str	r2, [r3, #16]
 80023ec:	e061      	b.n	80024b2 <PARAM_Process+0x14e>
		else if (0x02 == i) { tParam[PM_CH2].LB = tParam[PM_CH1].UB + 1; 		tParam[PM_CH2].UB = GetParam_BoundaryVolt(i); }
 80023ee:	79fb      	ldrb	r3, [r7, #7]
 80023f0:	2b02      	cmp	r3, #2
 80023f2:	d10d      	bne.n	8002410 <PARAM_Process+0xac>
 80023f4:	4b58      	ldr	r3, [pc, #352]	@ (8002558 <PARAM_Process+0x1f4>)
 80023f6:	691b      	ldr	r3, [r3, #16]
 80023f8:	3301      	adds	r3, #1
 80023fa:	4a57      	ldr	r2, [pc, #348]	@ (8002558 <PARAM_Process+0x1f4>)
 80023fc:	6353      	str	r3, [r2, #52]	@ 0x34
 80023fe:	79fb      	ldrb	r3, [r7, #7]
 8002400:	4618      	mov	r0, r3
 8002402:	f7ff fe9e 	bl	8002142 <GetParam_BoundaryVolt>
 8002406:	4603      	mov	r3, r0
 8002408:	461a      	mov	r2, r3
 800240a:	4b53      	ldr	r3, [pc, #332]	@ (8002558 <PARAM_Process+0x1f4>)
 800240c:	639a      	str	r2, [r3, #56]	@ 0x38
 800240e:	e050      	b.n	80024b2 <PARAM_Process+0x14e>
		else if (0x03 == i) { tParam[PM_CH3].LB = tParam[PM_CH2].UB + 1;		tParam[PM_CH3].UB = GetParam_BoundaryVolt(i); }
 8002410:	79fb      	ldrb	r3, [r7, #7]
 8002412:	2b03      	cmp	r3, #3
 8002414:	d10d      	bne.n	8002432 <PARAM_Process+0xce>
 8002416:	4b50      	ldr	r3, [pc, #320]	@ (8002558 <PARAM_Process+0x1f4>)
 8002418:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800241a:	3301      	adds	r3, #1
 800241c:	4a4e      	ldr	r2, [pc, #312]	@ (8002558 <PARAM_Process+0x1f4>)
 800241e:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8002420:	79fb      	ldrb	r3, [r7, #7]
 8002422:	4618      	mov	r0, r3
 8002424:	f7ff fe8d 	bl	8002142 <GetParam_BoundaryVolt>
 8002428:	4603      	mov	r3, r0
 800242a:	461a      	mov	r2, r3
 800242c:	4b4a      	ldr	r3, [pc, #296]	@ (8002558 <PARAM_Process+0x1f4>)
 800242e:	661a      	str	r2, [r3, #96]	@ 0x60
 8002430:	e03f      	b.n	80024b2 <PARAM_Process+0x14e>
		else if (0x04 == i) { tParam[PM_CH4].LB = tParam[PM_CH3].UB + 1;		tParam[PM_CH4].UB = GetParam_BoundaryVolt(i); }
 8002432:	79fb      	ldrb	r3, [r7, #7]
 8002434:	2b04      	cmp	r3, #4
 8002436:	d10f      	bne.n	8002458 <PARAM_Process+0xf4>
 8002438:	4b47      	ldr	r3, [pc, #284]	@ (8002558 <PARAM_Process+0x1f4>)
 800243a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800243c:	3301      	adds	r3, #1
 800243e:	4a46      	ldr	r2, [pc, #280]	@ (8002558 <PARAM_Process+0x1f4>)
 8002440:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
 8002444:	79fb      	ldrb	r3, [r7, #7]
 8002446:	4618      	mov	r0, r3
 8002448:	f7ff fe7b 	bl	8002142 <GetParam_BoundaryVolt>
 800244c:	4603      	mov	r3, r0
 800244e:	461a      	mov	r2, r3
 8002450:	4b41      	ldr	r3, [pc, #260]	@ (8002558 <PARAM_Process+0x1f4>)
 8002452:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
 8002456:	e02c      	b.n	80024b2 <PARAM_Process+0x14e>
		else if (0x05 == i) { tParam[PM_CH5].LB = tParam[PM_CH4].UB + 1; 		tParam[PM_CH5].UB = GetParam_BoundaryVolt(i); }
 8002458:	79fb      	ldrb	r3, [r7, #7]
 800245a:	2b05      	cmp	r3, #5
 800245c:	d110      	bne.n	8002480 <PARAM_Process+0x11c>
 800245e:	4b3e      	ldr	r3, [pc, #248]	@ (8002558 <PARAM_Process+0x1f4>)
 8002460:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002464:	3301      	adds	r3, #1
 8002466:	4a3c      	ldr	r2, [pc, #240]	@ (8002558 <PARAM_Process+0x1f4>)
 8002468:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac
 800246c:	79fb      	ldrb	r3, [r7, #7]
 800246e:	4618      	mov	r0, r3
 8002470:	f7ff fe67 	bl	8002142 <GetParam_BoundaryVolt>
 8002474:	4603      	mov	r3, r0
 8002476:	461a      	mov	r2, r3
 8002478:	4b37      	ldr	r3, [pc, #220]	@ (8002558 <PARAM_Process+0x1f4>)
 800247a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
 800247e:	e018      	b.n	80024b2 <PARAM_Process+0x14e>
		else if (0x06 == i)   tParam[PM_SiPM].LB = GetParam_BoundaryVolt(i);
 8002480:	79fb      	ldrb	r3, [r7, #7]
 8002482:	2b06      	cmp	r3, #6
 8002484:	d109      	bne.n	800249a <PARAM_Process+0x136>
 8002486:	79fb      	ldrb	r3, [r7, #7]
 8002488:	4618      	mov	r0, r3
 800248a:	f7ff fe5a 	bl	8002142 <GetParam_BoundaryVolt>
 800248e:	4603      	mov	r3, r0
 8002490:	461a      	mov	r2, r3
 8002492:	4b31      	ldr	r3, [pc, #196]	@ (8002558 <PARAM_Process+0x1f4>)
 8002494:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
 8002498:	e00b      	b.n	80024b2 <PARAM_Process+0x14e>
		else if (0x07 == i)   tParam[PM_SiPM].UB = GetParam_BoundaryVolt(i);
 800249a:	79fb      	ldrb	r3, [r7, #7]
 800249c:	2b07      	cmp	r3, #7
 800249e:	d108      	bne.n	80024b2 <PARAM_Process+0x14e>
 80024a0:	79fb      	ldrb	r3, [r7, #7]
 80024a2:	4618      	mov	r0, r3
 80024a4:	f7ff fe4d 	bl	8002142 <GetParam_BoundaryVolt>
 80024a8:	4603      	mov	r3, r0
 80024aa:	461a      	mov	r2, r3
 80024ac:	4b2a      	ldr	r3, [pc, #168]	@ (8002558 <PARAM_Process+0x1f4>)
 80024ae:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
	for (i = 0; i <= 7; i++)
 80024b2:	79fb      	ldrb	r3, [r7, #7]
 80024b4:	3301      	adds	r3, #1
 80024b6:	71fb      	strb	r3, [r7, #7]
 80024b8:	79fb      	ldrb	r3, [r7, #7]
 80024ba:	2b07      	cmp	r3, #7
 80024bc:	f67f af7b 	bls.w	80023b6 <PARAM_Process+0x52>
	}

	//Set Boundary

	GetCfg_Device_ProcType(tConfig.prodtype);
 80024c0:	4826      	ldr	r0, [pc, #152]	@ (800255c <PARAM_Process+0x1f8>)
 80024c2:	f7ff fcff 	bl	8001ec4 <GetCfg_Device_ProcType>
	GetCfg_Device_ProcSerial(tConfig.prodSerial);
 80024c6:	4826      	ldr	r0, [pc, #152]	@ (8002560 <PARAM_Process+0x1fc>)
 80024c8:	f7ff fd39 	bl	8001f3e <GetCfg_Device_ProcSerial>
	GetCfg_Device_ProcVer(tConfig.FirmwareVer);
 80024cc:	4825      	ldr	r0, [pc, #148]	@ (8002564 <PARAM_Process+0x200>)
 80024ce:	f7ff fd73 	bl	8001fb8 <GetCfg_Device_ProcVer>

	//SetCfg_DeviceUseCount(1);
	tConfig.DeviceUseCount = GetCfg_DeviceUseCount();
 80024d2:	f7ff fdb3 	bl	800203c <GetCfg_DeviceUseCount>
 80024d6:	4603      	mov	r3, r0
 80024d8:	4a20      	ldr	r2, [pc, #128]	@ (800255c <PARAM_Process+0x1f8>)
 80024da:	6253      	str	r3, [r2, #36]	@ 0x24

	tParam[PM_CH1].den = GetParam_AdjCal(0x00);
 80024dc:	2000      	movs	r0, #0
 80024de:	f7ff fecc 	bl	800227a <GetParam_AdjCal>
 80024e2:	eef0 7a40 	vmov.f32	s15, s0
 80024e6:	4b1c      	ldr	r3, [pc, #112]	@ (8002558 <PARAM_Process+0x1f4>)
 80024e8:	edc3 7a07 	vstr	s15, [r3, #28]

	tParam[PM_CH1].Cal = GetParam_AdjCal(0x01);
 80024ec:	2001      	movs	r0, #1
 80024ee:	f7ff fec4 	bl	800227a <GetParam_AdjCal>
 80024f2:	eef0 7a40 	vmov.f32	s15, s0
 80024f6:	4b18      	ldr	r3, [pc, #96]	@ (8002558 <PARAM_Process+0x1f4>)
 80024f8:	edc3 7a08 	vstr	s15, [r3, #32]
	tParam[PM_CH2].Cal = GetParam_AdjCal(0x02);
 80024fc:	2002      	movs	r0, #2
 80024fe:	f7ff febc 	bl	800227a <GetParam_AdjCal>
 8002502:	eef0 7a40 	vmov.f32	s15, s0
 8002506:	4b14      	ldr	r3, [pc, #80]	@ (8002558 <PARAM_Process+0x1f4>)
 8002508:	edc3 7a12 	vstr	s15, [r3, #72]	@ 0x48
	tParam[PM_CH3].Cal = GetParam_AdjCal(0x03);
 800250c:	2003      	movs	r0, #3
 800250e:	f7ff feb4 	bl	800227a <GetParam_AdjCal>
 8002512:	eef0 7a40 	vmov.f32	s15, s0
 8002516:	4b10      	ldr	r3, [pc, #64]	@ (8002558 <PARAM_Process+0x1f4>)
 8002518:	edc3 7a1c 	vstr	s15, [r3, #112]	@ 0x70
	tParam[PM_CH4].Cal = GetParam_AdjCal(0x04);
 800251c:	2004      	movs	r0, #4
 800251e:	f7ff feac 	bl	800227a <GetParam_AdjCal>
 8002522:	eef0 7a40 	vmov.f32	s15, s0
 8002526:	4b0c      	ldr	r3, [pc, #48]	@ (8002558 <PARAM_Process+0x1f4>)
 8002528:	edc3 7a26 	vstr	s15, [r3, #152]	@ 0x98
	tParam[PM_CH5].Cal = GetParam_AdjCal(0x05);
 800252c:	2005      	movs	r0, #5
 800252e:	f7ff fea4 	bl	800227a <GetParam_AdjCal>
 8002532:	eef0 7a40 	vmov.f32	s15, s0
 8002536:	4b08      	ldr	r3, [pc, #32]	@ (8002558 <PARAM_Process+0x1f4>)
 8002538:	edc3 7a30 	vstr	s15, [r3, #192]	@ 0xc0

	tParam[PM_SiPM].CfuCal = GetParam_AdjCal(0x06);
 800253c:	2006      	movs	r0, #6
 800253e:	f7ff fe9c 	bl	800227a <GetParam_AdjCal>
 8002542:	eef0 7a40 	vmov.f32	s15, s0
 8002546:	4b04      	ldr	r3, [pc, #16]	@ (8002558 <PARAM_Process+0x1f4>)
 8002548:	edc3 7a3b 	vstr	s15, [r3, #236]	@ 0xec


}
 800254c:	bf00      	nop
 800254e:	3708      	adds	r7, #8
 8002550:	46bd      	mov	sp, r7
 8002552:	bd80      	pop	{r7, pc}
 8002554:	200000b4 	.word	0x200000b4
 8002558:	200000cc 	.word	0x200000cc
 800255c:	20000030 	.word	0x20000030
 8002560:	20000038 	.word	0x20000038
 8002564:	20000048 	.word	0x20000048

08002568 <PROC_Init>:
extern UART_HandleTypeDef huart1;
extern void JumpToBootloader(void);


void PROC_Init(void)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	af00      	add	r7, sp, #0
	memset( &tPmResult1, 0, sizeof(struct _tPM_RESULT1) );
 800256c:	2220      	movs	r2, #32
 800256e:	2100      	movs	r1, #0
 8002570:	480a      	ldr	r0, [pc, #40]	@ (800259c <PROC_Init+0x34>)
 8002572:	f00a fdad 	bl	800d0d0 <memset>
	memset( &tPmResult2, 0, sizeof(struct _tPM_RESULT2) );
 8002576:	2210      	movs	r2, #16
 8002578:	2100      	movs	r1, #0
 800257a:	4809      	ldr	r0, [pc, #36]	@ (80025a0 <PROC_Init+0x38>)
 800257c:	f00a fda8 	bl	800d0d0 <memset>
	memset( &tSysState,  0, sizeof(struct _tSYS_STAT) );
 8002580:	2220      	movs	r2, #32
 8002582:	2100      	movs	r1, #0
 8002584:	4807      	ldr	r0, [pc, #28]	@ (80025a4 <PROC_Init+0x3c>)
 8002586:	f00a fda3 	bl	800d0d0 <memset>

	m_BITProcSeq = BIT_SEQ_IDLE;
 800258a:	4b07      	ldr	r3, [pc, #28]	@ (80025a8 <PROC_Init+0x40>)
 800258c:	2200      	movs	r2, #0
 800258e:	701a      	strb	r2, [r3, #0]
	m_SysProcSeq = SYS_SEQ_IDLE;
 8002590:	4b06      	ldr	r3, [pc, #24]	@ (80025ac <PROC_Init+0x44>)
 8002592:	2200      	movs	r2, #0
 8002594:	701a      	strb	r2, [r3, #0]
}
 8002596:	bf00      	nop
 8002598:	bd80      	pop	{r7, pc}
 800259a:	bf00      	nop
 800259c:	200001bc 	.word	0x200001bc
 80025a0:	2000027c 	.word	0x2000027c
 80025a4:	2000028c 	.word	0x2000028c
 80025a8:	200002d4 	.word	0x200002d4
 80025ac:	200002d5 	.word	0x200002d5

080025b0 <WaitTime_Init>:

void WaitTime_Init(void)
{
 80025b0:	b480      	push	{r7}
 80025b2:	af00      	add	r7, sp, #0
	tSysTime.Sys10mSecTick = 0;
 80025b4:	4b0b      	ldr	r3, [pc, #44]	@ (80025e4 <WaitTime_Init+0x34>)
 80025b6:	2200      	movs	r2, #0
 80025b8:	739a      	strb	r2, [r3, #14]
	tSysTime.Sys10mSecTick = 0;
 80025ba:	4b0a      	ldr	r3, [pc, #40]	@ (80025e4 <WaitTime_Init+0x34>)
 80025bc:	2200      	movs	r2, #0
 80025be:	739a      	strb	r2, [r3, #14]
	tSysTime.Sys1SecTick = 0;
 80025c0:	4b08      	ldr	r3, [pc, #32]	@ (80025e4 <WaitTime_Init+0x34>)
 80025c2:	2200      	movs	r2, #0
 80025c4:	825a      	strh	r2, [r3, #18]

	tSysTime.WaitSecTime = 0;
 80025c6:	4b07      	ldr	r3, [pc, #28]	@ (80025e4 <WaitTime_Init+0x34>)
 80025c8:	2200      	movs	r2, #0
 80025ca:	619a      	str	r2, [r3, #24]
	tSysTime.WaitmSecTime = 0;
 80025cc:	4b05      	ldr	r3, [pc, #20]	@ (80025e4 <WaitTime_Init+0x34>)
 80025ce:	2200      	movs	r2, #0
 80025d0:	621a      	str	r2, [r3, #32]

	uwTick = 0;
 80025d2:	4b05      	ldr	r3, [pc, #20]	@ (80025e8 <WaitTime_Init+0x38>)
 80025d4:	2200      	movs	r2, #0
 80025d6:	601a      	str	r2, [r3, #0]
}
 80025d8:	bf00      	nop
 80025da:	46bd      	mov	sp, r7
 80025dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e0:	4770      	bx	lr
 80025e2:	bf00      	nop
 80025e4:	200002ac 	.word	0x200002ac
 80025e8:	200008b8 	.word	0x200008b8

080025ec <WaitHoldTime_Sec>:

uint8_t WaitHoldTime_Sec(uint8_t ChkOn, uint32_t ChkTime)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b084      	sub	sp, #16
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	4603      	mov	r3, r0
 80025f4:	6039      	str	r1, [r7, #0]
 80025f6:	71fb      	strb	r3, [r7, #7]
	uint8_t result = FALSE;
 80025f8:	2300      	movs	r3, #0
 80025fa:	73fb      	strb	r3, [r7, #15]

	if (OFF == ChkOn) { WaitTime_Init(); tSysTime.FlagWaitSecTimeOn = OFF; return result; }
 80025fc:	79fb      	ldrb	r3, [r7, #7]
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d106      	bne.n	8002610 <WaitHoldTime_Sec+0x24>
 8002602:	f7ff ffd5 	bl	80025b0 <WaitTime_Init>
 8002606:	4b0d      	ldr	r3, [pc, #52]	@ (800263c <WaitHoldTime_Sec+0x50>)
 8002608:	2200      	movs	r2, #0
 800260a:	751a      	strb	r2, [r3, #20]
 800260c:	7bfb      	ldrb	r3, [r7, #15]
 800260e:	e010      	b.n	8002632 <WaitHoldTime_Sec+0x46>
	else
	{
		tSysTime.FlagWaitSecTimeOn = ON;
 8002610:	4b0a      	ldr	r3, [pc, #40]	@ (800263c <WaitHoldTime_Sec+0x50>)
 8002612:	2201      	movs	r2, #1
 8002614:	751a      	strb	r2, [r3, #20]
	}

	if (tSysTime.WaitSecTime >= ChkTime) {
 8002616:	4b09      	ldr	r3, [pc, #36]	@ (800263c <WaitHoldTime_Sec+0x50>)
 8002618:	699b      	ldr	r3, [r3, #24]
 800261a:	683a      	ldr	r2, [r7, #0]
 800261c:	429a      	cmp	r2, r3
 800261e:	d807      	bhi.n	8002630 <WaitHoldTime_Sec+0x44>
		result = TRUE;
 8002620:	2301      	movs	r3, #1
 8002622:	73fb      	strb	r3, [r7, #15]
		tSysTime.WaitSecTime = 0;
 8002624:	4b05      	ldr	r3, [pc, #20]	@ (800263c <WaitHoldTime_Sec+0x50>)
 8002626:	2200      	movs	r2, #0
 8002628:	619a      	str	r2, [r3, #24]
		tSysTime.FlagWaitSecTimeOn = OFF;
 800262a:	4b04      	ldr	r3, [pc, #16]	@ (800263c <WaitHoldTime_Sec+0x50>)
 800262c:	2200      	movs	r2, #0
 800262e:	751a      	strb	r2, [r3, #20]
	}

	return result;
 8002630:	7bfb      	ldrb	r3, [r7, #15]
}
 8002632:	4618      	mov	r0, r3
 8002634:	3710      	adds	r7, #16
 8002636:	46bd      	mov	sp, r7
 8002638:	bd80      	pop	{r7, pc}
 800263a:	bf00      	nop
 800263c:	200002ac 	.word	0x200002ac

08002640 <WaitHoldTime_mSec>:

uint8_t WaitHoldTime_mSec(uint8_t ChkOn, uint32_t ChkTime)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	b084      	sub	sp, #16
 8002644:	af00      	add	r7, sp, #0
 8002646:	4603      	mov	r3, r0
 8002648:	6039      	str	r1, [r7, #0]
 800264a:	71fb      	strb	r3, [r7, #7]
	uint8_t result = FALSE;
 800264c:	2300      	movs	r3, #0
 800264e:	73fb      	strb	r3, [r7, #15]

	if (OFF == ChkOn) { WaitTime_Init(); tSysTime.FlagWaitmSecTimeOn = OFF; return result; }
 8002650:	79fb      	ldrb	r3, [r7, #7]
 8002652:	2b00      	cmp	r3, #0
 8002654:	d106      	bne.n	8002664 <WaitHoldTime_mSec+0x24>
 8002656:	f7ff ffab 	bl	80025b0 <WaitTime_Init>
 800265a:	4b0d      	ldr	r3, [pc, #52]	@ (8002690 <WaitHoldTime_mSec+0x50>)
 800265c:	2200      	movs	r2, #0
 800265e:	771a      	strb	r2, [r3, #28]
 8002660:	7bfb      	ldrb	r3, [r7, #15]
 8002662:	e010      	b.n	8002686 <WaitHoldTime_mSec+0x46>
	else
	{
		tSysTime.FlagWaitmSecTimeOn = ON;
 8002664:	4b0a      	ldr	r3, [pc, #40]	@ (8002690 <WaitHoldTime_mSec+0x50>)
 8002666:	2201      	movs	r2, #1
 8002668:	771a      	strb	r2, [r3, #28]
	}

	if (tSysTime.WaitmSecTime >= ChkTime)
 800266a:	4b09      	ldr	r3, [pc, #36]	@ (8002690 <WaitHoldTime_mSec+0x50>)
 800266c:	6a1b      	ldr	r3, [r3, #32]
 800266e:	683a      	ldr	r2, [r7, #0]
 8002670:	429a      	cmp	r2, r3
 8002672:	d807      	bhi.n	8002684 <WaitHoldTime_mSec+0x44>
	{
		result = TRUE;
 8002674:	2301      	movs	r3, #1
 8002676:	73fb      	strb	r3, [r7, #15]
		tSysTime.WaitmSecTime = 0;
 8002678:	4b05      	ldr	r3, [pc, #20]	@ (8002690 <WaitHoldTime_mSec+0x50>)
 800267a:	2200      	movs	r2, #0
 800267c:	621a      	str	r2, [r3, #32]
		tSysTime.FlagWaitmSecTimeOn = OFF;
 800267e:	4b04      	ldr	r3, [pc, #16]	@ (8002690 <WaitHoldTime_mSec+0x50>)
 8002680:	2200      	movs	r2, #0
 8002682:	771a      	strb	r2, [r3, #28]
	}

	return result;
 8002684:	7bfb      	ldrb	r3, [r7, #15]
}
 8002686:	4618      	mov	r0, r3
 8002688:	3710      	adds	r7, #16
 800268a:	46bd      	mov	sp, r7
 800268c:	bd80      	pop	{r7, pc}
 800268e:	bf00      	nop
 8002690:	200002ac 	.word	0x200002ac

08002694 <DeviceSetState>:

uint16_t DeviceSetState(uint16_t Addr, uint8_t Flag)
{
 8002694:	b480      	push	{r7}
 8002696:	b085      	sub	sp, #20
 8002698:	af00      	add	r7, sp, #0
 800269a:	4603      	mov	r3, r0
 800269c:	460a      	mov	r2, r1
 800269e:	80fb      	strh	r3, [r7, #6]
 80026a0:	4613      	mov	r3, r2
 80026a2:	717b      	strb	r3, [r7, #5]
	uint16_t result = 0;
 80026a4:	2300      	movs	r3, #0
 80026a6:	81fb      	strh	r3, [r7, #14]

	if(ON == Flag) 	{ result |= (1 << Addr);  }
 80026a8:	797b      	ldrb	r3, [r7, #5]
 80026aa:	2b01      	cmp	r3, #1
 80026ac:	d10a      	bne.n	80026c4 <DeviceSetState+0x30>
 80026ae:	88fb      	ldrh	r3, [r7, #6]
 80026b0:	2201      	movs	r2, #1
 80026b2:	fa02 f303 	lsl.w	r3, r2, r3
 80026b6:	b21a      	sxth	r2, r3
 80026b8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80026bc:	4313      	orrs	r3, r2
 80026be:	b21b      	sxth	r3, r3
 80026c0:	81fb      	strh	r3, [r7, #14]
 80026c2:	e00b      	b.n	80026dc <DeviceSetState+0x48>
	else 			{ result &= ~(1 << Addr); }
 80026c4:	88fb      	ldrh	r3, [r7, #6]
 80026c6:	2201      	movs	r2, #1
 80026c8:	fa02 f303 	lsl.w	r3, r2, r3
 80026cc:	b21b      	sxth	r3, r3
 80026ce:	43db      	mvns	r3, r3
 80026d0:	b21a      	sxth	r2, r3
 80026d2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80026d6:	4013      	ands	r3, r2
 80026d8:	b21b      	sxth	r3, r3
 80026da:	81fb      	strh	r3, [r7, #14]

	return result;
 80026dc:	89fb      	ldrh	r3, [r7, #14]
}
 80026de:	4618      	mov	r0, r3
 80026e0:	3714      	adds	r7, #20
 80026e2:	46bd      	mov	sp, r7
 80026e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e8:	4770      	bx	lr
	...

080026ec <MCU_AlarmTempMonitor>:


uint8_t MCU_AlarmTempMonitor(uint16_t nTemp)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b086      	sub	sp, #24
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	4603      	mov	r3, r0
 80026f4:	80fb      	strh	r3, [r7, #6]
	uint8_t result = OFF;
 80026f6:	2300      	movs	r3, #0
 80026f8:	74fb      	strb	r3, [r7, #19]
	float cpu_temp = 0.0f;
 80026fa:	f04f 0300 	mov.w	r3, #0
 80026fe:	617b      	str	r3, [r7, #20]


	if( 0 != nTemp)
 8002700:	88fb      	ldrh	r3, [r7, #6]
 8002702:	2b00      	cmp	r3, #0
 8002704:	d027      	beq.n	8002756 <MCU_AlarmTempMonitor+0x6a>
    {
		float temperature = ((float)nTemp / 4095) * 3300; // ADC   
 8002706:	88fb      	ldrh	r3, [r7, #6]
 8002708:	ee07 3a90 	vmov	s15, r3
 800270c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002710:	eddf 6a20 	vldr	s13, [pc, #128]	@ 8002794 <MCU_AlarmTempMonitor+0xa8>
 8002714:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002718:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 8002798 <MCU_AlarmTempMonitor+0xac>
 800271c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002720:	edc7 7a03 	vstr	s15, [r7, #12]
		cpu_temp = ((temperature - 760.0) / 2.5); //  
 8002724:	68f8      	ldr	r0, [r7, #12]
 8002726:	f7fd feb7 	bl	8000498 <__aeabi_f2d>
 800272a:	f04f 0200 	mov.w	r2, #0
 800272e:	4b1b      	ldr	r3, [pc, #108]	@ (800279c <MCU_AlarmTempMonitor+0xb0>)
 8002730:	f7fd fd52 	bl	80001d8 <__aeabi_dsub>
 8002734:	4602      	mov	r2, r0
 8002736:	460b      	mov	r3, r1
 8002738:	4610      	mov	r0, r2
 800273a:	4619      	mov	r1, r3
 800273c:	f04f 0200 	mov.w	r2, #0
 8002740:	4b17      	ldr	r3, [pc, #92]	@ (80027a0 <MCU_AlarmTempMonitor+0xb4>)
 8002742:	f7fe f82b 	bl	800079c <__aeabi_ddiv>
 8002746:	4602      	mov	r2, r0
 8002748:	460b      	mov	r3, r1
 800274a:	4610      	mov	r0, r2
 800274c:	4619      	mov	r1, r3
 800274e:	f7fe f90d 	bl	800096c <__aeabi_d2f>
 8002752:	4603      	mov	r3, r0
 8002754:	617b      	str	r3, [r7, #20]
		//cpu_temp = 65;
    }


    if (DEFAULT_TEMP_OVER_VAL < cpu_temp)
 8002756:	edd7 7a05 	vldr	s15, [r7, #20]
 800275a:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 80027a4 <MCU_AlarmTempMonitor+0xb8>
 800275e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002762:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002766:	dd08      	ble.n	800277a <MCU_AlarmTempMonitor+0x8e>
    {
    	tSysState.DeviceState = DeviceSetState(DEVICE_BIT_ADDR_TEMP_OVR_ON, ON);
 8002768:	2101      	movs	r1, #1
 800276a:	2009      	movs	r0, #9
 800276c:	f7ff ff92 	bl	8002694 <DeviceSetState>
 8002770:	4603      	mov	r3, r0
 8002772:	461a      	mov	r2, r3
 8002774:	4b0c      	ldr	r3, [pc, #48]	@ (80027a8 <MCU_AlarmTempMonitor+0xbc>)
 8002776:	839a      	strh	r2, [r3, #28]
 8002778:	e007      	b.n	800278a <MCU_AlarmTempMonitor+0x9e>
    }

    else
    {
    	tSysState.DeviceState = DeviceSetState(DEVICE_BIT_ADDR_TEMP_OVR_ON, OFF);
 800277a:	2100      	movs	r1, #0
 800277c:	2009      	movs	r0, #9
 800277e:	f7ff ff89 	bl	8002694 <DeviceSetState>
 8002782:	4603      	mov	r3, r0
 8002784:	461a      	mov	r2, r3
 8002786:	4b08      	ldr	r3, [pc, #32]	@ (80027a8 <MCU_AlarmTempMonitor+0xbc>)
 8002788:	839a      	strh	r2, [r3, #28]
    }

    return result;
 800278a:	7cfb      	ldrb	r3, [r7, #19]
}
 800278c:	4618      	mov	r0, r3
 800278e:	3718      	adds	r7, #24
 8002790:	46bd      	mov	sp, r7
 8002792:	bd80      	pop	{r7, pc}
 8002794:	457ff000 	.word	0x457ff000
 8002798:	454e4000 	.word	0x454e4000
 800279c:	4087c000 	.word	0x4087c000
 80027a0:	40040000 	.word	0x40040000
 80027a4:	42700000 	.word	0x42700000
 80027a8:	2000028c 	.word	0x2000028c

080027ac <ReadMeasuredVal>:
    // Use memcpy to copy the float's memory representation to the byte array
    memcpy(byteArray, &value, sizeof(float));
}
*/
void ReadMeasuredVal(void)
{
 80027ac:	b590      	push	{r4, r7, lr}
 80027ae:	b085      	sub	sp, #20
 80027b0:	af00      	add	r7, sp, #0
	uint8_t ch = 0;
 80027b2:	2300      	movs	r3, #0
 80027b4:	73fb      	strb	r3, [r7, #15]
	uint8_t i = 0;
 80027b6:	2300      	movs	r3, #0
 80027b8:	73bb      	strb	r3, [r7, #14]

	float fTmpTps = 0.0f;
 80027ba:	f04f 0300 	mov.w	r3, #0
 80027be:	60bb      	str	r3, [r7, #8]
	float fTmpCon = 0.0f;
 80027c0:	f04f 0300 	mov.w	r3, #0
 80027c4:	607b      	str	r3, [r7, #4]

	uint8_t nTmpConv8[4] = {0,};
 80027c6:	2300      	movs	r3, #0
 80027c8:	603b      	str	r3, [r7, #0]


	if (OFF == tSysState.FlagLoopOn) { WaitTime_Init(); tSysState.FlagLoopOn = ON; }
 80027ca:	4b7f      	ldr	r3, [pc, #508]	@ (80029c8 <ReadMeasuredVal+0x21c>)
 80027cc:	7a1b      	ldrb	r3, [r3, #8]
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d104      	bne.n	80027dc <ReadMeasuredVal+0x30>
 80027d2:	f7ff feed 	bl	80025b0 <WaitTime_Init>
 80027d6:	4b7c      	ldr	r3, [pc, #496]	@ (80029c8 <ReadMeasuredVal+0x21c>)
 80027d8:	2201      	movs	r2, #1
 80027da:	721a      	strb	r2, [r3, #8]

	if ( TRUE == WaitHoldTime_mSec(ON, UART_MSG_RESP_TIME) )
 80027dc:	2164      	movs	r1, #100	@ 0x64
 80027de:	2001      	movs	r0, #1
 80027e0:	f7ff ff2e 	bl	8002640 <WaitHoldTime_mSec>
 80027e4:	4603      	mov	r3, r0
 80027e6:	2b01      	cmp	r3, #1
 80027e8:	f040 828e 	bne.w	8002d08 <ReadMeasuredVal+0x55c>
	{

		Calc_GetSelNumConnect();
 80027ec:	f7ff f8a2 	bl	8001934 <Calc_GetSelNumConnect>
		Calc_GetNumberConcent();
 80027f0:	f7ff f8f2 	bl	80019d8 <Calc_GetNumberConcent>
		Calc_GetSelMassConnect();
 80027f4:	f7ff f948 	bl	8001a88 <Calc_GetSelMassConnect>
		Calc_GetMassConcentration();
 80027f8:	f7ff f9a6 	bl	8001b48 <Calc_GetMassConcentration>
		Calc_GetTypicalPaticleSize();
 80027fc:	f7ff f9f8 	bl	8001bf0 <Calc_GetTypicalPaticleSize>

		for (i = PM_CH1; i <= PM_CH5; i++)
 8002800:	2300      	movs	r3, #0
 8002802:	73bb      	strb	r3, [r7, #14]
 8002804:	e01c      	b.n	8002840 <ReadMeasuredVal+0x94>
		{
			fTmpTps += tPmResult1[i].fTps;
 8002806:	7bbb      	ldrb	r3, [r7, #14]
 8002808:	4a70      	ldr	r2, [pc, #448]	@ (80029cc <ReadMeasuredVal+0x220>)
 800280a:	015b      	lsls	r3, r3, #5
 800280c:	4413      	add	r3, r2
 800280e:	3318      	adds	r3, #24
 8002810:	edd3 7a00 	vldr	s15, [r3]
 8002814:	ed97 7a02 	vldr	s14, [r7, #8]
 8002818:	ee77 7a27 	vadd.f32	s15, s14, s15
 800281c:	edc7 7a02 	vstr	s15, [r7, #8]
			fTmpCon += tPmResult1[i].fNum_Concet;
 8002820:	7bbb      	ldrb	r3, [r7, #14]
 8002822:	4a6a      	ldr	r2, [pc, #424]	@ (80029cc <ReadMeasuredVal+0x220>)
 8002824:	015b      	lsls	r3, r3, #5
 8002826:	4413      	add	r3, r2
 8002828:	3310      	adds	r3, #16
 800282a:	edd3 7a00 	vldr	s15, [r3]
 800282e:	ed97 7a01 	vldr	s14, [r7, #4]
 8002832:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002836:	edc7 7a01 	vstr	s15, [r7, #4]
		for (i = PM_CH1; i <= PM_CH5; i++)
 800283a:	7bbb      	ldrb	r3, [r7, #14]
 800283c:	3301      	adds	r3, #1
 800283e:	73bb      	strb	r3, [r7, #14]
 8002840:	7bbb      	ldrb	r3, [r7, #14]
 8002842:	2b04      	cmp	r3, #4
 8002844:	d9df      	bls.n	8002806 <ReadMeasuredVal+0x5a>
		}

		tPmResult2.fResultTps = (float)(fTmpTps / fTmpCon);
 8002846:	edd7 6a02 	vldr	s13, [r7, #8]
 800284a:	ed97 7a01 	vldr	s14, [r7, #4]
 800284e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002852:	4b5f      	ldr	r3, [pc, #380]	@ (80029d0 <ReadMeasuredVal+0x224>)
 8002854:	edc3 7a02 	vstr	s15, [r3, #8]

		tPmResult2.fCFU = (float)(tPmResult1[PM_SiPM].nTmpNumConcet * tParam[PM_SiPM].CfuCal);
 8002858:	4b5c      	ldr	r3, [pc, #368]	@ (80029cc <ReadMeasuredVal+0x220>)
 800285a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800285e:	ee07 3a90 	vmov	s15, r3
 8002862:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002866:	4b5b      	ldr	r3, [pc, #364]	@ (80029d4 <ReadMeasuredVal+0x228>)
 8002868:	edd3 7a3b 	vldr	s15, [r3, #236]	@ 0xec
 800286c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002870:	4b57      	ldr	r3, [pc, #348]	@ (80029d0 <ReadMeasuredVal+0x224>)
 8002872:	edc3 7a00 	vstr	s15, [r3]
		tPmResult2.fNumConcetBio = (float)(tPmResult1[PM_SiPM].nTmpNumConcet);
 8002876:	4b55      	ldr	r3, [pc, #340]	@ (80029cc <ReadMeasuredVal+0x220>)
 8002878:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800287c:	ee07 3a90 	vmov	s15, r3
 8002880:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002884:	4b52      	ldr	r3, [pc, #328]	@ (80029d0 <ReadMeasuredVal+0x224>)
 8002886:	edc3 7a01 	vstr	s15, [r3, #4]
		//---------------------------------------------------------------------------------------------------------------------------------------
		if(ON == tSysState.FlagSendPmResultOn)
 800288a:	4b4f      	ldr	r3, [pc, #316]	@ (80029c8 <ReadMeasuredVal+0x21c>)
 800288c:	7a9b      	ldrb	r3, [r3, #10]
 800288e:	2b01      	cmp	r3, #1
 8002890:	f040 822f 	bne.w	8002cf2 <ReadMeasuredVal+0x546>
		{
			// HEADER
			tMsgPkt.TxMsgCnt = 0;
 8002894:	4b50      	ldr	r3, [pc, #320]	@ (80029d8 <ReadMeasuredVal+0x22c>)
 8002896:	2200      	movs	r2, #0
 8002898:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102

			tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = STX;
 800289c:	4b4e      	ldr	r3, [pc, #312]	@ (80029d8 <ReadMeasuredVal+0x22c>)
 800289e:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 80028a2:	1c5a      	adds	r2, r3, #1
 80028a4:	b2d1      	uxtb	r1, r2
 80028a6:	4a4c      	ldr	r2, [pc, #304]	@ (80029d8 <ReadMeasuredVal+0x22c>)
 80028a8:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 80028ac:	461a      	mov	r2, r3
 80028ae:	4b4a      	ldr	r3, [pc, #296]	@ (80029d8 <ReadMeasuredVal+0x22c>)
 80028b0:	4413      	add	r3, r2
 80028b2:	22c0      	movs	r2, #192	@ 0xc0
 80028b4:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
			tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = 0x00; // ADDR
 80028b8:	4b47      	ldr	r3, [pc, #284]	@ (80029d8 <ReadMeasuredVal+0x22c>)
 80028ba:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 80028be:	1c5a      	adds	r2, r3, #1
 80028c0:	b2d1      	uxtb	r1, r2
 80028c2:	4a45      	ldr	r2, [pc, #276]	@ (80029d8 <ReadMeasuredVal+0x22c>)
 80028c4:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 80028c8:	461a      	mov	r2, r3
 80028ca:	4b43      	ldr	r3, [pc, #268]	@ (80029d8 <ReadMeasuredVal+0x22c>)
 80028cc:	4413      	add	r3, r2
 80028ce:	2200      	movs	r2, #0
 80028d0:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
			tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = CMD_MEASUER_READ_VAL;
 80028d4:	4b40      	ldr	r3, [pc, #256]	@ (80029d8 <ReadMeasuredVal+0x22c>)
 80028d6:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 80028da:	1c5a      	adds	r2, r3, #1
 80028dc:	b2d1      	uxtb	r1, r2
 80028de:	4a3e      	ldr	r2, [pc, #248]	@ (80029d8 <ReadMeasuredVal+0x22c>)
 80028e0:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 80028e4:	461a      	mov	r2, r3
 80028e6:	4b3c      	ldr	r3, [pc, #240]	@ (80029d8 <ReadMeasuredVal+0x22c>)
 80028e8:	4413      	add	r3, r2
 80028ea:	2203      	movs	r2, #3
 80028ec:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
			tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = 0x00; // MSG STATE
 80028f0:	4b39      	ldr	r3, [pc, #228]	@ (80029d8 <ReadMeasuredVal+0x22c>)
 80028f2:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 80028f6:	1c5a      	adds	r2, r3, #1
 80028f8:	b2d1      	uxtb	r1, r2
 80028fa:	4a37      	ldr	r2, [pc, #220]	@ (80029d8 <ReadMeasuredVal+0x22c>)
 80028fc:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8002900:	461a      	mov	r2, r3
 8002902:	4b35      	ldr	r3, [pc, #212]	@ (80029d8 <ReadMeasuredVal+0x22c>)
 8002904:	4413      	add	r3, r2
 8002906:	2200      	movs	r2, #0
 8002908:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
			tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = 0x34; // 52
 800290c:	4b32      	ldr	r3, [pc, #200]	@ (80029d8 <ReadMeasuredVal+0x22c>)
 800290e:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8002912:	1c5a      	adds	r2, r3, #1
 8002914:	b2d1      	uxtb	r1, r2
 8002916:	4a30      	ldr	r2, [pc, #192]	@ (80029d8 <ReadMeasuredVal+0x22c>)
 8002918:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 800291c:	461a      	mov	r2, r3
 800291e:	4b2e      	ldr	r3, [pc, #184]	@ (80029d8 <ReadMeasuredVal+0x22c>)
 8002920:	4413      	add	r3, r2
 8002922:	2234      	movs	r2, #52	@ 0x34
 8002924:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

			for (ch = 0; ch < 4; ch++) // MASS Concentration
 8002928:	2300      	movs	r3, #0
 800292a:	73fb      	strb	r3, [r7, #15]
 800292c:	e046      	b.n	80029bc <ReadMeasuredVal+0x210>
			{
				memcpy( nTmpConv8, &tPmResult1[ch].fMass_Concet, sizeof(float));
 800292e:	7bfb      	ldrb	r3, [r7, #15]
 8002930:	015b      	lsls	r3, r3, #5
 8002932:	4a26      	ldr	r2, [pc, #152]	@ (80029cc <ReadMeasuredVal+0x220>)
 8002934:	4413      	add	r3, r2
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	603b      	str	r3, [r7, #0]

				tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = (uint8_t) nTmpConv8[3];
 800293a:	4b27      	ldr	r3, [pc, #156]	@ (80029d8 <ReadMeasuredVal+0x22c>)
 800293c:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8002940:	1c5a      	adds	r2, r3, #1
 8002942:	b2d1      	uxtb	r1, r2
 8002944:	4a24      	ldr	r2, [pc, #144]	@ (80029d8 <ReadMeasuredVal+0x22c>)
 8002946:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 800294a:	4619      	mov	r1, r3
 800294c:	78fa      	ldrb	r2, [r7, #3]
 800294e:	4b22      	ldr	r3, [pc, #136]	@ (80029d8 <ReadMeasuredVal+0x22c>)
 8002950:	440b      	add	r3, r1
 8002952:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
				tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = (uint8_t) nTmpConv8[2];
 8002956:	4b20      	ldr	r3, [pc, #128]	@ (80029d8 <ReadMeasuredVal+0x22c>)
 8002958:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 800295c:	1c5a      	adds	r2, r3, #1
 800295e:	b2d1      	uxtb	r1, r2
 8002960:	4a1d      	ldr	r2, [pc, #116]	@ (80029d8 <ReadMeasuredVal+0x22c>)
 8002962:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8002966:	4619      	mov	r1, r3
 8002968:	78ba      	ldrb	r2, [r7, #2]
 800296a:	4b1b      	ldr	r3, [pc, #108]	@ (80029d8 <ReadMeasuredVal+0x22c>)
 800296c:	440b      	add	r3, r1
 800296e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
				tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = (uint8_t) nTmpConv8[1];
 8002972:	4b19      	ldr	r3, [pc, #100]	@ (80029d8 <ReadMeasuredVal+0x22c>)
 8002974:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8002978:	1c5a      	adds	r2, r3, #1
 800297a:	b2d1      	uxtb	r1, r2
 800297c:	4a16      	ldr	r2, [pc, #88]	@ (80029d8 <ReadMeasuredVal+0x22c>)
 800297e:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8002982:	4619      	mov	r1, r3
 8002984:	787a      	ldrb	r2, [r7, #1]
 8002986:	4b14      	ldr	r3, [pc, #80]	@ (80029d8 <ReadMeasuredVal+0x22c>)
 8002988:	440b      	add	r3, r1
 800298a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
				tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = (uint8_t) nTmpConv8[0];
 800298e:	4b12      	ldr	r3, [pc, #72]	@ (80029d8 <ReadMeasuredVal+0x22c>)
 8002990:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8002994:	1c5a      	adds	r2, r3, #1
 8002996:	b2d1      	uxtb	r1, r2
 8002998:	4a0f      	ldr	r2, [pc, #60]	@ (80029d8 <ReadMeasuredVal+0x22c>)
 800299a:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 800299e:	4619      	mov	r1, r3
 80029a0:	783a      	ldrb	r2, [r7, #0]
 80029a2:	4b0d      	ldr	r3, [pc, #52]	@ (80029d8 <ReadMeasuredVal+0x22c>)
 80029a4:	440b      	add	r3, r1
 80029a6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

				memset(nTmpConv8, 0, sizeof(nTmpConv8));
 80029aa:	463b      	mov	r3, r7
 80029ac:	2204      	movs	r2, #4
 80029ae:	2100      	movs	r1, #0
 80029b0:	4618      	mov	r0, r3
 80029b2:	f00a fb8d 	bl	800d0d0 <memset>
			for (ch = 0; ch < 4; ch++) // MASS Concentration
 80029b6:	7bfb      	ldrb	r3, [r7, #15]
 80029b8:	3301      	adds	r3, #1
 80029ba:	73fb      	strb	r3, [r7, #15]
 80029bc:	7bfb      	ldrb	r3, [r7, #15]
 80029be:	2b03      	cmp	r3, #3
 80029c0:	d9b5      	bls.n	800292e <ReadMeasuredVal+0x182>
			}

			for (ch = 0; ch < 5; ch++) // Number Concentration
 80029c2:	2300      	movs	r3, #0
 80029c4:	73fb      	strb	r3, [r7, #15]
 80029c6:	e051      	b.n	8002a6c <ReadMeasuredVal+0x2c0>
 80029c8:	2000028c 	.word	0x2000028c
 80029cc:	200001bc 	.word	0x200001bc
 80029d0:	2000027c 	.word	0x2000027c
 80029d4:	200000cc 	.word	0x200000cc
 80029d8:	20000570 	.word	0x20000570
			{
				memcpy( nTmpConv8, &tPmResult1[ch].fNum_Concet, sizeof(float));
 80029dc:	7bfb      	ldrb	r3, [r7, #15]
 80029de:	015b      	lsls	r3, r3, #5
 80029e0:	3310      	adds	r3, #16
 80029e2:	4abd      	ldr	r2, [pc, #756]	@ (8002cd8 <ReadMeasuredVal+0x52c>)
 80029e4:	4413      	add	r3, r2
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	603b      	str	r3, [r7, #0]

				tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = (uint8_t) nTmpConv8[3];
 80029ea:	4bbc      	ldr	r3, [pc, #752]	@ (8002cdc <ReadMeasuredVal+0x530>)
 80029ec:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 80029f0:	1c5a      	adds	r2, r3, #1
 80029f2:	b2d1      	uxtb	r1, r2
 80029f4:	4ab9      	ldr	r2, [pc, #740]	@ (8002cdc <ReadMeasuredVal+0x530>)
 80029f6:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 80029fa:	4619      	mov	r1, r3
 80029fc:	78fa      	ldrb	r2, [r7, #3]
 80029fe:	4bb7      	ldr	r3, [pc, #732]	@ (8002cdc <ReadMeasuredVal+0x530>)
 8002a00:	440b      	add	r3, r1
 8002a02:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
				tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = (uint8_t) nTmpConv8[2];
 8002a06:	4bb5      	ldr	r3, [pc, #724]	@ (8002cdc <ReadMeasuredVal+0x530>)
 8002a08:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8002a0c:	1c5a      	adds	r2, r3, #1
 8002a0e:	b2d1      	uxtb	r1, r2
 8002a10:	4ab2      	ldr	r2, [pc, #712]	@ (8002cdc <ReadMeasuredVal+0x530>)
 8002a12:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8002a16:	4619      	mov	r1, r3
 8002a18:	78ba      	ldrb	r2, [r7, #2]
 8002a1a:	4bb0      	ldr	r3, [pc, #704]	@ (8002cdc <ReadMeasuredVal+0x530>)
 8002a1c:	440b      	add	r3, r1
 8002a1e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
				tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = (uint8_t) nTmpConv8[1];
 8002a22:	4bae      	ldr	r3, [pc, #696]	@ (8002cdc <ReadMeasuredVal+0x530>)
 8002a24:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8002a28:	1c5a      	adds	r2, r3, #1
 8002a2a:	b2d1      	uxtb	r1, r2
 8002a2c:	4aab      	ldr	r2, [pc, #684]	@ (8002cdc <ReadMeasuredVal+0x530>)
 8002a2e:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8002a32:	4619      	mov	r1, r3
 8002a34:	787a      	ldrb	r2, [r7, #1]
 8002a36:	4ba9      	ldr	r3, [pc, #676]	@ (8002cdc <ReadMeasuredVal+0x530>)
 8002a38:	440b      	add	r3, r1
 8002a3a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
				tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = (uint8_t) nTmpConv8[0];
 8002a3e:	4ba7      	ldr	r3, [pc, #668]	@ (8002cdc <ReadMeasuredVal+0x530>)
 8002a40:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8002a44:	1c5a      	adds	r2, r3, #1
 8002a46:	b2d1      	uxtb	r1, r2
 8002a48:	4aa4      	ldr	r2, [pc, #656]	@ (8002cdc <ReadMeasuredVal+0x530>)
 8002a4a:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8002a4e:	4619      	mov	r1, r3
 8002a50:	783a      	ldrb	r2, [r7, #0]
 8002a52:	4ba2      	ldr	r3, [pc, #648]	@ (8002cdc <ReadMeasuredVal+0x530>)
 8002a54:	440b      	add	r3, r1
 8002a56:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

				memset(nTmpConv8, 0, sizeof(nTmpConv8));
 8002a5a:	463b      	mov	r3, r7
 8002a5c:	2204      	movs	r2, #4
 8002a5e:	2100      	movs	r1, #0
 8002a60:	4618      	mov	r0, r3
 8002a62:	f00a fb35 	bl	800d0d0 <memset>
			for (ch = 0; ch < 5; ch++) // Number Concentration
 8002a66:	7bfb      	ldrb	r3, [r7, #15]
 8002a68:	3301      	adds	r3, #1
 8002a6a:	73fb      	strb	r3, [r7, #15]
 8002a6c:	7bfb      	ldrb	r3, [r7, #15]
 8002a6e:	2b04      	cmp	r3, #4
 8002a70:	d9b4      	bls.n	80029dc <ReadMeasuredVal+0x230>
			}


			memcpy( nTmpConv8, &tPmResult2.fResultTps, sizeof(float));
 8002a72:	4b9b      	ldr	r3, [pc, #620]	@ (8002ce0 <ReadMeasuredVal+0x534>)
 8002a74:	689b      	ldr	r3, [r3, #8]
 8002a76:	603b      	str	r3, [r7, #0]
			tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = (uint8_t) nTmpConv8[3];
 8002a78:	4b98      	ldr	r3, [pc, #608]	@ (8002cdc <ReadMeasuredVal+0x530>)
 8002a7a:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8002a7e:	1c5a      	adds	r2, r3, #1
 8002a80:	b2d1      	uxtb	r1, r2
 8002a82:	4a96      	ldr	r2, [pc, #600]	@ (8002cdc <ReadMeasuredVal+0x530>)
 8002a84:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8002a88:	4619      	mov	r1, r3
 8002a8a:	78fa      	ldrb	r2, [r7, #3]
 8002a8c:	4b93      	ldr	r3, [pc, #588]	@ (8002cdc <ReadMeasuredVal+0x530>)
 8002a8e:	440b      	add	r3, r1
 8002a90:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
			tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = (uint8_t) nTmpConv8[2];
 8002a94:	4b91      	ldr	r3, [pc, #580]	@ (8002cdc <ReadMeasuredVal+0x530>)
 8002a96:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8002a9a:	1c5a      	adds	r2, r3, #1
 8002a9c:	b2d1      	uxtb	r1, r2
 8002a9e:	4a8f      	ldr	r2, [pc, #572]	@ (8002cdc <ReadMeasuredVal+0x530>)
 8002aa0:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8002aa4:	4619      	mov	r1, r3
 8002aa6:	78ba      	ldrb	r2, [r7, #2]
 8002aa8:	4b8c      	ldr	r3, [pc, #560]	@ (8002cdc <ReadMeasuredVal+0x530>)
 8002aaa:	440b      	add	r3, r1
 8002aac:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
			tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = (uint8_t) nTmpConv8[1];
 8002ab0:	4b8a      	ldr	r3, [pc, #552]	@ (8002cdc <ReadMeasuredVal+0x530>)
 8002ab2:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8002ab6:	1c5a      	adds	r2, r3, #1
 8002ab8:	b2d1      	uxtb	r1, r2
 8002aba:	4a88      	ldr	r2, [pc, #544]	@ (8002cdc <ReadMeasuredVal+0x530>)
 8002abc:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8002ac0:	4619      	mov	r1, r3
 8002ac2:	787a      	ldrb	r2, [r7, #1]
 8002ac4:	4b85      	ldr	r3, [pc, #532]	@ (8002cdc <ReadMeasuredVal+0x530>)
 8002ac6:	440b      	add	r3, r1
 8002ac8:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
			tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = (uint8_t) nTmpConv8[0];
 8002acc:	4b83      	ldr	r3, [pc, #524]	@ (8002cdc <ReadMeasuredVal+0x530>)
 8002ace:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8002ad2:	1c5a      	adds	r2, r3, #1
 8002ad4:	b2d1      	uxtb	r1, r2
 8002ad6:	4a81      	ldr	r2, [pc, #516]	@ (8002cdc <ReadMeasuredVal+0x530>)
 8002ad8:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8002adc:	4619      	mov	r1, r3
 8002ade:	783a      	ldrb	r2, [r7, #0]
 8002ae0:	4b7e      	ldr	r3, [pc, #504]	@ (8002cdc <ReadMeasuredVal+0x530>)
 8002ae2:	440b      	add	r3, r1
 8002ae4:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
			memset(nTmpConv8, 0, sizeof(nTmpConv8));
 8002ae8:	463b      	mov	r3, r7
 8002aea:	2204      	movs	r2, #4
 8002aec:	2100      	movs	r1, #0
 8002aee:	4618      	mov	r0, r3
 8002af0:	f00a faee 	bl	800d0d0 <memset>

			memcpy( nTmpConv8, &tPmResult2.fCFU, sizeof(float));
 8002af4:	4b7a      	ldr	r3, [pc, #488]	@ (8002ce0 <ReadMeasuredVal+0x534>)
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	603b      	str	r3, [r7, #0]
			tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = (uint8_t) nTmpConv8[3];
 8002afa:	4b78      	ldr	r3, [pc, #480]	@ (8002cdc <ReadMeasuredVal+0x530>)
 8002afc:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8002b00:	1c5a      	adds	r2, r3, #1
 8002b02:	b2d1      	uxtb	r1, r2
 8002b04:	4a75      	ldr	r2, [pc, #468]	@ (8002cdc <ReadMeasuredVal+0x530>)
 8002b06:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8002b0a:	4619      	mov	r1, r3
 8002b0c:	78fa      	ldrb	r2, [r7, #3]
 8002b0e:	4b73      	ldr	r3, [pc, #460]	@ (8002cdc <ReadMeasuredVal+0x530>)
 8002b10:	440b      	add	r3, r1
 8002b12:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
			tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = (uint8_t) nTmpConv8[2];
 8002b16:	4b71      	ldr	r3, [pc, #452]	@ (8002cdc <ReadMeasuredVal+0x530>)
 8002b18:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8002b1c:	1c5a      	adds	r2, r3, #1
 8002b1e:	b2d1      	uxtb	r1, r2
 8002b20:	4a6e      	ldr	r2, [pc, #440]	@ (8002cdc <ReadMeasuredVal+0x530>)
 8002b22:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8002b26:	4619      	mov	r1, r3
 8002b28:	78ba      	ldrb	r2, [r7, #2]
 8002b2a:	4b6c      	ldr	r3, [pc, #432]	@ (8002cdc <ReadMeasuredVal+0x530>)
 8002b2c:	440b      	add	r3, r1
 8002b2e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
			tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = (uint8_t) nTmpConv8[1];
 8002b32:	4b6a      	ldr	r3, [pc, #424]	@ (8002cdc <ReadMeasuredVal+0x530>)
 8002b34:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8002b38:	1c5a      	adds	r2, r3, #1
 8002b3a:	b2d1      	uxtb	r1, r2
 8002b3c:	4a67      	ldr	r2, [pc, #412]	@ (8002cdc <ReadMeasuredVal+0x530>)
 8002b3e:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8002b42:	4619      	mov	r1, r3
 8002b44:	787a      	ldrb	r2, [r7, #1]
 8002b46:	4b65      	ldr	r3, [pc, #404]	@ (8002cdc <ReadMeasuredVal+0x530>)
 8002b48:	440b      	add	r3, r1
 8002b4a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
			tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = (uint8_t) nTmpConv8[0];
 8002b4e:	4b63      	ldr	r3, [pc, #396]	@ (8002cdc <ReadMeasuredVal+0x530>)
 8002b50:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8002b54:	1c5a      	adds	r2, r3, #1
 8002b56:	b2d1      	uxtb	r1, r2
 8002b58:	4a60      	ldr	r2, [pc, #384]	@ (8002cdc <ReadMeasuredVal+0x530>)
 8002b5a:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8002b5e:	4619      	mov	r1, r3
 8002b60:	783a      	ldrb	r2, [r7, #0]
 8002b62:	4b5e      	ldr	r3, [pc, #376]	@ (8002cdc <ReadMeasuredVal+0x530>)
 8002b64:	440b      	add	r3, r1
 8002b66:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
			memset(nTmpConv8, 0, sizeof(nTmpConv8));
 8002b6a:	463b      	mov	r3, r7
 8002b6c:	2204      	movs	r2, #4
 8002b6e:	2100      	movs	r1, #0
 8002b70:	4618      	mov	r0, r3
 8002b72:	f00a faad 	bl	800d0d0 <memset>

			memcpy( nTmpConv8, &tPmResult2.fNumConcetBio, sizeof(float));
 8002b76:	4b5a      	ldr	r3, [pc, #360]	@ (8002ce0 <ReadMeasuredVal+0x534>)
 8002b78:	685b      	ldr	r3, [r3, #4]
 8002b7a:	603b      	str	r3, [r7, #0]
			tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = (uint8_t) nTmpConv8[3];
 8002b7c:	4b57      	ldr	r3, [pc, #348]	@ (8002cdc <ReadMeasuredVal+0x530>)
 8002b7e:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8002b82:	1c5a      	adds	r2, r3, #1
 8002b84:	b2d1      	uxtb	r1, r2
 8002b86:	4a55      	ldr	r2, [pc, #340]	@ (8002cdc <ReadMeasuredVal+0x530>)
 8002b88:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8002b8c:	4619      	mov	r1, r3
 8002b8e:	78fa      	ldrb	r2, [r7, #3]
 8002b90:	4b52      	ldr	r3, [pc, #328]	@ (8002cdc <ReadMeasuredVal+0x530>)
 8002b92:	440b      	add	r3, r1
 8002b94:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
			tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = (uint8_t) nTmpConv8[2];
 8002b98:	4b50      	ldr	r3, [pc, #320]	@ (8002cdc <ReadMeasuredVal+0x530>)
 8002b9a:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8002b9e:	1c5a      	adds	r2, r3, #1
 8002ba0:	b2d1      	uxtb	r1, r2
 8002ba2:	4a4e      	ldr	r2, [pc, #312]	@ (8002cdc <ReadMeasuredVal+0x530>)
 8002ba4:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8002ba8:	4619      	mov	r1, r3
 8002baa:	78ba      	ldrb	r2, [r7, #2]
 8002bac:	4b4b      	ldr	r3, [pc, #300]	@ (8002cdc <ReadMeasuredVal+0x530>)
 8002bae:	440b      	add	r3, r1
 8002bb0:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
			tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = (uint8_t) nTmpConv8[1];
 8002bb4:	4b49      	ldr	r3, [pc, #292]	@ (8002cdc <ReadMeasuredVal+0x530>)
 8002bb6:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8002bba:	1c5a      	adds	r2, r3, #1
 8002bbc:	b2d1      	uxtb	r1, r2
 8002bbe:	4a47      	ldr	r2, [pc, #284]	@ (8002cdc <ReadMeasuredVal+0x530>)
 8002bc0:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8002bc4:	4619      	mov	r1, r3
 8002bc6:	787a      	ldrb	r2, [r7, #1]
 8002bc8:	4b44      	ldr	r3, [pc, #272]	@ (8002cdc <ReadMeasuredVal+0x530>)
 8002bca:	440b      	add	r3, r1
 8002bcc:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
			tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = (uint8_t) nTmpConv8[0];
 8002bd0:	4b42      	ldr	r3, [pc, #264]	@ (8002cdc <ReadMeasuredVal+0x530>)
 8002bd2:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8002bd6:	1c5a      	adds	r2, r3, #1
 8002bd8:	b2d1      	uxtb	r1, r2
 8002bda:	4a40      	ldr	r2, [pc, #256]	@ (8002cdc <ReadMeasuredVal+0x530>)
 8002bdc:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8002be0:	4619      	mov	r1, r3
 8002be2:	783a      	ldrb	r2, [r7, #0]
 8002be4:	4b3d      	ldr	r3, [pc, #244]	@ (8002cdc <ReadMeasuredVal+0x530>)
 8002be6:	440b      	add	r3, r1
 8002be8:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
			memset(nTmpConv8, 0, sizeof(nTmpConv8));
 8002bec:	463b      	mov	r3, r7
 8002bee:	2204      	movs	r2, #4
 8002bf0:	2100      	movs	r1, #0
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	f00a fa6c 	bl	800d0d0 <memset>

			memcpy( nTmpConv8, &tPmResult2.fReverved, sizeof(float));
 8002bf8:	4b39      	ldr	r3, [pc, #228]	@ (8002ce0 <ReadMeasuredVal+0x534>)
 8002bfa:	68db      	ldr	r3, [r3, #12]
 8002bfc:	603b      	str	r3, [r7, #0]
			tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = (uint8_t) nTmpConv8[3];
 8002bfe:	4b37      	ldr	r3, [pc, #220]	@ (8002cdc <ReadMeasuredVal+0x530>)
 8002c00:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8002c04:	1c5a      	adds	r2, r3, #1
 8002c06:	b2d1      	uxtb	r1, r2
 8002c08:	4a34      	ldr	r2, [pc, #208]	@ (8002cdc <ReadMeasuredVal+0x530>)
 8002c0a:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8002c0e:	4619      	mov	r1, r3
 8002c10:	78fa      	ldrb	r2, [r7, #3]
 8002c12:	4b32      	ldr	r3, [pc, #200]	@ (8002cdc <ReadMeasuredVal+0x530>)
 8002c14:	440b      	add	r3, r1
 8002c16:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
			tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = (uint8_t) nTmpConv8[2];
 8002c1a:	4b30      	ldr	r3, [pc, #192]	@ (8002cdc <ReadMeasuredVal+0x530>)
 8002c1c:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8002c20:	1c5a      	adds	r2, r3, #1
 8002c22:	b2d1      	uxtb	r1, r2
 8002c24:	4a2d      	ldr	r2, [pc, #180]	@ (8002cdc <ReadMeasuredVal+0x530>)
 8002c26:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8002c2a:	4619      	mov	r1, r3
 8002c2c:	78ba      	ldrb	r2, [r7, #2]
 8002c2e:	4b2b      	ldr	r3, [pc, #172]	@ (8002cdc <ReadMeasuredVal+0x530>)
 8002c30:	440b      	add	r3, r1
 8002c32:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
			tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = (uint8_t) nTmpConv8[1];
 8002c36:	4b29      	ldr	r3, [pc, #164]	@ (8002cdc <ReadMeasuredVal+0x530>)
 8002c38:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8002c3c:	1c5a      	adds	r2, r3, #1
 8002c3e:	b2d1      	uxtb	r1, r2
 8002c40:	4a26      	ldr	r2, [pc, #152]	@ (8002cdc <ReadMeasuredVal+0x530>)
 8002c42:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8002c46:	4619      	mov	r1, r3
 8002c48:	787a      	ldrb	r2, [r7, #1]
 8002c4a:	4b24      	ldr	r3, [pc, #144]	@ (8002cdc <ReadMeasuredVal+0x530>)
 8002c4c:	440b      	add	r3, r1
 8002c4e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
			tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = (uint8_t) nTmpConv8[0];
 8002c52:	4b22      	ldr	r3, [pc, #136]	@ (8002cdc <ReadMeasuredVal+0x530>)
 8002c54:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8002c58:	1c5a      	adds	r2, r3, #1
 8002c5a:	b2d1      	uxtb	r1, r2
 8002c5c:	4a1f      	ldr	r2, [pc, #124]	@ (8002cdc <ReadMeasuredVal+0x530>)
 8002c5e:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8002c62:	4619      	mov	r1, r3
 8002c64:	783a      	ldrb	r2, [r7, #0]
 8002c66:	4b1d      	ldr	r3, [pc, #116]	@ (8002cdc <ReadMeasuredVal+0x530>)
 8002c68:	440b      	add	r3, r1
 8002c6a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
			memset(nTmpConv8, 0, sizeof(nTmpConv8));
 8002c6e:	463b      	mov	r3, r7
 8002c70:	2204      	movs	r2, #4
 8002c72:	2100      	movs	r1, #0
 8002c74:	4618      	mov	r0, r3
 8002c76:	f00a fa2b 	bl	800d0d0 <memset>

			tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = UART_Chksum(tMsgPkt.Txbuff, tMsgPkt.TxMsgCnt);
 8002c7a:	4b18      	ldr	r3, [pc, #96]	@ (8002cdc <ReadMeasuredVal+0x530>)
 8002c7c:	f893 2102 	ldrb.w	r2, [r3, #258]	@ 0x102
 8002c80:	4b16      	ldr	r3, [pc, #88]	@ (8002cdc <ReadMeasuredVal+0x530>)
 8002c82:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8002c86:	1c59      	adds	r1, r3, #1
 8002c88:	b2c8      	uxtb	r0, r1
 8002c8a:	4914      	ldr	r1, [pc, #80]	@ (8002cdc <ReadMeasuredVal+0x530>)
 8002c8c:	f881 0102 	strb.w	r0, [r1, #258]	@ 0x102
 8002c90:	461c      	mov	r4, r3
 8002c92:	4611      	mov	r1, r2
 8002c94:	4813      	ldr	r0, [pc, #76]	@ (8002ce4 <ReadMeasuredVal+0x538>)
 8002c96:	f003 f8fb 	bl	8005e90 <UART_Chksum>
 8002c9a:	4603      	mov	r3, r0
 8002c9c:	461a      	mov	r2, r3
 8002c9e:	4b0f      	ldr	r3, [pc, #60]	@ (8002cdc <ReadMeasuredVal+0x530>)
 8002ca0:	4423      	add	r3, r4
 8002ca2:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
			UART_StuffAssambly();
 8002ca6:	f003 f835 	bl	8005d14 <UART_StuffAssambly>
			tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = ETX;
 8002caa:	4b0c      	ldr	r3, [pc, #48]	@ (8002cdc <ReadMeasuredVal+0x530>)
 8002cac:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8002cb0:	1c5a      	adds	r2, r3, #1
 8002cb2:	b2d1      	uxtb	r1, r2
 8002cb4:	4a09      	ldr	r2, [pc, #36]	@ (8002cdc <ReadMeasuredVal+0x530>)
 8002cb6:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8002cba:	461a      	mov	r2, r3
 8002cbc:	4b07      	ldr	r3, [pc, #28]	@ (8002cdc <ReadMeasuredVal+0x530>)
 8002cbe:	4413      	add	r3, r2
 8002cc0:	22c2      	movs	r2, #194	@ 0xc2
 8002cc2:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80


			tPdCtrl.ChkCount = 0;
 8002cc6:	4b08      	ldr	r3, [pc, #32]	@ (8002ce8 <ReadMeasuredVal+0x53c>)
 8002cc8:	2200      	movs	r2, #0
 8002cca:	609a      	str	r2, [r3, #8]
			tMsgPkt.FlagTxPktOn = ON;
 8002ccc:	4b03      	ldr	r3, [pc, #12]	@ (8002cdc <ReadMeasuredVal+0x530>)
 8002cce:	2201      	movs	r2, #1
 8002cd0:	f883 2100 	strb.w	r2, [r3, #256]	@ 0x100
 8002cd4:	e00a      	b.n	8002cec <ReadMeasuredVal+0x540>
 8002cd6:	bf00      	nop
 8002cd8:	200001bc 	.word	0x200001bc
 8002cdc:	20000570 	.word	0x20000570
 8002ce0:	2000027c 	.word	0x2000027c
 8002ce4:	200005f0 	.word	0x200005f0
 8002ce8:	20000074 	.word	0x20000074
			tSysState.FlagSendPmResultOn = OFF;
 8002cec:	4b0d      	ldr	r3, [pc, #52]	@ (8002d24 <ReadMeasuredVal+0x578>)
 8002cee:	2200      	movs	r2, #0
 8002cf0:	729a      	strb	r2, [r3, #10]
		}

		Calc_Init();
 8002cf2:	f7fe fdc1 	bl	8001878 <Calc_Init>
		WaitTime_Init();
 8002cf6:	f7ff fc5b 	bl	80025b0 <WaitTime_Init>
		tSysState.FlagLoopOn = OFF;
 8002cfa:	4b0a      	ldr	r3, [pc, #40]	@ (8002d24 <ReadMeasuredVal+0x578>)
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	721a      	strb	r2, [r3, #8]
		tPdCtrl.ChkCount = 0;
 8002d00:	4b09      	ldr	r3, [pc, #36]	@ (8002d28 <ReadMeasuredVal+0x57c>)
 8002d02:	2200      	movs	r2, #0
 8002d04:	609a      	str	r2, [r3, #8]
	{
		RngOfPdAdcSamplingVal(tPdCtrl.CurrAdcVal);
		RngOfSiPmAdcSamplingVal(tSiPmCtrl.CurrAdcVal);

	}
}
 8002d06:	e009      	b.n	8002d1c <ReadMeasuredVal+0x570>
		RngOfPdAdcSamplingVal(tPdCtrl.CurrAdcVal);
 8002d08:	4b07      	ldr	r3, [pc, #28]	@ (8002d28 <ReadMeasuredVal+0x57c>)
 8002d0a:	88db      	ldrh	r3, [r3, #6]
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	f001 fd51 	bl	80047b4 <RngOfPdAdcSamplingVal>
		RngOfSiPmAdcSamplingVal(tSiPmCtrl.CurrAdcVal);
 8002d12:	4b06      	ldr	r3, [pc, #24]	@ (8002d2c <ReadMeasuredVal+0x580>)
 8002d14:	88db      	ldrh	r3, [r3, #6]
 8002d16:	4618      	mov	r0, r3
 8002d18:	f001 fe1a 	bl	8004950 <RngOfSiPmAdcSamplingVal>
}
 8002d1c:	bf00      	nop
 8002d1e:	3714      	adds	r7, #20
 8002d20:	46bd      	mov	sp, r7
 8002d22:	bd90      	pop	{r4, r7, pc}
 8002d24:	2000028c 	.word	0x2000028c
 8002d28:	20000074 	.word	0x20000074
 8002d2c:	200000a4 	.word	0x200000a4

08002d30 <FanCleanCtrl>:

uint8_t FanCleanCtrl(void)
{
 8002d30:	b590      	push	{r4, r7, lr}
 8002d32:	b083      	sub	sp, #12
 8002d34:	af00      	add	r7, sp, #0

	uint8_t Result = FALSE;
 8002d36:	2300      	movs	r3, #0
 8002d38:	71fb      	strb	r3, [r7, #7]

	if (OFF == tSysState.FlagLoopOn) { WaitTime_Init(); tSysState.FlagLoopOn = ON; EXT_LD_Ctrl(OFF); EXT_HV_Ctrl(OFF); EXT_PD_Ctrl(OFF); FAN_Ctrl(HI, ON); }
 8002d3a:	4b5d      	ldr	r3, [pc, #372]	@ (8002eb0 <FanCleanCtrl+0x180>)
 8002d3c:	7a1b      	ldrb	r3, [r3, #8]
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d111      	bne.n	8002d66 <FanCleanCtrl+0x36>
 8002d42:	f7ff fc35 	bl	80025b0 <WaitTime_Init>
 8002d46:	4b5a      	ldr	r3, [pc, #360]	@ (8002eb0 <FanCleanCtrl+0x180>)
 8002d48:	2201      	movs	r2, #1
 8002d4a:	721a      	strb	r2, [r3, #8]
 8002d4c:	2000      	movs	r0, #0
 8002d4e:	f7fe fa67 	bl	8001220 <EXT_LD_Ctrl>
 8002d52:	2000      	movs	r0, #0
 8002d54:	f7fe fa88 	bl	8001268 <EXT_HV_Ctrl>
 8002d58:	2000      	movs	r0, #0
 8002d5a:	f7fe faa9 	bl	80012b0 <EXT_PD_Ctrl>
 8002d5e:	2101      	movs	r1, #1
 8002d60:	2001      	movs	r0, #1
 8002d62:	f7fe fcf3 	bl	800174c <FAN_Ctrl>

	if ( TRUE == WaitHoldTime_Sec(ON, UART_MSG_MANUAL_FAN_CLE_TIME) )
 8002d66:	210a      	movs	r1, #10
 8002d68:	2001      	movs	r0, #1
 8002d6a:	f7ff fc3f 	bl	80025ec <WaitHoldTime_Sec>
 8002d6e:	4603      	mov	r3, r0
 8002d70:	2b01      	cmp	r3, #1
 8002d72:	f040 8098 	bne.w	8002ea6 <FanCleanCtrl+0x176>
	{
		//Check Get ADC

		// HEADER
		tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = STX;
 8002d76:	4b4f      	ldr	r3, [pc, #316]	@ (8002eb4 <FanCleanCtrl+0x184>)
 8002d78:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8002d7c:	1c5a      	adds	r2, r3, #1
 8002d7e:	b2d1      	uxtb	r1, r2
 8002d80:	4a4c      	ldr	r2, [pc, #304]	@ (8002eb4 <FanCleanCtrl+0x184>)
 8002d82:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8002d86:	461a      	mov	r2, r3
 8002d88:	4b4a      	ldr	r3, [pc, #296]	@ (8002eb4 <FanCleanCtrl+0x184>)
 8002d8a:	4413      	add	r3, r2
 8002d8c:	22c0      	movs	r2, #192	@ 0xc0
 8002d8e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
		tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = 0x00; // ADDR
 8002d92:	4b48      	ldr	r3, [pc, #288]	@ (8002eb4 <FanCleanCtrl+0x184>)
 8002d94:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8002d98:	1c5a      	adds	r2, r3, #1
 8002d9a:	b2d1      	uxtb	r1, r2
 8002d9c:	4a45      	ldr	r2, [pc, #276]	@ (8002eb4 <FanCleanCtrl+0x184>)
 8002d9e:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8002da2:	461a      	mov	r2, r3
 8002da4:	4b43      	ldr	r3, [pc, #268]	@ (8002eb4 <FanCleanCtrl+0x184>)
 8002da6:	4413      	add	r3, r2
 8002da8:	2200      	movs	r2, #0
 8002daa:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
		tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = CMD_START_FAN_CLEAN;
 8002dae:	4b41      	ldr	r3, [pc, #260]	@ (8002eb4 <FanCleanCtrl+0x184>)
 8002db0:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8002db4:	1c5a      	adds	r2, r3, #1
 8002db6:	b2d1      	uxtb	r1, r2
 8002db8:	4a3e      	ldr	r2, [pc, #248]	@ (8002eb4 <FanCleanCtrl+0x184>)
 8002dba:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8002dbe:	461a      	mov	r2, r3
 8002dc0:	4b3c      	ldr	r3, [pc, #240]	@ (8002eb4 <FanCleanCtrl+0x184>)
 8002dc2:	4413      	add	r3, r2
 8002dc4:	2204      	movs	r2, #4
 8002dc6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
		tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = tMsgPkt.MsgState; // MSG STATE
 8002dca:	4b3a      	ldr	r3, [pc, #232]	@ (8002eb4 <FanCleanCtrl+0x184>)
 8002dcc:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8002dd0:	1c5a      	adds	r2, r3, #1
 8002dd2:	b2d1      	uxtb	r1, r2
 8002dd4:	4a37      	ldr	r2, [pc, #220]	@ (8002eb4 <FanCleanCtrl+0x184>)
 8002dd6:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8002dda:	4619      	mov	r1, r3
 8002ddc:	4b35      	ldr	r3, [pc, #212]	@ (8002eb4 <FanCleanCtrl+0x184>)
 8002dde:	f893 210a 	ldrb.w	r2, [r3, #266]	@ 0x10a
 8002de2:	4b34      	ldr	r3, [pc, #208]	@ (8002eb4 <FanCleanCtrl+0x184>)
 8002de4:	440b      	add	r3, r1
 8002de6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
		tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = 0x00; // Message Length
 8002dea:	4b32      	ldr	r3, [pc, #200]	@ (8002eb4 <FanCleanCtrl+0x184>)
 8002dec:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8002df0:	1c5a      	adds	r2, r3, #1
 8002df2:	b2d1      	uxtb	r1, r2
 8002df4:	4a2f      	ldr	r2, [pc, #188]	@ (8002eb4 <FanCleanCtrl+0x184>)
 8002df6:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8002dfa:	461a      	mov	r2, r3
 8002dfc:	4b2d      	ldr	r3, [pc, #180]	@ (8002eb4 <FanCleanCtrl+0x184>)
 8002dfe:	4413      	add	r3, r2
 8002e00:	2200      	movs	r2, #0
 8002e02:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

		tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = UART_Chksum(tMsgPkt.Txbuff, tMsgPkt.TxMsgCnt);
 8002e06:	4b2b      	ldr	r3, [pc, #172]	@ (8002eb4 <FanCleanCtrl+0x184>)
 8002e08:	f893 2102 	ldrb.w	r2, [r3, #258]	@ 0x102
 8002e0c:	4b29      	ldr	r3, [pc, #164]	@ (8002eb4 <FanCleanCtrl+0x184>)
 8002e0e:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8002e12:	1c59      	adds	r1, r3, #1
 8002e14:	b2c8      	uxtb	r0, r1
 8002e16:	4927      	ldr	r1, [pc, #156]	@ (8002eb4 <FanCleanCtrl+0x184>)
 8002e18:	f881 0102 	strb.w	r0, [r1, #258]	@ 0x102
 8002e1c:	461c      	mov	r4, r3
 8002e1e:	4611      	mov	r1, r2
 8002e20:	4825      	ldr	r0, [pc, #148]	@ (8002eb8 <FanCleanCtrl+0x188>)
 8002e22:	f003 f835 	bl	8005e90 <UART_Chksum>
 8002e26:	4603      	mov	r3, r0
 8002e28:	461a      	mov	r2, r3
 8002e2a:	4b22      	ldr	r3, [pc, #136]	@ (8002eb4 <FanCleanCtrl+0x184>)
 8002e2c:	4423      	add	r3, r4
 8002e2e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
		UART_StuffAssambly();
 8002e32:	f002 ff6f 	bl	8005d14 <UART_StuffAssambly>
		tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = ETX;
 8002e36:	4b1f      	ldr	r3, [pc, #124]	@ (8002eb4 <FanCleanCtrl+0x184>)
 8002e38:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8002e3c:	1c5a      	adds	r2, r3, #1
 8002e3e:	b2d1      	uxtb	r1, r2
 8002e40:	4a1c      	ldr	r2, [pc, #112]	@ (8002eb4 <FanCleanCtrl+0x184>)
 8002e42:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8002e46:	461a      	mov	r2, r3
 8002e48:	4b1a      	ldr	r3, [pc, #104]	@ (8002eb4 <FanCleanCtrl+0x184>)
 8002e4a:	4413      	add	r3, r2
 8002e4c:	22c2      	movs	r2, #194	@ 0xc2
 8002e4e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

		if(ON == tSysState.FlagOperModeOn) 	{ FAN_Ctrl(LO, ON);  EXT_LD_Ctrl(ON); EXT_HV_Ctrl(ON); EXT_PD_Ctrl(ON); }
 8002e52:	4b17      	ldr	r3, [pc, #92]	@ (8002eb0 <FanCleanCtrl+0x180>)
 8002e54:	7adb      	ldrb	r3, [r3, #11]
 8002e56:	2b01      	cmp	r3, #1
 8002e58:	d10d      	bne.n	8002e76 <FanCleanCtrl+0x146>
 8002e5a:	2101      	movs	r1, #1
 8002e5c:	2000      	movs	r0, #0
 8002e5e:	f7fe fc75 	bl	800174c <FAN_Ctrl>
 8002e62:	2001      	movs	r0, #1
 8002e64:	f7fe f9dc 	bl	8001220 <EXT_LD_Ctrl>
 8002e68:	2001      	movs	r0, #1
 8002e6a:	f7fe f9fd 	bl	8001268 <EXT_HV_Ctrl>
 8002e6e:	2001      	movs	r0, #1
 8002e70:	f7fe fa1e 	bl	80012b0 <EXT_PD_Ctrl>
 8002e74:	e003      	b.n	8002e7e <FanCleanCtrl+0x14e>
		else 								{ FAN_Ctrl(LO, OFF); }
 8002e76:	2100      	movs	r1, #0
 8002e78:	2000      	movs	r0, #0
 8002e7a:	f7fe fc67 	bl	800174c <FAN_Ctrl>

		tFan.CleWorkTime = 0;
 8002e7e:	4b0f      	ldr	r3, [pc, #60]	@ (8002ebc <FanCleanCtrl+0x18c>)
 8002e80:	2200      	movs	r2, #0
 8002e82:	609a      	str	r2, [r3, #8]
		SetCfg_CurrentFanUseTime(0);
 8002e84:	2000      	movs	r0, #0
 8002e86:	f7fe ffd7 	bl	8001e38 <SetCfg_CurrentFanUseTime>

		tMsgPkt.FlagTxPktOn = ON;
 8002e8a:	4b0a      	ldr	r3, [pc, #40]	@ (8002eb4 <FanCleanCtrl+0x184>)
 8002e8c:	2201      	movs	r2, #1
 8002e8e:	f883 2100 	strb.w	r2, [r3, #256]	@ 0x100
		tSysState.FlagStatClenaOn = OFF;
 8002e92:	4b07      	ldr	r3, [pc, #28]	@ (8002eb0 <FanCleanCtrl+0x180>)
 8002e94:	2200      	movs	r2, #0
 8002e96:	735a      	strb	r2, [r3, #13]

		WaitTime_Init();
 8002e98:	f7ff fb8a 	bl	80025b0 <WaitTime_Init>
		tSysState.FlagLoopOn = OFF;
 8002e9c:	4b04      	ldr	r3, [pc, #16]	@ (8002eb0 <FanCleanCtrl+0x180>)
 8002e9e:	2200      	movs	r2, #0
 8002ea0:	721a      	strb	r2, [r3, #8]

		Result = TRUE;
 8002ea2:	2301      	movs	r3, #1
 8002ea4:	71fb      	strb	r3, [r7, #7]
	}

	return Result;
 8002ea6:	79fb      	ldrb	r3, [r7, #7]
}
 8002ea8:	4618      	mov	r0, r3
 8002eaa:	370c      	adds	r7, #12
 8002eac:	46bd      	mov	sp, r7
 8002eae:	bd90      	pop	{r4, r7, pc}
 8002eb0:	2000028c 	.word	0x2000028c
 8002eb4:	20000570 	.word	0x20000570
 8002eb8:	200005f0 	.word	0x200005f0
 8002ebc:	200000b4 	.word	0x200000b4

08002ec0 <Measure_Start>:


void Measure_Start(void)
{
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	af00      	add	r7, sp, #0
	if(OFF == tLdCtrl.FlagCtrlOn) 	{ EXT_LD_Ctrl(ON);  tLdCtrl.CurrAdcVal = 0; tLdCtrl.ChkCount = 0;}
 8002ec4:	4b16      	ldr	r3, [pc, #88]	@ (8002f20 <Measure_Start+0x60>)
 8002ec6:	781b      	ldrb	r3, [r3, #0]
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d108      	bne.n	8002ede <Measure_Start+0x1e>
 8002ecc:	2001      	movs	r0, #1
 8002ece:	f7fe f9a7 	bl	8001220 <EXT_LD_Ctrl>
 8002ed2:	4b13      	ldr	r3, [pc, #76]	@ (8002f20 <Measure_Start+0x60>)
 8002ed4:	2200      	movs	r2, #0
 8002ed6:	80da      	strh	r2, [r3, #6]
 8002ed8:	4b11      	ldr	r3, [pc, #68]	@ (8002f20 <Measure_Start+0x60>)
 8002eda:	2200      	movs	r2, #0
 8002edc:	609a      	str	r2, [r3, #8]
	if(OFF == tFan.FlagCtrlOn) 		{ FAN_Ctrl(LO, ON); tPdCtrl.CurrAdcVal = 0; tPdCtrl.ChkCount = 0;}
 8002ede:	4b11      	ldr	r3, [pc, #68]	@ (8002f24 <Measure_Start+0x64>)
 8002ee0:	781b      	ldrb	r3, [r3, #0]
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d109      	bne.n	8002efa <Measure_Start+0x3a>
 8002ee6:	2101      	movs	r1, #1
 8002ee8:	2000      	movs	r0, #0
 8002eea:	f7fe fc2f 	bl	800174c <FAN_Ctrl>
 8002eee:	4b0e      	ldr	r3, [pc, #56]	@ (8002f28 <Measure_Start+0x68>)
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	80da      	strh	r2, [r3, #6]
 8002ef4:	4b0c      	ldr	r3, [pc, #48]	@ (8002f28 <Measure_Start+0x68>)
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	609a      	str	r2, [r3, #8]
	if(OFF == tHvCtrl.FlagCtrlOn ) 	{ EXT_HV_Ctrl(ON);  tHvCtrl.CurrAdcVal = 0; tHvCtrl.ChkCount = 0;}
 8002efa:	4b0c      	ldr	r3, [pc, #48]	@ (8002f2c <Measure_Start+0x6c>)
 8002efc:	781b      	ldrb	r3, [r3, #0]
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d108      	bne.n	8002f14 <Measure_Start+0x54>
 8002f02:	2001      	movs	r0, #1
 8002f04:	f7fe f9b0 	bl	8001268 <EXT_HV_Ctrl>
 8002f08:	4b08      	ldr	r3, [pc, #32]	@ (8002f2c <Measure_Start+0x6c>)
 8002f0a:	2200      	movs	r2, #0
 8002f0c:	80da      	strh	r2, [r3, #6]
 8002f0e:	4b07      	ldr	r3, [pc, #28]	@ (8002f2c <Measure_Start+0x6c>)
 8002f10:	2200      	movs	r2, #0
 8002f12:	609a      	str	r2, [r3, #8]
	tSysState.FlagGetAdcOn = ON;
 8002f14:	4b06      	ldr	r3, [pc, #24]	@ (8002f30 <Measure_Start+0x70>)
 8002f16:	2201      	movs	r2, #1
 8002f18:	71da      	strb	r2, [r3, #7]
}
 8002f1a:	bf00      	nop
 8002f1c:	bd80      	pop	{r7, pc}
 8002f1e:	bf00      	nop
 8002f20:	20000084 	.word	0x20000084
 8002f24:	200000b4 	.word	0x200000b4
 8002f28:	20000074 	.word	0x20000074
 8002f2c:	20000094 	.word	0x20000094
 8002f30:	2000028c 	.word	0x2000028c

08002f34 <Measure_Stop>:

void Measure_Stop(void)
{
 8002f34:	b580      	push	{r7, lr}
 8002f36:	af00      	add	r7, sp, #0
	if(ON == tLdCtrl.FlagCtrlOn) 	{ EXT_LD_Ctrl(OFF);  tLdCtrl.CurrAdcVal = 0; tLdCtrl.ChkCount = 0;}
 8002f38:	4b16      	ldr	r3, [pc, #88]	@ (8002f94 <Measure_Stop+0x60>)
 8002f3a:	781b      	ldrb	r3, [r3, #0]
 8002f3c:	2b01      	cmp	r3, #1
 8002f3e:	d108      	bne.n	8002f52 <Measure_Stop+0x1e>
 8002f40:	2000      	movs	r0, #0
 8002f42:	f7fe f96d 	bl	8001220 <EXT_LD_Ctrl>
 8002f46:	4b13      	ldr	r3, [pc, #76]	@ (8002f94 <Measure_Stop+0x60>)
 8002f48:	2200      	movs	r2, #0
 8002f4a:	80da      	strh	r2, [r3, #6]
 8002f4c:	4b11      	ldr	r3, [pc, #68]	@ (8002f94 <Measure_Stop+0x60>)
 8002f4e:	2200      	movs	r2, #0
 8002f50:	609a      	str	r2, [r3, #8]
	if(ON == tFan.FlagCtrlOn) 		{ FAN_Ctrl(LO, OFF); tPdCtrl.CurrAdcVal = 0; tPdCtrl.ChkCount = 0;}
 8002f52:	4b11      	ldr	r3, [pc, #68]	@ (8002f98 <Measure_Stop+0x64>)
 8002f54:	781b      	ldrb	r3, [r3, #0]
 8002f56:	2b01      	cmp	r3, #1
 8002f58:	d109      	bne.n	8002f6e <Measure_Stop+0x3a>
 8002f5a:	2100      	movs	r1, #0
 8002f5c:	2000      	movs	r0, #0
 8002f5e:	f7fe fbf5 	bl	800174c <FAN_Ctrl>
 8002f62:	4b0e      	ldr	r3, [pc, #56]	@ (8002f9c <Measure_Stop+0x68>)
 8002f64:	2200      	movs	r2, #0
 8002f66:	80da      	strh	r2, [r3, #6]
 8002f68:	4b0c      	ldr	r3, [pc, #48]	@ (8002f9c <Measure_Stop+0x68>)
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	609a      	str	r2, [r3, #8]
	if(ON == tHvCtrl.FlagCtrlOn ) 	{ EXT_HV_Ctrl(OFF);  tHvCtrl.CurrAdcVal = 0; tHvCtrl.ChkCount = 0;}
 8002f6e:	4b0c      	ldr	r3, [pc, #48]	@ (8002fa0 <Measure_Stop+0x6c>)
 8002f70:	781b      	ldrb	r3, [r3, #0]
 8002f72:	2b01      	cmp	r3, #1
 8002f74:	d108      	bne.n	8002f88 <Measure_Stop+0x54>
 8002f76:	2000      	movs	r0, #0
 8002f78:	f7fe f976 	bl	8001268 <EXT_HV_Ctrl>
 8002f7c:	4b08      	ldr	r3, [pc, #32]	@ (8002fa0 <Measure_Stop+0x6c>)
 8002f7e:	2200      	movs	r2, #0
 8002f80:	80da      	strh	r2, [r3, #6]
 8002f82:	4b07      	ldr	r3, [pc, #28]	@ (8002fa0 <Measure_Stop+0x6c>)
 8002f84:	2200      	movs	r2, #0
 8002f86:	609a      	str	r2, [r3, #8]
	tSysState.FlagGetAdcOn = OFF;
 8002f88:	4b06      	ldr	r3, [pc, #24]	@ (8002fa4 <Measure_Stop+0x70>)
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	71da      	strb	r2, [r3, #7]
}
 8002f8e:	bf00      	nop
 8002f90:	bd80      	pop	{r7, pc}
 8002f92:	bf00      	nop
 8002f94:	20000084 	.word	0x20000084
 8002f98:	200000b4 	.word	0x200000b4
 8002f9c:	20000074 	.word	0x20000074
 8002fa0:	20000094 	.word	0x20000094
 8002fa4:	2000028c 	.word	0x2000028c

08002fa8 <AssmTxMsg_GetBoundaryVolt>:
//    // (6)  (   )
//    HAL_UART_Transmit(&huart1, tMsgPkt.Txbuff + start, (uint16_t)(tMsgPkt.TxMsgCnt - start), 100);
//}

void AssmTxMsg_GetBoundaryVolt(uint8_t nCh)
{
 8002fa8:	b480      	push	{r7}
 8002faa:	b083      	sub	sp, #12
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	4603      	mov	r3, r0
 8002fb0:	71fb      	strb	r3, [r7, #7]
	 if(0x00 == nCh)
 8002fb2:	79fb      	ldrb	r3, [r7, #7]
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d14b      	bne.n	8003050 <AssmTxMsg_GetBoundaryVolt+0xa8>
	 {
		tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = 0x00;
 8002fb8:	4b95      	ldr	r3, [pc, #596]	@ (8003210 <AssmTxMsg_GetBoundaryVolt+0x268>)
 8002fba:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8002fbe:	1c5a      	adds	r2, r3, #1
 8002fc0:	b2d1      	uxtb	r1, r2
 8002fc2:	4a93      	ldr	r2, [pc, #588]	@ (8003210 <AssmTxMsg_GetBoundaryVolt+0x268>)
 8002fc4:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8002fc8:	461a      	mov	r2, r3
 8002fca:	4b91      	ldr	r3, [pc, #580]	@ (8003210 <AssmTxMsg_GetBoundaryVolt+0x268>)
 8002fcc:	4413      	add	r3, r2
 8002fce:	2200      	movs	r2, #0
 8002fd0:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
		tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = nCh;
 8002fd4:	4b8e      	ldr	r3, [pc, #568]	@ (8003210 <AssmTxMsg_GetBoundaryVolt+0x268>)
 8002fd6:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8002fda:	1c5a      	adds	r2, r3, #1
 8002fdc:	b2d1      	uxtb	r1, r2
 8002fde:	4a8c      	ldr	r2, [pc, #560]	@ (8003210 <AssmTxMsg_GetBoundaryVolt+0x268>)
 8002fe0:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8002fe4:	461a      	mov	r2, r3
 8002fe6:	4b8a      	ldr	r3, [pc, #552]	@ (8003210 <AssmTxMsg_GetBoundaryVolt+0x268>)
 8002fe8:	4413      	add	r3, r2
 8002fea:	79fa      	ldrb	r2, [r7, #7]
 8002fec:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
		tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = (uint8_t)((tParam[nCh].BasePD >> 8) & 0xFF);
 8002ff0:	79fa      	ldrb	r2, [r7, #7]
 8002ff2:	4988      	ldr	r1, [pc, #544]	@ (8003214 <AssmTxMsg_GetBoundaryVolt+0x26c>)
 8002ff4:	4613      	mov	r3, r2
 8002ff6:	009b      	lsls	r3, r3, #2
 8002ff8:	4413      	add	r3, r2
 8002ffa:	00db      	lsls	r3, r3, #3
 8002ffc:	440b      	add	r3, r1
 8002ffe:	3308      	adds	r3, #8
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	0a18      	lsrs	r0, r3, #8
 8003004:	4b82      	ldr	r3, [pc, #520]	@ (8003210 <AssmTxMsg_GetBoundaryVolt+0x268>)
 8003006:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 800300a:	1c5a      	adds	r2, r3, #1
 800300c:	b2d1      	uxtb	r1, r2
 800300e:	4a80      	ldr	r2, [pc, #512]	@ (8003210 <AssmTxMsg_GetBoundaryVolt+0x268>)
 8003010:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8003014:	4619      	mov	r1, r3
 8003016:	b2c2      	uxtb	r2, r0
 8003018:	4b7d      	ldr	r3, [pc, #500]	@ (8003210 <AssmTxMsg_GetBoundaryVolt+0x268>)
 800301a:	440b      	add	r3, r1
 800301c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
		tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = (uint8_t)((tParam[nCh].BasePD  ) & 0xFF);
 8003020:	79fa      	ldrb	r2, [r7, #7]
 8003022:	497c      	ldr	r1, [pc, #496]	@ (8003214 <AssmTxMsg_GetBoundaryVolt+0x26c>)
 8003024:	4613      	mov	r3, r2
 8003026:	009b      	lsls	r3, r3, #2
 8003028:	4413      	add	r3, r2
 800302a:	00db      	lsls	r3, r3, #3
 800302c:	440b      	add	r3, r1
 800302e:	3308      	adds	r3, #8
 8003030:	6818      	ldr	r0, [r3, #0]
 8003032:	4b77      	ldr	r3, [pc, #476]	@ (8003210 <AssmTxMsg_GetBoundaryVolt+0x268>)
 8003034:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8003038:	1c5a      	adds	r2, r3, #1
 800303a:	b2d1      	uxtb	r1, r2
 800303c:	4a74      	ldr	r2, [pc, #464]	@ (8003210 <AssmTxMsg_GetBoundaryVolt+0x268>)
 800303e:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8003042:	4619      	mov	r1, r3
 8003044:	b2c2      	uxtb	r2, r0
 8003046:	4b72      	ldr	r3, [pc, #456]	@ (8003210 <AssmTxMsg_GetBoundaryVolt+0x268>)
 8003048:	440b      	add	r3, r1
 800304a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
		tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = 0x00;
		tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = nCh;
		tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = (uint8_t)((tParam[PM_SiPM].UB >> 8) & 0xFF);
		tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = (uint8_t)((tParam[PM_SiPM].UB  ) & 0xFF);
	 }
}
 800304e:	e0d8      	b.n	8003202 <AssmTxMsg_GetBoundaryVolt+0x25a>
	 else if((0x01 <= nCh)&&(0x05 >= nCh))
 8003050:	79fb      	ldrb	r3, [r7, #7]
 8003052:	2b00      	cmp	r3, #0
 8003054:	d050      	beq.n	80030f8 <AssmTxMsg_GetBoundaryVolt+0x150>
 8003056:	79fb      	ldrb	r3, [r7, #7]
 8003058:	2b05      	cmp	r3, #5
 800305a:	d84d      	bhi.n	80030f8 <AssmTxMsg_GetBoundaryVolt+0x150>
		tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = 0x00;
 800305c:	4b6c      	ldr	r3, [pc, #432]	@ (8003210 <AssmTxMsg_GetBoundaryVolt+0x268>)
 800305e:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8003062:	1c5a      	adds	r2, r3, #1
 8003064:	b2d1      	uxtb	r1, r2
 8003066:	4a6a      	ldr	r2, [pc, #424]	@ (8003210 <AssmTxMsg_GetBoundaryVolt+0x268>)
 8003068:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 800306c:	461a      	mov	r2, r3
 800306e:	4b68      	ldr	r3, [pc, #416]	@ (8003210 <AssmTxMsg_GetBoundaryVolt+0x268>)
 8003070:	4413      	add	r3, r2
 8003072:	2200      	movs	r2, #0
 8003074:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
		tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = nCh;
 8003078:	4b65      	ldr	r3, [pc, #404]	@ (8003210 <AssmTxMsg_GetBoundaryVolt+0x268>)
 800307a:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 800307e:	1c5a      	adds	r2, r3, #1
 8003080:	b2d1      	uxtb	r1, r2
 8003082:	4a63      	ldr	r2, [pc, #396]	@ (8003210 <AssmTxMsg_GetBoundaryVolt+0x268>)
 8003084:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8003088:	461a      	mov	r2, r3
 800308a:	4b61      	ldr	r3, [pc, #388]	@ (8003210 <AssmTxMsg_GetBoundaryVolt+0x268>)
 800308c:	4413      	add	r3, r2
 800308e:	79fa      	ldrb	r2, [r7, #7]
 8003090:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
		tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = (uint8_t)((tParam[nCh-1].UB >> 8) & 0xFF);
 8003094:	79fb      	ldrb	r3, [r7, #7]
 8003096:	1e5a      	subs	r2, r3, #1
 8003098:	495e      	ldr	r1, [pc, #376]	@ (8003214 <AssmTxMsg_GetBoundaryVolt+0x26c>)
 800309a:	4613      	mov	r3, r2
 800309c:	009b      	lsls	r3, r3, #2
 800309e:	4413      	add	r3, r2
 80030a0:	00db      	lsls	r3, r3, #3
 80030a2:	440b      	add	r3, r1
 80030a4:	3310      	adds	r3, #16
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	0a18      	lsrs	r0, r3, #8
 80030aa:	4b59      	ldr	r3, [pc, #356]	@ (8003210 <AssmTxMsg_GetBoundaryVolt+0x268>)
 80030ac:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 80030b0:	1c5a      	adds	r2, r3, #1
 80030b2:	b2d1      	uxtb	r1, r2
 80030b4:	4a56      	ldr	r2, [pc, #344]	@ (8003210 <AssmTxMsg_GetBoundaryVolt+0x268>)
 80030b6:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 80030ba:	4619      	mov	r1, r3
 80030bc:	b2c2      	uxtb	r2, r0
 80030be:	4b54      	ldr	r3, [pc, #336]	@ (8003210 <AssmTxMsg_GetBoundaryVolt+0x268>)
 80030c0:	440b      	add	r3, r1
 80030c2:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
		tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = (uint8_t)((tParam[nCh-1].UB  ) & 0xFF);
 80030c6:	79fb      	ldrb	r3, [r7, #7]
 80030c8:	1e5a      	subs	r2, r3, #1
 80030ca:	4952      	ldr	r1, [pc, #328]	@ (8003214 <AssmTxMsg_GetBoundaryVolt+0x26c>)
 80030cc:	4613      	mov	r3, r2
 80030ce:	009b      	lsls	r3, r3, #2
 80030d0:	4413      	add	r3, r2
 80030d2:	00db      	lsls	r3, r3, #3
 80030d4:	440b      	add	r3, r1
 80030d6:	3310      	adds	r3, #16
 80030d8:	6818      	ldr	r0, [r3, #0]
 80030da:	4b4d      	ldr	r3, [pc, #308]	@ (8003210 <AssmTxMsg_GetBoundaryVolt+0x268>)
 80030dc:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 80030e0:	1c5a      	adds	r2, r3, #1
 80030e2:	b2d1      	uxtb	r1, r2
 80030e4:	4a4a      	ldr	r2, [pc, #296]	@ (8003210 <AssmTxMsg_GetBoundaryVolt+0x268>)
 80030e6:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 80030ea:	4619      	mov	r1, r3
 80030ec:	b2c2      	uxtb	r2, r0
 80030ee:	4b48      	ldr	r3, [pc, #288]	@ (8003210 <AssmTxMsg_GetBoundaryVolt+0x268>)
 80030f0:	440b      	add	r3, r1
 80030f2:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
}
 80030f6:	e084      	b.n	8003202 <AssmTxMsg_GetBoundaryVolt+0x25a>
	 else if(0x06 == nCh)
 80030f8:	79fb      	ldrb	r3, [r7, #7]
 80030fa:	2b06      	cmp	r3, #6
 80030fc:	d13f      	bne.n	800317e <AssmTxMsg_GetBoundaryVolt+0x1d6>
		tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = 0x00;
 80030fe:	4b44      	ldr	r3, [pc, #272]	@ (8003210 <AssmTxMsg_GetBoundaryVolt+0x268>)
 8003100:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8003104:	1c5a      	adds	r2, r3, #1
 8003106:	b2d1      	uxtb	r1, r2
 8003108:	4a41      	ldr	r2, [pc, #260]	@ (8003210 <AssmTxMsg_GetBoundaryVolt+0x268>)
 800310a:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 800310e:	461a      	mov	r2, r3
 8003110:	4b3f      	ldr	r3, [pc, #252]	@ (8003210 <AssmTxMsg_GetBoundaryVolt+0x268>)
 8003112:	4413      	add	r3, r2
 8003114:	2200      	movs	r2, #0
 8003116:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
		tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = nCh;
 800311a:	4b3d      	ldr	r3, [pc, #244]	@ (8003210 <AssmTxMsg_GetBoundaryVolt+0x268>)
 800311c:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8003120:	1c5a      	adds	r2, r3, #1
 8003122:	b2d1      	uxtb	r1, r2
 8003124:	4a3a      	ldr	r2, [pc, #232]	@ (8003210 <AssmTxMsg_GetBoundaryVolt+0x268>)
 8003126:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 800312a:	461a      	mov	r2, r3
 800312c:	4b38      	ldr	r3, [pc, #224]	@ (8003210 <AssmTxMsg_GetBoundaryVolt+0x268>)
 800312e:	4413      	add	r3, r2
 8003130:	79fa      	ldrb	r2, [r7, #7]
 8003132:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
		tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = (uint8_t)((tParam[PM_SiPM].LB >> 8) & 0xFF);
 8003136:	4b37      	ldr	r3, [pc, #220]	@ (8003214 <AssmTxMsg_GetBoundaryVolt+0x26c>)
 8003138:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800313c:	0a18      	lsrs	r0, r3, #8
 800313e:	4b34      	ldr	r3, [pc, #208]	@ (8003210 <AssmTxMsg_GetBoundaryVolt+0x268>)
 8003140:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8003144:	1c5a      	adds	r2, r3, #1
 8003146:	b2d1      	uxtb	r1, r2
 8003148:	4a31      	ldr	r2, [pc, #196]	@ (8003210 <AssmTxMsg_GetBoundaryVolt+0x268>)
 800314a:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 800314e:	4619      	mov	r1, r3
 8003150:	b2c2      	uxtb	r2, r0
 8003152:	4b2f      	ldr	r3, [pc, #188]	@ (8003210 <AssmTxMsg_GetBoundaryVolt+0x268>)
 8003154:	440b      	add	r3, r1
 8003156:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
		tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = (uint8_t)((tParam[PM_SiPM].LB  ) & 0xFF);
 800315a:	4b2e      	ldr	r3, [pc, #184]	@ (8003214 <AssmTxMsg_GetBoundaryVolt+0x26c>)
 800315c:	f8d3 00d4 	ldr.w	r0, [r3, #212]	@ 0xd4
 8003160:	4b2b      	ldr	r3, [pc, #172]	@ (8003210 <AssmTxMsg_GetBoundaryVolt+0x268>)
 8003162:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8003166:	1c5a      	adds	r2, r3, #1
 8003168:	b2d1      	uxtb	r1, r2
 800316a:	4a29      	ldr	r2, [pc, #164]	@ (8003210 <AssmTxMsg_GetBoundaryVolt+0x268>)
 800316c:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8003170:	4619      	mov	r1, r3
 8003172:	b2c2      	uxtb	r2, r0
 8003174:	4b26      	ldr	r3, [pc, #152]	@ (8003210 <AssmTxMsg_GetBoundaryVolt+0x268>)
 8003176:	440b      	add	r3, r1
 8003178:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
}
 800317c:	e041      	b.n	8003202 <AssmTxMsg_GetBoundaryVolt+0x25a>
	 else if(0x07 == nCh)
 800317e:	79fb      	ldrb	r3, [r7, #7]
 8003180:	2b07      	cmp	r3, #7
 8003182:	d13e      	bne.n	8003202 <AssmTxMsg_GetBoundaryVolt+0x25a>
		tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = 0x00;
 8003184:	4b22      	ldr	r3, [pc, #136]	@ (8003210 <AssmTxMsg_GetBoundaryVolt+0x268>)
 8003186:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 800318a:	1c5a      	adds	r2, r3, #1
 800318c:	b2d1      	uxtb	r1, r2
 800318e:	4a20      	ldr	r2, [pc, #128]	@ (8003210 <AssmTxMsg_GetBoundaryVolt+0x268>)
 8003190:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8003194:	461a      	mov	r2, r3
 8003196:	4b1e      	ldr	r3, [pc, #120]	@ (8003210 <AssmTxMsg_GetBoundaryVolt+0x268>)
 8003198:	4413      	add	r3, r2
 800319a:	2200      	movs	r2, #0
 800319c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
		tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = nCh;
 80031a0:	4b1b      	ldr	r3, [pc, #108]	@ (8003210 <AssmTxMsg_GetBoundaryVolt+0x268>)
 80031a2:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 80031a6:	1c5a      	adds	r2, r3, #1
 80031a8:	b2d1      	uxtb	r1, r2
 80031aa:	4a19      	ldr	r2, [pc, #100]	@ (8003210 <AssmTxMsg_GetBoundaryVolt+0x268>)
 80031ac:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 80031b0:	461a      	mov	r2, r3
 80031b2:	4b17      	ldr	r3, [pc, #92]	@ (8003210 <AssmTxMsg_GetBoundaryVolt+0x268>)
 80031b4:	4413      	add	r3, r2
 80031b6:	79fa      	ldrb	r2, [r7, #7]
 80031b8:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
		tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = (uint8_t)((tParam[PM_SiPM].UB >> 8) & 0xFF);
 80031bc:	4b15      	ldr	r3, [pc, #84]	@ (8003214 <AssmTxMsg_GetBoundaryVolt+0x26c>)
 80031be:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80031c2:	0a18      	lsrs	r0, r3, #8
 80031c4:	4b12      	ldr	r3, [pc, #72]	@ (8003210 <AssmTxMsg_GetBoundaryVolt+0x268>)
 80031c6:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 80031ca:	1c5a      	adds	r2, r3, #1
 80031cc:	b2d1      	uxtb	r1, r2
 80031ce:	4a10      	ldr	r2, [pc, #64]	@ (8003210 <AssmTxMsg_GetBoundaryVolt+0x268>)
 80031d0:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 80031d4:	4619      	mov	r1, r3
 80031d6:	b2c2      	uxtb	r2, r0
 80031d8:	4b0d      	ldr	r3, [pc, #52]	@ (8003210 <AssmTxMsg_GetBoundaryVolt+0x268>)
 80031da:	440b      	add	r3, r1
 80031dc:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
		tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = (uint8_t)((tParam[PM_SiPM].UB  ) & 0xFF);
 80031e0:	4b0c      	ldr	r3, [pc, #48]	@ (8003214 <AssmTxMsg_GetBoundaryVolt+0x26c>)
 80031e2:	f8d3 00d8 	ldr.w	r0, [r3, #216]	@ 0xd8
 80031e6:	4b0a      	ldr	r3, [pc, #40]	@ (8003210 <AssmTxMsg_GetBoundaryVolt+0x268>)
 80031e8:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 80031ec:	1c5a      	adds	r2, r3, #1
 80031ee:	b2d1      	uxtb	r1, r2
 80031f0:	4a07      	ldr	r2, [pc, #28]	@ (8003210 <AssmTxMsg_GetBoundaryVolt+0x268>)
 80031f2:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 80031f6:	4619      	mov	r1, r3
 80031f8:	b2c2      	uxtb	r2, r0
 80031fa:	4b05      	ldr	r3, [pc, #20]	@ (8003210 <AssmTxMsg_GetBoundaryVolt+0x268>)
 80031fc:	440b      	add	r3, r1
 80031fe:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
}
 8003202:	bf00      	nop
 8003204:	370c      	adds	r7, #12
 8003206:	46bd      	mov	sp, r7
 8003208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800320c:	4770      	bx	lr
 800320e:	bf00      	nop
 8003210:	20000570 	.word	0x20000570
 8003214:	200000cc 	.word	0x200000cc

08003218 <SetBoundaryVolt>:

void SetBoundaryVolt(uint8_t nCh)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	b082      	sub	sp, #8
 800321c:	af00      	add	r7, sp, #0
 800321e:	4603      	mov	r3, r0
 8003220:	71fb      	strb	r3, [r7, #7]
	 if(0x00 == nCh)
 8003222:	79fb      	ldrb	r3, [r7, #7]
 8003224:	2b00      	cmp	r3, #0
 8003226:	d13f      	bne.n	80032a8 <SetBoundaryVolt+0x90>
	 {

		tParam[nCh].BasePD  = (uint16_t)(tMsgPkt.RxBuff[6] << 8);
 8003228:	4b5e      	ldr	r3, [pc, #376]	@ (80033a4 <SetBoundaryVolt+0x18c>)
 800322a:	799b      	ldrb	r3, [r3, #6]
 800322c:	021b      	lsls	r3, r3, #8
 800322e:	b29b      	uxth	r3, r3
 8003230:	79fa      	ldrb	r2, [r7, #7]
 8003232:	4618      	mov	r0, r3
 8003234:	495c      	ldr	r1, [pc, #368]	@ (80033a8 <SetBoundaryVolt+0x190>)
 8003236:	4613      	mov	r3, r2
 8003238:	009b      	lsls	r3, r3, #2
 800323a:	4413      	add	r3, r2
 800323c:	00db      	lsls	r3, r3, #3
 800323e:	440b      	add	r3, r1
 8003240:	3308      	adds	r3, #8
 8003242:	6018      	str	r0, [r3, #0]
		tParam[nCh].BasePD |= (uint16_t)(tMsgPkt.RxBuff[7]);
 8003244:	79fa      	ldrb	r2, [r7, #7]
 8003246:	4958      	ldr	r1, [pc, #352]	@ (80033a8 <SetBoundaryVolt+0x190>)
 8003248:	4613      	mov	r3, r2
 800324a:	009b      	lsls	r3, r3, #2
 800324c:	4413      	add	r3, r2
 800324e:	00db      	lsls	r3, r3, #3
 8003250:	440b      	add	r3, r1
 8003252:	3308      	adds	r3, #8
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	4a53      	ldr	r2, [pc, #332]	@ (80033a4 <SetBoundaryVolt+0x18c>)
 8003258:	79d2      	ldrb	r2, [r2, #7]
 800325a:	4611      	mov	r1, r2
 800325c:	79fa      	ldrb	r2, [r7, #7]
 800325e:	4319      	orrs	r1, r3
 8003260:	4851      	ldr	r0, [pc, #324]	@ (80033a8 <SetBoundaryVolt+0x190>)
 8003262:	4613      	mov	r3, r2
 8003264:	009b      	lsls	r3, r3, #2
 8003266:	4413      	add	r3, r2
 8003268:	00db      	lsls	r3, r3, #3
 800326a:	4403      	add	r3, r0
 800326c:	3308      	adds	r3, #8
 800326e:	6019      	str	r1, [r3, #0]

		SetParam_BoundaryVolt(nCh, tParam[nCh].BasePD);
 8003270:	79fa      	ldrb	r2, [r7, #7]
 8003272:	494d      	ldr	r1, [pc, #308]	@ (80033a8 <SetBoundaryVolt+0x190>)
 8003274:	4613      	mov	r3, r2
 8003276:	009b      	lsls	r3, r3, #2
 8003278:	4413      	add	r3, r2
 800327a:	00db      	lsls	r3, r3, #3
 800327c:	440b      	add	r3, r1
 800327e:	3308      	adds	r3, #8
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	b29a      	uxth	r2, r3
 8003284:	79fb      	ldrb	r3, [r7, #7]
 8003286:	4611      	mov	r1, r2
 8003288:	4618      	mov	r0, r3
 800328a:	f7fe ff07 	bl	800209c <SetParam_BoundaryVolt>

		tParam[nCh].LB = tParam[PM_CH1].BasePD + 1;
 800328e:	4b46      	ldr	r3, [pc, #280]	@ (80033a8 <SetBoundaryVolt+0x190>)
 8003290:	689b      	ldr	r3, [r3, #8]
 8003292:	79fa      	ldrb	r2, [r7, #7]
 8003294:	1c59      	adds	r1, r3, #1
 8003296:	4844      	ldr	r0, [pc, #272]	@ (80033a8 <SetBoundaryVolt+0x190>)
 8003298:	4613      	mov	r3, r2
 800329a:	009b      	lsls	r3, r3, #2
 800329c:	4413      	add	r3, r2
 800329e:	00db      	lsls	r3, r3, #3
 80032a0:	4403      	add	r3, r0
 80032a2:	330c      	adds	r3, #12
 80032a4:	6019      	str	r1, [r3, #0]
		tParam[PM_SiPM].UB  = (uint16_t)(tMsgPkt.RxBuff[6] << 8);
		tParam[PM_SiPM].UB |= (uint16_t)(tMsgPkt.RxBuff[7]);

		SetParam_BoundaryVolt(nCh, tParam[PM_SiPM].UB);
	 }
}
 80032a6:	e078      	b.n	800339a <SetBoundaryVolt+0x182>
	 else if((0x01 <= nCh)&&(0x05 >= nCh))
 80032a8:	79fb      	ldrb	r3, [r7, #7]
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d03a      	beq.n	8003324 <SetBoundaryVolt+0x10c>
 80032ae:	79fb      	ldrb	r3, [r7, #7]
 80032b0:	2b05      	cmp	r3, #5
 80032b2:	d837      	bhi.n	8003324 <SetBoundaryVolt+0x10c>
		tParam[nCh-1].UB  = (uint16_t)(tMsgPkt.RxBuff[6] << 8);
 80032b4:	4b3b      	ldr	r3, [pc, #236]	@ (80033a4 <SetBoundaryVolt+0x18c>)
 80032b6:	799b      	ldrb	r3, [r3, #6]
 80032b8:	021b      	lsls	r3, r3, #8
 80032ba:	b299      	uxth	r1, r3
 80032bc:	79fb      	ldrb	r3, [r7, #7]
 80032be:	1e5a      	subs	r2, r3, #1
 80032c0:	4608      	mov	r0, r1
 80032c2:	4939      	ldr	r1, [pc, #228]	@ (80033a8 <SetBoundaryVolt+0x190>)
 80032c4:	4613      	mov	r3, r2
 80032c6:	009b      	lsls	r3, r3, #2
 80032c8:	4413      	add	r3, r2
 80032ca:	00db      	lsls	r3, r3, #3
 80032cc:	440b      	add	r3, r1
 80032ce:	3310      	adds	r3, #16
 80032d0:	6018      	str	r0, [r3, #0]
		tParam[nCh-1].UB |= (uint16_t)(tMsgPkt.RxBuff[7]);
 80032d2:	79fb      	ldrb	r3, [r7, #7]
 80032d4:	1e5a      	subs	r2, r3, #1
 80032d6:	4934      	ldr	r1, [pc, #208]	@ (80033a8 <SetBoundaryVolt+0x190>)
 80032d8:	4613      	mov	r3, r2
 80032da:	009b      	lsls	r3, r3, #2
 80032dc:	4413      	add	r3, r2
 80032de:	00db      	lsls	r3, r3, #3
 80032e0:	440b      	add	r3, r1
 80032e2:	3310      	adds	r3, #16
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	4a2f      	ldr	r2, [pc, #188]	@ (80033a4 <SetBoundaryVolt+0x18c>)
 80032e8:	79d2      	ldrb	r2, [r2, #7]
 80032ea:	4611      	mov	r1, r2
 80032ec:	79fa      	ldrb	r2, [r7, #7]
 80032ee:	3a01      	subs	r2, #1
 80032f0:	4319      	orrs	r1, r3
 80032f2:	482d      	ldr	r0, [pc, #180]	@ (80033a8 <SetBoundaryVolt+0x190>)
 80032f4:	4613      	mov	r3, r2
 80032f6:	009b      	lsls	r3, r3, #2
 80032f8:	4413      	add	r3, r2
 80032fa:	00db      	lsls	r3, r3, #3
 80032fc:	4403      	add	r3, r0
 80032fe:	3310      	adds	r3, #16
 8003300:	6019      	str	r1, [r3, #0]
		SetParam_BoundaryVolt(nCh, tParam[nCh-1].UB);
 8003302:	79fb      	ldrb	r3, [r7, #7]
 8003304:	1e5a      	subs	r2, r3, #1
 8003306:	4928      	ldr	r1, [pc, #160]	@ (80033a8 <SetBoundaryVolt+0x190>)
 8003308:	4613      	mov	r3, r2
 800330a:	009b      	lsls	r3, r3, #2
 800330c:	4413      	add	r3, r2
 800330e:	00db      	lsls	r3, r3, #3
 8003310:	440b      	add	r3, r1
 8003312:	3310      	adds	r3, #16
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	b29a      	uxth	r2, r3
 8003318:	79fb      	ldrb	r3, [r7, #7]
 800331a:	4611      	mov	r1, r2
 800331c:	4618      	mov	r0, r3
 800331e:	f7fe febd 	bl	800209c <SetParam_BoundaryVolt>
}
 8003322:	e03a      	b.n	800339a <SetBoundaryVolt+0x182>
	 else if(0x06 == nCh)
 8003324:	79fb      	ldrb	r3, [r7, #7]
 8003326:	2b06      	cmp	r3, #6
 8003328:	d11a      	bne.n	8003360 <SetBoundaryVolt+0x148>
		tParam[PM_SiPM].LB  = (uint16_t)(tMsgPkt.RxBuff[6] << 8);
 800332a:	4b1e      	ldr	r3, [pc, #120]	@ (80033a4 <SetBoundaryVolt+0x18c>)
 800332c:	799b      	ldrb	r3, [r3, #6]
 800332e:	021b      	lsls	r3, r3, #8
 8003330:	b29b      	uxth	r3, r3
 8003332:	461a      	mov	r2, r3
 8003334:	4b1c      	ldr	r3, [pc, #112]	@ (80033a8 <SetBoundaryVolt+0x190>)
 8003336:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
		tParam[PM_SiPM].LB |= (uint16_t)(tMsgPkt.RxBuff[7]);
 800333a:	4b1b      	ldr	r3, [pc, #108]	@ (80033a8 <SetBoundaryVolt+0x190>)
 800333c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8003340:	4a18      	ldr	r2, [pc, #96]	@ (80033a4 <SetBoundaryVolt+0x18c>)
 8003342:	79d2      	ldrb	r2, [r2, #7]
 8003344:	4313      	orrs	r3, r2
 8003346:	4a18      	ldr	r2, [pc, #96]	@ (80033a8 <SetBoundaryVolt+0x190>)
 8003348:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
		SetParam_BoundaryVolt(nCh, tParam[PM_SiPM].LB);
 800334c:	4b16      	ldr	r3, [pc, #88]	@ (80033a8 <SetBoundaryVolt+0x190>)
 800334e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8003352:	b29a      	uxth	r2, r3
 8003354:	79fb      	ldrb	r3, [r7, #7]
 8003356:	4611      	mov	r1, r2
 8003358:	4618      	mov	r0, r3
 800335a:	f7fe fe9f 	bl	800209c <SetParam_BoundaryVolt>
}
 800335e:	e01c      	b.n	800339a <SetBoundaryVolt+0x182>
	 else if(0x07 == nCh)
 8003360:	79fb      	ldrb	r3, [r7, #7]
 8003362:	2b07      	cmp	r3, #7
 8003364:	d119      	bne.n	800339a <SetBoundaryVolt+0x182>
		tParam[PM_SiPM].UB  = (uint16_t)(tMsgPkt.RxBuff[6] << 8);
 8003366:	4b0f      	ldr	r3, [pc, #60]	@ (80033a4 <SetBoundaryVolt+0x18c>)
 8003368:	799b      	ldrb	r3, [r3, #6]
 800336a:	021b      	lsls	r3, r3, #8
 800336c:	b29b      	uxth	r3, r3
 800336e:	461a      	mov	r2, r3
 8003370:	4b0d      	ldr	r3, [pc, #52]	@ (80033a8 <SetBoundaryVolt+0x190>)
 8003372:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
		tParam[PM_SiPM].UB |= (uint16_t)(tMsgPkt.RxBuff[7]);
 8003376:	4b0c      	ldr	r3, [pc, #48]	@ (80033a8 <SetBoundaryVolt+0x190>)
 8003378:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800337c:	4a09      	ldr	r2, [pc, #36]	@ (80033a4 <SetBoundaryVolt+0x18c>)
 800337e:	79d2      	ldrb	r2, [r2, #7]
 8003380:	4313      	orrs	r3, r2
 8003382:	4a09      	ldr	r2, [pc, #36]	@ (80033a8 <SetBoundaryVolt+0x190>)
 8003384:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
		SetParam_BoundaryVolt(nCh, tParam[PM_SiPM].UB);
 8003388:	4b07      	ldr	r3, [pc, #28]	@ (80033a8 <SetBoundaryVolt+0x190>)
 800338a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800338e:	b29a      	uxth	r2, r3
 8003390:	79fb      	ldrb	r3, [r7, #7]
 8003392:	4611      	mov	r1, r2
 8003394:	4618      	mov	r0, r3
 8003396:	f7fe fe81 	bl	800209c <SetParam_BoundaryVolt>
}
 800339a:	bf00      	nop
 800339c:	3708      	adds	r7, #8
 800339e:	46bd      	mov	sp, r7
 80033a0:	bd80      	pop	{r7, pc}
 80033a2:	bf00      	nop
 80033a4:	20000570 	.word	0x20000570
 80033a8:	200000cc 	.word	0x200000cc

080033ac <AssmTxMsg_GetAdjustCal>:

//EEROR
void AssmTxMsg_GetAdjustCal(uint8_t nCh)
{
 80033ac:	b480      	push	{r7}
 80033ae:	b085      	sub	sp, #20
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	4603      	mov	r3, r0
 80033b4:	71fb      	strb	r3, [r7, #7]
	uint32_t nRelt = 0;
 80033b6:	2300      	movs	r3, #0
 80033b8:	60fb      	str	r3, [r7, #12]

//		 if(0x00 == nCh)					{ nRelt = *((uint32_t*)&tParam[PM_CH1].den); 		}
//	else if((0x01 <= nCh)&&(0x05 >= nCh))	{ nRelt = *((uint32_t*)&tParam[PM_CH1-1].Cal); 	}
//	else if(0x06 == nCh)					{ nRelt = *((uint32_t*)&tParam[PM_SiPM].CfuCal); 	}

		 if(0x00 == nCh)					{ memcpy(&nRelt, &tParam[PM_CH1].den, sizeof nRelt); }
 80033ba:	79fb      	ldrb	r3, [r7, #7]
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d103      	bne.n	80033c8 <AssmTxMsg_GetAdjustCal+0x1c>
 80033c0:	4b37      	ldr	r3, [pc, #220]	@ (80034a0 <AssmTxMsg_GetAdjustCal+0xf4>)
 80033c2:	69db      	ldr	r3, [r3, #28]
 80033c4:	60fb      	str	r3, [r7, #12]
 80033c6:	e018      	b.n	80033fa <AssmTxMsg_GetAdjustCal+0x4e>
	else if((0x01 <= nCh)&&(0x05 >= nCh))	{ memcpy(&nRelt, &tParam[nCh-1].Cal, sizeof nRelt); 	}
 80033c8:	79fb      	ldrb	r3, [r7, #7]
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d00e      	beq.n	80033ec <AssmTxMsg_GetAdjustCal+0x40>
 80033ce:	79fb      	ldrb	r3, [r7, #7]
 80033d0:	2b05      	cmp	r3, #5
 80033d2:	d80b      	bhi.n	80033ec <AssmTxMsg_GetAdjustCal+0x40>
 80033d4:	79fb      	ldrb	r3, [r7, #7]
 80033d6:	1e5a      	subs	r2, r3, #1
 80033d8:	4613      	mov	r3, r2
 80033da:	009b      	lsls	r3, r3, #2
 80033dc:	4413      	add	r3, r2
 80033de:	00db      	lsls	r3, r3, #3
 80033e0:	3320      	adds	r3, #32
 80033e2:	4a2f      	ldr	r2, [pc, #188]	@ (80034a0 <AssmTxMsg_GetAdjustCal+0xf4>)
 80033e4:	4413      	add	r3, r2
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	60fb      	str	r3, [r7, #12]
 80033ea:	e006      	b.n	80033fa <AssmTxMsg_GetAdjustCal+0x4e>
	else if(0x06 == nCh)					{ memcpy(&nRelt, &tParam[PM_SiPM].CfuCal, sizeof nRelt); 	}
 80033ec:	79fb      	ldrb	r3, [r7, #7]
 80033ee:	2b06      	cmp	r3, #6
 80033f0:	d103      	bne.n	80033fa <AssmTxMsg_GetAdjustCal+0x4e>
 80033f2:	4b2b      	ldr	r3, [pc, #172]	@ (80034a0 <AssmTxMsg_GetAdjustCal+0xf4>)
 80033f4:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80033f8:	60fb      	str	r3, [r7, #12]

	tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = nCh;
 80033fa:	4b2a      	ldr	r3, [pc, #168]	@ (80034a4 <AssmTxMsg_GetAdjustCal+0xf8>)
 80033fc:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8003400:	1c5a      	adds	r2, r3, #1
 8003402:	b2d1      	uxtb	r1, r2
 8003404:	4a27      	ldr	r2, [pc, #156]	@ (80034a4 <AssmTxMsg_GetAdjustCal+0xf8>)
 8003406:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 800340a:	461a      	mov	r2, r3
 800340c:	4b25      	ldr	r3, [pc, #148]	@ (80034a4 <AssmTxMsg_GetAdjustCal+0xf8>)
 800340e:	4413      	add	r3, r2
 8003410:	79fa      	ldrb	r2, [r7, #7]
 8003412:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
	tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = (uint8_t)((nRelt >> 24)  & 0xFF);
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	0e18      	lsrs	r0, r3, #24
 800341a:	4b22      	ldr	r3, [pc, #136]	@ (80034a4 <AssmTxMsg_GetAdjustCal+0xf8>)
 800341c:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8003420:	1c5a      	adds	r2, r3, #1
 8003422:	b2d1      	uxtb	r1, r2
 8003424:	4a1f      	ldr	r2, [pc, #124]	@ (80034a4 <AssmTxMsg_GetAdjustCal+0xf8>)
 8003426:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 800342a:	4619      	mov	r1, r3
 800342c:	b2c2      	uxtb	r2, r0
 800342e:	4b1d      	ldr	r3, [pc, #116]	@ (80034a4 <AssmTxMsg_GetAdjustCal+0xf8>)
 8003430:	440b      	add	r3, r1
 8003432:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
	tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = (uint8_t)((nRelt >> 16)  & 0xFF);
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	0c18      	lsrs	r0, r3, #16
 800343a:	4b1a      	ldr	r3, [pc, #104]	@ (80034a4 <AssmTxMsg_GetAdjustCal+0xf8>)
 800343c:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8003440:	1c5a      	adds	r2, r3, #1
 8003442:	b2d1      	uxtb	r1, r2
 8003444:	4a17      	ldr	r2, [pc, #92]	@ (80034a4 <AssmTxMsg_GetAdjustCal+0xf8>)
 8003446:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 800344a:	4619      	mov	r1, r3
 800344c:	b2c2      	uxtb	r2, r0
 800344e:	4b15      	ldr	r3, [pc, #84]	@ (80034a4 <AssmTxMsg_GetAdjustCal+0xf8>)
 8003450:	440b      	add	r3, r1
 8003452:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
	tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = (uint8_t)((nRelt >>  8)  & 0xFF);
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	0a18      	lsrs	r0, r3, #8
 800345a:	4b12      	ldr	r3, [pc, #72]	@ (80034a4 <AssmTxMsg_GetAdjustCal+0xf8>)
 800345c:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8003460:	1c5a      	adds	r2, r3, #1
 8003462:	b2d1      	uxtb	r1, r2
 8003464:	4a0f      	ldr	r2, [pc, #60]	@ (80034a4 <AssmTxMsg_GetAdjustCal+0xf8>)
 8003466:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 800346a:	4619      	mov	r1, r3
 800346c:	b2c2      	uxtb	r2, r0
 800346e:	4b0d      	ldr	r3, [pc, #52]	@ (80034a4 <AssmTxMsg_GetAdjustCal+0xf8>)
 8003470:	440b      	add	r3, r1
 8003472:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
	tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = (uint8_t)((nRelt 	   )  & 0xFF);
 8003476:	68f8      	ldr	r0, [r7, #12]
 8003478:	4b0a      	ldr	r3, [pc, #40]	@ (80034a4 <AssmTxMsg_GetAdjustCal+0xf8>)
 800347a:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 800347e:	1c5a      	adds	r2, r3, #1
 8003480:	b2d1      	uxtb	r1, r2
 8003482:	4a08      	ldr	r2, [pc, #32]	@ (80034a4 <AssmTxMsg_GetAdjustCal+0xf8>)
 8003484:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8003488:	4619      	mov	r1, r3
 800348a:	b2c2      	uxtb	r2, r0
 800348c:	4b05      	ldr	r3, [pc, #20]	@ (80034a4 <AssmTxMsg_GetAdjustCal+0xf8>)
 800348e:	440b      	add	r3, r1
 8003490:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
}
 8003494:	bf00      	nop
 8003496:	3714      	adds	r7, #20
 8003498:	46bd      	mov	sp, r7
 800349a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349e:	4770      	bx	lr
 80034a0:	200000cc 	.word	0x200000cc
 80034a4:	20000570 	.word	0x20000570

080034a8 <SetAdjustCal>:

void SetAdjustCal(uint8_t nCh)
{
 80034a8:	b580      	push	{r7, lr}
 80034aa:	b084      	sub	sp, #16
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	4603      	mov	r3, r0
 80034b0:	71fb      	strb	r3, [r7, #7]
	uint32_t result  = 0;
 80034b2:	2300      	movs	r3, #0
 80034b4:	60fb      	str	r3, [r7, #12]

	result  = (uint32_t)(tMsgPkt.RxBuff[6] << 24);
 80034b6:	4b38      	ldr	r3, [pc, #224]	@ (8003598 <SetAdjustCal+0xf0>)
 80034b8:	799b      	ldrb	r3, [r3, #6]
 80034ba:	061b      	lsls	r3, r3, #24
 80034bc:	60fb      	str	r3, [r7, #12]
	result |= (uint32_t)(tMsgPkt.RxBuff[7] << 16);
 80034be:	4b36      	ldr	r3, [pc, #216]	@ (8003598 <SetAdjustCal+0xf0>)
 80034c0:	79db      	ldrb	r3, [r3, #7]
 80034c2:	041a      	lsls	r2, r3, #16
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	4313      	orrs	r3, r2
 80034c8:	60fb      	str	r3, [r7, #12]
	result |= (uint32_t)(tMsgPkt.RxBuff[8] << 8);
 80034ca:	4b33      	ldr	r3, [pc, #204]	@ (8003598 <SetAdjustCal+0xf0>)
 80034cc:	7a1b      	ldrb	r3, [r3, #8]
 80034ce:	021a      	lsls	r2, r3, #8
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	4313      	orrs	r3, r2
 80034d4:	60fb      	str	r3, [r7, #12]
	result |= (uint32_t)(tMsgPkt.RxBuff[9]);
 80034d6:	4b30      	ldr	r3, [pc, #192]	@ (8003598 <SetAdjustCal+0xf0>)
 80034d8:	7a5b      	ldrb	r3, [r3, #9]
 80034da:	461a      	mov	r2, r3
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	4313      	orrs	r3, r2
 80034e0:	60fb      	str	r3, [r7, #12]

	 if(0x00 == nCh)
 80034e2:	79fb      	ldrb	r3, [r7, #7]
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d11c      	bne.n	8003522 <SetAdjustCal+0x7a>
	 {
		tParam[nCh].den = *((float*)&result);
 80034e8:	f107 030c 	add.w	r3, r7, #12
 80034ec:	79fa      	ldrb	r2, [r7, #7]
 80034ee:	6819      	ldr	r1, [r3, #0]
 80034f0:	482a      	ldr	r0, [pc, #168]	@ (800359c <SetAdjustCal+0xf4>)
 80034f2:	4613      	mov	r3, r2
 80034f4:	009b      	lsls	r3, r3, #2
 80034f6:	4413      	add	r3, r2
 80034f8:	00db      	lsls	r3, r3, #3
 80034fa:	4403      	add	r3, r0
 80034fc:	331c      	adds	r3, #28
 80034fe:	6019      	str	r1, [r3, #0]
		SetParam_AdjCal(nCh, tParam[nCh].den);
 8003500:	79fa      	ldrb	r2, [r7, #7]
 8003502:	4926      	ldr	r1, [pc, #152]	@ (800359c <SetAdjustCal+0xf4>)
 8003504:	4613      	mov	r3, r2
 8003506:	009b      	lsls	r3, r3, #2
 8003508:	4413      	add	r3, r2
 800350a:	00db      	lsls	r3, r3, #3
 800350c:	440b      	add	r3, r1
 800350e:	331c      	adds	r3, #28
 8003510:	edd3 7a00 	vldr	s15, [r3]
 8003514:	79fb      	ldrb	r3, [r7, #7]
 8003516:	eeb0 0a67 	vmov.f32	s0, s15
 800351a:	4618      	mov	r0, r3
 800351c:	f7fe fe64 	bl	80021e8 <SetParam_AdjCal>
	 else if(0x06 == nCh)
	 {
		tParam[PM_SiPM].CfuCal = *((float*)&result);
		SetParam_BoundaryVolt(nCh, tParam[PM_SiPM].LB);
	 }
}
 8003520:	e036      	b.n	8003590 <SetAdjustCal+0xe8>
	 else if((0x01 <= nCh)&&(0x05 >= nCh))
 8003522:	79fb      	ldrb	r3, [r7, #7]
 8003524:	2b00      	cmp	r3, #0
 8003526:	d021      	beq.n	800356c <SetAdjustCal+0xc4>
 8003528:	79fb      	ldrb	r3, [r7, #7]
 800352a:	2b05      	cmp	r3, #5
 800352c:	d81e      	bhi.n	800356c <SetAdjustCal+0xc4>
		tParam[nCh-1].Cal  = *((float*)&result);
 800352e:	f107 030c 	add.w	r3, r7, #12
 8003532:	79fa      	ldrb	r2, [r7, #7]
 8003534:	3a01      	subs	r2, #1
 8003536:	6819      	ldr	r1, [r3, #0]
 8003538:	4818      	ldr	r0, [pc, #96]	@ (800359c <SetAdjustCal+0xf4>)
 800353a:	4613      	mov	r3, r2
 800353c:	009b      	lsls	r3, r3, #2
 800353e:	4413      	add	r3, r2
 8003540:	00db      	lsls	r3, r3, #3
 8003542:	4403      	add	r3, r0
 8003544:	3320      	adds	r3, #32
 8003546:	6019      	str	r1, [r3, #0]
		SetParam_AdjCal(nCh, tParam[nCh-1].Cal);
 8003548:	79fb      	ldrb	r3, [r7, #7]
 800354a:	1e5a      	subs	r2, r3, #1
 800354c:	4913      	ldr	r1, [pc, #76]	@ (800359c <SetAdjustCal+0xf4>)
 800354e:	4613      	mov	r3, r2
 8003550:	009b      	lsls	r3, r3, #2
 8003552:	4413      	add	r3, r2
 8003554:	00db      	lsls	r3, r3, #3
 8003556:	440b      	add	r3, r1
 8003558:	3320      	adds	r3, #32
 800355a:	edd3 7a00 	vldr	s15, [r3]
 800355e:	79fb      	ldrb	r3, [r7, #7]
 8003560:	eeb0 0a67 	vmov.f32	s0, s15
 8003564:	4618      	mov	r0, r3
 8003566:	f7fe fe3f 	bl	80021e8 <SetParam_AdjCal>
}
 800356a:	e011      	b.n	8003590 <SetAdjustCal+0xe8>
	 else if(0x06 == nCh)
 800356c:	79fb      	ldrb	r3, [r7, #7]
 800356e:	2b06      	cmp	r3, #6
 8003570:	d10e      	bne.n	8003590 <SetAdjustCal+0xe8>
		tParam[PM_SiPM].CfuCal = *((float*)&result);
 8003572:	f107 030c 	add.w	r3, r7, #12
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	4a08      	ldr	r2, [pc, #32]	@ (800359c <SetAdjustCal+0xf4>)
 800357a:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
		SetParam_BoundaryVolt(nCh, tParam[PM_SiPM].LB);
 800357e:	4b07      	ldr	r3, [pc, #28]	@ (800359c <SetAdjustCal+0xf4>)
 8003580:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8003584:	b29a      	uxth	r2, r3
 8003586:	79fb      	ldrb	r3, [r7, #7]
 8003588:	4611      	mov	r1, r2
 800358a:	4618      	mov	r0, r3
 800358c:	f7fe fd86 	bl	800209c <SetParam_BoundaryVolt>
}
 8003590:	bf00      	nop
 8003592:	3710      	adds	r7, #16
 8003594:	46bd      	mov	sp, r7
 8003596:	bd80      	pop	{r7, pc}
 8003598:	20000570 	.word	0x20000570
 800359c:	200000cc 	.word	0x200000cc

080035a0 <AssmTxMsg_DeviceInfo>:

void AssmTxMsg_DeviceInfo(uint8_t nMode)
{
 80035a0:	b480      	push	{r7}
 80035a2:	b085      	sub	sp, #20
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	4603      	mov	r3, r0
 80035a8:	71fb      	strb	r3, [r7, #7]
	uint8_t i = 0;
 80035aa:	2300      	movs	r3, #0
 80035ac:	73fb      	strb	r3, [r7, #15]

	if(DEVICE_INFO_PRODUCT_TYPE == nMode){
 80035ae:	79fb      	ldrb	r3, [r7, #7]
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d127      	bne.n	8003604 <AssmTxMsg_DeviceInfo+0x64>
		tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = 0x08;
 80035b4:	4b4c      	ldr	r3, [pc, #304]	@ (80036e8 <AssmTxMsg_DeviceInfo+0x148>)
 80035b6:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 80035ba:	1c5a      	adds	r2, r3, #1
 80035bc:	b2d1      	uxtb	r1, r2
 80035be:	4a4a      	ldr	r2, [pc, #296]	@ (80036e8 <AssmTxMsg_DeviceInfo+0x148>)
 80035c0:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 80035c4:	461a      	mov	r2, r3
 80035c6:	4b48      	ldr	r3, [pc, #288]	@ (80036e8 <AssmTxMsg_DeviceInfo+0x148>)
 80035c8:	4413      	add	r3, r2
 80035ca:	2208      	movs	r2, #8
 80035cc:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
		for( i = 0; i < 8; i++)
 80035d0:	2300      	movs	r3, #0
 80035d2:	73fb      	strb	r3, [r7, #15]
 80035d4:	e012      	b.n	80035fc <AssmTxMsg_DeviceInfo+0x5c>
		{ tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = tConfig.prodtype[i]; }
 80035d6:	7bfa      	ldrb	r2, [r7, #15]
 80035d8:	4b43      	ldr	r3, [pc, #268]	@ (80036e8 <AssmTxMsg_DeviceInfo+0x148>)
 80035da:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 80035de:	1c59      	adds	r1, r3, #1
 80035e0:	b2c8      	uxtb	r0, r1
 80035e2:	4941      	ldr	r1, [pc, #260]	@ (80036e8 <AssmTxMsg_DeviceInfo+0x148>)
 80035e4:	f881 0102 	strb.w	r0, [r1, #258]	@ 0x102
 80035e8:	4619      	mov	r1, r3
 80035ea:	4b40      	ldr	r3, [pc, #256]	@ (80036ec <AssmTxMsg_DeviceInfo+0x14c>)
 80035ec:	5c9a      	ldrb	r2, [r3, r2]
 80035ee:	4b3e      	ldr	r3, [pc, #248]	@ (80036e8 <AssmTxMsg_DeviceInfo+0x148>)
 80035f0:	440b      	add	r3, r1
 80035f2:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
		for( i = 0; i < 8; i++)
 80035f6:	7bfb      	ldrb	r3, [r7, #15]
 80035f8:	3301      	adds	r3, #1
 80035fa:	73fb      	strb	r3, [r7, #15]
 80035fc:	7bfb      	ldrb	r3, [r7, #15]
 80035fe:	2b07      	cmp	r3, #7
 8003600:	d9e9      	bls.n	80035d6 <AssmTxMsg_DeviceInfo+0x36>
	{
		tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = 0x10;
		for( i = 0; i < 16; i++)
		{ tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = tConfig.prodSerial[i]; }
	}
}
 8003602:	e06a      	b.n	80036da <AssmTxMsg_DeviceInfo+0x13a>
	else if(DEVICE_INFO_RESERVE1 == nMode)
 8003604:	79fb      	ldrb	r3, [r7, #7]
 8003606:	2b01      	cmp	r3, #1
 8003608:	d11c      	bne.n	8003644 <AssmTxMsg_DeviceInfo+0xa4>
		tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = 0x01;
 800360a:	4b37      	ldr	r3, [pc, #220]	@ (80036e8 <AssmTxMsg_DeviceInfo+0x148>)
 800360c:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8003610:	1c5a      	adds	r2, r3, #1
 8003612:	b2d1      	uxtb	r1, r2
 8003614:	4a34      	ldr	r2, [pc, #208]	@ (80036e8 <AssmTxMsg_DeviceInfo+0x148>)
 8003616:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 800361a:	461a      	mov	r2, r3
 800361c:	4b32      	ldr	r3, [pc, #200]	@ (80036e8 <AssmTxMsg_DeviceInfo+0x148>)
 800361e:	4413      	add	r3, r2
 8003620:	2201      	movs	r2, #1
 8003622:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
		tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = 0x00;
 8003626:	4b30      	ldr	r3, [pc, #192]	@ (80036e8 <AssmTxMsg_DeviceInfo+0x148>)
 8003628:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 800362c:	1c5a      	adds	r2, r3, #1
 800362e:	b2d1      	uxtb	r1, r2
 8003630:	4a2d      	ldr	r2, [pc, #180]	@ (80036e8 <AssmTxMsg_DeviceInfo+0x148>)
 8003632:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8003636:	461a      	mov	r2, r3
 8003638:	4b2b      	ldr	r3, [pc, #172]	@ (80036e8 <AssmTxMsg_DeviceInfo+0x148>)
 800363a:	4413      	add	r3, r2
 800363c:	2200      	movs	r2, #0
 800363e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
}
 8003642:	e04a      	b.n	80036da <AssmTxMsg_DeviceInfo+0x13a>
	else if(DEVICE_INFO_RESERVE2 == nMode)
 8003644:	79fb      	ldrb	r3, [r7, #7]
 8003646:	2b02      	cmp	r3, #2
 8003648:	d11c      	bne.n	8003684 <AssmTxMsg_DeviceInfo+0xe4>
		tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = 0x01;
 800364a:	4b27      	ldr	r3, [pc, #156]	@ (80036e8 <AssmTxMsg_DeviceInfo+0x148>)
 800364c:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8003650:	1c5a      	adds	r2, r3, #1
 8003652:	b2d1      	uxtb	r1, r2
 8003654:	4a24      	ldr	r2, [pc, #144]	@ (80036e8 <AssmTxMsg_DeviceInfo+0x148>)
 8003656:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 800365a:	461a      	mov	r2, r3
 800365c:	4b22      	ldr	r3, [pc, #136]	@ (80036e8 <AssmTxMsg_DeviceInfo+0x148>)
 800365e:	4413      	add	r3, r2
 8003660:	2201      	movs	r2, #1
 8003662:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
		tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = 0x00;
 8003666:	4b20      	ldr	r3, [pc, #128]	@ (80036e8 <AssmTxMsg_DeviceInfo+0x148>)
 8003668:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 800366c:	1c5a      	adds	r2, r3, #1
 800366e:	b2d1      	uxtb	r1, r2
 8003670:	4a1d      	ldr	r2, [pc, #116]	@ (80036e8 <AssmTxMsg_DeviceInfo+0x148>)
 8003672:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8003676:	461a      	mov	r2, r3
 8003678:	4b1b      	ldr	r3, [pc, #108]	@ (80036e8 <AssmTxMsg_DeviceInfo+0x148>)
 800367a:	4413      	add	r3, r2
 800367c:	2200      	movs	r2, #0
 800367e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
}
 8003682:	e02a      	b.n	80036da <AssmTxMsg_DeviceInfo+0x13a>
	else if(DEVICE_INFO_SERIAL_NUM == nMode)
 8003684:	79fb      	ldrb	r3, [r7, #7]
 8003686:	2b03      	cmp	r3, #3
 8003688:	d127      	bne.n	80036da <AssmTxMsg_DeviceInfo+0x13a>
		tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = 0x10;
 800368a:	4b17      	ldr	r3, [pc, #92]	@ (80036e8 <AssmTxMsg_DeviceInfo+0x148>)
 800368c:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8003690:	1c5a      	adds	r2, r3, #1
 8003692:	b2d1      	uxtb	r1, r2
 8003694:	4a14      	ldr	r2, [pc, #80]	@ (80036e8 <AssmTxMsg_DeviceInfo+0x148>)
 8003696:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 800369a:	461a      	mov	r2, r3
 800369c:	4b12      	ldr	r3, [pc, #72]	@ (80036e8 <AssmTxMsg_DeviceInfo+0x148>)
 800369e:	4413      	add	r3, r2
 80036a0:	2210      	movs	r2, #16
 80036a2:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
		for( i = 0; i < 16; i++)
 80036a6:	2300      	movs	r3, #0
 80036a8:	73fb      	strb	r3, [r7, #15]
 80036aa:	e013      	b.n	80036d4 <AssmTxMsg_DeviceInfo+0x134>
		{ tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = tConfig.prodSerial[i]; }
 80036ac:	7bfa      	ldrb	r2, [r7, #15]
 80036ae:	4b0e      	ldr	r3, [pc, #56]	@ (80036e8 <AssmTxMsg_DeviceInfo+0x148>)
 80036b0:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 80036b4:	1c59      	adds	r1, r3, #1
 80036b6:	b2c8      	uxtb	r0, r1
 80036b8:	490b      	ldr	r1, [pc, #44]	@ (80036e8 <AssmTxMsg_DeviceInfo+0x148>)
 80036ba:	f881 0102 	strb.w	r0, [r1, #258]	@ 0x102
 80036be:	4619      	mov	r1, r3
 80036c0:	4b0a      	ldr	r3, [pc, #40]	@ (80036ec <AssmTxMsg_DeviceInfo+0x14c>)
 80036c2:	4413      	add	r3, r2
 80036c4:	7a1a      	ldrb	r2, [r3, #8]
 80036c6:	4b08      	ldr	r3, [pc, #32]	@ (80036e8 <AssmTxMsg_DeviceInfo+0x148>)
 80036c8:	440b      	add	r3, r1
 80036ca:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
		for( i = 0; i < 16; i++)
 80036ce:	7bfb      	ldrb	r3, [r7, #15]
 80036d0:	3301      	adds	r3, #1
 80036d2:	73fb      	strb	r3, [r7, #15]
 80036d4:	7bfb      	ldrb	r3, [r7, #15]
 80036d6:	2b0f      	cmp	r3, #15
 80036d8:	d9e8      	bls.n	80036ac <AssmTxMsg_DeviceInfo+0x10c>
}
 80036da:	bf00      	nop
 80036dc:	3714      	adds	r7, #20
 80036de:	46bd      	mov	sp, r7
 80036e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e4:	4770      	bx	lr
 80036e6:	bf00      	nop
 80036e8:	20000570 	.word	0x20000570
 80036ec:	20000030 	.word	0x20000030

080036f0 <DeviceInfo>:

void DeviceInfo(uint8_t nMode)
{
 80036f0:	b580      	push	{r7, lr}
 80036f2:	b084      	sub	sp, #16
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	4603      	mov	r3, r0
 80036f8:	71fb      	strb	r3, [r7, #7]
	uint8_t i = 0;
 80036fa:	2300      	movs	r3, #0
 80036fc:	73fb      	strb	r3, [r7, #15]

	if(DEVICE_INFO_PRODUCT_TYPE == nMode){
 80036fe:	79fb      	ldrb	r3, [r7, #7]
 8003700:	2b00      	cmp	r3, #0
 8003702:	d113      	bne.n	800372c <DeviceInfo+0x3c>
		for( i = 0; i < 8; i++)
 8003704:	2300      	movs	r3, #0
 8003706:	73fb      	strb	r3, [r7, #15]
 8003708:	e009      	b.n	800371e <DeviceInfo+0x2e>
		{ tConfig.prodtype[i] = tMsgPkt.RxBuff[4+i]; }
 800370a:	7bfb      	ldrb	r3, [r7, #15]
 800370c:	1d1a      	adds	r2, r3, #4
 800370e:	7bfb      	ldrb	r3, [r7, #15]
 8003710:	4914      	ldr	r1, [pc, #80]	@ (8003764 <DeviceInfo+0x74>)
 8003712:	5c89      	ldrb	r1, [r1, r2]
 8003714:	4a14      	ldr	r2, [pc, #80]	@ (8003768 <DeviceInfo+0x78>)
 8003716:	54d1      	strb	r1, [r2, r3]
		for( i = 0; i < 8; i++)
 8003718:	7bfb      	ldrb	r3, [r7, #15]
 800371a:	3301      	adds	r3, #1
 800371c:	73fb      	strb	r3, [r7, #15]
 800371e:	7bfb      	ldrb	r3, [r7, #15]
 8003720:	2b07      	cmp	r3, #7
 8003722:	d9f2      	bls.n	800370a <DeviceInfo+0x1a>

		SetCfg_Device_ProcType(tConfig.prodtype);
 8003724:	4810      	ldr	r0, [pc, #64]	@ (8003768 <DeviceInfo+0x78>)
 8003726:	f7fe fbaf 	bl	8001e88 <SetCfg_Device_ProcType>
		for( i = 0; i < 16; i++)
		{ tConfig.prodSerial[i] = tMsgPkt.RxBuff[4+i]; }
		SetCfg_Device_ProcSerial(tConfig.prodSerial);
	}

}
 800372a:	e017      	b.n	800375c <DeviceInfo+0x6c>
	else if(DEVICE_INFO_SERIAL_NUM == nMode)
 800372c:	79fb      	ldrb	r3, [r7, #7]
 800372e:	2b03      	cmp	r3, #3
 8003730:	d114      	bne.n	800375c <DeviceInfo+0x6c>
		for( i = 0; i < 16; i++)
 8003732:	2300      	movs	r3, #0
 8003734:	73fb      	strb	r3, [r7, #15]
 8003736:	e00b      	b.n	8003750 <DeviceInfo+0x60>
		{ tConfig.prodSerial[i] = tMsgPkt.RxBuff[4+i]; }
 8003738:	7bfb      	ldrb	r3, [r7, #15]
 800373a:	1d1a      	adds	r2, r3, #4
 800373c:	7bfb      	ldrb	r3, [r7, #15]
 800373e:	4909      	ldr	r1, [pc, #36]	@ (8003764 <DeviceInfo+0x74>)
 8003740:	5c89      	ldrb	r1, [r1, r2]
 8003742:	4a09      	ldr	r2, [pc, #36]	@ (8003768 <DeviceInfo+0x78>)
 8003744:	4413      	add	r3, r2
 8003746:	460a      	mov	r2, r1
 8003748:	721a      	strb	r2, [r3, #8]
		for( i = 0; i < 16; i++)
 800374a:	7bfb      	ldrb	r3, [r7, #15]
 800374c:	3301      	adds	r3, #1
 800374e:	73fb      	strb	r3, [r7, #15]
 8003750:	7bfb      	ldrb	r3, [r7, #15]
 8003752:	2b0f      	cmp	r3, #15
 8003754:	d9f0      	bls.n	8003738 <DeviceInfo+0x48>
		SetCfg_Device_ProcSerial(tConfig.prodSerial);
 8003756:	4805      	ldr	r0, [pc, #20]	@ (800376c <DeviceInfo+0x7c>)
 8003758:	f7fe fbd3 	bl	8001f02 <SetCfg_Device_ProcSerial>
}
 800375c:	bf00      	nop
 800375e:	3710      	adds	r7, #16
 8003760:	46bd      	mov	sp, r7
 8003762:	bd80      	pop	{r7, pc}
 8003764:	20000570 	.word	0x20000570
 8003768:	20000030 	.word	0x20000030
 800376c:	20000038 	.word	0x20000038

08003770 <DeviceFirmwareVer>:

void DeviceFirmwareVer(void)
{
 8003770:	b580      	push	{r7, lr}
 8003772:	b082      	sub	sp, #8
 8003774:	af00      	add	r7, sp, #0
	uint8_t i = 0;
 8003776:	2300      	movs	r3, #0
 8003778:	71fb      	strb	r3, [r7, #7]
	for( i = 0; i < 5; i++)
 800377a:	2300      	movs	r3, #0
 800377c:	71fb      	strb	r3, [r7, #7]
 800377e:	e019      	b.n	80037b4 <DeviceFirmwareVer+0x44>
	{
			 if(0 == i) { tConfig.FirmwareVer[0] = DEFAULT_FIRMWARE_MAJ_VERSION; }
 8003780:	79fb      	ldrb	r3, [r7, #7]
 8003782:	2b00      	cmp	r3, #0
 8003784:	d103      	bne.n	800378e <DeviceFirmwareVer+0x1e>
 8003786:	4b10      	ldr	r3, [pc, #64]	@ (80037c8 <DeviceFirmwareVer+0x58>)
 8003788:	2200      	movs	r2, #0
 800378a:	761a      	strb	r2, [r3, #24]
 800378c:	e00f      	b.n	80037ae <DeviceFirmwareVer+0x3e>
		else if(1 == i) { tConfig.FirmwareVer[1] = DEFAULT_FIRMWARE_MIN_VERSION; }
 800378e:	79fb      	ldrb	r3, [r7, #7]
 8003790:	2b01      	cmp	r3, #1
 8003792:	d103      	bne.n	800379c <DeviceFirmwareVer+0x2c>
 8003794:	4b0c      	ldr	r3, [pc, #48]	@ (80037c8 <DeviceFirmwareVer+0x58>)
 8003796:	2209      	movs	r2, #9
 8003798:	765a      	strb	r2, [r3, #25]
 800379a:	e008      	b.n	80037ae <DeviceFirmwareVer+0x3e>
		else 			{ tConfig.FirmwareVer[i] = tMsgPkt.RxBuff[4+i]; }
 800379c:	79fb      	ldrb	r3, [r7, #7]
 800379e:	1d1a      	adds	r2, r3, #4
 80037a0:	79fb      	ldrb	r3, [r7, #7]
 80037a2:	490a      	ldr	r1, [pc, #40]	@ (80037cc <DeviceFirmwareVer+0x5c>)
 80037a4:	5c89      	ldrb	r1, [r1, r2]
 80037a6:	4a08      	ldr	r2, [pc, #32]	@ (80037c8 <DeviceFirmwareVer+0x58>)
 80037a8:	4413      	add	r3, r2
 80037aa:	460a      	mov	r2, r1
 80037ac:	761a      	strb	r2, [r3, #24]
	for( i = 0; i < 5; i++)
 80037ae:	79fb      	ldrb	r3, [r7, #7]
 80037b0:	3301      	adds	r3, #1
 80037b2:	71fb      	strb	r3, [r7, #7]
 80037b4:	79fb      	ldrb	r3, [r7, #7]
 80037b6:	2b04      	cmp	r3, #4
 80037b8:	d9e2      	bls.n	8003780 <DeviceFirmwareVer+0x10>
	}
	SetCfg_Device_ProcVer(tConfig.FirmwareVer);
 80037ba:	4805      	ldr	r0, [pc, #20]	@ (80037d0 <DeviceFirmwareVer+0x60>)
 80037bc:	f7fe fbde 	bl	8001f7c <SetCfg_Device_ProcVer>
}
 80037c0:	bf00      	nop
 80037c2:	3708      	adds	r7, #8
 80037c4:	46bd      	mov	sp, r7
 80037c6:	bd80      	pop	{r7, pc}
 80037c8:	20000030 	.word	0x20000030
 80037cc:	20000570 	.word	0x20000570
 80037d0:	20000048 	.word	0x20000048

080037d4 <RspAssamblyTxMsg>:

void RspAssamblyTxMsg(uint8_t nCMD)
{
 80037d4:	b590      	push	{r4, r7, lr}
 80037d6:	b085      	sub	sp, #20
 80037d8:	af00      	add	r7, sp, #0
 80037da:	4603      	mov	r3, r0
 80037dc:	71fb      	strb	r3, [r7, #7]
	UART_TxInit();
 80037de:	f001 ff2d 	bl	800563c <UART_TxInit>
	// HEADER
	tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = STX;	// STX
 80037e2:	4b9c      	ldr	r3, [pc, #624]	@ (8003a54 <RspAssamblyTxMsg+0x280>)
 80037e4:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 80037e8:	1c5a      	adds	r2, r3, #1
 80037ea:	b2d1      	uxtb	r1, r2
 80037ec:	4a99      	ldr	r2, [pc, #612]	@ (8003a54 <RspAssamblyTxMsg+0x280>)
 80037ee:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 80037f2:	461a      	mov	r2, r3
 80037f4:	4b97      	ldr	r3, [pc, #604]	@ (8003a54 <RspAssamblyTxMsg+0x280>)
 80037f6:	4413      	add	r3, r2
 80037f8:	22c0      	movs	r2, #192	@ 0xc0
 80037fa:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
	tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = 0x00; 	// ADDR
 80037fe:	4b95      	ldr	r3, [pc, #596]	@ (8003a54 <RspAssamblyTxMsg+0x280>)
 8003800:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8003804:	1c5a      	adds	r2, r3, #1
 8003806:	b2d1      	uxtb	r1, r2
 8003808:	4a92      	ldr	r2, [pc, #584]	@ (8003a54 <RspAssamblyTxMsg+0x280>)
 800380a:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 800380e:	461a      	mov	r2, r3
 8003810:	4b90      	ldr	r3, [pc, #576]	@ (8003a54 <RspAssamblyTxMsg+0x280>)
 8003812:	4413      	add	r3, r2
 8003814:	2200      	movs	r2, #0
 8003816:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
	tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = nCMD;
 800381a:	4b8e      	ldr	r3, [pc, #568]	@ (8003a54 <RspAssamblyTxMsg+0x280>)
 800381c:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8003820:	1c5a      	adds	r2, r3, #1
 8003822:	b2d1      	uxtb	r1, r2
 8003824:	4a8b      	ldr	r2, [pc, #556]	@ (8003a54 <RspAssamblyTxMsg+0x280>)
 8003826:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 800382a:	461a      	mov	r2, r3
 800382c:	4b89      	ldr	r3, [pc, #548]	@ (8003a54 <RspAssamblyTxMsg+0x280>)
 800382e:	4413      	add	r3, r2
 8003830:	79fa      	ldrb	r2, [r7, #7]
 8003832:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
	tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = tMsgPkt.MsgState; 	// MSG STATE
 8003836:	4b87      	ldr	r3, [pc, #540]	@ (8003a54 <RspAssamblyTxMsg+0x280>)
 8003838:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 800383c:	1c5a      	adds	r2, r3, #1
 800383e:	b2d1      	uxtb	r1, r2
 8003840:	4a84      	ldr	r2, [pc, #528]	@ (8003a54 <RspAssamblyTxMsg+0x280>)
 8003842:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8003846:	4619      	mov	r1, r3
 8003848:	4b82      	ldr	r3, [pc, #520]	@ (8003a54 <RspAssamblyTxMsg+0x280>)
 800384a:	f893 210a 	ldrb.w	r2, [r3, #266]	@ 0x10a
 800384e:	4b81      	ldr	r3, [pc, #516]	@ (8003a54 <RspAssamblyTxMsg+0x280>)
 8003850:	440b      	add	r3, r1
 8003852:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

	switch (nCMD)
 8003856:	79fb      	ldrb	r3, [r7, #7]
 8003858:	2b12      	cmp	r3, #18
 800385a:	dc2f      	bgt.n	80038bc <RspAssamblyTxMsg+0xe8>
 800385c:	2b00      	cmp	r3, #0
 800385e:	f2c0 8382 	blt.w	8003f66 <RspAssamblyTxMsg+0x792>
 8003862:	2b12      	cmp	r3, #18
 8003864:	f200 837f 	bhi.w	8003f66 <RspAssamblyTxMsg+0x792>
 8003868:	a201      	add	r2, pc, #4	@ (adr r2, 8003870 <RspAssamblyTxMsg+0x9c>)
 800386a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800386e:	bf00      	nop
 8003870:	080038c5 	.word	0x080038c5
 8003874:	08003927 	.word	0x08003927
 8003878:	08003945 	.word	0x08003945
 800387c:	08003f67 	.word	0x08003f67
 8003880:	08003963 	.word	0x08003963
 8003884:	08003981 	.word	0x08003981
 8003888:	08003a61 	.word	0x08003a61
 800388c:	08003b35 	.word	0x08003b35
 8003890:	08003b8d 	.word	0x08003b8d
 8003894:	08003bb5 	.word	0x08003bb5
 8003898:	08003bdd 	.word	0x08003bdd
 800389c:	08003bfb 	.word	0x08003bfb
 80038a0:	08003c19 	.word	0x08003c19
 80038a4:	08003c55 	.word	0x08003c55
 80038a8:	08003d45 	.word	0x08003d45
 80038ac:	08003eef 	.word	0x08003eef
 80038b0:	08003da7 	.word	0x08003da7
 80038b4:	08003f2b 	.word	0x08003f2b
 80038b8:	08003dff 	.word	0x08003dff
 80038bc:	2bf0      	cmp	r3, #240	@ 0xf0
 80038be:	f000 8325 	beq.w	8003f0c <RspAssamblyTxMsg+0x738>
 80038c2:	e350      	b.n	8003f66 <RspAssamblyTxMsg+0x792>
	{
		case CMD_BIT_MANUAL_START : { // LENGTH 2 Byte , Device State
			tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = 0x02;
 80038c4:	4b63      	ldr	r3, [pc, #396]	@ (8003a54 <RspAssamblyTxMsg+0x280>)
 80038c6:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 80038ca:	1c5a      	adds	r2, r3, #1
 80038cc:	b2d1      	uxtb	r1, r2
 80038ce:	4a61      	ldr	r2, [pc, #388]	@ (8003a54 <RspAssamblyTxMsg+0x280>)
 80038d0:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 80038d4:	461a      	mov	r2, r3
 80038d6:	4b5f      	ldr	r3, [pc, #380]	@ (8003a54 <RspAssamblyTxMsg+0x280>)
 80038d8:	4413      	add	r3, r2
 80038da:	2202      	movs	r2, #2
 80038dc:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

			tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = (uint8_t)((tSysState.DeviceState >> 8) & 0xFF);
 80038e0:	4b5d      	ldr	r3, [pc, #372]	@ (8003a58 <RspAssamblyTxMsg+0x284>)
 80038e2:	8b9b      	ldrh	r3, [r3, #28]
 80038e4:	0a1b      	lsrs	r3, r3, #8
 80038e6:	b298      	uxth	r0, r3
 80038e8:	4b5a      	ldr	r3, [pc, #360]	@ (8003a54 <RspAssamblyTxMsg+0x280>)
 80038ea:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 80038ee:	1c5a      	adds	r2, r3, #1
 80038f0:	b2d1      	uxtb	r1, r2
 80038f2:	4a58      	ldr	r2, [pc, #352]	@ (8003a54 <RspAssamblyTxMsg+0x280>)
 80038f4:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 80038f8:	4619      	mov	r1, r3
 80038fa:	b2c2      	uxtb	r2, r0
 80038fc:	4b55      	ldr	r3, [pc, #340]	@ (8003a54 <RspAssamblyTxMsg+0x280>)
 80038fe:	440b      	add	r3, r1
 8003900:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
			tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = (uint8_t)(tSysState.DeviceState & 0xFF);
 8003904:	4b54      	ldr	r3, [pc, #336]	@ (8003a58 <RspAssamblyTxMsg+0x284>)
 8003906:	8b98      	ldrh	r0, [r3, #28]
 8003908:	4b52      	ldr	r3, [pc, #328]	@ (8003a54 <RspAssamblyTxMsg+0x280>)
 800390a:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 800390e:	1c5a      	adds	r2, r3, #1
 8003910:	b2d1      	uxtb	r1, r2
 8003912:	4a50      	ldr	r2, [pc, #320]	@ (8003a54 <RspAssamblyTxMsg+0x280>)
 8003914:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8003918:	4619      	mov	r1, r3
 800391a:	b2c2      	uxtb	r2, r0
 800391c:	4b4d      	ldr	r3, [pc, #308]	@ (8003a54 <RspAssamblyTxMsg+0x280>)
 800391e:	440b      	add	r3, r1
 8003920:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
		} break;
 8003924:	e31f      	b.n	8003f66 <RspAssamblyTxMsg+0x792>

		case CMD_MEASUER_START	  : { // LENGTH 0, Measurement Start
			tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = 0x00;
 8003926:	4b4b      	ldr	r3, [pc, #300]	@ (8003a54 <RspAssamblyTxMsg+0x280>)
 8003928:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 800392c:	1c5a      	adds	r2, r3, #1
 800392e:	b2d1      	uxtb	r1, r2
 8003930:	4a48      	ldr	r2, [pc, #288]	@ (8003a54 <RspAssamblyTxMsg+0x280>)
 8003932:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8003936:	461a      	mov	r2, r3
 8003938:	4b46      	ldr	r3, [pc, #280]	@ (8003a54 <RspAssamblyTxMsg+0x280>)
 800393a:	4413      	add	r3, r2
 800393c:	2200      	movs	r2, #0
 800393e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
		} break;
 8003942:	e310      	b.n	8003f66 <RspAssamblyTxMsg+0x792>

		case CMD_MEASUER_STOP	  : { // LENGTH 0, Measurement Stop
			tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = 0x00;
 8003944:	4b43      	ldr	r3, [pc, #268]	@ (8003a54 <RspAssamblyTxMsg+0x280>)
 8003946:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 800394a:	1c5a      	adds	r2, r3, #1
 800394c:	b2d1      	uxtb	r1, r2
 800394e:	4a41      	ldr	r2, [pc, #260]	@ (8003a54 <RspAssamblyTxMsg+0x280>)
 8003950:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8003954:	461a      	mov	r2, r3
 8003956:	4b3f      	ldr	r3, [pc, #252]	@ (8003a54 <RspAssamblyTxMsg+0x280>)
 8003958:	4413      	add	r3, r2
 800395a:	2200      	movs	r2, #0
 800395c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
		} break;
 8003960:	e301      	b.n	8003f66 <RspAssamblyTxMsg+0x792>
//			tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = 0x34; //52
//			AssmTxMsg_PmMeasureResult();
//		} break;

		case CMD_START_FAN_CLEAN : {
			tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = 0x00;
 8003962:	4b3c      	ldr	r3, [pc, #240]	@ (8003a54 <RspAssamblyTxMsg+0x280>)
 8003964:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8003968:	1c5a      	adds	r2, r3, #1
 800396a:	b2d1      	uxtb	r1, r2
 800396c:	4a39      	ldr	r2, [pc, #228]	@ (8003a54 <RspAssamblyTxMsg+0x280>)
 800396e:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8003972:	461a      	mov	r2, r3
 8003974:	4b37      	ldr	r3, [pc, #220]	@ (8003a54 <RspAssamblyTxMsg+0x280>)
 8003976:	4413      	add	r3, r2
 8003978:	2200      	movs	r2, #0
 800397a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
		}break;
 800397e:	e2f2      	b.n	8003f66 <RspAssamblyTxMsg+0x792>

		case CMD_GET_AT_CLEAN_SEC : {
			if (CLIENT_REQ_GET == tSysState.ClientReqType) { // LENGTH 4, Get Auto Cleaning time U32bit
 8003980:	4b35      	ldr	r3, [pc, #212]	@ (8003a58 <RspAssamblyTxMsg+0x284>)
 8003982:	7c1b      	ldrb	r3, [r3, #16]
 8003984:	2b01      	cmp	r3, #1
 8003986:	d151      	bne.n	8003a2c <RspAssamblyTxMsg+0x258>
				tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = 0x04;
 8003988:	4b32      	ldr	r3, [pc, #200]	@ (8003a54 <RspAssamblyTxMsg+0x280>)
 800398a:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 800398e:	1c5a      	adds	r2, r3, #1
 8003990:	b2d1      	uxtb	r1, r2
 8003992:	4a30      	ldr	r2, [pc, #192]	@ (8003a54 <RspAssamblyTxMsg+0x280>)
 8003994:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8003998:	461a      	mov	r2, r3
 800399a:	4b2e      	ldr	r3, [pc, #184]	@ (8003a54 <RspAssamblyTxMsg+0x280>)
 800399c:	4413      	add	r3, r2
 800399e:	2204      	movs	r2, #4
 80039a0:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
				tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = (uint8_t)((tFan.CleWorkTime >> 24) & 0xFF);
 80039a4:	4b2d      	ldr	r3, [pc, #180]	@ (8003a5c <RspAssamblyTxMsg+0x288>)
 80039a6:	689b      	ldr	r3, [r3, #8]
 80039a8:	0e18      	lsrs	r0, r3, #24
 80039aa:	4b2a      	ldr	r3, [pc, #168]	@ (8003a54 <RspAssamblyTxMsg+0x280>)
 80039ac:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 80039b0:	1c5a      	adds	r2, r3, #1
 80039b2:	b2d1      	uxtb	r1, r2
 80039b4:	4a27      	ldr	r2, [pc, #156]	@ (8003a54 <RspAssamblyTxMsg+0x280>)
 80039b6:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 80039ba:	4619      	mov	r1, r3
 80039bc:	b2c2      	uxtb	r2, r0
 80039be:	4b25      	ldr	r3, [pc, #148]	@ (8003a54 <RspAssamblyTxMsg+0x280>)
 80039c0:	440b      	add	r3, r1
 80039c2:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
				tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = (uint8_t)((tFan.CleWorkTime >> 16) & 0xFF);
 80039c6:	4b25      	ldr	r3, [pc, #148]	@ (8003a5c <RspAssamblyTxMsg+0x288>)
 80039c8:	689b      	ldr	r3, [r3, #8]
 80039ca:	0c18      	lsrs	r0, r3, #16
 80039cc:	4b21      	ldr	r3, [pc, #132]	@ (8003a54 <RspAssamblyTxMsg+0x280>)
 80039ce:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 80039d2:	1c5a      	adds	r2, r3, #1
 80039d4:	b2d1      	uxtb	r1, r2
 80039d6:	4a1f      	ldr	r2, [pc, #124]	@ (8003a54 <RspAssamblyTxMsg+0x280>)
 80039d8:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 80039dc:	4619      	mov	r1, r3
 80039de:	b2c2      	uxtb	r2, r0
 80039e0:	4b1c      	ldr	r3, [pc, #112]	@ (8003a54 <RspAssamblyTxMsg+0x280>)
 80039e2:	440b      	add	r3, r1
 80039e4:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
				tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = (uint8_t)((tFan.CleWorkTime >>  8) & 0xFF);
 80039e8:	4b1c      	ldr	r3, [pc, #112]	@ (8003a5c <RspAssamblyTxMsg+0x288>)
 80039ea:	689b      	ldr	r3, [r3, #8]
 80039ec:	0a18      	lsrs	r0, r3, #8
 80039ee:	4b19      	ldr	r3, [pc, #100]	@ (8003a54 <RspAssamblyTxMsg+0x280>)
 80039f0:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 80039f4:	1c5a      	adds	r2, r3, #1
 80039f6:	b2d1      	uxtb	r1, r2
 80039f8:	4a16      	ldr	r2, [pc, #88]	@ (8003a54 <RspAssamblyTxMsg+0x280>)
 80039fa:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 80039fe:	4619      	mov	r1, r3
 8003a00:	b2c2      	uxtb	r2, r0
 8003a02:	4b14      	ldr	r3, [pc, #80]	@ (8003a54 <RspAssamblyTxMsg+0x280>)
 8003a04:	440b      	add	r3, r1
 8003a06:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
				tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = (uint8_t)((tFan.CleWorkTime      ) & 0xFF);
 8003a0a:	4b14      	ldr	r3, [pc, #80]	@ (8003a5c <RspAssamblyTxMsg+0x288>)
 8003a0c:	6898      	ldr	r0, [r3, #8]
 8003a0e:	4b11      	ldr	r3, [pc, #68]	@ (8003a54 <RspAssamblyTxMsg+0x280>)
 8003a10:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8003a14:	1c5a      	adds	r2, r3, #1
 8003a16:	b2d1      	uxtb	r1, r2
 8003a18:	4a0e      	ldr	r2, [pc, #56]	@ (8003a54 <RspAssamblyTxMsg+0x280>)
 8003a1a:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8003a1e:	4619      	mov	r1, r3
 8003a20:	b2c2      	uxtb	r2, r0
 8003a22:	4b0c      	ldr	r3, [pc, #48]	@ (8003a54 <RspAssamblyTxMsg+0x280>)
 8003a24:	440b      	add	r3, r1
 8003a26:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
			}
			else if (CLIENT_REQ_SET == tSysState.ClientReqType) { // LENGTH 0, Read Measurement Value
				tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = 0x00;
			}
		}break;
 8003a2a:	e28d      	b.n	8003f48 <RspAssamblyTxMsg+0x774>
			else if (CLIENT_REQ_SET == tSysState.ClientReqType) { // LENGTH 0, Read Measurement Value
 8003a2c:	4b0a      	ldr	r3, [pc, #40]	@ (8003a58 <RspAssamblyTxMsg+0x284>)
 8003a2e:	7c1b      	ldrb	r3, [r3, #16]
 8003a30:	2b02      	cmp	r3, #2
 8003a32:	f040 8289 	bne.w	8003f48 <RspAssamblyTxMsg+0x774>
				tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = 0x00;
 8003a36:	4b07      	ldr	r3, [pc, #28]	@ (8003a54 <RspAssamblyTxMsg+0x280>)
 8003a38:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8003a3c:	1c5a      	adds	r2, r3, #1
 8003a3e:	b2d1      	uxtb	r1, r2
 8003a40:	4a04      	ldr	r2, [pc, #16]	@ (8003a54 <RspAssamblyTxMsg+0x280>)
 8003a42:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8003a46:	461a      	mov	r2, r3
 8003a48:	4b02      	ldr	r3, [pc, #8]	@ (8003a54 <RspAssamblyTxMsg+0x280>)
 8003a4a:	4413      	add	r3, r2
 8003a4c:	2200      	movs	r2, #0
 8003a4e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
		}break;
 8003a52:	e279      	b.n	8003f48 <RspAssamblyTxMsg+0x774>
 8003a54:	20000570 	.word	0x20000570
 8003a58:	2000028c 	.word	0x2000028c
 8003a5c:	200000b4 	.word	0x200000b4

		case CMD_AT_CLEAN_INTVAL : {
			if (CLIENT_REQ_GET == tSysState.ClientReqType) { // LENGTH 4, Get Auto Cleaning Interval U32bit
 8003a60:	4baa      	ldr	r3, [pc, #680]	@ (8003d0c <RspAssamblyTxMsg+0x538>)
 8003a62:	7c1b      	ldrb	r3, [r3, #16]
 8003a64:	2b01      	cmp	r3, #1
 8003a66:	d151      	bne.n	8003b0c <RspAssamblyTxMsg+0x338>
				tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = 0x04;
 8003a68:	4ba9      	ldr	r3, [pc, #676]	@ (8003d10 <RspAssamblyTxMsg+0x53c>)
 8003a6a:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8003a6e:	1c5a      	adds	r2, r3, #1
 8003a70:	b2d1      	uxtb	r1, r2
 8003a72:	4aa7      	ldr	r2, [pc, #668]	@ (8003d10 <RspAssamblyTxMsg+0x53c>)
 8003a74:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8003a78:	461a      	mov	r2, r3
 8003a7a:	4ba5      	ldr	r3, [pc, #660]	@ (8003d10 <RspAssamblyTxMsg+0x53c>)
 8003a7c:	4413      	add	r3, r2
 8003a7e:	2204      	movs	r2, #4
 8003a80:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
				tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = (uint8_t)((tFan.CleInterval >> 24) & 0xFF);
 8003a84:	4ba3      	ldr	r3, [pc, #652]	@ (8003d14 <RspAssamblyTxMsg+0x540>)
 8003a86:	68db      	ldr	r3, [r3, #12]
 8003a88:	0e18      	lsrs	r0, r3, #24
 8003a8a:	4ba1      	ldr	r3, [pc, #644]	@ (8003d10 <RspAssamblyTxMsg+0x53c>)
 8003a8c:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8003a90:	1c5a      	adds	r2, r3, #1
 8003a92:	b2d1      	uxtb	r1, r2
 8003a94:	4a9e      	ldr	r2, [pc, #632]	@ (8003d10 <RspAssamblyTxMsg+0x53c>)
 8003a96:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8003a9a:	4619      	mov	r1, r3
 8003a9c:	b2c2      	uxtb	r2, r0
 8003a9e:	4b9c      	ldr	r3, [pc, #624]	@ (8003d10 <RspAssamblyTxMsg+0x53c>)
 8003aa0:	440b      	add	r3, r1
 8003aa2:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
				tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = (uint8_t)((tFan.CleInterval >> 16) & 0xFF);
 8003aa6:	4b9b      	ldr	r3, [pc, #620]	@ (8003d14 <RspAssamblyTxMsg+0x540>)
 8003aa8:	68db      	ldr	r3, [r3, #12]
 8003aaa:	0c18      	lsrs	r0, r3, #16
 8003aac:	4b98      	ldr	r3, [pc, #608]	@ (8003d10 <RspAssamblyTxMsg+0x53c>)
 8003aae:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8003ab2:	1c5a      	adds	r2, r3, #1
 8003ab4:	b2d1      	uxtb	r1, r2
 8003ab6:	4a96      	ldr	r2, [pc, #600]	@ (8003d10 <RspAssamblyTxMsg+0x53c>)
 8003ab8:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8003abc:	4619      	mov	r1, r3
 8003abe:	b2c2      	uxtb	r2, r0
 8003ac0:	4b93      	ldr	r3, [pc, #588]	@ (8003d10 <RspAssamblyTxMsg+0x53c>)
 8003ac2:	440b      	add	r3, r1
 8003ac4:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
				tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = (uint8_t)((tFan.CleInterval >>  8) & 0xFF);
 8003ac8:	4b92      	ldr	r3, [pc, #584]	@ (8003d14 <RspAssamblyTxMsg+0x540>)
 8003aca:	68db      	ldr	r3, [r3, #12]
 8003acc:	0a18      	lsrs	r0, r3, #8
 8003ace:	4b90      	ldr	r3, [pc, #576]	@ (8003d10 <RspAssamblyTxMsg+0x53c>)
 8003ad0:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8003ad4:	1c5a      	adds	r2, r3, #1
 8003ad6:	b2d1      	uxtb	r1, r2
 8003ad8:	4a8d      	ldr	r2, [pc, #564]	@ (8003d10 <RspAssamblyTxMsg+0x53c>)
 8003ada:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8003ade:	4619      	mov	r1, r3
 8003ae0:	b2c2      	uxtb	r2, r0
 8003ae2:	4b8b      	ldr	r3, [pc, #556]	@ (8003d10 <RspAssamblyTxMsg+0x53c>)
 8003ae4:	440b      	add	r3, r1
 8003ae6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
				tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = (uint8_t)((tFan.CleInterval      ) & 0xFF);
 8003aea:	4b8a      	ldr	r3, [pc, #552]	@ (8003d14 <RspAssamblyTxMsg+0x540>)
 8003aec:	68d8      	ldr	r0, [r3, #12]
 8003aee:	4b88      	ldr	r3, [pc, #544]	@ (8003d10 <RspAssamblyTxMsg+0x53c>)
 8003af0:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8003af4:	1c5a      	adds	r2, r3, #1
 8003af6:	b2d1      	uxtb	r1, r2
 8003af8:	4a85      	ldr	r2, [pc, #532]	@ (8003d10 <RspAssamblyTxMsg+0x53c>)
 8003afa:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8003afe:	4619      	mov	r1, r3
 8003b00:	b2c2      	uxtb	r2, r0
 8003b02:	4b83      	ldr	r3, [pc, #524]	@ (8003d10 <RspAssamblyTxMsg+0x53c>)
 8003b04:	440b      	add	r3, r1
 8003b06:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
			}
			else if (CLIENT_REQ_SET == tSysState.ClientReqType) { // LENGTH 0, Read Measurement Value
				tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = 0x00;
			}
		}break;
 8003b0a:	e21f      	b.n	8003f4c <RspAssamblyTxMsg+0x778>
			else if (CLIENT_REQ_SET == tSysState.ClientReqType) { // LENGTH 0, Read Measurement Value
 8003b0c:	4b7f      	ldr	r3, [pc, #508]	@ (8003d0c <RspAssamblyTxMsg+0x538>)
 8003b0e:	7c1b      	ldrb	r3, [r3, #16]
 8003b10:	2b02      	cmp	r3, #2
 8003b12:	f040 821b 	bne.w	8003f4c <RspAssamblyTxMsg+0x778>
				tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = 0x00;
 8003b16:	4b7e      	ldr	r3, [pc, #504]	@ (8003d10 <RspAssamblyTxMsg+0x53c>)
 8003b18:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8003b1c:	1c5a      	adds	r2, r3, #1
 8003b1e:	b2d1      	uxtb	r1, r2
 8003b20:	4a7b      	ldr	r2, [pc, #492]	@ (8003d10 <RspAssamblyTxMsg+0x53c>)
 8003b22:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8003b26:	461a      	mov	r2, r3
 8003b28:	4b79      	ldr	r3, [pc, #484]	@ (8003d10 <RspAssamblyTxMsg+0x53c>)
 8003b2a:	4413      	add	r3, r2
 8003b2c:	2200      	movs	r2, #0
 8003b2e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
		}break;
 8003b32:	e20b      	b.n	8003f4c <RspAssamblyTxMsg+0x778>

		case CMD_BOUNDARY_VOLT : {
			if (CLIENT_REQ_GET == tSysState.ClientReqType) { // LENGTH 4, Get Boundary Voltage U16bit
 8003b34:	4b75      	ldr	r3, [pc, #468]	@ (8003d0c <RspAssamblyTxMsg+0x538>)
 8003b36:	7c1b      	ldrb	r3, [r3, #16]
 8003b38:	2b01      	cmp	r3, #1
 8003b3a:	d113      	bne.n	8003b64 <RspAssamblyTxMsg+0x390>
				tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = 0x04;
 8003b3c:	4b74      	ldr	r3, [pc, #464]	@ (8003d10 <RspAssamblyTxMsg+0x53c>)
 8003b3e:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8003b42:	1c5a      	adds	r2, r3, #1
 8003b44:	b2d1      	uxtb	r1, r2
 8003b46:	4a72      	ldr	r2, [pc, #456]	@ (8003d10 <RspAssamblyTxMsg+0x53c>)
 8003b48:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8003b4c:	461a      	mov	r2, r3
 8003b4e:	4b70      	ldr	r3, [pc, #448]	@ (8003d10 <RspAssamblyTxMsg+0x53c>)
 8003b50:	4413      	add	r3, r2
 8003b52:	2204      	movs	r2, #4
 8003b54:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
				AssmTxMsg_GetBoundaryVolt(tSysState.ClientReqSelCh);
 8003b58:	4b6c      	ldr	r3, [pc, #432]	@ (8003d0c <RspAssamblyTxMsg+0x538>)
 8003b5a:	7bdb      	ldrb	r3, [r3, #15]
 8003b5c:	4618      	mov	r0, r3
 8003b5e:	f7ff fa23 	bl	8002fa8 <AssmTxMsg_GetBoundaryVolt>
			}
			else if (CLIENT_REQ_SET == tSysState.ClientReqType) { // LENGTH 0, Set Boundary Voltage U16bit
				tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = 0x00;
			}
		}break;
 8003b62:	e1f5      	b.n	8003f50 <RspAssamblyTxMsg+0x77c>
			else if (CLIENT_REQ_SET == tSysState.ClientReqType) { // LENGTH 0, Set Boundary Voltage U16bit
 8003b64:	4b69      	ldr	r3, [pc, #420]	@ (8003d0c <RspAssamblyTxMsg+0x538>)
 8003b66:	7c1b      	ldrb	r3, [r3, #16]
 8003b68:	2b02      	cmp	r3, #2
 8003b6a:	f040 81f1 	bne.w	8003f50 <RspAssamblyTxMsg+0x77c>
				tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = 0x00;
 8003b6e:	4b68      	ldr	r3, [pc, #416]	@ (8003d10 <RspAssamblyTxMsg+0x53c>)
 8003b70:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8003b74:	1c5a      	adds	r2, r3, #1
 8003b76:	b2d1      	uxtb	r1, r2
 8003b78:	4a65      	ldr	r2, [pc, #404]	@ (8003d10 <RspAssamblyTxMsg+0x53c>)
 8003b7a:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8003b7e:	461a      	mov	r2, r3
 8003b80:	4b63      	ldr	r3, [pc, #396]	@ (8003d10 <RspAssamblyTxMsg+0x53c>)
 8003b82:	4413      	add	r3, r2
 8003b84:	2200      	movs	r2, #0
 8003b86:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
		}break;
 8003b8a:	e1e1      	b.n	8003f50 <RspAssamblyTxMsg+0x77c>

		case CMD_PD_TEST_MODE : {
			if (OFF == tSysState.FlagGetAdcOn) { // LENGTH 0, PD Test Mode OFF
 8003b8c:	4b5f      	ldr	r3, [pc, #380]	@ (8003d0c <RspAssamblyTxMsg+0x538>)
 8003b8e:	79db      	ldrb	r3, [r3, #7]
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	f040 81df 	bne.w	8003f54 <RspAssamblyTxMsg+0x780>
				tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = 0x00;
 8003b96:	4b5e      	ldr	r3, [pc, #376]	@ (8003d10 <RspAssamblyTxMsg+0x53c>)
 8003b98:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8003b9c:	1c5a      	adds	r2, r3, #1
 8003b9e:	b2d1      	uxtb	r1, r2
 8003ba0:	4a5b      	ldr	r2, [pc, #364]	@ (8003d10 <RspAssamblyTxMsg+0x53c>)
 8003ba2:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8003ba6:	461a      	mov	r2, r3
 8003ba8:	4b59      	ldr	r3, [pc, #356]	@ (8003d10 <RspAssamblyTxMsg+0x53c>)
 8003baa:	4413      	add	r3, r2
 8003bac:	2200      	movs	r2, #0
 8003bae:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
			}
		}break;
 8003bb2:	e1cf      	b.n	8003f54 <RspAssamblyTxMsg+0x780>

		case CMD_SIPM_TEST_MODE : {
			if (OFF == tSysState.FlagGetAdcOn) { // LENGTH 0, SiPM Test Mode OFF
 8003bb4:	4b55      	ldr	r3, [pc, #340]	@ (8003d0c <RspAssamblyTxMsg+0x538>)
 8003bb6:	79db      	ldrb	r3, [r3, #7]
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	f040 81cd 	bne.w	8003f58 <RspAssamblyTxMsg+0x784>
				tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = 0x00;
 8003bbe:	4b54      	ldr	r3, [pc, #336]	@ (8003d10 <RspAssamblyTxMsg+0x53c>)
 8003bc0:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8003bc4:	1c5a      	adds	r2, r3, #1
 8003bc6:	b2d1      	uxtb	r1, r2
 8003bc8:	4a51      	ldr	r2, [pc, #324]	@ (8003d10 <RspAssamblyTxMsg+0x53c>)
 8003bca:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8003bce:	461a      	mov	r2, r3
 8003bd0:	4b4f      	ldr	r3, [pc, #316]	@ (8003d10 <RspAssamblyTxMsg+0x53c>)
 8003bd2:	4413      	add	r3, r2
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
			}
		}break;
 8003bda:	e1bd      	b.n	8003f58 <RspAssamblyTxMsg+0x784>

		case CMD_SLEEP_MODE : {
			tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = 0x00; // LENGTH 0, Sleep
 8003bdc:	4b4c      	ldr	r3, [pc, #304]	@ (8003d10 <RspAssamblyTxMsg+0x53c>)
 8003bde:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8003be2:	1c5a      	adds	r2, r3, #1
 8003be4:	b2d1      	uxtb	r1, r2
 8003be6:	4a4a      	ldr	r2, [pc, #296]	@ (8003d10 <RspAssamblyTxMsg+0x53c>)
 8003be8:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8003bec:	461a      	mov	r2, r3
 8003bee:	4b48      	ldr	r3, [pc, #288]	@ (8003d10 <RspAssamblyTxMsg+0x53c>)
 8003bf0:	4413      	add	r3, r2
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
		}break;
 8003bf8:	e1b5      	b.n	8003f66 <RspAssamblyTxMsg+0x792>

		case CMD_WAKE_UP : {
			tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = 0x00; // LENGTH 0, Wake up
 8003bfa:	4b45      	ldr	r3, [pc, #276]	@ (8003d10 <RspAssamblyTxMsg+0x53c>)
 8003bfc:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8003c00:	1c5a      	adds	r2, r3, #1
 8003c02:	b2d1      	uxtb	r1, r2
 8003c04:	4a42      	ldr	r2, [pc, #264]	@ (8003d10 <RspAssamblyTxMsg+0x53c>)
 8003c06:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8003c0a:	461a      	mov	r2, r3
 8003c0c:	4b40      	ldr	r3, [pc, #256]	@ (8003d10 <RspAssamblyTxMsg+0x53c>)
 8003c0e:	4413      	add	r3, r2
 8003c10:	2200      	movs	r2, #0
 8003c12:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
		}break;
 8003c16:	e1a6      	b.n	8003f66 <RspAssamblyTxMsg+0x792>

		case CMD_DEVICE_INFO : {
			if (CLIENT_REQ_GET == tSysState.ClientReqType) { // LENGTH 4, Get Auto Cleaning Interval U32bit
 8003c18:	4b3c      	ldr	r3, [pc, #240]	@ (8003d0c <RspAssamblyTxMsg+0x538>)
 8003c1a:	7c1b      	ldrb	r3, [r3, #16]
 8003c1c:	2b01      	cmp	r3, #1
 8003c1e:	d105      	bne.n	8003c2c <RspAssamblyTxMsg+0x458>
				AssmTxMsg_DeviceInfo(tSysState.ClientReqDevInfo);
 8003c20:	4b3a      	ldr	r3, [pc, #232]	@ (8003d0c <RspAssamblyTxMsg+0x538>)
 8003c22:	7b9b      	ldrb	r3, [r3, #14]
 8003c24:	4618      	mov	r0, r3
 8003c26:	f7ff fcbb 	bl	80035a0 <AssmTxMsg_DeviceInfo>
			}
			else if (CLIENT_REQ_SET == tSysState.ClientReqType) { // LENGTH 0, Read Measurement Value
				tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = 0x00;
			}
		}break;
 8003c2a:	e197      	b.n	8003f5c <RspAssamblyTxMsg+0x788>
			else if (CLIENT_REQ_SET == tSysState.ClientReqType) { // LENGTH 0, Read Measurement Value
 8003c2c:	4b37      	ldr	r3, [pc, #220]	@ (8003d0c <RspAssamblyTxMsg+0x538>)
 8003c2e:	7c1b      	ldrb	r3, [r3, #16]
 8003c30:	2b02      	cmp	r3, #2
 8003c32:	f040 8193 	bne.w	8003f5c <RspAssamblyTxMsg+0x788>
				tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = 0x00;
 8003c36:	4b36      	ldr	r3, [pc, #216]	@ (8003d10 <RspAssamblyTxMsg+0x53c>)
 8003c38:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8003c3c:	1c5a      	adds	r2, r3, #1
 8003c3e:	b2d1      	uxtb	r1, r2
 8003c40:	4a33      	ldr	r2, [pc, #204]	@ (8003d10 <RspAssamblyTxMsg+0x53c>)
 8003c42:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8003c46:	461a      	mov	r2, r3
 8003c48:	4b31      	ldr	r3, [pc, #196]	@ (8003d10 <RspAssamblyTxMsg+0x53c>)
 8003c4a:	4413      	add	r3, r2
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
		}break;
 8003c52:	e183      	b.n	8003f5c <RspAssamblyTxMsg+0x788>

		case CMD_DEVICE_VER : {
			if (CLIENT_REQ_GET == tSysState.ClientReqType) { // LENGTH 4, Get Auto Cleaning Interval U32bit
 8003c54:	4b2d      	ldr	r3, [pc, #180]	@ (8003d0c <RspAssamblyTxMsg+0x538>)
 8003c56:	7c1b      	ldrb	r3, [r3, #16]
 8003c58:	2b01      	cmp	r3, #1
 8003c5a:	d15f      	bne.n	8003d1c <RspAssamblyTxMsg+0x548>
				tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = 0x05;
 8003c5c:	4b2c      	ldr	r3, [pc, #176]	@ (8003d10 <RspAssamblyTxMsg+0x53c>)
 8003c5e:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8003c62:	1c5a      	adds	r2, r3, #1
 8003c64:	b2d1      	uxtb	r1, r2
 8003c66:	4a2a      	ldr	r2, [pc, #168]	@ (8003d10 <RspAssamblyTxMsg+0x53c>)
 8003c68:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8003c6c:	461a      	mov	r2, r3
 8003c6e:	4b28      	ldr	r3, [pc, #160]	@ (8003d10 <RspAssamblyTxMsg+0x53c>)
 8003c70:	4413      	add	r3, r2
 8003c72:	2205      	movs	r2, #5
 8003c74:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
				tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = DEFAULT_FIRMWARE_MAJ_VERSION; //(uint8_t)(tConfig.FirmwareVer[0]);
 8003c78:	4b25      	ldr	r3, [pc, #148]	@ (8003d10 <RspAssamblyTxMsg+0x53c>)
 8003c7a:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8003c7e:	1c5a      	adds	r2, r3, #1
 8003c80:	b2d1      	uxtb	r1, r2
 8003c82:	4a23      	ldr	r2, [pc, #140]	@ (8003d10 <RspAssamblyTxMsg+0x53c>)
 8003c84:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8003c88:	461a      	mov	r2, r3
 8003c8a:	4b21      	ldr	r3, [pc, #132]	@ (8003d10 <RspAssamblyTxMsg+0x53c>)
 8003c8c:	4413      	add	r3, r2
 8003c8e:	2200      	movs	r2, #0
 8003c90:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
				tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = DEFAULT_FIRMWARE_MIN_VERSION; //(uint8_t)(tConfig.FirmwareVer[1]);
 8003c94:	4b1e      	ldr	r3, [pc, #120]	@ (8003d10 <RspAssamblyTxMsg+0x53c>)
 8003c96:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8003c9a:	1c5a      	adds	r2, r3, #1
 8003c9c:	b2d1      	uxtb	r1, r2
 8003c9e:	4a1c      	ldr	r2, [pc, #112]	@ (8003d10 <RspAssamblyTxMsg+0x53c>)
 8003ca0:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8003ca4:	461a      	mov	r2, r3
 8003ca6:	4b1a      	ldr	r3, [pc, #104]	@ (8003d10 <RspAssamblyTxMsg+0x53c>)
 8003ca8:	4413      	add	r3, r2
 8003caa:	2209      	movs	r2, #9
 8003cac:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
				tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = (uint8_t)(tConfig.FirmwareVer[2]);
 8003cb0:	4b17      	ldr	r3, [pc, #92]	@ (8003d10 <RspAssamblyTxMsg+0x53c>)
 8003cb2:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8003cb6:	1c5a      	adds	r2, r3, #1
 8003cb8:	b2d1      	uxtb	r1, r2
 8003cba:	4a15      	ldr	r2, [pc, #84]	@ (8003d10 <RspAssamblyTxMsg+0x53c>)
 8003cbc:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8003cc0:	4619      	mov	r1, r3
 8003cc2:	4b15      	ldr	r3, [pc, #84]	@ (8003d18 <RspAssamblyTxMsg+0x544>)
 8003cc4:	7e9a      	ldrb	r2, [r3, #26]
 8003cc6:	4b12      	ldr	r3, [pc, #72]	@ (8003d10 <RspAssamblyTxMsg+0x53c>)
 8003cc8:	440b      	add	r3, r1
 8003cca:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
				tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = (uint8_t)(tConfig.FirmwareVer[3]);
 8003cce:	4b10      	ldr	r3, [pc, #64]	@ (8003d10 <RspAssamblyTxMsg+0x53c>)
 8003cd0:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8003cd4:	1c5a      	adds	r2, r3, #1
 8003cd6:	b2d1      	uxtb	r1, r2
 8003cd8:	4a0d      	ldr	r2, [pc, #52]	@ (8003d10 <RspAssamblyTxMsg+0x53c>)
 8003cda:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8003cde:	4619      	mov	r1, r3
 8003ce0:	4b0d      	ldr	r3, [pc, #52]	@ (8003d18 <RspAssamblyTxMsg+0x544>)
 8003ce2:	7eda      	ldrb	r2, [r3, #27]
 8003ce4:	4b0a      	ldr	r3, [pc, #40]	@ (8003d10 <RspAssamblyTxMsg+0x53c>)
 8003ce6:	440b      	add	r3, r1
 8003ce8:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
				tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = (uint8_t)(tConfig.FirmwareVer[4]);
 8003cec:	4b08      	ldr	r3, [pc, #32]	@ (8003d10 <RspAssamblyTxMsg+0x53c>)
 8003cee:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8003cf2:	1c5a      	adds	r2, r3, #1
 8003cf4:	b2d1      	uxtb	r1, r2
 8003cf6:	4a06      	ldr	r2, [pc, #24]	@ (8003d10 <RspAssamblyTxMsg+0x53c>)
 8003cf8:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8003cfc:	4619      	mov	r1, r3
 8003cfe:	4b06      	ldr	r3, [pc, #24]	@ (8003d18 <RspAssamblyTxMsg+0x544>)
 8003d00:	7f1a      	ldrb	r2, [r3, #28]
 8003d02:	4b03      	ldr	r3, [pc, #12]	@ (8003d10 <RspAssamblyTxMsg+0x53c>)
 8003d04:	440b      	add	r3, r1
 8003d06:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
			}
			else if (CLIENT_REQ_SET == tSysState.ClientReqType) { // LENGTH 0, Read Measurement Value
				tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = 0x00;
			}
		}break;
 8003d0a:	e129      	b.n	8003f60 <RspAssamblyTxMsg+0x78c>
 8003d0c:	2000028c 	.word	0x2000028c
 8003d10:	20000570 	.word	0x20000570
 8003d14:	200000b4 	.word	0x200000b4
 8003d18:	20000030 	.word	0x20000030
			else if (CLIENT_REQ_SET == tSysState.ClientReqType) { // LENGTH 0, Read Measurement Value
 8003d1c:	4ba9      	ldr	r3, [pc, #676]	@ (8003fc4 <RspAssamblyTxMsg+0x7f0>)
 8003d1e:	7c1b      	ldrb	r3, [r3, #16]
 8003d20:	2b02      	cmp	r3, #2
 8003d22:	f040 811d 	bne.w	8003f60 <RspAssamblyTxMsg+0x78c>
				tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = 0x00;
 8003d26:	4ba8      	ldr	r3, [pc, #672]	@ (8003fc8 <RspAssamblyTxMsg+0x7f4>)
 8003d28:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8003d2c:	1c5a      	adds	r2, r3, #1
 8003d2e:	b2d1      	uxtb	r1, r2
 8003d30:	4aa5      	ldr	r2, [pc, #660]	@ (8003fc8 <RspAssamblyTxMsg+0x7f4>)
 8003d32:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8003d36:	461a      	mov	r2, r3
 8003d38:	4ba3      	ldr	r3, [pc, #652]	@ (8003fc8 <RspAssamblyTxMsg+0x7f4>)
 8003d3a:	4413      	add	r3, r2
 8003d3c:	2200      	movs	r2, #0
 8003d3e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
		}break;
 8003d42:	e10d      	b.n	8003f60 <RspAssamblyTxMsg+0x78c>

		case CMD_DEVICE_STATE : {
			tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = 0x02;
 8003d44:	4ba0      	ldr	r3, [pc, #640]	@ (8003fc8 <RspAssamblyTxMsg+0x7f4>)
 8003d46:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8003d4a:	1c5a      	adds	r2, r3, #1
 8003d4c:	b2d1      	uxtb	r1, r2
 8003d4e:	4a9e      	ldr	r2, [pc, #632]	@ (8003fc8 <RspAssamblyTxMsg+0x7f4>)
 8003d50:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8003d54:	461a      	mov	r2, r3
 8003d56:	4b9c      	ldr	r3, [pc, #624]	@ (8003fc8 <RspAssamblyTxMsg+0x7f4>)
 8003d58:	4413      	add	r3, r2
 8003d5a:	2202      	movs	r2, #2
 8003d5c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
			tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = (uint8_t)((tSysState.DeviceState >>  8) & 0xFF);
 8003d60:	4b98      	ldr	r3, [pc, #608]	@ (8003fc4 <RspAssamblyTxMsg+0x7f0>)
 8003d62:	8b9b      	ldrh	r3, [r3, #28]
 8003d64:	0a1b      	lsrs	r3, r3, #8
 8003d66:	b298      	uxth	r0, r3
 8003d68:	4b97      	ldr	r3, [pc, #604]	@ (8003fc8 <RspAssamblyTxMsg+0x7f4>)
 8003d6a:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8003d6e:	1c5a      	adds	r2, r3, #1
 8003d70:	b2d1      	uxtb	r1, r2
 8003d72:	4a95      	ldr	r2, [pc, #596]	@ (8003fc8 <RspAssamblyTxMsg+0x7f4>)
 8003d74:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8003d78:	4619      	mov	r1, r3
 8003d7a:	b2c2      	uxtb	r2, r0
 8003d7c:	4b92      	ldr	r3, [pc, #584]	@ (8003fc8 <RspAssamblyTxMsg+0x7f4>)
 8003d7e:	440b      	add	r3, r1
 8003d80:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
			tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = (uint8_t)((tSysState.DeviceState      ) & 0xFF);
 8003d84:	4b8f      	ldr	r3, [pc, #572]	@ (8003fc4 <RspAssamblyTxMsg+0x7f0>)
 8003d86:	8b98      	ldrh	r0, [r3, #28]
 8003d88:	4b8f      	ldr	r3, [pc, #572]	@ (8003fc8 <RspAssamblyTxMsg+0x7f4>)
 8003d8a:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8003d8e:	1c5a      	adds	r2, r3, #1
 8003d90:	b2d1      	uxtb	r1, r2
 8003d92:	4a8d      	ldr	r2, [pc, #564]	@ (8003fc8 <RspAssamblyTxMsg+0x7f4>)
 8003d94:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8003d98:	4619      	mov	r1, r3
 8003d9a:	b2c2      	uxtb	r2, r0
 8003d9c:	4b8a      	ldr	r3, [pc, #552]	@ (8003fc8 <RspAssamblyTxMsg+0x7f4>)
 8003d9e:	440b      	add	r3, r1
 8003da0:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
		}break;
 8003da4:	e0df      	b.n	8003f66 <RspAssamblyTxMsg+0x792>

		case CMD_SET_CORRECTION_VAL :
		{
			if (CLIENT_REQ_GET == tSysState.ClientReqType) { // LENGTH 4, Get Boundary Voltage U16bit
 8003da6:	4b87      	ldr	r3, [pc, #540]	@ (8003fc4 <RspAssamblyTxMsg+0x7f0>)
 8003da8:	7c1b      	ldrb	r3, [r3, #16]
 8003daa:	2b01      	cmp	r3, #1
 8003dac:	d113      	bne.n	8003dd6 <RspAssamblyTxMsg+0x602>
				tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = 0x05;
 8003dae:	4b86      	ldr	r3, [pc, #536]	@ (8003fc8 <RspAssamblyTxMsg+0x7f4>)
 8003db0:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8003db4:	1c5a      	adds	r2, r3, #1
 8003db6:	b2d1      	uxtb	r1, r2
 8003db8:	4a83      	ldr	r2, [pc, #524]	@ (8003fc8 <RspAssamblyTxMsg+0x7f4>)
 8003dba:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8003dbe:	461a      	mov	r2, r3
 8003dc0:	4b81      	ldr	r3, [pc, #516]	@ (8003fc8 <RspAssamblyTxMsg+0x7f4>)
 8003dc2:	4413      	add	r3, r2
 8003dc4:	2205      	movs	r2, #5
 8003dc6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

				AssmTxMsg_GetAdjustCal(tSysState.ClientReqSelCh);
 8003dca:	4b7e      	ldr	r3, [pc, #504]	@ (8003fc4 <RspAssamblyTxMsg+0x7f0>)
 8003dcc:	7bdb      	ldrb	r3, [r3, #15]
 8003dce:	4618      	mov	r0, r3
 8003dd0:	f7ff faec 	bl	80033ac <AssmTxMsg_GetAdjustCal>
			}
			else if (CLIENT_REQ_SET == tSysState.ClientReqType) { // LENGTH 0, Set Boundary Voltage U16bit
				tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = 0x00;
			}
		}break;
 8003dd4:	e0c6      	b.n	8003f64 <RspAssamblyTxMsg+0x790>
			else if (CLIENT_REQ_SET == tSysState.ClientReqType) { // LENGTH 0, Set Boundary Voltage U16bit
 8003dd6:	4b7b      	ldr	r3, [pc, #492]	@ (8003fc4 <RspAssamblyTxMsg+0x7f0>)
 8003dd8:	7c1b      	ldrb	r3, [r3, #16]
 8003dda:	2b02      	cmp	r3, #2
 8003ddc:	f040 80c2 	bne.w	8003f64 <RspAssamblyTxMsg+0x790>
				tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = 0x00;
 8003de0:	4b79      	ldr	r3, [pc, #484]	@ (8003fc8 <RspAssamblyTxMsg+0x7f4>)
 8003de2:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8003de6:	1c5a      	adds	r2, r3, #1
 8003de8:	b2d1      	uxtb	r1, r2
 8003dea:	4a77      	ldr	r2, [pc, #476]	@ (8003fc8 <RspAssamblyTxMsg+0x7f4>)
 8003dec:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8003df0:	461a      	mov	r2, r3
 8003df2:	4b75      	ldr	r3, [pc, #468]	@ (8003fc8 <RspAssamblyTxMsg+0x7f4>)
 8003df4:	4413      	add	r3, r2
 8003df6:	2200      	movs	r2, #0
 8003df8:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
		}break;
 8003dfc:	e0b2      	b.n	8003f64 <RspAssamblyTxMsg+0x790>

		case CMD_MODULE_TEST: { // LENGTH 6

		    uint16_t hv_val = (uint16_t)tHvCtrl.AvgAdcVal;
 8003dfe:	4b73      	ldr	r3, [pc, #460]	@ (8003fcc <RspAssamblyTxMsg+0x7f8>)
 8003e00:	889b      	ldrh	r3, [r3, #4]
 8003e02:	81fb      	strh	r3, [r7, #14]
		    uint16_t ld_val = (uint16_t)tLdCtrl.AvgAdcVal;
 8003e04:	4b72      	ldr	r3, [pc, #456]	@ (8003fd0 <RspAssamblyTxMsg+0x7fc>)
 8003e06:	889b      	ldrh	r3, [r3, #4]
 8003e08:	81bb      	strh	r3, [r7, #12]
		    uint16_t mcu_val = (uint16_t)tSysState.Temp;
 8003e0a:	4b6e      	ldr	r3, [pc, #440]	@ (8003fc4 <RspAssamblyTxMsg+0x7f0>)
 8003e0c:	8b1b      	ldrh	r3, [r3, #24]
 8003e0e:	817b      	strh	r3, [r7, #10]

		    tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = 0x06;
 8003e10:	4b6d      	ldr	r3, [pc, #436]	@ (8003fc8 <RspAssamblyTxMsg+0x7f4>)
 8003e12:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8003e16:	1c5a      	adds	r2, r3, #1
 8003e18:	b2d1      	uxtb	r1, r2
 8003e1a:	4a6b      	ldr	r2, [pc, #428]	@ (8003fc8 <RspAssamblyTxMsg+0x7f4>)
 8003e1c:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8003e20:	461a      	mov	r2, r3
 8003e22:	4b69      	ldr	r3, [pc, #420]	@ (8003fc8 <RspAssamblyTxMsg+0x7f4>)
 8003e24:	4413      	add	r3, r2
 8003e26:	2206      	movs	r2, #6
 8003e28:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
		    tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = (uint8_t)((hv_val >> 8) & 0xFF);
 8003e2c:	89fb      	ldrh	r3, [r7, #14]
 8003e2e:	0a1b      	lsrs	r3, r3, #8
 8003e30:	b298      	uxth	r0, r3
 8003e32:	4b65      	ldr	r3, [pc, #404]	@ (8003fc8 <RspAssamblyTxMsg+0x7f4>)
 8003e34:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8003e38:	1c5a      	adds	r2, r3, #1
 8003e3a:	b2d1      	uxtb	r1, r2
 8003e3c:	4a62      	ldr	r2, [pc, #392]	@ (8003fc8 <RspAssamblyTxMsg+0x7f4>)
 8003e3e:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8003e42:	4619      	mov	r1, r3
 8003e44:	b2c2      	uxtb	r2, r0
 8003e46:	4b60      	ldr	r3, [pc, #384]	@ (8003fc8 <RspAssamblyTxMsg+0x7f4>)
 8003e48:	440b      	add	r3, r1
 8003e4a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
		    tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = (uint8_t)( hv_val       & 0xFF);
 8003e4e:	4b5e      	ldr	r3, [pc, #376]	@ (8003fc8 <RspAssamblyTxMsg+0x7f4>)
 8003e50:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8003e54:	1c5a      	adds	r2, r3, #1
 8003e56:	b2d1      	uxtb	r1, r2
 8003e58:	4a5b      	ldr	r2, [pc, #364]	@ (8003fc8 <RspAssamblyTxMsg+0x7f4>)
 8003e5a:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8003e5e:	4619      	mov	r1, r3
 8003e60:	89fb      	ldrh	r3, [r7, #14]
 8003e62:	b2da      	uxtb	r2, r3
 8003e64:	4b58      	ldr	r3, [pc, #352]	@ (8003fc8 <RspAssamblyTxMsg+0x7f4>)
 8003e66:	440b      	add	r3, r1
 8003e68:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
		    tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = (uint8_t)((ld_val >> 8) & 0xFF);
 8003e6c:	89bb      	ldrh	r3, [r7, #12]
 8003e6e:	0a1b      	lsrs	r3, r3, #8
 8003e70:	b298      	uxth	r0, r3
 8003e72:	4b55      	ldr	r3, [pc, #340]	@ (8003fc8 <RspAssamblyTxMsg+0x7f4>)
 8003e74:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8003e78:	1c5a      	adds	r2, r3, #1
 8003e7a:	b2d1      	uxtb	r1, r2
 8003e7c:	4a52      	ldr	r2, [pc, #328]	@ (8003fc8 <RspAssamblyTxMsg+0x7f4>)
 8003e7e:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8003e82:	4619      	mov	r1, r3
 8003e84:	b2c2      	uxtb	r2, r0
 8003e86:	4b50      	ldr	r3, [pc, #320]	@ (8003fc8 <RspAssamblyTxMsg+0x7f4>)
 8003e88:	440b      	add	r3, r1
 8003e8a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
		    tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = (uint8_t)( ld_val       & 0xFF);
 8003e8e:	4b4e      	ldr	r3, [pc, #312]	@ (8003fc8 <RspAssamblyTxMsg+0x7f4>)
 8003e90:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8003e94:	1c5a      	adds	r2, r3, #1
 8003e96:	b2d1      	uxtb	r1, r2
 8003e98:	4a4b      	ldr	r2, [pc, #300]	@ (8003fc8 <RspAssamblyTxMsg+0x7f4>)
 8003e9a:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8003e9e:	4619      	mov	r1, r3
 8003ea0:	89bb      	ldrh	r3, [r7, #12]
 8003ea2:	b2da      	uxtb	r2, r3
 8003ea4:	4b48      	ldr	r3, [pc, #288]	@ (8003fc8 <RspAssamblyTxMsg+0x7f4>)
 8003ea6:	440b      	add	r3, r1
 8003ea8:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
		    tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = (uint8_t)((mcu_val >> 8) & 0xFF);
 8003eac:	897b      	ldrh	r3, [r7, #10]
 8003eae:	0a1b      	lsrs	r3, r3, #8
 8003eb0:	b298      	uxth	r0, r3
 8003eb2:	4b45      	ldr	r3, [pc, #276]	@ (8003fc8 <RspAssamblyTxMsg+0x7f4>)
 8003eb4:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8003eb8:	1c5a      	adds	r2, r3, #1
 8003eba:	b2d1      	uxtb	r1, r2
 8003ebc:	4a42      	ldr	r2, [pc, #264]	@ (8003fc8 <RspAssamblyTxMsg+0x7f4>)
 8003ebe:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8003ec2:	4619      	mov	r1, r3
 8003ec4:	b2c2      	uxtb	r2, r0
 8003ec6:	4b40      	ldr	r3, [pc, #256]	@ (8003fc8 <RspAssamblyTxMsg+0x7f4>)
 8003ec8:	440b      	add	r3, r1
 8003eca:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
		    tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = (uint8_t)( mcu_val       & 0xFF);
 8003ece:	4b3e      	ldr	r3, [pc, #248]	@ (8003fc8 <RspAssamblyTxMsg+0x7f4>)
 8003ed0:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8003ed4:	1c5a      	adds	r2, r3, #1
 8003ed6:	b2d1      	uxtb	r1, r2
 8003ed8:	4a3b      	ldr	r2, [pc, #236]	@ (8003fc8 <RspAssamblyTxMsg+0x7f4>)
 8003eda:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8003ede:	4619      	mov	r1, r3
 8003ee0:	897b      	ldrh	r3, [r7, #10]
 8003ee2:	b2da      	uxtb	r2, r3
 8003ee4:	4b38      	ldr	r3, [pc, #224]	@ (8003fc8 <RspAssamblyTxMsg+0x7f4>)
 8003ee6:	440b      	add	r3, r1
 8003ee8:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
		} break;
 8003eec:	e03b      	b.n	8003f66 <RspAssamblyTxMsg+0x792>

		case CMD_SOFT_RESET: {
			tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = 0x00;
 8003eee:	4b36      	ldr	r3, [pc, #216]	@ (8003fc8 <RspAssamblyTxMsg+0x7f4>)
 8003ef0:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8003ef4:	1c5a      	adds	r2, r3, #1
 8003ef6:	b2d1      	uxtb	r1, r2
 8003ef8:	4a33      	ldr	r2, [pc, #204]	@ (8003fc8 <RspAssamblyTxMsg+0x7f4>)
 8003efa:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8003efe:	461a      	mov	r2, r3
 8003f00:	4b31      	ldr	r3, [pc, #196]	@ (8003fc8 <RspAssamblyTxMsg+0x7f4>)
 8003f02:	4413      	add	r3, r2
 8003f04:	2200      	movs	r2, #0
 8003f06:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
		}break;
 8003f0a:	e02c      	b.n	8003f66 <RspAssamblyTxMsg+0x792>

		case CMD_SET_FIRMWARE_DOWNLOAD: {
			tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = 0x00;
 8003f0c:	4b2e      	ldr	r3, [pc, #184]	@ (8003fc8 <RspAssamblyTxMsg+0x7f4>)
 8003f0e:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8003f12:	1c5a      	adds	r2, r3, #1
 8003f14:	b2d1      	uxtb	r1, r2
 8003f16:	4a2c      	ldr	r2, [pc, #176]	@ (8003fc8 <RspAssamblyTxMsg+0x7f4>)
 8003f18:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8003f1c:	461a      	mov	r2, r3
 8003f1e:	4b2a      	ldr	r3, [pc, #168]	@ (8003fc8 <RspAssamblyTxMsg+0x7f4>)
 8003f20:	4413      	add	r3, r2
 8003f22:	2200      	movs	r2, #0
 8003f24:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
		}break;
 8003f28:	e01d      	b.n	8003f66 <RspAssamblyTxMsg+0x792>

		case CMD_FIRMWARE_UPDATE: {
		    tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = 0x00;
 8003f2a:	4b27      	ldr	r3, [pc, #156]	@ (8003fc8 <RspAssamblyTxMsg+0x7f4>)
 8003f2c:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8003f30:	1c5a      	adds	r2, r3, #1
 8003f32:	b2d1      	uxtb	r1, r2
 8003f34:	4a24      	ldr	r2, [pc, #144]	@ (8003fc8 <RspAssamblyTxMsg+0x7f4>)
 8003f36:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8003f3a:	461a      	mov	r2, r3
 8003f3c:	4b22      	ldr	r3, [pc, #136]	@ (8003fc8 <RspAssamblyTxMsg+0x7f4>)
 8003f3e:	4413      	add	r3, r2
 8003f40:	2200      	movs	r2, #0
 8003f42:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
		} break;
 8003f46:	e00e      	b.n	8003f66 <RspAssamblyTxMsg+0x792>
		}break;
 8003f48:	bf00      	nop
 8003f4a:	e00c      	b.n	8003f66 <RspAssamblyTxMsg+0x792>
		}break;
 8003f4c:	bf00      	nop
 8003f4e:	e00a      	b.n	8003f66 <RspAssamblyTxMsg+0x792>
		}break;
 8003f50:	bf00      	nop
 8003f52:	e008      	b.n	8003f66 <RspAssamblyTxMsg+0x792>
		}break;
 8003f54:	bf00      	nop
 8003f56:	e006      	b.n	8003f66 <RspAssamblyTxMsg+0x792>
		}break;
 8003f58:	bf00      	nop
 8003f5a:	e004      	b.n	8003f66 <RspAssamblyTxMsg+0x792>
		}break;
 8003f5c:	bf00      	nop
 8003f5e:	e002      	b.n	8003f66 <RspAssamblyTxMsg+0x792>
		}break;
 8003f60:	bf00      	nop
 8003f62:	e000      	b.n	8003f66 <RspAssamblyTxMsg+0x792>
		}break;
 8003f64:	bf00      	nop
	}

	tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = UART_Chksum((uint8_t *)tMsgPkt.Txbuff, tMsgPkt.TxMsgCnt); 	// CHECKSUM
 8003f66:	4b18      	ldr	r3, [pc, #96]	@ (8003fc8 <RspAssamblyTxMsg+0x7f4>)
 8003f68:	f893 2102 	ldrb.w	r2, [r3, #258]	@ 0x102
 8003f6c:	4b16      	ldr	r3, [pc, #88]	@ (8003fc8 <RspAssamblyTxMsg+0x7f4>)
 8003f6e:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8003f72:	1c59      	adds	r1, r3, #1
 8003f74:	b2c8      	uxtb	r0, r1
 8003f76:	4914      	ldr	r1, [pc, #80]	@ (8003fc8 <RspAssamblyTxMsg+0x7f4>)
 8003f78:	f881 0102 	strb.w	r0, [r1, #258]	@ 0x102
 8003f7c:	461c      	mov	r4, r3
 8003f7e:	4611      	mov	r1, r2
 8003f80:	4814      	ldr	r0, [pc, #80]	@ (8003fd4 <RspAssamblyTxMsg+0x800>)
 8003f82:	f001 ff85 	bl	8005e90 <UART_Chksum>
 8003f86:	4603      	mov	r3, r0
 8003f88:	461a      	mov	r2, r3
 8003f8a:	4b0f      	ldr	r3, [pc, #60]	@ (8003fc8 <RspAssamblyTxMsg+0x7f4>)
 8003f8c:	4423      	add	r3, r4
 8003f8e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
	UART_StuffAssambly();
 8003f92:	f001 febf 	bl	8005d14 <UART_StuffAssambly>
	tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = ETX; 	// ETX
 8003f96:	4b0c      	ldr	r3, [pc, #48]	@ (8003fc8 <RspAssamblyTxMsg+0x7f4>)
 8003f98:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8003f9c:	1c5a      	adds	r2, r3, #1
 8003f9e:	b2d1      	uxtb	r1, r2
 8003fa0:	4a09      	ldr	r2, [pc, #36]	@ (8003fc8 <RspAssamblyTxMsg+0x7f4>)
 8003fa2:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8003fa6:	461a      	mov	r2, r3
 8003fa8:	4b07      	ldr	r3, [pc, #28]	@ (8003fc8 <RspAssamblyTxMsg+0x7f4>)
 8003faa:	4413      	add	r3, r2
 8003fac:	22c2      	movs	r2, #194	@ 0xc2
 8003fae:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

	tMsgPkt.FlagTxPktOn = ON;
 8003fb2:	4b05      	ldr	r3, [pc, #20]	@ (8003fc8 <RspAssamblyTxMsg+0x7f4>)
 8003fb4:	2201      	movs	r2, #1
 8003fb6:	f883 2100 	strb.w	r2, [r3, #256]	@ 0x100
}
 8003fba:	bf00      	nop
 8003fbc:	3714      	adds	r7, #20
 8003fbe:	46bd      	mov	sp, r7
 8003fc0:	bd90      	pop	{r4, r7, pc}
 8003fc2:	bf00      	nop
 8003fc4:	2000028c 	.word	0x2000028c
 8003fc8:	20000570 	.word	0x20000570
 8003fcc:	20000094 	.word	0x20000094
 8003fd0:	20000084 	.word	0x20000084
 8003fd4:	200005f0 	.word	0x200005f0

08003fd8 <Manual_GetAdcMsg>:

void Manual_GetAdcMsg(void)
{
 8003fd8:	b598      	push	{r3, r4, r7, lr}
 8003fda:	af00      	add	r7, sp, #0
	if (ON == tSysState.FlagGetAdcOn)
 8003fdc:	4bb9      	ldr	r3, [pc, #740]	@ (80042c4 <Manual_GetAdcMsg+0x2ec>)
 8003fde:	79db      	ldrb	r3, [r3, #7]
 8003fe0:	2b01      	cmp	r3, #1
 8003fe2:	f040 80ef 	bne.w	80041c4 <Manual_GetAdcMsg+0x1ec>
	{
		if (OFF == tSysState.FlagLoopOn)
 8003fe6:	4bb7      	ldr	r3, [pc, #732]	@ (80042c4 <Manual_GetAdcMsg+0x2ec>)
 8003fe8:	7a1b      	ldrb	r3, [r3, #8]
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d106      	bne.n	8003ffc <Manual_GetAdcMsg+0x24>
		{
			UART_TxInit();
 8003fee:	f001 fb25 	bl	800563c <UART_TxInit>
			WaitTime_Init();
 8003ff2:	f7fe fadd 	bl	80025b0 <WaitTime_Init>
			tSysState.FlagLoopOn = ON;
 8003ff6:	4bb3      	ldr	r3, [pc, #716]	@ (80042c4 <Manual_GetAdcMsg+0x2ec>)
 8003ff8:	2201      	movs	r2, #1
 8003ffa:	721a      	strb	r2, [r3, #8]
		}

		//if ( TRUE == WaitHoldTime_mSec(ON, UART_MSG_SEND_ADC_TIME) )
		if(ON == m_FlagAdcSendOn)
 8003ffc:	4bb2      	ldr	r3, [pc, #712]	@ (80042c8 <Manual_GetAdcMsg+0x2f0>)
 8003ffe:	781b      	ldrb	r3, [r3, #0]
 8004000:	2b01      	cmp	r3, #1
 8004002:	f040 80cf 	bne.w	80041a4 <Manual_GetAdcMsg+0x1cc>
		{
			//Check Get ADC

			// HEADER
			tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = STX;
 8004006:	4bb1      	ldr	r3, [pc, #708]	@ (80042cc <Manual_GetAdcMsg+0x2f4>)
 8004008:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 800400c:	1c5a      	adds	r2, r3, #1
 800400e:	b2d1      	uxtb	r1, r2
 8004010:	4aae      	ldr	r2, [pc, #696]	@ (80042cc <Manual_GetAdcMsg+0x2f4>)
 8004012:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8004016:	461a      	mov	r2, r3
 8004018:	4bac      	ldr	r3, [pc, #688]	@ (80042cc <Manual_GetAdcMsg+0x2f4>)
 800401a:	4413      	add	r3, r2
 800401c:	22c0      	movs	r2, #192	@ 0xc0
 800401e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
			tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = 0x00; // ADDR
 8004022:	4baa      	ldr	r3, [pc, #680]	@ (80042cc <Manual_GetAdcMsg+0x2f4>)
 8004024:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8004028:	1c5a      	adds	r2, r3, #1
 800402a:	b2d1      	uxtb	r1, r2
 800402c:	4aa7      	ldr	r2, [pc, #668]	@ (80042cc <Manual_GetAdcMsg+0x2f4>)
 800402e:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8004032:	461a      	mov	r2, r3
 8004034:	4ba5      	ldr	r3, [pc, #660]	@ (80042cc <Manual_GetAdcMsg+0x2f4>)
 8004036:	4413      	add	r3, r2
 8004038:	2200      	movs	r2, #0
 800403a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

			tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = tSysState.SelGetAdcCh;
 800403e:	4ba3      	ldr	r3, [pc, #652]	@ (80042cc <Manual_GetAdcMsg+0x2f4>)
 8004040:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8004044:	1c5a      	adds	r2, r3, #1
 8004046:	b2d1      	uxtb	r1, r2
 8004048:	4aa0      	ldr	r2, [pc, #640]	@ (80042cc <Manual_GetAdcMsg+0x2f4>)
 800404a:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 800404e:	4619      	mov	r1, r3
 8004050:	4b9c      	ldr	r3, [pc, #624]	@ (80042c4 <Manual_GetAdcMsg+0x2ec>)
 8004052:	799a      	ldrb	r2, [r3, #6]
 8004054:	4b9d      	ldr	r3, [pc, #628]	@ (80042cc <Manual_GetAdcMsg+0x2f4>)
 8004056:	440b      	add	r3, r1
 8004058:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

			tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = 0x00; // MSG STATE
 800405c:	4b9b      	ldr	r3, [pc, #620]	@ (80042cc <Manual_GetAdcMsg+0x2f4>)
 800405e:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8004062:	1c5a      	adds	r2, r3, #1
 8004064:	b2d1      	uxtb	r1, r2
 8004066:	4a99      	ldr	r2, [pc, #612]	@ (80042cc <Manual_GetAdcMsg+0x2f4>)
 8004068:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 800406c:	461a      	mov	r2, r3
 800406e:	4b97      	ldr	r3, [pc, #604]	@ (80042cc <Manual_GetAdcMsg+0x2f4>)
 8004070:	4413      	add	r3, r2
 8004072:	2200      	movs	r2, #0
 8004074:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
			tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = 0x02; // Length
 8004078:	4b94      	ldr	r3, [pc, #592]	@ (80042cc <Manual_GetAdcMsg+0x2f4>)
 800407a:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 800407e:	1c5a      	adds	r2, r3, #1
 8004080:	b2d1      	uxtb	r1, r2
 8004082:	4a92      	ldr	r2, [pc, #584]	@ (80042cc <Manual_GetAdcMsg+0x2f4>)
 8004084:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8004088:	461a      	mov	r2, r3
 800408a:	4b90      	ldr	r3, [pc, #576]	@ (80042cc <Manual_GetAdcMsg+0x2f4>)
 800408c:	4413      	add	r3, r2
 800408e:	2202      	movs	r2, #2
 8004090:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

			if(ADC_GET_PD_CH == tSysState.SelGetAdcCh){
 8004094:	4b8b      	ldr	r3, [pc, #556]	@ (80042c4 <Manual_GetAdcMsg+0x2ec>)
 8004096:	799b      	ldrb	r3, [r3, #6]
 8004098:	2b08      	cmp	r3, #8
 800409a:	d125      	bne.n	80040e8 <Manual_GetAdcMsg+0x110>
				//tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = (uint8_t)( (tPdCtrl.CurrAdcVal >> 8) & 0xFF);
				//tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = (uint8_t)( (tPdCtrl.CurrAdcVal 	) & 0xFF);
				tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = (uint8_t)( (m_PeckPDAdVal >> 8) & 0xFF);
 800409c:	4b8c      	ldr	r3, [pc, #560]	@ (80042d0 <Manual_GetAdcMsg+0x2f8>)
 800409e:	881b      	ldrh	r3, [r3, #0]
 80040a0:	0a1b      	lsrs	r3, r3, #8
 80040a2:	b298      	uxth	r0, r3
 80040a4:	4b89      	ldr	r3, [pc, #548]	@ (80042cc <Manual_GetAdcMsg+0x2f4>)
 80040a6:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 80040aa:	1c5a      	adds	r2, r3, #1
 80040ac:	b2d1      	uxtb	r1, r2
 80040ae:	4a87      	ldr	r2, [pc, #540]	@ (80042cc <Manual_GetAdcMsg+0x2f4>)
 80040b0:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 80040b4:	4619      	mov	r1, r3
 80040b6:	b2c2      	uxtb	r2, r0
 80040b8:	4b84      	ldr	r3, [pc, #528]	@ (80042cc <Manual_GetAdcMsg+0x2f4>)
 80040ba:	440b      	add	r3, r1
 80040bc:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
				tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = (uint8_t)( (m_PeckPDAdVal) 	 & 0xFF);
 80040c0:	4b83      	ldr	r3, [pc, #524]	@ (80042d0 <Manual_GetAdcMsg+0x2f8>)
 80040c2:	8818      	ldrh	r0, [r3, #0]
 80040c4:	4b81      	ldr	r3, [pc, #516]	@ (80042cc <Manual_GetAdcMsg+0x2f4>)
 80040c6:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 80040ca:	1c5a      	adds	r2, r3, #1
 80040cc:	b2d1      	uxtb	r1, r2
 80040ce:	4a7f      	ldr	r2, [pc, #508]	@ (80042cc <Manual_GetAdcMsg+0x2f4>)
 80040d0:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 80040d4:	4619      	mov	r1, r3
 80040d6:	b2c2      	uxtb	r2, r0
 80040d8:	4b7c      	ldr	r3, [pc, #496]	@ (80042cc <Manual_GetAdcMsg+0x2f4>)
 80040da:	440b      	add	r3, r1
 80040dc:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
				m_FlagDectPeckOn = OFF;
 80040e0:	4b7c      	ldr	r3, [pc, #496]	@ (80042d4 <Manual_GetAdcMsg+0x2fc>)
 80040e2:	2200      	movs	r2, #0
 80040e4:	701a      	strb	r2, [r3, #0]
 80040e6:	e028      	b.n	800413a <Manual_GetAdcMsg+0x162>
			}
			else if(ADC_GET_SiPM_CH == tSysState.SelGetAdcCh){
 80040e8:	4b76      	ldr	r3, [pc, #472]	@ (80042c4 <Manual_GetAdcMsg+0x2ec>)
 80040ea:	799b      	ldrb	r3, [r3, #6]
 80040ec:	2b09      	cmp	r3, #9
 80040ee:	d124      	bne.n	800413a <Manual_GetAdcMsg+0x162>
				//tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = (uint8_t)( (tSiPmCtrl.CurrAdcVal >> 8) & 0xFF);
				//tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = (uint8_t)( (tSiPmCtrl.CurrAdcVal) 		& 0xFF);
				tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = (uint8_t)( (m_PeckSiPMAdVal >> 8)  & 0xFF);
 80040f0:	4b79      	ldr	r3, [pc, #484]	@ (80042d8 <Manual_GetAdcMsg+0x300>)
 80040f2:	881b      	ldrh	r3, [r3, #0]
 80040f4:	0a1b      	lsrs	r3, r3, #8
 80040f6:	b298      	uxth	r0, r3
 80040f8:	4b74      	ldr	r3, [pc, #464]	@ (80042cc <Manual_GetAdcMsg+0x2f4>)
 80040fa:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 80040fe:	1c5a      	adds	r2, r3, #1
 8004100:	b2d1      	uxtb	r1, r2
 8004102:	4a72      	ldr	r2, [pc, #456]	@ (80042cc <Manual_GetAdcMsg+0x2f4>)
 8004104:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8004108:	4619      	mov	r1, r3
 800410a:	b2c2      	uxtb	r2, r0
 800410c:	4b6f      	ldr	r3, [pc, #444]	@ (80042cc <Manual_GetAdcMsg+0x2f4>)
 800410e:	440b      	add	r3, r1
 8004110:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
				tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = (uint8_t)( (m_PeckSiPMAdVal) 	 	& 0xFF);
 8004114:	4b70      	ldr	r3, [pc, #448]	@ (80042d8 <Manual_GetAdcMsg+0x300>)
 8004116:	8818      	ldrh	r0, [r3, #0]
 8004118:	4b6c      	ldr	r3, [pc, #432]	@ (80042cc <Manual_GetAdcMsg+0x2f4>)
 800411a:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 800411e:	1c5a      	adds	r2, r3, #1
 8004120:	b2d1      	uxtb	r1, r2
 8004122:	4a6a      	ldr	r2, [pc, #424]	@ (80042cc <Manual_GetAdcMsg+0x2f4>)
 8004124:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8004128:	4619      	mov	r1, r3
 800412a:	b2c2      	uxtb	r2, r0
 800412c:	4b67      	ldr	r3, [pc, #412]	@ (80042cc <Manual_GetAdcMsg+0x2f4>)
 800412e:	440b      	add	r3, r1
 8004130:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
				m_FlagDectPeckOn2 = OFF;
 8004134:	4b69      	ldr	r3, [pc, #420]	@ (80042dc <Manual_GetAdcMsg+0x304>)
 8004136:	2200      	movs	r2, #0
 8004138:	701a      	strb	r2, [r3, #0]
			}

			//FOOTER
			tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = UART_Chksum((uint8_t *)tMsgPkt.Txbuff, tMsgPkt.TxMsgCnt);
 800413a:	4b64      	ldr	r3, [pc, #400]	@ (80042cc <Manual_GetAdcMsg+0x2f4>)
 800413c:	f893 2102 	ldrb.w	r2, [r3, #258]	@ 0x102
 8004140:	4b62      	ldr	r3, [pc, #392]	@ (80042cc <Manual_GetAdcMsg+0x2f4>)
 8004142:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8004146:	1c59      	adds	r1, r3, #1
 8004148:	b2c8      	uxtb	r0, r1
 800414a:	4960      	ldr	r1, [pc, #384]	@ (80042cc <Manual_GetAdcMsg+0x2f4>)
 800414c:	f881 0102 	strb.w	r0, [r1, #258]	@ 0x102
 8004150:	461c      	mov	r4, r3
 8004152:	4611      	mov	r1, r2
 8004154:	4862      	ldr	r0, [pc, #392]	@ (80042e0 <Manual_GetAdcMsg+0x308>)
 8004156:	f001 fe9b 	bl	8005e90 <UART_Chksum>
 800415a:	4603      	mov	r3, r0
 800415c:	461a      	mov	r2, r3
 800415e:	4b5b      	ldr	r3, [pc, #364]	@ (80042cc <Manual_GetAdcMsg+0x2f4>)
 8004160:	4423      	add	r3, r4
 8004162:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
			UART_StuffAssambly();
 8004166:	f001 fdd5 	bl	8005d14 <UART_StuffAssambly>
			tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = ETX;
 800416a:	4b58      	ldr	r3, [pc, #352]	@ (80042cc <Manual_GetAdcMsg+0x2f4>)
 800416c:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8004170:	1c5a      	adds	r2, r3, #1
 8004172:	b2d1      	uxtb	r1, r2
 8004174:	4a55      	ldr	r2, [pc, #340]	@ (80042cc <Manual_GetAdcMsg+0x2f4>)
 8004176:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 800417a:	461a      	mov	r2, r3
 800417c:	4b53      	ldr	r3, [pc, #332]	@ (80042cc <Manual_GetAdcMsg+0x2f4>)
 800417e:	4413      	add	r3, r2
 8004180:	22c2      	movs	r2, #194	@ 0xc2
 8004182:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

			tMsgPkt.FlagTxPktOn = ON;
 8004186:	4b51      	ldr	r3, [pc, #324]	@ (80042cc <Manual_GetAdcMsg+0x2f4>)
 8004188:	2201      	movs	r2, #1
 800418a:	f883 2100 	strb.w	r2, [r3, #256]	@ 0x100
			tPdCtrl.ChkCount = 0;
 800418e:	4b55      	ldr	r3, [pc, #340]	@ (80042e4 <Manual_GetAdcMsg+0x30c>)
 8004190:	2200      	movs	r2, #0
 8004192:	609a      	str	r2, [r3, #8]
			WaitTime_Init();
 8004194:	f7fe fa0c 	bl	80025b0 <WaitTime_Init>
			Calc_Init();
 8004198:	f7fd fb6e 	bl	8001878 <Calc_Init>


			m_FlagAdcSendOn = OFF;
 800419c:	4b4a      	ldr	r3, [pc, #296]	@ (80042c8 <Manual_GetAdcMsg+0x2f0>)
 800419e:	2200      	movs	r2, #0
 80041a0:	701a      	strb	r2, [r3, #0]
		tMsgPkt.FlagTxPktOn = ON;
		WaitTime_Init();
		tPdCtrl.ChkCount = 0;
		m_SysProcSeq = SYS_SEQ_STANDBY_MODE;
	}
}
 80041a2:	e08c      	b.n	80042be <Manual_GetAdcMsg+0x2e6>
			if(ADC_GET_PD_CH == tSysState.SelGetAdcCh){ RngOfPdAdcSamplingVal(tPdCtrl.CurrAdcVal); 	 	 }
 80041a4:	4b47      	ldr	r3, [pc, #284]	@ (80042c4 <Manual_GetAdcMsg+0x2ec>)
 80041a6:	799b      	ldrb	r3, [r3, #6]
 80041a8:	2b08      	cmp	r3, #8
 80041aa:	d105      	bne.n	80041b8 <Manual_GetAdcMsg+0x1e0>
 80041ac:	4b4d      	ldr	r3, [pc, #308]	@ (80042e4 <Manual_GetAdcMsg+0x30c>)
 80041ae:	88db      	ldrh	r3, [r3, #6]
 80041b0:	4618      	mov	r0, r3
 80041b2:	f000 faff 	bl	80047b4 <RngOfPdAdcSamplingVal>
}
 80041b6:	e082      	b.n	80042be <Manual_GetAdcMsg+0x2e6>
			else 									  {	RngOfSiPmAdcSamplingVal(tSiPmCtrl.CurrAdcVal);	 }
 80041b8:	4b4b      	ldr	r3, [pc, #300]	@ (80042e8 <Manual_GetAdcMsg+0x310>)
 80041ba:	88db      	ldrh	r3, [r3, #6]
 80041bc:	4618      	mov	r0, r3
 80041be:	f000 fbc7 	bl	8004950 <RngOfSiPmAdcSamplingVal>
}
 80041c2:	e07c      	b.n	80042be <Manual_GetAdcMsg+0x2e6>
		UART_TxInit();
 80041c4:	f001 fa3a 	bl	800563c <UART_TxInit>
		tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = STX;
 80041c8:	4b40      	ldr	r3, [pc, #256]	@ (80042cc <Manual_GetAdcMsg+0x2f4>)
 80041ca:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 80041ce:	1c5a      	adds	r2, r3, #1
 80041d0:	b2d1      	uxtb	r1, r2
 80041d2:	4a3e      	ldr	r2, [pc, #248]	@ (80042cc <Manual_GetAdcMsg+0x2f4>)
 80041d4:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 80041d8:	461a      	mov	r2, r3
 80041da:	4b3c      	ldr	r3, [pc, #240]	@ (80042cc <Manual_GetAdcMsg+0x2f4>)
 80041dc:	4413      	add	r3, r2
 80041de:	22c0      	movs	r2, #192	@ 0xc0
 80041e0:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
		tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = 0x00; // ADDR
 80041e4:	4b39      	ldr	r3, [pc, #228]	@ (80042cc <Manual_GetAdcMsg+0x2f4>)
 80041e6:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 80041ea:	1c5a      	adds	r2, r3, #1
 80041ec:	b2d1      	uxtb	r1, r2
 80041ee:	4a37      	ldr	r2, [pc, #220]	@ (80042cc <Manual_GetAdcMsg+0x2f4>)
 80041f0:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 80041f4:	461a      	mov	r2, r3
 80041f6:	4b35      	ldr	r3, [pc, #212]	@ (80042cc <Manual_GetAdcMsg+0x2f4>)
 80041f8:	4413      	add	r3, r2
 80041fa:	2200      	movs	r2, #0
 80041fc:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
		tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = tSysState.SelGetAdcCh;
 8004200:	4b32      	ldr	r3, [pc, #200]	@ (80042cc <Manual_GetAdcMsg+0x2f4>)
 8004202:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8004206:	1c5a      	adds	r2, r3, #1
 8004208:	b2d1      	uxtb	r1, r2
 800420a:	4a30      	ldr	r2, [pc, #192]	@ (80042cc <Manual_GetAdcMsg+0x2f4>)
 800420c:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8004210:	4619      	mov	r1, r3
 8004212:	4b2c      	ldr	r3, [pc, #176]	@ (80042c4 <Manual_GetAdcMsg+0x2ec>)
 8004214:	799a      	ldrb	r2, [r3, #6]
 8004216:	4b2d      	ldr	r3, [pc, #180]	@ (80042cc <Manual_GetAdcMsg+0x2f4>)
 8004218:	440b      	add	r3, r1
 800421a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
		tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = tMsgPkt.MsgState; // MSG STATE
 800421e:	4b2b      	ldr	r3, [pc, #172]	@ (80042cc <Manual_GetAdcMsg+0x2f4>)
 8004220:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8004224:	1c5a      	adds	r2, r3, #1
 8004226:	b2d1      	uxtb	r1, r2
 8004228:	4a28      	ldr	r2, [pc, #160]	@ (80042cc <Manual_GetAdcMsg+0x2f4>)
 800422a:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 800422e:	4619      	mov	r1, r3
 8004230:	4b26      	ldr	r3, [pc, #152]	@ (80042cc <Manual_GetAdcMsg+0x2f4>)
 8004232:	f893 210a 	ldrb.w	r2, [r3, #266]	@ 0x10a
 8004236:	4b25      	ldr	r3, [pc, #148]	@ (80042cc <Manual_GetAdcMsg+0x2f4>)
 8004238:	440b      	add	r3, r1
 800423a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
		tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = 0x00; // Length
 800423e:	4b23      	ldr	r3, [pc, #140]	@ (80042cc <Manual_GetAdcMsg+0x2f4>)
 8004240:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8004244:	1c5a      	adds	r2, r3, #1
 8004246:	b2d1      	uxtb	r1, r2
 8004248:	4a20      	ldr	r2, [pc, #128]	@ (80042cc <Manual_GetAdcMsg+0x2f4>)
 800424a:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 800424e:	461a      	mov	r2, r3
 8004250:	4b1e      	ldr	r3, [pc, #120]	@ (80042cc <Manual_GetAdcMsg+0x2f4>)
 8004252:	4413      	add	r3, r2
 8004254:	2200      	movs	r2, #0
 8004256:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
		tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = UART_Chksum((uint8_t *)tMsgPkt.Txbuff, tMsgPkt.TxMsgCnt);
 800425a:	4b1c      	ldr	r3, [pc, #112]	@ (80042cc <Manual_GetAdcMsg+0x2f4>)
 800425c:	f893 2102 	ldrb.w	r2, [r3, #258]	@ 0x102
 8004260:	4b1a      	ldr	r3, [pc, #104]	@ (80042cc <Manual_GetAdcMsg+0x2f4>)
 8004262:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8004266:	1c59      	adds	r1, r3, #1
 8004268:	b2c8      	uxtb	r0, r1
 800426a:	4918      	ldr	r1, [pc, #96]	@ (80042cc <Manual_GetAdcMsg+0x2f4>)
 800426c:	f881 0102 	strb.w	r0, [r1, #258]	@ 0x102
 8004270:	461c      	mov	r4, r3
 8004272:	4611      	mov	r1, r2
 8004274:	481a      	ldr	r0, [pc, #104]	@ (80042e0 <Manual_GetAdcMsg+0x308>)
 8004276:	f001 fe0b 	bl	8005e90 <UART_Chksum>
 800427a:	4603      	mov	r3, r0
 800427c:	461a      	mov	r2, r3
 800427e:	4b13      	ldr	r3, [pc, #76]	@ (80042cc <Manual_GetAdcMsg+0x2f4>)
 8004280:	4423      	add	r3, r4
 8004282:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
		UART_StuffAssambly();
 8004286:	f001 fd45 	bl	8005d14 <UART_StuffAssambly>
		tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = ETX;
 800428a:	4b10      	ldr	r3, [pc, #64]	@ (80042cc <Manual_GetAdcMsg+0x2f4>)
 800428c:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8004290:	1c5a      	adds	r2, r3, #1
 8004292:	b2d1      	uxtb	r1, r2
 8004294:	4a0d      	ldr	r2, [pc, #52]	@ (80042cc <Manual_GetAdcMsg+0x2f4>)
 8004296:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 800429a:	461a      	mov	r2, r3
 800429c:	4b0b      	ldr	r3, [pc, #44]	@ (80042cc <Manual_GetAdcMsg+0x2f4>)
 800429e:	4413      	add	r3, r2
 80042a0:	22c2      	movs	r2, #194	@ 0xc2
 80042a2:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
		tMsgPkt.FlagTxPktOn = ON;
 80042a6:	4b09      	ldr	r3, [pc, #36]	@ (80042cc <Manual_GetAdcMsg+0x2f4>)
 80042a8:	2201      	movs	r2, #1
 80042aa:	f883 2100 	strb.w	r2, [r3, #256]	@ 0x100
		WaitTime_Init();
 80042ae:	f7fe f97f 	bl	80025b0 <WaitTime_Init>
		tPdCtrl.ChkCount = 0;
 80042b2:	4b0c      	ldr	r3, [pc, #48]	@ (80042e4 <Manual_GetAdcMsg+0x30c>)
 80042b4:	2200      	movs	r2, #0
 80042b6:	609a      	str	r2, [r3, #8]
		m_SysProcSeq = SYS_SEQ_STANDBY_MODE;
 80042b8:	4b0c      	ldr	r3, [pc, #48]	@ (80042ec <Manual_GetAdcMsg+0x314>)
 80042ba:	2240      	movs	r2, #64	@ 0x40
 80042bc:	701a      	strb	r2, [r3, #0]
}
 80042be:	bf00      	nop
 80042c0:	bd98      	pop	{r3, r4, r7, pc}
 80042c2:	bf00      	nop
 80042c4:	2000028c 	.word	0x2000028c
 80042c8:	200002e0 	.word	0x200002e0
 80042cc:	20000570 	.word	0x20000570
 80042d0:	200002da 	.word	0x200002da
 80042d4:	200002de 	.word	0x200002de
 80042d8:	200002dc 	.word	0x200002dc
 80042dc:	200002df 	.word	0x200002df
 80042e0:	200005f0 	.word	0x200005f0
 80042e4:	20000074 	.word	0x20000074
 80042e8:	200000a4 	.word	0x200000a4
 80042ec:	200002d5 	.word	0x200002d5

080042f0 <PostMessage_Proc>:

void PostMessage_Proc(void)
{
 80042f0:	b580      	push	{r7, lr}
 80042f2:	af00      	add	r7, sp, #0
	if(ON == tMsgPkt.FlagRxPktOn)
 80042f4:	4bb5      	ldr	r3, [pc, #724]	@ (80045cc <PostMessage_Proc+0x2dc>)
 80042f6:	f893 3101 	ldrb.w	r3, [r3, #257]	@ 0x101
 80042fa:	2b01      	cmp	r3, #1
 80042fc:	f040 822a 	bne.w	8004754 <PostMessage_Proc+0x464>
	{


		switch(tMsgPkt.Cmd)
 8004300:	4bb2      	ldr	r3, [pc, #712]	@ (80045cc <PostMessage_Proc+0x2dc>)
 8004302:	f893 3105 	ldrb.w	r3, [r3, #261]	@ 0x105
 8004306:	2b12      	cmp	r3, #18
 8004308:	dc2e      	bgt.n	8004368 <PostMessage_Proc+0x78>
 800430a:	2b00      	cmp	r3, #0
 800430c:	f2c0 821c 	blt.w	8004748 <PostMessage_Proc+0x458>
 8004310:	2b12      	cmp	r3, #18
 8004312:	f200 8219 	bhi.w	8004748 <PostMessage_Proc+0x458>
 8004316:	a201      	add	r2, pc, #4	@ (adr r2, 800431c <PostMessage_Proc+0x2c>)
 8004318:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800431c:	08004371 	.word	0x08004371
 8004320:	0800437f 	.word	0x0800437f
 8004324:	0800439d 	.word	0x0800439d
 8004328:	080043c5 	.word	0x080043c5
 800432c:	080043d7 	.word	0x080043d7
 8004330:	080043df 	.word	0x080043df
 8004334:	080043f3 	.word	0x080043f3
 8004338:	08004463 	.word	0x08004463
 800433c:	080044ab 	.word	0x080044ab
 8004340:	080044e5 	.word	0x080044e5
 8004344:	0800451f 	.word	0x0800451f
 8004348:	08004533 	.word	0x08004533
 800434c:	08004547 	.word	0x08004547
 8004350:	08004599 	.word	0x08004599
 8004354:	080045dd 	.word	0x080045dd
 8004358:	08004669 	.word	0x08004669
 800435c:	080045fb 	.word	0x080045fb
 8004360:	0800468d 	.word	0x0800468d
 8004364:	08004643 	.word	0x08004643
 8004368:	2bf0      	cmp	r3, #240	@ 0xf0
 800436a:	f000 8171 	beq.w	8004650 <PostMessage_Proc+0x360>
 800436e:	e1eb      	b.n	8004748 <PostMessage_Proc+0x458>
		{
			case CMD_BIT_MANUAL_START :
			{
				tSysState.FlagBitChkOn = ON;
 8004370:	4b97      	ldr	r3, [pc, #604]	@ (80045d0 <PostMessage_Proc+0x2e0>)
 8004372:	2201      	movs	r2, #1
 8004374:	749a      	strb	r2, [r3, #18]
				m_SysProcSeq = SYS_SEQ_IDLE;
 8004376:	4b97      	ldr	r3, [pc, #604]	@ (80045d4 <PostMessage_Proc+0x2e4>)
 8004378:	2200      	movs	r2, #0
 800437a:	701a      	strb	r2, [r3, #0]
			}break;
 800437c:	e1e4      	b.n	8004748 <PostMessage_Proc+0x458>

			case CMD_MEASUER_START :
			{
				RspAssamblyTxMsg(tMsgPkt.Cmd);
 800437e:	4b93      	ldr	r3, [pc, #588]	@ (80045cc <PostMessage_Proc+0x2dc>)
 8004380:	f893 3105 	ldrb.w	r3, [r3, #261]	@ 0x105
 8004384:	4618      	mov	r0, r3
 8004386:	f7ff fa25 	bl	80037d4 <RspAssamblyTxMsg>
				Measure_Start();
 800438a:	f7fe fd99 	bl	8002ec0 <Measure_Start>
				tSysState.FlagOperModeOn = ON;
 800438e:	4b90      	ldr	r3, [pc, #576]	@ (80045d0 <PostMessage_Proc+0x2e0>)
 8004390:	2201      	movs	r2, #1
 8004392:	72da      	strb	r2, [r3, #11]
				m_SysProcSeq = SYS_SEQ_OPRATION_MODE;
 8004394:	4b8f      	ldr	r3, [pc, #572]	@ (80045d4 <PostMessage_Proc+0x2e4>)
 8004396:	2250      	movs	r2, #80	@ 0x50
 8004398:	701a      	strb	r2, [r3, #0]
 			}break;
 800439a:	e1d5      	b.n	8004748 <PostMessage_Proc+0x458>

			case CMD_MEASUER_STOP :
			{
				RspAssamblyTxMsg(tMsgPkt.Cmd);
 800439c:	4b8b      	ldr	r3, [pc, #556]	@ (80045cc <PostMessage_Proc+0x2dc>)
 800439e:	f893 3105 	ldrb.w	r3, [r3, #261]	@ 0x105
 80043a2:	4618      	mov	r0, r3
 80043a4:	f7ff fa16 	bl	80037d4 <RspAssamblyTxMsg>
				Measure_Stop();
 80043a8:	f7fe fdc4 	bl	8002f34 <Measure_Stop>
				tSysState.FlagOperModeOn = OFF;
 80043ac:	4b88      	ldr	r3, [pc, #544]	@ (80045d0 <PostMessage_Proc+0x2e0>)
 80043ae:	2200      	movs	r2, #0
 80043b0:	72da      	strb	r2, [r3, #11]
				SetCfg_CurrentFanUseTime(tFan.CleWorkTime);
 80043b2:	4b89      	ldr	r3, [pc, #548]	@ (80045d8 <PostMessage_Proc+0x2e8>)
 80043b4:	689b      	ldr	r3, [r3, #8]
 80043b6:	4618      	mov	r0, r3
 80043b8:	f7fd fd3e 	bl	8001e38 <SetCfg_CurrentFanUseTime>
				m_SysProcSeq = SYS_SEQ_STANDBY_MODE;
 80043bc:	4b85      	ldr	r3, [pc, #532]	@ (80045d4 <PostMessage_Proc+0x2e4>)
 80043be:	2240      	movs	r2, #64	@ 0x40
 80043c0:	701a      	strb	r2, [r3, #0]
 			}break;
 80043c2:	e1c1      	b.n	8004748 <PostMessage_Proc+0x458>

			case CMD_MEASUER_READ_VAL :
			{
				Measure_Start();
 80043c4:	f7fe fd7c 	bl	8002ec0 <Measure_Start>
				tSysState.FlagSendPmResultOn = ON;
 80043c8:	4b81      	ldr	r3, [pc, #516]	@ (80045d0 <PostMessage_Proc+0x2e0>)
 80043ca:	2201      	movs	r2, #1
 80043cc:	729a      	strb	r2, [r3, #10]
				m_SysProcSeq = SYS_SEQ_OPRATION_MODE;
 80043ce:	4b81      	ldr	r3, [pc, #516]	@ (80045d4 <PostMessage_Proc+0x2e4>)
 80043d0:	2250      	movs	r2, #80	@ 0x50
 80043d2:	701a      	strb	r2, [r3, #0]
			}break;
 80043d4:	e1b8      	b.n	8004748 <PostMessage_Proc+0x458>

			case CMD_START_FAN_CLEAN :
			{
				m_SysProcSeq = SYS_SEQ_MANUAL_FAN_CLEAN_MODE;
 80043d6:	4b7f      	ldr	r3, [pc, #508]	@ (80045d4 <PostMessage_Proc+0x2e4>)
 80043d8:	2264      	movs	r2, #100	@ 0x64
 80043da:	701a      	strb	r2, [r3, #0]
			}break;
 80043dc:	e1b4      	b.n	8004748 <PostMessage_Proc+0x458>

			case CMD_GET_AT_CLEAN_SEC :
			{
				tSysState.ClientReqType = CLIENT_REQ_GET;
 80043de:	4b7c      	ldr	r3, [pc, #496]	@ (80045d0 <PostMessage_Proc+0x2e0>)
 80043e0:	2201      	movs	r2, #1
 80043e2:	741a      	strb	r2, [r3, #16]
				RspAssamblyTxMsg(tMsgPkt.Cmd);
 80043e4:	4b79      	ldr	r3, [pc, #484]	@ (80045cc <PostMessage_Proc+0x2dc>)
 80043e6:	f893 3105 	ldrb.w	r3, [r3, #261]	@ 0x105
 80043ea:	4618      	mov	r0, r3
 80043ec:	f7ff f9f2 	bl	80037d4 <RspAssamblyTxMsg>
			}break;
 80043f0:	e1aa      	b.n	8004748 <PostMessage_Proc+0x458>


			case CMD_AT_CLEAN_INTVAL :
			{
				if (0x01 == tMsgPkt.Leng) {tSysState.ClientReqType = CLIENT_REQ_GET;}
 80043f2:	4b76      	ldr	r3, [pc, #472]	@ (80045cc <PostMessage_Proc+0x2dc>)
 80043f4:	f893 3108 	ldrb.w	r3, [r3, #264]	@ 0x108
 80043f8:	2b01      	cmp	r3, #1
 80043fa:	d102      	bne.n	8004402 <PostMessage_Proc+0x112>
 80043fc:	4b74      	ldr	r3, [pc, #464]	@ (80045d0 <PostMessage_Proc+0x2e0>)
 80043fe:	2201      	movs	r2, #1
 8004400:	741a      	strb	r2, [r3, #16]
				if (0x05 == tMsgPkt.Leng)
 8004402:	4b72      	ldr	r3, [pc, #456]	@ (80045cc <PostMessage_Proc+0x2dc>)
 8004404:	f893 3108 	ldrb.w	r3, [r3, #264]	@ 0x108
 8004408:	2b05      	cmp	r3, #5
 800440a:	d123      	bne.n	8004454 <PostMessage_Proc+0x164>
				{
					tSysState.ClientReqType = CLIENT_REQ_SET;
 800440c:	4b70      	ldr	r3, [pc, #448]	@ (80045d0 <PostMessage_Proc+0x2e0>)
 800440e:	2202      	movs	r2, #2
 8004410:	741a      	strb	r2, [r3, #16]

					tFan.CleInterval  = (uint32_t)( tMsgPkt.RxBuff[5] << 24);
 8004412:	4b6e      	ldr	r3, [pc, #440]	@ (80045cc <PostMessage_Proc+0x2dc>)
 8004414:	795b      	ldrb	r3, [r3, #5]
 8004416:	061b      	lsls	r3, r3, #24
 8004418:	4a6f      	ldr	r2, [pc, #444]	@ (80045d8 <PostMessage_Proc+0x2e8>)
 800441a:	60d3      	str	r3, [r2, #12]
					tFan.CleInterval |= (uint32_t)( tMsgPkt.RxBuff[6] << 16);
 800441c:	4b6e      	ldr	r3, [pc, #440]	@ (80045d8 <PostMessage_Proc+0x2e8>)
 800441e:	68da      	ldr	r2, [r3, #12]
 8004420:	4b6a      	ldr	r3, [pc, #424]	@ (80045cc <PostMessage_Proc+0x2dc>)
 8004422:	799b      	ldrb	r3, [r3, #6]
 8004424:	041b      	lsls	r3, r3, #16
 8004426:	4313      	orrs	r3, r2
 8004428:	4a6b      	ldr	r2, [pc, #428]	@ (80045d8 <PostMessage_Proc+0x2e8>)
 800442a:	60d3      	str	r3, [r2, #12]
					tFan.CleInterval |= (uint32_t)( tMsgPkt.RxBuff[7] << 8);
 800442c:	4b6a      	ldr	r3, [pc, #424]	@ (80045d8 <PostMessage_Proc+0x2e8>)
 800442e:	68da      	ldr	r2, [r3, #12]
 8004430:	4b66      	ldr	r3, [pc, #408]	@ (80045cc <PostMessage_Proc+0x2dc>)
 8004432:	79db      	ldrb	r3, [r3, #7]
 8004434:	021b      	lsls	r3, r3, #8
 8004436:	4313      	orrs	r3, r2
 8004438:	4a67      	ldr	r2, [pc, #412]	@ (80045d8 <PostMessage_Proc+0x2e8>)
 800443a:	60d3      	str	r3, [r2, #12]
					tFan.CleInterval |= (uint32_t)( tMsgPkt.RxBuff[8] );
 800443c:	4b66      	ldr	r3, [pc, #408]	@ (80045d8 <PostMessage_Proc+0x2e8>)
 800443e:	68db      	ldr	r3, [r3, #12]
 8004440:	4a62      	ldr	r2, [pc, #392]	@ (80045cc <PostMessage_Proc+0x2dc>)
 8004442:	7a12      	ldrb	r2, [r2, #8]
 8004444:	4313      	orrs	r3, r2
 8004446:	4a64      	ldr	r2, [pc, #400]	@ (80045d8 <PostMessage_Proc+0x2e8>)
 8004448:	60d3      	str	r3, [r2, #12]

					SetCfg_CurrentFanInterValTime(tFan.CleInterval);
 800444a:	4b63      	ldr	r3, [pc, #396]	@ (80045d8 <PostMessage_Proc+0x2e8>)
 800444c:	68db      	ldr	r3, [r3, #12]
 800444e:	4618      	mov	r0, r3
 8004450:	f7fd fd06 	bl	8001e60 <SetCfg_CurrentFanInterValTime>
				}

				RspAssamblyTxMsg(tMsgPkt.Cmd);
 8004454:	4b5d      	ldr	r3, [pc, #372]	@ (80045cc <PostMessage_Proc+0x2dc>)
 8004456:	f893 3105 	ldrb.w	r3, [r3, #261]	@ 0x105
 800445a:	4618      	mov	r0, r3
 800445c:	f7ff f9ba 	bl	80037d4 <RspAssamblyTxMsg>
			}break;
 8004460:	e172      	b.n	8004748 <PostMessage_Proc+0x458>

			case CMD_BOUNDARY_VOLT :
			{
				if (0x02 == tMsgPkt.Leng) { tSysState.ClientReqType = CLIENT_REQ_GET; tSysState.ClientReqSelCh = tMsgPkt.RxBuff[5]; }
 8004462:	4b5a      	ldr	r3, [pc, #360]	@ (80045cc <PostMessage_Proc+0x2dc>)
 8004464:	f893 3108 	ldrb.w	r3, [r3, #264]	@ 0x108
 8004468:	2b02      	cmp	r3, #2
 800446a:	d106      	bne.n	800447a <PostMessage_Proc+0x18a>
 800446c:	4b58      	ldr	r3, [pc, #352]	@ (80045d0 <PostMessage_Proc+0x2e0>)
 800446e:	2201      	movs	r2, #1
 8004470:	741a      	strb	r2, [r3, #16]
 8004472:	4b56      	ldr	r3, [pc, #344]	@ (80045cc <PostMessage_Proc+0x2dc>)
 8004474:	795a      	ldrb	r2, [r3, #5]
 8004476:	4b56      	ldr	r3, [pc, #344]	@ (80045d0 <PostMessage_Proc+0x2e0>)
 8004478:	73da      	strb	r2, [r3, #15]
				if (0x04 == tMsgPkt.Leng)
 800447a:	4b54      	ldr	r3, [pc, #336]	@ (80045cc <PostMessage_Proc+0x2dc>)
 800447c:	f893 3108 	ldrb.w	r3, [r3, #264]	@ 0x108
 8004480:	2b04      	cmp	r3, #4
 8004482:	d10b      	bne.n	800449c <PostMessage_Proc+0x1ac>
				{
					tSysState.ClientReqType = CLIENT_REQ_SET;
 8004484:	4b52      	ldr	r3, [pc, #328]	@ (80045d0 <PostMessage_Proc+0x2e0>)
 8004486:	2202      	movs	r2, #2
 8004488:	741a      	strb	r2, [r3, #16]
					tSysState.ClientReqSelCh = tMsgPkt.RxBuff[5];
 800448a:	4b50      	ldr	r3, [pc, #320]	@ (80045cc <PostMessage_Proc+0x2dc>)
 800448c:	795a      	ldrb	r2, [r3, #5]
 800448e:	4b50      	ldr	r3, [pc, #320]	@ (80045d0 <PostMessage_Proc+0x2e0>)
 8004490:	73da      	strb	r2, [r3, #15]

					SetBoundaryVolt(tSysState.ClientReqSelCh);
 8004492:	4b4f      	ldr	r3, [pc, #316]	@ (80045d0 <PostMessage_Proc+0x2e0>)
 8004494:	7bdb      	ldrb	r3, [r3, #15]
 8004496:	4618      	mov	r0, r3
 8004498:	f7fe febe 	bl	8003218 <SetBoundaryVolt>
				}

				RspAssamblyTxMsg(tMsgPkt.Cmd);
 800449c:	4b4b      	ldr	r3, [pc, #300]	@ (80045cc <PostMessage_Proc+0x2dc>)
 800449e:	f893 3105 	ldrb.w	r3, [r3, #261]	@ 0x105
 80044a2:	4618      	mov	r0, r3
 80044a4:	f7ff f996 	bl	80037d4 <RspAssamblyTxMsg>
			}break;
 80044a8:	e14e      	b.n	8004748 <PostMessage_Proc+0x458>

			case CMD_PD_TEST_MODE :
			{
				if(SYS_SEQ_OPRATION_MODE != m_SysProcSeq)
 80044aa:	4b4a      	ldr	r3, [pc, #296]	@ (80045d4 <PostMessage_Proc+0x2e4>)
 80044ac:	781b      	ldrb	r3, [r3, #0]
 80044ae:	2b50      	cmp	r3, #80	@ 0x50
 80044b0:	f000 8147 	beq.w	8004742 <PostMessage_Proc+0x452>
				{
					if(ON == tMsgPkt.RxBuff[5]) 	{ Measure_Start(); FAN_Ctrl(LO, ON);  }
 80044b4:	4b45      	ldr	r3, [pc, #276]	@ (80045cc <PostMessage_Proc+0x2dc>)
 80044b6:	795b      	ldrb	r3, [r3, #5]
 80044b8:	2b01      	cmp	r3, #1
 80044ba:	d106      	bne.n	80044ca <PostMessage_Proc+0x1da>
 80044bc:	f7fe fd00 	bl	8002ec0 <Measure_Start>
 80044c0:	2101      	movs	r1, #1
 80044c2:	2000      	movs	r0, #0
 80044c4:	f7fd f942 	bl	800174c <FAN_Ctrl>
 80044c8:	e005      	b.n	80044d6 <PostMessage_Proc+0x1e6>
					else							{ Measure_Stop();  FAN_Ctrl(LO, OFF); }
 80044ca:	f7fe fd33 	bl	8002f34 <Measure_Stop>
 80044ce:	2100      	movs	r1, #0
 80044d0:	2000      	movs	r0, #0
 80044d2:	f7fd f93b 	bl	800174c <FAN_Ctrl>

					tSysState.SelGetAdcCh = ADC_GET_PD_CH;
 80044d6:	4b3e      	ldr	r3, [pc, #248]	@ (80045d0 <PostMessage_Proc+0x2e0>)
 80044d8:	2208      	movs	r2, #8
 80044da:	719a      	strb	r2, [r3, #6]
					m_SysProcSeq = SYS_SEQ_GET_ADC_TEST_MODE;
 80044dc:	4b3d      	ldr	r3, [pc, #244]	@ (80045d4 <PostMessage_Proc+0x2e4>)
 80044de:	2270      	movs	r2, #112	@ 0x70
 80044e0:	701a      	strb	r2, [r3, #0]
				}
			}break;
 80044e2:	e12e      	b.n	8004742 <PostMessage_Proc+0x452>

			case CMD_SIPM_TEST_MODE :
			{
				if(SYS_SEQ_OPRATION_MODE != m_SysProcSeq)
 80044e4:	4b3b      	ldr	r3, [pc, #236]	@ (80045d4 <PostMessage_Proc+0x2e4>)
 80044e6:	781b      	ldrb	r3, [r3, #0]
 80044e8:	2b50      	cmp	r3, #80	@ 0x50
 80044ea:	f000 812c 	beq.w	8004746 <PostMessage_Proc+0x456>
				{
					if(ON == tMsgPkt.RxBuff[5])  	{ Measure_Start();  FAN_Ctrl(LO, ON);  }
 80044ee:	4b37      	ldr	r3, [pc, #220]	@ (80045cc <PostMessage_Proc+0x2dc>)
 80044f0:	795b      	ldrb	r3, [r3, #5]
 80044f2:	2b01      	cmp	r3, #1
 80044f4:	d106      	bne.n	8004504 <PostMessage_Proc+0x214>
 80044f6:	f7fe fce3 	bl	8002ec0 <Measure_Start>
 80044fa:	2101      	movs	r1, #1
 80044fc:	2000      	movs	r0, #0
 80044fe:	f7fd f925 	bl	800174c <FAN_Ctrl>
 8004502:	e005      	b.n	8004510 <PostMessage_Proc+0x220>
					else							{ Measure_Stop();   FAN_Ctrl(LO, OFF); }
 8004504:	f7fe fd16 	bl	8002f34 <Measure_Stop>
 8004508:	2100      	movs	r1, #0
 800450a:	2000      	movs	r0, #0
 800450c:	f7fd f91e 	bl	800174c <FAN_Ctrl>

					tSysState.SelGetAdcCh = ADC_GET_SiPM_CH;
 8004510:	4b2f      	ldr	r3, [pc, #188]	@ (80045d0 <PostMessage_Proc+0x2e0>)
 8004512:	2209      	movs	r2, #9
 8004514:	719a      	strb	r2, [r3, #6]
					m_SysProcSeq = SYS_SEQ_GET_ADC_TEST_MODE;
 8004516:	4b2f      	ldr	r3, [pc, #188]	@ (80045d4 <PostMessage_Proc+0x2e4>)
 8004518:	2270      	movs	r2, #112	@ 0x70
 800451a:	701a      	strb	r2, [r3, #0]
				}
			}break;
 800451c:	e113      	b.n	8004746 <PostMessage_Proc+0x456>


			case CMD_SLEEP_MODE :
			{
				RspAssamblyTxMsg(tMsgPkt.Cmd);
 800451e:	4b2b      	ldr	r3, [pc, #172]	@ (80045cc <PostMessage_Proc+0x2dc>)
 8004520:	f893 3105 	ldrb.w	r3, [r3, #261]	@ 0x105
 8004524:	4618      	mov	r0, r3
 8004526:	f7ff f955 	bl	80037d4 <RspAssamblyTxMsg>
				m_SysProcSeq = SYS_SEQ_POWER_DOWN_MODE;
 800452a:	4b2a      	ldr	r3, [pc, #168]	@ (80045d4 <PostMessage_Proc+0x2e4>)
 800452c:	2260      	movs	r2, #96	@ 0x60
 800452e:	701a      	strb	r2, [r3, #0]
			}break;
 8004530:	e10a      	b.n	8004748 <PostMessage_Proc+0x458>

			case CMD_WAKE_UP :
			{
				RspAssamblyTxMsg(tMsgPkt.Cmd);
 8004532:	4b26      	ldr	r3, [pc, #152]	@ (80045cc <PostMessage_Proc+0x2dc>)
 8004534:	f893 3105 	ldrb.w	r3, [r3, #261]	@ 0x105
 8004538:	4618      	mov	r0, r3
 800453a:	f7ff f94b 	bl	80037d4 <RspAssamblyTxMsg>
				m_SysProcSeq = SYS_SEQ_STANDBY_MODE;
 800453e:	4b25      	ldr	r3, [pc, #148]	@ (80045d4 <PostMessage_Proc+0x2e4>)
 8004540:	2240      	movs	r2, #64	@ 0x40
 8004542:	701a      	strb	r2, [r3, #0]
			}break;
 8004544:	e100      	b.n	8004748 <PostMessage_Proc+0x458>

			// Error
			case CMD_DEVICE_INFO :
			{
				if (0x01 == tMsgPkt.Leng) { tSysState.ClientReqDevInfo = tMsgPkt.RxBuff[4];  tSysState.ClientReqType = CLIENT_REQ_GET;}
 8004546:	4b21      	ldr	r3, [pc, #132]	@ (80045cc <PostMessage_Proc+0x2dc>)
 8004548:	f893 3108 	ldrb.w	r3, [r3, #264]	@ 0x108
 800454c:	2b01      	cmp	r3, #1
 800454e:	d106      	bne.n	800455e <PostMessage_Proc+0x26e>
 8004550:	4b1e      	ldr	r3, [pc, #120]	@ (80045cc <PostMessage_Proc+0x2dc>)
 8004552:	791a      	ldrb	r2, [r3, #4]
 8004554:	4b1e      	ldr	r3, [pc, #120]	@ (80045d0 <PostMessage_Proc+0x2e0>)
 8004556:	739a      	strb	r2, [r3, #14]
 8004558:	4b1d      	ldr	r3, [pc, #116]	@ (80045d0 <PostMessage_Proc+0x2e0>)
 800455a:	2201      	movs	r2, #1
 800455c:	741a      	strb	r2, [r3, #16]
				if (0x08 == tMsgPkt.Leng) { DeviceInfo(DEVICE_INFO_PRODUCT_TYPE); tSysState.ClientReqType = CLIENT_REQ_SET;}
 800455e:	4b1b      	ldr	r3, [pc, #108]	@ (80045cc <PostMessage_Proc+0x2dc>)
 8004560:	f893 3108 	ldrb.w	r3, [r3, #264]	@ 0x108
 8004564:	2b08      	cmp	r3, #8
 8004566:	d105      	bne.n	8004574 <PostMessage_Proc+0x284>
 8004568:	2000      	movs	r0, #0
 800456a:	f7ff f8c1 	bl	80036f0 <DeviceInfo>
 800456e:	4b18      	ldr	r3, [pc, #96]	@ (80045d0 <PostMessage_Proc+0x2e0>)
 8004570:	2202      	movs	r2, #2
 8004572:	741a      	strb	r2, [r3, #16]
				if (0x10 == tMsgPkt.Leng) { DeviceInfo(DEVICE_INFO_SERIAL_NUM); tSysState.ClientReqType = CLIENT_REQ_SET;}
 8004574:	4b15      	ldr	r3, [pc, #84]	@ (80045cc <PostMessage_Proc+0x2dc>)
 8004576:	f893 3108 	ldrb.w	r3, [r3, #264]	@ 0x108
 800457a:	2b10      	cmp	r3, #16
 800457c:	d105      	bne.n	800458a <PostMessage_Proc+0x29a>
 800457e:	2003      	movs	r0, #3
 8004580:	f7ff f8b6 	bl	80036f0 <DeviceInfo>
 8004584:	4b12      	ldr	r3, [pc, #72]	@ (80045d0 <PostMessage_Proc+0x2e0>)
 8004586:	2202      	movs	r2, #2
 8004588:	741a      	strb	r2, [r3, #16]

				RspAssamblyTxMsg(tMsgPkt.Cmd);
 800458a:	4b10      	ldr	r3, [pc, #64]	@ (80045cc <PostMessage_Proc+0x2dc>)
 800458c:	f893 3105 	ldrb.w	r3, [r3, #261]	@ 0x105
 8004590:	4618      	mov	r0, r3
 8004592:	f7ff f91f 	bl	80037d4 <RspAssamblyTxMsg>
			}break;
 8004596:	e0d7      	b.n	8004748 <PostMessage_Proc+0x458>

			case CMD_DEVICE_VER :
			{
				if (0x01 == tMsgPkt.Leng) { tSysState.ClientReqType = CLIENT_REQ_GET;}
 8004598:	4b0c      	ldr	r3, [pc, #48]	@ (80045cc <PostMessage_Proc+0x2dc>)
 800459a:	f893 3108 	ldrb.w	r3, [r3, #264]	@ 0x108
 800459e:	2b01      	cmp	r3, #1
 80045a0:	d102      	bne.n	80045a8 <PostMessage_Proc+0x2b8>
 80045a2:	4b0b      	ldr	r3, [pc, #44]	@ (80045d0 <PostMessage_Proc+0x2e0>)
 80045a4:	2201      	movs	r2, #1
 80045a6:	741a      	strb	r2, [r3, #16]
				if (0x05 == tMsgPkt.Leng) { DeviceFirmwareVer(); tSysState.ClientReqType = CLIENT_REQ_SET;}
 80045a8:	4b08      	ldr	r3, [pc, #32]	@ (80045cc <PostMessage_Proc+0x2dc>)
 80045aa:	f893 3108 	ldrb.w	r3, [r3, #264]	@ 0x108
 80045ae:	2b05      	cmp	r3, #5
 80045b0:	d104      	bne.n	80045bc <PostMessage_Proc+0x2cc>
 80045b2:	f7ff f8dd 	bl	8003770 <DeviceFirmwareVer>
 80045b6:	4b06      	ldr	r3, [pc, #24]	@ (80045d0 <PostMessage_Proc+0x2e0>)
 80045b8:	2202      	movs	r2, #2
 80045ba:	741a      	strb	r2, [r3, #16]

				RspAssamblyTxMsg(tMsgPkt.Cmd);
 80045bc:	4b03      	ldr	r3, [pc, #12]	@ (80045cc <PostMessage_Proc+0x2dc>)
 80045be:	f893 3105 	ldrb.w	r3, [r3, #261]	@ 0x105
 80045c2:	4618      	mov	r0, r3
 80045c4:	f7ff f906 	bl	80037d4 <RspAssamblyTxMsg>
			}break;
 80045c8:	e0be      	b.n	8004748 <PostMessage_Proc+0x458>
 80045ca:	bf00      	nop
 80045cc:	20000570 	.word	0x20000570
 80045d0:	2000028c 	.word	0x2000028c
 80045d4:	200002d5 	.word	0x200002d5
 80045d8:	200000b4 	.word	0x200000b4

			case CMD_DEVICE_STATE :
			{
				if (0x00 == tMsgPkt.Leng) { tSysState.ClientReqType = CLIENT_REQ_GET;}
 80045dc:	4b5e      	ldr	r3, [pc, #376]	@ (8004758 <PostMessage_Proc+0x468>)
 80045de:	f893 3108 	ldrb.w	r3, [r3, #264]	@ 0x108
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d102      	bne.n	80045ec <PostMessage_Proc+0x2fc>
 80045e6:	4b5d      	ldr	r3, [pc, #372]	@ (800475c <PostMessage_Proc+0x46c>)
 80045e8:	2201      	movs	r2, #1
 80045ea:	741a      	strb	r2, [r3, #16]

				RspAssamblyTxMsg(tMsgPkt.Cmd);
 80045ec:	4b5a      	ldr	r3, [pc, #360]	@ (8004758 <PostMessage_Proc+0x468>)
 80045ee:	f893 3105 	ldrb.w	r3, [r3, #261]	@ 0x105
 80045f2:	4618      	mov	r0, r3
 80045f4:	f7ff f8ee 	bl	80037d4 <RspAssamblyTxMsg>
			}break;
 80045f8:	e0a6      	b.n	8004748 <PostMessage_Proc+0x458>


			case CMD_SET_CORRECTION_VAL :
			{
				if (0x02 == tMsgPkt.Leng) { tSysState.ClientReqType = CLIENT_REQ_GET; tSysState.ClientReqSelCh = tMsgPkt.RxBuff[5]; }
 80045fa:	4b57      	ldr	r3, [pc, #348]	@ (8004758 <PostMessage_Proc+0x468>)
 80045fc:	f893 3108 	ldrb.w	r3, [r3, #264]	@ 0x108
 8004600:	2b02      	cmp	r3, #2
 8004602:	d106      	bne.n	8004612 <PostMessage_Proc+0x322>
 8004604:	4b55      	ldr	r3, [pc, #340]	@ (800475c <PostMessage_Proc+0x46c>)
 8004606:	2201      	movs	r2, #1
 8004608:	741a      	strb	r2, [r3, #16]
 800460a:	4b53      	ldr	r3, [pc, #332]	@ (8004758 <PostMessage_Proc+0x468>)
 800460c:	795a      	ldrb	r2, [r3, #5]
 800460e:	4b53      	ldr	r3, [pc, #332]	@ (800475c <PostMessage_Proc+0x46c>)
 8004610:	73da      	strb	r2, [r3, #15]
				if (0x06 == tMsgPkt.Leng)
 8004612:	4b51      	ldr	r3, [pc, #324]	@ (8004758 <PostMessage_Proc+0x468>)
 8004614:	f893 3108 	ldrb.w	r3, [r3, #264]	@ 0x108
 8004618:	2b06      	cmp	r3, #6
 800461a:	d10b      	bne.n	8004634 <PostMessage_Proc+0x344>
				{
					tSysState.ClientReqType = CLIENT_REQ_SET;
 800461c:	4b4f      	ldr	r3, [pc, #316]	@ (800475c <PostMessage_Proc+0x46c>)
 800461e:	2202      	movs	r2, #2
 8004620:	741a      	strb	r2, [r3, #16]
					tSysState.ClientReqSelCh = tMsgPkt.RxBuff[5];
 8004622:	4b4d      	ldr	r3, [pc, #308]	@ (8004758 <PostMessage_Proc+0x468>)
 8004624:	795a      	ldrb	r2, [r3, #5]
 8004626:	4b4d      	ldr	r3, [pc, #308]	@ (800475c <PostMessage_Proc+0x46c>)
 8004628:	73da      	strb	r2, [r3, #15]

					SetAdjustCal(tSysState.ClientReqSelCh);
 800462a:	4b4c      	ldr	r3, [pc, #304]	@ (800475c <PostMessage_Proc+0x46c>)
 800462c:	7bdb      	ldrb	r3, [r3, #15]
 800462e:	4618      	mov	r0, r3
 8004630:	f7fe ff3a 	bl	80034a8 <SetAdjustCal>
				}

				RspAssamblyTxMsg(tMsgPkt.Cmd);
 8004634:	4b48      	ldr	r3, [pc, #288]	@ (8004758 <PostMessage_Proc+0x468>)
 8004636:	f893 3105 	ldrb.w	r3, [r3, #261]	@ 0x105
 800463a:	4618      	mov	r0, r3
 800463c:	f7ff f8ca 	bl	80037d4 <RspAssamblyTxMsg>
			}break;
 8004640:	e082      	b.n	8004748 <PostMessage_Proc+0x458>

			case CMD_MODULE_TEST:
			{

			    RspAssamblyTxMsg(tMsgPkt.Cmd);
 8004642:	4b45      	ldr	r3, [pc, #276]	@ (8004758 <PostMessage_Proc+0x468>)
 8004644:	f893 3105 	ldrb.w	r3, [r3, #261]	@ 0x105
 8004648:	4618      	mov	r0, r3
 800464a:	f7ff f8c3 	bl	80037d4 <RspAssamblyTxMsg>
			} break;
 800464e:	e07b      	b.n	8004748 <PostMessage_Proc+0x458>

			case CMD_SET_FIRMWARE_DOWNLOAD :
			{
				//if (0x00 == tMsgPkt.Leng) { tSysState.ClientReqType = CLIENT_REQ_GET;}
				RspAssamblyTxMsg(tMsgPkt.Cmd);
 8004650:	4b41      	ldr	r3, [pc, #260]	@ (8004758 <PostMessage_Proc+0x468>)
 8004652:	f893 3105 	ldrb.w	r3, [r3, #261]	@ 0x105
 8004656:	4618      	mov	r0, r3
 8004658:	f7ff f8bc 	bl	80037d4 <RspAssamblyTxMsg>
				SetCfg_Flash_Firmware_Write();
 800465c:	f7fd fd16 	bl	800208c <SetCfg_Flash_Firmware_Write>
				m_SysProcSeq = SYS_SEQ_RESET;
 8004660:	4b3f      	ldr	r3, [pc, #252]	@ (8004760 <PostMessage_Proc+0x470>)
 8004662:	22a0      	movs	r2, #160	@ 0xa0
 8004664:	701a      	strb	r2, [r3, #0]


			}break;
 8004666:	e06f      	b.n	8004748 <PostMessage_Proc+0x458>

			case CMD_SOFT_RESET :
			{
				if (0x00 == tMsgPkt.Leng) { tSysState.ClientReqType = CLIENT_REQ_GET;}
 8004668:	4b3b      	ldr	r3, [pc, #236]	@ (8004758 <PostMessage_Proc+0x468>)
 800466a:	f893 3108 	ldrb.w	r3, [r3, #264]	@ 0x108
 800466e:	2b00      	cmp	r3, #0
 8004670:	d102      	bne.n	8004678 <PostMessage_Proc+0x388>
 8004672:	4b3a      	ldr	r3, [pc, #232]	@ (800475c <PostMessage_Proc+0x46c>)
 8004674:	2201      	movs	r2, #1
 8004676:	741a      	strb	r2, [r3, #16]

				RspAssamblyTxMsg(tMsgPkt.Cmd);
 8004678:	4b37      	ldr	r3, [pc, #220]	@ (8004758 <PostMessage_Proc+0x468>)
 800467a:	f893 3105 	ldrb.w	r3, [r3, #261]	@ 0x105
 800467e:	4618      	mov	r0, r3
 8004680:	f7ff f8a8 	bl	80037d4 <RspAssamblyTxMsg>
				m_SysProcSeq = SYS_SEQ_RESET;
 8004684:	4b36      	ldr	r3, [pc, #216]	@ (8004760 <PostMessage_Proc+0x470>)
 8004686:	22a0      	movs	r2, #160	@ 0xa0
 8004688:	701a      	strb	r2, [r3, #0]
			}break;
 800468a:	e05d      	b.n	8004748 <PostMessage_Proc+0x458>

			case CMD_FIRMWARE_UPDATE:
			{
				//25.11.12 Bootload   LD   
			   RspAssamblyTxMsg(tMsgPkt.Cmd);
 800468c:	4b32      	ldr	r3, [pc, #200]	@ (8004758 <PostMessage_Proc+0x468>)
 800468e:	f893 3105 	ldrb.w	r3, [r3, #261]	@ 0x105
 8004692:	4618      	mov	r0, r3
 8004694:	f7ff f89e 	bl	80037d4 <RspAssamblyTxMsg>
				//    
				HAL_UART_Transmit(&huart1, tUartMsg.RingTxTemp, tUartMsg.TxTempCnt, 100);
 8004698:	4b32      	ldr	r3, [pc, #200]	@ (8004764 <PostMessage_Proc+0x474>)
 800469a:	f893 3282 	ldrb.w	r3, [r3, #642]	@ 0x282
 800469e:	461a      	mov	r2, r3
 80046a0:	2364      	movs	r3, #100	@ 0x64
 80046a2:	4931      	ldr	r1, [pc, #196]	@ (8004768 <PostMessage_Proc+0x478>)
 80046a4:	4831      	ldr	r0, [pc, #196]	@ (800476c <PostMessage_Proc+0x47c>)
 80046a6:	f007 f9fb 	bl	800baa0 <HAL_UART_Transmit>
			    HAL_Delay(5);
 80046aa:	2005      	movs	r0, #5
 80046ac:	f002 fa78 	bl	8006ba0 <HAL_Delay>

			    HAL_GPIO_WritePin(GPIOB, LD_CON_Pin | HV_CON_Pin, GPIO_PIN_RESET);
 80046b0:	2200      	movs	r2, #0
 80046b2:	2112      	movs	r1, #18
 80046b4:	482e      	ldr	r0, [pc, #184]	@ (8004770 <PostMessage_Proc+0x480>)
 80046b6:	f004 fd33 	bl	8009120 <HAL_GPIO_WritePin>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80046ba:	b672      	cpsid	i
}
 80046bc:	bf00      	nop

			    // 2)       / ( )
			    __disable_irq();
			    SysTick->CTRL = 0;  // SysTick 
 80046be:	4b2d      	ldr	r3, [pc, #180]	@ (8004774 <PostMessage_Proc+0x484>)
 80046c0:	2200      	movs	r2, #0
 80046c2:	601a      	str	r2, [r3, #0]

			    // UART   (USART1/LPUART1   )
			    __HAL_RCC_USART1_FORCE_RESET();   __HAL_RCC_USART1_RELEASE_RESET();
 80046c4:	4b2c      	ldr	r3, [pc, #176]	@ (8004778 <PostMessage_Proc+0x488>)
 80046c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046c8:	4a2b      	ldr	r2, [pc, #172]	@ (8004778 <PostMessage_Proc+0x488>)
 80046ca:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80046ce:	6413      	str	r3, [r2, #64]	@ 0x40
 80046d0:	4b29      	ldr	r3, [pc, #164]	@ (8004778 <PostMessage_Proc+0x488>)
 80046d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046d4:	4a28      	ldr	r2, [pc, #160]	@ (8004778 <PostMessage_Proc+0x488>)
 80046d6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80046da:	6413      	str	r3, [r2, #64]	@ 0x40
			    __HAL_RCC_LPUART1_FORCE_RESET();  __HAL_RCC_LPUART1_RELEASE_RESET();
 80046dc:	4b26      	ldr	r3, [pc, #152]	@ (8004778 <PostMessage_Proc+0x488>)
 80046de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046e0:	4a25      	ldr	r2, [pc, #148]	@ (8004778 <PostMessage_Proc+0x488>)
 80046e2:	f043 0301 	orr.w	r3, r3, #1
 80046e6:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80046e8:	4b23      	ldr	r3, [pc, #140]	@ (8004778 <PostMessage_Proc+0x488>)
 80046ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046ec:	4a22      	ldr	r2, [pc, #136]	@ (8004778 <PostMessage_Proc+0x488>)
 80046ee:	f023 0301 	bic.w	r3, r3, #1
 80046f2:	63d3      	str	r3, [r2, #60]	@ 0x3c

			    // DMA, , ADC  (   OK)
			    __HAL_RCC_DMA1_FORCE_RESET();     __HAL_RCC_DMA1_RELEASE_RESET();
 80046f4:	4b20      	ldr	r3, [pc, #128]	@ (8004778 <PostMessage_Proc+0x488>)
 80046f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046f8:	4a1f      	ldr	r2, [pc, #124]	@ (8004778 <PostMessage_Proc+0x488>)
 80046fa:	f043 0301 	orr.w	r3, r3, #1
 80046fe:	6293      	str	r3, [r2, #40]	@ 0x28
 8004700:	4b1d      	ldr	r3, [pc, #116]	@ (8004778 <PostMessage_Proc+0x488>)
 8004702:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004704:	4a1c      	ldr	r2, [pc, #112]	@ (8004778 <PostMessage_Proc+0x488>)
 8004706:	f023 0301 	bic.w	r3, r3, #1
 800470a:	6293      	str	r3, [r2, #40]	@ 0x28
			    __HAL_RCC_TIM2_FORCE_RESET();     __HAL_RCC_TIM2_RELEASE_RESET();
 800470c:	4b1a      	ldr	r3, [pc, #104]	@ (8004778 <PostMessage_Proc+0x488>)
 800470e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004710:	4a19      	ldr	r2, [pc, #100]	@ (8004778 <PostMessage_Proc+0x488>)
 8004712:	f043 0301 	orr.w	r3, r3, #1
 8004716:	6393      	str	r3, [r2, #56]	@ 0x38
 8004718:	4b17      	ldr	r3, [pc, #92]	@ (8004778 <PostMessage_Proc+0x488>)
 800471a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800471c:	4a16      	ldr	r2, [pc, #88]	@ (8004778 <PostMessage_Proc+0x488>)
 800471e:	f023 0301 	bic.w	r3, r3, #1
 8004722:	6393      	str	r3, [r2, #56]	@ 0x38
			    __HAL_RCC_ADC_FORCE_RESET();      __HAL_RCC_ADC_RELEASE_RESET();
 8004724:	4b14      	ldr	r3, [pc, #80]	@ (8004778 <PostMessage_Proc+0x488>)
 8004726:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004728:	4a13      	ldr	r2, [pc, #76]	@ (8004778 <PostMessage_Proc+0x488>)
 800472a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800472e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004730:	4b11      	ldr	r3, [pc, #68]	@ (8004778 <PostMessage_Proc+0x488>)
 8004732:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004734:	4a10      	ldr	r2, [pc, #64]	@ (8004778 <PostMessage_Proc+0x488>)
 8004736:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800473a:	62d3      	str	r3, [r2, #44]	@ 0x2c



			    JumpToBootloader();
 800473c:	f001 ff46 	bl	80065cc <JumpToBootloader>

			} break;
 8004740:	e002      	b.n	8004748 <PostMessage_Proc+0x458>
			}break;
 8004742:	bf00      	nop
 8004744:	e000      	b.n	8004748 <PostMessage_Proc+0x458>
			}break;
 8004746:	bf00      	nop

		}

		UART_RxInit();
 8004748:	f000 ff5e 	bl	8005608 <UART_RxInit>
		tMsgPkt.FlagRxPktOn = OFF;
 800474c:	4b02      	ldr	r3, [pc, #8]	@ (8004758 <PostMessage_Proc+0x468>)
 800474e:	2200      	movs	r2, #0
 8004750:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
	}
}
 8004754:	bf00      	nop
 8004756:	bd80      	pop	{r7, pc}
 8004758:	20000570 	.word	0x20000570
 800475c:	2000028c 	.word	0x2000028c
 8004760:	200002d5 	.word	0x200002d5
 8004764:	200002e4 	.word	0x200002e4
 8004768:	200003e4 	.word	0x200003e4
 800476c:	200007e8 	.word	0x200007e8
 8004770:	48000400 	.word	0x48000400
 8004774:	e000e010 	.word	0xe000e010
 8004778:	40021000 	.word	0x40021000

0800477c <Operating_Process>:


void Operating_Process(void)
{
 800477c:	b580      	push	{r7, lr}
 800477e:	af00      	add	r7, sp, #0



	if(OFF == tSysState.FlagStatClenaOn)
 8004780:	4b0b      	ldr	r3, [pc, #44]	@ (80047b0 <Operating_Process+0x34>)
 8004782:	7b5b      	ldrb	r3, [r3, #13]
 8004784:	2b00      	cmp	r3, #0
 8004786:	d10f      	bne.n	80047a8 <Operating_Process+0x2c>
	{
		if(ON == tSysState.FlagOperModeOn)
 8004788:	4b09      	ldr	r3, [pc, #36]	@ (80047b0 <Operating_Process+0x34>)
 800478a:	7adb      	ldrb	r3, [r3, #11]
 800478c:	2b01      	cmp	r3, #1
 800478e:	d10d      	bne.n	80047ac <Operating_Process+0x30>
		{
			EXT_HV_Ctrl(ON);
 8004790:	2001      	movs	r0, #1
 8004792:	f7fc fd69 	bl	8001268 <EXT_HV_Ctrl>
			EXT_PD_Ctrl(ON);
 8004796:	2001      	movs	r0, #1
 8004798:	f7fc fd8a 	bl	80012b0 <EXT_PD_Ctrl>
			EXT_LD_Ctrl(ON);
 800479c:	2001      	movs	r0, #1
 800479e:	f7fc fd3f 	bl	8001220 <EXT_LD_Ctrl>

			//tSysState.FlagGetAdcOn = ON;          // ADC   
			//ADC_LD_Measuerment(ON);               // LD  
			//ADC_HV_Measuerment(ON);

			ReadMeasuredVal();
 80047a2:	f7fe f803 	bl	80027ac <ReadMeasuredVal>
	}
	else
	{
		FanCleanCtrl();
	}
}
 80047a6:	e001      	b.n	80047ac <Operating_Process+0x30>
		FanCleanCtrl();
 80047a8:	f7fe fac2 	bl	8002d30 <FanCleanCtrl>
}
 80047ac:	bf00      	nop
 80047ae:	bd80      	pop	{r7, pc}
 80047b0:	2000028c 	.word	0x2000028c

080047b4 <RngOfPdAdcSamplingVal>:


void RngOfPdAdcSamplingVal(uint16_t nAdcVal)
{
 80047b4:	b480      	push	{r7}
 80047b6:	b085      	sub	sp, #20
 80047b8:	af00      	add	r7, sp, #0
 80047ba:	4603      	mov	r3, r0
 80047bc:	80fb      	strh	r3, [r7, #6]

	//volatile uint16_t Tmp = nAdcVal;

	uint8_t m_SelCurrPdAdcRng = 99;
 80047be:	2363      	movs	r3, #99	@ 0x63
 80047c0:	73fb      	strb	r3, [r7, #15]
	uint8_t FlagGetOn = OFF;
 80047c2:	2300      	movs	r3, #0
 80047c4:	73bb      	strb	r3, [r7, #14]

//	if ( (250 < nAdcVal) && (m_MaxPeckAdVal < nAdcVal) )
	if ( (tParam[PM_CH1].LB < nAdcVal) && (m_MaxPeckAdVal < nAdcVal) )
 80047c6:	4b5c      	ldr	r3, [pc, #368]	@ (8004938 <RngOfPdAdcSamplingVal+0x184>)
 80047c8:	68da      	ldr	r2, [r3, #12]
 80047ca:	88fb      	ldrh	r3, [r7, #6]
 80047cc:	429a      	cmp	r2, r3
 80047ce:	d20a      	bcs.n	80047e6 <RngOfPdAdcSamplingVal+0x32>
 80047d0:	4b5a      	ldr	r3, [pc, #360]	@ (800493c <RngOfPdAdcSamplingVal+0x188>)
 80047d2:	881b      	ldrh	r3, [r3, #0]
 80047d4:	88fa      	ldrh	r2, [r7, #6]
 80047d6:	429a      	cmp	r2, r3
 80047d8:	d905      	bls.n	80047e6 <RngOfPdAdcSamplingVal+0x32>
	{
		m_MaxPeckAdVal = nAdcVal;
 80047da:	4a58      	ldr	r2, [pc, #352]	@ (800493c <RngOfPdAdcSamplingVal+0x188>)
 80047dc:	88fb      	ldrh	r3, [r7, #6]
 80047de:	8013      	strh	r3, [r2, #0]
		m_FlagDectPeckOn
		= ON;
 80047e0:	4b57      	ldr	r3, [pc, #348]	@ (8004940 <RngOfPdAdcSamplingVal+0x18c>)
 80047e2:	2201      	movs	r2, #1
 80047e4:	701a      	strb	r2, [r3, #0]
	}

	//if (0 >= nAdcVal) {m_FlagDectPeckOn = OFF; }

//	if  ( (250 > nAdcVal) && (ON == m_FlagDectPeckOn) )
	if  ( (tParam[PM_CH1].LB > nAdcVal) && (ON == m_FlagDectPeckOn) )
 80047e6:	4b54      	ldr	r3, [pc, #336]	@ (8004938 <RngOfPdAdcSamplingVal+0x184>)
 80047e8:	68da      	ldr	r2, [r3, #12]
 80047ea:	88fb      	ldrh	r3, [r7, #6]
 80047ec:	429a      	cmp	r2, r3
 80047ee:	d970      	bls.n	80048d2 <RngOfPdAdcSamplingVal+0x11e>
 80047f0:	4b53      	ldr	r3, [pc, #332]	@ (8004940 <RngOfPdAdcSamplingVal+0x18c>)
 80047f2:	781b      	ldrb	r3, [r3, #0]
 80047f4:	2b01      	cmp	r3, #1
 80047f6:	d16c      	bne.n	80048d2 <RngOfPdAdcSamplingVal+0x11e>
	{

	    if ( (tParam[PM_CH1].LB <= m_MaxPeckAdVal) && (tParam[PM_CH1].UB >= m_MaxPeckAdVal) ) { m_SelCurrPdAdcRng = PM0_5; tPmResult1[PM_CH1].nPdChAdc = nAdcVal;}
 80047f8:	4b4f      	ldr	r3, [pc, #316]	@ (8004938 <RngOfPdAdcSamplingVal+0x184>)
 80047fa:	68db      	ldr	r3, [r3, #12]
 80047fc:	4a4f      	ldr	r2, [pc, #316]	@ (800493c <RngOfPdAdcSamplingVal+0x188>)
 80047fe:	8812      	ldrh	r2, [r2, #0]
 8004800:	4293      	cmp	r3, r2
 8004802:	d80a      	bhi.n	800481a <RngOfPdAdcSamplingVal+0x66>
 8004804:	4b4c      	ldr	r3, [pc, #304]	@ (8004938 <RngOfPdAdcSamplingVal+0x184>)
 8004806:	691b      	ldr	r3, [r3, #16]
 8004808:	4a4c      	ldr	r2, [pc, #304]	@ (800493c <RngOfPdAdcSamplingVal+0x188>)
 800480a:	8812      	ldrh	r2, [r2, #0]
 800480c:	4293      	cmp	r3, r2
 800480e:	d304      	bcc.n	800481a <RngOfPdAdcSamplingVal+0x66>
 8004810:	2300      	movs	r3, #0
 8004812:	73fb      	strb	r3, [r7, #15]
 8004814:	4a4b      	ldr	r2, [pc, #300]	@ (8004944 <RngOfPdAdcSamplingVal+0x190>)
 8004816:	88fb      	ldrh	r3, [r7, #6]
 8004818:	8393      	strh	r3, [r2, #28]
		if ( (tParam[PM_CH2].LB <= m_MaxPeckAdVal) && (tParam[PM_CH2].UB >= m_MaxPeckAdVal) ) { m_SelCurrPdAdcRng = PM1_0; tPmResult1[PM_CH2].nPdChAdc = nAdcVal;}
 800481a:	4b47      	ldr	r3, [pc, #284]	@ (8004938 <RngOfPdAdcSamplingVal+0x184>)
 800481c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800481e:	4a47      	ldr	r2, [pc, #284]	@ (800493c <RngOfPdAdcSamplingVal+0x188>)
 8004820:	8812      	ldrh	r2, [r2, #0]
 8004822:	4293      	cmp	r3, r2
 8004824:	d80a      	bhi.n	800483c <RngOfPdAdcSamplingVal+0x88>
 8004826:	4b44      	ldr	r3, [pc, #272]	@ (8004938 <RngOfPdAdcSamplingVal+0x184>)
 8004828:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800482a:	4a44      	ldr	r2, [pc, #272]	@ (800493c <RngOfPdAdcSamplingVal+0x188>)
 800482c:	8812      	ldrh	r2, [r2, #0]
 800482e:	4293      	cmp	r3, r2
 8004830:	d304      	bcc.n	800483c <RngOfPdAdcSamplingVal+0x88>
 8004832:	2301      	movs	r3, #1
 8004834:	73fb      	strb	r3, [r7, #15]
 8004836:	4a43      	ldr	r2, [pc, #268]	@ (8004944 <RngOfPdAdcSamplingVal+0x190>)
 8004838:	88fb      	ldrh	r3, [r7, #6]
 800483a:	8793      	strh	r3, [r2, #60]	@ 0x3c
		if ( (tParam[PM_CH3].LB <= m_MaxPeckAdVal) && (tParam[PM_CH3].UB >= m_MaxPeckAdVal) ) { m_SelCurrPdAdcRng = PM2_5; tPmResult1[PM_CH3].nPdChAdc = nAdcVal;}
 800483c:	4b3e      	ldr	r3, [pc, #248]	@ (8004938 <RngOfPdAdcSamplingVal+0x184>)
 800483e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004840:	4a3e      	ldr	r2, [pc, #248]	@ (800493c <RngOfPdAdcSamplingVal+0x188>)
 8004842:	8812      	ldrh	r2, [r2, #0]
 8004844:	4293      	cmp	r3, r2
 8004846:	d80b      	bhi.n	8004860 <RngOfPdAdcSamplingVal+0xac>
 8004848:	4b3b      	ldr	r3, [pc, #236]	@ (8004938 <RngOfPdAdcSamplingVal+0x184>)
 800484a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800484c:	4a3b      	ldr	r2, [pc, #236]	@ (800493c <RngOfPdAdcSamplingVal+0x188>)
 800484e:	8812      	ldrh	r2, [r2, #0]
 8004850:	4293      	cmp	r3, r2
 8004852:	d305      	bcc.n	8004860 <RngOfPdAdcSamplingVal+0xac>
 8004854:	2302      	movs	r3, #2
 8004856:	73fb      	strb	r3, [r7, #15]
 8004858:	4a3a      	ldr	r2, [pc, #232]	@ (8004944 <RngOfPdAdcSamplingVal+0x190>)
 800485a:	88fb      	ldrh	r3, [r7, #6]
 800485c:	f8a2 305c 	strh.w	r3, [r2, #92]	@ 0x5c
		if ( (tParam[PM_CH4].LB <= m_MaxPeckAdVal) && (tParam[PM_CH4].UB >= m_MaxPeckAdVal) ) { m_SelCurrPdAdcRng = PM4_0; tPmResult1[PM_CH4].nPdChAdc = nAdcVal;}
 8004860:	4b35      	ldr	r3, [pc, #212]	@ (8004938 <RngOfPdAdcSamplingVal+0x184>)
 8004862:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004866:	4a35      	ldr	r2, [pc, #212]	@ (800493c <RngOfPdAdcSamplingVal+0x188>)
 8004868:	8812      	ldrh	r2, [r2, #0]
 800486a:	4293      	cmp	r3, r2
 800486c:	d80c      	bhi.n	8004888 <RngOfPdAdcSamplingVal+0xd4>
 800486e:	4b32      	ldr	r3, [pc, #200]	@ (8004938 <RngOfPdAdcSamplingVal+0x184>)
 8004870:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004874:	4a31      	ldr	r2, [pc, #196]	@ (800493c <RngOfPdAdcSamplingVal+0x188>)
 8004876:	8812      	ldrh	r2, [r2, #0]
 8004878:	4293      	cmp	r3, r2
 800487a:	d305      	bcc.n	8004888 <RngOfPdAdcSamplingVal+0xd4>
 800487c:	2303      	movs	r3, #3
 800487e:	73fb      	strb	r3, [r7, #15]
 8004880:	4a30      	ldr	r2, [pc, #192]	@ (8004944 <RngOfPdAdcSamplingVal+0x190>)
 8004882:	88fb      	ldrh	r3, [r7, #6]
 8004884:	f8a2 307c 	strh.w	r3, [r2, #124]	@ 0x7c
		if ( (tParam[PM_CH5].LB <= m_MaxPeckAdVal) && (tParam[PM_CH5].UB >= m_MaxPeckAdVal) ) { m_SelCurrPdAdcRng = PM_10; tPmResult1[PM_CH5].nPdChAdc = nAdcVal;}
 8004888:	4b2b      	ldr	r3, [pc, #172]	@ (8004938 <RngOfPdAdcSamplingVal+0x184>)
 800488a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800488e:	4a2b      	ldr	r2, [pc, #172]	@ (800493c <RngOfPdAdcSamplingVal+0x188>)
 8004890:	8812      	ldrh	r2, [r2, #0]
 8004892:	4293      	cmp	r3, r2
 8004894:	d80c      	bhi.n	80048b0 <RngOfPdAdcSamplingVal+0xfc>
 8004896:	4b28      	ldr	r3, [pc, #160]	@ (8004938 <RngOfPdAdcSamplingVal+0x184>)
 8004898:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800489c:	4a27      	ldr	r2, [pc, #156]	@ (800493c <RngOfPdAdcSamplingVal+0x188>)
 800489e:	8812      	ldrh	r2, [r2, #0]
 80048a0:	4293      	cmp	r3, r2
 80048a2:	d305      	bcc.n	80048b0 <RngOfPdAdcSamplingVal+0xfc>
 80048a4:	2304      	movs	r3, #4
 80048a6:	73fb      	strb	r3, [r7, #15]
 80048a8:	4a26      	ldr	r2, [pc, #152]	@ (8004944 <RngOfPdAdcSamplingVal+0x190>)
 80048aa:	88fb      	ldrh	r3, [r7, #6]
 80048ac:	f8a2 309c 	strh.w	r3, [r2, #156]	@ 0x9c


		m_PeckPDAdVal = m_MaxPeckAdVal;
 80048b0:	4b22      	ldr	r3, [pc, #136]	@ (800493c <RngOfPdAdcSamplingVal+0x188>)
 80048b2:	881a      	ldrh	r2, [r3, #0]
 80048b4:	4b24      	ldr	r3, [pc, #144]	@ (8004948 <RngOfPdAdcSamplingVal+0x194>)
 80048b6:	801a      	strh	r2, [r3, #0]

		//m_MaxPeckAdVal = tParam[PM_CH1].LB + 1;
		m_MaxPeckAdVal = tParam[PM_CH1].LB;
 80048b8:	4b1f      	ldr	r3, [pc, #124]	@ (8004938 <RngOfPdAdcSamplingVal+0x184>)
 80048ba:	68db      	ldr	r3, [r3, #12]
 80048bc:	b29a      	uxth	r2, r3
 80048be:	4b1f      	ldr	r3, [pc, #124]	@ (800493c <RngOfPdAdcSamplingVal+0x188>)
 80048c0:	801a      	strh	r2, [r3, #0]
		m_FlagDectPeckOn = OFF;
 80048c2:	4b1f      	ldr	r3, [pc, #124]	@ (8004940 <RngOfPdAdcSamplingVal+0x18c>)
 80048c4:	2200      	movs	r2, #0
 80048c6:	701a      	strb	r2, [r3, #0]
		m_FlagAdcSendOn = ON;
 80048c8:	4b20      	ldr	r3, [pc, #128]	@ (800494c <RngOfPdAdcSamplingVal+0x198>)
 80048ca:	2201      	movs	r2, #1
 80048cc:	701a      	strb	r2, [r3, #0]
		FlagGetOn = ON;
 80048ce:	2301      	movs	r3, #1
 80048d0:	73bb      	strb	r3, [r7, #14]

	}

	if( ON == FlagGetOn)
 80048d2:	7bbb      	ldrb	r3, [r7, #14]
 80048d4:	2b01      	cmp	r3, #1
 80048d6:	d129      	bne.n	800492c <RngOfPdAdcSamplingVal+0x178>
	{
	    if(PM0_5 == m_SelCurrPdAdcRng) tPmResult1[PM_CH1].nTmpNumConcet++;
 80048d8:	7bfb      	ldrb	r3, [r7, #15]
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d104      	bne.n	80048e8 <RngOfPdAdcSamplingVal+0x134>
 80048de:	4b19      	ldr	r3, [pc, #100]	@ (8004944 <RngOfPdAdcSamplingVal+0x190>)
 80048e0:	695b      	ldr	r3, [r3, #20]
 80048e2:	3301      	adds	r3, #1
 80048e4:	4a17      	ldr	r2, [pc, #92]	@ (8004944 <RngOfPdAdcSamplingVal+0x190>)
 80048e6:	6153      	str	r3, [r2, #20]
	    if(PM1_0 == m_SelCurrPdAdcRng) tPmResult1[PM_CH2].nTmpNumConcet++;
 80048e8:	7bfb      	ldrb	r3, [r7, #15]
 80048ea:	2b01      	cmp	r3, #1
 80048ec:	d104      	bne.n	80048f8 <RngOfPdAdcSamplingVal+0x144>
 80048ee:	4b15      	ldr	r3, [pc, #84]	@ (8004944 <RngOfPdAdcSamplingVal+0x190>)
 80048f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80048f2:	3301      	adds	r3, #1
 80048f4:	4a13      	ldr	r2, [pc, #76]	@ (8004944 <RngOfPdAdcSamplingVal+0x190>)
 80048f6:	6353      	str	r3, [r2, #52]	@ 0x34
		if(PM2_5 == m_SelCurrPdAdcRng) tPmResult1[PM_CH3].nTmpNumConcet++;
 80048f8:	7bfb      	ldrb	r3, [r7, #15]
 80048fa:	2b02      	cmp	r3, #2
 80048fc:	d104      	bne.n	8004908 <RngOfPdAdcSamplingVal+0x154>
 80048fe:	4b11      	ldr	r3, [pc, #68]	@ (8004944 <RngOfPdAdcSamplingVal+0x190>)
 8004900:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004902:	3301      	adds	r3, #1
 8004904:	4a0f      	ldr	r2, [pc, #60]	@ (8004944 <RngOfPdAdcSamplingVal+0x190>)
 8004906:	6553      	str	r3, [r2, #84]	@ 0x54
		if(PM4_0 == m_SelCurrPdAdcRng) tPmResult1[PM_CH4].nTmpNumConcet++;
 8004908:	7bfb      	ldrb	r3, [r7, #15]
 800490a:	2b03      	cmp	r3, #3
 800490c:	d104      	bne.n	8004918 <RngOfPdAdcSamplingVal+0x164>
 800490e:	4b0d      	ldr	r3, [pc, #52]	@ (8004944 <RngOfPdAdcSamplingVal+0x190>)
 8004910:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004912:	3301      	adds	r3, #1
 8004914:	4a0b      	ldr	r2, [pc, #44]	@ (8004944 <RngOfPdAdcSamplingVal+0x190>)
 8004916:	6753      	str	r3, [r2, #116]	@ 0x74
		if(PM_10 == m_SelCurrPdAdcRng) tPmResult1[PM_CH5].nTmpNumConcet++;
 8004918:	7bfb      	ldrb	r3, [r7, #15]
 800491a:	2b04      	cmp	r3, #4
 800491c:	d106      	bne.n	800492c <RngOfPdAdcSamplingVal+0x178>
 800491e:	4b09      	ldr	r3, [pc, #36]	@ (8004944 <RngOfPdAdcSamplingVal+0x190>)
 8004920:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004924:	3301      	adds	r3, #1
 8004926:	4a07      	ldr	r2, [pc, #28]	@ (8004944 <RngOfPdAdcSamplingVal+0x190>)
 8004928:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
//        }
//        //    
//        maxVal = 0;
//        detecting = 0;
//    }
}
 800492c:	bf00      	nop
 800492e:	3714      	adds	r7, #20
 8004930:	46bd      	mov	sp, r7
 8004932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004936:	4770      	bx	lr
 8004938:	200000cc 	.word	0x200000cc
 800493c:	200002d6 	.word	0x200002d6
 8004940:	200002de 	.word	0x200002de
 8004944:	200001bc 	.word	0x200001bc
 8004948:	200002da 	.word	0x200002da
 800494c:	200002e0 	.word	0x200002e0

08004950 <RngOfSiPmAdcSamplingVal>:

void RngOfSiPmAdcSamplingVal(uint16_t nAdcVal)
{
 8004950:	b480      	push	{r7}
 8004952:	b083      	sub	sp, #12
 8004954:	af00      	add	r7, sp, #0
 8004956:	4603      	mov	r3, r0
 8004958:	80fb      	strh	r3, [r7, #6]
	//volatile uint16_t Tmp = nAdcVal;

	if( (tParam[PM_SiPM].LB < nAdcVal) && (tParam[PM_SiPM].UB > nAdcVal) )
 800495a:	4b20      	ldr	r3, [pc, #128]	@ (80049dc <RngOfSiPmAdcSamplingVal+0x8c>)
 800495c:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 8004960:	88fb      	ldrh	r3, [r7, #6]
 8004962:	429a      	cmp	r2, r3
 8004964:	d210      	bcs.n	8004988 <RngOfSiPmAdcSamplingVal+0x38>
 8004966:	4b1d      	ldr	r3, [pc, #116]	@ (80049dc <RngOfSiPmAdcSamplingVal+0x8c>)
 8004968:	f8d3 20d8 	ldr.w	r2, [r3, #216]	@ 0xd8
 800496c:	88fb      	ldrh	r3, [r7, #6]
 800496e:	429a      	cmp	r2, r3
 8004970:	d90a      	bls.n	8004988 <RngOfSiPmAdcSamplingVal+0x38>
	{
		if(m_MaxPeckAdVal2 < nAdcVal)
 8004972:	4b1b      	ldr	r3, [pc, #108]	@ (80049e0 <RngOfSiPmAdcSamplingVal+0x90>)
 8004974:	881b      	ldrh	r3, [r3, #0]
 8004976:	88fa      	ldrh	r2, [r7, #6]
 8004978:	429a      	cmp	r2, r3
 800497a:	d905      	bls.n	8004988 <RngOfSiPmAdcSamplingVal+0x38>
		{
			m_MaxPeckAdVal2 = nAdcVal;
 800497c:	4a18      	ldr	r2, [pc, #96]	@ (80049e0 <RngOfSiPmAdcSamplingVal+0x90>)
 800497e:	88fb      	ldrh	r3, [r7, #6]
 8004980:	8013      	strh	r3, [r2, #0]
			m_FlagDectPeckOn2 = ON;
 8004982:	4b18      	ldr	r3, [pc, #96]	@ (80049e4 <RngOfSiPmAdcSamplingVal+0x94>)
 8004984:	2201      	movs	r2, #1
 8004986:	701a      	strb	r2, [r3, #0]
		}
	}

	if( (tParam[PM_SiPM].LB > nAdcVal) && (ON == m_FlagDectPeckOn2) )
 8004988:	4b14      	ldr	r3, [pc, #80]	@ (80049dc <RngOfSiPmAdcSamplingVal+0x8c>)
 800498a:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 800498e:	88fb      	ldrh	r3, [r7, #6]
 8004990:	429a      	cmp	r2, r3
 8004992:	d91c      	bls.n	80049ce <RngOfSiPmAdcSamplingVal+0x7e>
 8004994:	4b13      	ldr	r3, [pc, #76]	@ (80049e4 <RngOfSiPmAdcSamplingVal+0x94>)
 8004996:	781b      	ldrb	r3, [r3, #0]
 8004998:	2b01      	cmp	r3, #1
 800499a:	d118      	bne.n	80049ce <RngOfSiPmAdcSamplingVal+0x7e>
	{
		tPmResult1[PM_SiPM].nTmpNumConcet++;
 800499c:	4b12      	ldr	r3, [pc, #72]	@ (80049e8 <RngOfSiPmAdcSamplingVal+0x98>)
 800499e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80049a2:	3301      	adds	r3, #1
 80049a4:	4a10      	ldr	r2, [pc, #64]	@ (80049e8 <RngOfSiPmAdcSamplingVal+0x98>)
 80049a6:	f8c2 30b4 	str.w	r3, [r2, #180]	@ 0xb4

		m_PeckSiPMAdVal = m_MaxPeckAdVal2;
 80049aa:	4b0d      	ldr	r3, [pc, #52]	@ (80049e0 <RngOfSiPmAdcSamplingVal+0x90>)
 80049ac:	881a      	ldrh	r2, [r3, #0]
 80049ae:	4b0f      	ldr	r3, [pc, #60]	@ (80049ec <RngOfSiPmAdcSamplingVal+0x9c>)
 80049b0:	801a      	strh	r2, [r3, #0]
		m_MaxPeckAdVal2 = tParam[PM_SiPM].LB + 1;
 80049b2:	4b0a      	ldr	r3, [pc, #40]	@ (80049dc <RngOfSiPmAdcSamplingVal+0x8c>)
 80049b4:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80049b8:	b29b      	uxth	r3, r3
 80049ba:	3301      	adds	r3, #1
 80049bc:	b29a      	uxth	r2, r3
 80049be:	4b08      	ldr	r3, [pc, #32]	@ (80049e0 <RngOfSiPmAdcSamplingVal+0x90>)
 80049c0:	801a      	strh	r2, [r3, #0]
		m_FlagAdcSendOn = ON;
 80049c2:	4b0b      	ldr	r3, [pc, #44]	@ (80049f0 <RngOfSiPmAdcSamplingVal+0xa0>)
 80049c4:	2201      	movs	r2, #1
 80049c6:	701a      	strb	r2, [r3, #0]
		m_FlagDectPeckOn2 = OFF;
 80049c8:	4b06      	ldr	r3, [pc, #24]	@ (80049e4 <RngOfSiPmAdcSamplingVal+0x94>)
 80049ca:	2200      	movs	r2, #0
 80049cc:	701a      	strb	r2, [r3, #0]
	}
}
 80049ce:	bf00      	nop
 80049d0:	370c      	adds	r7, #12
 80049d2:	46bd      	mov	sp, r7
 80049d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d8:	4770      	bx	lr
 80049da:	bf00      	nop
 80049dc:	200000cc 	.word	0x200000cc
 80049e0:	200002d8 	.word	0x200002d8
 80049e4:	200002df 	.word	0x200002df
 80049e8:	200001bc 	.word	0x200001bc
 80049ec:	200002dc 	.word	0x200002dc
 80049f0:	200002e0 	.word	0x200002e0

080049f4 <Built_In_Test_Proc>:

void Built_In_Test_Proc(void)
{
 80049f4:	b598      	push	{r3, r4, r7, lr}
 80049f6:	af00      	add	r7, sp, #0
	switch(m_BITProcSeq)
 80049f8:	4bd8      	ldr	r3, [pc, #864]	@ (8004d5c <Built_In_Test_Proc+0x368>)
 80049fa:	781b      	ldrb	r3, [r3, #0]
 80049fc:	2bef      	cmp	r3, #239	@ 0xef
 80049fe:	f000 845b 	beq.w	80052b8 <Built_In_Test_Proc+0x8c4>
 8004a02:	2bef      	cmp	r3, #239	@ 0xef
 8004a04:	f300 846d 	bgt.w	80052e2 <Built_In_Test_Proc+0x8ee>
 8004a08:	2b90      	cmp	r3, #144	@ 0x90
 8004a0a:	f300 812b 	bgt.w	8004c64 <Built_In_Test_Proc+0x270>
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	f2c0 8467 	blt.w	80052e2 <Built_In_Test_Proc+0x8ee>
 8004a14:	2b90      	cmp	r3, #144	@ 0x90
 8004a16:	f200 8464 	bhi.w	80052e2 <Built_In_Test_Proc+0x8ee>
 8004a1a:	a201      	add	r2, pc, #4	@ (adr r2, 8004a20 <Built_In_Test_Proc+0x2c>)
 8004a1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a20:	080052bd 	.word	0x080052bd
 8004a24:	080052e3 	.word	0x080052e3
 8004a28:	080052e3 	.word	0x080052e3
 8004a2c:	080052e3 	.word	0x080052e3
 8004a30:	080052e3 	.word	0x080052e3
 8004a34:	080052e3 	.word	0x080052e3
 8004a38:	080052e3 	.word	0x080052e3
 8004a3c:	080052e3 	.word	0x080052e3
 8004a40:	080052e3 	.word	0x080052e3
 8004a44:	080052e3 	.word	0x080052e3
 8004a48:	080052e3 	.word	0x080052e3
 8004a4c:	080052e3 	.word	0x080052e3
 8004a50:	080052e3 	.word	0x080052e3
 8004a54:	080052e3 	.word	0x080052e3
 8004a58:	080052e3 	.word	0x080052e3
 8004a5c:	080052e3 	.word	0x080052e3
 8004a60:	08004c6d 	.word	0x08004c6d
 8004a64:	080052e3 	.word	0x080052e3
 8004a68:	080052e3 	.word	0x080052e3
 8004a6c:	080052e3 	.word	0x080052e3
 8004a70:	080052e3 	.word	0x080052e3
 8004a74:	080052e3 	.word	0x080052e3
 8004a78:	080052e3 	.word	0x080052e3
 8004a7c:	080052e3 	.word	0x080052e3
 8004a80:	080052e3 	.word	0x080052e3
 8004a84:	080052e3 	.word	0x080052e3
 8004a88:	080052e3 	.word	0x080052e3
 8004a8c:	080052e3 	.word	0x080052e3
 8004a90:	080052e3 	.word	0x080052e3
 8004a94:	080052e3 	.word	0x080052e3
 8004a98:	080052e3 	.word	0x080052e3
 8004a9c:	080052e3 	.word	0x080052e3
 8004aa0:	08004c99 	.word	0x08004c99
 8004aa4:	080052e3 	.word	0x080052e3
 8004aa8:	08004cab 	.word	0x08004cab
 8004aac:	080052e3 	.word	0x080052e3
 8004ab0:	08004ccf 	.word	0x08004ccf
 8004ab4:	080052e3 	.word	0x080052e3
 8004ab8:	080052e3 	.word	0x080052e3
 8004abc:	080052e3 	.word	0x080052e3
 8004ac0:	080052e3 	.word	0x080052e3
 8004ac4:	080052e3 	.word	0x080052e3
 8004ac8:	080052e3 	.word	0x080052e3
 8004acc:	080052e3 	.word	0x080052e3
 8004ad0:	080052e3 	.word	0x080052e3
 8004ad4:	080052e3 	.word	0x080052e3
 8004ad8:	080052e3 	.word	0x080052e3
 8004adc:	080052e3 	.word	0x080052e3
 8004ae0:	08004d17 	.word	0x08004d17
 8004ae4:	080052e3 	.word	0x080052e3
 8004ae8:	08004d33 	.word	0x08004d33
 8004aec:	080052e3 	.word	0x080052e3
 8004af0:	08004d6d 	.word	0x08004d6d
 8004af4:	08004e0d 	.word	0x08004e0d
 8004af8:	080052e3 	.word	0x080052e3
 8004afc:	08004e29 	.word	0x08004e29
 8004b00:	080052e3 	.word	0x080052e3
 8004b04:	08004e51 	.word	0x08004e51
 8004b08:	080052e3 	.word	0x080052e3
 8004b0c:	080052e3 	.word	0x080052e3
 8004b10:	080052e3 	.word	0x080052e3
 8004b14:	080052e3 	.word	0x080052e3
 8004b18:	080052e3 	.word	0x080052e3
 8004b1c:	080052e3 	.word	0x080052e3
 8004b20:	08004eed 	.word	0x08004eed
 8004b24:	080052e3 	.word	0x080052e3
 8004b28:	08004f0b 	.word	0x08004f0b
 8004b2c:	080052e3 	.word	0x080052e3
 8004b30:	08004f2d 	.word	0x08004f2d
 8004b34:	080052e3 	.word	0x080052e3
 8004b38:	080052e3 	.word	0x080052e3
 8004b3c:	080052e3 	.word	0x080052e3
 8004b40:	080052e3 	.word	0x080052e3
 8004b44:	080052e3 	.word	0x080052e3
 8004b48:	080052e3 	.word	0x080052e3
 8004b4c:	080052e3 	.word	0x080052e3
 8004b50:	080052e3 	.word	0x080052e3
 8004b54:	080052e3 	.word	0x080052e3
 8004b58:	080052e3 	.word	0x080052e3
 8004b5c:	080052e3 	.word	0x080052e3
 8004b60:	08004fcd 	.word	0x08004fcd
 8004b64:	080052e3 	.word	0x080052e3
 8004b68:	08004fe5 	.word	0x08004fe5
 8004b6c:	080052e3 	.word	0x080052e3
 8004b70:	08005007 	.word	0x08005007
 8004b74:	080052e3 	.word	0x080052e3
 8004b78:	080052e3 	.word	0x080052e3
 8004b7c:	080052e3 	.word	0x080052e3
 8004b80:	080052e3 	.word	0x080052e3
 8004b84:	080052e3 	.word	0x080052e3
 8004b88:	080052e3 	.word	0x080052e3
 8004b8c:	080052e3 	.word	0x080052e3
 8004b90:	080052e3 	.word	0x080052e3
 8004b94:	080052e3 	.word	0x080052e3
 8004b98:	080052e3 	.word	0x080052e3
 8004b9c:	080052e3 	.word	0x080052e3
 8004ba0:	080050bb 	.word	0x080050bb
 8004ba4:	080052e3 	.word	0x080052e3
 8004ba8:	080050d9 	.word	0x080050d9
 8004bac:	080052e3 	.word	0x080052e3
 8004bb0:	080050fb 	.word	0x080050fb
 8004bb4:	080052e3 	.word	0x080052e3
 8004bb8:	080052e3 	.word	0x080052e3
 8004bbc:	080052e3 	.word	0x080052e3
 8004bc0:	080052e3 	.word	0x080052e3
 8004bc4:	080052e3 	.word	0x080052e3
 8004bc8:	080052e3 	.word	0x080052e3
 8004bcc:	080052e3 	.word	0x080052e3
 8004bd0:	080052e3 	.word	0x080052e3
 8004bd4:	080052e3 	.word	0x080052e3
 8004bd8:	080052e3 	.word	0x080052e3
 8004bdc:	080052e3 	.word	0x080052e3
 8004be0:	08005197 	.word	0x08005197
 8004be4:	080052e3 	.word	0x080052e3
 8004be8:	080051af 	.word	0x080051af
 8004bec:	080052e3 	.word	0x080052e3
 8004bf0:	080051d1 	.word	0x080051d1
 8004bf4:	080052e3 	.word	0x080052e3
 8004bf8:	080052e3 	.word	0x080052e3
 8004bfc:	080052e3 	.word	0x080052e3
 8004c00:	080052e3 	.word	0x080052e3
 8004c04:	080052e3 	.word	0x080052e3
 8004c08:	080052e3 	.word	0x080052e3
 8004c0c:	080052e3 	.word	0x080052e3
 8004c10:	080052e3 	.word	0x080052e3
 8004c14:	080052e3 	.word	0x080052e3
 8004c18:	080052e3 	.word	0x080052e3
 8004c1c:	080052e3 	.word	0x080052e3
 8004c20:	080052e3 	.word	0x080052e3
 8004c24:	080052e3 	.word	0x080052e3
 8004c28:	080052e3 	.word	0x080052e3
 8004c2c:	080052e3 	.word	0x080052e3
 8004c30:	080052e3 	.word	0x080052e3
 8004c34:	080052e3 	.word	0x080052e3
 8004c38:	080052e3 	.word	0x080052e3
 8004c3c:	080052e3 	.word	0x080052e3
 8004c40:	080052e3 	.word	0x080052e3
 8004c44:	080052e3 	.word	0x080052e3
 8004c48:	080052e3 	.word	0x080052e3
 8004c4c:	080052e3 	.word	0x080052e3
 8004c50:	080052e3 	.word	0x080052e3
 8004c54:	080052e3 	.word	0x080052e3
 8004c58:	080052e3 	.word	0x080052e3
 8004c5c:	080052e3 	.word	0x080052e3
 8004c60:	0800526d 	.word	0x0800526d
 8004c64:	2be0      	cmp	r3, #224	@ 0xe0
 8004c66:	f000 8317 	beq.w	8005298 <Built_In_Test_Proc+0x8a4>


			RspAssamblyTxMsg(CMD_DEVICE_STATE);
		}break;
	}
}
 8004c6a:	e33a      	b.n	80052e2 <Built_In_Test_Proc+0x8ee>
			FAN_Ctrl(LO, OFF);
 8004c6c:	2100      	movs	r1, #0
 8004c6e:	2000      	movs	r0, #0
 8004c70:	f7fc fd6c 	bl	800174c <FAN_Ctrl>
			EXT_SiPM_Ctrl(OFF);
 8004c74:	2000      	movs	r0, #0
 8004c76:	f7fc fb3f 	bl	80012f8 <EXT_SiPM_Ctrl>
			EXT_PD_Ctrl(OFF);
 8004c7a:	2000      	movs	r0, #0
 8004c7c:	f7fc fb18 	bl	80012b0 <EXT_PD_Ctrl>
			EXT_HV_Ctrl(OFF);
 8004c80:	2000      	movs	r0, #0
 8004c82:	f7fc faf1 	bl	8001268 <EXT_HV_Ctrl>
			EXT_LD_Ctrl(OFF);
 8004c86:	2000      	movs	r0, #0
 8004c88:	f7fc faca 	bl	8001220 <EXT_LD_Ctrl>
			WaitTime_Init();
 8004c8c:	f7fd fc90 	bl	80025b0 <WaitTime_Init>
			m_BITProcSeq = BIT_SEQ_EEPROM_WRITE_READ;
 8004c90:	4b32      	ldr	r3, [pc, #200]	@ (8004d5c <Built_In_Test_Proc+0x368>)
 8004c92:	2220      	movs	r2, #32
 8004c94:	701a      	strb	r2, [r3, #0]
		}break;
 8004c96:	e324      	b.n	80052e2 <Built_In_Test_Proc+0x8ee>
			tConfig.DeviceUseCount = GetCfg_DeviceUseCount();
 8004c98:	f7fd f9d0 	bl	800203c <GetCfg_DeviceUseCount>
 8004c9c:	4603      	mov	r3, r0
 8004c9e:	4a30      	ldr	r2, [pc, #192]	@ (8004d60 <Built_In_Test_Proc+0x36c>)
 8004ca0:	6253      	str	r3, [r2, #36]	@ 0x24
			m_BITProcSeq = BIT_SEQ_EEPROM_WRITE_TIME_CHK;
 8004ca2:	4b2e      	ldr	r3, [pc, #184]	@ (8004d5c <Built_In_Test_Proc+0x368>)
 8004ca4:	2222      	movs	r2, #34	@ 0x22
 8004ca6:	701a      	strb	r2, [r3, #0]
		}break;
 8004ca8:	e31b      	b.n	80052e2 <Built_In_Test_Proc+0x8ee>
			if ( TRUE == WaitHoldTime_Sec(ON, EEP_EEPROM_CHK_TIME) )
 8004caa:	2101      	movs	r1, #1
 8004cac:	2001      	movs	r0, #1
 8004cae:	f7fd fc9d 	bl	80025ec <WaitHoldTime_Sec>
 8004cb2:	4603      	mov	r3, r0
 8004cb4:	2b01      	cmp	r3, #1
 8004cb6:	f040 8303 	bne.w	80052c0 <Built_In_Test_Proc+0x8cc>
				SetCfg_DeviceUseCount(tConfig.DeviceUseCount+1);
 8004cba:	4b29      	ldr	r3, [pc, #164]	@ (8004d60 <Built_In_Test_Proc+0x36c>)
 8004cbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cbe:	3301      	adds	r3, #1
 8004cc0:	4618      	mov	r0, r3
 8004cc2:	f7fd f998 	bl	8001ff6 <SetCfg_DeviceUseCount>
				m_BITProcSeq = BIT_SEQ_EEPROM_WRITE_VERIFY_CHK;
 8004cc6:	4b25      	ldr	r3, [pc, #148]	@ (8004d5c <Built_In_Test_Proc+0x368>)
 8004cc8:	2224      	movs	r2, #36	@ 0x24
 8004cca:	701a      	strb	r2, [r3, #0]
		}break;
 8004ccc:	e2f8      	b.n	80052c0 <Built_In_Test_Proc+0x8cc>
			if((tConfig.DeviceUseCount+1) == GetCfg_DeviceUseCount())
 8004cce:	4b24      	ldr	r3, [pc, #144]	@ (8004d60 <Built_In_Test_Proc+0x36c>)
 8004cd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cd2:	1c5c      	adds	r4, r3, #1
 8004cd4:	f7fd f9b2 	bl	800203c <GetCfg_DeviceUseCount>
 8004cd8:	4603      	mov	r3, r0
 8004cda:	429c      	cmp	r4, r3
 8004cdc:	d10f      	bne.n	8004cfe <Built_In_Test_Proc+0x30a>
				WaitHoldTime_Sec(OFF, CHK_TIME_OFF);
 8004cde:	2163      	movs	r1, #99	@ 0x63
 8004ce0:	2000      	movs	r0, #0
 8004ce2:	f7fd fc83 	bl	80025ec <WaitHoldTime_Sec>
				tSysState.DeviceState = DeviceSetState(DEVICE_BIT_ADDR_EEPROM_OK, OFF);
 8004ce6:	2100      	movs	r1, #0
 8004ce8:	2004      	movs	r0, #4
 8004cea:	f7fd fcd3 	bl	8002694 <DeviceSetState>
 8004cee:	4603      	mov	r3, r0
 8004cf0:	461a      	mov	r2, r3
 8004cf2:	4b1c      	ldr	r3, [pc, #112]	@ (8004d64 <Built_In_Test_Proc+0x370>)
 8004cf4:	839a      	strh	r2, [r3, #28]
				m_BITProcSeq = BIT_SEQ_FAN_CON_LO_SPD_CTRL_ON;
 8004cf6:	4b19      	ldr	r3, [pc, #100]	@ (8004d5c <Built_In_Test_Proc+0x368>)
 8004cf8:	2230      	movs	r2, #48	@ 0x30
 8004cfa:	701a      	strb	r2, [r3, #0]
		}break;
 8004cfc:	e2f1      	b.n	80052e2 <Built_In_Test_Proc+0x8ee>
				tSysState.DeviceState = DeviceSetState(DEVICE_BIT_ADDR_EEPROM_OK, ON);
 8004cfe:	2101      	movs	r1, #1
 8004d00:	2004      	movs	r0, #4
 8004d02:	f7fd fcc7 	bl	8002694 <DeviceSetState>
 8004d06:	4603      	mov	r3, r0
 8004d08:	461a      	mov	r2, r3
 8004d0a:	4b16      	ldr	r3, [pc, #88]	@ (8004d64 <Built_In_Test_Proc+0x370>)
 8004d0c:	839a      	strh	r2, [r3, #28]
				m_BITProcSeq = BIT_SEQ_ERROR;
 8004d0e:	4b13      	ldr	r3, [pc, #76]	@ (8004d5c <Built_In_Test_Proc+0x368>)
 8004d10:	22e0      	movs	r2, #224	@ 0xe0
 8004d12:	701a      	strb	r2, [r3, #0]
		}break;
 8004d14:	e2e5      	b.n	80052e2 <Built_In_Test_Proc+0x8ee>
			FAN_Ctrl(LO, ON);
 8004d16:	2101      	movs	r1, #1
 8004d18:	2000      	movs	r0, #0
 8004d1a:	f7fc fd17 	bl	800174c <FAN_Ctrl>
			WaitTime_Init();
 8004d1e:	f7fd fc47 	bl	80025b0 <WaitTime_Init>
			WaitHoldTime_Sec(OFF, CHK_TIME_OFF);
 8004d22:	2163      	movs	r1, #99	@ 0x63
 8004d24:	2000      	movs	r0, #0
 8004d26:	f7fd fc61 	bl	80025ec <WaitHoldTime_Sec>
			m_BITProcSeq = BIT_SEQ_FAN_CON_LO_SPD_STAB_TIME;
 8004d2a:	4b0c      	ldr	r3, [pc, #48]	@ (8004d5c <Built_In_Test_Proc+0x368>)
 8004d2c:	2232      	movs	r2, #50	@ 0x32
 8004d2e:	701a      	strb	r2, [r3, #0]
		}break;
 8004d30:	e2d7      	b.n	80052e2 <Built_In_Test_Proc+0x8ee>
			if ( TRUE == WaitHoldTime_Sec(ON, FAN_CON_ON_TIME) )
 8004d32:	2103      	movs	r1, #3
 8004d34:	2001      	movs	r0, #1
 8004d36:	f7fd fc59 	bl	80025ec <WaitHoldTime_Sec>
 8004d3a:	4603      	mov	r3, r0
 8004d3c:	2b01      	cmp	r3, #1
 8004d3e:	f040 82c1 	bne.w	80052c4 <Built_In_Test_Proc+0x8d0>
				tFan.RpmCurrCnt = 0;
 8004d42:	4b09      	ldr	r3, [pc, #36]	@ (8004d68 <Built_In_Test_Proc+0x374>)
 8004d44:	2200      	movs	r2, #0
 8004d46:	611a      	str	r2, [r3, #16]
				FAN_RpmMeasurement(ON);
 8004d48:	2001      	movs	r0, #1
 8004d4a:	f7fc fd1f 	bl	800178c <FAN_RpmMeasurement>
				WaitTime_Init();
 8004d4e:	f7fd fc2f 	bl	80025b0 <WaitTime_Init>
				m_BITProcSeq = BIT_SEQ_FAN_CON_LO_SPD_CHK;
 8004d52:	4b02      	ldr	r3, [pc, #8]	@ (8004d5c <Built_In_Test_Proc+0x368>)
 8004d54:	2234      	movs	r2, #52	@ 0x34
 8004d56:	701a      	strb	r2, [r3, #0]
		}break;
 8004d58:	e2b4      	b.n	80052c4 <Built_In_Test_Proc+0x8d0>
 8004d5a:	bf00      	nop
 8004d5c:	200002d4 	.word	0x200002d4
 8004d60:	20000030 	.word	0x20000030
 8004d64:	2000028c 	.word	0x2000028c
 8004d68:	200000b4 	.word	0x200000b4
			if ( TRUE == WaitHoldTime_Sec(ON, FAN_MEASURE_TIME) )
 8004d6c:	2101      	movs	r1, #1
 8004d6e:	2001      	movs	r0, #1
 8004d70:	f7fd fc3c 	bl	80025ec <WaitHoldTime_Sec>
 8004d74:	4603      	mov	r3, r0
 8004d76:	2b01      	cmp	r3, #1
 8004d78:	f040 82a6 	bne.w	80052c8 <Built_In_Test_Proc+0x8d4>
				if (ON == FAN_ChkCondition(DEFAULT_FAN_RPM_LOW_SPD_COUNT, tFan.RpmCurrCnt))
 8004d7c:	4bbc      	ldr	r3, [pc, #752]	@ (8005070 <Built_In_Test_Proc+0x67c>)
 8004d7e:	691b      	ldr	r3, [r3, #16]
 8004d80:	4619      	mov	r1, r3
 8004d82:	20ac      	movs	r0, #172	@ 0xac
 8004d84:	f7fc fd24 	bl	80017d0 <FAN_ChkCondition>
 8004d88:	4603      	mov	r3, r0
 8004d8a:	2b01      	cmp	r3, #1
 8004d8c:	d11b      	bne.n	8004dc6 <Built_In_Test_Proc+0x3d2>
					tFan.RpmCurrCnt = 0;
 8004d8e:	4bb8      	ldr	r3, [pc, #736]	@ (8005070 <Built_In_Test_Proc+0x67c>)
 8004d90:	2200      	movs	r2, #0
 8004d92:	611a      	str	r2, [r3, #16]
					FAN_RpmMeasurement(OFF);
 8004d94:	2000      	movs	r0, #0
 8004d96:	f7fc fcf9 	bl	800178c <FAN_RpmMeasurement>
					FAN_Ctrl(HI, ON);
 8004d9a:	2101      	movs	r1, #1
 8004d9c:	2001      	movs	r0, #1
 8004d9e:	f7fc fcd5 	bl	800174c <FAN_Ctrl>
					tSysState.DeviceState = DeviceSetState(DEVICE_BIT_ADDR_SPD_N, OFF);
 8004da2:	2100      	movs	r1, #0
 8004da4:	2001      	movs	r0, #1
 8004da6:	f7fd fc75 	bl	8002694 <DeviceSetState>
 8004daa:	4603      	mov	r3, r0
 8004dac:	461a      	mov	r2, r3
 8004dae:	4bb1      	ldr	r3, [pc, #708]	@ (8005074 <Built_In_Test_Proc+0x680>)
 8004db0:	839a      	strh	r2, [r3, #28]
					tFan.FlagErrOn = ON;
 8004db2:	4baf      	ldr	r3, [pc, #700]	@ (8005070 <Built_In_Test_Proc+0x67c>)
 8004db4:	2201      	movs	r2, #1
 8004db6:	711a      	strb	r2, [r3, #4]
					m_BITProcSeq = BIT_SEQ_FAN_CON_HI_SPD_CTRL_ON;
 8004db8:	4baf      	ldr	r3, [pc, #700]	@ (8005078 <Built_In_Test_Proc+0x684>)
 8004dba:	2235      	movs	r2, #53	@ 0x35
 8004dbc:	701a      	strb	r2, [r3, #0]
					tSysState.ErrRetry = 0;
 8004dbe:	4bad      	ldr	r3, [pc, #692]	@ (8005074 <Built_In_Test_Proc+0x680>)
 8004dc0:	2200      	movs	r2, #0
 8004dc2:	779a      	strb	r2, [r3, #30]
 8004dc4:	e01f      	b.n	8004e06 <Built_In_Test_Proc+0x412>
					tFan.RpmCurrCnt = 0;
 8004dc6:	4baa      	ldr	r3, [pc, #680]	@ (8005070 <Built_In_Test_Proc+0x67c>)
 8004dc8:	2200      	movs	r2, #0
 8004dca:	611a      	str	r2, [r3, #16]
					if(3 >= tSysState.ErrRetry++) { m_BITProcSeq = BIT_SEQ_FAN_CON_LO_SPD_CTRL_ON; }
 8004dcc:	4ba9      	ldr	r3, [pc, #676]	@ (8005074 <Built_In_Test_Proc+0x680>)
 8004dce:	7f9b      	ldrb	r3, [r3, #30]
 8004dd0:	1c5a      	adds	r2, r3, #1
 8004dd2:	b2d1      	uxtb	r1, r2
 8004dd4:	4aa7      	ldr	r2, [pc, #668]	@ (8005074 <Built_In_Test_Proc+0x680>)
 8004dd6:	7791      	strb	r1, [r2, #30]
 8004dd8:	2b03      	cmp	r3, #3
 8004dda:	d803      	bhi.n	8004de4 <Built_In_Test_Proc+0x3f0>
 8004ddc:	4ba6      	ldr	r3, [pc, #664]	@ (8005078 <Built_In_Test_Proc+0x684>)
 8004dde:	2230      	movs	r2, #48	@ 0x30
 8004de0:	701a      	strb	r2, [r3, #0]
 8004de2:	e010      	b.n	8004e06 <Built_In_Test_Proc+0x412>
						tSysState.DeviceState = DeviceSetState(DEVICE_BIT_ADDR_SPD_N, ON);
 8004de4:	2101      	movs	r1, #1
 8004de6:	2001      	movs	r0, #1
 8004de8:	f7fd fc54 	bl	8002694 <DeviceSetState>
 8004dec:	4603      	mov	r3, r0
 8004dee:	461a      	mov	r2, r3
 8004df0:	4ba0      	ldr	r3, [pc, #640]	@ (8005074 <Built_In_Test_Proc+0x680>)
 8004df2:	839a      	strh	r2, [r3, #28]
						tFan.FlagErrOn = ON;
 8004df4:	4b9e      	ldr	r3, [pc, #632]	@ (8005070 <Built_In_Test_Proc+0x67c>)
 8004df6:	2201      	movs	r2, #1
 8004df8:	711a      	strb	r2, [r3, #4]
						m_BITProcSeq = BIT_SEQ_ERROR;
 8004dfa:	4b9f      	ldr	r3, [pc, #636]	@ (8005078 <Built_In_Test_Proc+0x684>)
 8004dfc:	22e0      	movs	r2, #224	@ 0xe0
 8004dfe:	701a      	strb	r2, [r3, #0]
						tSysState.ErrRetry = 0;
 8004e00:	4b9c      	ldr	r3, [pc, #624]	@ (8005074 <Built_In_Test_Proc+0x680>)
 8004e02:	2200      	movs	r2, #0
 8004e04:	779a      	strb	r2, [r3, #30]
				WaitTime_Init();
 8004e06:	f7fd fbd3 	bl	80025b0 <WaitTime_Init>
		}break;
 8004e0a:	e25d      	b.n	80052c8 <Built_In_Test_Proc+0x8d4>
			FAN_Ctrl(HI, ON);
 8004e0c:	2101      	movs	r1, #1
 8004e0e:	2001      	movs	r0, #1
 8004e10:	f7fc fc9c 	bl	800174c <FAN_Ctrl>
			WaitTime_Init();
 8004e14:	f7fd fbcc 	bl	80025b0 <WaitTime_Init>
			WaitHoldTime_Sec(OFF, CHK_TIME_OFF);
 8004e18:	2163      	movs	r1, #99	@ 0x63
 8004e1a:	2000      	movs	r0, #0
 8004e1c:	f7fd fbe6 	bl	80025ec <WaitHoldTime_Sec>
			m_BITProcSeq = BIT_SEQ_FAN_CON_HI_SPD_STAB_TIME;
 8004e20:	4b95      	ldr	r3, [pc, #596]	@ (8005078 <Built_In_Test_Proc+0x684>)
 8004e22:	2237      	movs	r2, #55	@ 0x37
 8004e24:	701a      	strb	r2, [r3, #0]
		}break;
 8004e26:	e25c      	b.n	80052e2 <Built_In_Test_Proc+0x8ee>
			if ( TRUE == WaitHoldTime_Sec(ON, FAN_CON_ON_TIME) )
 8004e28:	2103      	movs	r1, #3
 8004e2a:	2001      	movs	r0, #1
 8004e2c:	f7fd fbde 	bl	80025ec <WaitHoldTime_Sec>
 8004e30:	4603      	mov	r3, r0
 8004e32:	2b01      	cmp	r3, #1
 8004e34:	f040 824a 	bne.w	80052cc <Built_In_Test_Proc+0x8d8>
				tFan.RpmCurrCnt = 0;
 8004e38:	4b8d      	ldr	r3, [pc, #564]	@ (8005070 <Built_In_Test_Proc+0x67c>)
 8004e3a:	2200      	movs	r2, #0
 8004e3c:	611a      	str	r2, [r3, #16]
				FAN_RpmMeasurement(ON);
 8004e3e:	2001      	movs	r0, #1
 8004e40:	f7fc fca4 	bl	800178c <FAN_RpmMeasurement>
				WaitTime_Init();
 8004e44:	f7fd fbb4 	bl	80025b0 <WaitTime_Init>
				m_BITProcSeq = BIT_SEQ_FAN_CON_HI_SPD_CHK;
 8004e48:	4b8b      	ldr	r3, [pc, #556]	@ (8005078 <Built_In_Test_Proc+0x684>)
 8004e4a:	2239      	movs	r2, #57	@ 0x39
 8004e4c:	701a      	strb	r2, [r3, #0]
		}break;
 8004e4e:	e23d      	b.n	80052cc <Built_In_Test_Proc+0x8d8>
			if ( TRUE == WaitHoldTime_Sec(ON, FAN_MEASURE_TIME) )
 8004e50:	2101      	movs	r1, #1
 8004e52:	2001      	movs	r0, #1
 8004e54:	f7fd fbca 	bl	80025ec <WaitHoldTime_Sec>
 8004e58:	4603      	mov	r3, r0
 8004e5a:	2b01      	cmp	r3, #1
 8004e5c:	f040 8238 	bne.w	80052d0 <Built_In_Test_Proc+0x8dc>
				if (ON == FAN_ChkCondition(DEFAULT_FAN_RPM_HIGH_SPD_COUNT, tFan.RpmCurrCnt))
 8004e60:	4b83      	ldr	r3, [pc, #524]	@ (8005070 <Built_In_Test_Proc+0x67c>)
 8004e62:	691b      	ldr	r3, [r3, #16]
 8004e64:	4619      	mov	r1, r3
 8004e66:	f44f 70cd 	mov.w	r0, #410	@ 0x19a
 8004e6a:	f7fc fcb1 	bl	80017d0 <FAN_ChkCondition>
 8004e6e:	4603      	mov	r3, r0
 8004e70:	2b01      	cmp	r3, #1
 8004e72:	d118      	bne.n	8004ea6 <Built_In_Test_Proc+0x4b2>
					FAN_RpmMeasurement(OFF);
 8004e74:	2000      	movs	r0, #0
 8004e76:	f7fc fc89 	bl	800178c <FAN_RpmMeasurement>
					FAN_Ctrl(LO, ON);
 8004e7a:	2101      	movs	r1, #1
 8004e7c:	2000      	movs	r0, #0
 8004e7e:	f7fc fc65 	bl	800174c <FAN_Ctrl>
					tSysState.DeviceState = DeviceSetState(DEVICE_BIT_ADDR_SPD_H, OFF);
 8004e82:	2100      	movs	r1, #0
 8004e84:	2000      	movs	r0, #0
 8004e86:	f7fd fc05 	bl	8002694 <DeviceSetState>
 8004e8a:	4603      	mov	r3, r0
 8004e8c:	461a      	mov	r2, r3
 8004e8e:	4b79      	ldr	r3, [pc, #484]	@ (8005074 <Built_In_Test_Proc+0x680>)
 8004e90:	839a      	strh	r2, [r3, #28]
					tFan.FlagErrOn = OFF;
 8004e92:	4b77      	ldr	r3, [pc, #476]	@ (8005070 <Built_In_Test_Proc+0x67c>)
 8004e94:	2200      	movs	r2, #0
 8004e96:	711a      	strb	r2, [r3, #4]
					m_BITProcSeq = BIT_SEQ_LD_MON_ADC_CTRL_ON;
 8004e98:	4b77      	ldr	r3, [pc, #476]	@ (8005078 <Built_In_Test_Proc+0x684>)
 8004e9a:	2240      	movs	r2, #64	@ 0x40
 8004e9c:	701a      	strb	r2, [r3, #0]
					tSysState.ErrRetry = 0;
 8004e9e:	4b75      	ldr	r3, [pc, #468]	@ (8005074 <Built_In_Test_Proc+0x680>)
 8004ea0:	2200      	movs	r2, #0
 8004ea2:	779a      	strb	r2, [r3, #30]
 8004ea4:	e01f      	b.n	8004ee6 <Built_In_Test_Proc+0x4f2>
					tFan.RpmCurrCnt = 0;
 8004ea6:	4b72      	ldr	r3, [pc, #456]	@ (8005070 <Built_In_Test_Proc+0x67c>)
 8004ea8:	2200      	movs	r2, #0
 8004eaa:	611a      	str	r2, [r3, #16]
					if(3 >= tSysState.ErrRetry++) { m_BITProcSeq = BIT_SEQ_FAN_CON_HI_SPD_CTRL_ON; }
 8004eac:	4b71      	ldr	r3, [pc, #452]	@ (8005074 <Built_In_Test_Proc+0x680>)
 8004eae:	7f9b      	ldrb	r3, [r3, #30]
 8004eb0:	1c5a      	adds	r2, r3, #1
 8004eb2:	b2d1      	uxtb	r1, r2
 8004eb4:	4a6f      	ldr	r2, [pc, #444]	@ (8005074 <Built_In_Test_Proc+0x680>)
 8004eb6:	7791      	strb	r1, [r2, #30]
 8004eb8:	2b03      	cmp	r3, #3
 8004eba:	d803      	bhi.n	8004ec4 <Built_In_Test_Proc+0x4d0>
 8004ebc:	4b6e      	ldr	r3, [pc, #440]	@ (8005078 <Built_In_Test_Proc+0x684>)
 8004ebe:	2235      	movs	r2, #53	@ 0x35
 8004ec0:	701a      	strb	r2, [r3, #0]
 8004ec2:	e010      	b.n	8004ee6 <Built_In_Test_Proc+0x4f2>
						tSysState.DeviceState = DeviceSetState(DEVICE_BIT_ADDR_SPD_H, ON);
 8004ec4:	2101      	movs	r1, #1
 8004ec6:	2000      	movs	r0, #0
 8004ec8:	f7fd fbe4 	bl	8002694 <DeviceSetState>
 8004ecc:	4603      	mov	r3, r0
 8004ece:	461a      	mov	r2, r3
 8004ed0:	4b68      	ldr	r3, [pc, #416]	@ (8005074 <Built_In_Test_Proc+0x680>)
 8004ed2:	839a      	strh	r2, [r3, #28]
						tFan.FlagErrOn = ON;
 8004ed4:	4b66      	ldr	r3, [pc, #408]	@ (8005070 <Built_In_Test_Proc+0x67c>)
 8004ed6:	2201      	movs	r2, #1
 8004ed8:	711a      	strb	r2, [r3, #4]
						tSysState.ErrRetry = 0;
 8004eda:	4b66      	ldr	r3, [pc, #408]	@ (8005074 <Built_In_Test_Proc+0x680>)
 8004edc:	2200      	movs	r2, #0
 8004ede:	779a      	strb	r2, [r3, #30]
						m_BITProcSeq = BIT_SEQ_ERROR;
 8004ee0:	4b65      	ldr	r3, [pc, #404]	@ (8005078 <Built_In_Test_Proc+0x684>)
 8004ee2:	22e0      	movs	r2, #224	@ 0xe0
 8004ee4:	701a      	strb	r2, [r3, #0]
				WaitTime_Init();
 8004ee6:	f7fd fb63 	bl	80025b0 <WaitTime_Init>
		}break;
 8004eea:	e1f1      	b.n	80052d0 <Built_In_Test_Proc+0x8dc>
			EXT_LD_Ctrl(ON);
 8004eec:	2001      	movs	r0, #1
 8004eee:	f7fc f997 	bl	8001220 <EXT_LD_Ctrl>
			ADC_LD_Measuerment(OFF); // Initial
 8004ef2:	2000      	movs	r0, #0
 8004ef4:	f7fc fa7a 	bl	80013ec <ADC_LD_Measuerment>
			WaitTime_Init();
 8004ef8:	f7fd fb5a 	bl	80025b0 <WaitTime_Init>
			m_BITProcSeq = BIT_SEQ_LD_MON_ADC_STAB_TIME;
 8004efc:	4b5e      	ldr	r3, [pc, #376]	@ (8005078 <Built_In_Test_Proc+0x684>)
 8004efe:	2242      	movs	r2, #66	@ 0x42
 8004f00:	701a      	strb	r2, [r3, #0]
			tSysState.FlagGetAdcOn = OFF;
 8004f02:	4b5c      	ldr	r3, [pc, #368]	@ (8005074 <Built_In_Test_Proc+0x680>)
 8004f04:	2200      	movs	r2, #0
 8004f06:	71da      	strb	r2, [r3, #7]
		}break;
 8004f08:	e1eb      	b.n	80052e2 <Built_In_Test_Proc+0x8ee>
			tSysState.FlagGetAdcOn = ON;
 8004f0a:	4b5a      	ldr	r3, [pc, #360]	@ (8005074 <Built_In_Test_Proc+0x680>)
 8004f0c:	2201      	movs	r2, #1
 8004f0e:	71da      	strb	r2, [r3, #7]
			if ( TRUE == WaitHoldTime_Sec(ON, LD_CTRL_ON_TIME) )
 8004f10:	2103      	movs	r1, #3
 8004f12:	2001      	movs	r0, #1
 8004f14:	f7fd fb6a 	bl	80025ec <WaitHoldTime_Sec>
 8004f18:	4603      	mov	r3, r0
 8004f1a:	2b01      	cmp	r3, #1
 8004f1c:	f040 81da 	bne.w	80052d4 <Built_In_Test_Proc+0x8e0>
				WaitTime_Init();
 8004f20:	f7fd fb46 	bl	80025b0 <WaitTime_Init>
				m_BITProcSeq = BIT_SEQ_LD_MON_ADC_CHK_ON;
 8004f24:	4b54      	ldr	r3, [pc, #336]	@ (8005078 <Built_In_Test_Proc+0x684>)
 8004f26:	2244      	movs	r2, #68	@ 0x44
 8004f28:	701a      	strb	r2, [r3, #0]
		}break;
 8004f2a:	e1d3      	b.n	80052d4 <Built_In_Test_Proc+0x8e0>
			if ( TRUE == WaitHoldTime_mSec(ON, LD_ADC_MEASURE_TIME) )
 8004f2c:	210a      	movs	r1, #10
 8004f2e:	2001      	movs	r0, #1
 8004f30:	f7fd fb86 	bl	8002640 <WaitHoldTime_mSec>
 8004f34:	4603      	mov	r3, r0
 8004f36:	2b01      	cmp	r3, #1
 8004f38:	d144      	bne.n	8004fc4 <Built_In_Test_Proc+0x5d0>
				tSysState.FlagGetAdcOn = OFF;
 8004f3a:	4b4e      	ldr	r3, [pc, #312]	@ (8005074 <Built_In_Test_Proc+0x680>)
 8004f3c:	2200      	movs	r2, #0
 8004f3e:	71da      	strb	r2, [r3, #7]
				if(TRUE == ADC_ChkCondition(DEFAULT_ADC_LD_NORMAL_VAL, tLdCtrl.AvgAdcVal))
 8004f40:	4b4e      	ldr	r3, [pc, #312]	@ (800507c <Built_In_Test_Proc+0x688>)
 8004f42:	889b      	ldrh	r3, [r3, #4]
 8004f44:	4619      	mov	r1, r3
 8004f46:	f240 40c4 	movw	r0, #1220	@ 0x4c4
 8004f4a:	f7fc fb59 	bl	8001600 <ADC_ChkCondition>
 8004f4e:	4603      	mov	r3, r0
 8004f50:	2b01      	cmp	r3, #1
 8004f52:	d114      	bne.n	8004f7e <Built_In_Test_Proc+0x58a>
					ADC_LD_Measuerment(OFF);
 8004f54:	2000      	movs	r0, #0
 8004f56:	f7fc fa49 	bl	80013ec <ADC_LD_Measuerment>
					tSysState.DeviceState = DeviceSetState(DEVICE_BIT_ADDR_LD_OK, OFF);
 8004f5a:	2100      	movs	r1, #0
 8004f5c:	2003      	movs	r0, #3
 8004f5e:	f7fd fb99 	bl	8002694 <DeviceSetState>
 8004f62:	4603      	mov	r3, r0
 8004f64:	461a      	mov	r2, r3
 8004f66:	4b43      	ldr	r3, [pc, #268]	@ (8005074 <Built_In_Test_Proc+0x680>)
 8004f68:	839a      	strh	r2, [r3, #28]
					tLdCtrl.FlagErrOn = OFF;
 8004f6a:	4b44      	ldr	r3, [pc, #272]	@ (800507c <Built_In_Test_Proc+0x688>)
 8004f6c:	2200      	movs	r2, #0
 8004f6e:	70da      	strb	r2, [r3, #3]
					m_BITProcSeq = BIT_SEQ_HV_CHK_ADC_CTRL_ON;
 8004f70:	4b41      	ldr	r3, [pc, #260]	@ (8005078 <Built_In_Test_Proc+0x684>)
 8004f72:	2250      	movs	r2, #80	@ 0x50
 8004f74:	701a      	strb	r2, [r3, #0]
					tSysState.ErrRetry = 0;
 8004f76:	4b3f      	ldr	r3, [pc, #252]	@ (8005074 <Built_In_Test_Proc+0x680>)
 8004f78:	2200      	movs	r2, #0
 8004f7a:	779a      	strb	r2, [r3, #30]
 8004f7c:	e01f      	b.n	8004fbe <Built_In_Test_Proc+0x5ca>
					if(3 >= tSysState.ErrRetry++) { m_BITProcSeq = BIT_SEQ_LD_MON_ADC_CTRL_ON; }
 8004f7e:	4b3d      	ldr	r3, [pc, #244]	@ (8005074 <Built_In_Test_Proc+0x680>)
 8004f80:	7f9b      	ldrb	r3, [r3, #30]
 8004f82:	1c5a      	adds	r2, r3, #1
 8004f84:	b2d1      	uxtb	r1, r2
 8004f86:	4a3b      	ldr	r2, [pc, #236]	@ (8005074 <Built_In_Test_Proc+0x680>)
 8004f88:	7791      	strb	r1, [r2, #30]
 8004f8a:	2b03      	cmp	r3, #3
 8004f8c:	d803      	bhi.n	8004f96 <Built_In_Test_Proc+0x5a2>
 8004f8e:	4b3a      	ldr	r3, [pc, #232]	@ (8005078 <Built_In_Test_Proc+0x684>)
 8004f90:	2240      	movs	r2, #64	@ 0x40
 8004f92:	701a      	strb	r2, [r3, #0]
 8004f94:	e010      	b.n	8004fb8 <Built_In_Test_Proc+0x5c4>
						tSysState.DeviceState = DeviceSetState(DEVICE_BIT_ADDR_LD_OK, ON);
 8004f96:	2101      	movs	r1, #1
 8004f98:	2003      	movs	r0, #3
 8004f9a:	f7fd fb7b 	bl	8002694 <DeviceSetState>
 8004f9e:	4603      	mov	r3, r0
 8004fa0:	461a      	mov	r2, r3
 8004fa2:	4b34      	ldr	r3, [pc, #208]	@ (8005074 <Built_In_Test_Proc+0x680>)
 8004fa4:	839a      	strh	r2, [r3, #28]
						tLdCtrl.FlagErrOn = ON;
 8004fa6:	4b35      	ldr	r3, [pc, #212]	@ (800507c <Built_In_Test_Proc+0x688>)
 8004fa8:	2201      	movs	r2, #1
 8004faa:	70da      	strb	r2, [r3, #3]
						m_BITProcSeq = BIT_SEQ_ERROR;
 8004fac:	4b32      	ldr	r3, [pc, #200]	@ (8005078 <Built_In_Test_Proc+0x684>)
 8004fae:	22e0      	movs	r2, #224	@ 0xe0
 8004fb0:	701a      	strb	r2, [r3, #0]
						tSysState.ErrRetry = 0;
 8004fb2:	4b30      	ldr	r3, [pc, #192]	@ (8005074 <Built_In_Test_Proc+0x680>)
 8004fb4:	2200      	movs	r2, #0
 8004fb6:	779a      	strb	r2, [r3, #30]
					tSysState.FlagGetAdcOn  = ON;
 8004fb8:	4b2e      	ldr	r3, [pc, #184]	@ (8005074 <Built_In_Test_Proc+0x680>)
 8004fba:	2201      	movs	r2, #1
 8004fbc:	71da      	strb	r2, [r3, #7]
				WaitTime_Init();
 8004fbe:	f7fd faf7 	bl	80025b0 <WaitTime_Init>
		}break;
 8004fc2:	e18e      	b.n	80052e2 <Built_In_Test_Proc+0x8ee>
				ADC_LD_Measuerment(ON);
 8004fc4:	2001      	movs	r0, #1
 8004fc6:	f7fc fa11 	bl	80013ec <ADC_LD_Measuerment>
		}break;
 8004fca:	e18a      	b.n	80052e2 <Built_In_Test_Proc+0x8ee>
			EXT_HV_Ctrl(ON);
 8004fcc:	2001      	movs	r0, #1
 8004fce:	f7fc f94b 	bl	8001268 <EXT_HV_Ctrl>
			ADC_HV_Measuerment(OFF);
 8004fd2:	2000      	movs	r0, #0
 8004fd4:	f7fc fa66 	bl	80014a4 <ADC_HV_Measuerment>
			WaitTime_Init();
 8004fd8:	f7fd faea 	bl	80025b0 <WaitTime_Init>
			m_BITProcSeq = BIT_SEQ_HV_CHK_ADC_STAB_TIME;
 8004fdc:	4b26      	ldr	r3, [pc, #152]	@ (8005078 <Built_In_Test_Proc+0x684>)
 8004fde:	2252      	movs	r2, #82	@ 0x52
 8004fe0:	701a      	strb	r2, [r3, #0]
		} break;
 8004fe2:	e17e      	b.n	80052e2 <Built_In_Test_Proc+0x8ee>
			tSysState.FlagGetAdcOn = ON;
 8004fe4:	4b23      	ldr	r3, [pc, #140]	@ (8005074 <Built_In_Test_Proc+0x680>)
 8004fe6:	2201      	movs	r2, #1
 8004fe8:	71da      	strb	r2, [r3, #7]
			if ( TRUE == WaitHoldTime_Sec(ON, HV_CTRL_ON_TIME) )
 8004fea:	2103      	movs	r1, #3
 8004fec:	2001      	movs	r0, #1
 8004fee:	f7fd fafd 	bl	80025ec <WaitHoldTime_Sec>
 8004ff2:	4603      	mov	r3, r0
 8004ff4:	2b01      	cmp	r3, #1
 8004ff6:	f040 816f 	bne.w	80052d8 <Built_In_Test_Proc+0x8e4>
				WaitTime_Init();
 8004ffa:	f7fd fad9 	bl	80025b0 <WaitTime_Init>
				m_BITProcSeq = BIT_SEQ_HV_CHK_ADC_CHK_ON;
 8004ffe:	4b1e      	ldr	r3, [pc, #120]	@ (8005078 <Built_In_Test_Proc+0x684>)
 8005000:	2254      	movs	r2, #84	@ 0x54
 8005002:	701a      	strb	r2, [r3, #0]
		}break;
 8005004:	e168      	b.n	80052d8 <Built_In_Test_Proc+0x8e4>
			if ( true == WaitHoldTime_mSec(ON, HV_ADC_MEASURE_TIME) )
 8005006:	2132      	movs	r1, #50	@ 0x32
 8005008:	2001      	movs	r0, #1
 800500a:	f7fd fb19 	bl	8002640 <WaitHoldTime_mSec>
 800500e:	4603      	mov	r3, r0
 8005010:	2b01      	cmp	r3, #1
 8005012:	d14e      	bne.n	80050b2 <Built_In_Test_Proc+0x6be>
				tSysState.FlagGetAdcOn = OFF;
 8005014:	4b17      	ldr	r3, [pc, #92]	@ (8005074 <Built_In_Test_Proc+0x680>)
 8005016:	2200      	movs	r2, #0
 8005018:	71da      	strb	r2, [r3, #7]
				if(TRUE == ADC_ChkCondition(DEFAULT_ADC_HV_NORMAL_VAL, tHvCtrl.AvgAdcVal) )
 800501a:	4b19      	ldr	r3, [pc, #100]	@ (8005080 <Built_In_Test_Proc+0x68c>)
 800501c:	889b      	ldrh	r3, [r3, #4]
 800501e:	4619      	mov	r1, r3
 8005020:	f240 30b6 	movw	r0, #950	@ 0x3b6
 8005024:	f7fc faec 	bl	8001600 <ADC_ChkCondition>
 8005028:	4603      	mov	r3, r0
 800502a:	2b01      	cmp	r3, #1
 800502c:	d114      	bne.n	8005058 <Built_In_Test_Proc+0x664>
					ADC_HV_Measuerment(OFF);
 800502e:	2000      	movs	r0, #0
 8005030:	f7fc fa38 	bl	80014a4 <ADC_HV_Measuerment>
					tSysState.DeviceState = DeviceSetState(DEVICE_BIT_ADDR_HV_OK, OFF);
 8005034:	2100      	movs	r1, #0
 8005036:	2005      	movs	r0, #5
 8005038:	f7fd fb2c 	bl	8002694 <DeviceSetState>
 800503c:	4603      	mov	r3, r0
 800503e:	461a      	mov	r2, r3
 8005040:	4b0c      	ldr	r3, [pc, #48]	@ (8005074 <Built_In_Test_Proc+0x680>)
 8005042:	839a      	strh	r2, [r3, #28]
					tHvCtrl.FlagErrOn = OFF;
 8005044:	4b0e      	ldr	r3, [pc, #56]	@ (8005080 <Built_In_Test_Proc+0x68c>)
 8005046:	2200      	movs	r2, #0
 8005048:	70da      	strb	r2, [r3, #3]
					m_BITProcSeq = BIT_SEQ_PD_SIG_ADC_CTRL_ON;
 800504a:	4b0b      	ldr	r3, [pc, #44]	@ (8005078 <Built_In_Test_Proc+0x684>)
 800504c:	2260      	movs	r2, #96	@ 0x60
 800504e:	701a      	strb	r2, [r3, #0]
					tSysState.ErrRetry = 0;
 8005050:	4b08      	ldr	r3, [pc, #32]	@ (8005074 <Built_In_Test_Proc+0x680>)
 8005052:	2200      	movs	r2, #0
 8005054:	779a      	strb	r2, [r3, #30]
 8005056:	e029      	b.n	80050ac <Built_In_Test_Proc+0x6b8>
					if(3 >= tSysState.ErrRetry++) { m_BITProcSeq = BIT_SEQ_HV_CHK_ADC_CTRL_ON; }
 8005058:	4b06      	ldr	r3, [pc, #24]	@ (8005074 <Built_In_Test_Proc+0x680>)
 800505a:	7f9b      	ldrb	r3, [r3, #30]
 800505c:	1c5a      	adds	r2, r3, #1
 800505e:	b2d1      	uxtb	r1, r2
 8005060:	4a04      	ldr	r2, [pc, #16]	@ (8005074 <Built_In_Test_Proc+0x680>)
 8005062:	7791      	strb	r1, [r2, #30]
 8005064:	2b03      	cmp	r3, #3
 8005066:	d80d      	bhi.n	8005084 <Built_In_Test_Proc+0x690>
 8005068:	4b03      	ldr	r3, [pc, #12]	@ (8005078 <Built_In_Test_Proc+0x684>)
 800506a:	2250      	movs	r2, #80	@ 0x50
 800506c:	701a      	strb	r2, [r3, #0]
 800506e:	e01a      	b.n	80050a6 <Built_In_Test_Proc+0x6b2>
 8005070:	200000b4 	.word	0x200000b4
 8005074:	2000028c 	.word	0x2000028c
 8005078:	200002d4 	.word	0x200002d4
 800507c:	20000084 	.word	0x20000084
 8005080:	20000094 	.word	0x20000094
						tSysState.DeviceState = DeviceSetState(DEVICE_BIT_ADDR_HV_OK, ON);
 8005084:	2101      	movs	r1, #1
 8005086:	2005      	movs	r0, #5
 8005088:	f7fd fb04 	bl	8002694 <DeviceSetState>
 800508c:	4603      	mov	r3, r0
 800508e:	461a      	mov	r2, r3
 8005090:	4b95      	ldr	r3, [pc, #596]	@ (80052e8 <Built_In_Test_Proc+0x8f4>)
 8005092:	839a      	strh	r2, [r3, #28]
						tHvCtrl.FlagErrOn = ON;
 8005094:	4b95      	ldr	r3, [pc, #596]	@ (80052ec <Built_In_Test_Proc+0x8f8>)
 8005096:	2201      	movs	r2, #1
 8005098:	70da      	strb	r2, [r3, #3]
						m_BITProcSeq = BIT_SEQ_ERROR;
 800509a:	4b95      	ldr	r3, [pc, #596]	@ (80052f0 <Built_In_Test_Proc+0x8fc>)
 800509c:	22e0      	movs	r2, #224	@ 0xe0
 800509e:	701a      	strb	r2, [r3, #0]
						tSysState.ErrRetry = 0;
 80050a0:	4b91      	ldr	r3, [pc, #580]	@ (80052e8 <Built_In_Test_Proc+0x8f4>)
 80050a2:	2200      	movs	r2, #0
 80050a4:	779a      	strb	r2, [r3, #30]
					tSysState.FlagGetAdcOn  = ON;
 80050a6:	4b90      	ldr	r3, [pc, #576]	@ (80052e8 <Built_In_Test_Proc+0x8f4>)
 80050a8:	2201      	movs	r2, #1
 80050aa:	71da      	strb	r2, [r3, #7]
				WaitTime_Init();
 80050ac:	f7fd fa80 	bl	80025b0 <WaitTime_Init>
		}break;
 80050b0:	e117      	b.n	80052e2 <Built_In_Test_Proc+0x8ee>
				ADC_HV_Measuerment(ON);
 80050b2:	2001      	movs	r0, #1
 80050b4:	f7fc f9f6 	bl	80014a4 <ADC_HV_Measuerment>
		}break;
 80050b8:	e113      	b.n	80052e2 <Built_In_Test_Proc+0x8ee>
			EXT_LD_Ctrl(ON);
 80050ba:	2001      	movs	r0, #1
 80050bc:	f7fc f8b0 	bl	8001220 <EXT_LD_Ctrl>
			EXT_PD_Ctrl(ON);
 80050c0:	2001      	movs	r0, #1
 80050c2:	f7fc f8f5 	bl	80012b0 <EXT_PD_Ctrl>
			ADC_PD_Measuerment(OFF);
 80050c6:	2000      	movs	r0, #0
 80050c8:	f7fc f93a 	bl	8001340 <ADC_PD_Measuerment>
			WaitTime_Init();
 80050cc:	f7fd fa70 	bl	80025b0 <WaitTime_Init>
			m_BITProcSeq = BIT_SEQ_PD_SIG_ADC_STAB_TIME;
 80050d0:	4b87      	ldr	r3, [pc, #540]	@ (80052f0 <Built_In_Test_Proc+0x8fc>)
 80050d2:	2262      	movs	r2, #98	@ 0x62
 80050d4:	701a      	strb	r2, [r3, #0]
		}break;
 80050d6:	e104      	b.n	80052e2 <Built_In_Test_Proc+0x8ee>
			tSysState.FlagGetAdcOn = ON;
 80050d8:	4b83      	ldr	r3, [pc, #524]	@ (80052e8 <Built_In_Test_Proc+0x8f4>)
 80050da:	2201      	movs	r2, #1
 80050dc:	71da      	strb	r2, [r3, #7]
			if ( TRUE == WaitHoldTime_Sec(ON, PD_CTRL_ON_TIME) )
 80050de:	2103      	movs	r1, #3
 80050e0:	2001      	movs	r0, #1
 80050e2:	f7fd fa83 	bl	80025ec <WaitHoldTime_Sec>
 80050e6:	4603      	mov	r3, r0
 80050e8:	2b01      	cmp	r3, #1
 80050ea:	f040 80f7 	bne.w	80052dc <Built_In_Test_Proc+0x8e8>
				WaitTime_Init();
 80050ee:	f7fd fa5f 	bl	80025b0 <WaitTime_Init>
				m_BITProcSeq = BIT_SEQ_PD_SIG_ADC_CHK_ON;
 80050f2:	4b7f      	ldr	r3, [pc, #508]	@ (80052f0 <Built_In_Test_Proc+0x8fc>)
 80050f4:	2264      	movs	r2, #100	@ 0x64
 80050f6:	701a      	strb	r2, [r3, #0]
		}break;
 80050f8:	e0f0      	b.n	80052dc <Built_In_Test_Proc+0x8e8>
			if ( true == WaitHoldTime_mSec(ON, PD_ADC_MEASURE_TIME) )
 80050fa:	211e      	movs	r1, #30
 80050fc:	2001      	movs	r0, #1
 80050fe:	f7fd fa9f 	bl	8002640 <WaitHoldTime_mSec>
 8005102:	4603      	mov	r3, r0
 8005104:	2b01      	cmp	r3, #1
 8005106:	d142      	bne.n	800518e <Built_In_Test_Proc+0x79a>
				tSysState.FlagGetAdcOn = OFF;
 8005108:	4b77      	ldr	r3, [pc, #476]	@ (80052e8 <Built_In_Test_Proc+0x8f4>)
 800510a:	2200      	movs	r2, #0
 800510c:	71da      	strb	r2, [r3, #7]
				if(DEFAULT_ADC_PD_ERROR_CNT > tPdCtrl.ErrorCount)
 800510e:	4b79      	ldr	r3, [pc, #484]	@ (80052f4 <Built_In_Test_Proc+0x900>)
 8005110:	68db      	ldr	r3, [r3, #12]
 8005112:	f246 12a7 	movw	r2, #24999	@ 0x61a7
 8005116:	4293      	cmp	r3, r2
 8005118:	d814      	bhi.n	8005144 <Built_In_Test_Proc+0x750>
					ADC_PD_Measuerment(OFF);
 800511a:	2000      	movs	r0, #0
 800511c:	f7fc f910 	bl	8001340 <ADC_PD_Measuerment>
					tSysState.DeviceState = DeviceSetState(DEVICE_BIT_ADDR_PD_OK, OFF);
 8005120:	2100      	movs	r1, #0
 8005122:	2006      	movs	r0, #6
 8005124:	f7fd fab6 	bl	8002694 <DeviceSetState>
 8005128:	4603      	mov	r3, r0
 800512a:	461a      	mov	r2, r3
 800512c:	4b6e      	ldr	r3, [pc, #440]	@ (80052e8 <Built_In_Test_Proc+0x8f4>)
 800512e:	839a      	strh	r2, [r3, #28]
					tHvCtrl.FlagErrOn = OFF;
 8005130:	4b6e      	ldr	r3, [pc, #440]	@ (80052ec <Built_In_Test_Proc+0x8f8>)
 8005132:	2200      	movs	r2, #0
 8005134:	70da      	strb	r2, [r3, #3]
					m_BITProcSeq = BIT_SEQ_SiPM_SIG_ADC_CTRL_ON;
 8005136:	4b6e      	ldr	r3, [pc, #440]	@ (80052f0 <Built_In_Test_Proc+0x8fc>)
 8005138:	2270      	movs	r2, #112	@ 0x70
 800513a:	701a      	strb	r2, [r3, #0]
					tSysState.ErrRetry = 0;
 800513c:	4b6a      	ldr	r3, [pc, #424]	@ (80052e8 <Built_In_Test_Proc+0x8f4>)
 800513e:	2200      	movs	r2, #0
 8005140:	779a      	strb	r2, [r3, #30]
 8005142:	e021      	b.n	8005188 <Built_In_Test_Proc+0x794>
					tSysState.ErrRetry++;
 8005144:	4b68      	ldr	r3, [pc, #416]	@ (80052e8 <Built_In_Test_Proc+0x8f4>)
 8005146:	7f9b      	ldrb	r3, [r3, #30]
 8005148:	3301      	adds	r3, #1
 800514a:	b2da      	uxtb	r2, r3
 800514c:	4b66      	ldr	r3, [pc, #408]	@ (80052e8 <Built_In_Test_Proc+0x8f4>)
 800514e:	779a      	strb	r2, [r3, #30]
					if(3 >= tSysState.ErrRetry) { m_BITProcSeq = BIT_SEQ_PD_SIG_ADC_CTRL_ON; }
 8005150:	4b65      	ldr	r3, [pc, #404]	@ (80052e8 <Built_In_Test_Proc+0x8f4>)
 8005152:	7f9b      	ldrb	r3, [r3, #30]
 8005154:	2b03      	cmp	r3, #3
 8005156:	d803      	bhi.n	8005160 <Built_In_Test_Proc+0x76c>
 8005158:	4b65      	ldr	r3, [pc, #404]	@ (80052f0 <Built_In_Test_Proc+0x8fc>)
 800515a:	2260      	movs	r2, #96	@ 0x60
 800515c:	701a      	strb	r2, [r3, #0]
 800515e:	e010      	b.n	8005182 <Built_In_Test_Proc+0x78e>
						tSysState.DeviceState = DeviceSetState(DEVICE_BIT_ADDR_PD_OK, OFF);
 8005160:	2100      	movs	r1, #0
 8005162:	2006      	movs	r0, #6
 8005164:	f7fd fa96 	bl	8002694 <DeviceSetState>
 8005168:	4603      	mov	r3, r0
 800516a:	461a      	mov	r2, r3
 800516c:	4b5e      	ldr	r3, [pc, #376]	@ (80052e8 <Built_In_Test_Proc+0x8f4>)
 800516e:	839a      	strh	r2, [r3, #28]
						tPdCtrl.FlagErrOn = ON;
 8005170:	4b60      	ldr	r3, [pc, #384]	@ (80052f4 <Built_In_Test_Proc+0x900>)
 8005172:	2201      	movs	r2, #1
 8005174:	70da      	strb	r2, [r3, #3]
						m_BITProcSeq = BIT_SEQ_ERROR;
 8005176:	4b5e      	ldr	r3, [pc, #376]	@ (80052f0 <Built_In_Test_Proc+0x8fc>)
 8005178:	22e0      	movs	r2, #224	@ 0xe0
 800517a:	701a      	strb	r2, [r3, #0]
						tSysState.ErrRetry = 0;
 800517c:	4b5a      	ldr	r3, [pc, #360]	@ (80052e8 <Built_In_Test_Proc+0x8f4>)
 800517e:	2200      	movs	r2, #0
 8005180:	779a      	strb	r2, [r3, #30]
					tSysState.FlagGetAdcOn  = ON;
 8005182:	4b59      	ldr	r3, [pc, #356]	@ (80052e8 <Built_In_Test_Proc+0x8f4>)
 8005184:	2201      	movs	r2, #1
 8005186:	71da      	strb	r2, [r3, #7]
				WaitTime_Init();
 8005188:	f7fd fa12 	bl	80025b0 <WaitTime_Init>
		}break;
 800518c:	e0a9      	b.n	80052e2 <Built_In_Test_Proc+0x8ee>
				ADC_PD_Measuerment(ON);
 800518e:	2001      	movs	r0, #1
 8005190:	f7fc f8d6 	bl	8001340 <ADC_PD_Measuerment>
		}break;
 8005194:	e0a5      	b.n	80052e2 <Built_In_Test_Proc+0x8ee>
			ADC_SiPM_Measuerment(OFF);
 8005196:	2000      	movs	r0, #0
 8005198:	f7fc f9dc 	bl	8001554 <ADC_SiPM_Measuerment>
			EXT_SiPM_Ctrl(ON);
 800519c:	2001      	movs	r0, #1
 800519e:	f7fc f8ab 	bl	80012f8 <EXT_SiPM_Ctrl>
			WaitTime_Init();
 80051a2:	f7fd fa05 	bl	80025b0 <WaitTime_Init>
			m_BITProcSeq = BIT_SEQ_SiPM_SIG_ADC_STAB_TIME;
 80051a6:	4b52      	ldr	r3, [pc, #328]	@ (80052f0 <Built_In_Test_Proc+0x8fc>)
 80051a8:	2272      	movs	r2, #114	@ 0x72
 80051aa:	701a      	strb	r2, [r3, #0]
		}break;
 80051ac:	e099      	b.n	80052e2 <Built_In_Test_Proc+0x8ee>
			tSysState.FlagGetAdcOn = ON;
 80051ae:	4b4e      	ldr	r3, [pc, #312]	@ (80052e8 <Built_In_Test_Proc+0x8f4>)
 80051b0:	2201      	movs	r2, #1
 80051b2:	71da      	strb	r2, [r3, #7]
			if ( TRUE == WaitHoldTime_Sec(ON, SiPM_CTRL_ON_TIME) )
 80051b4:	2103      	movs	r1, #3
 80051b6:	2001      	movs	r0, #1
 80051b8:	f7fd fa18 	bl	80025ec <WaitHoldTime_Sec>
 80051bc:	4603      	mov	r3, r0
 80051be:	2b01      	cmp	r3, #1
 80051c0:	f040 808e 	bne.w	80052e0 <Built_In_Test_Proc+0x8ec>
				WaitTime_Init();
 80051c4:	f7fd f9f4 	bl	80025b0 <WaitTime_Init>
				m_BITProcSeq = BIT_SEQ_SiPM_SIG_ADC_CHK_ON;
 80051c8:	4b49      	ldr	r3, [pc, #292]	@ (80052f0 <Built_In_Test_Proc+0x8fc>)
 80051ca:	2274      	movs	r2, #116	@ 0x74
 80051cc:	701a      	strb	r2, [r3, #0]
		}break;
 80051ce:	e087      	b.n	80052e0 <Built_In_Test_Proc+0x8ec>
			if ( true == WaitHoldTime_mSec(ON, PD_ADC_MEASURE_TIME) )
 80051d0:	211e      	movs	r1, #30
 80051d2:	2001      	movs	r0, #1
 80051d4:	f7fd fa34 	bl	8002640 <WaitHoldTime_mSec>
 80051d8:	4603      	mov	r3, r0
 80051da:	2b01      	cmp	r3, #1
 80051dc:	d142      	bne.n	8005264 <Built_In_Test_Proc+0x870>
				tSysState.FlagGetAdcOn = OFF;
 80051de:	4b42      	ldr	r3, [pc, #264]	@ (80052e8 <Built_In_Test_Proc+0x8f4>)
 80051e0:	2200      	movs	r2, #0
 80051e2:	71da      	strb	r2, [r3, #7]
				if(DEFAULT_ADC_SiPM_ERROR_CNT > tSiPmCtrl.ErrorCount)
 80051e4:	4b44      	ldr	r3, [pc, #272]	@ (80052f8 <Built_In_Test_Proc+0x904>)
 80051e6:	68db      	ldr	r3, [r3, #12]
 80051e8:	f246 12a7 	movw	r2, #24999	@ 0x61a7
 80051ec:	4293      	cmp	r3, r2
 80051ee:	d814      	bhi.n	800521a <Built_In_Test_Proc+0x826>
					ADC_SiPM_Measuerment(OFF);
 80051f0:	2000      	movs	r0, #0
 80051f2:	f7fc f9af 	bl	8001554 <ADC_SiPM_Measuerment>
					tSysState.DeviceState = DeviceSetState(DEVICE_BIT_ADDR_SiPM_OK, OFF);
 80051f6:	2100      	movs	r1, #0
 80051f8:	2007      	movs	r0, #7
 80051fa:	f7fd fa4b 	bl	8002694 <DeviceSetState>
 80051fe:	4603      	mov	r3, r0
 8005200:	461a      	mov	r2, r3
 8005202:	4b39      	ldr	r3, [pc, #228]	@ (80052e8 <Built_In_Test_Proc+0x8f4>)
 8005204:	839a      	strh	r2, [r3, #28]
					tSiPmCtrl.FlagErrOn = OFF;
 8005206:	4b3c      	ldr	r3, [pc, #240]	@ (80052f8 <Built_In_Test_Proc+0x904>)
 8005208:	2200      	movs	r2, #0
 800520a:	70da      	strb	r2, [r3, #3]
					m_BITProcSeq = BIT_SEQ_COMPLETE;
 800520c:	4b38      	ldr	r3, [pc, #224]	@ (80052f0 <Built_In_Test_Proc+0x8fc>)
 800520e:	2290      	movs	r2, #144	@ 0x90
 8005210:	701a      	strb	r2, [r3, #0]
					tSysState.ErrRetry = 0;
 8005212:	4b35      	ldr	r3, [pc, #212]	@ (80052e8 <Built_In_Test_Proc+0x8f4>)
 8005214:	2200      	movs	r2, #0
 8005216:	779a      	strb	r2, [r3, #30]
 8005218:	e021      	b.n	800525e <Built_In_Test_Proc+0x86a>
					tSysState.ErrRetry++;
 800521a:	4b33      	ldr	r3, [pc, #204]	@ (80052e8 <Built_In_Test_Proc+0x8f4>)
 800521c:	7f9b      	ldrb	r3, [r3, #30]
 800521e:	3301      	adds	r3, #1
 8005220:	b2da      	uxtb	r2, r3
 8005222:	4b31      	ldr	r3, [pc, #196]	@ (80052e8 <Built_In_Test_Proc+0x8f4>)
 8005224:	779a      	strb	r2, [r3, #30]
					if(3 >= tSysState.ErrRetry) { m_BITProcSeq = BIT_SEQ_SiPM_SIG_ADC_CTRL_ON; }
 8005226:	4b30      	ldr	r3, [pc, #192]	@ (80052e8 <Built_In_Test_Proc+0x8f4>)
 8005228:	7f9b      	ldrb	r3, [r3, #30]
 800522a:	2b03      	cmp	r3, #3
 800522c:	d803      	bhi.n	8005236 <Built_In_Test_Proc+0x842>
 800522e:	4b30      	ldr	r3, [pc, #192]	@ (80052f0 <Built_In_Test_Proc+0x8fc>)
 8005230:	2270      	movs	r2, #112	@ 0x70
 8005232:	701a      	strb	r2, [r3, #0]
 8005234:	e010      	b.n	8005258 <Built_In_Test_Proc+0x864>
						tSysState.DeviceState = DeviceSetState(DEVICE_BIT_ADDR_SiPM_OK, ON);
 8005236:	2101      	movs	r1, #1
 8005238:	2007      	movs	r0, #7
 800523a:	f7fd fa2b 	bl	8002694 <DeviceSetState>
 800523e:	4603      	mov	r3, r0
 8005240:	461a      	mov	r2, r3
 8005242:	4b29      	ldr	r3, [pc, #164]	@ (80052e8 <Built_In_Test_Proc+0x8f4>)
 8005244:	839a      	strh	r2, [r3, #28]
						tSiPmCtrl.FlagErrOn = ON;
 8005246:	4b2c      	ldr	r3, [pc, #176]	@ (80052f8 <Built_In_Test_Proc+0x904>)
 8005248:	2201      	movs	r2, #1
 800524a:	70da      	strb	r2, [r3, #3]
						m_BITProcSeq = BIT_SEQ_ERROR;
 800524c:	4b28      	ldr	r3, [pc, #160]	@ (80052f0 <Built_In_Test_Proc+0x8fc>)
 800524e:	22e0      	movs	r2, #224	@ 0xe0
 8005250:	701a      	strb	r2, [r3, #0]
						tSysState.ErrRetry = 0;
 8005252:	4b25      	ldr	r3, [pc, #148]	@ (80052e8 <Built_In_Test_Proc+0x8f4>)
 8005254:	2200      	movs	r2, #0
 8005256:	779a      	strb	r2, [r3, #30]
					tSysState.FlagGetAdcOn  = ON;
 8005258:	4b23      	ldr	r3, [pc, #140]	@ (80052e8 <Built_In_Test_Proc+0x8f4>)
 800525a:	2201      	movs	r2, #1
 800525c:	71da      	strb	r2, [r3, #7]
				WaitTime_Init();
 800525e:	f7fd f9a7 	bl	80025b0 <WaitTime_Init>
		}break;
 8005262:	e03e      	b.n	80052e2 <Built_In_Test_Proc+0x8ee>
				ADC_SiPM_Measuerment(ON);
 8005264:	2001      	movs	r0, #1
 8005266:	f7fc f975 	bl	8001554 <ADC_SiPM_Measuerment>
		}break;
 800526a:	e03a      	b.n	80052e2 <Built_In_Test_Proc+0x8ee>
			WaitTime_Init();
 800526c:	f7fd f9a0 	bl	80025b0 <WaitTime_Init>
			tSysState.BitChkOn = ON;
 8005270:	4b1d      	ldr	r3, [pc, #116]	@ (80052e8 <Built_In_Test_Proc+0x8f4>)
 8005272:	2201      	movs	r2, #1
 8005274:	711a      	strb	r2, [r3, #4]
			tSysState.flagBitErrOn = OFF;
 8005276:	4b1c      	ldr	r3, [pc, #112]	@ (80052e8 <Built_In_Test_Proc+0x8f4>)
 8005278:	2200      	movs	r2, #0
 800527a:	715a      	strb	r2, [r3, #5]
			RspAssamblyTxMsg(CMD_BIT_MANUAL_START);
 800527c:	2000      	movs	r0, #0
 800527e:	f7fe faa9 	bl	80037d4 <RspAssamblyTxMsg>
			if(ON == tSysState.FlagBitChkOn)
 8005282:	4b19      	ldr	r3, [pc, #100]	@ (80052e8 <Built_In_Test_Proc+0x8f4>)
 8005284:	7c9b      	ldrb	r3, [r3, #18]
 8005286:	2b01      	cmp	r3, #1
 8005288:	d102      	bne.n	8005290 <Built_In_Test_Proc+0x89c>
				tSysState.FlagBitChkOn = OFF;
 800528a:	4b17      	ldr	r3, [pc, #92]	@ (80052e8 <Built_In_Test_Proc+0x8f4>)
 800528c:	2200      	movs	r2, #0
 800528e:	749a      	strb	r2, [r3, #18]
			m_BITProcSeq = BIT_SEQ_IDLE;
 8005290:	4b17      	ldr	r3, [pc, #92]	@ (80052f0 <Built_In_Test_Proc+0x8fc>)
 8005292:	2200      	movs	r2, #0
 8005294:	701a      	strb	r2, [r3, #0]
		}break;
 8005296:	e024      	b.n	80052e2 <Built_In_Test_Proc+0x8ee>
			tSysState.BitChkOn = OFF;
 8005298:	4b13      	ldr	r3, [pc, #76]	@ (80052e8 <Built_In_Test_Proc+0x8f4>)
 800529a:	2200      	movs	r2, #0
 800529c:	711a      	strb	r2, [r3, #4]
			tSysState.flagBitErrOn = ON;
 800529e:	4b12      	ldr	r3, [pc, #72]	@ (80052e8 <Built_In_Test_Proc+0x8f4>)
 80052a0:	2201      	movs	r2, #1
 80052a2:	715a      	strb	r2, [r3, #5]
			tSysState.FlagBitChkOn = OFF;
 80052a4:	4b10      	ldr	r3, [pc, #64]	@ (80052e8 <Built_In_Test_Proc+0x8f4>)
 80052a6:	2200      	movs	r2, #0
 80052a8:	749a      	strb	r2, [r3, #18]
			m_BITProcSeq = BIT_SEQ_FAIL;
 80052aa:	4b11      	ldr	r3, [pc, #68]	@ (80052f0 <Built_In_Test_Proc+0x8fc>)
 80052ac:	22ef      	movs	r2, #239	@ 0xef
 80052ae:	701a      	strb	r2, [r3, #0]
			RspAssamblyTxMsg(CMD_DEVICE_STATE);
 80052b0:	200e      	movs	r0, #14
 80052b2:	f7fe fa8f 	bl	80037d4 <RspAssamblyTxMsg>
		}break;
 80052b6:	e014      	b.n	80052e2 <Built_In_Test_Proc+0x8ee>
		}break;
 80052b8:	bf00      	nop
 80052ba:	e012      	b.n	80052e2 <Built_In_Test_Proc+0x8ee>
		}break;
 80052bc:	bf00      	nop
 80052be:	e010      	b.n	80052e2 <Built_In_Test_Proc+0x8ee>
		}break;
 80052c0:	bf00      	nop
 80052c2:	e00e      	b.n	80052e2 <Built_In_Test_Proc+0x8ee>
		}break;
 80052c4:	bf00      	nop
 80052c6:	e00c      	b.n	80052e2 <Built_In_Test_Proc+0x8ee>
		}break;
 80052c8:	bf00      	nop
 80052ca:	e00a      	b.n	80052e2 <Built_In_Test_Proc+0x8ee>
		}break;
 80052cc:	bf00      	nop
 80052ce:	e008      	b.n	80052e2 <Built_In_Test_Proc+0x8ee>
		}break;
 80052d0:	bf00      	nop
 80052d2:	e006      	b.n	80052e2 <Built_In_Test_Proc+0x8ee>
		}break;
 80052d4:	bf00      	nop
 80052d6:	e004      	b.n	80052e2 <Built_In_Test_Proc+0x8ee>
		}break;
 80052d8:	bf00      	nop
 80052da:	e002      	b.n	80052e2 <Built_In_Test_Proc+0x8ee>
		}break;
 80052dc:	bf00      	nop
 80052de:	e000      	b.n	80052e2 <Built_In_Test_Proc+0x8ee>
		}break;
 80052e0:	bf00      	nop
}
 80052e2:	bf00      	nop
 80052e4:	bd98      	pop	{r3, r4, r7, pc}
 80052e6:	bf00      	nop
 80052e8:	2000028c 	.word	0x2000028c
 80052ec:	20000094 	.word	0x20000094
 80052f0:	200002d4 	.word	0x200002d4
 80052f4:	20000074 	.word	0x20000074
 80052f8:	200000a4 	.word	0x200000a4

080052fc <SYSTEM_SEQ>:
void SYSTEM_SEQ(void)
{
 80052fc:	b580      	push	{r7, lr}
 80052fe:	af00      	add	r7, sp, #0
	switch(m_SysProcSeq)
 8005300:	4b87      	ldr	r3, [pc, #540]	@ (8005520 <SYSTEM_SEQ+0x224>)
 8005302:	781b      	ldrb	r3, [r3, #0]
 8005304:	2bee      	cmp	r3, #238	@ 0xee
 8005306:	f000 80fb 	beq.w	8005500 <SYSTEM_SEQ+0x204>
 800530a:	2bee      	cmp	r3, #238	@ 0xee
 800530c:	f300 8105 	bgt.w	800551a <SYSTEM_SEQ+0x21e>
 8005310:	2be0      	cmp	r3, #224	@ 0xe0
 8005312:	f000 80f7 	beq.w	8005504 <SYSTEM_SEQ+0x208>
 8005316:	2be0      	cmp	r3, #224	@ 0xe0
 8005318:	f300 80ff 	bgt.w	800551a <SYSTEM_SEQ+0x21e>
 800531c:	2ba0      	cmp	r3, #160	@ 0xa0
 800531e:	f000 80eb 	beq.w	80054f8 <SYSTEM_SEQ+0x1fc>
 8005322:	2ba0      	cmp	r3, #160	@ 0xa0
 8005324:	f300 80f9 	bgt.w	800551a <SYSTEM_SEQ+0x21e>
 8005328:	2b90      	cmp	r3, #144	@ 0x90
 800532a:	f000 80ed 	beq.w	8005508 <SYSTEM_SEQ+0x20c>
 800532e:	2b90      	cmp	r3, #144	@ 0x90
 8005330:	f300 80f3 	bgt.w	800551a <SYSTEM_SEQ+0x21e>
 8005334:	2b80      	cmp	r3, #128	@ 0x80
 8005336:	f000 80e9 	beq.w	800550c <SYSTEM_SEQ+0x210>
 800533a:	2b80      	cmp	r3, #128	@ 0x80
 800533c:	f300 80ed 	bgt.w	800551a <SYSTEM_SEQ+0x21e>
 8005340:	2b70      	cmp	r3, #112	@ 0x70
 8005342:	f000 80d3 	beq.w	80054ec <SYSTEM_SEQ+0x1f0>
 8005346:	2b70      	cmp	r3, #112	@ 0x70
 8005348:	f300 80e7 	bgt.w	800551a <SYSTEM_SEQ+0x21e>
 800534c:	2b64      	cmp	r3, #100	@ 0x64
 800534e:	f000 80c4 	beq.w	80054da <SYSTEM_SEQ+0x1de>
 8005352:	2b64      	cmp	r3, #100	@ 0x64
 8005354:	f300 80e1 	bgt.w	800551a <SYSTEM_SEQ+0x21e>
 8005358:	2b60      	cmp	r3, #96	@ 0x60
 800535a:	f000 80ca 	beq.w	80054f2 <SYSTEM_SEQ+0x1f6>
 800535e:	2b60      	cmp	r3, #96	@ 0x60
 8005360:	f300 80db 	bgt.w	800551a <SYSTEM_SEQ+0x21e>
 8005364:	2b50      	cmp	r3, #80	@ 0x50
 8005366:	f000 80b5 	beq.w	80054d4 <SYSTEM_SEQ+0x1d8>
 800536a:	2b50      	cmp	r3, #80	@ 0x50
 800536c:	f300 80d5 	bgt.w	800551a <SYSTEM_SEQ+0x21e>
 8005370:	2b35      	cmp	r3, #53	@ 0x35
 8005372:	dc75      	bgt.n	8005460 <SYSTEM_SEQ+0x164>
 8005374:	2b00      	cmp	r3, #0
 8005376:	f2c0 80d0 	blt.w	800551a <SYSTEM_SEQ+0x21e>
 800537a:	2b35      	cmp	r3, #53	@ 0x35
 800537c:	f200 80cd 	bhi.w	800551a <SYSTEM_SEQ+0x21e>
 8005380:	a201      	add	r2, pc, #4	@ (adr r2, 8005388 <SYSTEM_SEQ+0x8c>)
 8005382:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005386:	bf00      	nop
 8005388:	08005467 	.word	0x08005467
 800538c:	0800551b 	.word	0x0800551b
 8005390:	0800551b 	.word	0x0800551b
 8005394:	0800551b 	.word	0x0800551b
 8005398:	0800551b 	.word	0x0800551b
 800539c:	08005511 	.word	0x08005511
 80053a0:	0800551b 	.word	0x0800551b
 80053a4:	0800551b 	.word	0x0800551b
 80053a8:	0800551b 	.word	0x0800551b
 80053ac:	0800551b 	.word	0x0800551b
 80053b0:	0800551b 	.word	0x0800551b
 80053b4:	0800551b 	.word	0x0800551b
 80053b8:	0800551b 	.word	0x0800551b
 80053bc:	0800551b 	.word	0x0800551b
 80053c0:	0800551b 	.word	0x0800551b
 80053c4:	0800551b 	.word	0x0800551b
 80053c8:	0800546f 	.word	0x0800546f
 80053cc:	0800551b 	.word	0x0800551b
 80053d0:	0800551b 	.word	0x0800551b
 80053d4:	0800551b 	.word	0x0800551b
 80053d8:	0800551b 	.word	0x0800551b
 80053dc:	0800551b 	.word	0x0800551b
 80053e0:	0800551b 	.word	0x0800551b
 80053e4:	0800551b 	.word	0x0800551b
 80053e8:	0800551b 	.word	0x0800551b
 80053ec:	0800551b 	.word	0x0800551b
 80053f0:	0800551b 	.word	0x0800551b
 80053f4:	0800551b 	.word	0x0800551b
 80053f8:	0800551b 	.word	0x0800551b
 80053fc:	0800551b 	.word	0x0800551b
 8005400:	0800551b 	.word	0x0800551b
 8005404:	0800551b 	.word	0x0800551b
 8005408:	08005511 	.word	0x08005511
 800540c:	0800551b 	.word	0x0800551b
 8005410:	0800551b 	.word	0x0800551b
 8005414:	0800551b 	.word	0x0800551b
 8005418:	0800551b 	.word	0x0800551b
 800541c:	08005511 	.word	0x08005511
 8005420:	0800551b 	.word	0x0800551b
 8005424:	0800551b 	.word	0x0800551b
 8005428:	0800551b 	.word	0x0800551b
 800542c:	0800551b 	.word	0x0800551b
 8005430:	0800551b 	.word	0x0800551b
 8005434:	0800551b 	.word	0x0800551b
 8005438:	0800551b 	.word	0x0800551b
 800543c:	0800551b 	.word	0x0800551b
 8005440:	0800551b 	.word	0x0800551b
 8005444:	0800551b 	.word	0x0800551b
 8005448:	08005491 	.word	0x08005491
 800544c:	0800551b 	.word	0x0800551b
 8005450:	0800551b 	.word	0x0800551b
 8005454:	0800551b 	.word	0x0800551b
 8005458:	0800551b 	.word	0x0800551b
 800545c:	0800549f 	.word	0x0800549f
 8005460:	2b40      	cmp	r3, #64	@ 0x40
 8005462:	d031      	beq.n	80054c8 <SYSTEM_SEQ+0x1cc>
		case SYS_SEQ_RESET :
		{
			SCB->AIRCR = AIRCR_VECTKEY_MASK | 0x04;
		}break;
	}
}
 8005464:	e059      	b.n	800551a <SYSTEM_SEQ+0x21e>
			m_SysProcSeq = SYS_SEQ_INIT;
 8005466:	4b2e      	ldr	r3, [pc, #184]	@ (8005520 <SYSTEM_SEQ+0x224>)
 8005468:	2210      	movs	r2, #16
 800546a:	701a      	strb	r2, [r3, #0]
		}break;
 800546c:	e055      	b.n	800551a <SYSTEM_SEQ+0x21e>
			FAN_Init();
 800546e:	f7fc f95f 	bl	8001730 <FAN_Init>
		m_SysProcSeq = SYS_SEQ_READY; 				//Debug_ None BIT Check
 8005472:	4b2b      	ldr	r3, [pc, #172]	@ (8005520 <SYSTEM_SEQ+0x224>)
 8005474:	2205      	movs	r2, #5
 8005476:	701a      	strb	r2, [r3, #0]
			m_MaxPeckAdVal =  tParam[PM_CH1].LB;
 8005478:	4b2a      	ldr	r3, [pc, #168]	@ (8005524 <SYSTEM_SEQ+0x228>)
 800547a:	68db      	ldr	r3, [r3, #12]
 800547c:	b29a      	uxth	r2, r3
 800547e:	4b2a      	ldr	r3, [pc, #168]	@ (8005528 <SYSTEM_SEQ+0x22c>)
 8005480:	801a      	strh	r2, [r3, #0]
			m_MaxPeckAdVal2 = tParam[PM_SiPM].LB;
 8005482:	4b28      	ldr	r3, [pc, #160]	@ (8005524 <SYSTEM_SEQ+0x228>)
 8005484:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8005488:	b29a      	uxth	r2, r3
 800548a:	4b28      	ldr	r3, [pc, #160]	@ (800552c <SYSTEM_SEQ+0x230>)
 800548c:	801a      	strh	r2, [r3, #0]
		}break;
 800548e:	e044      	b.n	800551a <SYSTEM_SEQ+0x21e>
			m_BITProcSeq = BIT_SEQ_START; //Debug
 8005490:	4b27      	ldr	r3, [pc, #156]	@ (8005530 <SYSTEM_SEQ+0x234>)
 8005492:	2210      	movs	r2, #16
 8005494:	701a      	strb	r2, [r3, #0]
			m_SysProcSeq = SYS_SEQ_BIT_WAIT;
 8005496:	4b22      	ldr	r3, [pc, #136]	@ (8005520 <SYSTEM_SEQ+0x224>)
 8005498:	2235      	movs	r2, #53	@ 0x35
 800549a:	701a      	strb	r2, [r3, #0]
		}break;
 800549c:	e03d      	b.n	800551a <SYSTEM_SEQ+0x21e>
			Built_In_Test_Proc();
 800549e:	f7ff faa9 	bl	80049f4 <Built_In_Test_Proc>
			if(BIT_SEQ_IDLE == m_BITProcSeq )
 80054a2:	4b23      	ldr	r3, [pc, #140]	@ (8005530 <SYSTEM_SEQ+0x234>)
 80054a4:	781b      	ldrb	r3, [r3, #0]
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d134      	bne.n	8005514 <SYSTEM_SEQ+0x218>
				if(ON == tSysState.flagBitErrOn ) 	{ m_SysProcSeq = SYS_SEQ_FAULT; }
 80054aa:	4b22      	ldr	r3, [pc, #136]	@ (8005534 <SYSTEM_SEQ+0x238>)
 80054ac:	795b      	ldrb	r3, [r3, #5]
 80054ae:	2b01      	cmp	r3, #1
 80054b0:	d102      	bne.n	80054b8 <SYSTEM_SEQ+0x1bc>
 80054b2:	4b1b      	ldr	r3, [pc, #108]	@ (8005520 <SYSTEM_SEQ+0x224>)
 80054b4:	22ee      	movs	r2, #238	@ 0xee
 80054b6:	701a      	strb	r2, [r3, #0]
				if(ON == tSysState.BitChkOn)
 80054b8:	4b1e      	ldr	r3, [pc, #120]	@ (8005534 <SYSTEM_SEQ+0x238>)
 80054ba:	791b      	ldrb	r3, [r3, #4]
 80054bc:	2b01      	cmp	r3, #1
 80054be:	d129      	bne.n	8005514 <SYSTEM_SEQ+0x218>
					m_SysProcSeq = SYS_SEQ_STANDBY_MODE;
 80054c0:	4b17      	ldr	r3, [pc, #92]	@ (8005520 <SYSTEM_SEQ+0x224>)
 80054c2:	2240      	movs	r2, #64	@ 0x40
 80054c4:	701a      	strb	r2, [r3, #0]
		}break;
 80054c6:	e025      	b.n	8005514 <SYSTEM_SEQ+0x218>
			Measure_Stop();
 80054c8:	f7fd fd34 	bl	8002f34 <Measure_Stop>
			m_SysProcSeq = SYS_SEQ_READY;
 80054cc:	4b14      	ldr	r3, [pc, #80]	@ (8005520 <SYSTEM_SEQ+0x224>)
 80054ce:	2205      	movs	r2, #5
 80054d0:	701a      	strb	r2, [r3, #0]
		}break;
 80054d2:	e022      	b.n	800551a <SYSTEM_SEQ+0x21e>
			Operating_Process();
 80054d4:	f7ff f952 	bl	800477c <Operating_Process>
		}break;
 80054d8:	e01f      	b.n	800551a <SYSTEM_SEQ+0x21e>
			if(TRUE == FanCleanCtrl()) {
 80054da:	f7fd fc29 	bl	8002d30 <FanCleanCtrl>
 80054de:	4603      	mov	r3, r0
 80054e0:	2b01      	cmp	r3, #1
 80054e2:	d119      	bne.n	8005518 <SYSTEM_SEQ+0x21c>
				m_SysProcSeq = SYS_SEQ_READY;
 80054e4:	4b0e      	ldr	r3, [pc, #56]	@ (8005520 <SYSTEM_SEQ+0x224>)
 80054e6:	2205      	movs	r2, #5
 80054e8:	701a      	strb	r2, [r3, #0]
		}break;
 80054ea:	e015      	b.n	8005518 <SYSTEM_SEQ+0x21c>
			Manual_GetAdcMsg();
 80054ec:	f7fe fd74 	bl	8003fd8 <Manual_GetAdcMsg>
		}break;
 80054f0:	e013      	b.n	800551a <SYSTEM_SEQ+0x21e>
			Measure_Stop();
 80054f2:	f7fd fd1f 	bl	8002f34 <Measure_Stop>
		}break;
 80054f6:	e010      	b.n	800551a <SYSTEM_SEQ+0x21e>
			SCB->AIRCR = AIRCR_VECTKEY_MASK | 0x04;
 80054f8:	4b0f      	ldr	r3, [pc, #60]	@ (8005538 <SYSTEM_SEQ+0x23c>)
 80054fa:	4a10      	ldr	r2, [pc, #64]	@ (800553c <SYSTEM_SEQ+0x240>)
 80054fc:	60da      	str	r2, [r3, #12]
		}break;
 80054fe:	e00c      	b.n	800551a <SYSTEM_SEQ+0x21e>
		}break;
 8005500:	bf00      	nop
 8005502:	e00a      	b.n	800551a <SYSTEM_SEQ+0x21e>
		}break;
 8005504:	bf00      	nop
 8005506:	e008      	b.n	800551a <SYSTEM_SEQ+0x21e>
		}break;
 8005508:	bf00      	nop
 800550a:	e006      	b.n	800551a <SYSTEM_SEQ+0x21e>
		}break;
 800550c:	bf00      	nop
 800550e:	e004      	b.n	800551a <SYSTEM_SEQ+0x21e>
		}break;
 8005510:	bf00      	nop
 8005512:	e002      	b.n	800551a <SYSTEM_SEQ+0x21e>
		}break;
 8005514:	bf00      	nop
 8005516:	e000      	b.n	800551a <SYSTEM_SEQ+0x21e>
		}break;
 8005518:	bf00      	nop
}
 800551a:	bf00      	nop
 800551c:	bd80      	pop	{r7, pc}
 800551e:	bf00      	nop
 8005520:	200002d5 	.word	0x200002d5
 8005524:	200000cc 	.word	0x200000cc
 8005528:	200002d6 	.word	0x200002d6
 800552c:	200002d8 	.word	0x200002d8
 8005530:	200002d4 	.word	0x200002d4
 8005534:	2000028c 	.word	0x2000028c
 8005538:	e000ed00 	.word	0xe000ed00
 800553c:	05fa0004 	.word	0x05fa0004

08005540 <SYSTEM_Process>:

void SYSTEM_Process(void)
{
 8005540:	b580      	push	{r7, lr}
 8005542:	af00      	add	r7, sp, #0
	UART_MsgProc();
 8005544:	f000 fb74 	bl	8005c30 <UART_MsgProc>
	PostMessage_Proc();
 8005548:	f7fe fed2 	bl	80042f0 <PostMessage_Proc>

	SYSTEM_SEQ();
 800554c:	f7ff fed6 	bl	80052fc <SYSTEM_SEQ>
	SystemTimeCtrl();
 8005550:	f000 f802 	bl	8005558 <SystemTimeCtrl>
}
 8005554:	bf00      	nop
 8005556:	bd80      	pop	{r7, pc}

08005558 <SystemTimeCtrl>:

void SystemTimeCtrl(void)
{
 8005558:	b580      	push	{r7, lr}
 800555a:	af00      	add	r7, sp, #0
	if(ON == tSysTime.FlagSysTickOn)
 800555c:	4b27      	ldr	r3, [pc, #156]	@ (80055fc <SystemTimeCtrl+0xa4>)
 800555e:	781b      	ldrb	r3, [r3, #0]
 8005560:	2b01      	cmp	r3, #1
 8005562:	d111      	bne.n	8005588 <SystemTimeCtrl+0x30>
	{
		tSysTime.Sys10mSecTick++;
 8005564:	4b25      	ldr	r3, [pc, #148]	@ (80055fc <SystemTimeCtrl+0xa4>)
 8005566:	7b9b      	ldrb	r3, [r3, #14]
 8005568:	3301      	adds	r3, #1
 800556a:	b2da      	uxtb	r2, r3
 800556c:	4b23      	ldr	r3, [pc, #140]	@ (80055fc <SystemTimeCtrl+0xa4>)
 800556e:	739a      	strb	r2, [r3, #14]

		if(ON == tSysTime.FlagWaitmSecTimeOn) { tSysTime.WaitmSecTime++; }
 8005570:	4b22      	ldr	r3, [pc, #136]	@ (80055fc <SystemTimeCtrl+0xa4>)
 8005572:	7f1b      	ldrb	r3, [r3, #28]
 8005574:	2b01      	cmp	r3, #1
 8005576:	d104      	bne.n	8005582 <SystemTimeCtrl+0x2a>
 8005578:	4b20      	ldr	r3, [pc, #128]	@ (80055fc <SystemTimeCtrl+0xa4>)
 800557a:	6a1b      	ldr	r3, [r3, #32]
 800557c:	3301      	adds	r3, #1
 800557e:	4a1f      	ldr	r2, [pc, #124]	@ (80055fc <SystemTimeCtrl+0xa4>)
 8005580:	6213      	str	r3, [r2, #32]
		tSysTime.FlagSysTickOn = OFF;
 8005582:	4b1e      	ldr	r3, [pc, #120]	@ (80055fc <SystemTimeCtrl+0xa4>)
 8005584:	2200      	movs	r2, #0
 8005586:	701a      	strb	r2, [r3, #0]


	}

	if (TICK_100mSEC <= tSysTime.Sys10mSecTick)
 8005588:	4b1c      	ldr	r3, [pc, #112]	@ (80055fc <SystemTimeCtrl+0xa4>)
 800558a:	7b9b      	ldrb	r3, [r3, #14]
 800558c:	2b09      	cmp	r3, #9
 800558e:	d908      	bls.n	80055a2 <SystemTimeCtrl+0x4a>
	{
		tSysTime.Sys10mSecTick = 0;
 8005590:	4b1a      	ldr	r3, [pc, #104]	@ (80055fc <SystemTimeCtrl+0xa4>)
 8005592:	2200      	movs	r2, #0
 8005594:	739a      	strb	r2, [r3, #14]
		tSysTime.Sys100mSecTick++;
 8005596:	4b19      	ldr	r3, [pc, #100]	@ (80055fc <SystemTimeCtrl+0xa4>)
 8005598:	8a1b      	ldrh	r3, [r3, #16]
 800559a:	3301      	adds	r3, #1
 800559c:	b29a      	uxth	r2, r3
 800559e:	4b17      	ldr	r3, [pc, #92]	@ (80055fc <SystemTimeCtrl+0xa4>)
 80055a0:	821a      	strh	r2, [r3, #16]
	}

	if (TICK_1SEC <= tSysTime.Sys100mSecTick)
 80055a2:	4b16      	ldr	r3, [pc, #88]	@ (80055fc <SystemTimeCtrl+0xa4>)
 80055a4:	8a1b      	ldrh	r3, [r3, #16]
 80055a6:	2b09      	cmp	r3, #9
 80055a8:	d926      	bls.n	80055f8 <SystemTimeCtrl+0xa0>
	{
		tSysTime.Sys100mSecTick = 0;
 80055aa:	4b14      	ldr	r3, [pc, #80]	@ (80055fc <SystemTimeCtrl+0xa4>)
 80055ac:	2200      	movs	r2, #0
 80055ae:	821a      	strh	r2, [r3, #16]
		if(ON == tSysState.FlagOperModeOn)
 80055b0:	4b13      	ldr	r3, [pc, #76]	@ (8005600 <SystemTimeCtrl+0xa8>)
 80055b2:	7adb      	ldrb	r3, [r3, #11]
 80055b4:	2b01      	cmp	r3, #1
 80055b6:	d111      	bne.n	80055dc <SystemTimeCtrl+0x84>
		{
			if(ON == tFan.FlagCleanModeOn)
 80055b8:	4b12      	ldr	r3, [pc, #72]	@ (8005604 <SystemTimeCtrl+0xac>)
 80055ba:	799b      	ldrb	r3, [r3, #6]
 80055bc:	2b01      	cmp	r3, #1
 80055be:	d10d      	bne.n	80055dc <SystemTimeCtrl+0x84>
			{
				tFan.CleWorkTime++;
 80055c0:	4b10      	ldr	r3, [pc, #64]	@ (8005604 <SystemTimeCtrl+0xac>)
 80055c2:	689b      	ldr	r3, [r3, #8]
 80055c4:	3301      	adds	r3, #1
 80055c6:	4a0f      	ldr	r2, [pc, #60]	@ (8005604 <SystemTimeCtrl+0xac>)
 80055c8:	6093      	str	r3, [r2, #8]

				if(tFan.CleInterval <= tFan.CleWorkTime)
 80055ca:	4b0e      	ldr	r3, [pc, #56]	@ (8005604 <SystemTimeCtrl+0xac>)
 80055cc:	68da      	ldr	r2, [r3, #12]
 80055ce:	4b0d      	ldr	r3, [pc, #52]	@ (8005604 <SystemTimeCtrl+0xac>)
 80055d0:	689b      	ldr	r3, [r3, #8]
 80055d2:	429a      	cmp	r2, r3
 80055d4:	d802      	bhi.n	80055dc <SystemTimeCtrl+0x84>
				{
					tSysState.FlagStatClenaOn = ON;
 80055d6:	4b0a      	ldr	r3, [pc, #40]	@ (8005600 <SystemTimeCtrl+0xa8>)
 80055d8:	2201      	movs	r2, #1
 80055da:	735a      	strb	r2, [r3, #13]
		  memcpy(tUartMsg.RingTxTemp, temp, 14);
		  tUartMsg.TxTempCnt = 13;
		  tMsgPkt.FlagTxPktOn = ON;
*/

		MCU_AlarmTempMonitor(tSysState.Temp);
 80055dc:	4b08      	ldr	r3, [pc, #32]	@ (8005600 <SystemTimeCtrl+0xa8>)
 80055de:	8b1b      	ldrh	r3, [r3, #24]
 80055e0:	4618      	mov	r0, r3
 80055e2:	f7fd f883 	bl	80026ec <MCU_AlarmTempMonitor>
		if(ON == tSysTime.FlagWaitSecTimeOn) { tSysTime.WaitSecTime++; }
 80055e6:	4b05      	ldr	r3, [pc, #20]	@ (80055fc <SystemTimeCtrl+0xa4>)
 80055e8:	7d1b      	ldrb	r3, [r3, #20]
 80055ea:	2b01      	cmp	r3, #1
 80055ec:	d104      	bne.n	80055f8 <SystemTimeCtrl+0xa0>
 80055ee:	4b03      	ldr	r3, [pc, #12]	@ (80055fc <SystemTimeCtrl+0xa4>)
 80055f0:	699b      	ldr	r3, [r3, #24]
 80055f2:	3301      	adds	r3, #1
 80055f4:	4a01      	ldr	r2, [pc, #4]	@ (80055fc <SystemTimeCtrl+0xa4>)
 80055f6:	6193      	str	r3, [r2, #24]
	}
}
 80055f8:	bf00      	nop
 80055fa:	bd80      	pop	{r7, pc}
 80055fc:	200002ac 	.word	0x200002ac
 8005600:	2000028c 	.word	0x2000028c
 8005604:	200000b4 	.word	0x200000b4

08005608 <UART_RxInit>:
struct _tUART_MSG 		tUartMsg;
struct _tMSG_PACKET		tMsgPkt;


void UART_RxInit()
{
 8005608:	b580      	push	{r7, lr}
 800560a:	af00      	add	r7, sp, #0
	tMsgPkt.RxMsgCnt = 0;
 800560c:	4b09      	ldr	r3, [pc, #36]	@ (8005634 <UART_RxInit+0x2c>)
 800560e:	2200      	movs	r2, #0
 8005610:	f883 2103 	strb.w	r2, [r3, #259]	@ 0x103
	tUartMsg.RxTempCnt = 0;
 8005614:	4b08      	ldr	r3, [pc, #32]	@ (8005638 <UART_RxInit+0x30>)
 8005616:	2200      	movs	r2, #0
 8005618:	f883 2281 	strb.w	r2, [r3, #641]	@ 0x281
	//tUartMsg.uNewPos = 0;
	//tUartMsg.uOldPos = 0;
	tUartMsg.FlagMsgRcvOn = OFF;
 800561c:	4b06      	ldr	r3, [pc, #24]	@ (8005638 <UART_RxInit+0x30>)
 800561e:	2200      	movs	r2, #0
 8005620:	f883 2286 	strb.w	r2, [r3, #646]	@ 0x286

	//memset(tUartMsg.RingRxTemp, 0, sizeof(tUartMsg.RingRxTemp));
	memset(tMsgPkt.RxBuff, 0, sizeof(tMsgPkt.RxBuff));
 8005624:	2280      	movs	r2, #128	@ 0x80
 8005626:	2100      	movs	r1, #0
 8005628:	4802      	ldr	r0, [pc, #8]	@ (8005634 <UART_RxInit+0x2c>)
 800562a:	f007 fd51 	bl	800d0d0 <memset>
}
 800562e:	bf00      	nop
 8005630:	bd80      	pop	{r7, pc}
 8005632:	bf00      	nop
 8005634:	20000570 	.word	0x20000570
 8005638:	200002e4 	.word	0x200002e4

0800563c <UART_TxInit>:

void UART_TxInit()
{
 800563c:	b580      	push	{r7, lr}
 800563e:	af00      	add	r7, sp, #0
	tMsgPkt.TxMsgCnt = 0;
 8005640:	4b16      	ldr	r3, [pc, #88]	@ (800569c <UART_TxInit+0x60>)
 8005642:	2200      	movs	r2, #0
 8005644:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
	tMsgPkt.FlagTxPktOn = OFF;
 8005648:	4b14      	ldr	r3, [pc, #80]	@ (800569c <UART_TxInit+0x60>)
 800564a:	2200      	movs	r2, #0
 800564c:	f883 2100 	strb.w	r2, [r3, #256]	@ 0x100

	tMsgPkt.Cmd = 0;
 8005650:	4b12      	ldr	r3, [pc, #72]	@ (800569c <UART_TxInit+0x60>)
 8005652:	2200      	movs	r2, #0
 8005654:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
	tMsgPkt.Chksum = 0;
 8005658:	4b10      	ldr	r3, [pc, #64]	@ (800569c <UART_TxInit+0x60>)
 800565a:	2200      	movs	r2, #0
 800565c:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109
	tMsgPkt.Set = 0;
 8005660:	4b0e      	ldr	r3, [pc, #56]	@ (800569c <UART_TxInit+0x60>)
 8005662:	2200      	movs	r2, #0
 8005664:	f883 2106 	strb.w	r2, [r3, #262]	@ 0x106
	tMsgPkt.Leng = 0;
 8005668:	4b0c      	ldr	r3, [pc, #48]	@ (800569c <UART_TxInit+0x60>)
 800566a:	2200      	movs	r2, #0
 800566c:	f883 2108 	strb.w	r2, [r3, #264]	@ 0x108

	tUartMsg.TxTempCnt = 0;
 8005670:	4b0b      	ldr	r3, [pc, #44]	@ (80056a0 <UART_TxInit+0x64>)
 8005672:	2200      	movs	r2, #0
 8005674:	f883 2282 	strb.w	r2, [r3, #642]	@ 0x282
	tMsgPkt.MsgState = MSG_STAT_NO_ERR;
 8005678:	4b08      	ldr	r3, [pc, #32]	@ (800569c <UART_TxInit+0x60>)
 800567a:	2200      	movs	r2, #0
 800567c:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
	memset(tMsgPkt.Txbuff, 0, sizeof(tMsgPkt.Txbuff));
 8005680:	2280      	movs	r2, #128	@ 0x80
 8005682:	2100      	movs	r1, #0
 8005684:	4807      	ldr	r0, [pc, #28]	@ (80056a4 <UART_TxInit+0x68>)
 8005686:	f007 fd23 	bl	800d0d0 <memset>
	memset(tUartMsg.RingTxTemp, 0, sizeof(tUartMsg.RingTxTemp));
 800568a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800568e:	2100      	movs	r1, #0
 8005690:	4805      	ldr	r0, [pc, #20]	@ (80056a8 <UART_TxInit+0x6c>)
 8005692:	f007 fd1d 	bl	800d0d0 <memset>
}
 8005696:	bf00      	nop
 8005698:	bd80      	pop	{r7, pc}
 800569a:	bf00      	nop
 800569c:	20000570 	.word	0x20000570
 80056a0:	200002e4 	.word	0x200002e4
 80056a4:	200005f0 	.word	0x200005f0
 80056a8:	200003e4 	.word	0x200003e4

080056ac <UART_CMD_CHK>:

uint8_t UART_CMD_CHK(uint8_t nCmd, uint8_t nLeng)
{
 80056ac:	b480      	push	{r7}
 80056ae:	b085      	sub	sp, #20
 80056b0:	af00      	add	r7, sp, #0
 80056b2:	4603      	mov	r3, r0
 80056b4:	460a      	mov	r2, r1
 80056b6:	71fb      	strb	r3, [r7, #7]
 80056b8:	4613      	mov	r3, r2
 80056ba:	71bb      	strb	r3, [r7, #6]
	uint8_t Result = FALSE;
 80056bc:	2300      	movs	r3, #0
 80056be:	73fb      	strb	r3, [r7, #15]

	switch (nCmd)
 80056c0:	79fb      	ldrb	r3, [r7, #7]
 80056c2:	2b12      	cmp	r3, #18
 80056c4:	dc2e      	bgt.n	8005724 <UART_CMD_CHK+0x78>
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	f2c0 80e6 	blt.w	8005898 <UART_CMD_CHK+0x1ec>
 80056cc:	2b12      	cmp	r3, #18
 80056ce:	f200 80e3 	bhi.w	8005898 <UART_CMD_CHK+0x1ec>
 80056d2:	a201      	add	r2, pc, #4	@ (adr r2, 80056d8 <UART_CMD_CHK+0x2c>)
 80056d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056d8:	0800572b 	.word	0x0800572b
 80056dc:	08005739 	.word	0x08005739
 80056e0:	08005747 	.word	0x08005747
 80056e4:	08005755 	.word	0x08005755
 80056e8:	08005761 	.word	0x08005761
 80056ec:	0800576d 	.word	0x0800576d
 80056f0:	0800577f 	.word	0x0800577f
 80056f4:	08005791 	.word	0x08005791
 80056f8:	080057a3 	.word	0x080057a3
 80056fc:	080057af 	.word	0x080057af
 8005700:	080057bb 	.word	0x080057bb
 8005704:	080057c7 	.word	0x080057c7
 8005708:	080057d3 	.word	0x080057d3
 800570c:	080057eb 	.word	0x080057eb
 8005710:	080057fd 	.word	0x080057fd
 8005714:	08005809 	.word	0x08005809
 8005718:	08005815 	.word	0x08005815
 800571c:	08005833 	.word	0x08005833
 8005720:	0800583f 	.word	0x0800583f
 8005724:	2bf0      	cmp	r3, #240	@ 0xf0
 8005726:	d07e      	beq.n	8005826 <UART_CMD_CHK+0x17a>
 8005728:	e0b6      	b.n	8005898 <UART_CMD_CHK+0x1ec>
	{
		case CMD_BIT_MANUAL_START : 	{ if (0 == nLeng) { Result = TRUE; } } break;
 800572a:	79bb      	ldrb	r3, [r7, #6]
 800572c:	2b00      	cmp	r3, #0
 800572e:	f040 808c 	bne.w	800584a <UART_CMD_CHK+0x19e>
 8005732:	2301      	movs	r3, #1
 8005734:	73fb      	strb	r3, [r7, #15]
 8005736:	e088      	b.n	800584a <UART_CMD_CHK+0x19e>
		case CMD_MEASUER_START : 		{ if (2 == nLeng) { Result = TRUE; } } break;
 8005738:	79bb      	ldrb	r3, [r7, #6]
 800573a:	2b02      	cmp	r3, #2
 800573c:	f040 8087 	bne.w	800584e <UART_CMD_CHK+0x1a2>
 8005740:	2301      	movs	r3, #1
 8005742:	73fb      	strb	r3, [r7, #15]
 8005744:	e083      	b.n	800584e <UART_CMD_CHK+0x1a2>
		case CMD_MEASUER_STOP : 		{ if (0 == nLeng) { Result = TRUE; } } break;
 8005746:	79bb      	ldrb	r3, [r7, #6]
 8005748:	2b00      	cmp	r3, #0
 800574a:	f040 8082 	bne.w	8005852 <UART_CMD_CHK+0x1a6>
 800574e:	2301      	movs	r3, #1
 8005750:	73fb      	strb	r3, [r7, #15]
 8005752:	e07e      	b.n	8005852 <UART_CMD_CHK+0x1a6>
		case CMD_MEASUER_READ_VAL : 	{ if (0 == nLeng) { Result = TRUE; } } break;
 8005754:	79bb      	ldrb	r3, [r7, #6]
 8005756:	2b00      	cmp	r3, #0
 8005758:	d17d      	bne.n	8005856 <UART_CMD_CHK+0x1aa>
 800575a:	2301      	movs	r3, #1
 800575c:	73fb      	strb	r3, [r7, #15]
 800575e:	e07a      	b.n	8005856 <UART_CMD_CHK+0x1aa>
		case CMD_START_FAN_CLEAN : 		{ if (0 == nLeng) { Result = TRUE; } } break;
 8005760:	79bb      	ldrb	r3, [r7, #6]
 8005762:	2b00      	cmp	r3, #0
 8005764:	d179      	bne.n	800585a <UART_CMD_CHK+0x1ae>
 8005766:	2301      	movs	r3, #1
 8005768:	73fb      	strb	r3, [r7, #15]
 800576a:	e076      	b.n	800585a <UART_CMD_CHK+0x1ae>
		case CMD_GET_AT_CLEAN_SEC : 	{ if ((1 == nLeng) || (2 == nLeng)) { Result = TRUE; } } break;
 800576c:	79bb      	ldrb	r3, [r7, #6]
 800576e:	2b01      	cmp	r3, #1
 8005770:	d002      	beq.n	8005778 <UART_CMD_CHK+0xcc>
 8005772:	79bb      	ldrb	r3, [r7, #6]
 8005774:	2b02      	cmp	r3, #2
 8005776:	d172      	bne.n	800585e <UART_CMD_CHK+0x1b2>
 8005778:	2301      	movs	r3, #1
 800577a:	73fb      	strb	r3, [r7, #15]
 800577c:	e06f      	b.n	800585e <UART_CMD_CHK+0x1b2>
		case CMD_AT_CLEAN_INTVAL : 		{ if ((1 == nLeng) || (5 == nLeng)) { Result = TRUE; } } break;
 800577e:	79bb      	ldrb	r3, [r7, #6]
 8005780:	2b01      	cmp	r3, #1
 8005782:	d002      	beq.n	800578a <UART_CMD_CHK+0xde>
 8005784:	79bb      	ldrb	r3, [r7, #6]
 8005786:	2b05      	cmp	r3, #5
 8005788:	d16b      	bne.n	8005862 <UART_CMD_CHK+0x1b6>
 800578a:	2301      	movs	r3, #1
 800578c:	73fb      	strb	r3, [r7, #15]
 800578e:	e068      	b.n	8005862 <UART_CMD_CHK+0x1b6>
		case CMD_BOUNDARY_VOLT : 		{ if ((2 == nLeng) || (4 == nLeng)) { Result = TRUE; } } break;
 8005790:	79bb      	ldrb	r3, [r7, #6]
 8005792:	2b02      	cmp	r3, #2
 8005794:	d002      	beq.n	800579c <UART_CMD_CHK+0xf0>
 8005796:	79bb      	ldrb	r3, [r7, #6]
 8005798:	2b04      	cmp	r3, #4
 800579a:	d164      	bne.n	8005866 <UART_CMD_CHK+0x1ba>
 800579c:	2301      	movs	r3, #1
 800579e:	73fb      	strb	r3, [r7, #15]
 80057a0:	e061      	b.n	8005866 <UART_CMD_CHK+0x1ba>
		case CMD_PD_TEST_MODE : 		{ if (2 == nLeng) { Result = TRUE; } } break;
 80057a2:	79bb      	ldrb	r3, [r7, #6]
 80057a4:	2b02      	cmp	r3, #2
 80057a6:	d160      	bne.n	800586a <UART_CMD_CHK+0x1be>
 80057a8:	2301      	movs	r3, #1
 80057aa:	73fb      	strb	r3, [r7, #15]
 80057ac:	e05d      	b.n	800586a <UART_CMD_CHK+0x1be>
		case CMD_SIPM_TEST_MODE : 		{ if (2 == nLeng) { Result = TRUE; } } break;
 80057ae:	79bb      	ldrb	r3, [r7, #6]
 80057b0:	2b02      	cmp	r3, #2
 80057b2:	d15c      	bne.n	800586e <UART_CMD_CHK+0x1c2>
 80057b4:	2301      	movs	r3, #1
 80057b6:	73fb      	strb	r3, [r7, #15]
 80057b8:	e059      	b.n	800586e <UART_CMD_CHK+0x1c2>
		case CMD_SLEEP_MODE	:			{ if (0 == nLeng) { Result = TRUE; } } break;
 80057ba:	79bb      	ldrb	r3, [r7, #6]
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d158      	bne.n	8005872 <UART_CMD_CHK+0x1c6>
 80057c0:	2301      	movs	r3, #1
 80057c2:	73fb      	strb	r3, [r7, #15]
 80057c4:	e055      	b.n	8005872 <UART_CMD_CHK+0x1c6>
		case CMD_WAKE_UP	:			{ if (0 == nLeng) { Result = TRUE; } } break;
 80057c6:	79bb      	ldrb	r3, [r7, #6]
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d154      	bne.n	8005876 <UART_CMD_CHK+0x1ca>
 80057cc:	2301      	movs	r3, #1
 80057ce:	73fb      	strb	r3, [r7, #15]
 80057d0:	e051      	b.n	8005876 <UART_CMD_CHK+0x1ca>
		case CMD_DEVICE_INFO	:		{ if ((1 == nLeng) || (8 == nLeng) || (16 == nLeng)) { Result = TRUE; } } break;
 80057d2:	79bb      	ldrb	r3, [r7, #6]
 80057d4:	2b01      	cmp	r3, #1
 80057d6:	d005      	beq.n	80057e4 <UART_CMD_CHK+0x138>
 80057d8:	79bb      	ldrb	r3, [r7, #6]
 80057da:	2b08      	cmp	r3, #8
 80057dc:	d002      	beq.n	80057e4 <UART_CMD_CHK+0x138>
 80057de:	79bb      	ldrb	r3, [r7, #6]
 80057e0:	2b10      	cmp	r3, #16
 80057e2:	d14a      	bne.n	800587a <UART_CMD_CHK+0x1ce>
 80057e4:	2301      	movs	r3, #1
 80057e6:	73fb      	strb	r3, [r7, #15]
 80057e8:	e047      	b.n	800587a <UART_CMD_CHK+0x1ce>
		case CMD_DEVICE_VER	:			{ if ((1 == nLeng) || (5 == nLeng)) 				 { Result = TRUE; } } break;
 80057ea:	79bb      	ldrb	r3, [r7, #6]
 80057ec:	2b01      	cmp	r3, #1
 80057ee:	d002      	beq.n	80057f6 <UART_CMD_CHK+0x14a>
 80057f0:	79bb      	ldrb	r3, [r7, #6]
 80057f2:	2b05      	cmp	r3, #5
 80057f4:	d143      	bne.n	800587e <UART_CMD_CHK+0x1d2>
 80057f6:	2301      	movs	r3, #1
 80057f8:	73fb      	strb	r3, [r7, #15]
 80057fa:	e040      	b.n	800587e <UART_CMD_CHK+0x1d2>
		case CMD_DEVICE_STATE	:		{ if (1 == nLeng) { Result = TRUE; } } break;
 80057fc:	79bb      	ldrb	r3, [r7, #6]
 80057fe:	2b01      	cmp	r3, #1
 8005800:	d13f      	bne.n	8005882 <UART_CMD_CHK+0x1d6>
 8005802:	2301      	movs	r3, #1
 8005804:	73fb      	strb	r3, [r7, #15]
 8005806:	e03c      	b.n	8005882 <UART_CMD_CHK+0x1d6>
		case CMD_SOFT_RESET	:			{ if (0 == nLeng) { Result = TRUE; } } break;
 8005808:	79bb      	ldrb	r3, [r7, #6]
 800580a:	2b00      	cmp	r3, #0
 800580c:	d13b      	bne.n	8005886 <UART_CMD_CHK+0x1da>
 800580e:	2301      	movs	r3, #1
 8005810:	73fb      	strb	r3, [r7, #15]
 8005812:	e038      	b.n	8005886 <UART_CMD_CHK+0x1da>
		case CMD_SET_CORRECTION_VAL :	{ if ((2 == nLeng) || (6 == nLeng)) { Result = TRUE; }  } break;
 8005814:	79bb      	ldrb	r3, [r7, #6]
 8005816:	2b02      	cmp	r3, #2
 8005818:	d002      	beq.n	8005820 <UART_CMD_CHK+0x174>
 800581a:	79bb      	ldrb	r3, [r7, #6]
 800581c:	2b06      	cmp	r3, #6
 800581e:	d134      	bne.n	800588a <UART_CMD_CHK+0x1de>
 8005820:	2301      	movs	r3, #1
 8005822:	73fb      	strb	r3, [r7, #15]
 8005824:	e031      	b.n	800588a <UART_CMD_CHK+0x1de>
		case CMD_SET_FIRMWARE_DOWNLOAD:	{ if (0 == nLeng) { Result = TRUE; } } break;
 8005826:	79bb      	ldrb	r3, [r7, #6]
 8005828:	2b00      	cmp	r3, #0
 800582a:	d130      	bne.n	800588e <UART_CMD_CHK+0x1e2>
 800582c:	2301      	movs	r3, #1
 800582e:	73fb      	strb	r3, [r7, #15]
 8005830:	e02d      	b.n	800588e <UART_CMD_CHK+0x1e2>
		case CMD_FIRMWARE_UPDATE:       { if (0 == nLeng) { Result = TRUE; } } break;
 8005832:	79bb      	ldrb	r3, [r7, #6]
 8005834:	2b00      	cmp	r3, #0
 8005836:	d12c      	bne.n	8005892 <UART_CMD_CHK+0x1e6>
 8005838:	2301      	movs	r3, #1
 800583a:	73fb      	strb	r3, [r7, #15]
 800583c:	e029      	b.n	8005892 <UART_CMD_CHK+0x1e6>
		case CMD_MODULE_TEST: 			{ if (0 == nLeng) { Result = TRUE; } } break;
 800583e:	79bb      	ldrb	r3, [r7, #6]
 8005840:	2b00      	cmp	r3, #0
 8005842:	d128      	bne.n	8005896 <UART_CMD_CHK+0x1ea>
 8005844:	2301      	movs	r3, #1
 8005846:	73fb      	strb	r3, [r7, #15]
 8005848:	e025      	b.n	8005896 <UART_CMD_CHK+0x1ea>
		case CMD_BIT_MANUAL_START : 	{ if (0 == nLeng) { Result = TRUE; } } break;
 800584a:	bf00      	nop
 800584c:	e024      	b.n	8005898 <UART_CMD_CHK+0x1ec>
		case CMD_MEASUER_START : 		{ if (2 == nLeng) { Result = TRUE; } } break;
 800584e:	bf00      	nop
 8005850:	e022      	b.n	8005898 <UART_CMD_CHK+0x1ec>
		case CMD_MEASUER_STOP : 		{ if (0 == nLeng) { Result = TRUE; } } break;
 8005852:	bf00      	nop
 8005854:	e020      	b.n	8005898 <UART_CMD_CHK+0x1ec>
		case CMD_MEASUER_READ_VAL : 	{ if (0 == nLeng) { Result = TRUE; } } break;
 8005856:	bf00      	nop
 8005858:	e01e      	b.n	8005898 <UART_CMD_CHK+0x1ec>
		case CMD_START_FAN_CLEAN : 		{ if (0 == nLeng) { Result = TRUE; } } break;
 800585a:	bf00      	nop
 800585c:	e01c      	b.n	8005898 <UART_CMD_CHK+0x1ec>
		case CMD_GET_AT_CLEAN_SEC : 	{ if ((1 == nLeng) || (2 == nLeng)) { Result = TRUE; } } break;
 800585e:	bf00      	nop
 8005860:	e01a      	b.n	8005898 <UART_CMD_CHK+0x1ec>
		case CMD_AT_CLEAN_INTVAL : 		{ if ((1 == nLeng) || (5 == nLeng)) { Result = TRUE; } } break;
 8005862:	bf00      	nop
 8005864:	e018      	b.n	8005898 <UART_CMD_CHK+0x1ec>
		case CMD_BOUNDARY_VOLT : 		{ if ((2 == nLeng) || (4 == nLeng)) { Result = TRUE; } } break;
 8005866:	bf00      	nop
 8005868:	e016      	b.n	8005898 <UART_CMD_CHK+0x1ec>
		case CMD_PD_TEST_MODE : 		{ if (2 == nLeng) { Result = TRUE; } } break;
 800586a:	bf00      	nop
 800586c:	e014      	b.n	8005898 <UART_CMD_CHK+0x1ec>
		case CMD_SIPM_TEST_MODE : 		{ if (2 == nLeng) { Result = TRUE; } } break;
 800586e:	bf00      	nop
 8005870:	e012      	b.n	8005898 <UART_CMD_CHK+0x1ec>
		case CMD_SLEEP_MODE	:			{ if (0 == nLeng) { Result = TRUE; } } break;
 8005872:	bf00      	nop
 8005874:	e010      	b.n	8005898 <UART_CMD_CHK+0x1ec>
		case CMD_WAKE_UP	:			{ if (0 == nLeng) { Result = TRUE; } } break;
 8005876:	bf00      	nop
 8005878:	e00e      	b.n	8005898 <UART_CMD_CHK+0x1ec>
		case CMD_DEVICE_INFO	:		{ if ((1 == nLeng) || (8 == nLeng) || (16 == nLeng)) { Result = TRUE; } } break;
 800587a:	bf00      	nop
 800587c:	e00c      	b.n	8005898 <UART_CMD_CHK+0x1ec>
		case CMD_DEVICE_VER	:			{ if ((1 == nLeng) || (5 == nLeng)) 				 { Result = TRUE; } } break;
 800587e:	bf00      	nop
 8005880:	e00a      	b.n	8005898 <UART_CMD_CHK+0x1ec>
		case CMD_DEVICE_STATE	:		{ if (1 == nLeng) { Result = TRUE; } } break;
 8005882:	bf00      	nop
 8005884:	e008      	b.n	8005898 <UART_CMD_CHK+0x1ec>
		case CMD_SOFT_RESET	:			{ if (0 == nLeng) { Result = TRUE; } } break;
 8005886:	bf00      	nop
 8005888:	e006      	b.n	8005898 <UART_CMD_CHK+0x1ec>
		case CMD_SET_CORRECTION_VAL :	{ if ((2 == nLeng) || (6 == nLeng)) { Result = TRUE; }  } break;
 800588a:	bf00      	nop
 800588c:	e004      	b.n	8005898 <UART_CMD_CHK+0x1ec>
		case CMD_SET_FIRMWARE_DOWNLOAD:	{ if (0 == nLeng) { Result = TRUE; } } break;
 800588e:	bf00      	nop
 8005890:	e002      	b.n	8005898 <UART_CMD_CHK+0x1ec>
		case CMD_FIRMWARE_UPDATE:       { if (0 == nLeng) { Result = TRUE; } } break;
 8005892:	bf00      	nop
 8005894:	e000      	b.n	8005898 <UART_CMD_CHK+0x1ec>
		case CMD_MODULE_TEST: 			{ if (0 == nLeng) { Result = TRUE; } } break;
 8005896:	bf00      	nop
	}

	return Result;
 8005898:	7bfb      	ldrb	r3, [r7, #15]

}
 800589a:	4618      	mov	r0, r3
 800589c:	3714      	adds	r7, #20
 800589e:	46bd      	mov	sp, r7
 80058a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a4:	4770      	bx	lr
 80058a6:	bf00      	nop

080058a8 <FindRcvMsgToPacket>:

uint8_t FindRcvMsgToPacket(uint8_t* nRcvMsg, uint8_t nRcvCnt)
{
 80058a8:	b580      	push	{r7, lr}
 80058aa:	b084      	sub	sp, #16
 80058ac:	af00      	add	r7, sp, #0
 80058ae:	6078      	str	r0, [r7, #4]
 80058b0:	460b      	mov	r3, r1
 80058b2:	70fb      	strb	r3, [r7, #3]
	uint8_t i = 0;
 80058b4:	2300      	movs	r3, #0
 80058b6:	73fb      	strb	r3, [r7, #15]
	uint8_t ChkSum = 0;
 80058b8:	2300      	movs	r3, #0
 80058ba:	73bb      	strb	r3, [r7, #14]
	uint8_t ChksCnt = 0;
 80058bc:	2300      	movs	r3, #0
 80058be:	737b      	strb	r3, [r7, #13]

	uint8_t MsgCnt = 0;
 80058c0:	2300      	movs	r3, #0
 80058c2:	733b      	strb	r3, [r7, #12]
	uint8_t flagPacktOn = OFF;
 80058c4:	2300      	movs	r3, #0
 80058c6:	72fb      	strb	r3, [r7, #11]

	uint8_t Result = TRUE;
 80058c8:	2301      	movs	r3, #1
 80058ca:	72bb      	strb	r3, [r7, #10]
	uint8_t FlagstuffOn = 0;
 80058cc:	2300      	movs	r3, #0
 80058ce:	727b      	strb	r3, [r7, #9]
	uint8_t stuffSkipCnt = 0;
 80058d0:	2300      	movs	r3, #0
 80058d2:	723b      	strb	r3, [r7, #8]

	tMsgPkt.MsgState = 0x00;
 80058d4:	4b8b      	ldr	r3, [pc, #556]	@ (8005b04 <FindRcvMsgToPacket+0x25c>)
 80058d6:	2200      	movs	r2, #0
 80058d8:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a

	for (i = 0; i < nRcvCnt; i++)
 80058dc:	2300      	movs	r3, #0
 80058de:	73fb      	strb	r3, [r7, #15]
 80058e0:	e0ae      	b.n	8005a40 <FindRcvMsgToPacket+0x198>
	{
		if ((FALSE==flagPacktOn) && (STX == nRcvMsg[i]))
 80058e2:	7afb      	ldrb	r3, [r7, #11]
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d116      	bne.n	8005916 <FindRcvMsgToPacket+0x6e>
 80058e8:	7bfb      	ldrb	r3, [r7, #15]
 80058ea:	687a      	ldr	r2, [r7, #4]
 80058ec:	4413      	add	r3, r2
 80058ee:	781b      	ldrb	r3, [r3, #0]
 80058f0:	2bc0      	cmp	r3, #192	@ 0xc0
 80058f2:	d110      	bne.n	8005916 <FindRcvMsgToPacket+0x6e>
		{
			tMsgPkt.RxBuff[MsgCnt] = nRcvMsg[i];
 80058f4:	7bfb      	ldrb	r3, [r7, #15]
 80058f6:	687a      	ldr	r2, [r7, #4]
 80058f8:	441a      	add	r2, r3
 80058fa:	7b3b      	ldrb	r3, [r7, #12]
 80058fc:	7811      	ldrb	r1, [r2, #0]
 80058fe:	4a81      	ldr	r2, [pc, #516]	@ (8005b04 <FindRcvMsgToPacket+0x25c>)
 8005900:	54d1      	strb	r1, [r2, r3]
			flagPacktOn = ON;
 8005902:	2301      	movs	r3, #1
 8005904:	72fb      	strb	r3, [r7, #11]
			ChkSum = ChkSum + tMsgPkt.RxBuff[MsgCnt];
 8005906:	7b3b      	ldrb	r3, [r7, #12]
 8005908:	4a7e      	ldr	r2, [pc, #504]	@ (8005b04 <FindRcvMsgToPacket+0x25c>)
 800590a:	5cd2      	ldrb	r2, [r2, r3]
 800590c:	7bbb      	ldrb	r3, [r7, #14]
 800590e:	4413      	add	r3, r2
 8005910:	73bb      	strb	r3, [r7, #14]
			ChksCnt = i;
 8005912:	7bfb      	ldrb	r3, [r7, #15]
 8005914:	737b      	strb	r3, [r7, #13]
		}

		if ( (ON == flagPacktOn ) && (i >= ChksCnt + 1) )
 8005916:	7afb      	ldrb	r3, [r7, #11]
 8005918:	2b01      	cmp	r3, #1
 800591a:	f040 808e 	bne.w	8005a3a <FindRcvMsgToPacket+0x192>
 800591e:	7b7a      	ldrb	r2, [r7, #13]
 8005920:	7bfb      	ldrb	r3, [r7, #15]
 8005922:	429a      	cmp	r2, r3
 8005924:	f080 8089 	bcs.w	8005a3a <FindRcvMsgToPacket+0x192>
		{
			MsgCnt++;
 8005928:	7b3b      	ldrb	r3, [r7, #12]
 800592a:	3301      	adds	r3, #1
 800592c:	733b      	strb	r3, [r7, #12]

			 	  if( (0xDB == nRcvMsg[MsgCnt]) && (0xDC == nRcvMsg[MsgCnt+1]) ) { tMsgPkt.RxBuff[MsgCnt] = 0xC0; FlagstuffOn = ON; }
 800592e:	7b3b      	ldrb	r3, [r7, #12]
 8005930:	687a      	ldr	r2, [r7, #4]
 8005932:	4413      	add	r3, r2
 8005934:	781b      	ldrb	r3, [r3, #0]
 8005936:	2bdb      	cmp	r3, #219	@ 0xdb
 8005938:	d10d      	bne.n	8005956 <FindRcvMsgToPacket+0xae>
 800593a:	7b3b      	ldrb	r3, [r7, #12]
 800593c:	3301      	adds	r3, #1
 800593e:	687a      	ldr	r2, [r7, #4]
 8005940:	4413      	add	r3, r2
 8005942:	781b      	ldrb	r3, [r3, #0]
 8005944:	2bdc      	cmp	r3, #220	@ 0xdc
 8005946:	d106      	bne.n	8005956 <FindRcvMsgToPacket+0xae>
 8005948:	7b3b      	ldrb	r3, [r7, #12]
 800594a:	4a6e      	ldr	r2, [pc, #440]	@ (8005b04 <FindRcvMsgToPacket+0x25c>)
 800594c:	21c0      	movs	r1, #192	@ 0xc0
 800594e:	54d1      	strb	r1, [r2, r3]
 8005950:	2301      	movs	r3, #1
 8005952:	727b      	strb	r3, [r7, #9]
 8005954:	e026      	b.n	80059a4 <FindRcvMsgToPacket+0xfc>
			 else if( (0xDB == nRcvMsg[MsgCnt]) && (0xDD == nRcvMsg[MsgCnt+1]) ) { tMsgPkt.RxBuff[MsgCnt] = 0xDB; FlagstuffOn = ON; }
 8005956:	7b3b      	ldrb	r3, [r7, #12]
 8005958:	687a      	ldr	r2, [r7, #4]
 800595a:	4413      	add	r3, r2
 800595c:	781b      	ldrb	r3, [r3, #0]
 800595e:	2bdb      	cmp	r3, #219	@ 0xdb
 8005960:	d10d      	bne.n	800597e <FindRcvMsgToPacket+0xd6>
 8005962:	7b3b      	ldrb	r3, [r7, #12]
 8005964:	3301      	adds	r3, #1
 8005966:	687a      	ldr	r2, [r7, #4]
 8005968:	4413      	add	r3, r2
 800596a:	781b      	ldrb	r3, [r3, #0]
 800596c:	2bdd      	cmp	r3, #221	@ 0xdd
 800596e:	d106      	bne.n	800597e <FindRcvMsgToPacket+0xd6>
 8005970:	7b3b      	ldrb	r3, [r7, #12]
 8005972:	4a64      	ldr	r2, [pc, #400]	@ (8005b04 <FindRcvMsgToPacket+0x25c>)
 8005974:	21db      	movs	r1, #219	@ 0xdb
 8005976:	54d1      	strb	r1, [r2, r3]
 8005978:	2301      	movs	r3, #1
 800597a:	727b      	strb	r3, [r7, #9]
 800597c:	e012      	b.n	80059a4 <FindRcvMsgToPacket+0xfc>
			 else if( (0xDB == nRcvMsg[MsgCnt]) && (0xDE == nRcvMsg[MsgCnt+1]) ) { tMsgPkt.RxBuff[MsgCnt] = 0xC2; FlagstuffOn = ON; }
 800597e:	7b3b      	ldrb	r3, [r7, #12]
 8005980:	687a      	ldr	r2, [r7, #4]
 8005982:	4413      	add	r3, r2
 8005984:	781b      	ldrb	r3, [r3, #0]
 8005986:	2bdb      	cmp	r3, #219	@ 0xdb
 8005988:	d10c      	bne.n	80059a4 <FindRcvMsgToPacket+0xfc>
 800598a:	7b3b      	ldrb	r3, [r7, #12]
 800598c:	3301      	adds	r3, #1
 800598e:	687a      	ldr	r2, [r7, #4]
 8005990:	4413      	add	r3, r2
 8005992:	781b      	ldrb	r3, [r3, #0]
 8005994:	2bde      	cmp	r3, #222	@ 0xde
 8005996:	d105      	bne.n	80059a4 <FindRcvMsgToPacket+0xfc>
 8005998:	7b3b      	ldrb	r3, [r7, #12]
 800599a:	4a5a      	ldr	r2, [pc, #360]	@ (8005b04 <FindRcvMsgToPacket+0x25c>)
 800599c:	21c2      	movs	r1, #194	@ 0xc2
 800599e:	54d1      	strb	r1, [r2, r3]
 80059a0:	2301      	movs	r3, #1
 80059a2:	727b      	strb	r3, [r7, #9]

			if(OFF == FlagstuffOn)
 80059a4:	7a7b      	ldrb	r3, [r7, #9]
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d139      	bne.n	8005a1e <FindRcvMsgToPacket+0x176>
			{
				tMsgPkt.RxBuff[MsgCnt] = nRcvMsg[i];
 80059aa:	7bfb      	ldrb	r3, [r7, #15]
 80059ac:	687a      	ldr	r2, [r7, #4]
 80059ae:	441a      	add	r2, r3
 80059b0:	7b3b      	ldrb	r3, [r7, #12]
 80059b2:	7811      	ldrb	r1, [r2, #0]
 80059b4:	4a53      	ldr	r2, [pc, #332]	@ (8005b04 <FindRcvMsgToPacket+0x25c>)
 80059b6:	54d1      	strb	r1, [r2, r3]

				if(1 == MsgCnt) { tMsgPkt.Addr = tMsgPkt.RxBuff[MsgCnt];  }
 80059b8:	7b3b      	ldrb	r3, [r7, #12]
 80059ba:	2b01      	cmp	r3, #1
 80059bc:	d105      	bne.n	80059ca <FindRcvMsgToPacket+0x122>
 80059be:	7b3b      	ldrb	r3, [r7, #12]
 80059c0:	4a50      	ldr	r2, [pc, #320]	@ (8005b04 <FindRcvMsgToPacket+0x25c>)
 80059c2:	5cd2      	ldrb	r2, [r2, r3]
 80059c4:	4b4f      	ldr	r3, [pc, #316]	@ (8005b04 <FindRcvMsgToPacket+0x25c>)
 80059c6:	f883 2107 	strb.w	r2, [r3, #263]	@ 0x107
				if(2 == MsgCnt) { tMsgPkt.Cmd  = tMsgPkt.RxBuff[MsgCnt];  }
 80059ca:	7b3b      	ldrb	r3, [r7, #12]
 80059cc:	2b02      	cmp	r3, #2
 80059ce:	d105      	bne.n	80059dc <FindRcvMsgToPacket+0x134>
 80059d0:	7b3b      	ldrb	r3, [r7, #12]
 80059d2:	4a4c      	ldr	r2, [pc, #304]	@ (8005b04 <FindRcvMsgToPacket+0x25c>)
 80059d4:	5cd2      	ldrb	r2, [r2, r3]
 80059d6:	4b4b      	ldr	r3, [pc, #300]	@ (8005b04 <FindRcvMsgToPacket+0x25c>)
 80059d8:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
				if(3 == MsgCnt) { tMsgPkt.Leng = tMsgPkt.RxBuff[MsgCnt];  }
 80059dc:	7b3b      	ldrb	r3, [r7, #12]
 80059de:	2b03      	cmp	r3, #3
 80059e0:	d105      	bne.n	80059ee <FindRcvMsgToPacket+0x146>
 80059e2:	7b3b      	ldrb	r3, [r7, #12]
 80059e4:	4a47      	ldr	r2, [pc, #284]	@ (8005b04 <FindRcvMsgToPacket+0x25c>)
 80059e6:	5cd2      	ldrb	r2, [r2, r3]
 80059e8:	4b46      	ldr	r3, [pc, #280]	@ (8005b04 <FindRcvMsgToPacket+0x25c>)
 80059ea:	f883 2108 	strb.w	r2, [r3, #264]	@ 0x108

				if(i < (nRcvCnt-2)) {
 80059ee:	7bfa      	ldrb	r2, [r7, #15]
 80059f0:	78fb      	ldrb	r3, [r7, #3]
 80059f2:	3b02      	subs	r3, #2
 80059f4:	429a      	cmp	r2, r3
 80059f6:	da05      	bge.n	8005a04 <FindRcvMsgToPacket+0x15c>
					ChkSum = (uint8_t)(ChkSum + tMsgPkt.RxBuff[MsgCnt]);
 80059f8:	7b3b      	ldrb	r3, [r7, #12]
 80059fa:	4a42      	ldr	r2, [pc, #264]	@ (8005b04 <FindRcvMsgToPacket+0x25c>)
 80059fc:	5cd2      	ldrb	r2, [r2, r3]
 80059fe:	7bbb      	ldrb	r3, [r7, #14]
 8005a00:	4413      	add	r3, r2
 8005a02:	73bb      	strb	r3, [r7, #14]
				}

				if(ETX == nRcvMsg[i])
 8005a04:	7bfb      	ldrb	r3, [r7, #15]
 8005a06:	687a      	ldr	r2, [r7, #4]
 8005a08:	4413      	add	r3, r2
 8005a0a:	781b      	ldrb	r3, [r3, #0]
 8005a0c:	2bc2      	cmp	r3, #194	@ 0xc2
 8005a0e:	d114      	bne.n	8005a3a <FindRcvMsgToPacket+0x192>
				{
					ChkSum = (uint8_t)(ChkSum + tMsgPkt.RxBuff[MsgCnt]);
 8005a10:	7b3b      	ldrb	r3, [r7, #12]
 8005a12:	4a3c      	ldr	r2, [pc, #240]	@ (8005b04 <FindRcvMsgToPacket+0x25c>)
 8005a14:	5cd2      	ldrb	r2, [r2, r3]
 8005a16:	7bbb      	ldrb	r3, [r7, #14]
 8005a18:	4413      	add	r3, r2
 8005a1a:	73bb      	strb	r3, [r7, #14]
					break;
 8005a1c:	e015      	b.n	8005a4a <FindRcvMsgToPacket+0x1a2>
				}
			}

			else
			{
				stuffSkipCnt++;
 8005a1e:	7a3b      	ldrb	r3, [r7, #8]
 8005a20:	3301      	adds	r3, #1
 8005a22:	723b      	strb	r3, [r7, #8]

				if(2 <= stuffSkipCnt) { stuffSkipCnt = 0; FlagstuffOn = OFF;}
 8005a24:	7a3b      	ldrb	r3, [r7, #8]
 8005a26:	2b01      	cmp	r3, #1
 8005a28:	d904      	bls.n	8005a34 <FindRcvMsgToPacket+0x18c>
 8005a2a:	2300      	movs	r3, #0
 8005a2c:	723b      	strb	r3, [r7, #8]
 8005a2e:	2300      	movs	r3, #0
 8005a30:	727b      	strb	r3, [r7, #9]
 8005a32:	e002      	b.n	8005a3a <FindRcvMsgToPacket+0x192>
				else { MsgCnt--; }
 8005a34:	7b3b      	ldrb	r3, [r7, #12]
 8005a36:	3b01      	subs	r3, #1
 8005a38:	733b      	strb	r3, [r7, #12]
	for (i = 0; i < nRcvCnt; i++)
 8005a3a:	7bfb      	ldrb	r3, [r7, #15]
 8005a3c:	3301      	adds	r3, #1
 8005a3e:	73fb      	strb	r3, [r7, #15]
 8005a40:	7bfa      	ldrb	r2, [r7, #15]
 8005a42:	78fb      	ldrb	r3, [r7, #3]
 8005a44:	429a      	cmp	r2, r3
 8005a46:	f4ff af4c 	bcc.w	80058e2 <FindRcvMsgToPacket+0x3a>
			}
		}
	}

	tMsgPkt.Chksum = tMsgPkt.RxBuff[MsgCnt-1];
 8005a4a:	7b3b      	ldrb	r3, [r7, #12]
 8005a4c:	3b01      	subs	r3, #1
 8005a4e:	4a2d      	ldr	r2, [pc, #180]	@ (8005b04 <FindRcvMsgToPacket+0x25c>)
 8005a50:	5cd2      	ldrb	r2, [r2, r3]
 8005a52:	4b2c      	ldr	r3, [pc, #176]	@ (8005b04 <FindRcvMsgToPacket+0x25c>)
 8005a54:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109


	//Protocol Error Check
	//=============================================================================================================================================================================================
	//CheckSum CHK!
	if(ChkSum != tMsgPkt.Chksum) {tMsgPkt.MsgState  = MSG_STAT_WRONG_DATA_LENG; }
 8005a58:	4b2a      	ldr	r3, [pc, #168]	@ (8005b04 <FindRcvMsgToPacket+0x25c>)
 8005a5a:	f893 3109 	ldrb.w	r3, [r3, #265]	@ 0x109
 8005a5e:	7bba      	ldrb	r2, [r7, #14]
 8005a60:	429a      	cmp	r2, r3
 8005a62:	d003      	beq.n	8005a6c <FindRcvMsgToPacket+0x1c4>
 8005a64:	4b27      	ldr	r3, [pc, #156]	@ (8005b04 <FindRcvMsgToPacket+0x25c>)
 8005a66:	2201      	movs	r2, #1
 8005a68:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
	//STX ERROR
	if(STX != tMsgPkt.RxBuff[0]) {tMsgPkt.MsgState = MSG_STAT_WRONG_DATA_LENG; }
 8005a6c:	4b25      	ldr	r3, [pc, #148]	@ (8005b04 <FindRcvMsgToPacket+0x25c>)
 8005a6e:	781b      	ldrb	r3, [r3, #0]
 8005a70:	2bc0      	cmp	r3, #192	@ 0xc0
 8005a72:	d003      	beq.n	8005a7c <FindRcvMsgToPacket+0x1d4>
 8005a74:	4b23      	ldr	r3, [pc, #140]	@ (8005b04 <FindRcvMsgToPacket+0x25c>)
 8005a76:	2201      	movs	r2, #1
 8005a78:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
	// Unknown CMD
	if( FALSE == UART_CMD_CHK(tMsgPkt.Cmd, tMsgPkt.Leng) ) {tMsgPkt.MsgState = MSG_STAT_UNKNOWN_CMD;}
 8005a7c:	4b21      	ldr	r3, [pc, #132]	@ (8005b04 <FindRcvMsgToPacket+0x25c>)
 8005a7e:	f893 3105 	ldrb.w	r3, [r3, #261]	@ 0x105
 8005a82:	4a20      	ldr	r2, [pc, #128]	@ (8005b04 <FindRcvMsgToPacket+0x25c>)
 8005a84:	f892 2108 	ldrb.w	r2, [r2, #264]	@ 0x108
 8005a88:	4611      	mov	r1, r2
 8005a8a:	4618      	mov	r0, r3
 8005a8c:	f7ff fe0e 	bl	80056ac <UART_CMD_CHK>
 8005a90:	4603      	mov	r3, r0
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d103      	bne.n	8005a9e <FindRcvMsgToPacket+0x1f6>
 8005a96:	4b1b      	ldr	r3, [pc, #108]	@ (8005b04 <FindRcvMsgToPacket+0x25c>)
 8005a98:	2202      	movs	r2, #2
 8005a9a:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a

	// Operation Mode Allow case Command : Measure Stop, Read Value
	if( (ON == tSysState.FlagOperModeOn) && !((CMD_MEASUER_STOP == tMsgPkt.Cmd)||(CMD_MEASUER_READ_VAL == tMsgPkt.Cmd))  ) { tMsgPkt.MsgState = MSG_STAT_NO_ACC_CMD; }
 8005a9e:	4b1a      	ldr	r3, [pc, #104]	@ (8005b08 <FindRcvMsgToPacket+0x260>)
 8005aa0:	7adb      	ldrb	r3, [r3, #11]
 8005aa2:	2b01      	cmp	r3, #1
 8005aa4:	d10d      	bne.n	8005ac2 <FindRcvMsgToPacket+0x21a>
 8005aa6:	4b17      	ldr	r3, [pc, #92]	@ (8005b04 <FindRcvMsgToPacket+0x25c>)
 8005aa8:	f893 3105 	ldrb.w	r3, [r3, #261]	@ 0x105
 8005aac:	2b02      	cmp	r3, #2
 8005aae:	d008      	beq.n	8005ac2 <FindRcvMsgToPacket+0x21a>
 8005ab0:	4b14      	ldr	r3, [pc, #80]	@ (8005b04 <FindRcvMsgToPacket+0x25c>)
 8005ab2:	f893 3105 	ldrb.w	r3, [r3, #261]	@ 0x105
 8005ab6:	2b03      	cmp	r3, #3
 8005ab8:	d003      	beq.n	8005ac2 <FindRcvMsgToPacket+0x21a>
 8005aba:	4b12      	ldr	r3, [pc, #72]	@ (8005b04 <FindRcvMsgToPacket+0x25c>)
 8005abc:	2203      	movs	r2, #3
 8005abe:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
	if( ON == tSysState.FlagBitChkOn)																					   { tMsgPkt.MsgState = MSG_STAT_NO_ACC_CMD; }
 8005ac2:	4b11      	ldr	r3, [pc, #68]	@ (8005b08 <FindRcvMsgToPacket+0x260>)
 8005ac4:	7c9b      	ldrb	r3, [r3, #18]
 8005ac6:	2b01      	cmp	r3, #1
 8005ac8:	d103      	bne.n	8005ad2 <FindRcvMsgToPacket+0x22a>
 8005aca:	4b0e      	ldr	r3, [pc, #56]	@ (8005b04 <FindRcvMsgToPacket+0x25c>)
 8005acc:	2203      	movs	r2, #3
 8005ace:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a

	// Sleep Mode
	if( (ON == tSysState.FlagSleepModeOn) && (CMD_WAKE_UP != tMsgPkt.Cmd) ) { tMsgPkt.MsgState = MSG_STAT_CMD_NOT_ALLOW_DEVICE; }
 8005ad2:	4b0d      	ldr	r3, [pc, #52]	@ (8005b08 <FindRcvMsgToPacket+0x260>)
 8005ad4:	7b1b      	ldrb	r3, [r3, #12]
 8005ad6:	2b01      	cmp	r3, #1
 8005ad8:	d108      	bne.n	8005aec <FindRcvMsgToPacket+0x244>
 8005ada:	4b0a      	ldr	r3, [pc, #40]	@ (8005b04 <FindRcvMsgToPacket+0x25c>)
 8005adc:	f893 3105 	ldrb.w	r3, [r3, #261]	@ 0x105
 8005ae0:	2b0b      	cmp	r3, #11
 8005ae2:	d003      	beq.n	8005aec <FindRcvMsgToPacket+0x244>
 8005ae4:	4b07      	ldr	r3, [pc, #28]	@ (8005b04 <FindRcvMsgToPacket+0x25c>)
 8005ae6:	2206      	movs	r2, #6
 8005ae8:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
	//=============================================================================================================================================================================================


	if(0x00 != tMsgPkt.MsgState) { Result = FALSE; }
 8005aec:	4b05      	ldr	r3, [pc, #20]	@ (8005b04 <FindRcvMsgToPacket+0x25c>)
 8005aee:	f893 310a 	ldrb.w	r3, [r3, #266]	@ 0x10a
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d001      	beq.n	8005afa <FindRcvMsgToPacket+0x252>
 8005af6:	2300      	movs	r3, #0
 8005af8:	72bb      	strb	r3, [r7, #10]

	return Result;
 8005afa:	7abb      	ldrb	r3, [r7, #10]

}
 8005afc:	4618      	mov	r0, r3
 8005afe:	3710      	adds	r7, #16
 8005b00:	46bd      	mov	sp, r7
 8005b02:	bd80      	pop	{r7, pc}
 8005b04:	20000570 	.word	0x20000570
 8005b08:	2000028c 	.word	0x2000028c

08005b0c <RcvMsgErrAssambly>:


void RcvMsgErrAssambly(uint8_t nCmd)
{
 8005b0c:	b480      	push	{r7}
 8005b0e:	b085      	sub	sp, #20
 8005b10:	af00      	add	r7, sp, #0
 8005b12:	4603      	mov	r3, r0
 8005b14:	71fb      	strb	r3, [r7, #7]
	uint8_t i = 0;
 8005b16:	2300      	movs	r3, #0
 8005b18:	73fb      	strb	r3, [r7, #15]

	uint8_t ChkSum = 0;
 8005b1a:	2300      	movs	r3, #0
 8005b1c:	73bb      	strb	r3, [r7, #14]

	tMsgPkt.TxMsgCnt = 0;
 8005b1e:	4b43      	ldr	r3, [pc, #268]	@ (8005c2c <RcvMsgErrAssambly+0x120>)
 8005b20:	2200      	movs	r2, #0
 8005b22:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
	tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = STX;
 8005b26:	4b41      	ldr	r3, [pc, #260]	@ (8005c2c <RcvMsgErrAssambly+0x120>)
 8005b28:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8005b2c:	1c5a      	adds	r2, r3, #1
 8005b2e:	b2d1      	uxtb	r1, r2
 8005b30:	4a3e      	ldr	r2, [pc, #248]	@ (8005c2c <RcvMsgErrAssambly+0x120>)
 8005b32:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8005b36:	461a      	mov	r2, r3
 8005b38:	4b3c      	ldr	r3, [pc, #240]	@ (8005c2c <RcvMsgErrAssambly+0x120>)
 8005b3a:	4413      	add	r3, r2
 8005b3c:	22c0      	movs	r2, #192	@ 0xc0
 8005b3e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
	tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = ADDR;
 8005b42:	4b3a      	ldr	r3, [pc, #232]	@ (8005c2c <RcvMsgErrAssambly+0x120>)
 8005b44:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8005b48:	1c5a      	adds	r2, r3, #1
 8005b4a:	b2d1      	uxtb	r1, r2
 8005b4c:	4a37      	ldr	r2, [pc, #220]	@ (8005c2c <RcvMsgErrAssambly+0x120>)
 8005b4e:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8005b52:	461a      	mov	r2, r3
 8005b54:	4b35      	ldr	r3, [pc, #212]	@ (8005c2c <RcvMsgErrAssambly+0x120>)
 8005b56:	4413      	add	r3, r2
 8005b58:	2200      	movs	r2, #0
 8005b5a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
	tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = nCmd;
 8005b5e:	4b33      	ldr	r3, [pc, #204]	@ (8005c2c <RcvMsgErrAssambly+0x120>)
 8005b60:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8005b64:	1c5a      	adds	r2, r3, #1
 8005b66:	b2d1      	uxtb	r1, r2
 8005b68:	4a30      	ldr	r2, [pc, #192]	@ (8005c2c <RcvMsgErrAssambly+0x120>)
 8005b6a:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8005b6e:	461a      	mov	r2, r3
 8005b70:	4b2e      	ldr	r3, [pc, #184]	@ (8005c2c <RcvMsgErrAssambly+0x120>)
 8005b72:	4413      	add	r3, r2
 8005b74:	79fa      	ldrb	r2, [r7, #7]
 8005b76:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80


	tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = tMsgPkt.MsgState;
 8005b7a:	4b2c      	ldr	r3, [pc, #176]	@ (8005c2c <RcvMsgErrAssambly+0x120>)
 8005b7c:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8005b80:	1c5a      	adds	r2, r3, #1
 8005b82:	b2d1      	uxtb	r1, r2
 8005b84:	4a29      	ldr	r2, [pc, #164]	@ (8005c2c <RcvMsgErrAssambly+0x120>)
 8005b86:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8005b8a:	4619      	mov	r1, r3
 8005b8c:	4b27      	ldr	r3, [pc, #156]	@ (8005c2c <RcvMsgErrAssambly+0x120>)
 8005b8e:	f893 210a 	ldrb.w	r2, [r3, #266]	@ 0x10a
 8005b92:	4b26      	ldr	r3, [pc, #152]	@ (8005c2c <RcvMsgErrAssambly+0x120>)
 8005b94:	440b      	add	r3, r1
 8005b96:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
	tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = LENG_REQ_RETURN;
 8005b9a:	4b24      	ldr	r3, [pc, #144]	@ (8005c2c <RcvMsgErrAssambly+0x120>)
 8005b9c:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8005ba0:	1c5a      	adds	r2, r3, #1
 8005ba2:	b2d1      	uxtb	r1, r2
 8005ba4:	4a21      	ldr	r2, [pc, #132]	@ (8005c2c <RcvMsgErrAssambly+0x120>)
 8005ba6:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8005baa:	461a      	mov	r2, r3
 8005bac:	4b1f      	ldr	r3, [pc, #124]	@ (8005c2c <RcvMsgErrAssambly+0x120>)
 8005bae:	4413      	add	r3, r2
 8005bb0:	2200      	movs	r2, #0
 8005bb2:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

	for(i = 0; i < tMsgPkt.TxMsgCnt; i++)
 8005bb6:	2300      	movs	r3, #0
 8005bb8:	73fb      	strb	r3, [r7, #15]
 8005bba:	e00a      	b.n	8005bd2 <RcvMsgErrAssambly+0xc6>
	{
		ChkSum |= tMsgPkt.Txbuff[i];
 8005bbc:	7bfb      	ldrb	r3, [r7, #15]
 8005bbe:	4a1b      	ldr	r2, [pc, #108]	@ (8005c2c <RcvMsgErrAssambly+0x120>)
 8005bc0:	4413      	add	r3, r2
 8005bc2:	f893 2080 	ldrb.w	r2, [r3, #128]	@ 0x80
 8005bc6:	7bbb      	ldrb	r3, [r7, #14]
 8005bc8:	4313      	orrs	r3, r2
 8005bca:	73bb      	strb	r3, [r7, #14]
	for(i = 0; i < tMsgPkt.TxMsgCnt; i++)
 8005bcc:	7bfb      	ldrb	r3, [r7, #15]
 8005bce:	3301      	adds	r3, #1
 8005bd0:	73fb      	strb	r3, [r7, #15]
 8005bd2:	4b16      	ldr	r3, [pc, #88]	@ (8005c2c <RcvMsgErrAssambly+0x120>)
 8005bd4:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8005bd8:	7bfa      	ldrb	r2, [r7, #15]
 8005bda:	429a      	cmp	r2, r3
 8005bdc:	d3ee      	bcc.n	8005bbc <RcvMsgErrAssambly+0xb0>
	}

	tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = ChkSum;
 8005bde:	4b13      	ldr	r3, [pc, #76]	@ (8005c2c <RcvMsgErrAssambly+0x120>)
 8005be0:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8005be4:	1c5a      	adds	r2, r3, #1
 8005be6:	b2d1      	uxtb	r1, r2
 8005be8:	4a10      	ldr	r2, [pc, #64]	@ (8005c2c <RcvMsgErrAssambly+0x120>)
 8005bea:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8005bee:	461a      	mov	r2, r3
 8005bf0:	4b0e      	ldr	r3, [pc, #56]	@ (8005c2c <RcvMsgErrAssambly+0x120>)
 8005bf2:	4413      	add	r3, r2
 8005bf4:	7bba      	ldrb	r2, [r7, #14]
 8005bf6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
	tMsgPkt.Txbuff[tMsgPkt.TxMsgCnt++] = ETX;
 8005bfa:	4b0c      	ldr	r3, [pc, #48]	@ (8005c2c <RcvMsgErrAssambly+0x120>)
 8005bfc:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8005c00:	1c5a      	adds	r2, r3, #1
 8005c02:	b2d1      	uxtb	r1, r2
 8005c04:	4a09      	ldr	r2, [pc, #36]	@ (8005c2c <RcvMsgErrAssambly+0x120>)
 8005c06:	f882 1102 	strb.w	r1, [r2, #258]	@ 0x102
 8005c0a:	461a      	mov	r2, r3
 8005c0c:	4b07      	ldr	r3, [pc, #28]	@ (8005c2c <RcvMsgErrAssambly+0x120>)
 8005c0e:	4413      	add	r3, r2
 8005c10:	22c2      	movs	r2, #194	@ 0xc2
 8005c12:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

	tMsgPkt.FlagTxPktOn = ON;
 8005c16:	4b05      	ldr	r3, [pc, #20]	@ (8005c2c <RcvMsgErrAssambly+0x120>)
 8005c18:	2201      	movs	r2, #1
 8005c1a:	f883 2100 	strb.w	r2, [r3, #256]	@ 0x100
}
 8005c1e:	bf00      	nop
 8005c20:	3714      	adds	r7, #20
 8005c22:	46bd      	mov	sp, r7
 8005c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c28:	4770      	bx	lr
 8005c2a:	bf00      	nop
 8005c2c:	20000570 	.word	0x20000570

08005c30 <UART_MsgProc>:



void UART_MsgProc(void)
{
 8005c30:	b580      	push	{r7, lr}
 8005c32:	af00      	add	r7, sp, #0
	if(ON == tUartMsg.FlagMsgRcvOn)
 8005c34:	4b12      	ldr	r3, [pc, #72]	@ (8005c80 <UART_MsgProc+0x50>)
 8005c36:	f893 3286 	ldrb.w	r3, [r3, #646]	@ 0x286
 8005c3a:	2b01      	cmp	r3, #1
 8005c3c:	d11f      	bne.n	8005c7e <UART_MsgProc+0x4e>
	{
		if(FALSE == FindRcvMsgToPacket(tUartMsg.RxTemp, tUartMsg.RxTempCnt))
 8005c3e:	4b10      	ldr	r3, [pc, #64]	@ (8005c80 <UART_MsgProc+0x50>)
 8005c40:	f893 3281 	ldrb.w	r3, [r3, #641]	@ 0x281
 8005c44:	4619      	mov	r1, r3
 8005c46:	480f      	ldr	r0, [pc, #60]	@ (8005c84 <UART_MsgProc+0x54>)
 8005c48:	f7ff fe2e 	bl	80058a8 <FindRcvMsgToPacket>
 8005c4c:	4603      	mov	r3, r0
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d111      	bne.n	8005c76 <UART_MsgProc+0x46>
		{
			RcvMsgErrAssambly(tMsgPkt.Cmd);
 8005c52:	4b0d      	ldr	r3, [pc, #52]	@ (8005c88 <UART_MsgProc+0x58>)
 8005c54:	f893 3105 	ldrb.w	r3, [r3, #261]	@ 0x105
 8005c58:	4618      	mov	r0, r3
 8005c5a:	f7ff ff57 	bl	8005b0c <RcvMsgErrAssambly>
			memset(tUartMsg.RxTemp, 0, sizeof(tUartMsg.RxTemp));
 8005c5e:	2280      	movs	r2, #128	@ 0x80
 8005c60:	2100      	movs	r1, #0
 8005c62:	4808      	ldr	r0, [pc, #32]	@ (8005c84 <UART_MsgProc+0x54>)
 8005c64:	f007 fa34 	bl	800d0d0 <memset>
			tMsgPkt.MsgState = MSG_STAT_NO_ERR;
 8005c68:	4b07      	ldr	r3, [pc, #28]	@ (8005c88 <UART_MsgProc+0x58>)
 8005c6a:	2200      	movs	r2, #0
 8005c6c:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
			UART_RxInit();
 8005c70:	f7ff fcca 	bl	8005608 <UART_RxInit>
			return;
 8005c74:	e003      	b.n	8005c7e <UART_MsgProc+0x4e>
		}

		tMsgPkt.FlagRxPktOn = ON;
 8005c76:	4b04      	ldr	r3, [pc, #16]	@ (8005c88 <UART_MsgProc+0x58>)
 8005c78:	2201      	movs	r2, #1
 8005c7a:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
	}
}
 8005c7e:	bd80      	pop	{r7, pc}
 8005c80:	200002e4 	.word	0x200002e4
 8005c84:	200004e4 	.word	0x200004e4
 8005c88:	20000570 	.word	0x20000570

08005c8c <UART_Init>:


void UART_Init(void)
{
 8005c8c:	b580      	push	{r7, lr}
 8005c8e:	af00      	add	r7, sp, #0
	memset(tUartMsg.RingRxTemp, 0, 	sizeof(tUartMsg.RingRxTemp) );
 8005c90:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005c94:	2100      	movs	r1, #0
 8005c96:	481c      	ldr	r0, [pc, #112]	@ (8005d08 <UART_Init+0x7c>)
 8005c98:	f007 fa1a 	bl	800d0d0 <memset>

	memset(tMsgPkt.Txbuff, 	 0, 	sizeof(tMsgPkt.Txbuff) );
 8005c9c:	2280      	movs	r2, #128	@ 0x80
 8005c9e:	2100      	movs	r1, #0
 8005ca0:	481a      	ldr	r0, [pc, #104]	@ (8005d0c <UART_Init+0x80>)
 8005ca2:	f007 fa15 	bl	800d0d0 <memset>
	memset(tMsgPkt.RxBuff, 	 0, 	sizeof(tMsgPkt.RxBuff) );
 8005ca6:	2280      	movs	r2, #128	@ 0x80
 8005ca8:	2100      	movs	r1, #0
 8005caa:	4819      	ldr	r0, [pc, #100]	@ (8005d10 <UART_Init+0x84>)
 8005cac:	f007 fa10 	bl	800d0d0 <memset>
	memset(&tMsgPkt, 0, 			sizeof(struct _tMSG_PACKET) );
 8005cb0:	f240 120b 	movw	r2, #267	@ 0x10b
 8005cb4:	2100      	movs	r1, #0
 8005cb6:	4816      	ldr	r0, [pc, #88]	@ (8005d10 <UART_Init+0x84>)
 8005cb8:	f007 fa0a 	bl	800d0d0 <memset>

	tUartMsg.FlagMsgErr  	= FALSE;
 8005cbc:	4b12      	ldr	r3, [pc, #72]	@ (8005d08 <UART_Init+0x7c>)
 8005cbe:	2200      	movs	r2, #0
 8005cc0:	f883 2285 	strb.w	r2, [r3, #645]	@ 0x285
	tUartMsg.FlagMsgRcvOn 	= FALSE;
 8005cc4:	4b10      	ldr	r3, [pc, #64]	@ (8005d08 <UART_Init+0x7c>)
 8005cc6:	2200      	movs	r2, #0
 8005cc8:	f883 2286 	strb.w	r2, [r3, #646]	@ 0x286
	tUartMsg.FlagPktFindOn 	= FALSE;
 8005ccc:	4b0e      	ldr	r3, [pc, #56]	@ (8005d08 <UART_Init+0x7c>)
 8005cce:	2200      	movs	r2, #0
 8005cd0:	f883 2287 	strb.w	r2, [r3, #647]	@ 0x287
	tUartMsg.RxStxCnt  = 0;
 8005cd4:	4b0c      	ldr	r3, [pc, #48]	@ (8005d08 <UART_Init+0x7c>)
 8005cd6:	2200      	movs	r2, #0
 8005cd8:	f883 2280 	strb.w	r2, [r3, #640]	@ 0x280
	tUartMsg.RxTempCnt = 0;
 8005cdc:	4b0a      	ldr	r3, [pc, #40]	@ (8005d08 <UART_Init+0x7c>)
 8005cde:	2200      	movs	r2, #0
 8005ce0:	f883 2281 	strb.w	r2, [r3, #641]	@ 0x281
	tUartMsg.TxTempCnt = 0;
 8005ce4:	4b08      	ldr	r3, [pc, #32]	@ (8005d08 <UART_Init+0x7c>)
 8005ce6:	2200      	movs	r2, #0
 8005ce8:	f883 2282 	strb.w	r2, [r3, #642]	@ 0x282

	tMsgPkt.FlagTxPktOn	= OFF;
 8005cec:	4b08      	ldr	r3, [pc, #32]	@ (8005d10 <UART_Init+0x84>)
 8005cee:	2200      	movs	r2, #0
 8005cf0:	f883 2100 	strb.w	r2, [r3, #256]	@ 0x100

	tMsgPkt.RxMsgCnt = 0;
 8005cf4:	4b06      	ldr	r3, [pc, #24]	@ (8005d10 <UART_Init+0x84>)
 8005cf6:	2200      	movs	r2, #0
 8005cf8:	f883 2103 	strb.w	r2, [r3, #259]	@ 0x103
	tMsgPkt.TxMsgCnt = 0;
 8005cfc:	4b04      	ldr	r3, [pc, #16]	@ (8005d10 <UART_Init+0x84>)
 8005cfe:	2200      	movs	r2, #0
 8005d00:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
}
 8005d04:	bf00      	nop
 8005d06:	bd80      	pop	{r7, pc}
 8005d08:	200002e4 	.word	0x200002e4
 8005d0c:	200005f0 	.word	0x200005f0
 8005d10:	20000570 	.word	0x20000570

08005d14 <UART_StuffAssambly>:

void UART_StuffAssambly(void)
{
 8005d14:	b580      	push	{r7, lr}
 8005d16:	b082      	sub	sp, #8
 8005d18:	af00      	add	r7, sp, #0
	uint8_t i = 0;
 8005d1a:	2300      	movs	r3, #0
 8005d1c:	71fb      	strb	r3, [r7, #7]
	memset(tUartMsg.RingRxTemp, 0, sizeof(tUartMsg.RingTxTemp));
 8005d1e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005d22:	2100      	movs	r1, #0
 8005d24:	4858      	ldr	r0, [pc, #352]	@ (8005e88 <UART_StuffAssambly+0x174>)
 8005d26:	f007 f9d3 	bl	800d0d0 <memset>
	tUartMsg.TxTempCnt = 0;
 8005d2a:	4b57      	ldr	r3, [pc, #348]	@ (8005e88 <UART_StuffAssambly+0x174>)
 8005d2c:	2200      	movs	r2, #0
 8005d2e:	f883 2282 	strb.w	r2, [r3, #642]	@ 0x282

	tUartMsg.RingTxTemp[tUartMsg.TxTempCnt++] = STX;
 8005d32:	4b55      	ldr	r3, [pc, #340]	@ (8005e88 <UART_StuffAssambly+0x174>)
 8005d34:	f893 3282 	ldrb.w	r3, [r3, #642]	@ 0x282
 8005d38:	1c5a      	adds	r2, r3, #1
 8005d3a:	b2d1      	uxtb	r1, r2
 8005d3c:	4a52      	ldr	r2, [pc, #328]	@ (8005e88 <UART_StuffAssambly+0x174>)
 8005d3e:	f882 1282 	strb.w	r1, [r2, #642]	@ 0x282
 8005d42:	461a      	mov	r2, r3
 8005d44:	4b50      	ldr	r3, [pc, #320]	@ (8005e88 <UART_StuffAssambly+0x174>)
 8005d46:	4413      	add	r3, r2
 8005d48:	22c0      	movs	r2, #192	@ 0xc0
 8005d4a:	f883 2100 	strb.w	r2, [r3, #256]	@ 0x100

	for(i = 1; i < tMsgPkt.TxMsgCnt; i++)
 8005d4e:	2301      	movs	r3, #1
 8005d50:	71fb      	strb	r3, [r7, #7]
 8005d52:	e080      	b.n	8005e56 <UART_StuffAssambly+0x142>
	{
			 if(0xC0 == tMsgPkt.Txbuff[i]) { tUartMsg.RingTxTemp[tUartMsg.TxTempCnt++] = 0xDB; tUartMsg.RingTxTemp[tUartMsg.TxTempCnt++] = 0xDC; }
 8005d54:	79fb      	ldrb	r3, [r7, #7]
 8005d56:	4a4d      	ldr	r2, [pc, #308]	@ (8005e8c <UART_StuffAssambly+0x178>)
 8005d58:	4413      	add	r3, r2
 8005d5a:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8005d5e:	2bc0      	cmp	r3, #192	@ 0xc0
 8005d60:	d11c      	bne.n	8005d9c <UART_StuffAssambly+0x88>
 8005d62:	4b49      	ldr	r3, [pc, #292]	@ (8005e88 <UART_StuffAssambly+0x174>)
 8005d64:	f893 3282 	ldrb.w	r3, [r3, #642]	@ 0x282
 8005d68:	1c5a      	adds	r2, r3, #1
 8005d6a:	b2d1      	uxtb	r1, r2
 8005d6c:	4a46      	ldr	r2, [pc, #280]	@ (8005e88 <UART_StuffAssambly+0x174>)
 8005d6e:	f882 1282 	strb.w	r1, [r2, #642]	@ 0x282
 8005d72:	461a      	mov	r2, r3
 8005d74:	4b44      	ldr	r3, [pc, #272]	@ (8005e88 <UART_StuffAssambly+0x174>)
 8005d76:	4413      	add	r3, r2
 8005d78:	22db      	movs	r2, #219	@ 0xdb
 8005d7a:	f883 2100 	strb.w	r2, [r3, #256]	@ 0x100
 8005d7e:	4b42      	ldr	r3, [pc, #264]	@ (8005e88 <UART_StuffAssambly+0x174>)
 8005d80:	f893 3282 	ldrb.w	r3, [r3, #642]	@ 0x282
 8005d84:	1c5a      	adds	r2, r3, #1
 8005d86:	b2d1      	uxtb	r1, r2
 8005d88:	4a3f      	ldr	r2, [pc, #252]	@ (8005e88 <UART_StuffAssambly+0x174>)
 8005d8a:	f882 1282 	strb.w	r1, [r2, #642]	@ 0x282
 8005d8e:	461a      	mov	r2, r3
 8005d90:	4b3d      	ldr	r3, [pc, #244]	@ (8005e88 <UART_StuffAssambly+0x174>)
 8005d92:	4413      	add	r3, r2
 8005d94:	22dc      	movs	r2, #220	@ 0xdc
 8005d96:	f883 2100 	strb.w	r2, [r3, #256]	@ 0x100
 8005d9a:	e059      	b.n	8005e50 <UART_StuffAssambly+0x13c>
		else if(0xDB == tMsgPkt.Txbuff[i]) { tUartMsg.RingTxTemp[tUartMsg.TxTempCnt++] = 0xDB; tUartMsg.RingTxTemp[tUartMsg.TxTempCnt++] = 0xDD; }
 8005d9c:	79fb      	ldrb	r3, [r7, #7]
 8005d9e:	4a3b      	ldr	r2, [pc, #236]	@ (8005e8c <UART_StuffAssambly+0x178>)
 8005da0:	4413      	add	r3, r2
 8005da2:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8005da6:	2bdb      	cmp	r3, #219	@ 0xdb
 8005da8:	d11c      	bne.n	8005de4 <UART_StuffAssambly+0xd0>
 8005daa:	4b37      	ldr	r3, [pc, #220]	@ (8005e88 <UART_StuffAssambly+0x174>)
 8005dac:	f893 3282 	ldrb.w	r3, [r3, #642]	@ 0x282
 8005db0:	1c5a      	adds	r2, r3, #1
 8005db2:	b2d1      	uxtb	r1, r2
 8005db4:	4a34      	ldr	r2, [pc, #208]	@ (8005e88 <UART_StuffAssambly+0x174>)
 8005db6:	f882 1282 	strb.w	r1, [r2, #642]	@ 0x282
 8005dba:	461a      	mov	r2, r3
 8005dbc:	4b32      	ldr	r3, [pc, #200]	@ (8005e88 <UART_StuffAssambly+0x174>)
 8005dbe:	4413      	add	r3, r2
 8005dc0:	22db      	movs	r2, #219	@ 0xdb
 8005dc2:	f883 2100 	strb.w	r2, [r3, #256]	@ 0x100
 8005dc6:	4b30      	ldr	r3, [pc, #192]	@ (8005e88 <UART_StuffAssambly+0x174>)
 8005dc8:	f893 3282 	ldrb.w	r3, [r3, #642]	@ 0x282
 8005dcc:	1c5a      	adds	r2, r3, #1
 8005dce:	b2d1      	uxtb	r1, r2
 8005dd0:	4a2d      	ldr	r2, [pc, #180]	@ (8005e88 <UART_StuffAssambly+0x174>)
 8005dd2:	f882 1282 	strb.w	r1, [r2, #642]	@ 0x282
 8005dd6:	461a      	mov	r2, r3
 8005dd8:	4b2b      	ldr	r3, [pc, #172]	@ (8005e88 <UART_StuffAssambly+0x174>)
 8005dda:	4413      	add	r3, r2
 8005ddc:	22dd      	movs	r2, #221	@ 0xdd
 8005dde:	f883 2100 	strb.w	r2, [r3, #256]	@ 0x100
 8005de2:	e035      	b.n	8005e50 <UART_StuffAssambly+0x13c>
		else if(0xC2 == tMsgPkt.Txbuff[i]) { tUartMsg.RingTxTemp[tUartMsg.TxTempCnt++] = 0xDB; tUartMsg.RingTxTemp[tUartMsg.TxTempCnt++] = 0xDE; }
 8005de4:	79fb      	ldrb	r3, [r7, #7]
 8005de6:	4a29      	ldr	r2, [pc, #164]	@ (8005e8c <UART_StuffAssambly+0x178>)
 8005de8:	4413      	add	r3, r2
 8005dea:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8005dee:	2bc2      	cmp	r3, #194	@ 0xc2
 8005df0:	d11c      	bne.n	8005e2c <UART_StuffAssambly+0x118>
 8005df2:	4b25      	ldr	r3, [pc, #148]	@ (8005e88 <UART_StuffAssambly+0x174>)
 8005df4:	f893 3282 	ldrb.w	r3, [r3, #642]	@ 0x282
 8005df8:	1c5a      	adds	r2, r3, #1
 8005dfa:	b2d1      	uxtb	r1, r2
 8005dfc:	4a22      	ldr	r2, [pc, #136]	@ (8005e88 <UART_StuffAssambly+0x174>)
 8005dfe:	f882 1282 	strb.w	r1, [r2, #642]	@ 0x282
 8005e02:	461a      	mov	r2, r3
 8005e04:	4b20      	ldr	r3, [pc, #128]	@ (8005e88 <UART_StuffAssambly+0x174>)
 8005e06:	4413      	add	r3, r2
 8005e08:	22db      	movs	r2, #219	@ 0xdb
 8005e0a:	f883 2100 	strb.w	r2, [r3, #256]	@ 0x100
 8005e0e:	4b1e      	ldr	r3, [pc, #120]	@ (8005e88 <UART_StuffAssambly+0x174>)
 8005e10:	f893 3282 	ldrb.w	r3, [r3, #642]	@ 0x282
 8005e14:	1c5a      	adds	r2, r3, #1
 8005e16:	b2d1      	uxtb	r1, r2
 8005e18:	4a1b      	ldr	r2, [pc, #108]	@ (8005e88 <UART_StuffAssambly+0x174>)
 8005e1a:	f882 1282 	strb.w	r1, [r2, #642]	@ 0x282
 8005e1e:	461a      	mov	r2, r3
 8005e20:	4b19      	ldr	r3, [pc, #100]	@ (8005e88 <UART_StuffAssambly+0x174>)
 8005e22:	4413      	add	r3, r2
 8005e24:	22de      	movs	r2, #222	@ 0xde
 8005e26:	f883 2100 	strb.w	r2, [r3, #256]	@ 0x100
 8005e2a:	e011      	b.n	8005e50 <UART_StuffAssambly+0x13c>
		else tUartMsg.RingTxTemp[tUartMsg.TxTempCnt++] = tMsgPkt.Txbuff[i];
 8005e2c:	79fa      	ldrb	r2, [r7, #7]
 8005e2e:	4b16      	ldr	r3, [pc, #88]	@ (8005e88 <UART_StuffAssambly+0x174>)
 8005e30:	f893 3282 	ldrb.w	r3, [r3, #642]	@ 0x282
 8005e34:	1c59      	adds	r1, r3, #1
 8005e36:	b2c8      	uxtb	r0, r1
 8005e38:	4913      	ldr	r1, [pc, #76]	@ (8005e88 <UART_StuffAssambly+0x174>)
 8005e3a:	f881 0282 	strb.w	r0, [r1, #642]	@ 0x282
 8005e3e:	4619      	mov	r1, r3
 8005e40:	4b12      	ldr	r3, [pc, #72]	@ (8005e8c <UART_StuffAssambly+0x178>)
 8005e42:	4413      	add	r3, r2
 8005e44:	f893 2080 	ldrb.w	r2, [r3, #128]	@ 0x80
 8005e48:	4b0f      	ldr	r3, [pc, #60]	@ (8005e88 <UART_StuffAssambly+0x174>)
 8005e4a:	440b      	add	r3, r1
 8005e4c:	f883 2100 	strb.w	r2, [r3, #256]	@ 0x100
	for(i = 1; i < tMsgPkt.TxMsgCnt; i++)
 8005e50:	79fb      	ldrb	r3, [r7, #7]
 8005e52:	3301      	adds	r3, #1
 8005e54:	71fb      	strb	r3, [r7, #7]
 8005e56:	4b0d      	ldr	r3, [pc, #52]	@ (8005e8c <UART_StuffAssambly+0x178>)
 8005e58:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8005e5c:	79fa      	ldrb	r2, [r7, #7]
 8005e5e:	429a      	cmp	r2, r3
 8005e60:	f4ff af78 	bcc.w	8005d54 <UART_StuffAssambly+0x40>
	}

	tUartMsg.RingTxTemp[tUartMsg.TxTempCnt++] = ETX;
 8005e64:	4b08      	ldr	r3, [pc, #32]	@ (8005e88 <UART_StuffAssambly+0x174>)
 8005e66:	f893 3282 	ldrb.w	r3, [r3, #642]	@ 0x282
 8005e6a:	1c5a      	adds	r2, r3, #1
 8005e6c:	b2d1      	uxtb	r1, r2
 8005e6e:	4a06      	ldr	r2, [pc, #24]	@ (8005e88 <UART_StuffAssambly+0x174>)
 8005e70:	f882 1282 	strb.w	r1, [r2, #642]	@ 0x282
 8005e74:	461a      	mov	r2, r3
 8005e76:	4b04      	ldr	r3, [pc, #16]	@ (8005e88 <UART_StuffAssambly+0x174>)
 8005e78:	4413      	add	r3, r2
 8005e7a:	22c2      	movs	r2, #194	@ 0xc2
 8005e7c:	f883 2100 	strb.w	r2, [r3, #256]	@ 0x100

}
 8005e80:	bf00      	nop
 8005e82:	3708      	adds	r7, #8
 8005e84:	46bd      	mov	sp, r7
 8005e86:	bd80      	pop	{r7, pc}
 8005e88:	200002e4 	.word	0x200002e4
 8005e8c:	20000570 	.word	0x20000570

08005e90 <UART_Chksum>:

uint8_t UART_Chksum(uint8_t* pCh, uint8_t nCnt)
{
 8005e90:	b480      	push	{r7}
 8005e92:	b085      	sub	sp, #20
 8005e94:	af00      	add	r7, sp, #0
 8005e96:	6078      	str	r0, [r7, #4]
 8005e98:	460b      	mov	r3, r1
 8005e9a:	70fb      	strb	r3, [r7, #3]
	uint8_t i = 0;
 8005e9c:	2300      	movs	r3, #0
 8005e9e:	73fb      	strb	r3, [r7, #15]
	uint8_t Result = 0;
 8005ea0:	2300      	movs	r3, #0
 8005ea2:	73bb      	strb	r3, [r7, #14]

	for( i = 0; i < nCnt; i++)
 8005ea4:	2300      	movs	r3, #0
 8005ea6:	73fb      	strb	r3, [r7, #15]
 8005ea8:	e009      	b.n	8005ebe <UART_Chksum+0x2e>
	{
		Result = (uint8_t)(Result + pCh[i]);
 8005eaa:	7bfb      	ldrb	r3, [r7, #15]
 8005eac:	687a      	ldr	r2, [r7, #4]
 8005eae:	4413      	add	r3, r2
 8005eb0:	781a      	ldrb	r2, [r3, #0]
 8005eb2:	7bbb      	ldrb	r3, [r7, #14]
 8005eb4:	4413      	add	r3, r2
 8005eb6:	73bb      	strb	r3, [r7, #14]
	for( i = 0; i < nCnt; i++)
 8005eb8:	7bfb      	ldrb	r3, [r7, #15]
 8005eba:	3301      	adds	r3, #1
 8005ebc:	73fb      	strb	r3, [r7, #15]
 8005ebe:	7bfa      	ldrb	r2, [r7, #15]
 8005ec0:	78fb      	ldrb	r3, [r7, #3]
 8005ec2:	429a      	cmp	r2, r3
 8005ec4:	d3f1      	bcc.n	8005eaa <UART_Chksum+0x1a>
	}

	Result = (uint8_t)(Result + ETX);
 8005ec6:	7bbb      	ldrb	r3, [r7, #14]
 8005ec8:	3b3e      	subs	r3, #62	@ 0x3e
 8005eca:	73bb      	strb	r3, [r7, #14]
	return Result;
 8005ecc:	7bbb      	ldrb	r3, [r7, #14]
}
 8005ece:	4618      	mov	r0, r3
 8005ed0:	3714      	adds	r7, #20
 8005ed2:	46bd      	mov	sp, r7
 8005ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed8:	4770      	bx	lr
	...

08005edc <HAL_GPIO_EXTI_Callback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8005edc:	b480      	push	{r7}
 8005ede:	b083      	sub	sp, #12
 8005ee0:	af00      	add	r7, sp, #0
 8005ee2:	4603      	mov	r3, r0
 8005ee4:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == FAN_RPM_Pin)
 8005ee6:	88fb      	ldrh	r3, [r7, #6]
 8005ee8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005eec:	d104      	bne.n	8005ef8 <HAL_GPIO_EXTI_Callback+0x1c>
	{
		tFan.RpmCurrCnt++;
 8005eee:	4b05      	ldr	r3, [pc, #20]	@ (8005f04 <HAL_GPIO_EXTI_Callback+0x28>)
 8005ef0:	691b      	ldr	r3, [r3, #16]
 8005ef2:	3301      	adds	r3, #1
 8005ef4:	4a03      	ldr	r2, [pc, #12]	@ (8005f04 <HAL_GPIO_EXTI_Callback+0x28>)
 8005ef6:	6113      	str	r3, [r2, #16]
	}
}
 8005ef8:	bf00      	nop
 8005efa:	370c      	adds	r7, #12
 8005efc:	46bd      	mov	sp, r7
 8005efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f02:	4770      	bx	lr
 8005f04:	200000b4 	.word	0x200000b4

08005f08 <HAL_UARTEx_RxEventCallback>:

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005f08:	b580      	push	{r7, lr}
 8005f0a:	b082      	sub	sp, #8
 8005f0c:	af00      	add	r7, sp, #0
 8005f0e:	6078      	str	r0, [r7, #4]
 8005f10:	460b      	mov	r3, r1
 8005f12:	807b      	strh	r3, [r7, #2]
	if (huart->Instance == USART1)
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	4a15      	ldr	r2, [pc, #84]	@ (8005f70 <HAL_UARTEx_RxEventCallback+0x68>)
 8005f1a:	4293      	cmp	r3, r2
 8005f1c:	d124      	bne.n	8005f68 <HAL_UARTEx_RxEventCallback+0x60>
		//tUartMsg.uNewPos = 0;
		/* start the DMA again */
//		HAL_UARTEx_ReceiveToIdle_IT(&huart1, (uint8_t *)tUartMsg.RxTemp, MAX_RX_BUFF_SIZE);
//		__HAL_DMA_ENABLE_IT(&hdma_usart1_rx, DMA_IT_HT);

		memcpy ((uint8_t *)tUartMsg.RxTemp, (uint8_t *)tUartMsg.RingRxTemp, Size);
 8005f1e:	887b      	ldrh	r3, [r7, #2]
 8005f20:	461a      	mov	r2, r3
 8005f22:	4914      	ldr	r1, [pc, #80]	@ (8005f74 <HAL_UARTEx_RxEventCallback+0x6c>)
 8005f24:	4814      	ldr	r0, [pc, #80]	@ (8005f78 <HAL_UARTEx_RxEventCallback+0x70>)
 8005f26:	f007 f8ff 	bl	800d128 <memcpy>

		tUartMsg.FlagMsgRcvOn = ON;
 8005f2a:	4b12      	ldr	r3, [pc, #72]	@ (8005f74 <HAL_UARTEx_RxEventCallback+0x6c>)
 8005f2c:	2201      	movs	r2, #1
 8005f2e:	f883 2286 	strb.w	r2, [r3, #646]	@ 0x286
		tUartMsg.RxTempCnt = Size;
 8005f32:	887b      	ldrh	r3, [r7, #2]
 8005f34:	b2da      	uxtb	r2, r3
 8005f36:	4b0f      	ldr	r3, [pc, #60]	@ (8005f74 <HAL_UARTEx_RxEventCallback+0x6c>)
 8005f38:	f883 2281 	strb.w	r2, [r3, #641]	@ 0x281

		memset(tUartMsg.RingRxTemp, 0, sizeof(tUartMsg.RingRxTemp));
 8005f3c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005f40:	2100      	movs	r1, #0
 8005f42:	480c      	ldr	r0, [pc, #48]	@ (8005f74 <HAL_UARTEx_RxEventCallback+0x6c>)
 8005f44:	f007 f8c4 	bl	800d0d0 <memset>

		HAL_UART_DMAStop(&huart1);
 8005f48:	480c      	ldr	r0, [pc, #48]	@ (8005f7c <HAL_UARTEx_RxEventCallback+0x74>)
 8005f4a:	f005 fe32 	bl	800bbb2 <HAL_UART_DMAStop>
        HAL_UARTEx_ReceiveToIdle_DMA(&huart1, (uint8_t *) tUartMsg.RingRxTemp, MAX_RX_BUFF_SIZE);
 8005f4e:	2280      	movs	r2, #128	@ 0x80
 8005f50:	4908      	ldr	r1, [pc, #32]	@ (8005f74 <HAL_UARTEx_RxEventCallback+0x6c>)
 8005f52:	480a      	ldr	r0, [pc, #40]	@ (8005f7c <HAL_UARTEx_RxEventCallback+0x74>)
 8005f54:	f007 f868 	bl	800d028 <HAL_UARTEx_ReceiveToIdle_DMA>
       __HAL_DMA_DISABLE_IT(&hdma_usart1_rx, DMA_IT_HT);
 8005f58:	4b09      	ldr	r3, [pc, #36]	@ (8005f80 <HAL_UARTEx_RxEventCallback+0x78>)
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	681a      	ldr	r2, [r3, #0]
 8005f5e:	4b08      	ldr	r3, [pc, #32]	@ (8005f80 <HAL_UARTEx_RxEventCallback+0x78>)
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	f022 0204 	bic.w	r2, r2, #4
 8005f66:	601a      	str	r2, [r3, #0]
	}
}
 8005f68:	bf00      	nop
 8005f6a:	3708      	adds	r7, #8
 8005f6c:	46bd      	mov	sp, r7
 8005f6e:	bd80      	pop	{r7, pc}
 8005f70:	40013800 	.word	0x40013800
 8005f74:	200002e4 	.word	0x200002e4
 8005f78:	200004e4 	.word	0x200004e4
 8005f7c:	200007e8 	.word	0x200007e8
 8005f80:	20000870 	.word	0x20000870

08005f84 <HAL_ADC_ConvCpltCallback>:



void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8005f84:	b480      	push	{r7}
 8005f86:	b083      	sub	sp, #12
 8005f88:	af00      	add	r7, sp, #0
 8005f8a:	6078      	str	r0, [r7, #4]



	if(ON == tSysState.FlagGetAdcOn)
 8005f8c:	4b13      	ldr	r3, [pc, #76]	@ (8005fdc <HAL_ADC_ConvCpltCallback+0x58>)
 8005f8e:	79db      	ldrb	r3, [r3, #7]
 8005f90:	2b01      	cmp	r3, #1
 8005f92:	d118      	bne.n	8005fc6 <HAL_ADC_ConvCpltCallback+0x42>
	{

		tSiPmCtrl.CurrAdcVal 	= (uint16_t)(Adc_Temp[0]);
 8005f94:	4b12      	ldr	r3, [pc, #72]	@ (8005fe0 <HAL_ADC_ConvCpltCallback+0x5c>)
 8005f96:	881b      	ldrh	r3, [r3, #0]
 8005f98:	b29a      	uxth	r2, r3
 8005f9a:	4b12      	ldr	r3, [pc, #72]	@ (8005fe4 <HAL_ADC_ConvCpltCallback+0x60>)
 8005f9c:	80da      	strh	r2, [r3, #6]
		tPdCtrl.CurrAdcVal  	= (uint16_t)(Adc_Temp[1]);
 8005f9e:	4b10      	ldr	r3, [pc, #64]	@ (8005fe0 <HAL_ADC_ConvCpltCallback+0x5c>)
 8005fa0:	885b      	ldrh	r3, [r3, #2]
 8005fa2:	b29a      	uxth	r2, r3
 8005fa4:	4b10      	ldr	r3, [pc, #64]	@ (8005fe8 <HAL_ADC_ConvCpltCallback+0x64>)
 8005fa6:	80da      	strh	r2, [r3, #6]
		tLdCtrl.CurrAdcVal 		= (uint16_t)(Adc_Temp[2]);
 8005fa8:	4b0d      	ldr	r3, [pc, #52]	@ (8005fe0 <HAL_ADC_ConvCpltCallback+0x5c>)
 8005faa:	889b      	ldrh	r3, [r3, #4]
 8005fac:	b29a      	uxth	r2, r3
 8005fae:	4b0f      	ldr	r3, [pc, #60]	@ (8005fec <HAL_ADC_ConvCpltCallback+0x68>)
 8005fb0:	80da      	strh	r2, [r3, #6]
		tHvCtrl.CurrAdcVal 		= (uint16_t)(Adc_Temp[3]);
 8005fb2:	4b0b      	ldr	r3, [pc, #44]	@ (8005fe0 <HAL_ADC_ConvCpltCallback+0x5c>)
 8005fb4:	88db      	ldrh	r3, [r3, #6]
 8005fb6:	b29a      	uxth	r2, r3
 8005fb8:	4b0d      	ldr	r3, [pc, #52]	@ (8005ff0 <HAL_ADC_ConvCpltCallback+0x6c>)
 8005fba:	80da      	strh	r2, [r3, #6]


		tPdCtrl.ChkCount++;
 8005fbc:	4b0a      	ldr	r3, [pc, #40]	@ (8005fe8 <HAL_ADC_ConvCpltCallback+0x64>)
 8005fbe:	689b      	ldr	r3, [r3, #8]
 8005fc0:	3301      	adds	r3, #1
 8005fc2:	4a09      	ldr	r2, [pc, #36]	@ (8005fe8 <HAL_ADC_ConvCpltCallback+0x64>)
 8005fc4:	6093      	str	r3, [r2, #8]

		//HAL_ADC_Start_DMA(&hadc1, Adc_Temp, 5);
	}

	tSysState.Temp			= (uint16_t)(Adc_Temp[4]);
 8005fc6:	4b06      	ldr	r3, [pc, #24]	@ (8005fe0 <HAL_ADC_ConvCpltCallback+0x5c>)
 8005fc8:	891b      	ldrh	r3, [r3, #8]
 8005fca:	b29a      	uxth	r2, r3
 8005fcc:	4b03      	ldr	r3, [pc, #12]	@ (8005fdc <HAL_ADC_ConvCpltCallback+0x58>)
 8005fce:	831a      	strh	r2, [r3, #24]


}
 8005fd0:	bf00      	nop
 8005fd2:	370c      	adds	r7, #12
 8005fd4:	46bd      	mov	sp, r7
 8005fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fda:	4770      	bx	lr
 8005fdc:	2000028c 	.word	0x2000028c
 8005fe0:	2000067c 	.word	0x2000067c
 8005fe4:	200000a4 	.word	0x200000a4
 8005fe8:	20000074 	.word	0x20000074
 8005fec:	20000084 	.word	0x20000084
 8005ff0:	20000094 	.word	0x20000094

08005ff4 <UART_Transmit_Proc>:

void UART_Transmit_Proc(UART_HandleTypeDef* hUart)
{
 8005ff4:	b580      	push	{r7, lr}
 8005ff6:	b082      	sub	sp, #8
 8005ff8:	af00      	add	r7, sp, #0
 8005ffa:	6078      	str	r0, [r7, #4]
	if(ON == tMsgPkt.FlagTxPktOn)
 8005ffc:	4b09      	ldr	r3, [pc, #36]	@ (8006024 <UART_Transmit_Proc+0x30>)
 8005ffe:	f893 3100 	ldrb.w	r3, [r3, #256]	@ 0x100
 8006002:	2b01      	cmp	r3, #1
 8006004:	d10a      	bne.n	800601c <UART_Transmit_Proc+0x28>
	{
		HAL_UART_Transmit(hUart, tUartMsg.RingTxTemp, tUartMsg.TxTempCnt,100);
 8006006:	4b08      	ldr	r3, [pc, #32]	@ (8006028 <UART_Transmit_Proc+0x34>)
 8006008:	f893 3282 	ldrb.w	r3, [r3, #642]	@ 0x282
 800600c:	461a      	mov	r2, r3
 800600e:	2364      	movs	r3, #100	@ 0x64
 8006010:	4906      	ldr	r1, [pc, #24]	@ (800602c <UART_Transmit_Proc+0x38>)
 8006012:	6878      	ldr	r0, [r7, #4]
 8006014:	f005 fd44 	bl	800baa0 <HAL_UART_Transmit>
		UART_TxInit();
 8006018:	f7ff fb10 	bl	800563c <UART_TxInit>
	}
}
 800601c:	bf00      	nop
 800601e:	3708      	adds	r7, #8
 8006020:	46bd      	mov	sp, r7
 8006022:	bd80      	pop	{r7, pc}
 8006024:	20000570 	.word	0x20000570
 8006028:	200002e4 	.word	0x200002e4
 800602c:	200003e4 	.word	0x200003e4

08006030 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006030:	b480      	push	{r7}
 8006032:	b083      	sub	sp, #12
 8006034:	af00      	add	r7, sp, #0
 8006036:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2)
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006040:	d102      	bne.n	8006048 <HAL_TIM_PeriodElapsedCallback+0x18>
	{
		tSysTime.FlagSysTickOn = ON;
 8006042:	4b04      	ldr	r3, [pc, #16]	@ (8006054 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8006044:	2201      	movs	r2, #1
 8006046:	701a      	strb	r2, [r3, #0]
	}
}
 8006048:	bf00      	nop
 800604a:	370c      	adds	r7, #12
 800604c:	46bd      	mov	sp, r7
 800604e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006052:	4770      	bx	lr
 8006054:	200002ac 	.word	0x200002ac

08006058 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8006058:	b580      	push	{r7, lr}
 800605a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800605c:	f000 fd2b 	bl	8006ab6 <HAL_Init>

  /* USER CODE BEGIN Init */
  memset(Adc_Temp, 0, sizeof(Adc_Temp));
 8006060:	2220      	movs	r2, #32
 8006062:	2100      	movs	r1, #0
 8006064:	481a      	ldr	r0, [pc, #104]	@ (80060d0 <main+0x78>)
 8006066:	f007 f833 	bl	800d0d0 <memset>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800606a:	f000 f83d 	bl	80060e8 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  PROC_Init();
 800606e:	f7fc fa7b 	bl	8002568 <PROC_Init>
  EXT_Init();
 8006072:	f7fb f89b 	bl	80011ac <EXT_Init>
  FAN_Init();
 8006076:	f7fb fb5b 	bl	8001730 <FAN_Init>
  UART_Init();
 800607a:	f7ff fe07 	bl	8005c8c <UART_Init>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800607e:	f000 fa2d 	bl	80064dc <MX_GPIO_Init>
  MX_DMA_Init();
 8006082:	f000 fa05 	bl	8006490 <MX_DMA_Init>
  MX_I2C1_Init();
 8006086:	f000 f945 	bl	8006314 <MX_I2C1_Init>
  MX_ADC1_Init();
 800608a:	f000 f87b 	bl	8006184 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 800608e:	f000 f9cf 	bl	8006430 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8006092:	f000 f97f 	bl	8006394 <MX_TIM2_Init>





  PARAM_Init(&hi2c1);
 8006096:	480f      	ldr	r0, [pc, #60]	@ (80060d4 <main+0x7c>)
 8006098:	f7fc f93e 	bl	8002318 <PARAM_Init>
  PARAM_Process();
 800609c:	f7fc f962 	bl	8002364 <PARAM_Process>

  HAL_UARTEx_ReceiveToIdle_DMA(&huart1, (uint8_t*)tUartMsg.RingRxTemp, MAX_RX_BUFF_SIZE);
 80060a0:	2280      	movs	r2, #128	@ 0x80
 80060a2:	490d      	ldr	r1, [pc, #52]	@ (80060d8 <main+0x80>)
 80060a4:	480d      	ldr	r0, [pc, #52]	@ (80060dc <main+0x84>)
 80060a6:	f006 ffbf 	bl	800d028 <HAL_UARTEx_ReceiveToIdle_DMA>
  __HAL_DMA_DISABLE_IT(&hdma_usart1_rx, DMA_IT_HT);
 80060aa:	4b0d      	ldr	r3, [pc, #52]	@ (80060e0 <main+0x88>)
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	681a      	ldr	r2, [r3, #0]
 80060b0:	4b0b      	ldr	r3, [pc, #44]	@ (80060e0 <main+0x88>)
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	f022 0204 	bic.w	r2, r2, #4
 80060b8:	601a      	str	r2, [r3, #0]
  HAL_TIM_Base_Start_IT(&htim2);
 80060ba:	480a      	ldr	r0, [pc, #40]	@ (80060e4 <main+0x8c>)
 80060bc:	f005 f8c8 	bl	800b250 <HAL_TIM_Base_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	 SYSTEM_Process();
 80060c0:	f7ff fa3e 	bl	8005540 <SYSTEM_Process>
	 UART_Transmit_Proc(&huart1);
 80060c4:	4805      	ldr	r0, [pc, #20]	@ (80060dc <main+0x84>)
 80060c6:	f7ff ff95 	bl	8005ff4 <UART_Transmit_Proc>
	 SYSTEM_Process();
 80060ca:	bf00      	nop
 80060cc:	e7f8      	b.n	80060c0 <main+0x68>
 80060ce:	bf00      	nop
 80060d0:	2000067c 	.word	0x2000067c
 80060d4:	20000748 	.word	0x20000748
 80060d8:	200002e4 	.word	0x200002e4
 80060dc:	200007e8 	.word	0x200007e8
 80060e0:	20000870 	.word	0x20000870
 80060e4:	2000079c 	.word	0x2000079c

080060e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80060e8:	b580      	push	{r7, lr}
 80060ea:	b096      	sub	sp, #88	@ 0x58
 80060ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80060ee:	f107 0314 	add.w	r3, r7, #20
 80060f2:	2244      	movs	r2, #68	@ 0x44
 80060f4:	2100      	movs	r1, #0
 80060f6:	4618      	mov	r0, r3
 80060f8:	f006 ffea 	bl	800d0d0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80060fc:	463b      	mov	r3, r7
 80060fe:	2200      	movs	r2, #0
 8006100:	601a      	str	r2, [r3, #0]
 8006102:	605a      	str	r2, [r3, #4]
 8006104:	609a      	str	r2, [r3, #8]
 8006106:	60da      	str	r2, [r3, #12]
 8006108:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800610a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800610e:	f003 ff55 	bl	8009fbc <HAL_PWREx_ControlVoltageScaling>
 8006112:	4603      	mov	r3, r0
 8006114:	2b00      	cmp	r3, #0
 8006116:	d001      	beq.n	800611c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8006118:	f000 fa7e 	bl	8006618 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800611c:	2301      	movs	r3, #1
 800611e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8006120:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8006124:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8006126:	2302      	movs	r3, #2
 8006128:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800612a:	2303      	movs	r3, #3
 800612c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLM = 1;
 800612e:	2301      	movs	r3, #1
 8006130:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLN = 40;
 8006132:	2328      	movs	r3, #40	@ 0x28
 8006134:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8006136:	2302      	movs	r3, #2
 8006138:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV4;
 800613a:	2304      	movs	r3, #4
 800613c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800613e:	f107 0314 	add.w	r3, r7, #20
 8006142:	4618      	mov	r0, r3
 8006144:	f004 f820 	bl	800a188 <HAL_RCC_OscConfig>
 8006148:	4603      	mov	r3, r0
 800614a:	2b00      	cmp	r3, #0
 800614c:	d001      	beq.n	8006152 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 800614e:	f000 fa63 	bl	8006618 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8006152:	230f      	movs	r3, #15
 8006154:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8006156:	2303      	movs	r3, #3
 8006158:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800615a:	2300      	movs	r3, #0
 800615c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800615e:	2300      	movs	r3, #0
 8006160:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8006162:	2300      	movs	r3, #0
 8006164:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8006166:	463b      	mov	r3, r7
 8006168:	2104      	movs	r1, #4
 800616a:	4618      	mov	r0, r3
 800616c:	f004 fc6e 	bl	800aa4c <HAL_RCC_ClockConfig>
 8006170:	4603      	mov	r3, r0
 8006172:	2b00      	cmp	r3, #0
 8006174:	d001      	beq.n	800617a <SystemClock_Config+0x92>
  {
    Error_Handler();
 8006176:	f000 fa4f 	bl	8006618 <Error_Handler>
  }
}
 800617a:	bf00      	nop
 800617c:	3758      	adds	r7, #88	@ 0x58
 800617e:	46bd      	mov	sp, r7
 8006180:	bd80      	pop	{r7, pc}
	...

08006184 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8006184:	b580      	push	{r7, lr}
 8006186:	b08a      	sub	sp, #40	@ 0x28
 8006188:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800618a:	f107 031c 	add.w	r3, r7, #28
 800618e:	2200      	movs	r2, #0
 8006190:	601a      	str	r2, [r3, #0]
 8006192:	605a      	str	r2, [r3, #4]
 8006194:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8006196:	1d3b      	adds	r3, r7, #4
 8006198:	2200      	movs	r2, #0
 800619a:	601a      	str	r2, [r3, #0]
 800619c:	605a      	str	r2, [r3, #4]
 800619e:	609a      	str	r2, [r3, #8]
 80061a0:	60da      	str	r2, [r3, #12]
 80061a2:	611a      	str	r2, [r3, #16]
 80061a4:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80061a6:	4b53      	ldr	r3, [pc, #332]	@ (80062f4 <MX_ADC1_Init+0x170>)
 80061a8:	4a53      	ldr	r2, [pc, #332]	@ (80062f8 <MX_ADC1_Init+0x174>)
 80061aa:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV10;
 80061ac:	4b51      	ldr	r3, [pc, #324]	@ (80062f4 <MX_ADC1_Init+0x170>)
 80061ae:	f44f 12a0 	mov.w	r2, #1310720	@ 0x140000
 80061b2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80061b4:	4b4f      	ldr	r3, [pc, #316]	@ (80062f4 <MX_ADC1_Init+0x170>)
 80061b6:	2200      	movs	r2, #0
 80061b8:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80061ba:	4b4e      	ldr	r3, [pc, #312]	@ (80062f4 <MX_ADC1_Init+0x170>)
 80061bc:	2200      	movs	r2, #0
 80061be:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80061c0:	4b4c      	ldr	r3, [pc, #304]	@ (80062f4 <MX_ADC1_Init+0x170>)
 80061c2:	2201      	movs	r2, #1
 80061c4:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80061c6:	4b4b      	ldr	r3, [pc, #300]	@ (80062f4 <MX_ADC1_Init+0x170>)
 80061c8:	2204      	movs	r2, #4
 80061ca:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80061cc:	4b49      	ldr	r3, [pc, #292]	@ (80062f4 <MX_ADC1_Init+0x170>)
 80061ce:	2200      	movs	r2, #0
 80061d0:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80061d2:	4b48      	ldr	r3, [pc, #288]	@ (80062f4 <MX_ADC1_Init+0x170>)
 80061d4:	2201      	movs	r2, #1
 80061d6:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 5;
 80061d8:	4b46      	ldr	r3, [pc, #280]	@ (80062f4 <MX_ADC1_Init+0x170>)
 80061da:	2205      	movs	r2, #5
 80061dc:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80061de:	4b45      	ldr	r3, [pc, #276]	@ (80062f4 <MX_ADC1_Init+0x170>)
 80061e0:	2200      	movs	r2, #0
 80061e2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80061e6:	4b43      	ldr	r3, [pc, #268]	@ (80062f4 <MX_ADC1_Init+0x170>)
 80061e8:	2200      	movs	r2, #0
 80061ea:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80061ec:	4b41      	ldr	r3, [pc, #260]	@ (80062f4 <MX_ADC1_Init+0x170>)
 80061ee:	2200      	movs	r2, #0
 80061f0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80061f2:	4b40      	ldr	r3, [pc, #256]	@ (80062f4 <MX_ADC1_Init+0x170>)
 80061f4:	2201      	movs	r2, #1
 80061f6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80061fa:	4b3e      	ldr	r3, [pc, #248]	@ (80062f4 <MX_ADC1_Init+0x170>)
 80061fc:	2200      	movs	r2, #0
 80061fe:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8006200:	4b3c      	ldr	r3, [pc, #240]	@ (80062f4 <MX_ADC1_Init+0x170>)
 8006202:	2200      	movs	r2, #0
 8006204:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8006208:	483a      	ldr	r0, [pc, #232]	@ (80062f4 <MX_ADC1_Init+0x170>)
 800620a:	f000 ff1d 	bl	8007048 <HAL_ADC_Init>
 800620e:	4603      	mov	r3, r0
 8006210:	2b00      	cmp	r3, #0
 8006212:	d001      	beq.n	8006218 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8006214:	f000 fa00 	bl	8006618 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8006218:	2300      	movs	r3, #0
 800621a:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800621c:	f107 031c 	add.w	r3, r7, #28
 8006220:	4619      	mov	r1, r3
 8006222:	4834      	ldr	r0, [pc, #208]	@ (80062f4 <MX_ADC1_Init+0x170>)
 8006224:	f002 f9a0 	bl	8008568 <HAL_ADCEx_MultiModeConfigChannel>
 8006228:	4603      	mov	r3, r0
 800622a:	2b00      	cmp	r3, #0
 800622c:	d001      	beq.n	8006232 <MX_ADC1_Init+0xae>
  {
    Error_Handler();
 800622e:	f000 f9f3 	bl	8006618 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8006232:	4b32      	ldr	r3, [pc, #200]	@ (80062fc <MX_ADC1_Init+0x178>)
 8006234:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8006236:	2306      	movs	r3, #6
 8006238:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_12CYCLES_5;
 800623a:	2302      	movs	r3, #2
 800623c:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800623e:	237f      	movs	r3, #127	@ 0x7f
 8006240:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8006242:	2304      	movs	r3, #4
 8006244:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8006246:	2300      	movs	r3, #0
 8006248:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800624a:	1d3b      	adds	r3, r7, #4
 800624c:	4619      	mov	r1, r3
 800624e:	4829      	ldr	r0, [pc, #164]	@ (80062f4 <MX_ADC1_Init+0x170>)
 8006250:	f001 fb30 	bl	80078b4 <HAL_ADC_ConfigChannel>
 8006254:	4603      	mov	r3, r0
 8006256:	2b00      	cmp	r3, #0
 8006258:	d001      	beq.n	800625e <MX_ADC1_Init+0xda>
  {
    Error_Handler();
 800625a:	f000 f9dd 	bl	8006618 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 800625e:	4b28      	ldr	r3, [pc, #160]	@ (8006300 <MX_ADC1_Init+0x17c>)
 8006260:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8006262:	230c      	movs	r3, #12
 8006264:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8006266:	1d3b      	adds	r3, r7, #4
 8006268:	4619      	mov	r1, r3
 800626a:	4822      	ldr	r0, [pc, #136]	@ (80062f4 <MX_ADC1_Init+0x170>)
 800626c:	f001 fb22 	bl	80078b4 <HAL_ADC_ConfigChannel>
 8006270:	4603      	mov	r3, r0
 8006272:	2b00      	cmp	r3, #0
 8006274:	d001      	beq.n	800627a <MX_ADC1_Init+0xf6>
  {
    Error_Handler();
 8006276:	f000 f9cf 	bl	8006618 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 800627a:	4b22      	ldr	r3, [pc, #136]	@ (8006304 <MX_ADC1_Init+0x180>)
 800627c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800627e:	2312      	movs	r3, #18
 8006280:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_92CYCLES_5;
 8006282:	2305      	movs	r3, #5
 8006284:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8006286:	1d3b      	adds	r3, r7, #4
 8006288:	4619      	mov	r1, r3
 800628a:	481a      	ldr	r0, [pc, #104]	@ (80062f4 <MX_ADC1_Init+0x170>)
 800628c:	f001 fb12 	bl	80078b4 <HAL_ADC_ConfigChannel>
 8006290:	4603      	mov	r3, r0
 8006292:	2b00      	cmp	r3, #0
 8006294:	d001      	beq.n	800629a <MX_ADC1_Init+0x116>
  {
    Error_Handler();
 8006296:	f000 f9bf 	bl	8006618 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 800629a:	4b1b      	ldr	r3, [pc, #108]	@ (8006308 <MX_ADC1_Init+0x184>)
 800629c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 800629e:	2318      	movs	r3, #24
 80062a0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80062a2:	1d3b      	adds	r3, r7, #4
 80062a4:	4619      	mov	r1, r3
 80062a6:	4813      	ldr	r0, [pc, #76]	@ (80062f4 <MX_ADC1_Init+0x170>)
 80062a8:	f001 fb04 	bl	80078b4 <HAL_ADC_ConfigChannel>
 80062ac:	4603      	mov	r3, r0
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d001      	beq.n	80062b6 <MX_ADC1_Init+0x132>
  {
    Error_Handler();
 80062b2:	f000 f9b1 	bl	8006618 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 80062b6:	4b15      	ldr	r3, [pc, #84]	@ (800630c <MX_ADC1_Init+0x188>)
 80062b8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 80062ba:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80062be:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 80062c0:	2307      	movs	r3, #7
 80062c2:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80062c4:	1d3b      	adds	r3, r7, #4
 80062c6:	4619      	mov	r1, r3
 80062c8:	480a      	ldr	r0, [pc, #40]	@ (80062f4 <MX_ADC1_Init+0x170>)
 80062ca:	f001 faf3 	bl	80078b4 <HAL_ADC_ConfigChannel>
 80062ce:	4603      	mov	r3, r0
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d001      	beq.n	80062d8 <MX_ADC1_Init+0x154>
  {
    Error_Handler();
 80062d4:	f000 f9a0 	bl	8006618 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */
  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 80062d8:	217f      	movs	r1, #127	@ 0x7f
 80062da:	4806      	ldr	r0, [pc, #24]	@ (80062f4 <MX_ADC1_Init+0x170>)
 80062dc:	f002 f8b2 	bl	8008444 <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start_DMA(&hadc1, Adc_Temp, 5);
 80062e0:	2205      	movs	r2, #5
 80062e2:	490b      	ldr	r1, [pc, #44]	@ (8006310 <MX_ADC1_Init+0x18c>)
 80062e4:	4803      	ldr	r0, [pc, #12]	@ (80062f4 <MX_ADC1_Init+0x170>)
 80062e6:	f000 fff9 	bl	80072dc <HAL_ADC_Start_DMA>
  /* USER CODE END ADC1_Init 2 */

}
 80062ea:	bf00      	nop
 80062ec:	3728      	adds	r7, #40	@ 0x28
 80062ee:	46bd      	mov	sp, r7
 80062f0:	bd80      	pop	{r7, pc}
 80062f2:	bf00      	nop
 80062f4:	2000069c 	.word	0x2000069c
 80062f8:	50040000 	.word	0x50040000
 80062fc:	19200040 	.word	0x19200040
 8006300:	1d500080 	.word	0x1d500080
 8006304:	21800100 	.word	0x21800100
 8006308:	25b00200 	.word	0x25b00200
 800630c:	c7520000 	.word	0xc7520000
 8006310:	2000067c 	.word	0x2000067c

08006314 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8006314:	b580      	push	{r7, lr}
 8006316:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8006318:	4b1b      	ldr	r3, [pc, #108]	@ (8006388 <MX_I2C1_Init+0x74>)
 800631a:	4a1c      	ldr	r2, [pc, #112]	@ (800638c <MX_I2C1_Init+0x78>)
 800631c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10D19CE4;
 800631e:	4b1a      	ldr	r3, [pc, #104]	@ (8006388 <MX_I2C1_Init+0x74>)
 8006320:	4a1b      	ldr	r2, [pc, #108]	@ (8006390 <MX_I2C1_Init+0x7c>)
 8006322:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8006324:	4b18      	ldr	r3, [pc, #96]	@ (8006388 <MX_I2C1_Init+0x74>)
 8006326:	2200      	movs	r2, #0
 8006328:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800632a:	4b17      	ldr	r3, [pc, #92]	@ (8006388 <MX_I2C1_Init+0x74>)
 800632c:	2201      	movs	r2, #1
 800632e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8006330:	4b15      	ldr	r3, [pc, #84]	@ (8006388 <MX_I2C1_Init+0x74>)
 8006332:	2200      	movs	r2, #0
 8006334:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8006336:	4b14      	ldr	r3, [pc, #80]	@ (8006388 <MX_I2C1_Init+0x74>)
 8006338:	2200      	movs	r2, #0
 800633a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800633c:	4b12      	ldr	r3, [pc, #72]	@ (8006388 <MX_I2C1_Init+0x74>)
 800633e:	2200      	movs	r2, #0
 8006340:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8006342:	4b11      	ldr	r3, [pc, #68]	@ (8006388 <MX_I2C1_Init+0x74>)
 8006344:	2200      	movs	r2, #0
 8006346:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8006348:	4b0f      	ldr	r3, [pc, #60]	@ (8006388 <MX_I2C1_Init+0x74>)
 800634a:	2200      	movs	r2, #0
 800634c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800634e:	480e      	ldr	r0, [pc, #56]	@ (8006388 <MX_I2C1_Init+0x74>)
 8006350:	f002 ff16 	bl	8009180 <HAL_I2C_Init>
 8006354:	4603      	mov	r3, r0
 8006356:	2b00      	cmp	r3, #0
 8006358:	d001      	beq.n	800635e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800635a:	f000 f95d 	bl	8006618 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800635e:	2100      	movs	r1, #0
 8006360:	4809      	ldr	r0, [pc, #36]	@ (8006388 <MX_I2C1_Init+0x74>)
 8006362:	f003 fd85 	bl	8009e70 <HAL_I2CEx_ConfigAnalogFilter>
 8006366:	4603      	mov	r3, r0
 8006368:	2b00      	cmp	r3, #0
 800636a:	d001      	beq.n	8006370 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800636c:	f000 f954 	bl	8006618 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8006370:	2100      	movs	r1, #0
 8006372:	4805      	ldr	r0, [pc, #20]	@ (8006388 <MX_I2C1_Init+0x74>)
 8006374:	f003 fdc7 	bl	8009f06 <HAL_I2CEx_ConfigDigitalFilter>
 8006378:	4603      	mov	r3, r0
 800637a:	2b00      	cmp	r3, #0
 800637c:	d001      	beq.n	8006382 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800637e:	f000 f94b 	bl	8006618 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8006382:	bf00      	nop
 8006384:	bd80      	pop	{r7, pc}
 8006386:	bf00      	nop
 8006388:	20000748 	.word	0x20000748
 800638c:	40005400 	.word	0x40005400
 8006390:	10d19ce4 	.word	0x10d19ce4

08006394 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8006394:	b580      	push	{r7, lr}
 8006396:	b088      	sub	sp, #32
 8006398:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800639a:	f107 0310 	add.w	r3, r7, #16
 800639e:	2200      	movs	r2, #0
 80063a0:	601a      	str	r2, [r3, #0]
 80063a2:	605a      	str	r2, [r3, #4]
 80063a4:	609a      	str	r2, [r3, #8]
 80063a6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80063a8:	1d3b      	adds	r3, r7, #4
 80063aa:	2200      	movs	r2, #0
 80063ac:	601a      	str	r2, [r3, #0]
 80063ae:	605a      	str	r2, [r3, #4]
 80063b0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80063b2:	4b1e      	ldr	r3, [pc, #120]	@ (800642c <MX_TIM2_Init+0x98>)
 80063b4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80063b8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8000-1;
 80063ba:	4b1c      	ldr	r3, [pc, #112]	@ (800642c <MX_TIM2_Init+0x98>)
 80063bc:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 80063c0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80063c2:	4b1a      	ldr	r3, [pc, #104]	@ (800642c <MX_TIM2_Init+0x98>)
 80063c4:	2200      	movs	r2, #0
 80063c6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 80063c8:	4b18      	ldr	r3, [pc, #96]	@ (800642c <MX_TIM2_Init+0x98>)
 80063ca:	2263      	movs	r2, #99	@ 0x63
 80063cc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80063ce:	4b17      	ldr	r3, [pc, #92]	@ (800642c <MX_TIM2_Init+0x98>)
 80063d0:	2200      	movs	r2, #0
 80063d2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80063d4:	4b15      	ldr	r3, [pc, #84]	@ (800642c <MX_TIM2_Init+0x98>)
 80063d6:	2200      	movs	r2, #0
 80063d8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80063da:	4814      	ldr	r0, [pc, #80]	@ (800642c <MX_TIM2_Init+0x98>)
 80063dc:	f004 fee0 	bl	800b1a0 <HAL_TIM_Base_Init>
 80063e0:	4603      	mov	r3, r0
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d001      	beq.n	80063ea <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80063e6:	f000 f917 	bl	8006618 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80063ea:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80063ee:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80063f0:	f107 0310 	add.w	r3, r7, #16
 80063f4:	4619      	mov	r1, r3
 80063f6:	480d      	ldr	r0, [pc, #52]	@ (800642c <MX_TIM2_Init+0x98>)
 80063f8:	f005 f885 	bl	800b506 <HAL_TIM_ConfigClockSource>
 80063fc:	4603      	mov	r3, r0
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d001      	beq.n	8006406 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8006402:	f000 f909 	bl	8006618 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006406:	2300      	movs	r3, #0
 8006408:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800640a:	2300      	movs	r3, #0
 800640c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800640e:	1d3b      	adds	r3, r7, #4
 8006410:	4619      	mov	r1, r3
 8006412:	4806      	ldr	r0, [pc, #24]	@ (800642c <MX_TIM2_Init+0x98>)
 8006414:	f005 fa72 	bl	800b8fc <HAL_TIMEx_MasterConfigSynchronization>
 8006418:	4603      	mov	r3, r0
 800641a:	2b00      	cmp	r3, #0
 800641c:	d001      	beq.n	8006422 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800641e:	f000 f8fb 	bl	8006618 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8006422:	bf00      	nop
 8006424:	3720      	adds	r7, #32
 8006426:	46bd      	mov	sp, r7
 8006428:	bd80      	pop	{r7, pc}
 800642a:	bf00      	nop
 800642c:	2000079c 	.word	0x2000079c

08006430 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8006430:	b580      	push	{r7, lr}
 8006432:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8006434:	4b14      	ldr	r3, [pc, #80]	@ (8006488 <MX_USART1_UART_Init+0x58>)
 8006436:	4a15      	ldr	r2, [pc, #84]	@ (800648c <MX_USART1_UART_Init+0x5c>)
 8006438:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800643a:	4b13      	ldr	r3, [pc, #76]	@ (8006488 <MX_USART1_UART_Init+0x58>)
 800643c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8006440:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8006442:	4b11      	ldr	r3, [pc, #68]	@ (8006488 <MX_USART1_UART_Init+0x58>)
 8006444:	2200      	movs	r2, #0
 8006446:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8006448:	4b0f      	ldr	r3, [pc, #60]	@ (8006488 <MX_USART1_UART_Init+0x58>)
 800644a:	2200      	movs	r2, #0
 800644c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800644e:	4b0e      	ldr	r3, [pc, #56]	@ (8006488 <MX_USART1_UART_Init+0x58>)
 8006450:	2200      	movs	r2, #0
 8006452:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8006454:	4b0c      	ldr	r3, [pc, #48]	@ (8006488 <MX_USART1_UART_Init+0x58>)
 8006456:	220c      	movs	r2, #12
 8006458:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800645a:	4b0b      	ldr	r3, [pc, #44]	@ (8006488 <MX_USART1_UART_Init+0x58>)
 800645c:	2200      	movs	r2, #0
 800645e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8006460:	4b09      	ldr	r3, [pc, #36]	@ (8006488 <MX_USART1_UART_Init+0x58>)
 8006462:	2200      	movs	r2, #0
 8006464:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8006466:	4b08      	ldr	r3, [pc, #32]	@ (8006488 <MX_USART1_UART_Init+0x58>)
 8006468:	2200      	movs	r2, #0
 800646a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800646c:	4b06      	ldr	r3, [pc, #24]	@ (8006488 <MX_USART1_UART_Init+0x58>)
 800646e:	2200      	movs	r2, #0
 8006470:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8006472:	4805      	ldr	r0, [pc, #20]	@ (8006488 <MX_USART1_UART_Init+0x58>)
 8006474:	f005 fac6 	bl	800ba04 <HAL_UART_Init>
 8006478:	4603      	mov	r3, r0
 800647a:	2b00      	cmp	r3, #0
 800647c:	d001      	beq.n	8006482 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800647e:	f000 f8cb 	bl	8006618 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8006482:	bf00      	nop
 8006484:	bd80      	pop	{r7, pc}
 8006486:	bf00      	nop
 8006488:	200007e8 	.word	0x200007e8
 800648c:	40013800 	.word	0x40013800

08006490 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8006490:	b580      	push	{r7, lr}
 8006492:	b082      	sub	sp, #8
 8006494:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8006496:	4b10      	ldr	r3, [pc, #64]	@ (80064d8 <MX_DMA_Init+0x48>)
 8006498:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800649a:	4a0f      	ldr	r2, [pc, #60]	@ (80064d8 <MX_DMA_Init+0x48>)
 800649c:	f043 0301 	orr.w	r3, r3, #1
 80064a0:	6493      	str	r3, [r2, #72]	@ 0x48
 80064a2:	4b0d      	ldr	r3, [pc, #52]	@ (80064d8 <MX_DMA_Init+0x48>)
 80064a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80064a6:	f003 0301 	and.w	r3, r3, #1
 80064aa:	607b      	str	r3, [r7, #4]
 80064ac:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80064ae:	2200      	movs	r2, #0
 80064b0:	2100      	movs	r1, #0
 80064b2:	200b      	movs	r0, #11
 80064b4:	f002 f9fb 	bl	80088ae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80064b8:	200b      	movs	r0, #11
 80064ba:	f002 fa14 	bl	80088e6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 80064be:	2200      	movs	r2, #0
 80064c0:	2100      	movs	r1, #0
 80064c2:	200f      	movs	r0, #15
 80064c4:	f002 f9f3 	bl	80088ae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80064c8:	200f      	movs	r0, #15
 80064ca:	f002 fa0c 	bl	80088e6 <HAL_NVIC_EnableIRQ>

}
 80064ce:	bf00      	nop
 80064d0:	3708      	adds	r7, #8
 80064d2:	46bd      	mov	sp, r7
 80064d4:	bd80      	pop	{r7, pc}
 80064d6:	bf00      	nop
 80064d8:	40021000 	.word	0x40021000

080064dc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80064dc:	b580      	push	{r7, lr}
 80064de:	b088      	sub	sp, #32
 80064e0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80064e2:	f107 030c 	add.w	r3, r7, #12
 80064e6:	2200      	movs	r2, #0
 80064e8:	601a      	str	r2, [r3, #0]
 80064ea:	605a      	str	r2, [r3, #4]
 80064ec:	609a      	str	r2, [r3, #8]
 80064ee:	60da      	str	r2, [r3, #12]
 80064f0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80064f2:	4b33      	ldr	r3, [pc, #204]	@ (80065c0 <MX_GPIO_Init+0xe4>)
 80064f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80064f6:	4a32      	ldr	r2, [pc, #200]	@ (80065c0 <MX_GPIO_Init+0xe4>)
 80064f8:	f043 0304 	orr.w	r3, r3, #4
 80064fc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80064fe:	4b30      	ldr	r3, [pc, #192]	@ (80065c0 <MX_GPIO_Init+0xe4>)
 8006500:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006502:	f003 0304 	and.w	r3, r3, #4
 8006506:	60bb      	str	r3, [r7, #8]
 8006508:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800650a:	4b2d      	ldr	r3, [pc, #180]	@ (80065c0 <MX_GPIO_Init+0xe4>)
 800650c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800650e:	4a2c      	ldr	r2, [pc, #176]	@ (80065c0 <MX_GPIO_Init+0xe4>)
 8006510:	f043 0301 	orr.w	r3, r3, #1
 8006514:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006516:	4b2a      	ldr	r3, [pc, #168]	@ (80065c0 <MX_GPIO_Init+0xe4>)
 8006518:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800651a:	f003 0301 	and.w	r3, r3, #1
 800651e:	607b      	str	r3, [r7, #4]
 8006520:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8006522:	4b27      	ldr	r3, [pc, #156]	@ (80065c0 <MX_GPIO_Init+0xe4>)
 8006524:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006526:	4a26      	ldr	r2, [pc, #152]	@ (80065c0 <MX_GPIO_Init+0xe4>)
 8006528:	f043 0302 	orr.w	r3, r3, #2
 800652c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800652e:	4b24      	ldr	r3, [pc, #144]	@ (80065c0 <MX_GPIO_Init+0xe4>)
 8006530:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006532:	f003 0302 	and.w	r3, r3, #2
 8006536:	603b      	str	r3, [r7, #0]
 8006538:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, FAN_CON_Pin|FAN_SPD_Pin, GPIO_PIN_RESET);
 800653a:	2200      	movs	r2, #0
 800653c:	f44f 4140 	mov.w	r1, #49152	@ 0xc000
 8006540:	4820      	ldr	r0, [pc, #128]	@ (80065c4 <MX_GPIO_Init+0xe8>)
 8006542:	f002 fded 	bl	8009120 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, HV_CON_Pin|LD_CON_Pin|PROM_WP_Pin, GPIO_PIN_RESET);
 8006546:	2200      	movs	r2, #0
 8006548:	2132      	movs	r1, #50	@ 0x32
 800654a:	481f      	ldr	r0, [pc, #124]	@ (80065c8 <MX_GPIO_Init+0xec>)
 800654c:	f002 fde8 	bl	8009120 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : FAN_CON_Pin FAN_SPD_Pin */
  GPIO_InitStruct.Pin = FAN_CON_Pin|FAN_SPD_Pin;
 8006550:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8006554:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006556:	2301      	movs	r3, #1
 8006558:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800655a:	2302      	movs	r3, #2
 800655c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800655e:	2300      	movs	r3, #0
 8006560:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006562:	f107 030c 	add.w	r3, r7, #12
 8006566:	4619      	mov	r1, r3
 8006568:	4816      	ldr	r0, [pc, #88]	@ (80065c4 <MX_GPIO_Init+0xe8>)
 800656a:	f002 fc67 	bl	8008e3c <HAL_GPIO_Init>

  /*Configure GPIO pins : HV_CON_Pin LD_CON_Pin PROM_WP_Pin */
  GPIO_InitStruct.Pin = HV_CON_Pin|LD_CON_Pin|PROM_WP_Pin;
 800656e:	2332      	movs	r3, #50	@ 0x32
 8006570:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006572:	2301      	movs	r3, #1
 8006574:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8006576:	2302      	movs	r3, #2
 8006578:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800657a:	2300      	movs	r3, #0
 800657c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800657e:	f107 030c 	add.w	r3, r7, #12
 8006582:	4619      	mov	r1, r3
 8006584:	4810      	ldr	r0, [pc, #64]	@ (80065c8 <MX_GPIO_Init+0xec>)
 8006586:	f002 fc59 	bl	8008e3c <HAL_GPIO_Init>

  /*Configure GPIO pin : FAN_RPM_Pin */
  GPIO_InitStruct.Pin = FAN_RPM_Pin;
 800658a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800658e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8006590:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8006594:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006596:	2301      	movs	r3, #1
 8006598:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(FAN_RPM_GPIO_Port, &GPIO_InitStruct);
 800659a:	f107 030c 	add.w	r3, r7, #12
 800659e:	4619      	mov	r1, r3
 80065a0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80065a4:	f002 fc4a 	bl	8008e3c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80065a8:	2200      	movs	r2, #0
 80065aa:	2100      	movs	r1, #0
 80065ac:	2017      	movs	r0, #23
 80065ae:	f002 f97e 	bl	80088ae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80065b2:	2017      	movs	r0, #23
 80065b4:	f002 f997 	bl	80088e6 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80065b8:	bf00      	nop
 80065ba:	3720      	adds	r7, #32
 80065bc:	46bd      	mov	sp, r7
 80065be:	bd80      	pop	{r7, pc}
 80065c0:	40021000 	.word	0x40021000
 80065c4:	48000800 	.word	0x48000800
 80065c8:	48000400 	.word	0x48000400

080065cc <JumpToBootloader>:

/* USER CODE BEGIN 4 */

 void JumpToBootloader(void) {
 80065cc:	b580      	push	{r7, lr}
 80065ce:	b082      	sub	sp, #8
 80065d0:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80065d2:	b672      	cpsid	i
}
 80065d4:	bf00      	nop
    pFunction bootloaderEntry;

    __disable_irq();


   HAL_RCC_DeInit();
 80065d6:	f003 fd47 	bl	800a068 <HAL_RCC_DeInit>
//   HAL_DeInit();

   SysTick->CTRL = 0;
 80065da:	4b0c      	ldr	r3, [pc, #48]	@ (800660c <JumpToBootloader+0x40>)
 80065dc:	2200      	movs	r2, #0
 80065de:	601a      	str	r2, [r3, #0]
   SysTick->LOAD = 0;
 80065e0:	4b0a      	ldr	r3, [pc, #40]	@ (800660c <JumpToBootloader+0x40>)
 80065e2:	2200      	movs	r2, #0
 80065e4:	605a      	str	r2, [r3, #4]
   SysTick->VAL  = 0;
 80065e6:	4b09      	ldr	r3, [pc, #36]	@ (800660c <JumpToBootloader+0x40>)
 80065e8:	2200      	movs	r2, #0
 80065ea:	609a      	str	r2, [r3, #8]


    // System Memory MSP
    __set_MSP(*(__IO uint32_t*) BOOTLOADER_START_ADDRESS);
 80065ec:	4b08      	ldr	r3, [pc, #32]	@ (8006610 <JumpToBootloader+0x44>)
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	603b      	str	r3, [r7, #0]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 80065f2:	683b      	ldr	r3, [r7, #0]
 80065f4:	f383 8808 	msr	MSP, r3
}
 80065f8:	bf00      	nop


    bootloaderEntry = (pFunction)(*(__IO uint32_t*) (BOOTLOADER_START_ADDRESS + 4));
 80065fa:	4b06      	ldr	r3, [pc, #24]	@ (8006614 <JumpToBootloader+0x48>)
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	607b      	str	r3, [r7, #4]
    bootloaderEntry();
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	4798      	blx	r3
}
 8006604:	bf00      	nop
 8006606:	3708      	adds	r7, #8
 8006608:	46bd      	mov	sp, r7
 800660a:	bd80      	pop	{r7, pc}
 800660c:	e000e010 	.word	0xe000e010
 8006610:	1fff0000 	.word	0x1fff0000
 8006614:	1fff0004 	.word	0x1fff0004

08006618 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8006618:	b480      	push	{r7}
 800661a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800661c:	b672      	cpsid	i
}
 800661e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8006620:	bf00      	nop
 8006622:	e7fd      	b.n	8006620 <Error_Handler+0x8>

08006624 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8006624:	b480      	push	{r7}
 8006626:	b083      	sub	sp, #12
 8006628:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800662a:	4b0f      	ldr	r3, [pc, #60]	@ (8006668 <HAL_MspInit+0x44>)
 800662c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800662e:	4a0e      	ldr	r2, [pc, #56]	@ (8006668 <HAL_MspInit+0x44>)
 8006630:	f043 0301 	orr.w	r3, r3, #1
 8006634:	6613      	str	r3, [r2, #96]	@ 0x60
 8006636:	4b0c      	ldr	r3, [pc, #48]	@ (8006668 <HAL_MspInit+0x44>)
 8006638:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800663a:	f003 0301 	and.w	r3, r3, #1
 800663e:	607b      	str	r3, [r7, #4]
 8006640:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8006642:	4b09      	ldr	r3, [pc, #36]	@ (8006668 <HAL_MspInit+0x44>)
 8006644:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006646:	4a08      	ldr	r2, [pc, #32]	@ (8006668 <HAL_MspInit+0x44>)
 8006648:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800664c:	6593      	str	r3, [r2, #88]	@ 0x58
 800664e:	4b06      	ldr	r3, [pc, #24]	@ (8006668 <HAL_MspInit+0x44>)
 8006650:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006652:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006656:	603b      	str	r3, [r7, #0]
 8006658:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800665a:	bf00      	nop
 800665c:	370c      	adds	r7, #12
 800665e:	46bd      	mov	sp, r7
 8006660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006664:	4770      	bx	lr
 8006666:	bf00      	nop
 8006668:	40021000 	.word	0x40021000

0800666c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800666c:	b580      	push	{r7, lr}
 800666e:	b08a      	sub	sp, #40	@ 0x28
 8006670:	af00      	add	r7, sp, #0
 8006672:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006674:	f107 0314 	add.w	r3, r7, #20
 8006678:	2200      	movs	r2, #0
 800667a:	601a      	str	r2, [r3, #0]
 800667c:	605a      	str	r2, [r3, #4]
 800667e:	609a      	str	r2, [r3, #8]
 8006680:	60da      	str	r2, [r3, #12]
 8006682:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	4a2f      	ldr	r2, [pc, #188]	@ (8006748 <HAL_ADC_MspInit+0xdc>)
 800668a:	4293      	cmp	r3, r2
 800668c:	d158      	bne.n	8006740 <HAL_ADC_MspInit+0xd4>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 800668e:	4b2f      	ldr	r3, [pc, #188]	@ (800674c <HAL_ADC_MspInit+0xe0>)
 8006690:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006692:	4a2e      	ldr	r2, [pc, #184]	@ (800674c <HAL_ADC_MspInit+0xe0>)
 8006694:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8006698:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800669a:	4b2c      	ldr	r3, [pc, #176]	@ (800674c <HAL_ADC_MspInit+0xe0>)
 800669c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800669e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80066a2:	613b      	str	r3, [r7, #16]
 80066a4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80066a6:	4b29      	ldr	r3, [pc, #164]	@ (800674c <HAL_ADC_MspInit+0xe0>)
 80066a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80066aa:	4a28      	ldr	r2, [pc, #160]	@ (800674c <HAL_ADC_MspInit+0xe0>)
 80066ac:	f043 0301 	orr.w	r3, r3, #1
 80066b0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80066b2:	4b26      	ldr	r3, [pc, #152]	@ (800674c <HAL_ADC_MspInit+0xe0>)
 80066b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80066b6:	f003 0301 	and.w	r3, r3, #1
 80066ba:	60fb      	str	r3, [r7, #12]
 80066bc:	68fb      	ldr	r3, [r7, #12]
    PA1     ------> ADC1_IN6
    PA2     ------> ADC1_IN7
    PA3     ------> ADC1_IN8
    PA4     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = SiPM_Sig_Pin|PD_Sig_Pin|LD_Mon_Pin|HV_Chk_Pin;
 80066be:	231e      	movs	r3, #30
 80066c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80066c2:	230b      	movs	r3, #11
 80066c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80066c6:	2300      	movs	r3, #0
 80066c8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80066ca:	f107 0314 	add.w	r3, r7, #20
 80066ce:	4619      	mov	r1, r3
 80066d0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80066d4:	f002 fbb2 	bl	8008e3c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80066d8:	4b1d      	ldr	r3, [pc, #116]	@ (8006750 <HAL_ADC_MspInit+0xe4>)
 80066da:	4a1e      	ldr	r2, [pc, #120]	@ (8006754 <HAL_ADC_MspInit+0xe8>)
 80066dc:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 80066de:	4b1c      	ldr	r3, [pc, #112]	@ (8006750 <HAL_ADC_MspInit+0xe4>)
 80066e0:	2200      	movs	r2, #0
 80066e2:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80066e4:	4b1a      	ldr	r3, [pc, #104]	@ (8006750 <HAL_ADC_MspInit+0xe4>)
 80066e6:	2200      	movs	r2, #0
 80066e8:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80066ea:	4b19      	ldr	r3, [pc, #100]	@ (8006750 <HAL_ADC_MspInit+0xe4>)
 80066ec:	2200      	movs	r2, #0
 80066ee:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80066f0:	4b17      	ldr	r3, [pc, #92]	@ (8006750 <HAL_ADC_MspInit+0xe4>)
 80066f2:	2280      	movs	r2, #128	@ 0x80
 80066f4:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80066f6:	4b16      	ldr	r3, [pc, #88]	@ (8006750 <HAL_ADC_MspInit+0xe4>)
 80066f8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80066fc:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80066fe:	4b14      	ldr	r3, [pc, #80]	@ (8006750 <HAL_ADC_MspInit+0xe4>)
 8006700:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8006704:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8006706:	4b12      	ldr	r3, [pc, #72]	@ (8006750 <HAL_ADC_MspInit+0xe4>)
 8006708:	2220      	movs	r2, #32
 800670a:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 800670c:	4b10      	ldr	r3, [pc, #64]	@ (8006750 <HAL_ADC_MspInit+0xe4>)
 800670e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8006712:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8006714:	480e      	ldr	r0, [pc, #56]	@ (8006750 <HAL_ADC_MspInit+0xe4>)
 8006716:	f002 f90f 	bl	8008938 <HAL_DMA_Init>
 800671a:	4603      	mov	r3, r0
 800671c:	2b00      	cmp	r3, #0
 800671e:	d001      	beq.n	8006724 <HAL_ADC_MspInit+0xb8>
    {
      Error_Handler();
 8006720:	f7ff ff7a 	bl	8006618 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	4a0a      	ldr	r2, [pc, #40]	@ (8006750 <HAL_ADC_MspInit+0xe4>)
 8006728:	64da      	str	r2, [r3, #76]	@ 0x4c
 800672a:	4a09      	ldr	r2, [pc, #36]	@ (8006750 <HAL_ADC_MspInit+0xe4>)
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	6293      	str	r3, [r2, #40]	@ 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8006730:	2200      	movs	r2, #0
 8006732:	2100      	movs	r1, #0
 8006734:	2012      	movs	r0, #18
 8006736:	f002 f8ba 	bl	80088ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 800673a:	2012      	movs	r0, #18
 800673c:	f002 f8d3 	bl	80088e6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8006740:	bf00      	nop
 8006742:	3728      	adds	r7, #40	@ 0x28
 8006744:	46bd      	mov	sp, r7
 8006746:	bd80      	pop	{r7, pc}
 8006748:	50040000 	.word	0x50040000
 800674c:	40021000 	.word	0x40021000
 8006750:	20000700 	.word	0x20000700
 8006754:	40020008 	.word	0x40020008

08006758 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8006758:	b580      	push	{r7, lr}
 800675a:	b096      	sub	sp, #88	@ 0x58
 800675c:	af00      	add	r7, sp, #0
 800675e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006760:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8006764:	2200      	movs	r2, #0
 8006766:	601a      	str	r2, [r3, #0]
 8006768:	605a      	str	r2, [r3, #4]
 800676a:	609a      	str	r2, [r3, #8]
 800676c:	60da      	str	r2, [r3, #12]
 800676e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8006770:	f107 0310 	add.w	r3, r7, #16
 8006774:	2234      	movs	r2, #52	@ 0x34
 8006776:	2100      	movs	r1, #0
 8006778:	4618      	mov	r0, r3
 800677a:	f006 fca9 	bl	800d0d0 <memset>
  if(hi2c->Instance==I2C1)
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	4a1e      	ldr	r2, [pc, #120]	@ (80067fc <HAL_I2C_MspInit+0xa4>)
 8006784:	4293      	cmp	r3, r2
 8006786:	d135      	bne.n	80067f4 <HAL_I2C_MspInit+0x9c>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8006788:	2340      	movs	r3, #64	@ 0x40
 800678a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800678c:	2300      	movs	r3, #0
 800678e:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8006790:	f107 0310 	add.w	r3, r7, #16
 8006794:	4618      	mov	r0, r3
 8006796:	f004 fb7d 	bl	800ae94 <HAL_RCCEx_PeriphCLKConfig>
 800679a:	4603      	mov	r3, r0
 800679c:	2b00      	cmp	r3, #0
 800679e:	d001      	beq.n	80067a4 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80067a0:	f7ff ff3a 	bl	8006618 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80067a4:	4b16      	ldr	r3, [pc, #88]	@ (8006800 <HAL_I2C_MspInit+0xa8>)
 80067a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80067a8:	4a15      	ldr	r2, [pc, #84]	@ (8006800 <HAL_I2C_MspInit+0xa8>)
 80067aa:	f043 0302 	orr.w	r3, r3, #2
 80067ae:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80067b0:	4b13      	ldr	r3, [pc, #76]	@ (8006800 <HAL_I2C_MspInit+0xa8>)
 80067b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80067b4:	f003 0302 	and.w	r3, r3, #2
 80067b8:	60fb      	str	r3, [r7, #12]
 80067ba:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80067bc:	23c0      	movs	r3, #192	@ 0xc0
 80067be:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80067c0:	2312      	movs	r3, #18
 80067c2:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80067c4:	2300      	movs	r3, #0
 80067c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80067c8:	2300      	movs	r3, #0
 80067ca:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80067cc:	2304      	movs	r3, #4
 80067ce:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80067d0:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80067d4:	4619      	mov	r1, r3
 80067d6:	480b      	ldr	r0, [pc, #44]	@ (8006804 <HAL_I2C_MspInit+0xac>)
 80067d8:	f002 fb30 	bl	8008e3c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80067dc:	4b08      	ldr	r3, [pc, #32]	@ (8006800 <HAL_I2C_MspInit+0xa8>)
 80067de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80067e0:	4a07      	ldr	r2, [pc, #28]	@ (8006800 <HAL_I2C_MspInit+0xa8>)
 80067e2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80067e6:	6593      	str	r3, [r2, #88]	@ 0x58
 80067e8:	4b05      	ldr	r3, [pc, #20]	@ (8006800 <HAL_I2C_MspInit+0xa8>)
 80067ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80067ec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80067f0:	60bb      	str	r3, [r7, #8]
 80067f2:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80067f4:	bf00      	nop
 80067f6:	3758      	adds	r7, #88	@ 0x58
 80067f8:	46bd      	mov	sp, r7
 80067fa:	bd80      	pop	{r7, pc}
 80067fc:	40005400 	.word	0x40005400
 8006800:	40021000 	.word	0x40021000
 8006804:	48000400 	.word	0x48000400

08006808 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8006808:	b580      	push	{r7, lr}
 800680a:	b084      	sub	sp, #16
 800680c:	af00      	add	r7, sp, #0
 800680e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006818:	d113      	bne.n	8006842 <HAL_TIM_Base_MspInit+0x3a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800681a:	4b0c      	ldr	r3, [pc, #48]	@ (800684c <HAL_TIM_Base_MspInit+0x44>)
 800681c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800681e:	4a0b      	ldr	r2, [pc, #44]	@ (800684c <HAL_TIM_Base_MspInit+0x44>)
 8006820:	f043 0301 	orr.w	r3, r3, #1
 8006824:	6593      	str	r3, [r2, #88]	@ 0x58
 8006826:	4b09      	ldr	r3, [pc, #36]	@ (800684c <HAL_TIM_Base_MspInit+0x44>)
 8006828:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800682a:	f003 0301 	and.w	r3, r3, #1
 800682e:	60fb      	str	r3, [r7, #12]
 8006830:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8006832:	2200      	movs	r2, #0
 8006834:	2100      	movs	r1, #0
 8006836:	201c      	movs	r0, #28
 8006838:	f002 f839 	bl	80088ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800683c:	201c      	movs	r0, #28
 800683e:	f002 f852 	bl	80088e6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8006842:	bf00      	nop
 8006844:	3710      	adds	r7, #16
 8006846:	46bd      	mov	sp, r7
 8006848:	bd80      	pop	{r7, pc}
 800684a:	bf00      	nop
 800684c:	40021000 	.word	0x40021000

08006850 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8006850:	b580      	push	{r7, lr}
 8006852:	b096      	sub	sp, #88	@ 0x58
 8006854:	af00      	add	r7, sp, #0
 8006856:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006858:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 800685c:	2200      	movs	r2, #0
 800685e:	601a      	str	r2, [r3, #0]
 8006860:	605a      	str	r2, [r3, #4]
 8006862:	609a      	str	r2, [r3, #8]
 8006864:	60da      	str	r2, [r3, #12]
 8006866:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8006868:	f107 0310 	add.w	r3, r7, #16
 800686c:	2234      	movs	r2, #52	@ 0x34
 800686e:	2100      	movs	r1, #0
 8006870:	4618      	mov	r0, r3
 8006872:	f006 fc2d 	bl	800d0d0 <memset>
  if(huart->Instance==USART1)
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	4a38      	ldr	r2, [pc, #224]	@ (800695c <HAL_UART_MspInit+0x10c>)
 800687c:	4293      	cmp	r3, r2
 800687e:	d168      	bne.n	8006952 <HAL_UART_MspInit+0x102>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8006880:	2301      	movs	r3, #1
 8006882:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8006884:	2300      	movs	r3, #0
 8006886:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8006888:	f107 0310 	add.w	r3, r7, #16
 800688c:	4618      	mov	r0, r3
 800688e:	f004 fb01 	bl	800ae94 <HAL_RCCEx_PeriphCLKConfig>
 8006892:	4603      	mov	r3, r0
 8006894:	2b00      	cmp	r3, #0
 8006896:	d001      	beq.n	800689c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8006898:	f7ff febe 	bl	8006618 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800689c:	4b30      	ldr	r3, [pc, #192]	@ (8006960 <HAL_UART_MspInit+0x110>)
 800689e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80068a0:	4a2f      	ldr	r2, [pc, #188]	@ (8006960 <HAL_UART_MspInit+0x110>)
 80068a2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80068a6:	6613      	str	r3, [r2, #96]	@ 0x60
 80068a8:	4b2d      	ldr	r3, [pc, #180]	@ (8006960 <HAL_UART_MspInit+0x110>)
 80068aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80068ac:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80068b0:	60fb      	str	r3, [r7, #12]
 80068b2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80068b4:	4b2a      	ldr	r3, [pc, #168]	@ (8006960 <HAL_UART_MspInit+0x110>)
 80068b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80068b8:	4a29      	ldr	r2, [pc, #164]	@ (8006960 <HAL_UART_MspInit+0x110>)
 80068ba:	f043 0301 	orr.w	r3, r3, #1
 80068be:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80068c0:	4b27      	ldr	r3, [pc, #156]	@ (8006960 <HAL_UART_MspInit+0x110>)
 80068c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80068c4:	f003 0301 	and.w	r3, r3, #1
 80068c8:	60bb      	str	r3, [r7, #8]
 80068ca:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80068cc:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80068d0:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80068d2:	2302      	movs	r3, #2
 80068d4:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80068d6:	2300      	movs	r3, #0
 80068d8:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80068da:	2301      	movs	r3, #1
 80068dc:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80068de:	2307      	movs	r3, #7
 80068e0:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80068e2:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80068e6:	4619      	mov	r1, r3
 80068e8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80068ec:	f002 faa6 	bl	8008e3c <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 80068f0:	4b1c      	ldr	r3, [pc, #112]	@ (8006964 <HAL_UART_MspInit+0x114>)
 80068f2:	4a1d      	ldr	r2, [pc, #116]	@ (8006968 <HAL_UART_MspInit+0x118>)
 80068f4:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_2;
 80068f6:	4b1b      	ldr	r3, [pc, #108]	@ (8006964 <HAL_UART_MspInit+0x114>)
 80068f8:	2202      	movs	r2, #2
 80068fa:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80068fc:	4b19      	ldr	r3, [pc, #100]	@ (8006964 <HAL_UART_MspInit+0x114>)
 80068fe:	2200      	movs	r2, #0
 8006900:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8006902:	4b18      	ldr	r3, [pc, #96]	@ (8006964 <HAL_UART_MspInit+0x114>)
 8006904:	2200      	movs	r2, #0
 8006906:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8006908:	4b16      	ldr	r3, [pc, #88]	@ (8006964 <HAL_UART_MspInit+0x114>)
 800690a:	2280      	movs	r2, #128	@ 0x80
 800690c:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800690e:	4b15      	ldr	r3, [pc, #84]	@ (8006964 <HAL_UART_MspInit+0x114>)
 8006910:	2200      	movs	r2, #0
 8006912:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8006914:	4b13      	ldr	r3, [pc, #76]	@ (8006964 <HAL_UART_MspInit+0x114>)
 8006916:	2200      	movs	r2, #0
 8006918:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 800691a:	4b12      	ldr	r3, [pc, #72]	@ (8006964 <HAL_UART_MspInit+0x114>)
 800691c:	2220      	movs	r2, #32
 800691e:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8006920:	4b10      	ldr	r3, [pc, #64]	@ (8006964 <HAL_UART_MspInit+0x114>)
 8006922:	2200      	movs	r2, #0
 8006924:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8006926:	480f      	ldr	r0, [pc, #60]	@ (8006964 <HAL_UART_MspInit+0x114>)
 8006928:	f002 f806 	bl	8008938 <HAL_DMA_Init>
 800692c:	4603      	mov	r3, r0
 800692e:	2b00      	cmp	r3, #0
 8006930:	d001      	beq.n	8006936 <HAL_UART_MspInit+0xe6>
    {
      Error_Handler();
 8006932:	f7ff fe71 	bl	8006618 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	4a0a      	ldr	r2, [pc, #40]	@ (8006964 <HAL_UART_MspInit+0x114>)
 800693a:	675a      	str	r2, [r3, #116]	@ 0x74
 800693c:	4a09      	ldr	r2, [pc, #36]	@ (8006964 <HAL_UART_MspInit+0x114>)
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8006942:	2200      	movs	r2, #0
 8006944:	2100      	movs	r1, #0
 8006946:	2025      	movs	r0, #37	@ 0x25
 8006948:	f001 ffb1 	bl	80088ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800694c:	2025      	movs	r0, #37	@ 0x25
 800694e:	f001 ffca 	bl	80088e6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8006952:	bf00      	nop
 8006954:	3758      	adds	r7, #88	@ 0x58
 8006956:	46bd      	mov	sp, r7
 8006958:	bd80      	pop	{r7, pc}
 800695a:	bf00      	nop
 800695c:	40013800 	.word	0x40013800
 8006960:	40021000 	.word	0x40021000
 8006964:	20000870 	.word	0x20000870
 8006968:	40020058 	.word	0x40020058

0800696c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800696c:	b480      	push	{r7}
 800696e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8006970:	bf00      	nop
 8006972:	e7fd      	b.n	8006970 <NMI_Handler+0x4>

08006974 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8006974:	b480      	push	{r7}
 8006976:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8006978:	bf00      	nop
 800697a:	e7fd      	b.n	8006978 <HardFault_Handler+0x4>

0800697c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800697c:	b480      	push	{r7}
 800697e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8006980:	bf00      	nop
 8006982:	e7fd      	b.n	8006980 <MemManage_Handler+0x4>

08006984 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8006984:	b480      	push	{r7}
 8006986:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8006988:	bf00      	nop
 800698a:	e7fd      	b.n	8006988 <BusFault_Handler+0x4>

0800698c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800698c:	b480      	push	{r7}
 800698e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8006990:	bf00      	nop
 8006992:	e7fd      	b.n	8006990 <UsageFault_Handler+0x4>

08006994 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8006994:	b480      	push	{r7}
 8006996:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8006998:	bf00      	nop
 800699a:	46bd      	mov	sp, r7
 800699c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069a0:	4770      	bx	lr

080069a2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80069a2:	b480      	push	{r7}
 80069a4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80069a6:	bf00      	nop
 80069a8:	46bd      	mov	sp, r7
 80069aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ae:	4770      	bx	lr

080069b0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80069b0:	b480      	push	{r7}
 80069b2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80069b4:	bf00      	nop
 80069b6:	46bd      	mov	sp, r7
 80069b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069bc:	4770      	bx	lr

080069be <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80069be:	b580      	push	{r7, lr}
 80069c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80069c2:	f000 f8cd 	bl	8006b60 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80069c6:	bf00      	nop
 80069c8:	bd80      	pop	{r7, pc}
	...

080069cc <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80069cc:	b580      	push	{r7, lr}
 80069ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80069d0:	4802      	ldr	r0, [pc, #8]	@ (80069dc <DMA1_Channel1_IRQHandler+0x10>)
 80069d2:	f002 f948 	bl	8008c66 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80069d6:	bf00      	nop
 80069d8:	bd80      	pop	{r7, pc}
 80069da:	bf00      	nop
 80069dc:	20000700 	.word	0x20000700

080069e0 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 80069e0:	b580      	push	{r7, lr}
 80069e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80069e4:	4802      	ldr	r0, [pc, #8]	@ (80069f0 <DMA1_Channel5_IRQHandler+0x10>)
 80069e6:	f002 f93e 	bl	8008c66 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 80069ea:	bf00      	nop
 80069ec:	bd80      	pop	{r7, pc}
 80069ee:	bf00      	nop
 80069f0:	20000870 	.word	0x20000870

080069f4 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 80069f4:	b580      	push	{r7, lr}
 80069f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80069f8:	4802      	ldr	r0, [pc, #8]	@ (8006a04 <ADC1_2_IRQHandler+0x10>)
 80069fa:	f000 fd23 	bl	8007444 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 80069fe:	bf00      	nop
 8006a00:	bd80      	pop	{r7, pc}
 8006a02:	bf00      	nop
 8006a04:	2000069c 	.word	0x2000069c

08006a08 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8006a08:	b580      	push	{r7, lr}
 8006a0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(FAN_RPM_Pin);
 8006a0c:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8006a10:	f002 fb9e 	bl	8009150 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8006a14:	bf00      	nop
 8006a16:	bd80      	pop	{r7, pc}

08006a18 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8006a18:	b580      	push	{r7, lr}
 8006a1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8006a1c:	4802      	ldr	r0, [pc, #8]	@ (8006a28 <TIM2_IRQHandler+0x10>)
 8006a1e:	f004 fc6b 	bl	800b2f8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8006a22:	bf00      	nop
 8006a24:	bd80      	pop	{r7, pc}
 8006a26:	bf00      	nop
 8006a28:	2000079c 	.word	0x2000079c

08006a2c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8006a2c:	b580      	push	{r7, lr}
 8006a2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8006a30:	4802      	ldr	r0, [pc, #8]	@ (8006a3c <USART1_IRQHandler+0x10>)
 8006a32:	f005 f951 	bl	800bcd8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8006a36:	bf00      	nop
 8006a38:	bd80      	pop	{r7, pc}
 8006a3a:	bf00      	nop
 8006a3c:	200007e8 	.word	0x200007e8

08006a40 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8006a40:	b480      	push	{r7}
 8006a42:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8006a44:	4b06      	ldr	r3, [pc, #24]	@ (8006a60 <SystemInit+0x20>)
 8006a46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a4a:	4a05      	ldr	r2, [pc, #20]	@ (8006a60 <SystemInit+0x20>)
 8006a4c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006a50:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8006a54:	bf00      	nop
 8006a56:	46bd      	mov	sp, r7
 8006a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a5c:	4770      	bx	lr
 8006a5e:	bf00      	nop
 8006a60:	e000ed00 	.word	0xe000ed00

08006a64 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8006a64:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8006a9c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8006a68:	f7ff ffea 	bl	8006a40 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8006a6c:	480c      	ldr	r0, [pc, #48]	@ (8006aa0 <LoopForever+0x6>)
  ldr r1, =_edata
 8006a6e:	490d      	ldr	r1, [pc, #52]	@ (8006aa4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8006a70:	4a0d      	ldr	r2, [pc, #52]	@ (8006aa8 <LoopForever+0xe>)
  movs r3, #0
 8006a72:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8006a74:	e002      	b.n	8006a7c <LoopCopyDataInit>

08006a76 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8006a76:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8006a78:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8006a7a:	3304      	adds	r3, #4

08006a7c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006a7c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8006a7e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8006a80:	d3f9      	bcc.n	8006a76 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8006a82:	4a0a      	ldr	r2, [pc, #40]	@ (8006aac <LoopForever+0x12>)
  ldr r4, =_ebss
 8006a84:	4c0a      	ldr	r4, [pc, #40]	@ (8006ab0 <LoopForever+0x16>)
  movs r3, #0
 8006a86:	2300      	movs	r3, #0
  b LoopFillZerobss
 8006a88:	e001      	b.n	8006a8e <LoopFillZerobss>

08006a8a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8006a8a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006a8c:	3204      	adds	r2, #4

08006a8e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8006a8e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8006a90:	d3fb      	bcc.n	8006a8a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8006a92:	f006 fb25 	bl	800d0e0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8006a96:	f7ff fadf 	bl	8006058 <main>

08006a9a <LoopForever>:

LoopForever:
    b LoopForever
 8006a9a:	e7fe      	b.n	8006a9a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8006a9c:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8006aa0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8006aa4:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8006aa8:	0800d1b4 	.word	0x0800d1b4
  ldr r2, =_sbss
 8006aac:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8006ab0:	200008bc 	.word	0x200008bc

08006ab4 <COMP_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8006ab4:	e7fe      	b.n	8006ab4 <COMP_IRQHandler>

08006ab6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006ab6:	b580      	push	{r7, lr}
 8006ab8:	b082      	sub	sp, #8
 8006aba:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8006abc:	2300      	movs	r3, #0
 8006abe:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006ac0:	2003      	movs	r0, #3
 8006ac2:	f001 fee9 	bl	8008898 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8006ac6:	200f      	movs	r0, #15
 8006ac8:	f000 f80e 	bl	8006ae8 <HAL_InitTick>
 8006acc:	4603      	mov	r3, r0
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d002      	beq.n	8006ad8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8006ad2:	2301      	movs	r3, #1
 8006ad4:	71fb      	strb	r3, [r7, #7]
 8006ad6:	e001      	b.n	8006adc <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8006ad8:	f7ff fda4 	bl	8006624 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8006adc:	79fb      	ldrb	r3, [r7, #7]
}
 8006ade:	4618      	mov	r0, r3
 8006ae0:	3708      	adds	r7, #8
 8006ae2:	46bd      	mov	sp, r7
 8006ae4:	bd80      	pop	{r7, pc}
	...

08006ae8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006ae8:	b580      	push	{r7, lr}
 8006aea:	b084      	sub	sp, #16
 8006aec:	af00      	add	r7, sp, #0
 8006aee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8006af0:	2300      	movs	r3, #0
 8006af2:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8006af4:	4b17      	ldr	r3, [pc, #92]	@ (8006b54 <HAL_InitTick+0x6c>)
 8006af6:	781b      	ldrb	r3, [r3, #0]
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d023      	beq.n	8006b44 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8006afc:	4b16      	ldr	r3, [pc, #88]	@ (8006b58 <HAL_InitTick+0x70>)
 8006afe:	681a      	ldr	r2, [r3, #0]
 8006b00:	4b14      	ldr	r3, [pc, #80]	@ (8006b54 <HAL_InitTick+0x6c>)
 8006b02:	781b      	ldrb	r3, [r3, #0]
 8006b04:	4619      	mov	r1, r3
 8006b06:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8006b0a:	fbb3 f3f1 	udiv	r3, r3, r1
 8006b0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b12:	4618      	mov	r0, r3
 8006b14:	f001 ff03 	bl	800891e <HAL_SYSTICK_Config>
 8006b18:	4603      	mov	r3, r0
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d10f      	bne.n	8006b3e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	2b0f      	cmp	r3, #15
 8006b22:	d809      	bhi.n	8006b38 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006b24:	2200      	movs	r2, #0
 8006b26:	6879      	ldr	r1, [r7, #4]
 8006b28:	f04f 30ff 	mov.w	r0, #4294967295
 8006b2c:	f001 febf 	bl	80088ae <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8006b30:	4a0a      	ldr	r2, [pc, #40]	@ (8006b5c <HAL_InitTick+0x74>)
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	6013      	str	r3, [r2, #0]
 8006b36:	e007      	b.n	8006b48 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8006b38:	2301      	movs	r3, #1
 8006b3a:	73fb      	strb	r3, [r7, #15]
 8006b3c:	e004      	b.n	8006b48 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8006b3e:	2301      	movs	r3, #1
 8006b40:	73fb      	strb	r3, [r7, #15]
 8006b42:	e001      	b.n	8006b48 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8006b44:	2301      	movs	r3, #1
 8006b46:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8006b48:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b4a:	4618      	mov	r0, r3
 8006b4c:	3710      	adds	r7, #16
 8006b4e:	46bd      	mov	sp, r7
 8006b50:	bd80      	pop	{r7, pc}
 8006b52:	bf00      	nop
 8006b54:	20000008 	.word	0x20000008
 8006b58:	20000000 	.word	0x20000000
 8006b5c:	20000004 	.word	0x20000004

08006b60 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006b60:	b480      	push	{r7}
 8006b62:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8006b64:	4b06      	ldr	r3, [pc, #24]	@ (8006b80 <HAL_IncTick+0x20>)
 8006b66:	781b      	ldrb	r3, [r3, #0]
 8006b68:	461a      	mov	r2, r3
 8006b6a:	4b06      	ldr	r3, [pc, #24]	@ (8006b84 <HAL_IncTick+0x24>)
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	4413      	add	r3, r2
 8006b70:	4a04      	ldr	r2, [pc, #16]	@ (8006b84 <HAL_IncTick+0x24>)
 8006b72:	6013      	str	r3, [r2, #0]
}
 8006b74:	bf00      	nop
 8006b76:	46bd      	mov	sp, r7
 8006b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b7c:	4770      	bx	lr
 8006b7e:	bf00      	nop
 8006b80:	20000008 	.word	0x20000008
 8006b84:	200008b8 	.word	0x200008b8

08006b88 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006b88:	b480      	push	{r7}
 8006b8a:	af00      	add	r7, sp, #0
  return uwTick;
 8006b8c:	4b03      	ldr	r3, [pc, #12]	@ (8006b9c <HAL_GetTick+0x14>)
 8006b8e:	681b      	ldr	r3, [r3, #0]
}
 8006b90:	4618      	mov	r0, r3
 8006b92:	46bd      	mov	sp, r7
 8006b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b98:	4770      	bx	lr
 8006b9a:	bf00      	nop
 8006b9c:	200008b8 	.word	0x200008b8

08006ba0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006ba0:	b580      	push	{r7, lr}
 8006ba2:	b084      	sub	sp, #16
 8006ba4:	af00      	add	r7, sp, #0
 8006ba6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006ba8:	f7ff ffee 	bl	8006b88 <HAL_GetTick>
 8006bac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006bb8:	d005      	beq.n	8006bc6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8006bba:	4b0a      	ldr	r3, [pc, #40]	@ (8006be4 <HAL_Delay+0x44>)
 8006bbc:	781b      	ldrb	r3, [r3, #0]
 8006bbe:	461a      	mov	r2, r3
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	4413      	add	r3, r2
 8006bc4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8006bc6:	bf00      	nop
 8006bc8:	f7ff ffde 	bl	8006b88 <HAL_GetTick>
 8006bcc:	4602      	mov	r2, r0
 8006bce:	68bb      	ldr	r3, [r7, #8]
 8006bd0:	1ad3      	subs	r3, r2, r3
 8006bd2:	68fa      	ldr	r2, [r7, #12]
 8006bd4:	429a      	cmp	r2, r3
 8006bd6:	d8f7      	bhi.n	8006bc8 <HAL_Delay+0x28>
  {
  }
}
 8006bd8:	bf00      	nop
 8006bda:	bf00      	nop
 8006bdc:	3710      	adds	r7, #16
 8006bde:	46bd      	mov	sp, r7
 8006be0:	bd80      	pop	{r7, pc}
 8006be2:	bf00      	nop
 8006be4:	20000008 	.word	0x20000008

08006be8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8006be8:	b480      	push	{r7}
 8006bea:	b083      	sub	sp, #12
 8006bec:	af00      	add	r7, sp, #0
 8006bee:	6078      	str	r0, [r7, #4]
 8006bf0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	689b      	ldr	r3, [r3, #8]
 8006bf6:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8006bfa:	683b      	ldr	r3, [r7, #0]
 8006bfc:	431a      	orrs	r2, r3
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	609a      	str	r2, [r3, #8]
}
 8006c02:	bf00      	nop
 8006c04:	370c      	adds	r7, #12
 8006c06:	46bd      	mov	sp, r7
 8006c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c0c:	4770      	bx	lr

08006c0e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8006c0e:	b480      	push	{r7}
 8006c10:	b083      	sub	sp, #12
 8006c12:	af00      	add	r7, sp, #0
 8006c14:	6078      	str	r0, [r7, #4]
 8006c16:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	689b      	ldr	r3, [r3, #8]
 8006c1c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8006c20:	683b      	ldr	r3, [r7, #0]
 8006c22:	431a      	orrs	r2, r3
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	609a      	str	r2, [r3, #8]
}
 8006c28:	bf00      	nop
 8006c2a:	370c      	adds	r7, #12
 8006c2c:	46bd      	mov	sp, r7
 8006c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c32:	4770      	bx	lr

08006c34 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8006c34:	b480      	push	{r7}
 8006c36:	b083      	sub	sp, #12
 8006c38:	af00      	add	r7, sp, #0
 8006c3a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	689b      	ldr	r3, [r3, #8]
 8006c40:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8006c44:	4618      	mov	r0, r3
 8006c46:	370c      	adds	r7, #12
 8006c48:	46bd      	mov	sp, r7
 8006c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c4e:	4770      	bx	lr

08006c50 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8006c50:	b480      	push	{r7}
 8006c52:	b087      	sub	sp, #28
 8006c54:	af00      	add	r7, sp, #0
 8006c56:	60f8      	str	r0, [r7, #12]
 8006c58:	60b9      	str	r1, [r7, #8]
 8006c5a:	607a      	str	r2, [r7, #4]
 8006c5c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	3360      	adds	r3, #96	@ 0x60
 8006c62:	461a      	mov	r2, r3
 8006c64:	68bb      	ldr	r3, [r7, #8]
 8006c66:	009b      	lsls	r3, r3, #2
 8006c68:	4413      	add	r3, r2
 8006c6a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8006c6c:	697b      	ldr	r3, [r7, #20]
 8006c6e:	681a      	ldr	r2, [r3, #0]
 8006c70:	4b08      	ldr	r3, [pc, #32]	@ (8006c94 <LL_ADC_SetOffset+0x44>)
 8006c72:	4013      	ands	r3, r2
 8006c74:	687a      	ldr	r2, [r7, #4]
 8006c76:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8006c7a:	683a      	ldr	r2, [r7, #0]
 8006c7c:	430a      	orrs	r2, r1
 8006c7e:	4313      	orrs	r3, r2
 8006c80:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8006c84:	697b      	ldr	r3, [r7, #20]
 8006c86:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8006c88:	bf00      	nop
 8006c8a:	371c      	adds	r7, #28
 8006c8c:	46bd      	mov	sp, r7
 8006c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c92:	4770      	bx	lr
 8006c94:	03fff000 	.word	0x03fff000

08006c98 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8006c98:	b480      	push	{r7}
 8006c9a:	b085      	sub	sp, #20
 8006c9c:	af00      	add	r7, sp, #0
 8006c9e:	6078      	str	r0, [r7, #4]
 8006ca0:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	3360      	adds	r3, #96	@ 0x60
 8006ca6:	461a      	mov	r2, r3
 8006ca8:	683b      	ldr	r3, [r7, #0]
 8006caa:	009b      	lsls	r3, r3, #2
 8006cac:	4413      	add	r3, r2
 8006cae:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8006cb8:	4618      	mov	r0, r3
 8006cba:	3714      	adds	r7, #20
 8006cbc:	46bd      	mov	sp, r7
 8006cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cc2:	4770      	bx	lr

08006cc4 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8006cc4:	b480      	push	{r7}
 8006cc6:	b087      	sub	sp, #28
 8006cc8:	af00      	add	r7, sp, #0
 8006cca:	60f8      	str	r0, [r7, #12]
 8006ccc:	60b9      	str	r1, [r7, #8]
 8006cce:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	3360      	adds	r3, #96	@ 0x60
 8006cd4:	461a      	mov	r2, r3
 8006cd6:	68bb      	ldr	r3, [r7, #8]
 8006cd8:	009b      	lsls	r3, r3, #2
 8006cda:	4413      	add	r3, r2
 8006cdc:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8006cde:	697b      	ldr	r3, [r7, #20]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	431a      	orrs	r2, r3
 8006cea:	697b      	ldr	r3, [r7, #20]
 8006cec:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8006cee:	bf00      	nop
 8006cf0:	371c      	adds	r7, #28
 8006cf2:	46bd      	mov	sp, r7
 8006cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cf8:	4770      	bx	lr

08006cfa <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8006cfa:	b480      	push	{r7}
 8006cfc:	b083      	sub	sp, #12
 8006cfe:	af00      	add	r7, sp, #0
 8006d00:	6078      	str	r0, [r7, #4]
 8006d02:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	695b      	ldr	r3, [r3, #20]
 8006d08:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8006d0c:	683b      	ldr	r3, [r7, #0]
 8006d0e:	431a      	orrs	r2, r3
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	615a      	str	r2, [r3, #20]
}
 8006d14:	bf00      	nop
 8006d16:	370c      	adds	r7, #12
 8006d18:	46bd      	mov	sp, r7
 8006d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d1e:	4770      	bx	lr

08006d20 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8006d20:	b480      	push	{r7}
 8006d22:	b083      	sub	sp, #12
 8006d24:	af00      	add	r7, sp, #0
 8006d26:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	68db      	ldr	r3, [r3, #12]
 8006d2c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d101      	bne.n	8006d38 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8006d34:	2301      	movs	r3, #1
 8006d36:	e000      	b.n	8006d3a <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8006d38:	2300      	movs	r3, #0
}
 8006d3a:	4618      	mov	r0, r3
 8006d3c:	370c      	adds	r7, #12
 8006d3e:	46bd      	mov	sp, r7
 8006d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d44:	4770      	bx	lr

08006d46 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8006d46:	b480      	push	{r7}
 8006d48:	b087      	sub	sp, #28
 8006d4a:	af00      	add	r7, sp, #0
 8006d4c:	60f8      	str	r0, [r7, #12]
 8006d4e:	60b9      	str	r1, [r7, #8]
 8006d50:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	3330      	adds	r3, #48	@ 0x30
 8006d56:	461a      	mov	r2, r3
 8006d58:	68bb      	ldr	r3, [r7, #8]
 8006d5a:	0a1b      	lsrs	r3, r3, #8
 8006d5c:	009b      	lsls	r3, r3, #2
 8006d5e:	f003 030c 	and.w	r3, r3, #12
 8006d62:	4413      	add	r3, r2
 8006d64:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8006d66:	697b      	ldr	r3, [r7, #20]
 8006d68:	681a      	ldr	r2, [r3, #0]
 8006d6a:	68bb      	ldr	r3, [r7, #8]
 8006d6c:	f003 031f 	and.w	r3, r3, #31
 8006d70:	211f      	movs	r1, #31
 8006d72:	fa01 f303 	lsl.w	r3, r1, r3
 8006d76:	43db      	mvns	r3, r3
 8006d78:	401a      	ands	r2, r3
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	0e9b      	lsrs	r3, r3, #26
 8006d7e:	f003 011f 	and.w	r1, r3, #31
 8006d82:	68bb      	ldr	r3, [r7, #8]
 8006d84:	f003 031f 	and.w	r3, r3, #31
 8006d88:	fa01 f303 	lsl.w	r3, r1, r3
 8006d8c:	431a      	orrs	r2, r3
 8006d8e:	697b      	ldr	r3, [r7, #20]
 8006d90:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8006d92:	bf00      	nop
 8006d94:	371c      	adds	r7, #28
 8006d96:	46bd      	mov	sp, r7
 8006d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d9c:	4770      	bx	lr

08006d9e <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8006d9e:	b480      	push	{r7}
 8006da0:	b083      	sub	sp, #12
 8006da2:	af00      	add	r7, sp, #0
 8006da4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006daa:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d101      	bne.n	8006db6 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8006db2:	2301      	movs	r3, #1
 8006db4:	e000      	b.n	8006db8 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8006db6:	2300      	movs	r3, #0
}
 8006db8:	4618      	mov	r0, r3
 8006dba:	370c      	adds	r7, #12
 8006dbc:	46bd      	mov	sp, r7
 8006dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dc2:	4770      	bx	lr

08006dc4 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8006dc4:	b480      	push	{r7}
 8006dc6:	b087      	sub	sp, #28
 8006dc8:	af00      	add	r7, sp, #0
 8006dca:	60f8      	str	r0, [r7, #12]
 8006dcc:	60b9      	str	r1, [r7, #8]
 8006dce:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	3314      	adds	r3, #20
 8006dd4:	461a      	mov	r2, r3
 8006dd6:	68bb      	ldr	r3, [r7, #8]
 8006dd8:	0e5b      	lsrs	r3, r3, #25
 8006dda:	009b      	lsls	r3, r3, #2
 8006ddc:	f003 0304 	and.w	r3, r3, #4
 8006de0:	4413      	add	r3, r2
 8006de2:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8006de4:	697b      	ldr	r3, [r7, #20]
 8006de6:	681a      	ldr	r2, [r3, #0]
 8006de8:	68bb      	ldr	r3, [r7, #8]
 8006dea:	0d1b      	lsrs	r3, r3, #20
 8006dec:	f003 031f 	and.w	r3, r3, #31
 8006df0:	2107      	movs	r1, #7
 8006df2:	fa01 f303 	lsl.w	r3, r1, r3
 8006df6:	43db      	mvns	r3, r3
 8006df8:	401a      	ands	r2, r3
 8006dfa:	68bb      	ldr	r3, [r7, #8]
 8006dfc:	0d1b      	lsrs	r3, r3, #20
 8006dfe:	f003 031f 	and.w	r3, r3, #31
 8006e02:	6879      	ldr	r1, [r7, #4]
 8006e04:	fa01 f303 	lsl.w	r3, r1, r3
 8006e08:	431a      	orrs	r2, r3
 8006e0a:	697b      	ldr	r3, [r7, #20]
 8006e0c:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8006e0e:	bf00      	nop
 8006e10:	371c      	adds	r7, #28
 8006e12:	46bd      	mov	sp, r7
 8006e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e18:	4770      	bx	lr
	...

08006e1c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8006e1c:	b480      	push	{r7}
 8006e1e:	b085      	sub	sp, #20
 8006e20:	af00      	add	r7, sp, #0
 8006e22:	60f8      	str	r0, [r7, #12]
 8006e24:	60b9      	str	r1, [r7, #8]
 8006e26:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8006e2e:	68bb      	ldr	r3, [r7, #8]
 8006e30:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006e34:	43db      	mvns	r3, r3
 8006e36:	401a      	ands	r2, r3
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	f003 0318 	and.w	r3, r3, #24
 8006e3e:	4908      	ldr	r1, [pc, #32]	@ (8006e60 <LL_ADC_SetChannelSingleDiff+0x44>)
 8006e40:	40d9      	lsrs	r1, r3
 8006e42:	68bb      	ldr	r3, [r7, #8]
 8006e44:	400b      	ands	r3, r1
 8006e46:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006e4a:	431a      	orrs	r2, r3
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8006e52:	bf00      	nop
 8006e54:	3714      	adds	r7, #20
 8006e56:	46bd      	mov	sp, r7
 8006e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e5c:	4770      	bx	lr
 8006e5e:	bf00      	nop
 8006e60:	0007ffff 	.word	0x0007ffff

08006e64 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8006e64:	b480      	push	{r7}
 8006e66:	b083      	sub	sp, #12
 8006e68:	af00      	add	r7, sp, #0
 8006e6a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	689b      	ldr	r3, [r3, #8]
 8006e70:	f003 031f 	and.w	r3, r3, #31
}
 8006e74:	4618      	mov	r0, r3
 8006e76:	370c      	adds	r7, #12
 8006e78:	46bd      	mov	sp, r7
 8006e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e7e:	4770      	bx	lr

08006e80 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8006e80:	b480      	push	{r7}
 8006e82:	b083      	sub	sp, #12
 8006e84:	af00      	add	r7, sp, #0
 8006e86:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	689b      	ldr	r3, [r3, #8]
 8006e8c:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8006e90:	4618      	mov	r0, r3
 8006e92:	370c      	adds	r7, #12
 8006e94:	46bd      	mov	sp, r7
 8006e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e9a:	4770      	bx	lr

08006e9c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8006e9c:	b480      	push	{r7}
 8006e9e:	b083      	sub	sp, #12
 8006ea0:	af00      	add	r7, sp, #0
 8006ea2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	689b      	ldr	r3, [r3, #8]
 8006ea8:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8006eac:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006eb0:	687a      	ldr	r2, [r7, #4]
 8006eb2:	6093      	str	r3, [r2, #8]
}
 8006eb4:	bf00      	nop
 8006eb6:	370c      	adds	r7, #12
 8006eb8:	46bd      	mov	sp, r7
 8006eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ebe:	4770      	bx	lr

08006ec0 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8006ec0:	b480      	push	{r7}
 8006ec2:	b083      	sub	sp, #12
 8006ec4:	af00      	add	r7, sp, #0
 8006ec6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	689b      	ldr	r3, [r3, #8]
 8006ecc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006ed0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006ed4:	d101      	bne.n	8006eda <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8006ed6:	2301      	movs	r3, #1
 8006ed8:	e000      	b.n	8006edc <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8006eda:	2300      	movs	r3, #0
}
 8006edc:	4618      	mov	r0, r3
 8006ede:	370c      	adds	r7, #12
 8006ee0:	46bd      	mov	sp, r7
 8006ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ee6:	4770      	bx	lr

08006ee8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8006ee8:	b480      	push	{r7}
 8006eea:	b083      	sub	sp, #12
 8006eec:	af00      	add	r7, sp, #0
 8006eee:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	689b      	ldr	r3, [r3, #8]
 8006ef4:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8006ef8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006efc:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8006f04:	bf00      	nop
 8006f06:	370c      	adds	r7, #12
 8006f08:	46bd      	mov	sp, r7
 8006f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f0e:	4770      	bx	lr

08006f10 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8006f10:	b480      	push	{r7}
 8006f12:	b083      	sub	sp, #12
 8006f14:	af00      	add	r7, sp, #0
 8006f16:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	689b      	ldr	r3, [r3, #8]
 8006f1c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006f20:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006f24:	d101      	bne.n	8006f2a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8006f26:	2301      	movs	r3, #1
 8006f28:	e000      	b.n	8006f2c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8006f2a:	2300      	movs	r3, #0
}
 8006f2c:	4618      	mov	r0, r3
 8006f2e:	370c      	adds	r7, #12
 8006f30:	46bd      	mov	sp, r7
 8006f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f36:	4770      	bx	lr

08006f38 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8006f38:	b480      	push	{r7}
 8006f3a:	b083      	sub	sp, #12
 8006f3c:	af00      	add	r7, sp, #0
 8006f3e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	689b      	ldr	r3, [r3, #8]
 8006f44:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006f48:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006f4c:	f043 0201 	orr.w	r2, r3, #1
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8006f54:	bf00      	nop
 8006f56:	370c      	adds	r7, #12
 8006f58:	46bd      	mov	sp, r7
 8006f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f5e:	4770      	bx	lr

08006f60 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8006f60:	b480      	push	{r7}
 8006f62:	b083      	sub	sp, #12
 8006f64:	af00      	add	r7, sp, #0
 8006f66:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	689b      	ldr	r3, [r3, #8]
 8006f6c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006f70:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006f74:	f043 0202 	orr.w	r2, r3, #2
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8006f7c:	bf00      	nop
 8006f7e:	370c      	adds	r7, #12
 8006f80:	46bd      	mov	sp, r7
 8006f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f86:	4770      	bx	lr

08006f88 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8006f88:	b480      	push	{r7}
 8006f8a:	b083      	sub	sp, #12
 8006f8c:	af00      	add	r7, sp, #0
 8006f8e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	689b      	ldr	r3, [r3, #8]
 8006f94:	f003 0301 	and.w	r3, r3, #1
 8006f98:	2b01      	cmp	r3, #1
 8006f9a:	d101      	bne.n	8006fa0 <LL_ADC_IsEnabled+0x18>
 8006f9c:	2301      	movs	r3, #1
 8006f9e:	e000      	b.n	8006fa2 <LL_ADC_IsEnabled+0x1a>
 8006fa0:	2300      	movs	r3, #0
}
 8006fa2:	4618      	mov	r0, r3
 8006fa4:	370c      	adds	r7, #12
 8006fa6:	46bd      	mov	sp, r7
 8006fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fac:	4770      	bx	lr

08006fae <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8006fae:	b480      	push	{r7}
 8006fb0:	b083      	sub	sp, #12
 8006fb2:	af00      	add	r7, sp, #0
 8006fb4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	689b      	ldr	r3, [r3, #8]
 8006fba:	f003 0302 	and.w	r3, r3, #2
 8006fbe:	2b02      	cmp	r3, #2
 8006fc0:	d101      	bne.n	8006fc6 <LL_ADC_IsDisableOngoing+0x18>
 8006fc2:	2301      	movs	r3, #1
 8006fc4:	e000      	b.n	8006fc8 <LL_ADC_IsDisableOngoing+0x1a>
 8006fc6:	2300      	movs	r3, #0
}
 8006fc8:	4618      	mov	r0, r3
 8006fca:	370c      	adds	r7, #12
 8006fcc:	46bd      	mov	sp, r7
 8006fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fd2:	4770      	bx	lr

08006fd4 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8006fd4:	b480      	push	{r7}
 8006fd6:	b083      	sub	sp, #12
 8006fd8:	af00      	add	r7, sp, #0
 8006fda:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	689b      	ldr	r3, [r3, #8]
 8006fe0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006fe4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006fe8:	f043 0204 	orr.w	r2, r3, #4
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8006ff0:	bf00      	nop
 8006ff2:	370c      	adds	r7, #12
 8006ff4:	46bd      	mov	sp, r7
 8006ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ffa:	4770      	bx	lr

08006ffc <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8006ffc:	b480      	push	{r7}
 8006ffe:	b083      	sub	sp, #12
 8007000:	af00      	add	r7, sp, #0
 8007002:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	689b      	ldr	r3, [r3, #8]
 8007008:	f003 0304 	and.w	r3, r3, #4
 800700c:	2b04      	cmp	r3, #4
 800700e:	d101      	bne.n	8007014 <LL_ADC_REG_IsConversionOngoing+0x18>
 8007010:	2301      	movs	r3, #1
 8007012:	e000      	b.n	8007016 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8007014:	2300      	movs	r3, #0
}
 8007016:	4618      	mov	r0, r3
 8007018:	370c      	adds	r7, #12
 800701a:	46bd      	mov	sp, r7
 800701c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007020:	4770      	bx	lr

08007022 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8007022:	b480      	push	{r7}
 8007024:	b083      	sub	sp, #12
 8007026:	af00      	add	r7, sp, #0
 8007028:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	689b      	ldr	r3, [r3, #8]
 800702e:	f003 0308 	and.w	r3, r3, #8
 8007032:	2b08      	cmp	r3, #8
 8007034:	d101      	bne.n	800703a <LL_ADC_INJ_IsConversionOngoing+0x18>
 8007036:	2301      	movs	r3, #1
 8007038:	e000      	b.n	800703c <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800703a:	2300      	movs	r3, #0
}
 800703c:	4618      	mov	r0, r3
 800703e:	370c      	adds	r7, #12
 8007040:	46bd      	mov	sp, r7
 8007042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007046:	4770      	bx	lr

08007048 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8007048:	b590      	push	{r4, r7, lr}
 800704a:	b089      	sub	sp, #36	@ 0x24
 800704c:	af00      	add	r7, sp, #0
 800704e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007050:	2300      	movs	r3, #0
 8007052:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8007054:	2300      	movs	r3, #0
 8007056:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	2b00      	cmp	r3, #0
 800705c:	d101      	bne.n	8007062 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800705e:	2301      	movs	r3, #1
 8007060:	e12b      	b.n	80072ba <HAL_ADC_Init+0x272>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	691b      	ldr	r3, [r3, #16]
 8007066:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800706c:	2b00      	cmp	r3, #0
 800706e:	d109      	bne.n	8007084 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8007070:	6878      	ldr	r0, [r7, #4]
 8007072:	f7ff fafb 	bl	800666c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	2200      	movs	r2, #0
 800707a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	2200      	movs	r2, #0
 8007080:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	4618      	mov	r0, r3
 800708a:	f7ff ff19 	bl	8006ec0 <LL_ADC_IsDeepPowerDownEnabled>
 800708e:	4603      	mov	r3, r0
 8007090:	2b00      	cmp	r3, #0
 8007092:	d004      	beq.n	800709e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	4618      	mov	r0, r3
 800709a:	f7ff feff 	bl	8006e9c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	4618      	mov	r0, r3
 80070a4:	f7ff ff34 	bl	8006f10 <LL_ADC_IsInternalRegulatorEnabled>
 80070a8:	4603      	mov	r3, r0
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d115      	bne.n	80070da <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	4618      	mov	r0, r3
 80070b4:	f7ff ff18 	bl	8006ee8 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80070b8:	4b82      	ldr	r3, [pc, #520]	@ (80072c4 <HAL_ADC_Init+0x27c>)
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	099b      	lsrs	r3, r3, #6
 80070be:	4a82      	ldr	r2, [pc, #520]	@ (80072c8 <HAL_ADC_Init+0x280>)
 80070c0:	fba2 2303 	umull	r2, r3, r2, r3
 80070c4:	099b      	lsrs	r3, r3, #6
 80070c6:	3301      	adds	r3, #1
 80070c8:	005b      	lsls	r3, r3, #1
 80070ca:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80070cc:	e002      	b.n	80070d4 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	3b01      	subs	r3, #1
 80070d2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d1f9      	bne.n	80070ce <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	4618      	mov	r0, r3
 80070e0:	f7ff ff16 	bl	8006f10 <LL_ADC_IsInternalRegulatorEnabled>
 80070e4:	4603      	mov	r3, r0
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d10d      	bne.n	8007106 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80070ee:	f043 0210 	orr.w	r2, r3, #16
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80070fa:	f043 0201 	orr.w	r2, r3, #1
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8007102:	2301      	movs	r3, #1
 8007104:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	4618      	mov	r0, r3
 800710c:	f7ff ff76 	bl	8006ffc <LL_ADC_REG_IsConversionOngoing>
 8007110:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007116:	f003 0310 	and.w	r3, r3, #16
 800711a:	2b00      	cmp	r3, #0
 800711c:	f040 80c4 	bne.w	80072a8 <HAL_ADC_Init+0x260>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8007120:	697b      	ldr	r3, [r7, #20]
 8007122:	2b00      	cmp	r3, #0
 8007124:	f040 80c0 	bne.w	80072a8 <HAL_ADC_Init+0x260>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800712c:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8007130:	f043 0202 	orr.w	r2, r3, #2
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	4618      	mov	r0, r3
 800713e:	f7ff ff23 	bl	8006f88 <LL_ADC_IsEnabled>
 8007142:	4603      	mov	r3, r0
 8007144:	2b00      	cmp	r3, #0
 8007146:	d110      	bne.n	800716a <HAL_ADC_Init+0x122>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8007148:	4860      	ldr	r0, [pc, #384]	@ (80072cc <HAL_ADC_Init+0x284>)
 800714a:	f7ff ff1d 	bl	8006f88 <LL_ADC_IsEnabled>
 800714e:	4604      	mov	r4, r0
 8007150:	485f      	ldr	r0, [pc, #380]	@ (80072d0 <HAL_ADC_Init+0x288>)
 8007152:	f7ff ff19 	bl	8006f88 <LL_ADC_IsEnabled>
 8007156:	4603      	mov	r3, r0
 8007158:	4323      	orrs	r3, r4
 800715a:	2b00      	cmp	r3, #0
 800715c:	d105      	bne.n	800716a <HAL_ADC_Init+0x122>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	685b      	ldr	r3, [r3, #4]
 8007162:	4619      	mov	r1, r3
 8007164:	485b      	ldr	r0, [pc, #364]	@ (80072d4 <HAL_ADC_Init+0x28c>)
 8007166:	f7ff fd3f 	bl	8006be8 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	7e5b      	ldrb	r3, [r3, #25]
 800716e:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8007174:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 800717a:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8007180:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007188:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800718a:	4313      	orrs	r3, r2
 800718c:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007194:	2b01      	cmp	r3, #1
 8007196:	d106      	bne.n	80071a6 <HAL_ADC_Init+0x15e>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800719c:	3b01      	subs	r3, #1
 800719e:	045b      	lsls	r3, r3, #17
 80071a0:	69ba      	ldr	r2, [r7, #24]
 80071a2:	4313      	orrs	r3, r2
 80071a4:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d009      	beq.n	80071c2 <HAL_ADC_Init+0x17a>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071b2:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071ba:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80071bc:	69ba      	ldr	r2, [r7, #24]
 80071be:	4313      	orrs	r3, r2
 80071c0:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	68da      	ldr	r2, [r3, #12]
 80071c8:	4b43      	ldr	r3, [pc, #268]	@ (80072d8 <HAL_ADC_Init+0x290>)
 80071ca:	4013      	ands	r3, r2
 80071cc:	687a      	ldr	r2, [r7, #4]
 80071ce:	6812      	ldr	r2, [r2, #0]
 80071d0:	69b9      	ldr	r1, [r7, #24]
 80071d2:	430b      	orrs	r3, r1
 80071d4:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	4618      	mov	r0, r3
 80071dc:	f7ff ff21 	bl	8007022 <LL_ADC_INJ_IsConversionOngoing>
 80071e0:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80071e2:	697b      	ldr	r3, [r7, #20]
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	d13d      	bne.n	8007264 <HAL_ADC_Init+0x21c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80071e8:	693b      	ldr	r3, [r7, #16]
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d13a      	bne.n	8007264 <HAL_ADC_Init+0x21c>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80071f2:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80071fa:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80071fc:	4313      	orrs	r3, r2
 80071fe:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	68db      	ldr	r3, [r3, #12]
 8007206:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800720a:	f023 0302 	bic.w	r3, r3, #2
 800720e:	687a      	ldr	r2, [r7, #4]
 8007210:	6812      	ldr	r2, [r2, #0]
 8007212:	69b9      	ldr	r1, [r7, #24]
 8007214:	430b      	orrs	r3, r1
 8007216:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800721e:	2b01      	cmp	r3, #1
 8007220:	d118      	bne.n	8007254 <HAL_ADC_Init+0x20c>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	691b      	ldr	r3, [r3, #16]
 8007228:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800722c:	f023 0304 	bic.w	r3, r3, #4
 8007230:	687a      	ldr	r2, [r7, #4]
 8007232:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8007234:	687a      	ldr	r2, [r7, #4]
 8007236:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8007238:	4311      	orrs	r1, r2
 800723a:	687a      	ldr	r2, [r7, #4]
 800723c:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800723e:	4311      	orrs	r1, r2
 8007240:	687a      	ldr	r2, [r7, #4]
 8007242:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8007244:	430a      	orrs	r2, r1
 8007246:	431a      	orrs	r2, r3
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	f042 0201 	orr.w	r2, r2, #1
 8007250:	611a      	str	r2, [r3, #16]
 8007252:	e007      	b.n	8007264 <HAL_ADC_Init+0x21c>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	691a      	ldr	r2, [r3, #16]
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	f022 0201 	bic.w	r2, r2, #1
 8007262:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	691b      	ldr	r3, [r3, #16]
 8007268:	2b01      	cmp	r3, #1
 800726a:	d10c      	bne.n	8007286 <HAL_ADC_Init+0x23e>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007272:	f023 010f 	bic.w	r1, r3, #15
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	69db      	ldr	r3, [r3, #28]
 800727a:	1e5a      	subs	r2, r3, #1
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	430a      	orrs	r2, r1
 8007282:	631a      	str	r2, [r3, #48]	@ 0x30
 8007284:	e007      	b.n	8007296 <HAL_ADC_Init+0x24e>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	f022 020f 	bic.w	r2, r2, #15
 8007294:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800729a:	f023 0303 	bic.w	r3, r3, #3
 800729e:	f043 0201 	orr.w	r2, r3, #1
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	655a      	str	r2, [r3, #84]	@ 0x54
 80072a6:	e007      	b.n	80072b8 <HAL_ADC_Init+0x270>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80072ac:	f043 0210 	orr.w	r2, r3, #16
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80072b4:	2301      	movs	r3, #1
 80072b6:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80072b8:	7ffb      	ldrb	r3, [r7, #31]
}
 80072ba:	4618      	mov	r0, r3
 80072bc:	3724      	adds	r7, #36	@ 0x24
 80072be:	46bd      	mov	sp, r7
 80072c0:	bd90      	pop	{r4, r7, pc}
 80072c2:	bf00      	nop
 80072c4:	20000000 	.word	0x20000000
 80072c8:	053e2d63 	.word	0x053e2d63
 80072cc:	50040000 	.word	0x50040000
 80072d0:	50040100 	.word	0x50040100
 80072d4:	50040300 	.word	0x50040300
 80072d8:	fff0c007 	.word	0xfff0c007

080072dc <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80072dc:	b580      	push	{r7, lr}
 80072de:	b086      	sub	sp, #24
 80072e0:	af00      	add	r7, sp, #0
 80072e2:	60f8      	str	r0, [r7, #12]
 80072e4:	60b9      	str	r1, [r7, #8]
 80072e6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80072e8:	4850      	ldr	r0, [pc, #320]	@ (800742c <HAL_ADC_Start_DMA+0x150>)
 80072ea:	f7ff fdbb 	bl	8006e64 <LL_ADC_GetMultimode>
 80072ee:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	4618      	mov	r0, r3
 80072f6:	f7ff fe81 	bl	8006ffc <LL_ADC_REG_IsConversionOngoing>
 80072fa:	4603      	mov	r3, r0
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	f040 808e 	bne.w	800741e <HAL_ADC_Start_DMA+0x142>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007308:	2b01      	cmp	r3, #1
 800730a:	d101      	bne.n	8007310 <HAL_ADC_Start_DMA+0x34>
 800730c:	2302      	movs	r3, #2
 800730e:	e089      	b.n	8007424 <HAL_ADC_Start_DMA+0x148>
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	2201      	movs	r2, #1
 8007314:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8007318:	693b      	ldr	r3, [r7, #16]
 800731a:	2b00      	cmp	r3, #0
 800731c:	d005      	beq.n	800732a <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800731e:	693b      	ldr	r3, [r7, #16]
 8007320:	2b05      	cmp	r3, #5
 8007322:	d002      	beq.n	800732a <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8007324:	693b      	ldr	r3, [r7, #16]
 8007326:	2b09      	cmp	r3, #9
 8007328:	d172      	bne.n	8007410 <HAL_ADC_Start_DMA+0x134>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 800732a:	68f8      	ldr	r0, [r7, #12]
 800732c:	f000 febe 	bl	80080ac <ADC_Enable>
 8007330:	4603      	mov	r3, r0
 8007332:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8007334:	7dfb      	ldrb	r3, [r7, #23]
 8007336:	2b00      	cmp	r3, #0
 8007338:	d165      	bne.n	8007406 <HAL_ADC_Start_DMA+0x12a>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800733e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8007342:	f023 0301 	bic.w	r3, r3, #1
 8007346:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	655a      	str	r2, [r3, #84]	@ 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	4a37      	ldr	r2, [pc, #220]	@ (8007430 <HAL_ADC_Start_DMA+0x154>)
 8007354:	4293      	cmp	r3, r2
 8007356:	d002      	beq.n	800735e <HAL_ADC_Start_DMA+0x82>
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	e000      	b.n	8007360 <HAL_ADC_Start_DMA+0x84>
 800735e:	4b35      	ldr	r3, [pc, #212]	@ (8007434 <HAL_ADC_Start_DMA+0x158>)
 8007360:	68fa      	ldr	r2, [r7, #12]
 8007362:	6812      	ldr	r2, [r2, #0]
 8007364:	4293      	cmp	r3, r2
 8007366:	d002      	beq.n	800736e <HAL_ADC_Start_DMA+0x92>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8007368:	693b      	ldr	r3, [r7, #16]
 800736a:	2b00      	cmp	r3, #0
 800736c:	d105      	bne.n	800737a <HAL_ADC_Start_DMA+0x9e>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007372:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	655a      	str	r2, [r3, #84]	@ 0x54
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800737e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007382:	2b00      	cmp	r3, #0
 8007384:	d006      	beq.n	8007394 <HAL_ADC_Start_DMA+0xb8>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800738a:	f023 0206 	bic.w	r2, r3, #6
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	659a      	str	r2, [r3, #88]	@ 0x58
 8007392:	e002      	b.n	800739a <HAL_ADC_Start_DMA+0xbe>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	2200      	movs	r2, #0
 8007398:	659a      	str	r2, [r3, #88]	@ 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800739e:	4a26      	ldr	r2, [pc, #152]	@ (8007438 <HAL_ADC_Start_DMA+0x15c>)
 80073a0:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80073a6:	4a25      	ldr	r2, [pc, #148]	@ (800743c <HAL_ADC_Start_DMA+0x160>)
 80073a8:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80073ae:	4a24      	ldr	r2, [pc, #144]	@ (8007440 <HAL_ADC_Start_DMA+0x164>)
 80073b0:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	221c      	movs	r2, #28
 80073b8:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	2200      	movs	r2, #0
 80073be:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	685a      	ldr	r2, [r3, #4]
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	f042 0210 	orr.w	r2, r2, #16
 80073d0:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	68da      	ldr	r2, [r3, #12]
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	f042 0201 	orr.w	r2, r2, #1
 80073e0:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	3340      	adds	r3, #64	@ 0x40
 80073ec:	4619      	mov	r1, r3
 80073ee:	68ba      	ldr	r2, [r7, #8]
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	f001 fb59 	bl	8008aa8 <HAL_DMA_Start_IT>
 80073f6:	4603      	mov	r3, r0
 80073f8:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	4618      	mov	r0, r3
 8007400:	f7ff fde8 	bl	8006fd4 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8007404:	e00d      	b.n	8007422 <HAL_ADC_Start_DMA+0x146>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	2200      	movs	r2, #0
 800740a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      if (tmp_hal_status == HAL_OK)
 800740e:	e008      	b.n	8007422 <HAL_ADC_Start_DMA+0x146>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8007410:	2301      	movs	r3, #1
 8007412:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	2200      	movs	r2, #0
 8007418:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 800741c:	e001      	b.n	8007422 <HAL_ADC_Start_DMA+0x146>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800741e:	2302      	movs	r3, #2
 8007420:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8007422:	7dfb      	ldrb	r3, [r7, #23]
}
 8007424:	4618      	mov	r0, r3
 8007426:	3718      	adds	r7, #24
 8007428:	46bd      	mov	sp, r7
 800742a:	bd80      	pop	{r7, pc}
 800742c:	50040300 	.word	0x50040300
 8007430:	50040100 	.word	0x50040100
 8007434:	50040000 	.word	0x50040000
 8007438:	08008277 	.word	0x08008277
 800743c:	0800834f 	.word	0x0800834f
 8007440:	0800836b 	.word	0x0800836b

08007444 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8007444:	b580      	push	{r7, lr}
 8007446:	b08a      	sub	sp, #40	@ 0x28
 8007448:	af00      	add	r7, sp, #0
 800744a:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 800744c:	2300      	movs	r3, #0
 800744e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	685b      	ldr	r3, [r3, #4]
 800745e:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8007460:	4882      	ldr	r0, [pc, #520]	@ (800766c <HAL_ADC_IRQHandler+0x228>)
 8007462:	f7ff fcff 	bl	8006e64 <LL_ADC_GetMultimode>
 8007466:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8007468:	69fb      	ldr	r3, [r7, #28]
 800746a:	f003 0302 	and.w	r3, r3, #2
 800746e:	2b00      	cmp	r3, #0
 8007470:	d017      	beq.n	80074a2 <HAL_ADC_IRQHandler+0x5e>
 8007472:	69bb      	ldr	r3, [r7, #24]
 8007474:	f003 0302 	and.w	r3, r3, #2
 8007478:	2b00      	cmp	r3, #0
 800747a:	d012      	beq.n	80074a2 <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007480:	f003 0310 	and.w	r3, r3, #16
 8007484:	2b00      	cmp	r3, #0
 8007486:	d105      	bne.n	8007494 <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800748c:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	655a      	str	r2, [r3, #84]	@ 0x54

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8007494:	6878      	ldr	r0, [r7, #4]
 8007496:	f001 f85d 	bl	8008554 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	2202      	movs	r2, #2
 80074a0:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80074a2:	69fb      	ldr	r3, [r7, #28]
 80074a4:	f003 0304 	and.w	r3, r3, #4
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d004      	beq.n	80074b6 <HAL_ADC_IRQHandler+0x72>
 80074ac:	69bb      	ldr	r3, [r7, #24]
 80074ae:	f003 0304 	and.w	r3, r3, #4
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d10a      	bne.n	80074cc <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80074b6:	69fb      	ldr	r3, [r7, #28]
 80074b8:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80074bc:	2b00      	cmp	r3, #0
 80074be:	f000 8083 	beq.w	80075c8 <HAL_ADC_IRQHandler+0x184>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80074c2:	69bb      	ldr	r3, [r7, #24]
 80074c4:	f003 0308 	and.w	r3, r3, #8
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d07d      	beq.n	80075c8 <HAL_ADC_IRQHandler+0x184>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80074d0:	f003 0310 	and.w	r3, r3, #16
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d105      	bne.n	80074e4 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80074dc:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	4618      	mov	r0, r3
 80074ea:	f7ff fc19 	bl	8006d20 <LL_ADC_REG_IsTriggerSourceSWStart>
 80074ee:	4603      	mov	r3, r0
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d062      	beq.n	80075ba <HAL_ADC_IRQHandler+0x176>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	4a5d      	ldr	r2, [pc, #372]	@ (8007670 <HAL_ADC_IRQHandler+0x22c>)
 80074fa:	4293      	cmp	r3, r2
 80074fc:	d002      	beq.n	8007504 <HAL_ADC_IRQHandler+0xc0>
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	e000      	b.n	8007506 <HAL_ADC_IRQHandler+0xc2>
 8007504:	4b5b      	ldr	r3, [pc, #364]	@ (8007674 <HAL_ADC_IRQHandler+0x230>)
 8007506:	687a      	ldr	r2, [r7, #4]
 8007508:	6812      	ldr	r2, [r2, #0]
 800750a:	4293      	cmp	r3, r2
 800750c:	d008      	beq.n	8007520 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800750e:	697b      	ldr	r3, [r7, #20]
 8007510:	2b00      	cmp	r3, #0
 8007512:	d005      	beq.n	8007520 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8007514:	697b      	ldr	r3, [r7, #20]
 8007516:	2b05      	cmp	r3, #5
 8007518:	d002      	beq.n	8007520 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800751a:	697b      	ldr	r3, [r7, #20]
 800751c:	2b09      	cmp	r3, #9
 800751e:	d104      	bne.n	800752a <HAL_ADC_IRQHandler+0xe6>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	68db      	ldr	r3, [r3, #12]
 8007526:	623b      	str	r3, [r7, #32]
 8007528:	e00c      	b.n	8007544 <HAL_ADC_IRQHandler+0x100>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	4a50      	ldr	r2, [pc, #320]	@ (8007670 <HAL_ADC_IRQHandler+0x22c>)
 8007530:	4293      	cmp	r3, r2
 8007532:	d002      	beq.n	800753a <HAL_ADC_IRQHandler+0xf6>
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	e000      	b.n	800753c <HAL_ADC_IRQHandler+0xf8>
 800753a:	4b4e      	ldr	r3, [pc, #312]	@ (8007674 <HAL_ADC_IRQHandler+0x230>)
 800753c:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800753e:	693b      	ldr	r3, [r7, #16]
 8007540:	68db      	ldr	r3, [r3, #12]
 8007542:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8007544:	6a3b      	ldr	r3, [r7, #32]
 8007546:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800754a:	2b00      	cmp	r3, #0
 800754c:	d135      	bne.n	80075ba <HAL_ADC_IRQHandler+0x176>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	f003 0308 	and.w	r3, r3, #8
 8007558:	2b08      	cmp	r3, #8
 800755a:	d12e      	bne.n	80075ba <HAL_ADC_IRQHandler+0x176>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	4618      	mov	r0, r3
 8007562:	f7ff fd4b 	bl	8006ffc <LL_ADC_REG_IsConversionOngoing>
 8007566:	4603      	mov	r3, r0
 8007568:	2b00      	cmp	r3, #0
 800756a:	d11a      	bne.n	80075a2 <HAL_ADC_IRQHandler+0x15e>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	685a      	ldr	r2, [r3, #4]
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	f022 020c 	bic.w	r2, r2, #12
 800757a:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007580:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	655a      	str	r2, [r3, #84]	@ 0x54

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800758c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007590:	2b00      	cmp	r3, #0
 8007592:	d112      	bne.n	80075ba <HAL_ADC_IRQHandler+0x176>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007598:	f043 0201 	orr.w	r2, r3, #1
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	655a      	str	r2, [r3, #84]	@ 0x54
 80075a0:	e00b      	b.n	80075ba <HAL_ADC_IRQHandler+0x176>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80075a6:	f043 0210 	orr.w	r2, r3, #16
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80075b2:	f043 0201 	orr.w	r2, r3, #1
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	659a      	str	r2, [r3, #88]	@ 0x58
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80075ba:	6878      	ldr	r0, [r7, #4]
 80075bc:	f7fe fce2 	bl	8005f84 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	220c      	movs	r2, #12
 80075c6:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80075c8:	69fb      	ldr	r3, [r7, #28]
 80075ca:	f003 0320 	and.w	r3, r3, #32
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d004      	beq.n	80075dc <HAL_ADC_IRQHandler+0x198>
 80075d2:	69bb      	ldr	r3, [r7, #24]
 80075d4:	f003 0320 	and.w	r3, r3, #32
 80075d8:	2b00      	cmp	r3, #0
 80075da:	d10b      	bne.n	80075f4 <HAL_ADC_IRQHandler+0x1b0>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80075dc:	69fb      	ldr	r3, [r7, #28]
 80075de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	f000 809f 	beq.w	8007726 <HAL_ADC_IRQHandler+0x2e2>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80075e8:	69bb      	ldr	r3, [r7, #24]
 80075ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	f000 8099 	beq.w	8007726 <HAL_ADC_IRQHandler+0x2e2>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80075f8:	f003 0310 	and.w	r3, r3, #16
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d105      	bne.n	800760c <HAL_ADC_IRQHandler+0x1c8>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007604:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	4618      	mov	r0, r3
 8007612:	f7ff fbc4 	bl	8006d9e <LL_ADC_INJ_IsTriggerSourceSWStart>
 8007616:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	4618      	mov	r0, r3
 800761e:	f7ff fb7f 	bl	8006d20 <LL_ADC_REG_IsTriggerSourceSWStart>
 8007622:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	4a11      	ldr	r2, [pc, #68]	@ (8007670 <HAL_ADC_IRQHandler+0x22c>)
 800762a:	4293      	cmp	r3, r2
 800762c:	d002      	beq.n	8007634 <HAL_ADC_IRQHandler+0x1f0>
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	e000      	b.n	8007636 <HAL_ADC_IRQHandler+0x1f2>
 8007634:	4b0f      	ldr	r3, [pc, #60]	@ (8007674 <HAL_ADC_IRQHandler+0x230>)
 8007636:	687a      	ldr	r2, [r7, #4]
 8007638:	6812      	ldr	r2, [r2, #0]
 800763a:	4293      	cmp	r3, r2
 800763c:	d008      	beq.n	8007650 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800763e:	697b      	ldr	r3, [r7, #20]
 8007640:	2b00      	cmp	r3, #0
 8007642:	d005      	beq.n	8007650 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8007644:	697b      	ldr	r3, [r7, #20]
 8007646:	2b06      	cmp	r3, #6
 8007648:	d002      	beq.n	8007650 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 800764a:	697b      	ldr	r3, [r7, #20]
 800764c:	2b07      	cmp	r3, #7
 800764e:	d104      	bne.n	800765a <HAL_ADC_IRQHandler+0x216>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	68db      	ldr	r3, [r3, #12]
 8007656:	623b      	str	r3, [r7, #32]
 8007658:	e013      	b.n	8007682 <HAL_ADC_IRQHandler+0x23e>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	4a04      	ldr	r2, [pc, #16]	@ (8007670 <HAL_ADC_IRQHandler+0x22c>)
 8007660:	4293      	cmp	r3, r2
 8007662:	d009      	beq.n	8007678 <HAL_ADC_IRQHandler+0x234>
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	e007      	b.n	800767a <HAL_ADC_IRQHandler+0x236>
 800766a:	bf00      	nop
 800766c:	50040300 	.word	0x50040300
 8007670:	50040100 	.word	0x50040100
 8007674:	50040000 	.word	0x50040000
 8007678:	4b7d      	ldr	r3, [pc, #500]	@ (8007870 <HAL_ADC_IRQHandler+0x42c>)
 800767a:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800767c:	693b      	ldr	r3, [r7, #16]
 800767e:	68db      	ldr	r3, [r3, #12]
 8007680:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	2b00      	cmp	r3, #0
 8007686:	d047      	beq.n	8007718 <HAL_ADC_IRQHandler+0x2d4>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8007688:	6a3b      	ldr	r3, [r7, #32]
 800768a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800768e:	2b00      	cmp	r3, #0
 8007690:	d007      	beq.n	80076a2 <HAL_ADC_IRQHandler+0x25e>
 8007692:	68bb      	ldr	r3, [r7, #8]
 8007694:	2b00      	cmp	r3, #0
 8007696:	d03f      	beq.n	8007718 <HAL_ADC_IRQHandler+0x2d4>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8007698:	6a3b      	ldr	r3, [r7, #32]
 800769a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d13a      	bne.n	8007718 <HAL_ADC_IRQHandler+0x2d4>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80076ac:	2b40      	cmp	r3, #64	@ 0x40
 80076ae:	d133      	bne.n	8007718 <HAL_ADC_IRQHandler+0x2d4>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 80076b0:	6a3b      	ldr	r3, [r7, #32]
 80076b2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d12e      	bne.n	8007718 <HAL_ADC_IRQHandler+0x2d4>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	4618      	mov	r0, r3
 80076c0:	f7ff fcaf 	bl	8007022 <LL_ADC_INJ_IsConversionOngoing>
 80076c4:	4603      	mov	r3, r0
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d11a      	bne.n	8007700 <HAL_ADC_IRQHandler+0x2bc>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	685a      	ldr	r2, [r3, #4]
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80076d8:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80076de:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	655a      	str	r2, [r3, #84]	@ 0x54

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80076ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d112      	bne.n	8007718 <HAL_ADC_IRQHandler+0x2d4>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80076f6:	f043 0201 	orr.w	r2, r3, #1
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	655a      	str	r2, [r3, #84]	@ 0x54
 80076fe:	e00b      	b.n	8007718 <HAL_ADC_IRQHandler+0x2d4>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007704:	f043 0210 	orr.w	r2, r3, #16
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	655a      	str	r2, [r3, #84]	@ 0x54

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007710:	f043 0201 	orr.w	r2, r3, #1
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	659a      	str	r2, [r3, #88]	@ 0x58
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8007718:	6878      	ldr	r0, [r7, #4]
 800771a:	f000 fef3 	bl	8008504 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	2260      	movs	r2, #96	@ 0x60
 8007724:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8007726:	69fb      	ldr	r3, [r7, #28]
 8007728:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800772c:	2b00      	cmp	r3, #0
 800772e:	d011      	beq.n	8007754 <HAL_ADC_IRQHandler+0x310>
 8007730:	69bb      	ldr	r3, [r7, #24]
 8007732:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007736:	2b00      	cmp	r3, #0
 8007738:	d00c      	beq.n	8007754 <HAL_ADC_IRQHandler+0x310>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800773e:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8007746:	6878      	ldr	r0, [r7, #4]
 8007748:	f000 f8a0 	bl	800788c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	2280      	movs	r2, #128	@ 0x80
 8007752:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8007754:	69fb      	ldr	r3, [r7, #28]
 8007756:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800775a:	2b00      	cmp	r3, #0
 800775c:	d012      	beq.n	8007784 <HAL_ADC_IRQHandler+0x340>
 800775e:	69bb      	ldr	r3, [r7, #24]
 8007760:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007764:	2b00      	cmp	r3, #0
 8007766:	d00d      	beq.n	8007784 <HAL_ADC_IRQHandler+0x340>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800776c:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8007774:	6878      	ldr	r0, [r7, #4]
 8007776:	f000 fed9 	bl	800852c <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007782:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8007784:	69fb      	ldr	r3, [r7, #28]
 8007786:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800778a:	2b00      	cmp	r3, #0
 800778c:	d012      	beq.n	80077b4 <HAL_ADC_IRQHandler+0x370>
 800778e:	69bb      	ldr	r3, [r7, #24]
 8007790:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007794:	2b00      	cmp	r3, #0
 8007796:	d00d      	beq.n	80077b4 <HAL_ADC_IRQHandler+0x370>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800779c:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 80077a4:	6878      	ldr	r0, [r7, #4]
 80077a6:	f000 fecb 	bl	8008540 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80077b2:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 80077b4:	69fb      	ldr	r3, [r7, #28]
 80077b6:	f003 0310 	and.w	r3, r3, #16
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d036      	beq.n	800782c <HAL_ADC_IRQHandler+0x3e8>
 80077be:	69bb      	ldr	r3, [r7, #24]
 80077c0:	f003 0310 	and.w	r3, r3, #16
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	d031      	beq.n	800782c <HAL_ADC_IRQHandler+0x3e8>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d102      	bne.n	80077d6 <HAL_ADC_IRQHandler+0x392>
    {
      overrun_error = 1UL;
 80077d0:	2301      	movs	r3, #1
 80077d2:	627b      	str	r3, [r7, #36]	@ 0x24
 80077d4:	e014      	b.n	8007800 <HAL_ADC_IRQHandler+0x3bc>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 80077d6:	697b      	ldr	r3, [r7, #20]
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d008      	beq.n	80077ee <HAL_ADC_IRQHandler+0x3aa>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80077dc:	4825      	ldr	r0, [pc, #148]	@ (8007874 <HAL_ADC_IRQHandler+0x430>)
 80077de:	f7ff fb4f 	bl	8006e80 <LL_ADC_GetMultiDMATransfer>
 80077e2:	4603      	mov	r3, r0
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d00b      	beq.n	8007800 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 80077e8:	2301      	movs	r3, #1
 80077ea:	627b      	str	r3, [r7, #36]	@ 0x24
 80077ec:	e008      	b.n	8007800 <HAL_ADC_IRQHandler+0x3bc>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	68db      	ldr	r3, [r3, #12]
 80077f4:	f003 0301 	and.w	r3, r3, #1
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d001      	beq.n	8007800 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 80077fc:	2301      	movs	r3, #1
 80077fe:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8007800:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007802:	2b01      	cmp	r3, #1
 8007804:	d10e      	bne.n	8007824 <HAL_ADC_IRQHandler+0x3e0>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800780a:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007816:	f043 0202 	orr.w	r2, r3, #2
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	659a      	str	r2, [r3, #88]	@ 0x58
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 800781e:	6878      	ldr	r0, [r7, #4]
 8007820:	f000 f83e 	bl	80078a0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	2210      	movs	r2, #16
 800782a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 800782c:	69fb      	ldr	r3, [r7, #28]
 800782e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007832:	2b00      	cmp	r3, #0
 8007834:	d018      	beq.n	8007868 <HAL_ADC_IRQHandler+0x424>
 8007836:	69bb      	ldr	r3, [r7, #24]
 8007838:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800783c:	2b00      	cmp	r3, #0
 800783e:	d013      	beq.n	8007868 <HAL_ADC_IRQHandler+0x424>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007844:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007850:	f043 0208 	orr.w	r2, r3, #8
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8007860:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8007862:	6878      	ldr	r0, [r7, #4]
 8007864:	f000 fe58 	bl	8008518 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8007868:	bf00      	nop
 800786a:	3728      	adds	r7, #40	@ 0x28
 800786c:	46bd      	mov	sp, r7
 800786e:	bd80      	pop	{r7, pc}
 8007870:	50040000 	.word	0x50040000
 8007874:	50040300 	.word	0x50040300

08007878 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8007878:	b480      	push	{r7}
 800787a:	b083      	sub	sp, #12
 800787c:	af00      	add	r7, sp, #0
 800787e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8007880:	bf00      	nop
 8007882:	370c      	adds	r7, #12
 8007884:	46bd      	mov	sp, r7
 8007886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800788a:	4770      	bx	lr

0800788c <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 800788c:	b480      	push	{r7}
 800788e:	b083      	sub	sp, #12
 8007890:	af00      	add	r7, sp, #0
 8007892:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8007894:	bf00      	nop
 8007896:	370c      	adds	r7, #12
 8007898:	46bd      	mov	sp, r7
 800789a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800789e:	4770      	bx	lr

080078a0 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80078a0:	b480      	push	{r7}
 80078a2:	b083      	sub	sp, #12
 80078a4:	af00      	add	r7, sp, #0
 80078a6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80078a8:	bf00      	nop
 80078aa:	370c      	adds	r7, #12
 80078ac:	46bd      	mov	sp, r7
 80078ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078b2:	4770      	bx	lr

080078b4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80078b4:	b580      	push	{r7, lr}
 80078b6:	b0b6      	sub	sp, #216	@ 0xd8
 80078b8:	af00      	add	r7, sp, #0
 80078ba:	6078      	str	r0, [r7, #4]
 80078bc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80078be:	2300      	movs	r3, #0
 80078c0:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80078c4:	2300      	movs	r3, #0
 80078c6:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80078ce:	2b01      	cmp	r3, #1
 80078d0:	d101      	bne.n	80078d6 <HAL_ADC_ConfigChannel+0x22>
 80078d2:	2302      	movs	r3, #2
 80078d4:	e3d5      	b.n	8008082 <HAL_ADC_ConfigChannel+0x7ce>
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	2201      	movs	r2, #1
 80078da:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	4618      	mov	r0, r3
 80078e4:	f7ff fb8a 	bl	8006ffc <LL_ADC_REG_IsConversionOngoing>
 80078e8:	4603      	mov	r3, r0
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	f040 83ba 	bne.w	8008064 <HAL_ADC_ConfigChannel+0x7b0>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 80078f0:	683b      	ldr	r3, [r7, #0]
 80078f2:	685b      	ldr	r3, [r3, #4]
 80078f4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 80078f8:	683b      	ldr	r3, [r7, #0]
 80078fa:	685b      	ldr	r3, [r3, #4]
 80078fc:	2b05      	cmp	r3, #5
 80078fe:	d824      	bhi.n	800794a <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8007900:	683b      	ldr	r3, [r7, #0]
 8007902:	685b      	ldr	r3, [r3, #4]
 8007904:	3b02      	subs	r3, #2
 8007906:	2b03      	cmp	r3, #3
 8007908:	d81b      	bhi.n	8007942 <HAL_ADC_ConfigChannel+0x8e>
 800790a:	a201      	add	r2, pc, #4	@ (adr r2, 8007910 <HAL_ADC_ConfigChannel+0x5c>)
 800790c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007910:	08007921 	.word	0x08007921
 8007914:	08007929 	.word	0x08007929
 8007918:	08007931 	.word	0x08007931
 800791c:	08007939 	.word	0x08007939
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8007920:	230c      	movs	r3, #12
 8007922:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8007926:	e010      	b.n	800794a <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8007928:	2312      	movs	r3, #18
 800792a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800792e:	e00c      	b.n	800794a <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8007930:	2318      	movs	r3, #24
 8007932:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8007936:	e008      	b.n	800794a <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8007938:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800793c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8007940:	e003      	b.n	800794a <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8007942:	2306      	movs	r3, #6
 8007944:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8007948:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	6818      	ldr	r0, [r3, #0]
 800794e:	683b      	ldr	r3, [r7, #0]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	461a      	mov	r2, r3
 8007954:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8007958:	f7ff f9f5 	bl	8006d46 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	4618      	mov	r0, r3
 8007962:	f7ff fb4b 	bl	8006ffc <LL_ADC_REG_IsConversionOngoing>
 8007966:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	4618      	mov	r0, r3
 8007970:	f7ff fb57 	bl	8007022 <LL_ADC_INJ_IsConversionOngoing>
 8007974:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8007978:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800797c:	2b00      	cmp	r3, #0
 800797e:	f040 81bf 	bne.w	8007d00 <HAL_ADC_ConfigChannel+0x44c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8007982:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007986:	2b00      	cmp	r3, #0
 8007988:	f040 81ba 	bne.w	8007d00 <HAL_ADC_ConfigChannel+0x44c>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800798c:	683b      	ldr	r3, [r7, #0]
 800798e:	689b      	ldr	r3, [r3, #8]
 8007990:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007994:	d10f      	bne.n	80079b6 <HAL_ADC_ConfigChannel+0x102>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	6818      	ldr	r0, [r3, #0]
 800799a:	683b      	ldr	r3, [r7, #0]
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	2200      	movs	r2, #0
 80079a0:	4619      	mov	r1, r3
 80079a2:	f7ff fa0f 	bl	8006dc4 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 80079ae:	4618      	mov	r0, r3
 80079b0:	f7ff f9a3 	bl	8006cfa <LL_ADC_SetSamplingTimeCommonConfig>
 80079b4:	e00e      	b.n	80079d4 <HAL_ADC_ConfigChannel+0x120>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	6818      	ldr	r0, [r3, #0]
 80079ba:	683b      	ldr	r3, [r7, #0]
 80079bc:	6819      	ldr	r1, [r3, #0]
 80079be:	683b      	ldr	r3, [r7, #0]
 80079c0:	689b      	ldr	r3, [r3, #8]
 80079c2:	461a      	mov	r2, r3
 80079c4:	f7ff f9fe 	bl	8006dc4 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	2100      	movs	r1, #0
 80079ce:	4618      	mov	r0, r3
 80079d0:	f7ff f993 	bl	8006cfa <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80079d4:	683b      	ldr	r3, [r7, #0]
 80079d6:	695a      	ldr	r2, [r3, #20]
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	68db      	ldr	r3, [r3, #12]
 80079de:	08db      	lsrs	r3, r3, #3
 80079e0:	f003 0303 	and.w	r3, r3, #3
 80079e4:	005b      	lsls	r3, r3, #1
 80079e6:	fa02 f303 	lsl.w	r3, r2, r3
 80079ea:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80079ee:	683b      	ldr	r3, [r7, #0]
 80079f0:	691b      	ldr	r3, [r3, #16]
 80079f2:	2b04      	cmp	r3, #4
 80079f4:	d00a      	beq.n	8007a0c <HAL_ADC_ConfigChannel+0x158>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	6818      	ldr	r0, [r3, #0]
 80079fa:	683b      	ldr	r3, [r7, #0]
 80079fc:	6919      	ldr	r1, [r3, #16]
 80079fe:	683b      	ldr	r3, [r7, #0]
 8007a00:	681a      	ldr	r2, [r3, #0]
 8007a02:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007a06:	f7ff f923 	bl	8006c50 <LL_ADC_SetOffset>
 8007a0a:	e179      	b.n	8007d00 <HAL_ADC_ConfigChannel+0x44c>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	2100      	movs	r1, #0
 8007a12:	4618      	mov	r0, r3
 8007a14:	f7ff f940 	bl	8006c98 <LL_ADC_GetOffsetChannel>
 8007a18:	4603      	mov	r3, r0
 8007a1a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d10a      	bne.n	8007a38 <HAL_ADC_ConfigChannel+0x184>
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	2100      	movs	r1, #0
 8007a28:	4618      	mov	r0, r3
 8007a2a:	f7ff f935 	bl	8006c98 <LL_ADC_GetOffsetChannel>
 8007a2e:	4603      	mov	r3, r0
 8007a30:	0e9b      	lsrs	r3, r3, #26
 8007a32:	f003 021f 	and.w	r2, r3, #31
 8007a36:	e01e      	b.n	8007a76 <HAL_ADC_ConfigChannel+0x1c2>
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	2100      	movs	r1, #0
 8007a3e:	4618      	mov	r0, r3
 8007a40:	f7ff f92a 	bl	8006c98 <LL_ADC_GetOffsetChannel>
 8007a44:	4603      	mov	r3, r0
 8007a46:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007a4a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007a4e:	fa93 f3a3 	rbit	r3, r3
 8007a52:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8007a56:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8007a5a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8007a5e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	d101      	bne.n	8007a6a <HAL_ADC_ConfigChannel+0x1b6>
  {
    return 32U;
 8007a66:	2320      	movs	r3, #32
 8007a68:	e004      	b.n	8007a74 <HAL_ADC_ConfigChannel+0x1c0>
  }
  return __builtin_clz(value);
 8007a6a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007a6e:	fab3 f383 	clz	r3, r3
 8007a72:	b2db      	uxtb	r3, r3
 8007a74:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8007a76:	683b      	ldr	r3, [r7, #0]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d105      	bne.n	8007a8e <HAL_ADC_ConfigChannel+0x1da>
 8007a82:	683b      	ldr	r3, [r7, #0]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	0e9b      	lsrs	r3, r3, #26
 8007a88:	f003 031f 	and.w	r3, r3, #31
 8007a8c:	e018      	b.n	8007ac0 <HAL_ADC_ConfigChannel+0x20c>
 8007a8e:	683b      	ldr	r3, [r7, #0]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007a96:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007a9a:	fa93 f3a3 	rbit	r3, r3
 8007a9e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8007aa2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007aa6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8007aaa:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d101      	bne.n	8007ab6 <HAL_ADC_ConfigChannel+0x202>
    return 32U;
 8007ab2:	2320      	movs	r3, #32
 8007ab4:	e004      	b.n	8007ac0 <HAL_ADC_ConfigChannel+0x20c>
  return __builtin_clz(value);
 8007ab6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8007aba:	fab3 f383 	clz	r3, r3
 8007abe:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8007ac0:	429a      	cmp	r2, r3
 8007ac2:	d106      	bne.n	8007ad2 <HAL_ADC_ConfigChannel+0x21e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	2200      	movs	r2, #0
 8007aca:	2100      	movs	r1, #0
 8007acc:	4618      	mov	r0, r3
 8007ace:	f7ff f8f9 	bl	8006cc4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	2101      	movs	r1, #1
 8007ad8:	4618      	mov	r0, r3
 8007ada:	f7ff f8dd 	bl	8006c98 <LL_ADC_GetOffsetChannel>
 8007ade:	4603      	mov	r3, r0
 8007ae0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	d10a      	bne.n	8007afe <HAL_ADC_ConfigChannel+0x24a>
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	2101      	movs	r1, #1
 8007aee:	4618      	mov	r0, r3
 8007af0:	f7ff f8d2 	bl	8006c98 <LL_ADC_GetOffsetChannel>
 8007af4:	4603      	mov	r3, r0
 8007af6:	0e9b      	lsrs	r3, r3, #26
 8007af8:	f003 021f 	and.w	r2, r3, #31
 8007afc:	e01e      	b.n	8007b3c <HAL_ADC_ConfigChannel+0x288>
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	2101      	movs	r1, #1
 8007b04:	4618      	mov	r0, r3
 8007b06:	f7ff f8c7 	bl	8006c98 <LL_ADC_GetOffsetChannel>
 8007b0a:	4603      	mov	r3, r0
 8007b0c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007b10:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007b14:	fa93 f3a3 	rbit	r3, r3
 8007b18:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8007b1c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007b20:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8007b24:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d101      	bne.n	8007b30 <HAL_ADC_ConfigChannel+0x27c>
    return 32U;
 8007b2c:	2320      	movs	r3, #32
 8007b2e:	e004      	b.n	8007b3a <HAL_ADC_ConfigChannel+0x286>
  return __builtin_clz(value);
 8007b30:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8007b34:	fab3 f383 	clz	r3, r3
 8007b38:	b2db      	uxtb	r3, r3
 8007b3a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8007b3c:	683b      	ldr	r3, [r7, #0]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d105      	bne.n	8007b54 <HAL_ADC_ConfigChannel+0x2a0>
 8007b48:	683b      	ldr	r3, [r7, #0]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	0e9b      	lsrs	r3, r3, #26
 8007b4e:	f003 031f 	and.w	r3, r3, #31
 8007b52:	e018      	b.n	8007b86 <HAL_ADC_ConfigChannel+0x2d2>
 8007b54:	683b      	ldr	r3, [r7, #0]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007b5c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8007b60:	fa93 f3a3 	rbit	r3, r3
 8007b64:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8007b68:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8007b6c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8007b70:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d101      	bne.n	8007b7c <HAL_ADC_ConfigChannel+0x2c8>
    return 32U;
 8007b78:	2320      	movs	r3, #32
 8007b7a:	e004      	b.n	8007b86 <HAL_ADC_ConfigChannel+0x2d2>
  return __builtin_clz(value);
 8007b7c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007b80:	fab3 f383 	clz	r3, r3
 8007b84:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8007b86:	429a      	cmp	r2, r3
 8007b88:	d106      	bne.n	8007b98 <HAL_ADC_ConfigChannel+0x2e4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	2200      	movs	r2, #0
 8007b90:	2101      	movs	r1, #1
 8007b92:	4618      	mov	r0, r3
 8007b94:	f7ff f896 	bl	8006cc4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	2102      	movs	r1, #2
 8007b9e:	4618      	mov	r0, r3
 8007ba0:	f7ff f87a 	bl	8006c98 <LL_ADC_GetOffsetChannel>
 8007ba4:	4603      	mov	r3, r0
 8007ba6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d10a      	bne.n	8007bc4 <HAL_ADC_ConfigChannel+0x310>
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	2102      	movs	r1, #2
 8007bb4:	4618      	mov	r0, r3
 8007bb6:	f7ff f86f 	bl	8006c98 <LL_ADC_GetOffsetChannel>
 8007bba:	4603      	mov	r3, r0
 8007bbc:	0e9b      	lsrs	r3, r3, #26
 8007bbe:	f003 021f 	and.w	r2, r3, #31
 8007bc2:	e01e      	b.n	8007c02 <HAL_ADC_ConfigChannel+0x34e>
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	2102      	movs	r1, #2
 8007bca:	4618      	mov	r0, r3
 8007bcc:	f7ff f864 	bl	8006c98 <LL_ADC_GetOffsetChannel>
 8007bd0:	4603      	mov	r3, r0
 8007bd2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007bd6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007bda:	fa93 f3a3 	rbit	r3, r3
 8007bde:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8007be2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007be6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8007bea:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d101      	bne.n	8007bf6 <HAL_ADC_ConfigChannel+0x342>
    return 32U;
 8007bf2:	2320      	movs	r3, #32
 8007bf4:	e004      	b.n	8007c00 <HAL_ADC_ConfigChannel+0x34c>
  return __builtin_clz(value);
 8007bf6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007bfa:	fab3 f383 	clz	r3, r3
 8007bfe:	b2db      	uxtb	r3, r3
 8007c00:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8007c02:	683b      	ldr	r3, [r7, #0]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d105      	bne.n	8007c1a <HAL_ADC_ConfigChannel+0x366>
 8007c0e:	683b      	ldr	r3, [r7, #0]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	0e9b      	lsrs	r3, r3, #26
 8007c14:	f003 031f 	and.w	r3, r3, #31
 8007c18:	e014      	b.n	8007c44 <HAL_ADC_ConfigChannel+0x390>
 8007c1a:	683b      	ldr	r3, [r7, #0]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007c20:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007c22:	fa93 f3a3 	rbit	r3, r3
 8007c26:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8007c28:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007c2a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8007c2e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d101      	bne.n	8007c3a <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 8007c36:	2320      	movs	r3, #32
 8007c38:	e004      	b.n	8007c44 <HAL_ADC_ConfigChannel+0x390>
  return __builtin_clz(value);
 8007c3a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007c3e:	fab3 f383 	clz	r3, r3
 8007c42:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8007c44:	429a      	cmp	r2, r3
 8007c46:	d106      	bne.n	8007c56 <HAL_ADC_ConfigChannel+0x3a2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	2200      	movs	r2, #0
 8007c4e:	2102      	movs	r1, #2
 8007c50:	4618      	mov	r0, r3
 8007c52:	f7ff f837 	bl	8006cc4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	2103      	movs	r1, #3
 8007c5c:	4618      	mov	r0, r3
 8007c5e:	f7ff f81b 	bl	8006c98 <LL_ADC_GetOffsetChannel>
 8007c62:	4603      	mov	r3, r0
 8007c64:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d10a      	bne.n	8007c82 <HAL_ADC_ConfigChannel+0x3ce>
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	2103      	movs	r1, #3
 8007c72:	4618      	mov	r0, r3
 8007c74:	f7ff f810 	bl	8006c98 <LL_ADC_GetOffsetChannel>
 8007c78:	4603      	mov	r3, r0
 8007c7a:	0e9b      	lsrs	r3, r3, #26
 8007c7c:	f003 021f 	and.w	r2, r3, #31
 8007c80:	e017      	b.n	8007cb2 <HAL_ADC_ConfigChannel+0x3fe>
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	2103      	movs	r1, #3
 8007c88:	4618      	mov	r0, r3
 8007c8a:	f7ff f805 	bl	8006c98 <LL_ADC_GetOffsetChannel>
 8007c8e:	4603      	mov	r3, r0
 8007c90:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007c92:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007c94:	fa93 f3a3 	rbit	r3, r3
 8007c98:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8007c9a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007c9c:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8007c9e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	d101      	bne.n	8007ca8 <HAL_ADC_ConfigChannel+0x3f4>
    return 32U;
 8007ca4:	2320      	movs	r3, #32
 8007ca6:	e003      	b.n	8007cb0 <HAL_ADC_ConfigChannel+0x3fc>
  return __builtin_clz(value);
 8007ca8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007caa:	fab3 f383 	clz	r3, r3
 8007cae:	b2db      	uxtb	r3, r3
 8007cb0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8007cb2:	683b      	ldr	r3, [r7, #0]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	d105      	bne.n	8007cca <HAL_ADC_ConfigChannel+0x416>
 8007cbe:	683b      	ldr	r3, [r7, #0]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	0e9b      	lsrs	r3, r3, #26
 8007cc4:	f003 031f 	and.w	r3, r3, #31
 8007cc8:	e011      	b.n	8007cee <HAL_ADC_ConfigChannel+0x43a>
 8007cca:	683b      	ldr	r3, [r7, #0]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007cd0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007cd2:	fa93 f3a3 	rbit	r3, r3
 8007cd6:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8007cd8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007cda:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8007cdc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d101      	bne.n	8007ce6 <HAL_ADC_ConfigChannel+0x432>
    return 32U;
 8007ce2:	2320      	movs	r3, #32
 8007ce4:	e003      	b.n	8007cee <HAL_ADC_ConfigChannel+0x43a>
  return __builtin_clz(value);
 8007ce6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007ce8:	fab3 f383 	clz	r3, r3
 8007cec:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8007cee:	429a      	cmp	r2, r3
 8007cf0:	d106      	bne.n	8007d00 <HAL_ADC_ConfigChannel+0x44c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	2200      	movs	r2, #0
 8007cf8:	2103      	movs	r1, #3
 8007cfa:	4618      	mov	r0, r3
 8007cfc:	f7fe ffe2 	bl	8006cc4 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	4618      	mov	r0, r3
 8007d06:	f7ff f93f 	bl	8006f88 <LL_ADC_IsEnabled>
 8007d0a:	4603      	mov	r3, r0
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	f040 813f 	bne.w	8007f90 <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	6818      	ldr	r0, [r3, #0]
 8007d16:	683b      	ldr	r3, [r7, #0]
 8007d18:	6819      	ldr	r1, [r3, #0]
 8007d1a:	683b      	ldr	r3, [r7, #0]
 8007d1c:	68db      	ldr	r3, [r3, #12]
 8007d1e:	461a      	mov	r2, r3
 8007d20:	f7ff f87c 	bl	8006e1c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8007d24:	683b      	ldr	r3, [r7, #0]
 8007d26:	68db      	ldr	r3, [r3, #12]
 8007d28:	4a8e      	ldr	r2, [pc, #568]	@ (8007f64 <HAL_ADC_ConfigChannel+0x6b0>)
 8007d2a:	4293      	cmp	r3, r2
 8007d2c:	f040 8130 	bne.w	8007f90 <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8007d34:	683b      	ldr	r3, [r7, #0]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d10b      	bne.n	8007d58 <HAL_ADC_ConfigChannel+0x4a4>
 8007d40:	683b      	ldr	r3, [r7, #0]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	0e9b      	lsrs	r3, r3, #26
 8007d46:	3301      	adds	r3, #1
 8007d48:	f003 031f 	and.w	r3, r3, #31
 8007d4c:	2b09      	cmp	r3, #9
 8007d4e:	bf94      	ite	ls
 8007d50:	2301      	movls	r3, #1
 8007d52:	2300      	movhi	r3, #0
 8007d54:	b2db      	uxtb	r3, r3
 8007d56:	e019      	b.n	8007d8c <HAL_ADC_ConfigChannel+0x4d8>
 8007d58:	683b      	ldr	r3, [r7, #0]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007d5e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007d60:	fa93 f3a3 	rbit	r3, r3
 8007d64:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8007d66:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007d68:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8007d6a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d101      	bne.n	8007d74 <HAL_ADC_ConfigChannel+0x4c0>
    return 32U;
 8007d70:	2320      	movs	r3, #32
 8007d72:	e003      	b.n	8007d7c <HAL_ADC_ConfigChannel+0x4c8>
  return __builtin_clz(value);
 8007d74:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007d76:	fab3 f383 	clz	r3, r3
 8007d7a:	b2db      	uxtb	r3, r3
 8007d7c:	3301      	adds	r3, #1
 8007d7e:	f003 031f 	and.w	r3, r3, #31
 8007d82:	2b09      	cmp	r3, #9
 8007d84:	bf94      	ite	ls
 8007d86:	2301      	movls	r3, #1
 8007d88:	2300      	movhi	r3, #0
 8007d8a:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	d079      	beq.n	8007e84 <HAL_ADC_ConfigChannel+0x5d0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8007d90:	683b      	ldr	r3, [r7, #0]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d107      	bne.n	8007dac <HAL_ADC_ConfigChannel+0x4f8>
 8007d9c:	683b      	ldr	r3, [r7, #0]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	0e9b      	lsrs	r3, r3, #26
 8007da2:	3301      	adds	r3, #1
 8007da4:	069b      	lsls	r3, r3, #26
 8007da6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8007daa:	e015      	b.n	8007dd8 <HAL_ADC_ConfigChannel+0x524>
 8007dac:	683b      	ldr	r3, [r7, #0]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007db2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007db4:	fa93 f3a3 	rbit	r3, r3
 8007db8:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8007dba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007dbc:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8007dbe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d101      	bne.n	8007dc8 <HAL_ADC_ConfigChannel+0x514>
    return 32U;
 8007dc4:	2320      	movs	r3, #32
 8007dc6:	e003      	b.n	8007dd0 <HAL_ADC_ConfigChannel+0x51c>
  return __builtin_clz(value);
 8007dc8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007dca:	fab3 f383 	clz	r3, r3
 8007dce:	b2db      	uxtb	r3, r3
 8007dd0:	3301      	adds	r3, #1
 8007dd2:	069b      	lsls	r3, r3, #26
 8007dd4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8007dd8:	683b      	ldr	r3, [r7, #0]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	d109      	bne.n	8007df8 <HAL_ADC_ConfigChannel+0x544>
 8007de4:	683b      	ldr	r3, [r7, #0]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	0e9b      	lsrs	r3, r3, #26
 8007dea:	3301      	adds	r3, #1
 8007dec:	f003 031f 	and.w	r3, r3, #31
 8007df0:	2101      	movs	r1, #1
 8007df2:	fa01 f303 	lsl.w	r3, r1, r3
 8007df6:	e017      	b.n	8007e28 <HAL_ADC_ConfigChannel+0x574>
 8007df8:	683b      	ldr	r3, [r7, #0]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007dfe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007e00:	fa93 f3a3 	rbit	r3, r3
 8007e04:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8007e06:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007e08:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8007e0a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d101      	bne.n	8007e14 <HAL_ADC_ConfigChannel+0x560>
    return 32U;
 8007e10:	2320      	movs	r3, #32
 8007e12:	e003      	b.n	8007e1c <HAL_ADC_ConfigChannel+0x568>
  return __builtin_clz(value);
 8007e14:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007e16:	fab3 f383 	clz	r3, r3
 8007e1a:	b2db      	uxtb	r3, r3
 8007e1c:	3301      	adds	r3, #1
 8007e1e:	f003 031f 	and.w	r3, r3, #31
 8007e22:	2101      	movs	r1, #1
 8007e24:	fa01 f303 	lsl.w	r3, r1, r3
 8007e28:	ea42 0103 	orr.w	r1, r2, r3
 8007e2c:	683b      	ldr	r3, [r7, #0]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d10a      	bne.n	8007e4e <HAL_ADC_ConfigChannel+0x59a>
 8007e38:	683b      	ldr	r3, [r7, #0]
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	0e9b      	lsrs	r3, r3, #26
 8007e3e:	3301      	adds	r3, #1
 8007e40:	f003 021f 	and.w	r2, r3, #31
 8007e44:	4613      	mov	r3, r2
 8007e46:	005b      	lsls	r3, r3, #1
 8007e48:	4413      	add	r3, r2
 8007e4a:	051b      	lsls	r3, r3, #20
 8007e4c:	e018      	b.n	8007e80 <HAL_ADC_ConfigChannel+0x5cc>
 8007e4e:	683b      	ldr	r3, [r7, #0]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007e54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e56:	fa93 f3a3 	rbit	r3, r3
 8007e5a:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8007e5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e5e:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8007e60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d101      	bne.n	8007e6a <HAL_ADC_ConfigChannel+0x5b6>
    return 32U;
 8007e66:	2320      	movs	r3, #32
 8007e68:	e003      	b.n	8007e72 <HAL_ADC_ConfigChannel+0x5be>
  return __builtin_clz(value);
 8007e6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e6c:	fab3 f383 	clz	r3, r3
 8007e70:	b2db      	uxtb	r3, r3
 8007e72:	3301      	adds	r3, #1
 8007e74:	f003 021f 	and.w	r2, r3, #31
 8007e78:	4613      	mov	r3, r2
 8007e7a:	005b      	lsls	r3, r3, #1
 8007e7c:	4413      	add	r3, r2
 8007e7e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007e80:	430b      	orrs	r3, r1
 8007e82:	e080      	b.n	8007f86 <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8007e84:	683b      	ldr	r3, [r7, #0]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	d107      	bne.n	8007ea0 <HAL_ADC_ConfigChannel+0x5ec>
 8007e90:	683b      	ldr	r3, [r7, #0]
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	0e9b      	lsrs	r3, r3, #26
 8007e96:	3301      	adds	r3, #1
 8007e98:	069b      	lsls	r3, r3, #26
 8007e9a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8007e9e:	e015      	b.n	8007ecc <HAL_ADC_ConfigChannel+0x618>
 8007ea0:	683b      	ldr	r3, [r7, #0]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007ea6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ea8:	fa93 f3a3 	rbit	r3, r3
 8007eac:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8007eae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007eb0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8007eb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d101      	bne.n	8007ebc <HAL_ADC_ConfigChannel+0x608>
    return 32U;
 8007eb8:	2320      	movs	r3, #32
 8007eba:	e003      	b.n	8007ec4 <HAL_ADC_ConfigChannel+0x610>
  return __builtin_clz(value);
 8007ebc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ebe:	fab3 f383 	clz	r3, r3
 8007ec2:	b2db      	uxtb	r3, r3
 8007ec4:	3301      	adds	r3, #1
 8007ec6:	069b      	lsls	r3, r3, #26
 8007ec8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8007ecc:	683b      	ldr	r3, [r7, #0]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	d109      	bne.n	8007eec <HAL_ADC_ConfigChannel+0x638>
 8007ed8:	683b      	ldr	r3, [r7, #0]
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	0e9b      	lsrs	r3, r3, #26
 8007ede:	3301      	adds	r3, #1
 8007ee0:	f003 031f 	and.w	r3, r3, #31
 8007ee4:	2101      	movs	r1, #1
 8007ee6:	fa01 f303 	lsl.w	r3, r1, r3
 8007eea:	e017      	b.n	8007f1c <HAL_ADC_ConfigChannel+0x668>
 8007eec:	683b      	ldr	r3, [r7, #0]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007ef2:	69fb      	ldr	r3, [r7, #28]
 8007ef4:	fa93 f3a3 	rbit	r3, r3
 8007ef8:	61bb      	str	r3, [r7, #24]
  return result;
 8007efa:	69bb      	ldr	r3, [r7, #24]
 8007efc:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8007efe:	6a3b      	ldr	r3, [r7, #32]
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	d101      	bne.n	8007f08 <HAL_ADC_ConfigChannel+0x654>
    return 32U;
 8007f04:	2320      	movs	r3, #32
 8007f06:	e003      	b.n	8007f10 <HAL_ADC_ConfigChannel+0x65c>
  return __builtin_clz(value);
 8007f08:	6a3b      	ldr	r3, [r7, #32]
 8007f0a:	fab3 f383 	clz	r3, r3
 8007f0e:	b2db      	uxtb	r3, r3
 8007f10:	3301      	adds	r3, #1
 8007f12:	f003 031f 	and.w	r3, r3, #31
 8007f16:	2101      	movs	r1, #1
 8007f18:	fa01 f303 	lsl.w	r3, r1, r3
 8007f1c:	ea42 0103 	orr.w	r1, r2, r3
 8007f20:	683b      	ldr	r3, [r7, #0]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	d10d      	bne.n	8007f48 <HAL_ADC_ConfigChannel+0x694>
 8007f2c:	683b      	ldr	r3, [r7, #0]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	0e9b      	lsrs	r3, r3, #26
 8007f32:	3301      	adds	r3, #1
 8007f34:	f003 021f 	and.w	r2, r3, #31
 8007f38:	4613      	mov	r3, r2
 8007f3a:	005b      	lsls	r3, r3, #1
 8007f3c:	4413      	add	r3, r2
 8007f3e:	3b1e      	subs	r3, #30
 8007f40:	051b      	lsls	r3, r3, #20
 8007f42:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8007f46:	e01d      	b.n	8007f84 <HAL_ADC_ConfigChannel+0x6d0>
 8007f48:	683b      	ldr	r3, [r7, #0]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007f4e:	693b      	ldr	r3, [r7, #16]
 8007f50:	fa93 f3a3 	rbit	r3, r3
 8007f54:	60fb      	str	r3, [r7, #12]
  return result;
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8007f5a:	697b      	ldr	r3, [r7, #20]
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d103      	bne.n	8007f68 <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 8007f60:	2320      	movs	r3, #32
 8007f62:	e005      	b.n	8007f70 <HAL_ADC_ConfigChannel+0x6bc>
 8007f64:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8007f68:	697b      	ldr	r3, [r7, #20]
 8007f6a:	fab3 f383 	clz	r3, r3
 8007f6e:	b2db      	uxtb	r3, r3
 8007f70:	3301      	adds	r3, #1
 8007f72:	f003 021f 	and.w	r2, r3, #31
 8007f76:	4613      	mov	r3, r2
 8007f78:	005b      	lsls	r3, r3, #1
 8007f7a:	4413      	add	r3, r2
 8007f7c:	3b1e      	subs	r3, #30
 8007f7e:	051b      	lsls	r3, r3, #20
 8007f80:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007f84:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8007f86:	683a      	ldr	r2, [r7, #0]
 8007f88:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007f8a:	4619      	mov	r1, r3
 8007f8c:	f7fe ff1a 	bl	8006dc4 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8007f90:	683b      	ldr	r3, [r7, #0]
 8007f92:	681a      	ldr	r2, [r3, #0]
 8007f94:	4b3d      	ldr	r3, [pc, #244]	@ (800808c <HAL_ADC_ConfigChannel+0x7d8>)
 8007f96:	4013      	ands	r3, r2
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	d06c      	beq.n	8008076 <HAL_ADC_ConfigChannel+0x7c2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8007f9c:	483c      	ldr	r0, [pc, #240]	@ (8008090 <HAL_ADC_ConfigChannel+0x7dc>)
 8007f9e:	f7fe fe49 	bl	8006c34 <LL_ADC_GetCommonPathInternalCh>
 8007fa2:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8007fa6:	683b      	ldr	r3, [r7, #0]
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	4a3a      	ldr	r2, [pc, #232]	@ (8008094 <HAL_ADC_ConfigChannel+0x7e0>)
 8007fac:	4293      	cmp	r3, r2
 8007fae:	d127      	bne.n	8008000 <HAL_ADC_ConfigChannel+0x74c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8007fb0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007fb4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007fb8:	2b00      	cmp	r3, #0
 8007fba:	d121      	bne.n	8008000 <HAL_ADC_ConfigChannel+0x74c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	4a35      	ldr	r2, [pc, #212]	@ (8008098 <HAL_ADC_ConfigChannel+0x7e4>)
 8007fc2:	4293      	cmp	r3, r2
 8007fc4:	d157      	bne.n	8008076 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8007fc6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007fca:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8007fce:	4619      	mov	r1, r3
 8007fd0:	482f      	ldr	r0, [pc, #188]	@ (8008090 <HAL_ADC_ConfigChannel+0x7dc>)
 8007fd2:	f7fe fe1c 	bl	8006c0e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8007fd6:	4b31      	ldr	r3, [pc, #196]	@ (800809c <HAL_ADC_ConfigChannel+0x7e8>)
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	099b      	lsrs	r3, r3, #6
 8007fdc:	4a30      	ldr	r2, [pc, #192]	@ (80080a0 <HAL_ADC_ConfigChannel+0x7ec>)
 8007fde:	fba2 2303 	umull	r2, r3, r2, r3
 8007fe2:	099b      	lsrs	r3, r3, #6
 8007fe4:	1c5a      	adds	r2, r3, #1
 8007fe6:	4613      	mov	r3, r2
 8007fe8:	005b      	lsls	r3, r3, #1
 8007fea:	4413      	add	r3, r2
 8007fec:	009b      	lsls	r3, r3, #2
 8007fee:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8007ff0:	e002      	b.n	8007ff8 <HAL_ADC_ConfigChannel+0x744>
          {
            wait_loop_index--;
 8007ff2:	68bb      	ldr	r3, [r7, #8]
 8007ff4:	3b01      	subs	r3, #1
 8007ff6:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8007ff8:	68bb      	ldr	r3, [r7, #8]
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d1f9      	bne.n	8007ff2 <HAL_ADC_ConfigChannel+0x73e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8007ffe:	e03a      	b.n	8008076 <HAL_ADC_ConfigChannel+0x7c2>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8008000:	683b      	ldr	r3, [r7, #0]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	4a27      	ldr	r2, [pc, #156]	@ (80080a4 <HAL_ADC_ConfigChannel+0x7f0>)
 8008006:	4293      	cmp	r3, r2
 8008008:	d113      	bne.n	8008032 <HAL_ADC_ConfigChannel+0x77e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800800a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800800e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008012:	2b00      	cmp	r3, #0
 8008014:	d10d      	bne.n	8008032 <HAL_ADC_ConfigChannel+0x77e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	4a1f      	ldr	r2, [pc, #124]	@ (8008098 <HAL_ADC_ConfigChannel+0x7e4>)
 800801c:	4293      	cmp	r3, r2
 800801e:	d12a      	bne.n	8008076 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8008020:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8008024:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008028:	4619      	mov	r1, r3
 800802a:	4819      	ldr	r0, [pc, #100]	@ (8008090 <HAL_ADC_ConfigChannel+0x7dc>)
 800802c:	f7fe fdef 	bl	8006c0e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8008030:	e021      	b.n	8008076 <HAL_ADC_ConfigChannel+0x7c2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8008032:	683b      	ldr	r3, [r7, #0]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	4a1c      	ldr	r2, [pc, #112]	@ (80080a8 <HAL_ADC_ConfigChannel+0x7f4>)
 8008038:	4293      	cmp	r3, r2
 800803a:	d11c      	bne.n	8008076 <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800803c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8008040:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008044:	2b00      	cmp	r3, #0
 8008046:	d116      	bne.n	8008076 <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	4a12      	ldr	r2, [pc, #72]	@ (8008098 <HAL_ADC_ConfigChannel+0x7e4>)
 800804e:	4293      	cmp	r3, r2
 8008050:	d111      	bne.n	8008076 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8008052:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8008056:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800805a:	4619      	mov	r1, r3
 800805c:	480c      	ldr	r0, [pc, #48]	@ (8008090 <HAL_ADC_ConfigChannel+0x7dc>)
 800805e:	f7fe fdd6 	bl	8006c0e <LL_ADC_SetCommonPathInternalCh>
 8008062:	e008      	b.n	8008076 <HAL_ADC_ConfigChannel+0x7c2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008068:	f043 0220 	orr.w	r2, r3, #32
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8008070:	2301      	movs	r3, #1
 8008072:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	2200      	movs	r2, #0
 800807a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 800807e:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8008082:	4618      	mov	r0, r3
 8008084:	37d8      	adds	r7, #216	@ 0xd8
 8008086:	46bd      	mov	sp, r7
 8008088:	bd80      	pop	{r7, pc}
 800808a:	bf00      	nop
 800808c:	80080000 	.word	0x80080000
 8008090:	50040300 	.word	0x50040300
 8008094:	c7520000 	.word	0xc7520000
 8008098:	50040000 	.word	0x50040000
 800809c:	20000000 	.word	0x20000000
 80080a0:	053e2d63 	.word	0x053e2d63
 80080a4:	cb840000 	.word	0xcb840000
 80080a8:	80000001 	.word	0x80000001

080080ac <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80080ac:	b580      	push	{r7, lr}
 80080ae:	b084      	sub	sp, #16
 80080b0:	af00      	add	r7, sp, #0
 80080b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80080b4:	2300      	movs	r3, #0
 80080b6:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	4618      	mov	r0, r3
 80080be:	f7fe ff63 	bl	8006f88 <LL_ADC_IsEnabled>
 80080c2:	4603      	mov	r3, r0
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d169      	bne.n	800819c <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	689a      	ldr	r2, [r3, #8]
 80080ce:	4b36      	ldr	r3, [pc, #216]	@ (80081a8 <ADC_Enable+0xfc>)
 80080d0:	4013      	ands	r3, r2
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d00d      	beq.n	80080f2 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80080da:	f043 0210 	orr.w	r2, r3, #16
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80080e6:	f043 0201 	orr.w	r2, r3, #1
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 80080ee:	2301      	movs	r3, #1
 80080f0:	e055      	b.n	800819e <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	4618      	mov	r0, r3
 80080f8:	f7fe ff1e 	bl	8006f38 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80080fc:	482b      	ldr	r0, [pc, #172]	@ (80081ac <ADC_Enable+0x100>)
 80080fe:	f7fe fd99 	bl	8006c34 <LL_ADC_GetCommonPathInternalCh>
 8008102:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8008104:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8008108:	2b00      	cmp	r3, #0
 800810a:	d013      	beq.n	8008134 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800810c:	4b28      	ldr	r3, [pc, #160]	@ (80081b0 <ADC_Enable+0x104>)
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	099b      	lsrs	r3, r3, #6
 8008112:	4a28      	ldr	r2, [pc, #160]	@ (80081b4 <ADC_Enable+0x108>)
 8008114:	fba2 2303 	umull	r2, r3, r2, r3
 8008118:	099b      	lsrs	r3, r3, #6
 800811a:	1c5a      	adds	r2, r3, #1
 800811c:	4613      	mov	r3, r2
 800811e:	005b      	lsls	r3, r3, #1
 8008120:	4413      	add	r3, r2
 8008122:	009b      	lsls	r3, r3, #2
 8008124:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8008126:	e002      	b.n	800812e <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8008128:	68bb      	ldr	r3, [r7, #8]
 800812a:	3b01      	subs	r3, #1
 800812c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800812e:	68bb      	ldr	r3, [r7, #8]
 8008130:	2b00      	cmp	r3, #0
 8008132:	d1f9      	bne.n	8008128 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8008134:	f7fe fd28 	bl	8006b88 <HAL_GetTick>
 8008138:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800813a:	e028      	b.n	800818e <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	4618      	mov	r0, r3
 8008142:	f7fe ff21 	bl	8006f88 <LL_ADC_IsEnabled>
 8008146:	4603      	mov	r3, r0
 8008148:	2b00      	cmp	r3, #0
 800814a:	d104      	bne.n	8008156 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	4618      	mov	r0, r3
 8008152:	f7fe fef1 	bl	8006f38 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8008156:	f7fe fd17 	bl	8006b88 <HAL_GetTick>
 800815a:	4602      	mov	r2, r0
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	1ad3      	subs	r3, r2, r3
 8008160:	2b02      	cmp	r3, #2
 8008162:	d914      	bls.n	800818e <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	f003 0301 	and.w	r3, r3, #1
 800816e:	2b01      	cmp	r3, #1
 8008170:	d00d      	beq.n	800818e <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008176:	f043 0210 	orr.w	r2, r3, #16
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008182:	f043 0201 	orr.w	r2, r3, #1
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 800818a:	2301      	movs	r3, #1
 800818c:	e007      	b.n	800819e <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	f003 0301 	and.w	r3, r3, #1
 8008198:	2b01      	cmp	r3, #1
 800819a:	d1cf      	bne.n	800813c <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800819c:	2300      	movs	r3, #0
}
 800819e:	4618      	mov	r0, r3
 80081a0:	3710      	adds	r7, #16
 80081a2:	46bd      	mov	sp, r7
 80081a4:	bd80      	pop	{r7, pc}
 80081a6:	bf00      	nop
 80081a8:	8000003f 	.word	0x8000003f
 80081ac:	50040300 	.word	0x50040300
 80081b0:	20000000 	.word	0x20000000
 80081b4:	053e2d63 	.word	0x053e2d63

080081b8 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80081b8:	b580      	push	{r7, lr}
 80081ba:	b084      	sub	sp, #16
 80081bc:	af00      	add	r7, sp, #0
 80081be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	4618      	mov	r0, r3
 80081c6:	f7fe fef2 	bl	8006fae <LL_ADC_IsDisableOngoing>
 80081ca:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	4618      	mov	r0, r3
 80081d2:	f7fe fed9 	bl	8006f88 <LL_ADC_IsEnabled>
 80081d6:	4603      	mov	r3, r0
 80081d8:	2b00      	cmp	r3, #0
 80081da:	d047      	beq.n	800826c <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d144      	bne.n	800826c <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	689b      	ldr	r3, [r3, #8]
 80081e8:	f003 030d 	and.w	r3, r3, #13
 80081ec:	2b01      	cmp	r3, #1
 80081ee:	d10c      	bne.n	800820a <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	4618      	mov	r0, r3
 80081f6:	f7fe feb3 	bl	8006f60 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	2203      	movs	r2, #3
 8008200:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8008202:	f7fe fcc1 	bl	8006b88 <HAL_GetTick>
 8008206:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8008208:	e029      	b.n	800825e <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800820e:	f043 0210 	orr.w	r2, r3, #16
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800821a:	f043 0201 	orr.w	r2, r3, #1
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 8008222:	2301      	movs	r3, #1
 8008224:	e023      	b.n	800826e <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8008226:	f7fe fcaf 	bl	8006b88 <HAL_GetTick>
 800822a:	4602      	mov	r2, r0
 800822c:	68bb      	ldr	r3, [r7, #8]
 800822e:	1ad3      	subs	r3, r2, r3
 8008230:	2b02      	cmp	r3, #2
 8008232:	d914      	bls.n	800825e <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	689b      	ldr	r3, [r3, #8]
 800823a:	f003 0301 	and.w	r3, r3, #1
 800823e:	2b00      	cmp	r3, #0
 8008240:	d00d      	beq.n	800825e <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008246:	f043 0210 	orr.w	r2, r3, #16
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008252:	f043 0201 	orr.w	r2, r3, #1
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 800825a:	2301      	movs	r3, #1
 800825c:	e007      	b.n	800826e <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	689b      	ldr	r3, [r3, #8]
 8008264:	f003 0301 	and.w	r3, r3, #1
 8008268:	2b00      	cmp	r3, #0
 800826a:	d1dc      	bne.n	8008226 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800826c:	2300      	movs	r3, #0
}
 800826e:	4618      	mov	r0, r3
 8008270:	3710      	adds	r7, #16
 8008272:	46bd      	mov	sp, r7
 8008274:	bd80      	pop	{r7, pc}

08008276 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8008276:	b580      	push	{r7, lr}
 8008278:	b084      	sub	sp, #16
 800827a:	af00      	add	r7, sp, #0
 800827c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008282:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008288:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800828c:	2b00      	cmp	r3, #0
 800828e:	d14b      	bne.n	8008328 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8008290:	68fb      	ldr	r3, [r7, #12]
 8008292:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008294:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8008298:	68fb      	ldr	r3, [r7, #12]
 800829a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	f003 0308 	and.w	r3, r3, #8
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d021      	beq.n	80082ee <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	4618      	mov	r0, r3
 80082b0:	f7fe fd36 	bl	8006d20 <LL_ADC_REG_IsTriggerSourceSWStart>
 80082b4:	4603      	mov	r3, r0
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d032      	beq.n	8008320 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	68db      	ldr	r3, [r3, #12]
 80082c0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	d12b      	bne.n	8008320 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80082c8:	68fb      	ldr	r3, [r7, #12]
 80082ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80082cc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	655a      	str	r2, [r3, #84]	@ 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80082d8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d11f      	bne.n	8008320 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80082e4:	f043 0201 	orr.w	r2, r3, #1
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	655a      	str	r2, [r3, #84]	@ 0x54
 80082ec:	e018      	b.n	8008320 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	68db      	ldr	r3, [r3, #12]
 80082f4:	f003 0302 	and.w	r3, r3, #2
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	d111      	bne.n	8008320 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008300:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	655a      	str	r2, [r3, #84]	@ 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8008308:	68fb      	ldr	r3, [r7, #12]
 800830a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800830c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008310:	2b00      	cmp	r3, #0
 8008312:	d105      	bne.n	8008320 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008318:	f043 0201 	orr.w	r2, r3, #1
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8008320:	68f8      	ldr	r0, [r7, #12]
 8008322:	f7fd fe2f 	bl	8005f84 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8008326:	e00e      	b.n	8008346 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800832c:	f003 0310 	and.w	r3, r3, #16
 8008330:	2b00      	cmp	r3, #0
 8008332:	d003      	beq.n	800833c <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8008334:	68f8      	ldr	r0, [r7, #12]
 8008336:	f7ff fab3 	bl	80078a0 <HAL_ADC_ErrorCallback>
}
 800833a:	e004      	b.n	8008346 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008340:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008342:	6878      	ldr	r0, [r7, #4]
 8008344:	4798      	blx	r3
}
 8008346:	bf00      	nop
 8008348:	3710      	adds	r7, #16
 800834a:	46bd      	mov	sp, r7
 800834c:	bd80      	pop	{r7, pc}

0800834e <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800834e:	b580      	push	{r7, lr}
 8008350:	b084      	sub	sp, #16
 8008352:	af00      	add	r7, sp, #0
 8008354:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800835a:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800835c:	68f8      	ldr	r0, [r7, #12]
 800835e:	f7ff fa8b 	bl	8007878 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8008362:	bf00      	nop
 8008364:	3710      	adds	r7, #16
 8008366:	46bd      	mov	sp, r7
 8008368:	bd80      	pop	{r7, pc}

0800836a <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800836a:	b580      	push	{r7, lr}
 800836c:	b084      	sub	sp, #16
 800836e:	af00      	add	r7, sp, #0
 8008370:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008376:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800837c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008388:	f043 0204 	orr.w	r2, r3, #4
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8008390:	68f8      	ldr	r0, [r7, #12]
 8008392:	f7ff fa85 	bl	80078a0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8008396:	bf00      	nop
 8008398:	3710      	adds	r7, #16
 800839a:	46bd      	mov	sp, r7
 800839c:	bd80      	pop	{r7, pc}

0800839e <LL_ADC_IsEnabled>:
{
 800839e:	b480      	push	{r7}
 80083a0:	b083      	sub	sp, #12
 80083a2:	af00      	add	r7, sp, #0
 80083a4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	689b      	ldr	r3, [r3, #8]
 80083aa:	f003 0301 	and.w	r3, r3, #1
 80083ae:	2b01      	cmp	r3, #1
 80083b0:	d101      	bne.n	80083b6 <LL_ADC_IsEnabled+0x18>
 80083b2:	2301      	movs	r3, #1
 80083b4:	e000      	b.n	80083b8 <LL_ADC_IsEnabled+0x1a>
 80083b6:	2300      	movs	r3, #0
}
 80083b8:	4618      	mov	r0, r3
 80083ba:	370c      	adds	r7, #12
 80083bc:	46bd      	mov	sp, r7
 80083be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083c2:	4770      	bx	lr

080083c4 <LL_ADC_StartCalibration>:
{
 80083c4:	b480      	push	{r7}
 80083c6:	b083      	sub	sp, #12
 80083c8:	af00      	add	r7, sp, #0
 80083ca:	6078      	str	r0, [r7, #4]
 80083cc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	689b      	ldr	r3, [r3, #8]
 80083d2:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 80083d6:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80083da:	683a      	ldr	r2, [r7, #0]
 80083dc:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80083e0:	4313      	orrs	r3, r2
 80083e2:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	609a      	str	r2, [r3, #8]
}
 80083ea:	bf00      	nop
 80083ec:	370c      	adds	r7, #12
 80083ee:	46bd      	mov	sp, r7
 80083f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083f4:	4770      	bx	lr

080083f6 <LL_ADC_IsCalibrationOnGoing>:
{
 80083f6:	b480      	push	{r7}
 80083f8:	b083      	sub	sp, #12
 80083fa:	af00      	add	r7, sp, #0
 80083fc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	689b      	ldr	r3, [r3, #8]
 8008402:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008406:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800840a:	d101      	bne.n	8008410 <LL_ADC_IsCalibrationOnGoing+0x1a>
 800840c:	2301      	movs	r3, #1
 800840e:	e000      	b.n	8008412 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8008410:	2300      	movs	r3, #0
}
 8008412:	4618      	mov	r0, r3
 8008414:	370c      	adds	r7, #12
 8008416:	46bd      	mov	sp, r7
 8008418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800841c:	4770      	bx	lr

0800841e <LL_ADC_REG_IsConversionOngoing>:
{
 800841e:	b480      	push	{r7}
 8008420:	b083      	sub	sp, #12
 8008422:	af00      	add	r7, sp, #0
 8008424:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	689b      	ldr	r3, [r3, #8]
 800842a:	f003 0304 	and.w	r3, r3, #4
 800842e:	2b04      	cmp	r3, #4
 8008430:	d101      	bne.n	8008436 <LL_ADC_REG_IsConversionOngoing+0x18>
 8008432:	2301      	movs	r3, #1
 8008434:	e000      	b.n	8008438 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8008436:	2300      	movs	r3, #0
}
 8008438:	4618      	mov	r0, r3
 800843a:	370c      	adds	r7, #12
 800843c:	46bd      	mov	sp, r7
 800843e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008442:	4770      	bx	lr

08008444 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8008444:	b580      	push	{r7, lr}
 8008446:	b084      	sub	sp, #16
 8008448:	af00      	add	r7, sp, #0
 800844a:	6078      	str	r0, [r7, #4]
 800844c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 800844e:	2300      	movs	r3, #0
 8008450:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8008458:	2b01      	cmp	r3, #1
 800845a:	d101      	bne.n	8008460 <HAL_ADCEx_Calibration_Start+0x1c>
 800845c:	2302      	movs	r3, #2
 800845e:	e04d      	b.n	80084fc <HAL_ADCEx_Calibration_Start+0xb8>
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	2201      	movs	r2, #1
 8008464:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8008468:	6878      	ldr	r0, [r7, #4]
 800846a:	f7ff fea5 	bl	80081b8 <ADC_Disable>
 800846e:	4603      	mov	r3, r0
 8008470:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8008472:	7bfb      	ldrb	r3, [r7, #15]
 8008474:	2b00      	cmp	r3, #0
 8008476:	d136      	bne.n	80084e6 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800847c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8008480:	f023 0302 	bic.w	r3, r3, #2
 8008484:	f043 0202 	orr.w	r2, r3, #2
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	655a      	str	r2, [r3, #84]	@ 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	6839      	ldr	r1, [r7, #0]
 8008492:	4618      	mov	r0, r3
 8008494:	f7ff ff96 	bl	80083c4 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8008498:	e014      	b.n	80084c4 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 800849a:	68bb      	ldr	r3, [r7, #8]
 800849c:	3301      	adds	r3, #1
 800849e:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80084a0:	68bb      	ldr	r3, [r7, #8]
 80084a2:	f5b3 2f91 	cmp.w	r3, #296960	@ 0x48800
 80084a6:	d30d      	bcc.n	80084c4 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80084ac:	f023 0312 	bic.w	r3, r3, #18
 80084b0:	f043 0210 	orr.w	r2, r3, #16
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	655a      	str	r2, [r3, #84]	@ 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	2200      	movs	r2, #0
 80084bc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_ERROR;
 80084c0:	2301      	movs	r3, #1
 80084c2:	e01b      	b.n	80084fc <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	4618      	mov	r0, r3
 80084ca:	f7ff ff94 	bl	80083f6 <LL_ADC_IsCalibrationOnGoing>
 80084ce:	4603      	mov	r3, r0
 80084d0:	2b00      	cmp	r3, #0
 80084d2:	d1e2      	bne.n	800849a <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80084d8:	f023 0303 	bic.w	r3, r3, #3
 80084dc:	f043 0201 	orr.w	r2, r3, #1
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	655a      	str	r2, [r3, #84]	@ 0x54
 80084e4:	e005      	b.n	80084f2 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80084ea:	f043 0210 	orr.w	r2, r3, #16
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	2200      	movs	r2, #0
 80084f6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 80084fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80084fc:	4618      	mov	r0, r3
 80084fe:	3710      	adds	r7, #16
 8008500:	46bd      	mov	sp, r7
 8008502:	bd80      	pop	{r7, pc}

08008504 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8008504:	b480      	push	{r7}
 8008506:	b083      	sub	sp, #12
 8008508:	af00      	add	r7, sp, #0
 800850a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 800850c:	bf00      	nop
 800850e:	370c      	adds	r7, #12
 8008510:	46bd      	mov	sp, r7
 8008512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008516:	4770      	bx	lr

08008518 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8008518:	b480      	push	{r7}
 800851a:	b083      	sub	sp, #12
 800851c:	af00      	add	r7, sp, #0
 800851e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8008520:	bf00      	nop
 8008522:	370c      	adds	r7, #12
 8008524:	46bd      	mov	sp, r7
 8008526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800852a:	4770      	bx	lr

0800852c <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 800852c:	b480      	push	{r7}
 800852e:	b083      	sub	sp, #12
 8008530:	af00      	add	r7, sp, #0
 8008532:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8008534:	bf00      	nop
 8008536:	370c      	adds	r7, #12
 8008538:	46bd      	mov	sp, r7
 800853a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800853e:	4770      	bx	lr

08008540 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8008540:	b480      	push	{r7}
 8008542:	b083      	sub	sp, #12
 8008544:	af00      	add	r7, sp, #0
 8008546:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8008548:	bf00      	nop
 800854a:	370c      	adds	r7, #12
 800854c:	46bd      	mov	sp, r7
 800854e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008552:	4770      	bx	lr

08008554 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8008554:	b480      	push	{r7}
 8008556:	b083      	sub	sp, #12
 8008558:	af00      	add	r7, sp, #0
 800855a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 800855c:	bf00      	nop
 800855e:	370c      	adds	r7, #12
 8008560:	46bd      	mov	sp, r7
 8008562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008566:	4770      	bx	lr

08008568 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8008568:	b590      	push	{r4, r7, lr}
 800856a:	b09f      	sub	sp, #124	@ 0x7c
 800856c:	af00      	add	r7, sp, #0
 800856e:	6078      	str	r0, [r7, #4]
 8008570:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8008572:	2300      	movs	r3, #0
 8008574:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800857e:	2b01      	cmp	r3, #1
 8008580:	d101      	bne.n	8008586 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8008582:	2302      	movs	r3, #2
 8008584:	e089      	b.n	800869a <HAL_ADCEx_MultiModeConfigChannel+0x132>
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	2201      	movs	r2, #1
 800858a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 800858e:	2300      	movs	r3, #0
 8008590:	65fb      	str	r3, [r7, #92]	@ 0x5c
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8008592:	2300      	movs	r3, #0
 8008594:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	4a42      	ldr	r2, [pc, #264]	@ (80086a4 <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 800859c:	4293      	cmp	r3, r2
 800859e:	d102      	bne.n	80085a6 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80085a0:	4b41      	ldr	r3, [pc, #260]	@ (80086a8 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80085a2:	60bb      	str	r3, [r7, #8]
 80085a4:	e001      	b.n	80085aa <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80085a6:	2300      	movs	r3, #0
 80085a8:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 80085aa:	68bb      	ldr	r3, [r7, #8]
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	d10b      	bne.n	80085c8 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80085b4:	f043 0220 	orr.w	r2, r3, #32
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	2200      	movs	r2, #0
 80085c0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 80085c4:	2301      	movs	r3, #1
 80085c6:	e068      	b.n	800869a <HAL_ADCEx_MultiModeConfigChannel+0x132>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 80085c8:	68bb      	ldr	r3, [r7, #8]
 80085ca:	4618      	mov	r0, r3
 80085cc:	f7ff ff27 	bl	800841e <LL_ADC_REG_IsConversionOngoing>
 80085d0:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	4618      	mov	r0, r3
 80085d8:	f7ff ff21 	bl	800841e <LL_ADC_REG_IsConversionOngoing>
 80085dc:	4603      	mov	r3, r0
 80085de:	2b00      	cmp	r3, #0
 80085e0:	d14a      	bne.n	8008678 <HAL_ADCEx_MultiModeConfigChannel+0x110>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 80085e2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	d147      	bne.n	8008678 <HAL_ADCEx_MultiModeConfigChannel+0x110>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80085e8:	4b30      	ldr	r3, [pc, #192]	@ (80086ac <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 80085ea:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80085ec:	683b      	ldr	r3, [r7, #0]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	2b00      	cmp	r3, #0
 80085f2:	d027      	beq.n	8008644 <HAL_ADCEx_MultiModeConfigChannel+0xdc>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80085f4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80085f6:	689b      	ldr	r3, [r3, #8]
 80085f8:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80085fc:	683b      	ldr	r3, [r7, #0]
 80085fe:	6859      	ldr	r1, [r3, #4]
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8008606:	035b      	lsls	r3, r3, #13
 8008608:	430b      	orrs	r3, r1
 800860a:	431a      	orrs	r2, r3
 800860c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800860e:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8008610:	4824      	ldr	r0, [pc, #144]	@ (80086a4 <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 8008612:	f7ff fec4 	bl	800839e <LL_ADC_IsEnabled>
 8008616:	4604      	mov	r4, r0
 8008618:	4823      	ldr	r0, [pc, #140]	@ (80086a8 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800861a:	f7ff fec0 	bl	800839e <LL_ADC_IsEnabled>
 800861e:	4603      	mov	r3, r0
 8008620:	4323      	orrs	r3, r4
 8008622:	2b00      	cmp	r3, #0
 8008624:	d132      	bne.n	800868c <HAL_ADCEx_MultiModeConfigChannel+0x124>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8008626:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008628:	689b      	ldr	r3, [r3, #8]
 800862a:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800862e:	f023 030f 	bic.w	r3, r3, #15
 8008632:	683a      	ldr	r2, [r7, #0]
 8008634:	6811      	ldr	r1, [r2, #0]
 8008636:	683a      	ldr	r2, [r7, #0]
 8008638:	6892      	ldr	r2, [r2, #8]
 800863a:	430a      	orrs	r2, r1
 800863c:	431a      	orrs	r2, r3
 800863e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008640:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8008642:	e023      	b.n	800868c <HAL_ADCEx_MultiModeConfigChannel+0x124>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8008644:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008646:	689b      	ldr	r3, [r3, #8]
 8008648:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800864c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800864e:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8008650:	4814      	ldr	r0, [pc, #80]	@ (80086a4 <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 8008652:	f7ff fea4 	bl	800839e <LL_ADC_IsEnabled>
 8008656:	4604      	mov	r4, r0
 8008658:	4813      	ldr	r0, [pc, #76]	@ (80086a8 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800865a:	f7ff fea0 	bl	800839e <LL_ADC_IsEnabled>
 800865e:	4603      	mov	r3, r0
 8008660:	4323      	orrs	r3, r4
 8008662:	2b00      	cmp	r3, #0
 8008664:	d112      	bne.n	800868c <HAL_ADCEx_MultiModeConfigChannel+0x124>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8008666:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008668:	689b      	ldr	r3, [r3, #8]
 800866a:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800866e:	f023 030f 	bic.w	r3, r3, #15
 8008672:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008674:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8008676:	e009      	b.n	800868c <HAL_ADCEx_MultiModeConfigChannel+0x124>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800867c:	f043 0220 	orr.w	r2, r3, #32
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8008684:	2301      	movs	r3, #1
 8008686:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 800868a:	e000      	b.n	800868e <HAL_ADCEx_MultiModeConfigChannel+0x126>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800868c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	2200      	movs	r2, #0
 8008692:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8008696:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 800869a:	4618      	mov	r0, r3
 800869c:	377c      	adds	r7, #124	@ 0x7c
 800869e:	46bd      	mov	sp, r7
 80086a0:	bd90      	pop	{r4, r7, pc}
 80086a2:	bf00      	nop
 80086a4:	50040000 	.word	0x50040000
 80086a8:	50040100 	.word	0x50040100
 80086ac:	50040300 	.word	0x50040300

080086b0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80086b0:	b480      	push	{r7}
 80086b2:	b085      	sub	sp, #20
 80086b4:	af00      	add	r7, sp, #0
 80086b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	f003 0307 	and.w	r3, r3, #7
 80086be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80086c0:	4b0c      	ldr	r3, [pc, #48]	@ (80086f4 <__NVIC_SetPriorityGrouping+0x44>)
 80086c2:	68db      	ldr	r3, [r3, #12]
 80086c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80086c6:	68ba      	ldr	r2, [r7, #8]
 80086c8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80086cc:	4013      	ands	r3, r2
 80086ce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80086d0:	68fb      	ldr	r3, [r7, #12]
 80086d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80086d4:	68bb      	ldr	r3, [r7, #8]
 80086d6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80086d8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80086dc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80086e0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80086e2:	4a04      	ldr	r2, [pc, #16]	@ (80086f4 <__NVIC_SetPriorityGrouping+0x44>)
 80086e4:	68bb      	ldr	r3, [r7, #8]
 80086e6:	60d3      	str	r3, [r2, #12]
}
 80086e8:	bf00      	nop
 80086ea:	3714      	adds	r7, #20
 80086ec:	46bd      	mov	sp, r7
 80086ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086f2:	4770      	bx	lr
 80086f4:	e000ed00 	.word	0xe000ed00

080086f8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80086f8:	b480      	push	{r7}
 80086fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80086fc:	4b04      	ldr	r3, [pc, #16]	@ (8008710 <__NVIC_GetPriorityGrouping+0x18>)
 80086fe:	68db      	ldr	r3, [r3, #12]
 8008700:	0a1b      	lsrs	r3, r3, #8
 8008702:	f003 0307 	and.w	r3, r3, #7
}
 8008706:	4618      	mov	r0, r3
 8008708:	46bd      	mov	sp, r7
 800870a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800870e:	4770      	bx	lr
 8008710:	e000ed00 	.word	0xe000ed00

08008714 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8008714:	b480      	push	{r7}
 8008716:	b083      	sub	sp, #12
 8008718:	af00      	add	r7, sp, #0
 800871a:	4603      	mov	r3, r0
 800871c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800871e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008722:	2b00      	cmp	r3, #0
 8008724:	db0b      	blt.n	800873e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8008726:	79fb      	ldrb	r3, [r7, #7]
 8008728:	f003 021f 	and.w	r2, r3, #31
 800872c:	4907      	ldr	r1, [pc, #28]	@ (800874c <__NVIC_EnableIRQ+0x38>)
 800872e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008732:	095b      	lsrs	r3, r3, #5
 8008734:	2001      	movs	r0, #1
 8008736:	fa00 f202 	lsl.w	r2, r0, r2
 800873a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800873e:	bf00      	nop
 8008740:	370c      	adds	r7, #12
 8008742:	46bd      	mov	sp, r7
 8008744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008748:	4770      	bx	lr
 800874a:	bf00      	nop
 800874c:	e000e100 	.word	0xe000e100

08008750 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8008750:	b480      	push	{r7}
 8008752:	b083      	sub	sp, #12
 8008754:	af00      	add	r7, sp, #0
 8008756:	4603      	mov	r3, r0
 8008758:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800875a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800875e:	2b00      	cmp	r3, #0
 8008760:	db12      	blt.n	8008788 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8008762:	79fb      	ldrb	r3, [r7, #7]
 8008764:	f003 021f 	and.w	r2, r3, #31
 8008768:	490a      	ldr	r1, [pc, #40]	@ (8008794 <__NVIC_DisableIRQ+0x44>)
 800876a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800876e:	095b      	lsrs	r3, r3, #5
 8008770:	2001      	movs	r0, #1
 8008772:	fa00 f202 	lsl.w	r2, r0, r2
 8008776:	3320      	adds	r3, #32
 8008778:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 800877c:	f3bf 8f4f 	dsb	sy
}
 8008780:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8008782:	f3bf 8f6f 	isb	sy
}
 8008786:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8008788:	bf00      	nop
 800878a:	370c      	adds	r7, #12
 800878c:	46bd      	mov	sp, r7
 800878e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008792:	4770      	bx	lr
 8008794:	e000e100 	.word	0xe000e100

08008798 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8008798:	b480      	push	{r7}
 800879a:	b083      	sub	sp, #12
 800879c:	af00      	add	r7, sp, #0
 800879e:	4603      	mov	r3, r0
 80087a0:	6039      	str	r1, [r7, #0]
 80087a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80087a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	db0a      	blt.n	80087c2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80087ac:	683b      	ldr	r3, [r7, #0]
 80087ae:	b2da      	uxtb	r2, r3
 80087b0:	490c      	ldr	r1, [pc, #48]	@ (80087e4 <__NVIC_SetPriority+0x4c>)
 80087b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80087b6:	0112      	lsls	r2, r2, #4
 80087b8:	b2d2      	uxtb	r2, r2
 80087ba:	440b      	add	r3, r1
 80087bc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80087c0:	e00a      	b.n	80087d8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80087c2:	683b      	ldr	r3, [r7, #0]
 80087c4:	b2da      	uxtb	r2, r3
 80087c6:	4908      	ldr	r1, [pc, #32]	@ (80087e8 <__NVIC_SetPriority+0x50>)
 80087c8:	79fb      	ldrb	r3, [r7, #7]
 80087ca:	f003 030f 	and.w	r3, r3, #15
 80087ce:	3b04      	subs	r3, #4
 80087d0:	0112      	lsls	r2, r2, #4
 80087d2:	b2d2      	uxtb	r2, r2
 80087d4:	440b      	add	r3, r1
 80087d6:	761a      	strb	r2, [r3, #24]
}
 80087d8:	bf00      	nop
 80087da:	370c      	adds	r7, #12
 80087dc:	46bd      	mov	sp, r7
 80087de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087e2:	4770      	bx	lr
 80087e4:	e000e100 	.word	0xe000e100
 80087e8:	e000ed00 	.word	0xe000ed00

080087ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80087ec:	b480      	push	{r7}
 80087ee:	b089      	sub	sp, #36	@ 0x24
 80087f0:	af00      	add	r7, sp, #0
 80087f2:	60f8      	str	r0, [r7, #12]
 80087f4:	60b9      	str	r1, [r7, #8]
 80087f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	f003 0307 	and.w	r3, r3, #7
 80087fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8008800:	69fb      	ldr	r3, [r7, #28]
 8008802:	f1c3 0307 	rsb	r3, r3, #7
 8008806:	2b04      	cmp	r3, #4
 8008808:	bf28      	it	cs
 800880a:	2304      	movcs	r3, #4
 800880c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800880e:	69fb      	ldr	r3, [r7, #28]
 8008810:	3304      	adds	r3, #4
 8008812:	2b06      	cmp	r3, #6
 8008814:	d902      	bls.n	800881c <NVIC_EncodePriority+0x30>
 8008816:	69fb      	ldr	r3, [r7, #28]
 8008818:	3b03      	subs	r3, #3
 800881a:	e000      	b.n	800881e <NVIC_EncodePriority+0x32>
 800881c:	2300      	movs	r3, #0
 800881e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008820:	f04f 32ff 	mov.w	r2, #4294967295
 8008824:	69bb      	ldr	r3, [r7, #24]
 8008826:	fa02 f303 	lsl.w	r3, r2, r3
 800882a:	43da      	mvns	r2, r3
 800882c:	68bb      	ldr	r3, [r7, #8]
 800882e:	401a      	ands	r2, r3
 8008830:	697b      	ldr	r3, [r7, #20]
 8008832:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8008834:	f04f 31ff 	mov.w	r1, #4294967295
 8008838:	697b      	ldr	r3, [r7, #20]
 800883a:	fa01 f303 	lsl.w	r3, r1, r3
 800883e:	43d9      	mvns	r1, r3
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008844:	4313      	orrs	r3, r2
         );
}
 8008846:	4618      	mov	r0, r3
 8008848:	3724      	adds	r7, #36	@ 0x24
 800884a:	46bd      	mov	sp, r7
 800884c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008850:	4770      	bx	lr
	...

08008854 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8008854:	b580      	push	{r7, lr}
 8008856:	b082      	sub	sp, #8
 8008858:	af00      	add	r7, sp, #0
 800885a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	3b01      	subs	r3, #1
 8008860:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008864:	d301      	bcc.n	800886a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8008866:	2301      	movs	r3, #1
 8008868:	e00f      	b.n	800888a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800886a:	4a0a      	ldr	r2, [pc, #40]	@ (8008894 <SysTick_Config+0x40>)
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	3b01      	subs	r3, #1
 8008870:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8008872:	210f      	movs	r1, #15
 8008874:	f04f 30ff 	mov.w	r0, #4294967295
 8008878:	f7ff ff8e 	bl	8008798 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800887c:	4b05      	ldr	r3, [pc, #20]	@ (8008894 <SysTick_Config+0x40>)
 800887e:	2200      	movs	r2, #0
 8008880:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8008882:	4b04      	ldr	r3, [pc, #16]	@ (8008894 <SysTick_Config+0x40>)
 8008884:	2207      	movs	r2, #7
 8008886:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8008888:	2300      	movs	r3, #0
}
 800888a:	4618      	mov	r0, r3
 800888c:	3708      	adds	r7, #8
 800888e:	46bd      	mov	sp, r7
 8008890:	bd80      	pop	{r7, pc}
 8008892:	bf00      	nop
 8008894:	e000e010 	.word	0xe000e010

08008898 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008898:	b580      	push	{r7, lr}
 800889a:	b082      	sub	sp, #8
 800889c:	af00      	add	r7, sp, #0
 800889e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80088a0:	6878      	ldr	r0, [r7, #4]
 80088a2:	f7ff ff05 	bl	80086b0 <__NVIC_SetPriorityGrouping>
}
 80088a6:	bf00      	nop
 80088a8:	3708      	adds	r7, #8
 80088aa:	46bd      	mov	sp, r7
 80088ac:	bd80      	pop	{r7, pc}

080088ae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80088ae:	b580      	push	{r7, lr}
 80088b0:	b086      	sub	sp, #24
 80088b2:	af00      	add	r7, sp, #0
 80088b4:	4603      	mov	r3, r0
 80088b6:	60b9      	str	r1, [r7, #8]
 80088b8:	607a      	str	r2, [r7, #4]
 80088ba:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80088bc:	2300      	movs	r3, #0
 80088be:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80088c0:	f7ff ff1a 	bl	80086f8 <__NVIC_GetPriorityGrouping>
 80088c4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80088c6:	687a      	ldr	r2, [r7, #4]
 80088c8:	68b9      	ldr	r1, [r7, #8]
 80088ca:	6978      	ldr	r0, [r7, #20]
 80088cc:	f7ff ff8e 	bl	80087ec <NVIC_EncodePriority>
 80088d0:	4602      	mov	r2, r0
 80088d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80088d6:	4611      	mov	r1, r2
 80088d8:	4618      	mov	r0, r3
 80088da:	f7ff ff5d 	bl	8008798 <__NVIC_SetPriority>
}
 80088de:	bf00      	nop
 80088e0:	3718      	adds	r7, #24
 80088e2:	46bd      	mov	sp, r7
 80088e4:	bd80      	pop	{r7, pc}

080088e6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80088e6:	b580      	push	{r7, lr}
 80088e8:	b082      	sub	sp, #8
 80088ea:	af00      	add	r7, sp, #0
 80088ec:	4603      	mov	r3, r0
 80088ee:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80088f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80088f4:	4618      	mov	r0, r3
 80088f6:	f7ff ff0d 	bl	8008714 <__NVIC_EnableIRQ>
}
 80088fa:	bf00      	nop
 80088fc:	3708      	adds	r7, #8
 80088fe:	46bd      	mov	sp, r7
 8008900:	bd80      	pop	{r7, pc}

08008902 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8008902:	b580      	push	{r7, lr}
 8008904:	b082      	sub	sp, #8
 8008906:	af00      	add	r7, sp, #0
 8008908:	4603      	mov	r3, r0
 800890a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800890c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008910:	4618      	mov	r0, r3
 8008912:	f7ff ff1d 	bl	8008750 <__NVIC_DisableIRQ>
}
 8008916:	bf00      	nop
 8008918:	3708      	adds	r7, #8
 800891a:	46bd      	mov	sp, r7
 800891c:	bd80      	pop	{r7, pc}

0800891e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800891e:	b580      	push	{r7, lr}
 8008920:	b082      	sub	sp, #8
 8008922:	af00      	add	r7, sp, #0
 8008924:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8008926:	6878      	ldr	r0, [r7, #4]
 8008928:	f7ff ff94 	bl	8008854 <SysTick_Config>
 800892c:	4603      	mov	r3, r0
}
 800892e:	4618      	mov	r0, r3
 8008930:	3708      	adds	r7, #8
 8008932:	46bd      	mov	sp, r7
 8008934:	bd80      	pop	{r7, pc}
	...

08008938 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8008938:	b480      	push	{r7}
 800893a:	b085      	sub	sp, #20
 800893c:	af00      	add	r7, sp, #0
 800893e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	2b00      	cmp	r3, #0
 8008944:	d101      	bne.n	800894a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8008946:	2301      	movs	r3, #1
 8008948:	e098      	b.n	8008a7c <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	461a      	mov	r2, r3
 8008950:	4b4d      	ldr	r3, [pc, #308]	@ (8008a88 <HAL_DMA_Init+0x150>)
 8008952:	429a      	cmp	r2, r3
 8008954:	d80f      	bhi.n	8008976 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	461a      	mov	r2, r3
 800895c:	4b4b      	ldr	r3, [pc, #300]	@ (8008a8c <HAL_DMA_Init+0x154>)
 800895e:	4413      	add	r3, r2
 8008960:	4a4b      	ldr	r2, [pc, #300]	@ (8008a90 <HAL_DMA_Init+0x158>)
 8008962:	fba2 2303 	umull	r2, r3, r2, r3
 8008966:	091b      	lsrs	r3, r3, #4
 8008968:	009a      	lsls	r2, r3, #2
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	4a48      	ldr	r2, [pc, #288]	@ (8008a94 <HAL_DMA_Init+0x15c>)
 8008972:	641a      	str	r2, [r3, #64]	@ 0x40
 8008974:	e00e      	b.n	8008994 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	461a      	mov	r2, r3
 800897c:	4b46      	ldr	r3, [pc, #280]	@ (8008a98 <HAL_DMA_Init+0x160>)
 800897e:	4413      	add	r3, r2
 8008980:	4a43      	ldr	r2, [pc, #268]	@ (8008a90 <HAL_DMA_Init+0x158>)
 8008982:	fba2 2303 	umull	r2, r3, r2, r3
 8008986:	091b      	lsrs	r3, r3, #4
 8008988:	009a      	lsls	r2, r3, #2
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	4a42      	ldr	r2, [pc, #264]	@ (8008a9c <HAL_DMA_Init+0x164>)
 8008992:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	2202      	movs	r2, #2
 8008998:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80089aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80089ae:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80089b8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	691b      	ldr	r3, [r3, #16]
 80089be:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80089c4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	699b      	ldr	r3, [r3, #24]
 80089ca:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80089d0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	6a1b      	ldr	r3, [r3, #32]
 80089d6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80089d8:	68fa      	ldr	r2, [r7, #12]
 80089da:	4313      	orrs	r3, r2
 80089dc:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	68fa      	ldr	r2, [r7, #12]
 80089e4:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	689b      	ldr	r3, [r3, #8]
 80089ea:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80089ee:	d039      	beq.n	8008a64 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80089f4:	4a27      	ldr	r2, [pc, #156]	@ (8008a94 <HAL_DMA_Init+0x15c>)
 80089f6:	4293      	cmp	r3, r2
 80089f8:	d11a      	bne.n	8008a30 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80089fa:	4b29      	ldr	r3, [pc, #164]	@ (8008aa0 <HAL_DMA_Init+0x168>)
 80089fc:	681a      	ldr	r2, [r3, #0]
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008a02:	f003 031c 	and.w	r3, r3, #28
 8008a06:	210f      	movs	r1, #15
 8008a08:	fa01 f303 	lsl.w	r3, r1, r3
 8008a0c:	43db      	mvns	r3, r3
 8008a0e:	4924      	ldr	r1, [pc, #144]	@ (8008aa0 <HAL_DMA_Init+0x168>)
 8008a10:	4013      	ands	r3, r2
 8008a12:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8008a14:	4b22      	ldr	r3, [pc, #136]	@ (8008aa0 <HAL_DMA_Init+0x168>)
 8008a16:	681a      	ldr	r2, [r3, #0]
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	6859      	ldr	r1, [r3, #4]
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008a20:	f003 031c 	and.w	r3, r3, #28
 8008a24:	fa01 f303 	lsl.w	r3, r1, r3
 8008a28:	491d      	ldr	r1, [pc, #116]	@ (8008aa0 <HAL_DMA_Init+0x168>)
 8008a2a:	4313      	orrs	r3, r2
 8008a2c:	600b      	str	r3, [r1, #0]
 8008a2e:	e019      	b.n	8008a64 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8008a30:	4b1c      	ldr	r3, [pc, #112]	@ (8008aa4 <HAL_DMA_Init+0x16c>)
 8008a32:	681a      	ldr	r2, [r3, #0]
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008a38:	f003 031c 	and.w	r3, r3, #28
 8008a3c:	210f      	movs	r1, #15
 8008a3e:	fa01 f303 	lsl.w	r3, r1, r3
 8008a42:	43db      	mvns	r3, r3
 8008a44:	4917      	ldr	r1, [pc, #92]	@ (8008aa4 <HAL_DMA_Init+0x16c>)
 8008a46:	4013      	ands	r3, r2
 8008a48:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8008a4a:	4b16      	ldr	r3, [pc, #88]	@ (8008aa4 <HAL_DMA_Init+0x16c>)
 8008a4c:	681a      	ldr	r2, [r3, #0]
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	6859      	ldr	r1, [r3, #4]
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008a56:	f003 031c 	and.w	r3, r3, #28
 8008a5a:	fa01 f303 	lsl.w	r3, r1, r3
 8008a5e:	4911      	ldr	r1, [pc, #68]	@ (8008aa4 <HAL_DMA_Init+0x16c>)
 8008a60:	4313      	orrs	r3, r2
 8008a62:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	2200      	movs	r2, #0
 8008a68:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	2201      	movs	r2, #1
 8008a6e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	2200      	movs	r2, #0
 8008a76:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8008a7a:	2300      	movs	r3, #0
}
 8008a7c:	4618      	mov	r0, r3
 8008a7e:	3714      	adds	r7, #20
 8008a80:	46bd      	mov	sp, r7
 8008a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a86:	4770      	bx	lr
 8008a88:	40020407 	.word	0x40020407
 8008a8c:	bffdfff8 	.word	0xbffdfff8
 8008a90:	cccccccd 	.word	0xcccccccd
 8008a94:	40020000 	.word	0x40020000
 8008a98:	bffdfbf8 	.word	0xbffdfbf8
 8008a9c:	40020400 	.word	0x40020400
 8008aa0:	400200a8 	.word	0x400200a8
 8008aa4:	400204a8 	.word	0x400204a8

08008aa8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008aa8:	b580      	push	{r7, lr}
 8008aaa:	b086      	sub	sp, #24
 8008aac:	af00      	add	r7, sp, #0
 8008aae:	60f8      	str	r0, [r7, #12]
 8008ab0:	60b9      	str	r1, [r7, #8]
 8008ab2:	607a      	str	r2, [r7, #4]
 8008ab4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008ab6:	2300      	movs	r3, #0
 8008ab8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8008ac0:	2b01      	cmp	r3, #1
 8008ac2:	d101      	bne.n	8008ac8 <HAL_DMA_Start_IT+0x20>
 8008ac4:	2302      	movs	r3, #2
 8008ac6:	e04b      	b.n	8008b60 <HAL_DMA_Start_IT+0xb8>
 8008ac8:	68fb      	ldr	r3, [r7, #12]
 8008aca:	2201      	movs	r2, #1
 8008acc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8008ad0:	68fb      	ldr	r3, [r7, #12]
 8008ad2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8008ad6:	b2db      	uxtb	r3, r3
 8008ad8:	2b01      	cmp	r3, #1
 8008ada:	d13a      	bne.n	8008b52 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	2202      	movs	r2, #2
 8008ae0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	2200      	movs	r2, #0
 8008ae8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8008aea:	68fb      	ldr	r3, [r7, #12]
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	681a      	ldr	r2, [r3, #0]
 8008af0:	68fb      	ldr	r3, [r7, #12]
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	f022 0201 	bic.w	r2, r2, #1
 8008af8:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8008afa:	683b      	ldr	r3, [r7, #0]
 8008afc:	687a      	ldr	r2, [r7, #4]
 8008afe:	68b9      	ldr	r1, [r7, #8]
 8008b00:	68f8      	ldr	r0, [r7, #12]
 8008b02:	f000 f96b 	bl	8008ddc <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d008      	beq.n	8008b20 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	681a      	ldr	r2, [r3, #0]
 8008b14:	68fb      	ldr	r3, [r7, #12]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	f042 020e 	orr.w	r2, r2, #14
 8008b1c:	601a      	str	r2, [r3, #0]
 8008b1e:	e00f      	b.n	8008b40 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	681a      	ldr	r2, [r3, #0]
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	681b      	ldr	r3, [r3, #0]
 8008b2a:	f022 0204 	bic.w	r2, r2, #4
 8008b2e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8008b30:	68fb      	ldr	r3, [r7, #12]
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	681a      	ldr	r2, [r3, #0]
 8008b36:	68fb      	ldr	r3, [r7, #12]
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	f042 020a 	orr.w	r2, r2, #10
 8008b3e:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	681a      	ldr	r2, [r3, #0]
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	f042 0201 	orr.w	r2, r2, #1
 8008b4e:	601a      	str	r2, [r3, #0]
 8008b50:	e005      	b.n	8008b5e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008b52:	68fb      	ldr	r3, [r7, #12]
 8008b54:	2200      	movs	r2, #0
 8008b56:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8008b5a:	2302      	movs	r3, #2
 8008b5c:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8008b5e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008b60:	4618      	mov	r0, r3
 8008b62:	3718      	adds	r7, #24
 8008b64:	46bd      	mov	sp, r7
 8008b66:	bd80      	pop	{r7, pc}

08008b68 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8008b68:	b480      	push	{r7}
 8008b6a:	b085      	sub	sp, #20
 8008b6c:	af00      	add	r7, sp, #0
 8008b6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008b70:	2300      	movs	r3, #0
 8008b72:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8008b7a:	b2db      	uxtb	r3, r3
 8008b7c:	2b02      	cmp	r3, #2
 8008b7e:	d008      	beq.n	8008b92 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	2204      	movs	r2, #4
 8008b84:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	2200      	movs	r2, #0
 8008b8a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8008b8e:	2301      	movs	r3, #1
 8008b90:	e022      	b.n	8008bd8 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	681a      	ldr	r2, [r3, #0]
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	f022 020e 	bic.w	r2, r2, #14
 8008ba0:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	681a      	ldr	r2, [r3, #0]
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	f022 0201 	bic.w	r2, r2, #1
 8008bb0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008bb6:	f003 021c 	and.w	r2, r3, #28
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008bbe:	2101      	movs	r1, #1
 8008bc0:	fa01 f202 	lsl.w	r2, r1, r2
 8008bc4:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	2201      	movs	r2, #1
 8008bca:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	2200      	movs	r2, #0
 8008bd2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8008bd6:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8008bd8:	4618      	mov	r0, r3
 8008bda:	3714      	adds	r7, #20
 8008bdc:	46bd      	mov	sp, r7
 8008bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008be2:	4770      	bx	lr

08008be4 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8008be4:	b580      	push	{r7, lr}
 8008be6:	b084      	sub	sp, #16
 8008be8:	af00      	add	r7, sp, #0
 8008bea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008bec:	2300      	movs	r3, #0
 8008bee:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8008bf6:	b2db      	uxtb	r3, r3
 8008bf8:	2b02      	cmp	r3, #2
 8008bfa:	d005      	beq.n	8008c08 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	2204      	movs	r2, #4
 8008c00:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8008c02:	2301      	movs	r3, #1
 8008c04:	73fb      	strb	r3, [r7, #15]
 8008c06:	e029      	b.n	8008c5c <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	681a      	ldr	r2, [r3, #0]
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	f022 020e 	bic.w	r2, r2, #14
 8008c16:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	681a      	ldr	r2, [r3, #0]
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	f022 0201 	bic.w	r2, r2, #1
 8008c26:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008c2c:	f003 021c 	and.w	r2, r3, #28
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c34:	2101      	movs	r1, #1
 8008c36:	fa01 f202 	lsl.w	r2, r1, r2
 8008c3a:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	2201      	movs	r2, #1
 8008c40:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	2200      	movs	r2, #0
 8008c48:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c50:	2b00      	cmp	r3, #0
 8008c52:	d003      	beq.n	8008c5c <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c58:	6878      	ldr	r0, [r7, #4]
 8008c5a:	4798      	blx	r3
    }
  }
  return status;
 8008c5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c5e:	4618      	mov	r0, r3
 8008c60:	3710      	adds	r7, #16
 8008c62:	46bd      	mov	sp, r7
 8008c64:	bd80      	pop	{r7, pc}

08008c66 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8008c66:	b580      	push	{r7, lr}
 8008c68:	b084      	sub	sp, #16
 8008c6a:	af00      	add	r7, sp, #0
 8008c6c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008c82:	f003 031c 	and.w	r3, r3, #28
 8008c86:	2204      	movs	r2, #4
 8008c88:	409a      	lsls	r2, r3
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	4013      	ands	r3, r2
 8008c8e:	2b00      	cmp	r3, #0
 8008c90:	d026      	beq.n	8008ce0 <HAL_DMA_IRQHandler+0x7a>
 8008c92:	68bb      	ldr	r3, [r7, #8]
 8008c94:	f003 0304 	and.w	r3, r3, #4
 8008c98:	2b00      	cmp	r3, #0
 8008c9a:	d021      	beq.n	8008ce0 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	681b      	ldr	r3, [r3, #0]
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	f003 0320 	and.w	r3, r3, #32
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	d107      	bne.n	8008cba <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	681a      	ldr	r2, [r3, #0]
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	f022 0204 	bic.w	r2, r2, #4
 8008cb8:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008cbe:	f003 021c 	and.w	r2, r3, #28
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008cc6:	2104      	movs	r1, #4
 8008cc8:	fa01 f202 	lsl.w	r2, r1, r2
 8008ccc:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008cd2:	2b00      	cmp	r3, #0
 8008cd4:	d071      	beq.n	8008dba <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008cda:	6878      	ldr	r0, [r7, #4]
 8008cdc:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8008cde:	e06c      	b.n	8008dba <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008ce4:	f003 031c 	and.w	r3, r3, #28
 8008ce8:	2202      	movs	r2, #2
 8008cea:	409a      	lsls	r2, r3
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	4013      	ands	r3, r2
 8008cf0:	2b00      	cmp	r3, #0
 8008cf2:	d02e      	beq.n	8008d52 <HAL_DMA_IRQHandler+0xec>
 8008cf4:	68bb      	ldr	r3, [r7, #8]
 8008cf6:	f003 0302 	and.w	r3, r3, #2
 8008cfa:	2b00      	cmp	r3, #0
 8008cfc:	d029      	beq.n	8008d52 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	f003 0320 	and.w	r3, r3, #32
 8008d08:	2b00      	cmp	r3, #0
 8008d0a:	d10b      	bne.n	8008d24 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	681a      	ldr	r2, [r3, #0]
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	f022 020a 	bic.w	r2, r2, #10
 8008d1a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	2201      	movs	r2, #1
 8008d20:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008d28:	f003 021c 	and.w	r2, r3, #28
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d30:	2102      	movs	r1, #2
 8008d32:	fa01 f202 	lsl.w	r2, r1, r2
 8008d36:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	2200      	movs	r2, #0
 8008d3c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d44:	2b00      	cmp	r3, #0
 8008d46:	d038      	beq.n	8008dba <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d4c:	6878      	ldr	r0, [r7, #4]
 8008d4e:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8008d50:	e033      	b.n	8008dba <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008d56:	f003 031c 	and.w	r3, r3, #28
 8008d5a:	2208      	movs	r2, #8
 8008d5c:	409a      	lsls	r2, r3
 8008d5e:	68fb      	ldr	r3, [r7, #12]
 8008d60:	4013      	ands	r3, r2
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d02a      	beq.n	8008dbc <HAL_DMA_IRQHandler+0x156>
 8008d66:	68bb      	ldr	r3, [r7, #8]
 8008d68:	f003 0308 	and.w	r3, r3, #8
 8008d6c:	2b00      	cmp	r3, #0
 8008d6e:	d025      	beq.n	8008dbc <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	681a      	ldr	r2, [r3, #0]
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	f022 020e 	bic.w	r2, r2, #14
 8008d7e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008d84:	f003 021c 	and.w	r2, r3, #28
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d8c:	2101      	movs	r1, #1
 8008d8e:	fa01 f202 	lsl.w	r2, r1, r2
 8008d92:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	2201      	movs	r2, #1
 8008d98:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	2201      	movs	r2, #1
 8008d9e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	2200      	movs	r2, #0
 8008da6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d004      	beq.n	8008dbc <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008db6:	6878      	ldr	r0, [r7, #4]
 8008db8:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8008dba:	bf00      	nop
 8008dbc:	bf00      	nop
}
 8008dbe:	3710      	adds	r7, #16
 8008dc0:	46bd      	mov	sp, r7
 8008dc2:	bd80      	pop	{r7, pc}

08008dc4 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8008dc4:	b480      	push	{r7}
 8008dc6:	b083      	sub	sp, #12
 8008dc8:	af00      	add	r7, sp, #0
 8008dca:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
}
 8008dd0:	4618      	mov	r0, r3
 8008dd2:	370c      	adds	r7, #12
 8008dd4:	46bd      	mov	sp, r7
 8008dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dda:	4770      	bx	lr

08008ddc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008ddc:	b480      	push	{r7}
 8008dde:	b085      	sub	sp, #20
 8008de0:	af00      	add	r7, sp, #0
 8008de2:	60f8      	str	r0, [r7, #12]
 8008de4:	60b9      	str	r1, [r7, #8]
 8008de6:	607a      	str	r2, [r7, #4]
 8008de8:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8008dea:	68fb      	ldr	r3, [r7, #12]
 8008dec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008dee:	f003 021c 	and.w	r2, r3, #28
 8008df2:	68fb      	ldr	r3, [r7, #12]
 8008df4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008df6:	2101      	movs	r1, #1
 8008df8:	fa01 f202 	lsl.w	r2, r1, r2
 8008dfc:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8008dfe:	68fb      	ldr	r3, [r7, #12]
 8008e00:	681b      	ldr	r3, [r3, #0]
 8008e02:	683a      	ldr	r2, [r7, #0]
 8008e04:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	689b      	ldr	r3, [r3, #8]
 8008e0a:	2b10      	cmp	r3, #16
 8008e0c:	d108      	bne.n	8008e20 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8008e0e:	68fb      	ldr	r3, [r7, #12]
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	687a      	ldr	r2, [r7, #4]
 8008e14:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8008e16:	68fb      	ldr	r3, [r7, #12]
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	68ba      	ldr	r2, [r7, #8]
 8008e1c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8008e1e:	e007      	b.n	8008e30 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8008e20:	68fb      	ldr	r3, [r7, #12]
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	68ba      	ldr	r2, [r7, #8]
 8008e26:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	687a      	ldr	r2, [r7, #4]
 8008e2e:	60da      	str	r2, [r3, #12]
}
 8008e30:	bf00      	nop
 8008e32:	3714      	adds	r7, #20
 8008e34:	46bd      	mov	sp, r7
 8008e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e3a:	4770      	bx	lr

08008e3c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008e3c:	b480      	push	{r7}
 8008e3e:	b087      	sub	sp, #28
 8008e40:	af00      	add	r7, sp, #0
 8008e42:	6078      	str	r0, [r7, #4]
 8008e44:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8008e46:	2300      	movs	r3, #0
 8008e48:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8008e4a:	e14e      	b.n	80090ea <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8008e4c:	683b      	ldr	r3, [r7, #0]
 8008e4e:	681a      	ldr	r2, [r3, #0]
 8008e50:	2101      	movs	r1, #1
 8008e52:	697b      	ldr	r3, [r7, #20]
 8008e54:	fa01 f303 	lsl.w	r3, r1, r3
 8008e58:	4013      	ands	r3, r2
 8008e5a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8008e5c:	68fb      	ldr	r3, [r7, #12]
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	f000 8140 	beq.w	80090e4 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8008e64:	683b      	ldr	r3, [r7, #0]
 8008e66:	685b      	ldr	r3, [r3, #4]
 8008e68:	f003 0303 	and.w	r3, r3, #3
 8008e6c:	2b01      	cmp	r3, #1
 8008e6e:	d005      	beq.n	8008e7c <HAL_GPIO_Init+0x40>
 8008e70:	683b      	ldr	r3, [r7, #0]
 8008e72:	685b      	ldr	r3, [r3, #4]
 8008e74:	f003 0303 	and.w	r3, r3, #3
 8008e78:	2b02      	cmp	r3, #2
 8008e7a:	d130      	bne.n	8008ede <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	689b      	ldr	r3, [r3, #8]
 8008e80:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8008e82:	697b      	ldr	r3, [r7, #20]
 8008e84:	005b      	lsls	r3, r3, #1
 8008e86:	2203      	movs	r2, #3
 8008e88:	fa02 f303 	lsl.w	r3, r2, r3
 8008e8c:	43db      	mvns	r3, r3
 8008e8e:	693a      	ldr	r2, [r7, #16]
 8008e90:	4013      	ands	r3, r2
 8008e92:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8008e94:	683b      	ldr	r3, [r7, #0]
 8008e96:	68da      	ldr	r2, [r3, #12]
 8008e98:	697b      	ldr	r3, [r7, #20]
 8008e9a:	005b      	lsls	r3, r3, #1
 8008e9c:	fa02 f303 	lsl.w	r3, r2, r3
 8008ea0:	693a      	ldr	r2, [r7, #16]
 8008ea2:	4313      	orrs	r3, r2
 8008ea4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	693a      	ldr	r2, [r7, #16]
 8008eaa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	685b      	ldr	r3, [r3, #4]
 8008eb0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8008eb2:	2201      	movs	r2, #1
 8008eb4:	697b      	ldr	r3, [r7, #20]
 8008eb6:	fa02 f303 	lsl.w	r3, r2, r3
 8008eba:	43db      	mvns	r3, r3
 8008ebc:	693a      	ldr	r2, [r7, #16]
 8008ebe:	4013      	ands	r3, r2
 8008ec0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8008ec2:	683b      	ldr	r3, [r7, #0]
 8008ec4:	685b      	ldr	r3, [r3, #4]
 8008ec6:	091b      	lsrs	r3, r3, #4
 8008ec8:	f003 0201 	and.w	r2, r3, #1
 8008ecc:	697b      	ldr	r3, [r7, #20]
 8008ece:	fa02 f303 	lsl.w	r3, r2, r3
 8008ed2:	693a      	ldr	r2, [r7, #16]
 8008ed4:	4313      	orrs	r3, r2
 8008ed6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	693a      	ldr	r2, [r7, #16]
 8008edc:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8008ede:	683b      	ldr	r3, [r7, #0]
 8008ee0:	685b      	ldr	r3, [r3, #4]
 8008ee2:	f003 0303 	and.w	r3, r3, #3
 8008ee6:	2b03      	cmp	r3, #3
 8008ee8:	d017      	beq.n	8008f1a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	68db      	ldr	r3, [r3, #12]
 8008eee:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8008ef0:	697b      	ldr	r3, [r7, #20]
 8008ef2:	005b      	lsls	r3, r3, #1
 8008ef4:	2203      	movs	r2, #3
 8008ef6:	fa02 f303 	lsl.w	r3, r2, r3
 8008efa:	43db      	mvns	r3, r3
 8008efc:	693a      	ldr	r2, [r7, #16]
 8008efe:	4013      	ands	r3, r2
 8008f00:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008f02:	683b      	ldr	r3, [r7, #0]
 8008f04:	689a      	ldr	r2, [r3, #8]
 8008f06:	697b      	ldr	r3, [r7, #20]
 8008f08:	005b      	lsls	r3, r3, #1
 8008f0a:	fa02 f303 	lsl.w	r3, r2, r3
 8008f0e:	693a      	ldr	r2, [r7, #16]
 8008f10:	4313      	orrs	r3, r2
 8008f12:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	693a      	ldr	r2, [r7, #16]
 8008f18:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008f1a:	683b      	ldr	r3, [r7, #0]
 8008f1c:	685b      	ldr	r3, [r3, #4]
 8008f1e:	f003 0303 	and.w	r3, r3, #3
 8008f22:	2b02      	cmp	r3, #2
 8008f24:	d123      	bne.n	8008f6e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8008f26:	697b      	ldr	r3, [r7, #20]
 8008f28:	08da      	lsrs	r2, r3, #3
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	3208      	adds	r2, #8
 8008f2e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f32:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8008f34:	697b      	ldr	r3, [r7, #20]
 8008f36:	f003 0307 	and.w	r3, r3, #7
 8008f3a:	009b      	lsls	r3, r3, #2
 8008f3c:	220f      	movs	r2, #15
 8008f3e:	fa02 f303 	lsl.w	r3, r2, r3
 8008f42:	43db      	mvns	r3, r3
 8008f44:	693a      	ldr	r2, [r7, #16]
 8008f46:	4013      	ands	r3, r2
 8008f48:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8008f4a:	683b      	ldr	r3, [r7, #0]
 8008f4c:	691a      	ldr	r2, [r3, #16]
 8008f4e:	697b      	ldr	r3, [r7, #20]
 8008f50:	f003 0307 	and.w	r3, r3, #7
 8008f54:	009b      	lsls	r3, r3, #2
 8008f56:	fa02 f303 	lsl.w	r3, r2, r3
 8008f5a:	693a      	ldr	r2, [r7, #16]
 8008f5c:	4313      	orrs	r3, r2
 8008f5e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8008f60:	697b      	ldr	r3, [r7, #20]
 8008f62:	08da      	lsrs	r2, r3, #3
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	3208      	adds	r2, #8
 8008f68:	6939      	ldr	r1, [r7, #16]
 8008f6a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8008f74:	697b      	ldr	r3, [r7, #20]
 8008f76:	005b      	lsls	r3, r3, #1
 8008f78:	2203      	movs	r2, #3
 8008f7a:	fa02 f303 	lsl.w	r3, r2, r3
 8008f7e:	43db      	mvns	r3, r3
 8008f80:	693a      	ldr	r2, [r7, #16]
 8008f82:	4013      	ands	r3, r2
 8008f84:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8008f86:	683b      	ldr	r3, [r7, #0]
 8008f88:	685b      	ldr	r3, [r3, #4]
 8008f8a:	f003 0203 	and.w	r2, r3, #3
 8008f8e:	697b      	ldr	r3, [r7, #20]
 8008f90:	005b      	lsls	r3, r3, #1
 8008f92:	fa02 f303 	lsl.w	r3, r2, r3
 8008f96:	693a      	ldr	r2, [r7, #16]
 8008f98:	4313      	orrs	r3, r2
 8008f9a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	693a      	ldr	r2, [r7, #16]
 8008fa0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8008fa2:	683b      	ldr	r3, [r7, #0]
 8008fa4:	685b      	ldr	r3, [r3, #4]
 8008fa6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8008faa:	2b00      	cmp	r3, #0
 8008fac:	f000 809a 	beq.w	80090e4 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008fb0:	4b55      	ldr	r3, [pc, #340]	@ (8009108 <HAL_GPIO_Init+0x2cc>)
 8008fb2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008fb4:	4a54      	ldr	r2, [pc, #336]	@ (8009108 <HAL_GPIO_Init+0x2cc>)
 8008fb6:	f043 0301 	orr.w	r3, r3, #1
 8008fba:	6613      	str	r3, [r2, #96]	@ 0x60
 8008fbc:	4b52      	ldr	r3, [pc, #328]	@ (8009108 <HAL_GPIO_Init+0x2cc>)
 8008fbe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008fc0:	f003 0301 	and.w	r3, r3, #1
 8008fc4:	60bb      	str	r3, [r7, #8]
 8008fc6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8008fc8:	4a50      	ldr	r2, [pc, #320]	@ (800910c <HAL_GPIO_Init+0x2d0>)
 8008fca:	697b      	ldr	r3, [r7, #20]
 8008fcc:	089b      	lsrs	r3, r3, #2
 8008fce:	3302      	adds	r3, #2
 8008fd0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008fd4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8008fd6:	697b      	ldr	r3, [r7, #20]
 8008fd8:	f003 0303 	and.w	r3, r3, #3
 8008fdc:	009b      	lsls	r3, r3, #2
 8008fde:	220f      	movs	r2, #15
 8008fe0:	fa02 f303 	lsl.w	r3, r2, r3
 8008fe4:	43db      	mvns	r3, r3
 8008fe6:	693a      	ldr	r2, [r7, #16]
 8008fe8:	4013      	ands	r3, r2
 8008fea:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8008ff2:	d013      	beq.n	800901c <HAL_GPIO_Init+0x1e0>
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	4a46      	ldr	r2, [pc, #280]	@ (8009110 <HAL_GPIO_Init+0x2d4>)
 8008ff8:	4293      	cmp	r3, r2
 8008ffa:	d00d      	beq.n	8009018 <HAL_GPIO_Init+0x1dc>
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	4a45      	ldr	r2, [pc, #276]	@ (8009114 <HAL_GPIO_Init+0x2d8>)
 8009000:	4293      	cmp	r3, r2
 8009002:	d007      	beq.n	8009014 <HAL_GPIO_Init+0x1d8>
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	4a44      	ldr	r2, [pc, #272]	@ (8009118 <HAL_GPIO_Init+0x2dc>)
 8009008:	4293      	cmp	r3, r2
 800900a:	d101      	bne.n	8009010 <HAL_GPIO_Init+0x1d4>
 800900c:	2303      	movs	r3, #3
 800900e:	e006      	b.n	800901e <HAL_GPIO_Init+0x1e2>
 8009010:	2307      	movs	r3, #7
 8009012:	e004      	b.n	800901e <HAL_GPIO_Init+0x1e2>
 8009014:	2302      	movs	r3, #2
 8009016:	e002      	b.n	800901e <HAL_GPIO_Init+0x1e2>
 8009018:	2301      	movs	r3, #1
 800901a:	e000      	b.n	800901e <HAL_GPIO_Init+0x1e2>
 800901c:	2300      	movs	r3, #0
 800901e:	697a      	ldr	r2, [r7, #20]
 8009020:	f002 0203 	and.w	r2, r2, #3
 8009024:	0092      	lsls	r2, r2, #2
 8009026:	4093      	lsls	r3, r2
 8009028:	693a      	ldr	r2, [r7, #16]
 800902a:	4313      	orrs	r3, r2
 800902c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800902e:	4937      	ldr	r1, [pc, #220]	@ (800910c <HAL_GPIO_Init+0x2d0>)
 8009030:	697b      	ldr	r3, [r7, #20]
 8009032:	089b      	lsrs	r3, r3, #2
 8009034:	3302      	adds	r3, #2
 8009036:	693a      	ldr	r2, [r7, #16]
 8009038:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800903c:	4b37      	ldr	r3, [pc, #220]	@ (800911c <HAL_GPIO_Init+0x2e0>)
 800903e:	689b      	ldr	r3, [r3, #8]
 8009040:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8009042:	68fb      	ldr	r3, [r7, #12]
 8009044:	43db      	mvns	r3, r3
 8009046:	693a      	ldr	r2, [r7, #16]
 8009048:	4013      	ands	r3, r2
 800904a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800904c:	683b      	ldr	r3, [r7, #0]
 800904e:	685b      	ldr	r3, [r3, #4]
 8009050:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8009054:	2b00      	cmp	r3, #0
 8009056:	d003      	beq.n	8009060 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8009058:	693a      	ldr	r2, [r7, #16]
 800905a:	68fb      	ldr	r3, [r7, #12]
 800905c:	4313      	orrs	r3, r2
 800905e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8009060:	4a2e      	ldr	r2, [pc, #184]	@ (800911c <HAL_GPIO_Init+0x2e0>)
 8009062:	693b      	ldr	r3, [r7, #16]
 8009064:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8009066:	4b2d      	ldr	r3, [pc, #180]	@ (800911c <HAL_GPIO_Init+0x2e0>)
 8009068:	68db      	ldr	r3, [r3, #12]
 800906a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800906c:	68fb      	ldr	r3, [r7, #12]
 800906e:	43db      	mvns	r3, r3
 8009070:	693a      	ldr	r2, [r7, #16]
 8009072:	4013      	ands	r3, r2
 8009074:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8009076:	683b      	ldr	r3, [r7, #0]
 8009078:	685b      	ldr	r3, [r3, #4]
 800907a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800907e:	2b00      	cmp	r3, #0
 8009080:	d003      	beq.n	800908a <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8009082:	693a      	ldr	r2, [r7, #16]
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	4313      	orrs	r3, r2
 8009088:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800908a:	4a24      	ldr	r2, [pc, #144]	@ (800911c <HAL_GPIO_Init+0x2e0>)
 800908c:	693b      	ldr	r3, [r7, #16]
 800908e:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8009090:	4b22      	ldr	r3, [pc, #136]	@ (800911c <HAL_GPIO_Init+0x2e0>)
 8009092:	685b      	ldr	r3, [r3, #4]
 8009094:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8009096:	68fb      	ldr	r3, [r7, #12]
 8009098:	43db      	mvns	r3, r3
 800909a:	693a      	ldr	r2, [r7, #16]
 800909c:	4013      	ands	r3, r2
 800909e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80090a0:	683b      	ldr	r3, [r7, #0]
 80090a2:	685b      	ldr	r3, [r3, #4]
 80090a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80090a8:	2b00      	cmp	r3, #0
 80090aa:	d003      	beq.n	80090b4 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 80090ac:	693a      	ldr	r2, [r7, #16]
 80090ae:	68fb      	ldr	r3, [r7, #12]
 80090b0:	4313      	orrs	r3, r2
 80090b2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80090b4:	4a19      	ldr	r2, [pc, #100]	@ (800911c <HAL_GPIO_Init+0x2e0>)
 80090b6:	693b      	ldr	r3, [r7, #16]
 80090b8:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80090ba:	4b18      	ldr	r3, [pc, #96]	@ (800911c <HAL_GPIO_Init+0x2e0>)
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80090c0:	68fb      	ldr	r3, [r7, #12]
 80090c2:	43db      	mvns	r3, r3
 80090c4:	693a      	ldr	r2, [r7, #16]
 80090c6:	4013      	ands	r3, r2
 80090c8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80090ca:	683b      	ldr	r3, [r7, #0]
 80090cc:	685b      	ldr	r3, [r3, #4]
 80090ce:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	d003      	beq.n	80090de <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 80090d6:	693a      	ldr	r2, [r7, #16]
 80090d8:	68fb      	ldr	r3, [r7, #12]
 80090da:	4313      	orrs	r3, r2
 80090dc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80090de:	4a0f      	ldr	r2, [pc, #60]	@ (800911c <HAL_GPIO_Init+0x2e0>)
 80090e0:	693b      	ldr	r3, [r7, #16]
 80090e2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80090e4:	697b      	ldr	r3, [r7, #20]
 80090e6:	3301      	adds	r3, #1
 80090e8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80090ea:	683b      	ldr	r3, [r7, #0]
 80090ec:	681a      	ldr	r2, [r3, #0]
 80090ee:	697b      	ldr	r3, [r7, #20]
 80090f0:	fa22 f303 	lsr.w	r3, r2, r3
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	f47f aea9 	bne.w	8008e4c <HAL_GPIO_Init+0x10>
  }
}
 80090fa:	bf00      	nop
 80090fc:	bf00      	nop
 80090fe:	371c      	adds	r7, #28
 8009100:	46bd      	mov	sp, r7
 8009102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009106:	4770      	bx	lr
 8009108:	40021000 	.word	0x40021000
 800910c:	40010000 	.word	0x40010000
 8009110:	48000400 	.word	0x48000400
 8009114:	48000800 	.word	0x48000800
 8009118:	48000c00 	.word	0x48000c00
 800911c:	40010400 	.word	0x40010400

08009120 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8009120:	b480      	push	{r7}
 8009122:	b083      	sub	sp, #12
 8009124:	af00      	add	r7, sp, #0
 8009126:	6078      	str	r0, [r7, #4]
 8009128:	460b      	mov	r3, r1
 800912a:	807b      	strh	r3, [r7, #2]
 800912c:	4613      	mov	r3, r2
 800912e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8009130:	787b      	ldrb	r3, [r7, #1]
 8009132:	2b00      	cmp	r3, #0
 8009134:	d003      	beq.n	800913e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8009136:	887a      	ldrh	r2, [r7, #2]
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800913c:	e002      	b.n	8009144 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800913e:	887a      	ldrh	r2, [r7, #2]
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8009144:	bf00      	nop
 8009146:	370c      	adds	r7, #12
 8009148:	46bd      	mov	sp, r7
 800914a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800914e:	4770      	bx	lr

08009150 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8009150:	b580      	push	{r7, lr}
 8009152:	b082      	sub	sp, #8
 8009154:	af00      	add	r7, sp, #0
 8009156:	4603      	mov	r3, r0
 8009158:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800915a:	4b08      	ldr	r3, [pc, #32]	@ (800917c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800915c:	695a      	ldr	r2, [r3, #20]
 800915e:	88fb      	ldrh	r3, [r7, #6]
 8009160:	4013      	ands	r3, r2
 8009162:	2b00      	cmp	r3, #0
 8009164:	d006      	beq.n	8009174 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8009166:	4a05      	ldr	r2, [pc, #20]	@ (800917c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8009168:	88fb      	ldrh	r3, [r7, #6]
 800916a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800916c:	88fb      	ldrh	r3, [r7, #6]
 800916e:	4618      	mov	r0, r3
 8009170:	f7fc feb4 	bl	8005edc <HAL_GPIO_EXTI_Callback>
  }
}
 8009174:	bf00      	nop
 8009176:	3708      	adds	r7, #8
 8009178:	46bd      	mov	sp, r7
 800917a:	bd80      	pop	{r7, pc}
 800917c:	40010400 	.word	0x40010400

08009180 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8009180:	b580      	push	{r7, lr}
 8009182:	b082      	sub	sp, #8
 8009184:	af00      	add	r7, sp, #0
 8009186:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	2b00      	cmp	r3, #0
 800918c:	d101      	bne.n	8009192 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800918e:	2301      	movs	r3, #1
 8009190:	e08d      	b.n	80092ae <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009198:	b2db      	uxtb	r3, r3
 800919a:	2b00      	cmp	r3, #0
 800919c:	d106      	bne.n	80091ac <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	2200      	movs	r2, #0
 80091a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80091a6:	6878      	ldr	r0, [r7, #4]
 80091a8:	f7fd fad6 	bl	8006758 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	2224      	movs	r2, #36	@ 0x24
 80091b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	681a      	ldr	r2, [r3, #0]
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	f022 0201 	bic.w	r2, r2, #1
 80091c2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	685a      	ldr	r2, [r3, #4]
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	681b      	ldr	r3, [r3, #0]
 80091cc:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80091d0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	681b      	ldr	r3, [r3, #0]
 80091d6:	689a      	ldr	r2, [r3, #8]
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	681b      	ldr	r3, [r3, #0]
 80091dc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80091e0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	68db      	ldr	r3, [r3, #12]
 80091e6:	2b01      	cmp	r3, #1
 80091e8:	d107      	bne.n	80091fa <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	689a      	ldr	r2, [r3, #8]
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80091f6:	609a      	str	r2, [r3, #8]
 80091f8:	e006      	b.n	8009208 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	689a      	ldr	r2, [r3, #8]
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	681b      	ldr	r3, [r3, #0]
 8009202:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8009206:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	68db      	ldr	r3, [r3, #12]
 800920c:	2b02      	cmp	r3, #2
 800920e:	d108      	bne.n	8009222 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	685a      	ldr	r2, [r3, #4]
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	681b      	ldr	r3, [r3, #0]
 800921a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800921e:	605a      	str	r2, [r3, #4]
 8009220:	e007      	b.n	8009232 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	685a      	ldr	r2, [r3, #4]
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009230:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	685b      	ldr	r3, [r3, #4]
 8009238:	687a      	ldr	r2, [r7, #4]
 800923a:	6812      	ldr	r2, [r2, #0]
 800923c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8009240:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009244:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	681b      	ldr	r3, [r3, #0]
 800924a:	68da      	ldr	r2, [r3, #12]
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8009254:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	691a      	ldr	r2, [r3, #16]
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	695b      	ldr	r3, [r3, #20]
 800925e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	699b      	ldr	r3, [r3, #24]
 8009266:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	681b      	ldr	r3, [r3, #0]
 800926c:	430a      	orrs	r2, r1
 800926e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	69d9      	ldr	r1, [r3, #28]
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	6a1a      	ldr	r2, [r3, #32]
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	681b      	ldr	r3, [r3, #0]
 800927c:	430a      	orrs	r2, r1
 800927e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	681b      	ldr	r3, [r3, #0]
 8009284:	681a      	ldr	r2, [r3, #0]
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	681b      	ldr	r3, [r3, #0]
 800928a:	f042 0201 	orr.w	r2, r2, #1
 800928e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	2200      	movs	r2, #0
 8009294:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	2220      	movs	r2, #32
 800929a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	2200      	movs	r2, #0
 80092a2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	2200      	movs	r2, #0
 80092a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80092ac:	2300      	movs	r3, #0
}
 80092ae:	4618      	mov	r0, r3
 80092b0:	3708      	adds	r7, #8
 80092b2:	46bd      	mov	sp, r7
 80092b4:	bd80      	pop	{r7, pc}
	...

080092b8 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80092b8:	b580      	push	{r7, lr}
 80092ba:	b088      	sub	sp, #32
 80092bc:	af02      	add	r7, sp, #8
 80092be:	60f8      	str	r0, [r7, #12]
 80092c0:	4608      	mov	r0, r1
 80092c2:	4611      	mov	r1, r2
 80092c4:	461a      	mov	r2, r3
 80092c6:	4603      	mov	r3, r0
 80092c8:	817b      	strh	r3, [r7, #10]
 80092ca:	460b      	mov	r3, r1
 80092cc:	813b      	strh	r3, [r7, #8]
 80092ce:	4613      	mov	r3, r2
 80092d0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80092d2:	68fb      	ldr	r3, [r7, #12]
 80092d4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80092d8:	b2db      	uxtb	r3, r3
 80092da:	2b20      	cmp	r3, #32
 80092dc:	f040 80f9 	bne.w	80094d2 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80092e0:	6a3b      	ldr	r3, [r7, #32]
 80092e2:	2b00      	cmp	r3, #0
 80092e4:	d002      	beq.n	80092ec <HAL_I2C_Mem_Write+0x34>
 80092e6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80092e8:	2b00      	cmp	r3, #0
 80092ea:	d105      	bne.n	80092f8 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80092f2:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80092f4:	2301      	movs	r3, #1
 80092f6:	e0ed      	b.n	80094d4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80092f8:	68fb      	ldr	r3, [r7, #12]
 80092fa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80092fe:	2b01      	cmp	r3, #1
 8009300:	d101      	bne.n	8009306 <HAL_I2C_Mem_Write+0x4e>
 8009302:	2302      	movs	r3, #2
 8009304:	e0e6      	b.n	80094d4 <HAL_I2C_Mem_Write+0x21c>
 8009306:	68fb      	ldr	r3, [r7, #12]
 8009308:	2201      	movs	r2, #1
 800930a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800930e:	f7fd fc3b 	bl	8006b88 <HAL_GetTick>
 8009312:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8009314:	697b      	ldr	r3, [r7, #20]
 8009316:	9300      	str	r3, [sp, #0]
 8009318:	2319      	movs	r3, #25
 800931a:	2201      	movs	r2, #1
 800931c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8009320:	68f8      	ldr	r0, [r7, #12]
 8009322:	f000 fbaf 	bl	8009a84 <I2C_WaitOnFlagUntilTimeout>
 8009326:	4603      	mov	r3, r0
 8009328:	2b00      	cmp	r3, #0
 800932a:	d001      	beq.n	8009330 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800932c:	2301      	movs	r3, #1
 800932e:	e0d1      	b.n	80094d4 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	2221      	movs	r2, #33	@ 0x21
 8009334:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8009338:	68fb      	ldr	r3, [r7, #12]
 800933a:	2240      	movs	r2, #64	@ 0x40
 800933c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	2200      	movs	r2, #0
 8009344:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8009346:	68fb      	ldr	r3, [r7, #12]
 8009348:	6a3a      	ldr	r2, [r7, #32]
 800934a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800934c:	68fb      	ldr	r3, [r7, #12]
 800934e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8009350:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8009352:	68fb      	ldr	r3, [r7, #12]
 8009354:	2200      	movs	r2, #0
 8009356:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8009358:	88f8      	ldrh	r0, [r7, #6]
 800935a:	893a      	ldrh	r2, [r7, #8]
 800935c:	8979      	ldrh	r1, [r7, #10]
 800935e:	697b      	ldr	r3, [r7, #20]
 8009360:	9301      	str	r3, [sp, #4]
 8009362:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009364:	9300      	str	r3, [sp, #0]
 8009366:	4603      	mov	r3, r0
 8009368:	68f8      	ldr	r0, [r7, #12]
 800936a:	f000 fabf 	bl	80098ec <I2C_RequestMemoryWrite>
 800936e:	4603      	mov	r3, r0
 8009370:	2b00      	cmp	r3, #0
 8009372:	d005      	beq.n	8009380 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009374:	68fb      	ldr	r3, [r7, #12]
 8009376:	2200      	movs	r2, #0
 8009378:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800937c:	2301      	movs	r3, #1
 800937e:	e0a9      	b.n	80094d4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009380:	68fb      	ldr	r3, [r7, #12]
 8009382:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009384:	b29b      	uxth	r3, r3
 8009386:	2bff      	cmp	r3, #255	@ 0xff
 8009388:	d90e      	bls.n	80093a8 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800938a:	68fb      	ldr	r3, [r7, #12]
 800938c:	22ff      	movs	r2, #255	@ 0xff
 800938e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009394:	b2da      	uxtb	r2, r3
 8009396:	8979      	ldrh	r1, [r7, #10]
 8009398:	2300      	movs	r3, #0
 800939a:	9300      	str	r3, [sp, #0]
 800939c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80093a0:	68f8      	ldr	r0, [r7, #12]
 80093a2:	f000 fd33 	bl	8009e0c <I2C_TransferConfig>
 80093a6:	e00f      	b.n	80093c8 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80093a8:	68fb      	ldr	r3, [r7, #12]
 80093aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80093ac:	b29a      	uxth	r2, r3
 80093ae:	68fb      	ldr	r3, [r7, #12]
 80093b0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80093b2:	68fb      	ldr	r3, [r7, #12]
 80093b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80093b6:	b2da      	uxtb	r2, r3
 80093b8:	8979      	ldrh	r1, [r7, #10]
 80093ba:	2300      	movs	r3, #0
 80093bc:	9300      	str	r3, [sp, #0]
 80093be:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80093c2:	68f8      	ldr	r0, [r7, #12]
 80093c4:	f000 fd22 	bl	8009e0c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80093c8:	697a      	ldr	r2, [r7, #20]
 80093ca:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80093cc:	68f8      	ldr	r0, [r7, #12]
 80093ce:	f000 fbb2 	bl	8009b36 <I2C_WaitOnTXISFlagUntilTimeout>
 80093d2:	4603      	mov	r3, r0
 80093d4:	2b00      	cmp	r3, #0
 80093d6:	d001      	beq.n	80093dc <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80093d8:	2301      	movs	r3, #1
 80093da:	e07b      	b.n	80094d4 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80093dc:	68fb      	ldr	r3, [r7, #12]
 80093de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80093e0:	781a      	ldrb	r2, [r3, #0]
 80093e2:	68fb      	ldr	r3, [r7, #12]
 80093e4:	681b      	ldr	r3, [r3, #0]
 80093e6:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80093e8:	68fb      	ldr	r3, [r7, #12]
 80093ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80093ec:	1c5a      	adds	r2, r3, #1
 80093ee:	68fb      	ldr	r3, [r7, #12]
 80093f0:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80093f2:	68fb      	ldr	r3, [r7, #12]
 80093f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80093f6:	b29b      	uxth	r3, r3
 80093f8:	3b01      	subs	r3, #1
 80093fa:	b29a      	uxth	r2, r3
 80093fc:	68fb      	ldr	r3, [r7, #12]
 80093fe:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8009400:	68fb      	ldr	r3, [r7, #12]
 8009402:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009404:	3b01      	subs	r3, #1
 8009406:	b29a      	uxth	r2, r3
 8009408:	68fb      	ldr	r3, [r7, #12]
 800940a:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800940c:	68fb      	ldr	r3, [r7, #12]
 800940e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009410:	b29b      	uxth	r3, r3
 8009412:	2b00      	cmp	r3, #0
 8009414:	d034      	beq.n	8009480 <HAL_I2C_Mem_Write+0x1c8>
 8009416:	68fb      	ldr	r3, [r7, #12]
 8009418:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800941a:	2b00      	cmp	r3, #0
 800941c:	d130      	bne.n	8009480 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800941e:	697b      	ldr	r3, [r7, #20]
 8009420:	9300      	str	r3, [sp, #0]
 8009422:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009424:	2200      	movs	r2, #0
 8009426:	2180      	movs	r1, #128	@ 0x80
 8009428:	68f8      	ldr	r0, [r7, #12]
 800942a:	f000 fb2b 	bl	8009a84 <I2C_WaitOnFlagUntilTimeout>
 800942e:	4603      	mov	r3, r0
 8009430:	2b00      	cmp	r3, #0
 8009432:	d001      	beq.n	8009438 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8009434:	2301      	movs	r3, #1
 8009436:	e04d      	b.n	80094d4 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009438:	68fb      	ldr	r3, [r7, #12]
 800943a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800943c:	b29b      	uxth	r3, r3
 800943e:	2bff      	cmp	r3, #255	@ 0xff
 8009440:	d90e      	bls.n	8009460 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8009442:	68fb      	ldr	r3, [r7, #12]
 8009444:	22ff      	movs	r2, #255	@ 0xff
 8009446:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800944c:	b2da      	uxtb	r2, r3
 800944e:	8979      	ldrh	r1, [r7, #10]
 8009450:	2300      	movs	r3, #0
 8009452:	9300      	str	r3, [sp, #0]
 8009454:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009458:	68f8      	ldr	r0, [r7, #12]
 800945a:	f000 fcd7 	bl	8009e0c <I2C_TransferConfig>
 800945e:	e00f      	b.n	8009480 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8009460:	68fb      	ldr	r3, [r7, #12]
 8009462:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009464:	b29a      	uxth	r2, r3
 8009466:	68fb      	ldr	r3, [r7, #12]
 8009468:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800946a:	68fb      	ldr	r3, [r7, #12]
 800946c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800946e:	b2da      	uxtb	r2, r3
 8009470:	8979      	ldrh	r1, [r7, #10]
 8009472:	2300      	movs	r3, #0
 8009474:	9300      	str	r3, [sp, #0]
 8009476:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800947a:	68f8      	ldr	r0, [r7, #12]
 800947c:	f000 fcc6 	bl	8009e0c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8009480:	68fb      	ldr	r3, [r7, #12]
 8009482:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009484:	b29b      	uxth	r3, r3
 8009486:	2b00      	cmp	r3, #0
 8009488:	d19e      	bne.n	80093c8 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800948a:	697a      	ldr	r2, [r7, #20]
 800948c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800948e:	68f8      	ldr	r0, [r7, #12]
 8009490:	f000 fb98 	bl	8009bc4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8009494:	4603      	mov	r3, r0
 8009496:	2b00      	cmp	r3, #0
 8009498:	d001      	beq.n	800949e <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800949a:	2301      	movs	r3, #1
 800949c:	e01a      	b.n	80094d4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800949e:	68fb      	ldr	r3, [r7, #12]
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	2220      	movs	r2, #32
 80094a4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80094a6:	68fb      	ldr	r3, [r7, #12]
 80094a8:	681b      	ldr	r3, [r3, #0]
 80094aa:	6859      	ldr	r1, [r3, #4]
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	681a      	ldr	r2, [r3, #0]
 80094b0:	4b0a      	ldr	r3, [pc, #40]	@ (80094dc <HAL_I2C_Mem_Write+0x224>)
 80094b2:	400b      	ands	r3, r1
 80094b4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80094b6:	68fb      	ldr	r3, [r7, #12]
 80094b8:	2220      	movs	r2, #32
 80094ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80094be:	68fb      	ldr	r3, [r7, #12]
 80094c0:	2200      	movs	r2, #0
 80094c2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80094c6:	68fb      	ldr	r3, [r7, #12]
 80094c8:	2200      	movs	r2, #0
 80094ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80094ce:	2300      	movs	r3, #0
 80094d0:	e000      	b.n	80094d4 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80094d2:	2302      	movs	r3, #2
  }
}
 80094d4:	4618      	mov	r0, r3
 80094d6:	3718      	adds	r7, #24
 80094d8:	46bd      	mov	sp, r7
 80094da:	bd80      	pop	{r7, pc}
 80094dc:	fe00e800 	.word	0xfe00e800

080094e0 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80094e0:	b580      	push	{r7, lr}
 80094e2:	b088      	sub	sp, #32
 80094e4:	af02      	add	r7, sp, #8
 80094e6:	60f8      	str	r0, [r7, #12]
 80094e8:	4608      	mov	r0, r1
 80094ea:	4611      	mov	r1, r2
 80094ec:	461a      	mov	r2, r3
 80094ee:	4603      	mov	r3, r0
 80094f0:	817b      	strh	r3, [r7, #10]
 80094f2:	460b      	mov	r3, r1
 80094f4:	813b      	strh	r3, [r7, #8]
 80094f6:	4613      	mov	r3, r2
 80094f8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80094fa:	68fb      	ldr	r3, [r7, #12]
 80094fc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009500:	b2db      	uxtb	r3, r3
 8009502:	2b20      	cmp	r3, #32
 8009504:	f040 80fd 	bne.w	8009702 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8009508:	6a3b      	ldr	r3, [r7, #32]
 800950a:	2b00      	cmp	r3, #0
 800950c:	d002      	beq.n	8009514 <HAL_I2C_Mem_Read+0x34>
 800950e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009510:	2b00      	cmp	r3, #0
 8009512:	d105      	bne.n	8009520 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8009514:	68fb      	ldr	r3, [r7, #12]
 8009516:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800951a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800951c:	2301      	movs	r3, #1
 800951e:	e0f1      	b.n	8009704 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009520:	68fb      	ldr	r3, [r7, #12]
 8009522:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009526:	2b01      	cmp	r3, #1
 8009528:	d101      	bne.n	800952e <HAL_I2C_Mem_Read+0x4e>
 800952a:	2302      	movs	r3, #2
 800952c:	e0ea      	b.n	8009704 <HAL_I2C_Mem_Read+0x224>
 800952e:	68fb      	ldr	r3, [r7, #12]
 8009530:	2201      	movs	r2, #1
 8009532:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8009536:	f7fd fb27 	bl	8006b88 <HAL_GetTick>
 800953a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800953c:	697b      	ldr	r3, [r7, #20]
 800953e:	9300      	str	r3, [sp, #0]
 8009540:	2319      	movs	r3, #25
 8009542:	2201      	movs	r2, #1
 8009544:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8009548:	68f8      	ldr	r0, [r7, #12]
 800954a:	f000 fa9b 	bl	8009a84 <I2C_WaitOnFlagUntilTimeout>
 800954e:	4603      	mov	r3, r0
 8009550:	2b00      	cmp	r3, #0
 8009552:	d001      	beq.n	8009558 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8009554:	2301      	movs	r3, #1
 8009556:	e0d5      	b.n	8009704 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8009558:	68fb      	ldr	r3, [r7, #12]
 800955a:	2222      	movs	r2, #34	@ 0x22
 800955c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8009560:	68fb      	ldr	r3, [r7, #12]
 8009562:	2240      	movs	r2, #64	@ 0x40
 8009564:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009568:	68fb      	ldr	r3, [r7, #12]
 800956a:	2200      	movs	r2, #0
 800956c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800956e:	68fb      	ldr	r3, [r7, #12]
 8009570:	6a3a      	ldr	r2, [r7, #32]
 8009572:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8009574:	68fb      	ldr	r3, [r7, #12]
 8009576:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8009578:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800957a:	68fb      	ldr	r3, [r7, #12]
 800957c:	2200      	movs	r2, #0
 800957e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8009580:	88f8      	ldrh	r0, [r7, #6]
 8009582:	893a      	ldrh	r2, [r7, #8]
 8009584:	8979      	ldrh	r1, [r7, #10]
 8009586:	697b      	ldr	r3, [r7, #20]
 8009588:	9301      	str	r3, [sp, #4]
 800958a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800958c:	9300      	str	r3, [sp, #0]
 800958e:	4603      	mov	r3, r0
 8009590:	68f8      	ldr	r0, [r7, #12]
 8009592:	f000 f9ff 	bl	8009994 <I2C_RequestMemoryRead>
 8009596:	4603      	mov	r3, r0
 8009598:	2b00      	cmp	r3, #0
 800959a:	d005      	beq.n	80095a8 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800959c:	68fb      	ldr	r3, [r7, #12]
 800959e:	2200      	movs	r2, #0
 80095a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80095a4:	2301      	movs	r3, #1
 80095a6:	e0ad      	b.n	8009704 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80095a8:	68fb      	ldr	r3, [r7, #12]
 80095aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80095ac:	b29b      	uxth	r3, r3
 80095ae:	2bff      	cmp	r3, #255	@ 0xff
 80095b0:	d90e      	bls.n	80095d0 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 80095b2:	68fb      	ldr	r3, [r7, #12]
 80095b4:	2201      	movs	r2, #1
 80095b6:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80095b8:	68fb      	ldr	r3, [r7, #12]
 80095ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80095bc:	b2da      	uxtb	r2, r3
 80095be:	8979      	ldrh	r1, [r7, #10]
 80095c0:	4b52      	ldr	r3, [pc, #328]	@ (800970c <HAL_I2C_Mem_Read+0x22c>)
 80095c2:	9300      	str	r3, [sp, #0]
 80095c4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80095c8:	68f8      	ldr	r0, [r7, #12]
 80095ca:	f000 fc1f 	bl	8009e0c <I2C_TransferConfig>
 80095ce:	e00f      	b.n	80095f0 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80095d0:	68fb      	ldr	r3, [r7, #12]
 80095d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80095d4:	b29a      	uxth	r2, r3
 80095d6:	68fb      	ldr	r3, [r7, #12]
 80095d8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80095de:	b2da      	uxtb	r2, r3
 80095e0:	8979      	ldrh	r1, [r7, #10]
 80095e2:	4b4a      	ldr	r3, [pc, #296]	@ (800970c <HAL_I2C_Mem_Read+0x22c>)
 80095e4:	9300      	str	r3, [sp, #0]
 80095e6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80095ea:	68f8      	ldr	r0, [r7, #12]
 80095ec:	f000 fc0e 	bl	8009e0c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80095f0:	697b      	ldr	r3, [r7, #20]
 80095f2:	9300      	str	r3, [sp, #0]
 80095f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095f6:	2200      	movs	r2, #0
 80095f8:	2104      	movs	r1, #4
 80095fa:	68f8      	ldr	r0, [r7, #12]
 80095fc:	f000 fa42 	bl	8009a84 <I2C_WaitOnFlagUntilTimeout>
 8009600:	4603      	mov	r3, r0
 8009602:	2b00      	cmp	r3, #0
 8009604:	d001      	beq.n	800960a <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8009606:	2301      	movs	r3, #1
 8009608:	e07c      	b.n	8009704 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800960a:	68fb      	ldr	r3, [r7, #12]
 800960c:	681b      	ldr	r3, [r3, #0]
 800960e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009610:	68fb      	ldr	r3, [r7, #12]
 8009612:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009614:	b2d2      	uxtb	r2, r2
 8009616:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009618:	68fb      	ldr	r3, [r7, #12]
 800961a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800961c:	1c5a      	adds	r2, r3, #1
 800961e:	68fb      	ldr	r3, [r7, #12]
 8009620:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8009622:	68fb      	ldr	r3, [r7, #12]
 8009624:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009626:	3b01      	subs	r3, #1
 8009628:	b29a      	uxth	r2, r3
 800962a:	68fb      	ldr	r3, [r7, #12]
 800962c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800962e:	68fb      	ldr	r3, [r7, #12]
 8009630:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009632:	b29b      	uxth	r3, r3
 8009634:	3b01      	subs	r3, #1
 8009636:	b29a      	uxth	r2, r3
 8009638:	68fb      	ldr	r3, [r7, #12]
 800963a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800963c:	68fb      	ldr	r3, [r7, #12]
 800963e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009640:	b29b      	uxth	r3, r3
 8009642:	2b00      	cmp	r3, #0
 8009644:	d034      	beq.n	80096b0 <HAL_I2C_Mem_Read+0x1d0>
 8009646:	68fb      	ldr	r3, [r7, #12]
 8009648:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800964a:	2b00      	cmp	r3, #0
 800964c:	d130      	bne.n	80096b0 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800964e:	697b      	ldr	r3, [r7, #20]
 8009650:	9300      	str	r3, [sp, #0]
 8009652:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009654:	2200      	movs	r2, #0
 8009656:	2180      	movs	r1, #128	@ 0x80
 8009658:	68f8      	ldr	r0, [r7, #12]
 800965a:	f000 fa13 	bl	8009a84 <I2C_WaitOnFlagUntilTimeout>
 800965e:	4603      	mov	r3, r0
 8009660:	2b00      	cmp	r3, #0
 8009662:	d001      	beq.n	8009668 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8009664:	2301      	movs	r3, #1
 8009666:	e04d      	b.n	8009704 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009668:	68fb      	ldr	r3, [r7, #12]
 800966a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800966c:	b29b      	uxth	r3, r3
 800966e:	2bff      	cmp	r3, #255	@ 0xff
 8009670:	d90e      	bls.n	8009690 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 8009672:	68fb      	ldr	r3, [r7, #12]
 8009674:	2201      	movs	r2, #1
 8009676:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8009678:	68fb      	ldr	r3, [r7, #12]
 800967a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800967c:	b2da      	uxtb	r2, r3
 800967e:	8979      	ldrh	r1, [r7, #10]
 8009680:	2300      	movs	r3, #0
 8009682:	9300      	str	r3, [sp, #0]
 8009684:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009688:	68f8      	ldr	r0, [r7, #12]
 800968a:	f000 fbbf 	bl	8009e0c <I2C_TransferConfig>
 800968e:	e00f      	b.n	80096b0 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8009690:	68fb      	ldr	r3, [r7, #12]
 8009692:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009694:	b29a      	uxth	r2, r3
 8009696:	68fb      	ldr	r3, [r7, #12]
 8009698:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800969a:	68fb      	ldr	r3, [r7, #12]
 800969c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800969e:	b2da      	uxtb	r2, r3
 80096a0:	8979      	ldrh	r1, [r7, #10]
 80096a2:	2300      	movs	r3, #0
 80096a4:	9300      	str	r3, [sp, #0]
 80096a6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80096aa:	68f8      	ldr	r0, [r7, #12]
 80096ac:	f000 fbae 	bl	8009e0c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80096b0:	68fb      	ldr	r3, [r7, #12]
 80096b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80096b4:	b29b      	uxth	r3, r3
 80096b6:	2b00      	cmp	r3, #0
 80096b8:	d19a      	bne.n	80095f0 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80096ba:	697a      	ldr	r2, [r7, #20]
 80096bc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80096be:	68f8      	ldr	r0, [r7, #12]
 80096c0:	f000 fa80 	bl	8009bc4 <I2C_WaitOnSTOPFlagUntilTimeout>
 80096c4:	4603      	mov	r3, r0
 80096c6:	2b00      	cmp	r3, #0
 80096c8:	d001      	beq.n	80096ce <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80096ca:	2301      	movs	r3, #1
 80096cc:	e01a      	b.n	8009704 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80096ce:	68fb      	ldr	r3, [r7, #12]
 80096d0:	681b      	ldr	r3, [r3, #0]
 80096d2:	2220      	movs	r2, #32
 80096d4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80096d6:	68fb      	ldr	r3, [r7, #12]
 80096d8:	681b      	ldr	r3, [r3, #0]
 80096da:	6859      	ldr	r1, [r3, #4]
 80096dc:	68fb      	ldr	r3, [r7, #12]
 80096de:	681a      	ldr	r2, [r3, #0]
 80096e0:	4b0b      	ldr	r3, [pc, #44]	@ (8009710 <HAL_I2C_Mem_Read+0x230>)
 80096e2:	400b      	ands	r3, r1
 80096e4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80096e6:	68fb      	ldr	r3, [r7, #12]
 80096e8:	2220      	movs	r2, #32
 80096ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80096ee:	68fb      	ldr	r3, [r7, #12]
 80096f0:	2200      	movs	r2, #0
 80096f2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80096f6:	68fb      	ldr	r3, [r7, #12]
 80096f8:	2200      	movs	r2, #0
 80096fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80096fe:	2300      	movs	r3, #0
 8009700:	e000      	b.n	8009704 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8009702:	2302      	movs	r3, #2
  }
}
 8009704:	4618      	mov	r0, r3
 8009706:	3718      	adds	r7, #24
 8009708:	46bd      	mov	sp, r7
 800970a:	bd80      	pop	{r7, pc}
 800970c:	80002400 	.word	0x80002400
 8009710:	fe00e800 	.word	0xfe00e800

08009714 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8009714:	b580      	push	{r7, lr}
 8009716:	b08a      	sub	sp, #40	@ 0x28
 8009718:	af02      	add	r7, sp, #8
 800971a:	60f8      	str	r0, [r7, #12]
 800971c:	607a      	str	r2, [r7, #4]
 800971e:	603b      	str	r3, [r7, #0]
 8009720:	460b      	mov	r3, r1
 8009722:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8009724:	2300      	movs	r3, #0
 8009726:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009728:	68fb      	ldr	r3, [r7, #12]
 800972a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800972e:	b2db      	uxtb	r3, r3
 8009730:	2b20      	cmp	r3, #32
 8009732:	f040 80d6 	bne.w	80098e2 <HAL_I2C_IsDeviceReady+0x1ce>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8009736:	68fb      	ldr	r3, [r7, #12]
 8009738:	681b      	ldr	r3, [r3, #0]
 800973a:	699b      	ldr	r3, [r3, #24]
 800973c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009740:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009744:	d101      	bne.n	800974a <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 8009746:	2302      	movs	r3, #2
 8009748:	e0cc      	b.n	80098e4 <HAL_I2C_IsDeviceReady+0x1d0>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800974a:	68fb      	ldr	r3, [r7, #12]
 800974c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009750:	2b01      	cmp	r3, #1
 8009752:	d101      	bne.n	8009758 <HAL_I2C_IsDeviceReady+0x44>
 8009754:	2302      	movs	r3, #2
 8009756:	e0c5      	b.n	80098e4 <HAL_I2C_IsDeviceReady+0x1d0>
 8009758:	68fb      	ldr	r3, [r7, #12]
 800975a:	2201      	movs	r2, #1
 800975c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8009760:	68fb      	ldr	r3, [r7, #12]
 8009762:	2224      	movs	r2, #36	@ 0x24
 8009764:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009768:	68fb      	ldr	r3, [r7, #12]
 800976a:	2200      	movs	r2, #0
 800976c:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 800976e:	68fb      	ldr	r3, [r7, #12]
 8009770:	68db      	ldr	r3, [r3, #12]
 8009772:	2b01      	cmp	r3, #1
 8009774:	d107      	bne.n	8009786 <HAL_I2C_IsDeviceReady+0x72>
 8009776:	897b      	ldrh	r3, [r7, #10]
 8009778:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800977c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8009780:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8009784:	e006      	b.n	8009794 <HAL_I2C_IsDeviceReady+0x80>
 8009786:	897b      	ldrh	r3, [r7, #10]
 8009788:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800978c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8009790:	f443 5320 	orr.w	r3, r3, #10240	@ 0x2800
 8009794:	68fa      	ldr	r2, [r7, #12]
 8009796:	6812      	ldr	r2, [r2, #0]
 8009798:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 800979a:	f7fd f9f5 	bl	8006b88 <HAL_GetTick>
 800979e:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 80097a0:	68fb      	ldr	r3, [r7, #12]
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	699b      	ldr	r3, [r3, #24]
 80097a6:	f003 0320 	and.w	r3, r3, #32
 80097aa:	2b20      	cmp	r3, #32
 80097ac:	bf0c      	ite	eq
 80097ae:	2301      	moveq	r3, #1
 80097b0:	2300      	movne	r3, #0
 80097b2:	b2db      	uxtb	r3, r3
 80097b4:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80097b6:	68fb      	ldr	r3, [r7, #12]
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	699b      	ldr	r3, [r3, #24]
 80097bc:	f003 0310 	and.w	r3, r3, #16
 80097c0:	2b10      	cmp	r3, #16
 80097c2:	bf0c      	ite	eq
 80097c4:	2301      	moveq	r3, #1
 80097c6:	2300      	movne	r3, #0
 80097c8:	b2db      	uxtb	r3, r3
 80097ca:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 80097cc:	e034      	b.n	8009838 <HAL_I2C_IsDeviceReady+0x124>
      {
        if (Timeout != HAL_MAX_DELAY)
 80097ce:	683b      	ldr	r3, [r7, #0]
 80097d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80097d4:	d01a      	beq.n	800980c <HAL_I2C_IsDeviceReady+0xf8>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80097d6:	f7fd f9d7 	bl	8006b88 <HAL_GetTick>
 80097da:	4602      	mov	r2, r0
 80097dc:	69bb      	ldr	r3, [r7, #24]
 80097de:	1ad3      	subs	r3, r2, r3
 80097e0:	683a      	ldr	r2, [r7, #0]
 80097e2:	429a      	cmp	r2, r3
 80097e4:	d302      	bcc.n	80097ec <HAL_I2C_IsDeviceReady+0xd8>
 80097e6:	683b      	ldr	r3, [r7, #0]
 80097e8:	2b00      	cmp	r3, #0
 80097ea:	d10f      	bne.n	800980c <HAL_I2C_IsDeviceReady+0xf8>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 80097ec:	68fb      	ldr	r3, [r7, #12]
 80097ee:	2220      	movs	r2, #32
 80097f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80097f4:	68fb      	ldr	r3, [r7, #12]
 80097f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80097f8:	f043 0220 	orr.w	r2, r3, #32
 80097fc:	68fb      	ldr	r3, [r7, #12]
 80097fe:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8009800:	68fb      	ldr	r3, [r7, #12]
 8009802:	2200      	movs	r2, #0
 8009804:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 8009808:	2301      	movs	r3, #1
 800980a:	e06b      	b.n	80098e4 <HAL_I2C_IsDeviceReady+0x1d0>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 800980c:	68fb      	ldr	r3, [r7, #12]
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	699b      	ldr	r3, [r3, #24]
 8009812:	f003 0320 	and.w	r3, r3, #32
 8009816:	2b20      	cmp	r3, #32
 8009818:	bf0c      	ite	eq
 800981a:	2301      	moveq	r3, #1
 800981c:	2300      	movne	r3, #0
 800981e:	b2db      	uxtb	r3, r3
 8009820:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8009822:	68fb      	ldr	r3, [r7, #12]
 8009824:	681b      	ldr	r3, [r3, #0]
 8009826:	699b      	ldr	r3, [r3, #24]
 8009828:	f003 0310 	and.w	r3, r3, #16
 800982c:	2b10      	cmp	r3, #16
 800982e:	bf0c      	ite	eq
 8009830:	2301      	moveq	r3, #1
 8009832:	2300      	movne	r3, #0
 8009834:	b2db      	uxtb	r3, r3
 8009836:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8009838:	7ffb      	ldrb	r3, [r7, #31]
 800983a:	2b00      	cmp	r3, #0
 800983c:	d102      	bne.n	8009844 <HAL_I2C_IsDeviceReady+0x130>
 800983e:	7fbb      	ldrb	r3, [r7, #30]
 8009840:	2b00      	cmp	r3, #0
 8009842:	d0c4      	beq.n	80097ce <HAL_I2C_IsDeviceReady+0xba>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8009844:	68fb      	ldr	r3, [r7, #12]
 8009846:	681b      	ldr	r3, [r3, #0]
 8009848:	699b      	ldr	r3, [r3, #24]
 800984a:	f003 0310 	and.w	r3, r3, #16
 800984e:	2b10      	cmp	r3, #16
 8009850:	d01a      	beq.n	8009888 <HAL_I2C_IsDeviceReady+0x174>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8009852:	69bb      	ldr	r3, [r7, #24]
 8009854:	9300      	str	r3, [sp, #0]
 8009856:	683b      	ldr	r3, [r7, #0]
 8009858:	2200      	movs	r2, #0
 800985a:	2120      	movs	r1, #32
 800985c:	68f8      	ldr	r0, [r7, #12]
 800985e:	f000 f911 	bl	8009a84 <I2C_WaitOnFlagUntilTimeout>
 8009862:	4603      	mov	r3, r0
 8009864:	2b00      	cmp	r3, #0
 8009866:	d001      	beq.n	800986c <HAL_I2C_IsDeviceReady+0x158>
        {
          return HAL_ERROR;
 8009868:	2301      	movs	r3, #1
 800986a:	e03b      	b.n	80098e4 <HAL_I2C_IsDeviceReady+0x1d0>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800986c:	68fb      	ldr	r3, [r7, #12]
 800986e:	681b      	ldr	r3, [r3, #0]
 8009870:	2220      	movs	r2, #32
 8009872:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8009874:	68fb      	ldr	r3, [r7, #12]
 8009876:	2220      	movs	r2, #32
 8009878:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800987c:	68fb      	ldr	r3, [r7, #12]
 800987e:	2200      	movs	r2, #0
 8009880:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_OK;
 8009884:	2300      	movs	r3, #0
 8009886:	e02d      	b.n	80098e4 <HAL_I2C_IsDeviceReady+0x1d0>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8009888:	69bb      	ldr	r3, [r7, #24]
 800988a:	9300      	str	r3, [sp, #0]
 800988c:	683b      	ldr	r3, [r7, #0]
 800988e:	2200      	movs	r2, #0
 8009890:	2120      	movs	r1, #32
 8009892:	68f8      	ldr	r0, [r7, #12]
 8009894:	f000 f8f6 	bl	8009a84 <I2C_WaitOnFlagUntilTimeout>
 8009898:	4603      	mov	r3, r0
 800989a:	2b00      	cmp	r3, #0
 800989c:	d001      	beq.n	80098a2 <HAL_I2C_IsDeviceReady+0x18e>
        {
          return HAL_ERROR;
 800989e:	2301      	movs	r3, #1
 80098a0:	e020      	b.n	80098e4 <HAL_I2C_IsDeviceReady+0x1d0>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80098a2:	68fb      	ldr	r3, [r7, #12]
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	2210      	movs	r2, #16
 80098a8:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80098aa:	68fb      	ldr	r3, [r7, #12]
 80098ac:	681b      	ldr	r3, [r3, #0]
 80098ae:	2220      	movs	r2, #32
 80098b0:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 80098b2:	697b      	ldr	r3, [r7, #20]
 80098b4:	3301      	adds	r3, #1
 80098b6:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 80098b8:	697b      	ldr	r3, [r7, #20]
 80098ba:	687a      	ldr	r2, [r7, #4]
 80098bc:	429a      	cmp	r2, r3
 80098be:	f63f af56 	bhi.w	800976e <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 80098c2:	68fb      	ldr	r3, [r7, #12]
 80098c4:	2220      	movs	r2, #32
 80098c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80098ca:	68fb      	ldr	r3, [r7, #12]
 80098cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80098ce:	f043 0220 	orr.w	r2, r3, #32
 80098d2:	68fb      	ldr	r3, [r7, #12]
 80098d4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80098d6:	68fb      	ldr	r3, [r7, #12]
 80098d8:	2200      	movs	r2, #0
 80098da:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 80098de:	2301      	movs	r3, #1
 80098e0:	e000      	b.n	80098e4 <HAL_I2C_IsDeviceReady+0x1d0>
  }
  else
  {
    return HAL_BUSY;
 80098e2:	2302      	movs	r3, #2
  }
}
 80098e4:	4618      	mov	r0, r3
 80098e6:	3720      	adds	r7, #32
 80098e8:	46bd      	mov	sp, r7
 80098ea:	bd80      	pop	{r7, pc}

080098ec <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80098ec:	b580      	push	{r7, lr}
 80098ee:	b086      	sub	sp, #24
 80098f0:	af02      	add	r7, sp, #8
 80098f2:	60f8      	str	r0, [r7, #12]
 80098f4:	4608      	mov	r0, r1
 80098f6:	4611      	mov	r1, r2
 80098f8:	461a      	mov	r2, r3
 80098fa:	4603      	mov	r3, r0
 80098fc:	817b      	strh	r3, [r7, #10]
 80098fe:	460b      	mov	r3, r1
 8009900:	813b      	strh	r3, [r7, #8]
 8009902:	4613      	mov	r3, r2
 8009904:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8009906:	88fb      	ldrh	r3, [r7, #6]
 8009908:	b2da      	uxtb	r2, r3
 800990a:	8979      	ldrh	r1, [r7, #10]
 800990c:	4b20      	ldr	r3, [pc, #128]	@ (8009990 <I2C_RequestMemoryWrite+0xa4>)
 800990e:	9300      	str	r3, [sp, #0]
 8009910:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009914:	68f8      	ldr	r0, [r7, #12]
 8009916:	f000 fa79 	bl	8009e0c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800991a:	69fa      	ldr	r2, [r7, #28]
 800991c:	69b9      	ldr	r1, [r7, #24]
 800991e:	68f8      	ldr	r0, [r7, #12]
 8009920:	f000 f909 	bl	8009b36 <I2C_WaitOnTXISFlagUntilTimeout>
 8009924:	4603      	mov	r3, r0
 8009926:	2b00      	cmp	r3, #0
 8009928:	d001      	beq.n	800992e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800992a:	2301      	movs	r3, #1
 800992c:	e02c      	b.n	8009988 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800992e:	88fb      	ldrh	r3, [r7, #6]
 8009930:	2b01      	cmp	r3, #1
 8009932:	d105      	bne.n	8009940 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8009934:	893b      	ldrh	r3, [r7, #8]
 8009936:	b2da      	uxtb	r2, r3
 8009938:	68fb      	ldr	r3, [r7, #12]
 800993a:	681b      	ldr	r3, [r3, #0]
 800993c:	629a      	str	r2, [r3, #40]	@ 0x28
 800993e:	e015      	b.n	800996c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8009940:	893b      	ldrh	r3, [r7, #8]
 8009942:	0a1b      	lsrs	r3, r3, #8
 8009944:	b29b      	uxth	r3, r3
 8009946:	b2da      	uxtb	r2, r3
 8009948:	68fb      	ldr	r3, [r7, #12]
 800994a:	681b      	ldr	r3, [r3, #0]
 800994c:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800994e:	69fa      	ldr	r2, [r7, #28]
 8009950:	69b9      	ldr	r1, [r7, #24]
 8009952:	68f8      	ldr	r0, [r7, #12]
 8009954:	f000 f8ef 	bl	8009b36 <I2C_WaitOnTXISFlagUntilTimeout>
 8009958:	4603      	mov	r3, r0
 800995a:	2b00      	cmp	r3, #0
 800995c:	d001      	beq.n	8009962 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800995e:	2301      	movs	r3, #1
 8009960:	e012      	b.n	8009988 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8009962:	893b      	ldrh	r3, [r7, #8]
 8009964:	b2da      	uxtb	r2, r3
 8009966:	68fb      	ldr	r3, [r7, #12]
 8009968:	681b      	ldr	r3, [r3, #0]
 800996a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800996c:	69fb      	ldr	r3, [r7, #28]
 800996e:	9300      	str	r3, [sp, #0]
 8009970:	69bb      	ldr	r3, [r7, #24]
 8009972:	2200      	movs	r2, #0
 8009974:	2180      	movs	r1, #128	@ 0x80
 8009976:	68f8      	ldr	r0, [r7, #12]
 8009978:	f000 f884 	bl	8009a84 <I2C_WaitOnFlagUntilTimeout>
 800997c:	4603      	mov	r3, r0
 800997e:	2b00      	cmp	r3, #0
 8009980:	d001      	beq.n	8009986 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8009982:	2301      	movs	r3, #1
 8009984:	e000      	b.n	8009988 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8009986:	2300      	movs	r3, #0
}
 8009988:	4618      	mov	r0, r3
 800998a:	3710      	adds	r7, #16
 800998c:	46bd      	mov	sp, r7
 800998e:	bd80      	pop	{r7, pc}
 8009990:	80002000 	.word	0x80002000

08009994 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8009994:	b580      	push	{r7, lr}
 8009996:	b086      	sub	sp, #24
 8009998:	af02      	add	r7, sp, #8
 800999a:	60f8      	str	r0, [r7, #12]
 800999c:	4608      	mov	r0, r1
 800999e:	4611      	mov	r1, r2
 80099a0:	461a      	mov	r2, r3
 80099a2:	4603      	mov	r3, r0
 80099a4:	817b      	strh	r3, [r7, #10]
 80099a6:	460b      	mov	r3, r1
 80099a8:	813b      	strh	r3, [r7, #8]
 80099aa:	4613      	mov	r3, r2
 80099ac:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80099ae:	88fb      	ldrh	r3, [r7, #6]
 80099b0:	b2da      	uxtb	r2, r3
 80099b2:	8979      	ldrh	r1, [r7, #10]
 80099b4:	4b20      	ldr	r3, [pc, #128]	@ (8009a38 <I2C_RequestMemoryRead+0xa4>)
 80099b6:	9300      	str	r3, [sp, #0]
 80099b8:	2300      	movs	r3, #0
 80099ba:	68f8      	ldr	r0, [r7, #12]
 80099bc:	f000 fa26 	bl	8009e0c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80099c0:	69fa      	ldr	r2, [r7, #28]
 80099c2:	69b9      	ldr	r1, [r7, #24]
 80099c4:	68f8      	ldr	r0, [r7, #12]
 80099c6:	f000 f8b6 	bl	8009b36 <I2C_WaitOnTXISFlagUntilTimeout>
 80099ca:	4603      	mov	r3, r0
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	d001      	beq.n	80099d4 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80099d0:	2301      	movs	r3, #1
 80099d2:	e02c      	b.n	8009a2e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80099d4:	88fb      	ldrh	r3, [r7, #6]
 80099d6:	2b01      	cmp	r3, #1
 80099d8:	d105      	bne.n	80099e6 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80099da:	893b      	ldrh	r3, [r7, #8]
 80099dc:	b2da      	uxtb	r2, r3
 80099de:	68fb      	ldr	r3, [r7, #12]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	629a      	str	r2, [r3, #40]	@ 0x28
 80099e4:	e015      	b.n	8009a12 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80099e6:	893b      	ldrh	r3, [r7, #8]
 80099e8:	0a1b      	lsrs	r3, r3, #8
 80099ea:	b29b      	uxth	r3, r3
 80099ec:	b2da      	uxtb	r2, r3
 80099ee:	68fb      	ldr	r3, [r7, #12]
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80099f4:	69fa      	ldr	r2, [r7, #28]
 80099f6:	69b9      	ldr	r1, [r7, #24]
 80099f8:	68f8      	ldr	r0, [r7, #12]
 80099fa:	f000 f89c 	bl	8009b36 <I2C_WaitOnTXISFlagUntilTimeout>
 80099fe:	4603      	mov	r3, r0
 8009a00:	2b00      	cmp	r3, #0
 8009a02:	d001      	beq.n	8009a08 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8009a04:	2301      	movs	r3, #1
 8009a06:	e012      	b.n	8009a2e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8009a08:	893b      	ldrh	r3, [r7, #8]
 8009a0a:	b2da      	uxtb	r2, r3
 8009a0c:	68fb      	ldr	r3, [r7, #12]
 8009a0e:	681b      	ldr	r3, [r3, #0]
 8009a10:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8009a12:	69fb      	ldr	r3, [r7, #28]
 8009a14:	9300      	str	r3, [sp, #0]
 8009a16:	69bb      	ldr	r3, [r7, #24]
 8009a18:	2200      	movs	r2, #0
 8009a1a:	2140      	movs	r1, #64	@ 0x40
 8009a1c:	68f8      	ldr	r0, [r7, #12]
 8009a1e:	f000 f831 	bl	8009a84 <I2C_WaitOnFlagUntilTimeout>
 8009a22:	4603      	mov	r3, r0
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	d001      	beq.n	8009a2c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8009a28:	2301      	movs	r3, #1
 8009a2a:	e000      	b.n	8009a2e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8009a2c:	2300      	movs	r3, #0
}
 8009a2e:	4618      	mov	r0, r3
 8009a30:	3710      	adds	r7, #16
 8009a32:	46bd      	mov	sp, r7
 8009a34:	bd80      	pop	{r7, pc}
 8009a36:	bf00      	nop
 8009a38:	80002000 	.word	0x80002000

08009a3c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8009a3c:	b480      	push	{r7}
 8009a3e:	b083      	sub	sp, #12
 8009a40:	af00      	add	r7, sp, #0
 8009a42:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	681b      	ldr	r3, [r3, #0]
 8009a48:	699b      	ldr	r3, [r3, #24]
 8009a4a:	f003 0302 	and.w	r3, r3, #2
 8009a4e:	2b02      	cmp	r3, #2
 8009a50:	d103      	bne.n	8009a5a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	2200      	movs	r2, #0
 8009a58:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	681b      	ldr	r3, [r3, #0]
 8009a5e:	699b      	ldr	r3, [r3, #24]
 8009a60:	f003 0301 	and.w	r3, r3, #1
 8009a64:	2b01      	cmp	r3, #1
 8009a66:	d007      	beq.n	8009a78 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	699a      	ldr	r2, [r3, #24]
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	681b      	ldr	r3, [r3, #0]
 8009a72:	f042 0201 	orr.w	r2, r2, #1
 8009a76:	619a      	str	r2, [r3, #24]
  }
}
 8009a78:	bf00      	nop
 8009a7a:	370c      	adds	r7, #12
 8009a7c:	46bd      	mov	sp, r7
 8009a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a82:	4770      	bx	lr

08009a84 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8009a84:	b580      	push	{r7, lr}
 8009a86:	b084      	sub	sp, #16
 8009a88:	af00      	add	r7, sp, #0
 8009a8a:	60f8      	str	r0, [r7, #12]
 8009a8c:	60b9      	str	r1, [r7, #8]
 8009a8e:	603b      	str	r3, [r7, #0]
 8009a90:	4613      	mov	r3, r2
 8009a92:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009a94:	e03b      	b.n	8009b0e <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009a96:	69ba      	ldr	r2, [r7, #24]
 8009a98:	6839      	ldr	r1, [r7, #0]
 8009a9a:	68f8      	ldr	r0, [r7, #12]
 8009a9c:	f000 f8d6 	bl	8009c4c <I2C_IsErrorOccurred>
 8009aa0:	4603      	mov	r3, r0
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	d001      	beq.n	8009aaa <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8009aa6:	2301      	movs	r3, #1
 8009aa8:	e041      	b.n	8009b2e <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009aaa:	683b      	ldr	r3, [r7, #0]
 8009aac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ab0:	d02d      	beq.n	8009b0e <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009ab2:	f7fd f869 	bl	8006b88 <HAL_GetTick>
 8009ab6:	4602      	mov	r2, r0
 8009ab8:	69bb      	ldr	r3, [r7, #24]
 8009aba:	1ad3      	subs	r3, r2, r3
 8009abc:	683a      	ldr	r2, [r7, #0]
 8009abe:	429a      	cmp	r2, r3
 8009ac0:	d302      	bcc.n	8009ac8 <I2C_WaitOnFlagUntilTimeout+0x44>
 8009ac2:	683b      	ldr	r3, [r7, #0]
 8009ac4:	2b00      	cmp	r3, #0
 8009ac6:	d122      	bne.n	8009b0e <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8009ac8:	68fb      	ldr	r3, [r7, #12]
 8009aca:	681b      	ldr	r3, [r3, #0]
 8009acc:	699a      	ldr	r2, [r3, #24]
 8009ace:	68bb      	ldr	r3, [r7, #8]
 8009ad0:	4013      	ands	r3, r2
 8009ad2:	68ba      	ldr	r2, [r7, #8]
 8009ad4:	429a      	cmp	r2, r3
 8009ad6:	bf0c      	ite	eq
 8009ad8:	2301      	moveq	r3, #1
 8009ada:	2300      	movne	r3, #0
 8009adc:	b2db      	uxtb	r3, r3
 8009ade:	461a      	mov	r2, r3
 8009ae0:	79fb      	ldrb	r3, [r7, #7]
 8009ae2:	429a      	cmp	r2, r3
 8009ae4:	d113      	bne.n	8009b0e <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009ae6:	68fb      	ldr	r3, [r7, #12]
 8009ae8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009aea:	f043 0220 	orr.w	r2, r3, #32
 8009aee:	68fb      	ldr	r3, [r7, #12]
 8009af0:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8009af2:	68fb      	ldr	r3, [r7, #12]
 8009af4:	2220      	movs	r2, #32
 8009af6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8009afa:	68fb      	ldr	r3, [r7, #12]
 8009afc:	2200      	movs	r2, #0
 8009afe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009b02:	68fb      	ldr	r3, [r7, #12]
 8009b04:	2200      	movs	r2, #0
 8009b06:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8009b0a:	2301      	movs	r3, #1
 8009b0c:	e00f      	b.n	8009b2e <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009b0e:	68fb      	ldr	r3, [r7, #12]
 8009b10:	681b      	ldr	r3, [r3, #0]
 8009b12:	699a      	ldr	r2, [r3, #24]
 8009b14:	68bb      	ldr	r3, [r7, #8]
 8009b16:	4013      	ands	r3, r2
 8009b18:	68ba      	ldr	r2, [r7, #8]
 8009b1a:	429a      	cmp	r2, r3
 8009b1c:	bf0c      	ite	eq
 8009b1e:	2301      	moveq	r3, #1
 8009b20:	2300      	movne	r3, #0
 8009b22:	b2db      	uxtb	r3, r3
 8009b24:	461a      	mov	r2, r3
 8009b26:	79fb      	ldrb	r3, [r7, #7]
 8009b28:	429a      	cmp	r2, r3
 8009b2a:	d0b4      	beq.n	8009a96 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009b2c:	2300      	movs	r3, #0
}
 8009b2e:	4618      	mov	r0, r3
 8009b30:	3710      	adds	r7, #16
 8009b32:	46bd      	mov	sp, r7
 8009b34:	bd80      	pop	{r7, pc}

08009b36 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8009b36:	b580      	push	{r7, lr}
 8009b38:	b084      	sub	sp, #16
 8009b3a:	af00      	add	r7, sp, #0
 8009b3c:	60f8      	str	r0, [r7, #12]
 8009b3e:	60b9      	str	r1, [r7, #8]
 8009b40:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8009b42:	e033      	b.n	8009bac <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009b44:	687a      	ldr	r2, [r7, #4]
 8009b46:	68b9      	ldr	r1, [r7, #8]
 8009b48:	68f8      	ldr	r0, [r7, #12]
 8009b4a:	f000 f87f 	bl	8009c4c <I2C_IsErrorOccurred>
 8009b4e:	4603      	mov	r3, r0
 8009b50:	2b00      	cmp	r3, #0
 8009b52:	d001      	beq.n	8009b58 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8009b54:	2301      	movs	r3, #1
 8009b56:	e031      	b.n	8009bbc <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009b58:	68bb      	ldr	r3, [r7, #8]
 8009b5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b5e:	d025      	beq.n	8009bac <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009b60:	f7fd f812 	bl	8006b88 <HAL_GetTick>
 8009b64:	4602      	mov	r2, r0
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	1ad3      	subs	r3, r2, r3
 8009b6a:	68ba      	ldr	r2, [r7, #8]
 8009b6c:	429a      	cmp	r2, r3
 8009b6e:	d302      	bcc.n	8009b76 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8009b70:	68bb      	ldr	r3, [r7, #8]
 8009b72:	2b00      	cmp	r3, #0
 8009b74:	d11a      	bne.n	8009bac <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8009b76:	68fb      	ldr	r3, [r7, #12]
 8009b78:	681b      	ldr	r3, [r3, #0]
 8009b7a:	699b      	ldr	r3, [r3, #24]
 8009b7c:	f003 0302 	and.w	r3, r3, #2
 8009b80:	2b02      	cmp	r3, #2
 8009b82:	d013      	beq.n	8009bac <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009b84:	68fb      	ldr	r3, [r7, #12]
 8009b86:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009b88:	f043 0220 	orr.w	r2, r3, #32
 8009b8c:	68fb      	ldr	r3, [r7, #12]
 8009b8e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8009b90:	68fb      	ldr	r3, [r7, #12]
 8009b92:	2220      	movs	r2, #32
 8009b94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8009b98:	68fb      	ldr	r3, [r7, #12]
 8009b9a:	2200      	movs	r2, #0
 8009b9c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009ba0:	68fb      	ldr	r3, [r7, #12]
 8009ba2:	2200      	movs	r2, #0
 8009ba4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8009ba8:	2301      	movs	r3, #1
 8009baa:	e007      	b.n	8009bbc <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8009bac:	68fb      	ldr	r3, [r7, #12]
 8009bae:	681b      	ldr	r3, [r3, #0]
 8009bb0:	699b      	ldr	r3, [r3, #24]
 8009bb2:	f003 0302 	and.w	r3, r3, #2
 8009bb6:	2b02      	cmp	r3, #2
 8009bb8:	d1c4      	bne.n	8009b44 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8009bba:	2300      	movs	r3, #0
}
 8009bbc:	4618      	mov	r0, r3
 8009bbe:	3710      	adds	r7, #16
 8009bc0:	46bd      	mov	sp, r7
 8009bc2:	bd80      	pop	{r7, pc}

08009bc4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8009bc4:	b580      	push	{r7, lr}
 8009bc6:	b084      	sub	sp, #16
 8009bc8:	af00      	add	r7, sp, #0
 8009bca:	60f8      	str	r0, [r7, #12]
 8009bcc:	60b9      	str	r1, [r7, #8]
 8009bce:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009bd0:	e02f      	b.n	8009c32 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009bd2:	687a      	ldr	r2, [r7, #4]
 8009bd4:	68b9      	ldr	r1, [r7, #8]
 8009bd6:	68f8      	ldr	r0, [r7, #12]
 8009bd8:	f000 f838 	bl	8009c4c <I2C_IsErrorOccurred>
 8009bdc:	4603      	mov	r3, r0
 8009bde:	2b00      	cmp	r3, #0
 8009be0:	d001      	beq.n	8009be6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8009be2:	2301      	movs	r3, #1
 8009be4:	e02d      	b.n	8009c42 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009be6:	f7fc ffcf 	bl	8006b88 <HAL_GetTick>
 8009bea:	4602      	mov	r2, r0
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	1ad3      	subs	r3, r2, r3
 8009bf0:	68ba      	ldr	r2, [r7, #8]
 8009bf2:	429a      	cmp	r2, r3
 8009bf4:	d302      	bcc.n	8009bfc <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8009bf6:	68bb      	ldr	r3, [r7, #8]
 8009bf8:	2b00      	cmp	r3, #0
 8009bfa:	d11a      	bne.n	8009c32 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8009bfc:	68fb      	ldr	r3, [r7, #12]
 8009bfe:	681b      	ldr	r3, [r3, #0]
 8009c00:	699b      	ldr	r3, [r3, #24]
 8009c02:	f003 0320 	and.w	r3, r3, #32
 8009c06:	2b20      	cmp	r3, #32
 8009c08:	d013      	beq.n	8009c32 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009c0a:	68fb      	ldr	r3, [r7, #12]
 8009c0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009c0e:	f043 0220 	orr.w	r2, r3, #32
 8009c12:	68fb      	ldr	r3, [r7, #12]
 8009c14:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8009c16:	68fb      	ldr	r3, [r7, #12]
 8009c18:	2220      	movs	r2, #32
 8009c1a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8009c1e:	68fb      	ldr	r3, [r7, #12]
 8009c20:	2200      	movs	r2, #0
 8009c22:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009c26:	68fb      	ldr	r3, [r7, #12]
 8009c28:	2200      	movs	r2, #0
 8009c2a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8009c2e:	2301      	movs	r3, #1
 8009c30:	e007      	b.n	8009c42 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009c32:	68fb      	ldr	r3, [r7, #12]
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	699b      	ldr	r3, [r3, #24]
 8009c38:	f003 0320 	and.w	r3, r3, #32
 8009c3c:	2b20      	cmp	r3, #32
 8009c3e:	d1c8      	bne.n	8009bd2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8009c40:	2300      	movs	r3, #0
}
 8009c42:	4618      	mov	r0, r3
 8009c44:	3710      	adds	r7, #16
 8009c46:	46bd      	mov	sp, r7
 8009c48:	bd80      	pop	{r7, pc}
	...

08009c4c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009c4c:	b580      	push	{r7, lr}
 8009c4e:	b08a      	sub	sp, #40	@ 0x28
 8009c50:	af00      	add	r7, sp, #0
 8009c52:	60f8      	str	r0, [r7, #12]
 8009c54:	60b9      	str	r1, [r7, #8]
 8009c56:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009c58:	2300      	movs	r3, #0
 8009c5a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8009c5e:	68fb      	ldr	r3, [r7, #12]
 8009c60:	681b      	ldr	r3, [r3, #0]
 8009c62:	699b      	ldr	r3, [r3, #24]
 8009c64:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8009c66:	2300      	movs	r3, #0
 8009c68:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8009c6e:	69bb      	ldr	r3, [r7, #24]
 8009c70:	f003 0310 	and.w	r3, r3, #16
 8009c74:	2b00      	cmp	r3, #0
 8009c76:	d068      	beq.n	8009d4a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009c78:	68fb      	ldr	r3, [r7, #12]
 8009c7a:	681b      	ldr	r3, [r3, #0]
 8009c7c:	2210      	movs	r2, #16
 8009c7e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8009c80:	e049      	b.n	8009d16 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8009c82:	68bb      	ldr	r3, [r7, #8]
 8009c84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c88:	d045      	beq.n	8009d16 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8009c8a:	f7fc ff7d 	bl	8006b88 <HAL_GetTick>
 8009c8e:	4602      	mov	r2, r0
 8009c90:	69fb      	ldr	r3, [r7, #28]
 8009c92:	1ad3      	subs	r3, r2, r3
 8009c94:	68ba      	ldr	r2, [r7, #8]
 8009c96:	429a      	cmp	r2, r3
 8009c98:	d302      	bcc.n	8009ca0 <I2C_IsErrorOccurred+0x54>
 8009c9a:	68bb      	ldr	r3, [r7, #8]
 8009c9c:	2b00      	cmp	r3, #0
 8009c9e:	d13a      	bne.n	8009d16 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8009ca0:	68fb      	ldr	r3, [r7, #12]
 8009ca2:	681b      	ldr	r3, [r3, #0]
 8009ca4:	685b      	ldr	r3, [r3, #4]
 8009ca6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009caa:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8009cac:	68fb      	ldr	r3, [r7, #12]
 8009cae:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009cb2:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8009cb4:	68fb      	ldr	r3, [r7, #12]
 8009cb6:	681b      	ldr	r3, [r3, #0]
 8009cb8:	699b      	ldr	r3, [r3, #24]
 8009cba:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009cbe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009cc2:	d121      	bne.n	8009d08 <I2C_IsErrorOccurred+0xbc>
 8009cc4:	697b      	ldr	r3, [r7, #20]
 8009cc6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009cca:	d01d      	beq.n	8009d08 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8009ccc:	7cfb      	ldrb	r3, [r7, #19]
 8009cce:	2b20      	cmp	r3, #32
 8009cd0:	d01a      	beq.n	8009d08 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8009cd2:	68fb      	ldr	r3, [r7, #12]
 8009cd4:	681b      	ldr	r3, [r3, #0]
 8009cd6:	685a      	ldr	r2, [r3, #4]
 8009cd8:	68fb      	ldr	r3, [r7, #12]
 8009cda:	681b      	ldr	r3, [r3, #0]
 8009cdc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009ce0:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8009ce2:	f7fc ff51 	bl	8006b88 <HAL_GetTick>
 8009ce6:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009ce8:	e00e      	b.n	8009d08 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8009cea:	f7fc ff4d 	bl	8006b88 <HAL_GetTick>
 8009cee:	4602      	mov	r2, r0
 8009cf0:	69fb      	ldr	r3, [r7, #28]
 8009cf2:	1ad3      	subs	r3, r2, r3
 8009cf4:	2b19      	cmp	r3, #25
 8009cf6:	d907      	bls.n	8009d08 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8009cf8:	6a3b      	ldr	r3, [r7, #32]
 8009cfa:	f043 0320 	orr.w	r3, r3, #32
 8009cfe:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8009d00:	2301      	movs	r3, #1
 8009d02:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8009d06:	e006      	b.n	8009d16 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009d08:	68fb      	ldr	r3, [r7, #12]
 8009d0a:	681b      	ldr	r3, [r3, #0]
 8009d0c:	699b      	ldr	r3, [r3, #24]
 8009d0e:	f003 0320 	and.w	r3, r3, #32
 8009d12:	2b20      	cmp	r3, #32
 8009d14:	d1e9      	bne.n	8009cea <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8009d16:	68fb      	ldr	r3, [r7, #12]
 8009d18:	681b      	ldr	r3, [r3, #0]
 8009d1a:	699b      	ldr	r3, [r3, #24]
 8009d1c:	f003 0320 	and.w	r3, r3, #32
 8009d20:	2b20      	cmp	r3, #32
 8009d22:	d003      	beq.n	8009d2c <I2C_IsErrorOccurred+0xe0>
 8009d24:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009d28:	2b00      	cmp	r3, #0
 8009d2a:	d0aa      	beq.n	8009c82 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8009d2c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009d30:	2b00      	cmp	r3, #0
 8009d32:	d103      	bne.n	8009d3c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009d34:	68fb      	ldr	r3, [r7, #12]
 8009d36:	681b      	ldr	r3, [r3, #0]
 8009d38:	2220      	movs	r2, #32
 8009d3a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8009d3c:	6a3b      	ldr	r3, [r7, #32]
 8009d3e:	f043 0304 	orr.w	r3, r3, #4
 8009d42:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8009d44:	2301      	movs	r3, #1
 8009d46:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8009d4a:	68fb      	ldr	r3, [r7, #12]
 8009d4c:	681b      	ldr	r3, [r3, #0]
 8009d4e:	699b      	ldr	r3, [r3, #24]
 8009d50:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8009d52:	69bb      	ldr	r3, [r7, #24]
 8009d54:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009d58:	2b00      	cmp	r3, #0
 8009d5a:	d00b      	beq.n	8009d74 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8009d5c:	6a3b      	ldr	r3, [r7, #32]
 8009d5e:	f043 0301 	orr.w	r3, r3, #1
 8009d62:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8009d64:	68fb      	ldr	r3, [r7, #12]
 8009d66:	681b      	ldr	r3, [r3, #0]
 8009d68:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009d6c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8009d6e:	2301      	movs	r3, #1
 8009d70:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8009d74:	69bb      	ldr	r3, [r7, #24]
 8009d76:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009d7a:	2b00      	cmp	r3, #0
 8009d7c:	d00b      	beq.n	8009d96 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8009d7e:	6a3b      	ldr	r3, [r7, #32]
 8009d80:	f043 0308 	orr.w	r3, r3, #8
 8009d84:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8009d86:	68fb      	ldr	r3, [r7, #12]
 8009d88:	681b      	ldr	r3, [r3, #0]
 8009d8a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8009d8e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8009d90:	2301      	movs	r3, #1
 8009d92:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8009d96:	69bb      	ldr	r3, [r7, #24]
 8009d98:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009d9c:	2b00      	cmp	r3, #0
 8009d9e:	d00b      	beq.n	8009db8 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8009da0:	6a3b      	ldr	r3, [r7, #32]
 8009da2:	f043 0302 	orr.w	r3, r3, #2
 8009da6:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8009da8:	68fb      	ldr	r3, [r7, #12]
 8009daa:	681b      	ldr	r3, [r3, #0]
 8009dac:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009db0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8009db2:	2301      	movs	r3, #1
 8009db4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8009db8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009dbc:	2b00      	cmp	r3, #0
 8009dbe:	d01c      	beq.n	8009dfa <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8009dc0:	68f8      	ldr	r0, [r7, #12]
 8009dc2:	f7ff fe3b 	bl	8009a3c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8009dc6:	68fb      	ldr	r3, [r7, #12]
 8009dc8:	681b      	ldr	r3, [r3, #0]
 8009dca:	6859      	ldr	r1, [r3, #4]
 8009dcc:	68fb      	ldr	r3, [r7, #12]
 8009dce:	681a      	ldr	r2, [r3, #0]
 8009dd0:	4b0d      	ldr	r3, [pc, #52]	@ (8009e08 <I2C_IsErrorOccurred+0x1bc>)
 8009dd2:	400b      	ands	r3, r1
 8009dd4:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8009dd6:	68fb      	ldr	r3, [r7, #12]
 8009dd8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009dda:	6a3b      	ldr	r3, [r7, #32]
 8009ddc:	431a      	orrs	r2, r3
 8009dde:	68fb      	ldr	r3, [r7, #12]
 8009de0:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8009de2:	68fb      	ldr	r3, [r7, #12]
 8009de4:	2220      	movs	r2, #32
 8009de6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8009dea:	68fb      	ldr	r3, [r7, #12]
 8009dec:	2200      	movs	r2, #0
 8009dee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009df2:	68fb      	ldr	r3, [r7, #12]
 8009df4:	2200      	movs	r2, #0
 8009df6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8009dfa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8009dfe:	4618      	mov	r0, r3
 8009e00:	3728      	adds	r7, #40	@ 0x28
 8009e02:	46bd      	mov	sp, r7
 8009e04:	bd80      	pop	{r7, pc}
 8009e06:	bf00      	nop
 8009e08:	fe00e800 	.word	0xfe00e800

08009e0c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8009e0c:	b480      	push	{r7}
 8009e0e:	b087      	sub	sp, #28
 8009e10:	af00      	add	r7, sp, #0
 8009e12:	60f8      	str	r0, [r7, #12]
 8009e14:	607b      	str	r3, [r7, #4]
 8009e16:	460b      	mov	r3, r1
 8009e18:	817b      	strh	r3, [r7, #10]
 8009e1a:	4613      	mov	r3, r2
 8009e1c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8009e1e:	897b      	ldrh	r3, [r7, #10]
 8009e20:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8009e24:	7a7b      	ldrb	r3, [r7, #9]
 8009e26:	041b      	lsls	r3, r3, #16
 8009e28:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8009e2c:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8009e32:	6a3b      	ldr	r3, [r7, #32]
 8009e34:	4313      	orrs	r3, r2
 8009e36:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009e3a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8009e3c:	68fb      	ldr	r3, [r7, #12]
 8009e3e:	681b      	ldr	r3, [r3, #0]
 8009e40:	685a      	ldr	r2, [r3, #4]
 8009e42:	6a3b      	ldr	r3, [r7, #32]
 8009e44:	0d5b      	lsrs	r3, r3, #21
 8009e46:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8009e4a:	4b08      	ldr	r3, [pc, #32]	@ (8009e6c <I2C_TransferConfig+0x60>)
 8009e4c:	430b      	orrs	r3, r1
 8009e4e:	43db      	mvns	r3, r3
 8009e50:	ea02 0103 	and.w	r1, r2, r3
 8009e54:	68fb      	ldr	r3, [r7, #12]
 8009e56:	681b      	ldr	r3, [r3, #0]
 8009e58:	697a      	ldr	r2, [r7, #20]
 8009e5a:	430a      	orrs	r2, r1
 8009e5c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8009e5e:	bf00      	nop
 8009e60:	371c      	adds	r7, #28
 8009e62:	46bd      	mov	sp, r7
 8009e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e68:	4770      	bx	lr
 8009e6a:	bf00      	nop
 8009e6c:	03ff63ff 	.word	0x03ff63ff

08009e70 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8009e70:	b480      	push	{r7}
 8009e72:	b083      	sub	sp, #12
 8009e74:	af00      	add	r7, sp, #0
 8009e76:	6078      	str	r0, [r7, #4]
 8009e78:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009e80:	b2db      	uxtb	r3, r3
 8009e82:	2b20      	cmp	r3, #32
 8009e84:	d138      	bne.n	8009ef8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009e8c:	2b01      	cmp	r3, #1
 8009e8e:	d101      	bne.n	8009e94 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8009e90:	2302      	movs	r3, #2
 8009e92:	e032      	b.n	8009efa <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	2201      	movs	r2, #1
 8009e98:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	2224      	movs	r2, #36	@ 0x24
 8009ea0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	681b      	ldr	r3, [r3, #0]
 8009ea8:	681a      	ldr	r2, [r3, #0]
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	681b      	ldr	r3, [r3, #0]
 8009eae:	f022 0201 	bic.w	r2, r2, #1
 8009eb2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	681b      	ldr	r3, [r3, #0]
 8009eb8:	681a      	ldr	r2, [r3, #0]
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	681b      	ldr	r3, [r3, #0]
 8009ebe:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8009ec2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	681b      	ldr	r3, [r3, #0]
 8009ec8:	6819      	ldr	r1, [r3, #0]
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	681b      	ldr	r3, [r3, #0]
 8009ece:	683a      	ldr	r2, [r7, #0]
 8009ed0:	430a      	orrs	r2, r1
 8009ed2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	681b      	ldr	r3, [r3, #0]
 8009ed8:	681a      	ldr	r2, [r3, #0]
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	681b      	ldr	r3, [r3, #0]
 8009ede:	f042 0201 	orr.w	r2, r2, #1
 8009ee2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	2220      	movs	r2, #32
 8009ee8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	2200      	movs	r2, #0
 8009ef0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8009ef4:	2300      	movs	r3, #0
 8009ef6:	e000      	b.n	8009efa <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8009ef8:	2302      	movs	r3, #2
  }
}
 8009efa:	4618      	mov	r0, r3
 8009efc:	370c      	adds	r7, #12
 8009efe:	46bd      	mov	sp, r7
 8009f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f04:	4770      	bx	lr

08009f06 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8009f06:	b480      	push	{r7}
 8009f08:	b085      	sub	sp, #20
 8009f0a:	af00      	add	r7, sp, #0
 8009f0c:	6078      	str	r0, [r7, #4]
 8009f0e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009f16:	b2db      	uxtb	r3, r3
 8009f18:	2b20      	cmp	r3, #32
 8009f1a:	d139      	bne.n	8009f90 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009f22:	2b01      	cmp	r3, #1
 8009f24:	d101      	bne.n	8009f2a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8009f26:	2302      	movs	r3, #2
 8009f28:	e033      	b.n	8009f92 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	2201      	movs	r2, #1
 8009f2e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	2224      	movs	r2, #36	@ 0x24
 8009f36:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	681b      	ldr	r3, [r3, #0]
 8009f3e:	681a      	ldr	r2, [r3, #0]
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	681b      	ldr	r3, [r3, #0]
 8009f44:	f022 0201 	bic.w	r2, r2, #1
 8009f48:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	681b      	ldr	r3, [r3, #0]
 8009f50:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8009f52:	68fb      	ldr	r3, [r7, #12]
 8009f54:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8009f58:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8009f5a:	683b      	ldr	r3, [r7, #0]
 8009f5c:	021b      	lsls	r3, r3, #8
 8009f5e:	68fa      	ldr	r2, [r7, #12]
 8009f60:	4313      	orrs	r3, r2
 8009f62:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	681b      	ldr	r3, [r3, #0]
 8009f68:	68fa      	ldr	r2, [r7, #12]
 8009f6a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	681b      	ldr	r3, [r3, #0]
 8009f70:	681a      	ldr	r2, [r3, #0]
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	681b      	ldr	r3, [r3, #0]
 8009f76:	f042 0201 	orr.w	r2, r2, #1
 8009f7a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	2220      	movs	r2, #32
 8009f80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	2200      	movs	r2, #0
 8009f88:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8009f8c:	2300      	movs	r3, #0
 8009f8e:	e000      	b.n	8009f92 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8009f90:	2302      	movs	r3, #2
  }
}
 8009f92:	4618      	mov	r0, r3
 8009f94:	3714      	adds	r7, #20
 8009f96:	46bd      	mov	sp, r7
 8009f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f9c:	4770      	bx	lr
	...

08009fa0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8009fa0:	b480      	push	{r7}
 8009fa2:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8009fa4:	4b04      	ldr	r3, [pc, #16]	@ (8009fb8 <HAL_PWREx_GetVoltageRange+0x18>)
 8009fa6:	681b      	ldr	r3, [r3, #0]
 8009fa8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8009fac:	4618      	mov	r0, r3
 8009fae:	46bd      	mov	sp, r7
 8009fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fb4:	4770      	bx	lr
 8009fb6:	bf00      	nop
 8009fb8:	40007000 	.word	0x40007000

08009fbc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8009fbc:	b480      	push	{r7}
 8009fbe:	b085      	sub	sp, #20
 8009fc0:	af00      	add	r7, sp, #0
 8009fc2:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009fca:	d130      	bne.n	800a02e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8009fcc:	4b23      	ldr	r3, [pc, #140]	@ (800a05c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8009fce:	681b      	ldr	r3, [r3, #0]
 8009fd0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8009fd4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009fd8:	d038      	beq.n	800a04c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8009fda:	4b20      	ldr	r3, [pc, #128]	@ (800a05c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8009fdc:	681b      	ldr	r3, [r3, #0]
 8009fde:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8009fe2:	4a1e      	ldr	r2, [pc, #120]	@ (800a05c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8009fe4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8009fe8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8009fea:	4b1d      	ldr	r3, [pc, #116]	@ (800a060 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8009fec:	681b      	ldr	r3, [r3, #0]
 8009fee:	2232      	movs	r2, #50	@ 0x32
 8009ff0:	fb02 f303 	mul.w	r3, r2, r3
 8009ff4:	4a1b      	ldr	r2, [pc, #108]	@ (800a064 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8009ff6:	fba2 2303 	umull	r2, r3, r2, r3
 8009ffa:	0c9b      	lsrs	r3, r3, #18
 8009ffc:	3301      	adds	r3, #1
 8009ffe:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800a000:	e002      	b.n	800a008 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800a002:	68fb      	ldr	r3, [r7, #12]
 800a004:	3b01      	subs	r3, #1
 800a006:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800a008:	4b14      	ldr	r3, [pc, #80]	@ (800a05c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800a00a:	695b      	ldr	r3, [r3, #20]
 800a00c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a010:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a014:	d102      	bne.n	800a01c <HAL_PWREx_ControlVoltageScaling+0x60>
 800a016:	68fb      	ldr	r3, [r7, #12]
 800a018:	2b00      	cmp	r3, #0
 800a01a:	d1f2      	bne.n	800a002 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800a01c:	4b0f      	ldr	r3, [pc, #60]	@ (800a05c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800a01e:	695b      	ldr	r3, [r3, #20]
 800a020:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a024:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a028:	d110      	bne.n	800a04c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800a02a:	2303      	movs	r3, #3
 800a02c:	e00f      	b.n	800a04e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800a02e:	4b0b      	ldr	r3, [pc, #44]	@ (800a05c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800a030:	681b      	ldr	r3, [r3, #0]
 800a032:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800a036:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a03a:	d007      	beq.n	800a04c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800a03c:	4b07      	ldr	r3, [pc, #28]	@ (800a05c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800a03e:	681b      	ldr	r3, [r3, #0]
 800a040:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800a044:	4a05      	ldr	r2, [pc, #20]	@ (800a05c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800a046:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800a04a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800a04c:	2300      	movs	r3, #0
}
 800a04e:	4618      	mov	r0, r3
 800a050:	3714      	adds	r7, #20
 800a052:	46bd      	mov	sp, r7
 800a054:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a058:	4770      	bx	lr
 800a05a:	bf00      	nop
 800a05c:	40007000 	.word	0x40007000
 800a060:	20000000 	.word	0x20000000
 800a064:	431bde83 	.word	0x431bde83

0800a068 <HAL_RCC_DeInit>:
  *            - Peripheral clock sources
  *            - LSI, LSE and RTC clocks (Backup domain)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_DeInit(void)
{
 800a068:	b580      	push	{r7, lr}
 800a06a:	b082      	sub	sp, #8
 800a06c:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  /* Reset to default System clock */
  /* Set MSION bit */
  SET_BIT(RCC->CR, RCC_CR_MSION);
 800a06e:	4b41      	ldr	r3, [pc, #260]	@ (800a174 <HAL_RCC_DeInit+0x10c>)
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	4a40      	ldr	r2, [pc, #256]	@ (800a174 <HAL_RCC_DeInit+0x10c>)
 800a074:	f043 0301 	orr.w	r3, r3, #1
 800a078:	6013      	str	r3, [r2, #0]

  /* Insure MSIRDY bit is set before writing default MSIRANGE value */
  /* Get start tick */
  tickstart = HAL_GetTick();
 800a07a:	f7fc fd85 	bl	8006b88 <HAL_GetTick>
 800a07e:	6078      	str	r0, [r7, #4]

  /* Wait till MSI is ready */
  while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800a080:	e008      	b.n	800a094 <HAL_RCC_DeInit+0x2c>
  {
    if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800a082:	f7fc fd81 	bl	8006b88 <HAL_GetTick>
 800a086:	4602      	mov	r2, r0
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	1ad3      	subs	r3, r2, r3
 800a08c:	2b02      	cmp	r3, #2
 800a08e:	d901      	bls.n	800a094 <HAL_RCC_DeInit+0x2c>
    {
      return HAL_TIMEOUT;
 800a090:	2303      	movs	r3, #3
 800a092:	e06a      	b.n	800a16a <HAL_RCC_DeInit+0x102>
  while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800a094:	4b37      	ldr	r3, [pc, #220]	@ (800a174 <HAL_RCC_DeInit+0x10c>)
 800a096:	681b      	ldr	r3, [r3, #0]
 800a098:	f003 0302 	and.w	r3, r3, #2
 800a09c:	2b00      	cmp	r3, #0
 800a09e:	d0f0      	beq.n	800a082 <HAL_RCC_DeInit+0x1a>
    }
  }

  /* Set MSIRANGE default value */
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, RCC_MSIRANGE_6);
 800a0a0:	4b34      	ldr	r3, [pc, #208]	@ (800a174 <HAL_RCC_DeInit+0x10c>)
 800a0a2:	681b      	ldr	r3, [r3, #0]
 800a0a4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800a0a8:	4a32      	ldr	r2, [pc, #200]	@ (800a174 <HAL_RCC_DeInit+0x10c>)
 800a0aa:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800a0ae:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register (MSI is selected as system clock source) */
  CLEAR_REG(RCC->CFGR);
 800a0b0:	4b30      	ldr	r3, [pc, #192]	@ (800a174 <HAL_RCC_DeInit+0x10c>)
 800a0b2:	2200      	movs	r2, #0
 800a0b4:	609a      	str	r2, [r3, #8]

  /* Update the SystemCoreClock global variable for MSI as system clock source */
  SystemCoreClock = MSI_VALUE;
 800a0b6:	4b30      	ldr	r3, [pc, #192]	@ (800a178 <HAL_RCC_DeInit+0x110>)
 800a0b8:	4a30      	ldr	r2, [pc, #192]	@ (800a17c <HAL_RCC_DeInit+0x114>)
 800a0ba:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clock settings  */
  if(HAL_InitTick(uwTickPrio) != HAL_OK)
 800a0bc:	4b30      	ldr	r3, [pc, #192]	@ (800a180 <HAL_RCC_DeInit+0x118>)
 800a0be:	681b      	ldr	r3, [r3, #0]
 800a0c0:	4618      	mov	r0, r3
 800a0c2:	f7fc fd11 	bl	8006ae8 <HAL_InitTick>
 800a0c6:	4603      	mov	r3, r0
 800a0c8:	2b00      	cmp	r3, #0
 800a0ca:	d001      	beq.n	800a0d0 <HAL_RCC_DeInit+0x68>
  {
    return HAL_ERROR;
 800a0cc:	2301      	movs	r3, #1
 800a0ce:	e04c      	b.n	800a16a <HAL_RCC_DeInit+0x102>
  }

  /* Insure MSI selected as system clock source */
  /* Get start tick */
  tickstart = HAL_GetTick();
 800a0d0:	f7fc fd5a 	bl	8006b88 <HAL_GetTick>
 800a0d4:	6078      	str	r0, [r7, #4]

  /* Wait till system clock source is ready */
  while(READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RCC_CFGR_SWS_MSI)
 800a0d6:	e00a      	b.n	800a0ee <HAL_RCC_DeInit+0x86>
  {
    if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a0d8:	f7fc fd56 	bl	8006b88 <HAL_GetTick>
 800a0dc:	4602      	mov	r2, r0
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	1ad3      	subs	r3, r2, r3
 800a0e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a0e6:	4293      	cmp	r3, r2
 800a0e8:	d901      	bls.n	800a0ee <HAL_RCC_DeInit+0x86>
    {
      return HAL_TIMEOUT;
 800a0ea:	2303      	movs	r3, #3
 800a0ec:	e03d      	b.n	800a16a <HAL_RCC_DeInit+0x102>
  while(READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RCC_CFGR_SWS_MSI)
 800a0ee:	4b21      	ldr	r3, [pc, #132]	@ (800a174 <HAL_RCC_DeInit+0x10c>)
 800a0f0:	689b      	ldr	r3, [r3, #8]
 800a0f2:	f003 030c 	and.w	r3, r3, #12
 800a0f6:	2b00      	cmp	r3, #0
 800a0f8:	d1ee      	bne.n	800a0d8 <HAL_RCC_DeInit+0x70>

  CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_HSION | RCC_CR_HSIKERON| RCC_CR_HSIASFS | RCC_CR_PLLON | RCC_CR_PLLSAI1ON);

#else

  CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_HSION | RCC_CR_HSIKERON| RCC_CR_HSIASFS | RCC_CR_PLLON);
 800a0fa:	4b1e      	ldr	r3, [pc, #120]	@ (800a174 <HAL_RCC_DeInit+0x10c>)
 800a0fc:	681a      	ldr	r2, [r3, #0]
 800a0fe:	491d      	ldr	r1, [pc, #116]	@ (800a174 <HAL_RCC_DeInit+0x10c>)
 800a100:	4b20      	ldr	r3, [pc, #128]	@ (800a184 <HAL_RCC_DeInit+0x11c>)
 800a102:	4013      	ands	r3, r2
 800a104:	600b      	str	r3, [r1, #0]

#endif /* RCC_PLLSAI2_SUPPORT */

  /* Insure PLLRDY, PLLSAI1RDY and PLLSAI2RDY (if present) are reset */
  /* Get start tick */
  tickstart = HAL_GetTick();
 800a106:	f7fc fd3f 	bl	8006b88 <HAL_GetTick>
 800a10a:	6078      	str	r0, [r7, #4]

  while(READ_BIT(RCC->CR, RCC_CR_PLLRDY | RCC_CR_PLLSAI1RDY) != 0U)

#else

  while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a10c:	e008      	b.n	800a120 <HAL_RCC_DeInit+0xb8>

#endif
  {
    if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a10e:	f7fc fd3b 	bl	8006b88 <HAL_GetTick>
 800a112:	4602      	mov	r2, r0
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	1ad3      	subs	r3, r2, r3
 800a118:	2b02      	cmp	r3, #2
 800a11a:	d901      	bls.n	800a120 <HAL_RCC_DeInit+0xb8>
    {
      return HAL_TIMEOUT;
 800a11c:	2303      	movs	r3, #3
 800a11e:	e024      	b.n	800a16a <HAL_RCC_DeInit+0x102>
  while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a120:	4b14      	ldr	r3, [pc, #80]	@ (800a174 <HAL_RCC_DeInit+0x10c>)
 800a122:	681b      	ldr	r3, [r3, #0]
 800a124:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a128:	2b00      	cmp	r3, #0
 800a12a:	d1f0      	bne.n	800a10e <HAL_RCC_DeInit+0xa6>
    }
  }

  /* Reset PLLCFGR register */
  CLEAR_REG(RCC->PLLCFGR);
 800a12c:	4b11      	ldr	r3, [pc, #68]	@ (800a174 <HAL_RCC_DeInit+0x10c>)
 800a12e:	2200      	movs	r2, #0
 800a130:	60da      	str	r2, [r3, #12]
  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN_4 );
 800a132:	4b10      	ldr	r3, [pc, #64]	@ (800a174 <HAL_RCC_DeInit+0x10c>)
 800a134:	68db      	ldr	r3, [r3, #12]
 800a136:	4a0f      	ldr	r2, [pc, #60]	@ (800a174 <HAL_RCC_DeInit+0x10c>)
 800a138:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800a13c:	60d3      	str	r3, [r2, #12]
  SET_BIT(RCC->PLLSAI2CFGR,  RCC_PLLSAI2CFGR_PLLSAI2N_4 );

#endif /* RCC_PLLSAI2_SUPPORT */

  /* Reset HSEBYP bit */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 800a13e:	4b0d      	ldr	r3, [pc, #52]	@ (800a174 <HAL_RCC_DeInit+0x10c>)
 800a140:	681b      	ldr	r3, [r3, #0]
 800a142:	4a0c      	ldr	r2, [pc, #48]	@ (800a174 <HAL_RCC_DeInit+0x10c>)
 800a144:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a148:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  CLEAR_REG(RCC->CIER);
 800a14a:	4b0a      	ldr	r3, [pc, #40]	@ (800a174 <HAL_RCC_DeInit+0x10c>)
 800a14c:	2200      	movs	r2, #0
 800a14e:	619a      	str	r2, [r3, #24]

  /* Clear all interrupt flags */
  WRITE_REG(RCC->CICR, 0xFFFFFFFFU);
 800a150:	4b08      	ldr	r3, [pc, #32]	@ (800a174 <HAL_RCC_DeInit+0x10c>)
 800a152:	f04f 32ff 	mov.w	r2, #4294967295
 800a156:	621a      	str	r2, [r3, #32]

  /* Clear all reset flags */
  SET_BIT(RCC->CSR, RCC_CSR_RMVF);
 800a158:	4b06      	ldr	r3, [pc, #24]	@ (800a174 <HAL_RCC_DeInit+0x10c>)
 800a15a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a15e:	4a05      	ldr	r2, [pc, #20]	@ (800a174 <HAL_RCC_DeInit+0x10c>)
 800a160:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800a164:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

  return HAL_OK;
 800a168:	2300      	movs	r3, #0
}
 800a16a:	4618      	mov	r0, r3
 800a16c:	3708      	adds	r7, #8
 800a16e:	46bd      	mov	sp, r7
 800a170:	bd80      	pop	{r7, pc}
 800a172:	bf00      	nop
 800a174:	40021000 	.word	0x40021000
 800a178:	20000000 	.word	0x20000000
 800a17c:	003d0900 	.word	0x003d0900
 800a180:	20000004 	.word	0x20000004
 800a184:	fefef4ff 	.word	0xfefef4ff

0800a188 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800a188:	b580      	push	{r7, lr}
 800a18a:	b08a      	sub	sp, #40	@ 0x28
 800a18c:	af00      	add	r7, sp, #0
 800a18e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	2b00      	cmp	r3, #0
 800a194:	d102      	bne.n	800a19c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800a196:	2301      	movs	r3, #1
 800a198:	f000 bc4f 	b.w	800aa3a <HAL_RCC_OscConfig+0x8b2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a19c:	4b97      	ldr	r3, [pc, #604]	@ (800a3fc <HAL_RCC_OscConfig+0x274>)
 800a19e:	689b      	ldr	r3, [r3, #8]
 800a1a0:	f003 030c 	and.w	r3, r3, #12
 800a1a4:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800a1a6:	4b95      	ldr	r3, [pc, #596]	@ (800a3fc <HAL_RCC_OscConfig+0x274>)
 800a1a8:	68db      	ldr	r3, [r3, #12]
 800a1aa:	f003 0303 	and.w	r3, r3, #3
 800a1ae:	61fb      	str	r3, [r7, #28]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	681b      	ldr	r3, [r3, #0]
 800a1b4:	f003 0310 	and.w	r3, r3, #16
 800a1b8:	2b00      	cmp	r3, #0
 800a1ba:	f000 80e6 	beq.w	800a38a <HAL_RCC_OscConfig+0x202>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800a1be:	6a3b      	ldr	r3, [r7, #32]
 800a1c0:	2b00      	cmp	r3, #0
 800a1c2:	d007      	beq.n	800a1d4 <HAL_RCC_OscConfig+0x4c>
 800a1c4:	6a3b      	ldr	r3, [r7, #32]
 800a1c6:	2b0c      	cmp	r3, #12
 800a1c8:	f040 808d 	bne.w	800a2e6 <HAL_RCC_OscConfig+0x15e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800a1cc:	69fb      	ldr	r3, [r7, #28]
 800a1ce:	2b01      	cmp	r3, #1
 800a1d0:	f040 8089 	bne.w	800a2e6 <HAL_RCC_OscConfig+0x15e>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800a1d4:	4b89      	ldr	r3, [pc, #548]	@ (800a3fc <HAL_RCC_OscConfig+0x274>)
 800a1d6:	681b      	ldr	r3, [r3, #0]
 800a1d8:	f003 0302 	and.w	r3, r3, #2
 800a1dc:	2b00      	cmp	r3, #0
 800a1de:	d006      	beq.n	800a1ee <HAL_RCC_OscConfig+0x66>
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	69db      	ldr	r3, [r3, #28]
 800a1e4:	2b00      	cmp	r3, #0
 800a1e6:	d102      	bne.n	800a1ee <HAL_RCC_OscConfig+0x66>
      {
        return HAL_ERROR;
 800a1e8:	2301      	movs	r3, #1
 800a1ea:	f000 bc26 	b.w	800aa3a <HAL_RCC_OscConfig+0x8b2>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a1f2:	4b82      	ldr	r3, [pc, #520]	@ (800a3fc <HAL_RCC_OscConfig+0x274>)
 800a1f4:	681b      	ldr	r3, [r3, #0]
 800a1f6:	f003 0308 	and.w	r3, r3, #8
 800a1fa:	2b00      	cmp	r3, #0
 800a1fc:	d004      	beq.n	800a208 <HAL_RCC_OscConfig+0x80>
 800a1fe:	4b7f      	ldr	r3, [pc, #508]	@ (800a3fc <HAL_RCC_OscConfig+0x274>)
 800a200:	681b      	ldr	r3, [r3, #0]
 800a202:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800a206:	e005      	b.n	800a214 <HAL_RCC_OscConfig+0x8c>
 800a208:	4b7c      	ldr	r3, [pc, #496]	@ (800a3fc <HAL_RCC_OscConfig+0x274>)
 800a20a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a20e:	091b      	lsrs	r3, r3, #4
 800a210:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800a214:	4293      	cmp	r3, r2
 800a216:	d224      	bcs.n	800a262 <HAL_RCC_OscConfig+0xda>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a21c:	4618      	mov	r0, r3
 800a21e:	f000 fdd9 	bl	800add4 <RCC_SetFlashLatencyFromMSIRange>
 800a222:	4603      	mov	r3, r0
 800a224:	2b00      	cmp	r3, #0
 800a226:	d002      	beq.n	800a22e <HAL_RCC_OscConfig+0xa6>
          {
            return HAL_ERROR;
 800a228:	2301      	movs	r3, #1
 800a22a:	f000 bc06 	b.w	800aa3a <HAL_RCC_OscConfig+0x8b2>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800a22e:	4b73      	ldr	r3, [pc, #460]	@ (800a3fc <HAL_RCC_OscConfig+0x274>)
 800a230:	681b      	ldr	r3, [r3, #0]
 800a232:	4a72      	ldr	r2, [pc, #456]	@ (800a3fc <HAL_RCC_OscConfig+0x274>)
 800a234:	f043 0308 	orr.w	r3, r3, #8
 800a238:	6013      	str	r3, [r2, #0]
 800a23a:	4b70      	ldr	r3, [pc, #448]	@ (800a3fc <HAL_RCC_OscConfig+0x274>)
 800a23c:	681b      	ldr	r3, [r3, #0]
 800a23e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a246:	496d      	ldr	r1, [pc, #436]	@ (800a3fc <HAL_RCC_OscConfig+0x274>)
 800a248:	4313      	orrs	r3, r2
 800a24a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800a24c:	4b6b      	ldr	r3, [pc, #428]	@ (800a3fc <HAL_RCC_OscConfig+0x274>)
 800a24e:	685b      	ldr	r3, [r3, #4]
 800a250:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	6a1b      	ldr	r3, [r3, #32]
 800a258:	021b      	lsls	r3, r3, #8
 800a25a:	4968      	ldr	r1, [pc, #416]	@ (800a3fc <HAL_RCC_OscConfig+0x274>)
 800a25c:	4313      	orrs	r3, r2
 800a25e:	604b      	str	r3, [r1, #4]
 800a260:	e025      	b.n	800a2ae <HAL_RCC_OscConfig+0x126>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800a262:	4b66      	ldr	r3, [pc, #408]	@ (800a3fc <HAL_RCC_OscConfig+0x274>)
 800a264:	681b      	ldr	r3, [r3, #0]
 800a266:	4a65      	ldr	r2, [pc, #404]	@ (800a3fc <HAL_RCC_OscConfig+0x274>)
 800a268:	f043 0308 	orr.w	r3, r3, #8
 800a26c:	6013      	str	r3, [r2, #0]
 800a26e:	4b63      	ldr	r3, [pc, #396]	@ (800a3fc <HAL_RCC_OscConfig+0x274>)
 800a270:	681b      	ldr	r3, [r3, #0]
 800a272:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a27a:	4960      	ldr	r1, [pc, #384]	@ (800a3fc <HAL_RCC_OscConfig+0x274>)
 800a27c:	4313      	orrs	r3, r2
 800a27e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800a280:	4b5e      	ldr	r3, [pc, #376]	@ (800a3fc <HAL_RCC_OscConfig+0x274>)
 800a282:	685b      	ldr	r3, [r3, #4]
 800a284:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	6a1b      	ldr	r3, [r3, #32]
 800a28c:	021b      	lsls	r3, r3, #8
 800a28e:	495b      	ldr	r1, [pc, #364]	@ (800a3fc <HAL_RCC_OscConfig+0x274>)
 800a290:	4313      	orrs	r3, r2
 800a292:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800a294:	6a3b      	ldr	r3, [r7, #32]
 800a296:	2b00      	cmp	r3, #0
 800a298:	d109      	bne.n	800a2ae <HAL_RCC_OscConfig+0x126>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a29e:	4618      	mov	r0, r3
 800a2a0:	f000 fd98 	bl	800add4 <RCC_SetFlashLatencyFromMSIRange>
 800a2a4:	4603      	mov	r3, r0
 800a2a6:	2b00      	cmp	r3, #0
 800a2a8:	d001      	beq.n	800a2ae <HAL_RCC_OscConfig+0x126>
            {
              return HAL_ERROR;
 800a2aa:	2301      	movs	r3, #1
 800a2ac:	e3c5      	b.n	800aa3a <HAL_RCC_OscConfig+0x8b2>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800a2ae:	f000 fccd 	bl	800ac4c <HAL_RCC_GetSysClockFreq>
 800a2b2:	4602      	mov	r2, r0
 800a2b4:	4b51      	ldr	r3, [pc, #324]	@ (800a3fc <HAL_RCC_OscConfig+0x274>)
 800a2b6:	689b      	ldr	r3, [r3, #8]
 800a2b8:	091b      	lsrs	r3, r3, #4
 800a2ba:	f003 030f 	and.w	r3, r3, #15
 800a2be:	4950      	ldr	r1, [pc, #320]	@ (800a400 <HAL_RCC_OscConfig+0x278>)
 800a2c0:	5ccb      	ldrb	r3, [r1, r3]
 800a2c2:	f003 031f 	and.w	r3, r3, #31
 800a2c6:	fa22 f303 	lsr.w	r3, r2, r3
 800a2ca:	4a4e      	ldr	r2, [pc, #312]	@ (800a404 <HAL_RCC_OscConfig+0x27c>)
 800a2cc:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800a2ce:	4b4e      	ldr	r3, [pc, #312]	@ (800a408 <HAL_RCC_OscConfig+0x280>)
 800a2d0:	681b      	ldr	r3, [r3, #0]
 800a2d2:	4618      	mov	r0, r3
 800a2d4:	f7fc fc08 	bl	8006ae8 <HAL_InitTick>
 800a2d8:	4603      	mov	r3, r0
 800a2da:	75fb      	strb	r3, [r7, #23]
        if(status != HAL_OK)
 800a2dc:	7dfb      	ldrb	r3, [r7, #23]
 800a2de:	2b00      	cmp	r3, #0
 800a2e0:	d052      	beq.n	800a388 <HAL_RCC_OscConfig+0x200>
        {
          return status;
 800a2e2:	7dfb      	ldrb	r3, [r7, #23]
 800a2e4:	e3a9      	b.n	800aa3a <HAL_RCC_OscConfig+0x8b2>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	69db      	ldr	r3, [r3, #28]
 800a2ea:	2b00      	cmp	r3, #0
 800a2ec:	d032      	beq.n	800a354 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800a2ee:	4b43      	ldr	r3, [pc, #268]	@ (800a3fc <HAL_RCC_OscConfig+0x274>)
 800a2f0:	681b      	ldr	r3, [r3, #0]
 800a2f2:	4a42      	ldr	r2, [pc, #264]	@ (800a3fc <HAL_RCC_OscConfig+0x274>)
 800a2f4:	f043 0301 	orr.w	r3, r3, #1
 800a2f8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800a2fa:	f7fc fc45 	bl	8006b88 <HAL_GetTick>
 800a2fe:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800a300:	e008      	b.n	800a314 <HAL_RCC_OscConfig+0x18c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800a302:	f7fc fc41 	bl	8006b88 <HAL_GetTick>
 800a306:	4602      	mov	r2, r0
 800a308:	69bb      	ldr	r3, [r7, #24]
 800a30a:	1ad3      	subs	r3, r2, r3
 800a30c:	2b02      	cmp	r3, #2
 800a30e:	d901      	bls.n	800a314 <HAL_RCC_OscConfig+0x18c>
          {
            return HAL_TIMEOUT;
 800a310:	2303      	movs	r3, #3
 800a312:	e392      	b.n	800aa3a <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800a314:	4b39      	ldr	r3, [pc, #228]	@ (800a3fc <HAL_RCC_OscConfig+0x274>)
 800a316:	681b      	ldr	r3, [r3, #0]
 800a318:	f003 0302 	and.w	r3, r3, #2
 800a31c:	2b00      	cmp	r3, #0
 800a31e:	d0f0      	beq.n	800a302 <HAL_RCC_OscConfig+0x17a>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800a320:	4b36      	ldr	r3, [pc, #216]	@ (800a3fc <HAL_RCC_OscConfig+0x274>)
 800a322:	681b      	ldr	r3, [r3, #0]
 800a324:	4a35      	ldr	r2, [pc, #212]	@ (800a3fc <HAL_RCC_OscConfig+0x274>)
 800a326:	f043 0308 	orr.w	r3, r3, #8
 800a32a:	6013      	str	r3, [r2, #0]
 800a32c:	4b33      	ldr	r3, [pc, #204]	@ (800a3fc <HAL_RCC_OscConfig+0x274>)
 800a32e:	681b      	ldr	r3, [r3, #0]
 800a330:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a338:	4930      	ldr	r1, [pc, #192]	@ (800a3fc <HAL_RCC_OscConfig+0x274>)
 800a33a:	4313      	orrs	r3, r2
 800a33c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800a33e:	4b2f      	ldr	r3, [pc, #188]	@ (800a3fc <HAL_RCC_OscConfig+0x274>)
 800a340:	685b      	ldr	r3, [r3, #4]
 800a342:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	6a1b      	ldr	r3, [r3, #32]
 800a34a:	021b      	lsls	r3, r3, #8
 800a34c:	492b      	ldr	r1, [pc, #172]	@ (800a3fc <HAL_RCC_OscConfig+0x274>)
 800a34e:	4313      	orrs	r3, r2
 800a350:	604b      	str	r3, [r1, #4]
 800a352:	e01a      	b.n	800a38a <HAL_RCC_OscConfig+0x202>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800a354:	4b29      	ldr	r3, [pc, #164]	@ (800a3fc <HAL_RCC_OscConfig+0x274>)
 800a356:	681b      	ldr	r3, [r3, #0]
 800a358:	4a28      	ldr	r2, [pc, #160]	@ (800a3fc <HAL_RCC_OscConfig+0x274>)
 800a35a:	f023 0301 	bic.w	r3, r3, #1
 800a35e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800a360:	f7fc fc12 	bl	8006b88 <HAL_GetTick>
 800a364:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800a366:	e008      	b.n	800a37a <HAL_RCC_OscConfig+0x1f2>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800a368:	f7fc fc0e 	bl	8006b88 <HAL_GetTick>
 800a36c:	4602      	mov	r2, r0
 800a36e:	69bb      	ldr	r3, [r7, #24]
 800a370:	1ad3      	subs	r3, r2, r3
 800a372:	2b02      	cmp	r3, #2
 800a374:	d901      	bls.n	800a37a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800a376:	2303      	movs	r3, #3
 800a378:	e35f      	b.n	800aa3a <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800a37a:	4b20      	ldr	r3, [pc, #128]	@ (800a3fc <HAL_RCC_OscConfig+0x274>)
 800a37c:	681b      	ldr	r3, [r3, #0]
 800a37e:	f003 0302 	and.w	r3, r3, #2
 800a382:	2b00      	cmp	r3, #0
 800a384:	d1f0      	bne.n	800a368 <HAL_RCC_OscConfig+0x1e0>
 800a386:	e000      	b.n	800a38a <HAL_RCC_OscConfig+0x202>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800a388:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	681b      	ldr	r3, [r3, #0]
 800a38e:	f003 0301 	and.w	r3, r3, #1
 800a392:	2b00      	cmp	r3, #0
 800a394:	d073      	beq.n	800a47e <HAL_RCC_OscConfig+0x2f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800a396:	6a3b      	ldr	r3, [r7, #32]
 800a398:	2b08      	cmp	r3, #8
 800a39a:	d005      	beq.n	800a3a8 <HAL_RCC_OscConfig+0x220>
 800a39c:	6a3b      	ldr	r3, [r7, #32]
 800a39e:	2b0c      	cmp	r3, #12
 800a3a0:	d10e      	bne.n	800a3c0 <HAL_RCC_OscConfig+0x238>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800a3a2:	69fb      	ldr	r3, [r7, #28]
 800a3a4:	2b03      	cmp	r3, #3
 800a3a6:	d10b      	bne.n	800a3c0 <HAL_RCC_OscConfig+0x238>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a3a8:	4b14      	ldr	r3, [pc, #80]	@ (800a3fc <HAL_RCC_OscConfig+0x274>)
 800a3aa:	681b      	ldr	r3, [r3, #0]
 800a3ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a3b0:	2b00      	cmp	r3, #0
 800a3b2:	d063      	beq.n	800a47c <HAL_RCC_OscConfig+0x2f4>
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	685b      	ldr	r3, [r3, #4]
 800a3b8:	2b00      	cmp	r3, #0
 800a3ba:	d15f      	bne.n	800a47c <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 800a3bc:	2301      	movs	r3, #1
 800a3be:	e33c      	b.n	800aa3a <HAL_RCC_OscConfig+0x8b2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	685b      	ldr	r3, [r3, #4]
 800a3c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a3c8:	d106      	bne.n	800a3d8 <HAL_RCC_OscConfig+0x250>
 800a3ca:	4b0c      	ldr	r3, [pc, #48]	@ (800a3fc <HAL_RCC_OscConfig+0x274>)
 800a3cc:	681b      	ldr	r3, [r3, #0]
 800a3ce:	4a0b      	ldr	r2, [pc, #44]	@ (800a3fc <HAL_RCC_OscConfig+0x274>)
 800a3d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a3d4:	6013      	str	r3, [r2, #0]
 800a3d6:	e025      	b.n	800a424 <HAL_RCC_OscConfig+0x29c>
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	685b      	ldr	r3, [r3, #4]
 800a3dc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800a3e0:	d114      	bne.n	800a40c <HAL_RCC_OscConfig+0x284>
 800a3e2:	4b06      	ldr	r3, [pc, #24]	@ (800a3fc <HAL_RCC_OscConfig+0x274>)
 800a3e4:	681b      	ldr	r3, [r3, #0]
 800a3e6:	4a05      	ldr	r2, [pc, #20]	@ (800a3fc <HAL_RCC_OscConfig+0x274>)
 800a3e8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800a3ec:	6013      	str	r3, [r2, #0]
 800a3ee:	4b03      	ldr	r3, [pc, #12]	@ (800a3fc <HAL_RCC_OscConfig+0x274>)
 800a3f0:	681b      	ldr	r3, [r3, #0]
 800a3f2:	4a02      	ldr	r2, [pc, #8]	@ (800a3fc <HAL_RCC_OscConfig+0x274>)
 800a3f4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a3f8:	6013      	str	r3, [r2, #0]
 800a3fa:	e013      	b.n	800a424 <HAL_RCC_OscConfig+0x29c>
 800a3fc:	40021000 	.word	0x40021000
 800a400:	0800d15c 	.word	0x0800d15c
 800a404:	20000000 	.word	0x20000000
 800a408:	20000004 	.word	0x20000004
 800a40c:	4b8f      	ldr	r3, [pc, #572]	@ (800a64c <HAL_RCC_OscConfig+0x4c4>)
 800a40e:	681b      	ldr	r3, [r3, #0]
 800a410:	4a8e      	ldr	r2, [pc, #568]	@ (800a64c <HAL_RCC_OscConfig+0x4c4>)
 800a412:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a416:	6013      	str	r3, [r2, #0]
 800a418:	4b8c      	ldr	r3, [pc, #560]	@ (800a64c <HAL_RCC_OscConfig+0x4c4>)
 800a41a:	681b      	ldr	r3, [r3, #0]
 800a41c:	4a8b      	ldr	r2, [pc, #556]	@ (800a64c <HAL_RCC_OscConfig+0x4c4>)
 800a41e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a422:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	685b      	ldr	r3, [r3, #4]
 800a428:	2b00      	cmp	r3, #0
 800a42a:	d013      	beq.n	800a454 <HAL_RCC_OscConfig+0x2cc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a42c:	f7fc fbac 	bl	8006b88 <HAL_GetTick>
 800a430:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a432:	e008      	b.n	800a446 <HAL_RCC_OscConfig+0x2be>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a434:	f7fc fba8 	bl	8006b88 <HAL_GetTick>
 800a438:	4602      	mov	r2, r0
 800a43a:	69bb      	ldr	r3, [r7, #24]
 800a43c:	1ad3      	subs	r3, r2, r3
 800a43e:	2b64      	cmp	r3, #100	@ 0x64
 800a440:	d901      	bls.n	800a446 <HAL_RCC_OscConfig+0x2be>
          {
            return HAL_TIMEOUT;
 800a442:	2303      	movs	r3, #3
 800a444:	e2f9      	b.n	800aa3a <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a446:	4b81      	ldr	r3, [pc, #516]	@ (800a64c <HAL_RCC_OscConfig+0x4c4>)
 800a448:	681b      	ldr	r3, [r3, #0]
 800a44a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a44e:	2b00      	cmp	r3, #0
 800a450:	d0f0      	beq.n	800a434 <HAL_RCC_OscConfig+0x2ac>
 800a452:	e014      	b.n	800a47e <HAL_RCC_OscConfig+0x2f6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a454:	f7fc fb98 	bl	8006b88 <HAL_GetTick>
 800a458:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800a45a:	e008      	b.n	800a46e <HAL_RCC_OscConfig+0x2e6>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a45c:	f7fc fb94 	bl	8006b88 <HAL_GetTick>
 800a460:	4602      	mov	r2, r0
 800a462:	69bb      	ldr	r3, [r7, #24]
 800a464:	1ad3      	subs	r3, r2, r3
 800a466:	2b64      	cmp	r3, #100	@ 0x64
 800a468:	d901      	bls.n	800a46e <HAL_RCC_OscConfig+0x2e6>
          {
            return HAL_TIMEOUT;
 800a46a:	2303      	movs	r3, #3
 800a46c:	e2e5      	b.n	800aa3a <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800a46e:	4b77      	ldr	r3, [pc, #476]	@ (800a64c <HAL_RCC_OscConfig+0x4c4>)
 800a470:	681b      	ldr	r3, [r3, #0]
 800a472:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a476:	2b00      	cmp	r3, #0
 800a478:	d1f0      	bne.n	800a45c <HAL_RCC_OscConfig+0x2d4>
 800a47a:	e000      	b.n	800a47e <HAL_RCC_OscConfig+0x2f6>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a47c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	681b      	ldr	r3, [r3, #0]
 800a482:	f003 0302 	and.w	r3, r3, #2
 800a486:	2b00      	cmp	r3, #0
 800a488:	d060      	beq.n	800a54c <HAL_RCC_OscConfig+0x3c4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800a48a:	6a3b      	ldr	r3, [r7, #32]
 800a48c:	2b04      	cmp	r3, #4
 800a48e:	d005      	beq.n	800a49c <HAL_RCC_OscConfig+0x314>
 800a490:	6a3b      	ldr	r3, [r7, #32]
 800a492:	2b0c      	cmp	r3, #12
 800a494:	d119      	bne.n	800a4ca <HAL_RCC_OscConfig+0x342>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800a496:	69fb      	ldr	r3, [r7, #28]
 800a498:	2b02      	cmp	r3, #2
 800a49a:	d116      	bne.n	800a4ca <HAL_RCC_OscConfig+0x342>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a49c:	4b6b      	ldr	r3, [pc, #428]	@ (800a64c <HAL_RCC_OscConfig+0x4c4>)
 800a49e:	681b      	ldr	r3, [r3, #0]
 800a4a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a4a4:	2b00      	cmp	r3, #0
 800a4a6:	d005      	beq.n	800a4b4 <HAL_RCC_OscConfig+0x32c>
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	68db      	ldr	r3, [r3, #12]
 800a4ac:	2b00      	cmp	r3, #0
 800a4ae:	d101      	bne.n	800a4b4 <HAL_RCC_OscConfig+0x32c>
      {
        return HAL_ERROR;
 800a4b0:	2301      	movs	r3, #1
 800a4b2:	e2c2      	b.n	800aa3a <HAL_RCC_OscConfig+0x8b2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a4b4:	4b65      	ldr	r3, [pc, #404]	@ (800a64c <HAL_RCC_OscConfig+0x4c4>)
 800a4b6:	685b      	ldr	r3, [r3, #4]
 800a4b8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	691b      	ldr	r3, [r3, #16]
 800a4c0:	061b      	lsls	r3, r3, #24
 800a4c2:	4962      	ldr	r1, [pc, #392]	@ (800a64c <HAL_RCC_OscConfig+0x4c4>)
 800a4c4:	4313      	orrs	r3, r2
 800a4c6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a4c8:	e040      	b.n	800a54c <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	68db      	ldr	r3, [r3, #12]
 800a4ce:	2b00      	cmp	r3, #0
 800a4d0:	d023      	beq.n	800a51a <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800a4d2:	4b5e      	ldr	r3, [pc, #376]	@ (800a64c <HAL_RCC_OscConfig+0x4c4>)
 800a4d4:	681b      	ldr	r3, [r3, #0]
 800a4d6:	4a5d      	ldr	r2, [pc, #372]	@ (800a64c <HAL_RCC_OscConfig+0x4c4>)
 800a4d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a4dc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a4de:	f7fc fb53 	bl	8006b88 <HAL_GetTick>
 800a4e2:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a4e4:	e008      	b.n	800a4f8 <HAL_RCC_OscConfig+0x370>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a4e6:	f7fc fb4f 	bl	8006b88 <HAL_GetTick>
 800a4ea:	4602      	mov	r2, r0
 800a4ec:	69bb      	ldr	r3, [r7, #24]
 800a4ee:	1ad3      	subs	r3, r2, r3
 800a4f0:	2b02      	cmp	r3, #2
 800a4f2:	d901      	bls.n	800a4f8 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 800a4f4:	2303      	movs	r3, #3
 800a4f6:	e2a0      	b.n	800aa3a <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a4f8:	4b54      	ldr	r3, [pc, #336]	@ (800a64c <HAL_RCC_OscConfig+0x4c4>)
 800a4fa:	681b      	ldr	r3, [r3, #0]
 800a4fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a500:	2b00      	cmp	r3, #0
 800a502:	d0f0      	beq.n	800a4e6 <HAL_RCC_OscConfig+0x35e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a504:	4b51      	ldr	r3, [pc, #324]	@ (800a64c <HAL_RCC_OscConfig+0x4c4>)
 800a506:	685b      	ldr	r3, [r3, #4]
 800a508:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	691b      	ldr	r3, [r3, #16]
 800a510:	061b      	lsls	r3, r3, #24
 800a512:	494e      	ldr	r1, [pc, #312]	@ (800a64c <HAL_RCC_OscConfig+0x4c4>)
 800a514:	4313      	orrs	r3, r2
 800a516:	604b      	str	r3, [r1, #4]
 800a518:	e018      	b.n	800a54c <HAL_RCC_OscConfig+0x3c4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800a51a:	4b4c      	ldr	r3, [pc, #304]	@ (800a64c <HAL_RCC_OscConfig+0x4c4>)
 800a51c:	681b      	ldr	r3, [r3, #0]
 800a51e:	4a4b      	ldr	r2, [pc, #300]	@ (800a64c <HAL_RCC_OscConfig+0x4c4>)
 800a520:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a524:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a526:	f7fc fb2f 	bl	8006b88 <HAL_GetTick>
 800a52a:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800a52c:	e008      	b.n	800a540 <HAL_RCC_OscConfig+0x3b8>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a52e:	f7fc fb2b 	bl	8006b88 <HAL_GetTick>
 800a532:	4602      	mov	r2, r0
 800a534:	69bb      	ldr	r3, [r7, #24]
 800a536:	1ad3      	subs	r3, r2, r3
 800a538:	2b02      	cmp	r3, #2
 800a53a:	d901      	bls.n	800a540 <HAL_RCC_OscConfig+0x3b8>
          {
            return HAL_TIMEOUT;
 800a53c:	2303      	movs	r3, #3
 800a53e:	e27c      	b.n	800aa3a <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800a540:	4b42      	ldr	r3, [pc, #264]	@ (800a64c <HAL_RCC_OscConfig+0x4c4>)
 800a542:	681b      	ldr	r3, [r3, #0]
 800a544:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a548:	2b00      	cmp	r3, #0
 800a54a:	d1f0      	bne.n	800a52e <HAL_RCC_OscConfig+0x3a6>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	681b      	ldr	r3, [r3, #0]
 800a550:	f003 0308 	and.w	r3, r3, #8
 800a554:	2b00      	cmp	r3, #0
 800a556:	f000 8082 	beq.w	800a65e <HAL_RCC_OscConfig+0x4d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	695b      	ldr	r3, [r3, #20]
 800a55e:	2b00      	cmp	r3, #0
 800a560:	d05f      	beq.n	800a622 <HAL_RCC_OscConfig+0x49a>
    {
#if defined(RCC_CSR_LSIPREDIV)
      uint32_t csr_temp = RCC->CSR;
 800a562:	4b3a      	ldr	r3, [pc, #232]	@ (800a64c <HAL_RCC_OscConfig+0x4c4>)
 800a564:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a568:	613b      	str	r3, [r7, #16]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPREDIV))
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	699a      	ldr	r2, [r3, #24]
 800a56e:	693b      	ldr	r3, [r7, #16]
 800a570:	f003 0310 	and.w	r3, r3, #16
 800a574:	429a      	cmp	r2, r3
 800a576:	d037      	beq.n	800a5e8 <HAL_RCC_OscConfig+0x460>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 800a578:	693b      	ldr	r3, [r7, #16]
 800a57a:	f003 0302 	and.w	r3, r3, #2
 800a57e:	2b00      	cmp	r3, #0
 800a580:	d006      	beq.n	800a590 <HAL_RCC_OscConfig+0x408>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 800a582:	693b      	ldr	r3, [r7, #16]
 800a584:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 800a588:	2b00      	cmp	r3, #0
 800a58a:	d101      	bne.n	800a590 <HAL_RCC_OscConfig+0x408>
        {
           /* If LSIRDY is set while LSION is not enabled,
              LSIPREDIV can't be updated  */
          return HAL_ERROR;
 800a58c:	2301      	movs	r3, #1
 800a58e:	e254      	b.n	800aa3a <HAL_RCC_OscConfig+0x8b2>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPREDIV */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 800a590:	693b      	ldr	r3, [r7, #16]
 800a592:	f003 0301 	and.w	r3, r3, #1
 800a596:	2b00      	cmp	r3, #0
 800a598:	d01b      	beq.n	800a5d2 <HAL_RCC_OscConfig+0x44a>
        {
          __HAL_RCC_LSI_DISABLE();
 800a59a:	4b2c      	ldr	r3, [pc, #176]	@ (800a64c <HAL_RCC_OscConfig+0x4c4>)
 800a59c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a5a0:	4a2a      	ldr	r2, [pc, #168]	@ (800a64c <HAL_RCC_OscConfig+0x4c4>)
 800a5a2:	f023 0301 	bic.w	r3, r3, #1
 800a5a6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800a5aa:	f7fc faed 	bl	8006b88 <HAL_GetTick>
 800a5ae:	61b8      	str	r0, [r7, #24]

          /* Wait till LSI is disabled */
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800a5b0:	e008      	b.n	800a5c4 <HAL_RCC_OscConfig+0x43c>
          {
            if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a5b2:	f7fc fae9 	bl	8006b88 <HAL_GetTick>
 800a5b6:	4602      	mov	r2, r0
 800a5b8:	69bb      	ldr	r3, [r7, #24]
 800a5ba:	1ad3      	subs	r3, r2, r3
 800a5bc:	2b11      	cmp	r3, #17
 800a5be:	d901      	bls.n	800a5c4 <HAL_RCC_OscConfig+0x43c>
            {
              return HAL_TIMEOUT;
 800a5c0:	2303      	movs	r3, #3
 800a5c2:	e23a      	b.n	800aa3a <HAL_RCC_OscConfig+0x8b2>
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800a5c4:	4b21      	ldr	r3, [pc, #132]	@ (800a64c <HAL_RCC_OscConfig+0x4c4>)
 800a5c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a5ca:	f003 0302 	and.w	r3, r3, #2
 800a5ce:	2b00      	cmp	r3, #0
 800a5d0:	d1ef      	bne.n	800a5b2 <HAL_RCC_OscConfig+0x42a>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
 800a5d2:	4b1e      	ldr	r3, [pc, #120]	@ (800a64c <HAL_RCC_OscConfig+0x4c4>)
 800a5d4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a5d8:	f023 0210 	bic.w	r2, r3, #16
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	699b      	ldr	r3, [r3, #24]
 800a5e0:	491a      	ldr	r1, [pc, #104]	@ (800a64c <HAL_RCC_OscConfig+0x4c4>)
 800a5e2:	4313      	orrs	r3, r2
 800a5e4:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800a5e8:	4b18      	ldr	r3, [pc, #96]	@ (800a64c <HAL_RCC_OscConfig+0x4c4>)
 800a5ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a5ee:	4a17      	ldr	r2, [pc, #92]	@ (800a64c <HAL_RCC_OscConfig+0x4c4>)
 800a5f0:	f043 0301 	orr.w	r3, r3, #1
 800a5f4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a5f8:	f7fc fac6 	bl	8006b88 <HAL_GetTick>
 800a5fc:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800a5fe:	e008      	b.n	800a612 <HAL_RCC_OscConfig+0x48a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a600:	f7fc fac2 	bl	8006b88 <HAL_GetTick>
 800a604:	4602      	mov	r2, r0
 800a606:	69bb      	ldr	r3, [r7, #24]
 800a608:	1ad3      	subs	r3, r2, r3
 800a60a:	2b11      	cmp	r3, #17
 800a60c:	d901      	bls.n	800a612 <HAL_RCC_OscConfig+0x48a>
        {
          return HAL_TIMEOUT;
 800a60e:	2303      	movs	r3, #3
 800a610:	e213      	b.n	800aa3a <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800a612:	4b0e      	ldr	r3, [pc, #56]	@ (800a64c <HAL_RCC_OscConfig+0x4c4>)
 800a614:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a618:	f003 0302 	and.w	r3, r3, #2
 800a61c:	2b00      	cmp	r3, #0
 800a61e:	d0ef      	beq.n	800a600 <HAL_RCC_OscConfig+0x478>
 800a620:	e01d      	b.n	800a65e <HAL_RCC_OscConfig+0x4d6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800a622:	4b0a      	ldr	r3, [pc, #40]	@ (800a64c <HAL_RCC_OscConfig+0x4c4>)
 800a624:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a628:	4a08      	ldr	r2, [pc, #32]	@ (800a64c <HAL_RCC_OscConfig+0x4c4>)
 800a62a:	f023 0301 	bic.w	r3, r3, #1
 800a62e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a632:	f7fc faa9 	bl	8006b88 <HAL_GetTick>
 800a636:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800a638:	e00a      	b.n	800a650 <HAL_RCC_OscConfig+0x4c8>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a63a:	f7fc faa5 	bl	8006b88 <HAL_GetTick>
 800a63e:	4602      	mov	r2, r0
 800a640:	69bb      	ldr	r3, [r7, #24]
 800a642:	1ad3      	subs	r3, r2, r3
 800a644:	2b11      	cmp	r3, #17
 800a646:	d903      	bls.n	800a650 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_TIMEOUT;
 800a648:	2303      	movs	r3, #3
 800a64a:	e1f6      	b.n	800aa3a <HAL_RCC_OscConfig+0x8b2>
 800a64c:	40021000 	.word	0x40021000
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800a650:	4ba9      	ldr	r3, [pc, #676]	@ (800a8f8 <HAL_RCC_OscConfig+0x770>)
 800a652:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a656:	f003 0302 	and.w	r3, r3, #2
 800a65a:	2b00      	cmp	r3, #0
 800a65c:	d1ed      	bne.n	800a63a <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	681b      	ldr	r3, [r3, #0]
 800a662:	f003 0304 	and.w	r3, r3, #4
 800a666:	2b00      	cmp	r3, #0
 800a668:	f000 80bd 	beq.w	800a7e6 <HAL_RCC_OscConfig+0x65e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a66c:	2300      	movs	r3, #0
 800a66e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800a672:	4ba1      	ldr	r3, [pc, #644]	@ (800a8f8 <HAL_RCC_OscConfig+0x770>)
 800a674:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a676:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a67a:	2b00      	cmp	r3, #0
 800a67c:	d10e      	bne.n	800a69c <HAL_RCC_OscConfig+0x514>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a67e:	4b9e      	ldr	r3, [pc, #632]	@ (800a8f8 <HAL_RCC_OscConfig+0x770>)
 800a680:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a682:	4a9d      	ldr	r2, [pc, #628]	@ (800a8f8 <HAL_RCC_OscConfig+0x770>)
 800a684:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a688:	6593      	str	r3, [r2, #88]	@ 0x58
 800a68a:	4b9b      	ldr	r3, [pc, #620]	@ (800a8f8 <HAL_RCC_OscConfig+0x770>)
 800a68c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a68e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a692:	60fb      	str	r3, [r7, #12]
 800a694:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800a696:	2301      	movs	r3, #1
 800a698:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a69c:	4b97      	ldr	r3, [pc, #604]	@ (800a8fc <HAL_RCC_OscConfig+0x774>)
 800a69e:	681b      	ldr	r3, [r3, #0]
 800a6a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a6a4:	2b00      	cmp	r3, #0
 800a6a6:	d118      	bne.n	800a6da <HAL_RCC_OscConfig+0x552>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a6a8:	4b94      	ldr	r3, [pc, #592]	@ (800a8fc <HAL_RCC_OscConfig+0x774>)
 800a6aa:	681b      	ldr	r3, [r3, #0]
 800a6ac:	4a93      	ldr	r2, [pc, #588]	@ (800a8fc <HAL_RCC_OscConfig+0x774>)
 800a6ae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a6b2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800a6b4:	f7fc fa68 	bl	8006b88 <HAL_GetTick>
 800a6b8:	61b8      	str	r0, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a6ba:	e008      	b.n	800a6ce <HAL_RCC_OscConfig+0x546>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a6bc:	f7fc fa64 	bl	8006b88 <HAL_GetTick>
 800a6c0:	4602      	mov	r2, r0
 800a6c2:	69bb      	ldr	r3, [r7, #24]
 800a6c4:	1ad3      	subs	r3, r2, r3
 800a6c6:	2b02      	cmp	r3, #2
 800a6c8:	d901      	bls.n	800a6ce <HAL_RCC_OscConfig+0x546>
        {
          return HAL_TIMEOUT;
 800a6ca:	2303      	movs	r3, #3
 800a6cc:	e1b5      	b.n	800aa3a <HAL_RCC_OscConfig+0x8b2>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a6ce:	4b8b      	ldr	r3, [pc, #556]	@ (800a8fc <HAL_RCC_OscConfig+0x774>)
 800a6d0:	681b      	ldr	r3, [r3, #0]
 800a6d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a6d6:	2b00      	cmp	r3, #0
 800a6d8:	d0f0      	beq.n	800a6bc <HAL_RCC_OscConfig+0x534>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
#if defined(RCC_BDCR_LSESYSDIS)
    if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	689b      	ldr	r3, [r3, #8]
 800a6de:	f003 0301 	and.w	r3, r3, #1
 800a6e2:	2b00      	cmp	r3, #0
 800a6e4:	d02c      	beq.n	800a740 <HAL_RCC_OscConfig+0x5b8>
    {
      /* Set LSESYSDIS bit according to LSE propagation option (enabled or disabled) */
      MODIFY_REG(RCC->BDCR, RCC_BDCR_LSESYSDIS, (RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSDIS));
 800a6e6:	4b84      	ldr	r3, [pc, #528]	@ (800a8f8 <HAL_RCC_OscConfig+0x770>)
 800a6e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a6ec:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	689b      	ldr	r3, [r3, #8]
 800a6f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a6f8:	497f      	ldr	r1, [pc, #508]	@ (800a8f8 <HAL_RCC_OscConfig+0x770>)
 800a6fa:	4313      	orrs	r3, r2
 800a6fc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

      if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	689b      	ldr	r3, [r3, #8]
 800a704:	f003 0304 	and.w	r3, r3, #4
 800a708:	2b00      	cmp	r3, #0
 800a70a:	d010      	beq.n	800a72e <HAL_RCC_OscConfig+0x5a6>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800a70c:	4b7a      	ldr	r3, [pc, #488]	@ (800a8f8 <HAL_RCC_OscConfig+0x770>)
 800a70e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a712:	4a79      	ldr	r2, [pc, #484]	@ (800a8f8 <HAL_RCC_OscConfig+0x770>)
 800a714:	f043 0304 	orr.w	r3, r3, #4
 800a718:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800a71c:	4b76      	ldr	r3, [pc, #472]	@ (800a8f8 <HAL_RCC_OscConfig+0x770>)
 800a71e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a722:	4a75      	ldr	r2, [pc, #468]	@ (800a8f8 <HAL_RCC_OscConfig+0x770>)
 800a724:	f043 0301 	orr.w	r3, r3, #1
 800a728:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800a72c:	e018      	b.n	800a760 <HAL_RCC_OscConfig+0x5d8>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800a72e:	4b72      	ldr	r3, [pc, #456]	@ (800a8f8 <HAL_RCC_OscConfig+0x770>)
 800a730:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a734:	4a70      	ldr	r2, [pc, #448]	@ (800a8f8 <HAL_RCC_OscConfig+0x770>)
 800a736:	f043 0301 	orr.w	r3, r3, #1
 800a73a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800a73e:	e00f      	b.n	800a760 <HAL_RCC_OscConfig+0x5d8>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800a740:	4b6d      	ldr	r3, [pc, #436]	@ (800a8f8 <HAL_RCC_OscConfig+0x770>)
 800a742:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a746:	4a6c      	ldr	r2, [pc, #432]	@ (800a8f8 <HAL_RCC_OscConfig+0x770>)
 800a748:	f023 0301 	bic.w	r3, r3, #1
 800a74c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800a750:	4b69      	ldr	r3, [pc, #420]	@ (800a8f8 <HAL_RCC_OscConfig+0x770>)
 800a752:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a756:	4a68      	ldr	r2, [pc, #416]	@ (800a8f8 <HAL_RCC_OscConfig+0x770>)
 800a758:	f023 0304 	bic.w	r3, r3, #4
 800a75c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	689b      	ldr	r3, [r3, #8]
 800a764:	2b00      	cmp	r3, #0
 800a766:	d016      	beq.n	800a796 <HAL_RCC_OscConfig+0x60e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a768:	f7fc fa0e 	bl	8006b88 <HAL_GetTick>
 800a76c:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a76e:	e00a      	b.n	800a786 <HAL_RCC_OscConfig+0x5fe>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a770:	f7fc fa0a 	bl	8006b88 <HAL_GetTick>
 800a774:	4602      	mov	r2, r0
 800a776:	69bb      	ldr	r3, [r7, #24]
 800a778:	1ad3      	subs	r3, r2, r3
 800a77a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a77e:	4293      	cmp	r3, r2
 800a780:	d901      	bls.n	800a786 <HAL_RCC_OscConfig+0x5fe>
        {
          return HAL_TIMEOUT;
 800a782:	2303      	movs	r3, #3
 800a784:	e159      	b.n	800aa3a <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a786:	4b5c      	ldr	r3, [pc, #368]	@ (800a8f8 <HAL_RCC_OscConfig+0x770>)
 800a788:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a78c:	f003 0302 	and.w	r3, r3, #2
 800a790:	2b00      	cmp	r3, #0
 800a792:	d0ed      	beq.n	800a770 <HAL_RCC_OscConfig+0x5e8>
 800a794:	e01d      	b.n	800a7d2 <HAL_RCC_OscConfig+0x64a>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a796:	f7fc f9f7 	bl	8006b88 <HAL_GetTick>
 800a79a:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800a79c:	e00a      	b.n	800a7b4 <HAL_RCC_OscConfig+0x62c>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a79e:	f7fc f9f3 	bl	8006b88 <HAL_GetTick>
 800a7a2:	4602      	mov	r2, r0
 800a7a4:	69bb      	ldr	r3, [r7, #24]
 800a7a6:	1ad3      	subs	r3, r2, r3
 800a7a8:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a7ac:	4293      	cmp	r3, r2
 800a7ae:	d901      	bls.n	800a7b4 <HAL_RCC_OscConfig+0x62c>
        {
          return HAL_TIMEOUT;
 800a7b0:	2303      	movs	r3, #3
 800a7b2:	e142      	b.n	800aa3a <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800a7b4:	4b50      	ldr	r3, [pc, #320]	@ (800a8f8 <HAL_RCC_OscConfig+0x770>)
 800a7b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a7ba:	f003 0302 	and.w	r3, r3, #2
 800a7be:	2b00      	cmp	r3, #0
 800a7c0:	d1ed      	bne.n	800a79e <HAL_RCC_OscConfig+0x616>
        }
      }

#if defined(RCC_BDCR_LSESYSDIS)
      /* By default, stop disabling LSE propagation */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
 800a7c2:	4b4d      	ldr	r3, [pc, #308]	@ (800a8f8 <HAL_RCC_OscConfig+0x770>)
 800a7c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a7c8:	4a4b      	ldr	r2, [pc, #300]	@ (800a8f8 <HAL_RCC_OscConfig+0x770>)
 800a7ca:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a7ce:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800a7d2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a7d6:	2b01      	cmp	r3, #1
 800a7d8:	d105      	bne.n	800a7e6 <HAL_RCC_OscConfig+0x65e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a7da:	4b47      	ldr	r3, [pc, #284]	@ (800a8f8 <HAL_RCC_OscConfig+0x770>)
 800a7dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a7de:	4a46      	ldr	r2, [pc, #280]	@ (800a8f8 <HAL_RCC_OscConfig+0x770>)
 800a7e0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a7e4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	681b      	ldr	r3, [r3, #0]
 800a7ea:	f003 0320 	and.w	r3, r3, #32
 800a7ee:	2b00      	cmp	r3, #0
 800a7f0:	d03c      	beq.n	800a86c <HAL_RCC_OscConfig+0x6e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a7f6:	2b00      	cmp	r3, #0
 800a7f8:	d01c      	beq.n	800a834 <HAL_RCC_OscConfig+0x6ac>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800a7fa:	4b3f      	ldr	r3, [pc, #252]	@ (800a8f8 <HAL_RCC_OscConfig+0x770>)
 800a7fc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a800:	4a3d      	ldr	r2, [pc, #244]	@ (800a8f8 <HAL_RCC_OscConfig+0x770>)
 800a802:	f043 0301 	orr.w	r3, r3, #1
 800a806:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a80a:	f7fc f9bd 	bl	8006b88 <HAL_GetTick>
 800a80e:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800a810:	e008      	b.n	800a824 <HAL_RCC_OscConfig+0x69c>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a812:	f7fc f9b9 	bl	8006b88 <HAL_GetTick>
 800a816:	4602      	mov	r2, r0
 800a818:	69bb      	ldr	r3, [r7, #24]
 800a81a:	1ad3      	subs	r3, r2, r3
 800a81c:	2b02      	cmp	r3, #2
 800a81e:	d901      	bls.n	800a824 <HAL_RCC_OscConfig+0x69c>
        {
          return HAL_TIMEOUT;
 800a820:	2303      	movs	r3, #3
 800a822:	e10a      	b.n	800aa3a <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800a824:	4b34      	ldr	r3, [pc, #208]	@ (800a8f8 <HAL_RCC_OscConfig+0x770>)
 800a826:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a82a:	f003 0302 	and.w	r3, r3, #2
 800a82e:	2b00      	cmp	r3, #0
 800a830:	d0ef      	beq.n	800a812 <HAL_RCC_OscConfig+0x68a>
 800a832:	e01b      	b.n	800a86c <HAL_RCC_OscConfig+0x6e4>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800a834:	4b30      	ldr	r3, [pc, #192]	@ (800a8f8 <HAL_RCC_OscConfig+0x770>)
 800a836:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a83a:	4a2f      	ldr	r2, [pc, #188]	@ (800a8f8 <HAL_RCC_OscConfig+0x770>)
 800a83c:	f023 0301 	bic.w	r3, r3, #1
 800a840:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a844:	f7fc f9a0 	bl	8006b88 <HAL_GetTick>
 800a848:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800a84a:	e008      	b.n	800a85e <HAL_RCC_OscConfig+0x6d6>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a84c:	f7fc f99c 	bl	8006b88 <HAL_GetTick>
 800a850:	4602      	mov	r2, r0
 800a852:	69bb      	ldr	r3, [r7, #24]
 800a854:	1ad3      	subs	r3, r2, r3
 800a856:	2b02      	cmp	r3, #2
 800a858:	d901      	bls.n	800a85e <HAL_RCC_OscConfig+0x6d6>
        {
          return HAL_TIMEOUT;
 800a85a:	2303      	movs	r3, #3
 800a85c:	e0ed      	b.n	800aa3a <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800a85e:	4b26      	ldr	r3, [pc, #152]	@ (800a8f8 <HAL_RCC_OscConfig+0x770>)
 800a860:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a864:	f003 0302 	and.w	r3, r3, #2
 800a868:	2b00      	cmp	r3, #0
 800a86a:	d1ef      	bne.n	800a84c <HAL_RCC_OscConfig+0x6c4>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a870:	2b00      	cmp	r3, #0
 800a872:	f000 80e1 	beq.w	800aa38 <HAL_RCC_OscConfig+0x8b0>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a87a:	2b02      	cmp	r3, #2
 800a87c:	f040 80b5 	bne.w	800a9ea <HAL_RCC_OscConfig+0x862>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800a880:	4b1d      	ldr	r3, [pc, #116]	@ (800a8f8 <HAL_RCC_OscConfig+0x770>)
 800a882:	68db      	ldr	r3, [r3, #12]
 800a884:	61fb      	str	r3, [r7, #28]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800a886:	69fb      	ldr	r3, [r7, #28]
 800a888:	f003 0203 	and.w	r2, r3, #3
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a890:	429a      	cmp	r2, r3
 800a892:	d124      	bne.n	800a8de <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800a894:	69fb      	ldr	r3, [r7, #28]
 800a896:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a89e:	3b01      	subs	r3, #1
 800a8a0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800a8a2:	429a      	cmp	r2, r3
 800a8a4:	d11b      	bne.n	800a8de <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800a8a6:	69fb      	ldr	r3, [r7, #28]
 800a8a8:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a8b0:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800a8b2:	429a      	cmp	r2, r3
 800a8b4:	d113      	bne.n	800a8de <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800a8b6:	69fb      	ldr	r3, [r7, #28]
 800a8b8:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a8c0:	085b      	lsrs	r3, r3, #1
 800a8c2:	3b01      	subs	r3, #1
 800a8c4:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800a8c6:	429a      	cmp	r2, r3
 800a8c8:	d109      	bne.n	800a8de <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800a8ca:	69fb      	ldr	r3, [r7, #28]
 800a8cc:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a8d4:	085b      	lsrs	r3, r3, #1
 800a8d6:	3b01      	subs	r3, #1
 800a8d8:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800a8da:	429a      	cmp	r2, r3
 800a8dc:	d05f      	beq.n	800a99e <HAL_RCC_OscConfig+0x816>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800a8de:	6a3b      	ldr	r3, [r7, #32]
 800a8e0:	2b0c      	cmp	r3, #12
 800a8e2:	d05a      	beq.n	800a99a <HAL_RCC_OscConfig+0x812>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800a8e4:	4b04      	ldr	r3, [pc, #16]	@ (800a8f8 <HAL_RCC_OscConfig+0x770>)
 800a8e6:	681b      	ldr	r3, [r3, #0]
 800a8e8:	4a03      	ldr	r2, [pc, #12]	@ (800a8f8 <HAL_RCC_OscConfig+0x770>)
 800a8ea:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a8ee:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800a8f0:	f7fc f94a 	bl	8006b88 <HAL_GetTick>
 800a8f4:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a8f6:	e00c      	b.n	800a912 <HAL_RCC_OscConfig+0x78a>
 800a8f8:	40021000 	.word	0x40021000
 800a8fc:	40007000 	.word	0x40007000
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a900:	f7fc f942 	bl	8006b88 <HAL_GetTick>
 800a904:	4602      	mov	r2, r0
 800a906:	69bb      	ldr	r3, [r7, #24]
 800a908:	1ad3      	subs	r3, r2, r3
 800a90a:	2b02      	cmp	r3, #2
 800a90c:	d901      	bls.n	800a912 <HAL_RCC_OscConfig+0x78a>
              {
                return HAL_TIMEOUT;
 800a90e:	2303      	movs	r3, #3
 800a910:	e093      	b.n	800aa3a <HAL_RCC_OscConfig+0x8b2>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a912:	4b4c      	ldr	r3, [pc, #304]	@ (800aa44 <HAL_RCC_OscConfig+0x8bc>)
 800a914:	681b      	ldr	r3, [r3, #0]
 800a916:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a91a:	2b00      	cmp	r3, #0
 800a91c:	d1f0      	bne.n	800a900 <HAL_RCC_OscConfig+0x778>
                                 RCC_OscInitStruct->PLL.PLLN,
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#else
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800a91e:	4b49      	ldr	r3, [pc, #292]	@ (800aa44 <HAL_RCC_OscConfig+0x8bc>)
 800a920:	68da      	ldr	r2, [r3, #12]
 800a922:	4b49      	ldr	r3, [pc, #292]	@ (800aa48 <HAL_RCC_OscConfig+0x8c0>)
 800a924:	4013      	ands	r3, r2
 800a926:	687a      	ldr	r2, [r7, #4]
 800a928:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 800a92a:	687a      	ldr	r2, [r7, #4]
 800a92c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800a92e:	3a01      	subs	r2, #1
 800a930:	0112      	lsls	r2, r2, #4
 800a932:	4311      	orrs	r1, r2
 800a934:	687a      	ldr	r2, [r7, #4]
 800a936:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800a938:	0212      	lsls	r2, r2, #8
 800a93a:	4311      	orrs	r1, r2
 800a93c:	687a      	ldr	r2, [r7, #4]
 800a93e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800a940:	0852      	lsrs	r2, r2, #1
 800a942:	3a01      	subs	r2, #1
 800a944:	0552      	lsls	r2, r2, #21
 800a946:	4311      	orrs	r1, r2
 800a948:	687a      	ldr	r2, [r7, #4]
 800a94a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800a94c:	0852      	lsrs	r2, r2, #1
 800a94e:	3a01      	subs	r2, #1
 800a950:	0652      	lsls	r2, r2, #25
 800a952:	430a      	orrs	r2, r1
 800a954:	493b      	ldr	r1, [pc, #236]	@ (800aa44 <HAL_RCC_OscConfig+0x8bc>)
 800a956:	4313      	orrs	r3, r2
 800a958:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800a95a:	4b3a      	ldr	r3, [pc, #232]	@ (800aa44 <HAL_RCC_OscConfig+0x8bc>)
 800a95c:	681b      	ldr	r3, [r3, #0]
 800a95e:	4a39      	ldr	r2, [pc, #228]	@ (800aa44 <HAL_RCC_OscConfig+0x8bc>)
 800a960:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800a964:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800a966:	4b37      	ldr	r3, [pc, #220]	@ (800aa44 <HAL_RCC_OscConfig+0x8bc>)
 800a968:	68db      	ldr	r3, [r3, #12]
 800a96a:	4a36      	ldr	r2, [pc, #216]	@ (800aa44 <HAL_RCC_OscConfig+0x8bc>)
 800a96c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800a970:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800a972:	f7fc f909 	bl	8006b88 <HAL_GetTick>
 800a976:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a978:	e008      	b.n	800a98c <HAL_RCC_OscConfig+0x804>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a97a:	f7fc f905 	bl	8006b88 <HAL_GetTick>
 800a97e:	4602      	mov	r2, r0
 800a980:	69bb      	ldr	r3, [r7, #24]
 800a982:	1ad3      	subs	r3, r2, r3
 800a984:	2b02      	cmp	r3, #2
 800a986:	d901      	bls.n	800a98c <HAL_RCC_OscConfig+0x804>
              {
                return HAL_TIMEOUT;
 800a988:	2303      	movs	r3, #3
 800a98a:	e056      	b.n	800aa3a <HAL_RCC_OscConfig+0x8b2>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a98c:	4b2d      	ldr	r3, [pc, #180]	@ (800aa44 <HAL_RCC_OscConfig+0x8bc>)
 800a98e:	681b      	ldr	r3, [r3, #0]
 800a990:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a994:	2b00      	cmp	r3, #0
 800a996:	d0f0      	beq.n	800a97a <HAL_RCC_OscConfig+0x7f2>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800a998:	e04e      	b.n	800aa38 <HAL_RCC_OscConfig+0x8b0>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800a99a:	2301      	movs	r3, #1
 800a99c:	e04d      	b.n	800aa3a <HAL_RCC_OscConfig+0x8b2>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a99e:	4b29      	ldr	r3, [pc, #164]	@ (800aa44 <HAL_RCC_OscConfig+0x8bc>)
 800a9a0:	681b      	ldr	r3, [r3, #0]
 800a9a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a9a6:	2b00      	cmp	r3, #0
 800a9a8:	d146      	bne.n	800aa38 <HAL_RCC_OscConfig+0x8b0>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800a9aa:	4b26      	ldr	r3, [pc, #152]	@ (800aa44 <HAL_RCC_OscConfig+0x8bc>)
 800a9ac:	681b      	ldr	r3, [r3, #0]
 800a9ae:	4a25      	ldr	r2, [pc, #148]	@ (800aa44 <HAL_RCC_OscConfig+0x8bc>)
 800a9b0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800a9b4:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800a9b6:	4b23      	ldr	r3, [pc, #140]	@ (800aa44 <HAL_RCC_OscConfig+0x8bc>)
 800a9b8:	68db      	ldr	r3, [r3, #12]
 800a9ba:	4a22      	ldr	r2, [pc, #136]	@ (800aa44 <HAL_RCC_OscConfig+0x8bc>)
 800a9bc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800a9c0:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800a9c2:	f7fc f8e1 	bl	8006b88 <HAL_GetTick>
 800a9c6:	61b8      	str	r0, [r7, #24]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a9c8:	e008      	b.n	800a9dc <HAL_RCC_OscConfig+0x854>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a9ca:	f7fc f8dd 	bl	8006b88 <HAL_GetTick>
 800a9ce:	4602      	mov	r2, r0
 800a9d0:	69bb      	ldr	r3, [r7, #24]
 800a9d2:	1ad3      	subs	r3, r2, r3
 800a9d4:	2b02      	cmp	r3, #2
 800a9d6:	d901      	bls.n	800a9dc <HAL_RCC_OscConfig+0x854>
            {
              return HAL_TIMEOUT;
 800a9d8:	2303      	movs	r3, #3
 800a9da:	e02e      	b.n	800aa3a <HAL_RCC_OscConfig+0x8b2>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a9dc:	4b19      	ldr	r3, [pc, #100]	@ (800aa44 <HAL_RCC_OscConfig+0x8bc>)
 800a9de:	681b      	ldr	r3, [r3, #0]
 800a9e0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a9e4:	2b00      	cmp	r3, #0
 800a9e6:	d0f0      	beq.n	800a9ca <HAL_RCC_OscConfig+0x842>
 800a9e8:	e026      	b.n	800aa38 <HAL_RCC_OscConfig+0x8b0>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800a9ea:	6a3b      	ldr	r3, [r7, #32]
 800a9ec:	2b0c      	cmp	r3, #12
 800a9ee:	d021      	beq.n	800aa34 <HAL_RCC_OscConfig+0x8ac>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a9f0:	4b14      	ldr	r3, [pc, #80]	@ (800aa44 <HAL_RCC_OscConfig+0x8bc>)
 800a9f2:	681b      	ldr	r3, [r3, #0]
 800a9f4:	4a13      	ldr	r2, [pc, #76]	@ (800aa44 <HAL_RCC_OscConfig+0x8bc>)
 800a9f6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a9fa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a9fc:	f7fc f8c4 	bl	8006b88 <HAL_GetTick>
 800aa00:	61b8      	str	r0, [r7, #24]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800aa02:	e008      	b.n	800aa16 <HAL_RCC_OscConfig+0x88e>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800aa04:	f7fc f8c0 	bl	8006b88 <HAL_GetTick>
 800aa08:	4602      	mov	r2, r0
 800aa0a:	69bb      	ldr	r3, [r7, #24]
 800aa0c:	1ad3      	subs	r3, r2, r3
 800aa0e:	2b02      	cmp	r3, #2
 800aa10:	d901      	bls.n	800aa16 <HAL_RCC_OscConfig+0x88e>
          {
            return HAL_TIMEOUT;
 800aa12:	2303      	movs	r3, #3
 800aa14:	e011      	b.n	800aa3a <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800aa16:	4b0b      	ldr	r3, [pc, #44]	@ (800aa44 <HAL_RCC_OscConfig+0x8bc>)
 800aa18:	681b      	ldr	r3, [r3, #0]
 800aa1a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800aa1e:	2b00      	cmp	r3, #0
 800aa20:	d1f0      	bne.n	800aa04 <HAL_RCC_OscConfig+0x87c>
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
 800aa22:	4b08      	ldr	r3, [pc, #32]	@ (800aa44 <HAL_RCC_OscConfig+0x8bc>)
 800aa24:	68db      	ldr	r3, [r3, #12]
 800aa26:	4a07      	ldr	r2, [pc, #28]	@ (800aa44 <HAL_RCC_OscConfig+0x8bc>)
 800aa28:	f023 7388 	bic.w	r3, r3, #17825792	@ 0x1100000
 800aa2c:	f023 0303 	bic.w	r3, r3, #3
 800aa30:	60d3      	str	r3, [r2, #12]
 800aa32:	e001      	b.n	800aa38 <HAL_RCC_OscConfig+0x8b0>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800aa34:	2301      	movs	r3, #1
 800aa36:	e000      	b.n	800aa3a <HAL_RCC_OscConfig+0x8b2>
      }
    }
  }
  return HAL_OK;
 800aa38:	2300      	movs	r3, #0
}
 800aa3a:	4618      	mov	r0, r3
 800aa3c:	3728      	adds	r7, #40	@ 0x28
 800aa3e:	46bd      	mov	sp, r7
 800aa40:	bd80      	pop	{r7, pc}
 800aa42:	bf00      	nop
 800aa44:	40021000 	.word	0x40021000
 800aa48:	f99f808c 	.word	0xf99f808c

0800aa4c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800aa4c:	b580      	push	{r7, lr}
 800aa4e:	b084      	sub	sp, #16
 800aa50:	af00      	add	r7, sp, #0
 800aa52:	6078      	str	r0, [r7, #4]
 800aa54:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	2b00      	cmp	r3, #0
 800aa5a:	d101      	bne.n	800aa60 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800aa5c:	2301      	movs	r3, #1
 800aa5e:	e0e7      	b.n	800ac30 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800aa60:	4b75      	ldr	r3, [pc, #468]	@ (800ac38 <HAL_RCC_ClockConfig+0x1ec>)
 800aa62:	681b      	ldr	r3, [r3, #0]
 800aa64:	f003 0307 	and.w	r3, r3, #7
 800aa68:	683a      	ldr	r2, [r7, #0]
 800aa6a:	429a      	cmp	r2, r3
 800aa6c:	d910      	bls.n	800aa90 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800aa6e:	4b72      	ldr	r3, [pc, #456]	@ (800ac38 <HAL_RCC_ClockConfig+0x1ec>)
 800aa70:	681b      	ldr	r3, [r3, #0]
 800aa72:	f023 0207 	bic.w	r2, r3, #7
 800aa76:	4970      	ldr	r1, [pc, #448]	@ (800ac38 <HAL_RCC_ClockConfig+0x1ec>)
 800aa78:	683b      	ldr	r3, [r7, #0]
 800aa7a:	4313      	orrs	r3, r2
 800aa7c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800aa7e:	4b6e      	ldr	r3, [pc, #440]	@ (800ac38 <HAL_RCC_ClockConfig+0x1ec>)
 800aa80:	681b      	ldr	r3, [r3, #0]
 800aa82:	f003 0307 	and.w	r3, r3, #7
 800aa86:	683a      	ldr	r2, [r7, #0]
 800aa88:	429a      	cmp	r2, r3
 800aa8a:	d001      	beq.n	800aa90 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800aa8c:	2301      	movs	r3, #1
 800aa8e:	e0cf      	b.n	800ac30 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	681b      	ldr	r3, [r3, #0]
 800aa94:	f003 0302 	and.w	r3, r3, #2
 800aa98:	2b00      	cmp	r3, #0
 800aa9a:	d010      	beq.n	800aabe <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	689a      	ldr	r2, [r3, #8]
 800aaa0:	4b66      	ldr	r3, [pc, #408]	@ (800ac3c <HAL_RCC_ClockConfig+0x1f0>)
 800aaa2:	689b      	ldr	r3, [r3, #8]
 800aaa4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800aaa8:	429a      	cmp	r2, r3
 800aaaa:	d908      	bls.n	800aabe <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800aaac:	4b63      	ldr	r3, [pc, #396]	@ (800ac3c <HAL_RCC_ClockConfig+0x1f0>)
 800aaae:	689b      	ldr	r3, [r3, #8]
 800aab0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	689b      	ldr	r3, [r3, #8]
 800aab8:	4960      	ldr	r1, [pc, #384]	@ (800ac3c <HAL_RCC_ClockConfig+0x1f0>)
 800aaba:	4313      	orrs	r3, r2
 800aabc:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	681b      	ldr	r3, [r3, #0]
 800aac2:	f003 0301 	and.w	r3, r3, #1
 800aac6:	2b00      	cmp	r3, #0
 800aac8:	d04c      	beq.n	800ab64 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	685b      	ldr	r3, [r3, #4]
 800aace:	2b03      	cmp	r3, #3
 800aad0:	d107      	bne.n	800aae2 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800aad2:	4b5a      	ldr	r3, [pc, #360]	@ (800ac3c <HAL_RCC_ClockConfig+0x1f0>)
 800aad4:	681b      	ldr	r3, [r3, #0]
 800aad6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800aada:	2b00      	cmp	r3, #0
 800aadc:	d121      	bne.n	800ab22 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800aade:	2301      	movs	r3, #1
 800aae0:	e0a6      	b.n	800ac30 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	685b      	ldr	r3, [r3, #4]
 800aae6:	2b02      	cmp	r3, #2
 800aae8:	d107      	bne.n	800aafa <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800aaea:	4b54      	ldr	r3, [pc, #336]	@ (800ac3c <HAL_RCC_ClockConfig+0x1f0>)
 800aaec:	681b      	ldr	r3, [r3, #0]
 800aaee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800aaf2:	2b00      	cmp	r3, #0
 800aaf4:	d115      	bne.n	800ab22 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800aaf6:	2301      	movs	r3, #1
 800aaf8:	e09a      	b.n	800ac30 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	685b      	ldr	r3, [r3, #4]
 800aafe:	2b00      	cmp	r3, #0
 800ab00:	d107      	bne.n	800ab12 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800ab02:	4b4e      	ldr	r3, [pc, #312]	@ (800ac3c <HAL_RCC_ClockConfig+0x1f0>)
 800ab04:	681b      	ldr	r3, [r3, #0]
 800ab06:	f003 0302 	and.w	r3, r3, #2
 800ab0a:	2b00      	cmp	r3, #0
 800ab0c:	d109      	bne.n	800ab22 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800ab0e:	2301      	movs	r3, #1
 800ab10:	e08e      	b.n	800ac30 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800ab12:	4b4a      	ldr	r3, [pc, #296]	@ (800ac3c <HAL_RCC_ClockConfig+0x1f0>)
 800ab14:	681b      	ldr	r3, [r3, #0]
 800ab16:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ab1a:	2b00      	cmp	r3, #0
 800ab1c:	d101      	bne.n	800ab22 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800ab1e:	2301      	movs	r3, #1
 800ab20:	e086      	b.n	800ac30 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800ab22:	4b46      	ldr	r3, [pc, #280]	@ (800ac3c <HAL_RCC_ClockConfig+0x1f0>)
 800ab24:	689b      	ldr	r3, [r3, #8]
 800ab26:	f023 0203 	bic.w	r2, r3, #3
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	685b      	ldr	r3, [r3, #4]
 800ab2e:	4943      	ldr	r1, [pc, #268]	@ (800ac3c <HAL_RCC_ClockConfig+0x1f0>)
 800ab30:	4313      	orrs	r3, r2
 800ab32:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ab34:	f7fc f828 	bl	8006b88 <HAL_GetTick>
 800ab38:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800ab3a:	e00a      	b.n	800ab52 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800ab3c:	f7fc f824 	bl	8006b88 <HAL_GetTick>
 800ab40:	4602      	mov	r2, r0
 800ab42:	68fb      	ldr	r3, [r7, #12]
 800ab44:	1ad3      	subs	r3, r2, r3
 800ab46:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ab4a:	4293      	cmp	r3, r2
 800ab4c:	d901      	bls.n	800ab52 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800ab4e:	2303      	movs	r3, #3
 800ab50:	e06e      	b.n	800ac30 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800ab52:	4b3a      	ldr	r3, [pc, #232]	@ (800ac3c <HAL_RCC_ClockConfig+0x1f0>)
 800ab54:	689b      	ldr	r3, [r3, #8]
 800ab56:	f003 020c 	and.w	r2, r3, #12
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	685b      	ldr	r3, [r3, #4]
 800ab5e:	009b      	lsls	r3, r3, #2
 800ab60:	429a      	cmp	r2, r3
 800ab62:	d1eb      	bne.n	800ab3c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	681b      	ldr	r3, [r3, #0]
 800ab68:	f003 0302 	and.w	r3, r3, #2
 800ab6c:	2b00      	cmp	r3, #0
 800ab6e:	d010      	beq.n	800ab92 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	689a      	ldr	r2, [r3, #8]
 800ab74:	4b31      	ldr	r3, [pc, #196]	@ (800ac3c <HAL_RCC_ClockConfig+0x1f0>)
 800ab76:	689b      	ldr	r3, [r3, #8]
 800ab78:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800ab7c:	429a      	cmp	r2, r3
 800ab7e:	d208      	bcs.n	800ab92 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800ab80:	4b2e      	ldr	r3, [pc, #184]	@ (800ac3c <HAL_RCC_ClockConfig+0x1f0>)
 800ab82:	689b      	ldr	r3, [r3, #8]
 800ab84:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	689b      	ldr	r3, [r3, #8]
 800ab8c:	492b      	ldr	r1, [pc, #172]	@ (800ac3c <HAL_RCC_ClockConfig+0x1f0>)
 800ab8e:	4313      	orrs	r3, r2
 800ab90:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800ab92:	4b29      	ldr	r3, [pc, #164]	@ (800ac38 <HAL_RCC_ClockConfig+0x1ec>)
 800ab94:	681b      	ldr	r3, [r3, #0]
 800ab96:	f003 0307 	and.w	r3, r3, #7
 800ab9a:	683a      	ldr	r2, [r7, #0]
 800ab9c:	429a      	cmp	r2, r3
 800ab9e:	d210      	bcs.n	800abc2 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800aba0:	4b25      	ldr	r3, [pc, #148]	@ (800ac38 <HAL_RCC_ClockConfig+0x1ec>)
 800aba2:	681b      	ldr	r3, [r3, #0]
 800aba4:	f023 0207 	bic.w	r2, r3, #7
 800aba8:	4923      	ldr	r1, [pc, #140]	@ (800ac38 <HAL_RCC_ClockConfig+0x1ec>)
 800abaa:	683b      	ldr	r3, [r7, #0]
 800abac:	4313      	orrs	r3, r2
 800abae:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800abb0:	4b21      	ldr	r3, [pc, #132]	@ (800ac38 <HAL_RCC_ClockConfig+0x1ec>)
 800abb2:	681b      	ldr	r3, [r3, #0]
 800abb4:	f003 0307 	and.w	r3, r3, #7
 800abb8:	683a      	ldr	r2, [r7, #0]
 800abba:	429a      	cmp	r2, r3
 800abbc:	d001      	beq.n	800abc2 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800abbe:	2301      	movs	r3, #1
 800abc0:	e036      	b.n	800ac30 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	681b      	ldr	r3, [r3, #0]
 800abc6:	f003 0304 	and.w	r3, r3, #4
 800abca:	2b00      	cmp	r3, #0
 800abcc:	d008      	beq.n	800abe0 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800abce:	4b1b      	ldr	r3, [pc, #108]	@ (800ac3c <HAL_RCC_ClockConfig+0x1f0>)
 800abd0:	689b      	ldr	r3, [r3, #8]
 800abd2:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	68db      	ldr	r3, [r3, #12]
 800abda:	4918      	ldr	r1, [pc, #96]	@ (800ac3c <HAL_RCC_ClockConfig+0x1f0>)
 800abdc:	4313      	orrs	r3, r2
 800abde:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	681b      	ldr	r3, [r3, #0]
 800abe4:	f003 0308 	and.w	r3, r3, #8
 800abe8:	2b00      	cmp	r3, #0
 800abea:	d009      	beq.n	800ac00 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800abec:	4b13      	ldr	r3, [pc, #76]	@ (800ac3c <HAL_RCC_ClockConfig+0x1f0>)
 800abee:	689b      	ldr	r3, [r3, #8]
 800abf0:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	691b      	ldr	r3, [r3, #16]
 800abf8:	00db      	lsls	r3, r3, #3
 800abfa:	4910      	ldr	r1, [pc, #64]	@ (800ac3c <HAL_RCC_ClockConfig+0x1f0>)
 800abfc:	4313      	orrs	r3, r2
 800abfe:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800ac00:	f000 f824 	bl	800ac4c <HAL_RCC_GetSysClockFreq>
 800ac04:	4602      	mov	r2, r0
 800ac06:	4b0d      	ldr	r3, [pc, #52]	@ (800ac3c <HAL_RCC_ClockConfig+0x1f0>)
 800ac08:	689b      	ldr	r3, [r3, #8]
 800ac0a:	091b      	lsrs	r3, r3, #4
 800ac0c:	f003 030f 	and.w	r3, r3, #15
 800ac10:	490b      	ldr	r1, [pc, #44]	@ (800ac40 <HAL_RCC_ClockConfig+0x1f4>)
 800ac12:	5ccb      	ldrb	r3, [r1, r3]
 800ac14:	f003 031f 	and.w	r3, r3, #31
 800ac18:	fa22 f303 	lsr.w	r3, r2, r3
 800ac1c:	4a09      	ldr	r2, [pc, #36]	@ (800ac44 <HAL_RCC_ClockConfig+0x1f8>)
 800ac1e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800ac20:	4b09      	ldr	r3, [pc, #36]	@ (800ac48 <HAL_RCC_ClockConfig+0x1fc>)
 800ac22:	681b      	ldr	r3, [r3, #0]
 800ac24:	4618      	mov	r0, r3
 800ac26:	f7fb ff5f 	bl	8006ae8 <HAL_InitTick>
 800ac2a:	4603      	mov	r3, r0
 800ac2c:	72fb      	strb	r3, [r7, #11]

  return status;
 800ac2e:	7afb      	ldrb	r3, [r7, #11]
}
 800ac30:	4618      	mov	r0, r3
 800ac32:	3710      	adds	r7, #16
 800ac34:	46bd      	mov	sp, r7
 800ac36:	bd80      	pop	{r7, pc}
 800ac38:	40022000 	.word	0x40022000
 800ac3c:	40021000 	.word	0x40021000
 800ac40:	0800d15c 	.word	0x0800d15c
 800ac44:	20000000 	.word	0x20000000
 800ac48:	20000004 	.word	0x20000004

0800ac4c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800ac4c:	b480      	push	{r7}
 800ac4e:	b089      	sub	sp, #36	@ 0x24
 800ac50:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800ac52:	2300      	movs	r3, #0
 800ac54:	61fb      	str	r3, [r7, #28]
 800ac56:	2300      	movs	r3, #0
 800ac58:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800ac5a:	4b3e      	ldr	r3, [pc, #248]	@ (800ad54 <HAL_RCC_GetSysClockFreq+0x108>)
 800ac5c:	689b      	ldr	r3, [r3, #8]
 800ac5e:	f003 030c 	and.w	r3, r3, #12
 800ac62:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800ac64:	4b3b      	ldr	r3, [pc, #236]	@ (800ad54 <HAL_RCC_GetSysClockFreq+0x108>)
 800ac66:	68db      	ldr	r3, [r3, #12]
 800ac68:	f003 0303 	and.w	r3, r3, #3
 800ac6c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800ac6e:	693b      	ldr	r3, [r7, #16]
 800ac70:	2b00      	cmp	r3, #0
 800ac72:	d005      	beq.n	800ac80 <HAL_RCC_GetSysClockFreq+0x34>
 800ac74:	693b      	ldr	r3, [r7, #16]
 800ac76:	2b0c      	cmp	r3, #12
 800ac78:	d121      	bne.n	800acbe <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800ac7a:	68fb      	ldr	r3, [r7, #12]
 800ac7c:	2b01      	cmp	r3, #1
 800ac7e:	d11e      	bne.n	800acbe <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800ac80:	4b34      	ldr	r3, [pc, #208]	@ (800ad54 <HAL_RCC_GetSysClockFreq+0x108>)
 800ac82:	681b      	ldr	r3, [r3, #0]
 800ac84:	f003 0308 	and.w	r3, r3, #8
 800ac88:	2b00      	cmp	r3, #0
 800ac8a:	d107      	bne.n	800ac9c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800ac8c:	4b31      	ldr	r3, [pc, #196]	@ (800ad54 <HAL_RCC_GetSysClockFreq+0x108>)
 800ac8e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800ac92:	0a1b      	lsrs	r3, r3, #8
 800ac94:	f003 030f 	and.w	r3, r3, #15
 800ac98:	61fb      	str	r3, [r7, #28]
 800ac9a:	e005      	b.n	800aca8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800ac9c:	4b2d      	ldr	r3, [pc, #180]	@ (800ad54 <HAL_RCC_GetSysClockFreq+0x108>)
 800ac9e:	681b      	ldr	r3, [r3, #0]
 800aca0:	091b      	lsrs	r3, r3, #4
 800aca2:	f003 030f 	and.w	r3, r3, #15
 800aca6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800aca8:	4a2b      	ldr	r2, [pc, #172]	@ (800ad58 <HAL_RCC_GetSysClockFreq+0x10c>)
 800acaa:	69fb      	ldr	r3, [r7, #28]
 800acac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800acb0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800acb2:	693b      	ldr	r3, [r7, #16]
 800acb4:	2b00      	cmp	r3, #0
 800acb6:	d10d      	bne.n	800acd4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800acb8:	69fb      	ldr	r3, [r7, #28]
 800acba:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800acbc:	e00a      	b.n	800acd4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800acbe:	693b      	ldr	r3, [r7, #16]
 800acc0:	2b04      	cmp	r3, #4
 800acc2:	d102      	bne.n	800acca <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800acc4:	4b25      	ldr	r3, [pc, #148]	@ (800ad5c <HAL_RCC_GetSysClockFreq+0x110>)
 800acc6:	61bb      	str	r3, [r7, #24]
 800acc8:	e004      	b.n	800acd4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800acca:	693b      	ldr	r3, [r7, #16]
 800accc:	2b08      	cmp	r3, #8
 800acce:	d101      	bne.n	800acd4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800acd0:	4b23      	ldr	r3, [pc, #140]	@ (800ad60 <HAL_RCC_GetSysClockFreq+0x114>)
 800acd2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800acd4:	693b      	ldr	r3, [r7, #16]
 800acd6:	2b0c      	cmp	r3, #12
 800acd8:	d134      	bne.n	800ad44 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800acda:	4b1e      	ldr	r3, [pc, #120]	@ (800ad54 <HAL_RCC_GetSysClockFreq+0x108>)
 800acdc:	68db      	ldr	r3, [r3, #12]
 800acde:	f003 0303 	and.w	r3, r3, #3
 800ace2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800ace4:	68bb      	ldr	r3, [r7, #8]
 800ace6:	2b02      	cmp	r3, #2
 800ace8:	d003      	beq.n	800acf2 <HAL_RCC_GetSysClockFreq+0xa6>
 800acea:	68bb      	ldr	r3, [r7, #8]
 800acec:	2b03      	cmp	r3, #3
 800acee:	d003      	beq.n	800acf8 <HAL_RCC_GetSysClockFreq+0xac>
 800acf0:	e005      	b.n	800acfe <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800acf2:	4b1a      	ldr	r3, [pc, #104]	@ (800ad5c <HAL_RCC_GetSysClockFreq+0x110>)
 800acf4:	617b      	str	r3, [r7, #20]
      break;
 800acf6:	e005      	b.n	800ad04 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800acf8:	4b19      	ldr	r3, [pc, #100]	@ (800ad60 <HAL_RCC_GetSysClockFreq+0x114>)
 800acfa:	617b      	str	r3, [r7, #20]
      break;
 800acfc:	e002      	b.n	800ad04 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800acfe:	69fb      	ldr	r3, [r7, #28]
 800ad00:	617b      	str	r3, [r7, #20]
      break;
 800ad02:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800ad04:	4b13      	ldr	r3, [pc, #76]	@ (800ad54 <HAL_RCC_GetSysClockFreq+0x108>)
 800ad06:	68db      	ldr	r3, [r3, #12]
 800ad08:	091b      	lsrs	r3, r3, #4
 800ad0a:	f003 0307 	and.w	r3, r3, #7
 800ad0e:	3301      	adds	r3, #1
 800ad10:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800ad12:	4b10      	ldr	r3, [pc, #64]	@ (800ad54 <HAL_RCC_GetSysClockFreq+0x108>)
 800ad14:	68db      	ldr	r3, [r3, #12]
 800ad16:	0a1b      	lsrs	r3, r3, #8
 800ad18:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ad1c:	697a      	ldr	r2, [r7, #20]
 800ad1e:	fb03 f202 	mul.w	r2, r3, r2
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	fbb2 f3f3 	udiv	r3, r2, r3
 800ad28:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800ad2a:	4b0a      	ldr	r3, [pc, #40]	@ (800ad54 <HAL_RCC_GetSysClockFreq+0x108>)
 800ad2c:	68db      	ldr	r3, [r3, #12]
 800ad2e:	0e5b      	lsrs	r3, r3, #25
 800ad30:	f003 0303 	and.w	r3, r3, #3
 800ad34:	3301      	adds	r3, #1
 800ad36:	005b      	lsls	r3, r3, #1
 800ad38:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800ad3a:	697a      	ldr	r2, [r7, #20]
 800ad3c:	683b      	ldr	r3, [r7, #0]
 800ad3e:	fbb2 f3f3 	udiv	r3, r2, r3
 800ad42:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800ad44:	69bb      	ldr	r3, [r7, #24]
}
 800ad46:	4618      	mov	r0, r3
 800ad48:	3724      	adds	r7, #36	@ 0x24
 800ad4a:	46bd      	mov	sp, r7
 800ad4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad50:	4770      	bx	lr
 800ad52:	bf00      	nop
 800ad54:	40021000 	.word	0x40021000
 800ad58:	0800d174 	.word	0x0800d174
 800ad5c:	00f42400 	.word	0x00f42400
 800ad60:	007a1200 	.word	0x007a1200

0800ad64 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800ad64:	b480      	push	{r7}
 800ad66:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800ad68:	4b03      	ldr	r3, [pc, #12]	@ (800ad78 <HAL_RCC_GetHCLKFreq+0x14>)
 800ad6a:	681b      	ldr	r3, [r3, #0]
}
 800ad6c:	4618      	mov	r0, r3
 800ad6e:	46bd      	mov	sp, r7
 800ad70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad74:	4770      	bx	lr
 800ad76:	bf00      	nop
 800ad78:	20000000 	.word	0x20000000

0800ad7c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800ad7c:	b580      	push	{r7, lr}
 800ad7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800ad80:	f7ff fff0 	bl	800ad64 <HAL_RCC_GetHCLKFreq>
 800ad84:	4602      	mov	r2, r0
 800ad86:	4b06      	ldr	r3, [pc, #24]	@ (800ada0 <HAL_RCC_GetPCLK1Freq+0x24>)
 800ad88:	689b      	ldr	r3, [r3, #8]
 800ad8a:	0a1b      	lsrs	r3, r3, #8
 800ad8c:	f003 0307 	and.w	r3, r3, #7
 800ad90:	4904      	ldr	r1, [pc, #16]	@ (800ada4 <HAL_RCC_GetPCLK1Freq+0x28>)
 800ad92:	5ccb      	ldrb	r3, [r1, r3]
 800ad94:	f003 031f 	and.w	r3, r3, #31
 800ad98:	fa22 f303 	lsr.w	r3, r2, r3
}
 800ad9c:	4618      	mov	r0, r3
 800ad9e:	bd80      	pop	{r7, pc}
 800ada0:	40021000 	.word	0x40021000
 800ada4:	0800d16c 	.word	0x0800d16c

0800ada8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800ada8:	b580      	push	{r7, lr}
 800adaa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800adac:	f7ff ffda 	bl	800ad64 <HAL_RCC_GetHCLKFreq>
 800adb0:	4602      	mov	r2, r0
 800adb2:	4b06      	ldr	r3, [pc, #24]	@ (800adcc <HAL_RCC_GetPCLK2Freq+0x24>)
 800adb4:	689b      	ldr	r3, [r3, #8]
 800adb6:	0adb      	lsrs	r3, r3, #11
 800adb8:	f003 0307 	and.w	r3, r3, #7
 800adbc:	4904      	ldr	r1, [pc, #16]	@ (800add0 <HAL_RCC_GetPCLK2Freq+0x28>)
 800adbe:	5ccb      	ldrb	r3, [r1, r3]
 800adc0:	f003 031f 	and.w	r3, r3, #31
 800adc4:	fa22 f303 	lsr.w	r3, r2, r3
}
 800adc8:	4618      	mov	r0, r3
 800adca:	bd80      	pop	{r7, pc}
 800adcc:	40021000 	.word	0x40021000
 800add0:	0800d16c 	.word	0x0800d16c

0800add4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800add4:	b580      	push	{r7, lr}
 800add6:	b086      	sub	sp, #24
 800add8:	af00      	add	r7, sp, #0
 800adda:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800addc:	2300      	movs	r3, #0
 800adde:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800ade0:	4b2a      	ldr	r3, [pc, #168]	@ (800ae8c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800ade2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ade4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ade8:	2b00      	cmp	r3, #0
 800adea:	d003      	beq.n	800adf4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800adec:	f7ff f8d8 	bl	8009fa0 <HAL_PWREx_GetVoltageRange>
 800adf0:	6178      	str	r0, [r7, #20]
 800adf2:	e014      	b.n	800ae1e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800adf4:	4b25      	ldr	r3, [pc, #148]	@ (800ae8c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800adf6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800adf8:	4a24      	ldr	r2, [pc, #144]	@ (800ae8c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800adfa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800adfe:	6593      	str	r3, [r2, #88]	@ 0x58
 800ae00:	4b22      	ldr	r3, [pc, #136]	@ (800ae8c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800ae02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ae04:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ae08:	60fb      	str	r3, [r7, #12]
 800ae0a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800ae0c:	f7ff f8c8 	bl	8009fa0 <HAL_PWREx_GetVoltageRange>
 800ae10:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800ae12:	4b1e      	ldr	r3, [pc, #120]	@ (800ae8c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800ae14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ae16:	4a1d      	ldr	r2, [pc, #116]	@ (800ae8c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800ae18:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800ae1c:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800ae1e:	697b      	ldr	r3, [r7, #20]
 800ae20:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ae24:	d10b      	bne.n	800ae3e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800ae26:	687b      	ldr	r3, [r7, #4]
 800ae28:	2b80      	cmp	r3, #128	@ 0x80
 800ae2a:	d919      	bls.n	800ae60 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	2ba0      	cmp	r3, #160	@ 0xa0
 800ae30:	d902      	bls.n	800ae38 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800ae32:	2302      	movs	r3, #2
 800ae34:	613b      	str	r3, [r7, #16]
 800ae36:	e013      	b.n	800ae60 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800ae38:	2301      	movs	r3, #1
 800ae3a:	613b      	str	r3, [r7, #16]
 800ae3c:	e010      	b.n	800ae60 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	2b80      	cmp	r3, #128	@ 0x80
 800ae42:	d902      	bls.n	800ae4a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800ae44:	2303      	movs	r3, #3
 800ae46:	613b      	str	r3, [r7, #16]
 800ae48:	e00a      	b.n	800ae60 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800ae4a:	687b      	ldr	r3, [r7, #4]
 800ae4c:	2b80      	cmp	r3, #128	@ 0x80
 800ae4e:	d102      	bne.n	800ae56 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800ae50:	2302      	movs	r3, #2
 800ae52:	613b      	str	r3, [r7, #16]
 800ae54:	e004      	b.n	800ae60 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800ae56:	687b      	ldr	r3, [r7, #4]
 800ae58:	2b70      	cmp	r3, #112	@ 0x70
 800ae5a:	d101      	bne.n	800ae60 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800ae5c:	2301      	movs	r3, #1
 800ae5e:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800ae60:	4b0b      	ldr	r3, [pc, #44]	@ (800ae90 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800ae62:	681b      	ldr	r3, [r3, #0]
 800ae64:	f023 0207 	bic.w	r2, r3, #7
 800ae68:	4909      	ldr	r1, [pc, #36]	@ (800ae90 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800ae6a:	693b      	ldr	r3, [r7, #16]
 800ae6c:	4313      	orrs	r3, r2
 800ae6e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800ae70:	4b07      	ldr	r3, [pc, #28]	@ (800ae90 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800ae72:	681b      	ldr	r3, [r3, #0]
 800ae74:	f003 0307 	and.w	r3, r3, #7
 800ae78:	693a      	ldr	r2, [r7, #16]
 800ae7a:	429a      	cmp	r2, r3
 800ae7c:	d001      	beq.n	800ae82 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800ae7e:	2301      	movs	r3, #1
 800ae80:	e000      	b.n	800ae84 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800ae82:	2300      	movs	r3, #0
}
 800ae84:	4618      	mov	r0, r3
 800ae86:	3718      	adds	r7, #24
 800ae88:	46bd      	mov	sp, r7
 800ae8a:	bd80      	pop	{r7, pc}
 800ae8c:	40021000 	.word	0x40021000
 800ae90:	40022000 	.word	0x40022000

0800ae94 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800ae94:	b580      	push	{r7, lr}
 800ae96:	b086      	sub	sp, #24
 800ae98:	af00      	add	r7, sp, #0
 800ae9a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800ae9c:	2300      	movs	r3, #0
 800ae9e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800aea0:	2300      	movs	r3, #0
 800aea2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800aea4:	687b      	ldr	r3, [r7, #4]
 800aea6:	681b      	ldr	r3, [r3, #0]
 800aea8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800aeac:	2b00      	cmp	r3, #0
 800aeae:	f000 809e 	beq.w	800afee <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800aeb2:	2300      	movs	r3, #0
 800aeb4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800aeb6:	4b46      	ldr	r3, [pc, #280]	@ (800afd0 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 800aeb8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800aeba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800aebe:	2b00      	cmp	r3, #0
 800aec0:	d101      	bne.n	800aec6 <HAL_RCCEx_PeriphCLKConfig+0x32>
 800aec2:	2301      	movs	r3, #1
 800aec4:	e000      	b.n	800aec8 <HAL_RCCEx_PeriphCLKConfig+0x34>
 800aec6:	2300      	movs	r3, #0
 800aec8:	2b00      	cmp	r3, #0
 800aeca:	d00d      	beq.n	800aee8 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800aecc:	4b40      	ldr	r3, [pc, #256]	@ (800afd0 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 800aece:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800aed0:	4a3f      	ldr	r2, [pc, #252]	@ (800afd0 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 800aed2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800aed6:	6593      	str	r3, [r2, #88]	@ 0x58
 800aed8:	4b3d      	ldr	r3, [pc, #244]	@ (800afd0 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 800aeda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800aedc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800aee0:	60bb      	str	r3, [r7, #8]
 800aee2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800aee4:	2301      	movs	r3, #1
 800aee6:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800aee8:	4b3a      	ldr	r3, [pc, #232]	@ (800afd4 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 800aeea:	681b      	ldr	r3, [r3, #0]
 800aeec:	4a39      	ldr	r2, [pc, #228]	@ (800afd4 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 800aeee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800aef2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800aef4:	f7fb fe48 	bl	8006b88 <HAL_GetTick>
 800aef8:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800aefa:	e009      	b.n	800af10 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800aefc:	f7fb fe44 	bl	8006b88 <HAL_GetTick>
 800af00:	4602      	mov	r2, r0
 800af02:	68fb      	ldr	r3, [r7, #12]
 800af04:	1ad3      	subs	r3, r2, r3
 800af06:	2b02      	cmp	r3, #2
 800af08:	d902      	bls.n	800af10 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      {
        ret = HAL_TIMEOUT;
 800af0a:	2303      	movs	r3, #3
 800af0c:	74fb      	strb	r3, [r7, #19]
        break;
 800af0e:	e005      	b.n	800af1c <HAL_RCCEx_PeriphCLKConfig+0x88>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800af10:	4b30      	ldr	r3, [pc, #192]	@ (800afd4 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 800af12:	681b      	ldr	r3, [r3, #0]
 800af14:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800af18:	2b00      	cmp	r3, #0
 800af1a:	d0ef      	beq.n	800aefc <HAL_RCCEx_PeriphCLKConfig+0x68>
      }
    }

    if(ret == HAL_OK)
 800af1c:	7cfb      	ldrb	r3, [r7, #19]
 800af1e:	2b00      	cmp	r3, #0
 800af20:	d15a      	bne.n	800afd8 <HAL_RCCEx_PeriphCLKConfig+0x144>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800af22:	4b2b      	ldr	r3, [pc, #172]	@ (800afd0 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 800af24:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800af28:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800af2c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800af2e:	697b      	ldr	r3, [r7, #20]
 800af30:	2b00      	cmp	r3, #0
 800af32:	d01e      	beq.n	800af72 <HAL_RCCEx_PeriphCLKConfig+0xde>
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800af38:	697a      	ldr	r2, [r7, #20]
 800af3a:	429a      	cmp	r2, r3
 800af3c:	d019      	beq.n	800af72 <HAL_RCCEx_PeriphCLKConfig+0xde>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800af3e:	4b24      	ldr	r3, [pc, #144]	@ (800afd0 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 800af40:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800af44:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800af48:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800af4a:	4b21      	ldr	r3, [pc, #132]	@ (800afd0 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 800af4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800af50:	4a1f      	ldr	r2, [pc, #124]	@ (800afd0 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 800af52:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800af56:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800af5a:	4b1d      	ldr	r3, [pc, #116]	@ (800afd0 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 800af5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800af60:	4a1b      	ldr	r2, [pc, #108]	@ (800afd0 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 800af62:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800af66:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800af6a:	4a19      	ldr	r2, [pc, #100]	@ (800afd0 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 800af6c:	697b      	ldr	r3, [r7, #20]
 800af6e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800af72:	697b      	ldr	r3, [r7, #20]
 800af74:	f003 0301 	and.w	r3, r3, #1
 800af78:	2b00      	cmp	r3, #0
 800af7a:	d016      	beq.n	800afaa <HAL_RCCEx_PeriphCLKConfig+0x116>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800af7c:	f7fb fe04 	bl	8006b88 <HAL_GetTick>
 800af80:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800af82:	e00b      	b.n	800af9c <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800af84:	f7fb fe00 	bl	8006b88 <HAL_GetTick>
 800af88:	4602      	mov	r2, r0
 800af8a:	68fb      	ldr	r3, [r7, #12]
 800af8c:	1ad3      	subs	r3, r2, r3
 800af8e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800af92:	4293      	cmp	r3, r2
 800af94:	d902      	bls.n	800af9c <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            ret = HAL_TIMEOUT;
 800af96:	2303      	movs	r3, #3
 800af98:	74fb      	strb	r3, [r7, #19]
            break;
 800af9a:	e006      	b.n	800afaa <HAL_RCCEx_PeriphCLKConfig+0x116>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800af9c:	4b0c      	ldr	r3, [pc, #48]	@ (800afd0 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 800af9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800afa2:	f003 0302 	and.w	r3, r3, #2
 800afa6:	2b00      	cmp	r3, #0
 800afa8:	d0ec      	beq.n	800af84 <HAL_RCCEx_PeriphCLKConfig+0xf0>
          }
        }
      }

      if(ret == HAL_OK)
 800afaa:	7cfb      	ldrb	r3, [r7, #19]
 800afac:	2b00      	cmp	r3, #0
 800afae:	d10b      	bne.n	800afc8 <HAL_RCCEx_PeriphCLKConfig+0x134>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800afb0:	4b07      	ldr	r3, [pc, #28]	@ (800afd0 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 800afb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800afb6:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800afba:	687b      	ldr	r3, [r7, #4]
 800afbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800afbe:	4904      	ldr	r1, [pc, #16]	@ (800afd0 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 800afc0:	4313      	orrs	r3, r2
 800afc2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800afc6:	e009      	b.n	800afdc <HAL_RCCEx_PeriphCLKConfig+0x148>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800afc8:	7cfb      	ldrb	r3, [r7, #19]
 800afca:	74bb      	strb	r3, [r7, #18]
 800afcc:	e006      	b.n	800afdc <HAL_RCCEx_PeriphCLKConfig+0x148>
 800afce:	bf00      	nop
 800afd0:	40021000 	.word	0x40021000
 800afd4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800afd8:	7cfb      	ldrb	r3, [r7, #19]
 800afda:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800afdc:	7c7b      	ldrb	r3, [r7, #17]
 800afde:	2b01      	cmp	r3, #1
 800afe0:	d105      	bne.n	800afee <HAL_RCCEx_PeriphCLKConfig+0x15a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800afe2:	4b6e      	ldr	r3, [pc, #440]	@ (800b19c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800afe4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800afe6:	4a6d      	ldr	r2, [pc, #436]	@ (800b19c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800afe8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800afec:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800afee:	687b      	ldr	r3, [r7, #4]
 800aff0:	681b      	ldr	r3, [r3, #0]
 800aff2:	f003 0301 	and.w	r3, r3, #1
 800aff6:	2b00      	cmp	r3, #0
 800aff8:	d00a      	beq.n	800b010 <HAL_RCCEx_PeriphCLKConfig+0x17c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800affa:	4b68      	ldr	r3, [pc, #416]	@ (800b19c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800affc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b000:	f023 0203 	bic.w	r2, r3, #3
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	685b      	ldr	r3, [r3, #4]
 800b008:	4964      	ldr	r1, [pc, #400]	@ (800b19c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800b00a:	4313      	orrs	r3, r2
 800b00c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	681b      	ldr	r3, [r3, #0]
 800b014:	f003 0302 	and.w	r3, r3, #2
 800b018:	2b00      	cmp	r3, #0
 800b01a:	d00a      	beq.n	800b032 <HAL_RCCEx_PeriphCLKConfig+0x19e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800b01c:	4b5f      	ldr	r3, [pc, #380]	@ (800b19c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800b01e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b022:	f023 020c 	bic.w	r2, r3, #12
 800b026:	687b      	ldr	r3, [r7, #4]
 800b028:	689b      	ldr	r3, [r3, #8]
 800b02a:	495c      	ldr	r1, [pc, #368]	@ (800b19c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800b02c:	4313      	orrs	r3, r2
 800b02e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800b032:	687b      	ldr	r3, [r7, #4]
 800b034:	681b      	ldr	r3, [r3, #0]
 800b036:	f003 0304 	and.w	r3, r3, #4
 800b03a:	2b00      	cmp	r3, #0
 800b03c:	d00a      	beq.n	800b054 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800b03e:	4b57      	ldr	r3, [pc, #348]	@ (800b19c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800b040:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b044:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	68db      	ldr	r3, [r3, #12]
 800b04c:	4953      	ldr	r1, [pc, #332]	@ (800b19c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800b04e:	4313      	orrs	r3, r2
 800b050:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	681b      	ldr	r3, [r3, #0]
 800b058:	f003 0320 	and.w	r3, r3, #32
 800b05c:	2b00      	cmp	r3, #0
 800b05e:	d00a      	beq.n	800b076 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800b060:	4b4e      	ldr	r3, [pc, #312]	@ (800b19c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800b062:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b066:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	691b      	ldr	r3, [r3, #16]
 800b06e:	494b      	ldr	r1, [pc, #300]	@ (800b19c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800b070:	4313      	orrs	r3, r2
 800b072:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800b076:	687b      	ldr	r3, [r7, #4]
 800b078:	681b      	ldr	r3, [r3, #0]
 800b07a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b07e:	2b00      	cmp	r3, #0
 800b080:	d00a      	beq.n	800b098 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800b082:	4b46      	ldr	r3, [pc, #280]	@ (800b19c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800b084:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b088:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800b08c:	687b      	ldr	r3, [r7, #4]
 800b08e:	6a1b      	ldr	r3, [r3, #32]
 800b090:	4942      	ldr	r1, [pc, #264]	@ (800b19c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800b092:	4313      	orrs	r3, r2
 800b094:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800b098:	687b      	ldr	r3, [r7, #4]
 800b09a:	681b      	ldr	r3, [r3, #0]
 800b09c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b0a0:	2b00      	cmp	r3, #0
 800b0a2:	d00a      	beq.n	800b0ba <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800b0a4:	4b3d      	ldr	r3, [pc, #244]	@ (800b19c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800b0a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b0aa:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800b0ae:	687b      	ldr	r3, [r7, #4]
 800b0b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b0b2:	493a      	ldr	r1, [pc, #232]	@ (800b19c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800b0b4:	4313      	orrs	r3, r2
 800b0b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	681b      	ldr	r3, [r3, #0]
 800b0be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b0c2:	2b00      	cmp	r3, #0
 800b0c4:	d00a      	beq.n	800b0dc <HAL_RCCEx_PeriphCLKConfig+0x248>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800b0c6:	4b35      	ldr	r3, [pc, #212]	@ (800b19c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800b0c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b0cc:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800b0d0:	687b      	ldr	r3, [r7, #4]
 800b0d2:	695b      	ldr	r3, [r3, #20]
 800b0d4:	4931      	ldr	r1, [pc, #196]	@ (800b19c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800b0d6:	4313      	orrs	r3, r2
 800b0d8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800b0dc:	687b      	ldr	r3, [r7, #4]
 800b0de:	681b      	ldr	r3, [r3, #0]
 800b0e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b0e4:	2b00      	cmp	r3, #0
 800b0e6:	d00a      	beq.n	800b0fe <HAL_RCCEx_PeriphCLKConfig+0x26a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800b0e8:	4b2c      	ldr	r3, [pc, #176]	@ (800b19c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800b0ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b0ee:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	699b      	ldr	r3, [r3, #24]
 800b0f6:	4929      	ldr	r1, [pc, #164]	@ (800b19c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800b0f8:	4313      	orrs	r3, r2
 800b0fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	681b      	ldr	r3, [r3, #0]
 800b102:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b106:	2b00      	cmp	r3, #0
 800b108:	d00a      	beq.n	800b120 <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800b10a:	4b24      	ldr	r3, [pc, #144]	@ (800b19c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800b10c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b110:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	69db      	ldr	r3, [r3, #28]
 800b118:	4920      	ldr	r1, [pc, #128]	@ (800b19c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800b11a:	4313      	orrs	r3, r2
 800b11c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	681b      	ldr	r3, [r3, #0]
 800b124:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b128:	2b00      	cmp	r3, #0
 800b12a:	d015      	beq.n	800b158 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800b12c:	4b1b      	ldr	r3, [pc, #108]	@ (800b19c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800b12e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b132:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800b136:	687b      	ldr	r3, [r7, #4]
 800b138:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b13a:	4918      	ldr	r1, [pc, #96]	@ (800b19c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800b13c:	4313      	orrs	r3, r2
 800b13e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800b142:	687b      	ldr	r3, [r7, #4]
 800b144:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b146:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b14a:	d105      	bne.n	800b158 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b14c:	4b13      	ldr	r3, [pc, #76]	@ (800b19c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800b14e:	68db      	ldr	r3, [r3, #12]
 800b150:	4a12      	ldr	r2, [pc, #72]	@ (800b19c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800b152:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b156:	60d3      	str	r3, [r2, #12]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	681b      	ldr	r3, [r3, #0]
 800b15c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800b160:	2b00      	cmp	r3, #0
 800b162:	d015      	beq.n	800b190 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800b164:	4b0d      	ldr	r3, [pc, #52]	@ (800b19c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800b166:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b16a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800b16e:	687b      	ldr	r3, [r7, #4]
 800b170:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b172:	490a      	ldr	r1, [pc, #40]	@ (800b19c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800b174:	4313      	orrs	r3, r2
 800b176:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800b17a:	687b      	ldr	r3, [r7, #4]
 800b17c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b17e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b182:	d105      	bne.n	800b190 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b184:	4b05      	ldr	r3, [pc, #20]	@ (800b19c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800b186:	68db      	ldr	r3, [r3, #12]
 800b188:	4a04      	ldr	r2, [pc, #16]	@ (800b19c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800b18a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b18e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800b190:	7cbb      	ldrb	r3, [r7, #18]
}
 800b192:	4618      	mov	r0, r3
 800b194:	3718      	adds	r7, #24
 800b196:	46bd      	mov	sp, r7
 800b198:	bd80      	pop	{r7, pc}
 800b19a:	bf00      	nop
 800b19c:	40021000 	.word	0x40021000

0800b1a0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800b1a0:	b580      	push	{r7, lr}
 800b1a2:	b082      	sub	sp, #8
 800b1a4:	af00      	add	r7, sp, #0
 800b1a6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	2b00      	cmp	r3, #0
 800b1ac:	d101      	bne.n	800b1b2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800b1ae:	2301      	movs	r3, #1
 800b1b0:	e049      	b.n	800b246 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b1b8:	b2db      	uxtb	r3, r3
 800b1ba:	2b00      	cmp	r3, #0
 800b1bc:	d106      	bne.n	800b1cc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	2200      	movs	r2, #0
 800b1c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800b1c6:	6878      	ldr	r0, [r7, #4]
 800b1c8:	f7fb fb1e 	bl	8006808 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b1cc:	687b      	ldr	r3, [r7, #4]
 800b1ce:	2202      	movs	r2, #2
 800b1d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	681a      	ldr	r2, [r3, #0]
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	3304      	adds	r3, #4
 800b1dc:	4619      	mov	r1, r3
 800b1de:	4610      	mov	r0, r2
 800b1e0:	f000 fa82 	bl	800b6e8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	2201      	movs	r2, #1
 800b1e8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	2201      	movs	r2, #1
 800b1f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	2201      	movs	r2, #1
 800b1f8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	2201      	movs	r2, #1
 800b200:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	2201      	movs	r2, #1
 800b208:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	2201      	movs	r2, #1
 800b210:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	2201      	movs	r2, #1
 800b218:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	2201      	movs	r2, #1
 800b220:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b224:	687b      	ldr	r3, [r7, #4]
 800b226:	2201      	movs	r2, #1
 800b228:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	2201      	movs	r2, #1
 800b230:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	2201      	movs	r2, #1
 800b238:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	2201      	movs	r2, #1
 800b240:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800b244:	2300      	movs	r3, #0
}
 800b246:	4618      	mov	r0, r3
 800b248:	3708      	adds	r7, #8
 800b24a:	46bd      	mov	sp, r7
 800b24c:	bd80      	pop	{r7, pc}
	...

0800b250 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800b250:	b480      	push	{r7}
 800b252:	b085      	sub	sp, #20
 800b254:	af00      	add	r7, sp, #0
 800b256:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800b258:	687b      	ldr	r3, [r7, #4]
 800b25a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b25e:	b2db      	uxtb	r3, r3
 800b260:	2b01      	cmp	r3, #1
 800b262:	d001      	beq.n	800b268 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800b264:	2301      	movs	r3, #1
 800b266:	e03b      	b.n	800b2e0 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	2202      	movs	r2, #2
 800b26c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	681b      	ldr	r3, [r3, #0]
 800b274:	68da      	ldr	r2, [r3, #12]
 800b276:	687b      	ldr	r3, [r7, #4]
 800b278:	681b      	ldr	r3, [r3, #0]
 800b27a:	f042 0201 	orr.w	r2, r2, #1
 800b27e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	681b      	ldr	r3, [r3, #0]
 800b284:	4a19      	ldr	r2, [pc, #100]	@ (800b2ec <HAL_TIM_Base_Start_IT+0x9c>)
 800b286:	4293      	cmp	r3, r2
 800b288:	d009      	beq.n	800b29e <HAL_TIM_Base_Start_IT+0x4e>
 800b28a:	687b      	ldr	r3, [r7, #4]
 800b28c:	681b      	ldr	r3, [r3, #0]
 800b28e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b292:	d004      	beq.n	800b29e <HAL_TIM_Base_Start_IT+0x4e>
 800b294:	687b      	ldr	r3, [r7, #4]
 800b296:	681b      	ldr	r3, [r3, #0]
 800b298:	4a15      	ldr	r2, [pc, #84]	@ (800b2f0 <HAL_TIM_Base_Start_IT+0xa0>)
 800b29a:	4293      	cmp	r3, r2
 800b29c:	d115      	bne.n	800b2ca <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b29e:	687b      	ldr	r3, [r7, #4]
 800b2a0:	681b      	ldr	r3, [r3, #0]
 800b2a2:	689a      	ldr	r2, [r3, #8]
 800b2a4:	4b13      	ldr	r3, [pc, #76]	@ (800b2f4 <HAL_TIM_Base_Start_IT+0xa4>)
 800b2a6:	4013      	ands	r3, r2
 800b2a8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b2aa:	68fb      	ldr	r3, [r7, #12]
 800b2ac:	2b06      	cmp	r3, #6
 800b2ae:	d015      	beq.n	800b2dc <HAL_TIM_Base_Start_IT+0x8c>
 800b2b0:	68fb      	ldr	r3, [r7, #12]
 800b2b2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b2b6:	d011      	beq.n	800b2dc <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800b2b8:	687b      	ldr	r3, [r7, #4]
 800b2ba:	681b      	ldr	r3, [r3, #0]
 800b2bc:	681a      	ldr	r2, [r3, #0]
 800b2be:	687b      	ldr	r3, [r7, #4]
 800b2c0:	681b      	ldr	r3, [r3, #0]
 800b2c2:	f042 0201 	orr.w	r2, r2, #1
 800b2c6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b2c8:	e008      	b.n	800b2dc <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b2ca:	687b      	ldr	r3, [r7, #4]
 800b2cc:	681b      	ldr	r3, [r3, #0]
 800b2ce:	681a      	ldr	r2, [r3, #0]
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	681b      	ldr	r3, [r3, #0]
 800b2d4:	f042 0201 	orr.w	r2, r2, #1
 800b2d8:	601a      	str	r2, [r3, #0]
 800b2da:	e000      	b.n	800b2de <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b2dc:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800b2de:	2300      	movs	r3, #0
}
 800b2e0:	4618      	mov	r0, r3
 800b2e2:	3714      	adds	r7, #20
 800b2e4:	46bd      	mov	sp, r7
 800b2e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2ea:	4770      	bx	lr
 800b2ec:	40012c00 	.word	0x40012c00
 800b2f0:	40014000 	.word	0x40014000
 800b2f4:	00010007 	.word	0x00010007

0800b2f8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800b2f8:	b580      	push	{r7, lr}
 800b2fa:	b084      	sub	sp, #16
 800b2fc:	af00      	add	r7, sp, #0
 800b2fe:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800b300:	687b      	ldr	r3, [r7, #4]
 800b302:	681b      	ldr	r3, [r3, #0]
 800b304:	68db      	ldr	r3, [r3, #12]
 800b306:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	681b      	ldr	r3, [r3, #0]
 800b30c:	691b      	ldr	r3, [r3, #16]
 800b30e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800b310:	68bb      	ldr	r3, [r7, #8]
 800b312:	f003 0302 	and.w	r3, r3, #2
 800b316:	2b00      	cmp	r3, #0
 800b318:	d020      	beq.n	800b35c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800b31a:	68fb      	ldr	r3, [r7, #12]
 800b31c:	f003 0302 	and.w	r3, r3, #2
 800b320:	2b00      	cmp	r3, #0
 800b322:	d01b      	beq.n	800b35c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	681b      	ldr	r3, [r3, #0]
 800b328:	f06f 0202 	mvn.w	r2, #2
 800b32c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800b32e:	687b      	ldr	r3, [r7, #4]
 800b330:	2201      	movs	r2, #1
 800b332:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	681b      	ldr	r3, [r3, #0]
 800b338:	699b      	ldr	r3, [r3, #24]
 800b33a:	f003 0303 	and.w	r3, r3, #3
 800b33e:	2b00      	cmp	r3, #0
 800b340:	d003      	beq.n	800b34a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800b342:	6878      	ldr	r0, [r7, #4]
 800b344:	f000 f9b2 	bl	800b6ac <HAL_TIM_IC_CaptureCallback>
 800b348:	e005      	b.n	800b356 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800b34a:	6878      	ldr	r0, [r7, #4]
 800b34c:	f000 f9a4 	bl	800b698 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b350:	6878      	ldr	r0, [r7, #4]
 800b352:	f000 f9b5 	bl	800b6c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b356:	687b      	ldr	r3, [r7, #4]
 800b358:	2200      	movs	r2, #0
 800b35a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800b35c:	68bb      	ldr	r3, [r7, #8]
 800b35e:	f003 0304 	and.w	r3, r3, #4
 800b362:	2b00      	cmp	r3, #0
 800b364:	d020      	beq.n	800b3a8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800b366:	68fb      	ldr	r3, [r7, #12]
 800b368:	f003 0304 	and.w	r3, r3, #4
 800b36c:	2b00      	cmp	r3, #0
 800b36e:	d01b      	beq.n	800b3a8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	681b      	ldr	r3, [r3, #0]
 800b374:	f06f 0204 	mvn.w	r2, #4
 800b378:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800b37a:	687b      	ldr	r3, [r7, #4]
 800b37c:	2202      	movs	r2, #2
 800b37e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	681b      	ldr	r3, [r3, #0]
 800b384:	699b      	ldr	r3, [r3, #24]
 800b386:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b38a:	2b00      	cmp	r3, #0
 800b38c:	d003      	beq.n	800b396 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b38e:	6878      	ldr	r0, [r7, #4]
 800b390:	f000 f98c 	bl	800b6ac <HAL_TIM_IC_CaptureCallback>
 800b394:	e005      	b.n	800b3a2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b396:	6878      	ldr	r0, [r7, #4]
 800b398:	f000 f97e 	bl	800b698 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b39c:	6878      	ldr	r0, [r7, #4]
 800b39e:	f000 f98f 	bl	800b6c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	2200      	movs	r2, #0
 800b3a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800b3a8:	68bb      	ldr	r3, [r7, #8]
 800b3aa:	f003 0308 	and.w	r3, r3, #8
 800b3ae:	2b00      	cmp	r3, #0
 800b3b0:	d020      	beq.n	800b3f4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800b3b2:	68fb      	ldr	r3, [r7, #12]
 800b3b4:	f003 0308 	and.w	r3, r3, #8
 800b3b8:	2b00      	cmp	r3, #0
 800b3ba:	d01b      	beq.n	800b3f4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800b3bc:	687b      	ldr	r3, [r7, #4]
 800b3be:	681b      	ldr	r3, [r3, #0]
 800b3c0:	f06f 0208 	mvn.w	r2, #8
 800b3c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800b3c6:	687b      	ldr	r3, [r7, #4]
 800b3c8:	2204      	movs	r2, #4
 800b3ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800b3cc:	687b      	ldr	r3, [r7, #4]
 800b3ce:	681b      	ldr	r3, [r3, #0]
 800b3d0:	69db      	ldr	r3, [r3, #28]
 800b3d2:	f003 0303 	and.w	r3, r3, #3
 800b3d6:	2b00      	cmp	r3, #0
 800b3d8:	d003      	beq.n	800b3e2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b3da:	6878      	ldr	r0, [r7, #4]
 800b3dc:	f000 f966 	bl	800b6ac <HAL_TIM_IC_CaptureCallback>
 800b3e0:	e005      	b.n	800b3ee <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b3e2:	6878      	ldr	r0, [r7, #4]
 800b3e4:	f000 f958 	bl	800b698 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b3e8:	6878      	ldr	r0, [r7, #4]
 800b3ea:	f000 f969 	bl	800b6c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	2200      	movs	r2, #0
 800b3f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800b3f4:	68bb      	ldr	r3, [r7, #8]
 800b3f6:	f003 0310 	and.w	r3, r3, #16
 800b3fa:	2b00      	cmp	r3, #0
 800b3fc:	d020      	beq.n	800b440 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800b3fe:	68fb      	ldr	r3, [r7, #12]
 800b400:	f003 0310 	and.w	r3, r3, #16
 800b404:	2b00      	cmp	r3, #0
 800b406:	d01b      	beq.n	800b440 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800b408:	687b      	ldr	r3, [r7, #4]
 800b40a:	681b      	ldr	r3, [r3, #0]
 800b40c:	f06f 0210 	mvn.w	r2, #16
 800b410:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	2208      	movs	r2, #8
 800b416:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	681b      	ldr	r3, [r3, #0]
 800b41c:	69db      	ldr	r3, [r3, #28]
 800b41e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b422:	2b00      	cmp	r3, #0
 800b424:	d003      	beq.n	800b42e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b426:	6878      	ldr	r0, [r7, #4]
 800b428:	f000 f940 	bl	800b6ac <HAL_TIM_IC_CaptureCallback>
 800b42c:	e005      	b.n	800b43a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b42e:	6878      	ldr	r0, [r7, #4]
 800b430:	f000 f932 	bl	800b698 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b434:	6878      	ldr	r0, [r7, #4]
 800b436:	f000 f943 	bl	800b6c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b43a:	687b      	ldr	r3, [r7, #4]
 800b43c:	2200      	movs	r2, #0
 800b43e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800b440:	68bb      	ldr	r3, [r7, #8]
 800b442:	f003 0301 	and.w	r3, r3, #1
 800b446:	2b00      	cmp	r3, #0
 800b448:	d00c      	beq.n	800b464 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800b44a:	68fb      	ldr	r3, [r7, #12]
 800b44c:	f003 0301 	and.w	r3, r3, #1
 800b450:	2b00      	cmp	r3, #0
 800b452:	d007      	beq.n	800b464 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	681b      	ldr	r3, [r3, #0]
 800b458:	f06f 0201 	mvn.w	r2, #1
 800b45c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800b45e:	6878      	ldr	r0, [r7, #4]
 800b460:	f7fa fde6 	bl	8006030 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800b464:	68bb      	ldr	r3, [r7, #8]
 800b466:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b46a:	2b00      	cmp	r3, #0
 800b46c:	d104      	bne.n	800b478 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800b46e:	68bb      	ldr	r3, [r7, #8]
 800b470:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800b474:	2b00      	cmp	r3, #0
 800b476:	d00c      	beq.n	800b492 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800b478:	68fb      	ldr	r3, [r7, #12]
 800b47a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b47e:	2b00      	cmp	r3, #0
 800b480:	d007      	beq.n	800b492 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	681b      	ldr	r3, [r3, #0]
 800b486:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800b48a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800b48c:	6878      	ldr	r0, [r7, #4]
 800b48e:	f000 faa5 	bl	800b9dc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800b492:	68bb      	ldr	r3, [r7, #8]
 800b494:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b498:	2b00      	cmp	r3, #0
 800b49a:	d00c      	beq.n	800b4b6 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800b49c:	68fb      	ldr	r3, [r7, #12]
 800b49e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b4a2:	2b00      	cmp	r3, #0
 800b4a4:	d007      	beq.n	800b4b6 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800b4a6:	687b      	ldr	r3, [r7, #4]
 800b4a8:	681b      	ldr	r3, [r3, #0]
 800b4aa:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800b4ae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800b4b0:	6878      	ldr	r0, [r7, #4]
 800b4b2:	f000 fa9d 	bl	800b9f0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800b4b6:	68bb      	ldr	r3, [r7, #8]
 800b4b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b4bc:	2b00      	cmp	r3, #0
 800b4be:	d00c      	beq.n	800b4da <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800b4c0:	68fb      	ldr	r3, [r7, #12]
 800b4c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b4c6:	2b00      	cmp	r3, #0
 800b4c8:	d007      	beq.n	800b4da <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	681b      	ldr	r3, [r3, #0]
 800b4ce:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800b4d2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800b4d4:	6878      	ldr	r0, [r7, #4]
 800b4d6:	f000 f8fd 	bl	800b6d4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800b4da:	68bb      	ldr	r3, [r7, #8]
 800b4dc:	f003 0320 	and.w	r3, r3, #32
 800b4e0:	2b00      	cmp	r3, #0
 800b4e2:	d00c      	beq.n	800b4fe <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800b4e4:	68fb      	ldr	r3, [r7, #12]
 800b4e6:	f003 0320 	and.w	r3, r3, #32
 800b4ea:	2b00      	cmp	r3, #0
 800b4ec:	d007      	beq.n	800b4fe <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800b4ee:	687b      	ldr	r3, [r7, #4]
 800b4f0:	681b      	ldr	r3, [r3, #0]
 800b4f2:	f06f 0220 	mvn.w	r2, #32
 800b4f6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800b4f8:	6878      	ldr	r0, [r7, #4]
 800b4fa:	f000 fa65 	bl	800b9c8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800b4fe:	bf00      	nop
 800b500:	3710      	adds	r7, #16
 800b502:	46bd      	mov	sp, r7
 800b504:	bd80      	pop	{r7, pc}

0800b506 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800b506:	b580      	push	{r7, lr}
 800b508:	b084      	sub	sp, #16
 800b50a:	af00      	add	r7, sp, #0
 800b50c:	6078      	str	r0, [r7, #4]
 800b50e:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800b510:	2300      	movs	r3, #0
 800b512:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800b514:	687b      	ldr	r3, [r7, #4]
 800b516:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b51a:	2b01      	cmp	r3, #1
 800b51c:	d101      	bne.n	800b522 <HAL_TIM_ConfigClockSource+0x1c>
 800b51e:	2302      	movs	r3, #2
 800b520:	e0b6      	b.n	800b690 <HAL_TIM_ConfigClockSource+0x18a>
 800b522:	687b      	ldr	r3, [r7, #4]
 800b524:	2201      	movs	r2, #1
 800b526:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800b52a:	687b      	ldr	r3, [r7, #4]
 800b52c:	2202      	movs	r2, #2
 800b52e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800b532:	687b      	ldr	r3, [r7, #4]
 800b534:	681b      	ldr	r3, [r3, #0]
 800b536:	689b      	ldr	r3, [r3, #8]
 800b538:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800b53a:	68bb      	ldr	r3, [r7, #8]
 800b53c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b540:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800b544:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b546:	68bb      	ldr	r3, [r7, #8]
 800b548:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800b54c:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800b54e:	687b      	ldr	r3, [r7, #4]
 800b550:	681b      	ldr	r3, [r3, #0]
 800b552:	68ba      	ldr	r2, [r7, #8]
 800b554:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800b556:	683b      	ldr	r3, [r7, #0]
 800b558:	681b      	ldr	r3, [r3, #0]
 800b55a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b55e:	d03e      	beq.n	800b5de <HAL_TIM_ConfigClockSource+0xd8>
 800b560:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b564:	f200 8087 	bhi.w	800b676 <HAL_TIM_ConfigClockSource+0x170>
 800b568:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b56c:	f000 8086 	beq.w	800b67c <HAL_TIM_ConfigClockSource+0x176>
 800b570:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b574:	d87f      	bhi.n	800b676 <HAL_TIM_ConfigClockSource+0x170>
 800b576:	2b70      	cmp	r3, #112	@ 0x70
 800b578:	d01a      	beq.n	800b5b0 <HAL_TIM_ConfigClockSource+0xaa>
 800b57a:	2b70      	cmp	r3, #112	@ 0x70
 800b57c:	d87b      	bhi.n	800b676 <HAL_TIM_ConfigClockSource+0x170>
 800b57e:	2b60      	cmp	r3, #96	@ 0x60
 800b580:	d050      	beq.n	800b624 <HAL_TIM_ConfigClockSource+0x11e>
 800b582:	2b60      	cmp	r3, #96	@ 0x60
 800b584:	d877      	bhi.n	800b676 <HAL_TIM_ConfigClockSource+0x170>
 800b586:	2b50      	cmp	r3, #80	@ 0x50
 800b588:	d03c      	beq.n	800b604 <HAL_TIM_ConfigClockSource+0xfe>
 800b58a:	2b50      	cmp	r3, #80	@ 0x50
 800b58c:	d873      	bhi.n	800b676 <HAL_TIM_ConfigClockSource+0x170>
 800b58e:	2b40      	cmp	r3, #64	@ 0x40
 800b590:	d058      	beq.n	800b644 <HAL_TIM_ConfigClockSource+0x13e>
 800b592:	2b40      	cmp	r3, #64	@ 0x40
 800b594:	d86f      	bhi.n	800b676 <HAL_TIM_ConfigClockSource+0x170>
 800b596:	2b30      	cmp	r3, #48	@ 0x30
 800b598:	d064      	beq.n	800b664 <HAL_TIM_ConfigClockSource+0x15e>
 800b59a:	2b30      	cmp	r3, #48	@ 0x30
 800b59c:	d86b      	bhi.n	800b676 <HAL_TIM_ConfigClockSource+0x170>
 800b59e:	2b20      	cmp	r3, #32
 800b5a0:	d060      	beq.n	800b664 <HAL_TIM_ConfigClockSource+0x15e>
 800b5a2:	2b20      	cmp	r3, #32
 800b5a4:	d867      	bhi.n	800b676 <HAL_TIM_ConfigClockSource+0x170>
 800b5a6:	2b00      	cmp	r3, #0
 800b5a8:	d05c      	beq.n	800b664 <HAL_TIM_ConfigClockSource+0x15e>
 800b5aa:	2b10      	cmp	r3, #16
 800b5ac:	d05a      	beq.n	800b664 <HAL_TIM_ConfigClockSource+0x15e>
 800b5ae:	e062      	b.n	800b676 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b5b0:	687b      	ldr	r3, [r7, #4]
 800b5b2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800b5b4:	683b      	ldr	r3, [r7, #0]
 800b5b6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800b5b8:	683b      	ldr	r3, [r7, #0]
 800b5ba:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800b5bc:	683b      	ldr	r3, [r7, #0]
 800b5be:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800b5c0:	f000 f97c 	bl	800b8bc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	681b      	ldr	r3, [r3, #0]
 800b5c8:	689b      	ldr	r3, [r3, #8]
 800b5ca:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800b5cc:	68bb      	ldr	r3, [r7, #8]
 800b5ce:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800b5d2:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	681b      	ldr	r3, [r3, #0]
 800b5d8:	68ba      	ldr	r2, [r7, #8]
 800b5da:	609a      	str	r2, [r3, #8]
      break;
 800b5dc:	e04f      	b.n	800b67e <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b5de:	687b      	ldr	r3, [r7, #4]
 800b5e0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800b5e2:	683b      	ldr	r3, [r7, #0]
 800b5e4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800b5e6:	683b      	ldr	r3, [r7, #0]
 800b5e8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800b5ea:	683b      	ldr	r3, [r7, #0]
 800b5ec:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800b5ee:	f000 f965 	bl	800b8bc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800b5f2:	687b      	ldr	r3, [r7, #4]
 800b5f4:	681b      	ldr	r3, [r3, #0]
 800b5f6:	689a      	ldr	r2, [r3, #8]
 800b5f8:	687b      	ldr	r3, [r7, #4]
 800b5fa:	681b      	ldr	r3, [r3, #0]
 800b5fc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800b600:	609a      	str	r2, [r3, #8]
      break;
 800b602:	e03c      	b.n	800b67e <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b604:	687b      	ldr	r3, [r7, #4]
 800b606:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b608:	683b      	ldr	r3, [r7, #0]
 800b60a:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b60c:	683b      	ldr	r3, [r7, #0]
 800b60e:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b610:	461a      	mov	r2, r3
 800b612:	f000 f8d9 	bl	800b7c8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	681b      	ldr	r3, [r3, #0]
 800b61a:	2150      	movs	r1, #80	@ 0x50
 800b61c:	4618      	mov	r0, r3
 800b61e:	f000 f932 	bl	800b886 <TIM_ITRx_SetConfig>
      break;
 800b622:	e02c      	b.n	800b67e <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b628:	683b      	ldr	r3, [r7, #0]
 800b62a:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b62c:	683b      	ldr	r3, [r7, #0]
 800b62e:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800b630:	461a      	mov	r2, r3
 800b632:	f000 f8f8 	bl	800b826 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800b636:	687b      	ldr	r3, [r7, #4]
 800b638:	681b      	ldr	r3, [r3, #0]
 800b63a:	2160      	movs	r1, #96	@ 0x60
 800b63c:	4618      	mov	r0, r3
 800b63e:	f000 f922 	bl	800b886 <TIM_ITRx_SetConfig>
      break;
 800b642:	e01c      	b.n	800b67e <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b644:	687b      	ldr	r3, [r7, #4]
 800b646:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b648:	683b      	ldr	r3, [r7, #0]
 800b64a:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b64c:	683b      	ldr	r3, [r7, #0]
 800b64e:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b650:	461a      	mov	r2, r3
 800b652:	f000 f8b9 	bl	800b7c8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800b656:	687b      	ldr	r3, [r7, #4]
 800b658:	681b      	ldr	r3, [r3, #0]
 800b65a:	2140      	movs	r1, #64	@ 0x40
 800b65c:	4618      	mov	r0, r3
 800b65e:	f000 f912 	bl	800b886 <TIM_ITRx_SetConfig>
      break;
 800b662:	e00c      	b.n	800b67e <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800b664:	687b      	ldr	r3, [r7, #4]
 800b666:	681a      	ldr	r2, [r3, #0]
 800b668:	683b      	ldr	r3, [r7, #0]
 800b66a:	681b      	ldr	r3, [r3, #0]
 800b66c:	4619      	mov	r1, r3
 800b66e:	4610      	mov	r0, r2
 800b670:	f000 f909 	bl	800b886 <TIM_ITRx_SetConfig>
      break;
 800b674:	e003      	b.n	800b67e <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 800b676:	2301      	movs	r3, #1
 800b678:	73fb      	strb	r3, [r7, #15]
      break;
 800b67a:	e000      	b.n	800b67e <HAL_TIM_ConfigClockSource+0x178>
      break;
 800b67c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800b67e:	687b      	ldr	r3, [r7, #4]
 800b680:	2201      	movs	r2, #1
 800b682:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800b686:	687b      	ldr	r3, [r7, #4]
 800b688:	2200      	movs	r2, #0
 800b68a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800b68e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b690:	4618      	mov	r0, r3
 800b692:	3710      	adds	r7, #16
 800b694:	46bd      	mov	sp, r7
 800b696:	bd80      	pop	{r7, pc}

0800b698 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b698:	b480      	push	{r7}
 800b69a:	b083      	sub	sp, #12
 800b69c:	af00      	add	r7, sp, #0
 800b69e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800b6a0:	bf00      	nop
 800b6a2:	370c      	adds	r7, #12
 800b6a4:	46bd      	mov	sp, r7
 800b6a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6aa:	4770      	bx	lr

0800b6ac <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800b6ac:	b480      	push	{r7}
 800b6ae:	b083      	sub	sp, #12
 800b6b0:	af00      	add	r7, sp, #0
 800b6b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800b6b4:	bf00      	nop
 800b6b6:	370c      	adds	r7, #12
 800b6b8:	46bd      	mov	sp, r7
 800b6ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6be:	4770      	bx	lr

0800b6c0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800b6c0:	b480      	push	{r7}
 800b6c2:	b083      	sub	sp, #12
 800b6c4:	af00      	add	r7, sp, #0
 800b6c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800b6c8:	bf00      	nop
 800b6ca:	370c      	adds	r7, #12
 800b6cc:	46bd      	mov	sp, r7
 800b6ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6d2:	4770      	bx	lr

0800b6d4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800b6d4:	b480      	push	{r7}
 800b6d6:	b083      	sub	sp, #12
 800b6d8:	af00      	add	r7, sp, #0
 800b6da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800b6dc:	bf00      	nop
 800b6de:	370c      	adds	r7, #12
 800b6e0:	46bd      	mov	sp, r7
 800b6e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6e6:	4770      	bx	lr

0800b6e8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800b6e8:	b480      	push	{r7}
 800b6ea:	b085      	sub	sp, #20
 800b6ec:	af00      	add	r7, sp, #0
 800b6ee:	6078      	str	r0, [r7, #4]
 800b6f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800b6f2:	687b      	ldr	r3, [r7, #4]
 800b6f4:	681b      	ldr	r3, [r3, #0]
 800b6f6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b6f8:	687b      	ldr	r3, [r7, #4]
 800b6fa:	4a30      	ldr	r2, [pc, #192]	@ (800b7bc <TIM_Base_SetConfig+0xd4>)
 800b6fc:	4293      	cmp	r3, r2
 800b6fe:	d003      	beq.n	800b708 <TIM_Base_SetConfig+0x20>
 800b700:	687b      	ldr	r3, [r7, #4]
 800b702:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b706:	d108      	bne.n	800b71a <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b708:	68fb      	ldr	r3, [r7, #12]
 800b70a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b70e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800b710:	683b      	ldr	r3, [r7, #0]
 800b712:	685b      	ldr	r3, [r3, #4]
 800b714:	68fa      	ldr	r2, [r7, #12]
 800b716:	4313      	orrs	r3, r2
 800b718:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b71a:	687b      	ldr	r3, [r7, #4]
 800b71c:	4a27      	ldr	r2, [pc, #156]	@ (800b7bc <TIM_Base_SetConfig+0xd4>)
 800b71e:	4293      	cmp	r3, r2
 800b720:	d00b      	beq.n	800b73a <TIM_Base_SetConfig+0x52>
 800b722:	687b      	ldr	r3, [r7, #4]
 800b724:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b728:	d007      	beq.n	800b73a <TIM_Base_SetConfig+0x52>
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	4a24      	ldr	r2, [pc, #144]	@ (800b7c0 <TIM_Base_SetConfig+0xd8>)
 800b72e:	4293      	cmp	r3, r2
 800b730:	d003      	beq.n	800b73a <TIM_Base_SetConfig+0x52>
 800b732:	687b      	ldr	r3, [r7, #4]
 800b734:	4a23      	ldr	r2, [pc, #140]	@ (800b7c4 <TIM_Base_SetConfig+0xdc>)
 800b736:	4293      	cmp	r3, r2
 800b738:	d108      	bne.n	800b74c <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800b73a:	68fb      	ldr	r3, [r7, #12]
 800b73c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b740:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800b742:	683b      	ldr	r3, [r7, #0]
 800b744:	68db      	ldr	r3, [r3, #12]
 800b746:	68fa      	ldr	r2, [r7, #12]
 800b748:	4313      	orrs	r3, r2
 800b74a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b74c:	68fb      	ldr	r3, [r7, #12]
 800b74e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800b752:	683b      	ldr	r3, [r7, #0]
 800b754:	695b      	ldr	r3, [r3, #20]
 800b756:	4313      	orrs	r3, r2
 800b758:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800b75a:	687b      	ldr	r3, [r7, #4]
 800b75c:	68fa      	ldr	r2, [r7, #12]
 800b75e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b760:	683b      	ldr	r3, [r7, #0]
 800b762:	689a      	ldr	r2, [r3, #8]
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800b768:	683b      	ldr	r3, [r7, #0]
 800b76a:	681a      	ldr	r2, [r3, #0]
 800b76c:	687b      	ldr	r3, [r7, #4]
 800b76e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b770:	687b      	ldr	r3, [r7, #4]
 800b772:	4a12      	ldr	r2, [pc, #72]	@ (800b7bc <TIM_Base_SetConfig+0xd4>)
 800b774:	4293      	cmp	r3, r2
 800b776:	d007      	beq.n	800b788 <TIM_Base_SetConfig+0xa0>
 800b778:	687b      	ldr	r3, [r7, #4]
 800b77a:	4a11      	ldr	r2, [pc, #68]	@ (800b7c0 <TIM_Base_SetConfig+0xd8>)
 800b77c:	4293      	cmp	r3, r2
 800b77e:	d003      	beq.n	800b788 <TIM_Base_SetConfig+0xa0>
 800b780:	687b      	ldr	r3, [r7, #4]
 800b782:	4a10      	ldr	r2, [pc, #64]	@ (800b7c4 <TIM_Base_SetConfig+0xdc>)
 800b784:	4293      	cmp	r3, r2
 800b786:	d103      	bne.n	800b790 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800b788:	683b      	ldr	r3, [r7, #0]
 800b78a:	691a      	ldr	r2, [r3, #16]
 800b78c:	687b      	ldr	r3, [r7, #4]
 800b78e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800b790:	687b      	ldr	r3, [r7, #4]
 800b792:	2201      	movs	r2, #1
 800b794:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800b796:	687b      	ldr	r3, [r7, #4]
 800b798:	691b      	ldr	r3, [r3, #16]
 800b79a:	f003 0301 	and.w	r3, r3, #1
 800b79e:	2b01      	cmp	r3, #1
 800b7a0:	d105      	bne.n	800b7ae <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800b7a2:	687b      	ldr	r3, [r7, #4]
 800b7a4:	691b      	ldr	r3, [r3, #16]
 800b7a6:	f023 0201 	bic.w	r2, r3, #1
 800b7aa:	687b      	ldr	r3, [r7, #4]
 800b7ac:	611a      	str	r2, [r3, #16]
  }
}
 800b7ae:	bf00      	nop
 800b7b0:	3714      	adds	r7, #20
 800b7b2:	46bd      	mov	sp, r7
 800b7b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7b8:	4770      	bx	lr
 800b7ba:	bf00      	nop
 800b7bc:	40012c00 	.word	0x40012c00
 800b7c0:	40014000 	.word	0x40014000
 800b7c4:	40014400 	.word	0x40014400

0800b7c8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b7c8:	b480      	push	{r7}
 800b7ca:	b087      	sub	sp, #28
 800b7cc:	af00      	add	r7, sp, #0
 800b7ce:	60f8      	str	r0, [r7, #12]
 800b7d0:	60b9      	str	r1, [r7, #8]
 800b7d2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800b7d4:	68fb      	ldr	r3, [r7, #12]
 800b7d6:	6a1b      	ldr	r3, [r3, #32]
 800b7d8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b7da:	68fb      	ldr	r3, [r7, #12]
 800b7dc:	6a1b      	ldr	r3, [r3, #32]
 800b7de:	f023 0201 	bic.w	r2, r3, #1
 800b7e2:	68fb      	ldr	r3, [r7, #12]
 800b7e4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b7e6:	68fb      	ldr	r3, [r7, #12]
 800b7e8:	699b      	ldr	r3, [r3, #24]
 800b7ea:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b7ec:	693b      	ldr	r3, [r7, #16]
 800b7ee:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800b7f2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	011b      	lsls	r3, r3, #4
 800b7f8:	693a      	ldr	r2, [r7, #16]
 800b7fa:	4313      	orrs	r3, r2
 800b7fc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b7fe:	697b      	ldr	r3, [r7, #20]
 800b800:	f023 030a 	bic.w	r3, r3, #10
 800b804:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800b806:	697a      	ldr	r2, [r7, #20]
 800b808:	68bb      	ldr	r3, [r7, #8]
 800b80a:	4313      	orrs	r3, r2
 800b80c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800b80e:	68fb      	ldr	r3, [r7, #12]
 800b810:	693a      	ldr	r2, [r7, #16]
 800b812:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b814:	68fb      	ldr	r3, [r7, #12]
 800b816:	697a      	ldr	r2, [r7, #20]
 800b818:	621a      	str	r2, [r3, #32]
}
 800b81a:	bf00      	nop
 800b81c:	371c      	adds	r7, #28
 800b81e:	46bd      	mov	sp, r7
 800b820:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b824:	4770      	bx	lr

0800b826 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b826:	b480      	push	{r7}
 800b828:	b087      	sub	sp, #28
 800b82a:	af00      	add	r7, sp, #0
 800b82c:	60f8      	str	r0, [r7, #12]
 800b82e:	60b9      	str	r1, [r7, #8]
 800b830:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800b832:	68fb      	ldr	r3, [r7, #12]
 800b834:	6a1b      	ldr	r3, [r3, #32]
 800b836:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b838:	68fb      	ldr	r3, [r7, #12]
 800b83a:	6a1b      	ldr	r3, [r3, #32]
 800b83c:	f023 0210 	bic.w	r2, r3, #16
 800b840:	68fb      	ldr	r3, [r7, #12]
 800b842:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b844:	68fb      	ldr	r3, [r7, #12]
 800b846:	699b      	ldr	r3, [r3, #24]
 800b848:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b84a:	693b      	ldr	r3, [r7, #16]
 800b84c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800b850:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800b852:	687b      	ldr	r3, [r7, #4]
 800b854:	031b      	lsls	r3, r3, #12
 800b856:	693a      	ldr	r2, [r7, #16]
 800b858:	4313      	orrs	r3, r2
 800b85a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b85c:	697b      	ldr	r3, [r7, #20]
 800b85e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800b862:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800b864:	68bb      	ldr	r3, [r7, #8]
 800b866:	011b      	lsls	r3, r3, #4
 800b868:	697a      	ldr	r2, [r7, #20]
 800b86a:	4313      	orrs	r3, r2
 800b86c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800b86e:	68fb      	ldr	r3, [r7, #12]
 800b870:	693a      	ldr	r2, [r7, #16]
 800b872:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b874:	68fb      	ldr	r3, [r7, #12]
 800b876:	697a      	ldr	r2, [r7, #20]
 800b878:	621a      	str	r2, [r3, #32]
}
 800b87a:	bf00      	nop
 800b87c:	371c      	adds	r7, #28
 800b87e:	46bd      	mov	sp, r7
 800b880:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b884:	4770      	bx	lr

0800b886 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800b886:	b480      	push	{r7}
 800b888:	b085      	sub	sp, #20
 800b88a:	af00      	add	r7, sp, #0
 800b88c:	6078      	str	r0, [r7, #4]
 800b88e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800b890:	687b      	ldr	r3, [r7, #4]
 800b892:	689b      	ldr	r3, [r3, #8]
 800b894:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800b896:	68fb      	ldr	r3, [r7, #12]
 800b898:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b89c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800b89e:	683a      	ldr	r2, [r7, #0]
 800b8a0:	68fb      	ldr	r3, [r7, #12]
 800b8a2:	4313      	orrs	r3, r2
 800b8a4:	f043 0307 	orr.w	r3, r3, #7
 800b8a8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b8aa:	687b      	ldr	r3, [r7, #4]
 800b8ac:	68fa      	ldr	r2, [r7, #12]
 800b8ae:	609a      	str	r2, [r3, #8]
}
 800b8b0:	bf00      	nop
 800b8b2:	3714      	adds	r7, #20
 800b8b4:	46bd      	mov	sp, r7
 800b8b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8ba:	4770      	bx	lr

0800b8bc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800b8bc:	b480      	push	{r7}
 800b8be:	b087      	sub	sp, #28
 800b8c0:	af00      	add	r7, sp, #0
 800b8c2:	60f8      	str	r0, [r7, #12]
 800b8c4:	60b9      	str	r1, [r7, #8]
 800b8c6:	607a      	str	r2, [r7, #4]
 800b8c8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800b8ca:	68fb      	ldr	r3, [r7, #12]
 800b8cc:	689b      	ldr	r3, [r3, #8]
 800b8ce:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b8d0:	697b      	ldr	r3, [r7, #20]
 800b8d2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800b8d6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800b8d8:	683b      	ldr	r3, [r7, #0]
 800b8da:	021a      	lsls	r2, r3, #8
 800b8dc:	687b      	ldr	r3, [r7, #4]
 800b8de:	431a      	orrs	r2, r3
 800b8e0:	68bb      	ldr	r3, [r7, #8]
 800b8e2:	4313      	orrs	r3, r2
 800b8e4:	697a      	ldr	r2, [r7, #20]
 800b8e6:	4313      	orrs	r3, r2
 800b8e8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b8ea:	68fb      	ldr	r3, [r7, #12]
 800b8ec:	697a      	ldr	r2, [r7, #20]
 800b8ee:	609a      	str	r2, [r3, #8]
}
 800b8f0:	bf00      	nop
 800b8f2:	371c      	adds	r7, #28
 800b8f4:	46bd      	mov	sp, r7
 800b8f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8fa:	4770      	bx	lr

0800b8fc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b8fc:	b480      	push	{r7}
 800b8fe:	b085      	sub	sp, #20
 800b900:	af00      	add	r7, sp, #0
 800b902:	6078      	str	r0, [r7, #4]
 800b904:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b906:	687b      	ldr	r3, [r7, #4]
 800b908:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b90c:	2b01      	cmp	r3, #1
 800b90e:	d101      	bne.n	800b914 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b910:	2302      	movs	r3, #2
 800b912:	e04f      	b.n	800b9b4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	2201      	movs	r2, #1
 800b918:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b91c:	687b      	ldr	r3, [r7, #4]
 800b91e:	2202      	movs	r2, #2
 800b920:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b924:	687b      	ldr	r3, [r7, #4]
 800b926:	681b      	ldr	r3, [r3, #0]
 800b928:	685b      	ldr	r3, [r3, #4]
 800b92a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b92c:	687b      	ldr	r3, [r7, #4]
 800b92e:	681b      	ldr	r3, [r3, #0]
 800b930:	689b      	ldr	r3, [r3, #8]
 800b932:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800b934:	687b      	ldr	r3, [r7, #4]
 800b936:	681b      	ldr	r3, [r3, #0]
 800b938:	4a21      	ldr	r2, [pc, #132]	@ (800b9c0 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800b93a:	4293      	cmp	r3, r2
 800b93c:	d108      	bne.n	800b950 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800b93e:	68fb      	ldr	r3, [r7, #12]
 800b940:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800b944:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800b946:	683b      	ldr	r3, [r7, #0]
 800b948:	685b      	ldr	r3, [r3, #4]
 800b94a:	68fa      	ldr	r2, [r7, #12]
 800b94c:	4313      	orrs	r3, r2
 800b94e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b950:	68fb      	ldr	r3, [r7, #12]
 800b952:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b956:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b958:	683b      	ldr	r3, [r7, #0]
 800b95a:	681b      	ldr	r3, [r3, #0]
 800b95c:	68fa      	ldr	r2, [r7, #12]
 800b95e:	4313      	orrs	r3, r2
 800b960:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b962:	687b      	ldr	r3, [r7, #4]
 800b964:	681b      	ldr	r3, [r3, #0]
 800b966:	68fa      	ldr	r2, [r7, #12]
 800b968:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b96a:	687b      	ldr	r3, [r7, #4]
 800b96c:	681b      	ldr	r3, [r3, #0]
 800b96e:	4a14      	ldr	r2, [pc, #80]	@ (800b9c0 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800b970:	4293      	cmp	r3, r2
 800b972:	d009      	beq.n	800b988 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800b974:	687b      	ldr	r3, [r7, #4]
 800b976:	681b      	ldr	r3, [r3, #0]
 800b978:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b97c:	d004      	beq.n	800b988 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800b97e:	687b      	ldr	r3, [r7, #4]
 800b980:	681b      	ldr	r3, [r3, #0]
 800b982:	4a10      	ldr	r2, [pc, #64]	@ (800b9c4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800b984:	4293      	cmp	r3, r2
 800b986:	d10c      	bne.n	800b9a2 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b988:	68bb      	ldr	r3, [r7, #8]
 800b98a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b98e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b990:	683b      	ldr	r3, [r7, #0]
 800b992:	689b      	ldr	r3, [r3, #8]
 800b994:	68ba      	ldr	r2, [r7, #8]
 800b996:	4313      	orrs	r3, r2
 800b998:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b99a:	687b      	ldr	r3, [r7, #4]
 800b99c:	681b      	ldr	r3, [r3, #0]
 800b99e:	68ba      	ldr	r2, [r7, #8]
 800b9a0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b9a2:	687b      	ldr	r3, [r7, #4]
 800b9a4:	2201      	movs	r2, #1
 800b9a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800b9aa:	687b      	ldr	r3, [r7, #4]
 800b9ac:	2200      	movs	r2, #0
 800b9ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800b9b2:	2300      	movs	r3, #0
}
 800b9b4:	4618      	mov	r0, r3
 800b9b6:	3714      	adds	r7, #20
 800b9b8:	46bd      	mov	sp, r7
 800b9ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9be:	4770      	bx	lr
 800b9c0:	40012c00 	.word	0x40012c00
 800b9c4:	40014000 	.word	0x40014000

0800b9c8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800b9c8:	b480      	push	{r7}
 800b9ca:	b083      	sub	sp, #12
 800b9cc:	af00      	add	r7, sp, #0
 800b9ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800b9d0:	bf00      	nop
 800b9d2:	370c      	adds	r7, #12
 800b9d4:	46bd      	mov	sp, r7
 800b9d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9da:	4770      	bx	lr

0800b9dc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800b9dc:	b480      	push	{r7}
 800b9de:	b083      	sub	sp, #12
 800b9e0:	af00      	add	r7, sp, #0
 800b9e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800b9e4:	bf00      	nop
 800b9e6:	370c      	adds	r7, #12
 800b9e8:	46bd      	mov	sp, r7
 800b9ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9ee:	4770      	bx	lr

0800b9f0 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800b9f0:	b480      	push	{r7}
 800b9f2:	b083      	sub	sp, #12
 800b9f4:	af00      	add	r7, sp, #0
 800b9f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800b9f8:	bf00      	nop
 800b9fa:	370c      	adds	r7, #12
 800b9fc:	46bd      	mov	sp, r7
 800b9fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba02:	4770      	bx	lr

0800ba04 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800ba04:	b580      	push	{r7, lr}
 800ba06:	b082      	sub	sp, #8
 800ba08:	af00      	add	r7, sp, #0
 800ba0a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	2b00      	cmp	r3, #0
 800ba10:	d101      	bne.n	800ba16 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800ba12:	2301      	movs	r3, #1
 800ba14:	e040      	b.n	800ba98 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800ba16:	687b      	ldr	r3, [r7, #4]
 800ba18:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ba1a:	2b00      	cmp	r3, #0
 800ba1c:	d106      	bne.n	800ba2c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800ba1e:	687b      	ldr	r3, [r7, #4]
 800ba20:	2200      	movs	r2, #0
 800ba22:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800ba26:	6878      	ldr	r0, [r7, #4]
 800ba28:	f7fa ff12 	bl	8006850 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	2224      	movs	r2, #36	@ 0x24
 800ba30:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800ba32:	687b      	ldr	r3, [r7, #4]
 800ba34:	681b      	ldr	r3, [r3, #0]
 800ba36:	681a      	ldr	r2, [r3, #0]
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	681b      	ldr	r3, [r3, #0]
 800ba3c:	f022 0201 	bic.w	r2, r2, #1
 800ba40:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ba46:	2b00      	cmp	r3, #0
 800ba48:	d002      	beq.n	800ba50 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800ba4a:	6878      	ldr	r0, [r7, #4]
 800ba4c:	f000 fecc 	bl	800c7e8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800ba50:	6878      	ldr	r0, [r7, #4]
 800ba52:	f000 fc6f 	bl	800c334 <UART_SetConfig>
 800ba56:	4603      	mov	r3, r0
 800ba58:	2b01      	cmp	r3, #1
 800ba5a:	d101      	bne.n	800ba60 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800ba5c:	2301      	movs	r3, #1
 800ba5e:	e01b      	b.n	800ba98 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	681b      	ldr	r3, [r3, #0]
 800ba64:	685a      	ldr	r2, [r3, #4]
 800ba66:	687b      	ldr	r3, [r7, #4]
 800ba68:	681b      	ldr	r3, [r3, #0]
 800ba6a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800ba6e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	681b      	ldr	r3, [r3, #0]
 800ba74:	689a      	ldr	r2, [r3, #8]
 800ba76:	687b      	ldr	r3, [r7, #4]
 800ba78:	681b      	ldr	r3, [r3, #0]
 800ba7a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800ba7e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800ba80:	687b      	ldr	r3, [r7, #4]
 800ba82:	681b      	ldr	r3, [r3, #0]
 800ba84:	681a      	ldr	r2, [r3, #0]
 800ba86:	687b      	ldr	r3, [r7, #4]
 800ba88:	681b      	ldr	r3, [r3, #0]
 800ba8a:	f042 0201 	orr.w	r2, r2, #1
 800ba8e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800ba90:	6878      	ldr	r0, [r7, #4]
 800ba92:	f000 ff4b 	bl	800c92c <UART_CheckIdleState>
 800ba96:	4603      	mov	r3, r0
}
 800ba98:	4618      	mov	r0, r3
 800ba9a:	3708      	adds	r7, #8
 800ba9c:	46bd      	mov	sp, r7
 800ba9e:	bd80      	pop	{r7, pc}

0800baa0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800baa0:	b580      	push	{r7, lr}
 800baa2:	b08a      	sub	sp, #40	@ 0x28
 800baa4:	af02      	add	r7, sp, #8
 800baa6:	60f8      	str	r0, [r7, #12]
 800baa8:	60b9      	str	r1, [r7, #8]
 800baaa:	603b      	str	r3, [r7, #0]
 800baac:	4613      	mov	r3, r2
 800baae:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800bab0:	68fb      	ldr	r3, [r7, #12]
 800bab2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800bab4:	2b20      	cmp	r3, #32
 800bab6:	d177      	bne.n	800bba8 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 800bab8:	68bb      	ldr	r3, [r7, #8]
 800baba:	2b00      	cmp	r3, #0
 800babc:	d002      	beq.n	800bac4 <HAL_UART_Transmit+0x24>
 800babe:	88fb      	ldrh	r3, [r7, #6]
 800bac0:	2b00      	cmp	r3, #0
 800bac2:	d101      	bne.n	800bac8 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800bac4:	2301      	movs	r3, #1
 800bac6:	e070      	b.n	800bbaa <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bac8:	68fb      	ldr	r3, [r7, #12]
 800baca:	2200      	movs	r2, #0
 800bacc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800bad0:	68fb      	ldr	r3, [r7, #12]
 800bad2:	2221      	movs	r2, #33	@ 0x21
 800bad4:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800bad6:	f7fb f857 	bl	8006b88 <HAL_GetTick>
 800bada:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800badc:	68fb      	ldr	r3, [r7, #12]
 800bade:	88fa      	ldrh	r2, [r7, #6]
 800bae0:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800bae4:	68fb      	ldr	r3, [r7, #12]
 800bae6:	88fa      	ldrh	r2, [r7, #6]
 800bae8:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800baec:	68fb      	ldr	r3, [r7, #12]
 800baee:	689b      	ldr	r3, [r3, #8]
 800baf0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800baf4:	d108      	bne.n	800bb08 <HAL_UART_Transmit+0x68>
 800baf6:	68fb      	ldr	r3, [r7, #12]
 800baf8:	691b      	ldr	r3, [r3, #16]
 800bafa:	2b00      	cmp	r3, #0
 800bafc:	d104      	bne.n	800bb08 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800bafe:	2300      	movs	r3, #0
 800bb00:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800bb02:	68bb      	ldr	r3, [r7, #8]
 800bb04:	61bb      	str	r3, [r7, #24]
 800bb06:	e003      	b.n	800bb10 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800bb08:	68bb      	ldr	r3, [r7, #8]
 800bb0a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800bb0c:	2300      	movs	r3, #0
 800bb0e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800bb10:	e02f      	b.n	800bb72 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800bb12:	683b      	ldr	r3, [r7, #0]
 800bb14:	9300      	str	r3, [sp, #0]
 800bb16:	697b      	ldr	r3, [r7, #20]
 800bb18:	2200      	movs	r2, #0
 800bb1a:	2180      	movs	r1, #128	@ 0x80
 800bb1c:	68f8      	ldr	r0, [r7, #12]
 800bb1e:	f000 ffad 	bl	800ca7c <UART_WaitOnFlagUntilTimeout>
 800bb22:	4603      	mov	r3, r0
 800bb24:	2b00      	cmp	r3, #0
 800bb26:	d004      	beq.n	800bb32 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 800bb28:	68fb      	ldr	r3, [r7, #12]
 800bb2a:	2220      	movs	r2, #32
 800bb2c:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800bb2e:	2303      	movs	r3, #3
 800bb30:	e03b      	b.n	800bbaa <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 800bb32:	69fb      	ldr	r3, [r7, #28]
 800bb34:	2b00      	cmp	r3, #0
 800bb36:	d10b      	bne.n	800bb50 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800bb38:	69bb      	ldr	r3, [r7, #24]
 800bb3a:	881a      	ldrh	r2, [r3, #0]
 800bb3c:	68fb      	ldr	r3, [r7, #12]
 800bb3e:	681b      	ldr	r3, [r3, #0]
 800bb40:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800bb44:	b292      	uxth	r2, r2
 800bb46:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800bb48:	69bb      	ldr	r3, [r7, #24]
 800bb4a:	3302      	adds	r3, #2
 800bb4c:	61bb      	str	r3, [r7, #24]
 800bb4e:	e007      	b.n	800bb60 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800bb50:	69fb      	ldr	r3, [r7, #28]
 800bb52:	781a      	ldrb	r2, [r3, #0]
 800bb54:	68fb      	ldr	r3, [r7, #12]
 800bb56:	681b      	ldr	r3, [r3, #0]
 800bb58:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800bb5a:	69fb      	ldr	r3, [r7, #28]
 800bb5c:	3301      	adds	r3, #1
 800bb5e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800bb60:	68fb      	ldr	r3, [r7, #12]
 800bb62:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800bb66:	b29b      	uxth	r3, r3
 800bb68:	3b01      	subs	r3, #1
 800bb6a:	b29a      	uxth	r2, r3
 800bb6c:	68fb      	ldr	r3, [r7, #12]
 800bb6e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800bb72:	68fb      	ldr	r3, [r7, #12]
 800bb74:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800bb78:	b29b      	uxth	r3, r3
 800bb7a:	2b00      	cmp	r3, #0
 800bb7c:	d1c9      	bne.n	800bb12 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800bb7e:	683b      	ldr	r3, [r7, #0]
 800bb80:	9300      	str	r3, [sp, #0]
 800bb82:	697b      	ldr	r3, [r7, #20]
 800bb84:	2200      	movs	r2, #0
 800bb86:	2140      	movs	r1, #64	@ 0x40
 800bb88:	68f8      	ldr	r0, [r7, #12]
 800bb8a:	f000 ff77 	bl	800ca7c <UART_WaitOnFlagUntilTimeout>
 800bb8e:	4603      	mov	r3, r0
 800bb90:	2b00      	cmp	r3, #0
 800bb92:	d004      	beq.n	800bb9e <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 800bb94:	68fb      	ldr	r3, [r7, #12]
 800bb96:	2220      	movs	r2, #32
 800bb98:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800bb9a:	2303      	movs	r3, #3
 800bb9c:	e005      	b.n	800bbaa <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800bb9e:	68fb      	ldr	r3, [r7, #12]
 800bba0:	2220      	movs	r2, #32
 800bba2:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800bba4:	2300      	movs	r3, #0
 800bba6:	e000      	b.n	800bbaa <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 800bba8:	2302      	movs	r3, #2
  }
}
 800bbaa:	4618      	mov	r0, r3
 800bbac:	3720      	adds	r7, #32
 800bbae:	46bd      	mov	sp, r7
 800bbb0:	bd80      	pop	{r7, pc}

0800bbb2 <HAL_UART_DMAStop>:
  * @brief Stop the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 800bbb2:	b580      	push	{r7, lr}
 800bbb4:	b090      	sub	sp, #64	@ 0x40
 800bbb6:	af00      	add	r7, sp, #0
 800bbb8:	6078      	str	r0, [r7, #4]
     HAL_UART_TxHalfCpltCallback / HAL_UART_RxHalfCpltCallback:
     indeed, when HAL_DMA_Abort() API is called, the DMA TX/RX Transfer or Half Transfer complete
     interrupt is generated if the DMA transfer interruption occurs at the middle or at the end of
     the stream and the corresponding call back is executed. */

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800bbba:	687b      	ldr	r3, [r7, #4]
 800bbbc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800bbbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800bbc0:	687b      	ldr	r3, [r7, #4]
 800bbc2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bbc6:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800bbc8:	687b      	ldr	r3, [r7, #4]
 800bbca:	681b      	ldr	r3, [r3, #0]
 800bbcc:	689b      	ldr	r3, [r3, #8]
 800bbce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bbd2:	2b80      	cmp	r3, #128	@ 0x80
 800bbd4:	d139      	bne.n	800bc4a <HAL_UART_DMAStop+0x98>
 800bbd6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bbd8:	2b21      	cmp	r3, #33	@ 0x21
 800bbda:	d136      	bne.n	800bc4a <HAL_UART_DMAStop+0x98>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	681b      	ldr	r3, [r3, #0]
 800bbe0:	3308      	adds	r3, #8
 800bbe2:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bbe4:	6a3b      	ldr	r3, [r7, #32]
 800bbe6:	e853 3f00 	ldrex	r3, [r3]
 800bbea:	61fb      	str	r3, [r7, #28]
   return(result);
 800bbec:	69fb      	ldr	r3, [r7, #28]
 800bbee:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800bbf2:	637b      	str	r3, [r7, #52]	@ 0x34
 800bbf4:	687b      	ldr	r3, [r7, #4]
 800bbf6:	681b      	ldr	r3, [r3, #0]
 800bbf8:	3308      	adds	r3, #8
 800bbfa:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800bbfc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800bbfe:	62bb      	str	r3, [r7, #40]	@ 0x28
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bc00:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800bc02:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bc04:	e841 2300 	strex	r3, r2, [r1]
 800bc08:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800bc0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc0c:	2b00      	cmp	r3, #0
 800bc0e:	d1e5      	bne.n	800bbdc <HAL_UART_DMAStop+0x2a>

    /* Abort the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
 800bc10:	687b      	ldr	r3, [r7, #4]
 800bc12:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bc14:	2b00      	cmp	r3, #0
 800bc16:	d015      	beq.n	800bc44 <HAL_UART_DMAStop+0x92>
    {
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bc1c:	4618      	mov	r0, r3
 800bc1e:	f7fc ffa3 	bl	8008b68 <HAL_DMA_Abort>
 800bc22:	4603      	mov	r3, r0
 800bc24:	2b00      	cmp	r3, #0
 800bc26:	d00d      	beq.n	800bc44 <HAL_UART_DMAStop+0x92>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 800bc28:	687b      	ldr	r3, [r7, #4]
 800bc2a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bc2c:	4618      	mov	r0, r3
 800bc2e:	f7fd f8c9 	bl	8008dc4 <HAL_DMA_GetError>
 800bc32:	4603      	mov	r3, r0
 800bc34:	2b20      	cmp	r3, #32
 800bc36:	d105      	bne.n	800bc44 <HAL_UART_DMAStop+0x92>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800bc38:	687b      	ldr	r3, [r7, #4]
 800bc3a:	2210      	movs	r2, #16
 800bc3c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800bc40:	2303      	movs	r3, #3
 800bc42:	e044      	b.n	800bcce <HAL_UART_DMAStop+0x11c>
        }
      }
    }

    UART_EndTxTransfer(huart);
 800bc44:	6878      	ldr	r0, [r7, #4]
 800bc46:	f001 f827 	bl	800cc98 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800bc4a:	687b      	ldr	r3, [r7, #4]
 800bc4c:	681b      	ldr	r3, [r3, #0]
 800bc4e:	689b      	ldr	r3, [r3, #8]
 800bc50:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bc54:	2b40      	cmp	r3, #64	@ 0x40
 800bc56:	d139      	bne.n	800bccc <HAL_UART_DMAStop+0x11a>
 800bc58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bc5a:	2b22      	cmp	r3, #34	@ 0x22
 800bc5c:	d136      	bne.n	800bccc <HAL_UART_DMAStop+0x11a>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800bc5e:	687b      	ldr	r3, [r7, #4]
 800bc60:	681b      	ldr	r3, [r3, #0]
 800bc62:	3308      	adds	r3, #8
 800bc64:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bc66:	68fb      	ldr	r3, [r7, #12]
 800bc68:	e853 3f00 	ldrex	r3, [r3]
 800bc6c:	60bb      	str	r3, [r7, #8]
   return(result);
 800bc6e:	68bb      	ldr	r3, [r7, #8]
 800bc70:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bc74:	633b      	str	r3, [r7, #48]	@ 0x30
 800bc76:	687b      	ldr	r3, [r7, #4]
 800bc78:	681b      	ldr	r3, [r3, #0]
 800bc7a:	3308      	adds	r3, #8
 800bc7c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bc7e:	61ba      	str	r2, [r7, #24]
 800bc80:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bc82:	6979      	ldr	r1, [r7, #20]
 800bc84:	69ba      	ldr	r2, [r7, #24]
 800bc86:	e841 2300 	strex	r3, r2, [r1]
 800bc8a:	613b      	str	r3, [r7, #16]
   return(result);
 800bc8c:	693b      	ldr	r3, [r7, #16]
 800bc8e:	2b00      	cmp	r3, #0
 800bc90:	d1e5      	bne.n	800bc5e <HAL_UART_DMAStop+0xac>

    /* Abort the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
 800bc92:	687b      	ldr	r3, [r7, #4]
 800bc94:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bc96:	2b00      	cmp	r3, #0
 800bc98:	d015      	beq.n	800bcc6 <HAL_UART_DMAStop+0x114>
    {
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800bc9a:	687b      	ldr	r3, [r7, #4]
 800bc9c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bc9e:	4618      	mov	r0, r3
 800bca0:	f7fc ff62 	bl	8008b68 <HAL_DMA_Abort>
 800bca4:	4603      	mov	r3, r0
 800bca6:	2b00      	cmp	r3, #0
 800bca8:	d00d      	beq.n	800bcc6 <HAL_UART_DMAStop+0x114>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800bcaa:	687b      	ldr	r3, [r7, #4]
 800bcac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bcae:	4618      	mov	r0, r3
 800bcb0:	f7fd f888 	bl	8008dc4 <HAL_DMA_GetError>
 800bcb4:	4603      	mov	r3, r0
 800bcb6:	2b20      	cmp	r3, #32
 800bcb8:	d105      	bne.n	800bcc6 <HAL_UART_DMAStop+0x114>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800bcba:	687b      	ldr	r3, [r7, #4]
 800bcbc:	2210      	movs	r2, #16
 800bcbe:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800bcc2:	2303      	movs	r3, #3
 800bcc4:	e003      	b.n	800bcce <HAL_UART_DMAStop+0x11c>
        }
      }
    }

    UART_EndRxTransfer(huart);
 800bcc6:	6878      	ldr	r0, [r7, #4]
 800bcc8:	f001 f80c 	bl	800cce4 <UART_EndRxTransfer>
  }

  return HAL_OK;
 800bccc:	2300      	movs	r3, #0
}
 800bcce:	4618      	mov	r0, r3
 800bcd0:	3740      	adds	r7, #64	@ 0x40
 800bcd2:	46bd      	mov	sp, r7
 800bcd4:	bd80      	pop	{r7, pc}
	...

0800bcd8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800bcd8:	b580      	push	{r7, lr}
 800bcda:	b0ba      	sub	sp, #232	@ 0xe8
 800bcdc:	af00      	add	r7, sp, #0
 800bcde:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800bce0:	687b      	ldr	r3, [r7, #4]
 800bce2:	681b      	ldr	r3, [r3, #0]
 800bce4:	69db      	ldr	r3, [r3, #28]
 800bce6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800bcea:	687b      	ldr	r3, [r7, #4]
 800bcec:	681b      	ldr	r3, [r3, #0]
 800bcee:	681b      	ldr	r3, [r3, #0]
 800bcf0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800bcf4:	687b      	ldr	r3, [r7, #4]
 800bcf6:	681b      	ldr	r3, [r3, #0]
 800bcf8:	689b      	ldr	r3, [r3, #8]
 800bcfa:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800bcfe:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800bd02:	f640 030f 	movw	r3, #2063	@ 0x80f
 800bd06:	4013      	ands	r3, r2
 800bd08:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800bd0c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800bd10:	2b00      	cmp	r3, #0
 800bd12:	d115      	bne.n	800bd40 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800bd14:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bd18:	f003 0320 	and.w	r3, r3, #32
 800bd1c:	2b00      	cmp	r3, #0
 800bd1e:	d00f      	beq.n	800bd40 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800bd20:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800bd24:	f003 0320 	and.w	r3, r3, #32
 800bd28:	2b00      	cmp	r3, #0
 800bd2a:	d009      	beq.n	800bd40 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 800bd2c:	687b      	ldr	r3, [r7, #4]
 800bd2e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800bd30:	2b00      	cmp	r3, #0
 800bd32:	f000 82ca 	beq.w	800c2ca <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 800bd36:	687b      	ldr	r3, [r7, #4]
 800bd38:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800bd3a:	6878      	ldr	r0, [r7, #4]
 800bd3c:	4798      	blx	r3
      }
      return;
 800bd3e:	e2c4      	b.n	800c2ca <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 800bd40:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800bd44:	2b00      	cmp	r3, #0
 800bd46:	f000 8117 	beq.w	800bf78 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800bd4a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800bd4e:	f003 0301 	and.w	r3, r3, #1
 800bd52:	2b00      	cmp	r3, #0
 800bd54:	d106      	bne.n	800bd64 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800bd56:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800bd5a:	4b85      	ldr	r3, [pc, #532]	@ (800bf70 <HAL_UART_IRQHandler+0x298>)
 800bd5c:	4013      	ands	r3, r2
 800bd5e:	2b00      	cmp	r3, #0
 800bd60:	f000 810a 	beq.w	800bf78 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800bd64:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bd68:	f003 0301 	and.w	r3, r3, #1
 800bd6c:	2b00      	cmp	r3, #0
 800bd6e:	d011      	beq.n	800bd94 <HAL_UART_IRQHandler+0xbc>
 800bd70:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800bd74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bd78:	2b00      	cmp	r3, #0
 800bd7a:	d00b      	beq.n	800bd94 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800bd7c:	687b      	ldr	r3, [r7, #4]
 800bd7e:	681b      	ldr	r3, [r3, #0]
 800bd80:	2201      	movs	r2, #1
 800bd82:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800bd84:	687b      	ldr	r3, [r7, #4]
 800bd86:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bd8a:	f043 0201 	orr.w	r2, r3, #1
 800bd8e:	687b      	ldr	r3, [r7, #4]
 800bd90:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800bd94:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bd98:	f003 0302 	and.w	r3, r3, #2
 800bd9c:	2b00      	cmp	r3, #0
 800bd9e:	d011      	beq.n	800bdc4 <HAL_UART_IRQHandler+0xec>
 800bda0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800bda4:	f003 0301 	and.w	r3, r3, #1
 800bda8:	2b00      	cmp	r3, #0
 800bdaa:	d00b      	beq.n	800bdc4 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800bdac:	687b      	ldr	r3, [r7, #4]
 800bdae:	681b      	ldr	r3, [r3, #0]
 800bdb0:	2202      	movs	r2, #2
 800bdb2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800bdb4:	687b      	ldr	r3, [r7, #4]
 800bdb6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bdba:	f043 0204 	orr.w	r2, r3, #4
 800bdbe:	687b      	ldr	r3, [r7, #4]
 800bdc0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800bdc4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bdc8:	f003 0304 	and.w	r3, r3, #4
 800bdcc:	2b00      	cmp	r3, #0
 800bdce:	d011      	beq.n	800bdf4 <HAL_UART_IRQHandler+0x11c>
 800bdd0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800bdd4:	f003 0301 	and.w	r3, r3, #1
 800bdd8:	2b00      	cmp	r3, #0
 800bdda:	d00b      	beq.n	800bdf4 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800bddc:	687b      	ldr	r3, [r7, #4]
 800bdde:	681b      	ldr	r3, [r3, #0]
 800bde0:	2204      	movs	r2, #4
 800bde2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800bde4:	687b      	ldr	r3, [r7, #4]
 800bde6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bdea:	f043 0202 	orr.w	r2, r3, #2
 800bdee:	687b      	ldr	r3, [r7, #4]
 800bdf0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 800bdf4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bdf8:	f003 0308 	and.w	r3, r3, #8
 800bdfc:	2b00      	cmp	r3, #0
 800bdfe:	d017      	beq.n	800be30 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800be00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800be04:	f003 0320 	and.w	r3, r3, #32
 800be08:	2b00      	cmp	r3, #0
 800be0a:	d105      	bne.n	800be18 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800be0c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800be10:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800be14:	2b00      	cmp	r3, #0
 800be16:	d00b      	beq.n	800be30 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800be18:	687b      	ldr	r3, [r7, #4]
 800be1a:	681b      	ldr	r3, [r3, #0]
 800be1c:	2208      	movs	r2, #8
 800be1e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800be20:	687b      	ldr	r3, [r7, #4]
 800be22:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800be26:	f043 0208 	orr.w	r2, r3, #8
 800be2a:	687b      	ldr	r3, [r7, #4]
 800be2c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800be30:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800be34:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800be38:	2b00      	cmp	r3, #0
 800be3a:	d012      	beq.n	800be62 <HAL_UART_IRQHandler+0x18a>
 800be3c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800be40:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800be44:	2b00      	cmp	r3, #0
 800be46:	d00c      	beq.n	800be62 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800be48:	687b      	ldr	r3, [r7, #4]
 800be4a:	681b      	ldr	r3, [r3, #0]
 800be4c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800be50:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800be52:	687b      	ldr	r3, [r7, #4]
 800be54:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800be58:	f043 0220 	orr.w	r2, r3, #32
 800be5c:	687b      	ldr	r3, [r7, #4]
 800be5e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800be62:	687b      	ldr	r3, [r7, #4]
 800be64:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800be68:	2b00      	cmp	r3, #0
 800be6a:	f000 8230 	beq.w	800c2ce <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800be6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800be72:	f003 0320 	and.w	r3, r3, #32
 800be76:	2b00      	cmp	r3, #0
 800be78:	d00d      	beq.n	800be96 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800be7a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800be7e:	f003 0320 	and.w	r3, r3, #32
 800be82:	2b00      	cmp	r3, #0
 800be84:	d007      	beq.n	800be96 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800be86:	687b      	ldr	r3, [r7, #4]
 800be88:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800be8a:	2b00      	cmp	r3, #0
 800be8c:	d003      	beq.n	800be96 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800be8e:	687b      	ldr	r3, [r7, #4]
 800be90:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800be92:	6878      	ldr	r0, [r7, #4]
 800be94:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800be96:	687b      	ldr	r3, [r7, #4]
 800be98:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800be9c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800bea0:	687b      	ldr	r3, [r7, #4]
 800bea2:	681b      	ldr	r3, [r3, #0]
 800bea4:	689b      	ldr	r3, [r3, #8]
 800bea6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800beaa:	2b40      	cmp	r3, #64	@ 0x40
 800beac:	d005      	beq.n	800beba <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800beae:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800beb2:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800beb6:	2b00      	cmp	r3, #0
 800beb8:	d04f      	beq.n	800bf5a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800beba:	6878      	ldr	r0, [r7, #4]
 800bebc:	f000 ff12 	bl	800cce4 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bec0:	687b      	ldr	r3, [r7, #4]
 800bec2:	681b      	ldr	r3, [r3, #0]
 800bec4:	689b      	ldr	r3, [r3, #8]
 800bec6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800beca:	2b40      	cmp	r3, #64	@ 0x40
 800becc:	d141      	bne.n	800bf52 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800bece:	687b      	ldr	r3, [r7, #4]
 800bed0:	681b      	ldr	r3, [r3, #0]
 800bed2:	3308      	adds	r3, #8
 800bed4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bed8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800bedc:	e853 3f00 	ldrex	r3, [r3]
 800bee0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800bee4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800bee8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800beec:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	681b      	ldr	r3, [r3, #0]
 800bef4:	3308      	adds	r3, #8
 800bef6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800befa:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800befe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bf02:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800bf06:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800bf0a:	e841 2300 	strex	r3, r2, [r1]
 800bf0e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800bf12:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800bf16:	2b00      	cmp	r3, #0
 800bf18:	d1d9      	bne.n	800bece <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800bf1a:	687b      	ldr	r3, [r7, #4]
 800bf1c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bf1e:	2b00      	cmp	r3, #0
 800bf20:	d013      	beq.n	800bf4a <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bf26:	4a13      	ldr	r2, [pc, #76]	@ (800bf74 <HAL_UART_IRQHandler+0x29c>)
 800bf28:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800bf2a:	687b      	ldr	r3, [r7, #4]
 800bf2c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bf2e:	4618      	mov	r0, r3
 800bf30:	f7fc fe58 	bl	8008be4 <HAL_DMA_Abort_IT>
 800bf34:	4603      	mov	r3, r0
 800bf36:	2b00      	cmp	r3, #0
 800bf38:	d017      	beq.n	800bf6a <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800bf3a:	687b      	ldr	r3, [r7, #4]
 800bf3c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bf3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bf40:	687a      	ldr	r2, [r7, #4]
 800bf42:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800bf44:	4610      	mov	r0, r2
 800bf46:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bf48:	e00f      	b.n	800bf6a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800bf4a:	6878      	ldr	r0, [r7, #4]
 800bf4c:	f000 f9e8 	bl	800c320 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bf50:	e00b      	b.n	800bf6a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800bf52:	6878      	ldr	r0, [r7, #4]
 800bf54:	f000 f9e4 	bl	800c320 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bf58:	e007      	b.n	800bf6a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800bf5a:	6878      	ldr	r0, [r7, #4]
 800bf5c:	f000 f9e0 	bl	800c320 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bf60:	687b      	ldr	r3, [r7, #4]
 800bf62:	2200      	movs	r2, #0
 800bf64:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 800bf68:	e1b1      	b.n	800c2ce <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bf6a:	bf00      	nop
    return;
 800bf6c:	e1af      	b.n	800c2ce <HAL_UART_IRQHandler+0x5f6>
 800bf6e:	bf00      	nop
 800bf70:	04000120 	.word	0x04000120
 800bf74:	0800cf95 	.word	0x0800cf95

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bf78:	687b      	ldr	r3, [r7, #4]
 800bf7a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bf7c:	2b01      	cmp	r3, #1
 800bf7e:	f040 816a 	bne.w	800c256 <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800bf82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bf86:	f003 0310 	and.w	r3, r3, #16
 800bf8a:	2b00      	cmp	r3, #0
 800bf8c:	f000 8163 	beq.w	800c256 <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800bf90:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800bf94:	f003 0310 	and.w	r3, r3, #16
 800bf98:	2b00      	cmp	r3, #0
 800bf9a:	f000 815c 	beq.w	800c256 <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800bf9e:	687b      	ldr	r3, [r7, #4]
 800bfa0:	681b      	ldr	r3, [r3, #0]
 800bfa2:	2210      	movs	r2, #16
 800bfa4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bfa6:	687b      	ldr	r3, [r7, #4]
 800bfa8:	681b      	ldr	r3, [r3, #0]
 800bfaa:	689b      	ldr	r3, [r3, #8]
 800bfac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bfb0:	2b40      	cmp	r3, #64	@ 0x40
 800bfb2:	f040 80d4 	bne.w	800c15e <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800bfb6:	687b      	ldr	r3, [r7, #4]
 800bfb8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bfba:	681b      	ldr	r3, [r3, #0]
 800bfbc:	685b      	ldr	r3, [r3, #4]
 800bfbe:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800bfc2:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800bfc6:	2b00      	cmp	r3, #0
 800bfc8:	f000 80ad 	beq.w	800c126 <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800bfcc:	687b      	ldr	r3, [r7, #4]
 800bfce:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800bfd2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800bfd6:	429a      	cmp	r2, r3
 800bfd8:	f080 80a5 	bcs.w	800c126 <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800bfdc:	687b      	ldr	r3, [r7, #4]
 800bfde:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800bfe2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800bfe6:	687b      	ldr	r3, [r7, #4]
 800bfe8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bfea:	681b      	ldr	r3, [r3, #0]
 800bfec:	681b      	ldr	r3, [r3, #0]
 800bfee:	f003 0320 	and.w	r3, r3, #32
 800bff2:	2b00      	cmp	r3, #0
 800bff4:	f040 8086 	bne.w	800c104 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800bff8:	687b      	ldr	r3, [r7, #4]
 800bffa:	681b      	ldr	r3, [r3, #0]
 800bffc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c000:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800c004:	e853 3f00 	ldrex	r3, [r3]
 800c008:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800c00c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800c010:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c014:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800c018:	687b      	ldr	r3, [r7, #4]
 800c01a:	681b      	ldr	r3, [r3, #0]
 800c01c:	461a      	mov	r2, r3
 800c01e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800c022:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800c026:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c02a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800c02e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800c032:	e841 2300 	strex	r3, r2, [r1]
 800c036:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800c03a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800c03e:	2b00      	cmp	r3, #0
 800c040:	d1da      	bne.n	800bff8 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c042:	687b      	ldr	r3, [r7, #4]
 800c044:	681b      	ldr	r3, [r3, #0]
 800c046:	3308      	adds	r3, #8
 800c048:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c04a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c04c:	e853 3f00 	ldrex	r3, [r3]
 800c050:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800c052:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c054:	f023 0301 	bic.w	r3, r3, #1
 800c058:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800c05c:	687b      	ldr	r3, [r7, #4]
 800c05e:	681b      	ldr	r3, [r3, #0]
 800c060:	3308      	adds	r3, #8
 800c062:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800c066:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800c06a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c06c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800c06e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800c072:	e841 2300 	strex	r3, r2, [r1]
 800c076:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800c078:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c07a:	2b00      	cmp	r3, #0
 800c07c:	d1e1      	bne.n	800c042 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c07e:	687b      	ldr	r3, [r7, #4]
 800c080:	681b      	ldr	r3, [r3, #0]
 800c082:	3308      	adds	r3, #8
 800c084:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c086:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c088:	e853 3f00 	ldrex	r3, [r3]
 800c08c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800c08e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c090:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c094:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800c098:	687b      	ldr	r3, [r7, #4]
 800c09a:	681b      	ldr	r3, [r3, #0]
 800c09c:	3308      	adds	r3, #8
 800c09e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800c0a2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800c0a4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c0a6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800c0a8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800c0aa:	e841 2300 	strex	r3, r2, [r1]
 800c0ae:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800c0b0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c0b2:	2b00      	cmp	r3, #0
 800c0b4:	d1e3      	bne.n	800c07e <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800c0b6:	687b      	ldr	r3, [r7, #4]
 800c0b8:	2220      	movs	r2, #32
 800c0ba:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c0be:	687b      	ldr	r3, [r7, #4]
 800c0c0:	2200      	movs	r2, #0
 800c0c2:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c0c4:	687b      	ldr	r3, [r7, #4]
 800c0c6:	681b      	ldr	r3, [r3, #0]
 800c0c8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c0ca:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c0cc:	e853 3f00 	ldrex	r3, [r3]
 800c0d0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800c0d2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c0d4:	f023 0310 	bic.w	r3, r3, #16
 800c0d8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800c0dc:	687b      	ldr	r3, [r7, #4]
 800c0de:	681b      	ldr	r3, [r3, #0]
 800c0e0:	461a      	mov	r2, r3
 800c0e2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c0e6:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c0e8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c0ea:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800c0ec:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800c0ee:	e841 2300 	strex	r3, r2, [r1]
 800c0f2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800c0f4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c0f6:	2b00      	cmp	r3, #0
 800c0f8:	d1e4      	bne.n	800c0c4 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800c0fa:	687b      	ldr	r3, [r7, #4]
 800c0fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c0fe:	4618      	mov	r0, r3
 800c100:	f7fc fd32 	bl	8008b68 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800c104:	687b      	ldr	r3, [r7, #4]
 800c106:	2202      	movs	r2, #2
 800c108:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800c10a:	687b      	ldr	r3, [r7, #4]
 800c10c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800c110:	687b      	ldr	r3, [r7, #4]
 800c112:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800c116:	b29b      	uxth	r3, r3
 800c118:	1ad3      	subs	r3, r2, r3
 800c11a:	b29b      	uxth	r3, r3
 800c11c:	4619      	mov	r1, r3
 800c11e:	6878      	ldr	r0, [r7, #4]
 800c120:	f7f9 fef2 	bl	8005f08 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800c124:	e0d5      	b.n	800c2d2 <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800c126:	687b      	ldr	r3, [r7, #4]
 800c128:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800c12c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800c130:	429a      	cmp	r2, r3
 800c132:	f040 80ce 	bne.w	800c2d2 <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800c136:	687b      	ldr	r3, [r7, #4]
 800c138:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c13a:	681b      	ldr	r3, [r3, #0]
 800c13c:	681b      	ldr	r3, [r3, #0]
 800c13e:	f003 0320 	and.w	r3, r3, #32
 800c142:	2b20      	cmp	r3, #32
 800c144:	f040 80c5 	bne.w	800c2d2 <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800c148:	687b      	ldr	r3, [r7, #4]
 800c14a:	2202      	movs	r2, #2
 800c14c:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c14e:	687b      	ldr	r3, [r7, #4]
 800c150:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800c154:	4619      	mov	r1, r3
 800c156:	6878      	ldr	r0, [r7, #4]
 800c158:	f7f9 fed6 	bl	8005f08 <HAL_UARTEx_RxEventCallback>
      return;
 800c15c:	e0b9      	b.n	800c2d2 <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800c15e:	687b      	ldr	r3, [r7, #4]
 800c160:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800c164:	687b      	ldr	r3, [r7, #4]
 800c166:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800c16a:	b29b      	uxth	r3, r3
 800c16c:	1ad3      	subs	r3, r2, r3
 800c16e:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800c172:	687b      	ldr	r3, [r7, #4]
 800c174:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800c178:	b29b      	uxth	r3, r3
 800c17a:	2b00      	cmp	r3, #0
 800c17c:	f000 80ab 	beq.w	800c2d6 <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 800c180:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800c184:	2b00      	cmp	r3, #0
 800c186:	f000 80a6 	beq.w	800c2d6 <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800c18a:	687b      	ldr	r3, [r7, #4]
 800c18c:	681b      	ldr	r3, [r3, #0]
 800c18e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c190:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c192:	e853 3f00 	ldrex	r3, [r3]
 800c196:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800c198:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c19a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c19e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800c1a2:	687b      	ldr	r3, [r7, #4]
 800c1a4:	681b      	ldr	r3, [r3, #0]
 800c1a6:	461a      	mov	r2, r3
 800c1a8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800c1ac:	647b      	str	r3, [r7, #68]	@ 0x44
 800c1ae:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c1b0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c1b2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c1b4:	e841 2300 	strex	r3, r2, [r1]
 800c1b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c1ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c1bc:	2b00      	cmp	r3, #0
 800c1be:	d1e4      	bne.n	800c18a <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	681b      	ldr	r3, [r3, #0]
 800c1c4:	3308      	adds	r3, #8
 800c1c6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c1c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1ca:	e853 3f00 	ldrex	r3, [r3]
 800c1ce:	623b      	str	r3, [r7, #32]
   return(result);
 800c1d0:	6a3b      	ldr	r3, [r7, #32]
 800c1d2:	f023 0301 	bic.w	r3, r3, #1
 800c1d6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800c1da:	687b      	ldr	r3, [r7, #4]
 800c1dc:	681b      	ldr	r3, [r3, #0]
 800c1de:	3308      	adds	r3, #8
 800c1e0:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800c1e4:	633a      	str	r2, [r7, #48]	@ 0x30
 800c1e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c1e8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c1ea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c1ec:	e841 2300 	strex	r3, r2, [r1]
 800c1f0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c1f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c1f4:	2b00      	cmp	r3, #0
 800c1f6:	d1e3      	bne.n	800c1c0 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800c1f8:	687b      	ldr	r3, [r7, #4]
 800c1fa:	2220      	movs	r2, #32
 800c1fc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c200:	687b      	ldr	r3, [r7, #4]
 800c202:	2200      	movs	r2, #0
 800c204:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800c206:	687b      	ldr	r3, [r7, #4]
 800c208:	2200      	movs	r2, #0
 800c20a:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c20c:	687b      	ldr	r3, [r7, #4]
 800c20e:	681b      	ldr	r3, [r3, #0]
 800c210:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c212:	693b      	ldr	r3, [r7, #16]
 800c214:	e853 3f00 	ldrex	r3, [r3]
 800c218:	60fb      	str	r3, [r7, #12]
   return(result);
 800c21a:	68fb      	ldr	r3, [r7, #12]
 800c21c:	f023 0310 	bic.w	r3, r3, #16
 800c220:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800c224:	687b      	ldr	r3, [r7, #4]
 800c226:	681b      	ldr	r3, [r3, #0]
 800c228:	461a      	mov	r2, r3
 800c22a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800c22e:	61fb      	str	r3, [r7, #28]
 800c230:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c232:	69b9      	ldr	r1, [r7, #24]
 800c234:	69fa      	ldr	r2, [r7, #28]
 800c236:	e841 2300 	strex	r3, r2, [r1]
 800c23a:	617b      	str	r3, [r7, #20]
   return(result);
 800c23c:	697b      	ldr	r3, [r7, #20]
 800c23e:	2b00      	cmp	r3, #0
 800c240:	d1e4      	bne.n	800c20c <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800c242:	687b      	ldr	r3, [r7, #4]
 800c244:	2202      	movs	r2, #2
 800c246:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800c248:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800c24c:	4619      	mov	r1, r3
 800c24e:	6878      	ldr	r0, [r7, #4]
 800c250:	f7f9 fe5a 	bl	8005f08 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800c254:	e03f      	b.n	800c2d6 <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800c256:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c25a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800c25e:	2b00      	cmp	r3, #0
 800c260:	d00e      	beq.n	800c280 <HAL_UART_IRQHandler+0x5a8>
 800c262:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c266:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c26a:	2b00      	cmp	r3, #0
 800c26c:	d008      	beq.n	800c280 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800c26e:	687b      	ldr	r3, [r7, #4]
 800c270:	681b      	ldr	r3, [r3, #0]
 800c272:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800c276:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800c278:	6878      	ldr	r0, [r7, #4]
 800c27a:	f000 fecb 	bl	800d014 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800c27e:	e02d      	b.n	800c2dc <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 800c280:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c284:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c288:	2b00      	cmp	r3, #0
 800c28a:	d00e      	beq.n	800c2aa <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800c28c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c290:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c294:	2b00      	cmp	r3, #0
 800c296:	d008      	beq.n	800c2aa <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 800c298:	687b      	ldr	r3, [r7, #4]
 800c29a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c29c:	2b00      	cmp	r3, #0
 800c29e:	d01c      	beq.n	800c2da <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 800c2a0:	687b      	ldr	r3, [r7, #4]
 800c2a2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c2a4:	6878      	ldr	r0, [r7, #4]
 800c2a6:	4798      	blx	r3
    }
    return;
 800c2a8:	e017      	b.n	800c2da <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800c2aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c2ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c2b2:	2b00      	cmp	r3, #0
 800c2b4:	d012      	beq.n	800c2dc <HAL_UART_IRQHandler+0x604>
 800c2b6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c2ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c2be:	2b00      	cmp	r3, #0
 800c2c0:	d00c      	beq.n	800c2dc <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 800c2c2:	6878      	ldr	r0, [r7, #4]
 800c2c4:	f000 fe7c 	bl	800cfc0 <UART_EndTransmit_IT>
    return;
 800c2c8:	e008      	b.n	800c2dc <HAL_UART_IRQHandler+0x604>
      return;
 800c2ca:	bf00      	nop
 800c2cc:	e006      	b.n	800c2dc <HAL_UART_IRQHandler+0x604>
    return;
 800c2ce:	bf00      	nop
 800c2d0:	e004      	b.n	800c2dc <HAL_UART_IRQHandler+0x604>
      return;
 800c2d2:	bf00      	nop
 800c2d4:	e002      	b.n	800c2dc <HAL_UART_IRQHandler+0x604>
      return;
 800c2d6:	bf00      	nop
 800c2d8:	e000      	b.n	800c2dc <HAL_UART_IRQHandler+0x604>
    return;
 800c2da:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 800c2dc:	37e8      	adds	r7, #232	@ 0xe8
 800c2de:	46bd      	mov	sp, r7
 800c2e0:	bd80      	pop	{r7, pc}
 800c2e2:	bf00      	nop

0800c2e4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800c2e4:	b480      	push	{r7}
 800c2e6:	b083      	sub	sp, #12
 800c2e8:	af00      	add	r7, sp, #0
 800c2ea:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800c2ec:	bf00      	nop
 800c2ee:	370c      	adds	r7, #12
 800c2f0:	46bd      	mov	sp, r7
 800c2f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2f6:	4770      	bx	lr

0800c2f8 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800c2f8:	b480      	push	{r7}
 800c2fa:	b083      	sub	sp, #12
 800c2fc:	af00      	add	r7, sp, #0
 800c2fe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800c300:	bf00      	nop
 800c302:	370c      	adds	r7, #12
 800c304:	46bd      	mov	sp, r7
 800c306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c30a:	4770      	bx	lr

0800c30c <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800c30c:	b480      	push	{r7}
 800c30e:	b083      	sub	sp, #12
 800c310:	af00      	add	r7, sp, #0
 800c312:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800c314:	bf00      	nop
 800c316:	370c      	adds	r7, #12
 800c318:	46bd      	mov	sp, r7
 800c31a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c31e:	4770      	bx	lr

0800c320 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800c320:	b480      	push	{r7}
 800c322:	b083      	sub	sp, #12
 800c324:	af00      	add	r7, sp, #0
 800c326:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800c328:	bf00      	nop
 800c32a:	370c      	adds	r7, #12
 800c32c:	46bd      	mov	sp, r7
 800c32e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c332:	4770      	bx	lr

0800c334 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800c334:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800c338:	b08a      	sub	sp, #40	@ 0x28
 800c33a:	af00      	add	r7, sp, #0
 800c33c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800c33e:	2300      	movs	r3, #0
 800c340:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800c344:	68fb      	ldr	r3, [r7, #12]
 800c346:	689a      	ldr	r2, [r3, #8]
 800c348:	68fb      	ldr	r3, [r7, #12]
 800c34a:	691b      	ldr	r3, [r3, #16]
 800c34c:	431a      	orrs	r2, r3
 800c34e:	68fb      	ldr	r3, [r7, #12]
 800c350:	695b      	ldr	r3, [r3, #20]
 800c352:	431a      	orrs	r2, r3
 800c354:	68fb      	ldr	r3, [r7, #12]
 800c356:	69db      	ldr	r3, [r3, #28]
 800c358:	4313      	orrs	r3, r2
 800c35a:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800c35c:	68fb      	ldr	r3, [r7, #12]
 800c35e:	681b      	ldr	r3, [r3, #0]
 800c360:	681a      	ldr	r2, [r3, #0]
 800c362:	4b9e      	ldr	r3, [pc, #632]	@ (800c5dc <UART_SetConfig+0x2a8>)
 800c364:	4013      	ands	r3, r2
 800c366:	68fa      	ldr	r2, [r7, #12]
 800c368:	6812      	ldr	r2, [r2, #0]
 800c36a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800c36c:	430b      	orrs	r3, r1
 800c36e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800c370:	68fb      	ldr	r3, [r7, #12]
 800c372:	681b      	ldr	r3, [r3, #0]
 800c374:	685b      	ldr	r3, [r3, #4]
 800c376:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800c37a:	68fb      	ldr	r3, [r7, #12]
 800c37c:	68da      	ldr	r2, [r3, #12]
 800c37e:	68fb      	ldr	r3, [r7, #12]
 800c380:	681b      	ldr	r3, [r3, #0]
 800c382:	430a      	orrs	r2, r1
 800c384:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800c386:	68fb      	ldr	r3, [r7, #12]
 800c388:	699b      	ldr	r3, [r3, #24]
 800c38a:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800c38c:	68fb      	ldr	r3, [r7, #12]
 800c38e:	681b      	ldr	r3, [r3, #0]
 800c390:	4a93      	ldr	r2, [pc, #588]	@ (800c5e0 <UART_SetConfig+0x2ac>)
 800c392:	4293      	cmp	r3, r2
 800c394:	d004      	beq.n	800c3a0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800c396:	68fb      	ldr	r3, [r7, #12]
 800c398:	6a1b      	ldr	r3, [r3, #32]
 800c39a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c39c:	4313      	orrs	r3, r2
 800c39e:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800c3a0:	68fb      	ldr	r3, [r7, #12]
 800c3a2:	681b      	ldr	r3, [r3, #0]
 800c3a4:	689b      	ldr	r3, [r3, #8]
 800c3a6:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800c3aa:	68fb      	ldr	r3, [r7, #12]
 800c3ac:	681b      	ldr	r3, [r3, #0]
 800c3ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c3b0:	430a      	orrs	r2, r1
 800c3b2:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800c3b4:	68fb      	ldr	r3, [r7, #12]
 800c3b6:	681b      	ldr	r3, [r3, #0]
 800c3b8:	4a8a      	ldr	r2, [pc, #552]	@ (800c5e4 <UART_SetConfig+0x2b0>)
 800c3ba:	4293      	cmp	r3, r2
 800c3bc:	d126      	bne.n	800c40c <UART_SetConfig+0xd8>
 800c3be:	4b8a      	ldr	r3, [pc, #552]	@ (800c5e8 <UART_SetConfig+0x2b4>)
 800c3c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c3c4:	f003 0303 	and.w	r3, r3, #3
 800c3c8:	2b03      	cmp	r3, #3
 800c3ca:	d81b      	bhi.n	800c404 <UART_SetConfig+0xd0>
 800c3cc:	a201      	add	r2, pc, #4	@ (adr r2, 800c3d4 <UART_SetConfig+0xa0>)
 800c3ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c3d2:	bf00      	nop
 800c3d4:	0800c3e5 	.word	0x0800c3e5
 800c3d8:	0800c3f5 	.word	0x0800c3f5
 800c3dc:	0800c3ed 	.word	0x0800c3ed
 800c3e0:	0800c3fd 	.word	0x0800c3fd
 800c3e4:	2301      	movs	r3, #1
 800c3e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800c3ea:	e0ab      	b.n	800c544 <UART_SetConfig+0x210>
 800c3ec:	2302      	movs	r3, #2
 800c3ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800c3f2:	e0a7      	b.n	800c544 <UART_SetConfig+0x210>
 800c3f4:	2304      	movs	r3, #4
 800c3f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800c3fa:	e0a3      	b.n	800c544 <UART_SetConfig+0x210>
 800c3fc:	2308      	movs	r3, #8
 800c3fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800c402:	e09f      	b.n	800c544 <UART_SetConfig+0x210>
 800c404:	2310      	movs	r3, #16
 800c406:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800c40a:	e09b      	b.n	800c544 <UART_SetConfig+0x210>
 800c40c:	68fb      	ldr	r3, [r7, #12]
 800c40e:	681b      	ldr	r3, [r3, #0]
 800c410:	4a76      	ldr	r2, [pc, #472]	@ (800c5ec <UART_SetConfig+0x2b8>)
 800c412:	4293      	cmp	r3, r2
 800c414:	d138      	bne.n	800c488 <UART_SetConfig+0x154>
 800c416:	4b74      	ldr	r3, [pc, #464]	@ (800c5e8 <UART_SetConfig+0x2b4>)
 800c418:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c41c:	f003 030c 	and.w	r3, r3, #12
 800c420:	2b0c      	cmp	r3, #12
 800c422:	d82d      	bhi.n	800c480 <UART_SetConfig+0x14c>
 800c424:	a201      	add	r2, pc, #4	@ (adr r2, 800c42c <UART_SetConfig+0xf8>)
 800c426:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c42a:	bf00      	nop
 800c42c:	0800c461 	.word	0x0800c461
 800c430:	0800c481 	.word	0x0800c481
 800c434:	0800c481 	.word	0x0800c481
 800c438:	0800c481 	.word	0x0800c481
 800c43c:	0800c471 	.word	0x0800c471
 800c440:	0800c481 	.word	0x0800c481
 800c444:	0800c481 	.word	0x0800c481
 800c448:	0800c481 	.word	0x0800c481
 800c44c:	0800c469 	.word	0x0800c469
 800c450:	0800c481 	.word	0x0800c481
 800c454:	0800c481 	.word	0x0800c481
 800c458:	0800c481 	.word	0x0800c481
 800c45c:	0800c479 	.word	0x0800c479
 800c460:	2300      	movs	r3, #0
 800c462:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800c466:	e06d      	b.n	800c544 <UART_SetConfig+0x210>
 800c468:	2302      	movs	r3, #2
 800c46a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800c46e:	e069      	b.n	800c544 <UART_SetConfig+0x210>
 800c470:	2304      	movs	r3, #4
 800c472:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800c476:	e065      	b.n	800c544 <UART_SetConfig+0x210>
 800c478:	2308      	movs	r3, #8
 800c47a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800c47e:	e061      	b.n	800c544 <UART_SetConfig+0x210>
 800c480:	2310      	movs	r3, #16
 800c482:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800c486:	e05d      	b.n	800c544 <UART_SetConfig+0x210>
 800c488:	68fb      	ldr	r3, [r7, #12]
 800c48a:	681b      	ldr	r3, [r3, #0]
 800c48c:	4a58      	ldr	r2, [pc, #352]	@ (800c5f0 <UART_SetConfig+0x2bc>)
 800c48e:	4293      	cmp	r3, r2
 800c490:	d125      	bne.n	800c4de <UART_SetConfig+0x1aa>
 800c492:	4b55      	ldr	r3, [pc, #340]	@ (800c5e8 <UART_SetConfig+0x2b4>)
 800c494:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c498:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800c49c:	2b30      	cmp	r3, #48	@ 0x30
 800c49e:	d016      	beq.n	800c4ce <UART_SetConfig+0x19a>
 800c4a0:	2b30      	cmp	r3, #48	@ 0x30
 800c4a2:	d818      	bhi.n	800c4d6 <UART_SetConfig+0x1a2>
 800c4a4:	2b20      	cmp	r3, #32
 800c4a6:	d00a      	beq.n	800c4be <UART_SetConfig+0x18a>
 800c4a8:	2b20      	cmp	r3, #32
 800c4aa:	d814      	bhi.n	800c4d6 <UART_SetConfig+0x1a2>
 800c4ac:	2b00      	cmp	r3, #0
 800c4ae:	d002      	beq.n	800c4b6 <UART_SetConfig+0x182>
 800c4b0:	2b10      	cmp	r3, #16
 800c4b2:	d008      	beq.n	800c4c6 <UART_SetConfig+0x192>
 800c4b4:	e00f      	b.n	800c4d6 <UART_SetConfig+0x1a2>
 800c4b6:	2300      	movs	r3, #0
 800c4b8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800c4bc:	e042      	b.n	800c544 <UART_SetConfig+0x210>
 800c4be:	2302      	movs	r3, #2
 800c4c0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800c4c4:	e03e      	b.n	800c544 <UART_SetConfig+0x210>
 800c4c6:	2304      	movs	r3, #4
 800c4c8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800c4cc:	e03a      	b.n	800c544 <UART_SetConfig+0x210>
 800c4ce:	2308      	movs	r3, #8
 800c4d0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800c4d4:	e036      	b.n	800c544 <UART_SetConfig+0x210>
 800c4d6:	2310      	movs	r3, #16
 800c4d8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800c4dc:	e032      	b.n	800c544 <UART_SetConfig+0x210>
 800c4de:	68fb      	ldr	r3, [r7, #12]
 800c4e0:	681b      	ldr	r3, [r3, #0]
 800c4e2:	4a3f      	ldr	r2, [pc, #252]	@ (800c5e0 <UART_SetConfig+0x2ac>)
 800c4e4:	4293      	cmp	r3, r2
 800c4e6:	d12a      	bne.n	800c53e <UART_SetConfig+0x20a>
 800c4e8:	4b3f      	ldr	r3, [pc, #252]	@ (800c5e8 <UART_SetConfig+0x2b4>)
 800c4ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c4ee:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800c4f2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800c4f6:	d01a      	beq.n	800c52e <UART_SetConfig+0x1fa>
 800c4f8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800c4fc:	d81b      	bhi.n	800c536 <UART_SetConfig+0x202>
 800c4fe:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c502:	d00c      	beq.n	800c51e <UART_SetConfig+0x1ea>
 800c504:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c508:	d815      	bhi.n	800c536 <UART_SetConfig+0x202>
 800c50a:	2b00      	cmp	r3, #0
 800c50c:	d003      	beq.n	800c516 <UART_SetConfig+0x1e2>
 800c50e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c512:	d008      	beq.n	800c526 <UART_SetConfig+0x1f2>
 800c514:	e00f      	b.n	800c536 <UART_SetConfig+0x202>
 800c516:	2300      	movs	r3, #0
 800c518:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800c51c:	e012      	b.n	800c544 <UART_SetConfig+0x210>
 800c51e:	2302      	movs	r3, #2
 800c520:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800c524:	e00e      	b.n	800c544 <UART_SetConfig+0x210>
 800c526:	2304      	movs	r3, #4
 800c528:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800c52c:	e00a      	b.n	800c544 <UART_SetConfig+0x210>
 800c52e:	2308      	movs	r3, #8
 800c530:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800c534:	e006      	b.n	800c544 <UART_SetConfig+0x210>
 800c536:	2310      	movs	r3, #16
 800c538:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800c53c:	e002      	b.n	800c544 <UART_SetConfig+0x210>
 800c53e:	2310      	movs	r3, #16
 800c540:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800c544:	68fb      	ldr	r3, [r7, #12]
 800c546:	681b      	ldr	r3, [r3, #0]
 800c548:	4a25      	ldr	r2, [pc, #148]	@ (800c5e0 <UART_SetConfig+0x2ac>)
 800c54a:	4293      	cmp	r3, r2
 800c54c:	f040 808a 	bne.w	800c664 <UART_SetConfig+0x330>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800c550:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800c554:	2b08      	cmp	r3, #8
 800c556:	d824      	bhi.n	800c5a2 <UART_SetConfig+0x26e>
 800c558:	a201      	add	r2, pc, #4	@ (adr r2, 800c560 <UART_SetConfig+0x22c>)
 800c55a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c55e:	bf00      	nop
 800c560:	0800c585 	.word	0x0800c585
 800c564:	0800c5a3 	.word	0x0800c5a3
 800c568:	0800c58d 	.word	0x0800c58d
 800c56c:	0800c5a3 	.word	0x0800c5a3
 800c570:	0800c593 	.word	0x0800c593
 800c574:	0800c5a3 	.word	0x0800c5a3
 800c578:	0800c5a3 	.word	0x0800c5a3
 800c57c:	0800c5a3 	.word	0x0800c5a3
 800c580:	0800c59b 	.word	0x0800c59b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c584:	f7fe fbfa 	bl	800ad7c <HAL_RCC_GetPCLK1Freq>
 800c588:	61f8      	str	r0, [r7, #28]
        break;
 800c58a:	e010      	b.n	800c5ae <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c58c:	4b19      	ldr	r3, [pc, #100]	@ (800c5f4 <UART_SetConfig+0x2c0>)
 800c58e:	61fb      	str	r3, [r7, #28]
        break;
 800c590:	e00d      	b.n	800c5ae <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c592:	f7fe fb5b 	bl	800ac4c <HAL_RCC_GetSysClockFreq>
 800c596:	61f8      	str	r0, [r7, #28]
        break;
 800c598:	e009      	b.n	800c5ae <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c59a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c59e:	61fb      	str	r3, [r7, #28]
        break;
 800c5a0:	e005      	b.n	800c5ae <UART_SetConfig+0x27a>
      default:
        pclk = 0U;
 800c5a2:	2300      	movs	r3, #0
 800c5a4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800c5a6:	2301      	movs	r3, #1
 800c5a8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800c5ac:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800c5ae:	69fb      	ldr	r3, [r7, #28]
 800c5b0:	2b00      	cmp	r3, #0
 800c5b2:	f000 8109 	beq.w	800c7c8 <UART_SetConfig+0x494>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800c5b6:	68fb      	ldr	r3, [r7, #12]
 800c5b8:	685a      	ldr	r2, [r3, #4]
 800c5ba:	4613      	mov	r3, r2
 800c5bc:	005b      	lsls	r3, r3, #1
 800c5be:	4413      	add	r3, r2
 800c5c0:	69fa      	ldr	r2, [r7, #28]
 800c5c2:	429a      	cmp	r2, r3
 800c5c4:	d305      	bcc.n	800c5d2 <UART_SetConfig+0x29e>
          (pclk > (4096U * huart->Init.BaudRate)))
 800c5c6:	68fb      	ldr	r3, [r7, #12]
 800c5c8:	685b      	ldr	r3, [r3, #4]
 800c5ca:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800c5cc:	69fa      	ldr	r2, [r7, #28]
 800c5ce:	429a      	cmp	r2, r3
 800c5d0:	d912      	bls.n	800c5f8 <UART_SetConfig+0x2c4>
      {
        ret = HAL_ERROR;
 800c5d2:	2301      	movs	r3, #1
 800c5d4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800c5d8:	e0f6      	b.n	800c7c8 <UART_SetConfig+0x494>
 800c5da:	bf00      	nop
 800c5dc:	efff69f3 	.word	0xefff69f3
 800c5e0:	40008000 	.word	0x40008000
 800c5e4:	40013800 	.word	0x40013800
 800c5e8:	40021000 	.word	0x40021000
 800c5ec:	40004400 	.word	0x40004400
 800c5f0:	40004800 	.word	0x40004800
 800c5f4:	00f42400 	.word	0x00f42400
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800c5f8:	69fb      	ldr	r3, [r7, #28]
 800c5fa:	2200      	movs	r2, #0
 800c5fc:	461c      	mov	r4, r3
 800c5fe:	4615      	mov	r5, r2
 800c600:	f04f 0200 	mov.w	r2, #0
 800c604:	f04f 0300 	mov.w	r3, #0
 800c608:	022b      	lsls	r3, r5, #8
 800c60a:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800c60e:	0222      	lsls	r2, r4, #8
 800c610:	68f9      	ldr	r1, [r7, #12]
 800c612:	6849      	ldr	r1, [r1, #4]
 800c614:	0849      	lsrs	r1, r1, #1
 800c616:	2000      	movs	r0, #0
 800c618:	4688      	mov	r8, r1
 800c61a:	4681      	mov	r9, r0
 800c61c:	eb12 0a08 	adds.w	sl, r2, r8
 800c620:	eb43 0b09 	adc.w	fp, r3, r9
 800c624:	68fb      	ldr	r3, [r7, #12]
 800c626:	685b      	ldr	r3, [r3, #4]
 800c628:	2200      	movs	r2, #0
 800c62a:	603b      	str	r3, [r7, #0]
 800c62c:	607a      	str	r2, [r7, #4]
 800c62e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c632:	4650      	mov	r0, sl
 800c634:	4659      	mov	r1, fp
 800c636:	f7f4 f9e9 	bl	8000a0c <__aeabi_uldivmod>
 800c63a:	4602      	mov	r2, r0
 800c63c:	460b      	mov	r3, r1
 800c63e:	4613      	mov	r3, r2
 800c640:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800c642:	69bb      	ldr	r3, [r7, #24]
 800c644:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c648:	d308      	bcc.n	800c65c <UART_SetConfig+0x328>
 800c64a:	69bb      	ldr	r3, [r7, #24]
 800c64c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c650:	d204      	bcs.n	800c65c <UART_SetConfig+0x328>
        {
          huart->Instance->BRR = usartdiv;
 800c652:	68fb      	ldr	r3, [r7, #12]
 800c654:	681b      	ldr	r3, [r3, #0]
 800c656:	69ba      	ldr	r2, [r7, #24]
 800c658:	60da      	str	r2, [r3, #12]
 800c65a:	e0b5      	b.n	800c7c8 <UART_SetConfig+0x494>
        }
        else
        {
          ret = HAL_ERROR;
 800c65c:	2301      	movs	r3, #1
 800c65e:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800c662:	e0b1      	b.n	800c7c8 <UART_SetConfig+0x494>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800c664:	68fb      	ldr	r3, [r7, #12]
 800c666:	69db      	ldr	r3, [r3, #28]
 800c668:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c66c:	d15d      	bne.n	800c72a <UART_SetConfig+0x3f6>
  {
    switch (clocksource)
 800c66e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800c672:	2b08      	cmp	r3, #8
 800c674:	d827      	bhi.n	800c6c6 <UART_SetConfig+0x392>
 800c676:	a201      	add	r2, pc, #4	@ (adr r2, 800c67c <UART_SetConfig+0x348>)
 800c678:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c67c:	0800c6a1 	.word	0x0800c6a1
 800c680:	0800c6a9 	.word	0x0800c6a9
 800c684:	0800c6b1 	.word	0x0800c6b1
 800c688:	0800c6c7 	.word	0x0800c6c7
 800c68c:	0800c6b7 	.word	0x0800c6b7
 800c690:	0800c6c7 	.word	0x0800c6c7
 800c694:	0800c6c7 	.word	0x0800c6c7
 800c698:	0800c6c7 	.word	0x0800c6c7
 800c69c:	0800c6bf 	.word	0x0800c6bf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c6a0:	f7fe fb6c 	bl	800ad7c <HAL_RCC_GetPCLK1Freq>
 800c6a4:	61f8      	str	r0, [r7, #28]
        break;
 800c6a6:	e014      	b.n	800c6d2 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800c6a8:	f7fe fb7e 	bl	800ada8 <HAL_RCC_GetPCLK2Freq>
 800c6ac:	61f8      	str	r0, [r7, #28]
        break;
 800c6ae:	e010      	b.n	800c6d2 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c6b0:	4b4c      	ldr	r3, [pc, #304]	@ (800c7e4 <UART_SetConfig+0x4b0>)
 800c6b2:	61fb      	str	r3, [r7, #28]
        break;
 800c6b4:	e00d      	b.n	800c6d2 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c6b6:	f7fe fac9 	bl	800ac4c <HAL_RCC_GetSysClockFreq>
 800c6ba:	61f8      	str	r0, [r7, #28]
        break;
 800c6bc:	e009      	b.n	800c6d2 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c6be:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c6c2:	61fb      	str	r3, [r7, #28]
        break;
 800c6c4:	e005      	b.n	800c6d2 <UART_SetConfig+0x39e>
      default:
        pclk = 0U;
 800c6c6:	2300      	movs	r3, #0
 800c6c8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800c6ca:	2301      	movs	r3, #1
 800c6cc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800c6d0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800c6d2:	69fb      	ldr	r3, [r7, #28]
 800c6d4:	2b00      	cmp	r3, #0
 800c6d6:	d077      	beq.n	800c7c8 <UART_SetConfig+0x494>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800c6d8:	69fb      	ldr	r3, [r7, #28]
 800c6da:	005a      	lsls	r2, r3, #1
 800c6dc:	68fb      	ldr	r3, [r7, #12]
 800c6de:	685b      	ldr	r3, [r3, #4]
 800c6e0:	085b      	lsrs	r3, r3, #1
 800c6e2:	441a      	add	r2, r3
 800c6e4:	68fb      	ldr	r3, [r7, #12]
 800c6e6:	685b      	ldr	r3, [r3, #4]
 800c6e8:	fbb2 f3f3 	udiv	r3, r2, r3
 800c6ec:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c6ee:	69bb      	ldr	r3, [r7, #24]
 800c6f0:	2b0f      	cmp	r3, #15
 800c6f2:	d916      	bls.n	800c722 <UART_SetConfig+0x3ee>
 800c6f4:	69bb      	ldr	r3, [r7, #24]
 800c6f6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c6fa:	d212      	bcs.n	800c722 <UART_SetConfig+0x3ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800c6fc:	69bb      	ldr	r3, [r7, #24]
 800c6fe:	b29b      	uxth	r3, r3
 800c700:	f023 030f 	bic.w	r3, r3, #15
 800c704:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800c706:	69bb      	ldr	r3, [r7, #24]
 800c708:	085b      	lsrs	r3, r3, #1
 800c70a:	b29b      	uxth	r3, r3
 800c70c:	f003 0307 	and.w	r3, r3, #7
 800c710:	b29a      	uxth	r2, r3
 800c712:	8afb      	ldrh	r3, [r7, #22]
 800c714:	4313      	orrs	r3, r2
 800c716:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800c718:	68fb      	ldr	r3, [r7, #12]
 800c71a:	681b      	ldr	r3, [r3, #0]
 800c71c:	8afa      	ldrh	r2, [r7, #22]
 800c71e:	60da      	str	r2, [r3, #12]
 800c720:	e052      	b.n	800c7c8 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 800c722:	2301      	movs	r3, #1
 800c724:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800c728:	e04e      	b.n	800c7c8 <UART_SetConfig+0x494>
      }
    }
  }
  else
  {
    switch (clocksource)
 800c72a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800c72e:	2b08      	cmp	r3, #8
 800c730:	d827      	bhi.n	800c782 <UART_SetConfig+0x44e>
 800c732:	a201      	add	r2, pc, #4	@ (adr r2, 800c738 <UART_SetConfig+0x404>)
 800c734:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c738:	0800c75d 	.word	0x0800c75d
 800c73c:	0800c765 	.word	0x0800c765
 800c740:	0800c76d 	.word	0x0800c76d
 800c744:	0800c783 	.word	0x0800c783
 800c748:	0800c773 	.word	0x0800c773
 800c74c:	0800c783 	.word	0x0800c783
 800c750:	0800c783 	.word	0x0800c783
 800c754:	0800c783 	.word	0x0800c783
 800c758:	0800c77b 	.word	0x0800c77b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c75c:	f7fe fb0e 	bl	800ad7c <HAL_RCC_GetPCLK1Freq>
 800c760:	61f8      	str	r0, [r7, #28]
        break;
 800c762:	e014      	b.n	800c78e <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800c764:	f7fe fb20 	bl	800ada8 <HAL_RCC_GetPCLK2Freq>
 800c768:	61f8      	str	r0, [r7, #28]
        break;
 800c76a:	e010      	b.n	800c78e <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c76c:	4b1d      	ldr	r3, [pc, #116]	@ (800c7e4 <UART_SetConfig+0x4b0>)
 800c76e:	61fb      	str	r3, [r7, #28]
        break;
 800c770:	e00d      	b.n	800c78e <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c772:	f7fe fa6b 	bl	800ac4c <HAL_RCC_GetSysClockFreq>
 800c776:	61f8      	str	r0, [r7, #28]
        break;
 800c778:	e009      	b.n	800c78e <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c77a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c77e:	61fb      	str	r3, [r7, #28]
        break;
 800c780:	e005      	b.n	800c78e <UART_SetConfig+0x45a>
      default:
        pclk = 0U;
 800c782:	2300      	movs	r3, #0
 800c784:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800c786:	2301      	movs	r3, #1
 800c788:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800c78c:	bf00      	nop
    }

    if (pclk != 0U)
 800c78e:	69fb      	ldr	r3, [r7, #28]
 800c790:	2b00      	cmp	r3, #0
 800c792:	d019      	beq.n	800c7c8 <UART_SetConfig+0x494>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800c794:	68fb      	ldr	r3, [r7, #12]
 800c796:	685b      	ldr	r3, [r3, #4]
 800c798:	085a      	lsrs	r2, r3, #1
 800c79a:	69fb      	ldr	r3, [r7, #28]
 800c79c:	441a      	add	r2, r3
 800c79e:	68fb      	ldr	r3, [r7, #12]
 800c7a0:	685b      	ldr	r3, [r3, #4]
 800c7a2:	fbb2 f3f3 	udiv	r3, r2, r3
 800c7a6:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c7a8:	69bb      	ldr	r3, [r7, #24]
 800c7aa:	2b0f      	cmp	r3, #15
 800c7ac:	d909      	bls.n	800c7c2 <UART_SetConfig+0x48e>
 800c7ae:	69bb      	ldr	r3, [r7, #24]
 800c7b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c7b4:	d205      	bcs.n	800c7c2 <UART_SetConfig+0x48e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800c7b6:	69bb      	ldr	r3, [r7, #24]
 800c7b8:	b29a      	uxth	r2, r3
 800c7ba:	68fb      	ldr	r3, [r7, #12]
 800c7bc:	681b      	ldr	r3, [r3, #0]
 800c7be:	60da      	str	r2, [r3, #12]
 800c7c0:	e002      	b.n	800c7c8 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 800c7c2:	2301      	movs	r3, #1
 800c7c4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800c7c8:	68fb      	ldr	r3, [r7, #12]
 800c7ca:	2200      	movs	r2, #0
 800c7cc:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800c7ce:	68fb      	ldr	r3, [r7, #12]
 800c7d0:	2200      	movs	r2, #0
 800c7d2:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800c7d4:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 800c7d8:	4618      	mov	r0, r3
 800c7da:	3728      	adds	r7, #40	@ 0x28
 800c7dc:	46bd      	mov	sp, r7
 800c7de:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800c7e2:	bf00      	nop
 800c7e4:	00f42400 	.word	0x00f42400

0800c7e8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800c7e8:	b480      	push	{r7}
 800c7ea:	b083      	sub	sp, #12
 800c7ec:	af00      	add	r7, sp, #0
 800c7ee:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800c7f0:	687b      	ldr	r3, [r7, #4]
 800c7f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c7f4:	f003 0308 	and.w	r3, r3, #8
 800c7f8:	2b00      	cmp	r3, #0
 800c7fa:	d00a      	beq.n	800c812 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800c7fc:	687b      	ldr	r3, [r7, #4]
 800c7fe:	681b      	ldr	r3, [r3, #0]
 800c800:	685b      	ldr	r3, [r3, #4]
 800c802:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800c806:	687b      	ldr	r3, [r7, #4]
 800c808:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c80a:	687b      	ldr	r3, [r7, #4]
 800c80c:	681b      	ldr	r3, [r3, #0]
 800c80e:	430a      	orrs	r2, r1
 800c810:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800c812:	687b      	ldr	r3, [r7, #4]
 800c814:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c816:	f003 0301 	and.w	r3, r3, #1
 800c81a:	2b00      	cmp	r3, #0
 800c81c:	d00a      	beq.n	800c834 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800c81e:	687b      	ldr	r3, [r7, #4]
 800c820:	681b      	ldr	r3, [r3, #0]
 800c822:	685b      	ldr	r3, [r3, #4]
 800c824:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800c828:	687b      	ldr	r3, [r7, #4]
 800c82a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800c82c:	687b      	ldr	r3, [r7, #4]
 800c82e:	681b      	ldr	r3, [r3, #0]
 800c830:	430a      	orrs	r2, r1
 800c832:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800c834:	687b      	ldr	r3, [r7, #4]
 800c836:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c838:	f003 0302 	and.w	r3, r3, #2
 800c83c:	2b00      	cmp	r3, #0
 800c83e:	d00a      	beq.n	800c856 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800c840:	687b      	ldr	r3, [r7, #4]
 800c842:	681b      	ldr	r3, [r3, #0]
 800c844:	685b      	ldr	r3, [r3, #4]
 800c846:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800c84a:	687b      	ldr	r3, [r7, #4]
 800c84c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c84e:	687b      	ldr	r3, [r7, #4]
 800c850:	681b      	ldr	r3, [r3, #0]
 800c852:	430a      	orrs	r2, r1
 800c854:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800c856:	687b      	ldr	r3, [r7, #4]
 800c858:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c85a:	f003 0304 	and.w	r3, r3, #4
 800c85e:	2b00      	cmp	r3, #0
 800c860:	d00a      	beq.n	800c878 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800c862:	687b      	ldr	r3, [r7, #4]
 800c864:	681b      	ldr	r3, [r3, #0]
 800c866:	685b      	ldr	r3, [r3, #4]
 800c868:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800c86c:	687b      	ldr	r3, [r7, #4]
 800c86e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800c870:	687b      	ldr	r3, [r7, #4]
 800c872:	681b      	ldr	r3, [r3, #0]
 800c874:	430a      	orrs	r2, r1
 800c876:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800c878:	687b      	ldr	r3, [r7, #4]
 800c87a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c87c:	f003 0310 	and.w	r3, r3, #16
 800c880:	2b00      	cmp	r3, #0
 800c882:	d00a      	beq.n	800c89a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800c884:	687b      	ldr	r3, [r7, #4]
 800c886:	681b      	ldr	r3, [r3, #0]
 800c888:	689b      	ldr	r3, [r3, #8]
 800c88a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800c88e:	687b      	ldr	r3, [r7, #4]
 800c890:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c892:	687b      	ldr	r3, [r7, #4]
 800c894:	681b      	ldr	r3, [r3, #0]
 800c896:	430a      	orrs	r2, r1
 800c898:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800c89a:	687b      	ldr	r3, [r7, #4]
 800c89c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c89e:	f003 0320 	and.w	r3, r3, #32
 800c8a2:	2b00      	cmp	r3, #0
 800c8a4:	d00a      	beq.n	800c8bc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800c8a6:	687b      	ldr	r3, [r7, #4]
 800c8a8:	681b      	ldr	r3, [r3, #0]
 800c8aa:	689b      	ldr	r3, [r3, #8]
 800c8ac:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800c8b0:	687b      	ldr	r3, [r7, #4]
 800c8b2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c8b4:	687b      	ldr	r3, [r7, #4]
 800c8b6:	681b      	ldr	r3, [r3, #0]
 800c8b8:	430a      	orrs	r2, r1
 800c8ba:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800c8bc:	687b      	ldr	r3, [r7, #4]
 800c8be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c8c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c8c4:	2b00      	cmp	r3, #0
 800c8c6:	d01a      	beq.n	800c8fe <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800c8c8:	687b      	ldr	r3, [r7, #4]
 800c8ca:	681b      	ldr	r3, [r3, #0]
 800c8cc:	685b      	ldr	r3, [r3, #4]
 800c8ce:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800c8d2:	687b      	ldr	r3, [r7, #4]
 800c8d4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800c8d6:	687b      	ldr	r3, [r7, #4]
 800c8d8:	681b      	ldr	r3, [r3, #0]
 800c8da:	430a      	orrs	r2, r1
 800c8dc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800c8de:	687b      	ldr	r3, [r7, #4]
 800c8e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c8e2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c8e6:	d10a      	bne.n	800c8fe <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800c8e8:	687b      	ldr	r3, [r7, #4]
 800c8ea:	681b      	ldr	r3, [r3, #0]
 800c8ec:	685b      	ldr	r3, [r3, #4]
 800c8ee:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800c8f2:	687b      	ldr	r3, [r7, #4]
 800c8f4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c8f6:	687b      	ldr	r3, [r7, #4]
 800c8f8:	681b      	ldr	r3, [r3, #0]
 800c8fa:	430a      	orrs	r2, r1
 800c8fc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800c8fe:	687b      	ldr	r3, [r7, #4]
 800c900:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c902:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c906:	2b00      	cmp	r3, #0
 800c908:	d00a      	beq.n	800c920 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800c90a:	687b      	ldr	r3, [r7, #4]
 800c90c:	681b      	ldr	r3, [r3, #0]
 800c90e:	685b      	ldr	r3, [r3, #4]
 800c910:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800c914:	687b      	ldr	r3, [r7, #4]
 800c916:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800c918:	687b      	ldr	r3, [r7, #4]
 800c91a:	681b      	ldr	r3, [r3, #0]
 800c91c:	430a      	orrs	r2, r1
 800c91e:	605a      	str	r2, [r3, #4]
  }
}
 800c920:	bf00      	nop
 800c922:	370c      	adds	r7, #12
 800c924:	46bd      	mov	sp, r7
 800c926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c92a:	4770      	bx	lr

0800c92c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800c92c:	b580      	push	{r7, lr}
 800c92e:	b098      	sub	sp, #96	@ 0x60
 800c930:	af02      	add	r7, sp, #8
 800c932:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c934:	687b      	ldr	r3, [r7, #4]
 800c936:	2200      	movs	r2, #0
 800c938:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800c93c:	f7fa f924 	bl	8006b88 <HAL_GetTick>
 800c940:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800c942:	687b      	ldr	r3, [r7, #4]
 800c944:	681b      	ldr	r3, [r3, #0]
 800c946:	681b      	ldr	r3, [r3, #0]
 800c948:	f003 0308 	and.w	r3, r3, #8
 800c94c:	2b08      	cmp	r3, #8
 800c94e:	d12e      	bne.n	800c9ae <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c950:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800c954:	9300      	str	r3, [sp, #0]
 800c956:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c958:	2200      	movs	r2, #0
 800c95a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800c95e:	6878      	ldr	r0, [r7, #4]
 800c960:	f000 f88c 	bl	800ca7c <UART_WaitOnFlagUntilTimeout>
 800c964:	4603      	mov	r3, r0
 800c966:	2b00      	cmp	r3, #0
 800c968:	d021      	beq.n	800c9ae <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800c96a:	687b      	ldr	r3, [r7, #4]
 800c96c:	681b      	ldr	r3, [r3, #0]
 800c96e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c970:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c972:	e853 3f00 	ldrex	r3, [r3]
 800c976:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800c978:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c97a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c97e:	653b      	str	r3, [r7, #80]	@ 0x50
 800c980:	687b      	ldr	r3, [r7, #4]
 800c982:	681b      	ldr	r3, [r3, #0]
 800c984:	461a      	mov	r2, r3
 800c986:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c988:	647b      	str	r3, [r7, #68]	@ 0x44
 800c98a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c98c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c98e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c990:	e841 2300 	strex	r3, r2, [r1]
 800c994:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c996:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c998:	2b00      	cmp	r3, #0
 800c99a:	d1e6      	bne.n	800c96a <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800c99c:	687b      	ldr	r3, [r7, #4]
 800c99e:	2220      	movs	r2, #32
 800c9a0:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800c9a2:	687b      	ldr	r3, [r7, #4]
 800c9a4:	2200      	movs	r2, #0
 800c9a6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c9aa:	2303      	movs	r3, #3
 800c9ac:	e062      	b.n	800ca74 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800c9ae:	687b      	ldr	r3, [r7, #4]
 800c9b0:	681b      	ldr	r3, [r3, #0]
 800c9b2:	681b      	ldr	r3, [r3, #0]
 800c9b4:	f003 0304 	and.w	r3, r3, #4
 800c9b8:	2b04      	cmp	r3, #4
 800c9ba:	d149      	bne.n	800ca50 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c9bc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800c9c0:	9300      	str	r3, [sp, #0]
 800c9c2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c9c4:	2200      	movs	r2, #0
 800c9c6:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800c9ca:	6878      	ldr	r0, [r7, #4]
 800c9cc:	f000 f856 	bl	800ca7c <UART_WaitOnFlagUntilTimeout>
 800c9d0:	4603      	mov	r3, r0
 800c9d2:	2b00      	cmp	r3, #0
 800c9d4:	d03c      	beq.n	800ca50 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800c9d6:	687b      	ldr	r3, [r7, #4]
 800c9d8:	681b      	ldr	r3, [r3, #0]
 800c9da:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c9dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c9de:	e853 3f00 	ldrex	r3, [r3]
 800c9e2:	623b      	str	r3, [r7, #32]
   return(result);
 800c9e4:	6a3b      	ldr	r3, [r7, #32]
 800c9e6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c9ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c9ec:	687b      	ldr	r3, [r7, #4]
 800c9ee:	681b      	ldr	r3, [r3, #0]
 800c9f0:	461a      	mov	r2, r3
 800c9f2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c9f4:	633b      	str	r3, [r7, #48]	@ 0x30
 800c9f6:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c9f8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c9fa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c9fc:	e841 2300 	strex	r3, r2, [r1]
 800ca00:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ca02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca04:	2b00      	cmp	r3, #0
 800ca06:	d1e6      	bne.n	800c9d6 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ca08:	687b      	ldr	r3, [r7, #4]
 800ca0a:	681b      	ldr	r3, [r3, #0]
 800ca0c:	3308      	adds	r3, #8
 800ca0e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ca10:	693b      	ldr	r3, [r7, #16]
 800ca12:	e853 3f00 	ldrex	r3, [r3]
 800ca16:	60fb      	str	r3, [r7, #12]
   return(result);
 800ca18:	68fb      	ldr	r3, [r7, #12]
 800ca1a:	f023 0301 	bic.w	r3, r3, #1
 800ca1e:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ca20:	687b      	ldr	r3, [r7, #4]
 800ca22:	681b      	ldr	r3, [r3, #0]
 800ca24:	3308      	adds	r3, #8
 800ca26:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ca28:	61fa      	str	r2, [r7, #28]
 800ca2a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ca2c:	69b9      	ldr	r1, [r7, #24]
 800ca2e:	69fa      	ldr	r2, [r7, #28]
 800ca30:	e841 2300 	strex	r3, r2, [r1]
 800ca34:	617b      	str	r3, [r7, #20]
   return(result);
 800ca36:	697b      	ldr	r3, [r7, #20]
 800ca38:	2b00      	cmp	r3, #0
 800ca3a:	d1e5      	bne.n	800ca08 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800ca3c:	687b      	ldr	r3, [r7, #4]
 800ca3e:	2220      	movs	r2, #32
 800ca40:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 800ca44:	687b      	ldr	r3, [r7, #4]
 800ca46:	2200      	movs	r2, #0
 800ca48:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ca4c:	2303      	movs	r3, #3
 800ca4e:	e011      	b.n	800ca74 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800ca50:	687b      	ldr	r3, [r7, #4]
 800ca52:	2220      	movs	r2, #32
 800ca54:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800ca56:	687b      	ldr	r3, [r7, #4]
 800ca58:	2220      	movs	r2, #32
 800ca5a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ca5e:	687b      	ldr	r3, [r7, #4]
 800ca60:	2200      	movs	r2, #0
 800ca62:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ca64:	687b      	ldr	r3, [r7, #4]
 800ca66:	2200      	movs	r2, #0
 800ca68:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800ca6a:	687b      	ldr	r3, [r7, #4]
 800ca6c:	2200      	movs	r2, #0
 800ca6e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800ca72:	2300      	movs	r3, #0
}
 800ca74:	4618      	mov	r0, r3
 800ca76:	3758      	adds	r7, #88	@ 0x58
 800ca78:	46bd      	mov	sp, r7
 800ca7a:	bd80      	pop	{r7, pc}

0800ca7c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800ca7c:	b580      	push	{r7, lr}
 800ca7e:	b084      	sub	sp, #16
 800ca80:	af00      	add	r7, sp, #0
 800ca82:	60f8      	str	r0, [r7, #12]
 800ca84:	60b9      	str	r1, [r7, #8]
 800ca86:	603b      	str	r3, [r7, #0]
 800ca88:	4613      	mov	r3, r2
 800ca8a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ca8c:	e04f      	b.n	800cb2e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ca8e:	69bb      	ldr	r3, [r7, #24]
 800ca90:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ca94:	d04b      	beq.n	800cb2e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ca96:	f7fa f877 	bl	8006b88 <HAL_GetTick>
 800ca9a:	4602      	mov	r2, r0
 800ca9c:	683b      	ldr	r3, [r7, #0]
 800ca9e:	1ad3      	subs	r3, r2, r3
 800caa0:	69ba      	ldr	r2, [r7, #24]
 800caa2:	429a      	cmp	r2, r3
 800caa4:	d302      	bcc.n	800caac <UART_WaitOnFlagUntilTimeout+0x30>
 800caa6:	69bb      	ldr	r3, [r7, #24]
 800caa8:	2b00      	cmp	r3, #0
 800caaa:	d101      	bne.n	800cab0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800caac:	2303      	movs	r3, #3
 800caae:	e04e      	b.n	800cb4e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800cab0:	68fb      	ldr	r3, [r7, #12]
 800cab2:	681b      	ldr	r3, [r3, #0]
 800cab4:	681b      	ldr	r3, [r3, #0]
 800cab6:	f003 0304 	and.w	r3, r3, #4
 800caba:	2b00      	cmp	r3, #0
 800cabc:	d037      	beq.n	800cb2e <UART_WaitOnFlagUntilTimeout+0xb2>
 800cabe:	68bb      	ldr	r3, [r7, #8]
 800cac0:	2b80      	cmp	r3, #128	@ 0x80
 800cac2:	d034      	beq.n	800cb2e <UART_WaitOnFlagUntilTimeout+0xb2>
 800cac4:	68bb      	ldr	r3, [r7, #8]
 800cac6:	2b40      	cmp	r3, #64	@ 0x40
 800cac8:	d031      	beq.n	800cb2e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800caca:	68fb      	ldr	r3, [r7, #12]
 800cacc:	681b      	ldr	r3, [r3, #0]
 800cace:	69db      	ldr	r3, [r3, #28]
 800cad0:	f003 0308 	and.w	r3, r3, #8
 800cad4:	2b08      	cmp	r3, #8
 800cad6:	d110      	bne.n	800cafa <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800cad8:	68fb      	ldr	r3, [r7, #12]
 800cada:	681b      	ldr	r3, [r3, #0]
 800cadc:	2208      	movs	r2, #8
 800cade:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800cae0:	68f8      	ldr	r0, [r7, #12]
 800cae2:	f000 f8ff 	bl	800cce4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800cae6:	68fb      	ldr	r3, [r7, #12]
 800cae8:	2208      	movs	r2, #8
 800caea:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800caee:	68fb      	ldr	r3, [r7, #12]
 800caf0:	2200      	movs	r2, #0
 800caf2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800caf6:	2301      	movs	r3, #1
 800caf8:	e029      	b.n	800cb4e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800cafa:	68fb      	ldr	r3, [r7, #12]
 800cafc:	681b      	ldr	r3, [r3, #0]
 800cafe:	69db      	ldr	r3, [r3, #28]
 800cb00:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800cb04:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800cb08:	d111      	bne.n	800cb2e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800cb0a:	68fb      	ldr	r3, [r7, #12]
 800cb0c:	681b      	ldr	r3, [r3, #0]
 800cb0e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800cb12:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800cb14:	68f8      	ldr	r0, [r7, #12]
 800cb16:	f000 f8e5 	bl	800cce4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800cb1a:	68fb      	ldr	r3, [r7, #12]
 800cb1c:	2220      	movs	r2, #32
 800cb1e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800cb22:	68fb      	ldr	r3, [r7, #12]
 800cb24:	2200      	movs	r2, #0
 800cb26:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800cb2a:	2303      	movs	r3, #3
 800cb2c:	e00f      	b.n	800cb4e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800cb2e:	68fb      	ldr	r3, [r7, #12]
 800cb30:	681b      	ldr	r3, [r3, #0]
 800cb32:	69da      	ldr	r2, [r3, #28]
 800cb34:	68bb      	ldr	r3, [r7, #8]
 800cb36:	4013      	ands	r3, r2
 800cb38:	68ba      	ldr	r2, [r7, #8]
 800cb3a:	429a      	cmp	r2, r3
 800cb3c:	bf0c      	ite	eq
 800cb3e:	2301      	moveq	r3, #1
 800cb40:	2300      	movne	r3, #0
 800cb42:	b2db      	uxtb	r3, r3
 800cb44:	461a      	mov	r2, r3
 800cb46:	79fb      	ldrb	r3, [r7, #7]
 800cb48:	429a      	cmp	r2, r3
 800cb4a:	d0a0      	beq.n	800ca8e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800cb4c:	2300      	movs	r3, #0
}
 800cb4e:	4618      	mov	r0, r3
 800cb50:	3710      	adds	r7, #16
 800cb52:	46bd      	mov	sp, r7
 800cb54:	bd80      	pop	{r7, pc}
	...

0800cb58 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800cb58:	b580      	push	{r7, lr}
 800cb5a:	b096      	sub	sp, #88	@ 0x58
 800cb5c:	af00      	add	r7, sp, #0
 800cb5e:	60f8      	str	r0, [r7, #12]
 800cb60:	60b9      	str	r1, [r7, #8]
 800cb62:	4613      	mov	r3, r2
 800cb64:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800cb66:	68fb      	ldr	r3, [r7, #12]
 800cb68:	68ba      	ldr	r2, [r7, #8]
 800cb6a:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize = Size;
 800cb6c:	68fb      	ldr	r3, [r7, #12]
 800cb6e:	88fa      	ldrh	r2, [r7, #6]
 800cb70:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cb74:	68fb      	ldr	r3, [r7, #12]
 800cb76:	2200      	movs	r2, #0
 800cb78:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800cb7c:	68fb      	ldr	r3, [r7, #12]
 800cb7e:	2222      	movs	r2, #34	@ 0x22
 800cb80:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  if (huart->hdmarx != NULL)
 800cb84:	68fb      	ldr	r3, [r7, #12]
 800cb86:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cb88:	2b00      	cmp	r3, #0
 800cb8a:	d028      	beq.n	800cbde <UART_Start_Receive_DMA+0x86>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800cb8c:	68fb      	ldr	r3, [r7, #12]
 800cb8e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cb90:	4a3e      	ldr	r2, [pc, #248]	@ (800cc8c <UART_Start_Receive_DMA+0x134>)
 800cb92:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800cb94:	68fb      	ldr	r3, [r7, #12]
 800cb96:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cb98:	4a3d      	ldr	r2, [pc, #244]	@ (800cc90 <UART_Start_Receive_DMA+0x138>)
 800cb9a:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800cb9c:	68fb      	ldr	r3, [r7, #12]
 800cb9e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cba0:	4a3c      	ldr	r2, [pc, #240]	@ (800cc94 <UART_Start_Receive_DMA+0x13c>)
 800cba2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800cba4:	68fb      	ldr	r3, [r7, #12]
 800cba6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cba8:	2200      	movs	r2, #0
 800cbaa:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800cbac:	68fb      	ldr	r3, [r7, #12]
 800cbae:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 800cbb0:	68fb      	ldr	r3, [r7, #12]
 800cbb2:	681b      	ldr	r3, [r3, #0]
 800cbb4:	3324      	adds	r3, #36	@ 0x24
 800cbb6:	4619      	mov	r1, r3
 800cbb8:	68fb      	ldr	r3, [r7, #12]
 800cbba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cbbc:	461a      	mov	r2, r3
 800cbbe:	88fb      	ldrh	r3, [r7, #6]
 800cbc0:	f7fb ff72 	bl	8008aa8 <HAL_DMA_Start_IT>
 800cbc4:	4603      	mov	r3, r0
 800cbc6:	2b00      	cmp	r3, #0
 800cbc8:	d009      	beq.n	800cbde <UART_Start_Receive_DMA+0x86>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800cbca:	68fb      	ldr	r3, [r7, #12]
 800cbcc:	2210      	movs	r2, #16
 800cbce:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800cbd2:	68fb      	ldr	r3, [r7, #12]
 800cbd4:	2220      	movs	r2, #32
 800cbd6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      return HAL_ERROR;
 800cbda:	2301      	movs	r3, #1
 800cbdc:	e051      	b.n	800cc82 <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800cbde:	68fb      	ldr	r3, [r7, #12]
 800cbe0:	691b      	ldr	r3, [r3, #16]
 800cbe2:	2b00      	cmp	r3, #0
 800cbe4:	d018      	beq.n	800cc18 <UART_Start_Receive_DMA+0xc0>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800cbe6:	68fb      	ldr	r3, [r7, #12]
 800cbe8:	681b      	ldr	r3, [r3, #0]
 800cbea:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cbec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cbee:	e853 3f00 	ldrex	r3, [r3]
 800cbf2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800cbf4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cbf6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800cbfa:	657b      	str	r3, [r7, #84]	@ 0x54
 800cbfc:	68fb      	ldr	r3, [r7, #12]
 800cbfe:	681b      	ldr	r3, [r3, #0]
 800cc00:	461a      	mov	r2, r3
 800cc02:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cc04:	64bb      	str	r3, [r7, #72]	@ 0x48
 800cc06:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cc08:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800cc0a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800cc0c:	e841 2300 	strex	r3, r2, [r1]
 800cc10:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800cc12:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cc14:	2b00      	cmp	r3, #0
 800cc16:	d1e6      	bne.n	800cbe6 <UART_Start_Receive_DMA+0x8e>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cc18:	68fb      	ldr	r3, [r7, #12]
 800cc1a:	681b      	ldr	r3, [r3, #0]
 800cc1c:	3308      	adds	r3, #8
 800cc1e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cc20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cc22:	e853 3f00 	ldrex	r3, [r3]
 800cc26:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800cc28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc2a:	f043 0301 	orr.w	r3, r3, #1
 800cc2e:	653b      	str	r3, [r7, #80]	@ 0x50
 800cc30:	68fb      	ldr	r3, [r7, #12]
 800cc32:	681b      	ldr	r3, [r3, #0]
 800cc34:	3308      	adds	r3, #8
 800cc36:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800cc38:	637a      	str	r2, [r7, #52]	@ 0x34
 800cc3a:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cc3c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800cc3e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800cc40:	e841 2300 	strex	r3, r2, [r1]
 800cc44:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800cc46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cc48:	2b00      	cmp	r3, #0
 800cc4a:	d1e5      	bne.n	800cc18 <UART_Start_Receive_DMA+0xc0>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800cc4c:	68fb      	ldr	r3, [r7, #12]
 800cc4e:	681b      	ldr	r3, [r3, #0]
 800cc50:	3308      	adds	r3, #8
 800cc52:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cc54:	697b      	ldr	r3, [r7, #20]
 800cc56:	e853 3f00 	ldrex	r3, [r3]
 800cc5a:	613b      	str	r3, [r7, #16]
   return(result);
 800cc5c:	693b      	ldr	r3, [r7, #16]
 800cc5e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cc62:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800cc64:	68fb      	ldr	r3, [r7, #12]
 800cc66:	681b      	ldr	r3, [r3, #0]
 800cc68:	3308      	adds	r3, #8
 800cc6a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800cc6c:	623a      	str	r2, [r7, #32]
 800cc6e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cc70:	69f9      	ldr	r1, [r7, #28]
 800cc72:	6a3a      	ldr	r2, [r7, #32]
 800cc74:	e841 2300 	strex	r3, r2, [r1]
 800cc78:	61bb      	str	r3, [r7, #24]
   return(result);
 800cc7a:	69bb      	ldr	r3, [r7, #24]
 800cc7c:	2b00      	cmp	r3, #0
 800cc7e:	d1e5      	bne.n	800cc4c <UART_Start_Receive_DMA+0xf4>

  return HAL_OK;
 800cc80:	2300      	movs	r3, #0
}
 800cc82:	4618      	mov	r0, r3
 800cc84:	3758      	adds	r7, #88	@ 0x58
 800cc86:	46bd      	mov	sp, r7
 800cc88:	bd80      	pop	{r7, pc}
 800cc8a:	bf00      	nop
 800cc8c:	0800cdad 	.word	0x0800cdad
 800cc90:	0800ced9 	.word	0x0800ced9
 800cc94:	0800cf17 	.word	0x0800cf17

0800cc98 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800cc98:	b480      	push	{r7}
 800cc9a:	b089      	sub	sp, #36	@ 0x24
 800cc9c:	af00      	add	r7, sp, #0
 800cc9e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
#else
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800cca0:	687b      	ldr	r3, [r7, #4]
 800cca2:	681b      	ldr	r3, [r3, #0]
 800cca4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cca6:	68fb      	ldr	r3, [r7, #12]
 800cca8:	e853 3f00 	ldrex	r3, [r3]
 800ccac:	60bb      	str	r3, [r7, #8]
   return(result);
 800ccae:	68bb      	ldr	r3, [r7, #8]
 800ccb0:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800ccb4:	61fb      	str	r3, [r7, #28]
 800ccb6:	687b      	ldr	r3, [r7, #4]
 800ccb8:	681b      	ldr	r3, [r3, #0]
 800ccba:	461a      	mov	r2, r3
 800ccbc:	69fb      	ldr	r3, [r7, #28]
 800ccbe:	61bb      	str	r3, [r7, #24]
 800ccc0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ccc2:	6979      	ldr	r1, [r7, #20]
 800ccc4:	69ba      	ldr	r2, [r7, #24]
 800ccc6:	e841 2300 	strex	r3, r2, [r1]
 800ccca:	613b      	str	r3, [r7, #16]
   return(result);
 800cccc:	693b      	ldr	r3, [r7, #16]
 800ccce:	2b00      	cmp	r3, #0
 800ccd0:	d1e6      	bne.n	800cca0 <UART_EndTxTransfer+0x8>
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ccd2:	687b      	ldr	r3, [r7, #4]
 800ccd4:	2220      	movs	r2, #32
 800ccd6:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 800ccd8:	bf00      	nop
 800ccda:	3724      	adds	r7, #36	@ 0x24
 800ccdc:	46bd      	mov	sp, r7
 800ccde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cce2:	4770      	bx	lr

0800cce4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800cce4:	b480      	push	{r7}
 800cce6:	b095      	sub	sp, #84	@ 0x54
 800cce8:	af00      	add	r7, sp, #0
 800ccea:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800ccec:	687b      	ldr	r3, [r7, #4]
 800ccee:	681b      	ldr	r3, [r3, #0]
 800ccf0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ccf2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ccf4:	e853 3f00 	ldrex	r3, [r3]
 800ccf8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800ccfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ccfc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800cd00:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800cd02:	687b      	ldr	r3, [r7, #4]
 800cd04:	681b      	ldr	r3, [r3, #0]
 800cd06:	461a      	mov	r2, r3
 800cd08:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cd0a:	643b      	str	r3, [r7, #64]	@ 0x40
 800cd0c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cd0e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800cd10:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800cd12:	e841 2300 	strex	r3, r2, [r1]
 800cd16:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800cd18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cd1a:	2b00      	cmp	r3, #0
 800cd1c:	d1e6      	bne.n	800ccec <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cd1e:	687b      	ldr	r3, [r7, #4]
 800cd20:	681b      	ldr	r3, [r3, #0]
 800cd22:	3308      	adds	r3, #8
 800cd24:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cd26:	6a3b      	ldr	r3, [r7, #32]
 800cd28:	e853 3f00 	ldrex	r3, [r3]
 800cd2c:	61fb      	str	r3, [r7, #28]
   return(result);
 800cd2e:	69fb      	ldr	r3, [r7, #28]
 800cd30:	f023 0301 	bic.w	r3, r3, #1
 800cd34:	64bb      	str	r3, [r7, #72]	@ 0x48
 800cd36:	687b      	ldr	r3, [r7, #4]
 800cd38:	681b      	ldr	r3, [r3, #0]
 800cd3a:	3308      	adds	r3, #8
 800cd3c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800cd3e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800cd40:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cd42:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800cd44:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800cd46:	e841 2300 	strex	r3, r2, [r1]
 800cd4a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800cd4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cd4e:	2b00      	cmp	r3, #0
 800cd50:	d1e5      	bne.n	800cd1e <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cd52:	687b      	ldr	r3, [r7, #4]
 800cd54:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800cd56:	2b01      	cmp	r3, #1
 800cd58:	d118      	bne.n	800cd8c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cd5a:	687b      	ldr	r3, [r7, #4]
 800cd5c:	681b      	ldr	r3, [r3, #0]
 800cd5e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cd60:	68fb      	ldr	r3, [r7, #12]
 800cd62:	e853 3f00 	ldrex	r3, [r3]
 800cd66:	60bb      	str	r3, [r7, #8]
   return(result);
 800cd68:	68bb      	ldr	r3, [r7, #8]
 800cd6a:	f023 0310 	bic.w	r3, r3, #16
 800cd6e:	647b      	str	r3, [r7, #68]	@ 0x44
 800cd70:	687b      	ldr	r3, [r7, #4]
 800cd72:	681b      	ldr	r3, [r3, #0]
 800cd74:	461a      	mov	r2, r3
 800cd76:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cd78:	61bb      	str	r3, [r7, #24]
 800cd7a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cd7c:	6979      	ldr	r1, [r7, #20]
 800cd7e:	69ba      	ldr	r2, [r7, #24]
 800cd80:	e841 2300 	strex	r3, r2, [r1]
 800cd84:	613b      	str	r3, [r7, #16]
   return(result);
 800cd86:	693b      	ldr	r3, [r7, #16]
 800cd88:	2b00      	cmp	r3, #0
 800cd8a:	d1e6      	bne.n	800cd5a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800cd8c:	687b      	ldr	r3, [r7, #4]
 800cd8e:	2220      	movs	r2, #32
 800cd90:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cd94:	687b      	ldr	r3, [r7, #4]
 800cd96:	2200      	movs	r2, #0
 800cd98:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800cd9a:	687b      	ldr	r3, [r7, #4]
 800cd9c:	2200      	movs	r2, #0
 800cd9e:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800cda0:	bf00      	nop
 800cda2:	3754      	adds	r7, #84	@ 0x54
 800cda4:	46bd      	mov	sp, r7
 800cda6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdaa:	4770      	bx	lr

0800cdac <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800cdac:	b580      	push	{r7, lr}
 800cdae:	b09c      	sub	sp, #112	@ 0x70
 800cdb0:	af00      	add	r7, sp, #0
 800cdb2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800cdb4:	687b      	ldr	r3, [r7, #4]
 800cdb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cdb8:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800cdba:	687b      	ldr	r3, [r7, #4]
 800cdbc:	681b      	ldr	r3, [r3, #0]
 800cdbe:	681b      	ldr	r3, [r3, #0]
 800cdc0:	f003 0320 	and.w	r3, r3, #32
 800cdc4:	2b00      	cmp	r3, #0
 800cdc6:	d171      	bne.n	800ceac <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 800cdc8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cdca:	2200      	movs	r2, #0
 800cdcc:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800cdd0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cdd2:	681b      	ldr	r3, [r3, #0]
 800cdd4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cdd6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cdd8:	e853 3f00 	ldrex	r3, [r3]
 800cddc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800cdde:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cde0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800cde4:	66bb      	str	r3, [r7, #104]	@ 0x68
 800cde6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cde8:	681b      	ldr	r3, [r3, #0]
 800cdea:	461a      	mov	r2, r3
 800cdec:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800cdee:	65bb      	str	r3, [r7, #88]	@ 0x58
 800cdf0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cdf2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800cdf4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800cdf6:	e841 2300 	strex	r3, r2, [r1]
 800cdfa:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800cdfc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cdfe:	2b00      	cmp	r3, #0
 800ce00:	d1e6      	bne.n	800cdd0 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ce02:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ce04:	681b      	ldr	r3, [r3, #0]
 800ce06:	3308      	adds	r3, #8
 800ce08:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ce0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce0c:	e853 3f00 	ldrex	r3, [r3]
 800ce10:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800ce12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ce14:	f023 0301 	bic.w	r3, r3, #1
 800ce18:	667b      	str	r3, [r7, #100]	@ 0x64
 800ce1a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ce1c:	681b      	ldr	r3, [r3, #0]
 800ce1e:	3308      	adds	r3, #8
 800ce20:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800ce22:	647a      	str	r2, [r7, #68]	@ 0x44
 800ce24:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ce26:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ce28:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ce2a:	e841 2300 	strex	r3, r2, [r1]
 800ce2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800ce30:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ce32:	2b00      	cmp	r3, #0
 800ce34:	d1e5      	bne.n	800ce02 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ce36:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ce38:	681b      	ldr	r3, [r3, #0]
 800ce3a:	3308      	adds	r3, #8
 800ce3c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ce3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce40:	e853 3f00 	ldrex	r3, [r3]
 800ce44:	623b      	str	r3, [r7, #32]
   return(result);
 800ce46:	6a3b      	ldr	r3, [r7, #32]
 800ce48:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ce4c:	663b      	str	r3, [r7, #96]	@ 0x60
 800ce4e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ce50:	681b      	ldr	r3, [r3, #0]
 800ce52:	3308      	adds	r3, #8
 800ce54:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800ce56:	633a      	str	r2, [r7, #48]	@ 0x30
 800ce58:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ce5a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ce5c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ce5e:	e841 2300 	strex	r3, r2, [r1]
 800ce62:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ce64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce66:	2b00      	cmp	r3, #0
 800ce68:	d1e5      	bne.n	800ce36 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800ce6a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ce6c:	2220      	movs	r2, #32
 800ce6e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ce72:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ce74:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ce76:	2b01      	cmp	r3, #1
 800ce78:	d118      	bne.n	800ceac <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ce7a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ce7c:	681b      	ldr	r3, [r3, #0]
 800ce7e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ce80:	693b      	ldr	r3, [r7, #16]
 800ce82:	e853 3f00 	ldrex	r3, [r3]
 800ce86:	60fb      	str	r3, [r7, #12]
   return(result);
 800ce88:	68fb      	ldr	r3, [r7, #12]
 800ce8a:	f023 0310 	bic.w	r3, r3, #16
 800ce8e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800ce90:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ce92:	681b      	ldr	r3, [r3, #0]
 800ce94:	461a      	mov	r2, r3
 800ce96:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ce98:	61fb      	str	r3, [r7, #28]
 800ce9a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ce9c:	69b9      	ldr	r1, [r7, #24]
 800ce9e:	69fa      	ldr	r2, [r7, #28]
 800cea0:	e841 2300 	strex	r3, r2, [r1]
 800cea4:	617b      	str	r3, [r7, #20]
   return(result);
 800cea6:	697b      	ldr	r3, [r7, #20]
 800cea8:	2b00      	cmp	r3, #0
 800ceaa:	d1e6      	bne.n	800ce7a <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ceac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ceae:	2200      	movs	r2, #0
 800ceb0:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ceb2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ceb4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ceb6:	2b01      	cmp	r3, #1
 800ceb8:	d107      	bne.n	800ceca <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ceba:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cebc:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800cec0:	4619      	mov	r1, r3
 800cec2:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800cec4:	f7f9 f820 	bl	8005f08 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800cec8:	e002      	b.n	800ced0 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800ceca:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800cecc:	f7ff fa14 	bl	800c2f8 <HAL_UART_RxCpltCallback>
}
 800ced0:	bf00      	nop
 800ced2:	3770      	adds	r7, #112	@ 0x70
 800ced4:	46bd      	mov	sp, r7
 800ced6:	bd80      	pop	{r7, pc}

0800ced8 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800ced8:	b580      	push	{r7, lr}
 800ceda:	b084      	sub	sp, #16
 800cedc:	af00      	add	r7, sp, #0
 800cede:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800cee0:	687b      	ldr	r3, [r7, #4]
 800cee2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cee4:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800cee6:	68fb      	ldr	r3, [r7, #12]
 800cee8:	2201      	movs	r2, #1
 800ceea:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ceec:	68fb      	ldr	r3, [r7, #12]
 800ceee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800cef0:	2b01      	cmp	r3, #1
 800cef2:	d109      	bne.n	800cf08 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800cef4:	68fb      	ldr	r3, [r7, #12]
 800cef6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800cefa:	085b      	lsrs	r3, r3, #1
 800cefc:	b29b      	uxth	r3, r3
 800cefe:	4619      	mov	r1, r3
 800cf00:	68f8      	ldr	r0, [r7, #12]
 800cf02:	f7f9 f801 	bl	8005f08 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800cf06:	e002      	b.n	800cf0e <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 800cf08:	68f8      	ldr	r0, [r7, #12]
 800cf0a:	f7ff f9ff 	bl	800c30c <HAL_UART_RxHalfCpltCallback>
}
 800cf0e:	bf00      	nop
 800cf10:	3710      	adds	r7, #16
 800cf12:	46bd      	mov	sp, r7
 800cf14:	bd80      	pop	{r7, pc}

0800cf16 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800cf16:	b580      	push	{r7, lr}
 800cf18:	b086      	sub	sp, #24
 800cf1a:	af00      	add	r7, sp, #0
 800cf1c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800cf1e:	687b      	ldr	r3, [r7, #4]
 800cf20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cf22:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800cf24:	697b      	ldr	r3, [r7, #20]
 800cf26:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800cf28:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800cf2a:	697b      	ldr	r3, [r7, #20]
 800cf2c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cf30:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800cf32:	697b      	ldr	r3, [r7, #20]
 800cf34:	681b      	ldr	r3, [r3, #0]
 800cf36:	689b      	ldr	r3, [r3, #8]
 800cf38:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cf3c:	2b80      	cmp	r3, #128	@ 0x80
 800cf3e:	d109      	bne.n	800cf54 <UART_DMAError+0x3e>
 800cf40:	693b      	ldr	r3, [r7, #16]
 800cf42:	2b21      	cmp	r3, #33	@ 0x21
 800cf44:	d106      	bne.n	800cf54 <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800cf46:	697b      	ldr	r3, [r7, #20]
 800cf48:	2200      	movs	r2, #0
 800cf4a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    UART_EndTxTransfer(huart);
 800cf4e:	6978      	ldr	r0, [r7, #20]
 800cf50:	f7ff fea2 	bl	800cc98 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800cf54:	697b      	ldr	r3, [r7, #20]
 800cf56:	681b      	ldr	r3, [r3, #0]
 800cf58:	689b      	ldr	r3, [r3, #8]
 800cf5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cf5e:	2b40      	cmp	r3, #64	@ 0x40
 800cf60:	d109      	bne.n	800cf76 <UART_DMAError+0x60>
 800cf62:	68fb      	ldr	r3, [r7, #12]
 800cf64:	2b22      	cmp	r3, #34	@ 0x22
 800cf66:	d106      	bne.n	800cf76 <UART_DMAError+0x60>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800cf68:	697b      	ldr	r3, [r7, #20]
 800cf6a:	2200      	movs	r2, #0
 800cf6c:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    UART_EndRxTransfer(huart);
 800cf70:	6978      	ldr	r0, [r7, #20]
 800cf72:	f7ff feb7 	bl	800cce4 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800cf76:	697b      	ldr	r3, [r7, #20]
 800cf78:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800cf7c:	f043 0210 	orr.w	r2, r3, #16
 800cf80:	697b      	ldr	r3, [r7, #20]
 800cf82:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800cf86:	6978      	ldr	r0, [r7, #20]
 800cf88:	f7ff f9ca 	bl	800c320 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800cf8c:	bf00      	nop
 800cf8e:	3718      	adds	r7, #24
 800cf90:	46bd      	mov	sp, r7
 800cf92:	bd80      	pop	{r7, pc}

0800cf94 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800cf94:	b580      	push	{r7, lr}
 800cf96:	b084      	sub	sp, #16
 800cf98:	af00      	add	r7, sp, #0
 800cf9a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800cf9c:	687b      	ldr	r3, [r7, #4]
 800cf9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cfa0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800cfa2:	68fb      	ldr	r3, [r7, #12]
 800cfa4:	2200      	movs	r2, #0
 800cfa6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 800cfaa:	68fb      	ldr	r3, [r7, #12]
 800cfac:	2200      	movs	r2, #0
 800cfae:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800cfb2:	68f8      	ldr	r0, [r7, #12]
 800cfb4:	f7ff f9b4 	bl	800c320 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800cfb8:	bf00      	nop
 800cfba:	3710      	adds	r7, #16
 800cfbc:	46bd      	mov	sp, r7
 800cfbe:	bd80      	pop	{r7, pc}

0800cfc0 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800cfc0:	b580      	push	{r7, lr}
 800cfc2:	b088      	sub	sp, #32
 800cfc4:	af00      	add	r7, sp, #0
 800cfc6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800cfc8:	687b      	ldr	r3, [r7, #4]
 800cfca:	681b      	ldr	r3, [r3, #0]
 800cfcc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cfce:	68fb      	ldr	r3, [r7, #12]
 800cfd0:	e853 3f00 	ldrex	r3, [r3]
 800cfd4:	60bb      	str	r3, [r7, #8]
   return(result);
 800cfd6:	68bb      	ldr	r3, [r7, #8]
 800cfd8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cfdc:	61fb      	str	r3, [r7, #28]
 800cfde:	687b      	ldr	r3, [r7, #4]
 800cfe0:	681b      	ldr	r3, [r3, #0]
 800cfe2:	461a      	mov	r2, r3
 800cfe4:	69fb      	ldr	r3, [r7, #28]
 800cfe6:	61bb      	str	r3, [r7, #24]
 800cfe8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cfea:	6979      	ldr	r1, [r7, #20]
 800cfec:	69ba      	ldr	r2, [r7, #24]
 800cfee:	e841 2300 	strex	r3, r2, [r1]
 800cff2:	613b      	str	r3, [r7, #16]
   return(result);
 800cff4:	693b      	ldr	r3, [r7, #16]
 800cff6:	2b00      	cmp	r3, #0
 800cff8:	d1e6      	bne.n	800cfc8 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800cffa:	687b      	ldr	r3, [r7, #4]
 800cffc:	2220      	movs	r2, #32
 800cffe:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800d000:	687b      	ldr	r3, [r7, #4]
 800d002:	2200      	movs	r2, #0
 800d004:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800d006:	6878      	ldr	r0, [r7, #4]
 800d008:	f7ff f96c 	bl	800c2e4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d00c:	bf00      	nop
 800d00e:	3720      	adds	r7, #32
 800d010:	46bd      	mov	sp, r7
 800d012:	bd80      	pop	{r7, pc}

0800d014 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800d014:	b480      	push	{r7}
 800d016:	b083      	sub	sp, #12
 800d018:	af00      	add	r7, sp, #0
 800d01a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800d01c:	bf00      	nop
 800d01e:	370c      	adds	r7, #12
 800d020:	46bd      	mov	sp, r7
 800d022:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d026:	4770      	bx	lr

0800d028 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800d028:	b580      	push	{r7, lr}
 800d02a:	b08c      	sub	sp, #48	@ 0x30
 800d02c:	af00      	add	r7, sp, #0
 800d02e:	60f8      	str	r0, [r7, #12]
 800d030:	60b9      	str	r1, [r7, #8]
 800d032:	4613      	mov	r3, r2
 800d034:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800d036:	68fb      	ldr	r3, [r7, #12]
 800d038:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d03c:	2b20      	cmp	r3, #32
 800d03e:	d142      	bne.n	800d0c6 <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 800d040:	68bb      	ldr	r3, [r7, #8]
 800d042:	2b00      	cmp	r3, #0
 800d044:	d002      	beq.n	800d04c <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 800d046:	88fb      	ldrh	r3, [r7, #6]
 800d048:	2b00      	cmp	r3, #0
 800d04a:	d101      	bne.n	800d050 <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 800d04c:	2301      	movs	r3, #1
 800d04e:	e03b      	b.n	800d0c8 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800d050:	68fb      	ldr	r3, [r7, #12]
 800d052:	2201      	movs	r2, #1
 800d054:	661a      	str	r2, [r3, #96]	@ 0x60
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d056:	68fb      	ldr	r3, [r7, #12]
 800d058:	2200      	movs	r2, #0
 800d05a:	665a      	str	r2, [r3, #100]	@ 0x64

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800d05c:	88fb      	ldrh	r3, [r7, #6]
 800d05e:	461a      	mov	r2, r3
 800d060:	68b9      	ldr	r1, [r7, #8]
 800d062:	68f8      	ldr	r0, [r7, #12]
 800d064:	f7ff fd78 	bl	800cb58 <UART_Start_Receive_DMA>
 800d068:	4603      	mov	r3, r0
 800d06a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800d06e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d072:	2b00      	cmp	r3, #0
 800d074:	d124      	bne.n	800d0c0 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d076:	68fb      	ldr	r3, [r7, #12]
 800d078:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d07a:	2b01      	cmp	r3, #1
 800d07c:	d11d      	bne.n	800d0ba <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800d07e:	68fb      	ldr	r3, [r7, #12]
 800d080:	681b      	ldr	r3, [r3, #0]
 800d082:	2210      	movs	r2, #16
 800d084:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d086:	68fb      	ldr	r3, [r7, #12]
 800d088:	681b      	ldr	r3, [r3, #0]
 800d08a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d08c:	69bb      	ldr	r3, [r7, #24]
 800d08e:	e853 3f00 	ldrex	r3, [r3]
 800d092:	617b      	str	r3, [r7, #20]
   return(result);
 800d094:	697b      	ldr	r3, [r7, #20]
 800d096:	f043 0310 	orr.w	r3, r3, #16
 800d09a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d09c:	68fb      	ldr	r3, [r7, #12]
 800d09e:	681b      	ldr	r3, [r3, #0]
 800d0a0:	461a      	mov	r2, r3
 800d0a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d0a4:	627b      	str	r3, [r7, #36]	@ 0x24
 800d0a6:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d0a8:	6a39      	ldr	r1, [r7, #32]
 800d0aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d0ac:	e841 2300 	strex	r3, r2, [r1]
 800d0b0:	61fb      	str	r3, [r7, #28]
   return(result);
 800d0b2:	69fb      	ldr	r3, [r7, #28]
 800d0b4:	2b00      	cmp	r3, #0
 800d0b6:	d1e6      	bne.n	800d086 <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 800d0b8:	e002      	b.n	800d0c0 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800d0ba:	2301      	movs	r3, #1
 800d0bc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 800d0c0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d0c4:	e000      	b.n	800d0c8 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800d0c6:	2302      	movs	r3, #2
  }
}
 800d0c8:	4618      	mov	r0, r3
 800d0ca:	3730      	adds	r7, #48	@ 0x30
 800d0cc:	46bd      	mov	sp, r7
 800d0ce:	bd80      	pop	{r7, pc}

0800d0d0 <memset>:
 800d0d0:	4402      	add	r2, r0
 800d0d2:	4603      	mov	r3, r0
 800d0d4:	4293      	cmp	r3, r2
 800d0d6:	d100      	bne.n	800d0da <memset+0xa>
 800d0d8:	4770      	bx	lr
 800d0da:	f803 1b01 	strb.w	r1, [r3], #1
 800d0de:	e7f9      	b.n	800d0d4 <memset+0x4>

0800d0e0 <__libc_init_array>:
 800d0e0:	b570      	push	{r4, r5, r6, lr}
 800d0e2:	4d0d      	ldr	r5, [pc, #52]	@ (800d118 <__libc_init_array+0x38>)
 800d0e4:	4c0d      	ldr	r4, [pc, #52]	@ (800d11c <__libc_init_array+0x3c>)
 800d0e6:	1b64      	subs	r4, r4, r5
 800d0e8:	10a4      	asrs	r4, r4, #2
 800d0ea:	2600      	movs	r6, #0
 800d0ec:	42a6      	cmp	r6, r4
 800d0ee:	d109      	bne.n	800d104 <__libc_init_array+0x24>
 800d0f0:	4d0b      	ldr	r5, [pc, #44]	@ (800d120 <__libc_init_array+0x40>)
 800d0f2:	4c0c      	ldr	r4, [pc, #48]	@ (800d124 <__libc_init_array+0x44>)
 800d0f4:	f000 f826 	bl	800d144 <_init>
 800d0f8:	1b64      	subs	r4, r4, r5
 800d0fa:	10a4      	asrs	r4, r4, #2
 800d0fc:	2600      	movs	r6, #0
 800d0fe:	42a6      	cmp	r6, r4
 800d100:	d105      	bne.n	800d10e <__libc_init_array+0x2e>
 800d102:	bd70      	pop	{r4, r5, r6, pc}
 800d104:	f855 3b04 	ldr.w	r3, [r5], #4
 800d108:	4798      	blx	r3
 800d10a:	3601      	adds	r6, #1
 800d10c:	e7ee      	b.n	800d0ec <__libc_init_array+0xc>
 800d10e:	f855 3b04 	ldr.w	r3, [r5], #4
 800d112:	4798      	blx	r3
 800d114:	3601      	adds	r6, #1
 800d116:	e7f2      	b.n	800d0fe <__libc_init_array+0x1e>
 800d118:	0800d1ac 	.word	0x0800d1ac
 800d11c:	0800d1ac 	.word	0x0800d1ac
 800d120:	0800d1ac 	.word	0x0800d1ac
 800d124:	0800d1b0 	.word	0x0800d1b0

0800d128 <memcpy>:
 800d128:	440a      	add	r2, r1
 800d12a:	4291      	cmp	r1, r2
 800d12c:	f100 33ff 	add.w	r3, r0, #4294967295
 800d130:	d100      	bne.n	800d134 <memcpy+0xc>
 800d132:	4770      	bx	lr
 800d134:	b510      	push	{r4, lr}
 800d136:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d13a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d13e:	4291      	cmp	r1, r2
 800d140:	d1f9      	bne.n	800d136 <memcpy+0xe>
 800d142:	bd10      	pop	{r4, pc}

0800d144 <_init>:
 800d144:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d146:	bf00      	nop
 800d148:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d14a:	bc08      	pop	{r3}
 800d14c:	469e      	mov	lr, r3
 800d14e:	4770      	bx	lr

0800d150 <_fini>:
 800d150:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d152:	bf00      	nop
 800d154:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d156:	bc08      	pop	{r3}
 800d158:	469e      	mov	lr, r3
 800d15a:	4770      	bx	lr
