v 20130925 2
C 9100 14900 1 90 1 in-1.sym
{
T 8800 14900 5 10 0 0 270 2 1
device=INPUT
T 8600 14900 5 10 0 0 270 2 1
footprint=anchor
T 9000 14900 5 10 1 1 270 7 1
refdes=I3
}
C 9300 14900 1 90 1 in-1.sym
{
T 9000 14900 5 10 0 0 270 2 1
device=INPUT
T 8800 14900 5 10 0 0 270 2 1
footprint=anchor
T 9200 14900 5 10 1 1 270 7 1
refdes=I3#
}
C 9500 14900 1 90 1 in-1.sym
{
T 9200 14900 5 10 0 0 270 2 1
device=INPUT
T 9400 14900 5 10 1 1 270 7 1
refdes=I4
T 9000 14900 5 10 0 0 270 2 1
footprint=anchor
}
C 9700 14900 1 90 1 in-1.sym
{
T 9400 14900 5 10 0 0 270 2 1
device=INPUT
T 9600 14900 5 10 1 1 270 7 1
refdes=I4#
T 9200 14900 5 10 0 0 270 2 1
footprint=anchor
}
C 9900 14900 1 90 1 in-1.sym
{
T 9600 14900 5 10 0 0 270 2 1
device=INPUT
T 9400 14900 5 10 0 0 270 2 1
footprint=anchor
T 9800 14900 5 10 1 1 270 7 1
refdes=I5
}
C 10100 14900 1 90 1 in-1.sym
{
T 9800 14900 5 10 0 0 270 2 1
device=INPUT
T 9600 14900 5 10 0 0 270 2 1
footprint=anchor
T 10000 14900 5 10 1 1 270 7 1
refdes=I5#
}
C 10300 14900 1 90 1 in-1.sym
{
T 10000 14900 5 10 0 0 270 2 1
device=INPUT
T 10200 14900 5 10 1 1 270 7 1
refdes=I6
T 9800 14900 5 10 0 0 270 2 1
footprint=anchor
}
C 10500 14900 1 90 1 in-1.sym
{
T 10200 14900 5 10 0 0 270 2 1
device=INPUT
T 10400 14900 5 10 1 1 270 7 1
refdes=I6#
T 10000 14900 5 10 0 0 270 2 1
footprint=anchor
}
C 10700 14900 1 90 1 in-1.sym
{
T 10400 14900 5 10 0 0 270 2 1
device=INPUT
T 10200 14900 5 10 0 0 270 2 1
footprint=anchor
T 10600 14900 5 10 1 1 270 7 1
refdes=I7
}
C 10900 14900 1 90 1 in-1.sym
{
T 10600 14900 5 10 0 0 270 2 1
device=INPUT
T 10400 14900 5 10 0 0 270 2 1
footprint=anchor
T 10800 14900 5 10 1 1 270 7 1
refdes=I7#
}
N 9000 14300 9000 5500 4
N 9200 14300 9200 5500 4
N 9400 14300 9400 5500 4
N 9600 14300 9600 5500 4
N 9800 14300 9800 5500 4
N 10000 14300 10000 5500 4
N 10200 14300 10200 5500 4
N 10400 14300 10400 5500 4
N 10600 14300 10600 5500 4
N 10800 14300 10800 5500 4
N 10600 14100 11700 14100 4
N 10000 13900 11700 13900 4
N 9600 13700 11700 13700 4
N 9200 13500 11700 13500 4
C 11700 13300 1 0 0 nor4.sym
{
T 12100 13800 5 10 1 1 0 4 1
refdes=S3
}
C 12500 13700 1 0 0 out-1.sym
{
T 12500 14000 5 10 0 0 0 0 1
device=OUTPUT
T 13100 13800 5 10 1 1 0 1 1
refdes=AND
T 12500 14200 5 10 0 0 0 0 1
footprint=anchor
}
N 10600 14100 7100 14100 4
N 10000 13900 7100 13900 4
N 9400 13700 7100 13700 4
N 9200 13500 7100 13500 4
C 7100 13300 1 0 1 nor4.sym
{
T 6700 13800 5 10 1 1 0 4 1
refdes=S1
}
C 6300 13700 1 0 1 out-1.sym
{
T 6300 14000 5 10 0 0 0 6 1
device=OUTPUT
T 6300 14200 5 10 0 0 0 6 1
footprint=anchor
T 5700 13800 5 10 1 1 0 7 1
refdes=OR
}
C 11900 13000 1 0 0 gnd-1.sym
C 6900 13000 1 0 1 gnd-1.sym
C 7000 14300 1 0 1 vdd-1.sym
C 11800 14300 1 0 0 vdd-1.sym
C 12500 10400 1 0 0 out-1.sym
{
T 12500 10700 5 10 0 0 0 0 1
device=OUTPUT
T 12500 10900 5 10 0 0 0 0 1
footprint=anchor
T 13100 10500 5 10 1 1 0 1 1
refdes=AS
}
N 10800 10700 11700 10700 4
N 11700 10500 10400 10500 4
N 11700 11300 11700 10700 4
C 11900 9700 1 0 0 gnd-1.sym
C 11800 11000 1 0 0 vdd-1.sym
C 11700 11200 1 0 0 out-1.sym
{
T 11700 11500 5 10 0 0 0 0 1
device=OUTPUT
T 11700 11700 5 10 0 0 0 0 1
footprint=anchor
T 12300 11300 5 10 1 1 0 1 1
refdes=AR#
}
C 6300 14100 1 0 1 not.sym
{
T 5950 14400 5 10 1 1 0 4 1
refdes=I8
}
N 6300 13800 6300 14400 4
C 5500 14300 1 0 1 out-1.sym
{
T 5500 14600 5 10 0 0 0 6 1
device=OUTPUT
T 4900 14400 5 10 1 1 0 7 1
refdes=CS#
T 5500 14800 5 10 0 0 0 6 1
footprint=anchor
}
C 6000 13800 1 0 1 gnd-1.sym
C 6100 14700 1 0 1 vdd-1.sym
C 7400 7500 1 0 1 vdd-1.sym
C 6800 6900 1 0 1 out-1.sym
{
T 6800 7200 5 10 0 0 0 6 1
device=OUTPUT
T 6800 7400 5 10 0 0 0 6 1
footprint=anchor
T 6200 7000 5 10 1 1 0 7 1
refdes=CR
}
C 6600 10200 1 0 0 2n7002.sym
{
T 6825 10500 5 10 0 1 0 1 1
refdes=M2
T 6700 11000 5 10 0 1 0 0 1
value=2N7002P
T 7100 10800 5 10 0 1 0 0 1
footprint=sot23-nmos
T 8100 10800 5 10 0 1 0 0 1
device=NMOS
}
C 7600 11200 1 0 1 2n7002.sym
{
T 7375 11500 5 10 0 1 0 7 1
refdes=M1
T 7500 12000 5 10 0 1 0 6 1
value=2N7002P
T 7100 11800 5 10 0 1 0 6 1
footprint=sot23-nmos
T 6100 11800 5 10 0 1 0 6 1
device=NMOS
}
C 7600 10500 1 0 1 2n7002.sym
{
T 7375 10800 5 10 0 1 0 7 1
refdes=M3
T 7500 11300 5 10 0 1 0 6 1
value=2N7002P
T 7100 11100 5 10 0 1 0 6 1
footprint=sot23-nmos
T 6100 11100 5 10 0 1 0 6 1
device=NMOS
}
C 7600 9900 1 0 1 2n7002.sym
{
T 7375 10200 5 10 0 1 0 7 1
refdes=M5
T 7500 10700 5 10 0 1 0 6 1
value=2N7002P
T 7100 10500 5 10 0 1 0 6 1
footprint=sot23-nmos
T 6100 10500 5 10 0 1 0 6 1
device=NMOS
}
C 7100 9100 1 0 0 gnd-1.sym
C 6900 11700 1 0 1 out-1.sym
{
T 6900 12000 5 10 0 0 0 6 1
device=OUTPUT
T 6900 12200 5 10 0 0 0 6 1
footprint=anchor
T 6300 11800 5 10 1 1 0 7 1
refdes=CinS#
}
N 8400 11500 10800 11500 4
N 9200 11700 8400 11700 4
N 10000 11300 8400 11300 4
C 8000 10700 1 0 0 gnd-1.sym
C 7500 11500 1 270 1 out-1.sym
{
T 7800 11500 5 10 0 0 270 6 1
device=OUTPUT
T 8000 11500 5 10 0 0 270 6 1
footprint=anchor
T 7600 12100 5 10 1 1 0 3 1
refdes=CinR
}
C 12800 7900 1 0 0 2n7002.sym
{
T 13025 8200 5 10 0 1 0 1 1
refdes=M8
T 12900 8700 5 10 0 1 0 0 1
value=2N7002P
T 13300 8500 5 10 0 1 0 0 1
footprint=sot23-nmos
T 14300 8500 5 10 0 1 0 0 1
device=NMOS
}
C 13800 7900 1 0 1 2n7002.sym
{
T 13700 8700 5 10 0 1 0 6 1
value=2N7002P
T 13300 8500 5 10 0 1 0 6 1
footprint=sot23-nmos
T 12300 8500 5 10 0 1 0 6 1
device=NMOS
T 13575 8200 5 10 0 1 0 7 1
refdes=M9
}
C 12100 7700 1 0 0 gnd-1.sym
C 13400 8400 1 0 0 out-1.sym
{
T 13400 8700 5 10 0 0 0 0 1
device=OUTPUT
T 13400 8900 5 10 0 0 0 0 1
footprint=anchor
T 14000 8500 5 10 1 1 0 1 1
refdes=N
}
C 7200 11900 1 0 1 resistor-load.sym
{
T 6900 12300 5 10 0 0 0 6 1
device=RESISTOR
T 7000 12100 5 10 1 1 0 6 1
refdes=R1
T 6800 12000 5 10 0 1 0 6 1
footprint=0603-boxed
T 6800 12000 5 10 0 1 0 6 1
value=3.3k
}
C 12000 9000 1 0 0 vdd-1.sym
C 6500 12000 1 0 1 vdd-1.sym
C 7900 12000 1 0 0 vdd-1.sym
N 7200 11800 6900 11800 4
C 7900 14500 1 0 0 in-1.sym
{
T 7900 14800 5 10 0 0 0 0 1
device=INPUT
T 7900 14600 5 10 1 1 0 7 1
refdes=Vdd
T 7900 15000 5 10 0 0 0 0 1
footprint=anchor
}
C 7900 14300 1 0 0 in-1.sym
{
T 7900 14600 5 10 0 0 0 0 1
device=INPUT
T 7900 14400 5 10 1 1 0 7 1
refdes=GND
T 7900 14800 5 10 0 0 0 0 1
footprint=anchor
}
C 8300 14600 1 0 0 vdd-1.sym
C 8400 14100 1 0 0 gnd-1.sym
C 8400 11000 1 0 1 nand3.sym
{
T 8000 11500 5 10 1 1 0 4 1
refdes=S2
}
C 6600 9300 1 0 0 2n7002.sym
{
T 6825 9600 5 10 0 1 0 1 1
refdes=M4
T 6700 10100 5 10 0 1 0 0 1
value=2N7002P
T 7100 9900 5 10 0 1 0 0 1
footprint=sot23-nmos
T 8100 9900 5 10 0 1 0 0 1
device=NMOS
}
C 7600 9300 1 0 1 2n7002.sym
{
T 7375 9600 5 10 0 1 0 7 1
refdes=M6
T 7500 10100 5 10 0 1 0 6 1
value=2N7002P
T 7100 9900 5 10 0 1 0 6 1
footprint=sot23-nmos
T 6100 9900 5 10 0 1 0 6 1
device=NMOS
}
N 7200 11700 7200 12000 4
C 6400 6400 1 0 0 2n7002.sym
{
T 6625 6700 5 10 0 1 0 1 1
refdes=M7
T 6500 7200 5 10 0 1 0 0 1
value=2N7002P
T 6900 7000 5 10 0 1 0 0 1
footprint=sot23-nmos
T 7900 7000 5 10 0 1 0 0 1
device=NMOS
}
C 7300 6200 1 0 1 gnd-1.sym
N 6400 6000 10000 6000 4
N 7800 6700 9600 6700 4
N 7800 6900 10600 6900 4
N 7800 7100 10200 7100 4
N 6400 6000 6400 6700 4
C 11700 10000 1 0 0 nor3.sym
{
T 12100 10500 5 10 1 1 0 4 1
refdes=S5
}
N 11700 10300 9800 10300 4
N 7800 7300 10800 7300 4
C 7800 6500 1 0 1 nandor.sym
{
T 7150 7000 5 10 1 1 0 4 1
refdes=S4
}
N 7200 6500 6800 6500 4
N 6800 6900 6800 7000 4
C 7100 9100 1 0 1 gnd-1.sym
N 6600 9200 10600 9200 4
N 7600 10200 10200 10200 4
N 7600 10800 9800 10800 4
N 7200 9800 7200 10000 4
N 7200 10400 7200 10600 4
N 7200 11000 7200 11300 4
N 6600 9200 6600 9600 4
N 7000 9800 7000 10300 4
N 7000 10700 7000 11000 4
N 7000 9900 7200 9900 4
N 6500 9100 10800 9100 4
N 7000 11000 7200 11000 4
N 6500 9100 6500 10500 4
N 6500 10500 6600 10500 4
N 7600 9600 9600 9600 4
C 11900 8000 1 0 0 nand.sym
{
T 12300 8500 5 10 1 1 0 4 1
refdes=S6
}
N 12700 8500 13400 8500 4
N 13300 8500 13300 8400 4
N 13200 8400 13400 8400 4
N 13400 8000 13200 8000 4
C 13200 7700 1 0 0 gnd-1.sym
N 10600 7800 12800 7800 4
N 9400 7700 13800 7700 4
N 12800 7800 12800 8200 4
N 13800 8200 13800 7700 4
N 11900 8400 9000 8400 4
N 11900 8600 9800 8600 4
