verilog work "C:/Users/TABLET0006/Box Sync/SUTD/ComputationStructures/Mojo/Mojo-Examples/SimpleRegisters/work/planAhead/SimpleRegisters/SimpleRegisters.srcs/sources_1/imports/verilog/pipeline_5.v"
verilog work "C:/Users/TABLET0006/Box Sync/SUTD/ComputationStructures/Mojo/Mojo-Examples/SimpleRegisters/work/planAhead/SimpleRegisters/SimpleRegisters.srcs/sources_1/imports/verilog/reset_conditioner_1.v"
verilog work "C:/Users/TABLET0006/Box Sync/SUTD/ComputationStructures/Mojo/Mojo-Examples/SimpleRegisters/work/planAhead/SimpleRegisters/SimpleRegisters.srcs/sources_1/imports/verilog/register_4.v"
verilog work "C:/Users/TABLET0006/Box Sync/SUTD/ComputationStructures/Mojo/Mojo-Examples/SimpleRegisters/work/planAhead/SimpleRegisters/SimpleRegisters.srcs/sources_1/imports/verilog/edge_detector_3.v"
verilog work "C:/Users/TABLET0006/Box Sync/SUTD/ComputationStructures/Mojo/Mojo-Examples/SimpleRegisters/work/planAhead/SimpleRegisters/SimpleRegisters.srcs/sources_1/imports/verilog/button_conditioner_2.v"
verilog work "C:/Users/TABLET0006/Box Sync/SUTD/ComputationStructures/Mojo/Mojo-Examples/SimpleRegisters/work/planAhead/SimpleRegisters/SimpleRegisters.srcs/sources_1/imports/verilog/mojo_top_0.v"
