<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1577</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:12px;font-family:Times;color:#0860a8;}
	.ft04{font-size:8px;font-family:Times;color:#000000;}
	.ft05{font-size:11px;line-height:20px;font-family:Times;color:#000000;}
	.ft06{font-size:11px;line-height:21px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1577-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1577.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:754px;white-space:nowrap" class="ft00">Vol. 3C&#160;35-297</p>
<p style="position:absolute;top:47px;left:633px;white-space:nowrap" class="ft01">MODEL-SPECIFIC REGISTERS (MSRS)</p>
<p style="position:absolute;top:189px;left:79px;white-space:nowrap" class="ft02">406H</p>
<p style="position:absolute;top:189px;left:131px;white-space:nowrap" class="ft02">1030&#160;IA32_MC1_ADDR</p>
<p style="position:absolute;top:189px;left:383px;white-space:nowrap" class="ft02">0, 1, 2, 3,&#160;</p>
<p style="position:absolute;top:205px;left:383px;white-space:nowrap" class="ft02">4, 6</p>
<p style="position:absolute;top:189px;left:456px;white-space:nowrap" class="ft02">Shared</p>
<p style="position:absolute;top:189px;left:546px;white-space:nowrap" class="ft05">Se<a href="o_fe12b1e2a880e0ce-515.html">e Section&#160;15.3.2.3,&#160;“IA32_MCi_ADDR&#160;MSRs.”&#160;<br/></a>The IA32_MC1_ADDR register is either not&#160;</p>
<p style="position:absolute;top:226px;left:546px;white-space:nowrap" class="ft02">implemented&#160;or&#160;contains&#160;no&#160;address&#160;if&#160;the ADDRV&#160;</p>
<p style="position:absolute;top:243px;left:546px;white-space:nowrap" class="ft05">flag&#160;in&#160;the IA32_MC1_STATUS register&#160;is&#160;clear.&#160;<br/>When&#160;not implemented&#160;in&#160;the processor,&#160;all reads&#160;</p>
<p style="position:absolute;top:280px;left:546px;white-space:nowrap" class="ft02">and writes to&#160;this MSR will cause a general-</p>
<p style="position:absolute;top:297px;left:546px;white-space:nowrap" class="ft02">protection exception.</p>
<p style="position:absolute;top:321px;left:79px;white-space:nowrap" class="ft02">407H</p>
<p style="position:absolute;top:321px;left:131px;white-space:nowrap" class="ft02">1031&#160;IA32_MC1_MISC</p>
<p style="position:absolute;top:321px;left:457px;white-space:nowrap" class="ft02">Shared</p>
<p style="position:absolute;top:321px;left:546px;white-space:nowrap" class="ft05">Se<a href="o_fe12b1e2a880e0ce-515.html">e Section&#160;15.3.2.4, “IA32_MCi_MISC MSRs.”<br/></a>The IA32_MC1_MISC MSR is&#160;either not&#160;</p>
<p style="position:absolute;top:358px;left:546px;white-space:nowrap" class="ft02">implemented or&#160;does&#160;not contain&#160;additional&#160;</p>
<p style="position:absolute;top:375px;left:546px;white-space:nowrap" class="ft02">information if&#160;the&#160;MISCV&#160;flag&#160;in&#160;the&#160;</p>
<p style="position:absolute;top:391px;left:546px;white-space:nowrap" class="ft06">IA32_MC1_STATUS register is&#160;clear.&#160;<br/>When&#160;not implemented&#160;in&#160;the processor,&#160;all reads&#160;</p>
<p style="position:absolute;top:429px;left:546px;white-space:nowrap" class="ft02">and writes to&#160;this MSR will cause a general-</p>
<p style="position:absolute;top:445px;left:546px;white-space:nowrap" class="ft02">protection exception.</p>
<p style="position:absolute;top:469px;left:79px;white-space:nowrap" class="ft02">408H</p>
<p style="position:absolute;top:469px;left:131px;white-space:nowrap" class="ft02">1032&#160;IA32_MC2_CTL</p>
<p style="position:absolute;top:469px;left:383px;white-space:nowrap" class="ft02">0, 1, 2, 3,&#160;</p>
<p style="position:absolute;top:486px;left:383px;white-space:nowrap" class="ft02">4, 6</p>
<p style="position:absolute;top:469px;left:456px;white-space:nowrap" class="ft02">Shared</p>
<p style="position:absolute;top:469px;left:546px;white-space:nowrap" class="ft02">Se<a href="o_fe12b1e2a880e0ce-511.html">e Section&#160;15.3.2.1, “IA32_MCi_CTL MSRs.”</a></p>
<p style="position:absolute;top:510px;left:79px;white-space:nowrap" class="ft02">409H</p>
<p style="position:absolute;top:510px;left:131px;white-space:nowrap" class="ft02">1033&#160;IA32_MC2_STATUS</p>
<p style="position:absolute;top:510px;left:383px;white-space:nowrap" class="ft02">0, 1, 2, 3,&#160;</p>
<p style="position:absolute;top:526px;left:383px;white-space:nowrap" class="ft02">4, 6</p>
<p style="position:absolute;top:510px;left:456px;white-space:nowrap" class="ft02">Shared</p>
<p style="position:absolute;top:510px;left:546px;white-space:nowrap" class="ft02">Se<a href="o_fe12b1e2a880e0ce-512.html">e Section&#160;15.3.2.2,&#160;“IA32_MCi_STATUS&#160;MSRS.”</a></p>
<p style="position:absolute;top:550px;left:79px;white-space:nowrap" class="ft02">40AH</p>
<p style="position:absolute;top:550px;left:131px;white-space:nowrap" class="ft02">1034&#160;IA32_MC2_ADDR</p>
<p style="position:absolute;top:550px;left:546px;white-space:nowrap" class="ft05">Se<a href="o_fe12b1e2a880e0ce-515.html">e Section&#160;15.3.2.3, “IA32_MCi_ADDR MSRs.”<br/></a>The IA32_MC2_ADDR register is either not&#160;</p>
<p style="position:absolute;top:588px;left:546px;white-space:nowrap" class="ft02">implemented&#160;or&#160;contains&#160;no&#160;address&#160;if&#160;the ADDRV&#160;</p>
<p style="position:absolute;top:604px;left:546px;white-space:nowrap" class="ft02">flag&#160;in&#160;the IA32_MC2_STATUS register&#160;is&#160;clear.&#160;</p>
<p style="position:absolute;top:621px;left:546px;white-space:nowrap" class="ft02">When&#160;not implemented&#160;in&#160;the processor,&#160;all reads&#160;</p>
<p style="position:absolute;top:637px;left:546px;white-space:nowrap" class="ft02">and writes to&#160;this MSR will cause a general-</p>
<p style="position:absolute;top:654px;left:546px;white-space:nowrap" class="ft02">protection exception.</p>
<p style="position:absolute;top:678px;left:79px;white-space:nowrap" class="ft02">40BH</p>
<p style="position:absolute;top:678px;left:131px;white-space:nowrap" class="ft02">1035&#160;IA32_MC2_MISC</p>
<p style="position:absolute;top:678px;left:546px;white-space:nowrap" class="ft05">Se<a href="o_fe12b1e2a880e0ce-515.html">e Section&#160;15.3.2.4, “IA32_MCi_MISC MSRs.”<br/></a>The IA32_MC2_MISC MSR is&#160;either not&#160;</p>
<p style="position:absolute;top:715px;left:546px;white-space:nowrap" class="ft02">implemented or&#160;does&#160;not contain&#160;additional&#160;</p>
<p style="position:absolute;top:732px;left:546px;white-space:nowrap" class="ft02">information if&#160;the&#160;MISCV&#160;flag&#160;in&#160;the&#160;</p>
<p style="position:absolute;top:748px;left:546px;white-space:nowrap" class="ft05">IA32_MC2_STATUS register is&#160;clear.&#160;<br/>When&#160;not implemented&#160;in&#160;the processor,&#160;all reads&#160;</p>
<p style="position:absolute;top:786px;left:546px;white-space:nowrap" class="ft02">and writes to&#160;this MSR will cause a general-</p>
<p style="position:absolute;top:802px;left:546px;white-space:nowrap" class="ft02">protection exception.</p>
<p style="position:absolute;top:826px;left:80px;white-space:nowrap" class="ft02">40CH</p>
<p style="position:absolute;top:826px;left:131px;white-space:nowrap" class="ft02">1036&#160;IA32_MC3_CTL</p>
<p style="position:absolute;top:826px;left:383px;white-space:nowrap" class="ft02">0, 1, 2, 3,&#160;</p>
<p style="position:absolute;top:843px;left:383px;white-space:nowrap" class="ft02">4, 6</p>
<p style="position:absolute;top:826px;left:456px;white-space:nowrap" class="ft02">Shared</p>
<p style="position:absolute;top:826px;left:546px;white-space:nowrap" class="ft02">Se<a href="o_fe12b1e2a880e0ce-511.html">e Section&#160;15.3.2.1, “IA32_MCi_CTL MSRs.”</a></p>
<p style="position:absolute;top:867px;left:79px;white-space:nowrap" class="ft02">40DH</p>
<p style="position:absolute;top:867px;left:131px;white-space:nowrap" class="ft02">1037&#160;IA32_MC3_STATUS</p>
<p style="position:absolute;top:867px;left:383px;white-space:nowrap" class="ft02">0, 1, 2, 3,&#160;</p>
<p style="position:absolute;top:883px;left:383px;white-space:nowrap" class="ft02">4, 6</p>
<p style="position:absolute;top:867px;left:456px;white-space:nowrap" class="ft02">Shared</p>
<p style="position:absolute;top:867px;left:546px;white-space:nowrap" class="ft02">Se<a href="o_fe12b1e2a880e0ce-512.html">e Section&#160;15.3.2.2,&#160;“IA32_MCi_STATUS&#160;MSRS.”</a></p>
<p style="position:absolute;top:907px;left:80px;white-space:nowrap" class="ft02">40EH</p>
<p style="position:absolute;top:907px;left:131px;white-space:nowrap" class="ft02">1038&#160;IA32_MC3_ADDR</p>
<p style="position:absolute;top:907px;left:383px;white-space:nowrap" class="ft02">0, 1, 2, 3,&#160;</p>
<p style="position:absolute;top:924px;left:383px;white-space:nowrap" class="ft02">4, 6</p>
<p style="position:absolute;top:907px;left:456px;white-space:nowrap" class="ft02">Shared</p>
<p style="position:absolute;top:907px;left:546px;white-space:nowrap" class="ft05">Se<a href="o_fe12b1e2a880e0ce-515.html">e Section&#160;15.3.2.3,&#160;“IA32_MCi_ADDR&#160;MSRs.”<br/></a>The IA32_MC3_ADDR register is either not&#160;</p>
<p style="position:absolute;top:945px;left:546px;white-space:nowrap" class="ft02">implemented&#160;or&#160;contains&#160;no&#160;address&#160;if&#160;the ADDRV&#160;</p>
<p style="position:absolute;top:961px;left:546px;white-space:nowrap" class="ft05">flag&#160;in&#160;the IA32_MC3_STATUS register&#160;is&#160;clear.&#160;<br/>When&#160;not implemented&#160;in&#160;the processor,&#160;all reads&#160;</p>
<p style="position:absolute;top:999px;left:546px;white-space:nowrap" class="ft02">and writes to&#160;this MSR will cause a general-</p>
<p style="position:absolute;top:1015px;left:546px;white-space:nowrap" class="ft02">protection exception.</p>
<p style="position:absolute;top:100px;left:203px;white-space:nowrap" class="ft03">Table 35-41. &#160;MSRs in the Pentium® 4&#160;and Intel® Xeon® Processors&#160;&#160;(Contd.)</p>
<p style="position:absolute;top:124px;left:95px;white-space:nowrap" class="ft02">Register&#160;</p>
<p style="position:absolute;top:141px;left:96px;white-space:nowrap" class="ft02">Address</p>
<p style="position:absolute;top:124px;left:230px;white-space:nowrap" class="ft02">Register&#160;Name</p>
<p style="position:absolute;top:141px;left:226px;white-space:nowrap" class="ft02">Fields&#160;and&#160;Flags</p>
<p style="position:absolute;top:124px;left:395px;white-space:nowrap" class="ft02">Model&#160;</p>
<p style="position:absolute;top:141px;left:397px;white-space:nowrap" class="ft02">Avail-</p>
<p style="position:absolute;top:157px;left:395px;white-space:nowrap" class="ft02">ability</p>
<p style="position:absolute;top:124px;left:472px;white-space:nowrap" class="ft02">Shared/</p>
<p style="position:absolute;top:141px;left:470px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:138px;left:513px;white-space:nowrap" class="ft04"><i>1</i></p>
<p style="position:absolute;top:141px;left:644px;white-space:nowrap" class="ft02">Bit&#160;Description</p>
<p style="position:absolute;top:164px;left:82px;white-space:nowrap" class="ft02">&#160;Hex</p>
<p style="position:absolute;top:164px;left:136px;white-space:nowrap" class="ft02">Dec</p>
</div>
</body>
</html>
