#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Apr 11 20:52:25 2023
# Process ID: 10436
# Current directory: C:/Users/expecto/Desktop/COD_Lab/Lab2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8748 C:\Users\expecto\Desktop\COD_Lab\Lab2\Lab2.xpr
# Log file: C:/Users/expecto/Desktop/COD_Lab/Lab2/vivado.log
# Journal file: C:/Users/expecto/Desktop/COD_Lab/Lab2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:08 ;exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 11 20:53:47 2023...
_compile_order -fileset sources_1
sexit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 11 20:53:50 2023...
top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'compare_different_mode' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_default.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/coe.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_read_first.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_write_first.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj compare_different_mode_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_write_first/sim/blk_write_first.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_write_first
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_read_first/sim/blk_read_first.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_read_first
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sim_1/new/compare_different_mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compare_different_mode
ERROR: [VRFC 10-4982] syntax error near 'default' [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sim_1/new/compare_different_mode.v:12]
ERROR: [VRFC 10-2790] Verilog 2000 keyword default used in incorrect context [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sim_1/new/compare_different_mode.v:12]
ERROR: [VRFC 10-2939] 'blk_default' is an unknown type [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sim_1/new/compare_different_mode.v:12]
ERROR: [VRFC 10-2865] module 'compare_different_mode' ignored due to previous errors [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sim_1/new/compare_different_mode.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'compare_different_mode' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_default.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/coe.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_read_first.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_write_first.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj compare_different_mode_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_write_first/sim/blk_write_first.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_write_first
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_read_first/sim/blk_read_first.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_read_first
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sim_1/new/compare_different_mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compare_different_mode
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto dfc30d7aab23482aba932efeef899afd --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot compare_different_mode_behav xil_defaultlib.compare_different_mode xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto dfc30d7aab23482aba932efeef899afd --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot compare_different_mode_behav xil_defaultlib.compare_different_mode xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_read_first
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_write_first
Compiling module xil_defaultlib.compare_different_mode
Compiling module xil_defaultlib.glbl
Built simulation snapshot compare_different_mode_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/xsim.dir/compare_different_mode_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/xsim.dir/compare_different_mode_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Apr 11 21:13:25 2023. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 11 21:13:25 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 844.547 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "compare_different_mode_behav -key {Behavioral:sim_1:Functional:compare_different_mode} -tclbatch {compare_different_mode.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source compare_different_mode.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module compare_different_mode.read_first.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module compare_different_mode.write_first.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'compare_different_mode_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 855.207 ; gain = 10.660
close_sim
INFO: [Simtcl 6-16] Simulation closed
generate_target Simulation [get_files C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_default/blk_default.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_default'...
export_ip_user_files -of_objects [get_files C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_default/blk_default.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_default/blk_default.xci] -directory C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.ip_user_files -ipstatic_source_dir C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.cache/compile_simlib/modelsim} {questa=C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.cache/compile_simlib/questa} {riviera=C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.cache/compile_simlib/riviera} {activehdl=C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'compare_different_mode' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_default.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/coe.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_read_first.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_write_first.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj compare_different_mode_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_write_first/sim/blk_write_first.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_write_first
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_read_first/sim/blk_read_first.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_read_first
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_default/sim/blk_default.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_default
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sim_1/new/compare_different_mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compare_different_mode
INFO: [VRFC 10-2458] undeclared symbol douta, assumed default net type wire [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sim_1/new/compare_different_mode.v:17]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto dfc30d7aab23482aba932efeef899afd --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot compare_different_mode_behav xil_defaultlib.compare_different_mode xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto dfc30d7aab23482aba932efeef899afd --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot compare_different_mode_behav xil_defaultlib.compare_different_mode xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'douta' [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sim_1/new/compare_different_mode.v:17]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_default
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_read_first
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_write_first
Compiling module xil_defaultlib.compare_different_mode
Compiling module xil_defaultlib.glbl
Built simulation snapshot compare_different_mode_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "compare_different_mode_behav -key {Behavioral:sim_1:Functional:compare_different_mode} -tclbatch {compare_different_mode.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source compare_different_mode.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module compare_different_mode.default_mode.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module compare_different_mode.read_first.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module compare_different_mode.write_first.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 480 ns : File "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sim_1/new/compare_different_mode.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'compare_different_mode_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 855.207 ; gain = 0.000
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Operating_Mode_A {READ_FIRST}] [get_ips blk_read_first]
generate_target all [get_files  C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_read_first/blk_read_first.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_read_first'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_read_first'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_read_first'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_read_first'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_read_first'...
catch { config_ip_cache -export [get_ips -all blk_read_first] }
export_ip_user_files -of_objects [get_files C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_read_first/blk_read_first.xci] -no_script -sync -force -quiet
reset_run blk_read_first_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.runs/blk_read_first_synth_1

launch_runs -jobs 6 blk_read_first_synth_1
[Tue Apr 11 22:23:48 2023] Launched blk_read_first_synth_1...
Run output will be captured here: C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.runs/blk_read_first_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_read_first/blk_read_first.xci] -directory C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.ip_user_files -ipstatic_source_dir C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.cache/compile_simlib/modelsim} {questa=C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.cache/compile_simlib/questa} {riviera=C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.cache/compile_simlib/riviera} {activehdl=C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/simulate.log"
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'compare_different_mode' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_default.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/coe.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_read_first.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_write_first.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj compare_different_mode_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_write_first/sim/blk_write_first.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_write_first
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_read_first/sim/blk_read_first.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_read_first
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_default/sim/blk_default.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_default
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sim_1/new/compare_different_mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compare_different_mode
INFO: [VRFC 10-2458] undeclared symbol douta, assumed default net type wire [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sim_1/new/compare_different_mode.v:17]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto dfc30d7aab23482aba932efeef899afd --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot compare_different_mode_behav xil_defaultlib.compare_different_mode xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto dfc30d7aab23482aba932efeef899afd --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot compare_different_mode_behav xil_defaultlib.compare_different_mode xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'douta' [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sim_1/new/compare_different_mode.v:17]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_default
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_read_first
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_write_first
Compiling module xil_defaultlib.compare_different_mode
Compiling module xil_defaultlib.glbl
Built simulation snapshot compare_different_mode_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "compare_different_mode_behav -key {Behavioral:sim_1:Functional:compare_different_mode} -tclbatch {compare_different_mode.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source compare_different_mode.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module compare_different_mode.default_mode.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module compare_different_mode.read_first.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module compare_different_mode.write_first.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 480 ns : File "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sim_1/new/compare_different_mode.v" Line 53
INFO: [USF-XSim-96] XSim completed. Design snapshot 'compare_different_mode_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 929.410 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'compare_different_mode' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_default.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/coe.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_read_first.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_write_first.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj compare_different_mode_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_write_first/sim/blk_write_first.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_write_first
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_read_first/sim/blk_read_first.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_read_first
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_default/sim/blk_default.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_default
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sim_1/new/compare_different_mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compare_different_mode
INFO: [VRFC 10-2458] undeclared symbol douta, assumed default net type wire [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sim_1/new/compare_different_mode.v:17]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto dfc30d7aab23482aba932efeef899afd --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot compare_different_mode_behav xil_defaultlib.compare_different_mode xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto dfc30d7aab23482aba932efeef899afd --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot compare_different_mode_behav xil_defaultlib.compare_different_mode xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'douta' [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sim_1/new/compare_different_mode.v:17]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_default
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_read_first
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_write_first
Compiling module xil_defaultlib.compare_different_mode
Compiling module xil_defaultlib.glbl
Built simulation snapshot compare_different_mode_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module compare_different_mode.default_mode.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module compare_different_mode.read_first.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module compare_different_mode.write_first.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 485 ns : File "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sim_1/new/compare_different_mode.v" Line 54
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 929.410 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'compare_different_mode' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_default.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/coe.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_read_first.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_write_first.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj compare_different_mode_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_write_first/sim/blk_write_first.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_write_first
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_read_first/sim/blk_read_first.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_read_first
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_default/sim/blk_default.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_default
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sim_1/new/compare_different_mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compare_different_mode
INFO: [VRFC 10-2458] undeclared symbol douta, assumed default net type wire [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sim_1/new/compare_different_mode.v:17]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto dfc30d7aab23482aba932efeef899afd --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot compare_different_mode_behav xil_defaultlib.compare_different_mode xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto dfc30d7aab23482aba932efeef899afd --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot compare_different_mode_behav xil_defaultlib.compare_different_mode xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'douta' [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sim_1/new/compare_different_mode.v:17]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_default
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_read_first
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_write_first
Compiling module xil_defaultlib.compare_different_mode
Compiling module xil_defaultlib.glbl
Built simulation snapshot compare_different_mode_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module compare_different_mode.default_mode.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module compare_different_mode.read_first.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module compare_different_mode.write_first.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 485 ns : File "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sim_1/new/compare_different_mode.v" Line 54
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 929.410 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'compare_different_mode' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_default.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/coe.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_read_first.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_write_first.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj compare_different_mode_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_write_first/sim/blk_write_first.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_write_first
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_read_first/sim/blk_read_first.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_read_first
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_default/sim/blk_default.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_default
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sim_1/new/compare_different_mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compare_different_mode
INFO: [VRFC 10-2458] undeclared symbol douta, assumed default net type wire [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sim_1/new/compare_different_mode.v:17]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto dfc30d7aab23482aba932efeef899afd --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot compare_different_mode_behav xil_defaultlib.compare_different_mode xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto dfc30d7aab23482aba932efeef899afd --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot compare_different_mode_behav xil_defaultlib.compare_different_mode xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'douta' [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sim_1/new/compare_different_mode.v:17]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_default
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_read_first
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_write_first
Compiling module xil_defaultlib.compare_different_mode
Compiling module xil_defaultlib.glbl
Built simulation snapshot compare_different_mode_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module compare_different_mode.default_mode.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module compare_different_mode.read_first.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module compare_different_mode.write_first.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 487 ns : File "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sim_1/new/compare_different_mode.v" Line 55
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 929.410 ; gain = 0.000
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Register_PortA_Output_of_Memory_Primitives {false}] [get_ips blk_default]
generate_target all [get_files  C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_default/blk_default.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_default'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_default'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_default'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_default'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_default'...
catch { config_ip_cache -export [get_ips -all blk_default] }
export_ip_user_files -of_objects [get_files C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_default/blk_default.xci] -no_script -sync -force -quiet
reset_run blk_default_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.runs/blk_default_synth_1

launch_runs -jobs 12 blk_default_synth_1
[Tue Apr 11 22:43:08 2023] Launched blk_default_synth_1...
Run output will be captured here: C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.runs/blk_default_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_default/blk_default.xci] -directory C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.ip_user_files -ipstatic_source_dir C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.cache/compile_simlib/modelsim} {questa=C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.cache/compile_simlib/questa} {riviera=C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.cache/compile_simlib/riviera} {activehdl=C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/simulate.log"
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'compare_different_mode' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_default.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/coe.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_read_first.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_write_first.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj compare_different_mode_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_write_first/sim/blk_write_first.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_write_first
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_read_first/sim/blk_read_first.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_read_first
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_default/sim/blk_default.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_default
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sim_1/new/compare_different_mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compare_different_mode
INFO: [VRFC 10-2458] undeclared symbol douta, assumed default net type wire [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sim_1/new/compare_different_mode.v:17]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto dfc30d7aab23482aba932efeef899afd --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot compare_different_mode_behav xil_defaultlib.compare_different_mode xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto dfc30d7aab23482aba932efeef899afd --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot compare_different_mode_behav xil_defaultlib.compare_different_mode xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'douta' [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sim_1/new/compare_different_mode.v:17]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_default
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_read_first
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_write_first
Compiling module xil_defaultlib.compare_different_mode
Compiling module xil_defaultlib.glbl
Built simulation snapshot compare_different_mode_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "compare_different_mode_behav -key {Behavioral:sim_1:Functional:compare_different_mode} -tclbatch {compare_different_mode.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source compare_different_mode.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module compare_different_mode.default_mode.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module compare_different_mode.read_first.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module compare_different_mode.write_first.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 487 ns : File "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sim_1/new/compare_different_mode.v" Line 55
INFO: [USF-XSim-96] XSim completed. Design snapshot 'compare_different_mode_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 972.305 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'compare_different_mode' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_default.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/coe.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_read_first.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_write_first.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj compare_different_mode_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_write_first/sim/blk_write_first.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_write_first
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_read_first/sim/blk_read_first.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_read_first
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_default/sim/blk_default.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_default
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sim_1/new/compare_different_mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compare_different_mode
INFO: [VRFC 10-2458] undeclared symbol douta, assumed default net type wire [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sim_1/new/compare_different_mode.v:17]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto dfc30d7aab23482aba932efeef899afd --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot compare_different_mode_behav xil_defaultlib.compare_different_mode xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto dfc30d7aab23482aba932efeef899afd --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot compare_different_mode_behav xil_defaultlib.compare_different_mode xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'douta' [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sim_1/new/compare_different_mode.v:17]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_default
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_read_first
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_write_first
Compiling module xil_defaultlib.compare_different_mode
Compiling module xil_defaultlib.glbl
Built simulation snapshot compare_different_mode_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module compare_different_mode.default_mode.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module compare_different_mode.read_first.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module compare_different_mode.write_first.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 487 ns : File "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sim_1/new/compare_different_mode.v" Line 55
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 972.305 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'compare_different_mode' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_default.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/coe.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_read_first.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_write_first.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj compare_different_mode_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_write_first/sim/blk_write_first.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_write_first
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_read_first/sim/blk_read_first.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_read_first
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_default/sim/blk_default.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_default
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sim_1/new/compare_different_mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compare_different_mode
INFO: [VRFC 10-2458] undeclared symbol douta, assumed default net type wire [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sim_1/new/compare_different_mode.v:17]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto dfc30d7aab23482aba932efeef899afd --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot compare_different_mode_behav xil_defaultlib.compare_different_mode xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto dfc30d7aab23482aba932efeef899afd --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot compare_different_mode_behav xil_defaultlib.compare_different_mode xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'douta' [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sim_1/new/compare_different_mode.v:17]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_default
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_read_first
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_write_first
Compiling module xil_defaultlib.compare_different_mode
Compiling module xil_defaultlib.glbl
Built simulation snapshot compare_different_mode_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module compare_different_mode.default_mode.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module compare_different_mode.read_first.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module compare_different_mode.write_first.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 332 ns : File "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sim_1/new/compare_different_mode.v" Line 55
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 972.305 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'compare_different_mode' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_default.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/coe.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_read_first.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_write_first.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj compare_different_mode_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_write_first/sim/blk_write_first.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_write_first
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_read_first/sim/blk_read_first.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_read_first
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_default/sim/blk_default.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_default
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sim_1/new/compare_different_mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compare_different_mode
INFO: [VRFC 10-2458] undeclared symbol douta, assumed default net type wire [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sim_1/new/compare_different_mode.v:17]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto dfc30d7aab23482aba932efeef899afd --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot compare_different_mode_behav xil_defaultlib.compare_different_mode xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto dfc30d7aab23482aba932efeef899afd --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot compare_different_mode_behav xil_defaultlib.compare_different_mode xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'douta' [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sim_1/new/compare_different_mode.v:17]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_default
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_read_first
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_write_first
Compiling module xil_defaultlib.compare_different_mode
Compiling module xil_defaultlib.glbl
Built simulation snapshot compare_different_mode_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module compare_different_mode.default_mode.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module compare_different_mode.read_first.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module compare_different_mode.write_first.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 342 ns : File "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sim_1/new/compare_different_mode.v" Line 55
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 972.305 ; gain = 0.000
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'compare_different_mode' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_default.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/coe.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_read_first.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_write_first.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj compare_different_mode_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_write_first/sim/blk_write_first.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_write_first
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_read_first/sim/blk_read_first.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_read_first
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_default/sim/blk_default.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_default
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sim_1/new/compare_different_mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compare_different_mode
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto dfc30d7aab23482aba932efeef899afd --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot compare_different_mode_behav xil_defaultlib.compare_different_mode xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto dfc30d7aab23482aba932efeef899afd --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot compare_different_mode_behav xil_defaultlib.compare_different_mode xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_default
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_read_first
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_write_first
Compiling module xil_defaultlib.compare_different_mode
Compiling module xil_defaultlib.glbl
Built simulation snapshot compare_different_mode_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module compare_different_mode.default_mode.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module compare_different_mode.read_first.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module compare_different_mode.write_first.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 342 ns : File "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sim_1/new/compare_different_mode.v" Line 55
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 972.305 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'compare_different_mode' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_default.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/coe.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_read_first.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_write_first.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj compare_different_mode_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_write_first/sim/blk_write_first.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_write_first
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_read_first/sim/blk_read_first.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_read_first
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_default/sim/blk_default.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_default
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sim_1/new/compare_different_mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compare_different_mode
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto dfc30d7aab23482aba932efeef899afd --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot compare_different_mode_behav xil_defaultlib.compare_different_mode xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto dfc30d7aab23482aba932efeef899afd --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot compare_different_mode_behav xil_defaultlib.compare_different_mode xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_default
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_read_first
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_write_first
Compiling module xil_defaultlib.compare_different_mode
Compiling module xil_defaultlib.glbl
Built simulation snapshot compare_different_mode_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module compare_different_mode.default_mode.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module compare_different_mode.read_first.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module compare_different_mode.write_first.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 352 ns : File "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sim_1/new/compare_different_mode.v" Line 58
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 972.305 ; gain = 0.000
run 10 us
run all
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 972.305 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'compare_different_mode' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_default.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/coe.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_read_first.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_write_first.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj compare_different_mode_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto dfc30d7aab23482aba932efeef899afd --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot compare_different_mode_behav xil_defaultlib.compare_different_mode xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto dfc30d7aab23482aba932efeef899afd --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot compare_different_mode_behav xil_defaultlib.compare_different_mode xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module compare_different_mode.default_mode.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module compare_different_mode.read_first.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module compare_different_mode.write_first.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 352 ns : File "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sim_1/new/compare_different_mode.v" Line 58
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 972.305 ; gain = 0.000
run 10 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'compare_different_mode' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_default.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/coe.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_read_first.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_write_first.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj compare_different_mode_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_write_first/sim/blk_write_first.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_write_first
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_read_first/sim/blk_read_first.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_read_first
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_default/sim/blk_default.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_default
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sim_1/new/compare_different_mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compare_different_mode
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto dfc30d7aab23482aba932efeef899afd --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot compare_different_mode_behav xil_defaultlib.compare_different_mode xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto dfc30d7aab23482aba932efeef899afd --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot compare_different_mode_behav xil_defaultlib.compare_different_mode xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_default
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_read_first
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_write_first
Compiling module xil_defaultlib.compare_different_mode
Compiling module xil_defaultlib.glbl
Built simulation snapshot compare_different_mode_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module compare_different_mode.default_mode.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module compare_different_mode.read_first.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module compare_different_mode.write_first.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 362 ns : File "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sim_1/new/compare_different_mode.v" Line 59
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 972.305 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 11 23:11:14 2023...
