
2021RoboTrace_1.5.1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001b4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00017840  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b1c  08017a00  08017a00  00027a00  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801851c  0801851c  000301dc  2**0
                  CONTENTS
  4 .ARM          00000008  0801851c  0801851c  0002851c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08018524  08018524  000301dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08018524  08018524  00028524  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801852c  0801852c  0002852c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08018530  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0003bc28  200001e0  0801870c  000301e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000c00  2003be08  0801870c  0003be08  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000301dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   000373e2  00000000  00000000  0003020c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00007a2b  00000000  00000000  000675ee  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000021b0  00000000  00000000  0006f020  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001ee0  00000000  00000000  000711d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0003772d  00000000  00000000  000730b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00025b49  00000000  00000000  000aa7dd  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0011072f  00000000  00000000  000d0326  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001e0a55  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a3f8  00000000  00000000  001e0ad0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200001e0 	.word	0x200001e0
 80001dc:	00000000 	.word	0x00000000
 80001e0:	080179e8 	.word	0x080179e8

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	200001e4 	.word	0x200001e4
 80001fc:	080179e8 	.word	0x080179e8

08000200 <strlen>:
 8000200:	4603      	mov	r3, r0
 8000202:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000206:	2a00      	cmp	r2, #0
 8000208:	d1fb      	bne.n	8000202 <strlen+0x2>
 800020a:	1a18      	subs	r0, r3, r0
 800020c:	3801      	subs	r0, #1
 800020e:	4770      	bx	lr

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ee:	f1a4 0401 	sub.w	r4, r4, #1
 80003f2:	d1e9      	bne.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2uiz>:
 8000bd8:	004a      	lsls	r2, r1, #1
 8000bda:	d211      	bcs.n	8000c00 <__aeabi_d2uiz+0x28>
 8000bdc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000be0:	d211      	bcs.n	8000c06 <__aeabi_d2uiz+0x2e>
 8000be2:	d50d      	bpl.n	8000c00 <__aeabi_d2uiz+0x28>
 8000be4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000be8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bec:	d40e      	bmi.n	8000c0c <__aeabi_d2uiz+0x34>
 8000bee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_d2uiz+0x3a>
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2f>:
 8000c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c20:	bf24      	itt	cs
 8000c22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c2a:	d90d      	bls.n	8000c48 <__aeabi_d2f+0x30>
 8000c2c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c38:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c40:	bf08      	it	eq
 8000c42:	f020 0001 	biceq.w	r0, r0, #1
 8000c46:	4770      	bx	lr
 8000c48:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c4c:	d121      	bne.n	8000c92 <__aeabi_d2f+0x7a>
 8000c4e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c52:	bfbc      	itt	lt
 8000c54:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c58:	4770      	bxlt	lr
 8000c5a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c62:	f1c2 0218 	rsb	r2, r2, #24
 8000c66:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c6e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c72:	bf18      	it	ne
 8000c74:	f040 0001 	orrne.w	r0, r0, #1
 8000c78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c84:	ea40 000c 	orr.w	r0, r0, ip
 8000c88:	fa23 f302 	lsr.w	r3, r3, r2
 8000c8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c90:	e7cc      	b.n	8000c2c <__aeabi_d2f+0x14>
 8000c92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c96:	d107      	bne.n	8000ca8 <__aeabi_d2f+0x90>
 8000c98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c9c:	bf1e      	ittt	ne
 8000c9e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ca2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ca6:	4770      	bxne	lr
 8000ca8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cac:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cb0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_uldivmod>:
 8000cb8:	b953      	cbnz	r3, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cba:	b94a      	cbnz	r2, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cbc:	2900      	cmp	r1, #0
 8000cbe:	bf08      	it	eq
 8000cc0:	2800      	cmpeq	r0, #0
 8000cc2:	bf1c      	itt	ne
 8000cc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000ccc:	f000 b972 	b.w	8000fb4 <__aeabi_idiv0>
 8000cd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cd8:	f000 f806 	bl	8000ce8 <__udivmoddi4>
 8000cdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ce0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce4:	b004      	add	sp, #16
 8000ce6:	4770      	bx	lr

08000ce8 <__udivmoddi4>:
 8000ce8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cec:	9e08      	ldr	r6, [sp, #32]
 8000cee:	4604      	mov	r4, r0
 8000cf0:	4688      	mov	r8, r1
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d14b      	bne.n	8000d8e <__udivmoddi4+0xa6>
 8000cf6:	428a      	cmp	r2, r1
 8000cf8:	4615      	mov	r5, r2
 8000cfa:	d967      	bls.n	8000dcc <__udivmoddi4+0xe4>
 8000cfc:	fab2 f282 	clz	r2, r2
 8000d00:	b14a      	cbz	r2, 8000d16 <__udivmoddi4+0x2e>
 8000d02:	f1c2 0720 	rsb	r7, r2, #32
 8000d06:	fa01 f302 	lsl.w	r3, r1, r2
 8000d0a:	fa20 f707 	lsr.w	r7, r0, r7
 8000d0e:	4095      	lsls	r5, r2
 8000d10:	ea47 0803 	orr.w	r8, r7, r3
 8000d14:	4094      	lsls	r4, r2
 8000d16:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d1a:	0c23      	lsrs	r3, r4, #16
 8000d1c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000d20:	fa1f fc85 	uxth.w	ip, r5
 8000d24:	fb0e 8817 	mls	r8, lr, r7, r8
 8000d28:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d2c:	fb07 f10c 	mul.w	r1, r7, ip
 8000d30:	4299      	cmp	r1, r3
 8000d32:	d909      	bls.n	8000d48 <__udivmoddi4+0x60>
 8000d34:	18eb      	adds	r3, r5, r3
 8000d36:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d3a:	f080 811b 	bcs.w	8000f74 <__udivmoddi4+0x28c>
 8000d3e:	4299      	cmp	r1, r3
 8000d40:	f240 8118 	bls.w	8000f74 <__udivmoddi4+0x28c>
 8000d44:	3f02      	subs	r7, #2
 8000d46:	442b      	add	r3, r5
 8000d48:	1a5b      	subs	r3, r3, r1
 8000d4a:	b2a4      	uxth	r4, r4
 8000d4c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d50:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d54:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d58:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d5c:	45a4      	cmp	ip, r4
 8000d5e:	d909      	bls.n	8000d74 <__udivmoddi4+0x8c>
 8000d60:	192c      	adds	r4, r5, r4
 8000d62:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d66:	f080 8107 	bcs.w	8000f78 <__udivmoddi4+0x290>
 8000d6a:	45a4      	cmp	ip, r4
 8000d6c:	f240 8104 	bls.w	8000f78 <__udivmoddi4+0x290>
 8000d70:	3802      	subs	r0, #2
 8000d72:	442c      	add	r4, r5
 8000d74:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d78:	eba4 040c 	sub.w	r4, r4, ip
 8000d7c:	2700      	movs	r7, #0
 8000d7e:	b11e      	cbz	r6, 8000d88 <__udivmoddi4+0xa0>
 8000d80:	40d4      	lsrs	r4, r2
 8000d82:	2300      	movs	r3, #0
 8000d84:	e9c6 4300 	strd	r4, r3, [r6]
 8000d88:	4639      	mov	r1, r7
 8000d8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d8e:	428b      	cmp	r3, r1
 8000d90:	d909      	bls.n	8000da6 <__udivmoddi4+0xbe>
 8000d92:	2e00      	cmp	r6, #0
 8000d94:	f000 80eb 	beq.w	8000f6e <__udivmoddi4+0x286>
 8000d98:	2700      	movs	r7, #0
 8000d9a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d9e:	4638      	mov	r0, r7
 8000da0:	4639      	mov	r1, r7
 8000da2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000da6:	fab3 f783 	clz	r7, r3
 8000daa:	2f00      	cmp	r7, #0
 8000dac:	d147      	bne.n	8000e3e <__udivmoddi4+0x156>
 8000dae:	428b      	cmp	r3, r1
 8000db0:	d302      	bcc.n	8000db8 <__udivmoddi4+0xd0>
 8000db2:	4282      	cmp	r2, r0
 8000db4:	f200 80fa 	bhi.w	8000fac <__udivmoddi4+0x2c4>
 8000db8:	1a84      	subs	r4, r0, r2
 8000dba:	eb61 0303 	sbc.w	r3, r1, r3
 8000dbe:	2001      	movs	r0, #1
 8000dc0:	4698      	mov	r8, r3
 8000dc2:	2e00      	cmp	r6, #0
 8000dc4:	d0e0      	beq.n	8000d88 <__udivmoddi4+0xa0>
 8000dc6:	e9c6 4800 	strd	r4, r8, [r6]
 8000dca:	e7dd      	b.n	8000d88 <__udivmoddi4+0xa0>
 8000dcc:	b902      	cbnz	r2, 8000dd0 <__udivmoddi4+0xe8>
 8000dce:	deff      	udf	#255	; 0xff
 8000dd0:	fab2 f282 	clz	r2, r2
 8000dd4:	2a00      	cmp	r2, #0
 8000dd6:	f040 808f 	bne.w	8000ef8 <__udivmoddi4+0x210>
 8000dda:	1b49      	subs	r1, r1, r5
 8000ddc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000de0:	fa1f f885 	uxth.w	r8, r5
 8000de4:	2701      	movs	r7, #1
 8000de6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dea:	0c23      	lsrs	r3, r4, #16
 8000dec:	fb0e 111c 	mls	r1, lr, ip, r1
 8000df0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000df4:	fb08 f10c 	mul.w	r1, r8, ip
 8000df8:	4299      	cmp	r1, r3
 8000dfa:	d907      	bls.n	8000e0c <__udivmoddi4+0x124>
 8000dfc:	18eb      	adds	r3, r5, r3
 8000dfe:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000e02:	d202      	bcs.n	8000e0a <__udivmoddi4+0x122>
 8000e04:	4299      	cmp	r1, r3
 8000e06:	f200 80cd 	bhi.w	8000fa4 <__udivmoddi4+0x2bc>
 8000e0a:	4684      	mov	ip, r0
 8000e0c:	1a59      	subs	r1, r3, r1
 8000e0e:	b2a3      	uxth	r3, r4
 8000e10:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e14:	fb0e 1410 	mls	r4, lr, r0, r1
 8000e18:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000e1c:	fb08 f800 	mul.w	r8, r8, r0
 8000e20:	45a0      	cmp	r8, r4
 8000e22:	d907      	bls.n	8000e34 <__udivmoddi4+0x14c>
 8000e24:	192c      	adds	r4, r5, r4
 8000e26:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e2a:	d202      	bcs.n	8000e32 <__udivmoddi4+0x14a>
 8000e2c:	45a0      	cmp	r8, r4
 8000e2e:	f200 80b6 	bhi.w	8000f9e <__udivmoddi4+0x2b6>
 8000e32:	4618      	mov	r0, r3
 8000e34:	eba4 0408 	sub.w	r4, r4, r8
 8000e38:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e3c:	e79f      	b.n	8000d7e <__udivmoddi4+0x96>
 8000e3e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e42:	40bb      	lsls	r3, r7
 8000e44:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e48:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e4c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e50:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e54:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e58:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e5c:	4325      	orrs	r5, r4
 8000e5e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e62:	0c2c      	lsrs	r4, r5, #16
 8000e64:	fb08 3319 	mls	r3, r8, r9, r3
 8000e68:	fa1f fa8e 	uxth.w	sl, lr
 8000e6c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e70:	fb09 f40a 	mul.w	r4, r9, sl
 8000e74:	429c      	cmp	r4, r3
 8000e76:	fa02 f207 	lsl.w	r2, r2, r7
 8000e7a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e7e:	d90b      	bls.n	8000e98 <__udivmoddi4+0x1b0>
 8000e80:	eb1e 0303 	adds.w	r3, lr, r3
 8000e84:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e88:	f080 8087 	bcs.w	8000f9a <__udivmoddi4+0x2b2>
 8000e8c:	429c      	cmp	r4, r3
 8000e8e:	f240 8084 	bls.w	8000f9a <__udivmoddi4+0x2b2>
 8000e92:	f1a9 0902 	sub.w	r9, r9, #2
 8000e96:	4473      	add	r3, lr
 8000e98:	1b1b      	subs	r3, r3, r4
 8000e9a:	b2ad      	uxth	r5, r5
 8000e9c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ea0:	fb08 3310 	mls	r3, r8, r0, r3
 8000ea4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000ea8:	fb00 fa0a 	mul.w	sl, r0, sl
 8000eac:	45a2      	cmp	sl, r4
 8000eae:	d908      	bls.n	8000ec2 <__udivmoddi4+0x1da>
 8000eb0:	eb1e 0404 	adds.w	r4, lr, r4
 8000eb4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000eb8:	d26b      	bcs.n	8000f92 <__udivmoddi4+0x2aa>
 8000eba:	45a2      	cmp	sl, r4
 8000ebc:	d969      	bls.n	8000f92 <__udivmoddi4+0x2aa>
 8000ebe:	3802      	subs	r0, #2
 8000ec0:	4474      	add	r4, lr
 8000ec2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ec6:	fba0 8902 	umull	r8, r9, r0, r2
 8000eca:	eba4 040a 	sub.w	r4, r4, sl
 8000ece:	454c      	cmp	r4, r9
 8000ed0:	46c2      	mov	sl, r8
 8000ed2:	464b      	mov	r3, r9
 8000ed4:	d354      	bcc.n	8000f80 <__udivmoddi4+0x298>
 8000ed6:	d051      	beq.n	8000f7c <__udivmoddi4+0x294>
 8000ed8:	2e00      	cmp	r6, #0
 8000eda:	d069      	beq.n	8000fb0 <__udivmoddi4+0x2c8>
 8000edc:	ebb1 050a 	subs.w	r5, r1, sl
 8000ee0:	eb64 0403 	sbc.w	r4, r4, r3
 8000ee4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000ee8:	40fd      	lsrs	r5, r7
 8000eea:	40fc      	lsrs	r4, r7
 8000eec:	ea4c 0505 	orr.w	r5, ip, r5
 8000ef0:	e9c6 5400 	strd	r5, r4, [r6]
 8000ef4:	2700      	movs	r7, #0
 8000ef6:	e747      	b.n	8000d88 <__udivmoddi4+0xa0>
 8000ef8:	f1c2 0320 	rsb	r3, r2, #32
 8000efc:	fa20 f703 	lsr.w	r7, r0, r3
 8000f00:	4095      	lsls	r5, r2
 8000f02:	fa01 f002 	lsl.w	r0, r1, r2
 8000f06:	fa21 f303 	lsr.w	r3, r1, r3
 8000f0a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000f0e:	4338      	orrs	r0, r7
 8000f10:	0c01      	lsrs	r1, r0, #16
 8000f12:	fbb3 f7fe 	udiv	r7, r3, lr
 8000f16:	fa1f f885 	uxth.w	r8, r5
 8000f1a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000f1e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f22:	fb07 f308 	mul.w	r3, r7, r8
 8000f26:	428b      	cmp	r3, r1
 8000f28:	fa04 f402 	lsl.w	r4, r4, r2
 8000f2c:	d907      	bls.n	8000f3e <__udivmoddi4+0x256>
 8000f2e:	1869      	adds	r1, r5, r1
 8000f30:	f107 3cff 	add.w	ip, r7, #4294967295
 8000f34:	d22f      	bcs.n	8000f96 <__udivmoddi4+0x2ae>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	d92d      	bls.n	8000f96 <__udivmoddi4+0x2ae>
 8000f3a:	3f02      	subs	r7, #2
 8000f3c:	4429      	add	r1, r5
 8000f3e:	1acb      	subs	r3, r1, r3
 8000f40:	b281      	uxth	r1, r0
 8000f42:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f46:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f4a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f4e:	fb00 f308 	mul.w	r3, r0, r8
 8000f52:	428b      	cmp	r3, r1
 8000f54:	d907      	bls.n	8000f66 <__udivmoddi4+0x27e>
 8000f56:	1869      	adds	r1, r5, r1
 8000f58:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f5c:	d217      	bcs.n	8000f8e <__udivmoddi4+0x2a6>
 8000f5e:	428b      	cmp	r3, r1
 8000f60:	d915      	bls.n	8000f8e <__udivmoddi4+0x2a6>
 8000f62:	3802      	subs	r0, #2
 8000f64:	4429      	add	r1, r5
 8000f66:	1ac9      	subs	r1, r1, r3
 8000f68:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f6c:	e73b      	b.n	8000de6 <__udivmoddi4+0xfe>
 8000f6e:	4637      	mov	r7, r6
 8000f70:	4630      	mov	r0, r6
 8000f72:	e709      	b.n	8000d88 <__udivmoddi4+0xa0>
 8000f74:	4607      	mov	r7, r0
 8000f76:	e6e7      	b.n	8000d48 <__udivmoddi4+0x60>
 8000f78:	4618      	mov	r0, r3
 8000f7a:	e6fb      	b.n	8000d74 <__udivmoddi4+0x8c>
 8000f7c:	4541      	cmp	r1, r8
 8000f7e:	d2ab      	bcs.n	8000ed8 <__udivmoddi4+0x1f0>
 8000f80:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f84:	eb69 020e 	sbc.w	r2, r9, lr
 8000f88:	3801      	subs	r0, #1
 8000f8a:	4613      	mov	r3, r2
 8000f8c:	e7a4      	b.n	8000ed8 <__udivmoddi4+0x1f0>
 8000f8e:	4660      	mov	r0, ip
 8000f90:	e7e9      	b.n	8000f66 <__udivmoddi4+0x27e>
 8000f92:	4618      	mov	r0, r3
 8000f94:	e795      	b.n	8000ec2 <__udivmoddi4+0x1da>
 8000f96:	4667      	mov	r7, ip
 8000f98:	e7d1      	b.n	8000f3e <__udivmoddi4+0x256>
 8000f9a:	4681      	mov	r9, r0
 8000f9c:	e77c      	b.n	8000e98 <__udivmoddi4+0x1b0>
 8000f9e:	3802      	subs	r0, #2
 8000fa0:	442c      	add	r4, r5
 8000fa2:	e747      	b.n	8000e34 <__udivmoddi4+0x14c>
 8000fa4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fa8:	442b      	add	r3, r5
 8000faa:	e72f      	b.n	8000e0c <__udivmoddi4+0x124>
 8000fac:	4638      	mov	r0, r7
 8000fae:	e708      	b.n	8000dc2 <__udivmoddi4+0xda>
 8000fb0:	4637      	mov	r7, r6
 8000fb2:	e6e9      	b.n	8000d88 <__udivmoddi4+0xa0>

08000fb4 <__aeabi_idiv0>:
 8000fb4:	4770      	bx	lr
 8000fb6:	bf00      	nop

08000fb8 <lcd_cmd>:

extern I2C_HandleTypeDef hi2c1;

#define SLAVEADRESS (0x3E<<1)

void lcd_cmd(uint8_t cmd) {
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b086      	sub	sp, #24
 8000fbc:	af02      	add	r7, sp, #8
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	71fb      	strb	r3, [r7, #7]
	uint8_t Txcmd[2] = { 0x00 , cmd };
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	733b      	strb	r3, [r7, #12]
 8000fc6:	79fb      	ldrb	r3, [r7, #7]
 8000fc8:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1,SLAVEADRESS,Txcmd,2,100);
 8000fca:	f107 020c 	add.w	r2, r7, #12
 8000fce:	2364      	movs	r3, #100	; 0x64
 8000fd0:	9300      	str	r3, [sp, #0]
 8000fd2:	2302      	movs	r3, #2
 8000fd4:	217c      	movs	r1, #124	; 0x7c
 8000fd6:	4803      	ldr	r0, [pc, #12]	; (8000fe4 <lcd_cmd+0x2c>)
 8000fd8:	f007 fc5a 	bl	8008890 <HAL_I2C_Master_Transmit>
}
 8000fdc:	bf00      	nop
 8000fde:	3710      	adds	r7, #16
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bd80      	pop	{r7, pc}
 8000fe4:	20039900 	.word	0x20039900

08000fe8 <lcd_data>:

void lcd_data(uint8_t data) {
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b086      	sub	sp, #24
 8000fec:	af02      	add	r7, sp, #8
 8000fee:	4603      	mov	r3, r0
 8000ff0:	71fb      	strb	r3, [r7, #7]
	uint8_t Txdata[2] = { 0x40 , data };
 8000ff2:	2340      	movs	r3, #64	; 0x40
 8000ff4:	733b      	strb	r3, [r7, #12]
 8000ff6:	79fb      	ldrb	r3, [r7, #7]
 8000ff8:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1,SLAVEADRESS,Txdata,2,100);
 8000ffa:	f107 020c 	add.w	r2, r7, #12
 8000ffe:	2364      	movs	r3, #100	; 0x64
 8001000:	9300      	str	r3, [sp, #0]
 8001002:	2302      	movs	r3, #2
 8001004:	217c      	movs	r1, #124	; 0x7c
 8001006:	4803      	ldr	r0, [pc, #12]	; (8001014 <lcd_data+0x2c>)
 8001008:	f007 fc42 	bl	8008890 <HAL_I2C_Master_Transmit>
}
 800100c:	bf00      	nop
 800100e:	3710      	adds	r7, #16
 8001010:	46bd      	mov	sp, r7
 8001012:	bd80      	pop	{r7, pc}
 8001014:	20039900 	.word	0x20039900

08001018 <lcd_init>:

void lcd_init(){
 8001018:	b580      	push	{r7, lr}
 800101a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);//lcd_reset_pin
 800101c:	2201      	movs	r2, #1
 800101e:	2110      	movs	r1, #16
 8001020:	481e      	ldr	r0, [pc, #120]	; (800109c <lcd_init+0x84>)
 8001022:	f007 facb 	bl	80085bc <HAL_GPIO_WritePin>
	HAL_Delay(40);
 8001026:	2028      	movs	r0, #40	; 0x28
 8001028:	f006 f832 	bl	8007090 <HAL_Delay>
	lcd_cmd(0x38);
 800102c:	2038      	movs	r0, #56	; 0x38
 800102e:	f7ff ffc3 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001032:	2001      	movs	r0, #1
 8001034:	f006 f82c 	bl	8007090 <HAL_Delay>
	lcd_cmd(0x39);
 8001038:	2039      	movs	r0, #57	; 0x39
 800103a:	f7ff ffbd 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 800103e:	2001      	movs	r0, #1
 8001040:	f006 f826 	bl	8007090 <HAL_Delay>
	lcd_cmd(0x14);
 8001044:	2014      	movs	r0, #20
 8001046:	f7ff ffb7 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 800104a:	2001      	movs	r0, #1
 800104c:	f006 f820 	bl	8007090 <HAL_Delay>
	lcd_cmd(0x70);
 8001050:	2070      	movs	r0, #112	; 0x70
 8001052:	f7ff ffb1 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001056:	2001      	movs	r0, #1
 8001058:	f006 f81a 	bl	8007090 <HAL_Delay>
	lcd_cmd(0x56);
 800105c:	2056      	movs	r0, #86	; 0x56
 800105e:	f7ff ffab 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001062:	2001      	movs	r0, #1
 8001064:	f006 f814 	bl	8007090 <HAL_Delay>
	lcd_cmd(0x6C);
 8001068:	206c      	movs	r0, #108	; 0x6c
 800106a:	f7ff ffa5 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(200);
 800106e:	20c8      	movs	r0, #200	; 0xc8
 8001070:	f006 f80e 	bl	8007090 <HAL_Delay>
	lcd_cmd(0x38);
 8001074:	2038      	movs	r0, #56	; 0x38
 8001076:	f7ff ff9f 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 800107a:	2001      	movs	r0, #1
 800107c:	f006 f808 	bl	8007090 <HAL_Delay>
	lcd_cmd(0x0C);
 8001080:	200c      	movs	r0, #12
 8001082:	f7ff ff99 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001086:	2001      	movs	r0, #1
 8001088:	f006 f802 	bl	8007090 <HAL_Delay>
	lcd_cmd(0x01);
 800108c:	2001      	movs	r0, #1
 800108e:	f7ff ff93 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001092:	2001      	movs	r0, #1
 8001094:	f005 fffc 	bl	8007090 <HAL_Delay>
}
 8001098:	bf00      	nop
 800109a:	bd80      	pop	{r7, pc}
 800109c:	40020000 	.word	0x40020000

080010a0 <lcd_clear>:

void lcd_clear(){
 80010a0:	b580      	push	{r7, lr}
 80010a2:	af00      	add	r7, sp, #0
	lcd_cmd(0x01);
 80010a4:	2001      	movs	r0, #1
 80010a6:	f7ff ff87 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 80010aa:	2001      	movs	r0, #1
 80010ac:	f005 fff0 	bl	8007090 <HAL_Delay>
	lcd_cmd(0x02);
 80010b0:	2002      	movs	r0, #2
 80010b2:	f7ff ff81 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 80010b6:	2001      	movs	r0, #1
 80010b8:	f005 ffea 	bl	8007090 <HAL_Delay>
}
 80010bc:	bf00      	nop
 80010be:	bd80      	pop	{r7, pc}

080010c0 <lcd_locate>:

void lcd_locate(int x, int y) {
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b082      	sub	sp, #8
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
 80010c8:	6039      	str	r1, [r7, #0]
	lcd_cmd(0x80 + y*0x40 + x);
 80010ca:	683b      	ldr	r3, [r7, #0]
 80010cc:	3302      	adds	r3, #2
 80010ce:	b2db      	uxtb	r3, r3
 80010d0:	019b      	lsls	r3, r3, #6
 80010d2:	b2da      	uxtb	r2, r3
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	b2db      	uxtb	r3, r3
 80010d8:	4413      	add	r3, r2
 80010da:	b2db      	uxtb	r3, r3
 80010dc:	4618      	mov	r0, r3
 80010de:	f7ff ff6b 	bl	8000fb8 <lcd_cmd>
}
 80010e2:	bf00      	nop
 80010e4:	3708      	adds	r7, #8
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}

080010ea <lcd_print>:

void lcd_print(const char *str) {
 80010ea:	b580      	push	{r7, lr}
 80010ec:	b082      	sub	sp, #8
 80010ee:	af00      	add	r7, sp, #0
 80010f0:	6078      	str	r0, [r7, #4]
	while(*str != '\0')
 80010f2:	e007      	b.n	8001104 <lcd_print+0x1a>
	{
			lcd_data(*str);
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	781b      	ldrb	r3, [r3, #0]
 80010f8:	4618      	mov	r0, r3
 80010fa:	f7ff ff75 	bl	8000fe8 <lcd_data>
			str++;
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	3301      	adds	r3, #1
 8001102:	607b      	str	r3, [r7, #4]
	while(*str != '\0')
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	781b      	ldrb	r3, [r3, #0]
 8001108:	2b00      	cmp	r3, #0
 800110a:	d1f3      	bne.n	80010f4 <lcd_print+0xa>
	}
}
 800110c:	bf00      	nop
 800110e:	3708      	adds	r7, #8
 8001110:	46bd      	mov	sp, r7
 8001112:	bd80      	pop	{r7, pc}

08001114 <lcd_printf>:

short lcd_printf(const char *format, ...) {
 8001114:	b40f      	push	{r0, r1, r2, r3}
 8001116:	b580      	push	{r7, lr}
 8001118:	b088      	sub	sp, #32
 800111a:	af00      	add	r7, sp, #0
	va_list argptr;
	char lcd_bff[20];
	short ret;

  va_start(argptr, format);
 800111c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001120:	61bb      	str	r3, [r7, #24]
  ret = vsprintf(lcd_bff, format, argptr);
 8001122:	1d3b      	adds	r3, r7, #4
 8001124:	69ba      	ldr	r2, [r7, #24]
 8001126:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001128:	4618      	mov	r0, r3
 800112a:	f013 fbb5 	bl	8014898 <vsiprintf>
 800112e:	4603      	mov	r3, r0
 8001130:	83fb      	strh	r3, [r7, #30]
	va_end(argptr);

	if(ret>0) {
 8001132:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001136:	2b00      	cmp	r3, #0
 8001138:	dd03      	ble.n	8001142 <lcd_printf+0x2e>
		lcd_print(lcd_bff);
 800113a:	1d3b      	adds	r3, r7, #4
 800113c:	4618      	mov	r0, r3
 800113e:	f7ff ffd4 	bl	80010ea <lcd_print>
	}

	return ret;
 8001142:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
}
 8001146:	4618      	mov	r0, r3
 8001148:	3720      	adds	r7, #32
 800114a:	46bd      	mov	sp, r7
 800114c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001150:	b004      	add	sp, #16
 8001152:	4770      	bx	lr

08001154 <_ZN7EncoderC1Ev>:

float monitor_distance;
float monitor_cnt_l;
float monitor_cnt_l_lpf;

Encoder::Encoder() : cnt_l_(0), cnt_r_(0), distance_(0), total_cnt_l_(0), total_cnt_r_(0), total_distance_(0){}
 8001154:	b480      	push	{r7}
 8001156:	b083      	sub	sp, #12
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	f04f 0200 	mov.w	r2, #0
 8001162:	601a      	str	r2, [r3, #0]
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	f04f 0200 	mov.w	r2, #0
 800116a:	605a      	str	r2, [r3, #4]
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	f04f 0200 	mov.w	r2, #0
 8001172:	609a      	str	r2, [r3, #8]
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	f04f 0200 	mov.w	r2, #0
 800117a:	60da      	str	r2, [r3, #12]
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	f04f 0200 	mov.w	r2, #0
 8001182:	611a      	str	r2, [r3, #16]
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	f04f 0200 	mov.w	r2, #0
 800118a:	615a      	str	r2, [r3, #20]
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	4618      	mov	r0, r3
 8001190:	370c      	adds	r7, #12
 8001192:	46bd      	mov	sp, r7
 8001194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001198:	4770      	bx	lr
	...

0800119c <_ZN7Encoder4initEv>:

void Encoder::init()
{
 800119c:	b580      	push	{r7, lr}
 800119e:	b082      	sub	sp, #8
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	6078      	str	r0, [r7, #4]
	HAL_TIM_Encoder_Start(&htim1,TIM_CHANNEL_ALL);
 80011a4:	213c      	movs	r1, #60	; 0x3c
 80011a6:	4809      	ldr	r0, [pc, #36]	; (80011cc <_ZN7Encoder4initEv+0x30>)
 80011a8:	f00b fa0a 	bl	800c5c0 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim8,TIM_CHANNEL_ALL);
 80011ac:	213c      	movs	r1, #60	; 0x3c
 80011ae:	4808      	ldr	r0, [pc, #32]	; (80011d0 <_ZN7Encoder4initEv+0x34>)
 80011b0:	f00b fa06 	bl	800c5c0 <HAL_TIM_Encoder_Start>
	TIM1 -> CNT = CNT_OFFSET;
 80011b4:	4b07      	ldr	r3, [pc, #28]	; (80011d4 <_ZN7Encoder4initEv+0x38>)
 80011b6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80011ba:	625a      	str	r2, [r3, #36]	; 0x24
	TIM8 -> CNT = CNT_OFFSET;
 80011bc:	4b06      	ldr	r3, [pc, #24]	; (80011d8 <_ZN7Encoder4initEv+0x3c>)
 80011be:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80011c2:	625a      	str	r2, [r3, #36]	; 0x24
}
 80011c4:	bf00      	nop
 80011c6:	3708      	adds	r7, #8
 80011c8:	46bd      	mov	sp, r7
 80011ca:	bd80      	pop	{r7, pc}
 80011cc:	20039b54 	.word	0x20039b54
 80011d0:	20039838 	.word	0x20039838
 80011d4:	40010000 	.word	0x40010000
 80011d8:	40010400 	.word	0x40010400
 80011dc:	00000000 	.word	0x00000000

080011e0 <_ZN7Encoder9updateCntEv>:

void Encoder::updateCnt()
{
 80011e0:	b5b0      	push	{r4, r5, r7, lr}
 80011e2:	b084      	sub	sp, #16
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	6078      	str	r0, [r7, #4]
	static float pre_cnt_l, pre_cnt_r;
	float cnt_l = (float(CNT_OFFSET) - float(TIM1 -> CNT)) * CORRECTION_COEFFICIENT;
 80011e8:	4b69      	ldr	r3, [pc, #420]	; (8001390 <_ZN7Encoder9updateCntEv+0x1b0>)
 80011ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011ec:	ee07 3a90 	vmov	s15, r3
 80011f0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80011f4:	ed9f 7a67 	vldr	s14, [pc, #412]	; 8001394 <_ZN7Encoder9updateCntEv+0x1b4>
 80011f8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80011fc:	ed9f 7a66 	vldr	s14, [pc, #408]	; 8001398 <_ZN7Encoder9updateCntEv+0x1b8>
 8001200:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001204:	edc7 7a03 	vstr	s15, [r7, #12]
	float cnt_r = (float(TIM8 -> CNT) - float(CNT_OFFSET)) * CORRECTION_COEFFICIENT;
 8001208:	4b64      	ldr	r3, [pc, #400]	; (800139c <_ZN7Encoder9updateCntEv+0x1bc>)
 800120a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800120c:	ee07 3a90 	vmov	s15, r3
 8001210:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001214:	ed9f 7a5f 	vldr	s14, [pc, #380]	; 8001394 <_ZN7Encoder9updateCntEv+0x1b4>
 8001218:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800121c:	ed9f 7a5e 	vldr	s14, [pc, #376]	; 8001398 <_ZN7Encoder9updateCntEv+0x1b8>
 8001220:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001224:	edc7 7a02 	vstr	s15, [r7, #8]
	monitor_cnt_l = cnt_l;
 8001228:	68fb      	ldr	r3, [r7, #12]
 800122a:	4a5d      	ldr	r2, [pc, #372]	; (80013a0 <_ZN7Encoder9updateCntEv+0x1c0>)
 800122c:	6013      	str	r3, [r2, #0]

	cnt_l_ = ((R_ENC)*(cnt_l) + (1.0 - (R_ENC))* (pre_cnt_l)); // lowpath filter
 800122e:	68fb      	ldr	r3, [r7, #12]
 8001230:	4618      	mov	r0, r3
 8001232:	f7ff f9a1 	bl	8000578 <__aeabi_f2d>
 8001236:	a350      	add	r3, pc, #320	; (adr r3, 8001378 <_ZN7Encoder9updateCntEv+0x198>)
 8001238:	e9d3 2300 	ldrd	r2, r3, [r3]
 800123c:	f7ff f9f4 	bl	8000628 <__aeabi_dmul>
 8001240:	4603      	mov	r3, r0
 8001242:	460c      	mov	r4, r1
 8001244:	4625      	mov	r5, r4
 8001246:	461c      	mov	r4, r3
 8001248:	4b56      	ldr	r3, [pc, #344]	; (80013a4 <_ZN7Encoder9updateCntEv+0x1c4>)
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	4618      	mov	r0, r3
 800124e:	f7ff f993 	bl	8000578 <__aeabi_f2d>
 8001252:	a34b      	add	r3, pc, #300	; (adr r3, 8001380 <_ZN7Encoder9updateCntEv+0x1a0>)
 8001254:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001258:	f7ff f9e6 	bl	8000628 <__aeabi_dmul>
 800125c:	4602      	mov	r2, r0
 800125e:	460b      	mov	r3, r1
 8001260:	4620      	mov	r0, r4
 8001262:	4629      	mov	r1, r5
 8001264:	f7ff f82a 	bl	80002bc <__adddf3>
 8001268:	4603      	mov	r3, r0
 800126a:	460c      	mov	r4, r1
 800126c:	4618      	mov	r0, r3
 800126e:	4621      	mov	r1, r4
 8001270:	f7ff fcd2 	bl	8000c18 <__aeabi_d2f>
 8001274:	4602      	mov	r2, r0
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	601a      	str	r2, [r3, #0]
	cnt_r_ = ((R_ENC)*(cnt_r) + (1.0 - (R_ENC))* (pre_cnt_r)); // lowpath filter
 800127a:	68bb      	ldr	r3, [r7, #8]
 800127c:	4618      	mov	r0, r3
 800127e:	f7ff f97b 	bl	8000578 <__aeabi_f2d>
 8001282:	a33d      	add	r3, pc, #244	; (adr r3, 8001378 <_ZN7Encoder9updateCntEv+0x198>)
 8001284:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001288:	f7ff f9ce 	bl	8000628 <__aeabi_dmul>
 800128c:	4603      	mov	r3, r0
 800128e:	460c      	mov	r4, r1
 8001290:	4625      	mov	r5, r4
 8001292:	461c      	mov	r4, r3
 8001294:	4b44      	ldr	r3, [pc, #272]	; (80013a8 <_ZN7Encoder9updateCntEv+0x1c8>)
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	4618      	mov	r0, r3
 800129a:	f7ff f96d 	bl	8000578 <__aeabi_f2d>
 800129e:	a338      	add	r3, pc, #224	; (adr r3, 8001380 <_ZN7Encoder9updateCntEv+0x1a0>)
 80012a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012a4:	f7ff f9c0 	bl	8000628 <__aeabi_dmul>
 80012a8:	4602      	mov	r2, r0
 80012aa:	460b      	mov	r3, r1
 80012ac:	4620      	mov	r0, r4
 80012ae:	4629      	mov	r1, r5
 80012b0:	f7ff f804 	bl	80002bc <__adddf3>
 80012b4:	4603      	mov	r3, r0
 80012b6:	460c      	mov	r4, r1
 80012b8:	4618      	mov	r0, r3
 80012ba:	4621      	mov	r1, r4
 80012bc:	f7ff fcac 	bl	8000c18 <__aeabi_d2f>
 80012c0:	4602      	mov	r2, r0
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	605a      	str	r2, [r3, #4]
	monitor_cnt_l_lpf = cnt_l_;
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	4a38      	ldr	r2, [pc, #224]	; (80013ac <_ZN7Encoder9updateCntEv+0x1cc>)
 80012cc:	6013      	str	r3, [r2, #0]

	pre_cnt_l = cnt_l_;
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	4a34      	ldr	r2, [pc, #208]	; (80013a4 <_ZN7Encoder9updateCntEv+0x1c4>)
 80012d4:	6013      	str	r3, [r2, #0]
	pre_cnt_r = cnt_r_;
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	685b      	ldr	r3, [r3, #4]
 80012da:	4a33      	ldr	r2, [pc, #204]	; (80013a8 <_ZN7Encoder9updateCntEv+0x1c8>)
 80012dc:	6013      	str	r3, [r2, #0]


	total_cnt_l_ += cnt_l_;
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	ed93 7a03 	vldr	s14, [r3, #12]
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	edd3 7a00 	vldr	s15, [r3]
 80012ea:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	edc3 7a03 	vstr	s15, [r3, #12]
	total_cnt_r_ += cnt_r_;
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	ed93 7a04 	vldr	s14, [r3, #16]
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	edd3 7a01 	vldr	s15, [r3, #4]
 8001300:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	edc3 7a04 	vstr	s15, [r3, #16]

	//distance_ = distance_ + DISTANCE_PER_CNT * (cnt_l_ + cnt_r_) / 2;
	distance_ = DISTANCE_PER_CNT * (cnt_l_ + cnt_r_) / 2;
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	ed93 7a00 	vldr	s14, [r3]
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	edd3 7a01 	vldr	s15, [r3, #4]
 8001316:	ee77 7a27 	vadd.f32	s15, s14, s15
 800131a:	ee17 0a90 	vmov	r0, s15
 800131e:	f7ff f92b 	bl	8000578 <__aeabi_f2d>
 8001322:	a319      	add	r3, pc, #100	; (adr r3, 8001388 <_ZN7Encoder9updateCntEv+0x1a8>)
 8001324:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001328:	f7ff f97e 	bl	8000628 <__aeabi_dmul>
 800132c:	4603      	mov	r3, r0
 800132e:	460c      	mov	r4, r1
 8001330:	4618      	mov	r0, r3
 8001332:	4621      	mov	r1, r4
 8001334:	f04f 0200 	mov.w	r2, #0
 8001338:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800133c:	f7ff fa9e 	bl	800087c <__aeabi_ddiv>
 8001340:	4603      	mov	r3, r0
 8001342:	460c      	mov	r4, r1
 8001344:	4618      	mov	r0, r3
 8001346:	4621      	mov	r1, r4
 8001348:	f7ff fc66 	bl	8000c18 <__aeabi_d2f>
 800134c:	4602      	mov	r2, r0
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	609a      	str	r2, [r3, #8]
	total_distance_ += distance_;
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	ed93 7a05 	vldr	s14, [r3, #20]
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	edd3 7a02 	vldr	s15, [r3, #8]
 800135e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	edc3 7a05 	vstr	s15, [r3, #20]
	monitor_distance = distance_;
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	689b      	ldr	r3, [r3, #8]
 800136c:	4a10      	ldr	r2, [pc, #64]	; (80013b0 <_ZN7Encoder9updateCntEv+0x1d0>)
 800136e:	6013      	str	r3, [r2, #0]
}
 8001370:	bf00      	nop
 8001372:	3710      	adds	r7, #16
 8001374:	46bd      	mov	sp, r7
 8001376:	bdb0      	pop	{r4, r5, r7, pc}
 8001378:	9999999a 	.word	0x9999999a
 800137c:	3fa99999 	.word	0x3fa99999
 8001380:	66666666 	.word	0x66666666
 8001384:	3fee6666 	.word	0x3fee6666
 8001388:	1ab1d998 	.word	0x1ab1d998
 800138c:	3f7830b5 	.word	0x3f7830b5
 8001390:	40010000 	.word	0x40010000
 8001394:	47000000 	.word	0x47000000
 8001398:	3f912547 	.word	0x3f912547
 800139c:	40010400 	.word	0x40010400
 80013a0:	20000200 	.word	0x20000200
 80013a4:	20000208 	.word	0x20000208
 80013a8:	2000020c 	.word	0x2000020c
 80013ac:	20000204 	.word	0x20000204
 80013b0:	200001fc 	.word	0x200001fc

080013b4 <_ZN7Encoder6getCntERfS0_>:

void Encoder::getCnt(float &cnt_l, float &cnt_r)
{
 80013b4:	b480      	push	{r7}
 80013b6:	b085      	sub	sp, #20
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	60f8      	str	r0, [r7, #12]
 80013bc:	60b9      	str	r1, [r7, #8]
 80013be:	607a      	str	r2, [r7, #4]
	cnt_l = cnt_l_;
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	681a      	ldr	r2, [r3, #0]
 80013c4:	68bb      	ldr	r3, [r7, #8]
 80013c6:	601a      	str	r2, [r3, #0]
	cnt_r = cnt_r_;
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	685a      	ldr	r2, [r3, #4]
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	601a      	str	r2, [r3, #0]
}
 80013d0:	bf00      	nop
 80013d2:	3714      	adds	r7, #20
 80013d4:	46bd      	mov	sp, r7
 80013d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013da:	4770      	bx	lr

080013dc <_ZN7Encoder11getDistanceEv>:

float Encoder::getDistance()
{
 80013dc:	b480      	push	{r7}
 80013de:	b083      	sub	sp, #12
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
	return distance_;
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	689b      	ldr	r3, [r3, #8]
 80013e8:	ee07 3a90 	vmov	s15, r3
}
 80013ec:	eeb0 0a67 	vmov.f32	s0, s15
 80013f0:	370c      	adds	r7, #12
 80013f2:	46bd      	mov	sp, r7
 80013f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f8:	4770      	bx	lr

080013fa <_ZN7Encoder13clearDistanceEv>:
{
	return total_distance_;
}

void Encoder::clearDistance()
{
 80013fa:	b480      	push	{r7}
 80013fc:	b083      	sub	sp, #12
 80013fe:	af00      	add	r7, sp, #0
 8001400:	6078      	str	r0, [r7, #4]
	distance_ = 0;
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	f04f 0200 	mov.w	r2, #0
 8001408:	609a      	str	r2, [r3, #8]
}
 800140a:	bf00      	nop
 800140c:	370c      	adds	r7, #12
 800140e:	46bd      	mov	sp, r7
 8001410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001414:	4770      	bx	lr
	...

08001418 <_ZN7Encoder8clearCntEv>:

void Encoder::clearCnt()
{
 8001418:	b480      	push	{r7}
 800141a:	b083      	sub	sp, #12
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
	cnt_l_ = 0;
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	f04f 0200 	mov.w	r2, #0
 8001426:	601a      	str	r2, [r3, #0]
	cnt_r_ = 0;
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	f04f 0200 	mov.w	r2, #0
 800142e:	605a      	str	r2, [r3, #4]
	TIM1 -> CNT = CNT_OFFSET;
 8001430:	4b08      	ldr	r3, [pc, #32]	; (8001454 <_ZN7Encoder8clearCntEv+0x3c>)
 8001432:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001436:	625a      	str	r2, [r3, #36]	; 0x24
	TIM8 -> CNT = CNT_OFFSET;
 8001438:	4b07      	ldr	r3, [pc, #28]	; (8001458 <_ZN7Encoder8clearCntEv+0x40>)
 800143a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800143e:	625a      	str	r2, [r3, #36]	; 0x24
	distance_ = 0;
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	f04f 0200 	mov.w	r2, #0
 8001446:	609a      	str	r2, [r3, #8]
}
 8001448:	bf00      	nop
 800144a:	370c      	adds	r7, #12
 800144c:	46bd      	mov	sp, r7
 800144e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001452:	4770      	bx	lr
 8001454:	40010000 	.word	0x40010000
 8001458:	40010400 	.word	0x40010400

0800145c <_ZN7Encoder13clearTotalCntEv>:
{
	return (total_cnt_l_ + total_cnt_r_) / 2;
}

void Encoder::clearTotalCnt()
{
 800145c:	b480      	push	{r7}
 800145e:	b083      	sub	sp, #12
 8001460:	af00      	add	r7, sp, #0
 8001462:	6078      	str	r0, [r7, #4]
	total_cnt_l_ = 0;
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	f04f 0200 	mov.w	r2, #0
 800146a:	60da      	str	r2, [r3, #12]
	total_cnt_r_ = 0;
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	f04f 0200 	mov.w	r2, #0
 8001472:	611a      	str	r2, [r3, #16]
	total_distance_ = 0;
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	f04f 0200 	mov.w	r2, #0
 800147a:	615a      	str	r2, [r3, #20]
}
 800147c:	bf00      	nop
 800147e:	370c      	adds	r7, #12
 8001480:	46bd      	mov	sp, r7
 8001482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001486:	4770      	bx	lr

08001488 <user_fopen>:
//* fopen
//* char, float *: short: 
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT user_fopen(const char *p_folder_name, const char *p_file_name){
 8001488:	b580      	push	{r7, lr}
 800148a:	b084      	sub	sp, #16
 800148c:	af00      	add	r7, sp, #0
 800148e:	6078      	str	r0, [r7, #4]
 8001490:	6039      	str	r1, [r7, #0]

	FRESULT ret = 0;
 8001492:	2300      	movs	r3, #0
 8001494:	73fb      	strb	r3, [r7, #15]

	create_path(p_folder_name, p_file_name);
 8001496:	6839      	ldr	r1, [r7, #0]
 8001498:	6878      	ldr	r0, [r7, #4]
 800149a:	f000 f977 	bl	800178c <create_path>

	fopen_folder_and_file();	//
 800149e:	f000 f98b 	bl	80017b8 <fopen_folder_and_file>

	return ret;
 80014a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80014a4:	4618      	mov	r0, r3
 80014a6:	3710      	adds	r7, #16
 80014a8:	46bd      	mov	sp, r7
 80014aa:	bd80      	pop	{r7, pc}

080014ac <user_fclose>:
//* fclose
//* void
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT user_fclose(){
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b082      	sub	sp, #8
 80014b0:	af00      	add	r7, sp, #0
	FRESULT ret = 0;
 80014b2:	2300      	movs	r3, #0
 80014b4:	71fb      	strb	r3, [r7, #7]

	f_close(&fil);	//
 80014b6:	4804      	ldr	r0, [pc, #16]	; (80014c8 <user_fclose+0x1c>)
 80014b8:	f00f fddc 	bl	8011074 <f_close>

	return ret;
 80014bc:	79fb      	ldrb	r3, [r7, #7]
}
 80014be:	4618      	mov	r0, r3
 80014c0:	3708      	adds	r7, #8
 80014c2:	46bd      	mov	sp, r7
 80014c4:	bd80      	pop	{r7, pc}
 80014c6:	bf00      	nop
 80014c8:	20038744 	.word	0x20038744

080014cc <sd_write_float>:
//* SD
//* short, float *, char : 
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT sd_write_float(short size, float *data, char state){
 80014cc:	b590      	push	{r4, r7, lr}
 80014ce:	b087      	sub	sp, #28
 80014d0:	af02      	add	r7, sp, #8
 80014d2:	4603      	mov	r3, r0
 80014d4:	6039      	str	r1, [r7, #0]
 80014d6:	80fb      	strh	r3, [r7, #6]
 80014d8:	4613      	mov	r3, r2
 80014da:	717b      	strb	r3, [r7, #5]
	FRESULT ret = 0;
 80014dc:	2300      	movs	r3, #0
 80014de:	737b      	strb	r3, [r7, #13]

	for(short i = 0 ; i < size; i++){
 80014e0:	2300      	movs	r3, #0
 80014e2:	81fb      	strh	r3, [r7, #14]
 80014e4:	e030      	b.n	8001548 <sd_write_float+0x7c>
		snprintf(buffer, BUFF_SIZE, "%f\n", *(data + i));	//floatstring
 80014e6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80014ea:	009b      	lsls	r3, r3, #2
 80014ec:	683a      	ldr	r2, [r7, #0]
 80014ee:	4413      	add	r3, r2
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	4618      	mov	r0, r3
 80014f4:	f7ff f840 	bl	8000578 <__aeabi_f2d>
 80014f8:	4603      	mov	r3, r0
 80014fa:	460c      	mov	r4, r1
 80014fc:	e9cd 3400 	strd	r3, r4, [sp]
 8001500:	4a17      	ldr	r2, [pc, #92]	; (8001560 <sd_write_float+0x94>)
 8001502:	2180      	movs	r1, #128	; 0x80
 8001504:	4817      	ldr	r0, [pc, #92]	; (8001564 <sd_write_float+0x98>)
 8001506:	f012 fa37 	bl	8013978 <sniprintf>

		if(state == ADD_WRITE){
 800150a:	797b      	ldrb	r3, [r7, #5]
 800150c:	2b01      	cmp	r3, #1
 800150e:	d106      	bne.n	800151e <sd_write_float+0x52>
			f_lseek(&fil, f_size(&fil));	//
 8001510:	4b15      	ldr	r3, [pc, #84]	; (8001568 <sd_write_float+0x9c>)
 8001512:	68db      	ldr	r3, [r3, #12]
 8001514:	4619      	mov	r1, r3
 8001516:	4814      	ldr	r0, [pc, #80]	; (8001568 <sd_write_float+0x9c>)
 8001518:	f00f fe20 	bl	801115c <f_lseek>
 800151c:	e003      	b.n	8001526 <sd_write_float+0x5a>
		}
		else{
			f_lseek(&fil, 0);	//
 800151e:	2100      	movs	r1, #0
 8001520:	4811      	ldr	r0, [pc, #68]	; (8001568 <sd_write_float+0x9c>)
 8001522:	f00f fe1b 	bl	801115c <f_lseek>
		}

		f_write(&fil, buffer, strlen(buffer), &bw);	//
 8001526:	480f      	ldr	r0, [pc, #60]	; (8001564 <sd_write_float+0x98>)
 8001528:	f7fe fe6a 	bl	8000200 <strlen>
 800152c:	4602      	mov	r2, r0
 800152e:	4b0f      	ldr	r3, [pc, #60]	; (800156c <sd_write_float+0xa0>)
 8001530:	490c      	ldr	r1, [pc, #48]	; (8001564 <sd_write_float+0x98>)
 8001532:	480d      	ldr	r0, [pc, #52]	; (8001568 <sd_write_float+0x9c>)
 8001534:	f00f fb89 	bl	8010c4a <f_write>

		bufclear();	//
 8001538:	f000 f958 	bl	80017ec <bufclear>
	for(short i = 0 ; i < size; i++){
 800153c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001540:	b29b      	uxth	r3, r3
 8001542:	3301      	adds	r3, #1
 8001544:	b29b      	uxth	r3, r3
 8001546:	81fb      	strh	r3, [r7, #14]
 8001548:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800154c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001550:	429a      	cmp	r2, r3
 8001552:	dbc8      	blt.n	80014e6 <sd_write_float+0x1a>
	}
	return ret;
 8001554:	7b7b      	ldrb	r3, [r7, #13]
}
 8001556:	4618      	mov	r0, r3
 8001558:	3714      	adds	r7, #20
 800155a:	46bd      	mov	sp, r7
 800155c:	bd90      	pop	{r4, r7, pc}
 800155e:	bf00      	nop
 8001560:	08017a00 	.word	0x08017a00
 8001564:	200386b4 	.word	0x200386b4
 8001568:	20038744 	.word	0x20038744
 800156c:	20038734 	.word	0x20038734

08001570 <sd_write_array_float>:
//* SD
//* char *, char *, short, float *, char: 
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT sd_write_array_float(const char *p_folder_name, const char *p_file_name, short size, float *data, char state){
 8001570:	b590      	push	{r4, r7, lr}
 8001572:	b089      	sub	sp, #36	; 0x24
 8001574:	af02      	add	r7, sp, #8
 8001576:	60f8      	str	r0, [r7, #12]
 8001578:	60b9      	str	r1, [r7, #8]
 800157a:	603b      	str	r3, [r7, #0]
 800157c:	4613      	mov	r3, r2
 800157e:	80fb      	strh	r3, [r7, #6]
	FRESULT ret = 0;
 8001580:	2300      	movs	r3, #0
 8001582:	757b      	strb	r3, [r7, #21]

	create_path(p_folder_name, p_file_name);
 8001584:	68b9      	ldr	r1, [r7, #8]
 8001586:	68f8      	ldr	r0, [r7, #12]
 8001588:	f000 f900 	bl	800178c <create_path>

	if(state == OVER_WRITE){
 800158c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001590:	2b00      	cmp	r3, #0
 8001592:	d108      	bne.n	80015a6 <sd_write_array_float+0x36>
		f_chdir(dirpath);
 8001594:	4822      	ldr	r0, [pc, #136]	; (8001620 <sd_write_array_float+0xb0>)
 8001596:	f00f fd97 	bl	80110c8 <f_chdir>
		f_unlink(filepath);	//	
 800159a:	4822      	ldr	r0, [pc, #136]	; (8001624 <sd_write_array_float+0xb4>)
 800159c:	f010 f802 	bl	80115a4 <f_unlink>
		f_chdir("..");
 80015a0:	4821      	ldr	r0, [pc, #132]	; (8001628 <sd_write_array_float+0xb8>)
 80015a2:	f00f fd91 	bl	80110c8 <f_chdir>
	}

	fopen_folder_and_file();	//	
 80015a6:	f000 f907 	bl	80017b8 <fopen_folder_and_file>

	for(short i = 0 ; i < size; i++){
 80015aa:	2300      	movs	r3, #0
 80015ac:	82fb      	strh	r3, [r7, #22]
 80015ae:	e028      	b.n	8001602 <sd_write_array_float+0x92>
		snprintf(buffer, BUFF_SIZE, "%f\n", *(data + i));	//floatstring
 80015b0:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80015b4:	009b      	lsls	r3, r3, #2
 80015b6:	683a      	ldr	r2, [r7, #0]
 80015b8:	4413      	add	r3, r2
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	4618      	mov	r0, r3
 80015be:	f7fe ffdb 	bl	8000578 <__aeabi_f2d>
 80015c2:	4603      	mov	r3, r0
 80015c4:	460c      	mov	r4, r1
 80015c6:	e9cd 3400 	strd	r3, r4, [sp]
 80015ca:	4a18      	ldr	r2, [pc, #96]	; (800162c <sd_write_array_float+0xbc>)
 80015cc:	2180      	movs	r1, #128	; 0x80
 80015ce:	4818      	ldr	r0, [pc, #96]	; (8001630 <sd_write_array_float+0xc0>)
 80015d0:	f012 f9d2 	bl	8013978 <sniprintf>

		f_lseek(&fil, f_size(&fil));	//	
 80015d4:	4b17      	ldr	r3, [pc, #92]	; (8001634 <sd_write_array_float+0xc4>)
 80015d6:	68db      	ldr	r3, [r3, #12]
 80015d8:	4619      	mov	r1, r3
 80015da:	4816      	ldr	r0, [pc, #88]	; (8001634 <sd_write_array_float+0xc4>)
 80015dc:	f00f fdbe 	bl	801115c <f_lseek>
		f_write(&fil, buffer, strlen(buffer), &bw);	//	
 80015e0:	4813      	ldr	r0, [pc, #76]	; (8001630 <sd_write_array_float+0xc0>)
 80015e2:	f7fe fe0d 	bl	8000200 <strlen>
 80015e6:	4602      	mov	r2, r0
 80015e8:	4b13      	ldr	r3, [pc, #76]	; (8001638 <sd_write_array_float+0xc8>)
 80015ea:	4911      	ldr	r1, [pc, #68]	; (8001630 <sd_write_array_float+0xc0>)
 80015ec:	4811      	ldr	r0, [pc, #68]	; (8001634 <sd_write_array_float+0xc4>)
 80015ee:	f00f fb2c 	bl	8010c4a <f_write>

		bufclear();	//	
 80015f2:	f000 f8fb 	bl	80017ec <bufclear>
	for(short i = 0 ; i < size; i++){
 80015f6:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80015fa:	b29b      	uxth	r3, r3
 80015fc:	3301      	adds	r3, #1
 80015fe:	b29b      	uxth	r3, r3
 8001600:	82fb      	strh	r3, [r7, #22]
 8001602:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8001606:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800160a:	429a      	cmp	r2, r3
 800160c:	dbd0      	blt.n	80015b0 <sd_write_array_float+0x40>
	}

	f_close(&fil);	//	
 800160e:	4809      	ldr	r0, [pc, #36]	; (8001634 <sd_write_array_float+0xc4>)
 8001610:	f00f fd30 	bl	8011074 <f_close>

	return ret;
 8001614:	7d7b      	ldrb	r3, [r7, #21]
}
 8001616:	4618      	mov	r0, r3
 8001618:	371c      	adds	r7, #28
 800161a:	46bd      	mov	sp, r7
 800161c:	bd90      	pop	{r4, r7, pc}
 800161e:	bf00      	nop
 8001620:	200385b4 	.word	0x200385b4
 8001624:	20037474 	.word	0x20037474
 8001628:	08017a1c 	.word	0x08017a1c
 800162c:	08017a00 	.word	0x08017a00
 8001630:	200386b4 	.word	0x200386b4
 8001634:	20038744 	.word	0x20038744
 8001638:	20038734 	.word	0x20038734

0800163c <sd_read_array_float>:
//* SD
//* char *, char *, short, float *: 
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT sd_read_array_float(const char *p_folder_name, const char *p_file_name, short size, float *data){
 800163c:	b580      	push	{r7, lr}
 800163e:	b086      	sub	sp, #24
 8001640:	af00      	add	r7, sp, #0
 8001642:	60f8      	str	r0, [r7, #12]
 8001644:	60b9      	str	r1, [r7, #8]
 8001646:	603b      	str	r3, [r7, #0]
 8001648:	4613      	mov	r3, r2
 800164a:	80fb      	strh	r3, [r7, #6]
	FRESULT ret = 0;
 800164c:	2300      	movs	r3, #0
 800164e:	757b      	strb	r3, [r7, #21]
	short i = 0;
 8001650:	2300      	movs	r3, #0
 8001652:	82fb      	strh	r3, [r7, #22]

	create_path(p_folder_name, p_file_name);
 8001654:	68b9      	ldr	r1, [r7, #8]
 8001656:	68f8      	ldr	r0, [r7, #12]
 8001658:	f000 f898 	bl	800178c <create_path>
	fopen_folder_and_file();	//
 800165c:	f000 f8ac 	bl	80017b8 <fopen_folder_and_file>

	while(f_gets(buffer, sizeof(buffer), &fil) != NULL){
 8001660:	e019      	b.n	8001696 <sd_read_array_float+0x5a>
		sscanf(buffer, "%f", data + i);
 8001662:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001666:	009b      	lsls	r3, r3, #2
 8001668:	683a      	ldr	r2, [r7, #0]
 800166a:	4413      	add	r3, r2
 800166c:	461a      	mov	r2, r3
 800166e:	4913      	ldr	r1, [pc, #76]	; (80016bc <sd_read_array_float+0x80>)
 8001670:	4813      	ldr	r0, [pc, #76]	; (80016c0 <sd_read_array_float+0x84>)
 8001672:	f012 f9d5 	bl	8013a20 <siscanf>
		i++;
 8001676:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800167a:	b29b      	uxth	r3, r3
 800167c:	3301      	adds	r3, #1
 800167e:	b29b      	uxth	r3, r3
 8001680:	82fb      	strh	r3, [r7, #22]
		if(i >= size) i = size - 1;
 8001682:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8001686:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800168a:	429a      	cmp	r2, r3
 800168c:	db03      	blt.n	8001696 <sd_read_array_float+0x5a>
 800168e:	88fb      	ldrh	r3, [r7, #6]
 8001690:	3b01      	subs	r3, #1
 8001692:	b29b      	uxth	r3, r3
 8001694:	82fb      	strh	r3, [r7, #22]
	while(f_gets(buffer, sizeof(buffer), &fil) != NULL){
 8001696:	4a0b      	ldr	r2, [pc, #44]	; (80016c4 <sd_read_array_float+0x88>)
 8001698:	2180      	movs	r1, #128	; 0x80
 800169a:	4809      	ldr	r0, [pc, #36]	; (80016c0 <sd_read_array_float+0x84>)
 800169c:	f010 f960 	bl	8011960 <f_gets>
 80016a0:	4603      	mov	r3, r0
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d1dd      	bne.n	8001662 <sd_read_array_float+0x26>

	}

	bufclear();	//
 80016a6:	f000 f8a1 	bl	80017ec <bufclear>

	f_close(&fil);	//
 80016aa:	4806      	ldr	r0, [pc, #24]	; (80016c4 <sd_read_array_float+0x88>)
 80016ac:	f00f fce2 	bl	8011074 <f_close>

	return ret;
 80016b0:	7d7b      	ldrb	r3, [r7, #21]
}
 80016b2:	4618      	mov	r0, r3
 80016b4:	3718      	adds	r7, #24
 80016b6:	46bd      	mov	sp, r7
 80016b8:	bd80      	pop	{r7, pc}
 80016ba:	bf00      	nop
 80016bc:	08017a0c 	.word	0x08017a0c
 80016c0:	200386b4 	.word	0x200386b4
 80016c4:	20038744 	.word	0x20038744

080016c8 <sd_read_array_double>:
//* SD
//* char *, char *, short, double *: 
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT sd_read_array_double(const char *p_folder_name, const char *p_file_name, short size, double *data){
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b086      	sub	sp, #24
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	60f8      	str	r0, [r7, #12]
 80016d0:	60b9      	str	r1, [r7, #8]
 80016d2:	603b      	str	r3, [r7, #0]
 80016d4:	4613      	mov	r3, r2
 80016d6:	80fb      	strh	r3, [r7, #6]
	FRESULT ret = 0;
 80016d8:	2300      	movs	r3, #0
 80016da:	757b      	strb	r3, [r7, #21]
	short i = 0;
 80016dc:	2300      	movs	r3, #0
 80016de:	82fb      	strh	r3, [r7, #22]

	create_path(p_folder_name, p_file_name);
 80016e0:	68b9      	ldr	r1, [r7, #8]
 80016e2:	68f8      	ldr	r0, [r7, #12]
 80016e4:	f000 f852 	bl	800178c <create_path>
	fopen_folder_and_file();	//
 80016e8:	f000 f866 	bl	80017b8 <fopen_folder_and_file>

	while(f_gets(buffer, sizeof(buffer), &fil) != NULL){
 80016ec:	e019      	b.n	8001722 <sd_read_array_double+0x5a>
		sscanf(buffer, "%lf", data + i);
 80016ee:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80016f2:	00db      	lsls	r3, r3, #3
 80016f4:	683a      	ldr	r2, [r7, #0]
 80016f6:	4413      	add	r3, r2
 80016f8:	461a      	mov	r2, r3
 80016fa:	4913      	ldr	r1, [pc, #76]	; (8001748 <sd_read_array_double+0x80>)
 80016fc:	4813      	ldr	r0, [pc, #76]	; (800174c <sd_read_array_double+0x84>)
 80016fe:	f012 f98f 	bl	8013a20 <siscanf>
		i++;
 8001702:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001706:	b29b      	uxth	r3, r3
 8001708:	3301      	adds	r3, #1
 800170a:	b29b      	uxth	r3, r3
 800170c:	82fb      	strh	r3, [r7, #22]
		if(i >= size) i = size - 1;
 800170e:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8001712:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001716:	429a      	cmp	r2, r3
 8001718:	db03      	blt.n	8001722 <sd_read_array_double+0x5a>
 800171a:	88fb      	ldrh	r3, [r7, #6]
 800171c:	3b01      	subs	r3, #1
 800171e:	b29b      	uxth	r3, r3
 8001720:	82fb      	strh	r3, [r7, #22]
	while(f_gets(buffer, sizeof(buffer), &fil) != NULL){
 8001722:	4a0b      	ldr	r2, [pc, #44]	; (8001750 <sd_read_array_double+0x88>)
 8001724:	2180      	movs	r1, #128	; 0x80
 8001726:	4809      	ldr	r0, [pc, #36]	; (800174c <sd_read_array_double+0x84>)
 8001728:	f010 f91a 	bl	8011960 <f_gets>
 800172c:	4603      	mov	r3, r0
 800172e:	2b00      	cmp	r3, #0
 8001730:	d1dd      	bne.n	80016ee <sd_read_array_double+0x26>

	}

	bufclear();	//
 8001732:	f000 f85b 	bl	80017ec <bufclear>

	f_close(&fil);	//
 8001736:	4806      	ldr	r0, [pc, #24]	; (8001750 <sd_read_array_double+0x88>)
 8001738:	f00f fc9c 	bl	8011074 <f_close>

	return ret;
 800173c:	7d7b      	ldrb	r3, [r7, #21]
}
 800173e:	4618      	mov	r0, r3
 8001740:	3718      	adds	r7, #24
 8001742:	46bd      	mov	sp, r7
 8001744:	bd80      	pop	{r7, pc}
 8001746:	bf00      	nop
 8001748:	08017a18 	.word	0x08017a18
 800174c:	200386b4 	.word	0x200386b4
 8001750:	20038744 	.word	0x20038744

08001754 <sd_mount>:
//* SD
//* void:
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT sd_mount(){
 8001754:	b580      	push	{r7, lr}
 8001756:	b082      	sub	sp, #8
 8001758:	af00      	add	r7, sp, #0
	FRESULT ret = 0;
 800175a:	2300      	movs	r3, #0
 800175c:	71fb      	strb	r3, [r7, #7]

	if(f_mount(&fs, "", 1) == FR_OK) ret = 1;
 800175e:	2201      	movs	r2, #1
 8001760:	4908      	ldr	r1, [pc, #32]	; (8001784 <sd_mount+0x30>)
 8001762:	4809      	ldr	r0, [pc, #36]	; (8001788 <sd_mount+0x34>)
 8001764:	f00e fefe 	bl	8010564 <f_mount>
 8001768:	4603      	mov	r3, r0
 800176a:	2b00      	cmp	r3, #0
 800176c:	d102      	bne.n	8001774 <sd_mount+0x20>
 800176e:	2301      	movs	r3, #1
 8001770:	71fb      	strb	r3, [r7, #7]
 8001772:	e001      	b.n	8001778 <sd_mount+0x24>
	else ret = 0;
 8001774:	2300      	movs	r3, #0
 8001776:	71fb      	strb	r3, [r7, #7]

	return ret;
 8001778:	79fb      	ldrb	r3, [r7, #7]
}
 800177a:	4618      	mov	r0, r3
 800177c:	3708      	adds	r7, #8
 800177e:	46bd      	mov	sp, r7
 8001780:	bd80      	pop	{r7, pc}
 8001782:	bf00      	nop
 8001784:	08017a28 	.word	0x08017a28
 8001788:	20037574 	.word	0x20037574

0800178c <create_path>:
//* 
//* char, char: , 
//* void:
//*  : 
//************************************************************************/
void create_path(char const *p_folder_name, char const *p_file_name){
 800178c:	b580      	push	{r7, lr}
 800178e:	b082      	sub	sp, #8
 8001790:	af00      	add	r7, sp, #0
 8001792:	6078      	str	r0, [r7, #4]
 8001794:	6039      	str	r1, [r7, #0]

	sprintf(dirpath, "%s", p_folder_name);
 8001796:	6879      	ldr	r1, [r7, #4]
 8001798:	4805      	ldr	r0, [pc, #20]	; (80017b0 <create_path+0x24>)
 800179a:	f012 f9b0 	bl	8013afe <strcpy>

	sprintf(filepath, "%s", p_file_name);
 800179e:	6839      	ldr	r1, [r7, #0]
 80017a0:	4804      	ldr	r0, [pc, #16]	; (80017b4 <create_path+0x28>)
 80017a2:	f012 f9ac 	bl	8013afe <strcpy>

}
 80017a6:	bf00      	nop
 80017a8:	3708      	adds	r7, #8
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bd80      	pop	{r7, pc}
 80017ae:	bf00      	nop
 80017b0:	200385b4 	.word	0x200385b4
 80017b4:	20037474 	.word	0x20037474

080017b8 <fopen_folder_and_file>:
//* _
//* char: 
//* char: 	0() or 1()
//*  : 
//************************************************************************/
void fopen_folder_and_file(){	//mkdir
 80017b8:	b580      	push	{r7, lr}
 80017ba:	af00      	add	r7, sp, #0

	f_mkdir(dirpath);
 80017bc:	4807      	ldr	r0, [pc, #28]	; (80017dc <fopen_folder_and_file+0x24>)
 80017be:	f00f ffb3 	bl	8011728 <f_mkdir>

	f_chdir(dirpath);
 80017c2:	4806      	ldr	r0, [pc, #24]	; (80017dc <fopen_folder_and_file+0x24>)
 80017c4:	f00f fc80 	bl	80110c8 <f_chdir>

	f_open(&fil, filepath, FA_OPEN_ALWAYS | FA_READ | FA_WRITE);
 80017c8:	2213      	movs	r2, #19
 80017ca:	4905      	ldr	r1, [pc, #20]	; (80017e0 <fopen_folder_and_file+0x28>)
 80017cc:	4805      	ldr	r0, [pc, #20]	; (80017e4 <fopen_folder_and_file+0x2c>)
 80017ce:	f00e ff0f 	bl	80105f0 <f_open>

	f_chdir("..");
 80017d2:	4805      	ldr	r0, [pc, #20]	; (80017e8 <fopen_folder_and_file+0x30>)
 80017d4:	f00f fc78 	bl	80110c8 <f_chdir>


}
 80017d8:	bf00      	nop
 80017da:	bd80      	pop	{r7, pc}
 80017dc:	200385b4 	.word	0x200385b4
 80017e0:	20037474 	.word	0x20037474
 80017e4:	20038744 	.word	0x20038744
 80017e8:	08017a1c 	.word	0x08017a1c

080017ec <bufclear>:
//* 
//* void:
//* void:
//*  : 
//************************************************************************/
void bufclear(void){
 80017ec:	b480      	push	{r7}
 80017ee:	b083      	sub	sp, #12
 80017f0:	af00      	add	r7, sp, #0
	for(int i = 0; i < BUFF_SIZE; i++){
 80017f2:	2300      	movs	r3, #0
 80017f4:	607b      	str	r3, [r7, #4]
 80017f6:	e007      	b.n	8001808 <bufclear+0x1c>
		buffer[i] = '\0';
 80017f8:	4a08      	ldr	r2, [pc, #32]	; (800181c <bufclear+0x30>)
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	4413      	add	r3, r2
 80017fe:	2200      	movs	r2, #0
 8001800:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < BUFF_SIZE; i++){
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	3301      	adds	r3, #1
 8001806:	607b      	str	r3, [r7, #4]
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	2b7f      	cmp	r3, #127	; 0x7f
 800180c:	ddf4      	ble.n	80017f8 <bufclear+0xc>
	}
}
 800180e:	bf00      	nop
 8001810:	370c      	adds	r7, #12
 8001812:	46bd      	mov	sp, r7
 8001814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001818:	4770      	bx	lr
 800181a:	bf00      	nop
 800181c:	200386b4 	.word	0x200386b4

08001820 <read_byte>:
#include "ICM_20648.h"

volatile int16_t xa, ya, za; // (16bit)
volatile int16_t xg, yg, zg;	// (16bit)

uint8_t read_byte( uint8_t reg ) {
 8001820:	b580      	push	{r7, lr}
 8001822:	b084      	sub	sp, #16
 8001824:	af00      	add	r7, sp, #0
 8001826:	4603      	mov	r3, r0
 8001828:	71fb      	strb	r3, [r7, #7]
	uint8_t ret,val;

	ret = reg | 0x80;
 800182a:	79fb      	ldrb	r3, [r7, #7]
 800182c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001830:	b2db      	uxtb	r3, r3
 8001832:	73fb      	strb	r3, [r7, #15]
	CS_RESET;
 8001834:	2200      	movs	r2, #0
 8001836:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800183a:	480e      	ldr	r0, [pc, #56]	; (8001874 <read_byte+0x54>)
 800183c:	f006 febe 	bl	80085bc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2,&ret,1,100);
 8001840:	f107 010f 	add.w	r1, r7, #15
 8001844:	2364      	movs	r3, #100	; 0x64
 8001846:	2201      	movs	r2, #1
 8001848:	480b      	ldr	r0, [pc, #44]	; (8001878 <read_byte+0x58>)
 800184a:	f00a f87f 	bl	800b94c <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi2,&val,1,100);
 800184e:	f107 010e 	add.w	r1, r7, #14
 8001852:	2364      	movs	r3, #100	; 0x64
 8001854:	2201      	movs	r2, #1
 8001856:	4808      	ldr	r0, [pc, #32]	; (8001878 <read_byte+0x58>)
 8001858:	f00a f9ac 	bl	800bbb4 <HAL_SPI_Receive>
	CS_SET;
 800185c:	2201      	movs	r2, #1
 800185e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001862:	4804      	ldr	r0, [pc, #16]	; (8001874 <read_byte+0x54>)
 8001864:	f006 feaa 	bl	80085bc <HAL_GPIO_WritePin>

	return val;
 8001868:	7bbb      	ldrb	r3, [r7, #14]
}
 800186a:	4618      	mov	r0, r3
 800186c:	3710      	adds	r7, #16
 800186e:	46bd      	mov	sp, r7
 8001870:	bd80      	pop	{r7, pc}
 8001872:	bf00      	nop
 8001874:	40020400 	.word	0x40020400
 8001878:	200397e0 	.word	0x200397e0

0800187c <write_byte>:

void write_byte( uint8_t reg, uint8_t val )  {
 800187c:	b580      	push	{r7, lr}
 800187e:	b084      	sub	sp, #16
 8001880:	af00      	add	r7, sp, #0
 8001882:	4603      	mov	r3, r0
 8001884:	460a      	mov	r2, r1
 8001886:	71fb      	strb	r3, [r7, #7]
 8001888:	4613      	mov	r3, r2
 800188a:	71bb      	strb	r3, [r7, #6]
	uint8_t ret;

	ret = reg & 0x7F;
 800188c:	79fb      	ldrb	r3, [r7, #7]
 800188e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001892:	b2db      	uxtb	r3, r3
 8001894:	73fb      	strb	r3, [r7, #15]
	CS_RESET;
 8001896:	2200      	movs	r2, #0
 8001898:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800189c:	480c      	ldr	r0, [pc, #48]	; (80018d0 <write_byte+0x54>)
 800189e:	f006 fe8d 	bl	80085bc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2,&ret,1,100);
 80018a2:	f107 010f 	add.w	r1, r7, #15
 80018a6:	2364      	movs	r3, #100	; 0x64
 80018a8:	2201      	movs	r2, #1
 80018aa:	480a      	ldr	r0, [pc, #40]	; (80018d4 <write_byte+0x58>)
 80018ac:	f00a f84e 	bl	800b94c <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi2,&val,1,100);
 80018b0:	1db9      	adds	r1, r7, #6
 80018b2:	2364      	movs	r3, #100	; 0x64
 80018b4:	2201      	movs	r2, #1
 80018b6:	4807      	ldr	r0, [pc, #28]	; (80018d4 <write_byte+0x58>)
 80018b8:	f00a f848 	bl	800b94c <HAL_SPI_Transmit>
	CS_SET;
 80018bc:	2201      	movs	r2, #1
 80018be:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80018c2:	4803      	ldr	r0, [pc, #12]	; (80018d0 <write_byte+0x54>)
 80018c4:	f006 fe7a 	bl	80085bc <HAL_GPIO_WritePin>
}
 80018c8:	bf00      	nop
 80018ca:	3710      	adds	r7, #16
 80018cc:	46bd      	mov	sp, r7
 80018ce:	bd80      	pop	{r7, pc}
 80018d0:	40020400 	.word	0x40020400
 80018d4:	200397e0 	.word	0x200397e0

080018d8 <IMU_init>:

uint16_t IMU_init() {
 80018d8:	b580      	push	{r7, lr}
 80018da:	b082      	sub	sp, #8
 80018dc:	af00      	add	r7, sp, #0
	uint8_t who_am_i;
	uint16_t ret = 0;
 80018de:	2300      	movs	r3, #0
 80018e0:	80fb      	strh	r3, [r7, #6]

	who_am_i = read_byte(0x00);	//IMU0xE0
 80018e2:	2000      	movs	r0, #0
 80018e4:	f7ff ff9c 	bl	8001820 <read_byte>
 80018e8:	4603      	mov	r3, r0
 80018ea:	717b      	strb	r3, [r7, #5]
	if ( who_am_i == 0xE0 ) {
 80018ec:	797b      	ldrb	r3, [r7, #5]
 80018ee:	2be0      	cmp	r3, #224	; 0xe0
 80018f0:	d119      	bne.n	8001926 <IMU_init+0x4e>
		ret = 1;
 80018f2:	2301      	movs	r3, #1
 80018f4:	80fb      	strh	r3, [r7, #6]
		write_byte(0x06,0x01);	//PWR_MGMT_1	
 80018f6:	2101      	movs	r1, #1
 80018f8:	2006      	movs	r0, #6
 80018fa:	f7ff ffbf 	bl	800187c <write_byte>
		write_byte(0x03,0x10);	//USER_CTRL	SPIonly
 80018fe:	2110      	movs	r1, #16
 8001900:	2003      	movs	r0, #3
 8001902:	f7ff ffbb 	bl	800187c <write_byte>
		write_byte(0x7F,0x20);	//USER_BANK2
 8001906:	2120      	movs	r1, #32
 8001908:	207f      	movs	r0, #127	; 0x7f
 800190a:	f7ff ffb7 	bl	800187c <write_byte>
		write_byte(0x01,0x06);	//2000dps
 800190e:	2106      	movs	r1, #6
 8001910:	2001      	movs	r0, #1
 8001912:	f7ff ffb3 	bl	800187c <write_byte>
		//2:1 GYRO_FS_SEL[1:0] 00:250	01:500 10:1000 11:2000
		write_byte(0x14,0x06);	//16g
 8001916:	2106      	movs	r1, #6
 8001918:	2014      	movs	r0, #20
 800191a:	f7ff ffaf 	bl	800187c <write_byte>
		//2:1 ACCEL_FS_SEL[1:0] 00:2	01:4 10:8 11:16
		write_byte(0x7F,0x00);	//USER_BANK0
 800191e:	2100      	movs	r1, #0
 8001920:	207f      	movs	r0, #127	; 0x7f
 8001922:	f7ff ffab 	bl	800187c <write_byte>
	}
	return ret;
 8001926:	88fb      	ldrh	r3, [r7, #6]
}
 8001928:	4618      	mov	r0, r3
 800192a:	3708      	adds	r7, #8
 800192c:	46bd      	mov	sp, r7
 800192e:	bd80      	pop	{r7, pc}

08001930 <read_gyro_data>:

void read_gyro_data() {
 8001930:	b598      	push	{r3, r4, r7, lr}
 8001932:	af00      	add	r7, sp, #0
	xg = ((uint16_t)read_byte(0x33) << 8) | ((uint16_t)read_byte(0x34));
 8001934:	2033      	movs	r0, #51	; 0x33
 8001936:	f7ff ff73 	bl	8001820 <read_byte>
 800193a:	4603      	mov	r3, r0
 800193c:	021b      	lsls	r3, r3, #8
 800193e:	b21c      	sxth	r4, r3
 8001940:	2034      	movs	r0, #52	; 0x34
 8001942:	f7ff ff6d 	bl	8001820 <read_byte>
 8001946:	4603      	mov	r3, r0
 8001948:	b21b      	sxth	r3, r3
 800194a:	4323      	orrs	r3, r4
 800194c:	b21a      	sxth	r2, r3
 800194e:	4b11      	ldr	r3, [pc, #68]	; (8001994 <read_gyro_data+0x64>)
 8001950:	801a      	strh	r2, [r3, #0]
	yg = ((uint16_t)read_byte(0x35) << 8) | ((uint16_t)read_byte(0x36));
 8001952:	2035      	movs	r0, #53	; 0x35
 8001954:	f7ff ff64 	bl	8001820 <read_byte>
 8001958:	4603      	mov	r3, r0
 800195a:	021b      	lsls	r3, r3, #8
 800195c:	b21c      	sxth	r4, r3
 800195e:	2036      	movs	r0, #54	; 0x36
 8001960:	f7ff ff5e 	bl	8001820 <read_byte>
 8001964:	4603      	mov	r3, r0
 8001966:	b21b      	sxth	r3, r3
 8001968:	4323      	orrs	r3, r4
 800196a:	b21a      	sxth	r2, r3
 800196c:	4b0a      	ldr	r3, [pc, #40]	; (8001998 <read_gyro_data+0x68>)
 800196e:	801a      	strh	r2, [r3, #0]
	zg = ((uint16_t)read_byte(0x37) << 8) | ((uint16_t)read_byte(0x38));
 8001970:	2037      	movs	r0, #55	; 0x37
 8001972:	f7ff ff55 	bl	8001820 <read_byte>
 8001976:	4603      	mov	r3, r0
 8001978:	021b      	lsls	r3, r3, #8
 800197a:	b21c      	sxth	r4, r3
 800197c:	2038      	movs	r0, #56	; 0x38
 800197e:	f7ff ff4f 	bl	8001820 <read_byte>
 8001982:	4603      	mov	r3, r0
 8001984:	b21b      	sxth	r3, r3
 8001986:	4323      	orrs	r3, r4
 8001988:	b21a      	sxth	r2, r3
 800198a:	4b04      	ldr	r3, [pc, #16]	; (800199c <read_gyro_data+0x6c>)
 800198c:	801a      	strh	r2, [r3, #0]
}
 800198e:	bf00      	nop
 8001990:	bd98      	pop	{r3, r4, r7, pc}
 8001992:	bf00      	nop
 8001994:	2003977c 	.word	0x2003977c
 8001998:	2003977a 	.word	0x2003977a
 800199c:	20039774 	.word	0x20039774

080019a0 <_ZN3IMUC1Ev>:

#define PI 3.1415926535

//int16_t mon_zg_;

IMU::IMU() : xa_(0), ya_(0), za_(0), xg_(0), yg_(0), zg_(0), offset_(0)
 80019a0:	b480      	push	{r7}
 80019a2:	b083      	sub	sp, #12
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	6078      	str	r0, [r7, #4]
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	2200      	movs	r2, #0
 80019ac:	801a      	strh	r2, [r3, #0]
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	2200      	movs	r2, #0
 80019b2:	805a      	strh	r2, [r3, #2]
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	2200      	movs	r2, #0
 80019b8:	809a      	strh	r2, [r3, #4]
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	2200      	movs	r2, #0
 80019be:	80da      	strh	r2, [r3, #6]
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	2200      	movs	r2, #0
 80019c4:	811a      	strh	r2, [r3, #8]
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	2200      	movs	r2, #0
 80019ca:	815a      	strh	r2, [r3, #10]
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	f04f 0200 	mov.w	r2, #0
 80019d2:	60da      	str	r2, [r3, #12]
{

}
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	4618      	mov	r0, r3
 80019d8:	370c      	adds	r7, #12
 80019da:	46bd      	mov	sp, r7
 80019dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e0:	4770      	bx	lr
	...

080019e4 <_ZN3IMU4initEv>:

void IMU::init()
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b084      	sub	sp, #16
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	6078      	str	r0, [r7, #4]
	uint16_t who_i_am;
	who_i_am = IMU_init();
 80019ec:	f7ff ff74 	bl	80018d8 <IMU_init>
 80019f0:	4603      	mov	r3, r0
 80019f2:	81fb      	strh	r3, [r7, #14]
	printf("who i am: %d\n", who_i_am);
 80019f4:	89fb      	ldrh	r3, [r7, #14]
 80019f6:	4619      	mov	r1, r3
 80019f8:	480e      	ldr	r0, [pc, #56]	; (8001a34 <_ZN3IMU4initEv+0x50>)
 80019fa:	f011 ff27 	bl	801384c <iprintf>

	lcd_clear();
 80019fe:	f7ff fb4f 	bl	80010a0 <lcd_clear>
	lcd_locate(0,0);
 8001a02:	2100      	movs	r1, #0
 8001a04:	2000      	movs	r0, #0
 8001a06:	f7ff fb5b 	bl	80010c0 <lcd_locate>
	lcd_printf("Who I am");
 8001a0a:	480b      	ldr	r0, [pc, #44]	; (8001a38 <_ZN3IMU4initEv+0x54>)
 8001a0c:	f7ff fb82 	bl	8001114 <lcd_printf>
	lcd_locate(0,1);
 8001a10:	2101      	movs	r1, #1
 8001a12:	2000      	movs	r0, #0
 8001a14:	f7ff fb54 	bl	80010c0 <lcd_locate>
	lcd_printf("%d", who_i_am);
 8001a18:	89fb      	ldrh	r3, [r7, #14]
 8001a1a:	4619      	mov	r1, r3
 8001a1c:	4807      	ldr	r0, [pc, #28]	; (8001a3c <_ZN3IMU4initEv+0x58>)
 8001a1e:	f7ff fb79 	bl	8001114 <lcd_printf>

	HAL_Delay(1000);
 8001a22:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001a26:	f005 fb33 	bl	8007090 <HAL_Delay>

}
 8001a2a:	bf00      	nop
 8001a2c:	3710      	adds	r7, #16
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	bd80      	pop	{r7, pc}
 8001a32:	bf00      	nop
 8001a34:	08017a2c 	.word	0x08017a2c
 8001a38:	08017a3c 	.word	0x08017a3c
 8001a3c:	08017a48 	.word	0x08017a48

08001a40 <_ZN3IMU12updateValuesEv>:
	if(array_idx >= STORE_NUM) array_idx = 0;

}
*/
void IMU::updateValues()
{
 8001a40:	b5b0      	push	{r4, r5, r7, lr}
 8001a42:	b082      	sub	sp, #8
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
	read_gyro_data();
 8001a48:	f7ff ff72 	bl	8001930 <read_gyro_data>
	//read_accel_data();

	//xa_ = xa;
	//ya_ = ya;
	//za_ = za;
	xg_ = xg;
 8001a4c:	4b24      	ldr	r3, [pc, #144]	; (8001ae0 <_ZN3IMU12updateValuesEv+0xa0>)
 8001a4e:	881b      	ldrh	r3, [r3, #0]
 8001a50:	b21a      	sxth	r2, r3
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	80da      	strh	r2, [r3, #6]
	yg_ = yg;
 8001a56:	4b23      	ldr	r3, [pc, #140]	; (8001ae4 <_ZN3IMU12updateValuesEv+0xa4>)
 8001a58:	881b      	ldrh	r3, [r3, #0]
 8001a5a:	b21a      	sxth	r2, r3
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	811a      	strh	r2, [r3, #8]
	zg_ = zg;
 8001a60:	4b21      	ldr	r3, [pc, #132]	; (8001ae8 <_ZN3IMU12updateValuesEv+0xa8>)
 8001a62:	881b      	ldrh	r3, [r3, #0]
 8001a64:	b21a      	sxth	r2, r3
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	815a      	strh	r2, [r3, #10]

	static int16_t pre_zg;
	zg_ = ((R_IMU)*(zg_) + (1.0 - (R_IMU))* (pre_zg)); // lowpath filter
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001a70:	4618      	mov	r0, r3
 8001a72:	f7fe fd6f 	bl	8000554 <__aeabi_i2d>
 8001a76:	a316      	add	r3, pc, #88	; (adr r3, 8001ad0 <_ZN3IMU12updateValuesEv+0x90>)
 8001a78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a7c:	f7fe fdd4 	bl	8000628 <__aeabi_dmul>
 8001a80:	4603      	mov	r3, r0
 8001a82:	460c      	mov	r4, r1
 8001a84:	4625      	mov	r5, r4
 8001a86:	461c      	mov	r4, r3
 8001a88:	4b18      	ldr	r3, [pc, #96]	; (8001aec <_ZN3IMU12updateValuesEv+0xac>)
 8001a8a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a8e:	4618      	mov	r0, r3
 8001a90:	f7fe fd60 	bl	8000554 <__aeabi_i2d>
 8001a94:	a310      	add	r3, pc, #64	; (adr r3, 8001ad8 <_ZN3IMU12updateValuesEv+0x98>)
 8001a96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a9a:	f7fe fdc5 	bl	8000628 <__aeabi_dmul>
 8001a9e:	4602      	mov	r2, r0
 8001aa0:	460b      	mov	r3, r1
 8001aa2:	4620      	mov	r0, r4
 8001aa4:	4629      	mov	r1, r5
 8001aa6:	f7fe fc09 	bl	80002bc <__adddf3>
 8001aaa:	4603      	mov	r3, r0
 8001aac:	460c      	mov	r4, r1
 8001aae:	4618      	mov	r0, r3
 8001ab0:	4621      	mov	r1, r4
 8001ab2:	f7ff f869 	bl	8000b88 <__aeabi_d2iz>
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	b21a      	sxth	r2, r3
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	815a      	strh	r2, [r3, #10]

	pre_zg = zg_;
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	f9b3 200a 	ldrsh.w	r2, [r3, #10]
 8001ac4:	4b09      	ldr	r3, [pc, #36]	; (8001aec <_ZN3IMU12updateValuesEv+0xac>)
 8001ac6:	801a      	strh	r2, [r3, #0]
	zg_ = temp_val[2];
	mon_zg_ = zg_;
	*/


}
 8001ac8:	bf00      	nop
 8001aca:	3708      	adds	r7, #8
 8001acc:	46bd      	mov	sp, r7
 8001ace:	bdb0      	pop	{r4, r5, r7, pc}
 8001ad0:	eb851eb8 	.word	0xeb851eb8
 8001ad4:	3f9eb851 	.word	0x3f9eb851
 8001ad8:	70a3d70a 	.word	0x70a3d70a
 8001adc:	3fef0a3d 	.word	0x3fef0a3d
 8001ae0:	2003977c 	.word	0x2003977c
 8001ae4:	2003977a 	.word	0x2003977a
 8001ae8:	20039774 	.word	0x20039774
 8001aec:	20000210 	.word	0x20000210

08001af0 <_ZN3IMU8getOmegaEv>:

float IMU::getOmega()
{
 8001af0:	b5b0      	push	{r4, r5, r7, lr}
 8001af2:	b084      	sub	sp, #16
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
	float corrected_zg = float(zg_) - offset_;
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001afe:	ee07 3a90 	vmov	s15, r3
 8001b02:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	edd3 7a03 	vldr	s15, [r3, #12]
 8001b0c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b10:	edc7 7a03 	vstr	s15, [r7, #12]
	return -(corrected_zg / 16.4) * PI / 180;
 8001b14:	68f8      	ldr	r0, [r7, #12]
 8001b16:	f7fe fd2f 	bl	8000578 <__aeabi_f2d>
 8001b1a:	a316      	add	r3, pc, #88	; (adr r3, 8001b74 <_ZN3IMU8getOmegaEv+0x84>)
 8001b1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b20:	f7fe feac 	bl	800087c <__aeabi_ddiv>
 8001b24:	4602      	mov	r2, r0
 8001b26:	460b      	mov	r3, r1
 8001b28:	4614      	mov	r4, r2
 8001b2a:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8001b2e:	a313      	add	r3, pc, #76	; (adr r3, 8001b7c <_ZN3IMU8getOmegaEv+0x8c>)
 8001b30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b34:	4620      	mov	r0, r4
 8001b36:	4629      	mov	r1, r5
 8001b38:	f7fe fd76 	bl	8000628 <__aeabi_dmul>
 8001b3c:	4603      	mov	r3, r0
 8001b3e:	460c      	mov	r4, r1
 8001b40:	4618      	mov	r0, r3
 8001b42:	4621      	mov	r1, r4
 8001b44:	f04f 0200 	mov.w	r2, #0
 8001b48:	4b09      	ldr	r3, [pc, #36]	; (8001b70 <_ZN3IMU8getOmegaEv+0x80>)
 8001b4a:	f7fe fe97 	bl	800087c <__aeabi_ddiv>
 8001b4e:	4603      	mov	r3, r0
 8001b50:	460c      	mov	r4, r1
 8001b52:	4618      	mov	r0, r3
 8001b54:	4621      	mov	r1, r4
 8001b56:	f7ff f85f 	bl	8000c18 <__aeabi_d2f>
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	ee07 3a90 	vmov	s15, r3
}
 8001b60:	eeb0 0a67 	vmov.f32	s0, s15
 8001b64:	3710      	adds	r7, #16
 8001b66:	46bd      	mov	sp, r7
 8001b68:	bdb0      	pop	{r4, r5, r7, pc}
 8001b6a:	bf00      	nop
 8001b6c:	f3af 8000 	nop.w
 8001b70:	40668000 	.word	0x40668000
 8001b74:	66666666 	.word	0x66666666
 8001b78:	40306666 	.word	0x40306666
 8001b7c:	54411744 	.word	0x54411744
 8001b80:	400921fb 	.word	0x400921fb

08001b84 <_ZN3IMU11calibrationEv>:

void IMU::calibration()
{
 8001b84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b86:	b08b      	sub	sp, #44	; 0x2c
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
	float sum;
	for(const auto &v : zg_vals){
		sum += v;
	}

	offset_ = sum / num;
 8001b8c:	466b      	mov	r3, sp
 8001b8e:	461e      	mov	r6, r3
	HAL_Delay(1000);
 8001b90:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001b94:	f005 fa7c 	bl	8007090 <HAL_Delay>
	lcd_clear();
 8001b98:	f7ff fa82 	bl	80010a0 <lcd_clear>
	lcd_locate(0,0);
 8001b9c:	2100      	movs	r1, #0
 8001b9e:	2000      	movs	r0, #0
 8001ba0:	f7ff fa8e 	bl	80010c0 <lcd_locate>
	lcd_printf("IMU     ");
 8001ba4:	4840      	ldr	r0, [pc, #256]	; (8001ca8 <_ZN3IMU11calibrationEv+0x124>)
 8001ba6:	f7ff fab5 	bl	8001114 <lcd_printf>
	lcd_locate(0,1);
 8001baa:	2101      	movs	r1, #1
 8001bac:	2000      	movs	r0, #0
 8001bae:	f7ff fa87 	bl	80010c0 <lcd_locate>
	lcd_printf("Calib   ");
 8001bb2:	483e      	ldr	r0, [pc, #248]	; (8001cac <_ZN3IMU11calibrationEv+0x128>)
 8001bb4:	f7ff faae 	bl	8001114 <lcd_printf>
	int16_t num = 2000;
 8001bb8:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8001bbc:	83bb      	strh	r3, [r7, #28]
	float zg_vals[num];
 8001bbe:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001bc2:	1e5d      	subs	r5, r3, #1
 8001bc4:	61bd      	str	r5, [r7, #24]
 8001bc6:	462b      	mov	r3, r5
 8001bc8:	3301      	adds	r3, #1
 8001bca:	4619      	mov	r1, r3
 8001bcc:	f04f 0200 	mov.w	r2, #0
 8001bd0:	f04f 0300 	mov.w	r3, #0
 8001bd4:	f04f 0400 	mov.w	r4, #0
 8001bd8:	0154      	lsls	r4, r2, #5
 8001bda:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001bde:	014b      	lsls	r3, r1, #5
 8001be0:	462b      	mov	r3, r5
 8001be2:	3301      	adds	r3, #1
 8001be4:	4619      	mov	r1, r3
 8001be6:	f04f 0200 	mov.w	r2, #0
 8001bea:	f04f 0300 	mov.w	r3, #0
 8001bee:	f04f 0400 	mov.w	r4, #0
 8001bf2:	0154      	lsls	r4, r2, #5
 8001bf4:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001bf8:	014b      	lsls	r3, r1, #5
 8001bfa:	462b      	mov	r3, r5
 8001bfc:	3301      	adds	r3, #1
 8001bfe:	009b      	lsls	r3, r3, #2
 8001c00:	3303      	adds	r3, #3
 8001c02:	3307      	adds	r3, #7
 8001c04:	08db      	lsrs	r3, r3, #3
 8001c06:	00db      	lsls	r3, r3, #3
 8001c08:	ebad 0d03 	sub.w	sp, sp, r3
 8001c0c:	466b      	mov	r3, sp
 8001c0e:	3303      	adds	r3, #3
 8001c10:	089b      	lsrs	r3, r3, #2
 8001c12:	009b      	lsls	r3, r3, #2
 8001c14:	617b      	str	r3, [r7, #20]
	for(uint16_t i = 0; i < num; i++){
 8001c16:	2300      	movs	r3, #0
 8001c18:	83fb      	strh	r3, [r7, #30]
 8001c1a:	8bfa      	ldrh	r2, [r7, #30]
 8001c1c:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001c20:	429a      	cmp	r2, r3
 8001c22:	da13      	bge.n	8001c4c <_ZN3IMU11calibrationEv+0xc8>
		zg_vals[i] = float(zg_);
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	f9b3 200a 	ldrsh.w	r2, [r3, #10]
 8001c2a:	8bfb      	ldrh	r3, [r7, #30]
 8001c2c:	ee07 2a90 	vmov	s15, r2
 8001c30:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c34:	697a      	ldr	r2, [r7, #20]
 8001c36:	009b      	lsls	r3, r3, #2
 8001c38:	4413      	add	r3, r2
 8001c3a:	edc3 7a00 	vstr	s15, [r3]
		HAL_Delay(2);
 8001c3e:	2002      	movs	r0, #2
 8001c40:	f005 fa26 	bl	8007090 <HAL_Delay>
	for(uint16_t i = 0; i < num; i++){
 8001c44:	8bfb      	ldrh	r3, [r7, #30]
 8001c46:	3301      	adds	r3, #1
 8001c48:	83fb      	strh	r3, [r7, #30]
 8001c4a:	e7e6      	b.n	8001c1a <_ZN3IMU11calibrationEv+0x96>
	for(const auto &v : zg_vals){
 8001c4c:	697b      	ldr	r3, [r7, #20]
 8001c4e:	627b      	str	r3, [r7, #36]	; 0x24
 8001c50:	697a      	ldr	r2, [r7, #20]
 8001c52:	462b      	mov	r3, r5
 8001c54:	3301      	adds	r3, #1
 8001c56:	009b      	lsls	r3, r3, #2
 8001c58:	4413      	add	r3, r2
 8001c5a:	613b      	str	r3, [r7, #16]
 8001c5c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001c5e:	693b      	ldr	r3, [r7, #16]
 8001c60:	429a      	cmp	r2, r3
 8001c62:	d00e      	beq.n	8001c82 <_ZN3IMU11calibrationEv+0xfe>
 8001c64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c66:	60fb      	str	r3, [r7, #12]
		sum += v;
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	edd3 7a00 	vldr	s15, [r3]
 8001c6e:	ed97 7a08 	vldr	s14, [r7, #32]
 8001c72:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c76:	edc7 7a08 	vstr	s15, [r7, #32]
	for(const auto &v : zg_vals){
 8001c7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c7c:	3304      	adds	r3, #4
 8001c7e:	627b      	str	r3, [r7, #36]	; 0x24
 8001c80:	e7ec      	b.n	8001c5c <_ZN3IMU11calibrationEv+0xd8>
	offset_ = sum / num;
 8001c82:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001c86:	ee07 3a90 	vmov	s15, r3
 8001c8a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001c8e:	edd7 6a08 	vldr	s13, [r7, #32]
 8001c92:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	edc3 7a03 	vstr	s15, [r3, #12]
 8001c9c:	46b5      	mov	sp, r6
}
 8001c9e:	bf00      	nop
 8001ca0:	372c      	adds	r7, #44	; 0x2c
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001ca6:	bf00      	nop
 8001ca8:	08017a4c 	.word	0x08017a4c
 8001cac:	08017a58 	.word	0x08017a58

08001cb0 <_ZN3IMU12getOffsetValEv>:

float IMU::getOffsetVal()
{
 8001cb0:	b480      	push	{r7}
 8001cb2:	b083      	sub	sp, #12
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
	return offset_;
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	68db      	ldr	r3, [r3, #12]
 8001cbc:	ee07 3a90 	vmov	s15, r3
}
 8001cc0:	eeb0 0a67 	vmov.f32	s0, s15
 8001cc4:	370c      	adds	r7, #12
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ccc:	4770      	bx	lr
	...

08001cd0 <INA260_read>:

#include "INA260.h"

//#define SLAVEADRESS1 (0x44<<1)

unsigned short INA260_read(uint8_t pointer_byte, uint8_t slave_adress) {
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b086      	sub	sp, #24
 8001cd4:	af02      	add	r7, sp, #8
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	460a      	mov	r2, r1
 8001cda:	71fb      	strb	r3, [r7, #7]
 8001cdc:	4613      	mov	r3, r2
 8001cde:	71bb      	strb	r3, [r7, #6]
	uint8_t Rxdata[2];
	unsigned short val;
	HAL_I2C_Master_Transmit(&hi2c2, slave_adress, &pointer_byte, 1, 100);
 8001ce0:	79bb      	ldrb	r3, [r7, #6]
 8001ce2:	b299      	uxth	r1, r3
 8001ce4:	1dfa      	adds	r2, r7, #7
 8001ce6:	2364      	movs	r3, #100	; 0x64
 8001ce8:	9300      	str	r3, [sp, #0]
 8001cea:	2301      	movs	r3, #1
 8001cec:	480c      	ldr	r0, [pc, #48]	; (8001d20 <INA260_read+0x50>)
 8001cee:	f006 fdcf 	bl	8008890 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c2, slave_adress, Rxdata, 2, 100);
 8001cf2:	79bb      	ldrb	r3, [r7, #6]
 8001cf4:	b299      	uxth	r1, r3
 8001cf6:	f107 020c 	add.w	r2, r7, #12
 8001cfa:	2364      	movs	r3, #100	; 0x64
 8001cfc:	9300      	str	r3, [sp, #0]
 8001cfe:	2302      	movs	r3, #2
 8001d00:	4807      	ldr	r0, [pc, #28]	; (8001d20 <INA260_read+0x50>)
 8001d02:	f006 fec3 	bl	8008a8c <HAL_I2C_Master_Receive>
	val = ((unsigned short)Rxdata[0] << 8) | (unsigned short)Rxdata[1];
 8001d06:	7b3b      	ldrb	r3, [r7, #12]
 8001d08:	021b      	lsls	r3, r3, #8
 8001d0a:	b21a      	sxth	r2, r3
 8001d0c:	7b7b      	ldrb	r3, [r7, #13]
 8001d0e:	b21b      	sxth	r3, r3
 8001d10:	4313      	orrs	r3, r2
 8001d12:	b21b      	sxth	r3, r3
 8001d14:	81fb      	strh	r3, [r7, #14]
	return val;
 8001d16:	89fb      	ldrh	r3, [r7, #14]
}
 8001d18:	4618      	mov	r0, r3
 8001d1a:	3710      	adds	r7, #16
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	bd80      	pop	{r7, pc}
 8001d20:	20039994 	.word	0x20039994

08001d24 <INA260_write>:

void INA260_write(uint8_t pointer_byte , uint8_t data_msbyte , uint8_t data_lsbyte, uint8_t slave_adress) {
 8001d24:	b590      	push	{r4, r7, lr}
 8001d26:	b087      	sub	sp, #28
 8001d28:	af02      	add	r7, sp, #8
 8001d2a:	4604      	mov	r4, r0
 8001d2c:	4608      	mov	r0, r1
 8001d2e:	4611      	mov	r1, r2
 8001d30:	461a      	mov	r2, r3
 8001d32:	4623      	mov	r3, r4
 8001d34:	71fb      	strb	r3, [r7, #7]
 8001d36:	4603      	mov	r3, r0
 8001d38:	71bb      	strb	r3, [r7, #6]
 8001d3a:	460b      	mov	r3, r1
 8001d3c:	717b      	strb	r3, [r7, #5]
 8001d3e:	4613      	mov	r3, r2
 8001d40:	713b      	strb	r3, [r7, #4]
	uint8_t Txcmd[3] = { pointer_byte , data_msbyte , data_lsbyte };
 8001d42:	79fb      	ldrb	r3, [r7, #7]
 8001d44:	733b      	strb	r3, [r7, #12]
 8001d46:	79bb      	ldrb	r3, [r7, #6]
 8001d48:	737b      	strb	r3, [r7, #13]
 8001d4a:	797b      	ldrb	r3, [r7, #5]
 8001d4c:	73bb      	strb	r3, [r7, #14]
	HAL_I2C_Master_Transmit(&hi2c2, slave_adress, Txcmd, 3, 100);
 8001d4e:	793b      	ldrb	r3, [r7, #4]
 8001d50:	b299      	uxth	r1, r3
 8001d52:	f107 020c 	add.w	r2, r7, #12
 8001d56:	2364      	movs	r3, #100	; 0x64
 8001d58:	9300      	str	r3, [sp, #0]
 8001d5a:	2303      	movs	r3, #3
 8001d5c:	4803      	ldr	r0, [pc, #12]	; (8001d6c <INA260_write+0x48>)
 8001d5e:	f006 fd97 	bl	8008890 <HAL_I2C_Master_Transmit>
}
 8001d62:	bf00      	nop
 8001d64:	3714      	adds	r7, #20
 8001d66:	46bd      	mov	sp, r7
 8001d68:	bd90      	pop	{r4, r7, pc}
 8001d6a:	bf00      	nop
 8001d6c:	20039994 	.word	0x20039994

08001d70 <setConfig>:

void setConfig(uint8_t msbyte , uint8_t lsbyte, uint8_t slave_adress) {
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b082      	sub	sp, #8
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	4603      	mov	r3, r0
 8001d78:	71fb      	strb	r3, [r7, #7]
 8001d7a:	460b      	mov	r3, r1
 8001d7c:	71bb      	strb	r3, [r7, #6]
 8001d7e:	4613      	mov	r3, r2
 8001d80:	717b      	strb	r3, [r7, #5]
	INA260_write(0x00 , msbyte , lsbyte, slave_adress);
 8001d82:	797b      	ldrb	r3, [r7, #5]
 8001d84:	79ba      	ldrb	r2, [r7, #6]
 8001d86:	79f9      	ldrb	r1, [r7, #7]
 8001d88:	2000      	movs	r0, #0
 8001d8a:	f7ff ffcb 	bl	8001d24 <INA260_write>
}
 8001d8e:	bf00      	nop
 8001d90:	3708      	adds	r7, #8
 8001d92:	46bd      	mov	sp, r7
 8001d94:	bd80      	pop	{r7, pc}

08001d96 <INA260_init>:

void INA260_init(uint8_t slave_adress) {
 8001d96:	b580      	push	{r7, lr}
 8001d98:	b082      	sub	sp, #8
 8001d9a:	af00      	add	r7, sp, #0
 8001d9c:	4603      	mov	r3, r0
 8001d9e:	71fb      	strb	r3, [r7, #7]
	setConfig(0x00,0xDF, slave_adress);//AVG=1,BusVoltageConversionTime=588u,ShuntCurrentConversionTime=588u,mode=BusVoltageContinuous
 8001da0:	79fb      	ldrb	r3, [r7, #7]
 8001da2:	461a      	mov	r2, r3
 8001da4:	21df      	movs	r1, #223	; 0xdf
 8001da6:	2000      	movs	r0, #0
 8001da8:	f7ff ffe2 	bl	8001d70 <setConfig>
}
 8001dac:	bf00      	nop
 8001dae:	3708      	adds	r7, #8
 8001db0:	46bd      	mov	sp, r7
 8001db2:	bd80      	pop	{r7, pc}

08001db4 <_ZN8JoyStickC1Ev>:
 */

#include "Joystick.hpp"
//#include "stm32f4xx_hal.h"

JoyStick::JoyStick()
 8001db4:	b480      	push	{r7}
 8001db6:	b083      	sub	sp, #12
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]
{

}
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	4618      	mov	r0, r3
 8001dc0:	370c      	adds	r7, #12
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc8:	4770      	bx	lr
	...

08001dcc <_ZN8JoyStick8getValueEv>:

uint16_t JoyStick::getValue()
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b084      	sub	sp, #16
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
	uint16_t ret_value = 0;
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	81fb      	strh	r3, [r7, #14]

	if(!HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_10)) ret_value |= 0x01;
 8001dd8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001ddc:	482a      	ldr	r0, [pc, #168]	; (8001e88 <_ZN8JoyStick8getValueEv+0xbc>)
 8001dde:	f006 fbd5 	bl	800858c <HAL_GPIO_ReadPin>
 8001de2:	4603      	mov	r3, r0
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	bf0c      	ite	eq
 8001de8:	2301      	moveq	r3, #1
 8001dea:	2300      	movne	r3, #0
 8001dec:	b2db      	uxtb	r3, r3
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d003      	beq.n	8001dfa <_ZN8JoyStick8getValueEv+0x2e>
 8001df2:	89fb      	ldrh	r3, [r7, #14]
 8001df4:	f043 0301 	orr.w	r3, r3, #1
 8001df8:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_0)) ret_value |= 0x02;
 8001dfa:	2101      	movs	r1, #1
 8001dfc:	4823      	ldr	r0, [pc, #140]	; (8001e8c <_ZN8JoyStick8getValueEv+0xc0>)
 8001dfe:	f006 fbc5 	bl	800858c <HAL_GPIO_ReadPin>
 8001e02:	4603      	mov	r3, r0
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	bf0c      	ite	eq
 8001e08:	2301      	moveq	r3, #1
 8001e0a:	2300      	movne	r3, #0
 8001e0c:	b2db      	uxtb	r3, r3
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d003      	beq.n	8001e1a <_ZN8JoyStick8getValueEv+0x4e>
 8001e12:	89fb      	ldrh	r3, [r7, #14]
 8001e14:	f043 0302 	orr.w	r3, r3, #2
 8001e18:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_8)) ret_value |= 0x04;
 8001e1a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001e1e:	481a      	ldr	r0, [pc, #104]	; (8001e88 <_ZN8JoyStick8getValueEv+0xbc>)
 8001e20:	f006 fbb4 	bl	800858c <HAL_GPIO_ReadPin>
 8001e24:	4603      	mov	r3, r0
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	bf0c      	ite	eq
 8001e2a:	2301      	moveq	r3, #1
 8001e2c:	2300      	movne	r3, #0
 8001e2e:	b2db      	uxtb	r3, r3
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d003      	beq.n	8001e3c <_ZN8JoyStick8getValueEv+0x70>
 8001e34:	89fb      	ldrh	r3, [r7, #14]
 8001e36:	f043 0304 	orr.w	r3, r3, #4
 8001e3a:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_2)) ret_value |= 0x08;
 8001e3c:	2104      	movs	r1, #4
 8001e3e:	4814      	ldr	r0, [pc, #80]	; (8001e90 <_ZN8JoyStick8getValueEv+0xc4>)
 8001e40:	f006 fba4 	bl	800858c <HAL_GPIO_ReadPin>
 8001e44:	4603      	mov	r3, r0
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	bf0c      	ite	eq
 8001e4a:	2301      	moveq	r3, #1
 8001e4c:	2300      	movne	r3, #0
 8001e4e:	b2db      	uxtb	r3, r3
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d003      	beq.n	8001e5c <_ZN8JoyStick8getValueEv+0x90>
 8001e54:	89fb      	ldrh	r3, [r7, #14]
 8001e56:	f043 0308 	orr.w	r3, r3, #8
 8001e5a:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_7)) ret_value |= 0x10;
 8001e5c:	2180      	movs	r1, #128	; 0x80
 8001e5e:	480a      	ldr	r0, [pc, #40]	; (8001e88 <_ZN8JoyStick8getValueEv+0xbc>)
 8001e60:	f006 fb94 	bl	800858c <HAL_GPIO_ReadPin>
 8001e64:	4603      	mov	r3, r0
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	bf0c      	ite	eq
 8001e6a:	2301      	moveq	r3, #1
 8001e6c:	2300      	movne	r3, #0
 8001e6e:	b2db      	uxtb	r3, r3
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d003      	beq.n	8001e7c <_ZN8JoyStick8getValueEv+0xb0>
 8001e74:	89fb      	ldrh	r3, [r7, #14]
 8001e76:	f043 0310 	orr.w	r3, r3, #16
 8001e7a:	81fb      	strh	r3, [r7, #14]

	return ret_value;
 8001e7c:	89fb      	ldrh	r3, [r7, #14]
}
 8001e7e:	4618      	mov	r0, r3
 8001e80:	3710      	adds	r7, #16
 8001e82:	46bd      	mov	sp, r7
 8001e84:	bd80      	pop	{r7, pc}
 8001e86:	bf00      	nop
 8001e88:	40021000 	.word	0x40021000
 8001e8c:	40020c00 	.word	0x40020c00
 8001e90:	40020400 	.word	0x40020400

08001e94 <_ZN3LED9fullColorEc>:
 */

#include "LED.hpp"

void LED::fullColor(char color)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b082      	sub	sp, #8
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
 8001e9c:	460b      	mov	r3, r1
 8001e9e:	70fb      	strb	r3, [r7, #3]
	if(color == 'R'){
 8001ea0:	78fb      	ldrb	r3, [r7, #3]
 8001ea2:	2b52      	cmp	r3, #82	; 0x52
 8001ea4:	d112      	bne.n	8001ecc <_ZN3LED9fullColorEc+0x38>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001eac:	4856      	ldr	r0, [pc, #344]	; (8002008 <_ZN3LED9fullColorEc+0x174>)
 8001eae:	f006 fb85 	bl	80085bc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 8001eb2:	2201      	movs	r2, #1
 8001eb4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001eb8:	4853      	ldr	r0, [pc, #332]	; (8002008 <_ZN3LED9fullColorEc+0x174>)
 8001eba:	f006 fb7f 	bl	80085bc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 8001ebe:	2201      	movs	r2, #1
 8001ec0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001ec4:	4850      	ldr	r0, [pc, #320]	; (8002008 <_ZN3LED9fullColorEc+0x174>)
 8001ec6:	f006 fb79 	bl	80085bc <HAL_GPIO_WritePin>
	else if(color == '~'){
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
	}
}
 8001eca:	e098      	b.n	8001ffe <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'G'){
 8001ecc:	78fb      	ldrb	r3, [r7, #3]
 8001ece:	2b47      	cmp	r3, #71	; 0x47
 8001ed0:	d112      	bne.n	8001ef8 <_ZN3LED9fullColorEc+0x64>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 8001ed2:	2201      	movs	r2, #1
 8001ed4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001ed8:	484b      	ldr	r0, [pc, #300]	; (8002008 <_ZN3LED9fullColorEc+0x174>)
 8001eda:	f006 fb6f 	bl	80085bc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 8001ede:	2200      	movs	r2, #0
 8001ee0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001ee4:	4848      	ldr	r0, [pc, #288]	; (8002008 <_ZN3LED9fullColorEc+0x174>)
 8001ee6:	f006 fb69 	bl	80085bc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 8001eea:	2201      	movs	r2, #1
 8001eec:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001ef0:	4845      	ldr	r0, [pc, #276]	; (8002008 <_ZN3LED9fullColorEc+0x174>)
 8001ef2:	f006 fb63 	bl	80085bc <HAL_GPIO_WritePin>
}
 8001ef6:	e082      	b.n	8001ffe <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'B'){
 8001ef8:	78fb      	ldrb	r3, [r7, #3]
 8001efa:	2b42      	cmp	r3, #66	; 0x42
 8001efc:	d112      	bne.n	8001f24 <_ZN3LED9fullColorEc+0x90>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 8001efe:	2201      	movs	r2, #1
 8001f00:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001f04:	4840      	ldr	r0, [pc, #256]	; (8002008 <_ZN3LED9fullColorEc+0x174>)
 8001f06:	f006 fb59 	bl	80085bc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 8001f0a:	2201      	movs	r2, #1
 8001f0c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001f10:	483d      	ldr	r0, [pc, #244]	; (8002008 <_ZN3LED9fullColorEc+0x174>)
 8001f12:	f006 fb53 	bl	80085bc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 8001f16:	2200      	movs	r2, #0
 8001f18:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001f1c:	483a      	ldr	r0, [pc, #232]	; (8002008 <_ZN3LED9fullColorEc+0x174>)
 8001f1e:	f006 fb4d 	bl	80085bc <HAL_GPIO_WritePin>
}
 8001f22:	e06c      	b.n	8001ffe <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'C'){
 8001f24:	78fb      	ldrb	r3, [r7, #3]
 8001f26:	2b43      	cmp	r3, #67	; 0x43
 8001f28:	d112      	bne.n	8001f50 <_ZN3LED9fullColorEc+0xbc>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 8001f2a:	2201      	movs	r2, #1
 8001f2c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001f30:	4835      	ldr	r0, [pc, #212]	; (8002008 <_ZN3LED9fullColorEc+0x174>)
 8001f32:	f006 fb43 	bl	80085bc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 8001f36:	2200      	movs	r2, #0
 8001f38:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001f3c:	4832      	ldr	r0, [pc, #200]	; (8002008 <_ZN3LED9fullColorEc+0x174>)
 8001f3e:	f006 fb3d 	bl	80085bc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 8001f42:	2200      	movs	r2, #0
 8001f44:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001f48:	482f      	ldr	r0, [pc, #188]	; (8002008 <_ZN3LED9fullColorEc+0x174>)
 8001f4a:	f006 fb37 	bl	80085bc <HAL_GPIO_WritePin>
}
 8001f4e:	e056      	b.n	8001ffe <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'M'){
 8001f50:	78fb      	ldrb	r3, [r7, #3]
 8001f52:	2b4d      	cmp	r3, #77	; 0x4d
 8001f54:	d112      	bne.n	8001f7c <_ZN3LED9fullColorEc+0xe8>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8001f56:	2200      	movs	r2, #0
 8001f58:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001f5c:	482a      	ldr	r0, [pc, #168]	; (8002008 <_ZN3LED9fullColorEc+0x174>)
 8001f5e:	f006 fb2d 	bl	80085bc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 8001f62:	2201      	movs	r2, #1
 8001f64:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001f68:	4827      	ldr	r0, [pc, #156]	; (8002008 <_ZN3LED9fullColorEc+0x174>)
 8001f6a:	f006 fb27 	bl	80085bc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 8001f6e:	2200      	movs	r2, #0
 8001f70:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001f74:	4824      	ldr	r0, [pc, #144]	; (8002008 <_ZN3LED9fullColorEc+0x174>)
 8001f76:	f006 fb21 	bl	80085bc <HAL_GPIO_WritePin>
}
 8001f7a:	e040      	b.n	8001ffe <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'Y'){
 8001f7c:	78fb      	ldrb	r3, [r7, #3]
 8001f7e:	2b59      	cmp	r3, #89	; 0x59
 8001f80:	d112      	bne.n	8001fa8 <_ZN3LED9fullColorEc+0x114>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8001f82:	2200      	movs	r2, #0
 8001f84:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001f88:	481f      	ldr	r0, [pc, #124]	; (8002008 <_ZN3LED9fullColorEc+0x174>)
 8001f8a:	f006 fb17 	bl	80085bc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 8001f8e:	2200      	movs	r2, #0
 8001f90:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001f94:	481c      	ldr	r0, [pc, #112]	; (8002008 <_ZN3LED9fullColorEc+0x174>)
 8001f96:	f006 fb11 	bl	80085bc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 8001f9a:	2201      	movs	r2, #1
 8001f9c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001fa0:	4819      	ldr	r0, [pc, #100]	; (8002008 <_ZN3LED9fullColorEc+0x174>)
 8001fa2:	f006 fb0b 	bl	80085bc <HAL_GPIO_WritePin>
}
 8001fa6:	e02a      	b.n	8001ffe <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'W'){
 8001fa8:	78fb      	ldrb	r3, [r7, #3]
 8001faa:	2b57      	cmp	r3, #87	; 0x57
 8001fac:	d112      	bne.n	8001fd4 <_ZN3LED9fullColorEc+0x140>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8001fae:	2200      	movs	r2, #0
 8001fb0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001fb4:	4814      	ldr	r0, [pc, #80]	; (8002008 <_ZN3LED9fullColorEc+0x174>)
 8001fb6:	f006 fb01 	bl	80085bc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 8001fba:	2200      	movs	r2, #0
 8001fbc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001fc0:	4811      	ldr	r0, [pc, #68]	; (8002008 <_ZN3LED9fullColorEc+0x174>)
 8001fc2:	f006 fafb 	bl	80085bc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001fcc:	480e      	ldr	r0, [pc, #56]	; (8002008 <_ZN3LED9fullColorEc+0x174>)
 8001fce:	f006 faf5 	bl	80085bc <HAL_GPIO_WritePin>
}
 8001fd2:	e014      	b.n	8001ffe <_ZN3LED9fullColorEc+0x16a>
	else if(color == '~'){
 8001fd4:	78fb      	ldrb	r3, [r7, #3]
 8001fd6:	2b7e      	cmp	r3, #126	; 0x7e
 8001fd8:	d111      	bne.n	8001ffe <_ZN3LED9fullColorEc+0x16a>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 8001fda:	2201      	movs	r2, #1
 8001fdc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001fe0:	4809      	ldr	r0, [pc, #36]	; (8002008 <_ZN3LED9fullColorEc+0x174>)
 8001fe2:	f006 faeb 	bl	80085bc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 8001fe6:	2201      	movs	r2, #1
 8001fe8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001fec:	4806      	ldr	r0, [pc, #24]	; (8002008 <_ZN3LED9fullColorEc+0x174>)
 8001fee:	f006 fae5 	bl	80085bc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 8001ff2:	2201      	movs	r2, #1
 8001ff4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001ff8:	4803      	ldr	r0, [pc, #12]	; (8002008 <_ZN3LED9fullColorEc+0x174>)
 8001ffa:	f006 fadf 	bl	80085bc <HAL_GPIO_WritePin>
}
 8001ffe:	bf00      	nop
 8002000:	3708      	adds	r7, #8
 8002002:	46bd      	mov	sp, r7
 8002004:	bd80      	pop	{r7, pc}
 8002006:	bf00      	nop
 8002008:	40020000 	.word	0x40020000

0800200c <_ZN3LED2LREaa>:

void LED::LR(int8_t l_status, int8_t r_status)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	b082      	sub	sp, #8
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
 8002014:	460b      	mov	r3, r1
 8002016:	70fb      	strb	r3, [r7, #3]
 8002018:	4613      	mov	r3, r2
 800201a:	70bb      	strb	r3, [r7, #2]
	if(l_status == 1)
 800201c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002020:	2b01      	cmp	r3, #1
 8002022:	d106      	bne.n	8002032 <_ZN3LED2LREaa+0x26>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 8002024:	2201      	movs	r2, #1
 8002026:	f44f 7180 	mov.w	r1, #256	; 0x100
 800202a:	4813      	ldr	r0, [pc, #76]	; (8002078 <_ZN3LED2LREaa+0x6c>)
 800202c:	f006 fac6 	bl	80085bc <HAL_GPIO_WritePin>
 8002030:	e009      	b.n	8002046 <_ZN3LED2LREaa+0x3a>
	else if(l_status == 0)
 8002032:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002036:	2b00      	cmp	r3, #0
 8002038:	d105      	bne.n	8002046 <_ZN3LED2LREaa+0x3a>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 800203a:	2200      	movs	r2, #0
 800203c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002040:	480d      	ldr	r0, [pc, #52]	; (8002078 <_ZN3LED2LREaa+0x6c>)
 8002042:	f006 fabb 	bl	80085bc <HAL_GPIO_WritePin>

	if(r_status == 1)
 8002046:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800204a:	2b01      	cmp	r3, #1
 800204c:	d106      	bne.n	800205c <_ZN3LED2LREaa+0x50>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);
 800204e:	2201      	movs	r2, #1
 8002050:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002054:	4808      	ldr	r0, [pc, #32]	; (8002078 <_ZN3LED2LREaa+0x6c>)
 8002056:	f006 fab1 	bl	80085bc <HAL_GPIO_WritePin>
	else if(r_status == 0)
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);

}
 800205a:	e009      	b.n	8002070 <_ZN3LED2LREaa+0x64>
	else if(r_status == 0)
 800205c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8002060:	2b00      	cmp	r3, #0
 8002062:	d105      	bne.n	8002070 <_ZN3LED2LREaa+0x64>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 8002064:	2200      	movs	r2, #0
 8002066:	f44f 7100 	mov.w	r1, #512	; 0x200
 800206a:	4803      	ldr	r0, [pc, #12]	; (8002078 <_ZN3LED2LREaa+0x6c>)
 800206c:	f006 faa6 	bl	80085bc <HAL_GPIO_WritePin>
}
 8002070:	bf00      	nop
 8002072:	3708      	adds	r7, #8
 8002074:	46bd      	mov	sp, r7
 8002076:	bd80      	pop	{r7, pc}
 8002078:	40020000 	.word	0x40020000

0800207c <_ZN10LineSensorC1Ev>:
#include "Macro.h"
#include "AQM0802.h"

float mon_sens, mon_sens_lpf;

LineSensor::LineSensor()
 800207c:	b580      	push	{r7, lr}
 800207e:	b092      	sub	sp, #72	; 0x48
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	f203 23bd 	addw	r3, r3, #701	; 0x2bd
 800208a:	4618      	mov	r0, r3
 800208c:	f7ff fe92 	bl	8001db4 <_ZN8JoyStickC1Ev>
{
	for(auto &av : analog_val_){
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	637b      	str	r3, [r7, #52]	; 0x34
 8002094:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002096:	647b      	str	r3, [r7, #68]	; 0x44
 8002098:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800209a:	331c      	adds	r3, #28
 800209c:	633b      	str	r3, [r7, #48]	; 0x30
 800209e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80020a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80020a2:	429a      	cmp	r2, r3
 80020a4:	d008      	beq.n	80020b8 <_ZN10LineSensorC1Ev+0x3c>
 80020a6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80020a8:	62fb      	str	r3, [r7, #44]	; 0x2c
		av = 0;
 80020aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80020ac:	2200      	movs	r2, #0
 80020ae:	801a      	strh	r2, [r3, #0]
	for(auto &av : analog_val_){
 80020b0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80020b2:	3302      	adds	r3, #2
 80020b4:	647b      	str	r3, [r7, #68]	; 0x44
 80020b6:	e7f2      	b.n	800209e <_ZN10LineSensorC1Ev+0x22>
	}

	for(auto &s : sensor){
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	f503 7330 	add.w	r3, r3, #704	; 0x2c0
 80020be:	62bb      	str	r3, [r7, #40]	; 0x28
 80020c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80020c2:	643b      	str	r3, [r7, #64]	; 0x40
 80020c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80020c6:	3338      	adds	r3, #56	; 0x38
 80020c8:	627b      	str	r3, [r7, #36]	; 0x24
 80020ca:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80020cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020ce:	429a      	cmp	r2, r3
 80020d0:	d009      	beq.n	80020e6 <_ZN10LineSensorC1Ev+0x6a>
 80020d2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80020d4:	623b      	str	r3, [r7, #32]
		s = 0;
 80020d6:	6a3b      	ldr	r3, [r7, #32]
 80020d8:	f04f 0200 	mov.w	r2, #0
 80020dc:	601a      	str	r2, [r3, #0]
	for(auto &s : sensor){
 80020de:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80020e0:	3304      	adds	r3, #4
 80020e2:	643b      	str	r3, [r7, #64]	; 0x40
 80020e4:	e7f1      	b.n	80020ca <_ZN10LineSensorC1Ev+0x4e>
	}

	for(auto &m : offset_values_){
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	f503 7321 	add.w	r3, r3, #644	; 0x284
 80020ec:	61fb      	str	r3, [r7, #28]
 80020ee:	69fb      	ldr	r3, [r7, #28]
 80020f0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80020f2:	69fb      	ldr	r3, [r7, #28]
 80020f4:	3338      	adds	r3, #56	; 0x38
 80020f6:	61bb      	str	r3, [r7, #24]
 80020f8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80020fa:	69bb      	ldr	r3, [r7, #24]
 80020fc:	429a      	cmp	r2, r3
 80020fe:	d009      	beq.n	8002114 <_ZN10LineSensorC1Ev+0x98>
 8002100:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002102:	617b      	str	r3, [r7, #20]
		m = 0;
 8002104:	697b      	ldr	r3, [r7, #20]
 8002106:	f04f 0200 	mov.w	r2, #0
 800210a:	601a      	str	r2, [r3, #0]
	for(auto &m : offset_values_){
 800210c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800210e:	3304      	adds	r3, #4
 8002110:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002112:	e7f1      	b.n	80020f8 <_ZN10LineSensorC1Ev+0x7c>
	}
	for(auto &s : sensor_coefficient_){
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	f503 7313 	add.w	r3, r3, #588	; 0x24c
 800211a:	613b      	str	r3, [r7, #16]
 800211c:	693b      	ldr	r3, [r7, #16]
 800211e:	63bb      	str	r3, [r7, #56]	; 0x38
 8002120:	693b      	ldr	r3, [r7, #16]
 8002122:	3338      	adds	r3, #56	; 0x38
 8002124:	60fb      	str	r3, [r7, #12]
 8002126:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	429a      	cmp	r2, r3
 800212c:	d009      	beq.n	8002142 <_ZN10LineSensorC1Ev+0xc6>
 800212e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002130:	60bb      	str	r3, [r7, #8]
		s = 1;
 8002132:	68bb      	ldr	r3, [r7, #8]
 8002134:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8002138:	601a      	str	r2, [r3, #0]
	for(auto &s : sensor_coefficient_){
 800213a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800213c:	3304      	adds	r3, #4
 800213e:	63bb      	str	r3, [r7, #56]	; 0x38
 8002140:	e7f1      	b.n	8002126 <_ZN10LineSensorC1Ev+0xaa>
	}

}
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	4618      	mov	r0, r3
 8002146:	3748      	adds	r7, #72	; 0x48
 8002148:	46bd      	mov	sp, r7
 800214a:	bd80      	pop	{r7, pc}

0800214c <_ZN10LineSensor8ADCStartEv>:

void LineSensor::ADCStart()
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b082      	sub	sp, #8
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
	HAL_ADC_Start_DMA(&hadc2, (uint32_t *) analog_val_, 14);
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	220e      	movs	r2, #14
 8002158:	4619      	mov	r1, r3
 800215a:	4803      	ldr	r0, [pc, #12]	; (8002168 <_ZN10LineSensor8ADCStartEv+0x1c>)
 800215c:	f004 fffe 	bl	800715c <HAL_ADC_Start_DMA>
}
 8002160:	bf00      	nop
 8002162:	3708      	adds	r7, #8
 8002164:	46bd      	mov	sp, r7
 8002166:	bd80      	pop	{r7, pc}
 8002168:	200398b8 	.word	0x200398b8

0800216c <_ZN10LineSensor17storeSensorValuesEv>:

void LineSensor::storeSensorValues()
{
 800216c:	b480      	push	{r7}
 800216e:	b085      	sub	sp, #20
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
	static uint8_t cnt = 0;

	for(int i = 0; i < AD_DATA_SIZE; i++){
 8002174:	2300      	movs	r3, #0
 8002176:	60fb      	str	r3, [r7, #12]
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	2b0d      	cmp	r3, #13
 800217c:	dc2f      	bgt.n	80021de <_ZN10LineSensor17storeSensorValuesEv+0x72>
		store_vals_[cnt][i] = sensor_coefficient_[i] * (analog_val_[i] - offset_values_[i]) ;
 800217e:	687a      	ldr	r2, [r7, #4]
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	3392      	adds	r3, #146	; 0x92
 8002184:	009b      	lsls	r3, r3, #2
 8002186:	4413      	add	r3, r2
 8002188:	3304      	adds	r3, #4
 800218a:	ed93 7a00 	vldr	s14, [r3]
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	68fa      	ldr	r2, [r7, #12]
 8002192:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002196:	ee07 3a90 	vmov	s15, r3
 800219a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800219e:	687a      	ldr	r2, [r7, #4]
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	33a0      	adds	r3, #160	; 0xa0
 80021a4:	009b      	lsls	r3, r3, #2
 80021a6:	4413      	add	r3, r2
 80021a8:	3304      	adds	r3, #4
 80021aa:	edd3 7a00 	vldr	s15, [r3]
 80021ae:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80021b2:	4b14      	ldr	r3, [pc, #80]	; (8002204 <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 80021b4:	781b      	ldrb	r3, [r3, #0]
 80021b6:	4619      	mov	r1, r3
 80021b8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80021bc:	687a      	ldr	r2, [r7, #4]
 80021be:	460b      	mov	r3, r1
 80021c0:	00db      	lsls	r3, r3, #3
 80021c2:	1a5b      	subs	r3, r3, r1
 80021c4:	005b      	lsls	r3, r3, #1
 80021c6:	68f9      	ldr	r1, [r7, #12]
 80021c8:	440b      	add	r3, r1
 80021ca:	3306      	adds	r3, #6
 80021cc:	009b      	lsls	r3, r3, #2
 80021ce:	4413      	add	r3, r2
 80021d0:	3304      	adds	r3, #4
 80021d2:	edc3 7a00 	vstr	s15, [r3]
	for(int i = 0; i < AD_DATA_SIZE; i++){
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	3301      	adds	r3, #1
 80021da:	60fb      	str	r3, [r7, #12]
 80021dc:	e7cc      	b.n	8002178 <_ZN10LineSensor17storeSensorValuesEv+0xc>
		//store_vals_[cnt][i] = float(analog_val_[i]) ;
	}

	cnt++;
 80021de:	4b09      	ldr	r3, [pc, #36]	; (8002204 <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 80021e0:	781b      	ldrb	r3, [r3, #0]
 80021e2:	3301      	adds	r3, #1
 80021e4:	b2da      	uxtb	r2, r3
 80021e6:	4b07      	ldr	r3, [pc, #28]	; (8002204 <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 80021e8:	701a      	strb	r2, [r3, #0]
	if(cnt >= 10) cnt = 0;
 80021ea:	4b06      	ldr	r3, [pc, #24]	; (8002204 <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 80021ec:	781b      	ldrb	r3, [r3, #0]
 80021ee:	2b09      	cmp	r3, #9
 80021f0:	d902      	bls.n	80021f8 <_ZN10LineSensor17storeSensorValuesEv+0x8c>
 80021f2:	4b04      	ldr	r3, [pc, #16]	; (8002204 <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 80021f4:	2200      	movs	r2, #0
 80021f6:	701a      	strb	r2, [r3, #0]


}
 80021f8:	bf00      	nop
 80021fa:	3714      	adds	r7, #20
 80021fc:	46bd      	mov	sp, r7
 80021fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002202:	4770      	bx	lr
 8002204:	2000021c 	.word	0x2000021c

08002208 <_ZN10LineSensor18updateSensorValuesEv>:
void LineSensor::updateSensorValues()
{
 8002208:	b5b0      	push	{r4, r5, r7, lr}
 800220a:	b08e      	sub	sp, #56	; 0x38
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
	float temp_val[10];
	static float pre_sensor[AD_DATA_SIZE];

	for(uint8_t ad_cnt = 0; ad_cnt < AD_DATA_SIZE; ad_cnt++){
 8002210:	2300      	movs	r3, #0
 8002212:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8002216:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800221a:	2b0d      	cmp	r3, #13
 800221c:	f200 80b8 	bhi.w	8002390 <_ZN10LineSensor18updateSensorValuesEv+0x188>
		for(uint8_t store_cnt = 0; store_cnt < 10; store_cnt++){
 8002220:	2300      	movs	r3, #0
 8002222:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 8002226:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 800222a:	2b09      	cmp	r3, #9
 800222c:	d81c      	bhi.n	8002268 <_ZN10LineSensor18updateSensorValuesEv+0x60>
			temp_val[store_cnt] = store_vals_[store_cnt][ad_cnt];
 800222e:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 8002232:	f897 4037 	ldrb.w	r4, [r7, #55]	; 0x37
 8002236:	f897 1036 	ldrb.w	r1, [r7, #54]	; 0x36
 800223a:	6878      	ldr	r0, [r7, #4]
 800223c:	4613      	mov	r3, r2
 800223e:	00db      	lsls	r3, r3, #3
 8002240:	1a9b      	subs	r3, r3, r2
 8002242:	005b      	lsls	r3, r3, #1
 8002244:	4423      	add	r3, r4
 8002246:	3306      	adds	r3, #6
 8002248:	009b      	lsls	r3, r3, #2
 800224a:	4403      	add	r3, r0
 800224c:	3304      	adds	r3, #4
 800224e:	681a      	ldr	r2, [r3, #0]
 8002250:	008b      	lsls	r3, r1, #2
 8002252:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8002256:	440b      	add	r3, r1
 8002258:	3b30      	subs	r3, #48	; 0x30
 800225a:	601a      	str	r2, [r3, #0]
		for(uint8_t store_cnt = 0; store_cnt < 10; store_cnt++){
 800225c:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8002260:	3301      	adds	r3, #1
 8002262:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 8002266:	e7de      	b.n	8002226 <_ZN10LineSensor18updateSensorValuesEv+0x1e>
		}

		// sort
		for(uint8_t i = 0; i < 10; i++){
 8002268:	2300      	movs	r3, #0
 800226a:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
 800226e:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8002272:	2b09      	cmp	r3, #9
 8002274:	d84d      	bhi.n	8002312 <_ZN10LineSensor18updateSensorValuesEv+0x10a>
			for (uint8_t j = i+1; j < 10; j++) {
 8002276:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 800227a:	3301      	adds	r3, #1
 800227c:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
 8002280:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8002284:	2b09      	cmp	r3, #9
 8002286:	d83e      	bhi.n	8002306 <_ZN10LineSensor18updateSensorValuesEv+0xfe>
				if(temp_val[i] < temp_val[j]){
 8002288:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 800228c:	009b      	lsls	r3, r3, #2
 800228e:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002292:	4413      	add	r3, r2
 8002294:	3b30      	subs	r3, #48	; 0x30
 8002296:	ed93 7a00 	vldr	s14, [r3]
 800229a:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 800229e:	009b      	lsls	r3, r3, #2
 80022a0:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80022a4:	4413      	add	r3, r2
 80022a6:	3b30      	subs	r3, #48	; 0x30
 80022a8:	edd3 7a00 	vldr	s15, [r3]
 80022ac:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80022b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022b4:	d521      	bpl.n	80022fa <_ZN10LineSensor18updateSensorValuesEv+0xf2>
					float tmp = temp_val[j];
 80022b6:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80022ba:	009b      	lsls	r3, r3, #2
 80022bc:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80022c0:	4413      	add	r3, r2
 80022c2:	3b30      	subs	r3, #48	; 0x30
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	633b      	str	r3, [r7, #48]	; 0x30
					temp_val[j] = temp_val[i];
 80022c8:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
 80022cc:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80022d0:	0092      	lsls	r2, r2, #2
 80022d2:	f107 0138 	add.w	r1, r7, #56	; 0x38
 80022d6:	440a      	add	r2, r1
 80022d8:	3a30      	subs	r2, #48	; 0x30
 80022da:	6812      	ldr	r2, [r2, #0]
 80022dc:	009b      	lsls	r3, r3, #2
 80022de:	f107 0138 	add.w	r1, r7, #56	; 0x38
 80022e2:	440b      	add	r3, r1
 80022e4:	3b30      	subs	r3, #48	; 0x30
 80022e6:	601a      	str	r2, [r3, #0]
					temp_val[i] = tmp;
 80022e8:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 80022ec:	009b      	lsls	r3, r3, #2
 80022ee:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80022f2:	4413      	add	r3, r2
 80022f4:	3b30      	subs	r3, #48	; 0x30
 80022f6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80022f8:	601a      	str	r2, [r3, #0]
			for (uint8_t j = i+1; j < 10; j++) {
 80022fa:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80022fe:	3301      	adds	r3, #1
 8002300:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
 8002304:	e7bc      	b.n	8002280 <_ZN10LineSensor18updateSensorValuesEv+0x78>
		for(uint8_t i = 0; i < 10; i++){
 8002306:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 800230a:	3301      	adds	r3, #1
 800230c:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
 8002310:	e7ad      	b.n	800226e <_ZN10LineSensor18updateSensorValuesEv+0x66>
				}
			}
		}

		sensor[ad_cnt] = ((R_LINESENSE)*(temp_val[5]) + (1.0 - (R_LINESENSE))* (pre_sensor[ad_cnt]));
 8002312:	69fb      	ldr	r3, [r7, #28]
 8002314:	4618      	mov	r0, r3
 8002316:	f7fe f92f 	bl	8000578 <__aeabi_f2d>
 800231a:	a32a      	add	r3, pc, #168	; (adr r3, 80023c4 <_ZN10LineSensor18updateSensorValuesEv+0x1bc>)
 800231c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002320:	f7fe f982 	bl	8000628 <__aeabi_dmul>
 8002324:	4603      	mov	r3, r0
 8002326:	460c      	mov	r4, r1
 8002328:	4625      	mov	r5, r4
 800232a:	461c      	mov	r4, r3
 800232c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002330:	4a21      	ldr	r2, [pc, #132]	; (80023b8 <_ZN10LineSensor18updateSensorValuesEv+0x1b0>)
 8002332:	009b      	lsls	r3, r3, #2
 8002334:	4413      	add	r3, r2
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	4618      	mov	r0, r3
 800233a:	f7fe f91d 	bl	8000578 <__aeabi_f2d>
 800233e:	a31c      	add	r3, pc, #112	; (adr r3, 80023b0 <_ZN10LineSensor18updateSensorValuesEv+0x1a8>)
 8002340:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002344:	f7fe f970 	bl	8000628 <__aeabi_dmul>
 8002348:	4602      	mov	r2, r0
 800234a:	460b      	mov	r3, r1
 800234c:	4620      	mov	r0, r4
 800234e:	4629      	mov	r1, r5
 8002350:	f7fd ffb4 	bl	80002bc <__adddf3>
 8002354:	4603      	mov	r3, r0
 8002356:	460c      	mov	r4, r1
 8002358:	461a      	mov	r2, r3
 800235a:	4623      	mov	r3, r4
 800235c:	f897 4037 	ldrb.w	r4, [r7, #55]	; 0x37
 8002360:	4610      	mov	r0, r2
 8002362:	4619      	mov	r1, r3
 8002364:	f7fe fc58 	bl	8000c18 <__aeabi_d2f>
 8002368:	4601      	mov	r1, r0
 800236a:	687a      	ldr	r2, [r7, #4]
 800236c:	f104 03b0 	add.w	r3, r4, #176	; 0xb0
 8002370:	009b      	lsls	r3, r3, #2
 8002372:	4413      	add	r3, r2
 8002374:	6019      	str	r1, [r3, #0]
		pre_sensor[ad_cnt] = temp_val[5];
 8002376:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800237a:	69fa      	ldr	r2, [r7, #28]
 800237c:	490e      	ldr	r1, [pc, #56]	; (80023b8 <_ZN10LineSensor18updateSensorValuesEv+0x1b0>)
 800237e:	009b      	lsls	r3, r3, #2
 8002380:	440b      	add	r3, r1
 8002382:	601a      	str	r2, [r3, #0]
	for(uint8_t ad_cnt = 0; ad_cnt < AD_DATA_SIZE; ad_cnt++){
 8002384:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002388:	3301      	adds	r3, #1
 800238a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800238e:	e742      	b.n	8002216 <_ZN10LineSensor18updateSensorValuesEv+0xe>
	}

	mon_sens = store_vals_[5][5];
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8002396:	4a09      	ldr	r2, [pc, #36]	; (80023bc <_ZN10LineSensor18updateSensorValuesEv+0x1b4>)
 8002398:	6013      	str	r3, [r2, #0]
	mon_sens_lpf = sensor[5];
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80023a0:	4a07      	ldr	r2, [pc, #28]	; (80023c0 <_ZN10LineSensor18updateSensorValuesEv+0x1b8>)
 80023a2:	6013      	str	r3, [r2, #0]
}
 80023a4:	bf00      	nop
 80023a6:	3738      	adds	r7, #56	; 0x38
 80023a8:	46bd      	mov	sp, r7
 80023aa:	bdb0      	pop	{r4, r5, r7, pc}
 80023ac:	f3af 8000 	nop.w
 80023b0:	66666666 	.word	0x66666666
 80023b4:	3fee6666 	.word	0x3fee6666
 80023b8:	20000220 	.word	0x20000220
 80023bc:	20000214 	.word	0x20000214
 80023c0:	20000218 	.word	0x20000218
 80023c4:	9999999a 	.word	0x9999999a
 80023c8:	3fa99999 	.word	0x3fa99999

080023cc <_ZN10LineSensor11calibrationEv>:

void LineSensor::calibration()
{
 80023cc:	b590      	push	{r4, r7, lr}
 80023ce:	b0a9      	sub	sp, #164	; 0xa4
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	6078      	str	r0, [r7, #4]
	HAL_Delay(100);
 80023d4:	2064      	movs	r0, #100	; 0x64
 80023d6:	f004 fe5b 	bl	8007090 <HAL_Delay>

	lcd_clear();
 80023da:	f7fe fe61 	bl	80010a0 <lcd_clear>
	lcd_locate(0,0);
 80023de:	2100      	movs	r1, #0
 80023e0:	2000      	movs	r0, #0
 80023e2:	f7fe fe6d 	bl	80010c0 <lcd_locate>
	lcd_printf("LineSens");
 80023e6:	48b1      	ldr	r0, [pc, #708]	; (80026ac <_ZN10LineSensor11calibrationEv+0x2e0>)
 80023e8:	f7fe fe94 	bl	8001114 <lcd_printf>
	lcd_locate(0,1);
 80023ec:	2101      	movs	r1, #1
 80023ee:	2000      	movs	r0, #0
 80023f0:	f7fe fe66 	bl	80010c0 <lcd_locate>
	lcd_printf("Calib   ");
 80023f4:	48ae      	ldr	r0, [pc, #696]	; (80026b0 <_ZN10LineSensor11calibrationEv+0x2e4>)
 80023f6:	f7fe fe8d 	bl	8001114 <lcd_printf>


	float max_values[AD_DATA_SIZE];
	float min_values[AD_DATA_SIZE];

	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 80023fa:	2300      	movs	r3, #0
 80023fc:	f8a7 309e 	strh.w	r3, [r7, #158]	; 0x9e
 8002400:	f8b7 309e 	ldrh.w	r3, [r7, #158]	; 0x9e
 8002404:	2b0d      	cmp	r3, #13
 8002406:	d823      	bhi.n	8002450 <_ZN10LineSensor11calibrationEv+0x84>
		max_values[i] = sensor[i];
 8002408:	f8b7 209e 	ldrh.w	r2, [r7, #158]	; 0x9e
 800240c:	f8b7 309e 	ldrh.w	r3, [r7, #158]	; 0x9e
 8002410:	6879      	ldr	r1, [r7, #4]
 8002412:	32b0      	adds	r2, #176	; 0xb0
 8002414:	0092      	lsls	r2, r2, #2
 8002416:	440a      	add	r2, r1
 8002418:	6812      	ldr	r2, [r2, #0]
 800241a:	009b      	lsls	r3, r3, #2
 800241c:	f107 01a0 	add.w	r1, r7, #160	; 0xa0
 8002420:	440b      	add	r3, r1
 8002422:	3b60      	subs	r3, #96	; 0x60
 8002424:	601a      	str	r2, [r3, #0]
		min_values[i] = sensor[i];
 8002426:	f8b7 209e 	ldrh.w	r2, [r7, #158]	; 0x9e
 800242a:	f8b7 309e 	ldrh.w	r3, [r7, #158]	; 0x9e
 800242e:	6879      	ldr	r1, [r7, #4]
 8002430:	32b0      	adds	r2, #176	; 0xb0
 8002432:	0092      	lsls	r2, r2, #2
 8002434:	440a      	add	r2, r1
 8002436:	6812      	ldr	r2, [r2, #0]
 8002438:	009b      	lsls	r3, r3, #2
 800243a:	f107 01a0 	add.w	r1, r7, #160	; 0xa0
 800243e:	440b      	add	r3, r1
 8002440:	3b98      	subs	r3, #152	; 0x98
 8002442:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 8002444:	f8b7 309e 	ldrh.w	r3, [r7, #158]	; 0x9e
 8002448:	3301      	adds	r3, #1
 800244a:	f8a7 309e 	strh.w	r3, [r7, #158]	; 0x9e
 800244e:	e7d7      	b.n	8002400 <_ZN10LineSensor11calibrationEv+0x34>
	}

	while(joy_stick_.getValue() != JOY_C){
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	f203 23bd 	addw	r3, r3, #701	; 0x2bd
 8002456:	4618      	mov	r0, r3
 8002458:	f7ff fcb8 	bl	8001dcc <_ZN8JoyStick8getValueEv>
 800245c:	4603      	mov	r3, r0
 800245e:	2b02      	cmp	r3, #2
 8002460:	bf14      	ite	ne
 8002462:	2301      	movne	r3, #1
 8002464:	2300      	moveq	r3, #0
 8002466:	b2db      	uxtb	r3, r3
 8002468:	2b00      	cmp	r3, #0
 800246a:	d079      	beq.n	8002560 <_ZN10LineSensor11calibrationEv+0x194>

		for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 800246c:	2300      	movs	r3, #0
 800246e:	f8a7 309c 	strh.w	r3, [r7, #156]	; 0x9c
 8002472:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 8002476:	2b0d      	cmp	r3, #13
 8002478:	d850      	bhi.n	800251c <_ZN10LineSensor11calibrationEv+0x150>
			if(max_values[i] < sensor[i]){
 800247a:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 800247e:	009b      	lsls	r3, r3, #2
 8002480:	f107 02a0 	add.w	r2, r7, #160	; 0xa0
 8002484:	4413      	add	r3, r2
 8002486:	3b60      	subs	r3, #96	; 0x60
 8002488:	ed93 7a00 	vldr	s14, [r3]
 800248c:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 8002490:	687a      	ldr	r2, [r7, #4]
 8002492:	33b0      	adds	r3, #176	; 0xb0
 8002494:	009b      	lsls	r3, r3, #2
 8002496:	4413      	add	r3, r2
 8002498:	edd3 7a00 	vldr	s15, [r3]
 800249c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80024a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024a4:	d50f      	bpl.n	80024c6 <_ZN10LineSensor11calibrationEv+0xfa>
				max_values[i] = sensor[i];
 80024a6:	f8b7 209c 	ldrh.w	r2, [r7, #156]	; 0x9c
 80024aa:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 80024ae:	6879      	ldr	r1, [r7, #4]
 80024b0:	32b0      	adds	r2, #176	; 0xb0
 80024b2:	0092      	lsls	r2, r2, #2
 80024b4:	440a      	add	r2, r1
 80024b6:	6812      	ldr	r2, [r2, #0]
 80024b8:	009b      	lsls	r3, r3, #2
 80024ba:	f107 01a0 	add.w	r1, r7, #160	; 0xa0
 80024be:	440b      	add	r3, r1
 80024c0:	3b60      	subs	r3, #96	; 0x60
 80024c2:	601a      	str	r2, [r3, #0]
 80024c4:	e024      	b.n	8002510 <_ZN10LineSensor11calibrationEv+0x144>
			}
			else if(min_values[i] > sensor[i]){
 80024c6:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 80024ca:	009b      	lsls	r3, r3, #2
 80024cc:	f107 02a0 	add.w	r2, r7, #160	; 0xa0
 80024d0:	4413      	add	r3, r2
 80024d2:	3b98      	subs	r3, #152	; 0x98
 80024d4:	ed93 7a00 	vldr	s14, [r3]
 80024d8:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 80024dc:	687a      	ldr	r2, [r7, #4]
 80024de:	33b0      	adds	r3, #176	; 0xb0
 80024e0:	009b      	lsls	r3, r3, #2
 80024e2:	4413      	add	r3, r2
 80024e4:	edd3 7a00 	vldr	s15, [r3]
 80024e8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80024ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024f0:	dd0e      	ble.n	8002510 <_ZN10LineSensor11calibrationEv+0x144>
				min_values[i] = sensor[i];
 80024f2:	f8b7 209c 	ldrh.w	r2, [r7, #156]	; 0x9c
 80024f6:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 80024fa:	6879      	ldr	r1, [r7, #4]
 80024fc:	32b0      	adds	r2, #176	; 0xb0
 80024fe:	0092      	lsls	r2, r2, #2
 8002500:	440a      	add	r2, r1
 8002502:	6812      	ldr	r2, [r2, #0]
 8002504:	009b      	lsls	r3, r3, #2
 8002506:	f107 01a0 	add.w	r1, r7, #160	; 0xa0
 800250a:	440b      	add	r3, r1
 800250c:	3b98      	subs	r3, #152	; 0x98
 800250e:	601a      	str	r2, [r3, #0]
		for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 8002510:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 8002514:	3301      	adds	r3, #1
 8002516:	f8a7 309c 	strh.w	r3, [r7, #156]	; 0x9c
 800251a:	e7aa      	b.n	8002472 <_ZN10LineSensor11calibrationEv+0xa6>
			}
		}

		if(rotary_switch_.getValue() == 0){
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	f203 23be 	addw	r3, r3, #702	; 0x2be
 8002522:	4618      	mov	r0, r3
 8002524:	f001 f81a 	bl	800355c <_ZN12RotarySwitch8getValueEv>
 8002528:	4603      	mov	r3, r0
 800252a:	2b00      	cmp	r3, #0
 800252c:	bf0c      	ite	eq
 800252e:	2301      	moveq	r3, #1
 8002530:	2300      	movne	r3, #0
 8002532:	b2db      	uxtb	r3, r3
 8002534:	2b00      	cmp	r3, #0
 8002536:	d009      	beq.n	800254c <_ZN10LineSensor11calibrationEv+0x180>
			led_.LR(-1, 1);
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	f503 732f 	add.w	r3, r3, #700	; 0x2bc
 800253e:	2201      	movs	r2, #1
 8002540:	f04f 31ff 	mov.w	r1, #4294967295
 8002544:	4618      	mov	r0, r3
 8002546:	f7ff fd61 	bl	800200c <_ZN3LED2LREaa>
 800254a:	e781      	b.n	8002450 <_ZN10LineSensor11calibrationEv+0x84>

		}
		else{
			led_.LR(-1, 0);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	f503 732f 	add.w	r3, r3, #700	; 0x2bc
 8002552:	2200      	movs	r2, #0
 8002554:	f04f 31ff 	mov.w	r1, #4294967295
 8002558:	4618      	mov	r0, r3
 800255a:	f7ff fd57 	bl	800200c <_ZN3LED2LREaa>
	while(joy_stick_.getValue() != JOY_C){
 800255e:	e777      	b.n	8002450 <_ZN10LineSensor11calibrationEv+0x84>

		}
	}

	for(const auto &m : max_values){
 8002560:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002564:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8002568:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800256c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002570:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002574:	3338      	adds	r3, #56	; 0x38
 8002576:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800257a:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 800257e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002582:	429a      	cmp	r2, r3
 8002584:	d016      	beq.n	80025b4 <_ZN10LineSensor11calibrationEv+0x1e8>
 8002586:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800258a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
		printf("%f, ", m);
 800258e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	4618      	mov	r0, r3
 8002596:	f7fd ffef 	bl	8000578 <__aeabi_f2d>
 800259a:	4603      	mov	r3, r0
 800259c:	460c      	mov	r4, r1
 800259e:	461a      	mov	r2, r3
 80025a0:	4623      	mov	r3, r4
 80025a2:	4844      	ldr	r0, [pc, #272]	; (80026b4 <_ZN10LineSensor11calibrationEv+0x2e8>)
 80025a4:	f011 f952 	bl	801384c <iprintf>
	for(const auto &m : max_values){
 80025a8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80025ac:	3304      	adds	r3, #4
 80025ae:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80025b2:	e7e2      	b.n	800257a <_ZN10LineSensor11calibrationEv+0x1ae>
	}
		printf("\n");
 80025b4:	200a      	movs	r0, #10
 80025b6:	f011 f961 	bl	801387c <putchar>
	for(const auto &m : min_values){
 80025ba:	f107 0308 	add.w	r3, r7, #8
 80025be:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80025c2:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80025c6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80025ca:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80025ce:	3338      	adds	r3, #56	; 0x38
 80025d0:	67fb      	str	r3, [r7, #124]	; 0x7c
 80025d2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80025d6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80025d8:	429a      	cmp	r2, r3
 80025da:	d014      	beq.n	8002606 <_ZN10LineSensor11calibrationEv+0x23a>
 80025dc:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80025e0:	67bb      	str	r3, [r7, #120]	; 0x78
		printf("%f, ", m);
 80025e2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	4618      	mov	r0, r3
 80025e8:	f7fd ffc6 	bl	8000578 <__aeabi_f2d>
 80025ec:	4603      	mov	r3, r0
 80025ee:	460c      	mov	r4, r1
 80025f0:	461a      	mov	r2, r3
 80025f2:	4623      	mov	r3, r4
 80025f4:	482f      	ldr	r0, [pc, #188]	; (80026b4 <_ZN10LineSensor11calibrationEv+0x2e8>)
 80025f6:	f011 f929 	bl	801384c <iprintf>
	for(const auto &m : min_values){
 80025fa:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80025fe:	3304      	adds	r3, #4
 8002600:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8002604:	e7e5      	b.n	80025d2 <_ZN10LineSensor11calibrationEv+0x206>
	}
		printf("\n");
 8002606:	200a      	movs	r0, #10
 8002608:	f011 f938 	bl	801387c <putchar>


	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 800260c:	2300      	movs	r3, #0
 800260e:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92
 8002612:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 8002616:	2b0d      	cmp	r3, #13
 8002618:	d826      	bhi.n	8002668 <_ZN10LineSensor11calibrationEv+0x29c>
		sensor_coefficient_[i] = 1000 / (max_values[i] - min_values[i]);
 800261a:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 800261e:	009b      	lsls	r3, r3, #2
 8002620:	f107 02a0 	add.w	r2, r7, #160	; 0xa0
 8002624:	4413      	add	r3, r2
 8002626:	3b60      	subs	r3, #96	; 0x60
 8002628:	ed93 7a00 	vldr	s14, [r3]
 800262c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 8002630:	009b      	lsls	r3, r3, #2
 8002632:	f107 02a0 	add.w	r2, r7, #160	; 0xa0
 8002636:	4413      	add	r3, r2
 8002638:	3b98      	subs	r3, #152	; 0x98
 800263a:	edd3 7a00 	vldr	s15, [r3]
 800263e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002642:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 8002646:	eddf 6a1c 	vldr	s13, [pc, #112]	; 80026b8 <_ZN10LineSensor11calibrationEv+0x2ec>
 800264a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800264e:	687a      	ldr	r2, [r7, #4]
 8002650:	3392      	adds	r3, #146	; 0x92
 8002652:	009b      	lsls	r3, r3, #2
 8002654:	4413      	add	r3, r2
 8002656:	3304      	adds	r3, #4
 8002658:	edc3 7a00 	vstr	s15, [r3]
	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 800265c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 8002660:	3301      	adds	r3, #1
 8002662:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92
 8002666:	e7d4      	b.n	8002612 <_ZN10LineSensor11calibrationEv+0x246>
	}
	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 8002668:	2300      	movs	r3, #0
 800266a:	f8a7 3090 	strh.w	r3, [r7, #144]	; 0x90
 800266e:	f8b7 3090 	ldrh.w	r3, [r7, #144]	; 0x90
 8002672:	2b0d      	cmp	r3, #13
 8002674:	d815      	bhi.n	80026a2 <_ZN10LineSensor11calibrationEv+0x2d6>
		offset_values_[i] = min_values[i];
 8002676:	f8b7 2090 	ldrh.w	r2, [r7, #144]	; 0x90
 800267a:	f8b7 3090 	ldrh.w	r3, [r7, #144]	; 0x90
 800267e:	0092      	lsls	r2, r2, #2
 8002680:	f107 01a0 	add.w	r1, r7, #160	; 0xa0
 8002684:	440a      	add	r2, r1
 8002686:	3a98      	subs	r2, #152	; 0x98
 8002688:	6812      	ldr	r2, [r2, #0]
 800268a:	6879      	ldr	r1, [r7, #4]
 800268c:	33a0      	adds	r3, #160	; 0xa0
 800268e:	009b      	lsls	r3, r3, #2
 8002690:	440b      	add	r3, r1
 8002692:	3304      	adds	r3, #4
 8002694:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 8002696:	f8b7 3090 	ldrh.w	r3, [r7, #144]	; 0x90
 800269a:	3301      	adds	r3, #1
 800269c:	f8a7 3090 	strh.w	r3, [r7, #144]	; 0x90
 80026a0:	e7e5      	b.n	800266e <_ZN10LineSensor11calibrationEv+0x2a2>
	}


}
 80026a2:	bf00      	nop
 80026a4:	37a4      	adds	r7, #164	; 0xa4
 80026a6:	46bd      	mov	sp, r7
 80026a8:	bd90      	pop	{r4, r7, pc}
 80026aa:	bf00      	nop
 80026ac:	08017a64 	.word	0x08017a64
 80026b0:	08017a70 	.word	0x08017a70
 80026b4:	08017a7c 	.word	0x08017a7c
 80026b8:	447a0000 	.word	0x447a0000

080026bc <_ZN10LineSensor13emergencyStopEv>:
{
	printf("%f, %f, %f, %f, %f, %f, %f, %f, %f, %f, %f, %f, %f, %f\n", sensor[0], sensor[1], sensor[2], sensor[3], sensor[4], sensor[5], sensor[6], sensor[7], sensor[8], sensor[9], sensor[10], sensor[11], sensor[12], sensor[13]);
}

bool LineSensor::emergencyStop()
{
 80026bc:	b480      	push	{r7}
 80026be:	b089      	sub	sp, #36	; 0x24
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	6078      	str	r0, [r7, #4]
	uint8_t cnt = 0;
 80026c4:	2300      	movs	r3, #0
 80026c6:	77fb      	strb	r3, [r7, #31]

	for(const auto & s : sensor){
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	f503 7330 	add.w	r3, r3, #704	; 0x2c0
 80026ce:	613b      	str	r3, [r7, #16]
 80026d0:	693b      	ldr	r3, [r7, #16]
 80026d2:	61bb      	str	r3, [r7, #24]
 80026d4:	693b      	ldr	r3, [r7, #16]
 80026d6:	3338      	adds	r3, #56	; 0x38
 80026d8:	60fb      	str	r3, [r7, #12]
 80026da:	69ba      	ldr	r2, [r7, #24]
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	429a      	cmp	r2, r3
 80026e0:	d012      	beq.n	8002708 <_ZN10LineSensor13emergencyStopEv+0x4c>
 80026e2:	69bb      	ldr	r3, [r7, #24]
 80026e4:	60bb      	str	r3, [r7, #8]
		if(s >= 600) cnt++;
 80026e6:	68bb      	ldr	r3, [r7, #8]
 80026e8:	edd3 7a00 	vldr	s15, [r3]
 80026ec:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8002728 <_ZN10LineSensor13emergencyStopEv+0x6c>
 80026f0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80026f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026f8:	db02      	blt.n	8002700 <_ZN10LineSensor13emergencyStopEv+0x44>
 80026fa:	7ffb      	ldrb	r3, [r7, #31]
 80026fc:	3301      	adds	r3, #1
 80026fe:	77fb      	strb	r3, [r7, #31]
	for(const auto & s : sensor){
 8002700:	69bb      	ldr	r3, [r7, #24]
 8002702:	3304      	adds	r3, #4
 8002704:	61bb      	str	r3, [r7, #24]
 8002706:	e7e8      	b.n	80026da <_ZN10LineSensor13emergencyStopEv+0x1e>
	}

	bool flag;
	if(cnt >= AD_DATA_SIZE) flag = true;
 8002708:	7ffb      	ldrb	r3, [r7, #31]
 800270a:	2b0d      	cmp	r3, #13
 800270c:	d902      	bls.n	8002714 <_ZN10LineSensor13emergencyStopEv+0x58>
 800270e:	2301      	movs	r3, #1
 8002710:	75fb      	strb	r3, [r7, #23]
 8002712:	e001      	b.n	8002718 <_ZN10LineSensor13emergencyStopEv+0x5c>
	else flag = false;
 8002714:	2300      	movs	r3, #0
 8002716:	75fb      	strb	r3, [r7, #23]

	return flag;
 8002718:	7dfb      	ldrb	r3, [r7, #23]

}
 800271a:	4618      	mov	r0, r3
 800271c:	3724      	adds	r7, #36	; 0x24
 800271e:	46bd      	mov	sp, r7
 8002720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002724:	4770      	bx	lr
 8002726:	bf00      	nop
 8002728:	44160000 	.word	0x44160000

0800272c <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrl>:
float monitor_target_omega;
float monitor_r;

float mon_diff;

LineTrace::LineTrace(Motor *motor, LineSensor *line_sensor, VelocityCtrl *velocity_ctrl) : kp_(0), kd_(0), ki_(0), excution_flag_(false), normal_ratio_(0){
 800272c:	b480      	push	{r7}
 800272e:	b085      	sub	sp, #20
 8002730:	af00      	add	r7, sp, #0
 8002732:	60f8      	str	r0, [r7, #12]
 8002734:	60b9      	str	r1, [r7, #8]
 8002736:	607a      	str	r2, [r7, #4]
 8002738:	603b      	str	r3, [r7, #0]
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	f04f 0200 	mov.w	r2, #0
 8002740:	611a      	str	r2, [r3, #16]
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	f04f 0200 	mov.w	r2, #0
 8002748:	615a      	str	r2, [r3, #20]
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	f04f 0200 	mov.w	r2, #0
 8002750:	619a      	str	r2, [r3, #24]
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	2200      	movs	r2, #0
 8002756:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	f04f 0200 	mov.w	r2, #0
 8002760:	62da      	str	r2, [r3, #44]	; 0x2c
	motor_ = motor;
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	68ba      	ldr	r2, [r7, #8]
 8002766:	601a      	str	r2, [r3, #0]
	line_sensor_ = line_sensor;
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	687a      	ldr	r2, [r7, #4]
 800276c:	605a      	str	r2, [r3, #4]
	velocity_ctrl_ = velocity_ctrl;
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	683a      	ldr	r2, [r7, #0]
 8002772:	609a      	str	r2, [r3, #8]
}
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	4618      	mov	r0, r3
 8002778:	3714      	adds	r7, #20
 800277a:	46bd      	mov	sp, r7
 800277c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002780:	4770      	bx	lr

08002782 <_ZN9LineTrace9calcErrorEv>:

// --------private--------- //
float LineTrace::calcError()
{
 8002782:	b480      	push	{r7}
 8002784:	b085      	sub	sp, #20
 8002786:	af00      	add	r7, sp, #0
 8002788:	6078      	str	r0, [r7, #4]
	float diff = (line_sensor_->sensor[0] + line_sensor_->sensor[1] + line_sensor_->sensor[2] + line_sensor_->sensor[3] + line_sensor_->sensor[4] + line_sensor_->sensor[5] + line_sensor_->sensor[6])
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	685b      	ldr	r3, [r3, #4]
 800278e:	ed93 7ab0 	vldr	s14, [r3, #704]	; 0x2c0
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	685b      	ldr	r3, [r3, #4]
 8002796:	edd3 7ab1 	vldr	s15, [r3, #708]	; 0x2c4
 800279a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	685b      	ldr	r3, [r3, #4]
 80027a2:	edd3 7ab2 	vldr	s15, [r3, #712]	; 0x2c8
 80027a6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	685b      	ldr	r3, [r3, #4]
 80027ae:	edd3 7ab3 	vldr	s15, [r3, #716]	; 0x2cc
 80027b2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	685b      	ldr	r3, [r3, #4]
 80027ba:	edd3 7ab4 	vldr	s15, [r3, #720]	; 0x2d0
 80027be:	ee37 7a27 	vadd.f32	s14, s14, s15
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	685b      	ldr	r3, [r3, #4]
 80027c6:	edd3 7ab5 	vldr	s15, [r3, #724]	; 0x2d4
 80027ca:	ee37 7a27 	vadd.f32	s14, s14, s15
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	685b      	ldr	r3, [r3, #4]
 80027d2:	edd3 7ab6 	vldr	s15, [r3, #728]	; 0x2d8
 80027d6:	ee37 7a27 	vadd.f32	s14, s14, s15
			- (line_sensor_->sensor[7] + line_sensor_->sensor[8] + line_sensor_->sensor[9] + line_sensor_->sensor[10] + line_sensor_->sensor[11] + line_sensor_->sensor[12] + line_sensor_->sensor[13]);
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	685b      	ldr	r3, [r3, #4]
 80027de:	edd3 6ab7 	vldr	s13, [r3, #732]	; 0x2dc
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	685b      	ldr	r3, [r3, #4]
 80027e6:	edd3 7ab8 	vldr	s15, [r3, #736]	; 0x2e0
 80027ea:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	685b      	ldr	r3, [r3, #4]
 80027f2:	edd3 7ab9 	vldr	s15, [r3, #740]	; 0x2e4
 80027f6:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	685b      	ldr	r3, [r3, #4]
 80027fe:	edd3 7aba 	vldr	s15, [r3, #744]	; 0x2e8
 8002802:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	685b      	ldr	r3, [r3, #4]
 800280a:	edd3 7abb 	vldr	s15, [r3, #748]	; 0x2ec
 800280e:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	685b      	ldr	r3, [r3, #4]
 8002816:	edd3 7abc 	vldr	s15, [r3, #752]	; 0x2f0
 800281a:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	685b      	ldr	r3, [r3, #4]
 8002822:	edd3 7abd 	vldr	s15, [r3, #756]	; 0x2f4
 8002826:	ee76 7aa7 	vadd.f32	s15, s13, s15
	float diff = (line_sensor_->sensor[0] + line_sensor_->sensor[1] + line_sensor_->sensor[2] + line_sensor_->sensor[3] + line_sensor_->sensor[4] + line_sensor_->sensor[5] + line_sensor_->sensor[6])
 800282a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800282e:	edc7 7a03 	vstr	s15, [r7, #12]

	return diff;
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	ee07 3a90 	vmov	s15, r3

}
 8002838:	eeb0 0a67 	vmov.f32	s0, s15
 800283c:	3714      	adds	r7, #20
 800283e:	46bd      	mov	sp, r7
 8002840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002844:	4770      	bx	lr
	...

08002848 <_ZN9LineTrace23pidAngularVelocityTraceEv>:
	pre_diff = diff;

}

void LineTrace::pidAngularVelocityTrace()
{
 8002848:	b5b0      	push	{r4, r5, r7, lr}
 800284a:	b086      	sub	sp, #24
 800284c:	af00      	add	r7, sp, #0
 800284e:	6078      	str	r0, [r7, #4]
	float diff = calcError();
 8002850:	6878      	ldr	r0, [r7, #4]
 8002852:	f7ff ff96 	bl	8002782 <_ZN9LineTrace9calcErrorEv>
 8002856:	ed87 0a05 	vstr	s0, [r7, #20]
	mon_diff = diff;
 800285a:	4a3b      	ldr	r2, [pc, #236]	; (8002948 <_ZN9LineTrace23pidAngularVelocityTraceEv+0x100>)
 800285c:	697b      	ldr	r3, [r7, #20]
 800285e:	6013      	str	r3, [r2, #0]
	static float pre_diff = 0;
	float p, d;
	static float i;
	float target_omega = 0;
 8002860:	f04f 0300 	mov.w	r3, #0
 8002864:	613b      	str	r3, [r7, #16]

	p = kp_velo_ * diff;
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	edd3 7a07 	vldr	s15, [r3, #28]
 800286c:	ed97 7a05 	vldr	s14, [r7, #20]
 8002870:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002874:	edc7 7a03 	vstr	s15, [r7, #12]
	d = kd_velo_ * (diff - pre_diff) / DELTA_T;
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	ed93 7a08 	vldr	s14, [r3, #32]
 800287e:	4b33      	ldr	r3, [pc, #204]	; (800294c <_ZN9LineTrace23pidAngularVelocityTraceEv+0x104>)
 8002880:	edd3 7a00 	vldr	s15, [r3]
 8002884:	edd7 6a05 	vldr	s13, [r7, #20]
 8002888:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800288c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002890:	ee17 0a90 	vmov	r0, s15
 8002894:	f7fd fe70 	bl	8000578 <__aeabi_f2d>
 8002898:	a329      	add	r3, pc, #164	; (adr r3, 8002940 <_ZN9LineTrace23pidAngularVelocityTraceEv+0xf8>)
 800289a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800289e:	f7fd ffed 	bl	800087c <__aeabi_ddiv>
 80028a2:	4603      	mov	r3, r0
 80028a4:	460c      	mov	r4, r1
 80028a6:	4618      	mov	r0, r3
 80028a8:	4621      	mov	r1, r4
 80028aa:	f7fe f9b5 	bl	8000c18 <__aeabi_d2f>
 80028ae:	4603      	mov	r3, r0
 80028b0:	60bb      	str	r3, [r7, #8]
	i += ki_velo_ * diff * DELTA_T;
 80028b2:	4b27      	ldr	r3, [pc, #156]	; (8002950 <_ZN9LineTrace23pidAngularVelocityTraceEv+0x108>)
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	4618      	mov	r0, r3
 80028b8:	f7fd fe5e 	bl	8000578 <__aeabi_f2d>
 80028bc:	4604      	mov	r4, r0
 80028be:	460d      	mov	r5, r1
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 80028c6:	edd7 7a05 	vldr	s15, [r7, #20]
 80028ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80028ce:	ee17 0a90 	vmov	r0, s15
 80028d2:	f7fd fe51 	bl	8000578 <__aeabi_f2d>
 80028d6:	a31a      	add	r3, pc, #104	; (adr r3, 8002940 <_ZN9LineTrace23pidAngularVelocityTraceEv+0xf8>)
 80028d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028dc:	f7fd fea4 	bl	8000628 <__aeabi_dmul>
 80028e0:	4602      	mov	r2, r0
 80028e2:	460b      	mov	r3, r1
 80028e4:	4620      	mov	r0, r4
 80028e6:	4629      	mov	r1, r5
 80028e8:	f7fd fce8 	bl	80002bc <__adddf3>
 80028ec:	4603      	mov	r3, r0
 80028ee:	460c      	mov	r4, r1
 80028f0:	4618      	mov	r0, r3
 80028f2:	4621      	mov	r1, r4
 80028f4:	f7fe f990 	bl	8000c18 <__aeabi_d2f>
 80028f8:	4602      	mov	r2, r0
 80028fa:	4b15      	ldr	r3, [pc, #84]	; (8002950 <_ZN9LineTrace23pidAngularVelocityTraceEv+0x108>)
 80028fc:	601a      	str	r2, [r3, #0]

	target_omega = p + d + i;
 80028fe:	ed97 7a03 	vldr	s14, [r7, #12]
 8002902:	edd7 7a02 	vldr	s15, [r7, #8]
 8002906:	ee37 7a27 	vadd.f32	s14, s14, s15
 800290a:	4b11      	ldr	r3, [pc, #68]	; (8002950 <_ZN9LineTrace23pidAngularVelocityTraceEv+0x108>)
 800290c:	edd3 7a00 	vldr	s15, [r3]
 8002910:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002914:	edc7 7a04 	vstr	s15, [r7, #16]

	velocity_ctrl_->setVelocity(target_velocity_, target_omega);
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	689a      	ldr	r2, [r3, #8]
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 8002922:	edd7 0a04 	vldr	s1, [r7, #16]
 8002926:	eeb0 0a67 	vmov.f32	s0, s15
 800292a:	4610      	mov	r0, r2
 800292c:	f001 f968 	bl	8003c00 <_ZN12VelocityCtrl11setVelocityEff>

	pre_diff = diff;
 8002930:	4a06      	ldr	r2, [pc, #24]	; (800294c <_ZN9LineTrace23pidAngularVelocityTraceEv+0x104>)
 8002932:	697b      	ldr	r3, [r7, #20]
 8002934:	6013      	str	r3, [r2, #0]

}
 8002936:	bf00      	nop
 8002938:	3718      	adds	r7, #24
 800293a:	46bd      	mov	sp, r7
 800293c:	bdb0      	pop	{r4, r5, r7, pc}
 800293e:	bf00      	nop
 8002940:	d2f1a9fc 	.word	0xd2f1a9fc
 8002944:	3f50624d 	.word	0x3f50624d
 8002948:	20000258 	.word	0x20000258
 800294c:	2000025c 	.word	0x2000025c
 8002950:	20000260 	.word	0x20000260

08002954 <_ZN9LineTrace4initEv>:
	monitor_r = r;
}

// -------public---------- //
void LineTrace::init()
{
 8002954:	b580      	push	{r7, lr}
 8002956:	b086      	sub	sp, #24
 8002958:	af00      	add	r7, sp, #0
 800295a:	6078      	str	r0, [r7, #4]
	float temp_kp_v, temp_ki_v, temp_kd_v;
	sd_read_array_float("PARAMS", "KP_V.TXT", 1, &temp_kp_v);
 800295c:	f107 0314 	add.w	r3, r7, #20
 8002960:	2201      	movs	r2, #1
 8002962:	4912      	ldr	r1, [pc, #72]	; (80029ac <_ZN9LineTrace4initEv+0x58>)
 8002964:	4812      	ldr	r0, [pc, #72]	; (80029b0 <_ZN9LineTrace4initEv+0x5c>)
 8002966:	f7fe fe69 	bl	800163c <sd_read_array_float>
	sd_read_array_float("PARAMS", "KI_V.TXT", 1, &temp_ki_v);
 800296a:	f107 0310 	add.w	r3, r7, #16
 800296e:	2201      	movs	r2, #1
 8002970:	4910      	ldr	r1, [pc, #64]	; (80029b4 <_ZN9LineTrace4initEv+0x60>)
 8002972:	480f      	ldr	r0, [pc, #60]	; (80029b0 <_ZN9LineTrace4initEv+0x5c>)
 8002974:	f7fe fe62 	bl	800163c <sd_read_array_float>
	sd_read_array_float("PARAMS", "KD_V.TXT", 1, &temp_kd_v);
 8002978:	f107 030c 	add.w	r3, r7, #12
 800297c:	2201      	movs	r2, #1
 800297e:	490e      	ldr	r1, [pc, #56]	; (80029b8 <_ZN9LineTrace4initEv+0x64>)
 8002980:	480b      	ldr	r0, [pc, #44]	; (80029b0 <_ZN9LineTrace4initEv+0x5c>)
 8002982:	f7fe fe5b 	bl	800163c <sd_read_array_float>
	setVeloGain(temp_kp_v, temp_ki_v, temp_kd_v);
 8002986:	edd7 7a05 	vldr	s15, [r7, #20]
 800298a:	ed97 7a04 	vldr	s14, [r7, #16]
 800298e:	edd7 6a03 	vldr	s13, [r7, #12]
 8002992:	eeb0 1a66 	vmov.f32	s2, s13
 8002996:	eef0 0a47 	vmov.f32	s1, s14
 800299a:	eeb0 0a67 	vmov.f32	s0, s15
 800299e:	6878      	ldr	r0, [r7, #4]
 80029a0:	f000 f825 	bl	80029ee <_ZN9LineTrace11setVeloGainEfff>

}
 80029a4:	bf00      	nop
 80029a6:	3718      	adds	r7, #24
 80029a8:	46bd      	mov	sp, r7
 80029aa:	bd80      	pop	{r7, pc}
 80029ac:	08017abc 	.word	0x08017abc
 80029b0:	08017ac8 	.word	0x08017ac8
 80029b4:	08017ad0 	.word	0x08017ad0
 80029b8:	08017adc 	.word	0x08017adc

080029bc <_ZN9LineTrace7setGainEfff>:

void LineTrace::setGain(float kp, float ki, float kd)
{
 80029bc:	b480      	push	{r7}
 80029be:	b085      	sub	sp, #20
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	60f8      	str	r0, [r7, #12]
 80029c4:	ed87 0a02 	vstr	s0, [r7, #8]
 80029c8:	edc7 0a01 	vstr	s1, [r7, #4]
 80029cc:	ed87 1a00 	vstr	s2, [r7]
	kp_ = kp;
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	68ba      	ldr	r2, [r7, #8]
 80029d4:	611a      	str	r2, [r3, #16]
	ki_ = ki;
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	687a      	ldr	r2, [r7, #4]
 80029da:	619a      	str	r2, [r3, #24]
	kd_ = kd;
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	683a      	ldr	r2, [r7, #0]
 80029e0:	615a      	str	r2, [r3, #20]
}
 80029e2:	bf00      	nop
 80029e4:	3714      	adds	r7, #20
 80029e6:	46bd      	mov	sp, r7
 80029e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ec:	4770      	bx	lr

080029ee <_ZN9LineTrace11setVeloGainEfff>:


void LineTrace::setVeloGain(float kp, float ki, float kd)
{
 80029ee:	b480      	push	{r7}
 80029f0:	b085      	sub	sp, #20
 80029f2:	af00      	add	r7, sp, #0
 80029f4:	60f8      	str	r0, [r7, #12]
 80029f6:	ed87 0a02 	vstr	s0, [r7, #8]
 80029fa:	edc7 0a01 	vstr	s1, [r7, #4]
 80029fe:	ed87 1a00 	vstr	s2, [r7]
	kp_velo_ = kp;
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	68ba      	ldr	r2, [r7, #8]
 8002a06:	61da      	str	r2, [r3, #28]
	ki_velo_ = ki;
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	687a      	ldr	r2, [r7, #4]
 8002a0c:	625a      	str	r2, [r3, #36]	; 0x24
	kd_velo_ = kd;
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	683a      	ldr	r2, [r7, #0]
 8002a12:	621a      	str	r2, [r3, #32]
}
 8002a14:	bf00      	nop
 8002a16:	3714      	adds	r7, #20
 8002a18:	46bd      	mov	sp, r7
 8002a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1e:	4770      	bx	lr

08002a20 <_ZN9LineTrace6getKpVEv>:
{
	return kd_;
}

float LineTrace::getKpV()
{
 8002a20:	b480      	push	{r7}
 8002a22:	b083      	sub	sp, #12
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	6078      	str	r0, [r7, #4]
	return kp_velo_;
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	69db      	ldr	r3, [r3, #28]
 8002a2c:	ee07 3a90 	vmov	s15, r3
}
 8002a30:	eeb0 0a67 	vmov.f32	s0, s15
 8002a34:	370c      	adds	r7, #12
 8002a36:	46bd      	mov	sp, r7
 8002a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3c:	4770      	bx	lr

08002a3e <_ZN9LineTrace6getKiVEv>:
float LineTrace::getKiV()
{
 8002a3e:	b480      	push	{r7}
 8002a40:	b083      	sub	sp, #12
 8002a42:	af00      	add	r7, sp, #0
 8002a44:	6078      	str	r0, [r7, #4]
	return ki_velo_;
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a4a:	ee07 3a90 	vmov	s15, r3
}
 8002a4e:	eeb0 0a67 	vmov.f32	s0, s15
 8002a52:	370c      	adds	r7, #12
 8002a54:	46bd      	mov	sp, r7
 8002a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a5a:	4770      	bx	lr

08002a5c <_ZN9LineTrace6getKdVEv>:
float LineTrace::getKdV()
{
 8002a5c:	b480      	push	{r7}
 8002a5e:	b083      	sub	sp, #12
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	6078      	str	r0, [r7, #4]
	return kd_velo_;
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	6a1b      	ldr	r3, [r3, #32]
 8002a68:	ee07 3a90 	vmov	s15, r3
}
 8002a6c:	eeb0 0a67 	vmov.f32	s0, s15
 8002a70:	370c      	adds	r7, #12
 8002a72:	46bd      	mov	sp, r7
 8002a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a78:	4770      	bx	lr

08002a7a <_ZN9LineTrace14setNormalRatioEf>:

void LineTrace::setNormalRatio(float ratio)
{
 8002a7a:	b480      	push	{r7}
 8002a7c:	b083      	sub	sp, #12
 8002a7e:	af00      	add	r7, sp, #0
 8002a80:	6078      	str	r0, [r7, #4]
 8002a82:	ed87 0a00 	vstr	s0, [r7]
	normal_ratio_ = ratio;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	683a      	ldr	r2, [r7, #0]
 8002a8a:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8002a8c:	bf00      	nop
 8002a8e:	370c      	adds	r7, #12
 8002a90:	46bd      	mov	sp, r7
 8002a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a96:	4770      	bx	lr

08002a98 <_ZN9LineTrace17setTargetVelocityEf>:

void LineTrace::setTargetVelocity(float velocity)
{
 8002a98:	b480      	push	{r7}
 8002a9a:	b083      	sub	sp, #12
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	6078      	str	r0, [r7, #4]
 8002aa0:	ed87 0a00 	vstr	s0, [r7]
	target_velocity_ = velocity;
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	683a      	ldr	r2, [r7, #0]
 8002aa8:	665a      	str	r2, [r3, #100]	; 0x64
}
 8002aaa:	bf00      	nop
 8002aac:	370c      	adds	r7, #12
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab4:	4770      	bx	lr
	...

08002ab8 <_ZN9LineTrace4flipEv>:

void LineTrace::flip()
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	b082      	sub	sp, #8
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	6078      	str	r0, [r7, #4]
	if(excution_flag_ == true){
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d024      	beq.n	8002b14 <_ZN9LineTrace4flipEv+0x5c>
		//pidTrace();
		pidAngularVelocityTrace();
 8002aca:	6878      	ldr	r0, [r7, #4]
 8002acc:	f7ff febc 	bl	8002848 <_ZN9LineTrace23pidAngularVelocityTraceEv>
		//steeringAngleTrace();

		if(line_sensor_->emergencyStop() == true){
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	685b      	ldr	r3, [r3, #4]
 8002ad4:	4618      	mov	r0, r3
 8002ad6:	f7ff fdf1 	bl	80026bc <_ZN10LineSensor13emergencyStopEv>
 8002ada:	4603      	mov	r3, r0
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d011      	beq.n	8002b04 <_ZN9LineTrace4flipEv+0x4c>
			motor_->setRatio(0, 0);
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	ed9f 1b0e 	vldr	d1, [pc, #56]	; 8002b20 <_ZN9LineTrace4flipEv+0x68>
 8002ae8:	ed9f 0b0d 	vldr	d0, [pc, #52]	; 8002b20 <_ZN9LineTrace4flipEv+0x68>
 8002aec:	4618      	mov	r0, r3
 8002aee:	f000 fa0b 	bl	8002f08 <_ZN5Motor8setRatioEdd>
			led_.LR(1, -1);
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	330c      	adds	r3, #12
 8002af6:	f04f 32ff 	mov.w	r2, #4294967295
 8002afa:	2101      	movs	r1, #1
 8002afc:	4618      	mov	r0, r3
 8002afe:	f7ff fa85 	bl	800200c <_ZN3LED2LREaa>
			led_.LR(0, -1);

		}
	}

}
 8002b02:	e007      	b.n	8002b14 <_ZN9LineTrace4flipEv+0x5c>
			led_.LR(0, -1);
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	330c      	adds	r3, #12
 8002b08:	f04f 32ff 	mov.w	r2, #4294967295
 8002b0c:	2100      	movs	r1, #0
 8002b0e:	4618      	mov	r0, r3
 8002b10:	f7ff fa7c 	bl	800200c <_ZN3LED2LREaa>
}
 8002b14:	bf00      	nop
 8002b16:	3708      	adds	r7, #8
 8002b18:	46bd      	mov	sp, r7
 8002b1a:	bd80      	pop	{r7, pc}
 8002b1c:	f3af 8000 	nop.w
	...

08002b28 <_ZN9LineTrace5startEv>:

void LineTrace::start()
{
 8002b28:	b480      	push	{r7}
 8002b2a:	b083      	sub	sp, #12
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
	excution_flag_ = true;
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	2201      	movs	r2, #1
 8002b34:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
}
 8002b38:	bf00      	nop
 8002b3a:	370c      	adds	r7, #12
 8002b3c:	46bd      	mov	sp, r7
 8002b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b42:	4770      	bx	lr
 8002b44:	0000      	movs	r0, r0
	...

08002b48 <_ZN9LineTrace4stopEv>:

void LineTrace::stop()
{
 8002b48:	b580      	push	{r7, lr}
 8002b4a:	b082      	sub	sp, #8
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	6078      	str	r0, [r7, #4]
	excution_flag_ = false;
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	2200      	movs	r2, #0
 8002b54:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	motor_->setRatio(0, 0);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	ed9f 1b06 	vldr	d1, [pc, #24]	; 8002b78 <_ZN9LineTrace4stopEv+0x30>
 8002b60:	ed9f 0b05 	vldr	d0, [pc, #20]	; 8002b78 <_ZN9LineTrace4stopEv+0x30>
 8002b64:	4618      	mov	r0, r3
 8002b66:	f000 f9cf 	bl	8002f08 <_ZN5Motor8setRatioEdd>
}
 8002b6a:	bf00      	nop
 8002b6c:	3708      	adds	r7, #8
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	bd80      	pop	{r7, pc}
 8002b72:	bf00      	nop
 8002b74:	f3af 8000 	nop.w
	...

08002b80 <_ZN6LoggerC1Ev>:
#include "HAL_SDcard_lib.h"
#include <stdio.h>
#include "Macro.h"
#include "AQM0802.h"

Logger::Logger() : recording_flag_(false), log_index_tim_(0), log_index_tim2_(0), log_index_dis_(0){}
 8002b80:	b480      	push	{r7}
 8002b82:	b083      	sub	sp, #12
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	6078      	str	r0, [r7, #4]
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	f503 33fa 	add.w	r3, r3, #128000	; 0x1f400
 8002b8e:	2200      	movs	r2, #0
 8002b90:	701a      	strb	r2, [r3, #0]
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	f503 33fa 	add.w	r3, r3, #128000	; 0x1f400
 8002b98:	3302      	adds	r3, #2
 8002b9a:	2200      	movs	r2, #0
 8002b9c:	801a      	strh	r2, [r3, #0]
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	f503 33fa 	add.w	r3, r3, #128000	; 0x1f400
 8002ba4:	3304      	adds	r3, #4
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	801a      	strh	r2, [r3, #0]
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	f503 33fa 	add.w	r3, r3, #128000	; 0x1f400
 8002bb0:	3306      	adds	r3, #6
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	801a      	strh	r2, [r3, #0]
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	4618      	mov	r0, r3
 8002bba:	370c      	adds	r7, #12
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc2:	4770      	bx	lr

08002bc4 <_ZN6Logger10sdCardInitEv>:

bool Logger::sdCardInit()
{
 8002bc4:	b580      	push	{r7, lr}
 8002bc6:	b084      	sub	sp, #16
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	6078      	str	r0, [r7, #4]
	bool ret = false;
 8002bcc:	2300      	movs	r3, #0
 8002bce:	73fb      	strb	r3, [r7, #15]

	if(sd_mount() == 1){
 8002bd0:	f7fe fdc0 	bl	8001754 <sd_mount>
 8002bd4:	4603      	mov	r3, r0
 8002bd6:	2b01      	cmp	r3, #1
 8002bd8:	bf0c      	ite	eq
 8002bda:	2301      	moveq	r3, #1
 8002bdc:	2300      	movne	r3, #0
 8002bde:	b2db      	uxtb	r3, r3
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d019      	beq.n	8002c18 <_ZN6Logger10sdCardInitEv+0x54>
	  printf("mount success\r\n");
 8002be4:	481b      	ldr	r0, [pc, #108]	; (8002c54 <_ZN6Logger10sdCardInitEv+0x90>)
 8002be6:	f010 feb9 	bl	801395c <puts>

	  lcd_clear();
 8002bea:	f7fe fa59 	bl	80010a0 <lcd_clear>
	  lcd_locate(0,0);
 8002bee:	2100      	movs	r1, #0
 8002bf0:	2000      	movs	r0, #0
 8002bf2:	f7fe fa65 	bl	80010c0 <lcd_locate>
	  lcd_printf("SD mount");
 8002bf6:	4818      	ldr	r0, [pc, #96]	; (8002c58 <_ZN6Logger10sdCardInitEv+0x94>)
 8002bf8:	f7fe fa8c 	bl	8001114 <lcd_printf>
	  lcd_locate(0,1);
 8002bfc:	2101      	movs	r1, #1
 8002bfe:	2000      	movs	r0, #0
 8002c00:	f7fe fa5e 	bl	80010c0 <lcd_locate>
	  lcd_printf("success");
 8002c04:	4815      	ldr	r0, [pc, #84]	; (8002c5c <_ZN6Logger10sdCardInitEv+0x98>)
 8002c06:	f7fe fa85 	bl	8001114 <lcd_printf>
	  HAL_Delay(1000);
 8002c0a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002c0e:	f004 fa3f 	bl	8007090 <HAL_Delay>

	  ret = true;
 8002c12:	2301      	movs	r3, #1
 8002c14:	73fb      	strb	r3, [r7, #15]
 8002c16:	e018      	b.n	8002c4a <_ZN6Logger10sdCardInitEv+0x86>
	}
	else{
	  printf("mount error\r\n");
 8002c18:	4811      	ldr	r0, [pc, #68]	; (8002c60 <_ZN6Logger10sdCardInitEv+0x9c>)
 8002c1a:	f010 fe9f 	bl	801395c <puts>

	  lcd_clear();
 8002c1e:	f7fe fa3f 	bl	80010a0 <lcd_clear>
	  lcd_locate(0,0);
 8002c22:	2100      	movs	r1, #0
 8002c24:	2000      	movs	r0, #0
 8002c26:	f7fe fa4b 	bl	80010c0 <lcd_locate>
	  lcd_printf("SD mount");
 8002c2a:	480b      	ldr	r0, [pc, #44]	; (8002c58 <_ZN6Logger10sdCardInitEv+0x94>)
 8002c2c:	f7fe fa72 	bl	8001114 <lcd_printf>
	  lcd_locate(0,1);
 8002c30:	2101      	movs	r1, #1
 8002c32:	2000      	movs	r0, #0
 8002c34:	f7fe fa44 	bl	80010c0 <lcd_locate>
	  lcd_printf("fail");
 8002c38:	480a      	ldr	r0, [pc, #40]	; (8002c64 <_ZN6Logger10sdCardInitEv+0xa0>)
 8002c3a:	f7fe fa6b 	bl	8001114 <lcd_printf>
	  HAL_Delay(1000);
 8002c3e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002c42:	f004 fa25 	bl	8007090 <HAL_Delay>

	  ret = false;
 8002c46:	2300      	movs	r3, #0
 8002c48:	73fb      	strb	r3, [r7, #15]
	//data[0] = 100;
	//sd_write_array_int("sdio", "write1.txt", DATA_SIZE, data, ADD_WRITE); //write
	//sd_read_array_int("sdio", "write1.txt", DATA_SIZE, temp); //read
	//sd_write_array_int("sdio", "write2.txt", DATA_SIZE, temp, ADD_WRITE); //write

	return ret;
 8002c4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	3710      	adds	r7, #16
 8002c50:	46bd      	mov	sp, r7
 8002c52:	bd80      	pop	{r7, pc}
 8002c54:	08017ae8 	.word	0x08017ae8
 8002c58:	08017af8 	.word	0x08017af8
 8002c5c:	08017b04 	.word	0x08017b04
 8002c60:	08017b0c 	.word	0x08017b0c
 8002c64:	08017b1c 	.word	0x08017b1c

08002c68 <_ZN6Logger8storeLogEf>:

	}

}
void Logger::storeLog(float data)
{
 8002c68:	b480      	push	{r7}
 8002c6a:	b083      	sub	sp, #12
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	6078      	str	r0, [r7, #4]
 8002c70:	ed87 0a00 	vstr	s0, [r7]
	if(recording_flag_ == true){
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	f503 33fa 	add.w	r3, r3, #128000	; 0x1f400
 8002c7a:	781b      	ldrb	r3, [r3, #0]
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d024      	beq.n	8002cca <_ZN6Logger8storeLogEf+0x62>
		store_data_float_[log_index_tim_] = data;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	f503 33fa 	add.w	r3, r3, #128000	; 0x1f400
 8002c86:	3302      	adds	r3, #2
 8002c88:	881b      	ldrh	r3, [r3, #0]
 8002c8a:	687a      	ldr	r2, [r7, #4]
 8002c8c:	009b      	lsls	r3, r3, #2
 8002c8e:	4413      	add	r3, r2
 8002c90:	683a      	ldr	r2, [r7, #0]
 8002c92:	601a      	str	r2, [r3, #0]

		log_index_tim_++;
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	f503 33fa 	add.w	r3, r3, #128000	; 0x1f400
 8002c9a:	3302      	adds	r3, #2
 8002c9c:	881b      	ldrh	r3, [r3, #0]
 8002c9e:	3301      	adds	r3, #1
 8002ca0:	b29a      	uxth	r2, r3
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	f503 33fa 	add.w	r3, r3, #128000	; 0x1f400
 8002ca8:	3302      	adds	r3, #2
 8002caa:	801a      	strh	r2, [r3, #0]

		if(log_index_tim_ >= LOG_DATA_SIZE_TIM) log_index_tim_ = 0;
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	f503 33fa 	add.w	r3, r3, #128000	; 0x1f400
 8002cb2:	3302      	adds	r3, #2
 8002cb4:	881b      	ldrh	r3, [r3, #0]
 8002cb6:	f242 720f 	movw	r2, #9999	; 0x270f
 8002cba:	4293      	cmp	r3, r2
 8002cbc:	d905      	bls.n	8002cca <_ZN6Logger8storeLogEf+0x62>
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	f503 33fa 	add.w	r3, r3, #128000	; 0x1f400
 8002cc4:	3302      	adds	r3, #2
 8002cc6:	2200      	movs	r2, #0
 8002cc8:	801a      	strh	r2, [r3, #0]
	}
}
 8002cca:	bf00      	nop
 8002ccc:	370c      	adds	r7, #12
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd4:	4770      	bx	lr

08002cd6 <_ZN6Logger9storeLog2Ef>:
void Logger::storeLog2(float data)
{
 8002cd6:	b480      	push	{r7}
 8002cd8:	b083      	sub	sp, #12
 8002cda:	af00      	add	r7, sp, #0
 8002cdc:	6078      	str	r0, [r7, #4]
 8002cde:	ed87 0a00 	vstr	s0, [r7]
	if(recording_flag_ == true){
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	f503 33fa 	add.w	r3, r3, #128000	; 0x1f400
 8002ce8:	781b      	ldrb	r3, [r3, #0]
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d027      	beq.n	8002d3e <_ZN6Logger9storeLog2Ef+0x68>
		store_data_float2_[log_index_tim2_] = data;
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	f503 33fa 	add.w	r3, r3, #128000	; 0x1f400
 8002cf4:	3304      	adds	r3, #4
 8002cf6:	881b      	ldrh	r3, [r3, #0]
 8002cf8:	687a      	ldr	r2, [r7, #4]
 8002cfa:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
 8002cfe:	3310      	adds	r3, #16
 8002d00:	009b      	lsls	r3, r3, #2
 8002d02:	4413      	add	r3, r2
 8002d04:	683a      	ldr	r2, [r7, #0]
 8002d06:	601a      	str	r2, [r3, #0]

		log_index_tim2_++;
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	f503 33fa 	add.w	r3, r3, #128000	; 0x1f400
 8002d0e:	3304      	adds	r3, #4
 8002d10:	881b      	ldrh	r3, [r3, #0]
 8002d12:	3301      	adds	r3, #1
 8002d14:	b29a      	uxth	r2, r3
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	f503 33fa 	add.w	r3, r3, #128000	; 0x1f400
 8002d1c:	3304      	adds	r3, #4
 8002d1e:	801a      	strh	r2, [r3, #0]

		if(log_index_tim2_ >= LOG_DATA_SIZE_TIM2) log_index_tim2_ = 0;
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	f503 33fa 	add.w	r3, r3, #128000	; 0x1f400
 8002d26:	3304      	adds	r3, #4
 8002d28:	881b      	ldrh	r3, [r3, #0]
 8002d2a:	f242 720f 	movw	r2, #9999	; 0x270f
 8002d2e:	4293      	cmp	r3, r2
 8002d30:	d905      	bls.n	8002d3e <_ZN6Logger9storeLog2Ef+0x68>
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	f503 33fa 	add.w	r3, r3, #128000	; 0x1f400
 8002d38:	3304      	adds	r3, #4
 8002d3a:	2200      	movs	r2, #0
 8002d3c:	801a      	strh	r2, [r3, #0]
	}
}
 8002d3e:	bf00      	nop
 8002d40:	370c      	adds	r7, #12
 8002d42:	46bd      	mov	sp, r7
 8002d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d48:	4770      	bx	lr

08002d4a <_ZN6Logger8saveLogsEPKcS1_>:
		if(log_index_dis_ >= LOG_DATA_SIZE_DIS) log_index_dis_ = 0;
	}
}

void Logger::saveLogs(const char *folder_name, const char *file_name)
{
 8002d4a:	b580      	push	{r7, lr}
 8002d4c:	b086      	sub	sp, #24
 8002d4e:	af02      	add	r7, sp, #8
 8002d50:	60f8      	str	r0, [r7, #12]
 8002d52:	60b9      	str	r1, [r7, #8]
 8002d54:	607a      	str	r2, [r7, #4]
	sd_write_array_float(folder_name, file_name, LOG_DATA_SIZE_TIM, store_data_float_, OVER_WRITE); //write
 8002d56:	68fa      	ldr	r2, [r7, #12]
 8002d58:	2300      	movs	r3, #0
 8002d5a:	9300      	str	r3, [sp, #0]
 8002d5c:	4613      	mov	r3, r2
 8002d5e:	f242 7210 	movw	r2, #10000	; 0x2710
 8002d62:	6879      	ldr	r1, [r7, #4]
 8002d64:	68b8      	ldr	r0, [r7, #8]
 8002d66:	f7fe fc03 	bl	8001570 <sd_write_array_float>
}
 8002d6a:	bf00      	nop
 8002d6c:	3710      	adds	r7, #16
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	bd80      	pop	{r7, pc}

08002d72 <_ZN6Logger9saveLogs2EPKcS1_>:
void Logger::saveLogs2(const char *folder_name, const char *file_name)
{
 8002d72:	b580      	push	{r7, lr}
 8002d74:	b086      	sub	sp, #24
 8002d76:	af02      	add	r7, sp, #8
 8002d78:	60f8      	str	r0, [r7, #12]
 8002d7a:	60b9      	str	r1, [r7, #8]
 8002d7c:	607a      	str	r2, [r7, #4]
	sd_write_array_float(folder_name, file_name, LOG_DATA_SIZE_TIM2, store_data_float2_, OVER_WRITE); //write
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	f503 431c 	add.w	r3, r3, #39936	; 0x9c00
 8002d84:	3340      	adds	r3, #64	; 0x40
 8002d86:	2200      	movs	r2, #0
 8002d88:	9200      	str	r2, [sp, #0]
 8002d8a:	f242 7210 	movw	r2, #10000	; 0x2710
 8002d8e:	6879      	ldr	r1, [r7, #4]
 8002d90:	68b8      	ldr	r0, [r7, #8]
 8002d92:	f7fe fbed 	bl	8001570 <sd_write_array_float>
}
 8002d96:	bf00      	nop
 8002d98:	3710      	adds	r7, #16
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	bd80      	pop	{r7, pc}

08002d9e <_ZN6Logger20saveDistanceAndThetaEPKcS1_S1_>:

void Logger::saveDistanceAndTheta(const char *folder_name, const char *file_name1, const char *file_name2)
{
 8002d9e:	b580      	push	{r7, lr}
 8002da0:	b086      	sub	sp, #24
 8002da2:	af02      	add	r7, sp, #8
 8002da4:	60f8      	str	r0, [r7, #12]
 8002da6:	60b9      	str	r1, [r7, #8]
 8002da8:	607a      	str	r2, [r7, #4]
 8002daa:	603b      	str	r3, [r7, #0]
	sd_write_array_float(folder_name, file_name1, LOG_DATA_SIZE_DIS, store_distance_, OVER_WRITE); //write
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	f503 339c 	add.w	r3, r3, #79872	; 0x13800
 8002db2:	3380      	adds	r3, #128	; 0x80
 8002db4:	2200      	movs	r2, #0
 8002db6:	9200      	str	r2, [sp, #0]
 8002db8:	f241 7270 	movw	r2, #6000	; 0x1770
 8002dbc:	6879      	ldr	r1, [r7, #4]
 8002dbe:	68b8      	ldr	r0, [r7, #8]
 8002dc0:	f7fe fbd6 	bl	8001570 <sd_write_array_float>
	sd_write_array_float(folder_name, file_name2, LOG_DATA_SIZE_DIS, store_theta_, OVER_WRITE); //write
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	f503 33cb 	add.w	r3, r3, #103936	; 0x19600
 8002dca:	3340      	adds	r3, #64	; 0x40
 8002dcc:	2200      	movs	r2, #0
 8002dce:	9200      	str	r2, [sp, #0]
 8002dd0:	f241 7270 	movw	r2, #6000	; 0x1770
 8002dd4:	6839      	ldr	r1, [r7, #0]
 8002dd6:	68b8      	ldr	r0, [r7, #8]
 8002dd8:	f7fe fbca 	bl	8001570 <sd_write_array_float>
}
 8002ddc:	bf00      	nop
 8002dde:	3710      	adds	r7, #16
 8002de0:	46bd      	mov	sp, r7
 8002de2:	bd80      	pop	{r7, pc}

08002de4 <_ZN6Logger5startEv>:
	log_index_tim_ = 0;
	log_index_dis_ = 0;
}

void Logger::start()
{
 8002de4:	b480      	push	{r7}
 8002de6:	b083      	sub	sp, #12
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	6078      	str	r0, [r7, #4]
	recording_flag_ = true;
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	f503 33fa 	add.w	r3, r3, #128000	; 0x1f400
 8002df2:	2201      	movs	r2, #1
 8002df4:	701a      	strb	r2, [r3, #0]
}
 8002df6:	bf00      	nop
 8002df8:	370c      	adds	r7, #12
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e00:	4770      	bx	lr

08002e02 <_ZN6Logger4stopEv>:

void Logger::stop()
{
 8002e02:	b480      	push	{r7}
 8002e04:	b083      	sub	sp, #12
 8002e06:	af00      	add	r7, sp, #0
 8002e08:	6078      	str	r0, [r7, #4]
	recording_flag_ = false;
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	f503 33fa 	add.w	r3, r3, #128000	; 0x1f400
 8002e10:	2200      	movs	r2, #0
 8002e12:	701a      	strb	r2, [r3, #0]
}
 8002e14:	bf00      	nop
 8002e16:	370c      	adds	r7, #12
 8002e18:	46bd      	mov	sp, r7
 8002e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e1e:	4770      	bx	lr

08002e20 <_ZN5MotorC1Ev>:

#include "Motor.hpp"
#include "G_variables.h"


Motor::Motor() : temp_left_counter_period_(0), temp_right_counter_period_(0){}
 8002e20:	b480      	push	{r7}
 8002e22:	b083      	sub	sp, #12
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	6078      	str	r0, [r7, #4]
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	801a      	strh	r2, [r3, #0]
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	2200      	movs	r2, #0
 8002e32:	805a      	strh	r2, [r3, #2]
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	4618      	mov	r0, r3
 8002e38:	370c      	adds	r7, #12
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e40:	4770      	bx	lr
	...

08002e44 <_ZN5Motor4initEv>:

void Motor::init()
{
 8002e44:	b580      	push	{r7, lr}
 8002e46:	b082      	sub	sp, #8
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]
	//PWM start
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8002e4c:	2108      	movs	r1, #8
 8002e4e:	4805      	ldr	r0, [pc, #20]	; (8002e64 <_ZN5Motor4initEv+0x20>)
 8002e50:	f009 fae6 	bl	800c420 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 8002e54:	210c      	movs	r1, #12
 8002e56:	4803      	ldr	r0, [pc, #12]	; (8002e64 <_ZN5Motor4initEv+0x20>)
 8002e58:	f009 fae2 	bl	800c420 <HAL_TIM_PWM_Start>

}
 8002e5c:	bf00      	nop
 8002e5e:	3708      	adds	r7, #8
 8002e60:	46bd      	mov	sp, r7
 8002e62:	bd80      	pop	{r7, pc}
 8002e64:	20039878 	.word	0x20039878

08002e68 <_ZN5Motor9motorCtrlEv>:

void Motor::motorCtrl()
{
 8002e68:	b580      	push	{r7, lr}
 8002e6a:	b084      	sub	sp, #16
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	6078      	str	r0, [r7, #4]
	uint16_t left_counter_period, right_counter_period;

	if(temp_left_counter_period_ < 0) {
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	da0d      	bge.n	8002e96 <_ZN5Motor9motorCtrlEv+0x2e>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9, GPIO_PIN_RESET);
 8002e7a:	2200      	movs	r2, #0
 8002e7c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002e80:	481f      	ldr	r0, [pc, #124]	; (8002f00 <_ZN5Motor9motorCtrlEv+0x98>)
 8002e82:	f005 fb9b 	bl	80085bc <HAL_GPIO_WritePin>
		left_counter_period = -1 * temp_left_counter_period_;
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002e8c:	b29b      	uxth	r3, r3
 8002e8e:	425b      	negs	r3, r3
 8002e90:	b29b      	uxth	r3, r3
 8002e92:	81fb      	strh	r3, [r7, #14]
 8002e94:	e00a      	b.n	8002eac <_ZN5Motor9motorCtrlEv+0x44>
	}
	else{
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9, GPIO_PIN_SET);
 8002e96:	2201      	movs	r2, #1
 8002e98:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002e9c:	4818      	ldr	r0, [pc, #96]	; (8002f00 <_ZN5Motor9motorCtrlEv+0x98>)
 8002e9e:	f005 fb8d 	bl	80085bc <HAL_GPIO_WritePin>
		left_counter_period = temp_left_counter_period_;
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002ea8:	b29b      	uxth	r3, r3
 8002eaa:	81fb      	strh	r3, [r7, #14]
	}

	if(temp_right_counter_period_ < 0) {
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	da0d      	bge.n	8002ed2 <_ZN5Motor9motorCtrlEv+0x6a>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_10, GPIO_PIN_SET);
 8002eb6:	2201      	movs	r2, #1
 8002eb8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002ebc:	4810      	ldr	r0, [pc, #64]	; (8002f00 <_ZN5Motor9motorCtrlEv+0x98>)
 8002ebe:	f005 fb7d 	bl	80085bc <HAL_GPIO_WritePin>
		right_counter_period = -1 * temp_right_counter_period_;
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002ec8:	b29b      	uxth	r3, r3
 8002eca:	425b      	negs	r3, r3
 8002ecc:	b29b      	uxth	r3, r3
 8002ece:	81bb      	strh	r3, [r7, #12]
 8002ed0:	e00a      	b.n	8002ee8 <_ZN5Motor9motorCtrlEv+0x80>
	}
	else{
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_10, GPIO_PIN_RESET);
 8002ed2:	2200      	movs	r2, #0
 8002ed4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002ed8:	4809      	ldr	r0, [pc, #36]	; (8002f00 <_ZN5Motor9motorCtrlEv+0x98>)
 8002eda:	f005 fb6f 	bl	80085bc <HAL_GPIO_WritePin>
		right_counter_period = temp_right_counter_period_;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002ee4:	b29b      	uxth	r3, r3
 8002ee6:	81bb      	strh	r3, [r7, #12]
	}

	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, left_counter_period);
 8002ee8:	89fa      	ldrh	r2, [r7, #14]
 8002eea:	4b06      	ldr	r3, [pc, #24]	; (8002f04 <_ZN5Motor9motorCtrlEv+0x9c>)
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	63da      	str	r2, [r3, #60]	; 0x3c
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, right_counter_period);
 8002ef0:	89ba      	ldrh	r2, [r7, #12]
 8002ef2:	4b04      	ldr	r3, [pc, #16]	; (8002f04 <_ZN5Motor9motorCtrlEv+0x9c>)
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	641a      	str	r2, [r3, #64]	; 0x40
}
 8002ef8:	bf00      	nop
 8002efa:	3710      	adds	r7, #16
 8002efc:	46bd      	mov	sp, r7
 8002efe:	bd80      	pop	{r7, pc}
 8002f00:	40020c00 	.word	0x40020c00
 8002f04:	20039878 	.word	0x20039878

08002f08 <_ZN5Motor8setRatioEdd>:

void Motor::setRatio(double left_ratio, double right_ratio)
{
 8002f08:	b590      	push	{r4, r7, lr}
 8002f0a:	b087      	sub	sp, #28
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	6178      	str	r0, [r7, #20]
 8002f10:	ed87 0b02 	vstr	d0, [r7, #8]
 8002f14:	ed87 1b00 	vstr	d1, [r7]
	if(left_ratio > 1) left_ratio = 1;
 8002f18:	f04f 0200 	mov.w	r2, #0
 8002f1c:	4b30      	ldr	r3, [pc, #192]	; (8002fe0 <_ZN5Motor8setRatioEdd+0xd8>)
 8002f1e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002f22:	f7fd fe11 	bl	8000b48 <__aeabi_dcmpgt>
 8002f26:	4603      	mov	r3, r0
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d005      	beq.n	8002f38 <_ZN5Motor8setRatioEdd+0x30>
 8002f2c:	f04f 0300 	mov.w	r3, #0
 8002f30:	4c2b      	ldr	r4, [pc, #172]	; (8002fe0 <_ZN5Motor8setRatioEdd+0xd8>)
 8002f32:	e9c7 3402 	strd	r3, r4, [r7, #8]
 8002f36:	e00e      	b.n	8002f56 <_ZN5Motor8setRatioEdd+0x4e>
	else if(left_ratio < -1) left_ratio = -1;
 8002f38:	f04f 0200 	mov.w	r2, #0
 8002f3c:	4b29      	ldr	r3, [pc, #164]	; (8002fe4 <_ZN5Motor8setRatioEdd+0xdc>)
 8002f3e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002f42:	f7fd fde3 	bl	8000b0c <__aeabi_dcmplt>
 8002f46:	4603      	mov	r3, r0
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d004      	beq.n	8002f56 <_ZN5Motor8setRatioEdd+0x4e>
 8002f4c:	f04f 0300 	mov.w	r3, #0
 8002f50:	4c24      	ldr	r4, [pc, #144]	; (8002fe4 <_ZN5Motor8setRatioEdd+0xdc>)
 8002f52:	e9c7 3402 	strd	r3, r4, [r7, #8]
	if(right_ratio > 1) right_ratio = 1;
 8002f56:	f04f 0200 	mov.w	r2, #0
 8002f5a:	4b21      	ldr	r3, [pc, #132]	; (8002fe0 <_ZN5Motor8setRatioEdd+0xd8>)
 8002f5c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002f60:	f7fd fdf2 	bl	8000b48 <__aeabi_dcmpgt>
 8002f64:	4603      	mov	r3, r0
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d005      	beq.n	8002f76 <_ZN5Motor8setRatioEdd+0x6e>
 8002f6a:	f04f 0300 	mov.w	r3, #0
 8002f6e:	4c1c      	ldr	r4, [pc, #112]	; (8002fe0 <_ZN5Motor8setRatioEdd+0xd8>)
 8002f70:	e9c7 3400 	strd	r3, r4, [r7]
 8002f74:	e00e      	b.n	8002f94 <_ZN5Motor8setRatioEdd+0x8c>
	else if(right_ratio < -1) right_ratio = -1;
 8002f76:	f04f 0200 	mov.w	r2, #0
 8002f7a:	4b1a      	ldr	r3, [pc, #104]	; (8002fe4 <_ZN5Motor8setRatioEdd+0xdc>)
 8002f7c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002f80:	f7fd fdc4 	bl	8000b0c <__aeabi_dcmplt>
 8002f84:	4603      	mov	r3, r0
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d004      	beq.n	8002f94 <_ZN5Motor8setRatioEdd+0x8c>
 8002f8a:	f04f 0300 	mov.w	r3, #0
 8002f8e:	4c15      	ldr	r4, [pc, #84]	; (8002fe4 <_ZN5Motor8setRatioEdd+0xdc>)
 8002f90:	e9c7 3400 	strd	r3, r4, [r7]

	temp_left_counter_period_ = (int)((double)MAX_COUNTER_PERIOD * left_ratio);
 8002f94:	f04f 0200 	mov.w	r2, #0
 8002f98:	4b13      	ldr	r3, [pc, #76]	; (8002fe8 <_ZN5Motor8setRatioEdd+0xe0>)
 8002f9a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002f9e:	f7fd fb43 	bl	8000628 <__aeabi_dmul>
 8002fa2:	4603      	mov	r3, r0
 8002fa4:	460c      	mov	r4, r1
 8002fa6:	4618      	mov	r0, r3
 8002fa8:	4621      	mov	r1, r4
 8002faa:	f7fd fded 	bl	8000b88 <__aeabi_d2iz>
 8002fae:	4603      	mov	r3, r0
 8002fb0:	b21a      	sxth	r2, r3
 8002fb2:	697b      	ldr	r3, [r7, #20]
 8002fb4:	801a      	strh	r2, [r3, #0]
	temp_right_counter_period_ = (int)((double)MAX_COUNTER_PERIOD * right_ratio);
 8002fb6:	f04f 0200 	mov.w	r2, #0
 8002fba:	4b0b      	ldr	r3, [pc, #44]	; (8002fe8 <_ZN5Motor8setRatioEdd+0xe0>)
 8002fbc:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002fc0:	f7fd fb32 	bl	8000628 <__aeabi_dmul>
 8002fc4:	4603      	mov	r3, r0
 8002fc6:	460c      	mov	r4, r1
 8002fc8:	4618      	mov	r0, r3
 8002fca:	4621      	mov	r1, r4
 8002fcc:	f7fd fddc 	bl	8000b88 <__aeabi_d2iz>
 8002fd0:	4603      	mov	r3, r0
 8002fd2:	b21a      	sxth	r2, r3
 8002fd4:	697b      	ldr	r3, [r7, #20]
 8002fd6:	805a      	strh	r2, [r3, #2]

}
 8002fd8:	bf00      	nop
 8002fda:	371c      	adds	r7, #28
 8002fdc:	46bd      	mov	sp, r7
 8002fde:	bd90      	pop	{r4, r7, pc}
 8002fe0:	3ff00000 	.word	0x3ff00000
 8002fe4:	bff00000 	.word	0xbff00000
 8002fe8:	409c2000 	.word	0x409c2000

08002fec <_ZN8OdometryC1EP7EncoderP3IMUP12VelocityCtrl>:

#define DELTA_T 0.001

float monitor_x, monitor_y, monitor_theta;

Odometry::Odometry(Encoder *encoder, IMU *imu, VelocityCtrl *velocity_ctrl) : x_(0), y_(0), theta_(0)
 8002fec:	b490      	push	{r4, r7}
 8002fee:	b084      	sub	sp, #16
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	60f8      	str	r0, [r7, #12]
 8002ff4:	60b9      	str	r1, [r7, #8]
 8002ff6:	607a      	str	r2, [r7, #4]
 8002ff8:	603b      	str	r3, [r7, #0]
 8002ffa:	68fa      	ldr	r2, [r7, #12]
 8002ffc:	f04f 0300 	mov.w	r3, #0
 8003000:	f04f 0400 	mov.w	r4, #0
 8003004:	e9c2 3404 	strd	r3, r4, [r2, #16]
 8003008:	68fa      	ldr	r2, [r7, #12]
 800300a:	f04f 0300 	mov.w	r3, #0
 800300e:	f04f 0400 	mov.w	r4, #0
 8003012:	e9c2 3406 	strd	r3, r4, [r2, #24]
 8003016:	68fa      	ldr	r2, [r7, #12]
 8003018:	f04f 0300 	mov.w	r3, #0
 800301c:	f04f 0400 	mov.w	r4, #0
 8003020:	e9c2 3408 	strd	r3, r4, [r2, #32]
{
	encoder_ = encoder;
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	68ba      	ldr	r2, [r7, #8]
 8003028:	601a      	str	r2, [r3, #0]
	imu_ = imu;
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	687a      	ldr	r2, [r7, #4]
 800302e:	605a      	str	r2, [r3, #4]
	velocity_ctrl_ = velocity_ctrl;
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	683a      	ldr	r2, [r7, #0]
 8003034:	609a      	str	r2, [r3, #8]
}
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	4618      	mov	r0, r3
 800303a:	3710      	adds	r7, #16
 800303c:	46bd      	mov	sp, r7
 800303e:	bc90      	pop	{r4, r7}
 8003040:	4770      	bx	lr
 8003042:	0000      	movs	r0, r0
 8003044:	0000      	movs	r0, r0
	...

08003048 <_ZN8Odometry12calcPotitionEv>:


void Odometry::calcPotition()
{
 8003048:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800304c:	b086      	sub	sp, #24
 800304e:	af00      	add	r7, sp, #0
 8003050:	6078      	str	r0, [r7, #4]
	//float current_velocity = velocity_ctrl_->getCurrentVelocity();
	double current_omega = imu_->getOmega();
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	685b      	ldr	r3, [r3, #4]
 8003056:	4618      	mov	r0, r3
 8003058:	f7fe fd4a 	bl	8001af0 <_ZN3IMU8getOmegaEv>
 800305c:	ee10 3a10 	vmov	r3, s0
 8003060:	4618      	mov	r0, r3
 8003062:	f7fd fa89 	bl	8000578 <__aeabi_f2d>
 8003066:	4603      	mov	r3, r0
 8003068:	460c      	mov	r4, r1
 800306a:	e9c7 3404 	strd	r3, r4, [r7, #16]
	float distance = encoder_->getDistance();
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	4618      	mov	r0, r3
 8003074:	f7fe f9b2 	bl	80013dc <_ZN7Encoder11getDistanceEv>
 8003078:	ed87 0a03 	vstr	s0, [r7, #12]

	delta_theta_ = current_omega * DELTA_T;
 800307c:	a357      	add	r3, pc, #348	; (adr r3, 80031dc <_ZN8Odometry12calcPotitionEv+0x194>)
 800307e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003082:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003086:	f7fd facf 	bl	8000628 <__aeabi_dmul>
 800308a:	4603      	mov	r3, r0
 800308c:	460c      	mov	r4, r1
 800308e:	687a      	ldr	r2, [r7, #4]
 8003090:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28

	x_ = x_ + distance * cos(theta_ + delta_theta_ / 2);
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 800309a:	68f8      	ldr	r0, [r7, #12]
 800309c:	f7fd fa6c 	bl	8000578 <__aeabi_f2d>
 80030a0:	4682      	mov	sl, r0
 80030a2:	468b      	mov	fp, r1
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	e9d3 8908 	ldrd	r8, r9, [r3, #32]
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 80030b0:	f04f 0200 	mov.w	r2, #0
 80030b4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80030b8:	f7fd fbe0 	bl	800087c <__aeabi_ddiv>
 80030bc:	4602      	mov	r2, r0
 80030be:	460b      	mov	r3, r1
 80030c0:	4640      	mov	r0, r8
 80030c2:	4649      	mov	r1, r9
 80030c4:	f7fd f8fa 	bl	80002bc <__adddf3>
 80030c8:	4602      	mov	r2, r0
 80030ca:	460b      	mov	r3, r1
 80030cc:	ec43 2b17 	vmov	d7, r2, r3
 80030d0:	eeb0 0a47 	vmov.f32	s0, s14
 80030d4:	eef0 0a67 	vmov.f32	s1, s15
 80030d8:	f00e fce6 	bl	8011aa8 <cos>
 80030dc:	ec53 2b10 	vmov	r2, r3, d0
 80030e0:	4650      	mov	r0, sl
 80030e2:	4659      	mov	r1, fp
 80030e4:	f7fd faa0 	bl	8000628 <__aeabi_dmul>
 80030e8:	4602      	mov	r2, r0
 80030ea:	460b      	mov	r3, r1
 80030ec:	4620      	mov	r0, r4
 80030ee:	4629      	mov	r1, r5
 80030f0:	f7fd f8e4 	bl	80002bc <__adddf3>
 80030f4:	4603      	mov	r3, r0
 80030f6:	460c      	mov	r4, r1
 80030f8:	687a      	ldr	r2, [r7, #4]
 80030fa:	e9c2 3404 	strd	r3, r4, [r2, #16]
	y_ = y_ + distance * sin(theta_ + delta_theta_ / 2);
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8003104:	68f8      	ldr	r0, [r7, #12]
 8003106:	f7fd fa37 	bl	8000578 <__aeabi_f2d>
 800310a:	4682      	mov	sl, r0
 800310c:	468b      	mov	fp, r1
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	e9d3 8908 	ldrd	r8, r9, [r3, #32]
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 800311a:	f04f 0200 	mov.w	r2, #0
 800311e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003122:	f7fd fbab 	bl	800087c <__aeabi_ddiv>
 8003126:	4602      	mov	r2, r0
 8003128:	460b      	mov	r3, r1
 800312a:	4640      	mov	r0, r8
 800312c:	4649      	mov	r1, r9
 800312e:	f7fd f8c5 	bl	80002bc <__adddf3>
 8003132:	4602      	mov	r2, r0
 8003134:	460b      	mov	r3, r1
 8003136:	ec43 2b17 	vmov	d7, r2, r3
 800313a:	eeb0 0a47 	vmov.f32	s0, s14
 800313e:	eef0 0a67 	vmov.f32	s1, s15
 8003142:	f00e fcf5 	bl	8011b30 <sin>
 8003146:	ec53 2b10 	vmov	r2, r3, d0
 800314a:	4650      	mov	r0, sl
 800314c:	4659      	mov	r1, fp
 800314e:	f7fd fa6b 	bl	8000628 <__aeabi_dmul>
 8003152:	4602      	mov	r2, r0
 8003154:	460b      	mov	r3, r1
 8003156:	4620      	mov	r0, r4
 8003158:	4629      	mov	r1, r5
 800315a:	f7fd f8af 	bl	80002bc <__adddf3>
 800315e:	4603      	mov	r3, r0
 8003160:	460c      	mov	r4, r1
 8003162:	687a      	ldr	r2, [r7, #4]
 8003164:	e9c2 3406 	strd	r3, r4, [r2, #24]
	theta_ = theta_ + delta_theta_;
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	e9d3 340a 	ldrd	r3, r4, [r3, #40]	; 0x28
 8003174:	461a      	mov	r2, r3
 8003176:	4623      	mov	r3, r4
 8003178:	f7fd f8a0 	bl	80002bc <__adddf3>
 800317c:	4603      	mov	r3, r0
 800317e:	460c      	mov	r4, r1
 8003180:	687a      	ldr	r2, [r7, #4]
 8003182:	e9c2 3408 	strd	r3, r4, [r2, #32]

	monitor_x = x_;
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	e9d3 3404 	ldrd	r3, r4, [r3, #16]
 800318c:	4618      	mov	r0, r3
 800318e:	4621      	mov	r1, r4
 8003190:	f7fd fd42 	bl	8000c18 <__aeabi_d2f>
 8003194:	4602      	mov	r2, r0
 8003196:	4b0e      	ldr	r3, [pc, #56]	; (80031d0 <_ZN8Odometry12calcPotitionEv+0x188>)
 8003198:	601a      	str	r2, [r3, #0]
	monitor_y = y_;
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	e9d3 3406 	ldrd	r3, r4, [r3, #24]
 80031a0:	4618      	mov	r0, r3
 80031a2:	4621      	mov	r1, r4
 80031a4:	f7fd fd38 	bl	8000c18 <__aeabi_d2f>
 80031a8:	4602      	mov	r2, r0
 80031aa:	4b0a      	ldr	r3, [pc, #40]	; (80031d4 <_ZN8Odometry12calcPotitionEv+0x18c>)
 80031ac:	601a      	str	r2, [r3, #0]
	monitor_theta = theta_;
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	e9d3 3408 	ldrd	r3, r4, [r3, #32]
 80031b4:	4618      	mov	r0, r3
 80031b6:	4621      	mov	r1, r4
 80031b8:	f7fd fd2e 	bl	8000c18 <__aeabi_d2f>
 80031bc:	4602      	mov	r2, r0
 80031be:	4b06      	ldr	r3, [pc, #24]	; (80031d8 <_ZN8Odometry12calcPotitionEv+0x190>)
 80031c0:	601a      	str	r2, [r3, #0]
}
 80031c2:	bf00      	nop
 80031c4:	3718      	adds	r7, #24
 80031c6:	46bd      	mov	sp, r7
 80031c8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80031cc:	f3af 8000 	nop.w
 80031d0:	20000264 	.word	0x20000264
 80031d4:	20000268 	.word	0x20000268
 80031d8:	2000026c 	.word	0x2000026c
 80031dc:	d2f1a9fc 	.word	0xd2f1a9fc
 80031e0:	3f50624d 	.word	0x3f50624d

080031e4 <_ZN8Odometry4flipEv>:

void Odometry::flip()
{
 80031e4:	b580      	push	{r7, lr}
 80031e6:	b082      	sub	sp, #8
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	6078      	str	r0, [r7, #4]
	calcPotition();
 80031ec:	6878      	ldr	r0, [r7, #4]
 80031ee:	f7ff ff2b 	bl	8003048 <_ZN8Odometry12calcPotitionEv>
}
 80031f2:	bf00      	nop
 80031f4:	3708      	adds	r7, #8
 80031f6:	46bd      	mov	sp, r7
 80031f8:	bd80      	pop	{r7, pc}

080031fa <_ZN8Odometry13clearPotitionEv>:
{
	return delta_theta_;
}

void Odometry::clearPotition()
{
 80031fa:	b490      	push	{r4, r7}
 80031fc:	b082      	sub	sp, #8
 80031fe:	af00      	add	r7, sp, #0
 8003200:	6078      	str	r0, [r7, #4]
	x_ = 0;
 8003202:	687a      	ldr	r2, [r7, #4]
 8003204:	f04f 0300 	mov.w	r3, #0
 8003208:	f04f 0400 	mov.w	r4, #0
 800320c:	e9c2 3404 	strd	r3, r4, [r2, #16]
	y_ = 0;
 8003210:	687a      	ldr	r2, [r7, #4]
 8003212:	f04f 0300 	mov.w	r3, #0
 8003216:	f04f 0400 	mov.w	r4, #0
 800321a:	e9c2 3406 	strd	r3, r4, [r2, #24]
	theta_ = 0;
 800321e:	687a      	ldr	r2, [r7, #4]
 8003220:	f04f 0300 	mov.w	r3, #0
 8003224:	f04f 0400 	mov.w	r4, #0
 8003228:	e9c2 3408 	strd	r3, r4, [r2, #32]
}
 800322c:	bf00      	nop
 800322e:	3708      	adds	r7, #8
 8003230:	46bd      	mov	sp, r7
 8003232:	bc90      	pop	{r4, r7}
 8003234:	4770      	bx	lr
	...

08003238 <_ZN13PathFollowingC1Ev>:

uint16_t mon_ref_num;
double mon_x, mon_y, mon_th;
double mon_log_dis, mon_log_th;

PathFollowing::PathFollowing() : execute_flag_(false), x_tar_(0), y_tar_(0), th_tar_(0), ref_num(0)
 8003238:	b490      	push	{r4, r7}
 800323a:	b082      	sub	sp, #8
 800323c:	af00      	add	r7, sp, #0
 800323e:	6078      	str	r0, [r7, #4]
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	2200      	movs	r2, #0
 8003244:	701a      	strb	r2, [r3, #0]
 8003246:	687a      	ldr	r2, [r7, #4]
 8003248:	f04f 0300 	mov.w	r3, #0
 800324c:	f04f 0400 	mov.w	r4, #0
 8003250:	e9c2 3402 	strd	r3, r4, [r2, #8]
 8003254:	687a      	ldr	r2, [r7, #4]
 8003256:	f04f 0300 	mov.w	r3, #0
 800325a:	f04f 0400 	mov.w	r4, #0
 800325e:	e9c2 3404 	strd	r3, r4, [r2, #16]
 8003262:	687a      	ldr	r2, [r7, #4]
 8003264:	f04f 0300 	mov.w	r3, #0
 8003268:	f04f 0400 	mov.w	r4, #0
 800326c:	e9c2 3406 	strd	r3, r4, [r2, #24]
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 8003276:	f503 7390 	add.w	r3, r3, #288	; 0x120
 800327a:	2200      	movs	r2, #0
 800327c:	801a      	strh	r2, [r3, #0]
{
	rtParam.kx = 0;
 800327e:	4a29      	ldr	r2, [pc, #164]	; (8003324 <_ZN13PathFollowingC1Ev+0xec>)
 8003280:	f04f 0300 	mov.w	r3, #0
 8003284:	f04f 0400 	mov.w	r4, #0
 8003288:	e9c2 3400 	strd	r3, r4, [r2]
	rtParam.ky = 0;
 800328c:	4a25      	ldr	r2, [pc, #148]	; (8003324 <_ZN13PathFollowingC1Ev+0xec>)
 800328e:	f04f 0300 	mov.w	r3, #0
 8003292:	f04f 0400 	mov.w	r4, #0
 8003296:	e9c2 3402 	strd	r3, r4, [r2, #8]
	rtParam.kt = 0;
 800329a:	4a22      	ldr	r2, [pc, #136]	; (8003324 <_ZN13PathFollowingC1Ev+0xec>)
 800329c:	f04f 0300 	mov.w	r3, #0
 80032a0:	f04f 0400 	mov.w	r4, #0
 80032a4:	e9c2 3404 	strd	r3, r4, [r2, #16]
	rtU.target_x = 0;
 80032a8:	4a1f      	ldr	r2, [pc, #124]	; (8003328 <_ZN13PathFollowingC1Ev+0xf0>)
 80032aa:	f04f 0300 	mov.w	r3, #0
 80032ae:	f04f 0400 	mov.w	r4, #0
 80032b2:	e9c2 3400 	strd	r3, r4, [r2]
	rtU.target_y = 0;
 80032b6:	4a1c      	ldr	r2, [pc, #112]	; (8003328 <_ZN13PathFollowingC1Ev+0xf0>)
 80032b8:	f04f 0300 	mov.w	r3, #0
 80032bc:	f04f 0400 	mov.w	r4, #0
 80032c0:	e9c2 3402 	strd	r3, r4, [r2, #8]
	rtU.th = 0;
 80032c4:	4a18      	ldr	r2, [pc, #96]	; (8003328 <_ZN13PathFollowingC1Ev+0xf0>)
 80032c6:	f04f 0300 	mov.w	r3, #0
 80032ca:	f04f 0400 	mov.w	r4, #0
 80032ce:	e9c2 3404 	strd	r3, r4, [r2, #16]
	rtU.x = 0;
 80032d2:	4a15      	ldr	r2, [pc, #84]	; (8003328 <_ZN13PathFollowingC1Ev+0xf0>)
 80032d4:	f04f 0300 	mov.w	r3, #0
 80032d8:	f04f 0400 	mov.w	r4, #0
 80032dc:	e9c2 3406 	strd	r3, r4, [r2, #24]
	rtU.y = 0;
 80032e0:	4a11      	ldr	r2, [pc, #68]	; (8003328 <_ZN13PathFollowingC1Ev+0xf0>)
 80032e2:	f04f 0300 	mov.w	r3, #0
 80032e6:	f04f 0400 	mov.w	r4, #0
 80032ea:	e9c2 3408 	strd	r3, r4, [r2, #32]
	rtU.th_cur = 0;
 80032ee:	4a0e      	ldr	r2, [pc, #56]	; (8003328 <_ZN13PathFollowingC1Ev+0xf0>)
 80032f0:	f04f 0300 	mov.w	r3, #0
 80032f4:	f04f 0400 	mov.w	r4, #0
 80032f8:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
	rtY.V_tar = 0;
 80032fc:	4a0b      	ldr	r2, [pc, #44]	; (800332c <_ZN13PathFollowingC1Ev+0xf4>)
 80032fe:	f04f 0300 	mov.w	r3, #0
 8003302:	f04f 0400 	mov.w	r4, #0
 8003306:	e9c2 3400 	strd	r3, r4, [r2]
	rtY.tar = 0;
 800330a:	4a08      	ldr	r2, [pc, #32]	; (800332c <_ZN13PathFollowingC1Ev+0xf4>)
 800330c:	f04f 0300 	mov.w	r3, #0
 8003310:	f04f 0400 	mov.w	r4, #0
 8003314:	e9c2 3402 	strd	r3, r4, [r2, #8]

}
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	4618      	mov	r0, r3
 800331c:	3708      	adds	r7, #8
 800331e:	46bd      	mov	sp, r7
 8003320:	bc90      	pop	{r4, r7}
 8003322:	4770      	bx	lr
 8003324:	20039d78 	.word	0x20039d78
 8003328:	20039d08 	.word	0x20039d08
 800332c:	20039d68 	.word	0x20039d68

08003330 <_ZN13PathFollowing4initEv>:
	}

}

void PathFollowing::init()
{
 8003330:	b580      	push	{r7, lr}
 8003332:	b088      	sub	sp, #32
 8003334:	af00      	add	r7, sp, #0
 8003336:	6078      	str	r0, [r7, #4]
	path_following_initialize();
 8003338:	f001 fcd4 	bl	8004ce4 <path_following_initialize>

	double temp_kx, temp_ky, temp_kt;
	sd_read_array_double("PARAMS", "KX.TXT", 1, &temp_kx);
 800333c:	f107 0318 	add.w	r3, r7, #24
 8003340:	2201      	movs	r2, #1
 8003342:	4915      	ldr	r1, [pc, #84]	; (8003398 <_ZN13PathFollowing4initEv+0x68>)
 8003344:	4815      	ldr	r0, [pc, #84]	; (800339c <_ZN13PathFollowing4initEv+0x6c>)
 8003346:	f7fe f9bf 	bl	80016c8 <sd_read_array_double>
	sd_read_array_double("PARAMS", "KY.TXT", 1, &temp_ky);
 800334a:	f107 0310 	add.w	r3, r7, #16
 800334e:	2201      	movs	r2, #1
 8003350:	4913      	ldr	r1, [pc, #76]	; (80033a0 <_ZN13PathFollowing4initEv+0x70>)
 8003352:	4812      	ldr	r0, [pc, #72]	; (800339c <_ZN13PathFollowing4initEv+0x6c>)
 8003354:	f7fe f9b8 	bl	80016c8 <sd_read_array_double>
	sd_read_array_double("PARAMS", "KT.TXT", 1, &temp_kt);
 8003358:	f107 0308 	add.w	r3, r7, #8
 800335c:	2201      	movs	r2, #1
 800335e:	4911      	ldr	r1, [pc, #68]	; (80033a4 <_ZN13PathFollowing4initEv+0x74>)
 8003360:	480e      	ldr	r0, [pc, #56]	; (800339c <_ZN13PathFollowing4initEv+0x6c>)
 8003362:	f7fe f9b1 	bl	80016c8 <sd_read_array_double>
	setGain(temp_kx, temp_ky, temp_kt);
 8003366:	ed97 7b06 	vldr	d7, [r7, #24]
 800336a:	ed97 6b04 	vldr	d6, [r7, #16]
 800336e:	ed97 5b02 	vldr	d5, [r7, #8]
 8003372:	eeb0 2a45 	vmov.f32	s4, s10
 8003376:	eef0 2a65 	vmov.f32	s5, s11
 800337a:	eeb0 1a46 	vmov.f32	s2, s12
 800337e:	eef0 1a66 	vmov.f32	s3, s13
 8003382:	eeb0 0a47 	vmov.f32	s0, s14
 8003386:	eef0 0a67 	vmov.f32	s1, s15
 800338a:	6878      	ldr	r0, [r7, #4]
 800338c:	f000 f80c 	bl	80033a8 <_ZN13PathFollowing7setGainEddd>
}
 8003390:	bf00      	nop
 8003392:	3720      	adds	r7, #32
 8003394:	46bd      	mov	sp, r7
 8003396:	bd80      	pop	{r7, pc}
 8003398:	08017b24 	.word	0x08017b24
 800339c:	08017b2c 	.word	0x08017b2c
 80033a0:	08017b34 	.word	0x08017b34
 80033a4:	08017b3c 	.word	0x08017b3c

080033a8 <_ZN13PathFollowing7setGainEddd>:

void PathFollowing::setGain(double kx, double ky, double kt)
{
 80033a8:	b490      	push	{r4, r7}
 80033aa:	b088      	sub	sp, #32
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	61f8      	str	r0, [r7, #28]
 80033b0:	ed87 0b04 	vstr	d0, [r7, #16]
 80033b4:	ed87 1b02 	vstr	d1, [r7, #8]
 80033b8:	ed87 2b00 	vstr	d2, [r7]
	rtParam.kx = kx;
 80033bc:	4a09      	ldr	r2, [pc, #36]	; (80033e4 <_ZN13PathFollowing7setGainEddd+0x3c>)
 80033be:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 80033c2:	e9c2 3400 	strd	r3, r4, [r2]
	rtParam.ky = ky;
 80033c6:	4a07      	ldr	r2, [pc, #28]	; (80033e4 <_ZN13PathFollowing7setGainEddd+0x3c>)
 80033c8:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 80033cc:	e9c2 3402 	strd	r3, r4, [r2, #8]
	rtParam.kt = kt;
 80033d0:	4a04      	ldr	r2, [pc, #16]	; (80033e4 <_ZN13PathFollowing7setGainEddd+0x3c>)
 80033d2:	e9d7 3400 	ldrd	r3, r4, [r7]
 80033d6:	e9c2 3404 	strd	r3, r4, [r2, #16]
}
 80033da:	bf00      	nop
 80033dc:	3720      	adds	r7, #32
 80033de:	46bd      	mov	sp, r7
 80033e0:	bc90      	pop	{r4, r7}
 80033e2:	4770      	bx	lr
 80033e4:	20039d78 	.word	0x20039d78

080033e8 <_ZN13PathFollowing8getKxValEv>:

double PathFollowing::getKxVal()
{
 80033e8:	b490      	push	{r4, r7}
 80033ea:	b082      	sub	sp, #8
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	6078      	str	r0, [r7, #4]
	return rtParam.kx;
 80033f0:	4b06      	ldr	r3, [pc, #24]	; (800340c <_ZN13PathFollowing8getKxValEv+0x24>)
 80033f2:	e9d3 3400 	ldrd	r3, r4, [r3]
 80033f6:	ec44 3b17 	vmov	d7, r3, r4
}
 80033fa:	eeb0 0a47 	vmov.f32	s0, s14
 80033fe:	eef0 0a67 	vmov.f32	s1, s15
 8003402:	3708      	adds	r7, #8
 8003404:	46bd      	mov	sp, r7
 8003406:	bc90      	pop	{r4, r7}
 8003408:	4770      	bx	lr
 800340a:	bf00      	nop
 800340c:	20039d78 	.word	0x20039d78

08003410 <_ZN13PathFollowing8getKyValEv>:

double PathFollowing::getKyVal()
{
 8003410:	b490      	push	{r4, r7}
 8003412:	b082      	sub	sp, #8
 8003414:	af00      	add	r7, sp, #0
 8003416:	6078      	str	r0, [r7, #4]
	return rtParam.ky;
 8003418:	4b06      	ldr	r3, [pc, #24]	; (8003434 <_ZN13PathFollowing8getKyValEv+0x24>)
 800341a:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 800341e:	ec44 3b17 	vmov	d7, r3, r4
}
 8003422:	eeb0 0a47 	vmov.f32	s0, s14
 8003426:	eef0 0a67 	vmov.f32	s1, s15
 800342a:	3708      	adds	r7, #8
 800342c:	46bd      	mov	sp, r7
 800342e:	bc90      	pop	{r4, r7}
 8003430:	4770      	bx	lr
 8003432:	bf00      	nop
 8003434:	20039d78 	.word	0x20039d78

08003438 <_ZN13PathFollowing8getKtValEv>:

double PathFollowing::getKtVal()
{
 8003438:	b490      	push	{r4, r7}
 800343a:	b082      	sub	sp, #8
 800343c:	af00      	add	r7, sp, #0
 800343e:	6078      	str	r0, [r7, #4]
	return rtParam.kt;
 8003440:	4b06      	ldr	r3, [pc, #24]	; (800345c <_ZN13PathFollowing8getKtValEv+0x24>)
 8003442:	e9d3 3404 	ldrd	r3, r4, [r3, #16]
 8003446:	ec44 3b17 	vmov	d7, r3, r4
}
 800344a:	eeb0 0a47 	vmov.f32	s0, s14
 800344e:	eef0 0a67 	vmov.f32	s1, s15
 8003452:	3708      	adds	r7, #8
 8003454:	46bd      	mov	sp, r7
 8003456:	bc90      	pop	{r4, r7}
 8003458:	4770      	bx	lr
 800345a:	bf00      	nop
 800345c:	20039d78 	.word	0x20039d78

08003460 <_ZN11PowerSensor4initEv>:
#define LOW_VOLTAGE_THRESHOLD 7.4

float monitor_voltage;

void PowerSensor::init()
{
 8003460:	b580      	push	{r7, lr}
 8003462:	b082      	sub	sp, #8
 8003464:	af00      	add	r7, sp, #0
 8003466:	6078      	str	r0, [r7, #4]
	INA260_init(CURRENT_VOLTAGE_SENSOR_ADRESS_LEFT);
 8003468:	2088      	movs	r0, #136	; 0x88
 800346a:	f7fe fc94 	bl	8001d96 <INA260_init>
	INA260_init(CURRENT_VOLTAGE_SENSOR_ADRESS_RIGHT);
 800346e:	2080      	movs	r0, #128	; 0x80
 8003470:	f7fe fc91 	bl	8001d96 <INA260_init>
}
 8003474:	bf00      	nop
 8003476:	3708      	adds	r7, #8
 8003478:	46bd      	mov	sp, r7
 800347a:	bd80      	pop	{r7, pc}
 800347c:	0000      	movs	r0, r0
	...

08003480 <_ZN11PowerSensor12updateValuesEv>:

void PowerSensor::updateValues()
{
 8003480:	b590      	push	{r4, r7, lr}
 8003482:	b083      	sub	sp, #12
 8003484:	af00      	add	r7, sp, #0
 8003486:	6078      	str	r0, [r7, #4]
	//current_l_ = INA260_read(0x01, CURRENT_VOLTAGE_SENSOR_ADRESS_LEFT) * 0.00125;
	//current_r_ = INA260_read(0x01, CURRENT_VOLTAGE_SENSOR_ADRESS_RIGHT) * 0.00125;
	buttery_voltage_ = INA260_read(0x02, CURRENT_VOLTAGE_SENSOR_ADRESS_LEFT) * 0.00125;
 8003488:	2188      	movs	r1, #136	; 0x88
 800348a:	2002      	movs	r0, #2
 800348c:	f7fe fc20 	bl	8001cd0 <INA260_read>
 8003490:	4603      	mov	r3, r0
 8003492:	4618      	mov	r0, r3
 8003494:	f7fd f85e 	bl	8000554 <__aeabi_i2d>
 8003498:	a30c      	add	r3, pc, #48	; (adr r3, 80034cc <_ZN11PowerSensor12updateValuesEv+0x4c>)
 800349a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800349e:	f7fd f8c3 	bl	8000628 <__aeabi_dmul>
 80034a2:	4603      	mov	r3, r0
 80034a4:	460c      	mov	r4, r1
 80034a6:	4618      	mov	r0, r3
 80034a8:	4621      	mov	r1, r4
 80034aa:	f7fd fbb5 	bl	8000c18 <__aeabi_d2f>
 80034ae:	4602      	mov	r2, r0
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	609a      	str	r2, [r3, #8]

	monitor_voltage = buttery_voltage_;
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	689b      	ldr	r3, [r3, #8]
 80034b8:	4a03      	ldr	r2, [pc, #12]	; (80034c8 <_ZN11PowerSensor12updateValuesEv+0x48>)
 80034ba:	6013      	str	r3, [r2, #0]
}
 80034bc:	bf00      	nop
 80034be:	370c      	adds	r7, #12
 80034c0:	46bd      	mov	sp, r7
 80034c2:	bd90      	pop	{r4, r7, pc}
 80034c4:	f3af 8000 	nop.w
 80034c8:	20000270 	.word	0x20000270
 80034cc:	47ae147b 	.word	0x47ae147b
 80034d0:	3f547ae1 	.word	0x3f547ae1

080034d4 <_ZN11PowerSensor17getButteryVoltageEv>:
	left = current_l_;
	right = current_r_;
}

float PowerSensor::getButteryVoltage()
{
 80034d4:	b480      	push	{r7}
 80034d6:	b083      	sub	sp, #12
 80034d8:	af00      	add	r7, sp, #0
 80034da:	6078      	str	r0, [r7, #4]
	return buttery_voltage_;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	689b      	ldr	r3, [r3, #8]
 80034e0:	ee07 3a90 	vmov	s15, r3

}
 80034e4:	eeb0 0a67 	vmov.f32	s0, s15
 80034e8:	370c      	adds	r7, #12
 80034ea:	46bd      	mov	sp, r7
 80034ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f0:	4770      	bx	lr
 80034f2:	0000      	movs	r0, r0
 80034f4:	0000      	movs	r0, r0
	...

080034f8 <_ZN11PowerSensor12butteryCheckEv>:

bool PowerSensor::butteryCheck()
{
 80034f8:	b580      	push	{r7, lr}
 80034fa:	b084      	sub	sp, #16
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	6078      	str	r0, [r7, #4]
	static uint16_t cnt;
	bool ret = false;
 8003500:	2300      	movs	r3, #0
 8003502:	73fb      	strb	r3, [r7, #15]

	if(buttery_voltage_ < LOW_VOLTAGE_THRESHOLD) cnt++;
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	689b      	ldr	r3, [r3, #8]
 8003508:	4618      	mov	r0, r3
 800350a:	f7fd f835 	bl	8000578 <__aeabi_f2d>
 800350e:	a311      	add	r3, pc, #68	; (adr r3, 8003554 <_ZN11PowerSensor12butteryCheckEv+0x5c>)
 8003510:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003514:	f7fd fafa 	bl	8000b0c <__aeabi_dcmplt>
 8003518:	4603      	mov	r3, r0
 800351a:	2b00      	cmp	r3, #0
 800351c:	d006      	beq.n	800352c <_ZN11PowerSensor12butteryCheckEv+0x34>
 800351e:	4b0c      	ldr	r3, [pc, #48]	; (8003550 <_ZN11PowerSensor12butteryCheckEv+0x58>)
 8003520:	881b      	ldrh	r3, [r3, #0]
 8003522:	3301      	adds	r3, #1
 8003524:	b29a      	uxth	r2, r3
 8003526:	4b0a      	ldr	r3, [pc, #40]	; (8003550 <_ZN11PowerSensor12butteryCheckEv+0x58>)
 8003528:	801a      	strh	r2, [r3, #0]
 800352a:	e002      	b.n	8003532 <_ZN11PowerSensor12butteryCheckEv+0x3a>
	else cnt = 0;
 800352c:	4b08      	ldr	r3, [pc, #32]	; (8003550 <_ZN11PowerSensor12butteryCheckEv+0x58>)
 800352e:	2200      	movs	r2, #0
 8003530:	801a      	strh	r2, [r3, #0]

	if(cnt >= 1) {
 8003532:	4b07      	ldr	r3, [pc, #28]	; (8003550 <_ZN11PowerSensor12butteryCheckEv+0x58>)
 8003534:	881b      	ldrh	r3, [r3, #0]
 8003536:	2b00      	cmp	r3, #0
 8003538:	d004      	beq.n	8003544 <_ZN11PowerSensor12butteryCheckEv+0x4c>
		ret = true;
 800353a:	2301      	movs	r3, #1
 800353c:	73fb      	strb	r3, [r7, #15]
		cnt = 1;
 800353e:	4b04      	ldr	r3, [pc, #16]	; (8003550 <_ZN11PowerSensor12butteryCheckEv+0x58>)
 8003540:	2201      	movs	r2, #1
 8003542:	801a      	strh	r2, [r3, #0]
	}

	return ret;
 8003544:	7bfb      	ldrb	r3, [r7, #15]
}
 8003546:	4618      	mov	r0, r3
 8003548:	3710      	adds	r7, #16
 800354a:	46bd      	mov	sp, r7
 800354c:	bd80      	pop	{r7, pc}
 800354e:	bf00      	nop
 8003550:	20000274 	.word	0x20000274
 8003554:	9999999a 	.word	0x9999999a
 8003558:	401d9999 	.word	0x401d9999

0800355c <_ZN12RotarySwitch8getValueEv>:

#include "RotarySwitch.hpp"


uint16_t RotarySwitch::getValue()
{
 800355c:	b580      	push	{r7, lr}
 800355e:	b084      	sub	sp, #16
 8003560:	af00      	add	r7, sp, #0
 8003562:	6078      	str	r0, [r7, #4]
	uint16_t ret_value = 0;
 8003564:	2300      	movs	r3, #0
 8003566:	81fb      	strh	r3, [r7, #14]

	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_1))	ret_value |= 0x01;
 8003568:	2102      	movs	r1, #2
 800356a:	4822      	ldr	r0, [pc, #136]	; (80035f4 <_ZN12RotarySwitch8getValueEv+0x98>)
 800356c:	f005 f80e 	bl	800858c <HAL_GPIO_ReadPin>
 8003570:	4603      	mov	r3, r0
 8003572:	2b00      	cmp	r3, #0
 8003574:	bf0c      	ite	eq
 8003576:	2301      	moveq	r3, #1
 8003578:	2300      	movne	r3, #0
 800357a:	b2db      	uxtb	r3, r3
 800357c:	2b00      	cmp	r3, #0
 800357e:	d003      	beq.n	8003588 <_ZN12RotarySwitch8getValueEv+0x2c>
 8003580:	89fb      	ldrh	r3, [r7, #14]
 8003582:	f043 0301 	orr.w	r3, r3, #1
 8003586:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_3))	ret_value |= 0x02;
 8003588:	2108      	movs	r1, #8
 800358a:	481a      	ldr	r0, [pc, #104]	; (80035f4 <_ZN12RotarySwitch8getValueEv+0x98>)
 800358c:	f004 fffe 	bl	800858c <HAL_GPIO_ReadPin>
 8003590:	4603      	mov	r3, r0
 8003592:	2b00      	cmp	r3, #0
 8003594:	bf0c      	ite	eq
 8003596:	2301      	moveq	r3, #1
 8003598:	2300      	movne	r3, #0
 800359a:	b2db      	uxtb	r3, r3
 800359c:	2b00      	cmp	r3, #0
 800359e:	d003      	beq.n	80035a8 <_ZN12RotarySwitch8getValueEv+0x4c>
 80035a0:	89fb      	ldrh	r3, [r7, #14]
 80035a2:	f043 0302 	orr.w	r3, r3, #2
 80035a6:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_4))	ret_value |= 0x04;
 80035a8:	2110      	movs	r1, #16
 80035aa:	4812      	ldr	r0, [pc, #72]	; (80035f4 <_ZN12RotarySwitch8getValueEv+0x98>)
 80035ac:	f004 ffee 	bl	800858c <HAL_GPIO_ReadPin>
 80035b0:	4603      	mov	r3, r0
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	bf0c      	ite	eq
 80035b6:	2301      	moveq	r3, #1
 80035b8:	2300      	movne	r3, #0
 80035ba:	b2db      	uxtb	r3, r3
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d003      	beq.n	80035c8 <_ZN12RotarySwitch8getValueEv+0x6c>
 80035c0:	89fb      	ldrh	r3, [r7, #14]
 80035c2:	f043 0304 	orr.w	r3, r3, #4
 80035c6:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_7))	ret_value |= 0x08;
 80035c8:	2180      	movs	r1, #128	; 0x80
 80035ca:	480a      	ldr	r0, [pc, #40]	; (80035f4 <_ZN12RotarySwitch8getValueEv+0x98>)
 80035cc:	f004 ffde 	bl	800858c <HAL_GPIO_ReadPin>
 80035d0:	4603      	mov	r3, r0
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	bf0c      	ite	eq
 80035d6:	2301      	moveq	r3, #1
 80035d8:	2300      	movne	r3, #0
 80035da:	b2db      	uxtb	r3, r3
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d003      	beq.n	80035e8 <_ZN12RotarySwitch8getValueEv+0x8c>
 80035e0:	89fb      	ldrh	r3, [r7, #14]
 80035e2:	f043 0308 	orr.w	r3, r3, #8
 80035e6:	81fb      	strh	r3, [r7, #14]

	return ret_value;
 80035e8:	89fb      	ldrh	r3, [r7, #14]

}
 80035ea:	4618      	mov	r0, r3
 80035ec:	3710      	adds	r7, #16
 80035ee:	46bd      	mov	sp, r7
 80035f0:	bd80      	pop	{r7, pc}
 80035f2:	bf00      	nop
 80035f4:	40020c00 	.word	0x40020c00

080035f8 <_ZN10SideSensorC1Ev>:
 *      Author: under
 */

#include "SideSensor.hpp"

SideSensor::SideSensor()
 80035f8:	b480      	push	{r7}
 80035fa:	b083      	sub	sp, #12
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	6078      	str	r0, [r7, #4]
{

}
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	4618      	mov	r0, r3
 8003604:	370c      	adds	r7, #12
 8003606:	46bd      	mov	sp, r7
 8003608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800360c:	4770      	bx	lr
	...

08003610 <_ZN10SideSensor12updateStatusEt>:


void SideSensor::updateStatus(uint16_t gpio_pin)
{
 8003610:	b480      	push	{r7}
 8003612:	b083      	sub	sp, #12
 8003614:	af00      	add	r7, sp, #0
 8003616:	6078      	str	r0, [r7, #4]
 8003618:	460b      	mov	r3, r1
 800361a:	807b      	strh	r3, [r7, #2]
	static bool white_flag1 = false;
	static bool white_flag2 = false;

	if (gpio_pin == GPIO_PIN_2 && white_flag1 == false){
 800361c:	887b      	ldrh	r3, [r7, #2]
 800361e:	2b04      	cmp	r3, #4
 8003620:	d111      	bne.n	8003646 <_ZN10SideSensor12updateStatusEt+0x36>
 8003622:	4b28      	ldr	r3, [pc, #160]	; (80036c4 <_ZN10SideSensor12updateStatusEt+0xb4>)
 8003624:	781b      	ldrb	r3, [r3, #0]
 8003626:	f083 0301 	eor.w	r3, r3, #1
 800362a:	b2db      	uxtb	r3, r3
 800362c:	2b00      	cmp	r3, #0
 800362e:	d00a      	beq.n	8003646 <_ZN10SideSensor12updateStatusEt+0x36>
		status_ |= 0x01;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	881b      	ldrh	r3, [r3, #0]
 8003634:	f043 0301 	orr.w	r3, r3, #1
 8003638:	b29a      	uxth	r2, r3
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	801a      	strh	r2, [r3, #0]
		white_flag1 = true;
 800363e:	4b21      	ldr	r3, [pc, #132]	; (80036c4 <_ZN10SideSensor12updateStatusEt+0xb4>)
 8003640:	2201      	movs	r2, #1
 8003642:	701a      	strb	r2, [r3, #0]
 8003644:	e010      	b.n	8003668 <_ZN10SideSensor12updateStatusEt+0x58>
	}
	else if(gpio_pin == GPIO_PIN_2 && white_flag1 == true){
 8003646:	887b      	ldrh	r3, [r7, #2]
 8003648:	2b04      	cmp	r3, #4
 800364a:	d10d      	bne.n	8003668 <_ZN10SideSensor12updateStatusEt+0x58>
 800364c:	4b1d      	ldr	r3, [pc, #116]	; (80036c4 <_ZN10SideSensor12updateStatusEt+0xb4>)
 800364e:	781b      	ldrb	r3, [r3, #0]
 8003650:	2b00      	cmp	r3, #0
 8003652:	d009      	beq.n	8003668 <_ZN10SideSensor12updateStatusEt+0x58>
		status_ ^= 0x01;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	881b      	ldrh	r3, [r3, #0]
 8003658:	f083 0301 	eor.w	r3, r3, #1
 800365c:	b29a      	uxth	r2, r3
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	801a      	strh	r2, [r3, #0]
		white_flag1 = false;
 8003662:	4b18      	ldr	r3, [pc, #96]	; (80036c4 <_ZN10SideSensor12updateStatusEt+0xb4>)
 8003664:	2200      	movs	r2, #0
 8003666:	701a      	strb	r2, [r3, #0]

	}

	if (gpio_pin == GPIO_PIN_8 && white_flag2 == false){
 8003668:	887b      	ldrh	r3, [r7, #2]
 800366a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800366e:	d111      	bne.n	8003694 <_ZN10SideSensor12updateStatusEt+0x84>
 8003670:	4b15      	ldr	r3, [pc, #84]	; (80036c8 <_ZN10SideSensor12updateStatusEt+0xb8>)
 8003672:	781b      	ldrb	r3, [r3, #0]
 8003674:	f083 0301 	eor.w	r3, r3, #1
 8003678:	b2db      	uxtb	r3, r3
 800367a:	2b00      	cmp	r3, #0
 800367c:	d00a      	beq.n	8003694 <_ZN10SideSensor12updateStatusEt+0x84>
		status_ |= 0x02;
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	881b      	ldrh	r3, [r3, #0]
 8003682:	f043 0302 	orr.w	r3, r3, #2
 8003686:	b29a      	uxth	r2, r3
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	801a      	strh	r2, [r3, #0]
		white_flag2 = true;
 800368c:	4b0e      	ldr	r3, [pc, #56]	; (80036c8 <_ZN10SideSensor12updateStatusEt+0xb8>)
 800368e:	2201      	movs	r2, #1
 8003690:	701a      	strb	r2, [r3, #0]
	else if(gpio_pin == GPIO_PIN_8 && white_flag2 == true){
		status_ ^= 0x02;
		white_flag2 = false;
	}

}
 8003692:	e011      	b.n	80036b8 <_ZN10SideSensor12updateStatusEt+0xa8>
	else if(gpio_pin == GPIO_PIN_8 && white_flag2 == true){
 8003694:	887b      	ldrh	r3, [r7, #2]
 8003696:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800369a:	d10d      	bne.n	80036b8 <_ZN10SideSensor12updateStatusEt+0xa8>
 800369c:	4b0a      	ldr	r3, [pc, #40]	; (80036c8 <_ZN10SideSensor12updateStatusEt+0xb8>)
 800369e:	781b      	ldrb	r3, [r3, #0]
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d009      	beq.n	80036b8 <_ZN10SideSensor12updateStatusEt+0xa8>
		status_ ^= 0x02;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	881b      	ldrh	r3, [r3, #0]
 80036a8:	f083 0302 	eor.w	r3, r3, #2
 80036ac:	b29a      	uxth	r2, r3
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	801a      	strh	r2, [r3, #0]
		white_flag2 = false;
 80036b2:	4b05      	ldr	r3, [pc, #20]	; (80036c8 <_ZN10SideSensor12updateStatusEt+0xb8>)
 80036b4:	2200      	movs	r2, #0
 80036b6:	701a      	strb	r2, [r3, #0]
}
 80036b8:	bf00      	nop
 80036ba:	370c      	adds	r7, #12
 80036bc:	46bd      	mov	sp, r7
 80036be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c2:	4770      	bx	lr
 80036c4:	20000276 	.word	0x20000276
 80036c8:	20000277 	.word	0x20000277

080036cc <_ZN20SystemIdentificationC1EP6LoggerP5Motor>:

#include "SystemIdentification.hpp"

float mon_msig;

SystemIdentification::SystemIdentification(Logger *logger, Motor *motor) : msigArrayIdx_(0), inputVal_(0), processing_flag_(false)
 80036cc:	b580      	push	{r7, lr}
 80036ce:	b084      	sub	sp, #16
 80036d0:	af00      	add	r7, sp, #0
 80036d2:	60f8      	str	r0, [r7, #12]
 80036d4:	60b9      	str	r1, [r7, #8]
 80036d6:	607a      	str	r2, [r7, #4]
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	4a10      	ldr	r2, [pc, #64]	; (800371c <_ZN20SystemIdentificationC1EP6LoggerP5Motor+0x50>)
 80036dc:	3308      	adds	r3, #8
 80036de:	4611      	mov	r1, r2
 80036e0:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80036e4:	4618      	mov	r0, r3
 80036e6:	f00f fa5f 	bl	8012ba8 <memcpy>
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	2200      	movs	r2, #0
 80036ee:	f8a3 21fc 	strh.w	r2, [r3, #508]	; 0x1fc
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	f04f 0200 	mov.w	r2, #0
 80036f8:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	2200      	movs	r2, #0
 8003700:	f883 2208 	strb.w	r2, [r3, #520]	; 0x208
{
	logger_ = logger;
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	68ba      	ldr	r2, [r7, #8]
 8003708:	601a      	str	r2, [r3, #0]
	motor_ = motor;
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	687a      	ldr	r2, [r7, #4]
 800370e:	605a      	str	r2, [r3, #4]
	//msigItr_ = msigArray_.begin();
}
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	4618      	mov	r0, r3
 8003714:	3710      	adds	r7, #16
 8003716:	46bd      	mov	sp, r7
 8003718:	bd80      	pop	{r7, pc}
 800371a:	bf00      	nop
 800371c:	08017b60 	.word	0x08017b60

08003720 <_ZN20SystemIdentification13inOutputStoreEf>:
{

}

void SystemIdentification::inOutputStore(float output)
{
 8003720:	b580      	push	{r7, lr}
 8003722:	b082      	sub	sp, #8
 8003724:	af00      	add	r7, sp, #0
 8003726:	6078      	str	r0, [r7, #4]
 8003728:	ed87 0a00 	vstr	s0, [r7]
	if(processing_flag_ == true){
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 8003732:	2b00      	cmp	r3, #0
 8003734:	d010      	beq.n	8003758 <_ZN20SystemIdentification13inOutputStoreEf+0x38>
		logger_->storeLog(output);
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	ed97 0a00 	vldr	s0, [r7]
 800373e:	4618      	mov	r0, r3
 8003740:	f7ff fa92 	bl	8002c68 <_ZN6Logger8storeLogEf>
		logger_->storeLog2(inputVal_);
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681a      	ldr	r2, [r3, #0]
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	edd3 7a80 	vldr	s15, [r3, #512]	; 0x200
 800374e:	eeb0 0a67 	vmov.f32	s0, s15
 8003752:	4610      	mov	r0, r2
 8003754:	f7ff fabf 	bl	8002cd6 <_ZN6Logger9storeLog2Ef>
	}

}
 8003758:	bf00      	nop
 800375a:	3708      	adds	r7, #8
 800375c:	46bd      	mov	sp, r7
 800375e:	bd80      	pop	{r7, pc}

08003760 <_ZN20SystemIdentification12inOutputSaveEv>:

void SystemIdentification::inOutputSave()
{
 8003760:	b580      	push	{r7, lr}
 8003762:	b082      	sub	sp, #8
 8003764:	af00      	add	r7, sp, #0
 8003766:	6078      	str	r0, [r7, #4]
	logger_->saveLogs("sysident", "MSIGRES.txt");
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	4a07      	ldr	r2, [pc, #28]	; (800378c <_ZN20SystemIdentification12inOutputSaveEv+0x2c>)
 800376e:	4908      	ldr	r1, [pc, #32]	; (8003790 <_ZN20SystemIdentification12inOutputSaveEv+0x30>)
 8003770:	4618      	mov	r0, r3
 8003772:	f7ff faea 	bl	8002d4a <_ZN6Logger8saveLogsEPKcS1_>
	logger_->saveLogs2("sysident", "INPUT.txt");
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	4a06      	ldr	r2, [pc, #24]	; (8003794 <_ZN20SystemIdentification12inOutputSaveEv+0x34>)
 800377c:	4904      	ldr	r1, [pc, #16]	; (8003790 <_ZN20SystemIdentification12inOutputSaveEv+0x30>)
 800377e:	4618      	mov	r0, r3
 8003780:	f7ff faf7 	bl	8002d72 <_ZN6Logger9saveLogs2EPKcS1_>
}
 8003784:	bf00      	nop
 8003786:	3708      	adds	r7, #8
 8003788:	46bd      	mov	sp, r7
 800378a:	bd80      	pop	{r7, pc}
 800378c:	08017d54 	.word	0x08017d54
 8003790:	08017d60 	.word	0x08017d60
 8003794:	08017d6c 	.word	0x08017d6c

08003798 <_ZN20SystemIdentification10updateMsigEv>:

void SystemIdentification::updateMsig()
{
 8003798:	b5f0      	push	{r4, r5, r6, r7, lr}
 800379a:	b083      	sub	sp, #12
 800379c:	af00      	add	r7, sp, #0
 800379e:	6078      	str	r0, [r7, #4]
	if(processing_flag_ == true){
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d046      	beq.n	8003838 <_ZN20SystemIdentification10updateMsigEv+0xa0>
		inputVal_ = inputRatio_ * msigArray_[msigArrayIdx_];
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	ed93 7a81 	vldr	s14, [r3, #516]	; 0x204
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	f8b3 31fc 	ldrh.w	r3, [r3, #508]	; 0x1fc
 80037b6:	461a      	mov	r2, r3
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	3204      	adds	r2, #4
 80037bc:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 80037c0:	ee07 3a90 	vmov	s15, r3
 80037c4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80037c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	edc3 7a80 	vstr	s15, [r3, #512]	; 0x200
		msigArrayIdx_++;
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	f8b3 31fc 	ldrh.w	r3, [r3, #508]	; 0x1fc
 80037d8:	3301      	adds	r3, #1
 80037da:	b29a      	uxth	r2, r3
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	f8a3 21fc 	strh.w	r2, [r3, #508]	; 0x1fc
		mon_msig = inputVal_;
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80037e8:	4a15      	ldr	r2, [pc, #84]	; (8003840 <_ZN20SystemIdentification10updateMsigEv+0xa8>)
 80037ea:	6013      	str	r3, [r2, #0]

		if(msigArrayIdx_ >= MSIG_SIZE) msigArrayIdx_ = MSIG_SIZE;
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	f8b3 31fc 	ldrh.w	r3, [r3, #508]	; 0x1fc
 80037f2:	2bf9      	cmp	r3, #249	; 0xf9
 80037f4:	d903      	bls.n	80037fe <_ZN20SystemIdentification10updateMsigEv+0x66>
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	22fa      	movs	r2, #250	; 0xfa
 80037fa:	f8a3 21fc 	strh.w	r2, [r3, #508]	; 0x1fc

		motor_->setRatio(inputVal_, -inputVal_);
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	685c      	ldr	r4, [r3, #4]
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003808:	4618      	mov	r0, r3
 800380a:	f7fc feb5 	bl	8000578 <__aeabi_f2d>
 800380e:	4605      	mov	r5, r0
 8003810:	460e      	mov	r6, r1
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	edd3 7a80 	vldr	s15, [r3, #512]	; 0x200
 8003818:	eef1 7a67 	vneg.f32	s15, s15
 800381c:	ee17 3a90 	vmov	r3, s15
 8003820:	4618      	mov	r0, r3
 8003822:	f7fc fea9 	bl	8000578 <__aeabi_f2d>
 8003826:	4602      	mov	r2, r0
 8003828:	460b      	mov	r3, r1
 800382a:	ec43 2b11 	vmov	d1, r2, r3
 800382e:	ec46 5b10 	vmov	d0, r5, r6
 8003832:	4620      	mov	r0, r4
 8003834:	f7ff fb68 	bl	8002f08 <_ZN5Motor8setRatioEdd>

	}

}
 8003838:	bf00      	nop
 800383a:	370c      	adds	r7, #12
 800383c:	46bd      	mov	sp, r7
 800383e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003840:	20000278 	.word	0x20000278

08003844 <_ZN20SystemIdentification13setInputRatioEf>:
void SystemIdentification::setInputRatio(float ratio)
{
 8003844:	b480      	push	{r7}
 8003846:	b083      	sub	sp, #12
 8003848:	af00      	add	r7, sp, #0
 800384a:	6078      	str	r0, [r7, #4]
 800384c:	ed87 0a00 	vstr	s0, [r7]
	inputRatio_ = ratio;
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	683a      	ldr	r2, [r7, #0]
 8003854:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
}
 8003858:	bf00      	nop
 800385a:	370c      	adds	r7, #12
 800385c:	46bd      	mov	sp, r7
 800385e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003862:	4770      	bx	lr

08003864 <_ZN20SystemIdentification5startEv>:

void SystemIdentification::start()
{
 8003864:	b580      	push	{r7, lr}
 8003866:	b082      	sub	sp, #8
 8003868:	af00      	add	r7, sp, #0
 800386a:	6078      	str	r0, [r7, #4]
	//logger_->resetLogs();
	logger_->start();
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	4618      	mov	r0, r3
 8003872:	f7ff fab7 	bl	8002de4 <_ZN6Logger5startEv>
	processing_flag_ = true;
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	2201      	movs	r2, #1
 800387a:	f883 2208 	strb.w	r2, [r3, #520]	; 0x208
}
 800387e:	bf00      	nop
 8003880:	3708      	adds	r7, #8
 8003882:	46bd      	mov	sp, r7
 8003884:	bd80      	pop	{r7, pc}
	...

08003888 <_ZN20SystemIdentification4stopEv>:

void SystemIdentification::stop()
{
 8003888:	b580      	push	{r7, lr}
 800388a:	b082      	sub	sp, #8
 800388c:	af00      	add	r7, sp, #0
 800388e:	6078      	str	r0, [r7, #4]
	logger_->stop();
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	4618      	mov	r0, r3
 8003896:	f7ff fab4 	bl	8002e02 <_ZN6Logger4stopEv>
	processing_flag_ = false;
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	2200      	movs	r2, #0
 800389e:	f883 2208 	strb.w	r2, [r3, #520]	; 0x208
	msigArrayIdx_ = 0;
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	2200      	movs	r2, #0
 80038a6:	f8a3 21fc 	strh.w	r2, [r3, #508]	; 0x1fc
	motor_->setRatio(0, 0);
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	685b      	ldr	r3, [r3, #4]
 80038ae:	ed9f 1b06 	vldr	d1, [pc, #24]	; 80038c8 <_ZN20SystemIdentification4stopEv+0x40>
 80038b2:	ed9f 0b05 	vldr	d0, [pc, #20]	; 80038c8 <_ZN20SystemIdentification4stopEv+0x40>
 80038b6:	4618      	mov	r0, r3
 80038b8:	f7ff fb26 	bl	8002f08 <_ZN5Motor8setRatioEdd>
}
 80038bc:	bf00      	nop
 80038be:	3708      	adds	r7, #8
 80038c0:	46bd      	mov	sp, r7
 80038c2:	bd80      	pop	{r7, pc}
 80038c4:	f3af 8000 	nop.w
	...

080038d0 <_ZN12VelocityCtrlC1EP5MotorP7EncoderP3IMU>:

#include "VelocityCtrl.hpp"
//#include "ICM_20648.h"
#include <stdio.h>

VelocityCtrl::VelocityCtrl(Motor *motor, Encoder *encoder, IMU *imu) :
 80038d0:	b480      	push	{r7}
 80038d2:	b085      	sub	sp, #20
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	60f8      	str	r0, [r7, #12]
 80038d8:	60b9      	str	r1, [r7, #8]
 80038da:	607a      	str	r2, [r7, #4]
 80038dc:	603b      	str	r3, [r7, #0]
target_velocity_(0), target_omega_(0), current_velocity_(0), current_omega_(0), v_kp_(0), v_kd_(0), v_ki_(0),
	o_kp_(0), o_kd_(0), o_ki_(0), excution_flag_(false)
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	f04f 0200 	mov.w	r2, #0
 80038e4:	601a      	str	r2, [r3, #0]
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	f04f 0200 	mov.w	r2, #0
 80038ec:	605a      	str	r2, [r3, #4]
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	f04f 0200 	mov.w	r2, #0
 80038f4:	609a      	str	r2, [r3, #8]
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	f04f 0200 	mov.w	r2, #0
 80038fc:	60da      	str	r2, [r3, #12]
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	f04f 0200 	mov.w	r2, #0
 8003904:	611a      	str	r2, [r3, #16]
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	f04f 0200 	mov.w	r2, #0
 800390c:	615a      	str	r2, [r3, #20]
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	f04f 0200 	mov.w	r2, #0
 8003914:	619a      	str	r2, [r3, #24]
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	f04f 0200 	mov.w	r2, #0
 800391c:	61da      	str	r2, [r3, #28]
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	f04f 0200 	mov.w	r2, #0
 8003924:	621a      	str	r2, [r3, #32]
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	f04f 0200 	mov.w	r2, #0
 800392c:	625a      	str	r2, [r3, #36]	; 0x24
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	2200      	movs	r2, #0
 8003932:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
{
	motor_ = motor;
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	68ba      	ldr	r2, [r7, #8]
 800393a:	62da      	str	r2, [r3, #44]	; 0x2c
	encoder_ = encoder;
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	687a      	ldr	r2, [r7, #4]
 8003940:	631a      	str	r2, [r3, #48]	; 0x30
	imu_ = imu;
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	683a      	ldr	r2, [r7, #0]
 8003946:	635a      	str	r2, [r3, #52]	; 0x34

}
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	4618      	mov	r0, r3
 800394c:	3714      	adds	r7, #20
 800394e:	46bd      	mov	sp, r7
 8003950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003954:	4770      	bx	lr
	...

08003958 <_ZN12VelocityCtrl12calcVelocityEv>:

// ---------private ---------//

float VelocityCtrl::calcVelocity()
{
 8003958:	b590      	push	{r4, r7, lr}
 800395a:	b087      	sub	sp, #28
 800395c:	af00      	add	r7, sp, #0
 800395e:	6078      	str	r0, [r7, #4]
	float enc_l, enc_r;
	encoder_->getCnt(enc_l, enc_r);
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003964:	f107 020c 	add.w	r2, r7, #12
 8003968:	f107 0110 	add.w	r1, r7, #16
 800396c:	4618      	mov	r0, r3
 800396e:	f7fd fd21 	bl	80013b4 <_ZN7Encoder6getCntERfS0_>
	float enc_cnt = (enc_l + enc_r) / 2;
 8003972:	ed97 7a04 	vldr	s14, [r7, #16]
 8003976:	edd7 7a03 	vldr	s15, [r7, #12]
 800397a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800397e:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8003982:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003986:	edc7 7a05 	vstr	s15, [r7, #20]

	current_velocity_ = VELOCITY_PER_CNT * enc_cnt;
 800398a:	6978      	ldr	r0, [r7, #20]
 800398c:	f7fc fdf4 	bl	8000578 <__aeabi_f2d>
 8003990:	a30b      	add	r3, pc, #44	; (adr r3, 80039c0 <_ZN12VelocityCtrl12calcVelocityEv+0x68>)
 8003992:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003996:	f7fc fe47 	bl	8000628 <__aeabi_dmul>
 800399a:	4603      	mov	r3, r0
 800399c:	460c      	mov	r4, r1
 800399e:	4618      	mov	r0, r3
 80039a0:	4621      	mov	r1, r4
 80039a2:	f7fd f939 	bl	8000c18 <__aeabi_d2f>
 80039a6:	4602      	mov	r2, r0
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	609a      	str	r2, [r3, #8]

	return current_velocity_;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	689b      	ldr	r3, [r3, #8]
 80039b0:	ee07 3a90 	vmov	s15, r3
}
 80039b4:	eeb0 0a67 	vmov.f32	s0, s15
 80039b8:	371c      	adds	r7, #28
 80039ba:	46bd      	mov	sp, r7
 80039bc:	bd90      	pop	{r4, r7, pc}
 80039be:	bf00      	nop
 80039c0:	1ab1d998 	.word	0x1ab1d998
 80039c4:	3f7830b5 	.word	0x3f7830b5

080039c8 <_ZN12VelocityCtrl3pidEv>:
	return current_omega_;
}
*/

void VelocityCtrl::pid()
{
 80039c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80039ca:	ed2d 8b02 	vpush	{d8}
 80039ce:	b08d      	sub	sp, #52	; 0x34
 80039d0:	af00      	add	r7, sp, #0
 80039d2:	6078      	str	r0, [r7, #4]
	float static v_pre_diff, o_pre_diff;
	float v_diff = target_velocity_ - current_velocity_;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	ed93 7a00 	vldr	s14, [r3]
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	edd3 7a02 	vldr	s15, [r3, #8]
 80039e0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80039e4:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
	float o_diff = target_omega_- imu_->getOmega();
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	ed93 8a01 	vldr	s16, [r3, #4]
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80039f2:	4618      	mov	r0, r3
 80039f4:	f7fe f87c 	bl	8001af0 <_ZN3IMU8getOmegaEv>
 80039f8:	eef0 7a40 	vmov.f32	s15, s0
 80039fc:	ee78 7a67 	vsub.f32	s15, s16, s15
 8003a00:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28

	float v_p, v_d, o_p, o_d;
	static float v_i, o_i;

	v_p = v_kp_ * v_diff;
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	edd3 7a04 	vldr	s15, [r3, #16]
 8003a0a:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8003a0e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a12:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	v_i += v_ki_ * v_diff * DELTA_T;
 8003a16:	4b76      	ldr	r3, [pc, #472]	; (8003bf0 <_ZN12VelocityCtrl3pidEv+0x228>)
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	4618      	mov	r0, r3
 8003a1c:	f7fc fdac 	bl	8000578 <__aeabi_f2d>
 8003a20:	4604      	mov	r4, r0
 8003a22:	460d      	mov	r5, r1
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	ed93 7a06 	vldr	s14, [r3, #24]
 8003a2a:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8003a2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a32:	ee17 0a90 	vmov	r0, s15
 8003a36:	f7fc fd9f 	bl	8000578 <__aeabi_f2d>
 8003a3a:	a36b      	add	r3, pc, #428	; (adr r3, 8003be8 <_ZN12VelocityCtrl3pidEv+0x220>)
 8003a3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a40:	f7fc fdf2 	bl	8000628 <__aeabi_dmul>
 8003a44:	4602      	mov	r2, r0
 8003a46:	460b      	mov	r3, r1
 8003a48:	4620      	mov	r0, r4
 8003a4a:	4629      	mov	r1, r5
 8003a4c:	f7fc fc36 	bl	80002bc <__adddf3>
 8003a50:	4603      	mov	r3, r0
 8003a52:	460c      	mov	r4, r1
 8003a54:	4618      	mov	r0, r3
 8003a56:	4621      	mov	r1, r4
 8003a58:	f7fd f8de 	bl	8000c18 <__aeabi_d2f>
 8003a5c:	4602      	mov	r2, r0
 8003a5e:	4b64      	ldr	r3, [pc, #400]	; (8003bf0 <_ZN12VelocityCtrl3pidEv+0x228>)
 8003a60:	601a      	str	r2, [r3, #0]
	v_d = v_kd_ * (v_diff - v_pre_diff) * DELTA_T;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	ed93 7a05 	vldr	s14, [r3, #20]
 8003a68:	4b62      	ldr	r3, [pc, #392]	; (8003bf4 <_ZN12VelocityCtrl3pidEv+0x22c>)
 8003a6a:	edd3 7a00 	vldr	s15, [r3]
 8003a6e:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 8003a72:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8003a76:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a7a:	ee17 0a90 	vmov	r0, s15
 8003a7e:	f7fc fd7b 	bl	8000578 <__aeabi_f2d>
 8003a82:	a359      	add	r3, pc, #356	; (adr r3, 8003be8 <_ZN12VelocityCtrl3pidEv+0x220>)
 8003a84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a88:	f7fc fdce 	bl	8000628 <__aeabi_dmul>
 8003a8c:	4603      	mov	r3, r0
 8003a8e:	460c      	mov	r4, r1
 8003a90:	4618      	mov	r0, r3
 8003a92:	4621      	mov	r1, r4
 8003a94:	f7fd f8c0 	bl	8000c18 <__aeabi_d2f>
 8003a98:	4603      	mov	r3, r0
 8003a9a:	623b      	str	r3, [r7, #32]

	o_p = o_kp_ * o_diff;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	edd3 7a07 	vldr	s15, [r3, #28]
 8003aa2:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8003aa6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003aaa:	edc7 7a07 	vstr	s15, [r7, #28]
	o_i += o_ki_ * o_diff * DELTA_T;
 8003aae:	4b52      	ldr	r3, [pc, #328]	; (8003bf8 <_ZN12VelocityCtrl3pidEv+0x230>)
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	4618      	mov	r0, r3
 8003ab4:	f7fc fd60 	bl	8000578 <__aeabi_f2d>
 8003ab8:	4604      	mov	r4, r0
 8003aba:	460d      	mov	r5, r1
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8003ac2:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8003ac6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003aca:	ee17 0a90 	vmov	r0, s15
 8003ace:	f7fc fd53 	bl	8000578 <__aeabi_f2d>
 8003ad2:	a345      	add	r3, pc, #276	; (adr r3, 8003be8 <_ZN12VelocityCtrl3pidEv+0x220>)
 8003ad4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ad8:	f7fc fda6 	bl	8000628 <__aeabi_dmul>
 8003adc:	4602      	mov	r2, r0
 8003ade:	460b      	mov	r3, r1
 8003ae0:	4620      	mov	r0, r4
 8003ae2:	4629      	mov	r1, r5
 8003ae4:	f7fc fbea 	bl	80002bc <__adddf3>
 8003ae8:	4603      	mov	r3, r0
 8003aea:	460c      	mov	r4, r1
 8003aec:	4618      	mov	r0, r3
 8003aee:	4621      	mov	r1, r4
 8003af0:	f7fd f892 	bl	8000c18 <__aeabi_d2f>
 8003af4:	4602      	mov	r2, r0
 8003af6:	4b40      	ldr	r3, [pc, #256]	; (8003bf8 <_ZN12VelocityCtrl3pidEv+0x230>)
 8003af8:	601a      	str	r2, [r3, #0]
	o_d = o_kd_ * (o_diff - o_pre_diff) * DELTA_T;
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	ed93 7a08 	vldr	s14, [r3, #32]
 8003b00:	4b3e      	ldr	r3, [pc, #248]	; (8003bfc <_ZN12VelocityCtrl3pidEv+0x234>)
 8003b02:	edd3 7a00 	vldr	s15, [r3]
 8003b06:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 8003b0a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8003b0e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003b12:	ee17 0a90 	vmov	r0, s15
 8003b16:	f7fc fd2f 	bl	8000578 <__aeabi_f2d>
 8003b1a:	a333      	add	r3, pc, #204	; (adr r3, 8003be8 <_ZN12VelocityCtrl3pidEv+0x220>)
 8003b1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b20:	f7fc fd82 	bl	8000628 <__aeabi_dmul>
 8003b24:	4603      	mov	r3, r0
 8003b26:	460c      	mov	r4, r1
 8003b28:	4618      	mov	r0, r3
 8003b2a:	4621      	mov	r1, r4
 8003b2c:	f7fd f874 	bl	8000c18 <__aeabi_d2f>
 8003b30:	4603      	mov	r3, r0
 8003b32:	61bb      	str	r3, [r7, #24]

	float v_left_ratio, v_right_ratio, o_left_ratio, o_right_ratio;

	v_left_ratio = v_right_ratio =  v_p + v_d + v_i;
 8003b34:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8003b38:	edd7 7a08 	vldr	s15, [r7, #32]
 8003b3c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003b40:	4b2b      	ldr	r3, [pc, #172]	; (8003bf0 <_ZN12VelocityCtrl3pidEv+0x228>)
 8003b42:	edd3 7a00 	vldr	s15, [r3]
 8003b46:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003b4a:	edc7 7a05 	vstr	s15, [r7, #20]
 8003b4e:	697b      	ldr	r3, [r7, #20]
 8003b50:	613b      	str	r3, [r7, #16]

	o_left_ratio = o_p + o_d + o_i;
 8003b52:	ed97 7a07 	vldr	s14, [r7, #28]
 8003b56:	edd7 7a06 	vldr	s15, [r7, #24]
 8003b5a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003b5e:	4b26      	ldr	r3, [pc, #152]	; (8003bf8 <_ZN12VelocityCtrl3pidEv+0x230>)
 8003b60:	edd3 7a00 	vldr	s15, [r3]
 8003b64:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003b68:	edc7 7a03 	vstr	s15, [r7, #12]
	o_right_ratio = -(o_p + o_d + o_i);
 8003b6c:	ed97 7a07 	vldr	s14, [r7, #28]
 8003b70:	edd7 7a06 	vldr	s15, [r7, #24]
 8003b74:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003b78:	4b1f      	ldr	r3, [pc, #124]	; (8003bf8 <_ZN12VelocityCtrl3pidEv+0x230>)
 8003b7a:	edd3 7a00 	vldr	s15, [r3]
 8003b7e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003b82:	eef1 7a67 	vneg.f32	s15, s15
 8003b86:	edc7 7a02 	vstr	s15, [r7, #8]

	motor_->setRatio(v_left_ratio + o_left_ratio, v_right_ratio + o_right_ratio);
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	6adc      	ldr	r4, [r3, #44]	; 0x2c
 8003b8e:	ed97 7a04 	vldr	s14, [r7, #16]
 8003b92:	edd7 7a03 	vldr	s15, [r7, #12]
 8003b96:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003b9a:	ee17 0a90 	vmov	r0, s15
 8003b9e:	f7fc fceb 	bl	8000578 <__aeabi_f2d>
 8003ba2:	4605      	mov	r5, r0
 8003ba4:	460e      	mov	r6, r1
 8003ba6:	ed97 7a05 	vldr	s14, [r7, #20]
 8003baa:	edd7 7a02 	vldr	s15, [r7, #8]
 8003bae:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003bb2:	ee17 0a90 	vmov	r0, s15
 8003bb6:	f7fc fcdf 	bl	8000578 <__aeabi_f2d>
 8003bba:	4602      	mov	r2, r0
 8003bbc:	460b      	mov	r3, r1
 8003bbe:	ec43 2b11 	vmov	d1, r2, r3
 8003bc2:	ec46 5b10 	vmov	d0, r5, r6
 8003bc6:	4620      	mov	r0, r4
 8003bc8:	f7ff f99e 	bl	8002f08 <_ZN5Motor8setRatioEdd>

	v_pre_diff = v_diff;
 8003bcc:	4a09      	ldr	r2, [pc, #36]	; (8003bf4 <_ZN12VelocityCtrl3pidEv+0x22c>)
 8003bce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003bd0:	6013      	str	r3, [r2, #0]
	o_pre_diff = o_diff;
 8003bd2:	4a0a      	ldr	r2, [pc, #40]	; (8003bfc <_ZN12VelocityCtrl3pidEv+0x234>)
 8003bd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003bd6:	6013      	str	r3, [r2, #0]
}
 8003bd8:	bf00      	nop
 8003bda:	3734      	adds	r7, #52	; 0x34
 8003bdc:	46bd      	mov	sp, r7
 8003bde:	ecbd 8b02 	vpop	{d8}
 8003be2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003be4:	f3af 8000 	nop.w
 8003be8:	d2f1a9fc 	.word	0xd2f1a9fc
 8003bec:	3f50624d 	.word	0x3f50624d
 8003bf0:	20000284 	.word	0x20000284
 8003bf4:	2000027c 	.word	0x2000027c
 8003bf8:	20000288 	.word	0x20000288
 8003bfc:	20000280 	.word	0x20000280

08003c00 <_ZN12VelocityCtrl11setVelocityEff>:
{

}

void VelocityCtrl::setVelocity(float velocity, float omega)
{
 8003c00:	b480      	push	{r7}
 8003c02:	b085      	sub	sp, #20
 8003c04:	af00      	add	r7, sp, #0
 8003c06:	60f8      	str	r0, [r7, #12]
 8003c08:	ed87 0a02 	vstr	s0, [r7, #8]
 8003c0c:	edc7 0a01 	vstr	s1, [r7, #4]
	target_velocity_ = velocity;
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	68ba      	ldr	r2, [r7, #8]
 8003c14:	601a      	str	r2, [r3, #0]
	target_omega_= omega;
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	687a      	ldr	r2, [r7, #4]
 8003c1a:	605a      	str	r2, [r3, #4]
}
 8003c1c:	bf00      	nop
 8003c1e:	3714      	adds	r7, #20
 8003c20:	46bd      	mov	sp, r7
 8003c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c26:	4770      	bx	lr

08003c28 <_ZN12VelocityCtrl15setVelocityGainEfff>:

void VelocityCtrl::setVelocityGain(float kp, float ki, float kd)
{
 8003c28:	b480      	push	{r7}
 8003c2a:	b085      	sub	sp, #20
 8003c2c:	af00      	add	r7, sp, #0
 8003c2e:	60f8      	str	r0, [r7, #12]
 8003c30:	ed87 0a02 	vstr	s0, [r7, #8]
 8003c34:	edc7 0a01 	vstr	s1, [r7, #4]
 8003c38:	ed87 1a00 	vstr	s2, [r7]
	v_kp_ = kp;
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	68ba      	ldr	r2, [r7, #8]
 8003c40:	611a      	str	r2, [r3, #16]
	v_ki_ = ki;
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	687a      	ldr	r2, [r7, #4]
 8003c46:	619a      	str	r2, [r3, #24]
	v_kd_ = kd;
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	683a      	ldr	r2, [r7, #0]
 8003c4c:	615a      	str	r2, [r3, #20]
}
 8003c4e:	bf00      	nop
 8003c50:	3714      	adds	r7, #20
 8003c52:	46bd      	mov	sp, r7
 8003c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c58:	4770      	bx	lr

08003c5a <_ZN12VelocityCtrl12setOmegaGainEfff>:

void VelocityCtrl::setOmegaGain(float kp, float ki, float kd)
{
 8003c5a:	b480      	push	{r7}
 8003c5c:	b085      	sub	sp, #20
 8003c5e:	af00      	add	r7, sp, #0
 8003c60:	60f8      	str	r0, [r7, #12]
 8003c62:	ed87 0a02 	vstr	s0, [r7, #8]
 8003c66:	edc7 0a01 	vstr	s1, [r7, #4]
 8003c6a:	ed87 1a00 	vstr	s2, [r7]
	o_kp_ = kp;
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	68ba      	ldr	r2, [r7, #8]
 8003c72:	61da      	str	r2, [r3, #28]
	o_ki_ = ki;
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	687a      	ldr	r2, [r7, #4]
 8003c78:	625a      	str	r2, [r3, #36]	; 0x24
	o_kd_ = kd;
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	683a      	ldr	r2, [r7, #0]
 8003c7e:	621a      	str	r2, [r3, #32]
}
 8003c80:	bf00      	nop
 8003c82:	3714      	adds	r7, #20
 8003c84:	46bd      	mov	sp, r7
 8003c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c8a:	4770      	bx	lr

08003c8c <_ZN12VelocityCtrl4flipEv>:

void VelocityCtrl::flip()
{
 8003c8c:	b580      	push	{r7, lr}
 8003c8e:	b082      	sub	sp, #8
 8003c90:	af00      	add	r7, sp, #0
 8003c92:	6078      	str	r0, [r7, #4]
    calcVelocity();
 8003c94:	6878      	ldr	r0, [r7, #4]
 8003c96:	f7ff fe5f 	bl	8003958 <_ZN12VelocityCtrl12calcVelocityEv>
	//calcOmega();

	if(excution_flag_ == true){
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d002      	beq.n	8003caa <_ZN12VelocityCtrl4flipEv+0x1e>
		pid();
 8003ca4:	6878      	ldr	r0, [r7, #4]
 8003ca6:	f7ff fe8f 	bl	80039c8 <_ZN12VelocityCtrl3pidEv>
	}


}
 8003caa:	bf00      	nop
 8003cac:	3708      	adds	r7, #8
 8003cae:	46bd      	mov	sp, r7
 8003cb0:	bd80      	pop	{r7, pc}

08003cb2 <_ZN12VelocityCtrl5startEv>:

void VelocityCtrl::start()
{
 8003cb2:	b480      	push	{r7}
 8003cb4:	b083      	sub	sp, #12
 8003cb6:	af00      	add	r7, sp, #0
 8003cb8:	6078      	str	r0, [r7, #4]
	excution_flag_ = true;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	2201      	movs	r2, #1
 8003cbe:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	//calcOmega();
}
 8003cc2:	bf00      	nop
 8003cc4:	370c      	adds	r7, #12
 8003cc6:	46bd      	mov	sp, r7
 8003cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ccc:	4770      	bx	lr
	...

08003cd0 <_ZN12VelocityCtrl4stopEv>:

void VelocityCtrl::stop()
{
 8003cd0:	b580      	push	{r7, lr}
 8003cd2:	b082      	sub	sp, #8
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	6078      	str	r0, [r7, #4]
	excution_flag_ = false;
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	2200      	movs	r2, #0
 8003cdc:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	motor_->setRatio(0, 0);
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ce4:	ed9f 1b06 	vldr	d1, [pc, #24]	; 8003d00 <_ZN12VelocityCtrl4stopEv+0x30>
 8003ce8:	ed9f 0b05 	vldr	d0, [pc, #20]	; 8003d00 <_ZN12VelocityCtrl4stopEv+0x30>
 8003cec:	4618      	mov	r0, r3
 8003cee:	f7ff f90b 	bl	8002f08 <_ZN5Motor8setRatioEdd>

}
 8003cf2:	bf00      	nop
 8003cf4:	3708      	adds	r7, #8
 8003cf6:	46bd      	mov	sp, r7
 8003cf8:	bd80      	pop	{r7, pc}
 8003cfa:	bf00      	nop
 8003cfc:	f3af 8000 	nop.w
	...

08003d08 <_ZN12VelocityCtrl18getCurrentVelocityEv>:

float VelocityCtrl::getCurrentVelocity()
{
 8003d08:	b480      	push	{r7}
 8003d0a:	b083      	sub	sp, #12
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	6078      	str	r0, [r7, #4]
	return current_velocity_;
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	689b      	ldr	r3, [r3, #8]
 8003d14:	ee07 3a90 	vmov	s15, r3
}
 8003d18:	eeb0 0a67 	vmov.f32	s0, s15
 8003d1c:	370c      	adds	r7, #12
 8003d1e:	46bd      	mov	sp, r7
 8003d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d24:	4770      	bx	lr

08003d26 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8003d26:	b480      	push	{r7}
 8003d28:	b083      	sub	sp, #12
 8003d2a:	af00      	add	r7, sp, #0
 8003d2c:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8003d2e:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8003d32:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8003d36:	f003 0301 	and.w	r3, r3, #1
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d013      	beq.n	8003d66 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8003d3e:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8003d42:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8003d46:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d00b      	beq.n	8003d66 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8003d4e:	e000      	b.n	8003d52 <ITM_SendChar+0x2c>
    {
      __NOP();
 8003d50:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8003d52:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d0f9      	beq.n	8003d50 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8003d5c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8003d60:	687a      	ldr	r2, [r7, #4]
 8003d62:	b2d2      	uxtb	r2, r2
 8003d64:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8003d66:	687b      	ldr	r3, [r7, #4]
}
 8003d68:	4618      	mov	r0, r3
 8003d6a:	370c      	adds	r7, #12
 8003d6c:	46bd      	mov	sp, r7
 8003d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d72:	4770      	bx	lr

08003d74 <_write>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */


int _write(int file, char *ptr, int len)
{
 8003d74:	b580      	push	{r7, lr}
 8003d76:	b086      	sub	sp, #24
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	60f8      	str	r0, [r7, #12]
 8003d7c:	60b9      	str	r1, [r7, #8]
 8003d7e:	607a      	str	r2, [r7, #4]
  int DataIdx;
  for(DataIdx=0; DataIdx<len; DataIdx++)
 8003d80:	2300      	movs	r3, #0
 8003d82:	617b      	str	r3, [r7, #20]
 8003d84:	e009      	b.n	8003d9a <_write+0x26>
  {
    ITM_SendChar(*ptr++);
 8003d86:	68bb      	ldr	r3, [r7, #8]
 8003d88:	1c5a      	adds	r2, r3, #1
 8003d8a:	60ba      	str	r2, [r7, #8]
 8003d8c:	781b      	ldrb	r3, [r3, #0]
 8003d8e:	4618      	mov	r0, r3
 8003d90:	f7ff ffc9 	bl	8003d26 <ITM_SendChar>
  for(DataIdx=0; DataIdx<len; DataIdx++)
 8003d94:	697b      	ldr	r3, [r7, #20]
 8003d96:	3301      	adds	r3, #1
 8003d98:	617b      	str	r3, [r7, #20]
 8003d9a:	697a      	ldr	r2, [r7, #20]
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	429a      	cmp	r2, r3
 8003da0:	dbf1      	blt.n	8003d86 <_write+0x12>
  }
  return len;
 8003da2:	687b      	ldr	r3, [r7, #4]
}
 8003da4:	4618      	mov	r0, r3
 8003da6:	3718      	adds	r7, #24
 8003da8:	46bd      	mov	sp, r7
 8003daa:	bd80      	pop	{r7, pc}

08003dac <HAL_GPIO_EXTI_Callback>:


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003dac:	b580      	push	{r7, lr}
 8003dae:	b082      	sub	sp, #8
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	4603      	mov	r3, r0
 8003db4:	80fb      	strh	r3, [r7, #6]
	cppExit(GPIO_Pin);
 8003db6:	88fb      	ldrh	r3, [r7, #6]
 8003db8:	4618      	mov	r0, r3
 8003dba:	f001 ff45 	bl	8005c48 <cppExit>
}
 8003dbe:	bf00      	nop
 8003dc0:	3708      	adds	r7, #8
 8003dc2:	46bd      	mov	sp, r7
 8003dc4:	bd80      	pop	{r7, pc}
	...

08003dc8 <HAL_TIM_PeriodElapsedCallback>:


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003dc8:	b580      	push	{r7, lr}
 8003dca:	b082      	sub	sp, #8
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM6){
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	4a1e      	ldr	r2, [pc, #120]	; (8003e50 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8003dd6:	4293      	cmp	r3, r2
 8003dd8:	d10e      	bne.n	8003df8 <HAL_TIM_PeriodElapsedCallback+0x30>
		cppFlip1ms();
 8003dda:	f001 fea7 	bl	8005b2c <cppFlip1ms>

		tim6_timer++;
 8003dde:	4b1d      	ldr	r3, [pc, #116]	; (8003e54 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	3301      	adds	r3, #1
 8003de4:	4a1b      	ldr	r2, [pc, #108]	; (8003e54 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8003de6:	6013      	str	r3, [r2, #0]
		if(tim6_timer >= 100000) tim6_timer = 0;
 8003de8:	4b1a      	ldr	r3, [pc, #104]	; (8003e54 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	4a1a      	ldr	r2, [pc, #104]	; (8003e58 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8003dee:	4293      	cmp	r3, r2
 8003df0:	d902      	bls.n	8003df8 <HAL_TIM_PeriodElapsedCallback+0x30>
 8003df2:	4b18      	ldr	r3, [pc, #96]	; (8003e54 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8003df4:	2200      	movs	r2, #0
 8003df6:	601a      	str	r2, [r3, #0]
	}

	if(htim->Instance == TIM7){
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	4a17      	ldr	r2, [pc, #92]	; (8003e5c <HAL_TIM_PeriodElapsedCallback+0x94>)
 8003dfe:	4293      	cmp	r3, r2
 8003e00:	d10e      	bne.n	8003e20 <HAL_TIM_PeriodElapsedCallback+0x58>
		cppFlip100ns();
 8003e02:	f001 fef9 	bl	8005bf8 <cppFlip100ns>

		tim7_timer++;
 8003e06:	4b16      	ldr	r3, [pc, #88]	; (8003e60 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	3301      	adds	r3, #1
 8003e0c:	4a14      	ldr	r2, [pc, #80]	; (8003e60 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8003e0e:	6013      	str	r3, [r2, #0]
		if(tim7_timer >= 100000) tim7_timer = 0;
 8003e10:	4b13      	ldr	r3, [pc, #76]	; (8003e60 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	4a10      	ldr	r2, [pc, #64]	; (8003e58 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8003e16:	4293      	cmp	r3, r2
 8003e18:	d902      	bls.n	8003e20 <HAL_TIM_PeriodElapsedCallback+0x58>
 8003e1a:	4b11      	ldr	r3, [pc, #68]	; (8003e60 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8003e1c:	2200      	movs	r2, #0
 8003e1e:	601a      	str	r2, [r3, #0]
	}
	if(htim->Instance == TIM13){
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	4a0f      	ldr	r2, [pc, #60]	; (8003e64 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8003e26:	4293      	cmp	r3, r2
 8003e28:	d10e      	bne.n	8003e48 <HAL_TIM_PeriodElapsedCallback+0x80>
		cppFlip10ms();
 8003e2a:	f001 feef 	bl	8005c0c <cppFlip10ms>

		tim13_timer++;
 8003e2e:	4b0e      	ldr	r3, [pc, #56]	; (8003e68 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	3301      	adds	r3, #1
 8003e34:	4a0c      	ldr	r2, [pc, #48]	; (8003e68 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8003e36:	6013      	str	r3, [r2, #0]
		if(tim13_timer >= 100000) tim13_timer = 0;
 8003e38:	4b0b      	ldr	r3, [pc, #44]	; (8003e68 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	4a06      	ldr	r2, [pc, #24]	; (8003e58 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8003e3e:	4293      	cmp	r3, r2
 8003e40:	d902      	bls.n	8003e48 <HAL_TIM_PeriodElapsedCallback+0x80>
 8003e42:	4b09      	ldr	r3, [pc, #36]	; (8003e68 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8003e44:	2200      	movs	r2, #0
 8003e46:	601a      	str	r2, [r3, #0]
	}

}
 8003e48:	bf00      	nop
 8003e4a:	3708      	adds	r7, #8
 8003e4c:	46bd      	mov	sp, r7
 8003e4e:	bd80      	pop	{r7, pc}
 8003e50:	40001000 	.word	0x40001000
 8003e54:	200399e8 	.word	0x200399e8
 8003e58:	0001869f 	.word	0x0001869f
 8003e5c:	40001400 	.word	0x40001400
 8003e60:	20039a2c 	.word	0x20039a2c
 8003e64:	40001c00 	.word	0x40001c00
 8003e68:	20039a30 	.word	0x20039a30

08003e6c <init>:

void init()
{
 8003e6c:	b580      	push	{r7, lr}
 8003e6e:	af00      	add	r7, sp, #0
	// ------initialize------//
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_14, GPIO_PIN_SET); // sensor led ON
 8003e70:	2201      	movs	r2, #1
 8003e72:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003e76:	4808      	ldr	r0, [pc, #32]	; (8003e98 <init+0x2c>)
 8003e78:	f004 fba0 	bl	80085bc <HAL_GPIO_WritePin>

	// timer interrpt in start
	HAL_TIM_Base_Start_IT(&htim6);
 8003e7c:	4807      	ldr	r0, [pc, #28]	; (8003e9c <init+0x30>)
 8003e7e:	f008 fa80 	bl	800c382 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim7);
 8003e82:	4807      	ldr	r0, [pc, #28]	; (8003ea0 <init+0x34>)
 8003e84:	f008 fa7d 	bl	800c382 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim13);
 8003e88:	4806      	ldr	r0, [pc, #24]	; (8003ea4 <init+0x38>)
 8003e8a:	f008 fa7a 	bl	800c382 <HAL_TIM_Base_Start_IT>

	cppInit();
 8003e8e:	f001 fd93 	bl	80059b8 <cppInit>

	//path_following_initialize();

}
 8003e92:	bf00      	nop
 8003e94:	bd80      	pop	{r7, pc}
 8003e96:	bf00      	nop
 8003e98:	40021000 	.word	0x40021000
 8003e9c:	20039b14 	.word	0x20039b14
 8003ea0:	20039cb8 	.word	0x20039cb8
 8003ea4:	20039a34 	.word	0x20039a34

08003ea8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003ea8:	b580      	push	{r7, lr}
 8003eaa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003eac:	f003 f87e 	bl	8006fac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003eb0:	f000 f82a 	bl	8003f08 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003eb4:	f000 fdbc 	bl	8004a30 <MX_GPIO_Init>
  MX_DMA_Init();
 8003eb8:	f000 fd8a 	bl	80049d0 <MX_DMA_Init>
  MX_I2C2_Init();
 8003ebc:	f000 f9e8 	bl	8004290 <MX_I2C2_Init>
  MX_SDIO_SD_Init();
 8003ec0:	f000 fa14 	bl	80042ec <MX_SDIO_SD_Init>
  MX_SPI2_Init();
 8003ec4:	f000 fa32 	bl	800432c <MX_SPI2_Init>
  MX_TIM1_Init();
 8003ec8:	f000 fa66 	bl	8004398 <MX_TIM1_Init>
  MX_TIM4_Init();
 8003ecc:	f000 fb70 	bl	80045b0 <MX_TIM4_Init>
  MX_TIM8_Init();
 8003ed0:	f000 fc3c 	bl	800474c <MX_TIM8_Init>
  MX_USART2_UART_Init();
 8003ed4:	f000 fd52 	bl	800497c <MX_USART2_UART_Init>
  MX_FATFS_Init();
 8003ed8:	f00a fa26 	bl	800e328 <MX_FATFS_Init>
  MX_TIM6_Init();
 8003edc:	f000 fbcc 	bl	8004678 <MX_TIM6_Init>
  MX_I2C1_Init();
 8003ee0:	f000 f9a8 	bl	8004234 <MX_I2C1_Init>
  MX_TIM3_Init();
 8003ee4:	f000 fb00 	bl	80044e8 <MX_TIM3_Init>
  MX_TIM10_Init();
 8003ee8:	f000 fc88 	bl	80047fc <MX_TIM10_Init>
  MX_TIM11_Init();
 8003eec:	f000 fcd4 	bl	8004898 <MX_TIM11_Init>
  MX_ADC2_Init();
 8003ef0:	f000 f898 	bl	8004024 <MX_ADC2_Init>
  MX_TIM7_Init();
 8003ef4:	f000 fbf6 	bl	80046e4 <MX_TIM7_Init>
  MX_TIM13_Init();
 8003ef8:	f000 fd1c 	bl	8004934 <MX_TIM13_Init>
  /* USER CODE BEGIN 2 */

  init();
 8003efc:	f7ff ffb6 	bl	8003e6c <init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
  {
	  cppLoop();
 8003f00:	f001 feb2 	bl	8005c68 <cppLoop>
 8003f04:	e7fc      	b.n	8003f00 <main+0x58>
	...

08003f08 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003f08:	b580      	push	{r7, lr}
 8003f0a:	b0a4      	sub	sp, #144	; 0x90
 8003f0c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003f0e:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8003f12:	2234      	movs	r2, #52	; 0x34
 8003f14:	2100      	movs	r1, #0
 8003f16:	4618      	mov	r0, r3
 8003f18:	f00e fe51 	bl	8012bbe <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003f1c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003f20:	2200      	movs	r2, #0
 8003f22:	601a      	str	r2, [r3, #0]
 8003f24:	605a      	str	r2, [r3, #4]
 8003f26:	609a      	str	r2, [r3, #8]
 8003f28:	60da      	str	r2, [r3, #12]
 8003f2a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003f2c:	f107 030c 	add.w	r3, r7, #12
 8003f30:	223c      	movs	r2, #60	; 0x3c
 8003f32:	2100      	movs	r1, #0
 8003f34:	4618      	mov	r0, r3
 8003f36:	f00e fe42 	bl	8012bbe <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003f3a:	2300      	movs	r3, #0
 8003f3c:	60bb      	str	r3, [r7, #8]
 8003f3e:	4b37      	ldr	r3, [pc, #220]	; (800401c <SystemClock_Config+0x114>)
 8003f40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f42:	4a36      	ldr	r2, [pc, #216]	; (800401c <SystemClock_Config+0x114>)
 8003f44:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003f48:	6413      	str	r3, [r2, #64]	; 0x40
 8003f4a:	4b34      	ldr	r3, [pc, #208]	; (800401c <SystemClock_Config+0x114>)
 8003f4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f52:	60bb      	str	r3, [r7, #8]
 8003f54:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003f56:	2300      	movs	r3, #0
 8003f58:	607b      	str	r3, [r7, #4]
 8003f5a:	4b31      	ldr	r3, [pc, #196]	; (8004020 <SystemClock_Config+0x118>)
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	4a30      	ldr	r2, [pc, #192]	; (8004020 <SystemClock_Config+0x118>)
 8003f60:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003f64:	6013      	str	r3, [r2, #0]
 8003f66:	4b2e      	ldr	r3, [pc, #184]	; (8004020 <SystemClock_Config+0x118>)
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003f6e:	607b      	str	r3, [r7, #4]
 8003f70:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003f72:	2301      	movs	r3, #1
 8003f74:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003f76:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003f7a:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003f7c:	2302      	movs	r3, #2
 8003f7e:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003f80:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003f84:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLM = 8;
 8003f86:	2308      	movs	r3, #8
 8003f88:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8003f8a:	23b4      	movs	r3, #180	; 0xb4
 8003f8c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003f90:	2302      	movs	r3, #2
 8003f92:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8003f96:	2308      	movs	r3, #8
 8003f98:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLR = 2;
 8003f9c:	2302      	movs	r3, #2
 8003f9e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003fa2:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8003fa6:	4618      	mov	r0, r3
 8003fa8:	f005 ff42 	bl	8009e30 <HAL_RCC_OscConfig>
 8003fac:	4603      	mov	r3, r0
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d001      	beq.n	8003fb6 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8003fb2:	f000 fe93 	bl	8004cdc <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8003fb6:	f005 fabd 	bl	8009534 <HAL_PWREx_EnableOverDrive>
 8003fba:	4603      	mov	r3, r0
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d001      	beq.n	8003fc4 <SystemClock_Config+0xbc>
  {
    Error_Handler();
 8003fc0:	f000 fe8c 	bl	8004cdc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003fc4:	230f      	movs	r3, #15
 8003fc6:	64bb      	str	r3, [r7, #72]	; 0x48
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003fc8:	2302      	movs	r3, #2
 8003fca:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003fcc:	2300      	movs	r3, #0
 8003fce:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8003fd0:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8003fd4:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8003fd6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003fda:	65bb      	str	r3, [r7, #88]	; 0x58

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8003fdc:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003fe0:	2105      	movs	r1, #5
 8003fe2:	4618      	mov	r0, r3
 8003fe4:	f005 faf6 	bl	80095d4 <HAL_RCC_ClockConfig>
 8003fe8:	4603      	mov	r3, r0
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d001      	beq.n	8003ff2 <SystemClock_Config+0xea>
  {
    Error_Handler();
 8003fee:	f000 fe75 	bl	8004cdc <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDIO|RCC_PERIPHCLK_CLK48;
 8003ff2:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8003ff6:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 8003ff8:	2300      	movs	r3, #0
 8003ffa:	643b      	str	r3, [r7, #64]	; 0x40
  PeriphClkInitStruct.SdioClockSelection = RCC_SDIOCLKSOURCE_CLK48;
 8003ffc:	2300      	movs	r3, #0
 8003ffe:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004000:	f107 030c 	add.w	r3, r7, #12
 8004004:	4618      	mov	r0, r3
 8004006:	f005 fcd5 	bl	80099b4 <HAL_RCCEx_PeriphCLKConfig>
 800400a:	4603      	mov	r3, r0
 800400c:	2b00      	cmp	r3, #0
 800400e:	d001      	beq.n	8004014 <SystemClock_Config+0x10c>
  {
    Error_Handler();
 8004010:	f000 fe64 	bl	8004cdc <Error_Handler>
  }
}
 8004014:	bf00      	nop
 8004016:	3790      	adds	r7, #144	; 0x90
 8004018:	46bd      	mov	sp, r7
 800401a:	bd80      	pop	{r7, pc}
 800401c:	40023800 	.word	0x40023800
 8004020:	40007000 	.word	0x40007000

08004024 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8004024:	b580      	push	{r7, lr}
 8004026:	b084      	sub	sp, #16
 8004028:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800402a:	463b      	mov	r3, r7
 800402c:	2200      	movs	r2, #0
 800402e:	601a      	str	r2, [r3, #0]
 8004030:	605a      	str	r2, [r3, #4]
 8004032:	609a      	str	r2, [r3, #8]
 8004034:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 8004036:	4b7c      	ldr	r3, [pc, #496]	; (8004228 <MX_ADC2_Init+0x204>)
 8004038:	4a7c      	ldr	r2, [pc, #496]	; (800422c <MX_ADC2_Init+0x208>)
 800403a:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800403c:	4b7a      	ldr	r3, [pc, #488]	; (8004228 <MX_ADC2_Init+0x204>)
 800403e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8004042:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8004044:	4b78      	ldr	r3, [pc, #480]	; (8004228 <MX_ADC2_Init+0x204>)
 8004046:	2200      	movs	r2, #0
 8004048:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ENABLE;
 800404a:	4b77      	ldr	r3, [pc, #476]	; (8004228 <MX_ADC2_Init+0x204>)
 800404c:	2201      	movs	r2, #1
 800404e:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8004050:	4b75      	ldr	r3, [pc, #468]	; (8004228 <MX_ADC2_Init+0x204>)
 8004052:	2201      	movs	r2, #1
 8004054:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8004056:	4b74      	ldr	r3, [pc, #464]	; (8004228 <MX_ADC2_Init+0x204>)
 8004058:	2200      	movs	r2, #0
 800405a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800405e:	4b72      	ldr	r3, [pc, #456]	; (8004228 <MX_ADC2_Init+0x204>)
 8004060:	2200      	movs	r2, #0
 8004062:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8004064:	4b70      	ldr	r3, [pc, #448]	; (8004228 <MX_ADC2_Init+0x204>)
 8004066:	4a72      	ldr	r2, [pc, #456]	; (8004230 <MX_ADC2_Init+0x20c>)
 8004068:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800406a:	4b6f      	ldr	r3, [pc, #444]	; (8004228 <MX_ADC2_Init+0x204>)
 800406c:	2200      	movs	r2, #0
 800406e:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 14;
 8004070:	4b6d      	ldr	r3, [pc, #436]	; (8004228 <MX_ADC2_Init+0x204>)
 8004072:	220e      	movs	r2, #14
 8004074:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 8004076:	4b6c      	ldr	r3, [pc, #432]	; (8004228 <MX_ADC2_Init+0x204>)
 8004078:	2201      	movs	r2, #1
 800407a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800407e:	4b6a      	ldr	r3, [pc, #424]	; (8004228 <MX_ADC2_Init+0x204>)
 8004080:	2201      	movs	r2, #1
 8004082:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8004084:	4868      	ldr	r0, [pc, #416]	; (8004228 <MX_ADC2_Init+0x204>)
 8004086:	f003 f825 	bl	80070d4 <HAL_ADC_Init>
 800408a:	4603      	mov	r3, r0
 800408c:	2b00      	cmp	r3, #0
 800408e:	d001      	beq.n	8004094 <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 8004090:	f000 fe24 	bl	8004cdc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8004094:	230a      	movs	r3, #10
 8004096:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8004098:	2301      	movs	r3, #1
 800409a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;
 800409c:	2306      	movs	r3, #6
 800409e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80040a0:	463b      	mov	r3, r7
 80040a2:	4619      	mov	r1, r3
 80040a4:	4860      	ldr	r0, [pc, #384]	; (8004228 <MX_ADC2_Init+0x204>)
 80040a6:	f003 f969 	bl	800737c <HAL_ADC_ConfigChannel>
 80040aa:	4603      	mov	r3, r0
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d001      	beq.n	80040b4 <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 80040b0:	f000 fe14 	bl	8004cdc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 80040b4:	230b      	movs	r3, #11
 80040b6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 80040b8:	2302      	movs	r3, #2
 80040ba:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80040bc:	463b      	mov	r3, r7
 80040be:	4619      	mov	r1, r3
 80040c0:	4859      	ldr	r0, [pc, #356]	; (8004228 <MX_ADC2_Init+0x204>)
 80040c2:	f003 f95b 	bl	800737c <HAL_ADC_ConfigChannel>
 80040c6:	4603      	mov	r3, r0
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d001      	beq.n	80040d0 <MX_ADC2_Init+0xac>
  {
    Error_Handler();
 80040cc:	f000 fe06 	bl	8004cdc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 80040d0:	230c      	movs	r3, #12
 80040d2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 80040d4:	2303      	movs	r3, #3
 80040d6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80040d8:	463b      	mov	r3, r7
 80040da:	4619      	mov	r1, r3
 80040dc:	4852      	ldr	r0, [pc, #328]	; (8004228 <MX_ADC2_Init+0x204>)
 80040de:	f003 f94d 	bl	800737c <HAL_ADC_ConfigChannel>
 80040e2:	4603      	mov	r3, r0
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d001      	beq.n	80040ec <MX_ADC2_Init+0xc8>
  {
    Error_Handler();
 80040e8:	f000 fdf8 	bl	8004cdc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 80040ec:	230d      	movs	r3, #13
 80040ee:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 80040f0:	2304      	movs	r3, #4
 80040f2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80040f4:	463b      	mov	r3, r7
 80040f6:	4619      	mov	r1, r3
 80040f8:	484b      	ldr	r0, [pc, #300]	; (8004228 <MX_ADC2_Init+0x204>)
 80040fa:	f003 f93f 	bl	800737c <HAL_ADC_ConfigChannel>
 80040fe:	4603      	mov	r3, r0
 8004100:	2b00      	cmp	r3, #0
 8004102:	d001      	beq.n	8004108 <MX_ADC2_Init+0xe4>
  {
    Error_Handler();
 8004104:	f000 fdea 	bl	8004cdc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8004108:	2300      	movs	r3, #0
 800410a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 800410c:	2305      	movs	r3, #5
 800410e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004110:	463b      	mov	r3, r7
 8004112:	4619      	mov	r1, r3
 8004114:	4844      	ldr	r0, [pc, #272]	; (8004228 <MX_ADC2_Init+0x204>)
 8004116:	f003 f931 	bl	800737c <HAL_ADC_ConfigChannel>
 800411a:	4603      	mov	r3, r0
 800411c:	2b00      	cmp	r3, #0
 800411e:	d001      	beq.n	8004124 <MX_ADC2_Init+0x100>
  {
    Error_Handler();
 8004120:	f000 fddc 	bl	8004cdc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8004124:	2301      	movs	r3, #1
 8004126:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 8004128:	2306      	movs	r3, #6
 800412a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800412c:	463b      	mov	r3, r7
 800412e:	4619      	mov	r1, r3
 8004130:	483d      	ldr	r0, [pc, #244]	; (8004228 <MX_ADC2_Init+0x204>)
 8004132:	f003 f923 	bl	800737c <HAL_ADC_ConfigChannel>
 8004136:	4603      	mov	r3, r0
 8004138:	2b00      	cmp	r3, #0
 800413a:	d001      	beq.n	8004140 <MX_ADC2_Init+0x11c>
  {
    Error_Handler();
 800413c:	f000 fdce 	bl	8004cdc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8004140:	2302      	movs	r3, #2
 8004142:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 7;
 8004144:	2307      	movs	r3, #7
 8004146:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004148:	463b      	mov	r3, r7
 800414a:	4619      	mov	r1, r3
 800414c:	4836      	ldr	r0, [pc, #216]	; (8004228 <MX_ADC2_Init+0x204>)
 800414e:	f003 f915 	bl	800737c <HAL_ADC_ConfigChannel>
 8004152:	4603      	mov	r3, r0
 8004154:	2b00      	cmp	r3, #0
 8004156:	d001      	beq.n	800415c <MX_ADC2_Init+0x138>
  {
    Error_Handler();
 8004158:	f000 fdc0 	bl	8004cdc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800415c:	2303      	movs	r3, #3
 800415e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 8;
 8004160:	2308      	movs	r3, #8
 8004162:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004164:	463b      	mov	r3, r7
 8004166:	4619      	mov	r1, r3
 8004168:	482f      	ldr	r0, [pc, #188]	; (8004228 <MX_ADC2_Init+0x204>)
 800416a:	f003 f907 	bl	800737c <HAL_ADC_ConfigChannel>
 800416e:	4603      	mov	r3, r0
 8004170:	2b00      	cmp	r3, #0
 8004172:	d001      	beq.n	8004178 <MX_ADC2_Init+0x154>
  {
    Error_Handler();
 8004174:	f000 fdb2 	bl	8004cdc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8004178:	2304      	movs	r3, #4
 800417a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 9;
 800417c:	2309      	movs	r3, #9
 800417e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004180:	463b      	mov	r3, r7
 8004182:	4619      	mov	r1, r3
 8004184:	4828      	ldr	r0, [pc, #160]	; (8004228 <MX_ADC2_Init+0x204>)
 8004186:	f003 f8f9 	bl	800737c <HAL_ADC_ConfigChannel>
 800418a:	4603      	mov	r3, r0
 800418c:	2b00      	cmp	r3, #0
 800418e:	d001      	beq.n	8004194 <MX_ADC2_Init+0x170>
  {
    Error_Handler();
 8004190:	f000 fda4 	bl	8004cdc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8004194:	2305      	movs	r3, #5
 8004196:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 10;
 8004198:	230a      	movs	r3, #10
 800419a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800419c:	463b      	mov	r3, r7
 800419e:	4619      	mov	r1, r3
 80041a0:	4821      	ldr	r0, [pc, #132]	; (8004228 <MX_ADC2_Init+0x204>)
 80041a2:	f003 f8eb 	bl	800737c <HAL_ADC_ConfigChannel>
 80041a6:	4603      	mov	r3, r0
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d001      	beq.n	80041b0 <MX_ADC2_Init+0x18c>
  {
    Error_Handler();
 80041ac:	f000 fd96 	bl	8004cdc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80041b0:	2306      	movs	r3, #6
 80041b2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 11;
 80041b4:	230b      	movs	r3, #11
 80041b6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80041b8:	463b      	mov	r3, r7
 80041ba:	4619      	mov	r1, r3
 80041bc:	481a      	ldr	r0, [pc, #104]	; (8004228 <MX_ADC2_Init+0x204>)
 80041be:	f003 f8dd 	bl	800737c <HAL_ADC_ConfigChannel>
 80041c2:	4603      	mov	r3, r0
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d001      	beq.n	80041cc <MX_ADC2_Init+0x1a8>
  {
    Error_Handler();
 80041c8:	f000 fd88 	bl	8004cdc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80041cc:	2307      	movs	r3, #7
 80041ce:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 12;
 80041d0:	230c      	movs	r3, #12
 80041d2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80041d4:	463b      	mov	r3, r7
 80041d6:	4619      	mov	r1, r3
 80041d8:	4813      	ldr	r0, [pc, #76]	; (8004228 <MX_ADC2_Init+0x204>)
 80041da:	f003 f8cf 	bl	800737c <HAL_ADC_ConfigChannel>
 80041de:	4603      	mov	r3, r0
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d001      	beq.n	80041e8 <MX_ADC2_Init+0x1c4>
  {
    Error_Handler();
 80041e4:	f000 fd7a 	bl	8004cdc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80041e8:	2308      	movs	r3, #8
 80041ea:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 13;
 80041ec:	230d      	movs	r3, #13
 80041ee:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80041f0:	463b      	mov	r3, r7
 80041f2:	4619      	mov	r1, r3
 80041f4:	480c      	ldr	r0, [pc, #48]	; (8004228 <MX_ADC2_Init+0x204>)
 80041f6:	f003 f8c1 	bl	800737c <HAL_ADC_ConfigChannel>
 80041fa:	4603      	mov	r3, r0
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d001      	beq.n	8004204 <MX_ADC2_Init+0x1e0>
  {
    Error_Handler();
 8004200:	f000 fd6c 	bl	8004cdc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8004204:	2309      	movs	r3, #9
 8004206:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 14;
 8004208:	230e      	movs	r3, #14
 800420a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800420c:	463b      	mov	r3, r7
 800420e:	4619      	mov	r1, r3
 8004210:	4805      	ldr	r0, [pc, #20]	; (8004228 <MX_ADC2_Init+0x204>)
 8004212:	f003 f8b3 	bl	800737c <HAL_ADC_ConfigChannel>
 8004216:	4603      	mov	r3, r0
 8004218:	2b00      	cmp	r3, #0
 800421a:	d001      	beq.n	8004220 <MX_ADC2_Init+0x1fc>
  {
    Error_Handler();
 800421c:	f000 fd5e 	bl	8004cdc <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8004220:	bf00      	nop
 8004222:	3710      	adds	r7, #16
 8004224:	46bd      	mov	sp, r7
 8004226:	bd80      	pop	{r7, pc}
 8004228:	200398b8 	.word	0x200398b8
 800422c:	40012100 	.word	0x40012100
 8004230:	0f000001 	.word	0x0f000001

08004234 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8004234:	b580      	push	{r7, lr}
 8004236:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8004238:	4b12      	ldr	r3, [pc, #72]	; (8004284 <MX_I2C1_Init+0x50>)
 800423a:	4a13      	ldr	r2, [pc, #76]	; (8004288 <MX_I2C1_Init+0x54>)
 800423c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800423e:	4b11      	ldr	r3, [pc, #68]	; (8004284 <MX_I2C1_Init+0x50>)
 8004240:	4a12      	ldr	r2, [pc, #72]	; (800428c <MX_I2C1_Init+0x58>)
 8004242:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8004244:	4b0f      	ldr	r3, [pc, #60]	; (8004284 <MX_I2C1_Init+0x50>)
 8004246:	2200      	movs	r2, #0
 8004248:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800424a:	4b0e      	ldr	r3, [pc, #56]	; (8004284 <MX_I2C1_Init+0x50>)
 800424c:	2200      	movs	r2, #0
 800424e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004250:	4b0c      	ldr	r3, [pc, #48]	; (8004284 <MX_I2C1_Init+0x50>)
 8004252:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004256:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004258:	4b0a      	ldr	r3, [pc, #40]	; (8004284 <MX_I2C1_Init+0x50>)
 800425a:	2200      	movs	r2, #0
 800425c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800425e:	4b09      	ldr	r3, [pc, #36]	; (8004284 <MX_I2C1_Init+0x50>)
 8004260:	2200      	movs	r2, #0
 8004262:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004264:	4b07      	ldr	r3, [pc, #28]	; (8004284 <MX_I2C1_Init+0x50>)
 8004266:	2200      	movs	r2, #0
 8004268:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_ENABLE;
 800426a:	4b06      	ldr	r3, [pc, #24]	; (8004284 <MX_I2C1_Init+0x50>)
 800426c:	2280      	movs	r2, #128	; 0x80
 800426e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8004270:	4804      	ldr	r0, [pc, #16]	; (8004284 <MX_I2C1_Init+0x50>)
 8004272:	f004 f9d5 	bl	8008620 <HAL_I2C_Init>
 8004276:	4603      	mov	r3, r0
 8004278:	2b00      	cmp	r3, #0
 800427a:	d001      	beq.n	8004280 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800427c:	f000 fd2e 	bl	8004cdc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8004280:	bf00      	nop
 8004282:	bd80      	pop	{r7, pc}
 8004284:	20039900 	.word	0x20039900
 8004288:	40005400 	.word	0x40005400
 800428c:	000186a0 	.word	0x000186a0

08004290 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8004290:	b580      	push	{r7, lr}
 8004292:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8004294:	4b12      	ldr	r3, [pc, #72]	; (80042e0 <MX_I2C2_Init+0x50>)
 8004296:	4a13      	ldr	r2, [pc, #76]	; (80042e4 <MX_I2C2_Init+0x54>)
 8004298:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 800429a:	4b11      	ldr	r3, [pc, #68]	; (80042e0 <MX_I2C2_Init+0x50>)
 800429c:	4a12      	ldr	r2, [pc, #72]	; (80042e8 <MX_I2C2_Init+0x58>)
 800429e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80042a0:	4b0f      	ldr	r3, [pc, #60]	; (80042e0 <MX_I2C2_Init+0x50>)
 80042a2:	2200      	movs	r2, #0
 80042a4:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80042a6:	4b0e      	ldr	r3, [pc, #56]	; (80042e0 <MX_I2C2_Init+0x50>)
 80042a8:	2200      	movs	r2, #0
 80042aa:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80042ac:	4b0c      	ldr	r3, [pc, #48]	; (80042e0 <MX_I2C2_Init+0x50>)
 80042ae:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80042b2:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80042b4:	4b0a      	ldr	r3, [pc, #40]	; (80042e0 <MX_I2C2_Init+0x50>)
 80042b6:	2200      	movs	r2, #0
 80042b8:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80042ba:	4b09      	ldr	r3, [pc, #36]	; (80042e0 <MX_I2C2_Init+0x50>)
 80042bc:	2200      	movs	r2, #0
 80042be:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80042c0:	4b07      	ldr	r3, [pc, #28]	; (80042e0 <MX_I2C2_Init+0x50>)
 80042c2:	2200      	movs	r2, #0
 80042c4:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_ENABLE;
 80042c6:	4b06      	ldr	r3, [pc, #24]	; (80042e0 <MX_I2C2_Init+0x50>)
 80042c8:	2280      	movs	r2, #128	; 0x80
 80042ca:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80042cc:	4804      	ldr	r0, [pc, #16]	; (80042e0 <MX_I2C2_Init+0x50>)
 80042ce:	f004 f9a7 	bl	8008620 <HAL_I2C_Init>
 80042d2:	4603      	mov	r3, r0
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d001      	beq.n	80042dc <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80042d8:	f000 fd00 	bl	8004cdc <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80042dc:	bf00      	nop
 80042de:	bd80      	pop	{r7, pc}
 80042e0:	20039994 	.word	0x20039994
 80042e4:	40005800 	.word	0x40005800
 80042e8:	000186a0 	.word	0x000186a0

080042ec <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 80042ec:	b480      	push	{r7}
 80042ee:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 80042f0:	4b0c      	ldr	r3, [pc, #48]	; (8004324 <MX_SDIO_SD_Init+0x38>)
 80042f2:	4a0d      	ldr	r2, [pc, #52]	; (8004328 <MX_SDIO_SD_Init+0x3c>)
 80042f4:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 80042f6:	4b0b      	ldr	r3, [pc, #44]	; (8004324 <MX_SDIO_SD_Init+0x38>)
 80042f8:	2200      	movs	r2, #0
 80042fa:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 80042fc:	4b09      	ldr	r3, [pc, #36]	; (8004324 <MX_SDIO_SD_Init+0x38>)
 80042fe:	2200      	movs	r2, #0
 8004300:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8004302:	4b08      	ldr	r3, [pc, #32]	; (8004324 <MX_SDIO_SD_Init+0x38>)
 8004304:	2200      	movs	r2, #0
 8004306:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8004308:	4b06      	ldr	r3, [pc, #24]	; (8004324 <MX_SDIO_SD_Init+0x38>)
 800430a:	2200      	movs	r2, #0
 800430c:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 800430e:	4b05      	ldr	r3, [pc, #20]	; (8004324 <MX_SDIO_SD_Init+0x38>)
 8004310:	2200      	movs	r2, #0
 8004312:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 0;
 8004314:	4b03      	ldr	r3, [pc, #12]	; (8004324 <MX_SDIO_SD_Init+0x38>)
 8004316:	2200      	movs	r2, #0
 8004318:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 800431a:	bf00      	nop
 800431c:	46bd      	mov	sp, r7
 800431e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004322:	4770      	bx	lr
 8004324:	20039b94 	.word	0x20039b94
 8004328:	40012c00 	.word	0x40012c00

0800432c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 800432c:	b580      	push	{r7, lr}
 800432e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8004330:	4b17      	ldr	r3, [pc, #92]	; (8004390 <MX_SPI2_Init+0x64>)
 8004332:	4a18      	ldr	r2, [pc, #96]	; (8004394 <MX_SPI2_Init+0x68>)
 8004334:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8004336:	4b16      	ldr	r3, [pc, #88]	; (8004390 <MX_SPI2_Init+0x64>)
 8004338:	f44f 7282 	mov.w	r2, #260	; 0x104
 800433c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800433e:	4b14      	ldr	r3, [pc, #80]	; (8004390 <MX_SPI2_Init+0x64>)
 8004340:	2200      	movs	r2, #0
 8004342:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8004344:	4b12      	ldr	r3, [pc, #72]	; (8004390 <MX_SPI2_Init+0x64>)
 8004346:	2200      	movs	r2, #0
 8004348:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800434a:	4b11      	ldr	r3, [pc, #68]	; (8004390 <MX_SPI2_Init+0x64>)
 800434c:	2202      	movs	r2, #2
 800434e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8004350:	4b0f      	ldr	r3, [pc, #60]	; (8004390 <MX_SPI2_Init+0x64>)
 8004352:	2201      	movs	r2, #1
 8004354:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8004356:	4b0e      	ldr	r3, [pc, #56]	; (8004390 <MX_SPI2_Init+0x64>)
 8004358:	f44f 7200 	mov.w	r2, #512	; 0x200
 800435c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 800435e:	4b0c      	ldr	r3, [pc, #48]	; (8004390 <MX_SPI2_Init+0x64>)
 8004360:	2228      	movs	r2, #40	; 0x28
 8004362:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004364:	4b0a      	ldr	r3, [pc, #40]	; (8004390 <MX_SPI2_Init+0x64>)
 8004366:	2200      	movs	r2, #0
 8004368:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800436a:	4b09      	ldr	r3, [pc, #36]	; (8004390 <MX_SPI2_Init+0x64>)
 800436c:	2200      	movs	r2, #0
 800436e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004370:	4b07      	ldr	r3, [pc, #28]	; (8004390 <MX_SPI2_Init+0x64>)
 8004372:	2200      	movs	r2, #0
 8004374:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8004376:	4b06      	ldr	r3, [pc, #24]	; (8004390 <MX_SPI2_Init+0x64>)
 8004378:	220a      	movs	r2, #10
 800437a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800437c:	4804      	ldr	r0, [pc, #16]	; (8004390 <MX_SPI2_Init+0x64>)
 800437e:	f007 fa81 	bl	800b884 <HAL_SPI_Init>
 8004382:	4603      	mov	r3, r0
 8004384:	2b00      	cmp	r3, #0
 8004386:	d001      	beq.n	800438c <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8004388:	f000 fca8 	bl	8004cdc <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800438c:	bf00      	nop
 800438e:	bd80      	pop	{r7, pc}
 8004390:	200397e0 	.word	0x200397e0
 8004394:	40003800 	.word	0x40003800

08004398 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8004398:	b580      	push	{r7, lr}
 800439a:	b09a      	sub	sp, #104	; 0x68
 800439c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800439e:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80043a2:	2224      	movs	r2, #36	; 0x24
 80043a4:	2100      	movs	r1, #0
 80043a6:	4618      	mov	r0, r3
 80043a8:	f00e fc09 	bl	8012bbe <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80043ac:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80043b0:	2200      	movs	r2, #0
 80043b2:	601a      	str	r2, [r3, #0]
 80043b4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80043b6:	f107 0320 	add.w	r3, r7, #32
 80043ba:	2200      	movs	r2, #0
 80043bc:	601a      	str	r2, [r3, #0]
 80043be:	605a      	str	r2, [r3, #4]
 80043c0:	609a      	str	r2, [r3, #8]
 80043c2:	60da      	str	r2, [r3, #12]
 80043c4:	611a      	str	r2, [r3, #16]
 80043c6:	615a      	str	r2, [r3, #20]
 80043c8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80043ca:	463b      	mov	r3, r7
 80043cc:	2220      	movs	r2, #32
 80043ce:	2100      	movs	r1, #0
 80043d0:	4618      	mov	r0, r3
 80043d2:	f00e fbf4 	bl	8012bbe <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80043d6:	4b42      	ldr	r3, [pc, #264]	; (80044e0 <MX_TIM1_Init+0x148>)
 80043d8:	4a42      	ldr	r2, [pc, #264]	; (80044e4 <MX_TIM1_Init+0x14c>)
 80043da:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80043dc:	4b40      	ldr	r3, [pc, #256]	; (80044e0 <MX_TIM1_Init+0x148>)
 80043de:	2200      	movs	r2, #0
 80043e0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80043e2:	4b3f      	ldr	r3, [pc, #252]	; (80044e0 <MX_TIM1_Init+0x148>)
 80043e4:	2200      	movs	r2, #0
 80043e6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80043e8:	4b3d      	ldr	r3, [pc, #244]	; (80044e0 <MX_TIM1_Init+0x148>)
 80043ea:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80043ee:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80043f0:	4b3b      	ldr	r3, [pc, #236]	; (80044e0 <MX_TIM1_Init+0x148>)
 80043f2:	2200      	movs	r2, #0
 80043f4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80043f6:	4b3a      	ldr	r3, [pc, #232]	; (80044e0 <MX_TIM1_Init+0x148>)
 80043f8:	2200      	movs	r2, #0
 80043fa:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80043fc:	4b38      	ldr	r3, [pc, #224]	; (80044e0 <MX_TIM1_Init+0x148>)
 80043fe:	2200      	movs	r2, #0
 8004400:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8004402:	4837      	ldr	r0, [pc, #220]	; (80044e0 <MX_TIM1_Init+0x148>)
 8004404:	f007 ffe1 	bl	800c3ca <HAL_TIM_PWM_Init>
 8004408:	4603      	mov	r3, r0
 800440a:	2b00      	cmp	r3, #0
 800440c:	d001      	beq.n	8004412 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 800440e:	f000 fc65 	bl	8004cdc <Error_Handler>
  }
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8004412:	2303      	movs	r3, #3
 8004414:	647b      	str	r3, [r7, #68]	; 0x44
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8004416:	2300      	movs	r3, #0
 8004418:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800441a:	2301      	movs	r3, #1
 800441c:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800441e:	2300      	movs	r3, #0
 8004420:	653b      	str	r3, [r7, #80]	; 0x50
  sConfig.IC1Filter = 0;
 8004422:	2300      	movs	r3, #0
 8004424:	657b      	str	r3, [r7, #84]	; 0x54
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8004426:	2300      	movs	r3, #0
 8004428:	65bb      	str	r3, [r7, #88]	; 0x58
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800442a:	2301      	movs	r3, #1
 800442c:	65fb      	str	r3, [r7, #92]	; 0x5c
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800442e:	2300      	movs	r3, #0
 8004430:	663b      	str	r3, [r7, #96]	; 0x60
  sConfig.IC2Filter = 0;
 8004432:	2300      	movs	r3, #0
 8004434:	667b      	str	r3, [r7, #100]	; 0x64
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8004436:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800443a:	4619      	mov	r1, r3
 800443c:	4828      	ldr	r0, [pc, #160]	; (80044e0 <MX_TIM1_Init+0x148>)
 800443e:	f008 f82d 	bl	800c49c <HAL_TIM_Encoder_Init>
 8004442:	4603      	mov	r3, r0
 8004444:	2b00      	cmp	r3, #0
 8004446:	d001      	beq.n	800444c <MX_TIM1_Init+0xb4>
  {
    Error_Handler();
 8004448:	f000 fc48 	bl	8004cdc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800444c:	2300      	movs	r3, #0
 800444e:	63fb      	str	r3, [r7, #60]	; 0x3c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004450:	2300      	movs	r3, #0
 8004452:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8004454:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8004458:	4619      	mov	r1, r3
 800445a:	4821      	ldr	r0, [pc, #132]	; (80044e0 <MX_TIM1_Init+0x148>)
 800445c:	f008 fd54 	bl	800cf08 <HAL_TIMEx_MasterConfigSynchronization>
 8004460:	4603      	mov	r3, r0
 8004462:	2b00      	cmp	r3, #0
 8004464:	d001      	beq.n	800446a <MX_TIM1_Init+0xd2>
  {
    Error_Handler();
 8004466:	f000 fc39 	bl	8004cdc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800446a:	2360      	movs	r3, #96	; 0x60
 800446c:	623b      	str	r3, [r7, #32]
  sConfigOC.Pulse = 0;
 800446e:	2300      	movs	r3, #0
 8004470:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004472:	2300      	movs	r3, #0
 8004474:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8004476:	2300      	movs	r3, #0
 8004478:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800447a:	2300      	movs	r3, #0
 800447c:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800447e:	2300      	movs	r3, #0
 8004480:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8004482:	2300      	movs	r3, #0
 8004484:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8004486:	f107 0320 	add.w	r3, r7, #32
 800448a:	2208      	movs	r2, #8
 800448c:	4619      	mov	r1, r3
 800448e:	4814      	ldr	r0, [pc, #80]	; (80044e0 <MX_TIM1_Init+0x148>)
 8004490:	f008 f9d6 	bl	800c840 <HAL_TIM_PWM_ConfigChannel>
 8004494:	4603      	mov	r3, r0
 8004496:	2b00      	cmp	r3, #0
 8004498:	d001      	beq.n	800449e <MX_TIM1_Init+0x106>
  {
    Error_Handler();
 800449a:	f000 fc1f 	bl	8004cdc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800449e:	2300      	movs	r3, #0
 80044a0:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80044a2:	2300      	movs	r3, #0
 80044a4:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80044a6:	2300      	movs	r3, #0
 80044a8:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 80044aa:	2300      	movs	r3, #0
 80044ac:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80044ae:	2300      	movs	r3, #0
 80044b0:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80044b2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80044b6:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80044b8:	2300      	movs	r3, #0
 80044ba:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80044bc:	463b      	mov	r3, r7
 80044be:	4619      	mov	r1, r3
 80044c0:	4807      	ldr	r0, [pc, #28]	; (80044e0 <MX_TIM1_Init+0x148>)
 80044c2:	f008 fd9d 	bl	800d000 <HAL_TIMEx_ConfigBreakDeadTime>
 80044c6:	4603      	mov	r3, r0
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d001      	beq.n	80044d0 <MX_TIM1_Init+0x138>
  {
    Error_Handler();
 80044cc:	f000 fc06 	bl	8004cdc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80044d0:	4803      	ldr	r0, [pc, #12]	; (80044e0 <MX_TIM1_Init+0x148>)
 80044d2:	f000 fff3 	bl	80054bc <HAL_TIM_MspPostInit>

}
 80044d6:	bf00      	nop
 80044d8:	3768      	adds	r7, #104	; 0x68
 80044da:	46bd      	mov	sp, r7
 80044dc:	bd80      	pop	{r7, pc}
 80044de:	bf00      	nop
 80044e0:	20039b54 	.word	0x20039b54
 80044e4:	40010000 	.word	0x40010000

080044e8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80044e8:	b580      	push	{r7, lr}
 80044ea:	b08a      	sub	sp, #40	; 0x28
 80044ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80044ee:	f107 0320 	add.w	r3, r7, #32
 80044f2:	2200      	movs	r2, #0
 80044f4:	601a      	str	r2, [r3, #0]
 80044f6:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80044f8:	1d3b      	adds	r3, r7, #4
 80044fa:	2200      	movs	r2, #0
 80044fc:	601a      	str	r2, [r3, #0]
 80044fe:	605a      	str	r2, [r3, #4]
 8004500:	609a      	str	r2, [r3, #8]
 8004502:	60da      	str	r2, [r3, #12]
 8004504:	611a      	str	r2, [r3, #16]
 8004506:	615a      	str	r2, [r3, #20]
 8004508:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800450a:	4b27      	ldr	r3, [pc, #156]	; (80045a8 <MX_TIM3_Init+0xc0>)
 800450c:	4a27      	ldr	r2, [pc, #156]	; (80045ac <MX_TIM3_Init+0xc4>)
 800450e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8004510:	4b25      	ldr	r3, [pc, #148]	; (80045a8 <MX_TIM3_Init+0xc0>)
 8004512:	2200      	movs	r2, #0
 8004514:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004516:	4b24      	ldr	r3, [pc, #144]	; (80045a8 <MX_TIM3_Init+0xc0>)
 8004518:	2200      	movs	r2, #0
 800451a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800451c:	4b22      	ldr	r3, [pc, #136]	; (80045a8 <MX_TIM3_Init+0xc0>)
 800451e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004522:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004524:	4b20      	ldr	r3, [pc, #128]	; (80045a8 <MX_TIM3_Init+0xc0>)
 8004526:	2200      	movs	r2, #0
 8004528:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800452a:	4b1f      	ldr	r3, [pc, #124]	; (80045a8 <MX_TIM3_Init+0xc0>)
 800452c:	2200      	movs	r2, #0
 800452e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8004530:	481d      	ldr	r0, [pc, #116]	; (80045a8 <MX_TIM3_Init+0xc0>)
 8004532:	f007 ff4a 	bl	800c3ca <HAL_TIM_PWM_Init>
 8004536:	4603      	mov	r3, r0
 8004538:	2b00      	cmp	r3, #0
 800453a:	d001      	beq.n	8004540 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 800453c:	f000 fbce 	bl	8004cdc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004540:	2300      	movs	r3, #0
 8004542:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004544:	2300      	movs	r3, #0
 8004546:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8004548:	f107 0320 	add.w	r3, r7, #32
 800454c:	4619      	mov	r1, r3
 800454e:	4816      	ldr	r0, [pc, #88]	; (80045a8 <MX_TIM3_Init+0xc0>)
 8004550:	f008 fcda 	bl	800cf08 <HAL_TIMEx_MasterConfigSynchronization>
 8004554:	4603      	mov	r3, r0
 8004556:	2b00      	cmp	r3, #0
 8004558:	d001      	beq.n	800455e <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 800455a:	f000 fbbf 	bl	8004cdc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800455e:	2360      	movs	r3, #96	; 0x60
 8004560:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8004562:	2300      	movs	r3, #0
 8004564:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004566:	2300      	movs	r3, #0
 8004568:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800456a:	2300      	movs	r3, #0
 800456c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800456e:	1d3b      	adds	r3, r7, #4
 8004570:	2200      	movs	r2, #0
 8004572:	4619      	mov	r1, r3
 8004574:	480c      	ldr	r0, [pc, #48]	; (80045a8 <MX_TIM3_Init+0xc0>)
 8004576:	f008 f963 	bl	800c840 <HAL_TIM_PWM_ConfigChannel>
 800457a:	4603      	mov	r3, r0
 800457c:	2b00      	cmp	r3, #0
 800457e:	d001      	beq.n	8004584 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8004580:	f000 fbac 	bl	8004cdc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8004584:	1d3b      	adds	r3, r7, #4
 8004586:	2204      	movs	r2, #4
 8004588:	4619      	mov	r1, r3
 800458a:	4807      	ldr	r0, [pc, #28]	; (80045a8 <MX_TIM3_Init+0xc0>)
 800458c:	f008 f958 	bl	800c840 <HAL_TIM_PWM_ConfigChannel>
 8004590:	4603      	mov	r3, r0
 8004592:	2b00      	cmp	r3, #0
 8004594:	d001      	beq.n	800459a <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8004596:	f000 fba1 	bl	8004cdc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800459a:	4803      	ldr	r0, [pc, #12]	; (80045a8 <MX_TIM3_Init+0xc0>)
 800459c:	f000 ff8e 	bl	80054bc <HAL_TIM_MspPostInit>

}
 80045a0:	bf00      	nop
 80045a2:	3728      	adds	r7, #40	; 0x28
 80045a4:	46bd      	mov	sp, r7
 80045a6:	bd80      	pop	{r7, pc}
 80045a8:	200399ec 	.word	0x200399ec
 80045ac:	40000400 	.word	0x40000400

080045b0 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80045b0:	b580      	push	{r7, lr}
 80045b2:	b08a      	sub	sp, #40	; 0x28
 80045b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80045b6:	f107 0320 	add.w	r3, r7, #32
 80045ba:	2200      	movs	r2, #0
 80045bc:	601a      	str	r2, [r3, #0]
 80045be:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80045c0:	1d3b      	adds	r3, r7, #4
 80045c2:	2200      	movs	r2, #0
 80045c4:	601a      	str	r2, [r3, #0]
 80045c6:	605a      	str	r2, [r3, #4]
 80045c8:	609a      	str	r2, [r3, #8]
 80045ca:	60da      	str	r2, [r3, #12]
 80045cc:	611a      	str	r2, [r3, #16]
 80045ce:	615a      	str	r2, [r3, #20]
 80045d0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80045d2:	4b27      	ldr	r3, [pc, #156]	; (8004670 <MX_TIM4_Init+0xc0>)
 80045d4:	4a27      	ldr	r2, [pc, #156]	; (8004674 <MX_TIM4_Init+0xc4>)
 80045d6:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80045d8:	4b25      	ldr	r3, [pc, #148]	; (8004670 <MX_TIM4_Init+0xc0>)
 80045da:	2200      	movs	r2, #0
 80045dc:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80045de:	4b24      	ldr	r3, [pc, #144]	; (8004670 <MX_TIM4_Init+0xc0>)
 80045e0:	2200      	movs	r2, #0
 80045e2:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1800;
 80045e4:	4b22      	ldr	r3, [pc, #136]	; (8004670 <MX_TIM4_Init+0xc0>)
 80045e6:	f44f 62e1 	mov.w	r2, #1800	; 0x708
 80045ea:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80045ec:	4b20      	ldr	r3, [pc, #128]	; (8004670 <MX_TIM4_Init+0xc0>)
 80045ee:	2200      	movs	r2, #0
 80045f0:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80045f2:	4b1f      	ldr	r3, [pc, #124]	; (8004670 <MX_TIM4_Init+0xc0>)
 80045f4:	2200      	movs	r2, #0
 80045f6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80045f8:	481d      	ldr	r0, [pc, #116]	; (8004670 <MX_TIM4_Init+0xc0>)
 80045fa:	f007 fee6 	bl	800c3ca <HAL_TIM_PWM_Init>
 80045fe:	4603      	mov	r3, r0
 8004600:	2b00      	cmp	r3, #0
 8004602:	d001      	beq.n	8004608 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 8004604:	f000 fb6a 	bl	8004cdc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004608:	2300      	movs	r3, #0
 800460a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800460c:	2300      	movs	r3, #0
 800460e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8004610:	f107 0320 	add.w	r3, r7, #32
 8004614:	4619      	mov	r1, r3
 8004616:	4816      	ldr	r0, [pc, #88]	; (8004670 <MX_TIM4_Init+0xc0>)
 8004618:	f008 fc76 	bl	800cf08 <HAL_TIMEx_MasterConfigSynchronization>
 800461c:	4603      	mov	r3, r0
 800461e:	2b00      	cmp	r3, #0
 8004620:	d001      	beq.n	8004626 <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 8004622:	f000 fb5b 	bl	8004cdc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004626:	2360      	movs	r3, #96	; 0x60
 8004628:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800462a:	2300      	movs	r3, #0
 800462c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800462e:	2300      	movs	r3, #0
 8004630:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004632:	2300      	movs	r3, #0
 8004634:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8004636:	1d3b      	adds	r3, r7, #4
 8004638:	2208      	movs	r2, #8
 800463a:	4619      	mov	r1, r3
 800463c:	480c      	ldr	r0, [pc, #48]	; (8004670 <MX_TIM4_Init+0xc0>)
 800463e:	f008 f8ff 	bl	800c840 <HAL_TIM_PWM_ConfigChannel>
 8004642:	4603      	mov	r3, r0
 8004644:	2b00      	cmp	r3, #0
 8004646:	d001      	beq.n	800464c <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 8004648:	f000 fb48 	bl	8004cdc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800464c:	1d3b      	adds	r3, r7, #4
 800464e:	220c      	movs	r2, #12
 8004650:	4619      	mov	r1, r3
 8004652:	4807      	ldr	r0, [pc, #28]	; (8004670 <MX_TIM4_Init+0xc0>)
 8004654:	f008 f8f4 	bl	800c840 <HAL_TIM_PWM_ConfigChannel>
 8004658:	4603      	mov	r3, r0
 800465a:	2b00      	cmp	r3, #0
 800465c:	d001      	beq.n	8004662 <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 800465e:	f000 fb3d 	bl	8004cdc <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8004662:	4803      	ldr	r0, [pc, #12]	; (8004670 <MX_TIM4_Init+0xc0>)
 8004664:	f000 ff2a 	bl	80054bc <HAL_TIM_MspPostInit>

}
 8004668:	bf00      	nop
 800466a:	3728      	adds	r7, #40	; 0x28
 800466c:	46bd      	mov	sp, r7
 800466e:	bd80      	pop	{r7, pc}
 8004670:	20039878 	.word	0x20039878
 8004674:	40000800 	.word	0x40000800

08004678 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8004678:	b580      	push	{r7, lr}
 800467a:	b082      	sub	sp, #8
 800467c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800467e:	463b      	mov	r3, r7
 8004680:	2200      	movs	r2, #0
 8004682:	601a      	str	r2, [r3, #0]
 8004684:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8004686:	4b15      	ldr	r3, [pc, #84]	; (80046dc <MX_TIM6_Init+0x64>)
 8004688:	4a15      	ldr	r2, [pc, #84]	; (80046e0 <MX_TIM6_Init+0x68>)
 800468a:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 89;
 800468c:	4b13      	ldr	r3, [pc, #76]	; (80046dc <MX_TIM6_Init+0x64>)
 800468e:	2259      	movs	r2, #89	; 0x59
 8004690:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004692:	4b12      	ldr	r3, [pc, #72]	; (80046dc <MX_TIM6_Init+0x64>)
 8004694:	2200      	movs	r2, #0
 8004696:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 999;
 8004698:	4b10      	ldr	r3, [pc, #64]	; (80046dc <MX_TIM6_Init+0x64>)
 800469a:	f240 32e7 	movw	r2, #999	; 0x3e7
 800469e:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80046a0:	4b0e      	ldr	r3, [pc, #56]	; (80046dc <MX_TIM6_Init+0x64>)
 80046a2:	2280      	movs	r2, #128	; 0x80
 80046a4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80046a6:	480d      	ldr	r0, [pc, #52]	; (80046dc <MX_TIM6_Init+0x64>)
 80046a8:	f007 fe40 	bl	800c32c <HAL_TIM_Base_Init>
 80046ac:	4603      	mov	r3, r0
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d001      	beq.n	80046b6 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 80046b2:	f000 fb13 	bl	8004cdc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80046b6:	2300      	movs	r3, #0
 80046b8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80046ba:	2300      	movs	r3, #0
 80046bc:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80046be:	463b      	mov	r3, r7
 80046c0:	4619      	mov	r1, r3
 80046c2:	4806      	ldr	r0, [pc, #24]	; (80046dc <MX_TIM6_Init+0x64>)
 80046c4:	f008 fc20 	bl	800cf08 <HAL_TIMEx_MasterConfigSynchronization>
 80046c8:	4603      	mov	r3, r0
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d001      	beq.n	80046d2 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 80046ce:	f000 fb05 	bl	8004cdc <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80046d2:	bf00      	nop
 80046d4:	3708      	adds	r7, #8
 80046d6:	46bd      	mov	sp, r7
 80046d8:	bd80      	pop	{r7, pc}
 80046da:	bf00      	nop
 80046dc:	20039b14 	.word	0x20039b14
 80046e0:	40001000 	.word	0x40001000

080046e4 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 80046e4:	b580      	push	{r7, lr}
 80046e6:	b082      	sub	sp, #8
 80046e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80046ea:	463b      	mov	r3, r7
 80046ec:	2200      	movs	r2, #0
 80046ee:	601a      	str	r2, [r3, #0]
 80046f0:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80046f2:	4b14      	ldr	r3, [pc, #80]	; (8004744 <MX_TIM7_Init+0x60>)
 80046f4:	4a14      	ldr	r2, [pc, #80]	; (8004748 <MX_TIM7_Init+0x64>)
 80046f6:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 179;
 80046f8:	4b12      	ldr	r3, [pc, #72]	; (8004744 <MX_TIM7_Init+0x60>)
 80046fa:	22b3      	movs	r2, #179	; 0xb3
 80046fc:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80046fe:	4b11      	ldr	r3, [pc, #68]	; (8004744 <MX_TIM7_Init+0x60>)
 8004700:	2200      	movs	r2, #0
 8004702:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 49;
 8004704:	4b0f      	ldr	r3, [pc, #60]	; (8004744 <MX_TIM7_Init+0x60>)
 8004706:	2231      	movs	r2, #49	; 0x31
 8004708:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800470a:	4b0e      	ldr	r3, [pc, #56]	; (8004744 <MX_TIM7_Init+0x60>)
 800470c:	2280      	movs	r2, #128	; 0x80
 800470e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8004710:	480c      	ldr	r0, [pc, #48]	; (8004744 <MX_TIM7_Init+0x60>)
 8004712:	f007 fe0b 	bl	800c32c <HAL_TIM_Base_Init>
 8004716:	4603      	mov	r3, r0
 8004718:	2b00      	cmp	r3, #0
 800471a:	d001      	beq.n	8004720 <MX_TIM7_Init+0x3c>
  {
    Error_Handler();
 800471c:	f000 fade 	bl	8004cdc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004720:	2300      	movs	r3, #0
 8004722:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004724:	2300      	movs	r3, #0
 8004726:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8004728:	463b      	mov	r3, r7
 800472a:	4619      	mov	r1, r3
 800472c:	4805      	ldr	r0, [pc, #20]	; (8004744 <MX_TIM7_Init+0x60>)
 800472e:	f008 fbeb 	bl	800cf08 <HAL_TIMEx_MasterConfigSynchronization>
 8004732:	4603      	mov	r3, r0
 8004734:	2b00      	cmp	r3, #0
 8004736:	d001      	beq.n	800473c <MX_TIM7_Init+0x58>
  {
    Error_Handler();
 8004738:	f000 fad0 	bl	8004cdc <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 800473c:	bf00      	nop
 800473e:	3708      	adds	r7, #8
 8004740:	46bd      	mov	sp, r7
 8004742:	bd80      	pop	{r7, pc}
 8004744:	20039cb8 	.word	0x20039cb8
 8004748:	40001400 	.word	0x40001400

0800474c <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 800474c:	b580      	push	{r7, lr}
 800474e:	b08c      	sub	sp, #48	; 0x30
 8004750:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8004752:	f107 030c 	add.w	r3, r7, #12
 8004756:	2224      	movs	r2, #36	; 0x24
 8004758:	2100      	movs	r1, #0
 800475a:	4618      	mov	r0, r3
 800475c:	f00e fa2f 	bl	8012bbe <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004760:	1d3b      	adds	r3, r7, #4
 8004762:	2200      	movs	r2, #0
 8004764:	601a      	str	r2, [r3, #0]
 8004766:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8004768:	4b22      	ldr	r3, [pc, #136]	; (80047f4 <MX_TIM8_Init+0xa8>)
 800476a:	4a23      	ldr	r2, [pc, #140]	; (80047f8 <MX_TIM8_Init+0xac>)
 800476c:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 800476e:	4b21      	ldr	r3, [pc, #132]	; (80047f4 <MX_TIM8_Init+0xa8>)
 8004770:	2200      	movs	r2, #0
 8004772:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 8004774:	4b1f      	ldr	r3, [pc, #124]	; (80047f4 <MX_TIM8_Init+0xa8>)
 8004776:	2210      	movs	r2, #16
 8004778:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 800477a:	4b1e      	ldr	r3, [pc, #120]	; (80047f4 <MX_TIM8_Init+0xa8>)
 800477c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004780:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004782:	4b1c      	ldr	r3, [pc, #112]	; (80047f4 <MX_TIM8_Init+0xa8>)
 8004784:	2200      	movs	r2, #0
 8004786:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8004788:	4b1a      	ldr	r3, [pc, #104]	; (80047f4 <MX_TIM8_Init+0xa8>)
 800478a:	2200      	movs	r2, #0
 800478c:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800478e:	4b19      	ldr	r3, [pc, #100]	; (80047f4 <MX_TIM8_Init+0xa8>)
 8004790:	2200      	movs	r2, #0
 8004792:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8004794:	2303      	movs	r3, #3
 8004796:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8004798:	2300      	movs	r3, #0
 800479a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800479c:	2301      	movs	r3, #1
 800479e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80047a0:	2300      	movs	r3, #0
 80047a2:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80047a4:	2300      	movs	r3, #0
 80047a6:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80047a8:	2300      	movs	r3, #0
 80047aa:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80047ac:	2301      	movs	r3, #1
 80047ae:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80047b0:	2300      	movs	r3, #0
 80047b2:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80047b4:	2300      	movs	r3, #0
 80047b6:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 80047b8:	f107 030c 	add.w	r3, r7, #12
 80047bc:	4619      	mov	r1, r3
 80047be:	480d      	ldr	r0, [pc, #52]	; (80047f4 <MX_TIM8_Init+0xa8>)
 80047c0:	f007 fe6c 	bl	800c49c <HAL_TIM_Encoder_Init>
 80047c4:	4603      	mov	r3, r0
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d001      	beq.n	80047ce <MX_TIM8_Init+0x82>
  {
    Error_Handler();
 80047ca:	f000 fa87 	bl	8004cdc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80047ce:	2300      	movs	r3, #0
 80047d0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80047d2:	2300      	movs	r3, #0
 80047d4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80047d6:	1d3b      	adds	r3, r7, #4
 80047d8:	4619      	mov	r1, r3
 80047da:	4806      	ldr	r0, [pc, #24]	; (80047f4 <MX_TIM8_Init+0xa8>)
 80047dc:	f008 fb94 	bl	800cf08 <HAL_TIMEx_MasterConfigSynchronization>
 80047e0:	4603      	mov	r3, r0
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d001      	beq.n	80047ea <MX_TIM8_Init+0x9e>
  {
    Error_Handler();
 80047e6:	f000 fa79 	bl	8004cdc <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 80047ea:	bf00      	nop
 80047ec:	3730      	adds	r7, #48	; 0x30
 80047ee:	46bd      	mov	sp, r7
 80047f0:	bd80      	pop	{r7, pc}
 80047f2:	bf00      	nop
 80047f4:	20039838 	.word	0x20039838
 80047f8:	40010400 	.word	0x40010400

080047fc <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 80047fc:	b580      	push	{r7, lr}
 80047fe:	b088      	sub	sp, #32
 8004800:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM10_Init 0 */

  /* USER CODE END TIM10_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8004802:	1d3b      	adds	r3, r7, #4
 8004804:	2200      	movs	r2, #0
 8004806:	601a      	str	r2, [r3, #0]
 8004808:	605a      	str	r2, [r3, #4]
 800480a:	609a      	str	r2, [r3, #8]
 800480c:	60da      	str	r2, [r3, #12]
 800480e:	611a      	str	r2, [r3, #16]
 8004810:	615a      	str	r2, [r3, #20]
 8004812:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8004814:	4b1e      	ldr	r3, [pc, #120]	; (8004890 <MX_TIM10_Init+0x94>)
 8004816:	4a1f      	ldr	r2, [pc, #124]	; (8004894 <MX_TIM10_Init+0x98>)
 8004818:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 0;
 800481a:	4b1d      	ldr	r3, [pc, #116]	; (8004890 <MX_TIM10_Init+0x94>)
 800481c:	2200      	movs	r2, #0
 800481e:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004820:	4b1b      	ldr	r3, [pc, #108]	; (8004890 <MX_TIM10_Init+0x94>)
 8004822:	2200      	movs	r2, #0
 8004824:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 65535;
 8004826:	4b1a      	ldr	r3, [pc, #104]	; (8004890 <MX_TIM10_Init+0x94>)
 8004828:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800482c:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800482e:	4b18      	ldr	r3, [pc, #96]	; (8004890 <MX_TIM10_Init+0x94>)
 8004830:	2200      	movs	r2, #0
 8004832:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004834:	4b16      	ldr	r3, [pc, #88]	; (8004890 <MX_TIM10_Init+0x94>)
 8004836:	2200      	movs	r2, #0
 8004838:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 800483a:	4815      	ldr	r0, [pc, #84]	; (8004890 <MX_TIM10_Init+0x94>)
 800483c:	f007 fd76 	bl	800c32c <HAL_TIM_Base_Init>
 8004840:	4603      	mov	r3, r0
 8004842:	2b00      	cmp	r3, #0
 8004844:	d001      	beq.n	800484a <MX_TIM10_Init+0x4e>
  {
    Error_Handler();
 8004846:	f000 fa49 	bl	8004cdc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim10) != HAL_OK)
 800484a:	4811      	ldr	r0, [pc, #68]	; (8004890 <MX_TIM10_Init+0x94>)
 800484c:	f007 fdbd 	bl	800c3ca <HAL_TIM_PWM_Init>
 8004850:	4603      	mov	r3, r0
 8004852:	2b00      	cmp	r3, #0
 8004854:	d001      	beq.n	800485a <MX_TIM10_Init+0x5e>
  {
    Error_Handler();
 8004856:	f000 fa41 	bl	8004cdc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800485a:	2360      	movs	r3, #96	; 0x60
 800485c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800485e:	2300      	movs	r3, #0
 8004860:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004862:	2300      	movs	r3, #0
 8004864:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004866:	2300      	movs	r3, #0
 8004868:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800486a:	1d3b      	adds	r3, r7, #4
 800486c:	2200      	movs	r2, #0
 800486e:	4619      	mov	r1, r3
 8004870:	4807      	ldr	r0, [pc, #28]	; (8004890 <MX_TIM10_Init+0x94>)
 8004872:	f007 ffe5 	bl	800c840 <HAL_TIM_PWM_ConfigChannel>
 8004876:	4603      	mov	r3, r0
 8004878:	2b00      	cmp	r3, #0
 800487a:	d001      	beq.n	8004880 <MX_TIM10_Init+0x84>
  {
    Error_Handler();
 800487c:	f000 fa2e 	bl	8004cdc <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */
  HAL_TIM_MspPostInit(&htim10);
 8004880:	4803      	ldr	r0, [pc, #12]	; (8004890 <MX_TIM10_Init+0x94>)
 8004882:	f000 fe1b 	bl	80054bc <HAL_TIM_MspPostInit>

}
 8004886:	bf00      	nop
 8004888:	3720      	adds	r7, #32
 800488a:	46bd      	mov	sp, r7
 800488c:	bd80      	pop	{r7, pc}
 800488e:	bf00      	nop
 8004890:	20039954 	.word	0x20039954
 8004894:	40014400 	.word	0x40014400

08004898 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 8004898:	b580      	push	{r7, lr}
 800489a:	b088      	sub	sp, #32
 800489c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM11_Init 0 */

  /* USER CODE END TIM11_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800489e:	1d3b      	adds	r3, r7, #4
 80048a0:	2200      	movs	r2, #0
 80048a2:	601a      	str	r2, [r3, #0]
 80048a4:	605a      	str	r2, [r3, #4]
 80048a6:	609a      	str	r2, [r3, #8]
 80048a8:	60da      	str	r2, [r3, #12]
 80048aa:	611a      	str	r2, [r3, #16]
 80048ac:	615a      	str	r2, [r3, #20]
 80048ae:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 80048b0:	4b1e      	ldr	r3, [pc, #120]	; (800492c <MX_TIM11_Init+0x94>)
 80048b2:	4a1f      	ldr	r2, [pc, #124]	; (8004930 <MX_TIM11_Init+0x98>)
 80048b4:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 0;
 80048b6:	4b1d      	ldr	r3, [pc, #116]	; (800492c <MX_TIM11_Init+0x94>)
 80048b8:	2200      	movs	r2, #0
 80048ba:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 80048bc:	4b1b      	ldr	r3, [pc, #108]	; (800492c <MX_TIM11_Init+0x94>)
 80048be:	2200      	movs	r2, #0
 80048c0:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 65535;
 80048c2:	4b1a      	ldr	r3, [pc, #104]	; (800492c <MX_TIM11_Init+0x94>)
 80048c4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80048c8:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80048ca:	4b18      	ldr	r3, [pc, #96]	; (800492c <MX_TIM11_Init+0x94>)
 80048cc:	2200      	movs	r2, #0
 80048ce:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80048d0:	4b16      	ldr	r3, [pc, #88]	; (800492c <MX_TIM11_Init+0x94>)
 80048d2:	2200      	movs	r2, #0
 80048d4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 80048d6:	4815      	ldr	r0, [pc, #84]	; (800492c <MX_TIM11_Init+0x94>)
 80048d8:	f007 fd28 	bl	800c32c <HAL_TIM_Base_Init>
 80048dc:	4603      	mov	r3, r0
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d001      	beq.n	80048e6 <MX_TIM11_Init+0x4e>
  {
    Error_Handler();
 80048e2:	f000 f9fb 	bl	8004cdc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim11) != HAL_OK)
 80048e6:	4811      	ldr	r0, [pc, #68]	; (800492c <MX_TIM11_Init+0x94>)
 80048e8:	f007 fd6f 	bl	800c3ca <HAL_TIM_PWM_Init>
 80048ec:	4603      	mov	r3, r0
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d001      	beq.n	80048f6 <MX_TIM11_Init+0x5e>
  {
    Error_Handler();
 80048f2:	f000 f9f3 	bl	8004cdc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80048f6:	2360      	movs	r3, #96	; 0x60
 80048f8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80048fa:	2300      	movs	r3, #0
 80048fc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80048fe:	2300      	movs	r3, #0
 8004900:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004902:	2300      	movs	r3, #0
 8004904:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004906:	1d3b      	adds	r3, r7, #4
 8004908:	2200      	movs	r2, #0
 800490a:	4619      	mov	r1, r3
 800490c:	4807      	ldr	r0, [pc, #28]	; (800492c <MX_TIM11_Init+0x94>)
 800490e:	f007 ff97 	bl	800c840 <HAL_TIM_PWM_ConfigChannel>
 8004912:	4603      	mov	r3, r0
 8004914:	2b00      	cmp	r3, #0
 8004916:	d001      	beq.n	800491c <MX_TIM11_Init+0x84>
  {
    Error_Handler();
 8004918:	f000 f9e0 	bl	8004cdc <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */
  HAL_TIM_MspPostInit(&htim11);
 800491c:	4803      	ldr	r0, [pc, #12]	; (800492c <MX_TIM11_Init+0x94>)
 800491e:	f000 fdcd 	bl	80054bc <HAL_TIM_MspPostInit>

}
 8004922:	bf00      	nop
 8004924:	3720      	adds	r7, #32
 8004926:	46bd      	mov	sp, r7
 8004928:	bd80      	pop	{r7, pc}
 800492a:	bf00      	nop
 800492c:	20039a74 	.word	0x20039a74
 8004930:	40014800 	.word	0x40014800

08004934 <MX_TIM13_Init>:
  * @brief TIM13 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM13_Init(void)
{
 8004934:	b580      	push	{r7, lr}
 8004936:	af00      	add	r7, sp, #0
  /* USER CODE END TIM13_Init 0 */

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 8004938:	4b0e      	ldr	r3, [pc, #56]	; (8004974 <MX_TIM13_Init+0x40>)
 800493a:	4a0f      	ldr	r2, [pc, #60]	; (8004978 <MX_TIM13_Init+0x44>)
 800493c:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 89;
 800493e:	4b0d      	ldr	r3, [pc, #52]	; (8004974 <MX_TIM13_Init+0x40>)
 8004940:	2259      	movs	r2, #89	; 0x59
 8004942:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004944:	4b0b      	ldr	r3, [pc, #44]	; (8004974 <MX_TIM13_Init+0x40>)
 8004946:	2200      	movs	r2, #0
 8004948:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 9999;
 800494a:	4b0a      	ldr	r3, [pc, #40]	; (8004974 <MX_TIM13_Init+0x40>)
 800494c:	f242 720f 	movw	r2, #9999	; 0x270f
 8004950:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004952:	4b08      	ldr	r3, [pc, #32]	; (8004974 <MX_TIM13_Init+0x40>)
 8004954:	2200      	movs	r2, #0
 8004956:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004958:	4b06      	ldr	r3, [pc, #24]	; (8004974 <MX_TIM13_Init+0x40>)
 800495a:	2280      	movs	r2, #128	; 0x80
 800495c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 800495e:	4805      	ldr	r0, [pc, #20]	; (8004974 <MX_TIM13_Init+0x40>)
 8004960:	f007 fce4 	bl	800c32c <HAL_TIM_Base_Init>
 8004964:	4603      	mov	r3, r0
 8004966:	2b00      	cmp	r3, #0
 8004968:	d001      	beq.n	800496e <MX_TIM13_Init+0x3a>
  {
    Error_Handler();
 800496a:	f000 f9b7 	bl	8004cdc <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */

}
 800496e:	bf00      	nop
 8004970:	bd80      	pop	{r7, pc}
 8004972:	bf00      	nop
 8004974:	20039a34 	.word	0x20039a34
 8004978:	40001c00 	.word	0x40001c00

0800497c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800497c:	b580      	push	{r7, lr}
 800497e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8004980:	4b11      	ldr	r3, [pc, #68]	; (80049c8 <MX_USART2_UART_Init+0x4c>)
 8004982:	4a12      	ldr	r2, [pc, #72]	; (80049cc <MX_USART2_UART_Init+0x50>)
 8004984:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8004986:	4b10      	ldr	r3, [pc, #64]	; (80049c8 <MX_USART2_UART_Init+0x4c>)
 8004988:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800498c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800498e:	4b0e      	ldr	r3, [pc, #56]	; (80049c8 <MX_USART2_UART_Init+0x4c>)
 8004990:	2200      	movs	r2, #0
 8004992:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8004994:	4b0c      	ldr	r3, [pc, #48]	; (80049c8 <MX_USART2_UART_Init+0x4c>)
 8004996:	2200      	movs	r2, #0
 8004998:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800499a:	4b0b      	ldr	r3, [pc, #44]	; (80049c8 <MX_USART2_UART_Init+0x4c>)
 800499c:	2200      	movs	r2, #0
 800499e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80049a0:	4b09      	ldr	r3, [pc, #36]	; (80049c8 <MX_USART2_UART_Init+0x4c>)
 80049a2:	220c      	movs	r2, #12
 80049a4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80049a6:	4b08      	ldr	r3, [pc, #32]	; (80049c8 <MX_USART2_UART_Init+0x4c>)
 80049a8:	2200      	movs	r2, #0
 80049aa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80049ac:	4b06      	ldr	r3, [pc, #24]	; (80049c8 <MX_USART2_UART_Init+0x4c>)
 80049ae:	2200      	movs	r2, #0
 80049b0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80049b2:	4805      	ldr	r0, [pc, #20]	; (80049c8 <MX_USART2_UART_Init+0x4c>)
 80049b4:	f008 fb8a 	bl	800d0cc <HAL_UART_Init>
 80049b8:	4603      	mov	r3, r0
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d001      	beq.n	80049c2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80049be:	f000 f98d 	bl	8004cdc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80049c2:	bf00      	nop
 80049c4:	bd80      	pop	{r7, pc}
 80049c6:	bf00      	nop
 80049c8:	20039c18 	.word	0x20039c18
 80049cc:	40004400 	.word	0x40004400

080049d0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80049d0:	b580      	push	{r7, lr}
 80049d2:	b082      	sub	sp, #8
 80049d4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80049d6:	2300      	movs	r3, #0
 80049d8:	607b      	str	r3, [r7, #4]
 80049da:	4b14      	ldr	r3, [pc, #80]	; (8004a2c <MX_DMA_Init+0x5c>)
 80049dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049de:	4a13      	ldr	r2, [pc, #76]	; (8004a2c <MX_DMA_Init+0x5c>)
 80049e0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80049e4:	6313      	str	r3, [r2, #48]	; 0x30
 80049e6:	4b11      	ldr	r3, [pc, #68]	; (8004a2c <MX_DMA_Init+0x5c>)
 80049e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049ea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80049ee:	607b      	str	r3, [r7, #4]
 80049f0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 80049f2:	2200      	movs	r2, #0
 80049f4:	2100      	movs	r1, #0
 80049f6:	203a      	movs	r0, #58	; 0x3a
 80049f8:	f003 f84b 	bl	8007a92 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80049fc:	203a      	movs	r0, #58	; 0x3a
 80049fe:	f003 f864 	bl	8007aca <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 8004a02:	2200      	movs	r2, #0
 8004a04:	2100      	movs	r1, #0
 8004a06:	203b      	movs	r0, #59	; 0x3b
 8004a08:	f003 f843 	bl	8007a92 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8004a0c:	203b      	movs	r0, #59	; 0x3b
 8004a0e:	f003 f85c 	bl	8007aca <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 8004a12:	2200      	movs	r2, #0
 8004a14:	2100      	movs	r1, #0
 8004a16:	2045      	movs	r0, #69	; 0x45
 8004a18:	f003 f83b 	bl	8007a92 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8004a1c:	2045      	movs	r0, #69	; 0x45
 8004a1e:	f003 f854 	bl	8007aca <HAL_NVIC_EnableIRQ>

}
 8004a22:	bf00      	nop
 8004a24:	3708      	adds	r7, #8
 8004a26:	46bd      	mov	sp, r7
 8004a28:	bd80      	pop	{r7, pc}
 8004a2a:	bf00      	nop
 8004a2c:	40023800 	.word	0x40023800

08004a30 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004a30:	b580      	push	{r7, lr}
 8004a32:	b08c      	sub	sp, #48	; 0x30
 8004a34:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a36:	f107 031c 	add.w	r3, r7, #28
 8004a3a:	2200      	movs	r2, #0
 8004a3c:	601a      	str	r2, [r3, #0]
 8004a3e:	605a      	str	r2, [r3, #4]
 8004a40:	609a      	str	r2, [r3, #8]
 8004a42:	60da      	str	r2, [r3, #12]
 8004a44:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8004a46:	2300      	movs	r3, #0
 8004a48:	61bb      	str	r3, [r7, #24]
 8004a4a:	4b9c      	ldr	r3, [pc, #624]	; (8004cbc <MX_GPIO_Init+0x28c>)
 8004a4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a4e:	4a9b      	ldr	r2, [pc, #620]	; (8004cbc <MX_GPIO_Init+0x28c>)
 8004a50:	f043 0310 	orr.w	r3, r3, #16
 8004a54:	6313      	str	r3, [r2, #48]	; 0x30
 8004a56:	4b99      	ldr	r3, [pc, #612]	; (8004cbc <MX_GPIO_Init+0x28c>)
 8004a58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a5a:	f003 0310 	and.w	r3, r3, #16
 8004a5e:	61bb      	str	r3, [r7, #24]
 8004a60:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8004a62:	2300      	movs	r3, #0
 8004a64:	617b      	str	r3, [r7, #20]
 8004a66:	4b95      	ldr	r3, [pc, #596]	; (8004cbc <MX_GPIO_Init+0x28c>)
 8004a68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a6a:	4a94      	ldr	r2, [pc, #592]	; (8004cbc <MX_GPIO_Init+0x28c>)
 8004a6c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004a70:	6313      	str	r3, [r2, #48]	; 0x30
 8004a72:	4b92      	ldr	r3, [pc, #584]	; (8004cbc <MX_GPIO_Init+0x28c>)
 8004a74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a76:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a7a:	617b      	str	r3, [r7, #20]
 8004a7c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004a7e:	2300      	movs	r3, #0
 8004a80:	613b      	str	r3, [r7, #16]
 8004a82:	4b8e      	ldr	r3, [pc, #568]	; (8004cbc <MX_GPIO_Init+0x28c>)
 8004a84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a86:	4a8d      	ldr	r2, [pc, #564]	; (8004cbc <MX_GPIO_Init+0x28c>)
 8004a88:	f043 0304 	orr.w	r3, r3, #4
 8004a8c:	6313      	str	r3, [r2, #48]	; 0x30
 8004a8e:	4b8b      	ldr	r3, [pc, #556]	; (8004cbc <MX_GPIO_Init+0x28c>)
 8004a90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a92:	f003 0304 	and.w	r3, r3, #4
 8004a96:	613b      	str	r3, [r7, #16]
 8004a98:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004a9a:	2300      	movs	r3, #0
 8004a9c:	60fb      	str	r3, [r7, #12]
 8004a9e:	4b87      	ldr	r3, [pc, #540]	; (8004cbc <MX_GPIO_Init+0x28c>)
 8004aa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004aa2:	4a86      	ldr	r2, [pc, #536]	; (8004cbc <MX_GPIO_Init+0x28c>)
 8004aa4:	f043 0301 	orr.w	r3, r3, #1
 8004aa8:	6313      	str	r3, [r2, #48]	; 0x30
 8004aaa:	4b84      	ldr	r3, [pc, #528]	; (8004cbc <MX_GPIO_Init+0x28c>)
 8004aac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004aae:	f003 0301 	and.w	r3, r3, #1
 8004ab2:	60fb      	str	r3, [r7, #12]
 8004ab4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004ab6:	2300      	movs	r3, #0
 8004ab8:	60bb      	str	r3, [r7, #8]
 8004aba:	4b80      	ldr	r3, [pc, #512]	; (8004cbc <MX_GPIO_Init+0x28c>)
 8004abc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004abe:	4a7f      	ldr	r2, [pc, #508]	; (8004cbc <MX_GPIO_Init+0x28c>)
 8004ac0:	f043 0302 	orr.w	r3, r3, #2
 8004ac4:	6313      	str	r3, [r2, #48]	; 0x30
 8004ac6:	4b7d      	ldr	r3, [pc, #500]	; (8004cbc <MX_GPIO_Init+0x28c>)
 8004ac8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004aca:	f003 0302 	and.w	r3, r3, #2
 8004ace:	60bb      	str	r3, [r7, #8]
 8004ad0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8004ad2:	2300      	movs	r3, #0
 8004ad4:	607b      	str	r3, [r7, #4]
 8004ad6:	4b79      	ldr	r3, [pc, #484]	; (8004cbc <MX_GPIO_Init+0x28c>)
 8004ad8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ada:	4a78      	ldr	r2, [pc, #480]	; (8004cbc <MX_GPIO_Init+0x28c>)
 8004adc:	f043 0308 	orr.w	r3, r3, #8
 8004ae0:	6313      	str	r3, [r2, #48]	; 0x30
 8004ae2:	4b76      	ldr	r3, [pc, #472]	; (8004cbc <MX_GPIO_Init+0x28c>)
 8004ae4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ae6:	f003 0308 	and.w	r3, r3, #8
 8004aea:	607b      	str	r3, [r7, #4]
 8004aec:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_14, GPIO_PIN_RESET);
 8004aee:	2200      	movs	r2, #0
 8004af0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004af4:	4872      	ldr	r0, [pc, #456]	; (8004cc0 <MX_GPIO_Init+0x290>)
 8004af6:	f003 fd61 	bl	80085bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 8004afa:	2200      	movs	r2, #0
 8004afc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004b00:	4870      	ldr	r0, [pc, #448]	; (8004cc4 <MX_GPIO_Init+0x294>)
 8004b02:	f003 fd5b 	bl	80085bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);
 8004b06:	2200      	movs	r2, #0
 8004b08:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8004b0c:	486e      	ldr	r0, [pc, #440]	; (8004cc8 <MX_GPIO_Init+0x298>)
 8004b0e:	f003 fd55 	bl	80085bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8004b12:	2200      	movs	r2, #0
 8004b14:	f44f 51f8 	mov.w	r1, #7936	; 0x1f00
 8004b18:	486c      	ldr	r0, [pc, #432]	; (8004ccc <MX_GPIO_Init+0x29c>)
 8004b1a:	f003 fd4f 	bl	80085bc <HAL_GPIO_WritePin>
                          |GPIO_PIN_12, GPIO_PIN_RESET);

  /*Configure GPIO pin : PE2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004b1e:	2304      	movs	r3, #4
 8004b20:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8004b22:	4b6b      	ldr	r3, [pc, #428]	; (8004cd0 <MX_GPIO_Init+0x2a0>)
 8004b24:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b26:	2300      	movs	r3, #0
 8004b28:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004b2a:	f107 031c 	add.w	r3, r7, #28
 8004b2e:	4619      	mov	r1, r3
 8004b30:	4863      	ldr	r0, [pc, #396]	; (8004cc0 <MX_GPIO_Init+0x290>)
 8004b32:	f003 fb81 	bl	8008238 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8004b36:	230f      	movs	r3, #15
 8004b38:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004b3a:	2303      	movs	r3, #3
 8004b3c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b3e:	2300      	movs	r3, #0
 8004b40:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004b42:	f107 031c 	add.w	r3, r7, #28
 8004b46:	4619      	mov	r1, r3
 8004b48:	4862      	ldr	r0, [pc, #392]	; (8004cd4 <MX_GPIO_Init+0x2a4>)
 8004b4a:	f003 fb75 	bl	8008238 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8004b4e:	23e1      	movs	r3, #225	; 0xe1
 8004b50:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004b52:	2303      	movs	r3, #3
 8004b54:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b56:	2300      	movs	r3, #0
 8004b58:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004b5a:	f107 031c 	add.w	r3, r7, #28
 8004b5e:	4619      	mov	r1, r3
 8004b60:	485a      	ldr	r0, [pc, #360]	; (8004ccc <MX_GPIO_Init+0x29c>)
 8004b62:	f003 fb69 	bl	8008238 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8004b66:	2303      	movs	r3, #3
 8004b68:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004b6a:	2303      	movs	r3, #3
 8004b6c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b6e:	2300      	movs	r3, #0
 8004b70:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004b72:	f107 031c 	add.w	r3, r7, #28
 8004b76:	4619      	mov	r1, r3
 8004b78:	4852      	ldr	r0, [pc, #328]	; (8004cc4 <MX_GPIO_Init+0x294>)
 8004b7a:	f003 fb5d 	bl	8008238 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004b7e:	2304      	movs	r3, #4
 8004b80:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004b82:	2300      	movs	r3, #0
 8004b84:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004b86:	2301      	movs	r3, #1
 8004b88:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004b8a:	f107 031c 	add.w	r3, r7, #28
 8004b8e:	4619      	mov	r1, r3
 8004b90:	484c      	ldr	r0, [pc, #304]	; (8004cc4 <MX_GPIO_Init+0x294>)
 8004b92:	f003 fb51 	bl	8008238 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE7 PE8 PE10 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_10;
 8004b96:	f44f 63b0 	mov.w	r3, #1408	; 0x580
 8004b9a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004b9c:	2300      	movs	r3, #0
 8004b9e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004ba0:	2301      	movs	r3, #1
 8004ba2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004ba4:	f107 031c 	add.w	r3, r7, #28
 8004ba8:	4619      	mov	r1, r3
 8004baa:	4845      	ldr	r0, [pc, #276]	; (8004cc0 <MX_GPIO_Init+0x290>)
 8004bac:	f003 fb44 	bl	8008238 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8004bb0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004bb4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004bb6:	2301      	movs	r3, #1
 8004bb8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004bba:	2300      	movs	r3, #0
 8004bbc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004bbe:	2300      	movs	r3, #0
 8004bc0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004bc2:	f107 031c 	add.w	r3, r7, #28
 8004bc6:	4619      	mov	r1, r3
 8004bc8:	483d      	ldr	r0, [pc, #244]	; (8004cc0 <MX_GPIO_Init+0x290>)
 8004bca:	f003 fb35 	bl	8008238 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8004bce:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004bd2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004bd4:	2301      	movs	r3, #1
 8004bd6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004bd8:	2300      	movs	r3, #0
 8004bda:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004bdc:	2300      	movs	r3, #0
 8004bde:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004be0:	f107 031c 	add.w	r3, r7, #28
 8004be4:	4619      	mov	r1, r3
 8004be6:	4837      	ldr	r0, [pc, #220]	; (8004cc4 <MX_GPIO_Init+0x294>)
 8004be8:	f003 fb26 	bl	8008238 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8004bec:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004bf0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004bf2:	4b39      	ldr	r3, [pc, #228]	; (8004cd8 <MX_GPIO_Init+0x2a8>)
 8004bf4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004bf6:	2300      	movs	r3, #0
 8004bf8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004bfa:	f107 031c 	add.w	r3, r7, #28
 8004bfe:	4619      	mov	r1, r3
 8004c00:	4831      	ldr	r0, [pc, #196]	; (8004cc8 <MX_GPIO_Init+0x298>)
 8004c02:	f003 fb19 	bl	8008238 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004c06:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004c0a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004c0c:	2301      	movs	r3, #1
 8004c0e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c10:	2300      	movs	r3, #0
 8004c12:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c14:	2300      	movs	r3, #0
 8004c16:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004c18:	f107 031c 	add.w	r3, r7, #28
 8004c1c:	4619      	mov	r1, r3
 8004c1e:	482a      	ldr	r0, [pc, #168]	; (8004cc8 <MX_GPIO_Init+0x298>)
 8004c20:	f003 fb0a 	bl	8008238 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8004c24:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004c28:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004c2a:	2301      	movs	r3, #1
 8004c2c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004c2e:	2301      	movs	r3, #1
 8004c30:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c32:	2300      	movs	r3, #0
 8004c34:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004c36:	f107 031c 	add.w	r3, r7, #28
 8004c3a:	4619      	mov	r1, r3
 8004c3c:	4822      	ldr	r0, [pc, #136]	; (8004cc8 <MX_GPIO_Init+0x298>)
 8004c3e:	f003 fafb 	bl	8008238 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA9 PA10 PA11
                           PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8004c42:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8004c46:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004c48:	2301      	movs	r3, #1
 8004c4a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c4c:	2300      	movs	r3, #0
 8004c4e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c50:	2300      	movs	r3, #0
 8004c52:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004c54:	f107 031c 	add.w	r3, r7, #28
 8004c58:	4619      	mov	r1, r3
 8004c5a:	481c      	ldr	r0, [pc, #112]	; (8004ccc <MX_GPIO_Init+0x29c>)
 8004c5c:	f003 faec 	bl	8008238 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8004c60:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004c64:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004c66:	2300      	movs	r3, #0
 8004c68:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c6a:	2300      	movs	r3, #0
 8004c6c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004c6e:	f107 031c 	add.w	r3, r7, #28
 8004c72:	4619      	mov	r1, r3
 8004c74:	4815      	ldr	r0, [pc, #84]	; (8004ccc <MX_GPIO_Init+0x29c>)
 8004c76:	f003 fadf 	bl	8008238 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD0 PD1 PD3 PD4
                           PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_4
 8004c7a:	239b      	movs	r3, #155	; 0x9b
 8004c7c:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004c7e:	2300      	movs	r3, #0
 8004c80:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004c82:	2301      	movs	r3, #1
 8004c84:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004c86:	f107 031c 	add.w	r3, r7, #28
 8004c8a:	4619      	mov	r1, r3
 8004c8c:	480e      	ldr	r0, [pc, #56]	; (8004cc8 <MX_GPIO_Init+0x298>)
 8004c8e:	f003 fad3 	bl	8008238 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8004c92:	2200      	movs	r2, #0
 8004c94:	2100      	movs	r1, #0
 8004c96:	2008      	movs	r0, #8
 8004c98:	f002 fefb 	bl	8007a92 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8004c9c:	2008      	movs	r0, #8
 8004c9e:	f002 ff14 	bl	8007aca <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8004ca2:	2200      	movs	r2, #0
 8004ca4:	2100      	movs	r1, #0
 8004ca6:	2017      	movs	r0, #23
 8004ca8:	f002 fef3 	bl	8007a92 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8004cac:	2017      	movs	r0, #23
 8004cae:	f002 ff0c 	bl	8007aca <HAL_NVIC_EnableIRQ>

}
 8004cb2:	bf00      	nop
 8004cb4:	3730      	adds	r7, #48	; 0x30
 8004cb6:	46bd      	mov	sp, r7
 8004cb8:	bd80      	pop	{r7, pc}
 8004cba:	bf00      	nop
 8004cbc:	40023800 	.word	0x40023800
 8004cc0:	40021000 	.word	0x40021000
 8004cc4:	40020400 	.word	0x40020400
 8004cc8:	40020c00 	.word	0x40020c00
 8004ccc:	40020000 	.word	0x40020000
 8004cd0:	10310000 	.word	0x10310000
 8004cd4:	40020800 	.word	0x40020800
 8004cd8:	10110000 	.word	0x10110000

08004cdc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004cdc:	b480      	push	{r7}
 8004cde:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004ce0:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004ce2:	e7fe      	b.n	8004ce2 <Error_Handler+0x6>

08004ce4 <path_following_initialize>:
  /* End of Outputs for SubSystem: '<Root>/path_following' */
}

/* Model initialize function */
void path_following_initialize(void)
{
 8004ce4:	b480      	push	{r7}
 8004ce6:	af00      	add	r7, sp, #0
  /* (no initialization code required) */
}
 8004ce8:	bf00      	nop
 8004cea:	46bd      	mov	sp, r7
 8004cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf0:	4770      	bx	lr
	...

08004cf4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004cf4:	b480      	push	{r7}
 8004cf6:	b083      	sub	sp, #12
 8004cf8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004cfa:	2300      	movs	r3, #0
 8004cfc:	607b      	str	r3, [r7, #4]
 8004cfe:	4b10      	ldr	r3, [pc, #64]	; (8004d40 <HAL_MspInit+0x4c>)
 8004d00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d02:	4a0f      	ldr	r2, [pc, #60]	; (8004d40 <HAL_MspInit+0x4c>)
 8004d04:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004d08:	6453      	str	r3, [r2, #68]	; 0x44
 8004d0a:	4b0d      	ldr	r3, [pc, #52]	; (8004d40 <HAL_MspInit+0x4c>)
 8004d0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d0e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004d12:	607b      	str	r3, [r7, #4]
 8004d14:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004d16:	2300      	movs	r3, #0
 8004d18:	603b      	str	r3, [r7, #0]
 8004d1a:	4b09      	ldr	r3, [pc, #36]	; (8004d40 <HAL_MspInit+0x4c>)
 8004d1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d1e:	4a08      	ldr	r2, [pc, #32]	; (8004d40 <HAL_MspInit+0x4c>)
 8004d20:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004d24:	6413      	str	r3, [r2, #64]	; 0x40
 8004d26:	4b06      	ldr	r3, [pc, #24]	; (8004d40 <HAL_MspInit+0x4c>)
 8004d28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d2e:	603b      	str	r3, [r7, #0]
 8004d30:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004d32:	bf00      	nop
 8004d34:	370c      	adds	r7, #12
 8004d36:	46bd      	mov	sp, r7
 8004d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d3c:	4770      	bx	lr
 8004d3e:	bf00      	nop
 8004d40:	40023800 	.word	0x40023800

08004d44 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004d44:	b580      	push	{r7, lr}
 8004d46:	b08c      	sub	sp, #48	; 0x30
 8004d48:	af00      	add	r7, sp, #0
 8004d4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004d4c:	f107 031c 	add.w	r3, r7, #28
 8004d50:	2200      	movs	r2, #0
 8004d52:	601a      	str	r2, [r3, #0]
 8004d54:	605a      	str	r2, [r3, #4]
 8004d56:	609a      	str	r2, [r3, #8]
 8004d58:	60da      	str	r2, [r3, #12]
 8004d5a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC2)
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	4a4a      	ldr	r2, [pc, #296]	; (8004e8c <HAL_ADC_MspInit+0x148>)
 8004d62:	4293      	cmp	r3, r2
 8004d64:	f040 808e 	bne.w	8004e84 <HAL_ADC_MspInit+0x140>
  {
  /* USER CODE BEGIN ADC2_MspInit 0 */

  /* USER CODE END ADC2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC2_CLK_ENABLE();
 8004d68:	2300      	movs	r3, #0
 8004d6a:	61bb      	str	r3, [r7, #24]
 8004d6c:	4b48      	ldr	r3, [pc, #288]	; (8004e90 <HAL_ADC_MspInit+0x14c>)
 8004d6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d70:	4a47      	ldr	r2, [pc, #284]	; (8004e90 <HAL_ADC_MspInit+0x14c>)
 8004d72:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004d76:	6453      	str	r3, [r2, #68]	; 0x44
 8004d78:	4b45      	ldr	r3, [pc, #276]	; (8004e90 <HAL_ADC_MspInit+0x14c>)
 8004d7a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d7c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004d80:	61bb      	str	r3, [r7, #24]
 8004d82:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004d84:	2300      	movs	r3, #0
 8004d86:	617b      	str	r3, [r7, #20]
 8004d88:	4b41      	ldr	r3, [pc, #260]	; (8004e90 <HAL_ADC_MspInit+0x14c>)
 8004d8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d8c:	4a40      	ldr	r2, [pc, #256]	; (8004e90 <HAL_ADC_MspInit+0x14c>)
 8004d8e:	f043 0304 	orr.w	r3, r3, #4
 8004d92:	6313      	str	r3, [r2, #48]	; 0x30
 8004d94:	4b3e      	ldr	r3, [pc, #248]	; (8004e90 <HAL_ADC_MspInit+0x14c>)
 8004d96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d98:	f003 0304 	and.w	r3, r3, #4
 8004d9c:	617b      	str	r3, [r7, #20]
 8004d9e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004da0:	2300      	movs	r3, #0
 8004da2:	613b      	str	r3, [r7, #16]
 8004da4:	4b3a      	ldr	r3, [pc, #232]	; (8004e90 <HAL_ADC_MspInit+0x14c>)
 8004da6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004da8:	4a39      	ldr	r2, [pc, #228]	; (8004e90 <HAL_ADC_MspInit+0x14c>)
 8004daa:	f043 0301 	orr.w	r3, r3, #1
 8004dae:	6313      	str	r3, [r2, #48]	; 0x30
 8004db0:	4b37      	ldr	r3, [pc, #220]	; (8004e90 <HAL_ADC_MspInit+0x14c>)
 8004db2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004db4:	f003 0301 	and.w	r3, r3, #1
 8004db8:	613b      	str	r3, [r7, #16]
 8004dba:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004dbc:	2300      	movs	r3, #0
 8004dbe:	60fb      	str	r3, [r7, #12]
 8004dc0:	4b33      	ldr	r3, [pc, #204]	; (8004e90 <HAL_ADC_MspInit+0x14c>)
 8004dc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dc4:	4a32      	ldr	r2, [pc, #200]	; (8004e90 <HAL_ADC_MspInit+0x14c>)
 8004dc6:	f043 0302 	orr.w	r3, r3, #2
 8004dca:	6313      	str	r3, [r2, #48]	; 0x30
 8004dcc:	4b30      	ldr	r3, [pc, #192]	; (8004e90 <HAL_ADC_MspInit+0x14c>)
 8004dce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dd0:	f003 0302 	and.w	r3, r3, #2
 8004dd4:	60fb      	str	r3, [r7, #12]
 8004dd6:	68fb      	ldr	r3, [r7, #12]
    PA6     ------> ADC2_IN6
    PA7     ------> ADC2_IN7
    PB0     ------> ADC2_IN8
    PB1     ------> ADC2_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8004dd8:	230f      	movs	r3, #15
 8004dda:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004ddc:	2303      	movs	r3, #3
 8004dde:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004de0:	2300      	movs	r3, #0
 8004de2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004de4:	f107 031c 	add.w	r3, r7, #28
 8004de8:	4619      	mov	r1, r3
 8004dea:	482a      	ldr	r0, [pc, #168]	; (8004e94 <HAL_ADC_MspInit+0x150>)
 8004dec:	f003 fa24 	bl	8008238 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8004df0:	23ff      	movs	r3, #255	; 0xff
 8004df2:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004df4:	2303      	movs	r3, #3
 8004df6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004df8:	2300      	movs	r3, #0
 8004dfa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004dfc:	f107 031c 	add.w	r3, r7, #28
 8004e00:	4619      	mov	r1, r3
 8004e02:	4825      	ldr	r0, [pc, #148]	; (8004e98 <HAL_ADC_MspInit+0x154>)
 8004e04:	f003 fa18 	bl	8008238 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8004e08:	2303      	movs	r3, #3
 8004e0a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004e0c:	2303      	movs	r3, #3
 8004e0e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e10:	2300      	movs	r3, #0
 8004e12:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004e14:	f107 031c 	add.w	r3, r7, #28
 8004e18:	4619      	mov	r1, r3
 8004e1a:	4820      	ldr	r0, [pc, #128]	; (8004e9c <HAL_ADC_MspInit+0x158>)
 8004e1c:	f003 fa0c 	bl	8008238 <HAL_GPIO_Init>

    /* ADC2 DMA Init */
    /* ADC2 Init */
    hdma_adc2.Instance = DMA2_Stream2;
 8004e20:	4b1f      	ldr	r3, [pc, #124]	; (8004ea0 <HAL_ADC_MspInit+0x15c>)
 8004e22:	4a20      	ldr	r2, [pc, #128]	; (8004ea4 <HAL_ADC_MspInit+0x160>)
 8004e24:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 8004e26:	4b1e      	ldr	r3, [pc, #120]	; (8004ea0 <HAL_ADC_MspInit+0x15c>)
 8004e28:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004e2c:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004e2e:	4b1c      	ldr	r3, [pc, #112]	; (8004ea0 <HAL_ADC_MspInit+0x15c>)
 8004e30:	2200      	movs	r2, #0
 8004e32:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8004e34:	4b1a      	ldr	r3, [pc, #104]	; (8004ea0 <HAL_ADC_MspInit+0x15c>)
 8004e36:	2200      	movs	r2, #0
 8004e38:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8004e3a:	4b19      	ldr	r3, [pc, #100]	; (8004ea0 <HAL_ADC_MspInit+0x15c>)
 8004e3c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004e40:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004e42:	4b17      	ldr	r3, [pc, #92]	; (8004ea0 <HAL_ADC_MspInit+0x15c>)
 8004e44:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004e48:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004e4a:	4b15      	ldr	r3, [pc, #84]	; (8004ea0 <HAL_ADC_MspInit+0x15c>)
 8004e4c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004e50:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8004e52:	4b13      	ldr	r3, [pc, #76]	; (8004ea0 <HAL_ADC_MspInit+0x15c>)
 8004e54:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004e58:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_MEDIUM;
 8004e5a:	4b11      	ldr	r3, [pc, #68]	; (8004ea0 <HAL_ADC_MspInit+0x15c>)
 8004e5c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8004e60:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004e62:	4b0f      	ldr	r3, [pc, #60]	; (8004ea0 <HAL_ADC_MspInit+0x15c>)
 8004e64:	2200      	movs	r2, #0
 8004e66:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8004e68:	480d      	ldr	r0, [pc, #52]	; (8004ea0 <HAL_ADC_MspInit+0x15c>)
 8004e6a:	f002 fe49 	bl	8007b00 <HAL_DMA_Init>
 8004e6e:	4603      	mov	r3, r0
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d001      	beq.n	8004e78 <HAL_ADC_MspInit+0x134>
    {
      Error_Handler();
 8004e74:	f7ff ff32 	bl	8004cdc <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	4a09      	ldr	r2, [pc, #36]	; (8004ea0 <HAL_ADC_MspInit+0x15c>)
 8004e7c:	639a      	str	r2, [r3, #56]	; 0x38
 8004e7e:	4a08      	ldr	r2, [pc, #32]	; (8004ea0 <HAL_ADC_MspInit+0x15c>)
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8004e84:	bf00      	nop
 8004e86:	3730      	adds	r7, #48	; 0x30
 8004e88:	46bd      	mov	sp, r7
 8004e8a:	bd80      	pop	{r7, pc}
 8004e8c:	40012100 	.word	0x40012100
 8004e90:	40023800 	.word	0x40023800
 8004e94:	40020800 	.word	0x40020800
 8004e98:	40020000 	.word	0x40020000
 8004e9c:	40020400 	.word	0x40020400
 8004ea0:	20039c58 	.word	0x20039c58
 8004ea4:	40026440 	.word	0x40026440

08004ea8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004ea8:	b580      	push	{r7, lr}
 8004eaa:	b08c      	sub	sp, #48	; 0x30
 8004eac:	af00      	add	r7, sp, #0
 8004eae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004eb0:	f107 031c 	add.w	r3, r7, #28
 8004eb4:	2200      	movs	r2, #0
 8004eb6:	601a      	str	r2, [r3, #0]
 8004eb8:	605a      	str	r2, [r3, #4]
 8004eba:	609a      	str	r2, [r3, #8]
 8004ebc:	60da      	str	r2, [r3, #12]
 8004ebe:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	4a32      	ldr	r2, [pc, #200]	; (8004f90 <HAL_I2C_MspInit+0xe8>)
 8004ec6:	4293      	cmp	r3, r2
 8004ec8:	d12c      	bne.n	8004f24 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004eca:	2300      	movs	r3, #0
 8004ecc:	61bb      	str	r3, [r7, #24]
 8004ece:	4b31      	ldr	r3, [pc, #196]	; (8004f94 <HAL_I2C_MspInit+0xec>)
 8004ed0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ed2:	4a30      	ldr	r2, [pc, #192]	; (8004f94 <HAL_I2C_MspInit+0xec>)
 8004ed4:	f043 0302 	orr.w	r3, r3, #2
 8004ed8:	6313      	str	r3, [r2, #48]	; 0x30
 8004eda:	4b2e      	ldr	r3, [pc, #184]	; (8004f94 <HAL_I2C_MspInit+0xec>)
 8004edc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ede:	f003 0302 	and.w	r3, r3, #2
 8004ee2:	61bb      	str	r3, [r7, #24]
 8004ee4:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004ee6:	23c0      	movs	r3, #192	; 0xc0
 8004ee8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004eea:	2312      	movs	r3, #18
 8004eec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004eee:	2301      	movs	r3, #1
 8004ef0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004ef2:	2303      	movs	r3, #3
 8004ef4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004ef6:	2304      	movs	r3, #4
 8004ef8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004efa:	f107 031c 	add.w	r3, r7, #28
 8004efe:	4619      	mov	r1, r3
 8004f00:	4825      	ldr	r0, [pc, #148]	; (8004f98 <HAL_I2C_MspInit+0xf0>)
 8004f02:	f003 f999 	bl	8008238 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004f06:	2300      	movs	r3, #0
 8004f08:	617b      	str	r3, [r7, #20]
 8004f0a:	4b22      	ldr	r3, [pc, #136]	; (8004f94 <HAL_I2C_MspInit+0xec>)
 8004f0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f0e:	4a21      	ldr	r2, [pc, #132]	; (8004f94 <HAL_I2C_MspInit+0xec>)
 8004f10:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004f14:	6413      	str	r3, [r2, #64]	; 0x40
 8004f16:	4b1f      	ldr	r3, [pc, #124]	; (8004f94 <HAL_I2C_MspInit+0xec>)
 8004f18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f1a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004f1e:	617b      	str	r3, [r7, #20]
 8004f20:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8004f22:	e031      	b.n	8004f88 <HAL_I2C_MspInit+0xe0>
  else if(hi2c->Instance==I2C2)
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	4a1c      	ldr	r2, [pc, #112]	; (8004f9c <HAL_I2C_MspInit+0xf4>)
 8004f2a:	4293      	cmp	r3, r2
 8004f2c:	d12c      	bne.n	8004f88 <HAL_I2C_MspInit+0xe0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004f2e:	2300      	movs	r3, #0
 8004f30:	613b      	str	r3, [r7, #16]
 8004f32:	4b18      	ldr	r3, [pc, #96]	; (8004f94 <HAL_I2C_MspInit+0xec>)
 8004f34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f36:	4a17      	ldr	r2, [pc, #92]	; (8004f94 <HAL_I2C_MspInit+0xec>)
 8004f38:	f043 0302 	orr.w	r3, r3, #2
 8004f3c:	6313      	str	r3, [r2, #48]	; 0x30
 8004f3e:	4b15      	ldr	r3, [pc, #84]	; (8004f94 <HAL_I2C_MspInit+0xec>)
 8004f40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f42:	f003 0302 	and.w	r3, r3, #2
 8004f46:	613b      	str	r3, [r7, #16]
 8004f48:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8004f4a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8004f4e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004f50:	2312      	movs	r3, #18
 8004f52:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004f54:	2301      	movs	r3, #1
 8004f56:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004f58:	2303      	movs	r3, #3
 8004f5a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8004f5c:	2304      	movs	r3, #4
 8004f5e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004f60:	f107 031c 	add.w	r3, r7, #28
 8004f64:	4619      	mov	r1, r3
 8004f66:	480c      	ldr	r0, [pc, #48]	; (8004f98 <HAL_I2C_MspInit+0xf0>)
 8004f68:	f003 f966 	bl	8008238 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8004f6c:	2300      	movs	r3, #0
 8004f6e:	60fb      	str	r3, [r7, #12]
 8004f70:	4b08      	ldr	r3, [pc, #32]	; (8004f94 <HAL_I2C_MspInit+0xec>)
 8004f72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f74:	4a07      	ldr	r2, [pc, #28]	; (8004f94 <HAL_I2C_MspInit+0xec>)
 8004f76:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004f7a:	6413      	str	r3, [r2, #64]	; 0x40
 8004f7c:	4b05      	ldr	r3, [pc, #20]	; (8004f94 <HAL_I2C_MspInit+0xec>)
 8004f7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f80:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004f84:	60fb      	str	r3, [r7, #12]
 8004f86:	68fb      	ldr	r3, [r7, #12]
}
 8004f88:	bf00      	nop
 8004f8a:	3730      	adds	r7, #48	; 0x30
 8004f8c:	46bd      	mov	sp, r7
 8004f8e:	bd80      	pop	{r7, pc}
 8004f90:	40005400 	.word	0x40005400
 8004f94:	40023800 	.word	0x40023800
 8004f98:	40020400 	.word	0x40020400
 8004f9c:	40005800 	.word	0x40005800

08004fa0 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8004fa0:	b580      	push	{r7, lr}
 8004fa2:	b08a      	sub	sp, #40	; 0x28
 8004fa4:	af00      	add	r7, sp, #0
 8004fa6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004fa8:	f107 0314 	add.w	r3, r7, #20
 8004fac:	2200      	movs	r2, #0
 8004fae:	601a      	str	r2, [r3, #0]
 8004fb0:	605a      	str	r2, [r3, #4]
 8004fb2:	609a      	str	r2, [r3, #8]
 8004fb4:	60da      	str	r2, [r3, #12]
 8004fb6:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	4a69      	ldr	r2, [pc, #420]	; (8005164 <HAL_SD_MspInit+0x1c4>)
 8004fbe:	4293      	cmp	r3, r2
 8004fc0:	f040 80cb 	bne.w	800515a <HAL_SD_MspInit+0x1ba>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8004fc4:	2300      	movs	r3, #0
 8004fc6:	613b      	str	r3, [r7, #16]
 8004fc8:	4b67      	ldr	r3, [pc, #412]	; (8005168 <HAL_SD_MspInit+0x1c8>)
 8004fca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fcc:	4a66      	ldr	r2, [pc, #408]	; (8005168 <HAL_SD_MspInit+0x1c8>)
 8004fce:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004fd2:	6453      	str	r3, [r2, #68]	; 0x44
 8004fd4:	4b64      	ldr	r3, [pc, #400]	; (8005168 <HAL_SD_MspInit+0x1c8>)
 8004fd6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fd8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004fdc:	613b      	str	r3, [r7, #16]
 8004fde:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004fe0:	2300      	movs	r3, #0
 8004fe2:	60fb      	str	r3, [r7, #12]
 8004fe4:	4b60      	ldr	r3, [pc, #384]	; (8005168 <HAL_SD_MspInit+0x1c8>)
 8004fe6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fe8:	4a5f      	ldr	r2, [pc, #380]	; (8005168 <HAL_SD_MspInit+0x1c8>)
 8004fea:	f043 0304 	orr.w	r3, r3, #4
 8004fee:	6313      	str	r3, [r2, #48]	; 0x30
 8004ff0:	4b5d      	ldr	r3, [pc, #372]	; (8005168 <HAL_SD_MspInit+0x1c8>)
 8004ff2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ff4:	f003 0304 	and.w	r3, r3, #4
 8004ff8:	60fb      	str	r3, [r7, #12]
 8004ffa:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004ffc:	2300      	movs	r3, #0
 8004ffe:	60bb      	str	r3, [r7, #8]
 8005000:	4b59      	ldr	r3, [pc, #356]	; (8005168 <HAL_SD_MspInit+0x1c8>)
 8005002:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005004:	4a58      	ldr	r2, [pc, #352]	; (8005168 <HAL_SD_MspInit+0x1c8>)
 8005006:	f043 0308 	orr.w	r3, r3, #8
 800500a:	6313      	str	r3, [r2, #48]	; 0x30
 800500c:	4b56      	ldr	r3, [pc, #344]	; (8005168 <HAL_SD_MspInit+0x1c8>)
 800500e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005010:	f003 0308 	and.w	r3, r3, #8
 8005014:	60bb      	str	r3, [r7, #8]
 8005016:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8005018:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 800501c:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800501e:	2302      	movs	r3, #2
 8005020:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005022:	2300      	movs	r3, #0
 8005024:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005026:	2303      	movs	r3, #3
 8005028:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 800502a:	230c      	movs	r3, #12
 800502c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800502e:	f107 0314 	add.w	r3, r7, #20
 8005032:	4619      	mov	r1, r3
 8005034:	484d      	ldr	r0, [pc, #308]	; (800516c <HAL_SD_MspInit+0x1cc>)
 8005036:	f003 f8ff 	bl	8008238 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800503a:	2304      	movs	r3, #4
 800503c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800503e:	2302      	movs	r3, #2
 8005040:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005042:	2300      	movs	r3, #0
 8005044:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005046:	2303      	movs	r3, #3
 8005048:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 800504a:	230c      	movs	r3, #12
 800504c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800504e:	f107 0314 	add.w	r3, r7, #20
 8005052:	4619      	mov	r1, r3
 8005054:	4846      	ldr	r0, [pc, #280]	; (8005170 <HAL_SD_MspInit+0x1d0>)
 8005056:	f003 f8ef 	bl	8008238 <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream3;
 800505a:	4b46      	ldr	r3, [pc, #280]	; (8005174 <HAL_SD_MspInit+0x1d4>)
 800505c:	4a46      	ldr	r2, [pc, #280]	; (8005178 <HAL_SD_MspInit+0x1d8>)
 800505e:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 8005060:	4b44      	ldr	r3, [pc, #272]	; (8005174 <HAL_SD_MspInit+0x1d4>)
 8005062:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005066:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005068:	4b42      	ldr	r3, [pc, #264]	; (8005174 <HAL_SD_MspInit+0x1d4>)
 800506a:	2200      	movs	r2, #0
 800506c:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800506e:	4b41      	ldr	r3, [pc, #260]	; (8005174 <HAL_SD_MspInit+0x1d4>)
 8005070:	2200      	movs	r2, #0
 8005072:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005074:	4b3f      	ldr	r3, [pc, #252]	; (8005174 <HAL_SD_MspInit+0x1d4>)
 8005076:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800507a:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800507c:	4b3d      	ldr	r3, [pc, #244]	; (8005174 <HAL_SD_MspInit+0x1d4>)
 800507e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005082:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8005084:	4b3b      	ldr	r3, [pc, #236]	; (8005174 <HAL_SD_MspInit+0x1d4>)
 8005086:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800508a:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 800508c:	4b39      	ldr	r3, [pc, #228]	; (8005174 <HAL_SD_MspInit+0x1d4>)
 800508e:	2220      	movs	r2, #32
 8005090:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8005092:	4b38      	ldr	r3, [pc, #224]	; (8005174 <HAL_SD_MspInit+0x1d4>)
 8005094:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8005098:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800509a:	4b36      	ldr	r3, [pc, #216]	; (8005174 <HAL_SD_MspInit+0x1d4>)
 800509c:	2204      	movs	r2, #4
 800509e:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80050a0:	4b34      	ldr	r3, [pc, #208]	; (8005174 <HAL_SD_MspInit+0x1d4>)
 80050a2:	2203      	movs	r2, #3
 80050a4:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 80050a6:	4b33      	ldr	r3, [pc, #204]	; (8005174 <HAL_SD_MspInit+0x1d4>)
 80050a8:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80050ac:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 80050ae:	4b31      	ldr	r3, [pc, #196]	; (8005174 <HAL_SD_MspInit+0x1d4>)
 80050b0:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80050b4:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 80050b6:	482f      	ldr	r0, [pc, #188]	; (8005174 <HAL_SD_MspInit+0x1d4>)
 80050b8:	f002 fd22 	bl	8007b00 <HAL_DMA_Init>
 80050bc:	4603      	mov	r3, r0
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d001      	beq.n	80050c6 <HAL_SD_MspInit+0x126>
    {
      Error_Handler();
 80050c2:	f7ff fe0b 	bl	8004cdc <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmarx,hdma_sdio_rx);
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	4a2a      	ldr	r2, [pc, #168]	; (8005174 <HAL_SD_MspInit+0x1d4>)
 80050ca:	641a      	str	r2, [r3, #64]	; 0x40
 80050cc:	4a29      	ldr	r2, [pc, #164]	; (8005174 <HAL_SD_MspInit+0x1d4>)
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream6;
 80050d2:	4b2a      	ldr	r3, [pc, #168]	; (800517c <HAL_SD_MspInit+0x1dc>)
 80050d4:	4a2a      	ldr	r2, [pc, #168]	; (8005180 <HAL_SD_MspInit+0x1e0>)
 80050d6:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 80050d8:	4b28      	ldr	r3, [pc, #160]	; (800517c <HAL_SD_MspInit+0x1dc>)
 80050da:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80050de:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80050e0:	4b26      	ldr	r3, [pc, #152]	; (800517c <HAL_SD_MspInit+0x1dc>)
 80050e2:	2240      	movs	r2, #64	; 0x40
 80050e4:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80050e6:	4b25      	ldr	r3, [pc, #148]	; (800517c <HAL_SD_MspInit+0x1dc>)
 80050e8:	2200      	movs	r2, #0
 80050ea:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 80050ec:	4b23      	ldr	r3, [pc, #140]	; (800517c <HAL_SD_MspInit+0x1dc>)
 80050ee:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80050f2:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80050f4:	4b21      	ldr	r3, [pc, #132]	; (800517c <HAL_SD_MspInit+0x1dc>)
 80050f6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80050fa:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80050fc:	4b1f      	ldr	r3, [pc, #124]	; (800517c <HAL_SD_MspInit+0x1dc>)
 80050fe:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8005102:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 8005104:	4b1d      	ldr	r3, [pc, #116]	; (800517c <HAL_SD_MspInit+0x1dc>)
 8005106:	2220      	movs	r2, #32
 8005108:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800510a:	4b1c      	ldr	r3, [pc, #112]	; (800517c <HAL_SD_MspInit+0x1dc>)
 800510c:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8005110:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8005112:	4b1a      	ldr	r3, [pc, #104]	; (800517c <HAL_SD_MspInit+0x1dc>)
 8005114:	2204      	movs	r2, #4
 8005116:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8005118:	4b18      	ldr	r3, [pc, #96]	; (800517c <HAL_SD_MspInit+0x1dc>)
 800511a:	2203      	movs	r2, #3
 800511c:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 800511e:	4b17      	ldr	r3, [pc, #92]	; (800517c <HAL_SD_MspInit+0x1dc>)
 8005120:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8005124:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 8005126:	4b15      	ldr	r3, [pc, #84]	; (800517c <HAL_SD_MspInit+0x1dc>)
 8005128:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800512c:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 800512e:	4813      	ldr	r0, [pc, #76]	; (800517c <HAL_SD_MspInit+0x1dc>)
 8005130:	f002 fce6 	bl	8007b00 <HAL_DMA_Init>
 8005134:	4603      	mov	r3, r0
 8005136:	2b00      	cmp	r3, #0
 8005138:	d001      	beq.n	800513e <HAL_SD_MspInit+0x19e>
    {
      Error_Handler();
 800513a:	f7ff fdcf 	bl	8004cdc <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmatx,hdma_sdio_tx);
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	4a0e      	ldr	r2, [pc, #56]	; (800517c <HAL_SD_MspInit+0x1dc>)
 8005142:	63da      	str	r2, [r3, #60]	; 0x3c
 8005144:	4a0d      	ldr	r2, [pc, #52]	; (800517c <HAL_SD_MspInit+0x1dc>)
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 800514a:	2200      	movs	r2, #0
 800514c:	2100      	movs	r1, #0
 800514e:	2031      	movs	r0, #49	; 0x31
 8005150:	f002 fc9f 	bl	8007a92 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 8005154:	2031      	movs	r0, #49	; 0x31
 8005156:	f002 fcb8 	bl	8007aca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 800515a:	bf00      	nop
 800515c:	3728      	adds	r7, #40	; 0x28
 800515e:	46bd      	mov	sp, r7
 8005160:	bd80      	pop	{r7, pc}
 8005162:	bf00      	nop
 8005164:	40012c00 	.word	0x40012c00
 8005168:	40023800 	.word	0x40023800
 800516c:	40020800 	.word	0x40020800
 8005170:	40020c00 	.word	0x40020c00
 8005174:	20039780 	.word	0x20039780
 8005178:	40026458 	.word	0x40026458
 800517c:	20039ab4 	.word	0x20039ab4
 8005180:	400264a0 	.word	0x400264a0

08005184 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8005184:	b580      	push	{r7, lr}
 8005186:	b08a      	sub	sp, #40	; 0x28
 8005188:	af00      	add	r7, sp, #0
 800518a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800518c:	f107 0314 	add.w	r3, r7, #20
 8005190:	2200      	movs	r2, #0
 8005192:	601a      	str	r2, [r3, #0]
 8005194:	605a      	str	r2, [r3, #4]
 8005196:	609a      	str	r2, [r3, #8]
 8005198:	60da      	str	r2, [r3, #12]
 800519a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	4a19      	ldr	r2, [pc, #100]	; (8005208 <HAL_SPI_MspInit+0x84>)
 80051a2:	4293      	cmp	r3, r2
 80051a4:	d12c      	bne.n	8005200 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80051a6:	2300      	movs	r3, #0
 80051a8:	613b      	str	r3, [r7, #16]
 80051aa:	4b18      	ldr	r3, [pc, #96]	; (800520c <HAL_SPI_MspInit+0x88>)
 80051ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051ae:	4a17      	ldr	r2, [pc, #92]	; (800520c <HAL_SPI_MspInit+0x88>)
 80051b0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80051b4:	6413      	str	r3, [r2, #64]	; 0x40
 80051b6:	4b15      	ldr	r3, [pc, #84]	; (800520c <HAL_SPI_MspInit+0x88>)
 80051b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051ba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80051be:	613b      	str	r3, [r7, #16]
 80051c0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80051c2:	2300      	movs	r3, #0
 80051c4:	60fb      	str	r3, [r7, #12]
 80051c6:	4b11      	ldr	r3, [pc, #68]	; (800520c <HAL_SPI_MspInit+0x88>)
 80051c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051ca:	4a10      	ldr	r2, [pc, #64]	; (800520c <HAL_SPI_MspInit+0x88>)
 80051cc:	f043 0302 	orr.w	r3, r3, #2
 80051d0:	6313      	str	r3, [r2, #48]	; 0x30
 80051d2:	4b0e      	ldr	r3, [pc, #56]	; (800520c <HAL_SPI_MspInit+0x88>)
 80051d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051d6:	f003 0302 	and.w	r3, r3, #2
 80051da:	60fb      	str	r3, [r7, #12]
 80051dc:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80051de:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80051e2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80051e4:	2302      	movs	r3, #2
 80051e6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80051e8:	2300      	movs	r3, #0
 80051ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80051ec:	2303      	movs	r3, #3
 80051ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80051f0:	2305      	movs	r3, #5
 80051f2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80051f4:	f107 0314 	add.w	r3, r7, #20
 80051f8:	4619      	mov	r1, r3
 80051fa:	4805      	ldr	r0, [pc, #20]	; (8005210 <HAL_SPI_MspInit+0x8c>)
 80051fc:	f003 f81c 	bl	8008238 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8005200:	bf00      	nop
 8005202:	3728      	adds	r7, #40	; 0x28
 8005204:	46bd      	mov	sp, r7
 8005206:	bd80      	pop	{r7, pc}
 8005208:	40003800 	.word	0x40003800
 800520c:	40023800 	.word	0x40023800
 8005210:	40020400 	.word	0x40020400

08005214 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8005214:	b580      	push	{r7, lr}
 8005216:	b08c      	sub	sp, #48	; 0x30
 8005218:	af00      	add	r7, sp, #0
 800521a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800521c:	f107 031c 	add.w	r3, r7, #28
 8005220:	2200      	movs	r2, #0
 8005222:	601a      	str	r2, [r3, #0]
 8005224:	605a      	str	r2, [r3, #4]
 8005226:	609a      	str	r2, [r3, #8]
 8005228:	60da      	str	r2, [r3, #12]
 800522a:	611a      	str	r2, [r3, #16]
  if(htim_pwm->Instance==TIM1)
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	4a2d      	ldr	r2, [pc, #180]	; (80052e8 <HAL_TIM_PWM_MspInit+0xd4>)
 8005232:	4293      	cmp	r3, r2
 8005234:	d12d      	bne.n	8005292 <HAL_TIM_PWM_MspInit+0x7e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8005236:	2300      	movs	r3, #0
 8005238:	61bb      	str	r3, [r7, #24]
 800523a:	4b2c      	ldr	r3, [pc, #176]	; (80052ec <HAL_TIM_PWM_MspInit+0xd8>)
 800523c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800523e:	4a2b      	ldr	r2, [pc, #172]	; (80052ec <HAL_TIM_PWM_MspInit+0xd8>)
 8005240:	f043 0301 	orr.w	r3, r3, #1
 8005244:	6453      	str	r3, [r2, #68]	; 0x44
 8005246:	4b29      	ldr	r3, [pc, #164]	; (80052ec <HAL_TIM_PWM_MspInit+0xd8>)
 8005248:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800524a:	f003 0301 	and.w	r3, r3, #1
 800524e:	61bb      	str	r3, [r7, #24]
 8005250:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8005252:	2300      	movs	r3, #0
 8005254:	617b      	str	r3, [r7, #20]
 8005256:	4b25      	ldr	r3, [pc, #148]	; (80052ec <HAL_TIM_PWM_MspInit+0xd8>)
 8005258:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800525a:	4a24      	ldr	r2, [pc, #144]	; (80052ec <HAL_TIM_PWM_MspInit+0xd8>)
 800525c:	f043 0310 	orr.w	r3, r3, #16
 8005260:	6313      	str	r3, [r2, #48]	; 0x30
 8005262:	4b22      	ldr	r3, [pc, #136]	; (80052ec <HAL_TIM_PWM_MspInit+0xd8>)
 8005264:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005266:	f003 0310 	and.w	r3, r3, #16
 800526a:	617b      	str	r3, [r7, #20]
 800526c:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 800526e:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8005272:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005274:	2302      	movs	r3, #2
 8005276:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005278:	2300      	movs	r3, #0
 800527a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800527c:	2300      	movs	r3, #0
 800527e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8005280:	2301      	movs	r3, #1
 8005282:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005284:	f107 031c 	add.w	r3, r7, #28
 8005288:	4619      	mov	r1, r3
 800528a:	4819      	ldr	r0, [pc, #100]	; (80052f0 <HAL_TIM_PWM_MspInit+0xdc>)
 800528c:	f002 ffd4 	bl	8008238 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8005290:	e026      	b.n	80052e0 <HAL_TIM_PWM_MspInit+0xcc>
  else if(htim_pwm->Instance==TIM3)
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	4a17      	ldr	r2, [pc, #92]	; (80052f4 <HAL_TIM_PWM_MspInit+0xe0>)
 8005298:	4293      	cmp	r3, r2
 800529a:	d10e      	bne.n	80052ba <HAL_TIM_PWM_MspInit+0xa6>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800529c:	2300      	movs	r3, #0
 800529e:	613b      	str	r3, [r7, #16]
 80052a0:	4b12      	ldr	r3, [pc, #72]	; (80052ec <HAL_TIM_PWM_MspInit+0xd8>)
 80052a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052a4:	4a11      	ldr	r2, [pc, #68]	; (80052ec <HAL_TIM_PWM_MspInit+0xd8>)
 80052a6:	f043 0302 	orr.w	r3, r3, #2
 80052aa:	6413      	str	r3, [r2, #64]	; 0x40
 80052ac:	4b0f      	ldr	r3, [pc, #60]	; (80052ec <HAL_TIM_PWM_MspInit+0xd8>)
 80052ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052b0:	f003 0302 	and.w	r3, r3, #2
 80052b4:	613b      	str	r3, [r7, #16]
 80052b6:	693b      	ldr	r3, [r7, #16]
}
 80052b8:	e012      	b.n	80052e0 <HAL_TIM_PWM_MspInit+0xcc>
  else if(htim_pwm->Instance==TIM4)
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	4a0e      	ldr	r2, [pc, #56]	; (80052f8 <HAL_TIM_PWM_MspInit+0xe4>)
 80052c0:	4293      	cmp	r3, r2
 80052c2:	d10d      	bne.n	80052e0 <HAL_TIM_PWM_MspInit+0xcc>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80052c4:	2300      	movs	r3, #0
 80052c6:	60fb      	str	r3, [r7, #12]
 80052c8:	4b08      	ldr	r3, [pc, #32]	; (80052ec <HAL_TIM_PWM_MspInit+0xd8>)
 80052ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052cc:	4a07      	ldr	r2, [pc, #28]	; (80052ec <HAL_TIM_PWM_MspInit+0xd8>)
 80052ce:	f043 0304 	orr.w	r3, r3, #4
 80052d2:	6413      	str	r3, [r2, #64]	; 0x40
 80052d4:	4b05      	ldr	r3, [pc, #20]	; (80052ec <HAL_TIM_PWM_MspInit+0xd8>)
 80052d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052d8:	f003 0304 	and.w	r3, r3, #4
 80052dc:	60fb      	str	r3, [r7, #12]
 80052de:	68fb      	ldr	r3, [r7, #12]
}
 80052e0:	bf00      	nop
 80052e2:	3730      	adds	r7, #48	; 0x30
 80052e4:	46bd      	mov	sp, r7
 80052e6:	bd80      	pop	{r7, pc}
 80052e8:	40010000 	.word	0x40010000
 80052ec:	40023800 	.word	0x40023800
 80052f0:	40021000 	.word	0x40021000
 80052f4:	40000400 	.word	0x40000400
 80052f8:	40000800 	.word	0x40000800

080052fc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80052fc:	b580      	push	{r7, lr}
 80052fe:	b088      	sub	sp, #32
 8005300:	af00      	add	r7, sp, #0
 8005302:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	4a3e      	ldr	r2, [pc, #248]	; (8005404 <HAL_TIM_Base_MspInit+0x108>)
 800530a:	4293      	cmp	r3, r2
 800530c:	d116      	bne.n	800533c <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 800530e:	2300      	movs	r3, #0
 8005310:	61fb      	str	r3, [r7, #28]
 8005312:	4b3d      	ldr	r3, [pc, #244]	; (8005408 <HAL_TIM_Base_MspInit+0x10c>)
 8005314:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005316:	4a3c      	ldr	r2, [pc, #240]	; (8005408 <HAL_TIM_Base_MspInit+0x10c>)
 8005318:	f043 0310 	orr.w	r3, r3, #16
 800531c:	6413      	str	r3, [r2, #64]	; 0x40
 800531e:	4b3a      	ldr	r3, [pc, #232]	; (8005408 <HAL_TIM_Base_MspInit+0x10c>)
 8005320:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005322:	f003 0310 	and.w	r3, r3, #16
 8005326:	61fb      	str	r3, [r7, #28]
 8005328:	69fb      	ldr	r3, [r7, #28]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 800532a:	2200      	movs	r2, #0
 800532c:	2101      	movs	r1, #1
 800532e:	2036      	movs	r0, #54	; 0x36
 8005330:	f002 fbaf 	bl	8007a92 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8005334:	2036      	movs	r0, #54	; 0x36
 8005336:	f002 fbc8 	bl	8007aca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM13_MspInit 1 */

  /* USER CODE END TIM13_MspInit 1 */
  }

}
 800533a:	e05e      	b.n	80053fa <HAL_TIM_Base_MspInit+0xfe>
  else if(htim_base->Instance==TIM7)
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	4a32      	ldr	r2, [pc, #200]	; (800540c <HAL_TIM_Base_MspInit+0x110>)
 8005342:	4293      	cmp	r3, r2
 8005344:	d116      	bne.n	8005374 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8005346:	2300      	movs	r3, #0
 8005348:	61bb      	str	r3, [r7, #24]
 800534a:	4b2f      	ldr	r3, [pc, #188]	; (8005408 <HAL_TIM_Base_MspInit+0x10c>)
 800534c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800534e:	4a2e      	ldr	r2, [pc, #184]	; (8005408 <HAL_TIM_Base_MspInit+0x10c>)
 8005350:	f043 0320 	orr.w	r3, r3, #32
 8005354:	6413      	str	r3, [r2, #64]	; 0x40
 8005356:	4b2c      	ldr	r3, [pc, #176]	; (8005408 <HAL_TIM_Base_MspInit+0x10c>)
 8005358:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800535a:	f003 0320 	and.w	r3, r3, #32
 800535e:	61bb      	str	r3, [r7, #24]
 8005360:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8005362:	2200      	movs	r2, #0
 8005364:	2100      	movs	r1, #0
 8005366:	2037      	movs	r0, #55	; 0x37
 8005368:	f002 fb93 	bl	8007a92 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 800536c:	2037      	movs	r0, #55	; 0x37
 800536e:	f002 fbac 	bl	8007aca <HAL_NVIC_EnableIRQ>
}
 8005372:	e042      	b.n	80053fa <HAL_TIM_Base_MspInit+0xfe>
  else if(htim_base->Instance==TIM10)
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	4a25      	ldr	r2, [pc, #148]	; (8005410 <HAL_TIM_Base_MspInit+0x114>)
 800537a:	4293      	cmp	r3, r2
 800537c:	d10e      	bne.n	800539c <HAL_TIM_Base_MspInit+0xa0>
    __HAL_RCC_TIM10_CLK_ENABLE();
 800537e:	2300      	movs	r3, #0
 8005380:	617b      	str	r3, [r7, #20]
 8005382:	4b21      	ldr	r3, [pc, #132]	; (8005408 <HAL_TIM_Base_MspInit+0x10c>)
 8005384:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005386:	4a20      	ldr	r2, [pc, #128]	; (8005408 <HAL_TIM_Base_MspInit+0x10c>)
 8005388:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800538c:	6453      	str	r3, [r2, #68]	; 0x44
 800538e:	4b1e      	ldr	r3, [pc, #120]	; (8005408 <HAL_TIM_Base_MspInit+0x10c>)
 8005390:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005392:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005396:	617b      	str	r3, [r7, #20]
 8005398:	697b      	ldr	r3, [r7, #20]
}
 800539a:	e02e      	b.n	80053fa <HAL_TIM_Base_MspInit+0xfe>
  else if(htim_base->Instance==TIM11)
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	4a1c      	ldr	r2, [pc, #112]	; (8005414 <HAL_TIM_Base_MspInit+0x118>)
 80053a2:	4293      	cmp	r3, r2
 80053a4:	d10e      	bne.n	80053c4 <HAL_TIM_Base_MspInit+0xc8>
    __HAL_RCC_TIM11_CLK_ENABLE();
 80053a6:	2300      	movs	r3, #0
 80053a8:	613b      	str	r3, [r7, #16]
 80053aa:	4b17      	ldr	r3, [pc, #92]	; (8005408 <HAL_TIM_Base_MspInit+0x10c>)
 80053ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80053ae:	4a16      	ldr	r2, [pc, #88]	; (8005408 <HAL_TIM_Base_MspInit+0x10c>)
 80053b0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80053b4:	6453      	str	r3, [r2, #68]	; 0x44
 80053b6:	4b14      	ldr	r3, [pc, #80]	; (8005408 <HAL_TIM_Base_MspInit+0x10c>)
 80053b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80053ba:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80053be:	613b      	str	r3, [r7, #16]
 80053c0:	693b      	ldr	r3, [r7, #16]
}
 80053c2:	e01a      	b.n	80053fa <HAL_TIM_Base_MspInit+0xfe>
  else if(htim_base->Instance==TIM13)
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	4a13      	ldr	r2, [pc, #76]	; (8005418 <HAL_TIM_Base_MspInit+0x11c>)
 80053ca:	4293      	cmp	r3, r2
 80053cc:	d115      	bne.n	80053fa <HAL_TIM_Base_MspInit+0xfe>
    __HAL_RCC_TIM13_CLK_ENABLE();
 80053ce:	2300      	movs	r3, #0
 80053d0:	60fb      	str	r3, [r7, #12]
 80053d2:	4b0d      	ldr	r3, [pc, #52]	; (8005408 <HAL_TIM_Base_MspInit+0x10c>)
 80053d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053d6:	4a0c      	ldr	r2, [pc, #48]	; (8005408 <HAL_TIM_Base_MspInit+0x10c>)
 80053d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80053dc:	6413      	str	r3, [r2, #64]	; 0x40
 80053de:	4b0a      	ldr	r3, [pc, #40]	; (8005408 <HAL_TIM_Base_MspInit+0x10c>)
 80053e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80053e6:	60fb      	str	r3, [r7, #12]
 80053e8:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 80053ea:	2200      	movs	r2, #0
 80053ec:	2100      	movs	r1, #0
 80053ee:	202c      	movs	r0, #44	; 0x2c
 80053f0:	f002 fb4f 	bl	8007a92 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 80053f4:	202c      	movs	r0, #44	; 0x2c
 80053f6:	f002 fb68 	bl	8007aca <HAL_NVIC_EnableIRQ>
}
 80053fa:	bf00      	nop
 80053fc:	3720      	adds	r7, #32
 80053fe:	46bd      	mov	sp, r7
 8005400:	bd80      	pop	{r7, pc}
 8005402:	bf00      	nop
 8005404:	40001000 	.word	0x40001000
 8005408:	40023800 	.word	0x40023800
 800540c:	40001400 	.word	0x40001400
 8005410:	40014400 	.word	0x40014400
 8005414:	40014800 	.word	0x40014800
 8005418:	40001c00 	.word	0x40001c00

0800541c <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 800541c:	b580      	push	{r7, lr}
 800541e:	b08a      	sub	sp, #40	; 0x28
 8005420:	af00      	add	r7, sp, #0
 8005422:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005424:	f107 0314 	add.w	r3, r7, #20
 8005428:	2200      	movs	r2, #0
 800542a:	601a      	str	r2, [r3, #0]
 800542c:	605a      	str	r2, [r3, #4]
 800542e:	609a      	str	r2, [r3, #8]
 8005430:	60da      	str	r2, [r3, #12]
 8005432:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM8)
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	4a1d      	ldr	r2, [pc, #116]	; (80054b0 <HAL_TIM_Encoder_MspInit+0x94>)
 800543a:	4293      	cmp	r3, r2
 800543c:	d133      	bne.n	80054a6 <HAL_TIM_Encoder_MspInit+0x8a>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 800543e:	2300      	movs	r3, #0
 8005440:	613b      	str	r3, [r7, #16]
 8005442:	4b1c      	ldr	r3, [pc, #112]	; (80054b4 <HAL_TIM_Encoder_MspInit+0x98>)
 8005444:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005446:	4a1b      	ldr	r2, [pc, #108]	; (80054b4 <HAL_TIM_Encoder_MspInit+0x98>)
 8005448:	f043 0302 	orr.w	r3, r3, #2
 800544c:	6453      	str	r3, [r2, #68]	; 0x44
 800544e:	4b19      	ldr	r3, [pc, #100]	; (80054b4 <HAL_TIM_Encoder_MspInit+0x98>)
 8005450:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005452:	f003 0302 	and.w	r3, r3, #2
 8005456:	613b      	str	r3, [r7, #16]
 8005458:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800545a:	2300      	movs	r3, #0
 800545c:	60fb      	str	r3, [r7, #12]
 800545e:	4b15      	ldr	r3, [pc, #84]	; (80054b4 <HAL_TIM_Encoder_MspInit+0x98>)
 8005460:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005462:	4a14      	ldr	r2, [pc, #80]	; (80054b4 <HAL_TIM_Encoder_MspInit+0x98>)
 8005464:	f043 0304 	orr.w	r3, r3, #4
 8005468:	6313      	str	r3, [r2, #48]	; 0x30
 800546a:	4b12      	ldr	r3, [pc, #72]	; (80054b4 <HAL_TIM_Encoder_MspInit+0x98>)
 800546c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800546e:	f003 0304 	and.w	r3, r3, #4
 8005472:	60fb      	str	r3, [r7, #12]
 8005474:	68fb      	ldr	r3, [r7, #12]
    /**TIM8 GPIO Configuration
    PC6     ------> TIM8_CH1
    PC7     ------> TIM8_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8005476:	23c0      	movs	r3, #192	; 0xc0
 8005478:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800547a:	2302      	movs	r3, #2
 800547c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800547e:	2300      	movs	r3, #0
 8005480:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005482:	2300      	movs	r3, #0
 8005484:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8005486:	2303      	movs	r3, #3
 8005488:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800548a:	f107 0314 	add.w	r3, r7, #20
 800548e:	4619      	mov	r1, r3
 8005490:	4809      	ldr	r0, [pc, #36]	; (80054b8 <HAL_TIM_Encoder_MspInit+0x9c>)
 8005492:	f002 fed1 	bl	8008238 <HAL_GPIO_Init>

    /* TIM8 interrupt Init */
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 8005496:	2200      	movs	r2, #0
 8005498:	2100      	movs	r1, #0
 800549a:	202c      	movs	r0, #44	; 0x2c
 800549c:	f002 faf9 	bl	8007a92 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 80054a0:	202c      	movs	r0, #44	; 0x2c
 80054a2:	f002 fb12 	bl	8007aca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 80054a6:	bf00      	nop
 80054a8:	3728      	adds	r7, #40	; 0x28
 80054aa:	46bd      	mov	sp, r7
 80054ac:	bd80      	pop	{r7, pc}
 80054ae:	bf00      	nop
 80054b0:	40010400 	.word	0x40010400
 80054b4:	40023800 	.word	0x40023800
 80054b8:	40020800 	.word	0x40020800

080054bc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80054bc:	b580      	push	{r7, lr}
 80054be:	b08c      	sub	sp, #48	; 0x30
 80054c0:	af00      	add	r7, sp, #0
 80054c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80054c4:	f107 031c 	add.w	r3, r7, #28
 80054c8:	2200      	movs	r2, #0
 80054ca:	601a      	str	r2, [r3, #0]
 80054cc:	605a      	str	r2, [r3, #4]
 80054ce:	609a      	str	r2, [r3, #8]
 80054d0:	60da      	str	r2, [r3, #12]
 80054d2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	4a5c      	ldr	r2, [pc, #368]	; (800564c <HAL_TIM_MspPostInit+0x190>)
 80054da:	4293      	cmp	r3, r2
 80054dc:	d11f      	bne.n	800551e <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80054de:	2300      	movs	r3, #0
 80054e0:	61bb      	str	r3, [r7, #24]
 80054e2:	4b5b      	ldr	r3, [pc, #364]	; (8005650 <HAL_TIM_MspPostInit+0x194>)
 80054e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054e6:	4a5a      	ldr	r2, [pc, #360]	; (8005650 <HAL_TIM_MspPostInit+0x194>)
 80054e8:	f043 0310 	orr.w	r3, r3, #16
 80054ec:	6313      	str	r3, [r2, #48]	; 0x30
 80054ee:	4b58      	ldr	r3, [pc, #352]	; (8005650 <HAL_TIM_MspPostInit+0x194>)
 80054f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054f2:	f003 0310 	and.w	r3, r3, #16
 80054f6:	61bb      	str	r3, [r7, #24]
 80054f8:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration
    PE13     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 80054fa:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80054fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005500:	2302      	movs	r3, #2
 8005502:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005504:	2300      	movs	r3, #0
 8005506:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005508:	2300      	movs	r3, #0
 800550a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800550c:	2301      	movs	r3, #1
 800550e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005510:	f107 031c 	add.w	r3, r7, #28
 8005514:	4619      	mov	r1, r3
 8005516:	484f      	ldr	r0, [pc, #316]	; (8005654 <HAL_TIM_MspPostInit+0x198>)
 8005518:	f002 fe8e 	bl	8008238 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM11_MspPostInit 1 */

  /* USER CODE END TIM11_MspPostInit 1 */
  }

}
 800551c:	e091      	b.n	8005642 <HAL_TIM_MspPostInit+0x186>
  else if(htim->Instance==TIM3)
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	4a4d      	ldr	r2, [pc, #308]	; (8005658 <HAL_TIM_MspPostInit+0x19c>)
 8005524:	4293      	cmp	r3, r2
 8005526:	d11e      	bne.n	8005566 <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005528:	2300      	movs	r3, #0
 800552a:	617b      	str	r3, [r7, #20]
 800552c:	4b48      	ldr	r3, [pc, #288]	; (8005650 <HAL_TIM_MspPostInit+0x194>)
 800552e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005530:	4a47      	ldr	r2, [pc, #284]	; (8005650 <HAL_TIM_MspPostInit+0x194>)
 8005532:	f043 0302 	orr.w	r3, r3, #2
 8005536:	6313      	str	r3, [r2, #48]	; 0x30
 8005538:	4b45      	ldr	r3, [pc, #276]	; (8005650 <HAL_TIM_MspPostInit+0x194>)
 800553a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800553c:	f003 0302 	and.w	r3, r3, #2
 8005540:	617b      	str	r3, [r7, #20]
 8005542:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8005544:	2330      	movs	r3, #48	; 0x30
 8005546:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005548:	2302      	movs	r3, #2
 800554a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800554c:	2300      	movs	r3, #0
 800554e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005550:	2300      	movs	r3, #0
 8005552:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8005554:	2302      	movs	r3, #2
 8005556:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005558:	f107 031c 	add.w	r3, r7, #28
 800555c:	4619      	mov	r1, r3
 800555e:	483f      	ldr	r0, [pc, #252]	; (800565c <HAL_TIM_MspPostInit+0x1a0>)
 8005560:	f002 fe6a 	bl	8008238 <HAL_GPIO_Init>
}
 8005564:	e06d      	b.n	8005642 <HAL_TIM_MspPostInit+0x186>
  else if(htim->Instance==TIM4)
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	4a3d      	ldr	r2, [pc, #244]	; (8005660 <HAL_TIM_MspPostInit+0x1a4>)
 800556c:	4293      	cmp	r3, r2
 800556e:	d11f      	bne.n	80055b0 <HAL_TIM_MspPostInit+0xf4>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8005570:	2300      	movs	r3, #0
 8005572:	613b      	str	r3, [r7, #16]
 8005574:	4b36      	ldr	r3, [pc, #216]	; (8005650 <HAL_TIM_MspPostInit+0x194>)
 8005576:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005578:	4a35      	ldr	r2, [pc, #212]	; (8005650 <HAL_TIM_MspPostInit+0x194>)
 800557a:	f043 0308 	orr.w	r3, r3, #8
 800557e:	6313      	str	r3, [r2, #48]	; 0x30
 8005580:	4b33      	ldr	r3, [pc, #204]	; (8005650 <HAL_TIM_MspPostInit+0x194>)
 8005582:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005584:	f003 0308 	and.w	r3, r3, #8
 8005588:	613b      	str	r3, [r7, #16]
 800558a:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 800558c:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8005590:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005592:	2302      	movs	r3, #2
 8005594:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005596:	2300      	movs	r3, #0
 8005598:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800559a:	2300      	movs	r3, #0
 800559c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800559e:	2302      	movs	r3, #2
 80055a0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80055a2:	f107 031c 	add.w	r3, r7, #28
 80055a6:	4619      	mov	r1, r3
 80055a8:	482e      	ldr	r0, [pc, #184]	; (8005664 <HAL_TIM_MspPostInit+0x1a8>)
 80055aa:	f002 fe45 	bl	8008238 <HAL_GPIO_Init>
}
 80055ae:	e048      	b.n	8005642 <HAL_TIM_MspPostInit+0x186>
  else if(htim->Instance==TIM10)
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	4a2c      	ldr	r2, [pc, #176]	; (8005668 <HAL_TIM_MspPostInit+0x1ac>)
 80055b6:	4293      	cmp	r3, r2
 80055b8:	d11f      	bne.n	80055fa <HAL_TIM_MspPostInit+0x13e>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80055ba:	2300      	movs	r3, #0
 80055bc:	60fb      	str	r3, [r7, #12]
 80055be:	4b24      	ldr	r3, [pc, #144]	; (8005650 <HAL_TIM_MspPostInit+0x194>)
 80055c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055c2:	4a23      	ldr	r2, [pc, #140]	; (8005650 <HAL_TIM_MspPostInit+0x194>)
 80055c4:	f043 0302 	orr.w	r3, r3, #2
 80055c8:	6313      	str	r3, [r2, #48]	; 0x30
 80055ca:	4b21      	ldr	r3, [pc, #132]	; (8005650 <HAL_TIM_MspPostInit+0x194>)
 80055cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055ce:	f003 0302 	and.w	r3, r3, #2
 80055d2:	60fb      	str	r3, [r7, #12]
 80055d4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80055d6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80055da:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80055dc:	2302      	movs	r3, #2
 80055de:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80055e0:	2300      	movs	r3, #0
 80055e2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80055e4:	2300      	movs	r3, #0
 80055e6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 80055e8:	2303      	movs	r3, #3
 80055ea:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80055ec:	f107 031c 	add.w	r3, r7, #28
 80055f0:	4619      	mov	r1, r3
 80055f2:	481a      	ldr	r0, [pc, #104]	; (800565c <HAL_TIM_MspPostInit+0x1a0>)
 80055f4:	f002 fe20 	bl	8008238 <HAL_GPIO_Init>
}
 80055f8:	e023      	b.n	8005642 <HAL_TIM_MspPostInit+0x186>
  else if(htim->Instance==TIM11)
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	4a1b      	ldr	r2, [pc, #108]	; (800566c <HAL_TIM_MspPostInit+0x1b0>)
 8005600:	4293      	cmp	r3, r2
 8005602:	d11e      	bne.n	8005642 <HAL_TIM_MspPostInit+0x186>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005604:	2300      	movs	r3, #0
 8005606:	60bb      	str	r3, [r7, #8]
 8005608:	4b11      	ldr	r3, [pc, #68]	; (8005650 <HAL_TIM_MspPostInit+0x194>)
 800560a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800560c:	4a10      	ldr	r2, [pc, #64]	; (8005650 <HAL_TIM_MspPostInit+0x194>)
 800560e:	f043 0302 	orr.w	r3, r3, #2
 8005612:	6313      	str	r3, [r2, #48]	; 0x30
 8005614:	4b0e      	ldr	r3, [pc, #56]	; (8005650 <HAL_TIM_MspPostInit+0x194>)
 8005616:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005618:	f003 0302 	and.w	r3, r3, #2
 800561c:	60bb      	str	r3, [r7, #8]
 800561e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8005620:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005624:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005626:	2302      	movs	r3, #2
 8005628:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800562a:	2300      	movs	r3, #0
 800562c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800562e:	2300      	movs	r3, #0
 8005630:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM11;
 8005632:	2303      	movs	r3, #3
 8005634:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005636:	f107 031c 	add.w	r3, r7, #28
 800563a:	4619      	mov	r1, r3
 800563c:	4807      	ldr	r0, [pc, #28]	; (800565c <HAL_TIM_MspPostInit+0x1a0>)
 800563e:	f002 fdfb 	bl	8008238 <HAL_GPIO_Init>
}
 8005642:	bf00      	nop
 8005644:	3730      	adds	r7, #48	; 0x30
 8005646:	46bd      	mov	sp, r7
 8005648:	bd80      	pop	{r7, pc}
 800564a:	bf00      	nop
 800564c:	40010000 	.word	0x40010000
 8005650:	40023800 	.word	0x40023800
 8005654:	40021000 	.word	0x40021000
 8005658:	40000400 	.word	0x40000400
 800565c:	40020400 	.word	0x40020400
 8005660:	40000800 	.word	0x40000800
 8005664:	40020c00 	.word	0x40020c00
 8005668:	40014400 	.word	0x40014400
 800566c:	40014800 	.word	0x40014800

08005670 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8005670:	b580      	push	{r7, lr}
 8005672:	b08a      	sub	sp, #40	; 0x28
 8005674:	af00      	add	r7, sp, #0
 8005676:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005678:	f107 0314 	add.w	r3, r7, #20
 800567c:	2200      	movs	r2, #0
 800567e:	601a      	str	r2, [r3, #0]
 8005680:	605a      	str	r2, [r3, #4]
 8005682:	609a      	str	r2, [r3, #8]
 8005684:	60da      	str	r2, [r3, #12]
 8005686:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	4a19      	ldr	r2, [pc, #100]	; (80056f4 <HAL_UART_MspInit+0x84>)
 800568e:	4293      	cmp	r3, r2
 8005690:	d12b      	bne.n	80056ea <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8005692:	2300      	movs	r3, #0
 8005694:	613b      	str	r3, [r7, #16]
 8005696:	4b18      	ldr	r3, [pc, #96]	; (80056f8 <HAL_UART_MspInit+0x88>)
 8005698:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800569a:	4a17      	ldr	r2, [pc, #92]	; (80056f8 <HAL_UART_MspInit+0x88>)
 800569c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80056a0:	6413      	str	r3, [r2, #64]	; 0x40
 80056a2:	4b15      	ldr	r3, [pc, #84]	; (80056f8 <HAL_UART_MspInit+0x88>)
 80056a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80056aa:	613b      	str	r3, [r7, #16]
 80056ac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80056ae:	2300      	movs	r3, #0
 80056b0:	60fb      	str	r3, [r7, #12]
 80056b2:	4b11      	ldr	r3, [pc, #68]	; (80056f8 <HAL_UART_MspInit+0x88>)
 80056b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056b6:	4a10      	ldr	r2, [pc, #64]	; (80056f8 <HAL_UART_MspInit+0x88>)
 80056b8:	f043 0308 	orr.w	r3, r3, #8
 80056bc:	6313      	str	r3, [r2, #48]	; 0x30
 80056be:	4b0e      	ldr	r3, [pc, #56]	; (80056f8 <HAL_UART_MspInit+0x88>)
 80056c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056c2:	f003 0308 	and.w	r3, r3, #8
 80056c6:	60fb      	str	r3, [r7, #12]
 80056c8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80056ca:	2360      	movs	r3, #96	; 0x60
 80056cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80056ce:	2302      	movs	r3, #2
 80056d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80056d2:	2300      	movs	r3, #0
 80056d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80056d6:	2303      	movs	r3, #3
 80056d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80056da:	2307      	movs	r3, #7
 80056dc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80056de:	f107 0314 	add.w	r3, r7, #20
 80056e2:	4619      	mov	r1, r3
 80056e4:	4805      	ldr	r0, [pc, #20]	; (80056fc <HAL_UART_MspInit+0x8c>)
 80056e6:	f002 fda7 	bl	8008238 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80056ea:	bf00      	nop
 80056ec:	3728      	adds	r7, #40	; 0x28
 80056ee:	46bd      	mov	sp, r7
 80056f0:	bd80      	pop	{r7, pc}
 80056f2:	bf00      	nop
 80056f4:	40004400 	.word	0x40004400
 80056f8:	40023800 	.word	0x40023800
 80056fc:	40020c00 	.word	0x40020c00

08005700 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005700:	b480      	push	{r7}
 8005702:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8005704:	e7fe      	b.n	8005704 <NMI_Handler+0x4>

08005706 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005706:	b480      	push	{r7}
 8005708:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800570a:	e7fe      	b.n	800570a <HardFault_Handler+0x4>

0800570c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800570c:	b480      	push	{r7}
 800570e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005710:	e7fe      	b.n	8005710 <MemManage_Handler+0x4>

08005712 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005712:	b480      	push	{r7}
 8005714:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005716:	e7fe      	b.n	8005716 <BusFault_Handler+0x4>

08005718 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005718:	b480      	push	{r7}
 800571a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800571c:	e7fe      	b.n	800571c <UsageFault_Handler+0x4>

0800571e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800571e:	b480      	push	{r7}
 8005720:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005722:	bf00      	nop
 8005724:	46bd      	mov	sp, r7
 8005726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800572a:	4770      	bx	lr

0800572c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800572c:	b480      	push	{r7}
 800572e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005730:	bf00      	nop
 8005732:	46bd      	mov	sp, r7
 8005734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005738:	4770      	bx	lr

0800573a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800573a:	b480      	push	{r7}
 800573c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800573e:	bf00      	nop
 8005740:	46bd      	mov	sp, r7
 8005742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005746:	4770      	bx	lr

08005748 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005748:	b580      	push	{r7, lr}
 800574a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800574c:	f001 fc80 	bl	8007050 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005750:	bf00      	nop
 8005752:	bd80      	pop	{r7, pc}

08005754 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8005754:	b580      	push	{r7, lr}
 8005756:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8005758:	2004      	movs	r0, #4
 800575a:	f002 ff49 	bl	80085f0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 800575e:	bf00      	nop
 8005760:	bd80      	pop	{r7, pc}

08005762 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8005762:	b580      	push	{r7, lr}
 8005764:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8005766:	f44f 7080 	mov.w	r0, #256	; 0x100
 800576a:	f002 ff41 	bl	80085f0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800576e:	bf00      	nop
 8005770:	bd80      	pop	{r7, pc}
	...

08005774 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 8005774:	b580      	push	{r7, lr}
 8005776:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8005778:	4803      	ldr	r0, [pc, #12]	; (8005788 <TIM8_UP_TIM13_IRQHandler+0x14>)
 800577a:	f006 ff58 	bl	800c62e <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim13);
 800577e:	4803      	ldr	r0, [pc, #12]	; (800578c <TIM8_UP_TIM13_IRQHandler+0x18>)
 8005780:	f006 ff55 	bl	800c62e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 8005784:	bf00      	nop
 8005786:	bd80      	pop	{r7, pc}
 8005788:	20039838 	.word	0x20039838
 800578c:	20039a34 	.word	0x20039a34

08005790 <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 8005790:	b580      	push	{r7, lr}
 8005792:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 8005794:	4802      	ldr	r0, [pc, #8]	; (80057a0 <SDIO_IRQHandler+0x10>)
 8005796:	f004 fff1 	bl	800a77c <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 800579a:	bf00      	nop
 800579c:	bd80      	pop	{r7, pc}
 800579e:	bf00      	nop
 80057a0:	20039b94 	.word	0x20039b94

080057a4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80057a4:	b580      	push	{r7, lr}
 80057a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80057a8:	4802      	ldr	r0, [pc, #8]	; (80057b4 <TIM6_DAC_IRQHandler+0x10>)
 80057aa:	f006 ff40 	bl	800c62e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80057ae:	bf00      	nop
 80057b0:	bd80      	pop	{r7, pc}
 80057b2:	bf00      	nop
 80057b4:	20039b14 	.word	0x20039b14

080057b8 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80057b8:	b580      	push	{r7, lr}
 80057ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80057bc:	4802      	ldr	r0, [pc, #8]	; (80057c8 <TIM7_IRQHandler+0x10>)
 80057be:	f006 ff36 	bl	800c62e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80057c2:	bf00      	nop
 80057c4:	bd80      	pop	{r7, pc}
 80057c6:	bf00      	nop
 80057c8:	20039cb8 	.word	0x20039cb8

080057cc <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 80057cc:	b580      	push	{r7, lr}
 80057ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 80057d0:	4802      	ldr	r0, [pc, #8]	; (80057dc <DMA2_Stream2_IRQHandler+0x10>)
 80057d2:	f002 fabd 	bl	8007d50 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 80057d6:	bf00      	nop
 80057d8:	bd80      	pop	{r7, pc}
 80057da:	bf00      	nop
 80057dc:	20039c58 	.word	0x20039c58

080057e0 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 80057e0:	b580      	push	{r7, lr}
 80057e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 80057e4:	4802      	ldr	r0, [pc, #8]	; (80057f0 <DMA2_Stream3_IRQHandler+0x10>)
 80057e6:	f002 fab3 	bl	8007d50 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 80057ea:	bf00      	nop
 80057ec:	bd80      	pop	{r7, pc}
 80057ee:	bf00      	nop
 80057f0:	20039780 	.word	0x20039780

080057f4 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 80057f4:	b580      	push	{r7, lr}
 80057f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 80057f8:	4802      	ldr	r0, [pc, #8]	; (8005804 <DMA2_Stream6_IRQHandler+0x10>)
 80057fa:	f002 faa9 	bl	8007d50 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 80057fe:	bf00      	nop
 8005800:	bd80      	pop	{r7, pc}
 8005802:	bf00      	nop
 8005804:	20039ab4 	.word	0x20039ab4

08005808 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005808:	b580      	push	{r7, lr}
 800580a:	b086      	sub	sp, #24
 800580c:	af00      	add	r7, sp, #0
 800580e:	60f8      	str	r0, [r7, #12]
 8005810:	60b9      	str	r1, [r7, #8]
 8005812:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005814:	2300      	movs	r3, #0
 8005816:	617b      	str	r3, [r7, #20]
 8005818:	e00a      	b.n	8005830 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800581a:	f3af 8000 	nop.w
 800581e:	4601      	mov	r1, r0
 8005820:	68bb      	ldr	r3, [r7, #8]
 8005822:	1c5a      	adds	r2, r3, #1
 8005824:	60ba      	str	r2, [r7, #8]
 8005826:	b2ca      	uxtb	r2, r1
 8005828:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800582a:	697b      	ldr	r3, [r7, #20]
 800582c:	3301      	adds	r3, #1
 800582e:	617b      	str	r3, [r7, #20]
 8005830:	697a      	ldr	r2, [r7, #20]
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	429a      	cmp	r2, r3
 8005836:	dbf0      	blt.n	800581a <_read+0x12>
	}

return len;
 8005838:	687b      	ldr	r3, [r7, #4]
}
 800583a:	4618      	mov	r0, r3
 800583c:	3718      	adds	r7, #24
 800583e:	46bd      	mov	sp, r7
 8005840:	bd80      	pop	{r7, pc}

08005842 <_close>:
	}
	return len;
}

int _close(int file)
{
 8005842:	b480      	push	{r7}
 8005844:	b083      	sub	sp, #12
 8005846:	af00      	add	r7, sp, #0
 8005848:	6078      	str	r0, [r7, #4]
	return -1;
 800584a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800584e:	4618      	mov	r0, r3
 8005850:	370c      	adds	r7, #12
 8005852:	46bd      	mov	sp, r7
 8005854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005858:	4770      	bx	lr

0800585a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800585a:	b480      	push	{r7}
 800585c:	b083      	sub	sp, #12
 800585e:	af00      	add	r7, sp, #0
 8005860:	6078      	str	r0, [r7, #4]
 8005862:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8005864:	683b      	ldr	r3, [r7, #0]
 8005866:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800586a:	605a      	str	r2, [r3, #4]
	return 0;
 800586c:	2300      	movs	r3, #0
}
 800586e:	4618      	mov	r0, r3
 8005870:	370c      	adds	r7, #12
 8005872:	46bd      	mov	sp, r7
 8005874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005878:	4770      	bx	lr

0800587a <_isatty>:

int _isatty(int file)
{
 800587a:	b480      	push	{r7}
 800587c:	b083      	sub	sp, #12
 800587e:	af00      	add	r7, sp, #0
 8005880:	6078      	str	r0, [r7, #4]
	return 1;
 8005882:	2301      	movs	r3, #1
}
 8005884:	4618      	mov	r0, r3
 8005886:	370c      	adds	r7, #12
 8005888:	46bd      	mov	sp, r7
 800588a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800588e:	4770      	bx	lr

08005890 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005890:	b480      	push	{r7}
 8005892:	b085      	sub	sp, #20
 8005894:	af00      	add	r7, sp, #0
 8005896:	60f8      	str	r0, [r7, #12]
 8005898:	60b9      	str	r1, [r7, #8]
 800589a:	607a      	str	r2, [r7, #4]
	return 0;
 800589c:	2300      	movs	r3, #0
}
 800589e:	4618      	mov	r0, r3
 80058a0:	3714      	adds	r7, #20
 80058a2:	46bd      	mov	sp, r7
 80058a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a8:	4770      	bx	lr
	...

080058ac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80058ac:	b580      	push	{r7, lr}
 80058ae:	b086      	sub	sp, #24
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80058b4:	4a14      	ldr	r2, [pc, #80]	; (8005908 <_sbrk+0x5c>)
 80058b6:	4b15      	ldr	r3, [pc, #84]	; (800590c <_sbrk+0x60>)
 80058b8:	1ad3      	subs	r3, r2, r3
 80058ba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80058bc:	697b      	ldr	r3, [r7, #20]
 80058be:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80058c0:	4b13      	ldr	r3, [pc, #76]	; (8005910 <_sbrk+0x64>)
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d102      	bne.n	80058ce <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80058c8:	4b11      	ldr	r3, [pc, #68]	; (8005910 <_sbrk+0x64>)
 80058ca:	4a12      	ldr	r2, [pc, #72]	; (8005914 <_sbrk+0x68>)
 80058cc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80058ce:	4b10      	ldr	r3, [pc, #64]	; (8005910 <_sbrk+0x64>)
 80058d0:	681a      	ldr	r2, [r3, #0]
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	4413      	add	r3, r2
 80058d6:	693a      	ldr	r2, [r7, #16]
 80058d8:	429a      	cmp	r2, r3
 80058da:	d207      	bcs.n	80058ec <_sbrk+0x40>
  {
    errno = ENOMEM;
 80058dc:	f00d f93a 	bl	8012b54 <__errno>
 80058e0:	4602      	mov	r2, r0
 80058e2:	230c      	movs	r3, #12
 80058e4:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 80058e6:	f04f 33ff 	mov.w	r3, #4294967295
 80058ea:	e009      	b.n	8005900 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80058ec:	4b08      	ldr	r3, [pc, #32]	; (8005910 <_sbrk+0x64>)
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80058f2:	4b07      	ldr	r3, [pc, #28]	; (8005910 <_sbrk+0x64>)
 80058f4:	681a      	ldr	r2, [r3, #0]
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	4413      	add	r3, r2
 80058fa:	4a05      	ldr	r2, [pc, #20]	; (8005910 <_sbrk+0x64>)
 80058fc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80058fe:	68fb      	ldr	r3, [r7, #12]
}
 8005900:	4618      	mov	r0, r3
 8005902:	3718      	adds	r7, #24
 8005904:	46bd      	mov	sp, r7
 8005906:	bd80      	pop	{r7, pc}
 8005908:	20050000 	.word	0x20050000
 800590c:	00000800 	.word	0x00000800
 8005910:	2000028c 	.word	0x2000028c
 8005914:	2003be08 	.word	0x2003be08

08005918 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005918:	b480      	push	{r7}
 800591a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800591c:	4b08      	ldr	r3, [pc, #32]	; (8005940 <SystemInit+0x28>)
 800591e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005922:	4a07      	ldr	r2, [pc, #28]	; (8005940 <SystemInit+0x28>)
 8005924:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005928:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800592c:	4b04      	ldr	r3, [pc, #16]	; (8005940 <SystemInit+0x28>)
 800592e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005932:	609a      	str	r2, [r3, #8]
#endif
}
 8005934:	bf00      	nop
 8005936:	46bd      	mov	sp, r7
 8005938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800593c:	4770      	bx	lr
 800593e:	bf00      	nop
 8005940:	e000ed00 	.word	0xe000ed00

08005944 <batteryLowMode>:
float mon_v, mon_w;
uint16_t mon_cnt;
float mon_zg, mon_offset;

void batteryLowMode()
{
 8005944:	b580      	push	{r7, lr}
 8005946:	af00      	add	r7, sp, #0
	lcd_clear();
 8005948:	f7fb fbaa 	bl	80010a0 <lcd_clear>
	lcd_locate(0,0);
 800594c:	2100      	movs	r1, #0
 800594e:	2000      	movs	r0, #0
 8005950:	f7fb fbb6 	bl	80010c0 <lcd_locate>
	lcd_printf("Battery");
 8005954:	4814      	ldr	r0, [pc, #80]	; (80059a8 <batteryLowMode+0x64>)
 8005956:	f7fb fbdd 	bl	8001114 <lcd_printf>
	lcd_locate(0,1);
 800595a:	2101      	movs	r1, #1
 800595c:	2000      	movs	r0, #0
 800595e:	f7fb fbaf 	bl	80010c0 <lcd_locate>
	lcd_printf("Low");
 8005962:	4812      	ldr	r0, [pc, #72]	; (80059ac <batteryLowMode+0x68>)
 8005964:	f7fb fbd6 	bl	8001114 <lcd_printf>

	while(1){
		led.fullColor('R');
 8005968:	2152      	movs	r1, #82	; 0x52
 800596a:	4811      	ldr	r0, [pc, #68]	; (80059b0 <batteryLowMode+0x6c>)
 800596c:	f7fc fa92 	bl	8001e94 <_ZN3LED9fullColorEc>
		HAL_Delay(100);
 8005970:	2064      	movs	r0, #100	; 0x64
 8005972:	f001 fb8d 	bl	8007090 <HAL_Delay>
		led.fullColor('Y');
 8005976:	2159      	movs	r1, #89	; 0x59
 8005978:	480d      	ldr	r0, [pc, #52]	; (80059b0 <batteryLowMode+0x6c>)
 800597a:	f7fc fa8b 	bl	8001e94 <_ZN3LED9fullColorEc>
		HAL_Delay(100);
 800597e:	2064      	movs	r0, #100	; 0x64
 8005980:	f001 fb86 	bl	8007090 <HAL_Delay>

		if(joy_stick.getValue() == JOY_C){
 8005984:	480b      	ldr	r0, [pc, #44]	; (80059b4 <batteryLowMode+0x70>)
 8005986:	f7fc fa21 	bl	8001dcc <_ZN8JoyStick8getValueEv>
 800598a:	4603      	mov	r3, r0
 800598c:	2b02      	cmp	r3, #2
 800598e:	bf0c      	ite	eq
 8005990:	2301      	moveq	r3, #1
 8005992:	2300      	movne	r3, #0
 8005994:	b2db      	uxtb	r3, r3
 8005996:	2b00      	cmp	r3, #0
 8005998:	d0e6      	beq.n	8005968 <batteryLowMode+0x24>
			HAL_Delay(500);
 800599a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800599e:	f001 fb77 	bl	8007090 <HAL_Delay>
			break;
 80059a2:	bf00      	nop
		}
	}
}
 80059a4:	bf00      	nop
 80059a6:	bd80      	pop	{r7, pc}
 80059a8:	08017d78 	.word	0x08017d78
 80059ac:	08017d80 	.word	0x08017d80
 80059b0:	20000598 	.word	0x20000598
 80059b4:	2000058c 	.word	0x2000058c

080059b8 <cppInit>:

void cppInit(void)
{
 80059b8:	b598      	push	{r3, r4, r7, lr}
 80059ba:	af00      	add	r7, sp, #0
	lcd_init();
 80059bc:	f7fb fb2c 	bl	8001018 <lcd_init>

	//---------- Buttery Check ----------//
	power_sensor.init();
 80059c0:	4844      	ldr	r0, [pc, #272]	; (8005ad4 <cppInit+0x11c>)
 80059c2:	f7fd fd4d 	bl	8003460 <_ZN11PowerSensor4initEv>
	HAL_Delay(100);
 80059c6:	2064      	movs	r0, #100	; 0x64
 80059c8:	f001 fb62 	bl	8007090 <HAL_Delay>
	power_sensor.updateValues();
 80059cc:	4841      	ldr	r0, [pc, #260]	; (8005ad4 <cppInit+0x11c>)
 80059ce:	f7fd fd57 	bl	8003480 <_ZN11PowerSensor12updateValuesEv>

	lcd_clear();
 80059d2:	f7fb fb65 	bl	80010a0 <lcd_clear>
	lcd_locate(0,0);
 80059d6:	2100      	movs	r1, #0
 80059d8:	2000      	movs	r0, #0
 80059da:	f7fb fb71 	bl	80010c0 <lcd_locate>
	lcd_printf("Voltage");
 80059de:	483e      	ldr	r0, [pc, #248]	; (8005ad8 <cppInit+0x120>)
 80059e0:	f7fb fb98 	bl	8001114 <lcd_printf>
	lcd_locate(0,1);
 80059e4:	2101      	movs	r1, #1
 80059e6:	2000      	movs	r0, #0
 80059e8:	f7fb fb6a 	bl	80010c0 <lcd_locate>
	lcd_printf("%f", power_sensor.getButteryVoltage());
 80059ec:	4839      	ldr	r0, [pc, #228]	; (8005ad4 <cppInit+0x11c>)
 80059ee:	f7fd fd71 	bl	80034d4 <_ZN11PowerSensor17getButteryVoltageEv>
 80059f2:	ee10 3a10 	vmov	r3, s0
 80059f6:	4618      	mov	r0, r3
 80059f8:	f7fa fdbe 	bl	8000578 <__aeabi_f2d>
 80059fc:	4603      	mov	r3, r0
 80059fe:	460c      	mov	r4, r1
 8005a00:	461a      	mov	r2, r3
 8005a02:	4623      	mov	r3, r4
 8005a04:	4835      	ldr	r0, [pc, #212]	; (8005adc <cppInit+0x124>)
 8005a06:	f7fb fb85 	bl	8001114 <lcd_printf>
	HAL_Delay(1000);
 8005a0a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8005a0e:	f001 fb3f 	bl	8007090 <HAL_Delay>

	if(power_sensor.butteryCheck() == true) batteryLowMode(); //if battery low, informed
 8005a12:	4830      	ldr	r0, [pc, #192]	; (8005ad4 <cppInit+0x11c>)
 8005a14:	f7fd fd70 	bl	80034f8 <_ZN11PowerSensor12butteryCheckEv>
 8005a18:	4603      	mov	r3, r0
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d001      	beq.n	8005a22 <cppInit+0x6a>
 8005a1e:	f7ff ff91 	bl	8005944 <batteryLowMode>

	// -----------initialize-------//
	if(logger.sdCardInit() == true){ //sd mount successfull
 8005a22:	482f      	ldr	r0, [pc, #188]	; (8005ae0 <cppInit+0x128>)
 8005a24:	f7fd f8ce 	bl	8002bc4 <_ZN6Logger10sdCardInitEv>
 8005a28:	4603      	mov	r3, r0
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d007      	beq.n	8005a3e <cppInit+0x86>
		led.fullColor('G');
 8005a2e:	2147      	movs	r1, #71	; 0x47
 8005a30:	482c      	ldr	r0, [pc, #176]	; (8005ae4 <cppInit+0x12c>)
 8005a32:	f7fc fa2f 	bl	8001e94 <_ZN3LED9fullColorEc>
		HAL_Delay(100);
 8005a36:	2064      	movs	r0, #100	; 0x64
 8005a38:	f001 fb2a 	bl	8007090 <HAL_Delay>
 8005a3c:	e006      	b.n	8005a4c <cppInit+0x94>
	}
	else{ //sd mount fali
		led.fullColor('R');
 8005a3e:	2152      	movs	r1, #82	; 0x52
 8005a40:	4828      	ldr	r0, [pc, #160]	; (8005ae4 <cppInit+0x12c>)
 8005a42:	f7fc fa27 	bl	8001e94 <_ZN3LED9fullColorEc>
		HAL_Delay(100);
 8005a46:	2064      	movs	r0, #100	; 0x64
 8005a48:	f001 fb22 	bl	8007090 <HAL_Delay>
	}

	line_sensor.ADCStart();
 8005a4c:	4826      	ldr	r0, [pc, #152]	; (8005ae8 <cppInit+0x130>)
 8005a4e:	f7fc fb7d 	bl	800214c <_ZN10LineSensor8ADCStartEv>
	motor.init();
 8005a52:	4826      	ldr	r0, [pc, #152]	; (8005aec <cppInit+0x134>)
 8005a54:	f7fd f9f6 	bl	8002e44 <_ZN5Motor4initEv>
	encoder.init();
 8005a58:	4825      	ldr	r0, [pc, #148]	; (8005af0 <cppInit+0x138>)
 8005a5a:	f7fb fb9f 	bl	800119c <_ZN7Encoder4initEv>
	imu.init();
 8005a5e:	4825      	ldr	r0, [pc, #148]	; (8005af4 <cppInit+0x13c>)
 8005a60:	f7fb ffc0 	bl	80019e4 <_ZN3IMU4initEv>
	line_trace.init();
 8005a64:	4824      	ldr	r0, [pc, #144]	; (8005af8 <cppInit+0x140>)
 8005a66:	f7fc ff75 	bl	8002954 <_ZN9LineTrace4initEv>

	line_sensor.calibration();
 8005a6a:	481f      	ldr	r0, [pc, #124]	; (8005ae8 <cppInit+0x130>)
 8005a6c:	f7fc fcae 	bl	80023cc <_ZN10LineSensor11calibrationEv>
	HAL_Delay(1000);
 8005a70:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8005a74:	f001 fb0c 	bl	8007090 <HAL_Delay>

	led.fullColor('M');
 8005a78:	214d      	movs	r1, #77	; 0x4d
 8005a7a:	481a      	ldr	r0, [pc, #104]	; (8005ae4 <cppInit+0x12c>)
 8005a7c:	f7fc fa0a 	bl	8001e94 <_ZN3LED9fullColorEc>
	imu.calibration();
 8005a80:	481c      	ldr	r0, [pc, #112]	; (8005af4 <cppInit+0x13c>)
 8005a82:	f7fc f87f 	bl	8001b84 <_ZN3IMU11calibrationEv>

	//line_trace.setGain(0.0005, 0.000003, 0);
	line_trace.setGain(0.0005, 0.000002, 0);
 8005a86:	ed9f 1a1d 	vldr	s2, [pc, #116]	; 8005afc <cppInit+0x144>
 8005a8a:	eddf 0a1d 	vldr	s1, [pc, #116]	; 8005b00 <cppInit+0x148>
 8005a8e:	ed9f 0a1d 	vldr	s0, [pc, #116]	; 8005b04 <cppInit+0x14c>
 8005a92:	4819      	ldr	r0, [pc, #100]	; (8005af8 <cppInit+0x140>)
 8005a94:	f7fc ff92 	bl	80029bc <_ZN9LineTrace7setGainEfff>

	//velocity_ctrl.setVelocityGain(1.5, 20, 0);
	velocity_ctrl.setVelocityGain(3.0983, 23.773, 0.036866);
 8005a98:	ed9f 1a1b 	vldr	s2, [pc, #108]	; 8005b08 <cppInit+0x150>
 8005a9c:	eddf 0a1b 	vldr	s1, [pc, #108]	; 8005b0c <cppInit+0x154>
 8005aa0:	ed9f 0a1b 	vldr	s0, [pc, #108]	; 8005b10 <cppInit+0x158>
 8005aa4:	481b      	ldr	r0, [pc, #108]	; (8005b14 <cppInit+0x15c>)
 8005aa6:	f7fe f8bf 	bl	8003c28 <_ZN12VelocityCtrl15setVelocityGainEfff>
	//velocity_ctrl.setVelocityGain(1.9842, 22.9078, 0.02079);
	//velocity_ctrl.setOmegaGain(0.5, 5, 0);
	//velocity_ctrl.setOmegaGain(0.05, 7, 0);
	velocity_ctrl.setOmegaGain(0.35757, 4.0392, 0.0046799);
 8005aaa:	ed9f 1a1b 	vldr	s2, [pc, #108]	; 8005b18 <cppInit+0x160>
 8005aae:	eddf 0a1b 	vldr	s1, [pc, #108]	; 8005b1c <cppInit+0x164>
 8005ab2:	ed9f 0a1b 	vldr	s0, [pc, #108]	; 8005b20 <cppInit+0x168>
 8005ab6:	4817      	ldr	r0, [pc, #92]	; (8005b14 <cppInit+0x15c>)
 8005ab8:	f7fe f8cf 	bl	8003c5a <_ZN12VelocityCtrl12setOmegaGainEfff>
	//velocity_ctrl.setOmegaGain(0.12175, 1.0604, 0.002614);
	//velocity_ctrl.setOmegaGain(0.0, 0, 0);


	encoder.clearDistance();
 8005abc:	480c      	ldr	r0, [pc, #48]	; (8005af0 <cppInit+0x138>)
 8005abe:	f7fb fc9c 	bl	80013fa <_ZN7Encoder13clearDistanceEv>
	odometry.clearPotition();
 8005ac2:	4818      	ldr	r0, [pc, #96]	; (8005b24 <cppInit+0x16c>)
 8005ac4:	f7fd fb99 	bl	80031fa <_ZN8Odometry13clearPotitionEv>

	path_following.init();
 8005ac8:	4817      	ldr	r0, [pc, #92]	; (8005b28 <cppInit+0x170>)
 8005aca:	f7fd fc31 	bl	8003330 <_ZN13PathFollowing4initEv>

}
 8005ace:	bf00      	nop
 8005ad0:	bd98      	pop	{r3, r4, r7, pc}
 8005ad2:	bf00      	nop
 8005ad4:	2000059c 	.word	0x2000059c
 8005ad8:	08017d84 	.word	0x08017d84
 8005adc:	08017d8c 	.word	0x08017d8c
 8005ae0:	200005bc 	.word	0x200005bc
 8005ae4:	20000598 	.word	0x20000598
 8005ae8:	20000290 	.word	0x20000290
 8005aec:	20000594 	.word	0x20000594
 8005af0:	2001f9c4 	.word	0x2001f9c4
 8005af4:	200005a8 	.word	0x200005a8
 8005af8:	2001fa14 	.word	0x2001fa14
 8005afc:	00000000 	.word	0x00000000
 8005b00:	360637bd 	.word	0x360637bd
 8005b04:	3a03126f 	.word	0x3a03126f
 8005b08:	3d1700ce 	.word	0x3d1700ce
 8005b0c:	41be2f1b 	.word	0x41be2f1b
 8005b10:	40464a8c 	.word	0x40464a8c
 8005b14:	2001f9dc 	.word	0x2001f9dc
 8005b18:	3b9959d9 	.word	0x3b9959d9
 8005b1c:	40814120 	.word	0x40814120
 8005b20:	3eb7136a 	.word	0x3eb7136a
 8005b24:	2001fa80 	.word	0x2001fa80
 8005b28:	2001fcc0 	.word	0x2001fcc0

08005b2c <cppFlip1ms>:

void cppFlip1ms(void)
{
 8005b2c:	b580      	push	{r7, lr}
 8005b2e:	af00      	add	r7, sp, #0
	line_sensor.updateSensorValues();
 8005b30:	4825      	ldr	r0, [pc, #148]	; (8005bc8 <cppFlip1ms+0x9c>)
 8005b32:	f7fc fb69 	bl	8002208 <_ZN10LineSensor18updateSensorValuesEv>
	imu.updateValues();
 8005b36:	4825      	ldr	r0, [pc, #148]	; (8005bcc <cppFlip1ms+0xa0>)
 8005b38:	f7fb ff82 	bl	8001a40 <_ZN3IMU12updateValuesEv>
	mon_zg = imu.getOmega();
 8005b3c:	4823      	ldr	r0, [pc, #140]	; (8005bcc <cppFlip1ms+0xa0>)
 8005b3e:	f7fb ffd7 	bl	8001af0 <_ZN3IMU8getOmegaEv>
 8005b42:	eef0 7a40 	vmov.f32	s15, s0
 8005b46:	4b22      	ldr	r3, [pc, #136]	; (8005bd0 <cppFlip1ms+0xa4>)
 8005b48:	edc3 7a00 	vstr	s15, [r3]
	mon_offset = imu.getOffsetVal();
 8005b4c:	481f      	ldr	r0, [pc, #124]	; (8005bcc <cppFlip1ms+0xa0>)
 8005b4e:	f7fc f8af 	bl	8001cb0 <_ZN3IMU12getOffsetValEv>
 8005b52:	eef0 7a40 	vmov.f32	s15, s0
 8005b56:	4b1f      	ldr	r3, [pc, #124]	; (8005bd4 <cppFlip1ms+0xa8>)
 8005b58:	edc3 7a00 	vstr	s15, [r3]
	encoder.updateCnt();
 8005b5c:	481e      	ldr	r0, [pc, #120]	; (8005bd8 <cppFlip1ms+0xac>)
 8005b5e:	f7fb fb3f 	bl	80011e0 <_ZN7Encoder9updateCntEv>

	line_trace.flip();
 8005b62:	481e      	ldr	r0, [pc, #120]	; (8005bdc <cppFlip1ms+0xb0>)
 8005b64:	f7fc ffa8 	bl	8002ab8 <_ZN9LineTrace4flipEv>
	velocity_ctrl.flip();
 8005b68:	481d      	ldr	r0, [pc, #116]	; (8005be0 <cppFlip1ms+0xb4>)
 8005b6a:	f7fe f88f 	bl	8003c8c <_ZN12VelocityCtrl4flipEv>
	odometry.flip();
 8005b6e:	481d      	ldr	r0, [pc, #116]	; (8005be4 <cppFlip1ms+0xb8>)
 8005b70:	f7fd fb38 	bl	80031e4 <_ZN8Odometry4flipEv>

	motor.motorCtrl();
 8005b74:	481c      	ldr	r0, [pc, #112]	; (8005be8 <cppFlip1ms+0xbc>)
 8005b76:	f7fd f977 	bl	8002e68 <_ZN5Motor9motorCtrlEv>

	logger.storeLog(velocity_ctrl.getCurrentVelocity());
 8005b7a:	4819      	ldr	r0, [pc, #100]	; (8005be0 <cppFlip1ms+0xb4>)
 8005b7c:	f7fe f8c4 	bl	8003d08 <_ZN12VelocityCtrl18getCurrentVelocityEv>
 8005b80:	eef0 7a40 	vmov.f32	s15, s0
 8005b84:	eeb0 0a67 	vmov.f32	s0, s15
 8005b88:	4818      	ldr	r0, [pc, #96]	; (8005bec <cppFlip1ms+0xc0>)
 8005b8a:	f7fd f86d 	bl	8002c68 <_ZN6Logger8storeLogEf>
	//logger.storeLog(imu.getOmega());

	static uint16_t twice_cnt;
	twice_cnt++;
 8005b8e:	4b18      	ldr	r3, [pc, #96]	; (8005bf0 <cppFlip1ms+0xc4>)
 8005b90:	881b      	ldrh	r3, [r3, #0]
 8005b92:	3301      	adds	r3, #1
 8005b94:	b29a      	uxth	r2, r3
 8005b96:	4b16      	ldr	r3, [pc, #88]	; (8005bf0 <cppFlip1ms+0xc4>)
 8005b98:	801a      	strh	r2, [r3, #0]
	if(twice_cnt >= 2){ //2ms
 8005b9a:	4b15      	ldr	r3, [pc, #84]	; (8005bf0 <cppFlip1ms+0xc4>)
 8005b9c:	881b      	ldrh	r3, [r3, #0]
 8005b9e:	2b01      	cmp	r3, #1
 8005ba0:	d90c      	bls.n	8005bbc <cppFlip1ms+0x90>
		sys_ident.inOutputStore(imu.getOmega());
 8005ba2:	480a      	ldr	r0, [pc, #40]	; (8005bcc <cppFlip1ms+0xa0>)
 8005ba4:	f7fb ffa4 	bl	8001af0 <_ZN3IMU8getOmegaEv>
 8005ba8:	eef0 7a40 	vmov.f32	s15, s0
 8005bac:	eeb0 0a67 	vmov.f32	s0, s15
 8005bb0:	4810      	ldr	r0, [pc, #64]	; (8005bf4 <cppFlip1ms+0xc8>)
 8005bb2:	f7fd fdb5 	bl	8003720 <_ZN20SystemIdentification13inOutputStoreEf>
		twice_cnt = 0;
 8005bb6:	4b0e      	ldr	r3, [pc, #56]	; (8005bf0 <cppFlip1ms+0xc4>)
 8005bb8:	2200      	movs	r2, #0
 8005bba:	801a      	strh	r2, [r3, #0]
		encoder.clearTotalCnt();
		odometry.clearPotition();
	}
	*/

	encoder.clearCnt();
 8005bbc:	4806      	ldr	r0, [pc, #24]	; (8005bd8 <cppFlip1ms+0xac>)
 8005bbe:	f7fb fc2b 	bl	8001418 <_ZN7Encoder8clearCntEv>

	//Buttery Check
	//power_sensor.updateValues();
	//if(power_sensor.butteryCheck() == true) led.fullColor('R');

}
 8005bc2:	bf00      	nop
 8005bc4:	bd80      	pop	{r7, pc}
 8005bc6:	bf00      	nop
 8005bc8:	20000290 	.word	0x20000290
 8005bcc:	200005a8 	.word	0x200005a8
 8005bd0:	200373ec 	.word	0x200373ec
 8005bd4:	200373f0 	.word	0x200373f0
 8005bd8:	2001f9c4 	.word	0x2001f9c4
 8005bdc:	2001fa14 	.word	0x2001fa14
 8005be0:	2001f9dc 	.word	0x2001f9dc
 8005be4:	2001fa80 	.word	0x2001fa80
 8005be8:	20000594 	.word	0x20000594
 8005bec:	200005bc 	.word	0x200005bc
 8005bf0:	200373f4 	.word	0x200373f4
 8005bf4:	2001fab0 	.word	0x2001fab0

08005bf8 <cppFlip100ns>:

void cppFlip100ns(void)
{
 8005bf8:	b580      	push	{r7, lr}
 8005bfa:	af00      	add	r7, sp, #0
	line_sensor.storeSensorValues();
 8005bfc:	4802      	ldr	r0, [pc, #8]	; (8005c08 <cppFlip100ns+0x10>)
 8005bfe:	f7fc fab5 	bl	800216c <_ZN10LineSensor17storeSensorValuesEv>
	if(cnt >= 2){ //200ns
		cnt = 0;
		//imu.storeValues();
	}
	*/
}
 8005c02:	bf00      	nop
 8005c04:	bd80      	pop	{r7, pc}
 8005c06:	bf00      	nop
 8005c08:	20000290 	.word	0x20000290

08005c0c <cppFlip10ms>:

void cppFlip10ms(void)
{
 8005c0c:	b580      	push	{r7, lr}
 8005c0e:	af00      	add	r7, sp, #0
	static uint16_t twice_cnt;
	twice_cnt++;
 8005c10:	4b0a      	ldr	r3, [pc, #40]	; (8005c3c <cppFlip10ms+0x30>)
 8005c12:	881b      	ldrh	r3, [r3, #0]
 8005c14:	3301      	adds	r3, #1
 8005c16:	b29a      	uxth	r2, r3
 8005c18:	4b08      	ldr	r3, [pc, #32]	; (8005c3c <cppFlip10ms+0x30>)
 8005c1a:	801a      	strh	r2, [r3, #0]
	if(twice_cnt >= 7){ //70ms
 8005c1c:	4b07      	ldr	r3, [pc, #28]	; (8005c3c <cppFlip10ms+0x30>)
 8005c1e:	881b      	ldrh	r3, [r3, #0]
 8005c20:	2b06      	cmp	r3, #6
 8005c22:	d905      	bls.n	8005c30 <cppFlip10ms+0x24>
		sys_ident.updateMsig();
 8005c24:	4806      	ldr	r0, [pc, #24]	; (8005c40 <cppFlip10ms+0x34>)
 8005c26:	f7fd fdb7 	bl	8003798 <_ZN20SystemIdentification10updateMsigEv>
		twice_cnt = 0;
 8005c2a:	4b04      	ldr	r3, [pc, #16]	; (8005c3c <cppFlip10ms+0x30>)
 8005c2c:	2200      	movs	r2, #0
 8005c2e:	801a      	strh	r2, [r3, #0]
	}

	mon_cnt = twice_cnt;
 8005c30:	4b02      	ldr	r3, [pc, #8]	; (8005c3c <cppFlip10ms+0x30>)
 8005c32:	881a      	ldrh	r2, [r3, #0]
 8005c34:	4b03      	ldr	r3, [pc, #12]	; (8005c44 <cppFlip10ms+0x38>)
 8005c36:	801a      	strh	r2, [r3, #0]
		path_following.flip();
	}
	velocity_ctrl.setVelocity(path_following.getV(), path_following.getW());
	*/

}
 8005c38:	bf00      	nop
 8005c3a:	bd80      	pop	{r7, pc}
 8005c3c:	200373f6 	.word	0x200373f6
 8005c40:	2001fab0 	.word	0x2001fab0
 8005c44:	200373e8 	.word	0x200373e8

08005c48 <cppExit>:

void cppExit(uint16_t gpio_pin)
{
 8005c48:	b580      	push	{r7, lr}
 8005c4a:	b082      	sub	sp, #8
 8005c4c:	af00      	add	r7, sp, #0
 8005c4e:	4603      	mov	r3, r0
 8005c50:	80fb      	strh	r3, [r7, #6]
	side_sensor.updateStatus(gpio_pin);
 8005c52:	88fb      	ldrh	r3, [r7, #6]
 8005c54:	4619      	mov	r1, r3
 8005c56:	4803      	ldr	r0, [pc, #12]	; (8005c64 <cppExit+0x1c>)
 8005c58:	f7fd fcda 	bl	8003610 <_ZN10SideSensor12updateStatusEt>
}
 8005c5c:	bf00      	nop
 8005c5e:	3708      	adds	r7, #8
 8005c60:	46bd      	mov	sp, r7
 8005c62:	bd80      	pop	{r7, pc}
 8005c64:	20000588 	.word	0x20000588

08005c68 <cppLoop>:

void cppLoop(void)
{
 8005c68:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005c6c:	b08b      	sub	sp, #44	; 0x2c
 8005c6e:	af02      	add	r7, sp, #8
	switch(rotary_switch.getValue()){
 8005c70:	48b9      	ldr	r0, [pc, #740]	; (8005f58 <cppLoop+0x2f0>)
 8005c72:	f7fd fc73 	bl	800355c <_ZN12RotarySwitch8getValueEv>
 8005c76:	4603      	mov	r3, r0
 8005c78:	2b0f      	cmp	r3, #15
 8005c7a:	f201 80b7 	bhi.w	8006dec <cppLoop+0x1184>
 8005c7e:	a201      	add	r2, pc, #4	; (adr r2, 8005c84 <cppLoop+0x1c>)
 8005c80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c84:	08005cc5 	.word	0x08005cc5
 8005c88:	0800617f 	.word	0x0800617f
 8005c8c:	08006207 	.word	0x08006207
 8005c90:	080062e5 	.word	0x080062e5
 8005c94:	0800639f 	.word	0x0800639f
 8005c98:	0800642d 	.word	0x0800642d
 8005c9c:	080064f3 	.word	0x080064f3
 8005ca0:	08006611 	.word	0x08006611
 8005ca4:	080066b1 	.word	0x080066b1
 8005ca8:	08006be5 	.word	0x08006be5
 8005cac:	08006c81 	.word	0x08006c81
 8005cb0:	08006d1b 	.word	0x08006d1b
 8005cb4:	08006d45 	.word	0x08006d45
 8005cb8:	08006d6f 	.word	0x08006d6f
 8005cbc:	08006d99 	.word	0x08006d99
 8005cc0:	08006dc3 	.word	0x08006dc3
	static int16_t selector;

	case 0:
		led.fullColor('R');
 8005cc4:	2152      	movs	r1, #82	; 0x52
 8005cc6:	48a5      	ldr	r0, [pc, #660]	; (8005f5c <cppLoop+0x2f4>)
 8005cc8:	f7fc f8e4 	bl	8001e94 <_ZN3LED9fullColorEc>

		lcd_clear();
 8005ccc:	f7fb f9e8 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8005cd0:	2100      	movs	r1, #0
 8005cd2:	2000      	movs	r0, #0
 8005cd4:	f7fb f9f4 	bl	80010c0 <lcd_locate>
		lcd_printf("%4.2lf    ", line_trace.getKpV()*1000);
 8005cd8:	48a1      	ldr	r0, [pc, #644]	; (8005f60 <cppLoop+0x2f8>)
 8005cda:	f7fc fea1 	bl	8002a20 <_ZN9LineTrace6getKpVEv>
 8005cde:	eeb0 7a40 	vmov.f32	s14, s0
 8005ce2:	eddf 7aa0 	vldr	s15, [pc, #640]	; 8005f64 <cppLoop+0x2fc>
 8005ce6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005cea:	ee17 0a90 	vmov	r0, s15
 8005cee:	f7fa fc43 	bl	8000578 <__aeabi_f2d>
 8005cf2:	4603      	mov	r3, r0
 8005cf4:	460c      	mov	r4, r1
 8005cf6:	461a      	mov	r2, r3
 8005cf8:	4623      	mov	r3, r4
 8005cfa:	489b      	ldr	r0, [pc, #620]	; (8005f68 <cppLoop+0x300>)
 8005cfc:	f7fb fa0a 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8005d00:	2101      	movs	r1, #1
 8005d02:	2000      	movs	r0, #0
 8005d04:	f7fb f9dc 	bl	80010c0 <lcd_locate>
		lcd_printf("%4.2lf%4.2lf", line_trace.getKiV()*1000, line_trace.getKdV()*1000);
 8005d08:	4895      	ldr	r0, [pc, #596]	; (8005f60 <cppLoop+0x2f8>)
 8005d0a:	f7fc fe98 	bl	8002a3e <_ZN9LineTrace6getKiVEv>
 8005d0e:	eeb0 7a40 	vmov.f32	s14, s0
 8005d12:	eddf 7a94 	vldr	s15, [pc, #592]	; 8005f64 <cppLoop+0x2fc>
 8005d16:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005d1a:	ee17 0a90 	vmov	r0, s15
 8005d1e:	f7fa fc2b 	bl	8000578 <__aeabi_f2d>
 8005d22:	4605      	mov	r5, r0
 8005d24:	460e      	mov	r6, r1
 8005d26:	488e      	ldr	r0, [pc, #568]	; (8005f60 <cppLoop+0x2f8>)
 8005d28:	f7fc fe98 	bl	8002a5c <_ZN9LineTrace6getKdVEv>
 8005d2c:	eeb0 7a40 	vmov.f32	s14, s0
 8005d30:	eddf 7a8c 	vldr	s15, [pc, #560]	; 8005f64 <cppLoop+0x2fc>
 8005d34:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005d38:	ee17 0a90 	vmov	r0, s15
 8005d3c:	f7fa fc1c 	bl	8000578 <__aeabi_f2d>
 8005d40:	4603      	mov	r3, r0
 8005d42:	460c      	mov	r4, r1
 8005d44:	e9cd 3400 	strd	r3, r4, [sp]
 8005d48:	462a      	mov	r2, r5
 8005d4a:	4633      	mov	r3, r6
 8005d4c:	4887      	ldr	r0, [pc, #540]	; (8005f6c <cppLoop+0x304>)
 8005d4e:	f7fb f9e1 	bl	8001114 <lcd_printf>

		static float adj_kp_v = line_trace.getKpV();
 8005d52:	4b87      	ldr	r3, [pc, #540]	; (8005f70 <cppLoop+0x308>)
 8005d54:	781b      	ldrb	r3, [r3, #0]
 8005d56:	f3bf 8f5b 	dmb	ish
 8005d5a:	b2db      	uxtb	r3, r3
 8005d5c:	f003 0301 	and.w	r3, r3, #1
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	bf0c      	ite	eq
 8005d64:	2301      	moveq	r3, #1
 8005d66:	2300      	movne	r3, #0
 8005d68:	b2db      	uxtb	r3, r3
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d015      	beq.n	8005d9a <cppLoop+0x132>
 8005d6e:	4880      	ldr	r0, [pc, #512]	; (8005f70 <cppLoop+0x308>)
 8005d70:	f00b fe8b 	bl	8011a8a <__cxa_guard_acquire>
 8005d74:	4603      	mov	r3, r0
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	bf14      	ite	ne
 8005d7a:	2301      	movne	r3, #1
 8005d7c:	2300      	moveq	r3, #0
 8005d7e:	b2db      	uxtb	r3, r3
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d00a      	beq.n	8005d9a <cppLoop+0x132>
 8005d84:	4876      	ldr	r0, [pc, #472]	; (8005f60 <cppLoop+0x2f8>)
 8005d86:	f7fc fe4b 	bl	8002a20 <_ZN9LineTrace6getKpVEv>
 8005d8a:	eef0 7a40 	vmov.f32	s15, s0
 8005d8e:	4b79      	ldr	r3, [pc, #484]	; (8005f74 <cppLoop+0x30c>)
 8005d90:	edc3 7a00 	vstr	s15, [r3]
 8005d94:	4876      	ldr	r0, [pc, #472]	; (8005f70 <cppLoop+0x308>)
 8005d96:	f00b fe84 	bl	8011aa2 <__cxa_guard_release>
		static float adj_ki_v = line_trace.getKiV();
 8005d9a:	4b77      	ldr	r3, [pc, #476]	; (8005f78 <cppLoop+0x310>)
 8005d9c:	781b      	ldrb	r3, [r3, #0]
 8005d9e:	f3bf 8f5b 	dmb	ish
 8005da2:	b2db      	uxtb	r3, r3
 8005da4:	f003 0301 	and.w	r3, r3, #1
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	bf0c      	ite	eq
 8005dac:	2301      	moveq	r3, #1
 8005dae:	2300      	movne	r3, #0
 8005db0:	b2db      	uxtb	r3, r3
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d015      	beq.n	8005de2 <cppLoop+0x17a>
 8005db6:	4870      	ldr	r0, [pc, #448]	; (8005f78 <cppLoop+0x310>)
 8005db8:	f00b fe67 	bl	8011a8a <__cxa_guard_acquire>
 8005dbc:	4603      	mov	r3, r0
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	bf14      	ite	ne
 8005dc2:	2301      	movne	r3, #1
 8005dc4:	2300      	moveq	r3, #0
 8005dc6:	b2db      	uxtb	r3, r3
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d00a      	beq.n	8005de2 <cppLoop+0x17a>
 8005dcc:	4864      	ldr	r0, [pc, #400]	; (8005f60 <cppLoop+0x2f8>)
 8005dce:	f7fc fe36 	bl	8002a3e <_ZN9LineTrace6getKiVEv>
 8005dd2:	eef0 7a40 	vmov.f32	s15, s0
 8005dd6:	4b69      	ldr	r3, [pc, #420]	; (8005f7c <cppLoop+0x314>)
 8005dd8:	edc3 7a00 	vstr	s15, [r3]
 8005ddc:	4866      	ldr	r0, [pc, #408]	; (8005f78 <cppLoop+0x310>)
 8005dde:	f00b fe60 	bl	8011aa2 <__cxa_guard_release>
		static float adj_kd_v = line_trace.getKdV();
 8005de2:	4b67      	ldr	r3, [pc, #412]	; (8005f80 <cppLoop+0x318>)
 8005de4:	781b      	ldrb	r3, [r3, #0]
 8005de6:	f3bf 8f5b 	dmb	ish
 8005dea:	b2db      	uxtb	r3, r3
 8005dec:	f003 0301 	and.w	r3, r3, #1
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	bf0c      	ite	eq
 8005df4:	2301      	moveq	r3, #1
 8005df6:	2300      	movne	r3, #0
 8005df8:	b2db      	uxtb	r3, r3
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d015      	beq.n	8005e2a <cppLoop+0x1c2>
 8005dfe:	4860      	ldr	r0, [pc, #384]	; (8005f80 <cppLoop+0x318>)
 8005e00:	f00b fe43 	bl	8011a8a <__cxa_guard_acquire>
 8005e04:	4603      	mov	r3, r0
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	bf14      	ite	ne
 8005e0a:	2301      	movne	r3, #1
 8005e0c:	2300      	moveq	r3, #0
 8005e0e:	b2db      	uxtb	r3, r3
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d00a      	beq.n	8005e2a <cppLoop+0x1c2>
 8005e14:	4852      	ldr	r0, [pc, #328]	; (8005f60 <cppLoop+0x2f8>)
 8005e16:	f7fc fe21 	bl	8002a5c <_ZN9LineTrace6getKdVEv>
 8005e1a:	eef0 7a40 	vmov.f32	s15, s0
 8005e1e:	4b59      	ldr	r3, [pc, #356]	; (8005f84 <cppLoop+0x31c>)
 8005e20:	edc3 7a00 	vstr	s15, [r3]
 8005e24:	4856      	ldr	r0, [pc, #344]	; (8005f80 <cppLoop+0x318>)
 8005e26:	f00b fe3c 	bl	8011aa2 <__cxa_guard_release>

		if(joy_stick.getValue() == JOY_U){
 8005e2a:	4857      	ldr	r0, [pc, #348]	; (8005f88 <cppLoop+0x320>)
 8005e2c:	f7fb ffce 	bl	8001dcc <_ZN8JoyStick8getValueEv>
 8005e30:	4603      	mov	r3, r0
 8005e32:	2b08      	cmp	r3, #8
 8005e34:	bf0c      	ite	eq
 8005e36:	2301      	moveq	r3, #1
 8005e38:	2300      	movne	r3, #0
 8005e3a:	b2db      	uxtb	r3, r3
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d022      	beq.n	8005e86 <cppLoop+0x21e>
			led.LR(-1, 1);
 8005e40:	2201      	movs	r2, #1
 8005e42:	f04f 31ff 	mov.w	r1, #4294967295
 8005e46:	4845      	ldr	r0, [pc, #276]	; (8005f5c <cppLoop+0x2f4>)
 8005e48:	f7fc f8e0 	bl	800200c <_ZN3LED2LREaa>
			HAL_Delay(300);
 8005e4c:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8005e50:	f001 f91e 	bl	8007090 <HAL_Delay>

			selector++;
 8005e54:	4b4d      	ldr	r3, [pc, #308]	; (8005f8c <cppLoop+0x324>)
 8005e56:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005e5a:	b29b      	uxth	r3, r3
 8005e5c:	3301      	adds	r3, #1
 8005e5e:	b29b      	uxth	r3, r3
 8005e60:	b21a      	sxth	r2, r3
 8005e62:	4b4a      	ldr	r3, [pc, #296]	; (8005f8c <cppLoop+0x324>)
 8005e64:	801a      	strh	r2, [r3, #0]
			if(selector >= 3) selector = 0;
 8005e66:	4b49      	ldr	r3, [pc, #292]	; (8005f8c <cppLoop+0x324>)
 8005e68:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005e6c:	2b02      	cmp	r3, #2
 8005e6e:	dd02      	ble.n	8005e76 <cppLoop+0x20e>
 8005e70:	4b46      	ldr	r3, [pc, #280]	; (8005f8c <cppLoop+0x324>)
 8005e72:	2200      	movs	r2, #0
 8005e74:	801a      	strh	r2, [r3, #0]

			led.LR(-1, 0);
 8005e76:	2200      	movs	r2, #0
 8005e78:	f04f 31ff 	mov.w	r1, #4294967295
 8005e7c:	4837      	ldr	r0, [pc, #220]	; (8005f5c <cppLoop+0x2f4>)
 8005e7e:	f7fc f8c5 	bl	800200c <_ZN3LED2LREaa>
			sd_write_array_float("PARAMS", "KD_V.TXT", 1, &adj_kd_v, OVER_WRITE);
			line_trace.setVeloGain(adj_kp_v, adj_ki_v, adj_kd_v);

			led.LR(-1, 0);
		}
		break;
 8005e82:	f000 bfb5 	b.w	8006df0 <cppLoop+0x1188>
		else if(joy_stick.getValue() == JOY_R){
 8005e86:	4840      	ldr	r0, [pc, #256]	; (8005f88 <cppLoop+0x320>)
 8005e88:	f7fb ffa0 	bl	8001dcc <_ZN8JoyStick8getValueEv>
 8005e8c:	4603      	mov	r3, r0
 8005e8e:	2b10      	cmp	r3, #16
 8005e90:	bf0c      	ite	eq
 8005e92:	2301      	moveq	r3, #1
 8005e94:	2300      	movne	r3, #0
 8005e96:	b2db      	uxtb	r3, r3
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d079      	beq.n	8005f90 <cppLoop+0x328>
			led.LR(-1, 1);
 8005e9c:	2201      	movs	r2, #1
 8005e9e:	f04f 31ff 	mov.w	r1, #4294967295
 8005ea2:	482e      	ldr	r0, [pc, #184]	; (8005f5c <cppLoop+0x2f4>)
 8005ea4:	f7fc f8b2 	bl	800200c <_ZN3LED2LREaa>
			HAL_Delay(100);
 8005ea8:	2064      	movs	r0, #100	; 0x64
 8005eaa:	f001 f8f1 	bl	8007090 <HAL_Delay>
			if(selector == 0){
 8005eae:	4b37      	ldr	r3, [pc, #220]	; (8005f8c <cppLoop+0x324>)
 8005eb0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d113      	bne.n	8005ee0 <cppLoop+0x278>
				adj_kp_v = adj_kp_v + 0.00001;
 8005eb8:	4b2e      	ldr	r3, [pc, #184]	; (8005f74 <cppLoop+0x30c>)
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	4618      	mov	r0, r3
 8005ebe:	f7fa fb5b 	bl	8000578 <__aeabi_f2d>
 8005ec2:	a323      	add	r3, pc, #140	; (adr r3, 8005f50 <cppLoop+0x2e8>)
 8005ec4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ec8:	f7fa f9f8 	bl	80002bc <__adddf3>
 8005ecc:	4603      	mov	r3, r0
 8005ece:	460c      	mov	r4, r1
 8005ed0:	4618      	mov	r0, r3
 8005ed2:	4621      	mov	r1, r4
 8005ed4:	f7fa fea0 	bl	8000c18 <__aeabi_d2f>
 8005ed8:	4602      	mov	r2, r0
 8005eda:	4b26      	ldr	r3, [pc, #152]	; (8005f74 <cppLoop+0x30c>)
 8005edc:	601a      	str	r2, [r3, #0]
 8005ede:	e02b      	b.n	8005f38 <cppLoop+0x2d0>
			else if(selector == 1){
 8005ee0:	4b2a      	ldr	r3, [pc, #168]	; (8005f8c <cppLoop+0x324>)
 8005ee2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005ee6:	2b01      	cmp	r3, #1
 8005ee8:	d113      	bne.n	8005f12 <cppLoop+0x2aa>
				adj_ki_v = adj_ki_v + 0.00001;
 8005eea:	4b24      	ldr	r3, [pc, #144]	; (8005f7c <cppLoop+0x314>)
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	4618      	mov	r0, r3
 8005ef0:	f7fa fb42 	bl	8000578 <__aeabi_f2d>
 8005ef4:	a316      	add	r3, pc, #88	; (adr r3, 8005f50 <cppLoop+0x2e8>)
 8005ef6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005efa:	f7fa f9df 	bl	80002bc <__adddf3>
 8005efe:	4603      	mov	r3, r0
 8005f00:	460c      	mov	r4, r1
 8005f02:	4618      	mov	r0, r3
 8005f04:	4621      	mov	r1, r4
 8005f06:	f7fa fe87 	bl	8000c18 <__aeabi_d2f>
 8005f0a:	4602      	mov	r2, r0
 8005f0c:	4b1b      	ldr	r3, [pc, #108]	; (8005f7c <cppLoop+0x314>)
 8005f0e:	601a      	str	r2, [r3, #0]
 8005f10:	e012      	b.n	8005f38 <cppLoop+0x2d0>
				adj_kd_v = adj_kd_v + 0.00001;
 8005f12:	4b1c      	ldr	r3, [pc, #112]	; (8005f84 <cppLoop+0x31c>)
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	4618      	mov	r0, r3
 8005f18:	f7fa fb2e 	bl	8000578 <__aeabi_f2d>
 8005f1c:	a30c      	add	r3, pc, #48	; (adr r3, 8005f50 <cppLoop+0x2e8>)
 8005f1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f22:	f7fa f9cb 	bl	80002bc <__adddf3>
 8005f26:	4603      	mov	r3, r0
 8005f28:	460c      	mov	r4, r1
 8005f2a:	4618      	mov	r0, r3
 8005f2c:	4621      	mov	r1, r4
 8005f2e:	f7fa fe73 	bl	8000c18 <__aeabi_d2f>
 8005f32:	4602      	mov	r2, r0
 8005f34:	4b13      	ldr	r3, [pc, #76]	; (8005f84 <cppLoop+0x31c>)
 8005f36:	601a      	str	r2, [r3, #0]
			led.fullColor('R');
 8005f38:	2152      	movs	r1, #82	; 0x52
 8005f3a:	4808      	ldr	r0, [pc, #32]	; (8005f5c <cppLoop+0x2f4>)
 8005f3c:	f7fb ffaa 	bl	8001e94 <_ZN3LED9fullColorEc>
			led.LR(-1, 0);
 8005f40:	2200      	movs	r2, #0
 8005f42:	f04f 31ff 	mov.w	r1, #4294967295
 8005f46:	4805      	ldr	r0, [pc, #20]	; (8005f5c <cppLoop+0x2f4>)
 8005f48:	f7fc f860 	bl	800200c <_ZN3LED2LREaa>
		break;
 8005f4c:	f000 bf50 	b.w	8006df0 <cppLoop+0x1188>
 8005f50:	88e368f1 	.word	0x88e368f1
 8005f54:	3ee4f8b5 	.word	0x3ee4f8b5
 8005f58:	20000590 	.word	0x20000590
 8005f5c:	20000598 	.word	0x20000598
 8005f60:	2001fa14 	.word	0x2001fa14
 8005f64:	447a0000 	.word	0x447a0000
 8005f68:	08017d90 	.word	0x08017d90
 8005f6c:	08017d9c 	.word	0x08017d9c
 8005f70:	20037400 	.word	0x20037400
 8005f74:	200373fc 	.word	0x200373fc
 8005f78:	20037408 	.word	0x20037408
 8005f7c:	20037404 	.word	0x20037404
 8005f80:	20037410 	.word	0x20037410
 8005f84:	2003740c 	.word	0x2003740c
 8005f88:	2000058c 	.word	0x2000058c
 8005f8c:	200373f8 	.word	0x200373f8
		else if(joy_stick.getValue() == JOY_L){
 8005f90:	48c1      	ldr	r0, [pc, #772]	; (8006298 <cppLoop+0x630>)
 8005f92:	f7fb ff1b 	bl	8001dcc <_ZN8JoyStick8getValueEv>
 8005f96:	4603      	mov	r3, r0
 8005f98:	2b01      	cmp	r3, #1
 8005f9a:	bf0c      	ite	eq
 8005f9c:	2301      	moveq	r3, #1
 8005f9e:	2300      	movne	r3, #0
 8005fa0:	b2db      	uxtb	r3, r3
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d059      	beq.n	800605a <cppLoop+0x3f2>
			led.LR(-1, 1);
 8005fa6:	2201      	movs	r2, #1
 8005fa8:	f04f 31ff 	mov.w	r1, #4294967295
 8005fac:	48bb      	ldr	r0, [pc, #748]	; (800629c <cppLoop+0x634>)
 8005fae:	f7fc f82d 	bl	800200c <_ZN3LED2LREaa>
			HAL_Delay(100);
 8005fb2:	2064      	movs	r0, #100	; 0x64
 8005fb4:	f001 f86c 	bl	8007090 <HAL_Delay>
			if(selector == 0){
 8005fb8:	4bb9      	ldr	r3, [pc, #740]	; (80062a0 <cppLoop+0x638>)
 8005fba:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d113      	bne.n	8005fea <cppLoop+0x382>
				adj_kp_v = adj_kp_v - 0.00001;
 8005fc2:	4bb8      	ldr	r3, [pc, #736]	; (80062a4 <cppLoop+0x63c>)
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	4618      	mov	r0, r3
 8005fc8:	f7fa fad6 	bl	8000578 <__aeabi_f2d>
 8005fcc:	a3b0      	add	r3, pc, #704	; (adr r3, 8006290 <cppLoop+0x628>)
 8005fce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fd2:	f7fa f971 	bl	80002b8 <__aeabi_dsub>
 8005fd6:	4603      	mov	r3, r0
 8005fd8:	460c      	mov	r4, r1
 8005fda:	4618      	mov	r0, r3
 8005fdc:	4621      	mov	r1, r4
 8005fde:	f7fa fe1b 	bl	8000c18 <__aeabi_d2f>
 8005fe2:	4602      	mov	r2, r0
 8005fe4:	4baf      	ldr	r3, [pc, #700]	; (80062a4 <cppLoop+0x63c>)
 8005fe6:	601a      	str	r2, [r3, #0]
 8005fe8:	e02b      	b.n	8006042 <cppLoop+0x3da>
			else if(selector == 1){
 8005fea:	4bad      	ldr	r3, [pc, #692]	; (80062a0 <cppLoop+0x638>)
 8005fec:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005ff0:	2b01      	cmp	r3, #1
 8005ff2:	d113      	bne.n	800601c <cppLoop+0x3b4>
				adj_ki_v = adj_ki_v - 0.00001;
 8005ff4:	4bac      	ldr	r3, [pc, #688]	; (80062a8 <cppLoop+0x640>)
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	4618      	mov	r0, r3
 8005ffa:	f7fa fabd 	bl	8000578 <__aeabi_f2d>
 8005ffe:	a3a4      	add	r3, pc, #656	; (adr r3, 8006290 <cppLoop+0x628>)
 8006000:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006004:	f7fa f958 	bl	80002b8 <__aeabi_dsub>
 8006008:	4603      	mov	r3, r0
 800600a:	460c      	mov	r4, r1
 800600c:	4618      	mov	r0, r3
 800600e:	4621      	mov	r1, r4
 8006010:	f7fa fe02 	bl	8000c18 <__aeabi_d2f>
 8006014:	4602      	mov	r2, r0
 8006016:	4ba4      	ldr	r3, [pc, #656]	; (80062a8 <cppLoop+0x640>)
 8006018:	601a      	str	r2, [r3, #0]
 800601a:	e012      	b.n	8006042 <cppLoop+0x3da>
				adj_kd_v = adj_kd_v - 0.00001;
 800601c:	4ba3      	ldr	r3, [pc, #652]	; (80062ac <cppLoop+0x644>)
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	4618      	mov	r0, r3
 8006022:	f7fa faa9 	bl	8000578 <__aeabi_f2d>
 8006026:	a39a      	add	r3, pc, #616	; (adr r3, 8006290 <cppLoop+0x628>)
 8006028:	e9d3 2300 	ldrd	r2, r3, [r3]
 800602c:	f7fa f944 	bl	80002b8 <__aeabi_dsub>
 8006030:	4603      	mov	r3, r0
 8006032:	460c      	mov	r4, r1
 8006034:	4618      	mov	r0, r3
 8006036:	4621      	mov	r1, r4
 8006038:	f7fa fdee 	bl	8000c18 <__aeabi_d2f>
 800603c:	4602      	mov	r2, r0
 800603e:	4b9b      	ldr	r3, [pc, #620]	; (80062ac <cppLoop+0x644>)
 8006040:	601a      	str	r2, [r3, #0]
			led.fullColor('R');
 8006042:	2152      	movs	r1, #82	; 0x52
 8006044:	4895      	ldr	r0, [pc, #596]	; (800629c <cppLoop+0x634>)
 8006046:	f7fb ff25 	bl	8001e94 <_ZN3LED9fullColorEc>
			led.LR(-1, 0);
 800604a:	2200      	movs	r2, #0
 800604c:	f04f 31ff 	mov.w	r1, #4294967295
 8006050:	4892      	ldr	r0, [pc, #584]	; (800629c <cppLoop+0x634>)
 8006052:	f7fb ffdb 	bl	800200c <_ZN3LED2LREaa>
		break;
 8006056:	f000 becb 	b.w	8006df0 <cppLoop+0x1188>
		else if(joy_stick.getValue() == JOY_D){
 800605a:	488f      	ldr	r0, [pc, #572]	; (8006298 <cppLoop+0x630>)
 800605c:	f7fb feb6 	bl	8001dcc <_ZN8JoyStick8getValueEv>
 8006060:	4603      	mov	r3, r0
 8006062:	2b04      	cmp	r3, #4
 8006064:	bf0c      	ite	eq
 8006066:	2301      	moveq	r3, #1
 8006068:	2300      	movne	r3, #0
 800606a:	b2db      	uxtb	r3, r3
 800606c:	2b00      	cmp	r3, #0
 800606e:	d03e      	beq.n	80060ee <cppLoop+0x486>
			led.LR(-1, 1);
 8006070:	2201      	movs	r2, #1
 8006072:	f04f 31ff 	mov.w	r1, #4294967295
 8006076:	4889      	ldr	r0, [pc, #548]	; (800629c <cppLoop+0x634>)
 8006078:	f7fb ffc8 	bl	800200c <_ZN3LED2LREaa>
			HAL_Delay(300);
 800607c:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8006080:	f001 f806 	bl	8007090 <HAL_Delay>
			sd_read_array_float("PARAMS", "KP_V.TXT", 1, &temp_kp_v);
 8006084:	f107 031c 	add.w	r3, r7, #28
 8006088:	2201      	movs	r2, #1
 800608a:	4989      	ldr	r1, [pc, #548]	; (80062b0 <cppLoop+0x648>)
 800608c:	4889      	ldr	r0, [pc, #548]	; (80062b4 <cppLoop+0x64c>)
 800608e:	f7fb fad5 	bl	800163c <sd_read_array_float>
			sd_read_array_float("PARAMS", "KI_V.TXT", 1, &temp_ki_v);
 8006092:	f107 0318 	add.w	r3, r7, #24
 8006096:	2201      	movs	r2, #1
 8006098:	4987      	ldr	r1, [pc, #540]	; (80062b8 <cppLoop+0x650>)
 800609a:	4886      	ldr	r0, [pc, #536]	; (80062b4 <cppLoop+0x64c>)
 800609c:	f7fb face 	bl	800163c <sd_read_array_float>
			sd_read_array_float("PARAMS", "KD_V.TXT", 1, &temp_kd_v);
 80060a0:	f107 0314 	add.w	r3, r7, #20
 80060a4:	2201      	movs	r2, #1
 80060a6:	4985      	ldr	r1, [pc, #532]	; (80062bc <cppLoop+0x654>)
 80060a8:	4882      	ldr	r0, [pc, #520]	; (80062b4 <cppLoop+0x64c>)
 80060aa:	f7fb fac7 	bl	800163c <sd_read_array_float>
			line_trace.setVeloGain(temp_kp_v, temp_ki_v, temp_kd_v);
 80060ae:	edd7 7a07 	vldr	s15, [r7, #28]
 80060b2:	ed97 7a06 	vldr	s14, [r7, #24]
 80060b6:	edd7 6a05 	vldr	s13, [r7, #20]
 80060ba:	eeb0 1a66 	vmov.f32	s2, s13
 80060be:	eef0 0a47 	vmov.f32	s1, s14
 80060c2:	eeb0 0a67 	vmov.f32	s0, s15
 80060c6:	487e      	ldr	r0, [pc, #504]	; (80062c0 <cppLoop+0x658>)
 80060c8:	f7fc fc91 	bl	80029ee <_ZN9LineTrace11setVeloGainEfff>
			adj_kp_v = temp_kp_v;
 80060cc:	69fb      	ldr	r3, [r7, #28]
 80060ce:	4a75      	ldr	r2, [pc, #468]	; (80062a4 <cppLoop+0x63c>)
 80060d0:	6013      	str	r3, [r2, #0]
			adj_ki_v = temp_kp_v;
 80060d2:	69fb      	ldr	r3, [r7, #28]
 80060d4:	4a74      	ldr	r2, [pc, #464]	; (80062a8 <cppLoop+0x640>)
 80060d6:	6013      	str	r3, [r2, #0]
			adj_kd_v = temp_kp_v;
 80060d8:	69fb      	ldr	r3, [r7, #28]
 80060da:	4a74      	ldr	r2, [pc, #464]	; (80062ac <cppLoop+0x644>)
 80060dc:	6013      	str	r3, [r2, #0]
			led.LR(-1, 0);
 80060de:	2200      	movs	r2, #0
 80060e0:	f04f 31ff 	mov.w	r1, #4294967295
 80060e4:	486d      	ldr	r0, [pc, #436]	; (800629c <cppLoop+0x634>)
 80060e6:	f7fb ff91 	bl	800200c <_ZN3LED2LREaa>
		break;
 80060ea:	f000 be81 	b.w	8006df0 <cppLoop+0x1188>
		else if(joy_stick.getValue() == JOY_C){
 80060ee:	486a      	ldr	r0, [pc, #424]	; (8006298 <cppLoop+0x630>)
 80060f0:	f7fb fe6c 	bl	8001dcc <_ZN8JoyStick8getValueEv>
 80060f4:	4603      	mov	r3, r0
 80060f6:	2b02      	cmp	r3, #2
 80060f8:	bf0c      	ite	eq
 80060fa:	2301      	moveq	r3, #1
 80060fc:	2300      	movne	r3, #0
 80060fe:	b2db      	uxtb	r3, r3
 8006100:	2b00      	cmp	r3, #0
 8006102:	f000 8675 	beq.w	8006df0 <cppLoop+0x1188>
			led.LR(-1, 1);
 8006106:	2201      	movs	r2, #1
 8006108:	f04f 31ff 	mov.w	r1, #4294967295
 800610c:	4863      	ldr	r0, [pc, #396]	; (800629c <cppLoop+0x634>)
 800610e:	f7fb ff7d 	bl	800200c <_ZN3LED2LREaa>
			HAL_Delay(300);
 8006112:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8006116:	f000 ffbb 	bl	8007090 <HAL_Delay>
			sd_write_array_float("PARAMS", "KP_V.TXT", 1, &adj_kp_v, OVER_WRITE);
 800611a:	2300      	movs	r3, #0
 800611c:	9300      	str	r3, [sp, #0]
 800611e:	4b61      	ldr	r3, [pc, #388]	; (80062a4 <cppLoop+0x63c>)
 8006120:	2201      	movs	r2, #1
 8006122:	4963      	ldr	r1, [pc, #396]	; (80062b0 <cppLoop+0x648>)
 8006124:	4863      	ldr	r0, [pc, #396]	; (80062b4 <cppLoop+0x64c>)
 8006126:	f7fb fa23 	bl	8001570 <sd_write_array_float>
			sd_write_array_float("PARAMS", "KI_V.TXT", 1, &adj_ki_v, OVER_WRITE);
 800612a:	2300      	movs	r3, #0
 800612c:	9300      	str	r3, [sp, #0]
 800612e:	4b5e      	ldr	r3, [pc, #376]	; (80062a8 <cppLoop+0x640>)
 8006130:	2201      	movs	r2, #1
 8006132:	4961      	ldr	r1, [pc, #388]	; (80062b8 <cppLoop+0x650>)
 8006134:	485f      	ldr	r0, [pc, #380]	; (80062b4 <cppLoop+0x64c>)
 8006136:	f7fb fa1b 	bl	8001570 <sd_write_array_float>
			sd_write_array_float("PARAMS", "KD_V.TXT", 1, &adj_kd_v, OVER_WRITE);
 800613a:	2300      	movs	r3, #0
 800613c:	9300      	str	r3, [sp, #0]
 800613e:	4b5b      	ldr	r3, [pc, #364]	; (80062ac <cppLoop+0x644>)
 8006140:	2201      	movs	r2, #1
 8006142:	495e      	ldr	r1, [pc, #376]	; (80062bc <cppLoop+0x654>)
 8006144:	485b      	ldr	r0, [pc, #364]	; (80062b4 <cppLoop+0x64c>)
 8006146:	f7fb fa13 	bl	8001570 <sd_write_array_float>
			line_trace.setVeloGain(adj_kp_v, adj_ki_v, adj_kd_v);
 800614a:	4b56      	ldr	r3, [pc, #344]	; (80062a4 <cppLoop+0x63c>)
 800614c:	edd3 7a00 	vldr	s15, [r3]
 8006150:	4b55      	ldr	r3, [pc, #340]	; (80062a8 <cppLoop+0x640>)
 8006152:	ed93 7a00 	vldr	s14, [r3]
 8006156:	4b55      	ldr	r3, [pc, #340]	; (80062ac <cppLoop+0x644>)
 8006158:	edd3 6a00 	vldr	s13, [r3]
 800615c:	eeb0 1a66 	vmov.f32	s2, s13
 8006160:	eef0 0a47 	vmov.f32	s1, s14
 8006164:	eeb0 0a67 	vmov.f32	s0, s15
 8006168:	4855      	ldr	r0, [pc, #340]	; (80062c0 <cppLoop+0x658>)
 800616a:	f7fc fc40 	bl	80029ee <_ZN9LineTrace11setVeloGainEfff>
			led.LR(-1, 0);
 800616e:	2200      	movs	r2, #0
 8006170:	f04f 31ff 	mov.w	r1, #4294967295
 8006174:	4849      	ldr	r0, [pc, #292]	; (800629c <cppLoop+0x634>)
 8006176:	f7fb ff49 	bl	800200c <_ZN3LED2LREaa>
		break;
 800617a:	f000 be39 	b.w	8006df0 <cppLoop+0x1188>

	case 1:
		led.fullColor('G');
 800617e:	2147      	movs	r1, #71	; 0x47
 8006180:	4846      	ldr	r0, [pc, #280]	; (800629c <cppLoop+0x634>)
 8006182:	f7fb fe87 	bl	8001e94 <_ZN3LED9fullColorEc>

		lcd_clear();
 8006186:	f7fa ff8b 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 800618a:	2100      	movs	r1, #0
 800618c:	2000      	movs	r0, #0
 800618e:	f7fa ff97 	bl	80010c0 <lcd_locate>
		lcd_printf("velocity");
 8006192:	484c      	ldr	r0, [pc, #304]	; (80062c4 <cppLoop+0x65c>)
 8006194:	f7fa ffbe 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8006198:	2101      	movs	r1, #1
 800619a:	2000      	movs	r0, #0
 800619c:	f7fa ff90 	bl	80010c0 <lcd_locate>
		lcd_printf("trace");
 80061a0:	4849      	ldr	r0, [pc, #292]	; (80062c8 <cppLoop+0x660>)
 80061a2:	f7fa ffb7 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 80061a6:	483c      	ldr	r0, [pc, #240]	; (8006298 <cppLoop+0x630>)
 80061a8:	f7fb fe10 	bl	8001dcc <_ZN8JoyStick8getValueEv>
 80061ac:	4603      	mov	r3, r0
 80061ae:	2b02      	cmp	r3, #2
 80061b0:	bf0c      	ite	eq
 80061b2:	2301      	moveq	r3, #1
 80061b4:	2300      	movne	r3, #0
 80061b6:	b2db      	uxtb	r3, r3
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	f000 861b 	beq.w	8006df4 <cppLoop+0x118c>
			HAL_Delay(500);
 80061be:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80061c2:	f000 ff65 	bl	8007090 <HAL_Delay>

			velocity_ctrl.start();
 80061c6:	4841      	ldr	r0, [pc, #260]	; (80062cc <cppLoop+0x664>)
 80061c8:	f7fd fd73 	bl	8003cb2 <_ZN12VelocityCtrl5startEv>
			line_trace.start();
 80061cc:	483c      	ldr	r0, [pc, #240]	; (80062c0 <cppLoop+0x658>)
 80061ce:	f7fc fcab 	bl	8002b28 <_ZN9LineTrace5startEv>
			line_trace.setTargetVelocity(0.0);
 80061d2:	ed9f 0a3f 	vldr	s0, [pc, #252]	; 80062d0 <cppLoop+0x668>
 80061d6:	483a      	ldr	r0, [pc, #232]	; (80062c0 <cppLoop+0x658>)
 80061d8:	f7fc fc5e 	bl	8002a98 <_ZN9LineTrace17setTargetVelocityEf>
			led.LR(1, -1);
 80061dc:	f04f 32ff 	mov.w	r2, #4294967295
 80061e0:	2101      	movs	r1, #1
 80061e2:	482e      	ldr	r0, [pc, #184]	; (800629c <cppLoop+0x634>)
 80061e4:	f7fb ff12 	bl	800200c <_ZN3LED2LREaa>

			HAL_Delay(3000);
 80061e8:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80061ec:	f000 ff50 	bl	8007090 <HAL_Delay>

			velocity_ctrl.stop();
 80061f0:	4836      	ldr	r0, [pc, #216]	; (80062cc <cppLoop+0x664>)
 80061f2:	f7fd fd6d 	bl	8003cd0 <_ZN12VelocityCtrl4stopEv>
			led.LR(0, -1);
 80061f6:	f04f 32ff 	mov.w	r2, #4294967295
 80061fa:	2100      	movs	r1, #0
 80061fc:	4827      	ldr	r0, [pc, #156]	; (800629c <cppLoop+0x634>)
 80061fe:	f7fb ff05 	bl	800200c <_ZN3LED2LREaa>

			//logger.stop();
		}

		break;
 8006202:	f000 bdf7 	b.w	8006df4 <cppLoop+0x118c>

	case 2:
		led.fullColor('B');
 8006206:	2142      	movs	r1, #66	; 0x42
 8006208:	4824      	ldr	r0, [pc, #144]	; (800629c <cppLoop+0x634>)
 800620a:	f7fb fe43 	bl	8001e94 <_ZN3LED9fullColorEc>

		lcd_clear();
 800620e:	f7fa ff47 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8006212:	2100      	movs	r1, #0
 8006214:	2000      	movs	r0, #0
 8006216:	f7fa ff53 	bl	80010c0 <lcd_locate>
		lcd_printf("Msig");
 800621a:	482e      	ldr	r0, [pc, #184]	; (80062d4 <cppLoop+0x66c>)
 800621c:	f7fa ff7a 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8006220:	2101      	movs	r1, #1
 8006222:	2000      	movs	r0, #0
 8006224:	f7fa ff4c 	bl	80010c0 <lcd_locate>
		lcd_printf("Record");
 8006228:	482b      	ldr	r0, [pc, #172]	; (80062d8 <cppLoop+0x670>)
 800622a:	f7fa ff73 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 800622e:	481a      	ldr	r0, [pc, #104]	; (8006298 <cppLoop+0x630>)
 8006230:	f7fb fdcc 	bl	8001dcc <_ZN8JoyStick8getValueEv>
 8006234:	4603      	mov	r3, r0
 8006236:	2b02      	cmp	r3, #2
 8006238:	bf0c      	ite	eq
 800623a:	2301      	moveq	r3, #1
 800623c:	2300      	movne	r3, #0
 800623e:	b2db      	uxtb	r3, r3
 8006240:	2b00      	cmp	r3, #0
 8006242:	f000 85d9 	beq.w	8006df8 <cppLoop+0x1190>
			led.LR(-1, 1);
 8006246:	2201      	movs	r2, #1
 8006248:	f04f 31ff 	mov.w	r1, #4294967295
 800624c:	4813      	ldr	r0, [pc, #76]	; (800629c <cppLoop+0x634>)
 800624e:	f7fb fedd 	bl	800200c <_ZN3LED2LREaa>
			HAL_Delay(1500);
 8006252:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8006256:	f000 ff1b 	bl	8007090 <HAL_Delay>

			sys_ident.setInputRatio(0.3);
 800625a:	ed9f 0a20 	vldr	s0, [pc, #128]	; 80062dc <cppLoop+0x674>
 800625e:	4820      	ldr	r0, [pc, #128]	; (80062e0 <cppLoop+0x678>)
 8006260:	f7fd faf0 	bl	8003844 <_ZN20SystemIdentification13setInputRatioEf>
			sys_ident.start();
 8006264:	481e      	ldr	r0, [pc, #120]	; (80062e0 <cppLoop+0x678>)
 8006266:	f7fd fafd 	bl	8003864 <_ZN20SystemIdentification5startEv>
			HAL_Delay(17500);
 800626a:	f244 405c 	movw	r0, #17500	; 0x445c
 800626e:	f000 ff0f 	bl	8007090 <HAL_Delay>
			sys_ident.stop();
 8006272:	481b      	ldr	r0, [pc, #108]	; (80062e0 <cppLoop+0x678>)
 8006274:	f7fd fb08 	bl	8003888 <_ZN20SystemIdentification4stopEv>
			sys_ident.inOutputSave();
 8006278:	4819      	ldr	r0, [pc, #100]	; (80062e0 <cppLoop+0x678>)
 800627a:	f7fd fa71 	bl	8003760 <_ZN20SystemIdentification12inOutputSaveEv>

			led.LR(-1, 0);
 800627e:	2200      	movs	r2, #0
 8006280:	f04f 31ff 	mov.w	r1, #4294967295
 8006284:	4805      	ldr	r0, [pc, #20]	; (800629c <cppLoop+0x634>)
 8006286:	f7fb fec1 	bl	800200c <_ZN3LED2LREaa>
		}
		break;
 800628a:	f000 bdb5 	b.w	8006df8 <cppLoop+0x1190>
 800628e:	bf00      	nop
 8006290:	88e368f1 	.word	0x88e368f1
 8006294:	3ee4f8b5 	.word	0x3ee4f8b5
 8006298:	2000058c 	.word	0x2000058c
 800629c:	20000598 	.word	0x20000598
 80062a0:	200373f8 	.word	0x200373f8
 80062a4:	200373fc 	.word	0x200373fc
 80062a8:	20037404 	.word	0x20037404
 80062ac:	2003740c 	.word	0x2003740c
 80062b0:	08017dac 	.word	0x08017dac
 80062b4:	08017db8 	.word	0x08017db8
 80062b8:	08017dc0 	.word	0x08017dc0
 80062bc:	08017dcc 	.word	0x08017dcc
 80062c0:	2001fa14 	.word	0x2001fa14
 80062c4:	08017dd8 	.word	0x08017dd8
 80062c8:	08017de4 	.word	0x08017de4
 80062cc:	2001f9dc 	.word	0x2001f9dc
 80062d0:	00000000 	.word	0x00000000
 80062d4:	08017dec 	.word	0x08017dec
 80062d8:	08017df4 	.word	0x08017df4
 80062dc:	3e99999a 	.word	0x3e99999a
 80062e0:	2001fab0 	.word	0x2001fab0

	case 3:
		led.fullColor('M');
 80062e4:	214d      	movs	r1, #77	; 0x4d
 80062e6:	48b2      	ldr	r0, [pc, #712]	; (80065b0 <cppLoop+0x948>)
 80062e8:	f7fb fdd4 	bl	8001e94 <_ZN3LED9fullColorEc>

		lcd_clear();
 80062ec:	f7fa fed8 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 80062f0:	2100      	movs	r1, #0
 80062f2:	2000      	movs	r0, #0
 80062f4:	f7fa fee4 	bl	80010c0 <lcd_locate>
		lcd_printf("Line");
 80062f8:	48ae      	ldr	r0, [pc, #696]	; (80065b4 <cppLoop+0x94c>)
 80062fa:	f7fa ff0b 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 80062fe:	2101      	movs	r1, #1
 8006300:	2000      	movs	r0, #0
 8006302:	f7fa fedd 	bl	80010c0 <lcd_locate>
		lcd_printf("Trace");
 8006306:	48ac      	ldr	r0, [pc, #688]	; (80065b8 <cppLoop+0x950>)
 8006308:	f7fa ff04 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 800630c:	48ab      	ldr	r0, [pc, #684]	; (80065bc <cppLoop+0x954>)
 800630e:	f7fb fd5d 	bl	8001dcc <_ZN8JoyStick8getValueEv>
 8006312:	4603      	mov	r3, r0
 8006314:	2b02      	cmp	r3, #2
 8006316:	bf0c      	ite	eq
 8006318:	2301      	moveq	r3, #1
 800631a:	2300      	movne	r3, #0
 800631c:	b2db      	uxtb	r3, r3
 800631e:	2b00      	cmp	r3, #0
 8006320:	f000 856c 	beq.w	8006dfc <cppLoop+0x1194>
			led.LR(-1, 1);
 8006324:	2201      	movs	r2, #1
 8006326:	f04f 31ff 	mov.w	r1, #4294967295
 800632a:	48a1      	ldr	r0, [pc, #644]	; (80065b0 <cppLoop+0x948>)
 800632c:	f7fb fe6e 	bl	800200c <_ZN3LED2LREaa>
			HAL_Delay(500);
 8006330:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8006334:	f000 feac 	bl	8007090 <HAL_Delay>

			logger.start();
 8006338:	48a1      	ldr	r0, [pc, #644]	; (80065c0 <cppLoop+0x958>)
 800633a:	f7fc fd53 	bl	8002de4 <_ZN6Logger5startEv>
			line_trace.setNormalRatio(0.1);
 800633e:	ed9f 0aa1 	vldr	s0, [pc, #644]	; 80065c4 <cppLoop+0x95c>
 8006342:	48a1      	ldr	r0, [pc, #644]	; (80065c8 <cppLoop+0x960>)
 8006344:	f7fc fb99 	bl	8002a7a <_ZN9LineTrace14setNormalRatioEf>
			line_trace.start();
 8006348:	489f      	ldr	r0, [pc, #636]	; (80065c8 <cppLoop+0x960>)
 800634a:	f7fc fbed 	bl	8002b28 <_ZN9LineTrace5startEv>

			HAL_Delay(5000);
 800634e:	f241 3088 	movw	r0, #5000	; 0x1388
 8006352:	f000 fe9d 	bl	8007090 <HAL_Delay>

			logger.stop();
 8006356:	489a      	ldr	r0, [pc, #616]	; (80065c0 <cppLoop+0x958>)
 8006358:	f7fc fd53 	bl	8002e02 <_ZN6Logger4stopEv>
			line_trace.setNormalRatio(0.1);
 800635c:	ed9f 0a99 	vldr	s0, [pc, #612]	; 80065c4 <cppLoop+0x95c>
 8006360:	4899      	ldr	r0, [pc, #612]	; (80065c8 <cppLoop+0x960>)
 8006362:	f7fc fb8a 	bl	8002a7a <_ZN9LineTrace14setNormalRatioEf>
			line_trace.stop();
 8006366:	4898      	ldr	r0, [pc, #608]	; (80065c8 <cppLoop+0x960>)
 8006368:	f7fc fbee 	bl	8002b48 <_ZN9LineTrace4stopEv>

			led.LR(1, -1);
 800636c:	f04f 32ff 	mov.w	r2, #4294967295
 8006370:	2101      	movs	r1, #1
 8006372:	488f      	ldr	r0, [pc, #572]	; (80065b0 <cppLoop+0x948>)
 8006374:	f7fb fe4a 	bl	800200c <_ZN3LED2LREaa>
			logger.saveLogs("line_sensors", "sensor7.csv");
 8006378:	4a94      	ldr	r2, [pc, #592]	; (80065cc <cppLoop+0x964>)
 800637a:	4995      	ldr	r1, [pc, #596]	; (80065d0 <cppLoop+0x968>)
 800637c:	4890      	ldr	r0, [pc, #576]	; (80065c0 <cppLoop+0x958>)
 800637e:	f7fc fce4 	bl	8002d4a <_ZN6Logger8saveLogsEPKcS1_>
			led.LR(0, -1);
 8006382:	f04f 32ff 	mov.w	r2, #4294967295
 8006386:	2100      	movs	r1, #0
 8006388:	4889      	ldr	r0, [pc, #548]	; (80065b0 <cppLoop+0x948>)
 800638a:	f7fb fe3f 	bl	800200c <_ZN3LED2LREaa>

			led.LR(-1, 0);
 800638e:	2200      	movs	r2, #0
 8006390:	f04f 31ff 	mov.w	r1, #4294967295
 8006394:	4886      	ldr	r0, [pc, #536]	; (80065b0 <cppLoop+0x948>)
 8006396:	f7fb fe39 	bl	800200c <_ZN3LED2LREaa>
		}

		break;
 800639a:	f000 bd2f 	b.w	8006dfc <cppLoop+0x1194>

	case 4:
		led.fullColor('Y');
 800639e:	2159      	movs	r1, #89	; 0x59
 80063a0:	4883      	ldr	r0, [pc, #524]	; (80065b0 <cppLoop+0x948>)
 80063a2:	f7fb fd77 	bl	8001e94 <_ZN3LED9fullColorEc>

		lcd_clear();
 80063a6:	f7fa fe7b 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 80063aa:	2100      	movs	r1, #0
 80063ac:	2000      	movs	r0, #0
 80063ae:	f7fa fe87 	bl	80010c0 <lcd_locate>
		lcd_printf("Steering");
 80063b2:	4888      	ldr	r0, [pc, #544]	; (80065d4 <cppLoop+0x96c>)
 80063b4:	f7fa feae 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 80063b8:	2101      	movs	r1, #1
 80063ba:	2000      	movs	r0, #0
 80063bc:	f7fa fe80 	bl	80010c0 <lcd_locate>
		lcd_printf("Trace");
 80063c0:	487d      	ldr	r0, [pc, #500]	; (80065b8 <cppLoop+0x950>)
 80063c2:	f7fa fea7 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 80063c6:	487d      	ldr	r0, [pc, #500]	; (80065bc <cppLoop+0x954>)
 80063c8:	f7fb fd00 	bl	8001dcc <_ZN8JoyStick8getValueEv>
 80063cc:	4603      	mov	r3, r0
 80063ce:	2b02      	cmp	r3, #2
 80063d0:	bf0c      	ite	eq
 80063d2:	2301      	moveq	r3, #1
 80063d4:	2300      	movne	r3, #0
 80063d6:	b2db      	uxtb	r3, r3
 80063d8:	2b00      	cmp	r3, #0
 80063da:	f000 8511 	beq.w	8006e00 <cppLoop+0x1198>
			led.LR(-1, 1);
 80063de:	2201      	movs	r2, #1
 80063e0:	f04f 31ff 	mov.w	r1, #4294967295
 80063e4:	4872      	ldr	r0, [pc, #456]	; (80065b0 <cppLoop+0x948>)
 80063e6:	f7fb fe11 	bl	800200c <_ZN3LED2LREaa>
			HAL_Delay(500);
 80063ea:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80063ee:	f000 fe4f 	bl	8007090 <HAL_Delay>

			line_trace.setTargetVelocity(0.1);
 80063f2:	ed9f 0a74 	vldr	s0, [pc, #464]	; 80065c4 <cppLoop+0x95c>
 80063f6:	4874      	ldr	r0, [pc, #464]	; (80065c8 <cppLoop+0x960>)
 80063f8:	f7fc fb4e 	bl	8002a98 <_ZN9LineTrace17setTargetVelocityEf>
			velocity_ctrl.start();
 80063fc:	4876      	ldr	r0, [pc, #472]	; (80065d8 <cppLoop+0x970>)
 80063fe:	f7fd fc58 	bl	8003cb2 <_ZN12VelocityCtrl5startEv>
			line_trace.start();
 8006402:	4871      	ldr	r0, [pc, #452]	; (80065c8 <cppLoop+0x960>)
 8006404:	f7fc fb90 	bl	8002b28 <_ZN9LineTrace5startEv>

			HAL_Delay(10000);
 8006408:	f242 7010 	movw	r0, #10000	; 0x2710
 800640c:	f000 fe40 	bl	8007090 <HAL_Delay>

			line_trace.stop();
 8006410:	486d      	ldr	r0, [pc, #436]	; (80065c8 <cppLoop+0x960>)
 8006412:	f7fc fb99 	bl	8002b48 <_ZN9LineTrace4stopEv>
			velocity_ctrl.stop();
 8006416:	4870      	ldr	r0, [pc, #448]	; (80065d8 <cppLoop+0x970>)
 8006418:	f7fd fc5a 	bl	8003cd0 <_ZN12VelocityCtrl4stopEv>


			led.LR(-1, 0);
 800641c:	2200      	movs	r2, #0
 800641e:	f04f 31ff 	mov.w	r1, #4294967295
 8006422:	4863      	ldr	r0, [pc, #396]	; (80065b0 <cppLoop+0x948>)
 8006424:	f7fb fdf2 	bl	800200c <_ZN3LED2LREaa>
		}
		break;
 8006428:	f000 bcea 	b.w	8006e00 <cppLoop+0x1198>

	case 5:
		led.fullColor('C');
 800642c:	2143      	movs	r1, #67	; 0x43
 800642e:	4860      	ldr	r0, [pc, #384]	; (80065b0 <cppLoop+0x948>)
 8006430:	f7fb fd30 	bl	8001e94 <_ZN3LED9fullColorEc>

		lcd_clear();
 8006434:	f7fa fe34 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8006438:	2100      	movs	r1, #0
 800643a:	2000      	movs	r0, #0
 800643c:	f7fa fe40 	bl	80010c0 <lcd_locate>
		lcd_printf("Teoshi");
 8006440:	4866      	ldr	r0, [pc, #408]	; (80065dc <cppLoop+0x974>)
 8006442:	f7fa fe67 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8006446:	2101      	movs	r1, #1
 8006448:	2000      	movs	r0, #0
 800644a:	f7fa fe39 	bl	80010c0 <lcd_locate>
		lcd_printf("Following");
 800644e:	4864      	ldr	r0, [pc, #400]	; (80065e0 <cppLoop+0x978>)
 8006450:	f7fa fe60 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 8006454:	4859      	ldr	r0, [pc, #356]	; (80065bc <cppLoop+0x954>)
 8006456:	f7fb fcb9 	bl	8001dcc <_ZN8JoyStick8getValueEv>
 800645a:	4603      	mov	r3, r0
 800645c:	2b02      	cmp	r3, #2
 800645e:	bf0c      	ite	eq
 8006460:	2301      	moveq	r3, #1
 8006462:	2300      	movne	r3, #0
 8006464:	b2db      	uxtb	r3, r3
 8006466:	2b00      	cmp	r3, #0
 8006468:	f000 84cc 	beq.w	8006e04 <cppLoop+0x119c>
			led.LR(-1, 1);
 800646c:	2201      	movs	r2, #1
 800646e:	f04f 31ff 	mov.w	r1, #4294967295
 8006472:	484f      	ldr	r0, [pc, #316]	; (80065b0 <cppLoop+0x948>)
 8006474:	f7fb fdca 	bl	800200c <_ZN3LED2LREaa>
			HAL_Delay(500);
 8006478:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800647c:	f000 fe08 	bl	8007090 <HAL_Delay>

			line_trace.setNormalRatio(0.0);
 8006480:	ed9f 0a58 	vldr	s0, [pc, #352]	; 80065e4 <cppLoop+0x97c>
 8006484:	4850      	ldr	r0, [pc, #320]	; (80065c8 <cppLoop+0x960>)
 8006486:	f7fc faf8 	bl	8002a7a <_ZN9LineTrace14setNormalRatioEf>
			line_trace.start();
 800648a:	484f      	ldr	r0, [pc, #316]	; (80065c8 <cppLoop+0x960>)
 800648c:	f7fc fb4c 	bl	8002b28 <_ZN9LineTrace5startEv>
			HAL_Delay(500);
 8006490:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8006494:	f000 fdfc 	bl	8007090 <HAL_Delay>

			led.fullColor('R');
 8006498:	2152      	movs	r1, #82	; 0x52
 800649a:	4845      	ldr	r0, [pc, #276]	; (80065b0 <cppLoop+0x948>)
 800649c:	f7fb fcfa 	bl	8001e94 <_ZN3LED9fullColorEc>
			encoder.clearTotalCnt();
 80064a0:	4851      	ldr	r0, [pc, #324]	; (80065e8 <cppLoop+0x980>)
 80064a2:	f7fa ffdb 	bl	800145c <_ZN7Encoder13clearTotalCntEv>
			encoder.clearDistance();
 80064a6:	4850      	ldr	r0, [pc, #320]	; (80065e8 <cppLoop+0x980>)
 80064a8:	f7fa ffa7 	bl	80013fa <_ZN7Encoder13clearDistanceEv>

			HAL_Delay(10000);
 80064ac:	f242 7010 	movw	r0, #10000	; 0x2710
 80064b0:	f000 fdee 	bl	8007090 <HAL_Delay>

			line_trace.stop();
 80064b4:	4844      	ldr	r0, [pc, #272]	; (80065c8 <cppLoop+0x960>)
 80064b6:	f7fc fb47 	bl	8002b48 <_ZN9LineTrace4stopEv>
			//long total = encoder.getTotalCnt();

			//user_fopen("total_cnts", "cnts.txt");
			user_fopen("distance", "1m.txt");
 80064ba:	494c      	ldr	r1, [pc, #304]	; (80065ec <cppLoop+0x984>)
 80064bc:	484c      	ldr	r0, [pc, #304]	; (80065f0 <cppLoop+0x988>)
 80064be:	f7fa ffe3 	bl	8001488 <user_fopen>
			float d = encoder.getDistance();
 80064c2:	4849      	ldr	r0, [pc, #292]	; (80065e8 <cppLoop+0x980>)
 80064c4:	f7fa ff8a 	bl	80013dc <_ZN7Encoder11getDistanceEv>
 80064c8:	eef0 7a40 	vmov.f32	s15, s0
 80064cc:	edc7 7a04 	vstr	s15, [r7, #16]
			sd_write_float(1, &d, ADD_WRITE);
 80064d0:	f107 0310 	add.w	r3, r7, #16
 80064d4:	2201      	movs	r2, #1
 80064d6:	4619      	mov	r1, r3
 80064d8:	2001      	movs	r0, #1
 80064da:	f7fa fff7 	bl	80014cc <sd_write_float>
			user_fclose();
 80064de:	f7fa ffe5 	bl	80014ac <user_fclose>

			led.LR(-1, 0);
 80064e2:	2200      	movs	r2, #0
 80064e4:	f04f 31ff 	mov.w	r1, #4294967295
 80064e8:	4831      	ldr	r0, [pc, #196]	; (80065b0 <cppLoop+0x948>)
 80064ea:	f7fb fd8f 	bl	800200c <_ZN3LED2LREaa>
		}

		break;
 80064ee:	f000 bc89 	b.w	8006e04 <cppLoop+0x119c>

	case 6:
		led.fullColor('R');
 80064f2:	2152      	movs	r1, #82	; 0x52
 80064f4:	482e      	ldr	r0, [pc, #184]	; (80065b0 <cppLoop+0x948>)
 80064f6:	f7fb fccd 	bl	8001e94 <_ZN3LED9fullColorEc>

		lcd_clear();
 80064fa:	f7fa fdd1 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 80064fe:	2100      	movs	r1, #0
 8006500:	2000      	movs	r0, #0
 8006502:	f7fa fddd 	bl	80010c0 <lcd_locate>
		lcd_printf("Position");
 8006506:	483b      	ldr	r0, [pc, #236]	; (80065f4 <cppLoop+0x98c>)
 8006508:	f7fa fe04 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 800650c:	2101      	movs	r1, #1
 800650e:	2000      	movs	r0, #0
 8006510:	f7fa fdd6 	bl	80010c0 <lcd_locate>
		lcd_printf("Record");
 8006514:	4838      	ldr	r0, [pc, #224]	; (80065f8 <cppLoop+0x990>)
 8006516:	f7fa fdfd 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 800651a:	4828      	ldr	r0, [pc, #160]	; (80065bc <cppLoop+0x954>)
 800651c:	f7fb fc56 	bl	8001dcc <_ZN8JoyStick8getValueEv>
 8006520:	4603      	mov	r3, r0
 8006522:	2b02      	cmp	r3, #2
 8006524:	bf0c      	ite	eq
 8006526:	2301      	moveq	r3, #1
 8006528:	2300      	movne	r3, #0
 800652a:	b2db      	uxtb	r3, r3
 800652c:	2b00      	cmp	r3, #0
 800652e:	f000 846b 	beq.w	8006e08 <cppLoop+0x11a0>
			HAL_Delay(500);
 8006532:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8006536:	f000 fdab 	bl	8007090 <HAL_Delay>
			led.LR(-1, 1);
 800653a:	2201      	movs	r2, #1
 800653c:	f04f 31ff 	mov.w	r1, #4294967295
 8006540:	481b      	ldr	r0, [pc, #108]	; (80065b0 <cppLoop+0x948>)
 8006542:	f7fb fd63 	bl	800200c <_ZN3LED2LREaa>

			line_trace.setNormalRatio(0.07);
 8006546:	ed9f 0a2d 	vldr	s0, [pc, #180]	; 80065fc <cppLoop+0x994>
 800654a:	481f      	ldr	r0, [pc, #124]	; (80065c8 <cppLoop+0x960>)
 800654c:	f7fc fa95 	bl	8002a7a <_ZN9LineTrace14setNormalRatioEf>
			line_trace.start();
 8006550:	481d      	ldr	r0, [pc, #116]	; (80065c8 <cppLoop+0x960>)
 8006552:	f7fc fae9 	bl	8002b28 <_ZN9LineTrace5startEv>
			HAL_Delay(500);
 8006556:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800655a:	f000 fd99 	bl	8007090 <HAL_Delay>

			led.fullColor('R');
 800655e:	2152      	movs	r1, #82	; 0x52
 8006560:	4813      	ldr	r0, [pc, #76]	; (80065b0 <cppLoop+0x948>)
 8006562:	f7fb fc97 	bl	8001e94 <_ZN3LED9fullColorEc>
			encoder.clearTotalCnt();
 8006566:	4820      	ldr	r0, [pc, #128]	; (80065e8 <cppLoop+0x980>)
 8006568:	f7fa ff78 	bl	800145c <_ZN7Encoder13clearTotalCntEv>
			encoder.clearDistance();
 800656c:	481e      	ldr	r0, [pc, #120]	; (80065e8 <cppLoop+0x980>)
 800656e:	f7fa ff44 	bl	80013fa <_ZN7Encoder13clearDistanceEv>
			odometry.clearPotition();
 8006572:	4823      	ldr	r0, [pc, #140]	; (8006600 <cppLoop+0x998>)
 8006574:	f7fc fe41 	bl	80031fa <_ZN8Odometry13clearPotitionEv>
			logger.start();
 8006578:	4811      	ldr	r0, [pc, #68]	; (80065c0 <cppLoop+0x958>)
 800657a:	f7fc fc33 	bl	8002de4 <_ZN6Logger5startEv>

			HAL_Delay(3000);
 800657e:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8006582:	f000 fd85 	bl	8007090 <HAL_Delay>

			line_trace.stop();
 8006586:	4810      	ldr	r0, [pc, #64]	; (80065c8 <cppLoop+0x960>)
 8006588:	f7fc fade 	bl	8002b48 <_ZN9LineTrace4stopEv>
			logger.stop();
 800658c:	480c      	ldr	r0, [pc, #48]	; (80065c0 <cppLoop+0x958>)
 800658e:	f7fc fc38 	bl	8002e02 <_ZN6Logger4stopEv>

			logger.saveDistanceAndTheta("Pos", "dis_s2.txt", "th_s2.txt");
 8006592:	4b1c      	ldr	r3, [pc, #112]	; (8006604 <cppLoop+0x99c>)
 8006594:	4a1c      	ldr	r2, [pc, #112]	; (8006608 <cppLoop+0x9a0>)
 8006596:	491d      	ldr	r1, [pc, #116]	; (800660c <cppLoop+0x9a4>)
 8006598:	4809      	ldr	r0, [pc, #36]	; (80065c0 <cppLoop+0x958>)
 800659a:	f7fc fc00 	bl	8002d9e <_ZN6Logger20saveDistanceAndThetaEPKcS1_S1_>

			led.LR(-1, 0);
 800659e:	2200      	movs	r2, #0
 80065a0:	f04f 31ff 	mov.w	r1, #4294967295
 80065a4:	4802      	ldr	r0, [pc, #8]	; (80065b0 <cppLoop+0x948>)
 80065a6:	f7fb fd31 	bl	800200c <_ZN3LED2LREaa>
		}

		break;
 80065aa:	f000 bc2d 	b.w	8006e08 <cppLoop+0x11a0>
 80065ae:	bf00      	nop
 80065b0:	20000598 	.word	0x20000598
 80065b4:	08017dfc 	.word	0x08017dfc
 80065b8:	08017e04 	.word	0x08017e04
 80065bc:	2000058c 	.word	0x2000058c
 80065c0:	200005bc 	.word	0x200005bc
 80065c4:	3dcccccd 	.word	0x3dcccccd
 80065c8:	2001fa14 	.word	0x2001fa14
 80065cc:	08017e0c 	.word	0x08017e0c
 80065d0:	08017e18 	.word	0x08017e18
 80065d4:	08017e28 	.word	0x08017e28
 80065d8:	2001f9dc 	.word	0x2001f9dc
 80065dc:	08017e34 	.word	0x08017e34
 80065e0:	08017e3c 	.word	0x08017e3c
 80065e4:	00000000 	.word	0x00000000
 80065e8:	2001f9c4 	.word	0x2001f9c4
 80065ec:	08017e48 	.word	0x08017e48
 80065f0:	08017e50 	.word	0x08017e50
 80065f4:	08017e5c 	.word	0x08017e5c
 80065f8:	08017df4 	.word	0x08017df4
 80065fc:	3d8f5c29 	.word	0x3d8f5c29
 8006600:	2001fa80 	.word	0x2001fa80
 8006604:	08017e68 	.word	0x08017e68
 8006608:	08017e74 	.word	0x08017e74
 800660c:	08017e80 	.word	0x08017e80

	case 7:
		led.fullColor('G');
 8006610:	2147      	movs	r1, #71	; 0x47
 8006612:	48b3      	ldr	r0, [pc, #716]	; (80068e0 <cppLoop+0xc78>)
 8006614:	f7fb fc3e 	bl	8001e94 <_ZN3LED9fullColorEc>

		lcd_clear();
 8006618:	f7fa fd42 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 800661c:	2100      	movs	r1, #0
 800661e:	2000      	movs	r0, #0
 8006620:	f7fa fd4e 	bl	80010c0 <lcd_locate>
		lcd_printf("Velocity");
 8006624:	48af      	ldr	r0, [pc, #700]	; (80068e4 <cppLoop+0xc7c>)
 8006626:	f7fa fd75 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 800662a:	2101      	movs	r1, #1
 800662c:	2000      	movs	r0, #0
 800662e:	f7fa fd47 	bl	80010c0 <lcd_locate>
		lcd_printf("Test");
 8006632:	48ad      	ldr	r0, [pc, #692]	; (80068e8 <cppLoop+0xc80>)
 8006634:	f7fa fd6e 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 8006638:	48ac      	ldr	r0, [pc, #688]	; (80068ec <cppLoop+0xc84>)
 800663a:	f7fb fbc7 	bl	8001dcc <_ZN8JoyStick8getValueEv>
 800663e:	4603      	mov	r3, r0
 8006640:	2b02      	cmp	r3, #2
 8006642:	bf0c      	ite	eq
 8006644:	2301      	moveq	r3, #1
 8006646:	2300      	movne	r3, #0
 8006648:	b2db      	uxtb	r3, r3
 800664a:	2b00      	cmp	r3, #0
 800664c:	f000 83de 	beq.w	8006e0c <cppLoop+0x11a4>
			led.LR(-1, 1);
 8006650:	2201      	movs	r2, #1
 8006652:	f04f 31ff 	mov.w	r1, #4294967295
 8006656:	48a2      	ldr	r0, [pc, #648]	; (80068e0 <cppLoop+0xc78>)
 8006658:	f7fb fcd8 	bl	800200c <_ZN3LED2LREaa>
			HAL_Delay(500);
 800665c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8006660:	f000 fd16 	bl	8007090 <HAL_Delay>

			led.fullColor('R');
 8006664:	2152      	movs	r1, #82	; 0x52
 8006666:	489e      	ldr	r0, [pc, #632]	; (80068e0 <cppLoop+0xc78>)
 8006668:	f7fb fc14 	bl	8001e94 <_ZN3LED9fullColorEc>
			velocity_ctrl.setVelocity(0, 1.57);
 800666c:	eddf 0aa0 	vldr	s1, [pc, #640]	; 80068f0 <cppLoop+0xc88>
 8006670:	ed9f 0aa0 	vldr	s0, [pc, #640]	; 80068f4 <cppLoop+0xc8c>
 8006674:	48a0      	ldr	r0, [pc, #640]	; (80068f8 <cppLoop+0xc90>)
 8006676:	f7fd fac3 	bl	8003c00 <_ZN12VelocityCtrl11setVelocityEff>
			velocity_ctrl.start();
 800667a:	489f      	ldr	r0, [pc, #636]	; (80068f8 <cppLoop+0xc90>)
 800667c:	f7fd fb19 	bl	8003cb2 <_ZN12VelocityCtrl5startEv>

			HAL_Delay(1000);
 8006680:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006684:	f000 fd04 	bl	8007090 <HAL_Delay>
			velocity_ctrl.setVelocity(0, 0);
 8006688:	eddf 0a9a 	vldr	s1, [pc, #616]	; 80068f4 <cppLoop+0xc8c>
 800668c:	ed9f 0a99 	vldr	s0, [pc, #612]	; 80068f4 <cppLoop+0xc8c>
 8006690:	4899      	ldr	r0, [pc, #612]	; (80068f8 <cppLoop+0xc90>)
 8006692:	f7fd fab5 	bl	8003c00 <_ZN12VelocityCtrl11setVelocityEff>
			HAL_Delay(100);
 8006696:	2064      	movs	r0, #100	; 0x64
 8006698:	f000 fcfa 	bl	8007090 <HAL_Delay>
			velocity_ctrl.stop();
 800669c:	4896      	ldr	r0, [pc, #600]	; (80068f8 <cppLoop+0xc90>)
 800669e:	f7fd fb17 	bl	8003cd0 <_ZN12VelocityCtrl4stopEv>

			led.LR(-1, 0);
 80066a2:	2200      	movs	r2, #0
 80066a4:	f04f 31ff 	mov.w	r1, #4294967295
 80066a8:	488d      	ldr	r0, [pc, #564]	; (80068e0 <cppLoop+0xc78>)
 80066aa:	f7fb fcaf 	bl	800200c <_ZN3LED2LREaa>
		}
		break;
 80066ae:	e3ad      	b.n	8006e0c <cppLoop+0x11a4>

	case 8:
		led.fullColor('B');
 80066b0:	2142      	movs	r1, #66	; 0x42
 80066b2:	488b      	ldr	r0, [pc, #556]	; (80068e0 <cppLoop+0xc78>)
 80066b4:	f7fb fbee 	bl	8001e94 <_ZN3LED9fullColorEc>

		lcd_clear();
 80066b8:	f7fa fcf2 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 80066bc:	2100      	movs	r1, #0
 80066be:	2000      	movs	r0, #0
 80066c0:	f7fa fcfe 	bl	80010c0 <lcd_locate>
		lcd_printf("%4.2lf    ", path_following.getKxVal()*1000);
 80066c4:	488d      	ldr	r0, [pc, #564]	; (80068fc <cppLoop+0xc94>)
 80066c6:	f7fc fe8f 	bl	80033e8 <_ZN13PathFollowing8getKxValEv>
 80066ca:	ec51 0b10 	vmov	r0, r1, d0
 80066ce:	f04f 0200 	mov.w	r2, #0
 80066d2:	4b8b      	ldr	r3, [pc, #556]	; (8006900 <cppLoop+0xc98>)
 80066d4:	f7f9 ffa8 	bl	8000628 <__aeabi_dmul>
 80066d8:	4603      	mov	r3, r0
 80066da:	460c      	mov	r4, r1
 80066dc:	461a      	mov	r2, r3
 80066de:	4623      	mov	r3, r4
 80066e0:	4888      	ldr	r0, [pc, #544]	; (8006904 <cppLoop+0xc9c>)
 80066e2:	f7fa fd17 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 80066e6:	2101      	movs	r1, #1
 80066e8:	2000      	movs	r0, #0
 80066ea:	f7fa fce9 	bl	80010c0 <lcd_locate>
		lcd_printf("%4.2lf%4.2lf", path_following.getKyVal()*1000, path_following.getKtVal()*1000);
 80066ee:	4883      	ldr	r0, [pc, #524]	; (80068fc <cppLoop+0xc94>)
 80066f0:	f7fc fe8e 	bl	8003410 <_ZN13PathFollowing8getKyValEv>
 80066f4:	ec51 0b10 	vmov	r0, r1, d0
 80066f8:	f04f 0200 	mov.w	r2, #0
 80066fc:	4b80      	ldr	r3, [pc, #512]	; (8006900 <cppLoop+0xc98>)
 80066fe:	f7f9 ff93 	bl	8000628 <__aeabi_dmul>
 8006702:	4603      	mov	r3, r0
 8006704:	460c      	mov	r4, r1
 8006706:	461d      	mov	r5, r3
 8006708:	4626      	mov	r6, r4
 800670a:	487c      	ldr	r0, [pc, #496]	; (80068fc <cppLoop+0xc94>)
 800670c:	f7fc fe94 	bl	8003438 <_ZN13PathFollowing8getKtValEv>
 8006710:	ec51 0b10 	vmov	r0, r1, d0
 8006714:	f04f 0200 	mov.w	r2, #0
 8006718:	4b79      	ldr	r3, [pc, #484]	; (8006900 <cppLoop+0xc98>)
 800671a:	f7f9 ff85 	bl	8000628 <__aeabi_dmul>
 800671e:	4603      	mov	r3, r0
 8006720:	460c      	mov	r4, r1
 8006722:	e9cd 3400 	strd	r3, r4, [sp]
 8006726:	462a      	mov	r2, r5
 8006728:	4633      	mov	r3, r6
 800672a:	4877      	ldr	r0, [pc, #476]	; (8006908 <cppLoop+0xca0>)
 800672c:	f7fa fcf2 	bl	8001114 <lcd_printf>

		static float adj_kx = path_following.getKxVal();
 8006730:	4b76      	ldr	r3, [pc, #472]	; (800690c <cppLoop+0xca4>)
 8006732:	781b      	ldrb	r3, [r3, #0]
 8006734:	f3bf 8f5b 	dmb	ish
 8006738:	b2db      	uxtb	r3, r3
 800673a:	f003 0301 	and.w	r3, r3, #1
 800673e:	2b00      	cmp	r3, #0
 8006740:	bf0c      	ite	eq
 8006742:	2301      	moveq	r3, #1
 8006744:	2300      	movne	r3, #0
 8006746:	b2db      	uxtb	r3, r3
 8006748:	2b00      	cmp	r3, #0
 800674a:	d019      	beq.n	8006780 <cppLoop+0xb18>
 800674c:	486f      	ldr	r0, [pc, #444]	; (800690c <cppLoop+0xca4>)
 800674e:	f00b f99c 	bl	8011a8a <__cxa_guard_acquire>
 8006752:	4603      	mov	r3, r0
 8006754:	2b00      	cmp	r3, #0
 8006756:	bf14      	ite	ne
 8006758:	2301      	movne	r3, #1
 800675a:	2300      	moveq	r3, #0
 800675c:	b2db      	uxtb	r3, r3
 800675e:	2b00      	cmp	r3, #0
 8006760:	d00e      	beq.n	8006780 <cppLoop+0xb18>
 8006762:	4866      	ldr	r0, [pc, #408]	; (80068fc <cppLoop+0xc94>)
 8006764:	f7fc fe40 	bl	80033e8 <_ZN13PathFollowing8getKxValEv>
 8006768:	ec54 3b10 	vmov	r3, r4, d0
 800676c:	4618      	mov	r0, r3
 800676e:	4621      	mov	r1, r4
 8006770:	f7fa fa52 	bl	8000c18 <__aeabi_d2f>
 8006774:	4602      	mov	r2, r0
 8006776:	4b66      	ldr	r3, [pc, #408]	; (8006910 <cppLoop+0xca8>)
 8006778:	601a      	str	r2, [r3, #0]
 800677a:	4864      	ldr	r0, [pc, #400]	; (800690c <cppLoop+0xca4>)
 800677c:	f00b f991 	bl	8011aa2 <__cxa_guard_release>
		static float adj_ky = path_following.getKyVal();
 8006780:	4b64      	ldr	r3, [pc, #400]	; (8006914 <cppLoop+0xcac>)
 8006782:	781b      	ldrb	r3, [r3, #0]
 8006784:	f3bf 8f5b 	dmb	ish
 8006788:	b2db      	uxtb	r3, r3
 800678a:	f003 0301 	and.w	r3, r3, #1
 800678e:	2b00      	cmp	r3, #0
 8006790:	bf0c      	ite	eq
 8006792:	2301      	moveq	r3, #1
 8006794:	2300      	movne	r3, #0
 8006796:	b2db      	uxtb	r3, r3
 8006798:	2b00      	cmp	r3, #0
 800679a:	d019      	beq.n	80067d0 <cppLoop+0xb68>
 800679c:	485d      	ldr	r0, [pc, #372]	; (8006914 <cppLoop+0xcac>)
 800679e:	f00b f974 	bl	8011a8a <__cxa_guard_acquire>
 80067a2:	4603      	mov	r3, r0
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	bf14      	ite	ne
 80067a8:	2301      	movne	r3, #1
 80067aa:	2300      	moveq	r3, #0
 80067ac:	b2db      	uxtb	r3, r3
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d00e      	beq.n	80067d0 <cppLoop+0xb68>
 80067b2:	4852      	ldr	r0, [pc, #328]	; (80068fc <cppLoop+0xc94>)
 80067b4:	f7fc fe2c 	bl	8003410 <_ZN13PathFollowing8getKyValEv>
 80067b8:	ec54 3b10 	vmov	r3, r4, d0
 80067bc:	4618      	mov	r0, r3
 80067be:	4621      	mov	r1, r4
 80067c0:	f7fa fa2a 	bl	8000c18 <__aeabi_d2f>
 80067c4:	4602      	mov	r2, r0
 80067c6:	4b54      	ldr	r3, [pc, #336]	; (8006918 <cppLoop+0xcb0>)
 80067c8:	601a      	str	r2, [r3, #0]
 80067ca:	4852      	ldr	r0, [pc, #328]	; (8006914 <cppLoop+0xcac>)
 80067cc:	f00b f969 	bl	8011aa2 <__cxa_guard_release>
		static float adj_kt = path_following.getKtVal();
 80067d0:	4b52      	ldr	r3, [pc, #328]	; (800691c <cppLoop+0xcb4>)
 80067d2:	781b      	ldrb	r3, [r3, #0]
 80067d4:	f3bf 8f5b 	dmb	ish
 80067d8:	b2db      	uxtb	r3, r3
 80067da:	f003 0301 	and.w	r3, r3, #1
 80067de:	2b00      	cmp	r3, #0
 80067e0:	bf0c      	ite	eq
 80067e2:	2301      	moveq	r3, #1
 80067e4:	2300      	movne	r3, #0
 80067e6:	b2db      	uxtb	r3, r3
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d019      	beq.n	8006820 <cppLoop+0xbb8>
 80067ec:	484b      	ldr	r0, [pc, #300]	; (800691c <cppLoop+0xcb4>)
 80067ee:	f00b f94c 	bl	8011a8a <__cxa_guard_acquire>
 80067f2:	4603      	mov	r3, r0
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	bf14      	ite	ne
 80067f8:	2301      	movne	r3, #1
 80067fa:	2300      	moveq	r3, #0
 80067fc:	b2db      	uxtb	r3, r3
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d00e      	beq.n	8006820 <cppLoop+0xbb8>
 8006802:	483e      	ldr	r0, [pc, #248]	; (80068fc <cppLoop+0xc94>)
 8006804:	f7fc fe18 	bl	8003438 <_ZN13PathFollowing8getKtValEv>
 8006808:	ec54 3b10 	vmov	r3, r4, d0
 800680c:	4618      	mov	r0, r3
 800680e:	4621      	mov	r1, r4
 8006810:	f7fa fa02 	bl	8000c18 <__aeabi_d2f>
 8006814:	4602      	mov	r2, r0
 8006816:	4b42      	ldr	r3, [pc, #264]	; (8006920 <cppLoop+0xcb8>)
 8006818:	601a      	str	r2, [r3, #0]
 800681a:	4840      	ldr	r0, [pc, #256]	; (800691c <cppLoop+0xcb4>)
 800681c:	f00b f941 	bl	8011aa2 <__cxa_guard_release>

		if(joy_stick.getValue() == JOY_U){
 8006820:	4832      	ldr	r0, [pc, #200]	; (80068ec <cppLoop+0xc84>)
 8006822:	f7fb fad3 	bl	8001dcc <_ZN8JoyStick8getValueEv>
 8006826:	4603      	mov	r3, r0
 8006828:	2b08      	cmp	r3, #8
 800682a:	bf0c      	ite	eq
 800682c:	2301      	moveq	r3, #1
 800682e:	2300      	movne	r3, #0
 8006830:	b2db      	uxtb	r3, r3
 8006832:	2b00      	cmp	r3, #0
 8006834:	d021      	beq.n	800687a <cppLoop+0xc12>
			led.LR(-1, 1);
 8006836:	2201      	movs	r2, #1
 8006838:	f04f 31ff 	mov.w	r1, #4294967295
 800683c:	4828      	ldr	r0, [pc, #160]	; (80068e0 <cppLoop+0xc78>)
 800683e:	f7fb fbe5 	bl	800200c <_ZN3LED2LREaa>
			HAL_Delay(300);
 8006842:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8006846:	f000 fc23 	bl	8007090 <HAL_Delay>

			selector++;
 800684a:	4b36      	ldr	r3, [pc, #216]	; (8006924 <cppLoop+0xcbc>)
 800684c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006850:	b29b      	uxth	r3, r3
 8006852:	3301      	adds	r3, #1
 8006854:	b29b      	uxth	r3, r3
 8006856:	b21a      	sxth	r2, r3
 8006858:	4b32      	ldr	r3, [pc, #200]	; (8006924 <cppLoop+0xcbc>)
 800685a:	801a      	strh	r2, [r3, #0]
			if(selector >= 3) selector = 0;
 800685c:	4b31      	ldr	r3, [pc, #196]	; (8006924 <cppLoop+0xcbc>)
 800685e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006862:	2b02      	cmp	r3, #2
 8006864:	dd02      	ble.n	800686c <cppLoop+0xc04>
 8006866:	4b2f      	ldr	r3, [pc, #188]	; (8006924 <cppLoop+0xcbc>)
 8006868:	2200      	movs	r2, #0
 800686a:	801a      	strh	r2, [r3, #0]

			led.LR(-1, 0);
 800686c:	2200      	movs	r2, #0
 800686e:	f04f 31ff 	mov.w	r1, #4294967295
 8006872:	481b      	ldr	r0, [pc, #108]	; (80068e0 <cppLoop+0xc78>)
 8006874:	f7fb fbca 	bl	800200c <_ZN3LED2LREaa>

			led.LR(-1, 0);
		}


		break;
 8006878:	e2ca      	b.n	8006e10 <cppLoop+0x11a8>
		else if(joy_stick.getValue() == JOY_R){
 800687a:	481c      	ldr	r0, [pc, #112]	; (80068ec <cppLoop+0xc84>)
 800687c:	f7fb faa6 	bl	8001dcc <_ZN8JoyStick8getValueEv>
 8006880:	4603      	mov	r3, r0
 8006882:	2b10      	cmp	r3, #16
 8006884:	bf0c      	ite	eq
 8006886:	2301      	moveq	r3, #1
 8006888:	2300      	movne	r3, #0
 800688a:	b2db      	uxtb	r3, r3
 800688c:	2b00      	cmp	r3, #0
 800688e:	f000 8082 	beq.w	8006996 <cppLoop+0xd2e>
			led.LR(-1, 1);
 8006892:	2201      	movs	r2, #1
 8006894:	f04f 31ff 	mov.w	r1, #4294967295
 8006898:	4811      	ldr	r0, [pc, #68]	; (80068e0 <cppLoop+0xc78>)
 800689a:	f7fb fbb7 	bl	800200c <_ZN3LED2LREaa>
			HAL_Delay(100);
 800689e:	2064      	movs	r0, #100	; 0x64
 80068a0:	f000 fbf6 	bl	8007090 <HAL_Delay>
			if(selector == 0){
 80068a4:	4b1f      	ldr	r3, [pc, #124]	; (8006924 <cppLoop+0xcbc>)
 80068a6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d13c      	bne.n	8006928 <cppLoop+0xcc0>
				adj_kx = adj_kx + 0.00001;
 80068ae:	4b18      	ldr	r3, [pc, #96]	; (8006910 <cppLoop+0xca8>)
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	4618      	mov	r0, r3
 80068b4:	f7f9 fe60 	bl	8000578 <__aeabi_f2d>
 80068b8:	a307      	add	r3, pc, #28	; (adr r3, 80068d8 <cppLoop+0xc70>)
 80068ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068be:	f7f9 fcfd 	bl	80002bc <__adddf3>
 80068c2:	4603      	mov	r3, r0
 80068c4:	460c      	mov	r4, r1
 80068c6:	4618      	mov	r0, r3
 80068c8:	4621      	mov	r1, r4
 80068ca:	f7fa f9a5 	bl	8000c18 <__aeabi_d2f>
 80068ce:	4602      	mov	r2, r0
 80068d0:	4b0f      	ldr	r3, [pc, #60]	; (8006910 <cppLoop+0xca8>)
 80068d2:	601a      	str	r2, [r3, #0]
 80068d4:	e054      	b.n	8006980 <cppLoop+0xd18>
 80068d6:	bf00      	nop
 80068d8:	88e368f1 	.word	0x88e368f1
 80068dc:	3ee4f8b5 	.word	0x3ee4f8b5
 80068e0:	20000598 	.word	0x20000598
 80068e4:	08017e84 	.word	0x08017e84
 80068e8:	08017e90 	.word	0x08017e90
 80068ec:	2000058c 	.word	0x2000058c
 80068f0:	3fc8f5c3 	.word	0x3fc8f5c3
 80068f4:	00000000 	.word	0x00000000
 80068f8:	2001f9dc 	.word	0x2001f9dc
 80068fc:	2001fcc0 	.word	0x2001fcc0
 8006900:	408f4000 	.word	0x408f4000
 8006904:	08017d90 	.word	0x08017d90
 8006908:	08017d9c 	.word	0x08017d9c
 800690c:	20037418 	.word	0x20037418
 8006910:	20037414 	.word	0x20037414
 8006914:	20037420 	.word	0x20037420
 8006918:	2003741c 	.word	0x2003741c
 800691c:	20037428 	.word	0x20037428
 8006920:	20037424 	.word	0x20037424
 8006924:	200373f8 	.word	0x200373f8
			else if(selector == 1){
 8006928:	4ba3      	ldr	r3, [pc, #652]	; (8006bb8 <cppLoop+0xf50>)
 800692a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800692e:	2b01      	cmp	r3, #1
 8006930:	d113      	bne.n	800695a <cppLoop+0xcf2>
				adj_ky = adj_ky + 0.00001;
 8006932:	4ba2      	ldr	r3, [pc, #648]	; (8006bbc <cppLoop+0xf54>)
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	4618      	mov	r0, r3
 8006938:	f7f9 fe1e 	bl	8000578 <__aeabi_f2d>
 800693c:	a39c      	add	r3, pc, #624	; (adr r3, 8006bb0 <cppLoop+0xf48>)
 800693e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006942:	f7f9 fcbb 	bl	80002bc <__adddf3>
 8006946:	4603      	mov	r3, r0
 8006948:	460c      	mov	r4, r1
 800694a:	4618      	mov	r0, r3
 800694c:	4621      	mov	r1, r4
 800694e:	f7fa f963 	bl	8000c18 <__aeabi_d2f>
 8006952:	4602      	mov	r2, r0
 8006954:	4b99      	ldr	r3, [pc, #612]	; (8006bbc <cppLoop+0xf54>)
 8006956:	601a      	str	r2, [r3, #0]
 8006958:	e012      	b.n	8006980 <cppLoop+0xd18>
				adj_kt = adj_kt + 0.00001;
 800695a:	4b99      	ldr	r3, [pc, #612]	; (8006bc0 <cppLoop+0xf58>)
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	4618      	mov	r0, r3
 8006960:	f7f9 fe0a 	bl	8000578 <__aeabi_f2d>
 8006964:	a392      	add	r3, pc, #584	; (adr r3, 8006bb0 <cppLoop+0xf48>)
 8006966:	e9d3 2300 	ldrd	r2, r3, [r3]
 800696a:	f7f9 fca7 	bl	80002bc <__adddf3>
 800696e:	4603      	mov	r3, r0
 8006970:	460c      	mov	r4, r1
 8006972:	4618      	mov	r0, r3
 8006974:	4621      	mov	r1, r4
 8006976:	f7fa f94f 	bl	8000c18 <__aeabi_d2f>
 800697a:	4602      	mov	r2, r0
 800697c:	4b90      	ldr	r3, [pc, #576]	; (8006bc0 <cppLoop+0xf58>)
 800697e:	601a      	str	r2, [r3, #0]
			led.fullColor('R');
 8006980:	2152      	movs	r1, #82	; 0x52
 8006982:	4890      	ldr	r0, [pc, #576]	; (8006bc4 <cppLoop+0xf5c>)
 8006984:	f7fb fa86 	bl	8001e94 <_ZN3LED9fullColorEc>
			led.LR(-1, 0);
 8006988:	2200      	movs	r2, #0
 800698a:	f04f 31ff 	mov.w	r1, #4294967295
 800698e:	488d      	ldr	r0, [pc, #564]	; (8006bc4 <cppLoop+0xf5c>)
 8006990:	f7fb fb3c 	bl	800200c <_ZN3LED2LREaa>
		break;
 8006994:	e23c      	b.n	8006e10 <cppLoop+0x11a8>
		else if(joy_stick.getValue() == JOY_L){
 8006996:	488c      	ldr	r0, [pc, #560]	; (8006bc8 <cppLoop+0xf60>)
 8006998:	f7fb fa18 	bl	8001dcc <_ZN8JoyStick8getValueEv>
 800699c:	4603      	mov	r3, r0
 800699e:	2b01      	cmp	r3, #1
 80069a0:	bf0c      	ite	eq
 80069a2:	2301      	moveq	r3, #1
 80069a4:	2300      	movne	r3, #0
 80069a6:	b2db      	uxtb	r3, r3
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d058      	beq.n	8006a5e <cppLoop+0xdf6>
			led.LR(-1, 1);
 80069ac:	2201      	movs	r2, #1
 80069ae:	f04f 31ff 	mov.w	r1, #4294967295
 80069b2:	4884      	ldr	r0, [pc, #528]	; (8006bc4 <cppLoop+0xf5c>)
 80069b4:	f7fb fb2a 	bl	800200c <_ZN3LED2LREaa>
			HAL_Delay(100);
 80069b8:	2064      	movs	r0, #100	; 0x64
 80069ba:	f000 fb69 	bl	8007090 <HAL_Delay>
			if(selector == 0){
 80069be:	4b7e      	ldr	r3, [pc, #504]	; (8006bb8 <cppLoop+0xf50>)
 80069c0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d113      	bne.n	80069f0 <cppLoop+0xd88>
				adj_kx = adj_kx - 0.00001;
 80069c8:	4b80      	ldr	r3, [pc, #512]	; (8006bcc <cppLoop+0xf64>)
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	4618      	mov	r0, r3
 80069ce:	f7f9 fdd3 	bl	8000578 <__aeabi_f2d>
 80069d2:	a377      	add	r3, pc, #476	; (adr r3, 8006bb0 <cppLoop+0xf48>)
 80069d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069d8:	f7f9 fc6e 	bl	80002b8 <__aeabi_dsub>
 80069dc:	4603      	mov	r3, r0
 80069de:	460c      	mov	r4, r1
 80069e0:	4618      	mov	r0, r3
 80069e2:	4621      	mov	r1, r4
 80069e4:	f7fa f918 	bl	8000c18 <__aeabi_d2f>
 80069e8:	4602      	mov	r2, r0
 80069ea:	4b78      	ldr	r3, [pc, #480]	; (8006bcc <cppLoop+0xf64>)
 80069ec:	601a      	str	r2, [r3, #0]
 80069ee:	e02b      	b.n	8006a48 <cppLoop+0xde0>
			else if(selector == 1){
 80069f0:	4b71      	ldr	r3, [pc, #452]	; (8006bb8 <cppLoop+0xf50>)
 80069f2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80069f6:	2b01      	cmp	r3, #1
 80069f8:	d113      	bne.n	8006a22 <cppLoop+0xdba>
				adj_ky = adj_ky - 0.00001;
 80069fa:	4b70      	ldr	r3, [pc, #448]	; (8006bbc <cppLoop+0xf54>)
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	4618      	mov	r0, r3
 8006a00:	f7f9 fdba 	bl	8000578 <__aeabi_f2d>
 8006a04:	a36a      	add	r3, pc, #424	; (adr r3, 8006bb0 <cppLoop+0xf48>)
 8006a06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a0a:	f7f9 fc55 	bl	80002b8 <__aeabi_dsub>
 8006a0e:	4603      	mov	r3, r0
 8006a10:	460c      	mov	r4, r1
 8006a12:	4618      	mov	r0, r3
 8006a14:	4621      	mov	r1, r4
 8006a16:	f7fa f8ff 	bl	8000c18 <__aeabi_d2f>
 8006a1a:	4602      	mov	r2, r0
 8006a1c:	4b67      	ldr	r3, [pc, #412]	; (8006bbc <cppLoop+0xf54>)
 8006a1e:	601a      	str	r2, [r3, #0]
 8006a20:	e012      	b.n	8006a48 <cppLoop+0xde0>
				adj_kt = adj_kt - 0.00001;
 8006a22:	4b67      	ldr	r3, [pc, #412]	; (8006bc0 <cppLoop+0xf58>)
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	4618      	mov	r0, r3
 8006a28:	f7f9 fda6 	bl	8000578 <__aeabi_f2d>
 8006a2c:	a360      	add	r3, pc, #384	; (adr r3, 8006bb0 <cppLoop+0xf48>)
 8006a2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a32:	f7f9 fc41 	bl	80002b8 <__aeabi_dsub>
 8006a36:	4603      	mov	r3, r0
 8006a38:	460c      	mov	r4, r1
 8006a3a:	4618      	mov	r0, r3
 8006a3c:	4621      	mov	r1, r4
 8006a3e:	f7fa f8eb 	bl	8000c18 <__aeabi_d2f>
 8006a42:	4602      	mov	r2, r0
 8006a44:	4b5e      	ldr	r3, [pc, #376]	; (8006bc0 <cppLoop+0xf58>)
 8006a46:	601a      	str	r2, [r3, #0]
			led.fullColor('R');
 8006a48:	2152      	movs	r1, #82	; 0x52
 8006a4a:	485e      	ldr	r0, [pc, #376]	; (8006bc4 <cppLoop+0xf5c>)
 8006a4c:	f7fb fa22 	bl	8001e94 <_ZN3LED9fullColorEc>
			led.LR(-1, 0);
 8006a50:	2200      	movs	r2, #0
 8006a52:	f04f 31ff 	mov.w	r1, #4294967295
 8006a56:	485b      	ldr	r0, [pc, #364]	; (8006bc4 <cppLoop+0xf5c>)
 8006a58:	f7fb fad8 	bl	800200c <_ZN3LED2LREaa>
		break;
 8006a5c:	e1d8      	b.n	8006e10 <cppLoop+0x11a8>
		else if(joy_stick.getValue() == JOY_D){
 8006a5e:	485a      	ldr	r0, [pc, #360]	; (8006bc8 <cppLoop+0xf60>)
 8006a60:	f7fb f9b4 	bl	8001dcc <_ZN8JoyStick8getValueEv>
 8006a64:	4603      	mov	r3, r0
 8006a66:	2b04      	cmp	r3, #4
 8006a68:	bf0c      	ite	eq
 8006a6a:	2301      	moveq	r3, #1
 8006a6c:	2300      	movne	r3, #0
 8006a6e:	b2db      	uxtb	r3, r3
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	d048      	beq.n	8006b06 <cppLoop+0xe9e>
			led.LR(-1, 1);
 8006a74:	2201      	movs	r2, #1
 8006a76:	f04f 31ff 	mov.w	r1, #4294967295
 8006a7a:	4852      	ldr	r0, [pc, #328]	; (8006bc4 <cppLoop+0xf5c>)
 8006a7c:	f7fb fac6 	bl	800200c <_ZN3LED2LREaa>
			HAL_Delay(300);
 8006a80:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8006a84:	f000 fb04 	bl	8007090 <HAL_Delay>
			sd_read_array_float("PARAMS", "KX.TXT", 1, &temp_kx);
 8006a88:	f107 030c 	add.w	r3, r7, #12
 8006a8c:	2201      	movs	r2, #1
 8006a8e:	4950      	ldr	r1, [pc, #320]	; (8006bd0 <cppLoop+0xf68>)
 8006a90:	4850      	ldr	r0, [pc, #320]	; (8006bd4 <cppLoop+0xf6c>)
 8006a92:	f7fa fdd3 	bl	800163c <sd_read_array_float>
			sd_read_array_float("PARAMS", "KY.TXT", 1, &temp_ky);
 8006a96:	f107 0308 	add.w	r3, r7, #8
 8006a9a:	2201      	movs	r2, #1
 8006a9c:	494e      	ldr	r1, [pc, #312]	; (8006bd8 <cppLoop+0xf70>)
 8006a9e:	484d      	ldr	r0, [pc, #308]	; (8006bd4 <cppLoop+0xf6c>)
 8006aa0:	f7fa fdcc 	bl	800163c <sd_read_array_float>
			sd_read_array_float("PARAMS", "KT.TXT", 1, &temp_kt);
 8006aa4:	1d3b      	adds	r3, r7, #4
 8006aa6:	2201      	movs	r2, #1
 8006aa8:	494c      	ldr	r1, [pc, #304]	; (8006bdc <cppLoop+0xf74>)
 8006aaa:	484a      	ldr	r0, [pc, #296]	; (8006bd4 <cppLoop+0xf6c>)
 8006aac:	f7fa fdc6 	bl	800163c <sd_read_array_float>
			path_following.setGain(temp_kx, temp_ky, temp_kt);
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	4618      	mov	r0, r3
 8006ab4:	f7f9 fd60 	bl	8000578 <__aeabi_f2d>
 8006ab8:	4604      	mov	r4, r0
 8006aba:	460d      	mov	r5, r1
 8006abc:	68bb      	ldr	r3, [r7, #8]
 8006abe:	4618      	mov	r0, r3
 8006ac0:	f7f9 fd5a 	bl	8000578 <__aeabi_f2d>
 8006ac4:	4680      	mov	r8, r0
 8006ac6:	4689      	mov	r9, r1
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	4618      	mov	r0, r3
 8006acc:	f7f9 fd54 	bl	8000578 <__aeabi_f2d>
 8006ad0:	4602      	mov	r2, r0
 8006ad2:	460b      	mov	r3, r1
 8006ad4:	ec43 2b12 	vmov	d2, r2, r3
 8006ad8:	ec49 8b11 	vmov	d1, r8, r9
 8006adc:	ec45 4b10 	vmov	d0, r4, r5
 8006ae0:	483f      	ldr	r0, [pc, #252]	; (8006be0 <cppLoop+0xf78>)
 8006ae2:	f7fc fc61 	bl	80033a8 <_ZN13PathFollowing7setGainEddd>
			adj_kx = temp_kx;
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	4a38      	ldr	r2, [pc, #224]	; (8006bcc <cppLoop+0xf64>)
 8006aea:	6013      	str	r3, [r2, #0]
			adj_ky = temp_ky;
 8006aec:	68bb      	ldr	r3, [r7, #8]
 8006aee:	4a33      	ldr	r2, [pc, #204]	; (8006bbc <cppLoop+0xf54>)
 8006af0:	6013      	str	r3, [r2, #0]
			adj_kt = temp_kt;
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	4a32      	ldr	r2, [pc, #200]	; (8006bc0 <cppLoop+0xf58>)
 8006af6:	6013      	str	r3, [r2, #0]
			led.LR(-1, 0);
 8006af8:	2200      	movs	r2, #0
 8006afa:	f04f 31ff 	mov.w	r1, #4294967295
 8006afe:	4831      	ldr	r0, [pc, #196]	; (8006bc4 <cppLoop+0xf5c>)
 8006b00:	f7fb fa84 	bl	800200c <_ZN3LED2LREaa>
		break;
 8006b04:	e184      	b.n	8006e10 <cppLoop+0x11a8>
		else if(joy_stick.getValue() == JOY_C){
 8006b06:	4830      	ldr	r0, [pc, #192]	; (8006bc8 <cppLoop+0xf60>)
 8006b08:	f7fb f960 	bl	8001dcc <_ZN8JoyStick8getValueEv>
 8006b0c:	4603      	mov	r3, r0
 8006b0e:	2b02      	cmp	r3, #2
 8006b10:	bf0c      	ite	eq
 8006b12:	2301      	moveq	r3, #1
 8006b14:	2300      	movne	r3, #0
 8006b16:	b2db      	uxtb	r3, r3
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	f000 8179 	beq.w	8006e10 <cppLoop+0x11a8>
			led.LR(-1, 1);
 8006b1e:	2201      	movs	r2, #1
 8006b20:	f04f 31ff 	mov.w	r1, #4294967295
 8006b24:	4827      	ldr	r0, [pc, #156]	; (8006bc4 <cppLoop+0xf5c>)
 8006b26:	f7fb fa71 	bl	800200c <_ZN3LED2LREaa>
			HAL_Delay(300);
 8006b2a:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8006b2e:	f000 faaf 	bl	8007090 <HAL_Delay>
			sd_write_array_float("PARAMS", "KX.TXT", 1, &adj_kx, OVER_WRITE);
 8006b32:	2300      	movs	r3, #0
 8006b34:	9300      	str	r3, [sp, #0]
 8006b36:	4b25      	ldr	r3, [pc, #148]	; (8006bcc <cppLoop+0xf64>)
 8006b38:	2201      	movs	r2, #1
 8006b3a:	4925      	ldr	r1, [pc, #148]	; (8006bd0 <cppLoop+0xf68>)
 8006b3c:	4825      	ldr	r0, [pc, #148]	; (8006bd4 <cppLoop+0xf6c>)
 8006b3e:	f7fa fd17 	bl	8001570 <sd_write_array_float>
			sd_write_array_float("PARAMS", "KY.TXT", 1, &adj_ky, OVER_WRITE);
 8006b42:	2300      	movs	r3, #0
 8006b44:	9300      	str	r3, [sp, #0]
 8006b46:	4b1d      	ldr	r3, [pc, #116]	; (8006bbc <cppLoop+0xf54>)
 8006b48:	2201      	movs	r2, #1
 8006b4a:	4923      	ldr	r1, [pc, #140]	; (8006bd8 <cppLoop+0xf70>)
 8006b4c:	4821      	ldr	r0, [pc, #132]	; (8006bd4 <cppLoop+0xf6c>)
 8006b4e:	f7fa fd0f 	bl	8001570 <sd_write_array_float>
			sd_write_array_float("PARAMS", "KT.TXT", 1, &adj_kt, OVER_WRITE);
 8006b52:	2300      	movs	r3, #0
 8006b54:	9300      	str	r3, [sp, #0]
 8006b56:	4b1a      	ldr	r3, [pc, #104]	; (8006bc0 <cppLoop+0xf58>)
 8006b58:	2201      	movs	r2, #1
 8006b5a:	4920      	ldr	r1, [pc, #128]	; (8006bdc <cppLoop+0xf74>)
 8006b5c:	481d      	ldr	r0, [pc, #116]	; (8006bd4 <cppLoop+0xf6c>)
 8006b5e:	f7fa fd07 	bl	8001570 <sd_write_array_float>
			path_following.setGain(adj_kx, adj_ky, adj_kt);
 8006b62:	4b1a      	ldr	r3, [pc, #104]	; (8006bcc <cppLoop+0xf64>)
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	4618      	mov	r0, r3
 8006b68:	f7f9 fd06 	bl	8000578 <__aeabi_f2d>
 8006b6c:	4604      	mov	r4, r0
 8006b6e:	460d      	mov	r5, r1
 8006b70:	4b12      	ldr	r3, [pc, #72]	; (8006bbc <cppLoop+0xf54>)
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	4618      	mov	r0, r3
 8006b76:	f7f9 fcff 	bl	8000578 <__aeabi_f2d>
 8006b7a:	4680      	mov	r8, r0
 8006b7c:	4689      	mov	r9, r1
 8006b7e:	4b10      	ldr	r3, [pc, #64]	; (8006bc0 <cppLoop+0xf58>)
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	4618      	mov	r0, r3
 8006b84:	f7f9 fcf8 	bl	8000578 <__aeabi_f2d>
 8006b88:	4602      	mov	r2, r0
 8006b8a:	460b      	mov	r3, r1
 8006b8c:	ec43 2b12 	vmov	d2, r2, r3
 8006b90:	ec49 8b11 	vmov	d1, r8, r9
 8006b94:	ec45 4b10 	vmov	d0, r4, r5
 8006b98:	4811      	ldr	r0, [pc, #68]	; (8006be0 <cppLoop+0xf78>)
 8006b9a:	f7fc fc05 	bl	80033a8 <_ZN13PathFollowing7setGainEddd>
			led.LR(-1, 0);
 8006b9e:	2200      	movs	r2, #0
 8006ba0:	f04f 31ff 	mov.w	r1, #4294967295
 8006ba4:	4807      	ldr	r0, [pc, #28]	; (8006bc4 <cppLoop+0xf5c>)
 8006ba6:	f7fb fa31 	bl	800200c <_ZN3LED2LREaa>
		break;
 8006baa:	e131      	b.n	8006e10 <cppLoop+0x11a8>
 8006bac:	f3af 8000 	nop.w
 8006bb0:	88e368f1 	.word	0x88e368f1
 8006bb4:	3ee4f8b5 	.word	0x3ee4f8b5
 8006bb8:	200373f8 	.word	0x200373f8
 8006bbc:	2003741c 	.word	0x2003741c
 8006bc0:	20037424 	.word	0x20037424
 8006bc4:	20000598 	.word	0x20000598
 8006bc8:	2000058c 	.word	0x2000058c
 8006bcc:	20037414 	.word	0x20037414
 8006bd0:	08017e98 	.word	0x08017e98
 8006bd4:	08017db8 	.word	0x08017db8
 8006bd8:	08017ea0 	.word	0x08017ea0
 8006bdc:	08017ea8 	.word	0x08017ea8
 8006be0:	2001fcc0 	.word	0x2001fcc0

	case 9:
		led.fullColor('M');
 8006be4:	214d      	movs	r1, #77	; 0x4d
 8006be6:	4898      	ldr	r0, [pc, #608]	; (8006e48 <cppLoop+0x11e0>)
 8006be8:	f7fb f954 	bl	8001e94 <_ZN3LED9fullColorEc>

		lcd_clear();
 8006bec:	f7fa fa58 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8006bf0:	2100      	movs	r1, #0
 8006bf2:	2000      	movs	r0, #0
 8006bf4:	f7fa fa64 	bl	80010c0 <lcd_locate>
		lcd_printf("Step");
 8006bf8:	4894      	ldr	r0, [pc, #592]	; (8006e4c <cppLoop+0x11e4>)
 8006bfa:	f7fa fa8b 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8006bfe:	2101      	movs	r1, #1
 8006c00:	2000      	movs	r0, #0
 8006c02:	f7fa fa5d 	bl	80010c0 <lcd_locate>
		lcd_printf("Record");
 8006c06:	4892      	ldr	r0, [pc, #584]	; (8006e50 <cppLoop+0x11e8>)
 8006c08:	f7fa fa84 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 8006c0c:	4891      	ldr	r0, [pc, #580]	; (8006e54 <cppLoop+0x11ec>)
 8006c0e:	f7fb f8dd 	bl	8001dcc <_ZN8JoyStick8getValueEv>
 8006c12:	4603      	mov	r3, r0
 8006c14:	2b02      	cmp	r3, #2
 8006c16:	bf0c      	ite	eq
 8006c18:	2301      	moveq	r3, #1
 8006c1a:	2300      	movne	r3, #0
 8006c1c:	b2db      	uxtb	r3, r3
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	f000 80f8 	beq.w	8006e14 <cppLoop+0x11ac>
			HAL_Delay(1500);
 8006c24:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8006c28:	f000 fa32 	bl	8007090 <HAL_Delay>
			led.LR(-1, 1);
 8006c2c:	2201      	movs	r2, #1
 8006c2e:	f04f 31ff 	mov.w	r1, #4294967295
 8006c32:	4885      	ldr	r0, [pc, #532]	; (8006e48 <cppLoop+0x11e0>)
 8006c34:	f7fb f9ea 	bl	800200c <_ZN3LED2LREaa>

			logger.start();
 8006c38:	4887      	ldr	r0, [pc, #540]	; (8006e58 <cppLoop+0x11f0>)
 8006c3a:	f7fc f8d3 	bl	8002de4 <_ZN6Logger5startEv>
			motor.setRatio(0.3, -0.3);
 8006c3e:	ed9f 1b7c 	vldr	d1, [pc, #496]	; 8006e30 <cppLoop+0x11c8>
 8006c42:	ed9f 0b7d 	vldr	d0, [pc, #500]	; 8006e38 <cppLoop+0x11d0>
 8006c46:	4885      	ldr	r0, [pc, #532]	; (8006e5c <cppLoop+0x11f4>)
 8006c48:	f7fc f95e 	bl	8002f08 <_ZN5Motor8setRatioEdd>

			HAL_Delay(1000);
 8006c4c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006c50:	f000 fa1e 	bl	8007090 <HAL_Delay>

			logger.stop();
 8006c54:	4880      	ldr	r0, [pc, #512]	; (8006e58 <cppLoop+0x11f0>)
 8006c56:	f7fc f8d4 	bl	8002e02 <_ZN6Logger4stopEv>
			motor.setRatio(0.0, 0.0);
 8006c5a:	ed9f 1b79 	vldr	d1, [pc, #484]	; 8006e40 <cppLoop+0x11d8>
 8006c5e:	ed9f 0b78 	vldr	d0, [pc, #480]	; 8006e40 <cppLoop+0x11d8>
 8006c62:	487e      	ldr	r0, [pc, #504]	; (8006e5c <cppLoop+0x11f4>)
 8006c64:	f7fc f950 	bl	8002f08 <_ZN5Motor8setRatioEdd>

			logger.saveLogs("SYSIDENT", "STEPRES.txt");
 8006c68:	4a7d      	ldr	r2, [pc, #500]	; (8006e60 <cppLoop+0x11f8>)
 8006c6a:	497e      	ldr	r1, [pc, #504]	; (8006e64 <cppLoop+0x11fc>)
 8006c6c:	487a      	ldr	r0, [pc, #488]	; (8006e58 <cppLoop+0x11f0>)
 8006c6e:	f7fc f86c 	bl	8002d4a <_ZN6Logger8saveLogsEPKcS1_>

			led.LR(-1, 0);
 8006c72:	2200      	movs	r2, #0
 8006c74:	f04f 31ff 	mov.w	r1, #4294967295
 8006c78:	4873      	ldr	r0, [pc, #460]	; (8006e48 <cppLoop+0x11e0>)
 8006c7a:	f7fb f9c7 	bl	800200c <_ZN3LED2LREaa>
		}
		break;
 8006c7e:	e0c9      	b.n	8006e14 <cppLoop+0x11ac>

	case 10:
		led.fullColor('Y');
 8006c80:	2159      	movs	r1, #89	; 0x59
 8006c82:	4871      	ldr	r0, [pc, #452]	; (8006e48 <cppLoop+0x11e0>)
 8006c84:	f7fb f906 	bl	8001e94 <_ZN3LED9fullColorEc>

		lcd_clear();
 8006c88:	f7fa fa0a 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8006c8c:	2100      	movs	r1, #0
 8006c8e:	2000      	movs	r0, #0
 8006c90:	f7fa fa16 	bl	80010c0 <lcd_locate>
		lcd_printf("PID");
 8006c94:	4874      	ldr	r0, [pc, #464]	; (8006e68 <cppLoop+0x1200>)
 8006c96:	f7fa fa3d 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8006c9a:	2101      	movs	r1, #1
 8006c9c:	2000      	movs	r0, #0
 8006c9e:	f7fa fa0f 	bl	80010c0 <lcd_locate>
		lcd_printf("Response");
 8006ca2:	4872      	ldr	r0, [pc, #456]	; (8006e6c <cppLoop+0x1204>)
 8006ca4:	f7fa fa36 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 8006ca8:	486a      	ldr	r0, [pc, #424]	; (8006e54 <cppLoop+0x11ec>)
 8006caa:	f7fb f88f 	bl	8001dcc <_ZN8JoyStick8getValueEv>
 8006cae:	4603      	mov	r3, r0
 8006cb0:	2b02      	cmp	r3, #2
 8006cb2:	bf0c      	ite	eq
 8006cb4:	2301      	moveq	r3, #1
 8006cb6:	2300      	movne	r3, #0
 8006cb8:	b2db      	uxtb	r3, r3
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	f000 80ac 	beq.w	8006e18 <cppLoop+0x11b0>
			HAL_Delay(1500);
 8006cc0:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8006cc4:	f000 f9e4 	bl	8007090 <HAL_Delay>
			led.LR(-1, 1);
 8006cc8:	2201      	movs	r2, #1
 8006cca:	f04f 31ff 	mov.w	r1, #4294967295
 8006cce:	485e      	ldr	r0, [pc, #376]	; (8006e48 <cppLoop+0x11e0>)
 8006cd0:	f7fb f99c 	bl	800200c <_ZN3LED2LREaa>

			logger.start();
 8006cd4:	4860      	ldr	r0, [pc, #384]	; (8006e58 <cppLoop+0x11f0>)
 8006cd6:	f7fc f885 	bl	8002de4 <_ZN6Logger5startEv>
			velocity_ctrl.start();
 8006cda:	4865      	ldr	r0, [pc, #404]	; (8006e70 <cppLoop+0x1208>)
 8006cdc:	f7fc ffe9 	bl	8003cb2 <_ZN12VelocityCtrl5startEv>
			velocity_ctrl.setVelocity(0.8, 0);
 8006ce0:	eddf 0a64 	vldr	s1, [pc, #400]	; 8006e74 <cppLoop+0x120c>
 8006ce4:	ed9f 0a64 	vldr	s0, [pc, #400]	; 8006e78 <cppLoop+0x1210>
 8006ce8:	4861      	ldr	r0, [pc, #388]	; (8006e70 <cppLoop+0x1208>)
 8006cea:	f7fc ff89 	bl	8003c00 <_ZN12VelocityCtrl11setVelocityEff>

			HAL_Delay(1000);
 8006cee:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006cf2:	f000 f9cd 	bl	8007090 <HAL_Delay>

			logger.stop();
 8006cf6:	4858      	ldr	r0, [pc, #352]	; (8006e58 <cppLoop+0x11f0>)
 8006cf8:	f7fc f883 	bl	8002e02 <_ZN6Logger4stopEv>
			velocity_ctrl.stop();
 8006cfc:	485c      	ldr	r0, [pc, #368]	; (8006e70 <cppLoop+0x1208>)
 8006cfe:	f7fc ffe7 	bl	8003cd0 <_ZN12VelocityCtrl4stopEv>

			logger.saveLogs("SYSIDENT", "PIDRES.txt");
 8006d02:	4a5e      	ldr	r2, [pc, #376]	; (8006e7c <cppLoop+0x1214>)
 8006d04:	4957      	ldr	r1, [pc, #348]	; (8006e64 <cppLoop+0x11fc>)
 8006d06:	4854      	ldr	r0, [pc, #336]	; (8006e58 <cppLoop+0x11f0>)
 8006d08:	f7fc f81f 	bl	8002d4a <_ZN6Logger8saveLogsEPKcS1_>

			led.LR(-1, 0);
 8006d0c:	2200      	movs	r2, #0
 8006d0e:	f04f 31ff 	mov.w	r1, #4294967295
 8006d12:	484d      	ldr	r0, [pc, #308]	; (8006e48 <cppLoop+0x11e0>)
 8006d14:	f7fb f97a 	bl	800200c <_ZN3LED2LREaa>
		}

		break;
 8006d18:	e07e      	b.n	8006e18 <cppLoop+0x11b0>

	case 11:
		led.fullColor('C');
 8006d1a:	2143      	movs	r1, #67	; 0x43
 8006d1c:	484a      	ldr	r0, [pc, #296]	; (8006e48 <cppLoop+0x11e0>)
 8006d1e:	f7fb f8b9 	bl	8001e94 <_ZN3LED9fullColorEc>

		lcd_clear();
 8006d22:	f7fa f9bd 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8006d26:	2100      	movs	r1, #0
 8006d28:	2000      	movs	r0, #0
 8006d2a:	f7fa f9c9 	bl	80010c0 <lcd_locate>
		lcd_printf("11      ");
 8006d2e:	4854      	ldr	r0, [pc, #336]	; (8006e80 <cppLoop+0x1218>)
 8006d30:	f7fa f9f0 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8006d34:	2101      	movs	r1, #1
 8006d36:	2000      	movs	r0, #0
 8006d38:	f7fa f9c2 	bl	80010c0 <lcd_locate>
		lcd_printf("        ");
 8006d3c:	4851      	ldr	r0, [pc, #324]	; (8006e84 <cppLoop+0x121c>)
 8006d3e:	f7fa f9e9 	bl	8001114 <lcd_printf>

		break;
 8006d42:	e06a      	b.n	8006e1a <cppLoop+0x11b2>

	case 12:
		led.fullColor('R');
 8006d44:	2152      	movs	r1, #82	; 0x52
 8006d46:	4840      	ldr	r0, [pc, #256]	; (8006e48 <cppLoop+0x11e0>)
 8006d48:	f7fb f8a4 	bl	8001e94 <_ZN3LED9fullColorEc>

		lcd_clear();
 8006d4c:	f7fa f9a8 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8006d50:	2100      	movs	r1, #0
 8006d52:	2000      	movs	r0, #0
 8006d54:	f7fa f9b4 	bl	80010c0 <lcd_locate>
		lcd_printf("12      ");
 8006d58:	484b      	ldr	r0, [pc, #300]	; (8006e88 <cppLoop+0x1220>)
 8006d5a:	f7fa f9db 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8006d5e:	2101      	movs	r1, #1
 8006d60:	2000      	movs	r0, #0
 8006d62:	f7fa f9ad 	bl	80010c0 <lcd_locate>
		lcd_printf("        ");
 8006d66:	4847      	ldr	r0, [pc, #284]	; (8006e84 <cppLoop+0x121c>)
 8006d68:	f7fa f9d4 	bl	8001114 <lcd_printf>

		break;
 8006d6c:	e055      	b.n	8006e1a <cppLoop+0x11b2>

	case 13:
		led.fullColor('G');
 8006d6e:	2147      	movs	r1, #71	; 0x47
 8006d70:	4835      	ldr	r0, [pc, #212]	; (8006e48 <cppLoop+0x11e0>)
 8006d72:	f7fb f88f 	bl	8001e94 <_ZN3LED9fullColorEc>

		lcd_clear();
 8006d76:	f7fa f993 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8006d7a:	2100      	movs	r1, #0
 8006d7c:	2000      	movs	r0, #0
 8006d7e:	f7fa f99f 	bl	80010c0 <lcd_locate>
		lcd_printf("13      ");
 8006d82:	4842      	ldr	r0, [pc, #264]	; (8006e8c <cppLoop+0x1224>)
 8006d84:	f7fa f9c6 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8006d88:	2101      	movs	r1, #1
 8006d8a:	2000      	movs	r0, #0
 8006d8c:	f7fa f998 	bl	80010c0 <lcd_locate>
		lcd_printf("        ");
 8006d90:	483c      	ldr	r0, [pc, #240]	; (8006e84 <cppLoop+0x121c>)
 8006d92:	f7fa f9bf 	bl	8001114 <lcd_printf>

		break;
 8006d96:	e040      	b.n	8006e1a <cppLoop+0x11b2>

	case 14:
		led.fullColor('B');
 8006d98:	2142      	movs	r1, #66	; 0x42
 8006d9a:	482b      	ldr	r0, [pc, #172]	; (8006e48 <cppLoop+0x11e0>)
 8006d9c:	f7fb f87a 	bl	8001e94 <_ZN3LED9fullColorEc>

		lcd_clear();
 8006da0:	f7fa f97e 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8006da4:	2100      	movs	r1, #0
 8006da6:	2000      	movs	r0, #0
 8006da8:	f7fa f98a 	bl	80010c0 <lcd_locate>
		lcd_printf("14      ");
 8006dac:	4838      	ldr	r0, [pc, #224]	; (8006e90 <cppLoop+0x1228>)
 8006dae:	f7fa f9b1 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8006db2:	2101      	movs	r1, #1
 8006db4:	2000      	movs	r0, #0
 8006db6:	f7fa f983 	bl	80010c0 <lcd_locate>
		lcd_printf("        ");
 8006dba:	4832      	ldr	r0, [pc, #200]	; (8006e84 <cppLoop+0x121c>)
 8006dbc:	f7fa f9aa 	bl	8001114 <lcd_printf>

		break;
 8006dc0:	e02b      	b.n	8006e1a <cppLoop+0x11b2>

	case 15:
		led.fullColor('M');
 8006dc2:	214d      	movs	r1, #77	; 0x4d
 8006dc4:	4820      	ldr	r0, [pc, #128]	; (8006e48 <cppLoop+0x11e0>)
 8006dc6:	f7fb f865 	bl	8001e94 <_ZN3LED9fullColorEc>

		lcd_clear();
 8006dca:	f7fa f969 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8006dce:	2100      	movs	r1, #0
 8006dd0:	2000      	movs	r0, #0
 8006dd2:	f7fa f975 	bl	80010c0 <lcd_locate>
		lcd_printf("15      ");
 8006dd6:	482f      	ldr	r0, [pc, #188]	; (8006e94 <cppLoop+0x122c>)
 8006dd8:	f7fa f99c 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8006ddc:	2101      	movs	r1, #1
 8006dde:	2000      	movs	r0, #0
 8006de0:	f7fa f96e 	bl	80010c0 <lcd_locate>
		lcd_printf("        ");
 8006de4:	4827      	ldr	r0, [pc, #156]	; (8006e84 <cppLoop+0x121c>)
 8006de6:	f7fa f995 	bl	8001114 <lcd_printf>

		break;
 8006dea:	e016      	b.n	8006e1a <cppLoop+0x11b2>

	default:
		break;
 8006dec:	bf00      	nop
 8006dee:	e014      	b.n	8006e1a <cppLoop+0x11b2>
		break;
 8006df0:	bf00      	nop
 8006df2:	e012      	b.n	8006e1a <cppLoop+0x11b2>
		break;
 8006df4:	bf00      	nop
 8006df6:	e010      	b.n	8006e1a <cppLoop+0x11b2>
		break;
 8006df8:	bf00      	nop
 8006dfa:	e00e      	b.n	8006e1a <cppLoop+0x11b2>
		break;
 8006dfc:	bf00      	nop
 8006dfe:	e00c      	b.n	8006e1a <cppLoop+0x11b2>
		break;
 8006e00:	bf00      	nop
 8006e02:	e00a      	b.n	8006e1a <cppLoop+0x11b2>
		break;
 8006e04:	bf00      	nop
 8006e06:	e008      	b.n	8006e1a <cppLoop+0x11b2>
		break;
 8006e08:	bf00      	nop
 8006e0a:	e006      	b.n	8006e1a <cppLoop+0x11b2>
		break;
 8006e0c:	bf00      	nop
 8006e0e:	e004      	b.n	8006e1a <cppLoop+0x11b2>
		break;
 8006e10:	bf00      	nop
 8006e12:	e002      	b.n	8006e1a <cppLoop+0x11b2>
		break;
 8006e14:	bf00      	nop
 8006e16:	e000      	b.n	8006e1a <cppLoop+0x11b2>
		break;
 8006e18:	bf00      	nop

	}

	HAL_Delay(30);
 8006e1a:	201e      	movs	r0, #30
 8006e1c:	f000 f938 	bl	8007090 <HAL_Delay>

}
 8006e20:	bf00      	nop
 8006e22:	3724      	adds	r7, #36	; 0x24
 8006e24:	46bd      	mov	sp, r7
 8006e26:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006e2a:	bf00      	nop
 8006e2c:	f3af 8000 	nop.w
 8006e30:	33333333 	.word	0x33333333
 8006e34:	bfd33333 	.word	0xbfd33333
 8006e38:	33333333 	.word	0x33333333
 8006e3c:	3fd33333 	.word	0x3fd33333
	...
 8006e48:	20000598 	.word	0x20000598
 8006e4c:	08017eb0 	.word	0x08017eb0
 8006e50:	08017df4 	.word	0x08017df4
 8006e54:	2000058c 	.word	0x2000058c
 8006e58:	200005bc 	.word	0x200005bc
 8006e5c:	20000594 	.word	0x20000594
 8006e60:	08017eb8 	.word	0x08017eb8
 8006e64:	08017ec4 	.word	0x08017ec4
 8006e68:	08017ed0 	.word	0x08017ed0
 8006e6c:	08017ed4 	.word	0x08017ed4
 8006e70:	2001f9dc 	.word	0x2001f9dc
 8006e74:	00000000 	.word	0x00000000
 8006e78:	3f4ccccd 	.word	0x3f4ccccd
 8006e7c:	08017ee0 	.word	0x08017ee0
 8006e80:	08017eec 	.word	0x08017eec
 8006e84:	08017ef8 	.word	0x08017ef8
 8006e88:	08017f04 	.word	0x08017f04
 8006e8c:	08017f10 	.word	0x08017f10
 8006e90:	08017f1c 	.word	0x08017f1c
 8006e94:	08017f28 	.word	0x08017f28

08006e98 <_Z41__static_initialization_and_destruction_0ii>:
 8006e98:	b580      	push	{r7, lr}
 8006e9a:	b082      	sub	sp, #8
 8006e9c:	af00      	add	r7, sp, #0
 8006e9e:	6078      	str	r0, [r7, #4]
 8006ea0:	6039      	str	r1, [r7, #0]
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	2b01      	cmp	r3, #1
 8006ea6:	d133      	bne.n	8006f10 <_Z41__static_initialization_and_destruction_0ii+0x78>
 8006ea8:	683b      	ldr	r3, [r7, #0]
 8006eaa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006eae:	4293      	cmp	r3, r2
 8006eb0:	d12e      	bne.n	8006f10 <_Z41__static_initialization_and_destruction_0ii+0x78>
LineSensor line_sensor;
 8006eb2:	4819      	ldr	r0, [pc, #100]	; (8006f18 <_Z41__static_initialization_and_destruction_0ii+0x80>)
 8006eb4:	f7fb f8e2 	bl	800207c <_ZN10LineSensorC1Ev>
SideSensor side_sensor;
 8006eb8:	4818      	ldr	r0, [pc, #96]	; (8006f1c <_Z41__static_initialization_and_destruction_0ii+0x84>)
 8006eba:	f7fc fb9d 	bl	80035f8 <_ZN10SideSensorC1Ev>
JoyStick joy_stick;
 8006ebe:	4818      	ldr	r0, [pc, #96]	; (8006f20 <_Z41__static_initialization_and_destruction_0ii+0x88>)
 8006ec0:	f7fa ff78 	bl	8001db4 <_ZN8JoyStickC1Ev>
Motor motor;
 8006ec4:	4817      	ldr	r0, [pc, #92]	; (8006f24 <_Z41__static_initialization_and_destruction_0ii+0x8c>)
 8006ec6:	f7fb ffab 	bl	8002e20 <_ZN5MotorC1Ev>
IMU imu;
 8006eca:	4817      	ldr	r0, [pc, #92]	; (8006f28 <_Z41__static_initialization_and_destruction_0ii+0x90>)
 8006ecc:	f7fa fd68 	bl	80019a0 <_ZN3IMUC1Ev>
Logger logger;
 8006ed0:	4816      	ldr	r0, [pc, #88]	; (8006f2c <_Z41__static_initialization_and_destruction_0ii+0x94>)
 8006ed2:	f7fb fe55 	bl	8002b80 <_ZN6LoggerC1Ev>
Encoder encoder;
 8006ed6:	4816      	ldr	r0, [pc, #88]	; (8006f30 <_Z41__static_initialization_and_destruction_0ii+0x98>)
 8006ed8:	f7fa f93c 	bl	8001154 <_ZN7EncoderC1Ev>
VelocityCtrl velocity_ctrl(&motor, &encoder, &imu);
 8006edc:	4b12      	ldr	r3, [pc, #72]	; (8006f28 <_Z41__static_initialization_and_destruction_0ii+0x90>)
 8006ede:	4a14      	ldr	r2, [pc, #80]	; (8006f30 <_Z41__static_initialization_and_destruction_0ii+0x98>)
 8006ee0:	4910      	ldr	r1, [pc, #64]	; (8006f24 <_Z41__static_initialization_and_destruction_0ii+0x8c>)
 8006ee2:	4814      	ldr	r0, [pc, #80]	; (8006f34 <_Z41__static_initialization_and_destruction_0ii+0x9c>)
 8006ee4:	f7fc fcf4 	bl	80038d0 <_ZN12VelocityCtrlC1EP5MotorP7EncoderP3IMU>
LineTrace line_trace(&motor, &line_sensor, &velocity_ctrl);
 8006ee8:	4b12      	ldr	r3, [pc, #72]	; (8006f34 <_Z41__static_initialization_and_destruction_0ii+0x9c>)
 8006eea:	4a0b      	ldr	r2, [pc, #44]	; (8006f18 <_Z41__static_initialization_and_destruction_0ii+0x80>)
 8006eec:	490d      	ldr	r1, [pc, #52]	; (8006f24 <_Z41__static_initialization_and_destruction_0ii+0x8c>)
 8006eee:	4812      	ldr	r0, [pc, #72]	; (8006f38 <_Z41__static_initialization_and_destruction_0ii+0xa0>)
 8006ef0:	f7fb fc1c 	bl	800272c <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrl>
Odometry odometry(&encoder, &imu, &velocity_ctrl);
 8006ef4:	4b0f      	ldr	r3, [pc, #60]	; (8006f34 <_Z41__static_initialization_and_destruction_0ii+0x9c>)
 8006ef6:	4a0c      	ldr	r2, [pc, #48]	; (8006f28 <_Z41__static_initialization_and_destruction_0ii+0x90>)
 8006ef8:	490d      	ldr	r1, [pc, #52]	; (8006f30 <_Z41__static_initialization_and_destruction_0ii+0x98>)
 8006efa:	4810      	ldr	r0, [pc, #64]	; (8006f3c <_Z41__static_initialization_and_destruction_0ii+0xa4>)
 8006efc:	f7fc f876 	bl	8002fec <_ZN8OdometryC1EP7EncoderP3IMUP12VelocityCtrl>
SystemIdentification sys_ident(&logger, &motor);
 8006f00:	4a08      	ldr	r2, [pc, #32]	; (8006f24 <_Z41__static_initialization_and_destruction_0ii+0x8c>)
 8006f02:	490a      	ldr	r1, [pc, #40]	; (8006f2c <_Z41__static_initialization_and_destruction_0ii+0x94>)
 8006f04:	480e      	ldr	r0, [pc, #56]	; (8006f40 <_Z41__static_initialization_and_destruction_0ii+0xa8>)
 8006f06:	f7fc fbe1 	bl	80036cc <_ZN20SystemIdentificationC1EP6LoggerP5Motor>
PathFollowing path_following;
 8006f0a:	480e      	ldr	r0, [pc, #56]	; (8006f44 <_Z41__static_initialization_and_destruction_0ii+0xac>)
 8006f0c:	f7fc f994 	bl	8003238 <_ZN13PathFollowingC1Ev>
}
 8006f10:	bf00      	nop
 8006f12:	3708      	adds	r7, #8
 8006f14:	46bd      	mov	sp, r7
 8006f16:	bd80      	pop	{r7, pc}
 8006f18:	20000290 	.word	0x20000290
 8006f1c:	20000588 	.word	0x20000588
 8006f20:	2000058c 	.word	0x2000058c
 8006f24:	20000594 	.word	0x20000594
 8006f28:	200005a8 	.word	0x200005a8
 8006f2c:	200005bc 	.word	0x200005bc
 8006f30:	2001f9c4 	.word	0x2001f9c4
 8006f34:	2001f9dc 	.word	0x2001f9dc
 8006f38:	2001fa14 	.word	0x2001fa14
 8006f3c:	2001fa80 	.word	0x2001fa80
 8006f40:	2001fab0 	.word	0x2001fab0
 8006f44:	2001fcc0 	.word	0x2001fcc0

08006f48 <_GLOBAL__sub_I_line_sensor>:
 8006f48:	b580      	push	{r7, lr}
 8006f4a:	af00      	add	r7, sp, #0
 8006f4c:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8006f50:	2001      	movs	r0, #1
 8006f52:	f7ff ffa1 	bl	8006e98 <_Z41__static_initialization_and_destruction_0ii>
 8006f56:	bd80      	pop	{r7, pc}

08006f58 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8006f58:	f8df d034 	ldr.w	sp, [pc, #52]	; 8006f90 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8006f5c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8006f5e:	e003      	b.n	8006f68 <LoopCopyDataInit>

08006f60 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8006f60:	4b0c      	ldr	r3, [pc, #48]	; (8006f94 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8006f62:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8006f64:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8006f66:	3104      	adds	r1, #4

08006f68 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8006f68:	480b      	ldr	r0, [pc, #44]	; (8006f98 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8006f6a:	4b0c      	ldr	r3, [pc, #48]	; (8006f9c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8006f6c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8006f6e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8006f70:	d3f6      	bcc.n	8006f60 <CopyDataInit>
  ldr  r2, =_sbss
 8006f72:	4a0b      	ldr	r2, [pc, #44]	; (8006fa0 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8006f74:	e002      	b.n	8006f7c <LoopFillZerobss>

08006f76 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8006f76:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8006f78:	f842 3b04 	str.w	r3, [r2], #4

08006f7c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8006f7c:	4b09      	ldr	r3, [pc, #36]	; (8006fa4 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8006f7e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8006f80:	d3f9      	bcc.n	8006f76 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8006f82:	f7fe fcc9 	bl	8005918 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8006f86:	f00b fdeb 	bl	8012b60 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8006f8a:	f7fc ff8d 	bl	8003ea8 <main>
  bx  lr    
 8006f8e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8006f90:	20050000 	.word	0x20050000
  ldr  r3, =_sidata
 8006f94:	08018530 	.word	0x08018530
  ldr  r0, =_sdata
 8006f98:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8006f9c:	200001dc 	.word	0x200001dc
  ldr  r2, =_sbss
 8006fa0:	200001e0 	.word	0x200001e0
  ldr  r3, = _ebss
 8006fa4:	2003be08 	.word	0x2003be08

08006fa8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8006fa8:	e7fe      	b.n	8006fa8 <ADC_IRQHandler>
	...

08006fac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006fac:	b580      	push	{r7, lr}
 8006fae:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8006fb0:	4b0e      	ldr	r3, [pc, #56]	; (8006fec <HAL_Init+0x40>)
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	4a0d      	ldr	r2, [pc, #52]	; (8006fec <HAL_Init+0x40>)
 8006fb6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006fba:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8006fbc:	4b0b      	ldr	r3, [pc, #44]	; (8006fec <HAL_Init+0x40>)
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	4a0a      	ldr	r2, [pc, #40]	; (8006fec <HAL_Init+0x40>)
 8006fc2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006fc6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8006fc8:	4b08      	ldr	r3, [pc, #32]	; (8006fec <HAL_Init+0x40>)
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	4a07      	ldr	r2, [pc, #28]	; (8006fec <HAL_Init+0x40>)
 8006fce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006fd2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006fd4:	2003      	movs	r0, #3
 8006fd6:	f000 fd51 	bl	8007a7c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8006fda:	2000      	movs	r0, #0
 8006fdc:	f000 f808 	bl	8006ff0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8006fe0:	f7fd fe88 	bl	8004cf4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8006fe4:	2300      	movs	r3, #0
}
 8006fe6:	4618      	mov	r0, r3
 8006fe8:	bd80      	pop	{r7, pc}
 8006fea:	bf00      	nop
 8006fec:	40023c00 	.word	0x40023c00

08006ff0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006ff0:	b580      	push	{r7, lr}
 8006ff2:	b082      	sub	sp, #8
 8006ff4:	af00      	add	r7, sp, #0
 8006ff6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8006ff8:	4b12      	ldr	r3, [pc, #72]	; (8007044 <HAL_InitTick+0x54>)
 8006ffa:	681a      	ldr	r2, [r3, #0]
 8006ffc:	4b12      	ldr	r3, [pc, #72]	; (8007048 <HAL_InitTick+0x58>)
 8006ffe:	781b      	ldrb	r3, [r3, #0]
 8007000:	4619      	mov	r1, r3
 8007002:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8007006:	fbb3 f3f1 	udiv	r3, r3, r1
 800700a:	fbb2 f3f3 	udiv	r3, r2, r3
 800700e:	4618      	mov	r0, r3
 8007010:	f000 fd69 	bl	8007ae6 <HAL_SYSTICK_Config>
 8007014:	4603      	mov	r3, r0
 8007016:	2b00      	cmp	r3, #0
 8007018:	d001      	beq.n	800701e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800701a:	2301      	movs	r3, #1
 800701c:	e00e      	b.n	800703c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	2b0f      	cmp	r3, #15
 8007022:	d80a      	bhi.n	800703a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8007024:	2200      	movs	r2, #0
 8007026:	6879      	ldr	r1, [r7, #4]
 8007028:	f04f 30ff 	mov.w	r0, #4294967295
 800702c:	f000 fd31 	bl	8007a92 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8007030:	4a06      	ldr	r2, [pc, #24]	; (800704c <HAL_InitTick+0x5c>)
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8007036:	2300      	movs	r3, #0
 8007038:	e000      	b.n	800703c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800703a:	2301      	movs	r3, #1
}
 800703c:	4618      	mov	r0, r3
 800703e:	3708      	adds	r7, #8
 8007040:	46bd      	mov	sp, r7
 8007042:	bd80      	pop	{r7, pc}
 8007044:	20000000 	.word	0x20000000
 8007048:	20000008 	.word	0x20000008
 800704c:	20000004 	.word	0x20000004

08007050 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8007050:	b480      	push	{r7}
 8007052:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8007054:	4b06      	ldr	r3, [pc, #24]	; (8007070 <HAL_IncTick+0x20>)
 8007056:	781b      	ldrb	r3, [r3, #0]
 8007058:	461a      	mov	r2, r3
 800705a:	4b06      	ldr	r3, [pc, #24]	; (8007074 <HAL_IncTick+0x24>)
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	4413      	add	r3, r2
 8007060:	4a04      	ldr	r2, [pc, #16]	; (8007074 <HAL_IncTick+0x24>)
 8007062:	6013      	str	r3, [r2, #0]
}
 8007064:	bf00      	nop
 8007066:	46bd      	mov	sp, r7
 8007068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800706c:	4770      	bx	lr
 800706e:	bf00      	nop
 8007070:	20000008 	.word	0x20000008
 8007074:	20039d90 	.word	0x20039d90

08007078 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8007078:	b480      	push	{r7}
 800707a:	af00      	add	r7, sp, #0
  return uwTick;
 800707c:	4b03      	ldr	r3, [pc, #12]	; (800708c <HAL_GetTick+0x14>)
 800707e:	681b      	ldr	r3, [r3, #0]
}
 8007080:	4618      	mov	r0, r3
 8007082:	46bd      	mov	sp, r7
 8007084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007088:	4770      	bx	lr
 800708a:	bf00      	nop
 800708c:	20039d90 	.word	0x20039d90

08007090 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8007090:	b580      	push	{r7, lr}
 8007092:	b084      	sub	sp, #16
 8007094:	af00      	add	r7, sp, #0
 8007096:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8007098:	f7ff ffee 	bl	8007078 <HAL_GetTick>
 800709c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070a8:	d005      	beq.n	80070b6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80070aa:	4b09      	ldr	r3, [pc, #36]	; (80070d0 <HAL_Delay+0x40>)
 80070ac:	781b      	ldrb	r3, [r3, #0]
 80070ae:	461a      	mov	r2, r3
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	4413      	add	r3, r2
 80070b4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80070b6:	bf00      	nop
 80070b8:	f7ff ffde 	bl	8007078 <HAL_GetTick>
 80070bc:	4602      	mov	r2, r0
 80070be:	68bb      	ldr	r3, [r7, #8]
 80070c0:	1ad3      	subs	r3, r2, r3
 80070c2:	68fa      	ldr	r2, [r7, #12]
 80070c4:	429a      	cmp	r2, r3
 80070c6:	d8f7      	bhi.n	80070b8 <HAL_Delay+0x28>
  {
  }
}
 80070c8:	bf00      	nop
 80070ca:	3710      	adds	r7, #16
 80070cc:	46bd      	mov	sp, r7
 80070ce:	bd80      	pop	{r7, pc}
 80070d0:	20000008 	.word	0x20000008

080070d4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80070d4:	b580      	push	{r7, lr}
 80070d6:	b084      	sub	sp, #16
 80070d8:	af00      	add	r7, sp, #0
 80070da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80070dc:	2300      	movs	r3, #0
 80070de:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d101      	bne.n	80070ea <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80070e6:	2301      	movs	r3, #1
 80070e8:	e033      	b.n	8007152 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d109      	bne.n	8007106 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80070f2:	6878      	ldr	r0, [r7, #4]
 80070f4:	f7fd fe26 	bl	8004d44 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	2200      	movs	r2, #0
 80070fc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	2200      	movs	r2, #0
 8007102:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800710a:	f003 0310 	and.w	r3, r3, #16
 800710e:	2b00      	cmp	r3, #0
 8007110:	d118      	bne.n	8007144 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007116:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800711a:	f023 0302 	bic.w	r3, r3, #2
 800711e:	f043 0202 	orr.w	r2, r3, #2
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8007126:	6878      	ldr	r0, [r7, #4]
 8007128:	f000 fa5a 	bl	80075e0 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	2200      	movs	r2, #0
 8007130:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007136:	f023 0303 	bic.w	r3, r3, #3
 800713a:	f043 0201 	orr.w	r2, r3, #1
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	641a      	str	r2, [r3, #64]	; 0x40
 8007142:	e001      	b.n	8007148 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8007144:	2301      	movs	r3, #1
 8007146:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	2200      	movs	r2, #0
 800714c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8007150:	7bfb      	ldrb	r3, [r7, #15]
}
 8007152:	4618      	mov	r0, r3
 8007154:	3710      	adds	r7, #16
 8007156:	46bd      	mov	sp, r7
 8007158:	bd80      	pop	{r7, pc}
	...

0800715c <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 800715c:	b580      	push	{r7, lr}
 800715e:	b086      	sub	sp, #24
 8007160:	af00      	add	r7, sp, #0
 8007162:	60f8      	str	r0, [r7, #12]
 8007164:	60b9      	str	r1, [r7, #8]
 8007166:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8007168:	2300      	movs	r3, #0
 800716a:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007172:	2b01      	cmp	r3, #1
 8007174:	d101      	bne.n	800717a <HAL_ADC_Start_DMA+0x1e>
 8007176:	2302      	movs	r3, #2
 8007178:	e0cc      	b.n	8007314 <HAL_ADC_Start_DMA+0x1b8>
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	2201      	movs	r2, #1
 800717e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	689b      	ldr	r3, [r3, #8]
 8007188:	f003 0301 	and.w	r3, r3, #1
 800718c:	2b01      	cmp	r3, #1
 800718e:	d018      	beq.n	80071c2 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	689a      	ldr	r2, [r3, #8]
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	f042 0201 	orr.w	r2, r2, #1
 800719e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80071a0:	4b5e      	ldr	r3, [pc, #376]	; (800731c <HAL_ADC_Start_DMA+0x1c0>)
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	4a5e      	ldr	r2, [pc, #376]	; (8007320 <HAL_ADC_Start_DMA+0x1c4>)
 80071a6:	fba2 2303 	umull	r2, r3, r2, r3
 80071aa:	0c9a      	lsrs	r2, r3, #18
 80071ac:	4613      	mov	r3, r2
 80071ae:	005b      	lsls	r3, r3, #1
 80071b0:	4413      	add	r3, r2
 80071b2:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80071b4:	e002      	b.n	80071bc <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80071b6:	693b      	ldr	r3, [r7, #16]
 80071b8:	3b01      	subs	r3, #1
 80071ba:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80071bc:	693b      	ldr	r3, [r7, #16]
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d1f9      	bne.n	80071b6 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	689b      	ldr	r3, [r3, #8]
 80071c8:	f003 0301 	and.w	r3, r3, #1
 80071cc:	2b01      	cmp	r3, #1
 80071ce:	f040 80a0 	bne.w	8007312 <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071d6:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80071da:	f023 0301 	bic.w	r3, r3, #1
 80071de:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	685b      	ldr	r3, [r3, #4]
 80071ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d007      	beq.n	8007204 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071f8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80071fc:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007208:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800720c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007210:	d106      	bne.n	8007220 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007216:	f023 0206 	bic.w	r2, r3, #6
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	645a      	str	r2, [r3, #68]	; 0x44
 800721e:	e002      	b.n	8007226 <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	2200      	movs	r2, #0
 8007224:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	2200      	movs	r2, #0
 800722a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800722e:	4b3d      	ldr	r3, [pc, #244]	; (8007324 <HAL_ADC_Start_DMA+0x1c8>)
 8007230:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007236:	4a3c      	ldr	r2, [pc, #240]	; (8007328 <HAL_ADC_Start_DMA+0x1cc>)
 8007238:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800723e:	4a3b      	ldr	r2, [pc, #236]	; (800732c <HAL_ADC_Start_DMA+0x1d0>)
 8007240:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007246:	4a3a      	ldr	r2, [pc, #232]	; (8007330 <HAL_ADC_Start_DMA+0x1d4>)
 8007248:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8007252:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	685a      	ldr	r2, [r3, #4]
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8007262:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	689a      	ldr	r2, [r3, #8]
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007272:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	334c      	adds	r3, #76	; 0x4c
 800727e:	4619      	mov	r1, r3
 8007280:	68ba      	ldr	r2, [r7, #8]
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	f000 fcea 	bl	8007c5c <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8007288:	697b      	ldr	r3, [r7, #20]
 800728a:	685b      	ldr	r3, [r3, #4]
 800728c:	f003 031f 	and.w	r3, r3, #31
 8007290:	2b00      	cmp	r3, #0
 8007292:	d12a      	bne.n	80072ea <HAL_ADC_Start_DMA+0x18e>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	4a26      	ldr	r2, [pc, #152]	; (8007334 <HAL_ADC_Start_DMA+0x1d8>)
 800729a:	4293      	cmp	r3, r2
 800729c:	d015      	beq.n	80072ca <HAL_ADC_Start_DMA+0x16e>
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	4a25      	ldr	r2, [pc, #148]	; (8007338 <HAL_ADC_Start_DMA+0x1dc>)
 80072a4:	4293      	cmp	r3, r2
 80072a6:	d105      	bne.n	80072b4 <HAL_ADC_Start_DMA+0x158>
 80072a8:	4b1e      	ldr	r3, [pc, #120]	; (8007324 <HAL_ADC_Start_DMA+0x1c8>)
 80072aa:	685b      	ldr	r3, [r3, #4]
 80072ac:	f003 031f 	and.w	r3, r3, #31
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d00a      	beq.n	80072ca <HAL_ADC_Start_DMA+0x16e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	4a20      	ldr	r2, [pc, #128]	; (800733c <HAL_ADC_Start_DMA+0x1e0>)
 80072ba:	4293      	cmp	r3, r2
 80072bc:	d129      	bne.n	8007312 <HAL_ADC_Start_DMA+0x1b6>
 80072be:	4b19      	ldr	r3, [pc, #100]	; (8007324 <HAL_ADC_Start_DMA+0x1c8>)
 80072c0:	685b      	ldr	r3, [r3, #4]
 80072c2:	f003 031f 	and.w	r3, r3, #31
 80072c6:	2b0f      	cmp	r3, #15
 80072c8:	d823      	bhi.n	8007312 <HAL_ADC_Start_DMA+0x1b6>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	689b      	ldr	r3, [r3, #8]
 80072d0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d11c      	bne.n	8007312 <HAL_ADC_Start_DMA+0x1b6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	689a      	ldr	r2, [r3, #8]
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80072e6:	609a      	str	r2, [r3, #8]
 80072e8:	e013      	b.n	8007312 <HAL_ADC_Start_DMA+0x1b6>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	4a11      	ldr	r2, [pc, #68]	; (8007334 <HAL_ADC_Start_DMA+0x1d8>)
 80072f0:	4293      	cmp	r3, r2
 80072f2:	d10e      	bne.n	8007312 <HAL_ADC_Start_DMA+0x1b6>
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	689b      	ldr	r3, [r3, #8]
 80072fa:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d107      	bne.n	8007312 <HAL_ADC_Start_DMA+0x1b6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	689a      	ldr	r2, [r3, #8]
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8007310:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8007312:	2300      	movs	r3, #0
}
 8007314:	4618      	mov	r0, r3
 8007316:	3718      	adds	r7, #24
 8007318:	46bd      	mov	sp, r7
 800731a:	bd80      	pop	{r7, pc}
 800731c:	20000000 	.word	0x20000000
 8007320:	431bde83 	.word	0x431bde83
 8007324:	40012300 	.word	0x40012300
 8007328:	080077d9 	.word	0x080077d9
 800732c:	08007893 	.word	0x08007893
 8007330:	080078af 	.word	0x080078af
 8007334:	40012000 	.word	0x40012000
 8007338:	40012100 	.word	0x40012100
 800733c:	40012200 	.word	0x40012200

08007340 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8007340:	b480      	push	{r7}
 8007342:	b083      	sub	sp, #12
 8007344:	af00      	add	r7, sp, #0
 8007346:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8007348:	bf00      	nop
 800734a:	370c      	adds	r7, #12
 800734c:	46bd      	mov	sp, r7
 800734e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007352:	4770      	bx	lr

08007354 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8007354:	b480      	push	{r7}
 8007356:	b083      	sub	sp, #12
 8007358:	af00      	add	r7, sp, #0
 800735a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 800735c:	bf00      	nop
 800735e:	370c      	adds	r7, #12
 8007360:	46bd      	mov	sp, r7
 8007362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007366:	4770      	bx	lr

08007368 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8007368:	b480      	push	{r7}
 800736a:	b083      	sub	sp, #12
 800736c:	af00      	add	r7, sp, #0
 800736e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8007370:	bf00      	nop
 8007372:	370c      	adds	r7, #12
 8007374:	46bd      	mov	sp, r7
 8007376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800737a:	4770      	bx	lr

0800737c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800737c:	b480      	push	{r7}
 800737e:	b085      	sub	sp, #20
 8007380:	af00      	add	r7, sp, #0
 8007382:	6078      	str	r0, [r7, #4]
 8007384:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8007386:	2300      	movs	r3, #0
 8007388:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007390:	2b01      	cmp	r3, #1
 8007392:	d101      	bne.n	8007398 <HAL_ADC_ConfigChannel+0x1c>
 8007394:	2302      	movs	r3, #2
 8007396:	e113      	b.n	80075c0 <HAL_ADC_ConfigChannel+0x244>
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	2201      	movs	r2, #1
 800739c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80073a0:	683b      	ldr	r3, [r7, #0]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	2b09      	cmp	r3, #9
 80073a6:	d925      	bls.n	80073f4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	68d9      	ldr	r1, [r3, #12]
 80073ae:	683b      	ldr	r3, [r7, #0]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	b29b      	uxth	r3, r3
 80073b4:	461a      	mov	r2, r3
 80073b6:	4613      	mov	r3, r2
 80073b8:	005b      	lsls	r3, r3, #1
 80073ba:	4413      	add	r3, r2
 80073bc:	3b1e      	subs	r3, #30
 80073be:	2207      	movs	r2, #7
 80073c0:	fa02 f303 	lsl.w	r3, r2, r3
 80073c4:	43da      	mvns	r2, r3
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	400a      	ands	r2, r1
 80073cc:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	68d9      	ldr	r1, [r3, #12]
 80073d4:	683b      	ldr	r3, [r7, #0]
 80073d6:	689a      	ldr	r2, [r3, #8]
 80073d8:	683b      	ldr	r3, [r7, #0]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	b29b      	uxth	r3, r3
 80073de:	4618      	mov	r0, r3
 80073e0:	4603      	mov	r3, r0
 80073e2:	005b      	lsls	r3, r3, #1
 80073e4:	4403      	add	r3, r0
 80073e6:	3b1e      	subs	r3, #30
 80073e8:	409a      	lsls	r2, r3
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	430a      	orrs	r2, r1
 80073f0:	60da      	str	r2, [r3, #12]
 80073f2:	e022      	b.n	800743a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	6919      	ldr	r1, [r3, #16]
 80073fa:	683b      	ldr	r3, [r7, #0]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	b29b      	uxth	r3, r3
 8007400:	461a      	mov	r2, r3
 8007402:	4613      	mov	r3, r2
 8007404:	005b      	lsls	r3, r3, #1
 8007406:	4413      	add	r3, r2
 8007408:	2207      	movs	r2, #7
 800740a:	fa02 f303 	lsl.w	r3, r2, r3
 800740e:	43da      	mvns	r2, r3
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	400a      	ands	r2, r1
 8007416:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	6919      	ldr	r1, [r3, #16]
 800741e:	683b      	ldr	r3, [r7, #0]
 8007420:	689a      	ldr	r2, [r3, #8]
 8007422:	683b      	ldr	r3, [r7, #0]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	b29b      	uxth	r3, r3
 8007428:	4618      	mov	r0, r3
 800742a:	4603      	mov	r3, r0
 800742c:	005b      	lsls	r3, r3, #1
 800742e:	4403      	add	r3, r0
 8007430:	409a      	lsls	r2, r3
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	430a      	orrs	r2, r1
 8007438:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800743a:	683b      	ldr	r3, [r7, #0]
 800743c:	685b      	ldr	r3, [r3, #4]
 800743e:	2b06      	cmp	r3, #6
 8007440:	d824      	bhi.n	800748c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8007448:	683b      	ldr	r3, [r7, #0]
 800744a:	685a      	ldr	r2, [r3, #4]
 800744c:	4613      	mov	r3, r2
 800744e:	009b      	lsls	r3, r3, #2
 8007450:	4413      	add	r3, r2
 8007452:	3b05      	subs	r3, #5
 8007454:	221f      	movs	r2, #31
 8007456:	fa02 f303 	lsl.w	r3, r2, r3
 800745a:	43da      	mvns	r2, r3
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	400a      	ands	r2, r1
 8007462:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800746a:	683b      	ldr	r3, [r7, #0]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	b29b      	uxth	r3, r3
 8007470:	4618      	mov	r0, r3
 8007472:	683b      	ldr	r3, [r7, #0]
 8007474:	685a      	ldr	r2, [r3, #4]
 8007476:	4613      	mov	r3, r2
 8007478:	009b      	lsls	r3, r3, #2
 800747a:	4413      	add	r3, r2
 800747c:	3b05      	subs	r3, #5
 800747e:	fa00 f203 	lsl.w	r2, r0, r3
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	430a      	orrs	r2, r1
 8007488:	635a      	str	r2, [r3, #52]	; 0x34
 800748a:	e04c      	b.n	8007526 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800748c:	683b      	ldr	r3, [r7, #0]
 800748e:	685b      	ldr	r3, [r3, #4]
 8007490:	2b0c      	cmp	r3, #12
 8007492:	d824      	bhi.n	80074de <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800749a:	683b      	ldr	r3, [r7, #0]
 800749c:	685a      	ldr	r2, [r3, #4]
 800749e:	4613      	mov	r3, r2
 80074a0:	009b      	lsls	r3, r3, #2
 80074a2:	4413      	add	r3, r2
 80074a4:	3b23      	subs	r3, #35	; 0x23
 80074a6:	221f      	movs	r2, #31
 80074a8:	fa02 f303 	lsl.w	r3, r2, r3
 80074ac:	43da      	mvns	r2, r3
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	400a      	ands	r2, r1
 80074b4:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80074bc:	683b      	ldr	r3, [r7, #0]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	b29b      	uxth	r3, r3
 80074c2:	4618      	mov	r0, r3
 80074c4:	683b      	ldr	r3, [r7, #0]
 80074c6:	685a      	ldr	r2, [r3, #4]
 80074c8:	4613      	mov	r3, r2
 80074ca:	009b      	lsls	r3, r3, #2
 80074cc:	4413      	add	r3, r2
 80074ce:	3b23      	subs	r3, #35	; 0x23
 80074d0:	fa00 f203 	lsl.w	r2, r0, r3
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	430a      	orrs	r2, r1
 80074da:	631a      	str	r2, [r3, #48]	; 0x30
 80074dc:	e023      	b.n	8007526 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80074e4:	683b      	ldr	r3, [r7, #0]
 80074e6:	685a      	ldr	r2, [r3, #4]
 80074e8:	4613      	mov	r3, r2
 80074ea:	009b      	lsls	r3, r3, #2
 80074ec:	4413      	add	r3, r2
 80074ee:	3b41      	subs	r3, #65	; 0x41
 80074f0:	221f      	movs	r2, #31
 80074f2:	fa02 f303 	lsl.w	r3, r2, r3
 80074f6:	43da      	mvns	r2, r3
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	400a      	ands	r2, r1
 80074fe:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8007506:	683b      	ldr	r3, [r7, #0]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	b29b      	uxth	r3, r3
 800750c:	4618      	mov	r0, r3
 800750e:	683b      	ldr	r3, [r7, #0]
 8007510:	685a      	ldr	r2, [r3, #4]
 8007512:	4613      	mov	r3, r2
 8007514:	009b      	lsls	r3, r3, #2
 8007516:	4413      	add	r3, r2
 8007518:	3b41      	subs	r3, #65	; 0x41
 800751a:	fa00 f203 	lsl.w	r2, r0, r3
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	430a      	orrs	r2, r1
 8007524:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8007526:	4b29      	ldr	r3, [pc, #164]	; (80075cc <HAL_ADC_ConfigChannel+0x250>)
 8007528:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	4a28      	ldr	r2, [pc, #160]	; (80075d0 <HAL_ADC_ConfigChannel+0x254>)
 8007530:	4293      	cmp	r3, r2
 8007532:	d10f      	bne.n	8007554 <HAL_ADC_ConfigChannel+0x1d8>
 8007534:	683b      	ldr	r3, [r7, #0]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	2b12      	cmp	r3, #18
 800753a:	d10b      	bne.n	8007554 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	685b      	ldr	r3, [r3, #4]
 8007540:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	685b      	ldr	r3, [r3, #4]
 800754c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	4a1d      	ldr	r2, [pc, #116]	; (80075d0 <HAL_ADC_ConfigChannel+0x254>)
 800755a:	4293      	cmp	r3, r2
 800755c:	d12b      	bne.n	80075b6 <HAL_ADC_ConfigChannel+0x23a>
 800755e:	683b      	ldr	r3, [r7, #0]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	4a1c      	ldr	r2, [pc, #112]	; (80075d4 <HAL_ADC_ConfigChannel+0x258>)
 8007564:	4293      	cmp	r3, r2
 8007566:	d003      	beq.n	8007570 <HAL_ADC_ConfigChannel+0x1f4>
 8007568:	683b      	ldr	r3, [r7, #0]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	2b11      	cmp	r3, #17
 800756e:	d122      	bne.n	80075b6 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	685b      	ldr	r3, [r3, #4]
 8007574:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	685b      	ldr	r3, [r3, #4]
 8007580:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8007588:	683b      	ldr	r3, [r7, #0]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	4a11      	ldr	r2, [pc, #68]	; (80075d4 <HAL_ADC_ConfigChannel+0x258>)
 800758e:	4293      	cmp	r3, r2
 8007590:	d111      	bne.n	80075b6 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8007592:	4b11      	ldr	r3, [pc, #68]	; (80075d8 <HAL_ADC_ConfigChannel+0x25c>)
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	4a11      	ldr	r2, [pc, #68]	; (80075dc <HAL_ADC_ConfigChannel+0x260>)
 8007598:	fba2 2303 	umull	r2, r3, r2, r3
 800759c:	0c9a      	lsrs	r2, r3, #18
 800759e:	4613      	mov	r3, r2
 80075a0:	009b      	lsls	r3, r3, #2
 80075a2:	4413      	add	r3, r2
 80075a4:	005b      	lsls	r3, r3, #1
 80075a6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80075a8:	e002      	b.n	80075b0 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80075aa:	68bb      	ldr	r3, [r7, #8]
 80075ac:	3b01      	subs	r3, #1
 80075ae:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80075b0:	68bb      	ldr	r3, [r7, #8]
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d1f9      	bne.n	80075aa <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	2200      	movs	r2, #0
 80075ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80075be:	2300      	movs	r3, #0
}
 80075c0:	4618      	mov	r0, r3
 80075c2:	3714      	adds	r7, #20
 80075c4:	46bd      	mov	sp, r7
 80075c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ca:	4770      	bx	lr
 80075cc:	40012300 	.word	0x40012300
 80075d0:	40012000 	.word	0x40012000
 80075d4:	10000012 	.word	0x10000012
 80075d8:	20000000 	.word	0x20000000
 80075dc:	431bde83 	.word	0x431bde83

080075e0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80075e0:	b480      	push	{r7}
 80075e2:	b085      	sub	sp, #20
 80075e4:	af00      	add	r7, sp, #0
 80075e6:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80075e8:	4b79      	ldr	r3, [pc, #484]	; (80077d0 <ADC_Init+0x1f0>)
 80075ea:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	685b      	ldr	r3, [r3, #4]
 80075f0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	685a      	ldr	r2, [r3, #4]
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	685b      	ldr	r3, [r3, #4]
 8007600:	431a      	orrs	r2, r3
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	685a      	ldr	r2, [r3, #4]
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007614:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	6859      	ldr	r1, [r3, #4]
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	691b      	ldr	r3, [r3, #16]
 8007620:	021a      	lsls	r2, r3, #8
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	430a      	orrs	r2, r1
 8007628:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	685a      	ldr	r2, [r3, #4]
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8007638:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	6859      	ldr	r1, [r3, #4]
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	689a      	ldr	r2, [r3, #8]
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	430a      	orrs	r2, r1
 800764a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	689a      	ldr	r2, [r3, #8]
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800765a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	6899      	ldr	r1, [r3, #8]
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	68da      	ldr	r2, [r3, #12]
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	430a      	orrs	r2, r1
 800766c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007672:	4a58      	ldr	r2, [pc, #352]	; (80077d4 <ADC_Init+0x1f4>)
 8007674:	4293      	cmp	r3, r2
 8007676:	d022      	beq.n	80076be <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	689a      	ldr	r2, [r3, #8]
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8007686:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	6899      	ldr	r1, [r3, #8]
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	430a      	orrs	r2, r1
 8007698:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	689a      	ldr	r2, [r3, #8]
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80076a8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	6899      	ldr	r1, [r3, #8]
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	430a      	orrs	r2, r1
 80076ba:	609a      	str	r2, [r3, #8]
 80076bc:	e00f      	b.n	80076de <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	689a      	ldr	r2, [r3, #8]
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80076cc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	689a      	ldr	r2, [r3, #8]
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80076dc:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	689a      	ldr	r2, [r3, #8]
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	f022 0202 	bic.w	r2, r2, #2
 80076ec:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	6899      	ldr	r1, [r3, #8]
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	7e1b      	ldrb	r3, [r3, #24]
 80076f8:	005a      	lsls	r2, r3, #1
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	430a      	orrs	r2, r1
 8007700:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007708:	2b00      	cmp	r3, #0
 800770a:	d01b      	beq.n	8007744 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	685a      	ldr	r2, [r3, #4]
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800771a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	685a      	ldr	r2, [r3, #4]
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800772a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	6859      	ldr	r1, [r3, #4]
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007736:	3b01      	subs	r3, #1
 8007738:	035a      	lsls	r2, r3, #13
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	430a      	orrs	r2, r1
 8007740:	605a      	str	r2, [r3, #4]
 8007742:	e007      	b.n	8007754 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	685a      	ldr	r2, [r3, #4]
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007752:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8007762:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	69db      	ldr	r3, [r3, #28]
 800776e:	3b01      	subs	r3, #1
 8007770:	051a      	lsls	r2, r3, #20
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	430a      	orrs	r2, r1
 8007778:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	689a      	ldr	r2, [r3, #8]
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8007788:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	6899      	ldr	r1, [r3, #8]
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8007796:	025a      	lsls	r2, r3, #9
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	430a      	orrs	r2, r1
 800779e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	689a      	ldr	r2, [r3, #8]
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80077ae:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	6899      	ldr	r1, [r3, #8]
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	695b      	ldr	r3, [r3, #20]
 80077ba:	029a      	lsls	r2, r3, #10
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	430a      	orrs	r2, r1
 80077c2:	609a      	str	r2, [r3, #8]
}
 80077c4:	bf00      	nop
 80077c6:	3714      	adds	r7, #20
 80077c8:	46bd      	mov	sp, r7
 80077ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ce:	4770      	bx	lr
 80077d0:	40012300 	.word	0x40012300
 80077d4:	0f000001 	.word	0x0f000001

080077d8 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80077d8:	b580      	push	{r7, lr}
 80077da:	b084      	sub	sp, #16
 80077dc:	af00      	add	r7, sp, #0
 80077de:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077e4:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077ea:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d13c      	bne.n	800786c <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077f6:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	689b      	ldr	r3, [r3, #8]
 8007804:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8007808:	2b00      	cmp	r3, #0
 800780a:	d12b      	bne.n	8007864 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8007810:	2b00      	cmp	r3, #0
 8007812:	d127      	bne.n	8007864 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800781a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800781e:	2b00      	cmp	r3, #0
 8007820:	d006      	beq.n	8007830 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	689b      	ldr	r3, [r3, #8]
 8007828:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800782c:	2b00      	cmp	r3, #0
 800782e:	d119      	bne.n	8007864 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	685a      	ldr	r2, [r3, #4]
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	f022 0220 	bic.w	r2, r2, #32
 800783e:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007844:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007850:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007854:	2b00      	cmp	r3, #0
 8007856:	d105      	bne.n	8007864 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800785c:	f043 0201 	orr.w	r2, r3, #1
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8007864:	68f8      	ldr	r0, [r7, #12]
 8007866:	f7ff fd6b 	bl	8007340 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800786a:	e00e      	b.n	800788a <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007870:	f003 0310 	and.w	r3, r3, #16
 8007874:	2b00      	cmp	r3, #0
 8007876:	d003      	beq.n	8007880 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8007878:	68f8      	ldr	r0, [r7, #12]
 800787a:	f7ff fd75 	bl	8007368 <HAL_ADC_ErrorCallback>
}
 800787e:	e004      	b.n	800788a <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007884:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007886:	6878      	ldr	r0, [r7, #4]
 8007888:	4798      	blx	r3
}
 800788a:	bf00      	nop
 800788c:	3710      	adds	r7, #16
 800788e:	46bd      	mov	sp, r7
 8007890:	bd80      	pop	{r7, pc}

08007892 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8007892:	b580      	push	{r7, lr}
 8007894:	b084      	sub	sp, #16
 8007896:	af00      	add	r7, sp, #0
 8007898:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800789e:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80078a0:	68f8      	ldr	r0, [r7, #12]
 80078a2:	f7ff fd57 	bl	8007354 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80078a6:	bf00      	nop
 80078a8:	3710      	adds	r7, #16
 80078aa:	46bd      	mov	sp, r7
 80078ac:	bd80      	pop	{r7, pc}

080078ae <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80078ae:	b580      	push	{r7, lr}
 80078b0:	b084      	sub	sp, #16
 80078b2:	af00      	add	r7, sp, #0
 80078b4:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078ba:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	2240      	movs	r2, #64	; 0x40
 80078c0:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80078c6:	f043 0204 	orr.w	r2, r3, #4
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80078ce:	68f8      	ldr	r0, [r7, #12]
 80078d0:	f7ff fd4a 	bl	8007368 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80078d4:	bf00      	nop
 80078d6:	3710      	adds	r7, #16
 80078d8:	46bd      	mov	sp, r7
 80078da:	bd80      	pop	{r7, pc}

080078dc <__NVIC_SetPriorityGrouping>:
{
 80078dc:	b480      	push	{r7}
 80078de:	b085      	sub	sp, #20
 80078e0:	af00      	add	r7, sp, #0
 80078e2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	f003 0307 	and.w	r3, r3, #7
 80078ea:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80078ec:	4b0c      	ldr	r3, [pc, #48]	; (8007920 <__NVIC_SetPriorityGrouping+0x44>)
 80078ee:	68db      	ldr	r3, [r3, #12]
 80078f0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80078f2:	68ba      	ldr	r2, [r7, #8]
 80078f4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80078f8:	4013      	ands	r3, r2
 80078fa:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007900:	68bb      	ldr	r3, [r7, #8]
 8007902:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8007904:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8007908:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800790c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800790e:	4a04      	ldr	r2, [pc, #16]	; (8007920 <__NVIC_SetPriorityGrouping+0x44>)
 8007910:	68bb      	ldr	r3, [r7, #8]
 8007912:	60d3      	str	r3, [r2, #12]
}
 8007914:	bf00      	nop
 8007916:	3714      	adds	r7, #20
 8007918:	46bd      	mov	sp, r7
 800791a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800791e:	4770      	bx	lr
 8007920:	e000ed00 	.word	0xe000ed00

08007924 <__NVIC_GetPriorityGrouping>:
{
 8007924:	b480      	push	{r7}
 8007926:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007928:	4b04      	ldr	r3, [pc, #16]	; (800793c <__NVIC_GetPriorityGrouping+0x18>)
 800792a:	68db      	ldr	r3, [r3, #12]
 800792c:	0a1b      	lsrs	r3, r3, #8
 800792e:	f003 0307 	and.w	r3, r3, #7
}
 8007932:	4618      	mov	r0, r3
 8007934:	46bd      	mov	sp, r7
 8007936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800793a:	4770      	bx	lr
 800793c:	e000ed00 	.word	0xe000ed00

08007940 <__NVIC_EnableIRQ>:
{
 8007940:	b480      	push	{r7}
 8007942:	b083      	sub	sp, #12
 8007944:	af00      	add	r7, sp, #0
 8007946:	4603      	mov	r3, r0
 8007948:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800794a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800794e:	2b00      	cmp	r3, #0
 8007950:	db0b      	blt.n	800796a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007952:	79fb      	ldrb	r3, [r7, #7]
 8007954:	f003 021f 	and.w	r2, r3, #31
 8007958:	4907      	ldr	r1, [pc, #28]	; (8007978 <__NVIC_EnableIRQ+0x38>)
 800795a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800795e:	095b      	lsrs	r3, r3, #5
 8007960:	2001      	movs	r0, #1
 8007962:	fa00 f202 	lsl.w	r2, r0, r2
 8007966:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800796a:	bf00      	nop
 800796c:	370c      	adds	r7, #12
 800796e:	46bd      	mov	sp, r7
 8007970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007974:	4770      	bx	lr
 8007976:	bf00      	nop
 8007978:	e000e100 	.word	0xe000e100

0800797c <__NVIC_SetPriority>:
{
 800797c:	b480      	push	{r7}
 800797e:	b083      	sub	sp, #12
 8007980:	af00      	add	r7, sp, #0
 8007982:	4603      	mov	r3, r0
 8007984:	6039      	str	r1, [r7, #0]
 8007986:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007988:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800798c:	2b00      	cmp	r3, #0
 800798e:	db0a      	blt.n	80079a6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007990:	683b      	ldr	r3, [r7, #0]
 8007992:	b2da      	uxtb	r2, r3
 8007994:	490c      	ldr	r1, [pc, #48]	; (80079c8 <__NVIC_SetPriority+0x4c>)
 8007996:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800799a:	0112      	lsls	r2, r2, #4
 800799c:	b2d2      	uxtb	r2, r2
 800799e:	440b      	add	r3, r1
 80079a0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80079a4:	e00a      	b.n	80079bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80079a6:	683b      	ldr	r3, [r7, #0]
 80079a8:	b2da      	uxtb	r2, r3
 80079aa:	4908      	ldr	r1, [pc, #32]	; (80079cc <__NVIC_SetPriority+0x50>)
 80079ac:	79fb      	ldrb	r3, [r7, #7]
 80079ae:	f003 030f 	and.w	r3, r3, #15
 80079b2:	3b04      	subs	r3, #4
 80079b4:	0112      	lsls	r2, r2, #4
 80079b6:	b2d2      	uxtb	r2, r2
 80079b8:	440b      	add	r3, r1
 80079ba:	761a      	strb	r2, [r3, #24]
}
 80079bc:	bf00      	nop
 80079be:	370c      	adds	r7, #12
 80079c0:	46bd      	mov	sp, r7
 80079c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c6:	4770      	bx	lr
 80079c8:	e000e100 	.word	0xe000e100
 80079cc:	e000ed00 	.word	0xe000ed00

080079d0 <NVIC_EncodePriority>:
{
 80079d0:	b480      	push	{r7}
 80079d2:	b089      	sub	sp, #36	; 0x24
 80079d4:	af00      	add	r7, sp, #0
 80079d6:	60f8      	str	r0, [r7, #12]
 80079d8:	60b9      	str	r1, [r7, #8]
 80079da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	f003 0307 	and.w	r3, r3, #7
 80079e2:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80079e4:	69fb      	ldr	r3, [r7, #28]
 80079e6:	f1c3 0307 	rsb	r3, r3, #7
 80079ea:	2b04      	cmp	r3, #4
 80079ec:	bf28      	it	cs
 80079ee:	2304      	movcs	r3, #4
 80079f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80079f2:	69fb      	ldr	r3, [r7, #28]
 80079f4:	3304      	adds	r3, #4
 80079f6:	2b06      	cmp	r3, #6
 80079f8:	d902      	bls.n	8007a00 <NVIC_EncodePriority+0x30>
 80079fa:	69fb      	ldr	r3, [r7, #28]
 80079fc:	3b03      	subs	r3, #3
 80079fe:	e000      	b.n	8007a02 <NVIC_EncodePriority+0x32>
 8007a00:	2300      	movs	r3, #0
 8007a02:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007a04:	f04f 32ff 	mov.w	r2, #4294967295
 8007a08:	69bb      	ldr	r3, [r7, #24]
 8007a0a:	fa02 f303 	lsl.w	r3, r2, r3
 8007a0e:	43da      	mvns	r2, r3
 8007a10:	68bb      	ldr	r3, [r7, #8]
 8007a12:	401a      	ands	r2, r3
 8007a14:	697b      	ldr	r3, [r7, #20]
 8007a16:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007a18:	f04f 31ff 	mov.w	r1, #4294967295
 8007a1c:	697b      	ldr	r3, [r7, #20]
 8007a1e:	fa01 f303 	lsl.w	r3, r1, r3
 8007a22:	43d9      	mvns	r1, r3
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007a28:	4313      	orrs	r3, r2
}
 8007a2a:	4618      	mov	r0, r3
 8007a2c:	3724      	adds	r7, #36	; 0x24
 8007a2e:	46bd      	mov	sp, r7
 8007a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a34:	4770      	bx	lr
	...

08007a38 <SysTick_Config>:
{
 8007a38:	b580      	push	{r7, lr}
 8007a3a:	b082      	sub	sp, #8
 8007a3c:	af00      	add	r7, sp, #0
 8007a3e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	3b01      	subs	r3, #1
 8007a44:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007a48:	d301      	bcc.n	8007a4e <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8007a4a:	2301      	movs	r3, #1
 8007a4c:	e00f      	b.n	8007a6e <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8007a4e:	4a0a      	ldr	r2, [pc, #40]	; (8007a78 <SysTick_Config+0x40>)
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	3b01      	subs	r3, #1
 8007a54:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8007a56:	210f      	movs	r1, #15
 8007a58:	f04f 30ff 	mov.w	r0, #4294967295
 8007a5c:	f7ff ff8e 	bl	800797c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8007a60:	4b05      	ldr	r3, [pc, #20]	; (8007a78 <SysTick_Config+0x40>)
 8007a62:	2200      	movs	r2, #0
 8007a64:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8007a66:	4b04      	ldr	r3, [pc, #16]	; (8007a78 <SysTick_Config+0x40>)
 8007a68:	2207      	movs	r2, #7
 8007a6a:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8007a6c:	2300      	movs	r3, #0
}
 8007a6e:	4618      	mov	r0, r3
 8007a70:	3708      	adds	r7, #8
 8007a72:	46bd      	mov	sp, r7
 8007a74:	bd80      	pop	{r7, pc}
 8007a76:	bf00      	nop
 8007a78:	e000e010 	.word	0xe000e010

08007a7c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007a7c:	b580      	push	{r7, lr}
 8007a7e:	b082      	sub	sp, #8
 8007a80:	af00      	add	r7, sp, #0
 8007a82:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007a84:	6878      	ldr	r0, [r7, #4]
 8007a86:	f7ff ff29 	bl	80078dc <__NVIC_SetPriorityGrouping>
}
 8007a8a:	bf00      	nop
 8007a8c:	3708      	adds	r7, #8
 8007a8e:	46bd      	mov	sp, r7
 8007a90:	bd80      	pop	{r7, pc}

08007a92 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8007a92:	b580      	push	{r7, lr}
 8007a94:	b086      	sub	sp, #24
 8007a96:	af00      	add	r7, sp, #0
 8007a98:	4603      	mov	r3, r0
 8007a9a:	60b9      	str	r1, [r7, #8]
 8007a9c:	607a      	str	r2, [r7, #4]
 8007a9e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8007aa0:	2300      	movs	r3, #0
 8007aa2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8007aa4:	f7ff ff3e 	bl	8007924 <__NVIC_GetPriorityGrouping>
 8007aa8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007aaa:	687a      	ldr	r2, [r7, #4]
 8007aac:	68b9      	ldr	r1, [r7, #8]
 8007aae:	6978      	ldr	r0, [r7, #20]
 8007ab0:	f7ff ff8e 	bl	80079d0 <NVIC_EncodePriority>
 8007ab4:	4602      	mov	r2, r0
 8007ab6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007aba:	4611      	mov	r1, r2
 8007abc:	4618      	mov	r0, r3
 8007abe:	f7ff ff5d 	bl	800797c <__NVIC_SetPriority>
}
 8007ac2:	bf00      	nop
 8007ac4:	3718      	adds	r7, #24
 8007ac6:	46bd      	mov	sp, r7
 8007ac8:	bd80      	pop	{r7, pc}

08007aca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007aca:	b580      	push	{r7, lr}
 8007acc:	b082      	sub	sp, #8
 8007ace:	af00      	add	r7, sp, #0
 8007ad0:	4603      	mov	r3, r0
 8007ad2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007ad4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007ad8:	4618      	mov	r0, r3
 8007ada:	f7ff ff31 	bl	8007940 <__NVIC_EnableIRQ>
}
 8007ade:	bf00      	nop
 8007ae0:	3708      	adds	r7, #8
 8007ae2:	46bd      	mov	sp, r7
 8007ae4:	bd80      	pop	{r7, pc}

08007ae6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8007ae6:	b580      	push	{r7, lr}
 8007ae8:	b082      	sub	sp, #8
 8007aea:	af00      	add	r7, sp, #0
 8007aec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8007aee:	6878      	ldr	r0, [r7, #4]
 8007af0:	f7ff ffa2 	bl	8007a38 <SysTick_Config>
 8007af4:	4603      	mov	r3, r0
}
 8007af6:	4618      	mov	r0, r3
 8007af8:	3708      	adds	r7, #8
 8007afa:	46bd      	mov	sp, r7
 8007afc:	bd80      	pop	{r7, pc}
	...

08007b00 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8007b00:	b580      	push	{r7, lr}
 8007b02:	b086      	sub	sp, #24
 8007b04:	af00      	add	r7, sp, #0
 8007b06:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8007b08:	2300      	movs	r3, #0
 8007b0a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8007b0c:	f7ff fab4 	bl	8007078 <HAL_GetTick>
 8007b10:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d101      	bne.n	8007b1c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8007b18:	2301      	movs	r3, #1
 8007b1a:	e099      	b.n	8007c50 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	2200      	movs	r2, #0
 8007b20:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	2202      	movs	r2, #2
 8007b28:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	681a      	ldr	r2, [r3, #0]
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	f022 0201 	bic.w	r2, r2, #1
 8007b3a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8007b3c:	e00f      	b.n	8007b5e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8007b3e:	f7ff fa9b 	bl	8007078 <HAL_GetTick>
 8007b42:	4602      	mov	r2, r0
 8007b44:	693b      	ldr	r3, [r7, #16]
 8007b46:	1ad3      	subs	r3, r2, r3
 8007b48:	2b05      	cmp	r3, #5
 8007b4a:	d908      	bls.n	8007b5e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	2220      	movs	r2, #32
 8007b50:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	2203      	movs	r2, #3
 8007b56:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8007b5a:	2303      	movs	r3, #3
 8007b5c:	e078      	b.n	8007c50 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	f003 0301 	and.w	r3, r3, #1
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	d1e8      	bne.n	8007b3e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8007b74:	697a      	ldr	r2, [r7, #20]
 8007b76:	4b38      	ldr	r3, [pc, #224]	; (8007c58 <HAL_DMA_Init+0x158>)
 8007b78:	4013      	ands	r3, r2
 8007b7a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	685a      	ldr	r2, [r3, #4]
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	689b      	ldr	r3, [r3, #8]
 8007b84:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8007b8a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	691b      	ldr	r3, [r3, #16]
 8007b90:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007b96:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	699b      	ldr	r3, [r3, #24]
 8007b9c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007ba2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	6a1b      	ldr	r3, [r3, #32]
 8007ba8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8007baa:	697a      	ldr	r2, [r7, #20]
 8007bac:	4313      	orrs	r3, r2
 8007bae:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bb4:	2b04      	cmp	r3, #4
 8007bb6:	d107      	bne.n	8007bc8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007bc0:	4313      	orrs	r3, r2
 8007bc2:	697a      	ldr	r2, [r7, #20]
 8007bc4:	4313      	orrs	r3, r2
 8007bc6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	697a      	ldr	r2, [r7, #20]
 8007bce:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	695b      	ldr	r3, [r3, #20]
 8007bd6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8007bd8:	697b      	ldr	r3, [r7, #20]
 8007bda:	f023 0307 	bic.w	r3, r3, #7
 8007bde:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007be4:	697a      	ldr	r2, [r7, #20]
 8007be6:	4313      	orrs	r3, r2
 8007be8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bee:	2b04      	cmp	r3, #4
 8007bf0:	d117      	bne.n	8007c22 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007bf6:	697a      	ldr	r2, [r7, #20]
 8007bf8:	4313      	orrs	r3, r2
 8007bfa:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	d00e      	beq.n	8007c22 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8007c04:	6878      	ldr	r0, [r7, #4]
 8007c06:	f000 fa9d 	bl	8008144 <DMA_CheckFifoParam>
 8007c0a:	4603      	mov	r3, r0
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d008      	beq.n	8007c22 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	2240      	movs	r2, #64	; 0x40
 8007c14:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	2201      	movs	r2, #1
 8007c1a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8007c1e:	2301      	movs	r3, #1
 8007c20:	e016      	b.n	8007c50 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	697a      	ldr	r2, [r7, #20]
 8007c28:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8007c2a:	6878      	ldr	r0, [r7, #4]
 8007c2c:	f000 fa54 	bl	80080d8 <DMA_CalcBaseAndBitshift>
 8007c30:	4603      	mov	r3, r0
 8007c32:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007c38:	223f      	movs	r2, #63	; 0x3f
 8007c3a:	409a      	lsls	r2, r3
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	2200      	movs	r2, #0
 8007c44:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	2201      	movs	r2, #1
 8007c4a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8007c4e:	2300      	movs	r3, #0
}
 8007c50:	4618      	mov	r0, r3
 8007c52:	3718      	adds	r7, #24
 8007c54:	46bd      	mov	sp, r7
 8007c56:	bd80      	pop	{r7, pc}
 8007c58:	f010803f 	.word	0xf010803f

08007c5c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007c5c:	b580      	push	{r7, lr}
 8007c5e:	b086      	sub	sp, #24
 8007c60:	af00      	add	r7, sp, #0
 8007c62:	60f8      	str	r0, [r7, #12]
 8007c64:	60b9      	str	r1, [r7, #8]
 8007c66:	607a      	str	r2, [r7, #4]
 8007c68:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007c6a:	2300      	movs	r3, #0
 8007c6c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007c72:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8007c7a:	2b01      	cmp	r3, #1
 8007c7c:	d101      	bne.n	8007c82 <HAL_DMA_Start_IT+0x26>
 8007c7e:	2302      	movs	r3, #2
 8007c80:	e040      	b.n	8007d04 <HAL_DMA_Start_IT+0xa8>
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	2201      	movs	r2, #1
 8007c86:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007c90:	b2db      	uxtb	r3, r3
 8007c92:	2b01      	cmp	r3, #1
 8007c94:	d12f      	bne.n	8007cf6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	2202      	movs	r2, #2
 8007c9a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	2200      	movs	r2, #0
 8007ca2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8007ca4:	683b      	ldr	r3, [r7, #0]
 8007ca6:	687a      	ldr	r2, [r7, #4]
 8007ca8:	68b9      	ldr	r1, [r7, #8]
 8007caa:	68f8      	ldr	r0, [r7, #12]
 8007cac:	f000 f9e6 	bl	800807c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007cb4:	223f      	movs	r2, #63	; 0x3f
 8007cb6:	409a      	lsls	r2, r3
 8007cb8:	693b      	ldr	r3, [r7, #16]
 8007cba:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	681a      	ldr	r2, [r3, #0]
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	f042 0216 	orr.w	r2, r2, #22
 8007cca:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	d007      	beq.n	8007ce4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	681a      	ldr	r2, [r3, #0]
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	f042 0208 	orr.w	r2, r2, #8
 8007ce2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	681a      	ldr	r2, [r3, #0]
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	f042 0201 	orr.w	r2, r2, #1
 8007cf2:	601a      	str	r2, [r3, #0]
 8007cf4:	e005      	b.n	8007d02 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	2200      	movs	r2, #0
 8007cfa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8007cfe:	2302      	movs	r3, #2
 8007d00:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8007d02:	7dfb      	ldrb	r3, [r7, #23]
}
 8007d04:	4618      	mov	r0, r3
 8007d06:	3718      	adds	r7, #24
 8007d08:	46bd      	mov	sp, r7
 8007d0a:	bd80      	pop	{r7, pc}

08007d0c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8007d0c:	b480      	push	{r7}
 8007d0e:	b083      	sub	sp, #12
 8007d10:	af00      	add	r7, sp, #0
 8007d12:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007d1a:	b2db      	uxtb	r3, r3
 8007d1c:	2b02      	cmp	r3, #2
 8007d1e:	d004      	beq.n	8007d2a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	2280      	movs	r2, #128	; 0x80
 8007d24:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8007d26:	2301      	movs	r3, #1
 8007d28:	e00c      	b.n	8007d44 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	2205      	movs	r2, #5
 8007d2e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	681a      	ldr	r2, [r3, #0]
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	f022 0201 	bic.w	r2, r2, #1
 8007d40:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8007d42:	2300      	movs	r3, #0
}
 8007d44:	4618      	mov	r0, r3
 8007d46:	370c      	adds	r7, #12
 8007d48:	46bd      	mov	sp, r7
 8007d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d4e:	4770      	bx	lr

08007d50 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8007d50:	b580      	push	{r7, lr}
 8007d52:	b086      	sub	sp, #24
 8007d54:	af00      	add	r7, sp, #0
 8007d56:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8007d58:	2300      	movs	r3, #0
 8007d5a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8007d5c:	4b92      	ldr	r3, [pc, #584]	; (8007fa8 <HAL_DMA_IRQHandler+0x258>)
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	4a92      	ldr	r2, [pc, #584]	; (8007fac <HAL_DMA_IRQHandler+0x25c>)
 8007d62:	fba2 2303 	umull	r2, r3, r2, r3
 8007d66:	0a9b      	lsrs	r3, r3, #10
 8007d68:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007d6e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8007d70:	693b      	ldr	r3, [r7, #16]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007d7a:	2208      	movs	r2, #8
 8007d7c:	409a      	lsls	r2, r3
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	4013      	ands	r3, r2
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	d01a      	beq.n	8007dbc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	f003 0304 	and.w	r3, r3, #4
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	d013      	beq.n	8007dbc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	681a      	ldr	r2, [r3, #0]
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	f022 0204 	bic.w	r2, r2, #4
 8007da2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007da8:	2208      	movs	r2, #8
 8007daa:	409a      	lsls	r2, r3
 8007dac:	693b      	ldr	r3, [r7, #16]
 8007dae:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007db4:	f043 0201 	orr.w	r2, r3, #1
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007dc0:	2201      	movs	r2, #1
 8007dc2:	409a      	lsls	r2, r3
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	4013      	ands	r3, r2
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d012      	beq.n	8007df2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	695b      	ldr	r3, [r3, #20]
 8007dd2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	d00b      	beq.n	8007df2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007dde:	2201      	movs	r2, #1
 8007de0:	409a      	lsls	r2, r3
 8007de2:	693b      	ldr	r3, [r7, #16]
 8007de4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007dea:	f043 0202 	orr.w	r2, r3, #2
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007df6:	2204      	movs	r2, #4
 8007df8:	409a      	lsls	r2, r3
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	4013      	ands	r3, r2
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d012      	beq.n	8007e28 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	f003 0302 	and.w	r3, r3, #2
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d00b      	beq.n	8007e28 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007e14:	2204      	movs	r2, #4
 8007e16:	409a      	lsls	r2, r3
 8007e18:	693b      	ldr	r3, [r7, #16]
 8007e1a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007e20:	f043 0204 	orr.w	r2, r3, #4
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007e2c:	2210      	movs	r2, #16
 8007e2e:	409a      	lsls	r2, r3
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	4013      	ands	r3, r2
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d043      	beq.n	8007ec0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	f003 0308 	and.w	r3, r3, #8
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d03c      	beq.n	8007ec0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007e4a:	2210      	movs	r2, #16
 8007e4c:	409a      	lsls	r2, r3
 8007e4e:	693b      	ldr	r3, [r7, #16]
 8007e50:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	d018      	beq.n	8007e92 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d108      	bne.n	8007e80 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d024      	beq.n	8007ec0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e7a:	6878      	ldr	r0, [r7, #4]
 8007e7c:	4798      	blx	r3
 8007e7e:	e01f      	b.n	8007ec0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d01b      	beq.n	8007ec0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007e8c:	6878      	ldr	r0, [r7, #4]
 8007e8e:	4798      	blx	r3
 8007e90:	e016      	b.n	8007ec0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d107      	bne.n	8007eb0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	681a      	ldr	r2, [r3, #0]
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	f022 0208 	bic.w	r2, r2, #8
 8007eae:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d003      	beq.n	8007ec0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ebc:	6878      	ldr	r0, [r7, #4]
 8007ebe:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007ec4:	2220      	movs	r2, #32
 8007ec6:	409a      	lsls	r2, r3
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	4013      	ands	r3, r2
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	f000 808e 	beq.w	8007fee <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	f003 0310 	and.w	r3, r3, #16
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	f000 8086 	beq.w	8007fee <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007ee6:	2220      	movs	r2, #32
 8007ee8:	409a      	lsls	r2, r3
 8007eea:	693b      	ldr	r3, [r7, #16]
 8007eec:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007ef4:	b2db      	uxtb	r3, r3
 8007ef6:	2b05      	cmp	r3, #5
 8007ef8:	d136      	bne.n	8007f68 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	681a      	ldr	r2, [r3, #0]
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	f022 0216 	bic.w	r2, r2, #22
 8007f08:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	695a      	ldr	r2, [r3, #20]
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007f18:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	d103      	bne.n	8007f2a <HAL_DMA_IRQHandler+0x1da>
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	d007      	beq.n	8007f3a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	681a      	ldr	r2, [r3, #0]
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	f022 0208 	bic.w	r2, r2, #8
 8007f38:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007f3e:	223f      	movs	r2, #63	; 0x3f
 8007f40:	409a      	lsls	r2, r3
 8007f42:	693b      	ldr	r3, [r7, #16]
 8007f44:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	2200      	movs	r2, #0
 8007f4a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	2201      	movs	r2, #1
 8007f52:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d07d      	beq.n	800805a <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007f62:	6878      	ldr	r0, [r7, #4]
 8007f64:	4798      	blx	r3
        }
        return;
 8007f66:	e078      	b.n	800805a <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d01c      	beq.n	8007fb0 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	d108      	bne.n	8007f96 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	d030      	beq.n	8007fee <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007f90:	6878      	ldr	r0, [r7, #4]
 8007f92:	4798      	blx	r3
 8007f94:	e02b      	b.n	8007fee <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	d027      	beq.n	8007fee <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007fa2:	6878      	ldr	r0, [r7, #4]
 8007fa4:	4798      	blx	r3
 8007fa6:	e022      	b.n	8007fee <HAL_DMA_IRQHandler+0x29e>
 8007fa8:	20000000 	.word	0x20000000
 8007fac:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	d10f      	bne.n	8007fde <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	681a      	ldr	r2, [r3, #0]
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	f022 0210 	bic.w	r2, r2, #16
 8007fcc:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	2200      	movs	r2, #0
 8007fd2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	2201      	movs	r2, #1
 8007fda:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d003      	beq.n	8007fee <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007fea:	6878      	ldr	r0, [r7, #4]
 8007fec:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	d032      	beq.n	800805c <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007ffa:	f003 0301 	and.w	r3, r3, #1
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d022      	beq.n	8008048 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	2205      	movs	r2, #5
 8008006:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	681a      	ldr	r2, [r3, #0]
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	f022 0201 	bic.w	r2, r2, #1
 8008018:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800801a:	68bb      	ldr	r3, [r7, #8]
 800801c:	3301      	adds	r3, #1
 800801e:	60bb      	str	r3, [r7, #8]
 8008020:	697a      	ldr	r2, [r7, #20]
 8008022:	429a      	cmp	r2, r3
 8008024:	d307      	bcc.n	8008036 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	f003 0301 	and.w	r3, r3, #1
 8008030:	2b00      	cmp	r3, #0
 8008032:	d1f2      	bne.n	800801a <HAL_DMA_IRQHandler+0x2ca>
 8008034:	e000      	b.n	8008038 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8008036:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	2200      	movs	r2, #0
 800803c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	2201      	movs	r2, #1
 8008044:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800804c:	2b00      	cmp	r3, #0
 800804e:	d005      	beq.n	800805c <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008054:	6878      	ldr	r0, [r7, #4]
 8008056:	4798      	blx	r3
 8008058:	e000      	b.n	800805c <HAL_DMA_IRQHandler+0x30c>
        return;
 800805a:	bf00      	nop
    }
  }
}
 800805c:	3718      	adds	r7, #24
 800805e:	46bd      	mov	sp, r7
 8008060:	bd80      	pop	{r7, pc}
 8008062:	bf00      	nop

08008064 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8008064:	b480      	push	{r7}
 8008066:	b083      	sub	sp, #12
 8008068:	af00      	add	r7, sp, #0
 800806a:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8008070:	4618      	mov	r0, r3
 8008072:	370c      	adds	r7, #12
 8008074:	46bd      	mov	sp, r7
 8008076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800807a:	4770      	bx	lr

0800807c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800807c:	b480      	push	{r7}
 800807e:	b085      	sub	sp, #20
 8008080:	af00      	add	r7, sp, #0
 8008082:	60f8      	str	r0, [r7, #12]
 8008084:	60b9      	str	r1, [r7, #8]
 8008086:	607a      	str	r2, [r7, #4]
 8008088:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	681a      	ldr	r2, [r3, #0]
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8008098:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	683a      	ldr	r2, [r7, #0]
 80080a0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	689b      	ldr	r3, [r3, #8]
 80080a6:	2b40      	cmp	r3, #64	; 0x40
 80080a8:	d108      	bne.n	80080bc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	687a      	ldr	r2, [r7, #4]
 80080b0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	68ba      	ldr	r2, [r7, #8]
 80080b8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80080ba:	e007      	b.n	80080cc <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	68ba      	ldr	r2, [r7, #8]
 80080c2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	687a      	ldr	r2, [r7, #4]
 80080ca:	60da      	str	r2, [r3, #12]
}
 80080cc:	bf00      	nop
 80080ce:	3714      	adds	r7, #20
 80080d0:	46bd      	mov	sp, r7
 80080d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080d6:	4770      	bx	lr

080080d8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80080d8:	b480      	push	{r7}
 80080da:	b085      	sub	sp, #20
 80080dc:	af00      	add	r7, sp, #0
 80080de:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	b2db      	uxtb	r3, r3
 80080e6:	3b10      	subs	r3, #16
 80080e8:	4a14      	ldr	r2, [pc, #80]	; (800813c <DMA_CalcBaseAndBitshift+0x64>)
 80080ea:	fba2 2303 	umull	r2, r3, r2, r3
 80080ee:	091b      	lsrs	r3, r3, #4
 80080f0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80080f2:	4a13      	ldr	r2, [pc, #76]	; (8008140 <DMA_CalcBaseAndBitshift+0x68>)
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	4413      	add	r3, r2
 80080f8:	781b      	ldrb	r3, [r3, #0]
 80080fa:	461a      	mov	r2, r3
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	2b03      	cmp	r3, #3
 8008104:	d909      	bls.n	800811a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800810e:	f023 0303 	bic.w	r3, r3, #3
 8008112:	1d1a      	adds	r2, r3, #4
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	659a      	str	r2, [r3, #88]	; 0x58
 8008118:	e007      	b.n	800812a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8008122:	f023 0303 	bic.w	r3, r3, #3
 8008126:	687a      	ldr	r2, [r7, #4]
 8008128:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800812e:	4618      	mov	r0, r3
 8008130:	3714      	adds	r7, #20
 8008132:	46bd      	mov	sp, r7
 8008134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008138:	4770      	bx	lr
 800813a:	bf00      	nop
 800813c:	aaaaaaab 	.word	0xaaaaaaab
 8008140:	08017f68 	.word	0x08017f68

08008144 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8008144:	b480      	push	{r7}
 8008146:	b085      	sub	sp, #20
 8008148:	af00      	add	r7, sp, #0
 800814a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800814c:	2300      	movs	r3, #0
 800814e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008154:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	699b      	ldr	r3, [r3, #24]
 800815a:	2b00      	cmp	r3, #0
 800815c:	d11f      	bne.n	800819e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800815e:	68bb      	ldr	r3, [r7, #8]
 8008160:	2b03      	cmp	r3, #3
 8008162:	d855      	bhi.n	8008210 <DMA_CheckFifoParam+0xcc>
 8008164:	a201      	add	r2, pc, #4	; (adr r2, 800816c <DMA_CheckFifoParam+0x28>)
 8008166:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800816a:	bf00      	nop
 800816c:	0800817d 	.word	0x0800817d
 8008170:	0800818f 	.word	0x0800818f
 8008174:	0800817d 	.word	0x0800817d
 8008178:	08008211 	.word	0x08008211
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008180:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008184:	2b00      	cmp	r3, #0
 8008186:	d045      	beq.n	8008214 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8008188:	2301      	movs	r3, #1
 800818a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800818c:	e042      	b.n	8008214 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008192:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8008196:	d13f      	bne.n	8008218 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8008198:	2301      	movs	r3, #1
 800819a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800819c:	e03c      	b.n	8008218 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	699b      	ldr	r3, [r3, #24]
 80081a2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80081a6:	d121      	bne.n	80081ec <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80081a8:	68bb      	ldr	r3, [r7, #8]
 80081aa:	2b03      	cmp	r3, #3
 80081ac:	d836      	bhi.n	800821c <DMA_CheckFifoParam+0xd8>
 80081ae:	a201      	add	r2, pc, #4	; (adr r2, 80081b4 <DMA_CheckFifoParam+0x70>)
 80081b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081b4:	080081c5 	.word	0x080081c5
 80081b8:	080081cb 	.word	0x080081cb
 80081bc:	080081c5 	.word	0x080081c5
 80081c0:	080081dd 	.word	0x080081dd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80081c4:	2301      	movs	r3, #1
 80081c6:	73fb      	strb	r3, [r7, #15]
      break;
 80081c8:	e02f      	b.n	800822a <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081ce:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80081d2:	2b00      	cmp	r3, #0
 80081d4:	d024      	beq.n	8008220 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 80081d6:	2301      	movs	r3, #1
 80081d8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80081da:	e021      	b.n	8008220 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081e0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80081e4:	d11e      	bne.n	8008224 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 80081e6:	2301      	movs	r3, #1
 80081e8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80081ea:	e01b      	b.n	8008224 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80081ec:	68bb      	ldr	r3, [r7, #8]
 80081ee:	2b02      	cmp	r3, #2
 80081f0:	d902      	bls.n	80081f8 <DMA_CheckFifoParam+0xb4>
 80081f2:	2b03      	cmp	r3, #3
 80081f4:	d003      	beq.n	80081fe <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80081f6:	e018      	b.n	800822a <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 80081f8:	2301      	movs	r3, #1
 80081fa:	73fb      	strb	r3, [r7, #15]
      break;
 80081fc:	e015      	b.n	800822a <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008202:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008206:	2b00      	cmp	r3, #0
 8008208:	d00e      	beq.n	8008228 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 800820a:	2301      	movs	r3, #1
 800820c:	73fb      	strb	r3, [r7, #15]
      break;
 800820e:	e00b      	b.n	8008228 <DMA_CheckFifoParam+0xe4>
      break;
 8008210:	bf00      	nop
 8008212:	e00a      	b.n	800822a <DMA_CheckFifoParam+0xe6>
      break;
 8008214:	bf00      	nop
 8008216:	e008      	b.n	800822a <DMA_CheckFifoParam+0xe6>
      break;
 8008218:	bf00      	nop
 800821a:	e006      	b.n	800822a <DMA_CheckFifoParam+0xe6>
      break;
 800821c:	bf00      	nop
 800821e:	e004      	b.n	800822a <DMA_CheckFifoParam+0xe6>
      break;
 8008220:	bf00      	nop
 8008222:	e002      	b.n	800822a <DMA_CheckFifoParam+0xe6>
      break;   
 8008224:	bf00      	nop
 8008226:	e000      	b.n	800822a <DMA_CheckFifoParam+0xe6>
      break;
 8008228:	bf00      	nop
    }
  } 
  
  return status; 
 800822a:	7bfb      	ldrb	r3, [r7, #15]
}
 800822c:	4618      	mov	r0, r3
 800822e:	3714      	adds	r7, #20
 8008230:	46bd      	mov	sp, r7
 8008232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008236:	4770      	bx	lr

08008238 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008238:	b480      	push	{r7}
 800823a:	b089      	sub	sp, #36	; 0x24
 800823c:	af00      	add	r7, sp, #0
 800823e:	6078      	str	r0, [r7, #4]
 8008240:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8008242:	2300      	movs	r3, #0
 8008244:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8008246:	2300      	movs	r3, #0
 8008248:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800824a:	2300      	movs	r3, #0
 800824c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800824e:	2300      	movs	r3, #0
 8008250:	61fb      	str	r3, [r7, #28]
 8008252:	e177      	b.n	8008544 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8008254:	2201      	movs	r2, #1
 8008256:	69fb      	ldr	r3, [r7, #28]
 8008258:	fa02 f303 	lsl.w	r3, r2, r3
 800825c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800825e:	683b      	ldr	r3, [r7, #0]
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	697a      	ldr	r2, [r7, #20]
 8008264:	4013      	ands	r3, r2
 8008266:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8008268:	693a      	ldr	r2, [r7, #16]
 800826a:	697b      	ldr	r3, [r7, #20]
 800826c:	429a      	cmp	r2, r3
 800826e:	f040 8166 	bne.w	800853e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8008272:	683b      	ldr	r3, [r7, #0]
 8008274:	685b      	ldr	r3, [r3, #4]
 8008276:	2b01      	cmp	r3, #1
 8008278:	d00b      	beq.n	8008292 <HAL_GPIO_Init+0x5a>
 800827a:	683b      	ldr	r3, [r7, #0]
 800827c:	685b      	ldr	r3, [r3, #4]
 800827e:	2b02      	cmp	r3, #2
 8008280:	d007      	beq.n	8008292 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8008282:	683b      	ldr	r3, [r7, #0]
 8008284:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8008286:	2b11      	cmp	r3, #17
 8008288:	d003      	beq.n	8008292 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800828a:	683b      	ldr	r3, [r7, #0]
 800828c:	685b      	ldr	r3, [r3, #4]
 800828e:	2b12      	cmp	r3, #18
 8008290:	d130      	bne.n	80082f4 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	689b      	ldr	r3, [r3, #8]
 8008296:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8008298:	69fb      	ldr	r3, [r7, #28]
 800829a:	005b      	lsls	r3, r3, #1
 800829c:	2203      	movs	r2, #3
 800829e:	fa02 f303 	lsl.w	r3, r2, r3
 80082a2:	43db      	mvns	r3, r3
 80082a4:	69ba      	ldr	r2, [r7, #24]
 80082a6:	4013      	ands	r3, r2
 80082a8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80082aa:	683b      	ldr	r3, [r7, #0]
 80082ac:	68da      	ldr	r2, [r3, #12]
 80082ae:	69fb      	ldr	r3, [r7, #28]
 80082b0:	005b      	lsls	r3, r3, #1
 80082b2:	fa02 f303 	lsl.w	r3, r2, r3
 80082b6:	69ba      	ldr	r2, [r7, #24]
 80082b8:	4313      	orrs	r3, r2
 80082ba:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	69ba      	ldr	r2, [r7, #24]
 80082c0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	685b      	ldr	r3, [r3, #4]
 80082c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80082c8:	2201      	movs	r2, #1
 80082ca:	69fb      	ldr	r3, [r7, #28]
 80082cc:	fa02 f303 	lsl.w	r3, r2, r3
 80082d0:	43db      	mvns	r3, r3
 80082d2:	69ba      	ldr	r2, [r7, #24]
 80082d4:	4013      	ands	r3, r2
 80082d6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80082d8:	683b      	ldr	r3, [r7, #0]
 80082da:	685b      	ldr	r3, [r3, #4]
 80082dc:	091b      	lsrs	r3, r3, #4
 80082de:	f003 0201 	and.w	r2, r3, #1
 80082e2:	69fb      	ldr	r3, [r7, #28]
 80082e4:	fa02 f303 	lsl.w	r3, r2, r3
 80082e8:	69ba      	ldr	r2, [r7, #24]
 80082ea:	4313      	orrs	r3, r2
 80082ec:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	69ba      	ldr	r2, [r7, #24]
 80082f2:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	68db      	ldr	r3, [r3, #12]
 80082f8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80082fa:	69fb      	ldr	r3, [r7, #28]
 80082fc:	005b      	lsls	r3, r3, #1
 80082fe:	2203      	movs	r2, #3
 8008300:	fa02 f303 	lsl.w	r3, r2, r3
 8008304:	43db      	mvns	r3, r3
 8008306:	69ba      	ldr	r2, [r7, #24]
 8008308:	4013      	ands	r3, r2
 800830a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800830c:	683b      	ldr	r3, [r7, #0]
 800830e:	689a      	ldr	r2, [r3, #8]
 8008310:	69fb      	ldr	r3, [r7, #28]
 8008312:	005b      	lsls	r3, r3, #1
 8008314:	fa02 f303 	lsl.w	r3, r2, r3
 8008318:	69ba      	ldr	r2, [r7, #24]
 800831a:	4313      	orrs	r3, r2
 800831c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	69ba      	ldr	r2, [r7, #24]
 8008322:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8008324:	683b      	ldr	r3, [r7, #0]
 8008326:	685b      	ldr	r3, [r3, #4]
 8008328:	2b02      	cmp	r3, #2
 800832a:	d003      	beq.n	8008334 <HAL_GPIO_Init+0xfc>
 800832c:	683b      	ldr	r3, [r7, #0]
 800832e:	685b      	ldr	r3, [r3, #4]
 8008330:	2b12      	cmp	r3, #18
 8008332:	d123      	bne.n	800837c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8008334:	69fb      	ldr	r3, [r7, #28]
 8008336:	08da      	lsrs	r2, r3, #3
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	3208      	adds	r2, #8
 800833c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008340:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8008342:	69fb      	ldr	r3, [r7, #28]
 8008344:	f003 0307 	and.w	r3, r3, #7
 8008348:	009b      	lsls	r3, r3, #2
 800834a:	220f      	movs	r2, #15
 800834c:	fa02 f303 	lsl.w	r3, r2, r3
 8008350:	43db      	mvns	r3, r3
 8008352:	69ba      	ldr	r2, [r7, #24]
 8008354:	4013      	ands	r3, r2
 8008356:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8008358:	683b      	ldr	r3, [r7, #0]
 800835a:	691a      	ldr	r2, [r3, #16]
 800835c:	69fb      	ldr	r3, [r7, #28]
 800835e:	f003 0307 	and.w	r3, r3, #7
 8008362:	009b      	lsls	r3, r3, #2
 8008364:	fa02 f303 	lsl.w	r3, r2, r3
 8008368:	69ba      	ldr	r2, [r7, #24]
 800836a:	4313      	orrs	r3, r2
 800836c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800836e:	69fb      	ldr	r3, [r7, #28]
 8008370:	08da      	lsrs	r2, r3, #3
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	3208      	adds	r2, #8
 8008376:	69b9      	ldr	r1, [r7, #24]
 8008378:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8008382:	69fb      	ldr	r3, [r7, #28]
 8008384:	005b      	lsls	r3, r3, #1
 8008386:	2203      	movs	r2, #3
 8008388:	fa02 f303 	lsl.w	r3, r2, r3
 800838c:	43db      	mvns	r3, r3
 800838e:	69ba      	ldr	r2, [r7, #24]
 8008390:	4013      	ands	r3, r2
 8008392:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8008394:	683b      	ldr	r3, [r7, #0]
 8008396:	685b      	ldr	r3, [r3, #4]
 8008398:	f003 0203 	and.w	r2, r3, #3
 800839c:	69fb      	ldr	r3, [r7, #28]
 800839e:	005b      	lsls	r3, r3, #1
 80083a0:	fa02 f303 	lsl.w	r3, r2, r3
 80083a4:	69ba      	ldr	r2, [r7, #24]
 80083a6:	4313      	orrs	r3, r2
 80083a8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	69ba      	ldr	r2, [r7, #24]
 80083ae:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80083b0:	683b      	ldr	r3, [r7, #0]
 80083b2:	685b      	ldr	r3, [r3, #4]
 80083b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	f000 80c0 	beq.w	800853e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80083be:	2300      	movs	r3, #0
 80083c0:	60fb      	str	r3, [r7, #12]
 80083c2:	4b65      	ldr	r3, [pc, #404]	; (8008558 <HAL_GPIO_Init+0x320>)
 80083c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80083c6:	4a64      	ldr	r2, [pc, #400]	; (8008558 <HAL_GPIO_Init+0x320>)
 80083c8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80083cc:	6453      	str	r3, [r2, #68]	; 0x44
 80083ce:	4b62      	ldr	r3, [pc, #392]	; (8008558 <HAL_GPIO_Init+0x320>)
 80083d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80083d2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80083d6:	60fb      	str	r3, [r7, #12]
 80083d8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80083da:	4a60      	ldr	r2, [pc, #384]	; (800855c <HAL_GPIO_Init+0x324>)
 80083dc:	69fb      	ldr	r3, [r7, #28]
 80083de:	089b      	lsrs	r3, r3, #2
 80083e0:	3302      	adds	r3, #2
 80083e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80083e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80083e8:	69fb      	ldr	r3, [r7, #28]
 80083ea:	f003 0303 	and.w	r3, r3, #3
 80083ee:	009b      	lsls	r3, r3, #2
 80083f0:	220f      	movs	r2, #15
 80083f2:	fa02 f303 	lsl.w	r3, r2, r3
 80083f6:	43db      	mvns	r3, r3
 80083f8:	69ba      	ldr	r2, [r7, #24]
 80083fa:	4013      	ands	r3, r2
 80083fc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	4a57      	ldr	r2, [pc, #348]	; (8008560 <HAL_GPIO_Init+0x328>)
 8008402:	4293      	cmp	r3, r2
 8008404:	d037      	beq.n	8008476 <HAL_GPIO_Init+0x23e>
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	4a56      	ldr	r2, [pc, #344]	; (8008564 <HAL_GPIO_Init+0x32c>)
 800840a:	4293      	cmp	r3, r2
 800840c:	d031      	beq.n	8008472 <HAL_GPIO_Init+0x23a>
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	4a55      	ldr	r2, [pc, #340]	; (8008568 <HAL_GPIO_Init+0x330>)
 8008412:	4293      	cmp	r3, r2
 8008414:	d02b      	beq.n	800846e <HAL_GPIO_Init+0x236>
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	4a54      	ldr	r2, [pc, #336]	; (800856c <HAL_GPIO_Init+0x334>)
 800841a:	4293      	cmp	r3, r2
 800841c:	d025      	beq.n	800846a <HAL_GPIO_Init+0x232>
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	4a53      	ldr	r2, [pc, #332]	; (8008570 <HAL_GPIO_Init+0x338>)
 8008422:	4293      	cmp	r3, r2
 8008424:	d01f      	beq.n	8008466 <HAL_GPIO_Init+0x22e>
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	4a52      	ldr	r2, [pc, #328]	; (8008574 <HAL_GPIO_Init+0x33c>)
 800842a:	4293      	cmp	r3, r2
 800842c:	d019      	beq.n	8008462 <HAL_GPIO_Init+0x22a>
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	4a51      	ldr	r2, [pc, #324]	; (8008578 <HAL_GPIO_Init+0x340>)
 8008432:	4293      	cmp	r3, r2
 8008434:	d013      	beq.n	800845e <HAL_GPIO_Init+0x226>
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	4a50      	ldr	r2, [pc, #320]	; (800857c <HAL_GPIO_Init+0x344>)
 800843a:	4293      	cmp	r3, r2
 800843c:	d00d      	beq.n	800845a <HAL_GPIO_Init+0x222>
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	4a4f      	ldr	r2, [pc, #316]	; (8008580 <HAL_GPIO_Init+0x348>)
 8008442:	4293      	cmp	r3, r2
 8008444:	d007      	beq.n	8008456 <HAL_GPIO_Init+0x21e>
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	4a4e      	ldr	r2, [pc, #312]	; (8008584 <HAL_GPIO_Init+0x34c>)
 800844a:	4293      	cmp	r3, r2
 800844c:	d101      	bne.n	8008452 <HAL_GPIO_Init+0x21a>
 800844e:	2309      	movs	r3, #9
 8008450:	e012      	b.n	8008478 <HAL_GPIO_Init+0x240>
 8008452:	230a      	movs	r3, #10
 8008454:	e010      	b.n	8008478 <HAL_GPIO_Init+0x240>
 8008456:	2308      	movs	r3, #8
 8008458:	e00e      	b.n	8008478 <HAL_GPIO_Init+0x240>
 800845a:	2307      	movs	r3, #7
 800845c:	e00c      	b.n	8008478 <HAL_GPIO_Init+0x240>
 800845e:	2306      	movs	r3, #6
 8008460:	e00a      	b.n	8008478 <HAL_GPIO_Init+0x240>
 8008462:	2305      	movs	r3, #5
 8008464:	e008      	b.n	8008478 <HAL_GPIO_Init+0x240>
 8008466:	2304      	movs	r3, #4
 8008468:	e006      	b.n	8008478 <HAL_GPIO_Init+0x240>
 800846a:	2303      	movs	r3, #3
 800846c:	e004      	b.n	8008478 <HAL_GPIO_Init+0x240>
 800846e:	2302      	movs	r3, #2
 8008470:	e002      	b.n	8008478 <HAL_GPIO_Init+0x240>
 8008472:	2301      	movs	r3, #1
 8008474:	e000      	b.n	8008478 <HAL_GPIO_Init+0x240>
 8008476:	2300      	movs	r3, #0
 8008478:	69fa      	ldr	r2, [r7, #28]
 800847a:	f002 0203 	and.w	r2, r2, #3
 800847e:	0092      	lsls	r2, r2, #2
 8008480:	4093      	lsls	r3, r2
 8008482:	69ba      	ldr	r2, [r7, #24]
 8008484:	4313      	orrs	r3, r2
 8008486:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8008488:	4934      	ldr	r1, [pc, #208]	; (800855c <HAL_GPIO_Init+0x324>)
 800848a:	69fb      	ldr	r3, [r7, #28]
 800848c:	089b      	lsrs	r3, r3, #2
 800848e:	3302      	adds	r3, #2
 8008490:	69ba      	ldr	r2, [r7, #24]
 8008492:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8008496:	4b3c      	ldr	r3, [pc, #240]	; (8008588 <HAL_GPIO_Init+0x350>)
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800849c:	693b      	ldr	r3, [r7, #16]
 800849e:	43db      	mvns	r3, r3
 80084a0:	69ba      	ldr	r2, [r7, #24]
 80084a2:	4013      	ands	r3, r2
 80084a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80084a6:	683b      	ldr	r3, [r7, #0]
 80084a8:	685b      	ldr	r3, [r3, #4]
 80084aa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	d003      	beq.n	80084ba <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80084b2:	69ba      	ldr	r2, [r7, #24]
 80084b4:	693b      	ldr	r3, [r7, #16]
 80084b6:	4313      	orrs	r3, r2
 80084b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80084ba:	4a33      	ldr	r2, [pc, #204]	; (8008588 <HAL_GPIO_Init+0x350>)
 80084bc:	69bb      	ldr	r3, [r7, #24]
 80084be:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80084c0:	4b31      	ldr	r3, [pc, #196]	; (8008588 <HAL_GPIO_Init+0x350>)
 80084c2:	685b      	ldr	r3, [r3, #4]
 80084c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80084c6:	693b      	ldr	r3, [r7, #16]
 80084c8:	43db      	mvns	r3, r3
 80084ca:	69ba      	ldr	r2, [r7, #24]
 80084cc:	4013      	ands	r3, r2
 80084ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80084d0:	683b      	ldr	r3, [r7, #0]
 80084d2:	685b      	ldr	r3, [r3, #4]
 80084d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80084d8:	2b00      	cmp	r3, #0
 80084da:	d003      	beq.n	80084e4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80084dc:	69ba      	ldr	r2, [r7, #24]
 80084de:	693b      	ldr	r3, [r7, #16]
 80084e0:	4313      	orrs	r3, r2
 80084e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80084e4:	4a28      	ldr	r2, [pc, #160]	; (8008588 <HAL_GPIO_Init+0x350>)
 80084e6:	69bb      	ldr	r3, [r7, #24]
 80084e8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80084ea:	4b27      	ldr	r3, [pc, #156]	; (8008588 <HAL_GPIO_Init+0x350>)
 80084ec:	689b      	ldr	r3, [r3, #8]
 80084ee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80084f0:	693b      	ldr	r3, [r7, #16]
 80084f2:	43db      	mvns	r3, r3
 80084f4:	69ba      	ldr	r2, [r7, #24]
 80084f6:	4013      	ands	r3, r2
 80084f8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80084fa:	683b      	ldr	r3, [r7, #0]
 80084fc:	685b      	ldr	r3, [r3, #4]
 80084fe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008502:	2b00      	cmp	r3, #0
 8008504:	d003      	beq.n	800850e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8008506:	69ba      	ldr	r2, [r7, #24]
 8008508:	693b      	ldr	r3, [r7, #16]
 800850a:	4313      	orrs	r3, r2
 800850c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800850e:	4a1e      	ldr	r2, [pc, #120]	; (8008588 <HAL_GPIO_Init+0x350>)
 8008510:	69bb      	ldr	r3, [r7, #24]
 8008512:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8008514:	4b1c      	ldr	r3, [pc, #112]	; (8008588 <HAL_GPIO_Init+0x350>)
 8008516:	68db      	ldr	r3, [r3, #12]
 8008518:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800851a:	693b      	ldr	r3, [r7, #16]
 800851c:	43db      	mvns	r3, r3
 800851e:	69ba      	ldr	r2, [r7, #24]
 8008520:	4013      	ands	r3, r2
 8008522:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8008524:	683b      	ldr	r3, [r7, #0]
 8008526:	685b      	ldr	r3, [r3, #4]
 8008528:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800852c:	2b00      	cmp	r3, #0
 800852e:	d003      	beq.n	8008538 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8008530:	69ba      	ldr	r2, [r7, #24]
 8008532:	693b      	ldr	r3, [r7, #16]
 8008534:	4313      	orrs	r3, r2
 8008536:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8008538:	4a13      	ldr	r2, [pc, #76]	; (8008588 <HAL_GPIO_Init+0x350>)
 800853a:	69bb      	ldr	r3, [r7, #24]
 800853c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800853e:	69fb      	ldr	r3, [r7, #28]
 8008540:	3301      	adds	r3, #1
 8008542:	61fb      	str	r3, [r7, #28]
 8008544:	69fb      	ldr	r3, [r7, #28]
 8008546:	2b0f      	cmp	r3, #15
 8008548:	f67f ae84 	bls.w	8008254 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800854c:	bf00      	nop
 800854e:	3724      	adds	r7, #36	; 0x24
 8008550:	46bd      	mov	sp, r7
 8008552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008556:	4770      	bx	lr
 8008558:	40023800 	.word	0x40023800
 800855c:	40013800 	.word	0x40013800
 8008560:	40020000 	.word	0x40020000
 8008564:	40020400 	.word	0x40020400
 8008568:	40020800 	.word	0x40020800
 800856c:	40020c00 	.word	0x40020c00
 8008570:	40021000 	.word	0x40021000
 8008574:	40021400 	.word	0x40021400
 8008578:	40021800 	.word	0x40021800
 800857c:	40021c00 	.word	0x40021c00
 8008580:	40022000 	.word	0x40022000
 8008584:	40022400 	.word	0x40022400
 8008588:	40013c00 	.word	0x40013c00

0800858c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800858c:	b480      	push	{r7}
 800858e:	b085      	sub	sp, #20
 8008590:	af00      	add	r7, sp, #0
 8008592:	6078      	str	r0, [r7, #4]
 8008594:	460b      	mov	r3, r1
 8008596:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	691a      	ldr	r2, [r3, #16]
 800859c:	887b      	ldrh	r3, [r7, #2]
 800859e:	4013      	ands	r3, r2
 80085a0:	2b00      	cmp	r3, #0
 80085a2:	d002      	beq.n	80085aa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80085a4:	2301      	movs	r3, #1
 80085a6:	73fb      	strb	r3, [r7, #15]
 80085a8:	e001      	b.n	80085ae <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80085aa:	2300      	movs	r3, #0
 80085ac:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80085ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80085b0:	4618      	mov	r0, r3
 80085b2:	3714      	adds	r7, #20
 80085b4:	46bd      	mov	sp, r7
 80085b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ba:	4770      	bx	lr

080085bc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80085bc:	b480      	push	{r7}
 80085be:	b083      	sub	sp, #12
 80085c0:	af00      	add	r7, sp, #0
 80085c2:	6078      	str	r0, [r7, #4]
 80085c4:	460b      	mov	r3, r1
 80085c6:	807b      	strh	r3, [r7, #2]
 80085c8:	4613      	mov	r3, r2
 80085ca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80085cc:	787b      	ldrb	r3, [r7, #1]
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	d003      	beq.n	80085da <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80085d2:	887a      	ldrh	r2, [r7, #2]
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80085d8:	e003      	b.n	80085e2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80085da:	887b      	ldrh	r3, [r7, #2]
 80085dc:	041a      	lsls	r2, r3, #16
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	619a      	str	r2, [r3, #24]
}
 80085e2:	bf00      	nop
 80085e4:	370c      	adds	r7, #12
 80085e6:	46bd      	mov	sp, r7
 80085e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ec:	4770      	bx	lr
	...

080085f0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80085f0:	b580      	push	{r7, lr}
 80085f2:	b082      	sub	sp, #8
 80085f4:	af00      	add	r7, sp, #0
 80085f6:	4603      	mov	r3, r0
 80085f8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80085fa:	4b08      	ldr	r3, [pc, #32]	; (800861c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80085fc:	695a      	ldr	r2, [r3, #20]
 80085fe:	88fb      	ldrh	r3, [r7, #6]
 8008600:	4013      	ands	r3, r2
 8008602:	2b00      	cmp	r3, #0
 8008604:	d006      	beq.n	8008614 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8008606:	4a05      	ldr	r2, [pc, #20]	; (800861c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8008608:	88fb      	ldrh	r3, [r7, #6]
 800860a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800860c:	88fb      	ldrh	r3, [r7, #6]
 800860e:	4618      	mov	r0, r3
 8008610:	f7fb fbcc 	bl	8003dac <HAL_GPIO_EXTI_Callback>
  }
}
 8008614:	bf00      	nop
 8008616:	3708      	adds	r7, #8
 8008618:	46bd      	mov	sp, r7
 800861a:	bd80      	pop	{r7, pc}
 800861c:	40013c00 	.word	0x40013c00

08008620 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8008620:	b580      	push	{r7, lr}
 8008622:	b084      	sub	sp, #16
 8008624:	af00      	add	r7, sp, #0
 8008626:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	2b00      	cmp	r3, #0
 800862c:	d101      	bne.n	8008632 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800862e:	2301      	movs	r3, #1
 8008630:	e11f      	b.n	8008872 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008638:	b2db      	uxtb	r3, r3
 800863a:	2b00      	cmp	r3, #0
 800863c:	d106      	bne.n	800864c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	2200      	movs	r2, #0
 8008642:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8008646:	6878      	ldr	r0, [r7, #4]
 8008648:	f7fc fc2e 	bl	8004ea8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	2224      	movs	r2, #36	; 0x24
 8008650:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	681a      	ldr	r2, [r3, #0]
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	f022 0201 	bic.w	r2, r2, #1
 8008662:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	681a      	ldr	r2, [r3, #0]
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008672:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	681a      	ldr	r2, [r3, #0]
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008682:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8008684:	f001 f96e 	bl	8009964 <HAL_RCC_GetPCLK1Freq>
 8008688:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	685b      	ldr	r3, [r3, #4]
 800868e:	4a7b      	ldr	r2, [pc, #492]	; (800887c <HAL_I2C_Init+0x25c>)
 8008690:	4293      	cmp	r3, r2
 8008692:	d807      	bhi.n	80086a4 <HAL_I2C_Init+0x84>
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	4a7a      	ldr	r2, [pc, #488]	; (8008880 <HAL_I2C_Init+0x260>)
 8008698:	4293      	cmp	r3, r2
 800869a:	bf94      	ite	ls
 800869c:	2301      	movls	r3, #1
 800869e:	2300      	movhi	r3, #0
 80086a0:	b2db      	uxtb	r3, r3
 80086a2:	e006      	b.n	80086b2 <HAL_I2C_Init+0x92>
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	4a77      	ldr	r2, [pc, #476]	; (8008884 <HAL_I2C_Init+0x264>)
 80086a8:	4293      	cmp	r3, r2
 80086aa:	bf94      	ite	ls
 80086ac:	2301      	movls	r3, #1
 80086ae:	2300      	movhi	r3, #0
 80086b0:	b2db      	uxtb	r3, r3
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	d001      	beq.n	80086ba <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80086b6:	2301      	movs	r3, #1
 80086b8:	e0db      	b.n	8008872 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80086ba:	68fb      	ldr	r3, [r7, #12]
 80086bc:	4a72      	ldr	r2, [pc, #456]	; (8008888 <HAL_I2C_Init+0x268>)
 80086be:	fba2 2303 	umull	r2, r3, r2, r3
 80086c2:	0c9b      	lsrs	r3, r3, #18
 80086c4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	685b      	ldr	r3, [r3, #4]
 80086cc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	68ba      	ldr	r2, [r7, #8]
 80086d6:	430a      	orrs	r2, r1
 80086d8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	6a1b      	ldr	r3, [r3, #32]
 80086e0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	685b      	ldr	r3, [r3, #4]
 80086e8:	4a64      	ldr	r2, [pc, #400]	; (800887c <HAL_I2C_Init+0x25c>)
 80086ea:	4293      	cmp	r3, r2
 80086ec:	d802      	bhi.n	80086f4 <HAL_I2C_Init+0xd4>
 80086ee:	68bb      	ldr	r3, [r7, #8]
 80086f0:	3301      	adds	r3, #1
 80086f2:	e009      	b.n	8008708 <HAL_I2C_Init+0xe8>
 80086f4:	68bb      	ldr	r3, [r7, #8]
 80086f6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80086fa:	fb02 f303 	mul.w	r3, r2, r3
 80086fe:	4a63      	ldr	r2, [pc, #396]	; (800888c <HAL_I2C_Init+0x26c>)
 8008700:	fba2 2303 	umull	r2, r3, r2, r3
 8008704:	099b      	lsrs	r3, r3, #6
 8008706:	3301      	adds	r3, #1
 8008708:	687a      	ldr	r2, [r7, #4]
 800870a:	6812      	ldr	r2, [r2, #0]
 800870c:	430b      	orrs	r3, r1
 800870e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	69db      	ldr	r3, [r3, #28]
 8008716:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800871a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	685b      	ldr	r3, [r3, #4]
 8008722:	4956      	ldr	r1, [pc, #344]	; (800887c <HAL_I2C_Init+0x25c>)
 8008724:	428b      	cmp	r3, r1
 8008726:	d80d      	bhi.n	8008744 <HAL_I2C_Init+0x124>
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	1e59      	subs	r1, r3, #1
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	685b      	ldr	r3, [r3, #4]
 8008730:	005b      	lsls	r3, r3, #1
 8008732:	fbb1 f3f3 	udiv	r3, r1, r3
 8008736:	3301      	adds	r3, #1
 8008738:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800873c:	2b04      	cmp	r3, #4
 800873e:	bf38      	it	cc
 8008740:	2304      	movcc	r3, #4
 8008742:	e04f      	b.n	80087e4 <HAL_I2C_Init+0x1c4>
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	689b      	ldr	r3, [r3, #8]
 8008748:	2b00      	cmp	r3, #0
 800874a:	d111      	bne.n	8008770 <HAL_I2C_Init+0x150>
 800874c:	68fb      	ldr	r3, [r7, #12]
 800874e:	1e58      	subs	r0, r3, #1
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	6859      	ldr	r1, [r3, #4]
 8008754:	460b      	mov	r3, r1
 8008756:	005b      	lsls	r3, r3, #1
 8008758:	440b      	add	r3, r1
 800875a:	fbb0 f3f3 	udiv	r3, r0, r3
 800875e:	3301      	adds	r3, #1
 8008760:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008764:	2b00      	cmp	r3, #0
 8008766:	bf0c      	ite	eq
 8008768:	2301      	moveq	r3, #1
 800876a:	2300      	movne	r3, #0
 800876c:	b2db      	uxtb	r3, r3
 800876e:	e012      	b.n	8008796 <HAL_I2C_Init+0x176>
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	1e58      	subs	r0, r3, #1
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	6859      	ldr	r1, [r3, #4]
 8008778:	460b      	mov	r3, r1
 800877a:	009b      	lsls	r3, r3, #2
 800877c:	440b      	add	r3, r1
 800877e:	0099      	lsls	r1, r3, #2
 8008780:	440b      	add	r3, r1
 8008782:	fbb0 f3f3 	udiv	r3, r0, r3
 8008786:	3301      	adds	r3, #1
 8008788:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800878c:	2b00      	cmp	r3, #0
 800878e:	bf0c      	ite	eq
 8008790:	2301      	moveq	r3, #1
 8008792:	2300      	movne	r3, #0
 8008794:	b2db      	uxtb	r3, r3
 8008796:	2b00      	cmp	r3, #0
 8008798:	d001      	beq.n	800879e <HAL_I2C_Init+0x17e>
 800879a:	2301      	movs	r3, #1
 800879c:	e022      	b.n	80087e4 <HAL_I2C_Init+0x1c4>
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	689b      	ldr	r3, [r3, #8]
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	d10e      	bne.n	80087c4 <HAL_I2C_Init+0x1a4>
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	1e58      	subs	r0, r3, #1
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	6859      	ldr	r1, [r3, #4]
 80087ae:	460b      	mov	r3, r1
 80087b0:	005b      	lsls	r3, r3, #1
 80087b2:	440b      	add	r3, r1
 80087b4:	fbb0 f3f3 	udiv	r3, r0, r3
 80087b8:	3301      	adds	r3, #1
 80087ba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80087be:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80087c2:	e00f      	b.n	80087e4 <HAL_I2C_Init+0x1c4>
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	1e58      	subs	r0, r3, #1
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	6859      	ldr	r1, [r3, #4]
 80087cc:	460b      	mov	r3, r1
 80087ce:	009b      	lsls	r3, r3, #2
 80087d0:	440b      	add	r3, r1
 80087d2:	0099      	lsls	r1, r3, #2
 80087d4:	440b      	add	r3, r1
 80087d6:	fbb0 f3f3 	udiv	r3, r0, r3
 80087da:	3301      	adds	r3, #1
 80087dc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80087e0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80087e4:	6879      	ldr	r1, [r7, #4]
 80087e6:	6809      	ldr	r1, [r1, #0]
 80087e8:	4313      	orrs	r3, r2
 80087ea:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	69da      	ldr	r2, [r3, #28]
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	6a1b      	ldr	r3, [r3, #32]
 80087fe:	431a      	orrs	r2, r3
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	430a      	orrs	r2, r1
 8008806:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	689b      	ldr	r3, [r3, #8]
 800880e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8008812:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8008816:	687a      	ldr	r2, [r7, #4]
 8008818:	6911      	ldr	r1, [r2, #16]
 800881a:	687a      	ldr	r2, [r7, #4]
 800881c:	68d2      	ldr	r2, [r2, #12]
 800881e:	4311      	orrs	r1, r2
 8008820:	687a      	ldr	r2, [r7, #4]
 8008822:	6812      	ldr	r2, [r2, #0]
 8008824:	430b      	orrs	r3, r1
 8008826:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	68db      	ldr	r3, [r3, #12]
 800882e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	695a      	ldr	r2, [r3, #20]
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	699b      	ldr	r3, [r3, #24]
 800883a:	431a      	orrs	r2, r3
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	430a      	orrs	r2, r1
 8008842:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	681a      	ldr	r2, [r3, #0]
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	f042 0201 	orr.w	r2, r2, #1
 8008852:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	2200      	movs	r2, #0
 8008858:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	2220      	movs	r2, #32
 800885e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	2200      	movs	r2, #0
 8008866:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	2200      	movs	r2, #0
 800886c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8008870:	2300      	movs	r3, #0
}
 8008872:	4618      	mov	r0, r3
 8008874:	3710      	adds	r7, #16
 8008876:	46bd      	mov	sp, r7
 8008878:	bd80      	pop	{r7, pc}
 800887a:	bf00      	nop
 800887c:	000186a0 	.word	0x000186a0
 8008880:	001e847f 	.word	0x001e847f
 8008884:	003d08ff 	.word	0x003d08ff
 8008888:	431bde83 	.word	0x431bde83
 800888c:	10624dd3 	.word	0x10624dd3

08008890 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008890:	b580      	push	{r7, lr}
 8008892:	b088      	sub	sp, #32
 8008894:	af02      	add	r7, sp, #8
 8008896:	60f8      	str	r0, [r7, #12]
 8008898:	607a      	str	r2, [r7, #4]
 800889a:	461a      	mov	r2, r3
 800889c:	460b      	mov	r3, r1
 800889e:	817b      	strh	r3, [r7, #10]
 80088a0:	4613      	mov	r3, r2
 80088a2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80088a4:	f7fe fbe8 	bl	8007078 <HAL_GetTick>
 80088a8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80088b0:	b2db      	uxtb	r3, r3
 80088b2:	2b20      	cmp	r3, #32
 80088b4:	f040 80e0 	bne.w	8008a78 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80088b8:	697b      	ldr	r3, [r7, #20]
 80088ba:	9300      	str	r3, [sp, #0]
 80088bc:	2319      	movs	r3, #25
 80088be:	2201      	movs	r2, #1
 80088c0:	4970      	ldr	r1, [pc, #448]	; (8008a84 <HAL_I2C_Master_Transmit+0x1f4>)
 80088c2:	68f8      	ldr	r0, [r7, #12]
 80088c4:	f000 fc58 	bl	8009178 <I2C_WaitOnFlagUntilTimeout>
 80088c8:	4603      	mov	r3, r0
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	d001      	beq.n	80088d2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80088ce:	2302      	movs	r3, #2
 80088d0:	e0d3      	b.n	8008a7a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80088d8:	2b01      	cmp	r3, #1
 80088da:	d101      	bne.n	80088e0 <HAL_I2C_Master_Transmit+0x50>
 80088dc:	2302      	movs	r3, #2
 80088de:	e0cc      	b.n	8008a7a <HAL_I2C_Master_Transmit+0x1ea>
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	2201      	movs	r2, #1
 80088e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	f003 0301 	and.w	r3, r3, #1
 80088f2:	2b01      	cmp	r3, #1
 80088f4:	d007      	beq.n	8008906 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	681a      	ldr	r2, [r3, #0]
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	f042 0201 	orr.w	r2, r2, #1
 8008904:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	681a      	ldr	r2, [r3, #0]
 800890c:	68fb      	ldr	r3, [r7, #12]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008914:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8008916:	68fb      	ldr	r3, [r7, #12]
 8008918:	2221      	movs	r2, #33	; 0x21
 800891a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	2210      	movs	r2, #16
 8008922:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8008926:	68fb      	ldr	r3, [r7, #12]
 8008928:	2200      	movs	r2, #0
 800892a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	687a      	ldr	r2, [r7, #4]
 8008930:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	893a      	ldrh	r2, [r7, #8]
 8008936:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800893c:	b29a      	uxth	r2, r3
 800893e:	68fb      	ldr	r3, [r7, #12]
 8008940:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	4a50      	ldr	r2, [pc, #320]	; (8008a88 <HAL_I2C_Master_Transmit+0x1f8>)
 8008946:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8008948:	8979      	ldrh	r1, [r7, #10]
 800894a:	697b      	ldr	r3, [r7, #20]
 800894c:	6a3a      	ldr	r2, [r7, #32]
 800894e:	68f8      	ldr	r0, [r7, #12]
 8008950:	f000 fac2 	bl	8008ed8 <I2C_MasterRequestWrite>
 8008954:	4603      	mov	r3, r0
 8008956:	2b00      	cmp	r3, #0
 8008958:	d001      	beq.n	800895e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800895a:	2301      	movs	r3, #1
 800895c:	e08d      	b.n	8008a7a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800895e:	2300      	movs	r3, #0
 8008960:	613b      	str	r3, [r7, #16]
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	695b      	ldr	r3, [r3, #20]
 8008968:	613b      	str	r3, [r7, #16]
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	699b      	ldr	r3, [r3, #24]
 8008970:	613b      	str	r3, [r7, #16]
 8008972:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8008974:	e066      	b.n	8008a44 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008976:	697a      	ldr	r2, [r7, #20]
 8008978:	6a39      	ldr	r1, [r7, #32]
 800897a:	68f8      	ldr	r0, [r7, #12]
 800897c:	f000 fcd2 	bl	8009324 <I2C_WaitOnTXEFlagUntilTimeout>
 8008980:	4603      	mov	r3, r0
 8008982:	2b00      	cmp	r3, #0
 8008984:	d00d      	beq.n	80089a2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800898a:	2b04      	cmp	r3, #4
 800898c:	d107      	bne.n	800899e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800898e:	68fb      	ldr	r3, [r7, #12]
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	681a      	ldr	r2, [r3, #0]
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800899c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800899e:	2301      	movs	r3, #1
 80089a0:	e06b      	b.n	8008a7a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80089a2:	68fb      	ldr	r3, [r7, #12]
 80089a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089a6:	781a      	ldrb	r2, [r3, #0]
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089b2:	1c5a      	adds	r2, r3, #1
 80089b4:	68fb      	ldr	r3, [r7, #12]
 80089b6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80089bc:	b29b      	uxth	r3, r3
 80089be:	3b01      	subs	r3, #1
 80089c0:	b29a      	uxth	r2, r3
 80089c2:	68fb      	ldr	r3, [r7, #12]
 80089c4:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80089c6:	68fb      	ldr	r3, [r7, #12]
 80089c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80089ca:	3b01      	subs	r3, #1
 80089cc:	b29a      	uxth	r2, r3
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	695b      	ldr	r3, [r3, #20]
 80089d8:	f003 0304 	and.w	r3, r3, #4
 80089dc:	2b04      	cmp	r3, #4
 80089de:	d11b      	bne.n	8008a18 <HAL_I2C_Master_Transmit+0x188>
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80089e4:	2b00      	cmp	r3, #0
 80089e6:	d017      	beq.n	8008a18 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80089e8:	68fb      	ldr	r3, [r7, #12]
 80089ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089ec:	781a      	ldrb	r2, [r3, #0]
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089f8:	1c5a      	adds	r2, r3, #1
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008a02:	b29b      	uxth	r3, r3
 8008a04:	3b01      	subs	r3, #1
 8008a06:	b29a      	uxth	r2, r3
 8008a08:	68fb      	ldr	r3, [r7, #12]
 8008a0a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8008a0c:	68fb      	ldr	r3, [r7, #12]
 8008a0e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008a10:	3b01      	subs	r3, #1
 8008a12:	b29a      	uxth	r2, r3
 8008a14:	68fb      	ldr	r3, [r7, #12]
 8008a16:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008a18:	697a      	ldr	r2, [r7, #20]
 8008a1a:	6a39      	ldr	r1, [r7, #32]
 8008a1c:	68f8      	ldr	r0, [r7, #12]
 8008a1e:	f000 fcc2 	bl	80093a6 <I2C_WaitOnBTFFlagUntilTimeout>
 8008a22:	4603      	mov	r3, r0
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	d00d      	beq.n	8008a44 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008a28:	68fb      	ldr	r3, [r7, #12]
 8008a2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a2c:	2b04      	cmp	r3, #4
 8008a2e:	d107      	bne.n	8008a40 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	681a      	ldr	r2, [r3, #0]
 8008a36:	68fb      	ldr	r3, [r7, #12]
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008a3e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8008a40:	2301      	movs	r3, #1
 8008a42:	e01a      	b.n	8008a7a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8008a44:	68fb      	ldr	r3, [r7, #12]
 8008a46:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	d194      	bne.n	8008976 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	681a      	ldr	r2, [r3, #0]
 8008a52:	68fb      	ldr	r3, [r7, #12]
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008a5a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008a5c:	68fb      	ldr	r3, [r7, #12]
 8008a5e:	2220      	movs	r2, #32
 8008a60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8008a64:	68fb      	ldr	r3, [r7, #12]
 8008a66:	2200      	movs	r2, #0
 8008a68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008a6c:	68fb      	ldr	r3, [r7, #12]
 8008a6e:	2200      	movs	r2, #0
 8008a70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8008a74:	2300      	movs	r3, #0
 8008a76:	e000      	b.n	8008a7a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8008a78:	2302      	movs	r3, #2
  }
}
 8008a7a:	4618      	mov	r0, r3
 8008a7c:	3718      	adds	r7, #24
 8008a7e:	46bd      	mov	sp, r7
 8008a80:	bd80      	pop	{r7, pc}
 8008a82:	bf00      	nop
 8008a84:	00100002 	.word	0x00100002
 8008a88:	ffff0000 	.word	0xffff0000

08008a8c <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008a8c:	b580      	push	{r7, lr}
 8008a8e:	b08c      	sub	sp, #48	; 0x30
 8008a90:	af02      	add	r7, sp, #8
 8008a92:	60f8      	str	r0, [r7, #12]
 8008a94:	607a      	str	r2, [r7, #4]
 8008a96:	461a      	mov	r2, r3
 8008a98:	460b      	mov	r3, r1
 8008a9a:	817b      	strh	r3, [r7, #10]
 8008a9c:	4613      	mov	r3, r2
 8008a9e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8008aa0:	f7fe faea 	bl	8007078 <HAL_GetTick>
 8008aa4:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008aa6:	68fb      	ldr	r3, [r7, #12]
 8008aa8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008aac:	b2db      	uxtb	r3, r3
 8008aae:	2b20      	cmp	r3, #32
 8008ab0:	f040 820b 	bne.w	8008eca <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8008ab4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ab6:	9300      	str	r3, [sp, #0]
 8008ab8:	2319      	movs	r3, #25
 8008aba:	2201      	movs	r2, #1
 8008abc:	497c      	ldr	r1, [pc, #496]	; (8008cb0 <HAL_I2C_Master_Receive+0x224>)
 8008abe:	68f8      	ldr	r0, [r7, #12]
 8008ac0:	f000 fb5a 	bl	8009178 <I2C_WaitOnFlagUntilTimeout>
 8008ac4:	4603      	mov	r3, r0
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	d001      	beq.n	8008ace <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8008aca:	2302      	movs	r3, #2
 8008acc:	e1fe      	b.n	8008ecc <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008ace:	68fb      	ldr	r3, [r7, #12]
 8008ad0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008ad4:	2b01      	cmp	r3, #1
 8008ad6:	d101      	bne.n	8008adc <HAL_I2C_Master_Receive+0x50>
 8008ad8:	2302      	movs	r3, #2
 8008ada:	e1f7      	b.n	8008ecc <HAL_I2C_Master_Receive+0x440>
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	2201      	movs	r2, #1
 8008ae0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	f003 0301 	and.w	r3, r3, #1
 8008aee:	2b01      	cmp	r3, #1
 8008af0:	d007      	beq.n	8008b02 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8008af2:	68fb      	ldr	r3, [r7, #12]
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	681a      	ldr	r2, [r3, #0]
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	f042 0201 	orr.w	r2, r2, #1
 8008b00:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	681a      	ldr	r2, [r3, #0]
 8008b08:	68fb      	ldr	r3, [r7, #12]
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008b10:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8008b12:	68fb      	ldr	r3, [r7, #12]
 8008b14:	2222      	movs	r2, #34	; 0x22
 8008b16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8008b1a:	68fb      	ldr	r3, [r7, #12]
 8008b1c:	2210      	movs	r2, #16
 8008b1e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	2200      	movs	r2, #0
 8008b26:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8008b28:	68fb      	ldr	r3, [r7, #12]
 8008b2a:	687a      	ldr	r2, [r7, #4]
 8008b2c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	893a      	ldrh	r2, [r7, #8]
 8008b32:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008b38:	b29a      	uxth	r2, r3
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008b3e:	68fb      	ldr	r3, [r7, #12]
 8008b40:	4a5c      	ldr	r2, [pc, #368]	; (8008cb4 <HAL_I2C_Master_Receive+0x228>)
 8008b42:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8008b44:	8979      	ldrh	r1, [r7, #10]
 8008b46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b48:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008b4a:	68f8      	ldr	r0, [r7, #12]
 8008b4c:	f000 fa46 	bl	8008fdc <I2C_MasterRequestRead>
 8008b50:	4603      	mov	r3, r0
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	d001      	beq.n	8008b5a <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8008b56:	2301      	movs	r3, #1
 8008b58:	e1b8      	b.n	8008ecc <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 8008b5a:	68fb      	ldr	r3, [r7, #12]
 8008b5c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	d113      	bne.n	8008b8a <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008b62:	2300      	movs	r3, #0
 8008b64:	623b      	str	r3, [r7, #32]
 8008b66:	68fb      	ldr	r3, [r7, #12]
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	695b      	ldr	r3, [r3, #20]
 8008b6c:	623b      	str	r3, [r7, #32]
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	699b      	ldr	r3, [r3, #24]
 8008b74:	623b      	str	r3, [r7, #32]
 8008b76:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008b78:	68fb      	ldr	r3, [r7, #12]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	681a      	ldr	r2, [r3, #0]
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008b86:	601a      	str	r2, [r3, #0]
 8008b88:	e18c      	b.n	8008ea4 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008b8e:	2b01      	cmp	r3, #1
 8008b90:	d11b      	bne.n	8008bca <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008b92:	68fb      	ldr	r3, [r7, #12]
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	681a      	ldr	r2, [r3, #0]
 8008b98:	68fb      	ldr	r3, [r7, #12]
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008ba0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008ba2:	2300      	movs	r3, #0
 8008ba4:	61fb      	str	r3, [r7, #28]
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	695b      	ldr	r3, [r3, #20]
 8008bac:	61fb      	str	r3, [r7, #28]
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	699b      	ldr	r3, [r3, #24]
 8008bb4:	61fb      	str	r3, [r7, #28]
 8008bb6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	681a      	ldr	r2, [r3, #0]
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008bc6:	601a      	str	r2, [r3, #0]
 8008bc8:	e16c      	b.n	8008ea4 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8008bca:	68fb      	ldr	r3, [r7, #12]
 8008bcc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008bce:	2b02      	cmp	r3, #2
 8008bd0:	d11b      	bne.n	8008c0a <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008bd2:	68fb      	ldr	r3, [r7, #12]
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	681a      	ldr	r2, [r3, #0]
 8008bd8:	68fb      	ldr	r3, [r7, #12]
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008be0:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	681a      	ldr	r2, [r3, #0]
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	681b      	ldr	r3, [r3, #0]
 8008bec:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008bf0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008bf2:	2300      	movs	r3, #0
 8008bf4:	61bb      	str	r3, [r7, #24]
 8008bf6:	68fb      	ldr	r3, [r7, #12]
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	695b      	ldr	r3, [r3, #20]
 8008bfc:	61bb      	str	r3, [r7, #24]
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	699b      	ldr	r3, [r3, #24]
 8008c04:	61bb      	str	r3, [r7, #24]
 8008c06:	69bb      	ldr	r3, [r7, #24]
 8008c08:	e14c      	b.n	8008ea4 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	681a      	ldr	r2, [r3, #0]
 8008c10:	68fb      	ldr	r3, [r7, #12]
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008c18:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008c1a:	2300      	movs	r3, #0
 8008c1c:	617b      	str	r3, [r7, #20]
 8008c1e:	68fb      	ldr	r3, [r7, #12]
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	695b      	ldr	r3, [r3, #20]
 8008c24:	617b      	str	r3, [r7, #20]
 8008c26:	68fb      	ldr	r3, [r7, #12]
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	699b      	ldr	r3, [r3, #24]
 8008c2c:	617b      	str	r3, [r7, #20]
 8008c2e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8008c30:	e138      	b.n	8008ea4 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8008c32:	68fb      	ldr	r3, [r7, #12]
 8008c34:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008c36:	2b03      	cmp	r3, #3
 8008c38:	f200 80f1 	bhi.w	8008e1e <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008c40:	2b01      	cmp	r3, #1
 8008c42:	d123      	bne.n	8008c8c <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008c44:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008c46:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008c48:	68f8      	ldr	r0, [r7, #12]
 8008c4a:	f000 fbed 	bl	8009428 <I2C_WaitOnRXNEFlagUntilTimeout>
 8008c4e:	4603      	mov	r3, r0
 8008c50:	2b00      	cmp	r3, #0
 8008c52:	d001      	beq.n	8008c58 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8008c54:	2301      	movs	r3, #1
 8008c56:	e139      	b.n	8008ecc <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	691a      	ldr	r2, [r3, #16]
 8008c5e:	68fb      	ldr	r3, [r7, #12]
 8008c60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c62:	b2d2      	uxtb	r2, r2
 8008c64:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c6a:	1c5a      	adds	r2, r3, #1
 8008c6c:	68fb      	ldr	r3, [r7, #12]
 8008c6e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008c70:	68fb      	ldr	r3, [r7, #12]
 8008c72:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008c74:	3b01      	subs	r3, #1
 8008c76:	b29a      	uxth	r2, r3
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008c80:	b29b      	uxth	r3, r3
 8008c82:	3b01      	subs	r3, #1
 8008c84:	b29a      	uxth	r2, r3
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	855a      	strh	r2, [r3, #42]	; 0x2a
 8008c8a:	e10b      	b.n	8008ea4 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008c90:	2b02      	cmp	r3, #2
 8008c92:	d14e      	bne.n	8008d32 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8008c94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c96:	9300      	str	r3, [sp, #0]
 8008c98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c9a:	2200      	movs	r2, #0
 8008c9c:	4906      	ldr	r1, [pc, #24]	; (8008cb8 <HAL_I2C_Master_Receive+0x22c>)
 8008c9e:	68f8      	ldr	r0, [r7, #12]
 8008ca0:	f000 fa6a 	bl	8009178 <I2C_WaitOnFlagUntilTimeout>
 8008ca4:	4603      	mov	r3, r0
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	d008      	beq.n	8008cbc <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8008caa:	2301      	movs	r3, #1
 8008cac:	e10e      	b.n	8008ecc <HAL_I2C_Master_Receive+0x440>
 8008cae:	bf00      	nop
 8008cb0:	00100002 	.word	0x00100002
 8008cb4:	ffff0000 	.word	0xffff0000
 8008cb8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008cbc:	68fb      	ldr	r3, [r7, #12]
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	681a      	ldr	r2, [r3, #0]
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008cca:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008ccc:	68fb      	ldr	r3, [r7, #12]
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	691a      	ldr	r2, [r3, #16]
 8008cd2:	68fb      	ldr	r3, [r7, #12]
 8008cd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008cd6:	b2d2      	uxtb	r2, r2
 8008cd8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008cda:	68fb      	ldr	r3, [r7, #12]
 8008cdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008cde:	1c5a      	adds	r2, r3, #1
 8008ce0:	68fb      	ldr	r3, [r7, #12]
 8008ce2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008ce4:	68fb      	ldr	r3, [r7, #12]
 8008ce6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008ce8:	3b01      	subs	r3, #1
 8008cea:	b29a      	uxth	r2, r3
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008cf0:	68fb      	ldr	r3, [r7, #12]
 8008cf2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008cf4:	b29b      	uxth	r3, r3
 8008cf6:	3b01      	subs	r3, #1
 8008cf8:	b29a      	uxth	r2, r3
 8008cfa:	68fb      	ldr	r3, [r7, #12]
 8008cfc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008cfe:	68fb      	ldr	r3, [r7, #12]
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	691a      	ldr	r2, [r3, #16]
 8008d04:	68fb      	ldr	r3, [r7, #12]
 8008d06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d08:	b2d2      	uxtb	r2, r2
 8008d0a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d10:	1c5a      	adds	r2, r3, #1
 8008d12:	68fb      	ldr	r3, [r7, #12]
 8008d14:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008d1a:	3b01      	subs	r3, #1
 8008d1c:	b29a      	uxth	r2, r3
 8008d1e:	68fb      	ldr	r3, [r7, #12]
 8008d20:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008d22:	68fb      	ldr	r3, [r7, #12]
 8008d24:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008d26:	b29b      	uxth	r3, r3
 8008d28:	3b01      	subs	r3, #1
 8008d2a:	b29a      	uxth	r2, r3
 8008d2c:	68fb      	ldr	r3, [r7, #12]
 8008d2e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8008d30:	e0b8      	b.n	8008ea4 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8008d32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d34:	9300      	str	r3, [sp, #0]
 8008d36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d38:	2200      	movs	r2, #0
 8008d3a:	4966      	ldr	r1, [pc, #408]	; (8008ed4 <HAL_I2C_Master_Receive+0x448>)
 8008d3c:	68f8      	ldr	r0, [r7, #12]
 8008d3e:	f000 fa1b 	bl	8009178 <I2C_WaitOnFlagUntilTimeout>
 8008d42:	4603      	mov	r3, r0
 8008d44:	2b00      	cmp	r3, #0
 8008d46:	d001      	beq.n	8008d4c <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8008d48:	2301      	movs	r3, #1
 8008d4a:	e0bf      	b.n	8008ecc <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008d4c:	68fb      	ldr	r3, [r7, #12]
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	681a      	ldr	r2, [r3, #0]
 8008d52:	68fb      	ldr	r3, [r7, #12]
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008d5a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008d5c:	68fb      	ldr	r3, [r7, #12]
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	691a      	ldr	r2, [r3, #16]
 8008d62:	68fb      	ldr	r3, [r7, #12]
 8008d64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d66:	b2d2      	uxtb	r2, r2
 8008d68:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008d6a:	68fb      	ldr	r3, [r7, #12]
 8008d6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d6e:	1c5a      	adds	r2, r3, #1
 8008d70:	68fb      	ldr	r3, [r7, #12]
 8008d72:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008d78:	3b01      	subs	r3, #1
 8008d7a:	b29a      	uxth	r2, r3
 8008d7c:	68fb      	ldr	r3, [r7, #12]
 8008d7e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008d84:	b29b      	uxth	r3, r3
 8008d86:	3b01      	subs	r3, #1
 8008d88:	b29a      	uxth	r2, r3
 8008d8a:	68fb      	ldr	r3, [r7, #12]
 8008d8c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8008d8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d90:	9300      	str	r3, [sp, #0]
 8008d92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d94:	2200      	movs	r2, #0
 8008d96:	494f      	ldr	r1, [pc, #316]	; (8008ed4 <HAL_I2C_Master_Receive+0x448>)
 8008d98:	68f8      	ldr	r0, [r7, #12]
 8008d9a:	f000 f9ed 	bl	8009178 <I2C_WaitOnFlagUntilTimeout>
 8008d9e:	4603      	mov	r3, r0
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	d001      	beq.n	8008da8 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8008da4:	2301      	movs	r3, #1
 8008da6:	e091      	b.n	8008ecc <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	681a      	ldr	r2, [r3, #0]
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008db6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008db8:	68fb      	ldr	r3, [r7, #12]
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	691a      	ldr	r2, [r3, #16]
 8008dbe:	68fb      	ldr	r3, [r7, #12]
 8008dc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008dc2:	b2d2      	uxtb	r2, r2
 8008dc4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008dc6:	68fb      	ldr	r3, [r7, #12]
 8008dc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008dca:	1c5a      	adds	r2, r3, #1
 8008dcc:	68fb      	ldr	r3, [r7, #12]
 8008dce:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008dd0:	68fb      	ldr	r3, [r7, #12]
 8008dd2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008dd4:	3b01      	subs	r3, #1
 8008dd6:	b29a      	uxth	r2, r3
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008de0:	b29b      	uxth	r3, r3
 8008de2:	3b01      	subs	r3, #1
 8008de4:	b29a      	uxth	r2, r3
 8008de6:	68fb      	ldr	r3, [r7, #12]
 8008de8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008dea:	68fb      	ldr	r3, [r7, #12]
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	691a      	ldr	r2, [r3, #16]
 8008df0:	68fb      	ldr	r3, [r7, #12]
 8008df2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008df4:	b2d2      	uxtb	r2, r2
 8008df6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008df8:	68fb      	ldr	r3, [r7, #12]
 8008dfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008dfc:	1c5a      	adds	r2, r3, #1
 8008dfe:	68fb      	ldr	r3, [r7, #12]
 8008e00:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008e02:	68fb      	ldr	r3, [r7, #12]
 8008e04:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008e06:	3b01      	subs	r3, #1
 8008e08:	b29a      	uxth	r2, r3
 8008e0a:	68fb      	ldr	r3, [r7, #12]
 8008e0c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008e0e:	68fb      	ldr	r3, [r7, #12]
 8008e10:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008e12:	b29b      	uxth	r3, r3
 8008e14:	3b01      	subs	r3, #1
 8008e16:	b29a      	uxth	r2, r3
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	855a      	strh	r2, [r3, #42]	; 0x2a
 8008e1c:	e042      	b.n	8008ea4 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008e1e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008e20:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008e22:	68f8      	ldr	r0, [r7, #12]
 8008e24:	f000 fb00 	bl	8009428 <I2C_WaitOnRXNEFlagUntilTimeout>
 8008e28:	4603      	mov	r3, r0
 8008e2a:	2b00      	cmp	r3, #0
 8008e2c:	d001      	beq.n	8008e32 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8008e2e:	2301      	movs	r3, #1
 8008e30:	e04c      	b.n	8008ecc <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008e32:	68fb      	ldr	r3, [r7, #12]
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	691a      	ldr	r2, [r3, #16]
 8008e38:	68fb      	ldr	r3, [r7, #12]
 8008e3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e3c:	b2d2      	uxtb	r2, r2
 8008e3e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8008e40:	68fb      	ldr	r3, [r7, #12]
 8008e42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e44:	1c5a      	adds	r2, r3, #1
 8008e46:	68fb      	ldr	r3, [r7, #12]
 8008e48:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8008e4a:	68fb      	ldr	r3, [r7, #12]
 8008e4c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008e4e:	3b01      	subs	r3, #1
 8008e50:	b29a      	uxth	r2, r3
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008e5a:	b29b      	uxth	r3, r3
 8008e5c:	3b01      	subs	r3, #1
 8008e5e:	b29a      	uxth	r2, r3
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8008e64:	68fb      	ldr	r3, [r7, #12]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	695b      	ldr	r3, [r3, #20]
 8008e6a:	f003 0304 	and.w	r3, r3, #4
 8008e6e:	2b04      	cmp	r3, #4
 8008e70:	d118      	bne.n	8008ea4 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	691a      	ldr	r2, [r3, #16]
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e7c:	b2d2      	uxtb	r2, r2
 8008e7e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008e80:	68fb      	ldr	r3, [r7, #12]
 8008e82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e84:	1c5a      	adds	r2, r3, #1
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008e8a:	68fb      	ldr	r3, [r7, #12]
 8008e8c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008e8e:	3b01      	subs	r3, #1
 8008e90:	b29a      	uxth	r2, r3
 8008e92:	68fb      	ldr	r3, [r7, #12]
 8008e94:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008e96:	68fb      	ldr	r3, [r7, #12]
 8008e98:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008e9a:	b29b      	uxth	r3, r3
 8008e9c:	3b01      	subs	r3, #1
 8008e9e:	b29a      	uxth	r2, r3
 8008ea0:	68fb      	ldr	r3, [r7, #12]
 8008ea2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008ea8:	2b00      	cmp	r3, #0
 8008eaa:	f47f aec2 	bne.w	8008c32 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8008eae:	68fb      	ldr	r3, [r7, #12]
 8008eb0:	2220      	movs	r2, #32
 8008eb2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8008eb6:	68fb      	ldr	r3, [r7, #12]
 8008eb8:	2200      	movs	r2, #0
 8008eba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	2200      	movs	r2, #0
 8008ec2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8008ec6:	2300      	movs	r3, #0
 8008ec8:	e000      	b.n	8008ecc <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8008eca:	2302      	movs	r3, #2
  }
}
 8008ecc:	4618      	mov	r0, r3
 8008ece:	3728      	adds	r7, #40	; 0x28
 8008ed0:	46bd      	mov	sp, r7
 8008ed2:	bd80      	pop	{r7, pc}
 8008ed4:	00010004 	.word	0x00010004

08008ed8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8008ed8:	b580      	push	{r7, lr}
 8008eda:	b088      	sub	sp, #32
 8008edc:	af02      	add	r7, sp, #8
 8008ede:	60f8      	str	r0, [r7, #12]
 8008ee0:	607a      	str	r2, [r7, #4]
 8008ee2:	603b      	str	r3, [r7, #0]
 8008ee4:	460b      	mov	r3, r1
 8008ee6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8008ee8:	68fb      	ldr	r3, [r7, #12]
 8008eea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008eec:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8008eee:	697b      	ldr	r3, [r7, #20]
 8008ef0:	2b08      	cmp	r3, #8
 8008ef2:	d006      	beq.n	8008f02 <I2C_MasterRequestWrite+0x2a>
 8008ef4:	697b      	ldr	r3, [r7, #20]
 8008ef6:	2b01      	cmp	r3, #1
 8008ef8:	d003      	beq.n	8008f02 <I2C_MasterRequestWrite+0x2a>
 8008efa:	697b      	ldr	r3, [r7, #20]
 8008efc:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8008f00:	d108      	bne.n	8008f14 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008f02:	68fb      	ldr	r3, [r7, #12]
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	681a      	ldr	r2, [r3, #0]
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008f10:	601a      	str	r2, [r3, #0]
 8008f12:	e00b      	b.n	8008f2c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f18:	2b12      	cmp	r3, #18
 8008f1a:	d107      	bne.n	8008f2c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	681a      	ldr	r2, [r3, #0]
 8008f22:	68fb      	ldr	r3, [r7, #12]
 8008f24:	681b      	ldr	r3, [r3, #0]
 8008f26:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008f2a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008f2c:	683b      	ldr	r3, [r7, #0]
 8008f2e:	9300      	str	r3, [sp, #0]
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	2200      	movs	r2, #0
 8008f34:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8008f38:	68f8      	ldr	r0, [r7, #12]
 8008f3a:	f000 f91d 	bl	8009178 <I2C_WaitOnFlagUntilTimeout>
 8008f3e:	4603      	mov	r3, r0
 8008f40:	2b00      	cmp	r3, #0
 8008f42:	d00d      	beq.n	8008f60 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008f4e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008f52:	d103      	bne.n	8008f5c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008f5a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8008f5c:	2303      	movs	r3, #3
 8008f5e:	e035      	b.n	8008fcc <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008f60:	68fb      	ldr	r3, [r7, #12]
 8008f62:	691b      	ldr	r3, [r3, #16]
 8008f64:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008f68:	d108      	bne.n	8008f7c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8008f6a:	897b      	ldrh	r3, [r7, #10]
 8008f6c:	b2db      	uxtb	r3, r3
 8008f6e:	461a      	mov	r2, r3
 8008f70:	68fb      	ldr	r3, [r7, #12]
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8008f78:	611a      	str	r2, [r3, #16]
 8008f7a:	e01b      	b.n	8008fb4 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8008f7c:	897b      	ldrh	r3, [r7, #10]
 8008f7e:	11db      	asrs	r3, r3, #7
 8008f80:	b2db      	uxtb	r3, r3
 8008f82:	f003 0306 	and.w	r3, r3, #6
 8008f86:	b2db      	uxtb	r3, r3
 8008f88:	f063 030f 	orn	r3, r3, #15
 8008f8c:	b2da      	uxtb	r2, r3
 8008f8e:	68fb      	ldr	r3, [r7, #12]
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8008f94:	683b      	ldr	r3, [r7, #0]
 8008f96:	687a      	ldr	r2, [r7, #4]
 8008f98:	490e      	ldr	r1, [pc, #56]	; (8008fd4 <I2C_MasterRequestWrite+0xfc>)
 8008f9a:	68f8      	ldr	r0, [r7, #12]
 8008f9c:	f000 f943 	bl	8009226 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008fa0:	4603      	mov	r3, r0
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	d001      	beq.n	8008faa <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8008fa6:	2301      	movs	r3, #1
 8008fa8:	e010      	b.n	8008fcc <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8008faa:	897b      	ldrh	r3, [r7, #10]
 8008fac:	b2da      	uxtb	r2, r3
 8008fae:	68fb      	ldr	r3, [r7, #12]
 8008fb0:	681b      	ldr	r3, [r3, #0]
 8008fb2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008fb4:	683b      	ldr	r3, [r7, #0]
 8008fb6:	687a      	ldr	r2, [r7, #4]
 8008fb8:	4907      	ldr	r1, [pc, #28]	; (8008fd8 <I2C_MasterRequestWrite+0x100>)
 8008fba:	68f8      	ldr	r0, [r7, #12]
 8008fbc:	f000 f933 	bl	8009226 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008fc0:	4603      	mov	r3, r0
 8008fc2:	2b00      	cmp	r3, #0
 8008fc4:	d001      	beq.n	8008fca <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8008fc6:	2301      	movs	r3, #1
 8008fc8:	e000      	b.n	8008fcc <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8008fca:	2300      	movs	r3, #0
}
 8008fcc:	4618      	mov	r0, r3
 8008fce:	3718      	adds	r7, #24
 8008fd0:	46bd      	mov	sp, r7
 8008fd2:	bd80      	pop	{r7, pc}
 8008fd4:	00010008 	.word	0x00010008
 8008fd8:	00010002 	.word	0x00010002

08008fdc <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8008fdc:	b580      	push	{r7, lr}
 8008fde:	b088      	sub	sp, #32
 8008fe0:	af02      	add	r7, sp, #8
 8008fe2:	60f8      	str	r0, [r7, #12]
 8008fe4:	607a      	str	r2, [r7, #4]
 8008fe6:	603b      	str	r3, [r7, #0]
 8008fe8:	460b      	mov	r3, r1
 8008fea:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8008fec:	68fb      	ldr	r3, [r7, #12]
 8008fee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ff0:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	681a      	ldr	r2, [r3, #0]
 8008ff8:	68fb      	ldr	r3, [r7, #12]
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8009000:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8009002:	697b      	ldr	r3, [r7, #20]
 8009004:	2b08      	cmp	r3, #8
 8009006:	d006      	beq.n	8009016 <I2C_MasterRequestRead+0x3a>
 8009008:	697b      	ldr	r3, [r7, #20]
 800900a:	2b01      	cmp	r3, #1
 800900c:	d003      	beq.n	8009016 <I2C_MasterRequestRead+0x3a>
 800900e:	697b      	ldr	r3, [r7, #20]
 8009010:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8009014:	d108      	bne.n	8009028 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009016:	68fb      	ldr	r3, [r7, #12]
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	681a      	ldr	r2, [r3, #0]
 800901c:	68fb      	ldr	r3, [r7, #12]
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009024:	601a      	str	r2, [r3, #0]
 8009026:	e00b      	b.n	8009040 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8009028:	68fb      	ldr	r3, [r7, #12]
 800902a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800902c:	2b11      	cmp	r3, #17
 800902e:	d107      	bne.n	8009040 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009030:	68fb      	ldr	r3, [r7, #12]
 8009032:	681b      	ldr	r3, [r3, #0]
 8009034:	681a      	ldr	r2, [r3, #0]
 8009036:	68fb      	ldr	r3, [r7, #12]
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800903e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8009040:	683b      	ldr	r3, [r7, #0]
 8009042:	9300      	str	r3, [sp, #0]
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	2200      	movs	r2, #0
 8009048:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800904c:	68f8      	ldr	r0, [r7, #12]
 800904e:	f000 f893 	bl	8009178 <I2C_WaitOnFlagUntilTimeout>
 8009052:	4603      	mov	r3, r0
 8009054:	2b00      	cmp	r3, #0
 8009056:	d00d      	beq.n	8009074 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8009058:	68fb      	ldr	r3, [r7, #12]
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009062:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009066:	d103      	bne.n	8009070 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8009068:	68fb      	ldr	r3, [r7, #12]
 800906a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800906e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8009070:	2303      	movs	r3, #3
 8009072:	e079      	b.n	8009168 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	691b      	ldr	r3, [r3, #16]
 8009078:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800907c:	d108      	bne.n	8009090 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800907e:	897b      	ldrh	r3, [r7, #10]
 8009080:	b2db      	uxtb	r3, r3
 8009082:	f043 0301 	orr.w	r3, r3, #1
 8009086:	b2da      	uxtb	r2, r3
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	611a      	str	r2, [r3, #16]
 800908e:	e05f      	b.n	8009150 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8009090:	897b      	ldrh	r3, [r7, #10]
 8009092:	11db      	asrs	r3, r3, #7
 8009094:	b2db      	uxtb	r3, r3
 8009096:	f003 0306 	and.w	r3, r3, #6
 800909a:	b2db      	uxtb	r3, r3
 800909c:	f063 030f 	orn	r3, r3, #15
 80090a0:	b2da      	uxtb	r2, r3
 80090a2:	68fb      	ldr	r3, [r7, #12]
 80090a4:	681b      	ldr	r3, [r3, #0]
 80090a6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80090a8:	683b      	ldr	r3, [r7, #0]
 80090aa:	687a      	ldr	r2, [r7, #4]
 80090ac:	4930      	ldr	r1, [pc, #192]	; (8009170 <I2C_MasterRequestRead+0x194>)
 80090ae:	68f8      	ldr	r0, [r7, #12]
 80090b0:	f000 f8b9 	bl	8009226 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80090b4:	4603      	mov	r3, r0
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	d001      	beq.n	80090be <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80090ba:	2301      	movs	r3, #1
 80090bc:	e054      	b.n	8009168 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80090be:	897b      	ldrh	r3, [r7, #10]
 80090c0:	b2da      	uxtb	r2, r3
 80090c2:	68fb      	ldr	r3, [r7, #12]
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80090c8:	683b      	ldr	r3, [r7, #0]
 80090ca:	687a      	ldr	r2, [r7, #4]
 80090cc:	4929      	ldr	r1, [pc, #164]	; (8009174 <I2C_MasterRequestRead+0x198>)
 80090ce:	68f8      	ldr	r0, [r7, #12]
 80090d0:	f000 f8a9 	bl	8009226 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80090d4:	4603      	mov	r3, r0
 80090d6:	2b00      	cmp	r3, #0
 80090d8:	d001      	beq.n	80090de <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80090da:	2301      	movs	r3, #1
 80090dc:	e044      	b.n	8009168 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80090de:	2300      	movs	r3, #0
 80090e0:	613b      	str	r3, [r7, #16]
 80090e2:	68fb      	ldr	r3, [r7, #12]
 80090e4:	681b      	ldr	r3, [r3, #0]
 80090e6:	695b      	ldr	r3, [r3, #20]
 80090e8:	613b      	str	r3, [r7, #16]
 80090ea:	68fb      	ldr	r3, [r7, #12]
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	699b      	ldr	r3, [r3, #24]
 80090f0:	613b      	str	r3, [r7, #16]
 80090f2:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	681a      	ldr	r2, [r3, #0]
 80090fa:	68fb      	ldr	r3, [r7, #12]
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009102:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8009104:	683b      	ldr	r3, [r7, #0]
 8009106:	9300      	str	r3, [sp, #0]
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	2200      	movs	r2, #0
 800910c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8009110:	68f8      	ldr	r0, [r7, #12]
 8009112:	f000 f831 	bl	8009178 <I2C_WaitOnFlagUntilTimeout>
 8009116:	4603      	mov	r3, r0
 8009118:	2b00      	cmp	r3, #0
 800911a:	d00d      	beq.n	8009138 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800911c:	68fb      	ldr	r3, [r7, #12]
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	681b      	ldr	r3, [r3, #0]
 8009122:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009126:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800912a:	d103      	bne.n	8009134 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800912c:	68fb      	ldr	r3, [r7, #12]
 800912e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009132:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8009134:	2303      	movs	r3, #3
 8009136:	e017      	b.n	8009168 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8009138:	897b      	ldrh	r3, [r7, #10]
 800913a:	11db      	asrs	r3, r3, #7
 800913c:	b2db      	uxtb	r3, r3
 800913e:	f003 0306 	and.w	r3, r3, #6
 8009142:	b2db      	uxtb	r3, r3
 8009144:	f063 030e 	orn	r3, r3, #14
 8009148:	b2da      	uxtb	r2, r3
 800914a:	68fb      	ldr	r3, [r7, #12]
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8009150:	683b      	ldr	r3, [r7, #0]
 8009152:	687a      	ldr	r2, [r7, #4]
 8009154:	4907      	ldr	r1, [pc, #28]	; (8009174 <I2C_MasterRequestRead+0x198>)
 8009156:	68f8      	ldr	r0, [r7, #12]
 8009158:	f000 f865 	bl	8009226 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800915c:	4603      	mov	r3, r0
 800915e:	2b00      	cmp	r3, #0
 8009160:	d001      	beq.n	8009166 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8009162:	2301      	movs	r3, #1
 8009164:	e000      	b.n	8009168 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8009166:	2300      	movs	r3, #0
}
 8009168:	4618      	mov	r0, r3
 800916a:	3718      	adds	r7, #24
 800916c:	46bd      	mov	sp, r7
 800916e:	bd80      	pop	{r7, pc}
 8009170:	00010008 	.word	0x00010008
 8009174:	00010002 	.word	0x00010002

08009178 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8009178:	b580      	push	{r7, lr}
 800917a:	b084      	sub	sp, #16
 800917c:	af00      	add	r7, sp, #0
 800917e:	60f8      	str	r0, [r7, #12]
 8009180:	60b9      	str	r1, [r7, #8]
 8009182:	603b      	str	r3, [r7, #0]
 8009184:	4613      	mov	r3, r2
 8009186:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009188:	e025      	b.n	80091d6 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800918a:	683b      	ldr	r3, [r7, #0]
 800918c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009190:	d021      	beq.n	80091d6 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009192:	f7fd ff71 	bl	8007078 <HAL_GetTick>
 8009196:	4602      	mov	r2, r0
 8009198:	69bb      	ldr	r3, [r7, #24]
 800919a:	1ad3      	subs	r3, r2, r3
 800919c:	683a      	ldr	r2, [r7, #0]
 800919e:	429a      	cmp	r2, r3
 80091a0:	d302      	bcc.n	80091a8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80091a2:	683b      	ldr	r3, [r7, #0]
 80091a4:	2b00      	cmp	r3, #0
 80091a6:	d116      	bne.n	80091d6 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80091a8:	68fb      	ldr	r3, [r7, #12]
 80091aa:	2200      	movs	r2, #0
 80091ac:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80091ae:	68fb      	ldr	r3, [r7, #12]
 80091b0:	2220      	movs	r2, #32
 80091b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80091b6:	68fb      	ldr	r3, [r7, #12]
 80091b8:	2200      	movs	r2, #0
 80091ba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80091be:	68fb      	ldr	r3, [r7, #12]
 80091c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80091c2:	f043 0220 	orr.w	r2, r3, #32
 80091c6:	68fb      	ldr	r3, [r7, #12]
 80091c8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	2200      	movs	r2, #0
 80091ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80091d2:	2301      	movs	r3, #1
 80091d4:	e023      	b.n	800921e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80091d6:	68bb      	ldr	r3, [r7, #8]
 80091d8:	0c1b      	lsrs	r3, r3, #16
 80091da:	b2db      	uxtb	r3, r3
 80091dc:	2b01      	cmp	r3, #1
 80091de:	d10d      	bne.n	80091fc <I2C_WaitOnFlagUntilTimeout+0x84>
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	695b      	ldr	r3, [r3, #20]
 80091e6:	43da      	mvns	r2, r3
 80091e8:	68bb      	ldr	r3, [r7, #8]
 80091ea:	4013      	ands	r3, r2
 80091ec:	b29b      	uxth	r3, r3
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	bf0c      	ite	eq
 80091f2:	2301      	moveq	r3, #1
 80091f4:	2300      	movne	r3, #0
 80091f6:	b2db      	uxtb	r3, r3
 80091f8:	461a      	mov	r2, r3
 80091fa:	e00c      	b.n	8009216 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80091fc:	68fb      	ldr	r3, [r7, #12]
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	699b      	ldr	r3, [r3, #24]
 8009202:	43da      	mvns	r2, r3
 8009204:	68bb      	ldr	r3, [r7, #8]
 8009206:	4013      	ands	r3, r2
 8009208:	b29b      	uxth	r3, r3
 800920a:	2b00      	cmp	r3, #0
 800920c:	bf0c      	ite	eq
 800920e:	2301      	moveq	r3, #1
 8009210:	2300      	movne	r3, #0
 8009212:	b2db      	uxtb	r3, r3
 8009214:	461a      	mov	r2, r3
 8009216:	79fb      	ldrb	r3, [r7, #7]
 8009218:	429a      	cmp	r2, r3
 800921a:	d0b6      	beq.n	800918a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800921c:	2300      	movs	r3, #0
}
 800921e:	4618      	mov	r0, r3
 8009220:	3710      	adds	r7, #16
 8009222:	46bd      	mov	sp, r7
 8009224:	bd80      	pop	{r7, pc}

08009226 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8009226:	b580      	push	{r7, lr}
 8009228:	b084      	sub	sp, #16
 800922a:	af00      	add	r7, sp, #0
 800922c:	60f8      	str	r0, [r7, #12]
 800922e:	60b9      	str	r1, [r7, #8]
 8009230:	607a      	str	r2, [r7, #4]
 8009232:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8009234:	e051      	b.n	80092da <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8009236:	68fb      	ldr	r3, [r7, #12]
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	695b      	ldr	r3, [r3, #20]
 800923c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009240:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009244:	d123      	bne.n	800928e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009246:	68fb      	ldr	r3, [r7, #12]
 8009248:	681b      	ldr	r3, [r3, #0]
 800924a:	681a      	ldr	r2, [r3, #0]
 800924c:	68fb      	ldr	r3, [r7, #12]
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009254:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009256:	68fb      	ldr	r3, [r7, #12]
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800925e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8009260:	68fb      	ldr	r3, [r7, #12]
 8009262:	2200      	movs	r2, #0
 8009264:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8009266:	68fb      	ldr	r3, [r7, #12]
 8009268:	2220      	movs	r2, #32
 800926a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800926e:	68fb      	ldr	r3, [r7, #12]
 8009270:	2200      	movs	r2, #0
 8009272:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8009276:	68fb      	ldr	r3, [r7, #12]
 8009278:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800927a:	f043 0204 	orr.w	r2, r3, #4
 800927e:	68fb      	ldr	r3, [r7, #12]
 8009280:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009282:	68fb      	ldr	r3, [r7, #12]
 8009284:	2200      	movs	r2, #0
 8009286:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800928a:	2301      	movs	r3, #1
 800928c:	e046      	b.n	800931c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009294:	d021      	beq.n	80092da <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009296:	f7fd feef 	bl	8007078 <HAL_GetTick>
 800929a:	4602      	mov	r2, r0
 800929c:	683b      	ldr	r3, [r7, #0]
 800929e:	1ad3      	subs	r3, r2, r3
 80092a0:	687a      	ldr	r2, [r7, #4]
 80092a2:	429a      	cmp	r2, r3
 80092a4:	d302      	bcc.n	80092ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	d116      	bne.n	80092da <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80092ac:	68fb      	ldr	r3, [r7, #12]
 80092ae:	2200      	movs	r2, #0
 80092b0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80092b2:	68fb      	ldr	r3, [r7, #12]
 80092b4:	2220      	movs	r2, #32
 80092b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80092ba:	68fb      	ldr	r3, [r7, #12]
 80092bc:	2200      	movs	r2, #0
 80092be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80092c2:	68fb      	ldr	r3, [r7, #12]
 80092c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80092c6:	f043 0220 	orr.w	r2, r3, #32
 80092ca:	68fb      	ldr	r3, [r7, #12]
 80092cc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80092ce:	68fb      	ldr	r3, [r7, #12]
 80092d0:	2200      	movs	r2, #0
 80092d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80092d6:	2301      	movs	r3, #1
 80092d8:	e020      	b.n	800931c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80092da:	68bb      	ldr	r3, [r7, #8]
 80092dc:	0c1b      	lsrs	r3, r3, #16
 80092de:	b2db      	uxtb	r3, r3
 80092e0:	2b01      	cmp	r3, #1
 80092e2:	d10c      	bne.n	80092fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80092e4:	68fb      	ldr	r3, [r7, #12]
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	695b      	ldr	r3, [r3, #20]
 80092ea:	43da      	mvns	r2, r3
 80092ec:	68bb      	ldr	r3, [r7, #8]
 80092ee:	4013      	ands	r3, r2
 80092f0:	b29b      	uxth	r3, r3
 80092f2:	2b00      	cmp	r3, #0
 80092f4:	bf14      	ite	ne
 80092f6:	2301      	movne	r3, #1
 80092f8:	2300      	moveq	r3, #0
 80092fa:	b2db      	uxtb	r3, r3
 80092fc:	e00b      	b.n	8009316 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80092fe:	68fb      	ldr	r3, [r7, #12]
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	699b      	ldr	r3, [r3, #24]
 8009304:	43da      	mvns	r2, r3
 8009306:	68bb      	ldr	r3, [r7, #8]
 8009308:	4013      	ands	r3, r2
 800930a:	b29b      	uxth	r3, r3
 800930c:	2b00      	cmp	r3, #0
 800930e:	bf14      	ite	ne
 8009310:	2301      	movne	r3, #1
 8009312:	2300      	moveq	r3, #0
 8009314:	b2db      	uxtb	r3, r3
 8009316:	2b00      	cmp	r3, #0
 8009318:	d18d      	bne.n	8009236 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800931a:	2300      	movs	r3, #0
}
 800931c:	4618      	mov	r0, r3
 800931e:	3710      	adds	r7, #16
 8009320:	46bd      	mov	sp, r7
 8009322:	bd80      	pop	{r7, pc}

08009324 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009324:	b580      	push	{r7, lr}
 8009326:	b084      	sub	sp, #16
 8009328:	af00      	add	r7, sp, #0
 800932a:	60f8      	str	r0, [r7, #12]
 800932c:	60b9      	str	r1, [r7, #8]
 800932e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8009330:	e02d      	b.n	800938e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8009332:	68f8      	ldr	r0, [r7, #12]
 8009334:	f000 f8ce 	bl	80094d4 <I2C_IsAcknowledgeFailed>
 8009338:	4603      	mov	r3, r0
 800933a:	2b00      	cmp	r3, #0
 800933c:	d001      	beq.n	8009342 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800933e:	2301      	movs	r3, #1
 8009340:	e02d      	b.n	800939e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009342:	68bb      	ldr	r3, [r7, #8]
 8009344:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009348:	d021      	beq.n	800938e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800934a:	f7fd fe95 	bl	8007078 <HAL_GetTick>
 800934e:	4602      	mov	r2, r0
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	1ad3      	subs	r3, r2, r3
 8009354:	68ba      	ldr	r2, [r7, #8]
 8009356:	429a      	cmp	r2, r3
 8009358:	d302      	bcc.n	8009360 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800935a:	68bb      	ldr	r3, [r7, #8]
 800935c:	2b00      	cmp	r3, #0
 800935e:	d116      	bne.n	800938e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8009360:	68fb      	ldr	r3, [r7, #12]
 8009362:	2200      	movs	r2, #0
 8009364:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8009366:	68fb      	ldr	r3, [r7, #12]
 8009368:	2220      	movs	r2, #32
 800936a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800936e:	68fb      	ldr	r3, [r7, #12]
 8009370:	2200      	movs	r2, #0
 8009372:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009376:	68fb      	ldr	r3, [r7, #12]
 8009378:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800937a:	f043 0220 	orr.w	r2, r3, #32
 800937e:	68fb      	ldr	r3, [r7, #12]
 8009380:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009382:	68fb      	ldr	r3, [r7, #12]
 8009384:	2200      	movs	r2, #0
 8009386:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800938a:	2301      	movs	r3, #1
 800938c:	e007      	b.n	800939e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800938e:	68fb      	ldr	r3, [r7, #12]
 8009390:	681b      	ldr	r3, [r3, #0]
 8009392:	695b      	ldr	r3, [r3, #20]
 8009394:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009398:	2b80      	cmp	r3, #128	; 0x80
 800939a:	d1ca      	bne.n	8009332 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800939c:	2300      	movs	r3, #0
}
 800939e:	4618      	mov	r0, r3
 80093a0:	3710      	adds	r7, #16
 80093a2:	46bd      	mov	sp, r7
 80093a4:	bd80      	pop	{r7, pc}

080093a6 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80093a6:	b580      	push	{r7, lr}
 80093a8:	b084      	sub	sp, #16
 80093aa:	af00      	add	r7, sp, #0
 80093ac:	60f8      	str	r0, [r7, #12]
 80093ae:	60b9      	str	r1, [r7, #8]
 80093b0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80093b2:	e02d      	b.n	8009410 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80093b4:	68f8      	ldr	r0, [r7, #12]
 80093b6:	f000 f88d 	bl	80094d4 <I2C_IsAcknowledgeFailed>
 80093ba:	4603      	mov	r3, r0
 80093bc:	2b00      	cmp	r3, #0
 80093be:	d001      	beq.n	80093c4 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80093c0:	2301      	movs	r3, #1
 80093c2:	e02d      	b.n	8009420 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80093c4:	68bb      	ldr	r3, [r7, #8]
 80093c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80093ca:	d021      	beq.n	8009410 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80093cc:	f7fd fe54 	bl	8007078 <HAL_GetTick>
 80093d0:	4602      	mov	r2, r0
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	1ad3      	subs	r3, r2, r3
 80093d6:	68ba      	ldr	r2, [r7, #8]
 80093d8:	429a      	cmp	r2, r3
 80093da:	d302      	bcc.n	80093e2 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80093dc:	68bb      	ldr	r3, [r7, #8]
 80093de:	2b00      	cmp	r3, #0
 80093e0:	d116      	bne.n	8009410 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80093e2:	68fb      	ldr	r3, [r7, #12]
 80093e4:	2200      	movs	r2, #0
 80093e6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80093e8:	68fb      	ldr	r3, [r7, #12]
 80093ea:	2220      	movs	r2, #32
 80093ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80093f0:	68fb      	ldr	r3, [r7, #12]
 80093f2:	2200      	movs	r2, #0
 80093f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80093f8:	68fb      	ldr	r3, [r7, #12]
 80093fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80093fc:	f043 0220 	orr.w	r2, r3, #32
 8009400:	68fb      	ldr	r3, [r7, #12]
 8009402:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009404:	68fb      	ldr	r3, [r7, #12]
 8009406:	2200      	movs	r2, #0
 8009408:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800940c:	2301      	movs	r3, #1
 800940e:	e007      	b.n	8009420 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8009410:	68fb      	ldr	r3, [r7, #12]
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	695b      	ldr	r3, [r3, #20]
 8009416:	f003 0304 	and.w	r3, r3, #4
 800941a:	2b04      	cmp	r3, #4
 800941c:	d1ca      	bne.n	80093b4 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800941e:	2300      	movs	r3, #0
}
 8009420:	4618      	mov	r0, r3
 8009422:	3710      	adds	r7, #16
 8009424:	46bd      	mov	sp, r7
 8009426:	bd80      	pop	{r7, pc}

08009428 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009428:	b580      	push	{r7, lr}
 800942a:	b084      	sub	sp, #16
 800942c:	af00      	add	r7, sp, #0
 800942e:	60f8      	str	r0, [r7, #12]
 8009430:	60b9      	str	r1, [r7, #8]
 8009432:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8009434:	e042      	b.n	80094bc <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8009436:	68fb      	ldr	r3, [r7, #12]
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	695b      	ldr	r3, [r3, #20]
 800943c:	f003 0310 	and.w	r3, r3, #16
 8009440:	2b10      	cmp	r3, #16
 8009442:	d119      	bne.n	8009478 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	f06f 0210 	mvn.w	r2, #16
 800944c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800944e:	68fb      	ldr	r3, [r7, #12]
 8009450:	2200      	movs	r2, #0
 8009452:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8009454:	68fb      	ldr	r3, [r7, #12]
 8009456:	2220      	movs	r2, #32
 8009458:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800945c:	68fb      	ldr	r3, [r7, #12]
 800945e:	2200      	movs	r2, #0
 8009460:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8009464:	68fb      	ldr	r3, [r7, #12]
 8009466:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009468:	68fb      	ldr	r3, [r7, #12]
 800946a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800946c:	68fb      	ldr	r3, [r7, #12]
 800946e:	2200      	movs	r2, #0
 8009470:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8009474:	2301      	movs	r3, #1
 8009476:	e029      	b.n	80094cc <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009478:	f7fd fdfe 	bl	8007078 <HAL_GetTick>
 800947c:	4602      	mov	r2, r0
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	1ad3      	subs	r3, r2, r3
 8009482:	68ba      	ldr	r2, [r7, #8]
 8009484:	429a      	cmp	r2, r3
 8009486:	d302      	bcc.n	800948e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8009488:	68bb      	ldr	r3, [r7, #8]
 800948a:	2b00      	cmp	r3, #0
 800948c:	d116      	bne.n	80094bc <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800948e:	68fb      	ldr	r3, [r7, #12]
 8009490:	2200      	movs	r2, #0
 8009492:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	2220      	movs	r2, #32
 8009498:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800949c:	68fb      	ldr	r3, [r7, #12]
 800949e:	2200      	movs	r2, #0
 80094a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80094a4:	68fb      	ldr	r3, [r7, #12]
 80094a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80094a8:	f043 0220 	orr.w	r2, r3, #32
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80094b0:	68fb      	ldr	r3, [r7, #12]
 80094b2:	2200      	movs	r2, #0
 80094b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80094b8:	2301      	movs	r3, #1
 80094ba:	e007      	b.n	80094cc <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80094bc:	68fb      	ldr	r3, [r7, #12]
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	695b      	ldr	r3, [r3, #20]
 80094c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80094c6:	2b40      	cmp	r3, #64	; 0x40
 80094c8:	d1b5      	bne.n	8009436 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80094ca:	2300      	movs	r3, #0
}
 80094cc:	4618      	mov	r0, r3
 80094ce:	3710      	adds	r7, #16
 80094d0:	46bd      	mov	sp, r7
 80094d2:	bd80      	pop	{r7, pc}

080094d4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80094d4:	b480      	push	{r7}
 80094d6:	b083      	sub	sp, #12
 80094d8:	af00      	add	r7, sp, #0
 80094da:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	681b      	ldr	r3, [r3, #0]
 80094e0:	695b      	ldr	r3, [r3, #20]
 80094e2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80094e6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80094ea:	d11b      	bne.n	8009524 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80094f4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	2200      	movs	r2, #0
 80094fa:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	2220      	movs	r2, #32
 8009500:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	2200      	movs	r2, #0
 8009508:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009510:	f043 0204 	orr.w	r2, r3, #4
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	2200      	movs	r2, #0
 800951c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8009520:	2301      	movs	r3, #1
 8009522:	e000      	b.n	8009526 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8009524:	2300      	movs	r3, #0
}
 8009526:	4618      	mov	r0, r3
 8009528:	370c      	adds	r7, #12
 800952a:	46bd      	mov	sp, r7
 800952c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009530:	4770      	bx	lr
	...

08009534 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8009534:	b580      	push	{r7, lr}
 8009536:	b082      	sub	sp, #8
 8009538:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800953a:	2300      	movs	r3, #0
 800953c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800953e:	2300      	movs	r3, #0
 8009540:	603b      	str	r3, [r7, #0]
 8009542:	4b20      	ldr	r3, [pc, #128]	; (80095c4 <HAL_PWREx_EnableOverDrive+0x90>)
 8009544:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009546:	4a1f      	ldr	r2, [pc, #124]	; (80095c4 <HAL_PWREx_EnableOverDrive+0x90>)
 8009548:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800954c:	6413      	str	r3, [r2, #64]	; 0x40
 800954e:	4b1d      	ldr	r3, [pc, #116]	; (80095c4 <HAL_PWREx_EnableOverDrive+0x90>)
 8009550:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009552:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009556:	603b      	str	r3, [r7, #0]
 8009558:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800955a:	4b1b      	ldr	r3, [pc, #108]	; (80095c8 <HAL_PWREx_EnableOverDrive+0x94>)
 800955c:	2201      	movs	r2, #1
 800955e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8009560:	f7fd fd8a 	bl	8007078 <HAL_GetTick>
 8009564:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8009566:	e009      	b.n	800957c <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8009568:	f7fd fd86 	bl	8007078 <HAL_GetTick>
 800956c:	4602      	mov	r2, r0
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	1ad3      	subs	r3, r2, r3
 8009572:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009576:	d901      	bls.n	800957c <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8009578:	2303      	movs	r3, #3
 800957a:	e01f      	b.n	80095bc <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800957c:	4b13      	ldr	r3, [pc, #76]	; (80095cc <HAL_PWREx_EnableOverDrive+0x98>)
 800957e:	685b      	ldr	r3, [r3, #4]
 8009580:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009584:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009588:	d1ee      	bne.n	8009568 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800958a:	4b11      	ldr	r3, [pc, #68]	; (80095d0 <HAL_PWREx_EnableOverDrive+0x9c>)
 800958c:	2201      	movs	r2, #1
 800958e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8009590:	f7fd fd72 	bl	8007078 <HAL_GetTick>
 8009594:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8009596:	e009      	b.n	80095ac <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8009598:	f7fd fd6e 	bl	8007078 <HAL_GetTick>
 800959c:	4602      	mov	r2, r0
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	1ad3      	subs	r3, r2, r3
 80095a2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80095a6:	d901      	bls.n	80095ac <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 80095a8:	2303      	movs	r3, #3
 80095aa:	e007      	b.n	80095bc <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80095ac:	4b07      	ldr	r3, [pc, #28]	; (80095cc <HAL_PWREx_EnableOverDrive+0x98>)
 80095ae:	685b      	ldr	r3, [r3, #4]
 80095b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80095b4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80095b8:	d1ee      	bne.n	8009598 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80095ba:	2300      	movs	r3, #0
}
 80095bc:	4618      	mov	r0, r3
 80095be:	3708      	adds	r7, #8
 80095c0:	46bd      	mov	sp, r7
 80095c2:	bd80      	pop	{r7, pc}
 80095c4:	40023800 	.word	0x40023800
 80095c8:	420e0040 	.word	0x420e0040
 80095cc:	40007000 	.word	0x40007000
 80095d0:	420e0044 	.word	0x420e0044

080095d4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80095d4:	b580      	push	{r7, lr}
 80095d6:	b084      	sub	sp, #16
 80095d8:	af00      	add	r7, sp, #0
 80095da:	6078      	str	r0, [r7, #4]
 80095dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	2b00      	cmp	r3, #0
 80095e2:	d101      	bne.n	80095e8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80095e4:	2301      	movs	r3, #1
 80095e6:	e0cc      	b.n	8009782 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80095e8:	4b68      	ldr	r3, [pc, #416]	; (800978c <HAL_RCC_ClockConfig+0x1b8>)
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	f003 030f 	and.w	r3, r3, #15
 80095f0:	683a      	ldr	r2, [r7, #0]
 80095f2:	429a      	cmp	r2, r3
 80095f4:	d90c      	bls.n	8009610 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80095f6:	4b65      	ldr	r3, [pc, #404]	; (800978c <HAL_RCC_ClockConfig+0x1b8>)
 80095f8:	683a      	ldr	r2, [r7, #0]
 80095fa:	b2d2      	uxtb	r2, r2
 80095fc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80095fe:	4b63      	ldr	r3, [pc, #396]	; (800978c <HAL_RCC_ClockConfig+0x1b8>)
 8009600:	681b      	ldr	r3, [r3, #0]
 8009602:	f003 030f 	and.w	r3, r3, #15
 8009606:	683a      	ldr	r2, [r7, #0]
 8009608:	429a      	cmp	r2, r3
 800960a:	d001      	beq.n	8009610 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800960c:	2301      	movs	r3, #1
 800960e:	e0b8      	b.n	8009782 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	f003 0302 	and.w	r3, r3, #2
 8009618:	2b00      	cmp	r3, #0
 800961a:	d020      	beq.n	800965e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	681b      	ldr	r3, [r3, #0]
 8009620:	f003 0304 	and.w	r3, r3, #4
 8009624:	2b00      	cmp	r3, #0
 8009626:	d005      	beq.n	8009634 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8009628:	4b59      	ldr	r3, [pc, #356]	; (8009790 <HAL_RCC_ClockConfig+0x1bc>)
 800962a:	689b      	ldr	r3, [r3, #8]
 800962c:	4a58      	ldr	r2, [pc, #352]	; (8009790 <HAL_RCC_ClockConfig+0x1bc>)
 800962e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8009632:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	681b      	ldr	r3, [r3, #0]
 8009638:	f003 0308 	and.w	r3, r3, #8
 800963c:	2b00      	cmp	r3, #0
 800963e:	d005      	beq.n	800964c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8009640:	4b53      	ldr	r3, [pc, #332]	; (8009790 <HAL_RCC_ClockConfig+0x1bc>)
 8009642:	689b      	ldr	r3, [r3, #8]
 8009644:	4a52      	ldr	r2, [pc, #328]	; (8009790 <HAL_RCC_ClockConfig+0x1bc>)
 8009646:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800964a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800964c:	4b50      	ldr	r3, [pc, #320]	; (8009790 <HAL_RCC_ClockConfig+0x1bc>)
 800964e:	689b      	ldr	r3, [r3, #8]
 8009650:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	689b      	ldr	r3, [r3, #8]
 8009658:	494d      	ldr	r1, [pc, #308]	; (8009790 <HAL_RCC_ClockConfig+0x1bc>)
 800965a:	4313      	orrs	r3, r2
 800965c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	681b      	ldr	r3, [r3, #0]
 8009662:	f003 0301 	and.w	r3, r3, #1
 8009666:	2b00      	cmp	r3, #0
 8009668:	d044      	beq.n	80096f4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	685b      	ldr	r3, [r3, #4]
 800966e:	2b01      	cmp	r3, #1
 8009670:	d107      	bne.n	8009682 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009672:	4b47      	ldr	r3, [pc, #284]	; (8009790 <HAL_RCC_ClockConfig+0x1bc>)
 8009674:	681b      	ldr	r3, [r3, #0]
 8009676:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800967a:	2b00      	cmp	r3, #0
 800967c:	d119      	bne.n	80096b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800967e:	2301      	movs	r3, #1
 8009680:	e07f      	b.n	8009782 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	685b      	ldr	r3, [r3, #4]
 8009686:	2b02      	cmp	r3, #2
 8009688:	d003      	beq.n	8009692 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800968e:	2b03      	cmp	r3, #3
 8009690:	d107      	bne.n	80096a2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009692:	4b3f      	ldr	r3, [pc, #252]	; (8009790 <HAL_RCC_ClockConfig+0x1bc>)
 8009694:	681b      	ldr	r3, [r3, #0]
 8009696:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800969a:	2b00      	cmp	r3, #0
 800969c:	d109      	bne.n	80096b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800969e:	2301      	movs	r3, #1
 80096a0:	e06f      	b.n	8009782 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80096a2:	4b3b      	ldr	r3, [pc, #236]	; (8009790 <HAL_RCC_ClockConfig+0x1bc>)
 80096a4:	681b      	ldr	r3, [r3, #0]
 80096a6:	f003 0302 	and.w	r3, r3, #2
 80096aa:	2b00      	cmp	r3, #0
 80096ac:	d101      	bne.n	80096b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80096ae:	2301      	movs	r3, #1
 80096b0:	e067      	b.n	8009782 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80096b2:	4b37      	ldr	r3, [pc, #220]	; (8009790 <HAL_RCC_ClockConfig+0x1bc>)
 80096b4:	689b      	ldr	r3, [r3, #8]
 80096b6:	f023 0203 	bic.w	r2, r3, #3
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	685b      	ldr	r3, [r3, #4]
 80096be:	4934      	ldr	r1, [pc, #208]	; (8009790 <HAL_RCC_ClockConfig+0x1bc>)
 80096c0:	4313      	orrs	r3, r2
 80096c2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80096c4:	f7fd fcd8 	bl	8007078 <HAL_GetTick>
 80096c8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80096ca:	e00a      	b.n	80096e2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80096cc:	f7fd fcd4 	bl	8007078 <HAL_GetTick>
 80096d0:	4602      	mov	r2, r0
 80096d2:	68fb      	ldr	r3, [r7, #12]
 80096d4:	1ad3      	subs	r3, r2, r3
 80096d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80096da:	4293      	cmp	r3, r2
 80096dc:	d901      	bls.n	80096e2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80096de:	2303      	movs	r3, #3
 80096e0:	e04f      	b.n	8009782 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80096e2:	4b2b      	ldr	r3, [pc, #172]	; (8009790 <HAL_RCC_ClockConfig+0x1bc>)
 80096e4:	689b      	ldr	r3, [r3, #8]
 80096e6:	f003 020c 	and.w	r2, r3, #12
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	685b      	ldr	r3, [r3, #4]
 80096ee:	009b      	lsls	r3, r3, #2
 80096f0:	429a      	cmp	r2, r3
 80096f2:	d1eb      	bne.n	80096cc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80096f4:	4b25      	ldr	r3, [pc, #148]	; (800978c <HAL_RCC_ClockConfig+0x1b8>)
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	f003 030f 	and.w	r3, r3, #15
 80096fc:	683a      	ldr	r2, [r7, #0]
 80096fe:	429a      	cmp	r2, r3
 8009700:	d20c      	bcs.n	800971c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009702:	4b22      	ldr	r3, [pc, #136]	; (800978c <HAL_RCC_ClockConfig+0x1b8>)
 8009704:	683a      	ldr	r2, [r7, #0]
 8009706:	b2d2      	uxtb	r2, r2
 8009708:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800970a:	4b20      	ldr	r3, [pc, #128]	; (800978c <HAL_RCC_ClockConfig+0x1b8>)
 800970c:	681b      	ldr	r3, [r3, #0]
 800970e:	f003 030f 	and.w	r3, r3, #15
 8009712:	683a      	ldr	r2, [r7, #0]
 8009714:	429a      	cmp	r2, r3
 8009716:	d001      	beq.n	800971c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8009718:	2301      	movs	r3, #1
 800971a:	e032      	b.n	8009782 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	f003 0304 	and.w	r3, r3, #4
 8009724:	2b00      	cmp	r3, #0
 8009726:	d008      	beq.n	800973a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009728:	4b19      	ldr	r3, [pc, #100]	; (8009790 <HAL_RCC_ClockConfig+0x1bc>)
 800972a:	689b      	ldr	r3, [r3, #8]
 800972c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	68db      	ldr	r3, [r3, #12]
 8009734:	4916      	ldr	r1, [pc, #88]	; (8009790 <HAL_RCC_ClockConfig+0x1bc>)
 8009736:	4313      	orrs	r3, r2
 8009738:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	f003 0308 	and.w	r3, r3, #8
 8009742:	2b00      	cmp	r3, #0
 8009744:	d009      	beq.n	800975a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8009746:	4b12      	ldr	r3, [pc, #72]	; (8009790 <HAL_RCC_ClockConfig+0x1bc>)
 8009748:	689b      	ldr	r3, [r3, #8]
 800974a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	691b      	ldr	r3, [r3, #16]
 8009752:	00db      	lsls	r3, r3, #3
 8009754:	490e      	ldr	r1, [pc, #56]	; (8009790 <HAL_RCC_ClockConfig+0x1bc>)
 8009756:	4313      	orrs	r3, r2
 8009758:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800975a:	f000 f821 	bl	80097a0 <HAL_RCC_GetSysClockFreq>
 800975e:	4601      	mov	r1, r0
 8009760:	4b0b      	ldr	r3, [pc, #44]	; (8009790 <HAL_RCC_ClockConfig+0x1bc>)
 8009762:	689b      	ldr	r3, [r3, #8]
 8009764:	091b      	lsrs	r3, r3, #4
 8009766:	f003 030f 	and.w	r3, r3, #15
 800976a:	4a0a      	ldr	r2, [pc, #40]	; (8009794 <HAL_RCC_ClockConfig+0x1c0>)
 800976c:	5cd3      	ldrb	r3, [r2, r3]
 800976e:	fa21 f303 	lsr.w	r3, r1, r3
 8009772:	4a09      	ldr	r2, [pc, #36]	; (8009798 <HAL_RCC_ClockConfig+0x1c4>)
 8009774:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8009776:	4b09      	ldr	r3, [pc, #36]	; (800979c <HAL_RCC_ClockConfig+0x1c8>)
 8009778:	681b      	ldr	r3, [r3, #0]
 800977a:	4618      	mov	r0, r3
 800977c:	f7fd fc38 	bl	8006ff0 <HAL_InitTick>

  return HAL_OK;
 8009780:	2300      	movs	r3, #0
}
 8009782:	4618      	mov	r0, r3
 8009784:	3710      	adds	r7, #16
 8009786:	46bd      	mov	sp, r7
 8009788:	bd80      	pop	{r7, pc}
 800978a:	bf00      	nop
 800978c:	40023c00 	.word	0x40023c00
 8009790:	40023800 	.word	0x40023800
 8009794:	08017f50 	.word	0x08017f50
 8009798:	20000000 	.word	0x20000000
 800979c:	20000004 	.word	0x20000004

080097a0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80097a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80097a2:	b085      	sub	sp, #20
 80097a4:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80097a6:	2300      	movs	r3, #0
 80097a8:	607b      	str	r3, [r7, #4]
 80097aa:	2300      	movs	r3, #0
 80097ac:	60fb      	str	r3, [r7, #12]
 80097ae:	2300      	movs	r3, #0
 80097b0:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80097b2:	2300      	movs	r3, #0
 80097b4:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80097b6:	4b63      	ldr	r3, [pc, #396]	; (8009944 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80097b8:	689b      	ldr	r3, [r3, #8]
 80097ba:	f003 030c 	and.w	r3, r3, #12
 80097be:	2b04      	cmp	r3, #4
 80097c0:	d007      	beq.n	80097d2 <HAL_RCC_GetSysClockFreq+0x32>
 80097c2:	2b08      	cmp	r3, #8
 80097c4:	d008      	beq.n	80097d8 <HAL_RCC_GetSysClockFreq+0x38>
 80097c6:	2b00      	cmp	r3, #0
 80097c8:	f040 80b4 	bne.w	8009934 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80097cc:	4b5e      	ldr	r3, [pc, #376]	; (8009948 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80097ce:	60bb      	str	r3, [r7, #8]
       break;
 80097d0:	e0b3      	b.n	800993a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80097d2:	4b5d      	ldr	r3, [pc, #372]	; (8009948 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80097d4:	60bb      	str	r3, [r7, #8]
      break;
 80097d6:	e0b0      	b.n	800993a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80097d8:	4b5a      	ldr	r3, [pc, #360]	; (8009944 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80097da:	685b      	ldr	r3, [r3, #4]
 80097dc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80097e0:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80097e2:	4b58      	ldr	r3, [pc, #352]	; (8009944 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80097e4:	685b      	ldr	r3, [r3, #4]
 80097e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80097ea:	2b00      	cmp	r3, #0
 80097ec:	d04a      	beq.n	8009884 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80097ee:	4b55      	ldr	r3, [pc, #340]	; (8009944 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80097f0:	685b      	ldr	r3, [r3, #4]
 80097f2:	099b      	lsrs	r3, r3, #6
 80097f4:	f04f 0400 	mov.w	r4, #0
 80097f8:	f240 11ff 	movw	r1, #511	; 0x1ff
 80097fc:	f04f 0200 	mov.w	r2, #0
 8009800:	ea03 0501 	and.w	r5, r3, r1
 8009804:	ea04 0602 	and.w	r6, r4, r2
 8009808:	4629      	mov	r1, r5
 800980a:	4632      	mov	r2, r6
 800980c:	f04f 0300 	mov.w	r3, #0
 8009810:	f04f 0400 	mov.w	r4, #0
 8009814:	0154      	lsls	r4, r2, #5
 8009816:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800981a:	014b      	lsls	r3, r1, #5
 800981c:	4619      	mov	r1, r3
 800981e:	4622      	mov	r2, r4
 8009820:	1b49      	subs	r1, r1, r5
 8009822:	eb62 0206 	sbc.w	r2, r2, r6
 8009826:	f04f 0300 	mov.w	r3, #0
 800982a:	f04f 0400 	mov.w	r4, #0
 800982e:	0194      	lsls	r4, r2, #6
 8009830:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8009834:	018b      	lsls	r3, r1, #6
 8009836:	1a5b      	subs	r3, r3, r1
 8009838:	eb64 0402 	sbc.w	r4, r4, r2
 800983c:	f04f 0100 	mov.w	r1, #0
 8009840:	f04f 0200 	mov.w	r2, #0
 8009844:	00e2      	lsls	r2, r4, #3
 8009846:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800984a:	00d9      	lsls	r1, r3, #3
 800984c:	460b      	mov	r3, r1
 800984e:	4614      	mov	r4, r2
 8009850:	195b      	adds	r3, r3, r5
 8009852:	eb44 0406 	adc.w	r4, r4, r6
 8009856:	f04f 0100 	mov.w	r1, #0
 800985a:	f04f 0200 	mov.w	r2, #0
 800985e:	02a2      	lsls	r2, r4, #10
 8009860:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8009864:	0299      	lsls	r1, r3, #10
 8009866:	460b      	mov	r3, r1
 8009868:	4614      	mov	r4, r2
 800986a:	4618      	mov	r0, r3
 800986c:	4621      	mov	r1, r4
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	f04f 0400 	mov.w	r4, #0
 8009874:	461a      	mov	r2, r3
 8009876:	4623      	mov	r3, r4
 8009878:	f7f7 fa1e 	bl	8000cb8 <__aeabi_uldivmod>
 800987c:	4603      	mov	r3, r0
 800987e:	460c      	mov	r4, r1
 8009880:	60fb      	str	r3, [r7, #12]
 8009882:	e049      	b.n	8009918 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009884:	4b2f      	ldr	r3, [pc, #188]	; (8009944 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8009886:	685b      	ldr	r3, [r3, #4]
 8009888:	099b      	lsrs	r3, r3, #6
 800988a:	f04f 0400 	mov.w	r4, #0
 800988e:	f240 11ff 	movw	r1, #511	; 0x1ff
 8009892:	f04f 0200 	mov.w	r2, #0
 8009896:	ea03 0501 	and.w	r5, r3, r1
 800989a:	ea04 0602 	and.w	r6, r4, r2
 800989e:	4629      	mov	r1, r5
 80098a0:	4632      	mov	r2, r6
 80098a2:	f04f 0300 	mov.w	r3, #0
 80098a6:	f04f 0400 	mov.w	r4, #0
 80098aa:	0154      	lsls	r4, r2, #5
 80098ac:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80098b0:	014b      	lsls	r3, r1, #5
 80098b2:	4619      	mov	r1, r3
 80098b4:	4622      	mov	r2, r4
 80098b6:	1b49      	subs	r1, r1, r5
 80098b8:	eb62 0206 	sbc.w	r2, r2, r6
 80098bc:	f04f 0300 	mov.w	r3, #0
 80098c0:	f04f 0400 	mov.w	r4, #0
 80098c4:	0194      	lsls	r4, r2, #6
 80098c6:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80098ca:	018b      	lsls	r3, r1, #6
 80098cc:	1a5b      	subs	r3, r3, r1
 80098ce:	eb64 0402 	sbc.w	r4, r4, r2
 80098d2:	f04f 0100 	mov.w	r1, #0
 80098d6:	f04f 0200 	mov.w	r2, #0
 80098da:	00e2      	lsls	r2, r4, #3
 80098dc:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80098e0:	00d9      	lsls	r1, r3, #3
 80098e2:	460b      	mov	r3, r1
 80098e4:	4614      	mov	r4, r2
 80098e6:	195b      	adds	r3, r3, r5
 80098e8:	eb44 0406 	adc.w	r4, r4, r6
 80098ec:	f04f 0100 	mov.w	r1, #0
 80098f0:	f04f 0200 	mov.w	r2, #0
 80098f4:	02a2      	lsls	r2, r4, #10
 80098f6:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80098fa:	0299      	lsls	r1, r3, #10
 80098fc:	460b      	mov	r3, r1
 80098fe:	4614      	mov	r4, r2
 8009900:	4618      	mov	r0, r3
 8009902:	4621      	mov	r1, r4
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	f04f 0400 	mov.w	r4, #0
 800990a:	461a      	mov	r2, r3
 800990c:	4623      	mov	r3, r4
 800990e:	f7f7 f9d3 	bl	8000cb8 <__aeabi_uldivmod>
 8009912:	4603      	mov	r3, r0
 8009914:	460c      	mov	r4, r1
 8009916:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8009918:	4b0a      	ldr	r3, [pc, #40]	; (8009944 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800991a:	685b      	ldr	r3, [r3, #4]
 800991c:	0c1b      	lsrs	r3, r3, #16
 800991e:	f003 0303 	and.w	r3, r3, #3
 8009922:	3301      	adds	r3, #1
 8009924:	005b      	lsls	r3, r3, #1
 8009926:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8009928:	68fa      	ldr	r2, [r7, #12]
 800992a:	683b      	ldr	r3, [r7, #0]
 800992c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009930:	60bb      	str	r3, [r7, #8]
      break;
 8009932:	e002      	b.n	800993a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8009934:	4b04      	ldr	r3, [pc, #16]	; (8009948 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8009936:	60bb      	str	r3, [r7, #8]
      break;
 8009938:	bf00      	nop
    }
  }
  return sysclockfreq;
 800993a:	68bb      	ldr	r3, [r7, #8]
}
 800993c:	4618      	mov	r0, r3
 800993e:	3714      	adds	r7, #20
 8009940:	46bd      	mov	sp, r7
 8009942:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009944:	40023800 	.word	0x40023800
 8009948:	00f42400 	.word	0x00f42400

0800994c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800994c:	b480      	push	{r7}
 800994e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8009950:	4b03      	ldr	r3, [pc, #12]	; (8009960 <HAL_RCC_GetHCLKFreq+0x14>)
 8009952:	681b      	ldr	r3, [r3, #0]
}
 8009954:	4618      	mov	r0, r3
 8009956:	46bd      	mov	sp, r7
 8009958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800995c:	4770      	bx	lr
 800995e:	bf00      	nop
 8009960:	20000000 	.word	0x20000000

08009964 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009964:	b580      	push	{r7, lr}
 8009966:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8009968:	f7ff fff0 	bl	800994c <HAL_RCC_GetHCLKFreq>
 800996c:	4601      	mov	r1, r0
 800996e:	4b05      	ldr	r3, [pc, #20]	; (8009984 <HAL_RCC_GetPCLK1Freq+0x20>)
 8009970:	689b      	ldr	r3, [r3, #8]
 8009972:	0a9b      	lsrs	r3, r3, #10
 8009974:	f003 0307 	and.w	r3, r3, #7
 8009978:	4a03      	ldr	r2, [pc, #12]	; (8009988 <HAL_RCC_GetPCLK1Freq+0x24>)
 800997a:	5cd3      	ldrb	r3, [r2, r3]
 800997c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8009980:	4618      	mov	r0, r3
 8009982:	bd80      	pop	{r7, pc}
 8009984:	40023800 	.word	0x40023800
 8009988:	08017f60 	.word	0x08017f60

0800998c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800998c:	b580      	push	{r7, lr}
 800998e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8009990:	f7ff ffdc 	bl	800994c <HAL_RCC_GetHCLKFreq>
 8009994:	4601      	mov	r1, r0
 8009996:	4b05      	ldr	r3, [pc, #20]	; (80099ac <HAL_RCC_GetPCLK2Freq+0x20>)
 8009998:	689b      	ldr	r3, [r3, #8]
 800999a:	0b5b      	lsrs	r3, r3, #13
 800999c:	f003 0307 	and.w	r3, r3, #7
 80099a0:	4a03      	ldr	r2, [pc, #12]	; (80099b0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80099a2:	5cd3      	ldrb	r3, [r2, r3]
 80099a4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80099a8:	4618      	mov	r0, r3
 80099aa:	bd80      	pop	{r7, pc}
 80099ac:	40023800 	.word	0x40023800
 80099b0:	08017f60 	.word	0x08017f60

080099b4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80099b4:	b580      	push	{r7, lr}
 80099b6:	b088      	sub	sp, #32
 80099b8:	af00      	add	r7, sp, #0
 80099ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80099bc:	2300      	movs	r3, #0
 80099be:	61fb      	str	r3, [r7, #28]
  uint32_t tmpreg1 = 0U;
 80099c0:	2300      	movs	r3, #0
 80099c2:	61bb      	str	r3, [r7, #24]
  uint32_t pllsaip = 0U;
 80099c4:	2300      	movs	r3, #0
 80099c6:	617b      	str	r3, [r7, #20]
  uint32_t pllsaiq = 0U;
 80099c8:	2300      	movs	r3, #0
 80099ca:	613b      	str	r3, [r7, #16]
  uint32_t pllsair = 0U;
 80099cc:	2300      	movs	r3, #0
 80099ce:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*--------------------------- CLK48 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80099d8:	2b00      	cmp	r3, #0
 80099da:	d00a      	beq.n	80099f2 <HAL_RCCEx_PeriphCLKConfig+0x3e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80099dc:	4b66      	ldr	r3, [pc, #408]	; (8009b78 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80099de:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80099e2:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80099ea:	4963      	ldr	r1, [pc, #396]	; (8009b78 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80099ec:	4313      	orrs	r3, r2
 80099ee:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SDIO Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	681b      	ldr	r3, [r3, #0]
 80099f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80099fa:	2b00      	cmp	r3, #0
 80099fc:	d00a      	beq.n	8009a14 <HAL_RCCEx_PeriphCLKConfig+0x60>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 80099fe:	4b5e      	ldr	r3, [pc, #376]	; (8009b78 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8009a00:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009a04:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009a0c:	495a      	ldr	r1, [pc, #360]	; (8009b78 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8009a0e:	4313      	orrs	r3, r2
 8009a10:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*------------------- Common configuration SAI/I2S -------------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	681b      	ldr	r3, [r3, #0]
 8009a18:	f003 0301 	and.w	r3, r3, #1
 8009a1c:	2b00      	cmp	r3, #0
 8009a1e:	d10b      	bne.n	8009a38 <HAL_RCCEx_PeriphCLKConfig+0x84>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	681b      	ldr	r3, [r3, #0]
 8009a24:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8009a28:	2b00      	cmp	r3, #0
 8009a2a:	d105      	bne.n	8009a38 <HAL_RCCEx_PeriphCLKConfig+0x84>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8009a34:	2b00      	cmp	r3, #0
 8009a36:	d075      	beq.n	8009b24 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8009a38:	4b50      	ldr	r3, [pc, #320]	; (8009b7c <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8009a3a:	2200      	movs	r2, #0
 8009a3c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8009a3e:	f7fd fb1b 	bl	8007078 <HAL_GetTick>
 8009a42:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8009a44:	e008      	b.n	8009a58 <HAL_RCCEx_PeriphCLKConfig+0xa4>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8009a46:	f7fd fb17 	bl	8007078 <HAL_GetTick>
 8009a4a:	4602      	mov	r2, r0
 8009a4c:	69fb      	ldr	r3, [r7, #28]
 8009a4e:	1ad3      	subs	r3, r2, r3
 8009a50:	2b02      	cmp	r3, #2
 8009a52:	d901      	bls.n	8009a58 <HAL_RCCEx_PeriphCLKConfig+0xa4>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8009a54:	2303      	movs	r3, #3
 8009a56:	e1dc      	b.n	8009e12 <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8009a58:	4b47      	ldr	r3, [pc, #284]	; (8009b78 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009a60:	2b00      	cmp	r3, #0
 8009a62:	d1f0      	bne.n	8009a46 <HAL_RCCEx_PeriphCLKConfig+0x92>
    }

    /*---------------------- I2S configuration -------------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	681b      	ldr	r3, [r3, #0]
 8009a68:	f003 0301 	and.w	r3, r3, #1
 8009a6c:	2b00      	cmp	r3, #0
 8009a6e:	d009      	beq.n	8009a84 <HAL_RCCEx_PeriphCLKConfig+0xd0>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	685b      	ldr	r3, [r3, #4]
 8009a74:	019a      	lsls	r2, r3, #6
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	689b      	ldr	r3, [r3, #8]
 8009a7a:	071b      	lsls	r3, r3, #28
 8009a7c:	493e      	ldr	r1, [pc, #248]	; (8009b78 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8009a7e:	4313      	orrs	r3, r2
 8009a80:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	681b      	ldr	r3, [r3, #0]
 8009a88:	f003 0302 	and.w	r3, r3, #2
 8009a8c:	2b00      	cmp	r3, #0
 8009a8e:	d01f      	beq.n	8009ad0 <HAL_RCCEx_PeriphCLKConfig+0x11c>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8009a90:	4b39      	ldr	r3, [pc, #228]	; (8009b78 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8009a92:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009a96:	0f1b      	lsrs	r3, r3, #28
 8009a98:	f003 0307 	and.w	r3, r3, #7
 8009a9c:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	685b      	ldr	r3, [r3, #4]
 8009aa2:	019a      	lsls	r2, r3, #6
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	68db      	ldr	r3, [r3, #12]
 8009aa8:	061b      	lsls	r3, r3, #24
 8009aaa:	431a      	orrs	r2, r3
 8009aac:	69bb      	ldr	r3, [r7, #24]
 8009aae:	071b      	lsls	r3, r3, #28
 8009ab0:	4931      	ldr	r1, [pc, #196]	; (8009b78 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8009ab2:	4313      	orrs	r3, r2
 8009ab4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8009ab8:	4b2f      	ldr	r3, [pc, #188]	; (8009b78 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8009aba:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009abe:	f023 021f 	bic.w	r2, r3, #31
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	6a1b      	ldr	r3, [r3, #32]
 8009ac6:	3b01      	subs	r3, #1
 8009ac8:	492b      	ldr	r1, [pc, #172]	; (8009b78 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8009aca:	4313      	orrs	r3, r2
 8009acc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	681b      	ldr	r3, [r3, #0]
 8009ad4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009ad8:	2b00      	cmp	r3, #0
 8009ada:	d00d      	beq.n	8009af8 <HAL_RCCEx_PeriphCLKConfig+0x144>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	685b      	ldr	r3, [r3, #4]
 8009ae0:	019a      	lsls	r2, r3, #6
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	68db      	ldr	r3, [r3, #12]
 8009ae6:	061b      	lsls	r3, r3, #24
 8009ae8:	431a      	orrs	r2, r3
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	689b      	ldr	r3, [r3, #8]
 8009aee:	071b      	lsls	r3, r3, #28
 8009af0:	4921      	ldr	r1, [pc, #132]	; (8009b78 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8009af2:	4313      	orrs	r3, r2
 8009af4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8009af8:	4b20      	ldr	r3, [pc, #128]	; (8009b7c <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8009afa:	2201      	movs	r2, #1
 8009afc:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8009afe:	f7fd fabb 	bl	8007078 <HAL_GetTick>
 8009b02:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8009b04:	e008      	b.n	8009b18 <HAL_RCCEx_PeriphCLKConfig+0x164>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8009b06:	f7fd fab7 	bl	8007078 <HAL_GetTick>
 8009b0a:	4602      	mov	r2, r0
 8009b0c:	69fb      	ldr	r3, [r7, #28]
 8009b0e:	1ad3      	subs	r3, r2, r3
 8009b10:	2b02      	cmp	r3, #2
 8009b12:	d901      	bls.n	8009b18 <HAL_RCCEx_PeriphCLKConfig+0x164>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8009b14:	2303      	movs	r3, #3
 8009b16:	e17c      	b.n	8009e12 <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8009b18:	4b17      	ldr	r3, [pc, #92]	; (8009b78 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009b20:	2b00      	cmp	r3, #0
 8009b22:	d0f0      	beq.n	8009b06 <HAL_RCCEx_PeriphCLKConfig+0x152>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI, LTDC or CLK48 Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for these peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	681b      	ldr	r3, [r3, #0]
 8009b28:	f003 0304 	and.w	r3, r3, #4
 8009b2c:	2b00      	cmp	r3, #0
 8009b2e:	d112      	bne.n	8009b56 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)             ||
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8009b38:	2b00      	cmp	r3, #0
 8009b3a:	d10c      	bne.n	8009b56 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
     ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)          &&
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	681b      	ldr	r3, [r3, #0]
 8009b40:	f003 0380 	and.w	r3, r3, #128	; 0x80
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)             ||
 8009b44:	2b00      	cmp	r3, #0
 8009b46:	f000 80ce 	beq.w	8009ce6 <HAL_RCCEx_PeriphCLKConfig+0x332>
      (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)))
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
     ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)          &&
 8009b4e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009b52:	f040 80c8 	bne.w	8009ce6 <HAL_RCCEx_PeriphCLKConfig+0x332>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8009b56:	4b0a      	ldr	r3, [pc, #40]	; (8009b80 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8009b58:	2200      	movs	r2, #0
 8009b5a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8009b5c:	f7fd fa8c 	bl	8007078 <HAL_GetTick>
 8009b60:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8009b62:	e00f      	b.n	8009b84 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8009b64:	f7fd fa88 	bl	8007078 <HAL_GetTick>
 8009b68:	4602      	mov	r2, r0
 8009b6a:	69fb      	ldr	r3, [r7, #28]
 8009b6c:	1ad3      	subs	r3, r2, r3
 8009b6e:	2b02      	cmp	r3, #2
 8009b70:	d908      	bls.n	8009b84 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8009b72:	2303      	movs	r3, #3
 8009b74:	e14d      	b.n	8009e12 <HAL_RCCEx_PeriphCLKConfig+0x45e>
 8009b76:	bf00      	nop
 8009b78:	40023800 	.word	0x40023800
 8009b7c:	42470068 	.word	0x42470068
 8009b80:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8009b84:	4ba5      	ldr	r3, [pc, #660]	; (8009e1c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009b86:	681b      	ldr	r3, [r3, #0]
 8009b88:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8009b8c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009b90:	d0e8      	beq.n	8009b64 <HAL_RCCEx_PeriphCLKConfig+0x1b0>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	681b      	ldr	r3, [r3, #0]
 8009b96:	f003 0304 	and.w	r3, r3, #4
 8009b9a:	2b00      	cmp	r3, #0
 8009b9c:	d02e      	beq.n	8009bfc <HAL_RCCEx_PeriphCLKConfig+0x248>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 8009b9e:	4b9f      	ldr	r3, [pc, #636]	; (8009e1c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009ba0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009ba4:	0c1b      	lsrs	r3, r3, #16
 8009ba6:	f003 0303 	and.w	r3, r3, #3
 8009baa:	3301      	adds	r3, #1
 8009bac:	005b      	lsls	r3, r3, #1
 8009bae:	617b      	str	r3, [r7, #20]
      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsair = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8009bb0:	4b9a      	ldr	r3, [pc, #616]	; (8009e1c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009bb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009bb6:	0f1b      	lsrs	r3, r3, #28
 8009bb8:	f003 0307 	and.w	r3, r3, #7
 8009bbc:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, pllsair);
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	691b      	ldr	r3, [r3, #16]
 8009bc2:	019a      	lsls	r2, r3, #6
 8009bc4:	697b      	ldr	r3, [r7, #20]
 8009bc6:	085b      	lsrs	r3, r3, #1
 8009bc8:	3b01      	subs	r3, #1
 8009bca:	041b      	lsls	r3, r3, #16
 8009bcc:	431a      	orrs	r2, r3
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	699b      	ldr	r3, [r3, #24]
 8009bd2:	061b      	lsls	r3, r3, #24
 8009bd4:	431a      	orrs	r2, r3
 8009bd6:	68fb      	ldr	r3, [r7, #12]
 8009bd8:	071b      	lsls	r3, r3, #28
 8009bda:	4990      	ldr	r1, [pc, #576]	; (8009e1c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009bdc:	4313      	orrs	r3, r2
 8009bde:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8009be2:	4b8e      	ldr	r3, [pc, #568]	; (8009e1c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009be4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009be8:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009bf0:	3b01      	subs	r3, #1
 8009bf2:	021b      	lsls	r3, r3, #8
 8009bf4:	4989      	ldr	r1, [pc, #548]	; (8009e1c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009bf6:	4313      	orrs	r3, r2
 8009bf8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	681b      	ldr	r3, [r3, #0]
 8009c00:	f003 0308 	and.w	r3, r3, #8
 8009c04:	2b00      	cmp	r3, #0
 8009c06:	d02c      	beq.n	8009c62 <HAL_RCCEx_PeriphCLKConfig+0x2ae>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 8009c08:	4b84      	ldr	r3, [pc, #528]	; (8009e1c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009c0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009c0e:	0c1b      	lsrs	r3, r3, #16
 8009c10:	f003 0303 	and.w	r3, r3, #3
 8009c14:	3301      	adds	r3, #1
 8009c16:	005b      	lsls	r3, r3, #1
 8009c18:	617b      	str	r3, [r7, #20]
      /* Read PLLSAIQ value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8009c1a:	4b80      	ldr	r3, [pc, #512]	; (8009e1c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009c1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009c20:	0e1b      	lsrs	r3, r3, #24
 8009c22:	f003 030f 	and.w	r3, r3, #15
 8009c26:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, pllsaip, pllsaiq, PeriphClkInit->PLLSAI.PLLSAIR);
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	691b      	ldr	r3, [r3, #16]
 8009c2c:	019a      	lsls	r2, r3, #6
 8009c2e:	697b      	ldr	r3, [r7, #20]
 8009c30:	085b      	lsrs	r3, r3, #1
 8009c32:	3b01      	subs	r3, #1
 8009c34:	041b      	lsls	r3, r3, #16
 8009c36:	431a      	orrs	r2, r3
 8009c38:	693b      	ldr	r3, [r7, #16]
 8009c3a:	061b      	lsls	r3, r3, #24
 8009c3c:	431a      	orrs	r2, r3
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	69db      	ldr	r3, [r3, #28]
 8009c42:	071b      	lsls	r3, r3, #28
 8009c44:	4975      	ldr	r1, [pc, #468]	; (8009e1c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009c46:	4313      	orrs	r3, r2
 8009c48:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8009c4c:	4b73      	ldr	r3, [pc, #460]	; (8009e1c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009c4e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009c52:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009c5a:	4970      	ldr	r1, [pc, #448]	; (8009e1c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009c5c:	4313      	orrs	r3, r2
 8009c5e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- CLK48 configuration ------------------------*/
    /* Configure the PLLSAI when it is used as clock source for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == (RCC_PERIPHCLK_CLK48)) &&
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	681b      	ldr	r3, [r3, #0]
 8009c66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009c6a:	2b00      	cmp	r3, #0
 8009c6c:	d024      	beq.n	8009cb8 <HAL_RCCEx_PeriphCLKConfig+0x304>
       (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == (RCC_PERIPHCLK_CLK48)) &&
 8009c72:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009c76:	d11f      	bne.n	8009cb8 <HAL_RCCEx_PeriphCLKConfig+0x304>
    {
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));

      /* Read PLLSAIQ value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8009c78:	4b68      	ldr	r3, [pc, #416]	; (8009e1c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009c7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009c7e:	0e1b      	lsrs	r3, r3, #24
 8009c80:	f003 030f 	and.w	r3, r3, #15
 8009c84:	613b      	str	r3, [r7, #16]
      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsair = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8009c86:	4b65      	ldr	r3, [pc, #404]	; (8009e1c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009c88:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009c8c:	0f1b      	lsrs	r3, r3, #28
 8009c8e:	f003 0307 	and.w	r3, r3, #7
 8009c92:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* CLK48_CLK(first level) = PLLSAI_VCO Output/PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, pllsair);
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	691b      	ldr	r3, [r3, #16]
 8009c98:	019a      	lsls	r2, r3, #6
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	695b      	ldr	r3, [r3, #20]
 8009c9e:	085b      	lsrs	r3, r3, #1
 8009ca0:	3b01      	subs	r3, #1
 8009ca2:	041b      	lsls	r3, r3, #16
 8009ca4:	431a      	orrs	r2, r3
 8009ca6:	693b      	ldr	r3, [r7, #16]
 8009ca8:	061b      	lsls	r3, r3, #24
 8009caa:	431a      	orrs	r2, r3
 8009cac:	68fb      	ldr	r3, [r7, #12]
 8009cae:	071b      	lsls	r3, r3, #28
 8009cb0:	495a      	ldr	r1, [pc, #360]	; (8009e1c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009cb2:	4313      	orrs	r3, r2
 8009cb4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8009cb8:	4b59      	ldr	r3, [pc, #356]	; (8009e20 <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 8009cba:	2201      	movs	r2, #1
 8009cbc:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8009cbe:	f7fd f9db 	bl	8007078 <HAL_GetTick>
 8009cc2:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8009cc4:	e008      	b.n	8009cd8 <HAL_RCCEx_PeriphCLKConfig+0x324>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8009cc6:	f7fd f9d7 	bl	8007078 <HAL_GetTick>
 8009cca:	4602      	mov	r2, r0
 8009ccc:	69fb      	ldr	r3, [r7, #28]
 8009cce:	1ad3      	subs	r3, r2, r3
 8009cd0:	2b02      	cmp	r3, #2
 8009cd2:	d901      	bls.n	8009cd8 <HAL_RCCEx_PeriphCLKConfig+0x324>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8009cd4:	2303      	movs	r3, #3
 8009cd6:	e09c      	b.n	8009e12 <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8009cd8:	4b50      	ldr	r3, [pc, #320]	; (8009e1c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009cda:	681b      	ldr	r3, [r3, #0]
 8009cdc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8009ce0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009ce4:	d1ef      	bne.n	8009cc6 <HAL_RCCEx_PeriphCLKConfig+0x312>
  }

  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	f003 0320 	and.w	r3, r3, #32
 8009cee:	2b00      	cmp	r3, #0
 8009cf0:	f000 8083 	beq.w	8009dfa <HAL_RCCEx_PeriphCLKConfig+0x446>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8009cf4:	2300      	movs	r3, #0
 8009cf6:	60bb      	str	r3, [r7, #8]
 8009cf8:	4b48      	ldr	r3, [pc, #288]	; (8009e1c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009cfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009cfc:	4a47      	ldr	r2, [pc, #284]	; (8009e1c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009cfe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009d02:	6413      	str	r3, [r2, #64]	; 0x40
 8009d04:	4b45      	ldr	r3, [pc, #276]	; (8009e1c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009d06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d08:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009d0c:	60bb      	str	r3, [r7, #8]
 8009d0e:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8009d10:	4b44      	ldr	r3, [pc, #272]	; (8009e24 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8009d12:	681b      	ldr	r3, [r3, #0]
 8009d14:	4a43      	ldr	r2, [pc, #268]	; (8009e24 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8009d16:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009d1a:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8009d1c:	f7fd f9ac 	bl	8007078 <HAL_GetTick>
 8009d20:	61f8      	str	r0, [r7, #28]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8009d22:	e008      	b.n	8009d36 <HAL_RCCEx_PeriphCLKConfig+0x382>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8009d24:	f7fd f9a8 	bl	8007078 <HAL_GetTick>
 8009d28:	4602      	mov	r2, r0
 8009d2a:	69fb      	ldr	r3, [r7, #28]
 8009d2c:	1ad3      	subs	r3, r2, r3
 8009d2e:	2b02      	cmp	r3, #2
 8009d30:	d901      	bls.n	8009d36 <HAL_RCCEx_PeriphCLKConfig+0x382>
      {
        return HAL_TIMEOUT;
 8009d32:	2303      	movs	r3, #3
 8009d34:	e06d      	b.n	8009e12 <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8009d36:	4b3b      	ldr	r3, [pc, #236]	; (8009e24 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009d3e:	2b00      	cmp	r3, #0
 8009d40:	d0f0      	beq.n	8009d24 <HAL_RCCEx_PeriphCLKConfig+0x370>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8009d42:	4b36      	ldr	r3, [pc, #216]	; (8009e1c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009d44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009d46:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009d4a:	61bb      	str	r3, [r7, #24]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8009d4c:	69bb      	ldr	r3, [r7, #24]
 8009d4e:	2b00      	cmp	r3, #0
 8009d50:	d02f      	beq.n	8009db2 <HAL_RCCEx_PeriphCLKConfig+0x3fe>
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009d56:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009d5a:	69ba      	ldr	r2, [r7, #24]
 8009d5c:	429a      	cmp	r2, r3
 8009d5e:	d028      	beq.n	8009db2 <HAL_RCCEx_PeriphCLKConfig+0x3fe>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8009d60:	4b2e      	ldr	r3, [pc, #184]	; (8009e1c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009d62:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009d64:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009d68:	61bb      	str	r3, [r7, #24]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8009d6a:	4b2f      	ldr	r3, [pc, #188]	; (8009e28 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8009d6c:	2201      	movs	r2, #1
 8009d6e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8009d70:	4b2d      	ldr	r3, [pc, #180]	; (8009e28 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8009d72:	2200      	movs	r2, #0
 8009d74:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8009d76:	4a29      	ldr	r2, [pc, #164]	; (8009e1c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009d78:	69bb      	ldr	r3, [r7, #24]
 8009d7a:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8009d7c:	4b27      	ldr	r3, [pc, #156]	; (8009e1c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009d7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009d80:	f003 0301 	and.w	r3, r3, #1
 8009d84:	2b01      	cmp	r3, #1
 8009d86:	d114      	bne.n	8009db2 <HAL_RCCEx_PeriphCLKConfig+0x3fe>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8009d88:	f7fd f976 	bl	8007078 <HAL_GetTick>
 8009d8c:	61f8      	str	r0, [r7, #28]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009d8e:	e00a      	b.n	8009da6 <HAL_RCCEx_PeriphCLKConfig+0x3f2>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009d90:	f7fd f972 	bl	8007078 <HAL_GetTick>
 8009d94:	4602      	mov	r2, r0
 8009d96:	69fb      	ldr	r3, [r7, #28]
 8009d98:	1ad3      	subs	r3, r2, r3
 8009d9a:	f241 3288 	movw	r2, #5000	; 0x1388
 8009d9e:	4293      	cmp	r3, r2
 8009da0:	d901      	bls.n	8009da6 <HAL_RCCEx_PeriphCLKConfig+0x3f2>
          {
            return HAL_TIMEOUT;
 8009da2:	2303      	movs	r3, #3
 8009da4:	e035      	b.n	8009e12 <HAL_RCCEx_PeriphCLKConfig+0x45e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009da6:	4b1d      	ldr	r3, [pc, #116]	; (8009e1c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009da8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009daa:	f003 0302 	and.w	r3, r3, #2
 8009dae:	2b00      	cmp	r3, #0
 8009db0:	d0ee      	beq.n	8009d90 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009db6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009dba:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009dbe:	d10d      	bne.n	8009ddc <HAL_RCCEx_PeriphCLKConfig+0x428>
 8009dc0:	4b16      	ldr	r3, [pc, #88]	; (8009e1c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009dc2:	689b      	ldr	r3, [r3, #8]
 8009dc4:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009dcc:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8009dd0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009dd4:	4911      	ldr	r1, [pc, #68]	; (8009e1c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009dd6:	4313      	orrs	r3, r2
 8009dd8:	608b      	str	r3, [r1, #8]
 8009dda:	e005      	b.n	8009de8 <HAL_RCCEx_PeriphCLKConfig+0x434>
 8009ddc:	4b0f      	ldr	r3, [pc, #60]	; (8009e1c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009dde:	689b      	ldr	r3, [r3, #8]
 8009de0:	4a0e      	ldr	r2, [pc, #56]	; (8009e1c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009de2:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8009de6:	6093      	str	r3, [r2, #8]
 8009de8:	4b0c      	ldr	r3, [pc, #48]	; (8009e1c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009dea:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009df0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009df4:	4909      	ldr	r1, [pc, #36]	; (8009e1c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009df6:	4313      	orrs	r3, r2
 8009df8:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	681b      	ldr	r3, [r3, #0]
 8009dfe:	f003 0310 	and.w	r3, r3, #16
 8009e02:	2b00      	cmp	r3, #0
 8009e04:	d004      	beq.n	8009e10 <HAL_RCCEx_PeriphCLKConfig+0x45c>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 8009e0c:	4b07      	ldr	r3, [pc, #28]	; (8009e2c <HAL_RCCEx_PeriphCLKConfig+0x478>)
 8009e0e:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8009e10:	2300      	movs	r3, #0
}
 8009e12:	4618      	mov	r0, r3
 8009e14:	3720      	adds	r7, #32
 8009e16:	46bd      	mov	sp, r7
 8009e18:	bd80      	pop	{r7, pc}
 8009e1a:	bf00      	nop
 8009e1c:	40023800 	.word	0x40023800
 8009e20:	42470070 	.word	0x42470070
 8009e24:	40007000 	.word	0x40007000
 8009e28:	42470e40 	.word	0x42470e40
 8009e2c:	424711e0 	.word	0x424711e0

08009e30 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009e30:	b580      	push	{r7, lr}
 8009e32:	b086      	sub	sp, #24
 8009e34:	af00      	add	r7, sp, #0
 8009e36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8009e38:	2300      	movs	r3, #0
 8009e3a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	681b      	ldr	r3, [r3, #0]
 8009e40:	f003 0301 	and.w	r3, r3, #1
 8009e44:	2b00      	cmp	r3, #0
 8009e46:	d075      	beq.n	8009f34 <HAL_RCC_OscConfig+0x104>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8009e48:	4ba2      	ldr	r3, [pc, #648]	; (800a0d4 <HAL_RCC_OscConfig+0x2a4>)
 8009e4a:	689b      	ldr	r3, [r3, #8]
 8009e4c:	f003 030c 	and.w	r3, r3, #12
 8009e50:	2b04      	cmp	r3, #4
 8009e52:	d00c      	beq.n	8009e6e <HAL_RCC_OscConfig+0x3e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009e54:	4b9f      	ldr	r3, [pc, #636]	; (800a0d4 <HAL_RCC_OscConfig+0x2a4>)
 8009e56:	689b      	ldr	r3, [r3, #8]
 8009e58:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8009e5c:	2b08      	cmp	r3, #8
 8009e5e:	d112      	bne.n	8009e86 <HAL_RCC_OscConfig+0x56>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009e60:	4b9c      	ldr	r3, [pc, #624]	; (800a0d4 <HAL_RCC_OscConfig+0x2a4>)
 8009e62:	685b      	ldr	r3, [r3, #4]
 8009e64:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009e68:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009e6c:	d10b      	bne.n	8009e86 <HAL_RCC_OscConfig+0x56>
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009e6e:	4b99      	ldr	r3, [pc, #612]	; (800a0d4 <HAL_RCC_OscConfig+0x2a4>)
 8009e70:	681b      	ldr	r3, [r3, #0]
 8009e72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009e76:	2b00      	cmp	r3, #0
 8009e78:	d05b      	beq.n	8009f32 <HAL_RCC_OscConfig+0x102>
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	685b      	ldr	r3, [r3, #4]
 8009e7e:	2b00      	cmp	r3, #0
 8009e80:	d157      	bne.n	8009f32 <HAL_RCC_OscConfig+0x102>
      {
        return HAL_ERROR;
 8009e82:	2301      	movs	r3, #1
 8009e84:	e20b      	b.n	800a29e <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	685b      	ldr	r3, [r3, #4]
 8009e8a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009e8e:	d106      	bne.n	8009e9e <HAL_RCC_OscConfig+0x6e>
 8009e90:	4b90      	ldr	r3, [pc, #576]	; (800a0d4 <HAL_RCC_OscConfig+0x2a4>)
 8009e92:	681b      	ldr	r3, [r3, #0]
 8009e94:	4a8f      	ldr	r2, [pc, #572]	; (800a0d4 <HAL_RCC_OscConfig+0x2a4>)
 8009e96:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009e9a:	6013      	str	r3, [r2, #0]
 8009e9c:	e01d      	b.n	8009eda <HAL_RCC_OscConfig+0xaa>
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	685b      	ldr	r3, [r3, #4]
 8009ea2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8009ea6:	d10c      	bne.n	8009ec2 <HAL_RCC_OscConfig+0x92>
 8009ea8:	4b8a      	ldr	r3, [pc, #552]	; (800a0d4 <HAL_RCC_OscConfig+0x2a4>)
 8009eaa:	681b      	ldr	r3, [r3, #0]
 8009eac:	4a89      	ldr	r2, [pc, #548]	; (800a0d4 <HAL_RCC_OscConfig+0x2a4>)
 8009eae:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8009eb2:	6013      	str	r3, [r2, #0]
 8009eb4:	4b87      	ldr	r3, [pc, #540]	; (800a0d4 <HAL_RCC_OscConfig+0x2a4>)
 8009eb6:	681b      	ldr	r3, [r3, #0]
 8009eb8:	4a86      	ldr	r2, [pc, #536]	; (800a0d4 <HAL_RCC_OscConfig+0x2a4>)
 8009eba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009ebe:	6013      	str	r3, [r2, #0]
 8009ec0:	e00b      	b.n	8009eda <HAL_RCC_OscConfig+0xaa>
 8009ec2:	4b84      	ldr	r3, [pc, #528]	; (800a0d4 <HAL_RCC_OscConfig+0x2a4>)
 8009ec4:	681b      	ldr	r3, [r3, #0]
 8009ec6:	4a83      	ldr	r2, [pc, #524]	; (800a0d4 <HAL_RCC_OscConfig+0x2a4>)
 8009ec8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009ecc:	6013      	str	r3, [r2, #0]
 8009ece:	4b81      	ldr	r3, [pc, #516]	; (800a0d4 <HAL_RCC_OscConfig+0x2a4>)
 8009ed0:	681b      	ldr	r3, [r3, #0]
 8009ed2:	4a80      	ldr	r2, [pc, #512]	; (800a0d4 <HAL_RCC_OscConfig+0x2a4>)
 8009ed4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009ed8:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	685b      	ldr	r3, [r3, #4]
 8009ede:	2b00      	cmp	r3, #0
 8009ee0:	d013      	beq.n	8009f0a <HAL_RCC_OscConfig+0xda>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009ee2:	f7fd f8c9 	bl	8007078 <HAL_GetTick>
 8009ee6:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009ee8:	e008      	b.n	8009efc <HAL_RCC_OscConfig+0xcc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8009eea:	f7fd f8c5 	bl	8007078 <HAL_GetTick>
 8009eee:	4602      	mov	r2, r0
 8009ef0:	693b      	ldr	r3, [r7, #16]
 8009ef2:	1ad3      	subs	r3, r2, r3
 8009ef4:	2b64      	cmp	r3, #100	; 0x64
 8009ef6:	d901      	bls.n	8009efc <HAL_RCC_OscConfig+0xcc>
          {
            return HAL_TIMEOUT;
 8009ef8:	2303      	movs	r3, #3
 8009efa:	e1d0      	b.n	800a29e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009efc:	4b75      	ldr	r3, [pc, #468]	; (800a0d4 <HAL_RCC_OscConfig+0x2a4>)
 8009efe:	681b      	ldr	r3, [r3, #0]
 8009f00:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009f04:	2b00      	cmp	r3, #0
 8009f06:	d0f0      	beq.n	8009eea <HAL_RCC_OscConfig+0xba>
 8009f08:	e014      	b.n	8009f34 <HAL_RCC_OscConfig+0x104>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009f0a:	f7fd f8b5 	bl	8007078 <HAL_GetTick>
 8009f0e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009f10:	e008      	b.n	8009f24 <HAL_RCC_OscConfig+0xf4>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8009f12:	f7fd f8b1 	bl	8007078 <HAL_GetTick>
 8009f16:	4602      	mov	r2, r0
 8009f18:	693b      	ldr	r3, [r7, #16]
 8009f1a:	1ad3      	subs	r3, r2, r3
 8009f1c:	2b64      	cmp	r3, #100	; 0x64
 8009f1e:	d901      	bls.n	8009f24 <HAL_RCC_OscConfig+0xf4>
          {
            return HAL_TIMEOUT;
 8009f20:	2303      	movs	r3, #3
 8009f22:	e1bc      	b.n	800a29e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009f24:	4b6b      	ldr	r3, [pc, #428]	; (800a0d4 <HAL_RCC_OscConfig+0x2a4>)
 8009f26:	681b      	ldr	r3, [r3, #0]
 8009f28:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009f2c:	2b00      	cmp	r3, #0
 8009f2e:	d1f0      	bne.n	8009f12 <HAL_RCC_OscConfig+0xe2>
 8009f30:	e000      	b.n	8009f34 <HAL_RCC_OscConfig+0x104>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009f32:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	681b      	ldr	r3, [r3, #0]
 8009f38:	f003 0302 	and.w	r3, r3, #2
 8009f3c:	2b00      	cmp	r3, #0
 8009f3e:	d063      	beq.n	800a008 <HAL_RCC_OscConfig+0x1d8>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8009f40:	4b64      	ldr	r3, [pc, #400]	; (800a0d4 <HAL_RCC_OscConfig+0x2a4>)
 8009f42:	689b      	ldr	r3, [r3, #8]
 8009f44:	f003 030c 	and.w	r3, r3, #12
 8009f48:	2b00      	cmp	r3, #0
 8009f4a:	d00b      	beq.n	8009f64 <HAL_RCC_OscConfig+0x134>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009f4c:	4b61      	ldr	r3, [pc, #388]	; (800a0d4 <HAL_RCC_OscConfig+0x2a4>)
 8009f4e:	689b      	ldr	r3, [r3, #8]
 8009f50:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8009f54:	2b08      	cmp	r3, #8
 8009f56:	d11c      	bne.n	8009f92 <HAL_RCC_OscConfig+0x162>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009f58:	4b5e      	ldr	r3, [pc, #376]	; (800a0d4 <HAL_RCC_OscConfig+0x2a4>)
 8009f5a:	685b      	ldr	r3, [r3, #4]
 8009f5c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009f60:	2b00      	cmp	r3, #0
 8009f62:	d116      	bne.n	8009f92 <HAL_RCC_OscConfig+0x162>
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009f64:	4b5b      	ldr	r3, [pc, #364]	; (800a0d4 <HAL_RCC_OscConfig+0x2a4>)
 8009f66:	681b      	ldr	r3, [r3, #0]
 8009f68:	f003 0302 	and.w	r3, r3, #2
 8009f6c:	2b00      	cmp	r3, #0
 8009f6e:	d005      	beq.n	8009f7c <HAL_RCC_OscConfig+0x14c>
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	68db      	ldr	r3, [r3, #12]
 8009f74:	2b01      	cmp	r3, #1
 8009f76:	d001      	beq.n	8009f7c <HAL_RCC_OscConfig+0x14c>
      {
        return HAL_ERROR;
 8009f78:	2301      	movs	r3, #1
 8009f7a:	e190      	b.n	800a29e <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009f7c:	4b55      	ldr	r3, [pc, #340]	; (800a0d4 <HAL_RCC_OscConfig+0x2a4>)
 8009f7e:	681b      	ldr	r3, [r3, #0]
 8009f80:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	691b      	ldr	r3, [r3, #16]
 8009f88:	00db      	lsls	r3, r3, #3
 8009f8a:	4952      	ldr	r1, [pc, #328]	; (800a0d4 <HAL_RCC_OscConfig+0x2a4>)
 8009f8c:	4313      	orrs	r3, r2
 8009f8e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009f90:	e03a      	b.n	800a008 <HAL_RCC_OscConfig+0x1d8>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	68db      	ldr	r3, [r3, #12]
 8009f96:	2b00      	cmp	r3, #0
 8009f98:	d020      	beq.n	8009fdc <HAL_RCC_OscConfig+0x1ac>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009f9a:	4b4f      	ldr	r3, [pc, #316]	; (800a0d8 <HAL_RCC_OscConfig+0x2a8>)
 8009f9c:	2201      	movs	r2, #1
 8009f9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009fa0:	f7fd f86a 	bl	8007078 <HAL_GetTick>
 8009fa4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009fa6:	e008      	b.n	8009fba <HAL_RCC_OscConfig+0x18a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8009fa8:	f7fd f866 	bl	8007078 <HAL_GetTick>
 8009fac:	4602      	mov	r2, r0
 8009fae:	693b      	ldr	r3, [r7, #16]
 8009fb0:	1ad3      	subs	r3, r2, r3
 8009fb2:	2b02      	cmp	r3, #2
 8009fb4:	d901      	bls.n	8009fba <HAL_RCC_OscConfig+0x18a>
          {
            return HAL_TIMEOUT;
 8009fb6:	2303      	movs	r3, #3
 8009fb8:	e171      	b.n	800a29e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009fba:	4b46      	ldr	r3, [pc, #280]	; (800a0d4 <HAL_RCC_OscConfig+0x2a4>)
 8009fbc:	681b      	ldr	r3, [r3, #0]
 8009fbe:	f003 0302 	and.w	r3, r3, #2
 8009fc2:	2b00      	cmp	r3, #0
 8009fc4:	d0f0      	beq.n	8009fa8 <HAL_RCC_OscConfig+0x178>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009fc6:	4b43      	ldr	r3, [pc, #268]	; (800a0d4 <HAL_RCC_OscConfig+0x2a4>)
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	691b      	ldr	r3, [r3, #16]
 8009fd2:	00db      	lsls	r3, r3, #3
 8009fd4:	493f      	ldr	r1, [pc, #252]	; (800a0d4 <HAL_RCC_OscConfig+0x2a4>)
 8009fd6:	4313      	orrs	r3, r2
 8009fd8:	600b      	str	r3, [r1, #0]
 8009fda:	e015      	b.n	800a008 <HAL_RCC_OscConfig+0x1d8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009fdc:	4b3e      	ldr	r3, [pc, #248]	; (800a0d8 <HAL_RCC_OscConfig+0x2a8>)
 8009fde:	2200      	movs	r2, #0
 8009fe0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009fe2:	f7fd f849 	bl	8007078 <HAL_GetTick>
 8009fe6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009fe8:	e008      	b.n	8009ffc <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8009fea:	f7fd f845 	bl	8007078 <HAL_GetTick>
 8009fee:	4602      	mov	r2, r0
 8009ff0:	693b      	ldr	r3, [r7, #16]
 8009ff2:	1ad3      	subs	r3, r2, r3
 8009ff4:	2b02      	cmp	r3, #2
 8009ff6:	d901      	bls.n	8009ffc <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8009ff8:	2303      	movs	r3, #3
 8009ffa:	e150      	b.n	800a29e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009ffc:	4b35      	ldr	r3, [pc, #212]	; (800a0d4 <HAL_RCC_OscConfig+0x2a4>)
 8009ffe:	681b      	ldr	r3, [r3, #0]
 800a000:	f003 0302 	and.w	r3, r3, #2
 800a004:	2b00      	cmp	r3, #0
 800a006:	d1f0      	bne.n	8009fea <HAL_RCC_OscConfig+0x1ba>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	681b      	ldr	r3, [r3, #0]
 800a00c:	f003 0308 	and.w	r3, r3, #8
 800a010:	2b00      	cmp	r3, #0
 800a012:	d030      	beq.n	800a076 <HAL_RCC_OscConfig+0x246>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	695b      	ldr	r3, [r3, #20]
 800a018:	2b00      	cmp	r3, #0
 800a01a:	d016      	beq.n	800a04a <HAL_RCC_OscConfig+0x21a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800a01c:	4b2f      	ldr	r3, [pc, #188]	; (800a0dc <HAL_RCC_OscConfig+0x2ac>)
 800a01e:	2201      	movs	r2, #1
 800a020:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a022:	f7fd f829 	bl	8007078 <HAL_GetTick>
 800a026:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800a028:	e008      	b.n	800a03c <HAL_RCC_OscConfig+0x20c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800a02a:	f7fd f825 	bl	8007078 <HAL_GetTick>
 800a02e:	4602      	mov	r2, r0
 800a030:	693b      	ldr	r3, [r7, #16]
 800a032:	1ad3      	subs	r3, r2, r3
 800a034:	2b02      	cmp	r3, #2
 800a036:	d901      	bls.n	800a03c <HAL_RCC_OscConfig+0x20c>
        {
          return HAL_TIMEOUT;
 800a038:	2303      	movs	r3, #3
 800a03a:	e130      	b.n	800a29e <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800a03c:	4b25      	ldr	r3, [pc, #148]	; (800a0d4 <HAL_RCC_OscConfig+0x2a4>)
 800a03e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a040:	f003 0302 	and.w	r3, r3, #2
 800a044:	2b00      	cmp	r3, #0
 800a046:	d0f0      	beq.n	800a02a <HAL_RCC_OscConfig+0x1fa>
 800a048:	e015      	b.n	800a076 <HAL_RCC_OscConfig+0x246>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800a04a:	4b24      	ldr	r3, [pc, #144]	; (800a0dc <HAL_RCC_OscConfig+0x2ac>)
 800a04c:	2200      	movs	r2, #0
 800a04e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a050:	f7fd f812 	bl	8007078 <HAL_GetTick>
 800a054:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800a056:	e008      	b.n	800a06a <HAL_RCC_OscConfig+0x23a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800a058:	f7fd f80e 	bl	8007078 <HAL_GetTick>
 800a05c:	4602      	mov	r2, r0
 800a05e:	693b      	ldr	r3, [r7, #16]
 800a060:	1ad3      	subs	r3, r2, r3
 800a062:	2b02      	cmp	r3, #2
 800a064:	d901      	bls.n	800a06a <HAL_RCC_OscConfig+0x23a>
        {
          return HAL_TIMEOUT;
 800a066:	2303      	movs	r3, #3
 800a068:	e119      	b.n	800a29e <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800a06a:	4b1a      	ldr	r3, [pc, #104]	; (800a0d4 <HAL_RCC_OscConfig+0x2a4>)
 800a06c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a06e:	f003 0302 	and.w	r3, r3, #2
 800a072:	2b00      	cmp	r3, #0
 800a074:	d1f0      	bne.n	800a058 <HAL_RCC_OscConfig+0x228>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	681b      	ldr	r3, [r3, #0]
 800a07a:	f003 0304 	and.w	r3, r3, #4
 800a07e:	2b00      	cmp	r3, #0
 800a080:	f000 809f 	beq.w	800a1c2 <HAL_RCC_OscConfig+0x392>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a084:	2300      	movs	r3, #0
 800a086:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800a088:	4b12      	ldr	r3, [pc, #72]	; (800a0d4 <HAL_RCC_OscConfig+0x2a4>)
 800a08a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a08c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a090:	2b00      	cmp	r3, #0
 800a092:	d10f      	bne.n	800a0b4 <HAL_RCC_OscConfig+0x284>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a094:	2300      	movs	r3, #0
 800a096:	60fb      	str	r3, [r7, #12]
 800a098:	4b0e      	ldr	r3, [pc, #56]	; (800a0d4 <HAL_RCC_OscConfig+0x2a4>)
 800a09a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a09c:	4a0d      	ldr	r2, [pc, #52]	; (800a0d4 <HAL_RCC_OscConfig+0x2a4>)
 800a09e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a0a2:	6413      	str	r3, [r2, #64]	; 0x40
 800a0a4:	4b0b      	ldr	r3, [pc, #44]	; (800a0d4 <HAL_RCC_OscConfig+0x2a4>)
 800a0a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a0a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a0ac:	60fb      	str	r3, [r7, #12]
 800a0ae:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800a0b0:	2301      	movs	r3, #1
 800a0b2:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a0b4:	4b0a      	ldr	r3, [pc, #40]	; (800a0e0 <HAL_RCC_OscConfig+0x2b0>)
 800a0b6:	681b      	ldr	r3, [r3, #0]
 800a0b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a0bc:	2b00      	cmp	r3, #0
 800a0be:	d120      	bne.n	800a102 <HAL_RCC_OscConfig+0x2d2>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800a0c0:	4b07      	ldr	r3, [pc, #28]	; (800a0e0 <HAL_RCC_OscConfig+0x2b0>)
 800a0c2:	681b      	ldr	r3, [r3, #0]
 800a0c4:	4a06      	ldr	r2, [pc, #24]	; (800a0e0 <HAL_RCC_OscConfig+0x2b0>)
 800a0c6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a0ca:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800a0cc:	f7fc ffd4 	bl	8007078 <HAL_GetTick>
 800a0d0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a0d2:	e010      	b.n	800a0f6 <HAL_RCC_OscConfig+0x2c6>
 800a0d4:	40023800 	.word	0x40023800
 800a0d8:	42470000 	.word	0x42470000
 800a0dc:	42470e80 	.word	0x42470e80
 800a0e0:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a0e4:	f7fc ffc8 	bl	8007078 <HAL_GetTick>
 800a0e8:	4602      	mov	r2, r0
 800a0ea:	693b      	ldr	r3, [r7, #16]
 800a0ec:	1ad3      	subs	r3, r2, r3
 800a0ee:	2b02      	cmp	r3, #2
 800a0f0:	d901      	bls.n	800a0f6 <HAL_RCC_OscConfig+0x2c6>
        {
          return HAL_TIMEOUT;
 800a0f2:	2303      	movs	r3, #3
 800a0f4:	e0d3      	b.n	800a29e <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a0f6:	4b6c      	ldr	r3, [pc, #432]	; (800a2a8 <HAL_RCC_OscConfig+0x478>)
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a0fe:	2b00      	cmp	r3, #0
 800a100:	d0f0      	beq.n	800a0e4 <HAL_RCC_OscConfig+0x2b4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	689b      	ldr	r3, [r3, #8]
 800a106:	2b01      	cmp	r3, #1
 800a108:	d106      	bne.n	800a118 <HAL_RCC_OscConfig+0x2e8>
 800a10a:	4b68      	ldr	r3, [pc, #416]	; (800a2ac <HAL_RCC_OscConfig+0x47c>)
 800a10c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a10e:	4a67      	ldr	r2, [pc, #412]	; (800a2ac <HAL_RCC_OscConfig+0x47c>)
 800a110:	f043 0301 	orr.w	r3, r3, #1
 800a114:	6713      	str	r3, [r2, #112]	; 0x70
 800a116:	e01c      	b.n	800a152 <HAL_RCC_OscConfig+0x322>
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	689b      	ldr	r3, [r3, #8]
 800a11c:	2b05      	cmp	r3, #5
 800a11e:	d10c      	bne.n	800a13a <HAL_RCC_OscConfig+0x30a>
 800a120:	4b62      	ldr	r3, [pc, #392]	; (800a2ac <HAL_RCC_OscConfig+0x47c>)
 800a122:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a124:	4a61      	ldr	r2, [pc, #388]	; (800a2ac <HAL_RCC_OscConfig+0x47c>)
 800a126:	f043 0304 	orr.w	r3, r3, #4
 800a12a:	6713      	str	r3, [r2, #112]	; 0x70
 800a12c:	4b5f      	ldr	r3, [pc, #380]	; (800a2ac <HAL_RCC_OscConfig+0x47c>)
 800a12e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a130:	4a5e      	ldr	r2, [pc, #376]	; (800a2ac <HAL_RCC_OscConfig+0x47c>)
 800a132:	f043 0301 	orr.w	r3, r3, #1
 800a136:	6713      	str	r3, [r2, #112]	; 0x70
 800a138:	e00b      	b.n	800a152 <HAL_RCC_OscConfig+0x322>
 800a13a:	4b5c      	ldr	r3, [pc, #368]	; (800a2ac <HAL_RCC_OscConfig+0x47c>)
 800a13c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a13e:	4a5b      	ldr	r2, [pc, #364]	; (800a2ac <HAL_RCC_OscConfig+0x47c>)
 800a140:	f023 0301 	bic.w	r3, r3, #1
 800a144:	6713      	str	r3, [r2, #112]	; 0x70
 800a146:	4b59      	ldr	r3, [pc, #356]	; (800a2ac <HAL_RCC_OscConfig+0x47c>)
 800a148:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a14a:	4a58      	ldr	r2, [pc, #352]	; (800a2ac <HAL_RCC_OscConfig+0x47c>)
 800a14c:	f023 0304 	bic.w	r3, r3, #4
 800a150:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	689b      	ldr	r3, [r3, #8]
 800a156:	2b00      	cmp	r3, #0
 800a158:	d015      	beq.n	800a186 <HAL_RCC_OscConfig+0x356>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a15a:	f7fc ff8d 	bl	8007078 <HAL_GetTick>
 800a15e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a160:	e00a      	b.n	800a178 <HAL_RCC_OscConfig+0x348>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800a162:	f7fc ff89 	bl	8007078 <HAL_GetTick>
 800a166:	4602      	mov	r2, r0
 800a168:	693b      	ldr	r3, [r7, #16]
 800a16a:	1ad3      	subs	r3, r2, r3
 800a16c:	f241 3288 	movw	r2, #5000	; 0x1388
 800a170:	4293      	cmp	r3, r2
 800a172:	d901      	bls.n	800a178 <HAL_RCC_OscConfig+0x348>
        {
          return HAL_TIMEOUT;
 800a174:	2303      	movs	r3, #3
 800a176:	e092      	b.n	800a29e <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a178:	4b4c      	ldr	r3, [pc, #304]	; (800a2ac <HAL_RCC_OscConfig+0x47c>)
 800a17a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a17c:	f003 0302 	and.w	r3, r3, #2
 800a180:	2b00      	cmp	r3, #0
 800a182:	d0ee      	beq.n	800a162 <HAL_RCC_OscConfig+0x332>
 800a184:	e014      	b.n	800a1b0 <HAL_RCC_OscConfig+0x380>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a186:	f7fc ff77 	bl	8007078 <HAL_GetTick>
 800a18a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800a18c:	e00a      	b.n	800a1a4 <HAL_RCC_OscConfig+0x374>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800a18e:	f7fc ff73 	bl	8007078 <HAL_GetTick>
 800a192:	4602      	mov	r2, r0
 800a194:	693b      	ldr	r3, [r7, #16]
 800a196:	1ad3      	subs	r3, r2, r3
 800a198:	f241 3288 	movw	r2, #5000	; 0x1388
 800a19c:	4293      	cmp	r3, r2
 800a19e:	d901      	bls.n	800a1a4 <HAL_RCC_OscConfig+0x374>
        {
          return HAL_TIMEOUT;
 800a1a0:	2303      	movs	r3, #3
 800a1a2:	e07c      	b.n	800a29e <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800a1a4:	4b41      	ldr	r3, [pc, #260]	; (800a2ac <HAL_RCC_OscConfig+0x47c>)
 800a1a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a1a8:	f003 0302 	and.w	r3, r3, #2
 800a1ac:	2b00      	cmp	r3, #0
 800a1ae:	d1ee      	bne.n	800a18e <HAL_RCC_OscConfig+0x35e>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800a1b0:	7dfb      	ldrb	r3, [r7, #23]
 800a1b2:	2b01      	cmp	r3, #1
 800a1b4:	d105      	bne.n	800a1c2 <HAL_RCC_OscConfig+0x392>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a1b6:	4b3d      	ldr	r3, [pc, #244]	; (800a2ac <HAL_RCC_OscConfig+0x47c>)
 800a1b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a1ba:	4a3c      	ldr	r2, [pc, #240]	; (800a2ac <HAL_RCC_OscConfig+0x47c>)
 800a1bc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a1c0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	699b      	ldr	r3, [r3, #24]
 800a1c6:	2b00      	cmp	r3, #0
 800a1c8:	d068      	beq.n	800a29c <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800a1ca:	4b38      	ldr	r3, [pc, #224]	; (800a2ac <HAL_RCC_OscConfig+0x47c>)
 800a1cc:	689b      	ldr	r3, [r3, #8]
 800a1ce:	f003 030c 	and.w	r3, r3, #12
 800a1d2:	2b08      	cmp	r3, #8
 800a1d4:	d060      	beq.n	800a298 <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	699b      	ldr	r3, [r3, #24]
 800a1da:	2b02      	cmp	r3, #2
 800a1dc:	d145      	bne.n	800a26a <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a1de:	4b34      	ldr	r3, [pc, #208]	; (800a2b0 <HAL_RCC_OscConfig+0x480>)
 800a1e0:	2200      	movs	r2, #0
 800a1e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a1e4:	f7fc ff48 	bl	8007078 <HAL_GetTick>
 800a1e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a1ea:	e008      	b.n	800a1fe <HAL_RCC_OscConfig+0x3ce>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800a1ec:	f7fc ff44 	bl	8007078 <HAL_GetTick>
 800a1f0:	4602      	mov	r2, r0
 800a1f2:	693b      	ldr	r3, [r7, #16]
 800a1f4:	1ad3      	subs	r3, r2, r3
 800a1f6:	2b02      	cmp	r3, #2
 800a1f8:	d901      	bls.n	800a1fe <HAL_RCC_OscConfig+0x3ce>
          {
            return HAL_TIMEOUT;
 800a1fa:	2303      	movs	r3, #3
 800a1fc:	e04f      	b.n	800a29e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a1fe:	4b2b      	ldr	r3, [pc, #172]	; (800a2ac <HAL_RCC_OscConfig+0x47c>)
 800a200:	681b      	ldr	r3, [r3, #0]
 800a202:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a206:	2b00      	cmp	r3, #0
 800a208:	d1f0      	bne.n	800a1ec <HAL_RCC_OscConfig+0x3bc>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	69da      	ldr	r2, [r3, #28]
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	6a1b      	ldr	r3, [r3, #32]
 800a212:	431a      	orrs	r2, r3
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a218:	019b      	lsls	r3, r3, #6
 800a21a:	431a      	orrs	r2, r3
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a220:	085b      	lsrs	r3, r3, #1
 800a222:	3b01      	subs	r3, #1
 800a224:	041b      	lsls	r3, r3, #16
 800a226:	431a      	orrs	r2, r3
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a22c:	061b      	lsls	r3, r3, #24
 800a22e:	431a      	orrs	r2, r3
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a234:	071b      	lsls	r3, r3, #28
 800a236:	491d      	ldr	r1, [pc, #116]	; (800a2ac <HAL_RCC_OscConfig+0x47c>)
 800a238:	4313      	orrs	r3, r2
 800a23a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800a23c:	4b1c      	ldr	r3, [pc, #112]	; (800a2b0 <HAL_RCC_OscConfig+0x480>)
 800a23e:	2201      	movs	r2, #1
 800a240:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a242:	f7fc ff19 	bl	8007078 <HAL_GetTick>
 800a246:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a248:	e008      	b.n	800a25c <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800a24a:	f7fc ff15 	bl	8007078 <HAL_GetTick>
 800a24e:	4602      	mov	r2, r0
 800a250:	693b      	ldr	r3, [r7, #16]
 800a252:	1ad3      	subs	r3, r2, r3
 800a254:	2b02      	cmp	r3, #2
 800a256:	d901      	bls.n	800a25c <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 800a258:	2303      	movs	r3, #3
 800a25a:	e020      	b.n	800a29e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a25c:	4b13      	ldr	r3, [pc, #76]	; (800a2ac <HAL_RCC_OscConfig+0x47c>)
 800a25e:	681b      	ldr	r3, [r3, #0]
 800a260:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a264:	2b00      	cmp	r3, #0
 800a266:	d0f0      	beq.n	800a24a <HAL_RCC_OscConfig+0x41a>
 800a268:	e018      	b.n	800a29c <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a26a:	4b11      	ldr	r3, [pc, #68]	; (800a2b0 <HAL_RCC_OscConfig+0x480>)
 800a26c:	2200      	movs	r2, #0
 800a26e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a270:	f7fc ff02 	bl	8007078 <HAL_GetTick>
 800a274:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a276:	e008      	b.n	800a28a <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800a278:	f7fc fefe 	bl	8007078 <HAL_GetTick>
 800a27c:	4602      	mov	r2, r0
 800a27e:	693b      	ldr	r3, [r7, #16]
 800a280:	1ad3      	subs	r3, r2, r3
 800a282:	2b02      	cmp	r3, #2
 800a284:	d901      	bls.n	800a28a <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 800a286:	2303      	movs	r3, #3
 800a288:	e009      	b.n	800a29e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a28a:	4b08      	ldr	r3, [pc, #32]	; (800a2ac <HAL_RCC_OscConfig+0x47c>)
 800a28c:	681b      	ldr	r3, [r3, #0]
 800a28e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a292:	2b00      	cmp	r3, #0
 800a294:	d1f0      	bne.n	800a278 <HAL_RCC_OscConfig+0x448>
 800a296:	e001      	b.n	800a29c <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 800a298:	2301      	movs	r3, #1
 800a29a:	e000      	b.n	800a29e <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 800a29c:	2300      	movs	r3, #0
}
 800a29e:	4618      	mov	r0, r3
 800a2a0:	3718      	adds	r7, #24
 800a2a2:	46bd      	mov	sp, r7
 800a2a4:	bd80      	pop	{r7, pc}
 800a2a6:	bf00      	nop
 800a2a8:	40007000 	.word	0x40007000
 800a2ac:	40023800 	.word	0x40023800
 800a2b0:	42470060 	.word	0x42470060

0800a2b4 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800a2b4:	b580      	push	{r7, lr}
 800a2b6:	b082      	sub	sp, #8
 800a2b8:	af00      	add	r7, sp, #0
 800a2ba:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	2b00      	cmp	r3, #0
 800a2c0:	d101      	bne.n	800a2c6 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800a2c2:	2301      	movs	r3, #1
 800a2c4:	e022      	b.n	800a30c <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800a2cc:	b2db      	uxtb	r3, r3
 800a2ce:	2b00      	cmp	r3, #0
 800a2d0:	d105      	bne.n	800a2de <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	2200      	movs	r2, #0
 800a2d6:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 800a2d8:	6878      	ldr	r0, [r7, #4]
 800a2da:	f7fa fe61 	bl	8004fa0 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	2203      	movs	r2, #3
 800a2e2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800a2e6:	6878      	ldr	r0, [r7, #4]
 800a2e8:	f000 f814 	bl	800a314 <HAL_SD_InitCard>
 800a2ec:	4603      	mov	r3, r0
 800a2ee:	2b00      	cmp	r3, #0
 800a2f0:	d001      	beq.n	800a2f6 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800a2f2:	2301      	movs	r3, #1
 800a2f4:	e00a      	b.n	800a30c <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	2200      	movs	r2, #0
 800a2fa:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	2200      	movs	r2, #0
 800a300:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	2201      	movs	r2, #1
 800a306:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800a30a:	2300      	movs	r3, #0
}
 800a30c:	4618      	mov	r0, r3
 800a30e:	3708      	adds	r7, #8
 800a310:	46bd      	mov	sp, r7
 800a312:	bd80      	pop	{r7, pc}

0800a314 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800a314:	b5b0      	push	{r4, r5, r7, lr}
 800a316:	b08e      	sub	sp, #56	; 0x38
 800a318:	af04      	add	r7, sp, #16
 800a31a:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 800a31c:	2300      	movs	r3, #0
 800a31e:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 800a320:	2300      	movs	r3, #0
 800a322:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 800a324:	2300      	movs	r3, #0
 800a326:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 800a328:	2300      	movs	r3, #0
 800a32a:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 800a32c:	2300      	movs	r3, #0
 800a32e:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 800a330:	2376      	movs	r3, #118	; 0x76
 800a332:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	681d      	ldr	r5, [r3, #0]
 800a338:	466c      	mov	r4, sp
 800a33a:	f107 0314 	add.w	r3, r7, #20
 800a33e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800a342:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800a346:	f107 0308 	add.w	r3, r7, #8
 800a34a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800a34c:	4628      	mov	r0, r5
 800a34e:	f003 fa87 	bl	800d860 <SDIO_Init>
 800a352:	4603      	mov	r3, r0
 800a354:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 800a358:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a35c:	2b00      	cmp	r3, #0
 800a35e:	d001      	beq.n	800a364 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 800a360:	2301      	movs	r3, #1
 800a362:	e031      	b.n	800a3c8 <HAL_SD_InitCard+0xb4>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 800a364:	4b1a      	ldr	r3, [pc, #104]	; (800a3d0 <HAL_SD_InitCard+0xbc>)
 800a366:	2200      	movs	r2, #0
 800a368:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	681b      	ldr	r3, [r3, #0]
 800a36e:	4618      	mov	r0, r3
 800a370:	f003 fabf 	bl	800d8f2 <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 800a374:	4b16      	ldr	r3, [pc, #88]	; (800a3d0 <HAL_SD_InitCard+0xbc>)
 800a376:	2201      	movs	r2, #1
 800a378:	601a      	str	r2, [r3, #0]

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800a37a:	6878      	ldr	r0, [r7, #4]
 800a37c:	f000 ffc6 	bl	800b30c <SD_PowerON>
 800a380:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800a382:	6a3b      	ldr	r3, [r7, #32]
 800a384:	2b00      	cmp	r3, #0
 800a386:	d00b      	beq.n	800a3a0 <HAL_SD_InitCard+0x8c>
  {
    hsd->State = HAL_SD_STATE_READY;
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	2201      	movs	r2, #1
 800a38c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a394:	6a3b      	ldr	r3, [r7, #32]
 800a396:	431a      	orrs	r2, r3
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800a39c:	2301      	movs	r3, #1
 800a39e:	e013      	b.n	800a3c8 <HAL_SD_InitCard+0xb4>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800a3a0:	6878      	ldr	r0, [r7, #4]
 800a3a2:	f000 fee5 	bl	800b170 <SD_InitCard>
 800a3a6:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800a3a8:	6a3b      	ldr	r3, [r7, #32]
 800a3aa:	2b00      	cmp	r3, #0
 800a3ac:	d00b      	beq.n	800a3c6 <HAL_SD_InitCard+0xb2>
  {
    hsd->State = HAL_SD_STATE_READY;
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	2201      	movs	r2, #1
 800a3b2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a3ba:	6a3b      	ldr	r3, [r7, #32]
 800a3bc:	431a      	orrs	r2, r3
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800a3c2:	2301      	movs	r3, #1
 800a3c4:	e000      	b.n	800a3c8 <HAL_SD_InitCard+0xb4>
  }

  return HAL_OK;
 800a3c6:	2300      	movs	r3, #0
}
 800a3c8:	4618      	mov	r0, r3
 800a3ca:	3728      	adds	r7, #40	; 0x28
 800a3cc:	46bd      	mov	sp, r7
 800a3ce:	bdb0      	pop	{r4, r5, r7, pc}
 800a3d0:	422580a0 	.word	0x422580a0

0800a3d4 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800a3d4:	b580      	push	{r7, lr}
 800a3d6:	b08c      	sub	sp, #48	; 0x30
 800a3d8:	af00      	add	r7, sp, #0
 800a3da:	60f8      	str	r0, [r7, #12]
 800a3dc:	60b9      	str	r1, [r7, #8]
 800a3de:	607a      	str	r2, [r7, #4]
 800a3e0:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 800a3e6:	68bb      	ldr	r3, [r7, #8]
 800a3e8:	2b00      	cmp	r3, #0
 800a3ea:	d107      	bne.n	800a3fc <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800a3ec:	68fb      	ldr	r3, [r7, #12]
 800a3ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a3f0:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800a3f4:	68fb      	ldr	r3, [r7, #12]
 800a3f6:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800a3f8:	2301      	movs	r3, #1
 800a3fa:	e0c7      	b.n	800a58c <HAL_SD_ReadBlocks_DMA+0x1b8>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800a3fc:	68fb      	ldr	r3, [r7, #12]
 800a3fe:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800a402:	b2db      	uxtb	r3, r3
 800a404:	2b01      	cmp	r3, #1
 800a406:	f040 80c0 	bne.w	800a58a <HAL_SD_ReadBlocks_DMA+0x1b6>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800a40a:	68fb      	ldr	r3, [r7, #12]
 800a40c:	2200      	movs	r2, #0
 800a40e:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800a410:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a412:	683b      	ldr	r3, [r7, #0]
 800a414:	441a      	add	r2, r3
 800a416:	68fb      	ldr	r3, [r7, #12]
 800a418:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a41a:	429a      	cmp	r2, r3
 800a41c:	d907      	bls.n	800a42e <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800a41e:	68fb      	ldr	r3, [r7, #12]
 800a420:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a422:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800a426:	68fb      	ldr	r3, [r7, #12]
 800a428:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800a42a:	2301      	movs	r3, #1
 800a42c:	e0ae      	b.n	800a58c <HAL_SD_ReadBlocks_DMA+0x1b8>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800a42e:	68fb      	ldr	r3, [r7, #12]
 800a430:	2203      	movs	r2, #3
 800a432:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800a436:	68fb      	ldr	r3, [r7, #12]
 800a438:	681b      	ldr	r3, [r3, #0]
 800a43a:	2200      	movs	r2, #0
 800a43c:	62da      	str	r2, [r3, #44]	; 0x2c

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 800a43e:	68fb      	ldr	r3, [r7, #12]
 800a440:	681b      	ldr	r3, [r3, #0]
 800a442:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a444:	68fb      	ldr	r3, [r7, #12]
 800a446:	681b      	ldr	r3, [r3, #0]
 800a448:	f442 7295 	orr.w	r2, r2, #298	; 0x12a
 800a44c:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 800a44e:	68fb      	ldr	r3, [r7, #12]
 800a450:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a452:	4a50      	ldr	r2, [pc, #320]	; (800a594 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 800a454:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 800a456:	68fb      	ldr	r3, [r7, #12]
 800a458:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a45a:	4a4f      	ldr	r2, [pc, #316]	; (800a598 <HAL_SD_ReadBlocks_DMA+0x1c4>)
 800a45c:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 800a45e:	68fb      	ldr	r3, [r7, #12]
 800a460:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a462:	2200      	movs	r2, #0
 800a464:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800a466:	68fb      	ldr	r3, [r7, #12]
 800a468:	6c18      	ldr	r0, [r3, #64]	; 0x40
 800a46a:	68fb      	ldr	r3, [r7, #12]
 800a46c:	681b      	ldr	r3, [r3, #0]
 800a46e:	3380      	adds	r3, #128	; 0x80
 800a470:	4619      	mov	r1, r3
 800a472:	68ba      	ldr	r2, [r7, #8]
 800a474:	683b      	ldr	r3, [r7, #0]
 800a476:	025b      	lsls	r3, r3, #9
 800a478:	089b      	lsrs	r3, r3, #2
 800a47a:	f7fd fbef 	bl	8007c5c <HAL_DMA_Start_IT>
 800a47e:	4603      	mov	r3, r0
 800a480:	2b00      	cmp	r3, #0
 800a482:	d017      	beq.n	800a4b4 <HAL_SD_ReadBlocks_DMA+0xe0>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 800a484:	68fb      	ldr	r3, [r7, #12]
 800a486:	681b      	ldr	r3, [r3, #0]
 800a488:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a48a:	68fb      	ldr	r3, [r7, #12]
 800a48c:	681b      	ldr	r3, [r3, #0]
 800a48e:	f422 7295 	bic.w	r2, r2, #298	; 0x12a
 800a492:	63da      	str	r2, [r3, #60]	; 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800a494:	68fb      	ldr	r3, [r7, #12]
 800a496:	681b      	ldr	r3, [r3, #0]
 800a498:	4a40      	ldr	r2, [pc, #256]	; (800a59c <HAL_SD_ReadBlocks_DMA+0x1c8>)
 800a49a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800a49c:	68fb      	ldr	r3, [r7, #12]
 800a49e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a4a0:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800a4a4:	68fb      	ldr	r3, [r7, #12]
 800a4a6:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800a4a8:	68fb      	ldr	r3, [r7, #12]
 800a4aa:	2201      	movs	r2, #1
 800a4ac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 800a4b0:	2301      	movs	r3, #1
 800a4b2:	e06b      	b.n	800a58c <HAL_SD_ReadBlocks_DMA+0x1b8>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 800a4b4:	4b3a      	ldr	r3, [pc, #232]	; (800a5a0 <HAL_SD_ReadBlocks_DMA+0x1cc>)
 800a4b6:	2201      	movs	r2, #1
 800a4b8:	601a      	str	r2, [r3, #0]

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800a4ba:	68fb      	ldr	r3, [r7, #12]
 800a4bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a4be:	2b01      	cmp	r3, #1
 800a4c0:	d002      	beq.n	800a4c8 <HAL_SD_ReadBlocks_DMA+0xf4>
      {
        add *= 512U;
 800a4c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a4c4:	025b      	lsls	r3, r3, #9
 800a4c6:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      /* Set Block Size for Card */
      errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800a4c8:	68fb      	ldr	r3, [r7, #12]
 800a4ca:	681b      	ldr	r3, [r3, #0]
 800a4cc:	f44f 7100 	mov.w	r1, #512	; 0x200
 800a4d0:	4618      	mov	r0, r3
 800a4d2:	f003 faa1 	bl	800da18 <SDMMC_CmdBlockLength>
 800a4d6:	62f8      	str	r0, [r7, #44]	; 0x2c
      if(errorstate != HAL_SD_ERROR_NONE)
 800a4d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a4da:	2b00      	cmp	r3, #0
 800a4dc:	d00f      	beq.n	800a4fe <HAL_SD_ReadBlocks_DMA+0x12a>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800a4de:	68fb      	ldr	r3, [r7, #12]
 800a4e0:	681b      	ldr	r3, [r3, #0]
 800a4e2:	4a2e      	ldr	r2, [pc, #184]	; (800a59c <HAL_SD_ReadBlocks_DMA+0x1c8>)
 800a4e4:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 800a4e6:	68fb      	ldr	r3, [r7, #12]
 800a4e8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a4ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a4ec:	431a      	orrs	r2, r3
 800a4ee:	68fb      	ldr	r3, [r7, #12]
 800a4f0:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800a4f2:	68fb      	ldr	r3, [r7, #12]
 800a4f4:	2201      	movs	r2, #1
 800a4f6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        return HAL_ERROR;
 800a4fa:	2301      	movs	r3, #1
 800a4fc:	e046      	b.n	800a58c <HAL_SD_ReadBlocks_DMA+0x1b8>
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800a4fe:	f04f 33ff 	mov.w	r3, #4294967295
 800a502:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800a504:	683b      	ldr	r3, [r7, #0]
 800a506:	025b      	lsls	r3, r3, #9
 800a508:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800a50a:	2390      	movs	r3, #144	; 0x90
 800a50c:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 800a50e:	2302      	movs	r3, #2
 800a510:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800a512:	2300      	movs	r3, #0
 800a514:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 800a516:	2301      	movs	r3, #1
 800a518:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 800a51a:	68fb      	ldr	r3, [r7, #12]
 800a51c:	681b      	ldr	r3, [r3, #0]
 800a51e:	f107 0210 	add.w	r2, r7, #16
 800a522:	4611      	mov	r1, r2
 800a524:	4618      	mov	r0, r3
 800a526:	f003 fa4b 	bl	800d9c0 <SDIO_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 800a52a:	683b      	ldr	r3, [r7, #0]
 800a52c:	2b01      	cmp	r3, #1
 800a52e:	d90a      	bls.n	800a546 <HAL_SD_ReadBlocks_DMA+0x172>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800a530:	68fb      	ldr	r3, [r7, #12]
 800a532:	2282      	movs	r2, #130	; 0x82
 800a534:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800a536:	68fb      	ldr	r3, [r7, #12]
 800a538:	681b      	ldr	r3, [r3, #0]
 800a53a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a53c:	4618      	mov	r0, r3
 800a53e:	f003 faaf 	bl	800daa0 <SDMMC_CmdReadMultiBlock>
 800a542:	62f8      	str	r0, [r7, #44]	; 0x2c
 800a544:	e009      	b.n	800a55a <HAL_SD_ReadBlocks_DMA+0x186>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800a546:	68fb      	ldr	r3, [r7, #12]
 800a548:	2281      	movs	r2, #129	; 0x81
 800a54a:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800a54c:	68fb      	ldr	r3, [r7, #12]
 800a54e:	681b      	ldr	r3, [r3, #0]
 800a550:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a552:	4618      	mov	r0, r3
 800a554:	f003 fa82 	bl	800da5c <SDMMC_CmdReadSingleBlock>
 800a558:	62f8      	str	r0, [r7, #44]	; 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 800a55a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a55c:	2b00      	cmp	r3, #0
 800a55e:	d012      	beq.n	800a586 <HAL_SD_ReadBlocks_DMA+0x1b2>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800a560:	68fb      	ldr	r3, [r7, #12]
 800a562:	681b      	ldr	r3, [r3, #0]
 800a564:	4a0d      	ldr	r2, [pc, #52]	; (800a59c <HAL_SD_ReadBlocks_DMA+0x1c8>)
 800a566:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 800a568:	68fb      	ldr	r3, [r7, #12]
 800a56a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a56c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a56e:	431a      	orrs	r2, r3
 800a570:	68fb      	ldr	r3, [r7, #12]
 800a572:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800a574:	68fb      	ldr	r3, [r7, #12]
 800a576:	2201      	movs	r2, #1
 800a578:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800a57c:	68fb      	ldr	r3, [r7, #12]
 800a57e:	2200      	movs	r2, #0
 800a580:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 800a582:	2301      	movs	r3, #1
 800a584:	e002      	b.n	800a58c <HAL_SD_ReadBlocks_DMA+0x1b8>
      }

      return HAL_OK;
 800a586:	2300      	movs	r3, #0
 800a588:	e000      	b.n	800a58c <HAL_SD_ReadBlocks_DMA+0x1b8>
    }
  }
  else
  {
    return HAL_BUSY;
 800a58a:	2302      	movs	r3, #2
  }
}
 800a58c:	4618      	mov	r0, r3
 800a58e:	3730      	adds	r7, #48	; 0x30
 800a590:	46bd      	mov	sp, r7
 800a592:	bd80      	pop	{r7, pc}
 800a594:	0800af7f 	.word	0x0800af7f
 800a598:	0800aff1 	.word	0x0800aff1
 800a59c:	004005ff 	.word	0x004005ff
 800a5a0:	4225858c 	.word	0x4225858c

0800a5a4 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800a5a4:	b580      	push	{r7, lr}
 800a5a6:	b08c      	sub	sp, #48	; 0x30
 800a5a8:	af00      	add	r7, sp, #0
 800a5aa:	60f8      	str	r0, [r7, #12]
 800a5ac:	60b9      	str	r1, [r7, #8]
 800a5ae:	607a      	str	r2, [r7, #4]
 800a5b0:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 800a5b6:	68bb      	ldr	r3, [r7, #8]
 800a5b8:	2b00      	cmp	r3, #0
 800a5ba:	d107      	bne.n	800a5cc <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800a5bc:	68fb      	ldr	r3, [r7, #12]
 800a5be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a5c0:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800a5c4:	68fb      	ldr	r3, [r7, #12]
 800a5c6:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800a5c8:	2301      	movs	r3, #1
 800a5ca:	e0ca      	b.n	800a762 <HAL_SD_WriteBlocks_DMA+0x1be>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800a5cc:	68fb      	ldr	r3, [r7, #12]
 800a5ce:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800a5d2:	b2db      	uxtb	r3, r3
 800a5d4:	2b01      	cmp	r3, #1
 800a5d6:	f040 80c3 	bne.w	800a760 <HAL_SD_WriteBlocks_DMA+0x1bc>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800a5da:	68fb      	ldr	r3, [r7, #12]
 800a5dc:	2200      	movs	r2, #0
 800a5de:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800a5e0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a5e2:	683b      	ldr	r3, [r7, #0]
 800a5e4:	441a      	add	r2, r3
 800a5e6:	68fb      	ldr	r3, [r7, #12]
 800a5e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a5ea:	429a      	cmp	r2, r3
 800a5ec:	d907      	bls.n	800a5fe <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800a5ee:	68fb      	ldr	r3, [r7, #12]
 800a5f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a5f2:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800a5f6:	68fb      	ldr	r3, [r7, #12]
 800a5f8:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800a5fa:	2301      	movs	r3, #1
 800a5fc:	e0b1      	b.n	800a762 <HAL_SD_WriteBlocks_DMA+0x1be>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800a5fe:	68fb      	ldr	r3, [r7, #12]
 800a600:	2203      	movs	r2, #3
 800a602:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800a606:	68fb      	ldr	r3, [r7, #12]
 800a608:	681b      	ldr	r3, [r3, #0]
 800a60a:	2200      	movs	r2, #0
 800a60c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Enable SD Error interrupts */
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
 800a60e:	68fb      	ldr	r3, [r7, #12]
 800a610:	681b      	ldr	r3, [r3, #0]
 800a612:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a614:	68fb      	ldr	r3, [r7, #12]
 800a616:	681b      	ldr	r3, [r3, #0]
 800a618:	f042 021a 	orr.w	r2, r2, #26
 800a61c:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 800a61e:	68fb      	ldr	r3, [r7, #12]
 800a620:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a622:	4a52      	ldr	r2, [pc, #328]	; (800a76c <HAL_SD_WriteBlocks_DMA+0x1c8>)
 800a624:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 800a626:	68fb      	ldr	r3, [r7, #12]
 800a628:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a62a:	4a51      	ldr	r2, [pc, #324]	; (800a770 <HAL_SD_WriteBlocks_DMA+0x1cc>)
 800a62c:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 800a62e:	68fb      	ldr	r3, [r7, #12]
 800a630:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a632:	2200      	movs	r2, #0
 800a634:	651a      	str	r2, [r3, #80]	; 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800a636:	68fb      	ldr	r3, [r7, #12]
 800a638:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a63a:	2b01      	cmp	r3, #1
 800a63c:	d002      	beq.n	800a644 <HAL_SD_WriteBlocks_DMA+0xa0>
    {
      add *= 512U;
 800a63e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a640:	025b      	lsls	r3, r3, #9
 800a642:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800a644:	68fb      	ldr	r3, [r7, #12]
 800a646:	681b      	ldr	r3, [r3, #0]
 800a648:	f44f 7100 	mov.w	r1, #512	; 0x200
 800a64c:	4618      	mov	r0, r3
 800a64e:	f003 f9e3 	bl	800da18 <SDMMC_CmdBlockLength>
 800a652:	62f8      	str	r0, [r7, #44]	; 0x2c
    if(errorstate != HAL_SD_ERROR_NONE)
 800a654:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a656:	2b00      	cmp	r3, #0
 800a658:	d00f      	beq.n	800a67a <HAL_SD_WriteBlocks_DMA+0xd6>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800a65a:	68fb      	ldr	r3, [r7, #12]
 800a65c:	681b      	ldr	r3, [r3, #0]
 800a65e:	4a45      	ldr	r2, [pc, #276]	; (800a774 <HAL_SD_WriteBlocks_DMA+0x1d0>)
 800a660:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800a662:	68fb      	ldr	r3, [r7, #12]
 800a664:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a666:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a668:	431a      	orrs	r2, r3
 800a66a:	68fb      	ldr	r3, [r7, #12]
 800a66c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800a66e:	68fb      	ldr	r3, [r7, #12]
 800a670:	2201      	movs	r2, #1
 800a672:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 800a676:	2301      	movs	r3, #1
 800a678:	e073      	b.n	800a762 <HAL_SD_WriteBlocks_DMA+0x1be>
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 800a67a:	683b      	ldr	r3, [r7, #0]
 800a67c:	2b01      	cmp	r3, #1
 800a67e:	d90a      	bls.n	800a696 <HAL_SD_WriteBlocks_DMA+0xf2>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800a680:	68fb      	ldr	r3, [r7, #12]
 800a682:	22a0      	movs	r2, #160	; 0xa0
 800a684:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800a686:	68fb      	ldr	r3, [r7, #12]
 800a688:	681b      	ldr	r3, [r3, #0]
 800a68a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a68c:	4618      	mov	r0, r3
 800a68e:	f003 fa4b 	bl	800db28 <SDMMC_CmdWriteMultiBlock>
 800a692:	62f8      	str	r0, [r7, #44]	; 0x2c
 800a694:	e009      	b.n	800a6aa <HAL_SD_WriteBlocks_DMA+0x106>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800a696:	68fb      	ldr	r3, [r7, #12]
 800a698:	2290      	movs	r2, #144	; 0x90
 800a69a:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 800a69c:	68fb      	ldr	r3, [r7, #12]
 800a69e:	681b      	ldr	r3, [r3, #0]
 800a6a0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a6a2:	4618      	mov	r0, r3
 800a6a4:	f003 fa1e 	bl	800dae4 <SDMMC_CmdWriteSingleBlock>
 800a6a8:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800a6aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a6ac:	2b00      	cmp	r3, #0
 800a6ae:	d012      	beq.n	800a6d6 <HAL_SD_WriteBlocks_DMA+0x132>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800a6b0:	68fb      	ldr	r3, [r7, #12]
 800a6b2:	681b      	ldr	r3, [r3, #0]
 800a6b4:	4a2f      	ldr	r2, [pc, #188]	; (800a774 <HAL_SD_WriteBlocks_DMA+0x1d0>)
 800a6b6:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800a6b8:	68fb      	ldr	r3, [r7, #12]
 800a6ba:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a6bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a6be:	431a      	orrs	r2, r3
 800a6c0:	68fb      	ldr	r3, [r7, #12]
 800a6c2:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800a6c4:	68fb      	ldr	r3, [r7, #12]
 800a6c6:	2201      	movs	r2, #1
 800a6c8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800a6cc:	68fb      	ldr	r3, [r7, #12]
 800a6ce:	2200      	movs	r2, #0
 800a6d0:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800a6d2:	2301      	movs	r3, #1
 800a6d4:	e045      	b.n	800a762 <HAL_SD_WriteBlocks_DMA+0x1be>
    }

    /* Enable SDIO DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 800a6d6:	4b28      	ldr	r3, [pc, #160]	; (800a778 <HAL_SD_WriteBlocks_DMA+0x1d4>)
 800a6d8:	2201      	movs	r2, #1
 800a6da:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800a6dc:	68fb      	ldr	r3, [r7, #12]
 800a6de:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 800a6e0:	68b9      	ldr	r1, [r7, #8]
 800a6e2:	68fb      	ldr	r3, [r7, #12]
 800a6e4:	681b      	ldr	r3, [r3, #0]
 800a6e6:	3380      	adds	r3, #128	; 0x80
 800a6e8:	461a      	mov	r2, r3
 800a6ea:	683b      	ldr	r3, [r7, #0]
 800a6ec:	025b      	lsls	r3, r3, #9
 800a6ee:	089b      	lsrs	r3, r3, #2
 800a6f0:	f7fd fab4 	bl	8007c5c <HAL_DMA_Start_IT>
 800a6f4:	4603      	mov	r3, r0
 800a6f6:	2b00      	cmp	r3, #0
 800a6f8:	d01a      	beq.n	800a730 <HAL_SD_WriteBlocks_DMA+0x18c>
    {
#if defined(SDIO_STA_STBITERR)
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
 800a6fa:	68fb      	ldr	r3, [r7, #12]
 800a6fc:	681b      	ldr	r3, [r3, #0]
 800a6fe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a700:	68fb      	ldr	r3, [r7, #12]
 800a702:	681b      	ldr	r3, [r3, #0]
 800a704:	f022 021a 	bic.w	r2, r2, #26
 800a708:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* SDIO_STA_STBITERR */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800a70a:	68fb      	ldr	r3, [r7, #12]
 800a70c:	681b      	ldr	r3, [r3, #0]
 800a70e:	4a19      	ldr	r2, [pc, #100]	; (800a774 <HAL_SD_WriteBlocks_DMA+0x1d0>)
 800a710:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800a712:	68fb      	ldr	r3, [r7, #12]
 800a714:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a716:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800a71a:	68fb      	ldr	r3, [r7, #12]
 800a71c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800a71e:	68fb      	ldr	r3, [r7, #12]
 800a720:	2201      	movs	r2, #1
 800a722:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800a726:	68fb      	ldr	r3, [r7, #12]
 800a728:	2200      	movs	r2, #0
 800a72a:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800a72c:	2301      	movs	r3, #1
 800a72e:	e018      	b.n	800a762 <HAL_SD_WriteBlocks_DMA+0x1be>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800a730:	f04f 33ff 	mov.w	r3, #4294967295
 800a734:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800a736:	683b      	ldr	r3, [r7, #0]
 800a738:	025b      	lsls	r3, r3, #9
 800a73a:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800a73c:	2390      	movs	r3, #144	; 0x90
 800a73e:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 800a740:	2300      	movs	r3, #0
 800a742:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800a744:	2300      	movs	r3, #0
 800a746:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 800a748:	2301      	movs	r3, #1
 800a74a:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 800a74c:	68fb      	ldr	r3, [r7, #12]
 800a74e:	681b      	ldr	r3, [r3, #0]
 800a750:	f107 0210 	add.w	r2, r7, #16
 800a754:	4611      	mov	r1, r2
 800a756:	4618      	mov	r0, r3
 800a758:	f003 f932 	bl	800d9c0 <SDIO_ConfigData>

      return HAL_OK;
 800a75c:	2300      	movs	r3, #0
 800a75e:	e000      	b.n	800a762 <HAL_SD_WriteBlocks_DMA+0x1be>
    }
  }
  else
  {
    return HAL_BUSY;
 800a760:	2302      	movs	r3, #2
  }
}
 800a762:	4618      	mov	r0, r3
 800a764:	3730      	adds	r7, #48	; 0x30
 800a766:	46bd      	mov	sp, r7
 800a768:	bd80      	pop	{r7, pc}
 800a76a:	bf00      	nop
 800a76c:	0800af55 	.word	0x0800af55
 800a770:	0800aff1 	.word	0x0800aff1
 800a774:	004005ff 	.word	0x004005ff
 800a778:	4225858c 	.word	0x4225858c

0800a77c <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 800a77c:	b580      	push	{r7, lr}
 800a77e:	b084      	sub	sp, #16
 800a780:	af00      	add	r7, sp, #0
 800a782:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a788:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	681b      	ldr	r3, [r3, #0]
 800a78e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a790:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a794:	2b00      	cmp	r3, #0
 800a796:	d008      	beq.n	800a7aa <HAL_SD_IRQHandler+0x2e>
 800a798:	68fb      	ldr	r3, [r7, #12]
 800a79a:	f003 0308 	and.w	r3, r3, #8
 800a79e:	2b00      	cmp	r3, #0
 800a7a0:	d003      	beq.n	800a7aa <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 800a7a2:	6878      	ldr	r0, [r7, #4]
 800a7a4:	f000 ffc8 	bl	800b738 <SD_Read_IT>
 800a7a8:	e155      	b.n	800aa56 <HAL_SD_IRQHandler+0x2da>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	681b      	ldr	r3, [r3, #0]
 800a7ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a7b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a7b4:	2b00      	cmp	r3, #0
 800a7b6:	f000 808f 	beq.w	800a8d8 <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	681b      	ldr	r3, [r3, #0]
 800a7be:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a7c2:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF | SDIO_IT_STBITERR);
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	681b      	ldr	r3, [r3, #0]
 800a7c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a7ca:	687a      	ldr	r2, [r7, #4]
 800a7cc:	6812      	ldr	r2, [r2, #0]
 800a7ce:	f423 4341 	bic.w	r3, r3, #49408	; 0xc100
 800a7d2:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 800a7d6:	63d3      	str	r3, [r2, #60]	; 0x3c
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);
#endif /* SDIO_STA_STBITERR */

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	681b      	ldr	r3, [r3, #0]
 800a7dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	681b      	ldr	r3, [r3, #0]
 800a7e2:	f022 0201 	bic.w	r2, r2, #1
 800a7e6:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 800a7e8:	68fb      	ldr	r3, [r7, #12]
 800a7ea:	f003 0308 	and.w	r3, r3, #8
 800a7ee:	2b00      	cmp	r3, #0
 800a7f0:	d039      	beq.n	800a866 <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800a7f2:	68fb      	ldr	r3, [r7, #12]
 800a7f4:	f003 0302 	and.w	r3, r3, #2
 800a7f8:	2b00      	cmp	r3, #0
 800a7fa:	d104      	bne.n	800a806 <HAL_SD_IRQHandler+0x8a>
 800a7fc:	68fb      	ldr	r3, [r7, #12]
 800a7fe:	f003 0320 	and.w	r3, r3, #32
 800a802:	2b00      	cmp	r3, #0
 800a804:	d011      	beq.n	800a82a <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	681b      	ldr	r3, [r3, #0]
 800a80a:	4618      	mov	r0, r3
 800a80c:	f003 f9ae 	bl	800db6c <SDMMC_CmdStopTransfer>
 800a810:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800a812:	68bb      	ldr	r3, [r7, #8]
 800a814:	2b00      	cmp	r3, #0
 800a816:	d008      	beq.n	800a82a <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a81c:	68bb      	ldr	r3, [r7, #8]
 800a81e:	431a      	orrs	r2, r3
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 800a824:	6878      	ldr	r0, [r7, #4]
 800a826:	f000 f91f 	bl	800aa68 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	681b      	ldr	r3, [r3, #0]
 800a82e:	f240 523a 	movw	r2, #1338	; 0x53a
 800a832:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	2201      	movs	r2, #1
 800a838:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	2200      	movs	r2, #0
 800a840:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800a842:	68fb      	ldr	r3, [r7, #12]
 800a844:	f003 0301 	and.w	r3, r3, #1
 800a848:	2b00      	cmp	r3, #0
 800a84a:	d104      	bne.n	800a856 <HAL_SD_IRQHandler+0xda>
 800a84c:	68fb      	ldr	r3, [r7, #12]
 800a84e:	f003 0302 	and.w	r3, r3, #2
 800a852:	2b00      	cmp	r3, #0
 800a854:	d003      	beq.n	800a85e <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 800a856:	6878      	ldr	r0, [r7, #4]
 800a858:	f003 fe04 	bl	800e464 <HAL_SD_RxCpltCallback>
 800a85c:	e0fb      	b.n	800aa56 <HAL_SD_IRQHandler+0x2da>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 800a85e:	6878      	ldr	r0, [r7, #4]
 800a860:	f003 fdf6 	bl	800e450 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800a864:	e0f7      	b.n	800aa56 <HAL_SD_IRQHandler+0x2da>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800a866:	68fb      	ldr	r3, [r7, #12]
 800a868:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a86c:	2b00      	cmp	r3, #0
 800a86e:	f000 80f2 	beq.w	800aa56 <HAL_SD_IRQHandler+0x2da>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800a872:	68fb      	ldr	r3, [r7, #12]
 800a874:	f003 0320 	and.w	r3, r3, #32
 800a878:	2b00      	cmp	r3, #0
 800a87a:	d011      	beq.n	800a8a0 <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800a87c:	687b      	ldr	r3, [r7, #4]
 800a87e:	681b      	ldr	r3, [r3, #0]
 800a880:	4618      	mov	r0, r3
 800a882:	f003 f973 	bl	800db6c <SDMMC_CmdStopTransfer>
 800a886:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800a888:	68bb      	ldr	r3, [r7, #8]
 800a88a:	2b00      	cmp	r3, #0
 800a88c:	d008      	beq.n	800a8a0 <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a892:	68bb      	ldr	r3, [r7, #8]
 800a894:	431a      	orrs	r2, r3
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 800a89a:	6878      	ldr	r0, [r7, #4]
 800a89c:	f000 f8e4 	bl	800aa68 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 800a8a0:	68fb      	ldr	r3, [r7, #12]
 800a8a2:	f003 0301 	and.w	r3, r3, #1
 800a8a6:	2b00      	cmp	r3, #0
 800a8a8:	f040 80d5 	bne.w	800aa56 <HAL_SD_IRQHandler+0x2da>
 800a8ac:	68fb      	ldr	r3, [r7, #12]
 800a8ae:	f003 0302 	and.w	r3, r3, #2
 800a8b2:	2b00      	cmp	r3, #0
 800a8b4:	f040 80cf 	bne.w	800aa56 <HAL_SD_IRQHandler+0x2da>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	681b      	ldr	r3, [r3, #0]
 800a8bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a8be:	687b      	ldr	r3, [r7, #4]
 800a8c0:	681b      	ldr	r3, [r3, #0]
 800a8c2:	f022 0208 	bic.w	r2, r2, #8
 800a8c6:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	2201      	movs	r2, #1
 800a8cc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 800a8d0:	6878      	ldr	r0, [r7, #4]
 800a8d2:	f003 fdbd 	bl	800e450 <HAL_SD_TxCpltCallback>
}
 800a8d6:	e0be      	b.n	800aa56 <HAL_SD_IRQHandler+0x2da>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800a8d8:	687b      	ldr	r3, [r7, #4]
 800a8da:	681b      	ldr	r3, [r3, #0]
 800a8dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a8de:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a8e2:	2b00      	cmp	r3, #0
 800a8e4:	d008      	beq.n	800a8f8 <HAL_SD_IRQHandler+0x17c>
 800a8e6:	68fb      	ldr	r3, [r7, #12]
 800a8e8:	f003 0308 	and.w	r3, r3, #8
 800a8ec:	2b00      	cmp	r3, #0
 800a8ee:	d003      	beq.n	800a8f8 <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 800a8f0:	6878      	ldr	r0, [r7, #4]
 800a8f2:	f000 ff72 	bl	800b7da <SD_Write_IT>
 800a8f6:	e0ae      	b.n	800aa56 <HAL_SD_IRQHandler+0x2da>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR) != RESET)
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	681b      	ldr	r3, [r3, #0]
 800a8fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a8fe:	f003 033a 	and.w	r3, r3, #58	; 0x3a
 800a902:	2b00      	cmp	r3, #0
 800a904:	f000 80a7 	beq.w	800aa56 <HAL_SD_IRQHandler+0x2da>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	681b      	ldr	r3, [r3, #0]
 800a90c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a90e:	f003 0302 	and.w	r3, r3, #2
 800a912:	2b00      	cmp	r3, #0
 800a914:	d005      	beq.n	800a922 <HAL_SD_IRQHandler+0x1a6>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a91a:	f043 0202 	orr.w	r2, r3, #2
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	681b      	ldr	r3, [r3, #0]
 800a926:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a928:	f003 0308 	and.w	r3, r3, #8
 800a92c:	2b00      	cmp	r3, #0
 800a92e:	d005      	beq.n	800a93c <HAL_SD_IRQHandler+0x1c0>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a934:	f043 0208 	orr.w	r2, r3, #8
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	681b      	ldr	r3, [r3, #0]
 800a940:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a942:	f003 0320 	and.w	r3, r3, #32
 800a946:	2b00      	cmp	r3, #0
 800a948:	d005      	beq.n	800a956 <HAL_SD_IRQHandler+0x1da>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800a94a:	687b      	ldr	r3, [r7, #4]
 800a94c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a94e:	f043 0220 	orr.w	r2, r3, #32
 800a952:	687b      	ldr	r3, [r7, #4]
 800a954:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	681b      	ldr	r3, [r3, #0]
 800a95a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a95c:	f003 0310 	and.w	r3, r3, #16
 800a960:	2b00      	cmp	r3, #0
 800a962:	d005      	beq.n	800a970 <HAL_SD_IRQHandler+0x1f4>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a968:	f043 0210 	orr.w	r2, r3, #16
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	681b      	ldr	r3, [r3, #0]
 800a974:	f240 523a 	movw	r2, #1338	; 0x53a
 800a978:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	681b      	ldr	r3, [r3, #0]
 800a97e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	681b      	ldr	r3, [r3, #0]
 800a984:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 800a988:	63da      	str	r2, [r3, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	681b      	ldr	r3, [r3, #0]
 800a98e:	4618      	mov	r0, r3
 800a990:	f003 f8ec 	bl	800db6c <SDMMC_CmdStopTransfer>
 800a994:	4602      	mov	r2, r0
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a99a:	431a      	orrs	r2, r3
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 800a9a0:	68fb      	ldr	r3, [r7, #12]
 800a9a2:	f003 0308 	and.w	r3, r3, #8
 800a9a6:	2b00      	cmp	r3, #0
 800a9a8:	d00a      	beq.n	800a9c0 <HAL_SD_IRQHandler+0x244>
      hsd->State = HAL_SD_STATE_READY;
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	2201      	movs	r2, #1
 800a9ae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800a9b2:	687b      	ldr	r3, [r7, #4]
 800a9b4:	2200      	movs	r2, #0
 800a9b6:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 800a9b8:	6878      	ldr	r0, [r7, #4]
 800a9ba:	f000 f855 	bl	800aa68 <HAL_SD_ErrorCallback>
}
 800a9be:	e04a      	b.n	800aa56 <HAL_SD_IRQHandler+0x2da>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800a9c0:	68fb      	ldr	r3, [r7, #12]
 800a9c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a9c6:	2b00      	cmp	r3, #0
 800a9c8:	d045      	beq.n	800aa56 <HAL_SD_IRQHandler+0x2da>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800a9ca:	68fb      	ldr	r3, [r7, #12]
 800a9cc:	f003 0310 	and.w	r3, r3, #16
 800a9d0:	2b00      	cmp	r3, #0
 800a9d2:	d104      	bne.n	800a9de <HAL_SD_IRQHandler+0x262>
 800a9d4:	68fb      	ldr	r3, [r7, #12]
 800a9d6:	f003 0320 	and.w	r3, r3, #32
 800a9da:	2b00      	cmp	r3, #0
 800a9dc:	d011      	beq.n	800aa02 <HAL_SD_IRQHandler+0x286>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a9e2:	4a1f      	ldr	r2, [pc, #124]	; (800aa60 <HAL_SD_IRQHandler+0x2e4>)
 800a9e4:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a9ea:	4618      	mov	r0, r3
 800a9ec:	f7fd f98e 	bl	8007d0c <HAL_DMA_Abort_IT>
 800a9f0:	4603      	mov	r3, r0
 800a9f2:	2b00      	cmp	r3, #0
 800a9f4:	d02f      	beq.n	800aa56 <HAL_SD_IRQHandler+0x2da>
          SD_DMATxAbort(hsd->hdmatx);
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a9fa:	4618      	mov	r0, r3
 800a9fc:	f000 fb4a 	bl	800b094 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 800aa00:	e029      	b.n	800aa56 <HAL_SD_IRQHandler+0x2da>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800aa02:	68fb      	ldr	r3, [r7, #12]
 800aa04:	f003 0301 	and.w	r3, r3, #1
 800aa08:	2b00      	cmp	r3, #0
 800aa0a:	d104      	bne.n	800aa16 <HAL_SD_IRQHandler+0x29a>
 800aa0c:	68fb      	ldr	r3, [r7, #12]
 800aa0e:	f003 0302 	and.w	r3, r3, #2
 800aa12:	2b00      	cmp	r3, #0
 800aa14:	d011      	beq.n	800aa3a <HAL_SD_IRQHandler+0x2be>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aa1a:	4a12      	ldr	r2, [pc, #72]	; (800aa64 <HAL_SD_IRQHandler+0x2e8>)
 800aa1c:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aa22:	4618      	mov	r0, r3
 800aa24:	f7fd f972 	bl	8007d0c <HAL_DMA_Abort_IT>
 800aa28:	4603      	mov	r3, r0
 800aa2a:	2b00      	cmp	r3, #0
 800aa2c:	d013      	beq.n	800aa56 <HAL_SD_IRQHandler+0x2da>
          SD_DMARxAbort(hsd->hdmarx);
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aa32:	4618      	mov	r0, r3
 800aa34:	f000 fb65 	bl	800b102 <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 800aa38:	e00d      	b.n	800aa56 <HAL_SD_IRQHandler+0x2da>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	2200      	movs	r2, #0
 800aa3e:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	2201      	movs	r2, #1
 800aa44:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	2200      	movs	r2, #0
 800aa4c:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 800aa4e:	6878      	ldr	r0, [r7, #4]
 800aa50:	f003 fcf4 	bl	800e43c <HAL_SD_AbortCallback>
}
 800aa54:	e7ff      	b.n	800aa56 <HAL_SD_IRQHandler+0x2da>
 800aa56:	bf00      	nop
 800aa58:	3710      	adds	r7, #16
 800aa5a:	46bd      	mov	sp, r7
 800aa5c:	bd80      	pop	{r7, pc}
 800aa5e:	bf00      	nop
 800aa60:	0800b095 	.word	0x0800b095
 800aa64:	0800b103 	.word	0x0800b103

0800aa68 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 800aa68:	b480      	push	{r7}
 800aa6a:	b083      	sub	sp, #12
 800aa6c:	af00      	add	r7, sp, #0
 800aa6e:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 800aa70:	bf00      	nop
 800aa72:	370c      	adds	r7, #12
 800aa74:	46bd      	mov	sp, r7
 800aa76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa7a:	4770      	bx	lr

0800aa7c <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800aa7c:	b480      	push	{r7}
 800aa7e:	b083      	sub	sp, #12
 800aa80:	af00      	add	r7, sp, #0
 800aa82:	6078      	str	r0, [r7, #4]
 800aa84:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800aa8a:	0f9b      	lsrs	r3, r3, #30
 800aa8c:	b2da      	uxtb	r2, r3
 800aa8e:	683b      	ldr	r3, [r7, #0]
 800aa90:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800aa96:	0e9b      	lsrs	r3, r3, #26
 800aa98:	b2db      	uxtb	r3, r3
 800aa9a:	f003 030f 	and.w	r3, r3, #15
 800aa9e:	b2da      	uxtb	r2, r3
 800aaa0:	683b      	ldr	r3, [r7, #0]
 800aaa2:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800aaa8:	0e1b      	lsrs	r3, r3, #24
 800aaaa:	b2db      	uxtb	r3, r3
 800aaac:	f003 0303 	and.w	r3, r3, #3
 800aab0:	b2da      	uxtb	r2, r3
 800aab2:	683b      	ldr	r3, [r7, #0]
 800aab4:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800aaba:	0c1b      	lsrs	r3, r3, #16
 800aabc:	b2da      	uxtb	r2, r3
 800aabe:	683b      	ldr	r3, [r7, #0]
 800aac0:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800aac6:	0a1b      	lsrs	r3, r3, #8
 800aac8:	b2da      	uxtb	r2, r3
 800aaca:	683b      	ldr	r3, [r7, #0]
 800aacc:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800aace:	687b      	ldr	r3, [r7, #4]
 800aad0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800aad2:	b2da      	uxtb	r2, r3
 800aad4:	683b      	ldr	r3, [r7, #0]
 800aad6:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800aadc:	0d1b      	lsrs	r3, r3, #20
 800aade:	b29a      	uxth	r2, r3
 800aae0:	683b      	ldr	r3, [r7, #0]
 800aae2:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800aae8:	0c1b      	lsrs	r3, r3, #16
 800aaea:	b2db      	uxtb	r3, r3
 800aaec:	f003 030f 	and.w	r3, r3, #15
 800aaf0:	b2da      	uxtb	r2, r3
 800aaf2:	683b      	ldr	r3, [r7, #0]
 800aaf4:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800aafa:	0bdb      	lsrs	r3, r3, #15
 800aafc:	b2db      	uxtb	r3, r3
 800aafe:	f003 0301 	and.w	r3, r3, #1
 800ab02:	b2da      	uxtb	r2, r3
 800ab04:	683b      	ldr	r3, [r7, #0]
 800ab06:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800ab0c:	0b9b      	lsrs	r3, r3, #14
 800ab0e:	b2db      	uxtb	r3, r3
 800ab10:	f003 0301 	and.w	r3, r3, #1
 800ab14:	b2da      	uxtb	r2, r3
 800ab16:	683b      	ldr	r3, [r7, #0]
 800ab18:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800ab1e:	0b5b      	lsrs	r3, r3, #13
 800ab20:	b2db      	uxtb	r3, r3
 800ab22:	f003 0301 	and.w	r3, r3, #1
 800ab26:	b2da      	uxtb	r2, r3
 800ab28:	683b      	ldr	r3, [r7, #0]
 800ab2a:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800ab30:	0b1b      	lsrs	r3, r3, #12
 800ab32:	b2db      	uxtb	r3, r3
 800ab34:	f003 0301 	and.w	r3, r3, #1
 800ab38:	b2da      	uxtb	r2, r3
 800ab3a:	683b      	ldr	r3, [r7, #0]
 800ab3c:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800ab3e:	683b      	ldr	r3, [r7, #0]
 800ab40:	2200      	movs	r2, #0
 800ab42:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 800ab44:	687b      	ldr	r3, [r7, #4]
 800ab46:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ab48:	2b00      	cmp	r3, #0
 800ab4a:	d163      	bne.n	800ac14 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800ab50:	009a      	lsls	r2, r3, #2
 800ab52:	f640 73fc 	movw	r3, #4092	; 0xffc
 800ab56:	4013      	ands	r3, r2
 800ab58:	687a      	ldr	r2, [r7, #4]
 800ab5a:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800ab5c:	0f92      	lsrs	r2, r2, #30
 800ab5e:	431a      	orrs	r2, r3
 800ab60:	683b      	ldr	r3, [r7, #0]
 800ab62:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ab68:	0edb      	lsrs	r3, r3, #27
 800ab6a:	b2db      	uxtb	r3, r3
 800ab6c:	f003 0307 	and.w	r3, r3, #7
 800ab70:	b2da      	uxtb	r2, r3
 800ab72:	683b      	ldr	r3, [r7, #0]
 800ab74:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800ab76:	687b      	ldr	r3, [r7, #4]
 800ab78:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ab7a:	0e1b      	lsrs	r3, r3, #24
 800ab7c:	b2db      	uxtb	r3, r3
 800ab7e:	f003 0307 	and.w	r3, r3, #7
 800ab82:	b2da      	uxtb	r2, r3
 800ab84:	683b      	ldr	r3, [r7, #0]
 800ab86:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ab8c:	0d5b      	lsrs	r3, r3, #21
 800ab8e:	b2db      	uxtb	r3, r3
 800ab90:	f003 0307 	and.w	r3, r3, #7
 800ab94:	b2da      	uxtb	r2, r3
 800ab96:	683b      	ldr	r3, [r7, #0]
 800ab98:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ab9e:	0c9b      	lsrs	r3, r3, #18
 800aba0:	b2db      	uxtb	r3, r3
 800aba2:	f003 0307 	and.w	r3, r3, #7
 800aba6:	b2da      	uxtb	r2, r3
 800aba8:	683b      	ldr	r3, [r7, #0]
 800abaa:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800abb0:	0bdb      	lsrs	r3, r3, #15
 800abb2:	b2db      	uxtb	r3, r3
 800abb4:	f003 0307 	and.w	r3, r3, #7
 800abb8:	b2da      	uxtb	r2, r3
 800abba:	683b      	ldr	r3, [r7, #0]
 800abbc:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800abbe:	683b      	ldr	r3, [r7, #0]
 800abc0:	691b      	ldr	r3, [r3, #16]
 800abc2:	1c5a      	adds	r2, r3, #1
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800abc8:	683b      	ldr	r3, [r7, #0]
 800abca:	7e1b      	ldrb	r3, [r3, #24]
 800abcc:	b2db      	uxtb	r3, r3
 800abce:	f003 0307 	and.w	r3, r3, #7
 800abd2:	3302      	adds	r3, #2
 800abd4:	2201      	movs	r2, #1
 800abd6:	fa02 f303 	lsl.w	r3, r2, r3
 800abda:	687a      	ldr	r2, [r7, #4]
 800abdc:	6d52      	ldr	r2, [r2, #84]	; 0x54
 800abde:	fb02 f203 	mul.w	r2, r2, r3
 800abe2:	687b      	ldr	r3, [r7, #4]
 800abe4:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800abe6:	683b      	ldr	r3, [r7, #0]
 800abe8:	7a1b      	ldrb	r3, [r3, #8]
 800abea:	b2db      	uxtb	r3, r3
 800abec:	f003 030f 	and.w	r3, r3, #15
 800abf0:	2201      	movs	r2, #1
 800abf2:	409a      	lsls	r2, r3
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800abfc:	687a      	ldr	r2, [r7, #4]
 800abfe:	6d92      	ldr	r2, [r2, #88]	; 0x58
 800ac00:	0a52      	lsrs	r2, r2, #9
 800ac02:	fb02 f203 	mul.w	r2, r2, r3
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	f44f 7200 	mov.w	r2, #512	; 0x200
 800ac10:	661a      	str	r2, [r3, #96]	; 0x60
 800ac12:	e031      	b.n	800ac78 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ac18:	2b01      	cmp	r3, #1
 800ac1a:	d11d      	bne.n	800ac58 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800ac20:	041b      	lsls	r3, r3, #16
 800ac22:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ac2a:	0c1b      	lsrs	r3, r3, #16
 800ac2c:	431a      	orrs	r2, r3
 800ac2e:	683b      	ldr	r3, [r7, #0]
 800ac30:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800ac32:	683b      	ldr	r3, [r7, #0]
 800ac34:	691b      	ldr	r3, [r3, #16]
 800ac36:	3301      	adds	r3, #1
 800ac38:	029a      	lsls	r2, r3, #10
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800ac42:	687b      	ldr	r3, [r7, #4]
 800ac44:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 800ac46:	687b      	ldr	r3, [r7, #4]
 800ac48:	f44f 7200 	mov.w	r2, #512	; 0x200
 800ac4c:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	661a      	str	r2, [r3, #96]	; 0x60
 800ac56:	e00f      	b.n	800ac78 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	681b      	ldr	r3, [r3, #0]
 800ac5c:	4a58      	ldr	r2, [pc, #352]	; (800adc0 <HAL_SD_GetCardCSD+0x344>)
 800ac5e:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac64:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	2201      	movs	r2, #1
 800ac70:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800ac74:	2301      	movs	r3, #1
 800ac76:	e09d      	b.n	800adb4 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ac7c:	0b9b      	lsrs	r3, r3, #14
 800ac7e:	b2db      	uxtb	r3, r3
 800ac80:	f003 0301 	and.w	r3, r3, #1
 800ac84:	b2da      	uxtb	r2, r3
 800ac86:	683b      	ldr	r3, [r7, #0]
 800ac88:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ac8e:	09db      	lsrs	r3, r3, #7
 800ac90:	b2db      	uxtb	r3, r3
 800ac92:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ac96:	b2da      	uxtb	r2, r3
 800ac98:	683b      	ldr	r3, [r7, #0]
 800ac9a:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800aca0:	b2db      	uxtb	r3, r3
 800aca2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800aca6:	b2da      	uxtb	r2, r3
 800aca8:	683b      	ldr	r3, [r7, #0]
 800acaa:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800acac:	687b      	ldr	r3, [r7, #4]
 800acae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800acb0:	0fdb      	lsrs	r3, r3, #31
 800acb2:	b2da      	uxtb	r2, r3
 800acb4:	683b      	ldr	r3, [r7, #0]
 800acb6:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800acbc:	0f5b      	lsrs	r3, r3, #29
 800acbe:	b2db      	uxtb	r3, r3
 800acc0:	f003 0303 	and.w	r3, r3, #3
 800acc4:	b2da      	uxtb	r2, r3
 800acc6:	683b      	ldr	r3, [r7, #0]
 800acc8:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800acce:	0e9b      	lsrs	r3, r3, #26
 800acd0:	b2db      	uxtb	r3, r3
 800acd2:	f003 0307 	and.w	r3, r3, #7
 800acd6:	b2da      	uxtb	r2, r3
 800acd8:	683b      	ldr	r3, [r7, #0]
 800acda:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ace0:	0d9b      	lsrs	r3, r3, #22
 800ace2:	b2db      	uxtb	r3, r3
 800ace4:	f003 030f 	and.w	r3, r3, #15
 800ace8:	b2da      	uxtb	r2, r3
 800acea:	683b      	ldr	r3, [r7, #0]
 800acec:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800acee:	687b      	ldr	r3, [r7, #4]
 800acf0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800acf2:	0d5b      	lsrs	r3, r3, #21
 800acf4:	b2db      	uxtb	r3, r3
 800acf6:	f003 0301 	and.w	r3, r3, #1
 800acfa:	b2da      	uxtb	r2, r3
 800acfc:	683b      	ldr	r3, [r7, #0]
 800acfe:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800ad02:	683b      	ldr	r3, [r7, #0]
 800ad04:	2200      	movs	r2, #0
 800ad06:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ad0e:	0c1b      	lsrs	r3, r3, #16
 800ad10:	b2db      	uxtb	r3, r3
 800ad12:	f003 0301 	and.w	r3, r3, #1
 800ad16:	b2da      	uxtb	r2, r3
 800ad18:	683b      	ldr	r3, [r7, #0]
 800ad1a:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800ad1e:	687b      	ldr	r3, [r7, #4]
 800ad20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ad22:	0bdb      	lsrs	r3, r3, #15
 800ad24:	b2db      	uxtb	r3, r3
 800ad26:	f003 0301 	and.w	r3, r3, #1
 800ad2a:	b2da      	uxtb	r2, r3
 800ad2c:	683b      	ldr	r3, [r7, #0]
 800ad2e:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ad36:	0b9b      	lsrs	r3, r3, #14
 800ad38:	b2db      	uxtb	r3, r3
 800ad3a:	f003 0301 	and.w	r3, r3, #1
 800ad3e:	b2da      	uxtb	r2, r3
 800ad40:	683b      	ldr	r3, [r7, #0]
 800ad42:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ad4a:	0b5b      	lsrs	r3, r3, #13
 800ad4c:	b2db      	uxtb	r3, r3
 800ad4e:	f003 0301 	and.w	r3, r3, #1
 800ad52:	b2da      	uxtb	r2, r3
 800ad54:	683b      	ldr	r3, [r7, #0]
 800ad56:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ad5e:	0b1b      	lsrs	r3, r3, #12
 800ad60:	b2db      	uxtb	r3, r3
 800ad62:	f003 0301 	and.w	r3, r3, #1
 800ad66:	b2da      	uxtb	r2, r3
 800ad68:	683b      	ldr	r3, [r7, #0]
 800ad6a:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ad72:	0a9b      	lsrs	r3, r3, #10
 800ad74:	b2db      	uxtb	r3, r3
 800ad76:	f003 0303 	and.w	r3, r3, #3
 800ad7a:	b2da      	uxtb	r2, r3
 800ad7c:	683b      	ldr	r3, [r7, #0]
 800ad7e:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800ad82:	687b      	ldr	r3, [r7, #4]
 800ad84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ad86:	0a1b      	lsrs	r3, r3, #8
 800ad88:	b2db      	uxtb	r3, r3
 800ad8a:	f003 0303 	and.w	r3, r3, #3
 800ad8e:	b2da      	uxtb	r2, r3
 800ad90:	683b      	ldr	r3, [r7, #0]
 800ad92:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ad9a:	085b      	lsrs	r3, r3, #1
 800ad9c:	b2db      	uxtb	r3, r3
 800ad9e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ada2:	b2da      	uxtb	r2, r3
 800ada4:	683b      	ldr	r3, [r7, #0]
 800ada6:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 800adaa:	683b      	ldr	r3, [r7, #0]
 800adac:	2201      	movs	r2, #1
 800adae:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 800adb2:	2300      	movs	r3, #0
}
 800adb4:	4618      	mov	r0, r3
 800adb6:	370c      	adds	r7, #12
 800adb8:	46bd      	mov	sp, r7
 800adba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adbe:	4770      	bx	lr
 800adc0:	004005ff 	.word	0x004005ff

0800adc4 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 800adc4:	b480      	push	{r7}
 800adc6:	b083      	sub	sp, #12
 800adc8:	af00      	add	r7, sp, #0
 800adca:	6078      	str	r0, [r7, #4]
 800adcc:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800adce:	687b      	ldr	r3, [r7, #4]
 800add0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800add2:	683b      	ldr	r3, [r7, #0]
 800add4:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800adda:	683b      	ldr	r3, [r7, #0]
 800addc:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800ade2:	683b      	ldr	r3, [r7, #0]
 800ade4:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800adea:	683b      	ldr	r3, [r7, #0]
 800adec:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800adf2:	683b      	ldr	r3, [r7, #0]
 800adf4:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800adf6:	687b      	ldr	r3, [r7, #4]
 800adf8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800adfa:	683b      	ldr	r3, [r7, #0]
 800adfc:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800adfe:	687b      	ldr	r3, [r7, #4]
 800ae00:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800ae02:	683b      	ldr	r3, [r7, #0]
 800ae04:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800ae0a:	683b      	ldr	r3, [r7, #0]
 800ae0c:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800ae0e:	2300      	movs	r3, #0
}
 800ae10:	4618      	mov	r0, r3
 800ae12:	370c      	adds	r7, #12
 800ae14:	46bd      	mov	sp, r7
 800ae16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae1a:	4770      	bx	lr

0800ae1c <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 800ae1c:	b5b0      	push	{r4, r5, r7, lr}
 800ae1e:	b08e      	sub	sp, #56	; 0x38
 800ae20:	af04      	add	r7, sp, #16
 800ae22:	6078      	str	r0, [r7, #4]
 800ae24:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 800ae26:	687b      	ldr	r3, [r7, #4]
 800ae28:	2203      	movs	r2, #3
 800ae2a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 800ae2e:	687b      	ldr	r3, [r7, #4]
 800ae30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ae32:	2b03      	cmp	r3, #3
 800ae34:	d02e      	beq.n	800ae94 <HAL_SD_ConfigWideBusOperation+0x78>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 800ae36:	683b      	ldr	r3, [r7, #0]
 800ae38:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ae3c:	d106      	bne.n	800ae4c <HAL_SD_ConfigWideBusOperation+0x30>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ae42:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800ae46:	687b      	ldr	r3, [r7, #4]
 800ae48:	639a      	str	r2, [r3, #56]	; 0x38
 800ae4a:	e029      	b.n	800aea0 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 800ae4c:	683b      	ldr	r3, [r7, #0]
 800ae4e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800ae52:	d10a      	bne.n	800ae6a <HAL_SD_ConfigWideBusOperation+0x4e>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800ae54:	6878      	ldr	r0, [r7, #4]
 800ae56:	f000 fb0f 	bl	800b478 <SD_WideBus_Enable>
 800ae5a:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 800ae5c:	687b      	ldr	r3, [r7, #4]
 800ae5e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ae60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae62:	431a      	orrs	r2, r3
 800ae64:	687b      	ldr	r3, [r7, #4]
 800ae66:	639a      	str	r2, [r3, #56]	; 0x38
 800ae68:	e01a      	b.n	800aea0 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 800ae6a:	683b      	ldr	r3, [r7, #0]
 800ae6c:	2b00      	cmp	r3, #0
 800ae6e:	d10a      	bne.n	800ae86 <HAL_SD_ConfigWideBusOperation+0x6a>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800ae70:	6878      	ldr	r0, [r7, #4]
 800ae72:	f000 fb4c 	bl	800b50e <SD_WideBus_Disable>
 800ae76:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 800ae78:	687b      	ldr	r3, [r7, #4]
 800ae7a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ae7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae7e:	431a      	orrs	r2, r3
 800ae80:	687b      	ldr	r3, [r7, #4]
 800ae82:	639a      	str	r2, [r3, #56]	; 0x38
 800ae84:	e00c      	b.n	800aea0 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ae8a:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800ae8e:	687b      	ldr	r3, [r7, #4]
 800ae90:	639a      	str	r2, [r3, #56]	; 0x38
 800ae92:	e005      	b.n	800aea0 <HAL_SD_ConfigWideBusOperation+0x84>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ae98:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800aea0:	687b      	ldr	r3, [r7, #4]
 800aea2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aea4:	2b00      	cmp	r3, #0
 800aea6:	d009      	beq.n	800aebc <HAL_SD_ConfigWideBusOperation+0xa0>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	681b      	ldr	r3, [r3, #0]
 800aeac:	4a18      	ldr	r2, [pc, #96]	; (800af10 <HAL_SD_ConfigWideBusOperation+0xf4>)
 800aeae:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	2201      	movs	r2, #1
 800aeb4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800aeb8:	2301      	movs	r3, #1
 800aeba:	e024      	b.n	800af06 <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	685b      	ldr	r3, [r3, #4]
 800aec0:	60fb      	str	r3, [r7, #12]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 800aec2:	687b      	ldr	r3, [r7, #4]
 800aec4:	689b      	ldr	r3, [r3, #8]
 800aec6:	613b      	str	r3, [r7, #16]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	68db      	ldr	r3, [r3, #12]
 800aecc:	617b      	str	r3, [r7, #20]
    Init.BusWide             = WideMode;
 800aece:	683b      	ldr	r3, [r7, #0]
 800aed0:	61bb      	str	r3, [r7, #24]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800aed2:	687b      	ldr	r3, [r7, #4]
 800aed4:	695b      	ldr	r3, [r3, #20]
 800aed6:	61fb      	str	r3, [r7, #28]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 800aed8:	687b      	ldr	r3, [r7, #4]
 800aeda:	699b      	ldr	r3, [r3, #24]
 800aedc:	623b      	str	r3, [r7, #32]
    (void)SDIO_Init(hsd->Instance, Init);
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	681d      	ldr	r5, [r3, #0]
 800aee2:	466c      	mov	r4, sp
 800aee4:	f107 0318 	add.w	r3, r7, #24
 800aee8:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800aeec:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800aef0:	f107 030c 	add.w	r3, r7, #12
 800aef4:	cb0e      	ldmia	r3, {r1, r2, r3}
 800aef6:	4628      	mov	r0, r5
 800aef8:	f002 fcb2 	bl	800d860 <SDIO_Init>
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	2201      	movs	r2, #1
 800af00:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800af04:	2300      	movs	r3, #0
}
 800af06:	4618      	mov	r0, r3
 800af08:	3728      	adds	r7, #40	; 0x28
 800af0a:	46bd      	mov	sp, r7
 800af0c:	bdb0      	pop	{r4, r5, r7, pc}
 800af0e:	bf00      	nop
 800af10:	004005ff 	.word	0x004005ff

0800af14 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 800af14:	b580      	push	{r7, lr}
 800af16:	b086      	sub	sp, #24
 800af18:	af00      	add	r7, sp, #0
 800af1a:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 800af1c:	2300      	movs	r3, #0
 800af1e:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800af20:	f107 030c 	add.w	r3, r7, #12
 800af24:	4619      	mov	r1, r3
 800af26:	6878      	ldr	r0, [r7, #4]
 800af28:	f000 fa7e 	bl	800b428 <SD_SendStatus>
 800af2c:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800af2e:	697b      	ldr	r3, [r7, #20]
 800af30:	2b00      	cmp	r3, #0
 800af32:	d005      	beq.n	800af40 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800af38:	697b      	ldr	r3, [r7, #20]
 800af3a:	431a      	orrs	r2, r3
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800af40:	68fb      	ldr	r3, [r7, #12]
 800af42:	0a5b      	lsrs	r3, r3, #9
 800af44:	f003 030f 	and.w	r3, r3, #15
 800af48:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800af4a:	693b      	ldr	r3, [r7, #16]
}
 800af4c:	4618      	mov	r0, r3
 800af4e:	3718      	adds	r7, #24
 800af50:	46bd      	mov	sp, r7
 800af52:	bd80      	pop	{r7, pc}

0800af54 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800af54:	b480      	push	{r7}
 800af56:	b085      	sub	sp, #20
 800af58:	af00      	add	r7, sp, #0
 800af5a:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800af60:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 800af62:	68fb      	ldr	r3, [r7, #12]
 800af64:	681b      	ldr	r3, [r3, #0]
 800af66:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800af68:	68fb      	ldr	r3, [r7, #12]
 800af6a:	681b      	ldr	r3, [r3, #0]
 800af6c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800af70:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800af72:	bf00      	nop
 800af74:	3714      	adds	r7, #20
 800af76:	46bd      	mov	sp, r7
 800af78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af7c:	4770      	bx	lr

0800af7e <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800af7e:	b580      	push	{r7, lr}
 800af80:	b084      	sub	sp, #16
 800af82:	af00      	add	r7, sp, #0
 800af84:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800af8a:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 800af8c:	68fb      	ldr	r3, [r7, #12]
 800af8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800af90:	2b82      	cmp	r3, #130	; 0x82
 800af92:	d111      	bne.n	800afb8 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800af94:	68fb      	ldr	r3, [r7, #12]
 800af96:	681b      	ldr	r3, [r3, #0]
 800af98:	4618      	mov	r0, r3
 800af9a:	f002 fde7 	bl	800db6c <SDMMC_CmdStopTransfer>
 800af9e:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 800afa0:	68bb      	ldr	r3, [r7, #8]
 800afa2:	2b00      	cmp	r3, #0
 800afa4:	d008      	beq.n	800afb8 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 800afa6:	68fb      	ldr	r3, [r7, #12]
 800afa8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800afaa:	68bb      	ldr	r3, [r7, #8]
 800afac:	431a      	orrs	r2, r3
 800afae:	68fb      	ldr	r3, [r7, #12]
 800afb0:	639a      	str	r2, [r3, #56]	; 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 800afb2:	68f8      	ldr	r0, [r7, #12]
 800afb4:	f7ff fd58 	bl	800aa68 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 800afb8:	68fb      	ldr	r3, [r7, #12]
 800afba:	681b      	ldr	r3, [r3, #0]
 800afbc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800afbe:	68fb      	ldr	r3, [r7, #12]
 800afc0:	681b      	ldr	r3, [r3, #0]
 800afc2:	f022 0208 	bic.w	r2, r2, #8
 800afc6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800afc8:	68fb      	ldr	r3, [r7, #12]
 800afca:	681b      	ldr	r3, [r3, #0]
 800afcc:	f240 523a 	movw	r2, #1338	; 0x53a
 800afd0:	639a      	str	r2, [r3, #56]	; 0x38

  hsd->State = HAL_SD_STATE_READY;
 800afd2:	68fb      	ldr	r3, [r7, #12]
 800afd4:	2201      	movs	r2, #1
 800afd6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800afda:	68fb      	ldr	r3, [r7, #12]
 800afdc:	2200      	movs	r2, #0
 800afde:	631a      	str	r2, [r3, #48]	; 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 800afe0:	68f8      	ldr	r0, [r7, #12]
 800afe2:	f003 fa3f 	bl	800e464 <HAL_SD_RxCpltCallback>
#endif
}
 800afe6:	bf00      	nop
 800afe8:	3710      	adds	r7, #16
 800afea:	46bd      	mov	sp, r7
 800afec:	bd80      	pop	{r7, pc}
	...

0800aff0 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 800aff0:	b580      	push	{r7, lr}
 800aff2:	b086      	sub	sp, #24
 800aff4:	af00      	add	r7, sp, #0
 800aff6:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800affc:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800affe:	6878      	ldr	r0, [r7, #4]
 800b000:	f7fd f830 	bl	8008064 <HAL_DMA_GetError>
 800b004:	4603      	mov	r3, r0
 800b006:	2b02      	cmp	r3, #2
 800b008:	d03e      	beq.n	800b088 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 800b00a:	697b      	ldr	r3, [r7, #20]
 800b00c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b00e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b010:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 800b012:	697b      	ldr	r3, [r7, #20]
 800b014:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b016:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b018:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 800b01a:	693b      	ldr	r3, [r7, #16]
 800b01c:	2b01      	cmp	r3, #1
 800b01e:	d002      	beq.n	800b026 <SD_DMAError+0x36>
 800b020:	68fb      	ldr	r3, [r7, #12]
 800b022:	2b01      	cmp	r3, #1
 800b024:	d12d      	bne.n	800b082 <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800b026:	697b      	ldr	r3, [r7, #20]
 800b028:	681b      	ldr	r3, [r3, #0]
 800b02a:	4a19      	ldr	r2, [pc, #100]	; (800b090 <SD_DMAError+0xa0>)
 800b02c:	639a      	str	r2, [r3, #56]	; 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800b02e:	697b      	ldr	r3, [r7, #20]
 800b030:	681b      	ldr	r3, [r3, #0]
 800b032:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800b034:	697b      	ldr	r3, [r7, #20]
 800b036:	681b      	ldr	r3, [r3, #0]
 800b038:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 800b03c:	63da      	str	r2, [r3, #60]	; 0x3c
        SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800b03e:	697b      	ldr	r3, [r7, #20]
 800b040:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b042:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800b046:	697b      	ldr	r3, [r7, #20]
 800b048:	639a      	str	r2, [r3, #56]	; 0x38
      CardState = HAL_SD_GetCardState(hsd);
 800b04a:	6978      	ldr	r0, [r7, #20]
 800b04c:	f7ff ff62 	bl	800af14 <HAL_SD_GetCardState>
 800b050:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800b052:	68bb      	ldr	r3, [r7, #8]
 800b054:	2b06      	cmp	r3, #6
 800b056:	d002      	beq.n	800b05e <SD_DMAError+0x6e>
 800b058:	68bb      	ldr	r3, [r7, #8]
 800b05a:	2b05      	cmp	r3, #5
 800b05c:	d10a      	bne.n	800b074 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800b05e:	697b      	ldr	r3, [r7, #20]
 800b060:	681b      	ldr	r3, [r3, #0]
 800b062:	4618      	mov	r0, r3
 800b064:	f002 fd82 	bl	800db6c <SDMMC_CmdStopTransfer>
 800b068:	4602      	mov	r2, r0
 800b06a:	697b      	ldr	r3, [r7, #20]
 800b06c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b06e:	431a      	orrs	r2, r3
 800b070:	697b      	ldr	r3, [r7, #20]
 800b072:	639a      	str	r2, [r3, #56]	; 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 800b074:	697b      	ldr	r3, [r7, #20]
 800b076:	2201      	movs	r2, #1
 800b078:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800b07c:	697b      	ldr	r3, [r7, #20]
 800b07e:	2200      	movs	r2, #0
 800b080:	631a      	str	r2, [r3, #48]	; 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 800b082:	6978      	ldr	r0, [r7, #20]
 800b084:	f7ff fcf0 	bl	800aa68 <HAL_SD_ErrorCallback>
#endif
  }
}
 800b088:	bf00      	nop
 800b08a:	3718      	adds	r7, #24
 800b08c:	46bd      	mov	sp, r7
 800b08e:	bd80      	pop	{r7, pc}
 800b090:	004005ff 	.word	0x004005ff

0800b094 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 800b094:	b580      	push	{r7, lr}
 800b096:	b084      	sub	sp, #16
 800b098:	af00      	add	r7, sp, #0
 800b09a:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800b09c:	687b      	ldr	r3, [r7, #4]
 800b09e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b0a0:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800b0a2:	68fb      	ldr	r3, [r7, #12]
 800b0a4:	681b      	ldr	r3, [r3, #0]
 800b0a6:	f240 523a 	movw	r2, #1338	; 0x53a
 800b0aa:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 800b0ac:	68f8      	ldr	r0, [r7, #12]
 800b0ae:	f7ff ff31 	bl	800af14 <HAL_SD_GetCardState>
 800b0b2:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 800b0b4:	68fb      	ldr	r3, [r7, #12]
 800b0b6:	2201      	movs	r2, #1
 800b0b8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800b0bc:	68fb      	ldr	r3, [r7, #12]
 800b0be:	2200      	movs	r2, #0
 800b0c0:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800b0c2:	68bb      	ldr	r3, [r7, #8]
 800b0c4:	2b06      	cmp	r3, #6
 800b0c6:	d002      	beq.n	800b0ce <SD_DMATxAbort+0x3a>
 800b0c8:	68bb      	ldr	r3, [r7, #8]
 800b0ca:	2b05      	cmp	r3, #5
 800b0cc:	d10a      	bne.n	800b0e4 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800b0ce:	68fb      	ldr	r3, [r7, #12]
 800b0d0:	681b      	ldr	r3, [r3, #0]
 800b0d2:	4618      	mov	r0, r3
 800b0d4:	f002 fd4a 	bl	800db6c <SDMMC_CmdStopTransfer>
 800b0d8:	4602      	mov	r2, r0
 800b0da:	68fb      	ldr	r3, [r7, #12]
 800b0dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b0de:	431a      	orrs	r2, r3
 800b0e0:	68fb      	ldr	r3, [r7, #12]
 800b0e2:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800b0e4:	68fb      	ldr	r3, [r7, #12]
 800b0e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b0e8:	2b00      	cmp	r3, #0
 800b0ea:	d103      	bne.n	800b0f4 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 800b0ec:	68f8      	ldr	r0, [r7, #12]
 800b0ee:	f003 f9a5 	bl	800e43c <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 800b0f2:	e002      	b.n	800b0fa <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 800b0f4:	68f8      	ldr	r0, [r7, #12]
 800b0f6:	f7ff fcb7 	bl	800aa68 <HAL_SD_ErrorCallback>
}
 800b0fa:	bf00      	nop
 800b0fc:	3710      	adds	r7, #16
 800b0fe:	46bd      	mov	sp, r7
 800b100:	bd80      	pop	{r7, pc}

0800b102 <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 800b102:	b580      	push	{r7, lr}
 800b104:	b084      	sub	sp, #16
 800b106:	af00      	add	r7, sp, #0
 800b108:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b10e:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800b110:	68fb      	ldr	r3, [r7, #12]
 800b112:	681b      	ldr	r3, [r3, #0]
 800b114:	f240 523a 	movw	r2, #1338	; 0x53a
 800b118:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 800b11a:	68f8      	ldr	r0, [r7, #12]
 800b11c:	f7ff fefa 	bl	800af14 <HAL_SD_GetCardState>
 800b120:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 800b122:	68fb      	ldr	r3, [r7, #12]
 800b124:	2201      	movs	r2, #1
 800b126:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800b12a:	68fb      	ldr	r3, [r7, #12]
 800b12c:	2200      	movs	r2, #0
 800b12e:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800b130:	68bb      	ldr	r3, [r7, #8]
 800b132:	2b06      	cmp	r3, #6
 800b134:	d002      	beq.n	800b13c <SD_DMARxAbort+0x3a>
 800b136:	68bb      	ldr	r3, [r7, #8]
 800b138:	2b05      	cmp	r3, #5
 800b13a:	d10a      	bne.n	800b152 <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800b13c:	68fb      	ldr	r3, [r7, #12]
 800b13e:	681b      	ldr	r3, [r3, #0]
 800b140:	4618      	mov	r0, r3
 800b142:	f002 fd13 	bl	800db6c <SDMMC_CmdStopTransfer>
 800b146:	4602      	mov	r2, r0
 800b148:	68fb      	ldr	r3, [r7, #12]
 800b14a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b14c:	431a      	orrs	r2, r3
 800b14e:	68fb      	ldr	r3, [r7, #12]
 800b150:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800b152:	68fb      	ldr	r3, [r7, #12]
 800b154:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b156:	2b00      	cmp	r3, #0
 800b158:	d103      	bne.n	800b162 <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 800b15a:	68f8      	ldr	r0, [r7, #12]
 800b15c:	f003 f96e 	bl	800e43c <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 800b160:	e002      	b.n	800b168 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 800b162:	68f8      	ldr	r0, [r7, #12]
 800b164:	f7ff fc80 	bl	800aa68 <HAL_SD_ErrorCallback>
}
 800b168:	bf00      	nop
 800b16a:	3710      	adds	r7, #16
 800b16c:	46bd      	mov	sp, r7
 800b16e:	bd80      	pop	{r7, pc}

0800b170 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800b170:	b5b0      	push	{r4, r5, r7, lr}
 800b172:	b094      	sub	sp, #80	; 0x50
 800b174:	af04      	add	r7, sp, #16
 800b176:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 800b178:	2301      	movs	r3, #1
 800b17a:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	681b      	ldr	r3, [r3, #0]
 800b180:	4618      	mov	r0, r3
 800b182:	f002 fbc5 	bl	800d910 <SDIO_GetPowerState>
 800b186:	4603      	mov	r3, r0
 800b188:	2b00      	cmp	r3, #0
 800b18a:	d102      	bne.n	800b192 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800b18c:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800b190:	e0b7      	b.n	800b302 <SD_InitCard+0x192>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b196:	2b03      	cmp	r3, #3
 800b198:	d02f      	beq.n	800b1fa <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	681b      	ldr	r3, [r3, #0]
 800b19e:	4618      	mov	r0, r3
 800b1a0:	f002 fdee 	bl	800dd80 <SDMMC_CmdSendCID>
 800b1a4:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800b1a6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b1a8:	2b00      	cmp	r3, #0
 800b1aa:	d001      	beq.n	800b1b0 <SD_InitCard+0x40>
    {
      return errorstate;
 800b1ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b1ae:	e0a8      	b.n	800b302 <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	681b      	ldr	r3, [r3, #0]
 800b1b4:	2100      	movs	r1, #0
 800b1b6:	4618      	mov	r0, r3
 800b1b8:	f002 fbef 	bl	800d99a <SDIO_GetResponse>
 800b1bc:	4602      	mov	r2, r0
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800b1c2:	687b      	ldr	r3, [r7, #4]
 800b1c4:	681b      	ldr	r3, [r3, #0]
 800b1c6:	2104      	movs	r1, #4
 800b1c8:	4618      	mov	r0, r3
 800b1ca:	f002 fbe6 	bl	800d99a <SDIO_GetResponse>
 800b1ce:	4602      	mov	r2, r0
 800b1d0:	687b      	ldr	r3, [r7, #4]
 800b1d2:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	681b      	ldr	r3, [r3, #0]
 800b1d8:	2108      	movs	r1, #8
 800b1da:	4618      	mov	r0, r3
 800b1dc:	f002 fbdd 	bl	800d99a <SDIO_GetResponse>
 800b1e0:	4602      	mov	r2, r0
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800b1e6:	687b      	ldr	r3, [r7, #4]
 800b1e8:	681b      	ldr	r3, [r3, #0]
 800b1ea:	210c      	movs	r1, #12
 800b1ec:	4618      	mov	r0, r3
 800b1ee:	f002 fbd4 	bl	800d99a <SDIO_GetResponse>
 800b1f2:	4602      	mov	r2, r0
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800b1fa:	687b      	ldr	r3, [r7, #4]
 800b1fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b1fe:	2b03      	cmp	r3, #3
 800b200:	d00d      	beq.n	800b21e <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800b202:	687b      	ldr	r3, [r7, #4]
 800b204:	681b      	ldr	r3, [r3, #0]
 800b206:	f107 020e 	add.w	r2, r7, #14
 800b20a:	4611      	mov	r1, r2
 800b20c:	4618      	mov	r0, r3
 800b20e:	f002 fdf4 	bl	800ddfa <SDMMC_CmdSetRelAdd>
 800b212:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800b214:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b216:	2b00      	cmp	r3, #0
 800b218:	d001      	beq.n	800b21e <SD_InitCard+0xae>
    {
      return errorstate;
 800b21a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b21c:	e071      	b.n	800b302 <SD_InitCard+0x192>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 800b21e:	687b      	ldr	r3, [r7, #4]
 800b220:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b222:	2b03      	cmp	r3, #3
 800b224:	d036      	beq.n	800b294 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800b226:	89fb      	ldrh	r3, [r7, #14]
 800b228:	461a      	mov	r2, r3
 800b22a:	687b      	ldr	r3, [r7, #4]
 800b22c:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800b22e:	687b      	ldr	r3, [r7, #4]
 800b230:	681a      	ldr	r2, [r3, #0]
 800b232:	687b      	ldr	r3, [r7, #4]
 800b234:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b236:	041b      	lsls	r3, r3, #16
 800b238:	4619      	mov	r1, r3
 800b23a:	4610      	mov	r0, r2
 800b23c:	f002 fdbe 	bl	800ddbc <SDMMC_CmdSendCSD>
 800b240:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800b242:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b244:	2b00      	cmp	r3, #0
 800b246:	d001      	beq.n	800b24c <SD_InitCard+0xdc>
    {
      return errorstate;
 800b248:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b24a:	e05a      	b.n	800b302 <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800b24c:	687b      	ldr	r3, [r7, #4]
 800b24e:	681b      	ldr	r3, [r3, #0]
 800b250:	2100      	movs	r1, #0
 800b252:	4618      	mov	r0, r3
 800b254:	f002 fba1 	bl	800d99a <SDIO_GetResponse>
 800b258:	4602      	mov	r2, r0
 800b25a:	687b      	ldr	r3, [r7, #4]
 800b25c:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	681b      	ldr	r3, [r3, #0]
 800b262:	2104      	movs	r1, #4
 800b264:	4618      	mov	r0, r3
 800b266:	f002 fb98 	bl	800d99a <SDIO_GetResponse>
 800b26a:	4602      	mov	r2, r0
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	681b      	ldr	r3, [r3, #0]
 800b274:	2108      	movs	r1, #8
 800b276:	4618      	mov	r0, r3
 800b278:	f002 fb8f 	bl	800d99a <SDIO_GetResponse>
 800b27c:	4602      	mov	r2, r0
 800b27e:	687b      	ldr	r3, [r7, #4]
 800b280:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800b282:	687b      	ldr	r3, [r7, #4]
 800b284:	681b      	ldr	r3, [r3, #0]
 800b286:	210c      	movs	r1, #12
 800b288:	4618      	mov	r0, r3
 800b28a:	f002 fb86 	bl	800d99a <SDIO_GetResponse>
 800b28e:	4602      	mov	r2, r0
 800b290:	687b      	ldr	r3, [r7, #4]
 800b292:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 800b294:	687b      	ldr	r3, [r7, #4]
 800b296:	681b      	ldr	r3, [r3, #0]
 800b298:	2104      	movs	r1, #4
 800b29a:	4618      	mov	r0, r3
 800b29c:	f002 fb7d 	bl	800d99a <SDIO_GetResponse>
 800b2a0:	4603      	mov	r3, r0
 800b2a2:	0d1a      	lsrs	r2, r3, #20
 800b2a4:	687b      	ldr	r3, [r7, #4]
 800b2a6:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800b2a8:	f107 0310 	add.w	r3, r7, #16
 800b2ac:	4619      	mov	r1, r3
 800b2ae:	6878      	ldr	r0, [r7, #4]
 800b2b0:	f7ff fbe4 	bl	800aa7c <HAL_SD_GetCardCSD>
 800b2b4:	4603      	mov	r3, r0
 800b2b6:	2b00      	cmp	r3, #0
 800b2b8:	d002      	beq.n	800b2c0 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800b2ba:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800b2be:	e020      	b.n	800b302 <SD_InitCard+0x192>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	6819      	ldr	r1, [r3, #0]
 800b2c4:	687b      	ldr	r3, [r7, #4]
 800b2c6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b2c8:	041b      	lsls	r3, r3, #16
 800b2ca:	f04f 0400 	mov.w	r4, #0
 800b2ce:	461a      	mov	r2, r3
 800b2d0:	4623      	mov	r3, r4
 800b2d2:	4608      	mov	r0, r1
 800b2d4:	f002 fc6c 	bl	800dbb0 <SDMMC_CmdSelDesel>
 800b2d8:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 800b2da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b2dc:	2b00      	cmp	r3, #0
 800b2de:	d001      	beq.n	800b2e4 <SD_InitCard+0x174>
  {
    return errorstate;
 800b2e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b2e2:	e00e      	b.n	800b302 <SD_InitCard+0x192>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 800b2e4:	687b      	ldr	r3, [r7, #4]
 800b2e6:	681d      	ldr	r5, [r3, #0]
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	466c      	mov	r4, sp
 800b2ec:	f103 0210 	add.w	r2, r3, #16
 800b2f0:	ca07      	ldmia	r2, {r0, r1, r2}
 800b2f2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800b2f6:	3304      	adds	r3, #4
 800b2f8:	cb0e      	ldmia	r3, {r1, r2, r3}
 800b2fa:	4628      	mov	r0, r5
 800b2fc:	f002 fab0 	bl	800d860 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800b300:	2300      	movs	r3, #0
}
 800b302:	4618      	mov	r0, r3
 800b304:	3740      	adds	r7, #64	; 0x40
 800b306:	46bd      	mov	sp, r7
 800b308:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800b30c <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800b30c:	b580      	push	{r7, lr}
 800b30e:	b086      	sub	sp, #24
 800b310:	af00      	add	r7, sp, #0
 800b312:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800b314:	2300      	movs	r3, #0
 800b316:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 800b318:	2300      	movs	r3, #0
 800b31a:	617b      	str	r3, [r7, #20]
 800b31c:	2300      	movs	r3, #0
 800b31e:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	681b      	ldr	r3, [r3, #0]
 800b324:	4618      	mov	r0, r3
 800b326:	f002 fc66 	bl	800dbf6 <SDMMC_CmdGoIdleState>
 800b32a:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800b32c:	68fb      	ldr	r3, [r7, #12]
 800b32e:	2b00      	cmp	r3, #0
 800b330:	d001      	beq.n	800b336 <SD_PowerON+0x2a>
  {
    return errorstate;
 800b332:	68fb      	ldr	r3, [r7, #12]
 800b334:	e072      	b.n	800b41c <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800b336:	687b      	ldr	r3, [r7, #4]
 800b338:	681b      	ldr	r3, [r3, #0]
 800b33a:	4618      	mov	r0, r3
 800b33c:	f002 fc79 	bl	800dc32 <SDMMC_CmdOperCond>
 800b340:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800b342:	68fb      	ldr	r3, [r7, #12]
 800b344:	2b00      	cmp	r3, #0
 800b346:	d00d      	beq.n	800b364 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800b348:	687b      	ldr	r3, [r7, #4]
 800b34a:	2200      	movs	r2, #0
 800b34c:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800b34e:	687b      	ldr	r3, [r7, #4]
 800b350:	681b      	ldr	r3, [r3, #0]
 800b352:	4618      	mov	r0, r3
 800b354:	f002 fc4f 	bl	800dbf6 <SDMMC_CmdGoIdleState>
 800b358:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800b35a:	68fb      	ldr	r3, [r7, #12]
 800b35c:	2b00      	cmp	r3, #0
 800b35e:	d004      	beq.n	800b36a <SD_PowerON+0x5e>
    {
      return errorstate;
 800b360:	68fb      	ldr	r3, [r7, #12]
 800b362:	e05b      	b.n	800b41c <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800b364:	687b      	ldr	r3, [r7, #4]
 800b366:	2201      	movs	r2, #1
 800b368:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 800b36a:	687b      	ldr	r3, [r7, #4]
 800b36c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b36e:	2b01      	cmp	r3, #1
 800b370:	d137      	bne.n	800b3e2 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800b372:	687b      	ldr	r3, [r7, #4]
 800b374:	681b      	ldr	r3, [r3, #0]
 800b376:	2100      	movs	r1, #0
 800b378:	4618      	mov	r0, r3
 800b37a:	f002 fc79 	bl	800dc70 <SDMMC_CmdAppCommand>
 800b37e:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800b380:	68fb      	ldr	r3, [r7, #12]
 800b382:	2b00      	cmp	r3, #0
 800b384:	d02d      	beq.n	800b3e2 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800b386:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800b38a:	e047      	b.n	800b41c <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	681b      	ldr	r3, [r3, #0]
 800b390:	2100      	movs	r1, #0
 800b392:	4618      	mov	r0, r3
 800b394:	f002 fc6c 	bl	800dc70 <SDMMC_CmdAppCommand>
 800b398:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800b39a:	68fb      	ldr	r3, [r7, #12]
 800b39c:	2b00      	cmp	r3, #0
 800b39e:	d001      	beq.n	800b3a4 <SD_PowerON+0x98>
    {
      return errorstate;
 800b3a0:	68fb      	ldr	r3, [r7, #12]
 800b3a2:	e03b      	b.n	800b41c <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 800b3a4:	687b      	ldr	r3, [r7, #4]
 800b3a6:	681b      	ldr	r3, [r3, #0]
 800b3a8:	491e      	ldr	r1, [pc, #120]	; (800b424 <SD_PowerON+0x118>)
 800b3aa:	4618      	mov	r0, r3
 800b3ac:	f002 fc82 	bl	800dcb4 <SDMMC_CmdAppOperCommand>
 800b3b0:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800b3b2:	68fb      	ldr	r3, [r7, #12]
 800b3b4:	2b00      	cmp	r3, #0
 800b3b6:	d002      	beq.n	800b3be <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800b3b8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800b3bc:	e02e      	b.n	800b41c <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800b3be:	687b      	ldr	r3, [r7, #4]
 800b3c0:	681b      	ldr	r3, [r3, #0]
 800b3c2:	2100      	movs	r1, #0
 800b3c4:	4618      	mov	r0, r3
 800b3c6:	f002 fae8 	bl	800d99a <SDIO_GetResponse>
 800b3ca:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800b3cc:	697b      	ldr	r3, [r7, #20]
 800b3ce:	0fdb      	lsrs	r3, r3, #31
 800b3d0:	2b01      	cmp	r3, #1
 800b3d2:	d101      	bne.n	800b3d8 <SD_PowerON+0xcc>
 800b3d4:	2301      	movs	r3, #1
 800b3d6:	e000      	b.n	800b3da <SD_PowerON+0xce>
 800b3d8:	2300      	movs	r3, #0
 800b3da:	613b      	str	r3, [r7, #16]

    count++;
 800b3dc:	68bb      	ldr	r3, [r7, #8]
 800b3de:	3301      	adds	r3, #1
 800b3e0:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800b3e2:	68bb      	ldr	r3, [r7, #8]
 800b3e4:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800b3e8:	4293      	cmp	r3, r2
 800b3ea:	d802      	bhi.n	800b3f2 <SD_PowerON+0xe6>
 800b3ec:	693b      	ldr	r3, [r7, #16]
 800b3ee:	2b00      	cmp	r3, #0
 800b3f0:	d0cc      	beq.n	800b38c <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800b3f2:	68bb      	ldr	r3, [r7, #8]
 800b3f4:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800b3f8:	4293      	cmp	r3, r2
 800b3fa:	d902      	bls.n	800b402 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800b3fc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800b400:	e00c      	b.n	800b41c <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800b402:	697b      	ldr	r3, [r7, #20]
 800b404:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800b408:	2b00      	cmp	r3, #0
 800b40a:	d003      	beq.n	800b414 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	2201      	movs	r2, #1
 800b410:	645a      	str	r2, [r3, #68]	; 0x44
 800b412:	e002      	b.n	800b41a <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	2200      	movs	r2, #0
 800b418:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 800b41a:	2300      	movs	r3, #0
}
 800b41c:	4618      	mov	r0, r3
 800b41e:	3718      	adds	r7, #24
 800b420:	46bd      	mov	sp, r7
 800b422:	bd80      	pop	{r7, pc}
 800b424:	c1100000 	.word	0xc1100000

0800b428 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800b428:	b580      	push	{r7, lr}
 800b42a:	b084      	sub	sp, #16
 800b42c:	af00      	add	r7, sp, #0
 800b42e:	6078      	str	r0, [r7, #4]
 800b430:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 800b432:	683b      	ldr	r3, [r7, #0]
 800b434:	2b00      	cmp	r3, #0
 800b436:	d102      	bne.n	800b43e <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800b438:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800b43c:	e018      	b.n	800b470 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	681a      	ldr	r2, [r3, #0]
 800b442:	687b      	ldr	r3, [r7, #4]
 800b444:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b446:	041b      	lsls	r3, r3, #16
 800b448:	4619      	mov	r1, r3
 800b44a:	4610      	mov	r0, r2
 800b44c:	f002 fcf6 	bl	800de3c <SDMMC_CmdSendStatus>
 800b450:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800b452:	68fb      	ldr	r3, [r7, #12]
 800b454:	2b00      	cmp	r3, #0
 800b456:	d001      	beq.n	800b45c <SD_SendStatus+0x34>
  {
    return errorstate;
 800b458:	68fb      	ldr	r3, [r7, #12]
 800b45a:	e009      	b.n	800b470 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800b45c:	687b      	ldr	r3, [r7, #4]
 800b45e:	681b      	ldr	r3, [r3, #0]
 800b460:	2100      	movs	r1, #0
 800b462:	4618      	mov	r0, r3
 800b464:	f002 fa99 	bl	800d99a <SDIO_GetResponse>
 800b468:	4602      	mov	r2, r0
 800b46a:	683b      	ldr	r3, [r7, #0]
 800b46c:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800b46e:	2300      	movs	r3, #0
}
 800b470:	4618      	mov	r0, r3
 800b472:	3710      	adds	r7, #16
 800b474:	46bd      	mov	sp, r7
 800b476:	bd80      	pop	{r7, pc}

0800b478 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 800b478:	b580      	push	{r7, lr}
 800b47a:	b086      	sub	sp, #24
 800b47c:	af00      	add	r7, sp, #0
 800b47e:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800b480:	2300      	movs	r3, #0
 800b482:	60fb      	str	r3, [r7, #12]
 800b484:	2300      	movs	r3, #0
 800b486:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800b488:	687b      	ldr	r3, [r7, #4]
 800b48a:	681b      	ldr	r3, [r3, #0]
 800b48c:	2100      	movs	r1, #0
 800b48e:	4618      	mov	r0, r3
 800b490:	f002 fa83 	bl	800d99a <SDIO_GetResponse>
 800b494:	4603      	mov	r3, r0
 800b496:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b49a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800b49e:	d102      	bne.n	800b4a6 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800b4a0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800b4a4:	e02f      	b.n	800b506 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800b4a6:	f107 030c 	add.w	r3, r7, #12
 800b4aa:	4619      	mov	r1, r3
 800b4ac:	6878      	ldr	r0, [r7, #4]
 800b4ae:	f000 f879 	bl	800b5a4 <SD_FindSCR>
 800b4b2:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800b4b4:	697b      	ldr	r3, [r7, #20]
 800b4b6:	2b00      	cmp	r3, #0
 800b4b8:	d001      	beq.n	800b4be <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800b4ba:	697b      	ldr	r3, [r7, #20]
 800b4bc:	e023      	b.n	800b506 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800b4be:	693b      	ldr	r3, [r7, #16]
 800b4c0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800b4c4:	2b00      	cmp	r3, #0
 800b4c6:	d01c      	beq.n	800b502 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	681a      	ldr	r2, [r3, #0]
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b4d0:	041b      	lsls	r3, r3, #16
 800b4d2:	4619      	mov	r1, r3
 800b4d4:	4610      	mov	r0, r2
 800b4d6:	f002 fbcb 	bl	800dc70 <SDMMC_CmdAppCommand>
 800b4da:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800b4dc:	697b      	ldr	r3, [r7, #20]
 800b4de:	2b00      	cmp	r3, #0
 800b4e0:	d001      	beq.n	800b4e6 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800b4e2:	697b      	ldr	r3, [r7, #20]
 800b4e4:	e00f      	b.n	800b506 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	681b      	ldr	r3, [r3, #0]
 800b4ea:	2102      	movs	r1, #2
 800b4ec:	4618      	mov	r0, r3
 800b4ee:	f002 fc04 	bl	800dcfa <SDMMC_CmdBusWidth>
 800b4f2:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800b4f4:	697b      	ldr	r3, [r7, #20]
 800b4f6:	2b00      	cmp	r3, #0
 800b4f8:	d001      	beq.n	800b4fe <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800b4fa:	697b      	ldr	r3, [r7, #20]
 800b4fc:	e003      	b.n	800b506 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800b4fe:	2300      	movs	r3, #0
 800b500:	e001      	b.n	800b506 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800b502:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800b506:	4618      	mov	r0, r3
 800b508:	3718      	adds	r7, #24
 800b50a:	46bd      	mov	sp, r7
 800b50c:	bd80      	pop	{r7, pc}

0800b50e <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800b50e:	b580      	push	{r7, lr}
 800b510:	b086      	sub	sp, #24
 800b512:	af00      	add	r7, sp, #0
 800b514:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800b516:	2300      	movs	r3, #0
 800b518:	60fb      	str	r3, [r7, #12]
 800b51a:	2300      	movs	r3, #0
 800b51c:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	681b      	ldr	r3, [r3, #0]
 800b522:	2100      	movs	r1, #0
 800b524:	4618      	mov	r0, r3
 800b526:	f002 fa38 	bl	800d99a <SDIO_GetResponse>
 800b52a:	4603      	mov	r3, r0
 800b52c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b530:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800b534:	d102      	bne.n	800b53c <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800b536:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800b53a:	e02f      	b.n	800b59c <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800b53c:	f107 030c 	add.w	r3, r7, #12
 800b540:	4619      	mov	r1, r3
 800b542:	6878      	ldr	r0, [r7, #4]
 800b544:	f000 f82e 	bl	800b5a4 <SD_FindSCR>
 800b548:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800b54a:	697b      	ldr	r3, [r7, #20]
 800b54c:	2b00      	cmp	r3, #0
 800b54e:	d001      	beq.n	800b554 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800b550:	697b      	ldr	r3, [r7, #20]
 800b552:	e023      	b.n	800b59c <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800b554:	693b      	ldr	r3, [r7, #16]
 800b556:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b55a:	2b00      	cmp	r3, #0
 800b55c:	d01c      	beq.n	800b598 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800b55e:	687b      	ldr	r3, [r7, #4]
 800b560:	681a      	ldr	r2, [r3, #0]
 800b562:	687b      	ldr	r3, [r7, #4]
 800b564:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b566:	041b      	lsls	r3, r3, #16
 800b568:	4619      	mov	r1, r3
 800b56a:	4610      	mov	r0, r2
 800b56c:	f002 fb80 	bl	800dc70 <SDMMC_CmdAppCommand>
 800b570:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800b572:	697b      	ldr	r3, [r7, #20]
 800b574:	2b00      	cmp	r3, #0
 800b576:	d001      	beq.n	800b57c <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 800b578:	697b      	ldr	r3, [r7, #20]
 800b57a:	e00f      	b.n	800b59c <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800b57c:	687b      	ldr	r3, [r7, #4]
 800b57e:	681b      	ldr	r3, [r3, #0]
 800b580:	2100      	movs	r1, #0
 800b582:	4618      	mov	r0, r3
 800b584:	f002 fbb9 	bl	800dcfa <SDMMC_CmdBusWidth>
 800b588:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800b58a:	697b      	ldr	r3, [r7, #20]
 800b58c:	2b00      	cmp	r3, #0
 800b58e:	d001      	beq.n	800b594 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800b590:	697b      	ldr	r3, [r7, #20]
 800b592:	e003      	b.n	800b59c <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800b594:	2300      	movs	r3, #0
 800b596:	e001      	b.n	800b59c <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800b598:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800b59c:	4618      	mov	r0, r3
 800b59e:	3718      	adds	r7, #24
 800b5a0:	46bd      	mov	sp, r7
 800b5a2:	bd80      	pop	{r7, pc}

0800b5a4 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800b5a4:	b590      	push	{r4, r7, lr}
 800b5a6:	b08f      	sub	sp, #60	; 0x3c
 800b5a8:	af00      	add	r7, sp, #0
 800b5aa:	6078      	str	r0, [r7, #4]
 800b5ac:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800b5ae:	f7fb fd63 	bl	8007078 <HAL_GetTick>
 800b5b2:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 800b5b4:	2300      	movs	r3, #0
 800b5b6:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 800b5b8:	2300      	movs	r3, #0
 800b5ba:	60bb      	str	r3, [r7, #8]
 800b5bc:	2300      	movs	r3, #0
 800b5be:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800b5c0:	683b      	ldr	r3, [r7, #0]
 800b5c2:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	681b      	ldr	r3, [r3, #0]
 800b5c8:	2108      	movs	r1, #8
 800b5ca:	4618      	mov	r0, r3
 800b5cc:	f002 fa24 	bl	800da18 <SDMMC_CmdBlockLength>
 800b5d0:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800b5d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b5d4:	2b00      	cmp	r3, #0
 800b5d6:	d001      	beq.n	800b5dc <SD_FindSCR+0x38>
  {
    return errorstate;
 800b5d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b5da:	e0a9      	b.n	800b730 <SD_FindSCR+0x18c>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	681a      	ldr	r2, [r3, #0]
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b5e4:	041b      	lsls	r3, r3, #16
 800b5e6:	4619      	mov	r1, r3
 800b5e8:	4610      	mov	r0, r2
 800b5ea:	f002 fb41 	bl	800dc70 <SDMMC_CmdAppCommand>
 800b5ee:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800b5f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b5f2:	2b00      	cmp	r3, #0
 800b5f4:	d001      	beq.n	800b5fa <SD_FindSCR+0x56>
  {
    return errorstate;
 800b5f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b5f8:	e09a      	b.n	800b730 <SD_FindSCR+0x18c>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800b5fa:	f04f 33ff 	mov.w	r3, #4294967295
 800b5fe:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800b600:	2308      	movs	r3, #8
 800b602:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 800b604:	2330      	movs	r3, #48	; 0x30
 800b606:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 800b608:	2302      	movs	r3, #2
 800b60a:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800b60c:	2300      	movs	r3, #0
 800b60e:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 800b610:	2301      	movs	r3, #1
 800b612:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 800b614:	687b      	ldr	r3, [r7, #4]
 800b616:	681b      	ldr	r3, [r3, #0]
 800b618:	f107 0210 	add.w	r2, r7, #16
 800b61c:	4611      	mov	r1, r2
 800b61e:	4618      	mov	r0, r3
 800b620:	f002 f9ce 	bl	800d9c0 <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	681b      	ldr	r3, [r3, #0]
 800b628:	4618      	mov	r0, r3
 800b62a:	f002 fb88 	bl	800dd3e <SDMMC_CmdSendSCR>
 800b62e:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800b630:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b632:	2b00      	cmp	r3, #0
 800b634:	d022      	beq.n	800b67c <SD_FindSCR+0xd8>
  {
    return errorstate;
 800b636:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b638:	e07a      	b.n	800b730 <SD_FindSCR+0x18c>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	681b      	ldr	r3, [r3, #0]
 800b63e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b640:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800b644:	2b00      	cmp	r3, #0
 800b646:	d00e      	beq.n	800b666 <SD_FindSCR+0xc2>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 800b648:	687b      	ldr	r3, [r7, #4]
 800b64a:	6819      	ldr	r1, [r3, #0]
 800b64c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b64e:	009b      	lsls	r3, r3, #2
 800b650:	f107 0208 	add.w	r2, r7, #8
 800b654:	18d4      	adds	r4, r2, r3
 800b656:	4608      	mov	r0, r1
 800b658:	f002 f92d 	bl	800d8b6 <SDIO_ReadFIFO>
 800b65c:	4603      	mov	r3, r0
 800b65e:	6023      	str	r3, [r4, #0]
      index++;
 800b660:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b662:	3301      	adds	r3, #1
 800b664:	637b      	str	r3, [r7, #52]	; 0x34
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800b666:	f7fb fd07 	bl	8007078 <HAL_GetTick>
 800b66a:	4602      	mov	r2, r0
 800b66c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b66e:	1ad3      	subs	r3, r2, r3
 800b670:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b674:	d102      	bne.n	800b67c <SD_FindSCR+0xd8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800b676:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b67a:	e059      	b.n	800b730 <SD_FindSCR+0x18c>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 800b67c:	687b      	ldr	r3, [r7, #4]
 800b67e:	681b      	ldr	r3, [r3, #0]
 800b680:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800b682:	f240 432a 	movw	r3, #1066	; 0x42a
 800b686:	4013      	ands	r3, r2
 800b688:	2b00      	cmp	r3, #0
 800b68a:	d0d6      	beq.n	800b63a <SD_FindSCR+0x96>
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 800b68c:	687b      	ldr	r3, [r7, #4]
 800b68e:	681b      	ldr	r3, [r3, #0]
 800b690:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b692:	f003 0308 	and.w	r3, r3, #8
 800b696:	2b00      	cmp	r3, #0
 800b698:	d005      	beq.n	800b6a6 <SD_FindSCR+0x102>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	681b      	ldr	r3, [r3, #0]
 800b69e:	2208      	movs	r2, #8
 800b6a0:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800b6a2:	2308      	movs	r3, #8
 800b6a4:	e044      	b.n	800b730 <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 800b6a6:	687b      	ldr	r3, [r7, #4]
 800b6a8:	681b      	ldr	r3, [r3, #0]
 800b6aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b6ac:	f003 0302 	and.w	r3, r3, #2
 800b6b0:	2b00      	cmp	r3, #0
 800b6b2:	d005      	beq.n	800b6c0 <SD_FindSCR+0x11c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 800b6b4:	687b      	ldr	r3, [r7, #4]
 800b6b6:	681b      	ldr	r3, [r3, #0]
 800b6b8:	2202      	movs	r2, #2
 800b6ba:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800b6bc:	2302      	movs	r3, #2
 800b6be:	e037      	b.n	800b730 <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 800b6c0:	687b      	ldr	r3, [r7, #4]
 800b6c2:	681b      	ldr	r3, [r3, #0]
 800b6c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b6c6:	f003 0320 	and.w	r3, r3, #32
 800b6ca:	2b00      	cmp	r3, #0
 800b6cc:	d005      	beq.n	800b6da <SD_FindSCR+0x136>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 800b6ce:	687b      	ldr	r3, [r7, #4]
 800b6d0:	681b      	ldr	r3, [r3, #0]
 800b6d2:	2220      	movs	r2, #32
 800b6d4:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800b6d6:	2320      	movs	r3, #32
 800b6d8:	e02a      	b.n	800b730 <SD_FindSCR+0x18c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	681b      	ldr	r3, [r3, #0]
 800b6de:	f240 523a 	movw	r2, #1338	; 0x53a
 800b6e2:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800b6e4:	68fb      	ldr	r3, [r7, #12]
 800b6e6:	061a      	lsls	r2, r3, #24
 800b6e8:	68fb      	ldr	r3, [r7, #12]
 800b6ea:	021b      	lsls	r3, r3, #8
 800b6ec:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800b6f0:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800b6f2:	68fb      	ldr	r3, [r7, #12]
 800b6f4:	0a1b      	lsrs	r3, r3, #8
 800b6f6:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800b6fa:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800b6fc:	68fb      	ldr	r3, [r7, #12]
 800b6fe:	0e1b      	lsrs	r3, r3, #24
 800b700:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800b702:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b704:	601a      	str	r2, [r3, #0]
    scr++;
 800b706:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b708:	3304      	adds	r3, #4
 800b70a:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800b70c:	68bb      	ldr	r3, [r7, #8]
 800b70e:	061a      	lsls	r2, r3, #24
 800b710:	68bb      	ldr	r3, [r7, #8]
 800b712:	021b      	lsls	r3, r3, #8
 800b714:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800b718:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800b71a:	68bb      	ldr	r3, [r7, #8]
 800b71c:	0a1b      	lsrs	r3, r3, #8
 800b71e:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800b722:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800b724:	68bb      	ldr	r3, [r7, #8]
 800b726:	0e1b      	lsrs	r3, r3, #24
 800b728:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800b72a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b72c:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800b72e:	2300      	movs	r3, #0
}
 800b730:	4618      	mov	r0, r3
 800b732:	373c      	adds	r7, #60	; 0x3c
 800b734:	46bd      	mov	sp, r7
 800b736:	bd90      	pop	{r4, r7, pc}

0800b738 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 800b738:	b580      	push	{r7, lr}
 800b73a:	b086      	sub	sp, #24
 800b73c:	af00      	add	r7, sp, #0
 800b73e:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 800b740:	687b      	ldr	r3, [r7, #4]
 800b742:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b744:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 800b746:	687b      	ldr	r3, [r7, #4]
 800b748:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b74a:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800b74c:	693b      	ldr	r3, [r7, #16]
 800b74e:	2b00      	cmp	r3, #0
 800b750:	d03f      	beq.n	800b7d2 <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 800b752:	2300      	movs	r3, #0
 800b754:	617b      	str	r3, [r7, #20]
 800b756:	e033      	b.n	800b7c0 <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 800b758:	687b      	ldr	r3, [r7, #4]
 800b75a:	681b      	ldr	r3, [r3, #0]
 800b75c:	4618      	mov	r0, r3
 800b75e:	f002 f8aa 	bl	800d8b6 <SDIO_ReadFIFO>
 800b762:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 800b764:	68bb      	ldr	r3, [r7, #8]
 800b766:	b2da      	uxtb	r2, r3
 800b768:	68fb      	ldr	r3, [r7, #12]
 800b76a:	701a      	strb	r2, [r3, #0]
      tmp++;
 800b76c:	68fb      	ldr	r3, [r7, #12]
 800b76e:	3301      	adds	r3, #1
 800b770:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800b772:	693b      	ldr	r3, [r7, #16]
 800b774:	3b01      	subs	r3, #1
 800b776:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 800b778:	68bb      	ldr	r3, [r7, #8]
 800b77a:	0a1b      	lsrs	r3, r3, #8
 800b77c:	b2da      	uxtb	r2, r3
 800b77e:	68fb      	ldr	r3, [r7, #12]
 800b780:	701a      	strb	r2, [r3, #0]
      tmp++;
 800b782:	68fb      	ldr	r3, [r7, #12]
 800b784:	3301      	adds	r3, #1
 800b786:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800b788:	693b      	ldr	r3, [r7, #16]
 800b78a:	3b01      	subs	r3, #1
 800b78c:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 800b78e:	68bb      	ldr	r3, [r7, #8]
 800b790:	0c1b      	lsrs	r3, r3, #16
 800b792:	b2da      	uxtb	r2, r3
 800b794:	68fb      	ldr	r3, [r7, #12]
 800b796:	701a      	strb	r2, [r3, #0]
      tmp++;
 800b798:	68fb      	ldr	r3, [r7, #12]
 800b79a:	3301      	adds	r3, #1
 800b79c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800b79e:	693b      	ldr	r3, [r7, #16]
 800b7a0:	3b01      	subs	r3, #1
 800b7a2:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 800b7a4:	68bb      	ldr	r3, [r7, #8]
 800b7a6:	0e1b      	lsrs	r3, r3, #24
 800b7a8:	b2da      	uxtb	r2, r3
 800b7aa:	68fb      	ldr	r3, [r7, #12]
 800b7ac:	701a      	strb	r2, [r3, #0]
      tmp++;
 800b7ae:	68fb      	ldr	r3, [r7, #12]
 800b7b0:	3301      	adds	r3, #1
 800b7b2:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800b7b4:	693b      	ldr	r3, [r7, #16]
 800b7b6:	3b01      	subs	r3, #1
 800b7b8:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 800b7ba:	697b      	ldr	r3, [r7, #20]
 800b7bc:	3301      	adds	r3, #1
 800b7be:	617b      	str	r3, [r7, #20]
 800b7c0:	697b      	ldr	r3, [r7, #20]
 800b7c2:	2b07      	cmp	r3, #7
 800b7c4:	d9c8      	bls.n	800b758 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 800b7c6:	687b      	ldr	r3, [r7, #4]
 800b7c8:	68fa      	ldr	r2, [r7, #12]
 800b7ca:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 800b7cc:	687b      	ldr	r3, [r7, #4]
 800b7ce:	693a      	ldr	r2, [r7, #16]
 800b7d0:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 800b7d2:	bf00      	nop
 800b7d4:	3718      	adds	r7, #24
 800b7d6:	46bd      	mov	sp, r7
 800b7d8:	bd80      	pop	{r7, pc}

0800b7da <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 800b7da:	b580      	push	{r7, lr}
 800b7dc:	b086      	sub	sp, #24
 800b7de:	af00      	add	r7, sp, #0
 800b7e0:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 800b7e2:	687b      	ldr	r3, [r7, #4]
 800b7e4:	6a1b      	ldr	r3, [r3, #32]
 800b7e6:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 800b7e8:	687b      	ldr	r3, [r7, #4]
 800b7ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b7ec:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800b7ee:	693b      	ldr	r3, [r7, #16]
 800b7f0:	2b00      	cmp	r3, #0
 800b7f2:	d043      	beq.n	800b87c <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 800b7f4:	2300      	movs	r3, #0
 800b7f6:	617b      	str	r3, [r7, #20]
 800b7f8:	e037      	b.n	800b86a <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 800b7fa:	68fb      	ldr	r3, [r7, #12]
 800b7fc:	781b      	ldrb	r3, [r3, #0]
 800b7fe:	60bb      	str	r3, [r7, #8]
      tmp++;
 800b800:	68fb      	ldr	r3, [r7, #12]
 800b802:	3301      	adds	r3, #1
 800b804:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800b806:	693b      	ldr	r3, [r7, #16]
 800b808:	3b01      	subs	r3, #1
 800b80a:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 800b80c:	68fb      	ldr	r3, [r7, #12]
 800b80e:	781b      	ldrb	r3, [r3, #0]
 800b810:	021a      	lsls	r2, r3, #8
 800b812:	68bb      	ldr	r3, [r7, #8]
 800b814:	4313      	orrs	r3, r2
 800b816:	60bb      	str	r3, [r7, #8]
      tmp++;
 800b818:	68fb      	ldr	r3, [r7, #12]
 800b81a:	3301      	adds	r3, #1
 800b81c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800b81e:	693b      	ldr	r3, [r7, #16]
 800b820:	3b01      	subs	r3, #1
 800b822:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 800b824:	68fb      	ldr	r3, [r7, #12]
 800b826:	781b      	ldrb	r3, [r3, #0]
 800b828:	041a      	lsls	r2, r3, #16
 800b82a:	68bb      	ldr	r3, [r7, #8]
 800b82c:	4313      	orrs	r3, r2
 800b82e:	60bb      	str	r3, [r7, #8]
      tmp++;
 800b830:	68fb      	ldr	r3, [r7, #12]
 800b832:	3301      	adds	r3, #1
 800b834:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800b836:	693b      	ldr	r3, [r7, #16]
 800b838:	3b01      	subs	r3, #1
 800b83a:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 800b83c:	68fb      	ldr	r3, [r7, #12]
 800b83e:	781b      	ldrb	r3, [r3, #0]
 800b840:	061a      	lsls	r2, r3, #24
 800b842:	68bb      	ldr	r3, [r7, #8]
 800b844:	4313      	orrs	r3, r2
 800b846:	60bb      	str	r3, [r7, #8]
      tmp++;
 800b848:	68fb      	ldr	r3, [r7, #12]
 800b84a:	3301      	adds	r3, #1
 800b84c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800b84e:	693b      	ldr	r3, [r7, #16]
 800b850:	3b01      	subs	r3, #1
 800b852:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 800b854:	687b      	ldr	r3, [r7, #4]
 800b856:	681b      	ldr	r3, [r3, #0]
 800b858:	f107 0208 	add.w	r2, r7, #8
 800b85c:	4611      	mov	r1, r2
 800b85e:	4618      	mov	r0, r3
 800b860:	f002 f836 	bl	800d8d0 <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 800b864:	697b      	ldr	r3, [r7, #20]
 800b866:	3301      	adds	r3, #1
 800b868:	617b      	str	r3, [r7, #20]
 800b86a:	697b      	ldr	r3, [r7, #20]
 800b86c:	2b07      	cmp	r3, #7
 800b86e:	d9c4      	bls.n	800b7fa <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 800b870:	687b      	ldr	r3, [r7, #4]
 800b872:	68fa      	ldr	r2, [r7, #12]
 800b874:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 800b876:	687b      	ldr	r3, [r7, #4]
 800b878:	693a      	ldr	r2, [r7, #16]
 800b87a:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 800b87c:	bf00      	nop
 800b87e:	3718      	adds	r7, #24
 800b880:	46bd      	mov	sp, r7
 800b882:	bd80      	pop	{r7, pc}

0800b884 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800b884:	b580      	push	{r7, lr}
 800b886:	b082      	sub	sp, #8
 800b888:	af00      	add	r7, sp, #0
 800b88a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800b88c:	687b      	ldr	r3, [r7, #4]
 800b88e:	2b00      	cmp	r3, #0
 800b890:	d101      	bne.n	800b896 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800b892:	2301      	movs	r3, #1
 800b894:	e056      	b.n	800b944 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	2200      	movs	r2, #0
 800b89a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800b89c:	687b      	ldr	r3, [r7, #4]
 800b89e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b8a2:	b2db      	uxtb	r3, r3
 800b8a4:	2b00      	cmp	r3, #0
 800b8a6:	d106      	bne.n	800b8b6 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800b8a8:	687b      	ldr	r3, [r7, #4]
 800b8aa:	2200      	movs	r2, #0
 800b8ac:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800b8b0:	6878      	ldr	r0, [r7, #4]
 800b8b2:	f7f9 fc67 	bl	8005184 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800b8b6:	687b      	ldr	r3, [r7, #4]
 800b8b8:	2202      	movs	r2, #2
 800b8ba:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800b8be:	687b      	ldr	r3, [r7, #4]
 800b8c0:	681b      	ldr	r3, [r3, #0]
 800b8c2:	681a      	ldr	r2, [r3, #0]
 800b8c4:	687b      	ldr	r3, [r7, #4]
 800b8c6:	681b      	ldr	r3, [r3, #0]
 800b8c8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b8cc:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	685a      	ldr	r2, [r3, #4]
 800b8d2:	687b      	ldr	r3, [r7, #4]
 800b8d4:	689b      	ldr	r3, [r3, #8]
 800b8d6:	431a      	orrs	r2, r3
 800b8d8:	687b      	ldr	r3, [r7, #4]
 800b8da:	68db      	ldr	r3, [r3, #12]
 800b8dc:	431a      	orrs	r2, r3
 800b8de:	687b      	ldr	r3, [r7, #4]
 800b8e0:	691b      	ldr	r3, [r3, #16]
 800b8e2:	431a      	orrs	r2, r3
 800b8e4:	687b      	ldr	r3, [r7, #4]
 800b8e6:	695b      	ldr	r3, [r3, #20]
 800b8e8:	431a      	orrs	r2, r3
 800b8ea:	687b      	ldr	r3, [r7, #4]
 800b8ec:	699b      	ldr	r3, [r3, #24]
 800b8ee:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800b8f2:	431a      	orrs	r2, r3
 800b8f4:	687b      	ldr	r3, [r7, #4]
 800b8f6:	69db      	ldr	r3, [r3, #28]
 800b8f8:	431a      	orrs	r2, r3
 800b8fa:	687b      	ldr	r3, [r7, #4]
 800b8fc:	6a1b      	ldr	r3, [r3, #32]
 800b8fe:	ea42 0103 	orr.w	r1, r2, r3
 800b902:	687b      	ldr	r3, [r7, #4]
 800b904:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b906:	687b      	ldr	r3, [r7, #4]
 800b908:	681b      	ldr	r3, [r3, #0]
 800b90a:	430a      	orrs	r2, r1
 800b90c:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800b90e:	687b      	ldr	r3, [r7, #4]
 800b910:	699b      	ldr	r3, [r3, #24]
 800b912:	0c1b      	lsrs	r3, r3, #16
 800b914:	f003 0104 	and.w	r1, r3, #4
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800b91c:	687b      	ldr	r3, [r7, #4]
 800b91e:	681b      	ldr	r3, [r3, #0]
 800b920:	430a      	orrs	r2, r1
 800b922:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800b924:	687b      	ldr	r3, [r7, #4]
 800b926:	681b      	ldr	r3, [r3, #0]
 800b928:	69da      	ldr	r2, [r3, #28]
 800b92a:	687b      	ldr	r3, [r7, #4]
 800b92c:	681b      	ldr	r3, [r3, #0]
 800b92e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800b932:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800b934:	687b      	ldr	r3, [r7, #4]
 800b936:	2200      	movs	r2, #0
 800b938:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800b93a:	687b      	ldr	r3, [r7, #4]
 800b93c:	2201      	movs	r2, #1
 800b93e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800b942:	2300      	movs	r3, #0
}
 800b944:	4618      	mov	r0, r3
 800b946:	3708      	adds	r7, #8
 800b948:	46bd      	mov	sp, r7
 800b94a:	bd80      	pop	{r7, pc}

0800b94c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b94c:	b580      	push	{r7, lr}
 800b94e:	b088      	sub	sp, #32
 800b950:	af00      	add	r7, sp, #0
 800b952:	60f8      	str	r0, [r7, #12]
 800b954:	60b9      	str	r1, [r7, #8]
 800b956:	603b      	str	r3, [r7, #0]
 800b958:	4613      	mov	r3, r2
 800b95a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800b95c:	2300      	movs	r3, #0
 800b95e:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b960:	68fb      	ldr	r3, [r7, #12]
 800b962:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800b966:	2b01      	cmp	r3, #1
 800b968:	d101      	bne.n	800b96e <HAL_SPI_Transmit+0x22>
 800b96a:	2302      	movs	r3, #2
 800b96c:	e11e      	b.n	800bbac <HAL_SPI_Transmit+0x260>
 800b96e:	68fb      	ldr	r3, [r7, #12]
 800b970:	2201      	movs	r2, #1
 800b972:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b976:	f7fb fb7f 	bl	8007078 <HAL_GetTick>
 800b97a:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800b97c:	88fb      	ldrh	r3, [r7, #6]
 800b97e:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800b980:	68fb      	ldr	r3, [r7, #12]
 800b982:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b986:	b2db      	uxtb	r3, r3
 800b988:	2b01      	cmp	r3, #1
 800b98a:	d002      	beq.n	800b992 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800b98c:	2302      	movs	r3, #2
 800b98e:	77fb      	strb	r3, [r7, #31]
    goto error;
 800b990:	e103      	b.n	800bb9a <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 800b992:	68bb      	ldr	r3, [r7, #8]
 800b994:	2b00      	cmp	r3, #0
 800b996:	d002      	beq.n	800b99e <HAL_SPI_Transmit+0x52>
 800b998:	88fb      	ldrh	r3, [r7, #6]
 800b99a:	2b00      	cmp	r3, #0
 800b99c:	d102      	bne.n	800b9a4 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800b99e:	2301      	movs	r3, #1
 800b9a0:	77fb      	strb	r3, [r7, #31]
    goto error;
 800b9a2:	e0fa      	b.n	800bb9a <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800b9a4:	68fb      	ldr	r3, [r7, #12]
 800b9a6:	2203      	movs	r2, #3
 800b9a8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b9ac:	68fb      	ldr	r3, [r7, #12]
 800b9ae:	2200      	movs	r2, #0
 800b9b0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800b9b2:	68fb      	ldr	r3, [r7, #12]
 800b9b4:	68ba      	ldr	r2, [r7, #8]
 800b9b6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800b9b8:	68fb      	ldr	r3, [r7, #12]
 800b9ba:	88fa      	ldrh	r2, [r7, #6]
 800b9bc:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800b9be:	68fb      	ldr	r3, [r7, #12]
 800b9c0:	88fa      	ldrh	r2, [r7, #6]
 800b9c2:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800b9c4:	68fb      	ldr	r3, [r7, #12]
 800b9c6:	2200      	movs	r2, #0
 800b9c8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800b9ca:	68fb      	ldr	r3, [r7, #12]
 800b9cc:	2200      	movs	r2, #0
 800b9ce:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800b9d0:	68fb      	ldr	r3, [r7, #12]
 800b9d2:	2200      	movs	r2, #0
 800b9d4:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800b9d6:	68fb      	ldr	r3, [r7, #12]
 800b9d8:	2200      	movs	r2, #0
 800b9da:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800b9dc:	68fb      	ldr	r3, [r7, #12]
 800b9de:	2200      	movs	r2, #0
 800b9e0:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b9e2:	68fb      	ldr	r3, [r7, #12]
 800b9e4:	689b      	ldr	r3, [r3, #8]
 800b9e6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b9ea:	d107      	bne.n	800b9fc <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 800b9ec:	68fb      	ldr	r3, [r7, #12]
 800b9ee:	681b      	ldr	r3, [r3, #0]
 800b9f0:	681a      	ldr	r2, [r3, #0]
 800b9f2:	68fb      	ldr	r3, [r7, #12]
 800b9f4:	681b      	ldr	r3, [r3, #0]
 800b9f6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800b9fa:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b9fc:	68fb      	ldr	r3, [r7, #12]
 800b9fe:	681b      	ldr	r3, [r3, #0]
 800ba00:	681b      	ldr	r3, [r3, #0]
 800ba02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ba06:	2b40      	cmp	r3, #64	; 0x40
 800ba08:	d007      	beq.n	800ba1a <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800ba0a:	68fb      	ldr	r3, [r7, #12]
 800ba0c:	681b      	ldr	r3, [r3, #0]
 800ba0e:	681a      	ldr	r2, [r3, #0]
 800ba10:	68fb      	ldr	r3, [r7, #12]
 800ba12:	681b      	ldr	r3, [r3, #0]
 800ba14:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800ba18:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800ba1a:	68fb      	ldr	r3, [r7, #12]
 800ba1c:	68db      	ldr	r3, [r3, #12]
 800ba1e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800ba22:	d14b      	bne.n	800babc <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800ba24:	68fb      	ldr	r3, [r7, #12]
 800ba26:	685b      	ldr	r3, [r3, #4]
 800ba28:	2b00      	cmp	r3, #0
 800ba2a:	d002      	beq.n	800ba32 <HAL_SPI_Transmit+0xe6>
 800ba2c:	8afb      	ldrh	r3, [r7, #22]
 800ba2e:	2b01      	cmp	r3, #1
 800ba30:	d13e      	bne.n	800bab0 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800ba32:	68fb      	ldr	r3, [r7, #12]
 800ba34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ba36:	881a      	ldrh	r2, [r3, #0]
 800ba38:	68fb      	ldr	r3, [r7, #12]
 800ba3a:	681b      	ldr	r3, [r3, #0]
 800ba3c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800ba3e:	68fb      	ldr	r3, [r7, #12]
 800ba40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ba42:	1c9a      	adds	r2, r3, #2
 800ba44:	68fb      	ldr	r3, [r7, #12]
 800ba46:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800ba48:	68fb      	ldr	r3, [r7, #12]
 800ba4a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ba4c:	b29b      	uxth	r3, r3
 800ba4e:	3b01      	subs	r3, #1
 800ba50:	b29a      	uxth	r2, r3
 800ba52:	68fb      	ldr	r3, [r7, #12]
 800ba54:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800ba56:	e02b      	b.n	800bab0 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800ba58:	68fb      	ldr	r3, [r7, #12]
 800ba5a:	681b      	ldr	r3, [r3, #0]
 800ba5c:	689b      	ldr	r3, [r3, #8]
 800ba5e:	f003 0302 	and.w	r3, r3, #2
 800ba62:	2b02      	cmp	r3, #2
 800ba64:	d112      	bne.n	800ba8c <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800ba66:	68fb      	ldr	r3, [r7, #12]
 800ba68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ba6a:	881a      	ldrh	r2, [r3, #0]
 800ba6c:	68fb      	ldr	r3, [r7, #12]
 800ba6e:	681b      	ldr	r3, [r3, #0]
 800ba70:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800ba72:	68fb      	ldr	r3, [r7, #12]
 800ba74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ba76:	1c9a      	adds	r2, r3, #2
 800ba78:	68fb      	ldr	r3, [r7, #12]
 800ba7a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800ba7c:	68fb      	ldr	r3, [r7, #12]
 800ba7e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ba80:	b29b      	uxth	r3, r3
 800ba82:	3b01      	subs	r3, #1
 800ba84:	b29a      	uxth	r2, r3
 800ba86:	68fb      	ldr	r3, [r7, #12]
 800ba88:	86da      	strh	r2, [r3, #54]	; 0x36
 800ba8a:	e011      	b.n	800bab0 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ba8c:	f7fb faf4 	bl	8007078 <HAL_GetTick>
 800ba90:	4602      	mov	r2, r0
 800ba92:	69bb      	ldr	r3, [r7, #24]
 800ba94:	1ad3      	subs	r3, r2, r3
 800ba96:	683a      	ldr	r2, [r7, #0]
 800ba98:	429a      	cmp	r2, r3
 800ba9a:	d803      	bhi.n	800baa4 <HAL_SPI_Transmit+0x158>
 800ba9c:	683b      	ldr	r3, [r7, #0]
 800ba9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800baa2:	d102      	bne.n	800baaa <HAL_SPI_Transmit+0x15e>
 800baa4:	683b      	ldr	r3, [r7, #0]
 800baa6:	2b00      	cmp	r3, #0
 800baa8:	d102      	bne.n	800bab0 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 800baaa:	2303      	movs	r3, #3
 800baac:	77fb      	strb	r3, [r7, #31]
          goto error;
 800baae:	e074      	b.n	800bb9a <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800bab0:	68fb      	ldr	r3, [r7, #12]
 800bab2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bab4:	b29b      	uxth	r3, r3
 800bab6:	2b00      	cmp	r3, #0
 800bab8:	d1ce      	bne.n	800ba58 <HAL_SPI_Transmit+0x10c>
 800baba:	e04c      	b.n	800bb56 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800babc:	68fb      	ldr	r3, [r7, #12]
 800babe:	685b      	ldr	r3, [r3, #4]
 800bac0:	2b00      	cmp	r3, #0
 800bac2:	d002      	beq.n	800baca <HAL_SPI_Transmit+0x17e>
 800bac4:	8afb      	ldrh	r3, [r7, #22]
 800bac6:	2b01      	cmp	r3, #1
 800bac8:	d140      	bne.n	800bb4c <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800baca:	68fb      	ldr	r3, [r7, #12]
 800bacc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800bace:	68fb      	ldr	r3, [r7, #12]
 800bad0:	681b      	ldr	r3, [r3, #0]
 800bad2:	330c      	adds	r3, #12
 800bad4:	7812      	ldrb	r2, [r2, #0]
 800bad6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800bad8:	68fb      	ldr	r3, [r7, #12]
 800bada:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800badc:	1c5a      	adds	r2, r3, #1
 800bade:	68fb      	ldr	r3, [r7, #12]
 800bae0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800bae2:	68fb      	ldr	r3, [r7, #12]
 800bae4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bae6:	b29b      	uxth	r3, r3
 800bae8:	3b01      	subs	r3, #1
 800baea:	b29a      	uxth	r2, r3
 800baec:	68fb      	ldr	r3, [r7, #12]
 800baee:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800baf0:	e02c      	b.n	800bb4c <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800baf2:	68fb      	ldr	r3, [r7, #12]
 800baf4:	681b      	ldr	r3, [r3, #0]
 800baf6:	689b      	ldr	r3, [r3, #8]
 800baf8:	f003 0302 	and.w	r3, r3, #2
 800bafc:	2b02      	cmp	r3, #2
 800bafe:	d113      	bne.n	800bb28 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800bb00:	68fb      	ldr	r3, [r7, #12]
 800bb02:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800bb04:	68fb      	ldr	r3, [r7, #12]
 800bb06:	681b      	ldr	r3, [r3, #0]
 800bb08:	330c      	adds	r3, #12
 800bb0a:	7812      	ldrb	r2, [r2, #0]
 800bb0c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800bb0e:	68fb      	ldr	r3, [r7, #12]
 800bb10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bb12:	1c5a      	adds	r2, r3, #1
 800bb14:	68fb      	ldr	r3, [r7, #12]
 800bb16:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800bb18:	68fb      	ldr	r3, [r7, #12]
 800bb1a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bb1c:	b29b      	uxth	r3, r3
 800bb1e:	3b01      	subs	r3, #1
 800bb20:	b29a      	uxth	r2, r3
 800bb22:	68fb      	ldr	r3, [r7, #12]
 800bb24:	86da      	strh	r2, [r3, #54]	; 0x36
 800bb26:	e011      	b.n	800bb4c <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800bb28:	f7fb faa6 	bl	8007078 <HAL_GetTick>
 800bb2c:	4602      	mov	r2, r0
 800bb2e:	69bb      	ldr	r3, [r7, #24]
 800bb30:	1ad3      	subs	r3, r2, r3
 800bb32:	683a      	ldr	r2, [r7, #0]
 800bb34:	429a      	cmp	r2, r3
 800bb36:	d803      	bhi.n	800bb40 <HAL_SPI_Transmit+0x1f4>
 800bb38:	683b      	ldr	r3, [r7, #0]
 800bb3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bb3e:	d102      	bne.n	800bb46 <HAL_SPI_Transmit+0x1fa>
 800bb40:	683b      	ldr	r3, [r7, #0]
 800bb42:	2b00      	cmp	r3, #0
 800bb44:	d102      	bne.n	800bb4c <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 800bb46:	2303      	movs	r3, #3
 800bb48:	77fb      	strb	r3, [r7, #31]
          goto error;
 800bb4a:	e026      	b.n	800bb9a <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800bb4c:	68fb      	ldr	r3, [r7, #12]
 800bb4e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bb50:	b29b      	uxth	r3, r3
 800bb52:	2b00      	cmp	r3, #0
 800bb54:	d1cd      	bne.n	800baf2 <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800bb56:	69ba      	ldr	r2, [r7, #24]
 800bb58:	6839      	ldr	r1, [r7, #0]
 800bb5a:	68f8      	ldr	r0, [r7, #12]
 800bb5c:	f000 fba4 	bl	800c2a8 <SPI_EndRxTxTransaction>
 800bb60:	4603      	mov	r3, r0
 800bb62:	2b00      	cmp	r3, #0
 800bb64:	d002      	beq.n	800bb6c <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800bb66:	68fb      	ldr	r3, [r7, #12]
 800bb68:	2220      	movs	r2, #32
 800bb6a:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800bb6c:	68fb      	ldr	r3, [r7, #12]
 800bb6e:	689b      	ldr	r3, [r3, #8]
 800bb70:	2b00      	cmp	r3, #0
 800bb72:	d10a      	bne.n	800bb8a <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800bb74:	2300      	movs	r3, #0
 800bb76:	613b      	str	r3, [r7, #16]
 800bb78:	68fb      	ldr	r3, [r7, #12]
 800bb7a:	681b      	ldr	r3, [r3, #0]
 800bb7c:	68db      	ldr	r3, [r3, #12]
 800bb7e:	613b      	str	r3, [r7, #16]
 800bb80:	68fb      	ldr	r3, [r7, #12]
 800bb82:	681b      	ldr	r3, [r3, #0]
 800bb84:	689b      	ldr	r3, [r3, #8]
 800bb86:	613b      	str	r3, [r7, #16]
 800bb88:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800bb8a:	68fb      	ldr	r3, [r7, #12]
 800bb8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bb8e:	2b00      	cmp	r3, #0
 800bb90:	d002      	beq.n	800bb98 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 800bb92:	2301      	movs	r3, #1
 800bb94:	77fb      	strb	r3, [r7, #31]
 800bb96:	e000      	b.n	800bb9a <HAL_SPI_Transmit+0x24e>
  }

error:
 800bb98:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800bb9a:	68fb      	ldr	r3, [r7, #12]
 800bb9c:	2201      	movs	r2, #1
 800bb9e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800bba2:	68fb      	ldr	r3, [r7, #12]
 800bba4:	2200      	movs	r2, #0
 800bba6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800bbaa:	7ffb      	ldrb	r3, [r7, #31]
}
 800bbac:	4618      	mov	r0, r3
 800bbae:	3720      	adds	r7, #32
 800bbb0:	46bd      	mov	sp, r7
 800bbb2:	bd80      	pop	{r7, pc}

0800bbb4 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800bbb4:	b580      	push	{r7, lr}
 800bbb6:	b088      	sub	sp, #32
 800bbb8:	af02      	add	r7, sp, #8
 800bbba:	60f8      	str	r0, [r7, #12]
 800bbbc:	60b9      	str	r1, [r7, #8]
 800bbbe:	603b      	str	r3, [r7, #0]
 800bbc0:	4613      	mov	r3, r2
 800bbc2:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800bbc4:	2300      	movs	r3, #0
 800bbc6:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800bbc8:	68fb      	ldr	r3, [r7, #12]
 800bbca:	685b      	ldr	r3, [r3, #4]
 800bbcc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800bbd0:	d112      	bne.n	800bbf8 <HAL_SPI_Receive+0x44>
 800bbd2:	68fb      	ldr	r3, [r7, #12]
 800bbd4:	689b      	ldr	r3, [r3, #8]
 800bbd6:	2b00      	cmp	r3, #0
 800bbd8:	d10e      	bne.n	800bbf8 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800bbda:	68fb      	ldr	r3, [r7, #12]
 800bbdc:	2204      	movs	r2, #4
 800bbde:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800bbe2:	88fa      	ldrh	r2, [r7, #6]
 800bbe4:	683b      	ldr	r3, [r7, #0]
 800bbe6:	9300      	str	r3, [sp, #0]
 800bbe8:	4613      	mov	r3, r2
 800bbea:	68ba      	ldr	r2, [r7, #8]
 800bbec:	68b9      	ldr	r1, [r7, #8]
 800bbee:	68f8      	ldr	r0, [r7, #12]
 800bbf0:	f000 f8e9 	bl	800bdc6 <HAL_SPI_TransmitReceive>
 800bbf4:	4603      	mov	r3, r0
 800bbf6:	e0e2      	b.n	800bdbe <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800bbf8:	68fb      	ldr	r3, [r7, #12]
 800bbfa:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800bbfe:	2b01      	cmp	r3, #1
 800bc00:	d101      	bne.n	800bc06 <HAL_SPI_Receive+0x52>
 800bc02:	2302      	movs	r3, #2
 800bc04:	e0db      	b.n	800bdbe <HAL_SPI_Receive+0x20a>
 800bc06:	68fb      	ldr	r3, [r7, #12]
 800bc08:	2201      	movs	r2, #1
 800bc0a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800bc0e:	f7fb fa33 	bl	8007078 <HAL_GetTick>
 800bc12:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800bc14:	68fb      	ldr	r3, [r7, #12]
 800bc16:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800bc1a:	b2db      	uxtb	r3, r3
 800bc1c:	2b01      	cmp	r3, #1
 800bc1e:	d002      	beq.n	800bc26 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800bc20:	2302      	movs	r3, #2
 800bc22:	75fb      	strb	r3, [r7, #23]
    goto error;
 800bc24:	e0c2      	b.n	800bdac <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 800bc26:	68bb      	ldr	r3, [r7, #8]
 800bc28:	2b00      	cmp	r3, #0
 800bc2a:	d002      	beq.n	800bc32 <HAL_SPI_Receive+0x7e>
 800bc2c:	88fb      	ldrh	r3, [r7, #6]
 800bc2e:	2b00      	cmp	r3, #0
 800bc30:	d102      	bne.n	800bc38 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800bc32:	2301      	movs	r3, #1
 800bc34:	75fb      	strb	r3, [r7, #23]
    goto error;
 800bc36:	e0b9      	b.n	800bdac <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800bc38:	68fb      	ldr	r3, [r7, #12]
 800bc3a:	2204      	movs	r2, #4
 800bc3c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800bc40:	68fb      	ldr	r3, [r7, #12]
 800bc42:	2200      	movs	r2, #0
 800bc44:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800bc46:	68fb      	ldr	r3, [r7, #12]
 800bc48:	68ba      	ldr	r2, [r7, #8]
 800bc4a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800bc4c:	68fb      	ldr	r3, [r7, #12]
 800bc4e:	88fa      	ldrh	r2, [r7, #6]
 800bc50:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800bc52:	68fb      	ldr	r3, [r7, #12]
 800bc54:	88fa      	ldrh	r2, [r7, #6]
 800bc56:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800bc58:	68fb      	ldr	r3, [r7, #12]
 800bc5a:	2200      	movs	r2, #0
 800bc5c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800bc5e:	68fb      	ldr	r3, [r7, #12]
 800bc60:	2200      	movs	r2, #0
 800bc62:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800bc64:	68fb      	ldr	r3, [r7, #12]
 800bc66:	2200      	movs	r2, #0
 800bc68:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 800bc6a:	68fb      	ldr	r3, [r7, #12]
 800bc6c:	2200      	movs	r2, #0
 800bc6e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800bc70:	68fb      	ldr	r3, [r7, #12]
 800bc72:	2200      	movs	r2, #0
 800bc74:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800bc76:	68fb      	ldr	r3, [r7, #12]
 800bc78:	689b      	ldr	r3, [r3, #8]
 800bc7a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800bc7e:	d107      	bne.n	800bc90 <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 800bc80:	68fb      	ldr	r3, [r7, #12]
 800bc82:	681b      	ldr	r3, [r3, #0]
 800bc84:	681a      	ldr	r2, [r3, #0]
 800bc86:	68fb      	ldr	r3, [r7, #12]
 800bc88:	681b      	ldr	r3, [r3, #0]
 800bc8a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800bc8e:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800bc90:	68fb      	ldr	r3, [r7, #12]
 800bc92:	681b      	ldr	r3, [r3, #0]
 800bc94:	681b      	ldr	r3, [r3, #0]
 800bc96:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bc9a:	2b40      	cmp	r3, #64	; 0x40
 800bc9c:	d007      	beq.n	800bcae <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800bc9e:	68fb      	ldr	r3, [r7, #12]
 800bca0:	681b      	ldr	r3, [r3, #0]
 800bca2:	681a      	ldr	r2, [r3, #0]
 800bca4:	68fb      	ldr	r3, [r7, #12]
 800bca6:	681b      	ldr	r3, [r3, #0]
 800bca8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800bcac:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800bcae:	68fb      	ldr	r3, [r7, #12]
 800bcb0:	68db      	ldr	r3, [r3, #12]
 800bcb2:	2b00      	cmp	r3, #0
 800bcb4:	d162      	bne.n	800bd7c <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800bcb6:	e02e      	b.n	800bd16 <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800bcb8:	68fb      	ldr	r3, [r7, #12]
 800bcba:	681b      	ldr	r3, [r3, #0]
 800bcbc:	689b      	ldr	r3, [r3, #8]
 800bcbe:	f003 0301 	and.w	r3, r3, #1
 800bcc2:	2b01      	cmp	r3, #1
 800bcc4:	d115      	bne.n	800bcf2 <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800bcc6:	68fb      	ldr	r3, [r7, #12]
 800bcc8:	681b      	ldr	r3, [r3, #0]
 800bcca:	f103 020c 	add.w	r2, r3, #12
 800bcce:	68fb      	ldr	r3, [r7, #12]
 800bcd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bcd2:	7812      	ldrb	r2, [r2, #0]
 800bcd4:	b2d2      	uxtb	r2, r2
 800bcd6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800bcd8:	68fb      	ldr	r3, [r7, #12]
 800bcda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bcdc:	1c5a      	adds	r2, r3, #1
 800bcde:	68fb      	ldr	r3, [r7, #12]
 800bce0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800bce2:	68fb      	ldr	r3, [r7, #12]
 800bce4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bce6:	b29b      	uxth	r3, r3
 800bce8:	3b01      	subs	r3, #1
 800bcea:	b29a      	uxth	r2, r3
 800bcec:	68fb      	ldr	r3, [r7, #12]
 800bcee:	87da      	strh	r2, [r3, #62]	; 0x3e
 800bcf0:	e011      	b.n	800bd16 <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800bcf2:	f7fb f9c1 	bl	8007078 <HAL_GetTick>
 800bcf6:	4602      	mov	r2, r0
 800bcf8:	693b      	ldr	r3, [r7, #16]
 800bcfa:	1ad3      	subs	r3, r2, r3
 800bcfc:	683a      	ldr	r2, [r7, #0]
 800bcfe:	429a      	cmp	r2, r3
 800bd00:	d803      	bhi.n	800bd0a <HAL_SPI_Receive+0x156>
 800bd02:	683b      	ldr	r3, [r7, #0]
 800bd04:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bd08:	d102      	bne.n	800bd10 <HAL_SPI_Receive+0x15c>
 800bd0a:	683b      	ldr	r3, [r7, #0]
 800bd0c:	2b00      	cmp	r3, #0
 800bd0e:	d102      	bne.n	800bd16 <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 800bd10:	2303      	movs	r3, #3
 800bd12:	75fb      	strb	r3, [r7, #23]
          goto error;
 800bd14:	e04a      	b.n	800bdac <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 800bd16:	68fb      	ldr	r3, [r7, #12]
 800bd18:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bd1a:	b29b      	uxth	r3, r3
 800bd1c:	2b00      	cmp	r3, #0
 800bd1e:	d1cb      	bne.n	800bcb8 <HAL_SPI_Receive+0x104>
 800bd20:	e031      	b.n	800bd86 <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800bd22:	68fb      	ldr	r3, [r7, #12]
 800bd24:	681b      	ldr	r3, [r3, #0]
 800bd26:	689b      	ldr	r3, [r3, #8]
 800bd28:	f003 0301 	and.w	r3, r3, #1
 800bd2c:	2b01      	cmp	r3, #1
 800bd2e:	d113      	bne.n	800bd58 <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800bd30:	68fb      	ldr	r3, [r7, #12]
 800bd32:	681b      	ldr	r3, [r3, #0]
 800bd34:	68da      	ldr	r2, [r3, #12]
 800bd36:	68fb      	ldr	r3, [r7, #12]
 800bd38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bd3a:	b292      	uxth	r2, r2
 800bd3c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800bd3e:	68fb      	ldr	r3, [r7, #12]
 800bd40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bd42:	1c9a      	adds	r2, r3, #2
 800bd44:	68fb      	ldr	r3, [r7, #12]
 800bd46:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800bd48:	68fb      	ldr	r3, [r7, #12]
 800bd4a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bd4c:	b29b      	uxth	r3, r3
 800bd4e:	3b01      	subs	r3, #1
 800bd50:	b29a      	uxth	r2, r3
 800bd52:	68fb      	ldr	r3, [r7, #12]
 800bd54:	87da      	strh	r2, [r3, #62]	; 0x3e
 800bd56:	e011      	b.n	800bd7c <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800bd58:	f7fb f98e 	bl	8007078 <HAL_GetTick>
 800bd5c:	4602      	mov	r2, r0
 800bd5e:	693b      	ldr	r3, [r7, #16]
 800bd60:	1ad3      	subs	r3, r2, r3
 800bd62:	683a      	ldr	r2, [r7, #0]
 800bd64:	429a      	cmp	r2, r3
 800bd66:	d803      	bhi.n	800bd70 <HAL_SPI_Receive+0x1bc>
 800bd68:	683b      	ldr	r3, [r7, #0]
 800bd6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bd6e:	d102      	bne.n	800bd76 <HAL_SPI_Receive+0x1c2>
 800bd70:	683b      	ldr	r3, [r7, #0]
 800bd72:	2b00      	cmp	r3, #0
 800bd74:	d102      	bne.n	800bd7c <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 800bd76:	2303      	movs	r3, #3
 800bd78:	75fb      	strb	r3, [r7, #23]
          goto error;
 800bd7a:	e017      	b.n	800bdac <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 800bd7c:	68fb      	ldr	r3, [r7, #12]
 800bd7e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bd80:	b29b      	uxth	r3, r3
 800bd82:	2b00      	cmp	r3, #0
 800bd84:	d1cd      	bne.n	800bd22 <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800bd86:	693a      	ldr	r2, [r7, #16]
 800bd88:	6839      	ldr	r1, [r7, #0]
 800bd8a:	68f8      	ldr	r0, [r7, #12]
 800bd8c:	f000 fa27 	bl	800c1de <SPI_EndRxTransaction>
 800bd90:	4603      	mov	r3, r0
 800bd92:	2b00      	cmp	r3, #0
 800bd94:	d002      	beq.n	800bd9c <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800bd96:	68fb      	ldr	r3, [r7, #12]
 800bd98:	2220      	movs	r2, #32
 800bd9a:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800bd9c:	68fb      	ldr	r3, [r7, #12]
 800bd9e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bda0:	2b00      	cmp	r3, #0
 800bda2:	d002      	beq.n	800bdaa <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 800bda4:	2301      	movs	r3, #1
 800bda6:	75fb      	strb	r3, [r7, #23]
 800bda8:	e000      	b.n	800bdac <HAL_SPI_Receive+0x1f8>
  }

error :
 800bdaa:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800bdac:	68fb      	ldr	r3, [r7, #12]
 800bdae:	2201      	movs	r2, #1
 800bdb0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800bdb4:	68fb      	ldr	r3, [r7, #12]
 800bdb6:	2200      	movs	r2, #0
 800bdb8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800bdbc:	7dfb      	ldrb	r3, [r7, #23]
}
 800bdbe:	4618      	mov	r0, r3
 800bdc0:	3718      	adds	r7, #24
 800bdc2:	46bd      	mov	sp, r7
 800bdc4:	bd80      	pop	{r7, pc}

0800bdc6 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800bdc6:	b580      	push	{r7, lr}
 800bdc8:	b08c      	sub	sp, #48	; 0x30
 800bdca:	af00      	add	r7, sp, #0
 800bdcc:	60f8      	str	r0, [r7, #12]
 800bdce:	60b9      	str	r1, [r7, #8]
 800bdd0:	607a      	str	r2, [r7, #4]
 800bdd2:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800bdd4:	2301      	movs	r3, #1
 800bdd6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800bdd8:	2300      	movs	r3, #0
 800bdda:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800bdde:	68fb      	ldr	r3, [r7, #12]
 800bde0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800bde4:	2b01      	cmp	r3, #1
 800bde6:	d101      	bne.n	800bdec <HAL_SPI_TransmitReceive+0x26>
 800bde8:	2302      	movs	r3, #2
 800bdea:	e18a      	b.n	800c102 <HAL_SPI_TransmitReceive+0x33c>
 800bdec:	68fb      	ldr	r3, [r7, #12]
 800bdee:	2201      	movs	r2, #1
 800bdf0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800bdf4:	f7fb f940 	bl	8007078 <HAL_GetTick>
 800bdf8:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800bdfa:	68fb      	ldr	r3, [r7, #12]
 800bdfc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800be00:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800be04:	68fb      	ldr	r3, [r7, #12]
 800be06:	685b      	ldr	r3, [r3, #4]
 800be08:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800be0a:	887b      	ldrh	r3, [r7, #2]
 800be0c:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800be0e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800be12:	2b01      	cmp	r3, #1
 800be14:	d00f      	beq.n	800be36 <HAL_SPI_TransmitReceive+0x70>
 800be16:	69fb      	ldr	r3, [r7, #28]
 800be18:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800be1c:	d107      	bne.n	800be2e <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800be1e:	68fb      	ldr	r3, [r7, #12]
 800be20:	689b      	ldr	r3, [r3, #8]
 800be22:	2b00      	cmp	r3, #0
 800be24:	d103      	bne.n	800be2e <HAL_SPI_TransmitReceive+0x68>
 800be26:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800be2a:	2b04      	cmp	r3, #4
 800be2c:	d003      	beq.n	800be36 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800be2e:	2302      	movs	r3, #2
 800be30:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800be34:	e15b      	b.n	800c0ee <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800be36:	68bb      	ldr	r3, [r7, #8]
 800be38:	2b00      	cmp	r3, #0
 800be3a:	d005      	beq.n	800be48 <HAL_SPI_TransmitReceive+0x82>
 800be3c:	687b      	ldr	r3, [r7, #4]
 800be3e:	2b00      	cmp	r3, #0
 800be40:	d002      	beq.n	800be48 <HAL_SPI_TransmitReceive+0x82>
 800be42:	887b      	ldrh	r3, [r7, #2]
 800be44:	2b00      	cmp	r3, #0
 800be46:	d103      	bne.n	800be50 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800be48:	2301      	movs	r3, #1
 800be4a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800be4e:	e14e      	b.n	800c0ee <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800be50:	68fb      	ldr	r3, [r7, #12]
 800be52:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800be56:	b2db      	uxtb	r3, r3
 800be58:	2b04      	cmp	r3, #4
 800be5a:	d003      	beq.n	800be64 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800be5c:	68fb      	ldr	r3, [r7, #12]
 800be5e:	2205      	movs	r2, #5
 800be60:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800be64:	68fb      	ldr	r3, [r7, #12]
 800be66:	2200      	movs	r2, #0
 800be68:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800be6a:	68fb      	ldr	r3, [r7, #12]
 800be6c:	687a      	ldr	r2, [r7, #4]
 800be6e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800be70:	68fb      	ldr	r3, [r7, #12]
 800be72:	887a      	ldrh	r2, [r7, #2]
 800be74:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800be76:	68fb      	ldr	r3, [r7, #12]
 800be78:	887a      	ldrh	r2, [r7, #2]
 800be7a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800be7c:	68fb      	ldr	r3, [r7, #12]
 800be7e:	68ba      	ldr	r2, [r7, #8]
 800be80:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800be82:	68fb      	ldr	r3, [r7, #12]
 800be84:	887a      	ldrh	r2, [r7, #2]
 800be86:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800be88:	68fb      	ldr	r3, [r7, #12]
 800be8a:	887a      	ldrh	r2, [r7, #2]
 800be8c:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800be8e:	68fb      	ldr	r3, [r7, #12]
 800be90:	2200      	movs	r2, #0
 800be92:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800be94:	68fb      	ldr	r3, [r7, #12]
 800be96:	2200      	movs	r2, #0
 800be98:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800be9a:	68fb      	ldr	r3, [r7, #12]
 800be9c:	681b      	ldr	r3, [r3, #0]
 800be9e:	681b      	ldr	r3, [r3, #0]
 800bea0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bea4:	2b40      	cmp	r3, #64	; 0x40
 800bea6:	d007      	beq.n	800beb8 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800bea8:	68fb      	ldr	r3, [r7, #12]
 800beaa:	681b      	ldr	r3, [r3, #0]
 800beac:	681a      	ldr	r2, [r3, #0]
 800beae:	68fb      	ldr	r3, [r7, #12]
 800beb0:	681b      	ldr	r3, [r3, #0]
 800beb2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800beb6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800beb8:	68fb      	ldr	r3, [r7, #12]
 800beba:	68db      	ldr	r3, [r3, #12]
 800bebc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800bec0:	d178      	bne.n	800bfb4 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800bec2:	68fb      	ldr	r3, [r7, #12]
 800bec4:	685b      	ldr	r3, [r3, #4]
 800bec6:	2b00      	cmp	r3, #0
 800bec8:	d002      	beq.n	800bed0 <HAL_SPI_TransmitReceive+0x10a>
 800beca:	8b7b      	ldrh	r3, [r7, #26]
 800becc:	2b01      	cmp	r3, #1
 800bece:	d166      	bne.n	800bf9e <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800bed0:	68fb      	ldr	r3, [r7, #12]
 800bed2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bed4:	881a      	ldrh	r2, [r3, #0]
 800bed6:	68fb      	ldr	r3, [r7, #12]
 800bed8:	681b      	ldr	r3, [r3, #0]
 800beda:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800bedc:	68fb      	ldr	r3, [r7, #12]
 800bede:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bee0:	1c9a      	adds	r2, r3, #2
 800bee2:	68fb      	ldr	r3, [r7, #12]
 800bee4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800bee6:	68fb      	ldr	r3, [r7, #12]
 800bee8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800beea:	b29b      	uxth	r3, r3
 800beec:	3b01      	subs	r3, #1
 800beee:	b29a      	uxth	r2, r3
 800bef0:	68fb      	ldr	r3, [r7, #12]
 800bef2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800bef4:	e053      	b.n	800bf9e <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800bef6:	68fb      	ldr	r3, [r7, #12]
 800bef8:	681b      	ldr	r3, [r3, #0]
 800befa:	689b      	ldr	r3, [r3, #8]
 800befc:	f003 0302 	and.w	r3, r3, #2
 800bf00:	2b02      	cmp	r3, #2
 800bf02:	d11b      	bne.n	800bf3c <HAL_SPI_TransmitReceive+0x176>
 800bf04:	68fb      	ldr	r3, [r7, #12]
 800bf06:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bf08:	b29b      	uxth	r3, r3
 800bf0a:	2b00      	cmp	r3, #0
 800bf0c:	d016      	beq.n	800bf3c <HAL_SPI_TransmitReceive+0x176>
 800bf0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bf10:	2b01      	cmp	r3, #1
 800bf12:	d113      	bne.n	800bf3c <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800bf14:	68fb      	ldr	r3, [r7, #12]
 800bf16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bf18:	881a      	ldrh	r2, [r3, #0]
 800bf1a:	68fb      	ldr	r3, [r7, #12]
 800bf1c:	681b      	ldr	r3, [r3, #0]
 800bf1e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800bf20:	68fb      	ldr	r3, [r7, #12]
 800bf22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bf24:	1c9a      	adds	r2, r3, #2
 800bf26:	68fb      	ldr	r3, [r7, #12]
 800bf28:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800bf2a:	68fb      	ldr	r3, [r7, #12]
 800bf2c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bf2e:	b29b      	uxth	r3, r3
 800bf30:	3b01      	subs	r3, #1
 800bf32:	b29a      	uxth	r2, r3
 800bf34:	68fb      	ldr	r3, [r7, #12]
 800bf36:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800bf38:	2300      	movs	r3, #0
 800bf3a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800bf3c:	68fb      	ldr	r3, [r7, #12]
 800bf3e:	681b      	ldr	r3, [r3, #0]
 800bf40:	689b      	ldr	r3, [r3, #8]
 800bf42:	f003 0301 	and.w	r3, r3, #1
 800bf46:	2b01      	cmp	r3, #1
 800bf48:	d119      	bne.n	800bf7e <HAL_SPI_TransmitReceive+0x1b8>
 800bf4a:	68fb      	ldr	r3, [r7, #12]
 800bf4c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bf4e:	b29b      	uxth	r3, r3
 800bf50:	2b00      	cmp	r3, #0
 800bf52:	d014      	beq.n	800bf7e <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800bf54:	68fb      	ldr	r3, [r7, #12]
 800bf56:	681b      	ldr	r3, [r3, #0]
 800bf58:	68da      	ldr	r2, [r3, #12]
 800bf5a:	68fb      	ldr	r3, [r7, #12]
 800bf5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bf5e:	b292      	uxth	r2, r2
 800bf60:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800bf62:	68fb      	ldr	r3, [r7, #12]
 800bf64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bf66:	1c9a      	adds	r2, r3, #2
 800bf68:	68fb      	ldr	r3, [r7, #12]
 800bf6a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800bf6c:	68fb      	ldr	r3, [r7, #12]
 800bf6e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bf70:	b29b      	uxth	r3, r3
 800bf72:	3b01      	subs	r3, #1
 800bf74:	b29a      	uxth	r2, r3
 800bf76:	68fb      	ldr	r3, [r7, #12]
 800bf78:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800bf7a:	2301      	movs	r3, #1
 800bf7c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800bf7e:	f7fb f87b 	bl	8007078 <HAL_GetTick>
 800bf82:	4602      	mov	r2, r0
 800bf84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bf86:	1ad3      	subs	r3, r2, r3
 800bf88:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800bf8a:	429a      	cmp	r2, r3
 800bf8c:	d807      	bhi.n	800bf9e <HAL_SPI_TransmitReceive+0x1d8>
 800bf8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bf90:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bf94:	d003      	beq.n	800bf9e <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800bf96:	2303      	movs	r3, #3
 800bf98:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800bf9c:	e0a7      	b.n	800c0ee <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800bf9e:	68fb      	ldr	r3, [r7, #12]
 800bfa0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bfa2:	b29b      	uxth	r3, r3
 800bfa4:	2b00      	cmp	r3, #0
 800bfa6:	d1a6      	bne.n	800bef6 <HAL_SPI_TransmitReceive+0x130>
 800bfa8:	68fb      	ldr	r3, [r7, #12]
 800bfaa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bfac:	b29b      	uxth	r3, r3
 800bfae:	2b00      	cmp	r3, #0
 800bfb0:	d1a1      	bne.n	800bef6 <HAL_SPI_TransmitReceive+0x130>
 800bfb2:	e07c      	b.n	800c0ae <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800bfb4:	68fb      	ldr	r3, [r7, #12]
 800bfb6:	685b      	ldr	r3, [r3, #4]
 800bfb8:	2b00      	cmp	r3, #0
 800bfba:	d002      	beq.n	800bfc2 <HAL_SPI_TransmitReceive+0x1fc>
 800bfbc:	8b7b      	ldrh	r3, [r7, #26]
 800bfbe:	2b01      	cmp	r3, #1
 800bfc0:	d16b      	bne.n	800c09a <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800bfc2:	68fb      	ldr	r3, [r7, #12]
 800bfc4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800bfc6:	68fb      	ldr	r3, [r7, #12]
 800bfc8:	681b      	ldr	r3, [r3, #0]
 800bfca:	330c      	adds	r3, #12
 800bfcc:	7812      	ldrb	r2, [r2, #0]
 800bfce:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800bfd0:	68fb      	ldr	r3, [r7, #12]
 800bfd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bfd4:	1c5a      	adds	r2, r3, #1
 800bfd6:	68fb      	ldr	r3, [r7, #12]
 800bfd8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800bfda:	68fb      	ldr	r3, [r7, #12]
 800bfdc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bfde:	b29b      	uxth	r3, r3
 800bfe0:	3b01      	subs	r3, #1
 800bfe2:	b29a      	uxth	r2, r3
 800bfe4:	68fb      	ldr	r3, [r7, #12]
 800bfe6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800bfe8:	e057      	b.n	800c09a <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800bfea:	68fb      	ldr	r3, [r7, #12]
 800bfec:	681b      	ldr	r3, [r3, #0]
 800bfee:	689b      	ldr	r3, [r3, #8]
 800bff0:	f003 0302 	and.w	r3, r3, #2
 800bff4:	2b02      	cmp	r3, #2
 800bff6:	d11c      	bne.n	800c032 <HAL_SPI_TransmitReceive+0x26c>
 800bff8:	68fb      	ldr	r3, [r7, #12]
 800bffa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bffc:	b29b      	uxth	r3, r3
 800bffe:	2b00      	cmp	r3, #0
 800c000:	d017      	beq.n	800c032 <HAL_SPI_TransmitReceive+0x26c>
 800c002:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c004:	2b01      	cmp	r3, #1
 800c006:	d114      	bne.n	800c032 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800c008:	68fb      	ldr	r3, [r7, #12]
 800c00a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c00c:	68fb      	ldr	r3, [r7, #12]
 800c00e:	681b      	ldr	r3, [r3, #0]
 800c010:	330c      	adds	r3, #12
 800c012:	7812      	ldrb	r2, [r2, #0]
 800c014:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800c016:	68fb      	ldr	r3, [r7, #12]
 800c018:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c01a:	1c5a      	adds	r2, r3, #1
 800c01c:	68fb      	ldr	r3, [r7, #12]
 800c01e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800c020:	68fb      	ldr	r3, [r7, #12]
 800c022:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c024:	b29b      	uxth	r3, r3
 800c026:	3b01      	subs	r3, #1
 800c028:	b29a      	uxth	r2, r3
 800c02a:	68fb      	ldr	r3, [r7, #12]
 800c02c:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800c02e:	2300      	movs	r3, #0
 800c030:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800c032:	68fb      	ldr	r3, [r7, #12]
 800c034:	681b      	ldr	r3, [r3, #0]
 800c036:	689b      	ldr	r3, [r3, #8]
 800c038:	f003 0301 	and.w	r3, r3, #1
 800c03c:	2b01      	cmp	r3, #1
 800c03e:	d119      	bne.n	800c074 <HAL_SPI_TransmitReceive+0x2ae>
 800c040:	68fb      	ldr	r3, [r7, #12]
 800c042:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c044:	b29b      	uxth	r3, r3
 800c046:	2b00      	cmp	r3, #0
 800c048:	d014      	beq.n	800c074 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800c04a:	68fb      	ldr	r3, [r7, #12]
 800c04c:	681b      	ldr	r3, [r3, #0]
 800c04e:	68da      	ldr	r2, [r3, #12]
 800c050:	68fb      	ldr	r3, [r7, #12]
 800c052:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c054:	b2d2      	uxtb	r2, r2
 800c056:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800c058:	68fb      	ldr	r3, [r7, #12]
 800c05a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c05c:	1c5a      	adds	r2, r3, #1
 800c05e:	68fb      	ldr	r3, [r7, #12]
 800c060:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800c062:	68fb      	ldr	r3, [r7, #12]
 800c064:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c066:	b29b      	uxth	r3, r3
 800c068:	3b01      	subs	r3, #1
 800c06a:	b29a      	uxth	r2, r3
 800c06c:	68fb      	ldr	r3, [r7, #12]
 800c06e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800c070:	2301      	movs	r3, #1
 800c072:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800c074:	f7fb f800 	bl	8007078 <HAL_GetTick>
 800c078:	4602      	mov	r2, r0
 800c07a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c07c:	1ad3      	subs	r3, r2, r3
 800c07e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c080:	429a      	cmp	r2, r3
 800c082:	d803      	bhi.n	800c08c <HAL_SPI_TransmitReceive+0x2c6>
 800c084:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c086:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c08a:	d102      	bne.n	800c092 <HAL_SPI_TransmitReceive+0x2cc>
 800c08c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c08e:	2b00      	cmp	r3, #0
 800c090:	d103      	bne.n	800c09a <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800c092:	2303      	movs	r3, #3
 800c094:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800c098:	e029      	b.n	800c0ee <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c09a:	68fb      	ldr	r3, [r7, #12]
 800c09c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c09e:	b29b      	uxth	r3, r3
 800c0a0:	2b00      	cmp	r3, #0
 800c0a2:	d1a2      	bne.n	800bfea <HAL_SPI_TransmitReceive+0x224>
 800c0a4:	68fb      	ldr	r3, [r7, #12]
 800c0a6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c0a8:	b29b      	uxth	r3, r3
 800c0aa:	2b00      	cmp	r3, #0
 800c0ac:	d19d      	bne.n	800bfea <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800c0ae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c0b0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800c0b2:	68f8      	ldr	r0, [r7, #12]
 800c0b4:	f000 f8f8 	bl	800c2a8 <SPI_EndRxTxTransaction>
 800c0b8:	4603      	mov	r3, r0
 800c0ba:	2b00      	cmp	r3, #0
 800c0bc:	d006      	beq.n	800c0cc <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800c0be:	2301      	movs	r3, #1
 800c0c0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800c0c4:	68fb      	ldr	r3, [r7, #12]
 800c0c6:	2220      	movs	r2, #32
 800c0c8:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800c0ca:	e010      	b.n	800c0ee <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800c0cc:	68fb      	ldr	r3, [r7, #12]
 800c0ce:	689b      	ldr	r3, [r3, #8]
 800c0d0:	2b00      	cmp	r3, #0
 800c0d2:	d10b      	bne.n	800c0ec <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c0d4:	2300      	movs	r3, #0
 800c0d6:	617b      	str	r3, [r7, #20]
 800c0d8:	68fb      	ldr	r3, [r7, #12]
 800c0da:	681b      	ldr	r3, [r3, #0]
 800c0dc:	68db      	ldr	r3, [r3, #12]
 800c0de:	617b      	str	r3, [r7, #20]
 800c0e0:	68fb      	ldr	r3, [r7, #12]
 800c0e2:	681b      	ldr	r3, [r3, #0]
 800c0e4:	689b      	ldr	r3, [r3, #8]
 800c0e6:	617b      	str	r3, [r7, #20]
 800c0e8:	697b      	ldr	r3, [r7, #20]
 800c0ea:	e000      	b.n	800c0ee <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800c0ec:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800c0ee:	68fb      	ldr	r3, [r7, #12]
 800c0f0:	2201      	movs	r2, #1
 800c0f2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800c0f6:	68fb      	ldr	r3, [r7, #12]
 800c0f8:	2200      	movs	r2, #0
 800c0fa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800c0fe:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800c102:	4618      	mov	r0, r3
 800c104:	3730      	adds	r7, #48	; 0x30
 800c106:	46bd      	mov	sp, r7
 800c108:	bd80      	pop	{r7, pc}

0800c10a <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800c10a:	b580      	push	{r7, lr}
 800c10c:	b084      	sub	sp, #16
 800c10e:	af00      	add	r7, sp, #0
 800c110:	60f8      	str	r0, [r7, #12]
 800c112:	60b9      	str	r1, [r7, #8]
 800c114:	603b      	str	r3, [r7, #0]
 800c116:	4613      	mov	r3, r2
 800c118:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800c11a:	e04c      	b.n	800c1b6 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 800c11c:	683b      	ldr	r3, [r7, #0]
 800c11e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c122:	d048      	beq.n	800c1b6 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800c124:	f7fa ffa8 	bl	8007078 <HAL_GetTick>
 800c128:	4602      	mov	r2, r0
 800c12a:	69bb      	ldr	r3, [r7, #24]
 800c12c:	1ad3      	subs	r3, r2, r3
 800c12e:	683a      	ldr	r2, [r7, #0]
 800c130:	429a      	cmp	r2, r3
 800c132:	d902      	bls.n	800c13a <SPI_WaitFlagStateUntilTimeout+0x30>
 800c134:	683b      	ldr	r3, [r7, #0]
 800c136:	2b00      	cmp	r3, #0
 800c138:	d13d      	bne.n	800c1b6 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800c13a:	68fb      	ldr	r3, [r7, #12]
 800c13c:	681b      	ldr	r3, [r3, #0]
 800c13e:	685a      	ldr	r2, [r3, #4]
 800c140:	68fb      	ldr	r3, [r7, #12]
 800c142:	681b      	ldr	r3, [r3, #0]
 800c144:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800c148:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c14a:	68fb      	ldr	r3, [r7, #12]
 800c14c:	685b      	ldr	r3, [r3, #4]
 800c14e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c152:	d111      	bne.n	800c178 <SPI_WaitFlagStateUntilTimeout+0x6e>
 800c154:	68fb      	ldr	r3, [r7, #12]
 800c156:	689b      	ldr	r3, [r3, #8]
 800c158:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c15c:	d004      	beq.n	800c168 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800c15e:	68fb      	ldr	r3, [r7, #12]
 800c160:	689b      	ldr	r3, [r3, #8]
 800c162:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c166:	d107      	bne.n	800c178 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800c168:	68fb      	ldr	r3, [r7, #12]
 800c16a:	681b      	ldr	r3, [r3, #0]
 800c16c:	681a      	ldr	r2, [r3, #0]
 800c16e:	68fb      	ldr	r3, [r7, #12]
 800c170:	681b      	ldr	r3, [r3, #0]
 800c172:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c176:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800c178:	68fb      	ldr	r3, [r7, #12]
 800c17a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c17c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c180:	d10f      	bne.n	800c1a2 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800c182:	68fb      	ldr	r3, [r7, #12]
 800c184:	681b      	ldr	r3, [r3, #0]
 800c186:	681a      	ldr	r2, [r3, #0]
 800c188:	68fb      	ldr	r3, [r7, #12]
 800c18a:	681b      	ldr	r3, [r3, #0]
 800c18c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800c190:	601a      	str	r2, [r3, #0]
 800c192:	68fb      	ldr	r3, [r7, #12]
 800c194:	681b      	ldr	r3, [r3, #0]
 800c196:	681a      	ldr	r2, [r3, #0]
 800c198:	68fb      	ldr	r3, [r7, #12]
 800c19a:	681b      	ldr	r3, [r3, #0]
 800c19c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800c1a0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800c1a2:	68fb      	ldr	r3, [r7, #12]
 800c1a4:	2201      	movs	r2, #1
 800c1a6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800c1aa:	68fb      	ldr	r3, [r7, #12]
 800c1ac:	2200      	movs	r2, #0
 800c1ae:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800c1b2:	2303      	movs	r3, #3
 800c1b4:	e00f      	b.n	800c1d6 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800c1b6:	68fb      	ldr	r3, [r7, #12]
 800c1b8:	681b      	ldr	r3, [r3, #0]
 800c1ba:	689a      	ldr	r2, [r3, #8]
 800c1bc:	68bb      	ldr	r3, [r7, #8]
 800c1be:	4013      	ands	r3, r2
 800c1c0:	68ba      	ldr	r2, [r7, #8]
 800c1c2:	429a      	cmp	r2, r3
 800c1c4:	bf0c      	ite	eq
 800c1c6:	2301      	moveq	r3, #1
 800c1c8:	2300      	movne	r3, #0
 800c1ca:	b2db      	uxtb	r3, r3
 800c1cc:	461a      	mov	r2, r3
 800c1ce:	79fb      	ldrb	r3, [r7, #7]
 800c1d0:	429a      	cmp	r2, r3
 800c1d2:	d1a3      	bne.n	800c11c <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800c1d4:	2300      	movs	r3, #0
}
 800c1d6:	4618      	mov	r0, r3
 800c1d8:	3710      	adds	r7, #16
 800c1da:	46bd      	mov	sp, r7
 800c1dc:	bd80      	pop	{r7, pc}

0800c1de <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800c1de:	b580      	push	{r7, lr}
 800c1e0:	b086      	sub	sp, #24
 800c1e2:	af02      	add	r7, sp, #8
 800c1e4:	60f8      	str	r0, [r7, #12]
 800c1e6:	60b9      	str	r1, [r7, #8]
 800c1e8:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c1ea:	68fb      	ldr	r3, [r7, #12]
 800c1ec:	685b      	ldr	r3, [r3, #4]
 800c1ee:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c1f2:	d111      	bne.n	800c218 <SPI_EndRxTransaction+0x3a>
 800c1f4:	68fb      	ldr	r3, [r7, #12]
 800c1f6:	689b      	ldr	r3, [r3, #8]
 800c1f8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c1fc:	d004      	beq.n	800c208 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800c1fe:	68fb      	ldr	r3, [r7, #12]
 800c200:	689b      	ldr	r3, [r3, #8]
 800c202:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c206:	d107      	bne.n	800c218 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800c208:	68fb      	ldr	r3, [r7, #12]
 800c20a:	681b      	ldr	r3, [r3, #0]
 800c20c:	681a      	ldr	r2, [r3, #0]
 800c20e:	68fb      	ldr	r3, [r7, #12]
 800c210:	681b      	ldr	r3, [r3, #0]
 800c212:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c216:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800c218:	68fb      	ldr	r3, [r7, #12]
 800c21a:	685b      	ldr	r3, [r3, #4]
 800c21c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c220:	d12a      	bne.n	800c278 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800c222:	68fb      	ldr	r3, [r7, #12]
 800c224:	689b      	ldr	r3, [r3, #8]
 800c226:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c22a:	d012      	beq.n	800c252 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800c22c:	687b      	ldr	r3, [r7, #4]
 800c22e:	9300      	str	r3, [sp, #0]
 800c230:	68bb      	ldr	r3, [r7, #8]
 800c232:	2200      	movs	r2, #0
 800c234:	2180      	movs	r1, #128	; 0x80
 800c236:	68f8      	ldr	r0, [r7, #12]
 800c238:	f7ff ff67 	bl	800c10a <SPI_WaitFlagStateUntilTimeout>
 800c23c:	4603      	mov	r3, r0
 800c23e:	2b00      	cmp	r3, #0
 800c240:	d02d      	beq.n	800c29e <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c242:	68fb      	ldr	r3, [r7, #12]
 800c244:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c246:	f043 0220 	orr.w	r2, r3, #32
 800c24a:	68fb      	ldr	r3, [r7, #12]
 800c24c:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800c24e:	2303      	movs	r3, #3
 800c250:	e026      	b.n	800c2a0 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800c252:	687b      	ldr	r3, [r7, #4]
 800c254:	9300      	str	r3, [sp, #0]
 800c256:	68bb      	ldr	r3, [r7, #8]
 800c258:	2200      	movs	r2, #0
 800c25a:	2101      	movs	r1, #1
 800c25c:	68f8      	ldr	r0, [r7, #12]
 800c25e:	f7ff ff54 	bl	800c10a <SPI_WaitFlagStateUntilTimeout>
 800c262:	4603      	mov	r3, r0
 800c264:	2b00      	cmp	r3, #0
 800c266:	d01a      	beq.n	800c29e <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c268:	68fb      	ldr	r3, [r7, #12]
 800c26a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c26c:	f043 0220 	orr.w	r2, r3, #32
 800c270:	68fb      	ldr	r3, [r7, #12]
 800c272:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800c274:	2303      	movs	r3, #3
 800c276:	e013      	b.n	800c2a0 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800c278:	687b      	ldr	r3, [r7, #4]
 800c27a:	9300      	str	r3, [sp, #0]
 800c27c:	68bb      	ldr	r3, [r7, #8]
 800c27e:	2200      	movs	r2, #0
 800c280:	2101      	movs	r1, #1
 800c282:	68f8      	ldr	r0, [r7, #12]
 800c284:	f7ff ff41 	bl	800c10a <SPI_WaitFlagStateUntilTimeout>
 800c288:	4603      	mov	r3, r0
 800c28a:	2b00      	cmp	r3, #0
 800c28c:	d007      	beq.n	800c29e <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c28e:	68fb      	ldr	r3, [r7, #12]
 800c290:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c292:	f043 0220 	orr.w	r2, r3, #32
 800c296:	68fb      	ldr	r3, [r7, #12]
 800c298:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800c29a:	2303      	movs	r3, #3
 800c29c:	e000      	b.n	800c2a0 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800c29e:	2300      	movs	r3, #0
}
 800c2a0:	4618      	mov	r0, r3
 800c2a2:	3710      	adds	r7, #16
 800c2a4:	46bd      	mov	sp, r7
 800c2a6:	bd80      	pop	{r7, pc}

0800c2a8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800c2a8:	b580      	push	{r7, lr}
 800c2aa:	b088      	sub	sp, #32
 800c2ac:	af02      	add	r7, sp, #8
 800c2ae:	60f8      	str	r0, [r7, #12]
 800c2b0:	60b9      	str	r1, [r7, #8]
 800c2b2:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800c2b4:	4b1b      	ldr	r3, [pc, #108]	; (800c324 <SPI_EndRxTxTransaction+0x7c>)
 800c2b6:	681b      	ldr	r3, [r3, #0]
 800c2b8:	4a1b      	ldr	r2, [pc, #108]	; (800c328 <SPI_EndRxTxTransaction+0x80>)
 800c2ba:	fba2 2303 	umull	r2, r3, r2, r3
 800c2be:	0d5b      	lsrs	r3, r3, #21
 800c2c0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800c2c4:	fb02 f303 	mul.w	r3, r2, r3
 800c2c8:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800c2ca:	68fb      	ldr	r3, [r7, #12]
 800c2cc:	685b      	ldr	r3, [r3, #4]
 800c2ce:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c2d2:	d112      	bne.n	800c2fa <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800c2d4:	687b      	ldr	r3, [r7, #4]
 800c2d6:	9300      	str	r3, [sp, #0]
 800c2d8:	68bb      	ldr	r3, [r7, #8]
 800c2da:	2200      	movs	r2, #0
 800c2dc:	2180      	movs	r1, #128	; 0x80
 800c2de:	68f8      	ldr	r0, [r7, #12]
 800c2e0:	f7ff ff13 	bl	800c10a <SPI_WaitFlagStateUntilTimeout>
 800c2e4:	4603      	mov	r3, r0
 800c2e6:	2b00      	cmp	r3, #0
 800c2e8:	d016      	beq.n	800c318 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c2ea:	68fb      	ldr	r3, [r7, #12]
 800c2ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c2ee:	f043 0220 	orr.w	r2, r3, #32
 800c2f2:	68fb      	ldr	r3, [r7, #12]
 800c2f4:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800c2f6:	2303      	movs	r3, #3
 800c2f8:	e00f      	b.n	800c31a <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800c2fa:	697b      	ldr	r3, [r7, #20]
 800c2fc:	2b00      	cmp	r3, #0
 800c2fe:	d00a      	beq.n	800c316 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800c300:	697b      	ldr	r3, [r7, #20]
 800c302:	3b01      	subs	r3, #1
 800c304:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800c306:	68fb      	ldr	r3, [r7, #12]
 800c308:	681b      	ldr	r3, [r3, #0]
 800c30a:	689b      	ldr	r3, [r3, #8]
 800c30c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c310:	2b80      	cmp	r3, #128	; 0x80
 800c312:	d0f2      	beq.n	800c2fa <SPI_EndRxTxTransaction+0x52>
 800c314:	e000      	b.n	800c318 <SPI_EndRxTxTransaction+0x70>
        break;
 800c316:	bf00      	nop
  }

  return HAL_OK;
 800c318:	2300      	movs	r3, #0
}
 800c31a:	4618      	mov	r0, r3
 800c31c:	3718      	adds	r7, #24
 800c31e:	46bd      	mov	sp, r7
 800c320:	bd80      	pop	{r7, pc}
 800c322:	bf00      	nop
 800c324:	20000000 	.word	0x20000000
 800c328:	165e9f81 	.word	0x165e9f81

0800c32c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800c32c:	b580      	push	{r7, lr}
 800c32e:	b082      	sub	sp, #8
 800c330:	af00      	add	r7, sp, #0
 800c332:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c334:	687b      	ldr	r3, [r7, #4]
 800c336:	2b00      	cmp	r3, #0
 800c338:	d101      	bne.n	800c33e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800c33a:	2301      	movs	r3, #1
 800c33c:	e01d      	b.n	800c37a <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c33e:	687b      	ldr	r3, [r7, #4]
 800c340:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c344:	b2db      	uxtb	r3, r3
 800c346:	2b00      	cmp	r3, #0
 800c348:	d106      	bne.n	800c358 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c34a:	687b      	ldr	r3, [r7, #4]
 800c34c:	2200      	movs	r2, #0
 800c34e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800c352:	6878      	ldr	r0, [r7, #4]
 800c354:	f7f8 ffd2 	bl	80052fc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c358:	687b      	ldr	r3, [r7, #4]
 800c35a:	2202      	movs	r2, #2
 800c35c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c360:	687b      	ldr	r3, [r7, #4]
 800c362:	681a      	ldr	r2, [r3, #0]
 800c364:	687b      	ldr	r3, [r7, #4]
 800c366:	3304      	adds	r3, #4
 800c368:	4619      	mov	r1, r3
 800c36a:	4610      	mov	r0, r2
 800c36c:	f000 fb56 	bl	800ca1c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c370:	687b      	ldr	r3, [r7, #4]
 800c372:	2201      	movs	r2, #1
 800c374:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800c378:	2300      	movs	r3, #0
}
 800c37a:	4618      	mov	r0, r3
 800c37c:	3708      	adds	r7, #8
 800c37e:	46bd      	mov	sp, r7
 800c380:	bd80      	pop	{r7, pc}

0800c382 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800c382:	b480      	push	{r7}
 800c384:	b085      	sub	sp, #20
 800c386:	af00      	add	r7, sp, #0
 800c388:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800c38a:	687b      	ldr	r3, [r7, #4]
 800c38c:	681b      	ldr	r3, [r3, #0]
 800c38e:	68da      	ldr	r2, [r3, #12]
 800c390:	687b      	ldr	r3, [r7, #4]
 800c392:	681b      	ldr	r3, [r3, #0]
 800c394:	f042 0201 	orr.w	r2, r2, #1
 800c398:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c39a:	687b      	ldr	r3, [r7, #4]
 800c39c:	681b      	ldr	r3, [r3, #0]
 800c39e:	689b      	ldr	r3, [r3, #8]
 800c3a0:	f003 0307 	and.w	r3, r3, #7
 800c3a4:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c3a6:	68fb      	ldr	r3, [r7, #12]
 800c3a8:	2b06      	cmp	r3, #6
 800c3aa:	d007      	beq.n	800c3bc <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800c3ac:	687b      	ldr	r3, [r7, #4]
 800c3ae:	681b      	ldr	r3, [r3, #0]
 800c3b0:	681a      	ldr	r2, [r3, #0]
 800c3b2:	687b      	ldr	r3, [r7, #4]
 800c3b4:	681b      	ldr	r3, [r3, #0]
 800c3b6:	f042 0201 	orr.w	r2, r2, #1
 800c3ba:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800c3bc:	2300      	movs	r3, #0
}
 800c3be:	4618      	mov	r0, r3
 800c3c0:	3714      	adds	r7, #20
 800c3c2:	46bd      	mov	sp, r7
 800c3c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3c8:	4770      	bx	lr

0800c3ca <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800c3ca:	b580      	push	{r7, lr}
 800c3cc:	b082      	sub	sp, #8
 800c3ce:	af00      	add	r7, sp, #0
 800c3d0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c3d2:	687b      	ldr	r3, [r7, #4]
 800c3d4:	2b00      	cmp	r3, #0
 800c3d6:	d101      	bne.n	800c3dc <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800c3d8:	2301      	movs	r3, #1
 800c3da:	e01d      	b.n	800c418 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c3dc:	687b      	ldr	r3, [r7, #4]
 800c3de:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c3e2:	b2db      	uxtb	r3, r3
 800c3e4:	2b00      	cmp	r3, #0
 800c3e6:	d106      	bne.n	800c3f6 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c3e8:	687b      	ldr	r3, [r7, #4]
 800c3ea:	2200      	movs	r2, #0
 800c3ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800c3f0:	6878      	ldr	r0, [r7, #4]
 800c3f2:	f7f8 ff0f 	bl	8005214 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c3f6:	687b      	ldr	r3, [r7, #4]
 800c3f8:	2202      	movs	r2, #2
 800c3fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c3fe:	687b      	ldr	r3, [r7, #4]
 800c400:	681a      	ldr	r2, [r3, #0]
 800c402:	687b      	ldr	r3, [r7, #4]
 800c404:	3304      	adds	r3, #4
 800c406:	4619      	mov	r1, r3
 800c408:	4610      	mov	r0, r2
 800c40a:	f000 fb07 	bl	800ca1c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c40e:	687b      	ldr	r3, [r7, #4]
 800c410:	2201      	movs	r2, #1
 800c412:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800c416:	2300      	movs	r3, #0
}
 800c418:	4618      	mov	r0, r3
 800c41a:	3708      	adds	r7, #8
 800c41c:	46bd      	mov	sp, r7
 800c41e:	bd80      	pop	{r7, pc}

0800c420 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800c420:	b580      	push	{r7, lr}
 800c422:	b084      	sub	sp, #16
 800c424:	af00      	add	r7, sp, #0
 800c426:	6078      	str	r0, [r7, #4]
 800c428:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800c42a:	687b      	ldr	r3, [r7, #4]
 800c42c:	681b      	ldr	r3, [r3, #0]
 800c42e:	2201      	movs	r2, #1
 800c430:	6839      	ldr	r1, [r7, #0]
 800c432:	4618      	mov	r0, r3
 800c434:	f000 fd42 	bl	800cebc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800c438:	687b      	ldr	r3, [r7, #4]
 800c43a:	681b      	ldr	r3, [r3, #0]
 800c43c:	4a15      	ldr	r2, [pc, #84]	; (800c494 <HAL_TIM_PWM_Start+0x74>)
 800c43e:	4293      	cmp	r3, r2
 800c440:	d004      	beq.n	800c44c <HAL_TIM_PWM_Start+0x2c>
 800c442:	687b      	ldr	r3, [r7, #4]
 800c444:	681b      	ldr	r3, [r3, #0]
 800c446:	4a14      	ldr	r2, [pc, #80]	; (800c498 <HAL_TIM_PWM_Start+0x78>)
 800c448:	4293      	cmp	r3, r2
 800c44a:	d101      	bne.n	800c450 <HAL_TIM_PWM_Start+0x30>
 800c44c:	2301      	movs	r3, #1
 800c44e:	e000      	b.n	800c452 <HAL_TIM_PWM_Start+0x32>
 800c450:	2300      	movs	r3, #0
 800c452:	2b00      	cmp	r3, #0
 800c454:	d007      	beq.n	800c466 <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800c456:	687b      	ldr	r3, [r7, #4]
 800c458:	681b      	ldr	r3, [r3, #0]
 800c45a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c45c:	687b      	ldr	r3, [r7, #4]
 800c45e:	681b      	ldr	r3, [r3, #0]
 800c460:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800c464:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c466:	687b      	ldr	r3, [r7, #4]
 800c468:	681b      	ldr	r3, [r3, #0]
 800c46a:	689b      	ldr	r3, [r3, #8]
 800c46c:	f003 0307 	and.w	r3, r3, #7
 800c470:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c472:	68fb      	ldr	r3, [r7, #12]
 800c474:	2b06      	cmp	r3, #6
 800c476:	d007      	beq.n	800c488 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 800c478:	687b      	ldr	r3, [r7, #4]
 800c47a:	681b      	ldr	r3, [r3, #0]
 800c47c:	681a      	ldr	r2, [r3, #0]
 800c47e:	687b      	ldr	r3, [r7, #4]
 800c480:	681b      	ldr	r3, [r3, #0]
 800c482:	f042 0201 	orr.w	r2, r2, #1
 800c486:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800c488:	2300      	movs	r3, #0
}
 800c48a:	4618      	mov	r0, r3
 800c48c:	3710      	adds	r7, #16
 800c48e:	46bd      	mov	sp, r7
 800c490:	bd80      	pop	{r7, pc}
 800c492:	bf00      	nop
 800c494:	40010000 	.word	0x40010000
 800c498:	40010400 	.word	0x40010400

0800c49c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 800c49c:	b580      	push	{r7, lr}
 800c49e:	b086      	sub	sp, #24
 800c4a0:	af00      	add	r7, sp, #0
 800c4a2:	6078      	str	r0, [r7, #4]
 800c4a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c4a6:	687b      	ldr	r3, [r7, #4]
 800c4a8:	2b00      	cmp	r3, #0
 800c4aa:	d101      	bne.n	800c4b0 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800c4ac:	2301      	movs	r3, #1
 800c4ae:	e083      	b.n	800c5b8 <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c4b0:	687b      	ldr	r3, [r7, #4]
 800c4b2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c4b6:	b2db      	uxtb	r3, r3
 800c4b8:	2b00      	cmp	r3, #0
 800c4ba:	d106      	bne.n	800c4ca <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c4bc:	687b      	ldr	r3, [r7, #4]
 800c4be:	2200      	movs	r2, #0
 800c4c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800c4c4:	6878      	ldr	r0, [r7, #4]
 800c4c6:	f7f8 ffa9 	bl	800541c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c4ca:	687b      	ldr	r3, [r7, #4]
 800c4cc:	2202      	movs	r2, #2
 800c4ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800c4d2:	687b      	ldr	r3, [r7, #4]
 800c4d4:	681b      	ldr	r3, [r3, #0]
 800c4d6:	689b      	ldr	r3, [r3, #8]
 800c4d8:	687a      	ldr	r2, [r7, #4]
 800c4da:	6812      	ldr	r2, [r2, #0]
 800c4dc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800c4e0:	f023 0307 	bic.w	r3, r3, #7
 800c4e4:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c4e6:	687b      	ldr	r3, [r7, #4]
 800c4e8:	681a      	ldr	r2, [r3, #0]
 800c4ea:	687b      	ldr	r3, [r7, #4]
 800c4ec:	3304      	adds	r3, #4
 800c4ee:	4619      	mov	r1, r3
 800c4f0:	4610      	mov	r0, r2
 800c4f2:	f000 fa93 	bl	800ca1c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800c4f6:	687b      	ldr	r3, [r7, #4]
 800c4f8:	681b      	ldr	r3, [r3, #0]
 800c4fa:	689b      	ldr	r3, [r3, #8]
 800c4fc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800c4fe:	687b      	ldr	r3, [r7, #4]
 800c500:	681b      	ldr	r3, [r3, #0]
 800c502:	699b      	ldr	r3, [r3, #24]
 800c504:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800c506:	687b      	ldr	r3, [r7, #4]
 800c508:	681b      	ldr	r3, [r3, #0]
 800c50a:	6a1b      	ldr	r3, [r3, #32]
 800c50c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800c50e:	683b      	ldr	r3, [r7, #0]
 800c510:	681b      	ldr	r3, [r3, #0]
 800c512:	697a      	ldr	r2, [r7, #20]
 800c514:	4313      	orrs	r3, r2
 800c516:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800c518:	693b      	ldr	r3, [r7, #16]
 800c51a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c51e:	f023 0303 	bic.w	r3, r3, #3
 800c522:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800c524:	683b      	ldr	r3, [r7, #0]
 800c526:	689a      	ldr	r2, [r3, #8]
 800c528:	683b      	ldr	r3, [r7, #0]
 800c52a:	699b      	ldr	r3, [r3, #24]
 800c52c:	021b      	lsls	r3, r3, #8
 800c52e:	4313      	orrs	r3, r2
 800c530:	693a      	ldr	r2, [r7, #16]
 800c532:	4313      	orrs	r3, r2
 800c534:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800c536:	693b      	ldr	r3, [r7, #16]
 800c538:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800c53c:	f023 030c 	bic.w	r3, r3, #12
 800c540:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800c542:	693b      	ldr	r3, [r7, #16]
 800c544:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800c548:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800c54c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800c54e:	683b      	ldr	r3, [r7, #0]
 800c550:	68da      	ldr	r2, [r3, #12]
 800c552:	683b      	ldr	r3, [r7, #0]
 800c554:	69db      	ldr	r3, [r3, #28]
 800c556:	021b      	lsls	r3, r3, #8
 800c558:	4313      	orrs	r3, r2
 800c55a:	693a      	ldr	r2, [r7, #16]
 800c55c:	4313      	orrs	r3, r2
 800c55e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800c560:	683b      	ldr	r3, [r7, #0]
 800c562:	691b      	ldr	r3, [r3, #16]
 800c564:	011a      	lsls	r2, r3, #4
 800c566:	683b      	ldr	r3, [r7, #0]
 800c568:	6a1b      	ldr	r3, [r3, #32]
 800c56a:	031b      	lsls	r3, r3, #12
 800c56c:	4313      	orrs	r3, r2
 800c56e:	693a      	ldr	r2, [r7, #16]
 800c570:	4313      	orrs	r3, r2
 800c572:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800c574:	68fb      	ldr	r3, [r7, #12]
 800c576:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800c57a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800c57c:	68fb      	ldr	r3, [r7, #12]
 800c57e:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800c582:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800c584:	683b      	ldr	r3, [r7, #0]
 800c586:	685a      	ldr	r2, [r3, #4]
 800c588:	683b      	ldr	r3, [r7, #0]
 800c58a:	695b      	ldr	r3, [r3, #20]
 800c58c:	011b      	lsls	r3, r3, #4
 800c58e:	4313      	orrs	r3, r2
 800c590:	68fa      	ldr	r2, [r7, #12]
 800c592:	4313      	orrs	r3, r2
 800c594:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800c596:	687b      	ldr	r3, [r7, #4]
 800c598:	681b      	ldr	r3, [r3, #0]
 800c59a:	697a      	ldr	r2, [r7, #20]
 800c59c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800c59e:	687b      	ldr	r3, [r7, #4]
 800c5a0:	681b      	ldr	r3, [r3, #0]
 800c5a2:	693a      	ldr	r2, [r7, #16]
 800c5a4:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800c5a6:	687b      	ldr	r3, [r7, #4]
 800c5a8:	681b      	ldr	r3, [r3, #0]
 800c5aa:	68fa      	ldr	r2, [r7, #12]
 800c5ac:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c5ae:	687b      	ldr	r3, [r7, #4]
 800c5b0:	2201      	movs	r2, #1
 800c5b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800c5b6:	2300      	movs	r3, #0
}
 800c5b8:	4618      	mov	r0, r3
 800c5ba:	3718      	adds	r7, #24
 800c5bc:	46bd      	mov	sp, r7
 800c5be:	bd80      	pop	{r7, pc}

0800c5c0 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800c5c0:	b580      	push	{r7, lr}
 800c5c2:	b082      	sub	sp, #8
 800c5c4:	af00      	add	r7, sp, #0
 800c5c6:	6078      	str	r0, [r7, #4]
 800c5c8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 800c5ca:	683b      	ldr	r3, [r7, #0]
 800c5cc:	2b00      	cmp	r3, #0
 800c5ce:	d002      	beq.n	800c5d6 <HAL_TIM_Encoder_Start+0x16>
 800c5d0:	2b04      	cmp	r3, #4
 800c5d2:	d008      	beq.n	800c5e6 <HAL_TIM_Encoder_Start+0x26>
 800c5d4:	e00f      	b.n	800c5f6 <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800c5d6:	687b      	ldr	r3, [r7, #4]
 800c5d8:	681b      	ldr	r3, [r3, #0]
 800c5da:	2201      	movs	r2, #1
 800c5dc:	2100      	movs	r1, #0
 800c5de:	4618      	mov	r0, r3
 800c5e0:	f000 fc6c 	bl	800cebc <TIM_CCxChannelCmd>
      break;
 800c5e4:	e016      	b.n	800c614 <HAL_TIM_Encoder_Start+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800c5e6:	687b      	ldr	r3, [r7, #4]
 800c5e8:	681b      	ldr	r3, [r3, #0]
 800c5ea:	2201      	movs	r2, #1
 800c5ec:	2104      	movs	r1, #4
 800c5ee:	4618      	mov	r0, r3
 800c5f0:	f000 fc64 	bl	800cebc <TIM_CCxChannelCmd>
      break;
 800c5f4:	e00e      	b.n	800c614 <HAL_TIM_Encoder_Start+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800c5f6:	687b      	ldr	r3, [r7, #4]
 800c5f8:	681b      	ldr	r3, [r3, #0]
 800c5fa:	2201      	movs	r2, #1
 800c5fc:	2100      	movs	r1, #0
 800c5fe:	4618      	mov	r0, r3
 800c600:	f000 fc5c 	bl	800cebc <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800c604:	687b      	ldr	r3, [r7, #4]
 800c606:	681b      	ldr	r3, [r3, #0]
 800c608:	2201      	movs	r2, #1
 800c60a:	2104      	movs	r1, #4
 800c60c:	4618      	mov	r0, r3
 800c60e:	f000 fc55 	bl	800cebc <TIM_CCxChannelCmd>
      break;
 800c612:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800c614:	687b      	ldr	r3, [r7, #4]
 800c616:	681b      	ldr	r3, [r3, #0]
 800c618:	681a      	ldr	r2, [r3, #0]
 800c61a:	687b      	ldr	r3, [r7, #4]
 800c61c:	681b      	ldr	r3, [r3, #0]
 800c61e:	f042 0201 	orr.w	r2, r2, #1
 800c622:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800c624:	2300      	movs	r3, #0
}
 800c626:	4618      	mov	r0, r3
 800c628:	3708      	adds	r7, #8
 800c62a:	46bd      	mov	sp, r7
 800c62c:	bd80      	pop	{r7, pc}

0800c62e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800c62e:	b580      	push	{r7, lr}
 800c630:	b082      	sub	sp, #8
 800c632:	af00      	add	r7, sp, #0
 800c634:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800c636:	687b      	ldr	r3, [r7, #4]
 800c638:	681b      	ldr	r3, [r3, #0]
 800c63a:	691b      	ldr	r3, [r3, #16]
 800c63c:	f003 0302 	and.w	r3, r3, #2
 800c640:	2b02      	cmp	r3, #2
 800c642:	d122      	bne.n	800c68a <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800c644:	687b      	ldr	r3, [r7, #4]
 800c646:	681b      	ldr	r3, [r3, #0]
 800c648:	68db      	ldr	r3, [r3, #12]
 800c64a:	f003 0302 	and.w	r3, r3, #2
 800c64e:	2b02      	cmp	r3, #2
 800c650:	d11b      	bne.n	800c68a <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800c652:	687b      	ldr	r3, [r7, #4]
 800c654:	681b      	ldr	r3, [r3, #0]
 800c656:	f06f 0202 	mvn.w	r2, #2
 800c65a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800c65c:	687b      	ldr	r3, [r7, #4]
 800c65e:	2201      	movs	r2, #1
 800c660:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800c662:	687b      	ldr	r3, [r7, #4]
 800c664:	681b      	ldr	r3, [r3, #0]
 800c666:	699b      	ldr	r3, [r3, #24]
 800c668:	f003 0303 	and.w	r3, r3, #3
 800c66c:	2b00      	cmp	r3, #0
 800c66e:	d003      	beq.n	800c678 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800c670:	6878      	ldr	r0, [r7, #4]
 800c672:	f000 f9b5 	bl	800c9e0 <HAL_TIM_IC_CaptureCallback>
 800c676:	e005      	b.n	800c684 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800c678:	6878      	ldr	r0, [r7, #4]
 800c67a:	f000 f9a7 	bl	800c9cc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c67e:	6878      	ldr	r0, [r7, #4]
 800c680:	f000 f9b8 	bl	800c9f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c684:	687b      	ldr	r3, [r7, #4]
 800c686:	2200      	movs	r2, #0
 800c688:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800c68a:	687b      	ldr	r3, [r7, #4]
 800c68c:	681b      	ldr	r3, [r3, #0]
 800c68e:	691b      	ldr	r3, [r3, #16]
 800c690:	f003 0304 	and.w	r3, r3, #4
 800c694:	2b04      	cmp	r3, #4
 800c696:	d122      	bne.n	800c6de <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800c698:	687b      	ldr	r3, [r7, #4]
 800c69a:	681b      	ldr	r3, [r3, #0]
 800c69c:	68db      	ldr	r3, [r3, #12]
 800c69e:	f003 0304 	and.w	r3, r3, #4
 800c6a2:	2b04      	cmp	r3, #4
 800c6a4:	d11b      	bne.n	800c6de <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800c6a6:	687b      	ldr	r3, [r7, #4]
 800c6a8:	681b      	ldr	r3, [r3, #0]
 800c6aa:	f06f 0204 	mvn.w	r2, #4
 800c6ae:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800c6b0:	687b      	ldr	r3, [r7, #4]
 800c6b2:	2202      	movs	r2, #2
 800c6b4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800c6b6:	687b      	ldr	r3, [r7, #4]
 800c6b8:	681b      	ldr	r3, [r3, #0]
 800c6ba:	699b      	ldr	r3, [r3, #24]
 800c6bc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c6c0:	2b00      	cmp	r3, #0
 800c6c2:	d003      	beq.n	800c6cc <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c6c4:	6878      	ldr	r0, [r7, #4]
 800c6c6:	f000 f98b 	bl	800c9e0 <HAL_TIM_IC_CaptureCallback>
 800c6ca:	e005      	b.n	800c6d8 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c6cc:	6878      	ldr	r0, [r7, #4]
 800c6ce:	f000 f97d 	bl	800c9cc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c6d2:	6878      	ldr	r0, [r7, #4]
 800c6d4:	f000 f98e 	bl	800c9f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c6d8:	687b      	ldr	r3, [r7, #4]
 800c6da:	2200      	movs	r2, #0
 800c6dc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800c6de:	687b      	ldr	r3, [r7, #4]
 800c6e0:	681b      	ldr	r3, [r3, #0]
 800c6e2:	691b      	ldr	r3, [r3, #16]
 800c6e4:	f003 0308 	and.w	r3, r3, #8
 800c6e8:	2b08      	cmp	r3, #8
 800c6ea:	d122      	bne.n	800c732 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800c6ec:	687b      	ldr	r3, [r7, #4]
 800c6ee:	681b      	ldr	r3, [r3, #0]
 800c6f0:	68db      	ldr	r3, [r3, #12]
 800c6f2:	f003 0308 	and.w	r3, r3, #8
 800c6f6:	2b08      	cmp	r3, #8
 800c6f8:	d11b      	bne.n	800c732 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800c6fa:	687b      	ldr	r3, [r7, #4]
 800c6fc:	681b      	ldr	r3, [r3, #0]
 800c6fe:	f06f 0208 	mvn.w	r2, #8
 800c702:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800c704:	687b      	ldr	r3, [r7, #4]
 800c706:	2204      	movs	r2, #4
 800c708:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800c70a:	687b      	ldr	r3, [r7, #4]
 800c70c:	681b      	ldr	r3, [r3, #0]
 800c70e:	69db      	ldr	r3, [r3, #28]
 800c710:	f003 0303 	and.w	r3, r3, #3
 800c714:	2b00      	cmp	r3, #0
 800c716:	d003      	beq.n	800c720 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c718:	6878      	ldr	r0, [r7, #4]
 800c71a:	f000 f961 	bl	800c9e0 <HAL_TIM_IC_CaptureCallback>
 800c71e:	e005      	b.n	800c72c <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c720:	6878      	ldr	r0, [r7, #4]
 800c722:	f000 f953 	bl	800c9cc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c726:	6878      	ldr	r0, [r7, #4]
 800c728:	f000 f964 	bl	800c9f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c72c:	687b      	ldr	r3, [r7, #4]
 800c72e:	2200      	movs	r2, #0
 800c730:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800c732:	687b      	ldr	r3, [r7, #4]
 800c734:	681b      	ldr	r3, [r3, #0]
 800c736:	691b      	ldr	r3, [r3, #16]
 800c738:	f003 0310 	and.w	r3, r3, #16
 800c73c:	2b10      	cmp	r3, #16
 800c73e:	d122      	bne.n	800c786 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800c740:	687b      	ldr	r3, [r7, #4]
 800c742:	681b      	ldr	r3, [r3, #0]
 800c744:	68db      	ldr	r3, [r3, #12]
 800c746:	f003 0310 	and.w	r3, r3, #16
 800c74a:	2b10      	cmp	r3, #16
 800c74c:	d11b      	bne.n	800c786 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800c74e:	687b      	ldr	r3, [r7, #4]
 800c750:	681b      	ldr	r3, [r3, #0]
 800c752:	f06f 0210 	mvn.w	r2, #16
 800c756:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800c758:	687b      	ldr	r3, [r7, #4]
 800c75a:	2208      	movs	r2, #8
 800c75c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800c75e:	687b      	ldr	r3, [r7, #4]
 800c760:	681b      	ldr	r3, [r3, #0]
 800c762:	69db      	ldr	r3, [r3, #28]
 800c764:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c768:	2b00      	cmp	r3, #0
 800c76a:	d003      	beq.n	800c774 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c76c:	6878      	ldr	r0, [r7, #4]
 800c76e:	f000 f937 	bl	800c9e0 <HAL_TIM_IC_CaptureCallback>
 800c772:	e005      	b.n	800c780 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c774:	6878      	ldr	r0, [r7, #4]
 800c776:	f000 f929 	bl	800c9cc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c77a:	6878      	ldr	r0, [r7, #4]
 800c77c:	f000 f93a 	bl	800c9f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c780:	687b      	ldr	r3, [r7, #4]
 800c782:	2200      	movs	r2, #0
 800c784:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800c786:	687b      	ldr	r3, [r7, #4]
 800c788:	681b      	ldr	r3, [r3, #0]
 800c78a:	691b      	ldr	r3, [r3, #16]
 800c78c:	f003 0301 	and.w	r3, r3, #1
 800c790:	2b01      	cmp	r3, #1
 800c792:	d10e      	bne.n	800c7b2 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800c794:	687b      	ldr	r3, [r7, #4]
 800c796:	681b      	ldr	r3, [r3, #0]
 800c798:	68db      	ldr	r3, [r3, #12]
 800c79a:	f003 0301 	and.w	r3, r3, #1
 800c79e:	2b01      	cmp	r3, #1
 800c7a0:	d107      	bne.n	800c7b2 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800c7a2:	687b      	ldr	r3, [r7, #4]
 800c7a4:	681b      	ldr	r3, [r3, #0]
 800c7a6:	f06f 0201 	mvn.w	r2, #1
 800c7aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800c7ac:	6878      	ldr	r0, [r7, #4]
 800c7ae:	f7f7 fb0b 	bl	8003dc8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800c7b2:	687b      	ldr	r3, [r7, #4]
 800c7b4:	681b      	ldr	r3, [r3, #0]
 800c7b6:	691b      	ldr	r3, [r3, #16]
 800c7b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c7bc:	2b80      	cmp	r3, #128	; 0x80
 800c7be:	d10e      	bne.n	800c7de <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800c7c0:	687b      	ldr	r3, [r7, #4]
 800c7c2:	681b      	ldr	r3, [r3, #0]
 800c7c4:	68db      	ldr	r3, [r3, #12]
 800c7c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c7ca:	2b80      	cmp	r3, #128	; 0x80
 800c7cc:	d107      	bne.n	800c7de <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800c7ce:	687b      	ldr	r3, [r7, #4]
 800c7d0:	681b      	ldr	r3, [r3, #0]
 800c7d2:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800c7d6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800c7d8:	6878      	ldr	r0, [r7, #4]
 800c7da:	f000 fc6d 	bl	800d0b8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800c7de:	687b      	ldr	r3, [r7, #4]
 800c7e0:	681b      	ldr	r3, [r3, #0]
 800c7e2:	691b      	ldr	r3, [r3, #16]
 800c7e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c7e8:	2b40      	cmp	r3, #64	; 0x40
 800c7ea:	d10e      	bne.n	800c80a <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800c7ec:	687b      	ldr	r3, [r7, #4]
 800c7ee:	681b      	ldr	r3, [r3, #0]
 800c7f0:	68db      	ldr	r3, [r3, #12]
 800c7f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c7f6:	2b40      	cmp	r3, #64	; 0x40
 800c7f8:	d107      	bne.n	800c80a <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800c7fa:	687b      	ldr	r3, [r7, #4]
 800c7fc:	681b      	ldr	r3, [r3, #0]
 800c7fe:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800c802:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800c804:	6878      	ldr	r0, [r7, #4]
 800c806:	f000 f8ff 	bl	800ca08 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800c80a:	687b      	ldr	r3, [r7, #4]
 800c80c:	681b      	ldr	r3, [r3, #0]
 800c80e:	691b      	ldr	r3, [r3, #16]
 800c810:	f003 0320 	and.w	r3, r3, #32
 800c814:	2b20      	cmp	r3, #32
 800c816:	d10e      	bne.n	800c836 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800c818:	687b      	ldr	r3, [r7, #4]
 800c81a:	681b      	ldr	r3, [r3, #0]
 800c81c:	68db      	ldr	r3, [r3, #12]
 800c81e:	f003 0320 	and.w	r3, r3, #32
 800c822:	2b20      	cmp	r3, #32
 800c824:	d107      	bne.n	800c836 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800c826:	687b      	ldr	r3, [r7, #4]
 800c828:	681b      	ldr	r3, [r3, #0]
 800c82a:	f06f 0220 	mvn.w	r2, #32
 800c82e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800c830:	6878      	ldr	r0, [r7, #4]
 800c832:	f000 fc37 	bl	800d0a4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800c836:	bf00      	nop
 800c838:	3708      	adds	r7, #8
 800c83a:	46bd      	mov	sp, r7
 800c83c:	bd80      	pop	{r7, pc}
	...

0800c840 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800c840:	b580      	push	{r7, lr}
 800c842:	b084      	sub	sp, #16
 800c844:	af00      	add	r7, sp, #0
 800c846:	60f8      	str	r0, [r7, #12]
 800c848:	60b9      	str	r1, [r7, #8]
 800c84a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800c84c:	68fb      	ldr	r3, [r7, #12]
 800c84e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c852:	2b01      	cmp	r3, #1
 800c854:	d101      	bne.n	800c85a <HAL_TIM_PWM_ConfigChannel+0x1a>
 800c856:	2302      	movs	r3, #2
 800c858:	e0b4      	b.n	800c9c4 <HAL_TIM_PWM_ConfigChannel+0x184>
 800c85a:	68fb      	ldr	r3, [r7, #12]
 800c85c:	2201      	movs	r2, #1
 800c85e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800c862:	68fb      	ldr	r3, [r7, #12]
 800c864:	2202      	movs	r2, #2
 800c866:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800c86a:	687b      	ldr	r3, [r7, #4]
 800c86c:	2b0c      	cmp	r3, #12
 800c86e:	f200 809f 	bhi.w	800c9b0 <HAL_TIM_PWM_ConfigChannel+0x170>
 800c872:	a201      	add	r2, pc, #4	; (adr r2, 800c878 <HAL_TIM_PWM_ConfigChannel+0x38>)
 800c874:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c878:	0800c8ad 	.word	0x0800c8ad
 800c87c:	0800c9b1 	.word	0x0800c9b1
 800c880:	0800c9b1 	.word	0x0800c9b1
 800c884:	0800c9b1 	.word	0x0800c9b1
 800c888:	0800c8ed 	.word	0x0800c8ed
 800c88c:	0800c9b1 	.word	0x0800c9b1
 800c890:	0800c9b1 	.word	0x0800c9b1
 800c894:	0800c9b1 	.word	0x0800c9b1
 800c898:	0800c92f 	.word	0x0800c92f
 800c89c:	0800c9b1 	.word	0x0800c9b1
 800c8a0:	0800c9b1 	.word	0x0800c9b1
 800c8a4:	0800c9b1 	.word	0x0800c9b1
 800c8a8:	0800c96f 	.word	0x0800c96f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800c8ac:	68fb      	ldr	r3, [r7, #12]
 800c8ae:	681b      	ldr	r3, [r3, #0]
 800c8b0:	68b9      	ldr	r1, [r7, #8]
 800c8b2:	4618      	mov	r0, r3
 800c8b4:	f000 f952 	bl	800cb5c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800c8b8:	68fb      	ldr	r3, [r7, #12]
 800c8ba:	681b      	ldr	r3, [r3, #0]
 800c8bc:	699a      	ldr	r2, [r3, #24]
 800c8be:	68fb      	ldr	r3, [r7, #12]
 800c8c0:	681b      	ldr	r3, [r3, #0]
 800c8c2:	f042 0208 	orr.w	r2, r2, #8
 800c8c6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800c8c8:	68fb      	ldr	r3, [r7, #12]
 800c8ca:	681b      	ldr	r3, [r3, #0]
 800c8cc:	699a      	ldr	r2, [r3, #24]
 800c8ce:	68fb      	ldr	r3, [r7, #12]
 800c8d0:	681b      	ldr	r3, [r3, #0]
 800c8d2:	f022 0204 	bic.w	r2, r2, #4
 800c8d6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800c8d8:	68fb      	ldr	r3, [r7, #12]
 800c8da:	681b      	ldr	r3, [r3, #0]
 800c8dc:	6999      	ldr	r1, [r3, #24]
 800c8de:	68bb      	ldr	r3, [r7, #8]
 800c8e0:	691a      	ldr	r2, [r3, #16]
 800c8e2:	68fb      	ldr	r3, [r7, #12]
 800c8e4:	681b      	ldr	r3, [r3, #0]
 800c8e6:	430a      	orrs	r2, r1
 800c8e8:	619a      	str	r2, [r3, #24]
      break;
 800c8ea:	e062      	b.n	800c9b2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800c8ec:	68fb      	ldr	r3, [r7, #12]
 800c8ee:	681b      	ldr	r3, [r3, #0]
 800c8f0:	68b9      	ldr	r1, [r7, #8]
 800c8f2:	4618      	mov	r0, r3
 800c8f4:	f000 f9a2 	bl	800cc3c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800c8f8:	68fb      	ldr	r3, [r7, #12]
 800c8fa:	681b      	ldr	r3, [r3, #0]
 800c8fc:	699a      	ldr	r2, [r3, #24]
 800c8fe:	68fb      	ldr	r3, [r7, #12]
 800c900:	681b      	ldr	r3, [r3, #0]
 800c902:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800c906:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800c908:	68fb      	ldr	r3, [r7, #12]
 800c90a:	681b      	ldr	r3, [r3, #0]
 800c90c:	699a      	ldr	r2, [r3, #24]
 800c90e:	68fb      	ldr	r3, [r7, #12]
 800c910:	681b      	ldr	r3, [r3, #0]
 800c912:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800c916:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800c918:	68fb      	ldr	r3, [r7, #12]
 800c91a:	681b      	ldr	r3, [r3, #0]
 800c91c:	6999      	ldr	r1, [r3, #24]
 800c91e:	68bb      	ldr	r3, [r7, #8]
 800c920:	691b      	ldr	r3, [r3, #16]
 800c922:	021a      	lsls	r2, r3, #8
 800c924:	68fb      	ldr	r3, [r7, #12]
 800c926:	681b      	ldr	r3, [r3, #0]
 800c928:	430a      	orrs	r2, r1
 800c92a:	619a      	str	r2, [r3, #24]
      break;
 800c92c:	e041      	b.n	800c9b2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800c92e:	68fb      	ldr	r3, [r7, #12]
 800c930:	681b      	ldr	r3, [r3, #0]
 800c932:	68b9      	ldr	r1, [r7, #8]
 800c934:	4618      	mov	r0, r3
 800c936:	f000 f9f7 	bl	800cd28 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800c93a:	68fb      	ldr	r3, [r7, #12]
 800c93c:	681b      	ldr	r3, [r3, #0]
 800c93e:	69da      	ldr	r2, [r3, #28]
 800c940:	68fb      	ldr	r3, [r7, #12]
 800c942:	681b      	ldr	r3, [r3, #0]
 800c944:	f042 0208 	orr.w	r2, r2, #8
 800c948:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800c94a:	68fb      	ldr	r3, [r7, #12]
 800c94c:	681b      	ldr	r3, [r3, #0]
 800c94e:	69da      	ldr	r2, [r3, #28]
 800c950:	68fb      	ldr	r3, [r7, #12]
 800c952:	681b      	ldr	r3, [r3, #0]
 800c954:	f022 0204 	bic.w	r2, r2, #4
 800c958:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800c95a:	68fb      	ldr	r3, [r7, #12]
 800c95c:	681b      	ldr	r3, [r3, #0]
 800c95e:	69d9      	ldr	r1, [r3, #28]
 800c960:	68bb      	ldr	r3, [r7, #8]
 800c962:	691a      	ldr	r2, [r3, #16]
 800c964:	68fb      	ldr	r3, [r7, #12]
 800c966:	681b      	ldr	r3, [r3, #0]
 800c968:	430a      	orrs	r2, r1
 800c96a:	61da      	str	r2, [r3, #28]
      break;
 800c96c:	e021      	b.n	800c9b2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800c96e:	68fb      	ldr	r3, [r7, #12]
 800c970:	681b      	ldr	r3, [r3, #0]
 800c972:	68b9      	ldr	r1, [r7, #8]
 800c974:	4618      	mov	r0, r3
 800c976:	f000 fa4b 	bl	800ce10 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800c97a:	68fb      	ldr	r3, [r7, #12]
 800c97c:	681b      	ldr	r3, [r3, #0]
 800c97e:	69da      	ldr	r2, [r3, #28]
 800c980:	68fb      	ldr	r3, [r7, #12]
 800c982:	681b      	ldr	r3, [r3, #0]
 800c984:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800c988:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800c98a:	68fb      	ldr	r3, [r7, #12]
 800c98c:	681b      	ldr	r3, [r3, #0]
 800c98e:	69da      	ldr	r2, [r3, #28]
 800c990:	68fb      	ldr	r3, [r7, #12]
 800c992:	681b      	ldr	r3, [r3, #0]
 800c994:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800c998:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800c99a:	68fb      	ldr	r3, [r7, #12]
 800c99c:	681b      	ldr	r3, [r3, #0]
 800c99e:	69d9      	ldr	r1, [r3, #28]
 800c9a0:	68bb      	ldr	r3, [r7, #8]
 800c9a2:	691b      	ldr	r3, [r3, #16]
 800c9a4:	021a      	lsls	r2, r3, #8
 800c9a6:	68fb      	ldr	r3, [r7, #12]
 800c9a8:	681b      	ldr	r3, [r3, #0]
 800c9aa:	430a      	orrs	r2, r1
 800c9ac:	61da      	str	r2, [r3, #28]
      break;
 800c9ae:	e000      	b.n	800c9b2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 800c9b0:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800c9b2:	68fb      	ldr	r3, [r7, #12]
 800c9b4:	2201      	movs	r2, #1
 800c9b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800c9ba:	68fb      	ldr	r3, [r7, #12]
 800c9bc:	2200      	movs	r2, #0
 800c9be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800c9c2:	2300      	movs	r3, #0
}
 800c9c4:	4618      	mov	r0, r3
 800c9c6:	3710      	adds	r7, #16
 800c9c8:	46bd      	mov	sp, r7
 800c9ca:	bd80      	pop	{r7, pc}

0800c9cc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800c9cc:	b480      	push	{r7}
 800c9ce:	b083      	sub	sp, #12
 800c9d0:	af00      	add	r7, sp, #0
 800c9d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800c9d4:	bf00      	nop
 800c9d6:	370c      	adds	r7, #12
 800c9d8:	46bd      	mov	sp, r7
 800c9da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9de:	4770      	bx	lr

0800c9e0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800c9e0:	b480      	push	{r7}
 800c9e2:	b083      	sub	sp, #12
 800c9e4:	af00      	add	r7, sp, #0
 800c9e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800c9e8:	bf00      	nop
 800c9ea:	370c      	adds	r7, #12
 800c9ec:	46bd      	mov	sp, r7
 800c9ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9f2:	4770      	bx	lr

0800c9f4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800c9f4:	b480      	push	{r7}
 800c9f6:	b083      	sub	sp, #12
 800c9f8:	af00      	add	r7, sp, #0
 800c9fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800c9fc:	bf00      	nop
 800c9fe:	370c      	adds	r7, #12
 800ca00:	46bd      	mov	sp, r7
 800ca02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca06:	4770      	bx	lr

0800ca08 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800ca08:	b480      	push	{r7}
 800ca0a:	b083      	sub	sp, #12
 800ca0c:	af00      	add	r7, sp, #0
 800ca0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800ca10:	bf00      	nop
 800ca12:	370c      	adds	r7, #12
 800ca14:	46bd      	mov	sp, r7
 800ca16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca1a:	4770      	bx	lr

0800ca1c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800ca1c:	b480      	push	{r7}
 800ca1e:	b085      	sub	sp, #20
 800ca20:	af00      	add	r7, sp, #0
 800ca22:	6078      	str	r0, [r7, #4]
 800ca24:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800ca26:	687b      	ldr	r3, [r7, #4]
 800ca28:	681b      	ldr	r3, [r3, #0]
 800ca2a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800ca2c:	687b      	ldr	r3, [r7, #4]
 800ca2e:	4a40      	ldr	r2, [pc, #256]	; (800cb30 <TIM_Base_SetConfig+0x114>)
 800ca30:	4293      	cmp	r3, r2
 800ca32:	d013      	beq.n	800ca5c <TIM_Base_SetConfig+0x40>
 800ca34:	687b      	ldr	r3, [r7, #4]
 800ca36:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ca3a:	d00f      	beq.n	800ca5c <TIM_Base_SetConfig+0x40>
 800ca3c:	687b      	ldr	r3, [r7, #4]
 800ca3e:	4a3d      	ldr	r2, [pc, #244]	; (800cb34 <TIM_Base_SetConfig+0x118>)
 800ca40:	4293      	cmp	r3, r2
 800ca42:	d00b      	beq.n	800ca5c <TIM_Base_SetConfig+0x40>
 800ca44:	687b      	ldr	r3, [r7, #4]
 800ca46:	4a3c      	ldr	r2, [pc, #240]	; (800cb38 <TIM_Base_SetConfig+0x11c>)
 800ca48:	4293      	cmp	r3, r2
 800ca4a:	d007      	beq.n	800ca5c <TIM_Base_SetConfig+0x40>
 800ca4c:	687b      	ldr	r3, [r7, #4]
 800ca4e:	4a3b      	ldr	r2, [pc, #236]	; (800cb3c <TIM_Base_SetConfig+0x120>)
 800ca50:	4293      	cmp	r3, r2
 800ca52:	d003      	beq.n	800ca5c <TIM_Base_SetConfig+0x40>
 800ca54:	687b      	ldr	r3, [r7, #4]
 800ca56:	4a3a      	ldr	r2, [pc, #232]	; (800cb40 <TIM_Base_SetConfig+0x124>)
 800ca58:	4293      	cmp	r3, r2
 800ca5a:	d108      	bne.n	800ca6e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800ca5c:	68fb      	ldr	r3, [r7, #12]
 800ca5e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ca62:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800ca64:	683b      	ldr	r3, [r7, #0]
 800ca66:	685b      	ldr	r3, [r3, #4]
 800ca68:	68fa      	ldr	r2, [r7, #12]
 800ca6a:	4313      	orrs	r3, r2
 800ca6c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800ca6e:	687b      	ldr	r3, [r7, #4]
 800ca70:	4a2f      	ldr	r2, [pc, #188]	; (800cb30 <TIM_Base_SetConfig+0x114>)
 800ca72:	4293      	cmp	r3, r2
 800ca74:	d02b      	beq.n	800cace <TIM_Base_SetConfig+0xb2>
 800ca76:	687b      	ldr	r3, [r7, #4]
 800ca78:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ca7c:	d027      	beq.n	800cace <TIM_Base_SetConfig+0xb2>
 800ca7e:	687b      	ldr	r3, [r7, #4]
 800ca80:	4a2c      	ldr	r2, [pc, #176]	; (800cb34 <TIM_Base_SetConfig+0x118>)
 800ca82:	4293      	cmp	r3, r2
 800ca84:	d023      	beq.n	800cace <TIM_Base_SetConfig+0xb2>
 800ca86:	687b      	ldr	r3, [r7, #4]
 800ca88:	4a2b      	ldr	r2, [pc, #172]	; (800cb38 <TIM_Base_SetConfig+0x11c>)
 800ca8a:	4293      	cmp	r3, r2
 800ca8c:	d01f      	beq.n	800cace <TIM_Base_SetConfig+0xb2>
 800ca8e:	687b      	ldr	r3, [r7, #4]
 800ca90:	4a2a      	ldr	r2, [pc, #168]	; (800cb3c <TIM_Base_SetConfig+0x120>)
 800ca92:	4293      	cmp	r3, r2
 800ca94:	d01b      	beq.n	800cace <TIM_Base_SetConfig+0xb2>
 800ca96:	687b      	ldr	r3, [r7, #4]
 800ca98:	4a29      	ldr	r2, [pc, #164]	; (800cb40 <TIM_Base_SetConfig+0x124>)
 800ca9a:	4293      	cmp	r3, r2
 800ca9c:	d017      	beq.n	800cace <TIM_Base_SetConfig+0xb2>
 800ca9e:	687b      	ldr	r3, [r7, #4]
 800caa0:	4a28      	ldr	r2, [pc, #160]	; (800cb44 <TIM_Base_SetConfig+0x128>)
 800caa2:	4293      	cmp	r3, r2
 800caa4:	d013      	beq.n	800cace <TIM_Base_SetConfig+0xb2>
 800caa6:	687b      	ldr	r3, [r7, #4]
 800caa8:	4a27      	ldr	r2, [pc, #156]	; (800cb48 <TIM_Base_SetConfig+0x12c>)
 800caaa:	4293      	cmp	r3, r2
 800caac:	d00f      	beq.n	800cace <TIM_Base_SetConfig+0xb2>
 800caae:	687b      	ldr	r3, [r7, #4]
 800cab0:	4a26      	ldr	r2, [pc, #152]	; (800cb4c <TIM_Base_SetConfig+0x130>)
 800cab2:	4293      	cmp	r3, r2
 800cab4:	d00b      	beq.n	800cace <TIM_Base_SetConfig+0xb2>
 800cab6:	687b      	ldr	r3, [r7, #4]
 800cab8:	4a25      	ldr	r2, [pc, #148]	; (800cb50 <TIM_Base_SetConfig+0x134>)
 800caba:	4293      	cmp	r3, r2
 800cabc:	d007      	beq.n	800cace <TIM_Base_SetConfig+0xb2>
 800cabe:	687b      	ldr	r3, [r7, #4]
 800cac0:	4a24      	ldr	r2, [pc, #144]	; (800cb54 <TIM_Base_SetConfig+0x138>)
 800cac2:	4293      	cmp	r3, r2
 800cac4:	d003      	beq.n	800cace <TIM_Base_SetConfig+0xb2>
 800cac6:	687b      	ldr	r3, [r7, #4]
 800cac8:	4a23      	ldr	r2, [pc, #140]	; (800cb58 <TIM_Base_SetConfig+0x13c>)
 800caca:	4293      	cmp	r3, r2
 800cacc:	d108      	bne.n	800cae0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800cace:	68fb      	ldr	r3, [r7, #12]
 800cad0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800cad4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800cad6:	683b      	ldr	r3, [r7, #0]
 800cad8:	68db      	ldr	r3, [r3, #12]
 800cada:	68fa      	ldr	r2, [r7, #12]
 800cadc:	4313      	orrs	r3, r2
 800cade:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800cae0:	68fb      	ldr	r3, [r7, #12]
 800cae2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800cae6:	683b      	ldr	r3, [r7, #0]
 800cae8:	695b      	ldr	r3, [r3, #20]
 800caea:	4313      	orrs	r3, r2
 800caec:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800caee:	687b      	ldr	r3, [r7, #4]
 800caf0:	68fa      	ldr	r2, [r7, #12]
 800caf2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800caf4:	683b      	ldr	r3, [r7, #0]
 800caf6:	689a      	ldr	r2, [r3, #8]
 800caf8:	687b      	ldr	r3, [r7, #4]
 800cafa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800cafc:	683b      	ldr	r3, [r7, #0]
 800cafe:	681a      	ldr	r2, [r3, #0]
 800cb00:	687b      	ldr	r3, [r7, #4]
 800cb02:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800cb04:	687b      	ldr	r3, [r7, #4]
 800cb06:	4a0a      	ldr	r2, [pc, #40]	; (800cb30 <TIM_Base_SetConfig+0x114>)
 800cb08:	4293      	cmp	r3, r2
 800cb0a:	d003      	beq.n	800cb14 <TIM_Base_SetConfig+0xf8>
 800cb0c:	687b      	ldr	r3, [r7, #4]
 800cb0e:	4a0c      	ldr	r2, [pc, #48]	; (800cb40 <TIM_Base_SetConfig+0x124>)
 800cb10:	4293      	cmp	r3, r2
 800cb12:	d103      	bne.n	800cb1c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800cb14:	683b      	ldr	r3, [r7, #0]
 800cb16:	691a      	ldr	r2, [r3, #16]
 800cb18:	687b      	ldr	r3, [r7, #4]
 800cb1a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800cb1c:	687b      	ldr	r3, [r7, #4]
 800cb1e:	2201      	movs	r2, #1
 800cb20:	615a      	str	r2, [r3, #20]
}
 800cb22:	bf00      	nop
 800cb24:	3714      	adds	r7, #20
 800cb26:	46bd      	mov	sp, r7
 800cb28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb2c:	4770      	bx	lr
 800cb2e:	bf00      	nop
 800cb30:	40010000 	.word	0x40010000
 800cb34:	40000400 	.word	0x40000400
 800cb38:	40000800 	.word	0x40000800
 800cb3c:	40000c00 	.word	0x40000c00
 800cb40:	40010400 	.word	0x40010400
 800cb44:	40014000 	.word	0x40014000
 800cb48:	40014400 	.word	0x40014400
 800cb4c:	40014800 	.word	0x40014800
 800cb50:	40001800 	.word	0x40001800
 800cb54:	40001c00 	.word	0x40001c00
 800cb58:	40002000 	.word	0x40002000

0800cb5c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800cb5c:	b480      	push	{r7}
 800cb5e:	b087      	sub	sp, #28
 800cb60:	af00      	add	r7, sp, #0
 800cb62:	6078      	str	r0, [r7, #4]
 800cb64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800cb66:	687b      	ldr	r3, [r7, #4]
 800cb68:	6a1b      	ldr	r3, [r3, #32]
 800cb6a:	f023 0201 	bic.w	r2, r3, #1
 800cb6e:	687b      	ldr	r3, [r7, #4]
 800cb70:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cb72:	687b      	ldr	r3, [r7, #4]
 800cb74:	6a1b      	ldr	r3, [r3, #32]
 800cb76:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cb78:	687b      	ldr	r3, [r7, #4]
 800cb7a:	685b      	ldr	r3, [r3, #4]
 800cb7c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800cb7e:	687b      	ldr	r3, [r7, #4]
 800cb80:	699b      	ldr	r3, [r3, #24]
 800cb82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800cb84:	68fb      	ldr	r3, [r7, #12]
 800cb86:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800cb8a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800cb8c:	68fb      	ldr	r3, [r7, #12]
 800cb8e:	f023 0303 	bic.w	r3, r3, #3
 800cb92:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800cb94:	683b      	ldr	r3, [r7, #0]
 800cb96:	681b      	ldr	r3, [r3, #0]
 800cb98:	68fa      	ldr	r2, [r7, #12]
 800cb9a:	4313      	orrs	r3, r2
 800cb9c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800cb9e:	697b      	ldr	r3, [r7, #20]
 800cba0:	f023 0302 	bic.w	r3, r3, #2
 800cba4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800cba6:	683b      	ldr	r3, [r7, #0]
 800cba8:	689b      	ldr	r3, [r3, #8]
 800cbaa:	697a      	ldr	r2, [r7, #20]
 800cbac:	4313      	orrs	r3, r2
 800cbae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800cbb0:	687b      	ldr	r3, [r7, #4]
 800cbb2:	4a20      	ldr	r2, [pc, #128]	; (800cc34 <TIM_OC1_SetConfig+0xd8>)
 800cbb4:	4293      	cmp	r3, r2
 800cbb6:	d003      	beq.n	800cbc0 <TIM_OC1_SetConfig+0x64>
 800cbb8:	687b      	ldr	r3, [r7, #4]
 800cbba:	4a1f      	ldr	r2, [pc, #124]	; (800cc38 <TIM_OC1_SetConfig+0xdc>)
 800cbbc:	4293      	cmp	r3, r2
 800cbbe:	d10c      	bne.n	800cbda <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800cbc0:	697b      	ldr	r3, [r7, #20]
 800cbc2:	f023 0308 	bic.w	r3, r3, #8
 800cbc6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800cbc8:	683b      	ldr	r3, [r7, #0]
 800cbca:	68db      	ldr	r3, [r3, #12]
 800cbcc:	697a      	ldr	r2, [r7, #20]
 800cbce:	4313      	orrs	r3, r2
 800cbd0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800cbd2:	697b      	ldr	r3, [r7, #20]
 800cbd4:	f023 0304 	bic.w	r3, r3, #4
 800cbd8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cbda:	687b      	ldr	r3, [r7, #4]
 800cbdc:	4a15      	ldr	r2, [pc, #84]	; (800cc34 <TIM_OC1_SetConfig+0xd8>)
 800cbde:	4293      	cmp	r3, r2
 800cbe0:	d003      	beq.n	800cbea <TIM_OC1_SetConfig+0x8e>
 800cbe2:	687b      	ldr	r3, [r7, #4]
 800cbe4:	4a14      	ldr	r2, [pc, #80]	; (800cc38 <TIM_OC1_SetConfig+0xdc>)
 800cbe6:	4293      	cmp	r3, r2
 800cbe8:	d111      	bne.n	800cc0e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800cbea:	693b      	ldr	r3, [r7, #16]
 800cbec:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800cbf0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800cbf2:	693b      	ldr	r3, [r7, #16]
 800cbf4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800cbf8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800cbfa:	683b      	ldr	r3, [r7, #0]
 800cbfc:	695b      	ldr	r3, [r3, #20]
 800cbfe:	693a      	ldr	r2, [r7, #16]
 800cc00:	4313      	orrs	r3, r2
 800cc02:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800cc04:	683b      	ldr	r3, [r7, #0]
 800cc06:	699b      	ldr	r3, [r3, #24]
 800cc08:	693a      	ldr	r2, [r7, #16]
 800cc0a:	4313      	orrs	r3, r2
 800cc0c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cc0e:	687b      	ldr	r3, [r7, #4]
 800cc10:	693a      	ldr	r2, [r7, #16]
 800cc12:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800cc14:	687b      	ldr	r3, [r7, #4]
 800cc16:	68fa      	ldr	r2, [r7, #12]
 800cc18:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800cc1a:	683b      	ldr	r3, [r7, #0]
 800cc1c:	685a      	ldr	r2, [r3, #4]
 800cc1e:	687b      	ldr	r3, [r7, #4]
 800cc20:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cc22:	687b      	ldr	r3, [r7, #4]
 800cc24:	697a      	ldr	r2, [r7, #20]
 800cc26:	621a      	str	r2, [r3, #32]
}
 800cc28:	bf00      	nop
 800cc2a:	371c      	adds	r7, #28
 800cc2c:	46bd      	mov	sp, r7
 800cc2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc32:	4770      	bx	lr
 800cc34:	40010000 	.word	0x40010000
 800cc38:	40010400 	.word	0x40010400

0800cc3c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800cc3c:	b480      	push	{r7}
 800cc3e:	b087      	sub	sp, #28
 800cc40:	af00      	add	r7, sp, #0
 800cc42:	6078      	str	r0, [r7, #4]
 800cc44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800cc46:	687b      	ldr	r3, [r7, #4]
 800cc48:	6a1b      	ldr	r3, [r3, #32]
 800cc4a:	f023 0210 	bic.w	r2, r3, #16
 800cc4e:	687b      	ldr	r3, [r7, #4]
 800cc50:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cc52:	687b      	ldr	r3, [r7, #4]
 800cc54:	6a1b      	ldr	r3, [r3, #32]
 800cc56:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cc58:	687b      	ldr	r3, [r7, #4]
 800cc5a:	685b      	ldr	r3, [r3, #4]
 800cc5c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800cc5e:	687b      	ldr	r3, [r7, #4]
 800cc60:	699b      	ldr	r3, [r3, #24]
 800cc62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800cc64:	68fb      	ldr	r3, [r7, #12]
 800cc66:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800cc6a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800cc6c:	68fb      	ldr	r3, [r7, #12]
 800cc6e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800cc72:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800cc74:	683b      	ldr	r3, [r7, #0]
 800cc76:	681b      	ldr	r3, [r3, #0]
 800cc78:	021b      	lsls	r3, r3, #8
 800cc7a:	68fa      	ldr	r2, [r7, #12]
 800cc7c:	4313      	orrs	r3, r2
 800cc7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800cc80:	697b      	ldr	r3, [r7, #20]
 800cc82:	f023 0320 	bic.w	r3, r3, #32
 800cc86:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800cc88:	683b      	ldr	r3, [r7, #0]
 800cc8a:	689b      	ldr	r3, [r3, #8]
 800cc8c:	011b      	lsls	r3, r3, #4
 800cc8e:	697a      	ldr	r2, [r7, #20]
 800cc90:	4313      	orrs	r3, r2
 800cc92:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800cc94:	687b      	ldr	r3, [r7, #4]
 800cc96:	4a22      	ldr	r2, [pc, #136]	; (800cd20 <TIM_OC2_SetConfig+0xe4>)
 800cc98:	4293      	cmp	r3, r2
 800cc9a:	d003      	beq.n	800cca4 <TIM_OC2_SetConfig+0x68>
 800cc9c:	687b      	ldr	r3, [r7, #4]
 800cc9e:	4a21      	ldr	r2, [pc, #132]	; (800cd24 <TIM_OC2_SetConfig+0xe8>)
 800cca0:	4293      	cmp	r3, r2
 800cca2:	d10d      	bne.n	800ccc0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800cca4:	697b      	ldr	r3, [r7, #20]
 800cca6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ccaa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800ccac:	683b      	ldr	r3, [r7, #0]
 800ccae:	68db      	ldr	r3, [r3, #12]
 800ccb0:	011b      	lsls	r3, r3, #4
 800ccb2:	697a      	ldr	r2, [r7, #20]
 800ccb4:	4313      	orrs	r3, r2
 800ccb6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800ccb8:	697b      	ldr	r3, [r7, #20]
 800ccba:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ccbe:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ccc0:	687b      	ldr	r3, [r7, #4]
 800ccc2:	4a17      	ldr	r2, [pc, #92]	; (800cd20 <TIM_OC2_SetConfig+0xe4>)
 800ccc4:	4293      	cmp	r3, r2
 800ccc6:	d003      	beq.n	800ccd0 <TIM_OC2_SetConfig+0x94>
 800ccc8:	687b      	ldr	r3, [r7, #4]
 800ccca:	4a16      	ldr	r2, [pc, #88]	; (800cd24 <TIM_OC2_SetConfig+0xe8>)
 800cccc:	4293      	cmp	r3, r2
 800ccce:	d113      	bne.n	800ccf8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800ccd0:	693b      	ldr	r3, [r7, #16]
 800ccd2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800ccd6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800ccd8:	693b      	ldr	r3, [r7, #16]
 800ccda:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800ccde:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800cce0:	683b      	ldr	r3, [r7, #0]
 800cce2:	695b      	ldr	r3, [r3, #20]
 800cce4:	009b      	lsls	r3, r3, #2
 800cce6:	693a      	ldr	r2, [r7, #16]
 800cce8:	4313      	orrs	r3, r2
 800ccea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800ccec:	683b      	ldr	r3, [r7, #0]
 800ccee:	699b      	ldr	r3, [r3, #24]
 800ccf0:	009b      	lsls	r3, r3, #2
 800ccf2:	693a      	ldr	r2, [r7, #16]
 800ccf4:	4313      	orrs	r3, r2
 800ccf6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ccf8:	687b      	ldr	r3, [r7, #4]
 800ccfa:	693a      	ldr	r2, [r7, #16]
 800ccfc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800ccfe:	687b      	ldr	r3, [r7, #4]
 800cd00:	68fa      	ldr	r2, [r7, #12]
 800cd02:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800cd04:	683b      	ldr	r3, [r7, #0]
 800cd06:	685a      	ldr	r2, [r3, #4]
 800cd08:	687b      	ldr	r3, [r7, #4]
 800cd0a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cd0c:	687b      	ldr	r3, [r7, #4]
 800cd0e:	697a      	ldr	r2, [r7, #20]
 800cd10:	621a      	str	r2, [r3, #32]
}
 800cd12:	bf00      	nop
 800cd14:	371c      	adds	r7, #28
 800cd16:	46bd      	mov	sp, r7
 800cd18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd1c:	4770      	bx	lr
 800cd1e:	bf00      	nop
 800cd20:	40010000 	.word	0x40010000
 800cd24:	40010400 	.word	0x40010400

0800cd28 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800cd28:	b480      	push	{r7}
 800cd2a:	b087      	sub	sp, #28
 800cd2c:	af00      	add	r7, sp, #0
 800cd2e:	6078      	str	r0, [r7, #4]
 800cd30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800cd32:	687b      	ldr	r3, [r7, #4]
 800cd34:	6a1b      	ldr	r3, [r3, #32]
 800cd36:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800cd3a:	687b      	ldr	r3, [r7, #4]
 800cd3c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cd3e:	687b      	ldr	r3, [r7, #4]
 800cd40:	6a1b      	ldr	r3, [r3, #32]
 800cd42:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cd44:	687b      	ldr	r3, [r7, #4]
 800cd46:	685b      	ldr	r3, [r3, #4]
 800cd48:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800cd4a:	687b      	ldr	r3, [r7, #4]
 800cd4c:	69db      	ldr	r3, [r3, #28]
 800cd4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800cd50:	68fb      	ldr	r3, [r7, #12]
 800cd52:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800cd56:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800cd58:	68fb      	ldr	r3, [r7, #12]
 800cd5a:	f023 0303 	bic.w	r3, r3, #3
 800cd5e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800cd60:	683b      	ldr	r3, [r7, #0]
 800cd62:	681b      	ldr	r3, [r3, #0]
 800cd64:	68fa      	ldr	r2, [r7, #12]
 800cd66:	4313      	orrs	r3, r2
 800cd68:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800cd6a:	697b      	ldr	r3, [r7, #20]
 800cd6c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800cd70:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800cd72:	683b      	ldr	r3, [r7, #0]
 800cd74:	689b      	ldr	r3, [r3, #8]
 800cd76:	021b      	lsls	r3, r3, #8
 800cd78:	697a      	ldr	r2, [r7, #20]
 800cd7a:	4313      	orrs	r3, r2
 800cd7c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800cd7e:	687b      	ldr	r3, [r7, #4]
 800cd80:	4a21      	ldr	r2, [pc, #132]	; (800ce08 <TIM_OC3_SetConfig+0xe0>)
 800cd82:	4293      	cmp	r3, r2
 800cd84:	d003      	beq.n	800cd8e <TIM_OC3_SetConfig+0x66>
 800cd86:	687b      	ldr	r3, [r7, #4]
 800cd88:	4a20      	ldr	r2, [pc, #128]	; (800ce0c <TIM_OC3_SetConfig+0xe4>)
 800cd8a:	4293      	cmp	r3, r2
 800cd8c:	d10d      	bne.n	800cdaa <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800cd8e:	697b      	ldr	r3, [r7, #20]
 800cd90:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800cd94:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800cd96:	683b      	ldr	r3, [r7, #0]
 800cd98:	68db      	ldr	r3, [r3, #12]
 800cd9a:	021b      	lsls	r3, r3, #8
 800cd9c:	697a      	ldr	r2, [r7, #20]
 800cd9e:	4313      	orrs	r3, r2
 800cda0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800cda2:	697b      	ldr	r3, [r7, #20]
 800cda4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800cda8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cdaa:	687b      	ldr	r3, [r7, #4]
 800cdac:	4a16      	ldr	r2, [pc, #88]	; (800ce08 <TIM_OC3_SetConfig+0xe0>)
 800cdae:	4293      	cmp	r3, r2
 800cdb0:	d003      	beq.n	800cdba <TIM_OC3_SetConfig+0x92>
 800cdb2:	687b      	ldr	r3, [r7, #4]
 800cdb4:	4a15      	ldr	r2, [pc, #84]	; (800ce0c <TIM_OC3_SetConfig+0xe4>)
 800cdb6:	4293      	cmp	r3, r2
 800cdb8:	d113      	bne.n	800cde2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800cdba:	693b      	ldr	r3, [r7, #16]
 800cdbc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800cdc0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800cdc2:	693b      	ldr	r3, [r7, #16]
 800cdc4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800cdc8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800cdca:	683b      	ldr	r3, [r7, #0]
 800cdcc:	695b      	ldr	r3, [r3, #20]
 800cdce:	011b      	lsls	r3, r3, #4
 800cdd0:	693a      	ldr	r2, [r7, #16]
 800cdd2:	4313      	orrs	r3, r2
 800cdd4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800cdd6:	683b      	ldr	r3, [r7, #0]
 800cdd8:	699b      	ldr	r3, [r3, #24]
 800cdda:	011b      	lsls	r3, r3, #4
 800cddc:	693a      	ldr	r2, [r7, #16]
 800cdde:	4313      	orrs	r3, r2
 800cde0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cde2:	687b      	ldr	r3, [r7, #4]
 800cde4:	693a      	ldr	r2, [r7, #16]
 800cde6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800cde8:	687b      	ldr	r3, [r7, #4]
 800cdea:	68fa      	ldr	r2, [r7, #12]
 800cdec:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800cdee:	683b      	ldr	r3, [r7, #0]
 800cdf0:	685a      	ldr	r2, [r3, #4]
 800cdf2:	687b      	ldr	r3, [r7, #4]
 800cdf4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cdf6:	687b      	ldr	r3, [r7, #4]
 800cdf8:	697a      	ldr	r2, [r7, #20]
 800cdfa:	621a      	str	r2, [r3, #32]
}
 800cdfc:	bf00      	nop
 800cdfe:	371c      	adds	r7, #28
 800ce00:	46bd      	mov	sp, r7
 800ce02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce06:	4770      	bx	lr
 800ce08:	40010000 	.word	0x40010000
 800ce0c:	40010400 	.word	0x40010400

0800ce10 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800ce10:	b480      	push	{r7}
 800ce12:	b087      	sub	sp, #28
 800ce14:	af00      	add	r7, sp, #0
 800ce16:	6078      	str	r0, [r7, #4]
 800ce18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800ce1a:	687b      	ldr	r3, [r7, #4]
 800ce1c:	6a1b      	ldr	r3, [r3, #32]
 800ce1e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800ce22:	687b      	ldr	r3, [r7, #4]
 800ce24:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ce26:	687b      	ldr	r3, [r7, #4]
 800ce28:	6a1b      	ldr	r3, [r3, #32]
 800ce2a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ce2c:	687b      	ldr	r3, [r7, #4]
 800ce2e:	685b      	ldr	r3, [r3, #4]
 800ce30:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ce32:	687b      	ldr	r3, [r7, #4]
 800ce34:	69db      	ldr	r3, [r3, #28]
 800ce36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800ce38:	68fb      	ldr	r3, [r7, #12]
 800ce3a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ce3e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800ce40:	68fb      	ldr	r3, [r7, #12]
 800ce42:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ce46:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ce48:	683b      	ldr	r3, [r7, #0]
 800ce4a:	681b      	ldr	r3, [r3, #0]
 800ce4c:	021b      	lsls	r3, r3, #8
 800ce4e:	68fa      	ldr	r2, [r7, #12]
 800ce50:	4313      	orrs	r3, r2
 800ce52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800ce54:	693b      	ldr	r3, [r7, #16]
 800ce56:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800ce5a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800ce5c:	683b      	ldr	r3, [r7, #0]
 800ce5e:	689b      	ldr	r3, [r3, #8]
 800ce60:	031b      	lsls	r3, r3, #12
 800ce62:	693a      	ldr	r2, [r7, #16]
 800ce64:	4313      	orrs	r3, r2
 800ce66:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ce68:	687b      	ldr	r3, [r7, #4]
 800ce6a:	4a12      	ldr	r2, [pc, #72]	; (800ceb4 <TIM_OC4_SetConfig+0xa4>)
 800ce6c:	4293      	cmp	r3, r2
 800ce6e:	d003      	beq.n	800ce78 <TIM_OC4_SetConfig+0x68>
 800ce70:	687b      	ldr	r3, [r7, #4]
 800ce72:	4a11      	ldr	r2, [pc, #68]	; (800ceb8 <TIM_OC4_SetConfig+0xa8>)
 800ce74:	4293      	cmp	r3, r2
 800ce76:	d109      	bne.n	800ce8c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800ce78:	697b      	ldr	r3, [r7, #20]
 800ce7a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800ce7e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800ce80:	683b      	ldr	r3, [r7, #0]
 800ce82:	695b      	ldr	r3, [r3, #20]
 800ce84:	019b      	lsls	r3, r3, #6
 800ce86:	697a      	ldr	r2, [r7, #20]
 800ce88:	4313      	orrs	r3, r2
 800ce8a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ce8c:	687b      	ldr	r3, [r7, #4]
 800ce8e:	697a      	ldr	r2, [r7, #20]
 800ce90:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800ce92:	687b      	ldr	r3, [r7, #4]
 800ce94:	68fa      	ldr	r2, [r7, #12]
 800ce96:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800ce98:	683b      	ldr	r3, [r7, #0]
 800ce9a:	685a      	ldr	r2, [r3, #4]
 800ce9c:	687b      	ldr	r3, [r7, #4]
 800ce9e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cea0:	687b      	ldr	r3, [r7, #4]
 800cea2:	693a      	ldr	r2, [r7, #16]
 800cea4:	621a      	str	r2, [r3, #32]
}
 800cea6:	bf00      	nop
 800cea8:	371c      	adds	r7, #28
 800ceaa:	46bd      	mov	sp, r7
 800ceac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ceb0:	4770      	bx	lr
 800ceb2:	bf00      	nop
 800ceb4:	40010000 	.word	0x40010000
 800ceb8:	40010400 	.word	0x40010400

0800cebc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800cebc:	b480      	push	{r7}
 800cebe:	b087      	sub	sp, #28
 800cec0:	af00      	add	r7, sp, #0
 800cec2:	60f8      	str	r0, [r7, #12]
 800cec4:	60b9      	str	r1, [r7, #8]
 800cec6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800cec8:	68bb      	ldr	r3, [r7, #8]
 800ceca:	f003 031f 	and.w	r3, r3, #31
 800cece:	2201      	movs	r2, #1
 800ced0:	fa02 f303 	lsl.w	r3, r2, r3
 800ced4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800ced6:	68fb      	ldr	r3, [r7, #12]
 800ced8:	6a1a      	ldr	r2, [r3, #32]
 800ceda:	697b      	ldr	r3, [r7, #20]
 800cedc:	43db      	mvns	r3, r3
 800cede:	401a      	ands	r2, r3
 800cee0:	68fb      	ldr	r3, [r7, #12]
 800cee2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800cee4:	68fb      	ldr	r3, [r7, #12]
 800cee6:	6a1a      	ldr	r2, [r3, #32]
 800cee8:	68bb      	ldr	r3, [r7, #8]
 800ceea:	f003 031f 	and.w	r3, r3, #31
 800ceee:	6879      	ldr	r1, [r7, #4]
 800cef0:	fa01 f303 	lsl.w	r3, r1, r3
 800cef4:	431a      	orrs	r2, r3
 800cef6:	68fb      	ldr	r3, [r7, #12]
 800cef8:	621a      	str	r2, [r3, #32]
}
 800cefa:	bf00      	nop
 800cefc:	371c      	adds	r7, #28
 800cefe:	46bd      	mov	sp, r7
 800cf00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf04:	4770      	bx	lr
	...

0800cf08 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800cf08:	b480      	push	{r7}
 800cf0a:	b085      	sub	sp, #20
 800cf0c:	af00      	add	r7, sp, #0
 800cf0e:	6078      	str	r0, [r7, #4]
 800cf10:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800cf12:	687b      	ldr	r3, [r7, #4]
 800cf14:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800cf18:	2b01      	cmp	r3, #1
 800cf1a:	d101      	bne.n	800cf20 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800cf1c:	2302      	movs	r3, #2
 800cf1e:	e05a      	b.n	800cfd6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800cf20:	687b      	ldr	r3, [r7, #4]
 800cf22:	2201      	movs	r2, #1
 800cf24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cf28:	687b      	ldr	r3, [r7, #4]
 800cf2a:	2202      	movs	r2, #2
 800cf2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800cf30:	687b      	ldr	r3, [r7, #4]
 800cf32:	681b      	ldr	r3, [r3, #0]
 800cf34:	685b      	ldr	r3, [r3, #4]
 800cf36:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800cf38:	687b      	ldr	r3, [r7, #4]
 800cf3a:	681b      	ldr	r3, [r3, #0]
 800cf3c:	689b      	ldr	r3, [r3, #8]
 800cf3e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800cf40:	68fb      	ldr	r3, [r7, #12]
 800cf42:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800cf46:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800cf48:	683b      	ldr	r3, [r7, #0]
 800cf4a:	681b      	ldr	r3, [r3, #0]
 800cf4c:	68fa      	ldr	r2, [r7, #12]
 800cf4e:	4313      	orrs	r3, r2
 800cf50:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800cf52:	687b      	ldr	r3, [r7, #4]
 800cf54:	681b      	ldr	r3, [r3, #0]
 800cf56:	68fa      	ldr	r2, [r7, #12]
 800cf58:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800cf5a:	687b      	ldr	r3, [r7, #4]
 800cf5c:	681b      	ldr	r3, [r3, #0]
 800cf5e:	4a21      	ldr	r2, [pc, #132]	; (800cfe4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800cf60:	4293      	cmp	r3, r2
 800cf62:	d022      	beq.n	800cfaa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800cf64:	687b      	ldr	r3, [r7, #4]
 800cf66:	681b      	ldr	r3, [r3, #0]
 800cf68:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800cf6c:	d01d      	beq.n	800cfaa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800cf6e:	687b      	ldr	r3, [r7, #4]
 800cf70:	681b      	ldr	r3, [r3, #0]
 800cf72:	4a1d      	ldr	r2, [pc, #116]	; (800cfe8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800cf74:	4293      	cmp	r3, r2
 800cf76:	d018      	beq.n	800cfaa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800cf78:	687b      	ldr	r3, [r7, #4]
 800cf7a:	681b      	ldr	r3, [r3, #0]
 800cf7c:	4a1b      	ldr	r2, [pc, #108]	; (800cfec <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800cf7e:	4293      	cmp	r3, r2
 800cf80:	d013      	beq.n	800cfaa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800cf82:	687b      	ldr	r3, [r7, #4]
 800cf84:	681b      	ldr	r3, [r3, #0]
 800cf86:	4a1a      	ldr	r2, [pc, #104]	; (800cff0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800cf88:	4293      	cmp	r3, r2
 800cf8a:	d00e      	beq.n	800cfaa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800cf8c:	687b      	ldr	r3, [r7, #4]
 800cf8e:	681b      	ldr	r3, [r3, #0]
 800cf90:	4a18      	ldr	r2, [pc, #96]	; (800cff4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800cf92:	4293      	cmp	r3, r2
 800cf94:	d009      	beq.n	800cfaa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800cf96:	687b      	ldr	r3, [r7, #4]
 800cf98:	681b      	ldr	r3, [r3, #0]
 800cf9a:	4a17      	ldr	r2, [pc, #92]	; (800cff8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800cf9c:	4293      	cmp	r3, r2
 800cf9e:	d004      	beq.n	800cfaa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800cfa0:	687b      	ldr	r3, [r7, #4]
 800cfa2:	681b      	ldr	r3, [r3, #0]
 800cfa4:	4a15      	ldr	r2, [pc, #84]	; (800cffc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800cfa6:	4293      	cmp	r3, r2
 800cfa8:	d10c      	bne.n	800cfc4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800cfaa:	68bb      	ldr	r3, [r7, #8]
 800cfac:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800cfb0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800cfb2:	683b      	ldr	r3, [r7, #0]
 800cfb4:	685b      	ldr	r3, [r3, #4]
 800cfb6:	68ba      	ldr	r2, [r7, #8]
 800cfb8:	4313      	orrs	r3, r2
 800cfba:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800cfbc:	687b      	ldr	r3, [r7, #4]
 800cfbe:	681b      	ldr	r3, [r3, #0]
 800cfc0:	68ba      	ldr	r2, [r7, #8]
 800cfc2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800cfc4:	687b      	ldr	r3, [r7, #4]
 800cfc6:	2201      	movs	r2, #1
 800cfc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800cfcc:	687b      	ldr	r3, [r7, #4]
 800cfce:	2200      	movs	r2, #0
 800cfd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800cfd4:	2300      	movs	r3, #0
}
 800cfd6:	4618      	mov	r0, r3
 800cfd8:	3714      	adds	r7, #20
 800cfda:	46bd      	mov	sp, r7
 800cfdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfe0:	4770      	bx	lr
 800cfe2:	bf00      	nop
 800cfe4:	40010000 	.word	0x40010000
 800cfe8:	40000400 	.word	0x40000400
 800cfec:	40000800 	.word	0x40000800
 800cff0:	40000c00 	.word	0x40000c00
 800cff4:	40010400 	.word	0x40010400
 800cff8:	40014000 	.word	0x40014000
 800cffc:	40001800 	.word	0x40001800

0800d000 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800d000:	b480      	push	{r7}
 800d002:	b085      	sub	sp, #20
 800d004:	af00      	add	r7, sp, #0
 800d006:	6078      	str	r0, [r7, #4]
 800d008:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800d00a:	2300      	movs	r3, #0
 800d00c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800d00e:	687b      	ldr	r3, [r7, #4]
 800d010:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d014:	2b01      	cmp	r3, #1
 800d016:	d101      	bne.n	800d01c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800d018:	2302      	movs	r3, #2
 800d01a:	e03d      	b.n	800d098 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800d01c:	687b      	ldr	r3, [r7, #4]
 800d01e:	2201      	movs	r2, #1
 800d020:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800d024:	68fb      	ldr	r3, [r7, #12]
 800d026:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800d02a:	683b      	ldr	r3, [r7, #0]
 800d02c:	68db      	ldr	r3, [r3, #12]
 800d02e:	4313      	orrs	r3, r2
 800d030:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800d032:	68fb      	ldr	r3, [r7, #12]
 800d034:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800d038:	683b      	ldr	r3, [r7, #0]
 800d03a:	689b      	ldr	r3, [r3, #8]
 800d03c:	4313      	orrs	r3, r2
 800d03e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800d040:	68fb      	ldr	r3, [r7, #12]
 800d042:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800d046:	683b      	ldr	r3, [r7, #0]
 800d048:	685b      	ldr	r3, [r3, #4]
 800d04a:	4313      	orrs	r3, r2
 800d04c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800d04e:	68fb      	ldr	r3, [r7, #12]
 800d050:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800d054:	683b      	ldr	r3, [r7, #0]
 800d056:	681b      	ldr	r3, [r3, #0]
 800d058:	4313      	orrs	r3, r2
 800d05a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800d05c:	68fb      	ldr	r3, [r7, #12]
 800d05e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800d062:	683b      	ldr	r3, [r7, #0]
 800d064:	691b      	ldr	r3, [r3, #16]
 800d066:	4313      	orrs	r3, r2
 800d068:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800d06a:	68fb      	ldr	r3, [r7, #12]
 800d06c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800d070:	683b      	ldr	r3, [r7, #0]
 800d072:	695b      	ldr	r3, [r3, #20]
 800d074:	4313      	orrs	r3, r2
 800d076:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800d078:	68fb      	ldr	r3, [r7, #12]
 800d07a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800d07e:	683b      	ldr	r3, [r7, #0]
 800d080:	69db      	ldr	r3, [r3, #28]
 800d082:	4313      	orrs	r3, r2
 800d084:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800d086:	687b      	ldr	r3, [r7, #4]
 800d088:	681b      	ldr	r3, [r3, #0]
 800d08a:	68fa      	ldr	r2, [r7, #12]
 800d08c:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800d08e:	687b      	ldr	r3, [r7, #4]
 800d090:	2200      	movs	r2, #0
 800d092:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800d096:	2300      	movs	r3, #0
}
 800d098:	4618      	mov	r0, r3
 800d09a:	3714      	adds	r7, #20
 800d09c:	46bd      	mov	sp, r7
 800d09e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0a2:	4770      	bx	lr

0800d0a4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800d0a4:	b480      	push	{r7}
 800d0a6:	b083      	sub	sp, #12
 800d0a8:	af00      	add	r7, sp, #0
 800d0aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800d0ac:	bf00      	nop
 800d0ae:	370c      	adds	r7, #12
 800d0b0:	46bd      	mov	sp, r7
 800d0b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0b6:	4770      	bx	lr

0800d0b8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800d0b8:	b480      	push	{r7}
 800d0ba:	b083      	sub	sp, #12
 800d0bc:	af00      	add	r7, sp, #0
 800d0be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800d0c0:	bf00      	nop
 800d0c2:	370c      	adds	r7, #12
 800d0c4:	46bd      	mov	sp, r7
 800d0c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0ca:	4770      	bx	lr

0800d0cc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800d0cc:	b580      	push	{r7, lr}
 800d0ce:	b082      	sub	sp, #8
 800d0d0:	af00      	add	r7, sp, #0
 800d0d2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800d0d4:	687b      	ldr	r3, [r7, #4]
 800d0d6:	2b00      	cmp	r3, #0
 800d0d8:	d101      	bne.n	800d0de <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800d0da:	2301      	movs	r3, #1
 800d0dc:	e03f      	b.n	800d15e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800d0de:	687b      	ldr	r3, [r7, #4]
 800d0e0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800d0e4:	b2db      	uxtb	r3, r3
 800d0e6:	2b00      	cmp	r3, #0
 800d0e8:	d106      	bne.n	800d0f8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800d0ea:	687b      	ldr	r3, [r7, #4]
 800d0ec:	2200      	movs	r2, #0
 800d0ee:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800d0f2:	6878      	ldr	r0, [r7, #4]
 800d0f4:	f7f8 fabc 	bl	8005670 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800d0f8:	687b      	ldr	r3, [r7, #4]
 800d0fa:	2224      	movs	r2, #36	; 0x24
 800d0fc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800d100:	687b      	ldr	r3, [r7, #4]
 800d102:	681b      	ldr	r3, [r3, #0]
 800d104:	68da      	ldr	r2, [r3, #12]
 800d106:	687b      	ldr	r3, [r7, #4]
 800d108:	681b      	ldr	r3, [r3, #0]
 800d10a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800d10e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800d110:	6878      	ldr	r0, [r7, #4]
 800d112:	f000 f829 	bl	800d168 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800d116:	687b      	ldr	r3, [r7, #4]
 800d118:	681b      	ldr	r3, [r3, #0]
 800d11a:	691a      	ldr	r2, [r3, #16]
 800d11c:	687b      	ldr	r3, [r7, #4]
 800d11e:	681b      	ldr	r3, [r3, #0]
 800d120:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800d124:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800d126:	687b      	ldr	r3, [r7, #4]
 800d128:	681b      	ldr	r3, [r3, #0]
 800d12a:	695a      	ldr	r2, [r3, #20]
 800d12c:	687b      	ldr	r3, [r7, #4]
 800d12e:	681b      	ldr	r3, [r3, #0]
 800d130:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800d134:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800d136:	687b      	ldr	r3, [r7, #4]
 800d138:	681b      	ldr	r3, [r3, #0]
 800d13a:	68da      	ldr	r2, [r3, #12]
 800d13c:	687b      	ldr	r3, [r7, #4]
 800d13e:	681b      	ldr	r3, [r3, #0]
 800d140:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800d144:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d146:	687b      	ldr	r3, [r7, #4]
 800d148:	2200      	movs	r2, #0
 800d14a:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800d14c:	687b      	ldr	r3, [r7, #4]
 800d14e:	2220      	movs	r2, #32
 800d150:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800d154:	687b      	ldr	r3, [r7, #4]
 800d156:	2220      	movs	r2, #32
 800d158:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800d15c:	2300      	movs	r3, #0
}
 800d15e:	4618      	mov	r0, r3
 800d160:	3708      	adds	r7, #8
 800d162:	46bd      	mov	sp, r7
 800d164:	bd80      	pop	{r7, pc}
	...

0800d168 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800d168:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d16c:	b085      	sub	sp, #20
 800d16e:	af00      	add	r7, sp, #0
 800d170:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800d172:	687b      	ldr	r3, [r7, #4]
 800d174:	681b      	ldr	r3, [r3, #0]
 800d176:	691b      	ldr	r3, [r3, #16]
 800d178:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800d17c:	687b      	ldr	r3, [r7, #4]
 800d17e:	68da      	ldr	r2, [r3, #12]
 800d180:	687b      	ldr	r3, [r7, #4]
 800d182:	681b      	ldr	r3, [r3, #0]
 800d184:	430a      	orrs	r2, r1
 800d186:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800d188:	687b      	ldr	r3, [r7, #4]
 800d18a:	689a      	ldr	r2, [r3, #8]
 800d18c:	687b      	ldr	r3, [r7, #4]
 800d18e:	691b      	ldr	r3, [r3, #16]
 800d190:	431a      	orrs	r2, r3
 800d192:	687b      	ldr	r3, [r7, #4]
 800d194:	695b      	ldr	r3, [r3, #20]
 800d196:	431a      	orrs	r2, r3
 800d198:	687b      	ldr	r3, [r7, #4]
 800d19a:	69db      	ldr	r3, [r3, #28]
 800d19c:	4313      	orrs	r3, r2
 800d19e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800d1a0:	687b      	ldr	r3, [r7, #4]
 800d1a2:	681b      	ldr	r3, [r3, #0]
 800d1a4:	68db      	ldr	r3, [r3, #12]
 800d1a6:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800d1aa:	f023 030c 	bic.w	r3, r3, #12
 800d1ae:	687a      	ldr	r2, [r7, #4]
 800d1b0:	6812      	ldr	r2, [r2, #0]
 800d1b2:	68f9      	ldr	r1, [r7, #12]
 800d1b4:	430b      	orrs	r3, r1
 800d1b6:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800d1b8:	687b      	ldr	r3, [r7, #4]
 800d1ba:	681b      	ldr	r3, [r3, #0]
 800d1bc:	695b      	ldr	r3, [r3, #20]
 800d1be:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800d1c2:	687b      	ldr	r3, [r7, #4]
 800d1c4:	699a      	ldr	r2, [r3, #24]
 800d1c6:	687b      	ldr	r3, [r7, #4]
 800d1c8:	681b      	ldr	r3, [r3, #0]
 800d1ca:	430a      	orrs	r2, r1
 800d1cc:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800d1ce:	687b      	ldr	r3, [r7, #4]
 800d1d0:	69db      	ldr	r3, [r3, #28]
 800d1d2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d1d6:	f040 818b 	bne.w	800d4f0 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800d1da:	687b      	ldr	r3, [r7, #4]
 800d1dc:	681b      	ldr	r3, [r3, #0]
 800d1de:	4ac1      	ldr	r2, [pc, #772]	; (800d4e4 <UART_SetConfig+0x37c>)
 800d1e0:	4293      	cmp	r3, r2
 800d1e2:	d005      	beq.n	800d1f0 <UART_SetConfig+0x88>
 800d1e4:	687b      	ldr	r3, [r7, #4]
 800d1e6:	681b      	ldr	r3, [r3, #0]
 800d1e8:	4abf      	ldr	r2, [pc, #764]	; (800d4e8 <UART_SetConfig+0x380>)
 800d1ea:	4293      	cmp	r3, r2
 800d1ec:	f040 80bd 	bne.w	800d36a <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800d1f0:	f7fc fbcc 	bl	800998c <HAL_RCC_GetPCLK2Freq>
 800d1f4:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800d1f6:	68bb      	ldr	r3, [r7, #8]
 800d1f8:	461d      	mov	r5, r3
 800d1fa:	f04f 0600 	mov.w	r6, #0
 800d1fe:	46a8      	mov	r8, r5
 800d200:	46b1      	mov	r9, r6
 800d202:	eb18 0308 	adds.w	r3, r8, r8
 800d206:	eb49 0409 	adc.w	r4, r9, r9
 800d20a:	4698      	mov	r8, r3
 800d20c:	46a1      	mov	r9, r4
 800d20e:	eb18 0805 	adds.w	r8, r8, r5
 800d212:	eb49 0906 	adc.w	r9, r9, r6
 800d216:	f04f 0100 	mov.w	r1, #0
 800d21a:	f04f 0200 	mov.w	r2, #0
 800d21e:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800d222:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800d226:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800d22a:	4688      	mov	r8, r1
 800d22c:	4691      	mov	r9, r2
 800d22e:	eb18 0005 	adds.w	r0, r8, r5
 800d232:	eb49 0106 	adc.w	r1, r9, r6
 800d236:	687b      	ldr	r3, [r7, #4]
 800d238:	685b      	ldr	r3, [r3, #4]
 800d23a:	461d      	mov	r5, r3
 800d23c:	f04f 0600 	mov.w	r6, #0
 800d240:	196b      	adds	r3, r5, r5
 800d242:	eb46 0406 	adc.w	r4, r6, r6
 800d246:	461a      	mov	r2, r3
 800d248:	4623      	mov	r3, r4
 800d24a:	f7f3 fd35 	bl	8000cb8 <__aeabi_uldivmod>
 800d24e:	4603      	mov	r3, r0
 800d250:	460c      	mov	r4, r1
 800d252:	461a      	mov	r2, r3
 800d254:	4ba5      	ldr	r3, [pc, #660]	; (800d4ec <UART_SetConfig+0x384>)
 800d256:	fba3 2302 	umull	r2, r3, r3, r2
 800d25a:	095b      	lsrs	r3, r3, #5
 800d25c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800d260:	68bb      	ldr	r3, [r7, #8]
 800d262:	461d      	mov	r5, r3
 800d264:	f04f 0600 	mov.w	r6, #0
 800d268:	46a9      	mov	r9, r5
 800d26a:	46b2      	mov	sl, r6
 800d26c:	eb19 0309 	adds.w	r3, r9, r9
 800d270:	eb4a 040a 	adc.w	r4, sl, sl
 800d274:	4699      	mov	r9, r3
 800d276:	46a2      	mov	sl, r4
 800d278:	eb19 0905 	adds.w	r9, r9, r5
 800d27c:	eb4a 0a06 	adc.w	sl, sl, r6
 800d280:	f04f 0100 	mov.w	r1, #0
 800d284:	f04f 0200 	mov.w	r2, #0
 800d288:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800d28c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800d290:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800d294:	4689      	mov	r9, r1
 800d296:	4692      	mov	sl, r2
 800d298:	eb19 0005 	adds.w	r0, r9, r5
 800d29c:	eb4a 0106 	adc.w	r1, sl, r6
 800d2a0:	687b      	ldr	r3, [r7, #4]
 800d2a2:	685b      	ldr	r3, [r3, #4]
 800d2a4:	461d      	mov	r5, r3
 800d2a6:	f04f 0600 	mov.w	r6, #0
 800d2aa:	196b      	adds	r3, r5, r5
 800d2ac:	eb46 0406 	adc.w	r4, r6, r6
 800d2b0:	461a      	mov	r2, r3
 800d2b2:	4623      	mov	r3, r4
 800d2b4:	f7f3 fd00 	bl	8000cb8 <__aeabi_uldivmod>
 800d2b8:	4603      	mov	r3, r0
 800d2ba:	460c      	mov	r4, r1
 800d2bc:	461a      	mov	r2, r3
 800d2be:	4b8b      	ldr	r3, [pc, #556]	; (800d4ec <UART_SetConfig+0x384>)
 800d2c0:	fba3 1302 	umull	r1, r3, r3, r2
 800d2c4:	095b      	lsrs	r3, r3, #5
 800d2c6:	2164      	movs	r1, #100	; 0x64
 800d2c8:	fb01 f303 	mul.w	r3, r1, r3
 800d2cc:	1ad3      	subs	r3, r2, r3
 800d2ce:	00db      	lsls	r3, r3, #3
 800d2d0:	3332      	adds	r3, #50	; 0x32
 800d2d2:	4a86      	ldr	r2, [pc, #536]	; (800d4ec <UART_SetConfig+0x384>)
 800d2d4:	fba2 2303 	umull	r2, r3, r2, r3
 800d2d8:	095b      	lsrs	r3, r3, #5
 800d2da:	005b      	lsls	r3, r3, #1
 800d2dc:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800d2e0:	4498      	add	r8, r3
 800d2e2:	68bb      	ldr	r3, [r7, #8]
 800d2e4:	461d      	mov	r5, r3
 800d2e6:	f04f 0600 	mov.w	r6, #0
 800d2ea:	46a9      	mov	r9, r5
 800d2ec:	46b2      	mov	sl, r6
 800d2ee:	eb19 0309 	adds.w	r3, r9, r9
 800d2f2:	eb4a 040a 	adc.w	r4, sl, sl
 800d2f6:	4699      	mov	r9, r3
 800d2f8:	46a2      	mov	sl, r4
 800d2fa:	eb19 0905 	adds.w	r9, r9, r5
 800d2fe:	eb4a 0a06 	adc.w	sl, sl, r6
 800d302:	f04f 0100 	mov.w	r1, #0
 800d306:	f04f 0200 	mov.w	r2, #0
 800d30a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800d30e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800d312:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800d316:	4689      	mov	r9, r1
 800d318:	4692      	mov	sl, r2
 800d31a:	eb19 0005 	adds.w	r0, r9, r5
 800d31e:	eb4a 0106 	adc.w	r1, sl, r6
 800d322:	687b      	ldr	r3, [r7, #4]
 800d324:	685b      	ldr	r3, [r3, #4]
 800d326:	461d      	mov	r5, r3
 800d328:	f04f 0600 	mov.w	r6, #0
 800d32c:	196b      	adds	r3, r5, r5
 800d32e:	eb46 0406 	adc.w	r4, r6, r6
 800d332:	461a      	mov	r2, r3
 800d334:	4623      	mov	r3, r4
 800d336:	f7f3 fcbf 	bl	8000cb8 <__aeabi_uldivmod>
 800d33a:	4603      	mov	r3, r0
 800d33c:	460c      	mov	r4, r1
 800d33e:	461a      	mov	r2, r3
 800d340:	4b6a      	ldr	r3, [pc, #424]	; (800d4ec <UART_SetConfig+0x384>)
 800d342:	fba3 1302 	umull	r1, r3, r3, r2
 800d346:	095b      	lsrs	r3, r3, #5
 800d348:	2164      	movs	r1, #100	; 0x64
 800d34a:	fb01 f303 	mul.w	r3, r1, r3
 800d34e:	1ad3      	subs	r3, r2, r3
 800d350:	00db      	lsls	r3, r3, #3
 800d352:	3332      	adds	r3, #50	; 0x32
 800d354:	4a65      	ldr	r2, [pc, #404]	; (800d4ec <UART_SetConfig+0x384>)
 800d356:	fba2 2303 	umull	r2, r3, r2, r3
 800d35a:	095b      	lsrs	r3, r3, #5
 800d35c:	f003 0207 	and.w	r2, r3, #7
 800d360:	687b      	ldr	r3, [r7, #4]
 800d362:	681b      	ldr	r3, [r3, #0]
 800d364:	4442      	add	r2, r8
 800d366:	609a      	str	r2, [r3, #8]
 800d368:	e26f      	b.n	800d84a <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800d36a:	f7fc fafb 	bl	8009964 <HAL_RCC_GetPCLK1Freq>
 800d36e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800d370:	68bb      	ldr	r3, [r7, #8]
 800d372:	461d      	mov	r5, r3
 800d374:	f04f 0600 	mov.w	r6, #0
 800d378:	46a8      	mov	r8, r5
 800d37a:	46b1      	mov	r9, r6
 800d37c:	eb18 0308 	adds.w	r3, r8, r8
 800d380:	eb49 0409 	adc.w	r4, r9, r9
 800d384:	4698      	mov	r8, r3
 800d386:	46a1      	mov	r9, r4
 800d388:	eb18 0805 	adds.w	r8, r8, r5
 800d38c:	eb49 0906 	adc.w	r9, r9, r6
 800d390:	f04f 0100 	mov.w	r1, #0
 800d394:	f04f 0200 	mov.w	r2, #0
 800d398:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800d39c:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800d3a0:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800d3a4:	4688      	mov	r8, r1
 800d3a6:	4691      	mov	r9, r2
 800d3a8:	eb18 0005 	adds.w	r0, r8, r5
 800d3ac:	eb49 0106 	adc.w	r1, r9, r6
 800d3b0:	687b      	ldr	r3, [r7, #4]
 800d3b2:	685b      	ldr	r3, [r3, #4]
 800d3b4:	461d      	mov	r5, r3
 800d3b6:	f04f 0600 	mov.w	r6, #0
 800d3ba:	196b      	adds	r3, r5, r5
 800d3bc:	eb46 0406 	adc.w	r4, r6, r6
 800d3c0:	461a      	mov	r2, r3
 800d3c2:	4623      	mov	r3, r4
 800d3c4:	f7f3 fc78 	bl	8000cb8 <__aeabi_uldivmod>
 800d3c8:	4603      	mov	r3, r0
 800d3ca:	460c      	mov	r4, r1
 800d3cc:	461a      	mov	r2, r3
 800d3ce:	4b47      	ldr	r3, [pc, #284]	; (800d4ec <UART_SetConfig+0x384>)
 800d3d0:	fba3 2302 	umull	r2, r3, r3, r2
 800d3d4:	095b      	lsrs	r3, r3, #5
 800d3d6:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800d3da:	68bb      	ldr	r3, [r7, #8]
 800d3dc:	461d      	mov	r5, r3
 800d3de:	f04f 0600 	mov.w	r6, #0
 800d3e2:	46a9      	mov	r9, r5
 800d3e4:	46b2      	mov	sl, r6
 800d3e6:	eb19 0309 	adds.w	r3, r9, r9
 800d3ea:	eb4a 040a 	adc.w	r4, sl, sl
 800d3ee:	4699      	mov	r9, r3
 800d3f0:	46a2      	mov	sl, r4
 800d3f2:	eb19 0905 	adds.w	r9, r9, r5
 800d3f6:	eb4a 0a06 	adc.w	sl, sl, r6
 800d3fa:	f04f 0100 	mov.w	r1, #0
 800d3fe:	f04f 0200 	mov.w	r2, #0
 800d402:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800d406:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800d40a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800d40e:	4689      	mov	r9, r1
 800d410:	4692      	mov	sl, r2
 800d412:	eb19 0005 	adds.w	r0, r9, r5
 800d416:	eb4a 0106 	adc.w	r1, sl, r6
 800d41a:	687b      	ldr	r3, [r7, #4]
 800d41c:	685b      	ldr	r3, [r3, #4]
 800d41e:	461d      	mov	r5, r3
 800d420:	f04f 0600 	mov.w	r6, #0
 800d424:	196b      	adds	r3, r5, r5
 800d426:	eb46 0406 	adc.w	r4, r6, r6
 800d42a:	461a      	mov	r2, r3
 800d42c:	4623      	mov	r3, r4
 800d42e:	f7f3 fc43 	bl	8000cb8 <__aeabi_uldivmod>
 800d432:	4603      	mov	r3, r0
 800d434:	460c      	mov	r4, r1
 800d436:	461a      	mov	r2, r3
 800d438:	4b2c      	ldr	r3, [pc, #176]	; (800d4ec <UART_SetConfig+0x384>)
 800d43a:	fba3 1302 	umull	r1, r3, r3, r2
 800d43e:	095b      	lsrs	r3, r3, #5
 800d440:	2164      	movs	r1, #100	; 0x64
 800d442:	fb01 f303 	mul.w	r3, r1, r3
 800d446:	1ad3      	subs	r3, r2, r3
 800d448:	00db      	lsls	r3, r3, #3
 800d44a:	3332      	adds	r3, #50	; 0x32
 800d44c:	4a27      	ldr	r2, [pc, #156]	; (800d4ec <UART_SetConfig+0x384>)
 800d44e:	fba2 2303 	umull	r2, r3, r2, r3
 800d452:	095b      	lsrs	r3, r3, #5
 800d454:	005b      	lsls	r3, r3, #1
 800d456:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800d45a:	4498      	add	r8, r3
 800d45c:	68bb      	ldr	r3, [r7, #8]
 800d45e:	461d      	mov	r5, r3
 800d460:	f04f 0600 	mov.w	r6, #0
 800d464:	46a9      	mov	r9, r5
 800d466:	46b2      	mov	sl, r6
 800d468:	eb19 0309 	adds.w	r3, r9, r9
 800d46c:	eb4a 040a 	adc.w	r4, sl, sl
 800d470:	4699      	mov	r9, r3
 800d472:	46a2      	mov	sl, r4
 800d474:	eb19 0905 	adds.w	r9, r9, r5
 800d478:	eb4a 0a06 	adc.w	sl, sl, r6
 800d47c:	f04f 0100 	mov.w	r1, #0
 800d480:	f04f 0200 	mov.w	r2, #0
 800d484:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800d488:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800d48c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800d490:	4689      	mov	r9, r1
 800d492:	4692      	mov	sl, r2
 800d494:	eb19 0005 	adds.w	r0, r9, r5
 800d498:	eb4a 0106 	adc.w	r1, sl, r6
 800d49c:	687b      	ldr	r3, [r7, #4]
 800d49e:	685b      	ldr	r3, [r3, #4]
 800d4a0:	461d      	mov	r5, r3
 800d4a2:	f04f 0600 	mov.w	r6, #0
 800d4a6:	196b      	adds	r3, r5, r5
 800d4a8:	eb46 0406 	adc.w	r4, r6, r6
 800d4ac:	461a      	mov	r2, r3
 800d4ae:	4623      	mov	r3, r4
 800d4b0:	f7f3 fc02 	bl	8000cb8 <__aeabi_uldivmod>
 800d4b4:	4603      	mov	r3, r0
 800d4b6:	460c      	mov	r4, r1
 800d4b8:	461a      	mov	r2, r3
 800d4ba:	4b0c      	ldr	r3, [pc, #48]	; (800d4ec <UART_SetConfig+0x384>)
 800d4bc:	fba3 1302 	umull	r1, r3, r3, r2
 800d4c0:	095b      	lsrs	r3, r3, #5
 800d4c2:	2164      	movs	r1, #100	; 0x64
 800d4c4:	fb01 f303 	mul.w	r3, r1, r3
 800d4c8:	1ad3      	subs	r3, r2, r3
 800d4ca:	00db      	lsls	r3, r3, #3
 800d4cc:	3332      	adds	r3, #50	; 0x32
 800d4ce:	4a07      	ldr	r2, [pc, #28]	; (800d4ec <UART_SetConfig+0x384>)
 800d4d0:	fba2 2303 	umull	r2, r3, r2, r3
 800d4d4:	095b      	lsrs	r3, r3, #5
 800d4d6:	f003 0207 	and.w	r2, r3, #7
 800d4da:	687b      	ldr	r3, [r7, #4]
 800d4dc:	681b      	ldr	r3, [r3, #0]
 800d4de:	4442      	add	r2, r8
 800d4e0:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800d4e2:	e1b2      	b.n	800d84a <UART_SetConfig+0x6e2>
 800d4e4:	40011000 	.word	0x40011000
 800d4e8:	40011400 	.word	0x40011400
 800d4ec:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800d4f0:	687b      	ldr	r3, [r7, #4]
 800d4f2:	681b      	ldr	r3, [r3, #0]
 800d4f4:	4ad7      	ldr	r2, [pc, #860]	; (800d854 <UART_SetConfig+0x6ec>)
 800d4f6:	4293      	cmp	r3, r2
 800d4f8:	d005      	beq.n	800d506 <UART_SetConfig+0x39e>
 800d4fa:	687b      	ldr	r3, [r7, #4]
 800d4fc:	681b      	ldr	r3, [r3, #0]
 800d4fe:	4ad6      	ldr	r2, [pc, #856]	; (800d858 <UART_SetConfig+0x6f0>)
 800d500:	4293      	cmp	r3, r2
 800d502:	f040 80d1 	bne.w	800d6a8 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 800d506:	f7fc fa41 	bl	800998c <HAL_RCC_GetPCLK2Freq>
 800d50a:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800d50c:	68bb      	ldr	r3, [r7, #8]
 800d50e:	469a      	mov	sl, r3
 800d510:	f04f 0b00 	mov.w	fp, #0
 800d514:	46d0      	mov	r8, sl
 800d516:	46d9      	mov	r9, fp
 800d518:	eb18 0308 	adds.w	r3, r8, r8
 800d51c:	eb49 0409 	adc.w	r4, r9, r9
 800d520:	4698      	mov	r8, r3
 800d522:	46a1      	mov	r9, r4
 800d524:	eb18 080a 	adds.w	r8, r8, sl
 800d528:	eb49 090b 	adc.w	r9, r9, fp
 800d52c:	f04f 0100 	mov.w	r1, #0
 800d530:	f04f 0200 	mov.w	r2, #0
 800d534:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800d538:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800d53c:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800d540:	4688      	mov	r8, r1
 800d542:	4691      	mov	r9, r2
 800d544:	eb1a 0508 	adds.w	r5, sl, r8
 800d548:	eb4b 0609 	adc.w	r6, fp, r9
 800d54c:	687b      	ldr	r3, [r7, #4]
 800d54e:	685b      	ldr	r3, [r3, #4]
 800d550:	4619      	mov	r1, r3
 800d552:	f04f 0200 	mov.w	r2, #0
 800d556:	f04f 0300 	mov.w	r3, #0
 800d55a:	f04f 0400 	mov.w	r4, #0
 800d55e:	0094      	lsls	r4, r2, #2
 800d560:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800d564:	008b      	lsls	r3, r1, #2
 800d566:	461a      	mov	r2, r3
 800d568:	4623      	mov	r3, r4
 800d56a:	4628      	mov	r0, r5
 800d56c:	4631      	mov	r1, r6
 800d56e:	f7f3 fba3 	bl	8000cb8 <__aeabi_uldivmod>
 800d572:	4603      	mov	r3, r0
 800d574:	460c      	mov	r4, r1
 800d576:	461a      	mov	r2, r3
 800d578:	4bb8      	ldr	r3, [pc, #736]	; (800d85c <UART_SetConfig+0x6f4>)
 800d57a:	fba3 2302 	umull	r2, r3, r3, r2
 800d57e:	095b      	lsrs	r3, r3, #5
 800d580:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800d584:	68bb      	ldr	r3, [r7, #8]
 800d586:	469b      	mov	fp, r3
 800d588:	f04f 0c00 	mov.w	ip, #0
 800d58c:	46d9      	mov	r9, fp
 800d58e:	46e2      	mov	sl, ip
 800d590:	eb19 0309 	adds.w	r3, r9, r9
 800d594:	eb4a 040a 	adc.w	r4, sl, sl
 800d598:	4699      	mov	r9, r3
 800d59a:	46a2      	mov	sl, r4
 800d59c:	eb19 090b 	adds.w	r9, r9, fp
 800d5a0:	eb4a 0a0c 	adc.w	sl, sl, ip
 800d5a4:	f04f 0100 	mov.w	r1, #0
 800d5a8:	f04f 0200 	mov.w	r2, #0
 800d5ac:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800d5b0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800d5b4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800d5b8:	4689      	mov	r9, r1
 800d5ba:	4692      	mov	sl, r2
 800d5bc:	eb1b 0509 	adds.w	r5, fp, r9
 800d5c0:	eb4c 060a 	adc.w	r6, ip, sl
 800d5c4:	687b      	ldr	r3, [r7, #4]
 800d5c6:	685b      	ldr	r3, [r3, #4]
 800d5c8:	4619      	mov	r1, r3
 800d5ca:	f04f 0200 	mov.w	r2, #0
 800d5ce:	f04f 0300 	mov.w	r3, #0
 800d5d2:	f04f 0400 	mov.w	r4, #0
 800d5d6:	0094      	lsls	r4, r2, #2
 800d5d8:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800d5dc:	008b      	lsls	r3, r1, #2
 800d5de:	461a      	mov	r2, r3
 800d5e0:	4623      	mov	r3, r4
 800d5e2:	4628      	mov	r0, r5
 800d5e4:	4631      	mov	r1, r6
 800d5e6:	f7f3 fb67 	bl	8000cb8 <__aeabi_uldivmod>
 800d5ea:	4603      	mov	r3, r0
 800d5ec:	460c      	mov	r4, r1
 800d5ee:	461a      	mov	r2, r3
 800d5f0:	4b9a      	ldr	r3, [pc, #616]	; (800d85c <UART_SetConfig+0x6f4>)
 800d5f2:	fba3 1302 	umull	r1, r3, r3, r2
 800d5f6:	095b      	lsrs	r3, r3, #5
 800d5f8:	2164      	movs	r1, #100	; 0x64
 800d5fa:	fb01 f303 	mul.w	r3, r1, r3
 800d5fe:	1ad3      	subs	r3, r2, r3
 800d600:	011b      	lsls	r3, r3, #4
 800d602:	3332      	adds	r3, #50	; 0x32
 800d604:	4a95      	ldr	r2, [pc, #596]	; (800d85c <UART_SetConfig+0x6f4>)
 800d606:	fba2 2303 	umull	r2, r3, r2, r3
 800d60a:	095b      	lsrs	r3, r3, #5
 800d60c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800d610:	4498      	add	r8, r3
 800d612:	68bb      	ldr	r3, [r7, #8]
 800d614:	469b      	mov	fp, r3
 800d616:	f04f 0c00 	mov.w	ip, #0
 800d61a:	46d9      	mov	r9, fp
 800d61c:	46e2      	mov	sl, ip
 800d61e:	eb19 0309 	adds.w	r3, r9, r9
 800d622:	eb4a 040a 	adc.w	r4, sl, sl
 800d626:	4699      	mov	r9, r3
 800d628:	46a2      	mov	sl, r4
 800d62a:	eb19 090b 	adds.w	r9, r9, fp
 800d62e:	eb4a 0a0c 	adc.w	sl, sl, ip
 800d632:	f04f 0100 	mov.w	r1, #0
 800d636:	f04f 0200 	mov.w	r2, #0
 800d63a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800d63e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800d642:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800d646:	4689      	mov	r9, r1
 800d648:	4692      	mov	sl, r2
 800d64a:	eb1b 0509 	adds.w	r5, fp, r9
 800d64e:	eb4c 060a 	adc.w	r6, ip, sl
 800d652:	687b      	ldr	r3, [r7, #4]
 800d654:	685b      	ldr	r3, [r3, #4]
 800d656:	4619      	mov	r1, r3
 800d658:	f04f 0200 	mov.w	r2, #0
 800d65c:	f04f 0300 	mov.w	r3, #0
 800d660:	f04f 0400 	mov.w	r4, #0
 800d664:	0094      	lsls	r4, r2, #2
 800d666:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800d66a:	008b      	lsls	r3, r1, #2
 800d66c:	461a      	mov	r2, r3
 800d66e:	4623      	mov	r3, r4
 800d670:	4628      	mov	r0, r5
 800d672:	4631      	mov	r1, r6
 800d674:	f7f3 fb20 	bl	8000cb8 <__aeabi_uldivmod>
 800d678:	4603      	mov	r3, r0
 800d67a:	460c      	mov	r4, r1
 800d67c:	461a      	mov	r2, r3
 800d67e:	4b77      	ldr	r3, [pc, #476]	; (800d85c <UART_SetConfig+0x6f4>)
 800d680:	fba3 1302 	umull	r1, r3, r3, r2
 800d684:	095b      	lsrs	r3, r3, #5
 800d686:	2164      	movs	r1, #100	; 0x64
 800d688:	fb01 f303 	mul.w	r3, r1, r3
 800d68c:	1ad3      	subs	r3, r2, r3
 800d68e:	011b      	lsls	r3, r3, #4
 800d690:	3332      	adds	r3, #50	; 0x32
 800d692:	4a72      	ldr	r2, [pc, #456]	; (800d85c <UART_SetConfig+0x6f4>)
 800d694:	fba2 2303 	umull	r2, r3, r2, r3
 800d698:	095b      	lsrs	r3, r3, #5
 800d69a:	f003 020f 	and.w	r2, r3, #15
 800d69e:	687b      	ldr	r3, [r7, #4]
 800d6a0:	681b      	ldr	r3, [r3, #0]
 800d6a2:	4442      	add	r2, r8
 800d6a4:	609a      	str	r2, [r3, #8]
 800d6a6:	e0d0      	b.n	800d84a <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 800d6a8:	f7fc f95c 	bl	8009964 <HAL_RCC_GetPCLK1Freq>
 800d6ac:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800d6ae:	68bb      	ldr	r3, [r7, #8]
 800d6b0:	469a      	mov	sl, r3
 800d6b2:	f04f 0b00 	mov.w	fp, #0
 800d6b6:	46d0      	mov	r8, sl
 800d6b8:	46d9      	mov	r9, fp
 800d6ba:	eb18 0308 	adds.w	r3, r8, r8
 800d6be:	eb49 0409 	adc.w	r4, r9, r9
 800d6c2:	4698      	mov	r8, r3
 800d6c4:	46a1      	mov	r9, r4
 800d6c6:	eb18 080a 	adds.w	r8, r8, sl
 800d6ca:	eb49 090b 	adc.w	r9, r9, fp
 800d6ce:	f04f 0100 	mov.w	r1, #0
 800d6d2:	f04f 0200 	mov.w	r2, #0
 800d6d6:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800d6da:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800d6de:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800d6e2:	4688      	mov	r8, r1
 800d6e4:	4691      	mov	r9, r2
 800d6e6:	eb1a 0508 	adds.w	r5, sl, r8
 800d6ea:	eb4b 0609 	adc.w	r6, fp, r9
 800d6ee:	687b      	ldr	r3, [r7, #4]
 800d6f0:	685b      	ldr	r3, [r3, #4]
 800d6f2:	4619      	mov	r1, r3
 800d6f4:	f04f 0200 	mov.w	r2, #0
 800d6f8:	f04f 0300 	mov.w	r3, #0
 800d6fc:	f04f 0400 	mov.w	r4, #0
 800d700:	0094      	lsls	r4, r2, #2
 800d702:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800d706:	008b      	lsls	r3, r1, #2
 800d708:	461a      	mov	r2, r3
 800d70a:	4623      	mov	r3, r4
 800d70c:	4628      	mov	r0, r5
 800d70e:	4631      	mov	r1, r6
 800d710:	f7f3 fad2 	bl	8000cb8 <__aeabi_uldivmod>
 800d714:	4603      	mov	r3, r0
 800d716:	460c      	mov	r4, r1
 800d718:	461a      	mov	r2, r3
 800d71a:	4b50      	ldr	r3, [pc, #320]	; (800d85c <UART_SetConfig+0x6f4>)
 800d71c:	fba3 2302 	umull	r2, r3, r3, r2
 800d720:	095b      	lsrs	r3, r3, #5
 800d722:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800d726:	68bb      	ldr	r3, [r7, #8]
 800d728:	469b      	mov	fp, r3
 800d72a:	f04f 0c00 	mov.w	ip, #0
 800d72e:	46d9      	mov	r9, fp
 800d730:	46e2      	mov	sl, ip
 800d732:	eb19 0309 	adds.w	r3, r9, r9
 800d736:	eb4a 040a 	adc.w	r4, sl, sl
 800d73a:	4699      	mov	r9, r3
 800d73c:	46a2      	mov	sl, r4
 800d73e:	eb19 090b 	adds.w	r9, r9, fp
 800d742:	eb4a 0a0c 	adc.w	sl, sl, ip
 800d746:	f04f 0100 	mov.w	r1, #0
 800d74a:	f04f 0200 	mov.w	r2, #0
 800d74e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800d752:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800d756:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800d75a:	4689      	mov	r9, r1
 800d75c:	4692      	mov	sl, r2
 800d75e:	eb1b 0509 	adds.w	r5, fp, r9
 800d762:	eb4c 060a 	adc.w	r6, ip, sl
 800d766:	687b      	ldr	r3, [r7, #4]
 800d768:	685b      	ldr	r3, [r3, #4]
 800d76a:	4619      	mov	r1, r3
 800d76c:	f04f 0200 	mov.w	r2, #0
 800d770:	f04f 0300 	mov.w	r3, #0
 800d774:	f04f 0400 	mov.w	r4, #0
 800d778:	0094      	lsls	r4, r2, #2
 800d77a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800d77e:	008b      	lsls	r3, r1, #2
 800d780:	461a      	mov	r2, r3
 800d782:	4623      	mov	r3, r4
 800d784:	4628      	mov	r0, r5
 800d786:	4631      	mov	r1, r6
 800d788:	f7f3 fa96 	bl	8000cb8 <__aeabi_uldivmod>
 800d78c:	4603      	mov	r3, r0
 800d78e:	460c      	mov	r4, r1
 800d790:	461a      	mov	r2, r3
 800d792:	4b32      	ldr	r3, [pc, #200]	; (800d85c <UART_SetConfig+0x6f4>)
 800d794:	fba3 1302 	umull	r1, r3, r3, r2
 800d798:	095b      	lsrs	r3, r3, #5
 800d79a:	2164      	movs	r1, #100	; 0x64
 800d79c:	fb01 f303 	mul.w	r3, r1, r3
 800d7a0:	1ad3      	subs	r3, r2, r3
 800d7a2:	011b      	lsls	r3, r3, #4
 800d7a4:	3332      	adds	r3, #50	; 0x32
 800d7a6:	4a2d      	ldr	r2, [pc, #180]	; (800d85c <UART_SetConfig+0x6f4>)
 800d7a8:	fba2 2303 	umull	r2, r3, r2, r3
 800d7ac:	095b      	lsrs	r3, r3, #5
 800d7ae:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800d7b2:	4498      	add	r8, r3
 800d7b4:	68bb      	ldr	r3, [r7, #8]
 800d7b6:	469b      	mov	fp, r3
 800d7b8:	f04f 0c00 	mov.w	ip, #0
 800d7bc:	46d9      	mov	r9, fp
 800d7be:	46e2      	mov	sl, ip
 800d7c0:	eb19 0309 	adds.w	r3, r9, r9
 800d7c4:	eb4a 040a 	adc.w	r4, sl, sl
 800d7c8:	4699      	mov	r9, r3
 800d7ca:	46a2      	mov	sl, r4
 800d7cc:	eb19 090b 	adds.w	r9, r9, fp
 800d7d0:	eb4a 0a0c 	adc.w	sl, sl, ip
 800d7d4:	f04f 0100 	mov.w	r1, #0
 800d7d8:	f04f 0200 	mov.w	r2, #0
 800d7dc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800d7e0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800d7e4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800d7e8:	4689      	mov	r9, r1
 800d7ea:	4692      	mov	sl, r2
 800d7ec:	eb1b 0509 	adds.w	r5, fp, r9
 800d7f0:	eb4c 060a 	adc.w	r6, ip, sl
 800d7f4:	687b      	ldr	r3, [r7, #4]
 800d7f6:	685b      	ldr	r3, [r3, #4]
 800d7f8:	4619      	mov	r1, r3
 800d7fa:	f04f 0200 	mov.w	r2, #0
 800d7fe:	f04f 0300 	mov.w	r3, #0
 800d802:	f04f 0400 	mov.w	r4, #0
 800d806:	0094      	lsls	r4, r2, #2
 800d808:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800d80c:	008b      	lsls	r3, r1, #2
 800d80e:	461a      	mov	r2, r3
 800d810:	4623      	mov	r3, r4
 800d812:	4628      	mov	r0, r5
 800d814:	4631      	mov	r1, r6
 800d816:	f7f3 fa4f 	bl	8000cb8 <__aeabi_uldivmod>
 800d81a:	4603      	mov	r3, r0
 800d81c:	460c      	mov	r4, r1
 800d81e:	461a      	mov	r2, r3
 800d820:	4b0e      	ldr	r3, [pc, #56]	; (800d85c <UART_SetConfig+0x6f4>)
 800d822:	fba3 1302 	umull	r1, r3, r3, r2
 800d826:	095b      	lsrs	r3, r3, #5
 800d828:	2164      	movs	r1, #100	; 0x64
 800d82a:	fb01 f303 	mul.w	r3, r1, r3
 800d82e:	1ad3      	subs	r3, r2, r3
 800d830:	011b      	lsls	r3, r3, #4
 800d832:	3332      	adds	r3, #50	; 0x32
 800d834:	4a09      	ldr	r2, [pc, #36]	; (800d85c <UART_SetConfig+0x6f4>)
 800d836:	fba2 2303 	umull	r2, r3, r2, r3
 800d83a:	095b      	lsrs	r3, r3, #5
 800d83c:	f003 020f 	and.w	r2, r3, #15
 800d840:	687b      	ldr	r3, [r7, #4]
 800d842:	681b      	ldr	r3, [r3, #0]
 800d844:	4442      	add	r2, r8
 800d846:	609a      	str	r2, [r3, #8]
}
 800d848:	e7ff      	b.n	800d84a <UART_SetConfig+0x6e2>
 800d84a:	bf00      	nop
 800d84c:	3714      	adds	r7, #20
 800d84e:	46bd      	mov	sp, r7
 800d850:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d854:	40011000 	.word	0x40011000
 800d858:	40011400 	.word	0x40011400
 800d85c:	51eb851f 	.word	0x51eb851f

0800d860 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 800d860:	b084      	sub	sp, #16
 800d862:	b480      	push	{r7}
 800d864:	b085      	sub	sp, #20
 800d866:	af00      	add	r7, sp, #0
 800d868:	6078      	str	r0, [r7, #4]
 800d86a:	f107 001c 	add.w	r0, r7, #28
 800d86e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800d872:	2300      	movs	r3, #0
 800d874:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 800d876:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 800d878:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800d87a:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 800d87c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 800d87e:	431a      	orrs	r2, r3
             Init.BusWide             |\
 800d880:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 800d882:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 800d884:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 800d886:	431a      	orrs	r2, r3
             Init.ClockDiv
 800d888:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 800d88a:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 800d88c:	68fa      	ldr	r2, [r7, #12]
 800d88e:	4313      	orrs	r3, r2
 800d890:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800d892:	687b      	ldr	r3, [r7, #4]
 800d894:	685b      	ldr	r3, [r3, #4]
 800d896:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 800d89a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800d89e:	68fa      	ldr	r2, [r7, #12]
 800d8a0:	431a      	orrs	r2, r3
 800d8a2:	687b      	ldr	r3, [r7, #4]
 800d8a4:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800d8a6:	2300      	movs	r3, #0
}
 800d8a8:	4618      	mov	r0, r3
 800d8aa:	3714      	adds	r7, #20
 800d8ac:	46bd      	mov	sp, r7
 800d8ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8b2:	b004      	add	sp, #16
 800d8b4:	4770      	bx	lr

0800d8b6 <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 800d8b6:	b480      	push	{r7}
 800d8b8:	b083      	sub	sp, #12
 800d8ba:	af00      	add	r7, sp, #0
 800d8bc:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 800d8be:	687b      	ldr	r3, [r7, #4]
 800d8c0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 800d8c4:	4618      	mov	r0, r3
 800d8c6:	370c      	adds	r7, #12
 800d8c8:	46bd      	mov	sp, r7
 800d8ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8ce:	4770      	bx	lr

0800d8d0 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 800d8d0:	b480      	push	{r7}
 800d8d2:	b083      	sub	sp, #12
 800d8d4:	af00      	add	r7, sp, #0
 800d8d6:	6078      	str	r0, [r7, #4]
 800d8d8:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 800d8da:	683b      	ldr	r3, [r7, #0]
 800d8dc:	681a      	ldr	r2, [r3, #0]
 800d8de:	687b      	ldr	r3, [r7, #4]
 800d8e0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800d8e4:	2300      	movs	r3, #0
}
 800d8e6:	4618      	mov	r0, r3
 800d8e8:	370c      	adds	r7, #12
 800d8ea:	46bd      	mov	sp, r7
 800d8ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8f0:	4770      	bx	lr

0800d8f2 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 800d8f2:	b580      	push	{r7, lr}
 800d8f4:	b082      	sub	sp, #8
 800d8f6:	af00      	add	r7, sp, #0
 800d8f8:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 800d8fa:	687b      	ldr	r3, [r7, #4]
 800d8fc:	2203      	movs	r2, #3
 800d8fe:	601a      	str	r2, [r3, #0]

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 800d900:	2002      	movs	r0, #2
 800d902:	f7f9 fbc5 	bl	8007090 <HAL_Delay>
  
  return HAL_OK;
 800d906:	2300      	movs	r3, #0
}
 800d908:	4618      	mov	r0, r3
 800d90a:	3708      	adds	r7, #8
 800d90c:	46bd      	mov	sp, r7
 800d90e:	bd80      	pop	{r7, pc}

0800d910 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 800d910:	b480      	push	{r7}
 800d912:	b083      	sub	sp, #12
 800d914:	af00      	add	r7, sp, #0
 800d916:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 800d918:	687b      	ldr	r3, [r7, #4]
 800d91a:	681b      	ldr	r3, [r3, #0]
 800d91c:	f003 0303 	and.w	r3, r3, #3
}
 800d920:	4618      	mov	r0, r3
 800d922:	370c      	adds	r7, #12
 800d924:	46bd      	mov	sp, r7
 800d926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d92a:	4770      	bx	lr

0800d92c <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 800d92c:	b480      	push	{r7}
 800d92e:	b085      	sub	sp, #20
 800d930:	af00      	add	r7, sp, #0
 800d932:	6078      	str	r0, [r7, #4]
 800d934:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800d936:	2300      	movs	r3, #0
 800d938:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 800d93a:	683b      	ldr	r3, [r7, #0]
 800d93c:	681a      	ldr	r2, [r3, #0]
 800d93e:	687b      	ldr	r3, [r7, #4]
 800d940:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800d942:	683b      	ldr	r3, [r7, #0]
 800d944:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800d946:	683b      	ldr	r3, [r7, #0]
 800d948:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800d94a:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800d94c:	683b      	ldr	r3, [r7, #0]
 800d94e:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800d950:	431a      	orrs	r2, r3
                       Command->CPSM);
 800d952:	683b      	ldr	r3, [r7, #0]
 800d954:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800d956:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800d958:	68fa      	ldr	r2, [r7, #12]
 800d95a:	4313      	orrs	r3, r2
 800d95c:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800d95e:	687b      	ldr	r3, [r7, #4]
 800d960:	68db      	ldr	r3, [r3, #12]
 800d962:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800d966:	f023 030f 	bic.w	r3, r3, #15
 800d96a:	68fa      	ldr	r2, [r7, #12]
 800d96c:	431a      	orrs	r2, r3
 800d96e:	687b      	ldr	r3, [r7, #4]
 800d970:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800d972:	2300      	movs	r3, #0
}
 800d974:	4618      	mov	r0, r3
 800d976:	3714      	adds	r7, #20
 800d978:	46bd      	mov	sp, r7
 800d97a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d97e:	4770      	bx	lr

0800d980 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 800d980:	b480      	push	{r7}
 800d982:	b083      	sub	sp, #12
 800d984:	af00      	add	r7, sp, #0
 800d986:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 800d988:	687b      	ldr	r3, [r7, #4]
 800d98a:	691b      	ldr	r3, [r3, #16]
 800d98c:	b2db      	uxtb	r3, r3
}
 800d98e:	4618      	mov	r0, r3
 800d990:	370c      	adds	r7, #12
 800d992:	46bd      	mov	sp, r7
 800d994:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d998:	4770      	bx	lr

0800d99a <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 800d99a:	b480      	push	{r7}
 800d99c:	b085      	sub	sp, #20
 800d99e:	af00      	add	r7, sp, #0
 800d9a0:	6078      	str	r0, [r7, #4]
 800d9a2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 800d9a4:	687b      	ldr	r3, [r7, #4]
 800d9a6:	3314      	adds	r3, #20
 800d9a8:	461a      	mov	r2, r3
 800d9aa:	683b      	ldr	r3, [r7, #0]
 800d9ac:	4413      	add	r3, r2
 800d9ae:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800d9b0:	68fb      	ldr	r3, [r7, #12]
 800d9b2:	681b      	ldr	r3, [r3, #0]
}  
 800d9b4:	4618      	mov	r0, r3
 800d9b6:	3714      	adds	r7, #20
 800d9b8:	46bd      	mov	sp, r7
 800d9ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9be:	4770      	bx	lr

0800d9c0 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 800d9c0:	b480      	push	{r7}
 800d9c2:	b085      	sub	sp, #20
 800d9c4:	af00      	add	r7, sp, #0
 800d9c6:	6078      	str	r0, [r7, #4]
 800d9c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800d9ca:	2300      	movs	r3, #0
 800d9cc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 800d9ce:	683b      	ldr	r3, [r7, #0]
 800d9d0:	681a      	ldr	r2, [r3, #0]
 800d9d2:	687b      	ldr	r3, [r7, #4]
 800d9d4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 800d9d6:	683b      	ldr	r3, [r7, #0]
 800d9d8:	685a      	ldr	r2, [r3, #4]
 800d9da:	687b      	ldr	r3, [r7, #4]
 800d9dc:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800d9de:	683b      	ldr	r3, [r7, #0]
 800d9e0:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 800d9e2:	683b      	ldr	r3, [r7, #0]
 800d9e4:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800d9e6:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800d9e8:	683b      	ldr	r3, [r7, #0]
 800d9ea:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800d9ec:	431a      	orrs	r2, r3
                       Data->DPSM);
 800d9ee:	683b      	ldr	r3, [r7, #0]
 800d9f0:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800d9f2:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800d9f4:	68fa      	ldr	r2, [r7, #12]
 800d9f6:	4313      	orrs	r3, r2
 800d9f8:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800d9fa:	687b      	ldr	r3, [r7, #4]
 800d9fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d9fe:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 800da02:	68fb      	ldr	r3, [r7, #12]
 800da04:	431a      	orrs	r2, r3
 800da06:	687b      	ldr	r3, [r7, #4]
 800da08:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800da0a:	2300      	movs	r3, #0

}
 800da0c:	4618      	mov	r0, r3
 800da0e:	3714      	adds	r7, #20
 800da10:	46bd      	mov	sp, r7
 800da12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da16:	4770      	bx	lr

0800da18 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 800da18:	b580      	push	{r7, lr}
 800da1a:	b088      	sub	sp, #32
 800da1c:	af00      	add	r7, sp, #0
 800da1e:	6078      	str	r0, [r7, #4]
 800da20:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800da22:	683b      	ldr	r3, [r7, #0]
 800da24:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800da26:	2310      	movs	r3, #16
 800da28:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800da2a:	2340      	movs	r3, #64	; 0x40
 800da2c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800da2e:	2300      	movs	r3, #0
 800da30:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800da32:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800da36:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800da38:	f107 0308 	add.w	r3, r7, #8
 800da3c:	4619      	mov	r1, r3
 800da3e:	6878      	ldr	r0, [r7, #4]
 800da40:	f7ff ff74 	bl	800d92c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 800da44:	f241 3288 	movw	r2, #5000	; 0x1388
 800da48:	2110      	movs	r1, #16
 800da4a:	6878      	ldr	r0, [r7, #4]
 800da4c:	f000 fa40 	bl	800ded0 <SDMMC_GetCmdResp1>
 800da50:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800da52:	69fb      	ldr	r3, [r7, #28]
}
 800da54:	4618      	mov	r0, r3
 800da56:	3720      	adds	r7, #32
 800da58:	46bd      	mov	sp, r7
 800da5a:	bd80      	pop	{r7, pc}

0800da5c <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800da5c:	b580      	push	{r7, lr}
 800da5e:	b088      	sub	sp, #32
 800da60:	af00      	add	r7, sp, #0
 800da62:	6078      	str	r0, [r7, #4]
 800da64:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800da66:	683b      	ldr	r3, [r7, #0]
 800da68:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800da6a:	2311      	movs	r3, #17
 800da6c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800da6e:	2340      	movs	r3, #64	; 0x40
 800da70:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800da72:	2300      	movs	r3, #0
 800da74:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800da76:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800da7a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800da7c:	f107 0308 	add.w	r3, r7, #8
 800da80:	4619      	mov	r1, r3
 800da82:	6878      	ldr	r0, [r7, #4]
 800da84:	f7ff ff52 	bl	800d92c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800da88:	f241 3288 	movw	r2, #5000	; 0x1388
 800da8c:	2111      	movs	r1, #17
 800da8e:	6878      	ldr	r0, [r7, #4]
 800da90:	f000 fa1e 	bl	800ded0 <SDMMC_GetCmdResp1>
 800da94:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800da96:	69fb      	ldr	r3, [r7, #28]
}
 800da98:	4618      	mov	r0, r3
 800da9a:	3720      	adds	r7, #32
 800da9c:	46bd      	mov	sp, r7
 800da9e:	bd80      	pop	{r7, pc}

0800daa0 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800daa0:	b580      	push	{r7, lr}
 800daa2:	b088      	sub	sp, #32
 800daa4:	af00      	add	r7, sp, #0
 800daa6:	6078      	str	r0, [r7, #4]
 800daa8:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800daaa:	683b      	ldr	r3, [r7, #0]
 800daac:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800daae:	2312      	movs	r3, #18
 800dab0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800dab2:	2340      	movs	r3, #64	; 0x40
 800dab4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800dab6:	2300      	movs	r3, #0
 800dab8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800daba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800dabe:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800dac0:	f107 0308 	add.w	r3, r7, #8
 800dac4:	4619      	mov	r1, r3
 800dac6:	6878      	ldr	r0, [r7, #4]
 800dac8:	f7ff ff30 	bl	800d92c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800dacc:	f241 3288 	movw	r2, #5000	; 0x1388
 800dad0:	2112      	movs	r1, #18
 800dad2:	6878      	ldr	r0, [r7, #4]
 800dad4:	f000 f9fc 	bl	800ded0 <SDMMC_GetCmdResp1>
 800dad8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800dada:	69fb      	ldr	r3, [r7, #28]
}
 800dadc:	4618      	mov	r0, r3
 800dade:	3720      	adds	r7, #32
 800dae0:	46bd      	mov	sp, r7
 800dae2:	bd80      	pop	{r7, pc}

0800dae4 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800dae4:	b580      	push	{r7, lr}
 800dae6:	b088      	sub	sp, #32
 800dae8:	af00      	add	r7, sp, #0
 800daea:	6078      	str	r0, [r7, #4]
 800daec:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800daee:	683b      	ldr	r3, [r7, #0]
 800daf0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800daf2:	2318      	movs	r3, #24
 800daf4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800daf6:	2340      	movs	r3, #64	; 0x40
 800daf8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800dafa:	2300      	movs	r3, #0
 800dafc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800dafe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800db02:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800db04:	f107 0308 	add.w	r3, r7, #8
 800db08:	4619      	mov	r1, r3
 800db0a:	6878      	ldr	r0, [r7, #4]
 800db0c:	f7ff ff0e 	bl	800d92c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800db10:	f241 3288 	movw	r2, #5000	; 0x1388
 800db14:	2118      	movs	r1, #24
 800db16:	6878      	ldr	r0, [r7, #4]
 800db18:	f000 f9da 	bl	800ded0 <SDMMC_GetCmdResp1>
 800db1c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800db1e:	69fb      	ldr	r3, [r7, #28]
}
 800db20:	4618      	mov	r0, r3
 800db22:	3720      	adds	r7, #32
 800db24:	46bd      	mov	sp, r7
 800db26:	bd80      	pop	{r7, pc}

0800db28 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800db28:	b580      	push	{r7, lr}
 800db2a:	b088      	sub	sp, #32
 800db2c:	af00      	add	r7, sp, #0
 800db2e:	6078      	str	r0, [r7, #4]
 800db30:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800db32:	683b      	ldr	r3, [r7, #0]
 800db34:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800db36:	2319      	movs	r3, #25
 800db38:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800db3a:	2340      	movs	r3, #64	; 0x40
 800db3c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800db3e:	2300      	movs	r3, #0
 800db40:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800db42:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800db46:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800db48:	f107 0308 	add.w	r3, r7, #8
 800db4c:	4619      	mov	r1, r3
 800db4e:	6878      	ldr	r0, [r7, #4]
 800db50:	f7ff feec 	bl	800d92c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800db54:	f241 3288 	movw	r2, #5000	; 0x1388
 800db58:	2119      	movs	r1, #25
 800db5a:	6878      	ldr	r0, [r7, #4]
 800db5c:	f000 f9b8 	bl	800ded0 <SDMMC_GetCmdResp1>
 800db60:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800db62:	69fb      	ldr	r3, [r7, #28]
}
 800db64:	4618      	mov	r0, r3
 800db66:	3720      	adds	r7, #32
 800db68:	46bd      	mov	sp, r7
 800db6a:	bd80      	pop	{r7, pc}

0800db6c <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 800db6c:	b580      	push	{r7, lr}
 800db6e:	b088      	sub	sp, #32
 800db70:	af00      	add	r7, sp, #0
 800db72:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800db74:	2300      	movs	r3, #0
 800db76:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800db78:	230c      	movs	r3, #12
 800db7a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800db7c:	2340      	movs	r3, #64	; 0x40
 800db7e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800db80:	2300      	movs	r3, #0
 800db82:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800db84:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800db88:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800db8a:	f107 0308 	add.w	r3, r7, #8
 800db8e:	4619      	mov	r1, r3
 800db90:	6878      	ldr	r0, [r7, #4]
 800db92:	f7ff fecb 	bl	800d92c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 800db96:	4a05      	ldr	r2, [pc, #20]	; (800dbac <SDMMC_CmdStopTransfer+0x40>)
 800db98:	210c      	movs	r1, #12
 800db9a:	6878      	ldr	r0, [r7, #4]
 800db9c:	f000 f998 	bl	800ded0 <SDMMC_GetCmdResp1>
 800dba0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800dba2:	69fb      	ldr	r3, [r7, #28]
}
 800dba4:	4618      	mov	r0, r3
 800dba6:	3720      	adds	r7, #32
 800dba8:	46bd      	mov	sp, r7
 800dbaa:	bd80      	pop	{r7, pc}
 800dbac:	05f5e100 	.word	0x05f5e100

0800dbb0 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 800dbb0:	b580      	push	{r7, lr}
 800dbb2:	b08a      	sub	sp, #40	; 0x28
 800dbb4:	af00      	add	r7, sp, #0
 800dbb6:	60f8      	str	r0, [r7, #12]
 800dbb8:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800dbbc:	683b      	ldr	r3, [r7, #0]
 800dbbe:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800dbc0:	2307      	movs	r3, #7
 800dbc2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800dbc4:	2340      	movs	r3, #64	; 0x40
 800dbc6:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800dbc8:	2300      	movs	r3, #0
 800dbca:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800dbcc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800dbd0:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800dbd2:	f107 0310 	add.w	r3, r7, #16
 800dbd6:	4619      	mov	r1, r3
 800dbd8:	68f8      	ldr	r0, [r7, #12]
 800dbda:	f7ff fea7 	bl	800d92c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 800dbde:	f241 3288 	movw	r2, #5000	; 0x1388
 800dbe2:	2107      	movs	r1, #7
 800dbe4:	68f8      	ldr	r0, [r7, #12]
 800dbe6:	f000 f973 	bl	800ded0 <SDMMC_GetCmdResp1>
 800dbea:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 800dbec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800dbee:	4618      	mov	r0, r3
 800dbf0:	3728      	adds	r7, #40	; 0x28
 800dbf2:	46bd      	mov	sp, r7
 800dbf4:	bd80      	pop	{r7, pc}

0800dbf6 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 800dbf6:	b580      	push	{r7, lr}
 800dbf8:	b088      	sub	sp, #32
 800dbfa:	af00      	add	r7, sp, #0
 800dbfc:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800dbfe:	2300      	movs	r3, #0
 800dc00:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800dc02:	2300      	movs	r3, #0
 800dc04:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 800dc06:	2300      	movs	r3, #0
 800dc08:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800dc0a:	2300      	movs	r3, #0
 800dc0c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800dc0e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800dc12:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800dc14:	f107 0308 	add.w	r3, r7, #8
 800dc18:	4619      	mov	r1, r3
 800dc1a:	6878      	ldr	r0, [r7, #4]
 800dc1c:	f7ff fe86 	bl	800d92c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 800dc20:	6878      	ldr	r0, [r7, #4]
 800dc22:	f000 f92d 	bl	800de80 <SDMMC_GetCmdError>
 800dc26:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800dc28:	69fb      	ldr	r3, [r7, #28]
}
 800dc2a:	4618      	mov	r0, r3
 800dc2c:	3720      	adds	r7, #32
 800dc2e:	46bd      	mov	sp, r7
 800dc30:	bd80      	pop	{r7, pc}

0800dc32 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 800dc32:	b580      	push	{r7, lr}
 800dc34:	b088      	sub	sp, #32
 800dc36:	af00      	add	r7, sp, #0
 800dc38:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800dc3a:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 800dc3e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800dc40:	2308      	movs	r3, #8
 800dc42:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800dc44:	2340      	movs	r3, #64	; 0x40
 800dc46:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800dc48:	2300      	movs	r3, #0
 800dc4a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800dc4c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800dc50:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800dc52:	f107 0308 	add.w	r3, r7, #8
 800dc56:	4619      	mov	r1, r3
 800dc58:	6878      	ldr	r0, [r7, #4]
 800dc5a:	f7ff fe67 	bl	800d92c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 800dc5e:	6878      	ldr	r0, [r7, #4]
 800dc60:	f000 fb16 	bl	800e290 <SDMMC_GetCmdResp7>
 800dc64:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800dc66:	69fb      	ldr	r3, [r7, #28]
}
 800dc68:	4618      	mov	r0, r3
 800dc6a:	3720      	adds	r7, #32
 800dc6c:	46bd      	mov	sp, r7
 800dc6e:	bd80      	pop	{r7, pc}

0800dc70 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800dc70:	b580      	push	{r7, lr}
 800dc72:	b088      	sub	sp, #32
 800dc74:	af00      	add	r7, sp, #0
 800dc76:	6078      	str	r0, [r7, #4]
 800dc78:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800dc7a:	683b      	ldr	r3, [r7, #0]
 800dc7c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800dc7e:	2337      	movs	r3, #55	; 0x37
 800dc80:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800dc82:	2340      	movs	r3, #64	; 0x40
 800dc84:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800dc86:	2300      	movs	r3, #0
 800dc88:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800dc8a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800dc8e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800dc90:	f107 0308 	add.w	r3, r7, #8
 800dc94:	4619      	mov	r1, r3
 800dc96:	6878      	ldr	r0, [r7, #4]
 800dc98:	f7ff fe48 	bl	800d92c <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 800dc9c:	f241 3288 	movw	r2, #5000	; 0x1388
 800dca0:	2137      	movs	r1, #55	; 0x37
 800dca2:	6878      	ldr	r0, [r7, #4]
 800dca4:	f000 f914 	bl	800ded0 <SDMMC_GetCmdResp1>
 800dca8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800dcaa:	69fb      	ldr	r3, [r7, #28]
}
 800dcac:	4618      	mov	r0, r3
 800dcae:	3720      	adds	r7, #32
 800dcb0:	46bd      	mov	sp, r7
 800dcb2:	bd80      	pop	{r7, pc}

0800dcb4 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800dcb4:	b580      	push	{r7, lr}
 800dcb6:	b088      	sub	sp, #32
 800dcb8:	af00      	add	r7, sp, #0
 800dcba:	6078      	str	r0, [r7, #4]
 800dcbc:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800dcbe:	683b      	ldr	r3, [r7, #0]
 800dcc0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800dcc4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800dcc8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800dcca:	2329      	movs	r3, #41	; 0x29
 800dccc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800dcce:	2340      	movs	r3, #64	; 0x40
 800dcd0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800dcd2:	2300      	movs	r3, #0
 800dcd4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800dcd6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800dcda:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800dcdc:	f107 0308 	add.w	r3, r7, #8
 800dce0:	4619      	mov	r1, r3
 800dce2:	6878      	ldr	r0, [r7, #4]
 800dce4:	f7ff fe22 	bl	800d92c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 800dce8:	6878      	ldr	r0, [r7, #4]
 800dcea:	f000 fa23 	bl	800e134 <SDMMC_GetCmdResp3>
 800dcee:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800dcf0:	69fb      	ldr	r3, [r7, #28]
}
 800dcf2:	4618      	mov	r0, r3
 800dcf4:	3720      	adds	r7, #32
 800dcf6:	46bd      	mov	sp, r7
 800dcf8:	bd80      	pop	{r7, pc}

0800dcfa <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 800dcfa:	b580      	push	{r7, lr}
 800dcfc:	b088      	sub	sp, #32
 800dcfe:	af00      	add	r7, sp, #0
 800dd00:	6078      	str	r0, [r7, #4]
 800dd02:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800dd04:	683b      	ldr	r3, [r7, #0]
 800dd06:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 800dd08:	2306      	movs	r3, #6
 800dd0a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800dd0c:	2340      	movs	r3, #64	; 0x40
 800dd0e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800dd10:	2300      	movs	r3, #0
 800dd12:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800dd14:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800dd18:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800dd1a:	f107 0308 	add.w	r3, r7, #8
 800dd1e:	4619      	mov	r1, r3
 800dd20:	6878      	ldr	r0, [r7, #4]
 800dd22:	f7ff fe03 	bl	800d92c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 800dd26:	f241 3288 	movw	r2, #5000	; 0x1388
 800dd2a:	2106      	movs	r1, #6
 800dd2c:	6878      	ldr	r0, [r7, #4]
 800dd2e:	f000 f8cf 	bl	800ded0 <SDMMC_GetCmdResp1>
 800dd32:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800dd34:	69fb      	ldr	r3, [r7, #28]
}
 800dd36:	4618      	mov	r0, r3
 800dd38:	3720      	adds	r7, #32
 800dd3a:	46bd      	mov	sp, r7
 800dd3c:	bd80      	pop	{r7, pc}

0800dd3e <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 800dd3e:	b580      	push	{r7, lr}
 800dd40:	b088      	sub	sp, #32
 800dd42:	af00      	add	r7, sp, #0
 800dd44:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 800dd46:	2300      	movs	r3, #0
 800dd48:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800dd4a:	2333      	movs	r3, #51	; 0x33
 800dd4c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800dd4e:	2340      	movs	r3, #64	; 0x40
 800dd50:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800dd52:	2300      	movs	r3, #0
 800dd54:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800dd56:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800dd5a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800dd5c:	f107 0308 	add.w	r3, r7, #8
 800dd60:	4619      	mov	r1, r3
 800dd62:	6878      	ldr	r0, [r7, #4]
 800dd64:	f7ff fde2 	bl	800d92c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 800dd68:	f241 3288 	movw	r2, #5000	; 0x1388
 800dd6c:	2133      	movs	r1, #51	; 0x33
 800dd6e:	6878      	ldr	r0, [r7, #4]
 800dd70:	f000 f8ae 	bl	800ded0 <SDMMC_GetCmdResp1>
 800dd74:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800dd76:	69fb      	ldr	r3, [r7, #28]
}
 800dd78:	4618      	mov	r0, r3
 800dd7a:	3720      	adds	r7, #32
 800dd7c:	46bd      	mov	sp, r7
 800dd7e:	bd80      	pop	{r7, pc}

0800dd80 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 800dd80:	b580      	push	{r7, lr}
 800dd82:	b088      	sub	sp, #32
 800dd84:	af00      	add	r7, sp, #0
 800dd86:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800dd88:	2300      	movs	r3, #0
 800dd8a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800dd8c:	2302      	movs	r3, #2
 800dd8e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800dd90:	23c0      	movs	r3, #192	; 0xc0
 800dd92:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800dd94:	2300      	movs	r3, #0
 800dd96:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800dd98:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800dd9c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800dd9e:	f107 0308 	add.w	r3, r7, #8
 800dda2:	4619      	mov	r1, r3
 800dda4:	6878      	ldr	r0, [r7, #4]
 800dda6:	f7ff fdc1 	bl	800d92c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800ddaa:	6878      	ldr	r0, [r7, #4]
 800ddac:	f000 f97c 	bl	800e0a8 <SDMMC_GetCmdResp2>
 800ddb0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ddb2:	69fb      	ldr	r3, [r7, #28]
}
 800ddb4:	4618      	mov	r0, r3
 800ddb6:	3720      	adds	r7, #32
 800ddb8:	46bd      	mov	sp, r7
 800ddba:	bd80      	pop	{r7, pc}

0800ddbc <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800ddbc:	b580      	push	{r7, lr}
 800ddbe:	b088      	sub	sp, #32
 800ddc0:	af00      	add	r7, sp, #0
 800ddc2:	6078      	str	r0, [r7, #4]
 800ddc4:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800ddc6:	683b      	ldr	r3, [r7, #0]
 800ddc8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800ddca:	2309      	movs	r3, #9
 800ddcc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800ddce:	23c0      	movs	r3, #192	; 0xc0
 800ddd0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800ddd2:	2300      	movs	r3, #0
 800ddd4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800ddd6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ddda:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800dddc:	f107 0308 	add.w	r3, r7, #8
 800dde0:	4619      	mov	r1, r3
 800dde2:	6878      	ldr	r0, [r7, #4]
 800dde4:	f7ff fda2 	bl	800d92c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800dde8:	6878      	ldr	r0, [r7, #4]
 800ddea:	f000 f95d 	bl	800e0a8 <SDMMC_GetCmdResp2>
 800ddee:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ddf0:	69fb      	ldr	r3, [r7, #28]
}
 800ddf2:	4618      	mov	r0, r3
 800ddf4:	3720      	adds	r7, #32
 800ddf6:	46bd      	mov	sp, r7
 800ddf8:	bd80      	pop	{r7, pc}

0800ddfa <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 800ddfa:	b580      	push	{r7, lr}
 800ddfc:	b088      	sub	sp, #32
 800ddfe:	af00      	add	r7, sp, #0
 800de00:	6078      	str	r0, [r7, #4]
 800de02:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800de04:	2300      	movs	r3, #0
 800de06:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800de08:	2303      	movs	r3, #3
 800de0a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800de0c:	2340      	movs	r3, #64	; 0x40
 800de0e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800de10:	2300      	movs	r3, #0
 800de12:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800de14:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800de18:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800de1a:	f107 0308 	add.w	r3, r7, #8
 800de1e:	4619      	mov	r1, r3
 800de20:	6878      	ldr	r0, [r7, #4]
 800de22:	f7ff fd83 	bl	800d92c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800de26:	683a      	ldr	r2, [r7, #0]
 800de28:	2103      	movs	r1, #3
 800de2a:	6878      	ldr	r0, [r7, #4]
 800de2c:	f000 f9bc 	bl	800e1a8 <SDMMC_GetCmdResp6>
 800de30:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800de32:	69fb      	ldr	r3, [r7, #28]
}
 800de34:	4618      	mov	r0, r3
 800de36:	3720      	adds	r7, #32
 800de38:	46bd      	mov	sp, r7
 800de3a:	bd80      	pop	{r7, pc}

0800de3c <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800de3c:	b580      	push	{r7, lr}
 800de3e:	b088      	sub	sp, #32
 800de40:	af00      	add	r7, sp, #0
 800de42:	6078      	str	r0, [r7, #4]
 800de44:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 800de46:	683b      	ldr	r3, [r7, #0]
 800de48:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800de4a:	230d      	movs	r3, #13
 800de4c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800de4e:	2340      	movs	r3, #64	; 0x40
 800de50:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800de52:	2300      	movs	r3, #0
 800de54:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800de56:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800de5a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800de5c:	f107 0308 	add.w	r3, r7, #8
 800de60:	4619      	mov	r1, r3
 800de62:	6878      	ldr	r0, [r7, #4]
 800de64:	f7ff fd62 	bl	800d92c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 800de68:	f241 3288 	movw	r2, #5000	; 0x1388
 800de6c:	210d      	movs	r1, #13
 800de6e:	6878      	ldr	r0, [r7, #4]
 800de70:	f000 f82e 	bl	800ded0 <SDMMC_GetCmdResp1>
 800de74:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800de76:	69fb      	ldr	r3, [r7, #28]
}
 800de78:	4618      	mov	r0, r3
 800de7a:	3720      	adds	r7, #32
 800de7c:	46bd      	mov	sp, r7
 800de7e:	bd80      	pop	{r7, pc}

0800de80 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 800de80:	b490      	push	{r4, r7}
 800de82:	b082      	sub	sp, #8
 800de84:	af00      	add	r7, sp, #0
 800de86:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800de88:	4b0f      	ldr	r3, [pc, #60]	; (800dec8 <SDMMC_GetCmdError+0x48>)
 800de8a:	681b      	ldr	r3, [r3, #0]
 800de8c:	4a0f      	ldr	r2, [pc, #60]	; (800decc <SDMMC_GetCmdError+0x4c>)
 800de8e:	fba2 2303 	umull	r2, r3, r2, r3
 800de92:	0a5b      	lsrs	r3, r3, #9
 800de94:	f241 3288 	movw	r2, #5000	; 0x1388
 800de98:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800de9c:	4623      	mov	r3, r4
 800de9e:	1e5c      	subs	r4, r3, #1
 800dea0:	2b00      	cmp	r3, #0
 800dea2:	d102      	bne.n	800deaa <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800dea4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800dea8:	e009      	b.n	800debe <SDMMC_GetCmdError+0x3e>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 800deaa:	687b      	ldr	r3, [r7, #4]
 800deac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800deae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800deb2:	2b00      	cmp	r3, #0
 800deb4:	d0f2      	beq.n	800de9c <SDMMC_GetCmdError+0x1c>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800deb6:	687b      	ldr	r3, [r7, #4]
 800deb8:	22c5      	movs	r2, #197	; 0xc5
 800deba:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 800debc:	2300      	movs	r3, #0
}
 800debe:	4618      	mov	r0, r3
 800dec0:	3708      	adds	r7, #8
 800dec2:	46bd      	mov	sp, r7
 800dec4:	bc90      	pop	{r4, r7}
 800dec6:	4770      	bx	lr
 800dec8:	20000000 	.word	0x20000000
 800decc:	10624dd3 	.word	0x10624dd3

0800ded0 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 800ded0:	b590      	push	{r4, r7, lr}
 800ded2:	b087      	sub	sp, #28
 800ded4:	af00      	add	r7, sp, #0
 800ded6:	60f8      	str	r0, [r7, #12]
 800ded8:	460b      	mov	r3, r1
 800deda:	607a      	str	r2, [r7, #4]
 800dedc:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800dede:	4b6f      	ldr	r3, [pc, #444]	; (800e09c <SDMMC_GetCmdResp1+0x1cc>)
 800dee0:	681b      	ldr	r3, [r3, #0]
 800dee2:	4a6f      	ldr	r2, [pc, #444]	; (800e0a0 <SDMMC_GetCmdResp1+0x1d0>)
 800dee4:	fba2 2303 	umull	r2, r3, r2, r3
 800dee8:	0a5b      	lsrs	r3, r3, #9
 800deea:	687a      	ldr	r2, [r7, #4]
 800deec:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800def0:	4623      	mov	r3, r4
 800def2:	1e5c      	subs	r4, r3, #1
 800def4:	2b00      	cmp	r3, #0
 800def6:	d102      	bne.n	800defe <SDMMC_GetCmdResp1+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800def8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800defc:	e0c9      	b.n	800e092 <SDMMC_GetCmdResp1+0x1c2>
    }
    sta_reg = SDIOx->STA;
 800defe:	68fb      	ldr	r3, [r7, #12]
 800df00:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800df02:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800df04:	697b      	ldr	r3, [r7, #20]
 800df06:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800df0a:	2b00      	cmp	r3, #0
 800df0c:	d0f0      	beq.n	800def0 <SDMMC_GetCmdResp1+0x20>
 800df0e:	697b      	ldr	r3, [r7, #20]
 800df10:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800df14:	2b00      	cmp	r3, #0
 800df16:	d1eb      	bne.n	800def0 <SDMMC_GetCmdResp1+0x20>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800df18:	68fb      	ldr	r3, [r7, #12]
 800df1a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800df1c:	f003 0304 	and.w	r3, r3, #4
 800df20:	2b00      	cmp	r3, #0
 800df22:	d004      	beq.n	800df2e <SDMMC_GetCmdResp1+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800df24:	68fb      	ldr	r3, [r7, #12]
 800df26:	2204      	movs	r2, #4
 800df28:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800df2a:	2304      	movs	r3, #4
 800df2c:	e0b1      	b.n	800e092 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800df2e:	68fb      	ldr	r3, [r7, #12]
 800df30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800df32:	f003 0301 	and.w	r3, r3, #1
 800df36:	2b00      	cmp	r3, #0
 800df38:	d004      	beq.n	800df44 <SDMMC_GetCmdResp1+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800df3a:	68fb      	ldr	r3, [r7, #12]
 800df3c:	2201      	movs	r2, #1
 800df3e:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800df40:	2301      	movs	r3, #1
 800df42:	e0a6      	b.n	800e092 <SDMMC_GetCmdResp1+0x1c2>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800df44:	68fb      	ldr	r3, [r7, #12]
 800df46:	22c5      	movs	r2, #197	; 0xc5
 800df48:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800df4a:	68f8      	ldr	r0, [r7, #12]
 800df4c:	f7ff fd18 	bl	800d980 <SDIO_GetCommandResponse>
 800df50:	4603      	mov	r3, r0
 800df52:	461a      	mov	r2, r3
 800df54:	7afb      	ldrb	r3, [r7, #11]
 800df56:	4293      	cmp	r3, r2
 800df58:	d001      	beq.n	800df5e <SDMMC_GetCmdResp1+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800df5a:	2301      	movs	r3, #1
 800df5c:	e099      	b.n	800e092 <SDMMC_GetCmdResp1+0x1c2>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800df5e:	2100      	movs	r1, #0
 800df60:	68f8      	ldr	r0, [r7, #12]
 800df62:	f7ff fd1a 	bl	800d99a <SDIO_GetResponse>
 800df66:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800df68:	693a      	ldr	r2, [r7, #16]
 800df6a:	4b4e      	ldr	r3, [pc, #312]	; (800e0a4 <SDMMC_GetCmdResp1+0x1d4>)
 800df6c:	4013      	ands	r3, r2
 800df6e:	2b00      	cmp	r3, #0
 800df70:	d101      	bne.n	800df76 <SDMMC_GetCmdResp1+0xa6>
  {
    return SDMMC_ERROR_NONE;
 800df72:	2300      	movs	r3, #0
 800df74:	e08d      	b.n	800e092 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800df76:	693b      	ldr	r3, [r7, #16]
 800df78:	2b00      	cmp	r3, #0
 800df7a:	da02      	bge.n	800df82 <SDMMC_GetCmdResp1+0xb2>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800df7c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800df80:	e087      	b.n	800e092 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800df82:	693b      	ldr	r3, [r7, #16]
 800df84:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800df88:	2b00      	cmp	r3, #0
 800df8a:	d001      	beq.n	800df90 <SDMMC_GetCmdResp1+0xc0>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800df8c:	2340      	movs	r3, #64	; 0x40
 800df8e:	e080      	b.n	800e092 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800df90:	693b      	ldr	r3, [r7, #16]
 800df92:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800df96:	2b00      	cmp	r3, #0
 800df98:	d001      	beq.n	800df9e <SDMMC_GetCmdResp1+0xce>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800df9a:	2380      	movs	r3, #128	; 0x80
 800df9c:	e079      	b.n	800e092 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800df9e:	693b      	ldr	r3, [r7, #16]
 800dfa0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800dfa4:	2b00      	cmp	r3, #0
 800dfa6:	d002      	beq.n	800dfae <SDMMC_GetCmdResp1+0xde>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800dfa8:	f44f 7380 	mov.w	r3, #256	; 0x100
 800dfac:	e071      	b.n	800e092 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800dfae:	693b      	ldr	r3, [r7, #16]
 800dfb0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800dfb4:	2b00      	cmp	r3, #0
 800dfb6:	d002      	beq.n	800dfbe <SDMMC_GetCmdResp1+0xee>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800dfb8:	f44f 7300 	mov.w	r3, #512	; 0x200
 800dfbc:	e069      	b.n	800e092 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800dfbe:	693b      	ldr	r3, [r7, #16]
 800dfc0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800dfc4:	2b00      	cmp	r3, #0
 800dfc6:	d002      	beq.n	800dfce <SDMMC_GetCmdResp1+0xfe>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800dfc8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800dfcc:	e061      	b.n	800e092 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800dfce:	693b      	ldr	r3, [r7, #16]
 800dfd0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800dfd4:	2b00      	cmp	r3, #0
 800dfd6:	d002      	beq.n	800dfde <SDMMC_GetCmdResp1+0x10e>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800dfd8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800dfdc:	e059      	b.n	800e092 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800dfde:	693b      	ldr	r3, [r7, #16]
 800dfe0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800dfe4:	2b00      	cmp	r3, #0
 800dfe6:	d002      	beq.n	800dfee <SDMMC_GetCmdResp1+0x11e>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800dfe8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800dfec:	e051      	b.n	800e092 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800dfee:	693b      	ldr	r3, [r7, #16]
 800dff0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800dff4:	2b00      	cmp	r3, #0
 800dff6:	d002      	beq.n	800dffe <SDMMC_GetCmdResp1+0x12e>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800dff8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800dffc:	e049      	b.n	800e092 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800dffe:	693b      	ldr	r3, [r7, #16]
 800e000:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800e004:	2b00      	cmp	r3, #0
 800e006:	d002      	beq.n	800e00e <SDMMC_GetCmdResp1+0x13e>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800e008:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800e00c:	e041      	b.n	800e092 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800e00e:	693b      	ldr	r3, [r7, #16]
 800e010:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800e014:	2b00      	cmp	r3, #0
 800e016:	d002      	beq.n	800e01e <SDMMC_GetCmdResp1+0x14e>
  {
    return SDMMC_ERROR_CC_ERR;
 800e018:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e01c:	e039      	b.n	800e092 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800e01e:	693b      	ldr	r3, [r7, #16]
 800e020:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800e024:	2b00      	cmp	r3, #0
 800e026:	d002      	beq.n	800e02e <SDMMC_GetCmdResp1+0x15e>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800e028:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800e02c:	e031      	b.n	800e092 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800e02e:	693b      	ldr	r3, [r7, #16]
 800e030:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800e034:	2b00      	cmp	r3, #0
 800e036:	d002      	beq.n	800e03e <SDMMC_GetCmdResp1+0x16e>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800e038:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800e03c:	e029      	b.n	800e092 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800e03e:	693b      	ldr	r3, [r7, #16]
 800e040:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800e044:	2b00      	cmp	r3, #0
 800e046:	d002      	beq.n	800e04e <SDMMC_GetCmdResp1+0x17e>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800e048:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800e04c:	e021      	b.n	800e092 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800e04e:	693b      	ldr	r3, [r7, #16]
 800e050:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800e054:	2b00      	cmp	r3, #0
 800e056:	d002      	beq.n	800e05e <SDMMC_GetCmdResp1+0x18e>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800e058:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800e05c:	e019      	b.n	800e092 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800e05e:	693b      	ldr	r3, [r7, #16]
 800e060:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800e064:	2b00      	cmp	r3, #0
 800e066:	d002      	beq.n	800e06e <SDMMC_GetCmdResp1+0x19e>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800e068:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800e06c:	e011      	b.n	800e092 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800e06e:	693b      	ldr	r3, [r7, #16]
 800e070:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800e074:	2b00      	cmp	r3, #0
 800e076:	d002      	beq.n	800e07e <SDMMC_GetCmdResp1+0x1ae>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800e078:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800e07c:	e009      	b.n	800e092 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800e07e:	693b      	ldr	r3, [r7, #16]
 800e080:	f003 0308 	and.w	r3, r3, #8
 800e084:	2b00      	cmp	r3, #0
 800e086:	d002      	beq.n	800e08e <SDMMC_GetCmdResp1+0x1be>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800e088:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800e08c:	e001      	b.n	800e092 <SDMMC_GetCmdResp1+0x1c2>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800e08e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800e092:	4618      	mov	r0, r3
 800e094:	371c      	adds	r7, #28
 800e096:	46bd      	mov	sp, r7
 800e098:	bd90      	pop	{r4, r7, pc}
 800e09a:	bf00      	nop
 800e09c:	20000000 	.word	0x20000000
 800e0a0:	10624dd3 	.word	0x10624dd3
 800e0a4:	fdffe008 	.word	0xfdffe008

0800e0a8 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 800e0a8:	b490      	push	{r4, r7}
 800e0aa:	b084      	sub	sp, #16
 800e0ac:	af00      	add	r7, sp, #0
 800e0ae:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800e0b0:	4b1e      	ldr	r3, [pc, #120]	; (800e12c <SDMMC_GetCmdResp2+0x84>)
 800e0b2:	681b      	ldr	r3, [r3, #0]
 800e0b4:	4a1e      	ldr	r2, [pc, #120]	; (800e130 <SDMMC_GetCmdResp2+0x88>)
 800e0b6:	fba2 2303 	umull	r2, r3, r2, r3
 800e0ba:	0a5b      	lsrs	r3, r3, #9
 800e0bc:	f241 3288 	movw	r2, #5000	; 0x1388
 800e0c0:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800e0c4:	4623      	mov	r3, r4
 800e0c6:	1e5c      	subs	r4, r3, #1
 800e0c8:	2b00      	cmp	r3, #0
 800e0ca:	d102      	bne.n	800e0d2 <SDMMC_GetCmdResp2+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800e0cc:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800e0d0:	e026      	b.n	800e120 <SDMMC_GetCmdResp2+0x78>
    }
    sta_reg = SDIOx->STA;
 800e0d2:	687b      	ldr	r3, [r7, #4]
 800e0d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e0d6:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800e0d8:	68fb      	ldr	r3, [r7, #12]
 800e0da:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800e0de:	2b00      	cmp	r3, #0
 800e0e0:	d0f0      	beq.n	800e0c4 <SDMMC_GetCmdResp2+0x1c>
 800e0e2:	68fb      	ldr	r3, [r7, #12]
 800e0e4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800e0e8:	2b00      	cmp	r3, #0
 800e0ea:	d1eb      	bne.n	800e0c4 <SDMMC_GetCmdResp2+0x1c>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800e0ec:	687b      	ldr	r3, [r7, #4]
 800e0ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e0f0:	f003 0304 	and.w	r3, r3, #4
 800e0f4:	2b00      	cmp	r3, #0
 800e0f6:	d004      	beq.n	800e102 <SDMMC_GetCmdResp2+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800e0f8:	687b      	ldr	r3, [r7, #4]
 800e0fa:	2204      	movs	r2, #4
 800e0fc:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800e0fe:	2304      	movs	r3, #4
 800e100:	e00e      	b.n	800e120 <SDMMC_GetCmdResp2+0x78>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800e102:	687b      	ldr	r3, [r7, #4]
 800e104:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e106:	f003 0301 	and.w	r3, r3, #1
 800e10a:	2b00      	cmp	r3, #0
 800e10c:	d004      	beq.n	800e118 <SDMMC_GetCmdResp2+0x70>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800e10e:	687b      	ldr	r3, [r7, #4]
 800e110:	2201      	movs	r2, #1
 800e112:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800e114:	2301      	movs	r3, #1
 800e116:	e003      	b.n	800e120 <SDMMC_GetCmdResp2+0x78>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800e118:	687b      	ldr	r3, [r7, #4]
 800e11a:	22c5      	movs	r2, #197	; 0xc5
 800e11c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800e11e:	2300      	movs	r3, #0
}
 800e120:	4618      	mov	r0, r3
 800e122:	3710      	adds	r7, #16
 800e124:	46bd      	mov	sp, r7
 800e126:	bc90      	pop	{r4, r7}
 800e128:	4770      	bx	lr
 800e12a:	bf00      	nop
 800e12c:	20000000 	.word	0x20000000
 800e130:	10624dd3 	.word	0x10624dd3

0800e134 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 800e134:	b490      	push	{r4, r7}
 800e136:	b084      	sub	sp, #16
 800e138:	af00      	add	r7, sp, #0
 800e13a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800e13c:	4b18      	ldr	r3, [pc, #96]	; (800e1a0 <SDMMC_GetCmdResp3+0x6c>)
 800e13e:	681b      	ldr	r3, [r3, #0]
 800e140:	4a18      	ldr	r2, [pc, #96]	; (800e1a4 <SDMMC_GetCmdResp3+0x70>)
 800e142:	fba2 2303 	umull	r2, r3, r2, r3
 800e146:	0a5b      	lsrs	r3, r3, #9
 800e148:	f241 3288 	movw	r2, #5000	; 0x1388
 800e14c:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800e150:	4623      	mov	r3, r4
 800e152:	1e5c      	subs	r4, r3, #1
 800e154:	2b00      	cmp	r3, #0
 800e156:	d102      	bne.n	800e15e <SDMMC_GetCmdResp3+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800e158:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800e15c:	e01b      	b.n	800e196 <SDMMC_GetCmdResp3+0x62>
    }
    sta_reg = SDIOx->STA;
 800e15e:	687b      	ldr	r3, [r7, #4]
 800e160:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e162:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800e164:	68fb      	ldr	r3, [r7, #12]
 800e166:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800e16a:	2b00      	cmp	r3, #0
 800e16c:	d0f0      	beq.n	800e150 <SDMMC_GetCmdResp3+0x1c>
 800e16e:	68fb      	ldr	r3, [r7, #12]
 800e170:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800e174:	2b00      	cmp	r3, #0
 800e176:	d1eb      	bne.n	800e150 <SDMMC_GetCmdResp3+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800e178:	687b      	ldr	r3, [r7, #4]
 800e17a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e17c:	f003 0304 	and.w	r3, r3, #4
 800e180:	2b00      	cmp	r3, #0
 800e182:	d004      	beq.n	800e18e <SDMMC_GetCmdResp3+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800e184:	687b      	ldr	r3, [r7, #4]
 800e186:	2204      	movs	r2, #4
 800e188:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800e18a:	2304      	movs	r3, #4
 800e18c:	e003      	b.n	800e196 <SDMMC_GetCmdResp3+0x62>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800e18e:	687b      	ldr	r3, [r7, #4]
 800e190:	22c5      	movs	r2, #197	; 0xc5
 800e192:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800e194:	2300      	movs	r3, #0
}
 800e196:	4618      	mov	r0, r3
 800e198:	3710      	adds	r7, #16
 800e19a:	46bd      	mov	sp, r7
 800e19c:	bc90      	pop	{r4, r7}
 800e19e:	4770      	bx	lr
 800e1a0:	20000000 	.word	0x20000000
 800e1a4:	10624dd3 	.word	0x10624dd3

0800e1a8 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800e1a8:	b590      	push	{r4, r7, lr}
 800e1aa:	b087      	sub	sp, #28
 800e1ac:	af00      	add	r7, sp, #0
 800e1ae:	60f8      	str	r0, [r7, #12]
 800e1b0:	460b      	mov	r3, r1
 800e1b2:	607a      	str	r2, [r7, #4]
 800e1b4:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800e1b6:	4b34      	ldr	r3, [pc, #208]	; (800e288 <SDMMC_GetCmdResp6+0xe0>)
 800e1b8:	681b      	ldr	r3, [r3, #0]
 800e1ba:	4a34      	ldr	r2, [pc, #208]	; (800e28c <SDMMC_GetCmdResp6+0xe4>)
 800e1bc:	fba2 2303 	umull	r2, r3, r2, r3
 800e1c0:	0a5b      	lsrs	r3, r3, #9
 800e1c2:	f241 3288 	movw	r2, #5000	; 0x1388
 800e1c6:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800e1ca:	4623      	mov	r3, r4
 800e1cc:	1e5c      	subs	r4, r3, #1
 800e1ce:	2b00      	cmp	r3, #0
 800e1d0:	d102      	bne.n	800e1d8 <SDMMC_GetCmdResp6+0x30>
    {
      return SDMMC_ERROR_TIMEOUT;
 800e1d2:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800e1d6:	e052      	b.n	800e27e <SDMMC_GetCmdResp6+0xd6>
    }
    sta_reg = SDIOx->STA;
 800e1d8:	68fb      	ldr	r3, [r7, #12]
 800e1da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e1dc:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800e1de:	697b      	ldr	r3, [r7, #20]
 800e1e0:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800e1e4:	2b00      	cmp	r3, #0
 800e1e6:	d0f0      	beq.n	800e1ca <SDMMC_GetCmdResp6+0x22>
 800e1e8:	697b      	ldr	r3, [r7, #20]
 800e1ea:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800e1ee:	2b00      	cmp	r3, #0
 800e1f0:	d1eb      	bne.n	800e1ca <SDMMC_GetCmdResp6+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800e1f2:	68fb      	ldr	r3, [r7, #12]
 800e1f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e1f6:	f003 0304 	and.w	r3, r3, #4
 800e1fa:	2b00      	cmp	r3, #0
 800e1fc:	d004      	beq.n	800e208 <SDMMC_GetCmdResp6+0x60>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800e1fe:	68fb      	ldr	r3, [r7, #12]
 800e200:	2204      	movs	r2, #4
 800e202:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800e204:	2304      	movs	r3, #4
 800e206:	e03a      	b.n	800e27e <SDMMC_GetCmdResp6+0xd6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800e208:	68fb      	ldr	r3, [r7, #12]
 800e20a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e20c:	f003 0301 	and.w	r3, r3, #1
 800e210:	2b00      	cmp	r3, #0
 800e212:	d004      	beq.n	800e21e <SDMMC_GetCmdResp6+0x76>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800e214:	68fb      	ldr	r3, [r7, #12]
 800e216:	2201      	movs	r2, #1
 800e218:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800e21a:	2301      	movs	r3, #1
 800e21c:	e02f      	b.n	800e27e <SDMMC_GetCmdResp6+0xd6>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800e21e:	68f8      	ldr	r0, [r7, #12]
 800e220:	f7ff fbae 	bl	800d980 <SDIO_GetCommandResponse>
 800e224:	4603      	mov	r3, r0
 800e226:	461a      	mov	r2, r3
 800e228:	7afb      	ldrb	r3, [r7, #11]
 800e22a:	4293      	cmp	r3, r2
 800e22c:	d001      	beq.n	800e232 <SDMMC_GetCmdResp6+0x8a>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800e22e:	2301      	movs	r3, #1
 800e230:	e025      	b.n	800e27e <SDMMC_GetCmdResp6+0xd6>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800e232:	68fb      	ldr	r3, [r7, #12]
 800e234:	22c5      	movs	r2, #197	; 0xc5
 800e236:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800e238:	2100      	movs	r1, #0
 800e23a:	68f8      	ldr	r0, [r7, #12]
 800e23c:	f7ff fbad 	bl	800d99a <SDIO_GetResponse>
 800e240:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800e242:	693b      	ldr	r3, [r7, #16]
 800e244:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800e248:	2b00      	cmp	r3, #0
 800e24a:	d106      	bne.n	800e25a <SDMMC_GetCmdResp6+0xb2>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800e24c:	693b      	ldr	r3, [r7, #16]
 800e24e:	0c1b      	lsrs	r3, r3, #16
 800e250:	b29a      	uxth	r2, r3
 800e252:	687b      	ldr	r3, [r7, #4]
 800e254:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800e256:	2300      	movs	r3, #0
 800e258:	e011      	b.n	800e27e <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800e25a:	693b      	ldr	r3, [r7, #16]
 800e25c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800e260:	2b00      	cmp	r3, #0
 800e262:	d002      	beq.n	800e26a <SDMMC_GetCmdResp6+0xc2>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800e264:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800e268:	e009      	b.n	800e27e <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800e26a:	693b      	ldr	r3, [r7, #16]
 800e26c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800e270:	2b00      	cmp	r3, #0
 800e272:	d002      	beq.n	800e27a <SDMMC_GetCmdResp6+0xd2>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800e274:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800e278:	e001      	b.n	800e27e <SDMMC_GetCmdResp6+0xd6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800e27a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800e27e:	4618      	mov	r0, r3
 800e280:	371c      	adds	r7, #28
 800e282:	46bd      	mov	sp, r7
 800e284:	bd90      	pop	{r4, r7, pc}
 800e286:	bf00      	nop
 800e288:	20000000 	.word	0x20000000
 800e28c:	10624dd3 	.word	0x10624dd3

0800e290 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 800e290:	b490      	push	{r4, r7}
 800e292:	b084      	sub	sp, #16
 800e294:	af00      	add	r7, sp, #0
 800e296:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800e298:	4b21      	ldr	r3, [pc, #132]	; (800e320 <SDMMC_GetCmdResp7+0x90>)
 800e29a:	681b      	ldr	r3, [r3, #0]
 800e29c:	4a21      	ldr	r2, [pc, #132]	; (800e324 <SDMMC_GetCmdResp7+0x94>)
 800e29e:	fba2 2303 	umull	r2, r3, r2, r3
 800e2a2:	0a5b      	lsrs	r3, r3, #9
 800e2a4:	f241 3288 	movw	r2, #5000	; 0x1388
 800e2a8:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800e2ac:	4623      	mov	r3, r4
 800e2ae:	1e5c      	subs	r4, r3, #1
 800e2b0:	2b00      	cmp	r3, #0
 800e2b2:	d102      	bne.n	800e2ba <SDMMC_GetCmdResp7+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800e2b4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800e2b8:	e02c      	b.n	800e314 <SDMMC_GetCmdResp7+0x84>
    }
    sta_reg = SDIOx->STA;
 800e2ba:	687b      	ldr	r3, [r7, #4]
 800e2bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e2be:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800e2c0:	68fb      	ldr	r3, [r7, #12]
 800e2c2:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800e2c6:	2b00      	cmp	r3, #0
 800e2c8:	d0f0      	beq.n	800e2ac <SDMMC_GetCmdResp7+0x1c>
 800e2ca:	68fb      	ldr	r3, [r7, #12]
 800e2cc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800e2d0:	2b00      	cmp	r3, #0
 800e2d2:	d1eb      	bne.n	800e2ac <SDMMC_GetCmdResp7+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800e2d4:	687b      	ldr	r3, [r7, #4]
 800e2d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e2d8:	f003 0304 	and.w	r3, r3, #4
 800e2dc:	2b00      	cmp	r3, #0
 800e2de:	d004      	beq.n	800e2ea <SDMMC_GetCmdResp7+0x5a>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800e2e0:	687b      	ldr	r3, [r7, #4]
 800e2e2:	2204      	movs	r2, #4
 800e2e4:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800e2e6:	2304      	movs	r3, #4
 800e2e8:	e014      	b.n	800e314 <SDMMC_GetCmdResp7+0x84>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800e2ea:	687b      	ldr	r3, [r7, #4]
 800e2ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e2ee:	f003 0301 	and.w	r3, r3, #1
 800e2f2:	2b00      	cmp	r3, #0
 800e2f4:	d004      	beq.n	800e300 <SDMMC_GetCmdResp7+0x70>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800e2f6:	687b      	ldr	r3, [r7, #4]
 800e2f8:	2201      	movs	r2, #1
 800e2fa:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800e2fc:	2301      	movs	r3, #1
 800e2fe:	e009      	b.n	800e314 <SDMMC_GetCmdResp7+0x84>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 800e300:	687b      	ldr	r3, [r7, #4]
 800e302:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e304:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e308:	2b00      	cmp	r3, #0
 800e30a:	d002      	beq.n	800e312 <SDMMC_GetCmdResp7+0x82>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 800e30c:	687b      	ldr	r3, [r7, #4]
 800e30e:	2240      	movs	r2, #64	; 0x40
 800e310:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800e312:	2300      	movs	r3, #0
  
}
 800e314:	4618      	mov	r0, r3
 800e316:	3710      	adds	r7, #16
 800e318:	46bd      	mov	sp, r7
 800e31a:	bc90      	pop	{r4, r7}
 800e31c:	4770      	bx	lr
 800e31e:	bf00      	nop
 800e320:	20000000 	.word	0x20000000
 800e324:	10624dd3 	.word	0x10624dd3

0800e328 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800e328:	b580      	push	{r7, lr}
 800e32a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800e32c:	4904      	ldr	r1, [pc, #16]	; (800e340 <MX_FATFS_Init+0x18>)
 800e32e:	4805      	ldr	r0, [pc, #20]	; (800e344 <MX_FATFS_Init+0x1c>)
 800e330:	f003 fb9c 	bl	8011a6c <FATFS_LinkDriver>
 800e334:	4603      	mov	r3, r0
 800e336:	461a      	mov	r2, r3
 800e338:	4b03      	ldr	r3, [pc, #12]	; (800e348 <MX_FATFS_Init+0x20>)
 800e33a:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800e33c:	bf00      	nop
 800e33e:	bd80      	pop	{r7, pc}
 800e340:	20039d98 	.word	0x20039d98
 800e344:	08017f70 	.word	0x08017f70
 800e348:	20039d94 	.word	0x20039d94

0800e34c <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800e34c:	b580      	push	{r7, lr}
 800e34e:	b082      	sub	sp, #8
 800e350:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800e352:	2300      	movs	r3, #0
 800e354:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800e356:	f000 f896 	bl	800e486 <BSP_SD_IsDetected>
 800e35a:	4603      	mov	r3, r0
 800e35c:	2b01      	cmp	r3, #1
 800e35e:	d001      	beq.n	800e364 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 800e360:	2301      	movs	r3, #1
 800e362:	e012      	b.n	800e38a <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 800e364:	480b      	ldr	r0, [pc, #44]	; (800e394 <BSP_SD_Init+0x48>)
 800e366:	f7fb ffa5 	bl	800a2b4 <HAL_SD_Init>
 800e36a:	4603      	mov	r3, r0
 800e36c:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800e36e:	79fb      	ldrb	r3, [r7, #7]
 800e370:	2b00      	cmp	r3, #0
 800e372:	d109      	bne.n	800e388 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 800e374:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800e378:	4806      	ldr	r0, [pc, #24]	; (800e394 <BSP_SD_Init+0x48>)
 800e37a:	f7fc fd4f 	bl	800ae1c <HAL_SD_ConfigWideBusOperation>
 800e37e:	4603      	mov	r3, r0
 800e380:	2b00      	cmp	r3, #0
 800e382:	d001      	beq.n	800e388 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800e384:	2301      	movs	r3, #1
 800e386:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800e388:	79fb      	ldrb	r3, [r7, #7]
}
 800e38a:	4618      	mov	r0, r3
 800e38c:	3708      	adds	r7, #8
 800e38e:	46bd      	mov	sp, r7
 800e390:	bd80      	pop	{r7, pc}
 800e392:	bf00      	nop
 800e394:	20039b94 	.word	0x20039b94

0800e398 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 800e398:	b580      	push	{r7, lr}
 800e39a:	b086      	sub	sp, #24
 800e39c:	af00      	add	r7, sp, #0
 800e39e:	60f8      	str	r0, [r7, #12]
 800e3a0:	60b9      	str	r1, [r7, #8]
 800e3a2:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800e3a4:	2300      	movs	r3, #0
 800e3a6:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 800e3a8:	687b      	ldr	r3, [r7, #4]
 800e3aa:	68ba      	ldr	r2, [r7, #8]
 800e3ac:	68f9      	ldr	r1, [r7, #12]
 800e3ae:	4806      	ldr	r0, [pc, #24]	; (800e3c8 <BSP_SD_ReadBlocks_DMA+0x30>)
 800e3b0:	f7fc f810 	bl	800a3d4 <HAL_SD_ReadBlocks_DMA>
 800e3b4:	4603      	mov	r3, r0
 800e3b6:	2b00      	cmp	r3, #0
 800e3b8:	d001      	beq.n	800e3be <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800e3ba:	2301      	movs	r3, #1
 800e3bc:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800e3be:	7dfb      	ldrb	r3, [r7, #23]
}
 800e3c0:	4618      	mov	r0, r3
 800e3c2:	3718      	adds	r7, #24
 800e3c4:	46bd      	mov	sp, r7
 800e3c6:	bd80      	pop	{r7, pc}
 800e3c8:	20039b94 	.word	0x20039b94

0800e3cc <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 800e3cc:	b580      	push	{r7, lr}
 800e3ce:	b086      	sub	sp, #24
 800e3d0:	af00      	add	r7, sp, #0
 800e3d2:	60f8      	str	r0, [r7, #12]
 800e3d4:	60b9      	str	r1, [r7, #8]
 800e3d6:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800e3d8:	2300      	movs	r3, #0
 800e3da:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 800e3dc:	687b      	ldr	r3, [r7, #4]
 800e3de:	68ba      	ldr	r2, [r7, #8]
 800e3e0:	68f9      	ldr	r1, [r7, #12]
 800e3e2:	4806      	ldr	r0, [pc, #24]	; (800e3fc <BSP_SD_WriteBlocks_DMA+0x30>)
 800e3e4:	f7fc f8de 	bl	800a5a4 <HAL_SD_WriteBlocks_DMA>
 800e3e8:	4603      	mov	r3, r0
 800e3ea:	2b00      	cmp	r3, #0
 800e3ec:	d001      	beq.n	800e3f2 <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800e3ee:	2301      	movs	r3, #1
 800e3f0:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800e3f2:	7dfb      	ldrb	r3, [r7, #23]
}
 800e3f4:	4618      	mov	r0, r3
 800e3f6:	3718      	adds	r7, #24
 800e3f8:	46bd      	mov	sp, r7
 800e3fa:	bd80      	pop	{r7, pc}
 800e3fc:	20039b94 	.word	0x20039b94

0800e400 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800e400:	b580      	push	{r7, lr}
 800e402:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800e404:	4805      	ldr	r0, [pc, #20]	; (800e41c <BSP_SD_GetCardState+0x1c>)
 800e406:	f7fc fd85 	bl	800af14 <HAL_SD_GetCardState>
 800e40a:	4603      	mov	r3, r0
 800e40c:	2b04      	cmp	r3, #4
 800e40e:	bf14      	ite	ne
 800e410:	2301      	movne	r3, #1
 800e412:	2300      	moveq	r3, #0
 800e414:	b2db      	uxtb	r3, r3
}
 800e416:	4618      	mov	r0, r3
 800e418:	bd80      	pop	{r7, pc}
 800e41a:	bf00      	nop
 800e41c:	20039b94 	.word	0x20039b94

0800e420 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800e420:	b580      	push	{r7, lr}
 800e422:	b082      	sub	sp, #8
 800e424:	af00      	add	r7, sp, #0
 800e426:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 800e428:	6879      	ldr	r1, [r7, #4]
 800e42a:	4803      	ldr	r0, [pc, #12]	; (800e438 <BSP_SD_GetCardInfo+0x18>)
 800e42c:	f7fc fcca 	bl	800adc4 <HAL_SD_GetCardInfo>
}
 800e430:	bf00      	nop
 800e432:	3708      	adds	r7, #8
 800e434:	46bd      	mov	sp, r7
 800e436:	bd80      	pop	{r7, pc}
 800e438:	20039b94 	.word	0x20039b94

0800e43c <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 800e43c:	b580      	push	{r7, lr}
 800e43e:	b082      	sub	sp, #8
 800e440:	af00      	add	r7, sp, #0
 800e442:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 800e444:	f000 f818 	bl	800e478 <BSP_SD_AbortCallback>
}
 800e448:	bf00      	nop
 800e44a:	3708      	adds	r7, #8
 800e44c:	46bd      	mov	sp, r7
 800e44e:	bd80      	pop	{r7, pc}

0800e450 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 800e450:	b580      	push	{r7, lr}
 800e452:	b082      	sub	sp, #8
 800e454:	af00      	add	r7, sp, #0
 800e456:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 800e458:	f000 f9a8 	bl	800e7ac <BSP_SD_WriteCpltCallback>
}
 800e45c:	bf00      	nop
 800e45e:	3708      	adds	r7, #8
 800e460:	46bd      	mov	sp, r7
 800e462:	bd80      	pop	{r7, pc}

0800e464 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800e464:	b580      	push	{r7, lr}
 800e466:	b082      	sub	sp, #8
 800e468:	af00      	add	r7, sp, #0
 800e46a:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800e46c:	f000 f9aa 	bl	800e7c4 <BSP_SD_ReadCpltCallback>
}
 800e470:	bf00      	nop
 800e472:	3708      	adds	r7, #8
 800e474:	46bd      	mov	sp, r7
 800e476:	bd80      	pop	{r7, pc}

0800e478 <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 800e478:	b480      	push	{r7}
 800e47a:	af00      	add	r7, sp, #0

}
 800e47c:	bf00      	nop
 800e47e:	46bd      	mov	sp, r7
 800e480:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e484:	4770      	bx	lr

0800e486 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800e486:	b580      	push	{r7, lr}
 800e488:	b082      	sub	sp, #8
 800e48a:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800e48c:	2301      	movs	r3, #1
 800e48e:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 800e490:	f000 f80c 	bl	800e4ac <BSP_PlatformIsDetected>
 800e494:	4603      	mov	r3, r0
 800e496:	2b00      	cmp	r3, #0
 800e498:	d101      	bne.n	800e49e <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 800e49a:	2300      	movs	r3, #0
 800e49c:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800e49e:	79fb      	ldrb	r3, [r7, #7]
 800e4a0:	b2db      	uxtb	r3, r3
}
 800e4a2:	4618      	mov	r0, r3
 800e4a4:	3708      	adds	r7, #8
 800e4a6:	46bd      	mov	sp, r7
 800e4a8:	bd80      	pop	{r7, pc}
	...

0800e4ac <BSP_PlatformIsDetected>:
  *
  ******************************************************************************
*/
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 800e4ac:	b580      	push	{r7, lr}
 800e4ae:	b082      	sub	sp, #8
 800e4b0:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 800e4b2:	2301      	movs	r3, #1
 800e4b4:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800e4b6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800e4ba:	4806      	ldr	r0, [pc, #24]	; (800e4d4 <BSP_PlatformIsDetected+0x28>)
 800e4bc:	f7fa f866 	bl	800858c <HAL_GPIO_ReadPin>
 800e4c0:	4603      	mov	r3, r0
 800e4c2:	2b00      	cmp	r3, #0
 800e4c4:	d001      	beq.n	800e4ca <BSP_PlatformIsDetected+0x1e>
    {
        status = SD_NOT_PRESENT;
 800e4c6:	2300      	movs	r3, #0
 800e4c8:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 800e4ca:	79fb      	ldrb	r3, [r7, #7]
}
 800e4cc:	4618      	mov	r0, r3
 800e4ce:	3708      	adds	r7, #8
 800e4d0:	46bd      	mov	sp, r7
 800e4d2:	bd80      	pop	{r7, pc}
 800e4d4:	40020000 	.word	0x40020000

0800e4d8 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 800e4d8:	b580      	push	{r7, lr}
 800e4da:	b084      	sub	sp, #16
 800e4dc:	af00      	add	r7, sp, #0
 800e4de:	6078      	str	r0, [r7, #4]
  uint32_t timer = HAL_GetTick();
 800e4e0:	f7f8 fdca 	bl	8007078 <HAL_GetTick>
 800e4e4:	60f8      	str	r0, [r7, #12]
  /* block until SDIO IP is ready again or a timeout occur */
  while(HAL_GetTick() - timer < timeout)
 800e4e6:	e006      	b.n	800e4f6 <SD_CheckStatusWithTimeout+0x1e>
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800e4e8:	f7ff ff8a 	bl	800e400 <BSP_SD_GetCardState>
 800e4ec:	4603      	mov	r3, r0
 800e4ee:	2b00      	cmp	r3, #0
 800e4f0:	d101      	bne.n	800e4f6 <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 800e4f2:	2300      	movs	r3, #0
 800e4f4:	e009      	b.n	800e50a <SD_CheckStatusWithTimeout+0x32>
  while(HAL_GetTick() - timer < timeout)
 800e4f6:	f7f8 fdbf 	bl	8007078 <HAL_GetTick>
 800e4fa:	4602      	mov	r2, r0
 800e4fc:	68fb      	ldr	r3, [r7, #12]
 800e4fe:	1ad3      	subs	r3, r2, r3
 800e500:	687a      	ldr	r2, [r7, #4]
 800e502:	429a      	cmp	r2, r3
 800e504:	d8f0      	bhi.n	800e4e8 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 800e506:	f04f 33ff 	mov.w	r3, #4294967295
}
 800e50a:	4618      	mov	r0, r3
 800e50c:	3710      	adds	r7, #16
 800e50e:	46bd      	mov	sp, r7
 800e510:	bd80      	pop	{r7, pc}
	...

0800e514 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800e514:	b580      	push	{r7, lr}
 800e516:	b082      	sub	sp, #8
 800e518:	af00      	add	r7, sp, #0
 800e51a:	4603      	mov	r3, r0
 800e51c:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800e51e:	4b0b      	ldr	r3, [pc, #44]	; (800e54c <SD_CheckStatus+0x38>)
 800e520:	2201      	movs	r2, #1
 800e522:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 800e524:	f7ff ff6c 	bl	800e400 <BSP_SD_GetCardState>
 800e528:	4603      	mov	r3, r0
 800e52a:	2b00      	cmp	r3, #0
 800e52c:	d107      	bne.n	800e53e <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800e52e:	4b07      	ldr	r3, [pc, #28]	; (800e54c <SD_CheckStatus+0x38>)
 800e530:	781b      	ldrb	r3, [r3, #0]
 800e532:	b2db      	uxtb	r3, r3
 800e534:	f023 0301 	bic.w	r3, r3, #1
 800e538:	b2da      	uxtb	r2, r3
 800e53a:	4b04      	ldr	r3, [pc, #16]	; (800e54c <SD_CheckStatus+0x38>)
 800e53c:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800e53e:	4b03      	ldr	r3, [pc, #12]	; (800e54c <SD_CheckStatus+0x38>)
 800e540:	781b      	ldrb	r3, [r3, #0]
 800e542:	b2db      	uxtb	r3, r3
}
 800e544:	4618      	mov	r0, r3
 800e546:	3708      	adds	r7, #8
 800e548:	46bd      	mov	sp, r7
 800e54a:	bd80      	pop	{r7, pc}
 800e54c:	20000009 	.word	0x20000009

0800e550 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800e550:	b580      	push	{r7, lr}
 800e552:	b082      	sub	sp, #8
 800e554:	af00      	add	r7, sp, #0
 800e556:	4603      	mov	r3, r0
 800e558:	71fb      	strb	r3, [r7, #7]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 800e55a:	f7ff fef7 	bl	800e34c <BSP_SD_Init>
 800e55e:	4603      	mov	r3, r0
 800e560:	2b00      	cmp	r3, #0
 800e562:	d107      	bne.n	800e574 <SD_initialize+0x24>
  {
    Stat = SD_CheckStatus(lun);
 800e564:	79fb      	ldrb	r3, [r7, #7]
 800e566:	4618      	mov	r0, r3
 800e568:	f7ff ffd4 	bl	800e514 <SD_CheckStatus>
 800e56c:	4603      	mov	r3, r0
 800e56e:	461a      	mov	r2, r3
 800e570:	4b04      	ldr	r3, [pc, #16]	; (800e584 <SD_initialize+0x34>)
 800e572:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 800e574:	4b03      	ldr	r3, [pc, #12]	; (800e584 <SD_initialize+0x34>)
 800e576:	781b      	ldrb	r3, [r3, #0]
 800e578:	b2db      	uxtb	r3, r3
}
 800e57a:	4618      	mov	r0, r3
 800e57c:	3708      	adds	r7, #8
 800e57e:	46bd      	mov	sp, r7
 800e580:	bd80      	pop	{r7, pc}
 800e582:	bf00      	nop
 800e584:	20000009 	.word	0x20000009

0800e588 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800e588:	b580      	push	{r7, lr}
 800e58a:	b082      	sub	sp, #8
 800e58c:	af00      	add	r7, sp, #0
 800e58e:	4603      	mov	r3, r0
 800e590:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800e592:	79fb      	ldrb	r3, [r7, #7]
 800e594:	4618      	mov	r0, r3
 800e596:	f7ff ffbd 	bl	800e514 <SD_CheckStatus>
 800e59a:	4603      	mov	r3, r0
}
 800e59c:	4618      	mov	r0, r3
 800e59e:	3708      	adds	r7, #8
 800e5a0:	46bd      	mov	sp, r7
 800e5a2:	bd80      	pop	{r7, pc}

0800e5a4 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800e5a4:	b580      	push	{r7, lr}
 800e5a6:	b086      	sub	sp, #24
 800e5a8:	af00      	add	r7, sp, #0
 800e5aa:	60b9      	str	r1, [r7, #8]
 800e5ac:	607a      	str	r2, [r7, #4]
 800e5ae:	603b      	str	r3, [r7, #0]
 800e5b0:	4603      	mov	r3, r0
 800e5b2:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800e5b4:	2301      	movs	r3, #1
 800e5b6:	75fb      	strb	r3, [r7, #23]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800e5b8:	f247 5030 	movw	r0, #30000	; 0x7530
 800e5bc:	f7ff ff8c 	bl	800e4d8 <SD_CheckStatusWithTimeout>
 800e5c0:	4603      	mov	r3, r0
 800e5c2:	2b00      	cmp	r3, #0
 800e5c4:	da01      	bge.n	800e5ca <SD_read+0x26>
  {
    return res;
 800e5c6:	7dfb      	ldrb	r3, [r7, #23]
 800e5c8:	e03b      	b.n	800e642 <SD_read+0x9e>

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 800e5ca:	683a      	ldr	r2, [r7, #0]
 800e5cc:	6879      	ldr	r1, [r7, #4]
 800e5ce:	68b8      	ldr	r0, [r7, #8]
 800e5d0:	f7ff fee2 	bl	800e398 <BSP_SD_ReadBlocks_DMA>
 800e5d4:	4603      	mov	r3, r0
 800e5d6:	2b00      	cmp	r3, #0
 800e5d8:	d132      	bne.n	800e640 <SD_read+0x9c>
                             (uint32_t) (sector),
                             count) == MSD_OK)
    {
      ReadStatus = 0;
 800e5da:	4b1c      	ldr	r3, [pc, #112]	; (800e64c <SD_read+0xa8>)
 800e5dc:	2200      	movs	r2, #0
 800e5de:	601a      	str	r2, [r3, #0]
      /* Wait that the reading process is completed or a timeout occurs */
      timeout = HAL_GetTick();
 800e5e0:	f7f8 fd4a 	bl	8007078 <HAL_GetTick>
 800e5e4:	6138      	str	r0, [r7, #16]
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800e5e6:	bf00      	nop
 800e5e8:	4b18      	ldr	r3, [pc, #96]	; (800e64c <SD_read+0xa8>)
 800e5ea:	681b      	ldr	r3, [r3, #0]
 800e5ec:	2b00      	cmp	r3, #0
 800e5ee:	d108      	bne.n	800e602 <SD_read+0x5e>
 800e5f0:	f7f8 fd42 	bl	8007078 <HAL_GetTick>
 800e5f4:	4602      	mov	r2, r0
 800e5f6:	693b      	ldr	r3, [r7, #16]
 800e5f8:	1ad3      	subs	r3, r2, r3
 800e5fa:	f247 522f 	movw	r2, #29999	; 0x752f
 800e5fe:	4293      	cmp	r3, r2
 800e600:	d9f2      	bls.n	800e5e8 <SD_read+0x44>
      {
      }
      /* incase of a timeout return error */
      if (ReadStatus == 0)
 800e602:	4b12      	ldr	r3, [pc, #72]	; (800e64c <SD_read+0xa8>)
 800e604:	681b      	ldr	r3, [r3, #0]
 800e606:	2b00      	cmp	r3, #0
 800e608:	d102      	bne.n	800e610 <SD_read+0x6c>
      {
        res = RES_ERROR;
 800e60a:	2301      	movs	r3, #1
 800e60c:	75fb      	strb	r3, [r7, #23]
 800e60e:	e017      	b.n	800e640 <SD_read+0x9c>
      }
      else
      {
        ReadStatus = 0;
 800e610:	4b0e      	ldr	r3, [pc, #56]	; (800e64c <SD_read+0xa8>)
 800e612:	2200      	movs	r2, #0
 800e614:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 800e616:	f7f8 fd2f 	bl	8007078 <HAL_GetTick>
 800e61a:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800e61c:	e007      	b.n	800e62e <SD_read+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800e61e:	f7ff feef 	bl	800e400 <BSP_SD_GetCardState>
 800e622:	4603      	mov	r3, r0
 800e624:	2b00      	cmp	r3, #0
 800e626:	d102      	bne.n	800e62e <SD_read+0x8a>
          {
            res = RES_OK;
 800e628:	2300      	movs	r3, #0
 800e62a:	75fb      	strb	r3, [r7, #23]
            adjust the address and the D-Cache size to invalidate accordingly.
            */
            alignedAddr = (uint32_t)buff & ~0x1F;
            SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
            break;
 800e62c:	e008      	b.n	800e640 <SD_read+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800e62e:	f7f8 fd23 	bl	8007078 <HAL_GetTick>
 800e632:	4602      	mov	r2, r0
 800e634:	693b      	ldr	r3, [r7, #16]
 800e636:	1ad3      	subs	r3, r2, r3
 800e638:	f247 522f 	movw	r2, #29999	; 0x752f
 800e63c:	4293      	cmp	r3, r2
 800e63e:	d9ee      	bls.n	800e61e <SD_read+0x7a>
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif

  return res;
 800e640:	7dfb      	ldrb	r3, [r7, #23]
}
 800e642:	4618      	mov	r0, r3
 800e644:	3718      	adds	r7, #24
 800e646:	46bd      	mov	sp, r7
 800e648:	bd80      	pop	{r7, pc}
 800e64a:	bf00      	nop
 800e64c:	20037430 	.word	0x20037430

0800e650 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800e650:	b580      	push	{r7, lr}
 800e652:	b086      	sub	sp, #24
 800e654:	af00      	add	r7, sp, #0
 800e656:	60b9      	str	r1, [r7, #8]
 800e658:	607a      	str	r2, [r7, #4]
 800e65a:	603b      	str	r3, [r7, #0]
 800e65c:	4603      	mov	r3, r0
 800e65e:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800e660:	2301      	movs	r3, #1
 800e662:	75fb      	strb	r3, [r7, #23]
#if defined(ENABLE_SCRATCH_BUFFER)
  uint8_t ret;
  int i;
#endif

   WriteStatus = 0;
 800e664:	4b24      	ldr	r3, [pc, #144]	; (800e6f8 <SD_write+0xa8>)
 800e666:	2200      	movs	r2, #0
 800e668:	601a      	str	r2, [r3, #0]
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)
  uint32_t alignedAddr;
#endif

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800e66a:	f247 5030 	movw	r0, #30000	; 0x7530
 800e66e:	f7ff ff33 	bl	800e4d8 <SD_CheckStatusWithTimeout>
 800e672:	4603      	mov	r3, r0
 800e674:	2b00      	cmp	r3, #0
 800e676:	da01      	bge.n	800e67c <SD_write+0x2c>
  {
    return res;
 800e678:	7dfb      	ldrb	r3, [r7, #23]
 800e67a:	e038      	b.n	800e6ee <SD_write+0x9e>
    */
    alignedAddr = (uint32_t)buff &  ~0x1F;
    SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 800e67c:	683a      	ldr	r2, [r7, #0]
 800e67e:	6879      	ldr	r1, [r7, #4]
 800e680:	68b8      	ldr	r0, [r7, #8]
 800e682:	f7ff fea3 	bl	800e3cc <BSP_SD_WriteBlocks_DMA>
 800e686:	4603      	mov	r3, r0
 800e688:	2b00      	cmp	r3, #0
 800e68a:	d12f      	bne.n	800e6ec <SD_write+0x9c>
                              (uint32_t)(sector),
                              count) == MSD_OK)
    {
      /* Wait that writing process is completed or a timeout occurs */

      timeout = HAL_GetTick();
 800e68c:	f7f8 fcf4 	bl	8007078 <HAL_GetTick>
 800e690:	6138      	str	r0, [r7, #16]
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800e692:	bf00      	nop
 800e694:	4b18      	ldr	r3, [pc, #96]	; (800e6f8 <SD_write+0xa8>)
 800e696:	681b      	ldr	r3, [r3, #0]
 800e698:	2b00      	cmp	r3, #0
 800e69a:	d108      	bne.n	800e6ae <SD_write+0x5e>
 800e69c:	f7f8 fcec 	bl	8007078 <HAL_GetTick>
 800e6a0:	4602      	mov	r2, r0
 800e6a2:	693b      	ldr	r3, [r7, #16]
 800e6a4:	1ad3      	subs	r3, r2, r3
 800e6a6:	f247 522f 	movw	r2, #29999	; 0x752f
 800e6aa:	4293      	cmp	r3, r2
 800e6ac:	d9f2      	bls.n	800e694 <SD_write+0x44>
      {
      }
      /* incase of a timeout return error */
      if (WriteStatus == 0)
 800e6ae:	4b12      	ldr	r3, [pc, #72]	; (800e6f8 <SD_write+0xa8>)
 800e6b0:	681b      	ldr	r3, [r3, #0]
 800e6b2:	2b00      	cmp	r3, #0
 800e6b4:	d102      	bne.n	800e6bc <SD_write+0x6c>
      {
        res = RES_ERROR;
 800e6b6:	2301      	movs	r3, #1
 800e6b8:	75fb      	strb	r3, [r7, #23]
 800e6ba:	e017      	b.n	800e6ec <SD_write+0x9c>
      }
      else
      {
        WriteStatus = 0;
 800e6bc:	4b0e      	ldr	r3, [pc, #56]	; (800e6f8 <SD_write+0xa8>)
 800e6be:	2200      	movs	r2, #0
 800e6c0:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 800e6c2:	f7f8 fcd9 	bl	8007078 <HAL_GetTick>
 800e6c6:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800e6c8:	e007      	b.n	800e6da <SD_write+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800e6ca:	f7ff fe99 	bl	800e400 <BSP_SD_GetCardState>
 800e6ce:	4603      	mov	r3, r0
 800e6d0:	2b00      	cmp	r3, #0
 800e6d2:	d102      	bne.n	800e6da <SD_write+0x8a>
          {
            res = RES_OK;
 800e6d4:	2300      	movs	r3, #0
 800e6d6:	75fb      	strb	r3, [r7, #23]
            break;
 800e6d8:	e008      	b.n	800e6ec <SD_write+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800e6da:	f7f8 fccd 	bl	8007078 <HAL_GetTick>
 800e6de:	4602      	mov	r2, r0
 800e6e0:	693b      	ldr	r3, [r7, #16]
 800e6e2:	1ad3      	subs	r3, r2, r3
 800e6e4:	f247 522f 	movw	r2, #29999	; 0x752f
 800e6e8:	4293      	cmp	r3, r2
 800e6ea:	d9ee      	bls.n	800e6ca <SD_write+0x7a>
      }
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif
  return res;
 800e6ec:	7dfb      	ldrb	r3, [r7, #23]
}
 800e6ee:	4618      	mov	r0, r3
 800e6f0:	3718      	adds	r7, #24
 800e6f2:	46bd      	mov	sp, r7
 800e6f4:	bd80      	pop	{r7, pc}
 800e6f6:	bf00      	nop
 800e6f8:	2003742c 	.word	0x2003742c

0800e6fc <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800e6fc:	b580      	push	{r7, lr}
 800e6fe:	b08c      	sub	sp, #48	; 0x30
 800e700:	af00      	add	r7, sp, #0
 800e702:	4603      	mov	r3, r0
 800e704:	603a      	str	r2, [r7, #0]
 800e706:	71fb      	strb	r3, [r7, #7]
 800e708:	460b      	mov	r3, r1
 800e70a:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800e70c:	2301      	movs	r3, #1
 800e70e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800e712:	4b25      	ldr	r3, [pc, #148]	; (800e7a8 <SD_ioctl+0xac>)
 800e714:	781b      	ldrb	r3, [r3, #0]
 800e716:	b2db      	uxtb	r3, r3
 800e718:	f003 0301 	and.w	r3, r3, #1
 800e71c:	2b00      	cmp	r3, #0
 800e71e:	d001      	beq.n	800e724 <SD_ioctl+0x28>
 800e720:	2303      	movs	r3, #3
 800e722:	e03c      	b.n	800e79e <SD_ioctl+0xa2>

  switch (cmd)
 800e724:	79bb      	ldrb	r3, [r7, #6]
 800e726:	2b03      	cmp	r3, #3
 800e728:	d834      	bhi.n	800e794 <SD_ioctl+0x98>
 800e72a:	a201      	add	r2, pc, #4	; (adr r2, 800e730 <SD_ioctl+0x34>)
 800e72c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e730:	0800e741 	.word	0x0800e741
 800e734:	0800e749 	.word	0x0800e749
 800e738:	0800e761 	.word	0x0800e761
 800e73c:	0800e77b 	.word	0x0800e77b
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800e740:	2300      	movs	r3, #0
 800e742:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800e746:	e028      	b.n	800e79a <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800e748:	f107 030c 	add.w	r3, r7, #12
 800e74c:	4618      	mov	r0, r3
 800e74e:	f7ff fe67 	bl	800e420 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800e752:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e754:	683b      	ldr	r3, [r7, #0]
 800e756:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800e758:	2300      	movs	r3, #0
 800e75a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800e75e:	e01c      	b.n	800e79a <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800e760:	f107 030c 	add.w	r3, r7, #12
 800e764:	4618      	mov	r0, r3
 800e766:	f7ff fe5b 	bl	800e420 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800e76a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e76c:	b29a      	uxth	r2, r3
 800e76e:	683b      	ldr	r3, [r7, #0]
 800e770:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800e772:	2300      	movs	r3, #0
 800e774:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800e778:	e00f      	b.n	800e79a <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800e77a:	f107 030c 	add.w	r3, r7, #12
 800e77e:	4618      	mov	r0, r3
 800e780:	f7ff fe4e 	bl	800e420 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800e784:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e786:	0a5a      	lsrs	r2, r3, #9
 800e788:	683b      	ldr	r3, [r7, #0]
 800e78a:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800e78c:	2300      	movs	r3, #0
 800e78e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800e792:	e002      	b.n	800e79a <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800e794:	2304      	movs	r3, #4
 800e796:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 800e79a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800e79e:	4618      	mov	r0, r3
 800e7a0:	3730      	adds	r7, #48	; 0x30
 800e7a2:	46bd      	mov	sp, r7
 800e7a4:	bd80      	pop	{r7, pc}
 800e7a6:	bf00      	nop
 800e7a8:	20000009 	.word	0x20000009

0800e7ac <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 800e7ac:	b480      	push	{r7}
 800e7ae:	af00      	add	r7, sp, #0

  WriteStatus = 1;
 800e7b0:	4b03      	ldr	r3, [pc, #12]	; (800e7c0 <BSP_SD_WriteCpltCallback+0x14>)
 800e7b2:	2201      	movs	r2, #1
 800e7b4:	601a      	str	r2, [r3, #0]
}
 800e7b6:	bf00      	nop
 800e7b8:	46bd      	mov	sp, r7
 800e7ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7be:	4770      	bx	lr
 800e7c0:	2003742c 	.word	0x2003742c

0800e7c4 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 800e7c4:	b480      	push	{r7}
 800e7c6:	af00      	add	r7, sp, #0
  ReadStatus = 1;
 800e7c8:	4b03      	ldr	r3, [pc, #12]	; (800e7d8 <BSP_SD_ReadCpltCallback+0x14>)
 800e7ca:	2201      	movs	r2, #1
 800e7cc:	601a      	str	r2, [r3, #0]
}
 800e7ce:	bf00      	nop
 800e7d0:	46bd      	mov	sp, r7
 800e7d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7d6:	4770      	bx	lr
 800e7d8:	20037430 	.word	0x20037430

0800e7dc <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800e7dc:	b580      	push	{r7, lr}
 800e7de:	b084      	sub	sp, #16
 800e7e0:	af00      	add	r7, sp, #0
 800e7e2:	4603      	mov	r3, r0
 800e7e4:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800e7e6:	79fb      	ldrb	r3, [r7, #7]
 800e7e8:	4a08      	ldr	r2, [pc, #32]	; (800e80c <disk_status+0x30>)
 800e7ea:	009b      	lsls	r3, r3, #2
 800e7ec:	4413      	add	r3, r2
 800e7ee:	685b      	ldr	r3, [r3, #4]
 800e7f0:	685b      	ldr	r3, [r3, #4]
 800e7f2:	79fa      	ldrb	r2, [r7, #7]
 800e7f4:	4905      	ldr	r1, [pc, #20]	; (800e80c <disk_status+0x30>)
 800e7f6:	440a      	add	r2, r1
 800e7f8:	7a12      	ldrb	r2, [r2, #8]
 800e7fa:	4610      	mov	r0, r2
 800e7fc:	4798      	blx	r3
 800e7fe:	4603      	mov	r3, r0
 800e800:	73fb      	strb	r3, [r7, #15]
  return stat;
 800e802:	7bfb      	ldrb	r3, [r7, #15]
}
 800e804:	4618      	mov	r0, r3
 800e806:	3710      	adds	r7, #16
 800e808:	46bd      	mov	sp, r7
 800e80a:	bd80      	pop	{r7, pc}
 800e80c:	2003745c 	.word	0x2003745c

0800e810 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800e810:	b580      	push	{r7, lr}
 800e812:	b084      	sub	sp, #16
 800e814:	af00      	add	r7, sp, #0
 800e816:	4603      	mov	r3, r0
 800e818:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800e81a:	2300      	movs	r3, #0
 800e81c:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800e81e:	79fb      	ldrb	r3, [r7, #7]
 800e820:	4a0d      	ldr	r2, [pc, #52]	; (800e858 <disk_initialize+0x48>)
 800e822:	5cd3      	ldrb	r3, [r2, r3]
 800e824:	2b00      	cmp	r3, #0
 800e826:	d111      	bne.n	800e84c <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800e828:	79fb      	ldrb	r3, [r7, #7]
 800e82a:	4a0b      	ldr	r2, [pc, #44]	; (800e858 <disk_initialize+0x48>)
 800e82c:	2101      	movs	r1, #1
 800e82e:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800e830:	79fb      	ldrb	r3, [r7, #7]
 800e832:	4a09      	ldr	r2, [pc, #36]	; (800e858 <disk_initialize+0x48>)
 800e834:	009b      	lsls	r3, r3, #2
 800e836:	4413      	add	r3, r2
 800e838:	685b      	ldr	r3, [r3, #4]
 800e83a:	681b      	ldr	r3, [r3, #0]
 800e83c:	79fa      	ldrb	r2, [r7, #7]
 800e83e:	4906      	ldr	r1, [pc, #24]	; (800e858 <disk_initialize+0x48>)
 800e840:	440a      	add	r2, r1
 800e842:	7a12      	ldrb	r2, [r2, #8]
 800e844:	4610      	mov	r0, r2
 800e846:	4798      	blx	r3
 800e848:	4603      	mov	r3, r0
 800e84a:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800e84c:	7bfb      	ldrb	r3, [r7, #15]
}
 800e84e:	4618      	mov	r0, r3
 800e850:	3710      	adds	r7, #16
 800e852:	46bd      	mov	sp, r7
 800e854:	bd80      	pop	{r7, pc}
 800e856:	bf00      	nop
 800e858:	2003745c 	.word	0x2003745c

0800e85c <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800e85c:	b590      	push	{r4, r7, lr}
 800e85e:	b087      	sub	sp, #28
 800e860:	af00      	add	r7, sp, #0
 800e862:	60b9      	str	r1, [r7, #8]
 800e864:	607a      	str	r2, [r7, #4]
 800e866:	603b      	str	r3, [r7, #0]
 800e868:	4603      	mov	r3, r0
 800e86a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800e86c:	7bfb      	ldrb	r3, [r7, #15]
 800e86e:	4a0a      	ldr	r2, [pc, #40]	; (800e898 <disk_read+0x3c>)
 800e870:	009b      	lsls	r3, r3, #2
 800e872:	4413      	add	r3, r2
 800e874:	685b      	ldr	r3, [r3, #4]
 800e876:	689c      	ldr	r4, [r3, #8]
 800e878:	7bfb      	ldrb	r3, [r7, #15]
 800e87a:	4a07      	ldr	r2, [pc, #28]	; (800e898 <disk_read+0x3c>)
 800e87c:	4413      	add	r3, r2
 800e87e:	7a18      	ldrb	r0, [r3, #8]
 800e880:	683b      	ldr	r3, [r7, #0]
 800e882:	687a      	ldr	r2, [r7, #4]
 800e884:	68b9      	ldr	r1, [r7, #8]
 800e886:	47a0      	blx	r4
 800e888:	4603      	mov	r3, r0
 800e88a:	75fb      	strb	r3, [r7, #23]
  return res;
 800e88c:	7dfb      	ldrb	r3, [r7, #23]
}
 800e88e:	4618      	mov	r0, r3
 800e890:	371c      	adds	r7, #28
 800e892:	46bd      	mov	sp, r7
 800e894:	bd90      	pop	{r4, r7, pc}
 800e896:	bf00      	nop
 800e898:	2003745c 	.word	0x2003745c

0800e89c <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800e89c:	b590      	push	{r4, r7, lr}
 800e89e:	b087      	sub	sp, #28
 800e8a0:	af00      	add	r7, sp, #0
 800e8a2:	60b9      	str	r1, [r7, #8]
 800e8a4:	607a      	str	r2, [r7, #4]
 800e8a6:	603b      	str	r3, [r7, #0]
 800e8a8:	4603      	mov	r3, r0
 800e8aa:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800e8ac:	7bfb      	ldrb	r3, [r7, #15]
 800e8ae:	4a0a      	ldr	r2, [pc, #40]	; (800e8d8 <disk_write+0x3c>)
 800e8b0:	009b      	lsls	r3, r3, #2
 800e8b2:	4413      	add	r3, r2
 800e8b4:	685b      	ldr	r3, [r3, #4]
 800e8b6:	68dc      	ldr	r4, [r3, #12]
 800e8b8:	7bfb      	ldrb	r3, [r7, #15]
 800e8ba:	4a07      	ldr	r2, [pc, #28]	; (800e8d8 <disk_write+0x3c>)
 800e8bc:	4413      	add	r3, r2
 800e8be:	7a18      	ldrb	r0, [r3, #8]
 800e8c0:	683b      	ldr	r3, [r7, #0]
 800e8c2:	687a      	ldr	r2, [r7, #4]
 800e8c4:	68b9      	ldr	r1, [r7, #8]
 800e8c6:	47a0      	blx	r4
 800e8c8:	4603      	mov	r3, r0
 800e8ca:	75fb      	strb	r3, [r7, #23]
  return res;
 800e8cc:	7dfb      	ldrb	r3, [r7, #23]
}
 800e8ce:	4618      	mov	r0, r3
 800e8d0:	371c      	adds	r7, #28
 800e8d2:	46bd      	mov	sp, r7
 800e8d4:	bd90      	pop	{r4, r7, pc}
 800e8d6:	bf00      	nop
 800e8d8:	2003745c 	.word	0x2003745c

0800e8dc <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800e8dc:	b580      	push	{r7, lr}
 800e8de:	b084      	sub	sp, #16
 800e8e0:	af00      	add	r7, sp, #0
 800e8e2:	4603      	mov	r3, r0
 800e8e4:	603a      	str	r2, [r7, #0]
 800e8e6:	71fb      	strb	r3, [r7, #7]
 800e8e8:	460b      	mov	r3, r1
 800e8ea:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800e8ec:	79fb      	ldrb	r3, [r7, #7]
 800e8ee:	4a09      	ldr	r2, [pc, #36]	; (800e914 <disk_ioctl+0x38>)
 800e8f0:	009b      	lsls	r3, r3, #2
 800e8f2:	4413      	add	r3, r2
 800e8f4:	685b      	ldr	r3, [r3, #4]
 800e8f6:	691b      	ldr	r3, [r3, #16]
 800e8f8:	79fa      	ldrb	r2, [r7, #7]
 800e8fa:	4906      	ldr	r1, [pc, #24]	; (800e914 <disk_ioctl+0x38>)
 800e8fc:	440a      	add	r2, r1
 800e8fe:	7a10      	ldrb	r0, [r2, #8]
 800e900:	79b9      	ldrb	r1, [r7, #6]
 800e902:	683a      	ldr	r2, [r7, #0]
 800e904:	4798      	blx	r3
 800e906:	4603      	mov	r3, r0
 800e908:	73fb      	strb	r3, [r7, #15]
  return res;
 800e90a:	7bfb      	ldrb	r3, [r7, #15]
}
 800e90c:	4618      	mov	r0, r3
 800e90e:	3710      	adds	r7, #16
 800e910:	46bd      	mov	sp, r7
 800e912:	bd80      	pop	{r7, pc}
 800e914:	2003745c 	.word	0x2003745c

0800e918 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800e918:	b480      	push	{r7}
 800e91a:	b085      	sub	sp, #20
 800e91c:	af00      	add	r7, sp, #0
 800e91e:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800e920:	687b      	ldr	r3, [r7, #4]
 800e922:	3301      	adds	r3, #1
 800e924:	781b      	ldrb	r3, [r3, #0]
 800e926:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800e928:	89fb      	ldrh	r3, [r7, #14]
 800e92a:	021b      	lsls	r3, r3, #8
 800e92c:	b21a      	sxth	r2, r3
 800e92e:	687b      	ldr	r3, [r7, #4]
 800e930:	781b      	ldrb	r3, [r3, #0]
 800e932:	b21b      	sxth	r3, r3
 800e934:	4313      	orrs	r3, r2
 800e936:	b21b      	sxth	r3, r3
 800e938:	81fb      	strh	r3, [r7, #14]
	return rv;
 800e93a:	89fb      	ldrh	r3, [r7, #14]
}
 800e93c:	4618      	mov	r0, r3
 800e93e:	3714      	adds	r7, #20
 800e940:	46bd      	mov	sp, r7
 800e942:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e946:	4770      	bx	lr

0800e948 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800e948:	b480      	push	{r7}
 800e94a:	b085      	sub	sp, #20
 800e94c:	af00      	add	r7, sp, #0
 800e94e:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800e950:	687b      	ldr	r3, [r7, #4]
 800e952:	3303      	adds	r3, #3
 800e954:	781b      	ldrb	r3, [r3, #0]
 800e956:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800e958:	68fb      	ldr	r3, [r7, #12]
 800e95a:	021b      	lsls	r3, r3, #8
 800e95c:	687a      	ldr	r2, [r7, #4]
 800e95e:	3202      	adds	r2, #2
 800e960:	7812      	ldrb	r2, [r2, #0]
 800e962:	4313      	orrs	r3, r2
 800e964:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800e966:	68fb      	ldr	r3, [r7, #12]
 800e968:	021b      	lsls	r3, r3, #8
 800e96a:	687a      	ldr	r2, [r7, #4]
 800e96c:	3201      	adds	r2, #1
 800e96e:	7812      	ldrb	r2, [r2, #0]
 800e970:	4313      	orrs	r3, r2
 800e972:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800e974:	68fb      	ldr	r3, [r7, #12]
 800e976:	021b      	lsls	r3, r3, #8
 800e978:	687a      	ldr	r2, [r7, #4]
 800e97a:	7812      	ldrb	r2, [r2, #0]
 800e97c:	4313      	orrs	r3, r2
 800e97e:	60fb      	str	r3, [r7, #12]
	return rv;
 800e980:	68fb      	ldr	r3, [r7, #12]
}
 800e982:	4618      	mov	r0, r3
 800e984:	3714      	adds	r7, #20
 800e986:	46bd      	mov	sp, r7
 800e988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e98c:	4770      	bx	lr

0800e98e <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800e98e:	b480      	push	{r7}
 800e990:	b083      	sub	sp, #12
 800e992:	af00      	add	r7, sp, #0
 800e994:	6078      	str	r0, [r7, #4]
 800e996:	460b      	mov	r3, r1
 800e998:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800e99a:	687b      	ldr	r3, [r7, #4]
 800e99c:	1c5a      	adds	r2, r3, #1
 800e99e:	607a      	str	r2, [r7, #4]
 800e9a0:	887a      	ldrh	r2, [r7, #2]
 800e9a2:	b2d2      	uxtb	r2, r2
 800e9a4:	701a      	strb	r2, [r3, #0]
 800e9a6:	887b      	ldrh	r3, [r7, #2]
 800e9a8:	0a1b      	lsrs	r3, r3, #8
 800e9aa:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800e9ac:	687b      	ldr	r3, [r7, #4]
 800e9ae:	1c5a      	adds	r2, r3, #1
 800e9b0:	607a      	str	r2, [r7, #4]
 800e9b2:	887a      	ldrh	r2, [r7, #2]
 800e9b4:	b2d2      	uxtb	r2, r2
 800e9b6:	701a      	strb	r2, [r3, #0]
}
 800e9b8:	bf00      	nop
 800e9ba:	370c      	adds	r7, #12
 800e9bc:	46bd      	mov	sp, r7
 800e9be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9c2:	4770      	bx	lr

0800e9c4 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800e9c4:	b480      	push	{r7}
 800e9c6:	b083      	sub	sp, #12
 800e9c8:	af00      	add	r7, sp, #0
 800e9ca:	6078      	str	r0, [r7, #4]
 800e9cc:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800e9ce:	687b      	ldr	r3, [r7, #4]
 800e9d0:	1c5a      	adds	r2, r3, #1
 800e9d2:	607a      	str	r2, [r7, #4]
 800e9d4:	683a      	ldr	r2, [r7, #0]
 800e9d6:	b2d2      	uxtb	r2, r2
 800e9d8:	701a      	strb	r2, [r3, #0]
 800e9da:	683b      	ldr	r3, [r7, #0]
 800e9dc:	0a1b      	lsrs	r3, r3, #8
 800e9de:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800e9e0:	687b      	ldr	r3, [r7, #4]
 800e9e2:	1c5a      	adds	r2, r3, #1
 800e9e4:	607a      	str	r2, [r7, #4]
 800e9e6:	683a      	ldr	r2, [r7, #0]
 800e9e8:	b2d2      	uxtb	r2, r2
 800e9ea:	701a      	strb	r2, [r3, #0]
 800e9ec:	683b      	ldr	r3, [r7, #0]
 800e9ee:	0a1b      	lsrs	r3, r3, #8
 800e9f0:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800e9f2:	687b      	ldr	r3, [r7, #4]
 800e9f4:	1c5a      	adds	r2, r3, #1
 800e9f6:	607a      	str	r2, [r7, #4]
 800e9f8:	683a      	ldr	r2, [r7, #0]
 800e9fa:	b2d2      	uxtb	r2, r2
 800e9fc:	701a      	strb	r2, [r3, #0]
 800e9fe:	683b      	ldr	r3, [r7, #0]
 800ea00:	0a1b      	lsrs	r3, r3, #8
 800ea02:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800ea04:	687b      	ldr	r3, [r7, #4]
 800ea06:	1c5a      	adds	r2, r3, #1
 800ea08:	607a      	str	r2, [r7, #4]
 800ea0a:	683a      	ldr	r2, [r7, #0]
 800ea0c:	b2d2      	uxtb	r2, r2
 800ea0e:	701a      	strb	r2, [r3, #0]
}
 800ea10:	bf00      	nop
 800ea12:	370c      	adds	r7, #12
 800ea14:	46bd      	mov	sp, r7
 800ea16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea1a:	4770      	bx	lr

0800ea1c <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800ea1c:	b480      	push	{r7}
 800ea1e:	b087      	sub	sp, #28
 800ea20:	af00      	add	r7, sp, #0
 800ea22:	60f8      	str	r0, [r7, #12]
 800ea24:	60b9      	str	r1, [r7, #8]
 800ea26:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800ea28:	68fb      	ldr	r3, [r7, #12]
 800ea2a:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800ea2c:	68bb      	ldr	r3, [r7, #8]
 800ea2e:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800ea30:	687b      	ldr	r3, [r7, #4]
 800ea32:	2b00      	cmp	r3, #0
 800ea34:	d00d      	beq.n	800ea52 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800ea36:	693a      	ldr	r2, [r7, #16]
 800ea38:	1c53      	adds	r3, r2, #1
 800ea3a:	613b      	str	r3, [r7, #16]
 800ea3c:	697b      	ldr	r3, [r7, #20]
 800ea3e:	1c59      	adds	r1, r3, #1
 800ea40:	6179      	str	r1, [r7, #20]
 800ea42:	7812      	ldrb	r2, [r2, #0]
 800ea44:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800ea46:	687b      	ldr	r3, [r7, #4]
 800ea48:	3b01      	subs	r3, #1
 800ea4a:	607b      	str	r3, [r7, #4]
 800ea4c:	687b      	ldr	r3, [r7, #4]
 800ea4e:	2b00      	cmp	r3, #0
 800ea50:	d1f1      	bne.n	800ea36 <mem_cpy+0x1a>
	}
}
 800ea52:	bf00      	nop
 800ea54:	371c      	adds	r7, #28
 800ea56:	46bd      	mov	sp, r7
 800ea58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea5c:	4770      	bx	lr

0800ea5e <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800ea5e:	b480      	push	{r7}
 800ea60:	b087      	sub	sp, #28
 800ea62:	af00      	add	r7, sp, #0
 800ea64:	60f8      	str	r0, [r7, #12]
 800ea66:	60b9      	str	r1, [r7, #8]
 800ea68:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800ea6a:	68fb      	ldr	r3, [r7, #12]
 800ea6c:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800ea6e:	697b      	ldr	r3, [r7, #20]
 800ea70:	1c5a      	adds	r2, r3, #1
 800ea72:	617a      	str	r2, [r7, #20]
 800ea74:	68ba      	ldr	r2, [r7, #8]
 800ea76:	b2d2      	uxtb	r2, r2
 800ea78:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800ea7a:	687b      	ldr	r3, [r7, #4]
 800ea7c:	3b01      	subs	r3, #1
 800ea7e:	607b      	str	r3, [r7, #4]
 800ea80:	687b      	ldr	r3, [r7, #4]
 800ea82:	2b00      	cmp	r3, #0
 800ea84:	d1f3      	bne.n	800ea6e <mem_set+0x10>
}
 800ea86:	bf00      	nop
 800ea88:	371c      	adds	r7, #28
 800ea8a:	46bd      	mov	sp, r7
 800ea8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea90:	4770      	bx	lr

0800ea92 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800ea92:	b480      	push	{r7}
 800ea94:	b089      	sub	sp, #36	; 0x24
 800ea96:	af00      	add	r7, sp, #0
 800ea98:	60f8      	str	r0, [r7, #12]
 800ea9a:	60b9      	str	r1, [r7, #8]
 800ea9c:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800ea9e:	68fb      	ldr	r3, [r7, #12]
 800eaa0:	61fb      	str	r3, [r7, #28]
 800eaa2:	68bb      	ldr	r3, [r7, #8]
 800eaa4:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800eaa6:	2300      	movs	r3, #0
 800eaa8:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800eaaa:	69fb      	ldr	r3, [r7, #28]
 800eaac:	1c5a      	adds	r2, r3, #1
 800eaae:	61fa      	str	r2, [r7, #28]
 800eab0:	781b      	ldrb	r3, [r3, #0]
 800eab2:	4619      	mov	r1, r3
 800eab4:	69bb      	ldr	r3, [r7, #24]
 800eab6:	1c5a      	adds	r2, r3, #1
 800eab8:	61ba      	str	r2, [r7, #24]
 800eaba:	781b      	ldrb	r3, [r3, #0]
 800eabc:	1acb      	subs	r3, r1, r3
 800eabe:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800eac0:	687b      	ldr	r3, [r7, #4]
 800eac2:	3b01      	subs	r3, #1
 800eac4:	607b      	str	r3, [r7, #4]
 800eac6:	687b      	ldr	r3, [r7, #4]
 800eac8:	2b00      	cmp	r3, #0
 800eaca:	d002      	beq.n	800ead2 <mem_cmp+0x40>
 800eacc:	697b      	ldr	r3, [r7, #20]
 800eace:	2b00      	cmp	r3, #0
 800ead0:	d0eb      	beq.n	800eaaa <mem_cmp+0x18>

	return r;
 800ead2:	697b      	ldr	r3, [r7, #20]
}
 800ead4:	4618      	mov	r0, r3
 800ead6:	3724      	adds	r7, #36	; 0x24
 800ead8:	46bd      	mov	sp, r7
 800eada:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eade:	4770      	bx	lr

0800eae0 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800eae0:	b480      	push	{r7}
 800eae2:	b083      	sub	sp, #12
 800eae4:	af00      	add	r7, sp, #0
 800eae6:	6078      	str	r0, [r7, #4]
 800eae8:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800eaea:	e002      	b.n	800eaf2 <chk_chr+0x12>
 800eaec:	687b      	ldr	r3, [r7, #4]
 800eaee:	3301      	adds	r3, #1
 800eaf0:	607b      	str	r3, [r7, #4]
 800eaf2:	687b      	ldr	r3, [r7, #4]
 800eaf4:	781b      	ldrb	r3, [r3, #0]
 800eaf6:	2b00      	cmp	r3, #0
 800eaf8:	d005      	beq.n	800eb06 <chk_chr+0x26>
 800eafa:	687b      	ldr	r3, [r7, #4]
 800eafc:	781b      	ldrb	r3, [r3, #0]
 800eafe:	461a      	mov	r2, r3
 800eb00:	683b      	ldr	r3, [r7, #0]
 800eb02:	4293      	cmp	r3, r2
 800eb04:	d1f2      	bne.n	800eaec <chk_chr+0xc>
	return *str;
 800eb06:	687b      	ldr	r3, [r7, #4]
 800eb08:	781b      	ldrb	r3, [r3, #0]
}
 800eb0a:	4618      	mov	r0, r3
 800eb0c:	370c      	adds	r7, #12
 800eb0e:	46bd      	mov	sp, r7
 800eb10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb14:	4770      	bx	lr
	...

0800eb18 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800eb18:	b480      	push	{r7}
 800eb1a:	b085      	sub	sp, #20
 800eb1c:	af00      	add	r7, sp, #0
 800eb1e:	6078      	str	r0, [r7, #4]
 800eb20:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800eb22:	2300      	movs	r3, #0
 800eb24:	60bb      	str	r3, [r7, #8]
 800eb26:	68bb      	ldr	r3, [r7, #8]
 800eb28:	60fb      	str	r3, [r7, #12]
 800eb2a:	e029      	b.n	800eb80 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800eb2c:	4a27      	ldr	r2, [pc, #156]	; (800ebcc <chk_lock+0xb4>)
 800eb2e:	68fb      	ldr	r3, [r7, #12]
 800eb30:	011b      	lsls	r3, r3, #4
 800eb32:	4413      	add	r3, r2
 800eb34:	681b      	ldr	r3, [r3, #0]
 800eb36:	2b00      	cmp	r3, #0
 800eb38:	d01d      	beq.n	800eb76 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800eb3a:	4a24      	ldr	r2, [pc, #144]	; (800ebcc <chk_lock+0xb4>)
 800eb3c:	68fb      	ldr	r3, [r7, #12]
 800eb3e:	011b      	lsls	r3, r3, #4
 800eb40:	4413      	add	r3, r2
 800eb42:	681a      	ldr	r2, [r3, #0]
 800eb44:	687b      	ldr	r3, [r7, #4]
 800eb46:	681b      	ldr	r3, [r3, #0]
 800eb48:	429a      	cmp	r2, r3
 800eb4a:	d116      	bne.n	800eb7a <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800eb4c:	4a1f      	ldr	r2, [pc, #124]	; (800ebcc <chk_lock+0xb4>)
 800eb4e:	68fb      	ldr	r3, [r7, #12]
 800eb50:	011b      	lsls	r3, r3, #4
 800eb52:	4413      	add	r3, r2
 800eb54:	3304      	adds	r3, #4
 800eb56:	681a      	ldr	r2, [r3, #0]
 800eb58:	687b      	ldr	r3, [r7, #4]
 800eb5a:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800eb5c:	429a      	cmp	r2, r3
 800eb5e:	d10c      	bne.n	800eb7a <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800eb60:	4a1a      	ldr	r2, [pc, #104]	; (800ebcc <chk_lock+0xb4>)
 800eb62:	68fb      	ldr	r3, [r7, #12]
 800eb64:	011b      	lsls	r3, r3, #4
 800eb66:	4413      	add	r3, r2
 800eb68:	3308      	adds	r3, #8
 800eb6a:	681a      	ldr	r2, [r3, #0]
 800eb6c:	687b      	ldr	r3, [r7, #4]
 800eb6e:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800eb70:	429a      	cmp	r2, r3
 800eb72:	d102      	bne.n	800eb7a <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800eb74:	e007      	b.n	800eb86 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800eb76:	2301      	movs	r3, #1
 800eb78:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800eb7a:	68fb      	ldr	r3, [r7, #12]
 800eb7c:	3301      	adds	r3, #1
 800eb7e:	60fb      	str	r3, [r7, #12]
 800eb80:	68fb      	ldr	r3, [r7, #12]
 800eb82:	2b01      	cmp	r3, #1
 800eb84:	d9d2      	bls.n	800eb2c <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800eb86:	68fb      	ldr	r3, [r7, #12]
 800eb88:	2b02      	cmp	r3, #2
 800eb8a:	d109      	bne.n	800eba0 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800eb8c:	68bb      	ldr	r3, [r7, #8]
 800eb8e:	2b00      	cmp	r3, #0
 800eb90:	d102      	bne.n	800eb98 <chk_lock+0x80>
 800eb92:	683b      	ldr	r3, [r7, #0]
 800eb94:	2b02      	cmp	r3, #2
 800eb96:	d101      	bne.n	800eb9c <chk_lock+0x84>
 800eb98:	2300      	movs	r3, #0
 800eb9a:	e010      	b.n	800ebbe <chk_lock+0xa6>
 800eb9c:	2312      	movs	r3, #18
 800eb9e:	e00e      	b.n	800ebbe <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800eba0:	683b      	ldr	r3, [r7, #0]
 800eba2:	2b00      	cmp	r3, #0
 800eba4:	d108      	bne.n	800ebb8 <chk_lock+0xa0>
 800eba6:	4a09      	ldr	r2, [pc, #36]	; (800ebcc <chk_lock+0xb4>)
 800eba8:	68fb      	ldr	r3, [r7, #12]
 800ebaa:	011b      	lsls	r3, r3, #4
 800ebac:	4413      	add	r3, r2
 800ebae:	330c      	adds	r3, #12
 800ebb0:	881b      	ldrh	r3, [r3, #0]
 800ebb2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ebb6:	d101      	bne.n	800ebbc <chk_lock+0xa4>
 800ebb8:	2310      	movs	r3, #16
 800ebba:	e000      	b.n	800ebbe <chk_lock+0xa6>
 800ebbc:	2300      	movs	r3, #0
}
 800ebbe:	4618      	mov	r0, r3
 800ebc0:	3714      	adds	r7, #20
 800ebc2:	46bd      	mov	sp, r7
 800ebc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebc8:	4770      	bx	lr
 800ebca:	bf00      	nop
 800ebcc:	2003743c 	.word	0x2003743c

0800ebd0 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800ebd0:	b480      	push	{r7}
 800ebd2:	b083      	sub	sp, #12
 800ebd4:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800ebd6:	2300      	movs	r3, #0
 800ebd8:	607b      	str	r3, [r7, #4]
 800ebda:	e002      	b.n	800ebe2 <enq_lock+0x12>
 800ebdc:	687b      	ldr	r3, [r7, #4]
 800ebde:	3301      	adds	r3, #1
 800ebe0:	607b      	str	r3, [r7, #4]
 800ebe2:	687b      	ldr	r3, [r7, #4]
 800ebe4:	2b01      	cmp	r3, #1
 800ebe6:	d806      	bhi.n	800ebf6 <enq_lock+0x26>
 800ebe8:	4a09      	ldr	r2, [pc, #36]	; (800ec10 <enq_lock+0x40>)
 800ebea:	687b      	ldr	r3, [r7, #4]
 800ebec:	011b      	lsls	r3, r3, #4
 800ebee:	4413      	add	r3, r2
 800ebf0:	681b      	ldr	r3, [r3, #0]
 800ebf2:	2b00      	cmp	r3, #0
 800ebf4:	d1f2      	bne.n	800ebdc <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800ebf6:	687b      	ldr	r3, [r7, #4]
 800ebf8:	2b02      	cmp	r3, #2
 800ebfa:	bf14      	ite	ne
 800ebfc:	2301      	movne	r3, #1
 800ebfe:	2300      	moveq	r3, #0
 800ec00:	b2db      	uxtb	r3, r3
}
 800ec02:	4618      	mov	r0, r3
 800ec04:	370c      	adds	r7, #12
 800ec06:	46bd      	mov	sp, r7
 800ec08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec0c:	4770      	bx	lr
 800ec0e:	bf00      	nop
 800ec10:	2003743c 	.word	0x2003743c

0800ec14 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800ec14:	b480      	push	{r7}
 800ec16:	b085      	sub	sp, #20
 800ec18:	af00      	add	r7, sp, #0
 800ec1a:	6078      	str	r0, [r7, #4]
 800ec1c:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800ec1e:	2300      	movs	r3, #0
 800ec20:	60fb      	str	r3, [r7, #12]
 800ec22:	e01f      	b.n	800ec64 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800ec24:	4a41      	ldr	r2, [pc, #260]	; (800ed2c <inc_lock+0x118>)
 800ec26:	68fb      	ldr	r3, [r7, #12]
 800ec28:	011b      	lsls	r3, r3, #4
 800ec2a:	4413      	add	r3, r2
 800ec2c:	681a      	ldr	r2, [r3, #0]
 800ec2e:	687b      	ldr	r3, [r7, #4]
 800ec30:	681b      	ldr	r3, [r3, #0]
 800ec32:	429a      	cmp	r2, r3
 800ec34:	d113      	bne.n	800ec5e <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800ec36:	4a3d      	ldr	r2, [pc, #244]	; (800ed2c <inc_lock+0x118>)
 800ec38:	68fb      	ldr	r3, [r7, #12]
 800ec3a:	011b      	lsls	r3, r3, #4
 800ec3c:	4413      	add	r3, r2
 800ec3e:	3304      	adds	r3, #4
 800ec40:	681a      	ldr	r2, [r3, #0]
 800ec42:	687b      	ldr	r3, [r7, #4]
 800ec44:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800ec46:	429a      	cmp	r2, r3
 800ec48:	d109      	bne.n	800ec5e <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800ec4a:	4a38      	ldr	r2, [pc, #224]	; (800ed2c <inc_lock+0x118>)
 800ec4c:	68fb      	ldr	r3, [r7, #12]
 800ec4e:	011b      	lsls	r3, r3, #4
 800ec50:	4413      	add	r3, r2
 800ec52:	3308      	adds	r3, #8
 800ec54:	681a      	ldr	r2, [r3, #0]
 800ec56:	687b      	ldr	r3, [r7, #4]
 800ec58:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800ec5a:	429a      	cmp	r2, r3
 800ec5c:	d006      	beq.n	800ec6c <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800ec5e:	68fb      	ldr	r3, [r7, #12]
 800ec60:	3301      	adds	r3, #1
 800ec62:	60fb      	str	r3, [r7, #12]
 800ec64:	68fb      	ldr	r3, [r7, #12]
 800ec66:	2b01      	cmp	r3, #1
 800ec68:	d9dc      	bls.n	800ec24 <inc_lock+0x10>
 800ec6a:	e000      	b.n	800ec6e <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800ec6c:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800ec6e:	68fb      	ldr	r3, [r7, #12]
 800ec70:	2b02      	cmp	r3, #2
 800ec72:	d132      	bne.n	800ecda <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800ec74:	2300      	movs	r3, #0
 800ec76:	60fb      	str	r3, [r7, #12]
 800ec78:	e002      	b.n	800ec80 <inc_lock+0x6c>
 800ec7a:	68fb      	ldr	r3, [r7, #12]
 800ec7c:	3301      	adds	r3, #1
 800ec7e:	60fb      	str	r3, [r7, #12]
 800ec80:	68fb      	ldr	r3, [r7, #12]
 800ec82:	2b01      	cmp	r3, #1
 800ec84:	d806      	bhi.n	800ec94 <inc_lock+0x80>
 800ec86:	4a29      	ldr	r2, [pc, #164]	; (800ed2c <inc_lock+0x118>)
 800ec88:	68fb      	ldr	r3, [r7, #12]
 800ec8a:	011b      	lsls	r3, r3, #4
 800ec8c:	4413      	add	r3, r2
 800ec8e:	681b      	ldr	r3, [r3, #0]
 800ec90:	2b00      	cmp	r3, #0
 800ec92:	d1f2      	bne.n	800ec7a <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800ec94:	68fb      	ldr	r3, [r7, #12]
 800ec96:	2b02      	cmp	r3, #2
 800ec98:	d101      	bne.n	800ec9e <inc_lock+0x8a>
 800ec9a:	2300      	movs	r3, #0
 800ec9c:	e040      	b.n	800ed20 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800ec9e:	687b      	ldr	r3, [r7, #4]
 800eca0:	681a      	ldr	r2, [r3, #0]
 800eca2:	4922      	ldr	r1, [pc, #136]	; (800ed2c <inc_lock+0x118>)
 800eca4:	68fb      	ldr	r3, [r7, #12]
 800eca6:	011b      	lsls	r3, r3, #4
 800eca8:	440b      	add	r3, r1
 800ecaa:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800ecac:	687b      	ldr	r3, [r7, #4]
 800ecae:	689a      	ldr	r2, [r3, #8]
 800ecb0:	491e      	ldr	r1, [pc, #120]	; (800ed2c <inc_lock+0x118>)
 800ecb2:	68fb      	ldr	r3, [r7, #12]
 800ecb4:	011b      	lsls	r3, r3, #4
 800ecb6:	440b      	add	r3, r1
 800ecb8:	3304      	adds	r3, #4
 800ecba:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800ecbc:	687b      	ldr	r3, [r7, #4]
 800ecbe:	695a      	ldr	r2, [r3, #20]
 800ecc0:	491a      	ldr	r1, [pc, #104]	; (800ed2c <inc_lock+0x118>)
 800ecc2:	68fb      	ldr	r3, [r7, #12]
 800ecc4:	011b      	lsls	r3, r3, #4
 800ecc6:	440b      	add	r3, r1
 800ecc8:	3308      	adds	r3, #8
 800ecca:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800eccc:	4a17      	ldr	r2, [pc, #92]	; (800ed2c <inc_lock+0x118>)
 800ecce:	68fb      	ldr	r3, [r7, #12]
 800ecd0:	011b      	lsls	r3, r3, #4
 800ecd2:	4413      	add	r3, r2
 800ecd4:	330c      	adds	r3, #12
 800ecd6:	2200      	movs	r2, #0
 800ecd8:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800ecda:	683b      	ldr	r3, [r7, #0]
 800ecdc:	2b00      	cmp	r3, #0
 800ecde:	d009      	beq.n	800ecf4 <inc_lock+0xe0>
 800ece0:	4a12      	ldr	r2, [pc, #72]	; (800ed2c <inc_lock+0x118>)
 800ece2:	68fb      	ldr	r3, [r7, #12]
 800ece4:	011b      	lsls	r3, r3, #4
 800ece6:	4413      	add	r3, r2
 800ece8:	330c      	adds	r3, #12
 800ecea:	881b      	ldrh	r3, [r3, #0]
 800ecec:	2b00      	cmp	r3, #0
 800ecee:	d001      	beq.n	800ecf4 <inc_lock+0xe0>
 800ecf0:	2300      	movs	r3, #0
 800ecf2:	e015      	b.n	800ed20 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800ecf4:	683b      	ldr	r3, [r7, #0]
 800ecf6:	2b00      	cmp	r3, #0
 800ecf8:	d108      	bne.n	800ed0c <inc_lock+0xf8>
 800ecfa:	4a0c      	ldr	r2, [pc, #48]	; (800ed2c <inc_lock+0x118>)
 800ecfc:	68fb      	ldr	r3, [r7, #12]
 800ecfe:	011b      	lsls	r3, r3, #4
 800ed00:	4413      	add	r3, r2
 800ed02:	330c      	adds	r3, #12
 800ed04:	881b      	ldrh	r3, [r3, #0]
 800ed06:	3301      	adds	r3, #1
 800ed08:	b29a      	uxth	r2, r3
 800ed0a:	e001      	b.n	800ed10 <inc_lock+0xfc>
 800ed0c:	f44f 7280 	mov.w	r2, #256	; 0x100
 800ed10:	4906      	ldr	r1, [pc, #24]	; (800ed2c <inc_lock+0x118>)
 800ed12:	68fb      	ldr	r3, [r7, #12]
 800ed14:	011b      	lsls	r3, r3, #4
 800ed16:	440b      	add	r3, r1
 800ed18:	330c      	adds	r3, #12
 800ed1a:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800ed1c:	68fb      	ldr	r3, [r7, #12]
 800ed1e:	3301      	adds	r3, #1
}
 800ed20:	4618      	mov	r0, r3
 800ed22:	3714      	adds	r7, #20
 800ed24:	46bd      	mov	sp, r7
 800ed26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed2a:	4770      	bx	lr
 800ed2c:	2003743c 	.word	0x2003743c

0800ed30 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800ed30:	b480      	push	{r7}
 800ed32:	b085      	sub	sp, #20
 800ed34:	af00      	add	r7, sp, #0
 800ed36:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800ed38:	687b      	ldr	r3, [r7, #4]
 800ed3a:	3b01      	subs	r3, #1
 800ed3c:	607b      	str	r3, [r7, #4]
 800ed3e:	687b      	ldr	r3, [r7, #4]
 800ed40:	2b01      	cmp	r3, #1
 800ed42:	d825      	bhi.n	800ed90 <dec_lock+0x60>
		n = Files[i].ctr;
 800ed44:	4a17      	ldr	r2, [pc, #92]	; (800eda4 <dec_lock+0x74>)
 800ed46:	687b      	ldr	r3, [r7, #4]
 800ed48:	011b      	lsls	r3, r3, #4
 800ed4a:	4413      	add	r3, r2
 800ed4c:	330c      	adds	r3, #12
 800ed4e:	881b      	ldrh	r3, [r3, #0]
 800ed50:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800ed52:	89fb      	ldrh	r3, [r7, #14]
 800ed54:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ed58:	d101      	bne.n	800ed5e <dec_lock+0x2e>
 800ed5a:	2300      	movs	r3, #0
 800ed5c:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800ed5e:	89fb      	ldrh	r3, [r7, #14]
 800ed60:	2b00      	cmp	r3, #0
 800ed62:	d002      	beq.n	800ed6a <dec_lock+0x3a>
 800ed64:	89fb      	ldrh	r3, [r7, #14]
 800ed66:	3b01      	subs	r3, #1
 800ed68:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800ed6a:	4a0e      	ldr	r2, [pc, #56]	; (800eda4 <dec_lock+0x74>)
 800ed6c:	687b      	ldr	r3, [r7, #4]
 800ed6e:	011b      	lsls	r3, r3, #4
 800ed70:	4413      	add	r3, r2
 800ed72:	330c      	adds	r3, #12
 800ed74:	89fa      	ldrh	r2, [r7, #14]
 800ed76:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800ed78:	89fb      	ldrh	r3, [r7, #14]
 800ed7a:	2b00      	cmp	r3, #0
 800ed7c:	d105      	bne.n	800ed8a <dec_lock+0x5a>
 800ed7e:	4a09      	ldr	r2, [pc, #36]	; (800eda4 <dec_lock+0x74>)
 800ed80:	687b      	ldr	r3, [r7, #4]
 800ed82:	011b      	lsls	r3, r3, #4
 800ed84:	4413      	add	r3, r2
 800ed86:	2200      	movs	r2, #0
 800ed88:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800ed8a:	2300      	movs	r3, #0
 800ed8c:	737b      	strb	r3, [r7, #13]
 800ed8e:	e001      	b.n	800ed94 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800ed90:	2302      	movs	r3, #2
 800ed92:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800ed94:	7b7b      	ldrb	r3, [r7, #13]
}
 800ed96:	4618      	mov	r0, r3
 800ed98:	3714      	adds	r7, #20
 800ed9a:	46bd      	mov	sp, r7
 800ed9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eda0:	4770      	bx	lr
 800eda2:	bf00      	nop
 800eda4:	2003743c 	.word	0x2003743c

0800eda8 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800eda8:	b480      	push	{r7}
 800edaa:	b085      	sub	sp, #20
 800edac:	af00      	add	r7, sp, #0
 800edae:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800edb0:	2300      	movs	r3, #0
 800edb2:	60fb      	str	r3, [r7, #12]
 800edb4:	e010      	b.n	800edd8 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800edb6:	4a0d      	ldr	r2, [pc, #52]	; (800edec <clear_lock+0x44>)
 800edb8:	68fb      	ldr	r3, [r7, #12]
 800edba:	011b      	lsls	r3, r3, #4
 800edbc:	4413      	add	r3, r2
 800edbe:	681b      	ldr	r3, [r3, #0]
 800edc0:	687a      	ldr	r2, [r7, #4]
 800edc2:	429a      	cmp	r2, r3
 800edc4:	d105      	bne.n	800edd2 <clear_lock+0x2a>
 800edc6:	4a09      	ldr	r2, [pc, #36]	; (800edec <clear_lock+0x44>)
 800edc8:	68fb      	ldr	r3, [r7, #12]
 800edca:	011b      	lsls	r3, r3, #4
 800edcc:	4413      	add	r3, r2
 800edce:	2200      	movs	r2, #0
 800edd0:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800edd2:	68fb      	ldr	r3, [r7, #12]
 800edd4:	3301      	adds	r3, #1
 800edd6:	60fb      	str	r3, [r7, #12]
 800edd8:	68fb      	ldr	r3, [r7, #12]
 800edda:	2b01      	cmp	r3, #1
 800eddc:	d9eb      	bls.n	800edb6 <clear_lock+0xe>
	}
}
 800edde:	bf00      	nop
 800ede0:	3714      	adds	r7, #20
 800ede2:	46bd      	mov	sp, r7
 800ede4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ede8:	4770      	bx	lr
 800edea:	bf00      	nop
 800edec:	2003743c 	.word	0x2003743c

0800edf0 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800edf0:	b580      	push	{r7, lr}
 800edf2:	b086      	sub	sp, #24
 800edf4:	af00      	add	r7, sp, #0
 800edf6:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800edf8:	2300      	movs	r3, #0
 800edfa:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800edfc:	687b      	ldr	r3, [r7, #4]
 800edfe:	78db      	ldrb	r3, [r3, #3]
 800ee00:	2b00      	cmp	r3, #0
 800ee02:	d034      	beq.n	800ee6e <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800ee04:	687b      	ldr	r3, [r7, #4]
 800ee06:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ee08:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800ee0a:	687b      	ldr	r3, [r7, #4]
 800ee0c:	7858      	ldrb	r0, [r3, #1]
 800ee0e:	687b      	ldr	r3, [r7, #4]
 800ee10:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800ee14:	2301      	movs	r3, #1
 800ee16:	697a      	ldr	r2, [r7, #20]
 800ee18:	f7ff fd40 	bl	800e89c <disk_write>
 800ee1c:	4603      	mov	r3, r0
 800ee1e:	2b00      	cmp	r3, #0
 800ee20:	d002      	beq.n	800ee28 <sync_window+0x38>
			res = FR_DISK_ERR;
 800ee22:	2301      	movs	r3, #1
 800ee24:	73fb      	strb	r3, [r7, #15]
 800ee26:	e022      	b.n	800ee6e <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800ee28:	687b      	ldr	r3, [r7, #4]
 800ee2a:	2200      	movs	r2, #0
 800ee2c:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800ee2e:	687b      	ldr	r3, [r7, #4]
 800ee30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ee32:	697a      	ldr	r2, [r7, #20]
 800ee34:	1ad2      	subs	r2, r2, r3
 800ee36:	687b      	ldr	r3, [r7, #4]
 800ee38:	6a1b      	ldr	r3, [r3, #32]
 800ee3a:	429a      	cmp	r2, r3
 800ee3c:	d217      	bcs.n	800ee6e <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800ee3e:	687b      	ldr	r3, [r7, #4]
 800ee40:	789b      	ldrb	r3, [r3, #2]
 800ee42:	613b      	str	r3, [r7, #16]
 800ee44:	e010      	b.n	800ee68 <sync_window+0x78>
					wsect += fs->fsize;
 800ee46:	687b      	ldr	r3, [r7, #4]
 800ee48:	6a1b      	ldr	r3, [r3, #32]
 800ee4a:	697a      	ldr	r2, [r7, #20]
 800ee4c:	4413      	add	r3, r2
 800ee4e:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800ee50:	687b      	ldr	r3, [r7, #4]
 800ee52:	7858      	ldrb	r0, [r3, #1]
 800ee54:	687b      	ldr	r3, [r7, #4]
 800ee56:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800ee5a:	2301      	movs	r3, #1
 800ee5c:	697a      	ldr	r2, [r7, #20]
 800ee5e:	f7ff fd1d 	bl	800e89c <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800ee62:	693b      	ldr	r3, [r7, #16]
 800ee64:	3b01      	subs	r3, #1
 800ee66:	613b      	str	r3, [r7, #16]
 800ee68:	693b      	ldr	r3, [r7, #16]
 800ee6a:	2b01      	cmp	r3, #1
 800ee6c:	d8eb      	bhi.n	800ee46 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800ee6e:	7bfb      	ldrb	r3, [r7, #15]
}
 800ee70:	4618      	mov	r0, r3
 800ee72:	3718      	adds	r7, #24
 800ee74:	46bd      	mov	sp, r7
 800ee76:	bd80      	pop	{r7, pc}

0800ee78 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800ee78:	b580      	push	{r7, lr}
 800ee7a:	b084      	sub	sp, #16
 800ee7c:	af00      	add	r7, sp, #0
 800ee7e:	6078      	str	r0, [r7, #4]
 800ee80:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800ee82:	2300      	movs	r3, #0
 800ee84:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800ee86:	687b      	ldr	r3, [r7, #4]
 800ee88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ee8a:	683a      	ldr	r2, [r7, #0]
 800ee8c:	429a      	cmp	r2, r3
 800ee8e:	d01b      	beq.n	800eec8 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800ee90:	6878      	ldr	r0, [r7, #4]
 800ee92:	f7ff ffad 	bl	800edf0 <sync_window>
 800ee96:	4603      	mov	r3, r0
 800ee98:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800ee9a:	7bfb      	ldrb	r3, [r7, #15]
 800ee9c:	2b00      	cmp	r3, #0
 800ee9e:	d113      	bne.n	800eec8 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800eea0:	687b      	ldr	r3, [r7, #4]
 800eea2:	7858      	ldrb	r0, [r3, #1]
 800eea4:	687b      	ldr	r3, [r7, #4]
 800eea6:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800eeaa:	2301      	movs	r3, #1
 800eeac:	683a      	ldr	r2, [r7, #0]
 800eeae:	f7ff fcd5 	bl	800e85c <disk_read>
 800eeb2:	4603      	mov	r3, r0
 800eeb4:	2b00      	cmp	r3, #0
 800eeb6:	d004      	beq.n	800eec2 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800eeb8:	f04f 33ff 	mov.w	r3, #4294967295
 800eebc:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800eebe:	2301      	movs	r3, #1
 800eec0:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800eec2:	687b      	ldr	r3, [r7, #4]
 800eec4:	683a      	ldr	r2, [r7, #0]
 800eec6:	635a      	str	r2, [r3, #52]	; 0x34
		}
	}
	return res;
 800eec8:	7bfb      	ldrb	r3, [r7, #15]
}
 800eeca:	4618      	mov	r0, r3
 800eecc:	3710      	adds	r7, #16
 800eece:	46bd      	mov	sp, r7
 800eed0:	bd80      	pop	{r7, pc}
	...

0800eed4 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800eed4:	b580      	push	{r7, lr}
 800eed6:	b084      	sub	sp, #16
 800eed8:	af00      	add	r7, sp, #0
 800eeda:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800eedc:	6878      	ldr	r0, [r7, #4]
 800eede:	f7ff ff87 	bl	800edf0 <sync_window>
 800eee2:	4603      	mov	r3, r0
 800eee4:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800eee6:	7bfb      	ldrb	r3, [r7, #15]
 800eee8:	2b00      	cmp	r3, #0
 800eeea:	d159      	bne.n	800efa0 <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800eeec:	687b      	ldr	r3, [r7, #4]
 800eeee:	781b      	ldrb	r3, [r3, #0]
 800eef0:	2b03      	cmp	r3, #3
 800eef2:	d149      	bne.n	800ef88 <sync_fs+0xb4>
 800eef4:	687b      	ldr	r3, [r7, #4]
 800eef6:	791b      	ldrb	r3, [r3, #4]
 800eef8:	2b01      	cmp	r3, #1
 800eefa:	d145      	bne.n	800ef88 <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800eefc:	687b      	ldr	r3, [r7, #4]
 800eefe:	f103 0038 	add.w	r0, r3, #56	; 0x38
 800ef02:	687b      	ldr	r3, [r7, #4]
 800ef04:	899b      	ldrh	r3, [r3, #12]
 800ef06:	461a      	mov	r2, r3
 800ef08:	2100      	movs	r1, #0
 800ef0a:	f7ff fda8 	bl	800ea5e <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800ef0e:	687b      	ldr	r3, [r7, #4]
 800ef10:	3338      	adds	r3, #56	; 0x38
 800ef12:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800ef16:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800ef1a:	4618      	mov	r0, r3
 800ef1c:	f7ff fd37 	bl	800e98e <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800ef20:	687b      	ldr	r3, [r7, #4]
 800ef22:	3338      	adds	r3, #56	; 0x38
 800ef24:	4921      	ldr	r1, [pc, #132]	; (800efac <sync_fs+0xd8>)
 800ef26:	4618      	mov	r0, r3
 800ef28:	f7ff fd4c 	bl	800e9c4 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800ef2c:	687b      	ldr	r3, [r7, #4]
 800ef2e:	3338      	adds	r3, #56	; 0x38
 800ef30:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800ef34:	491e      	ldr	r1, [pc, #120]	; (800efb0 <sync_fs+0xdc>)
 800ef36:	4618      	mov	r0, r3
 800ef38:	f7ff fd44 	bl	800e9c4 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800ef3c:	687b      	ldr	r3, [r7, #4]
 800ef3e:	3338      	adds	r3, #56	; 0x38
 800ef40:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 800ef44:	687b      	ldr	r3, [r7, #4]
 800ef46:	695b      	ldr	r3, [r3, #20]
 800ef48:	4619      	mov	r1, r3
 800ef4a:	4610      	mov	r0, r2
 800ef4c:	f7ff fd3a 	bl	800e9c4 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800ef50:	687b      	ldr	r3, [r7, #4]
 800ef52:	3338      	adds	r3, #56	; 0x38
 800ef54:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 800ef58:	687b      	ldr	r3, [r7, #4]
 800ef5a:	691b      	ldr	r3, [r3, #16]
 800ef5c:	4619      	mov	r1, r3
 800ef5e:	4610      	mov	r0, r2
 800ef60:	f7ff fd30 	bl	800e9c4 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800ef64:	687b      	ldr	r3, [r7, #4]
 800ef66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ef68:	1c5a      	adds	r2, r3, #1
 800ef6a:	687b      	ldr	r3, [r7, #4]
 800ef6c:	635a      	str	r2, [r3, #52]	; 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800ef6e:	687b      	ldr	r3, [r7, #4]
 800ef70:	7858      	ldrb	r0, [r3, #1]
 800ef72:	687b      	ldr	r3, [r7, #4]
 800ef74:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800ef78:	687b      	ldr	r3, [r7, #4]
 800ef7a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ef7c:	2301      	movs	r3, #1
 800ef7e:	f7ff fc8d 	bl	800e89c <disk_write>
			fs->fsi_flag = 0;
 800ef82:	687b      	ldr	r3, [r7, #4]
 800ef84:	2200      	movs	r2, #0
 800ef86:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800ef88:	687b      	ldr	r3, [r7, #4]
 800ef8a:	785b      	ldrb	r3, [r3, #1]
 800ef8c:	2200      	movs	r2, #0
 800ef8e:	2100      	movs	r1, #0
 800ef90:	4618      	mov	r0, r3
 800ef92:	f7ff fca3 	bl	800e8dc <disk_ioctl>
 800ef96:	4603      	mov	r3, r0
 800ef98:	2b00      	cmp	r3, #0
 800ef9a:	d001      	beq.n	800efa0 <sync_fs+0xcc>
 800ef9c:	2301      	movs	r3, #1
 800ef9e:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800efa0:	7bfb      	ldrb	r3, [r7, #15]
}
 800efa2:	4618      	mov	r0, r3
 800efa4:	3710      	adds	r7, #16
 800efa6:	46bd      	mov	sp, r7
 800efa8:	bd80      	pop	{r7, pc}
 800efaa:	bf00      	nop
 800efac:	41615252 	.word	0x41615252
 800efb0:	61417272 	.word	0x61417272

0800efb4 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800efb4:	b480      	push	{r7}
 800efb6:	b083      	sub	sp, #12
 800efb8:	af00      	add	r7, sp, #0
 800efba:	6078      	str	r0, [r7, #4]
 800efbc:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800efbe:	683b      	ldr	r3, [r7, #0]
 800efc0:	3b02      	subs	r3, #2
 800efc2:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800efc4:	687b      	ldr	r3, [r7, #4]
 800efc6:	69db      	ldr	r3, [r3, #28]
 800efc8:	3b02      	subs	r3, #2
 800efca:	683a      	ldr	r2, [r7, #0]
 800efcc:	429a      	cmp	r2, r3
 800efce:	d301      	bcc.n	800efd4 <clust2sect+0x20>
 800efd0:	2300      	movs	r3, #0
 800efd2:	e008      	b.n	800efe6 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800efd4:	687b      	ldr	r3, [r7, #4]
 800efd6:	895b      	ldrh	r3, [r3, #10]
 800efd8:	461a      	mov	r2, r3
 800efda:	683b      	ldr	r3, [r7, #0]
 800efdc:	fb03 f202 	mul.w	r2, r3, r2
 800efe0:	687b      	ldr	r3, [r7, #4]
 800efe2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800efe4:	4413      	add	r3, r2
}
 800efe6:	4618      	mov	r0, r3
 800efe8:	370c      	adds	r7, #12
 800efea:	46bd      	mov	sp, r7
 800efec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eff0:	4770      	bx	lr

0800eff2 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800eff2:	b580      	push	{r7, lr}
 800eff4:	b086      	sub	sp, #24
 800eff6:	af00      	add	r7, sp, #0
 800eff8:	6078      	str	r0, [r7, #4]
 800effa:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800effc:	687b      	ldr	r3, [r7, #4]
 800effe:	681b      	ldr	r3, [r3, #0]
 800f000:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800f002:	683b      	ldr	r3, [r7, #0]
 800f004:	2b01      	cmp	r3, #1
 800f006:	d904      	bls.n	800f012 <get_fat+0x20>
 800f008:	693b      	ldr	r3, [r7, #16]
 800f00a:	69db      	ldr	r3, [r3, #28]
 800f00c:	683a      	ldr	r2, [r7, #0]
 800f00e:	429a      	cmp	r2, r3
 800f010:	d302      	bcc.n	800f018 <get_fat+0x26>
		val = 1;	/* Internal error */
 800f012:	2301      	movs	r3, #1
 800f014:	617b      	str	r3, [r7, #20]
 800f016:	e0b7      	b.n	800f188 <get_fat+0x196>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800f018:	f04f 33ff 	mov.w	r3, #4294967295
 800f01c:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800f01e:	693b      	ldr	r3, [r7, #16]
 800f020:	781b      	ldrb	r3, [r3, #0]
 800f022:	2b02      	cmp	r3, #2
 800f024:	d05a      	beq.n	800f0dc <get_fat+0xea>
 800f026:	2b03      	cmp	r3, #3
 800f028:	d07d      	beq.n	800f126 <get_fat+0x134>
 800f02a:	2b01      	cmp	r3, #1
 800f02c:	f040 80a2 	bne.w	800f174 <get_fat+0x182>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800f030:	683b      	ldr	r3, [r7, #0]
 800f032:	60fb      	str	r3, [r7, #12]
 800f034:	68fb      	ldr	r3, [r7, #12]
 800f036:	085b      	lsrs	r3, r3, #1
 800f038:	68fa      	ldr	r2, [r7, #12]
 800f03a:	4413      	add	r3, r2
 800f03c:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800f03e:	693b      	ldr	r3, [r7, #16]
 800f040:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800f042:	693b      	ldr	r3, [r7, #16]
 800f044:	899b      	ldrh	r3, [r3, #12]
 800f046:	4619      	mov	r1, r3
 800f048:	68fb      	ldr	r3, [r7, #12]
 800f04a:	fbb3 f3f1 	udiv	r3, r3, r1
 800f04e:	4413      	add	r3, r2
 800f050:	4619      	mov	r1, r3
 800f052:	6938      	ldr	r0, [r7, #16]
 800f054:	f7ff ff10 	bl	800ee78 <move_window>
 800f058:	4603      	mov	r3, r0
 800f05a:	2b00      	cmp	r3, #0
 800f05c:	f040 808d 	bne.w	800f17a <get_fat+0x188>
			wc = fs->win[bc++ % SS(fs)];
 800f060:	68fb      	ldr	r3, [r7, #12]
 800f062:	1c5a      	adds	r2, r3, #1
 800f064:	60fa      	str	r2, [r7, #12]
 800f066:	693a      	ldr	r2, [r7, #16]
 800f068:	8992      	ldrh	r2, [r2, #12]
 800f06a:	fbb3 f1f2 	udiv	r1, r3, r2
 800f06e:	fb02 f201 	mul.w	r2, r2, r1
 800f072:	1a9b      	subs	r3, r3, r2
 800f074:	693a      	ldr	r2, [r7, #16]
 800f076:	4413      	add	r3, r2
 800f078:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800f07c:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800f07e:	693b      	ldr	r3, [r7, #16]
 800f080:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800f082:	693b      	ldr	r3, [r7, #16]
 800f084:	899b      	ldrh	r3, [r3, #12]
 800f086:	4619      	mov	r1, r3
 800f088:	68fb      	ldr	r3, [r7, #12]
 800f08a:	fbb3 f3f1 	udiv	r3, r3, r1
 800f08e:	4413      	add	r3, r2
 800f090:	4619      	mov	r1, r3
 800f092:	6938      	ldr	r0, [r7, #16]
 800f094:	f7ff fef0 	bl	800ee78 <move_window>
 800f098:	4603      	mov	r3, r0
 800f09a:	2b00      	cmp	r3, #0
 800f09c:	d16f      	bne.n	800f17e <get_fat+0x18c>
			wc |= fs->win[bc % SS(fs)] << 8;
 800f09e:	693b      	ldr	r3, [r7, #16]
 800f0a0:	899b      	ldrh	r3, [r3, #12]
 800f0a2:	461a      	mov	r2, r3
 800f0a4:	68fb      	ldr	r3, [r7, #12]
 800f0a6:	fbb3 f1f2 	udiv	r1, r3, r2
 800f0aa:	fb02 f201 	mul.w	r2, r2, r1
 800f0ae:	1a9b      	subs	r3, r3, r2
 800f0b0:	693a      	ldr	r2, [r7, #16]
 800f0b2:	4413      	add	r3, r2
 800f0b4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800f0b8:	021b      	lsls	r3, r3, #8
 800f0ba:	461a      	mov	r2, r3
 800f0bc:	68bb      	ldr	r3, [r7, #8]
 800f0be:	4313      	orrs	r3, r2
 800f0c0:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800f0c2:	683b      	ldr	r3, [r7, #0]
 800f0c4:	f003 0301 	and.w	r3, r3, #1
 800f0c8:	2b00      	cmp	r3, #0
 800f0ca:	d002      	beq.n	800f0d2 <get_fat+0xe0>
 800f0cc:	68bb      	ldr	r3, [r7, #8]
 800f0ce:	091b      	lsrs	r3, r3, #4
 800f0d0:	e002      	b.n	800f0d8 <get_fat+0xe6>
 800f0d2:	68bb      	ldr	r3, [r7, #8]
 800f0d4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800f0d8:	617b      	str	r3, [r7, #20]
			break;
 800f0da:	e055      	b.n	800f188 <get_fat+0x196>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800f0dc:	693b      	ldr	r3, [r7, #16]
 800f0de:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800f0e0:	693b      	ldr	r3, [r7, #16]
 800f0e2:	899b      	ldrh	r3, [r3, #12]
 800f0e4:	085b      	lsrs	r3, r3, #1
 800f0e6:	b29b      	uxth	r3, r3
 800f0e8:	4619      	mov	r1, r3
 800f0ea:	683b      	ldr	r3, [r7, #0]
 800f0ec:	fbb3 f3f1 	udiv	r3, r3, r1
 800f0f0:	4413      	add	r3, r2
 800f0f2:	4619      	mov	r1, r3
 800f0f4:	6938      	ldr	r0, [r7, #16]
 800f0f6:	f7ff febf 	bl	800ee78 <move_window>
 800f0fa:	4603      	mov	r3, r0
 800f0fc:	2b00      	cmp	r3, #0
 800f0fe:	d140      	bne.n	800f182 <get_fat+0x190>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800f100:	693b      	ldr	r3, [r7, #16]
 800f102:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800f106:	683b      	ldr	r3, [r7, #0]
 800f108:	005b      	lsls	r3, r3, #1
 800f10a:	693a      	ldr	r2, [r7, #16]
 800f10c:	8992      	ldrh	r2, [r2, #12]
 800f10e:	fbb3 f0f2 	udiv	r0, r3, r2
 800f112:	fb02 f200 	mul.w	r2, r2, r0
 800f116:	1a9b      	subs	r3, r3, r2
 800f118:	440b      	add	r3, r1
 800f11a:	4618      	mov	r0, r3
 800f11c:	f7ff fbfc 	bl	800e918 <ld_word>
 800f120:	4603      	mov	r3, r0
 800f122:	617b      	str	r3, [r7, #20]
			break;
 800f124:	e030      	b.n	800f188 <get_fat+0x196>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800f126:	693b      	ldr	r3, [r7, #16]
 800f128:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800f12a:	693b      	ldr	r3, [r7, #16]
 800f12c:	899b      	ldrh	r3, [r3, #12]
 800f12e:	089b      	lsrs	r3, r3, #2
 800f130:	b29b      	uxth	r3, r3
 800f132:	4619      	mov	r1, r3
 800f134:	683b      	ldr	r3, [r7, #0]
 800f136:	fbb3 f3f1 	udiv	r3, r3, r1
 800f13a:	4413      	add	r3, r2
 800f13c:	4619      	mov	r1, r3
 800f13e:	6938      	ldr	r0, [r7, #16]
 800f140:	f7ff fe9a 	bl	800ee78 <move_window>
 800f144:	4603      	mov	r3, r0
 800f146:	2b00      	cmp	r3, #0
 800f148:	d11d      	bne.n	800f186 <get_fat+0x194>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800f14a:	693b      	ldr	r3, [r7, #16]
 800f14c:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800f150:	683b      	ldr	r3, [r7, #0]
 800f152:	009b      	lsls	r3, r3, #2
 800f154:	693a      	ldr	r2, [r7, #16]
 800f156:	8992      	ldrh	r2, [r2, #12]
 800f158:	fbb3 f0f2 	udiv	r0, r3, r2
 800f15c:	fb02 f200 	mul.w	r2, r2, r0
 800f160:	1a9b      	subs	r3, r3, r2
 800f162:	440b      	add	r3, r1
 800f164:	4618      	mov	r0, r3
 800f166:	f7ff fbef 	bl	800e948 <ld_dword>
 800f16a:	4603      	mov	r3, r0
 800f16c:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800f170:	617b      	str	r3, [r7, #20]
			break;
 800f172:	e009      	b.n	800f188 <get_fat+0x196>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800f174:	2301      	movs	r3, #1
 800f176:	617b      	str	r3, [r7, #20]
 800f178:	e006      	b.n	800f188 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800f17a:	bf00      	nop
 800f17c:	e004      	b.n	800f188 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800f17e:	bf00      	nop
 800f180:	e002      	b.n	800f188 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800f182:	bf00      	nop
 800f184:	e000      	b.n	800f188 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800f186:	bf00      	nop
		}
	}

	return val;
 800f188:	697b      	ldr	r3, [r7, #20]
}
 800f18a:	4618      	mov	r0, r3
 800f18c:	3718      	adds	r7, #24
 800f18e:	46bd      	mov	sp, r7
 800f190:	bd80      	pop	{r7, pc}

0800f192 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800f192:	b590      	push	{r4, r7, lr}
 800f194:	b089      	sub	sp, #36	; 0x24
 800f196:	af00      	add	r7, sp, #0
 800f198:	60f8      	str	r0, [r7, #12]
 800f19a:	60b9      	str	r1, [r7, #8]
 800f19c:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800f19e:	2302      	movs	r3, #2
 800f1a0:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800f1a2:	68bb      	ldr	r3, [r7, #8]
 800f1a4:	2b01      	cmp	r3, #1
 800f1a6:	f240 8106 	bls.w	800f3b6 <put_fat+0x224>
 800f1aa:	68fb      	ldr	r3, [r7, #12]
 800f1ac:	69db      	ldr	r3, [r3, #28]
 800f1ae:	68ba      	ldr	r2, [r7, #8]
 800f1b0:	429a      	cmp	r2, r3
 800f1b2:	f080 8100 	bcs.w	800f3b6 <put_fat+0x224>
		switch (fs->fs_type) {
 800f1b6:	68fb      	ldr	r3, [r7, #12]
 800f1b8:	781b      	ldrb	r3, [r3, #0]
 800f1ba:	2b02      	cmp	r3, #2
 800f1bc:	f000 8088 	beq.w	800f2d0 <put_fat+0x13e>
 800f1c0:	2b03      	cmp	r3, #3
 800f1c2:	f000 80b0 	beq.w	800f326 <put_fat+0x194>
 800f1c6:	2b01      	cmp	r3, #1
 800f1c8:	f040 80f5 	bne.w	800f3b6 <put_fat+0x224>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800f1cc:	68bb      	ldr	r3, [r7, #8]
 800f1ce:	61bb      	str	r3, [r7, #24]
 800f1d0:	69bb      	ldr	r3, [r7, #24]
 800f1d2:	085b      	lsrs	r3, r3, #1
 800f1d4:	69ba      	ldr	r2, [r7, #24]
 800f1d6:	4413      	add	r3, r2
 800f1d8:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800f1da:	68fb      	ldr	r3, [r7, #12]
 800f1dc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800f1de:	68fb      	ldr	r3, [r7, #12]
 800f1e0:	899b      	ldrh	r3, [r3, #12]
 800f1e2:	4619      	mov	r1, r3
 800f1e4:	69bb      	ldr	r3, [r7, #24]
 800f1e6:	fbb3 f3f1 	udiv	r3, r3, r1
 800f1ea:	4413      	add	r3, r2
 800f1ec:	4619      	mov	r1, r3
 800f1ee:	68f8      	ldr	r0, [r7, #12]
 800f1f0:	f7ff fe42 	bl	800ee78 <move_window>
 800f1f4:	4603      	mov	r3, r0
 800f1f6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800f1f8:	7ffb      	ldrb	r3, [r7, #31]
 800f1fa:	2b00      	cmp	r3, #0
 800f1fc:	f040 80d4 	bne.w	800f3a8 <put_fat+0x216>
			p = fs->win + bc++ % SS(fs);
 800f200:	68fb      	ldr	r3, [r7, #12]
 800f202:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800f206:	69bb      	ldr	r3, [r7, #24]
 800f208:	1c5a      	adds	r2, r3, #1
 800f20a:	61ba      	str	r2, [r7, #24]
 800f20c:	68fa      	ldr	r2, [r7, #12]
 800f20e:	8992      	ldrh	r2, [r2, #12]
 800f210:	fbb3 f0f2 	udiv	r0, r3, r2
 800f214:	fb02 f200 	mul.w	r2, r2, r0
 800f218:	1a9b      	subs	r3, r3, r2
 800f21a:	440b      	add	r3, r1
 800f21c:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800f21e:	68bb      	ldr	r3, [r7, #8]
 800f220:	f003 0301 	and.w	r3, r3, #1
 800f224:	2b00      	cmp	r3, #0
 800f226:	d00d      	beq.n	800f244 <put_fat+0xb2>
 800f228:	697b      	ldr	r3, [r7, #20]
 800f22a:	781b      	ldrb	r3, [r3, #0]
 800f22c:	b25b      	sxtb	r3, r3
 800f22e:	f003 030f 	and.w	r3, r3, #15
 800f232:	b25a      	sxtb	r2, r3
 800f234:	687b      	ldr	r3, [r7, #4]
 800f236:	b2db      	uxtb	r3, r3
 800f238:	011b      	lsls	r3, r3, #4
 800f23a:	b25b      	sxtb	r3, r3
 800f23c:	4313      	orrs	r3, r2
 800f23e:	b25b      	sxtb	r3, r3
 800f240:	b2db      	uxtb	r3, r3
 800f242:	e001      	b.n	800f248 <put_fat+0xb6>
 800f244:	687b      	ldr	r3, [r7, #4]
 800f246:	b2db      	uxtb	r3, r3
 800f248:	697a      	ldr	r2, [r7, #20]
 800f24a:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800f24c:	68fb      	ldr	r3, [r7, #12]
 800f24e:	2201      	movs	r2, #1
 800f250:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800f252:	68fb      	ldr	r3, [r7, #12]
 800f254:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800f256:	68fb      	ldr	r3, [r7, #12]
 800f258:	899b      	ldrh	r3, [r3, #12]
 800f25a:	4619      	mov	r1, r3
 800f25c:	69bb      	ldr	r3, [r7, #24]
 800f25e:	fbb3 f3f1 	udiv	r3, r3, r1
 800f262:	4413      	add	r3, r2
 800f264:	4619      	mov	r1, r3
 800f266:	68f8      	ldr	r0, [r7, #12]
 800f268:	f7ff fe06 	bl	800ee78 <move_window>
 800f26c:	4603      	mov	r3, r0
 800f26e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800f270:	7ffb      	ldrb	r3, [r7, #31]
 800f272:	2b00      	cmp	r3, #0
 800f274:	f040 809a 	bne.w	800f3ac <put_fat+0x21a>
			p = fs->win + bc % SS(fs);
 800f278:	68fb      	ldr	r3, [r7, #12]
 800f27a:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800f27e:	68fb      	ldr	r3, [r7, #12]
 800f280:	899b      	ldrh	r3, [r3, #12]
 800f282:	461a      	mov	r2, r3
 800f284:	69bb      	ldr	r3, [r7, #24]
 800f286:	fbb3 f0f2 	udiv	r0, r3, r2
 800f28a:	fb02 f200 	mul.w	r2, r2, r0
 800f28e:	1a9b      	subs	r3, r3, r2
 800f290:	440b      	add	r3, r1
 800f292:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800f294:	68bb      	ldr	r3, [r7, #8]
 800f296:	f003 0301 	and.w	r3, r3, #1
 800f29a:	2b00      	cmp	r3, #0
 800f29c:	d003      	beq.n	800f2a6 <put_fat+0x114>
 800f29e:	687b      	ldr	r3, [r7, #4]
 800f2a0:	091b      	lsrs	r3, r3, #4
 800f2a2:	b2db      	uxtb	r3, r3
 800f2a4:	e00e      	b.n	800f2c4 <put_fat+0x132>
 800f2a6:	697b      	ldr	r3, [r7, #20]
 800f2a8:	781b      	ldrb	r3, [r3, #0]
 800f2aa:	b25b      	sxtb	r3, r3
 800f2ac:	f023 030f 	bic.w	r3, r3, #15
 800f2b0:	b25a      	sxtb	r2, r3
 800f2b2:	687b      	ldr	r3, [r7, #4]
 800f2b4:	0a1b      	lsrs	r3, r3, #8
 800f2b6:	b25b      	sxtb	r3, r3
 800f2b8:	f003 030f 	and.w	r3, r3, #15
 800f2bc:	b25b      	sxtb	r3, r3
 800f2be:	4313      	orrs	r3, r2
 800f2c0:	b25b      	sxtb	r3, r3
 800f2c2:	b2db      	uxtb	r3, r3
 800f2c4:	697a      	ldr	r2, [r7, #20]
 800f2c6:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800f2c8:	68fb      	ldr	r3, [r7, #12]
 800f2ca:	2201      	movs	r2, #1
 800f2cc:	70da      	strb	r2, [r3, #3]
			break;
 800f2ce:	e072      	b.n	800f3b6 <put_fat+0x224>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800f2d0:	68fb      	ldr	r3, [r7, #12]
 800f2d2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800f2d4:	68fb      	ldr	r3, [r7, #12]
 800f2d6:	899b      	ldrh	r3, [r3, #12]
 800f2d8:	085b      	lsrs	r3, r3, #1
 800f2da:	b29b      	uxth	r3, r3
 800f2dc:	4619      	mov	r1, r3
 800f2de:	68bb      	ldr	r3, [r7, #8]
 800f2e0:	fbb3 f3f1 	udiv	r3, r3, r1
 800f2e4:	4413      	add	r3, r2
 800f2e6:	4619      	mov	r1, r3
 800f2e8:	68f8      	ldr	r0, [r7, #12]
 800f2ea:	f7ff fdc5 	bl	800ee78 <move_window>
 800f2ee:	4603      	mov	r3, r0
 800f2f0:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800f2f2:	7ffb      	ldrb	r3, [r7, #31]
 800f2f4:	2b00      	cmp	r3, #0
 800f2f6:	d15b      	bne.n	800f3b0 <put_fat+0x21e>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800f2f8:	68fb      	ldr	r3, [r7, #12]
 800f2fa:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800f2fe:	68bb      	ldr	r3, [r7, #8]
 800f300:	005b      	lsls	r3, r3, #1
 800f302:	68fa      	ldr	r2, [r7, #12]
 800f304:	8992      	ldrh	r2, [r2, #12]
 800f306:	fbb3 f0f2 	udiv	r0, r3, r2
 800f30a:	fb02 f200 	mul.w	r2, r2, r0
 800f30e:	1a9b      	subs	r3, r3, r2
 800f310:	440b      	add	r3, r1
 800f312:	687a      	ldr	r2, [r7, #4]
 800f314:	b292      	uxth	r2, r2
 800f316:	4611      	mov	r1, r2
 800f318:	4618      	mov	r0, r3
 800f31a:	f7ff fb38 	bl	800e98e <st_word>
			fs->wflag = 1;
 800f31e:	68fb      	ldr	r3, [r7, #12]
 800f320:	2201      	movs	r2, #1
 800f322:	70da      	strb	r2, [r3, #3]
			break;
 800f324:	e047      	b.n	800f3b6 <put_fat+0x224>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800f326:	68fb      	ldr	r3, [r7, #12]
 800f328:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800f32a:	68fb      	ldr	r3, [r7, #12]
 800f32c:	899b      	ldrh	r3, [r3, #12]
 800f32e:	089b      	lsrs	r3, r3, #2
 800f330:	b29b      	uxth	r3, r3
 800f332:	4619      	mov	r1, r3
 800f334:	68bb      	ldr	r3, [r7, #8]
 800f336:	fbb3 f3f1 	udiv	r3, r3, r1
 800f33a:	4413      	add	r3, r2
 800f33c:	4619      	mov	r1, r3
 800f33e:	68f8      	ldr	r0, [r7, #12]
 800f340:	f7ff fd9a 	bl	800ee78 <move_window>
 800f344:	4603      	mov	r3, r0
 800f346:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800f348:	7ffb      	ldrb	r3, [r7, #31]
 800f34a:	2b00      	cmp	r3, #0
 800f34c:	d132      	bne.n	800f3b4 <put_fat+0x222>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800f34e:	687b      	ldr	r3, [r7, #4]
 800f350:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 800f354:	68fb      	ldr	r3, [r7, #12]
 800f356:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800f35a:	68bb      	ldr	r3, [r7, #8]
 800f35c:	009b      	lsls	r3, r3, #2
 800f35e:	68fa      	ldr	r2, [r7, #12]
 800f360:	8992      	ldrh	r2, [r2, #12]
 800f362:	fbb3 f0f2 	udiv	r0, r3, r2
 800f366:	fb02 f200 	mul.w	r2, r2, r0
 800f36a:	1a9b      	subs	r3, r3, r2
 800f36c:	440b      	add	r3, r1
 800f36e:	4618      	mov	r0, r3
 800f370:	f7ff faea 	bl	800e948 <ld_dword>
 800f374:	4603      	mov	r3, r0
 800f376:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800f37a:	4323      	orrs	r3, r4
 800f37c:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800f37e:	68fb      	ldr	r3, [r7, #12]
 800f380:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800f384:	68bb      	ldr	r3, [r7, #8]
 800f386:	009b      	lsls	r3, r3, #2
 800f388:	68fa      	ldr	r2, [r7, #12]
 800f38a:	8992      	ldrh	r2, [r2, #12]
 800f38c:	fbb3 f0f2 	udiv	r0, r3, r2
 800f390:	fb02 f200 	mul.w	r2, r2, r0
 800f394:	1a9b      	subs	r3, r3, r2
 800f396:	440b      	add	r3, r1
 800f398:	6879      	ldr	r1, [r7, #4]
 800f39a:	4618      	mov	r0, r3
 800f39c:	f7ff fb12 	bl	800e9c4 <st_dword>
			fs->wflag = 1;
 800f3a0:	68fb      	ldr	r3, [r7, #12]
 800f3a2:	2201      	movs	r2, #1
 800f3a4:	70da      	strb	r2, [r3, #3]
			break;
 800f3a6:	e006      	b.n	800f3b6 <put_fat+0x224>
			if (res != FR_OK) break;
 800f3a8:	bf00      	nop
 800f3aa:	e004      	b.n	800f3b6 <put_fat+0x224>
			if (res != FR_OK) break;
 800f3ac:	bf00      	nop
 800f3ae:	e002      	b.n	800f3b6 <put_fat+0x224>
			if (res != FR_OK) break;
 800f3b0:	bf00      	nop
 800f3b2:	e000      	b.n	800f3b6 <put_fat+0x224>
			if (res != FR_OK) break;
 800f3b4:	bf00      	nop
		}
	}
	return res;
 800f3b6:	7ffb      	ldrb	r3, [r7, #31]
}
 800f3b8:	4618      	mov	r0, r3
 800f3ba:	3724      	adds	r7, #36	; 0x24
 800f3bc:	46bd      	mov	sp, r7
 800f3be:	bd90      	pop	{r4, r7, pc}

0800f3c0 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800f3c0:	b580      	push	{r7, lr}
 800f3c2:	b088      	sub	sp, #32
 800f3c4:	af00      	add	r7, sp, #0
 800f3c6:	60f8      	str	r0, [r7, #12]
 800f3c8:	60b9      	str	r1, [r7, #8]
 800f3ca:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800f3cc:	2300      	movs	r3, #0
 800f3ce:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800f3d0:	68fb      	ldr	r3, [r7, #12]
 800f3d2:	681b      	ldr	r3, [r3, #0]
 800f3d4:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800f3d6:	68bb      	ldr	r3, [r7, #8]
 800f3d8:	2b01      	cmp	r3, #1
 800f3da:	d904      	bls.n	800f3e6 <remove_chain+0x26>
 800f3dc:	69bb      	ldr	r3, [r7, #24]
 800f3de:	69db      	ldr	r3, [r3, #28]
 800f3e0:	68ba      	ldr	r2, [r7, #8]
 800f3e2:	429a      	cmp	r2, r3
 800f3e4:	d301      	bcc.n	800f3ea <remove_chain+0x2a>
 800f3e6:	2302      	movs	r3, #2
 800f3e8:	e04b      	b.n	800f482 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800f3ea:	687b      	ldr	r3, [r7, #4]
 800f3ec:	2b00      	cmp	r3, #0
 800f3ee:	d00c      	beq.n	800f40a <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800f3f0:	f04f 32ff 	mov.w	r2, #4294967295
 800f3f4:	6879      	ldr	r1, [r7, #4]
 800f3f6:	69b8      	ldr	r0, [r7, #24]
 800f3f8:	f7ff fecb 	bl	800f192 <put_fat>
 800f3fc:	4603      	mov	r3, r0
 800f3fe:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800f400:	7ffb      	ldrb	r3, [r7, #31]
 800f402:	2b00      	cmp	r3, #0
 800f404:	d001      	beq.n	800f40a <remove_chain+0x4a>
 800f406:	7ffb      	ldrb	r3, [r7, #31]
 800f408:	e03b      	b.n	800f482 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800f40a:	68b9      	ldr	r1, [r7, #8]
 800f40c:	68f8      	ldr	r0, [r7, #12]
 800f40e:	f7ff fdf0 	bl	800eff2 <get_fat>
 800f412:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800f414:	697b      	ldr	r3, [r7, #20]
 800f416:	2b00      	cmp	r3, #0
 800f418:	d031      	beq.n	800f47e <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800f41a:	697b      	ldr	r3, [r7, #20]
 800f41c:	2b01      	cmp	r3, #1
 800f41e:	d101      	bne.n	800f424 <remove_chain+0x64>
 800f420:	2302      	movs	r3, #2
 800f422:	e02e      	b.n	800f482 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800f424:	697b      	ldr	r3, [r7, #20]
 800f426:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f42a:	d101      	bne.n	800f430 <remove_chain+0x70>
 800f42c:	2301      	movs	r3, #1
 800f42e:	e028      	b.n	800f482 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800f430:	2200      	movs	r2, #0
 800f432:	68b9      	ldr	r1, [r7, #8]
 800f434:	69b8      	ldr	r0, [r7, #24]
 800f436:	f7ff feac 	bl	800f192 <put_fat>
 800f43a:	4603      	mov	r3, r0
 800f43c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800f43e:	7ffb      	ldrb	r3, [r7, #31]
 800f440:	2b00      	cmp	r3, #0
 800f442:	d001      	beq.n	800f448 <remove_chain+0x88>
 800f444:	7ffb      	ldrb	r3, [r7, #31]
 800f446:	e01c      	b.n	800f482 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800f448:	69bb      	ldr	r3, [r7, #24]
 800f44a:	695a      	ldr	r2, [r3, #20]
 800f44c:	69bb      	ldr	r3, [r7, #24]
 800f44e:	69db      	ldr	r3, [r3, #28]
 800f450:	3b02      	subs	r3, #2
 800f452:	429a      	cmp	r2, r3
 800f454:	d20b      	bcs.n	800f46e <remove_chain+0xae>
			fs->free_clst++;
 800f456:	69bb      	ldr	r3, [r7, #24]
 800f458:	695b      	ldr	r3, [r3, #20]
 800f45a:	1c5a      	adds	r2, r3, #1
 800f45c:	69bb      	ldr	r3, [r7, #24]
 800f45e:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 800f460:	69bb      	ldr	r3, [r7, #24]
 800f462:	791b      	ldrb	r3, [r3, #4]
 800f464:	f043 0301 	orr.w	r3, r3, #1
 800f468:	b2da      	uxtb	r2, r3
 800f46a:	69bb      	ldr	r3, [r7, #24]
 800f46c:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800f46e:	697b      	ldr	r3, [r7, #20]
 800f470:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800f472:	69bb      	ldr	r3, [r7, #24]
 800f474:	69db      	ldr	r3, [r3, #28]
 800f476:	68ba      	ldr	r2, [r7, #8]
 800f478:	429a      	cmp	r2, r3
 800f47a:	d3c6      	bcc.n	800f40a <remove_chain+0x4a>
 800f47c:	e000      	b.n	800f480 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800f47e:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800f480:	2300      	movs	r3, #0
}
 800f482:	4618      	mov	r0, r3
 800f484:	3720      	adds	r7, #32
 800f486:	46bd      	mov	sp, r7
 800f488:	bd80      	pop	{r7, pc}

0800f48a <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800f48a:	b580      	push	{r7, lr}
 800f48c:	b088      	sub	sp, #32
 800f48e:	af00      	add	r7, sp, #0
 800f490:	6078      	str	r0, [r7, #4]
 800f492:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800f494:	687b      	ldr	r3, [r7, #4]
 800f496:	681b      	ldr	r3, [r3, #0]
 800f498:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800f49a:	683b      	ldr	r3, [r7, #0]
 800f49c:	2b00      	cmp	r3, #0
 800f49e:	d10d      	bne.n	800f4bc <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800f4a0:	693b      	ldr	r3, [r7, #16]
 800f4a2:	691b      	ldr	r3, [r3, #16]
 800f4a4:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800f4a6:	69bb      	ldr	r3, [r7, #24]
 800f4a8:	2b00      	cmp	r3, #0
 800f4aa:	d004      	beq.n	800f4b6 <create_chain+0x2c>
 800f4ac:	693b      	ldr	r3, [r7, #16]
 800f4ae:	69db      	ldr	r3, [r3, #28]
 800f4b0:	69ba      	ldr	r2, [r7, #24]
 800f4b2:	429a      	cmp	r2, r3
 800f4b4:	d31b      	bcc.n	800f4ee <create_chain+0x64>
 800f4b6:	2301      	movs	r3, #1
 800f4b8:	61bb      	str	r3, [r7, #24]
 800f4ba:	e018      	b.n	800f4ee <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800f4bc:	6839      	ldr	r1, [r7, #0]
 800f4be:	6878      	ldr	r0, [r7, #4]
 800f4c0:	f7ff fd97 	bl	800eff2 <get_fat>
 800f4c4:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800f4c6:	68fb      	ldr	r3, [r7, #12]
 800f4c8:	2b01      	cmp	r3, #1
 800f4ca:	d801      	bhi.n	800f4d0 <create_chain+0x46>
 800f4cc:	2301      	movs	r3, #1
 800f4ce:	e070      	b.n	800f5b2 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800f4d0:	68fb      	ldr	r3, [r7, #12]
 800f4d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f4d6:	d101      	bne.n	800f4dc <create_chain+0x52>
 800f4d8:	68fb      	ldr	r3, [r7, #12]
 800f4da:	e06a      	b.n	800f5b2 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800f4dc:	693b      	ldr	r3, [r7, #16]
 800f4de:	69db      	ldr	r3, [r3, #28]
 800f4e0:	68fa      	ldr	r2, [r7, #12]
 800f4e2:	429a      	cmp	r2, r3
 800f4e4:	d201      	bcs.n	800f4ea <create_chain+0x60>
 800f4e6:	68fb      	ldr	r3, [r7, #12]
 800f4e8:	e063      	b.n	800f5b2 <create_chain+0x128>
		scl = clst;
 800f4ea:	683b      	ldr	r3, [r7, #0]
 800f4ec:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800f4ee:	69bb      	ldr	r3, [r7, #24]
 800f4f0:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800f4f2:	69fb      	ldr	r3, [r7, #28]
 800f4f4:	3301      	adds	r3, #1
 800f4f6:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800f4f8:	693b      	ldr	r3, [r7, #16]
 800f4fa:	69db      	ldr	r3, [r3, #28]
 800f4fc:	69fa      	ldr	r2, [r7, #28]
 800f4fe:	429a      	cmp	r2, r3
 800f500:	d307      	bcc.n	800f512 <create_chain+0x88>
				ncl = 2;
 800f502:	2302      	movs	r3, #2
 800f504:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800f506:	69fa      	ldr	r2, [r7, #28]
 800f508:	69bb      	ldr	r3, [r7, #24]
 800f50a:	429a      	cmp	r2, r3
 800f50c:	d901      	bls.n	800f512 <create_chain+0x88>
 800f50e:	2300      	movs	r3, #0
 800f510:	e04f      	b.n	800f5b2 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800f512:	69f9      	ldr	r1, [r7, #28]
 800f514:	6878      	ldr	r0, [r7, #4]
 800f516:	f7ff fd6c 	bl	800eff2 <get_fat>
 800f51a:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800f51c:	68fb      	ldr	r3, [r7, #12]
 800f51e:	2b00      	cmp	r3, #0
 800f520:	d00e      	beq.n	800f540 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800f522:	68fb      	ldr	r3, [r7, #12]
 800f524:	2b01      	cmp	r3, #1
 800f526:	d003      	beq.n	800f530 <create_chain+0xa6>
 800f528:	68fb      	ldr	r3, [r7, #12]
 800f52a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f52e:	d101      	bne.n	800f534 <create_chain+0xaa>
 800f530:	68fb      	ldr	r3, [r7, #12]
 800f532:	e03e      	b.n	800f5b2 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800f534:	69fa      	ldr	r2, [r7, #28]
 800f536:	69bb      	ldr	r3, [r7, #24]
 800f538:	429a      	cmp	r2, r3
 800f53a:	d1da      	bne.n	800f4f2 <create_chain+0x68>
 800f53c:	2300      	movs	r3, #0
 800f53e:	e038      	b.n	800f5b2 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800f540:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800f542:	f04f 32ff 	mov.w	r2, #4294967295
 800f546:	69f9      	ldr	r1, [r7, #28]
 800f548:	6938      	ldr	r0, [r7, #16]
 800f54a:	f7ff fe22 	bl	800f192 <put_fat>
 800f54e:	4603      	mov	r3, r0
 800f550:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800f552:	7dfb      	ldrb	r3, [r7, #23]
 800f554:	2b00      	cmp	r3, #0
 800f556:	d109      	bne.n	800f56c <create_chain+0xe2>
 800f558:	683b      	ldr	r3, [r7, #0]
 800f55a:	2b00      	cmp	r3, #0
 800f55c:	d006      	beq.n	800f56c <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800f55e:	69fa      	ldr	r2, [r7, #28]
 800f560:	6839      	ldr	r1, [r7, #0]
 800f562:	6938      	ldr	r0, [r7, #16]
 800f564:	f7ff fe15 	bl	800f192 <put_fat>
 800f568:	4603      	mov	r3, r0
 800f56a:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800f56c:	7dfb      	ldrb	r3, [r7, #23]
 800f56e:	2b00      	cmp	r3, #0
 800f570:	d116      	bne.n	800f5a0 <create_chain+0x116>
		fs->last_clst = ncl;
 800f572:	693b      	ldr	r3, [r7, #16]
 800f574:	69fa      	ldr	r2, [r7, #28]
 800f576:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800f578:	693b      	ldr	r3, [r7, #16]
 800f57a:	695a      	ldr	r2, [r3, #20]
 800f57c:	693b      	ldr	r3, [r7, #16]
 800f57e:	69db      	ldr	r3, [r3, #28]
 800f580:	3b02      	subs	r3, #2
 800f582:	429a      	cmp	r2, r3
 800f584:	d804      	bhi.n	800f590 <create_chain+0x106>
 800f586:	693b      	ldr	r3, [r7, #16]
 800f588:	695b      	ldr	r3, [r3, #20]
 800f58a:	1e5a      	subs	r2, r3, #1
 800f58c:	693b      	ldr	r3, [r7, #16]
 800f58e:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 800f590:	693b      	ldr	r3, [r7, #16]
 800f592:	791b      	ldrb	r3, [r3, #4]
 800f594:	f043 0301 	orr.w	r3, r3, #1
 800f598:	b2da      	uxtb	r2, r3
 800f59a:	693b      	ldr	r3, [r7, #16]
 800f59c:	711a      	strb	r2, [r3, #4]
 800f59e:	e007      	b.n	800f5b0 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800f5a0:	7dfb      	ldrb	r3, [r7, #23]
 800f5a2:	2b01      	cmp	r3, #1
 800f5a4:	d102      	bne.n	800f5ac <create_chain+0x122>
 800f5a6:	f04f 33ff 	mov.w	r3, #4294967295
 800f5aa:	e000      	b.n	800f5ae <create_chain+0x124>
 800f5ac:	2301      	movs	r3, #1
 800f5ae:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800f5b0:	69fb      	ldr	r3, [r7, #28]
}
 800f5b2:	4618      	mov	r0, r3
 800f5b4:	3720      	adds	r7, #32
 800f5b6:	46bd      	mov	sp, r7
 800f5b8:	bd80      	pop	{r7, pc}

0800f5ba <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800f5ba:	b480      	push	{r7}
 800f5bc:	b087      	sub	sp, #28
 800f5be:	af00      	add	r7, sp, #0
 800f5c0:	6078      	str	r0, [r7, #4]
 800f5c2:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800f5c4:	687b      	ldr	r3, [r7, #4]
 800f5c6:	681b      	ldr	r3, [r3, #0]
 800f5c8:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800f5ca:	687b      	ldr	r3, [r7, #4]
 800f5cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f5ce:	3304      	adds	r3, #4
 800f5d0:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800f5d2:	68fb      	ldr	r3, [r7, #12]
 800f5d4:	899b      	ldrh	r3, [r3, #12]
 800f5d6:	461a      	mov	r2, r3
 800f5d8:	683b      	ldr	r3, [r7, #0]
 800f5da:	fbb3 f3f2 	udiv	r3, r3, r2
 800f5de:	68fa      	ldr	r2, [r7, #12]
 800f5e0:	8952      	ldrh	r2, [r2, #10]
 800f5e2:	fbb3 f3f2 	udiv	r3, r3, r2
 800f5e6:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800f5e8:	693b      	ldr	r3, [r7, #16]
 800f5ea:	1d1a      	adds	r2, r3, #4
 800f5ec:	613a      	str	r2, [r7, #16]
 800f5ee:	681b      	ldr	r3, [r3, #0]
 800f5f0:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800f5f2:	68bb      	ldr	r3, [r7, #8]
 800f5f4:	2b00      	cmp	r3, #0
 800f5f6:	d101      	bne.n	800f5fc <clmt_clust+0x42>
 800f5f8:	2300      	movs	r3, #0
 800f5fa:	e010      	b.n	800f61e <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 800f5fc:	697a      	ldr	r2, [r7, #20]
 800f5fe:	68bb      	ldr	r3, [r7, #8]
 800f600:	429a      	cmp	r2, r3
 800f602:	d307      	bcc.n	800f614 <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 800f604:	697a      	ldr	r2, [r7, #20]
 800f606:	68bb      	ldr	r3, [r7, #8]
 800f608:	1ad3      	subs	r3, r2, r3
 800f60a:	617b      	str	r3, [r7, #20]
 800f60c:	693b      	ldr	r3, [r7, #16]
 800f60e:	3304      	adds	r3, #4
 800f610:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800f612:	e7e9      	b.n	800f5e8 <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 800f614:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800f616:	693b      	ldr	r3, [r7, #16]
 800f618:	681a      	ldr	r2, [r3, #0]
 800f61a:	697b      	ldr	r3, [r7, #20]
 800f61c:	4413      	add	r3, r2
}
 800f61e:	4618      	mov	r0, r3
 800f620:	371c      	adds	r7, #28
 800f622:	46bd      	mov	sp, r7
 800f624:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f628:	4770      	bx	lr

0800f62a <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800f62a:	b580      	push	{r7, lr}
 800f62c:	b086      	sub	sp, #24
 800f62e:	af00      	add	r7, sp, #0
 800f630:	6078      	str	r0, [r7, #4]
 800f632:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800f634:	687b      	ldr	r3, [r7, #4]
 800f636:	681b      	ldr	r3, [r3, #0]
 800f638:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800f63a:	683b      	ldr	r3, [r7, #0]
 800f63c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800f640:	d204      	bcs.n	800f64c <dir_sdi+0x22>
 800f642:	683b      	ldr	r3, [r7, #0]
 800f644:	f003 031f 	and.w	r3, r3, #31
 800f648:	2b00      	cmp	r3, #0
 800f64a:	d001      	beq.n	800f650 <dir_sdi+0x26>
		return FR_INT_ERR;
 800f64c:	2302      	movs	r3, #2
 800f64e:	e071      	b.n	800f734 <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 800f650:	687b      	ldr	r3, [r7, #4]
 800f652:	683a      	ldr	r2, [r7, #0]
 800f654:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800f656:	687b      	ldr	r3, [r7, #4]
 800f658:	689b      	ldr	r3, [r3, #8]
 800f65a:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800f65c:	697b      	ldr	r3, [r7, #20]
 800f65e:	2b00      	cmp	r3, #0
 800f660:	d106      	bne.n	800f670 <dir_sdi+0x46>
 800f662:	693b      	ldr	r3, [r7, #16]
 800f664:	781b      	ldrb	r3, [r3, #0]
 800f666:	2b02      	cmp	r3, #2
 800f668:	d902      	bls.n	800f670 <dir_sdi+0x46>
		clst = fs->dirbase;
 800f66a:	693b      	ldr	r3, [r7, #16]
 800f66c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f66e:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800f670:	697b      	ldr	r3, [r7, #20]
 800f672:	2b00      	cmp	r3, #0
 800f674:	d10c      	bne.n	800f690 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800f676:	683b      	ldr	r3, [r7, #0]
 800f678:	095b      	lsrs	r3, r3, #5
 800f67a:	693a      	ldr	r2, [r7, #16]
 800f67c:	8912      	ldrh	r2, [r2, #8]
 800f67e:	4293      	cmp	r3, r2
 800f680:	d301      	bcc.n	800f686 <dir_sdi+0x5c>
 800f682:	2302      	movs	r3, #2
 800f684:	e056      	b.n	800f734 <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 800f686:	693b      	ldr	r3, [r7, #16]
 800f688:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f68a:	687b      	ldr	r3, [r7, #4]
 800f68c:	61da      	str	r2, [r3, #28]
 800f68e:	e02d      	b.n	800f6ec <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800f690:	693b      	ldr	r3, [r7, #16]
 800f692:	895b      	ldrh	r3, [r3, #10]
 800f694:	461a      	mov	r2, r3
 800f696:	693b      	ldr	r3, [r7, #16]
 800f698:	899b      	ldrh	r3, [r3, #12]
 800f69a:	fb03 f302 	mul.w	r3, r3, r2
 800f69e:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800f6a0:	e019      	b.n	800f6d6 <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800f6a2:	687b      	ldr	r3, [r7, #4]
 800f6a4:	6979      	ldr	r1, [r7, #20]
 800f6a6:	4618      	mov	r0, r3
 800f6a8:	f7ff fca3 	bl	800eff2 <get_fat>
 800f6ac:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800f6ae:	697b      	ldr	r3, [r7, #20]
 800f6b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f6b4:	d101      	bne.n	800f6ba <dir_sdi+0x90>
 800f6b6:	2301      	movs	r3, #1
 800f6b8:	e03c      	b.n	800f734 <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800f6ba:	697b      	ldr	r3, [r7, #20]
 800f6bc:	2b01      	cmp	r3, #1
 800f6be:	d904      	bls.n	800f6ca <dir_sdi+0xa0>
 800f6c0:	693b      	ldr	r3, [r7, #16]
 800f6c2:	69db      	ldr	r3, [r3, #28]
 800f6c4:	697a      	ldr	r2, [r7, #20]
 800f6c6:	429a      	cmp	r2, r3
 800f6c8:	d301      	bcc.n	800f6ce <dir_sdi+0xa4>
 800f6ca:	2302      	movs	r3, #2
 800f6cc:	e032      	b.n	800f734 <dir_sdi+0x10a>
			ofs -= csz;
 800f6ce:	683a      	ldr	r2, [r7, #0]
 800f6d0:	68fb      	ldr	r3, [r7, #12]
 800f6d2:	1ad3      	subs	r3, r2, r3
 800f6d4:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800f6d6:	683a      	ldr	r2, [r7, #0]
 800f6d8:	68fb      	ldr	r3, [r7, #12]
 800f6da:	429a      	cmp	r2, r3
 800f6dc:	d2e1      	bcs.n	800f6a2 <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 800f6de:	6979      	ldr	r1, [r7, #20]
 800f6e0:	6938      	ldr	r0, [r7, #16]
 800f6e2:	f7ff fc67 	bl	800efb4 <clust2sect>
 800f6e6:	4602      	mov	r2, r0
 800f6e8:	687b      	ldr	r3, [r7, #4]
 800f6ea:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800f6ec:	687b      	ldr	r3, [r7, #4]
 800f6ee:	697a      	ldr	r2, [r7, #20]
 800f6f0:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800f6f2:	687b      	ldr	r3, [r7, #4]
 800f6f4:	69db      	ldr	r3, [r3, #28]
 800f6f6:	2b00      	cmp	r3, #0
 800f6f8:	d101      	bne.n	800f6fe <dir_sdi+0xd4>
 800f6fa:	2302      	movs	r3, #2
 800f6fc:	e01a      	b.n	800f734 <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800f6fe:	687b      	ldr	r3, [r7, #4]
 800f700:	69da      	ldr	r2, [r3, #28]
 800f702:	693b      	ldr	r3, [r7, #16]
 800f704:	899b      	ldrh	r3, [r3, #12]
 800f706:	4619      	mov	r1, r3
 800f708:	683b      	ldr	r3, [r7, #0]
 800f70a:	fbb3 f3f1 	udiv	r3, r3, r1
 800f70e:	441a      	add	r2, r3
 800f710:	687b      	ldr	r3, [r7, #4]
 800f712:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800f714:	693b      	ldr	r3, [r7, #16]
 800f716:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800f71a:	693b      	ldr	r3, [r7, #16]
 800f71c:	899b      	ldrh	r3, [r3, #12]
 800f71e:	461a      	mov	r2, r3
 800f720:	683b      	ldr	r3, [r7, #0]
 800f722:	fbb3 f0f2 	udiv	r0, r3, r2
 800f726:	fb02 f200 	mul.w	r2, r2, r0
 800f72a:	1a9b      	subs	r3, r3, r2
 800f72c:	18ca      	adds	r2, r1, r3
 800f72e:	687b      	ldr	r3, [r7, #4]
 800f730:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800f732:	2300      	movs	r3, #0
}
 800f734:	4618      	mov	r0, r3
 800f736:	3718      	adds	r7, #24
 800f738:	46bd      	mov	sp, r7
 800f73a:	bd80      	pop	{r7, pc}

0800f73c <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800f73c:	b580      	push	{r7, lr}
 800f73e:	b086      	sub	sp, #24
 800f740:	af00      	add	r7, sp, #0
 800f742:	6078      	str	r0, [r7, #4]
 800f744:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800f746:	687b      	ldr	r3, [r7, #4]
 800f748:	681b      	ldr	r3, [r3, #0]
 800f74a:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800f74c:	687b      	ldr	r3, [r7, #4]
 800f74e:	695b      	ldr	r3, [r3, #20]
 800f750:	3320      	adds	r3, #32
 800f752:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800f754:	687b      	ldr	r3, [r7, #4]
 800f756:	69db      	ldr	r3, [r3, #28]
 800f758:	2b00      	cmp	r3, #0
 800f75a:	d003      	beq.n	800f764 <dir_next+0x28>
 800f75c:	68bb      	ldr	r3, [r7, #8]
 800f75e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800f762:	d301      	bcc.n	800f768 <dir_next+0x2c>
 800f764:	2304      	movs	r3, #4
 800f766:	e0bb      	b.n	800f8e0 <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800f768:	68fb      	ldr	r3, [r7, #12]
 800f76a:	899b      	ldrh	r3, [r3, #12]
 800f76c:	461a      	mov	r2, r3
 800f76e:	68bb      	ldr	r3, [r7, #8]
 800f770:	fbb3 f1f2 	udiv	r1, r3, r2
 800f774:	fb02 f201 	mul.w	r2, r2, r1
 800f778:	1a9b      	subs	r3, r3, r2
 800f77a:	2b00      	cmp	r3, #0
 800f77c:	f040 809d 	bne.w	800f8ba <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 800f780:	687b      	ldr	r3, [r7, #4]
 800f782:	69db      	ldr	r3, [r3, #28]
 800f784:	1c5a      	adds	r2, r3, #1
 800f786:	687b      	ldr	r3, [r7, #4]
 800f788:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800f78a:	687b      	ldr	r3, [r7, #4]
 800f78c:	699b      	ldr	r3, [r3, #24]
 800f78e:	2b00      	cmp	r3, #0
 800f790:	d10b      	bne.n	800f7aa <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800f792:	68bb      	ldr	r3, [r7, #8]
 800f794:	095b      	lsrs	r3, r3, #5
 800f796:	68fa      	ldr	r2, [r7, #12]
 800f798:	8912      	ldrh	r2, [r2, #8]
 800f79a:	4293      	cmp	r3, r2
 800f79c:	f0c0 808d 	bcc.w	800f8ba <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 800f7a0:	687b      	ldr	r3, [r7, #4]
 800f7a2:	2200      	movs	r2, #0
 800f7a4:	61da      	str	r2, [r3, #28]
 800f7a6:	2304      	movs	r3, #4
 800f7a8:	e09a      	b.n	800f8e0 <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800f7aa:	68fb      	ldr	r3, [r7, #12]
 800f7ac:	899b      	ldrh	r3, [r3, #12]
 800f7ae:	461a      	mov	r2, r3
 800f7b0:	68bb      	ldr	r3, [r7, #8]
 800f7b2:	fbb3 f3f2 	udiv	r3, r3, r2
 800f7b6:	68fa      	ldr	r2, [r7, #12]
 800f7b8:	8952      	ldrh	r2, [r2, #10]
 800f7ba:	3a01      	subs	r2, #1
 800f7bc:	4013      	ands	r3, r2
 800f7be:	2b00      	cmp	r3, #0
 800f7c0:	d17b      	bne.n	800f8ba <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800f7c2:	687a      	ldr	r2, [r7, #4]
 800f7c4:	687b      	ldr	r3, [r7, #4]
 800f7c6:	699b      	ldr	r3, [r3, #24]
 800f7c8:	4619      	mov	r1, r3
 800f7ca:	4610      	mov	r0, r2
 800f7cc:	f7ff fc11 	bl	800eff2 <get_fat>
 800f7d0:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800f7d2:	697b      	ldr	r3, [r7, #20]
 800f7d4:	2b01      	cmp	r3, #1
 800f7d6:	d801      	bhi.n	800f7dc <dir_next+0xa0>
 800f7d8:	2302      	movs	r3, #2
 800f7da:	e081      	b.n	800f8e0 <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800f7dc:	697b      	ldr	r3, [r7, #20]
 800f7de:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f7e2:	d101      	bne.n	800f7e8 <dir_next+0xac>
 800f7e4:	2301      	movs	r3, #1
 800f7e6:	e07b      	b.n	800f8e0 <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800f7e8:	68fb      	ldr	r3, [r7, #12]
 800f7ea:	69db      	ldr	r3, [r3, #28]
 800f7ec:	697a      	ldr	r2, [r7, #20]
 800f7ee:	429a      	cmp	r2, r3
 800f7f0:	d359      	bcc.n	800f8a6 <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800f7f2:	683b      	ldr	r3, [r7, #0]
 800f7f4:	2b00      	cmp	r3, #0
 800f7f6:	d104      	bne.n	800f802 <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 800f7f8:	687b      	ldr	r3, [r7, #4]
 800f7fa:	2200      	movs	r2, #0
 800f7fc:	61da      	str	r2, [r3, #28]
 800f7fe:	2304      	movs	r3, #4
 800f800:	e06e      	b.n	800f8e0 <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800f802:	687a      	ldr	r2, [r7, #4]
 800f804:	687b      	ldr	r3, [r7, #4]
 800f806:	699b      	ldr	r3, [r3, #24]
 800f808:	4619      	mov	r1, r3
 800f80a:	4610      	mov	r0, r2
 800f80c:	f7ff fe3d 	bl	800f48a <create_chain>
 800f810:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800f812:	697b      	ldr	r3, [r7, #20]
 800f814:	2b00      	cmp	r3, #0
 800f816:	d101      	bne.n	800f81c <dir_next+0xe0>
 800f818:	2307      	movs	r3, #7
 800f81a:	e061      	b.n	800f8e0 <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800f81c:	697b      	ldr	r3, [r7, #20]
 800f81e:	2b01      	cmp	r3, #1
 800f820:	d101      	bne.n	800f826 <dir_next+0xea>
 800f822:	2302      	movs	r3, #2
 800f824:	e05c      	b.n	800f8e0 <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800f826:	697b      	ldr	r3, [r7, #20]
 800f828:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f82c:	d101      	bne.n	800f832 <dir_next+0xf6>
 800f82e:	2301      	movs	r3, #1
 800f830:	e056      	b.n	800f8e0 <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800f832:	68f8      	ldr	r0, [r7, #12]
 800f834:	f7ff fadc 	bl	800edf0 <sync_window>
 800f838:	4603      	mov	r3, r0
 800f83a:	2b00      	cmp	r3, #0
 800f83c:	d001      	beq.n	800f842 <dir_next+0x106>
 800f83e:	2301      	movs	r3, #1
 800f840:	e04e      	b.n	800f8e0 <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800f842:	68fb      	ldr	r3, [r7, #12]
 800f844:	f103 0038 	add.w	r0, r3, #56	; 0x38
 800f848:	68fb      	ldr	r3, [r7, #12]
 800f84a:	899b      	ldrh	r3, [r3, #12]
 800f84c:	461a      	mov	r2, r3
 800f84e:	2100      	movs	r1, #0
 800f850:	f7ff f905 	bl	800ea5e <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800f854:	2300      	movs	r3, #0
 800f856:	613b      	str	r3, [r7, #16]
 800f858:	6979      	ldr	r1, [r7, #20]
 800f85a:	68f8      	ldr	r0, [r7, #12]
 800f85c:	f7ff fbaa 	bl	800efb4 <clust2sect>
 800f860:	4602      	mov	r2, r0
 800f862:	68fb      	ldr	r3, [r7, #12]
 800f864:	635a      	str	r2, [r3, #52]	; 0x34
 800f866:	e012      	b.n	800f88e <dir_next+0x152>
						fs->wflag = 1;
 800f868:	68fb      	ldr	r3, [r7, #12]
 800f86a:	2201      	movs	r2, #1
 800f86c:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800f86e:	68f8      	ldr	r0, [r7, #12]
 800f870:	f7ff fabe 	bl	800edf0 <sync_window>
 800f874:	4603      	mov	r3, r0
 800f876:	2b00      	cmp	r3, #0
 800f878:	d001      	beq.n	800f87e <dir_next+0x142>
 800f87a:	2301      	movs	r3, #1
 800f87c:	e030      	b.n	800f8e0 <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800f87e:	693b      	ldr	r3, [r7, #16]
 800f880:	3301      	adds	r3, #1
 800f882:	613b      	str	r3, [r7, #16]
 800f884:	68fb      	ldr	r3, [r7, #12]
 800f886:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f888:	1c5a      	adds	r2, r3, #1
 800f88a:	68fb      	ldr	r3, [r7, #12]
 800f88c:	635a      	str	r2, [r3, #52]	; 0x34
 800f88e:	68fb      	ldr	r3, [r7, #12]
 800f890:	895b      	ldrh	r3, [r3, #10]
 800f892:	461a      	mov	r2, r3
 800f894:	693b      	ldr	r3, [r7, #16]
 800f896:	4293      	cmp	r3, r2
 800f898:	d3e6      	bcc.n	800f868 <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 800f89a:	68fb      	ldr	r3, [r7, #12]
 800f89c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800f89e:	693b      	ldr	r3, [r7, #16]
 800f8a0:	1ad2      	subs	r2, r2, r3
 800f8a2:	68fb      	ldr	r3, [r7, #12]
 800f8a4:	635a      	str	r2, [r3, #52]	; 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800f8a6:	687b      	ldr	r3, [r7, #4]
 800f8a8:	697a      	ldr	r2, [r7, #20]
 800f8aa:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800f8ac:	6979      	ldr	r1, [r7, #20]
 800f8ae:	68f8      	ldr	r0, [r7, #12]
 800f8b0:	f7ff fb80 	bl	800efb4 <clust2sect>
 800f8b4:	4602      	mov	r2, r0
 800f8b6:	687b      	ldr	r3, [r7, #4]
 800f8b8:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800f8ba:	687b      	ldr	r3, [r7, #4]
 800f8bc:	68ba      	ldr	r2, [r7, #8]
 800f8be:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800f8c0:	68fb      	ldr	r3, [r7, #12]
 800f8c2:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800f8c6:	68fb      	ldr	r3, [r7, #12]
 800f8c8:	899b      	ldrh	r3, [r3, #12]
 800f8ca:	461a      	mov	r2, r3
 800f8cc:	68bb      	ldr	r3, [r7, #8]
 800f8ce:	fbb3 f0f2 	udiv	r0, r3, r2
 800f8d2:	fb02 f200 	mul.w	r2, r2, r0
 800f8d6:	1a9b      	subs	r3, r3, r2
 800f8d8:	18ca      	adds	r2, r1, r3
 800f8da:	687b      	ldr	r3, [r7, #4]
 800f8dc:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800f8de:	2300      	movs	r3, #0
}
 800f8e0:	4618      	mov	r0, r3
 800f8e2:	3718      	adds	r7, #24
 800f8e4:	46bd      	mov	sp, r7
 800f8e6:	bd80      	pop	{r7, pc}

0800f8e8 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800f8e8:	b580      	push	{r7, lr}
 800f8ea:	b086      	sub	sp, #24
 800f8ec:	af00      	add	r7, sp, #0
 800f8ee:	6078      	str	r0, [r7, #4]
 800f8f0:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800f8f2:	687b      	ldr	r3, [r7, #4]
 800f8f4:	681b      	ldr	r3, [r3, #0]
 800f8f6:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800f8f8:	2100      	movs	r1, #0
 800f8fa:	6878      	ldr	r0, [r7, #4]
 800f8fc:	f7ff fe95 	bl	800f62a <dir_sdi>
 800f900:	4603      	mov	r3, r0
 800f902:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800f904:	7dfb      	ldrb	r3, [r7, #23]
 800f906:	2b00      	cmp	r3, #0
 800f908:	d12b      	bne.n	800f962 <dir_alloc+0x7a>
		n = 0;
 800f90a:	2300      	movs	r3, #0
 800f90c:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800f90e:	687b      	ldr	r3, [r7, #4]
 800f910:	69db      	ldr	r3, [r3, #28]
 800f912:	4619      	mov	r1, r3
 800f914:	68f8      	ldr	r0, [r7, #12]
 800f916:	f7ff faaf 	bl	800ee78 <move_window>
 800f91a:	4603      	mov	r3, r0
 800f91c:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800f91e:	7dfb      	ldrb	r3, [r7, #23]
 800f920:	2b00      	cmp	r3, #0
 800f922:	d11d      	bne.n	800f960 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800f924:	687b      	ldr	r3, [r7, #4]
 800f926:	6a1b      	ldr	r3, [r3, #32]
 800f928:	781b      	ldrb	r3, [r3, #0]
 800f92a:	2be5      	cmp	r3, #229	; 0xe5
 800f92c:	d004      	beq.n	800f938 <dir_alloc+0x50>
 800f92e:	687b      	ldr	r3, [r7, #4]
 800f930:	6a1b      	ldr	r3, [r3, #32]
 800f932:	781b      	ldrb	r3, [r3, #0]
 800f934:	2b00      	cmp	r3, #0
 800f936:	d107      	bne.n	800f948 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800f938:	693b      	ldr	r3, [r7, #16]
 800f93a:	3301      	adds	r3, #1
 800f93c:	613b      	str	r3, [r7, #16]
 800f93e:	693a      	ldr	r2, [r7, #16]
 800f940:	683b      	ldr	r3, [r7, #0]
 800f942:	429a      	cmp	r2, r3
 800f944:	d102      	bne.n	800f94c <dir_alloc+0x64>
 800f946:	e00c      	b.n	800f962 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800f948:	2300      	movs	r3, #0
 800f94a:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800f94c:	2101      	movs	r1, #1
 800f94e:	6878      	ldr	r0, [r7, #4]
 800f950:	f7ff fef4 	bl	800f73c <dir_next>
 800f954:	4603      	mov	r3, r0
 800f956:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800f958:	7dfb      	ldrb	r3, [r7, #23]
 800f95a:	2b00      	cmp	r3, #0
 800f95c:	d0d7      	beq.n	800f90e <dir_alloc+0x26>
 800f95e:	e000      	b.n	800f962 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800f960:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800f962:	7dfb      	ldrb	r3, [r7, #23]
 800f964:	2b04      	cmp	r3, #4
 800f966:	d101      	bne.n	800f96c <dir_alloc+0x84>
 800f968:	2307      	movs	r3, #7
 800f96a:	75fb      	strb	r3, [r7, #23]
	return res;
 800f96c:	7dfb      	ldrb	r3, [r7, #23]
}
 800f96e:	4618      	mov	r0, r3
 800f970:	3718      	adds	r7, #24
 800f972:	46bd      	mov	sp, r7
 800f974:	bd80      	pop	{r7, pc}

0800f976 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800f976:	b580      	push	{r7, lr}
 800f978:	b084      	sub	sp, #16
 800f97a:	af00      	add	r7, sp, #0
 800f97c:	6078      	str	r0, [r7, #4]
 800f97e:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800f980:	683b      	ldr	r3, [r7, #0]
 800f982:	331a      	adds	r3, #26
 800f984:	4618      	mov	r0, r3
 800f986:	f7fe ffc7 	bl	800e918 <ld_word>
 800f98a:	4603      	mov	r3, r0
 800f98c:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800f98e:	687b      	ldr	r3, [r7, #4]
 800f990:	781b      	ldrb	r3, [r3, #0]
 800f992:	2b03      	cmp	r3, #3
 800f994:	d109      	bne.n	800f9aa <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800f996:	683b      	ldr	r3, [r7, #0]
 800f998:	3314      	adds	r3, #20
 800f99a:	4618      	mov	r0, r3
 800f99c:	f7fe ffbc 	bl	800e918 <ld_word>
 800f9a0:	4603      	mov	r3, r0
 800f9a2:	041b      	lsls	r3, r3, #16
 800f9a4:	68fa      	ldr	r2, [r7, #12]
 800f9a6:	4313      	orrs	r3, r2
 800f9a8:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800f9aa:	68fb      	ldr	r3, [r7, #12]
}
 800f9ac:	4618      	mov	r0, r3
 800f9ae:	3710      	adds	r7, #16
 800f9b0:	46bd      	mov	sp, r7
 800f9b2:	bd80      	pop	{r7, pc}

0800f9b4 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800f9b4:	b580      	push	{r7, lr}
 800f9b6:	b084      	sub	sp, #16
 800f9b8:	af00      	add	r7, sp, #0
 800f9ba:	60f8      	str	r0, [r7, #12]
 800f9bc:	60b9      	str	r1, [r7, #8]
 800f9be:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800f9c0:	68bb      	ldr	r3, [r7, #8]
 800f9c2:	331a      	adds	r3, #26
 800f9c4:	687a      	ldr	r2, [r7, #4]
 800f9c6:	b292      	uxth	r2, r2
 800f9c8:	4611      	mov	r1, r2
 800f9ca:	4618      	mov	r0, r3
 800f9cc:	f7fe ffdf 	bl	800e98e <st_word>
	if (fs->fs_type == FS_FAT32) {
 800f9d0:	68fb      	ldr	r3, [r7, #12]
 800f9d2:	781b      	ldrb	r3, [r3, #0]
 800f9d4:	2b03      	cmp	r3, #3
 800f9d6:	d109      	bne.n	800f9ec <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800f9d8:	68bb      	ldr	r3, [r7, #8]
 800f9da:	f103 0214 	add.w	r2, r3, #20
 800f9de:	687b      	ldr	r3, [r7, #4]
 800f9e0:	0c1b      	lsrs	r3, r3, #16
 800f9e2:	b29b      	uxth	r3, r3
 800f9e4:	4619      	mov	r1, r3
 800f9e6:	4610      	mov	r0, r2
 800f9e8:	f7fe ffd1 	bl	800e98e <st_word>
	}
}
 800f9ec:	bf00      	nop
 800f9ee:	3710      	adds	r7, #16
 800f9f0:	46bd      	mov	sp, r7
 800f9f2:	bd80      	pop	{r7, pc}

0800f9f4 <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 800f9f4:	b580      	push	{r7, lr}
 800f9f6:	b086      	sub	sp, #24
 800f9f8:	af00      	add	r7, sp, #0
 800f9fa:	6078      	str	r0, [r7, #4]
 800f9fc:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 800f9fe:	2304      	movs	r3, #4
 800fa00:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 800fa02:	687b      	ldr	r3, [r7, #4]
 800fa04:	681b      	ldr	r3, [r3, #0]
 800fa06:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
#endif

	while (dp->sect) {
 800fa08:	e03c      	b.n	800fa84 <dir_read+0x90>
		res = move_window(fs, dp->sect);
 800fa0a:	687b      	ldr	r3, [r7, #4]
 800fa0c:	69db      	ldr	r3, [r3, #28]
 800fa0e:	4619      	mov	r1, r3
 800fa10:	6938      	ldr	r0, [r7, #16]
 800fa12:	f7ff fa31 	bl	800ee78 <move_window>
 800fa16:	4603      	mov	r3, r0
 800fa18:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800fa1a:	7dfb      	ldrb	r3, [r7, #23]
 800fa1c:	2b00      	cmp	r3, #0
 800fa1e:	d136      	bne.n	800fa8e <dir_read+0x9a>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 800fa20:	687b      	ldr	r3, [r7, #4]
 800fa22:	6a1b      	ldr	r3, [r3, #32]
 800fa24:	781b      	ldrb	r3, [r3, #0]
 800fa26:	73fb      	strb	r3, [r7, #15]
		if (c == 0) {
 800fa28:	7bfb      	ldrb	r3, [r7, #15]
 800fa2a:	2b00      	cmp	r3, #0
 800fa2c:	d102      	bne.n	800fa34 <dir_read+0x40>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 800fa2e:	2304      	movs	r3, #4
 800fa30:	75fb      	strb	r3, [r7, #23]
 800fa32:	e031      	b.n	800fa98 <dir_read+0xa4>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 800fa34:	687b      	ldr	r3, [r7, #4]
 800fa36:	6a1b      	ldr	r3, [r3, #32]
 800fa38:	330b      	adds	r3, #11
 800fa3a:	781b      	ldrb	r3, [r3, #0]
 800fa3c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800fa40:	73bb      	strb	r3, [r7, #14]
 800fa42:	687b      	ldr	r3, [r7, #4]
 800fa44:	7bba      	ldrb	r2, [r7, #14]
 800fa46:	719a      	strb	r2, [r3, #6]
					}
					break;
				}
			}
#else		/* Non LFN configuration */
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
 800fa48:	7bfb      	ldrb	r3, [r7, #15]
 800fa4a:	2be5      	cmp	r3, #229	; 0xe5
 800fa4c:	d011      	beq.n	800fa72 <dir_read+0x7e>
 800fa4e:	7bfb      	ldrb	r3, [r7, #15]
 800fa50:	2b2e      	cmp	r3, #46	; 0x2e
 800fa52:	d00e      	beq.n	800fa72 <dir_read+0x7e>
 800fa54:	7bbb      	ldrb	r3, [r7, #14]
 800fa56:	2b0f      	cmp	r3, #15
 800fa58:	d00b      	beq.n	800fa72 <dir_read+0x7e>
 800fa5a:	7bbb      	ldrb	r3, [r7, #14]
 800fa5c:	f023 0320 	bic.w	r3, r3, #32
 800fa60:	2b08      	cmp	r3, #8
 800fa62:	bf0c      	ite	eq
 800fa64:	2301      	moveq	r3, #1
 800fa66:	2300      	movne	r3, #0
 800fa68:	b2db      	uxtb	r3, r3
 800fa6a:	461a      	mov	r2, r3
 800fa6c:	683b      	ldr	r3, [r7, #0]
 800fa6e:	4293      	cmp	r3, r2
 800fa70:	d00f      	beq.n	800fa92 <dir_read+0x9e>
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 800fa72:	2100      	movs	r1, #0
 800fa74:	6878      	ldr	r0, [r7, #4]
 800fa76:	f7ff fe61 	bl	800f73c <dir_next>
 800fa7a:	4603      	mov	r3, r0
 800fa7c:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800fa7e:	7dfb      	ldrb	r3, [r7, #23]
 800fa80:	2b00      	cmp	r3, #0
 800fa82:	d108      	bne.n	800fa96 <dir_read+0xa2>
	while (dp->sect) {
 800fa84:	687b      	ldr	r3, [r7, #4]
 800fa86:	69db      	ldr	r3, [r3, #28]
 800fa88:	2b00      	cmp	r3, #0
 800fa8a:	d1be      	bne.n	800fa0a <dir_read+0x16>
 800fa8c:	e004      	b.n	800fa98 <dir_read+0xa4>
		if (res != FR_OK) break;
 800fa8e:	bf00      	nop
 800fa90:	e002      	b.n	800fa98 <dir_read+0xa4>
				break;
 800fa92:	bf00      	nop
 800fa94:	e000      	b.n	800fa98 <dir_read+0xa4>
		if (res != FR_OK) break;
 800fa96:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 800fa98:	7dfb      	ldrb	r3, [r7, #23]
 800fa9a:	2b00      	cmp	r3, #0
 800fa9c:	d002      	beq.n	800faa4 <dir_read+0xb0>
 800fa9e:	687b      	ldr	r3, [r7, #4]
 800faa0:	2200      	movs	r2, #0
 800faa2:	61da      	str	r2, [r3, #28]
	return res;
 800faa4:	7dfb      	ldrb	r3, [r7, #23]
}
 800faa6:	4618      	mov	r0, r3
 800faa8:	3718      	adds	r7, #24
 800faaa:	46bd      	mov	sp, r7
 800faac:	bd80      	pop	{r7, pc}

0800faae <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800faae:	b580      	push	{r7, lr}
 800fab0:	b086      	sub	sp, #24
 800fab2:	af00      	add	r7, sp, #0
 800fab4:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800fab6:	687b      	ldr	r3, [r7, #4]
 800fab8:	681b      	ldr	r3, [r3, #0]
 800faba:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800fabc:	2100      	movs	r1, #0
 800fabe:	6878      	ldr	r0, [r7, #4]
 800fac0:	f7ff fdb3 	bl	800f62a <dir_sdi>
 800fac4:	4603      	mov	r3, r0
 800fac6:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800fac8:	7dfb      	ldrb	r3, [r7, #23]
 800faca:	2b00      	cmp	r3, #0
 800facc:	d001      	beq.n	800fad2 <dir_find+0x24>
 800face:	7dfb      	ldrb	r3, [r7, #23]
 800fad0:	e03e      	b.n	800fb50 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 800fad2:	687b      	ldr	r3, [r7, #4]
 800fad4:	69db      	ldr	r3, [r3, #28]
 800fad6:	4619      	mov	r1, r3
 800fad8:	6938      	ldr	r0, [r7, #16]
 800fada:	f7ff f9cd 	bl	800ee78 <move_window>
 800fade:	4603      	mov	r3, r0
 800fae0:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800fae2:	7dfb      	ldrb	r3, [r7, #23]
 800fae4:	2b00      	cmp	r3, #0
 800fae6:	d12f      	bne.n	800fb48 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 800fae8:	687b      	ldr	r3, [r7, #4]
 800faea:	6a1b      	ldr	r3, [r3, #32]
 800faec:	781b      	ldrb	r3, [r3, #0]
 800faee:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800faf0:	7bfb      	ldrb	r3, [r7, #15]
 800faf2:	2b00      	cmp	r3, #0
 800faf4:	d102      	bne.n	800fafc <dir_find+0x4e>
 800faf6:	2304      	movs	r3, #4
 800faf8:	75fb      	strb	r3, [r7, #23]
 800fafa:	e028      	b.n	800fb4e <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800fafc:	687b      	ldr	r3, [r7, #4]
 800fafe:	6a1b      	ldr	r3, [r3, #32]
 800fb00:	330b      	adds	r3, #11
 800fb02:	781b      	ldrb	r3, [r3, #0]
 800fb04:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800fb08:	b2da      	uxtb	r2, r3
 800fb0a:	687b      	ldr	r3, [r7, #4]
 800fb0c:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800fb0e:	687b      	ldr	r3, [r7, #4]
 800fb10:	6a1b      	ldr	r3, [r3, #32]
 800fb12:	330b      	adds	r3, #11
 800fb14:	781b      	ldrb	r3, [r3, #0]
 800fb16:	f003 0308 	and.w	r3, r3, #8
 800fb1a:	2b00      	cmp	r3, #0
 800fb1c:	d10a      	bne.n	800fb34 <dir_find+0x86>
 800fb1e:	687b      	ldr	r3, [r7, #4]
 800fb20:	6a18      	ldr	r0, [r3, #32]
 800fb22:	687b      	ldr	r3, [r7, #4]
 800fb24:	3324      	adds	r3, #36	; 0x24
 800fb26:	220b      	movs	r2, #11
 800fb28:	4619      	mov	r1, r3
 800fb2a:	f7fe ffb2 	bl	800ea92 <mem_cmp>
 800fb2e:	4603      	mov	r3, r0
 800fb30:	2b00      	cmp	r3, #0
 800fb32:	d00b      	beq.n	800fb4c <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800fb34:	2100      	movs	r1, #0
 800fb36:	6878      	ldr	r0, [r7, #4]
 800fb38:	f7ff fe00 	bl	800f73c <dir_next>
 800fb3c:	4603      	mov	r3, r0
 800fb3e:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800fb40:	7dfb      	ldrb	r3, [r7, #23]
 800fb42:	2b00      	cmp	r3, #0
 800fb44:	d0c5      	beq.n	800fad2 <dir_find+0x24>
 800fb46:	e002      	b.n	800fb4e <dir_find+0xa0>
		if (res != FR_OK) break;
 800fb48:	bf00      	nop
 800fb4a:	e000      	b.n	800fb4e <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800fb4c:	bf00      	nop

	return res;
 800fb4e:	7dfb      	ldrb	r3, [r7, #23]
}
 800fb50:	4618      	mov	r0, r3
 800fb52:	3718      	adds	r7, #24
 800fb54:	46bd      	mov	sp, r7
 800fb56:	bd80      	pop	{r7, pc}

0800fb58 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800fb58:	b580      	push	{r7, lr}
 800fb5a:	b084      	sub	sp, #16
 800fb5c:	af00      	add	r7, sp, #0
 800fb5e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800fb60:	687b      	ldr	r3, [r7, #4]
 800fb62:	681b      	ldr	r3, [r3, #0]
 800fb64:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800fb66:	2101      	movs	r1, #1
 800fb68:	6878      	ldr	r0, [r7, #4]
 800fb6a:	f7ff febd 	bl	800f8e8 <dir_alloc>
 800fb6e:	4603      	mov	r3, r0
 800fb70:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800fb72:	7bfb      	ldrb	r3, [r7, #15]
 800fb74:	2b00      	cmp	r3, #0
 800fb76:	d11c      	bne.n	800fbb2 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 800fb78:	687b      	ldr	r3, [r7, #4]
 800fb7a:	69db      	ldr	r3, [r3, #28]
 800fb7c:	4619      	mov	r1, r3
 800fb7e:	68b8      	ldr	r0, [r7, #8]
 800fb80:	f7ff f97a 	bl	800ee78 <move_window>
 800fb84:	4603      	mov	r3, r0
 800fb86:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800fb88:	7bfb      	ldrb	r3, [r7, #15]
 800fb8a:	2b00      	cmp	r3, #0
 800fb8c:	d111      	bne.n	800fbb2 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800fb8e:	687b      	ldr	r3, [r7, #4]
 800fb90:	6a1b      	ldr	r3, [r3, #32]
 800fb92:	2220      	movs	r2, #32
 800fb94:	2100      	movs	r1, #0
 800fb96:	4618      	mov	r0, r3
 800fb98:	f7fe ff61 	bl	800ea5e <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800fb9c:	687b      	ldr	r3, [r7, #4]
 800fb9e:	6a18      	ldr	r0, [r3, #32]
 800fba0:	687b      	ldr	r3, [r7, #4]
 800fba2:	3324      	adds	r3, #36	; 0x24
 800fba4:	220b      	movs	r2, #11
 800fba6:	4619      	mov	r1, r3
 800fba8:	f7fe ff38 	bl	800ea1c <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 800fbac:	68bb      	ldr	r3, [r7, #8]
 800fbae:	2201      	movs	r2, #1
 800fbb0:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800fbb2:	7bfb      	ldrb	r3, [r7, #15]
}
 800fbb4:	4618      	mov	r0, r3
 800fbb6:	3710      	adds	r7, #16
 800fbb8:	46bd      	mov	sp, r7
 800fbba:	bd80      	pop	{r7, pc}

0800fbbc <dir_remove>:

static
FRESULT dir_remove (	/* FR_OK:Succeeded, FR_DISK_ERR:A disk error */
	DIR* dp				/* Directory object pointing the entry to be removed */
)
{
 800fbbc:	b580      	push	{r7, lr}
 800fbbe:	b084      	sub	sp, #16
 800fbc0:	af00      	add	r7, sp, #0
 800fbc2:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800fbc4:	687b      	ldr	r3, [r7, #4]
 800fbc6:	681b      	ldr	r3, [r3, #0]
 800fbc8:	60fb      	str	r3, [r7, #12]
		} while (res == FR_OK);
		if (res == FR_NO_FILE) res = FR_INT_ERR;
	}
#else			/* Non LFN configuration */

	res = move_window(fs, dp->sect);
 800fbca:	687b      	ldr	r3, [r7, #4]
 800fbcc:	69db      	ldr	r3, [r3, #28]
 800fbce:	4619      	mov	r1, r3
 800fbd0:	68f8      	ldr	r0, [r7, #12]
 800fbd2:	f7ff f951 	bl	800ee78 <move_window>
 800fbd6:	4603      	mov	r3, r0
 800fbd8:	72fb      	strb	r3, [r7, #11]
	if (res == FR_OK) {
 800fbda:	7afb      	ldrb	r3, [r7, #11]
 800fbdc:	2b00      	cmp	r3, #0
 800fbde:	d106      	bne.n	800fbee <dir_remove+0x32>
		dp->dir[DIR_Name] = DDEM;
 800fbe0:	687b      	ldr	r3, [r7, #4]
 800fbe2:	6a1b      	ldr	r3, [r3, #32]
 800fbe4:	22e5      	movs	r2, #229	; 0xe5
 800fbe6:	701a      	strb	r2, [r3, #0]
		fs->wflag = 1;
 800fbe8:	68fb      	ldr	r3, [r7, #12]
 800fbea:	2201      	movs	r2, #1
 800fbec:	70da      	strb	r2, [r3, #3]
	}
#endif

	return res;
 800fbee:	7afb      	ldrb	r3, [r7, #11]
}
 800fbf0:	4618      	mov	r0, r3
 800fbf2:	3710      	adds	r7, #16
 800fbf4:	46bd      	mov	sp, r7
 800fbf6:	bd80      	pop	{r7, pc}

0800fbf8 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800fbf8:	b580      	push	{r7, lr}
 800fbfa:	b088      	sub	sp, #32
 800fbfc:	af00      	add	r7, sp, #0
 800fbfe:	6078      	str	r0, [r7, #4]
 800fc00:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800fc02:	683b      	ldr	r3, [r7, #0]
 800fc04:	681b      	ldr	r3, [r3, #0]
 800fc06:	60fb      	str	r3, [r7, #12]
 800fc08:	687b      	ldr	r3, [r7, #4]
 800fc0a:	3324      	adds	r3, #36	; 0x24
 800fc0c:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800fc0e:	220b      	movs	r2, #11
 800fc10:	2120      	movs	r1, #32
 800fc12:	68b8      	ldr	r0, [r7, #8]
 800fc14:	f7fe ff23 	bl	800ea5e <mem_set>
	si = i = 0; ni = 8;
 800fc18:	2300      	movs	r3, #0
 800fc1a:	613b      	str	r3, [r7, #16]
 800fc1c:	693b      	ldr	r3, [r7, #16]
 800fc1e:	617b      	str	r3, [r7, #20]
 800fc20:	2308      	movs	r3, #8
 800fc22:	61bb      	str	r3, [r7, #24]
#if _FS_RPATH != 0
	if (p[si] == '.') { /* Is this a dot entry? */
 800fc24:	68fa      	ldr	r2, [r7, #12]
 800fc26:	697b      	ldr	r3, [r7, #20]
 800fc28:	4413      	add	r3, r2
 800fc2a:	781b      	ldrb	r3, [r3, #0]
 800fc2c:	2b2e      	cmp	r3, #46	; 0x2e
 800fc2e:	d12f      	bne.n	800fc90 <create_name+0x98>
		for (;;) {
			c = (BYTE)p[si++];
 800fc30:	697b      	ldr	r3, [r7, #20]
 800fc32:	1c5a      	adds	r2, r3, #1
 800fc34:	617a      	str	r2, [r7, #20]
 800fc36:	68fa      	ldr	r2, [r7, #12]
 800fc38:	4413      	add	r3, r2
 800fc3a:	781b      	ldrb	r3, [r3, #0]
 800fc3c:	77fb      	strb	r3, [r7, #31]
			if (c != '.' || si >= 3) break;
 800fc3e:	7ffb      	ldrb	r3, [r7, #31]
 800fc40:	2b2e      	cmp	r3, #46	; 0x2e
 800fc42:	d10a      	bne.n	800fc5a <create_name+0x62>
 800fc44:	697b      	ldr	r3, [r7, #20]
 800fc46:	2b02      	cmp	r3, #2
 800fc48:	d807      	bhi.n	800fc5a <create_name+0x62>
			sfn[i++] = c;
 800fc4a:	693b      	ldr	r3, [r7, #16]
 800fc4c:	1c5a      	adds	r2, r3, #1
 800fc4e:	613a      	str	r2, [r7, #16]
 800fc50:	68ba      	ldr	r2, [r7, #8]
 800fc52:	4413      	add	r3, r2
 800fc54:	7ffa      	ldrb	r2, [r7, #31]
 800fc56:	701a      	strb	r2, [r3, #0]
			c = (BYTE)p[si++];
 800fc58:	e7ea      	b.n	800fc30 <create_name+0x38>
		}
		if (c != '/' && c != '\\' && c > ' ') return FR_INVALID_NAME;
 800fc5a:	7ffb      	ldrb	r3, [r7, #31]
 800fc5c:	2b2f      	cmp	r3, #47	; 0x2f
 800fc5e:	d007      	beq.n	800fc70 <create_name+0x78>
 800fc60:	7ffb      	ldrb	r3, [r7, #31]
 800fc62:	2b5c      	cmp	r3, #92	; 0x5c
 800fc64:	d004      	beq.n	800fc70 <create_name+0x78>
 800fc66:	7ffb      	ldrb	r3, [r7, #31]
 800fc68:	2b20      	cmp	r3, #32
 800fc6a:	d901      	bls.n	800fc70 <create_name+0x78>
 800fc6c:	2306      	movs	r3, #6
 800fc6e:	e084      	b.n	800fd7a <create_name+0x182>
		*path = p + si;								/* Return pointer to the next segment */
 800fc70:	68fa      	ldr	r2, [r7, #12]
 800fc72:	697b      	ldr	r3, [r7, #20]
 800fc74:	441a      	add	r2, r3
 800fc76:	683b      	ldr	r3, [r7, #0]
 800fc78:	601a      	str	r2, [r3, #0]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
 800fc7a:	7ffb      	ldrb	r3, [r7, #31]
 800fc7c:	2b20      	cmp	r3, #32
 800fc7e:	d801      	bhi.n	800fc84 <create_name+0x8c>
 800fc80:	2224      	movs	r2, #36	; 0x24
 800fc82:	e000      	b.n	800fc86 <create_name+0x8e>
 800fc84:	2220      	movs	r2, #32
 800fc86:	68bb      	ldr	r3, [r7, #8]
 800fc88:	330b      	adds	r3, #11
 800fc8a:	701a      	strb	r2, [r3, #0]
		return FR_OK;
 800fc8c:	2300      	movs	r3, #0
 800fc8e:	e074      	b.n	800fd7a <create_name+0x182>
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 800fc90:	697b      	ldr	r3, [r7, #20]
 800fc92:	1c5a      	adds	r2, r3, #1
 800fc94:	617a      	str	r2, [r7, #20]
 800fc96:	68fa      	ldr	r2, [r7, #12]
 800fc98:	4413      	add	r3, r2
 800fc9a:	781b      	ldrb	r3, [r3, #0]
 800fc9c:	77fb      	strb	r3, [r7, #31]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800fc9e:	7ffb      	ldrb	r3, [r7, #31]
 800fca0:	2b20      	cmp	r3, #32
 800fca2:	d94e      	bls.n	800fd42 <create_name+0x14a>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 800fca4:	7ffb      	ldrb	r3, [r7, #31]
 800fca6:	2b2f      	cmp	r3, #47	; 0x2f
 800fca8:	d006      	beq.n	800fcb8 <create_name+0xc0>
 800fcaa:	7ffb      	ldrb	r3, [r7, #31]
 800fcac:	2b5c      	cmp	r3, #92	; 0x5c
 800fcae:	d110      	bne.n	800fcd2 <create_name+0xda>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800fcb0:	e002      	b.n	800fcb8 <create_name+0xc0>
 800fcb2:	697b      	ldr	r3, [r7, #20]
 800fcb4:	3301      	adds	r3, #1
 800fcb6:	617b      	str	r3, [r7, #20]
 800fcb8:	68fa      	ldr	r2, [r7, #12]
 800fcba:	697b      	ldr	r3, [r7, #20]
 800fcbc:	4413      	add	r3, r2
 800fcbe:	781b      	ldrb	r3, [r3, #0]
 800fcc0:	2b2f      	cmp	r3, #47	; 0x2f
 800fcc2:	d0f6      	beq.n	800fcb2 <create_name+0xba>
 800fcc4:	68fa      	ldr	r2, [r7, #12]
 800fcc6:	697b      	ldr	r3, [r7, #20]
 800fcc8:	4413      	add	r3, r2
 800fcca:	781b      	ldrb	r3, [r3, #0]
 800fccc:	2b5c      	cmp	r3, #92	; 0x5c
 800fcce:	d0f0      	beq.n	800fcb2 <create_name+0xba>
			break;
 800fcd0:	e038      	b.n	800fd44 <create_name+0x14c>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800fcd2:	7ffb      	ldrb	r3, [r7, #31]
 800fcd4:	2b2e      	cmp	r3, #46	; 0x2e
 800fcd6:	d003      	beq.n	800fce0 <create_name+0xe8>
 800fcd8:	693a      	ldr	r2, [r7, #16]
 800fcda:	69bb      	ldr	r3, [r7, #24]
 800fcdc:	429a      	cmp	r2, r3
 800fcde:	d30c      	bcc.n	800fcfa <create_name+0x102>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800fce0:	69bb      	ldr	r3, [r7, #24]
 800fce2:	2b0b      	cmp	r3, #11
 800fce4:	d002      	beq.n	800fcec <create_name+0xf4>
 800fce6:	7ffb      	ldrb	r3, [r7, #31]
 800fce8:	2b2e      	cmp	r3, #46	; 0x2e
 800fcea:	d001      	beq.n	800fcf0 <create_name+0xf8>
 800fcec:	2306      	movs	r3, #6
 800fcee:	e044      	b.n	800fd7a <create_name+0x182>
			i = 8; ni = 11;				/* Goto extension */
 800fcf0:	2308      	movs	r3, #8
 800fcf2:	613b      	str	r3, [r7, #16]
 800fcf4:	230b      	movs	r3, #11
 800fcf6:	61bb      	str	r3, [r7, #24]
			continue;
 800fcf8:	e022      	b.n	800fd40 <create_name+0x148>
		}
		if (c >= 0x80) {				/* Extended character? */
 800fcfa:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800fcfe:	2b00      	cmp	r3, #0
 800fd00:	da04      	bge.n	800fd0c <create_name+0x114>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800fd02:	7ffb      	ldrb	r3, [r7, #31]
 800fd04:	3b80      	subs	r3, #128	; 0x80
 800fd06:	4a1f      	ldr	r2, [pc, #124]	; (800fd84 <create_name+0x18c>)
 800fd08:	5cd3      	ldrb	r3, [r2, r3]
 800fd0a:	77fb      	strb	r3, [r7, #31]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 800fd0c:	7ffb      	ldrb	r3, [r7, #31]
 800fd0e:	4619      	mov	r1, r3
 800fd10:	481d      	ldr	r0, [pc, #116]	; (800fd88 <create_name+0x190>)
 800fd12:	f7fe fee5 	bl	800eae0 <chk_chr>
 800fd16:	4603      	mov	r3, r0
 800fd18:	2b00      	cmp	r3, #0
 800fd1a:	d001      	beq.n	800fd20 <create_name+0x128>
 800fd1c:	2306      	movs	r3, #6
 800fd1e:	e02c      	b.n	800fd7a <create_name+0x182>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 800fd20:	7ffb      	ldrb	r3, [r7, #31]
 800fd22:	2b60      	cmp	r3, #96	; 0x60
 800fd24:	d905      	bls.n	800fd32 <create_name+0x13a>
 800fd26:	7ffb      	ldrb	r3, [r7, #31]
 800fd28:	2b7a      	cmp	r3, #122	; 0x7a
 800fd2a:	d802      	bhi.n	800fd32 <create_name+0x13a>
 800fd2c:	7ffb      	ldrb	r3, [r7, #31]
 800fd2e:	3b20      	subs	r3, #32
 800fd30:	77fb      	strb	r3, [r7, #31]
			sfn[i++] = c;
 800fd32:	693b      	ldr	r3, [r7, #16]
 800fd34:	1c5a      	adds	r2, r3, #1
 800fd36:	613a      	str	r2, [r7, #16]
 800fd38:	68ba      	ldr	r2, [r7, #8]
 800fd3a:	4413      	add	r3, r2
 800fd3c:	7ffa      	ldrb	r2, [r7, #31]
 800fd3e:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 800fd40:	e7a6      	b.n	800fc90 <create_name+0x98>
		if (c <= ' ') break; 			/* Break if end of the path name */
 800fd42:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 800fd44:	68fa      	ldr	r2, [r7, #12]
 800fd46:	697b      	ldr	r3, [r7, #20]
 800fd48:	441a      	add	r2, r3
 800fd4a:	683b      	ldr	r3, [r7, #0]
 800fd4c:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800fd4e:	693b      	ldr	r3, [r7, #16]
 800fd50:	2b00      	cmp	r3, #0
 800fd52:	d101      	bne.n	800fd58 <create_name+0x160>
 800fd54:	2306      	movs	r3, #6
 800fd56:	e010      	b.n	800fd7a <create_name+0x182>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800fd58:	68bb      	ldr	r3, [r7, #8]
 800fd5a:	781b      	ldrb	r3, [r3, #0]
 800fd5c:	2be5      	cmp	r3, #229	; 0xe5
 800fd5e:	d102      	bne.n	800fd66 <create_name+0x16e>
 800fd60:	68bb      	ldr	r3, [r7, #8]
 800fd62:	2205      	movs	r2, #5
 800fd64:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800fd66:	7ffb      	ldrb	r3, [r7, #31]
 800fd68:	2b20      	cmp	r3, #32
 800fd6a:	d801      	bhi.n	800fd70 <create_name+0x178>
 800fd6c:	2204      	movs	r2, #4
 800fd6e:	e000      	b.n	800fd72 <create_name+0x17a>
 800fd70:	2200      	movs	r2, #0
 800fd72:	68bb      	ldr	r3, [r7, #8]
 800fd74:	330b      	adds	r3, #11
 800fd76:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800fd78:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800fd7a:	4618      	mov	r0, r3
 800fd7c:	3720      	adds	r7, #32
 800fd7e:	46bd      	mov	sp, r7
 800fd80:	bd80      	pop	{r7, pc}
 800fd82:	bf00      	nop
 800fd84:	08017f84 	.word	0x08017f84
 800fd88:	08017f34 	.word	0x08017f34

0800fd8c <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800fd8c:	b580      	push	{r7, lr}
 800fd8e:	b086      	sub	sp, #24
 800fd90:	af00      	add	r7, sp, #0
 800fd92:	6078      	str	r0, [r7, #4]
 800fd94:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800fd96:	687b      	ldr	r3, [r7, #4]
 800fd98:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800fd9a:	693b      	ldr	r3, [r7, #16]
 800fd9c:	681b      	ldr	r3, [r3, #0]
 800fd9e:	60fb      	str	r3, [r7, #12]


#if _FS_RPATH != 0
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
 800fda0:	683b      	ldr	r3, [r7, #0]
 800fda2:	781b      	ldrb	r3, [r3, #0]
 800fda4:	2b2f      	cmp	r3, #47	; 0x2f
 800fda6:	d00b      	beq.n	800fdc0 <follow_path+0x34>
 800fda8:	683b      	ldr	r3, [r7, #0]
 800fdaa:	781b      	ldrb	r3, [r3, #0]
 800fdac:	2b5c      	cmp	r3, #92	; 0x5c
 800fdae:	d007      	beq.n	800fdc0 <follow_path+0x34>
		obj->sclust = fs->cdir;				/* Start from current directory */
 800fdb0:	68fb      	ldr	r3, [r7, #12]
 800fdb2:	699a      	ldr	r2, [r3, #24]
 800fdb4:	693b      	ldr	r3, [r7, #16]
 800fdb6:	609a      	str	r2, [r3, #8]
 800fdb8:	e00d      	b.n	800fdd6 <follow_path+0x4a>
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800fdba:	683b      	ldr	r3, [r7, #0]
 800fdbc:	3301      	adds	r3, #1
 800fdbe:	603b      	str	r3, [r7, #0]
 800fdc0:	683b      	ldr	r3, [r7, #0]
 800fdc2:	781b      	ldrb	r3, [r3, #0]
 800fdc4:	2b2f      	cmp	r3, #47	; 0x2f
 800fdc6:	d0f8      	beq.n	800fdba <follow_path+0x2e>
 800fdc8:	683b      	ldr	r3, [r7, #0]
 800fdca:	781b      	ldrb	r3, [r3, #0]
 800fdcc:	2b5c      	cmp	r3, #92	; 0x5c
 800fdce:	d0f4      	beq.n	800fdba <follow_path+0x2e>
		obj->sclust = 0;					/* Start from root directory */
 800fdd0:	693b      	ldr	r3, [r7, #16]
 800fdd2:	2200      	movs	r2, #0
 800fdd4:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800fdd6:	683b      	ldr	r3, [r7, #0]
 800fdd8:	781b      	ldrb	r3, [r3, #0]
 800fdda:	2b1f      	cmp	r3, #31
 800fddc:	d80a      	bhi.n	800fdf4 <follow_path+0x68>
		dp->fn[NSFLAG] = NS_NONAME;
 800fdde:	687b      	ldr	r3, [r7, #4]
 800fde0:	2280      	movs	r2, #128	; 0x80
 800fde2:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 800fde6:	2100      	movs	r1, #0
 800fde8:	6878      	ldr	r0, [r7, #4]
 800fdea:	f7ff fc1e 	bl	800f62a <dir_sdi>
 800fdee:	4603      	mov	r3, r0
 800fdf0:	75fb      	strb	r3, [r7, #23]
 800fdf2:	e05b      	b.n	800feac <follow_path+0x120>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800fdf4:	463b      	mov	r3, r7
 800fdf6:	4619      	mov	r1, r3
 800fdf8:	6878      	ldr	r0, [r7, #4]
 800fdfa:	f7ff fefd 	bl	800fbf8 <create_name>
 800fdfe:	4603      	mov	r3, r0
 800fe00:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800fe02:	7dfb      	ldrb	r3, [r7, #23]
 800fe04:	2b00      	cmp	r3, #0
 800fe06:	d14c      	bne.n	800fea2 <follow_path+0x116>
			res = dir_find(dp);				/* Find an object with the segment name */
 800fe08:	6878      	ldr	r0, [r7, #4]
 800fe0a:	f7ff fe50 	bl	800faae <dir_find>
 800fe0e:	4603      	mov	r3, r0
 800fe10:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800fe12:	687b      	ldr	r3, [r7, #4]
 800fe14:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800fe18:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800fe1a:	7dfb      	ldrb	r3, [r7, #23]
 800fe1c:	2b00      	cmp	r3, #0
 800fe1e:	d01b      	beq.n	800fe58 <follow_path+0xcc>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800fe20:	7dfb      	ldrb	r3, [r7, #23]
 800fe22:	2b04      	cmp	r3, #4
 800fe24:	d13f      	bne.n	800fea6 <follow_path+0x11a>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
 800fe26:	7afb      	ldrb	r3, [r7, #11]
 800fe28:	f003 0320 	and.w	r3, r3, #32
 800fe2c:	2b00      	cmp	r3, #0
 800fe2e:	d00b      	beq.n	800fe48 <follow_path+0xbc>
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
 800fe30:	7afb      	ldrb	r3, [r7, #11]
 800fe32:	f003 0304 	and.w	r3, r3, #4
 800fe36:	2b00      	cmp	r3, #0
 800fe38:	d031      	beq.n	800fe9e <follow_path+0x112>
						dp->fn[NSFLAG] = NS_NONAME;
 800fe3a:	687b      	ldr	r3, [r7, #4]
 800fe3c:	2280      	movs	r2, #128	; 0x80
 800fe3e:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
						res = FR_OK;
 800fe42:	2300      	movs	r3, #0
 800fe44:	75fb      	strb	r3, [r7, #23]
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
					}
				}
				break;
 800fe46:	e02e      	b.n	800fea6 <follow_path+0x11a>
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800fe48:	7afb      	ldrb	r3, [r7, #11]
 800fe4a:	f003 0304 	and.w	r3, r3, #4
 800fe4e:	2b00      	cmp	r3, #0
 800fe50:	d129      	bne.n	800fea6 <follow_path+0x11a>
 800fe52:	2305      	movs	r3, #5
 800fe54:	75fb      	strb	r3, [r7, #23]
				break;
 800fe56:	e026      	b.n	800fea6 <follow_path+0x11a>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800fe58:	7afb      	ldrb	r3, [r7, #11]
 800fe5a:	f003 0304 	and.w	r3, r3, #4
 800fe5e:	2b00      	cmp	r3, #0
 800fe60:	d123      	bne.n	800feaa <follow_path+0x11e>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800fe62:	693b      	ldr	r3, [r7, #16]
 800fe64:	799b      	ldrb	r3, [r3, #6]
 800fe66:	f003 0310 	and.w	r3, r3, #16
 800fe6a:	2b00      	cmp	r3, #0
 800fe6c:	d102      	bne.n	800fe74 <follow_path+0xe8>
				res = FR_NO_PATH; break;
 800fe6e:	2305      	movs	r3, #5
 800fe70:	75fb      	strb	r3, [r7, #23]
 800fe72:	e01b      	b.n	800feac <follow_path+0x120>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800fe74:	68fb      	ldr	r3, [r7, #12]
 800fe76:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800fe7a:	687b      	ldr	r3, [r7, #4]
 800fe7c:	695b      	ldr	r3, [r3, #20]
 800fe7e:	68fa      	ldr	r2, [r7, #12]
 800fe80:	8992      	ldrh	r2, [r2, #12]
 800fe82:	fbb3 f0f2 	udiv	r0, r3, r2
 800fe86:	fb02 f200 	mul.w	r2, r2, r0
 800fe8a:	1a9b      	subs	r3, r3, r2
 800fe8c:	440b      	add	r3, r1
 800fe8e:	4619      	mov	r1, r3
 800fe90:	68f8      	ldr	r0, [r7, #12]
 800fe92:	f7ff fd70 	bl	800f976 <ld_clust>
 800fe96:	4602      	mov	r2, r0
 800fe98:	693b      	ldr	r3, [r7, #16]
 800fe9a:	609a      	str	r2, [r3, #8]
 800fe9c:	e7aa      	b.n	800fdf4 <follow_path+0x68>
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
 800fe9e:	bf00      	nop
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800fea0:	e7a8      	b.n	800fdf4 <follow_path+0x68>
			if (res != FR_OK) break;
 800fea2:	bf00      	nop
 800fea4:	e002      	b.n	800feac <follow_path+0x120>
				break;
 800fea6:	bf00      	nop
 800fea8:	e000      	b.n	800feac <follow_path+0x120>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800feaa:	bf00      	nop
			}
		}
	}

	return res;
 800feac:	7dfb      	ldrb	r3, [r7, #23]
}
 800feae:	4618      	mov	r0, r3
 800feb0:	3718      	adds	r7, #24
 800feb2:	46bd      	mov	sp, r7
 800feb4:	bd80      	pop	{r7, pc}

0800feb6 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800feb6:	b480      	push	{r7}
 800feb8:	b087      	sub	sp, #28
 800feba:	af00      	add	r7, sp, #0
 800febc:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800febe:	f04f 33ff 	mov.w	r3, #4294967295
 800fec2:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800fec4:	687b      	ldr	r3, [r7, #4]
 800fec6:	681b      	ldr	r3, [r3, #0]
 800fec8:	2b00      	cmp	r3, #0
 800feca:	d031      	beq.n	800ff30 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800fecc:	687b      	ldr	r3, [r7, #4]
 800fece:	681b      	ldr	r3, [r3, #0]
 800fed0:	617b      	str	r3, [r7, #20]
 800fed2:	e002      	b.n	800feda <get_ldnumber+0x24>
 800fed4:	697b      	ldr	r3, [r7, #20]
 800fed6:	3301      	adds	r3, #1
 800fed8:	617b      	str	r3, [r7, #20]
 800feda:	697b      	ldr	r3, [r7, #20]
 800fedc:	781b      	ldrb	r3, [r3, #0]
 800fede:	2b20      	cmp	r3, #32
 800fee0:	d903      	bls.n	800feea <get_ldnumber+0x34>
 800fee2:	697b      	ldr	r3, [r7, #20]
 800fee4:	781b      	ldrb	r3, [r3, #0]
 800fee6:	2b3a      	cmp	r3, #58	; 0x3a
 800fee8:	d1f4      	bne.n	800fed4 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800feea:	697b      	ldr	r3, [r7, #20]
 800feec:	781b      	ldrb	r3, [r3, #0]
 800feee:	2b3a      	cmp	r3, #58	; 0x3a
 800fef0:	d11c      	bne.n	800ff2c <get_ldnumber+0x76>
			tp = *path;
 800fef2:	687b      	ldr	r3, [r7, #4]
 800fef4:	681b      	ldr	r3, [r3, #0]
 800fef6:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800fef8:	68fb      	ldr	r3, [r7, #12]
 800fefa:	1c5a      	adds	r2, r3, #1
 800fefc:	60fa      	str	r2, [r7, #12]
 800fefe:	781b      	ldrb	r3, [r3, #0]
 800ff00:	3b30      	subs	r3, #48	; 0x30
 800ff02:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800ff04:	68bb      	ldr	r3, [r7, #8]
 800ff06:	2b09      	cmp	r3, #9
 800ff08:	d80e      	bhi.n	800ff28 <get_ldnumber+0x72>
 800ff0a:	68fa      	ldr	r2, [r7, #12]
 800ff0c:	697b      	ldr	r3, [r7, #20]
 800ff0e:	429a      	cmp	r2, r3
 800ff10:	d10a      	bne.n	800ff28 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800ff12:	68bb      	ldr	r3, [r7, #8]
 800ff14:	2b00      	cmp	r3, #0
 800ff16:	d107      	bne.n	800ff28 <get_ldnumber+0x72>
					vol = (int)i;
 800ff18:	68bb      	ldr	r3, [r7, #8]
 800ff1a:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800ff1c:	697b      	ldr	r3, [r7, #20]
 800ff1e:	3301      	adds	r3, #1
 800ff20:	617b      	str	r3, [r7, #20]
 800ff22:	687b      	ldr	r3, [r7, #4]
 800ff24:	697a      	ldr	r2, [r7, #20]
 800ff26:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800ff28:	693b      	ldr	r3, [r7, #16]
 800ff2a:	e002      	b.n	800ff32 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800ff2c:	2300      	movs	r3, #0
 800ff2e:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800ff30:	693b      	ldr	r3, [r7, #16]
}
 800ff32:	4618      	mov	r0, r3
 800ff34:	371c      	adds	r7, #28
 800ff36:	46bd      	mov	sp, r7
 800ff38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff3c:	4770      	bx	lr
	...

0800ff40 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800ff40:	b580      	push	{r7, lr}
 800ff42:	b082      	sub	sp, #8
 800ff44:	af00      	add	r7, sp, #0
 800ff46:	6078      	str	r0, [r7, #4]
 800ff48:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800ff4a:	687b      	ldr	r3, [r7, #4]
 800ff4c:	2200      	movs	r2, #0
 800ff4e:	70da      	strb	r2, [r3, #3]
 800ff50:	687b      	ldr	r3, [r7, #4]
 800ff52:	f04f 32ff 	mov.w	r2, #4294967295
 800ff56:	635a      	str	r2, [r3, #52]	; 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800ff58:	6839      	ldr	r1, [r7, #0]
 800ff5a:	6878      	ldr	r0, [r7, #4]
 800ff5c:	f7fe ff8c 	bl	800ee78 <move_window>
 800ff60:	4603      	mov	r3, r0
 800ff62:	2b00      	cmp	r3, #0
 800ff64:	d001      	beq.n	800ff6a <check_fs+0x2a>
 800ff66:	2304      	movs	r3, #4
 800ff68:	e038      	b.n	800ffdc <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800ff6a:	687b      	ldr	r3, [r7, #4]
 800ff6c:	3338      	adds	r3, #56	; 0x38
 800ff6e:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800ff72:	4618      	mov	r0, r3
 800ff74:	f7fe fcd0 	bl	800e918 <ld_word>
 800ff78:	4603      	mov	r3, r0
 800ff7a:	461a      	mov	r2, r3
 800ff7c:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800ff80:	429a      	cmp	r2, r3
 800ff82:	d001      	beq.n	800ff88 <check_fs+0x48>
 800ff84:	2303      	movs	r3, #3
 800ff86:	e029      	b.n	800ffdc <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800ff88:	687b      	ldr	r3, [r7, #4]
 800ff8a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800ff8e:	2be9      	cmp	r3, #233	; 0xe9
 800ff90:	d009      	beq.n	800ffa6 <check_fs+0x66>
 800ff92:	687b      	ldr	r3, [r7, #4]
 800ff94:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800ff98:	2beb      	cmp	r3, #235	; 0xeb
 800ff9a:	d11e      	bne.n	800ffda <check_fs+0x9a>
 800ff9c:	687b      	ldr	r3, [r7, #4]
 800ff9e:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800ffa2:	2b90      	cmp	r3, #144	; 0x90
 800ffa4:	d119      	bne.n	800ffda <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800ffa6:	687b      	ldr	r3, [r7, #4]
 800ffa8:	3338      	adds	r3, #56	; 0x38
 800ffaa:	3336      	adds	r3, #54	; 0x36
 800ffac:	4618      	mov	r0, r3
 800ffae:	f7fe fccb 	bl	800e948 <ld_dword>
 800ffb2:	4603      	mov	r3, r0
 800ffb4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800ffb8:	4a0a      	ldr	r2, [pc, #40]	; (800ffe4 <check_fs+0xa4>)
 800ffba:	4293      	cmp	r3, r2
 800ffbc:	d101      	bne.n	800ffc2 <check_fs+0x82>
 800ffbe:	2300      	movs	r3, #0
 800ffc0:	e00c      	b.n	800ffdc <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800ffc2:	687b      	ldr	r3, [r7, #4]
 800ffc4:	3338      	adds	r3, #56	; 0x38
 800ffc6:	3352      	adds	r3, #82	; 0x52
 800ffc8:	4618      	mov	r0, r3
 800ffca:	f7fe fcbd 	bl	800e948 <ld_dword>
 800ffce:	4602      	mov	r2, r0
 800ffd0:	4b05      	ldr	r3, [pc, #20]	; (800ffe8 <check_fs+0xa8>)
 800ffd2:	429a      	cmp	r2, r3
 800ffd4:	d101      	bne.n	800ffda <check_fs+0x9a>
 800ffd6:	2300      	movs	r3, #0
 800ffd8:	e000      	b.n	800ffdc <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800ffda:	2302      	movs	r3, #2
}
 800ffdc:	4618      	mov	r0, r3
 800ffde:	3708      	adds	r7, #8
 800ffe0:	46bd      	mov	sp, r7
 800ffe2:	bd80      	pop	{r7, pc}
 800ffe4:	00544146 	.word	0x00544146
 800ffe8:	33544146 	.word	0x33544146

0800ffec <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800ffec:	b580      	push	{r7, lr}
 800ffee:	b096      	sub	sp, #88	; 0x58
 800fff0:	af00      	add	r7, sp, #0
 800fff2:	60f8      	str	r0, [r7, #12]
 800fff4:	60b9      	str	r1, [r7, #8]
 800fff6:	4613      	mov	r3, r2
 800fff8:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800fffa:	68bb      	ldr	r3, [r7, #8]
 800fffc:	2200      	movs	r2, #0
 800fffe:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8010000:	68f8      	ldr	r0, [r7, #12]
 8010002:	f7ff ff58 	bl	800feb6 <get_ldnumber>
 8010006:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8010008:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801000a:	2b00      	cmp	r3, #0
 801000c:	da01      	bge.n	8010012 <find_volume+0x26>
 801000e:	230b      	movs	r3, #11
 8010010:	e268      	b.n	80104e4 <find_volume+0x4f8>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8010012:	4ab0      	ldr	r2, [pc, #704]	; (80102d4 <find_volume+0x2e8>)
 8010014:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010016:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801001a:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 801001c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801001e:	2b00      	cmp	r3, #0
 8010020:	d101      	bne.n	8010026 <find_volume+0x3a>
 8010022:	230c      	movs	r3, #12
 8010024:	e25e      	b.n	80104e4 <find_volume+0x4f8>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8010026:	68bb      	ldr	r3, [r7, #8]
 8010028:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801002a:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 801002c:	79fb      	ldrb	r3, [r7, #7]
 801002e:	f023 0301 	bic.w	r3, r3, #1
 8010032:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8010034:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010036:	781b      	ldrb	r3, [r3, #0]
 8010038:	2b00      	cmp	r3, #0
 801003a:	d01a      	beq.n	8010072 <find_volume+0x86>
		stat = disk_status(fs->drv);
 801003c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801003e:	785b      	ldrb	r3, [r3, #1]
 8010040:	4618      	mov	r0, r3
 8010042:	f7fe fbcb 	bl	800e7dc <disk_status>
 8010046:	4603      	mov	r3, r0
 8010048:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 801004c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8010050:	f003 0301 	and.w	r3, r3, #1
 8010054:	2b00      	cmp	r3, #0
 8010056:	d10c      	bne.n	8010072 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8010058:	79fb      	ldrb	r3, [r7, #7]
 801005a:	2b00      	cmp	r3, #0
 801005c:	d007      	beq.n	801006e <find_volume+0x82>
 801005e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8010062:	f003 0304 	and.w	r3, r3, #4
 8010066:	2b00      	cmp	r3, #0
 8010068:	d001      	beq.n	801006e <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 801006a:	230a      	movs	r3, #10
 801006c:	e23a      	b.n	80104e4 <find_volume+0x4f8>
			}
			return FR_OK;				/* The file system object is valid */
 801006e:	2300      	movs	r3, #0
 8010070:	e238      	b.n	80104e4 <find_volume+0x4f8>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8010072:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010074:	2200      	movs	r2, #0
 8010076:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8010078:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801007a:	b2da      	uxtb	r2, r3
 801007c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801007e:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8010080:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010082:	785b      	ldrb	r3, [r3, #1]
 8010084:	4618      	mov	r0, r3
 8010086:	f7fe fbc3 	bl	800e810 <disk_initialize>
 801008a:	4603      	mov	r3, r0
 801008c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8010090:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8010094:	f003 0301 	and.w	r3, r3, #1
 8010098:	2b00      	cmp	r3, #0
 801009a:	d001      	beq.n	80100a0 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 801009c:	2303      	movs	r3, #3
 801009e:	e221      	b.n	80104e4 <find_volume+0x4f8>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 80100a0:	79fb      	ldrb	r3, [r7, #7]
 80100a2:	2b00      	cmp	r3, #0
 80100a4:	d007      	beq.n	80100b6 <find_volume+0xca>
 80100a6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80100aa:	f003 0304 	and.w	r3, r3, #4
 80100ae:	2b00      	cmp	r3, #0
 80100b0:	d001      	beq.n	80100b6 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 80100b2:	230a      	movs	r3, #10
 80100b4:	e216      	b.n	80104e4 <find_volume+0x4f8>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 80100b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80100b8:	7858      	ldrb	r0, [r3, #1]
 80100ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80100bc:	330c      	adds	r3, #12
 80100be:	461a      	mov	r2, r3
 80100c0:	2102      	movs	r1, #2
 80100c2:	f7fe fc0b 	bl	800e8dc <disk_ioctl>
 80100c6:	4603      	mov	r3, r0
 80100c8:	2b00      	cmp	r3, #0
 80100ca:	d001      	beq.n	80100d0 <find_volume+0xe4>
 80100cc:	2301      	movs	r3, #1
 80100ce:	e209      	b.n	80104e4 <find_volume+0x4f8>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 80100d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80100d2:	899b      	ldrh	r3, [r3, #12]
 80100d4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80100d8:	d80d      	bhi.n	80100f6 <find_volume+0x10a>
 80100da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80100dc:	899b      	ldrh	r3, [r3, #12]
 80100de:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80100e2:	d308      	bcc.n	80100f6 <find_volume+0x10a>
 80100e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80100e6:	899b      	ldrh	r3, [r3, #12]
 80100e8:	461a      	mov	r2, r3
 80100ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80100ec:	899b      	ldrh	r3, [r3, #12]
 80100ee:	3b01      	subs	r3, #1
 80100f0:	4013      	ands	r3, r2
 80100f2:	2b00      	cmp	r3, #0
 80100f4:	d001      	beq.n	80100fa <find_volume+0x10e>
 80100f6:	2301      	movs	r3, #1
 80100f8:	e1f4      	b.n	80104e4 <find_volume+0x4f8>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 80100fa:	2300      	movs	r3, #0
 80100fc:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 80100fe:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8010100:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8010102:	f7ff ff1d 	bl	800ff40 <check_fs>
 8010106:	4603      	mov	r3, r0
 8010108:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 801010c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8010110:	2b02      	cmp	r3, #2
 8010112:	d14b      	bne.n	80101ac <find_volume+0x1c0>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8010114:	2300      	movs	r3, #0
 8010116:	643b      	str	r3, [r7, #64]	; 0x40
 8010118:	e01f      	b.n	801015a <find_volume+0x16e>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 801011a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801011c:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8010120:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010122:	011b      	lsls	r3, r3, #4
 8010124:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8010128:	4413      	add	r3, r2
 801012a:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 801012c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801012e:	3304      	adds	r3, #4
 8010130:	781b      	ldrb	r3, [r3, #0]
 8010132:	2b00      	cmp	r3, #0
 8010134:	d006      	beq.n	8010144 <find_volume+0x158>
 8010136:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010138:	3308      	adds	r3, #8
 801013a:	4618      	mov	r0, r3
 801013c:	f7fe fc04 	bl	800e948 <ld_dword>
 8010140:	4602      	mov	r2, r0
 8010142:	e000      	b.n	8010146 <find_volume+0x15a>
 8010144:	2200      	movs	r2, #0
 8010146:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010148:	009b      	lsls	r3, r3, #2
 801014a:	f107 0158 	add.w	r1, r7, #88	; 0x58
 801014e:	440b      	add	r3, r1
 8010150:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8010154:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010156:	3301      	adds	r3, #1
 8010158:	643b      	str	r3, [r7, #64]	; 0x40
 801015a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801015c:	2b03      	cmp	r3, #3
 801015e:	d9dc      	bls.n	801011a <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8010160:	2300      	movs	r3, #0
 8010162:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8010164:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010166:	2b00      	cmp	r3, #0
 8010168:	d002      	beq.n	8010170 <find_volume+0x184>
 801016a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801016c:	3b01      	subs	r3, #1
 801016e:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8010170:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010172:	009b      	lsls	r3, r3, #2
 8010174:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8010178:	4413      	add	r3, r2
 801017a:	f853 3c44 	ldr.w	r3, [r3, #-68]
 801017e:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8010180:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010182:	2b00      	cmp	r3, #0
 8010184:	d005      	beq.n	8010192 <find_volume+0x1a6>
 8010186:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8010188:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 801018a:	f7ff fed9 	bl	800ff40 <check_fs>
 801018e:	4603      	mov	r3, r0
 8010190:	e000      	b.n	8010194 <find_volume+0x1a8>
 8010192:	2303      	movs	r3, #3
 8010194:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8010198:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801019c:	2b01      	cmp	r3, #1
 801019e:	d905      	bls.n	80101ac <find_volume+0x1c0>
 80101a0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80101a2:	3301      	adds	r3, #1
 80101a4:	643b      	str	r3, [r7, #64]	; 0x40
 80101a6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80101a8:	2b03      	cmp	r3, #3
 80101aa:	d9e1      	bls.n	8010170 <find_volume+0x184>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 80101ac:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80101b0:	2b04      	cmp	r3, #4
 80101b2:	d101      	bne.n	80101b8 <find_volume+0x1cc>
 80101b4:	2301      	movs	r3, #1
 80101b6:	e195      	b.n	80104e4 <find_volume+0x4f8>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 80101b8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80101bc:	2b01      	cmp	r3, #1
 80101be:	d901      	bls.n	80101c4 <find_volume+0x1d8>
 80101c0:	230d      	movs	r3, #13
 80101c2:	e18f      	b.n	80104e4 <find_volume+0x4f8>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 80101c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80101c6:	3338      	adds	r3, #56	; 0x38
 80101c8:	330b      	adds	r3, #11
 80101ca:	4618      	mov	r0, r3
 80101cc:	f7fe fba4 	bl	800e918 <ld_word>
 80101d0:	4603      	mov	r3, r0
 80101d2:	461a      	mov	r2, r3
 80101d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80101d6:	899b      	ldrh	r3, [r3, #12]
 80101d8:	429a      	cmp	r2, r3
 80101da:	d001      	beq.n	80101e0 <find_volume+0x1f4>
 80101dc:	230d      	movs	r3, #13
 80101de:	e181      	b.n	80104e4 <find_volume+0x4f8>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 80101e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80101e2:	3338      	adds	r3, #56	; 0x38
 80101e4:	3316      	adds	r3, #22
 80101e6:	4618      	mov	r0, r3
 80101e8:	f7fe fb96 	bl	800e918 <ld_word>
 80101ec:	4603      	mov	r3, r0
 80101ee:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 80101f0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80101f2:	2b00      	cmp	r3, #0
 80101f4:	d106      	bne.n	8010204 <find_volume+0x218>
 80101f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80101f8:	3338      	adds	r3, #56	; 0x38
 80101fa:	3324      	adds	r3, #36	; 0x24
 80101fc:	4618      	mov	r0, r3
 80101fe:	f7fe fba3 	bl	800e948 <ld_dword>
 8010202:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 8010204:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010206:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8010208:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 801020a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801020c:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 8010210:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010212:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8010214:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010216:	789b      	ldrb	r3, [r3, #2]
 8010218:	2b01      	cmp	r3, #1
 801021a:	d005      	beq.n	8010228 <find_volume+0x23c>
 801021c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801021e:	789b      	ldrb	r3, [r3, #2]
 8010220:	2b02      	cmp	r3, #2
 8010222:	d001      	beq.n	8010228 <find_volume+0x23c>
 8010224:	230d      	movs	r3, #13
 8010226:	e15d      	b.n	80104e4 <find_volume+0x4f8>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8010228:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801022a:	789b      	ldrb	r3, [r3, #2]
 801022c:	461a      	mov	r2, r3
 801022e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010230:	fb02 f303 	mul.w	r3, r2, r3
 8010234:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8010236:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010238:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 801023c:	b29a      	uxth	r2, r3
 801023e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010240:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8010242:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010244:	895b      	ldrh	r3, [r3, #10]
 8010246:	2b00      	cmp	r3, #0
 8010248:	d008      	beq.n	801025c <find_volume+0x270>
 801024a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801024c:	895b      	ldrh	r3, [r3, #10]
 801024e:	461a      	mov	r2, r3
 8010250:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010252:	895b      	ldrh	r3, [r3, #10]
 8010254:	3b01      	subs	r3, #1
 8010256:	4013      	ands	r3, r2
 8010258:	2b00      	cmp	r3, #0
 801025a:	d001      	beq.n	8010260 <find_volume+0x274>
 801025c:	230d      	movs	r3, #13
 801025e:	e141      	b.n	80104e4 <find_volume+0x4f8>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8010260:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010262:	3338      	adds	r3, #56	; 0x38
 8010264:	3311      	adds	r3, #17
 8010266:	4618      	mov	r0, r3
 8010268:	f7fe fb56 	bl	800e918 <ld_word>
 801026c:	4603      	mov	r3, r0
 801026e:	461a      	mov	r2, r3
 8010270:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010272:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8010274:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010276:	891b      	ldrh	r3, [r3, #8]
 8010278:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801027a:	8992      	ldrh	r2, [r2, #12]
 801027c:	0952      	lsrs	r2, r2, #5
 801027e:	b292      	uxth	r2, r2
 8010280:	fbb3 f1f2 	udiv	r1, r3, r2
 8010284:	fb02 f201 	mul.w	r2, r2, r1
 8010288:	1a9b      	subs	r3, r3, r2
 801028a:	b29b      	uxth	r3, r3
 801028c:	2b00      	cmp	r3, #0
 801028e:	d001      	beq.n	8010294 <find_volume+0x2a8>
 8010290:	230d      	movs	r3, #13
 8010292:	e127      	b.n	80104e4 <find_volume+0x4f8>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8010294:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010296:	3338      	adds	r3, #56	; 0x38
 8010298:	3313      	adds	r3, #19
 801029a:	4618      	mov	r0, r3
 801029c:	f7fe fb3c 	bl	800e918 <ld_word>
 80102a0:	4603      	mov	r3, r0
 80102a2:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 80102a4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80102a6:	2b00      	cmp	r3, #0
 80102a8:	d106      	bne.n	80102b8 <find_volume+0x2cc>
 80102aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80102ac:	3338      	adds	r3, #56	; 0x38
 80102ae:	3320      	adds	r3, #32
 80102b0:	4618      	mov	r0, r3
 80102b2:	f7fe fb49 	bl	800e948 <ld_dword>
 80102b6:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 80102b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80102ba:	3338      	adds	r3, #56	; 0x38
 80102bc:	330e      	adds	r3, #14
 80102be:	4618      	mov	r0, r3
 80102c0:	f7fe fb2a 	bl	800e918 <ld_word>
 80102c4:	4603      	mov	r3, r0
 80102c6:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 80102c8:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80102ca:	2b00      	cmp	r3, #0
 80102cc:	d104      	bne.n	80102d8 <find_volume+0x2ec>
 80102ce:	230d      	movs	r3, #13
 80102d0:	e108      	b.n	80104e4 <find_volume+0x4f8>
 80102d2:	bf00      	nop
 80102d4:	20037434 	.word	0x20037434

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 80102d8:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80102da:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80102dc:	4413      	add	r3, r2
 80102de:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80102e0:	8911      	ldrh	r1, [r2, #8]
 80102e2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80102e4:	8992      	ldrh	r2, [r2, #12]
 80102e6:	0952      	lsrs	r2, r2, #5
 80102e8:	b292      	uxth	r2, r2
 80102ea:	fbb1 f2f2 	udiv	r2, r1, r2
 80102ee:	b292      	uxth	r2, r2
 80102f0:	4413      	add	r3, r2
 80102f2:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 80102f4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80102f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80102f8:	429a      	cmp	r2, r3
 80102fa:	d201      	bcs.n	8010300 <find_volume+0x314>
 80102fc:	230d      	movs	r3, #13
 80102fe:	e0f1      	b.n	80104e4 <find_volume+0x4f8>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8010300:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8010302:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010304:	1ad3      	subs	r3, r2, r3
 8010306:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8010308:	8952      	ldrh	r2, [r2, #10]
 801030a:	fbb3 f3f2 	udiv	r3, r3, r2
 801030e:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8010310:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010312:	2b00      	cmp	r3, #0
 8010314:	d101      	bne.n	801031a <find_volume+0x32e>
 8010316:	230d      	movs	r3, #13
 8010318:	e0e4      	b.n	80104e4 <find_volume+0x4f8>
		fmt = FS_FAT32;
 801031a:	2303      	movs	r3, #3
 801031c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8010320:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010322:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8010326:	4293      	cmp	r3, r2
 8010328:	d802      	bhi.n	8010330 <find_volume+0x344>
 801032a:	2302      	movs	r3, #2
 801032c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8010330:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010332:	f640 72f5 	movw	r2, #4085	; 0xff5
 8010336:	4293      	cmp	r3, r2
 8010338:	d802      	bhi.n	8010340 <find_volume+0x354>
 801033a:	2301      	movs	r3, #1
 801033c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8010340:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010342:	1c9a      	adds	r2, r3, #2
 8010344:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010346:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 8010348:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801034a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 801034c:	625a      	str	r2, [r3, #36]	; 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 801034e:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8010350:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010352:	441a      	add	r2, r3
 8010354:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010356:	629a      	str	r2, [r3, #40]	; 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 8010358:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 801035a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801035c:	441a      	add	r2, r3
 801035e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010360:	631a      	str	r2, [r3, #48]	; 0x30
		if (fmt == FS_FAT32) {
 8010362:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8010366:	2b03      	cmp	r3, #3
 8010368:	d11e      	bne.n	80103a8 <find_volume+0x3bc>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 801036a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801036c:	3338      	adds	r3, #56	; 0x38
 801036e:	332a      	adds	r3, #42	; 0x2a
 8010370:	4618      	mov	r0, r3
 8010372:	f7fe fad1 	bl	800e918 <ld_word>
 8010376:	4603      	mov	r3, r0
 8010378:	2b00      	cmp	r3, #0
 801037a:	d001      	beq.n	8010380 <find_volume+0x394>
 801037c:	230d      	movs	r3, #13
 801037e:	e0b1      	b.n	80104e4 <find_volume+0x4f8>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8010380:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010382:	891b      	ldrh	r3, [r3, #8]
 8010384:	2b00      	cmp	r3, #0
 8010386:	d001      	beq.n	801038c <find_volume+0x3a0>
 8010388:	230d      	movs	r3, #13
 801038a:	e0ab      	b.n	80104e4 <find_volume+0x4f8>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 801038c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801038e:	3338      	adds	r3, #56	; 0x38
 8010390:	332c      	adds	r3, #44	; 0x2c
 8010392:	4618      	mov	r0, r3
 8010394:	f7fe fad8 	bl	800e948 <ld_dword>
 8010398:	4602      	mov	r2, r0
 801039a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801039c:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 801039e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80103a0:	69db      	ldr	r3, [r3, #28]
 80103a2:	009b      	lsls	r3, r3, #2
 80103a4:	647b      	str	r3, [r7, #68]	; 0x44
 80103a6:	e01f      	b.n	80103e8 <find_volume+0x3fc>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 80103a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80103aa:	891b      	ldrh	r3, [r3, #8]
 80103ac:	2b00      	cmp	r3, #0
 80103ae:	d101      	bne.n	80103b4 <find_volume+0x3c8>
 80103b0:	230d      	movs	r3, #13
 80103b2:	e097      	b.n	80104e4 <find_volume+0x4f8>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 80103b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80103b6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80103b8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80103ba:	441a      	add	r2, r3
 80103bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80103be:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 80103c0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80103c4:	2b02      	cmp	r3, #2
 80103c6:	d103      	bne.n	80103d0 <find_volume+0x3e4>
 80103c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80103ca:	69db      	ldr	r3, [r3, #28]
 80103cc:	005b      	lsls	r3, r3, #1
 80103ce:	e00a      	b.n	80103e6 <find_volume+0x3fa>
 80103d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80103d2:	69da      	ldr	r2, [r3, #28]
 80103d4:	4613      	mov	r3, r2
 80103d6:	005b      	lsls	r3, r3, #1
 80103d8:	4413      	add	r3, r2
 80103da:	085a      	lsrs	r2, r3, #1
 80103dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80103de:	69db      	ldr	r3, [r3, #28]
 80103e0:	f003 0301 	and.w	r3, r3, #1
 80103e4:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 80103e6:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 80103e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80103ea:	6a1a      	ldr	r2, [r3, #32]
 80103ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80103ee:	899b      	ldrh	r3, [r3, #12]
 80103f0:	4619      	mov	r1, r3
 80103f2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80103f4:	440b      	add	r3, r1
 80103f6:	3b01      	subs	r3, #1
 80103f8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80103fa:	8989      	ldrh	r1, [r1, #12]
 80103fc:	fbb3 f3f1 	udiv	r3, r3, r1
 8010400:	429a      	cmp	r2, r3
 8010402:	d201      	bcs.n	8010408 <find_volume+0x41c>
 8010404:	230d      	movs	r3, #13
 8010406:	e06d      	b.n	80104e4 <find_volume+0x4f8>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8010408:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801040a:	f04f 32ff 	mov.w	r2, #4294967295
 801040e:	615a      	str	r2, [r3, #20]
 8010410:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010412:	695a      	ldr	r2, [r3, #20]
 8010414:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010416:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 8010418:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801041a:	2280      	movs	r2, #128	; 0x80
 801041c:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 801041e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8010422:	2b03      	cmp	r3, #3
 8010424:	d149      	bne.n	80104ba <find_volume+0x4ce>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8010426:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010428:	3338      	adds	r3, #56	; 0x38
 801042a:	3330      	adds	r3, #48	; 0x30
 801042c:	4618      	mov	r0, r3
 801042e:	f7fe fa73 	bl	800e918 <ld_word>
 8010432:	4603      	mov	r3, r0
 8010434:	2b01      	cmp	r3, #1
 8010436:	d140      	bne.n	80104ba <find_volume+0x4ce>
			&& move_window(fs, bsect + 1) == FR_OK)
 8010438:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801043a:	3301      	adds	r3, #1
 801043c:	4619      	mov	r1, r3
 801043e:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8010440:	f7fe fd1a 	bl	800ee78 <move_window>
 8010444:	4603      	mov	r3, r0
 8010446:	2b00      	cmp	r3, #0
 8010448:	d137      	bne.n	80104ba <find_volume+0x4ce>
		{
			fs->fsi_flag = 0;
 801044a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801044c:	2200      	movs	r2, #0
 801044e:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8010450:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010452:	3338      	adds	r3, #56	; 0x38
 8010454:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8010458:	4618      	mov	r0, r3
 801045a:	f7fe fa5d 	bl	800e918 <ld_word>
 801045e:	4603      	mov	r3, r0
 8010460:	461a      	mov	r2, r3
 8010462:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8010466:	429a      	cmp	r2, r3
 8010468:	d127      	bne.n	80104ba <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 801046a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801046c:	3338      	adds	r3, #56	; 0x38
 801046e:	4618      	mov	r0, r3
 8010470:	f7fe fa6a 	bl	800e948 <ld_dword>
 8010474:	4602      	mov	r2, r0
 8010476:	4b1d      	ldr	r3, [pc, #116]	; (80104ec <find_volume+0x500>)
 8010478:	429a      	cmp	r2, r3
 801047a:	d11e      	bne.n	80104ba <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 801047c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801047e:	3338      	adds	r3, #56	; 0x38
 8010480:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8010484:	4618      	mov	r0, r3
 8010486:	f7fe fa5f 	bl	800e948 <ld_dword>
 801048a:	4602      	mov	r2, r0
 801048c:	4b18      	ldr	r3, [pc, #96]	; (80104f0 <find_volume+0x504>)
 801048e:	429a      	cmp	r2, r3
 8010490:	d113      	bne.n	80104ba <find_volume+0x4ce>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8010492:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010494:	3338      	adds	r3, #56	; 0x38
 8010496:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 801049a:	4618      	mov	r0, r3
 801049c:	f7fe fa54 	bl	800e948 <ld_dword>
 80104a0:	4602      	mov	r2, r0
 80104a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80104a4:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 80104a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80104a8:	3338      	adds	r3, #56	; 0x38
 80104aa:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 80104ae:	4618      	mov	r0, r3
 80104b0:	f7fe fa4a 	bl	800e948 <ld_dword>
 80104b4:	4602      	mov	r2, r0
 80104b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80104b8:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 80104ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80104bc:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 80104c0:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 80104c2:	4b0c      	ldr	r3, [pc, #48]	; (80104f4 <find_volume+0x508>)
 80104c4:	881b      	ldrh	r3, [r3, #0]
 80104c6:	3301      	adds	r3, #1
 80104c8:	b29a      	uxth	r2, r3
 80104ca:	4b0a      	ldr	r3, [pc, #40]	; (80104f4 <find_volume+0x508>)
 80104cc:	801a      	strh	r2, [r3, #0]
 80104ce:	4b09      	ldr	r3, [pc, #36]	; (80104f4 <find_volume+0x508>)
 80104d0:	881a      	ldrh	r2, [r3, #0]
 80104d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80104d4:	80da      	strh	r2, [r3, #6]
#if _FS_EXFAT
	fs->dirbuf = DirBuf;	/* Static directory block scratchpad buuffer */
#endif
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
 80104d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80104d8:	2200      	movs	r2, #0
 80104da:	619a      	str	r2, [r3, #24]
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 80104dc:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80104de:	f7fe fc63 	bl	800eda8 <clear_lock>
#endif
	return FR_OK;
 80104e2:	2300      	movs	r3, #0
}
 80104e4:	4618      	mov	r0, r3
 80104e6:	3758      	adds	r7, #88	; 0x58
 80104e8:	46bd      	mov	sp, r7
 80104ea:	bd80      	pop	{r7, pc}
 80104ec:	41615252 	.word	0x41615252
 80104f0:	61417272 	.word	0x61417272
 80104f4:	20037438 	.word	0x20037438

080104f8 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 80104f8:	b580      	push	{r7, lr}
 80104fa:	b084      	sub	sp, #16
 80104fc:	af00      	add	r7, sp, #0
 80104fe:	6078      	str	r0, [r7, #4]
 8010500:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8010502:	2309      	movs	r3, #9
 8010504:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8010506:	687b      	ldr	r3, [r7, #4]
 8010508:	2b00      	cmp	r3, #0
 801050a:	d01c      	beq.n	8010546 <validate+0x4e>
 801050c:	687b      	ldr	r3, [r7, #4]
 801050e:	681b      	ldr	r3, [r3, #0]
 8010510:	2b00      	cmp	r3, #0
 8010512:	d018      	beq.n	8010546 <validate+0x4e>
 8010514:	687b      	ldr	r3, [r7, #4]
 8010516:	681b      	ldr	r3, [r3, #0]
 8010518:	781b      	ldrb	r3, [r3, #0]
 801051a:	2b00      	cmp	r3, #0
 801051c:	d013      	beq.n	8010546 <validate+0x4e>
 801051e:	687b      	ldr	r3, [r7, #4]
 8010520:	889a      	ldrh	r2, [r3, #4]
 8010522:	687b      	ldr	r3, [r7, #4]
 8010524:	681b      	ldr	r3, [r3, #0]
 8010526:	88db      	ldrh	r3, [r3, #6]
 8010528:	429a      	cmp	r2, r3
 801052a:	d10c      	bne.n	8010546 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 801052c:	687b      	ldr	r3, [r7, #4]
 801052e:	681b      	ldr	r3, [r3, #0]
 8010530:	785b      	ldrb	r3, [r3, #1]
 8010532:	4618      	mov	r0, r3
 8010534:	f7fe f952 	bl	800e7dc <disk_status>
 8010538:	4603      	mov	r3, r0
 801053a:	f003 0301 	and.w	r3, r3, #1
 801053e:	2b00      	cmp	r3, #0
 8010540:	d101      	bne.n	8010546 <validate+0x4e>
			res = FR_OK;
 8010542:	2300      	movs	r3, #0
 8010544:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8010546:	7bfb      	ldrb	r3, [r7, #15]
 8010548:	2b00      	cmp	r3, #0
 801054a:	d102      	bne.n	8010552 <validate+0x5a>
 801054c:	687b      	ldr	r3, [r7, #4]
 801054e:	681b      	ldr	r3, [r3, #0]
 8010550:	e000      	b.n	8010554 <validate+0x5c>
 8010552:	2300      	movs	r3, #0
 8010554:	683a      	ldr	r2, [r7, #0]
 8010556:	6013      	str	r3, [r2, #0]
	return res;
 8010558:	7bfb      	ldrb	r3, [r7, #15]
}
 801055a:	4618      	mov	r0, r3
 801055c:	3710      	adds	r7, #16
 801055e:	46bd      	mov	sp, r7
 8010560:	bd80      	pop	{r7, pc}
	...

08010564 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8010564:	b580      	push	{r7, lr}
 8010566:	b088      	sub	sp, #32
 8010568:	af00      	add	r7, sp, #0
 801056a:	60f8      	str	r0, [r7, #12]
 801056c:	60b9      	str	r1, [r7, #8]
 801056e:	4613      	mov	r3, r2
 8010570:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8010572:	68bb      	ldr	r3, [r7, #8]
 8010574:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8010576:	f107 0310 	add.w	r3, r7, #16
 801057a:	4618      	mov	r0, r3
 801057c:	f7ff fc9b 	bl	800feb6 <get_ldnumber>
 8010580:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8010582:	69fb      	ldr	r3, [r7, #28]
 8010584:	2b00      	cmp	r3, #0
 8010586:	da01      	bge.n	801058c <f_mount+0x28>
 8010588:	230b      	movs	r3, #11
 801058a:	e02b      	b.n	80105e4 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 801058c:	4a17      	ldr	r2, [pc, #92]	; (80105ec <f_mount+0x88>)
 801058e:	69fb      	ldr	r3, [r7, #28]
 8010590:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010594:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8010596:	69bb      	ldr	r3, [r7, #24]
 8010598:	2b00      	cmp	r3, #0
 801059a:	d005      	beq.n	80105a8 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 801059c:	69b8      	ldr	r0, [r7, #24]
 801059e:	f7fe fc03 	bl	800eda8 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 80105a2:	69bb      	ldr	r3, [r7, #24]
 80105a4:	2200      	movs	r2, #0
 80105a6:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 80105a8:	68fb      	ldr	r3, [r7, #12]
 80105aa:	2b00      	cmp	r3, #0
 80105ac:	d002      	beq.n	80105b4 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 80105ae:	68fb      	ldr	r3, [r7, #12]
 80105b0:	2200      	movs	r2, #0
 80105b2:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 80105b4:	68fa      	ldr	r2, [r7, #12]
 80105b6:	490d      	ldr	r1, [pc, #52]	; (80105ec <f_mount+0x88>)
 80105b8:	69fb      	ldr	r3, [r7, #28]
 80105ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 80105be:	68fb      	ldr	r3, [r7, #12]
 80105c0:	2b00      	cmp	r3, #0
 80105c2:	d002      	beq.n	80105ca <f_mount+0x66>
 80105c4:	79fb      	ldrb	r3, [r7, #7]
 80105c6:	2b01      	cmp	r3, #1
 80105c8:	d001      	beq.n	80105ce <f_mount+0x6a>
 80105ca:	2300      	movs	r3, #0
 80105cc:	e00a      	b.n	80105e4 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 80105ce:	f107 010c 	add.w	r1, r7, #12
 80105d2:	f107 0308 	add.w	r3, r7, #8
 80105d6:	2200      	movs	r2, #0
 80105d8:	4618      	mov	r0, r3
 80105da:	f7ff fd07 	bl	800ffec <find_volume>
 80105de:	4603      	mov	r3, r0
 80105e0:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 80105e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80105e4:	4618      	mov	r0, r3
 80105e6:	3720      	adds	r7, #32
 80105e8:	46bd      	mov	sp, r7
 80105ea:	bd80      	pop	{r7, pc}
 80105ec:	20037434 	.word	0x20037434

080105f0 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 80105f0:	b580      	push	{r7, lr}
 80105f2:	b098      	sub	sp, #96	; 0x60
 80105f4:	af00      	add	r7, sp, #0
 80105f6:	60f8      	str	r0, [r7, #12]
 80105f8:	60b9      	str	r1, [r7, #8]
 80105fa:	4613      	mov	r3, r2
 80105fc:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 80105fe:	68fb      	ldr	r3, [r7, #12]
 8010600:	2b00      	cmp	r3, #0
 8010602:	d101      	bne.n	8010608 <f_open+0x18>
 8010604:	2309      	movs	r3, #9
 8010606:	e1ba      	b.n	801097e <f_open+0x38e>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8010608:	79fb      	ldrb	r3, [r7, #7]
 801060a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801060e:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8010610:	79fa      	ldrb	r2, [r7, #7]
 8010612:	f107 0110 	add.w	r1, r7, #16
 8010616:	f107 0308 	add.w	r3, r7, #8
 801061a:	4618      	mov	r0, r3
 801061c:	f7ff fce6 	bl	800ffec <find_volume>
 8010620:	4603      	mov	r3, r0
 8010622:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 8010626:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801062a:	2b00      	cmp	r3, #0
 801062c:	f040 819e 	bne.w	801096c <f_open+0x37c>
		dj.obj.fs = fs;
 8010630:	693b      	ldr	r3, [r7, #16]
 8010632:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8010634:	68ba      	ldr	r2, [r7, #8]
 8010636:	f107 0314 	add.w	r3, r7, #20
 801063a:	4611      	mov	r1, r2
 801063c:	4618      	mov	r0, r3
 801063e:	f7ff fba5 	bl	800fd8c <follow_path>
 8010642:	4603      	mov	r3, r0
 8010644:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8010648:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801064c:	2b00      	cmp	r3, #0
 801064e:	d11a      	bne.n	8010686 <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8010650:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8010654:	b25b      	sxtb	r3, r3
 8010656:	2b00      	cmp	r3, #0
 8010658:	da03      	bge.n	8010662 <f_open+0x72>
				res = FR_INVALID_NAME;
 801065a:	2306      	movs	r3, #6
 801065c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8010660:	e011      	b.n	8010686 <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8010662:	79fb      	ldrb	r3, [r7, #7]
 8010664:	f023 0301 	bic.w	r3, r3, #1
 8010668:	2b00      	cmp	r3, #0
 801066a:	bf14      	ite	ne
 801066c:	2301      	movne	r3, #1
 801066e:	2300      	moveq	r3, #0
 8010670:	b2db      	uxtb	r3, r3
 8010672:	461a      	mov	r2, r3
 8010674:	f107 0314 	add.w	r3, r7, #20
 8010678:	4611      	mov	r1, r2
 801067a:	4618      	mov	r0, r3
 801067c:	f7fe fa4c 	bl	800eb18 <chk_lock>
 8010680:	4603      	mov	r3, r0
 8010682:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8010686:	79fb      	ldrb	r3, [r7, #7]
 8010688:	f003 031c 	and.w	r3, r3, #28
 801068c:	2b00      	cmp	r3, #0
 801068e:	d07e      	beq.n	801078e <f_open+0x19e>
			if (res != FR_OK) {					/* No file, create new */
 8010690:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8010694:	2b00      	cmp	r3, #0
 8010696:	d017      	beq.n	80106c8 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8010698:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801069c:	2b04      	cmp	r3, #4
 801069e:	d10e      	bne.n	80106be <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 80106a0:	f7fe fa96 	bl	800ebd0 <enq_lock>
 80106a4:	4603      	mov	r3, r0
 80106a6:	2b00      	cmp	r3, #0
 80106a8:	d006      	beq.n	80106b8 <f_open+0xc8>
 80106aa:	f107 0314 	add.w	r3, r7, #20
 80106ae:	4618      	mov	r0, r3
 80106b0:	f7ff fa52 	bl	800fb58 <dir_register>
 80106b4:	4603      	mov	r3, r0
 80106b6:	e000      	b.n	80106ba <f_open+0xca>
 80106b8:	2312      	movs	r3, #18
 80106ba:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 80106be:	79fb      	ldrb	r3, [r7, #7]
 80106c0:	f043 0308 	orr.w	r3, r3, #8
 80106c4:	71fb      	strb	r3, [r7, #7]
 80106c6:	e010      	b.n	80106ea <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 80106c8:	7ebb      	ldrb	r3, [r7, #26]
 80106ca:	f003 0311 	and.w	r3, r3, #17
 80106ce:	2b00      	cmp	r3, #0
 80106d0:	d003      	beq.n	80106da <f_open+0xea>
					res = FR_DENIED;
 80106d2:	2307      	movs	r3, #7
 80106d4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80106d8:	e007      	b.n	80106ea <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 80106da:	79fb      	ldrb	r3, [r7, #7]
 80106dc:	f003 0304 	and.w	r3, r3, #4
 80106e0:	2b00      	cmp	r3, #0
 80106e2:	d002      	beq.n	80106ea <f_open+0xfa>
 80106e4:	2308      	movs	r3, #8
 80106e6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 80106ea:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80106ee:	2b00      	cmp	r3, #0
 80106f0:	d167      	bne.n	80107c2 <f_open+0x1d2>
 80106f2:	79fb      	ldrb	r3, [r7, #7]
 80106f4:	f003 0308 	and.w	r3, r3, #8
 80106f8:	2b00      	cmp	r3, #0
 80106fa:	d062      	beq.n	80107c2 <f_open+0x1d2>
				dw = GET_FATTIME();
 80106fc:	4ba2      	ldr	r3, [pc, #648]	; (8010988 <f_open+0x398>)
 80106fe:	653b      	str	r3, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8010700:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010702:	330e      	adds	r3, #14
 8010704:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8010706:	4618      	mov	r0, r3
 8010708:	f7fe f95c 	bl	800e9c4 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 801070c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801070e:	3316      	adds	r3, #22
 8010710:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8010712:	4618      	mov	r0, r3
 8010714:	f7fe f956 	bl	800e9c4 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8010718:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801071a:	330b      	adds	r3, #11
 801071c:	2220      	movs	r2, #32
 801071e:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8010720:	693b      	ldr	r3, [r7, #16]
 8010722:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8010724:	4611      	mov	r1, r2
 8010726:	4618      	mov	r0, r3
 8010728:	f7ff f925 	bl	800f976 <ld_clust>
 801072c:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 801072e:	693b      	ldr	r3, [r7, #16]
 8010730:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8010732:	2200      	movs	r2, #0
 8010734:	4618      	mov	r0, r3
 8010736:	f7ff f93d 	bl	800f9b4 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 801073a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801073c:	331c      	adds	r3, #28
 801073e:	2100      	movs	r1, #0
 8010740:	4618      	mov	r0, r3
 8010742:	f7fe f93f 	bl	800e9c4 <st_dword>
					fs->wflag = 1;
 8010746:	693b      	ldr	r3, [r7, #16]
 8010748:	2201      	movs	r2, #1
 801074a:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 801074c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801074e:	2b00      	cmp	r3, #0
 8010750:	d037      	beq.n	80107c2 <f_open+0x1d2>
						dw = fs->winsect;
 8010752:	693b      	ldr	r3, [r7, #16]
 8010754:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010756:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 8010758:	f107 0314 	add.w	r3, r7, #20
 801075c:	2200      	movs	r2, #0
 801075e:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8010760:	4618      	mov	r0, r3
 8010762:	f7fe fe2d 	bl	800f3c0 <remove_chain>
 8010766:	4603      	mov	r3, r0
 8010768:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 801076c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8010770:	2b00      	cmp	r3, #0
 8010772:	d126      	bne.n	80107c2 <f_open+0x1d2>
							res = move_window(fs, dw);
 8010774:	693b      	ldr	r3, [r7, #16]
 8010776:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8010778:	4618      	mov	r0, r3
 801077a:	f7fe fb7d 	bl	800ee78 <move_window>
 801077e:	4603      	mov	r3, r0
 8010780:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8010784:	693b      	ldr	r3, [r7, #16]
 8010786:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8010788:	3a01      	subs	r2, #1
 801078a:	611a      	str	r2, [r3, #16]
 801078c:	e019      	b.n	80107c2 <f_open+0x1d2>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 801078e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8010792:	2b00      	cmp	r3, #0
 8010794:	d115      	bne.n	80107c2 <f_open+0x1d2>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8010796:	7ebb      	ldrb	r3, [r7, #26]
 8010798:	f003 0310 	and.w	r3, r3, #16
 801079c:	2b00      	cmp	r3, #0
 801079e:	d003      	beq.n	80107a8 <f_open+0x1b8>
					res = FR_NO_FILE;
 80107a0:	2304      	movs	r3, #4
 80107a2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80107a6:	e00c      	b.n	80107c2 <f_open+0x1d2>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 80107a8:	79fb      	ldrb	r3, [r7, #7]
 80107aa:	f003 0302 	and.w	r3, r3, #2
 80107ae:	2b00      	cmp	r3, #0
 80107b0:	d007      	beq.n	80107c2 <f_open+0x1d2>
 80107b2:	7ebb      	ldrb	r3, [r7, #26]
 80107b4:	f003 0301 	and.w	r3, r3, #1
 80107b8:	2b00      	cmp	r3, #0
 80107ba:	d002      	beq.n	80107c2 <f_open+0x1d2>
						res = FR_DENIED;
 80107bc:	2307      	movs	r3, #7
 80107be:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 80107c2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80107c6:	2b00      	cmp	r3, #0
 80107c8:	d128      	bne.n	801081c <f_open+0x22c>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 80107ca:	79fb      	ldrb	r3, [r7, #7]
 80107cc:	f003 0308 	and.w	r3, r3, #8
 80107d0:	2b00      	cmp	r3, #0
 80107d2:	d003      	beq.n	80107dc <f_open+0x1ec>
				mode |= FA_MODIFIED;
 80107d4:	79fb      	ldrb	r3, [r7, #7]
 80107d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80107da:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 80107dc:	693b      	ldr	r3, [r7, #16]
 80107de:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80107e0:	68fb      	ldr	r3, [r7, #12]
 80107e2:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 80107e4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80107e6:	68fb      	ldr	r3, [r7, #12]
 80107e8:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80107ea:	79fb      	ldrb	r3, [r7, #7]
 80107ec:	f023 0301 	bic.w	r3, r3, #1
 80107f0:	2b00      	cmp	r3, #0
 80107f2:	bf14      	ite	ne
 80107f4:	2301      	movne	r3, #1
 80107f6:	2300      	moveq	r3, #0
 80107f8:	b2db      	uxtb	r3, r3
 80107fa:	461a      	mov	r2, r3
 80107fc:	f107 0314 	add.w	r3, r7, #20
 8010800:	4611      	mov	r1, r2
 8010802:	4618      	mov	r0, r3
 8010804:	f7fe fa06 	bl	800ec14 <inc_lock>
 8010808:	4602      	mov	r2, r0
 801080a:	68fb      	ldr	r3, [r7, #12]
 801080c:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 801080e:	68fb      	ldr	r3, [r7, #12]
 8010810:	691b      	ldr	r3, [r3, #16]
 8010812:	2b00      	cmp	r3, #0
 8010814:	d102      	bne.n	801081c <f_open+0x22c>
 8010816:	2302      	movs	r3, #2
 8010818:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 801081c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8010820:	2b00      	cmp	r3, #0
 8010822:	f040 80a3 	bne.w	801096c <f_open+0x37c>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8010826:	693b      	ldr	r3, [r7, #16]
 8010828:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801082a:	4611      	mov	r1, r2
 801082c:	4618      	mov	r0, r3
 801082e:	f7ff f8a2 	bl	800f976 <ld_clust>
 8010832:	4602      	mov	r2, r0
 8010834:	68fb      	ldr	r3, [r7, #12]
 8010836:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8010838:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801083a:	331c      	adds	r3, #28
 801083c:	4618      	mov	r0, r3
 801083e:	f7fe f883 	bl	800e948 <ld_dword>
 8010842:	4602      	mov	r2, r0
 8010844:	68fb      	ldr	r3, [r7, #12]
 8010846:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8010848:	68fb      	ldr	r3, [r7, #12]
 801084a:	2200      	movs	r2, #0
 801084c:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 801084e:	693a      	ldr	r2, [r7, #16]
 8010850:	68fb      	ldr	r3, [r7, #12]
 8010852:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8010854:	693b      	ldr	r3, [r7, #16]
 8010856:	88da      	ldrh	r2, [r3, #6]
 8010858:	68fb      	ldr	r3, [r7, #12]
 801085a:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 801085c:	68fb      	ldr	r3, [r7, #12]
 801085e:	79fa      	ldrb	r2, [r7, #7]
 8010860:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8010862:	68fb      	ldr	r3, [r7, #12]
 8010864:	2200      	movs	r2, #0
 8010866:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8010868:	68fb      	ldr	r3, [r7, #12]
 801086a:	2200      	movs	r2, #0
 801086c:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 801086e:	68fb      	ldr	r3, [r7, #12]
 8010870:	2200      	movs	r2, #0
 8010872:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8010874:	68fb      	ldr	r3, [r7, #12]
 8010876:	3330      	adds	r3, #48	; 0x30
 8010878:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 801087c:	2100      	movs	r1, #0
 801087e:	4618      	mov	r0, r3
 8010880:	f7fe f8ed 	bl	800ea5e <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8010884:	79fb      	ldrb	r3, [r7, #7]
 8010886:	f003 0320 	and.w	r3, r3, #32
 801088a:	2b00      	cmp	r3, #0
 801088c:	d06e      	beq.n	801096c <f_open+0x37c>
 801088e:	68fb      	ldr	r3, [r7, #12]
 8010890:	68db      	ldr	r3, [r3, #12]
 8010892:	2b00      	cmp	r3, #0
 8010894:	d06a      	beq.n	801096c <f_open+0x37c>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8010896:	68fb      	ldr	r3, [r7, #12]
 8010898:	68da      	ldr	r2, [r3, #12]
 801089a:	68fb      	ldr	r3, [r7, #12]
 801089c:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 801089e:	693b      	ldr	r3, [r7, #16]
 80108a0:	895b      	ldrh	r3, [r3, #10]
 80108a2:	461a      	mov	r2, r3
 80108a4:	693b      	ldr	r3, [r7, #16]
 80108a6:	899b      	ldrh	r3, [r3, #12]
 80108a8:	fb03 f302 	mul.w	r3, r3, r2
 80108ac:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 80108ae:	68fb      	ldr	r3, [r7, #12]
 80108b0:	689b      	ldr	r3, [r3, #8]
 80108b2:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 80108b4:	68fb      	ldr	r3, [r7, #12]
 80108b6:	68db      	ldr	r3, [r3, #12]
 80108b8:	657b      	str	r3, [r7, #84]	; 0x54
 80108ba:	e016      	b.n	80108ea <f_open+0x2fa>
					clst = get_fat(&fp->obj, clst);
 80108bc:	68fb      	ldr	r3, [r7, #12]
 80108be:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80108c0:	4618      	mov	r0, r3
 80108c2:	f7fe fb96 	bl	800eff2 <get_fat>
 80108c6:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 80108c8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80108ca:	2b01      	cmp	r3, #1
 80108cc:	d802      	bhi.n	80108d4 <f_open+0x2e4>
 80108ce:	2302      	movs	r3, #2
 80108d0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 80108d4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80108d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80108da:	d102      	bne.n	80108e2 <f_open+0x2f2>
 80108dc:	2301      	movs	r3, #1
 80108de:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 80108e2:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80108e4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80108e6:	1ad3      	subs	r3, r2, r3
 80108e8:	657b      	str	r3, [r7, #84]	; 0x54
 80108ea:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80108ee:	2b00      	cmp	r3, #0
 80108f0:	d103      	bne.n	80108fa <f_open+0x30a>
 80108f2:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80108f4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80108f6:	429a      	cmp	r2, r3
 80108f8:	d8e0      	bhi.n	80108bc <f_open+0x2cc>
				}
				fp->clust = clst;
 80108fa:	68fb      	ldr	r3, [r7, #12]
 80108fc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80108fe:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8010900:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8010904:	2b00      	cmp	r3, #0
 8010906:	d131      	bne.n	801096c <f_open+0x37c>
 8010908:	693b      	ldr	r3, [r7, #16]
 801090a:	899b      	ldrh	r3, [r3, #12]
 801090c:	461a      	mov	r2, r3
 801090e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010910:	fbb3 f1f2 	udiv	r1, r3, r2
 8010914:	fb02 f201 	mul.w	r2, r2, r1
 8010918:	1a9b      	subs	r3, r3, r2
 801091a:	2b00      	cmp	r3, #0
 801091c:	d026      	beq.n	801096c <f_open+0x37c>
					if ((sc = clust2sect(fs, clst)) == 0) {
 801091e:	693b      	ldr	r3, [r7, #16]
 8010920:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8010922:	4618      	mov	r0, r3
 8010924:	f7fe fb46 	bl	800efb4 <clust2sect>
 8010928:	6478      	str	r0, [r7, #68]	; 0x44
 801092a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801092c:	2b00      	cmp	r3, #0
 801092e:	d103      	bne.n	8010938 <f_open+0x348>
						res = FR_INT_ERR;
 8010930:	2302      	movs	r3, #2
 8010932:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8010936:	e019      	b.n	801096c <f_open+0x37c>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8010938:	693b      	ldr	r3, [r7, #16]
 801093a:	899b      	ldrh	r3, [r3, #12]
 801093c:	461a      	mov	r2, r3
 801093e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010940:	fbb3 f2f2 	udiv	r2, r3, r2
 8010944:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010946:	441a      	add	r2, r3
 8010948:	68fb      	ldr	r3, [r7, #12]
 801094a:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 801094c:	693b      	ldr	r3, [r7, #16]
 801094e:	7858      	ldrb	r0, [r3, #1]
 8010950:	68fb      	ldr	r3, [r7, #12]
 8010952:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8010956:	68fb      	ldr	r3, [r7, #12]
 8010958:	6a1a      	ldr	r2, [r3, #32]
 801095a:	2301      	movs	r3, #1
 801095c:	f7fd ff7e 	bl	800e85c <disk_read>
 8010960:	4603      	mov	r3, r0
 8010962:	2b00      	cmp	r3, #0
 8010964:	d002      	beq.n	801096c <f_open+0x37c>
 8010966:	2301      	movs	r3, #1
 8010968:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 801096c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8010970:	2b00      	cmp	r3, #0
 8010972:	d002      	beq.n	801097a <f_open+0x38a>
 8010974:	68fb      	ldr	r3, [r7, #12]
 8010976:	2200      	movs	r2, #0
 8010978:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 801097a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 801097e:	4618      	mov	r0, r3
 8010980:	3760      	adds	r7, #96	; 0x60
 8010982:	46bd      	mov	sp, r7
 8010984:	bd80      	pop	{r7, pc}
 8010986:	bf00      	nop
 8010988:	274a0000 	.word	0x274a0000

0801098c <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 801098c:	b580      	push	{r7, lr}
 801098e:	b08e      	sub	sp, #56	; 0x38
 8010990:	af00      	add	r7, sp, #0
 8010992:	60f8      	str	r0, [r7, #12]
 8010994:	60b9      	str	r1, [r7, #8]
 8010996:	607a      	str	r2, [r7, #4]
 8010998:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 801099a:	68bb      	ldr	r3, [r7, #8]
 801099c:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 801099e:	683b      	ldr	r3, [r7, #0]
 80109a0:	2200      	movs	r2, #0
 80109a2:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 80109a4:	68fb      	ldr	r3, [r7, #12]
 80109a6:	f107 0214 	add.w	r2, r7, #20
 80109aa:	4611      	mov	r1, r2
 80109ac:	4618      	mov	r0, r3
 80109ae:	f7ff fda3 	bl	80104f8 <validate>
 80109b2:	4603      	mov	r3, r0
 80109b4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 80109b8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80109bc:	2b00      	cmp	r3, #0
 80109be:	d107      	bne.n	80109d0 <f_read+0x44>
 80109c0:	68fb      	ldr	r3, [r7, #12]
 80109c2:	7d5b      	ldrb	r3, [r3, #21]
 80109c4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80109c8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80109cc:	2b00      	cmp	r3, #0
 80109ce:	d002      	beq.n	80109d6 <f_read+0x4a>
 80109d0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80109d4:	e135      	b.n	8010c42 <f_read+0x2b6>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 80109d6:	68fb      	ldr	r3, [r7, #12]
 80109d8:	7d1b      	ldrb	r3, [r3, #20]
 80109da:	f003 0301 	and.w	r3, r3, #1
 80109de:	2b00      	cmp	r3, #0
 80109e0:	d101      	bne.n	80109e6 <f_read+0x5a>
 80109e2:	2307      	movs	r3, #7
 80109e4:	e12d      	b.n	8010c42 <f_read+0x2b6>
	remain = fp->obj.objsize - fp->fptr;
 80109e6:	68fb      	ldr	r3, [r7, #12]
 80109e8:	68da      	ldr	r2, [r3, #12]
 80109ea:	68fb      	ldr	r3, [r7, #12]
 80109ec:	699b      	ldr	r3, [r3, #24]
 80109ee:	1ad3      	subs	r3, r2, r3
 80109f0:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 80109f2:	687a      	ldr	r2, [r7, #4]
 80109f4:	6a3b      	ldr	r3, [r7, #32]
 80109f6:	429a      	cmp	r2, r3
 80109f8:	f240 811e 	bls.w	8010c38 <f_read+0x2ac>
 80109fc:	6a3b      	ldr	r3, [r7, #32]
 80109fe:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 8010a00:	e11a      	b.n	8010c38 <f_read+0x2ac>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 8010a02:	68fb      	ldr	r3, [r7, #12]
 8010a04:	699b      	ldr	r3, [r3, #24]
 8010a06:	697a      	ldr	r2, [r7, #20]
 8010a08:	8992      	ldrh	r2, [r2, #12]
 8010a0a:	fbb3 f1f2 	udiv	r1, r3, r2
 8010a0e:	fb02 f201 	mul.w	r2, r2, r1
 8010a12:	1a9b      	subs	r3, r3, r2
 8010a14:	2b00      	cmp	r3, #0
 8010a16:	f040 80d5 	bne.w	8010bc4 <f_read+0x238>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 8010a1a:	68fb      	ldr	r3, [r7, #12]
 8010a1c:	699b      	ldr	r3, [r3, #24]
 8010a1e:	697a      	ldr	r2, [r7, #20]
 8010a20:	8992      	ldrh	r2, [r2, #12]
 8010a22:	fbb3 f3f2 	udiv	r3, r3, r2
 8010a26:	697a      	ldr	r2, [r7, #20]
 8010a28:	8952      	ldrh	r2, [r2, #10]
 8010a2a:	3a01      	subs	r2, #1
 8010a2c:	4013      	ands	r3, r2
 8010a2e:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 8010a30:	69fb      	ldr	r3, [r7, #28]
 8010a32:	2b00      	cmp	r3, #0
 8010a34:	d12f      	bne.n	8010a96 <f_read+0x10a>
				if (fp->fptr == 0) {			/* On the top of the file? */
 8010a36:	68fb      	ldr	r3, [r7, #12]
 8010a38:	699b      	ldr	r3, [r3, #24]
 8010a3a:	2b00      	cmp	r3, #0
 8010a3c:	d103      	bne.n	8010a46 <f_read+0xba>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 8010a3e:	68fb      	ldr	r3, [r7, #12]
 8010a40:	689b      	ldr	r3, [r3, #8]
 8010a42:	633b      	str	r3, [r7, #48]	; 0x30
 8010a44:	e013      	b.n	8010a6e <f_read+0xe2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8010a46:	68fb      	ldr	r3, [r7, #12]
 8010a48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010a4a:	2b00      	cmp	r3, #0
 8010a4c:	d007      	beq.n	8010a5e <f_read+0xd2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8010a4e:	68fb      	ldr	r3, [r7, #12]
 8010a50:	699b      	ldr	r3, [r3, #24]
 8010a52:	4619      	mov	r1, r3
 8010a54:	68f8      	ldr	r0, [r7, #12]
 8010a56:	f7fe fdb0 	bl	800f5ba <clmt_clust>
 8010a5a:	6338      	str	r0, [r7, #48]	; 0x30
 8010a5c:	e007      	b.n	8010a6e <f_read+0xe2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 8010a5e:	68fa      	ldr	r2, [r7, #12]
 8010a60:	68fb      	ldr	r3, [r7, #12]
 8010a62:	69db      	ldr	r3, [r3, #28]
 8010a64:	4619      	mov	r1, r3
 8010a66:	4610      	mov	r0, r2
 8010a68:	f7fe fac3 	bl	800eff2 <get_fat>
 8010a6c:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 8010a6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010a70:	2b01      	cmp	r3, #1
 8010a72:	d804      	bhi.n	8010a7e <f_read+0xf2>
 8010a74:	68fb      	ldr	r3, [r7, #12]
 8010a76:	2202      	movs	r2, #2
 8010a78:	755a      	strb	r2, [r3, #21]
 8010a7a:	2302      	movs	r3, #2
 8010a7c:	e0e1      	b.n	8010c42 <f_read+0x2b6>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8010a7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010a80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010a84:	d104      	bne.n	8010a90 <f_read+0x104>
 8010a86:	68fb      	ldr	r3, [r7, #12]
 8010a88:	2201      	movs	r2, #1
 8010a8a:	755a      	strb	r2, [r3, #21]
 8010a8c:	2301      	movs	r3, #1
 8010a8e:	e0d8      	b.n	8010c42 <f_read+0x2b6>
				fp->clust = clst;				/* Update current cluster */
 8010a90:	68fb      	ldr	r3, [r7, #12]
 8010a92:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010a94:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8010a96:	697a      	ldr	r2, [r7, #20]
 8010a98:	68fb      	ldr	r3, [r7, #12]
 8010a9a:	69db      	ldr	r3, [r3, #28]
 8010a9c:	4619      	mov	r1, r3
 8010a9e:	4610      	mov	r0, r2
 8010aa0:	f7fe fa88 	bl	800efb4 <clust2sect>
 8010aa4:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8010aa6:	69bb      	ldr	r3, [r7, #24]
 8010aa8:	2b00      	cmp	r3, #0
 8010aaa:	d104      	bne.n	8010ab6 <f_read+0x12a>
 8010aac:	68fb      	ldr	r3, [r7, #12]
 8010aae:	2202      	movs	r2, #2
 8010ab0:	755a      	strb	r2, [r3, #21]
 8010ab2:	2302      	movs	r3, #2
 8010ab4:	e0c5      	b.n	8010c42 <f_read+0x2b6>
			sect += csect;
 8010ab6:	69ba      	ldr	r2, [r7, #24]
 8010ab8:	69fb      	ldr	r3, [r7, #28]
 8010aba:	4413      	add	r3, r2
 8010abc:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 8010abe:	697b      	ldr	r3, [r7, #20]
 8010ac0:	899b      	ldrh	r3, [r3, #12]
 8010ac2:	461a      	mov	r2, r3
 8010ac4:	687b      	ldr	r3, [r7, #4]
 8010ac6:	fbb3 f3f2 	udiv	r3, r3, r2
 8010aca:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 8010acc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010ace:	2b00      	cmp	r3, #0
 8010ad0:	d041      	beq.n	8010b56 <f_read+0x1ca>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8010ad2:	69fa      	ldr	r2, [r7, #28]
 8010ad4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010ad6:	4413      	add	r3, r2
 8010ad8:	697a      	ldr	r2, [r7, #20]
 8010ada:	8952      	ldrh	r2, [r2, #10]
 8010adc:	4293      	cmp	r3, r2
 8010ade:	d905      	bls.n	8010aec <f_read+0x160>
					cc = fs->csize - csect;
 8010ae0:	697b      	ldr	r3, [r7, #20]
 8010ae2:	895b      	ldrh	r3, [r3, #10]
 8010ae4:	461a      	mov	r2, r3
 8010ae6:	69fb      	ldr	r3, [r7, #28]
 8010ae8:	1ad3      	subs	r3, r2, r3
 8010aea:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8010aec:	697b      	ldr	r3, [r7, #20]
 8010aee:	7858      	ldrb	r0, [r3, #1]
 8010af0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010af2:	69ba      	ldr	r2, [r7, #24]
 8010af4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8010af6:	f7fd feb1 	bl	800e85c <disk_read>
 8010afa:	4603      	mov	r3, r0
 8010afc:	2b00      	cmp	r3, #0
 8010afe:	d004      	beq.n	8010b0a <f_read+0x17e>
 8010b00:	68fb      	ldr	r3, [r7, #12]
 8010b02:	2201      	movs	r2, #1
 8010b04:	755a      	strb	r2, [r3, #21]
 8010b06:	2301      	movs	r3, #1
 8010b08:	e09b      	b.n	8010c42 <f_read+0x2b6>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 8010b0a:	68fb      	ldr	r3, [r7, #12]
 8010b0c:	7d1b      	ldrb	r3, [r3, #20]
 8010b0e:	b25b      	sxtb	r3, r3
 8010b10:	2b00      	cmp	r3, #0
 8010b12:	da18      	bge.n	8010b46 <f_read+0x1ba>
 8010b14:	68fb      	ldr	r3, [r7, #12]
 8010b16:	6a1a      	ldr	r2, [r3, #32]
 8010b18:	69bb      	ldr	r3, [r7, #24]
 8010b1a:	1ad3      	subs	r3, r2, r3
 8010b1c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010b1e:	429a      	cmp	r2, r3
 8010b20:	d911      	bls.n	8010b46 <f_read+0x1ba>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 8010b22:	68fb      	ldr	r3, [r7, #12]
 8010b24:	6a1a      	ldr	r2, [r3, #32]
 8010b26:	69bb      	ldr	r3, [r7, #24]
 8010b28:	1ad3      	subs	r3, r2, r3
 8010b2a:	697a      	ldr	r2, [r7, #20]
 8010b2c:	8992      	ldrh	r2, [r2, #12]
 8010b2e:	fb02 f303 	mul.w	r3, r2, r3
 8010b32:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010b34:	18d0      	adds	r0, r2, r3
 8010b36:	68fb      	ldr	r3, [r7, #12]
 8010b38:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8010b3c:	697b      	ldr	r3, [r7, #20]
 8010b3e:	899b      	ldrh	r3, [r3, #12]
 8010b40:	461a      	mov	r2, r3
 8010b42:	f7fd ff6b 	bl	800ea1c <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 8010b46:	697b      	ldr	r3, [r7, #20]
 8010b48:	899b      	ldrh	r3, [r3, #12]
 8010b4a:	461a      	mov	r2, r3
 8010b4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010b4e:	fb02 f303 	mul.w	r3, r2, r3
 8010b52:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 8010b54:	e05c      	b.n	8010c10 <f_read+0x284>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 8010b56:	68fb      	ldr	r3, [r7, #12]
 8010b58:	6a1b      	ldr	r3, [r3, #32]
 8010b5a:	69ba      	ldr	r2, [r7, #24]
 8010b5c:	429a      	cmp	r2, r3
 8010b5e:	d02e      	beq.n	8010bbe <f_read+0x232>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8010b60:	68fb      	ldr	r3, [r7, #12]
 8010b62:	7d1b      	ldrb	r3, [r3, #20]
 8010b64:	b25b      	sxtb	r3, r3
 8010b66:	2b00      	cmp	r3, #0
 8010b68:	da18      	bge.n	8010b9c <f_read+0x210>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8010b6a:	697b      	ldr	r3, [r7, #20]
 8010b6c:	7858      	ldrb	r0, [r3, #1]
 8010b6e:	68fb      	ldr	r3, [r7, #12]
 8010b70:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8010b74:	68fb      	ldr	r3, [r7, #12]
 8010b76:	6a1a      	ldr	r2, [r3, #32]
 8010b78:	2301      	movs	r3, #1
 8010b7a:	f7fd fe8f 	bl	800e89c <disk_write>
 8010b7e:	4603      	mov	r3, r0
 8010b80:	2b00      	cmp	r3, #0
 8010b82:	d004      	beq.n	8010b8e <f_read+0x202>
 8010b84:	68fb      	ldr	r3, [r7, #12]
 8010b86:	2201      	movs	r2, #1
 8010b88:	755a      	strb	r2, [r3, #21]
 8010b8a:	2301      	movs	r3, #1
 8010b8c:	e059      	b.n	8010c42 <f_read+0x2b6>
					fp->flag &= (BYTE)~FA_DIRTY;
 8010b8e:	68fb      	ldr	r3, [r7, #12]
 8010b90:	7d1b      	ldrb	r3, [r3, #20]
 8010b92:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010b96:	b2da      	uxtb	r2, r3
 8010b98:	68fb      	ldr	r3, [r7, #12]
 8010b9a:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8010b9c:	697b      	ldr	r3, [r7, #20]
 8010b9e:	7858      	ldrb	r0, [r3, #1]
 8010ba0:	68fb      	ldr	r3, [r7, #12]
 8010ba2:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8010ba6:	2301      	movs	r3, #1
 8010ba8:	69ba      	ldr	r2, [r7, #24]
 8010baa:	f7fd fe57 	bl	800e85c <disk_read>
 8010bae:	4603      	mov	r3, r0
 8010bb0:	2b00      	cmp	r3, #0
 8010bb2:	d004      	beq.n	8010bbe <f_read+0x232>
 8010bb4:	68fb      	ldr	r3, [r7, #12]
 8010bb6:	2201      	movs	r2, #1
 8010bb8:	755a      	strb	r2, [r3, #21]
 8010bba:	2301      	movs	r3, #1
 8010bbc:	e041      	b.n	8010c42 <f_read+0x2b6>
			}
#endif
			fp->sect = sect;
 8010bbe:	68fb      	ldr	r3, [r7, #12]
 8010bc0:	69ba      	ldr	r2, [r7, #24]
 8010bc2:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8010bc4:	697b      	ldr	r3, [r7, #20]
 8010bc6:	899b      	ldrh	r3, [r3, #12]
 8010bc8:	4618      	mov	r0, r3
 8010bca:	68fb      	ldr	r3, [r7, #12]
 8010bcc:	699b      	ldr	r3, [r3, #24]
 8010bce:	697a      	ldr	r2, [r7, #20]
 8010bd0:	8992      	ldrh	r2, [r2, #12]
 8010bd2:	fbb3 f1f2 	udiv	r1, r3, r2
 8010bd6:	fb02 f201 	mul.w	r2, r2, r1
 8010bda:	1a9b      	subs	r3, r3, r2
 8010bdc:	1ac3      	subs	r3, r0, r3
 8010bde:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 8010be0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8010be2:	687b      	ldr	r3, [r7, #4]
 8010be4:	429a      	cmp	r2, r3
 8010be6:	d901      	bls.n	8010bec <f_read+0x260>
 8010be8:	687b      	ldr	r3, [r7, #4]
 8010bea:	62fb      	str	r3, [r7, #44]	; 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 8010bec:	68fb      	ldr	r3, [r7, #12]
 8010bee:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8010bf2:	68fb      	ldr	r3, [r7, #12]
 8010bf4:	699b      	ldr	r3, [r3, #24]
 8010bf6:	697a      	ldr	r2, [r7, #20]
 8010bf8:	8992      	ldrh	r2, [r2, #12]
 8010bfa:	fbb3 f0f2 	udiv	r0, r3, r2
 8010bfe:	fb02 f200 	mul.w	r2, r2, r0
 8010c02:	1a9b      	subs	r3, r3, r2
 8010c04:	440b      	add	r3, r1
 8010c06:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8010c08:	4619      	mov	r1, r3
 8010c0a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8010c0c:	f7fd ff06 	bl	800ea1c <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 8010c10:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010c12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010c14:	4413      	add	r3, r2
 8010c16:	627b      	str	r3, [r7, #36]	; 0x24
 8010c18:	68fb      	ldr	r3, [r7, #12]
 8010c1a:	699a      	ldr	r2, [r3, #24]
 8010c1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010c1e:	441a      	add	r2, r3
 8010c20:	68fb      	ldr	r3, [r7, #12]
 8010c22:	619a      	str	r2, [r3, #24]
 8010c24:	683b      	ldr	r3, [r7, #0]
 8010c26:	681a      	ldr	r2, [r3, #0]
 8010c28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010c2a:	441a      	add	r2, r3
 8010c2c:	683b      	ldr	r3, [r7, #0]
 8010c2e:	601a      	str	r2, [r3, #0]
 8010c30:	687a      	ldr	r2, [r7, #4]
 8010c32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010c34:	1ad3      	subs	r3, r2, r3
 8010c36:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 8010c38:	687b      	ldr	r3, [r7, #4]
 8010c3a:	2b00      	cmp	r3, #0
 8010c3c:	f47f aee1 	bne.w	8010a02 <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 8010c40:	2300      	movs	r3, #0
}
 8010c42:	4618      	mov	r0, r3
 8010c44:	3738      	adds	r7, #56	; 0x38
 8010c46:	46bd      	mov	sp, r7
 8010c48:	bd80      	pop	{r7, pc}

08010c4a <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8010c4a:	b580      	push	{r7, lr}
 8010c4c:	b08c      	sub	sp, #48	; 0x30
 8010c4e:	af00      	add	r7, sp, #0
 8010c50:	60f8      	str	r0, [r7, #12]
 8010c52:	60b9      	str	r1, [r7, #8]
 8010c54:	607a      	str	r2, [r7, #4]
 8010c56:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8010c58:	68bb      	ldr	r3, [r7, #8]
 8010c5a:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8010c5c:	683b      	ldr	r3, [r7, #0]
 8010c5e:	2200      	movs	r2, #0
 8010c60:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8010c62:	68fb      	ldr	r3, [r7, #12]
 8010c64:	f107 0210 	add.w	r2, r7, #16
 8010c68:	4611      	mov	r1, r2
 8010c6a:	4618      	mov	r0, r3
 8010c6c:	f7ff fc44 	bl	80104f8 <validate>
 8010c70:	4603      	mov	r3, r0
 8010c72:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8010c76:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8010c7a:	2b00      	cmp	r3, #0
 8010c7c:	d107      	bne.n	8010c8e <f_write+0x44>
 8010c7e:	68fb      	ldr	r3, [r7, #12]
 8010c80:	7d5b      	ldrb	r3, [r3, #21]
 8010c82:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8010c86:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8010c8a:	2b00      	cmp	r3, #0
 8010c8c:	d002      	beq.n	8010c94 <f_write+0x4a>
 8010c8e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8010c92:	e16a      	b.n	8010f6a <f_write+0x320>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8010c94:	68fb      	ldr	r3, [r7, #12]
 8010c96:	7d1b      	ldrb	r3, [r3, #20]
 8010c98:	f003 0302 	and.w	r3, r3, #2
 8010c9c:	2b00      	cmp	r3, #0
 8010c9e:	d101      	bne.n	8010ca4 <f_write+0x5a>
 8010ca0:	2307      	movs	r3, #7
 8010ca2:	e162      	b.n	8010f6a <f_write+0x320>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8010ca4:	68fb      	ldr	r3, [r7, #12]
 8010ca6:	699a      	ldr	r2, [r3, #24]
 8010ca8:	687b      	ldr	r3, [r7, #4]
 8010caa:	441a      	add	r2, r3
 8010cac:	68fb      	ldr	r3, [r7, #12]
 8010cae:	699b      	ldr	r3, [r3, #24]
 8010cb0:	429a      	cmp	r2, r3
 8010cb2:	f080 814c 	bcs.w	8010f4e <f_write+0x304>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8010cb6:	68fb      	ldr	r3, [r7, #12]
 8010cb8:	699b      	ldr	r3, [r3, #24]
 8010cba:	43db      	mvns	r3, r3
 8010cbc:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8010cbe:	e146      	b.n	8010f4e <f_write+0x304>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8010cc0:	68fb      	ldr	r3, [r7, #12]
 8010cc2:	699b      	ldr	r3, [r3, #24]
 8010cc4:	693a      	ldr	r2, [r7, #16]
 8010cc6:	8992      	ldrh	r2, [r2, #12]
 8010cc8:	fbb3 f1f2 	udiv	r1, r3, r2
 8010ccc:	fb02 f201 	mul.w	r2, r2, r1
 8010cd0:	1a9b      	subs	r3, r3, r2
 8010cd2:	2b00      	cmp	r3, #0
 8010cd4:	f040 80f1 	bne.w	8010eba <f_write+0x270>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8010cd8:	68fb      	ldr	r3, [r7, #12]
 8010cda:	699b      	ldr	r3, [r3, #24]
 8010cdc:	693a      	ldr	r2, [r7, #16]
 8010cde:	8992      	ldrh	r2, [r2, #12]
 8010ce0:	fbb3 f3f2 	udiv	r3, r3, r2
 8010ce4:	693a      	ldr	r2, [r7, #16]
 8010ce6:	8952      	ldrh	r2, [r2, #10]
 8010ce8:	3a01      	subs	r2, #1
 8010cea:	4013      	ands	r3, r2
 8010cec:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8010cee:	69bb      	ldr	r3, [r7, #24]
 8010cf0:	2b00      	cmp	r3, #0
 8010cf2:	d143      	bne.n	8010d7c <f_write+0x132>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8010cf4:	68fb      	ldr	r3, [r7, #12]
 8010cf6:	699b      	ldr	r3, [r3, #24]
 8010cf8:	2b00      	cmp	r3, #0
 8010cfa:	d10c      	bne.n	8010d16 <f_write+0xcc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8010cfc:	68fb      	ldr	r3, [r7, #12]
 8010cfe:	689b      	ldr	r3, [r3, #8]
 8010d00:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8010d02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010d04:	2b00      	cmp	r3, #0
 8010d06:	d11a      	bne.n	8010d3e <f_write+0xf4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8010d08:	68fb      	ldr	r3, [r7, #12]
 8010d0a:	2100      	movs	r1, #0
 8010d0c:	4618      	mov	r0, r3
 8010d0e:	f7fe fbbc 	bl	800f48a <create_chain>
 8010d12:	62b8      	str	r0, [r7, #40]	; 0x28
 8010d14:	e013      	b.n	8010d3e <f_write+0xf4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8010d16:	68fb      	ldr	r3, [r7, #12]
 8010d18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010d1a:	2b00      	cmp	r3, #0
 8010d1c:	d007      	beq.n	8010d2e <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8010d1e:	68fb      	ldr	r3, [r7, #12]
 8010d20:	699b      	ldr	r3, [r3, #24]
 8010d22:	4619      	mov	r1, r3
 8010d24:	68f8      	ldr	r0, [r7, #12]
 8010d26:	f7fe fc48 	bl	800f5ba <clmt_clust>
 8010d2a:	62b8      	str	r0, [r7, #40]	; 0x28
 8010d2c:	e007      	b.n	8010d3e <f_write+0xf4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8010d2e:	68fa      	ldr	r2, [r7, #12]
 8010d30:	68fb      	ldr	r3, [r7, #12]
 8010d32:	69db      	ldr	r3, [r3, #28]
 8010d34:	4619      	mov	r1, r3
 8010d36:	4610      	mov	r0, r2
 8010d38:	f7fe fba7 	bl	800f48a <create_chain>
 8010d3c:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8010d3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010d40:	2b00      	cmp	r3, #0
 8010d42:	f000 8109 	beq.w	8010f58 <f_write+0x30e>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8010d46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010d48:	2b01      	cmp	r3, #1
 8010d4a:	d104      	bne.n	8010d56 <f_write+0x10c>
 8010d4c:	68fb      	ldr	r3, [r7, #12]
 8010d4e:	2202      	movs	r2, #2
 8010d50:	755a      	strb	r2, [r3, #21]
 8010d52:	2302      	movs	r3, #2
 8010d54:	e109      	b.n	8010f6a <f_write+0x320>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8010d56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010d58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010d5c:	d104      	bne.n	8010d68 <f_write+0x11e>
 8010d5e:	68fb      	ldr	r3, [r7, #12]
 8010d60:	2201      	movs	r2, #1
 8010d62:	755a      	strb	r2, [r3, #21]
 8010d64:	2301      	movs	r3, #1
 8010d66:	e100      	b.n	8010f6a <f_write+0x320>
				fp->clust = clst;			/* Update current cluster */
 8010d68:	68fb      	ldr	r3, [r7, #12]
 8010d6a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010d6c:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8010d6e:	68fb      	ldr	r3, [r7, #12]
 8010d70:	689b      	ldr	r3, [r3, #8]
 8010d72:	2b00      	cmp	r3, #0
 8010d74:	d102      	bne.n	8010d7c <f_write+0x132>
 8010d76:	68fb      	ldr	r3, [r7, #12]
 8010d78:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010d7a:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8010d7c:	68fb      	ldr	r3, [r7, #12]
 8010d7e:	7d1b      	ldrb	r3, [r3, #20]
 8010d80:	b25b      	sxtb	r3, r3
 8010d82:	2b00      	cmp	r3, #0
 8010d84:	da18      	bge.n	8010db8 <f_write+0x16e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8010d86:	693b      	ldr	r3, [r7, #16]
 8010d88:	7858      	ldrb	r0, [r3, #1]
 8010d8a:	68fb      	ldr	r3, [r7, #12]
 8010d8c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8010d90:	68fb      	ldr	r3, [r7, #12]
 8010d92:	6a1a      	ldr	r2, [r3, #32]
 8010d94:	2301      	movs	r3, #1
 8010d96:	f7fd fd81 	bl	800e89c <disk_write>
 8010d9a:	4603      	mov	r3, r0
 8010d9c:	2b00      	cmp	r3, #0
 8010d9e:	d004      	beq.n	8010daa <f_write+0x160>
 8010da0:	68fb      	ldr	r3, [r7, #12]
 8010da2:	2201      	movs	r2, #1
 8010da4:	755a      	strb	r2, [r3, #21]
 8010da6:	2301      	movs	r3, #1
 8010da8:	e0df      	b.n	8010f6a <f_write+0x320>
				fp->flag &= (BYTE)~FA_DIRTY;
 8010daa:	68fb      	ldr	r3, [r7, #12]
 8010dac:	7d1b      	ldrb	r3, [r3, #20]
 8010dae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010db2:	b2da      	uxtb	r2, r3
 8010db4:	68fb      	ldr	r3, [r7, #12]
 8010db6:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8010db8:	693a      	ldr	r2, [r7, #16]
 8010dba:	68fb      	ldr	r3, [r7, #12]
 8010dbc:	69db      	ldr	r3, [r3, #28]
 8010dbe:	4619      	mov	r1, r3
 8010dc0:	4610      	mov	r0, r2
 8010dc2:	f7fe f8f7 	bl	800efb4 <clust2sect>
 8010dc6:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8010dc8:	697b      	ldr	r3, [r7, #20]
 8010dca:	2b00      	cmp	r3, #0
 8010dcc:	d104      	bne.n	8010dd8 <f_write+0x18e>
 8010dce:	68fb      	ldr	r3, [r7, #12]
 8010dd0:	2202      	movs	r2, #2
 8010dd2:	755a      	strb	r2, [r3, #21]
 8010dd4:	2302      	movs	r3, #2
 8010dd6:	e0c8      	b.n	8010f6a <f_write+0x320>
			sect += csect;
 8010dd8:	697a      	ldr	r2, [r7, #20]
 8010dda:	69bb      	ldr	r3, [r7, #24]
 8010ddc:	4413      	add	r3, r2
 8010dde:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8010de0:	693b      	ldr	r3, [r7, #16]
 8010de2:	899b      	ldrh	r3, [r3, #12]
 8010de4:	461a      	mov	r2, r3
 8010de6:	687b      	ldr	r3, [r7, #4]
 8010de8:	fbb3 f3f2 	udiv	r3, r3, r2
 8010dec:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8010dee:	6a3b      	ldr	r3, [r7, #32]
 8010df0:	2b00      	cmp	r3, #0
 8010df2:	d043      	beq.n	8010e7c <f_write+0x232>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8010df4:	69ba      	ldr	r2, [r7, #24]
 8010df6:	6a3b      	ldr	r3, [r7, #32]
 8010df8:	4413      	add	r3, r2
 8010dfa:	693a      	ldr	r2, [r7, #16]
 8010dfc:	8952      	ldrh	r2, [r2, #10]
 8010dfe:	4293      	cmp	r3, r2
 8010e00:	d905      	bls.n	8010e0e <f_write+0x1c4>
					cc = fs->csize - csect;
 8010e02:	693b      	ldr	r3, [r7, #16]
 8010e04:	895b      	ldrh	r3, [r3, #10]
 8010e06:	461a      	mov	r2, r3
 8010e08:	69bb      	ldr	r3, [r7, #24]
 8010e0a:	1ad3      	subs	r3, r2, r3
 8010e0c:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8010e0e:	693b      	ldr	r3, [r7, #16]
 8010e10:	7858      	ldrb	r0, [r3, #1]
 8010e12:	6a3b      	ldr	r3, [r7, #32]
 8010e14:	697a      	ldr	r2, [r7, #20]
 8010e16:	69f9      	ldr	r1, [r7, #28]
 8010e18:	f7fd fd40 	bl	800e89c <disk_write>
 8010e1c:	4603      	mov	r3, r0
 8010e1e:	2b00      	cmp	r3, #0
 8010e20:	d004      	beq.n	8010e2c <f_write+0x1e2>
 8010e22:	68fb      	ldr	r3, [r7, #12]
 8010e24:	2201      	movs	r2, #1
 8010e26:	755a      	strb	r2, [r3, #21]
 8010e28:	2301      	movs	r3, #1
 8010e2a:	e09e      	b.n	8010f6a <f_write+0x320>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8010e2c:	68fb      	ldr	r3, [r7, #12]
 8010e2e:	6a1a      	ldr	r2, [r3, #32]
 8010e30:	697b      	ldr	r3, [r7, #20]
 8010e32:	1ad3      	subs	r3, r2, r3
 8010e34:	6a3a      	ldr	r2, [r7, #32]
 8010e36:	429a      	cmp	r2, r3
 8010e38:	d918      	bls.n	8010e6c <f_write+0x222>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8010e3a:	68fb      	ldr	r3, [r7, #12]
 8010e3c:	f103 0030 	add.w	r0, r3, #48	; 0x30
 8010e40:	68fb      	ldr	r3, [r7, #12]
 8010e42:	6a1a      	ldr	r2, [r3, #32]
 8010e44:	697b      	ldr	r3, [r7, #20]
 8010e46:	1ad3      	subs	r3, r2, r3
 8010e48:	693a      	ldr	r2, [r7, #16]
 8010e4a:	8992      	ldrh	r2, [r2, #12]
 8010e4c:	fb02 f303 	mul.w	r3, r2, r3
 8010e50:	69fa      	ldr	r2, [r7, #28]
 8010e52:	18d1      	adds	r1, r2, r3
 8010e54:	693b      	ldr	r3, [r7, #16]
 8010e56:	899b      	ldrh	r3, [r3, #12]
 8010e58:	461a      	mov	r2, r3
 8010e5a:	f7fd fddf 	bl	800ea1c <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8010e5e:	68fb      	ldr	r3, [r7, #12]
 8010e60:	7d1b      	ldrb	r3, [r3, #20]
 8010e62:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010e66:	b2da      	uxtb	r2, r3
 8010e68:	68fb      	ldr	r3, [r7, #12]
 8010e6a:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8010e6c:	693b      	ldr	r3, [r7, #16]
 8010e6e:	899b      	ldrh	r3, [r3, #12]
 8010e70:	461a      	mov	r2, r3
 8010e72:	6a3b      	ldr	r3, [r7, #32]
 8010e74:	fb02 f303 	mul.w	r3, r2, r3
 8010e78:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 8010e7a:	e04b      	b.n	8010f14 <f_write+0x2ca>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8010e7c:	68fb      	ldr	r3, [r7, #12]
 8010e7e:	6a1b      	ldr	r3, [r3, #32]
 8010e80:	697a      	ldr	r2, [r7, #20]
 8010e82:	429a      	cmp	r2, r3
 8010e84:	d016      	beq.n	8010eb4 <f_write+0x26a>
				fp->fptr < fp->obj.objsize &&
 8010e86:	68fb      	ldr	r3, [r7, #12]
 8010e88:	699a      	ldr	r2, [r3, #24]
 8010e8a:	68fb      	ldr	r3, [r7, #12]
 8010e8c:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8010e8e:	429a      	cmp	r2, r3
 8010e90:	d210      	bcs.n	8010eb4 <f_write+0x26a>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8010e92:	693b      	ldr	r3, [r7, #16]
 8010e94:	7858      	ldrb	r0, [r3, #1]
 8010e96:	68fb      	ldr	r3, [r7, #12]
 8010e98:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8010e9c:	2301      	movs	r3, #1
 8010e9e:	697a      	ldr	r2, [r7, #20]
 8010ea0:	f7fd fcdc 	bl	800e85c <disk_read>
 8010ea4:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8010ea6:	2b00      	cmp	r3, #0
 8010ea8:	d004      	beq.n	8010eb4 <f_write+0x26a>
					ABORT(fs, FR_DISK_ERR);
 8010eaa:	68fb      	ldr	r3, [r7, #12]
 8010eac:	2201      	movs	r2, #1
 8010eae:	755a      	strb	r2, [r3, #21]
 8010eb0:	2301      	movs	r3, #1
 8010eb2:	e05a      	b.n	8010f6a <f_write+0x320>
			}
#endif
			fp->sect = sect;
 8010eb4:	68fb      	ldr	r3, [r7, #12]
 8010eb6:	697a      	ldr	r2, [r7, #20]
 8010eb8:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8010eba:	693b      	ldr	r3, [r7, #16]
 8010ebc:	899b      	ldrh	r3, [r3, #12]
 8010ebe:	4618      	mov	r0, r3
 8010ec0:	68fb      	ldr	r3, [r7, #12]
 8010ec2:	699b      	ldr	r3, [r3, #24]
 8010ec4:	693a      	ldr	r2, [r7, #16]
 8010ec6:	8992      	ldrh	r2, [r2, #12]
 8010ec8:	fbb3 f1f2 	udiv	r1, r3, r2
 8010ecc:	fb02 f201 	mul.w	r2, r2, r1
 8010ed0:	1a9b      	subs	r3, r3, r2
 8010ed2:	1ac3      	subs	r3, r0, r3
 8010ed4:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8010ed6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010ed8:	687b      	ldr	r3, [r7, #4]
 8010eda:	429a      	cmp	r2, r3
 8010edc:	d901      	bls.n	8010ee2 <f_write+0x298>
 8010ede:	687b      	ldr	r3, [r7, #4]
 8010ee0:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8010ee2:	68fb      	ldr	r3, [r7, #12]
 8010ee4:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8010ee8:	68fb      	ldr	r3, [r7, #12]
 8010eea:	699b      	ldr	r3, [r3, #24]
 8010eec:	693a      	ldr	r2, [r7, #16]
 8010eee:	8992      	ldrh	r2, [r2, #12]
 8010ef0:	fbb3 f0f2 	udiv	r0, r3, r2
 8010ef4:	fb02 f200 	mul.w	r2, r2, r0
 8010ef8:	1a9b      	subs	r3, r3, r2
 8010efa:	440b      	add	r3, r1
 8010efc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010efe:	69f9      	ldr	r1, [r7, #28]
 8010f00:	4618      	mov	r0, r3
 8010f02:	f7fd fd8b 	bl	800ea1c <mem_cpy>
		fp->flag |= FA_DIRTY;
 8010f06:	68fb      	ldr	r3, [r7, #12]
 8010f08:	7d1b      	ldrb	r3, [r3, #20]
 8010f0a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8010f0e:	b2da      	uxtb	r2, r3
 8010f10:	68fb      	ldr	r3, [r7, #12]
 8010f12:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8010f14:	69fa      	ldr	r2, [r7, #28]
 8010f16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010f18:	4413      	add	r3, r2
 8010f1a:	61fb      	str	r3, [r7, #28]
 8010f1c:	68fb      	ldr	r3, [r7, #12]
 8010f1e:	699a      	ldr	r2, [r3, #24]
 8010f20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010f22:	441a      	add	r2, r3
 8010f24:	68fb      	ldr	r3, [r7, #12]
 8010f26:	619a      	str	r2, [r3, #24]
 8010f28:	68fb      	ldr	r3, [r7, #12]
 8010f2a:	68da      	ldr	r2, [r3, #12]
 8010f2c:	68fb      	ldr	r3, [r7, #12]
 8010f2e:	699b      	ldr	r3, [r3, #24]
 8010f30:	429a      	cmp	r2, r3
 8010f32:	bf38      	it	cc
 8010f34:	461a      	movcc	r2, r3
 8010f36:	68fb      	ldr	r3, [r7, #12]
 8010f38:	60da      	str	r2, [r3, #12]
 8010f3a:	683b      	ldr	r3, [r7, #0]
 8010f3c:	681a      	ldr	r2, [r3, #0]
 8010f3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010f40:	441a      	add	r2, r3
 8010f42:	683b      	ldr	r3, [r7, #0]
 8010f44:	601a      	str	r2, [r3, #0]
 8010f46:	687a      	ldr	r2, [r7, #4]
 8010f48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010f4a:	1ad3      	subs	r3, r2, r3
 8010f4c:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8010f4e:	687b      	ldr	r3, [r7, #4]
 8010f50:	2b00      	cmp	r3, #0
 8010f52:	f47f aeb5 	bne.w	8010cc0 <f_write+0x76>
 8010f56:	e000      	b.n	8010f5a <f_write+0x310>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8010f58:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8010f5a:	68fb      	ldr	r3, [r7, #12]
 8010f5c:	7d1b      	ldrb	r3, [r3, #20]
 8010f5e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010f62:	b2da      	uxtb	r2, r3
 8010f64:	68fb      	ldr	r3, [r7, #12]
 8010f66:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8010f68:	2300      	movs	r3, #0
}
 8010f6a:	4618      	mov	r0, r3
 8010f6c:	3730      	adds	r7, #48	; 0x30
 8010f6e:	46bd      	mov	sp, r7
 8010f70:	bd80      	pop	{r7, pc}
	...

08010f74 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8010f74:	b580      	push	{r7, lr}
 8010f76:	b086      	sub	sp, #24
 8010f78:	af00      	add	r7, sp, #0
 8010f7a:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8010f7c:	687b      	ldr	r3, [r7, #4]
 8010f7e:	f107 0208 	add.w	r2, r7, #8
 8010f82:	4611      	mov	r1, r2
 8010f84:	4618      	mov	r0, r3
 8010f86:	f7ff fab7 	bl	80104f8 <validate>
 8010f8a:	4603      	mov	r3, r0
 8010f8c:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8010f8e:	7dfb      	ldrb	r3, [r7, #23]
 8010f90:	2b00      	cmp	r3, #0
 8010f92:	d167      	bne.n	8011064 <f_sync+0xf0>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8010f94:	687b      	ldr	r3, [r7, #4]
 8010f96:	7d1b      	ldrb	r3, [r3, #20]
 8010f98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010f9c:	2b00      	cmp	r3, #0
 8010f9e:	d061      	beq.n	8011064 <f_sync+0xf0>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8010fa0:	687b      	ldr	r3, [r7, #4]
 8010fa2:	7d1b      	ldrb	r3, [r3, #20]
 8010fa4:	b25b      	sxtb	r3, r3
 8010fa6:	2b00      	cmp	r3, #0
 8010fa8:	da15      	bge.n	8010fd6 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8010faa:	68bb      	ldr	r3, [r7, #8]
 8010fac:	7858      	ldrb	r0, [r3, #1]
 8010fae:	687b      	ldr	r3, [r7, #4]
 8010fb0:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8010fb4:	687b      	ldr	r3, [r7, #4]
 8010fb6:	6a1a      	ldr	r2, [r3, #32]
 8010fb8:	2301      	movs	r3, #1
 8010fba:	f7fd fc6f 	bl	800e89c <disk_write>
 8010fbe:	4603      	mov	r3, r0
 8010fc0:	2b00      	cmp	r3, #0
 8010fc2:	d001      	beq.n	8010fc8 <f_sync+0x54>
 8010fc4:	2301      	movs	r3, #1
 8010fc6:	e04e      	b.n	8011066 <f_sync+0xf2>
				fp->flag &= (BYTE)~FA_DIRTY;
 8010fc8:	687b      	ldr	r3, [r7, #4]
 8010fca:	7d1b      	ldrb	r3, [r3, #20]
 8010fcc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010fd0:	b2da      	uxtb	r2, r3
 8010fd2:	687b      	ldr	r3, [r7, #4]
 8010fd4:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8010fd6:	4b26      	ldr	r3, [pc, #152]	; (8011070 <f_sync+0xfc>)
 8010fd8:	613b      	str	r3, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8010fda:	68ba      	ldr	r2, [r7, #8]
 8010fdc:	687b      	ldr	r3, [r7, #4]
 8010fde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010fe0:	4619      	mov	r1, r3
 8010fe2:	4610      	mov	r0, r2
 8010fe4:	f7fd ff48 	bl	800ee78 <move_window>
 8010fe8:	4603      	mov	r3, r0
 8010fea:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8010fec:	7dfb      	ldrb	r3, [r7, #23]
 8010fee:	2b00      	cmp	r3, #0
 8010ff0:	d138      	bne.n	8011064 <f_sync+0xf0>
					dir = fp->dir_ptr;
 8010ff2:	687b      	ldr	r3, [r7, #4]
 8010ff4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010ff6:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8010ff8:	68fb      	ldr	r3, [r7, #12]
 8010ffa:	330b      	adds	r3, #11
 8010ffc:	781a      	ldrb	r2, [r3, #0]
 8010ffe:	68fb      	ldr	r3, [r7, #12]
 8011000:	330b      	adds	r3, #11
 8011002:	f042 0220 	orr.w	r2, r2, #32
 8011006:	b2d2      	uxtb	r2, r2
 8011008:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 801100a:	687b      	ldr	r3, [r7, #4]
 801100c:	6818      	ldr	r0, [r3, #0]
 801100e:	687b      	ldr	r3, [r7, #4]
 8011010:	689b      	ldr	r3, [r3, #8]
 8011012:	461a      	mov	r2, r3
 8011014:	68f9      	ldr	r1, [r7, #12]
 8011016:	f7fe fccd 	bl	800f9b4 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 801101a:	68fb      	ldr	r3, [r7, #12]
 801101c:	f103 021c 	add.w	r2, r3, #28
 8011020:	687b      	ldr	r3, [r7, #4]
 8011022:	68db      	ldr	r3, [r3, #12]
 8011024:	4619      	mov	r1, r3
 8011026:	4610      	mov	r0, r2
 8011028:	f7fd fccc 	bl	800e9c4 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 801102c:	68fb      	ldr	r3, [r7, #12]
 801102e:	3316      	adds	r3, #22
 8011030:	6939      	ldr	r1, [r7, #16]
 8011032:	4618      	mov	r0, r3
 8011034:	f7fd fcc6 	bl	800e9c4 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8011038:	68fb      	ldr	r3, [r7, #12]
 801103a:	3312      	adds	r3, #18
 801103c:	2100      	movs	r1, #0
 801103e:	4618      	mov	r0, r3
 8011040:	f7fd fca5 	bl	800e98e <st_word>
					fs->wflag = 1;
 8011044:	68bb      	ldr	r3, [r7, #8]
 8011046:	2201      	movs	r2, #1
 8011048:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 801104a:	68bb      	ldr	r3, [r7, #8]
 801104c:	4618      	mov	r0, r3
 801104e:	f7fd ff41 	bl	800eed4 <sync_fs>
 8011052:	4603      	mov	r3, r0
 8011054:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8011056:	687b      	ldr	r3, [r7, #4]
 8011058:	7d1b      	ldrb	r3, [r3, #20]
 801105a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 801105e:	b2da      	uxtb	r2, r3
 8011060:	687b      	ldr	r3, [r7, #4]
 8011062:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8011064:	7dfb      	ldrb	r3, [r7, #23]
}
 8011066:	4618      	mov	r0, r3
 8011068:	3718      	adds	r7, #24
 801106a:	46bd      	mov	sp, r7
 801106c:	bd80      	pop	{r7, pc}
 801106e:	bf00      	nop
 8011070:	274a0000 	.word	0x274a0000

08011074 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8011074:	b580      	push	{r7, lr}
 8011076:	b084      	sub	sp, #16
 8011078:	af00      	add	r7, sp, #0
 801107a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 801107c:	6878      	ldr	r0, [r7, #4]
 801107e:	f7ff ff79 	bl	8010f74 <f_sync>
 8011082:	4603      	mov	r3, r0
 8011084:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8011086:	7bfb      	ldrb	r3, [r7, #15]
 8011088:	2b00      	cmp	r3, #0
 801108a:	d118      	bne.n	80110be <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 801108c:	687b      	ldr	r3, [r7, #4]
 801108e:	f107 0208 	add.w	r2, r7, #8
 8011092:	4611      	mov	r1, r2
 8011094:	4618      	mov	r0, r3
 8011096:	f7ff fa2f 	bl	80104f8 <validate>
 801109a:	4603      	mov	r3, r0
 801109c:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 801109e:	7bfb      	ldrb	r3, [r7, #15]
 80110a0:	2b00      	cmp	r3, #0
 80110a2:	d10c      	bne.n	80110be <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 80110a4:	687b      	ldr	r3, [r7, #4]
 80110a6:	691b      	ldr	r3, [r3, #16]
 80110a8:	4618      	mov	r0, r3
 80110aa:	f7fd fe41 	bl	800ed30 <dec_lock>
 80110ae:	4603      	mov	r3, r0
 80110b0:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 80110b2:	7bfb      	ldrb	r3, [r7, #15]
 80110b4:	2b00      	cmp	r3, #0
 80110b6:	d102      	bne.n	80110be <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 80110b8:	687b      	ldr	r3, [r7, #4]
 80110ba:	2200      	movs	r2, #0
 80110bc:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 80110be:	7bfb      	ldrb	r3, [r7, #15]
}
 80110c0:	4618      	mov	r0, r3
 80110c2:	3710      	adds	r7, #16
 80110c4:	46bd      	mov	sp, r7
 80110c6:	bd80      	pop	{r7, pc}

080110c8 <f_chdir>:


FRESULT f_chdir (
	const TCHAR* path	/* Pointer to the directory path */
)
{
 80110c8:	b590      	push	{r4, r7, lr}
 80110ca:	b091      	sub	sp, #68	; 0x44
 80110cc:	af00      	add	r7, sp, #0
 80110ce:	6078      	str	r0, [r7, #4]
	DIR dj;
	FATFS *fs;
	DEF_NAMBUF

	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 80110d0:	f107 0108 	add.w	r1, r7, #8
 80110d4:	1d3b      	adds	r3, r7, #4
 80110d6:	2200      	movs	r2, #0
 80110d8:	4618      	mov	r0, r3
 80110da:	f7fe ff87 	bl	800ffec <find_volume>
 80110de:	4603      	mov	r3, r0
 80110e0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) {
 80110e4:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80110e8:	2b00      	cmp	r3, #0
 80110ea:	d131      	bne.n	8011150 <f_chdir+0x88>
		dj.obj.fs = fs;
 80110ec:	68bb      	ldr	r3, [r7, #8]
 80110ee:	60fb      	str	r3, [r7, #12]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);		/* Follow the path */
 80110f0:	687a      	ldr	r2, [r7, #4]
 80110f2:	f107 030c 	add.w	r3, r7, #12
 80110f6:	4611      	mov	r1, r2
 80110f8:	4618      	mov	r0, r3
 80110fa:	f7fe fe47 	bl	800fd8c <follow_path>
 80110fe:	4603      	mov	r3, r0
 8011100:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
		if (res == FR_OK) {					/* Follow completed */
 8011104:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8011108:	2b00      	cmp	r3, #0
 801110a:	d11a      	bne.n	8011142 <f_chdir+0x7a>
			if (dj.fn[NSFLAG] & NS_NONAME) {
 801110c:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8011110:	b25b      	sxtb	r3, r3
 8011112:	2b00      	cmp	r3, #0
 8011114:	da03      	bge.n	801111e <f_chdir+0x56>
				fs->cdir = dj.obj.sclust;	/* It is the start directory itself */
 8011116:	68bb      	ldr	r3, [r7, #8]
 8011118:	697a      	ldr	r2, [r7, #20]
 801111a:	619a      	str	r2, [r3, #24]
 801111c:	e011      	b.n	8011142 <f_chdir+0x7a>
					fs->cdc_size = dj.obj.c_size;
					fs->cdc_ofs = dj.obj.c_ofs;
				}
#endif
			} else {
				if (dj.obj.attr & AM_DIR) {	/* It is a sub-directory */
 801111e:	7cbb      	ldrb	r3, [r7, #18]
 8011120:	f003 0310 	and.w	r3, r3, #16
 8011124:	2b00      	cmp	r3, #0
 8011126:	d009      	beq.n	801113c <f_chdir+0x74>
						fs->cdc_size = ((DWORD)dj.obj.objsize & 0xFFFFFF00) | dj.obj.stat;
						fs->cdc_ofs = dj.blk_ofs;
					} else
#endif
					{
						fs->cdir = ld_clust(fs, dj.dir);					/* Sub-directory cluster */
 8011128:	68bb      	ldr	r3, [r7, #8]
 801112a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801112c:	68bc      	ldr	r4, [r7, #8]
 801112e:	4611      	mov	r1, r2
 8011130:	4618      	mov	r0, r3
 8011132:	f7fe fc20 	bl	800f976 <ld_clust>
 8011136:	4603      	mov	r3, r0
 8011138:	61a3      	str	r3, [r4, #24]
 801113a:	e002      	b.n	8011142 <f_chdir+0x7a>
					}
				} else {
					res = FR_NO_PATH;		/* Reached but a file */
 801113c:	2305      	movs	r3, #5
 801113e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				}
			}
		}
		FREE_NAMBUF();
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 8011142:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8011146:	2b04      	cmp	r3, #4
 8011148:	d102      	bne.n	8011150 <f_chdir+0x88>
 801114a:	2305      	movs	r3, #5
 801114c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	}

	LEAVE_FF(fs, res);
 8011150:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 8011154:	4618      	mov	r0, r3
 8011156:	3744      	adds	r7, #68	; 0x44
 8011158:	46bd      	mov	sp, r7
 801115a:	bd90      	pop	{r4, r7, pc}

0801115c <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 801115c:	b580      	push	{r7, lr}
 801115e:	b090      	sub	sp, #64	; 0x40
 8011160:	af00      	add	r7, sp, #0
 8011162:	6078      	str	r0, [r7, #4]
 8011164:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 8011166:	687b      	ldr	r3, [r7, #4]
 8011168:	f107 0208 	add.w	r2, r7, #8
 801116c:	4611      	mov	r1, r2
 801116e:	4618      	mov	r0, r3
 8011170:	f7ff f9c2 	bl	80104f8 <validate>
 8011174:	4603      	mov	r3, r0
 8011176:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 801117a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 801117e:	2b00      	cmp	r3, #0
 8011180:	d103      	bne.n	801118a <f_lseek+0x2e>
 8011182:	687b      	ldr	r3, [r7, #4]
 8011184:	7d5b      	ldrb	r3, [r3, #21]
 8011186:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 801118a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 801118e:	2b00      	cmp	r3, #0
 8011190:	d002      	beq.n	8011198 <f_lseek+0x3c>
 8011192:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8011196:	e201      	b.n	801159c <f_lseek+0x440>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 8011198:	687b      	ldr	r3, [r7, #4]
 801119a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801119c:	2b00      	cmp	r3, #0
 801119e:	f000 80d9 	beq.w	8011354 <f_lseek+0x1f8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 80111a2:	683b      	ldr	r3, [r7, #0]
 80111a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80111a8:	d15a      	bne.n	8011260 <f_lseek+0x104>
			tbl = fp->cltbl;
 80111aa:	687b      	ldr	r3, [r7, #4]
 80111ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80111ae:	627b      	str	r3, [r7, #36]	; 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 80111b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80111b2:	1d1a      	adds	r2, r3, #4
 80111b4:	627a      	str	r2, [r7, #36]	; 0x24
 80111b6:	681b      	ldr	r3, [r3, #0]
 80111b8:	617b      	str	r3, [r7, #20]
 80111ba:	2302      	movs	r3, #2
 80111bc:	62bb      	str	r3, [r7, #40]	; 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 80111be:	687b      	ldr	r3, [r7, #4]
 80111c0:	689b      	ldr	r3, [r3, #8]
 80111c2:	633b      	str	r3, [r7, #48]	; 0x30
			if (cl) {
 80111c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80111c6:	2b00      	cmp	r3, #0
 80111c8:	d03a      	beq.n	8011240 <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 80111ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80111cc:	613b      	str	r3, [r7, #16]
 80111ce:	2300      	movs	r3, #0
 80111d0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80111d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80111d4:	3302      	adds	r3, #2
 80111d6:	62bb      	str	r3, [r7, #40]	; 0x28
					do {
						pcl = cl; ncl++;
 80111d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80111da:	60fb      	str	r3, [r7, #12]
 80111dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80111de:	3301      	adds	r3, #1
 80111e0:	62fb      	str	r3, [r7, #44]	; 0x2c
						cl = get_fat(&fp->obj, cl);
 80111e2:	687b      	ldr	r3, [r7, #4]
 80111e4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80111e6:	4618      	mov	r0, r3
 80111e8:	f7fd ff03 	bl	800eff2 <get_fat>
 80111ec:	6338      	str	r0, [r7, #48]	; 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 80111ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80111f0:	2b01      	cmp	r3, #1
 80111f2:	d804      	bhi.n	80111fe <f_lseek+0xa2>
 80111f4:	687b      	ldr	r3, [r7, #4]
 80111f6:	2202      	movs	r2, #2
 80111f8:	755a      	strb	r2, [r3, #21]
 80111fa:	2302      	movs	r3, #2
 80111fc:	e1ce      	b.n	801159c <f_lseek+0x440>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80111fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011200:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011204:	d104      	bne.n	8011210 <f_lseek+0xb4>
 8011206:	687b      	ldr	r3, [r7, #4]
 8011208:	2201      	movs	r2, #1
 801120a:	755a      	strb	r2, [r3, #21]
 801120c:	2301      	movs	r3, #1
 801120e:	e1c5      	b.n	801159c <f_lseek+0x440>
					} while (cl == pcl + 1);
 8011210:	68fb      	ldr	r3, [r7, #12]
 8011212:	3301      	adds	r3, #1
 8011214:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011216:	429a      	cmp	r2, r3
 8011218:	d0de      	beq.n	80111d8 <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 801121a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801121c:	697b      	ldr	r3, [r7, #20]
 801121e:	429a      	cmp	r2, r3
 8011220:	d809      	bhi.n	8011236 <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 8011222:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011224:	1d1a      	adds	r2, r3, #4
 8011226:	627a      	str	r2, [r7, #36]	; 0x24
 8011228:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801122a:	601a      	str	r2, [r3, #0]
 801122c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801122e:	1d1a      	adds	r2, r3, #4
 8011230:	627a      	str	r2, [r7, #36]	; 0x24
 8011232:	693a      	ldr	r2, [r7, #16]
 8011234:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 8011236:	68bb      	ldr	r3, [r7, #8]
 8011238:	69db      	ldr	r3, [r3, #28]
 801123a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801123c:	429a      	cmp	r2, r3
 801123e:	d3c4      	bcc.n	80111ca <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 8011240:	687b      	ldr	r3, [r7, #4]
 8011242:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011244:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8011246:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 8011248:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801124a:	697b      	ldr	r3, [r7, #20]
 801124c:	429a      	cmp	r2, r3
 801124e:	d803      	bhi.n	8011258 <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 8011250:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011252:	2200      	movs	r2, #0
 8011254:	601a      	str	r2, [r3, #0]
 8011256:	e19f      	b.n	8011598 <f_lseek+0x43c>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 8011258:	2311      	movs	r3, #17
 801125a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 801125e:	e19b      	b.n	8011598 <f_lseek+0x43c>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 8011260:	687b      	ldr	r3, [r7, #4]
 8011262:	68db      	ldr	r3, [r3, #12]
 8011264:	683a      	ldr	r2, [r7, #0]
 8011266:	429a      	cmp	r2, r3
 8011268:	d902      	bls.n	8011270 <f_lseek+0x114>
 801126a:	687b      	ldr	r3, [r7, #4]
 801126c:	68db      	ldr	r3, [r3, #12]
 801126e:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 8011270:	687b      	ldr	r3, [r7, #4]
 8011272:	683a      	ldr	r2, [r7, #0]
 8011274:	619a      	str	r2, [r3, #24]
			if (ofs) {
 8011276:	683b      	ldr	r3, [r7, #0]
 8011278:	2b00      	cmp	r3, #0
 801127a:	f000 818d 	beq.w	8011598 <f_lseek+0x43c>
				fp->clust = clmt_clust(fp, ofs - 1);
 801127e:	683b      	ldr	r3, [r7, #0]
 8011280:	3b01      	subs	r3, #1
 8011282:	4619      	mov	r1, r3
 8011284:	6878      	ldr	r0, [r7, #4]
 8011286:	f7fe f998 	bl	800f5ba <clmt_clust>
 801128a:	4602      	mov	r2, r0
 801128c:	687b      	ldr	r3, [r7, #4]
 801128e:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 8011290:	68ba      	ldr	r2, [r7, #8]
 8011292:	687b      	ldr	r3, [r7, #4]
 8011294:	69db      	ldr	r3, [r3, #28]
 8011296:	4619      	mov	r1, r3
 8011298:	4610      	mov	r0, r2
 801129a:	f7fd fe8b 	bl	800efb4 <clust2sect>
 801129e:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 80112a0:	69bb      	ldr	r3, [r7, #24]
 80112a2:	2b00      	cmp	r3, #0
 80112a4:	d104      	bne.n	80112b0 <f_lseek+0x154>
 80112a6:	687b      	ldr	r3, [r7, #4]
 80112a8:	2202      	movs	r2, #2
 80112aa:	755a      	strb	r2, [r3, #21]
 80112ac:	2302      	movs	r3, #2
 80112ae:	e175      	b.n	801159c <f_lseek+0x440>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 80112b0:	683b      	ldr	r3, [r7, #0]
 80112b2:	3b01      	subs	r3, #1
 80112b4:	68ba      	ldr	r2, [r7, #8]
 80112b6:	8992      	ldrh	r2, [r2, #12]
 80112b8:	fbb3 f3f2 	udiv	r3, r3, r2
 80112bc:	68ba      	ldr	r2, [r7, #8]
 80112be:	8952      	ldrh	r2, [r2, #10]
 80112c0:	3a01      	subs	r2, #1
 80112c2:	4013      	ands	r3, r2
 80112c4:	69ba      	ldr	r2, [r7, #24]
 80112c6:	4413      	add	r3, r2
 80112c8:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 80112ca:	687b      	ldr	r3, [r7, #4]
 80112cc:	699b      	ldr	r3, [r3, #24]
 80112ce:	68ba      	ldr	r2, [r7, #8]
 80112d0:	8992      	ldrh	r2, [r2, #12]
 80112d2:	fbb3 f1f2 	udiv	r1, r3, r2
 80112d6:	fb02 f201 	mul.w	r2, r2, r1
 80112da:	1a9b      	subs	r3, r3, r2
 80112dc:	2b00      	cmp	r3, #0
 80112de:	f000 815b 	beq.w	8011598 <f_lseek+0x43c>
 80112e2:	687b      	ldr	r3, [r7, #4]
 80112e4:	6a1b      	ldr	r3, [r3, #32]
 80112e6:	69ba      	ldr	r2, [r7, #24]
 80112e8:	429a      	cmp	r2, r3
 80112ea:	f000 8155 	beq.w	8011598 <f_lseek+0x43c>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 80112ee:	687b      	ldr	r3, [r7, #4]
 80112f0:	7d1b      	ldrb	r3, [r3, #20]
 80112f2:	b25b      	sxtb	r3, r3
 80112f4:	2b00      	cmp	r3, #0
 80112f6:	da18      	bge.n	801132a <f_lseek+0x1ce>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80112f8:	68bb      	ldr	r3, [r7, #8]
 80112fa:	7858      	ldrb	r0, [r3, #1]
 80112fc:	687b      	ldr	r3, [r7, #4]
 80112fe:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8011302:	687b      	ldr	r3, [r7, #4]
 8011304:	6a1a      	ldr	r2, [r3, #32]
 8011306:	2301      	movs	r3, #1
 8011308:	f7fd fac8 	bl	800e89c <disk_write>
 801130c:	4603      	mov	r3, r0
 801130e:	2b00      	cmp	r3, #0
 8011310:	d004      	beq.n	801131c <f_lseek+0x1c0>
 8011312:	687b      	ldr	r3, [r7, #4]
 8011314:	2201      	movs	r2, #1
 8011316:	755a      	strb	r2, [r3, #21]
 8011318:	2301      	movs	r3, #1
 801131a:	e13f      	b.n	801159c <f_lseek+0x440>
						fp->flag &= (BYTE)~FA_DIRTY;
 801131c:	687b      	ldr	r3, [r7, #4]
 801131e:	7d1b      	ldrb	r3, [r3, #20]
 8011320:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011324:	b2da      	uxtb	r2, r3
 8011326:	687b      	ldr	r3, [r7, #4]
 8011328:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 801132a:	68bb      	ldr	r3, [r7, #8]
 801132c:	7858      	ldrb	r0, [r3, #1]
 801132e:	687b      	ldr	r3, [r7, #4]
 8011330:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8011334:	2301      	movs	r3, #1
 8011336:	69ba      	ldr	r2, [r7, #24]
 8011338:	f7fd fa90 	bl	800e85c <disk_read>
 801133c:	4603      	mov	r3, r0
 801133e:	2b00      	cmp	r3, #0
 8011340:	d004      	beq.n	801134c <f_lseek+0x1f0>
 8011342:	687b      	ldr	r3, [r7, #4]
 8011344:	2201      	movs	r2, #1
 8011346:	755a      	strb	r2, [r3, #21]
 8011348:	2301      	movs	r3, #1
 801134a:	e127      	b.n	801159c <f_lseek+0x440>
#endif
					fp->sect = dsc;
 801134c:	687b      	ldr	r3, [r7, #4]
 801134e:	69ba      	ldr	r2, [r7, #24]
 8011350:	621a      	str	r2, [r3, #32]
 8011352:	e121      	b.n	8011598 <f_lseek+0x43c>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 8011354:	687b      	ldr	r3, [r7, #4]
 8011356:	68db      	ldr	r3, [r3, #12]
 8011358:	683a      	ldr	r2, [r7, #0]
 801135a:	429a      	cmp	r2, r3
 801135c:	d908      	bls.n	8011370 <f_lseek+0x214>
 801135e:	687b      	ldr	r3, [r7, #4]
 8011360:	7d1b      	ldrb	r3, [r3, #20]
 8011362:	f003 0302 	and.w	r3, r3, #2
 8011366:	2b00      	cmp	r3, #0
 8011368:	d102      	bne.n	8011370 <f_lseek+0x214>
			ofs = fp->obj.objsize;
 801136a:	687b      	ldr	r3, [r7, #4]
 801136c:	68db      	ldr	r3, [r3, #12]
 801136e:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 8011370:	687b      	ldr	r3, [r7, #4]
 8011372:	699b      	ldr	r3, [r3, #24]
 8011374:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 8011376:	2300      	movs	r3, #0
 8011378:	637b      	str	r3, [r7, #52]	; 0x34
 801137a:	687b      	ldr	r3, [r7, #4]
 801137c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801137e:	619a      	str	r2, [r3, #24]
		if (ofs) {
 8011380:	683b      	ldr	r3, [r7, #0]
 8011382:	2b00      	cmp	r3, #0
 8011384:	f000 80b5 	beq.w	80114f2 <f_lseek+0x396>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 8011388:	68bb      	ldr	r3, [r7, #8]
 801138a:	895b      	ldrh	r3, [r3, #10]
 801138c:	461a      	mov	r2, r3
 801138e:	68bb      	ldr	r3, [r7, #8]
 8011390:	899b      	ldrh	r3, [r3, #12]
 8011392:	fb03 f302 	mul.w	r3, r3, r2
 8011396:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 8011398:	6a3b      	ldr	r3, [r7, #32]
 801139a:	2b00      	cmp	r3, #0
 801139c:	d01b      	beq.n	80113d6 <f_lseek+0x27a>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 801139e:	683b      	ldr	r3, [r7, #0]
 80113a0:	1e5a      	subs	r2, r3, #1
 80113a2:	69fb      	ldr	r3, [r7, #28]
 80113a4:	fbb2 f2f3 	udiv	r2, r2, r3
 80113a8:	6a3b      	ldr	r3, [r7, #32]
 80113aa:	1e59      	subs	r1, r3, #1
 80113ac:	69fb      	ldr	r3, [r7, #28]
 80113ae:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 80113b2:	429a      	cmp	r2, r3
 80113b4:	d30f      	bcc.n	80113d6 <f_lseek+0x27a>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 80113b6:	6a3b      	ldr	r3, [r7, #32]
 80113b8:	1e5a      	subs	r2, r3, #1
 80113ba:	69fb      	ldr	r3, [r7, #28]
 80113bc:	425b      	negs	r3, r3
 80113be:	401a      	ands	r2, r3
 80113c0:	687b      	ldr	r3, [r7, #4]
 80113c2:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 80113c4:	687b      	ldr	r3, [r7, #4]
 80113c6:	699b      	ldr	r3, [r3, #24]
 80113c8:	683a      	ldr	r2, [r7, #0]
 80113ca:	1ad3      	subs	r3, r2, r3
 80113cc:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 80113ce:	687b      	ldr	r3, [r7, #4]
 80113d0:	69db      	ldr	r3, [r3, #28]
 80113d2:	63bb      	str	r3, [r7, #56]	; 0x38
 80113d4:	e022      	b.n	801141c <f_lseek+0x2c0>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 80113d6:	687b      	ldr	r3, [r7, #4]
 80113d8:	689b      	ldr	r3, [r3, #8]
 80113da:	63bb      	str	r3, [r7, #56]	; 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 80113dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80113de:	2b00      	cmp	r3, #0
 80113e0:	d119      	bne.n	8011416 <f_lseek+0x2ba>
					clst = create_chain(&fp->obj, 0);
 80113e2:	687b      	ldr	r3, [r7, #4]
 80113e4:	2100      	movs	r1, #0
 80113e6:	4618      	mov	r0, r3
 80113e8:	f7fe f84f 	bl	800f48a <create_chain>
 80113ec:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 80113ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80113f0:	2b01      	cmp	r3, #1
 80113f2:	d104      	bne.n	80113fe <f_lseek+0x2a2>
 80113f4:	687b      	ldr	r3, [r7, #4]
 80113f6:	2202      	movs	r2, #2
 80113f8:	755a      	strb	r2, [r3, #21]
 80113fa:	2302      	movs	r3, #2
 80113fc:	e0ce      	b.n	801159c <f_lseek+0x440>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80113fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011400:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011404:	d104      	bne.n	8011410 <f_lseek+0x2b4>
 8011406:	687b      	ldr	r3, [r7, #4]
 8011408:	2201      	movs	r2, #1
 801140a:	755a      	strb	r2, [r3, #21]
 801140c:	2301      	movs	r3, #1
 801140e:	e0c5      	b.n	801159c <f_lseek+0x440>
					fp->obj.sclust = clst;
 8011410:	687b      	ldr	r3, [r7, #4]
 8011412:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8011414:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 8011416:	687b      	ldr	r3, [r7, #4]
 8011418:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801141a:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 801141c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801141e:	2b00      	cmp	r3, #0
 8011420:	d067      	beq.n	80114f2 <f_lseek+0x396>
				while (ofs > bcs) {						/* Cluster following loop */
 8011422:	e03a      	b.n	801149a <f_lseek+0x33e>
					ofs -= bcs; fp->fptr += bcs;
 8011424:	683a      	ldr	r2, [r7, #0]
 8011426:	69fb      	ldr	r3, [r7, #28]
 8011428:	1ad3      	subs	r3, r2, r3
 801142a:	603b      	str	r3, [r7, #0]
 801142c:	687b      	ldr	r3, [r7, #4]
 801142e:	699a      	ldr	r2, [r3, #24]
 8011430:	69fb      	ldr	r3, [r7, #28]
 8011432:	441a      	add	r2, r3
 8011434:	687b      	ldr	r3, [r7, #4]
 8011436:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 8011438:	687b      	ldr	r3, [r7, #4]
 801143a:	7d1b      	ldrb	r3, [r3, #20]
 801143c:	f003 0302 	and.w	r3, r3, #2
 8011440:	2b00      	cmp	r3, #0
 8011442:	d00b      	beq.n	801145c <f_lseek+0x300>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 8011444:	687b      	ldr	r3, [r7, #4]
 8011446:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8011448:	4618      	mov	r0, r3
 801144a:	f7fe f81e 	bl	800f48a <create_chain>
 801144e:	63b8      	str	r0, [r7, #56]	; 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 8011450:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011452:	2b00      	cmp	r3, #0
 8011454:	d108      	bne.n	8011468 <f_lseek+0x30c>
							ofs = 0; break;
 8011456:	2300      	movs	r3, #0
 8011458:	603b      	str	r3, [r7, #0]
 801145a:	e022      	b.n	80114a2 <f_lseek+0x346>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 801145c:	687b      	ldr	r3, [r7, #4]
 801145e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8011460:	4618      	mov	r0, r3
 8011462:	f7fd fdc6 	bl	800eff2 <get_fat>
 8011466:	63b8      	str	r0, [r7, #56]	; 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8011468:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801146a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801146e:	d104      	bne.n	801147a <f_lseek+0x31e>
 8011470:	687b      	ldr	r3, [r7, #4]
 8011472:	2201      	movs	r2, #1
 8011474:	755a      	strb	r2, [r3, #21]
 8011476:	2301      	movs	r3, #1
 8011478:	e090      	b.n	801159c <f_lseek+0x440>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 801147a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801147c:	2b01      	cmp	r3, #1
 801147e:	d904      	bls.n	801148a <f_lseek+0x32e>
 8011480:	68bb      	ldr	r3, [r7, #8]
 8011482:	69db      	ldr	r3, [r3, #28]
 8011484:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8011486:	429a      	cmp	r2, r3
 8011488:	d304      	bcc.n	8011494 <f_lseek+0x338>
 801148a:	687b      	ldr	r3, [r7, #4]
 801148c:	2202      	movs	r2, #2
 801148e:	755a      	strb	r2, [r3, #21]
 8011490:	2302      	movs	r3, #2
 8011492:	e083      	b.n	801159c <f_lseek+0x440>
					fp->clust = clst;
 8011494:	687b      	ldr	r3, [r7, #4]
 8011496:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8011498:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 801149a:	683a      	ldr	r2, [r7, #0]
 801149c:	69fb      	ldr	r3, [r7, #28]
 801149e:	429a      	cmp	r2, r3
 80114a0:	d8c0      	bhi.n	8011424 <f_lseek+0x2c8>
				}
				fp->fptr += ofs;
 80114a2:	687b      	ldr	r3, [r7, #4]
 80114a4:	699a      	ldr	r2, [r3, #24]
 80114a6:	683b      	ldr	r3, [r7, #0]
 80114a8:	441a      	add	r2, r3
 80114aa:	687b      	ldr	r3, [r7, #4]
 80114ac:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 80114ae:	68bb      	ldr	r3, [r7, #8]
 80114b0:	899b      	ldrh	r3, [r3, #12]
 80114b2:	461a      	mov	r2, r3
 80114b4:	683b      	ldr	r3, [r7, #0]
 80114b6:	fbb3 f1f2 	udiv	r1, r3, r2
 80114ba:	fb02 f201 	mul.w	r2, r2, r1
 80114be:	1a9b      	subs	r3, r3, r2
 80114c0:	2b00      	cmp	r3, #0
 80114c2:	d016      	beq.n	80114f2 <f_lseek+0x396>
					nsect = clust2sect(fs, clst);	/* Current sector */
 80114c4:	68bb      	ldr	r3, [r7, #8]
 80114c6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80114c8:	4618      	mov	r0, r3
 80114ca:	f7fd fd73 	bl	800efb4 <clust2sect>
 80114ce:	6378      	str	r0, [r7, #52]	; 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 80114d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80114d2:	2b00      	cmp	r3, #0
 80114d4:	d104      	bne.n	80114e0 <f_lseek+0x384>
 80114d6:	687b      	ldr	r3, [r7, #4]
 80114d8:	2202      	movs	r2, #2
 80114da:	755a      	strb	r2, [r3, #21]
 80114dc:	2302      	movs	r3, #2
 80114de:	e05d      	b.n	801159c <f_lseek+0x440>
					nsect += (DWORD)(ofs / SS(fs));
 80114e0:	68bb      	ldr	r3, [r7, #8]
 80114e2:	899b      	ldrh	r3, [r3, #12]
 80114e4:	461a      	mov	r2, r3
 80114e6:	683b      	ldr	r3, [r7, #0]
 80114e8:	fbb3 f3f2 	udiv	r3, r3, r2
 80114ec:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80114ee:	4413      	add	r3, r2
 80114f0:	637b      	str	r3, [r7, #52]	; 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 80114f2:	687b      	ldr	r3, [r7, #4]
 80114f4:	699a      	ldr	r2, [r3, #24]
 80114f6:	687b      	ldr	r3, [r7, #4]
 80114f8:	68db      	ldr	r3, [r3, #12]
 80114fa:	429a      	cmp	r2, r3
 80114fc:	d90a      	bls.n	8011514 <f_lseek+0x3b8>
			fp->obj.objsize = fp->fptr;
 80114fe:	687b      	ldr	r3, [r7, #4]
 8011500:	699a      	ldr	r2, [r3, #24]
 8011502:	687b      	ldr	r3, [r7, #4]
 8011504:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 8011506:	687b      	ldr	r3, [r7, #4]
 8011508:	7d1b      	ldrb	r3, [r3, #20]
 801150a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801150e:	b2da      	uxtb	r2, r3
 8011510:	687b      	ldr	r3, [r7, #4]
 8011512:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 8011514:	687b      	ldr	r3, [r7, #4]
 8011516:	699b      	ldr	r3, [r3, #24]
 8011518:	68ba      	ldr	r2, [r7, #8]
 801151a:	8992      	ldrh	r2, [r2, #12]
 801151c:	fbb3 f1f2 	udiv	r1, r3, r2
 8011520:	fb02 f201 	mul.w	r2, r2, r1
 8011524:	1a9b      	subs	r3, r3, r2
 8011526:	2b00      	cmp	r3, #0
 8011528:	d036      	beq.n	8011598 <f_lseek+0x43c>
 801152a:	687b      	ldr	r3, [r7, #4]
 801152c:	6a1b      	ldr	r3, [r3, #32]
 801152e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8011530:	429a      	cmp	r2, r3
 8011532:	d031      	beq.n	8011598 <f_lseek+0x43c>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 8011534:	687b      	ldr	r3, [r7, #4]
 8011536:	7d1b      	ldrb	r3, [r3, #20]
 8011538:	b25b      	sxtb	r3, r3
 801153a:	2b00      	cmp	r3, #0
 801153c:	da18      	bge.n	8011570 <f_lseek+0x414>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 801153e:	68bb      	ldr	r3, [r7, #8]
 8011540:	7858      	ldrb	r0, [r3, #1]
 8011542:	687b      	ldr	r3, [r7, #4]
 8011544:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8011548:	687b      	ldr	r3, [r7, #4]
 801154a:	6a1a      	ldr	r2, [r3, #32]
 801154c:	2301      	movs	r3, #1
 801154e:	f7fd f9a5 	bl	800e89c <disk_write>
 8011552:	4603      	mov	r3, r0
 8011554:	2b00      	cmp	r3, #0
 8011556:	d004      	beq.n	8011562 <f_lseek+0x406>
 8011558:	687b      	ldr	r3, [r7, #4]
 801155a:	2201      	movs	r2, #1
 801155c:	755a      	strb	r2, [r3, #21]
 801155e:	2301      	movs	r3, #1
 8011560:	e01c      	b.n	801159c <f_lseek+0x440>
				fp->flag &= (BYTE)~FA_DIRTY;
 8011562:	687b      	ldr	r3, [r7, #4]
 8011564:	7d1b      	ldrb	r3, [r3, #20]
 8011566:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801156a:	b2da      	uxtb	r2, r3
 801156c:	687b      	ldr	r3, [r7, #4]
 801156e:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8011570:	68bb      	ldr	r3, [r7, #8]
 8011572:	7858      	ldrb	r0, [r3, #1]
 8011574:	687b      	ldr	r3, [r7, #4]
 8011576:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801157a:	2301      	movs	r3, #1
 801157c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801157e:	f7fd f96d 	bl	800e85c <disk_read>
 8011582:	4603      	mov	r3, r0
 8011584:	2b00      	cmp	r3, #0
 8011586:	d004      	beq.n	8011592 <f_lseek+0x436>
 8011588:	687b      	ldr	r3, [r7, #4]
 801158a:	2201      	movs	r2, #1
 801158c:	755a      	strb	r2, [r3, #21]
 801158e:	2301      	movs	r3, #1
 8011590:	e004      	b.n	801159c <f_lseek+0x440>
#endif
			fp->sect = nsect;
 8011592:	687b      	ldr	r3, [r7, #4]
 8011594:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8011596:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 8011598:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 801159c:	4618      	mov	r0, r3
 801159e:	3740      	adds	r7, #64	; 0x40
 80115a0:	46bd      	mov	sp, r7
 80115a2:	bd80      	pop	{r7, pc}

080115a4 <f_unlink>:
/*-----------------------------------------------------------------------*/

FRESULT f_unlink (
	const TCHAR* path		/* Pointer to the file or directory path */
)
{
 80115a4:	b580      	push	{r7, lr}
 80115a6:	b09e      	sub	sp, #120	; 0x78
 80115a8:	af00      	add	r7, sp, #0
 80115aa:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DIR dj, sdj;
	DWORD dclst = 0;
 80115ac:	2300      	movs	r3, #0
 80115ae:	673b      	str	r3, [r7, #112]	; 0x70
#endif
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 80115b0:	f107 010c 	add.w	r1, r7, #12
 80115b4:	1d3b      	adds	r3, r7, #4
 80115b6:	2202      	movs	r2, #2
 80115b8:	4618      	mov	r0, r3
 80115ba:	f7fe fd17 	bl	800ffec <find_volume>
 80115be:	4603      	mov	r3, r0
 80115c0:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
	dj.obj.fs = fs;
 80115c4:	68fb      	ldr	r3, [r7, #12]
 80115c6:	643b      	str	r3, [r7, #64]	; 0x40
	if (res == FR_OK) {
 80115c8:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 80115cc:	2b00      	cmp	r3, #0
 80115ce:	f040 80a4 	bne.w	801171a <f_unlink+0x176>
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);		/* Follow the file path */
 80115d2:	687a      	ldr	r2, [r7, #4]
 80115d4:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80115d8:	4611      	mov	r1, r2
 80115da:	4618      	mov	r0, r3
 80115dc:	f7fe fbd6 	bl	800fd8c <follow_path>
 80115e0:	4603      	mov	r3, r0
 80115e2:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
		if (_FS_RPATH && res == FR_OK && (dj.fn[NSFLAG] & NS_DOT)) {
 80115e6:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 80115ea:	2b00      	cmp	r3, #0
 80115ec:	d108      	bne.n	8011600 <f_unlink+0x5c>
 80115ee:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80115f2:	f003 0320 	and.w	r3, r3, #32
 80115f6:	2b00      	cmp	r3, #0
 80115f8:	d002      	beq.n	8011600 <f_unlink+0x5c>
			res = FR_INVALID_NAME;			/* Cannot remove dot entry */
 80115fa:	2306      	movs	r3, #6
 80115fc:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
		}
#if _FS_LOCK != 0
		if (res == FR_OK) res = chk_lock(&dj, 2);	/* Check if it is an open object */
 8011600:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8011604:	2b00      	cmp	r3, #0
 8011606:	d108      	bne.n	801161a <f_unlink+0x76>
 8011608:	f107 0340 	add.w	r3, r7, #64	; 0x40
 801160c:	2102      	movs	r1, #2
 801160e:	4618      	mov	r0, r3
 8011610:	f7fd fa82 	bl	800eb18 <chk_lock>
 8011614:	4603      	mov	r3, r0
 8011616:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
#endif
		if (res == FR_OK) {					/* The object is accessible */
 801161a:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 801161e:	2b00      	cmp	r3, #0
 8011620:	d17b      	bne.n	801171a <f_unlink+0x176>
			if (dj.fn[NSFLAG] & NS_NONAME) {
 8011622:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8011626:	b25b      	sxtb	r3, r3
 8011628:	2b00      	cmp	r3, #0
 801162a:	da03      	bge.n	8011634 <f_unlink+0x90>
				res = FR_INVALID_NAME;		/* Cannot remove the origin directory */
 801162c:	2306      	movs	r3, #6
 801162e:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8011632:	e008      	b.n	8011646 <f_unlink+0xa2>
			} else {
				if (dj.obj.attr & AM_RDO) {
 8011634:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8011638:	f003 0301 	and.w	r3, r3, #1
 801163c:	2b00      	cmp	r3, #0
 801163e:	d002      	beq.n	8011646 <f_unlink+0xa2>
					res = FR_DENIED;		/* Cannot remove R/O object */
 8011640:	2307      	movs	r3, #7
 8011642:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
				}
			}
			if (res == FR_OK) {
 8011646:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 801164a:	2b00      	cmp	r3, #0
 801164c:	d13d      	bne.n	80116ca <f_unlink+0x126>
					obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
					obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
				} else
#endif
				{
					dclst = ld_clust(fs, dj.dir);
 801164e:	68fb      	ldr	r3, [r7, #12]
 8011650:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8011652:	4611      	mov	r1, r2
 8011654:	4618      	mov	r0, r3
 8011656:	f7fe f98e 	bl	800f976 <ld_clust>
 801165a:	6738      	str	r0, [r7, #112]	; 0x70
				}
				if (dj.obj.attr & AM_DIR) {			/* Is it a sub-directory? */
 801165c:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8011660:	f003 0310 	and.w	r3, r3, #16
 8011664:	2b00      	cmp	r3, #0
 8011666:	d030      	beq.n	80116ca <f_unlink+0x126>
#if _FS_RPATH != 0
					if (dclst == fs->cdir) {		 		/* Is it the current directory? */
 8011668:	68fb      	ldr	r3, [r7, #12]
 801166a:	699b      	ldr	r3, [r3, #24]
 801166c:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 801166e:	429a      	cmp	r2, r3
 8011670:	d103      	bne.n	801167a <f_unlink+0xd6>
						res = FR_DENIED;
 8011672:	2307      	movs	r3, #7
 8011674:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8011678:	e027      	b.n	80116ca <f_unlink+0x126>
					} else
#endif
					{
						sdj.obj.fs = fs;						/* Open the sub-directory */
 801167a:	68fb      	ldr	r3, [r7, #12]
 801167c:	613b      	str	r3, [r7, #16]
						sdj.obj.sclust = dclst;
 801167e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8011680:	61bb      	str	r3, [r7, #24]
						if (fs->fs_type == FS_EXFAT) {
							sdj.obj.objsize = obj.objsize;
							sdj.obj.stat = obj.stat;
						}
#endif
						res = dir_sdi(&sdj, 0);
 8011682:	f107 0310 	add.w	r3, r7, #16
 8011686:	2100      	movs	r1, #0
 8011688:	4618      	mov	r0, r3
 801168a:	f7fd ffce 	bl	800f62a <dir_sdi>
 801168e:	4603      	mov	r3, r0
 8011690:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
						if (res == FR_OK) {
 8011694:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8011698:	2b00      	cmp	r3, #0
 801169a:	d116      	bne.n	80116ca <f_unlink+0x126>
							res = dir_read(&sdj, 0);			/* Read an item */
 801169c:	f107 0310 	add.w	r3, r7, #16
 80116a0:	2100      	movs	r1, #0
 80116a2:	4618      	mov	r0, r3
 80116a4:	f7fe f9a6 	bl	800f9f4 <dir_read>
 80116a8:	4603      	mov	r3, r0
 80116aa:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
							if (res == FR_OK) res = FR_DENIED;	/* Not empty? */
 80116ae:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 80116b2:	2b00      	cmp	r3, #0
 80116b4:	d102      	bne.n	80116bc <f_unlink+0x118>
 80116b6:	2307      	movs	r3, #7
 80116b8:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
							if (res == FR_NO_FILE) res = FR_OK;	/* Empty? */
 80116bc:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 80116c0:	2b04      	cmp	r3, #4
 80116c2:	d102      	bne.n	80116ca <f_unlink+0x126>
 80116c4:	2300      	movs	r3, #0
 80116c6:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
						}
					}
				}
			}
			if (res == FR_OK) {
 80116ca:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 80116ce:	2b00      	cmp	r3, #0
 80116d0:	d123      	bne.n	801171a <f_unlink+0x176>
				res = dir_remove(&dj);			/* Remove the directory entry */
 80116d2:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80116d6:	4618      	mov	r0, r3
 80116d8:	f7fe fa70 	bl	800fbbc <dir_remove>
 80116dc:	4603      	mov	r3, r0
 80116de:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
				if (res == FR_OK && dclst) {	/* Remove the cluster chain if exist */
 80116e2:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 80116e6:	2b00      	cmp	r3, #0
 80116e8:	d10c      	bne.n	8011704 <f_unlink+0x160>
 80116ea:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80116ec:	2b00      	cmp	r3, #0
 80116ee:	d009      	beq.n	8011704 <f_unlink+0x160>
#if _FS_EXFAT
					res = remove_chain(&obj, dclst, 0);
#else
					res = remove_chain(&dj.obj, dclst, 0);
 80116f0:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80116f4:	2200      	movs	r2, #0
 80116f6:	6f39      	ldr	r1, [r7, #112]	; 0x70
 80116f8:	4618      	mov	r0, r3
 80116fa:	f7fd fe61 	bl	800f3c0 <remove_chain>
 80116fe:	4603      	mov	r3, r0
 8011700:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
#endif
				}
				if (res == FR_OK) res = sync_fs(fs);
 8011704:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8011708:	2b00      	cmp	r3, #0
 801170a:	d106      	bne.n	801171a <f_unlink+0x176>
 801170c:	68fb      	ldr	r3, [r7, #12]
 801170e:	4618      	mov	r0, r3
 8011710:	f7fd fbe0 	bl	800eed4 <sync_fs>
 8011714:	4603      	mov	r3, r0
 8011716:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 801171a:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 801171e:	4618      	mov	r0, r3
 8011720:	3778      	adds	r7, #120	; 0x78
 8011722:	46bd      	mov	sp, r7
 8011724:	bd80      	pop	{r7, pc}
	...

08011728 <f_mkdir>:
/*-----------------------------------------------------------------------*/

FRESULT f_mkdir (
	const TCHAR* path		/* Pointer to the directory path */
)
{
 8011728:	b580      	push	{r7, lr}
 801172a:	b096      	sub	sp, #88	; 0x58
 801172c:	af00      	add	r7, sp, #0
 801172e:	6078      	str	r0, [r7, #4]
	DWORD dsc, dcl, pcl, tm;
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 8011730:	f107 0108 	add.w	r1, r7, #8
 8011734:	1d3b      	adds	r3, r7, #4
 8011736:	2202      	movs	r2, #2
 8011738:	4618      	mov	r0, r3
 801173a:	f7fe fc57 	bl	800ffec <find_volume>
 801173e:	4603      	mov	r3, r0
 8011740:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	dj.obj.fs = fs;
 8011744:	68bb      	ldr	r3, [r7, #8]
 8011746:	60fb      	str	r3, [r7, #12]
	if (res == FR_OK) {
 8011748:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801174c:	2b00      	cmp	r3, #0
 801174e:	f040 80fe 	bne.w	801194e <f_mkdir+0x226>
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);			/* Follow the file path */
 8011752:	687a      	ldr	r2, [r7, #4]
 8011754:	f107 030c 	add.w	r3, r7, #12
 8011758:	4611      	mov	r1, r2
 801175a:	4618      	mov	r0, r3
 801175c:	f7fe fb16 	bl	800fd8c <follow_path>
 8011760:	4603      	mov	r3, r0
 8011762:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (res == FR_OK) res = FR_EXIST;		/* Any object with same name is already existing */
 8011766:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801176a:	2b00      	cmp	r3, #0
 801176c:	d102      	bne.n	8011774 <f_mkdir+0x4c>
 801176e:	2308      	movs	r3, #8
 8011770:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (_FS_RPATH && res == FR_NO_FILE && (dj.fn[NSFLAG] & NS_DOT)) {
 8011774:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8011778:	2b04      	cmp	r3, #4
 801177a:	d108      	bne.n	801178e <f_mkdir+0x66>
 801177c:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8011780:	f003 0320 	and.w	r3, r3, #32
 8011784:	2b00      	cmp	r3, #0
 8011786:	d002      	beq.n	801178e <f_mkdir+0x66>
			res = FR_INVALID_NAME;
 8011788:	2306      	movs	r3, #6
 801178a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		}
		if (res == FR_NO_FILE) {				/* Can create a new directory */
 801178e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8011792:	2b04      	cmp	r3, #4
 8011794:	f040 80db 	bne.w	801194e <f_mkdir+0x226>
			dcl = create_chain(&dj.obj, 0);		/* Allocate a cluster for the new directory table */
 8011798:	f107 030c 	add.w	r3, r7, #12
 801179c:	2100      	movs	r1, #0
 801179e:	4618      	mov	r0, r3
 80117a0:	f7fd fe73 	bl	800f48a <create_chain>
 80117a4:	6478      	str	r0, [r7, #68]	; 0x44
			dj.obj.objsize = (DWORD)fs->csize * SS(fs);
 80117a6:	68bb      	ldr	r3, [r7, #8]
 80117a8:	895b      	ldrh	r3, [r3, #10]
 80117aa:	461a      	mov	r2, r3
 80117ac:	68bb      	ldr	r3, [r7, #8]
 80117ae:	899b      	ldrh	r3, [r3, #12]
 80117b0:	fb03 f302 	mul.w	r3, r3, r2
 80117b4:	61bb      	str	r3, [r7, #24]
			res = FR_OK;
 80117b6:	2300      	movs	r3, #0
 80117b8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (dcl == 0) res = FR_DENIED;		/* No space to allocate a new cluster */
 80117bc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80117be:	2b00      	cmp	r3, #0
 80117c0:	d102      	bne.n	80117c8 <f_mkdir+0xa0>
 80117c2:	2307      	movs	r3, #7
 80117c4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (dcl == 1) res = FR_INT_ERR;
 80117c8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80117ca:	2b01      	cmp	r3, #1
 80117cc:	d102      	bne.n	80117d4 <f_mkdir+0xac>
 80117ce:	2302      	movs	r3, #2
 80117d0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (dcl == 0xFFFFFFFF) res = FR_DISK_ERR;
 80117d4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80117d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80117da:	d102      	bne.n	80117e2 <f_mkdir+0xba>
 80117dc:	2301      	movs	r3, #1
 80117de:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (res == FR_OK) res = sync_window(fs);	/* Flush FAT */
 80117e2:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80117e6:	2b00      	cmp	r3, #0
 80117e8:	d106      	bne.n	80117f8 <f_mkdir+0xd0>
 80117ea:	68bb      	ldr	r3, [r7, #8]
 80117ec:	4618      	mov	r0, r3
 80117ee:	f7fd faff 	bl	800edf0 <sync_window>
 80117f2:	4603      	mov	r3, r0
 80117f4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			tm = GET_FATTIME();
 80117f8:	4b58      	ldr	r3, [pc, #352]	; (801195c <f_mkdir+0x234>)
 80117fa:	643b      	str	r3, [r7, #64]	; 0x40
			if (res == FR_OK) {					/* Initialize the new directory table */
 80117fc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8011800:	2b00      	cmp	r3, #0
 8011802:	d16c      	bne.n	80118de <f_mkdir+0x1b6>
				dsc = clust2sect(fs, dcl);
 8011804:	68bb      	ldr	r3, [r7, #8]
 8011806:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8011808:	4618      	mov	r0, r3
 801180a:	f7fd fbd3 	bl	800efb4 <clust2sect>
 801180e:	64f8      	str	r0, [r7, #76]	; 0x4c
				dir = fs->win;
 8011810:	68bb      	ldr	r3, [r7, #8]
 8011812:	3338      	adds	r3, #56	; 0x38
 8011814:	63fb      	str	r3, [r7, #60]	; 0x3c
				mem_set(dir, 0, SS(fs));
 8011816:	68bb      	ldr	r3, [r7, #8]
 8011818:	899b      	ldrh	r3, [r3, #12]
 801181a:	461a      	mov	r2, r3
 801181c:	2100      	movs	r1, #0
 801181e:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8011820:	f7fd f91d 	bl	800ea5e <mem_set>
				if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
					mem_set(dir + DIR_Name, ' ', 11);	/* Create "." entry */
 8011824:	220b      	movs	r2, #11
 8011826:	2120      	movs	r1, #32
 8011828:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 801182a:	f7fd f918 	bl	800ea5e <mem_set>
					dir[DIR_Name] = '.';
 801182e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011830:	222e      	movs	r2, #46	; 0x2e
 8011832:	701a      	strb	r2, [r3, #0]
					dir[DIR_Attr] = AM_DIR;
 8011834:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011836:	330b      	adds	r3, #11
 8011838:	2210      	movs	r2, #16
 801183a:	701a      	strb	r2, [r3, #0]
					st_dword(dir + DIR_ModTime, tm);
 801183c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801183e:	3316      	adds	r3, #22
 8011840:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8011842:	4618      	mov	r0, r3
 8011844:	f7fd f8be 	bl	800e9c4 <st_dword>
					st_clust(fs, dir, dcl);
 8011848:	68bb      	ldr	r3, [r7, #8]
 801184a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 801184c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 801184e:	4618      	mov	r0, r3
 8011850:	f7fe f8b0 	bl	800f9b4 <st_clust>
					mem_cpy(dir + SZDIRE, dir, SZDIRE); 	/* Create ".." entry */
 8011854:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011856:	3320      	adds	r3, #32
 8011858:	2220      	movs	r2, #32
 801185a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 801185c:	4618      	mov	r0, r3
 801185e:	f7fd f8dd 	bl	800ea1c <mem_cpy>
					dir[SZDIRE + 1] = '.'; pcl = dj.obj.sclust;
 8011862:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011864:	3321      	adds	r3, #33	; 0x21
 8011866:	222e      	movs	r2, #46	; 0x2e
 8011868:	701a      	strb	r2, [r3, #0]
 801186a:	697b      	ldr	r3, [r7, #20]
 801186c:	64bb      	str	r3, [r7, #72]	; 0x48
					if (fs->fs_type == FS_FAT32 && pcl == fs->dirbase) pcl = 0;
 801186e:	68bb      	ldr	r3, [r7, #8]
 8011870:	781b      	ldrb	r3, [r3, #0]
 8011872:	2b03      	cmp	r3, #3
 8011874:	d106      	bne.n	8011884 <f_mkdir+0x15c>
 8011876:	68bb      	ldr	r3, [r7, #8]
 8011878:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801187a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 801187c:	429a      	cmp	r2, r3
 801187e:	d101      	bne.n	8011884 <f_mkdir+0x15c>
 8011880:	2300      	movs	r3, #0
 8011882:	64bb      	str	r3, [r7, #72]	; 0x48
					st_clust(fs, dir + SZDIRE, pcl);
 8011884:	68b8      	ldr	r0, [r7, #8]
 8011886:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011888:	3320      	adds	r3, #32
 801188a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 801188c:	4619      	mov	r1, r3
 801188e:	f7fe f891 	bl	800f9b4 <st_clust>
				}
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 8011892:	68bb      	ldr	r3, [r7, #8]
 8011894:	895b      	ldrh	r3, [r3, #10]
 8011896:	653b      	str	r3, [r7, #80]	; 0x50
 8011898:	e01c      	b.n	80118d4 <f_mkdir+0x1ac>
					fs->winsect = dsc++;
 801189a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801189c:	1c5a      	adds	r2, r3, #1
 801189e:	64fa      	str	r2, [r7, #76]	; 0x4c
 80118a0:	68ba      	ldr	r2, [r7, #8]
 80118a2:	6353      	str	r3, [r2, #52]	; 0x34
					fs->wflag = 1;
 80118a4:	68bb      	ldr	r3, [r7, #8]
 80118a6:	2201      	movs	r2, #1
 80118a8:	70da      	strb	r2, [r3, #3]
					res = sync_window(fs);
 80118aa:	68bb      	ldr	r3, [r7, #8]
 80118ac:	4618      	mov	r0, r3
 80118ae:	f7fd fa9f 	bl	800edf0 <sync_window>
 80118b2:	4603      	mov	r3, r0
 80118b4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					if (res != FR_OK) break;
 80118b8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80118bc:	2b00      	cmp	r3, #0
 80118be:	d10d      	bne.n	80118dc <f_mkdir+0x1b4>
					mem_set(dir, 0, SS(fs));
 80118c0:	68bb      	ldr	r3, [r7, #8]
 80118c2:	899b      	ldrh	r3, [r3, #12]
 80118c4:	461a      	mov	r2, r3
 80118c6:	2100      	movs	r1, #0
 80118c8:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80118ca:	f7fd f8c8 	bl	800ea5e <mem_set>
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 80118ce:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80118d0:	3b01      	subs	r3, #1
 80118d2:	653b      	str	r3, [r7, #80]	; 0x50
 80118d4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80118d6:	2b00      	cmp	r3, #0
 80118d8:	d1df      	bne.n	801189a <f_mkdir+0x172>
 80118da:	e000      	b.n	80118de <f_mkdir+0x1b6>
					if (res != FR_OK) break;
 80118dc:	bf00      	nop
				}
			}
			if (res == FR_OK) {
 80118de:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80118e2:	2b00      	cmp	r3, #0
 80118e4:	d107      	bne.n	80118f6 <f_mkdir+0x1ce>
				res = dir_register(&dj);	/* Register the object to the directoy */
 80118e6:	f107 030c 	add.w	r3, r7, #12
 80118ea:	4618      	mov	r0, r3
 80118ec:	f7fe f934 	bl	800fb58 <dir_register>
 80118f0:	4603      	mov	r3, r0
 80118f2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			}
			if (res == FR_OK) {
 80118f6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80118fa:	2b00      	cmp	r3, #0
 80118fc:	d120      	bne.n	8011940 <f_mkdir+0x218>
					fs->dirbuf[XDIR_Attr] = AM_DIR;				/* Attribute */
					res = store_xdir(&dj);
				} else
#endif
				{
					dir = dj.dir;
 80118fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011900:	63fb      	str	r3, [r7, #60]	; 0x3c
					st_dword(dir + DIR_ModTime, tm);	/* Created time */
 8011902:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011904:	3316      	adds	r3, #22
 8011906:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8011908:	4618      	mov	r0, r3
 801190a:	f7fd f85b 	bl	800e9c4 <st_dword>
					st_clust(fs, dir, dcl);				/* Table start cluster */
 801190e:	68bb      	ldr	r3, [r7, #8]
 8011910:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8011912:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8011914:	4618      	mov	r0, r3
 8011916:	f7fe f84d 	bl	800f9b4 <st_clust>
					dir[DIR_Attr] = AM_DIR;				/* Attribute */
 801191a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801191c:	330b      	adds	r3, #11
 801191e:	2210      	movs	r2, #16
 8011920:	701a      	strb	r2, [r3, #0]
					fs->wflag = 1;
 8011922:	68bb      	ldr	r3, [r7, #8]
 8011924:	2201      	movs	r2, #1
 8011926:	70da      	strb	r2, [r3, #3]
				}
				if (res == FR_OK) {
 8011928:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801192c:	2b00      	cmp	r3, #0
 801192e:	d10e      	bne.n	801194e <f_mkdir+0x226>
					res = sync_fs(fs);
 8011930:	68bb      	ldr	r3, [r7, #8]
 8011932:	4618      	mov	r0, r3
 8011934:	f7fd face 	bl	800eed4 <sync_fs>
 8011938:	4603      	mov	r3, r0
 801193a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
 801193e:	e006      	b.n	801194e <f_mkdir+0x226>
				}
			} else {
				remove_chain(&dj.obj, dcl, 0);		/* Could not register, remove cluster chain */
 8011940:	f107 030c 	add.w	r3, r7, #12
 8011944:	2200      	movs	r2, #0
 8011946:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8011948:	4618      	mov	r0, r3
 801194a:	f7fd fd39 	bl	800f3c0 <remove_chain>
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 801194e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
}
 8011952:	4618      	mov	r0, r3
 8011954:	3758      	adds	r7, #88	; 0x58
 8011956:	46bd      	mov	sp, r7
 8011958:	bd80      	pop	{r7, pc}
 801195a:	bf00      	nop
 801195c:	274a0000 	.word	0x274a0000

08011960 <f_gets>:
TCHAR* f_gets (
	TCHAR* buff,	/* Pointer to the string buffer to read */
	int len,		/* Size of string buffer (characters) */
	FIL* fp			/* Pointer to the file object */
)
{
 8011960:	b580      	push	{r7, lr}
 8011962:	b088      	sub	sp, #32
 8011964:	af00      	add	r7, sp, #0
 8011966:	60f8      	str	r0, [r7, #12]
 8011968:	60b9      	str	r1, [r7, #8]
 801196a:	607a      	str	r2, [r7, #4]
	int n = 0;
 801196c:	2300      	movs	r3, #0
 801196e:	61fb      	str	r3, [r7, #28]
	TCHAR c, *p = buff;
 8011970:	68fb      	ldr	r3, [r7, #12]
 8011972:	61bb      	str	r3, [r7, #24]
	BYTE s[2];
	UINT rc;


	while (n < len - 1) {	/* Read characters until buffer gets filled */
 8011974:	e017      	b.n	80119a6 <f_gets+0x46>
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
#else						/* Read a character without conversion */
		f_read(fp, s, 1, &rc);
 8011976:	f107 0310 	add.w	r3, r7, #16
 801197a:	f107 0114 	add.w	r1, r7, #20
 801197e:	2201      	movs	r2, #1
 8011980:	6878      	ldr	r0, [r7, #4]
 8011982:	f7ff f803 	bl	801098c <f_read>
		if (rc != 1) break;
 8011986:	693b      	ldr	r3, [r7, #16]
 8011988:	2b01      	cmp	r3, #1
 801198a:	d112      	bne.n	80119b2 <f_gets+0x52>
		c = s[0];
 801198c:	7d3b      	ldrb	r3, [r7, #20]
 801198e:	75fb      	strb	r3, [r7, #23]
#endif
		if (_USE_STRFUNC == 2 && c == '\r') continue;	/* Strip '\r' */
		*p++ = c;
 8011990:	69bb      	ldr	r3, [r7, #24]
 8011992:	1c5a      	adds	r2, r3, #1
 8011994:	61ba      	str	r2, [r7, #24]
 8011996:	7dfa      	ldrb	r2, [r7, #23]
 8011998:	701a      	strb	r2, [r3, #0]
		n++;
 801199a:	69fb      	ldr	r3, [r7, #28]
 801199c:	3301      	adds	r3, #1
 801199e:	61fb      	str	r3, [r7, #28]
		if (c == '\n') break;		/* Break on EOL */
 80119a0:	7dfb      	ldrb	r3, [r7, #23]
 80119a2:	2b0a      	cmp	r3, #10
 80119a4:	d007      	beq.n	80119b6 <f_gets+0x56>
	while (n < len - 1) {	/* Read characters until buffer gets filled */
 80119a6:	68bb      	ldr	r3, [r7, #8]
 80119a8:	3b01      	subs	r3, #1
 80119aa:	69fa      	ldr	r2, [r7, #28]
 80119ac:	429a      	cmp	r2, r3
 80119ae:	dbe2      	blt.n	8011976 <f_gets+0x16>
 80119b0:	e002      	b.n	80119b8 <f_gets+0x58>
		if (rc != 1) break;
 80119b2:	bf00      	nop
 80119b4:	e000      	b.n	80119b8 <f_gets+0x58>
		if (c == '\n') break;		/* Break on EOL */
 80119b6:	bf00      	nop
	}
	*p = 0;
 80119b8:	69bb      	ldr	r3, [r7, #24]
 80119ba:	2200      	movs	r2, #0
 80119bc:	701a      	strb	r2, [r3, #0]
	return n ? buff : 0;			/* When no data read (eof or error), return with error. */
 80119be:	69fb      	ldr	r3, [r7, #28]
 80119c0:	2b00      	cmp	r3, #0
 80119c2:	d001      	beq.n	80119c8 <f_gets+0x68>
 80119c4:	68fb      	ldr	r3, [r7, #12]
 80119c6:	e000      	b.n	80119ca <f_gets+0x6a>
 80119c8:	2300      	movs	r3, #0
}
 80119ca:	4618      	mov	r0, r3
 80119cc:	3720      	adds	r7, #32
 80119ce:	46bd      	mov	sp, r7
 80119d0:	bd80      	pop	{r7, pc}
	...

080119d4 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 80119d4:	b480      	push	{r7}
 80119d6:	b087      	sub	sp, #28
 80119d8:	af00      	add	r7, sp, #0
 80119da:	60f8      	str	r0, [r7, #12]
 80119dc:	60b9      	str	r1, [r7, #8]
 80119de:	4613      	mov	r3, r2
 80119e0:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 80119e2:	2301      	movs	r3, #1
 80119e4:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 80119e6:	2300      	movs	r3, #0
 80119e8:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 80119ea:	4b1f      	ldr	r3, [pc, #124]	; (8011a68 <FATFS_LinkDriverEx+0x94>)
 80119ec:	7a5b      	ldrb	r3, [r3, #9]
 80119ee:	b2db      	uxtb	r3, r3
 80119f0:	2b00      	cmp	r3, #0
 80119f2:	d131      	bne.n	8011a58 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 80119f4:	4b1c      	ldr	r3, [pc, #112]	; (8011a68 <FATFS_LinkDriverEx+0x94>)
 80119f6:	7a5b      	ldrb	r3, [r3, #9]
 80119f8:	b2db      	uxtb	r3, r3
 80119fa:	461a      	mov	r2, r3
 80119fc:	4b1a      	ldr	r3, [pc, #104]	; (8011a68 <FATFS_LinkDriverEx+0x94>)
 80119fe:	2100      	movs	r1, #0
 8011a00:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8011a02:	4b19      	ldr	r3, [pc, #100]	; (8011a68 <FATFS_LinkDriverEx+0x94>)
 8011a04:	7a5b      	ldrb	r3, [r3, #9]
 8011a06:	b2db      	uxtb	r3, r3
 8011a08:	4a17      	ldr	r2, [pc, #92]	; (8011a68 <FATFS_LinkDriverEx+0x94>)
 8011a0a:	009b      	lsls	r3, r3, #2
 8011a0c:	4413      	add	r3, r2
 8011a0e:	68fa      	ldr	r2, [r7, #12]
 8011a10:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8011a12:	4b15      	ldr	r3, [pc, #84]	; (8011a68 <FATFS_LinkDriverEx+0x94>)
 8011a14:	7a5b      	ldrb	r3, [r3, #9]
 8011a16:	b2db      	uxtb	r3, r3
 8011a18:	461a      	mov	r2, r3
 8011a1a:	4b13      	ldr	r3, [pc, #76]	; (8011a68 <FATFS_LinkDriverEx+0x94>)
 8011a1c:	4413      	add	r3, r2
 8011a1e:	79fa      	ldrb	r2, [r7, #7]
 8011a20:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8011a22:	4b11      	ldr	r3, [pc, #68]	; (8011a68 <FATFS_LinkDriverEx+0x94>)
 8011a24:	7a5b      	ldrb	r3, [r3, #9]
 8011a26:	b2db      	uxtb	r3, r3
 8011a28:	1c5a      	adds	r2, r3, #1
 8011a2a:	b2d1      	uxtb	r1, r2
 8011a2c:	4a0e      	ldr	r2, [pc, #56]	; (8011a68 <FATFS_LinkDriverEx+0x94>)
 8011a2e:	7251      	strb	r1, [r2, #9]
 8011a30:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8011a32:	7dbb      	ldrb	r3, [r7, #22]
 8011a34:	3330      	adds	r3, #48	; 0x30
 8011a36:	b2da      	uxtb	r2, r3
 8011a38:	68bb      	ldr	r3, [r7, #8]
 8011a3a:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8011a3c:	68bb      	ldr	r3, [r7, #8]
 8011a3e:	3301      	adds	r3, #1
 8011a40:	223a      	movs	r2, #58	; 0x3a
 8011a42:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8011a44:	68bb      	ldr	r3, [r7, #8]
 8011a46:	3302      	adds	r3, #2
 8011a48:	222f      	movs	r2, #47	; 0x2f
 8011a4a:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8011a4c:	68bb      	ldr	r3, [r7, #8]
 8011a4e:	3303      	adds	r3, #3
 8011a50:	2200      	movs	r2, #0
 8011a52:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8011a54:	2300      	movs	r3, #0
 8011a56:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8011a58:	7dfb      	ldrb	r3, [r7, #23]
}
 8011a5a:	4618      	mov	r0, r3
 8011a5c:	371c      	adds	r7, #28
 8011a5e:	46bd      	mov	sp, r7
 8011a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a64:	4770      	bx	lr
 8011a66:	bf00      	nop
 8011a68:	2003745c 	.word	0x2003745c

08011a6c <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8011a6c:	b580      	push	{r7, lr}
 8011a6e:	b082      	sub	sp, #8
 8011a70:	af00      	add	r7, sp, #0
 8011a72:	6078      	str	r0, [r7, #4]
 8011a74:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8011a76:	2200      	movs	r2, #0
 8011a78:	6839      	ldr	r1, [r7, #0]
 8011a7a:	6878      	ldr	r0, [r7, #4]
 8011a7c:	f7ff ffaa 	bl	80119d4 <FATFS_LinkDriverEx>
 8011a80:	4603      	mov	r3, r0
}
 8011a82:	4618      	mov	r0, r3
 8011a84:	3708      	adds	r7, #8
 8011a86:	46bd      	mov	sp, r7
 8011a88:	bd80      	pop	{r7, pc}

08011a8a <__cxa_guard_acquire>:
 8011a8a:	6803      	ldr	r3, [r0, #0]
 8011a8c:	07db      	lsls	r3, r3, #31
 8011a8e:	d406      	bmi.n	8011a9e <__cxa_guard_acquire+0x14>
 8011a90:	7843      	ldrb	r3, [r0, #1]
 8011a92:	b103      	cbz	r3, 8011a96 <__cxa_guard_acquire+0xc>
 8011a94:	deff      	udf	#255	; 0xff
 8011a96:	2301      	movs	r3, #1
 8011a98:	7043      	strb	r3, [r0, #1]
 8011a9a:	4618      	mov	r0, r3
 8011a9c:	4770      	bx	lr
 8011a9e:	2000      	movs	r0, #0
 8011aa0:	4770      	bx	lr

08011aa2 <__cxa_guard_release>:
 8011aa2:	2301      	movs	r3, #1
 8011aa4:	6003      	str	r3, [r0, #0]
 8011aa6:	4770      	bx	lr

08011aa8 <cos>:
 8011aa8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8011aaa:	ec51 0b10 	vmov	r0, r1, d0
 8011aae:	4a1e      	ldr	r2, [pc, #120]	; (8011b28 <cos+0x80>)
 8011ab0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8011ab4:	4293      	cmp	r3, r2
 8011ab6:	dc06      	bgt.n	8011ac6 <cos+0x1e>
 8011ab8:	ed9f 1b19 	vldr	d1, [pc, #100]	; 8011b20 <cos+0x78>
 8011abc:	f000 fa74 	bl	8011fa8 <__kernel_cos>
 8011ac0:	ec51 0b10 	vmov	r0, r1, d0
 8011ac4:	e007      	b.n	8011ad6 <cos+0x2e>
 8011ac6:	4a19      	ldr	r2, [pc, #100]	; (8011b2c <cos+0x84>)
 8011ac8:	4293      	cmp	r3, r2
 8011aca:	dd09      	ble.n	8011ae0 <cos+0x38>
 8011acc:	ee10 2a10 	vmov	r2, s0
 8011ad0:	460b      	mov	r3, r1
 8011ad2:	f7ee fbf1 	bl	80002b8 <__aeabi_dsub>
 8011ad6:	ec41 0b10 	vmov	d0, r0, r1
 8011ada:	b005      	add	sp, #20
 8011adc:	f85d fb04 	ldr.w	pc, [sp], #4
 8011ae0:	4668      	mov	r0, sp
 8011ae2:	f000 f86d 	bl	8011bc0 <__ieee754_rem_pio2>
 8011ae6:	f000 0003 	and.w	r0, r0, #3
 8011aea:	2801      	cmp	r0, #1
 8011aec:	ed9d 1b02 	vldr	d1, [sp, #8]
 8011af0:	ed9d 0b00 	vldr	d0, [sp]
 8011af4:	d007      	beq.n	8011b06 <cos+0x5e>
 8011af6:	2802      	cmp	r0, #2
 8011af8:	d00e      	beq.n	8011b18 <cos+0x70>
 8011afa:	2800      	cmp	r0, #0
 8011afc:	d0de      	beq.n	8011abc <cos+0x14>
 8011afe:	2001      	movs	r0, #1
 8011b00:	f000 fe5a 	bl	80127b8 <__kernel_sin>
 8011b04:	e7dc      	b.n	8011ac0 <cos+0x18>
 8011b06:	f000 fe57 	bl	80127b8 <__kernel_sin>
 8011b0a:	ec53 2b10 	vmov	r2, r3, d0
 8011b0e:	ee10 0a10 	vmov	r0, s0
 8011b12:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8011b16:	e7de      	b.n	8011ad6 <cos+0x2e>
 8011b18:	f000 fa46 	bl	8011fa8 <__kernel_cos>
 8011b1c:	e7f5      	b.n	8011b0a <cos+0x62>
 8011b1e:	bf00      	nop
	...
 8011b28:	3fe921fb 	.word	0x3fe921fb
 8011b2c:	7fefffff 	.word	0x7fefffff

08011b30 <sin>:
 8011b30:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8011b32:	ec51 0b10 	vmov	r0, r1, d0
 8011b36:	4a20      	ldr	r2, [pc, #128]	; (8011bb8 <sin+0x88>)
 8011b38:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8011b3c:	4293      	cmp	r3, r2
 8011b3e:	dc07      	bgt.n	8011b50 <sin+0x20>
 8011b40:	ed9f 1b1b 	vldr	d1, [pc, #108]	; 8011bb0 <sin+0x80>
 8011b44:	2000      	movs	r0, #0
 8011b46:	f000 fe37 	bl	80127b8 <__kernel_sin>
 8011b4a:	ec51 0b10 	vmov	r0, r1, d0
 8011b4e:	e007      	b.n	8011b60 <sin+0x30>
 8011b50:	4a1a      	ldr	r2, [pc, #104]	; (8011bbc <sin+0x8c>)
 8011b52:	4293      	cmp	r3, r2
 8011b54:	dd09      	ble.n	8011b6a <sin+0x3a>
 8011b56:	ee10 2a10 	vmov	r2, s0
 8011b5a:	460b      	mov	r3, r1
 8011b5c:	f7ee fbac 	bl	80002b8 <__aeabi_dsub>
 8011b60:	ec41 0b10 	vmov	d0, r0, r1
 8011b64:	b005      	add	sp, #20
 8011b66:	f85d fb04 	ldr.w	pc, [sp], #4
 8011b6a:	4668      	mov	r0, sp
 8011b6c:	f000 f828 	bl	8011bc0 <__ieee754_rem_pio2>
 8011b70:	f000 0003 	and.w	r0, r0, #3
 8011b74:	2801      	cmp	r0, #1
 8011b76:	ed9d 1b02 	vldr	d1, [sp, #8]
 8011b7a:	ed9d 0b00 	vldr	d0, [sp]
 8011b7e:	d004      	beq.n	8011b8a <sin+0x5a>
 8011b80:	2802      	cmp	r0, #2
 8011b82:	d005      	beq.n	8011b90 <sin+0x60>
 8011b84:	b970      	cbnz	r0, 8011ba4 <sin+0x74>
 8011b86:	2001      	movs	r0, #1
 8011b88:	e7dd      	b.n	8011b46 <sin+0x16>
 8011b8a:	f000 fa0d 	bl	8011fa8 <__kernel_cos>
 8011b8e:	e7dc      	b.n	8011b4a <sin+0x1a>
 8011b90:	2001      	movs	r0, #1
 8011b92:	f000 fe11 	bl	80127b8 <__kernel_sin>
 8011b96:	ec53 2b10 	vmov	r2, r3, d0
 8011b9a:	ee10 0a10 	vmov	r0, s0
 8011b9e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8011ba2:	e7dd      	b.n	8011b60 <sin+0x30>
 8011ba4:	f000 fa00 	bl	8011fa8 <__kernel_cos>
 8011ba8:	e7f5      	b.n	8011b96 <sin+0x66>
 8011baa:	bf00      	nop
 8011bac:	f3af 8000 	nop.w
	...
 8011bb8:	3fe921fb 	.word	0x3fe921fb
 8011bbc:	7fefffff 	.word	0x7fefffff

08011bc0 <__ieee754_rem_pio2>:
 8011bc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011bc4:	ec57 6b10 	vmov	r6, r7, d0
 8011bc8:	4bc3      	ldr	r3, [pc, #780]	; (8011ed8 <__ieee754_rem_pio2+0x318>)
 8011bca:	b08d      	sub	sp, #52	; 0x34
 8011bcc:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8011bd0:	4598      	cmp	r8, r3
 8011bd2:	4604      	mov	r4, r0
 8011bd4:	9704      	str	r7, [sp, #16]
 8011bd6:	dc07      	bgt.n	8011be8 <__ieee754_rem_pio2+0x28>
 8011bd8:	2200      	movs	r2, #0
 8011bda:	2300      	movs	r3, #0
 8011bdc:	ed84 0b00 	vstr	d0, [r4]
 8011be0:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8011be4:	2500      	movs	r5, #0
 8011be6:	e027      	b.n	8011c38 <__ieee754_rem_pio2+0x78>
 8011be8:	4bbc      	ldr	r3, [pc, #752]	; (8011edc <__ieee754_rem_pio2+0x31c>)
 8011bea:	4598      	cmp	r8, r3
 8011bec:	dc75      	bgt.n	8011cda <__ieee754_rem_pio2+0x11a>
 8011bee:	9b04      	ldr	r3, [sp, #16]
 8011bf0:	4dbb      	ldr	r5, [pc, #748]	; (8011ee0 <__ieee754_rem_pio2+0x320>)
 8011bf2:	2b00      	cmp	r3, #0
 8011bf4:	ee10 0a10 	vmov	r0, s0
 8011bf8:	a3a9      	add	r3, pc, #676	; (adr r3, 8011ea0 <__ieee754_rem_pio2+0x2e0>)
 8011bfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011bfe:	4639      	mov	r1, r7
 8011c00:	dd36      	ble.n	8011c70 <__ieee754_rem_pio2+0xb0>
 8011c02:	f7ee fb59 	bl	80002b8 <__aeabi_dsub>
 8011c06:	45a8      	cmp	r8, r5
 8011c08:	4606      	mov	r6, r0
 8011c0a:	460f      	mov	r7, r1
 8011c0c:	d018      	beq.n	8011c40 <__ieee754_rem_pio2+0x80>
 8011c0e:	a3a6      	add	r3, pc, #664	; (adr r3, 8011ea8 <__ieee754_rem_pio2+0x2e8>)
 8011c10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011c14:	f7ee fb50 	bl	80002b8 <__aeabi_dsub>
 8011c18:	4602      	mov	r2, r0
 8011c1a:	460b      	mov	r3, r1
 8011c1c:	e9c4 2300 	strd	r2, r3, [r4]
 8011c20:	4630      	mov	r0, r6
 8011c22:	4639      	mov	r1, r7
 8011c24:	f7ee fb48 	bl	80002b8 <__aeabi_dsub>
 8011c28:	a39f      	add	r3, pc, #636	; (adr r3, 8011ea8 <__ieee754_rem_pio2+0x2e8>)
 8011c2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011c2e:	f7ee fb43 	bl	80002b8 <__aeabi_dsub>
 8011c32:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8011c36:	2501      	movs	r5, #1
 8011c38:	4628      	mov	r0, r5
 8011c3a:	b00d      	add	sp, #52	; 0x34
 8011c3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011c40:	a39b      	add	r3, pc, #620	; (adr r3, 8011eb0 <__ieee754_rem_pio2+0x2f0>)
 8011c42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011c46:	f7ee fb37 	bl	80002b8 <__aeabi_dsub>
 8011c4a:	a39b      	add	r3, pc, #620	; (adr r3, 8011eb8 <__ieee754_rem_pio2+0x2f8>)
 8011c4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011c50:	4606      	mov	r6, r0
 8011c52:	460f      	mov	r7, r1
 8011c54:	f7ee fb30 	bl	80002b8 <__aeabi_dsub>
 8011c58:	4602      	mov	r2, r0
 8011c5a:	460b      	mov	r3, r1
 8011c5c:	e9c4 2300 	strd	r2, r3, [r4]
 8011c60:	4630      	mov	r0, r6
 8011c62:	4639      	mov	r1, r7
 8011c64:	f7ee fb28 	bl	80002b8 <__aeabi_dsub>
 8011c68:	a393      	add	r3, pc, #588	; (adr r3, 8011eb8 <__ieee754_rem_pio2+0x2f8>)
 8011c6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011c6e:	e7de      	b.n	8011c2e <__ieee754_rem_pio2+0x6e>
 8011c70:	f7ee fb24 	bl	80002bc <__adddf3>
 8011c74:	45a8      	cmp	r8, r5
 8011c76:	4606      	mov	r6, r0
 8011c78:	460f      	mov	r7, r1
 8011c7a:	d016      	beq.n	8011caa <__ieee754_rem_pio2+0xea>
 8011c7c:	a38a      	add	r3, pc, #552	; (adr r3, 8011ea8 <__ieee754_rem_pio2+0x2e8>)
 8011c7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011c82:	f7ee fb1b 	bl	80002bc <__adddf3>
 8011c86:	4602      	mov	r2, r0
 8011c88:	460b      	mov	r3, r1
 8011c8a:	e9c4 2300 	strd	r2, r3, [r4]
 8011c8e:	4630      	mov	r0, r6
 8011c90:	4639      	mov	r1, r7
 8011c92:	f7ee fb11 	bl	80002b8 <__aeabi_dsub>
 8011c96:	a384      	add	r3, pc, #528	; (adr r3, 8011ea8 <__ieee754_rem_pio2+0x2e8>)
 8011c98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011c9c:	f7ee fb0e 	bl	80002bc <__adddf3>
 8011ca0:	f04f 35ff 	mov.w	r5, #4294967295
 8011ca4:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8011ca8:	e7c6      	b.n	8011c38 <__ieee754_rem_pio2+0x78>
 8011caa:	a381      	add	r3, pc, #516	; (adr r3, 8011eb0 <__ieee754_rem_pio2+0x2f0>)
 8011cac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011cb0:	f7ee fb04 	bl	80002bc <__adddf3>
 8011cb4:	a380      	add	r3, pc, #512	; (adr r3, 8011eb8 <__ieee754_rem_pio2+0x2f8>)
 8011cb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011cba:	4606      	mov	r6, r0
 8011cbc:	460f      	mov	r7, r1
 8011cbe:	f7ee fafd 	bl	80002bc <__adddf3>
 8011cc2:	4602      	mov	r2, r0
 8011cc4:	460b      	mov	r3, r1
 8011cc6:	e9c4 2300 	strd	r2, r3, [r4]
 8011cca:	4630      	mov	r0, r6
 8011ccc:	4639      	mov	r1, r7
 8011cce:	f7ee faf3 	bl	80002b8 <__aeabi_dsub>
 8011cd2:	a379      	add	r3, pc, #484	; (adr r3, 8011eb8 <__ieee754_rem_pio2+0x2f8>)
 8011cd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011cd8:	e7e0      	b.n	8011c9c <__ieee754_rem_pio2+0xdc>
 8011cda:	4b82      	ldr	r3, [pc, #520]	; (8011ee4 <__ieee754_rem_pio2+0x324>)
 8011cdc:	4598      	cmp	r8, r3
 8011cde:	f300 80d0 	bgt.w	8011e82 <__ieee754_rem_pio2+0x2c2>
 8011ce2:	f000 fe23 	bl	801292c <fabs>
 8011ce6:	ec57 6b10 	vmov	r6, r7, d0
 8011cea:	ee10 0a10 	vmov	r0, s0
 8011cee:	a374      	add	r3, pc, #464	; (adr r3, 8011ec0 <__ieee754_rem_pio2+0x300>)
 8011cf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011cf4:	4639      	mov	r1, r7
 8011cf6:	f7ee fc97 	bl	8000628 <__aeabi_dmul>
 8011cfa:	2200      	movs	r2, #0
 8011cfc:	4b7a      	ldr	r3, [pc, #488]	; (8011ee8 <__ieee754_rem_pio2+0x328>)
 8011cfe:	f7ee fadd 	bl	80002bc <__adddf3>
 8011d02:	f7ee ff41 	bl	8000b88 <__aeabi_d2iz>
 8011d06:	4605      	mov	r5, r0
 8011d08:	f7ee fc24 	bl	8000554 <__aeabi_i2d>
 8011d0c:	a364      	add	r3, pc, #400	; (adr r3, 8011ea0 <__ieee754_rem_pio2+0x2e0>)
 8011d0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011d12:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011d16:	f7ee fc87 	bl	8000628 <__aeabi_dmul>
 8011d1a:	4602      	mov	r2, r0
 8011d1c:	460b      	mov	r3, r1
 8011d1e:	4630      	mov	r0, r6
 8011d20:	4639      	mov	r1, r7
 8011d22:	f7ee fac9 	bl	80002b8 <__aeabi_dsub>
 8011d26:	a360      	add	r3, pc, #384	; (adr r3, 8011ea8 <__ieee754_rem_pio2+0x2e8>)
 8011d28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011d2c:	4682      	mov	sl, r0
 8011d2e:	468b      	mov	fp, r1
 8011d30:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011d34:	f7ee fc78 	bl	8000628 <__aeabi_dmul>
 8011d38:	2d1f      	cmp	r5, #31
 8011d3a:	4606      	mov	r6, r0
 8011d3c:	460f      	mov	r7, r1
 8011d3e:	dc0c      	bgt.n	8011d5a <__ieee754_rem_pio2+0x19a>
 8011d40:	1e6a      	subs	r2, r5, #1
 8011d42:	4b6a      	ldr	r3, [pc, #424]	; (8011eec <__ieee754_rem_pio2+0x32c>)
 8011d44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011d48:	4543      	cmp	r3, r8
 8011d4a:	d006      	beq.n	8011d5a <__ieee754_rem_pio2+0x19a>
 8011d4c:	4632      	mov	r2, r6
 8011d4e:	463b      	mov	r3, r7
 8011d50:	4650      	mov	r0, sl
 8011d52:	4659      	mov	r1, fp
 8011d54:	f7ee fab0 	bl	80002b8 <__aeabi_dsub>
 8011d58:	e00e      	b.n	8011d78 <__ieee754_rem_pio2+0x1b8>
 8011d5a:	4632      	mov	r2, r6
 8011d5c:	463b      	mov	r3, r7
 8011d5e:	4650      	mov	r0, sl
 8011d60:	4659      	mov	r1, fp
 8011d62:	f7ee faa9 	bl	80002b8 <__aeabi_dsub>
 8011d66:	ea4f 5328 	mov.w	r3, r8, asr #20
 8011d6a:	9305      	str	r3, [sp, #20]
 8011d6c:	9a05      	ldr	r2, [sp, #20]
 8011d6e:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8011d72:	1ad3      	subs	r3, r2, r3
 8011d74:	2b10      	cmp	r3, #16
 8011d76:	dc02      	bgt.n	8011d7e <__ieee754_rem_pio2+0x1be>
 8011d78:	e9c4 0100 	strd	r0, r1, [r4]
 8011d7c:	e039      	b.n	8011df2 <__ieee754_rem_pio2+0x232>
 8011d7e:	a34c      	add	r3, pc, #304	; (adr r3, 8011eb0 <__ieee754_rem_pio2+0x2f0>)
 8011d80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011d84:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011d88:	f7ee fc4e 	bl	8000628 <__aeabi_dmul>
 8011d8c:	4606      	mov	r6, r0
 8011d8e:	460f      	mov	r7, r1
 8011d90:	4602      	mov	r2, r0
 8011d92:	460b      	mov	r3, r1
 8011d94:	4650      	mov	r0, sl
 8011d96:	4659      	mov	r1, fp
 8011d98:	f7ee fa8e 	bl	80002b8 <__aeabi_dsub>
 8011d9c:	4602      	mov	r2, r0
 8011d9e:	460b      	mov	r3, r1
 8011da0:	4680      	mov	r8, r0
 8011da2:	4689      	mov	r9, r1
 8011da4:	4650      	mov	r0, sl
 8011da6:	4659      	mov	r1, fp
 8011da8:	f7ee fa86 	bl	80002b8 <__aeabi_dsub>
 8011dac:	4632      	mov	r2, r6
 8011dae:	463b      	mov	r3, r7
 8011db0:	f7ee fa82 	bl	80002b8 <__aeabi_dsub>
 8011db4:	a340      	add	r3, pc, #256	; (adr r3, 8011eb8 <__ieee754_rem_pio2+0x2f8>)
 8011db6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011dba:	4606      	mov	r6, r0
 8011dbc:	460f      	mov	r7, r1
 8011dbe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011dc2:	f7ee fc31 	bl	8000628 <__aeabi_dmul>
 8011dc6:	4632      	mov	r2, r6
 8011dc8:	463b      	mov	r3, r7
 8011dca:	f7ee fa75 	bl	80002b8 <__aeabi_dsub>
 8011dce:	4602      	mov	r2, r0
 8011dd0:	460b      	mov	r3, r1
 8011dd2:	4606      	mov	r6, r0
 8011dd4:	460f      	mov	r7, r1
 8011dd6:	4640      	mov	r0, r8
 8011dd8:	4649      	mov	r1, r9
 8011dda:	f7ee fa6d 	bl	80002b8 <__aeabi_dsub>
 8011dde:	9a05      	ldr	r2, [sp, #20]
 8011de0:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8011de4:	1ad3      	subs	r3, r2, r3
 8011de6:	2b31      	cmp	r3, #49	; 0x31
 8011de8:	dc20      	bgt.n	8011e2c <__ieee754_rem_pio2+0x26c>
 8011dea:	e9c4 0100 	strd	r0, r1, [r4]
 8011dee:	46c2      	mov	sl, r8
 8011df0:	46cb      	mov	fp, r9
 8011df2:	e9d4 8900 	ldrd	r8, r9, [r4]
 8011df6:	4650      	mov	r0, sl
 8011df8:	4642      	mov	r2, r8
 8011dfa:	464b      	mov	r3, r9
 8011dfc:	4659      	mov	r1, fp
 8011dfe:	f7ee fa5b 	bl	80002b8 <__aeabi_dsub>
 8011e02:	463b      	mov	r3, r7
 8011e04:	4632      	mov	r2, r6
 8011e06:	f7ee fa57 	bl	80002b8 <__aeabi_dsub>
 8011e0a:	9b04      	ldr	r3, [sp, #16]
 8011e0c:	2b00      	cmp	r3, #0
 8011e0e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8011e12:	f6bf af11 	bge.w	8011c38 <__ieee754_rem_pio2+0x78>
 8011e16:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8011e1a:	6063      	str	r3, [r4, #4]
 8011e1c:	f8c4 8000 	str.w	r8, [r4]
 8011e20:	60a0      	str	r0, [r4, #8]
 8011e22:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8011e26:	60e3      	str	r3, [r4, #12]
 8011e28:	426d      	negs	r5, r5
 8011e2a:	e705      	b.n	8011c38 <__ieee754_rem_pio2+0x78>
 8011e2c:	a326      	add	r3, pc, #152	; (adr r3, 8011ec8 <__ieee754_rem_pio2+0x308>)
 8011e2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011e32:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011e36:	f7ee fbf7 	bl	8000628 <__aeabi_dmul>
 8011e3a:	4606      	mov	r6, r0
 8011e3c:	460f      	mov	r7, r1
 8011e3e:	4602      	mov	r2, r0
 8011e40:	460b      	mov	r3, r1
 8011e42:	4640      	mov	r0, r8
 8011e44:	4649      	mov	r1, r9
 8011e46:	f7ee fa37 	bl	80002b8 <__aeabi_dsub>
 8011e4a:	4602      	mov	r2, r0
 8011e4c:	460b      	mov	r3, r1
 8011e4e:	4682      	mov	sl, r0
 8011e50:	468b      	mov	fp, r1
 8011e52:	4640      	mov	r0, r8
 8011e54:	4649      	mov	r1, r9
 8011e56:	f7ee fa2f 	bl	80002b8 <__aeabi_dsub>
 8011e5a:	4632      	mov	r2, r6
 8011e5c:	463b      	mov	r3, r7
 8011e5e:	f7ee fa2b 	bl	80002b8 <__aeabi_dsub>
 8011e62:	a31b      	add	r3, pc, #108	; (adr r3, 8011ed0 <__ieee754_rem_pio2+0x310>)
 8011e64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011e68:	4606      	mov	r6, r0
 8011e6a:	460f      	mov	r7, r1
 8011e6c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011e70:	f7ee fbda 	bl	8000628 <__aeabi_dmul>
 8011e74:	4632      	mov	r2, r6
 8011e76:	463b      	mov	r3, r7
 8011e78:	f7ee fa1e 	bl	80002b8 <__aeabi_dsub>
 8011e7c:	4606      	mov	r6, r0
 8011e7e:	460f      	mov	r7, r1
 8011e80:	e764      	b.n	8011d4c <__ieee754_rem_pio2+0x18c>
 8011e82:	4b1b      	ldr	r3, [pc, #108]	; (8011ef0 <__ieee754_rem_pio2+0x330>)
 8011e84:	4598      	cmp	r8, r3
 8011e86:	dd35      	ble.n	8011ef4 <__ieee754_rem_pio2+0x334>
 8011e88:	ee10 2a10 	vmov	r2, s0
 8011e8c:	463b      	mov	r3, r7
 8011e8e:	4630      	mov	r0, r6
 8011e90:	4639      	mov	r1, r7
 8011e92:	f7ee fa11 	bl	80002b8 <__aeabi_dsub>
 8011e96:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8011e9a:	e9c4 0100 	strd	r0, r1, [r4]
 8011e9e:	e6a1      	b.n	8011be4 <__ieee754_rem_pio2+0x24>
 8011ea0:	54400000 	.word	0x54400000
 8011ea4:	3ff921fb 	.word	0x3ff921fb
 8011ea8:	1a626331 	.word	0x1a626331
 8011eac:	3dd0b461 	.word	0x3dd0b461
 8011eb0:	1a600000 	.word	0x1a600000
 8011eb4:	3dd0b461 	.word	0x3dd0b461
 8011eb8:	2e037073 	.word	0x2e037073
 8011ebc:	3ba3198a 	.word	0x3ba3198a
 8011ec0:	6dc9c883 	.word	0x6dc9c883
 8011ec4:	3fe45f30 	.word	0x3fe45f30
 8011ec8:	2e000000 	.word	0x2e000000
 8011ecc:	3ba3198a 	.word	0x3ba3198a
 8011ed0:	252049c1 	.word	0x252049c1
 8011ed4:	397b839a 	.word	0x397b839a
 8011ed8:	3fe921fb 	.word	0x3fe921fb
 8011edc:	4002d97b 	.word	0x4002d97b
 8011ee0:	3ff921fb 	.word	0x3ff921fb
 8011ee4:	413921fb 	.word	0x413921fb
 8011ee8:	3fe00000 	.word	0x3fe00000
 8011eec:	08018004 	.word	0x08018004
 8011ef0:	7fefffff 	.word	0x7fefffff
 8011ef4:	ea4f 5528 	mov.w	r5, r8, asr #20
 8011ef8:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 8011efc:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8011f00:	4630      	mov	r0, r6
 8011f02:	460f      	mov	r7, r1
 8011f04:	f7ee fe40 	bl	8000b88 <__aeabi_d2iz>
 8011f08:	f7ee fb24 	bl	8000554 <__aeabi_i2d>
 8011f0c:	4602      	mov	r2, r0
 8011f0e:	460b      	mov	r3, r1
 8011f10:	4630      	mov	r0, r6
 8011f12:	4639      	mov	r1, r7
 8011f14:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8011f18:	f7ee f9ce 	bl	80002b8 <__aeabi_dsub>
 8011f1c:	2200      	movs	r2, #0
 8011f1e:	4b1f      	ldr	r3, [pc, #124]	; (8011f9c <__ieee754_rem_pio2+0x3dc>)
 8011f20:	f7ee fb82 	bl	8000628 <__aeabi_dmul>
 8011f24:	460f      	mov	r7, r1
 8011f26:	4606      	mov	r6, r0
 8011f28:	f7ee fe2e 	bl	8000b88 <__aeabi_d2iz>
 8011f2c:	f7ee fb12 	bl	8000554 <__aeabi_i2d>
 8011f30:	4602      	mov	r2, r0
 8011f32:	460b      	mov	r3, r1
 8011f34:	4630      	mov	r0, r6
 8011f36:	4639      	mov	r1, r7
 8011f38:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8011f3c:	f7ee f9bc 	bl	80002b8 <__aeabi_dsub>
 8011f40:	2200      	movs	r2, #0
 8011f42:	4b16      	ldr	r3, [pc, #88]	; (8011f9c <__ieee754_rem_pio2+0x3dc>)
 8011f44:	f7ee fb70 	bl	8000628 <__aeabi_dmul>
 8011f48:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8011f4c:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 8011f50:	f04f 0803 	mov.w	r8, #3
 8011f54:	2600      	movs	r6, #0
 8011f56:	2700      	movs	r7, #0
 8011f58:	4632      	mov	r2, r6
 8011f5a:	463b      	mov	r3, r7
 8011f5c:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8011f60:	f108 3aff 	add.w	sl, r8, #4294967295
 8011f64:	f7ee fdc8 	bl	8000af8 <__aeabi_dcmpeq>
 8011f68:	b9b0      	cbnz	r0, 8011f98 <__ieee754_rem_pio2+0x3d8>
 8011f6a:	4b0d      	ldr	r3, [pc, #52]	; (8011fa0 <__ieee754_rem_pio2+0x3e0>)
 8011f6c:	9301      	str	r3, [sp, #4]
 8011f6e:	2302      	movs	r3, #2
 8011f70:	9300      	str	r3, [sp, #0]
 8011f72:	462a      	mov	r2, r5
 8011f74:	4643      	mov	r3, r8
 8011f76:	4621      	mov	r1, r4
 8011f78:	a806      	add	r0, sp, #24
 8011f7a:	f000 f8dd 	bl	8012138 <__kernel_rem_pio2>
 8011f7e:	9b04      	ldr	r3, [sp, #16]
 8011f80:	2b00      	cmp	r3, #0
 8011f82:	4605      	mov	r5, r0
 8011f84:	f6bf ae58 	bge.w	8011c38 <__ieee754_rem_pio2+0x78>
 8011f88:	6863      	ldr	r3, [r4, #4]
 8011f8a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8011f8e:	6063      	str	r3, [r4, #4]
 8011f90:	68e3      	ldr	r3, [r4, #12]
 8011f92:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8011f96:	e746      	b.n	8011e26 <__ieee754_rem_pio2+0x266>
 8011f98:	46d0      	mov	r8, sl
 8011f9a:	e7dd      	b.n	8011f58 <__ieee754_rem_pio2+0x398>
 8011f9c:	41700000 	.word	0x41700000
 8011fa0:	08018084 	.word	0x08018084
 8011fa4:	00000000 	.word	0x00000000

08011fa8 <__kernel_cos>:
 8011fa8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011fac:	ec59 8b10 	vmov	r8, r9, d0
 8011fb0:	f029 4600 	bic.w	r6, r9, #2147483648	; 0x80000000
 8011fb4:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 8011fb8:	ed2d 8b02 	vpush	{d8}
 8011fbc:	eeb0 8a41 	vmov.f32	s16, s2
 8011fc0:	eef0 8a61 	vmov.f32	s17, s3
 8011fc4:	da07      	bge.n	8011fd6 <__kernel_cos+0x2e>
 8011fc6:	ee10 0a10 	vmov	r0, s0
 8011fca:	4649      	mov	r1, r9
 8011fcc:	f7ee fddc 	bl	8000b88 <__aeabi_d2iz>
 8011fd0:	2800      	cmp	r0, #0
 8011fd2:	f000 8089 	beq.w	80120e8 <__kernel_cos+0x140>
 8011fd6:	4642      	mov	r2, r8
 8011fd8:	464b      	mov	r3, r9
 8011fda:	4640      	mov	r0, r8
 8011fdc:	4649      	mov	r1, r9
 8011fde:	f7ee fb23 	bl	8000628 <__aeabi_dmul>
 8011fe2:	2200      	movs	r2, #0
 8011fe4:	4b4e      	ldr	r3, [pc, #312]	; (8012120 <__kernel_cos+0x178>)
 8011fe6:	4604      	mov	r4, r0
 8011fe8:	460d      	mov	r5, r1
 8011fea:	f7ee fb1d 	bl	8000628 <__aeabi_dmul>
 8011fee:	a340      	add	r3, pc, #256	; (adr r3, 80120f0 <__kernel_cos+0x148>)
 8011ff0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011ff4:	4682      	mov	sl, r0
 8011ff6:	468b      	mov	fp, r1
 8011ff8:	4620      	mov	r0, r4
 8011ffa:	4629      	mov	r1, r5
 8011ffc:	f7ee fb14 	bl	8000628 <__aeabi_dmul>
 8012000:	a33d      	add	r3, pc, #244	; (adr r3, 80120f8 <__kernel_cos+0x150>)
 8012002:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012006:	f7ee f959 	bl	80002bc <__adddf3>
 801200a:	4622      	mov	r2, r4
 801200c:	462b      	mov	r3, r5
 801200e:	f7ee fb0b 	bl	8000628 <__aeabi_dmul>
 8012012:	a33b      	add	r3, pc, #236	; (adr r3, 8012100 <__kernel_cos+0x158>)
 8012014:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012018:	f7ee f94e 	bl	80002b8 <__aeabi_dsub>
 801201c:	4622      	mov	r2, r4
 801201e:	462b      	mov	r3, r5
 8012020:	f7ee fb02 	bl	8000628 <__aeabi_dmul>
 8012024:	a338      	add	r3, pc, #224	; (adr r3, 8012108 <__kernel_cos+0x160>)
 8012026:	e9d3 2300 	ldrd	r2, r3, [r3]
 801202a:	f7ee f947 	bl	80002bc <__adddf3>
 801202e:	4622      	mov	r2, r4
 8012030:	462b      	mov	r3, r5
 8012032:	f7ee faf9 	bl	8000628 <__aeabi_dmul>
 8012036:	a336      	add	r3, pc, #216	; (adr r3, 8012110 <__kernel_cos+0x168>)
 8012038:	e9d3 2300 	ldrd	r2, r3, [r3]
 801203c:	f7ee f93c 	bl	80002b8 <__aeabi_dsub>
 8012040:	4622      	mov	r2, r4
 8012042:	462b      	mov	r3, r5
 8012044:	f7ee faf0 	bl	8000628 <__aeabi_dmul>
 8012048:	a333      	add	r3, pc, #204	; (adr r3, 8012118 <__kernel_cos+0x170>)
 801204a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801204e:	f7ee f935 	bl	80002bc <__adddf3>
 8012052:	4622      	mov	r2, r4
 8012054:	462b      	mov	r3, r5
 8012056:	f7ee fae7 	bl	8000628 <__aeabi_dmul>
 801205a:	4622      	mov	r2, r4
 801205c:	462b      	mov	r3, r5
 801205e:	f7ee fae3 	bl	8000628 <__aeabi_dmul>
 8012062:	ec53 2b18 	vmov	r2, r3, d8
 8012066:	4604      	mov	r4, r0
 8012068:	460d      	mov	r5, r1
 801206a:	4640      	mov	r0, r8
 801206c:	4649      	mov	r1, r9
 801206e:	f7ee fadb 	bl	8000628 <__aeabi_dmul>
 8012072:	460b      	mov	r3, r1
 8012074:	4602      	mov	r2, r0
 8012076:	4629      	mov	r1, r5
 8012078:	4620      	mov	r0, r4
 801207a:	f7ee f91d 	bl	80002b8 <__aeabi_dsub>
 801207e:	4b29      	ldr	r3, [pc, #164]	; (8012124 <__kernel_cos+0x17c>)
 8012080:	429e      	cmp	r6, r3
 8012082:	4680      	mov	r8, r0
 8012084:	4689      	mov	r9, r1
 8012086:	dc11      	bgt.n	80120ac <__kernel_cos+0x104>
 8012088:	4602      	mov	r2, r0
 801208a:	460b      	mov	r3, r1
 801208c:	4650      	mov	r0, sl
 801208e:	4659      	mov	r1, fp
 8012090:	f7ee f912 	bl	80002b8 <__aeabi_dsub>
 8012094:	460b      	mov	r3, r1
 8012096:	4924      	ldr	r1, [pc, #144]	; (8012128 <__kernel_cos+0x180>)
 8012098:	4602      	mov	r2, r0
 801209a:	2000      	movs	r0, #0
 801209c:	f7ee f90c 	bl	80002b8 <__aeabi_dsub>
 80120a0:	ecbd 8b02 	vpop	{d8}
 80120a4:	ec41 0b10 	vmov	d0, r0, r1
 80120a8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80120ac:	4b1f      	ldr	r3, [pc, #124]	; (801212c <__kernel_cos+0x184>)
 80120ae:	491e      	ldr	r1, [pc, #120]	; (8012128 <__kernel_cos+0x180>)
 80120b0:	429e      	cmp	r6, r3
 80120b2:	bfcc      	ite	gt
 80120b4:	4d1e      	ldrgt	r5, [pc, #120]	; (8012130 <__kernel_cos+0x188>)
 80120b6:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 80120ba:	2400      	movs	r4, #0
 80120bc:	4622      	mov	r2, r4
 80120be:	462b      	mov	r3, r5
 80120c0:	2000      	movs	r0, #0
 80120c2:	f7ee f8f9 	bl	80002b8 <__aeabi_dsub>
 80120c6:	4622      	mov	r2, r4
 80120c8:	4606      	mov	r6, r0
 80120ca:	460f      	mov	r7, r1
 80120cc:	462b      	mov	r3, r5
 80120ce:	4650      	mov	r0, sl
 80120d0:	4659      	mov	r1, fp
 80120d2:	f7ee f8f1 	bl	80002b8 <__aeabi_dsub>
 80120d6:	4642      	mov	r2, r8
 80120d8:	464b      	mov	r3, r9
 80120da:	f7ee f8ed 	bl	80002b8 <__aeabi_dsub>
 80120de:	4602      	mov	r2, r0
 80120e0:	460b      	mov	r3, r1
 80120e2:	4630      	mov	r0, r6
 80120e4:	4639      	mov	r1, r7
 80120e6:	e7d9      	b.n	801209c <__kernel_cos+0xf4>
 80120e8:	2000      	movs	r0, #0
 80120ea:	490f      	ldr	r1, [pc, #60]	; (8012128 <__kernel_cos+0x180>)
 80120ec:	e7d8      	b.n	80120a0 <__kernel_cos+0xf8>
 80120ee:	bf00      	nop
 80120f0:	be8838d4 	.word	0xbe8838d4
 80120f4:	bda8fae9 	.word	0xbda8fae9
 80120f8:	bdb4b1c4 	.word	0xbdb4b1c4
 80120fc:	3e21ee9e 	.word	0x3e21ee9e
 8012100:	809c52ad 	.word	0x809c52ad
 8012104:	3e927e4f 	.word	0x3e927e4f
 8012108:	19cb1590 	.word	0x19cb1590
 801210c:	3efa01a0 	.word	0x3efa01a0
 8012110:	16c15177 	.word	0x16c15177
 8012114:	3f56c16c 	.word	0x3f56c16c
 8012118:	5555554c 	.word	0x5555554c
 801211c:	3fa55555 	.word	0x3fa55555
 8012120:	3fe00000 	.word	0x3fe00000
 8012124:	3fd33332 	.word	0x3fd33332
 8012128:	3ff00000 	.word	0x3ff00000
 801212c:	3fe90000 	.word	0x3fe90000
 8012130:	3fd20000 	.word	0x3fd20000
 8012134:	00000000 	.word	0x00000000

08012138 <__kernel_rem_pio2>:
 8012138:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801213c:	ed2d 8b02 	vpush	{d8}
 8012140:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 8012144:	1ed4      	subs	r4, r2, #3
 8012146:	9308      	str	r3, [sp, #32]
 8012148:	9101      	str	r1, [sp, #4]
 801214a:	4bc5      	ldr	r3, [pc, #788]	; (8012460 <__kernel_rem_pio2+0x328>)
 801214c:	99a6      	ldr	r1, [sp, #664]	; 0x298
 801214e:	9009      	str	r0, [sp, #36]	; 0x24
 8012150:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8012154:	9304      	str	r3, [sp, #16]
 8012156:	9b08      	ldr	r3, [sp, #32]
 8012158:	3b01      	subs	r3, #1
 801215a:	9307      	str	r3, [sp, #28]
 801215c:	2318      	movs	r3, #24
 801215e:	fb94 f4f3 	sdiv	r4, r4, r3
 8012162:	f06f 0317 	mvn.w	r3, #23
 8012166:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 801216a:	fb04 3303 	mla	r3, r4, r3, r3
 801216e:	eb03 0a02 	add.w	sl, r3, r2
 8012172:	9b04      	ldr	r3, [sp, #16]
 8012174:	9a07      	ldr	r2, [sp, #28]
 8012176:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 8012450 <__kernel_rem_pio2+0x318>
 801217a:	eb03 0802 	add.w	r8, r3, r2
 801217e:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8012180:	1aa7      	subs	r7, r4, r2
 8012182:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8012186:	ae22      	add	r6, sp, #136	; 0x88
 8012188:	2500      	movs	r5, #0
 801218a:	4545      	cmp	r5, r8
 801218c:	dd13      	ble.n	80121b6 <__kernel_rem_pio2+0x7e>
 801218e:	ed9f 8bb0 	vldr	d8, [pc, #704]	; 8012450 <__kernel_rem_pio2+0x318>
 8012192:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 8012196:	2600      	movs	r6, #0
 8012198:	9b04      	ldr	r3, [sp, #16]
 801219a:	429e      	cmp	r6, r3
 801219c:	dc32      	bgt.n	8012204 <__kernel_rem_pio2+0xcc>
 801219e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80121a0:	9302      	str	r3, [sp, #8]
 80121a2:	9b08      	ldr	r3, [sp, #32]
 80121a4:	199d      	adds	r5, r3, r6
 80121a6:	ab22      	add	r3, sp, #136	; 0x88
 80121a8:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 80121ac:	9306      	str	r3, [sp, #24]
 80121ae:	ec59 8b18 	vmov	r8, r9, d8
 80121b2:	2700      	movs	r7, #0
 80121b4:	e01f      	b.n	80121f6 <__kernel_rem_pio2+0xbe>
 80121b6:	42ef      	cmn	r7, r5
 80121b8:	d407      	bmi.n	80121ca <__kernel_rem_pio2+0x92>
 80121ba:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 80121be:	f7ee f9c9 	bl	8000554 <__aeabi_i2d>
 80121c2:	e8e6 0102 	strd	r0, r1, [r6], #8
 80121c6:	3501      	adds	r5, #1
 80121c8:	e7df      	b.n	801218a <__kernel_rem_pio2+0x52>
 80121ca:	ec51 0b18 	vmov	r0, r1, d8
 80121ce:	e7f8      	b.n	80121c2 <__kernel_rem_pio2+0x8a>
 80121d0:	9906      	ldr	r1, [sp, #24]
 80121d2:	9d02      	ldr	r5, [sp, #8]
 80121d4:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 80121d8:	9106      	str	r1, [sp, #24]
 80121da:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 80121de:	9502      	str	r5, [sp, #8]
 80121e0:	f7ee fa22 	bl	8000628 <__aeabi_dmul>
 80121e4:	4602      	mov	r2, r0
 80121e6:	460b      	mov	r3, r1
 80121e8:	4640      	mov	r0, r8
 80121ea:	4649      	mov	r1, r9
 80121ec:	f7ee f866 	bl	80002bc <__adddf3>
 80121f0:	3701      	adds	r7, #1
 80121f2:	4680      	mov	r8, r0
 80121f4:	4689      	mov	r9, r1
 80121f6:	9b07      	ldr	r3, [sp, #28]
 80121f8:	429f      	cmp	r7, r3
 80121fa:	dde9      	ble.n	80121d0 <__kernel_rem_pio2+0x98>
 80121fc:	e8eb 8902 	strd	r8, r9, [fp], #8
 8012200:	3601      	adds	r6, #1
 8012202:	e7c9      	b.n	8012198 <__kernel_rem_pio2+0x60>
 8012204:	9b04      	ldr	r3, [sp, #16]
 8012206:	aa0e      	add	r2, sp, #56	; 0x38
 8012208:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801220c:	930c      	str	r3, [sp, #48]	; 0x30
 801220e:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8012210:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8012214:	9c04      	ldr	r4, [sp, #16]
 8012216:	930b      	str	r3, [sp, #44]	; 0x2c
 8012218:	ab9a      	add	r3, sp, #616	; 0x268
 801221a:	f104 5b00 	add.w	fp, r4, #536870912	; 0x20000000
 801221e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8012222:	f10b 3bff 	add.w	fp, fp, #4294967295
 8012226:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 801222a:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
 801222e:	ab9a      	add	r3, sp, #616	; 0x268
 8012230:	445b      	add	r3, fp
 8012232:	f1a3 0698 	sub.w	r6, r3, #152	; 0x98
 8012236:	2500      	movs	r5, #0
 8012238:	1b63      	subs	r3, r4, r5
 801223a:	2b00      	cmp	r3, #0
 801223c:	dc78      	bgt.n	8012330 <__kernel_rem_pio2+0x1f8>
 801223e:	4650      	mov	r0, sl
 8012240:	ec49 8b10 	vmov	d0, r8, r9
 8012244:	f000 fc00 	bl	8012a48 <scalbn>
 8012248:	ec57 6b10 	vmov	r6, r7, d0
 801224c:	2200      	movs	r2, #0
 801224e:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8012252:	ee10 0a10 	vmov	r0, s0
 8012256:	4639      	mov	r1, r7
 8012258:	f7ee f9e6 	bl	8000628 <__aeabi_dmul>
 801225c:	ec41 0b10 	vmov	d0, r0, r1
 8012260:	f000 fb6e 	bl	8012940 <floor>
 8012264:	2200      	movs	r2, #0
 8012266:	ec51 0b10 	vmov	r0, r1, d0
 801226a:	4b7e      	ldr	r3, [pc, #504]	; (8012464 <__kernel_rem_pio2+0x32c>)
 801226c:	f7ee f9dc 	bl	8000628 <__aeabi_dmul>
 8012270:	4602      	mov	r2, r0
 8012272:	460b      	mov	r3, r1
 8012274:	4630      	mov	r0, r6
 8012276:	4639      	mov	r1, r7
 8012278:	f7ee f81e 	bl	80002b8 <__aeabi_dsub>
 801227c:	460f      	mov	r7, r1
 801227e:	4606      	mov	r6, r0
 8012280:	f7ee fc82 	bl	8000b88 <__aeabi_d2iz>
 8012284:	9006      	str	r0, [sp, #24]
 8012286:	f7ee f965 	bl	8000554 <__aeabi_i2d>
 801228a:	4602      	mov	r2, r0
 801228c:	460b      	mov	r3, r1
 801228e:	4630      	mov	r0, r6
 8012290:	4639      	mov	r1, r7
 8012292:	f7ee f811 	bl	80002b8 <__aeabi_dsub>
 8012296:	f1ba 0f00 	cmp.w	sl, #0
 801229a:	4606      	mov	r6, r0
 801229c:	460f      	mov	r7, r1
 801229e:	dd6c      	ble.n	801237a <__kernel_rem_pio2+0x242>
 80122a0:	1e62      	subs	r2, r4, #1
 80122a2:	ab0e      	add	r3, sp, #56	; 0x38
 80122a4:	f1ca 0118 	rsb	r1, sl, #24
 80122a8:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80122ac:	9d06      	ldr	r5, [sp, #24]
 80122ae:	fa40 f301 	asr.w	r3, r0, r1
 80122b2:	441d      	add	r5, r3
 80122b4:	408b      	lsls	r3, r1
 80122b6:	1ac0      	subs	r0, r0, r3
 80122b8:	ab0e      	add	r3, sp, #56	; 0x38
 80122ba:	9506      	str	r5, [sp, #24]
 80122bc:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80122c0:	f1ca 0317 	rsb	r3, sl, #23
 80122c4:	fa40 f303 	asr.w	r3, r0, r3
 80122c8:	9302      	str	r3, [sp, #8]
 80122ca:	9b02      	ldr	r3, [sp, #8]
 80122cc:	2b00      	cmp	r3, #0
 80122ce:	dd62      	ble.n	8012396 <__kernel_rem_pio2+0x25e>
 80122d0:	9b06      	ldr	r3, [sp, #24]
 80122d2:	2200      	movs	r2, #0
 80122d4:	3301      	adds	r3, #1
 80122d6:	9306      	str	r3, [sp, #24]
 80122d8:	4615      	mov	r5, r2
 80122da:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 80122de:	4294      	cmp	r4, r2
 80122e0:	f300 8095 	bgt.w	801240e <__kernel_rem_pio2+0x2d6>
 80122e4:	f1ba 0f00 	cmp.w	sl, #0
 80122e8:	dd07      	ble.n	80122fa <__kernel_rem_pio2+0x1c2>
 80122ea:	f1ba 0f01 	cmp.w	sl, #1
 80122ee:	f000 80a2 	beq.w	8012436 <__kernel_rem_pio2+0x2fe>
 80122f2:	f1ba 0f02 	cmp.w	sl, #2
 80122f6:	f000 80c1 	beq.w	801247c <__kernel_rem_pio2+0x344>
 80122fa:	9b02      	ldr	r3, [sp, #8]
 80122fc:	2b02      	cmp	r3, #2
 80122fe:	d14a      	bne.n	8012396 <__kernel_rem_pio2+0x25e>
 8012300:	4632      	mov	r2, r6
 8012302:	463b      	mov	r3, r7
 8012304:	2000      	movs	r0, #0
 8012306:	4958      	ldr	r1, [pc, #352]	; (8012468 <__kernel_rem_pio2+0x330>)
 8012308:	f7ed ffd6 	bl	80002b8 <__aeabi_dsub>
 801230c:	4606      	mov	r6, r0
 801230e:	460f      	mov	r7, r1
 8012310:	2d00      	cmp	r5, #0
 8012312:	d040      	beq.n	8012396 <__kernel_rem_pio2+0x25e>
 8012314:	4650      	mov	r0, sl
 8012316:	ed9f 0b50 	vldr	d0, [pc, #320]	; 8012458 <__kernel_rem_pio2+0x320>
 801231a:	f000 fb95 	bl	8012a48 <scalbn>
 801231e:	4630      	mov	r0, r6
 8012320:	4639      	mov	r1, r7
 8012322:	ec53 2b10 	vmov	r2, r3, d0
 8012326:	f7ed ffc7 	bl	80002b8 <__aeabi_dsub>
 801232a:	4606      	mov	r6, r0
 801232c:	460f      	mov	r7, r1
 801232e:	e032      	b.n	8012396 <__kernel_rem_pio2+0x25e>
 8012330:	2200      	movs	r2, #0
 8012332:	4b4e      	ldr	r3, [pc, #312]	; (801246c <__kernel_rem_pio2+0x334>)
 8012334:	4640      	mov	r0, r8
 8012336:	4649      	mov	r1, r9
 8012338:	f7ee f976 	bl	8000628 <__aeabi_dmul>
 801233c:	f7ee fc24 	bl	8000b88 <__aeabi_d2iz>
 8012340:	f7ee f908 	bl	8000554 <__aeabi_i2d>
 8012344:	2200      	movs	r2, #0
 8012346:	4b4a      	ldr	r3, [pc, #296]	; (8012470 <__kernel_rem_pio2+0x338>)
 8012348:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801234c:	f7ee f96c 	bl	8000628 <__aeabi_dmul>
 8012350:	4602      	mov	r2, r0
 8012352:	460b      	mov	r3, r1
 8012354:	4640      	mov	r0, r8
 8012356:	4649      	mov	r1, r9
 8012358:	f7ed ffae 	bl	80002b8 <__aeabi_dsub>
 801235c:	f7ee fc14 	bl	8000b88 <__aeabi_d2iz>
 8012360:	ab0e      	add	r3, sp, #56	; 0x38
 8012362:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 8012366:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 801236a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801236e:	f7ed ffa5 	bl	80002bc <__adddf3>
 8012372:	3501      	adds	r5, #1
 8012374:	4680      	mov	r8, r0
 8012376:	4689      	mov	r9, r1
 8012378:	e75e      	b.n	8012238 <__kernel_rem_pio2+0x100>
 801237a:	d105      	bne.n	8012388 <__kernel_rem_pio2+0x250>
 801237c:	1e63      	subs	r3, r4, #1
 801237e:	aa0e      	add	r2, sp, #56	; 0x38
 8012380:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8012384:	15c3      	asrs	r3, r0, #23
 8012386:	e79f      	b.n	80122c8 <__kernel_rem_pio2+0x190>
 8012388:	2200      	movs	r2, #0
 801238a:	4b3a      	ldr	r3, [pc, #232]	; (8012474 <__kernel_rem_pio2+0x33c>)
 801238c:	f7ee fbd2 	bl	8000b34 <__aeabi_dcmpge>
 8012390:	2800      	cmp	r0, #0
 8012392:	d139      	bne.n	8012408 <__kernel_rem_pio2+0x2d0>
 8012394:	9002      	str	r0, [sp, #8]
 8012396:	2200      	movs	r2, #0
 8012398:	2300      	movs	r3, #0
 801239a:	4630      	mov	r0, r6
 801239c:	4639      	mov	r1, r7
 801239e:	f7ee fbab 	bl	8000af8 <__aeabi_dcmpeq>
 80123a2:	2800      	cmp	r0, #0
 80123a4:	f000 80c7 	beq.w	8012536 <__kernel_rem_pio2+0x3fe>
 80123a8:	1e65      	subs	r5, r4, #1
 80123aa:	462b      	mov	r3, r5
 80123ac:	2200      	movs	r2, #0
 80123ae:	9904      	ldr	r1, [sp, #16]
 80123b0:	428b      	cmp	r3, r1
 80123b2:	da6a      	bge.n	801248a <__kernel_rem_pio2+0x352>
 80123b4:	2a00      	cmp	r2, #0
 80123b6:	f000 8088 	beq.w	80124ca <__kernel_rem_pio2+0x392>
 80123ba:	ab0e      	add	r3, sp, #56	; 0x38
 80123bc:	f1aa 0a18 	sub.w	sl, sl, #24
 80123c0:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 80123c4:	2b00      	cmp	r3, #0
 80123c6:	f000 80b4 	beq.w	8012532 <__kernel_rem_pio2+0x3fa>
 80123ca:	4650      	mov	r0, sl
 80123cc:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8012458 <__kernel_rem_pio2+0x320>
 80123d0:	f000 fb3a 	bl	8012a48 <scalbn>
 80123d4:	00ec      	lsls	r4, r5, #3
 80123d6:	ab72      	add	r3, sp, #456	; 0x1c8
 80123d8:	191e      	adds	r6, r3, r4
 80123da:	ec59 8b10 	vmov	r8, r9, d0
 80123de:	f106 0a08 	add.w	sl, r6, #8
 80123e2:	462f      	mov	r7, r5
 80123e4:	2f00      	cmp	r7, #0
 80123e6:	f280 80df 	bge.w	80125a8 <__kernel_rem_pio2+0x470>
 80123ea:	ed9f 8b19 	vldr	d8, [pc, #100]	; 8012450 <__kernel_rem_pio2+0x318>
 80123ee:	f04f 0a00 	mov.w	sl, #0
 80123f2:	eba5 030a 	sub.w	r3, r5, sl
 80123f6:	2b00      	cmp	r3, #0
 80123f8:	f2c0 810a 	blt.w	8012610 <__kernel_rem_pio2+0x4d8>
 80123fc:	f8df b078 	ldr.w	fp, [pc, #120]	; 8012478 <__kernel_rem_pio2+0x340>
 8012400:	ec59 8b18 	vmov	r8, r9, d8
 8012404:	2700      	movs	r7, #0
 8012406:	e0f5      	b.n	80125f4 <__kernel_rem_pio2+0x4bc>
 8012408:	2302      	movs	r3, #2
 801240a:	9302      	str	r3, [sp, #8]
 801240c:	e760      	b.n	80122d0 <__kernel_rem_pio2+0x198>
 801240e:	ab0e      	add	r3, sp, #56	; 0x38
 8012410:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012414:	b94d      	cbnz	r5, 801242a <__kernel_rem_pio2+0x2f2>
 8012416:	b12b      	cbz	r3, 8012424 <__kernel_rem_pio2+0x2ec>
 8012418:	a80e      	add	r0, sp, #56	; 0x38
 801241a:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 801241e:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8012422:	2301      	movs	r3, #1
 8012424:	3201      	adds	r2, #1
 8012426:	461d      	mov	r5, r3
 8012428:	e759      	b.n	80122de <__kernel_rem_pio2+0x1a6>
 801242a:	a80e      	add	r0, sp, #56	; 0x38
 801242c:	1acb      	subs	r3, r1, r3
 801242e:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8012432:	462b      	mov	r3, r5
 8012434:	e7f6      	b.n	8012424 <__kernel_rem_pio2+0x2ec>
 8012436:	1e62      	subs	r2, r4, #1
 8012438:	ab0e      	add	r3, sp, #56	; 0x38
 801243a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801243e:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8012442:	a90e      	add	r1, sp, #56	; 0x38
 8012444:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8012448:	e757      	b.n	80122fa <__kernel_rem_pio2+0x1c2>
 801244a:	bf00      	nop
 801244c:	f3af 8000 	nop.w
	...
 801245c:	3ff00000 	.word	0x3ff00000
 8012460:	080181d0 	.word	0x080181d0
 8012464:	40200000 	.word	0x40200000
 8012468:	3ff00000 	.word	0x3ff00000
 801246c:	3e700000 	.word	0x3e700000
 8012470:	41700000 	.word	0x41700000
 8012474:	3fe00000 	.word	0x3fe00000
 8012478:	08018190 	.word	0x08018190
 801247c:	1e62      	subs	r2, r4, #1
 801247e:	ab0e      	add	r3, sp, #56	; 0x38
 8012480:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012484:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8012488:	e7db      	b.n	8012442 <__kernel_rem_pio2+0x30a>
 801248a:	a90e      	add	r1, sp, #56	; 0x38
 801248c:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8012490:	3b01      	subs	r3, #1
 8012492:	430a      	orrs	r2, r1
 8012494:	e78b      	b.n	80123ae <__kernel_rem_pio2+0x276>
 8012496:	3301      	adds	r3, #1
 8012498:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 801249c:	2900      	cmp	r1, #0
 801249e:	d0fa      	beq.n	8012496 <__kernel_rem_pio2+0x35e>
 80124a0:	9a08      	ldr	r2, [sp, #32]
 80124a2:	4422      	add	r2, r4
 80124a4:	00d2      	lsls	r2, r2, #3
 80124a6:	a922      	add	r1, sp, #136	; 0x88
 80124a8:	18e3      	adds	r3, r4, r3
 80124aa:	9206      	str	r2, [sp, #24]
 80124ac:	440a      	add	r2, r1
 80124ae:	9302      	str	r3, [sp, #8]
 80124b0:	f10b 0108 	add.w	r1, fp, #8
 80124b4:	f102 0308 	add.w	r3, r2, #8
 80124b8:	1c66      	adds	r6, r4, #1
 80124ba:	910a      	str	r1, [sp, #40]	; 0x28
 80124bc:	2500      	movs	r5, #0
 80124be:	930d      	str	r3, [sp, #52]	; 0x34
 80124c0:	9b02      	ldr	r3, [sp, #8]
 80124c2:	42b3      	cmp	r3, r6
 80124c4:	da04      	bge.n	80124d0 <__kernel_rem_pio2+0x398>
 80124c6:	461c      	mov	r4, r3
 80124c8:	e6a6      	b.n	8012218 <__kernel_rem_pio2+0xe0>
 80124ca:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80124cc:	2301      	movs	r3, #1
 80124ce:	e7e3      	b.n	8012498 <__kernel_rem_pio2+0x360>
 80124d0:	9b06      	ldr	r3, [sp, #24]
 80124d2:	18ef      	adds	r7, r5, r3
 80124d4:	ab22      	add	r3, sp, #136	; 0x88
 80124d6:	441f      	add	r7, r3
 80124d8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80124da:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80124de:	f7ee f839 	bl	8000554 <__aeabi_i2d>
 80124e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80124e4:	461c      	mov	r4, r3
 80124e6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80124e8:	e9c7 0100 	strd	r0, r1, [r7]
 80124ec:	eb03 0b05 	add.w	fp, r3, r5
 80124f0:	2700      	movs	r7, #0
 80124f2:	f04f 0800 	mov.w	r8, #0
 80124f6:	f04f 0900 	mov.w	r9, #0
 80124fa:	9b07      	ldr	r3, [sp, #28]
 80124fc:	429f      	cmp	r7, r3
 80124fe:	dd08      	ble.n	8012512 <__kernel_rem_pio2+0x3da>
 8012500:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012502:	aa72      	add	r2, sp, #456	; 0x1c8
 8012504:	18eb      	adds	r3, r5, r3
 8012506:	4413      	add	r3, r2
 8012508:	e9c3 8902 	strd	r8, r9, [r3, #8]
 801250c:	3601      	adds	r6, #1
 801250e:	3508      	adds	r5, #8
 8012510:	e7d6      	b.n	80124c0 <__kernel_rem_pio2+0x388>
 8012512:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 8012516:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 801251a:	f7ee f885 	bl	8000628 <__aeabi_dmul>
 801251e:	4602      	mov	r2, r0
 8012520:	460b      	mov	r3, r1
 8012522:	4640      	mov	r0, r8
 8012524:	4649      	mov	r1, r9
 8012526:	f7ed fec9 	bl	80002bc <__adddf3>
 801252a:	3701      	adds	r7, #1
 801252c:	4680      	mov	r8, r0
 801252e:	4689      	mov	r9, r1
 8012530:	e7e3      	b.n	80124fa <__kernel_rem_pio2+0x3c2>
 8012532:	3d01      	subs	r5, #1
 8012534:	e741      	b.n	80123ba <__kernel_rem_pio2+0x282>
 8012536:	f1ca 0000 	rsb	r0, sl, #0
 801253a:	ec47 6b10 	vmov	d0, r6, r7
 801253e:	f000 fa83 	bl	8012a48 <scalbn>
 8012542:	ec57 6b10 	vmov	r6, r7, d0
 8012546:	2200      	movs	r2, #0
 8012548:	4b99      	ldr	r3, [pc, #612]	; (80127b0 <__kernel_rem_pio2+0x678>)
 801254a:	ee10 0a10 	vmov	r0, s0
 801254e:	4639      	mov	r1, r7
 8012550:	f7ee faf0 	bl	8000b34 <__aeabi_dcmpge>
 8012554:	b1f8      	cbz	r0, 8012596 <__kernel_rem_pio2+0x45e>
 8012556:	2200      	movs	r2, #0
 8012558:	4b96      	ldr	r3, [pc, #600]	; (80127b4 <__kernel_rem_pio2+0x67c>)
 801255a:	4630      	mov	r0, r6
 801255c:	4639      	mov	r1, r7
 801255e:	f7ee f863 	bl	8000628 <__aeabi_dmul>
 8012562:	f7ee fb11 	bl	8000b88 <__aeabi_d2iz>
 8012566:	4680      	mov	r8, r0
 8012568:	f7ed fff4 	bl	8000554 <__aeabi_i2d>
 801256c:	2200      	movs	r2, #0
 801256e:	4b90      	ldr	r3, [pc, #576]	; (80127b0 <__kernel_rem_pio2+0x678>)
 8012570:	f7ee f85a 	bl	8000628 <__aeabi_dmul>
 8012574:	460b      	mov	r3, r1
 8012576:	4602      	mov	r2, r0
 8012578:	4639      	mov	r1, r7
 801257a:	4630      	mov	r0, r6
 801257c:	f7ed fe9c 	bl	80002b8 <__aeabi_dsub>
 8012580:	f7ee fb02 	bl	8000b88 <__aeabi_d2iz>
 8012584:	1c65      	adds	r5, r4, #1
 8012586:	ab0e      	add	r3, sp, #56	; 0x38
 8012588:	f10a 0a18 	add.w	sl, sl, #24
 801258c:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8012590:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 8012594:	e719      	b.n	80123ca <__kernel_rem_pio2+0x292>
 8012596:	4630      	mov	r0, r6
 8012598:	4639      	mov	r1, r7
 801259a:	f7ee faf5 	bl	8000b88 <__aeabi_d2iz>
 801259e:	ab0e      	add	r3, sp, #56	; 0x38
 80125a0:	4625      	mov	r5, r4
 80125a2:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 80125a6:	e710      	b.n	80123ca <__kernel_rem_pio2+0x292>
 80125a8:	ab0e      	add	r3, sp, #56	; 0x38
 80125aa:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 80125ae:	f7ed ffd1 	bl	8000554 <__aeabi_i2d>
 80125b2:	4642      	mov	r2, r8
 80125b4:	464b      	mov	r3, r9
 80125b6:	f7ee f837 	bl	8000628 <__aeabi_dmul>
 80125ba:	2200      	movs	r2, #0
 80125bc:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 80125c0:	4b7c      	ldr	r3, [pc, #496]	; (80127b4 <__kernel_rem_pio2+0x67c>)
 80125c2:	4640      	mov	r0, r8
 80125c4:	4649      	mov	r1, r9
 80125c6:	f7ee f82f 	bl	8000628 <__aeabi_dmul>
 80125ca:	3f01      	subs	r7, #1
 80125cc:	4680      	mov	r8, r0
 80125ce:	4689      	mov	r9, r1
 80125d0:	e708      	b.n	80123e4 <__kernel_rem_pio2+0x2ac>
 80125d2:	eb06 03c7 	add.w	r3, r6, r7, lsl #3
 80125d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80125da:	e8fb 0102 	ldrd	r0, r1, [fp], #8
 80125de:	f7ee f823 	bl	8000628 <__aeabi_dmul>
 80125e2:	4602      	mov	r2, r0
 80125e4:	460b      	mov	r3, r1
 80125e6:	4640      	mov	r0, r8
 80125e8:	4649      	mov	r1, r9
 80125ea:	f7ed fe67 	bl	80002bc <__adddf3>
 80125ee:	3701      	adds	r7, #1
 80125f0:	4680      	mov	r8, r0
 80125f2:	4689      	mov	r9, r1
 80125f4:	9b04      	ldr	r3, [sp, #16]
 80125f6:	429f      	cmp	r7, r3
 80125f8:	dc01      	bgt.n	80125fe <__kernel_rem_pio2+0x4c6>
 80125fa:	45ba      	cmp	sl, r7
 80125fc:	dae9      	bge.n	80125d2 <__kernel_rem_pio2+0x49a>
 80125fe:	ab4a      	add	r3, sp, #296	; 0x128
 8012600:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8012604:	e9c3 8900 	strd	r8, r9, [r3]
 8012608:	f10a 0a01 	add.w	sl, sl, #1
 801260c:	3e08      	subs	r6, #8
 801260e:	e6f0      	b.n	80123f2 <__kernel_rem_pio2+0x2ba>
 8012610:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 8012612:	2b03      	cmp	r3, #3
 8012614:	d85b      	bhi.n	80126ce <__kernel_rem_pio2+0x596>
 8012616:	e8df f003 	tbb	[pc, r3]
 801261a:	264a      	.short	0x264a
 801261c:	0226      	.short	0x0226
 801261e:	ab9a      	add	r3, sp, #616	; 0x268
 8012620:	441c      	add	r4, r3
 8012622:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 8012626:	46a2      	mov	sl, r4
 8012628:	46ab      	mov	fp, r5
 801262a:	f1bb 0f00 	cmp.w	fp, #0
 801262e:	dc6c      	bgt.n	801270a <__kernel_rem_pio2+0x5d2>
 8012630:	46a2      	mov	sl, r4
 8012632:	46ab      	mov	fp, r5
 8012634:	f1bb 0f01 	cmp.w	fp, #1
 8012638:	f300 8086 	bgt.w	8012748 <__kernel_rem_pio2+0x610>
 801263c:	2000      	movs	r0, #0
 801263e:	2100      	movs	r1, #0
 8012640:	2d01      	cmp	r5, #1
 8012642:	f300 80a0 	bgt.w	8012786 <__kernel_rem_pio2+0x64e>
 8012646:	9b02      	ldr	r3, [sp, #8]
 8012648:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 801264c:	e9dd 564c 	ldrd	r5, r6, [sp, #304]	; 0x130
 8012650:	2b00      	cmp	r3, #0
 8012652:	f040 809e 	bne.w	8012792 <__kernel_rem_pio2+0x65a>
 8012656:	9b01      	ldr	r3, [sp, #4]
 8012658:	e9c3 7800 	strd	r7, r8, [r3]
 801265c:	e9c3 5602 	strd	r5, r6, [r3, #8]
 8012660:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8012664:	e033      	b.n	80126ce <__kernel_rem_pio2+0x596>
 8012666:	3408      	adds	r4, #8
 8012668:	ab4a      	add	r3, sp, #296	; 0x128
 801266a:	441c      	add	r4, r3
 801266c:	462e      	mov	r6, r5
 801266e:	2000      	movs	r0, #0
 8012670:	2100      	movs	r1, #0
 8012672:	2e00      	cmp	r6, #0
 8012674:	da3a      	bge.n	80126ec <__kernel_rem_pio2+0x5b4>
 8012676:	9b02      	ldr	r3, [sp, #8]
 8012678:	2b00      	cmp	r3, #0
 801267a:	d03d      	beq.n	80126f8 <__kernel_rem_pio2+0x5c0>
 801267c:	4602      	mov	r2, r0
 801267e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8012682:	9c01      	ldr	r4, [sp, #4]
 8012684:	e9c4 2300 	strd	r2, r3, [r4]
 8012688:	4602      	mov	r2, r0
 801268a:	460b      	mov	r3, r1
 801268c:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 8012690:	f7ed fe12 	bl	80002b8 <__aeabi_dsub>
 8012694:	ae4c      	add	r6, sp, #304	; 0x130
 8012696:	2401      	movs	r4, #1
 8012698:	42a5      	cmp	r5, r4
 801269a:	da30      	bge.n	80126fe <__kernel_rem_pio2+0x5c6>
 801269c:	9b02      	ldr	r3, [sp, #8]
 801269e:	b113      	cbz	r3, 80126a6 <__kernel_rem_pio2+0x56e>
 80126a0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80126a4:	4619      	mov	r1, r3
 80126a6:	9b01      	ldr	r3, [sp, #4]
 80126a8:	e9c3 0102 	strd	r0, r1, [r3, #8]
 80126ac:	e00f      	b.n	80126ce <__kernel_rem_pio2+0x596>
 80126ae:	ab9a      	add	r3, sp, #616	; 0x268
 80126b0:	441c      	add	r4, r3
 80126b2:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 80126b6:	2000      	movs	r0, #0
 80126b8:	2100      	movs	r1, #0
 80126ba:	2d00      	cmp	r5, #0
 80126bc:	da10      	bge.n	80126e0 <__kernel_rem_pio2+0x5a8>
 80126be:	9b02      	ldr	r3, [sp, #8]
 80126c0:	b113      	cbz	r3, 80126c8 <__kernel_rem_pio2+0x590>
 80126c2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80126c6:	4619      	mov	r1, r3
 80126c8:	9b01      	ldr	r3, [sp, #4]
 80126ca:	e9c3 0100 	strd	r0, r1, [r3]
 80126ce:	9b06      	ldr	r3, [sp, #24]
 80126d0:	f003 0007 	and.w	r0, r3, #7
 80126d4:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 80126d8:	ecbd 8b02 	vpop	{d8}
 80126dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80126e0:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80126e4:	f7ed fdea 	bl	80002bc <__adddf3>
 80126e8:	3d01      	subs	r5, #1
 80126ea:	e7e6      	b.n	80126ba <__kernel_rem_pio2+0x582>
 80126ec:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80126f0:	f7ed fde4 	bl	80002bc <__adddf3>
 80126f4:	3e01      	subs	r6, #1
 80126f6:	e7bc      	b.n	8012672 <__kernel_rem_pio2+0x53a>
 80126f8:	4602      	mov	r2, r0
 80126fa:	460b      	mov	r3, r1
 80126fc:	e7c1      	b.n	8012682 <__kernel_rem_pio2+0x54a>
 80126fe:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 8012702:	f7ed fddb 	bl	80002bc <__adddf3>
 8012706:	3401      	adds	r4, #1
 8012708:	e7c6      	b.n	8012698 <__kernel_rem_pio2+0x560>
 801270a:	e95a 8904 	ldrd	r8, r9, [sl, #-16]
 801270e:	ed3a 7b02 	vldmdb	sl!, {d7}
 8012712:	4640      	mov	r0, r8
 8012714:	ec53 2b17 	vmov	r2, r3, d7
 8012718:	4649      	mov	r1, r9
 801271a:	ed8d 7b04 	vstr	d7, [sp, #16]
 801271e:	f7ed fdcd 	bl	80002bc <__adddf3>
 8012722:	4602      	mov	r2, r0
 8012724:	460b      	mov	r3, r1
 8012726:	4606      	mov	r6, r0
 8012728:	460f      	mov	r7, r1
 801272a:	4640      	mov	r0, r8
 801272c:	4649      	mov	r1, r9
 801272e:	f7ed fdc3 	bl	80002b8 <__aeabi_dsub>
 8012732:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012736:	f7ed fdc1 	bl	80002bc <__adddf3>
 801273a:	f10b 3bff 	add.w	fp, fp, #4294967295
 801273e:	e9ca 0100 	strd	r0, r1, [sl]
 8012742:	e94a 6702 	strd	r6, r7, [sl, #-8]
 8012746:	e770      	b.n	801262a <__kernel_rem_pio2+0x4f2>
 8012748:	e95a 6704 	ldrd	r6, r7, [sl, #-16]
 801274c:	ed3a 7b02 	vldmdb	sl!, {d7}
 8012750:	4630      	mov	r0, r6
 8012752:	ec53 2b17 	vmov	r2, r3, d7
 8012756:	4639      	mov	r1, r7
 8012758:	ed8d 7b04 	vstr	d7, [sp, #16]
 801275c:	f7ed fdae 	bl	80002bc <__adddf3>
 8012760:	4602      	mov	r2, r0
 8012762:	460b      	mov	r3, r1
 8012764:	4680      	mov	r8, r0
 8012766:	4689      	mov	r9, r1
 8012768:	4630      	mov	r0, r6
 801276a:	4639      	mov	r1, r7
 801276c:	f7ed fda4 	bl	80002b8 <__aeabi_dsub>
 8012770:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012774:	f7ed fda2 	bl	80002bc <__adddf3>
 8012778:	f10b 3bff 	add.w	fp, fp, #4294967295
 801277c:	e9ca 0100 	strd	r0, r1, [sl]
 8012780:	e94a 8902 	strd	r8, r9, [sl, #-8]
 8012784:	e756      	b.n	8012634 <__kernel_rem_pio2+0x4fc>
 8012786:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 801278a:	f7ed fd97 	bl	80002bc <__adddf3>
 801278e:	3d01      	subs	r5, #1
 8012790:	e756      	b.n	8012640 <__kernel_rem_pio2+0x508>
 8012792:	9b01      	ldr	r3, [sp, #4]
 8012794:	9a01      	ldr	r2, [sp, #4]
 8012796:	601f      	str	r7, [r3, #0]
 8012798:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 801279c:	605c      	str	r4, [r3, #4]
 801279e:	609d      	str	r5, [r3, #8]
 80127a0:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80127a4:	60d3      	str	r3, [r2, #12]
 80127a6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80127aa:	6110      	str	r0, [r2, #16]
 80127ac:	6153      	str	r3, [r2, #20]
 80127ae:	e78e      	b.n	80126ce <__kernel_rem_pio2+0x596>
 80127b0:	41700000 	.word	0x41700000
 80127b4:	3e700000 	.word	0x3e700000

080127b8 <__kernel_sin>:
 80127b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80127bc:	ec55 4b10 	vmov	r4, r5, d0
 80127c0:	b085      	sub	sp, #20
 80127c2:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80127c6:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 80127ca:	ed8d 1b00 	vstr	d1, [sp]
 80127ce:	9002      	str	r0, [sp, #8]
 80127d0:	da06      	bge.n	80127e0 <__kernel_sin+0x28>
 80127d2:	ee10 0a10 	vmov	r0, s0
 80127d6:	4629      	mov	r1, r5
 80127d8:	f7ee f9d6 	bl	8000b88 <__aeabi_d2iz>
 80127dc:	2800      	cmp	r0, #0
 80127de:	d051      	beq.n	8012884 <__kernel_sin+0xcc>
 80127e0:	4622      	mov	r2, r4
 80127e2:	462b      	mov	r3, r5
 80127e4:	4620      	mov	r0, r4
 80127e6:	4629      	mov	r1, r5
 80127e8:	f7ed ff1e 	bl	8000628 <__aeabi_dmul>
 80127ec:	4682      	mov	sl, r0
 80127ee:	468b      	mov	fp, r1
 80127f0:	4602      	mov	r2, r0
 80127f2:	460b      	mov	r3, r1
 80127f4:	4620      	mov	r0, r4
 80127f6:	4629      	mov	r1, r5
 80127f8:	f7ed ff16 	bl	8000628 <__aeabi_dmul>
 80127fc:	a341      	add	r3, pc, #260	; (adr r3, 8012904 <__kernel_sin+0x14c>)
 80127fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012802:	4680      	mov	r8, r0
 8012804:	4689      	mov	r9, r1
 8012806:	4650      	mov	r0, sl
 8012808:	4659      	mov	r1, fp
 801280a:	f7ed ff0d 	bl	8000628 <__aeabi_dmul>
 801280e:	a33f      	add	r3, pc, #252	; (adr r3, 801290c <__kernel_sin+0x154>)
 8012810:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012814:	f7ed fd50 	bl	80002b8 <__aeabi_dsub>
 8012818:	4652      	mov	r2, sl
 801281a:	465b      	mov	r3, fp
 801281c:	f7ed ff04 	bl	8000628 <__aeabi_dmul>
 8012820:	a33c      	add	r3, pc, #240	; (adr r3, 8012914 <__kernel_sin+0x15c>)
 8012822:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012826:	f7ed fd49 	bl	80002bc <__adddf3>
 801282a:	4652      	mov	r2, sl
 801282c:	465b      	mov	r3, fp
 801282e:	f7ed fefb 	bl	8000628 <__aeabi_dmul>
 8012832:	a33a      	add	r3, pc, #232	; (adr r3, 801291c <__kernel_sin+0x164>)
 8012834:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012838:	f7ed fd3e 	bl	80002b8 <__aeabi_dsub>
 801283c:	4652      	mov	r2, sl
 801283e:	465b      	mov	r3, fp
 8012840:	f7ed fef2 	bl	8000628 <__aeabi_dmul>
 8012844:	a337      	add	r3, pc, #220	; (adr r3, 8012924 <__kernel_sin+0x16c>)
 8012846:	e9d3 2300 	ldrd	r2, r3, [r3]
 801284a:	f7ed fd37 	bl	80002bc <__adddf3>
 801284e:	9b02      	ldr	r3, [sp, #8]
 8012850:	4606      	mov	r6, r0
 8012852:	460f      	mov	r7, r1
 8012854:	b9db      	cbnz	r3, 801288e <__kernel_sin+0xd6>
 8012856:	4602      	mov	r2, r0
 8012858:	460b      	mov	r3, r1
 801285a:	4650      	mov	r0, sl
 801285c:	4659      	mov	r1, fp
 801285e:	f7ed fee3 	bl	8000628 <__aeabi_dmul>
 8012862:	a325      	add	r3, pc, #148	; (adr r3, 80128f8 <__kernel_sin+0x140>)
 8012864:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012868:	f7ed fd26 	bl	80002b8 <__aeabi_dsub>
 801286c:	4642      	mov	r2, r8
 801286e:	464b      	mov	r3, r9
 8012870:	f7ed feda 	bl	8000628 <__aeabi_dmul>
 8012874:	4602      	mov	r2, r0
 8012876:	460b      	mov	r3, r1
 8012878:	4620      	mov	r0, r4
 801287a:	4629      	mov	r1, r5
 801287c:	f7ed fd1e 	bl	80002bc <__adddf3>
 8012880:	4604      	mov	r4, r0
 8012882:	460d      	mov	r5, r1
 8012884:	ec45 4b10 	vmov	d0, r4, r5
 8012888:	b005      	add	sp, #20
 801288a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801288e:	2200      	movs	r2, #0
 8012890:	4b1b      	ldr	r3, [pc, #108]	; (8012900 <__kernel_sin+0x148>)
 8012892:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012896:	f7ed fec7 	bl	8000628 <__aeabi_dmul>
 801289a:	4632      	mov	r2, r6
 801289c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80128a0:	463b      	mov	r3, r7
 80128a2:	4640      	mov	r0, r8
 80128a4:	4649      	mov	r1, r9
 80128a6:	f7ed febf 	bl	8000628 <__aeabi_dmul>
 80128aa:	4602      	mov	r2, r0
 80128ac:	460b      	mov	r3, r1
 80128ae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80128b2:	f7ed fd01 	bl	80002b8 <__aeabi_dsub>
 80128b6:	4652      	mov	r2, sl
 80128b8:	465b      	mov	r3, fp
 80128ba:	f7ed feb5 	bl	8000628 <__aeabi_dmul>
 80128be:	e9dd 2300 	ldrd	r2, r3, [sp]
 80128c2:	f7ed fcf9 	bl	80002b8 <__aeabi_dsub>
 80128c6:	a30c      	add	r3, pc, #48	; (adr r3, 80128f8 <__kernel_sin+0x140>)
 80128c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80128cc:	4606      	mov	r6, r0
 80128ce:	460f      	mov	r7, r1
 80128d0:	4640      	mov	r0, r8
 80128d2:	4649      	mov	r1, r9
 80128d4:	f7ed fea8 	bl	8000628 <__aeabi_dmul>
 80128d8:	4602      	mov	r2, r0
 80128da:	460b      	mov	r3, r1
 80128dc:	4630      	mov	r0, r6
 80128de:	4639      	mov	r1, r7
 80128e0:	f7ed fcec 	bl	80002bc <__adddf3>
 80128e4:	4602      	mov	r2, r0
 80128e6:	460b      	mov	r3, r1
 80128e8:	4620      	mov	r0, r4
 80128ea:	4629      	mov	r1, r5
 80128ec:	f7ed fce4 	bl	80002b8 <__aeabi_dsub>
 80128f0:	e7c6      	b.n	8012880 <__kernel_sin+0xc8>
 80128f2:	bf00      	nop
 80128f4:	f3af 8000 	nop.w
 80128f8:	55555549 	.word	0x55555549
 80128fc:	3fc55555 	.word	0x3fc55555
 8012900:	3fe00000 	.word	0x3fe00000
 8012904:	5acfd57c 	.word	0x5acfd57c
 8012908:	3de5d93a 	.word	0x3de5d93a
 801290c:	8a2b9ceb 	.word	0x8a2b9ceb
 8012910:	3e5ae5e6 	.word	0x3e5ae5e6
 8012914:	57b1fe7d 	.word	0x57b1fe7d
 8012918:	3ec71de3 	.word	0x3ec71de3
 801291c:	19c161d5 	.word	0x19c161d5
 8012920:	3f2a01a0 	.word	0x3f2a01a0
 8012924:	1110f8a6 	.word	0x1110f8a6
 8012928:	3f811111 	.word	0x3f811111

0801292c <fabs>:
 801292c:	ec51 0b10 	vmov	r0, r1, d0
 8012930:	ee10 2a10 	vmov	r2, s0
 8012934:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8012938:	ec43 2b10 	vmov	d0, r2, r3
 801293c:	4770      	bx	lr
	...

08012940 <floor>:
 8012940:	ec51 0b10 	vmov	r0, r1, d0
 8012944:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012948:	f3c1 570a 	ubfx	r7, r1, #20, #11
 801294c:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8012950:	2e13      	cmp	r6, #19
 8012952:	460c      	mov	r4, r1
 8012954:	ee10 5a10 	vmov	r5, s0
 8012958:	4680      	mov	r8, r0
 801295a:	dc34      	bgt.n	80129c6 <floor+0x86>
 801295c:	2e00      	cmp	r6, #0
 801295e:	da16      	bge.n	801298e <floor+0x4e>
 8012960:	a335      	add	r3, pc, #212	; (adr r3, 8012a38 <floor+0xf8>)
 8012962:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012966:	f7ed fca9 	bl	80002bc <__adddf3>
 801296a:	2200      	movs	r2, #0
 801296c:	2300      	movs	r3, #0
 801296e:	f7ee f8eb 	bl	8000b48 <__aeabi_dcmpgt>
 8012972:	b148      	cbz	r0, 8012988 <floor+0x48>
 8012974:	2c00      	cmp	r4, #0
 8012976:	da59      	bge.n	8012a2c <floor+0xec>
 8012978:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 801297c:	4a30      	ldr	r2, [pc, #192]	; (8012a40 <floor+0x100>)
 801297e:	432b      	orrs	r3, r5
 8012980:	2500      	movs	r5, #0
 8012982:	42ab      	cmp	r3, r5
 8012984:	bf18      	it	ne
 8012986:	4614      	movne	r4, r2
 8012988:	4621      	mov	r1, r4
 801298a:	4628      	mov	r0, r5
 801298c:	e025      	b.n	80129da <floor+0x9a>
 801298e:	4f2d      	ldr	r7, [pc, #180]	; (8012a44 <floor+0x104>)
 8012990:	4137      	asrs	r7, r6
 8012992:	ea01 0307 	and.w	r3, r1, r7
 8012996:	4303      	orrs	r3, r0
 8012998:	d01f      	beq.n	80129da <floor+0x9a>
 801299a:	a327      	add	r3, pc, #156	; (adr r3, 8012a38 <floor+0xf8>)
 801299c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80129a0:	f7ed fc8c 	bl	80002bc <__adddf3>
 80129a4:	2200      	movs	r2, #0
 80129a6:	2300      	movs	r3, #0
 80129a8:	f7ee f8ce 	bl	8000b48 <__aeabi_dcmpgt>
 80129ac:	2800      	cmp	r0, #0
 80129ae:	d0eb      	beq.n	8012988 <floor+0x48>
 80129b0:	2c00      	cmp	r4, #0
 80129b2:	bfbe      	ittt	lt
 80129b4:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 80129b8:	fa43 f606 	asrlt.w	r6, r3, r6
 80129bc:	19a4      	addlt	r4, r4, r6
 80129be:	ea24 0407 	bic.w	r4, r4, r7
 80129c2:	2500      	movs	r5, #0
 80129c4:	e7e0      	b.n	8012988 <floor+0x48>
 80129c6:	2e33      	cmp	r6, #51	; 0x33
 80129c8:	dd0b      	ble.n	80129e2 <floor+0xa2>
 80129ca:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 80129ce:	d104      	bne.n	80129da <floor+0x9a>
 80129d0:	ee10 2a10 	vmov	r2, s0
 80129d4:	460b      	mov	r3, r1
 80129d6:	f7ed fc71 	bl	80002bc <__adddf3>
 80129da:	ec41 0b10 	vmov	d0, r0, r1
 80129de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80129e2:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 80129e6:	f04f 33ff 	mov.w	r3, #4294967295
 80129ea:	fa23 f707 	lsr.w	r7, r3, r7
 80129ee:	4207      	tst	r7, r0
 80129f0:	d0f3      	beq.n	80129da <floor+0x9a>
 80129f2:	a311      	add	r3, pc, #68	; (adr r3, 8012a38 <floor+0xf8>)
 80129f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80129f8:	f7ed fc60 	bl	80002bc <__adddf3>
 80129fc:	2200      	movs	r2, #0
 80129fe:	2300      	movs	r3, #0
 8012a00:	f7ee f8a2 	bl	8000b48 <__aeabi_dcmpgt>
 8012a04:	2800      	cmp	r0, #0
 8012a06:	d0bf      	beq.n	8012988 <floor+0x48>
 8012a08:	2c00      	cmp	r4, #0
 8012a0a:	da02      	bge.n	8012a12 <floor+0xd2>
 8012a0c:	2e14      	cmp	r6, #20
 8012a0e:	d103      	bne.n	8012a18 <floor+0xd8>
 8012a10:	3401      	adds	r4, #1
 8012a12:	ea25 0507 	bic.w	r5, r5, r7
 8012a16:	e7b7      	b.n	8012988 <floor+0x48>
 8012a18:	2301      	movs	r3, #1
 8012a1a:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8012a1e:	fa03 f606 	lsl.w	r6, r3, r6
 8012a22:	4435      	add	r5, r6
 8012a24:	4545      	cmp	r5, r8
 8012a26:	bf38      	it	cc
 8012a28:	18e4      	addcc	r4, r4, r3
 8012a2a:	e7f2      	b.n	8012a12 <floor+0xd2>
 8012a2c:	2500      	movs	r5, #0
 8012a2e:	462c      	mov	r4, r5
 8012a30:	e7aa      	b.n	8012988 <floor+0x48>
 8012a32:	bf00      	nop
 8012a34:	f3af 8000 	nop.w
 8012a38:	8800759c 	.word	0x8800759c
 8012a3c:	7e37e43c 	.word	0x7e37e43c
 8012a40:	bff00000 	.word	0xbff00000
 8012a44:	000fffff 	.word	0x000fffff

08012a48 <scalbn>:
 8012a48:	b570      	push	{r4, r5, r6, lr}
 8012a4a:	ec55 4b10 	vmov	r4, r5, d0
 8012a4e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8012a52:	4606      	mov	r6, r0
 8012a54:	462b      	mov	r3, r5
 8012a56:	b9aa      	cbnz	r2, 8012a84 <scalbn+0x3c>
 8012a58:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8012a5c:	4323      	orrs	r3, r4
 8012a5e:	d03b      	beq.n	8012ad8 <scalbn+0x90>
 8012a60:	4b31      	ldr	r3, [pc, #196]	; (8012b28 <scalbn+0xe0>)
 8012a62:	4629      	mov	r1, r5
 8012a64:	2200      	movs	r2, #0
 8012a66:	ee10 0a10 	vmov	r0, s0
 8012a6a:	f7ed fddd 	bl	8000628 <__aeabi_dmul>
 8012a6e:	4b2f      	ldr	r3, [pc, #188]	; (8012b2c <scalbn+0xe4>)
 8012a70:	429e      	cmp	r6, r3
 8012a72:	4604      	mov	r4, r0
 8012a74:	460d      	mov	r5, r1
 8012a76:	da12      	bge.n	8012a9e <scalbn+0x56>
 8012a78:	a327      	add	r3, pc, #156	; (adr r3, 8012b18 <scalbn+0xd0>)
 8012a7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012a7e:	f7ed fdd3 	bl	8000628 <__aeabi_dmul>
 8012a82:	e009      	b.n	8012a98 <scalbn+0x50>
 8012a84:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8012a88:	428a      	cmp	r2, r1
 8012a8a:	d10c      	bne.n	8012aa6 <scalbn+0x5e>
 8012a8c:	ee10 2a10 	vmov	r2, s0
 8012a90:	4620      	mov	r0, r4
 8012a92:	4629      	mov	r1, r5
 8012a94:	f7ed fc12 	bl	80002bc <__adddf3>
 8012a98:	4604      	mov	r4, r0
 8012a9a:	460d      	mov	r5, r1
 8012a9c:	e01c      	b.n	8012ad8 <scalbn+0x90>
 8012a9e:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8012aa2:	460b      	mov	r3, r1
 8012aa4:	3a36      	subs	r2, #54	; 0x36
 8012aa6:	4432      	add	r2, r6
 8012aa8:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8012aac:	428a      	cmp	r2, r1
 8012aae:	dd0b      	ble.n	8012ac8 <scalbn+0x80>
 8012ab0:	ec45 4b11 	vmov	d1, r4, r5
 8012ab4:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 8012b20 <scalbn+0xd8>
 8012ab8:	f000 f83c 	bl	8012b34 <copysign>
 8012abc:	a318      	add	r3, pc, #96	; (adr r3, 8012b20 <scalbn+0xd8>)
 8012abe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012ac2:	ec51 0b10 	vmov	r0, r1, d0
 8012ac6:	e7da      	b.n	8012a7e <scalbn+0x36>
 8012ac8:	2a00      	cmp	r2, #0
 8012aca:	dd08      	ble.n	8012ade <scalbn+0x96>
 8012acc:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8012ad0:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8012ad4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8012ad8:	ec45 4b10 	vmov	d0, r4, r5
 8012adc:	bd70      	pop	{r4, r5, r6, pc}
 8012ade:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8012ae2:	da0d      	bge.n	8012b00 <scalbn+0xb8>
 8012ae4:	f24c 3350 	movw	r3, #50000	; 0xc350
 8012ae8:	429e      	cmp	r6, r3
 8012aea:	ec45 4b11 	vmov	d1, r4, r5
 8012aee:	dce1      	bgt.n	8012ab4 <scalbn+0x6c>
 8012af0:	ed9f 0b09 	vldr	d0, [pc, #36]	; 8012b18 <scalbn+0xd0>
 8012af4:	f000 f81e 	bl	8012b34 <copysign>
 8012af8:	a307      	add	r3, pc, #28	; (adr r3, 8012b18 <scalbn+0xd0>)
 8012afa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012afe:	e7e0      	b.n	8012ac2 <scalbn+0x7a>
 8012b00:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8012b04:	3236      	adds	r2, #54	; 0x36
 8012b06:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8012b0a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8012b0e:	4620      	mov	r0, r4
 8012b10:	4629      	mov	r1, r5
 8012b12:	2200      	movs	r2, #0
 8012b14:	4b06      	ldr	r3, [pc, #24]	; (8012b30 <scalbn+0xe8>)
 8012b16:	e7b2      	b.n	8012a7e <scalbn+0x36>
 8012b18:	c2f8f359 	.word	0xc2f8f359
 8012b1c:	01a56e1f 	.word	0x01a56e1f
 8012b20:	8800759c 	.word	0x8800759c
 8012b24:	7e37e43c 	.word	0x7e37e43c
 8012b28:	43500000 	.word	0x43500000
 8012b2c:	ffff3cb0 	.word	0xffff3cb0
 8012b30:	3c900000 	.word	0x3c900000

08012b34 <copysign>:
 8012b34:	ec51 0b10 	vmov	r0, r1, d0
 8012b38:	ee11 0a90 	vmov	r0, s3
 8012b3c:	ee10 2a10 	vmov	r2, s0
 8012b40:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8012b44:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8012b48:	ea41 0300 	orr.w	r3, r1, r0
 8012b4c:	ec43 2b10 	vmov	d0, r2, r3
 8012b50:	4770      	bx	lr
	...

08012b54 <__errno>:
 8012b54:	4b01      	ldr	r3, [pc, #4]	; (8012b5c <__errno+0x8>)
 8012b56:	6818      	ldr	r0, [r3, #0]
 8012b58:	4770      	bx	lr
 8012b5a:	bf00      	nop
 8012b5c:	2000000c 	.word	0x2000000c

08012b60 <__libc_init_array>:
 8012b60:	b570      	push	{r4, r5, r6, lr}
 8012b62:	4e0d      	ldr	r6, [pc, #52]	; (8012b98 <__libc_init_array+0x38>)
 8012b64:	4c0d      	ldr	r4, [pc, #52]	; (8012b9c <__libc_init_array+0x3c>)
 8012b66:	1ba4      	subs	r4, r4, r6
 8012b68:	10a4      	asrs	r4, r4, #2
 8012b6a:	2500      	movs	r5, #0
 8012b6c:	42a5      	cmp	r5, r4
 8012b6e:	d109      	bne.n	8012b84 <__libc_init_array+0x24>
 8012b70:	4e0b      	ldr	r6, [pc, #44]	; (8012ba0 <__libc_init_array+0x40>)
 8012b72:	4c0c      	ldr	r4, [pc, #48]	; (8012ba4 <__libc_init_array+0x44>)
 8012b74:	f004 ff38 	bl	80179e8 <_init>
 8012b78:	1ba4      	subs	r4, r4, r6
 8012b7a:	10a4      	asrs	r4, r4, #2
 8012b7c:	2500      	movs	r5, #0
 8012b7e:	42a5      	cmp	r5, r4
 8012b80:	d105      	bne.n	8012b8e <__libc_init_array+0x2e>
 8012b82:	bd70      	pop	{r4, r5, r6, pc}
 8012b84:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8012b88:	4798      	blx	r3
 8012b8a:	3501      	adds	r5, #1
 8012b8c:	e7ee      	b.n	8012b6c <__libc_init_array+0xc>
 8012b8e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8012b92:	4798      	blx	r3
 8012b94:	3501      	adds	r5, #1
 8012b96:	e7f2      	b.n	8012b7e <__libc_init_array+0x1e>
 8012b98:	08018524 	.word	0x08018524
 8012b9c:	08018524 	.word	0x08018524
 8012ba0:	08018524 	.word	0x08018524
 8012ba4:	0801852c 	.word	0x0801852c

08012ba8 <memcpy>:
 8012ba8:	b510      	push	{r4, lr}
 8012baa:	1e43      	subs	r3, r0, #1
 8012bac:	440a      	add	r2, r1
 8012bae:	4291      	cmp	r1, r2
 8012bb0:	d100      	bne.n	8012bb4 <memcpy+0xc>
 8012bb2:	bd10      	pop	{r4, pc}
 8012bb4:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012bb8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8012bbc:	e7f7      	b.n	8012bae <memcpy+0x6>

08012bbe <memset>:
 8012bbe:	4402      	add	r2, r0
 8012bc0:	4603      	mov	r3, r0
 8012bc2:	4293      	cmp	r3, r2
 8012bc4:	d100      	bne.n	8012bc8 <memset+0xa>
 8012bc6:	4770      	bx	lr
 8012bc8:	f803 1b01 	strb.w	r1, [r3], #1
 8012bcc:	e7f9      	b.n	8012bc2 <memset+0x4>

08012bce <__cvt>:
 8012bce:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8012bd2:	ec55 4b10 	vmov	r4, r5, d0
 8012bd6:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8012bd8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8012bdc:	2d00      	cmp	r5, #0
 8012bde:	460e      	mov	r6, r1
 8012be0:	4691      	mov	r9, r2
 8012be2:	4619      	mov	r1, r3
 8012be4:	bfb8      	it	lt
 8012be6:	4622      	movlt	r2, r4
 8012be8:	462b      	mov	r3, r5
 8012bea:	f027 0720 	bic.w	r7, r7, #32
 8012bee:	bfbb      	ittet	lt
 8012bf0:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8012bf4:	461d      	movlt	r5, r3
 8012bf6:	2300      	movge	r3, #0
 8012bf8:	232d      	movlt	r3, #45	; 0x2d
 8012bfa:	bfb8      	it	lt
 8012bfc:	4614      	movlt	r4, r2
 8012bfe:	2f46      	cmp	r7, #70	; 0x46
 8012c00:	700b      	strb	r3, [r1, #0]
 8012c02:	d004      	beq.n	8012c0e <__cvt+0x40>
 8012c04:	2f45      	cmp	r7, #69	; 0x45
 8012c06:	d100      	bne.n	8012c0a <__cvt+0x3c>
 8012c08:	3601      	adds	r6, #1
 8012c0a:	2102      	movs	r1, #2
 8012c0c:	e000      	b.n	8012c10 <__cvt+0x42>
 8012c0e:	2103      	movs	r1, #3
 8012c10:	ab03      	add	r3, sp, #12
 8012c12:	9301      	str	r3, [sp, #4]
 8012c14:	ab02      	add	r3, sp, #8
 8012c16:	9300      	str	r3, [sp, #0]
 8012c18:	4632      	mov	r2, r6
 8012c1a:	4653      	mov	r3, sl
 8012c1c:	ec45 4b10 	vmov	d0, r4, r5
 8012c20:	f001 ffb2 	bl	8014b88 <_dtoa_r>
 8012c24:	2f47      	cmp	r7, #71	; 0x47
 8012c26:	4680      	mov	r8, r0
 8012c28:	d102      	bne.n	8012c30 <__cvt+0x62>
 8012c2a:	f019 0f01 	tst.w	r9, #1
 8012c2e:	d026      	beq.n	8012c7e <__cvt+0xb0>
 8012c30:	2f46      	cmp	r7, #70	; 0x46
 8012c32:	eb08 0906 	add.w	r9, r8, r6
 8012c36:	d111      	bne.n	8012c5c <__cvt+0x8e>
 8012c38:	f898 3000 	ldrb.w	r3, [r8]
 8012c3c:	2b30      	cmp	r3, #48	; 0x30
 8012c3e:	d10a      	bne.n	8012c56 <__cvt+0x88>
 8012c40:	2200      	movs	r2, #0
 8012c42:	2300      	movs	r3, #0
 8012c44:	4620      	mov	r0, r4
 8012c46:	4629      	mov	r1, r5
 8012c48:	f7ed ff56 	bl	8000af8 <__aeabi_dcmpeq>
 8012c4c:	b918      	cbnz	r0, 8012c56 <__cvt+0x88>
 8012c4e:	f1c6 0601 	rsb	r6, r6, #1
 8012c52:	f8ca 6000 	str.w	r6, [sl]
 8012c56:	f8da 3000 	ldr.w	r3, [sl]
 8012c5a:	4499      	add	r9, r3
 8012c5c:	2200      	movs	r2, #0
 8012c5e:	2300      	movs	r3, #0
 8012c60:	4620      	mov	r0, r4
 8012c62:	4629      	mov	r1, r5
 8012c64:	f7ed ff48 	bl	8000af8 <__aeabi_dcmpeq>
 8012c68:	b938      	cbnz	r0, 8012c7a <__cvt+0xac>
 8012c6a:	2230      	movs	r2, #48	; 0x30
 8012c6c:	9b03      	ldr	r3, [sp, #12]
 8012c6e:	454b      	cmp	r3, r9
 8012c70:	d205      	bcs.n	8012c7e <__cvt+0xb0>
 8012c72:	1c59      	adds	r1, r3, #1
 8012c74:	9103      	str	r1, [sp, #12]
 8012c76:	701a      	strb	r2, [r3, #0]
 8012c78:	e7f8      	b.n	8012c6c <__cvt+0x9e>
 8012c7a:	f8cd 900c 	str.w	r9, [sp, #12]
 8012c7e:	9b03      	ldr	r3, [sp, #12]
 8012c80:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8012c82:	eba3 0308 	sub.w	r3, r3, r8
 8012c86:	4640      	mov	r0, r8
 8012c88:	6013      	str	r3, [r2, #0]
 8012c8a:	b004      	add	sp, #16
 8012c8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08012c90 <__exponent>:
 8012c90:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012c92:	2900      	cmp	r1, #0
 8012c94:	4604      	mov	r4, r0
 8012c96:	bfba      	itte	lt
 8012c98:	4249      	neglt	r1, r1
 8012c9a:	232d      	movlt	r3, #45	; 0x2d
 8012c9c:	232b      	movge	r3, #43	; 0x2b
 8012c9e:	2909      	cmp	r1, #9
 8012ca0:	f804 2b02 	strb.w	r2, [r4], #2
 8012ca4:	7043      	strb	r3, [r0, #1]
 8012ca6:	dd20      	ble.n	8012cea <__exponent+0x5a>
 8012ca8:	f10d 0307 	add.w	r3, sp, #7
 8012cac:	461f      	mov	r7, r3
 8012cae:	260a      	movs	r6, #10
 8012cb0:	fb91 f5f6 	sdiv	r5, r1, r6
 8012cb4:	fb06 1115 	mls	r1, r6, r5, r1
 8012cb8:	3130      	adds	r1, #48	; 0x30
 8012cba:	2d09      	cmp	r5, #9
 8012cbc:	f803 1c01 	strb.w	r1, [r3, #-1]
 8012cc0:	f103 32ff 	add.w	r2, r3, #4294967295
 8012cc4:	4629      	mov	r1, r5
 8012cc6:	dc09      	bgt.n	8012cdc <__exponent+0x4c>
 8012cc8:	3130      	adds	r1, #48	; 0x30
 8012cca:	3b02      	subs	r3, #2
 8012ccc:	f802 1c01 	strb.w	r1, [r2, #-1]
 8012cd0:	42bb      	cmp	r3, r7
 8012cd2:	4622      	mov	r2, r4
 8012cd4:	d304      	bcc.n	8012ce0 <__exponent+0x50>
 8012cd6:	1a10      	subs	r0, r2, r0
 8012cd8:	b003      	add	sp, #12
 8012cda:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012cdc:	4613      	mov	r3, r2
 8012cde:	e7e7      	b.n	8012cb0 <__exponent+0x20>
 8012ce0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012ce4:	f804 2b01 	strb.w	r2, [r4], #1
 8012ce8:	e7f2      	b.n	8012cd0 <__exponent+0x40>
 8012cea:	2330      	movs	r3, #48	; 0x30
 8012cec:	4419      	add	r1, r3
 8012cee:	7083      	strb	r3, [r0, #2]
 8012cf0:	1d02      	adds	r2, r0, #4
 8012cf2:	70c1      	strb	r1, [r0, #3]
 8012cf4:	e7ef      	b.n	8012cd6 <__exponent+0x46>
	...

08012cf8 <_printf_float>:
 8012cf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012cfc:	b08d      	sub	sp, #52	; 0x34
 8012cfe:	460c      	mov	r4, r1
 8012d00:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8012d04:	4616      	mov	r6, r2
 8012d06:	461f      	mov	r7, r3
 8012d08:	4605      	mov	r5, r0
 8012d0a:	f003 f9a9 	bl	8016060 <_localeconv_r>
 8012d0e:	6803      	ldr	r3, [r0, #0]
 8012d10:	9304      	str	r3, [sp, #16]
 8012d12:	4618      	mov	r0, r3
 8012d14:	f7ed fa74 	bl	8000200 <strlen>
 8012d18:	2300      	movs	r3, #0
 8012d1a:	930a      	str	r3, [sp, #40]	; 0x28
 8012d1c:	f8d8 3000 	ldr.w	r3, [r8]
 8012d20:	9005      	str	r0, [sp, #20]
 8012d22:	3307      	adds	r3, #7
 8012d24:	f023 0307 	bic.w	r3, r3, #7
 8012d28:	f103 0208 	add.w	r2, r3, #8
 8012d2c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8012d30:	f8d4 b000 	ldr.w	fp, [r4]
 8012d34:	f8c8 2000 	str.w	r2, [r8]
 8012d38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012d3c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8012d40:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8012d44:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8012d48:	9307      	str	r3, [sp, #28]
 8012d4a:	f8cd 8018 	str.w	r8, [sp, #24]
 8012d4e:	f04f 32ff 	mov.w	r2, #4294967295
 8012d52:	4ba7      	ldr	r3, [pc, #668]	; (8012ff0 <_printf_float+0x2f8>)
 8012d54:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8012d58:	f7ed ff00 	bl	8000b5c <__aeabi_dcmpun>
 8012d5c:	bb70      	cbnz	r0, 8012dbc <_printf_float+0xc4>
 8012d5e:	f04f 32ff 	mov.w	r2, #4294967295
 8012d62:	4ba3      	ldr	r3, [pc, #652]	; (8012ff0 <_printf_float+0x2f8>)
 8012d64:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8012d68:	f7ed feda 	bl	8000b20 <__aeabi_dcmple>
 8012d6c:	bb30      	cbnz	r0, 8012dbc <_printf_float+0xc4>
 8012d6e:	2200      	movs	r2, #0
 8012d70:	2300      	movs	r3, #0
 8012d72:	4640      	mov	r0, r8
 8012d74:	4649      	mov	r1, r9
 8012d76:	f7ed fec9 	bl	8000b0c <__aeabi_dcmplt>
 8012d7a:	b110      	cbz	r0, 8012d82 <_printf_float+0x8a>
 8012d7c:	232d      	movs	r3, #45	; 0x2d
 8012d7e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8012d82:	4a9c      	ldr	r2, [pc, #624]	; (8012ff4 <_printf_float+0x2fc>)
 8012d84:	4b9c      	ldr	r3, [pc, #624]	; (8012ff8 <_printf_float+0x300>)
 8012d86:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8012d8a:	bf8c      	ite	hi
 8012d8c:	4690      	movhi	r8, r2
 8012d8e:	4698      	movls	r8, r3
 8012d90:	2303      	movs	r3, #3
 8012d92:	f02b 0204 	bic.w	r2, fp, #4
 8012d96:	6123      	str	r3, [r4, #16]
 8012d98:	6022      	str	r2, [r4, #0]
 8012d9a:	f04f 0900 	mov.w	r9, #0
 8012d9e:	9700      	str	r7, [sp, #0]
 8012da0:	4633      	mov	r3, r6
 8012da2:	aa0b      	add	r2, sp, #44	; 0x2c
 8012da4:	4621      	mov	r1, r4
 8012da6:	4628      	mov	r0, r5
 8012da8:	f000 f9e6 	bl	8013178 <_printf_common>
 8012dac:	3001      	adds	r0, #1
 8012dae:	f040 808d 	bne.w	8012ecc <_printf_float+0x1d4>
 8012db2:	f04f 30ff 	mov.w	r0, #4294967295
 8012db6:	b00d      	add	sp, #52	; 0x34
 8012db8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012dbc:	4642      	mov	r2, r8
 8012dbe:	464b      	mov	r3, r9
 8012dc0:	4640      	mov	r0, r8
 8012dc2:	4649      	mov	r1, r9
 8012dc4:	f7ed feca 	bl	8000b5c <__aeabi_dcmpun>
 8012dc8:	b110      	cbz	r0, 8012dd0 <_printf_float+0xd8>
 8012dca:	4a8c      	ldr	r2, [pc, #560]	; (8012ffc <_printf_float+0x304>)
 8012dcc:	4b8c      	ldr	r3, [pc, #560]	; (8013000 <_printf_float+0x308>)
 8012dce:	e7da      	b.n	8012d86 <_printf_float+0x8e>
 8012dd0:	6861      	ldr	r1, [r4, #4]
 8012dd2:	1c4b      	adds	r3, r1, #1
 8012dd4:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8012dd8:	a80a      	add	r0, sp, #40	; 0x28
 8012dda:	d13e      	bne.n	8012e5a <_printf_float+0x162>
 8012ddc:	2306      	movs	r3, #6
 8012dde:	6063      	str	r3, [r4, #4]
 8012de0:	2300      	movs	r3, #0
 8012de2:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8012de6:	ab09      	add	r3, sp, #36	; 0x24
 8012de8:	9300      	str	r3, [sp, #0]
 8012dea:	ec49 8b10 	vmov	d0, r8, r9
 8012dee:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8012df2:	6022      	str	r2, [r4, #0]
 8012df4:	f8cd a004 	str.w	sl, [sp, #4]
 8012df8:	6861      	ldr	r1, [r4, #4]
 8012dfa:	4628      	mov	r0, r5
 8012dfc:	f7ff fee7 	bl	8012bce <__cvt>
 8012e00:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8012e04:	2b47      	cmp	r3, #71	; 0x47
 8012e06:	4680      	mov	r8, r0
 8012e08:	d109      	bne.n	8012e1e <_printf_float+0x126>
 8012e0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012e0c:	1cd8      	adds	r0, r3, #3
 8012e0e:	db02      	blt.n	8012e16 <_printf_float+0x11e>
 8012e10:	6862      	ldr	r2, [r4, #4]
 8012e12:	4293      	cmp	r3, r2
 8012e14:	dd47      	ble.n	8012ea6 <_printf_float+0x1ae>
 8012e16:	f1aa 0a02 	sub.w	sl, sl, #2
 8012e1a:	fa5f fa8a 	uxtb.w	sl, sl
 8012e1e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8012e22:	9909      	ldr	r1, [sp, #36]	; 0x24
 8012e24:	d824      	bhi.n	8012e70 <_printf_float+0x178>
 8012e26:	3901      	subs	r1, #1
 8012e28:	4652      	mov	r2, sl
 8012e2a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8012e2e:	9109      	str	r1, [sp, #36]	; 0x24
 8012e30:	f7ff ff2e 	bl	8012c90 <__exponent>
 8012e34:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8012e36:	1813      	adds	r3, r2, r0
 8012e38:	2a01      	cmp	r2, #1
 8012e3a:	4681      	mov	r9, r0
 8012e3c:	6123      	str	r3, [r4, #16]
 8012e3e:	dc02      	bgt.n	8012e46 <_printf_float+0x14e>
 8012e40:	6822      	ldr	r2, [r4, #0]
 8012e42:	07d1      	lsls	r1, r2, #31
 8012e44:	d501      	bpl.n	8012e4a <_printf_float+0x152>
 8012e46:	3301      	adds	r3, #1
 8012e48:	6123      	str	r3, [r4, #16]
 8012e4a:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8012e4e:	2b00      	cmp	r3, #0
 8012e50:	d0a5      	beq.n	8012d9e <_printf_float+0xa6>
 8012e52:	232d      	movs	r3, #45	; 0x2d
 8012e54:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8012e58:	e7a1      	b.n	8012d9e <_printf_float+0xa6>
 8012e5a:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8012e5e:	f000 8177 	beq.w	8013150 <_printf_float+0x458>
 8012e62:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8012e66:	d1bb      	bne.n	8012de0 <_printf_float+0xe8>
 8012e68:	2900      	cmp	r1, #0
 8012e6a:	d1b9      	bne.n	8012de0 <_printf_float+0xe8>
 8012e6c:	2301      	movs	r3, #1
 8012e6e:	e7b6      	b.n	8012dde <_printf_float+0xe6>
 8012e70:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8012e74:	d119      	bne.n	8012eaa <_printf_float+0x1b2>
 8012e76:	2900      	cmp	r1, #0
 8012e78:	6863      	ldr	r3, [r4, #4]
 8012e7a:	dd0c      	ble.n	8012e96 <_printf_float+0x19e>
 8012e7c:	6121      	str	r1, [r4, #16]
 8012e7e:	b913      	cbnz	r3, 8012e86 <_printf_float+0x18e>
 8012e80:	6822      	ldr	r2, [r4, #0]
 8012e82:	07d2      	lsls	r2, r2, #31
 8012e84:	d502      	bpl.n	8012e8c <_printf_float+0x194>
 8012e86:	3301      	adds	r3, #1
 8012e88:	440b      	add	r3, r1
 8012e8a:	6123      	str	r3, [r4, #16]
 8012e8c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012e8e:	65a3      	str	r3, [r4, #88]	; 0x58
 8012e90:	f04f 0900 	mov.w	r9, #0
 8012e94:	e7d9      	b.n	8012e4a <_printf_float+0x152>
 8012e96:	b913      	cbnz	r3, 8012e9e <_printf_float+0x1a6>
 8012e98:	6822      	ldr	r2, [r4, #0]
 8012e9a:	07d0      	lsls	r0, r2, #31
 8012e9c:	d501      	bpl.n	8012ea2 <_printf_float+0x1aa>
 8012e9e:	3302      	adds	r3, #2
 8012ea0:	e7f3      	b.n	8012e8a <_printf_float+0x192>
 8012ea2:	2301      	movs	r3, #1
 8012ea4:	e7f1      	b.n	8012e8a <_printf_float+0x192>
 8012ea6:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8012eaa:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8012eae:	4293      	cmp	r3, r2
 8012eb0:	db05      	blt.n	8012ebe <_printf_float+0x1c6>
 8012eb2:	6822      	ldr	r2, [r4, #0]
 8012eb4:	6123      	str	r3, [r4, #16]
 8012eb6:	07d1      	lsls	r1, r2, #31
 8012eb8:	d5e8      	bpl.n	8012e8c <_printf_float+0x194>
 8012eba:	3301      	adds	r3, #1
 8012ebc:	e7e5      	b.n	8012e8a <_printf_float+0x192>
 8012ebe:	2b00      	cmp	r3, #0
 8012ec0:	bfd4      	ite	le
 8012ec2:	f1c3 0302 	rsble	r3, r3, #2
 8012ec6:	2301      	movgt	r3, #1
 8012ec8:	4413      	add	r3, r2
 8012eca:	e7de      	b.n	8012e8a <_printf_float+0x192>
 8012ecc:	6823      	ldr	r3, [r4, #0]
 8012ece:	055a      	lsls	r2, r3, #21
 8012ed0:	d407      	bmi.n	8012ee2 <_printf_float+0x1ea>
 8012ed2:	6923      	ldr	r3, [r4, #16]
 8012ed4:	4642      	mov	r2, r8
 8012ed6:	4631      	mov	r1, r6
 8012ed8:	4628      	mov	r0, r5
 8012eda:	47b8      	blx	r7
 8012edc:	3001      	adds	r0, #1
 8012ede:	d12b      	bne.n	8012f38 <_printf_float+0x240>
 8012ee0:	e767      	b.n	8012db2 <_printf_float+0xba>
 8012ee2:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8012ee6:	f240 80dc 	bls.w	80130a2 <_printf_float+0x3aa>
 8012eea:	2200      	movs	r2, #0
 8012eec:	2300      	movs	r3, #0
 8012eee:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8012ef2:	f7ed fe01 	bl	8000af8 <__aeabi_dcmpeq>
 8012ef6:	2800      	cmp	r0, #0
 8012ef8:	d033      	beq.n	8012f62 <_printf_float+0x26a>
 8012efa:	2301      	movs	r3, #1
 8012efc:	4a41      	ldr	r2, [pc, #260]	; (8013004 <_printf_float+0x30c>)
 8012efe:	4631      	mov	r1, r6
 8012f00:	4628      	mov	r0, r5
 8012f02:	47b8      	blx	r7
 8012f04:	3001      	adds	r0, #1
 8012f06:	f43f af54 	beq.w	8012db2 <_printf_float+0xba>
 8012f0a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8012f0e:	429a      	cmp	r2, r3
 8012f10:	db02      	blt.n	8012f18 <_printf_float+0x220>
 8012f12:	6823      	ldr	r3, [r4, #0]
 8012f14:	07d8      	lsls	r0, r3, #31
 8012f16:	d50f      	bpl.n	8012f38 <_printf_float+0x240>
 8012f18:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012f1c:	4631      	mov	r1, r6
 8012f1e:	4628      	mov	r0, r5
 8012f20:	47b8      	blx	r7
 8012f22:	3001      	adds	r0, #1
 8012f24:	f43f af45 	beq.w	8012db2 <_printf_float+0xba>
 8012f28:	f04f 0800 	mov.w	r8, #0
 8012f2c:	f104 091a 	add.w	r9, r4, #26
 8012f30:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012f32:	3b01      	subs	r3, #1
 8012f34:	4543      	cmp	r3, r8
 8012f36:	dc09      	bgt.n	8012f4c <_printf_float+0x254>
 8012f38:	6823      	ldr	r3, [r4, #0]
 8012f3a:	079b      	lsls	r3, r3, #30
 8012f3c:	f100 8103 	bmi.w	8013146 <_printf_float+0x44e>
 8012f40:	68e0      	ldr	r0, [r4, #12]
 8012f42:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012f44:	4298      	cmp	r0, r3
 8012f46:	bfb8      	it	lt
 8012f48:	4618      	movlt	r0, r3
 8012f4a:	e734      	b.n	8012db6 <_printf_float+0xbe>
 8012f4c:	2301      	movs	r3, #1
 8012f4e:	464a      	mov	r2, r9
 8012f50:	4631      	mov	r1, r6
 8012f52:	4628      	mov	r0, r5
 8012f54:	47b8      	blx	r7
 8012f56:	3001      	adds	r0, #1
 8012f58:	f43f af2b 	beq.w	8012db2 <_printf_float+0xba>
 8012f5c:	f108 0801 	add.w	r8, r8, #1
 8012f60:	e7e6      	b.n	8012f30 <_printf_float+0x238>
 8012f62:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012f64:	2b00      	cmp	r3, #0
 8012f66:	dc2b      	bgt.n	8012fc0 <_printf_float+0x2c8>
 8012f68:	2301      	movs	r3, #1
 8012f6a:	4a26      	ldr	r2, [pc, #152]	; (8013004 <_printf_float+0x30c>)
 8012f6c:	4631      	mov	r1, r6
 8012f6e:	4628      	mov	r0, r5
 8012f70:	47b8      	blx	r7
 8012f72:	3001      	adds	r0, #1
 8012f74:	f43f af1d 	beq.w	8012db2 <_printf_float+0xba>
 8012f78:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012f7a:	b923      	cbnz	r3, 8012f86 <_printf_float+0x28e>
 8012f7c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012f7e:	b913      	cbnz	r3, 8012f86 <_printf_float+0x28e>
 8012f80:	6823      	ldr	r3, [r4, #0]
 8012f82:	07d9      	lsls	r1, r3, #31
 8012f84:	d5d8      	bpl.n	8012f38 <_printf_float+0x240>
 8012f86:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012f8a:	4631      	mov	r1, r6
 8012f8c:	4628      	mov	r0, r5
 8012f8e:	47b8      	blx	r7
 8012f90:	3001      	adds	r0, #1
 8012f92:	f43f af0e 	beq.w	8012db2 <_printf_float+0xba>
 8012f96:	f04f 0900 	mov.w	r9, #0
 8012f9a:	f104 0a1a 	add.w	sl, r4, #26
 8012f9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012fa0:	425b      	negs	r3, r3
 8012fa2:	454b      	cmp	r3, r9
 8012fa4:	dc01      	bgt.n	8012faa <_printf_float+0x2b2>
 8012fa6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012fa8:	e794      	b.n	8012ed4 <_printf_float+0x1dc>
 8012faa:	2301      	movs	r3, #1
 8012fac:	4652      	mov	r2, sl
 8012fae:	4631      	mov	r1, r6
 8012fb0:	4628      	mov	r0, r5
 8012fb2:	47b8      	blx	r7
 8012fb4:	3001      	adds	r0, #1
 8012fb6:	f43f aefc 	beq.w	8012db2 <_printf_float+0xba>
 8012fba:	f109 0901 	add.w	r9, r9, #1
 8012fbe:	e7ee      	b.n	8012f9e <_printf_float+0x2a6>
 8012fc0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8012fc2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8012fc4:	429a      	cmp	r2, r3
 8012fc6:	bfa8      	it	ge
 8012fc8:	461a      	movge	r2, r3
 8012fca:	2a00      	cmp	r2, #0
 8012fcc:	4691      	mov	r9, r2
 8012fce:	dd07      	ble.n	8012fe0 <_printf_float+0x2e8>
 8012fd0:	4613      	mov	r3, r2
 8012fd2:	4631      	mov	r1, r6
 8012fd4:	4642      	mov	r2, r8
 8012fd6:	4628      	mov	r0, r5
 8012fd8:	47b8      	blx	r7
 8012fda:	3001      	adds	r0, #1
 8012fdc:	f43f aee9 	beq.w	8012db2 <_printf_float+0xba>
 8012fe0:	f104 031a 	add.w	r3, r4, #26
 8012fe4:	f04f 0b00 	mov.w	fp, #0
 8012fe8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8012fec:	9306      	str	r3, [sp, #24]
 8012fee:	e015      	b.n	801301c <_printf_float+0x324>
 8012ff0:	7fefffff 	.word	0x7fefffff
 8012ff4:	080181e8 	.word	0x080181e8
 8012ff8:	080181e4 	.word	0x080181e4
 8012ffc:	080181f0 	.word	0x080181f0
 8013000:	080181ec 	.word	0x080181ec
 8013004:	08018413 	.word	0x08018413
 8013008:	2301      	movs	r3, #1
 801300a:	9a06      	ldr	r2, [sp, #24]
 801300c:	4631      	mov	r1, r6
 801300e:	4628      	mov	r0, r5
 8013010:	47b8      	blx	r7
 8013012:	3001      	adds	r0, #1
 8013014:	f43f aecd 	beq.w	8012db2 <_printf_float+0xba>
 8013018:	f10b 0b01 	add.w	fp, fp, #1
 801301c:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8013020:	ebaa 0309 	sub.w	r3, sl, r9
 8013024:	455b      	cmp	r3, fp
 8013026:	dcef      	bgt.n	8013008 <_printf_float+0x310>
 8013028:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801302c:	429a      	cmp	r2, r3
 801302e:	44d0      	add	r8, sl
 8013030:	db15      	blt.n	801305e <_printf_float+0x366>
 8013032:	6823      	ldr	r3, [r4, #0]
 8013034:	07da      	lsls	r2, r3, #31
 8013036:	d412      	bmi.n	801305e <_printf_float+0x366>
 8013038:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801303a:	9909      	ldr	r1, [sp, #36]	; 0x24
 801303c:	eba3 020a 	sub.w	r2, r3, sl
 8013040:	eba3 0a01 	sub.w	sl, r3, r1
 8013044:	4592      	cmp	sl, r2
 8013046:	bfa8      	it	ge
 8013048:	4692      	movge	sl, r2
 801304a:	f1ba 0f00 	cmp.w	sl, #0
 801304e:	dc0e      	bgt.n	801306e <_printf_float+0x376>
 8013050:	f04f 0800 	mov.w	r8, #0
 8013054:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8013058:	f104 091a 	add.w	r9, r4, #26
 801305c:	e019      	b.n	8013092 <_printf_float+0x39a>
 801305e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013062:	4631      	mov	r1, r6
 8013064:	4628      	mov	r0, r5
 8013066:	47b8      	blx	r7
 8013068:	3001      	adds	r0, #1
 801306a:	d1e5      	bne.n	8013038 <_printf_float+0x340>
 801306c:	e6a1      	b.n	8012db2 <_printf_float+0xba>
 801306e:	4653      	mov	r3, sl
 8013070:	4642      	mov	r2, r8
 8013072:	4631      	mov	r1, r6
 8013074:	4628      	mov	r0, r5
 8013076:	47b8      	blx	r7
 8013078:	3001      	adds	r0, #1
 801307a:	d1e9      	bne.n	8013050 <_printf_float+0x358>
 801307c:	e699      	b.n	8012db2 <_printf_float+0xba>
 801307e:	2301      	movs	r3, #1
 8013080:	464a      	mov	r2, r9
 8013082:	4631      	mov	r1, r6
 8013084:	4628      	mov	r0, r5
 8013086:	47b8      	blx	r7
 8013088:	3001      	adds	r0, #1
 801308a:	f43f ae92 	beq.w	8012db2 <_printf_float+0xba>
 801308e:	f108 0801 	add.w	r8, r8, #1
 8013092:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8013096:	1a9b      	subs	r3, r3, r2
 8013098:	eba3 030a 	sub.w	r3, r3, sl
 801309c:	4543      	cmp	r3, r8
 801309e:	dcee      	bgt.n	801307e <_printf_float+0x386>
 80130a0:	e74a      	b.n	8012f38 <_printf_float+0x240>
 80130a2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80130a4:	2a01      	cmp	r2, #1
 80130a6:	dc01      	bgt.n	80130ac <_printf_float+0x3b4>
 80130a8:	07db      	lsls	r3, r3, #31
 80130aa:	d53a      	bpl.n	8013122 <_printf_float+0x42a>
 80130ac:	2301      	movs	r3, #1
 80130ae:	4642      	mov	r2, r8
 80130b0:	4631      	mov	r1, r6
 80130b2:	4628      	mov	r0, r5
 80130b4:	47b8      	blx	r7
 80130b6:	3001      	adds	r0, #1
 80130b8:	f43f ae7b 	beq.w	8012db2 <_printf_float+0xba>
 80130bc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80130c0:	4631      	mov	r1, r6
 80130c2:	4628      	mov	r0, r5
 80130c4:	47b8      	blx	r7
 80130c6:	3001      	adds	r0, #1
 80130c8:	f108 0801 	add.w	r8, r8, #1
 80130cc:	f43f ae71 	beq.w	8012db2 <_printf_float+0xba>
 80130d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80130d2:	2200      	movs	r2, #0
 80130d4:	f103 3aff 	add.w	sl, r3, #4294967295
 80130d8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80130dc:	2300      	movs	r3, #0
 80130de:	f7ed fd0b 	bl	8000af8 <__aeabi_dcmpeq>
 80130e2:	b9c8      	cbnz	r0, 8013118 <_printf_float+0x420>
 80130e4:	4653      	mov	r3, sl
 80130e6:	4642      	mov	r2, r8
 80130e8:	4631      	mov	r1, r6
 80130ea:	4628      	mov	r0, r5
 80130ec:	47b8      	blx	r7
 80130ee:	3001      	adds	r0, #1
 80130f0:	d10e      	bne.n	8013110 <_printf_float+0x418>
 80130f2:	e65e      	b.n	8012db2 <_printf_float+0xba>
 80130f4:	2301      	movs	r3, #1
 80130f6:	4652      	mov	r2, sl
 80130f8:	4631      	mov	r1, r6
 80130fa:	4628      	mov	r0, r5
 80130fc:	47b8      	blx	r7
 80130fe:	3001      	adds	r0, #1
 8013100:	f43f ae57 	beq.w	8012db2 <_printf_float+0xba>
 8013104:	f108 0801 	add.w	r8, r8, #1
 8013108:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801310a:	3b01      	subs	r3, #1
 801310c:	4543      	cmp	r3, r8
 801310e:	dcf1      	bgt.n	80130f4 <_printf_float+0x3fc>
 8013110:	464b      	mov	r3, r9
 8013112:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8013116:	e6de      	b.n	8012ed6 <_printf_float+0x1de>
 8013118:	f04f 0800 	mov.w	r8, #0
 801311c:	f104 0a1a 	add.w	sl, r4, #26
 8013120:	e7f2      	b.n	8013108 <_printf_float+0x410>
 8013122:	2301      	movs	r3, #1
 8013124:	e7df      	b.n	80130e6 <_printf_float+0x3ee>
 8013126:	2301      	movs	r3, #1
 8013128:	464a      	mov	r2, r9
 801312a:	4631      	mov	r1, r6
 801312c:	4628      	mov	r0, r5
 801312e:	47b8      	blx	r7
 8013130:	3001      	adds	r0, #1
 8013132:	f43f ae3e 	beq.w	8012db2 <_printf_float+0xba>
 8013136:	f108 0801 	add.w	r8, r8, #1
 801313a:	68e3      	ldr	r3, [r4, #12]
 801313c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801313e:	1a9b      	subs	r3, r3, r2
 8013140:	4543      	cmp	r3, r8
 8013142:	dcf0      	bgt.n	8013126 <_printf_float+0x42e>
 8013144:	e6fc      	b.n	8012f40 <_printf_float+0x248>
 8013146:	f04f 0800 	mov.w	r8, #0
 801314a:	f104 0919 	add.w	r9, r4, #25
 801314e:	e7f4      	b.n	801313a <_printf_float+0x442>
 8013150:	2900      	cmp	r1, #0
 8013152:	f43f ae8b 	beq.w	8012e6c <_printf_float+0x174>
 8013156:	2300      	movs	r3, #0
 8013158:	e9cd 0302 	strd	r0, r3, [sp, #8]
 801315c:	ab09      	add	r3, sp, #36	; 0x24
 801315e:	9300      	str	r3, [sp, #0]
 8013160:	ec49 8b10 	vmov	d0, r8, r9
 8013164:	6022      	str	r2, [r4, #0]
 8013166:	f8cd a004 	str.w	sl, [sp, #4]
 801316a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 801316e:	4628      	mov	r0, r5
 8013170:	f7ff fd2d 	bl	8012bce <__cvt>
 8013174:	4680      	mov	r8, r0
 8013176:	e648      	b.n	8012e0a <_printf_float+0x112>

08013178 <_printf_common>:
 8013178:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801317c:	4691      	mov	r9, r2
 801317e:	461f      	mov	r7, r3
 8013180:	688a      	ldr	r2, [r1, #8]
 8013182:	690b      	ldr	r3, [r1, #16]
 8013184:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8013188:	4293      	cmp	r3, r2
 801318a:	bfb8      	it	lt
 801318c:	4613      	movlt	r3, r2
 801318e:	f8c9 3000 	str.w	r3, [r9]
 8013192:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8013196:	4606      	mov	r6, r0
 8013198:	460c      	mov	r4, r1
 801319a:	b112      	cbz	r2, 80131a2 <_printf_common+0x2a>
 801319c:	3301      	adds	r3, #1
 801319e:	f8c9 3000 	str.w	r3, [r9]
 80131a2:	6823      	ldr	r3, [r4, #0]
 80131a4:	0699      	lsls	r1, r3, #26
 80131a6:	bf42      	ittt	mi
 80131a8:	f8d9 3000 	ldrmi.w	r3, [r9]
 80131ac:	3302      	addmi	r3, #2
 80131ae:	f8c9 3000 	strmi.w	r3, [r9]
 80131b2:	6825      	ldr	r5, [r4, #0]
 80131b4:	f015 0506 	ands.w	r5, r5, #6
 80131b8:	d107      	bne.n	80131ca <_printf_common+0x52>
 80131ba:	f104 0a19 	add.w	sl, r4, #25
 80131be:	68e3      	ldr	r3, [r4, #12]
 80131c0:	f8d9 2000 	ldr.w	r2, [r9]
 80131c4:	1a9b      	subs	r3, r3, r2
 80131c6:	42ab      	cmp	r3, r5
 80131c8:	dc28      	bgt.n	801321c <_printf_common+0xa4>
 80131ca:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80131ce:	6822      	ldr	r2, [r4, #0]
 80131d0:	3300      	adds	r3, #0
 80131d2:	bf18      	it	ne
 80131d4:	2301      	movne	r3, #1
 80131d6:	0692      	lsls	r2, r2, #26
 80131d8:	d42d      	bmi.n	8013236 <_printf_common+0xbe>
 80131da:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80131de:	4639      	mov	r1, r7
 80131e0:	4630      	mov	r0, r6
 80131e2:	47c0      	blx	r8
 80131e4:	3001      	adds	r0, #1
 80131e6:	d020      	beq.n	801322a <_printf_common+0xb2>
 80131e8:	6823      	ldr	r3, [r4, #0]
 80131ea:	68e5      	ldr	r5, [r4, #12]
 80131ec:	f8d9 2000 	ldr.w	r2, [r9]
 80131f0:	f003 0306 	and.w	r3, r3, #6
 80131f4:	2b04      	cmp	r3, #4
 80131f6:	bf08      	it	eq
 80131f8:	1aad      	subeq	r5, r5, r2
 80131fa:	68a3      	ldr	r3, [r4, #8]
 80131fc:	6922      	ldr	r2, [r4, #16]
 80131fe:	bf0c      	ite	eq
 8013200:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8013204:	2500      	movne	r5, #0
 8013206:	4293      	cmp	r3, r2
 8013208:	bfc4      	itt	gt
 801320a:	1a9b      	subgt	r3, r3, r2
 801320c:	18ed      	addgt	r5, r5, r3
 801320e:	f04f 0900 	mov.w	r9, #0
 8013212:	341a      	adds	r4, #26
 8013214:	454d      	cmp	r5, r9
 8013216:	d11a      	bne.n	801324e <_printf_common+0xd6>
 8013218:	2000      	movs	r0, #0
 801321a:	e008      	b.n	801322e <_printf_common+0xb6>
 801321c:	2301      	movs	r3, #1
 801321e:	4652      	mov	r2, sl
 8013220:	4639      	mov	r1, r7
 8013222:	4630      	mov	r0, r6
 8013224:	47c0      	blx	r8
 8013226:	3001      	adds	r0, #1
 8013228:	d103      	bne.n	8013232 <_printf_common+0xba>
 801322a:	f04f 30ff 	mov.w	r0, #4294967295
 801322e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013232:	3501      	adds	r5, #1
 8013234:	e7c3      	b.n	80131be <_printf_common+0x46>
 8013236:	18e1      	adds	r1, r4, r3
 8013238:	1c5a      	adds	r2, r3, #1
 801323a:	2030      	movs	r0, #48	; 0x30
 801323c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8013240:	4422      	add	r2, r4
 8013242:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8013246:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 801324a:	3302      	adds	r3, #2
 801324c:	e7c5      	b.n	80131da <_printf_common+0x62>
 801324e:	2301      	movs	r3, #1
 8013250:	4622      	mov	r2, r4
 8013252:	4639      	mov	r1, r7
 8013254:	4630      	mov	r0, r6
 8013256:	47c0      	blx	r8
 8013258:	3001      	adds	r0, #1
 801325a:	d0e6      	beq.n	801322a <_printf_common+0xb2>
 801325c:	f109 0901 	add.w	r9, r9, #1
 8013260:	e7d8      	b.n	8013214 <_printf_common+0x9c>
	...

08013264 <_printf_i>:
 8013264:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8013268:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 801326c:	460c      	mov	r4, r1
 801326e:	7e09      	ldrb	r1, [r1, #24]
 8013270:	b085      	sub	sp, #20
 8013272:	296e      	cmp	r1, #110	; 0x6e
 8013274:	4617      	mov	r7, r2
 8013276:	4606      	mov	r6, r0
 8013278:	4698      	mov	r8, r3
 801327a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801327c:	f000 80b3 	beq.w	80133e6 <_printf_i+0x182>
 8013280:	d822      	bhi.n	80132c8 <_printf_i+0x64>
 8013282:	2963      	cmp	r1, #99	; 0x63
 8013284:	d036      	beq.n	80132f4 <_printf_i+0x90>
 8013286:	d80a      	bhi.n	801329e <_printf_i+0x3a>
 8013288:	2900      	cmp	r1, #0
 801328a:	f000 80b9 	beq.w	8013400 <_printf_i+0x19c>
 801328e:	2958      	cmp	r1, #88	; 0x58
 8013290:	f000 8083 	beq.w	801339a <_printf_i+0x136>
 8013294:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8013298:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 801329c:	e032      	b.n	8013304 <_printf_i+0xa0>
 801329e:	2964      	cmp	r1, #100	; 0x64
 80132a0:	d001      	beq.n	80132a6 <_printf_i+0x42>
 80132a2:	2969      	cmp	r1, #105	; 0x69
 80132a4:	d1f6      	bne.n	8013294 <_printf_i+0x30>
 80132a6:	6820      	ldr	r0, [r4, #0]
 80132a8:	6813      	ldr	r3, [r2, #0]
 80132aa:	0605      	lsls	r5, r0, #24
 80132ac:	f103 0104 	add.w	r1, r3, #4
 80132b0:	d52a      	bpl.n	8013308 <_printf_i+0xa4>
 80132b2:	681b      	ldr	r3, [r3, #0]
 80132b4:	6011      	str	r1, [r2, #0]
 80132b6:	2b00      	cmp	r3, #0
 80132b8:	da03      	bge.n	80132c2 <_printf_i+0x5e>
 80132ba:	222d      	movs	r2, #45	; 0x2d
 80132bc:	425b      	negs	r3, r3
 80132be:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80132c2:	486f      	ldr	r0, [pc, #444]	; (8013480 <_printf_i+0x21c>)
 80132c4:	220a      	movs	r2, #10
 80132c6:	e039      	b.n	801333c <_printf_i+0xd8>
 80132c8:	2973      	cmp	r1, #115	; 0x73
 80132ca:	f000 809d 	beq.w	8013408 <_printf_i+0x1a4>
 80132ce:	d808      	bhi.n	80132e2 <_printf_i+0x7e>
 80132d0:	296f      	cmp	r1, #111	; 0x6f
 80132d2:	d020      	beq.n	8013316 <_printf_i+0xb2>
 80132d4:	2970      	cmp	r1, #112	; 0x70
 80132d6:	d1dd      	bne.n	8013294 <_printf_i+0x30>
 80132d8:	6823      	ldr	r3, [r4, #0]
 80132da:	f043 0320 	orr.w	r3, r3, #32
 80132de:	6023      	str	r3, [r4, #0]
 80132e0:	e003      	b.n	80132ea <_printf_i+0x86>
 80132e2:	2975      	cmp	r1, #117	; 0x75
 80132e4:	d017      	beq.n	8013316 <_printf_i+0xb2>
 80132e6:	2978      	cmp	r1, #120	; 0x78
 80132e8:	d1d4      	bne.n	8013294 <_printf_i+0x30>
 80132ea:	2378      	movs	r3, #120	; 0x78
 80132ec:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80132f0:	4864      	ldr	r0, [pc, #400]	; (8013484 <_printf_i+0x220>)
 80132f2:	e055      	b.n	80133a0 <_printf_i+0x13c>
 80132f4:	6813      	ldr	r3, [r2, #0]
 80132f6:	1d19      	adds	r1, r3, #4
 80132f8:	681b      	ldr	r3, [r3, #0]
 80132fa:	6011      	str	r1, [r2, #0]
 80132fc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8013300:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8013304:	2301      	movs	r3, #1
 8013306:	e08c      	b.n	8013422 <_printf_i+0x1be>
 8013308:	681b      	ldr	r3, [r3, #0]
 801330a:	6011      	str	r1, [r2, #0]
 801330c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8013310:	bf18      	it	ne
 8013312:	b21b      	sxthne	r3, r3
 8013314:	e7cf      	b.n	80132b6 <_printf_i+0x52>
 8013316:	6813      	ldr	r3, [r2, #0]
 8013318:	6825      	ldr	r5, [r4, #0]
 801331a:	1d18      	adds	r0, r3, #4
 801331c:	6010      	str	r0, [r2, #0]
 801331e:	0628      	lsls	r0, r5, #24
 8013320:	d501      	bpl.n	8013326 <_printf_i+0xc2>
 8013322:	681b      	ldr	r3, [r3, #0]
 8013324:	e002      	b.n	801332c <_printf_i+0xc8>
 8013326:	0668      	lsls	r0, r5, #25
 8013328:	d5fb      	bpl.n	8013322 <_printf_i+0xbe>
 801332a:	881b      	ldrh	r3, [r3, #0]
 801332c:	4854      	ldr	r0, [pc, #336]	; (8013480 <_printf_i+0x21c>)
 801332e:	296f      	cmp	r1, #111	; 0x6f
 8013330:	bf14      	ite	ne
 8013332:	220a      	movne	r2, #10
 8013334:	2208      	moveq	r2, #8
 8013336:	2100      	movs	r1, #0
 8013338:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801333c:	6865      	ldr	r5, [r4, #4]
 801333e:	60a5      	str	r5, [r4, #8]
 8013340:	2d00      	cmp	r5, #0
 8013342:	f2c0 8095 	blt.w	8013470 <_printf_i+0x20c>
 8013346:	6821      	ldr	r1, [r4, #0]
 8013348:	f021 0104 	bic.w	r1, r1, #4
 801334c:	6021      	str	r1, [r4, #0]
 801334e:	2b00      	cmp	r3, #0
 8013350:	d13d      	bne.n	80133ce <_printf_i+0x16a>
 8013352:	2d00      	cmp	r5, #0
 8013354:	f040 808e 	bne.w	8013474 <_printf_i+0x210>
 8013358:	4665      	mov	r5, ip
 801335a:	2a08      	cmp	r2, #8
 801335c:	d10b      	bne.n	8013376 <_printf_i+0x112>
 801335e:	6823      	ldr	r3, [r4, #0]
 8013360:	07db      	lsls	r3, r3, #31
 8013362:	d508      	bpl.n	8013376 <_printf_i+0x112>
 8013364:	6923      	ldr	r3, [r4, #16]
 8013366:	6862      	ldr	r2, [r4, #4]
 8013368:	429a      	cmp	r2, r3
 801336a:	bfde      	ittt	le
 801336c:	2330      	movle	r3, #48	; 0x30
 801336e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8013372:	f105 35ff 	addle.w	r5, r5, #4294967295
 8013376:	ebac 0305 	sub.w	r3, ip, r5
 801337a:	6123      	str	r3, [r4, #16]
 801337c:	f8cd 8000 	str.w	r8, [sp]
 8013380:	463b      	mov	r3, r7
 8013382:	aa03      	add	r2, sp, #12
 8013384:	4621      	mov	r1, r4
 8013386:	4630      	mov	r0, r6
 8013388:	f7ff fef6 	bl	8013178 <_printf_common>
 801338c:	3001      	adds	r0, #1
 801338e:	d14d      	bne.n	801342c <_printf_i+0x1c8>
 8013390:	f04f 30ff 	mov.w	r0, #4294967295
 8013394:	b005      	add	sp, #20
 8013396:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801339a:	4839      	ldr	r0, [pc, #228]	; (8013480 <_printf_i+0x21c>)
 801339c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80133a0:	6813      	ldr	r3, [r2, #0]
 80133a2:	6821      	ldr	r1, [r4, #0]
 80133a4:	1d1d      	adds	r5, r3, #4
 80133a6:	681b      	ldr	r3, [r3, #0]
 80133a8:	6015      	str	r5, [r2, #0]
 80133aa:	060a      	lsls	r2, r1, #24
 80133ac:	d50b      	bpl.n	80133c6 <_printf_i+0x162>
 80133ae:	07ca      	lsls	r2, r1, #31
 80133b0:	bf44      	itt	mi
 80133b2:	f041 0120 	orrmi.w	r1, r1, #32
 80133b6:	6021      	strmi	r1, [r4, #0]
 80133b8:	b91b      	cbnz	r3, 80133c2 <_printf_i+0x15e>
 80133ba:	6822      	ldr	r2, [r4, #0]
 80133bc:	f022 0220 	bic.w	r2, r2, #32
 80133c0:	6022      	str	r2, [r4, #0]
 80133c2:	2210      	movs	r2, #16
 80133c4:	e7b7      	b.n	8013336 <_printf_i+0xd2>
 80133c6:	064d      	lsls	r5, r1, #25
 80133c8:	bf48      	it	mi
 80133ca:	b29b      	uxthmi	r3, r3
 80133cc:	e7ef      	b.n	80133ae <_printf_i+0x14a>
 80133ce:	4665      	mov	r5, ip
 80133d0:	fbb3 f1f2 	udiv	r1, r3, r2
 80133d4:	fb02 3311 	mls	r3, r2, r1, r3
 80133d8:	5cc3      	ldrb	r3, [r0, r3]
 80133da:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80133de:	460b      	mov	r3, r1
 80133e0:	2900      	cmp	r1, #0
 80133e2:	d1f5      	bne.n	80133d0 <_printf_i+0x16c>
 80133e4:	e7b9      	b.n	801335a <_printf_i+0xf6>
 80133e6:	6813      	ldr	r3, [r2, #0]
 80133e8:	6825      	ldr	r5, [r4, #0]
 80133ea:	6961      	ldr	r1, [r4, #20]
 80133ec:	1d18      	adds	r0, r3, #4
 80133ee:	6010      	str	r0, [r2, #0]
 80133f0:	0628      	lsls	r0, r5, #24
 80133f2:	681b      	ldr	r3, [r3, #0]
 80133f4:	d501      	bpl.n	80133fa <_printf_i+0x196>
 80133f6:	6019      	str	r1, [r3, #0]
 80133f8:	e002      	b.n	8013400 <_printf_i+0x19c>
 80133fa:	066a      	lsls	r2, r5, #25
 80133fc:	d5fb      	bpl.n	80133f6 <_printf_i+0x192>
 80133fe:	8019      	strh	r1, [r3, #0]
 8013400:	2300      	movs	r3, #0
 8013402:	6123      	str	r3, [r4, #16]
 8013404:	4665      	mov	r5, ip
 8013406:	e7b9      	b.n	801337c <_printf_i+0x118>
 8013408:	6813      	ldr	r3, [r2, #0]
 801340a:	1d19      	adds	r1, r3, #4
 801340c:	6011      	str	r1, [r2, #0]
 801340e:	681d      	ldr	r5, [r3, #0]
 8013410:	6862      	ldr	r2, [r4, #4]
 8013412:	2100      	movs	r1, #0
 8013414:	4628      	mov	r0, r5
 8013416:	f7ec fefb 	bl	8000210 <memchr>
 801341a:	b108      	cbz	r0, 8013420 <_printf_i+0x1bc>
 801341c:	1b40      	subs	r0, r0, r5
 801341e:	6060      	str	r0, [r4, #4]
 8013420:	6863      	ldr	r3, [r4, #4]
 8013422:	6123      	str	r3, [r4, #16]
 8013424:	2300      	movs	r3, #0
 8013426:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801342a:	e7a7      	b.n	801337c <_printf_i+0x118>
 801342c:	6923      	ldr	r3, [r4, #16]
 801342e:	462a      	mov	r2, r5
 8013430:	4639      	mov	r1, r7
 8013432:	4630      	mov	r0, r6
 8013434:	47c0      	blx	r8
 8013436:	3001      	adds	r0, #1
 8013438:	d0aa      	beq.n	8013390 <_printf_i+0x12c>
 801343a:	6823      	ldr	r3, [r4, #0]
 801343c:	079b      	lsls	r3, r3, #30
 801343e:	d413      	bmi.n	8013468 <_printf_i+0x204>
 8013440:	68e0      	ldr	r0, [r4, #12]
 8013442:	9b03      	ldr	r3, [sp, #12]
 8013444:	4298      	cmp	r0, r3
 8013446:	bfb8      	it	lt
 8013448:	4618      	movlt	r0, r3
 801344a:	e7a3      	b.n	8013394 <_printf_i+0x130>
 801344c:	2301      	movs	r3, #1
 801344e:	464a      	mov	r2, r9
 8013450:	4639      	mov	r1, r7
 8013452:	4630      	mov	r0, r6
 8013454:	47c0      	blx	r8
 8013456:	3001      	adds	r0, #1
 8013458:	d09a      	beq.n	8013390 <_printf_i+0x12c>
 801345a:	3501      	adds	r5, #1
 801345c:	68e3      	ldr	r3, [r4, #12]
 801345e:	9a03      	ldr	r2, [sp, #12]
 8013460:	1a9b      	subs	r3, r3, r2
 8013462:	42ab      	cmp	r3, r5
 8013464:	dcf2      	bgt.n	801344c <_printf_i+0x1e8>
 8013466:	e7eb      	b.n	8013440 <_printf_i+0x1dc>
 8013468:	2500      	movs	r5, #0
 801346a:	f104 0919 	add.w	r9, r4, #25
 801346e:	e7f5      	b.n	801345c <_printf_i+0x1f8>
 8013470:	2b00      	cmp	r3, #0
 8013472:	d1ac      	bne.n	80133ce <_printf_i+0x16a>
 8013474:	7803      	ldrb	r3, [r0, #0]
 8013476:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801347a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801347e:	e76c      	b.n	801335a <_printf_i+0xf6>
 8013480:	080181f4 	.word	0x080181f4
 8013484:	08018205 	.word	0x08018205

08013488 <_scanf_float>:
 8013488:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801348c:	469a      	mov	sl, r3
 801348e:	688b      	ldr	r3, [r1, #8]
 8013490:	4616      	mov	r6, r2
 8013492:	1e5a      	subs	r2, r3, #1
 8013494:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8013498:	b087      	sub	sp, #28
 801349a:	bf83      	ittte	hi
 801349c:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 80134a0:	189b      	addhi	r3, r3, r2
 80134a2:	9301      	strhi	r3, [sp, #4]
 80134a4:	2300      	movls	r3, #0
 80134a6:	bf86      	itte	hi
 80134a8:	f240 135d 	movwhi	r3, #349	; 0x15d
 80134ac:	608b      	strhi	r3, [r1, #8]
 80134ae:	9301      	strls	r3, [sp, #4]
 80134b0:	680b      	ldr	r3, [r1, #0]
 80134b2:	4688      	mov	r8, r1
 80134b4:	f04f 0b00 	mov.w	fp, #0
 80134b8:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80134bc:	f848 3b1c 	str.w	r3, [r8], #28
 80134c0:	e9cd bb03 	strd	fp, fp, [sp, #12]
 80134c4:	4607      	mov	r7, r0
 80134c6:	460c      	mov	r4, r1
 80134c8:	4645      	mov	r5, r8
 80134ca:	465a      	mov	r2, fp
 80134cc:	46d9      	mov	r9, fp
 80134ce:	f8cd b008 	str.w	fp, [sp, #8]
 80134d2:	68a1      	ldr	r1, [r4, #8]
 80134d4:	b181      	cbz	r1, 80134f8 <_scanf_float+0x70>
 80134d6:	6833      	ldr	r3, [r6, #0]
 80134d8:	781b      	ldrb	r3, [r3, #0]
 80134da:	2b49      	cmp	r3, #73	; 0x49
 80134dc:	d071      	beq.n	80135c2 <_scanf_float+0x13a>
 80134de:	d84d      	bhi.n	801357c <_scanf_float+0xf4>
 80134e0:	2b39      	cmp	r3, #57	; 0x39
 80134e2:	d840      	bhi.n	8013566 <_scanf_float+0xde>
 80134e4:	2b31      	cmp	r3, #49	; 0x31
 80134e6:	f080 8088 	bcs.w	80135fa <_scanf_float+0x172>
 80134ea:	2b2d      	cmp	r3, #45	; 0x2d
 80134ec:	f000 8090 	beq.w	8013610 <_scanf_float+0x188>
 80134f0:	d815      	bhi.n	801351e <_scanf_float+0x96>
 80134f2:	2b2b      	cmp	r3, #43	; 0x2b
 80134f4:	f000 808c 	beq.w	8013610 <_scanf_float+0x188>
 80134f8:	f1b9 0f00 	cmp.w	r9, #0
 80134fc:	d003      	beq.n	8013506 <_scanf_float+0x7e>
 80134fe:	6823      	ldr	r3, [r4, #0]
 8013500:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8013504:	6023      	str	r3, [r4, #0]
 8013506:	3a01      	subs	r2, #1
 8013508:	2a01      	cmp	r2, #1
 801350a:	f200 80ea 	bhi.w	80136e2 <_scanf_float+0x25a>
 801350e:	4545      	cmp	r5, r8
 8013510:	f200 80dc 	bhi.w	80136cc <_scanf_float+0x244>
 8013514:	2601      	movs	r6, #1
 8013516:	4630      	mov	r0, r6
 8013518:	b007      	add	sp, #28
 801351a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801351e:	2b2e      	cmp	r3, #46	; 0x2e
 8013520:	f000 809f 	beq.w	8013662 <_scanf_float+0x1da>
 8013524:	2b30      	cmp	r3, #48	; 0x30
 8013526:	d1e7      	bne.n	80134f8 <_scanf_float+0x70>
 8013528:	6820      	ldr	r0, [r4, #0]
 801352a:	f410 7f80 	tst.w	r0, #256	; 0x100
 801352e:	d064      	beq.n	80135fa <_scanf_float+0x172>
 8013530:	9b01      	ldr	r3, [sp, #4]
 8013532:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 8013536:	6020      	str	r0, [r4, #0]
 8013538:	f109 0901 	add.w	r9, r9, #1
 801353c:	b11b      	cbz	r3, 8013546 <_scanf_float+0xbe>
 801353e:	3b01      	subs	r3, #1
 8013540:	3101      	adds	r1, #1
 8013542:	9301      	str	r3, [sp, #4]
 8013544:	60a1      	str	r1, [r4, #8]
 8013546:	68a3      	ldr	r3, [r4, #8]
 8013548:	3b01      	subs	r3, #1
 801354a:	60a3      	str	r3, [r4, #8]
 801354c:	6923      	ldr	r3, [r4, #16]
 801354e:	3301      	adds	r3, #1
 8013550:	6123      	str	r3, [r4, #16]
 8013552:	6873      	ldr	r3, [r6, #4]
 8013554:	3b01      	subs	r3, #1
 8013556:	2b00      	cmp	r3, #0
 8013558:	6073      	str	r3, [r6, #4]
 801355a:	f340 80ac 	ble.w	80136b6 <_scanf_float+0x22e>
 801355e:	6833      	ldr	r3, [r6, #0]
 8013560:	3301      	adds	r3, #1
 8013562:	6033      	str	r3, [r6, #0]
 8013564:	e7b5      	b.n	80134d2 <_scanf_float+0x4a>
 8013566:	2b45      	cmp	r3, #69	; 0x45
 8013568:	f000 8085 	beq.w	8013676 <_scanf_float+0x1ee>
 801356c:	2b46      	cmp	r3, #70	; 0x46
 801356e:	d06a      	beq.n	8013646 <_scanf_float+0x1be>
 8013570:	2b41      	cmp	r3, #65	; 0x41
 8013572:	d1c1      	bne.n	80134f8 <_scanf_float+0x70>
 8013574:	2a01      	cmp	r2, #1
 8013576:	d1bf      	bne.n	80134f8 <_scanf_float+0x70>
 8013578:	2202      	movs	r2, #2
 801357a:	e046      	b.n	801360a <_scanf_float+0x182>
 801357c:	2b65      	cmp	r3, #101	; 0x65
 801357e:	d07a      	beq.n	8013676 <_scanf_float+0x1ee>
 8013580:	d818      	bhi.n	80135b4 <_scanf_float+0x12c>
 8013582:	2b54      	cmp	r3, #84	; 0x54
 8013584:	d066      	beq.n	8013654 <_scanf_float+0x1cc>
 8013586:	d811      	bhi.n	80135ac <_scanf_float+0x124>
 8013588:	2b4e      	cmp	r3, #78	; 0x4e
 801358a:	d1b5      	bne.n	80134f8 <_scanf_float+0x70>
 801358c:	2a00      	cmp	r2, #0
 801358e:	d146      	bne.n	801361e <_scanf_float+0x196>
 8013590:	f1b9 0f00 	cmp.w	r9, #0
 8013594:	d145      	bne.n	8013622 <_scanf_float+0x19a>
 8013596:	6821      	ldr	r1, [r4, #0]
 8013598:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 801359c:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 80135a0:	d13f      	bne.n	8013622 <_scanf_float+0x19a>
 80135a2:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 80135a6:	6021      	str	r1, [r4, #0]
 80135a8:	2201      	movs	r2, #1
 80135aa:	e02e      	b.n	801360a <_scanf_float+0x182>
 80135ac:	2b59      	cmp	r3, #89	; 0x59
 80135ae:	d01e      	beq.n	80135ee <_scanf_float+0x166>
 80135b0:	2b61      	cmp	r3, #97	; 0x61
 80135b2:	e7de      	b.n	8013572 <_scanf_float+0xea>
 80135b4:	2b6e      	cmp	r3, #110	; 0x6e
 80135b6:	d0e9      	beq.n	801358c <_scanf_float+0x104>
 80135b8:	d815      	bhi.n	80135e6 <_scanf_float+0x15e>
 80135ba:	2b66      	cmp	r3, #102	; 0x66
 80135bc:	d043      	beq.n	8013646 <_scanf_float+0x1be>
 80135be:	2b69      	cmp	r3, #105	; 0x69
 80135c0:	d19a      	bne.n	80134f8 <_scanf_float+0x70>
 80135c2:	f1bb 0f00 	cmp.w	fp, #0
 80135c6:	d138      	bne.n	801363a <_scanf_float+0x1b2>
 80135c8:	f1b9 0f00 	cmp.w	r9, #0
 80135cc:	d197      	bne.n	80134fe <_scanf_float+0x76>
 80135ce:	6821      	ldr	r1, [r4, #0]
 80135d0:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 80135d4:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 80135d8:	d195      	bne.n	8013506 <_scanf_float+0x7e>
 80135da:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 80135de:	6021      	str	r1, [r4, #0]
 80135e0:	f04f 0b01 	mov.w	fp, #1
 80135e4:	e011      	b.n	801360a <_scanf_float+0x182>
 80135e6:	2b74      	cmp	r3, #116	; 0x74
 80135e8:	d034      	beq.n	8013654 <_scanf_float+0x1cc>
 80135ea:	2b79      	cmp	r3, #121	; 0x79
 80135ec:	d184      	bne.n	80134f8 <_scanf_float+0x70>
 80135ee:	f1bb 0f07 	cmp.w	fp, #7
 80135f2:	d181      	bne.n	80134f8 <_scanf_float+0x70>
 80135f4:	f04f 0b08 	mov.w	fp, #8
 80135f8:	e007      	b.n	801360a <_scanf_float+0x182>
 80135fa:	eb12 0f0b 	cmn.w	r2, fp
 80135fe:	f47f af7b 	bne.w	80134f8 <_scanf_float+0x70>
 8013602:	6821      	ldr	r1, [r4, #0]
 8013604:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 8013608:	6021      	str	r1, [r4, #0]
 801360a:	702b      	strb	r3, [r5, #0]
 801360c:	3501      	adds	r5, #1
 801360e:	e79a      	b.n	8013546 <_scanf_float+0xbe>
 8013610:	6821      	ldr	r1, [r4, #0]
 8013612:	0608      	lsls	r0, r1, #24
 8013614:	f57f af70 	bpl.w	80134f8 <_scanf_float+0x70>
 8013618:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 801361c:	e7f4      	b.n	8013608 <_scanf_float+0x180>
 801361e:	2a02      	cmp	r2, #2
 8013620:	d047      	beq.n	80136b2 <_scanf_float+0x22a>
 8013622:	f1bb 0f01 	cmp.w	fp, #1
 8013626:	d003      	beq.n	8013630 <_scanf_float+0x1a8>
 8013628:	f1bb 0f04 	cmp.w	fp, #4
 801362c:	f47f af64 	bne.w	80134f8 <_scanf_float+0x70>
 8013630:	f10b 0b01 	add.w	fp, fp, #1
 8013634:	fa5f fb8b 	uxtb.w	fp, fp
 8013638:	e7e7      	b.n	801360a <_scanf_float+0x182>
 801363a:	f1bb 0f03 	cmp.w	fp, #3
 801363e:	d0f7      	beq.n	8013630 <_scanf_float+0x1a8>
 8013640:	f1bb 0f05 	cmp.w	fp, #5
 8013644:	e7f2      	b.n	801362c <_scanf_float+0x1a4>
 8013646:	f1bb 0f02 	cmp.w	fp, #2
 801364a:	f47f af55 	bne.w	80134f8 <_scanf_float+0x70>
 801364e:	f04f 0b03 	mov.w	fp, #3
 8013652:	e7da      	b.n	801360a <_scanf_float+0x182>
 8013654:	f1bb 0f06 	cmp.w	fp, #6
 8013658:	f47f af4e 	bne.w	80134f8 <_scanf_float+0x70>
 801365c:	f04f 0b07 	mov.w	fp, #7
 8013660:	e7d3      	b.n	801360a <_scanf_float+0x182>
 8013662:	6821      	ldr	r1, [r4, #0]
 8013664:	0588      	lsls	r0, r1, #22
 8013666:	f57f af47 	bpl.w	80134f8 <_scanf_float+0x70>
 801366a:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 801366e:	6021      	str	r1, [r4, #0]
 8013670:	f8cd 9008 	str.w	r9, [sp, #8]
 8013674:	e7c9      	b.n	801360a <_scanf_float+0x182>
 8013676:	6821      	ldr	r1, [r4, #0]
 8013678:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 801367c:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8013680:	d006      	beq.n	8013690 <_scanf_float+0x208>
 8013682:	0548      	lsls	r0, r1, #21
 8013684:	f57f af38 	bpl.w	80134f8 <_scanf_float+0x70>
 8013688:	f1b9 0f00 	cmp.w	r9, #0
 801368c:	f43f af3b 	beq.w	8013506 <_scanf_float+0x7e>
 8013690:	0588      	lsls	r0, r1, #22
 8013692:	bf58      	it	pl
 8013694:	9802      	ldrpl	r0, [sp, #8]
 8013696:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 801369a:	bf58      	it	pl
 801369c:	eba9 0000 	subpl.w	r0, r9, r0
 80136a0:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 80136a4:	bf58      	it	pl
 80136a6:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 80136aa:	6021      	str	r1, [r4, #0]
 80136ac:	f04f 0900 	mov.w	r9, #0
 80136b0:	e7ab      	b.n	801360a <_scanf_float+0x182>
 80136b2:	2203      	movs	r2, #3
 80136b4:	e7a9      	b.n	801360a <_scanf_float+0x182>
 80136b6:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80136ba:	9205      	str	r2, [sp, #20]
 80136bc:	4631      	mov	r1, r6
 80136be:	4638      	mov	r0, r7
 80136c0:	4798      	blx	r3
 80136c2:	9a05      	ldr	r2, [sp, #20]
 80136c4:	2800      	cmp	r0, #0
 80136c6:	f43f af04 	beq.w	80134d2 <_scanf_float+0x4a>
 80136ca:	e715      	b.n	80134f8 <_scanf_float+0x70>
 80136cc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80136d0:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 80136d4:	4632      	mov	r2, r6
 80136d6:	4638      	mov	r0, r7
 80136d8:	4798      	blx	r3
 80136da:	6923      	ldr	r3, [r4, #16]
 80136dc:	3b01      	subs	r3, #1
 80136de:	6123      	str	r3, [r4, #16]
 80136e0:	e715      	b.n	801350e <_scanf_float+0x86>
 80136e2:	f10b 33ff 	add.w	r3, fp, #4294967295
 80136e6:	2b06      	cmp	r3, #6
 80136e8:	d80a      	bhi.n	8013700 <_scanf_float+0x278>
 80136ea:	f1bb 0f02 	cmp.w	fp, #2
 80136ee:	d968      	bls.n	80137c2 <_scanf_float+0x33a>
 80136f0:	f1ab 0b03 	sub.w	fp, fp, #3
 80136f4:	fa5f fb8b 	uxtb.w	fp, fp
 80136f8:	eba5 0b0b 	sub.w	fp, r5, fp
 80136fc:	455d      	cmp	r5, fp
 80136fe:	d14b      	bne.n	8013798 <_scanf_float+0x310>
 8013700:	6823      	ldr	r3, [r4, #0]
 8013702:	05da      	lsls	r2, r3, #23
 8013704:	d51f      	bpl.n	8013746 <_scanf_float+0x2be>
 8013706:	055b      	lsls	r3, r3, #21
 8013708:	d468      	bmi.n	80137dc <_scanf_float+0x354>
 801370a:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 801370e:	6923      	ldr	r3, [r4, #16]
 8013710:	2965      	cmp	r1, #101	; 0x65
 8013712:	f103 33ff 	add.w	r3, r3, #4294967295
 8013716:	f105 3bff 	add.w	fp, r5, #4294967295
 801371a:	6123      	str	r3, [r4, #16]
 801371c:	d00d      	beq.n	801373a <_scanf_float+0x2b2>
 801371e:	2945      	cmp	r1, #69	; 0x45
 8013720:	d00b      	beq.n	801373a <_scanf_float+0x2b2>
 8013722:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8013726:	4632      	mov	r2, r6
 8013728:	4638      	mov	r0, r7
 801372a:	4798      	blx	r3
 801372c:	6923      	ldr	r3, [r4, #16]
 801372e:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 8013732:	3b01      	subs	r3, #1
 8013734:	f1a5 0b02 	sub.w	fp, r5, #2
 8013738:	6123      	str	r3, [r4, #16]
 801373a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801373e:	4632      	mov	r2, r6
 8013740:	4638      	mov	r0, r7
 8013742:	4798      	blx	r3
 8013744:	465d      	mov	r5, fp
 8013746:	6826      	ldr	r6, [r4, #0]
 8013748:	f016 0610 	ands.w	r6, r6, #16
 801374c:	d17a      	bne.n	8013844 <_scanf_float+0x3bc>
 801374e:	702e      	strb	r6, [r5, #0]
 8013750:	6823      	ldr	r3, [r4, #0]
 8013752:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8013756:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 801375a:	d142      	bne.n	80137e2 <_scanf_float+0x35a>
 801375c:	9b02      	ldr	r3, [sp, #8]
 801375e:	eba9 0303 	sub.w	r3, r9, r3
 8013762:	425a      	negs	r2, r3
 8013764:	2b00      	cmp	r3, #0
 8013766:	d149      	bne.n	80137fc <_scanf_float+0x374>
 8013768:	2200      	movs	r2, #0
 801376a:	4641      	mov	r1, r8
 801376c:	4638      	mov	r0, r7
 801376e:	f000 ffdf 	bl	8014730 <_strtod_r>
 8013772:	6825      	ldr	r5, [r4, #0]
 8013774:	f8da 3000 	ldr.w	r3, [sl]
 8013778:	f015 0f02 	tst.w	r5, #2
 801377c:	f103 0204 	add.w	r2, r3, #4
 8013780:	ec59 8b10 	vmov	r8, r9, d0
 8013784:	f8ca 2000 	str.w	r2, [sl]
 8013788:	d043      	beq.n	8013812 <_scanf_float+0x38a>
 801378a:	681b      	ldr	r3, [r3, #0]
 801378c:	e9c3 8900 	strd	r8, r9, [r3]
 8013790:	68e3      	ldr	r3, [r4, #12]
 8013792:	3301      	adds	r3, #1
 8013794:	60e3      	str	r3, [r4, #12]
 8013796:	e6be      	b.n	8013516 <_scanf_float+0x8e>
 8013798:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801379c:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 80137a0:	4632      	mov	r2, r6
 80137a2:	4638      	mov	r0, r7
 80137a4:	4798      	blx	r3
 80137a6:	6923      	ldr	r3, [r4, #16]
 80137a8:	3b01      	subs	r3, #1
 80137aa:	6123      	str	r3, [r4, #16]
 80137ac:	e7a6      	b.n	80136fc <_scanf_float+0x274>
 80137ae:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80137b2:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 80137b6:	4632      	mov	r2, r6
 80137b8:	4638      	mov	r0, r7
 80137ba:	4798      	blx	r3
 80137bc:	6923      	ldr	r3, [r4, #16]
 80137be:	3b01      	subs	r3, #1
 80137c0:	6123      	str	r3, [r4, #16]
 80137c2:	4545      	cmp	r5, r8
 80137c4:	d8f3      	bhi.n	80137ae <_scanf_float+0x326>
 80137c6:	e6a5      	b.n	8013514 <_scanf_float+0x8c>
 80137c8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80137cc:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 80137d0:	4632      	mov	r2, r6
 80137d2:	4638      	mov	r0, r7
 80137d4:	4798      	blx	r3
 80137d6:	6923      	ldr	r3, [r4, #16]
 80137d8:	3b01      	subs	r3, #1
 80137da:	6123      	str	r3, [r4, #16]
 80137dc:	4545      	cmp	r5, r8
 80137de:	d8f3      	bhi.n	80137c8 <_scanf_float+0x340>
 80137e0:	e698      	b.n	8013514 <_scanf_float+0x8c>
 80137e2:	9b03      	ldr	r3, [sp, #12]
 80137e4:	2b00      	cmp	r3, #0
 80137e6:	d0bf      	beq.n	8013768 <_scanf_float+0x2e0>
 80137e8:	9904      	ldr	r1, [sp, #16]
 80137ea:	230a      	movs	r3, #10
 80137ec:	4632      	mov	r2, r6
 80137ee:	3101      	adds	r1, #1
 80137f0:	4638      	mov	r0, r7
 80137f2:	f001 f829 	bl	8014848 <_strtol_r>
 80137f6:	9b03      	ldr	r3, [sp, #12]
 80137f8:	9d04      	ldr	r5, [sp, #16]
 80137fa:	1ac2      	subs	r2, r0, r3
 80137fc:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8013800:	429d      	cmp	r5, r3
 8013802:	bf28      	it	cs
 8013804:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 8013808:	490f      	ldr	r1, [pc, #60]	; (8013848 <_scanf_float+0x3c0>)
 801380a:	4628      	mov	r0, r5
 801380c:	f000 f8e8 	bl	80139e0 <siprintf>
 8013810:	e7aa      	b.n	8013768 <_scanf_float+0x2e0>
 8013812:	f015 0504 	ands.w	r5, r5, #4
 8013816:	d1b8      	bne.n	801378a <_scanf_float+0x302>
 8013818:	681f      	ldr	r7, [r3, #0]
 801381a:	ee10 2a10 	vmov	r2, s0
 801381e:	464b      	mov	r3, r9
 8013820:	ee10 0a10 	vmov	r0, s0
 8013824:	4649      	mov	r1, r9
 8013826:	f7ed f999 	bl	8000b5c <__aeabi_dcmpun>
 801382a:	b128      	cbz	r0, 8013838 <_scanf_float+0x3b0>
 801382c:	4628      	mov	r0, r5
 801382e:	f000 f89d 	bl	801396c <nanf>
 8013832:	ed87 0a00 	vstr	s0, [r7]
 8013836:	e7ab      	b.n	8013790 <_scanf_float+0x308>
 8013838:	4640      	mov	r0, r8
 801383a:	4649      	mov	r1, r9
 801383c:	f7ed f9ec 	bl	8000c18 <__aeabi_d2f>
 8013840:	6038      	str	r0, [r7, #0]
 8013842:	e7a5      	b.n	8013790 <_scanf_float+0x308>
 8013844:	2600      	movs	r6, #0
 8013846:	e666      	b.n	8013516 <_scanf_float+0x8e>
 8013848:	08018216 	.word	0x08018216

0801384c <iprintf>:
 801384c:	b40f      	push	{r0, r1, r2, r3}
 801384e:	4b0a      	ldr	r3, [pc, #40]	; (8013878 <iprintf+0x2c>)
 8013850:	b513      	push	{r0, r1, r4, lr}
 8013852:	681c      	ldr	r4, [r3, #0]
 8013854:	b124      	cbz	r4, 8013860 <iprintf+0x14>
 8013856:	69a3      	ldr	r3, [r4, #24]
 8013858:	b913      	cbnz	r3, 8013860 <iprintf+0x14>
 801385a:	4620      	mov	r0, r4
 801385c:	f002 f83c 	bl	80158d8 <__sinit>
 8013860:	ab05      	add	r3, sp, #20
 8013862:	9a04      	ldr	r2, [sp, #16]
 8013864:	68a1      	ldr	r1, [r4, #8]
 8013866:	9301      	str	r3, [sp, #4]
 8013868:	4620      	mov	r0, r4
 801386a:	f003 fc73 	bl	8017154 <_vfiprintf_r>
 801386e:	b002      	add	sp, #8
 8013870:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013874:	b004      	add	sp, #16
 8013876:	4770      	bx	lr
 8013878:	2000000c 	.word	0x2000000c

0801387c <putchar>:
 801387c:	b538      	push	{r3, r4, r5, lr}
 801387e:	4b08      	ldr	r3, [pc, #32]	; (80138a0 <putchar+0x24>)
 8013880:	681c      	ldr	r4, [r3, #0]
 8013882:	4605      	mov	r5, r0
 8013884:	b124      	cbz	r4, 8013890 <putchar+0x14>
 8013886:	69a3      	ldr	r3, [r4, #24]
 8013888:	b913      	cbnz	r3, 8013890 <putchar+0x14>
 801388a:	4620      	mov	r0, r4
 801388c:	f002 f824 	bl	80158d8 <__sinit>
 8013890:	68a2      	ldr	r2, [r4, #8]
 8013892:	4629      	mov	r1, r5
 8013894:	4620      	mov	r0, r4
 8013896:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801389a:	f003 bec9 	b.w	8017630 <_putc_r>
 801389e:	bf00      	nop
 80138a0:	2000000c 	.word	0x2000000c

080138a4 <_puts_r>:
 80138a4:	b570      	push	{r4, r5, r6, lr}
 80138a6:	460e      	mov	r6, r1
 80138a8:	4605      	mov	r5, r0
 80138aa:	b118      	cbz	r0, 80138b4 <_puts_r+0x10>
 80138ac:	6983      	ldr	r3, [r0, #24]
 80138ae:	b90b      	cbnz	r3, 80138b4 <_puts_r+0x10>
 80138b0:	f002 f812 	bl	80158d8 <__sinit>
 80138b4:	69ab      	ldr	r3, [r5, #24]
 80138b6:	68ac      	ldr	r4, [r5, #8]
 80138b8:	b913      	cbnz	r3, 80138c0 <_puts_r+0x1c>
 80138ba:	4628      	mov	r0, r5
 80138bc:	f002 f80c 	bl	80158d8 <__sinit>
 80138c0:	4b23      	ldr	r3, [pc, #140]	; (8013950 <_puts_r+0xac>)
 80138c2:	429c      	cmp	r4, r3
 80138c4:	d117      	bne.n	80138f6 <_puts_r+0x52>
 80138c6:	686c      	ldr	r4, [r5, #4]
 80138c8:	89a3      	ldrh	r3, [r4, #12]
 80138ca:	071b      	lsls	r3, r3, #28
 80138cc:	d51d      	bpl.n	801390a <_puts_r+0x66>
 80138ce:	6923      	ldr	r3, [r4, #16]
 80138d0:	b1db      	cbz	r3, 801390a <_puts_r+0x66>
 80138d2:	3e01      	subs	r6, #1
 80138d4:	68a3      	ldr	r3, [r4, #8]
 80138d6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80138da:	3b01      	subs	r3, #1
 80138dc:	60a3      	str	r3, [r4, #8]
 80138de:	b9e9      	cbnz	r1, 801391c <_puts_r+0x78>
 80138e0:	2b00      	cmp	r3, #0
 80138e2:	da2e      	bge.n	8013942 <_puts_r+0x9e>
 80138e4:	4622      	mov	r2, r4
 80138e6:	210a      	movs	r1, #10
 80138e8:	4628      	mov	r0, r5
 80138ea:	f000 ffdf 	bl	80148ac <__swbuf_r>
 80138ee:	3001      	adds	r0, #1
 80138f0:	d011      	beq.n	8013916 <_puts_r+0x72>
 80138f2:	200a      	movs	r0, #10
 80138f4:	e011      	b.n	801391a <_puts_r+0x76>
 80138f6:	4b17      	ldr	r3, [pc, #92]	; (8013954 <_puts_r+0xb0>)
 80138f8:	429c      	cmp	r4, r3
 80138fa:	d101      	bne.n	8013900 <_puts_r+0x5c>
 80138fc:	68ac      	ldr	r4, [r5, #8]
 80138fe:	e7e3      	b.n	80138c8 <_puts_r+0x24>
 8013900:	4b15      	ldr	r3, [pc, #84]	; (8013958 <_puts_r+0xb4>)
 8013902:	429c      	cmp	r4, r3
 8013904:	bf08      	it	eq
 8013906:	68ec      	ldreq	r4, [r5, #12]
 8013908:	e7de      	b.n	80138c8 <_puts_r+0x24>
 801390a:	4621      	mov	r1, r4
 801390c:	4628      	mov	r0, r5
 801390e:	f001 f831 	bl	8014974 <__swsetup_r>
 8013912:	2800      	cmp	r0, #0
 8013914:	d0dd      	beq.n	80138d2 <_puts_r+0x2e>
 8013916:	f04f 30ff 	mov.w	r0, #4294967295
 801391a:	bd70      	pop	{r4, r5, r6, pc}
 801391c:	2b00      	cmp	r3, #0
 801391e:	da04      	bge.n	801392a <_puts_r+0x86>
 8013920:	69a2      	ldr	r2, [r4, #24]
 8013922:	429a      	cmp	r2, r3
 8013924:	dc06      	bgt.n	8013934 <_puts_r+0x90>
 8013926:	290a      	cmp	r1, #10
 8013928:	d004      	beq.n	8013934 <_puts_r+0x90>
 801392a:	6823      	ldr	r3, [r4, #0]
 801392c:	1c5a      	adds	r2, r3, #1
 801392e:	6022      	str	r2, [r4, #0]
 8013930:	7019      	strb	r1, [r3, #0]
 8013932:	e7cf      	b.n	80138d4 <_puts_r+0x30>
 8013934:	4622      	mov	r2, r4
 8013936:	4628      	mov	r0, r5
 8013938:	f000 ffb8 	bl	80148ac <__swbuf_r>
 801393c:	3001      	adds	r0, #1
 801393e:	d1c9      	bne.n	80138d4 <_puts_r+0x30>
 8013940:	e7e9      	b.n	8013916 <_puts_r+0x72>
 8013942:	6823      	ldr	r3, [r4, #0]
 8013944:	200a      	movs	r0, #10
 8013946:	1c5a      	adds	r2, r3, #1
 8013948:	6022      	str	r2, [r4, #0]
 801394a:	7018      	strb	r0, [r3, #0]
 801394c:	e7e5      	b.n	801391a <_puts_r+0x76>
 801394e:	bf00      	nop
 8013950:	080182a0 	.word	0x080182a0
 8013954:	080182c0 	.word	0x080182c0
 8013958:	08018280 	.word	0x08018280

0801395c <puts>:
 801395c:	4b02      	ldr	r3, [pc, #8]	; (8013968 <puts+0xc>)
 801395e:	4601      	mov	r1, r0
 8013960:	6818      	ldr	r0, [r3, #0]
 8013962:	f7ff bf9f 	b.w	80138a4 <_puts_r>
 8013966:	bf00      	nop
 8013968:	2000000c 	.word	0x2000000c

0801396c <nanf>:
 801396c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8013974 <nanf+0x8>
 8013970:	4770      	bx	lr
 8013972:	bf00      	nop
 8013974:	7fc00000 	.word	0x7fc00000

08013978 <sniprintf>:
 8013978:	b40c      	push	{r2, r3}
 801397a:	b530      	push	{r4, r5, lr}
 801397c:	4b17      	ldr	r3, [pc, #92]	; (80139dc <sniprintf+0x64>)
 801397e:	1e0c      	subs	r4, r1, #0
 8013980:	b09d      	sub	sp, #116	; 0x74
 8013982:	681d      	ldr	r5, [r3, #0]
 8013984:	da08      	bge.n	8013998 <sniprintf+0x20>
 8013986:	238b      	movs	r3, #139	; 0x8b
 8013988:	602b      	str	r3, [r5, #0]
 801398a:	f04f 30ff 	mov.w	r0, #4294967295
 801398e:	b01d      	add	sp, #116	; 0x74
 8013990:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8013994:	b002      	add	sp, #8
 8013996:	4770      	bx	lr
 8013998:	f44f 7302 	mov.w	r3, #520	; 0x208
 801399c:	f8ad 3014 	strh.w	r3, [sp, #20]
 80139a0:	bf14      	ite	ne
 80139a2:	f104 33ff 	addne.w	r3, r4, #4294967295
 80139a6:	4623      	moveq	r3, r4
 80139a8:	9304      	str	r3, [sp, #16]
 80139aa:	9307      	str	r3, [sp, #28]
 80139ac:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80139b0:	9002      	str	r0, [sp, #8]
 80139b2:	9006      	str	r0, [sp, #24]
 80139b4:	f8ad 3016 	strh.w	r3, [sp, #22]
 80139b8:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80139ba:	ab21      	add	r3, sp, #132	; 0x84
 80139bc:	a902      	add	r1, sp, #8
 80139be:	4628      	mov	r0, r5
 80139c0:	9301      	str	r3, [sp, #4]
 80139c2:	f003 f8fb 	bl	8016bbc <_svfiprintf_r>
 80139c6:	1c43      	adds	r3, r0, #1
 80139c8:	bfbc      	itt	lt
 80139ca:	238b      	movlt	r3, #139	; 0x8b
 80139cc:	602b      	strlt	r3, [r5, #0]
 80139ce:	2c00      	cmp	r4, #0
 80139d0:	d0dd      	beq.n	801398e <sniprintf+0x16>
 80139d2:	9b02      	ldr	r3, [sp, #8]
 80139d4:	2200      	movs	r2, #0
 80139d6:	701a      	strb	r2, [r3, #0]
 80139d8:	e7d9      	b.n	801398e <sniprintf+0x16>
 80139da:	bf00      	nop
 80139dc:	2000000c 	.word	0x2000000c

080139e0 <siprintf>:
 80139e0:	b40e      	push	{r1, r2, r3}
 80139e2:	b500      	push	{lr}
 80139e4:	b09c      	sub	sp, #112	; 0x70
 80139e6:	ab1d      	add	r3, sp, #116	; 0x74
 80139e8:	9002      	str	r0, [sp, #8]
 80139ea:	9006      	str	r0, [sp, #24]
 80139ec:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80139f0:	4809      	ldr	r0, [pc, #36]	; (8013a18 <siprintf+0x38>)
 80139f2:	9107      	str	r1, [sp, #28]
 80139f4:	9104      	str	r1, [sp, #16]
 80139f6:	4909      	ldr	r1, [pc, #36]	; (8013a1c <siprintf+0x3c>)
 80139f8:	f853 2b04 	ldr.w	r2, [r3], #4
 80139fc:	9105      	str	r1, [sp, #20]
 80139fe:	6800      	ldr	r0, [r0, #0]
 8013a00:	9301      	str	r3, [sp, #4]
 8013a02:	a902      	add	r1, sp, #8
 8013a04:	f003 f8da 	bl	8016bbc <_svfiprintf_r>
 8013a08:	9b02      	ldr	r3, [sp, #8]
 8013a0a:	2200      	movs	r2, #0
 8013a0c:	701a      	strb	r2, [r3, #0]
 8013a0e:	b01c      	add	sp, #112	; 0x70
 8013a10:	f85d eb04 	ldr.w	lr, [sp], #4
 8013a14:	b003      	add	sp, #12
 8013a16:	4770      	bx	lr
 8013a18:	2000000c 	.word	0x2000000c
 8013a1c:	ffff0208 	.word	0xffff0208

08013a20 <siscanf>:
 8013a20:	b40e      	push	{r1, r2, r3}
 8013a22:	b530      	push	{r4, r5, lr}
 8013a24:	b09c      	sub	sp, #112	; 0x70
 8013a26:	ac1f      	add	r4, sp, #124	; 0x7c
 8013a28:	f44f 7201 	mov.w	r2, #516	; 0x204
 8013a2c:	f854 5b04 	ldr.w	r5, [r4], #4
 8013a30:	f8ad 2014 	strh.w	r2, [sp, #20]
 8013a34:	9002      	str	r0, [sp, #8]
 8013a36:	9006      	str	r0, [sp, #24]
 8013a38:	f7ec fbe2 	bl	8000200 <strlen>
 8013a3c:	4b0b      	ldr	r3, [pc, #44]	; (8013a6c <siscanf+0x4c>)
 8013a3e:	9003      	str	r0, [sp, #12]
 8013a40:	9007      	str	r0, [sp, #28]
 8013a42:	930b      	str	r3, [sp, #44]	; 0x2c
 8013a44:	480a      	ldr	r0, [pc, #40]	; (8013a70 <siscanf+0x50>)
 8013a46:	9401      	str	r4, [sp, #4]
 8013a48:	2300      	movs	r3, #0
 8013a4a:	930f      	str	r3, [sp, #60]	; 0x3c
 8013a4c:	9314      	str	r3, [sp, #80]	; 0x50
 8013a4e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8013a52:	f8ad 3016 	strh.w	r3, [sp, #22]
 8013a56:	462a      	mov	r2, r5
 8013a58:	4623      	mov	r3, r4
 8013a5a:	a902      	add	r1, sp, #8
 8013a5c:	6800      	ldr	r0, [r0, #0]
 8013a5e:	f003 f9ff 	bl	8016e60 <__ssvfiscanf_r>
 8013a62:	b01c      	add	sp, #112	; 0x70
 8013a64:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8013a68:	b003      	add	sp, #12
 8013a6a:	4770      	bx	lr
 8013a6c:	08013a97 	.word	0x08013a97
 8013a70:	2000000c 	.word	0x2000000c

08013a74 <__sread>:
 8013a74:	b510      	push	{r4, lr}
 8013a76:	460c      	mov	r4, r1
 8013a78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013a7c:	f003 fe0e 	bl	801769c <_read_r>
 8013a80:	2800      	cmp	r0, #0
 8013a82:	bfab      	itete	ge
 8013a84:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8013a86:	89a3      	ldrhlt	r3, [r4, #12]
 8013a88:	181b      	addge	r3, r3, r0
 8013a8a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8013a8e:	bfac      	ite	ge
 8013a90:	6563      	strge	r3, [r4, #84]	; 0x54
 8013a92:	81a3      	strhlt	r3, [r4, #12]
 8013a94:	bd10      	pop	{r4, pc}

08013a96 <__seofread>:
 8013a96:	2000      	movs	r0, #0
 8013a98:	4770      	bx	lr

08013a9a <__swrite>:
 8013a9a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013a9e:	461f      	mov	r7, r3
 8013aa0:	898b      	ldrh	r3, [r1, #12]
 8013aa2:	05db      	lsls	r3, r3, #23
 8013aa4:	4605      	mov	r5, r0
 8013aa6:	460c      	mov	r4, r1
 8013aa8:	4616      	mov	r6, r2
 8013aaa:	d505      	bpl.n	8013ab8 <__swrite+0x1e>
 8013aac:	2302      	movs	r3, #2
 8013aae:	2200      	movs	r2, #0
 8013ab0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013ab4:	f002 fae2 	bl	801607c <_lseek_r>
 8013ab8:	89a3      	ldrh	r3, [r4, #12]
 8013aba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013abe:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8013ac2:	81a3      	strh	r3, [r4, #12]
 8013ac4:	4632      	mov	r2, r6
 8013ac6:	463b      	mov	r3, r7
 8013ac8:	4628      	mov	r0, r5
 8013aca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013ace:	f000 bf3f 	b.w	8014950 <_write_r>

08013ad2 <__sseek>:
 8013ad2:	b510      	push	{r4, lr}
 8013ad4:	460c      	mov	r4, r1
 8013ad6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013ada:	f002 facf 	bl	801607c <_lseek_r>
 8013ade:	1c43      	adds	r3, r0, #1
 8013ae0:	89a3      	ldrh	r3, [r4, #12]
 8013ae2:	bf15      	itete	ne
 8013ae4:	6560      	strne	r0, [r4, #84]	; 0x54
 8013ae6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8013aea:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8013aee:	81a3      	strheq	r3, [r4, #12]
 8013af0:	bf18      	it	ne
 8013af2:	81a3      	strhne	r3, [r4, #12]
 8013af4:	bd10      	pop	{r4, pc}

08013af6 <__sclose>:
 8013af6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013afa:	f000 bfa9 	b.w	8014a50 <_close_r>

08013afe <strcpy>:
 8013afe:	4603      	mov	r3, r0
 8013b00:	f811 2b01 	ldrb.w	r2, [r1], #1
 8013b04:	f803 2b01 	strb.w	r2, [r3], #1
 8013b08:	2a00      	cmp	r2, #0
 8013b0a:	d1f9      	bne.n	8013b00 <strcpy+0x2>
 8013b0c:	4770      	bx	lr

08013b0e <sulp>:
 8013b0e:	b570      	push	{r4, r5, r6, lr}
 8013b10:	4604      	mov	r4, r0
 8013b12:	460d      	mov	r5, r1
 8013b14:	ec45 4b10 	vmov	d0, r4, r5
 8013b18:	4616      	mov	r6, r2
 8013b1a:	f002 fe0b 	bl	8016734 <__ulp>
 8013b1e:	ec51 0b10 	vmov	r0, r1, d0
 8013b22:	b17e      	cbz	r6, 8013b44 <sulp+0x36>
 8013b24:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8013b28:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8013b2c:	2b00      	cmp	r3, #0
 8013b2e:	dd09      	ble.n	8013b44 <sulp+0x36>
 8013b30:	051b      	lsls	r3, r3, #20
 8013b32:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8013b36:	2400      	movs	r4, #0
 8013b38:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8013b3c:	4622      	mov	r2, r4
 8013b3e:	462b      	mov	r3, r5
 8013b40:	f7ec fd72 	bl	8000628 <__aeabi_dmul>
 8013b44:	bd70      	pop	{r4, r5, r6, pc}
	...

08013b48 <_strtod_l>:
 8013b48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013b4c:	461f      	mov	r7, r3
 8013b4e:	b0a1      	sub	sp, #132	; 0x84
 8013b50:	2300      	movs	r3, #0
 8013b52:	4681      	mov	r9, r0
 8013b54:	4638      	mov	r0, r7
 8013b56:	460e      	mov	r6, r1
 8013b58:	9217      	str	r2, [sp, #92]	; 0x5c
 8013b5a:	931c      	str	r3, [sp, #112]	; 0x70
 8013b5c:	f002 fa7e 	bl	801605c <__localeconv_l>
 8013b60:	4680      	mov	r8, r0
 8013b62:	6800      	ldr	r0, [r0, #0]
 8013b64:	f7ec fb4c 	bl	8000200 <strlen>
 8013b68:	f04f 0a00 	mov.w	sl, #0
 8013b6c:	4604      	mov	r4, r0
 8013b6e:	f04f 0b00 	mov.w	fp, #0
 8013b72:	961b      	str	r6, [sp, #108]	; 0x6c
 8013b74:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013b76:	781a      	ldrb	r2, [r3, #0]
 8013b78:	2a0d      	cmp	r2, #13
 8013b7a:	d832      	bhi.n	8013be2 <_strtod_l+0x9a>
 8013b7c:	2a09      	cmp	r2, #9
 8013b7e:	d236      	bcs.n	8013bee <_strtod_l+0xa6>
 8013b80:	2a00      	cmp	r2, #0
 8013b82:	d03e      	beq.n	8013c02 <_strtod_l+0xba>
 8013b84:	2300      	movs	r3, #0
 8013b86:	930d      	str	r3, [sp, #52]	; 0x34
 8013b88:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8013b8a:	782b      	ldrb	r3, [r5, #0]
 8013b8c:	2b30      	cmp	r3, #48	; 0x30
 8013b8e:	f040 80ac 	bne.w	8013cea <_strtod_l+0x1a2>
 8013b92:	786b      	ldrb	r3, [r5, #1]
 8013b94:	2b58      	cmp	r3, #88	; 0x58
 8013b96:	d001      	beq.n	8013b9c <_strtod_l+0x54>
 8013b98:	2b78      	cmp	r3, #120	; 0x78
 8013b9a:	d167      	bne.n	8013c6c <_strtod_l+0x124>
 8013b9c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8013b9e:	9301      	str	r3, [sp, #4]
 8013ba0:	ab1c      	add	r3, sp, #112	; 0x70
 8013ba2:	9300      	str	r3, [sp, #0]
 8013ba4:	9702      	str	r7, [sp, #8]
 8013ba6:	ab1d      	add	r3, sp, #116	; 0x74
 8013ba8:	4a88      	ldr	r2, [pc, #544]	; (8013dcc <_strtod_l+0x284>)
 8013baa:	a91b      	add	r1, sp, #108	; 0x6c
 8013bac:	4648      	mov	r0, r9
 8013bae:	f001 ff6c 	bl	8015a8a <__gethex>
 8013bb2:	f010 0407 	ands.w	r4, r0, #7
 8013bb6:	4606      	mov	r6, r0
 8013bb8:	d005      	beq.n	8013bc6 <_strtod_l+0x7e>
 8013bba:	2c06      	cmp	r4, #6
 8013bbc:	d12b      	bne.n	8013c16 <_strtod_l+0xce>
 8013bbe:	3501      	adds	r5, #1
 8013bc0:	2300      	movs	r3, #0
 8013bc2:	951b      	str	r5, [sp, #108]	; 0x6c
 8013bc4:	930d      	str	r3, [sp, #52]	; 0x34
 8013bc6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8013bc8:	2b00      	cmp	r3, #0
 8013bca:	f040 859a 	bne.w	8014702 <_strtod_l+0xbba>
 8013bce:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8013bd0:	b1e3      	cbz	r3, 8013c0c <_strtod_l+0xc4>
 8013bd2:	4652      	mov	r2, sl
 8013bd4:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8013bd8:	ec43 2b10 	vmov	d0, r2, r3
 8013bdc:	b021      	add	sp, #132	; 0x84
 8013bde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013be2:	2a2b      	cmp	r2, #43	; 0x2b
 8013be4:	d015      	beq.n	8013c12 <_strtod_l+0xca>
 8013be6:	2a2d      	cmp	r2, #45	; 0x2d
 8013be8:	d004      	beq.n	8013bf4 <_strtod_l+0xac>
 8013bea:	2a20      	cmp	r2, #32
 8013bec:	d1ca      	bne.n	8013b84 <_strtod_l+0x3c>
 8013bee:	3301      	adds	r3, #1
 8013bf0:	931b      	str	r3, [sp, #108]	; 0x6c
 8013bf2:	e7bf      	b.n	8013b74 <_strtod_l+0x2c>
 8013bf4:	2201      	movs	r2, #1
 8013bf6:	920d      	str	r2, [sp, #52]	; 0x34
 8013bf8:	1c5a      	adds	r2, r3, #1
 8013bfa:	921b      	str	r2, [sp, #108]	; 0x6c
 8013bfc:	785b      	ldrb	r3, [r3, #1]
 8013bfe:	2b00      	cmp	r3, #0
 8013c00:	d1c2      	bne.n	8013b88 <_strtod_l+0x40>
 8013c02:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8013c04:	961b      	str	r6, [sp, #108]	; 0x6c
 8013c06:	2b00      	cmp	r3, #0
 8013c08:	f040 8579 	bne.w	80146fe <_strtod_l+0xbb6>
 8013c0c:	4652      	mov	r2, sl
 8013c0e:	465b      	mov	r3, fp
 8013c10:	e7e2      	b.n	8013bd8 <_strtod_l+0x90>
 8013c12:	2200      	movs	r2, #0
 8013c14:	e7ef      	b.n	8013bf6 <_strtod_l+0xae>
 8013c16:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8013c18:	b13a      	cbz	r2, 8013c2a <_strtod_l+0xe2>
 8013c1a:	2135      	movs	r1, #53	; 0x35
 8013c1c:	a81e      	add	r0, sp, #120	; 0x78
 8013c1e:	f002 fe81 	bl	8016924 <__copybits>
 8013c22:	991c      	ldr	r1, [sp, #112]	; 0x70
 8013c24:	4648      	mov	r0, r9
 8013c26:	f002 faed 	bl	8016204 <_Bfree>
 8013c2a:	3c01      	subs	r4, #1
 8013c2c:	2c04      	cmp	r4, #4
 8013c2e:	d806      	bhi.n	8013c3e <_strtod_l+0xf6>
 8013c30:	e8df f004 	tbb	[pc, r4]
 8013c34:	1714030a 	.word	0x1714030a
 8013c38:	0a          	.byte	0x0a
 8013c39:	00          	.byte	0x00
 8013c3a:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 8013c3e:	0730      	lsls	r0, r6, #28
 8013c40:	d5c1      	bpl.n	8013bc6 <_strtod_l+0x7e>
 8013c42:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8013c46:	e7be      	b.n	8013bc6 <_strtod_l+0x7e>
 8013c48:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 8013c4c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8013c4e:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8013c52:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8013c56:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8013c5a:	e7f0      	b.n	8013c3e <_strtod_l+0xf6>
 8013c5c:	f8df b170 	ldr.w	fp, [pc, #368]	; 8013dd0 <_strtod_l+0x288>
 8013c60:	e7ed      	b.n	8013c3e <_strtod_l+0xf6>
 8013c62:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8013c66:	f04f 3aff 	mov.w	sl, #4294967295
 8013c6a:	e7e8      	b.n	8013c3e <_strtod_l+0xf6>
 8013c6c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013c6e:	1c5a      	adds	r2, r3, #1
 8013c70:	921b      	str	r2, [sp, #108]	; 0x6c
 8013c72:	785b      	ldrb	r3, [r3, #1]
 8013c74:	2b30      	cmp	r3, #48	; 0x30
 8013c76:	d0f9      	beq.n	8013c6c <_strtod_l+0x124>
 8013c78:	2b00      	cmp	r3, #0
 8013c7a:	d0a4      	beq.n	8013bc6 <_strtod_l+0x7e>
 8013c7c:	2301      	movs	r3, #1
 8013c7e:	2500      	movs	r5, #0
 8013c80:	9306      	str	r3, [sp, #24]
 8013c82:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013c84:	9308      	str	r3, [sp, #32]
 8013c86:	9507      	str	r5, [sp, #28]
 8013c88:	9505      	str	r5, [sp, #20]
 8013c8a:	220a      	movs	r2, #10
 8013c8c:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8013c8e:	7807      	ldrb	r7, [r0, #0]
 8013c90:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 8013c94:	b2d9      	uxtb	r1, r3
 8013c96:	2909      	cmp	r1, #9
 8013c98:	d929      	bls.n	8013cee <_strtod_l+0x1a6>
 8013c9a:	4622      	mov	r2, r4
 8013c9c:	f8d8 1000 	ldr.w	r1, [r8]
 8013ca0:	f003 fd50 	bl	8017744 <strncmp>
 8013ca4:	2800      	cmp	r0, #0
 8013ca6:	d031      	beq.n	8013d0c <_strtod_l+0x1c4>
 8013ca8:	2000      	movs	r0, #0
 8013caa:	9c05      	ldr	r4, [sp, #20]
 8013cac:	9004      	str	r0, [sp, #16]
 8013cae:	463b      	mov	r3, r7
 8013cb0:	4602      	mov	r2, r0
 8013cb2:	2b65      	cmp	r3, #101	; 0x65
 8013cb4:	d001      	beq.n	8013cba <_strtod_l+0x172>
 8013cb6:	2b45      	cmp	r3, #69	; 0x45
 8013cb8:	d114      	bne.n	8013ce4 <_strtod_l+0x19c>
 8013cba:	b924      	cbnz	r4, 8013cc6 <_strtod_l+0x17e>
 8013cbc:	b910      	cbnz	r0, 8013cc4 <_strtod_l+0x17c>
 8013cbe:	9b06      	ldr	r3, [sp, #24]
 8013cc0:	2b00      	cmp	r3, #0
 8013cc2:	d09e      	beq.n	8013c02 <_strtod_l+0xba>
 8013cc4:	2400      	movs	r4, #0
 8013cc6:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8013cc8:	1c73      	adds	r3, r6, #1
 8013cca:	931b      	str	r3, [sp, #108]	; 0x6c
 8013ccc:	7873      	ldrb	r3, [r6, #1]
 8013cce:	2b2b      	cmp	r3, #43	; 0x2b
 8013cd0:	d078      	beq.n	8013dc4 <_strtod_l+0x27c>
 8013cd2:	2b2d      	cmp	r3, #45	; 0x2d
 8013cd4:	d070      	beq.n	8013db8 <_strtod_l+0x270>
 8013cd6:	f04f 0c00 	mov.w	ip, #0
 8013cda:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 8013cde:	2f09      	cmp	r7, #9
 8013ce0:	d97c      	bls.n	8013ddc <_strtod_l+0x294>
 8013ce2:	961b      	str	r6, [sp, #108]	; 0x6c
 8013ce4:	f04f 0e00 	mov.w	lr, #0
 8013ce8:	e09a      	b.n	8013e20 <_strtod_l+0x2d8>
 8013cea:	2300      	movs	r3, #0
 8013cec:	e7c7      	b.n	8013c7e <_strtod_l+0x136>
 8013cee:	9905      	ldr	r1, [sp, #20]
 8013cf0:	2908      	cmp	r1, #8
 8013cf2:	bfdd      	ittte	le
 8013cf4:	9907      	ldrle	r1, [sp, #28]
 8013cf6:	fb02 3301 	mlale	r3, r2, r1, r3
 8013cfa:	9307      	strle	r3, [sp, #28]
 8013cfc:	fb02 3505 	mlagt	r5, r2, r5, r3
 8013d00:	9b05      	ldr	r3, [sp, #20]
 8013d02:	3001      	adds	r0, #1
 8013d04:	3301      	adds	r3, #1
 8013d06:	9305      	str	r3, [sp, #20]
 8013d08:	901b      	str	r0, [sp, #108]	; 0x6c
 8013d0a:	e7bf      	b.n	8013c8c <_strtod_l+0x144>
 8013d0c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013d0e:	191a      	adds	r2, r3, r4
 8013d10:	921b      	str	r2, [sp, #108]	; 0x6c
 8013d12:	9a05      	ldr	r2, [sp, #20]
 8013d14:	5d1b      	ldrb	r3, [r3, r4]
 8013d16:	2a00      	cmp	r2, #0
 8013d18:	d037      	beq.n	8013d8a <_strtod_l+0x242>
 8013d1a:	9c05      	ldr	r4, [sp, #20]
 8013d1c:	4602      	mov	r2, r0
 8013d1e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8013d22:	2909      	cmp	r1, #9
 8013d24:	d913      	bls.n	8013d4e <_strtod_l+0x206>
 8013d26:	2101      	movs	r1, #1
 8013d28:	9104      	str	r1, [sp, #16]
 8013d2a:	e7c2      	b.n	8013cb2 <_strtod_l+0x16a>
 8013d2c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013d2e:	1c5a      	adds	r2, r3, #1
 8013d30:	921b      	str	r2, [sp, #108]	; 0x6c
 8013d32:	785b      	ldrb	r3, [r3, #1]
 8013d34:	3001      	adds	r0, #1
 8013d36:	2b30      	cmp	r3, #48	; 0x30
 8013d38:	d0f8      	beq.n	8013d2c <_strtod_l+0x1e4>
 8013d3a:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8013d3e:	2a08      	cmp	r2, #8
 8013d40:	f200 84e4 	bhi.w	801470c <_strtod_l+0xbc4>
 8013d44:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8013d46:	9208      	str	r2, [sp, #32]
 8013d48:	4602      	mov	r2, r0
 8013d4a:	2000      	movs	r0, #0
 8013d4c:	4604      	mov	r4, r0
 8013d4e:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 8013d52:	f100 0101 	add.w	r1, r0, #1
 8013d56:	d012      	beq.n	8013d7e <_strtod_l+0x236>
 8013d58:	440a      	add	r2, r1
 8013d5a:	eb00 0c04 	add.w	ip, r0, r4
 8013d5e:	4621      	mov	r1, r4
 8013d60:	270a      	movs	r7, #10
 8013d62:	458c      	cmp	ip, r1
 8013d64:	d113      	bne.n	8013d8e <_strtod_l+0x246>
 8013d66:	1821      	adds	r1, r4, r0
 8013d68:	2908      	cmp	r1, #8
 8013d6a:	f104 0401 	add.w	r4, r4, #1
 8013d6e:	4404      	add	r4, r0
 8013d70:	dc19      	bgt.n	8013da6 <_strtod_l+0x25e>
 8013d72:	9b07      	ldr	r3, [sp, #28]
 8013d74:	210a      	movs	r1, #10
 8013d76:	fb01 e303 	mla	r3, r1, r3, lr
 8013d7a:	9307      	str	r3, [sp, #28]
 8013d7c:	2100      	movs	r1, #0
 8013d7e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013d80:	1c58      	adds	r0, r3, #1
 8013d82:	901b      	str	r0, [sp, #108]	; 0x6c
 8013d84:	785b      	ldrb	r3, [r3, #1]
 8013d86:	4608      	mov	r0, r1
 8013d88:	e7c9      	b.n	8013d1e <_strtod_l+0x1d6>
 8013d8a:	9805      	ldr	r0, [sp, #20]
 8013d8c:	e7d3      	b.n	8013d36 <_strtod_l+0x1ee>
 8013d8e:	2908      	cmp	r1, #8
 8013d90:	f101 0101 	add.w	r1, r1, #1
 8013d94:	dc03      	bgt.n	8013d9e <_strtod_l+0x256>
 8013d96:	9b07      	ldr	r3, [sp, #28]
 8013d98:	437b      	muls	r3, r7
 8013d9a:	9307      	str	r3, [sp, #28]
 8013d9c:	e7e1      	b.n	8013d62 <_strtod_l+0x21a>
 8013d9e:	2910      	cmp	r1, #16
 8013da0:	bfd8      	it	le
 8013da2:	437d      	mulle	r5, r7
 8013da4:	e7dd      	b.n	8013d62 <_strtod_l+0x21a>
 8013da6:	2c10      	cmp	r4, #16
 8013da8:	bfdc      	itt	le
 8013daa:	210a      	movle	r1, #10
 8013dac:	fb01 e505 	mlale	r5, r1, r5, lr
 8013db0:	e7e4      	b.n	8013d7c <_strtod_l+0x234>
 8013db2:	2301      	movs	r3, #1
 8013db4:	9304      	str	r3, [sp, #16]
 8013db6:	e781      	b.n	8013cbc <_strtod_l+0x174>
 8013db8:	f04f 0c01 	mov.w	ip, #1
 8013dbc:	1cb3      	adds	r3, r6, #2
 8013dbe:	931b      	str	r3, [sp, #108]	; 0x6c
 8013dc0:	78b3      	ldrb	r3, [r6, #2]
 8013dc2:	e78a      	b.n	8013cda <_strtod_l+0x192>
 8013dc4:	f04f 0c00 	mov.w	ip, #0
 8013dc8:	e7f8      	b.n	8013dbc <_strtod_l+0x274>
 8013dca:	bf00      	nop
 8013dcc:	0801821c 	.word	0x0801821c
 8013dd0:	7ff00000 	.word	0x7ff00000
 8013dd4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013dd6:	1c5f      	adds	r7, r3, #1
 8013dd8:	971b      	str	r7, [sp, #108]	; 0x6c
 8013dda:	785b      	ldrb	r3, [r3, #1]
 8013ddc:	2b30      	cmp	r3, #48	; 0x30
 8013dde:	d0f9      	beq.n	8013dd4 <_strtod_l+0x28c>
 8013de0:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 8013de4:	2f08      	cmp	r7, #8
 8013de6:	f63f af7d 	bhi.w	8013ce4 <_strtod_l+0x19c>
 8013dea:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8013dee:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013df0:	930a      	str	r3, [sp, #40]	; 0x28
 8013df2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013df4:	1c5f      	adds	r7, r3, #1
 8013df6:	971b      	str	r7, [sp, #108]	; 0x6c
 8013df8:	785b      	ldrb	r3, [r3, #1]
 8013dfa:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 8013dfe:	f1b8 0f09 	cmp.w	r8, #9
 8013e02:	d937      	bls.n	8013e74 <_strtod_l+0x32c>
 8013e04:	990a      	ldr	r1, [sp, #40]	; 0x28
 8013e06:	1a7f      	subs	r7, r7, r1
 8013e08:	2f08      	cmp	r7, #8
 8013e0a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8013e0e:	dc37      	bgt.n	8013e80 <_strtod_l+0x338>
 8013e10:	45be      	cmp	lr, r7
 8013e12:	bfa8      	it	ge
 8013e14:	46be      	movge	lr, r7
 8013e16:	f1bc 0f00 	cmp.w	ip, #0
 8013e1a:	d001      	beq.n	8013e20 <_strtod_l+0x2d8>
 8013e1c:	f1ce 0e00 	rsb	lr, lr, #0
 8013e20:	2c00      	cmp	r4, #0
 8013e22:	d151      	bne.n	8013ec8 <_strtod_l+0x380>
 8013e24:	2800      	cmp	r0, #0
 8013e26:	f47f aece 	bne.w	8013bc6 <_strtod_l+0x7e>
 8013e2a:	9a06      	ldr	r2, [sp, #24]
 8013e2c:	2a00      	cmp	r2, #0
 8013e2e:	f47f aeca 	bne.w	8013bc6 <_strtod_l+0x7e>
 8013e32:	9a04      	ldr	r2, [sp, #16]
 8013e34:	2a00      	cmp	r2, #0
 8013e36:	f47f aee4 	bne.w	8013c02 <_strtod_l+0xba>
 8013e3a:	2b4e      	cmp	r3, #78	; 0x4e
 8013e3c:	d027      	beq.n	8013e8e <_strtod_l+0x346>
 8013e3e:	dc21      	bgt.n	8013e84 <_strtod_l+0x33c>
 8013e40:	2b49      	cmp	r3, #73	; 0x49
 8013e42:	f47f aede 	bne.w	8013c02 <_strtod_l+0xba>
 8013e46:	49a0      	ldr	r1, [pc, #640]	; (80140c8 <_strtod_l+0x580>)
 8013e48:	a81b      	add	r0, sp, #108	; 0x6c
 8013e4a:	f002 f851 	bl	8015ef0 <__match>
 8013e4e:	2800      	cmp	r0, #0
 8013e50:	f43f aed7 	beq.w	8013c02 <_strtod_l+0xba>
 8013e54:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013e56:	499d      	ldr	r1, [pc, #628]	; (80140cc <_strtod_l+0x584>)
 8013e58:	3b01      	subs	r3, #1
 8013e5a:	a81b      	add	r0, sp, #108	; 0x6c
 8013e5c:	931b      	str	r3, [sp, #108]	; 0x6c
 8013e5e:	f002 f847 	bl	8015ef0 <__match>
 8013e62:	b910      	cbnz	r0, 8013e6a <_strtod_l+0x322>
 8013e64:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013e66:	3301      	adds	r3, #1
 8013e68:	931b      	str	r3, [sp, #108]	; 0x6c
 8013e6a:	f8df b274 	ldr.w	fp, [pc, #628]	; 80140e0 <_strtod_l+0x598>
 8013e6e:	f04f 0a00 	mov.w	sl, #0
 8013e72:	e6a8      	b.n	8013bc6 <_strtod_l+0x7e>
 8013e74:	210a      	movs	r1, #10
 8013e76:	fb01 3e0e 	mla	lr, r1, lr, r3
 8013e7a:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8013e7e:	e7b8      	b.n	8013df2 <_strtod_l+0x2aa>
 8013e80:	46be      	mov	lr, r7
 8013e82:	e7c8      	b.n	8013e16 <_strtod_l+0x2ce>
 8013e84:	2b69      	cmp	r3, #105	; 0x69
 8013e86:	d0de      	beq.n	8013e46 <_strtod_l+0x2fe>
 8013e88:	2b6e      	cmp	r3, #110	; 0x6e
 8013e8a:	f47f aeba 	bne.w	8013c02 <_strtod_l+0xba>
 8013e8e:	4990      	ldr	r1, [pc, #576]	; (80140d0 <_strtod_l+0x588>)
 8013e90:	a81b      	add	r0, sp, #108	; 0x6c
 8013e92:	f002 f82d 	bl	8015ef0 <__match>
 8013e96:	2800      	cmp	r0, #0
 8013e98:	f43f aeb3 	beq.w	8013c02 <_strtod_l+0xba>
 8013e9c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013e9e:	781b      	ldrb	r3, [r3, #0]
 8013ea0:	2b28      	cmp	r3, #40	; 0x28
 8013ea2:	d10e      	bne.n	8013ec2 <_strtod_l+0x37a>
 8013ea4:	aa1e      	add	r2, sp, #120	; 0x78
 8013ea6:	498b      	ldr	r1, [pc, #556]	; (80140d4 <_strtod_l+0x58c>)
 8013ea8:	a81b      	add	r0, sp, #108	; 0x6c
 8013eaa:	f002 f835 	bl	8015f18 <__hexnan>
 8013eae:	2805      	cmp	r0, #5
 8013eb0:	d107      	bne.n	8013ec2 <_strtod_l+0x37a>
 8013eb2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8013eb4:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 8013eb8:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8013ebc:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8013ec0:	e681      	b.n	8013bc6 <_strtod_l+0x7e>
 8013ec2:	f8df b224 	ldr.w	fp, [pc, #548]	; 80140e8 <_strtod_l+0x5a0>
 8013ec6:	e7d2      	b.n	8013e6e <_strtod_l+0x326>
 8013ec8:	ebae 0302 	sub.w	r3, lr, r2
 8013ecc:	9306      	str	r3, [sp, #24]
 8013ece:	9b05      	ldr	r3, [sp, #20]
 8013ed0:	9807      	ldr	r0, [sp, #28]
 8013ed2:	2b00      	cmp	r3, #0
 8013ed4:	bf08      	it	eq
 8013ed6:	4623      	moveq	r3, r4
 8013ed8:	2c10      	cmp	r4, #16
 8013eda:	9305      	str	r3, [sp, #20]
 8013edc:	46a0      	mov	r8, r4
 8013ede:	bfa8      	it	ge
 8013ee0:	f04f 0810 	movge.w	r8, #16
 8013ee4:	f7ec fb26 	bl	8000534 <__aeabi_ui2d>
 8013ee8:	2c09      	cmp	r4, #9
 8013eea:	4682      	mov	sl, r0
 8013eec:	468b      	mov	fp, r1
 8013eee:	dc13      	bgt.n	8013f18 <_strtod_l+0x3d0>
 8013ef0:	9b06      	ldr	r3, [sp, #24]
 8013ef2:	2b00      	cmp	r3, #0
 8013ef4:	f43f ae67 	beq.w	8013bc6 <_strtod_l+0x7e>
 8013ef8:	9b06      	ldr	r3, [sp, #24]
 8013efa:	dd7a      	ble.n	8013ff2 <_strtod_l+0x4aa>
 8013efc:	2b16      	cmp	r3, #22
 8013efe:	dc61      	bgt.n	8013fc4 <_strtod_l+0x47c>
 8013f00:	4a75      	ldr	r2, [pc, #468]	; (80140d8 <_strtod_l+0x590>)
 8013f02:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 8013f06:	e9de 0100 	ldrd	r0, r1, [lr]
 8013f0a:	4652      	mov	r2, sl
 8013f0c:	465b      	mov	r3, fp
 8013f0e:	f7ec fb8b 	bl	8000628 <__aeabi_dmul>
 8013f12:	4682      	mov	sl, r0
 8013f14:	468b      	mov	fp, r1
 8013f16:	e656      	b.n	8013bc6 <_strtod_l+0x7e>
 8013f18:	4b6f      	ldr	r3, [pc, #444]	; (80140d8 <_strtod_l+0x590>)
 8013f1a:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8013f1e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8013f22:	f7ec fb81 	bl	8000628 <__aeabi_dmul>
 8013f26:	4606      	mov	r6, r0
 8013f28:	4628      	mov	r0, r5
 8013f2a:	460f      	mov	r7, r1
 8013f2c:	f7ec fb02 	bl	8000534 <__aeabi_ui2d>
 8013f30:	4602      	mov	r2, r0
 8013f32:	460b      	mov	r3, r1
 8013f34:	4630      	mov	r0, r6
 8013f36:	4639      	mov	r1, r7
 8013f38:	f7ec f9c0 	bl	80002bc <__adddf3>
 8013f3c:	2c0f      	cmp	r4, #15
 8013f3e:	4682      	mov	sl, r0
 8013f40:	468b      	mov	fp, r1
 8013f42:	ddd5      	ble.n	8013ef0 <_strtod_l+0x3a8>
 8013f44:	9b06      	ldr	r3, [sp, #24]
 8013f46:	eba4 0808 	sub.w	r8, r4, r8
 8013f4a:	4498      	add	r8, r3
 8013f4c:	f1b8 0f00 	cmp.w	r8, #0
 8013f50:	f340 8096 	ble.w	8014080 <_strtod_l+0x538>
 8013f54:	f018 030f 	ands.w	r3, r8, #15
 8013f58:	d00a      	beq.n	8013f70 <_strtod_l+0x428>
 8013f5a:	495f      	ldr	r1, [pc, #380]	; (80140d8 <_strtod_l+0x590>)
 8013f5c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8013f60:	4652      	mov	r2, sl
 8013f62:	465b      	mov	r3, fp
 8013f64:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013f68:	f7ec fb5e 	bl	8000628 <__aeabi_dmul>
 8013f6c:	4682      	mov	sl, r0
 8013f6e:	468b      	mov	fp, r1
 8013f70:	f038 080f 	bics.w	r8, r8, #15
 8013f74:	d073      	beq.n	801405e <_strtod_l+0x516>
 8013f76:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8013f7a:	dd47      	ble.n	801400c <_strtod_l+0x4c4>
 8013f7c:	2400      	movs	r4, #0
 8013f7e:	46a0      	mov	r8, r4
 8013f80:	9407      	str	r4, [sp, #28]
 8013f82:	9405      	str	r4, [sp, #20]
 8013f84:	2322      	movs	r3, #34	; 0x22
 8013f86:	f8df b158 	ldr.w	fp, [pc, #344]	; 80140e0 <_strtod_l+0x598>
 8013f8a:	f8c9 3000 	str.w	r3, [r9]
 8013f8e:	f04f 0a00 	mov.w	sl, #0
 8013f92:	9b07      	ldr	r3, [sp, #28]
 8013f94:	2b00      	cmp	r3, #0
 8013f96:	f43f ae16 	beq.w	8013bc6 <_strtod_l+0x7e>
 8013f9a:	991c      	ldr	r1, [sp, #112]	; 0x70
 8013f9c:	4648      	mov	r0, r9
 8013f9e:	f002 f931 	bl	8016204 <_Bfree>
 8013fa2:	9905      	ldr	r1, [sp, #20]
 8013fa4:	4648      	mov	r0, r9
 8013fa6:	f002 f92d 	bl	8016204 <_Bfree>
 8013faa:	4641      	mov	r1, r8
 8013fac:	4648      	mov	r0, r9
 8013fae:	f002 f929 	bl	8016204 <_Bfree>
 8013fb2:	9907      	ldr	r1, [sp, #28]
 8013fb4:	4648      	mov	r0, r9
 8013fb6:	f002 f925 	bl	8016204 <_Bfree>
 8013fba:	4621      	mov	r1, r4
 8013fbc:	4648      	mov	r0, r9
 8013fbe:	f002 f921 	bl	8016204 <_Bfree>
 8013fc2:	e600      	b.n	8013bc6 <_strtod_l+0x7e>
 8013fc4:	9a06      	ldr	r2, [sp, #24]
 8013fc6:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 8013fca:	4293      	cmp	r3, r2
 8013fcc:	dbba      	blt.n	8013f44 <_strtod_l+0x3fc>
 8013fce:	4d42      	ldr	r5, [pc, #264]	; (80140d8 <_strtod_l+0x590>)
 8013fd0:	f1c4 040f 	rsb	r4, r4, #15
 8013fd4:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8013fd8:	4652      	mov	r2, sl
 8013fda:	465b      	mov	r3, fp
 8013fdc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013fe0:	f7ec fb22 	bl	8000628 <__aeabi_dmul>
 8013fe4:	9b06      	ldr	r3, [sp, #24]
 8013fe6:	1b1c      	subs	r4, r3, r4
 8013fe8:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8013fec:	e9d5 2300 	ldrd	r2, r3, [r5]
 8013ff0:	e78d      	b.n	8013f0e <_strtod_l+0x3c6>
 8013ff2:	f113 0f16 	cmn.w	r3, #22
 8013ff6:	dba5      	blt.n	8013f44 <_strtod_l+0x3fc>
 8013ff8:	4a37      	ldr	r2, [pc, #220]	; (80140d8 <_strtod_l+0x590>)
 8013ffa:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 8013ffe:	e9d2 2300 	ldrd	r2, r3, [r2]
 8014002:	4650      	mov	r0, sl
 8014004:	4659      	mov	r1, fp
 8014006:	f7ec fc39 	bl	800087c <__aeabi_ddiv>
 801400a:	e782      	b.n	8013f12 <_strtod_l+0x3ca>
 801400c:	2300      	movs	r3, #0
 801400e:	4e33      	ldr	r6, [pc, #204]	; (80140dc <_strtod_l+0x594>)
 8014010:	ea4f 1828 	mov.w	r8, r8, asr #4
 8014014:	4650      	mov	r0, sl
 8014016:	4659      	mov	r1, fp
 8014018:	461d      	mov	r5, r3
 801401a:	f1b8 0f01 	cmp.w	r8, #1
 801401e:	dc21      	bgt.n	8014064 <_strtod_l+0x51c>
 8014020:	b10b      	cbz	r3, 8014026 <_strtod_l+0x4de>
 8014022:	4682      	mov	sl, r0
 8014024:	468b      	mov	fp, r1
 8014026:	4b2d      	ldr	r3, [pc, #180]	; (80140dc <_strtod_l+0x594>)
 8014028:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 801402c:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8014030:	4652      	mov	r2, sl
 8014032:	465b      	mov	r3, fp
 8014034:	e9d5 0100 	ldrd	r0, r1, [r5]
 8014038:	f7ec faf6 	bl	8000628 <__aeabi_dmul>
 801403c:	4b28      	ldr	r3, [pc, #160]	; (80140e0 <_strtod_l+0x598>)
 801403e:	460a      	mov	r2, r1
 8014040:	400b      	ands	r3, r1
 8014042:	4928      	ldr	r1, [pc, #160]	; (80140e4 <_strtod_l+0x59c>)
 8014044:	428b      	cmp	r3, r1
 8014046:	4682      	mov	sl, r0
 8014048:	d898      	bhi.n	8013f7c <_strtod_l+0x434>
 801404a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 801404e:	428b      	cmp	r3, r1
 8014050:	bf86      	itte	hi
 8014052:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 80140ec <_strtod_l+0x5a4>
 8014056:	f04f 3aff 	movhi.w	sl, #4294967295
 801405a:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 801405e:	2300      	movs	r3, #0
 8014060:	9304      	str	r3, [sp, #16]
 8014062:	e077      	b.n	8014154 <_strtod_l+0x60c>
 8014064:	f018 0f01 	tst.w	r8, #1
 8014068:	d006      	beq.n	8014078 <_strtod_l+0x530>
 801406a:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 801406e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014072:	f7ec fad9 	bl	8000628 <__aeabi_dmul>
 8014076:	2301      	movs	r3, #1
 8014078:	3501      	adds	r5, #1
 801407a:	ea4f 0868 	mov.w	r8, r8, asr #1
 801407e:	e7cc      	b.n	801401a <_strtod_l+0x4d2>
 8014080:	d0ed      	beq.n	801405e <_strtod_l+0x516>
 8014082:	f1c8 0800 	rsb	r8, r8, #0
 8014086:	f018 020f 	ands.w	r2, r8, #15
 801408a:	d00a      	beq.n	80140a2 <_strtod_l+0x55a>
 801408c:	4b12      	ldr	r3, [pc, #72]	; (80140d8 <_strtod_l+0x590>)
 801408e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8014092:	4650      	mov	r0, sl
 8014094:	4659      	mov	r1, fp
 8014096:	e9d3 2300 	ldrd	r2, r3, [r3]
 801409a:	f7ec fbef 	bl	800087c <__aeabi_ddiv>
 801409e:	4682      	mov	sl, r0
 80140a0:	468b      	mov	fp, r1
 80140a2:	ea5f 1828 	movs.w	r8, r8, asr #4
 80140a6:	d0da      	beq.n	801405e <_strtod_l+0x516>
 80140a8:	f1b8 0f1f 	cmp.w	r8, #31
 80140ac:	dd20      	ble.n	80140f0 <_strtod_l+0x5a8>
 80140ae:	2400      	movs	r4, #0
 80140b0:	46a0      	mov	r8, r4
 80140b2:	9407      	str	r4, [sp, #28]
 80140b4:	9405      	str	r4, [sp, #20]
 80140b6:	2322      	movs	r3, #34	; 0x22
 80140b8:	f04f 0a00 	mov.w	sl, #0
 80140bc:	f04f 0b00 	mov.w	fp, #0
 80140c0:	f8c9 3000 	str.w	r3, [r9]
 80140c4:	e765      	b.n	8013f92 <_strtod_l+0x44a>
 80140c6:	bf00      	nop
 80140c8:	080181e9 	.word	0x080181e9
 80140cc:	08018273 	.word	0x08018273
 80140d0:	080181f1 	.word	0x080181f1
 80140d4:	08018230 	.word	0x08018230
 80140d8:	08018318 	.word	0x08018318
 80140dc:	080182f0 	.word	0x080182f0
 80140e0:	7ff00000 	.word	0x7ff00000
 80140e4:	7ca00000 	.word	0x7ca00000
 80140e8:	fff80000 	.word	0xfff80000
 80140ec:	7fefffff 	.word	0x7fefffff
 80140f0:	f018 0310 	ands.w	r3, r8, #16
 80140f4:	bf18      	it	ne
 80140f6:	236a      	movne	r3, #106	; 0x6a
 80140f8:	4da0      	ldr	r5, [pc, #640]	; (801437c <_strtod_l+0x834>)
 80140fa:	9304      	str	r3, [sp, #16]
 80140fc:	4650      	mov	r0, sl
 80140fe:	4659      	mov	r1, fp
 8014100:	2300      	movs	r3, #0
 8014102:	f1b8 0f00 	cmp.w	r8, #0
 8014106:	f300 810a 	bgt.w	801431e <_strtod_l+0x7d6>
 801410a:	b10b      	cbz	r3, 8014110 <_strtod_l+0x5c8>
 801410c:	4682      	mov	sl, r0
 801410e:	468b      	mov	fp, r1
 8014110:	9b04      	ldr	r3, [sp, #16]
 8014112:	b1bb      	cbz	r3, 8014144 <_strtod_l+0x5fc>
 8014114:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8014118:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 801411c:	2b00      	cmp	r3, #0
 801411e:	4659      	mov	r1, fp
 8014120:	dd10      	ble.n	8014144 <_strtod_l+0x5fc>
 8014122:	2b1f      	cmp	r3, #31
 8014124:	f340 8107 	ble.w	8014336 <_strtod_l+0x7ee>
 8014128:	2b34      	cmp	r3, #52	; 0x34
 801412a:	bfde      	ittt	le
 801412c:	3b20      	suble	r3, #32
 801412e:	f04f 32ff 	movle.w	r2, #4294967295
 8014132:	fa02 f303 	lslle.w	r3, r2, r3
 8014136:	f04f 0a00 	mov.w	sl, #0
 801413a:	bfcc      	ite	gt
 801413c:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8014140:	ea03 0b01 	andle.w	fp, r3, r1
 8014144:	2200      	movs	r2, #0
 8014146:	2300      	movs	r3, #0
 8014148:	4650      	mov	r0, sl
 801414a:	4659      	mov	r1, fp
 801414c:	f7ec fcd4 	bl	8000af8 <__aeabi_dcmpeq>
 8014150:	2800      	cmp	r0, #0
 8014152:	d1ac      	bne.n	80140ae <_strtod_l+0x566>
 8014154:	9b07      	ldr	r3, [sp, #28]
 8014156:	9300      	str	r3, [sp, #0]
 8014158:	9a05      	ldr	r2, [sp, #20]
 801415a:	9908      	ldr	r1, [sp, #32]
 801415c:	4623      	mov	r3, r4
 801415e:	4648      	mov	r0, r9
 8014160:	f002 f8a2 	bl	80162a8 <__s2b>
 8014164:	9007      	str	r0, [sp, #28]
 8014166:	2800      	cmp	r0, #0
 8014168:	f43f af08 	beq.w	8013f7c <_strtod_l+0x434>
 801416c:	9a06      	ldr	r2, [sp, #24]
 801416e:	9b06      	ldr	r3, [sp, #24]
 8014170:	2a00      	cmp	r2, #0
 8014172:	f1c3 0300 	rsb	r3, r3, #0
 8014176:	bfa8      	it	ge
 8014178:	2300      	movge	r3, #0
 801417a:	930e      	str	r3, [sp, #56]	; 0x38
 801417c:	2400      	movs	r4, #0
 801417e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8014182:	9316      	str	r3, [sp, #88]	; 0x58
 8014184:	46a0      	mov	r8, r4
 8014186:	9b07      	ldr	r3, [sp, #28]
 8014188:	4648      	mov	r0, r9
 801418a:	6859      	ldr	r1, [r3, #4]
 801418c:	f002 f806 	bl	801619c <_Balloc>
 8014190:	9005      	str	r0, [sp, #20]
 8014192:	2800      	cmp	r0, #0
 8014194:	f43f aef6 	beq.w	8013f84 <_strtod_l+0x43c>
 8014198:	9b07      	ldr	r3, [sp, #28]
 801419a:	691a      	ldr	r2, [r3, #16]
 801419c:	3202      	adds	r2, #2
 801419e:	f103 010c 	add.w	r1, r3, #12
 80141a2:	0092      	lsls	r2, r2, #2
 80141a4:	300c      	adds	r0, #12
 80141a6:	f7fe fcff 	bl	8012ba8 <memcpy>
 80141aa:	aa1e      	add	r2, sp, #120	; 0x78
 80141ac:	a91d      	add	r1, sp, #116	; 0x74
 80141ae:	ec4b ab10 	vmov	d0, sl, fp
 80141b2:	4648      	mov	r0, r9
 80141b4:	e9cd ab08 	strd	sl, fp, [sp, #32]
 80141b8:	f002 fb32 	bl	8016820 <__d2b>
 80141bc:	901c      	str	r0, [sp, #112]	; 0x70
 80141be:	2800      	cmp	r0, #0
 80141c0:	f43f aee0 	beq.w	8013f84 <_strtod_l+0x43c>
 80141c4:	2101      	movs	r1, #1
 80141c6:	4648      	mov	r0, r9
 80141c8:	f002 f8fa 	bl	80163c0 <__i2b>
 80141cc:	4680      	mov	r8, r0
 80141ce:	2800      	cmp	r0, #0
 80141d0:	f43f aed8 	beq.w	8013f84 <_strtod_l+0x43c>
 80141d4:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 80141d6:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80141d8:	2e00      	cmp	r6, #0
 80141da:	bfab      	itete	ge
 80141dc:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 80141de:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 80141e0:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 80141e2:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 80141e4:	bfac      	ite	ge
 80141e6:	18f7      	addge	r7, r6, r3
 80141e8:	1b9d      	sublt	r5, r3, r6
 80141ea:	9b04      	ldr	r3, [sp, #16]
 80141ec:	1af6      	subs	r6, r6, r3
 80141ee:	4416      	add	r6, r2
 80141f0:	4b63      	ldr	r3, [pc, #396]	; (8014380 <_strtod_l+0x838>)
 80141f2:	3e01      	subs	r6, #1
 80141f4:	429e      	cmp	r6, r3
 80141f6:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80141fa:	f280 80af 	bge.w	801435c <_strtod_l+0x814>
 80141fe:	1b9b      	subs	r3, r3, r6
 8014200:	2b1f      	cmp	r3, #31
 8014202:	eba2 0203 	sub.w	r2, r2, r3
 8014206:	f04f 0101 	mov.w	r1, #1
 801420a:	f300 809b 	bgt.w	8014344 <_strtod_l+0x7fc>
 801420e:	fa01 f303 	lsl.w	r3, r1, r3
 8014212:	930f      	str	r3, [sp, #60]	; 0x3c
 8014214:	2300      	movs	r3, #0
 8014216:	930a      	str	r3, [sp, #40]	; 0x28
 8014218:	18be      	adds	r6, r7, r2
 801421a:	9b04      	ldr	r3, [sp, #16]
 801421c:	42b7      	cmp	r7, r6
 801421e:	4415      	add	r5, r2
 8014220:	441d      	add	r5, r3
 8014222:	463b      	mov	r3, r7
 8014224:	bfa8      	it	ge
 8014226:	4633      	movge	r3, r6
 8014228:	42ab      	cmp	r3, r5
 801422a:	bfa8      	it	ge
 801422c:	462b      	movge	r3, r5
 801422e:	2b00      	cmp	r3, #0
 8014230:	bfc2      	ittt	gt
 8014232:	1af6      	subgt	r6, r6, r3
 8014234:	1aed      	subgt	r5, r5, r3
 8014236:	1aff      	subgt	r7, r7, r3
 8014238:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801423a:	b1bb      	cbz	r3, 801426c <_strtod_l+0x724>
 801423c:	4641      	mov	r1, r8
 801423e:	461a      	mov	r2, r3
 8014240:	4648      	mov	r0, r9
 8014242:	f002 f95d 	bl	8016500 <__pow5mult>
 8014246:	4680      	mov	r8, r0
 8014248:	2800      	cmp	r0, #0
 801424a:	f43f ae9b 	beq.w	8013f84 <_strtod_l+0x43c>
 801424e:	4601      	mov	r1, r0
 8014250:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8014252:	4648      	mov	r0, r9
 8014254:	f002 f8bd 	bl	80163d2 <__multiply>
 8014258:	900c      	str	r0, [sp, #48]	; 0x30
 801425a:	2800      	cmp	r0, #0
 801425c:	f43f ae92 	beq.w	8013f84 <_strtod_l+0x43c>
 8014260:	991c      	ldr	r1, [sp, #112]	; 0x70
 8014262:	4648      	mov	r0, r9
 8014264:	f001 ffce 	bl	8016204 <_Bfree>
 8014268:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801426a:	931c      	str	r3, [sp, #112]	; 0x70
 801426c:	2e00      	cmp	r6, #0
 801426e:	dc7a      	bgt.n	8014366 <_strtod_l+0x81e>
 8014270:	9b06      	ldr	r3, [sp, #24]
 8014272:	2b00      	cmp	r3, #0
 8014274:	dd08      	ble.n	8014288 <_strtod_l+0x740>
 8014276:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8014278:	9905      	ldr	r1, [sp, #20]
 801427a:	4648      	mov	r0, r9
 801427c:	f002 f940 	bl	8016500 <__pow5mult>
 8014280:	9005      	str	r0, [sp, #20]
 8014282:	2800      	cmp	r0, #0
 8014284:	f43f ae7e 	beq.w	8013f84 <_strtod_l+0x43c>
 8014288:	2d00      	cmp	r5, #0
 801428a:	dd08      	ble.n	801429e <_strtod_l+0x756>
 801428c:	462a      	mov	r2, r5
 801428e:	9905      	ldr	r1, [sp, #20]
 8014290:	4648      	mov	r0, r9
 8014292:	f002 f983 	bl	801659c <__lshift>
 8014296:	9005      	str	r0, [sp, #20]
 8014298:	2800      	cmp	r0, #0
 801429a:	f43f ae73 	beq.w	8013f84 <_strtod_l+0x43c>
 801429e:	2f00      	cmp	r7, #0
 80142a0:	dd08      	ble.n	80142b4 <_strtod_l+0x76c>
 80142a2:	4641      	mov	r1, r8
 80142a4:	463a      	mov	r2, r7
 80142a6:	4648      	mov	r0, r9
 80142a8:	f002 f978 	bl	801659c <__lshift>
 80142ac:	4680      	mov	r8, r0
 80142ae:	2800      	cmp	r0, #0
 80142b0:	f43f ae68 	beq.w	8013f84 <_strtod_l+0x43c>
 80142b4:	9a05      	ldr	r2, [sp, #20]
 80142b6:	991c      	ldr	r1, [sp, #112]	; 0x70
 80142b8:	4648      	mov	r0, r9
 80142ba:	f002 f9dd 	bl	8016678 <__mdiff>
 80142be:	4604      	mov	r4, r0
 80142c0:	2800      	cmp	r0, #0
 80142c2:	f43f ae5f 	beq.w	8013f84 <_strtod_l+0x43c>
 80142c6:	68c3      	ldr	r3, [r0, #12]
 80142c8:	930c      	str	r3, [sp, #48]	; 0x30
 80142ca:	2300      	movs	r3, #0
 80142cc:	60c3      	str	r3, [r0, #12]
 80142ce:	4641      	mov	r1, r8
 80142d0:	f002 f9b8 	bl	8016644 <__mcmp>
 80142d4:	2800      	cmp	r0, #0
 80142d6:	da55      	bge.n	8014384 <_strtod_l+0x83c>
 80142d8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80142da:	b9e3      	cbnz	r3, 8014316 <_strtod_l+0x7ce>
 80142dc:	f1ba 0f00 	cmp.w	sl, #0
 80142e0:	d119      	bne.n	8014316 <_strtod_l+0x7ce>
 80142e2:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80142e6:	b9b3      	cbnz	r3, 8014316 <_strtod_l+0x7ce>
 80142e8:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80142ec:	0d1b      	lsrs	r3, r3, #20
 80142ee:	051b      	lsls	r3, r3, #20
 80142f0:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80142f4:	d90f      	bls.n	8014316 <_strtod_l+0x7ce>
 80142f6:	6963      	ldr	r3, [r4, #20]
 80142f8:	b913      	cbnz	r3, 8014300 <_strtod_l+0x7b8>
 80142fa:	6923      	ldr	r3, [r4, #16]
 80142fc:	2b01      	cmp	r3, #1
 80142fe:	dd0a      	ble.n	8014316 <_strtod_l+0x7ce>
 8014300:	4621      	mov	r1, r4
 8014302:	2201      	movs	r2, #1
 8014304:	4648      	mov	r0, r9
 8014306:	f002 f949 	bl	801659c <__lshift>
 801430a:	4641      	mov	r1, r8
 801430c:	4604      	mov	r4, r0
 801430e:	f002 f999 	bl	8016644 <__mcmp>
 8014312:	2800      	cmp	r0, #0
 8014314:	dc67      	bgt.n	80143e6 <_strtod_l+0x89e>
 8014316:	9b04      	ldr	r3, [sp, #16]
 8014318:	2b00      	cmp	r3, #0
 801431a:	d171      	bne.n	8014400 <_strtod_l+0x8b8>
 801431c:	e63d      	b.n	8013f9a <_strtod_l+0x452>
 801431e:	f018 0f01 	tst.w	r8, #1
 8014322:	d004      	beq.n	801432e <_strtod_l+0x7e6>
 8014324:	e9d5 2300 	ldrd	r2, r3, [r5]
 8014328:	f7ec f97e 	bl	8000628 <__aeabi_dmul>
 801432c:	2301      	movs	r3, #1
 801432e:	ea4f 0868 	mov.w	r8, r8, asr #1
 8014332:	3508      	adds	r5, #8
 8014334:	e6e5      	b.n	8014102 <_strtod_l+0x5ba>
 8014336:	f04f 32ff 	mov.w	r2, #4294967295
 801433a:	fa02 f303 	lsl.w	r3, r2, r3
 801433e:	ea03 0a0a 	and.w	sl, r3, sl
 8014342:	e6ff      	b.n	8014144 <_strtod_l+0x5fc>
 8014344:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8014348:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 801434c:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8014350:	36e2      	adds	r6, #226	; 0xe2
 8014352:	fa01 f306 	lsl.w	r3, r1, r6
 8014356:	930a      	str	r3, [sp, #40]	; 0x28
 8014358:	910f      	str	r1, [sp, #60]	; 0x3c
 801435a:	e75d      	b.n	8014218 <_strtod_l+0x6d0>
 801435c:	2300      	movs	r3, #0
 801435e:	930a      	str	r3, [sp, #40]	; 0x28
 8014360:	2301      	movs	r3, #1
 8014362:	930f      	str	r3, [sp, #60]	; 0x3c
 8014364:	e758      	b.n	8014218 <_strtod_l+0x6d0>
 8014366:	4632      	mov	r2, r6
 8014368:	991c      	ldr	r1, [sp, #112]	; 0x70
 801436a:	4648      	mov	r0, r9
 801436c:	f002 f916 	bl	801659c <__lshift>
 8014370:	901c      	str	r0, [sp, #112]	; 0x70
 8014372:	2800      	cmp	r0, #0
 8014374:	f47f af7c 	bne.w	8014270 <_strtod_l+0x728>
 8014378:	e604      	b.n	8013f84 <_strtod_l+0x43c>
 801437a:	bf00      	nop
 801437c:	08018248 	.word	0x08018248
 8014380:	fffffc02 	.word	0xfffffc02
 8014384:	465d      	mov	r5, fp
 8014386:	f040 8086 	bne.w	8014496 <_strtod_l+0x94e>
 801438a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801438c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8014390:	b32a      	cbz	r2, 80143de <_strtod_l+0x896>
 8014392:	4aaf      	ldr	r2, [pc, #700]	; (8014650 <_strtod_l+0xb08>)
 8014394:	4293      	cmp	r3, r2
 8014396:	d153      	bne.n	8014440 <_strtod_l+0x8f8>
 8014398:	9b04      	ldr	r3, [sp, #16]
 801439a:	4650      	mov	r0, sl
 801439c:	b1d3      	cbz	r3, 80143d4 <_strtod_l+0x88c>
 801439e:	4aad      	ldr	r2, [pc, #692]	; (8014654 <_strtod_l+0xb0c>)
 80143a0:	402a      	ands	r2, r5
 80143a2:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 80143a6:	f04f 31ff 	mov.w	r1, #4294967295
 80143aa:	d816      	bhi.n	80143da <_strtod_l+0x892>
 80143ac:	0d12      	lsrs	r2, r2, #20
 80143ae:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80143b2:	fa01 f303 	lsl.w	r3, r1, r3
 80143b6:	4298      	cmp	r0, r3
 80143b8:	d142      	bne.n	8014440 <_strtod_l+0x8f8>
 80143ba:	4ba7      	ldr	r3, [pc, #668]	; (8014658 <_strtod_l+0xb10>)
 80143bc:	429d      	cmp	r5, r3
 80143be:	d102      	bne.n	80143c6 <_strtod_l+0x87e>
 80143c0:	3001      	adds	r0, #1
 80143c2:	f43f addf 	beq.w	8013f84 <_strtod_l+0x43c>
 80143c6:	4ba3      	ldr	r3, [pc, #652]	; (8014654 <_strtod_l+0xb0c>)
 80143c8:	402b      	ands	r3, r5
 80143ca:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 80143ce:	f04f 0a00 	mov.w	sl, #0
 80143d2:	e7a0      	b.n	8014316 <_strtod_l+0x7ce>
 80143d4:	f04f 33ff 	mov.w	r3, #4294967295
 80143d8:	e7ed      	b.n	80143b6 <_strtod_l+0x86e>
 80143da:	460b      	mov	r3, r1
 80143dc:	e7eb      	b.n	80143b6 <_strtod_l+0x86e>
 80143de:	bb7b      	cbnz	r3, 8014440 <_strtod_l+0x8f8>
 80143e0:	f1ba 0f00 	cmp.w	sl, #0
 80143e4:	d12c      	bne.n	8014440 <_strtod_l+0x8f8>
 80143e6:	9904      	ldr	r1, [sp, #16]
 80143e8:	4a9a      	ldr	r2, [pc, #616]	; (8014654 <_strtod_l+0xb0c>)
 80143ea:	465b      	mov	r3, fp
 80143ec:	b1f1      	cbz	r1, 801442c <_strtod_l+0x8e4>
 80143ee:	ea02 010b 	and.w	r1, r2, fp
 80143f2:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80143f6:	dc19      	bgt.n	801442c <_strtod_l+0x8e4>
 80143f8:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80143fc:	f77f ae5b 	ble.w	80140b6 <_strtod_l+0x56e>
 8014400:	4a96      	ldr	r2, [pc, #600]	; (801465c <_strtod_l+0xb14>)
 8014402:	2300      	movs	r3, #0
 8014404:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 8014408:	4650      	mov	r0, sl
 801440a:	4659      	mov	r1, fp
 801440c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8014410:	f7ec f90a 	bl	8000628 <__aeabi_dmul>
 8014414:	4682      	mov	sl, r0
 8014416:	468b      	mov	fp, r1
 8014418:	2900      	cmp	r1, #0
 801441a:	f47f adbe 	bne.w	8013f9a <_strtod_l+0x452>
 801441e:	2800      	cmp	r0, #0
 8014420:	f47f adbb 	bne.w	8013f9a <_strtod_l+0x452>
 8014424:	2322      	movs	r3, #34	; 0x22
 8014426:	f8c9 3000 	str.w	r3, [r9]
 801442a:	e5b6      	b.n	8013f9a <_strtod_l+0x452>
 801442c:	4013      	ands	r3, r2
 801442e:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8014432:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8014436:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 801443a:	f04f 3aff 	mov.w	sl, #4294967295
 801443e:	e76a      	b.n	8014316 <_strtod_l+0x7ce>
 8014440:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014442:	b193      	cbz	r3, 801446a <_strtod_l+0x922>
 8014444:	422b      	tst	r3, r5
 8014446:	f43f af66 	beq.w	8014316 <_strtod_l+0x7ce>
 801444a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801444c:	9a04      	ldr	r2, [sp, #16]
 801444e:	4650      	mov	r0, sl
 8014450:	4659      	mov	r1, fp
 8014452:	b173      	cbz	r3, 8014472 <_strtod_l+0x92a>
 8014454:	f7ff fb5b 	bl	8013b0e <sulp>
 8014458:	4602      	mov	r2, r0
 801445a:	460b      	mov	r3, r1
 801445c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8014460:	f7eb ff2c 	bl	80002bc <__adddf3>
 8014464:	4682      	mov	sl, r0
 8014466:	468b      	mov	fp, r1
 8014468:	e755      	b.n	8014316 <_strtod_l+0x7ce>
 801446a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801446c:	ea13 0f0a 	tst.w	r3, sl
 8014470:	e7e9      	b.n	8014446 <_strtod_l+0x8fe>
 8014472:	f7ff fb4c 	bl	8013b0e <sulp>
 8014476:	4602      	mov	r2, r0
 8014478:	460b      	mov	r3, r1
 801447a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 801447e:	f7eb ff1b 	bl	80002b8 <__aeabi_dsub>
 8014482:	2200      	movs	r2, #0
 8014484:	2300      	movs	r3, #0
 8014486:	4682      	mov	sl, r0
 8014488:	468b      	mov	fp, r1
 801448a:	f7ec fb35 	bl	8000af8 <__aeabi_dcmpeq>
 801448e:	2800      	cmp	r0, #0
 8014490:	f47f ae11 	bne.w	80140b6 <_strtod_l+0x56e>
 8014494:	e73f      	b.n	8014316 <_strtod_l+0x7ce>
 8014496:	4641      	mov	r1, r8
 8014498:	4620      	mov	r0, r4
 801449a:	f002 fa10 	bl	80168be <__ratio>
 801449e:	ec57 6b10 	vmov	r6, r7, d0
 80144a2:	2200      	movs	r2, #0
 80144a4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80144a8:	ee10 0a10 	vmov	r0, s0
 80144ac:	4639      	mov	r1, r7
 80144ae:	f7ec fb37 	bl	8000b20 <__aeabi_dcmple>
 80144b2:	2800      	cmp	r0, #0
 80144b4:	d077      	beq.n	80145a6 <_strtod_l+0xa5e>
 80144b6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80144b8:	2b00      	cmp	r3, #0
 80144ba:	d04a      	beq.n	8014552 <_strtod_l+0xa0a>
 80144bc:	4b68      	ldr	r3, [pc, #416]	; (8014660 <_strtod_l+0xb18>)
 80144be:	2200      	movs	r2, #0
 80144c0:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80144c4:	4f66      	ldr	r7, [pc, #408]	; (8014660 <_strtod_l+0xb18>)
 80144c6:	2600      	movs	r6, #0
 80144c8:	4b62      	ldr	r3, [pc, #392]	; (8014654 <_strtod_l+0xb0c>)
 80144ca:	402b      	ands	r3, r5
 80144cc:	930f      	str	r3, [sp, #60]	; 0x3c
 80144ce:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80144d0:	4b64      	ldr	r3, [pc, #400]	; (8014664 <_strtod_l+0xb1c>)
 80144d2:	429a      	cmp	r2, r3
 80144d4:	f040 80ce 	bne.w	8014674 <_strtod_l+0xb2c>
 80144d8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80144dc:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80144e0:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 80144e4:	ec4b ab10 	vmov	d0, sl, fp
 80144e8:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 80144ec:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80144f0:	f002 f920 	bl	8016734 <__ulp>
 80144f4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80144f8:	ec53 2b10 	vmov	r2, r3, d0
 80144fc:	f7ec f894 	bl	8000628 <__aeabi_dmul>
 8014500:	4652      	mov	r2, sl
 8014502:	465b      	mov	r3, fp
 8014504:	f7eb feda 	bl	80002bc <__adddf3>
 8014508:	460b      	mov	r3, r1
 801450a:	4952      	ldr	r1, [pc, #328]	; (8014654 <_strtod_l+0xb0c>)
 801450c:	4a56      	ldr	r2, [pc, #344]	; (8014668 <_strtod_l+0xb20>)
 801450e:	4019      	ands	r1, r3
 8014510:	4291      	cmp	r1, r2
 8014512:	4682      	mov	sl, r0
 8014514:	d95b      	bls.n	80145ce <_strtod_l+0xa86>
 8014516:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014518:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 801451c:	4293      	cmp	r3, r2
 801451e:	d103      	bne.n	8014528 <_strtod_l+0x9e0>
 8014520:	9b08      	ldr	r3, [sp, #32]
 8014522:	3301      	adds	r3, #1
 8014524:	f43f ad2e 	beq.w	8013f84 <_strtod_l+0x43c>
 8014528:	f8df b12c 	ldr.w	fp, [pc, #300]	; 8014658 <_strtod_l+0xb10>
 801452c:	f04f 3aff 	mov.w	sl, #4294967295
 8014530:	991c      	ldr	r1, [sp, #112]	; 0x70
 8014532:	4648      	mov	r0, r9
 8014534:	f001 fe66 	bl	8016204 <_Bfree>
 8014538:	9905      	ldr	r1, [sp, #20]
 801453a:	4648      	mov	r0, r9
 801453c:	f001 fe62 	bl	8016204 <_Bfree>
 8014540:	4641      	mov	r1, r8
 8014542:	4648      	mov	r0, r9
 8014544:	f001 fe5e 	bl	8016204 <_Bfree>
 8014548:	4621      	mov	r1, r4
 801454a:	4648      	mov	r0, r9
 801454c:	f001 fe5a 	bl	8016204 <_Bfree>
 8014550:	e619      	b.n	8014186 <_strtod_l+0x63e>
 8014552:	f1ba 0f00 	cmp.w	sl, #0
 8014556:	d11a      	bne.n	801458e <_strtod_l+0xa46>
 8014558:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801455c:	b9eb      	cbnz	r3, 801459a <_strtod_l+0xa52>
 801455e:	2200      	movs	r2, #0
 8014560:	4b3f      	ldr	r3, [pc, #252]	; (8014660 <_strtod_l+0xb18>)
 8014562:	4630      	mov	r0, r6
 8014564:	4639      	mov	r1, r7
 8014566:	f7ec fad1 	bl	8000b0c <__aeabi_dcmplt>
 801456a:	b9c8      	cbnz	r0, 80145a0 <_strtod_l+0xa58>
 801456c:	4630      	mov	r0, r6
 801456e:	4639      	mov	r1, r7
 8014570:	2200      	movs	r2, #0
 8014572:	4b3e      	ldr	r3, [pc, #248]	; (801466c <_strtod_l+0xb24>)
 8014574:	f7ec f858 	bl	8000628 <__aeabi_dmul>
 8014578:	4606      	mov	r6, r0
 801457a:	460f      	mov	r7, r1
 801457c:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8014580:	9618      	str	r6, [sp, #96]	; 0x60
 8014582:	9319      	str	r3, [sp, #100]	; 0x64
 8014584:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 8014588:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 801458c:	e79c      	b.n	80144c8 <_strtod_l+0x980>
 801458e:	f1ba 0f01 	cmp.w	sl, #1
 8014592:	d102      	bne.n	801459a <_strtod_l+0xa52>
 8014594:	2d00      	cmp	r5, #0
 8014596:	f43f ad8e 	beq.w	80140b6 <_strtod_l+0x56e>
 801459a:	2200      	movs	r2, #0
 801459c:	4b34      	ldr	r3, [pc, #208]	; (8014670 <_strtod_l+0xb28>)
 801459e:	e78f      	b.n	80144c0 <_strtod_l+0x978>
 80145a0:	2600      	movs	r6, #0
 80145a2:	4f32      	ldr	r7, [pc, #200]	; (801466c <_strtod_l+0xb24>)
 80145a4:	e7ea      	b.n	801457c <_strtod_l+0xa34>
 80145a6:	4b31      	ldr	r3, [pc, #196]	; (801466c <_strtod_l+0xb24>)
 80145a8:	4630      	mov	r0, r6
 80145aa:	4639      	mov	r1, r7
 80145ac:	2200      	movs	r2, #0
 80145ae:	f7ec f83b 	bl	8000628 <__aeabi_dmul>
 80145b2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80145b4:	4606      	mov	r6, r0
 80145b6:	460f      	mov	r7, r1
 80145b8:	b933      	cbnz	r3, 80145c8 <_strtod_l+0xa80>
 80145ba:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80145be:	9010      	str	r0, [sp, #64]	; 0x40
 80145c0:	9311      	str	r3, [sp, #68]	; 0x44
 80145c2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80145c6:	e7df      	b.n	8014588 <_strtod_l+0xa40>
 80145c8:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 80145cc:	e7f9      	b.n	80145c2 <_strtod_l+0xa7a>
 80145ce:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 80145d2:	9b04      	ldr	r3, [sp, #16]
 80145d4:	2b00      	cmp	r3, #0
 80145d6:	d1ab      	bne.n	8014530 <_strtod_l+0x9e8>
 80145d8:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80145dc:	0d1b      	lsrs	r3, r3, #20
 80145de:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80145e0:	051b      	lsls	r3, r3, #20
 80145e2:	429a      	cmp	r2, r3
 80145e4:	465d      	mov	r5, fp
 80145e6:	d1a3      	bne.n	8014530 <_strtod_l+0x9e8>
 80145e8:	4639      	mov	r1, r7
 80145ea:	4630      	mov	r0, r6
 80145ec:	f7ec facc 	bl	8000b88 <__aeabi_d2iz>
 80145f0:	f7eb ffb0 	bl	8000554 <__aeabi_i2d>
 80145f4:	460b      	mov	r3, r1
 80145f6:	4602      	mov	r2, r0
 80145f8:	4639      	mov	r1, r7
 80145fa:	4630      	mov	r0, r6
 80145fc:	f7eb fe5c 	bl	80002b8 <__aeabi_dsub>
 8014600:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014602:	4606      	mov	r6, r0
 8014604:	460f      	mov	r7, r1
 8014606:	b933      	cbnz	r3, 8014616 <_strtod_l+0xace>
 8014608:	f1ba 0f00 	cmp.w	sl, #0
 801460c:	d103      	bne.n	8014616 <_strtod_l+0xace>
 801460e:	f3cb 0513 	ubfx	r5, fp, #0, #20
 8014612:	2d00      	cmp	r5, #0
 8014614:	d06d      	beq.n	80146f2 <_strtod_l+0xbaa>
 8014616:	a30a      	add	r3, pc, #40	; (adr r3, 8014640 <_strtod_l+0xaf8>)
 8014618:	e9d3 2300 	ldrd	r2, r3, [r3]
 801461c:	4630      	mov	r0, r6
 801461e:	4639      	mov	r1, r7
 8014620:	f7ec fa74 	bl	8000b0c <__aeabi_dcmplt>
 8014624:	2800      	cmp	r0, #0
 8014626:	f47f acb8 	bne.w	8013f9a <_strtod_l+0x452>
 801462a:	a307      	add	r3, pc, #28	; (adr r3, 8014648 <_strtod_l+0xb00>)
 801462c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014630:	4630      	mov	r0, r6
 8014632:	4639      	mov	r1, r7
 8014634:	f7ec fa88 	bl	8000b48 <__aeabi_dcmpgt>
 8014638:	2800      	cmp	r0, #0
 801463a:	f43f af79 	beq.w	8014530 <_strtod_l+0x9e8>
 801463e:	e4ac      	b.n	8013f9a <_strtod_l+0x452>
 8014640:	94a03595 	.word	0x94a03595
 8014644:	3fdfffff 	.word	0x3fdfffff
 8014648:	35afe535 	.word	0x35afe535
 801464c:	3fe00000 	.word	0x3fe00000
 8014650:	000fffff 	.word	0x000fffff
 8014654:	7ff00000 	.word	0x7ff00000
 8014658:	7fefffff 	.word	0x7fefffff
 801465c:	39500000 	.word	0x39500000
 8014660:	3ff00000 	.word	0x3ff00000
 8014664:	7fe00000 	.word	0x7fe00000
 8014668:	7c9fffff 	.word	0x7c9fffff
 801466c:	3fe00000 	.word	0x3fe00000
 8014670:	bff00000 	.word	0xbff00000
 8014674:	9b04      	ldr	r3, [sp, #16]
 8014676:	b333      	cbz	r3, 80146c6 <_strtod_l+0xb7e>
 8014678:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801467a:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 801467e:	d822      	bhi.n	80146c6 <_strtod_l+0xb7e>
 8014680:	a327      	add	r3, pc, #156	; (adr r3, 8014720 <_strtod_l+0xbd8>)
 8014682:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014686:	4630      	mov	r0, r6
 8014688:	4639      	mov	r1, r7
 801468a:	f7ec fa49 	bl	8000b20 <__aeabi_dcmple>
 801468e:	b1a0      	cbz	r0, 80146ba <_strtod_l+0xb72>
 8014690:	4639      	mov	r1, r7
 8014692:	4630      	mov	r0, r6
 8014694:	f7ec faa0 	bl	8000bd8 <__aeabi_d2uiz>
 8014698:	2800      	cmp	r0, #0
 801469a:	bf08      	it	eq
 801469c:	2001      	moveq	r0, #1
 801469e:	f7eb ff49 	bl	8000534 <__aeabi_ui2d>
 80146a2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80146a4:	4606      	mov	r6, r0
 80146a6:	460f      	mov	r7, r1
 80146a8:	bb03      	cbnz	r3, 80146ec <_strtod_l+0xba4>
 80146aa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80146ae:	9012      	str	r0, [sp, #72]	; 0x48
 80146b0:	9313      	str	r3, [sp, #76]	; 0x4c
 80146b2:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 80146b6:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80146ba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80146bc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80146be:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 80146c2:	1a9b      	subs	r3, r3, r2
 80146c4:	930b      	str	r3, [sp, #44]	; 0x2c
 80146c6:	ed9d 0b08 	vldr	d0, [sp, #32]
 80146ca:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 80146ce:	f002 f831 	bl	8016734 <__ulp>
 80146d2:	4650      	mov	r0, sl
 80146d4:	ec53 2b10 	vmov	r2, r3, d0
 80146d8:	4659      	mov	r1, fp
 80146da:	f7eb ffa5 	bl	8000628 <__aeabi_dmul>
 80146de:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80146e2:	f7eb fdeb 	bl	80002bc <__adddf3>
 80146e6:	4682      	mov	sl, r0
 80146e8:	468b      	mov	fp, r1
 80146ea:	e772      	b.n	80145d2 <_strtod_l+0xa8a>
 80146ec:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 80146f0:	e7df      	b.n	80146b2 <_strtod_l+0xb6a>
 80146f2:	a30d      	add	r3, pc, #52	; (adr r3, 8014728 <_strtod_l+0xbe0>)
 80146f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80146f8:	f7ec fa08 	bl	8000b0c <__aeabi_dcmplt>
 80146fc:	e79c      	b.n	8014638 <_strtod_l+0xaf0>
 80146fe:	2300      	movs	r3, #0
 8014700:	930d      	str	r3, [sp, #52]	; 0x34
 8014702:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8014704:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8014706:	6013      	str	r3, [r2, #0]
 8014708:	f7ff ba61 	b.w	8013bce <_strtod_l+0x86>
 801470c:	2b65      	cmp	r3, #101	; 0x65
 801470e:	f04f 0200 	mov.w	r2, #0
 8014712:	f43f ab4e 	beq.w	8013db2 <_strtod_l+0x26a>
 8014716:	2101      	movs	r1, #1
 8014718:	4614      	mov	r4, r2
 801471a:	9104      	str	r1, [sp, #16]
 801471c:	f7ff bacb 	b.w	8013cb6 <_strtod_l+0x16e>
 8014720:	ffc00000 	.word	0xffc00000
 8014724:	41dfffff 	.word	0x41dfffff
 8014728:	94a03595 	.word	0x94a03595
 801472c:	3fcfffff 	.word	0x3fcfffff

08014730 <_strtod_r>:
 8014730:	4b05      	ldr	r3, [pc, #20]	; (8014748 <_strtod_r+0x18>)
 8014732:	681b      	ldr	r3, [r3, #0]
 8014734:	b410      	push	{r4}
 8014736:	6a1b      	ldr	r3, [r3, #32]
 8014738:	4c04      	ldr	r4, [pc, #16]	; (801474c <_strtod_r+0x1c>)
 801473a:	2b00      	cmp	r3, #0
 801473c:	bf08      	it	eq
 801473e:	4623      	moveq	r3, r4
 8014740:	f85d 4b04 	ldr.w	r4, [sp], #4
 8014744:	f7ff ba00 	b.w	8013b48 <_strtod_l>
 8014748:	2000000c 	.word	0x2000000c
 801474c:	20000070 	.word	0x20000070

08014750 <_strtol_l.isra.0>:
 8014750:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014754:	4680      	mov	r8, r0
 8014756:	4689      	mov	r9, r1
 8014758:	4692      	mov	sl, r2
 801475a:	461e      	mov	r6, r3
 801475c:	460f      	mov	r7, r1
 801475e:	463d      	mov	r5, r7
 8014760:	9808      	ldr	r0, [sp, #32]
 8014762:	f815 4b01 	ldrb.w	r4, [r5], #1
 8014766:	f001 fc67 	bl	8016038 <__locale_ctype_ptr_l>
 801476a:	4420      	add	r0, r4
 801476c:	7843      	ldrb	r3, [r0, #1]
 801476e:	f013 0308 	ands.w	r3, r3, #8
 8014772:	d132      	bne.n	80147da <_strtol_l.isra.0+0x8a>
 8014774:	2c2d      	cmp	r4, #45	; 0x2d
 8014776:	d132      	bne.n	80147de <_strtol_l.isra.0+0x8e>
 8014778:	787c      	ldrb	r4, [r7, #1]
 801477a:	1cbd      	adds	r5, r7, #2
 801477c:	2201      	movs	r2, #1
 801477e:	2e00      	cmp	r6, #0
 8014780:	d05d      	beq.n	801483e <_strtol_l.isra.0+0xee>
 8014782:	2e10      	cmp	r6, #16
 8014784:	d109      	bne.n	801479a <_strtol_l.isra.0+0x4a>
 8014786:	2c30      	cmp	r4, #48	; 0x30
 8014788:	d107      	bne.n	801479a <_strtol_l.isra.0+0x4a>
 801478a:	782b      	ldrb	r3, [r5, #0]
 801478c:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8014790:	2b58      	cmp	r3, #88	; 0x58
 8014792:	d14f      	bne.n	8014834 <_strtol_l.isra.0+0xe4>
 8014794:	786c      	ldrb	r4, [r5, #1]
 8014796:	2610      	movs	r6, #16
 8014798:	3502      	adds	r5, #2
 801479a:	2a00      	cmp	r2, #0
 801479c:	bf14      	ite	ne
 801479e:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 80147a2:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 80147a6:	2700      	movs	r7, #0
 80147a8:	fbb1 fcf6 	udiv	ip, r1, r6
 80147ac:	4638      	mov	r0, r7
 80147ae:	fb06 1e1c 	mls	lr, r6, ip, r1
 80147b2:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 80147b6:	2b09      	cmp	r3, #9
 80147b8:	d817      	bhi.n	80147ea <_strtol_l.isra.0+0x9a>
 80147ba:	461c      	mov	r4, r3
 80147bc:	42a6      	cmp	r6, r4
 80147be:	dd23      	ble.n	8014808 <_strtol_l.isra.0+0xb8>
 80147c0:	1c7b      	adds	r3, r7, #1
 80147c2:	d007      	beq.n	80147d4 <_strtol_l.isra.0+0x84>
 80147c4:	4584      	cmp	ip, r0
 80147c6:	d31c      	bcc.n	8014802 <_strtol_l.isra.0+0xb2>
 80147c8:	d101      	bne.n	80147ce <_strtol_l.isra.0+0x7e>
 80147ca:	45a6      	cmp	lr, r4
 80147cc:	db19      	blt.n	8014802 <_strtol_l.isra.0+0xb2>
 80147ce:	fb00 4006 	mla	r0, r0, r6, r4
 80147d2:	2701      	movs	r7, #1
 80147d4:	f815 4b01 	ldrb.w	r4, [r5], #1
 80147d8:	e7eb      	b.n	80147b2 <_strtol_l.isra.0+0x62>
 80147da:	462f      	mov	r7, r5
 80147dc:	e7bf      	b.n	801475e <_strtol_l.isra.0+0xe>
 80147de:	2c2b      	cmp	r4, #43	; 0x2b
 80147e0:	bf04      	itt	eq
 80147e2:	1cbd      	addeq	r5, r7, #2
 80147e4:	787c      	ldrbeq	r4, [r7, #1]
 80147e6:	461a      	mov	r2, r3
 80147e8:	e7c9      	b.n	801477e <_strtol_l.isra.0+0x2e>
 80147ea:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 80147ee:	2b19      	cmp	r3, #25
 80147f0:	d801      	bhi.n	80147f6 <_strtol_l.isra.0+0xa6>
 80147f2:	3c37      	subs	r4, #55	; 0x37
 80147f4:	e7e2      	b.n	80147bc <_strtol_l.isra.0+0x6c>
 80147f6:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 80147fa:	2b19      	cmp	r3, #25
 80147fc:	d804      	bhi.n	8014808 <_strtol_l.isra.0+0xb8>
 80147fe:	3c57      	subs	r4, #87	; 0x57
 8014800:	e7dc      	b.n	80147bc <_strtol_l.isra.0+0x6c>
 8014802:	f04f 37ff 	mov.w	r7, #4294967295
 8014806:	e7e5      	b.n	80147d4 <_strtol_l.isra.0+0x84>
 8014808:	1c7b      	adds	r3, r7, #1
 801480a:	d108      	bne.n	801481e <_strtol_l.isra.0+0xce>
 801480c:	2322      	movs	r3, #34	; 0x22
 801480e:	f8c8 3000 	str.w	r3, [r8]
 8014812:	4608      	mov	r0, r1
 8014814:	f1ba 0f00 	cmp.w	sl, #0
 8014818:	d107      	bne.n	801482a <_strtol_l.isra.0+0xda>
 801481a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801481e:	b102      	cbz	r2, 8014822 <_strtol_l.isra.0+0xd2>
 8014820:	4240      	negs	r0, r0
 8014822:	f1ba 0f00 	cmp.w	sl, #0
 8014826:	d0f8      	beq.n	801481a <_strtol_l.isra.0+0xca>
 8014828:	b10f      	cbz	r7, 801482e <_strtol_l.isra.0+0xde>
 801482a:	f105 39ff 	add.w	r9, r5, #4294967295
 801482e:	f8ca 9000 	str.w	r9, [sl]
 8014832:	e7f2      	b.n	801481a <_strtol_l.isra.0+0xca>
 8014834:	2430      	movs	r4, #48	; 0x30
 8014836:	2e00      	cmp	r6, #0
 8014838:	d1af      	bne.n	801479a <_strtol_l.isra.0+0x4a>
 801483a:	2608      	movs	r6, #8
 801483c:	e7ad      	b.n	801479a <_strtol_l.isra.0+0x4a>
 801483e:	2c30      	cmp	r4, #48	; 0x30
 8014840:	d0a3      	beq.n	801478a <_strtol_l.isra.0+0x3a>
 8014842:	260a      	movs	r6, #10
 8014844:	e7a9      	b.n	801479a <_strtol_l.isra.0+0x4a>
	...

08014848 <_strtol_r>:
 8014848:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801484a:	4c06      	ldr	r4, [pc, #24]	; (8014864 <_strtol_r+0x1c>)
 801484c:	4d06      	ldr	r5, [pc, #24]	; (8014868 <_strtol_r+0x20>)
 801484e:	6824      	ldr	r4, [r4, #0]
 8014850:	6a24      	ldr	r4, [r4, #32]
 8014852:	2c00      	cmp	r4, #0
 8014854:	bf08      	it	eq
 8014856:	462c      	moveq	r4, r5
 8014858:	9400      	str	r4, [sp, #0]
 801485a:	f7ff ff79 	bl	8014750 <_strtol_l.isra.0>
 801485e:	b003      	add	sp, #12
 8014860:	bd30      	pop	{r4, r5, pc}
 8014862:	bf00      	nop
 8014864:	2000000c 	.word	0x2000000c
 8014868:	20000070 	.word	0x20000070

0801486c <_vsiprintf_r>:
 801486c:	b500      	push	{lr}
 801486e:	b09b      	sub	sp, #108	; 0x6c
 8014870:	9100      	str	r1, [sp, #0]
 8014872:	9104      	str	r1, [sp, #16]
 8014874:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8014878:	9105      	str	r1, [sp, #20]
 801487a:	9102      	str	r1, [sp, #8]
 801487c:	4905      	ldr	r1, [pc, #20]	; (8014894 <_vsiprintf_r+0x28>)
 801487e:	9103      	str	r1, [sp, #12]
 8014880:	4669      	mov	r1, sp
 8014882:	f002 f99b 	bl	8016bbc <_svfiprintf_r>
 8014886:	9b00      	ldr	r3, [sp, #0]
 8014888:	2200      	movs	r2, #0
 801488a:	701a      	strb	r2, [r3, #0]
 801488c:	b01b      	add	sp, #108	; 0x6c
 801488e:	f85d fb04 	ldr.w	pc, [sp], #4
 8014892:	bf00      	nop
 8014894:	ffff0208 	.word	0xffff0208

08014898 <vsiprintf>:
 8014898:	4613      	mov	r3, r2
 801489a:	460a      	mov	r2, r1
 801489c:	4601      	mov	r1, r0
 801489e:	4802      	ldr	r0, [pc, #8]	; (80148a8 <vsiprintf+0x10>)
 80148a0:	6800      	ldr	r0, [r0, #0]
 80148a2:	f7ff bfe3 	b.w	801486c <_vsiprintf_r>
 80148a6:	bf00      	nop
 80148a8:	2000000c 	.word	0x2000000c

080148ac <__swbuf_r>:
 80148ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80148ae:	460e      	mov	r6, r1
 80148b0:	4614      	mov	r4, r2
 80148b2:	4605      	mov	r5, r0
 80148b4:	b118      	cbz	r0, 80148be <__swbuf_r+0x12>
 80148b6:	6983      	ldr	r3, [r0, #24]
 80148b8:	b90b      	cbnz	r3, 80148be <__swbuf_r+0x12>
 80148ba:	f001 f80d 	bl	80158d8 <__sinit>
 80148be:	4b21      	ldr	r3, [pc, #132]	; (8014944 <__swbuf_r+0x98>)
 80148c0:	429c      	cmp	r4, r3
 80148c2:	d12a      	bne.n	801491a <__swbuf_r+0x6e>
 80148c4:	686c      	ldr	r4, [r5, #4]
 80148c6:	69a3      	ldr	r3, [r4, #24]
 80148c8:	60a3      	str	r3, [r4, #8]
 80148ca:	89a3      	ldrh	r3, [r4, #12]
 80148cc:	071a      	lsls	r2, r3, #28
 80148ce:	d52e      	bpl.n	801492e <__swbuf_r+0x82>
 80148d0:	6923      	ldr	r3, [r4, #16]
 80148d2:	b363      	cbz	r3, 801492e <__swbuf_r+0x82>
 80148d4:	6923      	ldr	r3, [r4, #16]
 80148d6:	6820      	ldr	r0, [r4, #0]
 80148d8:	1ac0      	subs	r0, r0, r3
 80148da:	6963      	ldr	r3, [r4, #20]
 80148dc:	b2f6      	uxtb	r6, r6
 80148de:	4283      	cmp	r3, r0
 80148e0:	4637      	mov	r7, r6
 80148e2:	dc04      	bgt.n	80148ee <__swbuf_r+0x42>
 80148e4:	4621      	mov	r1, r4
 80148e6:	4628      	mov	r0, r5
 80148e8:	f000 ff8c 	bl	8015804 <_fflush_r>
 80148ec:	bb28      	cbnz	r0, 801493a <__swbuf_r+0x8e>
 80148ee:	68a3      	ldr	r3, [r4, #8]
 80148f0:	3b01      	subs	r3, #1
 80148f2:	60a3      	str	r3, [r4, #8]
 80148f4:	6823      	ldr	r3, [r4, #0]
 80148f6:	1c5a      	adds	r2, r3, #1
 80148f8:	6022      	str	r2, [r4, #0]
 80148fa:	701e      	strb	r6, [r3, #0]
 80148fc:	6963      	ldr	r3, [r4, #20]
 80148fe:	3001      	adds	r0, #1
 8014900:	4283      	cmp	r3, r0
 8014902:	d004      	beq.n	801490e <__swbuf_r+0x62>
 8014904:	89a3      	ldrh	r3, [r4, #12]
 8014906:	07db      	lsls	r3, r3, #31
 8014908:	d519      	bpl.n	801493e <__swbuf_r+0x92>
 801490a:	2e0a      	cmp	r6, #10
 801490c:	d117      	bne.n	801493e <__swbuf_r+0x92>
 801490e:	4621      	mov	r1, r4
 8014910:	4628      	mov	r0, r5
 8014912:	f000 ff77 	bl	8015804 <_fflush_r>
 8014916:	b190      	cbz	r0, 801493e <__swbuf_r+0x92>
 8014918:	e00f      	b.n	801493a <__swbuf_r+0x8e>
 801491a:	4b0b      	ldr	r3, [pc, #44]	; (8014948 <__swbuf_r+0x9c>)
 801491c:	429c      	cmp	r4, r3
 801491e:	d101      	bne.n	8014924 <__swbuf_r+0x78>
 8014920:	68ac      	ldr	r4, [r5, #8]
 8014922:	e7d0      	b.n	80148c6 <__swbuf_r+0x1a>
 8014924:	4b09      	ldr	r3, [pc, #36]	; (801494c <__swbuf_r+0xa0>)
 8014926:	429c      	cmp	r4, r3
 8014928:	bf08      	it	eq
 801492a:	68ec      	ldreq	r4, [r5, #12]
 801492c:	e7cb      	b.n	80148c6 <__swbuf_r+0x1a>
 801492e:	4621      	mov	r1, r4
 8014930:	4628      	mov	r0, r5
 8014932:	f000 f81f 	bl	8014974 <__swsetup_r>
 8014936:	2800      	cmp	r0, #0
 8014938:	d0cc      	beq.n	80148d4 <__swbuf_r+0x28>
 801493a:	f04f 37ff 	mov.w	r7, #4294967295
 801493e:	4638      	mov	r0, r7
 8014940:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014942:	bf00      	nop
 8014944:	080182a0 	.word	0x080182a0
 8014948:	080182c0 	.word	0x080182c0
 801494c:	08018280 	.word	0x08018280

08014950 <_write_r>:
 8014950:	b538      	push	{r3, r4, r5, lr}
 8014952:	4c07      	ldr	r4, [pc, #28]	; (8014970 <_write_r+0x20>)
 8014954:	4605      	mov	r5, r0
 8014956:	4608      	mov	r0, r1
 8014958:	4611      	mov	r1, r2
 801495a:	2200      	movs	r2, #0
 801495c:	6022      	str	r2, [r4, #0]
 801495e:	461a      	mov	r2, r3
 8014960:	f7ef fa08 	bl	8003d74 <_write>
 8014964:	1c43      	adds	r3, r0, #1
 8014966:	d102      	bne.n	801496e <_write_r+0x1e>
 8014968:	6823      	ldr	r3, [r4, #0]
 801496a:	b103      	cbz	r3, 801496e <_write_r+0x1e>
 801496c:	602b      	str	r3, [r5, #0]
 801496e:	bd38      	pop	{r3, r4, r5, pc}
 8014970:	2003be04 	.word	0x2003be04

08014974 <__swsetup_r>:
 8014974:	4b32      	ldr	r3, [pc, #200]	; (8014a40 <__swsetup_r+0xcc>)
 8014976:	b570      	push	{r4, r5, r6, lr}
 8014978:	681d      	ldr	r5, [r3, #0]
 801497a:	4606      	mov	r6, r0
 801497c:	460c      	mov	r4, r1
 801497e:	b125      	cbz	r5, 801498a <__swsetup_r+0x16>
 8014980:	69ab      	ldr	r3, [r5, #24]
 8014982:	b913      	cbnz	r3, 801498a <__swsetup_r+0x16>
 8014984:	4628      	mov	r0, r5
 8014986:	f000 ffa7 	bl	80158d8 <__sinit>
 801498a:	4b2e      	ldr	r3, [pc, #184]	; (8014a44 <__swsetup_r+0xd0>)
 801498c:	429c      	cmp	r4, r3
 801498e:	d10f      	bne.n	80149b0 <__swsetup_r+0x3c>
 8014990:	686c      	ldr	r4, [r5, #4]
 8014992:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014996:	b29a      	uxth	r2, r3
 8014998:	0715      	lsls	r5, r2, #28
 801499a:	d42c      	bmi.n	80149f6 <__swsetup_r+0x82>
 801499c:	06d0      	lsls	r0, r2, #27
 801499e:	d411      	bmi.n	80149c4 <__swsetup_r+0x50>
 80149a0:	2209      	movs	r2, #9
 80149a2:	6032      	str	r2, [r6, #0]
 80149a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80149a8:	81a3      	strh	r3, [r4, #12]
 80149aa:	f04f 30ff 	mov.w	r0, #4294967295
 80149ae:	e03e      	b.n	8014a2e <__swsetup_r+0xba>
 80149b0:	4b25      	ldr	r3, [pc, #148]	; (8014a48 <__swsetup_r+0xd4>)
 80149b2:	429c      	cmp	r4, r3
 80149b4:	d101      	bne.n	80149ba <__swsetup_r+0x46>
 80149b6:	68ac      	ldr	r4, [r5, #8]
 80149b8:	e7eb      	b.n	8014992 <__swsetup_r+0x1e>
 80149ba:	4b24      	ldr	r3, [pc, #144]	; (8014a4c <__swsetup_r+0xd8>)
 80149bc:	429c      	cmp	r4, r3
 80149be:	bf08      	it	eq
 80149c0:	68ec      	ldreq	r4, [r5, #12]
 80149c2:	e7e6      	b.n	8014992 <__swsetup_r+0x1e>
 80149c4:	0751      	lsls	r1, r2, #29
 80149c6:	d512      	bpl.n	80149ee <__swsetup_r+0x7a>
 80149c8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80149ca:	b141      	cbz	r1, 80149de <__swsetup_r+0x6a>
 80149cc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80149d0:	4299      	cmp	r1, r3
 80149d2:	d002      	beq.n	80149da <__swsetup_r+0x66>
 80149d4:	4630      	mov	r0, r6
 80149d6:	f001 ffef 	bl	80169b8 <_free_r>
 80149da:	2300      	movs	r3, #0
 80149dc:	6363      	str	r3, [r4, #52]	; 0x34
 80149de:	89a3      	ldrh	r3, [r4, #12]
 80149e0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80149e4:	81a3      	strh	r3, [r4, #12]
 80149e6:	2300      	movs	r3, #0
 80149e8:	6063      	str	r3, [r4, #4]
 80149ea:	6923      	ldr	r3, [r4, #16]
 80149ec:	6023      	str	r3, [r4, #0]
 80149ee:	89a3      	ldrh	r3, [r4, #12]
 80149f0:	f043 0308 	orr.w	r3, r3, #8
 80149f4:	81a3      	strh	r3, [r4, #12]
 80149f6:	6923      	ldr	r3, [r4, #16]
 80149f8:	b94b      	cbnz	r3, 8014a0e <__swsetup_r+0x9a>
 80149fa:	89a3      	ldrh	r3, [r4, #12]
 80149fc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8014a00:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8014a04:	d003      	beq.n	8014a0e <__swsetup_r+0x9a>
 8014a06:	4621      	mov	r1, r4
 8014a08:	4630      	mov	r0, r6
 8014a0a:	f001 fb6d 	bl	80160e8 <__smakebuf_r>
 8014a0e:	89a2      	ldrh	r2, [r4, #12]
 8014a10:	f012 0301 	ands.w	r3, r2, #1
 8014a14:	d00c      	beq.n	8014a30 <__swsetup_r+0xbc>
 8014a16:	2300      	movs	r3, #0
 8014a18:	60a3      	str	r3, [r4, #8]
 8014a1a:	6963      	ldr	r3, [r4, #20]
 8014a1c:	425b      	negs	r3, r3
 8014a1e:	61a3      	str	r3, [r4, #24]
 8014a20:	6923      	ldr	r3, [r4, #16]
 8014a22:	b953      	cbnz	r3, 8014a3a <__swsetup_r+0xc6>
 8014a24:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014a28:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8014a2c:	d1ba      	bne.n	80149a4 <__swsetup_r+0x30>
 8014a2e:	bd70      	pop	{r4, r5, r6, pc}
 8014a30:	0792      	lsls	r2, r2, #30
 8014a32:	bf58      	it	pl
 8014a34:	6963      	ldrpl	r3, [r4, #20]
 8014a36:	60a3      	str	r3, [r4, #8]
 8014a38:	e7f2      	b.n	8014a20 <__swsetup_r+0xac>
 8014a3a:	2000      	movs	r0, #0
 8014a3c:	e7f7      	b.n	8014a2e <__swsetup_r+0xba>
 8014a3e:	bf00      	nop
 8014a40:	2000000c 	.word	0x2000000c
 8014a44:	080182a0 	.word	0x080182a0
 8014a48:	080182c0 	.word	0x080182c0
 8014a4c:	08018280 	.word	0x08018280

08014a50 <_close_r>:
 8014a50:	b538      	push	{r3, r4, r5, lr}
 8014a52:	4c06      	ldr	r4, [pc, #24]	; (8014a6c <_close_r+0x1c>)
 8014a54:	2300      	movs	r3, #0
 8014a56:	4605      	mov	r5, r0
 8014a58:	4608      	mov	r0, r1
 8014a5a:	6023      	str	r3, [r4, #0]
 8014a5c:	f7f0 fef1 	bl	8005842 <_close>
 8014a60:	1c43      	adds	r3, r0, #1
 8014a62:	d102      	bne.n	8014a6a <_close_r+0x1a>
 8014a64:	6823      	ldr	r3, [r4, #0]
 8014a66:	b103      	cbz	r3, 8014a6a <_close_r+0x1a>
 8014a68:	602b      	str	r3, [r5, #0]
 8014a6a:	bd38      	pop	{r3, r4, r5, pc}
 8014a6c:	2003be04 	.word	0x2003be04

08014a70 <quorem>:
 8014a70:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014a74:	6903      	ldr	r3, [r0, #16]
 8014a76:	690c      	ldr	r4, [r1, #16]
 8014a78:	42a3      	cmp	r3, r4
 8014a7a:	4680      	mov	r8, r0
 8014a7c:	f2c0 8082 	blt.w	8014b84 <quorem+0x114>
 8014a80:	3c01      	subs	r4, #1
 8014a82:	f101 0714 	add.w	r7, r1, #20
 8014a86:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8014a8a:	f100 0614 	add.w	r6, r0, #20
 8014a8e:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8014a92:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8014a96:	eb06 030c 	add.w	r3, r6, ip
 8014a9a:	3501      	adds	r5, #1
 8014a9c:	eb07 090c 	add.w	r9, r7, ip
 8014aa0:	9301      	str	r3, [sp, #4]
 8014aa2:	fbb0 f5f5 	udiv	r5, r0, r5
 8014aa6:	b395      	cbz	r5, 8014b0e <quorem+0x9e>
 8014aa8:	f04f 0a00 	mov.w	sl, #0
 8014aac:	4638      	mov	r0, r7
 8014aae:	46b6      	mov	lr, r6
 8014ab0:	46d3      	mov	fp, sl
 8014ab2:	f850 2b04 	ldr.w	r2, [r0], #4
 8014ab6:	b293      	uxth	r3, r2
 8014ab8:	fb05 a303 	mla	r3, r5, r3, sl
 8014abc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8014ac0:	b29b      	uxth	r3, r3
 8014ac2:	ebab 0303 	sub.w	r3, fp, r3
 8014ac6:	0c12      	lsrs	r2, r2, #16
 8014ac8:	f8de b000 	ldr.w	fp, [lr]
 8014acc:	fb05 a202 	mla	r2, r5, r2, sl
 8014ad0:	fa13 f38b 	uxtah	r3, r3, fp
 8014ad4:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8014ad8:	fa1f fb82 	uxth.w	fp, r2
 8014adc:	f8de 2000 	ldr.w	r2, [lr]
 8014ae0:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8014ae4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8014ae8:	b29b      	uxth	r3, r3
 8014aea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8014aee:	4581      	cmp	r9, r0
 8014af0:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8014af4:	f84e 3b04 	str.w	r3, [lr], #4
 8014af8:	d2db      	bcs.n	8014ab2 <quorem+0x42>
 8014afa:	f856 300c 	ldr.w	r3, [r6, ip]
 8014afe:	b933      	cbnz	r3, 8014b0e <quorem+0x9e>
 8014b00:	9b01      	ldr	r3, [sp, #4]
 8014b02:	3b04      	subs	r3, #4
 8014b04:	429e      	cmp	r6, r3
 8014b06:	461a      	mov	r2, r3
 8014b08:	d330      	bcc.n	8014b6c <quorem+0xfc>
 8014b0a:	f8c8 4010 	str.w	r4, [r8, #16]
 8014b0e:	4640      	mov	r0, r8
 8014b10:	f001 fd98 	bl	8016644 <__mcmp>
 8014b14:	2800      	cmp	r0, #0
 8014b16:	db25      	blt.n	8014b64 <quorem+0xf4>
 8014b18:	3501      	adds	r5, #1
 8014b1a:	4630      	mov	r0, r6
 8014b1c:	f04f 0c00 	mov.w	ip, #0
 8014b20:	f857 2b04 	ldr.w	r2, [r7], #4
 8014b24:	f8d0 e000 	ldr.w	lr, [r0]
 8014b28:	b293      	uxth	r3, r2
 8014b2a:	ebac 0303 	sub.w	r3, ip, r3
 8014b2e:	0c12      	lsrs	r2, r2, #16
 8014b30:	fa13 f38e 	uxtah	r3, r3, lr
 8014b34:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8014b38:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8014b3c:	b29b      	uxth	r3, r3
 8014b3e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8014b42:	45b9      	cmp	r9, r7
 8014b44:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8014b48:	f840 3b04 	str.w	r3, [r0], #4
 8014b4c:	d2e8      	bcs.n	8014b20 <quorem+0xb0>
 8014b4e:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8014b52:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8014b56:	b92a      	cbnz	r2, 8014b64 <quorem+0xf4>
 8014b58:	3b04      	subs	r3, #4
 8014b5a:	429e      	cmp	r6, r3
 8014b5c:	461a      	mov	r2, r3
 8014b5e:	d30b      	bcc.n	8014b78 <quorem+0x108>
 8014b60:	f8c8 4010 	str.w	r4, [r8, #16]
 8014b64:	4628      	mov	r0, r5
 8014b66:	b003      	add	sp, #12
 8014b68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014b6c:	6812      	ldr	r2, [r2, #0]
 8014b6e:	3b04      	subs	r3, #4
 8014b70:	2a00      	cmp	r2, #0
 8014b72:	d1ca      	bne.n	8014b0a <quorem+0x9a>
 8014b74:	3c01      	subs	r4, #1
 8014b76:	e7c5      	b.n	8014b04 <quorem+0x94>
 8014b78:	6812      	ldr	r2, [r2, #0]
 8014b7a:	3b04      	subs	r3, #4
 8014b7c:	2a00      	cmp	r2, #0
 8014b7e:	d1ef      	bne.n	8014b60 <quorem+0xf0>
 8014b80:	3c01      	subs	r4, #1
 8014b82:	e7ea      	b.n	8014b5a <quorem+0xea>
 8014b84:	2000      	movs	r0, #0
 8014b86:	e7ee      	b.n	8014b66 <quorem+0xf6>

08014b88 <_dtoa_r>:
 8014b88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014b8c:	ec57 6b10 	vmov	r6, r7, d0
 8014b90:	b097      	sub	sp, #92	; 0x5c
 8014b92:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8014b94:	9106      	str	r1, [sp, #24]
 8014b96:	4604      	mov	r4, r0
 8014b98:	920b      	str	r2, [sp, #44]	; 0x2c
 8014b9a:	9312      	str	r3, [sp, #72]	; 0x48
 8014b9c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8014ba0:	e9cd 6700 	strd	r6, r7, [sp]
 8014ba4:	b93d      	cbnz	r5, 8014bb6 <_dtoa_r+0x2e>
 8014ba6:	2010      	movs	r0, #16
 8014ba8:	f001 fade 	bl	8016168 <malloc>
 8014bac:	6260      	str	r0, [r4, #36]	; 0x24
 8014bae:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8014bb2:	6005      	str	r5, [r0, #0]
 8014bb4:	60c5      	str	r5, [r0, #12]
 8014bb6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8014bb8:	6819      	ldr	r1, [r3, #0]
 8014bba:	b151      	cbz	r1, 8014bd2 <_dtoa_r+0x4a>
 8014bbc:	685a      	ldr	r2, [r3, #4]
 8014bbe:	604a      	str	r2, [r1, #4]
 8014bc0:	2301      	movs	r3, #1
 8014bc2:	4093      	lsls	r3, r2
 8014bc4:	608b      	str	r3, [r1, #8]
 8014bc6:	4620      	mov	r0, r4
 8014bc8:	f001 fb1c 	bl	8016204 <_Bfree>
 8014bcc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8014bce:	2200      	movs	r2, #0
 8014bd0:	601a      	str	r2, [r3, #0]
 8014bd2:	1e3b      	subs	r3, r7, #0
 8014bd4:	bfbb      	ittet	lt
 8014bd6:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8014bda:	9301      	strlt	r3, [sp, #4]
 8014bdc:	2300      	movge	r3, #0
 8014bde:	2201      	movlt	r2, #1
 8014be0:	bfac      	ite	ge
 8014be2:	f8c8 3000 	strge.w	r3, [r8]
 8014be6:	f8c8 2000 	strlt.w	r2, [r8]
 8014bea:	4baf      	ldr	r3, [pc, #700]	; (8014ea8 <_dtoa_r+0x320>)
 8014bec:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8014bf0:	ea33 0308 	bics.w	r3, r3, r8
 8014bf4:	d114      	bne.n	8014c20 <_dtoa_r+0x98>
 8014bf6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8014bf8:	f242 730f 	movw	r3, #9999	; 0x270f
 8014bfc:	6013      	str	r3, [r2, #0]
 8014bfe:	9b00      	ldr	r3, [sp, #0]
 8014c00:	b923      	cbnz	r3, 8014c0c <_dtoa_r+0x84>
 8014c02:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8014c06:	2800      	cmp	r0, #0
 8014c08:	f000 8542 	beq.w	8015690 <_dtoa_r+0xb08>
 8014c0c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8014c0e:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8014ebc <_dtoa_r+0x334>
 8014c12:	2b00      	cmp	r3, #0
 8014c14:	f000 8544 	beq.w	80156a0 <_dtoa_r+0xb18>
 8014c18:	f10b 0303 	add.w	r3, fp, #3
 8014c1c:	f000 bd3e 	b.w	801569c <_dtoa_r+0xb14>
 8014c20:	e9dd 6700 	ldrd	r6, r7, [sp]
 8014c24:	2200      	movs	r2, #0
 8014c26:	2300      	movs	r3, #0
 8014c28:	4630      	mov	r0, r6
 8014c2a:	4639      	mov	r1, r7
 8014c2c:	f7eb ff64 	bl	8000af8 <__aeabi_dcmpeq>
 8014c30:	4681      	mov	r9, r0
 8014c32:	b168      	cbz	r0, 8014c50 <_dtoa_r+0xc8>
 8014c34:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8014c36:	2301      	movs	r3, #1
 8014c38:	6013      	str	r3, [r2, #0]
 8014c3a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8014c3c:	2b00      	cmp	r3, #0
 8014c3e:	f000 8524 	beq.w	801568a <_dtoa_r+0xb02>
 8014c42:	4b9a      	ldr	r3, [pc, #616]	; (8014eac <_dtoa_r+0x324>)
 8014c44:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8014c46:	f103 3bff 	add.w	fp, r3, #4294967295
 8014c4a:	6013      	str	r3, [r2, #0]
 8014c4c:	f000 bd28 	b.w	80156a0 <_dtoa_r+0xb18>
 8014c50:	aa14      	add	r2, sp, #80	; 0x50
 8014c52:	a915      	add	r1, sp, #84	; 0x54
 8014c54:	ec47 6b10 	vmov	d0, r6, r7
 8014c58:	4620      	mov	r0, r4
 8014c5a:	f001 fde1 	bl	8016820 <__d2b>
 8014c5e:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8014c62:	9004      	str	r0, [sp, #16]
 8014c64:	2d00      	cmp	r5, #0
 8014c66:	d07c      	beq.n	8014d62 <_dtoa_r+0x1da>
 8014c68:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8014c6c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8014c70:	46b2      	mov	sl, r6
 8014c72:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8014c76:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8014c7a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8014c7e:	2200      	movs	r2, #0
 8014c80:	4b8b      	ldr	r3, [pc, #556]	; (8014eb0 <_dtoa_r+0x328>)
 8014c82:	4650      	mov	r0, sl
 8014c84:	4659      	mov	r1, fp
 8014c86:	f7eb fb17 	bl	80002b8 <__aeabi_dsub>
 8014c8a:	a381      	add	r3, pc, #516	; (adr r3, 8014e90 <_dtoa_r+0x308>)
 8014c8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014c90:	f7eb fcca 	bl	8000628 <__aeabi_dmul>
 8014c94:	a380      	add	r3, pc, #512	; (adr r3, 8014e98 <_dtoa_r+0x310>)
 8014c96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014c9a:	f7eb fb0f 	bl	80002bc <__adddf3>
 8014c9e:	4606      	mov	r6, r0
 8014ca0:	4628      	mov	r0, r5
 8014ca2:	460f      	mov	r7, r1
 8014ca4:	f7eb fc56 	bl	8000554 <__aeabi_i2d>
 8014ca8:	a37d      	add	r3, pc, #500	; (adr r3, 8014ea0 <_dtoa_r+0x318>)
 8014caa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014cae:	f7eb fcbb 	bl	8000628 <__aeabi_dmul>
 8014cb2:	4602      	mov	r2, r0
 8014cb4:	460b      	mov	r3, r1
 8014cb6:	4630      	mov	r0, r6
 8014cb8:	4639      	mov	r1, r7
 8014cba:	f7eb faff 	bl	80002bc <__adddf3>
 8014cbe:	4606      	mov	r6, r0
 8014cc0:	460f      	mov	r7, r1
 8014cc2:	f7eb ff61 	bl	8000b88 <__aeabi_d2iz>
 8014cc6:	2200      	movs	r2, #0
 8014cc8:	4682      	mov	sl, r0
 8014cca:	2300      	movs	r3, #0
 8014ccc:	4630      	mov	r0, r6
 8014cce:	4639      	mov	r1, r7
 8014cd0:	f7eb ff1c 	bl	8000b0c <__aeabi_dcmplt>
 8014cd4:	b148      	cbz	r0, 8014cea <_dtoa_r+0x162>
 8014cd6:	4650      	mov	r0, sl
 8014cd8:	f7eb fc3c 	bl	8000554 <__aeabi_i2d>
 8014cdc:	4632      	mov	r2, r6
 8014cde:	463b      	mov	r3, r7
 8014ce0:	f7eb ff0a 	bl	8000af8 <__aeabi_dcmpeq>
 8014ce4:	b908      	cbnz	r0, 8014cea <_dtoa_r+0x162>
 8014ce6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8014cea:	f1ba 0f16 	cmp.w	sl, #22
 8014cee:	d859      	bhi.n	8014da4 <_dtoa_r+0x21c>
 8014cf0:	4970      	ldr	r1, [pc, #448]	; (8014eb4 <_dtoa_r+0x32c>)
 8014cf2:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8014cf6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014cfa:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014cfe:	f7eb ff23 	bl	8000b48 <__aeabi_dcmpgt>
 8014d02:	2800      	cmp	r0, #0
 8014d04:	d050      	beq.n	8014da8 <_dtoa_r+0x220>
 8014d06:	f10a 3aff 	add.w	sl, sl, #4294967295
 8014d0a:	2300      	movs	r3, #0
 8014d0c:	930f      	str	r3, [sp, #60]	; 0x3c
 8014d0e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8014d10:	1b5d      	subs	r5, r3, r5
 8014d12:	f1b5 0801 	subs.w	r8, r5, #1
 8014d16:	bf49      	itett	mi
 8014d18:	f1c5 0301 	rsbmi	r3, r5, #1
 8014d1c:	2300      	movpl	r3, #0
 8014d1e:	9305      	strmi	r3, [sp, #20]
 8014d20:	f04f 0800 	movmi.w	r8, #0
 8014d24:	bf58      	it	pl
 8014d26:	9305      	strpl	r3, [sp, #20]
 8014d28:	f1ba 0f00 	cmp.w	sl, #0
 8014d2c:	db3e      	blt.n	8014dac <_dtoa_r+0x224>
 8014d2e:	2300      	movs	r3, #0
 8014d30:	44d0      	add	r8, sl
 8014d32:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8014d36:	9307      	str	r3, [sp, #28]
 8014d38:	9b06      	ldr	r3, [sp, #24]
 8014d3a:	2b09      	cmp	r3, #9
 8014d3c:	f200 8090 	bhi.w	8014e60 <_dtoa_r+0x2d8>
 8014d40:	2b05      	cmp	r3, #5
 8014d42:	bfc4      	itt	gt
 8014d44:	3b04      	subgt	r3, #4
 8014d46:	9306      	strgt	r3, [sp, #24]
 8014d48:	9b06      	ldr	r3, [sp, #24]
 8014d4a:	f1a3 0302 	sub.w	r3, r3, #2
 8014d4e:	bfcc      	ite	gt
 8014d50:	2500      	movgt	r5, #0
 8014d52:	2501      	movle	r5, #1
 8014d54:	2b03      	cmp	r3, #3
 8014d56:	f200 808f 	bhi.w	8014e78 <_dtoa_r+0x2f0>
 8014d5a:	e8df f003 	tbb	[pc, r3]
 8014d5e:	7f7d      	.short	0x7f7d
 8014d60:	7131      	.short	0x7131
 8014d62:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8014d66:	441d      	add	r5, r3
 8014d68:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8014d6c:	2820      	cmp	r0, #32
 8014d6e:	dd13      	ble.n	8014d98 <_dtoa_r+0x210>
 8014d70:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8014d74:	9b00      	ldr	r3, [sp, #0]
 8014d76:	fa08 f800 	lsl.w	r8, r8, r0
 8014d7a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8014d7e:	fa23 f000 	lsr.w	r0, r3, r0
 8014d82:	ea48 0000 	orr.w	r0, r8, r0
 8014d86:	f7eb fbd5 	bl	8000534 <__aeabi_ui2d>
 8014d8a:	2301      	movs	r3, #1
 8014d8c:	4682      	mov	sl, r0
 8014d8e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8014d92:	3d01      	subs	r5, #1
 8014d94:	9313      	str	r3, [sp, #76]	; 0x4c
 8014d96:	e772      	b.n	8014c7e <_dtoa_r+0xf6>
 8014d98:	9b00      	ldr	r3, [sp, #0]
 8014d9a:	f1c0 0020 	rsb	r0, r0, #32
 8014d9e:	fa03 f000 	lsl.w	r0, r3, r0
 8014da2:	e7f0      	b.n	8014d86 <_dtoa_r+0x1fe>
 8014da4:	2301      	movs	r3, #1
 8014da6:	e7b1      	b.n	8014d0c <_dtoa_r+0x184>
 8014da8:	900f      	str	r0, [sp, #60]	; 0x3c
 8014daa:	e7b0      	b.n	8014d0e <_dtoa_r+0x186>
 8014dac:	9b05      	ldr	r3, [sp, #20]
 8014dae:	eba3 030a 	sub.w	r3, r3, sl
 8014db2:	9305      	str	r3, [sp, #20]
 8014db4:	f1ca 0300 	rsb	r3, sl, #0
 8014db8:	9307      	str	r3, [sp, #28]
 8014dba:	2300      	movs	r3, #0
 8014dbc:	930e      	str	r3, [sp, #56]	; 0x38
 8014dbe:	e7bb      	b.n	8014d38 <_dtoa_r+0x1b0>
 8014dc0:	2301      	movs	r3, #1
 8014dc2:	930a      	str	r3, [sp, #40]	; 0x28
 8014dc4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014dc6:	2b00      	cmp	r3, #0
 8014dc8:	dd59      	ble.n	8014e7e <_dtoa_r+0x2f6>
 8014dca:	9302      	str	r3, [sp, #8]
 8014dcc:	4699      	mov	r9, r3
 8014dce:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8014dd0:	2200      	movs	r2, #0
 8014dd2:	6072      	str	r2, [r6, #4]
 8014dd4:	2204      	movs	r2, #4
 8014dd6:	f102 0014 	add.w	r0, r2, #20
 8014dda:	4298      	cmp	r0, r3
 8014ddc:	6871      	ldr	r1, [r6, #4]
 8014dde:	d953      	bls.n	8014e88 <_dtoa_r+0x300>
 8014de0:	4620      	mov	r0, r4
 8014de2:	f001 f9db 	bl	801619c <_Balloc>
 8014de6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8014de8:	6030      	str	r0, [r6, #0]
 8014dea:	f1b9 0f0e 	cmp.w	r9, #14
 8014dee:	f8d3 b000 	ldr.w	fp, [r3]
 8014df2:	f200 80e6 	bhi.w	8014fc2 <_dtoa_r+0x43a>
 8014df6:	2d00      	cmp	r5, #0
 8014df8:	f000 80e3 	beq.w	8014fc2 <_dtoa_r+0x43a>
 8014dfc:	ed9d 7b00 	vldr	d7, [sp]
 8014e00:	f1ba 0f00 	cmp.w	sl, #0
 8014e04:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8014e08:	dd74      	ble.n	8014ef4 <_dtoa_r+0x36c>
 8014e0a:	4a2a      	ldr	r2, [pc, #168]	; (8014eb4 <_dtoa_r+0x32c>)
 8014e0c:	f00a 030f 	and.w	r3, sl, #15
 8014e10:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8014e14:	ed93 7b00 	vldr	d7, [r3]
 8014e18:	ea4f 162a 	mov.w	r6, sl, asr #4
 8014e1c:	06f0      	lsls	r0, r6, #27
 8014e1e:	ed8d 7b08 	vstr	d7, [sp, #32]
 8014e22:	d565      	bpl.n	8014ef0 <_dtoa_r+0x368>
 8014e24:	4b24      	ldr	r3, [pc, #144]	; (8014eb8 <_dtoa_r+0x330>)
 8014e26:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8014e2a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8014e2e:	f7eb fd25 	bl	800087c <__aeabi_ddiv>
 8014e32:	e9cd 0100 	strd	r0, r1, [sp]
 8014e36:	f006 060f 	and.w	r6, r6, #15
 8014e3a:	2503      	movs	r5, #3
 8014e3c:	4f1e      	ldr	r7, [pc, #120]	; (8014eb8 <_dtoa_r+0x330>)
 8014e3e:	e04c      	b.n	8014eda <_dtoa_r+0x352>
 8014e40:	2301      	movs	r3, #1
 8014e42:	930a      	str	r3, [sp, #40]	; 0x28
 8014e44:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014e46:	4453      	add	r3, sl
 8014e48:	f103 0901 	add.w	r9, r3, #1
 8014e4c:	9302      	str	r3, [sp, #8]
 8014e4e:	464b      	mov	r3, r9
 8014e50:	2b01      	cmp	r3, #1
 8014e52:	bfb8      	it	lt
 8014e54:	2301      	movlt	r3, #1
 8014e56:	e7ba      	b.n	8014dce <_dtoa_r+0x246>
 8014e58:	2300      	movs	r3, #0
 8014e5a:	e7b2      	b.n	8014dc2 <_dtoa_r+0x23a>
 8014e5c:	2300      	movs	r3, #0
 8014e5e:	e7f0      	b.n	8014e42 <_dtoa_r+0x2ba>
 8014e60:	2501      	movs	r5, #1
 8014e62:	2300      	movs	r3, #0
 8014e64:	9306      	str	r3, [sp, #24]
 8014e66:	950a      	str	r5, [sp, #40]	; 0x28
 8014e68:	f04f 33ff 	mov.w	r3, #4294967295
 8014e6c:	9302      	str	r3, [sp, #8]
 8014e6e:	4699      	mov	r9, r3
 8014e70:	2200      	movs	r2, #0
 8014e72:	2312      	movs	r3, #18
 8014e74:	920b      	str	r2, [sp, #44]	; 0x2c
 8014e76:	e7aa      	b.n	8014dce <_dtoa_r+0x246>
 8014e78:	2301      	movs	r3, #1
 8014e7a:	930a      	str	r3, [sp, #40]	; 0x28
 8014e7c:	e7f4      	b.n	8014e68 <_dtoa_r+0x2e0>
 8014e7e:	2301      	movs	r3, #1
 8014e80:	9302      	str	r3, [sp, #8]
 8014e82:	4699      	mov	r9, r3
 8014e84:	461a      	mov	r2, r3
 8014e86:	e7f5      	b.n	8014e74 <_dtoa_r+0x2ec>
 8014e88:	3101      	adds	r1, #1
 8014e8a:	6071      	str	r1, [r6, #4]
 8014e8c:	0052      	lsls	r2, r2, #1
 8014e8e:	e7a2      	b.n	8014dd6 <_dtoa_r+0x24e>
 8014e90:	636f4361 	.word	0x636f4361
 8014e94:	3fd287a7 	.word	0x3fd287a7
 8014e98:	8b60c8b3 	.word	0x8b60c8b3
 8014e9c:	3fc68a28 	.word	0x3fc68a28
 8014ea0:	509f79fb 	.word	0x509f79fb
 8014ea4:	3fd34413 	.word	0x3fd34413
 8014ea8:	7ff00000 	.word	0x7ff00000
 8014eac:	08018414 	.word	0x08018414
 8014eb0:	3ff80000 	.word	0x3ff80000
 8014eb4:	08018318 	.word	0x08018318
 8014eb8:	080182f0 	.word	0x080182f0
 8014ebc:	08018279 	.word	0x08018279
 8014ec0:	07f1      	lsls	r1, r6, #31
 8014ec2:	d508      	bpl.n	8014ed6 <_dtoa_r+0x34e>
 8014ec4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8014ec8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8014ecc:	f7eb fbac 	bl	8000628 <__aeabi_dmul>
 8014ed0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8014ed4:	3501      	adds	r5, #1
 8014ed6:	1076      	asrs	r6, r6, #1
 8014ed8:	3708      	adds	r7, #8
 8014eda:	2e00      	cmp	r6, #0
 8014edc:	d1f0      	bne.n	8014ec0 <_dtoa_r+0x338>
 8014ede:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8014ee2:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014ee6:	f7eb fcc9 	bl	800087c <__aeabi_ddiv>
 8014eea:	e9cd 0100 	strd	r0, r1, [sp]
 8014eee:	e01a      	b.n	8014f26 <_dtoa_r+0x39e>
 8014ef0:	2502      	movs	r5, #2
 8014ef2:	e7a3      	b.n	8014e3c <_dtoa_r+0x2b4>
 8014ef4:	f000 80a0 	beq.w	8015038 <_dtoa_r+0x4b0>
 8014ef8:	f1ca 0600 	rsb	r6, sl, #0
 8014efc:	4b9f      	ldr	r3, [pc, #636]	; (801517c <_dtoa_r+0x5f4>)
 8014efe:	4fa0      	ldr	r7, [pc, #640]	; (8015180 <_dtoa_r+0x5f8>)
 8014f00:	f006 020f 	and.w	r2, r6, #15
 8014f04:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8014f08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014f0c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8014f10:	f7eb fb8a 	bl	8000628 <__aeabi_dmul>
 8014f14:	e9cd 0100 	strd	r0, r1, [sp]
 8014f18:	1136      	asrs	r6, r6, #4
 8014f1a:	2300      	movs	r3, #0
 8014f1c:	2502      	movs	r5, #2
 8014f1e:	2e00      	cmp	r6, #0
 8014f20:	d17f      	bne.n	8015022 <_dtoa_r+0x49a>
 8014f22:	2b00      	cmp	r3, #0
 8014f24:	d1e1      	bne.n	8014eea <_dtoa_r+0x362>
 8014f26:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8014f28:	2b00      	cmp	r3, #0
 8014f2a:	f000 8087 	beq.w	801503c <_dtoa_r+0x4b4>
 8014f2e:	e9dd 6700 	ldrd	r6, r7, [sp]
 8014f32:	2200      	movs	r2, #0
 8014f34:	4b93      	ldr	r3, [pc, #588]	; (8015184 <_dtoa_r+0x5fc>)
 8014f36:	4630      	mov	r0, r6
 8014f38:	4639      	mov	r1, r7
 8014f3a:	f7eb fde7 	bl	8000b0c <__aeabi_dcmplt>
 8014f3e:	2800      	cmp	r0, #0
 8014f40:	d07c      	beq.n	801503c <_dtoa_r+0x4b4>
 8014f42:	f1b9 0f00 	cmp.w	r9, #0
 8014f46:	d079      	beq.n	801503c <_dtoa_r+0x4b4>
 8014f48:	9b02      	ldr	r3, [sp, #8]
 8014f4a:	2b00      	cmp	r3, #0
 8014f4c:	dd35      	ble.n	8014fba <_dtoa_r+0x432>
 8014f4e:	f10a 33ff 	add.w	r3, sl, #4294967295
 8014f52:	9308      	str	r3, [sp, #32]
 8014f54:	4639      	mov	r1, r7
 8014f56:	2200      	movs	r2, #0
 8014f58:	4b8b      	ldr	r3, [pc, #556]	; (8015188 <_dtoa_r+0x600>)
 8014f5a:	4630      	mov	r0, r6
 8014f5c:	f7eb fb64 	bl	8000628 <__aeabi_dmul>
 8014f60:	e9cd 0100 	strd	r0, r1, [sp]
 8014f64:	9f02      	ldr	r7, [sp, #8]
 8014f66:	3501      	adds	r5, #1
 8014f68:	4628      	mov	r0, r5
 8014f6a:	f7eb faf3 	bl	8000554 <__aeabi_i2d>
 8014f6e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014f72:	f7eb fb59 	bl	8000628 <__aeabi_dmul>
 8014f76:	2200      	movs	r2, #0
 8014f78:	4b84      	ldr	r3, [pc, #528]	; (801518c <_dtoa_r+0x604>)
 8014f7a:	f7eb f99f 	bl	80002bc <__adddf3>
 8014f7e:	4605      	mov	r5, r0
 8014f80:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8014f84:	2f00      	cmp	r7, #0
 8014f86:	d15d      	bne.n	8015044 <_dtoa_r+0x4bc>
 8014f88:	2200      	movs	r2, #0
 8014f8a:	4b81      	ldr	r3, [pc, #516]	; (8015190 <_dtoa_r+0x608>)
 8014f8c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014f90:	f7eb f992 	bl	80002b8 <__aeabi_dsub>
 8014f94:	462a      	mov	r2, r5
 8014f96:	4633      	mov	r3, r6
 8014f98:	e9cd 0100 	strd	r0, r1, [sp]
 8014f9c:	f7eb fdd4 	bl	8000b48 <__aeabi_dcmpgt>
 8014fa0:	2800      	cmp	r0, #0
 8014fa2:	f040 8288 	bne.w	80154b6 <_dtoa_r+0x92e>
 8014fa6:	462a      	mov	r2, r5
 8014fa8:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8014fac:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014fb0:	f7eb fdac 	bl	8000b0c <__aeabi_dcmplt>
 8014fb4:	2800      	cmp	r0, #0
 8014fb6:	f040 827c 	bne.w	80154b2 <_dtoa_r+0x92a>
 8014fba:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8014fbe:	e9cd 2300 	strd	r2, r3, [sp]
 8014fc2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8014fc4:	2b00      	cmp	r3, #0
 8014fc6:	f2c0 8150 	blt.w	801526a <_dtoa_r+0x6e2>
 8014fca:	f1ba 0f0e 	cmp.w	sl, #14
 8014fce:	f300 814c 	bgt.w	801526a <_dtoa_r+0x6e2>
 8014fd2:	4b6a      	ldr	r3, [pc, #424]	; (801517c <_dtoa_r+0x5f4>)
 8014fd4:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8014fd8:	ed93 7b00 	vldr	d7, [r3]
 8014fdc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014fde:	2b00      	cmp	r3, #0
 8014fe0:	ed8d 7b02 	vstr	d7, [sp, #8]
 8014fe4:	f280 80d8 	bge.w	8015198 <_dtoa_r+0x610>
 8014fe8:	f1b9 0f00 	cmp.w	r9, #0
 8014fec:	f300 80d4 	bgt.w	8015198 <_dtoa_r+0x610>
 8014ff0:	f040 825e 	bne.w	80154b0 <_dtoa_r+0x928>
 8014ff4:	2200      	movs	r2, #0
 8014ff6:	4b66      	ldr	r3, [pc, #408]	; (8015190 <_dtoa_r+0x608>)
 8014ff8:	ec51 0b17 	vmov	r0, r1, d7
 8014ffc:	f7eb fb14 	bl	8000628 <__aeabi_dmul>
 8015000:	e9dd 2300 	ldrd	r2, r3, [sp]
 8015004:	f7eb fd96 	bl	8000b34 <__aeabi_dcmpge>
 8015008:	464f      	mov	r7, r9
 801500a:	464e      	mov	r6, r9
 801500c:	2800      	cmp	r0, #0
 801500e:	f040 8234 	bne.w	801547a <_dtoa_r+0x8f2>
 8015012:	2331      	movs	r3, #49	; 0x31
 8015014:	f10b 0501 	add.w	r5, fp, #1
 8015018:	f88b 3000 	strb.w	r3, [fp]
 801501c:	f10a 0a01 	add.w	sl, sl, #1
 8015020:	e22f      	b.n	8015482 <_dtoa_r+0x8fa>
 8015022:	07f2      	lsls	r2, r6, #31
 8015024:	d505      	bpl.n	8015032 <_dtoa_r+0x4aa>
 8015026:	e9d7 2300 	ldrd	r2, r3, [r7]
 801502a:	f7eb fafd 	bl	8000628 <__aeabi_dmul>
 801502e:	3501      	adds	r5, #1
 8015030:	2301      	movs	r3, #1
 8015032:	1076      	asrs	r6, r6, #1
 8015034:	3708      	adds	r7, #8
 8015036:	e772      	b.n	8014f1e <_dtoa_r+0x396>
 8015038:	2502      	movs	r5, #2
 801503a:	e774      	b.n	8014f26 <_dtoa_r+0x39e>
 801503c:	f8cd a020 	str.w	sl, [sp, #32]
 8015040:	464f      	mov	r7, r9
 8015042:	e791      	b.n	8014f68 <_dtoa_r+0x3e0>
 8015044:	4b4d      	ldr	r3, [pc, #308]	; (801517c <_dtoa_r+0x5f4>)
 8015046:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801504a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 801504e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015050:	2b00      	cmp	r3, #0
 8015052:	d047      	beq.n	80150e4 <_dtoa_r+0x55c>
 8015054:	4602      	mov	r2, r0
 8015056:	460b      	mov	r3, r1
 8015058:	2000      	movs	r0, #0
 801505a:	494e      	ldr	r1, [pc, #312]	; (8015194 <_dtoa_r+0x60c>)
 801505c:	f7eb fc0e 	bl	800087c <__aeabi_ddiv>
 8015060:	462a      	mov	r2, r5
 8015062:	4633      	mov	r3, r6
 8015064:	f7eb f928 	bl	80002b8 <__aeabi_dsub>
 8015068:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 801506c:	465d      	mov	r5, fp
 801506e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015072:	f7eb fd89 	bl	8000b88 <__aeabi_d2iz>
 8015076:	4606      	mov	r6, r0
 8015078:	f7eb fa6c 	bl	8000554 <__aeabi_i2d>
 801507c:	4602      	mov	r2, r0
 801507e:	460b      	mov	r3, r1
 8015080:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015084:	f7eb f918 	bl	80002b8 <__aeabi_dsub>
 8015088:	3630      	adds	r6, #48	; 0x30
 801508a:	f805 6b01 	strb.w	r6, [r5], #1
 801508e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8015092:	e9cd 0100 	strd	r0, r1, [sp]
 8015096:	f7eb fd39 	bl	8000b0c <__aeabi_dcmplt>
 801509a:	2800      	cmp	r0, #0
 801509c:	d163      	bne.n	8015166 <_dtoa_r+0x5de>
 801509e:	e9dd 2300 	ldrd	r2, r3, [sp]
 80150a2:	2000      	movs	r0, #0
 80150a4:	4937      	ldr	r1, [pc, #220]	; (8015184 <_dtoa_r+0x5fc>)
 80150a6:	f7eb f907 	bl	80002b8 <__aeabi_dsub>
 80150aa:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80150ae:	f7eb fd2d 	bl	8000b0c <__aeabi_dcmplt>
 80150b2:	2800      	cmp	r0, #0
 80150b4:	f040 80b7 	bne.w	8015226 <_dtoa_r+0x69e>
 80150b8:	eba5 030b 	sub.w	r3, r5, fp
 80150bc:	429f      	cmp	r7, r3
 80150be:	f77f af7c 	ble.w	8014fba <_dtoa_r+0x432>
 80150c2:	2200      	movs	r2, #0
 80150c4:	4b30      	ldr	r3, [pc, #192]	; (8015188 <_dtoa_r+0x600>)
 80150c6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80150ca:	f7eb faad 	bl	8000628 <__aeabi_dmul>
 80150ce:	2200      	movs	r2, #0
 80150d0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80150d4:	4b2c      	ldr	r3, [pc, #176]	; (8015188 <_dtoa_r+0x600>)
 80150d6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80150da:	f7eb faa5 	bl	8000628 <__aeabi_dmul>
 80150de:	e9cd 0100 	strd	r0, r1, [sp]
 80150e2:	e7c4      	b.n	801506e <_dtoa_r+0x4e6>
 80150e4:	462a      	mov	r2, r5
 80150e6:	4633      	mov	r3, r6
 80150e8:	f7eb fa9e 	bl	8000628 <__aeabi_dmul>
 80150ec:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80150f0:	eb0b 0507 	add.w	r5, fp, r7
 80150f4:	465e      	mov	r6, fp
 80150f6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80150fa:	f7eb fd45 	bl	8000b88 <__aeabi_d2iz>
 80150fe:	4607      	mov	r7, r0
 8015100:	f7eb fa28 	bl	8000554 <__aeabi_i2d>
 8015104:	3730      	adds	r7, #48	; 0x30
 8015106:	4602      	mov	r2, r0
 8015108:	460b      	mov	r3, r1
 801510a:	e9dd 0100 	ldrd	r0, r1, [sp]
 801510e:	f7eb f8d3 	bl	80002b8 <__aeabi_dsub>
 8015112:	f806 7b01 	strb.w	r7, [r6], #1
 8015116:	42ae      	cmp	r6, r5
 8015118:	e9cd 0100 	strd	r0, r1, [sp]
 801511c:	f04f 0200 	mov.w	r2, #0
 8015120:	d126      	bne.n	8015170 <_dtoa_r+0x5e8>
 8015122:	4b1c      	ldr	r3, [pc, #112]	; (8015194 <_dtoa_r+0x60c>)
 8015124:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8015128:	f7eb f8c8 	bl	80002bc <__adddf3>
 801512c:	4602      	mov	r2, r0
 801512e:	460b      	mov	r3, r1
 8015130:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015134:	f7eb fd08 	bl	8000b48 <__aeabi_dcmpgt>
 8015138:	2800      	cmp	r0, #0
 801513a:	d174      	bne.n	8015226 <_dtoa_r+0x69e>
 801513c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8015140:	2000      	movs	r0, #0
 8015142:	4914      	ldr	r1, [pc, #80]	; (8015194 <_dtoa_r+0x60c>)
 8015144:	f7eb f8b8 	bl	80002b8 <__aeabi_dsub>
 8015148:	4602      	mov	r2, r0
 801514a:	460b      	mov	r3, r1
 801514c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015150:	f7eb fcdc 	bl	8000b0c <__aeabi_dcmplt>
 8015154:	2800      	cmp	r0, #0
 8015156:	f43f af30 	beq.w	8014fba <_dtoa_r+0x432>
 801515a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 801515e:	2b30      	cmp	r3, #48	; 0x30
 8015160:	f105 32ff 	add.w	r2, r5, #4294967295
 8015164:	d002      	beq.n	801516c <_dtoa_r+0x5e4>
 8015166:	f8dd a020 	ldr.w	sl, [sp, #32]
 801516a:	e04a      	b.n	8015202 <_dtoa_r+0x67a>
 801516c:	4615      	mov	r5, r2
 801516e:	e7f4      	b.n	801515a <_dtoa_r+0x5d2>
 8015170:	4b05      	ldr	r3, [pc, #20]	; (8015188 <_dtoa_r+0x600>)
 8015172:	f7eb fa59 	bl	8000628 <__aeabi_dmul>
 8015176:	e9cd 0100 	strd	r0, r1, [sp]
 801517a:	e7bc      	b.n	80150f6 <_dtoa_r+0x56e>
 801517c:	08018318 	.word	0x08018318
 8015180:	080182f0 	.word	0x080182f0
 8015184:	3ff00000 	.word	0x3ff00000
 8015188:	40240000 	.word	0x40240000
 801518c:	401c0000 	.word	0x401c0000
 8015190:	40140000 	.word	0x40140000
 8015194:	3fe00000 	.word	0x3fe00000
 8015198:	e9dd 6700 	ldrd	r6, r7, [sp]
 801519c:	465d      	mov	r5, fp
 801519e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80151a2:	4630      	mov	r0, r6
 80151a4:	4639      	mov	r1, r7
 80151a6:	f7eb fb69 	bl	800087c <__aeabi_ddiv>
 80151aa:	f7eb fced 	bl	8000b88 <__aeabi_d2iz>
 80151ae:	4680      	mov	r8, r0
 80151b0:	f7eb f9d0 	bl	8000554 <__aeabi_i2d>
 80151b4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80151b8:	f7eb fa36 	bl	8000628 <__aeabi_dmul>
 80151bc:	4602      	mov	r2, r0
 80151be:	460b      	mov	r3, r1
 80151c0:	4630      	mov	r0, r6
 80151c2:	4639      	mov	r1, r7
 80151c4:	f108 0630 	add.w	r6, r8, #48	; 0x30
 80151c8:	f7eb f876 	bl	80002b8 <__aeabi_dsub>
 80151cc:	f805 6b01 	strb.w	r6, [r5], #1
 80151d0:	eba5 060b 	sub.w	r6, r5, fp
 80151d4:	45b1      	cmp	r9, r6
 80151d6:	4602      	mov	r2, r0
 80151d8:	460b      	mov	r3, r1
 80151da:	d139      	bne.n	8015250 <_dtoa_r+0x6c8>
 80151dc:	f7eb f86e 	bl	80002bc <__adddf3>
 80151e0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80151e4:	4606      	mov	r6, r0
 80151e6:	460f      	mov	r7, r1
 80151e8:	f7eb fcae 	bl	8000b48 <__aeabi_dcmpgt>
 80151ec:	b9c8      	cbnz	r0, 8015222 <_dtoa_r+0x69a>
 80151ee:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80151f2:	4630      	mov	r0, r6
 80151f4:	4639      	mov	r1, r7
 80151f6:	f7eb fc7f 	bl	8000af8 <__aeabi_dcmpeq>
 80151fa:	b110      	cbz	r0, 8015202 <_dtoa_r+0x67a>
 80151fc:	f018 0f01 	tst.w	r8, #1
 8015200:	d10f      	bne.n	8015222 <_dtoa_r+0x69a>
 8015202:	9904      	ldr	r1, [sp, #16]
 8015204:	4620      	mov	r0, r4
 8015206:	f000 fffd 	bl	8016204 <_Bfree>
 801520a:	2300      	movs	r3, #0
 801520c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801520e:	702b      	strb	r3, [r5, #0]
 8015210:	f10a 0301 	add.w	r3, sl, #1
 8015214:	6013      	str	r3, [r2, #0]
 8015216:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8015218:	2b00      	cmp	r3, #0
 801521a:	f000 8241 	beq.w	80156a0 <_dtoa_r+0xb18>
 801521e:	601d      	str	r5, [r3, #0]
 8015220:	e23e      	b.n	80156a0 <_dtoa_r+0xb18>
 8015222:	f8cd a020 	str.w	sl, [sp, #32]
 8015226:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 801522a:	2a39      	cmp	r2, #57	; 0x39
 801522c:	f105 33ff 	add.w	r3, r5, #4294967295
 8015230:	d108      	bne.n	8015244 <_dtoa_r+0x6bc>
 8015232:	459b      	cmp	fp, r3
 8015234:	d10a      	bne.n	801524c <_dtoa_r+0x6c4>
 8015236:	9b08      	ldr	r3, [sp, #32]
 8015238:	3301      	adds	r3, #1
 801523a:	9308      	str	r3, [sp, #32]
 801523c:	2330      	movs	r3, #48	; 0x30
 801523e:	f88b 3000 	strb.w	r3, [fp]
 8015242:	465b      	mov	r3, fp
 8015244:	781a      	ldrb	r2, [r3, #0]
 8015246:	3201      	adds	r2, #1
 8015248:	701a      	strb	r2, [r3, #0]
 801524a:	e78c      	b.n	8015166 <_dtoa_r+0x5de>
 801524c:	461d      	mov	r5, r3
 801524e:	e7ea      	b.n	8015226 <_dtoa_r+0x69e>
 8015250:	2200      	movs	r2, #0
 8015252:	4b9b      	ldr	r3, [pc, #620]	; (80154c0 <_dtoa_r+0x938>)
 8015254:	f7eb f9e8 	bl	8000628 <__aeabi_dmul>
 8015258:	2200      	movs	r2, #0
 801525a:	2300      	movs	r3, #0
 801525c:	4606      	mov	r6, r0
 801525e:	460f      	mov	r7, r1
 8015260:	f7eb fc4a 	bl	8000af8 <__aeabi_dcmpeq>
 8015264:	2800      	cmp	r0, #0
 8015266:	d09a      	beq.n	801519e <_dtoa_r+0x616>
 8015268:	e7cb      	b.n	8015202 <_dtoa_r+0x67a>
 801526a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801526c:	2a00      	cmp	r2, #0
 801526e:	f000 808b 	beq.w	8015388 <_dtoa_r+0x800>
 8015272:	9a06      	ldr	r2, [sp, #24]
 8015274:	2a01      	cmp	r2, #1
 8015276:	dc6e      	bgt.n	8015356 <_dtoa_r+0x7ce>
 8015278:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 801527a:	2a00      	cmp	r2, #0
 801527c:	d067      	beq.n	801534e <_dtoa_r+0x7c6>
 801527e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8015282:	9f07      	ldr	r7, [sp, #28]
 8015284:	9d05      	ldr	r5, [sp, #20]
 8015286:	9a05      	ldr	r2, [sp, #20]
 8015288:	2101      	movs	r1, #1
 801528a:	441a      	add	r2, r3
 801528c:	4620      	mov	r0, r4
 801528e:	9205      	str	r2, [sp, #20]
 8015290:	4498      	add	r8, r3
 8015292:	f001 f895 	bl	80163c0 <__i2b>
 8015296:	4606      	mov	r6, r0
 8015298:	2d00      	cmp	r5, #0
 801529a:	dd0c      	ble.n	80152b6 <_dtoa_r+0x72e>
 801529c:	f1b8 0f00 	cmp.w	r8, #0
 80152a0:	dd09      	ble.n	80152b6 <_dtoa_r+0x72e>
 80152a2:	4545      	cmp	r5, r8
 80152a4:	9a05      	ldr	r2, [sp, #20]
 80152a6:	462b      	mov	r3, r5
 80152a8:	bfa8      	it	ge
 80152aa:	4643      	movge	r3, r8
 80152ac:	1ad2      	subs	r2, r2, r3
 80152ae:	9205      	str	r2, [sp, #20]
 80152b0:	1aed      	subs	r5, r5, r3
 80152b2:	eba8 0803 	sub.w	r8, r8, r3
 80152b6:	9b07      	ldr	r3, [sp, #28]
 80152b8:	b1eb      	cbz	r3, 80152f6 <_dtoa_r+0x76e>
 80152ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80152bc:	2b00      	cmp	r3, #0
 80152be:	d067      	beq.n	8015390 <_dtoa_r+0x808>
 80152c0:	b18f      	cbz	r7, 80152e6 <_dtoa_r+0x75e>
 80152c2:	4631      	mov	r1, r6
 80152c4:	463a      	mov	r2, r7
 80152c6:	4620      	mov	r0, r4
 80152c8:	f001 f91a 	bl	8016500 <__pow5mult>
 80152cc:	9a04      	ldr	r2, [sp, #16]
 80152ce:	4601      	mov	r1, r0
 80152d0:	4606      	mov	r6, r0
 80152d2:	4620      	mov	r0, r4
 80152d4:	f001 f87d 	bl	80163d2 <__multiply>
 80152d8:	9904      	ldr	r1, [sp, #16]
 80152da:	9008      	str	r0, [sp, #32]
 80152dc:	4620      	mov	r0, r4
 80152de:	f000 ff91 	bl	8016204 <_Bfree>
 80152e2:	9b08      	ldr	r3, [sp, #32]
 80152e4:	9304      	str	r3, [sp, #16]
 80152e6:	9b07      	ldr	r3, [sp, #28]
 80152e8:	1bda      	subs	r2, r3, r7
 80152ea:	d004      	beq.n	80152f6 <_dtoa_r+0x76e>
 80152ec:	9904      	ldr	r1, [sp, #16]
 80152ee:	4620      	mov	r0, r4
 80152f0:	f001 f906 	bl	8016500 <__pow5mult>
 80152f4:	9004      	str	r0, [sp, #16]
 80152f6:	2101      	movs	r1, #1
 80152f8:	4620      	mov	r0, r4
 80152fa:	f001 f861 	bl	80163c0 <__i2b>
 80152fe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8015300:	4607      	mov	r7, r0
 8015302:	2b00      	cmp	r3, #0
 8015304:	f000 81d0 	beq.w	80156a8 <_dtoa_r+0xb20>
 8015308:	461a      	mov	r2, r3
 801530a:	4601      	mov	r1, r0
 801530c:	4620      	mov	r0, r4
 801530e:	f001 f8f7 	bl	8016500 <__pow5mult>
 8015312:	9b06      	ldr	r3, [sp, #24]
 8015314:	2b01      	cmp	r3, #1
 8015316:	4607      	mov	r7, r0
 8015318:	dc40      	bgt.n	801539c <_dtoa_r+0x814>
 801531a:	9b00      	ldr	r3, [sp, #0]
 801531c:	2b00      	cmp	r3, #0
 801531e:	d139      	bne.n	8015394 <_dtoa_r+0x80c>
 8015320:	9b01      	ldr	r3, [sp, #4]
 8015322:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8015326:	2b00      	cmp	r3, #0
 8015328:	d136      	bne.n	8015398 <_dtoa_r+0x810>
 801532a:	9b01      	ldr	r3, [sp, #4]
 801532c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8015330:	0d1b      	lsrs	r3, r3, #20
 8015332:	051b      	lsls	r3, r3, #20
 8015334:	b12b      	cbz	r3, 8015342 <_dtoa_r+0x7ba>
 8015336:	9b05      	ldr	r3, [sp, #20]
 8015338:	3301      	adds	r3, #1
 801533a:	9305      	str	r3, [sp, #20]
 801533c:	f108 0801 	add.w	r8, r8, #1
 8015340:	2301      	movs	r3, #1
 8015342:	9307      	str	r3, [sp, #28]
 8015344:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8015346:	2b00      	cmp	r3, #0
 8015348:	d12a      	bne.n	80153a0 <_dtoa_r+0x818>
 801534a:	2001      	movs	r0, #1
 801534c:	e030      	b.n	80153b0 <_dtoa_r+0x828>
 801534e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8015350:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8015354:	e795      	b.n	8015282 <_dtoa_r+0x6fa>
 8015356:	9b07      	ldr	r3, [sp, #28]
 8015358:	f109 37ff 	add.w	r7, r9, #4294967295
 801535c:	42bb      	cmp	r3, r7
 801535e:	bfbf      	itttt	lt
 8015360:	9b07      	ldrlt	r3, [sp, #28]
 8015362:	9707      	strlt	r7, [sp, #28]
 8015364:	1afa      	sublt	r2, r7, r3
 8015366:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8015368:	bfbb      	ittet	lt
 801536a:	189b      	addlt	r3, r3, r2
 801536c:	930e      	strlt	r3, [sp, #56]	; 0x38
 801536e:	1bdf      	subge	r7, r3, r7
 8015370:	2700      	movlt	r7, #0
 8015372:	f1b9 0f00 	cmp.w	r9, #0
 8015376:	bfb5      	itete	lt
 8015378:	9b05      	ldrlt	r3, [sp, #20]
 801537a:	9d05      	ldrge	r5, [sp, #20]
 801537c:	eba3 0509 	sublt.w	r5, r3, r9
 8015380:	464b      	movge	r3, r9
 8015382:	bfb8      	it	lt
 8015384:	2300      	movlt	r3, #0
 8015386:	e77e      	b.n	8015286 <_dtoa_r+0x6fe>
 8015388:	9f07      	ldr	r7, [sp, #28]
 801538a:	9d05      	ldr	r5, [sp, #20]
 801538c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 801538e:	e783      	b.n	8015298 <_dtoa_r+0x710>
 8015390:	9a07      	ldr	r2, [sp, #28]
 8015392:	e7ab      	b.n	80152ec <_dtoa_r+0x764>
 8015394:	2300      	movs	r3, #0
 8015396:	e7d4      	b.n	8015342 <_dtoa_r+0x7ba>
 8015398:	9b00      	ldr	r3, [sp, #0]
 801539a:	e7d2      	b.n	8015342 <_dtoa_r+0x7ba>
 801539c:	2300      	movs	r3, #0
 801539e:	9307      	str	r3, [sp, #28]
 80153a0:	693b      	ldr	r3, [r7, #16]
 80153a2:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 80153a6:	6918      	ldr	r0, [r3, #16]
 80153a8:	f000 ffbc 	bl	8016324 <__hi0bits>
 80153ac:	f1c0 0020 	rsb	r0, r0, #32
 80153b0:	4440      	add	r0, r8
 80153b2:	f010 001f 	ands.w	r0, r0, #31
 80153b6:	d047      	beq.n	8015448 <_dtoa_r+0x8c0>
 80153b8:	f1c0 0320 	rsb	r3, r0, #32
 80153bc:	2b04      	cmp	r3, #4
 80153be:	dd3b      	ble.n	8015438 <_dtoa_r+0x8b0>
 80153c0:	9b05      	ldr	r3, [sp, #20]
 80153c2:	f1c0 001c 	rsb	r0, r0, #28
 80153c6:	4403      	add	r3, r0
 80153c8:	9305      	str	r3, [sp, #20]
 80153ca:	4405      	add	r5, r0
 80153cc:	4480      	add	r8, r0
 80153ce:	9b05      	ldr	r3, [sp, #20]
 80153d0:	2b00      	cmp	r3, #0
 80153d2:	dd05      	ble.n	80153e0 <_dtoa_r+0x858>
 80153d4:	461a      	mov	r2, r3
 80153d6:	9904      	ldr	r1, [sp, #16]
 80153d8:	4620      	mov	r0, r4
 80153da:	f001 f8df 	bl	801659c <__lshift>
 80153de:	9004      	str	r0, [sp, #16]
 80153e0:	f1b8 0f00 	cmp.w	r8, #0
 80153e4:	dd05      	ble.n	80153f2 <_dtoa_r+0x86a>
 80153e6:	4639      	mov	r1, r7
 80153e8:	4642      	mov	r2, r8
 80153ea:	4620      	mov	r0, r4
 80153ec:	f001 f8d6 	bl	801659c <__lshift>
 80153f0:	4607      	mov	r7, r0
 80153f2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80153f4:	b353      	cbz	r3, 801544c <_dtoa_r+0x8c4>
 80153f6:	4639      	mov	r1, r7
 80153f8:	9804      	ldr	r0, [sp, #16]
 80153fa:	f001 f923 	bl	8016644 <__mcmp>
 80153fe:	2800      	cmp	r0, #0
 8015400:	da24      	bge.n	801544c <_dtoa_r+0x8c4>
 8015402:	2300      	movs	r3, #0
 8015404:	220a      	movs	r2, #10
 8015406:	9904      	ldr	r1, [sp, #16]
 8015408:	4620      	mov	r0, r4
 801540a:	f000 ff12 	bl	8016232 <__multadd>
 801540e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015410:	9004      	str	r0, [sp, #16]
 8015412:	f10a 3aff 	add.w	sl, sl, #4294967295
 8015416:	2b00      	cmp	r3, #0
 8015418:	f000 814d 	beq.w	80156b6 <_dtoa_r+0xb2e>
 801541c:	2300      	movs	r3, #0
 801541e:	4631      	mov	r1, r6
 8015420:	220a      	movs	r2, #10
 8015422:	4620      	mov	r0, r4
 8015424:	f000 ff05 	bl	8016232 <__multadd>
 8015428:	9b02      	ldr	r3, [sp, #8]
 801542a:	2b00      	cmp	r3, #0
 801542c:	4606      	mov	r6, r0
 801542e:	dc4f      	bgt.n	80154d0 <_dtoa_r+0x948>
 8015430:	9b06      	ldr	r3, [sp, #24]
 8015432:	2b02      	cmp	r3, #2
 8015434:	dd4c      	ble.n	80154d0 <_dtoa_r+0x948>
 8015436:	e011      	b.n	801545c <_dtoa_r+0x8d4>
 8015438:	d0c9      	beq.n	80153ce <_dtoa_r+0x846>
 801543a:	9a05      	ldr	r2, [sp, #20]
 801543c:	331c      	adds	r3, #28
 801543e:	441a      	add	r2, r3
 8015440:	9205      	str	r2, [sp, #20]
 8015442:	441d      	add	r5, r3
 8015444:	4498      	add	r8, r3
 8015446:	e7c2      	b.n	80153ce <_dtoa_r+0x846>
 8015448:	4603      	mov	r3, r0
 801544a:	e7f6      	b.n	801543a <_dtoa_r+0x8b2>
 801544c:	f1b9 0f00 	cmp.w	r9, #0
 8015450:	dc38      	bgt.n	80154c4 <_dtoa_r+0x93c>
 8015452:	9b06      	ldr	r3, [sp, #24]
 8015454:	2b02      	cmp	r3, #2
 8015456:	dd35      	ble.n	80154c4 <_dtoa_r+0x93c>
 8015458:	f8cd 9008 	str.w	r9, [sp, #8]
 801545c:	9b02      	ldr	r3, [sp, #8]
 801545e:	b963      	cbnz	r3, 801547a <_dtoa_r+0x8f2>
 8015460:	4639      	mov	r1, r7
 8015462:	2205      	movs	r2, #5
 8015464:	4620      	mov	r0, r4
 8015466:	f000 fee4 	bl	8016232 <__multadd>
 801546a:	4601      	mov	r1, r0
 801546c:	4607      	mov	r7, r0
 801546e:	9804      	ldr	r0, [sp, #16]
 8015470:	f001 f8e8 	bl	8016644 <__mcmp>
 8015474:	2800      	cmp	r0, #0
 8015476:	f73f adcc 	bgt.w	8015012 <_dtoa_r+0x48a>
 801547a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801547c:	465d      	mov	r5, fp
 801547e:	ea6f 0a03 	mvn.w	sl, r3
 8015482:	f04f 0900 	mov.w	r9, #0
 8015486:	4639      	mov	r1, r7
 8015488:	4620      	mov	r0, r4
 801548a:	f000 febb 	bl	8016204 <_Bfree>
 801548e:	2e00      	cmp	r6, #0
 8015490:	f43f aeb7 	beq.w	8015202 <_dtoa_r+0x67a>
 8015494:	f1b9 0f00 	cmp.w	r9, #0
 8015498:	d005      	beq.n	80154a6 <_dtoa_r+0x91e>
 801549a:	45b1      	cmp	r9, r6
 801549c:	d003      	beq.n	80154a6 <_dtoa_r+0x91e>
 801549e:	4649      	mov	r1, r9
 80154a0:	4620      	mov	r0, r4
 80154a2:	f000 feaf 	bl	8016204 <_Bfree>
 80154a6:	4631      	mov	r1, r6
 80154a8:	4620      	mov	r0, r4
 80154aa:	f000 feab 	bl	8016204 <_Bfree>
 80154ae:	e6a8      	b.n	8015202 <_dtoa_r+0x67a>
 80154b0:	2700      	movs	r7, #0
 80154b2:	463e      	mov	r6, r7
 80154b4:	e7e1      	b.n	801547a <_dtoa_r+0x8f2>
 80154b6:	f8dd a020 	ldr.w	sl, [sp, #32]
 80154ba:	463e      	mov	r6, r7
 80154bc:	e5a9      	b.n	8015012 <_dtoa_r+0x48a>
 80154be:	bf00      	nop
 80154c0:	40240000 	.word	0x40240000
 80154c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80154c6:	f8cd 9008 	str.w	r9, [sp, #8]
 80154ca:	2b00      	cmp	r3, #0
 80154cc:	f000 80fa 	beq.w	80156c4 <_dtoa_r+0xb3c>
 80154d0:	2d00      	cmp	r5, #0
 80154d2:	dd05      	ble.n	80154e0 <_dtoa_r+0x958>
 80154d4:	4631      	mov	r1, r6
 80154d6:	462a      	mov	r2, r5
 80154d8:	4620      	mov	r0, r4
 80154da:	f001 f85f 	bl	801659c <__lshift>
 80154de:	4606      	mov	r6, r0
 80154e0:	9b07      	ldr	r3, [sp, #28]
 80154e2:	2b00      	cmp	r3, #0
 80154e4:	d04c      	beq.n	8015580 <_dtoa_r+0x9f8>
 80154e6:	6871      	ldr	r1, [r6, #4]
 80154e8:	4620      	mov	r0, r4
 80154ea:	f000 fe57 	bl	801619c <_Balloc>
 80154ee:	6932      	ldr	r2, [r6, #16]
 80154f0:	3202      	adds	r2, #2
 80154f2:	4605      	mov	r5, r0
 80154f4:	0092      	lsls	r2, r2, #2
 80154f6:	f106 010c 	add.w	r1, r6, #12
 80154fa:	300c      	adds	r0, #12
 80154fc:	f7fd fb54 	bl	8012ba8 <memcpy>
 8015500:	2201      	movs	r2, #1
 8015502:	4629      	mov	r1, r5
 8015504:	4620      	mov	r0, r4
 8015506:	f001 f849 	bl	801659c <__lshift>
 801550a:	9b00      	ldr	r3, [sp, #0]
 801550c:	f8cd b014 	str.w	fp, [sp, #20]
 8015510:	f003 0301 	and.w	r3, r3, #1
 8015514:	46b1      	mov	r9, r6
 8015516:	9307      	str	r3, [sp, #28]
 8015518:	4606      	mov	r6, r0
 801551a:	4639      	mov	r1, r7
 801551c:	9804      	ldr	r0, [sp, #16]
 801551e:	f7ff faa7 	bl	8014a70 <quorem>
 8015522:	4649      	mov	r1, r9
 8015524:	4605      	mov	r5, r0
 8015526:	f100 0830 	add.w	r8, r0, #48	; 0x30
 801552a:	9804      	ldr	r0, [sp, #16]
 801552c:	f001 f88a 	bl	8016644 <__mcmp>
 8015530:	4632      	mov	r2, r6
 8015532:	9000      	str	r0, [sp, #0]
 8015534:	4639      	mov	r1, r7
 8015536:	4620      	mov	r0, r4
 8015538:	f001 f89e 	bl	8016678 <__mdiff>
 801553c:	68c3      	ldr	r3, [r0, #12]
 801553e:	4602      	mov	r2, r0
 8015540:	bb03      	cbnz	r3, 8015584 <_dtoa_r+0x9fc>
 8015542:	4601      	mov	r1, r0
 8015544:	9008      	str	r0, [sp, #32]
 8015546:	9804      	ldr	r0, [sp, #16]
 8015548:	f001 f87c 	bl	8016644 <__mcmp>
 801554c:	9a08      	ldr	r2, [sp, #32]
 801554e:	4603      	mov	r3, r0
 8015550:	4611      	mov	r1, r2
 8015552:	4620      	mov	r0, r4
 8015554:	9308      	str	r3, [sp, #32]
 8015556:	f000 fe55 	bl	8016204 <_Bfree>
 801555a:	9b08      	ldr	r3, [sp, #32]
 801555c:	b9a3      	cbnz	r3, 8015588 <_dtoa_r+0xa00>
 801555e:	9a06      	ldr	r2, [sp, #24]
 8015560:	b992      	cbnz	r2, 8015588 <_dtoa_r+0xa00>
 8015562:	9a07      	ldr	r2, [sp, #28]
 8015564:	b982      	cbnz	r2, 8015588 <_dtoa_r+0xa00>
 8015566:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 801556a:	d029      	beq.n	80155c0 <_dtoa_r+0xa38>
 801556c:	9b00      	ldr	r3, [sp, #0]
 801556e:	2b00      	cmp	r3, #0
 8015570:	dd01      	ble.n	8015576 <_dtoa_r+0x9ee>
 8015572:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8015576:	9b05      	ldr	r3, [sp, #20]
 8015578:	1c5d      	adds	r5, r3, #1
 801557a:	f883 8000 	strb.w	r8, [r3]
 801557e:	e782      	b.n	8015486 <_dtoa_r+0x8fe>
 8015580:	4630      	mov	r0, r6
 8015582:	e7c2      	b.n	801550a <_dtoa_r+0x982>
 8015584:	2301      	movs	r3, #1
 8015586:	e7e3      	b.n	8015550 <_dtoa_r+0x9c8>
 8015588:	9a00      	ldr	r2, [sp, #0]
 801558a:	2a00      	cmp	r2, #0
 801558c:	db04      	blt.n	8015598 <_dtoa_r+0xa10>
 801558e:	d125      	bne.n	80155dc <_dtoa_r+0xa54>
 8015590:	9a06      	ldr	r2, [sp, #24]
 8015592:	bb1a      	cbnz	r2, 80155dc <_dtoa_r+0xa54>
 8015594:	9a07      	ldr	r2, [sp, #28]
 8015596:	bb0a      	cbnz	r2, 80155dc <_dtoa_r+0xa54>
 8015598:	2b00      	cmp	r3, #0
 801559a:	ddec      	ble.n	8015576 <_dtoa_r+0x9ee>
 801559c:	2201      	movs	r2, #1
 801559e:	9904      	ldr	r1, [sp, #16]
 80155a0:	4620      	mov	r0, r4
 80155a2:	f000 fffb 	bl	801659c <__lshift>
 80155a6:	4639      	mov	r1, r7
 80155a8:	9004      	str	r0, [sp, #16]
 80155aa:	f001 f84b 	bl	8016644 <__mcmp>
 80155ae:	2800      	cmp	r0, #0
 80155b0:	dc03      	bgt.n	80155ba <_dtoa_r+0xa32>
 80155b2:	d1e0      	bne.n	8015576 <_dtoa_r+0x9ee>
 80155b4:	f018 0f01 	tst.w	r8, #1
 80155b8:	d0dd      	beq.n	8015576 <_dtoa_r+0x9ee>
 80155ba:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80155be:	d1d8      	bne.n	8015572 <_dtoa_r+0x9ea>
 80155c0:	9b05      	ldr	r3, [sp, #20]
 80155c2:	9a05      	ldr	r2, [sp, #20]
 80155c4:	1c5d      	adds	r5, r3, #1
 80155c6:	2339      	movs	r3, #57	; 0x39
 80155c8:	7013      	strb	r3, [r2, #0]
 80155ca:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80155ce:	2b39      	cmp	r3, #57	; 0x39
 80155d0:	f105 32ff 	add.w	r2, r5, #4294967295
 80155d4:	d04f      	beq.n	8015676 <_dtoa_r+0xaee>
 80155d6:	3301      	adds	r3, #1
 80155d8:	7013      	strb	r3, [r2, #0]
 80155da:	e754      	b.n	8015486 <_dtoa_r+0x8fe>
 80155dc:	9a05      	ldr	r2, [sp, #20]
 80155de:	2b00      	cmp	r3, #0
 80155e0:	f102 0501 	add.w	r5, r2, #1
 80155e4:	dd06      	ble.n	80155f4 <_dtoa_r+0xa6c>
 80155e6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80155ea:	d0e9      	beq.n	80155c0 <_dtoa_r+0xa38>
 80155ec:	f108 0801 	add.w	r8, r8, #1
 80155f0:	9b05      	ldr	r3, [sp, #20]
 80155f2:	e7c2      	b.n	801557a <_dtoa_r+0x9f2>
 80155f4:	9a02      	ldr	r2, [sp, #8]
 80155f6:	f805 8c01 	strb.w	r8, [r5, #-1]
 80155fa:	eba5 030b 	sub.w	r3, r5, fp
 80155fe:	4293      	cmp	r3, r2
 8015600:	d021      	beq.n	8015646 <_dtoa_r+0xabe>
 8015602:	2300      	movs	r3, #0
 8015604:	220a      	movs	r2, #10
 8015606:	9904      	ldr	r1, [sp, #16]
 8015608:	4620      	mov	r0, r4
 801560a:	f000 fe12 	bl	8016232 <__multadd>
 801560e:	45b1      	cmp	r9, r6
 8015610:	9004      	str	r0, [sp, #16]
 8015612:	f04f 0300 	mov.w	r3, #0
 8015616:	f04f 020a 	mov.w	r2, #10
 801561a:	4649      	mov	r1, r9
 801561c:	4620      	mov	r0, r4
 801561e:	d105      	bne.n	801562c <_dtoa_r+0xaa4>
 8015620:	f000 fe07 	bl	8016232 <__multadd>
 8015624:	4681      	mov	r9, r0
 8015626:	4606      	mov	r6, r0
 8015628:	9505      	str	r5, [sp, #20]
 801562a:	e776      	b.n	801551a <_dtoa_r+0x992>
 801562c:	f000 fe01 	bl	8016232 <__multadd>
 8015630:	4631      	mov	r1, r6
 8015632:	4681      	mov	r9, r0
 8015634:	2300      	movs	r3, #0
 8015636:	220a      	movs	r2, #10
 8015638:	4620      	mov	r0, r4
 801563a:	f000 fdfa 	bl	8016232 <__multadd>
 801563e:	4606      	mov	r6, r0
 8015640:	e7f2      	b.n	8015628 <_dtoa_r+0xaa0>
 8015642:	f04f 0900 	mov.w	r9, #0
 8015646:	2201      	movs	r2, #1
 8015648:	9904      	ldr	r1, [sp, #16]
 801564a:	4620      	mov	r0, r4
 801564c:	f000 ffa6 	bl	801659c <__lshift>
 8015650:	4639      	mov	r1, r7
 8015652:	9004      	str	r0, [sp, #16]
 8015654:	f000 fff6 	bl	8016644 <__mcmp>
 8015658:	2800      	cmp	r0, #0
 801565a:	dcb6      	bgt.n	80155ca <_dtoa_r+0xa42>
 801565c:	d102      	bne.n	8015664 <_dtoa_r+0xadc>
 801565e:	f018 0f01 	tst.w	r8, #1
 8015662:	d1b2      	bne.n	80155ca <_dtoa_r+0xa42>
 8015664:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8015668:	2b30      	cmp	r3, #48	; 0x30
 801566a:	f105 32ff 	add.w	r2, r5, #4294967295
 801566e:	f47f af0a 	bne.w	8015486 <_dtoa_r+0x8fe>
 8015672:	4615      	mov	r5, r2
 8015674:	e7f6      	b.n	8015664 <_dtoa_r+0xadc>
 8015676:	4593      	cmp	fp, r2
 8015678:	d105      	bne.n	8015686 <_dtoa_r+0xafe>
 801567a:	2331      	movs	r3, #49	; 0x31
 801567c:	f10a 0a01 	add.w	sl, sl, #1
 8015680:	f88b 3000 	strb.w	r3, [fp]
 8015684:	e6ff      	b.n	8015486 <_dtoa_r+0x8fe>
 8015686:	4615      	mov	r5, r2
 8015688:	e79f      	b.n	80155ca <_dtoa_r+0xa42>
 801568a:	f8df b064 	ldr.w	fp, [pc, #100]	; 80156f0 <_dtoa_r+0xb68>
 801568e:	e007      	b.n	80156a0 <_dtoa_r+0xb18>
 8015690:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8015692:	f8df b060 	ldr.w	fp, [pc, #96]	; 80156f4 <_dtoa_r+0xb6c>
 8015696:	b11b      	cbz	r3, 80156a0 <_dtoa_r+0xb18>
 8015698:	f10b 0308 	add.w	r3, fp, #8
 801569c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 801569e:	6013      	str	r3, [r2, #0]
 80156a0:	4658      	mov	r0, fp
 80156a2:	b017      	add	sp, #92	; 0x5c
 80156a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80156a8:	9b06      	ldr	r3, [sp, #24]
 80156aa:	2b01      	cmp	r3, #1
 80156ac:	f77f ae35 	ble.w	801531a <_dtoa_r+0x792>
 80156b0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80156b2:	9307      	str	r3, [sp, #28]
 80156b4:	e649      	b.n	801534a <_dtoa_r+0x7c2>
 80156b6:	9b02      	ldr	r3, [sp, #8]
 80156b8:	2b00      	cmp	r3, #0
 80156ba:	dc03      	bgt.n	80156c4 <_dtoa_r+0xb3c>
 80156bc:	9b06      	ldr	r3, [sp, #24]
 80156be:	2b02      	cmp	r3, #2
 80156c0:	f73f aecc 	bgt.w	801545c <_dtoa_r+0x8d4>
 80156c4:	465d      	mov	r5, fp
 80156c6:	4639      	mov	r1, r7
 80156c8:	9804      	ldr	r0, [sp, #16]
 80156ca:	f7ff f9d1 	bl	8014a70 <quorem>
 80156ce:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80156d2:	f805 8b01 	strb.w	r8, [r5], #1
 80156d6:	9a02      	ldr	r2, [sp, #8]
 80156d8:	eba5 030b 	sub.w	r3, r5, fp
 80156dc:	429a      	cmp	r2, r3
 80156de:	ddb0      	ble.n	8015642 <_dtoa_r+0xaba>
 80156e0:	2300      	movs	r3, #0
 80156e2:	220a      	movs	r2, #10
 80156e4:	9904      	ldr	r1, [sp, #16]
 80156e6:	4620      	mov	r0, r4
 80156e8:	f000 fda3 	bl	8016232 <__multadd>
 80156ec:	9004      	str	r0, [sp, #16]
 80156ee:	e7ea      	b.n	80156c6 <_dtoa_r+0xb3e>
 80156f0:	08018413 	.word	0x08018413
 80156f4:	08018270 	.word	0x08018270

080156f8 <__sflush_r>:
 80156f8:	898a      	ldrh	r2, [r1, #12]
 80156fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80156fe:	4605      	mov	r5, r0
 8015700:	0710      	lsls	r0, r2, #28
 8015702:	460c      	mov	r4, r1
 8015704:	d458      	bmi.n	80157b8 <__sflush_r+0xc0>
 8015706:	684b      	ldr	r3, [r1, #4]
 8015708:	2b00      	cmp	r3, #0
 801570a:	dc05      	bgt.n	8015718 <__sflush_r+0x20>
 801570c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801570e:	2b00      	cmp	r3, #0
 8015710:	dc02      	bgt.n	8015718 <__sflush_r+0x20>
 8015712:	2000      	movs	r0, #0
 8015714:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015718:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801571a:	2e00      	cmp	r6, #0
 801571c:	d0f9      	beq.n	8015712 <__sflush_r+0x1a>
 801571e:	2300      	movs	r3, #0
 8015720:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8015724:	682f      	ldr	r7, [r5, #0]
 8015726:	6a21      	ldr	r1, [r4, #32]
 8015728:	602b      	str	r3, [r5, #0]
 801572a:	d032      	beq.n	8015792 <__sflush_r+0x9a>
 801572c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801572e:	89a3      	ldrh	r3, [r4, #12]
 8015730:	075a      	lsls	r2, r3, #29
 8015732:	d505      	bpl.n	8015740 <__sflush_r+0x48>
 8015734:	6863      	ldr	r3, [r4, #4]
 8015736:	1ac0      	subs	r0, r0, r3
 8015738:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801573a:	b10b      	cbz	r3, 8015740 <__sflush_r+0x48>
 801573c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801573e:	1ac0      	subs	r0, r0, r3
 8015740:	2300      	movs	r3, #0
 8015742:	4602      	mov	r2, r0
 8015744:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8015746:	6a21      	ldr	r1, [r4, #32]
 8015748:	4628      	mov	r0, r5
 801574a:	47b0      	blx	r6
 801574c:	1c43      	adds	r3, r0, #1
 801574e:	89a3      	ldrh	r3, [r4, #12]
 8015750:	d106      	bne.n	8015760 <__sflush_r+0x68>
 8015752:	6829      	ldr	r1, [r5, #0]
 8015754:	291d      	cmp	r1, #29
 8015756:	d848      	bhi.n	80157ea <__sflush_r+0xf2>
 8015758:	4a29      	ldr	r2, [pc, #164]	; (8015800 <__sflush_r+0x108>)
 801575a:	40ca      	lsrs	r2, r1
 801575c:	07d6      	lsls	r6, r2, #31
 801575e:	d544      	bpl.n	80157ea <__sflush_r+0xf2>
 8015760:	2200      	movs	r2, #0
 8015762:	6062      	str	r2, [r4, #4]
 8015764:	04d9      	lsls	r1, r3, #19
 8015766:	6922      	ldr	r2, [r4, #16]
 8015768:	6022      	str	r2, [r4, #0]
 801576a:	d504      	bpl.n	8015776 <__sflush_r+0x7e>
 801576c:	1c42      	adds	r2, r0, #1
 801576e:	d101      	bne.n	8015774 <__sflush_r+0x7c>
 8015770:	682b      	ldr	r3, [r5, #0]
 8015772:	b903      	cbnz	r3, 8015776 <__sflush_r+0x7e>
 8015774:	6560      	str	r0, [r4, #84]	; 0x54
 8015776:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8015778:	602f      	str	r7, [r5, #0]
 801577a:	2900      	cmp	r1, #0
 801577c:	d0c9      	beq.n	8015712 <__sflush_r+0x1a>
 801577e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8015782:	4299      	cmp	r1, r3
 8015784:	d002      	beq.n	801578c <__sflush_r+0x94>
 8015786:	4628      	mov	r0, r5
 8015788:	f001 f916 	bl	80169b8 <_free_r>
 801578c:	2000      	movs	r0, #0
 801578e:	6360      	str	r0, [r4, #52]	; 0x34
 8015790:	e7c0      	b.n	8015714 <__sflush_r+0x1c>
 8015792:	2301      	movs	r3, #1
 8015794:	4628      	mov	r0, r5
 8015796:	47b0      	blx	r6
 8015798:	1c41      	adds	r1, r0, #1
 801579a:	d1c8      	bne.n	801572e <__sflush_r+0x36>
 801579c:	682b      	ldr	r3, [r5, #0]
 801579e:	2b00      	cmp	r3, #0
 80157a0:	d0c5      	beq.n	801572e <__sflush_r+0x36>
 80157a2:	2b1d      	cmp	r3, #29
 80157a4:	d001      	beq.n	80157aa <__sflush_r+0xb2>
 80157a6:	2b16      	cmp	r3, #22
 80157a8:	d101      	bne.n	80157ae <__sflush_r+0xb6>
 80157aa:	602f      	str	r7, [r5, #0]
 80157ac:	e7b1      	b.n	8015712 <__sflush_r+0x1a>
 80157ae:	89a3      	ldrh	r3, [r4, #12]
 80157b0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80157b4:	81a3      	strh	r3, [r4, #12]
 80157b6:	e7ad      	b.n	8015714 <__sflush_r+0x1c>
 80157b8:	690f      	ldr	r7, [r1, #16]
 80157ba:	2f00      	cmp	r7, #0
 80157bc:	d0a9      	beq.n	8015712 <__sflush_r+0x1a>
 80157be:	0793      	lsls	r3, r2, #30
 80157c0:	680e      	ldr	r6, [r1, #0]
 80157c2:	bf08      	it	eq
 80157c4:	694b      	ldreq	r3, [r1, #20]
 80157c6:	600f      	str	r7, [r1, #0]
 80157c8:	bf18      	it	ne
 80157ca:	2300      	movne	r3, #0
 80157cc:	eba6 0807 	sub.w	r8, r6, r7
 80157d0:	608b      	str	r3, [r1, #8]
 80157d2:	f1b8 0f00 	cmp.w	r8, #0
 80157d6:	dd9c      	ble.n	8015712 <__sflush_r+0x1a>
 80157d8:	4643      	mov	r3, r8
 80157da:	463a      	mov	r2, r7
 80157dc:	6a21      	ldr	r1, [r4, #32]
 80157de:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80157e0:	4628      	mov	r0, r5
 80157e2:	47b0      	blx	r6
 80157e4:	2800      	cmp	r0, #0
 80157e6:	dc06      	bgt.n	80157f6 <__sflush_r+0xfe>
 80157e8:	89a3      	ldrh	r3, [r4, #12]
 80157ea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80157ee:	81a3      	strh	r3, [r4, #12]
 80157f0:	f04f 30ff 	mov.w	r0, #4294967295
 80157f4:	e78e      	b.n	8015714 <__sflush_r+0x1c>
 80157f6:	4407      	add	r7, r0
 80157f8:	eba8 0800 	sub.w	r8, r8, r0
 80157fc:	e7e9      	b.n	80157d2 <__sflush_r+0xda>
 80157fe:	bf00      	nop
 8015800:	20400001 	.word	0x20400001

08015804 <_fflush_r>:
 8015804:	b538      	push	{r3, r4, r5, lr}
 8015806:	690b      	ldr	r3, [r1, #16]
 8015808:	4605      	mov	r5, r0
 801580a:	460c      	mov	r4, r1
 801580c:	b1db      	cbz	r3, 8015846 <_fflush_r+0x42>
 801580e:	b118      	cbz	r0, 8015818 <_fflush_r+0x14>
 8015810:	6983      	ldr	r3, [r0, #24]
 8015812:	b90b      	cbnz	r3, 8015818 <_fflush_r+0x14>
 8015814:	f000 f860 	bl	80158d8 <__sinit>
 8015818:	4b0c      	ldr	r3, [pc, #48]	; (801584c <_fflush_r+0x48>)
 801581a:	429c      	cmp	r4, r3
 801581c:	d109      	bne.n	8015832 <_fflush_r+0x2e>
 801581e:	686c      	ldr	r4, [r5, #4]
 8015820:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015824:	b17b      	cbz	r3, 8015846 <_fflush_r+0x42>
 8015826:	4621      	mov	r1, r4
 8015828:	4628      	mov	r0, r5
 801582a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801582e:	f7ff bf63 	b.w	80156f8 <__sflush_r>
 8015832:	4b07      	ldr	r3, [pc, #28]	; (8015850 <_fflush_r+0x4c>)
 8015834:	429c      	cmp	r4, r3
 8015836:	d101      	bne.n	801583c <_fflush_r+0x38>
 8015838:	68ac      	ldr	r4, [r5, #8]
 801583a:	e7f1      	b.n	8015820 <_fflush_r+0x1c>
 801583c:	4b05      	ldr	r3, [pc, #20]	; (8015854 <_fflush_r+0x50>)
 801583e:	429c      	cmp	r4, r3
 8015840:	bf08      	it	eq
 8015842:	68ec      	ldreq	r4, [r5, #12]
 8015844:	e7ec      	b.n	8015820 <_fflush_r+0x1c>
 8015846:	2000      	movs	r0, #0
 8015848:	bd38      	pop	{r3, r4, r5, pc}
 801584a:	bf00      	nop
 801584c:	080182a0 	.word	0x080182a0
 8015850:	080182c0 	.word	0x080182c0
 8015854:	08018280 	.word	0x08018280

08015858 <std>:
 8015858:	2300      	movs	r3, #0
 801585a:	b510      	push	{r4, lr}
 801585c:	4604      	mov	r4, r0
 801585e:	e9c0 3300 	strd	r3, r3, [r0]
 8015862:	6083      	str	r3, [r0, #8]
 8015864:	8181      	strh	r1, [r0, #12]
 8015866:	6643      	str	r3, [r0, #100]	; 0x64
 8015868:	81c2      	strh	r2, [r0, #14]
 801586a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801586e:	6183      	str	r3, [r0, #24]
 8015870:	4619      	mov	r1, r3
 8015872:	2208      	movs	r2, #8
 8015874:	305c      	adds	r0, #92	; 0x5c
 8015876:	f7fd f9a2 	bl	8012bbe <memset>
 801587a:	4b05      	ldr	r3, [pc, #20]	; (8015890 <std+0x38>)
 801587c:	6263      	str	r3, [r4, #36]	; 0x24
 801587e:	4b05      	ldr	r3, [pc, #20]	; (8015894 <std+0x3c>)
 8015880:	62a3      	str	r3, [r4, #40]	; 0x28
 8015882:	4b05      	ldr	r3, [pc, #20]	; (8015898 <std+0x40>)
 8015884:	62e3      	str	r3, [r4, #44]	; 0x2c
 8015886:	4b05      	ldr	r3, [pc, #20]	; (801589c <std+0x44>)
 8015888:	6224      	str	r4, [r4, #32]
 801588a:	6323      	str	r3, [r4, #48]	; 0x30
 801588c:	bd10      	pop	{r4, pc}
 801588e:	bf00      	nop
 8015890:	08013a75 	.word	0x08013a75
 8015894:	08013a9b 	.word	0x08013a9b
 8015898:	08013ad3 	.word	0x08013ad3
 801589c:	08013af7 	.word	0x08013af7

080158a0 <_cleanup_r>:
 80158a0:	4901      	ldr	r1, [pc, #4]	; (80158a8 <_cleanup_r+0x8>)
 80158a2:	f000 b885 	b.w	80159b0 <_fwalk_reent>
 80158a6:	bf00      	nop
 80158a8:	08015805 	.word	0x08015805

080158ac <__sfmoreglue>:
 80158ac:	b570      	push	{r4, r5, r6, lr}
 80158ae:	1e4a      	subs	r2, r1, #1
 80158b0:	2568      	movs	r5, #104	; 0x68
 80158b2:	4355      	muls	r5, r2
 80158b4:	460e      	mov	r6, r1
 80158b6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80158ba:	f001 f8cb 	bl	8016a54 <_malloc_r>
 80158be:	4604      	mov	r4, r0
 80158c0:	b140      	cbz	r0, 80158d4 <__sfmoreglue+0x28>
 80158c2:	2100      	movs	r1, #0
 80158c4:	e9c0 1600 	strd	r1, r6, [r0]
 80158c8:	300c      	adds	r0, #12
 80158ca:	60a0      	str	r0, [r4, #8]
 80158cc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80158d0:	f7fd f975 	bl	8012bbe <memset>
 80158d4:	4620      	mov	r0, r4
 80158d6:	bd70      	pop	{r4, r5, r6, pc}

080158d8 <__sinit>:
 80158d8:	6983      	ldr	r3, [r0, #24]
 80158da:	b510      	push	{r4, lr}
 80158dc:	4604      	mov	r4, r0
 80158de:	bb33      	cbnz	r3, 801592e <__sinit+0x56>
 80158e0:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 80158e4:	6503      	str	r3, [r0, #80]	; 0x50
 80158e6:	4b12      	ldr	r3, [pc, #72]	; (8015930 <__sinit+0x58>)
 80158e8:	4a12      	ldr	r2, [pc, #72]	; (8015934 <__sinit+0x5c>)
 80158ea:	681b      	ldr	r3, [r3, #0]
 80158ec:	6282      	str	r2, [r0, #40]	; 0x28
 80158ee:	4298      	cmp	r0, r3
 80158f0:	bf04      	itt	eq
 80158f2:	2301      	moveq	r3, #1
 80158f4:	6183      	streq	r3, [r0, #24]
 80158f6:	f000 f81f 	bl	8015938 <__sfp>
 80158fa:	6060      	str	r0, [r4, #4]
 80158fc:	4620      	mov	r0, r4
 80158fe:	f000 f81b 	bl	8015938 <__sfp>
 8015902:	60a0      	str	r0, [r4, #8]
 8015904:	4620      	mov	r0, r4
 8015906:	f000 f817 	bl	8015938 <__sfp>
 801590a:	2200      	movs	r2, #0
 801590c:	60e0      	str	r0, [r4, #12]
 801590e:	2104      	movs	r1, #4
 8015910:	6860      	ldr	r0, [r4, #4]
 8015912:	f7ff ffa1 	bl	8015858 <std>
 8015916:	2201      	movs	r2, #1
 8015918:	2109      	movs	r1, #9
 801591a:	68a0      	ldr	r0, [r4, #8]
 801591c:	f7ff ff9c 	bl	8015858 <std>
 8015920:	2202      	movs	r2, #2
 8015922:	2112      	movs	r1, #18
 8015924:	68e0      	ldr	r0, [r4, #12]
 8015926:	f7ff ff97 	bl	8015858 <std>
 801592a:	2301      	movs	r3, #1
 801592c:	61a3      	str	r3, [r4, #24]
 801592e:	bd10      	pop	{r4, pc}
 8015930:	080181e0 	.word	0x080181e0
 8015934:	080158a1 	.word	0x080158a1

08015938 <__sfp>:
 8015938:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801593a:	4b1b      	ldr	r3, [pc, #108]	; (80159a8 <__sfp+0x70>)
 801593c:	681e      	ldr	r6, [r3, #0]
 801593e:	69b3      	ldr	r3, [r6, #24]
 8015940:	4607      	mov	r7, r0
 8015942:	b913      	cbnz	r3, 801594a <__sfp+0x12>
 8015944:	4630      	mov	r0, r6
 8015946:	f7ff ffc7 	bl	80158d8 <__sinit>
 801594a:	3648      	adds	r6, #72	; 0x48
 801594c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8015950:	3b01      	subs	r3, #1
 8015952:	d503      	bpl.n	801595c <__sfp+0x24>
 8015954:	6833      	ldr	r3, [r6, #0]
 8015956:	b133      	cbz	r3, 8015966 <__sfp+0x2e>
 8015958:	6836      	ldr	r6, [r6, #0]
 801595a:	e7f7      	b.n	801594c <__sfp+0x14>
 801595c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8015960:	b16d      	cbz	r5, 801597e <__sfp+0x46>
 8015962:	3468      	adds	r4, #104	; 0x68
 8015964:	e7f4      	b.n	8015950 <__sfp+0x18>
 8015966:	2104      	movs	r1, #4
 8015968:	4638      	mov	r0, r7
 801596a:	f7ff ff9f 	bl	80158ac <__sfmoreglue>
 801596e:	6030      	str	r0, [r6, #0]
 8015970:	2800      	cmp	r0, #0
 8015972:	d1f1      	bne.n	8015958 <__sfp+0x20>
 8015974:	230c      	movs	r3, #12
 8015976:	603b      	str	r3, [r7, #0]
 8015978:	4604      	mov	r4, r0
 801597a:	4620      	mov	r0, r4
 801597c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801597e:	4b0b      	ldr	r3, [pc, #44]	; (80159ac <__sfp+0x74>)
 8015980:	6665      	str	r5, [r4, #100]	; 0x64
 8015982:	e9c4 5500 	strd	r5, r5, [r4]
 8015986:	60a5      	str	r5, [r4, #8]
 8015988:	e9c4 3503 	strd	r3, r5, [r4, #12]
 801598c:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8015990:	2208      	movs	r2, #8
 8015992:	4629      	mov	r1, r5
 8015994:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8015998:	f7fd f911 	bl	8012bbe <memset>
 801599c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80159a0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80159a4:	e7e9      	b.n	801597a <__sfp+0x42>
 80159a6:	bf00      	nop
 80159a8:	080181e0 	.word	0x080181e0
 80159ac:	ffff0001 	.word	0xffff0001

080159b0 <_fwalk_reent>:
 80159b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80159b4:	4680      	mov	r8, r0
 80159b6:	4689      	mov	r9, r1
 80159b8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80159bc:	2600      	movs	r6, #0
 80159be:	b914      	cbnz	r4, 80159c6 <_fwalk_reent+0x16>
 80159c0:	4630      	mov	r0, r6
 80159c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80159c6:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 80159ca:	3f01      	subs	r7, #1
 80159cc:	d501      	bpl.n	80159d2 <_fwalk_reent+0x22>
 80159ce:	6824      	ldr	r4, [r4, #0]
 80159d0:	e7f5      	b.n	80159be <_fwalk_reent+0xe>
 80159d2:	89ab      	ldrh	r3, [r5, #12]
 80159d4:	2b01      	cmp	r3, #1
 80159d6:	d907      	bls.n	80159e8 <_fwalk_reent+0x38>
 80159d8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80159dc:	3301      	adds	r3, #1
 80159de:	d003      	beq.n	80159e8 <_fwalk_reent+0x38>
 80159e0:	4629      	mov	r1, r5
 80159e2:	4640      	mov	r0, r8
 80159e4:	47c8      	blx	r9
 80159e6:	4306      	orrs	r6, r0
 80159e8:	3568      	adds	r5, #104	; 0x68
 80159ea:	e7ee      	b.n	80159ca <_fwalk_reent+0x1a>

080159ec <rshift>:
 80159ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80159ee:	6906      	ldr	r6, [r0, #16]
 80159f0:	114b      	asrs	r3, r1, #5
 80159f2:	429e      	cmp	r6, r3
 80159f4:	f100 0414 	add.w	r4, r0, #20
 80159f8:	dd30      	ble.n	8015a5c <rshift+0x70>
 80159fa:	f011 011f 	ands.w	r1, r1, #31
 80159fe:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8015a02:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 8015a06:	d108      	bne.n	8015a1a <rshift+0x2e>
 8015a08:	4621      	mov	r1, r4
 8015a0a:	42b2      	cmp	r2, r6
 8015a0c:	460b      	mov	r3, r1
 8015a0e:	d211      	bcs.n	8015a34 <rshift+0x48>
 8015a10:	f852 3b04 	ldr.w	r3, [r2], #4
 8015a14:	f841 3b04 	str.w	r3, [r1], #4
 8015a18:	e7f7      	b.n	8015a0a <rshift+0x1e>
 8015a1a:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 8015a1e:	f1c1 0c20 	rsb	ip, r1, #32
 8015a22:	40cd      	lsrs	r5, r1
 8015a24:	3204      	adds	r2, #4
 8015a26:	4623      	mov	r3, r4
 8015a28:	42b2      	cmp	r2, r6
 8015a2a:	4617      	mov	r7, r2
 8015a2c:	d30c      	bcc.n	8015a48 <rshift+0x5c>
 8015a2e:	601d      	str	r5, [r3, #0]
 8015a30:	b105      	cbz	r5, 8015a34 <rshift+0x48>
 8015a32:	3304      	adds	r3, #4
 8015a34:	1b1a      	subs	r2, r3, r4
 8015a36:	42a3      	cmp	r3, r4
 8015a38:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8015a3c:	bf08      	it	eq
 8015a3e:	2300      	moveq	r3, #0
 8015a40:	6102      	str	r2, [r0, #16]
 8015a42:	bf08      	it	eq
 8015a44:	6143      	streq	r3, [r0, #20]
 8015a46:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015a48:	683f      	ldr	r7, [r7, #0]
 8015a4a:	fa07 f70c 	lsl.w	r7, r7, ip
 8015a4e:	433d      	orrs	r5, r7
 8015a50:	f843 5b04 	str.w	r5, [r3], #4
 8015a54:	f852 5b04 	ldr.w	r5, [r2], #4
 8015a58:	40cd      	lsrs	r5, r1
 8015a5a:	e7e5      	b.n	8015a28 <rshift+0x3c>
 8015a5c:	4623      	mov	r3, r4
 8015a5e:	e7e9      	b.n	8015a34 <rshift+0x48>

08015a60 <__hexdig_fun>:
 8015a60:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8015a64:	2b09      	cmp	r3, #9
 8015a66:	d802      	bhi.n	8015a6e <__hexdig_fun+0xe>
 8015a68:	3820      	subs	r0, #32
 8015a6a:	b2c0      	uxtb	r0, r0
 8015a6c:	4770      	bx	lr
 8015a6e:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8015a72:	2b05      	cmp	r3, #5
 8015a74:	d801      	bhi.n	8015a7a <__hexdig_fun+0x1a>
 8015a76:	3847      	subs	r0, #71	; 0x47
 8015a78:	e7f7      	b.n	8015a6a <__hexdig_fun+0xa>
 8015a7a:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8015a7e:	2b05      	cmp	r3, #5
 8015a80:	d801      	bhi.n	8015a86 <__hexdig_fun+0x26>
 8015a82:	3827      	subs	r0, #39	; 0x27
 8015a84:	e7f1      	b.n	8015a6a <__hexdig_fun+0xa>
 8015a86:	2000      	movs	r0, #0
 8015a88:	4770      	bx	lr

08015a8a <__gethex>:
 8015a8a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015a8e:	b08b      	sub	sp, #44	; 0x2c
 8015a90:	468a      	mov	sl, r1
 8015a92:	9002      	str	r0, [sp, #8]
 8015a94:	9816      	ldr	r0, [sp, #88]	; 0x58
 8015a96:	9306      	str	r3, [sp, #24]
 8015a98:	4690      	mov	r8, r2
 8015a9a:	f000 fadf 	bl	801605c <__localeconv_l>
 8015a9e:	6803      	ldr	r3, [r0, #0]
 8015aa0:	9303      	str	r3, [sp, #12]
 8015aa2:	4618      	mov	r0, r3
 8015aa4:	f7ea fbac 	bl	8000200 <strlen>
 8015aa8:	9b03      	ldr	r3, [sp, #12]
 8015aaa:	9001      	str	r0, [sp, #4]
 8015aac:	4403      	add	r3, r0
 8015aae:	f04f 0b00 	mov.w	fp, #0
 8015ab2:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8015ab6:	9307      	str	r3, [sp, #28]
 8015ab8:	f8da 3000 	ldr.w	r3, [sl]
 8015abc:	3302      	adds	r3, #2
 8015abe:	461f      	mov	r7, r3
 8015ac0:	f813 0b01 	ldrb.w	r0, [r3], #1
 8015ac4:	2830      	cmp	r0, #48	; 0x30
 8015ac6:	d06c      	beq.n	8015ba2 <__gethex+0x118>
 8015ac8:	f7ff ffca 	bl	8015a60 <__hexdig_fun>
 8015acc:	4604      	mov	r4, r0
 8015ace:	2800      	cmp	r0, #0
 8015ad0:	d16a      	bne.n	8015ba8 <__gethex+0x11e>
 8015ad2:	9a01      	ldr	r2, [sp, #4]
 8015ad4:	9903      	ldr	r1, [sp, #12]
 8015ad6:	4638      	mov	r0, r7
 8015ad8:	f001 fe34 	bl	8017744 <strncmp>
 8015adc:	2800      	cmp	r0, #0
 8015ade:	d166      	bne.n	8015bae <__gethex+0x124>
 8015ae0:	9b01      	ldr	r3, [sp, #4]
 8015ae2:	5cf8      	ldrb	r0, [r7, r3]
 8015ae4:	18fe      	adds	r6, r7, r3
 8015ae6:	f7ff ffbb 	bl	8015a60 <__hexdig_fun>
 8015aea:	2800      	cmp	r0, #0
 8015aec:	d062      	beq.n	8015bb4 <__gethex+0x12a>
 8015aee:	4633      	mov	r3, r6
 8015af0:	7818      	ldrb	r0, [r3, #0]
 8015af2:	2830      	cmp	r0, #48	; 0x30
 8015af4:	461f      	mov	r7, r3
 8015af6:	f103 0301 	add.w	r3, r3, #1
 8015afa:	d0f9      	beq.n	8015af0 <__gethex+0x66>
 8015afc:	f7ff ffb0 	bl	8015a60 <__hexdig_fun>
 8015b00:	fab0 f580 	clz	r5, r0
 8015b04:	096d      	lsrs	r5, r5, #5
 8015b06:	4634      	mov	r4, r6
 8015b08:	f04f 0b01 	mov.w	fp, #1
 8015b0c:	463a      	mov	r2, r7
 8015b0e:	4616      	mov	r6, r2
 8015b10:	3201      	adds	r2, #1
 8015b12:	7830      	ldrb	r0, [r6, #0]
 8015b14:	f7ff ffa4 	bl	8015a60 <__hexdig_fun>
 8015b18:	2800      	cmp	r0, #0
 8015b1a:	d1f8      	bne.n	8015b0e <__gethex+0x84>
 8015b1c:	9a01      	ldr	r2, [sp, #4]
 8015b1e:	9903      	ldr	r1, [sp, #12]
 8015b20:	4630      	mov	r0, r6
 8015b22:	f001 fe0f 	bl	8017744 <strncmp>
 8015b26:	b950      	cbnz	r0, 8015b3e <__gethex+0xb4>
 8015b28:	b954      	cbnz	r4, 8015b40 <__gethex+0xb6>
 8015b2a:	9b01      	ldr	r3, [sp, #4]
 8015b2c:	18f4      	adds	r4, r6, r3
 8015b2e:	4622      	mov	r2, r4
 8015b30:	4616      	mov	r6, r2
 8015b32:	3201      	adds	r2, #1
 8015b34:	7830      	ldrb	r0, [r6, #0]
 8015b36:	f7ff ff93 	bl	8015a60 <__hexdig_fun>
 8015b3a:	2800      	cmp	r0, #0
 8015b3c:	d1f8      	bne.n	8015b30 <__gethex+0xa6>
 8015b3e:	b10c      	cbz	r4, 8015b44 <__gethex+0xba>
 8015b40:	1ba4      	subs	r4, r4, r6
 8015b42:	00a4      	lsls	r4, r4, #2
 8015b44:	7833      	ldrb	r3, [r6, #0]
 8015b46:	2b50      	cmp	r3, #80	; 0x50
 8015b48:	d001      	beq.n	8015b4e <__gethex+0xc4>
 8015b4a:	2b70      	cmp	r3, #112	; 0x70
 8015b4c:	d140      	bne.n	8015bd0 <__gethex+0x146>
 8015b4e:	7873      	ldrb	r3, [r6, #1]
 8015b50:	2b2b      	cmp	r3, #43	; 0x2b
 8015b52:	d031      	beq.n	8015bb8 <__gethex+0x12e>
 8015b54:	2b2d      	cmp	r3, #45	; 0x2d
 8015b56:	d033      	beq.n	8015bc0 <__gethex+0x136>
 8015b58:	1c71      	adds	r1, r6, #1
 8015b5a:	f04f 0900 	mov.w	r9, #0
 8015b5e:	7808      	ldrb	r0, [r1, #0]
 8015b60:	f7ff ff7e 	bl	8015a60 <__hexdig_fun>
 8015b64:	1e43      	subs	r3, r0, #1
 8015b66:	b2db      	uxtb	r3, r3
 8015b68:	2b18      	cmp	r3, #24
 8015b6a:	d831      	bhi.n	8015bd0 <__gethex+0x146>
 8015b6c:	f1a0 0210 	sub.w	r2, r0, #16
 8015b70:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8015b74:	f7ff ff74 	bl	8015a60 <__hexdig_fun>
 8015b78:	1e43      	subs	r3, r0, #1
 8015b7a:	b2db      	uxtb	r3, r3
 8015b7c:	2b18      	cmp	r3, #24
 8015b7e:	d922      	bls.n	8015bc6 <__gethex+0x13c>
 8015b80:	f1b9 0f00 	cmp.w	r9, #0
 8015b84:	d000      	beq.n	8015b88 <__gethex+0xfe>
 8015b86:	4252      	negs	r2, r2
 8015b88:	4414      	add	r4, r2
 8015b8a:	f8ca 1000 	str.w	r1, [sl]
 8015b8e:	b30d      	cbz	r5, 8015bd4 <__gethex+0x14a>
 8015b90:	f1bb 0f00 	cmp.w	fp, #0
 8015b94:	bf0c      	ite	eq
 8015b96:	2706      	moveq	r7, #6
 8015b98:	2700      	movne	r7, #0
 8015b9a:	4638      	mov	r0, r7
 8015b9c:	b00b      	add	sp, #44	; 0x2c
 8015b9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015ba2:	f10b 0b01 	add.w	fp, fp, #1
 8015ba6:	e78a      	b.n	8015abe <__gethex+0x34>
 8015ba8:	2500      	movs	r5, #0
 8015baa:	462c      	mov	r4, r5
 8015bac:	e7ae      	b.n	8015b0c <__gethex+0x82>
 8015bae:	463e      	mov	r6, r7
 8015bb0:	2501      	movs	r5, #1
 8015bb2:	e7c7      	b.n	8015b44 <__gethex+0xba>
 8015bb4:	4604      	mov	r4, r0
 8015bb6:	e7fb      	b.n	8015bb0 <__gethex+0x126>
 8015bb8:	f04f 0900 	mov.w	r9, #0
 8015bbc:	1cb1      	adds	r1, r6, #2
 8015bbe:	e7ce      	b.n	8015b5e <__gethex+0xd4>
 8015bc0:	f04f 0901 	mov.w	r9, #1
 8015bc4:	e7fa      	b.n	8015bbc <__gethex+0x132>
 8015bc6:	230a      	movs	r3, #10
 8015bc8:	fb03 0202 	mla	r2, r3, r2, r0
 8015bcc:	3a10      	subs	r2, #16
 8015bce:	e7cf      	b.n	8015b70 <__gethex+0xe6>
 8015bd0:	4631      	mov	r1, r6
 8015bd2:	e7da      	b.n	8015b8a <__gethex+0x100>
 8015bd4:	1bf3      	subs	r3, r6, r7
 8015bd6:	3b01      	subs	r3, #1
 8015bd8:	4629      	mov	r1, r5
 8015bda:	2b07      	cmp	r3, #7
 8015bdc:	dc49      	bgt.n	8015c72 <__gethex+0x1e8>
 8015bde:	9802      	ldr	r0, [sp, #8]
 8015be0:	f000 fadc 	bl	801619c <_Balloc>
 8015be4:	9b01      	ldr	r3, [sp, #4]
 8015be6:	f100 0914 	add.w	r9, r0, #20
 8015bea:	f04f 0b00 	mov.w	fp, #0
 8015bee:	f1c3 0301 	rsb	r3, r3, #1
 8015bf2:	4605      	mov	r5, r0
 8015bf4:	f8cd 9010 	str.w	r9, [sp, #16]
 8015bf8:	46da      	mov	sl, fp
 8015bfa:	9308      	str	r3, [sp, #32]
 8015bfc:	42b7      	cmp	r7, r6
 8015bfe:	d33b      	bcc.n	8015c78 <__gethex+0x1ee>
 8015c00:	9804      	ldr	r0, [sp, #16]
 8015c02:	f840 ab04 	str.w	sl, [r0], #4
 8015c06:	eba0 0009 	sub.w	r0, r0, r9
 8015c0a:	1080      	asrs	r0, r0, #2
 8015c0c:	6128      	str	r0, [r5, #16]
 8015c0e:	0147      	lsls	r7, r0, #5
 8015c10:	4650      	mov	r0, sl
 8015c12:	f000 fb87 	bl	8016324 <__hi0bits>
 8015c16:	f8d8 6000 	ldr.w	r6, [r8]
 8015c1a:	1a3f      	subs	r7, r7, r0
 8015c1c:	42b7      	cmp	r7, r6
 8015c1e:	dd64      	ble.n	8015cea <__gethex+0x260>
 8015c20:	1bbf      	subs	r7, r7, r6
 8015c22:	4639      	mov	r1, r7
 8015c24:	4628      	mov	r0, r5
 8015c26:	f000 fe97 	bl	8016958 <__any_on>
 8015c2a:	4682      	mov	sl, r0
 8015c2c:	b178      	cbz	r0, 8015c4e <__gethex+0x1c4>
 8015c2e:	1e7b      	subs	r3, r7, #1
 8015c30:	1159      	asrs	r1, r3, #5
 8015c32:	f003 021f 	and.w	r2, r3, #31
 8015c36:	f04f 0a01 	mov.w	sl, #1
 8015c3a:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8015c3e:	fa0a f202 	lsl.w	r2, sl, r2
 8015c42:	420a      	tst	r2, r1
 8015c44:	d003      	beq.n	8015c4e <__gethex+0x1c4>
 8015c46:	4553      	cmp	r3, sl
 8015c48:	dc46      	bgt.n	8015cd8 <__gethex+0x24e>
 8015c4a:	f04f 0a02 	mov.w	sl, #2
 8015c4e:	4639      	mov	r1, r7
 8015c50:	4628      	mov	r0, r5
 8015c52:	f7ff fecb 	bl	80159ec <rshift>
 8015c56:	443c      	add	r4, r7
 8015c58:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8015c5c:	42a3      	cmp	r3, r4
 8015c5e:	da52      	bge.n	8015d06 <__gethex+0x27c>
 8015c60:	4629      	mov	r1, r5
 8015c62:	9802      	ldr	r0, [sp, #8]
 8015c64:	f000 face 	bl	8016204 <_Bfree>
 8015c68:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8015c6a:	2300      	movs	r3, #0
 8015c6c:	6013      	str	r3, [r2, #0]
 8015c6e:	27a3      	movs	r7, #163	; 0xa3
 8015c70:	e793      	b.n	8015b9a <__gethex+0x110>
 8015c72:	3101      	adds	r1, #1
 8015c74:	105b      	asrs	r3, r3, #1
 8015c76:	e7b0      	b.n	8015bda <__gethex+0x150>
 8015c78:	1e73      	subs	r3, r6, #1
 8015c7a:	9305      	str	r3, [sp, #20]
 8015c7c:	9a07      	ldr	r2, [sp, #28]
 8015c7e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8015c82:	4293      	cmp	r3, r2
 8015c84:	d018      	beq.n	8015cb8 <__gethex+0x22e>
 8015c86:	f1bb 0f20 	cmp.w	fp, #32
 8015c8a:	d107      	bne.n	8015c9c <__gethex+0x212>
 8015c8c:	9b04      	ldr	r3, [sp, #16]
 8015c8e:	f8c3 a000 	str.w	sl, [r3]
 8015c92:	3304      	adds	r3, #4
 8015c94:	f04f 0a00 	mov.w	sl, #0
 8015c98:	9304      	str	r3, [sp, #16]
 8015c9a:	46d3      	mov	fp, sl
 8015c9c:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8015ca0:	f7ff fede 	bl	8015a60 <__hexdig_fun>
 8015ca4:	f000 000f 	and.w	r0, r0, #15
 8015ca8:	fa00 f00b 	lsl.w	r0, r0, fp
 8015cac:	ea4a 0a00 	orr.w	sl, sl, r0
 8015cb0:	f10b 0b04 	add.w	fp, fp, #4
 8015cb4:	9b05      	ldr	r3, [sp, #20]
 8015cb6:	e00d      	b.n	8015cd4 <__gethex+0x24a>
 8015cb8:	9b05      	ldr	r3, [sp, #20]
 8015cba:	9a08      	ldr	r2, [sp, #32]
 8015cbc:	4413      	add	r3, r2
 8015cbe:	42bb      	cmp	r3, r7
 8015cc0:	d3e1      	bcc.n	8015c86 <__gethex+0x1fc>
 8015cc2:	4618      	mov	r0, r3
 8015cc4:	9a01      	ldr	r2, [sp, #4]
 8015cc6:	9903      	ldr	r1, [sp, #12]
 8015cc8:	9309      	str	r3, [sp, #36]	; 0x24
 8015cca:	f001 fd3b 	bl	8017744 <strncmp>
 8015cce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015cd0:	2800      	cmp	r0, #0
 8015cd2:	d1d8      	bne.n	8015c86 <__gethex+0x1fc>
 8015cd4:	461e      	mov	r6, r3
 8015cd6:	e791      	b.n	8015bfc <__gethex+0x172>
 8015cd8:	1eb9      	subs	r1, r7, #2
 8015cda:	4628      	mov	r0, r5
 8015cdc:	f000 fe3c 	bl	8016958 <__any_on>
 8015ce0:	2800      	cmp	r0, #0
 8015ce2:	d0b2      	beq.n	8015c4a <__gethex+0x1c0>
 8015ce4:	f04f 0a03 	mov.w	sl, #3
 8015ce8:	e7b1      	b.n	8015c4e <__gethex+0x1c4>
 8015cea:	da09      	bge.n	8015d00 <__gethex+0x276>
 8015cec:	1bf7      	subs	r7, r6, r7
 8015cee:	4629      	mov	r1, r5
 8015cf0:	463a      	mov	r2, r7
 8015cf2:	9802      	ldr	r0, [sp, #8]
 8015cf4:	f000 fc52 	bl	801659c <__lshift>
 8015cf8:	1be4      	subs	r4, r4, r7
 8015cfa:	4605      	mov	r5, r0
 8015cfc:	f100 0914 	add.w	r9, r0, #20
 8015d00:	f04f 0a00 	mov.w	sl, #0
 8015d04:	e7a8      	b.n	8015c58 <__gethex+0x1ce>
 8015d06:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8015d0a:	42a0      	cmp	r0, r4
 8015d0c:	dd6a      	ble.n	8015de4 <__gethex+0x35a>
 8015d0e:	1b04      	subs	r4, r0, r4
 8015d10:	42a6      	cmp	r6, r4
 8015d12:	dc2e      	bgt.n	8015d72 <__gethex+0x2e8>
 8015d14:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8015d18:	2b02      	cmp	r3, #2
 8015d1a:	d022      	beq.n	8015d62 <__gethex+0x2d8>
 8015d1c:	2b03      	cmp	r3, #3
 8015d1e:	d024      	beq.n	8015d6a <__gethex+0x2e0>
 8015d20:	2b01      	cmp	r3, #1
 8015d22:	d115      	bne.n	8015d50 <__gethex+0x2c6>
 8015d24:	42a6      	cmp	r6, r4
 8015d26:	d113      	bne.n	8015d50 <__gethex+0x2c6>
 8015d28:	2e01      	cmp	r6, #1
 8015d2a:	dc0b      	bgt.n	8015d44 <__gethex+0x2ba>
 8015d2c:	9a06      	ldr	r2, [sp, #24]
 8015d2e:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8015d32:	6013      	str	r3, [r2, #0]
 8015d34:	2301      	movs	r3, #1
 8015d36:	612b      	str	r3, [r5, #16]
 8015d38:	f8c9 3000 	str.w	r3, [r9]
 8015d3c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8015d3e:	2762      	movs	r7, #98	; 0x62
 8015d40:	601d      	str	r5, [r3, #0]
 8015d42:	e72a      	b.n	8015b9a <__gethex+0x110>
 8015d44:	1e71      	subs	r1, r6, #1
 8015d46:	4628      	mov	r0, r5
 8015d48:	f000 fe06 	bl	8016958 <__any_on>
 8015d4c:	2800      	cmp	r0, #0
 8015d4e:	d1ed      	bne.n	8015d2c <__gethex+0x2a2>
 8015d50:	4629      	mov	r1, r5
 8015d52:	9802      	ldr	r0, [sp, #8]
 8015d54:	f000 fa56 	bl	8016204 <_Bfree>
 8015d58:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8015d5a:	2300      	movs	r3, #0
 8015d5c:	6013      	str	r3, [r2, #0]
 8015d5e:	2750      	movs	r7, #80	; 0x50
 8015d60:	e71b      	b.n	8015b9a <__gethex+0x110>
 8015d62:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015d64:	2b00      	cmp	r3, #0
 8015d66:	d0e1      	beq.n	8015d2c <__gethex+0x2a2>
 8015d68:	e7f2      	b.n	8015d50 <__gethex+0x2c6>
 8015d6a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015d6c:	2b00      	cmp	r3, #0
 8015d6e:	d1dd      	bne.n	8015d2c <__gethex+0x2a2>
 8015d70:	e7ee      	b.n	8015d50 <__gethex+0x2c6>
 8015d72:	1e67      	subs	r7, r4, #1
 8015d74:	f1ba 0f00 	cmp.w	sl, #0
 8015d78:	d131      	bne.n	8015dde <__gethex+0x354>
 8015d7a:	b127      	cbz	r7, 8015d86 <__gethex+0x2fc>
 8015d7c:	4639      	mov	r1, r7
 8015d7e:	4628      	mov	r0, r5
 8015d80:	f000 fdea 	bl	8016958 <__any_on>
 8015d84:	4682      	mov	sl, r0
 8015d86:	117a      	asrs	r2, r7, #5
 8015d88:	2301      	movs	r3, #1
 8015d8a:	f007 071f 	and.w	r7, r7, #31
 8015d8e:	fa03 f707 	lsl.w	r7, r3, r7
 8015d92:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 8015d96:	4621      	mov	r1, r4
 8015d98:	421f      	tst	r7, r3
 8015d9a:	4628      	mov	r0, r5
 8015d9c:	bf18      	it	ne
 8015d9e:	f04a 0a02 	orrne.w	sl, sl, #2
 8015da2:	1b36      	subs	r6, r6, r4
 8015da4:	f7ff fe22 	bl	80159ec <rshift>
 8015da8:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8015dac:	2702      	movs	r7, #2
 8015dae:	f1ba 0f00 	cmp.w	sl, #0
 8015db2:	d048      	beq.n	8015e46 <__gethex+0x3bc>
 8015db4:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8015db8:	2b02      	cmp	r3, #2
 8015dba:	d015      	beq.n	8015de8 <__gethex+0x35e>
 8015dbc:	2b03      	cmp	r3, #3
 8015dbe:	d017      	beq.n	8015df0 <__gethex+0x366>
 8015dc0:	2b01      	cmp	r3, #1
 8015dc2:	d109      	bne.n	8015dd8 <__gethex+0x34e>
 8015dc4:	f01a 0f02 	tst.w	sl, #2
 8015dc8:	d006      	beq.n	8015dd8 <__gethex+0x34e>
 8015dca:	f8d9 3000 	ldr.w	r3, [r9]
 8015dce:	ea4a 0a03 	orr.w	sl, sl, r3
 8015dd2:	f01a 0f01 	tst.w	sl, #1
 8015dd6:	d10e      	bne.n	8015df6 <__gethex+0x36c>
 8015dd8:	f047 0710 	orr.w	r7, r7, #16
 8015ddc:	e033      	b.n	8015e46 <__gethex+0x3bc>
 8015dde:	f04f 0a01 	mov.w	sl, #1
 8015de2:	e7d0      	b.n	8015d86 <__gethex+0x2fc>
 8015de4:	2701      	movs	r7, #1
 8015de6:	e7e2      	b.n	8015dae <__gethex+0x324>
 8015de8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015dea:	f1c3 0301 	rsb	r3, r3, #1
 8015dee:	9315      	str	r3, [sp, #84]	; 0x54
 8015df0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015df2:	2b00      	cmp	r3, #0
 8015df4:	d0f0      	beq.n	8015dd8 <__gethex+0x34e>
 8015df6:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8015dfa:	f105 0314 	add.w	r3, r5, #20
 8015dfe:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 8015e02:	eb03 010a 	add.w	r1, r3, sl
 8015e06:	f04f 0c00 	mov.w	ip, #0
 8015e0a:	4618      	mov	r0, r3
 8015e0c:	f853 2b04 	ldr.w	r2, [r3], #4
 8015e10:	f1b2 3fff 	cmp.w	r2, #4294967295
 8015e14:	d01c      	beq.n	8015e50 <__gethex+0x3c6>
 8015e16:	3201      	adds	r2, #1
 8015e18:	6002      	str	r2, [r0, #0]
 8015e1a:	2f02      	cmp	r7, #2
 8015e1c:	f105 0314 	add.w	r3, r5, #20
 8015e20:	d138      	bne.n	8015e94 <__gethex+0x40a>
 8015e22:	f8d8 2000 	ldr.w	r2, [r8]
 8015e26:	3a01      	subs	r2, #1
 8015e28:	42b2      	cmp	r2, r6
 8015e2a:	d10a      	bne.n	8015e42 <__gethex+0x3b8>
 8015e2c:	1171      	asrs	r1, r6, #5
 8015e2e:	2201      	movs	r2, #1
 8015e30:	f006 061f 	and.w	r6, r6, #31
 8015e34:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8015e38:	fa02 f606 	lsl.w	r6, r2, r6
 8015e3c:	421e      	tst	r6, r3
 8015e3e:	bf18      	it	ne
 8015e40:	4617      	movne	r7, r2
 8015e42:	f047 0720 	orr.w	r7, r7, #32
 8015e46:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8015e48:	601d      	str	r5, [r3, #0]
 8015e4a:	9b06      	ldr	r3, [sp, #24]
 8015e4c:	601c      	str	r4, [r3, #0]
 8015e4e:	e6a4      	b.n	8015b9a <__gethex+0x110>
 8015e50:	4299      	cmp	r1, r3
 8015e52:	f843 cc04 	str.w	ip, [r3, #-4]
 8015e56:	d8d8      	bhi.n	8015e0a <__gethex+0x380>
 8015e58:	68ab      	ldr	r3, [r5, #8]
 8015e5a:	4599      	cmp	r9, r3
 8015e5c:	db12      	blt.n	8015e84 <__gethex+0x3fa>
 8015e5e:	6869      	ldr	r1, [r5, #4]
 8015e60:	9802      	ldr	r0, [sp, #8]
 8015e62:	3101      	adds	r1, #1
 8015e64:	f000 f99a 	bl	801619c <_Balloc>
 8015e68:	692a      	ldr	r2, [r5, #16]
 8015e6a:	3202      	adds	r2, #2
 8015e6c:	f105 010c 	add.w	r1, r5, #12
 8015e70:	4683      	mov	fp, r0
 8015e72:	0092      	lsls	r2, r2, #2
 8015e74:	300c      	adds	r0, #12
 8015e76:	f7fc fe97 	bl	8012ba8 <memcpy>
 8015e7a:	4629      	mov	r1, r5
 8015e7c:	9802      	ldr	r0, [sp, #8]
 8015e7e:	f000 f9c1 	bl	8016204 <_Bfree>
 8015e82:	465d      	mov	r5, fp
 8015e84:	692b      	ldr	r3, [r5, #16]
 8015e86:	1c5a      	adds	r2, r3, #1
 8015e88:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8015e8c:	612a      	str	r2, [r5, #16]
 8015e8e:	2201      	movs	r2, #1
 8015e90:	615a      	str	r2, [r3, #20]
 8015e92:	e7c2      	b.n	8015e1a <__gethex+0x390>
 8015e94:	692a      	ldr	r2, [r5, #16]
 8015e96:	454a      	cmp	r2, r9
 8015e98:	dd0b      	ble.n	8015eb2 <__gethex+0x428>
 8015e9a:	2101      	movs	r1, #1
 8015e9c:	4628      	mov	r0, r5
 8015e9e:	f7ff fda5 	bl	80159ec <rshift>
 8015ea2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8015ea6:	3401      	adds	r4, #1
 8015ea8:	42a3      	cmp	r3, r4
 8015eaa:	f6ff aed9 	blt.w	8015c60 <__gethex+0x1d6>
 8015eae:	2701      	movs	r7, #1
 8015eb0:	e7c7      	b.n	8015e42 <__gethex+0x3b8>
 8015eb2:	f016 061f 	ands.w	r6, r6, #31
 8015eb6:	d0fa      	beq.n	8015eae <__gethex+0x424>
 8015eb8:	449a      	add	sl, r3
 8015eba:	f1c6 0620 	rsb	r6, r6, #32
 8015ebe:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8015ec2:	f000 fa2f 	bl	8016324 <__hi0bits>
 8015ec6:	42b0      	cmp	r0, r6
 8015ec8:	dbe7      	blt.n	8015e9a <__gethex+0x410>
 8015eca:	e7f0      	b.n	8015eae <__gethex+0x424>

08015ecc <L_shift>:
 8015ecc:	f1c2 0208 	rsb	r2, r2, #8
 8015ed0:	0092      	lsls	r2, r2, #2
 8015ed2:	b570      	push	{r4, r5, r6, lr}
 8015ed4:	f1c2 0620 	rsb	r6, r2, #32
 8015ed8:	6843      	ldr	r3, [r0, #4]
 8015eda:	6804      	ldr	r4, [r0, #0]
 8015edc:	fa03 f506 	lsl.w	r5, r3, r6
 8015ee0:	432c      	orrs	r4, r5
 8015ee2:	40d3      	lsrs	r3, r2
 8015ee4:	6004      	str	r4, [r0, #0]
 8015ee6:	f840 3f04 	str.w	r3, [r0, #4]!
 8015eea:	4288      	cmp	r0, r1
 8015eec:	d3f4      	bcc.n	8015ed8 <L_shift+0xc>
 8015eee:	bd70      	pop	{r4, r5, r6, pc}

08015ef0 <__match>:
 8015ef0:	b530      	push	{r4, r5, lr}
 8015ef2:	6803      	ldr	r3, [r0, #0]
 8015ef4:	3301      	adds	r3, #1
 8015ef6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8015efa:	b914      	cbnz	r4, 8015f02 <__match+0x12>
 8015efc:	6003      	str	r3, [r0, #0]
 8015efe:	2001      	movs	r0, #1
 8015f00:	bd30      	pop	{r4, r5, pc}
 8015f02:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015f06:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8015f0a:	2d19      	cmp	r5, #25
 8015f0c:	bf98      	it	ls
 8015f0e:	3220      	addls	r2, #32
 8015f10:	42a2      	cmp	r2, r4
 8015f12:	d0f0      	beq.n	8015ef6 <__match+0x6>
 8015f14:	2000      	movs	r0, #0
 8015f16:	e7f3      	b.n	8015f00 <__match+0x10>

08015f18 <__hexnan>:
 8015f18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015f1c:	680b      	ldr	r3, [r1, #0]
 8015f1e:	6801      	ldr	r1, [r0, #0]
 8015f20:	115f      	asrs	r7, r3, #5
 8015f22:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 8015f26:	f013 031f 	ands.w	r3, r3, #31
 8015f2a:	b087      	sub	sp, #28
 8015f2c:	bf18      	it	ne
 8015f2e:	3704      	addne	r7, #4
 8015f30:	2500      	movs	r5, #0
 8015f32:	1f3e      	subs	r6, r7, #4
 8015f34:	4682      	mov	sl, r0
 8015f36:	4690      	mov	r8, r2
 8015f38:	9301      	str	r3, [sp, #4]
 8015f3a:	f847 5c04 	str.w	r5, [r7, #-4]
 8015f3e:	46b1      	mov	r9, r6
 8015f40:	4634      	mov	r4, r6
 8015f42:	9502      	str	r5, [sp, #8]
 8015f44:	46ab      	mov	fp, r5
 8015f46:	784a      	ldrb	r2, [r1, #1]
 8015f48:	1c4b      	adds	r3, r1, #1
 8015f4a:	9303      	str	r3, [sp, #12]
 8015f4c:	b342      	cbz	r2, 8015fa0 <__hexnan+0x88>
 8015f4e:	4610      	mov	r0, r2
 8015f50:	9105      	str	r1, [sp, #20]
 8015f52:	9204      	str	r2, [sp, #16]
 8015f54:	f7ff fd84 	bl	8015a60 <__hexdig_fun>
 8015f58:	2800      	cmp	r0, #0
 8015f5a:	d143      	bne.n	8015fe4 <__hexnan+0xcc>
 8015f5c:	9a04      	ldr	r2, [sp, #16]
 8015f5e:	9905      	ldr	r1, [sp, #20]
 8015f60:	2a20      	cmp	r2, #32
 8015f62:	d818      	bhi.n	8015f96 <__hexnan+0x7e>
 8015f64:	9b02      	ldr	r3, [sp, #8]
 8015f66:	459b      	cmp	fp, r3
 8015f68:	dd13      	ble.n	8015f92 <__hexnan+0x7a>
 8015f6a:	454c      	cmp	r4, r9
 8015f6c:	d206      	bcs.n	8015f7c <__hexnan+0x64>
 8015f6e:	2d07      	cmp	r5, #7
 8015f70:	dc04      	bgt.n	8015f7c <__hexnan+0x64>
 8015f72:	462a      	mov	r2, r5
 8015f74:	4649      	mov	r1, r9
 8015f76:	4620      	mov	r0, r4
 8015f78:	f7ff ffa8 	bl	8015ecc <L_shift>
 8015f7c:	4544      	cmp	r4, r8
 8015f7e:	d944      	bls.n	801600a <__hexnan+0xf2>
 8015f80:	2300      	movs	r3, #0
 8015f82:	f1a4 0904 	sub.w	r9, r4, #4
 8015f86:	f844 3c04 	str.w	r3, [r4, #-4]
 8015f8a:	f8cd b008 	str.w	fp, [sp, #8]
 8015f8e:	464c      	mov	r4, r9
 8015f90:	461d      	mov	r5, r3
 8015f92:	9903      	ldr	r1, [sp, #12]
 8015f94:	e7d7      	b.n	8015f46 <__hexnan+0x2e>
 8015f96:	2a29      	cmp	r2, #41	; 0x29
 8015f98:	d14a      	bne.n	8016030 <__hexnan+0x118>
 8015f9a:	3102      	adds	r1, #2
 8015f9c:	f8ca 1000 	str.w	r1, [sl]
 8015fa0:	f1bb 0f00 	cmp.w	fp, #0
 8015fa4:	d044      	beq.n	8016030 <__hexnan+0x118>
 8015fa6:	454c      	cmp	r4, r9
 8015fa8:	d206      	bcs.n	8015fb8 <__hexnan+0xa0>
 8015faa:	2d07      	cmp	r5, #7
 8015fac:	dc04      	bgt.n	8015fb8 <__hexnan+0xa0>
 8015fae:	462a      	mov	r2, r5
 8015fb0:	4649      	mov	r1, r9
 8015fb2:	4620      	mov	r0, r4
 8015fb4:	f7ff ff8a 	bl	8015ecc <L_shift>
 8015fb8:	4544      	cmp	r4, r8
 8015fba:	d928      	bls.n	801600e <__hexnan+0xf6>
 8015fbc:	4643      	mov	r3, r8
 8015fbe:	f854 2b04 	ldr.w	r2, [r4], #4
 8015fc2:	f843 2b04 	str.w	r2, [r3], #4
 8015fc6:	42a6      	cmp	r6, r4
 8015fc8:	d2f9      	bcs.n	8015fbe <__hexnan+0xa6>
 8015fca:	2200      	movs	r2, #0
 8015fcc:	f843 2b04 	str.w	r2, [r3], #4
 8015fd0:	429e      	cmp	r6, r3
 8015fd2:	d2fb      	bcs.n	8015fcc <__hexnan+0xb4>
 8015fd4:	6833      	ldr	r3, [r6, #0]
 8015fd6:	b91b      	cbnz	r3, 8015fe0 <__hexnan+0xc8>
 8015fd8:	4546      	cmp	r6, r8
 8015fda:	d127      	bne.n	801602c <__hexnan+0x114>
 8015fdc:	2301      	movs	r3, #1
 8015fde:	6033      	str	r3, [r6, #0]
 8015fe0:	2005      	movs	r0, #5
 8015fe2:	e026      	b.n	8016032 <__hexnan+0x11a>
 8015fe4:	3501      	adds	r5, #1
 8015fe6:	2d08      	cmp	r5, #8
 8015fe8:	f10b 0b01 	add.w	fp, fp, #1
 8015fec:	dd06      	ble.n	8015ffc <__hexnan+0xe4>
 8015fee:	4544      	cmp	r4, r8
 8015ff0:	d9cf      	bls.n	8015f92 <__hexnan+0x7a>
 8015ff2:	2300      	movs	r3, #0
 8015ff4:	f844 3c04 	str.w	r3, [r4, #-4]
 8015ff8:	2501      	movs	r5, #1
 8015ffa:	3c04      	subs	r4, #4
 8015ffc:	6822      	ldr	r2, [r4, #0]
 8015ffe:	f000 000f 	and.w	r0, r0, #15
 8016002:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8016006:	6020      	str	r0, [r4, #0]
 8016008:	e7c3      	b.n	8015f92 <__hexnan+0x7a>
 801600a:	2508      	movs	r5, #8
 801600c:	e7c1      	b.n	8015f92 <__hexnan+0x7a>
 801600e:	9b01      	ldr	r3, [sp, #4]
 8016010:	2b00      	cmp	r3, #0
 8016012:	d0df      	beq.n	8015fd4 <__hexnan+0xbc>
 8016014:	f04f 32ff 	mov.w	r2, #4294967295
 8016018:	f1c3 0320 	rsb	r3, r3, #32
 801601c:	fa22 f303 	lsr.w	r3, r2, r3
 8016020:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8016024:	401a      	ands	r2, r3
 8016026:	f847 2c04 	str.w	r2, [r7, #-4]
 801602a:	e7d3      	b.n	8015fd4 <__hexnan+0xbc>
 801602c:	3e04      	subs	r6, #4
 801602e:	e7d1      	b.n	8015fd4 <__hexnan+0xbc>
 8016030:	2004      	movs	r0, #4
 8016032:	b007      	add	sp, #28
 8016034:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08016038 <__locale_ctype_ptr_l>:
 8016038:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 801603c:	4770      	bx	lr
	...

08016040 <__locale_ctype_ptr>:
 8016040:	4b04      	ldr	r3, [pc, #16]	; (8016054 <__locale_ctype_ptr+0x14>)
 8016042:	4a05      	ldr	r2, [pc, #20]	; (8016058 <__locale_ctype_ptr+0x18>)
 8016044:	681b      	ldr	r3, [r3, #0]
 8016046:	6a1b      	ldr	r3, [r3, #32]
 8016048:	2b00      	cmp	r3, #0
 801604a:	bf08      	it	eq
 801604c:	4613      	moveq	r3, r2
 801604e:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 8016052:	4770      	bx	lr
 8016054:	2000000c 	.word	0x2000000c
 8016058:	20000070 	.word	0x20000070

0801605c <__localeconv_l>:
 801605c:	30f0      	adds	r0, #240	; 0xf0
 801605e:	4770      	bx	lr

08016060 <_localeconv_r>:
 8016060:	4b04      	ldr	r3, [pc, #16]	; (8016074 <_localeconv_r+0x14>)
 8016062:	681b      	ldr	r3, [r3, #0]
 8016064:	6a18      	ldr	r0, [r3, #32]
 8016066:	4b04      	ldr	r3, [pc, #16]	; (8016078 <_localeconv_r+0x18>)
 8016068:	2800      	cmp	r0, #0
 801606a:	bf08      	it	eq
 801606c:	4618      	moveq	r0, r3
 801606e:	30f0      	adds	r0, #240	; 0xf0
 8016070:	4770      	bx	lr
 8016072:	bf00      	nop
 8016074:	2000000c 	.word	0x2000000c
 8016078:	20000070 	.word	0x20000070

0801607c <_lseek_r>:
 801607c:	b538      	push	{r3, r4, r5, lr}
 801607e:	4c07      	ldr	r4, [pc, #28]	; (801609c <_lseek_r+0x20>)
 8016080:	4605      	mov	r5, r0
 8016082:	4608      	mov	r0, r1
 8016084:	4611      	mov	r1, r2
 8016086:	2200      	movs	r2, #0
 8016088:	6022      	str	r2, [r4, #0]
 801608a:	461a      	mov	r2, r3
 801608c:	f7ef fc00 	bl	8005890 <_lseek>
 8016090:	1c43      	adds	r3, r0, #1
 8016092:	d102      	bne.n	801609a <_lseek_r+0x1e>
 8016094:	6823      	ldr	r3, [r4, #0]
 8016096:	b103      	cbz	r3, 801609a <_lseek_r+0x1e>
 8016098:	602b      	str	r3, [r5, #0]
 801609a:	bd38      	pop	{r3, r4, r5, pc}
 801609c:	2003be04 	.word	0x2003be04

080160a0 <__swhatbuf_r>:
 80160a0:	b570      	push	{r4, r5, r6, lr}
 80160a2:	460e      	mov	r6, r1
 80160a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80160a8:	2900      	cmp	r1, #0
 80160aa:	b096      	sub	sp, #88	; 0x58
 80160ac:	4614      	mov	r4, r2
 80160ae:	461d      	mov	r5, r3
 80160b0:	da07      	bge.n	80160c2 <__swhatbuf_r+0x22>
 80160b2:	2300      	movs	r3, #0
 80160b4:	602b      	str	r3, [r5, #0]
 80160b6:	89b3      	ldrh	r3, [r6, #12]
 80160b8:	061a      	lsls	r2, r3, #24
 80160ba:	d410      	bmi.n	80160de <__swhatbuf_r+0x3e>
 80160bc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80160c0:	e00e      	b.n	80160e0 <__swhatbuf_r+0x40>
 80160c2:	466a      	mov	r2, sp
 80160c4:	f001 fc24 	bl	8017910 <_fstat_r>
 80160c8:	2800      	cmp	r0, #0
 80160ca:	dbf2      	blt.n	80160b2 <__swhatbuf_r+0x12>
 80160cc:	9a01      	ldr	r2, [sp, #4]
 80160ce:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80160d2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80160d6:	425a      	negs	r2, r3
 80160d8:	415a      	adcs	r2, r3
 80160da:	602a      	str	r2, [r5, #0]
 80160dc:	e7ee      	b.n	80160bc <__swhatbuf_r+0x1c>
 80160de:	2340      	movs	r3, #64	; 0x40
 80160e0:	2000      	movs	r0, #0
 80160e2:	6023      	str	r3, [r4, #0]
 80160e4:	b016      	add	sp, #88	; 0x58
 80160e6:	bd70      	pop	{r4, r5, r6, pc}

080160e8 <__smakebuf_r>:
 80160e8:	898b      	ldrh	r3, [r1, #12]
 80160ea:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80160ec:	079d      	lsls	r5, r3, #30
 80160ee:	4606      	mov	r6, r0
 80160f0:	460c      	mov	r4, r1
 80160f2:	d507      	bpl.n	8016104 <__smakebuf_r+0x1c>
 80160f4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80160f8:	6023      	str	r3, [r4, #0]
 80160fa:	6123      	str	r3, [r4, #16]
 80160fc:	2301      	movs	r3, #1
 80160fe:	6163      	str	r3, [r4, #20]
 8016100:	b002      	add	sp, #8
 8016102:	bd70      	pop	{r4, r5, r6, pc}
 8016104:	ab01      	add	r3, sp, #4
 8016106:	466a      	mov	r2, sp
 8016108:	f7ff ffca 	bl	80160a0 <__swhatbuf_r>
 801610c:	9900      	ldr	r1, [sp, #0]
 801610e:	4605      	mov	r5, r0
 8016110:	4630      	mov	r0, r6
 8016112:	f000 fc9f 	bl	8016a54 <_malloc_r>
 8016116:	b948      	cbnz	r0, 801612c <__smakebuf_r+0x44>
 8016118:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801611c:	059a      	lsls	r2, r3, #22
 801611e:	d4ef      	bmi.n	8016100 <__smakebuf_r+0x18>
 8016120:	f023 0303 	bic.w	r3, r3, #3
 8016124:	f043 0302 	orr.w	r3, r3, #2
 8016128:	81a3      	strh	r3, [r4, #12]
 801612a:	e7e3      	b.n	80160f4 <__smakebuf_r+0xc>
 801612c:	4b0d      	ldr	r3, [pc, #52]	; (8016164 <__smakebuf_r+0x7c>)
 801612e:	62b3      	str	r3, [r6, #40]	; 0x28
 8016130:	89a3      	ldrh	r3, [r4, #12]
 8016132:	6020      	str	r0, [r4, #0]
 8016134:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8016138:	81a3      	strh	r3, [r4, #12]
 801613a:	9b00      	ldr	r3, [sp, #0]
 801613c:	6163      	str	r3, [r4, #20]
 801613e:	9b01      	ldr	r3, [sp, #4]
 8016140:	6120      	str	r0, [r4, #16]
 8016142:	b15b      	cbz	r3, 801615c <__smakebuf_r+0x74>
 8016144:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8016148:	4630      	mov	r0, r6
 801614a:	f001 fbf3 	bl	8017934 <_isatty_r>
 801614e:	b128      	cbz	r0, 801615c <__smakebuf_r+0x74>
 8016150:	89a3      	ldrh	r3, [r4, #12]
 8016152:	f023 0303 	bic.w	r3, r3, #3
 8016156:	f043 0301 	orr.w	r3, r3, #1
 801615a:	81a3      	strh	r3, [r4, #12]
 801615c:	89a3      	ldrh	r3, [r4, #12]
 801615e:	431d      	orrs	r5, r3
 8016160:	81a5      	strh	r5, [r4, #12]
 8016162:	e7cd      	b.n	8016100 <__smakebuf_r+0x18>
 8016164:	080158a1 	.word	0x080158a1

08016168 <malloc>:
 8016168:	4b02      	ldr	r3, [pc, #8]	; (8016174 <malloc+0xc>)
 801616a:	4601      	mov	r1, r0
 801616c:	6818      	ldr	r0, [r3, #0]
 801616e:	f000 bc71 	b.w	8016a54 <_malloc_r>
 8016172:	bf00      	nop
 8016174:	2000000c 	.word	0x2000000c

08016178 <__ascii_mbtowc>:
 8016178:	b082      	sub	sp, #8
 801617a:	b901      	cbnz	r1, 801617e <__ascii_mbtowc+0x6>
 801617c:	a901      	add	r1, sp, #4
 801617e:	b142      	cbz	r2, 8016192 <__ascii_mbtowc+0x1a>
 8016180:	b14b      	cbz	r3, 8016196 <__ascii_mbtowc+0x1e>
 8016182:	7813      	ldrb	r3, [r2, #0]
 8016184:	600b      	str	r3, [r1, #0]
 8016186:	7812      	ldrb	r2, [r2, #0]
 8016188:	1c10      	adds	r0, r2, #0
 801618a:	bf18      	it	ne
 801618c:	2001      	movne	r0, #1
 801618e:	b002      	add	sp, #8
 8016190:	4770      	bx	lr
 8016192:	4610      	mov	r0, r2
 8016194:	e7fb      	b.n	801618e <__ascii_mbtowc+0x16>
 8016196:	f06f 0001 	mvn.w	r0, #1
 801619a:	e7f8      	b.n	801618e <__ascii_mbtowc+0x16>

0801619c <_Balloc>:
 801619c:	b570      	push	{r4, r5, r6, lr}
 801619e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80161a0:	4604      	mov	r4, r0
 80161a2:	460e      	mov	r6, r1
 80161a4:	b93d      	cbnz	r5, 80161b6 <_Balloc+0x1a>
 80161a6:	2010      	movs	r0, #16
 80161a8:	f7ff ffde 	bl	8016168 <malloc>
 80161ac:	6260      	str	r0, [r4, #36]	; 0x24
 80161ae:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80161b2:	6005      	str	r5, [r0, #0]
 80161b4:	60c5      	str	r5, [r0, #12]
 80161b6:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80161b8:	68eb      	ldr	r3, [r5, #12]
 80161ba:	b183      	cbz	r3, 80161de <_Balloc+0x42>
 80161bc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80161be:	68db      	ldr	r3, [r3, #12]
 80161c0:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80161c4:	b9b8      	cbnz	r0, 80161f6 <_Balloc+0x5a>
 80161c6:	2101      	movs	r1, #1
 80161c8:	fa01 f506 	lsl.w	r5, r1, r6
 80161cc:	1d6a      	adds	r2, r5, #5
 80161ce:	0092      	lsls	r2, r2, #2
 80161d0:	4620      	mov	r0, r4
 80161d2:	f000 fbe2 	bl	801699a <_calloc_r>
 80161d6:	b160      	cbz	r0, 80161f2 <_Balloc+0x56>
 80161d8:	e9c0 6501 	strd	r6, r5, [r0, #4]
 80161dc:	e00e      	b.n	80161fc <_Balloc+0x60>
 80161de:	2221      	movs	r2, #33	; 0x21
 80161e0:	2104      	movs	r1, #4
 80161e2:	4620      	mov	r0, r4
 80161e4:	f000 fbd9 	bl	801699a <_calloc_r>
 80161e8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80161ea:	60e8      	str	r0, [r5, #12]
 80161ec:	68db      	ldr	r3, [r3, #12]
 80161ee:	2b00      	cmp	r3, #0
 80161f0:	d1e4      	bne.n	80161bc <_Balloc+0x20>
 80161f2:	2000      	movs	r0, #0
 80161f4:	bd70      	pop	{r4, r5, r6, pc}
 80161f6:	6802      	ldr	r2, [r0, #0]
 80161f8:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80161fc:	2300      	movs	r3, #0
 80161fe:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8016202:	e7f7      	b.n	80161f4 <_Balloc+0x58>

08016204 <_Bfree>:
 8016204:	b570      	push	{r4, r5, r6, lr}
 8016206:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8016208:	4606      	mov	r6, r0
 801620a:	460d      	mov	r5, r1
 801620c:	b93c      	cbnz	r4, 801621e <_Bfree+0x1a>
 801620e:	2010      	movs	r0, #16
 8016210:	f7ff ffaa 	bl	8016168 <malloc>
 8016214:	6270      	str	r0, [r6, #36]	; 0x24
 8016216:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801621a:	6004      	str	r4, [r0, #0]
 801621c:	60c4      	str	r4, [r0, #12]
 801621e:	b13d      	cbz	r5, 8016230 <_Bfree+0x2c>
 8016220:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8016222:	686a      	ldr	r2, [r5, #4]
 8016224:	68db      	ldr	r3, [r3, #12]
 8016226:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801622a:	6029      	str	r1, [r5, #0]
 801622c:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8016230:	bd70      	pop	{r4, r5, r6, pc}

08016232 <__multadd>:
 8016232:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016236:	690d      	ldr	r5, [r1, #16]
 8016238:	461f      	mov	r7, r3
 801623a:	4606      	mov	r6, r0
 801623c:	460c      	mov	r4, r1
 801623e:	f101 0c14 	add.w	ip, r1, #20
 8016242:	2300      	movs	r3, #0
 8016244:	f8dc 0000 	ldr.w	r0, [ip]
 8016248:	b281      	uxth	r1, r0
 801624a:	fb02 7101 	mla	r1, r2, r1, r7
 801624e:	0c0f      	lsrs	r7, r1, #16
 8016250:	0c00      	lsrs	r0, r0, #16
 8016252:	fb02 7000 	mla	r0, r2, r0, r7
 8016256:	b289      	uxth	r1, r1
 8016258:	3301      	adds	r3, #1
 801625a:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 801625e:	429d      	cmp	r5, r3
 8016260:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8016264:	f84c 1b04 	str.w	r1, [ip], #4
 8016268:	dcec      	bgt.n	8016244 <__multadd+0x12>
 801626a:	b1d7      	cbz	r7, 80162a2 <__multadd+0x70>
 801626c:	68a3      	ldr	r3, [r4, #8]
 801626e:	42ab      	cmp	r3, r5
 8016270:	dc12      	bgt.n	8016298 <__multadd+0x66>
 8016272:	6861      	ldr	r1, [r4, #4]
 8016274:	4630      	mov	r0, r6
 8016276:	3101      	adds	r1, #1
 8016278:	f7ff ff90 	bl	801619c <_Balloc>
 801627c:	6922      	ldr	r2, [r4, #16]
 801627e:	3202      	adds	r2, #2
 8016280:	f104 010c 	add.w	r1, r4, #12
 8016284:	4680      	mov	r8, r0
 8016286:	0092      	lsls	r2, r2, #2
 8016288:	300c      	adds	r0, #12
 801628a:	f7fc fc8d 	bl	8012ba8 <memcpy>
 801628e:	4621      	mov	r1, r4
 8016290:	4630      	mov	r0, r6
 8016292:	f7ff ffb7 	bl	8016204 <_Bfree>
 8016296:	4644      	mov	r4, r8
 8016298:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801629c:	3501      	adds	r5, #1
 801629e:	615f      	str	r7, [r3, #20]
 80162a0:	6125      	str	r5, [r4, #16]
 80162a2:	4620      	mov	r0, r4
 80162a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080162a8 <__s2b>:
 80162a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80162ac:	460c      	mov	r4, r1
 80162ae:	4615      	mov	r5, r2
 80162b0:	461f      	mov	r7, r3
 80162b2:	2209      	movs	r2, #9
 80162b4:	3308      	adds	r3, #8
 80162b6:	4606      	mov	r6, r0
 80162b8:	fb93 f3f2 	sdiv	r3, r3, r2
 80162bc:	2100      	movs	r1, #0
 80162be:	2201      	movs	r2, #1
 80162c0:	429a      	cmp	r2, r3
 80162c2:	db20      	blt.n	8016306 <__s2b+0x5e>
 80162c4:	4630      	mov	r0, r6
 80162c6:	f7ff ff69 	bl	801619c <_Balloc>
 80162ca:	9b08      	ldr	r3, [sp, #32]
 80162cc:	6143      	str	r3, [r0, #20]
 80162ce:	2d09      	cmp	r5, #9
 80162d0:	f04f 0301 	mov.w	r3, #1
 80162d4:	6103      	str	r3, [r0, #16]
 80162d6:	dd19      	ble.n	801630c <__s2b+0x64>
 80162d8:	f104 0809 	add.w	r8, r4, #9
 80162dc:	46c1      	mov	r9, r8
 80162de:	442c      	add	r4, r5
 80162e0:	f819 3b01 	ldrb.w	r3, [r9], #1
 80162e4:	4601      	mov	r1, r0
 80162e6:	3b30      	subs	r3, #48	; 0x30
 80162e8:	220a      	movs	r2, #10
 80162ea:	4630      	mov	r0, r6
 80162ec:	f7ff ffa1 	bl	8016232 <__multadd>
 80162f0:	45a1      	cmp	r9, r4
 80162f2:	d1f5      	bne.n	80162e0 <__s2b+0x38>
 80162f4:	eb08 0405 	add.w	r4, r8, r5
 80162f8:	3c08      	subs	r4, #8
 80162fa:	1b2d      	subs	r5, r5, r4
 80162fc:	1963      	adds	r3, r4, r5
 80162fe:	42bb      	cmp	r3, r7
 8016300:	db07      	blt.n	8016312 <__s2b+0x6a>
 8016302:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8016306:	0052      	lsls	r2, r2, #1
 8016308:	3101      	adds	r1, #1
 801630a:	e7d9      	b.n	80162c0 <__s2b+0x18>
 801630c:	340a      	adds	r4, #10
 801630e:	2509      	movs	r5, #9
 8016310:	e7f3      	b.n	80162fa <__s2b+0x52>
 8016312:	f814 3b01 	ldrb.w	r3, [r4], #1
 8016316:	4601      	mov	r1, r0
 8016318:	3b30      	subs	r3, #48	; 0x30
 801631a:	220a      	movs	r2, #10
 801631c:	4630      	mov	r0, r6
 801631e:	f7ff ff88 	bl	8016232 <__multadd>
 8016322:	e7eb      	b.n	80162fc <__s2b+0x54>

08016324 <__hi0bits>:
 8016324:	0c02      	lsrs	r2, r0, #16
 8016326:	0412      	lsls	r2, r2, #16
 8016328:	4603      	mov	r3, r0
 801632a:	b9b2      	cbnz	r2, 801635a <__hi0bits+0x36>
 801632c:	0403      	lsls	r3, r0, #16
 801632e:	2010      	movs	r0, #16
 8016330:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8016334:	bf04      	itt	eq
 8016336:	021b      	lsleq	r3, r3, #8
 8016338:	3008      	addeq	r0, #8
 801633a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 801633e:	bf04      	itt	eq
 8016340:	011b      	lsleq	r3, r3, #4
 8016342:	3004      	addeq	r0, #4
 8016344:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8016348:	bf04      	itt	eq
 801634a:	009b      	lsleq	r3, r3, #2
 801634c:	3002      	addeq	r0, #2
 801634e:	2b00      	cmp	r3, #0
 8016350:	db06      	blt.n	8016360 <__hi0bits+0x3c>
 8016352:	005b      	lsls	r3, r3, #1
 8016354:	d503      	bpl.n	801635e <__hi0bits+0x3a>
 8016356:	3001      	adds	r0, #1
 8016358:	4770      	bx	lr
 801635a:	2000      	movs	r0, #0
 801635c:	e7e8      	b.n	8016330 <__hi0bits+0xc>
 801635e:	2020      	movs	r0, #32
 8016360:	4770      	bx	lr

08016362 <__lo0bits>:
 8016362:	6803      	ldr	r3, [r0, #0]
 8016364:	f013 0207 	ands.w	r2, r3, #7
 8016368:	4601      	mov	r1, r0
 801636a:	d00b      	beq.n	8016384 <__lo0bits+0x22>
 801636c:	07da      	lsls	r2, r3, #31
 801636e:	d423      	bmi.n	80163b8 <__lo0bits+0x56>
 8016370:	0798      	lsls	r0, r3, #30
 8016372:	bf49      	itett	mi
 8016374:	085b      	lsrmi	r3, r3, #1
 8016376:	089b      	lsrpl	r3, r3, #2
 8016378:	2001      	movmi	r0, #1
 801637a:	600b      	strmi	r3, [r1, #0]
 801637c:	bf5c      	itt	pl
 801637e:	600b      	strpl	r3, [r1, #0]
 8016380:	2002      	movpl	r0, #2
 8016382:	4770      	bx	lr
 8016384:	b298      	uxth	r0, r3
 8016386:	b9a8      	cbnz	r0, 80163b4 <__lo0bits+0x52>
 8016388:	0c1b      	lsrs	r3, r3, #16
 801638a:	2010      	movs	r0, #16
 801638c:	f013 0fff 	tst.w	r3, #255	; 0xff
 8016390:	bf04      	itt	eq
 8016392:	0a1b      	lsreq	r3, r3, #8
 8016394:	3008      	addeq	r0, #8
 8016396:	071a      	lsls	r2, r3, #28
 8016398:	bf04      	itt	eq
 801639a:	091b      	lsreq	r3, r3, #4
 801639c:	3004      	addeq	r0, #4
 801639e:	079a      	lsls	r2, r3, #30
 80163a0:	bf04      	itt	eq
 80163a2:	089b      	lsreq	r3, r3, #2
 80163a4:	3002      	addeq	r0, #2
 80163a6:	07da      	lsls	r2, r3, #31
 80163a8:	d402      	bmi.n	80163b0 <__lo0bits+0x4e>
 80163aa:	085b      	lsrs	r3, r3, #1
 80163ac:	d006      	beq.n	80163bc <__lo0bits+0x5a>
 80163ae:	3001      	adds	r0, #1
 80163b0:	600b      	str	r3, [r1, #0]
 80163b2:	4770      	bx	lr
 80163b4:	4610      	mov	r0, r2
 80163b6:	e7e9      	b.n	801638c <__lo0bits+0x2a>
 80163b8:	2000      	movs	r0, #0
 80163ba:	4770      	bx	lr
 80163bc:	2020      	movs	r0, #32
 80163be:	4770      	bx	lr

080163c0 <__i2b>:
 80163c0:	b510      	push	{r4, lr}
 80163c2:	460c      	mov	r4, r1
 80163c4:	2101      	movs	r1, #1
 80163c6:	f7ff fee9 	bl	801619c <_Balloc>
 80163ca:	2201      	movs	r2, #1
 80163cc:	6144      	str	r4, [r0, #20]
 80163ce:	6102      	str	r2, [r0, #16]
 80163d0:	bd10      	pop	{r4, pc}

080163d2 <__multiply>:
 80163d2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80163d6:	4614      	mov	r4, r2
 80163d8:	690a      	ldr	r2, [r1, #16]
 80163da:	6923      	ldr	r3, [r4, #16]
 80163dc:	429a      	cmp	r2, r3
 80163de:	bfb8      	it	lt
 80163e0:	460b      	movlt	r3, r1
 80163e2:	4688      	mov	r8, r1
 80163e4:	bfbc      	itt	lt
 80163e6:	46a0      	movlt	r8, r4
 80163e8:	461c      	movlt	r4, r3
 80163ea:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80163ee:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80163f2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80163f6:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80163fa:	eb07 0609 	add.w	r6, r7, r9
 80163fe:	42b3      	cmp	r3, r6
 8016400:	bfb8      	it	lt
 8016402:	3101      	addlt	r1, #1
 8016404:	f7ff feca 	bl	801619c <_Balloc>
 8016408:	f100 0514 	add.w	r5, r0, #20
 801640c:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8016410:	462b      	mov	r3, r5
 8016412:	2200      	movs	r2, #0
 8016414:	4573      	cmp	r3, lr
 8016416:	d316      	bcc.n	8016446 <__multiply+0x74>
 8016418:	f104 0214 	add.w	r2, r4, #20
 801641c:	f108 0114 	add.w	r1, r8, #20
 8016420:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8016424:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8016428:	9300      	str	r3, [sp, #0]
 801642a:	9b00      	ldr	r3, [sp, #0]
 801642c:	9201      	str	r2, [sp, #4]
 801642e:	4293      	cmp	r3, r2
 8016430:	d80c      	bhi.n	801644c <__multiply+0x7a>
 8016432:	2e00      	cmp	r6, #0
 8016434:	dd03      	ble.n	801643e <__multiply+0x6c>
 8016436:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 801643a:	2b00      	cmp	r3, #0
 801643c:	d05d      	beq.n	80164fa <__multiply+0x128>
 801643e:	6106      	str	r6, [r0, #16]
 8016440:	b003      	add	sp, #12
 8016442:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016446:	f843 2b04 	str.w	r2, [r3], #4
 801644a:	e7e3      	b.n	8016414 <__multiply+0x42>
 801644c:	f8b2 b000 	ldrh.w	fp, [r2]
 8016450:	f1bb 0f00 	cmp.w	fp, #0
 8016454:	d023      	beq.n	801649e <__multiply+0xcc>
 8016456:	4689      	mov	r9, r1
 8016458:	46ac      	mov	ip, r5
 801645a:	f04f 0800 	mov.w	r8, #0
 801645e:	f859 4b04 	ldr.w	r4, [r9], #4
 8016462:	f8dc a000 	ldr.w	sl, [ip]
 8016466:	b2a3      	uxth	r3, r4
 8016468:	fa1f fa8a 	uxth.w	sl, sl
 801646c:	fb0b a303 	mla	r3, fp, r3, sl
 8016470:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8016474:	f8dc 4000 	ldr.w	r4, [ip]
 8016478:	4443      	add	r3, r8
 801647a:	ea4f 4814 	mov.w	r8, r4, lsr #16
 801647e:	fb0b 840a 	mla	r4, fp, sl, r8
 8016482:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8016486:	46e2      	mov	sl, ip
 8016488:	b29b      	uxth	r3, r3
 801648a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 801648e:	454f      	cmp	r7, r9
 8016490:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8016494:	f84a 3b04 	str.w	r3, [sl], #4
 8016498:	d82b      	bhi.n	80164f2 <__multiply+0x120>
 801649a:	f8cc 8004 	str.w	r8, [ip, #4]
 801649e:	9b01      	ldr	r3, [sp, #4]
 80164a0:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 80164a4:	3204      	adds	r2, #4
 80164a6:	f1ba 0f00 	cmp.w	sl, #0
 80164aa:	d020      	beq.n	80164ee <__multiply+0x11c>
 80164ac:	682b      	ldr	r3, [r5, #0]
 80164ae:	4689      	mov	r9, r1
 80164b0:	46a8      	mov	r8, r5
 80164b2:	f04f 0b00 	mov.w	fp, #0
 80164b6:	f8b9 c000 	ldrh.w	ip, [r9]
 80164ba:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 80164be:	fb0a 440c 	mla	r4, sl, ip, r4
 80164c2:	445c      	add	r4, fp
 80164c4:	46c4      	mov	ip, r8
 80164c6:	b29b      	uxth	r3, r3
 80164c8:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80164cc:	f84c 3b04 	str.w	r3, [ip], #4
 80164d0:	f859 3b04 	ldr.w	r3, [r9], #4
 80164d4:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 80164d8:	0c1b      	lsrs	r3, r3, #16
 80164da:	fb0a b303 	mla	r3, sl, r3, fp
 80164de:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 80164e2:	454f      	cmp	r7, r9
 80164e4:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 80164e8:	d805      	bhi.n	80164f6 <__multiply+0x124>
 80164ea:	f8c8 3004 	str.w	r3, [r8, #4]
 80164ee:	3504      	adds	r5, #4
 80164f0:	e79b      	b.n	801642a <__multiply+0x58>
 80164f2:	46d4      	mov	ip, sl
 80164f4:	e7b3      	b.n	801645e <__multiply+0x8c>
 80164f6:	46e0      	mov	r8, ip
 80164f8:	e7dd      	b.n	80164b6 <__multiply+0xe4>
 80164fa:	3e01      	subs	r6, #1
 80164fc:	e799      	b.n	8016432 <__multiply+0x60>
	...

08016500 <__pow5mult>:
 8016500:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016504:	4615      	mov	r5, r2
 8016506:	f012 0203 	ands.w	r2, r2, #3
 801650a:	4606      	mov	r6, r0
 801650c:	460f      	mov	r7, r1
 801650e:	d007      	beq.n	8016520 <__pow5mult+0x20>
 8016510:	3a01      	subs	r2, #1
 8016512:	4c21      	ldr	r4, [pc, #132]	; (8016598 <__pow5mult+0x98>)
 8016514:	2300      	movs	r3, #0
 8016516:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801651a:	f7ff fe8a 	bl	8016232 <__multadd>
 801651e:	4607      	mov	r7, r0
 8016520:	10ad      	asrs	r5, r5, #2
 8016522:	d035      	beq.n	8016590 <__pow5mult+0x90>
 8016524:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8016526:	b93c      	cbnz	r4, 8016538 <__pow5mult+0x38>
 8016528:	2010      	movs	r0, #16
 801652a:	f7ff fe1d 	bl	8016168 <malloc>
 801652e:	6270      	str	r0, [r6, #36]	; 0x24
 8016530:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8016534:	6004      	str	r4, [r0, #0]
 8016536:	60c4      	str	r4, [r0, #12]
 8016538:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 801653c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8016540:	b94c      	cbnz	r4, 8016556 <__pow5mult+0x56>
 8016542:	f240 2171 	movw	r1, #625	; 0x271
 8016546:	4630      	mov	r0, r6
 8016548:	f7ff ff3a 	bl	80163c0 <__i2b>
 801654c:	2300      	movs	r3, #0
 801654e:	f8c8 0008 	str.w	r0, [r8, #8]
 8016552:	4604      	mov	r4, r0
 8016554:	6003      	str	r3, [r0, #0]
 8016556:	f04f 0800 	mov.w	r8, #0
 801655a:	07eb      	lsls	r3, r5, #31
 801655c:	d50a      	bpl.n	8016574 <__pow5mult+0x74>
 801655e:	4639      	mov	r1, r7
 8016560:	4622      	mov	r2, r4
 8016562:	4630      	mov	r0, r6
 8016564:	f7ff ff35 	bl	80163d2 <__multiply>
 8016568:	4639      	mov	r1, r7
 801656a:	4681      	mov	r9, r0
 801656c:	4630      	mov	r0, r6
 801656e:	f7ff fe49 	bl	8016204 <_Bfree>
 8016572:	464f      	mov	r7, r9
 8016574:	106d      	asrs	r5, r5, #1
 8016576:	d00b      	beq.n	8016590 <__pow5mult+0x90>
 8016578:	6820      	ldr	r0, [r4, #0]
 801657a:	b938      	cbnz	r0, 801658c <__pow5mult+0x8c>
 801657c:	4622      	mov	r2, r4
 801657e:	4621      	mov	r1, r4
 8016580:	4630      	mov	r0, r6
 8016582:	f7ff ff26 	bl	80163d2 <__multiply>
 8016586:	6020      	str	r0, [r4, #0]
 8016588:	f8c0 8000 	str.w	r8, [r0]
 801658c:	4604      	mov	r4, r0
 801658e:	e7e4      	b.n	801655a <__pow5mult+0x5a>
 8016590:	4638      	mov	r0, r7
 8016592:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8016596:	bf00      	nop
 8016598:	080183e0 	.word	0x080183e0

0801659c <__lshift>:
 801659c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80165a0:	460c      	mov	r4, r1
 80165a2:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80165a6:	6923      	ldr	r3, [r4, #16]
 80165a8:	6849      	ldr	r1, [r1, #4]
 80165aa:	eb0a 0903 	add.w	r9, sl, r3
 80165ae:	68a3      	ldr	r3, [r4, #8]
 80165b0:	4607      	mov	r7, r0
 80165b2:	4616      	mov	r6, r2
 80165b4:	f109 0501 	add.w	r5, r9, #1
 80165b8:	42ab      	cmp	r3, r5
 80165ba:	db32      	blt.n	8016622 <__lshift+0x86>
 80165bc:	4638      	mov	r0, r7
 80165be:	f7ff fded 	bl	801619c <_Balloc>
 80165c2:	2300      	movs	r3, #0
 80165c4:	4680      	mov	r8, r0
 80165c6:	f100 0114 	add.w	r1, r0, #20
 80165ca:	461a      	mov	r2, r3
 80165cc:	4553      	cmp	r3, sl
 80165ce:	db2b      	blt.n	8016628 <__lshift+0x8c>
 80165d0:	6920      	ldr	r0, [r4, #16]
 80165d2:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80165d6:	f104 0314 	add.w	r3, r4, #20
 80165da:	f016 021f 	ands.w	r2, r6, #31
 80165de:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80165e2:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80165e6:	d025      	beq.n	8016634 <__lshift+0x98>
 80165e8:	f1c2 0e20 	rsb	lr, r2, #32
 80165ec:	2000      	movs	r0, #0
 80165ee:	681e      	ldr	r6, [r3, #0]
 80165f0:	468a      	mov	sl, r1
 80165f2:	4096      	lsls	r6, r2
 80165f4:	4330      	orrs	r0, r6
 80165f6:	f84a 0b04 	str.w	r0, [sl], #4
 80165fa:	f853 0b04 	ldr.w	r0, [r3], #4
 80165fe:	459c      	cmp	ip, r3
 8016600:	fa20 f00e 	lsr.w	r0, r0, lr
 8016604:	d814      	bhi.n	8016630 <__lshift+0x94>
 8016606:	6048      	str	r0, [r1, #4]
 8016608:	b108      	cbz	r0, 801660e <__lshift+0x72>
 801660a:	f109 0502 	add.w	r5, r9, #2
 801660e:	3d01      	subs	r5, #1
 8016610:	4638      	mov	r0, r7
 8016612:	f8c8 5010 	str.w	r5, [r8, #16]
 8016616:	4621      	mov	r1, r4
 8016618:	f7ff fdf4 	bl	8016204 <_Bfree>
 801661c:	4640      	mov	r0, r8
 801661e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016622:	3101      	adds	r1, #1
 8016624:	005b      	lsls	r3, r3, #1
 8016626:	e7c7      	b.n	80165b8 <__lshift+0x1c>
 8016628:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 801662c:	3301      	adds	r3, #1
 801662e:	e7cd      	b.n	80165cc <__lshift+0x30>
 8016630:	4651      	mov	r1, sl
 8016632:	e7dc      	b.n	80165ee <__lshift+0x52>
 8016634:	3904      	subs	r1, #4
 8016636:	f853 2b04 	ldr.w	r2, [r3], #4
 801663a:	f841 2f04 	str.w	r2, [r1, #4]!
 801663e:	459c      	cmp	ip, r3
 8016640:	d8f9      	bhi.n	8016636 <__lshift+0x9a>
 8016642:	e7e4      	b.n	801660e <__lshift+0x72>

08016644 <__mcmp>:
 8016644:	6903      	ldr	r3, [r0, #16]
 8016646:	690a      	ldr	r2, [r1, #16]
 8016648:	1a9b      	subs	r3, r3, r2
 801664a:	b530      	push	{r4, r5, lr}
 801664c:	d10c      	bne.n	8016668 <__mcmp+0x24>
 801664e:	0092      	lsls	r2, r2, #2
 8016650:	3014      	adds	r0, #20
 8016652:	3114      	adds	r1, #20
 8016654:	1884      	adds	r4, r0, r2
 8016656:	4411      	add	r1, r2
 8016658:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801665c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8016660:	4295      	cmp	r5, r2
 8016662:	d003      	beq.n	801666c <__mcmp+0x28>
 8016664:	d305      	bcc.n	8016672 <__mcmp+0x2e>
 8016666:	2301      	movs	r3, #1
 8016668:	4618      	mov	r0, r3
 801666a:	bd30      	pop	{r4, r5, pc}
 801666c:	42a0      	cmp	r0, r4
 801666e:	d3f3      	bcc.n	8016658 <__mcmp+0x14>
 8016670:	e7fa      	b.n	8016668 <__mcmp+0x24>
 8016672:	f04f 33ff 	mov.w	r3, #4294967295
 8016676:	e7f7      	b.n	8016668 <__mcmp+0x24>

08016678 <__mdiff>:
 8016678:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801667c:	460d      	mov	r5, r1
 801667e:	4607      	mov	r7, r0
 8016680:	4611      	mov	r1, r2
 8016682:	4628      	mov	r0, r5
 8016684:	4614      	mov	r4, r2
 8016686:	f7ff ffdd 	bl	8016644 <__mcmp>
 801668a:	1e06      	subs	r6, r0, #0
 801668c:	d108      	bne.n	80166a0 <__mdiff+0x28>
 801668e:	4631      	mov	r1, r6
 8016690:	4638      	mov	r0, r7
 8016692:	f7ff fd83 	bl	801619c <_Balloc>
 8016696:	2301      	movs	r3, #1
 8016698:	e9c0 3604 	strd	r3, r6, [r0, #16]
 801669c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80166a0:	bfa4      	itt	ge
 80166a2:	4623      	movge	r3, r4
 80166a4:	462c      	movge	r4, r5
 80166a6:	4638      	mov	r0, r7
 80166a8:	6861      	ldr	r1, [r4, #4]
 80166aa:	bfa6      	itte	ge
 80166ac:	461d      	movge	r5, r3
 80166ae:	2600      	movge	r6, #0
 80166b0:	2601      	movlt	r6, #1
 80166b2:	f7ff fd73 	bl	801619c <_Balloc>
 80166b6:	692b      	ldr	r3, [r5, #16]
 80166b8:	60c6      	str	r6, [r0, #12]
 80166ba:	6926      	ldr	r6, [r4, #16]
 80166bc:	f105 0914 	add.w	r9, r5, #20
 80166c0:	f104 0214 	add.w	r2, r4, #20
 80166c4:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 80166c8:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 80166cc:	f100 0514 	add.w	r5, r0, #20
 80166d0:	f04f 0e00 	mov.w	lr, #0
 80166d4:	f852 ab04 	ldr.w	sl, [r2], #4
 80166d8:	f859 4b04 	ldr.w	r4, [r9], #4
 80166dc:	fa1e f18a 	uxtah	r1, lr, sl
 80166e0:	b2a3      	uxth	r3, r4
 80166e2:	1ac9      	subs	r1, r1, r3
 80166e4:	0c23      	lsrs	r3, r4, #16
 80166e6:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 80166ea:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80166ee:	b289      	uxth	r1, r1
 80166f0:	ea4f 4e23 	mov.w	lr, r3, asr #16
 80166f4:	45c8      	cmp	r8, r9
 80166f6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80166fa:	4694      	mov	ip, r2
 80166fc:	f845 3b04 	str.w	r3, [r5], #4
 8016700:	d8e8      	bhi.n	80166d4 <__mdiff+0x5c>
 8016702:	45bc      	cmp	ip, r7
 8016704:	d304      	bcc.n	8016710 <__mdiff+0x98>
 8016706:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 801670a:	b183      	cbz	r3, 801672e <__mdiff+0xb6>
 801670c:	6106      	str	r6, [r0, #16]
 801670e:	e7c5      	b.n	801669c <__mdiff+0x24>
 8016710:	f85c 1b04 	ldr.w	r1, [ip], #4
 8016714:	fa1e f381 	uxtah	r3, lr, r1
 8016718:	141a      	asrs	r2, r3, #16
 801671a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 801671e:	b29b      	uxth	r3, r3
 8016720:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8016724:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8016728:	f845 3b04 	str.w	r3, [r5], #4
 801672c:	e7e9      	b.n	8016702 <__mdiff+0x8a>
 801672e:	3e01      	subs	r6, #1
 8016730:	e7e9      	b.n	8016706 <__mdiff+0x8e>
	...

08016734 <__ulp>:
 8016734:	4b12      	ldr	r3, [pc, #72]	; (8016780 <__ulp+0x4c>)
 8016736:	ee10 2a90 	vmov	r2, s1
 801673a:	401a      	ands	r2, r3
 801673c:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 8016740:	2b00      	cmp	r3, #0
 8016742:	dd04      	ble.n	801674e <__ulp+0x1a>
 8016744:	2000      	movs	r0, #0
 8016746:	4619      	mov	r1, r3
 8016748:	ec41 0b10 	vmov	d0, r0, r1
 801674c:	4770      	bx	lr
 801674e:	425b      	negs	r3, r3
 8016750:	151b      	asrs	r3, r3, #20
 8016752:	2b13      	cmp	r3, #19
 8016754:	f04f 0000 	mov.w	r0, #0
 8016758:	f04f 0100 	mov.w	r1, #0
 801675c:	dc04      	bgt.n	8016768 <__ulp+0x34>
 801675e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8016762:	fa42 f103 	asr.w	r1, r2, r3
 8016766:	e7ef      	b.n	8016748 <__ulp+0x14>
 8016768:	3b14      	subs	r3, #20
 801676a:	2b1e      	cmp	r3, #30
 801676c:	f04f 0201 	mov.w	r2, #1
 8016770:	bfda      	itte	le
 8016772:	f1c3 031f 	rsble	r3, r3, #31
 8016776:	fa02 f303 	lslle.w	r3, r2, r3
 801677a:	4613      	movgt	r3, r2
 801677c:	4618      	mov	r0, r3
 801677e:	e7e3      	b.n	8016748 <__ulp+0x14>
 8016780:	7ff00000 	.word	0x7ff00000

08016784 <__b2d>:
 8016784:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016786:	6905      	ldr	r5, [r0, #16]
 8016788:	f100 0714 	add.w	r7, r0, #20
 801678c:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8016790:	1f2e      	subs	r6, r5, #4
 8016792:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8016796:	4620      	mov	r0, r4
 8016798:	f7ff fdc4 	bl	8016324 <__hi0bits>
 801679c:	f1c0 0320 	rsb	r3, r0, #32
 80167a0:	280a      	cmp	r0, #10
 80167a2:	600b      	str	r3, [r1, #0]
 80167a4:	f8df c074 	ldr.w	ip, [pc, #116]	; 801681c <__b2d+0x98>
 80167a8:	dc14      	bgt.n	80167d4 <__b2d+0x50>
 80167aa:	f1c0 0e0b 	rsb	lr, r0, #11
 80167ae:	fa24 f10e 	lsr.w	r1, r4, lr
 80167b2:	42b7      	cmp	r7, r6
 80167b4:	ea41 030c 	orr.w	r3, r1, ip
 80167b8:	bf34      	ite	cc
 80167ba:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80167be:	2100      	movcs	r1, #0
 80167c0:	3015      	adds	r0, #21
 80167c2:	fa04 f000 	lsl.w	r0, r4, r0
 80167c6:	fa21 f10e 	lsr.w	r1, r1, lr
 80167ca:	ea40 0201 	orr.w	r2, r0, r1
 80167ce:	ec43 2b10 	vmov	d0, r2, r3
 80167d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80167d4:	42b7      	cmp	r7, r6
 80167d6:	bf3a      	itte	cc
 80167d8:	f1a5 0608 	subcc.w	r6, r5, #8
 80167dc:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80167e0:	2100      	movcs	r1, #0
 80167e2:	380b      	subs	r0, #11
 80167e4:	d015      	beq.n	8016812 <__b2d+0x8e>
 80167e6:	4084      	lsls	r4, r0
 80167e8:	f1c0 0520 	rsb	r5, r0, #32
 80167ec:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 80167f0:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 80167f4:	42be      	cmp	r6, r7
 80167f6:	fa21 fc05 	lsr.w	ip, r1, r5
 80167fa:	ea44 030c 	orr.w	r3, r4, ip
 80167fe:	bf8c      	ite	hi
 8016800:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8016804:	2400      	movls	r4, #0
 8016806:	fa01 f000 	lsl.w	r0, r1, r0
 801680a:	40ec      	lsrs	r4, r5
 801680c:	ea40 0204 	orr.w	r2, r0, r4
 8016810:	e7dd      	b.n	80167ce <__b2d+0x4a>
 8016812:	ea44 030c 	orr.w	r3, r4, ip
 8016816:	460a      	mov	r2, r1
 8016818:	e7d9      	b.n	80167ce <__b2d+0x4a>
 801681a:	bf00      	nop
 801681c:	3ff00000 	.word	0x3ff00000

08016820 <__d2b>:
 8016820:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8016824:	460e      	mov	r6, r1
 8016826:	2101      	movs	r1, #1
 8016828:	ec59 8b10 	vmov	r8, r9, d0
 801682c:	4615      	mov	r5, r2
 801682e:	f7ff fcb5 	bl	801619c <_Balloc>
 8016832:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8016836:	4607      	mov	r7, r0
 8016838:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801683c:	bb34      	cbnz	r4, 801688c <__d2b+0x6c>
 801683e:	9301      	str	r3, [sp, #4]
 8016840:	f1b8 0300 	subs.w	r3, r8, #0
 8016844:	d027      	beq.n	8016896 <__d2b+0x76>
 8016846:	a802      	add	r0, sp, #8
 8016848:	f840 3d08 	str.w	r3, [r0, #-8]!
 801684c:	f7ff fd89 	bl	8016362 <__lo0bits>
 8016850:	9900      	ldr	r1, [sp, #0]
 8016852:	b1f0      	cbz	r0, 8016892 <__d2b+0x72>
 8016854:	9a01      	ldr	r2, [sp, #4]
 8016856:	f1c0 0320 	rsb	r3, r0, #32
 801685a:	fa02 f303 	lsl.w	r3, r2, r3
 801685e:	430b      	orrs	r3, r1
 8016860:	40c2      	lsrs	r2, r0
 8016862:	617b      	str	r3, [r7, #20]
 8016864:	9201      	str	r2, [sp, #4]
 8016866:	9b01      	ldr	r3, [sp, #4]
 8016868:	61bb      	str	r3, [r7, #24]
 801686a:	2b00      	cmp	r3, #0
 801686c:	bf14      	ite	ne
 801686e:	2102      	movne	r1, #2
 8016870:	2101      	moveq	r1, #1
 8016872:	6139      	str	r1, [r7, #16]
 8016874:	b1c4      	cbz	r4, 80168a8 <__d2b+0x88>
 8016876:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 801687a:	4404      	add	r4, r0
 801687c:	6034      	str	r4, [r6, #0]
 801687e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8016882:	6028      	str	r0, [r5, #0]
 8016884:	4638      	mov	r0, r7
 8016886:	b003      	add	sp, #12
 8016888:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801688c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8016890:	e7d5      	b.n	801683e <__d2b+0x1e>
 8016892:	6179      	str	r1, [r7, #20]
 8016894:	e7e7      	b.n	8016866 <__d2b+0x46>
 8016896:	a801      	add	r0, sp, #4
 8016898:	f7ff fd63 	bl	8016362 <__lo0bits>
 801689c:	9b01      	ldr	r3, [sp, #4]
 801689e:	617b      	str	r3, [r7, #20]
 80168a0:	2101      	movs	r1, #1
 80168a2:	6139      	str	r1, [r7, #16]
 80168a4:	3020      	adds	r0, #32
 80168a6:	e7e5      	b.n	8016874 <__d2b+0x54>
 80168a8:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 80168ac:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80168b0:	6030      	str	r0, [r6, #0]
 80168b2:	6918      	ldr	r0, [r3, #16]
 80168b4:	f7ff fd36 	bl	8016324 <__hi0bits>
 80168b8:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 80168bc:	e7e1      	b.n	8016882 <__d2b+0x62>

080168be <__ratio>:
 80168be:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80168c2:	4688      	mov	r8, r1
 80168c4:	4669      	mov	r1, sp
 80168c6:	4681      	mov	r9, r0
 80168c8:	f7ff ff5c 	bl	8016784 <__b2d>
 80168cc:	a901      	add	r1, sp, #4
 80168ce:	4640      	mov	r0, r8
 80168d0:	ec57 6b10 	vmov	r6, r7, d0
 80168d4:	f7ff ff56 	bl	8016784 <__b2d>
 80168d8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80168dc:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80168e0:	eba3 0c02 	sub.w	ip, r3, r2
 80168e4:	e9dd 3200 	ldrd	r3, r2, [sp]
 80168e8:	1a9b      	subs	r3, r3, r2
 80168ea:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80168ee:	ec5b ab10 	vmov	sl, fp, d0
 80168f2:	2b00      	cmp	r3, #0
 80168f4:	bfce      	itee	gt
 80168f6:	463a      	movgt	r2, r7
 80168f8:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80168fc:	465a      	movle	r2, fp
 80168fe:	4659      	mov	r1, fp
 8016900:	463d      	mov	r5, r7
 8016902:	bfd4      	ite	le
 8016904:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 8016908:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 801690c:	4630      	mov	r0, r6
 801690e:	ee10 2a10 	vmov	r2, s0
 8016912:	460b      	mov	r3, r1
 8016914:	4629      	mov	r1, r5
 8016916:	f7e9 ffb1 	bl	800087c <__aeabi_ddiv>
 801691a:	ec41 0b10 	vmov	d0, r0, r1
 801691e:	b003      	add	sp, #12
 8016920:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08016924 <__copybits>:
 8016924:	3901      	subs	r1, #1
 8016926:	b510      	push	{r4, lr}
 8016928:	1149      	asrs	r1, r1, #5
 801692a:	6914      	ldr	r4, [r2, #16]
 801692c:	3101      	adds	r1, #1
 801692e:	f102 0314 	add.w	r3, r2, #20
 8016932:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8016936:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801693a:	42a3      	cmp	r3, r4
 801693c:	4602      	mov	r2, r0
 801693e:	d303      	bcc.n	8016948 <__copybits+0x24>
 8016940:	2300      	movs	r3, #0
 8016942:	428a      	cmp	r2, r1
 8016944:	d305      	bcc.n	8016952 <__copybits+0x2e>
 8016946:	bd10      	pop	{r4, pc}
 8016948:	f853 2b04 	ldr.w	r2, [r3], #4
 801694c:	f840 2b04 	str.w	r2, [r0], #4
 8016950:	e7f3      	b.n	801693a <__copybits+0x16>
 8016952:	f842 3b04 	str.w	r3, [r2], #4
 8016956:	e7f4      	b.n	8016942 <__copybits+0x1e>

08016958 <__any_on>:
 8016958:	f100 0214 	add.w	r2, r0, #20
 801695c:	6900      	ldr	r0, [r0, #16]
 801695e:	114b      	asrs	r3, r1, #5
 8016960:	4298      	cmp	r0, r3
 8016962:	b510      	push	{r4, lr}
 8016964:	db11      	blt.n	801698a <__any_on+0x32>
 8016966:	dd0a      	ble.n	801697e <__any_on+0x26>
 8016968:	f011 011f 	ands.w	r1, r1, #31
 801696c:	d007      	beq.n	801697e <__any_on+0x26>
 801696e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8016972:	fa24 f001 	lsr.w	r0, r4, r1
 8016976:	fa00 f101 	lsl.w	r1, r0, r1
 801697a:	428c      	cmp	r4, r1
 801697c:	d10b      	bne.n	8016996 <__any_on+0x3e>
 801697e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8016982:	4293      	cmp	r3, r2
 8016984:	d803      	bhi.n	801698e <__any_on+0x36>
 8016986:	2000      	movs	r0, #0
 8016988:	bd10      	pop	{r4, pc}
 801698a:	4603      	mov	r3, r0
 801698c:	e7f7      	b.n	801697e <__any_on+0x26>
 801698e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8016992:	2900      	cmp	r1, #0
 8016994:	d0f5      	beq.n	8016982 <__any_on+0x2a>
 8016996:	2001      	movs	r0, #1
 8016998:	e7f6      	b.n	8016988 <__any_on+0x30>

0801699a <_calloc_r>:
 801699a:	b538      	push	{r3, r4, r5, lr}
 801699c:	fb02 f401 	mul.w	r4, r2, r1
 80169a0:	4621      	mov	r1, r4
 80169a2:	f000 f857 	bl	8016a54 <_malloc_r>
 80169a6:	4605      	mov	r5, r0
 80169a8:	b118      	cbz	r0, 80169b2 <_calloc_r+0x18>
 80169aa:	4622      	mov	r2, r4
 80169ac:	2100      	movs	r1, #0
 80169ae:	f7fc f906 	bl	8012bbe <memset>
 80169b2:	4628      	mov	r0, r5
 80169b4:	bd38      	pop	{r3, r4, r5, pc}
	...

080169b8 <_free_r>:
 80169b8:	b538      	push	{r3, r4, r5, lr}
 80169ba:	4605      	mov	r5, r0
 80169bc:	2900      	cmp	r1, #0
 80169be:	d045      	beq.n	8016a4c <_free_r+0x94>
 80169c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80169c4:	1f0c      	subs	r4, r1, #4
 80169c6:	2b00      	cmp	r3, #0
 80169c8:	bfb8      	it	lt
 80169ca:	18e4      	addlt	r4, r4, r3
 80169cc:	f000 ffdb 	bl	8017986 <__malloc_lock>
 80169d0:	4a1f      	ldr	r2, [pc, #124]	; (8016a50 <_free_r+0x98>)
 80169d2:	6813      	ldr	r3, [r2, #0]
 80169d4:	4610      	mov	r0, r2
 80169d6:	b933      	cbnz	r3, 80169e6 <_free_r+0x2e>
 80169d8:	6063      	str	r3, [r4, #4]
 80169da:	6014      	str	r4, [r2, #0]
 80169dc:	4628      	mov	r0, r5
 80169de:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80169e2:	f000 bfd1 	b.w	8017988 <__malloc_unlock>
 80169e6:	42a3      	cmp	r3, r4
 80169e8:	d90c      	bls.n	8016a04 <_free_r+0x4c>
 80169ea:	6821      	ldr	r1, [r4, #0]
 80169ec:	1862      	adds	r2, r4, r1
 80169ee:	4293      	cmp	r3, r2
 80169f0:	bf04      	itt	eq
 80169f2:	681a      	ldreq	r2, [r3, #0]
 80169f4:	685b      	ldreq	r3, [r3, #4]
 80169f6:	6063      	str	r3, [r4, #4]
 80169f8:	bf04      	itt	eq
 80169fa:	1852      	addeq	r2, r2, r1
 80169fc:	6022      	streq	r2, [r4, #0]
 80169fe:	6004      	str	r4, [r0, #0]
 8016a00:	e7ec      	b.n	80169dc <_free_r+0x24>
 8016a02:	4613      	mov	r3, r2
 8016a04:	685a      	ldr	r2, [r3, #4]
 8016a06:	b10a      	cbz	r2, 8016a0c <_free_r+0x54>
 8016a08:	42a2      	cmp	r2, r4
 8016a0a:	d9fa      	bls.n	8016a02 <_free_r+0x4a>
 8016a0c:	6819      	ldr	r1, [r3, #0]
 8016a0e:	1858      	adds	r0, r3, r1
 8016a10:	42a0      	cmp	r0, r4
 8016a12:	d10b      	bne.n	8016a2c <_free_r+0x74>
 8016a14:	6820      	ldr	r0, [r4, #0]
 8016a16:	4401      	add	r1, r0
 8016a18:	1858      	adds	r0, r3, r1
 8016a1a:	4282      	cmp	r2, r0
 8016a1c:	6019      	str	r1, [r3, #0]
 8016a1e:	d1dd      	bne.n	80169dc <_free_r+0x24>
 8016a20:	6810      	ldr	r0, [r2, #0]
 8016a22:	6852      	ldr	r2, [r2, #4]
 8016a24:	605a      	str	r2, [r3, #4]
 8016a26:	4401      	add	r1, r0
 8016a28:	6019      	str	r1, [r3, #0]
 8016a2a:	e7d7      	b.n	80169dc <_free_r+0x24>
 8016a2c:	d902      	bls.n	8016a34 <_free_r+0x7c>
 8016a2e:	230c      	movs	r3, #12
 8016a30:	602b      	str	r3, [r5, #0]
 8016a32:	e7d3      	b.n	80169dc <_free_r+0x24>
 8016a34:	6820      	ldr	r0, [r4, #0]
 8016a36:	1821      	adds	r1, r4, r0
 8016a38:	428a      	cmp	r2, r1
 8016a3a:	bf04      	itt	eq
 8016a3c:	6811      	ldreq	r1, [r2, #0]
 8016a3e:	6852      	ldreq	r2, [r2, #4]
 8016a40:	6062      	str	r2, [r4, #4]
 8016a42:	bf04      	itt	eq
 8016a44:	1809      	addeq	r1, r1, r0
 8016a46:	6021      	streq	r1, [r4, #0]
 8016a48:	605c      	str	r4, [r3, #4]
 8016a4a:	e7c7      	b.n	80169dc <_free_r+0x24>
 8016a4c:	bd38      	pop	{r3, r4, r5, pc}
 8016a4e:	bf00      	nop
 8016a50:	20037468 	.word	0x20037468

08016a54 <_malloc_r>:
 8016a54:	b570      	push	{r4, r5, r6, lr}
 8016a56:	1ccd      	adds	r5, r1, #3
 8016a58:	f025 0503 	bic.w	r5, r5, #3
 8016a5c:	3508      	adds	r5, #8
 8016a5e:	2d0c      	cmp	r5, #12
 8016a60:	bf38      	it	cc
 8016a62:	250c      	movcc	r5, #12
 8016a64:	2d00      	cmp	r5, #0
 8016a66:	4606      	mov	r6, r0
 8016a68:	db01      	blt.n	8016a6e <_malloc_r+0x1a>
 8016a6a:	42a9      	cmp	r1, r5
 8016a6c:	d903      	bls.n	8016a76 <_malloc_r+0x22>
 8016a6e:	230c      	movs	r3, #12
 8016a70:	6033      	str	r3, [r6, #0]
 8016a72:	2000      	movs	r0, #0
 8016a74:	bd70      	pop	{r4, r5, r6, pc}
 8016a76:	f000 ff86 	bl	8017986 <__malloc_lock>
 8016a7a:	4a21      	ldr	r2, [pc, #132]	; (8016b00 <_malloc_r+0xac>)
 8016a7c:	6814      	ldr	r4, [r2, #0]
 8016a7e:	4621      	mov	r1, r4
 8016a80:	b991      	cbnz	r1, 8016aa8 <_malloc_r+0x54>
 8016a82:	4c20      	ldr	r4, [pc, #128]	; (8016b04 <_malloc_r+0xb0>)
 8016a84:	6823      	ldr	r3, [r4, #0]
 8016a86:	b91b      	cbnz	r3, 8016a90 <_malloc_r+0x3c>
 8016a88:	4630      	mov	r0, r6
 8016a8a:	f000 fe19 	bl	80176c0 <_sbrk_r>
 8016a8e:	6020      	str	r0, [r4, #0]
 8016a90:	4629      	mov	r1, r5
 8016a92:	4630      	mov	r0, r6
 8016a94:	f000 fe14 	bl	80176c0 <_sbrk_r>
 8016a98:	1c43      	adds	r3, r0, #1
 8016a9a:	d124      	bne.n	8016ae6 <_malloc_r+0x92>
 8016a9c:	230c      	movs	r3, #12
 8016a9e:	6033      	str	r3, [r6, #0]
 8016aa0:	4630      	mov	r0, r6
 8016aa2:	f000 ff71 	bl	8017988 <__malloc_unlock>
 8016aa6:	e7e4      	b.n	8016a72 <_malloc_r+0x1e>
 8016aa8:	680b      	ldr	r3, [r1, #0]
 8016aaa:	1b5b      	subs	r3, r3, r5
 8016aac:	d418      	bmi.n	8016ae0 <_malloc_r+0x8c>
 8016aae:	2b0b      	cmp	r3, #11
 8016ab0:	d90f      	bls.n	8016ad2 <_malloc_r+0x7e>
 8016ab2:	600b      	str	r3, [r1, #0]
 8016ab4:	50cd      	str	r5, [r1, r3]
 8016ab6:	18cc      	adds	r4, r1, r3
 8016ab8:	4630      	mov	r0, r6
 8016aba:	f000 ff65 	bl	8017988 <__malloc_unlock>
 8016abe:	f104 000b 	add.w	r0, r4, #11
 8016ac2:	1d23      	adds	r3, r4, #4
 8016ac4:	f020 0007 	bic.w	r0, r0, #7
 8016ac8:	1ac3      	subs	r3, r0, r3
 8016aca:	d0d3      	beq.n	8016a74 <_malloc_r+0x20>
 8016acc:	425a      	negs	r2, r3
 8016ace:	50e2      	str	r2, [r4, r3]
 8016ad0:	e7d0      	b.n	8016a74 <_malloc_r+0x20>
 8016ad2:	428c      	cmp	r4, r1
 8016ad4:	684b      	ldr	r3, [r1, #4]
 8016ad6:	bf16      	itet	ne
 8016ad8:	6063      	strne	r3, [r4, #4]
 8016ada:	6013      	streq	r3, [r2, #0]
 8016adc:	460c      	movne	r4, r1
 8016ade:	e7eb      	b.n	8016ab8 <_malloc_r+0x64>
 8016ae0:	460c      	mov	r4, r1
 8016ae2:	6849      	ldr	r1, [r1, #4]
 8016ae4:	e7cc      	b.n	8016a80 <_malloc_r+0x2c>
 8016ae6:	1cc4      	adds	r4, r0, #3
 8016ae8:	f024 0403 	bic.w	r4, r4, #3
 8016aec:	42a0      	cmp	r0, r4
 8016aee:	d005      	beq.n	8016afc <_malloc_r+0xa8>
 8016af0:	1a21      	subs	r1, r4, r0
 8016af2:	4630      	mov	r0, r6
 8016af4:	f000 fde4 	bl	80176c0 <_sbrk_r>
 8016af8:	3001      	adds	r0, #1
 8016afa:	d0cf      	beq.n	8016a9c <_malloc_r+0x48>
 8016afc:	6025      	str	r5, [r4, #0]
 8016afe:	e7db      	b.n	8016ab8 <_malloc_r+0x64>
 8016b00:	20037468 	.word	0x20037468
 8016b04:	2003746c 	.word	0x2003746c

08016b08 <__ssputs_r>:
 8016b08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016b0c:	688e      	ldr	r6, [r1, #8]
 8016b0e:	429e      	cmp	r6, r3
 8016b10:	4682      	mov	sl, r0
 8016b12:	460c      	mov	r4, r1
 8016b14:	4690      	mov	r8, r2
 8016b16:	4699      	mov	r9, r3
 8016b18:	d837      	bhi.n	8016b8a <__ssputs_r+0x82>
 8016b1a:	898a      	ldrh	r2, [r1, #12]
 8016b1c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8016b20:	d031      	beq.n	8016b86 <__ssputs_r+0x7e>
 8016b22:	6825      	ldr	r5, [r4, #0]
 8016b24:	6909      	ldr	r1, [r1, #16]
 8016b26:	1a6f      	subs	r7, r5, r1
 8016b28:	6965      	ldr	r5, [r4, #20]
 8016b2a:	2302      	movs	r3, #2
 8016b2c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8016b30:	fb95 f5f3 	sdiv	r5, r5, r3
 8016b34:	f109 0301 	add.w	r3, r9, #1
 8016b38:	443b      	add	r3, r7
 8016b3a:	429d      	cmp	r5, r3
 8016b3c:	bf38      	it	cc
 8016b3e:	461d      	movcc	r5, r3
 8016b40:	0553      	lsls	r3, r2, #21
 8016b42:	d530      	bpl.n	8016ba6 <__ssputs_r+0x9e>
 8016b44:	4629      	mov	r1, r5
 8016b46:	f7ff ff85 	bl	8016a54 <_malloc_r>
 8016b4a:	4606      	mov	r6, r0
 8016b4c:	b950      	cbnz	r0, 8016b64 <__ssputs_r+0x5c>
 8016b4e:	230c      	movs	r3, #12
 8016b50:	f8ca 3000 	str.w	r3, [sl]
 8016b54:	89a3      	ldrh	r3, [r4, #12]
 8016b56:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8016b5a:	81a3      	strh	r3, [r4, #12]
 8016b5c:	f04f 30ff 	mov.w	r0, #4294967295
 8016b60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016b64:	463a      	mov	r2, r7
 8016b66:	6921      	ldr	r1, [r4, #16]
 8016b68:	f7fc f81e 	bl	8012ba8 <memcpy>
 8016b6c:	89a3      	ldrh	r3, [r4, #12]
 8016b6e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8016b72:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8016b76:	81a3      	strh	r3, [r4, #12]
 8016b78:	6126      	str	r6, [r4, #16]
 8016b7a:	6165      	str	r5, [r4, #20]
 8016b7c:	443e      	add	r6, r7
 8016b7e:	1bed      	subs	r5, r5, r7
 8016b80:	6026      	str	r6, [r4, #0]
 8016b82:	60a5      	str	r5, [r4, #8]
 8016b84:	464e      	mov	r6, r9
 8016b86:	454e      	cmp	r6, r9
 8016b88:	d900      	bls.n	8016b8c <__ssputs_r+0x84>
 8016b8a:	464e      	mov	r6, r9
 8016b8c:	4632      	mov	r2, r6
 8016b8e:	4641      	mov	r1, r8
 8016b90:	6820      	ldr	r0, [r4, #0]
 8016b92:	f000 fedf 	bl	8017954 <memmove>
 8016b96:	68a3      	ldr	r3, [r4, #8]
 8016b98:	1b9b      	subs	r3, r3, r6
 8016b9a:	60a3      	str	r3, [r4, #8]
 8016b9c:	6823      	ldr	r3, [r4, #0]
 8016b9e:	441e      	add	r6, r3
 8016ba0:	6026      	str	r6, [r4, #0]
 8016ba2:	2000      	movs	r0, #0
 8016ba4:	e7dc      	b.n	8016b60 <__ssputs_r+0x58>
 8016ba6:	462a      	mov	r2, r5
 8016ba8:	f000 feef 	bl	801798a <_realloc_r>
 8016bac:	4606      	mov	r6, r0
 8016bae:	2800      	cmp	r0, #0
 8016bb0:	d1e2      	bne.n	8016b78 <__ssputs_r+0x70>
 8016bb2:	6921      	ldr	r1, [r4, #16]
 8016bb4:	4650      	mov	r0, sl
 8016bb6:	f7ff feff 	bl	80169b8 <_free_r>
 8016bba:	e7c8      	b.n	8016b4e <__ssputs_r+0x46>

08016bbc <_svfiprintf_r>:
 8016bbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016bc0:	461d      	mov	r5, r3
 8016bc2:	898b      	ldrh	r3, [r1, #12]
 8016bc4:	061f      	lsls	r7, r3, #24
 8016bc6:	b09d      	sub	sp, #116	; 0x74
 8016bc8:	4680      	mov	r8, r0
 8016bca:	460c      	mov	r4, r1
 8016bcc:	4616      	mov	r6, r2
 8016bce:	d50f      	bpl.n	8016bf0 <_svfiprintf_r+0x34>
 8016bd0:	690b      	ldr	r3, [r1, #16]
 8016bd2:	b96b      	cbnz	r3, 8016bf0 <_svfiprintf_r+0x34>
 8016bd4:	2140      	movs	r1, #64	; 0x40
 8016bd6:	f7ff ff3d 	bl	8016a54 <_malloc_r>
 8016bda:	6020      	str	r0, [r4, #0]
 8016bdc:	6120      	str	r0, [r4, #16]
 8016bde:	b928      	cbnz	r0, 8016bec <_svfiprintf_r+0x30>
 8016be0:	230c      	movs	r3, #12
 8016be2:	f8c8 3000 	str.w	r3, [r8]
 8016be6:	f04f 30ff 	mov.w	r0, #4294967295
 8016bea:	e0c8      	b.n	8016d7e <_svfiprintf_r+0x1c2>
 8016bec:	2340      	movs	r3, #64	; 0x40
 8016bee:	6163      	str	r3, [r4, #20]
 8016bf0:	2300      	movs	r3, #0
 8016bf2:	9309      	str	r3, [sp, #36]	; 0x24
 8016bf4:	2320      	movs	r3, #32
 8016bf6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8016bfa:	2330      	movs	r3, #48	; 0x30
 8016bfc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8016c00:	9503      	str	r5, [sp, #12]
 8016c02:	f04f 0b01 	mov.w	fp, #1
 8016c06:	4637      	mov	r7, r6
 8016c08:	463d      	mov	r5, r7
 8016c0a:	f815 3b01 	ldrb.w	r3, [r5], #1
 8016c0e:	b10b      	cbz	r3, 8016c14 <_svfiprintf_r+0x58>
 8016c10:	2b25      	cmp	r3, #37	; 0x25
 8016c12:	d13e      	bne.n	8016c92 <_svfiprintf_r+0xd6>
 8016c14:	ebb7 0a06 	subs.w	sl, r7, r6
 8016c18:	d00b      	beq.n	8016c32 <_svfiprintf_r+0x76>
 8016c1a:	4653      	mov	r3, sl
 8016c1c:	4632      	mov	r2, r6
 8016c1e:	4621      	mov	r1, r4
 8016c20:	4640      	mov	r0, r8
 8016c22:	f7ff ff71 	bl	8016b08 <__ssputs_r>
 8016c26:	3001      	adds	r0, #1
 8016c28:	f000 80a4 	beq.w	8016d74 <_svfiprintf_r+0x1b8>
 8016c2c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016c2e:	4453      	add	r3, sl
 8016c30:	9309      	str	r3, [sp, #36]	; 0x24
 8016c32:	783b      	ldrb	r3, [r7, #0]
 8016c34:	2b00      	cmp	r3, #0
 8016c36:	f000 809d 	beq.w	8016d74 <_svfiprintf_r+0x1b8>
 8016c3a:	2300      	movs	r3, #0
 8016c3c:	f04f 32ff 	mov.w	r2, #4294967295
 8016c40:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8016c44:	9304      	str	r3, [sp, #16]
 8016c46:	9307      	str	r3, [sp, #28]
 8016c48:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8016c4c:	931a      	str	r3, [sp, #104]	; 0x68
 8016c4e:	462f      	mov	r7, r5
 8016c50:	2205      	movs	r2, #5
 8016c52:	f817 1b01 	ldrb.w	r1, [r7], #1
 8016c56:	4850      	ldr	r0, [pc, #320]	; (8016d98 <_svfiprintf_r+0x1dc>)
 8016c58:	f7e9 fada 	bl	8000210 <memchr>
 8016c5c:	9b04      	ldr	r3, [sp, #16]
 8016c5e:	b9d0      	cbnz	r0, 8016c96 <_svfiprintf_r+0xda>
 8016c60:	06d9      	lsls	r1, r3, #27
 8016c62:	bf44      	itt	mi
 8016c64:	2220      	movmi	r2, #32
 8016c66:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8016c6a:	071a      	lsls	r2, r3, #28
 8016c6c:	bf44      	itt	mi
 8016c6e:	222b      	movmi	r2, #43	; 0x2b
 8016c70:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8016c74:	782a      	ldrb	r2, [r5, #0]
 8016c76:	2a2a      	cmp	r2, #42	; 0x2a
 8016c78:	d015      	beq.n	8016ca6 <_svfiprintf_r+0xea>
 8016c7a:	9a07      	ldr	r2, [sp, #28]
 8016c7c:	462f      	mov	r7, r5
 8016c7e:	2000      	movs	r0, #0
 8016c80:	250a      	movs	r5, #10
 8016c82:	4639      	mov	r1, r7
 8016c84:	f811 3b01 	ldrb.w	r3, [r1], #1
 8016c88:	3b30      	subs	r3, #48	; 0x30
 8016c8a:	2b09      	cmp	r3, #9
 8016c8c:	d94d      	bls.n	8016d2a <_svfiprintf_r+0x16e>
 8016c8e:	b1b8      	cbz	r0, 8016cc0 <_svfiprintf_r+0x104>
 8016c90:	e00f      	b.n	8016cb2 <_svfiprintf_r+0xf6>
 8016c92:	462f      	mov	r7, r5
 8016c94:	e7b8      	b.n	8016c08 <_svfiprintf_r+0x4c>
 8016c96:	4a40      	ldr	r2, [pc, #256]	; (8016d98 <_svfiprintf_r+0x1dc>)
 8016c98:	1a80      	subs	r0, r0, r2
 8016c9a:	fa0b f000 	lsl.w	r0, fp, r0
 8016c9e:	4318      	orrs	r0, r3
 8016ca0:	9004      	str	r0, [sp, #16]
 8016ca2:	463d      	mov	r5, r7
 8016ca4:	e7d3      	b.n	8016c4e <_svfiprintf_r+0x92>
 8016ca6:	9a03      	ldr	r2, [sp, #12]
 8016ca8:	1d11      	adds	r1, r2, #4
 8016caa:	6812      	ldr	r2, [r2, #0]
 8016cac:	9103      	str	r1, [sp, #12]
 8016cae:	2a00      	cmp	r2, #0
 8016cb0:	db01      	blt.n	8016cb6 <_svfiprintf_r+0xfa>
 8016cb2:	9207      	str	r2, [sp, #28]
 8016cb4:	e004      	b.n	8016cc0 <_svfiprintf_r+0x104>
 8016cb6:	4252      	negs	r2, r2
 8016cb8:	f043 0302 	orr.w	r3, r3, #2
 8016cbc:	9207      	str	r2, [sp, #28]
 8016cbe:	9304      	str	r3, [sp, #16]
 8016cc0:	783b      	ldrb	r3, [r7, #0]
 8016cc2:	2b2e      	cmp	r3, #46	; 0x2e
 8016cc4:	d10c      	bne.n	8016ce0 <_svfiprintf_r+0x124>
 8016cc6:	787b      	ldrb	r3, [r7, #1]
 8016cc8:	2b2a      	cmp	r3, #42	; 0x2a
 8016cca:	d133      	bne.n	8016d34 <_svfiprintf_r+0x178>
 8016ccc:	9b03      	ldr	r3, [sp, #12]
 8016cce:	1d1a      	adds	r2, r3, #4
 8016cd0:	681b      	ldr	r3, [r3, #0]
 8016cd2:	9203      	str	r2, [sp, #12]
 8016cd4:	2b00      	cmp	r3, #0
 8016cd6:	bfb8      	it	lt
 8016cd8:	f04f 33ff 	movlt.w	r3, #4294967295
 8016cdc:	3702      	adds	r7, #2
 8016cde:	9305      	str	r3, [sp, #20]
 8016ce0:	4d2e      	ldr	r5, [pc, #184]	; (8016d9c <_svfiprintf_r+0x1e0>)
 8016ce2:	7839      	ldrb	r1, [r7, #0]
 8016ce4:	2203      	movs	r2, #3
 8016ce6:	4628      	mov	r0, r5
 8016ce8:	f7e9 fa92 	bl	8000210 <memchr>
 8016cec:	b138      	cbz	r0, 8016cfe <_svfiprintf_r+0x142>
 8016cee:	2340      	movs	r3, #64	; 0x40
 8016cf0:	1b40      	subs	r0, r0, r5
 8016cf2:	fa03 f000 	lsl.w	r0, r3, r0
 8016cf6:	9b04      	ldr	r3, [sp, #16]
 8016cf8:	4303      	orrs	r3, r0
 8016cfa:	3701      	adds	r7, #1
 8016cfc:	9304      	str	r3, [sp, #16]
 8016cfe:	7839      	ldrb	r1, [r7, #0]
 8016d00:	4827      	ldr	r0, [pc, #156]	; (8016da0 <_svfiprintf_r+0x1e4>)
 8016d02:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8016d06:	2206      	movs	r2, #6
 8016d08:	1c7e      	adds	r6, r7, #1
 8016d0a:	f7e9 fa81 	bl	8000210 <memchr>
 8016d0e:	2800      	cmp	r0, #0
 8016d10:	d038      	beq.n	8016d84 <_svfiprintf_r+0x1c8>
 8016d12:	4b24      	ldr	r3, [pc, #144]	; (8016da4 <_svfiprintf_r+0x1e8>)
 8016d14:	bb13      	cbnz	r3, 8016d5c <_svfiprintf_r+0x1a0>
 8016d16:	9b03      	ldr	r3, [sp, #12]
 8016d18:	3307      	adds	r3, #7
 8016d1a:	f023 0307 	bic.w	r3, r3, #7
 8016d1e:	3308      	adds	r3, #8
 8016d20:	9303      	str	r3, [sp, #12]
 8016d22:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016d24:	444b      	add	r3, r9
 8016d26:	9309      	str	r3, [sp, #36]	; 0x24
 8016d28:	e76d      	b.n	8016c06 <_svfiprintf_r+0x4a>
 8016d2a:	fb05 3202 	mla	r2, r5, r2, r3
 8016d2e:	2001      	movs	r0, #1
 8016d30:	460f      	mov	r7, r1
 8016d32:	e7a6      	b.n	8016c82 <_svfiprintf_r+0xc6>
 8016d34:	2300      	movs	r3, #0
 8016d36:	3701      	adds	r7, #1
 8016d38:	9305      	str	r3, [sp, #20]
 8016d3a:	4619      	mov	r1, r3
 8016d3c:	250a      	movs	r5, #10
 8016d3e:	4638      	mov	r0, r7
 8016d40:	f810 2b01 	ldrb.w	r2, [r0], #1
 8016d44:	3a30      	subs	r2, #48	; 0x30
 8016d46:	2a09      	cmp	r2, #9
 8016d48:	d903      	bls.n	8016d52 <_svfiprintf_r+0x196>
 8016d4a:	2b00      	cmp	r3, #0
 8016d4c:	d0c8      	beq.n	8016ce0 <_svfiprintf_r+0x124>
 8016d4e:	9105      	str	r1, [sp, #20]
 8016d50:	e7c6      	b.n	8016ce0 <_svfiprintf_r+0x124>
 8016d52:	fb05 2101 	mla	r1, r5, r1, r2
 8016d56:	2301      	movs	r3, #1
 8016d58:	4607      	mov	r7, r0
 8016d5a:	e7f0      	b.n	8016d3e <_svfiprintf_r+0x182>
 8016d5c:	ab03      	add	r3, sp, #12
 8016d5e:	9300      	str	r3, [sp, #0]
 8016d60:	4622      	mov	r2, r4
 8016d62:	4b11      	ldr	r3, [pc, #68]	; (8016da8 <_svfiprintf_r+0x1ec>)
 8016d64:	a904      	add	r1, sp, #16
 8016d66:	4640      	mov	r0, r8
 8016d68:	f7fb ffc6 	bl	8012cf8 <_printf_float>
 8016d6c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8016d70:	4681      	mov	r9, r0
 8016d72:	d1d6      	bne.n	8016d22 <_svfiprintf_r+0x166>
 8016d74:	89a3      	ldrh	r3, [r4, #12]
 8016d76:	065b      	lsls	r3, r3, #25
 8016d78:	f53f af35 	bmi.w	8016be6 <_svfiprintf_r+0x2a>
 8016d7c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8016d7e:	b01d      	add	sp, #116	; 0x74
 8016d80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016d84:	ab03      	add	r3, sp, #12
 8016d86:	9300      	str	r3, [sp, #0]
 8016d88:	4622      	mov	r2, r4
 8016d8a:	4b07      	ldr	r3, [pc, #28]	; (8016da8 <_svfiprintf_r+0x1ec>)
 8016d8c:	a904      	add	r1, sp, #16
 8016d8e:	4640      	mov	r0, r8
 8016d90:	f7fc fa68 	bl	8013264 <_printf_i>
 8016d94:	e7ea      	b.n	8016d6c <_svfiprintf_r+0x1b0>
 8016d96:	bf00      	nop
 8016d98:	080183ec 	.word	0x080183ec
 8016d9c:	080183f2 	.word	0x080183f2
 8016da0:	080183f6 	.word	0x080183f6
 8016da4:	08012cf9 	.word	0x08012cf9
 8016da8:	08016b09 	.word	0x08016b09

08016dac <_sungetc_r>:
 8016dac:	b538      	push	{r3, r4, r5, lr}
 8016dae:	1c4b      	adds	r3, r1, #1
 8016db0:	4614      	mov	r4, r2
 8016db2:	d103      	bne.n	8016dbc <_sungetc_r+0x10>
 8016db4:	f04f 35ff 	mov.w	r5, #4294967295
 8016db8:	4628      	mov	r0, r5
 8016dba:	bd38      	pop	{r3, r4, r5, pc}
 8016dbc:	8993      	ldrh	r3, [r2, #12]
 8016dbe:	f023 0320 	bic.w	r3, r3, #32
 8016dc2:	8193      	strh	r3, [r2, #12]
 8016dc4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8016dc6:	6852      	ldr	r2, [r2, #4]
 8016dc8:	b2cd      	uxtb	r5, r1
 8016dca:	b18b      	cbz	r3, 8016df0 <_sungetc_r+0x44>
 8016dcc:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8016dce:	4293      	cmp	r3, r2
 8016dd0:	dd08      	ble.n	8016de4 <_sungetc_r+0x38>
 8016dd2:	6823      	ldr	r3, [r4, #0]
 8016dd4:	1e5a      	subs	r2, r3, #1
 8016dd6:	6022      	str	r2, [r4, #0]
 8016dd8:	f803 5c01 	strb.w	r5, [r3, #-1]
 8016ddc:	6863      	ldr	r3, [r4, #4]
 8016dde:	3301      	adds	r3, #1
 8016de0:	6063      	str	r3, [r4, #4]
 8016de2:	e7e9      	b.n	8016db8 <_sungetc_r+0xc>
 8016de4:	4621      	mov	r1, r4
 8016de6:	f000 fd4b 	bl	8017880 <__submore>
 8016dea:	2800      	cmp	r0, #0
 8016dec:	d0f1      	beq.n	8016dd2 <_sungetc_r+0x26>
 8016dee:	e7e1      	b.n	8016db4 <_sungetc_r+0x8>
 8016df0:	6921      	ldr	r1, [r4, #16]
 8016df2:	6823      	ldr	r3, [r4, #0]
 8016df4:	b151      	cbz	r1, 8016e0c <_sungetc_r+0x60>
 8016df6:	4299      	cmp	r1, r3
 8016df8:	d208      	bcs.n	8016e0c <_sungetc_r+0x60>
 8016dfa:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8016dfe:	42a9      	cmp	r1, r5
 8016e00:	d104      	bne.n	8016e0c <_sungetc_r+0x60>
 8016e02:	3b01      	subs	r3, #1
 8016e04:	3201      	adds	r2, #1
 8016e06:	6023      	str	r3, [r4, #0]
 8016e08:	6062      	str	r2, [r4, #4]
 8016e0a:	e7d5      	b.n	8016db8 <_sungetc_r+0xc>
 8016e0c:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8016e10:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8016e14:	6363      	str	r3, [r4, #52]	; 0x34
 8016e16:	2303      	movs	r3, #3
 8016e18:	63a3      	str	r3, [r4, #56]	; 0x38
 8016e1a:	4623      	mov	r3, r4
 8016e1c:	f803 5f46 	strb.w	r5, [r3, #70]!
 8016e20:	6023      	str	r3, [r4, #0]
 8016e22:	2301      	movs	r3, #1
 8016e24:	e7dc      	b.n	8016de0 <_sungetc_r+0x34>

08016e26 <__ssrefill_r>:
 8016e26:	b510      	push	{r4, lr}
 8016e28:	460c      	mov	r4, r1
 8016e2a:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8016e2c:	b169      	cbz	r1, 8016e4a <__ssrefill_r+0x24>
 8016e2e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8016e32:	4299      	cmp	r1, r3
 8016e34:	d001      	beq.n	8016e3a <__ssrefill_r+0x14>
 8016e36:	f7ff fdbf 	bl	80169b8 <_free_r>
 8016e3a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8016e3c:	6063      	str	r3, [r4, #4]
 8016e3e:	2000      	movs	r0, #0
 8016e40:	6360      	str	r0, [r4, #52]	; 0x34
 8016e42:	b113      	cbz	r3, 8016e4a <__ssrefill_r+0x24>
 8016e44:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8016e46:	6023      	str	r3, [r4, #0]
 8016e48:	bd10      	pop	{r4, pc}
 8016e4a:	6923      	ldr	r3, [r4, #16]
 8016e4c:	6023      	str	r3, [r4, #0]
 8016e4e:	2300      	movs	r3, #0
 8016e50:	6063      	str	r3, [r4, #4]
 8016e52:	89a3      	ldrh	r3, [r4, #12]
 8016e54:	f043 0320 	orr.w	r3, r3, #32
 8016e58:	81a3      	strh	r3, [r4, #12]
 8016e5a:	f04f 30ff 	mov.w	r0, #4294967295
 8016e5e:	e7f3      	b.n	8016e48 <__ssrefill_r+0x22>

08016e60 <__ssvfiscanf_r>:
 8016e60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016e64:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 8016e68:	460c      	mov	r4, r1
 8016e6a:	2100      	movs	r1, #0
 8016e6c:	9144      	str	r1, [sp, #272]	; 0x110
 8016e6e:	9145      	str	r1, [sp, #276]	; 0x114
 8016e70:	499f      	ldr	r1, [pc, #636]	; (80170f0 <__ssvfiscanf_r+0x290>)
 8016e72:	91a0      	str	r1, [sp, #640]	; 0x280
 8016e74:	f10d 0804 	add.w	r8, sp, #4
 8016e78:	499e      	ldr	r1, [pc, #632]	; (80170f4 <__ssvfiscanf_r+0x294>)
 8016e7a:	f8df 927c 	ldr.w	r9, [pc, #636]	; 80170f8 <__ssvfiscanf_r+0x298>
 8016e7e:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8016e82:	4606      	mov	r6, r0
 8016e84:	4692      	mov	sl, r2
 8016e86:	91a1      	str	r1, [sp, #644]	; 0x284
 8016e88:	9300      	str	r3, [sp, #0]
 8016e8a:	270a      	movs	r7, #10
 8016e8c:	f89a 3000 	ldrb.w	r3, [sl]
 8016e90:	2b00      	cmp	r3, #0
 8016e92:	f000 812a 	beq.w	80170ea <__ssvfiscanf_r+0x28a>
 8016e96:	4655      	mov	r5, sl
 8016e98:	f7ff f8d2 	bl	8016040 <__locale_ctype_ptr>
 8016e9c:	f815 bb01 	ldrb.w	fp, [r5], #1
 8016ea0:	4458      	add	r0, fp
 8016ea2:	7843      	ldrb	r3, [r0, #1]
 8016ea4:	f013 0308 	ands.w	r3, r3, #8
 8016ea8:	d01c      	beq.n	8016ee4 <__ssvfiscanf_r+0x84>
 8016eaa:	6863      	ldr	r3, [r4, #4]
 8016eac:	2b00      	cmp	r3, #0
 8016eae:	dd12      	ble.n	8016ed6 <__ssvfiscanf_r+0x76>
 8016eb0:	f7ff f8c6 	bl	8016040 <__locale_ctype_ptr>
 8016eb4:	6823      	ldr	r3, [r4, #0]
 8016eb6:	781a      	ldrb	r2, [r3, #0]
 8016eb8:	4410      	add	r0, r2
 8016eba:	7842      	ldrb	r2, [r0, #1]
 8016ebc:	0712      	lsls	r2, r2, #28
 8016ebe:	d401      	bmi.n	8016ec4 <__ssvfiscanf_r+0x64>
 8016ec0:	46aa      	mov	sl, r5
 8016ec2:	e7e3      	b.n	8016e8c <__ssvfiscanf_r+0x2c>
 8016ec4:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8016ec6:	3201      	adds	r2, #1
 8016ec8:	9245      	str	r2, [sp, #276]	; 0x114
 8016eca:	6862      	ldr	r2, [r4, #4]
 8016ecc:	3301      	adds	r3, #1
 8016ece:	3a01      	subs	r2, #1
 8016ed0:	6062      	str	r2, [r4, #4]
 8016ed2:	6023      	str	r3, [r4, #0]
 8016ed4:	e7e9      	b.n	8016eaa <__ssvfiscanf_r+0x4a>
 8016ed6:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8016ed8:	4621      	mov	r1, r4
 8016eda:	4630      	mov	r0, r6
 8016edc:	4798      	blx	r3
 8016ede:	2800      	cmp	r0, #0
 8016ee0:	d0e6      	beq.n	8016eb0 <__ssvfiscanf_r+0x50>
 8016ee2:	e7ed      	b.n	8016ec0 <__ssvfiscanf_r+0x60>
 8016ee4:	f1bb 0f25 	cmp.w	fp, #37	; 0x25
 8016ee8:	f040 8082 	bne.w	8016ff0 <__ssvfiscanf_r+0x190>
 8016eec:	9343      	str	r3, [sp, #268]	; 0x10c
 8016eee:	9341      	str	r3, [sp, #260]	; 0x104
 8016ef0:	f89a 3001 	ldrb.w	r3, [sl, #1]
 8016ef4:	2b2a      	cmp	r3, #42	; 0x2a
 8016ef6:	d103      	bne.n	8016f00 <__ssvfiscanf_r+0xa0>
 8016ef8:	2310      	movs	r3, #16
 8016efa:	9341      	str	r3, [sp, #260]	; 0x104
 8016efc:	f10a 0502 	add.w	r5, sl, #2
 8016f00:	46aa      	mov	sl, r5
 8016f02:	f815 1b01 	ldrb.w	r1, [r5], #1
 8016f06:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8016f0a:	2a09      	cmp	r2, #9
 8016f0c:	d922      	bls.n	8016f54 <__ssvfiscanf_r+0xf4>
 8016f0e:	2203      	movs	r2, #3
 8016f10:	4879      	ldr	r0, [pc, #484]	; (80170f8 <__ssvfiscanf_r+0x298>)
 8016f12:	f7e9 f97d 	bl	8000210 <memchr>
 8016f16:	b138      	cbz	r0, 8016f28 <__ssvfiscanf_r+0xc8>
 8016f18:	eba0 0309 	sub.w	r3, r0, r9
 8016f1c:	2001      	movs	r0, #1
 8016f1e:	4098      	lsls	r0, r3
 8016f20:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8016f22:	4318      	orrs	r0, r3
 8016f24:	9041      	str	r0, [sp, #260]	; 0x104
 8016f26:	46aa      	mov	sl, r5
 8016f28:	f89a 3000 	ldrb.w	r3, [sl]
 8016f2c:	2b67      	cmp	r3, #103	; 0x67
 8016f2e:	f10a 0501 	add.w	r5, sl, #1
 8016f32:	d82b      	bhi.n	8016f8c <__ssvfiscanf_r+0x12c>
 8016f34:	2b65      	cmp	r3, #101	; 0x65
 8016f36:	f080 809f 	bcs.w	8017078 <__ssvfiscanf_r+0x218>
 8016f3a:	2b47      	cmp	r3, #71	; 0x47
 8016f3c:	d810      	bhi.n	8016f60 <__ssvfiscanf_r+0x100>
 8016f3e:	2b45      	cmp	r3, #69	; 0x45
 8016f40:	f080 809a 	bcs.w	8017078 <__ssvfiscanf_r+0x218>
 8016f44:	2b00      	cmp	r3, #0
 8016f46:	d06c      	beq.n	8017022 <__ssvfiscanf_r+0x1c2>
 8016f48:	2b25      	cmp	r3, #37	; 0x25
 8016f4a:	d051      	beq.n	8016ff0 <__ssvfiscanf_r+0x190>
 8016f4c:	2303      	movs	r3, #3
 8016f4e:	9347      	str	r3, [sp, #284]	; 0x11c
 8016f50:	9742      	str	r7, [sp, #264]	; 0x108
 8016f52:	e027      	b.n	8016fa4 <__ssvfiscanf_r+0x144>
 8016f54:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8016f56:	fb07 1303 	mla	r3, r7, r3, r1
 8016f5a:	3b30      	subs	r3, #48	; 0x30
 8016f5c:	9343      	str	r3, [sp, #268]	; 0x10c
 8016f5e:	e7cf      	b.n	8016f00 <__ssvfiscanf_r+0xa0>
 8016f60:	2b5b      	cmp	r3, #91	; 0x5b
 8016f62:	d06a      	beq.n	801703a <__ssvfiscanf_r+0x1da>
 8016f64:	d80c      	bhi.n	8016f80 <__ssvfiscanf_r+0x120>
 8016f66:	2b58      	cmp	r3, #88	; 0x58
 8016f68:	d1f0      	bne.n	8016f4c <__ssvfiscanf_r+0xec>
 8016f6a:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8016f6c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8016f70:	9241      	str	r2, [sp, #260]	; 0x104
 8016f72:	2210      	movs	r2, #16
 8016f74:	9242      	str	r2, [sp, #264]	; 0x108
 8016f76:	2b6e      	cmp	r3, #110	; 0x6e
 8016f78:	bf8c      	ite	hi
 8016f7a:	2304      	movhi	r3, #4
 8016f7c:	2303      	movls	r3, #3
 8016f7e:	e010      	b.n	8016fa2 <__ssvfiscanf_r+0x142>
 8016f80:	2b63      	cmp	r3, #99	; 0x63
 8016f82:	d065      	beq.n	8017050 <__ssvfiscanf_r+0x1f0>
 8016f84:	2b64      	cmp	r3, #100	; 0x64
 8016f86:	d1e1      	bne.n	8016f4c <__ssvfiscanf_r+0xec>
 8016f88:	9742      	str	r7, [sp, #264]	; 0x108
 8016f8a:	e7f4      	b.n	8016f76 <__ssvfiscanf_r+0x116>
 8016f8c:	2b70      	cmp	r3, #112	; 0x70
 8016f8e:	d04b      	beq.n	8017028 <__ssvfiscanf_r+0x1c8>
 8016f90:	d826      	bhi.n	8016fe0 <__ssvfiscanf_r+0x180>
 8016f92:	2b6e      	cmp	r3, #110	; 0x6e
 8016f94:	d062      	beq.n	801705c <__ssvfiscanf_r+0x1fc>
 8016f96:	d84c      	bhi.n	8017032 <__ssvfiscanf_r+0x1d2>
 8016f98:	2b69      	cmp	r3, #105	; 0x69
 8016f9a:	d1d7      	bne.n	8016f4c <__ssvfiscanf_r+0xec>
 8016f9c:	2300      	movs	r3, #0
 8016f9e:	9342      	str	r3, [sp, #264]	; 0x108
 8016fa0:	2303      	movs	r3, #3
 8016fa2:	9347      	str	r3, [sp, #284]	; 0x11c
 8016fa4:	6863      	ldr	r3, [r4, #4]
 8016fa6:	2b00      	cmp	r3, #0
 8016fa8:	dd68      	ble.n	801707c <__ssvfiscanf_r+0x21c>
 8016faa:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8016fac:	0659      	lsls	r1, r3, #25
 8016fae:	d407      	bmi.n	8016fc0 <__ssvfiscanf_r+0x160>
 8016fb0:	f7ff f846 	bl	8016040 <__locale_ctype_ptr>
 8016fb4:	6823      	ldr	r3, [r4, #0]
 8016fb6:	781a      	ldrb	r2, [r3, #0]
 8016fb8:	4410      	add	r0, r2
 8016fba:	7842      	ldrb	r2, [r0, #1]
 8016fbc:	0712      	lsls	r2, r2, #28
 8016fbe:	d464      	bmi.n	801708a <__ssvfiscanf_r+0x22a>
 8016fc0:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8016fc2:	2b02      	cmp	r3, #2
 8016fc4:	dc73      	bgt.n	80170ae <__ssvfiscanf_r+0x24e>
 8016fc6:	466b      	mov	r3, sp
 8016fc8:	4622      	mov	r2, r4
 8016fca:	a941      	add	r1, sp, #260	; 0x104
 8016fcc:	4630      	mov	r0, r6
 8016fce:	f000 f9d7 	bl	8017380 <_scanf_chars>
 8016fd2:	2801      	cmp	r0, #1
 8016fd4:	f000 8089 	beq.w	80170ea <__ssvfiscanf_r+0x28a>
 8016fd8:	2802      	cmp	r0, #2
 8016fda:	f47f af71 	bne.w	8016ec0 <__ssvfiscanf_r+0x60>
 8016fde:	e01d      	b.n	801701c <__ssvfiscanf_r+0x1bc>
 8016fe0:	2b75      	cmp	r3, #117	; 0x75
 8016fe2:	d0d1      	beq.n	8016f88 <__ssvfiscanf_r+0x128>
 8016fe4:	2b78      	cmp	r3, #120	; 0x78
 8016fe6:	d0c0      	beq.n	8016f6a <__ssvfiscanf_r+0x10a>
 8016fe8:	2b73      	cmp	r3, #115	; 0x73
 8016fea:	d1af      	bne.n	8016f4c <__ssvfiscanf_r+0xec>
 8016fec:	2302      	movs	r3, #2
 8016fee:	e7d8      	b.n	8016fa2 <__ssvfiscanf_r+0x142>
 8016ff0:	6863      	ldr	r3, [r4, #4]
 8016ff2:	2b00      	cmp	r3, #0
 8016ff4:	dd0c      	ble.n	8017010 <__ssvfiscanf_r+0x1b0>
 8016ff6:	6823      	ldr	r3, [r4, #0]
 8016ff8:	781a      	ldrb	r2, [r3, #0]
 8016ffa:	455a      	cmp	r2, fp
 8016ffc:	d175      	bne.n	80170ea <__ssvfiscanf_r+0x28a>
 8016ffe:	3301      	adds	r3, #1
 8017000:	6862      	ldr	r2, [r4, #4]
 8017002:	6023      	str	r3, [r4, #0]
 8017004:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8017006:	3a01      	subs	r2, #1
 8017008:	3301      	adds	r3, #1
 801700a:	6062      	str	r2, [r4, #4]
 801700c:	9345      	str	r3, [sp, #276]	; 0x114
 801700e:	e757      	b.n	8016ec0 <__ssvfiscanf_r+0x60>
 8017010:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8017012:	4621      	mov	r1, r4
 8017014:	4630      	mov	r0, r6
 8017016:	4798      	blx	r3
 8017018:	2800      	cmp	r0, #0
 801701a:	d0ec      	beq.n	8016ff6 <__ssvfiscanf_r+0x196>
 801701c:	9844      	ldr	r0, [sp, #272]	; 0x110
 801701e:	2800      	cmp	r0, #0
 8017020:	d159      	bne.n	80170d6 <__ssvfiscanf_r+0x276>
 8017022:	f04f 30ff 	mov.w	r0, #4294967295
 8017026:	e05c      	b.n	80170e2 <__ssvfiscanf_r+0x282>
 8017028:	9a41      	ldr	r2, [sp, #260]	; 0x104
 801702a:	f042 0220 	orr.w	r2, r2, #32
 801702e:	9241      	str	r2, [sp, #260]	; 0x104
 8017030:	e79b      	b.n	8016f6a <__ssvfiscanf_r+0x10a>
 8017032:	2308      	movs	r3, #8
 8017034:	9342      	str	r3, [sp, #264]	; 0x108
 8017036:	2304      	movs	r3, #4
 8017038:	e7b3      	b.n	8016fa2 <__ssvfiscanf_r+0x142>
 801703a:	4629      	mov	r1, r5
 801703c:	4640      	mov	r0, r8
 801703e:	f000 fb4f 	bl	80176e0 <__sccl>
 8017042:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8017044:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8017048:	9341      	str	r3, [sp, #260]	; 0x104
 801704a:	4605      	mov	r5, r0
 801704c:	2301      	movs	r3, #1
 801704e:	e7a8      	b.n	8016fa2 <__ssvfiscanf_r+0x142>
 8017050:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8017052:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8017056:	9341      	str	r3, [sp, #260]	; 0x104
 8017058:	2300      	movs	r3, #0
 801705a:	e7a2      	b.n	8016fa2 <__ssvfiscanf_r+0x142>
 801705c:	9841      	ldr	r0, [sp, #260]	; 0x104
 801705e:	06c3      	lsls	r3, r0, #27
 8017060:	f53f af2e 	bmi.w	8016ec0 <__ssvfiscanf_r+0x60>
 8017064:	9b00      	ldr	r3, [sp, #0]
 8017066:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8017068:	1d19      	adds	r1, r3, #4
 801706a:	9100      	str	r1, [sp, #0]
 801706c:	681b      	ldr	r3, [r3, #0]
 801706e:	07c0      	lsls	r0, r0, #31
 8017070:	bf4c      	ite	mi
 8017072:	801a      	strhmi	r2, [r3, #0]
 8017074:	601a      	strpl	r2, [r3, #0]
 8017076:	e723      	b.n	8016ec0 <__ssvfiscanf_r+0x60>
 8017078:	2305      	movs	r3, #5
 801707a:	e792      	b.n	8016fa2 <__ssvfiscanf_r+0x142>
 801707c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801707e:	4621      	mov	r1, r4
 8017080:	4630      	mov	r0, r6
 8017082:	4798      	blx	r3
 8017084:	2800      	cmp	r0, #0
 8017086:	d090      	beq.n	8016faa <__ssvfiscanf_r+0x14a>
 8017088:	e7c8      	b.n	801701c <__ssvfiscanf_r+0x1bc>
 801708a:	9a45      	ldr	r2, [sp, #276]	; 0x114
 801708c:	3201      	adds	r2, #1
 801708e:	9245      	str	r2, [sp, #276]	; 0x114
 8017090:	6862      	ldr	r2, [r4, #4]
 8017092:	3a01      	subs	r2, #1
 8017094:	2a00      	cmp	r2, #0
 8017096:	6062      	str	r2, [r4, #4]
 8017098:	dd02      	ble.n	80170a0 <__ssvfiscanf_r+0x240>
 801709a:	3301      	adds	r3, #1
 801709c:	6023      	str	r3, [r4, #0]
 801709e:	e787      	b.n	8016fb0 <__ssvfiscanf_r+0x150>
 80170a0:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80170a2:	4621      	mov	r1, r4
 80170a4:	4630      	mov	r0, r6
 80170a6:	4798      	blx	r3
 80170a8:	2800      	cmp	r0, #0
 80170aa:	d081      	beq.n	8016fb0 <__ssvfiscanf_r+0x150>
 80170ac:	e7b6      	b.n	801701c <__ssvfiscanf_r+0x1bc>
 80170ae:	2b04      	cmp	r3, #4
 80170b0:	dc06      	bgt.n	80170c0 <__ssvfiscanf_r+0x260>
 80170b2:	466b      	mov	r3, sp
 80170b4:	4622      	mov	r2, r4
 80170b6:	a941      	add	r1, sp, #260	; 0x104
 80170b8:	4630      	mov	r0, r6
 80170ba:	f000 f9c5 	bl	8017448 <_scanf_i>
 80170be:	e788      	b.n	8016fd2 <__ssvfiscanf_r+0x172>
 80170c0:	4b0e      	ldr	r3, [pc, #56]	; (80170fc <__ssvfiscanf_r+0x29c>)
 80170c2:	2b00      	cmp	r3, #0
 80170c4:	f43f aefc 	beq.w	8016ec0 <__ssvfiscanf_r+0x60>
 80170c8:	466b      	mov	r3, sp
 80170ca:	4622      	mov	r2, r4
 80170cc:	a941      	add	r1, sp, #260	; 0x104
 80170ce:	4630      	mov	r0, r6
 80170d0:	f7fc f9da 	bl	8013488 <_scanf_float>
 80170d4:	e77d      	b.n	8016fd2 <__ssvfiscanf_r+0x172>
 80170d6:	89a3      	ldrh	r3, [r4, #12]
 80170d8:	f013 0f40 	tst.w	r3, #64	; 0x40
 80170dc:	bf18      	it	ne
 80170de:	f04f 30ff 	movne.w	r0, #4294967295
 80170e2:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 80170e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80170ea:	9844      	ldr	r0, [sp, #272]	; 0x110
 80170ec:	e7f9      	b.n	80170e2 <__ssvfiscanf_r+0x282>
 80170ee:	bf00      	nop
 80170f0:	08016dad 	.word	0x08016dad
 80170f4:	08016e27 	.word	0x08016e27
 80170f8:	080183f2 	.word	0x080183f2
 80170fc:	08013489 	.word	0x08013489

08017100 <__sfputc_r>:
 8017100:	6893      	ldr	r3, [r2, #8]
 8017102:	3b01      	subs	r3, #1
 8017104:	2b00      	cmp	r3, #0
 8017106:	b410      	push	{r4}
 8017108:	6093      	str	r3, [r2, #8]
 801710a:	da08      	bge.n	801711e <__sfputc_r+0x1e>
 801710c:	6994      	ldr	r4, [r2, #24]
 801710e:	42a3      	cmp	r3, r4
 8017110:	db01      	blt.n	8017116 <__sfputc_r+0x16>
 8017112:	290a      	cmp	r1, #10
 8017114:	d103      	bne.n	801711e <__sfputc_r+0x1e>
 8017116:	f85d 4b04 	ldr.w	r4, [sp], #4
 801711a:	f7fd bbc7 	b.w	80148ac <__swbuf_r>
 801711e:	6813      	ldr	r3, [r2, #0]
 8017120:	1c58      	adds	r0, r3, #1
 8017122:	6010      	str	r0, [r2, #0]
 8017124:	7019      	strb	r1, [r3, #0]
 8017126:	4608      	mov	r0, r1
 8017128:	f85d 4b04 	ldr.w	r4, [sp], #4
 801712c:	4770      	bx	lr

0801712e <__sfputs_r>:
 801712e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017130:	4606      	mov	r6, r0
 8017132:	460f      	mov	r7, r1
 8017134:	4614      	mov	r4, r2
 8017136:	18d5      	adds	r5, r2, r3
 8017138:	42ac      	cmp	r4, r5
 801713a:	d101      	bne.n	8017140 <__sfputs_r+0x12>
 801713c:	2000      	movs	r0, #0
 801713e:	e007      	b.n	8017150 <__sfputs_r+0x22>
 8017140:	463a      	mov	r2, r7
 8017142:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017146:	4630      	mov	r0, r6
 8017148:	f7ff ffda 	bl	8017100 <__sfputc_r>
 801714c:	1c43      	adds	r3, r0, #1
 801714e:	d1f3      	bne.n	8017138 <__sfputs_r+0xa>
 8017150:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08017154 <_vfiprintf_r>:
 8017154:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017158:	460c      	mov	r4, r1
 801715a:	b09d      	sub	sp, #116	; 0x74
 801715c:	4617      	mov	r7, r2
 801715e:	461d      	mov	r5, r3
 8017160:	4606      	mov	r6, r0
 8017162:	b118      	cbz	r0, 801716c <_vfiprintf_r+0x18>
 8017164:	6983      	ldr	r3, [r0, #24]
 8017166:	b90b      	cbnz	r3, 801716c <_vfiprintf_r+0x18>
 8017168:	f7fe fbb6 	bl	80158d8 <__sinit>
 801716c:	4b7c      	ldr	r3, [pc, #496]	; (8017360 <_vfiprintf_r+0x20c>)
 801716e:	429c      	cmp	r4, r3
 8017170:	d158      	bne.n	8017224 <_vfiprintf_r+0xd0>
 8017172:	6874      	ldr	r4, [r6, #4]
 8017174:	89a3      	ldrh	r3, [r4, #12]
 8017176:	0718      	lsls	r0, r3, #28
 8017178:	d55e      	bpl.n	8017238 <_vfiprintf_r+0xe4>
 801717a:	6923      	ldr	r3, [r4, #16]
 801717c:	2b00      	cmp	r3, #0
 801717e:	d05b      	beq.n	8017238 <_vfiprintf_r+0xe4>
 8017180:	2300      	movs	r3, #0
 8017182:	9309      	str	r3, [sp, #36]	; 0x24
 8017184:	2320      	movs	r3, #32
 8017186:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801718a:	2330      	movs	r3, #48	; 0x30
 801718c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8017190:	9503      	str	r5, [sp, #12]
 8017192:	f04f 0b01 	mov.w	fp, #1
 8017196:	46b8      	mov	r8, r7
 8017198:	4645      	mov	r5, r8
 801719a:	f815 3b01 	ldrb.w	r3, [r5], #1
 801719e:	b10b      	cbz	r3, 80171a4 <_vfiprintf_r+0x50>
 80171a0:	2b25      	cmp	r3, #37	; 0x25
 80171a2:	d154      	bne.n	801724e <_vfiprintf_r+0xfa>
 80171a4:	ebb8 0a07 	subs.w	sl, r8, r7
 80171a8:	d00b      	beq.n	80171c2 <_vfiprintf_r+0x6e>
 80171aa:	4653      	mov	r3, sl
 80171ac:	463a      	mov	r2, r7
 80171ae:	4621      	mov	r1, r4
 80171b0:	4630      	mov	r0, r6
 80171b2:	f7ff ffbc 	bl	801712e <__sfputs_r>
 80171b6:	3001      	adds	r0, #1
 80171b8:	f000 80c2 	beq.w	8017340 <_vfiprintf_r+0x1ec>
 80171bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80171be:	4453      	add	r3, sl
 80171c0:	9309      	str	r3, [sp, #36]	; 0x24
 80171c2:	f898 3000 	ldrb.w	r3, [r8]
 80171c6:	2b00      	cmp	r3, #0
 80171c8:	f000 80ba 	beq.w	8017340 <_vfiprintf_r+0x1ec>
 80171cc:	2300      	movs	r3, #0
 80171ce:	f04f 32ff 	mov.w	r2, #4294967295
 80171d2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80171d6:	9304      	str	r3, [sp, #16]
 80171d8:	9307      	str	r3, [sp, #28]
 80171da:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80171de:	931a      	str	r3, [sp, #104]	; 0x68
 80171e0:	46a8      	mov	r8, r5
 80171e2:	2205      	movs	r2, #5
 80171e4:	f818 1b01 	ldrb.w	r1, [r8], #1
 80171e8:	485e      	ldr	r0, [pc, #376]	; (8017364 <_vfiprintf_r+0x210>)
 80171ea:	f7e9 f811 	bl	8000210 <memchr>
 80171ee:	9b04      	ldr	r3, [sp, #16]
 80171f0:	bb78      	cbnz	r0, 8017252 <_vfiprintf_r+0xfe>
 80171f2:	06d9      	lsls	r1, r3, #27
 80171f4:	bf44      	itt	mi
 80171f6:	2220      	movmi	r2, #32
 80171f8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80171fc:	071a      	lsls	r2, r3, #28
 80171fe:	bf44      	itt	mi
 8017200:	222b      	movmi	r2, #43	; 0x2b
 8017202:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8017206:	782a      	ldrb	r2, [r5, #0]
 8017208:	2a2a      	cmp	r2, #42	; 0x2a
 801720a:	d02a      	beq.n	8017262 <_vfiprintf_r+0x10e>
 801720c:	9a07      	ldr	r2, [sp, #28]
 801720e:	46a8      	mov	r8, r5
 8017210:	2000      	movs	r0, #0
 8017212:	250a      	movs	r5, #10
 8017214:	4641      	mov	r1, r8
 8017216:	f811 3b01 	ldrb.w	r3, [r1], #1
 801721a:	3b30      	subs	r3, #48	; 0x30
 801721c:	2b09      	cmp	r3, #9
 801721e:	d969      	bls.n	80172f4 <_vfiprintf_r+0x1a0>
 8017220:	b360      	cbz	r0, 801727c <_vfiprintf_r+0x128>
 8017222:	e024      	b.n	801726e <_vfiprintf_r+0x11a>
 8017224:	4b50      	ldr	r3, [pc, #320]	; (8017368 <_vfiprintf_r+0x214>)
 8017226:	429c      	cmp	r4, r3
 8017228:	d101      	bne.n	801722e <_vfiprintf_r+0xda>
 801722a:	68b4      	ldr	r4, [r6, #8]
 801722c:	e7a2      	b.n	8017174 <_vfiprintf_r+0x20>
 801722e:	4b4f      	ldr	r3, [pc, #316]	; (801736c <_vfiprintf_r+0x218>)
 8017230:	429c      	cmp	r4, r3
 8017232:	bf08      	it	eq
 8017234:	68f4      	ldreq	r4, [r6, #12]
 8017236:	e79d      	b.n	8017174 <_vfiprintf_r+0x20>
 8017238:	4621      	mov	r1, r4
 801723a:	4630      	mov	r0, r6
 801723c:	f7fd fb9a 	bl	8014974 <__swsetup_r>
 8017240:	2800      	cmp	r0, #0
 8017242:	d09d      	beq.n	8017180 <_vfiprintf_r+0x2c>
 8017244:	f04f 30ff 	mov.w	r0, #4294967295
 8017248:	b01d      	add	sp, #116	; 0x74
 801724a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801724e:	46a8      	mov	r8, r5
 8017250:	e7a2      	b.n	8017198 <_vfiprintf_r+0x44>
 8017252:	4a44      	ldr	r2, [pc, #272]	; (8017364 <_vfiprintf_r+0x210>)
 8017254:	1a80      	subs	r0, r0, r2
 8017256:	fa0b f000 	lsl.w	r0, fp, r0
 801725a:	4318      	orrs	r0, r3
 801725c:	9004      	str	r0, [sp, #16]
 801725e:	4645      	mov	r5, r8
 8017260:	e7be      	b.n	80171e0 <_vfiprintf_r+0x8c>
 8017262:	9a03      	ldr	r2, [sp, #12]
 8017264:	1d11      	adds	r1, r2, #4
 8017266:	6812      	ldr	r2, [r2, #0]
 8017268:	9103      	str	r1, [sp, #12]
 801726a:	2a00      	cmp	r2, #0
 801726c:	db01      	blt.n	8017272 <_vfiprintf_r+0x11e>
 801726e:	9207      	str	r2, [sp, #28]
 8017270:	e004      	b.n	801727c <_vfiprintf_r+0x128>
 8017272:	4252      	negs	r2, r2
 8017274:	f043 0302 	orr.w	r3, r3, #2
 8017278:	9207      	str	r2, [sp, #28]
 801727a:	9304      	str	r3, [sp, #16]
 801727c:	f898 3000 	ldrb.w	r3, [r8]
 8017280:	2b2e      	cmp	r3, #46	; 0x2e
 8017282:	d10e      	bne.n	80172a2 <_vfiprintf_r+0x14e>
 8017284:	f898 3001 	ldrb.w	r3, [r8, #1]
 8017288:	2b2a      	cmp	r3, #42	; 0x2a
 801728a:	d138      	bne.n	80172fe <_vfiprintf_r+0x1aa>
 801728c:	9b03      	ldr	r3, [sp, #12]
 801728e:	1d1a      	adds	r2, r3, #4
 8017290:	681b      	ldr	r3, [r3, #0]
 8017292:	9203      	str	r2, [sp, #12]
 8017294:	2b00      	cmp	r3, #0
 8017296:	bfb8      	it	lt
 8017298:	f04f 33ff 	movlt.w	r3, #4294967295
 801729c:	f108 0802 	add.w	r8, r8, #2
 80172a0:	9305      	str	r3, [sp, #20]
 80172a2:	4d33      	ldr	r5, [pc, #204]	; (8017370 <_vfiprintf_r+0x21c>)
 80172a4:	f898 1000 	ldrb.w	r1, [r8]
 80172a8:	2203      	movs	r2, #3
 80172aa:	4628      	mov	r0, r5
 80172ac:	f7e8 ffb0 	bl	8000210 <memchr>
 80172b0:	b140      	cbz	r0, 80172c4 <_vfiprintf_r+0x170>
 80172b2:	2340      	movs	r3, #64	; 0x40
 80172b4:	1b40      	subs	r0, r0, r5
 80172b6:	fa03 f000 	lsl.w	r0, r3, r0
 80172ba:	9b04      	ldr	r3, [sp, #16]
 80172bc:	4303      	orrs	r3, r0
 80172be:	f108 0801 	add.w	r8, r8, #1
 80172c2:	9304      	str	r3, [sp, #16]
 80172c4:	f898 1000 	ldrb.w	r1, [r8]
 80172c8:	482a      	ldr	r0, [pc, #168]	; (8017374 <_vfiprintf_r+0x220>)
 80172ca:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80172ce:	2206      	movs	r2, #6
 80172d0:	f108 0701 	add.w	r7, r8, #1
 80172d4:	f7e8 ff9c 	bl	8000210 <memchr>
 80172d8:	2800      	cmp	r0, #0
 80172da:	d037      	beq.n	801734c <_vfiprintf_r+0x1f8>
 80172dc:	4b26      	ldr	r3, [pc, #152]	; (8017378 <_vfiprintf_r+0x224>)
 80172de:	bb1b      	cbnz	r3, 8017328 <_vfiprintf_r+0x1d4>
 80172e0:	9b03      	ldr	r3, [sp, #12]
 80172e2:	3307      	adds	r3, #7
 80172e4:	f023 0307 	bic.w	r3, r3, #7
 80172e8:	3308      	adds	r3, #8
 80172ea:	9303      	str	r3, [sp, #12]
 80172ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80172ee:	444b      	add	r3, r9
 80172f0:	9309      	str	r3, [sp, #36]	; 0x24
 80172f2:	e750      	b.n	8017196 <_vfiprintf_r+0x42>
 80172f4:	fb05 3202 	mla	r2, r5, r2, r3
 80172f8:	2001      	movs	r0, #1
 80172fa:	4688      	mov	r8, r1
 80172fc:	e78a      	b.n	8017214 <_vfiprintf_r+0xc0>
 80172fe:	2300      	movs	r3, #0
 8017300:	f108 0801 	add.w	r8, r8, #1
 8017304:	9305      	str	r3, [sp, #20]
 8017306:	4619      	mov	r1, r3
 8017308:	250a      	movs	r5, #10
 801730a:	4640      	mov	r0, r8
 801730c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8017310:	3a30      	subs	r2, #48	; 0x30
 8017312:	2a09      	cmp	r2, #9
 8017314:	d903      	bls.n	801731e <_vfiprintf_r+0x1ca>
 8017316:	2b00      	cmp	r3, #0
 8017318:	d0c3      	beq.n	80172a2 <_vfiprintf_r+0x14e>
 801731a:	9105      	str	r1, [sp, #20]
 801731c:	e7c1      	b.n	80172a2 <_vfiprintf_r+0x14e>
 801731e:	fb05 2101 	mla	r1, r5, r1, r2
 8017322:	2301      	movs	r3, #1
 8017324:	4680      	mov	r8, r0
 8017326:	e7f0      	b.n	801730a <_vfiprintf_r+0x1b6>
 8017328:	ab03      	add	r3, sp, #12
 801732a:	9300      	str	r3, [sp, #0]
 801732c:	4622      	mov	r2, r4
 801732e:	4b13      	ldr	r3, [pc, #76]	; (801737c <_vfiprintf_r+0x228>)
 8017330:	a904      	add	r1, sp, #16
 8017332:	4630      	mov	r0, r6
 8017334:	f7fb fce0 	bl	8012cf8 <_printf_float>
 8017338:	f1b0 3fff 	cmp.w	r0, #4294967295
 801733c:	4681      	mov	r9, r0
 801733e:	d1d5      	bne.n	80172ec <_vfiprintf_r+0x198>
 8017340:	89a3      	ldrh	r3, [r4, #12]
 8017342:	065b      	lsls	r3, r3, #25
 8017344:	f53f af7e 	bmi.w	8017244 <_vfiprintf_r+0xf0>
 8017348:	9809      	ldr	r0, [sp, #36]	; 0x24
 801734a:	e77d      	b.n	8017248 <_vfiprintf_r+0xf4>
 801734c:	ab03      	add	r3, sp, #12
 801734e:	9300      	str	r3, [sp, #0]
 8017350:	4622      	mov	r2, r4
 8017352:	4b0a      	ldr	r3, [pc, #40]	; (801737c <_vfiprintf_r+0x228>)
 8017354:	a904      	add	r1, sp, #16
 8017356:	4630      	mov	r0, r6
 8017358:	f7fb ff84 	bl	8013264 <_printf_i>
 801735c:	e7ec      	b.n	8017338 <_vfiprintf_r+0x1e4>
 801735e:	bf00      	nop
 8017360:	080182a0 	.word	0x080182a0
 8017364:	080183ec 	.word	0x080183ec
 8017368:	080182c0 	.word	0x080182c0
 801736c:	08018280 	.word	0x08018280
 8017370:	080183f2 	.word	0x080183f2
 8017374:	080183f6 	.word	0x080183f6
 8017378:	08012cf9 	.word	0x08012cf9
 801737c:	0801712f 	.word	0x0801712f

08017380 <_scanf_chars>:
 8017380:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017384:	4615      	mov	r5, r2
 8017386:	688a      	ldr	r2, [r1, #8]
 8017388:	4680      	mov	r8, r0
 801738a:	460c      	mov	r4, r1
 801738c:	b932      	cbnz	r2, 801739c <_scanf_chars+0x1c>
 801738e:	698a      	ldr	r2, [r1, #24]
 8017390:	2a00      	cmp	r2, #0
 8017392:	bf14      	ite	ne
 8017394:	f04f 32ff 	movne.w	r2, #4294967295
 8017398:	2201      	moveq	r2, #1
 801739a:	608a      	str	r2, [r1, #8]
 801739c:	6822      	ldr	r2, [r4, #0]
 801739e:	06d1      	lsls	r1, r2, #27
 80173a0:	bf5f      	itttt	pl
 80173a2:	681a      	ldrpl	r2, [r3, #0]
 80173a4:	1d11      	addpl	r1, r2, #4
 80173a6:	6019      	strpl	r1, [r3, #0]
 80173a8:	6817      	ldrpl	r7, [r2, #0]
 80173aa:	2600      	movs	r6, #0
 80173ac:	69a3      	ldr	r3, [r4, #24]
 80173ae:	b1db      	cbz	r3, 80173e8 <_scanf_chars+0x68>
 80173b0:	2b01      	cmp	r3, #1
 80173b2:	d107      	bne.n	80173c4 <_scanf_chars+0x44>
 80173b4:	682b      	ldr	r3, [r5, #0]
 80173b6:	6962      	ldr	r2, [r4, #20]
 80173b8:	781b      	ldrb	r3, [r3, #0]
 80173ba:	5cd3      	ldrb	r3, [r2, r3]
 80173bc:	b9a3      	cbnz	r3, 80173e8 <_scanf_chars+0x68>
 80173be:	2e00      	cmp	r6, #0
 80173c0:	d132      	bne.n	8017428 <_scanf_chars+0xa8>
 80173c2:	e006      	b.n	80173d2 <_scanf_chars+0x52>
 80173c4:	2b02      	cmp	r3, #2
 80173c6:	d007      	beq.n	80173d8 <_scanf_chars+0x58>
 80173c8:	2e00      	cmp	r6, #0
 80173ca:	d12d      	bne.n	8017428 <_scanf_chars+0xa8>
 80173cc:	69a3      	ldr	r3, [r4, #24]
 80173ce:	2b01      	cmp	r3, #1
 80173d0:	d12a      	bne.n	8017428 <_scanf_chars+0xa8>
 80173d2:	2001      	movs	r0, #1
 80173d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80173d8:	f7fe fe32 	bl	8016040 <__locale_ctype_ptr>
 80173dc:	682b      	ldr	r3, [r5, #0]
 80173de:	781b      	ldrb	r3, [r3, #0]
 80173e0:	4418      	add	r0, r3
 80173e2:	7843      	ldrb	r3, [r0, #1]
 80173e4:	071b      	lsls	r3, r3, #28
 80173e6:	d4ef      	bmi.n	80173c8 <_scanf_chars+0x48>
 80173e8:	6823      	ldr	r3, [r4, #0]
 80173ea:	06da      	lsls	r2, r3, #27
 80173ec:	bf5e      	ittt	pl
 80173ee:	682b      	ldrpl	r3, [r5, #0]
 80173f0:	781b      	ldrbpl	r3, [r3, #0]
 80173f2:	703b      	strbpl	r3, [r7, #0]
 80173f4:	682a      	ldr	r2, [r5, #0]
 80173f6:	686b      	ldr	r3, [r5, #4]
 80173f8:	f102 0201 	add.w	r2, r2, #1
 80173fc:	602a      	str	r2, [r5, #0]
 80173fe:	68a2      	ldr	r2, [r4, #8]
 8017400:	f103 33ff 	add.w	r3, r3, #4294967295
 8017404:	f102 32ff 	add.w	r2, r2, #4294967295
 8017408:	606b      	str	r3, [r5, #4]
 801740a:	f106 0601 	add.w	r6, r6, #1
 801740e:	bf58      	it	pl
 8017410:	3701      	addpl	r7, #1
 8017412:	60a2      	str	r2, [r4, #8]
 8017414:	b142      	cbz	r2, 8017428 <_scanf_chars+0xa8>
 8017416:	2b00      	cmp	r3, #0
 8017418:	dcc8      	bgt.n	80173ac <_scanf_chars+0x2c>
 801741a:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 801741e:	4629      	mov	r1, r5
 8017420:	4640      	mov	r0, r8
 8017422:	4798      	blx	r3
 8017424:	2800      	cmp	r0, #0
 8017426:	d0c1      	beq.n	80173ac <_scanf_chars+0x2c>
 8017428:	6823      	ldr	r3, [r4, #0]
 801742a:	f013 0310 	ands.w	r3, r3, #16
 801742e:	d105      	bne.n	801743c <_scanf_chars+0xbc>
 8017430:	68e2      	ldr	r2, [r4, #12]
 8017432:	3201      	adds	r2, #1
 8017434:	60e2      	str	r2, [r4, #12]
 8017436:	69a2      	ldr	r2, [r4, #24]
 8017438:	b102      	cbz	r2, 801743c <_scanf_chars+0xbc>
 801743a:	703b      	strb	r3, [r7, #0]
 801743c:	6923      	ldr	r3, [r4, #16]
 801743e:	441e      	add	r6, r3
 8017440:	6126      	str	r6, [r4, #16]
 8017442:	2000      	movs	r0, #0
 8017444:	e7c6      	b.n	80173d4 <_scanf_chars+0x54>
	...

08017448 <_scanf_i>:
 8017448:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801744c:	469a      	mov	sl, r3
 801744e:	4b74      	ldr	r3, [pc, #464]	; (8017620 <_scanf_i+0x1d8>)
 8017450:	460c      	mov	r4, r1
 8017452:	4683      	mov	fp, r0
 8017454:	4616      	mov	r6, r2
 8017456:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801745a:	b087      	sub	sp, #28
 801745c:	ab03      	add	r3, sp, #12
 801745e:	68a7      	ldr	r7, [r4, #8]
 8017460:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8017464:	4b6f      	ldr	r3, [pc, #444]	; (8017624 <_scanf_i+0x1dc>)
 8017466:	69a1      	ldr	r1, [r4, #24]
 8017468:	4a6f      	ldr	r2, [pc, #444]	; (8017628 <_scanf_i+0x1e0>)
 801746a:	2903      	cmp	r1, #3
 801746c:	bf08      	it	eq
 801746e:	461a      	moveq	r2, r3
 8017470:	1e7b      	subs	r3, r7, #1
 8017472:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 8017476:	bf84      	itt	hi
 8017478:	f240 135d 	movwhi	r3, #349	; 0x15d
 801747c:	60a3      	strhi	r3, [r4, #8]
 801747e:	6823      	ldr	r3, [r4, #0]
 8017480:	9200      	str	r2, [sp, #0]
 8017482:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 8017486:	bf88      	it	hi
 8017488:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 801748c:	f104 091c 	add.w	r9, r4, #28
 8017490:	6023      	str	r3, [r4, #0]
 8017492:	bf8c      	ite	hi
 8017494:	197f      	addhi	r7, r7, r5
 8017496:	2700      	movls	r7, #0
 8017498:	464b      	mov	r3, r9
 801749a:	f04f 0800 	mov.w	r8, #0
 801749e:	9301      	str	r3, [sp, #4]
 80174a0:	6831      	ldr	r1, [r6, #0]
 80174a2:	ab03      	add	r3, sp, #12
 80174a4:	2202      	movs	r2, #2
 80174a6:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 80174aa:	7809      	ldrb	r1, [r1, #0]
 80174ac:	f7e8 feb0 	bl	8000210 <memchr>
 80174b0:	9b01      	ldr	r3, [sp, #4]
 80174b2:	b330      	cbz	r0, 8017502 <_scanf_i+0xba>
 80174b4:	f1b8 0f01 	cmp.w	r8, #1
 80174b8:	d15a      	bne.n	8017570 <_scanf_i+0x128>
 80174ba:	6862      	ldr	r2, [r4, #4]
 80174bc:	b92a      	cbnz	r2, 80174ca <_scanf_i+0x82>
 80174be:	6822      	ldr	r2, [r4, #0]
 80174c0:	2108      	movs	r1, #8
 80174c2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80174c6:	6061      	str	r1, [r4, #4]
 80174c8:	6022      	str	r2, [r4, #0]
 80174ca:	6822      	ldr	r2, [r4, #0]
 80174cc:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 80174d0:	6022      	str	r2, [r4, #0]
 80174d2:	68a2      	ldr	r2, [r4, #8]
 80174d4:	1e51      	subs	r1, r2, #1
 80174d6:	60a1      	str	r1, [r4, #8]
 80174d8:	b19a      	cbz	r2, 8017502 <_scanf_i+0xba>
 80174da:	6832      	ldr	r2, [r6, #0]
 80174dc:	1c51      	adds	r1, r2, #1
 80174de:	6031      	str	r1, [r6, #0]
 80174e0:	7812      	ldrb	r2, [r2, #0]
 80174e2:	701a      	strb	r2, [r3, #0]
 80174e4:	1c5d      	adds	r5, r3, #1
 80174e6:	6873      	ldr	r3, [r6, #4]
 80174e8:	3b01      	subs	r3, #1
 80174ea:	2b00      	cmp	r3, #0
 80174ec:	6073      	str	r3, [r6, #4]
 80174ee:	dc07      	bgt.n	8017500 <_scanf_i+0xb8>
 80174f0:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80174f4:	4631      	mov	r1, r6
 80174f6:	4658      	mov	r0, fp
 80174f8:	4798      	blx	r3
 80174fa:	2800      	cmp	r0, #0
 80174fc:	f040 8086 	bne.w	801760c <_scanf_i+0x1c4>
 8017500:	462b      	mov	r3, r5
 8017502:	f108 0801 	add.w	r8, r8, #1
 8017506:	f1b8 0f03 	cmp.w	r8, #3
 801750a:	d1c8      	bne.n	801749e <_scanf_i+0x56>
 801750c:	6862      	ldr	r2, [r4, #4]
 801750e:	b90a      	cbnz	r2, 8017514 <_scanf_i+0xcc>
 8017510:	220a      	movs	r2, #10
 8017512:	6062      	str	r2, [r4, #4]
 8017514:	6862      	ldr	r2, [r4, #4]
 8017516:	4945      	ldr	r1, [pc, #276]	; (801762c <_scanf_i+0x1e4>)
 8017518:	6960      	ldr	r0, [r4, #20]
 801751a:	9301      	str	r3, [sp, #4]
 801751c:	1a89      	subs	r1, r1, r2
 801751e:	f000 f8df 	bl	80176e0 <__sccl>
 8017522:	9b01      	ldr	r3, [sp, #4]
 8017524:	f04f 0800 	mov.w	r8, #0
 8017528:	461d      	mov	r5, r3
 801752a:	68a3      	ldr	r3, [r4, #8]
 801752c:	6822      	ldr	r2, [r4, #0]
 801752e:	2b00      	cmp	r3, #0
 8017530:	d03a      	beq.n	80175a8 <_scanf_i+0x160>
 8017532:	6831      	ldr	r1, [r6, #0]
 8017534:	6960      	ldr	r0, [r4, #20]
 8017536:	f891 c000 	ldrb.w	ip, [r1]
 801753a:	f810 000c 	ldrb.w	r0, [r0, ip]
 801753e:	2800      	cmp	r0, #0
 8017540:	d032      	beq.n	80175a8 <_scanf_i+0x160>
 8017542:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 8017546:	d121      	bne.n	801758c <_scanf_i+0x144>
 8017548:	0510      	lsls	r0, r2, #20
 801754a:	d51f      	bpl.n	801758c <_scanf_i+0x144>
 801754c:	f108 0801 	add.w	r8, r8, #1
 8017550:	b117      	cbz	r7, 8017558 <_scanf_i+0x110>
 8017552:	3301      	adds	r3, #1
 8017554:	3f01      	subs	r7, #1
 8017556:	60a3      	str	r3, [r4, #8]
 8017558:	6873      	ldr	r3, [r6, #4]
 801755a:	3b01      	subs	r3, #1
 801755c:	2b00      	cmp	r3, #0
 801755e:	6073      	str	r3, [r6, #4]
 8017560:	dd1b      	ble.n	801759a <_scanf_i+0x152>
 8017562:	6833      	ldr	r3, [r6, #0]
 8017564:	3301      	adds	r3, #1
 8017566:	6033      	str	r3, [r6, #0]
 8017568:	68a3      	ldr	r3, [r4, #8]
 801756a:	3b01      	subs	r3, #1
 801756c:	60a3      	str	r3, [r4, #8]
 801756e:	e7dc      	b.n	801752a <_scanf_i+0xe2>
 8017570:	f1b8 0f02 	cmp.w	r8, #2
 8017574:	d1ad      	bne.n	80174d2 <_scanf_i+0x8a>
 8017576:	6822      	ldr	r2, [r4, #0]
 8017578:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 801757c:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8017580:	d1bf      	bne.n	8017502 <_scanf_i+0xba>
 8017582:	2110      	movs	r1, #16
 8017584:	6061      	str	r1, [r4, #4]
 8017586:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 801758a:	e7a1      	b.n	80174d0 <_scanf_i+0x88>
 801758c:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8017590:	6022      	str	r2, [r4, #0]
 8017592:	780b      	ldrb	r3, [r1, #0]
 8017594:	702b      	strb	r3, [r5, #0]
 8017596:	3501      	adds	r5, #1
 8017598:	e7de      	b.n	8017558 <_scanf_i+0x110>
 801759a:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 801759e:	4631      	mov	r1, r6
 80175a0:	4658      	mov	r0, fp
 80175a2:	4798      	blx	r3
 80175a4:	2800      	cmp	r0, #0
 80175a6:	d0df      	beq.n	8017568 <_scanf_i+0x120>
 80175a8:	6823      	ldr	r3, [r4, #0]
 80175aa:	05d9      	lsls	r1, r3, #23
 80175ac:	d50c      	bpl.n	80175c8 <_scanf_i+0x180>
 80175ae:	454d      	cmp	r5, r9
 80175b0:	d908      	bls.n	80175c4 <_scanf_i+0x17c>
 80175b2:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80175b6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80175ba:	4632      	mov	r2, r6
 80175bc:	4658      	mov	r0, fp
 80175be:	4798      	blx	r3
 80175c0:	1e6f      	subs	r7, r5, #1
 80175c2:	463d      	mov	r5, r7
 80175c4:	454d      	cmp	r5, r9
 80175c6:	d029      	beq.n	801761c <_scanf_i+0x1d4>
 80175c8:	6822      	ldr	r2, [r4, #0]
 80175ca:	f012 0210 	ands.w	r2, r2, #16
 80175ce:	d113      	bne.n	80175f8 <_scanf_i+0x1b0>
 80175d0:	702a      	strb	r2, [r5, #0]
 80175d2:	6863      	ldr	r3, [r4, #4]
 80175d4:	9e00      	ldr	r6, [sp, #0]
 80175d6:	4649      	mov	r1, r9
 80175d8:	4658      	mov	r0, fp
 80175da:	47b0      	blx	r6
 80175dc:	f8da 3000 	ldr.w	r3, [sl]
 80175e0:	6821      	ldr	r1, [r4, #0]
 80175e2:	1d1a      	adds	r2, r3, #4
 80175e4:	f8ca 2000 	str.w	r2, [sl]
 80175e8:	f011 0f20 	tst.w	r1, #32
 80175ec:	681b      	ldr	r3, [r3, #0]
 80175ee:	d010      	beq.n	8017612 <_scanf_i+0x1ca>
 80175f0:	6018      	str	r0, [r3, #0]
 80175f2:	68e3      	ldr	r3, [r4, #12]
 80175f4:	3301      	adds	r3, #1
 80175f6:	60e3      	str	r3, [r4, #12]
 80175f8:	eba5 0509 	sub.w	r5, r5, r9
 80175fc:	44a8      	add	r8, r5
 80175fe:	6925      	ldr	r5, [r4, #16]
 8017600:	4445      	add	r5, r8
 8017602:	6125      	str	r5, [r4, #16]
 8017604:	2000      	movs	r0, #0
 8017606:	b007      	add	sp, #28
 8017608:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801760c:	f04f 0800 	mov.w	r8, #0
 8017610:	e7ca      	b.n	80175a8 <_scanf_i+0x160>
 8017612:	07ca      	lsls	r2, r1, #31
 8017614:	bf4c      	ite	mi
 8017616:	8018      	strhmi	r0, [r3, #0]
 8017618:	6018      	strpl	r0, [r3, #0]
 801761a:	e7ea      	b.n	80175f2 <_scanf_i+0x1aa>
 801761c:	2001      	movs	r0, #1
 801761e:	e7f2      	b.n	8017606 <_scanf_i+0x1be>
 8017620:	08017f44 	.word	0x08017f44
 8017624:	08014849 	.word	0x08014849
 8017628:	0801785d 	.word	0x0801785d
 801762c:	0801840d 	.word	0x0801840d

08017630 <_putc_r>:
 8017630:	b570      	push	{r4, r5, r6, lr}
 8017632:	460d      	mov	r5, r1
 8017634:	4614      	mov	r4, r2
 8017636:	4606      	mov	r6, r0
 8017638:	b118      	cbz	r0, 8017642 <_putc_r+0x12>
 801763a:	6983      	ldr	r3, [r0, #24]
 801763c:	b90b      	cbnz	r3, 8017642 <_putc_r+0x12>
 801763e:	f7fe f94b 	bl	80158d8 <__sinit>
 8017642:	4b13      	ldr	r3, [pc, #76]	; (8017690 <_putc_r+0x60>)
 8017644:	429c      	cmp	r4, r3
 8017646:	d112      	bne.n	801766e <_putc_r+0x3e>
 8017648:	6874      	ldr	r4, [r6, #4]
 801764a:	68a3      	ldr	r3, [r4, #8]
 801764c:	3b01      	subs	r3, #1
 801764e:	2b00      	cmp	r3, #0
 8017650:	60a3      	str	r3, [r4, #8]
 8017652:	da16      	bge.n	8017682 <_putc_r+0x52>
 8017654:	69a2      	ldr	r2, [r4, #24]
 8017656:	4293      	cmp	r3, r2
 8017658:	db02      	blt.n	8017660 <_putc_r+0x30>
 801765a:	b2eb      	uxtb	r3, r5
 801765c:	2b0a      	cmp	r3, #10
 801765e:	d110      	bne.n	8017682 <_putc_r+0x52>
 8017660:	4622      	mov	r2, r4
 8017662:	4629      	mov	r1, r5
 8017664:	4630      	mov	r0, r6
 8017666:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801766a:	f7fd b91f 	b.w	80148ac <__swbuf_r>
 801766e:	4b09      	ldr	r3, [pc, #36]	; (8017694 <_putc_r+0x64>)
 8017670:	429c      	cmp	r4, r3
 8017672:	d101      	bne.n	8017678 <_putc_r+0x48>
 8017674:	68b4      	ldr	r4, [r6, #8]
 8017676:	e7e8      	b.n	801764a <_putc_r+0x1a>
 8017678:	4b07      	ldr	r3, [pc, #28]	; (8017698 <_putc_r+0x68>)
 801767a:	429c      	cmp	r4, r3
 801767c:	bf08      	it	eq
 801767e:	68f4      	ldreq	r4, [r6, #12]
 8017680:	e7e3      	b.n	801764a <_putc_r+0x1a>
 8017682:	6823      	ldr	r3, [r4, #0]
 8017684:	1c5a      	adds	r2, r3, #1
 8017686:	6022      	str	r2, [r4, #0]
 8017688:	701d      	strb	r5, [r3, #0]
 801768a:	b2e8      	uxtb	r0, r5
 801768c:	bd70      	pop	{r4, r5, r6, pc}
 801768e:	bf00      	nop
 8017690:	080182a0 	.word	0x080182a0
 8017694:	080182c0 	.word	0x080182c0
 8017698:	08018280 	.word	0x08018280

0801769c <_read_r>:
 801769c:	b538      	push	{r3, r4, r5, lr}
 801769e:	4c07      	ldr	r4, [pc, #28]	; (80176bc <_read_r+0x20>)
 80176a0:	4605      	mov	r5, r0
 80176a2:	4608      	mov	r0, r1
 80176a4:	4611      	mov	r1, r2
 80176a6:	2200      	movs	r2, #0
 80176a8:	6022      	str	r2, [r4, #0]
 80176aa:	461a      	mov	r2, r3
 80176ac:	f7ee f8ac 	bl	8005808 <_read>
 80176b0:	1c43      	adds	r3, r0, #1
 80176b2:	d102      	bne.n	80176ba <_read_r+0x1e>
 80176b4:	6823      	ldr	r3, [r4, #0]
 80176b6:	b103      	cbz	r3, 80176ba <_read_r+0x1e>
 80176b8:	602b      	str	r3, [r5, #0]
 80176ba:	bd38      	pop	{r3, r4, r5, pc}
 80176bc:	2003be04 	.word	0x2003be04

080176c0 <_sbrk_r>:
 80176c0:	b538      	push	{r3, r4, r5, lr}
 80176c2:	4c06      	ldr	r4, [pc, #24]	; (80176dc <_sbrk_r+0x1c>)
 80176c4:	2300      	movs	r3, #0
 80176c6:	4605      	mov	r5, r0
 80176c8:	4608      	mov	r0, r1
 80176ca:	6023      	str	r3, [r4, #0]
 80176cc:	f7ee f8ee 	bl	80058ac <_sbrk>
 80176d0:	1c43      	adds	r3, r0, #1
 80176d2:	d102      	bne.n	80176da <_sbrk_r+0x1a>
 80176d4:	6823      	ldr	r3, [r4, #0]
 80176d6:	b103      	cbz	r3, 80176da <_sbrk_r+0x1a>
 80176d8:	602b      	str	r3, [r5, #0]
 80176da:	bd38      	pop	{r3, r4, r5, pc}
 80176dc:	2003be04 	.word	0x2003be04

080176e0 <__sccl>:
 80176e0:	b570      	push	{r4, r5, r6, lr}
 80176e2:	780b      	ldrb	r3, [r1, #0]
 80176e4:	2b5e      	cmp	r3, #94	; 0x5e
 80176e6:	bf13      	iteet	ne
 80176e8:	1c4a      	addne	r2, r1, #1
 80176ea:	1c8a      	addeq	r2, r1, #2
 80176ec:	784b      	ldrbeq	r3, [r1, #1]
 80176ee:	2100      	movne	r1, #0
 80176f0:	bf08      	it	eq
 80176f2:	2101      	moveq	r1, #1
 80176f4:	1e44      	subs	r4, r0, #1
 80176f6:	f100 05ff 	add.w	r5, r0, #255	; 0xff
 80176fa:	f804 1f01 	strb.w	r1, [r4, #1]!
 80176fe:	42ac      	cmp	r4, r5
 8017700:	d1fb      	bne.n	80176fa <__sccl+0x1a>
 8017702:	b913      	cbnz	r3, 801770a <__sccl+0x2a>
 8017704:	3a01      	subs	r2, #1
 8017706:	4610      	mov	r0, r2
 8017708:	bd70      	pop	{r4, r5, r6, pc}
 801770a:	f081 0401 	eor.w	r4, r1, #1
 801770e:	54c4      	strb	r4, [r0, r3]
 8017710:	1c51      	adds	r1, r2, #1
 8017712:	f811 5c01 	ldrb.w	r5, [r1, #-1]
 8017716:	2d2d      	cmp	r5, #45	; 0x2d
 8017718:	f101 36ff 	add.w	r6, r1, #4294967295
 801771c:	460a      	mov	r2, r1
 801771e:	d006      	beq.n	801772e <__sccl+0x4e>
 8017720:	2d5d      	cmp	r5, #93	; 0x5d
 8017722:	d0f0      	beq.n	8017706 <__sccl+0x26>
 8017724:	b90d      	cbnz	r5, 801772a <__sccl+0x4a>
 8017726:	4632      	mov	r2, r6
 8017728:	e7ed      	b.n	8017706 <__sccl+0x26>
 801772a:	462b      	mov	r3, r5
 801772c:	e7ef      	b.n	801770e <__sccl+0x2e>
 801772e:	780e      	ldrb	r6, [r1, #0]
 8017730:	2e5d      	cmp	r6, #93	; 0x5d
 8017732:	d0fa      	beq.n	801772a <__sccl+0x4a>
 8017734:	42b3      	cmp	r3, r6
 8017736:	dcf8      	bgt.n	801772a <__sccl+0x4a>
 8017738:	3301      	adds	r3, #1
 801773a:	429e      	cmp	r6, r3
 801773c:	54c4      	strb	r4, [r0, r3]
 801773e:	dcfb      	bgt.n	8017738 <__sccl+0x58>
 8017740:	3102      	adds	r1, #2
 8017742:	e7e6      	b.n	8017712 <__sccl+0x32>

08017744 <strncmp>:
 8017744:	b510      	push	{r4, lr}
 8017746:	b16a      	cbz	r2, 8017764 <strncmp+0x20>
 8017748:	3901      	subs	r1, #1
 801774a:	1884      	adds	r4, r0, r2
 801774c:	f810 3b01 	ldrb.w	r3, [r0], #1
 8017750:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8017754:	4293      	cmp	r3, r2
 8017756:	d103      	bne.n	8017760 <strncmp+0x1c>
 8017758:	42a0      	cmp	r0, r4
 801775a:	d001      	beq.n	8017760 <strncmp+0x1c>
 801775c:	2b00      	cmp	r3, #0
 801775e:	d1f5      	bne.n	801774c <strncmp+0x8>
 8017760:	1a98      	subs	r0, r3, r2
 8017762:	bd10      	pop	{r4, pc}
 8017764:	4610      	mov	r0, r2
 8017766:	e7fc      	b.n	8017762 <strncmp+0x1e>

08017768 <_strtoul_l.isra.0>:
 8017768:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801776c:	4680      	mov	r8, r0
 801776e:	4689      	mov	r9, r1
 8017770:	4692      	mov	sl, r2
 8017772:	461e      	mov	r6, r3
 8017774:	460f      	mov	r7, r1
 8017776:	463d      	mov	r5, r7
 8017778:	9808      	ldr	r0, [sp, #32]
 801777a:	f815 4b01 	ldrb.w	r4, [r5], #1
 801777e:	f7fe fc5b 	bl	8016038 <__locale_ctype_ptr_l>
 8017782:	4420      	add	r0, r4
 8017784:	7843      	ldrb	r3, [r0, #1]
 8017786:	f013 0308 	ands.w	r3, r3, #8
 801778a:	d130      	bne.n	80177ee <_strtoul_l.isra.0+0x86>
 801778c:	2c2d      	cmp	r4, #45	; 0x2d
 801778e:	d130      	bne.n	80177f2 <_strtoul_l.isra.0+0x8a>
 8017790:	787c      	ldrb	r4, [r7, #1]
 8017792:	1cbd      	adds	r5, r7, #2
 8017794:	2101      	movs	r1, #1
 8017796:	2e00      	cmp	r6, #0
 8017798:	d05c      	beq.n	8017854 <_strtoul_l.isra.0+0xec>
 801779a:	2e10      	cmp	r6, #16
 801779c:	d109      	bne.n	80177b2 <_strtoul_l.isra.0+0x4a>
 801779e:	2c30      	cmp	r4, #48	; 0x30
 80177a0:	d107      	bne.n	80177b2 <_strtoul_l.isra.0+0x4a>
 80177a2:	782b      	ldrb	r3, [r5, #0]
 80177a4:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80177a8:	2b58      	cmp	r3, #88	; 0x58
 80177aa:	d14e      	bne.n	801784a <_strtoul_l.isra.0+0xe2>
 80177ac:	786c      	ldrb	r4, [r5, #1]
 80177ae:	2610      	movs	r6, #16
 80177b0:	3502      	adds	r5, #2
 80177b2:	f04f 32ff 	mov.w	r2, #4294967295
 80177b6:	2300      	movs	r3, #0
 80177b8:	fbb2 f2f6 	udiv	r2, r2, r6
 80177bc:	fb06 fc02 	mul.w	ip, r6, r2
 80177c0:	ea6f 0c0c 	mvn.w	ip, ip
 80177c4:	4618      	mov	r0, r3
 80177c6:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 80177ca:	2f09      	cmp	r7, #9
 80177cc:	d817      	bhi.n	80177fe <_strtoul_l.isra.0+0x96>
 80177ce:	463c      	mov	r4, r7
 80177d0:	42a6      	cmp	r6, r4
 80177d2:	dd23      	ble.n	801781c <_strtoul_l.isra.0+0xb4>
 80177d4:	2b00      	cmp	r3, #0
 80177d6:	db1e      	blt.n	8017816 <_strtoul_l.isra.0+0xae>
 80177d8:	4282      	cmp	r2, r0
 80177da:	d31c      	bcc.n	8017816 <_strtoul_l.isra.0+0xae>
 80177dc:	d101      	bne.n	80177e2 <_strtoul_l.isra.0+0x7a>
 80177de:	45a4      	cmp	ip, r4
 80177e0:	db19      	blt.n	8017816 <_strtoul_l.isra.0+0xae>
 80177e2:	fb00 4006 	mla	r0, r0, r6, r4
 80177e6:	2301      	movs	r3, #1
 80177e8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80177ec:	e7eb      	b.n	80177c6 <_strtoul_l.isra.0+0x5e>
 80177ee:	462f      	mov	r7, r5
 80177f0:	e7c1      	b.n	8017776 <_strtoul_l.isra.0+0xe>
 80177f2:	2c2b      	cmp	r4, #43	; 0x2b
 80177f4:	bf04      	itt	eq
 80177f6:	1cbd      	addeq	r5, r7, #2
 80177f8:	787c      	ldrbeq	r4, [r7, #1]
 80177fa:	4619      	mov	r1, r3
 80177fc:	e7cb      	b.n	8017796 <_strtoul_l.isra.0+0x2e>
 80177fe:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8017802:	2f19      	cmp	r7, #25
 8017804:	d801      	bhi.n	801780a <_strtoul_l.isra.0+0xa2>
 8017806:	3c37      	subs	r4, #55	; 0x37
 8017808:	e7e2      	b.n	80177d0 <_strtoul_l.isra.0+0x68>
 801780a:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 801780e:	2f19      	cmp	r7, #25
 8017810:	d804      	bhi.n	801781c <_strtoul_l.isra.0+0xb4>
 8017812:	3c57      	subs	r4, #87	; 0x57
 8017814:	e7dc      	b.n	80177d0 <_strtoul_l.isra.0+0x68>
 8017816:	f04f 33ff 	mov.w	r3, #4294967295
 801781a:	e7e5      	b.n	80177e8 <_strtoul_l.isra.0+0x80>
 801781c:	2b00      	cmp	r3, #0
 801781e:	da09      	bge.n	8017834 <_strtoul_l.isra.0+0xcc>
 8017820:	2322      	movs	r3, #34	; 0x22
 8017822:	f8c8 3000 	str.w	r3, [r8]
 8017826:	f04f 30ff 	mov.w	r0, #4294967295
 801782a:	f1ba 0f00 	cmp.w	sl, #0
 801782e:	d107      	bne.n	8017840 <_strtoul_l.isra.0+0xd8>
 8017830:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017834:	b101      	cbz	r1, 8017838 <_strtoul_l.isra.0+0xd0>
 8017836:	4240      	negs	r0, r0
 8017838:	f1ba 0f00 	cmp.w	sl, #0
 801783c:	d0f8      	beq.n	8017830 <_strtoul_l.isra.0+0xc8>
 801783e:	b10b      	cbz	r3, 8017844 <_strtoul_l.isra.0+0xdc>
 8017840:	f105 39ff 	add.w	r9, r5, #4294967295
 8017844:	f8ca 9000 	str.w	r9, [sl]
 8017848:	e7f2      	b.n	8017830 <_strtoul_l.isra.0+0xc8>
 801784a:	2430      	movs	r4, #48	; 0x30
 801784c:	2e00      	cmp	r6, #0
 801784e:	d1b0      	bne.n	80177b2 <_strtoul_l.isra.0+0x4a>
 8017850:	2608      	movs	r6, #8
 8017852:	e7ae      	b.n	80177b2 <_strtoul_l.isra.0+0x4a>
 8017854:	2c30      	cmp	r4, #48	; 0x30
 8017856:	d0a4      	beq.n	80177a2 <_strtoul_l.isra.0+0x3a>
 8017858:	260a      	movs	r6, #10
 801785a:	e7aa      	b.n	80177b2 <_strtoul_l.isra.0+0x4a>

0801785c <_strtoul_r>:
 801785c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801785e:	4c06      	ldr	r4, [pc, #24]	; (8017878 <_strtoul_r+0x1c>)
 8017860:	4d06      	ldr	r5, [pc, #24]	; (801787c <_strtoul_r+0x20>)
 8017862:	6824      	ldr	r4, [r4, #0]
 8017864:	6a24      	ldr	r4, [r4, #32]
 8017866:	2c00      	cmp	r4, #0
 8017868:	bf08      	it	eq
 801786a:	462c      	moveq	r4, r5
 801786c:	9400      	str	r4, [sp, #0]
 801786e:	f7ff ff7b 	bl	8017768 <_strtoul_l.isra.0>
 8017872:	b003      	add	sp, #12
 8017874:	bd30      	pop	{r4, r5, pc}
 8017876:	bf00      	nop
 8017878:	2000000c 	.word	0x2000000c
 801787c:	20000070 	.word	0x20000070

08017880 <__submore>:
 8017880:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017884:	460c      	mov	r4, r1
 8017886:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8017888:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801788c:	4299      	cmp	r1, r3
 801788e:	d11d      	bne.n	80178cc <__submore+0x4c>
 8017890:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8017894:	f7ff f8de 	bl	8016a54 <_malloc_r>
 8017898:	b918      	cbnz	r0, 80178a2 <__submore+0x22>
 801789a:	f04f 30ff 	mov.w	r0, #4294967295
 801789e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80178a2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80178a6:	63a3      	str	r3, [r4, #56]	; 0x38
 80178a8:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 80178ac:	6360      	str	r0, [r4, #52]	; 0x34
 80178ae:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 80178b2:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 80178b6:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 80178ba:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 80178be:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 80178c2:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 80178c6:	6020      	str	r0, [r4, #0]
 80178c8:	2000      	movs	r0, #0
 80178ca:	e7e8      	b.n	801789e <__submore+0x1e>
 80178cc:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 80178ce:	0077      	lsls	r7, r6, #1
 80178d0:	463a      	mov	r2, r7
 80178d2:	f000 f85a 	bl	801798a <_realloc_r>
 80178d6:	4605      	mov	r5, r0
 80178d8:	2800      	cmp	r0, #0
 80178da:	d0de      	beq.n	801789a <__submore+0x1a>
 80178dc:	eb00 0806 	add.w	r8, r0, r6
 80178e0:	4601      	mov	r1, r0
 80178e2:	4632      	mov	r2, r6
 80178e4:	4640      	mov	r0, r8
 80178e6:	f7fb f95f 	bl	8012ba8 <memcpy>
 80178ea:	f8c4 8000 	str.w	r8, [r4]
 80178ee:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 80178f2:	e7e9      	b.n	80178c8 <__submore+0x48>

080178f4 <__ascii_wctomb>:
 80178f4:	b149      	cbz	r1, 801790a <__ascii_wctomb+0x16>
 80178f6:	2aff      	cmp	r2, #255	; 0xff
 80178f8:	bf85      	ittet	hi
 80178fa:	238a      	movhi	r3, #138	; 0x8a
 80178fc:	6003      	strhi	r3, [r0, #0]
 80178fe:	700a      	strbls	r2, [r1, #0]
 8017900:	f04f 30ff 	movhi.w	r0, #4294967295
 8017904:	bf98      	it	ls
 8017906:	2001      	movls	r0, #1
 8017908:	4770      	bx	lr
 801790a:	4608      	mov	r0, r1
 801790c:	4770      	bx	lr
	...

08017910 <_fstat_r>:
 8017910:	b538      	push	{r3, r4, r5, lr}
 8017912:	4c07      	ldr	r4, [pc, #28]	; (8017930 <_fstat_r+0x20>)
 8017914:	2300      	movs	r3, #0
 8017916:	4605      	mov	r5, r0
 8017918:	4608      	mov	r0, r1
 801791a:	4611      	mov	r1, r2
 801791c:	6023      	str	r3, [r4, #0]
 801791e:	f7ed ff9c 	bl	800585a <_fstat>
 8017922:	1c43      	adds	r3, r0, #1
 8017924:	d102      	bne.n	801792c <_fstat_r+0x1c>
 8017926:	6823      	ldr	r3, [r4, #0]
 8017928:	b103      	cbz	r3, 801792c <_fstat_r+0x1c>
 801792a:	602b      	str	r3, [r5, #0]
 801792c:	bd38      	pop	{r3, r4, r5, pc}
 801792e:	bf00      	nop
 8017930:	2003be04 	.word	0x2003be04

08017934 <_isatty_r>:
 8017934:	b538      	push	{r3, r4, r5, lr}
 8017936:	4c06      	ldr	r4, [pc, #24]	; (8017950 <_isatty_r+0x1c>)
 8017938:	2300      	movs	r3, #0
 801793a:	4605      	mov	r5, r0
 801793c:	4608      	mov	r0, r1
 801793e:	6023      	str	r3, [r4, #0]
 8017940:	f7ed ff9b 	bl	800587a <_isatty>
 8017944:	1c43      	adds	r3, r0, #1
 8017946:	d102      	bne.n	801794e <_isatty_r+0x1a>
 8017948:	6823      	ldr	r3, [r4, #0]
 801794a:	b103      	cbz	r3, 801794e <_isatty_r+0x1a>
 801794c:	602b      	str	r3, [r5, #0]
 801794e:	bd38      	pop	{r3, r4, r5, pc}
 8017950:	2003be04 	.word	0x2003be04

08017954 <memmove>:
 8017954:	4288      	cmp	r0, r1
 8017956:	b510      	push	{r4, lr}
 8017958:	eb01 0302 	add.w	r3, r1, r2
 801795c:	d807      	bhi.n	801796e <memmove+0x1a>
 801795e:	1e42      	subs	r2, r0, #1
 8017960:	4299      	cmp	r1, r3
 8017962:	d00a      	beq.n	801797a <memmove+0x26>
 8017964:	f811 4b01 	ldrb.w	r4, [r1], #1
 8017968:	f802 4f01 	strb.w	r4, [r2, #1]!
 801796c:	e7f8      	b.n	8017960 <memmove+0xc>
 801796e:	4283      	cmp	r3, r0
 8017970:	d9f5      	bls.n	801795e <memmove+0xa>
 8017972:	1881      	adds	r1, r0, r2
 8017974:	1ad2      	subs	r2, r2, r3
 8017976:	42d3      	cmn	r3, r2
 8017978:	d100      	bne.n	801797c <memmove+0x28>
 801797a:	bd10      	pop	{r4, pc}
 801797c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8017980:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8017984:	e7f7      	b.n	8017976 <memmove+0x22>

08017986 <__malloc_lock>:
 8017986:	4770      	bx	lr

08017988 <__malloc_unlock>:
 8017988:	4770      	bx	lr

0801798a <_realloc_r>:
 801798a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801798c:	4607      	mov	r7, r0
 801798e:	4614      	mov	r4, r2
 8017990:	460e      	mov	r6, r1
 8017992:	b921      	cbnz	r1, 801799e <_realloc_r+0x14>
 8017994:	4611      	mov	r1, r2
 8017996:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 801799a:	f7ff b85b 	b.w	8016a54 <_malloc_r>
 801799e:	b922      	cbnz	r2, 80179aa <_realloc_r+0x20>
 80179a0:	f7ff f80a 	bl	80169b8 <_free_r>
 80179a4:	4625      	mov	r5, r4
 80179a6:	4628      	mov	r0, r5
 80179a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80179aa:	f000 f814 	bl	80179d6 <_malloc_usable_size_r>
 80179ae:	42a0      	cmp	r0, r4
 80179b0:	d20f      	bcs.n	80179d2 <_realloc_r+0x48>
 80179b2:	4621      	mov	r1, r4
 80179b4:	4638      	mov	r0, r7
 80179b6:	f7ff f84d 	bl	8016a54 <_malloc_r>
 80179ba:	4605      	mov	r5, r0
 80179bc:	2800      	cmp	r0, #0
 80179be:	d0f2      	beq.n	80179a6 <_realloc_r+0x1c>
 80179c0:	4631      	mov	r1, r6
 80179c2:	4622      	mov	r2, r4
 80179c4:	f7fb f8f0 	bl	8012ba8 <memcpy>
 80179c8:	4631      	mov	r1, r6
 80179ca:	4638      	mov	r0, r7
 80179cc:	f7fe fff4 	bl	80169b8 <_free_r>
 80179d0:	e7e9      	b.n	80179a6 <_realloc_r+0x1c>
 80179d2:	4635      	mov	r5, r6
 80179d4:	e7e7      	b.n	80179a6 <_realloc_r+0x1c>

080179d6 <_malloc_usable_size_r>:
 80179d6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80179da:	1f18      	subs	r0, r3, #4
 80179dc:	2b00      	cmp	r3, #0
 80179de:	bfbc      	itt	lt
 80179e0:	580b      	ldrlt	r3, [r1, r0]
 80179e2:	18c0      	addlt	r0, r0, r3
 80179e4:	4770      	bx	lr
	...

080179e8 <_init>:
 80179e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80179ea:	bf00      	nop
 80179ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80179ee:	bc08      	pop	{r3}
 80179f0:	469e      	mov	lr, r3
 80179f2:	4770      	bx	lr

080179f4 <_fini>:
 80179f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80179f6:	bf00      	nop
 80179f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80179fa:	bc08      	pop	{r3}
 80179fc:	469e      	mov	lr, r3
 80179fe:	4770      	bx	lr
