TimeQuest Timing Analyzer report for control_subsystem
Tue Jan 10 00:17:24 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk'
 12. Slow Model Hold: 'clk'
 13. Slow Model Minimum Pulse Width: 'clk'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Propagation Delay
 19. Minimum Propagation Delay
 20. Fast Model Setup Summary
 21. Fast Model Hold Summary
 22. Fast Model Recovery Summary
 23. Fast Model Removal Summary
 24. Fast Model Minimum Pulse Width Summary
 25. Fast Model Setup: 'clk'
 26. Fast Model Hold: 'clk'
 27. Fast Model Minimum Pulse Width: 'clk'
 28. Setup Times
 29. Hold Times
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Propagation Delay
 33. Minimum Propagation Delay
 34. Multicorner Timing Analysis Summary
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Progagation Delay
 40. Minimum Progagation Delay
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; control_subsystem                                                 ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5AT144A7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+-------------------------------------------------+
; Slow Model Fmax Summary                         ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 148.3 MHz ; 148.3 MHz       ; clk        ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -5.743 ; -55.820       ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk   ; 0.483 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clk   ; -1.631 ; -1.631                ;
+-------+--------+-----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                        ; To Node                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.743 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; -2.144     ; 3.464      ;
; -5.663 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; -1.743     ; 3.467      ;
; -5.629 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; -2.143     ; 3.351      ;
; -5.586 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; -1.737     ; 3.589      ;
; -5.552 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; -1.742     ; 3.357      ;
; -5.472 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; -1.736     ; 3.476      ;
; -4.900 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 0.000      ; 4.802      ;
; -4.835 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.382      ;
; -4.746 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; -1.570     ; 3.073      ;
; -4.735 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; -0.001     ; 4.636      ;
; -4.719 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 0.001      ; 4.874      ;
; -4.719 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; -0.006     ; 4.260      ;
; -4.700 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; -0.871     ; 3.694      ;
; -4.634 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; -0.470     ; 3.711      ;
; -4.564 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; -1.272     ; 3.174      ;
; -4.554 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 0.000      ; 4.708      ;
; -4.550 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; -1.571     ; 2.876      ;
; -4.543 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; -0.464     ; 3.819      ;
; -4.468 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; -0.401     ; 3.932      ;
; -4.399 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; -1.273     ; 3.008      ;
; -4.393 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; -0.573     ; 3.685      ;
; -4.352 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; -0.407     ; 3.810      ;
; -4.313 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; -0.172     ; 3.688      ;
; -4.312 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.006      ; 4.058      ;
; -4.236 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; -0.166     ; 3.810      ;
; -4.196 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.000      ; 3.936      ;
; -4.191 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 0.497      ; 4.585      ;
; -4.183 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 1.742      ; 5.827      ;
; -4.166 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 1.000        ; -0.516     ; 3.539      ;
; -4.150 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.401      ; 4.098      ;
; -4.112 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 1.000        ; -0.344     ; 3.657      ;
; -4.095 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 1.000        ; -0.515     ; 3.533      ;
; -4.067 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 1.736      ; 5.705      ;
; -4.041 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 1.000        ; -0.343     ; 3.651      ;
; -4.022 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 0.493      ; 4.412      ;
; -4.002 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 1.743      ; 5.899      ;
; -3.998 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 0.172      ; 4.067      ;
; -3.996 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 1.000        ; 0.057      ; 3.942      ;
; -3.982 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 1.272      ; 5.156      ;
; -3.925 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 1.000        ; 0.058      ; 3.936      ;
; -3.921 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 1.000        ; -0.350     ; 3.460      ;
; -3.896 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 1.000        ; -0.497     ; 3.557      ;
; -3.886 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 1.737      ; 5.777      ;
; -3.882 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 0.166      ; 3.945      ;
; -3.878 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 1.000        ; -0.492     ; 3.541      ;
; -3.864 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 1.000        ; -0.493     ; 3.525      ;
; -3.850 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 1.000        ; -0.349     ; 3.454      ;
; -3.847 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 0.470      ; 4.199      ;
; -3.842 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 1.000        ; -0.325     ; 3.675      ;
; -3.824 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 1.000        ; -0.320     ; 3.659      ;
; -3.810 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 1.000        ; -0.321     ; 3.643      ;
; -3.801 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 1.273      ; 5.228      ;
; -3.797 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; -0.298     ; 3.396      ;
; -3.783 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.000      ; 3.648      ;
; -3.755 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 0.515      ; 4.167      ;
; -3.731 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 0.464      ; 4.077      ;
; -3.726 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 1.000        ; 0.076      ; 3.960      ;
; -3.708 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 1.000        ; 0.081      ; 3.944      ;
; -3.694 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 1.000        ; 0.080      ; 3.928      ;
; -3.651 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 1.000        ; -0.331     ; 3.478      ;
; -3.646 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 0.000      ; 3.528      ;
; -3.633 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 1.000        ; -0.326     ; 3.462      ;
; -3.627 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.407      ; 3.774      ;
; -3.619 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 1.000        ; -0.327     ; 3.446      ;
; -3.498 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 2.143      ; 5.543      ;
; -3.493 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 1.570      ; 4.965      ;
; -3.331 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 0.516      ; 3.744      ;
; -3.317 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 2.144      ; 5.615      ;
; -3.313 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 0.573      ; 3.783      ;
; -3.312 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 1.571      ; 5.037      ;
; -3.308 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 0.000      ; 3.205      ;
; -3.162 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 0.871      ; 3.915      ;
; -3.157 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 0.298      ; 3.337      ;
; -3.138 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 2.067      ; 5.107      ;
; -3.038 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 2.063      ; 5.003      ;
; -2.907 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 0.795      ; 3.584      ;
; -2.807 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 0.791      ; 3.480      ;
; -2.359 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 0.814      ; 3.055      ;
; -2.233 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 2.068      ; 4.455      ;
; -1.884 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 1.000        ; 0.000      ; 2.042      ;
; -1.879 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                    ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 1.000        ; 0.000      ; 2.034      ;
; -1.872 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 1.000        ; 0.000      ; 1.761      ;
; -1.863 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 1.000        ; 0.000      ; 2.017      ;
; -1.863 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 2.064      ; 4.081      ;
; -1.853 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 2.087      ; 4.094      ;
; -1.749 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                    ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 1.000        ; 0.000      ; 1.702      ;
; -1.686 ; clk                                                                                                                                              ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.500        ; 4.644      ; 5.732      ;
; -1.652 ; clk                                                                                                                                              ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.500        ; 2.558      ; 3.599      ;
; -1.581 ; clk                                                                                                                                              ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.500        ; 2.559      ; 3.593      ;
; -1.516 ; clk                                                                                                                                              ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.500        ; 2.501      ; 3.382      ;
; -1.505 ; clk                                                                                                                                              ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.500        ; 4.645      ; 5.804      ;
; -1.501 ; clk                                                                                                                                              ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.500        ; 3.074      ; 3.972      ;
; -1.436 ; clk                                                                                                                                              ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.500        ; 2.902      ; 3.385      ;
; -1.382 ; clk                                                                                                                                              ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.500        ; 2.577      ; 3.617      ;
; -1.364 ; clk                                                                                                                                              ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.500        ; 2.582      ; 3.601      ;
; -1.359 ; clk                                                                                                                                              ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.500        ; 2.908      ; 3.507      ;
; -1.350 ; clk                                                                                                                                              ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.500        ; 2.581      ; 3.585      ;
; -1.350 ; clk                                                                                                                                              ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.500        ; 3.372      ; 4.104      ;
; -1.186 ; clk                                                                                                                                              ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 4.644      ; 5.732      ;
; -1.152 ; clk                                                                                                                                              ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 1.000        ; 2.558      ; 3.599      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                        ; To Node                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.483 ; clk                                                                                                                                              ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 2.902      ; 3.385      ;
; 0.599 ; clk                                                                                                                                              ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 2.908      ; 3.507      ;
; 0.732 ; clk                                                                                                                                              ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 3.372      ; 4.104      ;
; 0.881 ; clk                                                                                                                                              ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 2.501      ; 3.382      ;
; 0.898 ; clk                                                                                                                                              ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 3.074      ; 3.972      ;
; 0.983 ; clk                                                                                                                                              ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; -0.500       ; 2.902      ; 3.385      ;
; 1.004 ; clk                                                                                                                                              ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; 2.581      ; 3.585      ;
; 1.019 ; clk                                                                                                                                              ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; 2.582      ; 3.601      ;
; 1.034 ; clk                                                                                                                                              ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; 2.559      ; 3.593      ;
; 1.040 ; clk                                                                                                                                              ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; 2.577      ; 3.617      ;
; 1.041 ; clk                                                                                                                                              ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; 2.558      ; 3.599      ;
; 1.088 ; clk                                                                                                                                              ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 4.644      ; 5.732      ;
; 1.099 ; clk                                                                                                                                              ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; -0.500       ; 2.908      ; 3.507      ;
; 1.159 ; clk                                                                                                                                              ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 4.645      ; 5.804      ;
; 1.228 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.228      ;
; 1.232 ; clk                                                                                                                                              ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; -0.500       ; 3.372      ; 4.104      ;
; 1.381 ; clk                                                                                                                                              ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; -0.500       ; 2.501      ; 3.382      ;
; 1.398 ; clk                                                                                                                                              ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; -0.500       ; 3.074      ; 3.972      ;
; 1.504 ; clk                                                                                                                                              ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; -0.500       ; 2.581      ; 3.585      ;
; 1.519 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 0.407      ; 1.926      ;
; 1.519 ; clk                                                                                                                                              ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; -0.500       ; 2.582      ; 3.601      ;
; 1.534 ; clk                                                                                                                                              ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; -0.500       ; 2.559      ; 3.593      ;
; 1.540 ; clk                                                                                                                                              ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; -0.500       ; 2.577      ; 3.617      ;
; 1.541 ; clk                                                                                                                                              ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; -0.500       ; 2.558      ; 3.599      ;
; 1.588 ; clk                                                                                                                                              ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; -0.500       ; 4.644      ; 5.732      ;
; 1.659 ; clk                                                                                                                                              ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; -0.500       ; 4.645      ; 5.804      ;
; 1.702 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                    ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 1.702      ;
; 1.761 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 1.761      ;
; 1.800 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.800      ;
; 1.815 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 0.000      ; 1.815      ;
; 1.833 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.833      ;
; 1.843 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 0.000      ; 1.843      ;
; 2.007 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 2.087      ; 4.094      ;
; 2.010 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 1.570      ; 3.580      ;
; 2.017 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 2.017      ;
; 2.017 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 2.064      ; 4.081      ;
; 2.034 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                    ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 2.034      ;
; 2.042 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 2.042      ;
; 2.241 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 0.814      ; 3.055      ;
; 2.308 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 1.571      ; 3.879      ;
; 2.387 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 2.068      ; 4.455      ;
; 2.628 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 0.871      ; 3.499      ;
; 2.651 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 0.401      ; 3.052      ;
; 2.679 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 1.272      ; 3.951      ;
; 2.689 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 0.791      ; 3.480      ;
; 2.718 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 0.298      ; 3.016      ;
; 2.789 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 0.795      ; 3.584      ;
; 2.794 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 0.573      ; 3.367      ;
; 2.923 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; -0.006     ; 2.917      ;
; 2.940 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 2.063      ; 5.003      ;
; 2.984 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 2.143      ; 5.127      ;
; 3.040 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 2.067      ; 5.107      ;
; 3.055 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 2.144      ; 5.199      ;
; 3.138 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 0.000      ; 3.138      ;
; 3.184 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 0.464      ; 3.648      ;
; 3.228 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 0.516      ; 3.744      ;
; 3.269 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 0.470      ; 3.739      ;
; 3.350 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 0.166      ; 3.516      ;
; 3.408 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; -0.166     ; 3.242      ;
; 3.435 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 0.172      ; 3.607      ;
; 3.437 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 0.006      ; 3.443      ;
; 3.445 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 0.000      ; 3.445      ;
; 3.498 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; -0.298     ; 3.200      ;
; 3.516 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 0.493      ; 4.009      ;
; 3.540 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 1.736      ; 5.276      ;
; 3.602 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; -0.407     ; 3.195      ;
; 3.611 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 1.737      ; 5.348      ;
; 3.616 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 0.497      ; 4.113      ;
; 3.625 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 1.742      ; 5.367      ;
; 3.652 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 0.515      ; 4.167      ;
; 3.689 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; -0.573     ; 3.116      ;
; 3.696 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 1.743      ; 5.439      ;
; 3.718 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; -0.401     ; 3.317      ;
; 3.738 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; -0.172     ; 3.566      ;
; 3.773 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; -0.327     ; 3.446      ;
; 3.788 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; -0.326     ; 3.462      ;
; 3.803 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; -0.349     ; 3.454      ;
; 3.809 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; -0.331     ; 3.478      ;
; 3.810 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; -0.350     ; 3.460      ;
; 3.848 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; 0.080      ; 3.928      ;
; 3.851 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; -0.464     ; 3.387      ;
; 3.863 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 3.944      ;
; 3.878 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; 0.058      ; 3.936      ;
; 3.884 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; 0.076      ; 3.960      ;
; 3.885 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; 0.057      ; 3.942      ;
; 3.955 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 1.273      ; 5.228      ;
; 3.964 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; -0.321     ; 3.643      ;
; 3.979 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; -0.320     ; 3.659      ;
; 3.994 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; -0.343     ; 3.651      ;
; 4.000 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; -0.325     ; 3.675      ;
; 4.001 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; -0.344     ; 3.657      ;
; 4.018 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; -0.493     ; 3.525      ;
; 4.033 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; -0.492     ; 3.541      ;
; 4.048 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; -0.515     ; 3.533      ;
; 4.054 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; -0.497     ; 3.557      ;
; 4.055 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; -0.516     ; 3.539      ;
; 4.132 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; -0.871     ; 3.261      ;
; 4.148 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; -1.273     ; 2.875      ;
; 4.167 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; -0.470     ; 3.697      ;
; 4.446 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; -1.272     ; 3.174      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.631 ; 1.000        ; 2.631          ; Port Rate        ; clk   ; Rise       ; clk                                                                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout                                                                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout                                                                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|inclk[0]                                                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|inclk[0]                                                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|outclk                                                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|outclk                                                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; register_5_bit_0|ms_jk_ff_0|nand_5|output~1|datad                                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; register_5_bit_0|ms_jk_ff_0|nand_5|output~1|datad                                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; register_5_bit_0|ms_jk_ff_1|nand_5|output~1|datad                                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; register_5_bit_0|ms_jk_ff_1|nand_5|output~1|datad                                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; register_5_bit_0|ms_jk_ff_2|nand_5|output~1|datad                                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; register_5_bit_0|ms_jk_ff_2|nand_5|output~1|datad                                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; register_5_bit_0|ms_jk_ff_3|nand_5|output~1|datad                                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; register_5_bit_0|ms_jk_ff_3|nand_5|output~1|datad                                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; register_5_bit_0|ms_jk_ff_4|nand_5|output~1|datad                                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; register_5_bit_0|ms_jk_ff_4|nand_5|output~1|datad                                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator_0|s_state_generator_0|and_8|output|combout                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator_0|s_state_generator_0|and_8|output|combout                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator_0|s_state_generator_0|and_8|output|datab                                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator_0|s_state_generator_0|and_8|output|datab                                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator_0|s_state_generator_0|and_8|output~clkctrl|inclk[0]                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator_0|s_state_generator_0|and_8|output~clkctrl|inclk[0]                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator_0|s_state_generator_0|and_8|output~clkctrl|outclk                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator_0|s_state_generator_0|and_8|output~clkctrl|outclk                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator_0|s_state_generator_0|or_2|output~0|combout                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator_0|s_state_generator_0|or_2|output~0|combout                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator_0|s_state_generator_0|or_2|output~0|datab                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator_0|s_state_generator_0|or_2|output~0|datab                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator_0|s_state_generator_0|reg_1_bit_0|ms_jk_ff_0|nand_5|output~1|datad                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator_0|s_state_generator_0|reg_1_bit_0|ms_jk_ff_0|nand_5|output~1|datad                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator_0|s_state_generator_0|reg_1_bit_1|ms_jk_ff_0|nand_5|output~1|datad                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator_0|s_state_generator_0|reg_1_bit_1|ms_jk_ff_0|nand_5|output~1|datad                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator_0|s_state_generator_0|reg_1_bit_2|ms_jk_ff_0|nand_5|output~1|datad                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator_0|s_state_generator_0|reg_1_bit_2|ms_jk_ff_0|nand_5|output~1|datad                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator_0|s_state_generator_0|reg_1_bit_3|ms_jk_ff_0|nand_5|output~1|datad                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator_0|s_state_generator_0|reg_1_bit_3|ms_jk_ff_0|nand_5|output~1|datad                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator_0|t_state_generator_0|and_4|output~1|combout                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator_0|t_state_generator_0|and_4|output~1|combout                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator_0|t_state_generator_0|and_4|output~1|datad                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator_0|t_state_generator_0|and_4|output~1|datad                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~1|datad                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~1|datad                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_5|output~1|dataa                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_5|output~1|dataa                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|dataa                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|dataa                                                               ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; FP_ADDR_LOAD ; clk        ; 8.380 ; 8.380 ; Rise       ; clk             ;
; FP_DEPOSIT   ; clk        ; 8.468 ; 8.468 ; Rise       ; clk             ;
; FP_EXAMINE   ; clk        ; 8.688 ; 8.688 ; Rise       ; clk             ;
; HRQ          ; clk        ; 8.731 ; 8.731 ; Rise       ; clk             ;
; IRQ          ; clk        ; 8.313 ; 8.313 ; Rise       ; clk             ;
; IRQ_ON       ; clk        ; 8.519 ; 8.519 ; Rise       ; clk             ;
; MD_BUS[*]    ; clk        ; 8.700 ; 8.700 ; Rise       ; clk             ;
;  MD_BUS[0]   ; clk        ; 7.268 ; 7.268 ; Rise       ; clk             ;
;  MD_BUS[1]   ; clk        ; 6.798 ; 6.798 ; Rise       ; clk             ;
;  MD_BUS[2]   ; clk        ; 6.465 ; 6.465 ; Rise       ; clk             ;
;  MD_BUS[3]   ; clk        ; 6.695 ; 6.695 ; Rise       ; clk             ;
;  MD_BUS[4]   ; clk        ; 6.750 ; 6.750 ; Rise       ; clk             ;
;  MD_BUS[8]   ; clk        ; 8.564 ; 8.564 ; Rise       ; clk             ;
;  MD_BUS[10]  ; clk        ; 8.700 ; 8.700 ; Rise       ; clk             ;
;  MD_BUS[11]  ; clk        ; 4.623 ; 4.623 ; Rise       ; clk             ;
; clk          ; clk        ; 2.186 ; 2.186 ; Rise       ; clk             ;
; not_reset    ; clk        ; 8.178 ; 8.178 ; Rise       ; clk             ;
; start        ; clk        ; 7.916 ; 7.916 ; Rise       ; clk             ;
; step         ; clk        ; 6.832 ; 6.832 ; Rise       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; FP_ADDR_LOAD ; clk        ; -6.318 ; -6.318 ; Rise       ; clk             ;
; FP_DEPOSIT   ; clk        ; -6.406 ; -6.406 ; Rise       ; clk             ;
; FP_EXAMINE   ; clk        ; -6.626 ; -6.626 ; Rise       ; clk             ;
; HRQ          ; clk        ; -7.628 ; -7.628 ; Rise       ; clk             ;
; IRQ          ; clk        ; -6.378 ; -6.378 ; Rise       ; clk             ;
; IRQ_ON       ; clk        ; -6.435 ; -6.435 ; Rise       ; clk             ;
; MD_BUS[*]    ; clk        ; -3.520 ; -3.520 ; Rise       ; clk             ;
;  MD_BUS[0]   ; clk        ; -6.426 ; -6.426 ; Rise       ; clk             ;
;  MD_BUS[1]   ; clk        ; -5.952 ; -5.952 ; Rise       ; clk             ;
;  MD_BUS[2]   ; clk        ; -5.418 ; -5.418 ; Rise       ; clk             ;
;  MD_BUS[3]   ; clk        ; -5.584 ; -5.584 ; Rise       ; clk             ;
;  MD_BUS[4]   ; clk        ; -5.905 ; -5.905 ; Rise       ; clk             ;
;  MD_BUS[8]   ; clk        ; -7.461 ; -7.461 ; Rise       ; clk             ;
;  MD_BUS[10]  ; clk        ; -7.597 ; -7.597 ; Rise       ; clk             ;
;  MD_BUS[11]  ; clk        ; -3.520 ; -3.520 ; Rise       ; clk             ;
; clk          ; clk        ; -0.483 ; -0.483 ; Rise       ; clk             ;
; not_reset    ; clk        ; -4.690 ; -4.690 ; Rise       ; clk             ;
; start        ; clk        ; -6.653 ; -6.653 ; Rise       ; clk             ;
; step         ; clk        ; -5.729 ; -5.729 ; Rise       ; clk             ;
+--------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Clock to Output Times                                                        ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; AC_LOAD        ; clk        ; 13.147 ; 13.147 ; Rise       ; clk             ;
; ALU_CLEAR      ; clk        ; 11.181 ; 11.181 ; Rise       ; clk             ;
; ALU_COMP       ; clk        ; 11.333 ; 11.333 ; Rise       ; clk             ;
; ALU_FUNC_SEL_0 ; clk        ; 10.936 ; 10.936 ; Rise       ; clk             ;
; ALU_FUNC_SEL_1 ; clk        ; 11.190 ; 11.190 ; Rise       ; clk             ;
; ALU_FUNC_SEL_2 ; clk        ; 11.312 ; 11.312 ; Rise       ; clk             ;
; ALU_INC        ; clk        ; 12.375 ; 12.375 ; Rise       ; clk             ;
; ALU_OUT_SEL_0  ; clk        ; 12.309 ; 12.309 ; Rise       ; clk             ;
; ALU_OUT_SEL_1  ; clk        ; 12.290 ; 12.290 ; Rise       ; clk             ;
; ALU_OUT_SEL_2  ; clk        ; 11.857 ; 11.857 ; Rise       ; clk             ;
; ALU_ROT_1      ; clk        ; 12.264 ; 12.264 ; Rise       ; clk             ;
; ALU_ROT_2      ; clk        ; 12.261 ; 12.261 ; Rise       ; clk             ;
; HLT_indicator  ; clk        ; 12.547 ; 12.547 ; Rise       ; clk             ;
; IR_LOAD        ; clk        ; 8.132  ; 8.132  ; Rise       ; clk             ;
; LINK_COMP      ; clk        ; 13.169 ; 13.169 ; Rise       ; clk             ;
; LINK_LOAD      ; clk        ; 13.306 ; 13.306 ; Rise       ; clk             ;
; LINK_OUT_SEL   ; clk        ; 11.286 ; 11.286 ; Rise       ; clk             ;
; MA_CLR_HI      ; clk        ; 13.181 ; 13.181 ; Rise       ; clk             ;
; MA_CLR_LO      ; clk        ; 11.140 ; 11.140 ; Rise       ; clk             ;
; MA_LOAD_HI     ; clk        ; 11.566 ; 11.566 ; Rise       ; clk             ;
; MA_LOAD_LO     ; clk        ; 10.686 ; 10.686 ; Rise       ; clk             ;
; MD_BUS_SEL     ; clk        ; 11.799 ; 11.799 ; Rise       ; clk             ;
; MD_IN_SEL      ; clk        ; 10.935 ; 10.935 ; Rise       ; clk             ;
; MD_LOAD        ; clk        ; 11.590 ; 11.590 ; Rise       ; clk             ;
; MEM_READ       ; clk        ; 10.857 ; 10.857 ; Rise       ; clk             ;
; MEM_WRITE      ; clk        ; 11.240 ; 11.240 ; Rise       ; clk             ;
; PC_BUS_SEL     ; clk        ; 12.213 ; 12.213 ; Rise       ; clk             ;
; PC_CLR_HI      ; clk        ; 10.531 ; 10.531 ; Rise       ; clk             ;
; PC_LOAD_HI     ; clk        ; 12.892 ; 12.892 ; Rise       ; clk             ;
; PC_LOAD_LO     ; clk        ; 12.990 ; 12.990 ; Rise       ; clk             ;
; SR_BUS_SEL     ; clk        ; 11.322 ; 11.322 ; Rise       ; clk             ;
; HLT_indicator  ; clk        ; 9.442  ; 9.442  ; Fall       ; clk             ;
+----------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; AC_LOAD        ; clk        ; 9.744  ; 9.744  ; Rise       ; clk             ;
; ALU_CLEAR      ; clk        ; 8.168  ; 8.168  ; Rise       ; clk             ;
; ALU_COMP       ; clk        ; 10.774 ; 10.774 ; Rise       ; clk             ;
; ALU_FUNC_SEL_0 ; clk        ; 8.390  ; 8.390  ; Rise       ; clk             ;
; ALU_FUNC_SEL_1 ; clk        ; 8.225  ; 8.225  ; Rise       ; clk             ;
; ALU_FUNC_SEL_2 ; clk        ; 10.160 ; 10.160 ; Rise       ; clk             ;
; ALU_INC        ; clk        ; 9.397  ; 9.397  ; Rise       ; clk             ;
; ALU_OUT_SEL_0  ; clk        ; 8.520  ; 8.520  ; Rise       ; clk             ;
; ALU_OUT_SEL_1  ; clk        ; 9.664  ; 9.664  ; Rise       ; clk             ;
; ALU_OUT_SEL_2  ; clk        ; 9.563  ; 9.563  ; Rise       ; clk             ;
; ALU_ROT_1      ; clk        ; 10.596 ; 10.596 ; Rise       ; clk             ;
; ALU_ROT_2      ; clk        ; 10.593 ; 10.593 ; Rise       ; clk             ;
; HLT_indicator  ; clk        ; 7.948  ; 7.948  ; Rise       ; clk             ;
; IR_LOAD        ; clk        ; 7.887  ; 7.887  ; Rise       ; clk             ;
; LINK_COMP      ; clk        ; 9.981  ; 9.981  ; Rise       ; clk             ;
; LINK_LOAD      ; clk        ; 10.073 ; 10.073 ; Rise       ; clk             ;
; LINK_OUT_SEL   ; clk        ; 10.380 ; 10.380 ; Rise       ; clk             ;
; MA_CLR_HI      ; clk        ; 8.585  ; 8.585  ; Rise       ; clk             ;
; MA_CLR_LO      ; clk        ; 8.024  ; 8.024  ; Rise       ; clk             ;
; MA_LOAD_HI     ; clk        ; 7.984  ; 7.984  ; Rise       ; clk             ;
; MA_LOAD_LO     ; clk        ; 8.760  ; 8.760  ; Rise       ; clk             ;
; MD_BUS_SEL     ; clk        ; 9.353  ; 9.353  ; Rise       ; clk             ;
; MD_IN_SEL      ; clk        ; 8.450  ; 8.450  ; Rise       ; clk             ;
; MD_LOAD        ; clk        ; 8.474  ; 8.474  ; Rise       ; clk             ;
; MEM_READ       ; clk        ; 8.981  ; 8.981  ; Rise       ; clk             ;
; MEM_WRITE      ; clk        ; 9.189  ; 9.189  ; Rise       ; clk             ;
; PC_BUS_SEL     ; clk        ; 9.648  ; 9.648  ; Rise       ; clk             ;
; PC_CLR_HI      ; clk        ; 7.546  ; 7.546  ; Rise       ; clk             ;
; PC_LOAD_HI     ; clk        ; 9.093  ; 9.093  ; Rise       ; clk             ;
; PC_LOAD_LO     ; clk        ; 9.203  ; 9.203  ; Rise       ; clk             ;
; SR_BUS_SEL     ; clk        ; 10.170 ; 10.170 ; Rise       ; clk             ;
; HLT_indicator  ; clk        ; 7.948  ; 7.948  ; Fall       ; clk             ;
+----------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------+
; Propagation Delay                                                  ;
+---------------+----------------+--------+--------+--------+--------+
; Input Port    ; Output Port    ; RR     ; RF     ; FR     ; FF     ;
+---------------+----------------+--------+--------+--------+--------+
; ADD_CARRY     ; LINK_COMP      ; 12.427 ;        ;        ; 12.427 ;
; HRQ           ; HLT_indicator  ; 16.087 ; 16.087 ; 16.087 ; 16.087 ;
; INC_CARRY     ; LINK_COMP      ; 13.258 ;        ;        ; 13.258 ;
; IRQ           ; ALU_INC        ; 13.481 ;        ;        ; 13.481 ;
; IRQ           ; ALU_OUT_SEL_0  ; 13.847 ;        ;        ; 13.847 ;
; IRQ           ; MA_CLR_HI      ; 15.141 ;        ;        ; 15.141 ;
; IRQ           ; MA_CLR_LO      ; 13.100 ;        ;        ; 13.100 ;
; IRQ           ; MD_BUS_SEL     ; 12.251 ;        ;        ; 12.251 ;
; IRQ           ; MD_LOAD        ; 13.550 ;        ;        ; 13.550 ;
; IRQ           ; MEM_WRITE      ; 13.200 ;        ;        ; 13.200 ;
; IRQ           ; PC_LOAD_HI     ; 13.661 ;        ;        ; 13.661 ;
; IRQ           ; PC_LOAD_LO     ; 13.769 ;        ;        ; 13.769 ;
; IRQ_ON        ; ALU_INC        ; 13.950 ;        ;        ; 13.950 ;
; IRQ_ON        ; ALU_OUT_SEL_0  ; 13.907 ;        ;        ; 13.907 ;
; IRQ_ON        ; MA_CLR_HI      ; 15.201 ;        ;        ; 15.201 ;
; IRQ_ON        ; MA_CLR_LO      ; 13.160 ;        ;        ; 13.160 ;
; IRQ_ON        ; MD_BUS_SEL     ; 12.720 ;        ;        ; 12.720 ;
; IRQ_ON        ; MD_LOAD        ; 13.610 ;        ;        ; 13.610 ;
; IRQ_ON        ; MEM_WRITE      ; 13.260 ;        ;        ; 13.260 ;
; IRQ_ON        ; PC_LOAD_HI     ; 14.130 ;        ;        ; 14.130 ;
; IRQ_ON        ; PC_LOAD_LO     ; 14.238 ;        ;        ; 14.238 ;
; IS_AUTO_INDEX ; ALU_INC        ; 11.981 ;        ;        ; 11.981 ;
; IS_AUTO_INDEX ; ALU_OUT_SEL_0  ; 11.933 ;        ;        ; 11.933 ;
; IS_AUTO_INDEX ; MD_BUS_SEL     ; 11.423 ;        ;        ; 11.423 ;
; IS_AUTO_INDEX ; MD_LOAD        ; 10.933 ;        ;        ; 10.933 ;
; IS_ZERO_LAST  ; ALU_INC        ; 12.859 ;        ;        ; 12.859 ;
; IS_ZERO_LAST  ; ALU_OUT_SEL_0  ; 13.134 ;        ;        ; 13.134 ;
; IS_ZERO_LAST  ; PC_LOAD_HI     ; 13.039 ;        ;        ; 13.039 ;
; IS_ZERO_LAST  ; PC_LOAD_LO     ; 13.147 ;        ;        ; 13.147 ;
; LINK_VALUE    ; PC_BUS_SEL     ; 13.926 ;        ;        ; 13.926 ;
; LINK_VALUE    ; PC_LOAD_HI     ; 14.605 ;        ;        ; 14.605 ;
; LINK_VALUE    ; PC_LOAD_LO     ; 14.703 ;        ;        ; 14.703 ;
; MD_BUS[5]     ; LINK_LOAD      ; 9.757  ;        ;        ; 9.757  ;
; MD_BUS[5]     ; LINK_OUT_SEL   ; 8.291  ;        ;        ; 8.291  ;
; MD_BUS[5]     ; PC_BUS_SEL     ; 9.587  ;        ;        ; 9.587  ;
; MD_BUS[5]     ; PC_LOAD_HI     ; 10.266 ;        ;        ; 10.266 ;
; MD_BUS[5]     ; PC_LOAD_LO     ; 10.364 ;        ;        ; 10.364 ;
; MD_BUS[6]     ; AC_LOAD        ; 15.302 ;        ;        ; 15.302 ;
; MD_BUS[6]     ; ALU_COMP       ; 12.604 ;        ;        ; 12.604 ;
; MD_BUS[6]     ; ALU_OUT_SEL_2  ; 14.012 ;        ;        ; 14.012 ;
; MD_BUS[6]     ; PC_BUS_SEL     ; 13.325 ;        ;        ; 13.325 ;
; MD_BUS[6]     ; PC_LOAD_HI     ; 14.004 ;        ;        ; 14.004 ;
; MD_BUS[6]     ; PC_LOAD_LO     ; 14.102 ;        ;        ; 14.102 ;
; MD_BUS[7]     ; LINK_COMP      ; 13.769 ;        ;        ; 13.769 ;
; MD_BUS[7]     ; LINK_LOAD      ; 13.158 ;        ;        ; 13.158 ;
; MD_BUS[7]     ; PC_BUS_SEL     ; 14.281 ;        ;        ; 14.281 ;
; MD_BUS[7]     ; PC_LOAD_HI     ; 14.960 ;        ;        ; 14.960 ;
; MD_BUS[7]     ; PC_LOAD_LO     ; 15.058 ;        ;        ; 15.058 ;
; MD_BUS[8]     ; AC_LOAD        ; 15.846 ;        ;        ; 15.846 ;
; MD_BUS[8]     ; ALU_FUNC_SEL_2 ; 14.551 ;        ;        ; 14.551 ;
; MD_BUS[8]     ; ALU_OUT_SEL_1  ; 14.205 ;        ;        ; 14.205 ;
; MD_BUS[8]     ; ALU_OUT_SEL_2  ; 14.556 ;        ;        ; 14.556 ;
; MD_BUS[8]     ; ALU_ROT_1      ; 12.693 ;        ;        ; 12.693 ;
; MD_BUS[8]     ; HLT_indicator  ; 15.920 ; 15.920 ; 15.920 ; 15.920 ;
; MD_BUS[8]     ; LINK_LOAD      ; 14.086 ;        ;        ; 14.086 ;
; MD_BUS[8]     ; PC_BUS_SEL     ;        ; 13.069 ; 13.069 ;        ;
; MD_BUS[8]     ; PC_LOAD_HI     ;        ; 13.748 ; 13.748 ;        ;
; MD_BUS[8]     ; PC_LOAD_LO     ;        ; 13.846 ; 13.846 ;        ;
; MD_BUS[8]     ; SR_BUS_SEL     ; 14.561 ;        ;        ; 14.561 ;
; MD_BUS[9]     ; AC_LOAD        ; 15.262 ;        ;        ; 15.262 ;
; MD_BUS[9]     ; ALU_FUNC_SEL_2 ; 13.693 ;        ;        ; 13.693 ;
; MD_BUS[9]     ; ALU_OUT_SEL_1  ; 13.347 ;        ;        ; 13.347 ;
; MD_BUS[9]     ; ALU_OUT_SEL_2  ; 13.972 ;        ;        ; 13.972 ;
; MD_BUS[9]     ; ALU_ROT_2      ; 11.796 ;        ;        ; 11.796 ;
; MD_BUS[9]     ; LINK_LOAD      ; 14.259 ;        ;        ; 14.259 ;
; MD_BUS[9]     ; SR_BUS_SEL     ; 13.703 ;        ;        ; 13.703 ;
; MD_BUS[10]    ; AC_LOAD        ; 15.615 ;        ;        ; 15.615 ;
; MD_BUS[10]    ; ALU_OUT_SEL_2  ; 14.326 ;        ;        ; 14.326 ;
; MD_BUS[10]    ; ALU_ROT_1      ; 14.885 ;        ;        ; 14.885 ;
; MD_BUS[10]    ; ALU_ROT_2      ; 14.882 ;        ;        ; 14.882 ;
; MD_BUS[10]    ; HLT_indicator  ; 16.056 ; 16.056 ; 16.056 ; 16.056 ;
; MD_BUS[10]    ; LINK_LOAD      ; 14.608 ;        ;        ; 14.608 ;
; MD_BUS[11]    ; AC_LOAD        ; 10.721 ; 11.915 ; 11.915 ; 10.721 ;
; MD_BUS[11]    ; ALU_CLEAR      ;        ; 8.144  ; 8.144  ;        ;
; MD_BUS[11]    ; ALU_FUNC_SEL_2 ;        ; 10.641 ; 10.641 ;        ;
; MD_BUS[11]    ; ALU_INC        ; 7.738  ;        ;        ; 7.738  ;
; MD_BUS[11]    ; ALU_OUT_SEL_1  ;        ; 10.295 ; 10.295 ;        ;
; MD_BUS[11]    ; ALU_OUT_SEL_2  ; 9.431  ; 10.625 ; 10.625 ; 9.431  ;
; MD_BUS[11]    ; HLT_indicator  ; 11.979 ; 11.979 ; 11.979 ; 11.979 ;
; MD_BUS[11]    ; LINK_COMP      ; 8.696  ;        ;        ; 8.696  ;
; MD_BUS[11]    ; LINK_LOAD      ; 9.320  ;        ;        ; 9.320  ;
; MD_BUS[11]    ; PC_BUS_SEL     ;        ; 11.645 ; 11.645 ;        ;
; MD_BUS[11]    ; PC_LOAD_HI     ;        ; 12.324 ; 12.324 ;        ;
; MD_BUS[11]    ; PC_LOAD_LO     ;        ; 12.422 ; 12.422 ;        ;
; MD_BUS[11]    ; SR_BUS_SEL     ;        ; 10.651 ; 10.651 ;        ;
; not_reset     ; HLT_indicator  ; 13.300 ;        ;        ; 13.300 ;
; start         ; HLT_indicator  ; 14.589 ; 14.589 ; 14.589 ; 14.589 ;
+---------------+----------------+--------+--------+--------+--------+


+--------------------------------------------------------------------+
; Minimum Propagation Delay                                          ;
+---------------+----------------+--------+--------+--------+--------+
; Input Port    ; Output Port    ; RR     ; RF     ; FR     ; FF     ;
+---------------+----------------+--------+--------+--------+--------+
; ADD_CARRY     ; LINK_COMP      ; 12.427 ;        ;        ; 12.427 ;
; HRQ           ; HLT_indicator  ; 16.087 ; 16.087 ; 16.087 ; 16.087 ;
; INC_CARRY     ; LINK_COMP      ; 13.258 ;        ;        ; 13.258 ;
; IRQ           ; ALU_INC        ; 13.481 ;        ;        ; 13.481 ;
; IRQ           ; ALU_OUT_SEL_0  ; 13.847 ;        ;        ; 13.847 ;
; IRQ           ; MA_CLR_HI      ; 15.141 ;        ;        ; 15.141 ;
; IRQ           ; MA_CLR_LO      ; 13.100 ;        ;        ; 13.100 ;
; IRQ           ; MD_BUS_SEL     ; 12.251 ;        ;        ; 12.251 ;
; IRQ           ; MD_LOAD        ; 13.550 ;        ;        ; 13.550 ;
; IRQ           ; MEM_WRITE      ; 13.200 ;        ;        ; 13.200 ;
; IRQ           ; PC_LOAD_HI     ; 13.661 ;        ;        ; 13.661 ;
; IRQ           ; PC_LOAD_LO     ; 13.769 ;        ;        ; 13.769 ;
; IRQ_ON        ; ALU_INC        ; 13.950 ;        ;        ; 13.950 ;
; IRQ_ON        ; ALU_OUT_SEL_0  ; 13.907 ;        ;        ; 13.907 ;
; IRQ_ON        ; MA_CLR_HI      ; 15.201 ;        ;        ; 15.201 ;
; IRQ_ON        ; MA_CLR_LO      ; 13.160 ;        ;        ; 13.160 ;
; IRQ_ON        ; MD_BUS_SEL     ; 12.720 ;        ;        ; 12.720 ;
; IRQ_ON        ; MD_LOAD        ; 13.610 ;        ;        ; 13.610 ;
; IRQ_ON        ; MEM_WRITE      ; 13.260 ;        ;        ; 13.260 ;
; IRQ_ON        ; PC_LOAD_HI     ; 14.130 ;        ;        ; 14.130 ;
; IRQ_ON        ; PC_LOAD_LO     ; 14.238 ;        ;        ; 14.238 ;
; IS_AUTO_INDEX ; ALU_INC        ; 11.981 ;        ;        ; 11.981 ;
; IS_AUTO_INDEX ; ALU_OUT_SEL_0  ; 11.933 ;        ;        ; 11.933 ;
; IS_AUTO_INDEX ; MD_BUS_SEL     ; 11.423 ;        ;        ; 11.423 ;
; IS_AUTO_INDEX ; MD_LOAD        ; 10.933 ;        ;        ; 10.933 ;
; IS_ZERO_LAST  ; ALU_INC        ; 12.859 ;        ;        ; 12.859 ;
; IS_ZERO_LAST  ; ALU_OUT_SEL_0  ; 13.134 ;        ;        ; 13.134 ;
; IS_ZERO_LAST  ; PC_LOAD_HI     ; 13.039 ;        ;        ; 13.039 ;
; IS_ZERO_LAST  ; PC_LOAD_LO     ; 13.147 ;        ;        ; 13.147 ;
; LINK_VALUE    ; PC_BUS_SEL     ; 13.926 ;        ;        ; 13.926 ;
; LINK_VALUE    ; PC_LOAD_HI     ; 14.605 ;        ;        ; 14.605 ;
; LINK_VALUE    ; PC_LOAD_LO     ; 14.703 ;        ;        ; 14.703 ;
; MD_BUS[5]     ; LINK_LOAD      ; 9.757  ;        ;        ; 9.757  ;
; MD_BUS[5]     ; LINK_OUT_SEL   ; 8.291  ;        ;        ; 8.291  ;
; MD_BUS[5]     ; PC_BUS_SEL     ; 9.587  ;        ;        ; 9.587  ;
; MD_BUS[5]     ; PC_LOAD_HI     ; 10.266 ;        ;        ; 10.266 ;
; MD_BUS[5]     ; PC_LOAD_LO     ; 10.364 ;        ;        ; 10.364 ;
; MD_BUS[6]     ; AC_LOAD        ; 15.302 ;        ;        ; 15.302 ;
; MD_BUS[6]     ; ALU_COMP       ; 12.604 ;        ;        ; 12.604 ;
; MD_BUS[6]     ; ALU_OUT_SEL_2  ; 14.012 ;        ;        ; 14.012 ;
; MD_BUS[6]     ; PC_BUS_SEL     ; 13.325 ;        ;        ; 13.325 ;
; MD_BUS[6]     ; PC_LOAD_HI     ; 14.004 ;        ;        ; 14.004 ;
; MD_BUS[6]     ; PC_LOAD_LO     ; 14.102 ;        ;        ; 14.102 ;
; MD_BUS[7]     ; LINK_COMP      ; 13.769 ;        ;        ; 13.769 ;
; MD_BUS[7]     ; LINK_LOAD      ; 13.158 ;        ;        ; 13.158 ;
; MD_BUS[7]     ; PC_BUS_SEL     ; 14.281 ;        ;        ; 14.281 ;
; MD_BUS[7]     ; PC_LOAD_HI     ; 14.960 ;        ;        ; 14.960 ;
; MD_BUS[7]     ; PC_LOAD_LO     ; 15.058 ;        ;        ; 15.058 ;
; MD_BUS[8]     ; AC_LOAD        ; 14.363 ;        ;        ; 14.363 ;
; MD_BUS[8]     ; ALU_FUNC_SEL_2 ; 14.551 ;        ;        ; 14.551 ;
; MD_BUS[8]     ; ALU_OUT_SEL_1  ; 14.205 ;        ;        ; 14.205 ;
; MD_BUS[8]     ; ALU_OUT_SEL_2  ; 13.074 ;        ;        ; 13.074 ;
; MD_BUS[8]     ; ALU_ROT_1      ; 12.693 ;        ;        ; 12.693 ;
; MD_BUS[8]     ; HLT_indicator  ; 15.920 ; 15.920 ; 15.920 ; 15.920 ;
; MD_BUS[8]     ; LINK_LOAD      ; 13.356 ;        ;        ; 13.356 ;
; MD_BUS[8]     ; PC_BUS_SEL     ;        ; 13.069 ; 13.069 ;        ;
; MD_BUS[8]     ; PC_LOAD_HI     ;        ; 13.748 ; 13.748 ;        ;
; MD_BUS[8]     ; PC_LOAD_LO     ;        ; 13.846 ; 13.846 ;        ;
; MD_BUS[8]     ; SR_BUS_SEL     ; 14.561 ;        ;        ; 14.561 ;
; MD_BUS[9]     ; AC_LOAD        ; 14.539 ;        ;        ; 14.539 ;
; MD_BUS[9]     ; ALU_FUNC_SEL_2 ; 13.693 ;        ;        ; 13.693 ;
; MD_BUS[9]     ; ALU_OUT_SEL_1  ; 13.347 ;        ;        ; 13.347 ;
; MD_BUS[9]     ; ALU_OUT_SEL_2  ; 13.250 ;        ;        ; 13.250 ;
; MD_BUS[9]     ; ALU_ROT_2      ; 11.796 ;        ;        ; 11.796 ;
; MD_BUS[9]     ; LINK_LOAD      ; 13.532 ;        ;        ; 13.532 ;
; MD_BUS[9]     ; SR_BUS_SEL     ; 13.703 ;        ;        ; 13.703 ;
; MD_BUS[10]    ; AC_LOAD        ; 15.615 ;        ;        ; 15.615 ;
; MD_BUS[10]    ; ALU_OUT_SEL_2  ; 14.326 ;        ;        ; 14.326 ;
; MD_BUS[10]    ; ALU_ROT_1      ; 14.885 ;        ;        ; 14.885 ;
; MD_BUS[10]    ; ALU_ROT_2      ; 14.882 ;        ;        ; 14.882 ;
; MD_BUS[10]    ; HLT_indicator  ; 16.056 ; 16.056 ; 16.056 ; 16.056 ;
; MD_BUS[10]    ; LINK_LOAD      ; 14.608 ;        ;        ; 14.608 ;
; MD_BUS[11]    ; AC_LOAD        ; 10.721 ; 10.829 ; 10.829 ; 10.721 ;
; MD_BUS[11]    ; ALU_CLEAR      ;        ; 8.144  ; 8.144  ;        ;
; MD_BUS[11]    ; ALU_FUNC_SEL_2 ;        ; 10.641 ; 10.641 ;        ;
; MD_BUS[11]    ; ALU_INC        ; 7.738  ;        ;        ; 7.738  ;
; MD_BUS[11]    ; ALU_OUT_SEL_1  ;        ; 10.295 ; 10.295 ;        ;
; MD_BUS[11]    ; ALU_OUT_SEL_2  ; 9.431  ; 9.539  ; 9.539  ; 9.431  ;
; MD_BUS[11]    ; HLT_indicator  ; 11.979 ; 11.979 ; 11.979 ; 11.979 ;
; MD_BUS[11]    ; LINK_COMP      ; 8.696  ;        ;        ; 8.696  ;
; MD_BUS[11]    ; LINK_LOAD      ; 9.320  ;        ;        ; 9.320  ;
; MD_BUS[11]    ; PC_BUS_SEL     ;        ; 11.645 ; 11.645 ;        ;
; MD_BUS[11]    ; PC_LOAD_HI     ;        ; 12.324 ; 12.324 ;        ;
; MD_BUS[11]    ; PC_LOAD_LO     ;        ; 12.422 ; 12.422 ;        ;
; MD_BUS[11]    ; SR_BUS_SEL     ;        ; 10.651 ; 10.651 ;        ;
; not_reset     ; HLT_indicator  ; 13.300 ;        ;        ; 13.300 ;
; start         ; HLT_indicator  ; 12.741 ; 12.741 ; 12.741 ; 12.741 ;
+---------------+----------------+--------+--------+--------+--------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -1.471 ; -10.662       ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk   ; 0.114 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clk   ; -1.380 ; -1.380                ;
+-------+--------+-----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                        ; To Node                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.471 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; -0.960     ; 1.140      ;
; -1.441 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; -0.835     ; 1.149      ;
; -1.430 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; -0.835     ; 1.195      ;
; -1.419 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; -0.959     ; 1.089      ;
; -1.405 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; -0.834     ; 1.114      ;
; -1.378 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; -0.834     ; 1.144      ;
; -1.129 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; -0.777     ; 0.990      ;
; -1.079 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; -0.677     ; 1.042      ;
; -1.063 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; -0.778     ; 0.923      ;
; -1.026 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; -0.678     ; 0.988      ;
; -0.986 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 0.000      ; 1.625      ;
; -0.933 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; -0.001     ; 1.571      ;
; -0.931 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.000      ; 1.474      ;
; -0.901 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.000      ; 1.444      ;
; -0.891 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; -0.049     ; 1.480      ;
; -0.887 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 0.001      ; 1.618      ;
; -0.857 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; -0.282     ; 1.204      ;
; -0.840 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; -0.157     ; 1.226      ;
; -0.834 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 0.000      ; 1.564      ;
; -0.831 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; -0.052     ; 1.417      ;
; -0.816 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; -0.157     ; 1.259      ;
; -0.805 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; -0.125     ; 1.309      ;
; -0.775 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; -0.125     ; 1.279      ;
; -0.762 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.000      ; 1.362      ;
; -0.760 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; -0.182     ; 1.207      ;
; -0.758 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; -0.038     ; 1.358      ;
; -0.732 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.000      ; 1.332      ;
; -0.730 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; -0.057     ; 1.216      ;
; -0.719 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; -0.057     ; 1.262      ;
; -0.696 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.125      ; 1.364      ;
; -0.643 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 0.057      ; 1.338      ;
; -0.613 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 0.057      ; 1.308      ;
; -0.605 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 0.157      ; 1.402      ;
; -0.603 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; -0.038     ; 1.203      ;
; -0.575 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 0.157      ; 1.372      ;
; -0.570 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.000      ; 1.199      ;
; -0.552 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; -0.100     ; 1.090      ;
; -0.527 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.125      ; 1.252      ;
; -0.514 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 0.000      ; 1.154      ;
; -0.512 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 0.834      ; 1.985      ;
; -0.507 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 1.000        ; 0.038      ; 1.187      ;
; -0.497 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 0.051      ; 1.188      ;
; -0.494 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 1.000        ; 0.038      ; 1.196      ;
; -0.482 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 0.834      ; 1.955      ;
; -0.475 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 1.000        ; 0.095      ; 1.212      ;
; -0.462 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 1.000        ; 0.095      ; 1.221      ;
; -0.456 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 0.048      ; 1.144      ;
; -0.439 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 1.000        ; 0.220      ; 1.301      ;
; -0.426 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 1.000        ; 0.220      ; 1.310      ;
; -0.421 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 0.677      ; 1.737      ;
; -0.420 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 1.000        ; 0.049      ; 1.198      ;
; -0.415 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 1.000        ; 0.052      ; 1.195      ;
; -0.413 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 0.835      ; 1.978      ;
; -0.411 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 1.000        ; 0.095      ; 1.148      ;
; -0.408 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 0.182      ; 1.228      ;
; -0.403 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 1.000        ; 0.052      ; 1.183      ;
; -0.402 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 0.000      ; 1.040      ;
; -0.398 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 1.000        ; 0.095      ; 1.157      ;
; -0.388 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 1.000        ; 0.106      ; 1.223      ;
; -0.383 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 1.000        ; 0.109      ; 1.220      ;
; -0.383 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 0.835      ; 1.948      ;
; -0.371 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 1.000        ; 0.109      ; 1.208      ;
; -0.370 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 0.282      ; 1.292      ;
; -0.368 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 0.728      ; 1.735      ;
; -0.365 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 0.100      ; 1.105      ;
; -0.352 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 1.000        ; 0.231      ; 1.312      ;
; -0.347 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 1.000        ; 0.234      ; 1.309      ;
; -0.335 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 1.000        ; 0.234      ; 1.297      ;
; -0.327 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 0.725      ; 1.691      ;
; -0.324 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 1.000        ; 0.106      ; 1.159      ;
; -0.322 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 0.678      ; 1.730      ;
; -0.319 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 1.000        ; 0.109      ; 1.156      ;
; -0.307 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 1.000        ; 0.109      ; 1.144      ;
; -0.296 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 0.062      ; 0.998      ;
; -0.277 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 0.959      ; 1.875      ;
; -0.272 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 0.777      ; 1.688      ;
; -0.178 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 0.960      ; 1.868      ;
; -0.173 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 0.778      ; 1.681      ;
; -0.151 ; clk                                                                                                                                              ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.500        ; 1.018      ; 1.298      ;
; -0.145 ; clk                                                                                                                                              ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.500        ; 1.200      ; 1.483      ;
; -0.121 ; clk                                                                                                                                              ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.500        ; 1.143      ; 1.307      ;
; -0.110 ; clk                                                                                                                                              ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.500        ; 1.143      ; 1.353      ;
; -0.108 ; clk                                                                                                                                              ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.500        ; 1.300      ; 1.548      ;
; -0.015 ; clk                                                                                                                                              ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.500        ; 1.977      ; 2.131      ;
; -0.013 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 0.729      ; 1.472      ;
; 0.010  ; clk                                                                                                                                              ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.500        ; 1.238      ; 1.370      ;
; 0.023  ; clk                                                                                                                                              ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.500        ; 1.238      ; 1.379      ;
; 0.065  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                    ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 1.000        ; 0.000      ; 0.663      ;
; 0.068  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 1.000        ; 0.000      ; 0.661      ;
; 0.077  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 1.000        ; 0.000      ; 0.565      ;
; 0.078  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 1.000        ; 0.000      ; 0.650      ;
; 0.084  ; clk                                                                                                                                              ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.500        ; 1.978      ; 2.124      ;
; 0.089  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 0.740      ; 1.381      ;
; 0.093  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 0.726      ; 1.363      ;
; 0.097  ; clk                                                                                                                                              ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.500        ; 1.249      ; 1.381      ;
; 0.102  ; clk                                                                                                                                              ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.500        ; 1.252      ; 1.378      ;
; 0.108  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                    ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 1.000        ; 0.000      ; 0.556      ;
; 0.114  ; clk                                                                                                                                              ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.500        ; 1.252      ; 1.366      ;
; 0.349  ; clk                                                                                                                                              ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 1.018      ; 1.298      ;
; 0.355  ; clk                                                                                                                                              ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 1.200      ; 1.483      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                        ; To Node                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.114 ; clk                                                                                                                                              ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; 1.252      ; 1.366      ;
; 0.126 ; clk                                                                                                                                              ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; 1.252      ; 1.378      ;
; 0.132 ; clk                                                                                                                                              ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; 1.249      ; 1.381      ;
; 0.132 ; clk                                                                                                                                              ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; 1.238      ; 1.370      ;
; 0.141 ; clk                                                                                                                                              ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; 1.238      ; 1.379      ;
; 0.146 ; clk                                                                                                                                              ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 1.978      ; 2.124      ;
; 0.154 ; clk                                                                                                                                              ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 1.977      ; 2.131      ;
; 0.164 ; clk                                                                                                                                              ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 1.143      ; 1.307      ;
; 0.210 ; clk                                                                                                                                              ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 1.143      ; 1.353      ;
; 0.248 ; clk                                                                                                                                              ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 1.300      ; 1.548      ;
; 0.280 ; clk                                                                                                                                              ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 1.018      ; 1.298      ;
; 0.283 ; clk                                                                                                                                              ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 1.200      ; 1.483      ;
; 0.413 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.413      ;
; 0.450 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 0.777      ; 1.227      ;
; 0.516 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 0.778      ; 1.294      ;
; 0.518 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 0.125      ; 0.643      ;
; 0.556 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                    ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.556      ;
; 0.565 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.565      ;
; 0.584 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.584      ;
; 0.588 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.588      ;
; 0.591 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.591      ;
; 0.596 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.596      ;
; 0.614 ; clk                                                                                                                                              ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; -0.500       ; 1.252      ; 1.366      ;
; 0.626 ; clk                                                                                                                                              ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; -0.500       ; 1.252      ; 1.378      ;
; 0.632 ; clk                                                                                                                                              ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; -0.500       ; 1.249      ; 1.381      ;
; 0.632 ; clk                                                                                                                                              ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; -0.500       ; 1.238      ; 1.370      ;
; 0.637 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 0.726      ; 1.363      ;
; 0.641 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 0.740      ; 1.381      ;
; 0.641 ; clk                                                                                                                                              ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; -0.500       ; 1.238      ; 1.379      ;
; 0.646 ; clk                                                                                                                                              ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; -0.500       ; 1.978      ; 2.124      ;
; 0.650 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.650      ;
; 0.654 ; clk                                                                                                                                              ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; -0.500       ; 1.977      ; 2.131      ;
; 0.658 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 0.677      ; 1.335      ;
; 0.661 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.661      ;
; 0.663 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                    ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.663      ;
; 0.664 ; clk                                                                                                                                              ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; -0.500       ; 1.143      ; 1.307      ;
; 0.710 ; clk                                                                                                                                              ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; -0.500       ; 1.143      ; 1.353      ;
; 0.743 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 0.729      ; 1.472      ;
; 0.748 ; clk                                                                                                                                              ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; -0.500       ; 1.300      ; 1.548      ;
; 0.780 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 0.960      ; 1.740      ;
; 0.780 ; clk                                                                                                                                              ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; -0.500       ; 1.018      ; 1.298      ;
; 0.783 ; clk                                                                                                                                              ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; -0.500       ; 1.200      ; 1.483      ;
; 0.788 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 0.959      ; 1.747      ;
; 0.878 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 0.125      ; 1.003      ;
; 0.882 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 0.282      ; 1.164      ;
; 0.886 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 0.100      ; 0.986      ;
; 0.917 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 0.182      ; 1.099      ;
; 0.936 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 0.062      ; 0.998      ;
; 0.966 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 0.725      ; 1.691      ;
; 0.972 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.972      ;
; 0.973 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 0.835      ; 1.808      ;
; 0.981 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 0.834      ; 1.815      ;
; 1.002 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 0.835      ; 1.837      ;
; 1.007 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 0.728      ; 1.735      ;
; 1.010 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 0.834      ; 1.844      ;
; 1.035 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; 0.109      ; 1.144      ;
; 1.047 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; 0.109      ; 1.156      ;
; 1.052 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 0.678      ; 1.730      ;
; 1.053 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; 0.106      ; 1.159      ;
; 1.053 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; 0.095      ; 1.148      ;
; 1.058 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 0.000      ; 1.058      ;
; 1.062 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; 0.095      ; 1.157      ;
; 1.063 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; 0.234      ; 1.297      ;
; 1.075 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 0.157      ; 1.232      ;
; 1.075 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; 0.234      ; 1.309      ;
; 1.081 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; 0.231      ; 1.312      ;
; 1.081 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; 0.220      ; 1.301      ;
; 1.090 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; 0.220      ; 1.310      ;
; 1.096 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 0.048      ; 1.144      ;
; 1.099 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; 0.109      ; 1.208      ;
; 1.104 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 0.157      ; 1.261      ;
; 1.110 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 0.057      ; 1.167      ;
; 1.111 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; 0.109      ; 1.220      ;
; 1.117 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; 0.106      ; 1.223      ;
; 1.117 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; 0.095      ; 1.212      ;
; 1.122 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; -0.100     ; 1.022      ;
; 1.122 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; -0.057     ; 1.065      ;
; 1.126 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; 0.095      ; 1.221      ;
; 1.131 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; 0.052      ; 1.183      ;
; 1.137 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 0.051      ; 1.188      ;
; 1.139 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 0.057      ; 1.196      ;
; 1.143 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; 0.052      ; 1.195      ;
; 1.144 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.144      ;
; 1.149 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; 0.049      ; 1.198      ;
; 1.149 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; 0.038      ; 1.187      ;
; 1.158 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; 0.038      ; 1.196      ;
; 1.180 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 0.000      ; 1.180      ;
; 1.186 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; -0.125     ; 1.061      ;
; 1.194 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; -0.182     ; 1.012      ;
; 1.216 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; -0.125     ; 1.091      ;
; 1.234 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; -0.057     ; 1.177      ;
; 1.241 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; -0.038     ; 1.203      ;
; 1.271 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; -0.157     ; 1.114      ;
; 1.343 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; -0.282     ; 1.061      ;
; 1.349 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; -0.052     ; 1.297      ;
; 1.370 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; -0.157     ; 1.213      ;
; 1.390 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; -0.049     ; 1.341      ;
; 1.396 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; -0.038     ; 1.358      ;
; 1.572 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; -0.001     ; 1.571      ;
; 1.617 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 0.001      ; 1.618      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk   ; Rise       ; clk                                                                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout                                                                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout                                                                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|inclk[0]                                                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|inclk[0]                                                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|outclk                                                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|outclk                                                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; register_5_bit_0|ms_jk_ff_0|nand_5|output~1|datad                                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; register_5_bit_0|ms_jk_ff_0|nand_5|output~1|datad                                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; register_5_bit_0|ms_jk_ff_1|nand_5|output~1|datad                                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; register_5_bit_0|ms_jk_ff_1|nand_5|output~1|datad                                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; register_5_bit_0|ms_jk_ff_2|nand_5|output~1|datad                                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; register_5_bit_0|ms_jk_ff_2|nand_5|output~1|datad                                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; register_5_bit_0|ms_jk_ff_3|nand_5|output~1|datad                                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; register_5_bit_0|ms_jk_ff_3|nand_5|output~1|datad                                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; register_5_bit_0|ms_jk_ff_4|nand_5|output~1|datad                                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; register_5_bit_0|ms_jk_ff_4|nand_5|output~1|datad                                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator_0|s_state_generator_0|and_8|output|combout                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator_0|s_state_generator_0|and_8|output|combout                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator_0|s_state_generator_0|and_8|output|datab                                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator_0|s_state_generator_0|and_8|output|datab                                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator_0|s_state_generator_0|and_8|output~clkctrl|inclk[0]                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator_0|s_state_generator_0|and_8|output~clkctrl|inclk[0]                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator_0|s_state_generator_0|and_8|output~clkctrl|outclk                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator_0|s_state_generator_0|and_8|output~clkctrl|outclk                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator_0|s_state_generator_0|or_2|output~0|combout                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator_0|s_state_generator_0|or_2|output~0|combout                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator_0|s_state_generator_0|or_2|output~0|datab                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator_0|s_state_generator_0|or_2|output~0|datab                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator_0|s_state_generator_0|reg_1_bit_0|ms_jk_ff_0|nand_5|output~1|datad                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator_0|s_state_generator_0|reg_1_bit_0|ms_jk_ff_0|nand_5|output~1|datad                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator_0|s_state_generator_0|reg_1_bit_1|ms_jk_ff_0|nand_5|output~1|datad                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator_0|s_state_generator_0|reg_1_bit_1|ms_jk_ff_0|nand_5|output~1|datad                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator_0|s_state_generator_0|reg_1_bit_2|ms_jk_ff_0|nand_5|output~1|datad                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator_0|s_state_generator_0|reg_1_bit_2|ms_jk_ff_0|nand_5|output~1|datad                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator_0|s_state_generator_0|reg_1_bit_3|ms_jk_ff_0|nand_5|output~1|datad                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator_0|s_state_generator_0|reg_1_bit_3|ms_jk_ff_0|nand_5|output~1|datad                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator_0|t_state_generator_0|and_4|output~1|combout                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator_0|t_state_generator_0|and_4|output~1|combout                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator_0|t_state_generator_0|and_4|output~1|datad                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator_0|t_state_generator_0|and_4|output~1|datad                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~1|datad                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~1|datad                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_5|output~1|dataa                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_5|output~1|dataa                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|dataa                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|dataa                                                               ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; FP_ADDR_LOAD ; clk        ; 3.657 ; 3.657 ; Rise       ; clk             ;
; FP_DEPOSIT   ; clk        ; 3.721 ; 3.721 ; Rise       ; clk             ;
; FP_EXAMINE   ; clk        ; 3.794 ; 3.794 ; Rise       ; clk             ;
; HRQ          ; clk        ; 3.837 ; 3.837 ; Rise       ; clk             ;
; IRQ          ; clk        ; 3.676 ; 3.676 ; Rise       ; clk             ;
; IRQ_ON       ; clk        ; 3.764 ; 3.764 ; Rise       ; clk             ;
; MD_BUS[*]    ; clk        ; 3.826 ; 3.826 ; Rise       ; clk             ;
;  MD_BUS[0]   ; clk        ; 3.101 ; 3.101 ; Rise       ; clk             ;
;  MD_BUS[1]   ; clk        ; 2.951 ; 2.951 ; Rise       ; clk             ;
;  MD_BUS[2]   ; clk        ; 2.883 ; 2.883 ; Rise       ; clk             ;
;  MD_BUS[3]   ; clk        ; 2.901 ; 2.901 ; Rise       ; clk             ;
;  MD_BUS[4]   ; clk        ; 2.957 ; 2.957 ; Rise       ; clk             ;
;  MD_BUS[8]   ; clk        ; 3.756 ; 3.756 ; Rise       ; clk             ;
;  MD_BUS[10]  ; clk        ; 3.826 ; 3.826 ; Rise       ; clk             ;
;  MD_BUS[11]  ; clk        ; 1.600 ; 1.600 ; Rise       ; clk             ;
; clk          ; clk        ; 0.651 ; 0.651 ; Rise       ; clk             ;
; not_reset    ; clk        ; 3.480 ; 3.480 ; Rise       ; clk             ;
; start        ; clk        ; 3.537 ; 3.537 ; Rise       ; clk             ;
; step         ; clk        ; 3.137 ; 3.137 ; Rise       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; FP_ADDR_LOAD ; clk        ; -3.012 ; -3.012 ; Rise       ; clk             ;
; FP_DEPOSIT   ; clk        ; -3.076 ; -3.076 ; Rise       ; clk             ;
; FP_EXAMINE   ; clk        ; -3.149 ; -3.149 ; Rise       ; clk             ;
; HRQ          ; clk        ; -3.475 ; -3.475 ; Rise       ; clk             ;
; IRQ          ; clk        ; -2.845 ; -2.845 ; Rise       ; clk             ;
; IRQ_ON       ; clk        ; -2.903 ; -2.903 ; Rise       ; clk             ;
; MD_BUS[*]    ; clk        ; -1.238 ; -1.238 ; Rise       ; clk             ;
;  MD_BUS[0]   ; clk        ; -2.830 ; -2.830 ; Rise       ; clk             ;
;  MD_BUS[1]   ; clk        ; -2.679 ; -2.679 ; Rise       ; clk             ;
;  MD_BUS[2]   ; clk        ; -2.547 ; -2.547 ; Rise       ; clk             ;
;  MD_BUS[3]   ; clk        ; -2.543 ; -2.543 ; Rise       ; clk             ;
;  MD_BUS[4]   ; clk        ; -2.685 ; -2.685 ; Rise       ; clk             ;
;  MD_BUS[8]   ; clk        ; -3.394 ; -3.394 ; Rise       ; clk             ;
;  MD_BUS[10]  ; clk        ; -3.464 ; -3.464 ; Rise       ; clk             ;
;  MD_BUS[11]  ; clk        ; -1.238 ; -1.238 ; Rise       ; clk             ;
; clk          ; clk        ; -0.114 ; -0.114 ; Rise       ; clk             ;
; not_reset    ; clk        ; -2.462 ; -2.462 ; Rise       ; clk             ;
; start        ; clk        ; -3.130 ; -3.130 ; Rise       ; clk             ;
; step         ; clk        ; -2.775 ; -2.775 ; Rise       ; clk             ;
+--------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; AC_LOAD        ; clk        ; 5.278 ; 5.278 ; Rise       ; clk             ;
; ALU_CLEAR      ; clk        ; 4.376 ; 4.376 ; Rise       ; clk             ;
; ALU_COMP       ; clk        ; 4.678 ; 4.678 ; Rise       ; clk             ;
; ALU_FUNC_SEL_0 ; clk        ; 4.296 ; 4.296 ; Rise       ; clk             ;
; ALU_FUNC_SEL_1 ; clk        ; 4.391 ; 4.391 ; Rise       ; clk             ;
; ALU_FUNC_SEL_2 ; clk        ; 4.664 ; 4.664 ; Rise       ; clk             ;
; ALU_INC        ; clk        ; 4.964 ; 4.964 ; Rise       ; clk             ;
; ALU_OUT_SEL_0  ; clk        ; 4.947 ; 4.947 ; Rise       ; clk             ;
; ALU_OUT_SEL_1  ; clk        ; 4.722 ; 4.722 ; Rise       ; clk             ;
; ALU_OUT_SEL_2  ; clk        ; 4.814 ; 4.814 ; Rise       ; clk             ;
; ALU_ROT_1      ; clk        ; 4.795 ; 4.795 ; Rise       ; clk             ;
; ALU_ROT_2      ; clk        ; 4.792 ; 4.792 ; Rise       ; clk             ;
; HLT_indicator  ; clk        ; 5.076 ; 5.076 ; Rise       ; clk             ;
; IR_LOAD        ; clk        ; 3.372 ; 3.372 ; Rise       ; clk             ;
; LINK_COMP      ; clk        ; 5.082 ; 5.082 ; Rise       ; clk             ;
; LINK_LOAD      ; clk        ; 5.108 ; 5.108 ; Rise       ; clk             ;
; LINK_OUT_SEL   ; clk        ; 4.547 ; 4.547 ; Rise       ; clk             ;
; MA_CLR_HI      ; clk        ; 5.365 ; 5.365 ; Rise       ; clk             ;
; MA_CLR_LO      ; clk        ; 4.583 ; 4.583 ; Rise       ; clk             ;
; MA_LOAD_HI     ; clk        ; 4.763 ; 4.763 ; Rise       ; clk             ;
; MA_LOAD_LO     ; clk        ; 4.468 ; 4.468 ; Rise       ; clk             ;
; MD_BUS_SEL     ; clk        ; 4.772 ; 4.772 ; Rise       ; clk             ;
; MD_IN_SEL      ; clk        ; 4.553 ; 4.553 ; Rise       ; clk             ;
; MD_LOAD        ; clk        ; 4.697 ; 4.697 ; Rise       ; clk             ;
; MEM_READ       ; clk        ; 4.528 ; 4.528 ; Rise       ; clk             ;
; MEM_WRITE      ; clk        ; 4.643 ; 4.643 ; Rise       ; clk             ;
; PC_BUS_SEL     ; clk        ; 4.941 ; 4.941 ; Rise       ; clk             ;
; PC_CLR_HI      ; clk        ; 4.120 ; 4.120 ; Rise       ; clk             ;
; PC_LOAD_HI     ; clk        ; 5.147 ; 5.147 ; Rise       ; clk             ;
; PC_LOAD_LO     ; clk        ; 5.181 ; 5.181 ; Rise       ; clk             ;
; SR_BUS_SEL     ; clk        ; 4.674 ; 4.674 ; Rise       ; clk             ;
; HLT_indicator  ; clk        ; 3.850 ; 3.850 ; Fall       ; clk             ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; AC_LOAD        ; clk        ; 4.152 ; 4.152 ; Rise       ; clk             ;
; ALU_CLEAR      ; clk        ; 3.560 ; 3.560 ; Rise       ; clk             ;
; ALU_COMP       ; clk        ; 4.471 ; 4.471 ; Rise       ; clk             ;
; ALU_FUNC_SEL_0 ; clk        ; 3.687 ; 3.687 ; Rise       ; clk             ;
; ALU_FUNC_SEL_1 ; clk        ; 3.608 ; 3.608 ; Rise       ; clk             ;
; ALU_FUNC_SEL_2 ; clk        ; 4.317 ; 4.317 ; Rise       ; clk             ;
; ALU_INC        ; clk        ; 3.834 ; 3.834 ; Rise       ; clk             ;
; ALU_OUT_SEL_0  ; clk        ; 3.492 ; 3.492 ; Rise       ; clk             ;
; ALU_OUT_SEL_1  ; clk        ; 4.049 ; 4.049 ; Rise       ; clk             ;
; ALU_OUT_SEL_2  ; clk        ; 3.857 ; 3.857 ; Rise       ; clk             ;
; ALU_ROT_1      ; clk        ; 4.222 ; 4.222 ; Rise       ; clk             ;
; ALU_ROT_2      ; clk        ; 4.219 ; 4.219 ; Rise       ; clk             ;
; HLT_indicator  ; clk        ; 3.370 ; 3.370 ; Rise       ; clk             ;
; IR_LOAD        ; clk        ; 3.276 ; 3.276 ; Rise       ; clk             ;
; LINK_COMP      ; clk        ; 4.234 ; 4.234 ; Rise       ; clk             ;
; LINK_LOAD      ; clk        ; 4.035 ; 4.035 ; Rise       ; clk             ;
; LINK_OUT_SEL   ; clk        ; 4.402 ; 4.402 ; Rise       ; clk             ;
; MA_CLR_HI      ; clk        ; 3.683 ; 3.683 ; Rise       ; clk             ;
; MA_CLR_LO      ; clk        ; 3.294 ; 3.294 ; Rise       ; clk             ;
; MA_LOAD_HI     ; clk        ; 3.565 ; 3.565 ; Rise       ; clk             ;
; MA_LOAD_LO     ; clk        ; 3.586 ; 3.586 ; Rise       ; clk             ;
; MD_BUS_SEL     ; clk        ; 3.771 ; 3.771 ; Rise       ; clk             ;
; MD_IN_SEL      ; clk        ; 3.475 ; 3.475 ; Rise       ; clk             ;
; MD_LOAD        ; clk        ; 3.408 ; 3.408 ; Rise       ; clk             ;
; MEM_READ       ; clk        ; 3.682 ; 3.682 ; Rise       ; clk             ;
; MEM_WRITE      ; clk        ; 3.698 ; 3.698 ; Rise       ; clk             ;
; PC_BUS_SEL     ; clk        ; 3.979 ; 3.979 ; Rise       ; clk             ;
; PC_CLR_HI      ; clk        ; 3.306 ; 3.306 ; Rise       ; clk             ;
; PC_LOAD_HI     ; clk        ; 3.877 ; 3.877 ; Rise       ; clk             ;
; PC_LOAD_LO     ; clk        ; 3.914 ; 3.914 ; Rise       ; clk             ;
; SR_BUS_SEL     ; clk        ; 4.327 ; 4.327 ; Rise       ; clk             ;
; HLT_indicator  ; clk        ; 3.370 ; 3.370 ; Fall       ; clk             ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------+
; Propagation Delay                                              ;
+---------------+----------------+-------+-------+-------+-------+
; Input Port    ; Output Port    ; RR    ; RF    ; FR    ; FF    ;
+---------------+----------------+-------+-------+-------+-------+
; ADD_CARRY     ; LINK_COMP      ; 5.758 ;       ;       ; 5.758 ;
; HRQ           ; HLT_indicator  ; 7.022 ; 7.022 ; 7.022 ; 7.022 ;
; INC_CARRY     ; LINK_COMP      ; 6.026 ;       ;       ; 6.026 ;
; IRQ           ; ALU_INC        ; 6.124 ;       ;       ; 6.124 ;
; IRQ           ; ALU_OUT_SEL_0  ; 6.212 ;       ;       ; 6.212 ;
; IRQ           ; MA_CLR_HI      ; 6.716 ;       ;       ; 6.716 ;
; IRQ           ; MA_CLR_LO      ; 5.934 ;       ;       ; 5.934 ;
; IRQ           ; MD_BUS_SEL     ; 5.709 ;       ;       ; 5.709 ;
; IRQ           ; MD_LOAD        ; 6.048 ;       ;       ; 6.048 ;
; IRQ           ; MEM_WRITE      ; 5.994 ;       ;       ; 5.994 ;
; IRQ           ; PC_LOAD_HI     ; 6.180 ;       ;       ; 6.180 ;
; IRQ           ; PC_LOAD_LO     ; 6.214 ;       ;       ; 6.214 ;
; IRQ_ON        ; ALU_INC        ; 6.274 ;       ;       ; 6.274 ;
; IRQ_ON        ; ALU_OUT_SEL_0  ; 6.274 ;       ;       ; 6.274 ;
; IRQ_ON        ; MA_CLR_HI      ; 6.778 ;       ;       ; 6.778 ;
; IRQ_ON        ; MA_CLR_LO      ; 5.996 ;       ;       ; 5.996 ;
; IRQ_ON        ; MD_BUS_SEL     ; 5.859 ;       ;       ; 5.859 ;
; IRQ_ON        ; MD_LOAD        ; 6.110 ;       ;       ; 6.110 ;
; IRQ_ON        ; MEM_WRITE      ; 6.056 ;       ;       ; 6.056 ;
; IRQ_ON        ; PC_LOAD_HI     ; 6.330 ;       ;       ; 6.330 ;
; IRQ_ON        ; PC_LOAD_LO     ; 6.364 ;       ;       ; 6.364 ;
; IS_AUTO_INDEX ; ALU_INC        ; 5.518 ;       ;       ; 5.518 ;
; IS_AUTO_INDEX ; ALU_OUT_SEL_0  ; 5.502 ;       ;       ; 5.502 ;
; IS_AUTO_INDEX ; MD_BUS_SEL     ; 5.327 ;       ;       ; 5.327 ;
; IS_AUTO_INDEX ; MD_LOAD        ; 5.096 ;       ;       ; 5.096 ;
; IS_ZERO_LAST  ; ALU_INC        ; 5.892 ;       ;       ; 5.892 ;
; IS_ZERO_LAST  ; ALU_OUT_SEL_0  ; 5.954 ;       ;       ; 5.954 ;
; IS_ZERO_LAST  ; PC_LOAD_HI     ; 5.948 ;       ;       ; 5.948 ;
; IS_ZERO_LAST  ; PC_LOAD_LO     ; 5.982 ;       ;       ; 5.982 ;
; LINK_VALUE    ; PC_BUS_SEL     ; 6.205 ;       ;       ; 6.205 ;
; LINK_VALUE    ; PC_LOAD_HI     ; 6.411 ;       ;       ; 6.411 ;
; LINK_VALUE    ; PC_LOAD_LO     ; 6.445 ;       ;       ; 6.445 ;
; MD_BUS[5]     ; LINK_LOAD      ; 3.991 ;       ;       ; 3.991 ;
; MD_BUS[5]     ; LINK_OUT_SEL   ; 3.563 ;       ;       ; 3.563 ;
; MD_BUS[5]     ; PC_BUS_SEL     ; 3.911 ;       ;       ; 3.911 ;
; MD_BUS[5]     ; PC_LOAD_HI     ; 4.117 ;       ;       ; 4.117 ;
; MD_BUS[5]     ; PC_LOAD_LO     ; 4.151 ;       ;       ; 4.151 ;
; MD_BUS[6]     ; AC_LOAD        ; 6.651 ;       ;       ; 6.651 ;
; MD_BUS[6]     ; ALU_COMP       ; 5.819 ;       ;       ; 5.819 ;
; MD_BUS[6]     ; ALU_OUT_SEL_2  ; 6.187 ;       ;       ; 6.187 ;
; MD_BUS[6]     ; PC_BUS_SEL     ; 5.976 ;       ;       ; 5.976 ;
; MD_BUS[6]     ; PC_LOAD_HI     ; 6.182 ;       ;       ; 6.182 ;
; MD_BUS[6]     ; PC_LOAD_LO     ; 6.216 ;       ;       ; 6.216 ;
; MD_BUS[7]     ; LINK_COMP      ; 6.200 ;       ;       ; 6.200 ;
; MD_BUS[7]     ; LINK_LOAD      ; 6.001 ;       ;       ; 6.001 ;
; MD_BUS[7]     ; PC_BUS_SEL     ; 6.322 ;       ;       ; 6.322 ;
; MD_BUS[7]     ; PC_LOAD_HI     ; 6.528 ;       ;       ; 6.528 ;
; MD_BUS[7]     ; PC_LOAD_LO     ; 6.562 ;       ;       ; 6.562 ;
; MD_BUS[8]     ; AC_LOAD        ; 6.904 ;       ;       ; 6.904 ;
; MD_BUS[8]     ; ALU_FUNC_SEL_2 ; 6.513 ;       ;       ; 6.513 ;
; MD_BUS[8]     ; ALU_OUT_SEL_1  ; 6.311 ;       ;       ; 6.311 ;
; MD_BUS[8]     ; ALU_OUT_SEL_2  ; 6.440 ;       ;       ; 6.440 ;
; MD_BUS[8]     ; ALU_ROT_1      ; 5.848 ;       ;       ; 5.848 ;
; MD_BUS[8]     ; HLT_indicator  ; 6.941 ; 6.941 ; 6.941 ; 6.941 ;
; MD_BUS[8]     ; LINK_LOAD      ; 6.304 ;       ;       ; 6.304 ;
; MD_BUS[8]     ; PC_BUS_SEL     ;       ; 5.949 ; 5.949 ;       ;
; MD_BUS[8]     ; PC_LOAD_HI     ;       ; 6.155 ; 6.155 ;       ;
; MD_BUS[8]     ; PC_LOAD_LO     ;       ; 6.189 ; 6.189 ;       ;
; MD_BUS[8]     ; SR_BUS_SEL     ; 6.523 ;       ;       ; 6.523 ;
; MD_BUS[9]     ; AC_LOAD        ; 6.647 ;       ;       ; 6.647 ;
; MD_BUS[9]     ; ALU_FUNC_SEL_2 ; 6.157 ;       ;       ; 6.157 ;
; MD_BUS[9]     ; ALU_OUT_SEL_1  ; 5.955 ;       ;       ; 5.955 ;
; MD_BUS[9]     ; ALU_OUT_SEL_2  ; 6.183 ;       ;       ; 6.183 ;
; MD_BUS[9]     ; ALU_ROT_2      ; 5.487 ;       ;       ; 5.487 ;
; MD_BUS[9]     ; LINK_LOAD      ; 6.293 ;       ;       ; 6.293 ;
; MD_BUS[9]     ; SR_BUS_SEL     ; 6.167 ;       ;       ; 6.167 ;
; MD_BUS[10]    ; AC_LOAD        ; 6.842 ;       ;       ; 6.842 ;
; MD_BUS[10]    ; ALU_OUT_SEL_2  ; 6.377 ;       ;       ; 6.377 ;
; MD_BUS[10]    ; ALU_ROT_1      ; 6.591 ;       ;       ; 6.591 ;
; MD_BUS[10]    ; ALU_ROT_2      ; 6.588 ;       ;       ; 6.588 ;
; MD_BUS[10]    ; HLT_indicator  ; 7.011 ; 7.011 ; 7.011 ; 7.011 ;
; MD_BUS[10]    ; LINK_LOAD      ; 6.497 ;       ;       ; 6.497 ;
; MD_BUS[11]    ; AC_LOAD        ; 4.340 ; 4.764 ; 4.764 ; 4.340 ;
; MD_BUS[11]    ; ALU_CLEAR      ;       ; 3.424 ; 3.424 ;       ;
; MD_BUS[11]    ; ALU_FUNC_SEL_2 ;       ; 4.373 ; 4.373 ;       ;
; MD_BUS[11]    ; ALU_INC        ; 3.304 ;       ;       ; 3.304 ;
; MD_BUS[11]    ; ALU_OUT_SEL_1  ;       ; 4.171 ; 4.171 ;       ;
; MD_BUS[11]    ; ALU_OUT_SEL_2  ; 3.876 ; 4.300 ; 4.300 ; 3.876 ;
; MD_BUS[11]    ; HLT_indicator  ; 4.785 ; 4.785 ; 4.785 ; 4.785 ;
; MD_BUS[11]    ; LINK_COMP      ; 3.674 ;       ;       ; 3.674 ;
; MD_BUS[11]    ; LINK_LOAD      ; 3.869 ;       ;       ; 3.869 ;
; MD_BUS[11]    ; PC_BUS_SEL     ;       ; 4.650 ; 4.650 ;       ;
; MD_BUS[11]    ; PC_LOAD_HI     ;       ; 4.856 ; 4.856 ;       ;
; MD_BUS[11]    ; PC_LOAD_LO     ;       ; 4.890 ; 4.890 ;       ;
; MD_BUS[11]    ; SR_BUS_SEL     ;       ; 4.383 ; 4.383 ;       ;
; not_reset     ; HLT_indicator  ; 6.062 ;       ;       ; 6.062 ;
; start         ; HLT_indicator  ; 6.496 ; 6.496 ; 6.496 ; 6.496 ;
+---------------+----------------+-------+-------+-------+-------+


+----------------------------------------------------------------+
; Minimum Propagation Delay                                      ;
+---------------+----------------+-------+-------+-------+-------+
; Input Port    ; Output Port    ; RR    ; RF    ; FR    ; FF    ;
+---------------+----------------+-------+-------+-------+-------+
; ADD_CARRY     ; LINK_COMP      ; 5.758 ;       ;       ; 5.758 ;
; HRQ           ; HLT_indicator  ; 7.022 ; 7.022 ; 7.022 ; 7.022 ;
; INC_CARRY     ; LINK_COMP      ; 6.026 ;       ;       ; 6.026 ;
; IRQ           ; ALU_INC        ; 6.124 ;       ;       ; 6.124 ;
; IRQ           ; ALU_OUT_SEL_0  ; 6.212 ;       ;       ; 6.212 ;
; IRQ           ; MA_CLR_HI      ; 6.716 ;       ;       ; 6.716 ;
; IRQ           ; MA_CLR_LO      ; 5.934 ;       ;       ; 5.934 ;
; IRQ           ; MD_BUS_SEL     ; 5.709 ;       ;       ; 5.709 ;
; IRQ           ; MD_LOAD        ; 6.048 ;       ;       ; 6.048 ;
; IRQ           ; MEM_WRITE      ; 5.994 ;       ;       ; 5.994 ;
; IRQ           ; PC_LOAD_HI     ; 6.180 ;       ;       ; 6.180 ;
; IRQ           ; PC_LOAD_LO     ; 6.214 ;       ;       ; 6.214 ;
; IRQ_ON        ; ALU_INC        ; 6.274 ;       ;       ; 6.274 ;
; IRQ_ON        ; ALU_OUT_SEL_0  ; 6.274 ;       ;       ; 6.274 ;
; IRQ_ON        ; MA_CLR_HI      ; 6.778 ;       ;       ; 6.778 ;
; IRQ_ON        ; MA_CLR_LO      ; 5.996 ;       ;       ; 5.996 ;
; IRQ_ON        ; MD_BUS_SEL     ; 5.859 ;       ;       ; 5.859 ;
; IRQ_ON        ; MD_LOAD        ; 6.110 ;       ;       ; 6.110 ;
; IRQ_ON        ; MEM_WRITE      ; 6.056 ;       ;       ; 6.056 ;
; IRQ_ON        ; PC_LOAD_HI     ; 6.330 ;       ;       ; 6.330 ;
; IRQ_ON        ; PC_LOAD_LO     ; 6.364 ;       ;       ; 6.364 ;
; IS_AUTO_INDEX ; ALU_INC        ; 5.518 ;       ;       ; 5.518 ;
; IS_AUTO_INDEX ; ALU_OUT_SEL_0  ; 5.502 ;       ;       ; 5.502 ;
; IS_AUTO_INDEX ; MD_BUS_SEL     ; 5.327 ;       ;       ; 5.327 ;
; IS_AUTO_INDEX ; MD_LOAD        ; 5.096 ;       ;       ; 5.096 ;
; IS_ZERO_LAST  ; ALU_INC        ; 5.892 ;       ;       ; 5.892 ;
; IS_ZERO_LAST  ; ALU_OUT_SEL_0  ; 5.954 ;       ;       ; 5.954 ;
; IS_ZERO_LAST  ; PC_LOAD_HI     ; 5.948 ;       ;       ; 5.948 ;
; IS_ZERO_LAST  ; PC_LOAD_LO     ; 5.982 ;       ;       ; 5.982 ;
; LINK_VALUE    ; PC_BUS_SEL     ; 6.205 ;       ;       ; 6.205 ;
; LINK_VALUE    ; PC_LOAD_HI     ; 6.411 ;       ;       ; 6.411 ;
; LINK_VALUE    ; PC_LOAD_LO     ; 6.445 ;       ;       ; 6.445 ;
; MD_BUS[5]     ; LINK_LOAD      ; 3.991 ;       ;       ; 3.991 ;
; MD_BUS[5]     ; LINK_OUT_SEL   ; 3.563 ;       ;       ; 3.563 ;
; MD_BUS[5]     ; PC_BUS_SEL     ; 3.911 ;       ;       ; 3.911 ;
; MD_BUS[5]     ; PC_LOAD_HI     ; 4.117 ;       ;       ; 4.117 ;
; MD_BUS[5]     ; PC_LOAD_LO     ; 4.151 ;       ;       ; 4.151 ;
; MD_BUS[6]     ; AC_LOAD        ; 6.651 ;       ;       ; 6.651 ;
; MD_BUS[6]     ; ALU_COMP       ; 5.819 ;       ;       ; 5.819 ;
; MD_BUS[6]     ; ALU_OUT_SEL_2  ; 6.187 ;       ;       ; 6.187 ;
; MD_BUS[6]     ; PC_BUS_SEL     ; 5.976 ;       ;       ; 5.976 ;
; MD_BUS[6]     ; PC_LOAD_HI     ; 6.182 ;       ;       ; 6.182 ;
; MD_BUS[6]     ; PC_LOAD_LO     ; 6.216 ;       ;       ; 6.216 ;
; MD_BUS[7]     ; LINK_COMP      ; 6.200 ;       ;       ; 6.200 ;
; MD_BUS[7]     ; LINK_LOAD      ; 6.001 ;       ;       ; 6.001 ;
; MD_BUS[7]     ; PC_BUS_SEL     ; 6.322 ;       ;       ; 6.322 ;
; MD_BUS[7]     ; PC_LOAD_HI     ; 6.528 ;       ;       ; 6.528 ;
; MD_BUS[7]     ; PC_LOAD_LO     ; 6.562 ;       ;       ; 6.562 ;
; MD_BUS[8]     ; AC_LOAD        ; 6.415 ;       ;       ; 6.415 ;
; MD_BUS[8]     ; ALU_FUNC_SEL_2 ; 6.513 ;       ;       ; 6.513 ;
; MD_BUS[8]     ; ALU_OUT_SEL_1  ; 6.311 ;       ;       ; 6.311 ;
; MD_BUS[8]     ; ALU_OUT_SEL_2  ; 5.950 ;       ;       ; 5.950 ;
; MD_BUS[8]     ; ALU_ROT_1      ; 5.848 ;       ;       ; 5.848 ;
; MD_BUS[8]     ; HLT_indicator  ; 6.941 ; 6.941 ; 6.941 ; 6.941 ;
; MD_BUS[8]     ; LINK_LOAD      ; 6.070 ;       ;       ; 6.070 ;
; MD_BUS[8]     ; PC_BUS_SEL     ;       ; 5.949 ; 5.949 ;       ;
; MD_BUS[8]     ; PC_LOAD_HI     ;       ; 6.155 ; 6.155 ;       ;
; MD_BUS[8]     ; PC_LOAD_LO     ;       ; 6.189 ; 6.189 ;       ;
; MD_BUS[8]     ; SR_BUS_SEL     ; 6.523 ;       ;       ; 6.523 ;
; MD_BUS[9]     ; AC_LOAD        ; 6.409 ;       ;       ; 6.409 ;
; MD_BUS[9]     ; ALU_FUNC_SEL_2 ; 6.157 ;       ;       ; 6.157 ;
; MD_BUS[9]     ; ALU_OUT_SEL_1  ; 5.955 ;       ;       ; 5.955 ;
; MD_BUS[9]     ; ALU_OUT_SEL_2  ; 5.944 ;       ;       ; 5.944 ;
; MD_BUS[9]     ; ALU_ROT_2      ; 5.487 ;       ;       ; 5.487 ;
; MD_BUS[9]     ; LINK_LOAD      ; 6.064 ;       ;       ; 6.064 ;
; MD_BUS[9]     ; SR_BUS_SEL     ; 6.167 ;       ;       ; 6.167 ;
; MD_BUS[10]    ; AC_LOAD        ; 6.842 ;       ;       ; 6.842 ;
; MD_BUS[10]    ; ALU_OUT_SEL_2  ; 6.377 ;       ;       ; 6.377 ;
; MD_BUS[10]    ; ALU_ROT_1      ; 6.591 ;       ;       ; 6.591 ;
; MD_BUS[10]    ; ALU_ROT_2      ; 6.588 ;       ;       ; 6.588 ;
; MD_BUS[10]    ; HLT_indicator  ; 7.011 ; 7.011 ; 7.011 ; 7.011 ;
; MD_BUS[10]    ; LINK_LOAD      ; 6.497 ;       ;       ; 6.497 ;
; MD_BUS[11]    ; AC_LOAD        ; 4.340 ; 4.358 ; 4.358 ; 4.340 ;
; MD_BUS[11]    ; ALU_CLEAR      ;       ; 3.424 ; 3.424 ;       ;
; MD_BUS[11]    ; ALU_FUNC_SEL_2 ;       ; 4.373 ; 4.373 ;       ;
; MD_BUS[11]    ; ALU_INC        ; 3.304 ;       ;       ; 3.304 ;
; MD_BUS[11]    ; ALU_OUT_SEL_1  ;       ; 4.171 ; 4.171 ;       ;
; MD_BUS[11]    ; ALU_OUT_SEL_2  ; 3.876 ; 3.894 ; 3.894 ; 3.876 ;
; MD_BUS[11]    ; HLT_indicator  ; 4.785 ; 4.785 ; 4.785 ; 4.785 ;
; MD_BUS[11]    ; LINK_COMP      ; 3.674 ;       ;       ; 3.674 ;
; MD_BUS[11]    ; LINK_LOAD      ; 3.869 ;       ;       ; 3.869 ;
; MD_BUS[11]    ; PC_BUS_SEL     ;       ; 4.650 ; 4.650 ;       ;
; MD_BUS[11]    ; PC_LOAD_HI     ;       ; 4.856 ; 4.856 ;       ;
; MD_BUS[11]    ; PC_LOAD_LO     ;       ; 4.890 ; 4.890 ;       ;
; MD_BUS[11]    ; SR_BUS_SEL     ;       ; 4.383 ; 4.383 ;       ;
; not_reset     ; HLT_indicator  ; 6.062 ;       ;       ; 6.062 ;
; start         ; HLT_indicator  ; 5.903 ; 5.903 ; 5.903 ; 5.903 ;
+---------------+----------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -5.743  ; 0.114 ; N/A      ; N/A     ; -1.631              ;
;  clk             ; -5.743  ; 0.114 ; N/A      ; N/A     ; -1.631              ;
; Design-wide TNS  ; -55.82  ; 0.0   ; 0.0      ; 0.0     ; -1.631              ;
;  clk             ; -55.820 ; 0.000 ; N/A      ; N/A     ; -1.631              ;
+------------------+---------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; FP_ADDR_LOAD ; clk        ; 8.380 ; 8.380 ; Rise       ; clk             ;
; FP_DEPOSIT   ; clk        ; 8.468 ; 8.468 ; Rise       ; clk             ;
; FP_EXAMINE   ; clk        ; 8.688 ; 8.688 ; Rise       ; clk             ;
; HRQ          ; clk        ; 8.731 ; 8.731 ; Rise       ; clk             ;
; IRQ          ; clk        ; 8.313 ; 8.313 ; Rise       ; clk             ;
; IRQ_ON       ; clk        ; 8.519 ; 8.519 ; Rise       ; clk             ;
; MD_BUS[*]    ; clk        ; 8.700 ; 8.700 ; Rise       ; clk             ;
;  MD_BUS[0]   ; clk        ; 7.268 ; 7.268 ; Rise       ; clk             ;
;  MD_BUS[1]   ; clk        ; 6.798 ; 6.798 ; Rise       ; clk             ;
;  MD_BUS[2]   ; clk        ; 6.465 ; 6.465 ; Rise       ; clk             ;
;  MD_BUS[3]   ; clk        ; 6.695 ; 6.695 ; Rise       ; clk             ;
;  MD_BUS[4]   ; clk        ; 6.750 ; 6.750 ; Rise       ; clk             ;
;  MD_BUS[8]   ; clk        ; 8.564 ; 8.564 ; Rise       ; clk             ;
;  MD_BUS[10]  ; clk        ; 8.700 ; 8.700 ; Rise       ; clk             ;
;  MD_BUS[11]  ; clk        ; 4.623 ; 4.623 ; Rise       ; clk             ;
; clk          ; clk        ; 2.186 ; 2.186 ; Rise       ; clk             ;
; not_reset    ; clk        ; 8.178 ; 8.178 ; Rise       ; clk             ;
; start        ; clk        ; 7.916 ; 7.916 ; Rise       ; clk             ;
; step         ; clk        ; 6.832 ; 6.832 ; Rise       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; FP_ADDR_LOAD ; clk        ; -3.012 ; -3.012 ; Rise       ; clk             ;
; FP_DEPOSIT   ; clk        ; -3.076 ; -3.076 ; Rise       ; clk             ;
; FP_EXAMINE   ; clk        ; -3.149 ; -3.149 ; Rise       ; clk             ;
; HRQ          ; clk        ; -3.475 ; -3.475 ; Rise       ; clk             ;
; IRQ          ; clk        ; -2.845 ; -2.845 ; Rise       ; clk             ;
; IRQ_ON       ; clk        ; -2.903 ; -2.903 ; Rise       ; clk             ;
; MD_BUS[*]    ; clk        ; -1.238 ; -1.238 ; Rise       ; clk             ;
;  MD_BUS[0]   ; clk        ; -2.830 ; -2.830 ; Rise       ; clk             ;
;  MD_BUS[1]   ; clk        ; -2.679 ; -2.679 ; Rise       ; clk             ;
;  MD_BUS[2]   ; clk        ; -2.547 ; -2.547 ; Rise       ; clk             ;
;  MD_BUS[3]   ; clk        ; -2.543 ; -2.543 ; Rise       ; clk             ;
;  MD_BUS[4]   ; clk        ; -2.685 ; -2.685 ; Rise       ; clk             ;
;  MD_BUS[8]   ; clk        ; -3.394 ; -3.394 ; Rise       ; clk             ;
;  MD_BUS[10]  ; clk        ; -3.464 ; -3.464 ; Rise       ; clk             ;
;  MD_BUS[11]  ; clk        ; -1.238 ; -1.238 ; Rise       ; clk             ;
; clk          ; clk        ; -0.114 ; -0.114 ; Rise       ; clk             ;
; not_reset    ; clk        ; -2.462 ; -2.462 ; Rise       ; clk             ;
; start        ; clk        ; -3.130 ; -3.130 ; Rise       ; clk             ;
; step         ; clk        ; -2.775 ; -2.775 ; Rise       ; clk             ;
+--------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Clock to Output Times                                                        ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; AC_LOAD        ; clk        ; 13.147 ; 13.147 ; Rise       ; clk             ;
; ALU_CLEAR      ; clk        ; 11.181 ; 11.181 ; Rise       ; clk             ;
; ALU_COMP       ; clk        ; 11.333 ; 11.333 ; Rise       ; clk             ;
; ALU_FUNC_SEL_0 ; clk        ; 10.936 ; 10.936 ; Rise       ; clk             ;
; ALU_FUNC_SEL_1 ; clk        ; 11.190 ; 11.190 ; Rise       ; clk             ;
; ALU_FUNC_SEL_2 ; clk        ; 11.312 ; 11.312 ; Rise       ; clk             ;
; ALU_INC        ; clk        ; 12.375 ; 12.375 ; Rise       ; clk             ;
; ALU_OUT_SEL_0  ; clk        ; 12.309 ; 12.309 ; Rise       ; clk             ;
; ALU_OUT_SEL_1  ; clk        ; 12.290 ; 12.290 ; Rise       ; clk             ;
; ALU_OUT_SEL_2  ; clk        ; 11.857 ; 11.857 ; Rise       ; clk             ;
; ALU_ROT_1      ; clk        ; 12.264 ; 12.264 ; Rise       ; clk             ;
; ALU_ROT_2      ; clk        ; 12.261 ; 12.261 ; Rise       ; clk             ;
; HLT_indicator  ; clk        ; 12.547 ; 12.547 ; Rise       ; clk             ;
; IR_LOAD        ; clk        ; 8.132  ; 8.132  ; Rise       ; clk             ;
; LINK_COMP      ; clk        ; 13.169 ; 13.169 ; Rise       ; clk             ;
; LINK_LOAD      ; clk        ; 13.306 ; 13.306 ; Rise       ; clk             ;
; LINK_OUT_SEL   ; clk        ; 11.286 ; 11.286 ; Rise       ; clk             ;
; MA_CLR_HI      ; clk        ; 13.181 ; 13.181 ; Rise       ; clk             ;
; MA_CLR_LO      ; clk        ; 11.140 ; 11.140 ; Rise       ; clk             ;
; MA_LOAD_HI     ; clk        ; 11.566 ; 11.566 ; Rise       ; clk             ;
; MA_LOAD_LO     ; clk        ; 10.686 ; 10.686 ; Rise       ; clk             ;
; MD_BUS_SEL     ; clk        ; 11.799 ; 11.799 ; Rise       ; clk             ;
; MD_IN_SEL      ; clk        ; 10.935 ; 10.935 ; Rise       ; clk             ;
; MD_LOAD        ; clk        ; 11.590 ; 11.590 ; Rise       ; clk             ;
; MEM_READ       ; clk        ; 10.857 ; 10.857 ; Rise       ; clk             ;
; MEM_WRITE      ; clk        ; 11.240 ; 11.240 ; Rise       ; clk             ;
; PC_BUS_SEL     ; clk        ; 12.213 ; 12.213 ; Rise       ; clk             ;
; PC_CLR_HI      ; clk        ; 10.531 ; 10.531 ; Rise       ; clk             ;
; PC_LOAD_HI     ; clk        ; 12.892 ; 12.892 ; Rise       ; clk             ;
; PC_LOAD_LO     ; clk        ; 12.990 ; 12.990 ; Rise       ; clk             ;
; SR_BUS_SEL     ; clk        ; 11.322 ; 11.322 ; Rise       ; clk             ;
; HLT_indicator  ; clk        ; 9.442  ; 9.442  ; Fall       ; clk             ;
+----------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; AC_LOAD        ; clk        ; 4.152 ; 4.152 ; Rise       ; clk             ;
; ALU_CLEAR      ; clk        ; 3.560 ; 3.560 ; Rise       ; clk             ;
; ALU_COMP       ; clk        ; 4.471 ; 4.471 ; Rise       ; clk             ;
; ALU_FUNC_SEL_0 ; clk        ; 3.687 ; 3.687 ; Rise       ; clk             ;
; ALU_FUNC_SEL_1 ; clk        ; 3.608 ; 3.608 ; Rise       ; clk             ;
; ALU_FUNC_SEL_2 ; clk        ; 4.317 ; 4.317 ; Rise       ; clk             ;
; ALU_INC        ; clk        ; 3.834 ; 3.834 ; Rise       ; clk             ;
; ALU_OUT_SEL_0  ; clk        ; 3.492 ; 3.492 ; Rise       ; clk             ;
; ALU_OUT_SEL_1  ; clk        ; 4.049 ; 4.049 ; Rise       ; clk             ;
; ALU_OUT_SEL_2  ; clk        ; 3.857 ; 3.857 ; Rise       ; clk             ;
; ALU_ROT_1      ; clk        ; 4.222 ; 4.222 ; Rise       ; clk             ;
; ALU_ROT_2      ; clk        ; 4.219 ; 4.219 ; Rise       ; clk             ;
; HLT_indicator  ; clk        ; 3.370 ; 3.370 ; Rise       ; clk             ;
; IR_LOAD        ; clk        ; 3.276 ; 3.276 ; Rise       ; clk             ;
; LINK_COMP      ; clk        ; 4.234 ; 4.234 ; Rise       ; clk             ;
; LINK_LOAD      ; clk        ; 4.035 ; 4.035 ; Rise       ; clk             ;
; LINK_OUT_SEL   ; clk        ; 4.402 ; 4.402 ; Rise       ; clk             ;
; MA_CLR_HI      ; clk        ; 3.683 ; 3.683 ; Rise       ; clk             ;
; MA_CLR_LO      ; clk        ; 3.294 ; 3.294 ; Rise       ; clk             ;
; MA_LOAD_HI     ; clk        ; 3.565 ; 3.565 ; Rise       ; clk             ;
; MA_LOAD_LO     ; clk        ; 3.586 ; 3.586 ; Rise       ; clk             ;
; MD_BUS_SEL     ; clk        ; 3.771 ; 3.771 ; Rise       ; clk             ;
; MD_IN_SEL      ; clk        ; 3.475 ; 3.475 ; Rise       ; clk             ;
; MD_LOAD        ; clk        ; 3.408 ; 3.408 ; Rise       ; clk             ;
; MEM_READ       ; clk        ; 3.682 ; 3.682 ; Rise       ; clk             ;
; MEM_WRITE      ; clk        ; 3.698 ; 3.698 ; Rise       ; clk             ;
; PC_BUS_SEL     ; clk        ; 3.979 ; 3.979 ; Rise       ; clk             ;
; PC_CLR_HI      ; clk        ; 3.306 ; 3.306 ; Rise       ; clk             ;
; PC_LOAD_HI     ; clk        ; 3.877 ; 3.877 ; Rise       ; clk             ;
; PC_LOAD_LO     ; clk        ; 3.914 ; 3.914 ; Rise       ; clk             ;
; SR_BUS_SEL     ; clk        ; 4.327 ; 4.327 ; Rise       ; clk             ;
; HLT_indicator  ; clk        ; 3.370 ; 3.370 ; Fall       ; clk             ;
+----------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------+
; Progagation Delay                                                  ;
+---------------+----------------+--------+--------+--------+--------+
; Input Port    ; Output Port    ; RR     ; RF     ; FR     ; FF     ;
+---------------+----------------+--------+--------+--------+--------+
; ADD_CARRY     ; LINK_COMP      ; 12.427 ;        ;        ; 12.427 ;
; HRQ           ; HLT_indicator  ; 16.087 ; 16.087 ; 16.087 ; 16.087 ;
; INC_CARRY     ; LINK_COMP      ; 13.258 ;        ;        ; 13.258 ;
; IRQ           ; ALU_INC        ; 13.481 ;        ;        ; 13.481 ;
; IRQ           ; ALU_OUT_SEL_0  ; 13.847 ;        ;        ; 13.847 ;
; IRQ           ; MA_CLR_HI      ; 15.141 ;        ;        ; 15.141 ;
; IRQ           ; MA_CLR_LO      ; 13.100 ;        ;        ; 13.100 ;
; IRQ           ; MD_BUS_SEL     ; 12.251 ;        ;        ; 12.251 ;
; IRQ           ; MD_LOAD        ; 13.550 ;        ;        ; 13.550 ;
; IRQ           ; MEM_WRITE      ; 13.200 ;        ;        ; 13.200 ;
; IRQ           ; PC_LOAD_HI     ; 13.661 ;        ;        ; 13.661 ;
; IRQ           ; PC_LOAD_LO     ; 13.769 ;        ;        ; 13.769 ;
; IRQ_ON        ; ALU_INC        ; 13.950 ;        ;        ; 13.950 ;
; IRQ_ON        ; ALU_OUT_SEL_0  ; 13.907 ;        ;        ; 13.907 ;
; IRQ_ON        ; MA_CLR_HI      ; 15.201 ;        ;        ; 15.201 ;
; IRQ_ON        ; MA_CLR_LO      ; 13.160 ;        ;        ; 13.160 ;
; IRQ_ON        ; MD_BUS_SEL     ; 12.720 ;        ;        ; 12.720 ;
; IRQ_ON        ; MD_LOAD        ; 13.610 ;        ;        ; 13.610 ;
; IRQ_ON        ; MEM_WRITE      ; 13.260 ;        ;        ; 13.260 ;
; IRQ_ON        ; PC_LOAD_HI     ; 14.130 ;        ;        ; 14.130 ;
; IRQ_ON        ; PC_LOAD_LO     ; 14.238 ;        ;        ; 14.238 ;
; IS_AUTO_INDEX ; ALU_INC        ; 11.981 ;        ;        ; 11.981 ;
; IS_AUTO_INDEX ; ALU_OUT_SEL_0  ; 11.933 ;        ;        ; 11.933 ;
; IS_AUTO_INDEX ; MD_BUS_SEL     ; 11.423 ;        ;        ; 11.423 ;
; IS_AUTO_INDEX ; MD_LOAD        ; 10.933 ;        ;        ; 10.933 ;
; IS_ZERO_LAST  ; ALU_INC        ; 12.859 ;        ;        ; 12.859 ;
; IS_ZERO_LAST  ; ALU_OUT_SEL_0  ; 13.134 ;        ;        ; 13.134 ;
; IS_ZERO_LAST  ; PC_LOAD_HI     ; 13.039 ;        ;        ; 13.039 ;
; IS_ZERO_LAST  ; PC_LOAD_LO     ; 13.147 ;        ;        ; 13.147 ;
; LINK_VALUE    ; PC_BUS_SEL     ; 13.926 ;        ;        ; 13.926 ;
; LINK_VALUE    ; PC_LOAD_HI     ; 14.605 ;        ;        ; 14.605 ;
; LINK_VALUE    ; PC_LOAD_LO     ; 14.703 ;        ;        ; 14.703 ;
; MD_BUS[5]     ; LINK_LOAD      ; 9.757  ;        ;        ; 9.757  ;
; MD_BUS[5]     ; LINK_OUT_SEL   ; 8.291  ;        ;        ; 8.291  ;
; MD_BUS[5]     ; PC_BUS_SEL     ; 9.587  ;        ;        ; 9.587  ;
; MD_BUS[5]     ; PC_LOAD_HI     ; 10.266 ;        ;        ; 10.266 ;
; MD_BUS[5]     ; PC_LOAD_LO     ; 10.364 ;        ;        ; 10.364 ;
; MD_BUS[6]     ; AC_LOAD        ; 15.302 ;        ;        ; 15.302 ;
; MD_BUS[6]     ; ALU_COMP       ; 12.604 ;        ;        ; 12.604 ;
; MD_BUS[6]     ; ALU_OUT_SEL_2  ; 14.012 ;        ;        ; 14.012 ;
; MD_BUS[6]     ; PC_BUS_SEL     ; 13.325 ;        ;        ; 13.325 ;
; MD_BUS[6]     ; PC_LOAD_HI     ; 14.004 ;        ;        ; 14.004 ;
; MD_BUS[6]     ; PC_LOAD_LO     ; 14.102 ;        ;        ; 14.102 ;
; MD_BUS[7]     ; LINK_COMP      ; 13.769 ;        ;        ; 13.769 ;
; MD_BUS[7]     ; LINK_LOAD      ; 13.158 ;        ;        ; 13.158 ;
; MD_BUS[7]     ; PC_BUS_SEL     ; 14.281 ;        ;        ; 14.281 ;
; MD_BUS[7]     ; PC_LOAD_HI     ; 14.960 ;        ;        ; 14.960 ;
; MD_BUS[7]     ; PC_LOAD_LO     ; 15.058 ;        ;        ; 15.058 ;
; MD_BUS[8]     ; AC_LOAD        ; 15.846 ;        ;        ; 15.846 ;
; MD_BUS[8]     ; ALU_FUNC_SEL_2 ; 14.551 ;        ;        ; 14.551 ;
; MD_BUS[8]     ; ALU_OUT_SEL_1  ; 14.205 ;        ;        ; 14.205 ;
; MD_BUS[8]     ; ALU_OUT_SEL_2  ; 14.556 ;        ;        ; 14.556 ;
; MD_BUS[8]     ; ALU_ROT_1      ; 12.693 ;        ;        ; 12.693 ;
; MD_BUS[8]     ; HLT_indicator  ; 15.920 ; 15.920 ; 15.920 ; 15.920 ;
; MD_BUS[8]     ; LINK_LOAD      ; 14.086 ;        ;        ; 14.086 ;
; MD_BUS[8]     ; PC_BUS_SEL     ;        ; 13.069 ; 13.069 ;        ;
; MD_BUS[8]     ; PC_LOAD_HI     ;        ; 13.748 ; 13.748 ;        ;
; MD_BUS[8]     ; PC_LOAD_LO     ;        ; 13.846 ; 13.846 ;        ;
; MD_BUS[8]     ; SR_BUS_SEL     ; 14.561 ;        ;        ; 14.561 ;
; MD_BUS[9]     ; AC_LOAD        ; 15.262 ;        ;        ; 15.262 ;
; MD_BUS[9]     ; ALU_FUNC_SEL_2 ; 13.693 ;        ;        ; 13.693 ;
; MD_BUS[9]     ; ALU_OUT_SEL_1  ; 13.347 ;        ;        ; 13.347 ;
; MD_BUS[9]     ; ALU_OUT_SEL_2  ; 13.972 ;        ;        ; 13.972 ;
; MD_BUS[9]     ; ALU_ROT_2      ; 11.796 ;        ;        ; 11.796 ;
; MD_BUS[9]     ; LINK_LOAD      ; 14.259 ;        ;        ; 14.259 ;
; MD_BUS[9]     ; SR_BUS_SEL     ; 13.703 ;        ;        ; 13.703 ;
; MD_BUS[10]    ; AC_LOAD        ; 15.615 ;        ;        ; 15.615 ;
; MD_BUS[10]    ; ALU_OUT_SEL_2  ; 14.326 ;        ;        ; 14.326 ;
; MD_BUS[10]    ; ALU_ROT_1      ; 14.885 ;        ;        ; 14.885 ;
; MD_BUS[10]    ; ALU_ROT_2      ; 14.882 ;        ;        ; 14.882 ;
; MD_BUS[10]    ; HLT_indicator  ; 16.056 ; 16.056 ; 16.056 ; 16.056 ;
; MD_BUS[10]    ; LINK_LOAD      ; 14.608 ;        ;        ; 14.608 ;
; MD_BUS[11]    ; AC_LOAD        ; 10.721 ; 11.915 ; 11.915 ; 10.721 ;
; MD_BUS[11]    ; ALU_CLEAR      ;        ; 8.144  ; 8.144  ;        ;
; MD_BUS[11]    ; ALU_FUNC_SEL_2 ;        ; 10.641 ; 10.641 ;        ;
; MD_BUS[11]    ; ALU_INC        ; 7.738  ;        ;        ; 7.738  ;
; MD_BUS[11]    ; ALU_OUT_SEL_1  ;        ; 10.295 ; 10.295 ;        ;
; MD_BUS[11]    ; ALU_OUT_SEL_2  ; 9.431  ; 10.625 ; 10.625 ; 9.431  ;
; MD_BUS[11]    ; HLT_indicator  ; 11.979 ; 11.979 ; 11.979 ; 11.979 ;
; MD_BUS[11]    ; LINK_COMP      ; 8.696  ;        ;        ; 8.696  ;
; MD_BUS[11]    ; LINK_LOAD      ; 9.320  ;        ;        ; 9.320  ;
; MD_BUS[11]    ; PC_BUS_SEL     ;        ; 11.645 ; 11.645 ;        ;
; MD_BUS[11]    ; PC_LOAD_HI     ;        ; 12.324 ; 12.324 ;        ;
; MD_BUS[11]    ; PC_LOAD_LO     ;        ; 12.422 ; 12.422 ;        ;
; MD_BUS[11]    ; SR_BUS_SEL     ;        ; 10.651 ; 10.651 ;        ;
; not_reset     ; HLT_indicator  ; 13.300 ;        ;        ; 13.300 ;
; start         ; HLT_indicator  ; 14.589 ; 14.589 ; 14.589 ; 14.589 ;
+---------------+----------------+--------+--------+--------+--------+


+----------------------------------------------------------------+
; Minimum Progagation Delay                                      ;
+---------------+----------------+-------+-------+-------+-------+
; Input Port    ; Output Port    ; RR    ; RF    ; FR    ; FF    ;
+---------------+----------------+-------+-------+-------+-------+
; ADD_CARRY     ; LINK_COMP      ; 5.758 ;       ;       ; 5.758 ;
; HRQ           ; HLT_indicator  ; 7.022 ; 7.022 ; 7.022 ; 7.022 ;
; INC_CARRY     ; LINK_COMP      ; 6.026 ;       ;       ; 6.026 ;
; IRQ           ; ALU_INC        ; 6.124 ;       ;       ; 6.124 ;
; IRQ           ; ALU_OUT_SEL_0  ; 6.212 ;       ;       ; 6.212 ;
; IRQ           ; MA_CLR_HI      ; 6.716 ;       ;       ; 6.716 ;
; IRQ           ; MA_CLR_LO      ; 5.934 ;       ;       ; 5.934 ;
; IRQ           ; MD_BUS_SEL     ; 5.709 ;       ;       ; 5.709 ;
; IRQ           ; MD_LOAD        ; 6.048 ;       ;       ; 6.048 ;
; IRQ           ; MEM_WRITE      ; 5.994 ;       ;       ; 5.994 ;
; IRQ           ; PC_LOAD_HI     ; 6.180 ;       ;       ; 6.180 ;
; IRQ           ; PC_LOAD_LO     ; 6.214 ;       ;       ; 6.214 ;
; IRQ_ON        ; ALU_INC        ; 6.274 ;       ;       ; 6.274 ;
; IRQ_ON        ; ALU_OUT_SEL_0  ; 6.274 ;       ;       ; 6.274 ;
; IRQ_ON        ; MA_CLR_HI      ; 6.778 ;       ;       ; 6.778 ;
; IRQ_ON        ; MA_CLR_LO      ; 5.996 ;       ;       ; 5.996 ;
; IRQ_ON        ; MD_BUS_SEL     ; 5.859 ;       ;       ; 5.859 ;
; IRQ_ON        ; MD_LOAD        ; 6.110 ;       ;       ; 6.110 ;
; IRQ_ON        ; MEM_WRITE      ; 6.056 ;       ;       ; 6.056 ;
; IRQ_ON        ; PC_LOAD_HI     ; 6.330 ;       ;       ; 6.330 ;
; IRQ_ON        ; PC_LOAD_LO     ; 6.364 ;       ;       ; 6.364 ;
; IS_AUTO_INDEX ; ALU_INC        ; 5.518 ;       ;       ; 5.518 ;
; IS_AUTO_INDEX ; ALU_OUT_SEL_0  ; 5.502 ;       ;       ; 5.502 ;
; IS_AUTO_INDEX ; MD_BUS_SEL     ; 5.327 ;       ;       ; 5.327 ;
; IS_AUTO_INDEX ; MD_LOAD        ; 5.096 ;       ;       ; 5.096 ;
; IS_ZERO_LAST  ; ALU_INC        ; 5.892 ;       ;       ; 5.892 ;
; IS_ZERO_LAST  ; ALU_OUT_SEL_0  ; 5.954 ;       ;       ; 5.954 ;
; IS_ZERO_LAST  ; PC_LOAD_HI     ; 5.948 ;       ;       ; 5.948 ;
; IS_ZERO_LAST  ; PC_LOAD_LO     ; 5.982 ;       ;       ; 5.982 ;
; LINK_VALUE    ; PC_BUS_SEL     ; 6.205 ;       ;       ; 6.205 ;
; LINK_VALUE    ; PC_LOAD_HI     ; 6.411 ;       ;       ; 6.411 ;
; LINK_VALUE    ; PC_LOAD_LO     ; 6.445 ;       ;       ; 6.445 ;
; MD_BUS[5]     ; LINK_LOAD      ; 3.991 ;       ;       ; 3.991 ;
; MD_BUS[5]     ; LINK_OUT_SEL   ; 3.563 ;       ;       ; 3.563 ;
; MD_BUS[5]     ; PC_BUS_SEL     ; 3.911 ;       ;       ; 3.911 ;
; MD_BUS[5]     ; PC_LOAD_HI     ; 4.117 ;       ;       ; 4.117 ;
; MD_BUS[5]     ; PC_LOAD_LO     ; 4.151 ;       ;       ; 4.151 ;
; MD_BUS[6]     ; AC_LOAD        ; 6.651 ;       ;       ; 6.651 ;
; MD_BUS[6]     ; ALU_COMP       ; 5.819 ;       ;       ; 5.819 ;
; MD_BUS[6]     ; ALU_OUT_SEL_2  ; 6.187 ;       ;       ; 6.187 ;
; MD_BUS[6]     ; PC_BUS_SEL     ; 5.976 ;       ;       ; 5.976 ;
; MD_BUS[6]     ; PC_LOAD_HI     ; 6.182 ;       ;       ; 6.182 ;
; MD_BUS[6]     ; PC_LOAD_LO     ; 6.216 ;       ;       ; 6.216 ;
; MD_BUS[7]     ; LINK_COMP      ; 6.200 ;       ;       ; 6.200 ;
; MD_BUS[7]     ; LINK_LOAD      ; 6.001 ;       ;       ; 6.001 ;
; MD_BUS[7]     ; PC_BUS_SEL     ; 6.322 ;       ;       ; 6.322 ;
; MD_BUS[7]     ; PC_LOAD_HI     ; 6.528 ;       ;       ; 6.528 ;
; MD_BUS[7]     ; PC_LOAD_LO     ; 6.562 ;       ;       ; 6.562 ;
; MD_BUS[8]     ; AC_LOAD        ; 6.415 ;       ;       ; 6.415 ;
; MD_BUS[8]     ; ALU_FUNC_SEL_2 ; 6.513 ;       ;       ; 6.513 ;
; MD_BUS[8]     ; ALU_OUT_SEL_1  ; 6.311 ;       ;       ; 6.311 ;
; MD_BUS[8]     ; ALU_OUT_SEL_2  ; 5.950 ;       ;       ; 5.950 ;
; MD_BUS[8]     ; ALU_ROT_1      ; 5.848 ;       ;       ; 5.848 ;
; MD_BUS[8]     ; HLT_indicator  ; 6.941 ; 6.941 ; 6.941 ; 6.941 ;
; MD_BUS[8]     ; LINK_LOAD      ; 6.070 ;       ;       ; 6.070 ;
; MD_BUS[8]     ; PC_BUS_SEL     ;       ; 5.949 ; 5.949 ;       ;
; MD_BUS[8]     ; PC_LOAD_HI     ;       ; 6.155 ; 6.155 ;       ;
; MD_BUS[8]     ; PC_LOAD_LO     ;       ; 6.189 ; 6.189 ;       ;
; MD_BUS[8]     ; SR_BUS_SEL     ; 6.523 ;       ;       ; 6.523 ;
; MD_BUS[9]     ; AC_LOAD        ; 6.409 ;       ;       ; 6.409 ;
; MD_BUS[9]     ; ALU_FUNC_SEL_2 ; 6.157 ;       ;       ; 6.157 ;
; MD_BUS[9]     ; ALU_OUT_SEL_1  ; 5.955 ;       ;       ; 5.955 ;
; MD_BUS[9]     ; ALU_OUT_SEL_2  ; 5.944 ;       ;       ; 5.944 ;
; MD_BUS[9]     ; ALU_ROT_2      ; 5.487 ;       ;       ; 5.487 ;
; MD_BUS[9]     ; LINK_LOAD      ; 6.064 ;       ;       ; 6.064 ;
; MD_BUS[9]     ; SR_BUS_SEL     ; 6.167 ;       ;       ; 6.167 ;
; MD_BUS[10]    ; AC_LOAD        ; 6.842 ;       ;       ; 6.842 ;
; MD_BUS[10]    ; ALU_OUT_SEL_2  ; 6.377 ;       ;       ; 6.377 ;
; MD_BUS[10]    ; ALU_ROT_1      ; 6.591 ;       ;       ; 6.591 ;
; MD_BUS[10]    ; ALU_ROT_2      ; 6.588 ;       ;       ; 6.588 ;
; MD_BUS[10]    ; HLT_indicator  ; 7.011 ; 7.011 ; 7.011 ; 7.011 ;
; MD_BUS[10]    ; LINK_LOAD      ; 6.497 ;       ;       ; 6.497 ;
; MD_BUS[11]    ; AC_LOAD        ; 4.340 ; 4.358 ; 4.358 ; 4.340 ;
; MD_BUS[11]    ; ALU_CLEAR      ;       ; 3.424 ; 3.424 ;       ;
; MD_BUS[11]    ; ALU_FUNC_SEL_2 ;       ; 4.373 ; 4.373 ;       ;
; MD_BUS[11]    ; ALU_INC        ; 3.304 ;       ;       ; 3.304 ;
; MD_BUS[11]    ; ALU_OUT_SEL_1  ;       ; 4.171 ; 4.171 ;       ;
; MD_BUS[11]    ; ALU_OUT_SEL_2  ; 3.876 ; 3.894 ; 3.894 ; 3.876 ;
; MD_BUS[11]    ; HLT_indicator  ; 4.785 ; 4.785 ; 4.785 ; 4.785 ;
; MD_BUS[11]    ; LINK_COMP      ; 3.674 ;       ;       ; 3.674 ;
; MD_BUS[11]    ; LINK_LOAD      ; 3.869 ;       ;       ; 3.869 ;
; MD_BUS[11]    ; PC_BUS_SEL     ;       ; 4.650 ; 4.650 ;       ;
; MD_BUS[11]    ; PC_LOAD_HI     ;       ; 4.856 ; 4.856 ;       ;
; MD_BUS[11]    ; PC_LOAD_LO     ;       ; 4.890 ; 4.890 ;       ;
; MD_BUS[11]    ; SR_BUS_SEL     ;       ; 4.383 ; 4.383 ;       ;
; not_reset     ; HLT_indicator  ; 6.062 ;       ;       ; 6.062 ;
; start         ; HLT_indicator  ; 5.903 ; 5.903 ; 5.903 ; 5.903 ;
+---------------+----------------+-------+-------+-------+-------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 204      ; 12       ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 204      ; 12       ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 27    ; 27   ;
; Unconstrained Input Port Paths  ; 124   ; 124  ;
; Unconstrained Output Ports      ; 31    ; 31   ;
; Unconstrained Output Port Paths ; 356   ; 356  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Jan 10 00:17:23 2017
Info: Command: quartus_sta control_subsystem -c control_subsystem
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 125 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 12 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'control_subsystem.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
Warning (332125): Found combinational loop of 9 nodes
    Warning (332126): Node "state_generator_0|register_1_bit_0|ms_jk_ff_0|nand_5|output~1|combout"
    Warning (332126): Node "state_generator_0|register_1_bit_0|ms_jk_ff_0|nand_5|output~1|dataa"
    Warning (332126): Node "state_generator_0|register_1_bit_0|ms_jk_ff_0|nand_1|output~2|dataa"
    Warning (332126): Node "state_generator_0|register_1_bit_0|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "state_generator_0|register_1_bit_0|ms_jk_ff_0|nand_1|output~2|datab"
    Warning (332126): Node "state_generator_0|register_1_bit_0|ms_jk_ff_0|nand_5|output~1|datab"
    Warning (332126): Node "state_generator_0|register_1_bit_0|ms_jk_ff_0|nand_1|output~1|datad"
    Warning (332126): Node "state_generator_0|register_1_bit_0|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "state_generator_0|register_1_bit_0|ms_jk_ff_0|nand_1|output~2|datac"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "state_generator_0|s_state_generator_0|reg_1_bit_3|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "state_generator_0|s_state_generator_0|reg_1_bit_3|ms_jk_ff_0|nand_1|output~1|datad"
    Warning (332126): Node "state_generator_0|s_state_generator_0|reg_1_bit_3|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "state_generator_0|s_state_generator_0|reg_1_bit_3|ms_jk_ff_0|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_4|nand_1|output~2|combout"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_4|nand_1|output~1|datac"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_4|nand_1|output~1|combout"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_4|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_2|nand_1|output~2|combout"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_2|nand_1|output~1|datac"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_2|nand_1|output~1|combout"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_2|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_3|nand_1|output~2|combout"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_3|nand_1|output~1|datab"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_3|nand_1|output~1|combout"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_3|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_0|nand_1|output~1|datac"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_0|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "state_generator_0|s_state_generator_0|reg_1_bit_2|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "state_generator_0|s_state_generator_0|reg_1_bit_2|ms_jk_ff_0|nand_1|output~1|datac"
    Warning (332126): Node "state_generator_0|s_state_generator_0|reg_1_bit_2|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "state_generator_0|s_state_generator_0|reg_1_bit_2|ms_jk_ff_0|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~3|combout"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~3|datac"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_1|output~2|combout"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~1|datad"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "state_generator_0|s_state_generator_0|reg_1_bit_0|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "state_generator_0|s_state_generator_0|reg_1_bit_0|ms_jk_ff_0|nand_1|output~1|datad"
    Warning (332126): Node "state_generator_0|s_state_generator_0|reg_1_bit_0|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "state_generator_0|s_state_generator_0|reg_1_bit_0|ms_jk_ff_0|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_1|nand_1|output~2|combout"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_1|nand_1|output~1|datac"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_1|nand_1|output~1|combout"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_1|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "state_generator_0|s_state_generator_0|reg_1_bit_1|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "state_generator_0|s_state_generator_0|reg_1_bit_1|ms_jk_ff_0|nand_3_3|output~0|datad"
    Warning (332126): Node "state_generator_0|s_state_generator_0|reg_1_bit_1|ms_jk_ff_0|nand_3_3|output~0|combout"
    Warning (332126): Node "state_generator_0|s_state_generator_0|reg_1_bit_1|ms_jk_ff_0|nand_1|output~1|dataa"
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -5.743
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.743       -55.820 clk 
Info (332146): Worst-case hold slack is 0.483
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.483         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.631
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.631        -1.631 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.471
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.471       -10.662 clk 
Info (332146): Worst-case hold slack is 0.114
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.114         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380        -1.380 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 71 warnings
    Info: Peak virtual memory: 588 megabytes
    Info: Processing ended: Tue Jan 10 00:17:24 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


