int F_1 ( int V_1 )\r\n{\r\nswitch ( F_2 () -> V_2 ) {\r\ncase V_3 :\r\nreturn - 1 ;\r\ncase V_4 :\r\ncase V_5 :\r\ncase V_6 :\r\ncase V_7 :\r\nif ( ( V_1 >= 16 ) && ( V_1 < 20 ) )\r\nreturn V_1 - 16 ;\r\nelse\r\nreturn - 1 ;\r\ncase V_8 :\r\ncase V_9 :\r\ncase V_10 :\r\ncase V_11 :\r\ncase V_12 :\r\ncase V_13 :\r\nif ( V_1 == 0 )\r\nreturn 4 ;\r\nelse if ( V_1 == 1 )\r\nreturn 9 ;\r\nelse\r\nreturn - 1 ;\r\ncase V_14 :\r\nif ( ( V_1 >= 0 ) && ( V_1 < 4 ) )\r\nreturn V_1 ;\r\nelse if ( ( V_1 >= 16 ) && ( V_1 < 20 ) )\r\nreturn V_1 - 16 + 4 ;\r\nelse\r\nreturn - 1 ;\r\ncase V_15 :\r\nreturn - 1 ;\r\ncase V_16 :\r\ncase V_17 :\r\ncase V_18 :\r\nif ( ( V_1 >= 0 ) && ( V_1 < 4 ) )\r\nreturn V_1 + 2 ;\r\nelse\r\nreturn - 1 ;\r\ncase V_19 :\r\ncase V_20 :\r\ncase V_21 :\r\nif ( ( V_1 >= 0 ) && ( V_1 < 4 ) )\r\nreturn V_1 + 1 ;\r\nelse\r\nreturn - 1 ;\r\ncase V_22 :\r\nif ( V_1 == 2 )\r\nreturn 4 ;\r\nelse\r\nreturn - 1 ;\r\ncase V_23 :\r\nif ( ( V_1 >= 16 ) && ( V_1 < 20 ) )\r\nreturn V_1 - 16 + 1 ;\r\nelse\r\nreturn - 1 ;\r\ncase V_24 :\r\nreturn - 1 ;\r\ncase V_25 :\r\nif ( V_1 >= 0 && V_1 <= 3 )\r\nreturn V_1 ;\r\nelse if ( V_1 >= 16 && V_1 <= 19 )\r\nreturn V_1 - 16 + 4 ;\r\nelse\r\nreturn - 1 ;\r\n}\r\nF_3\r\n( L_1 ,\r\nF_2 () -> V_2 ) ;\r\nreturn - 1 ;\r\n}\r\nT_1 F_4 ( int V_1 )\r\n{\r\nT_1 V_26 ;\r\nint V_27 ;\r\nint V_28 = 0 ;\r\nif ( V_29 )\r\nreturn V_29 ( V_1 ) ;\r\nV_26 . V_30 = 0 ;\r\nswitch ( F_2 () -> V_2 ) {\r\ncase V_3 :\r\nV_26 . V_31 . V_32 = 1 ;\r\nV_26 . V_31 . V_33 = 1 ;\r\nV_26 . V_31 . V_34 = 1000 ;\r\nreturn V_26 ;\r\ncase V_9 :\r\ncase V_11 :\r\ncase V_12 :\r\ncase V_13 :\r\nif ( V_1 == 1 ) {\r\nV_26 . V_31 . V_32 = 1 ;\r\nV_26 . V_31 . V_33 = 1 ;\r\nV_26 . V_31 . V_34 = 1000 ;\r\nreturn V_26 ;\r\n}\r\nbreak;\r\ncase V_22 :\r\nif ( V_1 == 1 ) {\r\nV_26 . V_31 . V_32 = 1 ;\r\nV_26 . V_31 . V_33 = 1 ;\r\nV_26 . V_31 . V_34 = 1000 ;\r\nreturn V_26 ;\r\n} else\r\nV_28 = 1 ;\r\nbreak;\r\ncase V_24 :\r\nif ( V_1 == 2 ) {\r\nV_26 . V_30 = 0 ;\r\nreturn V_26 ;\r\n} else {\r\nV_26 . V_31 . V_32 = 1 ;\r\nV_26 . V_31 . V_33 = 1 ;\r\nV_26 . V_31 . V_34 = 1000 ;\r\nreturn V_26 ;\r\n}\r\nbreak;\r\n}\r\nV_27 = F_1 ( V_1 ) ;\r\nif ( V_27 != - 1 ) {\r\nif ( V_28 ) {\r\nint V_35 =\r\nF_5 ( V_27 >> 8 , V_27 & 0xff ,\r\n0x19 ) ;\r\nswitch ( ( V_35 >> 8 ) & 0x7 ) {\r\ncase 0 :\r\nV_26 . V_30 = 0 ;\r\nbreak;\r\ncase 1 :\r\nV_26 . V_31 . V_32 = 1 ;\r\nV_26 . V_31 . V_33 = 0 ;\r\nV_26 . V_31 . V_34 = 10 ;\r\nbreak;\r\ncase 2 :\r\nV_26 . V_31 . V_32 = 1 ;\r\nV_26 . V_31 . V_33 = 1 ;\r\nV_26 . V_31 . V_34 = 10 ;\r\nbreak;\r\ncase 3 :\r\nV_26 . V_31 . V_32 = 1 ;\r\nV_26 . V_31 . V_33 = 0 ;\r\nV_26 . V_31 . V_34 = 100 ;\r\nbreak;\r\ncase 4 :\r\nV_26 . V_31 . V_32 = 1 ;\r\nV_26 . V_31 . V_33 = 1 ;\r\nV_26 . V_31 . V_34 = 100 ;\r\nbreak;\r\ncase 5 :\r\nV_26 . V_31 . V_32 = 1 ;\r\nV_26 . V_31 . V_33 = 1 ;\r\nV_26 . V_31 . V_34 = 100 ;\r\nbreak;\r\ncase 6 :\r\nV_26 . V_31 . V_32 = 1 ;\r\nV_26 . V_31 . V_33 = 0 ;\r\nV_26 . V_31 . V_34 = 1000 ;\r\nbreak;\r\ncase 7 :\r\nV_26 . V_31 . V_32 = 1 ;\r\nV_26 . V_31 . V_33 = 1 ;\r\nV_26 . V_31 . V_34 = 1000 ;\r\nbreak;\r\n}\r\n} else {\r\nint V_35 =\r\nF_5 ( V_27 >> 8 , V_27 & 0xff , 17 ) ;\r\nif ( ( V_35 & ( 1 << 11 ) ) == 0 ) {\r\nint V_36 =\r\nF_5 ( V_27 >> 8 ,\r\nV_27 & 0xff , 0 ) ;\r\nif ( ( V_36 & ( 1 << 12 ) ) == 0 )\r\nV_35 |= 1 << 11 ;\r\n}\r\nif ( V_35 & ( 1 << 11 ) ) {\r\nV_26 . V_31 . V_32 = 1 ;\r\nV_26 . V_31 . V_33 = ( ( V_35 >> 13 ) & 1 ) ;\r\nswitch ( ( V_35 >> 14 ) & 3 ) {\r\ncase 0 :\r\nV_26 . V_31 . V_34 = 10 ;\r\nbreak;\r\ncase 1 :\r\nV_26 . V_31 . V_34 = 100 ;\r\nbreak;\r\ncase 2 :\r\nV_26 . V_31 . V_34 = 1000 ;\r\nbreak;\r\ncase 3 :\r\nV_26 . V_30 = 0 ;\r\nbreak;\r\n}\r\n}\r\n}\r\n} else if ( F_6 ( V_37 )\r\n|| F_6 ( V_38 )\r\n|| F_6 ( V_39 ) ) {\r\nunion V_40 V_41 ;\r\nint V_42 = F_7 ( V_1 ) ;\r\nint V_43 = F_8 ( V_1 ) ;\r\nV_41 . V_30 =\r\nF_9 ( F_10 ( V_43 , V_42 ) ) ;\r\nV_26 . V_31 . V_32 = V_41 . V_31 . V_44 ;\r\nV_26 . V_31 . V_33 = V_41 . V_31 . V_45 ;\r\nswitch ( V_41 . V_31 . V_34 ) {\r\ncase 0 :\r\nV_26 . V_31 . V_34 = 10 ;\r\nbreak;\r\ncase 1 :\r\nV_26 . V_31 . V_34 = 100 ;\r\nbreak;\r\ncase 2 :\r\nV_26 . V_31 . V_34 = 1000 ;\r\nbreak;\r\ncase 3 :\r\nV_26 . V_30 = 0 ;\r\nbreak;\r\n}\r\n} else {\r\nV_26 . V_30 = 0 ;\r\n}\r\nif ( ! V_26 . V_31 . V_32 )\r\nV_26 . V_30 = 0 ;\r\nreturn V_26 ;\r\n}\r\nint F_11 ( int V_27 ,\r\nT_2\r\nV_46 ,\r\nT_1 V_47 )\r\n{\r\nif ( ( V_46 & V_48 ) !=\r\nV_49 ) {\r\nT_3 V_50 ;\r\nV_50 . V_51 =\r\nF_5 ( V_27 >> 8 , V_27 & 0xff ,\r\nV_52 ) ;\r\nV_50 . V_31 . V_53 =\r\n( V_46 & V_48 ) ==\r\nV_54 ;\r\nV_50 . V_31 . V_55 =\r\n( V_46 & V_48 ) ==\r\nV_54 ;\r\nF_12 ( V_27 >> 8 , V_27 & 0xff ,\r\nV_52 ,\r\nV_50 . V_51 ) ;\r\n}\r\nif ( ( V_46 & V_56 )\r\n&& ( V_47 . V_31 . V_34 == 0 ) ) {\r\nT_4 V_57 ;\r\nT_5 V_58 ;\r\nT_3 V_50 ;\r\nT_6 V_59 ;\r\nT_7 V_60 ;\r\nV_58 . V_51 =\r\nF_5 ( V_27 >> 8 , V_27 & 0xff ,\r\nV_61 ) ;\r\nV_50 . V_51 =\r\nF_5 ( V_27 >> 8 , V_27 & 0xff ,\r\nV_52 ) ;\r\nV_50 . V_31 . V_62 =\r\nV_58 . V_31 . V_63 ;\r\nV_50 . V_31 . V_64 =\r\nV_58 . V_31 . V_65 ;\r\nV_50 . V_31 . V_66 =\r\nV_58 . V_31 . V_67 ;\r\nV_50 . V_31 . V_68 =\r\nV_58 . V_31 . V_69 ;\r\nV_50 . V_31 . V_70 =\r\nV_58 . V_31 . V_71 ;\r\nF_12 ( V_27 >> 8 , V_27 & 0xff ,\r\nV_52 ,\r\nV_50 . V_51 ) ;\r\nif ( V_58 . V_31 . V_72 ) {\r\nV_59 . V_51 =\r\nF_5 ( V_27 >> 8 , V_27 & 0xff ,\r\nV_73 ) ;\r\nV_60 . V_51 =\r\nF_5 ( V_27 >> 8 , V_27 & 0xff ,\r\nV_74 ) ;\r\nV_60 . V_31 . V_75 =\r\nV_59 . V_31 . V_76 ;\r\nV_60 . V_31 . V_77 =\r\nV_59 . V_31 . V_78 ;\r\nF_12 ( V_27 >> 8 , V_27 & 0xff ,\r\nV_74 ,\r\nV_60 . V_51 ) ;\r\n}\r\nV_57 . V_51 =\r\nF_5 ( V_27 >> 8 , V_27 & 0xff ,\r\nV_79 ) ;\r\nV_57 . V_31 . V_80 = 1 ;\r\nV_57 . V_31 . V_81 = 1 ;\r\nF_12 ( V_27 >> 8 , V_27 & 0xff ,\r\nV_79 , V_57 . V_51 ) ;\r\n} else if ( ( V_46 & V_56 ) ) {\r\nT_4 V_57 ;\r\nT_5 V_58 ;\r\nT_3 V_50 ;\r\nT_6 V_59 ;\r\nT_7 V_60 ;\r\nV_58 . V_51 =\r\nF_5 ( V_27 >> 8 , V_27 & 0xff ,\r\nV_61 ) ;\r\nV_50 . V_51 =\r\nF_5 ( V_27 >> 8 , V_27 & 0xff ,\r\nV_52 ) ;\r\nV_50 . V_31 . V_62 = 0 ;\r\nV_50 . V_31 . V_64 = 0 ;\r\nV_50 . V_31 . V_66 = 0 ;\r\nV_50 . V_31 . V_68 = 0 ;\r\nV_50 . V_31 . V_70 = 0 ;\r\nif ( V_58 . V_31 . V_72 ) {\r\nV_59 . V_51 =\r\nF_5 ( V_27 >> 8 , V_27 & 0xff ,\r\nV_73 ) ;\r\nV_60 . V_51 =\r\nF_5 ( V_27 >> 8 , V_27 & 0xff ,\r\nV_74 ) ;\r\nV_60 . V_31 . V_75 = 0 ;\r\nV_60 . V_31 . V_77 = 0 ;\r\n}\r\nswitch ( V_47 . V_31 . V_34 ) {\r\ncase 10 :\r\nV_50 . V_31 . V_64 =\r\nV_47 . V_31 . V_33 ;\r\nV_50 . V_31 . V_66 =\r\n! V_47 . V_31 . V_33 ;\r\nbreak;\r\ncase 100 :\r\nV_50 . V_31 . V_68 =\r\nV_47 . V_31 . V_33 ;\r\nV_50 . V_31 . V_70 =\r\n! V_47 . V_31 . V_33 ;\r\nbreak;\r\ncase 1000 :\r\nV_60 . V_31 . V_75 =\r\nV_47 . V_31 . V_33 ;\r\nV_60 . V_31 . V_77 =\r\n! V_47 . V_31 . V_33 ;\r\nbreak;\r\n}\r\nF_12 ( V_27 >> 8 , V_27 & 0xff ,\r\nV_52 ,\r\nV_50 . V_51 ) ;\r\nif ( V_58 . V_31 . V_72 )\r\nF_12 ( V_27 >> 8 , V_27 & 0xff ,\r\nV_74 ,\r\nV_60 . V_51 ) ;\r\nV_57 . V_51 =\r\nF_5 ( V_27 >> 8 , V_27 & 0xff ,\r\nV_79 ) ;\r\nV_57 . V_31 . V_80 = 1 ;\r\nV_57 . V_31 . V_81 = 1 ;\r\nF_12 ( V_27 >> 8 , V_27 & 0xff ,\r\nV_79 , V_57 . V_51 ) ;\r\n} else {\r\nT_4 V_57 ;\r\nV_57 . V_51 =\r\nF_5 ( V_27 >> 8 , V_27 & 0xff ,\r\nV_79 ) ;\r\nV_57 . V_31 . V_80 = 0 ;\r\nV_57 . V_31 . V_81 = 1 ;\r\nV_57 . V_31 . V_45 = V_47 . V_31 . V_33 ;\r\nif ( V_47 . V_31 . V_34 == 1000 ) {\r\nV_57 . V_31 . V_82 = 1 ;\r\nV_57 . V_31 . V_83 = 0 ;\r\n} else if ( V_47 . V_31 . V_34 == 100 ) {\r\nV_57 . V_31 . V_82 = 0 ;\r\nV_57 . V_31 . V_83 = 1 ;\r\n} else if ( V_47 . V_31 . V_34 == 10 ) {\r\nV_57 . V_31 . V_82 = 0 ;\r\nV_57 . V_31 . V_83 = 0 ;\r\n}\r\nF_12 ( V_27 >> 8 , V_27 & 0xff ,\r\nV_79 , V_57 . V_51 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nint F_13 ( int V_42 , int V_84 )\r\n{\r\nswitch ( F_2 () -> V_2 ) {\r\ncase V_12 :\r\nif ( V_42 == 0 )\r\nreturn 2 ;\r\nbreak;\r\ncase V_24 :\r\nif ( V_42 == 0 )\r\nreturn 2 ;\r\nbreak;\r\ncase V_23 :\r\nif ( V_42 == 0 )\r\nreturn 0 ;\r\nbreak;\r\ncase V_19 :\r\nif ( V_42 == 1 )\r\nreturn 0 ;\r\nbreak;\r\n}\r\nreturn V_84 ;\r\n}\r\nint F_14 ( int V_42 )\r\n{\r\nif ( F_2 () -> V_2 == V_12 ) {\r\nif ( V_42 == 0 ) {\r\nF_15 ( F_16 ( 1 , V_42 ) , 0 ) ;\r\nF_15 ( F_17 ( 1 , V_42 ) , 0 ) ;\r\nF_15 ( F_16 ( 0 , V_42 ) ,\r\n0xc ) ;\r\nF_15 ( F_17 ( 0 , V_42 ) ,\r\n0xc ) ;\r\n}\r\n} else if ( F_2 () -> V_2 ==\r\nV_11 ) {\r\nif ( V_42 == 0 ) {\r\nint V_27 = F_1 ( 0 ) ;\r\nif ( V_27 != - 1 ) {\r\nint V_85 =\r\nF_5 ( V_27 >> 8 ,\r\nV_27 & 0xff , 0x2 ) ;\r\nif ( V_85 == 0x0143 ) {\r\nF_3 ( L_2 ) ;\r\nF_3 ( L_3 ) ;\r\nF_3\r\n( L_4 ) ;\r\nF_3\r\n( L_5 ) ;\r\nF_3\r\n( L_6 ) ;\r\nF_3 ( L_3 ) ;\r\nF_3 ( L_2 ) ;\r\nF_18 ( 1000000000 ) ;\r\nF_15 ( F_17\r\n( 0 , V_42 ) , 5 ) ;\r\nF_15 ( F_16\r\n( 0 , V_42 ) , 5 ) ;\r\n}\r\n}\r\n}\r\n}\r\nreturn 0 ;\r\n}
