
*** Running vivado
    with args -log design_1_NeuralNetwork_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_NeuralNetwork_0_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_NeuralNetwork_0_0.tcl -notrace
Command: synth_design -top design_1_NeuralNetwork_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14548 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 307.160 ; gain = 78.918
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_NeuralNetwork_0_0' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_NeuralNetwork_0_0/synth/design_1_NeuralNetwork_0_0.vhd:81]
	Parameter C_S_AXI_NNIO_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_NNIO_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'NeuralNetwork' declared at 'c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/NeuralNetwork.vhd:12' bound to instance 'U0' of component 'NeuralNetwork' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_NeuralNetwork_0_0/synth/design_1_NeuralNetwork_0_0.vhd:140]
INFO: [Synth 8-638] synthesizing module 'NeuralNetwork' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/NeuralNetwork.vhd:40]
	Parameter C_S_AXI_NNIO_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_NNIO_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/NeuralNetwork.vhd:57]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/NeuralNetwork.vhd:60]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/NeuralNetwork.vhd:72]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'NeuralNetwork_NNIO_s_axi' declared at 'c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/NeuralNetwork_NNIO_s_axi.vhd:12' bound to instance 'NeuralNetwork_NNIO_s_axi_U' of component 'NeuralNetwork_NNIO_s_axi' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/NeuralNetwork.vhd:131]
INFO: [Synth 8-638] synthesizing module 'NeuralNetwork_NNIO_s_axi' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/NeuralNetwork_NNIO_s_axi.vhd:78]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 80 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'NeuralNetwork_NNIO_s_axi_ram' declared at 'c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/NeuralNetwork_NNIO_s_axi.vhd:485' bound to instance 'int_input_r' of component 'NeuralNetwork_NNIO_s_axi_ram' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/NeuralNetwork_NNIO_s_axi.vhd:166]
INFO: [Synth 8-638] synthesizing module 'NeuralNetwork_NNIO_s_axi_ram' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/NeuralNetwork_NNIO_s_axi.vhd:508]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 80 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_write[0].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[0].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[2].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[2].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[3].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[3].mem_reg was removed. 
INFO: [Synth 8-256] done synthesizing module 'NeuralNetwork_NNIO_s_axi_ram' (1#1) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/NeuralNetwork_NNIO_s_axi.vhd:508]
WARNING: [Synth 8-6014] Unused sequential element int_isr_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/NeuralNetwork_NNIO_s_axi.vhd:302]
WARNING: [Synth 8-6014] Unused sequential element int_isr_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/NeuralNetwork_NNIO_s_axi.vhd:409]
INFO: [Synth 8-256] done synthesizing module 'NeuralNetwork_NNIO_s_axi' (2#1) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/NeuralNetwork_NNIO_s_axi.vhd:78]
INFO: [Synth 8-3491] module 'run_classification' declared at 'c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classification.vhd:12' bound to instance 'grp_run_classification_fu_34' of component 'run_classification' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/NeuralNetwork.vhd:166]
INFO: [Synth 8-638] synthesizing module 'run_classification' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classification.vhd:27]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classification.vhd:101]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classification.vhd:104]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classification.vhd:127]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classification.vhd:134]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classification.vhd:144]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classification.vhd:154]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classification.vhd:165]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classification.vhd:175]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classification.vhd:185]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classification.vhd:196]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classification.vhd:199]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classification.vhd:202]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classification.vhd:229]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classification.vhd:262]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classification.vhd:294]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classification.vhd:297]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classification.vhd:314]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classification.vhd:319]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classification.vhd:325]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classification.vhd:330]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classification.vhd:445]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 50 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'run_classificatiobkb' declared at 'c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classificatiobkb.vhd:78' bound to instance 'bias_s_U' of component 'run_classificatiobkb' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classification.vhd:567]
INFO: [Synth 8-638] synthesizing module 'run_classificatiobkb' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classificatiobkb.vhd:91]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 50 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'run_classificatiobkb_rom' declared at 'c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classificatiobkb.vhd:12' bound to instance 'run_classificatiobkb_rom_U' of component 'run_classificatiobkb_rom' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classificatiobkb.vhd:103]
INFO: [Synth 8-638] synthesizing module 'run_classificatiobkb_rom' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classificatiobkb.vhd:27]
	Parameter dwidth bound to: 5 - type: integer 
	Parameter awidth bound to: 6 - type: integer 
	Parameter mem_size bound to: 50 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classificatiobkb.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'run_classificatiobkb_rom' (3#1) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classificatiobkb.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'run_classificatiobkb' (4#1) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classificatiobkb.vhd:91]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 2200 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'run_classificatiocud' declared at 'c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classificatiocud.vhd:449' bound to instance 'weights_s_U' of component 'run_classificatiocud' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classification.vhd:579]
INFO: [Synth 8-638] synthesizing module 'run_classificatiocud' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classificatiocud.vhd:462]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 2200 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'run_classificatiocud_rom' declared at 'c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classificatiocud.vhd:12' bound to instance 'run_classificatiocud_rom_U' of component 'run_classificatiocud_rom' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classificatiocud.vhd:474]
INFO: [Synth 8-638] synthesizing module 'run_classificatiocud_rom' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classificatiocud.vhd:27]
	Parameter dwidth bound to: 5 - type: integer 
	Parameter awidth bound to: 12 - type: integer 
	Parameter mem_size bound to: 2200 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'run_classificatiocud_rom' (5#1) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classificatiocud.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'run_classificatiocud' (6#1) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classificatiocud.vhd:462]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 20 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'run_classificatiodEe' declared at 'c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classificatiodEe.vhd:107' bound to instance 'result_input_layer1_U' of component 'run_classificatiodEe' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classification.vhd:591]
INFO: [Synth 8-638] synthesizing module 'run_classificatiodEe' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classificatiodEe.vhd:127]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 20 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'run_classificatiodEe_ram' declared at 'c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classificatiodEe.vhd:13' bound to instance 'run_classificatiodEe_ram_U' of component 'run_classificatiodEe_ram' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classificatiodEe.vhd:146]
INFO: [Synth 8-638] synthesizing module 'run_classificatiodEe_ram' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classificatiodEe.vhd:36]
	Parameter mem_type bound to: block - type: string 
	Parameter dwidth bound to: 32 - type: integer 
	Parameter awidth bound to: 5 - type: integer 
	Parameter mem_size bound to: 20 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'run_classificatiodEe_ram' (7#1) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classificatiodEe.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'run_classificatiodEe' (8#1) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classificatiodEe.vhd:127]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 20 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'run_classificatiodEe' declared at 'c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classificatiodEe.vhd:107' bound to instance 'result_layer1_layer2_U' of component 'run_classificatiodEe' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classification.vhd:610]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'run_classificatiofYi' declared at 'c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classificatiofYi.vhd:107' bound to instance 'result_layer2_output_U' of component 'run_classificatiofYi' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classification.vhd:629]
INFO: [Synth 8-638] synthesizing module 'run_classificatiofYi' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classificatiofYi.vhd:127]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'run_classificatiofYi_ram' declared at 'c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classificatiofYi.vhd:13' bound to instance 'run_classificatiofYi_ram_U' of component 'run_classificatiofYi_ram' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classificatiofYi.vhd:146]
INFO: [Synth 8-638] synthesizing module 'run_classificatiofYi_ram' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classificatiofYi.vhd:36]
	Parameter mem_type bound to: block - type: string 
	Parameter dwidth bound to: 32 - type: integer 
	Parameter awidth bound to: 4 - type: integer 
	Parameter mem_size bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'run_classificatiofYi_ram' (9#1) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classificatiofYi.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'run_classificatiofYi' (10#1) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classificatiofYi.vhd:127]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'NeuralNetwork_mulg8j' declared at 'c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/NeuralNetwork_mulg8j.vhd:51' bound to instance 'NeuralNetwork_mulg8j_U0' of component 'NeuralNetwork_mulg8j' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classification.vhd:648]
INFO: [Synth 8-638] synthesizing module 'NeuralNetwork_mulg8j' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/NeuralNetwork_mulg8j.vhd:67]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'NeuralNetwork_mulg8j_MulnS_0' declared at 'c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/NeuralNetwork_mulg8j.vhd:12' bound to instance 'NeuralNetwork_mulg8j_MulnS_0_U' of component 'NeuralNetwork_mulg8j_MulnS_0' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/NeuralNetwork_mulg8j.vhd:80]
INFO: [Synth 8-638] synthesizing module 'NeuralNetwork_mulg8j_MulnS_0' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/NeuralNetwork_mulg8j.vhd:21]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/NeuralNetwork_mulg8j.vhd:23]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/NeuralNetwork_mulg8j.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'NeuralNetwork_mulg8j_MulnS_0' (11#1) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/NeuralNetwork_mulg8j.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'NeuralNetwork_mulg8j' (12#1) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/NeuralNetwork_mulg8j.vhd:67]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'NeuralNetwork_mulhbi' declared at 'c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/NeuralNetwork_mulhbi.vhd:51' bound to instance 'NeuralNetwork_mulhbi_U1' of component 'NeuralNetwork_mulhbi' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classification.vhd:663]
INFO: [Synth 8-638] synthesizing module 'NeuralNetwork_mulhbi' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/NeuralNetwork_mulhbi.vhd:67]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'NeuralNetwork_mulhbi_MulnS_1' declared at 'c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/NeuralNetwork_mulhbi.vhd:12' bound to instance 'NeuralNetwork_mulhbi_MulnS_1_U' of component 'NeuralNetwork_mulhbi_MulnS_1' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/NeuralNetwork_mulhbi.vhd:80]
INFO: [Synth 8-638] synthesizing module 'NeuralNetwork_mulhbi_MulnS_1' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/NeuralNetwork_mulhbi.vhd:21]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/NeuralNetwork_mulhbi.vhd:23]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/NeuralNetwork_mulhbi.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'NeuralNetwork_mulhbi_MulnS_1' (13#1) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/NeuralNetwork_mulhbi.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'NeuralNetwork_mulhbi' (14#1) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/NeuralNetwork_mulhbi.vhd:67]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'NeuralNetwork_mulg8j' declared at 'c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/NeuralNetwork_mulg8j.vhd:51' bound to instance 'NeuralNetwork_mulg8j_U2' of component 'NeuralNetwork_mulg8j' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classification.vhd:678]
WARNING: [Synth 8-6014] Unused sequential element ap_idle_pp0_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classification.vhd:1793]
WARNING: [Synth 8-6014] Unused sequential element ap_idle_pp1_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classification.vhd:1794]
WARNING: [Synth 8-6014] Unused sequential element ap_idle_pp2_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classification.vhd:1795]
WARNING: [Synth 8-6014] Unused sequential element ap_idle_pp3_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classification.vhd:1796]
WARNING: [Synth 8-6014] Unused sequential element ap_idle_pp4_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classification.vhd:1797]
WARNING: [Synth 8-6014] Unused sequential element ap_idle_pp5_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classification.vhd:1798]
INFO: [Synth 8-256] done synthesizing module 'run_classification' (15#1) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classification.vhd:27]
WARNING: [Synth 8-6014] Unused sequential element ap_ready_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/NeuralNetwork.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'NeuralNetwork' (16#1) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/NeuralNetwork.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'design_1_NeuralNetwork_0_0' (17#1) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_NeuralNetwork_0_0/synth/design_1_NeuralNetwork_0_0.vhd:81]
WARNING: [Synth 8-3331] design NeuralNetwork_mulg8j has unconnected port reset
WARNING: [Synth 8-3331] design NeuralNetwork_mulhbi has unconnected port reset
WARNING: [Synth 8-3331] design run_classificatiofYi has unconnected port reset
WARNING: [Synth 8-3331] design run_classificatiodEe has unconnected port reset
WARNING: [Synth 8-3331] design run_classificatiocud has unconnected port reset
WARNING: [Synth 8-3331] design run_classificatiobkb has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 352.246 ; gain = 124.004
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 352.246 ; gain = 124.004
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_NeuralNetwork_0_0/constraints/NeuralNetwork_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_NeuralNetwork_0_0/constraints/NeuralNetwork_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.runs/design_1_NeuralNetwork_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.runs/design_1_NeuralNetwork_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 663.477 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 663.477 ; gain = 435.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 663.477 ; gain = 435.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.runs/design_1_NeuralNetwork_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 663.477 ; gain = 435.234
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'NeuralNetwork_NNIO_s_axi'
WARNING: [Synth 8-6014] Unused sequential element wstate_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/NeuralNetwork_NNIO_s_axi.vhd:203]
INFO: [Synth 8-5544] ROM "ARREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "BVALID" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "WREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AWREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classificatiocud.vhd:438]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_fu_520_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_3_fu_537_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tmp_4_fu_554_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_560_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_i1_fu_682_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten1_fu_707_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_i_fu_856_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_881_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_i2_fu_1034_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_fu_572_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_719_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_893_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element i_0_i1_reg_379_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classification.vhd:1023]
WARNING: [Synth 8-6014] Unused sequential element i_0_i_reg_423_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classification.vhd:1034]
WARNING: [Synth 8-6014] Unused sequential element invdar2_reg_324_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classification.vhd:1078]
WARNING: [Synth 8-6014] Unused sequential element invdar5_reg_335_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classification.vhd:1089]
WARNING: [Synth 8-6014] Unused sequential element invdar_reg_313_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classification.vhd:1100]
WARNING: [Synth 8-6014] Unused sequential element i_2_reg_1394_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classification.vhd:1133]
WARNING: [Synth 8-6014] Unused sequential element indvar_flatten_next1_reg_1201_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classification.vhd:1047]
WARNING: [Synth 8-6014] Unused sequential element indvar_flatten_next2_reg_1299_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classification.vhd:1058]
WARNING: [Synth 8-6014] Unused sequential element indvar_flatten_next_reg_1104_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classification.vhd:1069]
WARNING: [Synth 8-6014] Unused sequential element tmp_30_mid2_v_reg_1312_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classification.vhd:1168]
WARNING: [Synth 8-6014] Unused sequential element tmp_5_mid2_v_reg_1117_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classification.vhd:1146]
WARNING: [Synth 8-6014] Unused sequential element tmp_9_mid2_v_reg_1214_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classification.vhd:1157]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
WARNING: [Synth 8-6014] Unused sequential element wstate_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/NeuralNetwork_NNIO_s_axi.vhd:203]
WARNING: [Synth 8-6014] Unused sequential element wstate_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/NeuralNetwork_NNIO_s_axi.vhd:203]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                              011
*
                  wridle |                             0010 |                              000
                  wrdata |                             0100 |                              001
                  wrresp |                             1000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'NeuralNetwork_NNIO_s_axi'
WARNING: [Synth 8-6014] Unused sequential element wstate_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/NeuralNetwork_NNIO_s_axi.vhd:203]
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 663.477 ; gain = 435.234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   3 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 8     
	   2 Input      4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 23    
	               20 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 3     
	                5 Bit    Registers := 26    
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 48    
+---Multipliers : 
	                 5x32  Multipliers := 3     
+---RAMs : 
	               2K Bit         RAMs := 1     
	              640 Bit         RAMs := 2     
	              320 Bit         RAMs := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 18    
	   6 Input     32 Bit        Muxes := 1     
	   3 Input     20 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 6     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	   3 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 21    
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 9     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 33    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module NeuralNetwork_NNIO_s_axi_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 2     
Module NeuralNetwork_NNIO_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module run_classificatiobkb_rom 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module run_classificatiocud_rom 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module run_classificatiodEe_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              640 Bit         RAMs := 1     
Module run_classificatiofYi_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              320 Bit         RAMs := 1     
Module NeuralNetwork_mulg8j_MulnS_0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                 5x32  Multipliers := 1     
Module NeuralNetwork_mulhbi_MulnS_1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                 5x32  Multipliers := 1     
Module run_classification 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   3 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 8     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 11    
	               20 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 3     
	                5 Bit    Registers := 24    
	                4 Bit    Registers := 9     
	                1 Bit    Registers := 39    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   3 Input     20 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 4     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 21    
	   2 Input      4 Bit        Muxes := 9     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 28    
Module NeuralNetwork 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "grp_run_classification_fu_34/" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "grp_run_classification_fu_34/" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "grp_run_classification_fu_34/" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "grp_run_classification_fu_34/" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "grp_run_classification_fu_34/exitcond_flatten_fu_560_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_run_classification_fu_34/exitcond_flatten1_fu_707_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_run_classification_fu_34/exitcond_flatten2_fu_881_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_run_classification_fu_34/exitcond_fu_572_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element grp_run_classification_fu_34/weights_s_U/run_classificatiocud_rom_U/q0_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classificatiocud.vhd:438]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/NeuralNetwork_mulg8j.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/NeuralNetwork_mulhbi.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/NeuralNetwork_mulg8j.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element grp_run_classification_fu_34/NeuralNetwork_mulg8j_U0/NeuralNetwork_mulg8j_MulnS_0_U/p_tmp_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/NeuralNetwork_mulg8j.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element grp_run_classification_fu_34/NeuralNetwork_mulhbi_U1/NeuralNetwork_mulhbi_MulnS_1_U/p_tmp_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/NeuralNetwork_mulhbi.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element grp_run_classification_fu_34/NeuralNetwork_mulg8j_U2/NeuralNetwork_mulg8j_MulnS_0_U/p_tmp_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/NeuralNetwork_mulg8j.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element grp_run_classification_fu_34/invdar_reg_313_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classification.vhd:1100]
WARNING: [Synth 8-6014] Unused sequential element grp_run_classification_fu_34/invdar2_reg_324_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classification.vhd:1078]
WARNING: [Synth 8-6014] Unused sequential element grp_run_classification_fu_34/invdar5_reg_335_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classification.vhd:1089]
WARNING: [Synth 8-6014] Unused sequential element grp_run_classification_fu_34/indvar_flatten_next_reg_1104_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classification.vhd:1069]
WARNING: [Synth 8-6014] Unused sequential element grp_run_classification_fu_34/i_0_i1_reg_379_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classification.vhd:1023]
WARNING: [Synth 8-6014] Unused sequential element grp_run_classification_fu_34/indvar_flatten_next1_reg_1201_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classification.vhd:1047]
WARNING: [Synth 8-6014] Unused sequential element grp_run_classification_fu_34/i_0_i_reg_423_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classification.vhd:1034]
WARNING: [Synth 8-6014] Unused sequential element grp_run_classification_fu_34/indvar_flatten_next2_reg_1299_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classification.vhd:1058]
WARNING: [Synth 8-6014] Unused sequential element grp_run_classification_fu_34/i_2_reg_1394_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classification.vhd:1133]
WARNING: [Synth 8-6014] Unused sequential element grp_run_classification_fu_34/tmp_30_mid2_v_reg_1312_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classification.vhd:1168]
WARNING: [Synth 8-6014] Unused sequential element grp_run_classification_fu_34/tmp_5_mid2_v_reg_1117_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classification.vhd:1146]
WARNING: [Synth 8-6014] Unused sequential element grp_run_classification_fu_34/tmp_9_mid2_v_reg_1214_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cdcc/hdl/vhdl/run_classification.vhd:1157]
INFO: [Synth 8-3971] The signal NeuralNetwork_NNIO_s_axi_U/int_input_r/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal grp_run_classification_fu_34/result_input_layer1_U/run_classificatiodEe_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal grp_run_classification_fu_34/result_layer1_layer2_U/run_classificatiodEe_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal grp_run_classification_fu_34/result_layer2_output_U/run_classificatiofYi_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'U0/grp_run_classification_fu_34/tmp_27_reg_1320_reg[9]' (FDE) to 'U0/grp_run_classification_fu_34/tmp_27_reg_1320_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_run_classification_fu_34/tmp1_reg_1222_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_run_classification_fu_34/tmp1_reg_1222_reg[9] )
INFO: [Synth 8-3886] merging instance 'U0/grp_run_classification_fu_34/max_index_i_reg_477_reg[4]' (FDRE) to 'U0/grp_run_classification_fu_34/max_index_i_reg_477_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/grp_run_classification_fu_34/max_index_i_reg_477_reg[5]' (FDRE) to 'U0/grp_run_classification_fu_34/max_index_i_reg_477_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/grp_run_classification_fu_34/max_index_i_reg_477_reg[6]' (FDRE) to 'U0/grp_run_classification_fu_34/max_index_i_reg_477_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_run_classification_fu_34/max_index_i_reg_477_reg[7] )
INFO: [Synth 8-3886] merging instance 'U0/NeuralNetwork_NNIO_s_axi_U/int_ap_return_reg[4]' (FDRE) to 'U0/NeuralNetwork_NNIO_s_axi_U/int_ap_return_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/NeuralNetwork_NNIO_s_axi_U/int_ap_return_reg[5]' (FDRE) to 'U0/NeuralNetwork_NNIO_s_axi_U/int_ap_return_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/NeuralNetwork_NNIO_s_axi_U/int_ap_return_reg[6]' (FDRE) to 'U0/NeuralNetwork_NNIO_s_axi_U/int_ap_return_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\NeuralNetwork_NNIO_s_axi_U/rstate_reg[2] )
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/tmp1_reg_1222_reg[9]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/tmp1_reg_1222_reg[8]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (NeuralNetwork_NNIO_s_axi_U/rstate_reg[2]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/max_index_i_reg_477_reg[7]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (NeuralNetwork_NNIO_s_axi_U/int_ap_return_reg[7]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulg8j_U2/NeuralNetwork_mulg8j_MulnS_0_U/p_tmp_reg[47]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulg8j_U2/NeuralNetwork_mulg8j_MulnS_0_U/p_tmp_reg[46]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulg8j_U2/NeuralNetwork_mulg8j_MulnS_0_U/p_tmp_reg[45]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulg8j_U2/NeuralNetwork_mulg8j_MulnS_0_U/p_tmp_reg[44]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulg8j_U2/NeuralNetwork_mulg8j_MulnS_0_U/p_tmp_reg[43]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulg8j_U2/NeuralNetwork_mulg8j_MulnS_0_U/p_tmp_reg[42]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulg8j_U2/NeuralNetwork_mulg8j_MulnS_0_U/p_tmp_reg[41]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulg8j_U2/NeuralNetwork_mulg8j_MulnS_0_U/p_tmp_reg[40]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulg8j_U2/NeuralNetwork_mulg8j_MulnS_0_U/p_tmp_reg[39]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulg8j_U2/NeuralNetwork_mulg8j_MulnS_0_U/p_tmp_reg[38]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulg8j_U2/NeuralNetwork_mulg8j_MulnS_0_U/p_tmp_reg[37]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulg8j_U2/NeuralNetwork_mulg8j_MulnS_0_U/p_tmp_reg[36]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulg8j_U2/NeuralNetwork_mulg8j_MulnS_0_U/p_tmp_reg[35]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulg8j_U2/NeuralNetwork_mulg8j_MulnS_0_U/p_tmp_reg[34]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulg8j_U2/NeuralNetwork_mulg8j_MulnS_0_U/p_tmp_reg[33]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulg8j_U2/NeuralNetwork_mulg8j_MulnS_0_U/p_tmp_reg[32]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulg8j_U2/NeuralNetwork_mulg8j_MulnS_0_U/p_tmp_reg[31]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulg8j_U2/NeuralNetwork_mulg8j_MulnS_0_U/p_tmp_reg[30]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulg8j_U2/NeuralNetwork_mulg8j_MulnS_0_U/p_tmp_reg[29]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulg8j_U2/NeuralNetwork_mulg8j_MulnS_0_U/p_tmp_reg[28]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulg8j_U2/NeuralNetwork_mulg8j_MulnS_0_U/p_tmp_reg[27]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulg8j_U2/NeuralNetwork_mulg8j_MulnS_0_U/p_tmp_reg[26]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulg8j_U2/NeuralNetwork_mulg8j_MulnS_0_U/p_tmp_reg[25]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulg8j_U2/NeuralNetwork_mulg8j_MulnS_0_U/p_tmp_reg[24]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulg8j_U2/NeuralNetwork_mulg8j_MulnS_0_U/p_tmp_reg[23]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulg8j_U2/NeuralNetwork_mulg8j_MulnS_0_U/p_tmp_reg[22]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulg8j_U2/NeuralNetwork_mulg8j_MulnS_0_U/p_tmp_reg[21]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulg8j_U2/NeuralNetwork_mulg8j_MulnS_0_U/p_tmp_reg[20]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulg8j_U2/NeuralNetwork_mulg8j_MulnS_0_U/p_tmp_reg[19]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulg8j_U2/NeuralNetwork_mulg8j_MulnS_0_U/p_tmp_reg[18]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulg8j_U2/NeuralNetwork_mulg8j_MulnS_0_U/p_tmp_reg[17]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulg8j_U2/NeuralNetwork_mulg8j_MulnS_0_U/p_tmp_reg[47]__0) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulg8j_U2/NeuralNetwork_mulg8j_MulnS_0_U/p_tmp_reg[46]__0) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulg8j_U2/NeuralNetwork_mulg8j_MulnS_0_U/p_tmp_reg[45]__0) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulg8j_U2/NeuralNetwork_mulg8j_MulnS_0_U/p_tmp_reg[44]__0) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulg8j_U2/NeuralNetwork_mulg8j_MulnS_0_U/p_tmp_reg[43]__0) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulg8j_U2/NeuralNetwork_mulg8j_MulnS_0_U/p_tmp_reg[42]__0) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulg8j_U2/NeuralNetwork_mulg8j_MulnS_0_U/p_tmp_reg[41]__0) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulg8j_U2/NeuralNetwork_mulg8j_MulnS_0_U/p_tmp_reg[40]__0) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulg8j_U2/NeuralNetwork_mulg8j_MulnS_0_U/p_tmp_reg[39]__0) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulg8j_U2/NeuralNetwork_mulg8j_MulnS_0_U/p_tmp_reg[38]__0) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulg8j_U2/NeuralNetwork_mulg8j_MulnS_0_U/p_tmp_reg[37]__0) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulg8j_U2/NeuralNetwork_mulg8j_MulnS_0_U/p_tmp_reg[36]__0) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulg8j_U2/NeuralNetwork_mulg8j_MulnS_0_U/p_tmp_reg[35]__0) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulg8j_U2/NeuralNetwork_mulg8j_MulnS_0_U/p_tmp_reg[34]__0) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulg8j_U2/NeuralNetwork_mulg8j_MulnS_0_U/p_tmp_reg[33]__0) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulg8j_U2/NeuralNetwork_mulg8j_MulnS_0_U/p_tmp_reg[32]__0) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulg8j_U2/NeuralNetwork_mulg8j_MulnS_0_U/p_tmp_reg[31]__0) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulg8j_U2/NeuralNetwork_mulg8j_MulnS_0_U/p_tmp_reg[30]__0) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulg8j_U2/NeuralNetwork_mulg8j_MulnS_0_U/p_tmp_reg[29]__0) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulg8j_U2/NeuralNetwork_mulg8j_MulnS_0_U/p_tmp_reg[28]__0) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulg8j_U2/NeuralNetwork_mulg8j_MulnS_0_U/p_tmp_reg[27]__0) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulg8j_U2/NeuralNetwork_mulg8j_MulnS_0_U/p_tmp_reg[26]__0) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulg8j_U2/NeuralNetwork_mulg8j_MulnS_0_U/p_tmp_reg[25]__0) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulg8j_U2/NeuralNetwork_mulg8j_MulnS_0_U/p_tmp_reg[24]__0) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulg8j_U2/NeuralNetwork_mulg8j_MulnS_0_U/p_tmp_reg[23]__0) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulg8j_U2/NeuralNetwork_mulg8j_MulnS_0_U/p_tmp_reg[22]__0) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulg8j_U2/NeuralNetwork_mulg8j_MulnS_0_U/p_tmp_reg[21]__0) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulg8j_U2/NeuralNetwork_mulg8j_MulnS_0_U/p_tmp_reg[20]__0) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulg8j_U2/NeuralNetwork_mulg8j_MulnS_0_U/p_tmp_reg[19]__0) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulg8j_U2/NeuralNetwork_mulg8j_MulnS_0_U/p_tmp_reg[18]__0) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulg8j_U2/NeuralNetwork_mulg8j_MulnS_0_U/p_tmp_reg[17]__0) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulg8j_U2/NeuralNetwork_mulg8j_MulnS_0_U/p_tmp_reg[16]__0) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulg8j_U2/NeuralNetwork_mulg8j_MulnS_0_U/p_tmp_reg[15]__0) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulhbi_U1/NeuralNetwork_mulhbi_MulnS_1_U/p_tmp_reg[47]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulhbi_U1/NeuralNetwork_mulhbi_MulnS_1_U/p_tmp_reg[46]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulhbi_U1/NeuralNetwork_mulhbi_MulnS_1_U/p_tmp_reg[45]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulhbi_U1/NeuralNetwork_mulhbi_MulnS_1_U/p_tmp_reg[44]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulhbi_U1/NeuralNetwork_mulhbi_MulnS_1_U/p_tmp_reg[43]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulhbi_U1/NeuralNetwork_mulhbi_MulnS_1_U/p_tmp_reg[42]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulhbi_U1/NeuralNetwork_mulhbi_MulnS_1_U/p_tmp_reg[41]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulhbi_U1/NeuralNetwork_mulhbi_MulnS_1_U/p_tmp_reg[40]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulhbi_U1/NeuralNetwork_mulhbi_MulnS_1_U/p_tmp_reg[39]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulhbi_U1/NeuralNetwork_mulhbi_MulnS_1_U/p_tmp_reg[38]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulhbi_U1/NeuralNetwork_mulhbi_MulnS_1_U/p_tmp_reg[37]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulhbi_U1/NeuralNetwork_mulhbi_MulnS_1_U/p_tmp_reg[36]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulhbi_U1/NeuralNetwork_mulhbi_MulnS_1_U/p_tmp_reg[35]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulhbi_U1/NeuralNetwork_mulhbi_MulnS_1_U/p_tmp_reg[34]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulhbi_U1/NeuralNetwork_mulhbi_MulnS_1_U/p_tmp_reg[33]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulhbi_U1/NeuralNetwork_mulhbi_MulnS_1_U/p_tmp_reg[32]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulhbi_U1/NeuralNetwork_mulhbi_MulnS_1_U/p_tmp_reg[31]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulhbi_U1/NeuralNetwork_mulhbi_MulnS_1_U/p_tmp_reg[30]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulhbi_U1/NeuralNetwork_mulhbi_MulnS_1_U/p_tmp_reg[29]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulhbi_U1/NeuralNetwork_mulhbi_MulnS_1_U/p_tmp_reg[28]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulhbi_U1/NeuralNetwork_mulhbi_MulnS_1_U/p_tmp_reg[27]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulhbi_U1/NeuralNetwork_mulhbi_MulnS_1_U/p_tmp_reg[26]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulhbi_U1/NeuralNetwork_mulhbi_MulnS_1_U/p_tmp_reg[25]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulhbi_U1/NeuralNetwork_mulhbi_MulnS_1_U/p_tmp_reg[24]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulhbi_U1/NeuralNetwork_mulhbi_MulnS_1_U/p_tmp_reg[23]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulhbi_U1/NeuralNetwork_mulhbi_MulnS_1_U/p_tmp_reg[22]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulhbi_U1/NeuralNetwork_mulhbi_MulnS_1_U/p_tmp_reg[21]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulhbi_U1/NeuralNetwork_mulhbi_MulnS_1_U/p_tmp_reg[20]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulhbi_U1/NeuralNetwork_mulhbi_MulnS_1_U/p_tmp_reg[19]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulhbi_U1/NeuralNetwork_mulhbi_MulnS_1_U/p_tmp_reg[18]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_34/NeuralNetwork_mulhbi_U1/NeuralNetwork_mulhbi_MulnS_1_U/p_tmp_reg[17]) is unused and will be removed from module NeuralNetwork.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 663.477 ; gain = 435.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------------+----------------------------------------------------------------------------+---------------+----------------+
|Module Name              | RTL Object                                                                 | Depth x Width | Implemented As | 
+-------------------------+----------------------------------------------------------------------------+---------------+----------------+
|run_classificatiobkb_rom | p_0_out                                                                    | 64x5          | LUT            | 
|run_classificatiocud_rom | q0_reg                                                                     | 4096x5        | Block RAM      | 
|NeuralNetwork            | p_0_out                                                                    | 64x5          | LUT            | 
|NeuralNetwork            | grp_run_classification_fu_34/weights_s_U/run_classificatiocud_rom_U/q0_reg | 4096x5        | Block RAM      | 
+-------------------------+----------------------------------------------------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                   | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|NeuralNetwork_NNIO_s_axi_ram: | gen_write[1].mem_reg | 128 x 32(READ_FIRST)   | W | R | 128 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|run_classificatiodEe_ram:     | ram_reg              | 32 x 32(WRITE_FIRST)   | W | R | 32 x 32(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|run_classificatiodEe_ram:     | ram_reg              | 32 x 32(WRITE_FIRST)   | W | R | 32 x 32(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|run_classificatiofYi_ram:     | ram_reg              | 16 x 32(WRITE_FIRST)   | W | R | 16 x 32(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
+------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 663.477 ; gain = 435.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 675.105 ; gain = 446.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance U0/NeuralNetwork_NNIO_s_axi_U/int_input_r/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/NeuralNetwork_NNIO_s_axi_U/int_input_r/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_run_classification_fu_34/result_input_layer1_U/run_classificatiodEe_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_run_classification_fu_34/result_input_layer1_U/run_classificatiodEe_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_run_classification_fu_34/result_layer1_layer2_U/run_classificatiodEe_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_run_classification_fu_34/result_layer1_layer2_U/run_classificatiodEe_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_run_classification_fu_34/result_layer2_output_U/run_classificatiofYi_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_run_classification_fu_34/result_layer2_output_U/run_classificatiofYi_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:02 ; elapsed = 00:01:03 . Memory (MB): peak = 682.566 ; gain = 454.324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:03 ; elapsed = 00:01:04 . Memory (MB): peak = 682.566 ; gain = 454.324
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:03 ; elapsed = 00:01:04 . Memory (MB): peak = 682.566 ; gain = 454.324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:03 ; elapsed = 00:01:05 . Memory (MB): peak = 682.566 ; gain = 454.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:03 ; elapsed = 00:01:05 . Memory (MB): peak = 682.566 ; gain = 454.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:03 ; elapsed = 00:01:05 . Memory (MB): peak = 682.566 ; gain = 454.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:03 ; elapsed = 00:01:05 . Memory (MB): peak = 682.566 ; gain = 454.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   133|
|2     |LUT1       |    24|
|3     |LUT2       |   397|
|4     |LUT3       |   253|
|5     |LUT4       |   141|
|6     |LUT5       |   239|
|7     |LUT6       |   415|
|8     |RAMB36E1   |     1|
|9     |RAMB36E1_1 |     3|
|10    |RAMB36E1_2 |     1|
|11    |FDRE       |   898|
|12    |FDSE       |     5|
+------+-----------+------+

Report Instance Areas: 
+------+---------------------------------------+-------------------------------+------+
|      |Instance                               |Module                         |Cells |
+------+---------------------------------------+-------------------------------+------+
|1     |top                                    |                               |  2510|
|2     |  U0                                   |NeuralNetwork                  |  2510|
|3     |    NeuralNetwork_NNIO_s_axi_U         |NeuralNetwork_NNIO_s_axi       |   178|
|4     |      int_input_r                      |NeuralNetwork_NNIO_s_axi_ram   |    79|
|5     |    grp_run_classification_fu_34       |run_classification             |  2263|
|6     |      NeuralNetwork_mulg8j_U0          |NeuralNetwork_mulg8j           |   235|
|7     |        NeuralNetwork_mulg8j_MulnS_0_U |NeuralNetwork_mulg8j_MulnS_0_3 |   235|
|8     |      NeuralNetwork_mulg8j_U2          |NeuralNetwork_mulg8j_0         |   235|
|9     |        NeuralNetwork_mulg8j_MulnS_0_U |NeuralNetwork_mulg8j_MulnS_0   |   235|
|10    |      NeuralNetwork_mulhbi_U1          |NeuralNetwork_mulhbi           |   235|
|11    |        NeuralNetwork_mulhbi_MulnS_1_U |NeuralNetwork_mulhbi_MulnS_1   |   235|
|12    |      bias_s_U                         |run_classificatiobkb           |    19|
|13    |        run_classificatiobkb_rom_U     |run_classificatiobkb_rom       |    19|
|14    |      result_input_layer1_U            |run_classificatiodEe           |   121|
|15    |        run_classificatiodEe_ram_U     |run_classificatiodEe_ram_2     |   121|
|16    |      result_layer1_layer2_U           |run_classificatiodEe_1         |   120|
|17    |        run_classificatiodEe_ram_U     |run_classificatiodEe_ram       |   120|
|18    |      result_layer2_output_U           |run_classificatiofYi           |   146|
|19    |        run_classificatiofYi_ram_U     |run_classificatiofYi_ram       |   146|
|20    |      weights_s_U                      |run_classificatiocud           |    30|
|21    |        run_classificatiocud_rom_U     |run_classificatiocud_rom       |    30|
+------+---------------------------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:03 ; elapsed = 00:01:05 . Memory (MB): peak = 682.566 ; gain = 454.324
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 230 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:44 ; elapsed = 00:00:53 . Memory (MB): peak = 682.566 ; gain = 143.094
Synthesis Optimization Complete : Time (s): cpu = 00:01:04 ; elapsed = 00:01:05 . Memory (MB): peak = 682.566 ; gain = 454.324
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 138 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

153 Infos, 154 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:07 ; elapsed = 00:01:09 . Memory (MB): peak = 682.566 ; gain = 454.949
INFO: [Common 17-1381] The checkpoint 'C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.runs/design_1_NeuralNetwork_0_0_synth_1/design_1_NeuralNetwork_0_0.dcp' has been generated.
