COMM **********************************************************************************************
COMM   Test: AMP SQUID in open loop mode
COMM **********************************************************************************************
COMM
COMM ==============================================================================================
COMM   Enable SPI AMP SQUID reports display
COMM ----------------------------------------------------------------------------------------------
CCPE spi_sqa_lsb(0)
CCPE spi_sqa_lsb(1)
CCPE spi_sqa_lsb(2)
CCPE spi_sqa_lsb(3)
CCPE spi_sqa_off(0)
CCPE spi_sqa_off(1)
CCPE spi_sqa_off(2)
CCPE spi_sqa_off(3)
COMM
COMM ==============================================================================================
COMM   Switch ADC voltage on AMP SQUID DAC
COMM ----------------------------------------------------------------------------------------------
WDIS sw_adc_vin(0) 1
COMM
COMM ==============================================================================================
COMM   Asynchronous reset activated
COMM ----------------------------------------------------------------------------------------------
WDIS arst_n 0
WAIT 80 ns
COMM
COMM ==============================================================================================
COMM   Asynchronous reset deactivated
COMM ----------------------------------------------------------------------------------------------
WDIS arst_n 1
COMM
COMM ==============================================================================================
COMM   Wait internal reset deactivated
COMM ----------------------------------------------------------------------------------------------
WUDI rst 0
COMM
COMM ==============================================================================================
COMM   Check each AMP SQUID DAC output goes to zero, synchronous with sync rising edge
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WUDI sync 0
WUDI sync 1
WAIT 16 ns
CLDC 0 0.0
CLDC 1 0.0
CLDC 2 0.0
CLDC 3 0.0
COMM
COMM ==============================================================================================
COMM   Configure AMP SQUID DAC LSB column 0
COMM ----------------------------------------------------------------------------------------------
WCMD W-C0_AMP_SQ_OFFSET_LSB-0CF1 W
COMM
COMM ==============================================================================================
COMM   Configure AMP SQUID lockpoint Offset column 0
COMM ----------------------------------------------------------------------------------------------
WCMD W-C0_AMP_SQ_OFFSET_COARSE-08FF W
COMM
COMM ==============================================================================================
COMM   Send command AMP_SQ_OFFSET_MODE column 0 to open loop
COMM ----------------------------------------------------------------------------------------------
WCMD W-AMP_SQ_OFFSET_MODE-0001 W
COMM
COMM ==============================================================================================
COMM   Check each AMP SQUID DAC column 0 goes to the new value, synchronous with sync rising edge
COMM   Voltage formula: g_SQA_DAC_VREF/(2^c_SQA_DAC_DATA_S * c_SQA_DAC_COEF_DIV) * AMP_SQ_OFFSET_COARSE
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WAIT 16 ns
CTDC 0 == 16 ns
CLDC 0 0.2998698
COMM
COMM ==============================================================================================
COMM   Writing a new table in AMP SQUID lockpoint value column 0 memory
COMM ----------------------------------------------------------------------------------------------
WCMD W-C0_AMP_SQ_OFFSET_FINE(0)-0007 W
WCMD W-C0_AMP_SQ_OFFSET_FINE(1)-0006 W
WCMD W-C0_AMP_SQ_OFFSET_FINE(2)-0005 W
WCMD W-C0_AMP_SQ_OFFSET_FINE(3)-0004 W
WCMD W-C0_AMP_SQ_OFFSET_FINE(4)-0003 W
WCMD W-C0_AMP_SQ_OFFSET_FINE(5)-0002 W
WCMD W-C0_AMP_SQ_OFFSET_FINE(6)-0001 W
WCMD W-C0_AMP_SQ_OFFSET_FINE(7)-0000 W
WCMD W-C0_AMP_SQ_OFFSET_FINE(8)-0007 W
WCMD W-C0_AMP_SQ_OFFSET_FINE(9)-0006 W
WCMD W-C0_AMP_SQ_OFFSET_FINE(10)-0005 W
WCMD W-C0_AMP_SQ_OFFSET_FINE(11)-0004 W
WCMD W-C0_AMP_SQ_OFFSET_FINE(12)-0003 W
WCMD W-C0_AMP_SQ_OFFSET_FINE(13)-0002 W
WCMD W-C0_AMP_SQ_OFFSET_FINE(14)-0001 W
WCMD W-C0_AMP_SQ_OFFSET_FINE(15)-0000 W
WCMD W-C0_AMP_SQ_OFFSET_FINE(16)-0007 W
WCMD W-C0_AMP_SQ_OFFSET_FINE(17)-0006 W
WCMD W-C0_AMP_SQ_OFFSET_FINE(18)-0005 W
WCMD W-C0_AMP_SQ_OFFSET_FINE(19)-0004 W
WCMD W-C0_AMP_SQ_OFFSET_FINE(20)-0003 W
WCMD W-C0_AMP_SQ_OFFSET_FINE(21)-0002 W
WCMD W-C0_AMP_SQ_OFFSET_FINE(22)-0001 W
WCMD W-C0_AMP_SQ_OFFSET_FINE(23)-0000 W
WCMD W-C0_AMP_SQ_OFFSET_FINE(24)-0007 W
WCMD W-C0_AMP_SQ_OFFSET_FINE(25)-0006 W
WCMD W-C0_AMP_SQ_OFFSET_FINE(26)-0005 W
WCMD W-C0_AMP_SQ_OFFSET_FINE(27)-0004 W
WCMD W-C0_AMP_SQ_OFFSET_FINE(28)-0003 W
WCMD W-C0_AMP_SQ_OFFSET_FINE(29)-0002 W
WCMD W-C0_AMP_SQ_OFFSET_FINE(30)-0001 W
WCMD W-C0_AMP_SQ_OFFSET_FINE(31)-0000 W
WCMD W-C0_AMP_SQ_OFFSET_FINE(32)-0007 W
WCMD W-C0_AMP_SQ_OFFSET_FINE(33)-0007 W
COMM
COMM ==============================================================================================
COMM   Writing memory dump data to compare
COMM   Formula: round(2^c_SQM_ADC_DATA_S * V_SQA / (2 * g_SQM_ADC_VREF))
COMM   with V_SQA = g_SQA_DAC_VREF/(2^c_SQA_DAC_DATA_S * c_SQA_DAC_COEF_DIV) *
COMM            (AMP_SQ_OFFSET_COARSE + AMP_SQ_OFFSET_FINE * AMP_SQ_OFFSET_LSB/2^c_SQA_DAC_MUX_S)
COMM ----------------------------------------------------------------------------------------------
WMDC 0 0 0 15AD_0000
WMDC 0 0 1 13F3_0000
WMDC 0 0 2 1239_0000
WMDC 0 0 3 107F_0000
WMDC 0 0 4 0EC6_0000
WMDC 0 0 5 0D0C_0000
WMDC 0 0 6 0B52_0000
WMDC 0 0 7 0999_0000
WMDC 0 0 8 15AD_0000
WMDC 0 0 9 13F3_0000
WMDC 0 0 10 1239_0000
WMDC 0 0 11 107F_0000
WMDC 0 0 12 0EC6_0000
WMDC 0 0 13 0D0C_0000
WMDC 0 0 14 0B52_0000
WMDC 0 0 15 0999_0000
WMDC 0 0 16 15AD_0000
WMDC 0 0 17 13F3_0000
WMDC 0 0 18 1239_0000
WMDC 0 0 19 107F_0000
WMDC 0 0 20 0EC6_0000
WMDC 0 0 21 0D0C_0000
WMDC 0 0 22 0B52_0000
WMDC 0 0 23 0999_0000
WMDC 0 0 24 15AD_0000
WMDC 0 0 25 13F3_0000
WMDC 0 0 26 1239_0000
WMDC 0 0 27 107F_0000
WMDC 0 0 28 0EC6_0000
WMDC 0 0 29 0D0C_0000
WMDC 0 0 30 0B52_0000
WMDC 0 0 31 0999_0000
WMDC 0 0 32 15AD_0000
WMDC 0 0 33 15AD_0000
COMM
WMDC 1 0 0 0000_0000
WMDC 1 0 1 0000_0000
WMDC 1 0 2 0000_0000
WMDC 1 0 3 0000_0000
WMDC 1 0 4 0000_0000
WMDC 1 0 5 0000_0000
WMDC 1 0 6 0000_0000
WMDC 1 0 7 0000_0000
WMDC 1 0 8 0000_0000
WMDC 1 0 9 0000_0000
WMDC 1 0 10 0000_0000
WMDC 1 0 11 0000_0000
WMDC 1 0 12 0000_0000
WMDC 1 0 13 0000_0000
WMDC 1 0 14 0000_0000
WMDC 1 0 15 0000_0000
WMDC 1 0 16 0000_0000
WMDC 1 0 17 0000_0000
WMDC 1 0 18 0000_0000
WMDC 1 0 19 0000_0000
WMDC 1 0 20 0000_0000
WMDC 1 0 21 0000_0000
WMDC 1 0 22 0000_0000
WMDC 1 0 23 0000_0000
WMDC 1 0 24 0000_0000
WMDC 1 0 25 0000_0000
WMDC 1 0 26 0000_0000
WMDC 1 0 27 0000_0000
WMDC 1 0 28 0000_0000
WMDC 1 0 29 0000_0000
WMDC 1 0 30 0000_0000
WMDC 1 0 31 0000_0000
WMDC 1 0 32 0000_0000
WMDC 1 0 33 0000_0000
COMM
WMDC 2 0 0 0000_0000
WMDC 2 0 1 0000_0000
WMDC 2 0 2 0000_0000
WMDC 2 0 3 0000_0000
WMDC 2 0 4 0000_0000
WMDC 2 0 5 0000_0000
WMDC 2 0 6 0000_0000
WMDC 2 0 7 0000_0000
WMDC 2 0 8 0000_0000
WMDC 2 0 9 0000_0000
WMDC 2 0 10 0000_0000
WMDC 2 0 11 0000_0000
WMDC 2 0 12 0000_0000
WMDC 2 0 13 0000_0000
WMDC 2 0 14 0000_0000
WMDC 2 0 15 0000_0000
WMDC 2 0 16 0000_0000
WMDC 2 0 17 0000_0000
WMDC 2 0 18 0000_0000
WMDC 2 0 19 0000_0000
WMDC 2 0 20 0000_0000
WMDC 2 0 21 0000_0000
WMDC 2 0 22 0000_0000
WMDC 2 0 23 0000_0000
WMDC 2 0 24 0000_0000
WMDC 2 0 25 0000_0000
WMDC 2 0 26 0000_0000
WMDC 2 0 27 0000_0000
WMDC 2 0 28 0000_0000
WMDC 2 0 29 0000_0000
WMDC 2 0 30 0000_0000
WMDC 2 0 31 0000_0000
WMDC 2 0 32 0000_0000
WMDC 2 0 33 0000_0000
COMM
WMDC 3 0 0 0000_0000
WMDC 3 0 1 0000_0000
WMDC 3 0 2 0000_0000
WMDC 3 0 3 0000_0000
WMDC 3 0 4 0000_0000
WMDC 3 0 5 0000_0000
WMDC 3 0 6 0000_0000
WMDC 3 0 7 0000_0000
WMDC 3 0 8 0000_0000
WMDC 3 0 9 0000_0000
WMDC 3 0 10 0000_0000
WMDC 3 0 11 0000_0000
WMDC 3 0 12 0000_0000
WMDC 3 0 13 0000_0000
WMDC 3 0 14 0000_0000
WMDC 3 0 15 0000_0000
WMDC 3 0 16 0000_0000
WMDC 3 0 17 0000_0000
WMDC 3 0 18 0000_0000
WMDC 3 0 19 0000_0000
WMDC 3 0 20 0000_0000
WMDC 3 0 21 0000_0000
WMDC 3 0 22 0000_0000
WMDC 3 0 23 0000_0000
WMDC 3 0 24 0000_0000
WMDC 3 0 25 0000_0000
WMDC 3 0 26 0000_0000
WMDC 3 0 27 0000_0000
WMDC 3 0 28 0000_0000
WMDC 3 0 29 0000_0000
WMDC 3 0 30 0000_0000
WMDC 3 0 31 0000_0000
WMDC 3 0 32 0000_0000
WMDC 3 0 33 0000_0000
COMM
COMM ==============================================================================================
COMM   Record AMP SQUID DAC column 0 by requesting an ADC dump on science
COMM    (DAC feedback on ADC)
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0004 W
WAIT 174 us
COMM
COMM ==============================================================================================
COMM   Configure AMP SQUID DAC LSB column 1
COMM ----------------------------------------------------------------------------------------------
WCMD W-C1_AMP_SQ_OFFSET_LSB-0CF1 W
COMM
COMM ==============================================================================================
COMM   Configure AMP SQUID lockpoint Offset column 1
COMM ----------------------------------------------------------------------------------------------
WCMD W-C1_AMP_SQ_OFFSET_COARSE-08FF W
COMM
COMM ==============================================================================================
COMM   Send command AMP_SQ_OFFSET_MODE column 0 to Off, column 1 to open loop
COMM ----------------------------------------------------------------------------------------------
WCMD W-AMP_SQ_OFFSET_MODE-0010 W
COMM
COMM ==============================================================================================
COMM   Check each AMP SQUID DAC column 0 goes to its middle point, column 1 goes to the new value,
COMM   synchronous with sync rising edge
COMM   Check time formula: 16 ns - c_SQA_MUX_TPLH_DEF
COMM   Voltage formula: g_SQA_DAC_VREF/(2^c_SQA_DAC_DATA_S * c_SQA_DAC_COEF_DIV) * AMP_SQ_OFFSET_COARSE
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WAIT 16 ns
CTDC 0 == 12 ns
CLDC 0 0.0
CTDC 1 == 16 ns
CLDC 1 0.2998698
COMM
COMM ==============================================================================================
COMM   Writing a new table in AMP SQUID lockpoint value column 1 memory
COMM ----------------------------------------------------------------------------------------------
WCMD W-C1_AMP_SQ_OFFSET_FINE(0)-0007 W
WCMD W-C1_AMP_SQ_OFFSET_FINE(1)-0006 W
WCMD W-C1_AMP_SQ_OFFSET_FINE(2)-0005 W
WCMD W-C1_AMP_SQ_OFFSET_FINE(3)-0004 W
WCMD W-C1_AMP_SQ_OFFSET_FINE(4)-0003 W
WCMD W-C1_AMP_SQ_OFFSET_FINE(5)-0002 W
WCMD W-C1_AMP_SQ_OFFSET_FINE(6)-0001 W
WCMD W-C1_AMP_SQ_OFFSET_FINE(7)-0000 W
WCMD W-C1_AMP_SQ_OFFSET_FINE(8)-0007 W
WCMD W-C1_AMP_SQ_OFFSET_FINE(9)-0006 W
WCMD W-C1_AMP_SQ_OFFSET_FINE(10)-0005 W
WCMD W-C1_AMP_SQ_OFFSET_FINE(11)-0004 W
WCMD W-C1_AMP_SQ_OFFSET_FINE(12)-0003 W
WCMD W-C1_AMP_SQ_OFFSET_FINE(13)-0002 W
WCMD W-C1_AMP_SQ_OFFSET_FINE(14)-0001 W
WCMD W-C1_AMP_SQ_OFFSET_FINE(15)-0000 W
WCMD W-C1_AMP_SQ_OFFSET_FINE(16)-0007 W
WCMD W-C1_AMP_SQ_OFFSET_FINE(17)-0006 W
WCMD W-C1_AMP_SQ_OFFSET_FINE(18)-0005 W
WCMD W-C1_AMP_SQ_OFFSET_FINE(19)-0004 W
WCMD W-C1_AMP_SQ_OFFSET_FINE(20)-0003 W
WCMD W-C1_AMP_SQ_OFFSET_FINE(21)-0002 W
WCMD W-C1_AMP_SQ_OFFSET_FINE(22)-0001 W
WCMD W-C1_AMP_SQ_OFFSET_FINE(23)-0000 W
WCMD W-C1_AMP_SQ_OFFSET_FINE(24)-0007 W
WCMD W-C1_AMP_SQ_OFFSET_FINE(25)-0006 W
WCMD W-C1_AMP_SQ_OFFSET_FINE(26)-0005 W
WCMD W-C1_AMP_SQ_OFFSET_FINE(27)-0004 W
WCMD W-C1_AMP_SQ_OFFSET_FINE(28)-0003 W
WCMD W-C1_AMP_SQ_OFFSET_FINE(29)-0002 W
WCMD W-C1_AMP_SQ_OFFSET_FINE(30)-0001 W
WCMD W-C1_AMP_SQ_OFFSET_FINE(31)-0000 W
WCMD W-C1_AMP_SQ_OFFSET_FINE(32)-0007 W
WCMD W-C1_AMP_SQ_OFFSET_FINE(33)-0007 W
COMM
COMM ==============================================================================================
COMM   Writing memory dump data to compare
COMM   Formula: round(2^c_SQM_ADC_DATA_S * V_SQA / (2 * g_SQM_ADC_VREF))
COMM   with V_SQA = g_SQA_DAC_VREF/(2^c_SQA_DAC_DATA_S * c_SQA_DAC_COEF_DIV) *
COMM            (AMP_SQ_OFFSET_COARSE + AMP_SQ_OFFSET_FINE * AMP_SQ_OFFSET_LSB/2^c_SQA_DAC_MUX_S)
COMM ----------------------------------------------------------------------------------------------
WMDC 1 0 0 15AD_0000
WMDC 1 0 1 13F3_0000
WMDC 1 0 2 1239_0000
WMDC 1 0 3 107F_0000
WMDC 1 0 4 0EC6_0000
WMDC 1 0 5 0D0C_0000
WMDC 1 0 6 0B52_0000
WMDC 1 0 7 0999_0000
WMDC 1 0 8 15AD_0000
WMDC 1 0 9 13F3_0000
WMDC 1 0 10 1239_0000
WMDC 1 0 11 107F_0000
WMDC 1 0 12 0EC6_0000
WMDC 1 0 13 0D0C_0000
WMDC 1 0 14 0B52_0000
WMDC 1 0 15 0999_0000
WMDC 1 0 16 15AD_0000
WMDC 1 0 17 13F3_0000
WMDC 1 0 18 1239_0000
WMDC 1 0 19 107F_0000
WMDC 1 0 20 0EC6_0000
WMDC 1 0 21 0D0C_0000
WMDC 1 0 22 0B52_0000
WMDC 1 0 23 0999_0000
WMDC 1 0 24 15AD_0000
WMDC 1 0 25 13F3_0000
WMDC 1 0 26 1239_0000
WMDC 1 0 27 107F_0000
WMDC 1 0 28 0EC6_0000
WMDC 1 0 29 0D0C_0000
WMDC 1 0 30 0B52_0000
WMDC 1 0 31 0999_0000
WMDC 1 0 32 15AD_0000
WMDC 1 0 33 15AD_0000
COMM
WMDC 0 0 0 0000_0000
WMDC 0 0 1 0000_0000
WMDC 0 0 2 0000_0000
WMDC 0 0 3 0000_0000
WMDC 0 0 4 0000_0000
WMDC 0 0 5 0000_0000
WMDC 0 0 6 0000_0000
WMDC 0 0 7 0000_0000
WMDC 0 0 8 0000_0000
WMDC 0 0 9 0000_0000
WMDC 0 0 10 0000_0000
WMDC 0 0 11 0000_0000
WMDC 0 0 12 0000_0000
WMDC 0 0 13 0000_0000
WMDC 0 0 14 0000_0000
WMDC 0 0 15 0000_0000
WMDC 0 0 16 0000_0000
WMDC 0 0 17 0000_0000
WMDC 0 0 18 0000_0000
WMDC 0 0 19 0000_0000
WMDC 0 0 20 0000_0000
WMDC 0 0 21 0000_0000
WMDC 0 0 22 0000_0000
WMDC 0 0 23 0000_0000
WMDC 0 0 24 0000_0000
WMDC 0 0 25 0000_0000
WMDC 0 0 26 0000_0000
WMDC 0 0 27 0000_0000
WMDC 0 0 28 0000_0000
WMDC 0 0 29 0000_0000
WMDC 0 0 30 0000_0000
WMDC 0 0 31 0000_0000
WMDC 0 0 32 0000_0000
WMDC 0 0 33 0000_0000
COMM
COMM ==============================================================================================
COMM   Record AMP SQUID DAC column 1 by requesting an ADC dump on science
COMM    (DAC feedback on ADC)
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0004 W
WAIT 174 us
COMM
COMM ==============================================================================================
COMM   Configure AMP SQUID DAC LSB column 2
COMM ----------------------------------------------------------------------------------------------
WCMD W-C2_AMP_SQ_OFFSET_LSB-0CF1 W
COMM
COMM ==============================================================================================
COMM   Configure AMP SQUID lockpoint Offset column 2
COMM ----------------------------------------------------------------------------------------------
WCMD W-C2_AMP_SQ_OFFSET_COARSE-08FF W
COMM
COMM ==============================================================================================
COMM   Send command AMP_SQ_OFFSET_MODE column 1 to Off, column 2 to open loop
COMM ----------------------------------------------------------------------------------------------
WCMD W-AMP_SQ_OFFSET_MODE-0100 W
COMM
COMM ==============================================================================================
COMM   Check each AMP SQUID DAC column 1 goes to its middle point, column 2 goes to the new value,
COMM   synchronous with sync rising edge
COMM   Check time formula: 16 ns - c_SQA_MUX_TPLH_DEF
COMM   Voltage formula: g_SQA_DAC_VREF/(2^c_SQA_DAC_DATA_S * c_SQA_DAC_COEF_DIV) * AMP_SQ_OFFSET_COARSE
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WAIT 16 ns
CTDC 1 == 12 ns
CLDC 1 0.0
CTDC 2 == 16 ns
CLDC 2 0.2998698
COMM
COMM ==============================================================================================
COMM   Writing a new table in AMP SQUID lockpoint value column 2 memory
COMM ----------------------------------------------------------------------------------------------
WCMD W-C2_AMP_SQ_OFFSET_FINE(0)-0007 W
WCMD W-C2_AMP_SQ_OFFSET_FINE(1)-0006 W
WCMD W-C2_AMP_SQ_OFFSET_FINE(2)-0005 W
WCMD W-C2_AMP_SQ_OFFSET_FINE(3)-0004 W
WCMD W-C2_AMP_SQ_OFFSET_FINE(4)-0003 W
WCMD W-C2_AMP_SQ_OFFSET_FINE(5)-0002 W
WCMD W-C2_AMP_SQ_OFFSET_FINE(6)-0001 W
WCMD W-C2_AMP_SQ_OFFSET_FINE(7)-0000 W
WCMD W-C2_AMP_SQ_OFFSET_FINE(8)-0007 W
WCMD W-C2_AMP_SQ_OFFSET_FINE(9)-0006 W
WCMD W-C2_AMP_SQ_OFFSET_FINE(10)-0005 W
WCMD W-C2_AMP_SQ_OFFSET_FINE(11)-0004 W
WCMD W-C2_AMP_SQ_OFFSET_FINE(12)-0003 W
WCMD W-C2_AMP_SQ_OFFSET_FINE(13)-0002 W
WCMD W-C2_AMP_SQ_OFFSET_FINE(14)-0001 W
WCMD W-C2_AMP_SQ_OFFSET_FINE(15)-0000 W
WCMD W-C2_AMP_SQ_OFFSET_FINE(16)-0007 W
WCMD W-C2_AMP_SQ_OFFSET_FINE(17)-0006 W
WCMD W-C2_AMP_SQ_OFFSET_FINE(18)-0005 W
WCMD W-C2_AMP_SQ_OFFSET_FINE(19)-0004 W
WCMD W-C2_AMP_SQ_OFFSET_FINE(20)-0003 W
WCMD W-C2_AMP_SQ_OFFSET_FINE(21)-0002 W
WCMD W-C2_AMP_SQ_OFFSET_FINE(22)-0001 W
WCMD W-C2_AMP_SQ_OFFSET_FINE(23)-0000 W
WCMD W-C2_AMP_SQ_OFFSET_FINE(24)-0007 W
WCMD W-C2_AMP_SQ_OFFSET_FINE(25)-0006 W
WCMD W-C2_AMP_SQ_OFFSET_FINE(26)-0005 W
WCMD W-C2_AMP_SQ_OFFSET_FINE(27)-0004 W
WCMD W-C2_AMP_SQ_OFFSET_FINE(28)-0003 W
WCMD W-C2_AMP_SQ_OFFSET_FINE(29)-0002 W
WCMD W-C2_AMP_SQ_OFFSET_FINE(30)-0001 W
WCMD W-C2_AMP_SQ_OFFSET_FINE(31)-0000 W
WCMD W-C2_AMP_SQ_OFFSET_FINE(32)-0007 W
WCMD W-C2_AMP_SQ_OFFSET_FINE(33)-0007 W
COMM
COMM ==============================================================================================
COMM   Writing memory dump data to compare
COMM   Formula: round(2^c_SQM_ADC_DATA_S * V_SQA / (2 * g_SQM_ADC_VREF))
COMM   with V_SQA = g_SQA_DAC_VREF/(2^c_SQA_DAC_DATA_S * c_SQA_DAC_COEF_DIV) *
COMM            (AMP_SQ_OFFSET_COARSE + AMP_SQ_OFFSET_FINE * AMP_SQ_OFFSET_LSB/2^c_SQA_DAC_MUX_S)
COMM ----------------------------------------------------------------------------------------------
WMDC 2 0 0 15AD_0000
WMDC 2 0 1 13F3_0000
WMDC 2 0 2 1239_0000
WMDC 2 0 3 107F_0000
WMDC 2 0 4 0EC6_0000
WMDC 2 0 5 0D0C_0000
WMDC 2 0 6 0B52_0000
WMDC 2 0 7 0999_0000
WMDC 2 0 8 15AD_0000
WMDC 2 0 9 13F3_0000
WMDC 2 0 10 1239_0000
WMDC 2 0 11 107F_0000
WMDC 2 0 12 0EC6_0000
WMDC 2 0 13 0D0C_0000
WMDC 2 0 14 0B52_0000
WMDC 2 0 15 0999_0000
WMDC 2 0 16 15AD_0000
WMDC 2 0 17 13F3_0000
WMDC 2 0 18 1239_0000
WMDC 2 0 19 107F_0000
WMDC 2 0 20 0EC6_0000
WMDC 2 0 21 0D0C_0000
WMDC 2 0 22 0B52_0000
WMDC 2 0 23 0999_0000
WMDC 2 0 24 15AD_0000
WMDC 2 0 25 13F3_0000
WMDC 2 0 26 1239_0000
WMDC 2 0 27 107F_0000
WMDC 2 0 28 0EC6_0000
WMDC 2 0 29 0D0C_0000
WMDC 2 0 30 0B52_0000
WMDC 2 0 31 0999_0000
WMDC 2 0 32 15AD_0000
WMDC 2 0 33 15AD_0000
COMM
WMDC 1 0 0 0000_0000
WMDC 1 0 1 0000_0000
WMDC 1 0 2 0000_0000
WMDC 1 0 3 0000_0000
WMDC 1 0 4 0000_0000
WMDC 1 0 5 0000_0000
WMDC 1 0 6 0000_0000
WMDC 1 0 7 0000_0000
WMDC 1 0 8 0000_0000
WMDC 1 0 9 0000_0000
WMDC 1 0 10 0000_0000
WMDC 1 0 11 0000_0000
WMDC 1 0 12 0000_0000
WMDC 1 0 13 0000_0000
WMDC 1 0 14 0000_0000
WMDC 1 0 15 0000_0000
WMDC 1 0 16 0000_0000
WMDC 1 0 17 0000_0000
WMDC 1 0 18 0000_0000
WMDC 1 0 19 0000_0000
WMDC 1 0 20 0000_0000
WMDC 1 0 21 0000_0000
WMDC 1 0 22 0000_0000
WMDC 1 0 23 0000_0000
WMDC 1 0 24 0000_0000
WMDC 1 0 25 0000_0000
WMDC 1 0 26 0000_0000
WMDC 1 0 27 0000_0000
WMDC 1 0 28 0000_0000
WMDC 1 0 29 0000_0000
WMDC 1 0 30 0000_0000
WMDC 1 0 31 0000_0000
WMDC 1 0 32 0000_0000
WMDC 1 0 33 0000_0000
COMM
COMM ==============================================================================================
COMM   Record AMP SQUID DAC column 2 by requesting an ADC dump on science
COMM    (DAC feedback on ADC)
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0004 W
WAIT 174 us
COMM
COMM ==============================================================================================
COMM   Configure AMP SQUID DAC LSB column 3
COMM ----------------------------------------------------------------------------------------------
WCMD W-C3_AMP_SQ_OFFSET_LSB-0CF1 W
COMM
COMM ==============================================================================================
COMM   Configure AMP SQUID lockpoint Offset column 3
COMM ----------------------------------------------------------------------------------------------
WCMD W-C3_AMP_SQ_OFFSET_COARSE-08FF W
COMM
COMM ==============================================================================================
COMM   Send command AMP_SQ_OFFSET_MODE column 2 to Off, column 3 to open loop
COMM ----------------------------------------------------------------------------------------------
WCMD W-AMP_SQ_OFFSET_MODE-1000 W
COMM
COMM ==============================================================================================
COMM   Check each AMP SQUID DAC column 2 goes to its middle point, column 3 goes to the new value,
COMM   synchronous with sync rising edge
COMM   Check time formula: 16 ns - c_SQA_MUX_TPLH_DEF
COMM   Voltage formula: g_SQA_DAC_VREF/(2^c_SQA_DAC_DATA_S * c_SQA_DAC_COEF_DIV) * AMP_SQ_OFFSET_COARSE
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WAIT 16 ns
CTDC 2 == 12 ns
CLDC 2 0.0
CTDC 3 == 16 ns
CLDC 3 0.2998698
COMM
COMM ==============================================================================================
COMM   Writing a new table in AMP SQUID lockpoint value column 3 memory
COMM ----------------------------------------------------------------------------------------------
WCMD W-C3_AMP_SQ_OFFSET_FINE(0)-0007 W
WCMD W-C3_AMP_SQ_OFFSET_FINE(1)-0006 W
WCMD W-C3_AMP_SQ_OFFSET_FINE(2)-0005 W
WCMD W-C3_AMP_SQ_OFFSET_FINE(3)-0004 W
WCMD W-C3_AMP_SQ_OFFSET_FINE(4)-0003 W
WCMD W-C3_AMP_SQ_OFFSET_FINE(5)-0002 W
WCMD W-C3_AMP_SQ_OFFSET_FINE(6)-0001 W
WCMD W-C3_AMP_SQ_OFFSET_FINE(7)-0000 W
WCMD W-C3_AMP_SQ_OFFSET_FINE(8)-0007 W
WCMD W-C3_AMP_SQ_OFFSET_FINE(9)-0006 W
WCMD W-C3_AMP_SQ_OFFSET_FINE(10)-0005 W
WCMD W-C3_AMP_SQ_OFFSET_FINE(11)-0004 W
WCMD W-C3_AMP_SQ_OFFSET_FINE(12)-0003 W
WCMD W-C3_AMP_SQ_OFFSET_FINE(13)-0002 W
WCMD W-C3_AMP_SQ_OFFSET_FINE(14)-0001 W
WCMD W-C3_AMP_SQ_OFFSET_FINE(15)-0000 W
WCMD W-C3_AMP_SQ_OFFSET_FINE(16)-0007 W
WCMD W-C3_AMP_SQ_OFFSET_FINE(17)-0006 W
WCMD W-C3_AMP_SQ_OFFSET_FINE(18)-0005 W
WCMD W-C3_AMP_SQ_OFFSET_FINE(19)-0004 W
WCMD W-C3_AMP_SQ_OFFSET_FINE(20)-0003 W
WCMD W-C3_AMP_SQ_OFFSET_FINE(21)-0002 W
WCMD W-C3_AMP_SQ_OFFSET_FINE(22)-0001 W
WCMD W-C3_AMP_SQ_OFFSET_FINE(23)-0000 W
WCMD W-C3_AMP_SQ_OFFSET_FINE(24)-0007 W
WCMD W-C3_AMP_SQ_OFFSET_FINE(25)-0006 W
WCMD W-C3_AMP_SQ_OFFSET_FINE(26)-0005 W
WCMD W-C3_AMP_SQ_OFFSET_FINE(27)-0004 W
WCMD W-C3_AMP_SQ_OFFSET_FINE(28)-0003 W
WCMD W-C3_AMP_SQ_OFFSET_FINE(29)-0002 W
WCMD W-C3_AMP_SQ_OFFSET_FINE(30)-0001 W
WCMD W-C3_AMP_SQ_OFFSET_FINE(31)-0000 W
WCMD W-C3_AMP_SQ_OFFSET_FINE(32)-0007 W
WCMD W-C3_AMP_SQ_OFFSET_FINE(33)-0007 W
COMM
COMM ==============================================================================================
COMM   Writing memory dump data to compare
COMM   Formula: round(2^c_SQM_ADC_DATA_S * V_SQA / (2 * g_SQM_ADC_VREF))
COMM   with V_SQA = g_SQA_DAC_VREF/(2^c_SQA_DAC_DATA_S * c_SQA_DAC_COEF_DIV) *
COMM            (AMP_SQ_OFFSET_COARSE + AMP_SQ_OFFSET_FINE * AMP_SQ_OFFSET_LSB/2^c_SQA_DAC_MUX_S)
COMM ----------------------------------------------------------------------------------------------
WMDC 3 0 0 15AD_0000
WMDC 3 0 1 13F3_0000
WMDC 3 0 2 1239_0000
WMDC 3 0 3 107F_0000
WMDC 3 0 4 0EC6_0000
WMDC 3 0 5 0D0C_0000
WMDC 3 0 6 0B52_0000
WMDC 3 0 7 0999_0000
WMDC 3 0 8 15AD_0000
WMDC 3 0 9 13F3_0000
WMDC 3 0 10 1239_0000
WMDC 3 0 11 107F_0000
WMDC 3 0 12 0EC6_0000
WMDC 3 0 13 0D0C_0000
WMDC 3 0 14 0B52_0000
WMDC 3 0 15 0999_0000
WMDC 3 0 16 15AD_0000
WMDC 3 0 17 13F3_0000
WMDC 3 0 18 1239_0000
WMDC 3 0 19 107F_0000
WMDC 3 0 20 0EC6_0000
WMDC 3 0 21 0D0C_0000
WMDC 3 0 22 0B52_0000
WMDC 3 0 23 0999_0000
WMDC 3 0 24 15AD_0000
WMDC 3 0 25 13F3_0000
WMDC 3 0 26 1239_0000
WMDC 3 0 27 107F_0000
WMDC 3 0 28 0EC6_0000
WMDC 3 0 29 0D0C_0000
WMDC 3 0 30 0B52_0000
WMDC 3 0 31 0999_0000
WMDC 3 0 32 15AD_0000
WMDC 3 0 33 15AD_0000
COMM
WMDC 2 0 0 0000_0000
WMDC 2 0 1 0000_0000
WMDC 2 0 2 0000_0000
WMDC 2 0 3 0000_0000
WMDC 2 0 4 0000_0000
WMDC 2 0 5 0000_0000
WMDC 2 0 6 0000_0000
WMDC 2 0 7 0000_0000
WMDC 2 0 8 0000_0000
WMDC 2 0 9 0000_0000
WMDC 2 0 10 0000_0000
WMDC 2 0 11 0000_0000
WMDC 2 0 12 0000_0000
WMDC 2 0 13 0000_0000
WMDC 2 0 14 0000_0000
WMDC 2 0 15 0000_0000
WMDC 2 0 16 0000_0000
WMDC 2 0 17 0000_0000
WMDC 2 0 18 0000_0000
WMDC 2 0 19 0000_0000
WMDC 2 0 20 0000_0000
WMDC 2 0 21 0000_0000
WMDC 2 0 22 0000_0000
WMDC 2 0 23 0000_0000
WMDC 2 0 24 0000_0000
WMDC 2 0 25 0000_0000
WMDC 2 0 26 0000_0000
WMDC 2 0 27 0000_0000
WMDC 2 0 28 0000_0000
WMDC 2 0 29 0000_0000
WMDC 2 0 30 0000_0000
WMDC 2 0 31 0000_0000
WMDC 2 0 32 0000_0000
WMDC 2 0 33 0000_0000
COMM
COMM ==============================================================================================
COMM   Record AMP SQUID DAC column 3 by requesting an ADC dump on science
COMM    (DAC feedback on ADC)
COMM ----------------------------------------------------------------------------------------------
WCMD W-DATA_ACQ_MODE-0004 W
WAIT 174 us
COMM
COMM ==============================================================================================
COMM   Send command AMP_SQ_OFFSET_MODE column 3 to Off
COMM ----------------------------------------------------------------------------------------------
WCMD W-AMP_SQ_OFFSET_MODE-0000 W
COMM
COMM ==============================================================================================
COMM   Check each AMP SQUID DAC column 3 goes to its middle point,
COMM   synchronous with sync rising edge
COMM   Check time formula: 16 ns - c_SQA_MUX_TPLH_DEF
COMM   Voltage formula: g_SQA_DAC_VREF/(2^c_SQA_DAC_DATA_S * c_SQA_DAC_COEF_DIV) * AMP_SQ_OFFSET_COARSE
COMM ----------------------------------------------------------------------------------------------
WUDI sync 0
WUDI sync 1
WAIT 16 ns
CTDC 3 == 12 ns
CLDC 3 0.0