

================================================================
== Vitis HLS Report for 'neural_network'
================================================================
* Date:           Sun Sep 15 03:36:09 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hlsc_fcnn_activities
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.202 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       77|       77|  0.770 us|  0.770 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 78


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 78
* Pipeline : 1
  Pipeline-0 : II = 1, D = 78, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.45>
ST_1 : Operation 79 [1/1] (1.00ns)   --->   "%input_0_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_0" [nn.cpp:72]   --->   Operation 79 'read' 'input_0_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 80 [1/1] (1.00ns)   --->   "%input_1_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_1" [nn.cpp:72]   --->   Operation 80 'read' 'input_1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln72_4 = sext i16 %input_1_read" [nn.cpp:72]   --->   Operation 81 'sext' 'sext_ln72_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln72_6 = sext i16 %input_1_read" [nn.cpp:72]   --->   Operation 82 'sext' 'sext_ln72_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln72_7 = sext i16 %input_1_read" [nn.cpp:72]   --->   Operation 83 'sext' 'sext_ln72_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [3/3] (1.45ns) (grouped into DSP with root node add_ln72)   --->   "%mul_ln72_1 = mul i24 %sext_ln72_7, i24 93" [nn.cpp:72]   --->   Operation 84 'mul' 'mul_ln72_1' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 85 [1/1] (1.00ns)   --->   "%input_2_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_2" [nn.cpp:72]   --->   Operation 85 'read' 'input_2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 86 [1/1] (1.00ns)   --->   "%input_3_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_3" [nn.cpp:72]   --->   Operation 86 'read' 'input_3_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 87 [1/1] (1.00ns)   --->   "%input_4_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_4" [nn.cpp:72]   --->   Operation 87 'read' 'input_4_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 88 [1/1] (1.00ns)   --->   "%input_5_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_5" [nn.cpp:72]   --->   Operation 88 'read' 'input_5_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 89 [1/1] (1.00ns)   --->   "%input_6_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_6" [nn.cpp:72]   --->   Operation 89 'read' 'input_6_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 90 [1/1] (1.00ns)   --->   "%input_7_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_7" [nn.cpp:72]   --->   Operation 90 'read' 'input_7_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 91 [1/1] (1.00ns)   --->   "%input_8_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_8" [nn.cpp:72]   --->   Operation 91 'read' 'input_8_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 92 [1/1] (1.00ns)   --->   "%input_9_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_9" [nn.cpp:72]   --->   Operation 92 'read' 'input_9_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 93 [1/1] (1.00ns)   --->   "%input_10_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_10" [nn.cpp:72]   --->   Operation 93 'read' 'input_10_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 94 [1/1] (1.00ns)   --->   "%input_11_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_11" [nn.cpp:72]   --->   Operation 94 'read' 'input_11_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 95 [1/1] (1.00ns)   --->   "%input_12_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_12" [nn.cpp:72]   --->   Operation 95 'read' 'input_12_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 96 [1/1] (1.00ns)   --->   "%input_13_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_13" [nn.cpp:72]   --->   Operation 96 'read' 'input_13_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 97 [1/1] (1.00ns)   --->   "%input_14_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_14" [nn.cpp:72]   --->   Operation 97 'read' 'input_14_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 98 [1/1] (1.00ns)   --->   "%input_15_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_15" [nn.cpp:72]   --->   Operation 98 'read' 'input_15_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 99 [1/1] (1.00ns)   --->   "%input_16_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_16" [nn.cpp:72]   --->   Operation 99 'read' 'input_16_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 100 [1/1] (1.00ns)   --->   "%input_17_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_17" [nn.cpp:72]   --->   Operation 100 'read' 'input_17_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 101 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_17)   --->   "%mul_ln72_16 = mul i24 %sext_ln72_7, i24 16777124" [nn.cpp:72]   --->   Operation 101 'mul' 'mul_ln72_16' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 102 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_34)   --->   "%mul_ln72_31 = mul i24 %sext_ln72_7, i24 244" [nn.cpp:72]   --->   Operation 102 'mul' 'mul_ln72_31' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 103 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_50)   --->   "%mul_ln72_47 = mul i24 %sext_ln72_7, i24 16777139" [nn.cpp:72]   --->   Operation 103 'mul' 'mul_ln72_47' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 104 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_67)   --->   "%mul_ln72_61 = mul i24 %sext_ln72_7, i24 107" [nn.cpp:72]   --->   Operation 104 'mul' 'mul_ln72_61' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 105 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_84)   --->   "%mul_ln72_78 = mul i24 %sext_ln72_7, i24 16777079" [nn.cpp:72]   --->   Operation 105 'mul' 'mul_ln72_78' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 106 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_101)   --->   "%mul_ln72_88 = mul i24 %sext_ln72_7, i24 16777066" [nn.cpp:72]   --->   Operation 106 'mul' 'mul_ln72_88' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln72_131 = sext i16 %input_1_read" [nn.cpp:72]   --->   Operation 107 'sext' 'sext_ln72_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_118)   --->   "%mul_ln72_99 = mul i23 %sext_ln72_131, i23 69" [nn.cpp:72]   --->   Operation 108 'mul' 'mul_ln72_99' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 109 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_135)   --->   "%mul_ln72_115 = mul i24 %sext_ln72_7, i24 16777110" [nn.cpp:72]   --->   Operation 109 'mul' 'mul_ln72_115' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 110 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_169)   --->   "%mul_ln72_141 = mul i24 %sext_ln72_7, i24 91" [nn.cpp:72]   --->   Operation 110 'mul' 'mul_ln72_141' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 111 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_186)   --->   "%mul_ln72_155 = mul i24 %sext_ln72_7, i24 16776984" [nn.cpp:72]   --->   Operation 111 'mul' 'mul_ln72_155' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 112 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_203)   --->   "%mul_ln72_168 = mul i24 %sext_ln72_7, i24 97" [nn.cpp:72]   --->   Operation 112 'mul' 'mul_ln72_168' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 113 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_220)   --->   "%mul_ln72_182 = mul i22 %sext_ln72_6, i22 4194285" [nn.cpp:72]   --->   Operation 113 'mul' 'mul_ln72_182' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 114 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_254)   --->   "%mul_ln72_205 = mul i23 %sext_ln72_4, i23 8388559" [nn.cpp:72]   --->   Operation 114 'mul' 'mul_ln72_205' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 115 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_271)   --->   "%mul_ln72_220 = mul i23 %sext_ln72_4, i23 61" [nn.cpp:72]   --->   Operation 115 'mul' 'mul_ln72_220' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 116 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_288)   --->   "%mul_ln72_235 = mul i24 %sext_ln72_7, i24 140" [nn.cpp:72]   --->   Operation 116 'mul' 'mul_ln72_235' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 117 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_305)   --->   "%mul_ln72_249 = mul i23 %sext_ln72_4, i23 8388567" [nn.cpp:72]   --->   Operation 117 'mul' 'mul_ln72_249' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 118 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_322)   --->   "%mul_ln72_261 = mul i24 %sext_ln72_7, i24 16777118" [nn.cpp:72]   --->   Operation 118 'mul' 'mul_ln72_261' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 5.57>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln72_1 = sext i16 %input_0_read" [nn.cpp:72]   --->   Operation 119 'sext' 'sext_ln72_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln72_2 = sext i16 %input_0_read" [nn.cpp:72]   --->   Operation 120 'sext' 'sext_ln72_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln72_3 = sext i16 %input_0_read" [nn.cpp:72]   --->   Operation 121 'sext' 'sext_ln72_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (5.57ns)   --->   "%mul_ln72 = mul i24 %sext_ln72_1, i24 163" [nn.cpp:72]   --->   Operation 122 'mul' 'mul_ln72' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [2/3] (1.45ns) (grouped into DSP with root node add_ln72)   --->   "%mul_ln72_1 = mul i24 %sext_ln72_7, i24 93" [nn.cpp:72]   --->   Operation 123 'mul' 'mul_ln72_1' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%tmp = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln72, i32 8, i32 23" [nn.cpp:72]   --->   Operation 124 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln72_8 = sext i16 %input_2_read" [nn.cpp:72]   --->   Operation 125 'sext' 'sext_ln72_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln72_11 = sext i16 %input_2_read" [nn.cpp:72]   --->   Operation 126 'sext' 'sext_ln72_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln72_12 = sext i16 %input_2_read" [nn.cpp:72]   --->   Operation 127 'sext' 'sext_ln72_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_1)   --->   "%mul_ln72_2 = mul i24 %sext_ln72_12, i24 16777131" [nn.cpp:72]   --->   Operation 128 'mul' 'mul_ln72_2' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln72_14 = sext i16 %input_3_read" [nn.cpp:72]   --->   Operation 129 'sext' 'sext_ln72_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_17)   --->   "%mul_ln72_16 = mul i24 %sext_ln72_7, i24 16777124" [nn.cpp:72]   --->   Operation 130 'mul' 'mul_ln72_16' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 131 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_18)   --->   "%mul_ln72_17 = mul i24 %sext_ln72_12, i24 84" [nn.cpp:72]   --->   Operation 131 'mul' 'mul_ln72_17' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 132 [1/1] (5.57ns)   --->   "%mul_ln72_30 = mul i23 %sext_ln72_2, i23 8388549" [nn.cpp:72]   --->   Operation 132 'mul' 'mul_ln72_30' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln72_s = partselect i15 @_ssdm_op_PartSelect.i15.i23.i32.i32, i23 %mul_ln72_30, i32 8, i32 22" [nn.cpp:72]   --->   Operation 133 'partselect' 'trunc_ln72_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_34)   --->   "%mul_ln72_31 = mul i24 %sext_ln72_7, i24 244" [nn.cpp:72]   --->   Operation 134 'mul' 'mul_ln72_31' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 135 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_35)   --->   "%mul_ln72_32 = mul i24 %sext_ln72_14, i24 16777146" [nn.cpp:72]   --->   Operation 135 'mul' 'mul_ln72_32' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 136 [1/1] (5.57ns)   --->   "%mul_ln72_46 = mul i24 %sext_ln72_1, i24 16777020" [nn.cpp:72]   --->   Operation 136 'mul' 'mul_ln72_46' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_50)   --->   "%mul_ln72_47 = mul i24 %sext_ln72_7, i24 16777139" [nn.cpp:72]   --->   Operation 137 'mul' 'mul_ln72_47' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_49 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln72_46, i32 8, i32 23" [nn.cpp:72]   --->   Operation 138 'partselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_51)   --->   "%mul_ln72_48 = mul i24 %sext_ln72_12, i24 198" [nn.cpp:72]   --->   Operation 139 'mul' 'mul_ln72_48' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 140 [1/1] (5.57ns)   --->   "%mul_ln72_60 = mul i24 %sext_ln72_1, i24 16777032" [nn.cpp:72]   --->   Operation 140 'mul' 'mul_ln72_60' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_67)   --->   "%mul_ln72_61 = mul i24 %sext_ln72_7, i24 107" [nn.cpp:72]   --->   Operation 141 'mul' 'mul_ln72_61' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_66 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln72_60, i32 8, i32 23" [nn.cpp:72]   --->   Operation 142 'partselect' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_68)   --->   "%mul_ln72_62 = mul i23 %sext_ln72_11, i23 50" [nn.cpp:72]   --->   Operation 143 'mul' 'mul_ln72_62' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 144 [1/1] (5.57ns)   --->   "%mul_ln72_77 = mul i24 %sext_ln72_1, i24 104" [nn.cpp:72]   --->   Operation 144 'mul' 'mul_ln72_77' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_83 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln72_77, i32 8, i32 23" [nn.cpp:72]   --->   Operation 145 'partselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_84)   --->   "%mul_ln72_78 = mul i24 %sext_ln72_7, i24 16777079" [nn.cpp:72]   --->   Operation 146 'mul' 'mul_ln72_78' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 147 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_86)   --->   "%mul_ln72_79 = mul i24 %sext_ln72_14, i24 150" [nn.cpp:72]   --->   Operation 147 'mul' 'mul_ln72_79' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 148 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_101)   --->   "%mul_ln72_88 = mul i24 %sext_ln72_7, i24 16777066" [nn.cpp:72]   --->   Operation 148 'mul' 'mul_ln72_88' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 149 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_102)   --->   "%mul_ln72_89 = mul i24 %sext_ln72_12, i24 296" [nn.cpp:72]   --->   Operation 149 'mul' 'mul_ln72_89' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 150 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_118)   --->   "%mul_ln72_99 = mul i23 %sext_ln72_131, i23 69" [nn.cpp:72]   --->   Operation 150 'mul' 'mul_ln72_99' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 151 [1/1] (5.57ns)   --->   "%mul_ln72_114 = mul i24 %sext_ln72_1, i24 16777037" [nn.cpp:72]   --->   Operation 151 'mul' 'mul_ln72_114' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 152 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_135)   --->   "%mul_ln72_115 = mul i24 %sext_ln72_7, i24 16777110" [nn.cpp:72]   --->   Operation 152 'mul' 'mul_ln72_115' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_135 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln72_114, i32 8, i32 23" [nn.cpp:72]   --->   Operation 153 'partselect' 'tmp_135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (5.57ns)   --->   "%mul_ln72_127 = mul i24 %sext_ln72_1, i24 321" [nn.cpp:72]   --->   Operation 154 'mul' 'mul_ln72_127' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_152 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln72_127, i32 8, i32 23" [nn.cpp:72]   --->   Operation 155 'partselect' 'tmp_152' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 156 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_153)   --->   "%mul_ln72_128 = mul i24 %sext_ln72_12, i24 16776803" [nn.cpp:72]   --->   Operation 156 'mul' 'mul_ln72_128' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 157 [1/1] (5.57ns)   --->   "%mul_ln72_140 = mul i24 %sext_ln72_1, i24 16777030" [nn.cpp:72]   --->   Operation 157 'mul' 'mul_ln72_140' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 158 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_169)   --->   "%mul_ln72_141 = mul i24 %sext_ln72_7, i24 91" [nn.cpp:72]   --->   Operation 158 'mul' 'mul_ln72_141' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_170 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln72_140, i32 8, i32 23" [nn.cpp:72]   --->   Operation 159 'partselect' 'tmp_170' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (5.57ns)   --->   "%mul_ln72_154 = mul i24 %sext_ln72_1, i24 300" [nn.cpp:72]   --->   Operation 160 'mul' 'mul_ln72_154' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_187 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln72_154, i32 8, i32 23" [nn.cpp:72]   --->   Operation 161 'partselect' 'tmp_187' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 162 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_186)   --->   "%mul_ln72_155 = mul i24 %sext_ln72_7, i24 16776984" [nn.cpp:72]   --->   Operation 162 'mul' 'mul_ln72_155' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 163 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_188)   --->   "%mul_ln72_156 = mul i24 %sext_ln72_14, i24 83" [nn.cpp:72]   --->   Operation 163 'mul' 'mul_ln72_156' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 164 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_203)   --->   "%mul_ln72_168 = mul i24 %sext_ln72_7, i24 97" [nn.cpp:72]   --->   Operation 164 'mul' 'mul_ln72_168' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 165 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_204)   --->   "%mul_ln72_169 = mul i21 %sext_ln72_8, i21 11" [nn.cpp:72]   --->   Operation 165 'mul' 'mul_ln72_169' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 166 [1/1] (5.57ns)   --->   "%mul_ln72_181 = mul i23 %sext_ln72_2, i23 8388570" [nn.cpp:72]   --->   Operation 166 'mul' 'mul_ln72_181' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln72_3 = partselect i15 @_ssdm_op_PartSelect.i15.i23.i32.i32, i23 %mul_ln72_181, i32 8, i32 22" [nn.cpp:72]   --->   Operation 167 'partselect' 'trunc_ln72_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 168 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_220)   --->   "%mul_ln72_182 = mul i22 %sext_ln72_6, i22 4194285" [nn.cpp:72]   --->   Operation 168 'mul' 'mul_ln72_182' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 169 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_239)   --->   "%mul_ln72_194 = mul i24 %sext_ln72_14, i24 16777091" [nn.cpp:72]   --->   Operation 169 'mul' 'mul_ln72_194' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 170 [1/1] (5.57ns)   --->   "%mul_ln72_204 = mul i24 %sext_ln72_1, i24 267" [nn.cpp:72]   --->   Operation 170 'mul' 'mul_ln72_204' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 171 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_254)   --->   "%mul_ln72_205 = mul i23 %sext_ln72_4, i23 8388559" [nn.cpp:72]   --->   Operation 171 'mul' 'mul_ln72_205' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_258 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln72_204, i32 8, i32 23" [nn.cpp:72]   --->   Operation 172 'partselect' 'tmp_258' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 173 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_255)   --->   "%mul_ln72_206 = mul i24 %sext_ln72_12, i24 16776950" [nn.cpp:72]   --->   Operation 173 'mul' 'mul_ln72_206' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 174 [1/1] (5.57ns)   --->   "%mul_ln72_219 = mul i24 %sext_ln72_1, i24 16777106" [nn.cpp:72]   --->   Operation 174 'mul' 'mul_ln72_219' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 175 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_271)   --->   "%mul_ln72_220 = mul i23 %sext_ln72_4, i23 61" [nn.cpp:72]   --->   Operation 175 'mul' 'mul_ln72_220' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_275 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln72_219, i32 8, i32 23" [nn.cpp:72]   --->   Operation 176 'partselect' 'tmp_275' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 177 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_272)   --->   "%mul_ln72_221 = mul i24 %sext_ln72_12, i24 16777105" [nn.cpp:72]   --->   Operation 177 'mul' 'mul_ln72_221' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 178 [1/1] (5.57ns)   --->   "%mul_ln72_234 = mul i24 %sext_ln72_1, i24 16776951" [nn.cpp:72]   --->   Operation 178 'mul' 'mul_ln72_234' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_292 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln72_234, i32 8, i32 23" [nn.cpp:72]   --->   Operation 179 'partselect' 'tmp_292' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 180 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_288)   --->   "%mul_ln72_235 = mul i24 %sext_ln72_7, i24 140" [nn.cpp:72]   --->   Operation 180 'mul' 'mul_ln72_235' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 181 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_289)   --->   "%mul_ln72_236 = mul i23 %sext_ln72_11, i23 8388558" [nn.cpp:72]   --->   Operation 181 'mul' 'mul_ln72_236' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 182 [1/1] (5.57ns)   --->   "%mul_ln72_248 = mul i22 %sext_ln72_3, i22 22" [nn.cpp:72]   --->   Operation 182 'mul' 'mul_ln72_248' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%trunc_ln72_5 = partselect i14 @_ssdm_op_PartSelect.i14.i22.i32.i32, i22 %mul_ln72_248, i32 8, i32 21" [nn.cpp:72]   --->   Operation 183 'partselect' 'trunc_ln72_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 184 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_305)   --->   "%mul_ln72_249 = mul i23 %sext_ln72_4, i23 8388567" [nn.cpp:72]   --->   Operation 184 'mul' 'mul_ln72_249' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 185 [1/1] (5.57ns)   --->   "%mul_ln72_260 = mul i23 %sext_ln72_2, i23 49" [nn.cpp:72]   --->   Operation 185 'mul' 'mul_ln72_260' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%trunc_ln72_6 = partselect i15 @_ssdm_op_PartSelect.i15.i23.i32.i32, i23 %mul_ln72_260, i32 8, i32 22" [nn.cpp:72]   --->   Operation 186 'partselect' 'trunc_ln72_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 187 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_322)   --->   "%mul_ln72_261 = mul i24 %sext_ln72_7, i24 16777118" [nn.cpp:72]   --->   Operation 187 'mul' 'mul_ln72_261' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 188 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_323)   --->   "%mul_ln72_262 = mul i24 %sext_ln72_12, i24 164" [nn.cpp:72]   --->   Operation 188 'mul' 'mul_ln72_262' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 6.43>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln72 = sext i16 %input_0_read" [nn.cpp:72]   --->   Operation 189 'sext' 'sext_ln72' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln72_5 = sext i16 %input_1_read" [nn.cpp:72]   --->   Operation 190 'sext' 'sext_ln72_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 191 [1/3] (0.00ns) (grouped into DSP with root node add_ln72)   --->   "%mul_ln72_1 = mul i24 %sext_ln72_7, i24 93" [nn.cpp:72]   --->   Operation 191 'mul' 'mul_ln72_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%shl_ln72_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp, i8 0" [nn.cpp:72]   --->   Operation 192 'bitconcatenate' 'shl_ln72_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 193 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72 = add i24 %shl_ln72_2, i24 %mul_ln72_1" [nn.cpp:72]   --->   Operation 193 'add' 'add_ln72' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 194 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_1)   --->   "%mul_ln72_2 = mul i24 %sext_ln72_12, i24 16777131" [nn.cpp:72]   --->   Operation 194 'mul' 'mul_ln72_2' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln72_13 = sext i16 %input_3_read" [nn.cpp:72]   --->   Operation 195 'sext' 'sext_ln72_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln72_22 = sext i16 %input_4_read" [nn.cpp:72]   --->   Operation 196 'sext' 'sext_ln72_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 197 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_3)   --->   "%mul_ln72_3 = mul i24 %sext_ln72_22, i24 278" [nn.cpp:72]   --->   Operation 197 'mul' 'mul_ln72_3' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 198 [1/1] (0.00ns)   --->   "%shl_ln72_21 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %input_0_read, i6 0" [nn.cpp:72]   --->   Operation 198 'bitconcatenate' 'shl_ln72_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln72_67 = sext i22 %shl_ln72_21" [nn.cpp:72]   --->   Operation 199 'sext' 'sext_ln72_67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 200 [1/1] (0.00ns)   --->   "%shl_ln72_22 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %input_0_read, i1 0" [nn.cpp:72]   --->   Operation 200 'bitconcatenate' 'shl_ln72_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln72_68 = sext i17 %shl_ln72_22" [nn.cpp:72]   --->   Operation 201 'sext' 'sext_ln72_68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 202 [1/1] (2.35ns)   --->   "%sub_ln72_6 = sub i23 %sext_ln72_68, i23 %sext_ln72_67" [nn.cpp:72]   --->   Operation 202 'sub' 'sub_ln72_6' <Predicate = true> <Delay = 2.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 203 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i15 @_ssdm_op_PartSelect.i15.i23.i32.i32, i23 %sub_ln72_6, i32 8, i32 22" [nn.cpp:72]   --->   Operation 203 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 204 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_17)   --->   "%mul_ln72_16 = mul i24 %sext_ln72_7, i24 16777124" [nn.cpp:72]   --->   Operation 204 'mul' 'mul_ln72_16' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_16 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i15.i8, i15 %trunc_ln2, i8 0" [nn.cpp:72]   --->   Operation 205 'bitconcatenate' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln72_69 = sext i23 %tmp_16" [nn.cpp:72]   --->   Operation 206 'sext' 'sext_ln72_69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 207 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_17 = add i24 %sext_ln72_69, i24 %mul_ln72_16" [nn.cpp:72]   --->   Operation 207 'add' 'add_ln72_17' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 208 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_18)   --->   "%mul_ln72_17 = mul i24 %sext_ln72_12, i24 84" [nn.cpp:72]   --->   Operation 208 'mul' 'mul_ln72_17' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 209 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_19)   --->   "%mul_ln72_18 = mul i24 %sext_ln72_14, i24 16777141" [nn.cpp:72]   --->   Operation 209 'mul' 'mul_ln72_18' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_33 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i15.i8, i15 %trunc_ln72_s, i8 0" [nn.cpp:72]   --->   Operation 210 'bitconcatenate' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "%sext_ln72_83 = sext i23 %tmp_33" [nn.cpp:72]   --->   Operation 211 'sext' 'sext_ln72_83' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 212 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_34)   --->   "%mul_ln72_31 = mul i24 %sext_ln72_7, i24 244" [nn.cpp:72]   --->   Operation 212 'mul' 'mul_ln72_31' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 213 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_34 = add i24 %sext_ln72_83, i24 %mul_ln72_31" [nn.cpp:72]   --->   Operation 213 'add' 'add_ln72_34' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 214 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_35)   --->   "%mul_ln72_32 = mul i24 %sext_ln72_14, i24 16777146" [nn.cpp:72]   --->   Operation 214 'mul' 'mul_ln72_32' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 215 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_36)   --->   "%mul_ln72_33 = mul i24 %sext_ln72_22, i24 148" [nn.cpp:72]   --->   Operation 215 'mul' 'mul_ln72_33' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 216 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_50)   --->   "%mul_ln72_47 = mul i24 %sext_ln72_7, i24 16777139" [nn.cpp:72]   --->   Operation 216 'mul' 'mul_ln72_47' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 217 [1/1] (0.00ns)   --->   "%shl_ln72_60 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_49, i8 0" [nn.cpp:72]   --->   Operation 217 'bitconcatenate' 'shl_ln72_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 218 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_50 = add i24 %shl_ln72_60, i24 %mul_ln72_47" [nn.cpp:72]   --->   Operation 218 'add' 'add_ln72_50' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 219 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_51)   --->   "%mul_ln72_48 = mul i24 %sext_ln72_12, i24 198" [nn.cpp:72]   --->   Operation 219 'mul' 'mul_ln72_48' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 220 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_52)   --->   "%mul_ln72_49 = mul i23 %sext_ln72_13, i23 8388571" [nn.cpp:72]   --->   Operation 220 'mul' 'mul_ln72_49' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 221 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_67)   --->   "%mul_ln72_61 = mul i24 %sext_ln72_7, i24 107" [nn.cpp:72]   --->   Operation 221 'mul' 'mul_ln72_61' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 222 [1/1] (0.00ns)   --->   "%shl_ln72_82 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_66, i8 0" [nn.cpp:72]   --->   Operation 222 'bitconcatenate' 'shl_ln72_82' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 223 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_67 = add i24 %shl_ln72_82, i24 %mul_ln72_61" [nn.cpp:72]   --->   Operation 223 'add' 'add_ln72_67' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 224 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_68)   --->   "%mul_ln72_62 = mul i23 %sext_ln72_11, i23 50" [nn.cpp:72]   --->   Operation 224 'mul' 'mul_ln72_62' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 225 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_69)   --->   "%mul_ln72_63 = mul i24 %sext_ln72_14, i24 16777075" [nn.cpp:72]   --->   Operation 225 'mul' 'mul_ln72_63' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 226 [1/1] (0.00ns)   --->   "%shl_ln72_100 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_83, i8 0" [nn.cpp:72]   --->   Operation 226 'bitconcatenate' 'shl_ln72_100' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 227 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_84)   --->   "%mul_ln72_78 = mul i24 %sext_ln72_7, i24 16777079" [nn.cpp:72]   --->   Operation 227 'mul' 'mul_ln72_78' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 228 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_84 = add i24 %shl_ln72_100, i24 %mul_ln72_78" [nn.cpp:72]   --->   Operation 228 'add' 'add_ln72_84' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 229 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_86)   --->   "%mul_ln72_79 = mul i24 %sext_ln72_14, i24 150" [nn.cpp:72]   --->   Operation 229 'mul' 'mul_ln72_79' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 230 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_87)   --->   "%mul_ln72_80 = mul i24 %sext_ln72_22, i24 73" [nn.cpp:72]   --->   Operation 230 'mul' 'mul_ln72_80' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 231 [1/1] (0.00ns)   --->   "%shl_ln72_122 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %input_0_read, i7 0" [nn.cpp:72]   --->   Operation 231 'bitconcatenate' 'shl_ln72_122' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 232 [1/1] (0.00ns)   --->   "%sext_ln72_113 = sext i23 %shl_ln72_122" [nn.cpp:72]   --->   Operation 232 'sext' 'sext_ln72_113' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 233 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln72_20 = sub i24 0, i24 %sext_ln72_113" [nn.cpp:72]   --->   Operation 233 'sub' 'sub_ln72_20' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 234 [1/1] (0.00ns)   --->   "%shl_ln72_123 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %input_0_read, i5 0" [nn.cpp:72]   --->   Operation 234 'bitconcatenate' 'shl_ln72_123' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln72_114 = sext i21 %shl_ln72_123" [nn.cpp:72]   --->   Operation 235 'sext' 'sext_ln72_114' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 236 [1/1] (4.27ns) (root node of TernaryAdder)   --->   "%sub_ln72_21 = sub i24 %sub_ln72_20, i24 %sext_ln72_114" [nn.cpp:72]   --->   Operation 236 'sub' 'sub_ln72_21' <Predicate = true> <Delay = 4.27> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_100 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %sub_ln72_21, i32 8, i32 23" [nn.cpp:72]   --->   Operation 237 'partselect' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 238 [1/1] (0.00ns)   --->   "%shl_ln72_124 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_100, i8 0" [nn.cpp:72]   --->   Operation 238 'bitconcatenate' 'shl_ln72_124' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 239 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_101)   --->   "%mul_ln72_88 = mul i24 %sext_ln72_7, i24 16777066" [nn.cpp:72]   --->   Operation 239 'mul' 'mul_ln72_88' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 240 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_101 = add i24 %shl_ln72_124, i24 %mul_ln72_88" [nn.cpp:72]   --->   Operation 240 'add' 'add_ln72_101' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 241 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_102)   --->   "%mul_ln72_89 = mul i24 %sext_ln72_12, i24 296" [nn.cpp:72]   --->   Operation 241 'mul' 'mul_ln72_89' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 242 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_103)   --->   "%mul_ln72_90 = mul i24 %sext_ln72_14, i24 82" [nn.cpp:72]   --->   Operation 242 'mul' 'mul_ln72_90' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 243 [1/1] (0.00ns)   --->   "%shl_ln72_149 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %input_0_read, i3 0" [nn.cpp:72]   --->   Operation 243 'bitconcatenate' 'shl_ln72_149' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 244 [1/1] (0.00ns)   --->   "%sext_ln72_130 = sext i19 %shl_ln72_149" [nn.cpp:72]   --->   Operation 244 'sext' 'sext_ln72_130' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 245 [1/1] (2.25ns)   --->   "%sub_ln72_26 = sub i20 %sext_ln72_130, i20 %sext_ln72" [nn.cpp:72]   --->   Operation 245 'sub' 'sub_ln72_26' <Predicate = true> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 246 [1/1] (0.00ns)   --->   "%trunc_ln72_1 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %sub_ln72_26, i32 8, i32 19" [nn.cpp:72]   --->   Operation 246 'partselect' 'trunc_ln72_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 247 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_118)   --->   "%mul_ln72_99 = mul i23 %sext_ln72_131, i23 69" [nn.cpp:72]   --->   Operation 247 'mul' 'mul_ln72_99' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_117 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %trunc_ln72_1, i8 0" [nn.cpp:72]   --->   Operation 248 'bitconcatenate' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 249 [1/1] (0.00ns)   --->   "%sext_ln72_162 = sext i20 %tmp_117" [nn.cpp:72]   --->   Operation 249 'sext' 'sext_ln72_162' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 250 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_118 = add i23 %sext_ln72_162, i23 %mul_ln72_99" [nn.cpp:72]   --->   Operation 250 'add' 'add_ln72_118' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 251 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_120)   --->   "%mul_ln72_100 = mul i23 %sext_ln72_13, i23 8388566" [nn.cpp:72]   --->   Operation 251 'mul' 'mul_ln72_100' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 252 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_135)   --->   "%mul_ln72_115 = mul i24 %sext_ln72_7, i24 16777110" [nn.cpp:72]   --->   Operation 252 'mul' 'mul_ln72_115' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 253 [1/1] (0.00ns)   --->   "%shl_ln72_168 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_135, i8 0" [nn.cpp:72]   --->   Operation 253 'bitconcatenate' 'shl_ln72_168' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 254 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_135 = add i24 %shl_ln72_168, i24 %mul_ln72_115" [nn.cpp:72]   --->   Operation 254 'add' 'add_ln72_135' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 255 [1/1] (0.00ns)   --->   "%shl_ln72_191 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %input_1_read, i6 0" [nn.cpp:72]   --->   Operation 255 'bitconcatenate' 'shl_ln72_191' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 256 [1/1] (0.00ns)   --->   "%sext_ln72_159 = sext i22 %shl_ln72_191" [nn.cpp:72]   --->   Operation 256 'sext' 'sext_ln72_159' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 257 [1/1] (0.00ns)   --->   "%shl_ln72_192 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %input_1_read, i1 0" [nn.cpp:72]   --->   Operation 257 'bitconcatenate' 'shl_ln72_192' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln72_160 = sext i17 %shl_ln72_192" [nn.cpp:72]   --->   Operation 258 'sext' 'sext_ln72_160' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 259 [1/1] (2.35ns)   --->   "%sub_ln72_31 = sub i23 %sext_ln72_160, i23 %sext_ln72_159" [nn.cpp:72]   --->   Operation 259 'sub' 'sub_ln72_31' <Predicate = true> <Delay = 2.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 260 [1/1] (0.00ns)   --->   "%shl_ln72_193 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_152, i8 0" [nn.cpp:72]   --->   Operation 260 'bitconcatenate' 'shl_ln72_193' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 261 [1/1] (0.00ns)   --->   "%sext_ln72_161 = sext i23 %sub_ln72_31" [nn.cpp:72]   --->   Operation 261 'sext' 'sext_ln72_161' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 262 [1/1] (2.42ns)   --->   "%add_ln72_152 = add i24 %shl_ln72_193, i24 %sext_ln72_161" [nn.cpp:72]   --->   Operation 262 'add' 'add_ln72_152' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_153 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_152, i32 8, i32 23" [nn.cpp:72]   --->   Operation 263 'partselect' 'tmp_153' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 264 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_153)   --->   "%mul_ln72_128 = mul i24 %sext_ln72_12, i24 16776803" [nn.cpp:72]   --->   Operation 264 'mul' 'mul_ln72_128' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 265 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_154)   --->   "%mul_ln72_129 = mul i24 %sext_ln72_14, i24 113" [nn.cpp:72]   --->   Operation 265 'mul' 'mul_ln72_129' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 266 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_169)   --->   "%mul_ln72_141 = mul i24 %sext_ln72_7, i24 91" [nn.cpp:72]   --->   Operation 266 'mul' 'mul_ln72_141' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 267 [1/1] (0.00ns)   --->   "%shl_ln72_211 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_170, i8 0" [nn.cpp:72]   --->   Operation 267 'bitconcatenate' 'shl_ln72_211' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 268 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_169 = add i24 %shl_ln72_211, i24 %mul_ln72_141" [nn.cpp:72]   --->   Operation 268 'add' 'add_ln72_169' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 269 [1/1] (0.00ns)   --->   "%shl_ln72_233 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_187, i8 0" [nn.cpp:72]   --->   Operation 269 'bitconcatenate' 'shl_ln72_233' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 270 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_186)   --->   "%mul_ln72_155 = mul i24 %sext_ln72_7, i24 16776984" [nn.cpp:72]   --->   Operation 270 'mul' 'mul_ln72_155' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 271 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_186 = add i24 %shl_ln72_233, i24 %mul_ln72_155" [nn.cpp:72]   --->   Operation 271 'add' 'add_ln72_186' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 272 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_188)   --->   "%mul_ln72_156 = mul i24 %sext_ln72_14, i24 83" [nn.cpp:72]   --->   Operation 272 'mul' 'mul_ln72_156' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 273 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_189)   --->   "%mul_ln72_157 = mul i24 %sext_ln72_22, i24 122" [nn.cpp:72]   --->   Operation 273 'mul' 'mul_ln72_157' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 274 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln72_42 = sub i23 0, i23 %sext_ln72_67" [nn.cpp:72]   --->   Operation 274 'sub' 'sub_ln72_42' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 275 [1/1] (4.24ns) (root node of TernaryAdder)   --->   "%sub_ln72_43 = sub i23 %sub_ln72_42, i23 %sext_ln72_68" [nn.cpp:72]   --->   Operation 275 'sub' 'sub_ln72_43' <Predicate = true> <Delay = 4.24> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 276 [1/1] (0.00ns)   --->   "%trunc_ln72_2 = partselect i15 @_ssdm_op_PartSelect.i15.i23.i32.i32, i23 %sub_ln72_43, i32 8, i32 22" [nn.cpp:72]   --->   Operation 276 'partselect' 'trunc_ln72_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 277 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_203)   --->   "%mul_ln72_168 = mul i24 %sext_ln72_7, i24 97" [nn.cpp:72]   --->   Operation 277 'mul' 'mul_ln72_168' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_204 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i15.i8, i15 %trunc_ln72_2, i8 0" [nn.cpp:72]   --->   Operation 278 'bitconcatenate' 'tmp_204' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 279 [1/1] (0.00ns)   --->   "%sext_ln72_185 = sext i23 %tmp_204" [nn.cpp:72]   --->   Operation 279 'sext' 'sext_ln72_185' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 280 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_203 = add i24 %sext_ln72_185, i24 %mul_ln72_168" [nn.cpp:72]   --->   Operation 280 'add' 'add_ln72_203' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 281 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_204)   --->   "%mul_ln72_169 = mul i21 %sext_ln72_8, i21 11" [nn.cpp:72]   --->   Operation 281 'mul' 'mul_ln72_169' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 282 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_220)   --->   "%mul_ln72_182 = mul i22 %sext_ln72_6, i22 4194285" [nn.cpp:72]   --->   Operation 282 'mul' 'mul_ln72_182' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 283 [1/1] (0.00ns)   --->   "%tmp_221 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i15.i8, i15 %trunc_ln72_3, i8 0" [nn.cpp:72]   --->   Operation 283 'bitconcatenate' 'tmp_221' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 284 [1/1] (0.00ns)   --->   "%sext_ln72_195 = sext i23 %tmp_221" [nn.cpp:72]   --->   Operation 284 'sext' 'sext_ln72_195' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 285 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_220)   --->   "%sext_ln72_196 = sext i22 %mul_ln72_182" [nn.cpp:72]   --->   Operation 285 'sext' 'sext_ln72_196' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 286 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_220 = add i24 %sext_ln72_195, i24 %sext_ln72_196" [nn.cpp:72]   --->   Operation 286 'add' 'add_ln72_220' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 287 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_223)   --->   "%mul_ln72_183 = mul i24 %sext_ln72_22, i24 74" [nn.cpp:72]   --->   Operation 287 'mul' 'mul_ln72_183' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 288 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln72_51 = sub i20 0, i20 %sext_ln72_130" [nn.cpp:72]   --->   Operation 288 'sub' 'sub_ln72_51' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 289 [1/1] (4.15ns) (root node of TernaryAdder)   --->   "%sub_ln72_52 = sub i20 %sub_ln72_51, i20 %sext_ln72" [nn.cpp:72]   --->   Operation 289 'sub' 'sub_ln72_52' <Predicate = true> <Delay = 4.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 290 [1/1] (0.00ns)   --->   "%trunc_ln72_4 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %sub_ln72_52, i32 8, i32 19" [nn.cpp:72]   --->   Operation 290 'partselect' 'trunc_ln72_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_239 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %input_1_read, i3 0" [nn.cpp:72]   --->   Operation 291 'bitconcatenate' 'tmp_239' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 292 [1/1] (0.00ns)   --->   "%sext_ln72_210 = sext i19 %tmp_239" [nn.cpp:72]   --->   Operation 292 'sext' 'sext_ln72_210' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 293 [1/1] (2.25ns)   --->   "%sub_ln72_73 = sub i20 %sext_ln72_5, i20 %sext_ln72_210" [nn.cpp:72]   --->   Operation 293 'sub' 'sub_ln72_73' <Predicate = true> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 294 [1/1] (0.00ns)   --->   "%tmp_240 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %trunc_ln72_4, i8 0" [nn.cpp:72]   --->   Operation 294 'bitconcatenate' 'tmp_240' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 295 [1/1] (0.00ns)   --->   "%sext_ln72_212 = sext i20 %tmp_240" [nn.cpp:72]   --->   Operation 295 'sext' 'sext_ln72_212' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 296 [1/1] (0.00ns)   --->   "%sext_ln72_213 = sext i20 %sub_ln72_73" [nn.cpp:72]   --->   Operation 296 'sext' 'sext_ln72_213' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 297 [1/1] (2.28ns)   --->   "%add_ln72_237 = add i21 %sext_ln72_212, i21 %sext_ln72_213" [nn.cpp:72]   --->   Operation 297 'add' 'add_ln72_237' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_241 = partselect i13 @_ssdm_op_PartSelect.i13.i21.i32.i32, i21 %add_ln72_237, i32 8, i32 20" [nn.cpp:72]   --->   Operation 298 'partselect' 'tmp_241' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 299 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_239)   --->   "%mul_ln72_194 = mul i24 %sext_ln72_14, i24 16777091" [nn.cpp:72]   --->   Operation 299 'mul' 'mul_ln72_194' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 300 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_240)   --->   "%mul_ln72_195 = mul i24 %sext_ln72_22, i24 16777145" [nn.cpp:72]   --->   Operation 300 'mul' 'mul_ln72_195' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 301 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_254)   --->   "%mul_ln72_205 = mul i23 %sext_ln72_4, i23 8388559" [nn.cpp:72]   --->   Operation 301 'mul' 'mul_ln72_205' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 302 [1/1] (0.00ns)   --->   "%shl_ln72_309 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_258, i8 0" [nn.cpp:72]   --->   Operation 302 'bitconcatenate' 'shl_ln72_309' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 303 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_254)   --->   "%sext_ln72_222 = sext i23 %mul_ln72_205" [nn.cpp:72]   --->   Operation 303 'sext' 'sext_ln72_222' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 304 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_254 = add i24 %shl_ln72_309, i24 %sext_ln72_222" [nn.cpp:72]   --->   Operation 304 'add' 'add_ln72_254' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 305 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_255)   --->   "%mul_ln72_206 = mul i24 %sext_ln72_12, i24 16776950" [nn.cpp:72]   --->   Operation 305 'mul' 'mul_ln72_206' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 306 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_256)   --->   "%mul_ln72_207 = mul i23 %sext_ln72_13, i23 38" [nn.cpp:72]   --->   Operation 306 'mul' 'mul_ln72_207' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 307 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_271)   --->   "%mul_ln72_220 = mul i23 %sext_ln72_4, i23 61" [nn.cpp:72]   --->   Operation 307 'mul' 'mul_ln72_220' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 308 [1/1] (0.00ns)   --->   "%shl_ln72_327 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_275, i8 0" [nn.cpp:72]   --->   Operation 308 'bitconcatenate' 'shl_ln72_327' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 309 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_271)   --->   "%sext_ln72_229 = sext i23 %mul_ln72_220" [nn.cpp:72]   --->   Operation 309 'sext' 'sext_ln72_229' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 310 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_271 = add i24 %shl_ln72_327, i24 %sext_ln72_229" [nn.cpp:72]   --->   Operation 310 'add' 'add_ln72_271' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 311 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_272)   --->   "%mul_ln72_221 = mul i24 %sext_ln72_12, i24 16777105" [nn.cpp:72]   --->   Operation 311 'mul' 'mul_ln72_221' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 312 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_273)   --->   "%mul_ln72_222 = mul i24 %sext_ln72_14, i24 103" [nn.cpp:72]   --->   Operation 312 'mul' 'mul_ln72_222' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 313 [1/1] (0.00ns)   --->   "%shl_ln72_346 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_292, i8 0" [nn.cpp:72]   --->   Operation 313 'bitconcatenate' 'shl_ln72_346' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 314 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_288)   --->   "%mul_ln72_235 = mul i24 %sext_ln72_7, i24 140" [nn.cpp:72]   --->   Operation 314 'mul' 'mul_ln72_235' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 315 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_288 = add i24 %shl_ln72_346, i24 %mul_ln72_235" [nn.cpp:72]   --->   Operation 315 'add' 'add_ln72_288' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 316 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_289)   --->   "%mul_ln72_236 = mul i23 %sext_ln72_11, i23 8388558" [nn.cpp:72]   --->   Operation 316 'mul' 'mul_ln72_236' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 317 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_290)   --->   "%mul_ln72_237 = mul i24 %sext_ln72_14, i24 16777042" [nn.cpp:72]   --->   Operation 317 'mul' 'mul_ln72_237' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 318 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_305)   --->   "%mul_ln72_249 = mul i23 %sext_ln72_4, i23 8388567" [nn.cpp:72]   --->   Operation 318 'mul' 'mul_ln72_249' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_309 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %trunc_ln72_5, i8 0" [nn.cpp:72]   --->   Operation 319 'bitconcatenate' 'tmp_309' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 320 [1/1] (0.00ns)   --->   "%sext_ln72_248 = sext i22 %tmp_309" [nn.cpp:72]   --->   Operation 320 'sext' 'sext_ln72_248' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 321 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_305 = add i23 %sext_ln72_248, i23 %mul_ln72_249" [nn.cpp:72]   --->   Operation 321 'add' 'add_ln72_305' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 322 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_307)   --->   "%mul_ln72_250 = mul i24 %sext_ln72_14, i24 74" [nn.cpp:72]   --->   Operation 322 'mul' 'mul_ln72_250' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 323 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_322)   --->   "%mul_ln72_261 = mul i24 %sext_ln72_7, i24 16777118" [nn.cpp:72]   --->   Operation 323 'mul' 'mul_ln72_261' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 324 [1/1] (0.00ns)   --->   "%tmp_327 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i15.i8, i15 %trunc_ln72_6, i8 0" [nn.cpp:72]   --->   Operation 324 'bitconcatenate' 'tmp_327' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 325 [1/1] (0.00ns)   --->   "%sext_ln72_254 = sext i23 %tmp_327" [nn.cpp:72]   --->   Operation 325 'sext' 'sext_ln72_254' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 326 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_322 = add i24 %sext_ln72_254, i24 %mul_ln72_261" [nn.cpp:72]   --->   Operation 326 'add' 'add_ln72_322' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 327 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_323)   --->   "%mul_ln72_262 = mul i24 %sext_ln72_12, i24 164" [nn.cpp:72]   --->   Operation 327 'mul' 'mul_ln72_262' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 6.80>
ST_4 : Operation 328 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72 = add i24 %shl_ln72_2, i24 %mul_ln72_1" [nn.cpp:72]   --->   Operation 328 'add' 'add_ln72' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 329 [1/1] (0.00ns)   --->   "%sext_ln72_9 = sext i16 %input_2_read" [nn.cpp:72]   --->   Operation 329 'sext' 'sext_ln72_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 330 [1/1] (0.00ns)   --->   "%sext_ln72_10 = sext i16 %input_2_read" [nn.cpp:72]   --->   Operation 330 'sext' 'sext_ln72_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 331 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_1)   --->   "%mul_ln72_2 = mul i24 %sext_ln72_12, i24 16777131" [nn.cpp:72]   --->   Operation 331 'mul' 'mul_ln72_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 332 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72, i32 8, i32 23" [nn.cpp:72]   --->   Operation 332 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 333 [1/1] (0.00ns)   --->   "%shl_ln72_3 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_1, i8 0" [nn.cpp:72]   --->   Operation 333 'bitconcatenate' 'shl_ln72_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 334 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_1 = add i24 %shl_ln72_3, i24 %mul_ln72_2" [nn.cpp:72]   --->   Operation 334 'add' 'add_ln72_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 335 [1/1] (0.00ns)   --->   "%sext_ln72_15 = sext i16 %input_3_read" [nn.cpp:72]   --->   Operation 335 'sext' 'sext_ln72_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 336 [1/1] (0.00ns)   --->   "%shl_ln72_4 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %input_3_read, i4 0" [nn.cpp:72]   --->   Operation 336 'bitconcatenate' 'shl_ln72_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 337 [1/1] (0.00ns)   --->   "%sext_ln72_17 = sext i20 %shl_ln72_4" [nn.cpp:72]   --->   Operation 337 'sext' 'sext_ln72_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 338 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln72_2 = sub i21 0, i21 %sext_ln72_17" [nn.cpp:72]   --->   Operation 338 'sub' 'sub_ln72_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 339 [1/1] (4.18ns) (root node of TernaryAdder)   --->   "%sub_ln72_3 = sub i21 %sub_ln72_2, i21 %sext_ln72_15" [nn.cpp:72]   --->   Operation 339 'sub' 'sub_ln72_3' <Predicate = true> <Delay = 4.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 340 [1/1] (0.00ns)   --->   "%sext_ln72_19 = sext i16 %input_4_read" [nn.cpp:72]   --->   Operation 340 'sext' 'sext_ln72_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 341 [1/1] (0.00ns)   --->   "%sext_ln72_20 = sext i16 %input_4_read" [nn.cpp:72]   --->   Operation 341 'sext' 'sext_ln72_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 342 [1/1] (0.00ns)   --->   "%sext_ln72_23 = sext i16 %input_4_read" [nn.cpp:72]   --->   Operation 342 'sext' 'sext_ln72_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 343 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_3)   --->   "%mul_ln72_3 = mul i24 %sext_ln72_22, i24 278" [nn.cpp:72]   --->   Operation 343 'mul' 'mul_ln72_3' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 344 [1/1] (0.00ns)   --->   "%sext_ln72_25 = sext i16 %input_5_read" [nn.cpp:72]   --->   Operation 344 'sext' 'sext_ln72_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 345 [1/1] (0.00ns)   --->   "%sext_ln72_28 = sext i16 %input_5_read" [nn.cpp:72]   --->   Operation 345 'sext' 'sext_ln72_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 346 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_4)   --->   "%mul_ln72_4 = mul i24 %sext_ln72_28, i24 116" [nn.cpp:72]   --->   Operation 346 'mul' 'mul_ln72_4' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 347 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_17 = add i24 %sext_ln72_69, i24 %mul_ln72_16" [nn.cpp:72]   --->   Operation 347 'add' 'add_ln72_17' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 348 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_18)   --->   "%mul_ln72_17 = mul i24 %sext_ln72_12, i24 84" [nn.cpp:72]   --->   Operation 348 'mul' 'mul_ln72_17' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 349 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_17, i32 8, i32 23" [nn.cpp:72]   --->   Operation 349 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 350 [1/1] (0.00ns)   --->   "%shl_ln72_23 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_17, i8 0" [nn.cpp:72]   --->   Operation 350 'bitconcatenate' 'shl_ln72_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 351 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_18 = add i24 %shl_ln72_23, i24 %mul_ln72_17" [nn.cpp:72]   --->   Operation 351 'add' 'add_ln72_18' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 352 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_19)   --->   "%mul_ln72_18 = mul i24 %sext_ln72_14, i24 16777141" [nn.cpp:72]   --->   Operation 352 'mul' 'mul_ln72_18' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 353 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_34 = add i24 %sext_ln72_83, i24 %mul_ln72_31" [nn.cpp:72]   --->   Operation 353 'add' 'add_ln72_34' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 354 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_35)   --->   "%mul_ln72_32 = mul i24 %sext_ln72_14, i24 16777146" [nn.cpp:72]   --->   Operation 354 'mul' 'mul_ln72_32' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 355 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_34, i32 8, i32 23" [nn.cpp:72]   --->   Operation 355 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 356 [1/1] (0.00ns)   --->   "%shl_ln72_45 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_34, i8 0" [nn.cpp:72]   --->   Operation 356 'bitconcatenate' 'shl_ln72_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 357 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_35 = add i24 %shl_ln72_45, i24 %mul_ln72_32" [nn.cpp:72]   --->   Operation 357 'add' 'add_ln72_35' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 358 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_36)   --->   "%mul_ln72_33 = mul i24 %sext_ln72_22, i24 148" [nn.cpp:72]   --->   Operation 358 'mul' 'mul_ln72_33' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 359 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_37)   --->   "%mul_ln72_34 = mul i24 %sext_ln72_28, i24 149" [nn.cpp:72]   --->   Operation 359 'mul' 'mul_ln72_34' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 360 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_50 = add i24 %shl_ln72_60, i24 %mul_ln72_47" [nn.cpp:72]   --->   Operation 360 'add' 'add_ln72_50' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 361 [1/1] (0.00ns)   --->   "%tmp_50 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_50, i32 8, i32 23" [nn.cpp:72]   --->   Operation 361 'partselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 362 [1/1] (0.00ns)   --->   "%shl_ln72_61 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_50, i8 0" [nn.cpp:72]   --->   Operation 362 'bitconcatenate' 'shl_ln72_61' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 363 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_51)   --->   "%mul_ln72_48 = mul i24 %sext_ln72_12, i24 198" [nn.cpp:72]   --->   Operation 363 'mul' 'mul_ln72_48' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 364 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_51 = add i24 %shl_ln72_61, i24 %mul_ln72_48" [nn.cpp:72]   --->   Operation 364 'add' 'add_ln72_51' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 365 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_52)   --->   "%mul_ln72_49 = mul i23 %sext_ln72_13, i23 8388571" [nn.cpp:72]   --->   Operation 365 'mul' 'mul_ln72_49' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 366 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_53)   --->   "%mul_ln72_50 = mul i22 %sext_ln72_23, i22 4194282" [nn.cpp:72]   --->   Operation 366 'mul' 'mul_ln72_50' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 367 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_67 = add i24 %shl_ln72_82, i24 %mul_ln72_61" [nn.cpp:72]   --->   Operation 367 'add' 'add_ln72_67' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 368 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_68)   --->   "%mul_ln72_62 = mul i23 %sext_ln72_11, i23 50" [nn.cpp:72]   --->   Operation 368 'mul' 'mul_ln72_62' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 369 [1/1] (0.00ns)   --->   "%tmp_67 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_67, i32 8, i32 23" [nn.cpp:72]   --->   Operation 369 'partselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 370 [1/1] (0.00ns)   --->   "%shl_ln72_83 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_67, i8 0" [nn.cpp:72]   --->   Operation 370 'bitconcatenate' 'shl_ln72_83' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 371 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_68)   --->   "%sext_ln72_100 = sext i23 %mul_ln72_62" [nn.cpp:72]   --->   Operation 371 'sext' 'sext_ln72_100' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 372 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_68 = add i24 %shl_ln72_83, i24 %sext_ln72_100" [nn.cpp:72]   --->   Operation 372 'add' 'add_ln72_68' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 373 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_69)   --->   "%mul_ln72_63 = mul i24 %sext_ln72_14, i24 16777075" [nn.cpp:72]   --->   Operation 373 'mul' 'mul_ln72_63' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 374 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_70)   --->   "%mul_ln72_64 = mul i24 %sext_ln72_22, i24 16777005" [nn.cpp:72]   --->   Operation 374 'mul' 'mul_ln72_64' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 375 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_84 = add i24 %shl_ln72_100, i24 %mul_ln72_78" [nn.cpp:72]   --->   Operation 375 'add' 'add_ln72_84' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 376 [1/1] (2.14ns)   --->   "%sub_ln72 = sub i17 0, i17 %sext_ln72_10" [nn.cpp:72]   --->   Operation 376 'sub' 'sub_ln72' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 377 [1/1] (0.00ns)   --->   "%tmp_84 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_84, i32 8, i32 23" [nn.cpp:72]   --->   Operation 377 'partselect' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 378 [1/1] (0.00ns)   --->   "%shl_ln72_101 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_84, i8 0" [nn.cpp:72]   --->   Operation 378 'bitconcatenate' 'shl_ln72_101' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 379 [1/1] (0.00ns)   --->   "%sext_ln72_105 = sext i17 %sub_ln72" [nn.cpp:72]   --->   Operation 379 'sext' 'sext_ln72_105' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 380 [1/1] (2.42ns)   --->   "%add_ln72_85 = add i24 %shl_ln72_101, i24 %sext_ln72_105" [nn.cpp:72]   --->   Operation 380 'add' 'add_ln72_85' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 381 [1/1] (0.00ns)   --->   "%tmp_85 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_85, i32 8, i32 23" [nn.cpp:72]   --->   Operation 381 'partselect' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 382 [1/1] (0.00ns)   --->   "%shl_ln72_102 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_85, i8 0" [nn.cpp:72]   --->   Operation 382 'bitconcatenate' 'shl_ln72_102' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 383 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_86)   --->   "%mul_ln72_79 = mul i24 %sext_ln72_14, i24 150" [nn.cpp:72]   --->   Operation 383 'mul' 'mul_ln72_79' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 384 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_86 = add i24 %shl_ln72_102, i24 %mul_ln72_79" [nn.cpp:72]   --->   Operation 384 'add' 'add_ln72_86' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 385 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_87)   --->   "%mul_ln72_80 = mul i24 %sext_ln72_22, i24 73" [nn.cpp:72]   --->   Operation 385 'mul' 'mul_ln72_80' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 386 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_101 = add i24 %shl_ln72_124, i24 %mul_ln72_88" [nn.cpp:72]   --->   Operation 386 'add' 'add_ln72_101' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 387 [1/1] (0.00ns)   --->   "%tmp_101 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_101, i32 8, i32 23" [nn.cpp:72]   --->   Operation 387 'partselect' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 388 [1/1] (0.00ns)   --->   "%shl_ln72_125 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_101, i8 0" [nn.cpp:72]   --->   Operation 388 'bitconcatenate' 'shl_ln72_125' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 389 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_102)   --->   "%mul_ln72_89 = mul i24 %sext_ln72_12, i24 296" [nn.cpp:72]   --->   Operation 389 'mul' 'mul_ln72_89' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 390 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_102 = add i24 %shl_ln72_125, i24 %mul_ln72_89" [nn.cpp:72]   --->   Operation 390 'add' 'add_ln72_102' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 391 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_103)   --->   "%mul_ln72_90 = mul i24 %sext_ln72_14, i24 82" [nn.cpp:72]   --->   Operation 391 'mul' 'mul_ln72_90' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 392 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_118 = add i23 %sext_ln72_162, i23 %mul_ln72_99" [nn.cpp:72]   --->   Operation 392 'add' 'add_ln72_118' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 393 [1/1] (0.00ns)   --->   "%shl_ln72_150 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %input_2_read, i7 0" [nn.cpp:72]   --->   Operation 393 'bitconcatenate' 'shl_ln72_150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 394 [1/1] (0.00ns)   --->   "%sext_ln72_132 = sext i23 %shl_ln72_150" [nn.cpp:72]   --->   Operation 394 'sext' 'sext_ln72_132' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 395 [1/1] (2.38ns)   --->   "%sub_ln72_27 = sub i24 0, i24 %sext_ln72_132" [nn.cpp:72]   --->   Operation 395 'sub' 'sub_ln72_27' <Predicate = true> <Delay = 2.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 396 [1/1] (0.00ns)   --->   "%shl_ln72_151 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %input_2_read, i1 0" [nn.cpp:72]   --->   Operation 396 'bitconcatenate' 'shl_ln72_151' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 397 [1/1] (0.00ns)   --->   "%sext_ln72_133 = sext i17 %shl_ln72_151" [nn.cpp:72]   --->   Operation 397 'sext' 'sext_ln72_133' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 398 [1/1] (0.00ns)   --->   "%sext_ln72_134 = sext i17 %shl_ln72_151" [nn.cpp:72]   --->   Operation 398 'sext' 'sext_ln72_134' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 399 [1/1] (0.00ns)   --->   "%sext_ln72_135 = sext i17 %shl_ln72_151" [nn.cpp:72]   --->   Operation 399 'sext' 'sext_ln72_135' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 400 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln72_28 = sub i24 %sub_ln72_27, i24 %sext_ln72_135" [nn.cpp:72]   --->   Operation 400 'sub' 'sub_ln72_28' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 401 [1/1] (0.00ns)   --->   "%tmp_118 = partselect i15 @_ssdm_op_PartSelect.i15.i23.i32.i32, i23 %add_ln72_118, i32 8, i32 22" [nn.cpp:72]   --->   Operation 401 'partselect' 'tmp_118' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 402 [1/1] (0.00ns)   --->   "%tmp_119 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i15.i8, i15 %tmp_118, i8 0" [nn.cpp:72]   --->   Operation 402 'bitconcatenate' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 403 [1/1] (0.00ns)   --->   "%sext_ln72_211 = sext i23 %tmp_119" [nn.cpp:72]   --->   Operation 403 'sext' 'sext_ln72_211' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 404 [1/1] (4.27ns) (root node of TernaryAdder)   --->   "%add_ln72_119 = add i24 %sext_ln72_211, i24 %sub_ln72_28" [nn.cpp:72]   --->   Operation 404 'add' 'add_ln72_119' <Predicate = true> <Delay = 4.27> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 405 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_120)   --->   "%mul_ln72_100 = mul i23 %sext_ln72_13, i23 8388566" [nn.cpp:72]   --->   Operation 405 'mul' 'mul_ln72_100' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 406 [1/1] (0.00ns)   --->   "%tmp_120 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_119, i32 8, i32 23" [nn.cpp:72]   --->   Operation 406 'partselect' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 407 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_121)   --->   "%mul_ln72_101 = mul i21 %sext_ln72_20, i21 11" [nn.cpp:72]   --->   Operation 407 'mul' 'mul_ln72_101' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 408 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_135 = add i24 %shl_ln72_168, i24 %mul_ln72_115" [nn.cpp:72]   --->   Operation 408 'add' 'add_ln72_135' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 409 [1/1] (0.00ns)   --->   "%shl_ln72_169 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %input_2_read, i6 0" [nn.cpp:72]   --->   Operation 409 'bitconcatenate' 'shl_ln72_169' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 410 [1/1] (0.00ns)   --->   "%sext_ln72_141 = sext i22 %shl_ln72_169" [nn.cpp:72]   --->   Operation 410 'sext' 'sext_ln72_141' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 411 [1/1] (0.00ns)   --->   "%shl_ln72_170 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %input_2_read, i4 0" [nn.cpp:72]   --->   Operation 411 'bitconcatenate' 'shl_ln72_170' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 412 [1/1] (0.00ns)   --->   "%sext_ln72_142 = sext i20 %shl_ln72_170" [nn.cpp:72]   --->   Operation 412 'sext' 'sext_ln72_142' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 413 [1/1] (0.00ns)   --->   "%sext_ln72_143 = sext i20 %shl_ln72_170" [nn.cpp:72]   --->   Operation 413 'sext' 'sext_ln72_143' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 414 [1/1] (0.00ns)   --->   "%sext_ln72_144 = sext i20 %shl_ln72_170" [nn.cpp:72]   --->   Operation 414 'sext' 'sext_ln72_144' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 415 [1/1] (2.35ns)   --->   "%add_ln72_342 = add i23 %sext_ln72_141, i23 %sext_ln72_144" [nn.cpp:72]   --->   Operation 415 'add' 'add_ln72_342' <Predicate = true> <Delay = 2.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 416 [1/1] (0.00ns)   --->   "%tmp_136 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_135, i32 8, i32 23" [nn.cpp:72]   --->   Operation 416 'partselect' 'tmp_136' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 417 [1/1] (0.00ns)   --->   "%shl_ln72_171 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_136, i8 0" [nn.cpp:72]   --->   Operation 417 'bitconcatenate' 'shl_ln72_171' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 418 [1/1] (0.00ns)   --->   "%sext_ln72_145 = sext i23 %add_ln72_342" [nn.cpp:72]   --->   Operation 418 'sext' 'sext_ln72_145' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 419 [1/1] (2.42ns)   --->   "%add_ln72_136 = add i24 %shl_ln72_171, i24 %sext_ln72_145" [nn.cpp:72]   --->   Operation 419 'add' 'add_ln72_136' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 420 [1/1] (0.00ns)   --->   "%tmp_137 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_136, i32 8, i32 23" [nn.cpp:72]   --->   Operation 420 'partselect' 'tmp_137' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 421 [1/1] (0.00ns)   --->   "%shl_ln72_194 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_153, i8 0" [nn.cpp:72]   --->   Operation 421 'bitconcatenate' 'shl_ln72_194' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 422 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_153)   --->   "%mul_ln72_128 = mul i24 %sext_ln72_12, i24 16776803" [nn.cpp:72]   --->   Operation 422 'mul' 'mul_ln72_128' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 423 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_153 = add i24 %shl_ln72_194, i24 %mul_ln72_128" [nn.cpp:72]   --->   Operation 423 'add' 'add_ln72_153' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 424 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_154)   --->   "%mul_ln72_129 = mul i24 %sext_ln72_14, i24 113" [nn.cpp:72]   --->   Operation 424 'mul' 'mul_ln72_129' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 425 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_155)   --->   "%mul_ln72_130 = mul i24 %sext_ln72_22, i24 69" [nn.cpp:72]   --->   Operation 425 'mul' 'mul_ln72_130' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 426 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_169 = add i24 %shl_ln72_211, i24 %mul_ln72_141" [nn.cpp:72]   --->   Operation 426 'add' 'add_ln72_169' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 427 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln72_34 = sub i23 0, i23 %sext_ln72_141" [nn.cpp:72]   --->   Operation 427 'sub' 'sub_ln72_34' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 428 [1/1] (4.24ns) (root node of TernaryAdder)   --->   "%sub_ln72_35 = sub i23 %sub_ln72_34, i23 %sext_ln72_134" [nn.cpp:72]   --->   Operation 428 'sub' 'sub_ln72_35' <Predicate = true> <Delay = 4.24> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 429 [1/1] (0.00ns)   --->   "%tmp_171 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_169, i32 8, i32 23" [nn.cpp:72]   --->   Operation 429 'partselect' 'tmp_171' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 430 [1/1] (0.00ns)   --->   "%shl_ln72_212 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_171, i8 0" [nn.cpp:72]   --->   Operation 430 'bitconcatenate' 'shl_ln72_212' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 431 [1/1] (0.00ns)   --->   "%sext_ln72_167 = sext i23 %sub_ln72_35" [nn.cpp:72]   --->   Operation 431 'sext' 'sext_ln72_167' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 432 [1/1] (2.42ns)   --->   "%add_ln72_170 = add i24 %shl_ln72_212, i24 %sext_ln72_167" [nn.cpp:72]   --->   Operation 432 'add' 'add_ln72_170' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 433 [1/1] (0.00ns)   --->   "%tmp_172 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_170, i32 8, i32 23" [nn.cpp:72]   --->   Operation 433 'partselect' 'tmp_172' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 434 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_173)   --->   "%mul_ln72_142 = mul i23 %sext_ln72_25, i23 45" [nn.cpp:72]   --->   Operation 434 'mul' 'mul_ln72_142' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 435 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_186 = add i24 %shl_ln72_233, i24 %mul_ln72_155" [nn.cpp:72]   --->   Operation 435 'add' 'add_ln72_186' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 436 [1/1] (2.28ns)   --->   "%sub_ln72_40 = sub i21 %sext_ln72_143, i21 %sext_ln72_133" [nn.cpp:72]   --->   Operation 436 'sub' 'sub_ln72_40' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 437 [1/1] (0.00ns)   --->   "%tmp_188 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_186, i32 8, i32 23" [nn.cpp:72]   --->   Operation 437 'partselect' 'tmp_188' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 438 [1/1] (0.00ns)   --->   "%shl_ln72_234 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_188, i8 0" [nn.cpp:72]   --->   Operation 438 'bitconcatenate' 'shl_ln72_234' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 439 [1/1] (0.00ns)   --->   "%sext_ln72_177 = sext i21 %sub_ln72_40" [nn.cpp:72]   --->   Operation 439 'sext' 'sext_ln72_177' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 440 [1/1] (2.42ns)   --->   "%add_ln72_187 = add i24 %shl_ln72_234, i24 %sext_ln72_177" [nn.cpp:72]   --->   Operation 440 'add' 'add_ln72_187' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 441 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_188)   --->   "%mul_ln72_156 = mul i24 %sext_ln72_14, i24 83" [nn.cpp:72]   --->   Operation 441 'mul' 'mul_ln72_156' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 442 [1/1] (0.00ns)   --->   "%tmp_189 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_187, i32 8, i32 23" [nn.cpp:72]   --->   Operation 442 'partselect' 'tmp_189' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 443 [1/1] (0.00ns)   --->   "%shl_ln72_235 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_189, i8 0" [nn.cpp:72]   --->   Operation 443 'bitconcatenate' 'shl_ln72_235' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 444 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_188 = add i24 %shl_ln72_235, i24 %mul_ln72_156" [nn.cpp:72]   --->   Operation 444 'add' 'add_ln72_188' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 445 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_189)   --->   "%mul_ln72_157 = mul i24 %sext_ln72_22, i24 122" [nn.cpp:72]   --->   Operation 445 'mul' 'mul_ln72_157' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 446 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_190)   --->   "%mul_ln72_158 = mul i24 %sext_ln72_28, i24 16777146" [nn.cpp:72]   --->   Operation 446 'mul' 'mul_ln72_158' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 447 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_203 = add i24 %sext_ln72_185, i24 %mul_ln72_168" [nn.cpp:72]   --->   Operation 447 'add' 'add_ln72_203' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 448 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_204)   --->   "%mul_ln72_169 = mul i21 %sext_ln72_8, i21 11" [nn.cpp:72]   --->   Operation 448 'mul' 'mul_ln72_169' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 449 [1/1] (0.00ns)   --->   "%tmp_205 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_203, i32 8, i32 23" [nn.cpp:72]   --->   Operation 449 'partselect' 'tmp_205' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 450 [1/1] (0.00ns)   --->   "%shl_ln72_255 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_205, i8 0" [nn.cpp:72]   --->   Operation 450 'bitconcatenate' 'shl_ln72_255' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 451 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_204)   --->   "%sext_ln72_186 = sext i21 %mul_ln72_169" [nn.cpp:72]   --->   Operation 451 'sext' 'sext_ln72_186' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 452 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_204 = add i24 %shl_ln72_255, i24 %sext_ln72_186" [nn.cpp:72]   --->   Operation 452 'add' 'add_ln72_204' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 453 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_220 = add i24 %sext_ln72_195, i24 %sext_ln72_196" [nn.cpp:72]   --->   Operation 453 'add' 'add_ln72_220' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 454 [1/1] (0.00ns)   --->   "%shl_ln72_273 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %input_2_read, i5 0" [nn.cpp:72]   --->   Operation 454 'bitconcatenate' 'shl_ln72_273' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 455 [1/1] (0.00ns)   --->   "%sext_ln72_197 = sext i21 %shl_ln72_273" [nn.cpp:72]   --->   Operation 455 'sext' 'sext_ln72_197' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 456 [1/1] (2.31ns)   --->   "%sub_ln72_48 = sub i22 %sext_ln72_197, i22 %sext_ln72_9" [nn.cpp:72]   --->   Operation 456 'sub' 'sub_ln72_48' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 457 [1/1] (0.00ns)   --->   "%tmp_222 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_220, i32 8, i32 23" [nn.cpp:72]   --->   Operation 457 'partselect' 'tmp_222' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 458 [1/1] (0.00ns)   --->   "%shl_ln72_274 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_222, i8 0" [nn.cpp:72]   --->   Operation 458 'bitconcatenate' 'shl_ln72_274' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 459 [1/1] (0.00ns)   --->   "%sext_ln72_198 = sext i22 %sub_ln72_48" [nn.cpp:72]   --->   Operation 459 'sext' 'sext_ln72_198' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 460 [1/1] (2.42ns)   --->   "%add_ln72_221 = add i24 %shl_ln72_274, i24 %sext_ln72_198" [nn.cpp:72]   --->   Operation 460 'add' 'add_ln72_221' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 461 [1/1] (0.00ns)   --->   "%tmp_223 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_221, i32 8, i32 23" [nn.cpp:72]   --->   Operation 461 'partselect' 'tmp_223' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 462 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_223)   --->   "%mul_ln72_183 = mul i24 %sext_ln72_22, i24 74" [nn.cpp:72]   --->   Operation 462 'mul' 'mul_ln72_183' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 463 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_224)   --->   "%mul_ln72_184 = mul i24 %sext_ln72_28, i24 117" [nn.cpp:72]   --->   Operation 463 'mul' 'mul_ln72_184' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 464 [1/1] (2.31ns)   --->   "%sub_ln72_74 = sub i22 %sext_ln72_9, i22 %sext_ln72_197" [nn.cpp:72]   --->   Operation 464 'sub' 'sub_ln72_74' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 465 [1/1] (0.00ns)   --->   "%tmp_242 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %tmp_241, i8 0" [nn.cpp:72]   --->   Operation 465 'bitconcatenate' 'tmp_242' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 466 [1/1] (0.00ns)   --->   "%sext_ln72_247 = sext i21 %tmp_242" [nn.cpp:72]   --->   Operation 466 'sext' 'sext_ln72_247' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 467 [1/1] (0.00ns)   --->   "%sext_ln72_214 = sext i22 %sub_ln72_74" [nn.cpp:72]   --->   Operation 467 'sext' 'sext_ln72_214' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 468 [1/1] (2.35ns)   --->   "%add_ln72_238 = add i24 %sext_ln72_247, i24 %sext_ln72_214" [nn.cpp:72]   --->   Operation 468 'add' 'add_ln72_238' <Predicate = true> <Delay = 2.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 469 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_239)   --->   "%mul_ln72_194 = mul i24 %sext_ln72_14, i24 16777091" [nn.cpp:72]   --->   Operation 469 'mul' 'mul_ln72_194' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 470 [1/1] (0.00ns)   --->   "%tmp_243 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_238, i32 8, i32 23" [nn.cpp:72]   --->   Operation 470 'partselect' 'tmp_243' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 471 [1/1] (0.00ns)   --->   "%shl_ln72_293 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_243, i8 0" [nn.cpp:72]   --->   Operation 471 'bitconcatenate' 'shl_ln72_293' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 472 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_239 = add i24 %shl_ln72_293, i24 %mul_ln72_194" [nn.cpp:72]   --->   Operation 472 'add' 'add_ln72_239' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 473 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_240)   --->   "%mul_ln72_195 = mul i24 %sext_ln72_22, i24 16777145" [nn.cpp:72]   --->   Operation 473 'mul' 'mul_ln72_195' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 474 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_241)   --->   "%mul_ln72_196 = mul i24 %sext_ln72_28, i24 119" [nn.cpp:72]   --->   Operation 474 'mul' 'mul_ln72_196' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 475 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_254 = add i24 %shl_ln72_309, i24 %sext_ln72_222" [nn.cpp:72]   --->   Operation 475 'add' 'add_ln72_254' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 476 [1/1] (0.00ns)   --->   "%tmp_259 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_254, i32 8, i32 23" [nn.cpp:72]   --->   Operation 476 'partselect' 'tmp_259' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 477 [1/1] (0.00ns)   --->   "%shl_ln72_310 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_259, i8 0" [nn.cpp:72]   --->   Operation 477 'bitconcatenate' 'shl_ln72_310' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 478 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_255)   --->   "%mul_ln72_206 = mul i24 %sext_ln72_12, i24 16776950" [nn.cpp:72]   --->   Operation 478 'mul' 'mul_ln72_206' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 479 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_255 = add i24 %shl_ln72_310, i24 %mul_ln72_206" [nn.cpp:72]   --->   Operation 479 'add' 'add_ln72_255' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 480 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_256)   --->   "%mul_ln72_207 = mul i23 %sext_ln72_13, i23 38" [nn.cpp:72]   --->   Operation 480 'mul' 'mul_ln72_207' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 481 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_257)   --->   "%mul_ln72_208 = mul i24 %sext_ln72_22, i24 117" [nn.cpp:72]   --->   Operation 481 'mul' 'mul_ln72_208' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 482 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_271 = add i24 %shl_ln72_327, i24 %sext_ln72_229" [nn.cpp:72]   --->   Operation 482 'add' 'add_ln72_271' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 483 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_272)   --->   "%mul_ln72_221 = mul i24 %sext_ln72_12, i24 16777105" [nn.cpp:72]   --->   Operation 483 'mul' 'mul_ln72_221' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 484 [1/1] (0.00ns)   --->   "%tmp_276 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_271, i32 8, i32 23" [nn.cpp:72]   --->   Operation 484 'partselect' 'tmp_276' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 485 [1/1] (0.00ns)   --->   "%shl_ln72_328 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_276, i8 0" [nn.cpp:72]   --->   Operation 485 'bitconcatenate' 'shl_ln72_328' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 486 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_272 = add i24 %shl_ln72_328, i24 %mul_ln72_221" [nn.cpp:72]   --->   Operation 486 'add' 'add_ln72_272' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 487 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_273)   --->   "%mul_ln72_222 = mul i24 %sext_ln72_14, i24 103" [nn.cpp:72]   --->   Operation 487 'mul' 'mul_ln72_222' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 488 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_274)   --->   "%mul_ln72_223 = mul i24 %sext_ln72_22, i24 131" [nn.cpp:72]   --->   Operation 488 'mul' 'mul_ln72_223' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 489 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_288 = add i24 %shl_ln72_346, i24 %mul_ln72_235" [nn.cpp:72]   --->   Operation 489 'add' 'add_ln72_288' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 490 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_289)   --->   "%mul_ln72_236 = mul i23 %sext_ln72_11, i23 8388558" [nn.cpp:72]   --->   Operation 490 'mul' 'mul_ln72_236' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 491 [1/1] (0.00ns)   --->   "%tmp_293 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_288, i32 8, i32 23" [nn.cpp:72]   --->   Operation 491 'partselect' 'tmp_293' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 492 [1/1] (0.00ns)   --->   "%shl_ln72_347 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_293, i8 0" [nn.cpp:72]   --->   Operation 492 'bitconcatenate' 'shl_ln72_347' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 493 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_289)   --->   "%sext_ln72_235 = sext i23 %mul_ln72_236" [nn.cpp:72]   --->   Operation 493 'sext' 'sext_ln72_235' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 494 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_289 = add i24 %shl_ln72_347, i24 %sext_ln72_235" [nn.cpp:72]   --->   Operation 494 'add' 'add_ln72_289' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 495 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_290)   --->   "%mul_ln72_237 = mul i24 %sext_ln72_14, i24 16777042" [nn.cpp:72]   --->   Operation 495 'mul' 'mul_ln72_237' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 496 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_291)   --->   "%mul_ln72_238 = mul i23 %sext_ln72_19, i23 8388570" [nn.cpp:72]   --->   Operation 496 'mul' 'mul_ln72_238' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 497 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_305 = add i23 %sext_ln72_248, i23 %mul_ln72_249" [nn.cpp:72]   --->   Operation 497 'add' 'add_ln72_305' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 498 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln72_67 = sub i24 %sub_ln72_27, i24 %sext_ln72_142" [nn.cpp:72]   --->   Operation 498 'sub' 'sub_ln72_67' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 499 [1/1] (0.00ns)   --->   "%tmp_310 = partselect i15 @_ssdm_op_PartSelect.i15.i23.i32.i32, i23 %add_ln72_305, i32 8, i32 22" [nn.cpp:72]   --->   Operation 499 'partselect' 'tmp_310' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 500 [1/1] (0.00ns)   --->   "%tmp_311 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i15.i8, i15 %tmp_310, i8 0" [nn.cpp:72]   --->   Operation 500 'bitconcatenate' 'tmp_311' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 501 [1/1] (0.00ns)   --->   "%sext_ln72_257 = sext i23 %tmp_311" [nn.cpp:72]   --->   Operation 501 'sext' 'sext_ln72_257' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 502 [1/1] (4.27ns) (root node of TernaryAdder)   --->   "%add_ln72_306 = add i24 %sext_ln72_257, i24 %sub_ln72_67" [nn.cpp:72]   --->   Operation 502 'add' 'add_ln72_306' <Predicate = true> <Delay = 4.27> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 503 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_307)   --->   "%mul_ln72_250 = mul i24 %sext_ln72_14, i24 74" [nn.cpp:72]   --->   Operation 503 'mul' 'mul_ln72_250' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 504 [1/1] (0.00ns)   --->   "%tmp_312 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_306, i32 8, i32 23" [nn.cpp:72]   --->   Operation 504 'partselect' 'tmp_312' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 505 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_309)   --->   "%mul_ln72_251 = mul i23 %sext_ln72_25, i23 51" [nn.cpp:72]   --->   Operation 505 'mul' 'mul_ln72_251' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 506 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_322 = add i24 %sext_ln72_254, i24 %mul_ln72_261" [nn.cpp:72]   --->   Operation 506 'add' 'add_ln72_322' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 507 [1/1] (0.00ns)   --->   "%tmp_328 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_322, i32 8, i32 23" [nn.cpp:72]   --->   Operation 507 'partselect' 'tmp_328' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 508 [1/1] (0.00ns)   --->   "%shl_ln72_382 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_328, i8 0" [nn.cpp:72]   --->   Operation 508 'bitconcatenate' 'shl_ln72_382' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 509 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_323)   --->   "%mul_ln72_262 = mul i24 %sext_ln72_12, i24 164" [nn.cpp:72]   --->   Operation 509 'mul' 'mul_ln72_262' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 510 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_323 = add i24 %shl_ln72_382, i24 %mul_ln72_262" [nn.cpp:72]   --->   Operation 510 'add' 'add_ln72_323' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 511 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_326)   --->   "%mul_ln72_263 = mul i24 %sext_ln72_28, i24 16777113" [nn.cpp:72]   --->   Operation 511 'mul' 'mul_ln72_263' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 6.80>
ST_5 : Operation 512 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_1 = add i24 %shl_ln72_3, i24 %mul_ln72_2" [nn.cpp:72]   --->   Operation 512 'add' 'add_ln72_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 513 [1/1] (0.00ns)   --->   "%sext_ln72_16 = sext i20 %shl_ln72_4" [nn.cpp:72]   --->   Operation 513 'sext' 'sext_ln72_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 514 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_1, i32 8, i32 23" [nn.cpp:72]   --->   Operation 514 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 515 [1/1] (0.00ns)   --->   "%shl_ln72_5 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_2, i8 0" [nn.cpp:72]   --->   Operation 515 'bitconcatenate' 'shl_ln72_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 516 [1/1] (0.00ns)   --->   "%sext_ln72_18 = sext i21 %sub_ln72_3" [nn.cpp:72]   --->   Operation 516 'sext' 'sext_ln72_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 517 [1/1] (2.42ns)   --->   "%add_ln72_2 = add i24 %shl_ln72_5, i24 %sext_ln72_18" [nn.cpp:72]   --->   Operation 517 'add' 'add_ln72_2' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 518 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_3)   --->   "%mul_ln72_3 = mul i24 %sext_ln72_22, i24 278" [nn.cpp:72]   --->   Operation 518 'mul' 'mul_ln72_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 519 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_2, i32 8, i32 23" [nn.cpp:72]   --->   Operation 519 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 520 [1/1] (0.00ns)   --->   "%shl_ln72_6 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_3, i8 0" [nn.cpp:72]   --->   Operation 520 'bitconcatenate' 'shl_ln72_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 521 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_3 = add i24 %shl_ln72_6, i24 %mul_ln72_3" [nn.cpp:72]   --->   Operation 521 'add' 'add_ln72_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 522 [1/1] (0.00ns)   --->   "%sext_ln72_24 = sext i16 %input_5_read" [nn.cpp:72]   --->   Operation 522 'sext' 'sext_ln72_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 523 [1/1] (0.00ns)   --->   "%sext_ln72_27 = sext i16 %input_5_read" [nn.cpp:72]   --->   Operation 523 'sext' 'sext_ln72_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 524 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_4)   --->   "%mul_ln72_4 = mul i24 %sext_ln72_28, i24 116" [nn.cpp:72]   --->   Operation 524 'mul' 'mul_ln72_4' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 525 [1/1] (0.00ns)   --->   "%sext_ln72_29 = sext i16 %input_6_read" [nn.cpp:72]   --->   Operation 525 'sext' 'sext_ln72_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 526 [1/1] (0.00ns)   --->   "%sext_ln72_31 = sext i16 %input_6_read" [nn.cpp:72]   --->   Operation 526 'sext' 'sext_ln72_31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 527 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_5)   --->   "%mul_ln72_5 = mul i24 %sext_ln72_29, i24 16777134" [nn.cpp:72]   --->   Operation 527 'mul' 'mul_ln72_5' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 528 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_18 = add i24 %shl_ln72_23, i24 %mul_ln72_17" [nn.cpp:72]   --->   Operation 528 'add' 'add_ln72_18' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 529 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_19)   --->   "%mul_ln72_18 = mul i24 %sext_ln72_14, i24 16777141" [nn.cpp:72]   --->   Operation 529 'mul' 'mul_ln72_18' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 530 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_18, i32 8, i32 23" [nn.cpp:72]   --->   Operation 530 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 531 [1/1] (0.00ns)   --->   "%shl_ln72_24 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_18, i8 0" [nn.cpp:72]   --->   Operation 531 'bitconcatenate' 'shl_ln72_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 532 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_19 = add i24 %shl_ln72_24, i24 %mul_ln72_18" [nn.cpp:72]   --->   Operation 532 'add' 'add_ln72_19' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 533 [1/1] (5.57ns)   --->   "%mul_ln72_19 = mul i22 %sext_ln72_23, i22 25" [nn.cpp:72]   --->   Operation 533 'mul' 'mul_ln72_19' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 534 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_22)   --->   "%mul_ln72_20 = mul i24 %sext_ln72_29, i24 167" [nn.cpp:72]   --->   Operation 534 'mul' 'mul_ln72_20' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 535 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_35 = add i24 %shl_ln72_45, i24 %mul_ln72_32" [nn.cpp:72]   --->   Operation 535 'add' 'add_ln72_35' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 536 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_35, i32 8, i32 23" [nn.cpp:72]   --->   Operation 536 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 537 [1/1] (0.00ns)   --->   "%shl_ln72_46 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_35, i8 0" [nn.cpp:72]   --->   Operation 537 'bitconcatenate' 'shl_ln72_46' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 538 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_36)   --->   "%mul_ln72_33 = mul i24 %sext_ln72_22, i24 148" [nn.cpp:72]   --->   Operation 538 'mul' 'mul_ln72_33' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 539 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_36 = add i24 %shl_ln72_46, i24 %mul_ln72_33" [nn.cpp:72]   --->   Operation 539 'add' 'add_ln72_36' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 540 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_37)   --->   "%mul_ln72_34 = mul i24 %sext_ln72_28, i24 149" [nn.cpp:72]   --->   Operation 540 'mul' 'mul_ln72_34' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 541 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_51 = add i24 %shl_ln72_61, i24 %mul_ln72_48" [nn.cpp:72]   --->   Operation 541 'add' 'add_ln72_51' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 542 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_52)   --->   "%mul_ln72_49 = mul i23 %sext_ln72_13, i23 8388571" [nn.cpp:72]   --->   Operation 542 'mul' 'mul_ln72_49' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 543 [1/1] (0.00ns)   --->   "%tmp_51 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_51, i32 8, i32 23" [nn.cpp:72]   --->   Operation 543 'partselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 544 [1/1] (0.00ns)   --->   "%shl_ln72_62 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_51, i8 0" [nn.cpp:72]   --->   Operation 544 'bitconcatenate' 'shl_ln72_62' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 545 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_52)   --->   "%sext_ln72_87 = sext i23 %mul_ln72_49" [nn.cpp:72]   --->   Operation 545 'sext' 'sext_ln72_87' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 546 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_52 = add i24 %shl_ln72_62, i24 %sext_ln72_87" [nn.cpp:72]   --->   Operation 546 'add' 'add_ln72_52' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 547 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_53)   --->   "%mul_ln72_50 = mul i22 %sext_ln72_23, i22 4194282" [nn.cpp:72]   --->   Operation 547 'mul' 'mul_ln72_50' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 548 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_54)   --->   "%mul_ln72_51 = mul i22 %sext_ln72_27, i22 25" [nn.cpp:72]   --->   Operation 548 'mul' 'mul_ln72_51' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 549 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_68 = add i24 %shl_ln72_83, i24 %sext_ln72_100" [nn.cpp:72]   --->   Operation 549 'add' 'add_ln72_68' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 550 [1/1] (0.00ns)   --->   "%tmp_68 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_68, i32 8, i32 23" [nn.cpp:72]   --->   Operation 550 'partselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 551 [1/1] (0.00ns)   --->   "%shl_ln72_84 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_68, i8 0" [nn.cpp:72]   --->   Operation 551 'bitconcatenate' 'shl_ln72_84' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 552 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_69)   --->   "%mul_ln72_63 = mul i24 %sext_ln72_14, i24 16777075" [nn.cpp:72]   --->   Operation 552 'mul' 'mul_ln72_63' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 553 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_69 = add i24 %shl_ln72_84, i24 %mul_ln72_63" [nn.cpp:72]   --->   Operation 553 'add' 'add_ln72_69' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 554 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_70)   --->   "%mul_ln72_64 = mul i24 %sext_ln72_22, i24 16777005" [nn.cpp:72]   --->   Operation 554 'mul' 'mul_ln72_64' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 555 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_72)   --->   "%mul_ln72_65 = mul i24 %sext_ln72_29, i24 134" [nn.cpp:72]   --->   Operation 555 'mul' 'mul_ln72_65' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 556 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_86 = add i24 %shl_ln72_102, i24 %mul_ln72_79" [nn.cpp:72]   --->   Operation 556 'add' 'add_ln72_86' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 557 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_87)   --->   "%mul_ln72_80 = mul i24 %sext_ln72_22, i24 73" [nn.cpp:72]   --->   Operation 557 'mul' 'mul_ln72_80' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 558 [1/1] (0.00ns)   --->   "%tmp_86 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_86, i32 8, i32 23" [nn.cpp:72]   --->   Operation 558 'partselect' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 559 [1/1] (0.00ns)   --->   "%shl_ln72_103 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_86, i8 0" [nn.cpp:72]   --->   Operation 559 'bitconcatenate' 'shl_ln72_103' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 560 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_87 = add i24 %shl_ln72_103, i24 %mul_ln72_80" [nn.cpp:72]   --->   Operation 560 'add' 'add_ln72_87' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 561 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_89)   --->   "%mul_ln72_81 = mul i24 %sext_ln72_29, i24 16777038" [nn.cpp:72]   --->   Operation 561 'mul' 'mul_ln72_81' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 562 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_102 = add i24 %shl_ln72_125, i24 %mul_ln72_89" [nn.cpp:72]   --->   Operation 562 'add' 'add_ln72_102' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 563 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_103)   --->   "%mul_ln72_90 = mul i24 %sext_ln72_14, i24 82" [nn.cpp:72]   --->   Operation 563 'mul' 'mul_ln72_90' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 564 [1/1] (0.00ns)   --->   "%tmp_102 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_102, i32 8, i32 23" [nn.cpp:72]   --->   Operation 564 'partselect' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 565 [1/1] (0.00ns)   --->   "%shl_ln72_126 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_102, i8 0" [nn.cpp:72]   --->   Operation 565 'bitconcatenate' 'shl_ln72_126' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 566 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_103 = add i24 %shl_ln72_126, i24 %mul_ln72_90" [nn.cpp:72]   --->   Operation 566 'add' 'add_ln72_103' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 567 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_120)   --->   "%mul_ln72_100 = mul i23 %sext_ln72_13, i23 8388566" [nn.cpp:72]   --->   Operation 567 'mul' 'mul_ln72_100' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 568 [1/1] (0.00ns)   --->   "%shl_ln72_152 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_120, i8 0" [nn.cpp:72]   --->   Operation 568 'bitconcatenate' 'shl_ln72_152' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 569 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_120)   --->   "%sext_ln72_136 = sext i23 %mul_ln72_100" [nn.cpp:72]   --->   Operation 569 'sext' 'sext_ln72_136' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 570 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_120 = add i24 %shl_ln72_152, i24 %sext_ln72_136" [nn.cpp:72]   --->   Operation 570 'add' 'add_ln72_120' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 571 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_121)   --->   "%mul_ln72_101 = mul i21 %sext_ln72_20, i21 11" [nn.cpp:72]   --->   Operation 571 'mul' 'mul_ln72_101' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 572 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_122)   --->   "%mul_ln72_102 = mul i23 %sext_ln72_25, i23 42" [nn.cpp:72]   --->   Operation 572 'mul' 'mul_ln72_102' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 573 [1/1] (0.00ns)   --->   "%shl_ln72_172 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %input_3_read, i6 0" [nn.cpp:72]   --->   Operation 573 'bitconcatenate' 'shl_ln72_172' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 574 [1/1] (0.00ns)   --->   "%sext_ln72_146 = sext i22 %shl_ln72_172" [nn.cpp:72]   --->   Operation 574 'sext' 'sext_ln72_146' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 575 [1/1] (0.00ns)   --->   "%shl_ln72_173 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %input_3_read, i2 0" [nn.cpp:72]   --->   Operation 575 'bitconcatenate' 'shl_ln72_173' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 576 [1/1] (0.00ns)   --->   "%sext_ln72_147 = sext i18 %shl_ln72_173" [nn.cpp:72]   --->   Operation 576 'sext' 'sext_ln72_147' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 577 [1/1] (0.00ns)   --->   "%sext_ln72_148 = sext i18 %shl_ln72_173" [nn.cpp:72]   --->   Operation 577 'sext' 'sext_ln72_148' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 578 [1/1] (2.35ns)   --->   "%add_ln72_343 = add i23 %sext_ln72_146, i23 %sext_ln72_148" [nn.cpp:72]   --->   Operation 578 'add' 'add_ln72_343' <Predicate = true> <Delay = 2.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 579 [1/1] (0.00ns)   --->   "%shl_ln72_174 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_137, i8 0" [nn.cpp:72]   --->   Operation 579 'bitconcatenate' 'shl_ln72_174' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 580 [1/1] (0.00ns)   --->   "%sext_ln72_149 = sext i23 %add_ln72_343" [nn.cpp:72]   --->   Operation 580 'sext' 'sext_ln72_149' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 581 [1/1] (2.42ns)   --->   "%add_ln72_137 = add i24 %shl_ln72_174, i24 %sext_ln72_149" [nn.cpp:72]   --->   Operation 581 'add' 'add_ln72_137' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 582 [1/1] (0.00ns)   --->   "%tmp_138 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_137, i32 8, i32 23" [nn.cpp:72]   --->   Operation 582 'partselect' 'tmp_138' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 583 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_140)   --->   "%mul_ln72_116 = mul i24 %sext_ln72_29, i24 16777017" [nn.cpp:72]   --->   Operation 583 'mul' 'mul_ln72_116' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 584 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_153 = add i24 %shl_ln72_194, i24 %mul_ln72_128" [nn.cpp:72]   --->   Operation 584 'add' 'add_ln72_153' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 585 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_154)   --->   "%mul_ln72_129 = mul i24 %sext_ln72_14, i24 113" [nn.cpp:72]   --->   Operation 585 'mul' 'mul_ln72_129' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 586 [1/1] (0.00ns)   --->   "%tmp_154 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_153, i32 8, i32 23" [nn.cpp:72]   --->   Operation 586 'partselect' 'tmp_154' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 587 [1/1] (0.00ns)   --->   "%shl_ln72_195 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_154, i8 0" [nn.cpp:72]   --->   Operation 587 'bitconcatenate' 'shl_ln72_195' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 588 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_154 = add i24 %shl_ln72_195, i24 %mul_ln72_129" [nn.cpp:72]   --->   Operation 588 'add' 'add_ln72_154' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 589 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_155)   --->   "%mul_ln72_130 = mul i24 %sext_ln72_22, i24 69" [nn.cpp:72]   --->   Operation 589 'mul' 'mul_ln72_130' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 590 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_157)   --->   "%mul_ln72_131 = mul i24 %sext_ln72_29, i24 103" [nn.cpp:72]   --->   Operation 590 'mul' 'mul_ln72_131' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 591 [1/1] (0.00ns)   --->   "%shl_ln72_213 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %input_3_read, i8 0" [nn.cpp:72]   --->   Operation 591 'bitconcatenate' 'shl_ln72_213' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 592 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln72_36 = sub i24 %sext_ln72_16, i24 %shl_ln72_213" [nn.cpp:72]   --->   Operation 592 'sub' 'sub_ln72_36' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 593 [1/1] (0.00ns)   --->   "%shl_ln72_214 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_172, i8 0" [nn.cpp:72]   --->   Operation 593 'bitconcatenate' 'shl_ln72_214' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 594 [1/1] (4.27ns) (root node of TernaryAdder)   --->   "%add_ln72_171 = add i24 %shl_ln72_214, i24 %sub_ln72_36" [nn.cpp:72]   --->   Operation 594 'add' 'add_ln72_171' <Predicate = true> <Delay = 4.27> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 595 [1/1] (0.00ns)   --->   "%shl_ln72_215 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %input_4_read, i6 0" [nn.cpp:72]   --->   Operation 595 'bitconcatenate' 'shl_ln72_215' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 596 [1/1] (0.00ns)   --->   "%sext_ln72_168 = sext i22 %shl_ln72_215" [nn.cpp:72]   --->   Operation 596 'sext' 'sext_ln72_168' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 597 [1/1] (0.00ns)   --->   "%shl_ln72_216 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %input_4_read, i1 0" [nn.cpp:72]   --->   Operation 597 'bitconcatenate' 'shl_ln72_216' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 598 [1/1] (0.00ns)   --->   "%sext_ln72_169 = sext i17 %shl_ln72_216" [nn.cpp:72]   --->   Operation 598 'sext' 'sext_ln72_169' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 599 [1/1] (2.35ns)   --->   "%sub_ln72_37 = sub i23 %sext_ln72_169, i23 %sext_ln72_168" [nn.cpp:72]   --->   Operation 599 'sub' 'sub_ln72_37' <Predicate = true> <Delay = 2.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 600 [1/1] (0.00ns)   --->   "%tmp_173 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_171, i32 8, i32 23" [nn.cpp:72]   --->   Operation 600 'partselect' 'tmp_173' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 601 [1/1] (0.00ns)   --->   "%shl_ln72_217 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_173, i8 0" [nn.cpp:72]   --->   Operation 601 'bitconcatenate' 'shl_ln72_217' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 602 [1/1] (0.00ns)   --->   "%sext_ln72_170 = sext i23 %sub_ln72_37" [nn.cpp:72]   --->   Operation 602 'sext' 'sext_ln72_170' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 603 [1/1] (2.42ns)   --->   "%add_ln72_172 = add i24 %shl_ln72_217, i24 %sext_ln72_170" [nn.cpp:72]   --->   Operation 603 'add' 'add_ln72_172' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 604 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_173)   --->   "%mul_ln72_142 = mul i23 %sext_ln72_25, i23 45" [nn.cpp:72]   --->   Operation 604 'mul' 'mul_ln72_142' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 605 [1/1] (0.00ns)   --->   "%tmp_174 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_172, i32 8, i32 23" [nn.cpp:72]   --->   Operation 605 'partselect' 'tmp_174' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 606 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_174)   --->   "%mul_ln72_143 = mul i24 %sext_ln72_29, i24 16777124" [nn.cpp:72]   --->   Operation 606 'mul' 'mul_ln72_143' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 607 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_188 = add i24 %shl_ln72_235, i24 %mul_ln72_156" [nn.cpp:72]   --->   Operation 607 'add' 'add_ln72_188' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 608 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_189)   --->   "%mul_ln72_157 = mul i24 %sext_ln72_22, i24 122" [nn.cpp:72]   --->   Operation 608 'mul' 'mul_ln72_157' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 609 [1/1] (0.00ns)   --->   "%tmp_190 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_188, i32 8, i32 23" [nn.cpp:72]   --->   Operation 609 'partselect' 'tmp_190' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 610 [1/1] (0.00ns)   --->   "%shl_ln72_236 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_190, i8 0" [nn.cpp:72]   --->   Operation 610 'bitconcatenate' 'shl_ln72_236' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 611 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_189 = add i24 %shl_ln72_236, i24 %mul_ln72_157" [nn.cpp:72]   --->   Operation 611 'add' 'add_ln72_189' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 612 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_190)   --->   "%mul_ln72_158 = mul i24 %sext_ln72_28, i24 16777146" [nn.cpp:72]   --->   Operation 612 'mul' 'mul_ln72_158' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 613 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_191)   --->   "%mul_ln72_159 = mul i24 %sext_ln72_29, i24 234" [nn.cpp:72]   --->   Operation 613 'mul' 'mul_ln72_159' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 614 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_204 = add i24 %shl_ln72_255, i24 %sext_ln72_186" [nn.cpp:72]   --->   Operation 614 'add' 'add_ln72_204' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 615 [1/1] (2.28ns)   --->   "%sub_ln72_44 = sub i21 %sext_ln72_147, i21 %sext_ln72_17" [nn.cpp:72]   --->   Operation 615 'sub' 'sub_ln72_44' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 616 [1/1] (0.00ns)   --->   "%tmp_206 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_204, i32 8, i32 23" [nn.cpp:72]   --->   Operation 616 'partselect' 'tmp_206' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 617 [1/1] (0.00ns)   --->   "%shl_ln72_256 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_206, i8 0" [nn.cpp:72]   --->   Operation 617 'bitconcatenate' 'shl_ln72_256' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 618 [1/1] (0.00ns)   --->   "%sext_ln72_187 = sext i21 %sub_ln72_44" [nn.cpp:72]   --->   Operation 618 'sext' 'sext_ln72_187' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 619 [1/1] (2.42ns)   --->   "%add_ln72_205 = add i24 %shl_ln72_256, i24 %sext_ln72_187" [nn.cpp:72]   --->   Operation 619 'add' 'add_ln72_205' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 620 [1/1] (0.00ns)   --->   "%tmp_207 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_205, i32 8, i32 23" [nn.cpp:72]   --->   Operation 620 'partselect' 'tmp_207' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 621 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_208)   --->   "%mul_ln72_170 = mul i23 %sext_ln72_31, i23 8388569" [nn.cpp:72]   --->   Operation 621 'mul' 'mul_ln72_170' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 622 [1/1] (0.00ns)   --->   "%shl_ln72_275 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %input_3_read, i1 0" [nn.cpp:72]   --->   Operation 622 'bitconcatenate' 'shl_ln72_275' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 623 [1/1] (0.00ns)   --->   "%sext_ln72_199 = sext i17 %shl_ln72_275" [nn.cpp:72]   --->   Operation 623 'sext' 'sext_ln72_199' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 624 [1/1] (0.00ns)   --->   "%sext_ln72_200 = sext i17 %shl_ln72_275" [nn.cpp:72]   --->   Operation 624 'sext' 'sext_ln72_200' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 625 [1/1] (2.28ns)   --->   "%sub_ln72_49 = sub i21 %sext_ln72_200, i21 %sext_ln72_17" [nn.cpp:72]   --->   Operation 625 'sub' 'sub_ln72_49' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 626 [1/1] (0.00ns)   --->   "%shl_ln72_276 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_223, i8 0" [nn.cpp:72]   --->   Operation 626 'bitconcatenate' 'shl_ln72_276' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 627 [1/1] (0.00ns)   --->   "%sext_ln72_201 = sext i21 %sub_ln72_49" [nn.cpp:72]   --->   Operation 627 'sext' 'sext_ln72_201' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 628 [1/1] (2.42ns)   --->   "%add_ln72_222 = add i24 %shl_ln72_276, i24 %sext_ln72_201" [nn.cpp:72]   --->   Operation 628 'add' 'add_ln72_222' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 629 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_223)   --->   "%mul_ln72_183 = mul i24 %sext_ln72_22, i24 74" [nn.cpp:72]   --->   Operation 629 'mul' 'mul_ln72_183' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 630 [1/1] (0.00ns)   --->   "%tmp_224 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_222, i32 8, i32 23" [nn.cpp:72]   --->   Operation 630 'partselect' 'tmp_224' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 631 [1/1] (0.00ns)   --->   "%shl_ln72_277 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_224, i8 0" [nn.cpp:72]   --->   Operation 631 'bitconcatenate' 'shl_ln72_277' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 632 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_223 = add i24 %shl_ln72_277, i24 %mul_ln72_183" [nn.cpp:72]   --->   Operation 632 'add' 'add_ln72_223' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 633 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_224)   --->   "%mul_ln72_184 = mul i24 %sext_ln72_28, i24 117" [nn.cpp:72]   --->   Operation 633 'mul' 'mul_ln72_184' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 634 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_225)   --->   "%mul_ln72_185 = mul i23 %sext_ln72_31, i23 50" [nn.cpp:72]   --->   Operation 634 'mul' 'mul_ln72_185' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 635 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_239 = add i24 %shl_ln72_293, i24 %mul_ln72_194" [nn.cpp:72]   --->   Operation 635 'add' 'add_ln72_239' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 636 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_240)   --->   "%mul_ln72_195 = mul i24 %sext_ln72_22, i24 16777145" [nn.cpp:72]   --->   Operation 636 'mul' 'mul_ln72_195' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 637 [1/1] (0.00ns)   --->   "%tmp_244 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_239, i32 8, i32 23" [nn.cpp:72]   --->   Operation 637 'partselect' 'tmp_244' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 638 [1/1] (0.00ns)   --->   "%shl_ln72_294 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_244, i8 0" [nn.cpp:72]   --->   Operation 638 'bitconcatenate' 'shl_ln72_294' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 639 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_240 = add i24 %shl_ln72_294, i24 %mul_ln72_195" [nn.cpp:72]   --->   Operation 639 'add' 'add_ln72_240' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 640 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_241)   --->   "%mul_ln72_196 = mul i24 %sext_ln72_28, i24 119" [nn.cpp:72]   --->   Operation 640 'mul' 'mul_ln72_196' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 641 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_242)   --->   "%mul_ln72_197 = mul i24 %sext_ln72_29, i24 215" [nn.cpp:72]   --->   Operation 641 'mul' 'mul_ln72_197' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 642 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_255 = add i24 %shl_ln72_310, i24 %mul_ln72_206" [nn.cpp:72]   --->   Operation 642 'add' 'add_ln72_255' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 643 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_256)   --->   "%mul_ln72_207 = mul i23 %sext_ln72_13, i23 38" [nn.cpp:72]   --->   Operation 643 'mul' 'mul_ln72_207' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 644 [1/1] (0.00ns)   --->   "%tmp_260 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_255, i32 8, i32 23" [nn.cpp:72]   --->   Operation 644 'partselect' 'tmp_260' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 645 [1/1] (0.00ns)   --->   "%shl_ln72_311 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_260, i8 0" [nn.cpp:72]   --->   Operation 645 'bitconcatenate' 'shl_ln72_311' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 646 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_256)   --->   "%sext_ln72_223 = sext i23 %mul_ln72_207" [nn.cpp:72]   --->   Operation 646 'sext' 'sext_ln72_223' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 647 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_256 = add i24 %shl_ln72_311, i24 %sext_ln72_223" [nn.cpp:72]   --->   Operation 647 'add' 'add_ln72_256' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 648 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_257)   --->   "%mul_ln72_208 = mul i24 %sext_ln72_22, i24 117" [nn.cpp:72]   --->   Operation 648 'mul' 'mul_ln72_208' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 649 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_259)   --->   "%mul_ln72_209 = mul i23 %sext_ln72_31, i23 42" [nn.cpp:72]   --->   Operation 649 'mul' 'mul_ln72_209' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 650 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_272 = add i24 %shl_ln72_328, i24 %mul_ln72_221" [nn.cpp:72]   --->   Operation 650 'add' 'add_ln72_272' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 651 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_273)   --->   "%mul_ln72_222 = mul i24 %sext_ln72_14, i24 103" [nn.cpp:72]   --->   Operation 651 'mul' 'mul_ln72_222' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 652 [1/1] (0.00ns)   --->   "%tmp_277 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_272, i32 8, i32 23" [nn.cpp:72]   --->   Operation 652 'partselect' 'tmp_277' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 653 [1/1] (0.00ns)   --->   "%shl_ln72_329 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_277, i8 0" [nn.cpp:72]   --->   Operation 653 'bitconcatenate' 'shl_ln72_329' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 654 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_273 = add i24 %shl_ln72_329, i24 %mul_ln72_222" [nn.cpp:72]   --->   Operation 654 'add' 'add_ln72_273' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 655 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_274)   --->   "%mul_ln72_223 = mul i24 %sext_ln72_22, i24 131" [nn.cpp:72]   --->   Operation 655 'mul' 'mul_ln72_223' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 656 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_275)   --->   "%mul_ln72_224 = mul i24 %sext_ln72_28, i24 180" [nn.cpp:72]   --->   Operation 656 'mul' 'mul_ln72_224' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 657 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_289 = add i24 %shl_ln72_347, i24 %sext_ln72_235" [nn.cpp:72]   --->   Operation 657 'add' 'add_ln72_289' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 658 [1/1] (0.00ns)   --->   "%tmp_294 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_289, i32 8, i32 23" [nn.cpp:72]   --->   Operation 658 'partselect' 'tmp_294' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 659 [1/1] (0.00ns)   --->   "%shl_ln72_348 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_294, i8 0" [nn.cpp:72]   --->   Operation 659 'bitconcatenate' 'shl_ln72_348' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 660 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_290)   --->   "%mul_ln72_237 = mul i24 %sext_ln72_14, i24 16777042" [nn.cpp:72]   --->   Operation 660 'mul' 'mul_ln72_237' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 661 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_290 = add i24 %shl_ln72_348, i24 %mul_ln72_237" [nn.cpp:72]   --->   Operation 661 'add' 'add_ln72_290' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 662 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_291)   --->   "%mul_ln72_238 = mul i23 %sext_ln72_19, i23 8388570" [nn.cpp:72]   --->   Operation 662 'mul' 'mul_ln72_238' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 663 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_292)   --->   "%mul_ln72_239 = mul i21 %sext_ln72_24, i21 13" [nn.cpp:72]   --->   Operation 663 'mul' 'mul_ln72_239' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 664 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_307)   --->   "%mul_ln72_250 = mul i24 %sext_ln72_14, i24 74" [nn.cpp:72]   --->   Operation 664 'mul' 'mul_ln72_250' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 665 [1/1] (0.00ns)   --->   "%shl_ln72_366 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_312, i8 0" [nn.cpp:72]   --->   Operation 665 'bitconcatenate' 'shl_ln72_366' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 666 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_307 = add i24 %shl_ln72_366, i24 %mul_ln72_250" [nn.cpp:72]   --->   Operation 666 'add' 'add_ln72_307' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 667 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_309)   --->   "%mul_ln72_251 = mul i23 %sext_ln72_25, i23 51" [nn.cpp:72]   --->   Operation 667 'mul' 'mul_ln72_251' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 668 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_323 = add i24 %shl_ln72_382, i24 %mul_ln72_262" [nn.cpp:72]   --->   Operation 668 'add' 'add_ln72_323' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 669 [1/1] (2.18ns)   --->   "%sub_ln72_63 = sub i18 0, i18 %sext_ln72_199" [nn.cpp:72]   --->   Operation 669 'sub' 'sub_ln72_63' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 670 [1/1] (0.00ns)   --->   "%tmp_329 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_323, i32 8, i32 23" [nn.cpp:72]   --->   Operation 670 'partselect' 'tmp_329' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 671 [1/1] (0.00ns)   --->   "%shl_ln72_383 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_329, i8 0" [nn.cpp:72]   --->   Operation 671 'bitconcatenate' 'shl_ln72_383' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 672 [1/1] (0.00ns)   --->   "%sext_ln72_255 = sext i18 %sub_ln72_63" [nn.cpp:72]   --->   Operation 672 'sext' 'sext_ln72_255' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 673 [1/1] (2.42ns)   --->   "%add_ln72_324 = add i24 %shl_ln72_383, i24 %sext_ln72_255" [nn.cpp:72]   --->   Operation 673 'add' 'add_ln72_324' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 674 [1/1] (0.00ns)   --->   "%tmp_330 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_324, i32 8, i32 23" [nn.cpp:72]   --->   Operation 674 'partselect' 'tmp_330' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 675 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_326)   --->   "%mul_ln72_263 = mul i24 %sext_ln72_28, i24 16777113" [nn.cpp:72]   --->   Operation 675 'mul' 'mul_ln72_263' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 676 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_327)   --->   "%mul_ln72_264 = mul i24 %sext_ln72_29, i24 398" [nn.cpp:72]   --->   Operation 676 'mul' 'mul_ln72_264' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 7.09>
ST_6 : Operation 677 [1/1] (0.00ns)   --->   "%sext_ln72_21 = sext i16 %input_4_read" [nn.cpp:72]   --->   Operation 677 'sext' 'sext_ln72_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 678 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_3 = add i24 %shl_ln72_6, i24 %mul_ln72_3" [nn.cpp:72]   --->   Operation 678 'add' 'add_ln72_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 679 [1/1] (0.00ns)   --->   "%sext_ln72_26 = sext i16 %input_5_read" [nn.cpp:72]   --->   Operation 679 'sext' 'sext_ln72_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 680 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_4)   --->   "%mul_ln72_4 = mul i24 %sext_ln72_28, i24 116" [nn.cpp:72]   --->   Operation 680 'mul' 'mul_ln72_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 681 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_3, i32 8, i32 23" [nn.cpp:72]   --->   Operation 681 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 682 [1/1] (0.00ns)   --->   "%shl_ln72_7 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_4, i8 0" [nn.cpp:72]   --->   Operation 682 'bitconcatenate' 'shl_ln72_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 683 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_4 = add i24 %shl_ln72_7, i24 %mul_ln72_4" [nn.cpp:72]   --->   Operation 683 'add' 'add_ln72_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 684 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_5)   --->   "%mul_ln72_5 = mul i24 %sext_ln72_29, i24 16777134" [nn.cpp:72]   --->   Operation 684 'mul' 'mul_ln72_5' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 685 [1/1] (0.00ns)   --->   "%sext_ln72_33 = sext i16 %input_7_read" [nn.cpp:72]   --->   Operation 685 'sext' 'sext_ln72_33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 686 [1/1] (0.00ns)   --->   "%sext_ln72_34 = sext i16 %input_7_read" [nn.cpp:72]   --->   Operation 686 'sext' 'sext_ln72_34' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 687 [1/1] (0.00ns)   --->   "%sext_ln72_35 = sext i16 %input_7_read" [nn.cpp:72]   --->   Operation 687 'sext' 'sext_ln72_35' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 688 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_6)   --->   "%mul_ln72_6 = mul i22 %sext_ln72_35, i22 19" [nn.cpp:72]   --->   Operation 688 'mul' 'mul_ln72_6' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 689 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_19 = add i24 %shl_ln72_24, i24 %mul_ln72_18" [nn.cpp:72]   --->   Operation 689 'add' 'add_ln72_19' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 690 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_19, i32 8, i32 23" [nn.cpp:72]   --->   Operation 690 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 691 [1/1] (0.00ns)   --->   "%shl_ln72_25 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_19, i8 0" [nn.cpp:72]   --->   Operation 691 'bitconcatenate' 'shl_ln72_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 692 [1/1] (0.00ns)   --->   "%sext_ln72_70 = sext i22 %mul_ln72_19" [nn.cpp:72]   --->   Operation 692 'sext' 'sext_ln72_70' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 693 [1/1] (2.42ns)   --->   "%add_ln72_20 = add i24 %shl_ln72_25, i24 %sext_ln72_70" [nn.cpp:72]   --->   Operation 693 'add' 'add_ln72_20' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 694 [1/1] (0.00ns)   --->   "%shl_ln72_27 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %input_5_read, i2 0" [nn.cpp:72]   --->   Operation 694 'bitconcatenate' 'shl_ln72_27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 695 [1/1] (0.00ns)   --->   "%sext_ln72_72 = sext i18 %shl_ln72_27" [nn.cpp:72]   --->   Operation 695 'sext' 'sext_ln72_72' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 696 [1/1] (0.00ns)   --->   "%sext_ln72_73 = sext i18 %shl_ln72_27" [nn.cpp:72]   --->   Operation 696 'sext' 'sext_ln72_73' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 697 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_20, i32 8, i32 23" [nn.cpp:72]   --->   Operation 697 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 698 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_22)   --->   "%mul_ln72_20 = mul i24 %sext_ln72_29, i24 167" [nn.cpp:72]   --->   Operation 698 'mul' 'mul_ln72_20' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 699 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_23)   --->   "%mul_ln72_21 = mul i24 %sext_ln72_33, i24 16776890" [nn.cpp:72]   --->   Operation 699 'mul' 'mul_ln72_21' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 700 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_36 = add i24 %shl_ln72_46, i24 %mul_ln72_33" [nn.cpp:72]   --->   Operation 700 'add' 'add_ln72_36' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 701 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_36, i32 8, i32 23" [nn.cpp:72]   --->   Operation 701 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 702 [1/1] (0.00ns)   --->   "%shl_ln72_47 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_36, i8 0" [nn.cpp:72]   --->   Operation 702 'bitconcatenate' 'shl_ln72_47' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 703 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_37)   --->   "%mul_ln72_34 = mul i24 %sext_ln72_28, i24 149" [nn.cpp:72]   --->   Operation 703 'mul' 'mul_ln72_34' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 704 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_37 = add i24 %shl_ln72_47, i24 %mul_ln72_34" [nn.cpp:72]   --->   Operation 704 'add' 'add_ln72_37' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 705 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_39)   --->   "%mul_ln72_35 = mul i24 %sext_ln72_33, i24 275" [nn.cpp:72]   --->   Operation 705 'mul' 'mul_ln72_35' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 706 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_52 = add i24 %shl_ln72_62, i24 %sext_ln72_87" [nn.cpp:72]   --->   Operation 706 'add' 'add_ln72_52' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 707 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_53)   --->   "%mul_ln72_50 = mul i22 %sext_ln72_23, i22 4194282" [nn.cpp:72]   --->   Operation 707 'mul' 'mul_ln72_50' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 708 [1/1] (0.00ns)   --->   "%tmp_52 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_52, i32 8, i32 23" [nn.cpp:72]   --->   Operation 708 'partselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 709 [1/1] (0.00ns)   --->   "%shl_ln72_63 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_52, i8 0" [nn.cpp:72]   --->   Operation 709 'bitconcatenate' 'shl_ln72_63' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 710 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_53)   --->   "%sext_ln72_88 = sext i22 %mul_ln72_50" [nn.cpp:72]   --->   Operation 710 'sext' 'sext_ln72_88' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 711 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_53 = add i24 %shl_ln72_63, i24 %sext_ln72_88" [nn.cpp:72]   --->   Operation 711 'add' 'add_ln72_53' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 712 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_54)   --->   "%mul_ln72_51 = mul i22 %sext_ln72_27, i22 25" [nn.cpp:72]   --->   Operation 712 'mul' 'mul_ln72_51' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 713 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_55)   --->   "%mul_ln72_52 = mul i24 %sext_ln72_29, i24 16776998" [nn.cpp:72]   --->   Operation 713 'mul' 'mul_ln72_52' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 714 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_69 = add i24 %shl_ln72_84, i24 %mul_ln72_63" [nn.cpp:72]   --->   Operation 714 'add' 'add_ln72_69' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 715 [1/1] (0.00ns)   --->   "%tmp_69 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_69, i32 8, i32 23" [nn.cpp:72]   --->   Operation 715 'partselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 716 [1/1] (0.00ns)   --->   "%shl_ln72_85 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_69, i8 0" [nn.cpp:72]   --->   Operation 716 'bitconcatenate' 'shl_ln72_85' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 717 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_70)   --->   "%mul_ln72_64 = mul i24 %sext_ln72_22, i24 16777005" [nn.cpp:72]   --->   Operation 717 'mul' 'mul_ln72_64' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 718 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_70 = add i24 %shl_ln72_85, i24 %mul_ln72_64" [nn.cpp:72]   --->   Operation 718 'add' 'add_ln72_70' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 719 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_72)   --->   "%mul_ln72_65 = mul i24 %sext_ln72_29, i24 134" [nn.cpp:72]   --->   Operation 719 'mul' 'mul_ln72_65' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 720 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_73)   --->   "%mul_ln72_66 = mul i24 %sext_ln72_33, i24 16777124" [nn.cpp:72]   --->   Operation 720 'mul' 'mul_ln72_66' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 721 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_87 = add i24 %shl_ln72_103, i24 %mul_ln72_80" [nn.cpp:72]   --->   Operation 721 'add' 'add_ln72_87' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 722 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln72_12 = sub i19 0, i19 %sext_ln72_73" [nn.cpp:72]   --->   Operation 722 'sub' 'sub_ln72_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 723 [1/1] (4.12ns) (root node of TernaryAdder)   --->   "%sub_ln72_13 = sub i19 %sub_ln72_12, i19 %sext_ln72_26" [nn.cpp:72]   --->   Operation 723 'sub' 'sub_ln72_13' <Predicate = true> <Delay = 4.12> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 724 [1/1] (0.00ns)   --->   "%tmp_87 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_87, i32 8, i32 23" [nn.cpp:72]   --->   Operation 724 'partselect' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 725 [1/1] (0.00ns)   --->   "%shl_ln72_104 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_87, i8 0" [nn.cpp:72]   --->   Operation 725 'bitconcatenate' 'shl_ln72_104' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 726 [1/1] (0.00ns)   --->   "%sext_ln72_106 = sext i19 %sub_ln72_13" [nn.cpp:72]   --->   Operation 726 'sext' 'sext_ln72_106' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 727 [1/1] (2.42ns)   --->   "%add_ln72_88 = add i24 %shl_ln72_104, i24 %sext_ln72_106" [nn.cpp:72]   --->   Operation 727 'add' 'add_ln72_88' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 728 [1/1] (0.00ns)   --->   "%tmp_88 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_88, i32 8, i32 23" [nn.cpp:72]   --->   Operation 728 'partselect' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 729 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_89)   --->   "%mul_ln72_81 = mul i24 %sext_ln72_29, i24 16777038" [nn.cpp:72]   --->   Operation 729 'mul' 'mul_ln72_81' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 730 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_90)   --->   "%mul_ln72_82 = mul i24 %sext_ln72_33, i24 212" [nn.cpp:72]   --->   Operation 730 'mul' 'mul_ln72_82' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 731 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_103 = add i24 %shl_ln72_126, i24 %mul_ln72_90" [nn.cpp:72]   --->   Operation 731 'add' 'add_ln72_103' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 732 [1/1] (0.00ns)   --->   "%shl_ln72_127 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %input_4_read, i4 0" [nn.cpp:72]   --->   Operation 732 'bitconcatenate' 'shl_ln72_127' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 733 [1/1] (0.00ns)   --->   "%sext_ln72_115 = sext i20 %shl_ln72_127" [nn.cpp:72]   --->   Operation 733 'sext' 'sext_ln72_115' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 734 [1/1] (0.00ns)   --->   "%shl_ln72_128 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %input_4_read, i2 0" [nn.cpp:72]   --->   Operation 734 'bitconcatenate' 'shl_ln72_128' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 735 [1/1] (0.00ns)   --->   "%sext_ln72_116 = sext i18 %shl_ln72_128" [nn.cpp:72]   --->   Operation 735 'sext' 'sext_ln72_116' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 736 [1/1] (2.28ns)   --->   "%add_ln72_340 = add i21 %sext_ln72_115, i21 %sext_ln72_116" [nn.cpp:72]   --->   Operation 736 'add' 'add_ln72_340' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 737 [1/1] (0.00ns)   --->   "%tmp_103 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_103, i32 8, i32 23" [nn.cpp:72]   --->   Operation 737 'partselect' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 738 [1/1] (0.00ns)   --->   "%shl_ln72_129 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_103, i8 0" [nn.cpp:72]   --->   Operation 738 'bitconcatenate' 'shl_ln72_129' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 739 [1/1] (0.00ns)   --->   "%sext_ln72_117 = sext i21 %add_ln72_340" [nn.cpp:72]   --->   Operation 739 'sext' 'sext_ln72_117' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 740 [1/1] (2.42ns)   --->   "%add_ln72_104 = add i24 %shl_ln72_129, i24 %sext_ln72_117" [nn.cpp:72]   --->   Operation 740 'add' 'add_ln72_104' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 741 [1/1] (0.00ns)   --->   "%tmp_104 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_104, i32 8, i32 23" [nn.cpp:72]   --->   Operation 741 'partselect' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 742 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_120 = add i24 %shl_ln72_152, i24 %sext_ln72_136" [nn.cpp:72]   --->   Operation 742 'add' 'add_ln72_120' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 743 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_121)   --->   "%mul_ln72_101 = mul i21 %sext_ln72_20, i21 11" [nn.cpp:72]   --->   Operation 743 'mul' 'mul_ln72_101' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 744 [1/1] (0.00ns)   --->   "%tmp_121 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_120, i32 8, i32 23" [nn.cpp:72]   --->   Operation 744 'partselect' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 745 [1/1] (0.00ns)   --->   "%shl_ln72_153 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_121, i8 0" [nn.cpp:72]   --->   Operation 745 'bitconcatenate' 'shl_ln72_153' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 746 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_121)   --->   "%sext_ln72_137 = sext i21 %mul_ln72_101" [nn.cpp:72]   --->   Operation 746 'sext' 'sext_ln72_137' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 747 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_121 = add i24 %shl_ln72_153, i24 %sext_ln72_137" [nn.cpp:72]   --->   Operation 747 'add' 'add_ln72_121' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 748 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_122)   --->   "%mul_ln72_102 = mul i23 %sext_ln72_25, i23 42" [nn.cpp:72]   --->   Operation 748 'mul' 'mul_ln72_102' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 749 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_123)   --->   "%mul_ln72_103 = mul i24 %sext_ln72_29, i24 135" [nn.cpp:72]   --->   Operation 749 'mul' 'mul_ln72_103' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 750 [1/1] (0.00ns)   --->   "%shl_ln72_175 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %input_4_read, i3 0" [nn.cpp:72]   --->   Operation 750 'bitconcatenate' 'shl_ln72_175' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 751 [1/1] (0.00ns)   --->   "%sext_ln72_150 = sext i19 %shl_ln72_175" [nn.cpp:72]   --->   Operation 751 'sext' 'sext_ln72_150' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 752 [1/1] (2.25ns)   --->   "%add_ln72_344 = add i20 %sext_ln72_150, i20 %sext_ln72_21" [nn.cpp:72]   --->   Operation 752 'add' 'add_ln72_344' <Predicate = true> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 753 [1/1] (0.00ns)   --->   "%shl_ln72_176 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_138, i8 0" [nn.cpp:72]   --->   Operation 753 'bitconcatenate' 'shl_ln72_176' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 754 [1/1] (0.00ns)   --->   "%sext_ln72_151 = sext i20 %add_ln72_344" [nn.cpp:72]   --->   Operation 754 'sext' 'sext_ln72_151' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 755 [1/1] (2.42ns)   --->   "%add_ln72_138 = add i24 %shl_ln72_176, i24 %sext_ln72_151" [nn.cpp:72]   --->   Operation 755 'add' 'add_ln72_138' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 756 [1/1] (0.00ns)   --->   "%shl_ln72_177 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %input_5_read, i5 0" [nn.cpp:72]   --->   Operation 756 'bitconcatenate' 'shl_ln72_177' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 757 [1/1] (0.00ns)   --->   "%sext_ln72_152 = sext i21 %shl_ln72_177" [nn.cpp:72]   --->   Operation 757 'sext' 'sext_ln72_152' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 758 [1/1] (2.31ns)   --->   "%sub_ln72_30 = sub i22 %sext_ln72_152, i22 %sext_ln72_72" [nn.cpp:72]   --->   Operation 758 'sub' 'sub_ln72_30' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 759 [1/1] (0.00ns)   --->   "%tmp_139 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_138, i32 8, i32 23" [nn.cpp:72]   --->   Operation 759 'partselect' 'tmp_139' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 760 [1/1] (0.00ns)   --->   "%shl_ln72_178 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_139, i8 0" [nn.cpp:72]   --->   Operation 760 'bitconcatenate' 'shl_ln72_178' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 761 [1/1] (0.00ns)   --->   "%sext_ln72_153 = sext i22 %sub_ln72_30" [nn.cpp:72]   --->   Operation 761 'sext' 'sext_ln72_153' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 762 [1/1] (2.42ns)   --->   "%add_ln72_139 = add i24 %shl_ln72_178, i24 %sext_ln72_153" [nn.cpp:72]   --->   Operation 762 'add' 'add_ln72_139' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 763 [1/1] (0.00ns)   --->   "%tmp_140 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_139, i32 8, i32 23" [nn.cpp:72]   --->   Operation 763 'partselect' 'tmp_140' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 764 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_140)   --->   "%mul_ln72_116 = mul i24 %sext_ln72_29, i24 16777017" [nn.cpp:72]   --->   Operation 764 'mul' 'mul_ln72_116' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 765 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_141)   --->   "%mul_ln72_117 = mul i21 %sext_ln72_34, i21 2097141" [nn.cpp:72]   --->   Operation 765 'mul' 'mul_ln72_117' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 766 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_154 = add i24 %shl_ln72_195, i24 %mul_ln72_129" [nn.cpp:72]   --->   Operation 766 'add' 'add_ln72_154' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 767 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_155)   --->   "%mul_ln72_130 = mul i24 %sext_ln72_22, i24 69" [nn.cpp:72]   --->   Operation 767 'mul' 'mul_ln72_130' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 768 [1/1] (0.00ns)   --->   "%tmp_155 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_154, i32 8, i32 23" [nn.cpp:72]   --->   Operation 768 'partselect' 'tmp_155' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 769 [1/1] (0.00ns)   --->   "%shl_ln72_196 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_155, i8 0" [nn.cpp:72]   --->   Operation 769 'bitconcatenate' 'shl_ln72_196' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 770 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_155 = add i24 %shl_ln72_196, i24 %mul_ln72_130" [nn.cpp:72]   --->   Operation 770 'add' 'add_ln72_155' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 771 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_157)   --->   "%mul_ln72_131 = mul i24 %sext_ln72_29, i24 103" [nn.cpp:72]   --->   Operation 771 'mul' 'mul_ln72_131' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 772 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_158)   --->   "%mul_ln72_132 = mul i24 %sext_ln72_33, i24 16777013" [nn.cpp:72]   --->   Operation 772 'mul' 'mul_ln72_132' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 773 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_173)   --->   "%mul_ln72_142 = mul i23 %sext_ln72_25, i23 45" [nn.cpp:72]   --->   Operation 773 'mul' 'mul_ln72_142' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 774 [1/1] (0.00ns)   --->   "%shl_ln72_218 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_174, i8 0" [nn.cpp:72]   --->   Operation 774 'bitconcatenate' 'shl_ln72_218' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 775 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_173)   --->   "%sext_ln72_171 = sext i23 %mul_ln72_142" [nn.cpp:72]   --->   Operation 775 'sext' 'sext_ln72_171' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 776 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_173 = add i24 %shl_ln72_218, i24 %sext_ln72_171" [nn.cpp:72]   --->   Operation 776 'add' 'add_ln72_173' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 777 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_174)   --->   "%mul_ln72_143 = mul i24 %sext_ln72_29, i24 16777124" [nn.cpp:72]   --->   Operation 777 'mul' 'mul_ln72_143' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 778 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_175)   --->   "%mul_ln72_144 = mul i24 %sext_ln72_33, i24 16777134" [nn.cpp:72]   --->   Operation 778 'mul' 'mul_ln72_144' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 779 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_189 = add i24 %shl_ln72_236, i24 %mul_ln72_157" [nn.cpp:72]   --->   Operation 779 'add' 'add_ln72_189' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 780 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_190)   --->   "%mul_ln72_158 = mul i24 %sext_ln72_28, i24 16777146" [nn.cpp:72]   --->   Operation 780 'mul' 'mul_ln72_158' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 781 [1/1] (0.00ns)   --->   "%tmp_191 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_189, i32 8, i32 23" [nn.cpp:72]   --->   Operation 781 'partselect' 'tmp_191' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 782 [1/1] (0.00ns)   --->   "%shl_ln72_237 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_191, i8 0" [nn.cpp:72]   --->   Operation 782 'bitconcatenate' 'shl_ln72_237' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 783 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_190 = add i24 %shl_ln72_237, i24 %mul_ln72_158" [nn.cpp:72]   --->   Operation 783 'add' 'add_ln72_190' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 784 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_191)   --->   "%mul_ln72_159 = mul i24 %sext_ln72_29, i24 234" [nn.cpp:72]   --->   Operation 784 'mul' 'mul_ln72_159' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 785 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_192)   --->   "%mul_ln72_160 = mul i24 %sext_ln72_33, i24 168" [nn.cpp:72]   --->   Operation 785 'mul' 'mul_ln72_160' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 786 [1/1] (0.00ns)   --->   "%shl_ln72_257 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_207, i8 0" [nn.cpp:72]   --->   Operation 786 'bitconcatenate' 'shl_ln72_257' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 787 [1/1] (2.42ns)   --->   "%add_ln72_206 = add i24 %shl_ln72_257, i24 %sext_ln72_70" [nn.cpp:72]   --->   Operation 787 'add' 'add_ln72_206' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 788 [1/1] (2.31ns)   --->   "%sub_ln72_45 = sub i22 %sext_ln72_72, i22 %sext_ln72_152" [nn.cpp:72]   --->   Operation 788 'sub' 'sub_ln72_45' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 789 [1/1] (0.00ns)   --->   "%tmp_208 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_206, i32 8, i32 23" [nn.cpp:72]   --->   Operation 789 'partselect' 'tmp_208' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 790 [1/1] (0.00ns)   --->   "%shl_ln72_258 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_208, i8 0" [nn.cpp:72]   --->   Operation 790 'bitconcatenate' 'shl_ln72_258' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 791 [1/1] (0.00ns)   --->   "%sext_ln72_188 = sext i22 %sub_ln72_45" [nn.cpp:72]   --->   Operation 791 'sext' 'sext_ln72_188' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 792 [1/1] (2.42ns)   --->   "%add_ln72_207 = add i24 %shl_ln72_258, i24 %sext_ln72_188" [nn.cpp:72]   --->   Operation 792 'add' 'add_ln72_207' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 793 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_208)   --->   "%mul_ln72_170 = mul i23 %sext_ln72_31, i23 8388569" [nn.cpp:72]   --->   Operation 793 'mul' 'mul_ln72_170' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 794 [1/1] (0.00ns)   --->   "%tmp_209 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_207, i32 8, i32 23" [nn.cpp:72]   --->   Operation 794 'partselect' 'tmp_209' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 795 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_209)   --->   "%mul_ln72_171 = mul i24 %sext_ln72_33, i24 110" [nn.cpp:72]   --->   Operation 795 'mul' 'mul_ln72_171' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 796 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_223 = add i24 %shl_ln72_277, i24 %mul_ln72_183" [nn.cpp:72]   --->   Operation 796 'add' 'add_ln72_223' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 797 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_224)   --->   "%mul_ln72_184 = mul i24 %sext_ln72_28, i24 117" [nn.cpp:72]   --->   Operation 797 'mul' 'mul_ln72_184' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 798 [1/1] (0.00ns)   --->   "%tmp_225 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_223, i32 8, i32 23" [nn.cpp:72]   --->   Operation 798 'partselect' 'tmp_225' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 799 [1/1] (0.00ns)   --->   "%shl_ln72_278 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_225, i8 0" [nn.cpp:72]   --->   Operation 799 'bitconcatenate' 'shl_ln72_278' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 800 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_224 = add i24 %shl_ln72_278, i24 %mul_ln72_184" [nn.cpp:72]   --->   Operation 800 'add' 'add_ln72_224' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 801 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_225)   --->   "%mul_ln72_185 = mul i23 %sext_ln72_31, i23 50" [nn.cpp:72]   --->   Operation 801 'mul' 'mul_ln72_185' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 802 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_226)   --->   "%mul_ln72_186 = mul i24 %sext_ln72_33, i24 98" [nn.cpp:72]   --->   Operation 802 'mul' 'mul_ln72_186' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 803 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_240 = add i24 %shl_ln72_294, i24 %mul_ln72_195" [nn.cpp:72]   --->   Operation 803 'add' 'add_ln72_240' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 804 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_241)   --->   "%mul_ln72_196 = mul i24 %sext_ln72_28, i24 119" [nn.cpp:72]   --->   Operation 804 'mul' 'mul_ln72_196' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 805 [1/1] (0.00ns)   --->   "%tmp_245 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_240, i32 8, i32 23" [nn.cpp:72]   --->   Operation 805 'partselect' 'tmp_245' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 806 [1/1] (0.00ns)   --->   "%shl_ln72_295 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_245, i8 0" [nn.cpp:72]   --->   Operation 806 'bitconcatenate' 'shl_ln72_295' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 807 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_241 = add i24 %shl_ln72_295, i24 %mul_ln72_196" [nn.cpp:72]   --->   Operation 807 'add' 'add_ln72_241' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 808 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_242)   --->   "%mul_ln72_197 = mul i24 %sext_ln72_29, i24 215" [nn.cpp:72]   --->   Operation 808 'mul' 'mul_ln72_197' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 809 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_243)   --->   "%mul_ln72_198 = mul i24 %sext_ln72_33, i24 16776456" [nn.cpp:72]   --->   Operation 809 'mul' 'mul_ln72_198' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 810 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_256 = add i24 %shl_ln72_311, i24 %sext_ln72_223" [nn.cpp:72]   --->   Operation 810 'add' 'add_ln72_256' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 811 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_257)   --->   "%mul_ln72_208 = mul i24 %sext_ln72_22, i24 117" [nn.cpp:72]   --->   Operation 811 'mul' 'mul_ln72_208' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 812 [1/1] (0.00ns)   --->   "%tmp_261 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_256, i32 8, i32 23" [nn.cpp:72]   --->   Operation 812 'partselect' 'tmp_261' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 813 [1/1] (0.00ns)   --->   "%shl_ln72_312 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_261, i8 0" [nn.cpp:72]   --->   Operation 813 'bitconcatenate' 'shl_ln72_312' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 814 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_257 = add i24 %shl_ln72_312, i24 %mul_ln72_208" [nn.cpp:72]   --->   Operation 814 'add' 'add_ln72_257' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 815 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_259)   --->   "%mul_ln72_209 = mul i23 %sext_ln72_31, i23 42" [nn.cpp:72]   --->   Operation 815 'mul' 'mul_ln72_209' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 816 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_260)   --->   "%mul_ln72_210 = mul i24 %sext_ln72_33, i24 191" [nn.cpp:72]   --->   Operation 816 'mul' 'mul_ln72_210' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 817 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_273 = add i24 %shl_ln72_329, i24 %mul_ln72_222" [nn.cpp:72]   --->   Operation 817 'add' 'add_ln72_273' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 818 [1/1] (0.00ns)   --->   "%tmp_278 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_273, i32 8, i32 23" [nn.cpp:72]   --->   Operation 818 'partselect' 'tmp_278' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 819 [1/1] (0.00ns)   --->   "%shl_ln72_330 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_278, i8 0" [nn.cpp:72]   --->   Operation 819 'bitconcatenate' 'shl_ln72_330' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 820 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_274)   --->   "%mul_ln72_223 = mul i24 %sext_ln72_22, i24 131" [nn.cpp:72]   --->   Operation 820 'mul' 'mul_ln72_223' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 821 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_274 = add i24 %shl_ln72_330, i24 %mul_ln72_223" [nn.cpp:72]   --->   Operation 821 'add' 'add_ln72_274' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 822 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_275)   --->   "%mul_ln72_224 = mul i24 %sext_ln72_28, i24 180" [nn.cpp:72]   --->   Operation 822 'mul' 'mul_ln72_224' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 823 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_290 = add i24 %shl_ln72_348, i24 %mul_ln72_237" [nn.cpp:72]   --->   Operation 823 'add' 'add_ln72_290' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 824 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_291)   --->   "%mul_ln72_238 = mul i23 %sext_ln72_19, i23 8388570" [nn.cpp:72]   --->   Operation 824 'mul' 'mul_ln72_238' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 825 [1/1] (0.00ns)   --->   "%tmp_295 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_290, i32 8, i32 23" [nn.cpp:72]   --->   Operation 825 'partselect' 'tmp_295' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 826 [1/1] (0.00ns)   --->   "%shl_ln72_349 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_295, i8 0" [nn.cpp:72]   --->   Operation 826 'bitconcatenate' 'shl_ln72_349' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 827 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_291)   --->   "%sext_ln72_236 = sext i23 %mul_ln72_238" [nn.cpp:72]   --->   Operation 827 'sext' 'sext_ln72_236' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 828 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_291 = add i24 %shl_ln72_349, i24 %sext_ln72_236" [nn.cpp:72]   --->   Operation 828 'add' 'add_ln72_291' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 829 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_292)   --->   "%mul_ln72_239 = mul i21 %sext_ln72_24, i21 13" [nn.cpp:72]   --->   Operation 829 'mul' 'mul_ln72_239' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 830 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_294)   --->   "%mul_ln72_240 = mul i24 %sext_ln72_33, i24 16777041" [nn.cpp:72]   --->   Operation 830 'mul' 'mul_ln72_240' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 831 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_307 = add i24 %shl_ln72_366, i24 %mul_ln72_250" [nn.cpp:72]   --->   Operation 831 'add' 'add_ln72_307' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 832 [1/1] (0.00ns)   --->   "%tmp_313 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_307, i32 8, i32 23" [nn.cpp:72]   --->   Operation 832 'partselect' 'tmp_313' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 833 [1/1] (0.00ns)   --->   "%shl_ln72_367 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_313, i8 0" [nn.cpp:72]   --->   Operation 833 'bitconcatenate' 'shl_ln72_367' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 834 [1/1] (2.42ns)   --->   "%add_ln72_308 = add i24 %shl_ln72_367, i24 %sext_ln72_151" [nn.cpp:72]   --->   Operation 834 'add' 'add_ln72_308' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 835 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_309)   --->   "%mul_ln72_251 = mul i23 %sext_ln72_25, i23 51" [nn.cpp:72]   --->   Operation 835 'mul' 'mul_ln72_251' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 836 [1/1] (0.00ns)   --->   "%tmp_314 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_308, i32 8, i32 23" [nn.cpp:72]   --->   Operation 836 'partselect' 'tmp_314' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 837 [1/1] (0.00ns)   --->   "%shl_ln72_368 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_314, i8 0" [nn.cpp:72]   --->   Operation 837 'bitconcatenate' 'shl_ln72_368' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 838 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_309)   --->   "%sext_ln72_249 = sext i23 %mul_ln72_251" [nn.cpp:72]   --->   Operation 838 'sext' 'sext_ln72_249' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 839 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_309 = add i24 %shl_ln72_368, i24 %sext_ln72_249" [nn.cpp:72]   --->   Operation 839 'add' 'add_ln72_309' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 840 [1/1] (2.28ns)   --->   "%sub_ln72_64 = sub i21 0, i21 %sext_ln72_115" [nn.cpp:72]   --->   Operation 840 'sub' 'sub_ln72_64' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 841 [1/1] (0.00ns)   --->   "%shl_ln72_384 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_330, i8 0" [nn.cpp:72]   --->   Operation 841 'bitconcatenate' 'shl_ln72_384' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 842 [1/1] (0.00ns)   --->   "%sext_ln72_256 = sext i21 %sub_ln72_64" [nn.cpp:72]   --->   Operation 842 'sext' 'sext_ln72_256' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 843 [1/1] (2.42ns)   --->   "%add_ln72_325 = add i24 %shl_ln72_384, i24 %sext_ln72_256" [nn.cpp:72]   --->   Operation 843 'add' 'add_ln72_325' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 844 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_326)   --->   "%mul_ln72_263 = mul i24 %sext_ln72_28, i24 16777113" [nn.cpp:72]   --->   Operation 844 'mul' 'mul_ln72_263' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 845 [1/1] (0.00ns)   --->   "%tmp_331 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_325, i32 8, i32 23" [nn.cpp:72]   --->   Operation 845 'partselect' 'tmp_331' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 846 [1/1] (0.00ns)   --->   "%shl_ln72_385 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_331, i8 0" [nn.cpp:72]   --->   Operation 846 'bitconcatenate' 'shl_ln72_385' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 847 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_326 = add i24 %shl_ln72_385, i24 %mul_ln72_263" [nn.cpp:72]   --->   Operation 847 'add' 'add_ln72_326' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 848 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_327)   --->   "%mul_ln72_264 = mul i24 %sext_ln72_29, i24 398" [nn.cpp:72]   --->   Operation 848 'mul' 'mul_ln72_264' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 849 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_328)   --->   "%mul_ln72_265 = mul i24 %sext_ln72_33, i24 263" [nn.cpp:72]   --->   Operation 849 'mul' 'mul_ln72_265' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 6.87>
ST_7 : Operation 850 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_4 = add i24 %shl_ln72_7, i24 %mul_ln72_4" [nn.cpp:72]   --->   Operation 850 'add' 'add_ln72_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 851 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_5)   --->   "%mul_ln72_5 = mul i24 %sext_ln72_29, i24 16777134" [nn.cpp:72]   --->   Operation 851 'mul' 'mul_ln72_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 852 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_4, i32 8, i32 23" [nn.cpp:72]   --->   Operation 852 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 853 [1/1] (0.00ns)   --->   "%shl_ln72_8 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_5, i8 0" [nn.cpp:72]   --->   Operation 853 'bitconcatenate' 'shl_ln72_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 854 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_5 = add i24 %shl_ln72_8, i24 %mul_ln72_5" [nn.cpp:72]   --->   Operation 854 'add' 'add_ln72_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 855 [1/1] (0.00ns)   --->   "%sext_ln72_32 = sext i16 %input_7_read" [nn.cpp:72]   --->   Operation 855 'sext' 'sext_ln72_32' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 856 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_6)   --->   "%mul_ln72_6 = mul i22 %sext_ln72_35, i22 19" [nn.cpp:72]   --->   Operation 856 'mul' 'mul_ln72_6' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 857 [1/1] (0.00ns)   --->   "%sext_ln72_37 = sext i16 %input_8_read" [nn.cpp:72]   --->   Operation 857 'sext' 'sext_ln72_37' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 858 [1/1] (0.00ns)   --->   "%sext_ln72_38 = sext i16 %input_8_read" [nn.cpp:72]   --->   Operation 858 'sext' 'sext_ln72_38' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 859 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_7)   --->   "%mul_ln72_7 = mul i24 %sext_ln72_37, i24 159" [nn.cpp:72]   --->   Operation 859 'mul' 'mul_ln72_7' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 860 [1/1] (0.00ns)   --->   "%shl_ln72_26 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %input_5_read, i4 0" [nn.cpp:72]   --->   Operation 860 'bitconcatenate' 'shl_ln72_26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 861 [1/1] (0.00ns)   --->   "%sext_ln72_71 = sext i20 %shl_ln72_26" [nn.cpp:72]   --->   Operation 861 'sext' 'sext_ln72_71' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 862 [1/1] (0.00ns)   --->   "%sext_ln72_74 = sext i18 %shl_ln72_27" [nn.cpp:72]   --->   Operation 862 'sext' 'sext_ln72_74' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 863 [1/1] (2.28ns)   --->   "%add_ln72_96 = add i21 %sext_ln72_71, i21 %sext_ln72_74" [nn.cpp:72]   --->   Operation 863 'add' 'add_ln72_96' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 864 [1/1] (0.00ns)   --->   "%shl_ln72_28 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_20, i8 0" [nn.cpp:72]   --->   Operation 864 'bitconcatenate' 'shl_ln72_28' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 865 [1/1] (0.00ns)   --->   "%sext_ln72_75 = sext i21 %add_ln72_96" [nn.cpp:72]   --->   Operation 865 'sext' 'sext_ln72_75' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 866 [1/1] (2.42ns)   --->   "%add_ln72_21 = add i24 %shl_ln72_28, i24 %sext_ln72_75" [nn.cpp:72]   --->   Operation 866 'add' 'add_ln72_21' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 867 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_21, i32 8, i32 23" [nn.cpp:72]   --->   Operation 867 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 868 [1/1] (0.00ns)   --->   "%shl_ln72_29 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_21, i8 0" [nn.cpp:72]   --->   Operation 868 'bitconcatenate' 'shl_ln72_29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 869 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_22)   --->   "%mul_ln72_20 = mul i24 %sext_ln72_29, i24 167" [nn.cpp:72]   --->   Operation 869 'mul' 'mul_ln72_20' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 870 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_22 = add i24 %shl_ln72_29, i24 %mul_ln72_20" [nn.cpp:72]   --->   Operation 870 'add' 'add_ln72_22' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 871 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_23)   --->   "%mul_ln72_21 = mul i24 %sext_ln72_33, i24 16776890" [nn.cpp:72]   --->   Operation 871 'mul' 'mul_ln72_21' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 872 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_24)   --->   "%mul_ln72_22 = mul i24 %sext_ln72_37, i24 16776858" [nn.cpp:72]   --->   Operation 872 'mul' 'mul_ln72_22' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 873 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_37 = add i24 %shl_ln72_47, i24 %mul_ln72_34" [nn.cpp:72]   --->   Operation 873 'add' 'add_ln72_37' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 874 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_37, i32 8, i32 23" [nn.cpp:72]   --->   Operation 874 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 875 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_39)   --->   "%mul_ln72_35 = mul i24 %sext_ln72_33, i24 275" [nn.cpp:72]   --->   Operation 875 'mul' 'mul_ln72_35' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 876 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_40)   --->   "%mul_ln72_36 = mul i24 %sext_ln72_37, i24 16777018" [nn.cpp:72]   --->   Operation 876 'mul' 'mul_ln72_36' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 877 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_53 = add i24 %shl_ln72_63, i24 %sext_ln72_88" [nn.cpp:72]   --->   Operation 877 'add' 'add_ln72_53' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 878 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_54)   --->   "%mul_ln72_51 = mul i22 %sext_ln72_27, i22 25" [nn.cpp:72]   --->   Operation 878 'mul' 'mul_ln72_51' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 879 [1/1] (0.00ns)   --->   "%tmp_53 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_53, i32 8, i32 23" [nn.cpp:72]   --->   Operation 879 'partselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 880 [1/1] (0.00ns)   --->   "%shl_ln72_64 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_53, i8 0" [nn.cpp:72]   --->   Operation 880 'bitconcatenate' 'shl_ln72_64' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 881 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_54)   --->   "%sext_ln72_89 = sext i22 %mul_ln72_51" [nn.cpp:72]   --->   Operation 881 'sext' 'sext_ln72_89' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 882 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_54 = add i24 %shl_ln72_64, i24 %sext_ln72_89" [nn.cpp:72]   --->   Operation 882 'add' 'add_ln72_54' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 883 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_55)   --->   "%mul_ln72_52 = mul i24 %sext_ln72_29, i24 16776998" [nn.cpp:72]   --->   Operation 883 'mul' 'mul_ln72_52' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 884 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_57)   --->   "%mul_ln72_53 = mul i24 %sext_ln72_37, i24 247" [nn.cpp:72]   --->   Operation 884 'mul' 'mul_ln72_53' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 885 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_70 = add i24 %shl_ln72_85, i24 %mul_ln72_64" [nn.cpp:72]   --->   Operation 885 'add' 'add_ln72_70' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 886 [1/1] (0.00ns)   --->   "%shl_ln72_86 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %input_5_read, i1 0" [nn.cpp:72]   --->   Operation 886 'bitconcatenate' 'shl_ln72_86' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 887 [1/1] (0.00ns)   --->   "%sext_ln72_101 = sext i17 %shl_ln72_86" [nn.cpp:72]   --->   Operation 887 'sext' 'sext_ln72_101' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 888 [1/1] (2.28ns)   --->   "%sub_ln72_11 = sub i21 %sext_ln72_101, i21 %sext_ln72_71" [nn.cpp:72]   --->   Operation 888 'sub' 'sub_ln72_11' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 889 [1/1] (0.00ns)   --->   "%tmp_70 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_70, i32 8, i32 23" [nn.cpp:72]   --->   Operation 889 'partselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 890 [1/1] (0.00ns)   --->   "%shl_ln72_87 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_70, i8 0" [nn.cpp:72]   --->   Operation 890 'bitconcatenate' 'shl_ln72_87' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 891 [1/1] (0.00ns)   --->   "%sext_ln72_102 = sext i21 %sub_ln72_11" [nn.cpp:72]   --->   Operation 891 'sext' 'sext_ln72_102' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 892 [1/1] (2.42ns)   --->   "%add_ln72_71 = add i24 %shl_ln72_87, i24 %sext_ln72_102" [nn.cpp:72]   --->   Operation 892 'add' 'add_ln72_71' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 893 [1/1] (0.00ns)   --->   "%tmp_71 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_71, i32 8, i32 23" [nn.cpp:72]   --->   Operation 893 'partselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 894 [1/1] (0.00ns)   --->   "%shl_ln72_88 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_71, i8 0" [nn.cpp:72]   --->   Operation 894 'bitconcatenate' 'shl_ln72_88' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 895 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_72)   --->   "%mul_ln72_65 = mul i24 %sext_ln72_29, i24 134" [nn.cpp:72]   --->   Operation 895 'mul' 'mul_ln72_65' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 896 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_72 = add i24 %shl_ln72_88, i24 %mul_ln72_65" [nn.cpp:72]   --->   Operation 896 'add' 'add_ln72_72' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 897 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_73)   --->   "%mul_ln72_66 = mul i24 %sext_ln72_33, i24 16777124" [nn.cpp:72]   --->   Operation 897 'mul' 'mul_ln72_66' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 898 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_74)   --->   "%mul_ln72_67 = mul i24 %sext_ln72_37, i24 16776898" [nn.cpp:72]   --->   Operation 898 'mul' 'mul_ln72_67' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 899 [1/1] (0.00ns)   --->   "%shl_ln72_105 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_88, i8 0" [nn.cpp:72]   --->   Operation 899 'bitconcatenate' 'shl_ln72_105' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 900 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_89)   --->   "%mul_ln72_81 = mul i24 %sext_ln72_29, i24 16777038" [nn.cpp:72]   --->   Operation 900 'mul' 'mul_ln72_81' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 901 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_89 = add i24 %shl_ln72_105, i24 %mul_ln72_81" [nn.cpp:72]   --->   Operation 901 'add' 'add_ln72_89' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 902 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_90)   --->   "%mul_ln72_82 = mul i24 %sext_ln72_33, i24 212" [nn.cpp:72]   --->   Operation 902 'mul' 'mul_ln72_82' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 903 [1/1] (0.00ns)   --->   "%shl_ln72_130 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %input_5_read, i6 0" [nn.cpp:72]   --->   Operation 903 'bitconcatenate' 'shl_ln72_130' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 904 [1/1] (0.00ns)   --->   "%sext_ln72_118 = sext i22 %shl_ln72_130" [nn.cpp:72]   --->   Operation 904 'sext' 'sext_ln72_118' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 905 [1/1] (2.35ns)   --->   "%sub_ln72_22 = sub i23 %sext_ln72_118, i23 %sext_ln72_25" [nn.cpp:72]   --->   Operation 905 'sub' 'sub_ln72_22' <Predicate = true> <Delay = 2.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 906 [1/1] (0.00ns)   --->   "%shl_ln72_131 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_104, i8 0" [nn.cpp:72]   --->   Operation 906 'bitconcatenate' 'shl_ln72_131' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 907 [1/1] (0.00ns)   --->   "%sext_ln72_119 = sext i23 %sub_ln72_22" [nn.cpp:72]   --->   Operation 907 'sext' 'sext_ln72_119' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 908 [1/1] (2.42ns)   --->   "%add_ln72_105 = add i24 %shl_ln72_131, i24 %sext_ln72_119" [nn.cpp:72]   --->   Operation 908 'add' 'add_ln72_105' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 909 [1/1] (0.00ns)   --->   "%tmp_105 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_105, i32 8, i32 23" [nn.cpp:72]   --->   Operation 909 'partselect' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 910 [1/1] (5.57ns)   --->   "%mul_ln72_91 = mul i24 %sext_ln72_33, i24 16777140" [nn.cpp:72]   --->   Operation 910 'mul' 'mul_ln72_91' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 911 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_121 = add i24 %shl_ln72_153, i24 %sext_ln72_137" [nn.cpp:72]   --->   Operation 911 'add' 'add_ln72_121' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 912 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_122)   --->   "%mul_ln72_102 = mul i23 %sext_ln72_25, i23 42" [nn.cpp:72]   --->   Operation 912 'mul' 'mul_ln72_102' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 913 [1/1] (0.00ns)   --->   "%tmp_122 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_121, i32 8, i32 23" [nn.cpp:72]   --->   Operation 913 'partselect' 'tmp_122' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 914 [1/1] (0.00ns)   --->   "%shl_ln72_154 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_122, i8 0" [nn.cpp:72]   --->   Operation 914 'bitconcatenate' 'shl_ln72_154' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 915 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_122)   --->   "%sext_ln72_138 = sext i23 %mul_ln72_102" [nn.cpp:72]   --->   Operation 915 'sext' 'sext_ln72_138' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 916 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_122 = add i24 %shl_ln72_154, i24 %sext_ln72_138" [nn.cpp:72]   --->   Operation 916 'add' 'add_ln72_122' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 917 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_123)   --->   "%mul_ln72_103 = mul i24 %sext_ln72_29, i24 135" [nn.cpp:72]   --->   Operation 917 'mul' 'mul_ln72_103' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 918 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_124)   --->   "%mul_ln72_104 = mul i24 %sext_ln72_33, i24 78" [nn.cpp:72]   --->   Operation 918 'mul' 'mul_ln72_104' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 919 [1/1] (0.00ns)   --->   "%shl_ln72_179 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_140, i8 0" [nn.cpp:72]   --->   Operation 919 'bitconcatenate' 'shl_ln72_179' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 920 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_140)   --->   "%mul_ln72_116 = mul i24 %sext_ln72_29, i24 16777017" [nn.cpp:72]   --->   Operation 920 'mul' 'mul_ln72_116' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 921 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_140 = add i24 %shl_ln72_179, i24 %mul_ln72_116" [nn.cpp:72]   --->   Operation 921 'add' 'add_ln72_140' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 922 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_141)   --->   "%mul_ln72_117 = mul i21 %sext_ln72_34, i21 2097141" [nn.cpp:72]   --->   Operation 922 'mul' 'mul_ln72_117' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 923 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_142)   --->   "%mul_ln72_118 = mul i24 %sext_ln72_37, i24 195" [nn.cpp:72]   --->   Operation 923 'mul' 'mul_ln72_118' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 924 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_155 = add i24 %shl_ln72_196, i24 %mul_ln72_130" [nn.cpp:72]   --->   Operation 924 'add' 'add_ln72_155' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 925 [1/1] (2.35ns)   --->   "%sub_ln72_69 = sub i23 %sext_ln72_25, i23 %sext_ln72_118" [nn.cpp:72]   --->   Operation 925 'sub' 'sub_ln72_69' <Predicate = true> <Delay = 2.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 926 [1/1] (0.00ns)   --->   "%tmp_156 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_155, i32 8, i32 23" [nn.cpp:72]   --->   Operation 926 'partselect' 'tmp_156' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 927 [1/1] (0.00ns)   --->   "%shl_ln72_197 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_156, i8 0" [nn.cpp:72]   --->   Operation 927 'bitconcatenate' 'shl_ln72_197' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 928 [1/1] (0.00ns)   --->   "%sext_ln72_163 = sext i23 %sub_ln72_69" [nn.cpp:72]   --->   Operation 928 'sext' 'sext_ln72_163' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 929 [1/1] (2.42ns)   --->   "%add_ln72_156 = add i24 %shl_ln72_197, i24 %sext_ln72_163" [nn.cpp:72]   --->   Operation 929 'add' 'add_ln72_156' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 930 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_157)   --->   "%mul_ln72_131 = mul i24 %sext_ln72_29, i24 103" [nn.cpp:72]   --->   Operation 930 'mul' 'mul_ln72_131' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 931 [1/1] (0.00ns)   --->   "%tmp_157 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_156, i32 8, i32 23" [nn.cpp:72]   --->   Operation 931 'partselect' 'tmp_157' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 932 [1/1] (0.00ns)   --->   "%shl_ln72_198 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_157, i8 0" [nn.cpp:72]   --->   Operation 932 'bitconcatenate' 'shl_ln72_198' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 933 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_157 = add i24 %shl_ln72_198, i24 %mul_ln72_131" [nn.cpp:72]   --->   Operation 933 'add' 'add_ln72_157' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 934 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_158)   --->   "%mul_ln72_132 = mul i24 %sext_ln72_33, i24 16777013" [nn.cpp:72]   --->   Operation 934 'mul' 'mul_ln72_132' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 935 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_173 = add i24 %shl_ln72_218, i24 %sext_ln72_171" [nn.cpp:72]   --->   Operation 935 'add' 'add_ln72_173' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 936 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_174)   --->   "%mul_ln72_143 = mul i24 %sext_ln72_29, i24 16777124" [nn.cpp:72]   --->   Operation 936 'mul' 'mul_ln72_143' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 937 [1/1] (0.00ns)   --->   "%tmp_175 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_173, i32 8, i32 23" [nn.cpp:72]   --->   Operation 937 'partselect' 'tmp_175' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 938 [1/1] (0.00ns)   --->   "%shl_ln72_219 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_175, i8 0" [nn.cpp:72]   --->   Operation 938 'bitconcatenate' 'shl_ln72_219' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 939 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_174 = add i24 %shl_ln72_219, i24 %mul_ln72_143" [nn.cpp:72]   --->   Operation 939 'add' 'add_ln72_174' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 940 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_175)   --->   "%mul_ln72_144 = mul i24 %sext_ln72_33, i24 16777134" [nn.cpp:72]   --->   Operation 940 'mul' 'mul_ln72_144' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 941 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_176)   --->   "%mul_ln72_145 = mul i24 %sext_ln72_37, i24 338" [nn.cpp:72]   --->   Operation 941 'mul' 'mul_ln72_145' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 942 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_190 = add i24 %shl_ln72_237, i24 %mul_ln72_158" [nn.cpp:72]   --->   Operation 942 'add' 'add_ln72_190' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 943 [1/1] (0.00ns)   --->   "%tmp_192 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_190, i32 8, i32 23" [nn.cpp:72]   --->   Operation 943 'partselect' 'tmp_192' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 944 [1/1] (0.00ns)   --->   "%shl_ln72_238 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_192, i8 0" [nn.cpp:72]   --->   Operation 944 'bitconcatenate' 'shl_ln72_238' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 945 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_191)   --->   "%mul_ln72_159 = mul i24 %sext_ln72_29, i24 234" [nn.cpp:72]   --->   Operation 945 'mul' 'mul_ln72_159' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 946 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_191 = add i24 %shl_ln72_238, i24 %mul_ln72_159" [nn.cpp:72]   --->   Operation 946 'add' 'add_ln72_191' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 947 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_192)   --->   "%mul_ln72_160 = mul i24 %sext_ln72_33, i24 168" [nn.cpp:72]   --->   Operation 947 'mul' 'mul_ln72_160' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 948 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_193)   --->   "%mul_ln72_161 = mul i24 %sext_ln72_37, i24 16776824" [nn.cpp:72]   --->   Operation 948 'mul' 'mul_ln72_161' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 949 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_208)   --->   "%mul_ln72_170 = mul i23 %sext_ln72_31, i23 8388569" [nn.cpp:72]   --->   Operation 949 'mul' 'mul_ln72_170' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 950 [1/1] (0.00ns)   --->   "%shl_ln72_259 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_209, i8 0" [nn.cpp:72]   --->   Operation 950 'bitconcatenate' 'shl_ln72_259' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 951 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_208)   --->   "%sext_ln72_189 = sext i23 %mul_ln72_170" [nn.cpp:72]   --->   Operation 951 'sext' 'sext_ln72_189' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 952 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_208 = add i24 %shl_ln72_259, i24 %sext_ln72_189" [nn.cpp:72]   --->   Operation 952 'add' 'add_ln72_208' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 953 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_209)   --->   "%mul_ln72_171 = mul i24 %sext_ln72_33, i24 110" [nn.cpp:72]   --->   Operation 953 'mul' 'mul_ln72_171' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 954 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_210)   --->   "%mul_ln72_172 = mul i23 %sext_ln72_38, i23 45" [nn.cpp:72]   --->   Operation 954 'mul' 'mul_ln72_172' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 955 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_224 = add i24 %shl_ln72_278, i24 %mul_ln72_184" [nn.cpp:72]   --->   Operation 955 'add' 'add_ln72_224' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 956 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_225)   --->   "%mul_ln72_185 = mul i23 %sext_ln72_31, i23 50" [nn.cpp:72]   --->   Operation 956 'mul' 'mul_ln72_185' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 957 [1/1] (0.00ns)   --->   "%tmp_226 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_224, i32 8, i32 23" [nn.cpp:72]   --->   Operation 957 'partselect' 'tmp_226' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 958 [1/1] (0.00ns)   --->   "%shl_ln72_279 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_226, i8 0" [nn.cpp:72]   --->   Operation 958 'bitconcatenate' 'shl_ln72_279' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 959 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_225)   --->   "%sext_ln72_202 = sext i23 %mul_ln72_185" [nn.cpp:72]   --->   Operation 959 'sext' 'sext_ln72_202' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 960 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_225 = add i24 %shl_ln72_279, i24 %sext_ln72_202" [nn.cpp:72]   --->   Operation 960 'add' 'add_ln72_225' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 961 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_226)   --->   "%mul_ln72_186 = mul i24 %sext_ln72_33, i24 98" [nn.cpp:72]   --->   Operation 961 'mul' 'mul_ln72_186' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 962 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_241 = add i24 %shl_ln72_295, i24 %mul_ln72_196" [nn.cpp:72]   --->   Operation 962 'add' 'add_ln72_241' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 963 [1/1] (0.00ns)   --->   "%tmp_246 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_241, i32 8, i32 23" [nn.cpp:72]   --->   Operation 963 'partselect' 'tmp_246' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 964 [1/1] (0.00ns)   --->   "%shl_ln72_296 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_246, i8 0" [nn.cpp:72]   --->   Operation 964 'bitconcatenate' 'shl_ln72_296' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 965 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_242)   --->   "%mul_ln72_197 = mul i24 %sext_ln72_29, i24 215" [nn.cpp:72]   --->   Operation 965 'mul' 'mul_ln72_197' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 966 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_242 = add i24 %shl_ln72_296, i24 %mul_ln72_197" [nn.cpp:72]   --->   Operation 966 'add' 'add_ln72_242' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 967 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_243)   --->   "%mul_ln72_198 = mul i24 %sext_ln72_33, i24 16776456" [nn.cpp:72]   --->   Operation 967 'mul' 'mul_ln72_198' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 968 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_257 = add i24 %shl_ln72_312, i24 %mul_ln72_208" [nn.cpp:72]   --->   Operation 968 'add' 'add_ln72_257' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 969 [1/1] (0.00ns)   --->   "%shl_ln72_313 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %input_5_read, i3 0" [nn.cpp:72]   --->   Operation 969 'bitconcatenate' 'shl_ln72_313' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 970 [1/1] (0.00ns)   --->   "%sext_ln72_224 = sext i19 %shl_ln72_313" [nn.cpp:72]   --->   Operation 970 'sext' 'sext_ln72_224' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 971 [1/1] (2.25ns)   --->   "%sub_ln72_54 = sub i20 0, i20 %sext_ln72_224" [nn.cpp:72]   --->   Operation 971 'sub' 'sub_ln72_54' <Predicate = true> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 972 [1/1] (0.00ns)   --->   "%tmp_262 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_257, i32 8, i32 23" [nn.cpp:72]   --->   Operation 972 'partselect' 'tmp_262' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 973 [1/1] (0.00ns)   --->   "%shl_ln72_314 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_262, i8 0" [nn.cpp:72]   --->   Operation 973 'bitconcatenate' 'shl_ln72_314' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 974 [1/1] (0.00ns)   --->   "%sext_ln72_225 = sext i20 %sub_ln72_54" [nn.cpp:72]   --->   Operation 974 'sext' 'sext_ln72_225' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 975 [1/1] (2.42ns)   --->   "%add_ln72_258 = add i24 %shl_ln72_314, i24 %sext_ln72_225" [nn.cpp:72]   --->   Operation 975 'add' 'add_ln72_258' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 976 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_259)   --->   "%mul_ln72_209 = mul i23 %sext_ln72_31, i23 42" [nn.cpp:72]   --->   Operation 976 'mul' 'mul_ln72_209' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 977 [1/1] (0.00ns)   --->   "%tmp_263 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_258, i32 8, i32 23" [nn.cpp:72]   --->   Operation 977 'partselect' 'tmp_263' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 978 [1/1] (0.00ns)   --->   "%shl_ln72_315 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_263, i8 0" [nn.cpp:72]   --->   Operation 978 'bitconcatenate' 'shl_ln72_315' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 979 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_259)   --->   "%sext_ln72_226 = sext i23 %mul_ln72_209" [nn.cpp:72]   --->   Operation 979 'sext' 'sext_ln72_226' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 980 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_259 = add i24 %shl_ln72_315, i24 %sext_ln72_226" [nn.cpp:72]   --->   Operation 980 'add' 'add_ln72_259' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 981 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_260)   --->   "%mul_ln72_210 = mul i24 %sext_ln72_33, i24 191" [nn.cpp:72]   --->   Operation 981 'mul' 'mul_ln72_210' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 982 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_261)   --->   "%mul_ln72_211 = mul i23 %sext_ln72_38, i23 8388570" [nn.cpp:72]   --->   Operation 982 'mul' 'mul_ln72_211' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 983 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_274 = add i24 %shl_ln72_330, i24 %mul_ln72_223" [nn.cpp:72]   --->   Operation 983 'add' 'add_ln72_274' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 984 [1/1] (0.00ns)   --->   "%tmp_279 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_274, i32 8, i32 23" [nn.cpp:72]   --->   Operation 984 'partselect' 'tmp_279' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 985 [1/1] (0.00ns)   --->   "%shl_ln72_331 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_279, i8 0" [nn.cpp:72]   --->   Operation 985 'bitconcatenate' 'shl_ln72_331' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 986 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_275)   --->   "%mul_ln72_224 = mul i24 %sext_ln72_28, i24 180" [nn.cpp:72]   --->   Operation 986 'mul' 'mul_ln72_224' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 987 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_275 = add i24 %shl_ln72_331, i24 %mul_ln72_224" [nn.cpp:72]   --->   Operation 987 'add' 'add_ln72_275' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 988 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_277)   --->   "%mul_ln72_225 = mul i23 %sext_ln72_32, i23 41" [nn.cpp:72]   --->   Operation 988 'mul' 'mul_ln72_225' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 989 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_291 = add i24 %shl_ln72_349, i24 %sext_ln72_236" [nn.cpp:72]   --->   Operation 989 'add' 'add_ln72_291' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 990 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_292)   --->   "%mul_ln72_239 = mul i21 %sext_ln72_24, i21 13" [nn.cpp:72]   --->   Operation 990 'mul' 'mul_ln72_239' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 991 [1/1] (0.00ns)   --->   "%tmp_296 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_291, i32 8, i32 23" [nn.cpp:72]   --->   Operation 991 'partselect' 'tmp_296' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 992 [1/1] (0.00ns)   --->   "%shl_ln72_350 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_296, i8 0" [nn.cpp:72]   --->   Operation 992 'bitconcatenate' 'shl_ln72_350' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 993 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_292)   --->   "%sext_ln72_237 = sext i21 %mul_ln72_239" [nn.cpp:72]   --->   Operation 993 'sext' 'sext_ln72_237' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 994 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_292 = add i24 %shl_ln72_350, i24 %sext_ln72_237" [nn.cpp:72]   --->   Operation 994 'add' 'add_ln72_292' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 995 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_294)   --->   "%mul_ln72_240 = mul i24 %sext_ln72_33, i24 16777041" [nn.cpp:72]   --->   Operation 995 'mul' 'mul_ln72_240' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 996 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_295)   --->   "%mul_ln72_241 = mul i24 %sext_ln72_37, i24 16777128" [nn.cpp:72]   --->   Operation 996 'mul' 'mul_ln72_241' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 997 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_309 = add i24 %shl_ln72_368, i24 %sext_ln72_249" [nn.cpp:72]   --->   Operation 997 'add' 'add_ln72_309' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 998 [1/1] (0.00ns)   --->   "%tmp_315 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_309, i32 8, i32 23" [nn.cpp:72]   --->   Operation 998 'partselect' 'tmp_315' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 999 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_312)   --->   "%mul_ln72_252 = mul i24 %sext_ln72_37, i24 16776951" [nn.cpp:72]   --->   Operation 999 'mul' 'mul_ln72_252' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1000 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_326 = add i24 %shl_ln72_385, i24 %mul_ln72_263" [nn.cpp:72]   --->   Operation 1000 'add' 'add_ln72_326' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1001 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_327)   --->   "%mul_ln72_264 = mul i24 %sext_ln72_29, i24 398" [nn.cpp:72]   --->   Operation 1001 'mul' 'mul_ln72_264' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1002 [1/1] (0.00ns)   --->   "%tmp_332 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_326, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1002 'partselect' 'tmp_332' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1003 [1/1] (0.00ns)   --->   "%shl_ln72_386 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_332, i8 0" [nn.cpp:72]   --->   Operation 1003 'bitconcatenate' 'shl_ln72_386' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1004 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_327 = add i24 %shl_ln72_386, i24 %mul_ln72_264" [nn.cpp:72]   --->   Operation 1004 'add' 'add_ln72_327' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1005 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_328)   --->   "%mul_ln72_265 = mul i24 %sext_ln72_33, i24 263" [nn.cpp:72]   --->   Operation 1005 'mul' 'mul_ln72_265' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1006 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_329)   --->   "%mul_ln72_266 = mul i24 %sext_ln72_37, i24 16777005" [nn.cpp:72]   --->   Operation 1006 'mul' 'mul_ln72_266' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 7.20>
ST_8 : Operation 1007 [1/1] (0.00ns)   --->   "%sext_ln72_30 = sext i16 %input_6_read" [nn.cpp:72]   --->   Operation 1007 'sext' 'sext_ln72_30' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1008 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_5 = add i24 %shl_ln72_8, i24 %mul_ln72_5" [nn.cpp:72]   --->   Operation 1008 'add' 'add_ln72_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1009 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_6)   --->   "%mul_ln72_6 = mul i22 %sext_ln72_35, i22 19" [nn.cpp:72]   --->   Operation 1009 'mul' 'mul_ln72_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1010 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_5, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1010 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1011 [1/1] (0.00ns)   --->   "%shl_ln72_9 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_6, i8 0" [nn.cpp:72]   --->   Operation 1011 'bitconcatenate' 'shl_ln72_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1012 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_6)   --->   "%sext_ln72_36 = sext i22 %mul_ln72_6" [nn.cpp:72]   --->   Operation 1012 'sext' 'sext_ln72_36' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1013 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_6 = add i24 %shl_ln72_9, i24 %sext_ln72_36" [nn.cpp:72]   --->   Operation 1013 'add' 'add_ln72_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1014 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_7)   --->   "%mul_ln72_7 = mul i24 %sext_ln72_37, i24 159" [nn.cpp:72]   --->   Operation 1014 'mul' 'mul_ln72_7' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1015 [1/1] (0.00ns)   --->   "%sext_ln72_41 = sext i16 %input_9_read" [nn.cpp:72]   --->   Operation 1015 'sext' 'sext_ln72_41' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1016 [1/1] (0.00ns)   --->   "%sext_ln72_42 = sext i16 %input_9_read" [nn.cpp:72]   --->   Operation 1016 'sext' 'sext_ln72_42' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1017 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_8)   --->   "%mul_ln72_8 = mul i23 %sext_ln72_42, i23 58" [nn.cpp:72]   --->   Operation 1017 'mul' 'mul_ln72_8' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1018 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_22 = add i24 %shl_ln72_29, i24 %mul_ln72_20" [nn.cpp:72]   --->   Operation 1018 'add' 'add_ln72_22' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1019 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_22, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1019 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1020 [1/1] (0.00ns)   --->   "%shl_ln72_30 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_22, i8 0" [nn.cpp:72]   --->   Operation 1020 'bitconcatenate' 'shl_ln72_30' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1021 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_23)   --->   "%mul_ln72_21 = mul i24 %sext_ln72_33, i24 16776890" [nn.cpp:72]   --->   Operation 1021 'mul' 'mul_ln72_21' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1022 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_23 = add i24 %shl_ln72_30, i24 %mul_ln72_21" [nn.cpp:72]   --->   Operation 1022 'add' 'add_ln72_23' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1023 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_24)   --->   "%mul_ln72_22 = mul i24 %sext_ln72_37, i24 16776858" [nn.cpp:72]   --->   Operation 1023 'mul' 'mul_ln72_22' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1024 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_25)   --->   "%mul_ln72_23 = mul i24 %sext_ln72_41, i24 161" [nn.cpp:72]   --->   Operation 1024 'mul' 'mul_ln72_23' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1025 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %input_6_read, i3 0" [nn.cpp:72]   --->   Operation 1025 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1026 [1/1] (0.00ns)   --->   "%shl_ln72_48 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_37, i8 0" [nn.cpp:72]   --->   Operation 1026 'bitconcatenate' 'shl_ln72_48' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1027 [1/1] (0.00ns)   --->   "%sext_ln72_84 = sext i19 %shl_ln" [nn.cpp:72]   --->   Operation 1027 'sext' 'sext_ln72_84' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1028 [1/1] (2.42ns)   --->   "%add_ln72_38 = add i24 %shl_ln72_48, i24 %sext_ln72_84" [nn.cpp:72]   --->   Operation 1028 'add' 'add_ln72_38' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1029 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_38, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1029 'partselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1030 [1/1] (0.00ns)   --->   "%shl_ln72_49 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_38, i8 0" [nn.cpp:72]   --->   Operation 1030 'bitconcatenate' 'shl_ln72_49' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1031 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_39)   --->   "%mul_ln72_35 = mul i24 %sext_ln72_33, i24 275" [nn.cpp:72]   --->   Operation 1031 'mul' 'mul_ln72_35' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1032 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_39 = add i24 %shl_ln72_49, i24 %mul_ln72_35" [nn.cpp:72]   --->   Operation 1032 'add' 'add_ln72_39' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1033 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_40)   --->   "%mul_ln72_36 = mul i24 %sext_ln72_37, i24 16777018" [nn.cpp:72]   --->   Operation 1033 'mul' 'mul_ln72_36' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1034 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_41)   --->   "%mul_ln72_37 = mul i23 %sext_ln72_42, i23 44" [nn.cpp:72]   --->   Operation 1034 'mul' 'mul_ln72_37' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1035 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_54 = add i24 %shl_ln72_64, i24 %sext_ln72_89" [nn.cpp:72]   --->   Operation 1035 'add' 'add_ln72_54' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1036 [1/1] (0.00ns)   --->   "%tmp_54 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_54, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1036 'partselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1037 [1/1] (0.00ns)   --->   "%shl_ln72_65 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_54, i8 0" [nn.cpp:72]   --->   Operation 1037 'bitconcatenate' 'shl_ln72_65' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1038 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_55)   --->   "%mul_ln72_52 = mul i24 %sext_ln72_29, i24 16776998" [nn.cpp:72]   --->   Operation 1038 'mul' 'mul_ln72_52' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1039 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_55 = add i24 %shl_ln72_65, i24 %mul_ln72_52" [nn.cpp:72]   --->   Operation 1039 'add' 'add_ln72_55' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1040 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_57)   --->   "%mul_ln72_53 = mul i24 %sext_ln72_37, i24 247" [nn.cpp:72]   --->   Operation 1040 'mul' 'mul_ln72_53' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1041 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_58)   --->   "%mul_ln72_54 = mul i24 %sext_ln72_41, i24 16777128" [nn.cpp:72]   --->   Operation 1041 'mul' 'mul_ln72_54' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1042 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_72 = add i24 %shl_ln72_88, i24 %mul_ln72_65" [nn.cpp:72]   --->   Operation 1042 'add' 'add_ln72_72' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1043 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_73)   --->   "%mul_ln72_66 = mul i24 %sext_ln72_33, i24 16777124" [nn.cpp:72]   --->   Operation 1043 'mul' 'mul_ln72_66' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1044 [1/1] (0.00ns)   --->   "%tmp_72 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_72, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1044 'partselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1045 [1/1] (0.00ns)   --->   "%shl_ln72_89 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_72, i8 0" [nn.cpp:72]   --->   Operation 1045 'bitconcatenate' 'shl_ln72_89' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1046 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_73 = add i24 %shl_ln72_89, i24 %mul_ln72_66" [nn.cpp:72]   --->   Operation 1046 'add' 'add_ln72_73' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1047 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_74)   --->   "%mul_ln72_67 = mul i24 %sext_ln72_37, i24 16776898" [nn.cpp:72]   --->   Operation 1047 'mul' 'mul_ln72_67' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1048 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_75)   --->   "%mul_ln72_68 = mul i24 %sext_ln72_41, i24 16777054" [nn.cpp:72]   --->   Operation 1048 'mul' 'mul_ln72_68' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1049 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_89 = add i24 %shl_ln72_105, i24 %mul_ln72_81" [nn.cpp:72]   --->   Operation 1049 'add' 'add_ln72_89' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1050 [1/1] (0.00ns)   --->   "%tmp_89 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_89, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1050 'partselect' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1051 [1/1] (0.00ns)   --->   "%shl_ln72_106 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_89, i8 0" [nn.cpp:72]   --->   Operation 1051 'bitconcatenate' 'shl_ln72_106' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1052 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_90)   --->   "%mul_ln72_82 = mul i24 %sext_ln72_33, i24 212" [nn.cpp:72]   --->   Operation 1052 'mul' 'mul_ln72_82' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1053 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_90 = add i24 %shl_ln72_106, i24 %mul_ln72_82" [nn.cpp:72]   --->   Operation 1053 'add' 'add_ln72_90' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1054 [1/1] (0.00ns)   --->   "%shl_ln72_132 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %input_6_read, i6 0" [nn.cpp:72]   --->   Operation 1054 'bitconcatenate' 'shl_ln72_132' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1055 [1/1] (0.00ns)   --->   "%sext_ln72_120 = sext i22 %shl_ln72_132" [nn.cpp:72]   --->   Operation 1055 'sext' 'sext_ln72_120' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1056 [1/1] (0.00ns)   --->   "%shl_ln72_133 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %input_6_read, i2 0" [nn.cpp:72]   --->   Operation 1056 'bitconcatenate' 'shl_ln72_133' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1057 [1/1] (0.00ns)   --->   "%sext_ln72_121 = sext i18 %shl_ln72_133" [nn.cpp:72]   --->   Operation 1057 'sext' 'sext_ln72_121' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1058 [1/1] (0.00ns)   --->   "%sext_ln72_122 = sext i18 %shl_ln72_133" [nn.cpp:72]   --->   Operation 1058 'sext' 'sext_ln72_122' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1059 [1/1] (2.35ns)   --->   "%sub_ln72_23 = sub i23 %sext_ln72_120, i23 %sext_ln72_122" [nn.cpp:72]   --->   Operation 1059 'sub' 'sub_ln72_23' <Predicate = true> <Delay = 2.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1060 [1/1] (0.00ns)   --->   "%shl_ln72_134 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_105, i8 0" [nn.cpp:72]   --->   Operation 1060 'bitconcatenate' 'shl_ln72_134' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1061 [1/1] (0.00ns)   --->   "%sext_ln72_123 = sext i23 %sub_ln72_23" [nn.cpp:72]   --->   Operation 1061 'sext' 'sext_ln72_123' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1062 [1/1] (2.42ns)   --->   "%add_ln72_106 = add i24 %shl_ln72_134, i24 %sext_ln72_123" [nn.cpp:72]   --->   Operation 1062 'add' 'add_ln72_106' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1063 [1/1] (0.00ns)   --->   "%tmp_106 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_106, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1063 'partselect' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1064 [1/1] (0.00ns)   --->   "%shl_ln72_135 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_106, i8 0" [nn.cpp:72]   --->   Operation 1064 'bitconcatenate' 'shl_ln72_135' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1065 [1/1] (2.42ns)   --->   "%add_ln72_107 = add i24 %shl_ln72_135, i24 %mul_ln72_91" [nn.cpp:72]   --->   Operation 1065 'add' 'add_ln72_107' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1066 [1/1] (0.00ns)   --->   "%tmp_107 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_107, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1066 'partselect' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1067 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_109)   --->   "%mul_ln72_92 = mul i24 %sext_ln72_41, i24 16777124" [nn.cpp:72]   --->   Operation 1067 'mul' 'mul_ln72_92' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1068 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_122 = add i24 %shl_ln72_154, i24 %sext_ln72_138" [nn.cpp:72]   --->   Operation 1068 'add' 'add_ln72_122' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1069 [1/1] (0.00ns)   --->   "%tmp_123 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_122, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1069 'partselect' 'tmp_123' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1070 [1/1] (0.00ns)   --->   "%shl_ln72_155 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_123, i8 0" [nn.cpp:72]   --->   Operation 1070 'bitconcatenate' 'shl_ln72_155' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1071 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_123)   --->   "%mul_ln72_103 = mul i24 %sext_ln72_29, i24 135" [nn.cpp:72]   --->   Operation 1071 'mul' 'mul_ln72_103' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1072 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_123 = add i24 %shl_ln72_155, i24 %mul_ln72_103" [nn.cpp:72]   --->   Operation 1072 'add' 'add_ln72_123' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1073 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_124)   --->   "%mul_ln72_104 = mul i24 %sext_ln72_33, i24 78" [nn.cpp:72]   --->   Operation 1073 'mul' 'mul_ln72_104' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1074 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_125)   --->   "%mul_ln72_105 = mul i24 %sext_ln72_37, i24 322" [nn.cpp:72]   --->   Operation 1074 'mul' 'mul_ln72_105' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1075 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_140 = add i24 %shl_ln72_179, i24 %mul_ln72_116" [nn.cpp:72]   --->   Operation 1075 'add' 'add_ln72_140' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1076 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_141)   --->   "%mul_ln72_117 = mul i21 %sext_ln72_34, i21 2097141" [nn.cpp:72]   --->   Operation 1076 'mul' 'mul_ln72_117' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1077 [1/1] (0.00ns)   --->   "%tmp_141 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_140, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1077 'partselect' 'tmp_141' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1078 [1/1] (0.00ns)   --->   "%shl_ln72_180 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_141, i8 0" [nn.cpp:72]   --->   Operation 1078 'bitconcatenate' 'shl_ln72_180' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1079 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_141)   --->   "%sext_ln72_154 = sext i21 %mul_ln72_117" [nn.cpp:72]   --->   Operation 1079 'sext' 'sext_ln72_154' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1080 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_141 = add i24 %shl_ln72_180, i24 %sext_ln72_154" [nn.cpp:72]   --->   Operation 1080 'add' 'add_ln72_141' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1081 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_142)   --->   "%mul_ln72_118 = mul i24 %sext_ln72_37, i24 195" [nn.cpp:72]   --->   Operation 1081 'mul' 'mul_ln72_118' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1082 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_157 = add i24 %shl_ln72_198, i24 %mul_ln72_131" [nn.cpp:72]   --->   Operation 1082 'add' 'add_ln72_157' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1083 [1/1] (0.00ns)   --->   "%tmp_158 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_157, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1083 'partselect' 'tmp_158' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1084 [1/1] (0.00ns)   --->   "%shl_ln72_199 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_158, i8 0" [nn.cpp:72]   --->   Operation 1084 'bitconcatenate' 'shl_ln72_199' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1085 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_158)   --->   "%mul_ln72_132 = mul i24 %sext_ln72_33, i24 16777013" [nn.cpp:72]   --->   Operation 1085 'mul' 'mul_ln72_132' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1086 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_158 = add i24 %shl_ln72_199, i24 %mul_ln72_132" [nn.cpp:72]   --->   Operation 1086 'add' 'add_ln72_158' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1087 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_160)   --->   "%mul_ln72_133 = mul i24 %sext_ln72_41, i24 16777131" [nn.cpp:72]   --->   Operation 1087 'mul' 'mul_ln72_133' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1088 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_174 = add i24 %shl_ln72_219, i24 %mul_ln72_143" [nn.cpp:72]   --->   Operation 1088 'add' 'add_ln72_174' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1089 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_175)   --->   "%mul_ln72_144 = mul i24 %sext_ln72_33, i24 16777134" [nn.cpp:72]   --->   Operation 1089 'mul' 'mul_ln72_144' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1090 [1/1] (0.00ns)   --->   "%tmp_176 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_174, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1090 'partselect' 'tmp_176' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1091 [1/1] (0.00ns)   --->   "%shl_ln72_220 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_176, i8 0" [nn.cpp:72]   --->   Operation 1091 'bitconcatenate' 'shl_ln72_220' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1092 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_175 = add i24 %shl_ln72_220, i24 %mul_ln72_144" [nn.cpp:72]   --->   Operation 1092 'add' 'add_ln72_175' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1093 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_176)   --->   "%mul_ln72_145 = mul i24 %sext_ln72_37, i24 338" [nn.cpp:72]   --->   Operation 1093 'mul' 'mul_ln72_145' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1094 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_177)   --->   "%mul_ln72_146 = mul i23 %sext_ln72_42, i23 8388553" [nn.cpp:72]   --->   Operation 1094 'mul' 'mul_ln72_146' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1095 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_191 = add i24 %shl_ln72_238, i24 %mul_ln72_159" [nn.cpp:72]   --->   Operation 1095 'add' 'add_ln72_191' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1096 [1/1] (0.00ns)   --->   "%tmp_193 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_191, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1096 'partselect' 'tmp_193' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1097 [1/1] (0.00ns)   --->   "%shl_ln72_239 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_193, i8 0" [nn.cpp:72]   --->   Operation 1097 'bitconcatenate' 'shl_ln72_239' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1098 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_192)   --->   "%mul_ln72_160 = mul i24 %sext_ln72_33, i24 168" [nn.cpp:72]   --->   Operation 1098 'mul' 'mul_ln72_160' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1099 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_192 = add i24 %shl_ln72_239, i24 %mul_ln72_160" [nn.cpp:72]   --->   Operation 1099 'add' 'add_ln72_192' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1100 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_193)   --->   "%mul_ln72_161 = mul i24 %sext_ln72_37, i24 16776824" [nn.cpp:72]   --->   Operation 1100 'mul' 'mul_ln72_161' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1101 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_208 = add i24 %shl_ln72_259, i24 %sext_ln72_189" [nn.cpp:72]   --->   Operation 1101 'add' 'add_ln72_208' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1102 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_209)   --->   "%mul_ln72_171 = mul i24 %sext_ln72_33, i24 110" [nn.cpp:72]   --->   Operation 1102 'mul' 'mul_ln72_171' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1103 [1/1] (0.00ns)   --->   "%tmp_210 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_208, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1103 'partselect' 'tmp_210' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1104 [1/1] (0.00ns)   --->   "%shl_ln72_260 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_210, i8 0" [nn.cpp:72]   --->   Operation 1104 'bitconcatenate' 'shl_ln72_260' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1105 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_209 = add i24 %shl_ln72_260, i24 %mul_ln72_171" [nn.cpp:72]   --->   Operation 1105 'add' 'add_ln72_209' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1106 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_210)   --->   "%mul_ln72_172 = mul i23 %sext_ln72_38, i23 45" [nn.cpp:72]   --->   Operation 1106 'mul' 'mul_ln72_172' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1107 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_211)   --->   "%mul_ln72_173 = mul i23 %sext_ln72_42, i23 61" [nn.cpp:72]   --->   Operation 1107 'mul' 'mul_ln72_173' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1108 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_225 = add i24 %shl_ln72_279, i24 %sext_ln72_202" [nn.cpp:72]   --->   Operation 1108 'add' 'add_ln72_225' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1109 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_226)   --->   "%mul_ln72_186 = mul i24 %sext_ln72_33, i24 98" [nn.cpp:72]   --->   Operation 1109 'mul' 'mul_ln72_186' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1110 [1/1] (0.00ns)   --->   "%tmp_227 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_225, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1110 'partselect' 'tmp_227' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1111 [1/1] (0.00ns)   --->   "%shl_ln72_280 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_227, i8 0" [nn.cpp:72]   --->   Operation 1111 'bitconcatenate' 'shl_ln72_280' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1112 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_226 = add i24 %shl_ln72_280, i24 %mul_ln72_186" [nn.cpp:72]   --->   Operation 1112 'add' 'add_ln72_226' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1113 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_242 = add i24 %shl_ln72_296, i24 %mul_ln72_197" [nn.cpp:72]   --->   Operation 1113 'add' 'add_ln72_242' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1114 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_243)   --->   "%mul_ln72_198 = mul i24 %sext_ln72_33, i24 16776456" [nn.cpp:72]   --->   Operation 1114 'mul' 'mul_ln72_198' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1115 [1/1] (0.00ns)   --->   "%tmp_247 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_242, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1115 'partselect' 'tmp_247' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1116 [1/1] (0.00ns)   --->   "%shl_ln72_297 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_247, i8 0" [nn.cpp:72]   --->   Operation 1116 'bitconcatenate' 'shl_ln72_297' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1117 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_243 = add i24 %shl_ln72_297, i24 %mul_ln72_198" [nn.cpp:72]   --->   Operation 1117 'add' 'add_ln72_243' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1118 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_245)   --->   "%mul_ln72_199 = mul i24 %sext_ln72_41, i24 156" [nn.cpp:72]   --->   Operation 1118 'mul' 'mul_ln72_199' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1119 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_259 = add i24 %shl_ln72_315, i24 %sext_ln72_226" [nn.cpp:72]   --->   Operation 1119 'add' 'add_ln72_259' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1120 [1/1] (0.00ns)   --->   "%tmp_264 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_259, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1120 'partselect' 'tmp_264' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1121 [1/1] (0.00ns)   --->   "%shl_ln72_316 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_264, i8 0" [nn.cpp:72]   --->   Operation 1121 'bitconcatenate' 'shl_ln72_316' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1122 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_260)   --->   "%mul_ln72_210 = mul i24 %sext_ln72_33, i24 191" [nn.cpp:72]   --->   Operation 1122 'mul' 'mul_ln72_210' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1123 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_260 = add i24 %shl_ln72_316, i24 %mul_ln72_210" [nn.cpp:72]   --->   Operation 1123 'add' 'add_ln72_260' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1124 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_261)   --->   "%mul_ln72_211 = mul i23 %sext_ln72_38, i23 8388570" [nn.cpp:72]   --->   Operation 1124 'mul' 'mul_ln72_211' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1125 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_275 = add i24 %shl_ln72_331, i24 %mul_ln72_224" [nn.cpp:72]   --->   Operation 1125 'add' 'add_ln72_275' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1126 [1/1] (0.00ns)   --->   "%shl_ln72_332 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %input_6_read, i7 0" [nn.cpp:72]   --->   Operation 1126 'bitconcatenate' 'shl_ln72_332' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1127 [1/1] (0.00ns)   --->   "%sext_ln72_230 = sext i23 %shl_ln72_332" [nn.cpp:72]   --->   Operation 1127 'sext' 'sext_ln72_230' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1128 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln72_61 = sub i24 %sext_ln72_230, i24 %sext_ln72_121" [nn.cpp:72]   --->   Operation 1128 'sub' 'sub_ln72_61' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1129 [1/1] (0.00ns)   --->   "%tmp_280 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_275, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1129 'partselect' 'tmp_280' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1130 [1/1] (0.00ns)   --->   "%shl_ln72_333 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_280, i8 0" [nn.cpp:72]   --->   Operation 1130 'bitconcatenate' 'shl_ln72_333' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1131 [1/1] (4.27ns) (root node of TernaryAdder)   --->   "%add_ln72_276 = add i24 %shl_ln72_333, i24 %sub_ln72_61" [nn.cpp:72]   --->   Operation 1131 'add' 'add_ln72_276' <Predicate = true> <Delay = 4.27> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1132 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_277)   --->   "%mul_ln72_225 = mul i23 %sext_ln72_32, i23 41" [nn.cpp:72]   --->   Operation 1132 'mul' 'mul_ln72_225' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1133 [1/1] (0.00ns)   --->   "%tmp_281 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_276, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1133 'partselect' 'tmp_281' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1134 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_278)   --->   "%mul_ln72_226 = mul i24 %sext_ln72_37, i24 168" [nn.cpp:72]   --->   Operation 1134 'mul' 'mul_ln72_226' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1135 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_292 = add i24 %shl_ln72_350, i24 %sext_ln72_237" [nn.cpp:72]   --->   Operation 1135 'add' 'add_ln72_292' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1136 [1/1] (0.00ns)   --->   "%sext_ln72_238 = sext i19 %shl_ln" [nn.cpp:72]   --->   Operation 1136 'sext' 'sext_ln72_238' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1137 [1/1] (2.25ns)   --->   "%sub_ln72_76 = sub i20 %sext_ln72_30, i20 %sext_ln72_238" [nn.cpp:72]   --->   Operation 1137 'sub' 'sub_ln72_76' <Predicate = true> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1138 [1/1] (0.00ns)   --->   "%tmp_297 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_292, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1138 'partselect' 'tmp_297' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1139 [1/1] (0.00ns)   --->   "%shl_ln72_351 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_297, i8 0" [nn.cpp:72]   --->   Operation 1139 'bitconcatenate' 'shl_ln72_351' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1140 [1/1] (0.00ns)   --->   "%sext_ln72_239 = sext i20 %sub_ln72_76" [nn.cpp:72]   --->   Operation 1140 'sext' 'sext_ln72_239' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1141 [1/1] (2.42ns)   --->   "%add_ln72_293 = add i24 %shl_ln72_351, i24 %sext_ln72_239" [nn.cpp:72]   --->   Operation 1141 'add' 'add_ln72_293' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1142 [1/1] (0.00ns)   --->   "%tmp_298 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_293, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1142 'partselect' 'tmp_298' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1143 [1/1] (0.00ns)   --->   "%shl_ln72_352 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_298, i8 0" [nn.cpp:72]   --->   Operation 1143 'bitconcatenate' 'shl_ln72_352' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1144 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_294)   --->   "%mul_ln72_240 = mul i24 %sext_ln72_33, i24 16777041" [nn.cpp:72]   --->   Operation 1144 'mul' 'mul_ln72_240' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1145 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_294 = add i24 %shl_ln72_352, i24 %mul_ln72_240" [nn.cpp:72]   --->   Operation 1145 'add' 'add_ln72_294' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1146 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_295)   --->   "%mul_ln72_241 = mul i24 %sext_ln72_37, i24 16777128" [nn.cpp:72]   --->   Operation 1146 'mul' 'mul_ln72_241' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1147 [1/1] (0.00ns)   --->   "%shl_ln72_369 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %input_6_read, i4 0" [nn.cpp:72]   --->   Operation 1147 'bitconcatenate' 'shl_ln72_369' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1148 [1/1] (0.00ns)   --->   "%sext_ln72_250 = sext i20 %shl_ln72_369" [nn.cpp:72]   --->   Operation 1148 'sext' 'sext_ln72_250' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1149 [1/1] (2.35ns)   --->   "%sub_ln72_62 = sub i23 %sext_ln72_250, i23 %sext_ln72_120" [nn.cpp:72]   --->   Operation 1149 'sub' 'sub_ln72_62' <Predicate = true> <Delay = 2.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1150 [1/1] (0.00ns)   --->   "%shl_ln72_370 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_315, i8 0" [nn.cpp:72]   --->   Operation 1150 'bitconcatenate' 'shl_ln72_370' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1151 [1/1] (0.00ns)   --->   "%sext_ln72_251 = sext i23 %sub_ln72_62" [nn.cpp:72]   --->   Operation 1151 'sext' 'sext_ln72_251' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1152 [1/1] (2.42ns)   --->   "%add_ln72_310 = add i24 %shl_ln72_370, i24 %sext_ln72_251" [nn.cpp:72]   --->   Operation 1152 'add' 'add_ln72_310' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1153 [1/1] (0.00ns)   --->   "%tmp_316 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_310, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1153 'partselect' 'tmp_316' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1154 [1/1] (0.00ns)   --->   "%shl_ln72_371 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_316, i8 0" [nn.cpp:72]   --->   Operation 1154 'bitconcatenate' 'shl_ln72_371' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1155 [1/1] (2.42ns)   --->   "%add_ln72_311 = add i24 %shl_ln72_371, i24 %mul_ln72_91" [nn.cpp:72]   --->   Operation 1155 'add' 'add_ln72_311' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1156 [1/1] (0.00ns)   --->   "%tmp_317 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_311, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1156 'partselect' 'tmp_317' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1157 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_312)   --->   "%mul_ln72_252 = mul i24 %sext_ln72_37, i24 16776951" [nn.cpp:72]   --->   Operation 1157 'mul' 'mul_ln72_252' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1158 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_327 = add i24 %shl_ln72_386, i24 %mul_ln72_264" [nn.cpp:72]   --->   Operation 1158 'add' 'add_ln72_327' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1159 [1/1] (0.00ns)   --->   "%tmp_333 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_327, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1159 'partselect' 'tmp_333' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1160 [1/1] (0.00ns)   --->   "%shl_ln72_387 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_333, i8 0" [nn.cpp:72]   --->   Operation 1160 'bitconcatenate' 'shl_ln72_387' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1161 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_328)   --->   "%mul_ln72_265 = mul i24 %sext_ln72_33, i24 263" [nn.cpp:72]   --->   Operation 1161 'mul' 'mul_ln72_265' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1162 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_328 = add i24 %shl_ln72_387, i24 %mul_ln72_265" [nn.cpp:72]   --->   Operation 1162 'add' 'add_ln72_328' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1163 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_329)   --->   "%mul_ln72_266 = mul i24 %sext_ln72_37, i24 16777005" [nn.cpp:72]   --->   Operation 1163 'mul' 'mul_ln72_266' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1164 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_330)   --->   "%mul_ln72_267 = mul i24 %sext_ln72_41, i24 16777083" [nn.cpp:72]   --->   Operation 1164 'mul' 'mul_ln72_267' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 6.84>
ST_9 : Operation 1165 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_6 = add i24 %shl_ln72_9, i24 %sext_ln72_36" [nn.cpp:72]   --->   Operation 1165 'add' 'add_ln72_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1166 [1/1] (0.00ns)   --->   "%sext_ln72_39 = sext i16 %input_8_read" [nn.cpp:72]   --->   Operation 1166 'sext' 'sext_ln72_39' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1167 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_6, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1167 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1168 [1/1] (0.00ns)   --->   "%shl_ln72_s = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_7, i8 0" [nn.cpp:72]   --->   Operation 1168 'bitconcatenate' 'shl_ln72_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1169 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_7)   --->   "%mul_ln72_7 = mul i24 %sext_ln72_37, i24 159" [nn.cpp:72]   --->   Operation 1169 'mul' 'mul_ln72_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1170 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_7 = add i24 %shl_ln72_s, i24 %mul_ln72_7" [nn.cpp:72]   --->   Operation 1170 'add' 'add_ln72_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1171 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_8)   --->   "%mul_ln72_8 = mul i23 %sext_ln72_42, i23 58" [nn.cpp:72]   --->   Operation 1171 'mul' 'mul_ln72_8' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1172 [1/1] (0.00ns)   --->   "%sext_ln72_44 = sext i16 %input_10_read" [nn.cpp:72]   --->   Operation 1172 'sext' 'sext_ln72_44' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1173 [1/1] (0.00ns)   --->   "%sext_ln72_45 = sext i16 %input_10_read" [nn.cpp:72]   --->   Operation 1173 'sext' 'sext_ln72_45' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1174 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_9)   --->   "%mul_ln72_9 = mul i24 %sext_ln72_44, i24 454" [nn.cpp:72]   --->   Operation 1174 'mul' 'mul_ln72_9' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1175 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_23 = add i24 %shl_ln72_30, i24 %mul_ln72_21" [nn.cpp:72]   --->   Operation 1175 'add' 'add_ln72_23' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1176 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_23, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1176 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1177 [1/1] (0.00ns)   --->   "%shl_ln72_31 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_23, i8 0" [nn.cpp:72]   --->   Operation 1177 'bitconcatenate' 'shl_ln72_31' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1178 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_24)   --->   "%mul_ln72_22 = mul i24 %sext_ln72_37, i24 16776858" [nn.cpp:72]   --->   Operation 1178 'mul' 'mul_ln72_22' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1179 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_24 = add i24 %shl_ln72_31, i24 %mul_ln72_22" [nn.cpp:72]   --->   Operation 1179 'add' 'add_ln72_24' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1180 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_25)   --->   "%mul_ln72_23 = mul i24 %sext_ln72_41, i24 161" [nn.cpp:72]   --->   Operation 1180 'mul' 'mul_ln72_23' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1181 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_26)   --->   "%mul_ln72_24 = mul i24 %sext_ln72_44, i24 345" [nn.cpp:72]   --->   Operation 1181 'mul' 'mul_ln72_24' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1182 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_39 = add i24 %shl_ln72_49, i24 %mul_ln72_35" [nn.cpp:72]   --->   Operation 1182 'add' 'add_ln72_39' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1183 [1/1] (0.00ns)   --->   "%tmp_39 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_39, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1183 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1184 [1/1] (0.00ns)   --->   "%shl_ln72_50 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_39, i8 0" [nn.cpp:72]   --->   Operation 1184 'bitconcatenate' 'shl_ln72_50' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1185 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_40)   --->   "%mul_ln72_36 = mul i24 %sext_ln72_37, i24 16777018" [nn.cpp:72]   --->   Operation 1185 'mul' 'mul_ln72_36' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1186 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_40 = add i24 %shl_ln72_50, i24 %mul_ln72_36" [nn.cpp:72]   --->   Operation 1186 'add' 'add_ln72_40' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1187 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_41)   --->   "%mul_ln72_37 = mul i23 %sext_ln72_42, i23 44" [nn.cpp:72]   --->   Operation 1187 'mul' 'mul_ln72_37' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1188 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_42)   --->   "%mul_ln72_38 = mul i24 %sext_ln72_44, i24 289" [nn.cpp:72]   --->   Operation 1188 'mul' 'mul_ln72_38' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1189 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_55 = add i24 %shl_ln72_65, i24 %mul_ln72_52" [nn.cpp:72]   --->   Operation 1189 'add' 'add_ln72_55' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1190 [1/1] (0.00ns)   --->   "%shl_ln72_66 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %input_7_read, i5 0" [nn.cpp:72]   --->   Operation 1190 'bitconcatenate' 'shl_ln72_66' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1191 [1/1] (0.00ns)   --->   "%sext_ln72_90 = sext i21 %shl_ln72_66" [nn.cpp:72]   --->   Operation 1191 'sext' 'sext_ln72_90' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1192 [1/1] (0.00ns)   --->   "%shl_ln72_67 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %input_7_read, i3 0" [nn.cpp:72]   --->   Operation 1192 'bitconcatenate' 'shl_ln72_67' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1193 [1/1] (0.00ns)   --->   "%sext_ln72_91 = sext i19 %shl_ln72_67" [nn.cpp:72]   --->   Operation 1193 'sext' 'sext_ln72_91' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1194 [1/1] (2.31ns)   --->   "%add_ln72_339 = add i22 %sext_ln72_90, i22 %sext_ln72_91" [nn.cpp:72]   --->   Operation 1194 'add' 'add_ln72_339' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1195 [1/1] (0.00ns)   --->   "%tmp_55 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_55, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1195 'partselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1196 [1/1] (0.00ns)   --->   "%shl_ln72_68 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_55, i8 0" [nn.cpp:72]   --->   Operation 1196 'bitconcatenate' 'shl_ln72_68' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1197 [1/1] (0.00ns)   --->   "%sext_ln72_92 = sext i22 %add_ln72_339" [nn.cpp:72]   --->   Operation 1197 'sext' 'sext_ln72_92' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1198 [1/1] (2.42ns)   --->   "%add_ln72_56 = add i24 %shl_ln72_68, i24 %sext_ln72_92" [nn.cpp:72]   --->   Operation 1198 'add' 'add_ln72_56' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1199 [1/1] (0.00ns)   --->   "%tmp_56 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_56, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1199 'partselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1200 [1/1] (0.00ns)   --->   "%shl_ln72_69 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_56, i8 0" [nn.cpp:72]   --->   Operation 1200 'bitconcatenate' 'shl_ln72_69' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1201 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_57)   --->   "%mul_ln72_53 = mul i24 %sext_ln72_37, i24 247" [nn.cpp:72]   --->   Operation 1201 'mul' 'mul_ln72_53' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1202 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_57 = add i24 %shl_ln72_69, i24 %mul_ln72_53" [nn.cpp:72]   --->   Operation 1202 'add' 'add_ln72_57' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1203 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_58)   --->   "%mul_ln72_54 = mul i24 %sext_ln72_41, i24 16777128" [nn.cpp:72]   --->   Operation 1203 'mul' 'mul_ln72_54' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1204 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_59)   --->   "%mul_ln72_55 = mul i23 %sext_ln72_45, i23 8388558" [nn.cpp:72]   --->   Operation 1204 'mul' 'mul_ln72_55' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1205 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_73 = add i24 %shl_ln72_89, i24 %mul_ln72_66" [nn.cpp:72]   --->   Operation 1205 'add' 'add_ln72_73' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1206 [1/1] (0.00ns)   --->   "%tmp_73 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_73, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1206 'partselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1207 [1/1] (0.00ns)   --->   "%shl_ln72_90 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_73, i8 0" [nn.cpp:72]   --->   Operation 1207 'bitconcatenate' 'shl_ln72_90' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1208 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_74)   --->   "%mul_ln72_67 = mul i24 %sext_ln72_37, i24 16776898" [nn.cpp:72]   --->   Operation 1208 'mul' 'mul_ln72_67' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1209 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_74 = add i24 %shl_ln72_90, i24 %mul_ln72_67" [nn.cpp:72]   --->   Operation 1209 'add' 'add_ln72_74' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1210 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_75)   --->   "%mul_ln72_68 = mul i24 %sext_ln72_41, i24 16777054" [nn.cpp:72]   --->   Operation 1210 'mul' 'mul_ln72_68' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1211 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_76)   --->   "%mul_ln72_69 = mul i24 %sext_ln72_44, i24 189" [nn.cpp:72]   --->   Operation 1211 'mul' 'mul_ln72_69' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1212 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_90 = add i24 %shl_ln72_106, i24 %mul_ln72_82" [nn.cpp:72]   --->   Operation 1212 'add' 'add_ln72_90' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1213 [1/1] (0.00ns)   --->   "%shl_ln72_1 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %input_8_read, i4 0" [nn.cpp:72]   --->   Operation 1213 'bitconcatenate' 'shl_ln72_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1214 [1/1] (0.00ns)   --->   "%tmp_90 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_90, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1214 'partselect' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1215 [1/1] (0.00ns)   --->   "%shl_ln72_107 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_90, i8 0" [nn.cpp:72]   --->   Operation 1215 'bitconcatenate' 'shl_ln72_107' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1216 [1/1] (0.00ns)   --->   "%sext_ln72_107 = sext i20 %shl_ln72_1" [nn.cpp:72]   --->   Operation 1216 'sext' 'sext_ln72_107' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1217 [1/1] (2.42ns)   --->   "%add_ln72_91 = add i24 %shl_ln72_107, i24 %sext_ln72_107" [nn.cpp:72]   --->   Operation 1217 'add' 'add_ln72_91' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1218 [1/1] (0.00ns)   --->   "%tmp_91 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_91, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1218 'partselect' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1219 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_93)   --->   "%mul_ln72_83 = mul i24 %sext_ln72_44, i24 184" [nn.cpp:72]   --->   Operation 1219 'mul' 'mul_ln72_83' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1220 [1/1] (0.00ns)   --->   "%shl_ln72_136 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %input_8_read, i6 0" [nn.cpp:72]   --->   Operation 1220 'bitconcatenate' 'shl_ln72_136' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1221 [1/1] (0.00ns)   --->   "%sext_ln72_124 = sext i22 %shl_ln72_136" [nn.cpp:72]   --->   Operation 1221 'sext' 'sext_ln72_124' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1222 [1/1] (2.35ns)   --->   "%sub_ln72_24 = sub i23 %sext_ln72_124, i23 %sext_ln72_38" [nn.cpp:72]   --->   Operation 1222 'sub' 'sub_ln72_24' <Predicate = true> <Delay = 2.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1223 [1/1] (0.00ns)   --->   "%shl_ln72_137 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_107, i8 0" [nn.cpp:72]   --->   Operation 1223 'bitconcatenate' 'shl_ln72_137' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1224 [1/1] (0.00ns)   --->   "%sext_ln72_125 = sext i23 %sub_ln72_24" [nn.cpp:72]   --->   Operation 1224 'sext' 'sext_ln72_125' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1225 [1/1] (2.42ns)   --->   "%add_ln72_108 = add i24 %shl_ln72_137, i24 %sext_ln72_125" [nn.cpp:72]   --->   Operation 1225 'add' 'add_ln72_108' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1226 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_109)   --->   "%mul_ln72_92 = mul i24 %sext_ln72_41, i24 16777124" [nn.cpp:72]   --->   Operation 1226 'mul' 'mul_ln72_92' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1227 [1/1] (0.00ns)   --->   "%tmp_108 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_108, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1227 'partselect' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1228 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_123 = add i24 %shl_ln72_155, i24 %mul_ln72_103" [nn.cpp:72]   --->   Operation 1228 'add' 'add_ln72_123' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1229 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_124)   --->   "%mul_ln72_104 = mul i24 %sext_ln72_33, i24 78" [nn.cpp:72]   --->   Operation 1229 'mul' 'mul_ln72_104' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1230 [1/1] (0.00ns)   --->   "%tmp_124 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_123, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1230 'partselect' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1231 [1/1] (0.00ns)   --->   "%shl_ln72_156 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_124, i8 0" [nn.cpp:72]   --->   Operation 1231 'bitconcatenate' 'shl_ln72_156' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1232 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_124 = add i24 %shl_ln72_156, i24 %mul_ln72_104" [nn.cpp:72]   --->   Operation 1232 'add' 'add_ln72_124' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1233 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_125)   --->   "%mul_ln72_105 = mul i24 %sext_ln72_37, i24 322" [nn.cpp:72]   --->   Operation 1233 'mul' 'mul_ln72_105' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1234 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_126)   --->   "%mul_ln72_106 = mul i24 %sext_ln72_41, i24 195" [nn.cpp:72]   --->   Operation 1234 'mul' 'mul_ln72_106' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1235 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_141 = add i24 %shl_ln72_180, i24 %sext_ln72_154" [nn.cpp:72]   --->   Operation 1235 'add' 'add_ln72_141' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1236 [1/1] (0.00ns)   --->   "%tmp_142 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_141, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1236 'partselect' 'tmp_142' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1237 [1/1] (0.00ns)   --->   "%shl_ln72_181 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_142, i8 0" [nn.cpp:72]   --->   Operation 1237 'bitconcatenate' 'shl_ln72_181' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1238 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_142)   --->   "%mul_ln72_118 = mul i24 %sext_ln72_37, i24 195" [nn.cpp:72]   --->   Operation 1238 'mul' 'mul_ln72_118' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1239 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_142 = add i24 %shl_ln72_181, i24 %mul_ln72_118" [nn.cpp:72]   --->   Operation 1239 'add' 'add_ln72_142' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1240 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_144)   --->   "%mul_ln72_119 = mul i23 %sext_ln72_45, i23 52" [nn.cpp:72]   --->   Operation 1240 'mul' 'mul_ln72_119' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1241 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_158 = add i24 %shl_ln72_199, i24 %mul_ln72_132" [nn.cpp:72]   --->   Operation 1241 'add' 'add_ln72_158' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1242 [1/1] (0.00ns)   --->   "%tmp_159 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_158, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1242 'partselect' 'tmp_159' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1243 [1/1] (0.00ns)   --->   "%shl_ln72_200 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_159, i8 0" [nn.cpp:72]   --->   Operation 1243 'bitconcatenate' 'shl_ln72_200' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1244 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %input_8_read, i8 0" [nn.cpp:72]   --->   Operation 1244 'bitconcatenate' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1245 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln72_70 = sub i24 %sext_ln72_37, i24 %p_shl2" [nn.cpp:72]   --->   Operation 1245 'sub' 'sub_ln72_70' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1246 [1/1] (4.27ns) (root node of TernaryAdder)   --->   "%add_ln72_159 = add i24 %shl_ln72_200, i24 %sub_ln72_70" [nn.cpp:72]   --->   Operation 1246 'add' 'add_ln72_159' <Predicate = true> <Delay = 4.27> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1247 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_160)   --->   "%mul_ln72_133 = mul i24 %sext_ln72_41, i24 16777131" [nn.cpp:72]   --->   Operation 1247 'mul' 'mul_ln72_133' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1248 [1/1] (0.00ns)   --->   "%tmp_160 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_159, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1248 'partselect' 'tmp_160' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1249 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_175 = add i24 %shl_ln72_220, i24 %mul_ln72_144" [nn.cpp:72]   --->   Operation 1249 'add' 'add_ln72_175' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1250 [1/1] (0.00ns)   --->   "%tmp_177 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_175, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1250 'partselect' 'tmp_177' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1251 [1/1] (0.00ns)   --->   "%shl_ln72_221 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_177, i8 0" [nn.cpp:72]   --->   Operation 1251 'bitconcatenate' 'shl_ln72_221' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1252 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_176)   --->   "%mul_ln72_145 = mul i24 %sext_ln72_37, i24 338" [nn.cpp:72]   --->   Operation 1252 'mul' 'mul_ln72_145' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1253 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_176 = add i24 %shl_ln72_221, i24 %mul_ln72_145" [nn.cpp:72]   --->   Operation 1253 'add' 'add_ln72_176' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1254 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_177)   --->   "%mul_ln72_146 = mul i23 %sext_ln72_42, i23 8388553" [nn.cpp:72]   --->   Operation 1254 'mul' 'mul_ln72_146' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1255 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_178)   --->   "%mul_ln72_147 = mul i24 %sext_ln72_44, i24 16776991" [nn.cpp:72]   --->   Operation 1255 'mul' 'mul_ln72_147' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1256 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_192 = add i24 %shl_ln72_239, i24 %mul_ln72_160" [nn.cpp:72]   --->   Operation 1256 'add' 'add_ln72_192' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1257 [1/1] (0.00ns)   --->   "%tmp_194 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_192, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1257 'partselect' 'tmp_194' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1258 [1/1] (0.00ns)   --->   "%shl_ln72_240 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_194, i8 0" [nn.cpp:72]   --->   Operation 1258 'bitconcatenate' 'shl_ln72_240' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1259 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_193)   --->   "%mul_ln72_161 = mul i24 %sext_ln72_37, i24 16776824" [nn.cpp:72]   --->   Operation 1259 'mul' 'mul_ln72_161' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1260 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_193 = add i24 %shl_ln72_240, i24 %mul_ln72_161" [nn.cpp:72]   --->   Operation 1260 'add' 'add_ln72_193' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1261 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_195)   --->   "%mul_ln72_162 = mul i24 %sext_ln72_44, i24 16777137" [nn.cpp:72]   --->   Operation 1261 'mul' 'mul_ln72_162' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1262 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_209 = add i24 %shl_ln72_260, i24 %mul_ln72_171" [nn.cpp:72]   --->   Operation 1262 'add' 'add_ln72_209' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1263 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_210)   --->   "%mul_ln72_172 = mul i23 %sext_ln72_38, i23 45" [nn.cpp:72]   --->   Operation 1263 'mul' 'mul_ln72_172' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1264 [1/1] (0.00ns)   --->   "%tmp_211 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_209, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1264 'partselect' 'tmp_211' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1265 [1/1] (0.00ns)   --->   "%shl_ln72_261 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_211, i8 0" [nn.cpp:72]   --->   Operation 1265 'bitconcatenate' 'shl_ln72_261' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1266 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_210)   --->   "%sext_ln72_190 = sext i23 %mul_ln72_172" [nn.cpp:72]   --->   Operation 1266 'sext' 'sext_ln72_190' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1267 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_210 = add i24 %shl_ln72_261, i24 %sext_ln72_190" [nn.cpp:72]   --->   Operation 1267 'add' 'add_ln72_210' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1268 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_211)   --->   "%mul_ln72_173 = mul i23 %sext_ln72_42, i23 61" [nn.cpp:72]   --->   Operation 1268 'mul' 'mul_ln72_173' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1269 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_212)   --->   "%mul_ln72_174 = mul i24 %sext_ln72_44, i24 16777058" [nn.cpp:72]   --->   Operation 1269 'mul' 'mul_ln72_174' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1270 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_226 = add i24 %shl_ln72_280, i24 %mul_ln72_186" [nn.cpp:72]   --->   Operation 1270 'add' 'add_ln72_226' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1271 [1/1] (0.00ns)   --->   "%tmp_228 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %input_8_read, i3 0" [nn.cpp:72]   --->   Operation 1271 'bitconcatenate' 'tmp_228' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1272 [1/1] (0.00ns)   --->   "%sext_ln72_203 = sext i19 %tmp_228" [nn.cpp:72]   --->   Operation 1272 'sext' 'sext_ln72_203' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1273 [1/1] (2.25ns)   --->   "%sub_ln72_72 = sub i20 %sext_ln72_39, i20 %sext_ln72_203" [nn.cpp:72]   --->   Operation 1273 'sub' 'sub_ln72_72' <Predicate = true> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1274 [1/1] (0.00ns)   --->   "%tmp_229 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_226, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1274 'partselect' 'tmp_229' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1275 [1/1] (0.00ns)   --->   "%shl_ln72_281 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_229, i8 0" [nn.cpp:72]   --->   Operation 1275 'bitconcatenate' 'shl_ln72_281' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1276 [1/1] (0.00ns)   --->   "%sext_ln72_204 = sext i20 %sub_ln72_72" [nn.cpp:72]   --->   Operation 1276 'sext' 'sext_ln72_204' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1277 [1/1] (2.42ns)   --->   "%add_ln72_227 = add i24 %shl_ln72_281, i24 %sext_ln72_204" [nn.cpp:72]   --->   Operation 1277 'add' 'add_ln72_227' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1278 [1/1] (0.00ns)   --->   "%tmp_230 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_227, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1278 'partselect' 'tmp_230' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1279 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_229)   --->   "%mul_ln72_187 = mul i24 %sext_ln72_44, i24 16777010" [nn.cpp:72]   --->   Operation 1279 'mul' 'mul_ln72_187' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1280 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_243 = add i24 %shl_ln72_297, i24 %mul_ln72_198" [nn.cpp:72]   --->   Operation 1280 'add' 'add_ln72_243' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1281 [1/1] (0.00ns)   --->   "%shl_ln72_298 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %input_8_read, i1 0" [nn.cpp:72]   --->   Operation 1281 'bitconcatenate' 'shl_ln72_298' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1282 [1/1] (0.00ns)   --->   "%sext_ln72_215 = sext i17 %shl_ln72_298" [nn.cpp:72]   --->   Operation 1282 'sext' 'sext_ln72_215' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1283 [1/1] (2.35ns)   --->   "%add_ln72_348 = add i23 %sext_ln72_124, i23 %sext_ln72_215" [nn.cpp:72]   --->   Operation 1283 'add' 'add_ln72_348' <Predicate = true> <Delay = 2.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1284 [1/1] (0.00ns)   --->   "%tmp_248 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_243, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1284 'partselect' 'tmp_248' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1285 [1/1] (0.00ns)   --->   "%shl_ln72_299 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_248, i8 0" [nn.cpp:72]   --->   Operation 1285 'bitconcatenate' 'shl_ln72_299' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1286 [1/1] (0.00ns)   --->   "%sext_ln72_216 = sext i23 %add_ln72_348" [nn.cpp:72]   --->   Operation 1286 'sext' 'sext_ln72_216' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1287 [1/1] (2.42ns)   --->   "%add_ln72_244 = add i24 %shl_ln72_299, i24 %sext_ln72_216" [nn.cpp:72]   --->   Operation 1287 'add' 'add_ln72_244' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1288 [1/1] (0.00ns)   --->   "%tmp_249 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_244, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1288 'partselect' 'tmp_249' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1289 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_245)   --->   "%mul_ln72_199 = mul i24 %sext_ln72_41, i24 156" [nn.cpp:72]   --->   Operation 1289 'mul' 'mul_ln72_199' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1290 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_260 = add i24 %shl_ln72_316, i24 %mul_ln72_210" [nn.cpp:72]   --->   Operation 1290 'add' 'add_ln72_260' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1291 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_261)   --->   "%mul_ln72_211 = mul i23 %sext_ln72_38, i23 8388570" [nn.cpp:72]   --->   Operation 1291 'mul' 'mul_ln72_211' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1292 [1/1] (0.00ns)   --->   "%tmp_265 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_260, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1292 'partselect' 'tmp_265' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1293 [1/1] (0.00ns)   --->   "%shl_ln72_317 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_265, i8 0" [nn.cpp:72]   --->   Operation 1293 'bitconcatenate' 'shl_ln72_317' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1294 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_261)   --->   "%sext_ln72_227 = sext i23 %mul_ln72_211" [nn.cpp:72]   --->   Operation 1294 'sext' 'sext_ln72_227' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1295 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_261 = add i24 %shl_ln72_317, i24 %sext_ln72_227" [nn.cpp:72]   --->   Operation 1295 'add' 'add_ln72_261' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1296 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_263)   --->   "%mul_ln72_212 = mul i24 %sext_ln72_44, i24 16776989" [nn.cpp:72]   --->   Operation 1296 'mul' 'mul_ln72_212' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1297 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_277)   --->   "%mul_ln72_225 = mul i23 %sext_ln72_32, i23 41" [nn.cpp:72]   --->   Operation 1297 'mul' 'mul_ln72_225' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1298 [1/1] (0.00ns)   --->   "%shl_ln72_334 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_281, i8 0" [nn.cpp:72]   --->   Operation 1298 'bitconcatenate' 'shl_ln72_334' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1299 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_277)   --->   "%sext_ln72_231 = sext i23 %mul_ln72_225" [nn.cpp:72]   --->   Operation 1299 'sext' 'sext_ln72_231' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1300 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_277 = add i24 %shl_ln72_334, i24 %sext_ln72_231" [nn.cpp:72]   --->   Operation 1300 'add' 'add_ln72_277' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1301 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_278)   --->   "%mul_ln72_226 = mul i24 %sext_ln72_37, i24 168" [nn.cpp:72]   --->   Operation 1301 'mul' 'mul_ln72_226' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1302 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_279)   --->   "%mul_ln72_227 = mul i24 %sext_ln72_41, i24 16777129" [nn.cpp:72]   --->   Operation 1302 'mul' 'mul_ln72_227' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1303 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_294 = add i24 %shl_ln72_352, i24 %mul_ln72_240" [nn.cpp:72]   --->   Operation 1303 'add' 'add_ln72_294' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1304 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_295)   --->   "%mul_ln72_241 = mul i24 %sext_ln72_37, i24 16777128" [nn.cpp:72]   --->   Operation 1304 'mul' 'mul_ln72_241' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1305 [1/1] (0.00ns)   --->   "%tmp_299 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_294, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1305 'partselect' 'tmp_299' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1306 [1/1] (0.00ns)   --->   "%shl_ln72_353 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_299, i8 0" [nn.cpp:72]   --->   Operation 1306 'bitconcatenate' 'shl_ln72_353' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1307 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_295 = add i24 %shl_ln72_353, i24 %mul_ln72_241" [nn.cpp:72]   --->   Operation 1307 'add' 'add_ln72_295' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1308 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_297)   --->   "%mul_ln72_242 = mul i24 %sext_ln72_44, i24 16776533" [nn.cpp:72]   --->   Operation 1308 'mul' 'mul_ln72_242' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1309 [1/1] (0.00ns)   --->   "%shl_ln72_372 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_317, i8 0" [nn.cpp:72]   --->   Operation 1309 'bitconcatenate' 'shl_ln72_372' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1310 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_312)   --->   "%mul_ln72_252 = mul i24 %sext_ln72_37, i24 16776951" [nn.cpp:72]   --->   Operation 1310 'mul' 'mul_ln72_252' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1311 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_312 = add i24 %shl_ln72_372, i24 %mul_ln72_252" [nn.cpp:72]   --->   Operation 1311 'add' 'add_ln72_312' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1312 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_314)   --->   "%mul_ln72_253 = mul i24 %sext_ln72_44, i24 90" [nn.cpp:72]   --->   Operation 1312 'mul' 'mul_ln72_253' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1313 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_328 = add i24 %shl_ln72_387, i24 %mul_ln72_265" [nn.cpp:72]   --->   Operation 1313 'add' 'add_ln72_328' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1314 [1/1] (0.00ns)   --->   "%tmp_334 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_328, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1314 'partselect' 'tmp_334' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1315 [1/1] (0.00ns)   --->   "%shl_ln72_388 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_334, i8 0" [nn.cpp:72]   --->   Operation 1315 'bitconcatenate' 'shl_ln72_388' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1316 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_329)   --->   "%mul_ln72_266 = mul i24 %sext_ln72_37, i24 16777005" [nn.cpp:72]   --->   Operation 1316 'mul' 'mul_ln72_266' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1317 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_329 = add i24 %shl_ln72_388, i24 %mul_ln72_266" [nn.cpp:72]   --->   Operation 1317 'add' 'add_ln72_329' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1318 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_330)   --->   "%mul_ln72_267 = mul i24 %sext_ln72_41, i24 16777083" [nn.cpp:72]   --->   Operation 1318 'mul' 'mul_ln72_267' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 7.16>
ST_10 : Operation 1319 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_7 = add i24 %shl_ln72_s, i24 %mul_ln72_7" [nn.cpp:72]   --->   Operation 1319 'add' 'add_ln72_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1320 [1/1] (0.00ns)   --->   "%sext_ln72_40 = sext i16 %input_9_read" [nn.cpp:72]   --->   Operation 1320 'sext' 'sext_ln72_40' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1321 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_8)   --->   "%mul_ln72_8 = mul i23 %sext_ln72_42, i23 58" [nn.cpp:72]   --->   Operation 1321 'mul' 'mul_ln72_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1322 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_7, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1322 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1323 [1/1] (0.00ns)   --->   "%shl_ln72_10 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_8, i8 0" [nn.cpp:72]   --->   Operation 1323 'bitconcatenate' 'shl_ln72_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1324 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_8)   --->   "%sext_ln72_43 = sext i23 %mul_ln72_8" [nn.cpp:72]   --->   Operation 1324 'sext' 'sext_ln72_43' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1325 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_8 = add i24 %shl_ln72_10, i24 %sext_ln72_43" [nn.cpp:72]   --->   Operation 1325 'add' 'add_ln72_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1326 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_9)   --->   "%mul_ln72_9 = mul i24 %sext_ln72_44, i24 454" [nn.cpp:72]   --->   Operation 1326 'mul' 'mul_ln72_9' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1327 [1/1] (0.00ns)   --->   "%sext_ln72_46 = sext i16 %input_11_read" [nn.cpp:72]   --->   Operation 1327 'sext' 'sext_ln72_46' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1328 [1/1] (0.00ns)   --->   "%sext_ln72_47 = sext i16 %input_11_read" [nn.cpp:72]   --->   Operation 1328 'sext' 'sext_ln72_47' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1329 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_10)   --->   "%mul_ln72_10 = mul i24 %sext_ln72_46, i24 153" [nn.cpp:72]   --->   Operation 1329 'mul' 'mul_ln72_10' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1330 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_24 = add i24 %shl_ln72_31, i24 %mul_ln72_22" [nn.cpp:72]   --->   Operation 1330 'add' 'add_ln72_24' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1331 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_24, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1331 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1332 [1/1] (0.00ns)   --->   "%shl_ln72_32 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_24, i8 0" [nn.cpp:72]   --->   Operation 1332 'bitconcatenate' 'shl_ln72_32' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1333 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_25)   --->   "%mul_ln72_23 = mul i24 %sext_ln72_41, i24 161" [nn.cpp:72]   --->   Operation 1333 'mul' 'mul_ln72_23' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1334 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_25 = add i24 %shl_ln72_32, i24 %mul_ln72_23" [nn.cpp:72]   --->   Operation 1334 'add' 'add_ln72_25' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1335 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_26)   --->   "%mul_ln72_24 = mul i24 %sext_ln72_44, i24 345" [nn.cpp:72]   --->   Operation 1335 'mul' 'mul_ln72_24' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1336 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_27)   --->   "%mul_ln72_25 = mul i24 %sext_ln72_46, i24 16777067" [nn.cpp:72]   --->   Operation 1336 'mul' 'mul_ln72_25' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1337 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_40 = add i24 %shl_ln72_50, i24 %mul_ln72_36" [nn.cpp:72]   --->   Operation 1337 'add' 'add_ln72_40' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1338 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_41)   --->   "%mul_ln72_37 = mul i23 %sext_ln72_42, i23 44" [nn.cpp:72]   --->   Operation 1338 'mul' 'mul_ln72_37' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1339 [1/1] (0.00ns)   --->   "%tmp_40 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_40, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1339 'partselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1340 [1/1] (0.00ns)   --->   "%shl_ln72_51 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_40, i8 0" [nn.cpp:72]   --->   Operation 1340 'bitconcatenate' 'shl_ln72_51' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1341 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_41)   --->   "%sext_ln72_85 = sext i23 %mul_ln72_37" [nn.cpp:72]   --->   Operation 1341 'sext' 'sext_ln72_85' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1342 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_41 = add i24 %shl_ln72_51, i24 %sext_ln72_85" [nn.cpp:72]   --->   Operation 1342 'add' 'add_ln72_41' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1343 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_42)   --->   "%mul_ln72_38 = mul i24 %sext_ln72_44, i24 289" [nn.cpp:72]   --->   Operation 1343 'mul' 'mul_ln72_38' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1344 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_43)   --->   "%mul_ln72_39 = mul i24 %sext_ln72_46, i24 16776863" [nn.cpp:72]   --->   Operation 1344 'mul' 'mul_ln72_39' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1345 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_57 = add i24 %shl_ln72_69, i24 %mul_ln72_53" [nn.cpp:72]   --->   Operation 1345 'add' 'add_ln72_57' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1346 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_58)   --->   "%mul_ln72_54 = mul i24 %sext_ln72_41, i24 16777128" [nn.cpp:72]   --->   Operation 1346 'mul' 'mul_ln72_54' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1347 [1/1] (0.00ns)   --->   "%tmp_57 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_57, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1347 'partselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1348 [1/1] (0.00ns)   --->   "%shl_ln72_70 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_57, i8 0" [nn.cpp:72]   --->   Operation 1348 'bitconcatenate' 'shl_ln72_70' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1349 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_58 = add i24 %shl_ln72_70, i24 %mul_ln72_54" [nn.cpp:72]   --->   Operation 1349 'add' 'add_ln72_58' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1350 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_59)   --->   "%mul_ln72_55 = mul i23 %sext_ln72_45, i23 8388558" [nn.cpp:72]   --->   Operation 1350 'mul' 'mul_ln72_55' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1351 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_60)   --->   "%mul_ln72_56 = mul i22 %sext_ln72_47, i22 4194275" [nn.cpp:72]   --->   Operation 1351 'mul' 'mul_ln72_56' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1352 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_74 = add i24 %shl_ln72_90, i24 %mul_ln72_67" [nn.cpp:72]   --->   Operation 1352 'add' 'add_ln72_74' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1353 [1/1] (0.00ns)   --->   "%tmp_74 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_74, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1353 'partselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1354 [1/1] (0.00ns)   --->   "%shl_ln72_91 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_74, i8 0" [nn.cpp:72]   --->   Operation 1354 'bitconcatenate' 'shl_ln72_91' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1355 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_75)   --->   "%mul_ln72_68 = mul i24 %sext_ln72_41, i24 16777054" [nn.cpp:72]   --->   Operation 1355 'mul' 'mul_ln72_68' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1356 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_75 = add i24 %shl_ln72_91, i24 %mul_ln72_68" [nn.cpp:72]   --->   Operation 1356 'add' 'add_ln72_75' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1357 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_76)   --->   "%mul_ln72_69 = mul i24 %sext_ln72_44, i24 189" [nn.cpp:72]   --->   Operation 1357 'mul' 'mul_ln72_69' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1358 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_77)   --->   "%mul_ln72_70 = mul i24 %sext_ln72_46, i24 16776831" [nn.cpp:72]   --->   Operation 1358 'mul' 'mul_ln72_70' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1359 [1/1] (0.00ns)   --->   "%shl_ln72_108 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %input_9_read, i5 0" [nn.cpp:72]   --->   Operation 1359 'bitconcatenate' 'shl_ln72_108' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1360 [1/1] (0.00ns)   --->   "%sext_ln72_108 = sext i21 %shl_ln72_108" [nn.cpp:72]   --->   Operation 1360 'sext' 'sext_ln72_108' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1361 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln72_14 = sub i22 0, i22 %sext_ln72_108" [nn.cpp:72]   --->   Operation 1361 'sub' 'sub_ln72_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1362 [1/1] (0.00ns)   --->   "%shl_ln72_109 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %input_9_read, i1 0" [nn.cpp:72]   --->   Operation 1362 'bitconcatenate' 'shl_ln72_109' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1363 [1/1] (0.00ns)   --->   "%sext_ln72_109 = sext i17 %shl_ln72_109" [nn.cpp:72]   --->   Operation 1363 'sext' 'sext_ln72_109' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1364 [1/1] (4.21ns) (root node of TernaryAdder)   --->   "%sub_ln72_15 = sub i22 %sub_ln72_14, i22 %sext_ln72_109" [nn.cpp:72]   --->   Operation 1364 'sub' 'sub_ln72_15' <Predicate = true> <Delay = 4.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1365 [1/1] (0.00ns)   --->   "%shl_ln72_110 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_91, i8 0" [nn.cpp:72]   --->   Operation 1365 'bitconcatenate' 'shl_ln72_110' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1366 [1/1] (0.00ns)   --->   "%sext_ln72_110 = sext i22 %sub_ln72_15" [nn.cpp:72]   --->   Operation 1366 'sext' 'sext_ln72_110' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1367 [1/1] (2.42ns)   --->   "%add_ln72_92 = add i24 %shl_ln72_110, i24 %sext_ln72_110" [nn.cpp:72]   --->   Operation 1367 'add' 'add_ln72_92' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1368 [1/1] (0.00ns)   --->   "%tmp_92 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_92, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1368 'partselect' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1369 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_93)   --->   "%mul_ln72_83 = mul i24 %sext_ln72_44, i24 184" [nn.cpp:72]   --->   Operation 1369 'mul' 'mul_ln72_83' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1370 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_109)   --->   "%mul_ln72_92 = mul i24 %sext_ln72_41, i24 16777124" [nn.cpp:72]   --->   Operation 1370 'mul' 'mul_ln72_92' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1371 [1/1] (0.00ns)   --->   "%shl_ln72_138 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_108, i8 0" [nn.cpp:72]   --->   Operation 1371 'bitconcatenate' 'shl_ln72_138' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1372 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_109 = add i24 %shl_ln72_138, i24 %mul_ln72_92" [nn.cpp:72]   --->   Operation 1372 'add' 'add_ln72_109' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1373 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_111)   --->   "%mul_ln72_93 = mul i24 %sext_ln72_46, i24 103" [nn.cpp:72]   --->   Operation 1373 'mul' 'mul_ln72_93' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1374 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_124 = add i24 %shl_ln72_156, i24 %mul_ln72_104" [nn.cpp:72]   --->   Operation 1374 'add' 'add_ln72_124' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1375 [1/1] (0.00ns)   --->   "%tmp_125 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_124, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1375 'partselect' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1376 [1/1] (0.00ns)   --->   "%shl_ln72_157 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_125, i8 0" [nn.cpp:72]   --->   Operation 1376 'bitconcatenate' 'shl_ln72_157' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1377 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_125)   --->   "%mul_ln72_105 = mul i24 %sext_ln72_37, i24 322" [nn.cpp:72]   --->   Operation 1377 'mul' 'mul_ln72_105' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1378 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_125 = add i24 %shl_ln72_157, i24 %mul_ln72_105" [nn.cpp:72]   --->   Operation 1378 'add' 'add_ln72_125' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1379 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_126)   --->   "%mul_ln72_106 = mul i24 %sext_ln72_41, i24 195" [nn.cpp:72]   --->   Operation 1379 'mul' 'mul_ln72_106' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1380 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_128)   --->   "%mul_ln72_108 = mul i24 %sext_ln72_46, i24 182" [nn.cpp:72]   --->   Operation 1380 'mul' 'mul_ln72_108' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1381 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_142 = add i24 %shl_ln72_181, i24 %mul_ln72_118" [nn.cpp:72]   --->   Operation 1381 'add' 'add_ln72_142' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1382 [1/1] (0.00ns)   --->   "%tmp_143 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_142, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1382 'partselect' 'tmp_143' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1383 [1/1] (0.00ns)   --->   "%shl_ln72_182 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_143, i8 0" [nn.cpp:72]   --->   Operation 1383 'bitconcatenate' 'shl_ln72_182' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1384 [1/1] (0.00ns)   --->   "%sext_ln72_155 = sext i21 %shl_ln72_108" [nn.cpp:72]   --->   Operation 1384 'sext' 'sext_ln72_155' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1385 [1/1] (2.42ns)   --->   "%add_ln72_143 = add i24 %shl_ln72_182, i24 %sext_ln72_155" [nn.cpp:72]   --->   Operation 1385 'add' 'add_ln72_143' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1386 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_144)   --->   "%mul_ln72_119 = mul i23 %sext_ln72_45, i23 52" [nn.cpp:72]   --->   Operation 1386 'mul' 'mul_ln72_119' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1387 [1/1] (0.00ns)   --->   "%tmp_144 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_143, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1387 'partselect' 'tmp_144' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1388 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_145)   --->   "%mul_ln72_120 = mul i22 %sext_ln72_47, i22 22" [nn.cpp:72]   --->   Operation 1388 'mul' 'mul_ln72_120' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1389 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_160)   --->   "%mul_ln72_133 = mul i24 %sext_ln72_41, i24 16777131" [nn.cpp:72]   --->   Operation 1389 'mul' 'mul_ln72_133' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1390 [1/1] (0.00ns)   --->   "%shl_ln72_201 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_160, i8 0" [nn.cpp:72]   --->   Operation 1390 'bitconcatenate' 'shl_ln72_201' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1391 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_160 = add i24 %shl_ln72_201, i24 %mul_ln72_133" [nn.cpp:72]   --->   Operation 1391 'add' 'add_ln72_160' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1392 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_162)   --->   "%mul_ln72_134 = mul i24 %sext_ln72_46, i24 236" [nn.cpp:72]   --->   Operation 1392 'mul' 'mul_ln72_134' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1393 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_176 = add i24 %shl_ln72_221, i24 %mul_ln72_145" [nn.cpp:72]   --->   Operation 1393 'add' 'add_ln72_176' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1394 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_177)   --->   "%mul_ln72_146 = mul i23 %sext_ln72_42, i23 8388553" [nn.cpp:72]   --->   Operation 1394 'mul' 'mul_ln72_146' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1395 [1/1] (0.00ns)   --->   "%tmp_178 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_176, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1395 'partselect' 'tmp_178' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1396 [1/1] (0.00ns)   --->   "%shl_ln72_222 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_178, i8 0" [nn.cpp:72]   --->   Operation 1396 'bitconcatenate' 'shl_ln72_222' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1397 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_177)   --->   "%sext_ln72_172 = sext i23 %mul_ln72_146" [nn.cpp:72]   --->   Operation 1397 'sext' 'sext_ln72_172' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1398 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_177 = add i24 %shl_ln72_222, i24 %sext_ln72_172" [nn.cpp:72]   --->   Operation 1398 'add' 'add_ln72_177' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1399 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_178)   --->   "%mul_ln72_147 = mul i24 %sext_ln72_44, i24 16776991" [nn.cpp:72]   --->   Operation 1399 'mul' 'mul_ln72_147' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1400 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_193 = add i24 %shl_ln72_240, i24 %mul_ln72_161" [nn.cpp:72]   --->   Operation 1400 'add' 'add_ln72_193' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1401 [1/1] (0.00ns)   --->   "%shl_ln72_241 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %input_9_read, i4 0" [nn.cpp:72]   --->   Operation 1401 'bitconcatenate' 'shl_ln72_241' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1402 [1/1] (0.00ns)   --->   "%sext_ln72_178 = sext i20 %shl_ln72_241" [nn.cpp:72]   --->   Operation 1402 'sext' 'sext_ln72_178' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1403 [1/1] (0.00ns)   --->   "%sext_ln72_179 = sext i20 %shl_ln72_241" [nn.cpp:72]   --->   Operation 1403 'sext' 'sext_ln72_179' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1404 [1/1] (0.00ns)   --->   "%shl_ln72_242 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %input_9_read, i2 0" [nn.cpp:72]   --->   Operation 1404 'bitconcatenate' 'shl_ln72_242' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1405 [1/1] (0.00ns)   --->   "%sext_ln72_180 = sext i18 %shl_ln72_242" [nn.cpp:72]   --->   Operation 1405 'sext' 'sext_ln72_180' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1406 [1/1] (0.00ns)   --->   "%sext_ln72_181 = sext i18 %shl_ln72_242" [nn.cpp:72]   --->   Operation 1406 'sext' 'sext_ln72_181' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1407 [1/1] (2.28ns)   --->   "%sub_ln72_41 = sub i21 %sext_ln72_181, i21 %sext_ln72_179" [nn.cpp:72]   --->   Operation 1407 'sub' 'sub_ln72_41' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1408 [1/1] (0.00ns)   --->   "%tmp_195 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_193, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1408 'partselect' 'tmp_195' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1409 [1/1] (0.00ns)   --->   "%shl_ln72_243 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_195, i8 0" [nn.cpp:72]   --->   Operation 1409 'bitconcatenate' 'shl_ln72_243' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1410 [1/1] (0.00ns)   --->   "%sext_ln72_182 = sext i21 %sub_ln72_41" [nn.cpp:72]   --->   Operation 1410 'sext' 'sext_ln72_182' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1411 [1/1] (2.42ns)   --->   "%add_ln72_194 = add i24 %shl_ln72_243, i24 %sext_ln72_182" [nn.cpp:72]   --->   Operation 1411 'add' 'add_ln72_194' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1412 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_195)   --->   "%mul_ln72_162 = mul i24 %sext_ln72_44, i24 16777137" [nn.cpp:72]   --->   Operation 1412 'mul' 'mul_ln72_162' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1413 [1/1] (0.00ns)   --->   "%tmp_196 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_194, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1413 'partselect' 'tmp_196' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1414 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_210 = add i24 %shl_ln72_261, i24 %sext_ln72_190" [nn.cpp:72]   --->   Operation 1414 'add' 'add_ln72_210' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1415 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_211)   --->   "%mul_ln72_173 = mul i23 %sext_ln72_42, i23 61" [nn.cpp:72]   --->   Operation 1415 'mul' 'mul_ln72_173' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1416 [1/1] (0.00ns)   --->   "%tmp_212 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_210, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1416 'partselect' 'tmp_212' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1417 [1/1] (0.00ns)   --->   "%shl_ln72_262 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_212, i8 0" [nn.cpp:72]   --->   Operation 1417 'bitconcatenate' 'shl_ln72_262' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1418 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_211)   --->   "%sext_ln72_191 = sext i23 %mul_ln72_173" [nn.cpp:72]   --->   Operation 1418 'sext' 'sext_ln72_191' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1419 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_211 = add i24 %shl_ln72_262, i24 %sext_ln72_191" [nn.cpp:72]   --->   Operation 1419 'add' 'add_ln72_211' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1420 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_212)   --->   "%mul_ln72_174 = mul i24 %sext_ln72_44, i24 16777058" [nn.cpp:72]   --->   Operation 1420 'mul' 'mul_ln72_174' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1421 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_213)   --->   "%mul_ln72_175 = mul i24 %sext_ln72_46, i24 81" [nn.cpp:72]   --->   Operation 1421 'mul' 'mul_ln72_175' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1422 [1/1] (0.00ns)   --->   "%shl_ln72_282 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %input_9_read, i6 0" [nn.cpp:72]   --->   Operation 1422 'bitconcatenate' 'shl_ln72_282' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1423 [1/1] (0.00ns)   --->   "%sext_ln72_205 = sext i22 %shl_ln72_282" [nn.cpp:72]   --->   Operation 1423 'sext' 'sext_ln72_205' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1424 [1/1] (2.35ns)   --->   "%add_ln72_347 = add i23 %sext_ln72_205, i23 %sext_ln72_180" [nn.cpp:72]   --->   Operation 1424 'add' 'add_ln72_347' <Predicate = true> <Delay = 2.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1425 [1/1] (0.00ns)   --->   "%shl_ln72_283 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_230, i8 0" [nn.cpp:72]   --->   Operation 1425 'bitconcatenate' 'shl_ln72_283' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1426 [1/1] (0.00ns)   --->   "%sext_ln72_206 = sext i23 %add_ln72_347" [nn.cpp:72]   --->   Operation 1426 'sext' 'sext_ln72_206' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1427 [1/1] (2.42ns)   --->   "%add_ln72_228 = add i24 %shl_ln72_283, i24 %sext_ln72_206" [nn.cpp:72]   --->   Operation 1427 'add' 'add_ln72_228' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1428 [1/1] (0.00ns)   --->   "%tmp_231 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_228, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1428 'partselect' 'tmp_231' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1429 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_229)   --->   "%mul_ln72_187 = mul i24 %sext_ln72_44, i24 16777010" [nn.cpp:72]   --->   Operation 1429 'mul' 'mul_ln72_187' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1430 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_230)   --->   "%mul_ln72_188 = mul i24 %sext_ln72_46, i24 16777138" [nn.cpp:72]   --->   Operation 1430 'mul' 'mul_ln72_188' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1431 [1/1] (0.00ns)   --->   "%shl_ln72_300 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_249, i8 0" [nn.cpp:72]   --->   Operation 1431 'bitconcatenate' 'shl_ln72_300' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1432 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_245)   --->   "%mul_ln72_199 = mul i24 %sext_ln72_41, i24 156" [nn.cpp:72]   --->   Operation 1432 'mul' 'mul_ln72_199' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1433 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_245 = add i24 %shl_ln72_300, i24 %mul_ln72_199" [nn.cpp:72]   --->   Operation 1433 'add' 'add_ln72_245' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1434 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_261 = add i24 %shl_ln72_317, i24 %sext_ln72_227" [nn.cpp:72]   --->   Operation 1434 'add' 'add_ln72_261' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1435 [1/1] (2.35ns)   --->   "%sub_ln72_55 = sub i23 0, i23 %sext_ln72_205" [nn.cpp:72]   --->   Operation 1435 'sub' 'sub_ln72_55' <Predicate = true> <Delay = 2.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1436 [1/1] (2.38ns)   --->   "%sub_ln72_56 = sub i23 %sub_ln72_55, i23 %sext_ln72_178" [nn.cpp:72]   --->   Operation 1436 'sub' 'sub_ln72_56' <Predicate = true> <Delay = 2.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1437 [1/1] (0.00ns)   --->   "%tmp_266 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_261, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1437 'partselect' 'tmp_266' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1438 [1/1] (0.00ns)   --->   "%shl_ln72_318 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_266, i8 0" [nn.cpp:72]   --->   Operation 1438 'bitconcatenate' 'shl_ln72_318' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1439 [1/1] (0.00ns)   --->   "%sext_ln72_228 = sext i23 %sub_ln72_56" [nn.cpp:72]   --->   Operation 1439 'sext' 'sext_ln72_228' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1440 [1/1] (2.42ns)   --->   "%add_ln72_262 = add i24 %shl_ln72_318, i24 %sext_ln72_228" [nn.cpp:72]   --->   Operation 1440 'add' 'add_ln72_262' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1441 [1/1] (0.00ns)   --->   "%tmp_267 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_262, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1441 'partselect' 'tmp_267' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1442 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_263)   --->   "%mul_ln72_212 = mul i24 %sext_ln72_44, i24 16776989" [nn.cpp:72]   --->   Operation 1442 'mul' 'mul_ln72_212' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1443 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_264)   --->   "%mul_ln72_213 = mul i24 %sext_ln72_46, i24 107" [nn.cpp:72]   --->   Operation 1443 'mul' 'mul_ln72_213' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1444 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_277 = add i24 %shl_ln72_334, i24 %sext_ln72_231" [nn.cpp:72]   --->   Operation 1444 'add' 'add_ln72_277' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1445 [1/1] (0.00ns)   --->   "%tmp_282 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_277, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1445 'partselect' 'tmp_282' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1446 [1/1] (0.00ns)   --->   "%shl_ln72_335 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_282, i8 0" [nn.cpp:72]   --->   Operation 1446 'bitconcatenate' 'shl_ln72_335' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1447 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_278)   --->   "%mul_ln72_226 = mul i24 %sext_ln72_37, i24 168" [nn.cpp:72]   --->   Operation 1447 'mul' 'mul_ln72_226' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1448 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_278 = add i24 %shl_ln72_335, i24 %mul_ln72_226" [nn.cpp:72]   --->   Operation 1448 'add' 'add_ln72_278' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1449 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_279)   --->   "%mul_ln72_227 = mul i24 %sext_ln72_41, i24 16777129" [nn.cpp:72]   --->   Operation 1449 'mul' 'mul_ln72_227' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1450 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_280)   --->   "%mul_ln72_228 = mul i23 %sext_ln72_45, i23 57" [nn.cpp:72]   --->   Operation 1450 'mul' 'mul_ln72_228' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1451 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_295 = add i24 %shl_ln72_353, i24 %mul_ln72_241" [nn.cpp:72]   --->   Operation 1451 'add' 'add_ln72_295' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1452 [1/1] (2.28ns)   --->   "%add_ln72_349 = add i21 %sext_ln72_179, i21 %sext_ln72_40" [nn.cpp:72]   --->   Operation 1452 'add' 'add_ln72_349' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1453 [1/1] (0.00ns)   --->   "%tmp_300 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_295, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1453 'partselect' 'tmp_300' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1454 [1/1] (0.00ns)   --->   "%shl_ln72_354 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_300, i8 0" [nn.cpp:72]   --->   Operation 1454 'bitconcatenate' 'shl_ln72_354' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1455 [1/1] (0.00ns)   --->   "%sext_ln72_240 = sext i21 %add_ln72_349" [nn.cpp:72]   --->   Operation 1455 'sext' 'sext_ln72_240' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1456 [1/1] (2.42ns)   --->   "%add_ln72_296 = add i24 %shl_ln72_354, i24 %sext_ln72_240" [nn.cpp:72]   --->   Operation 1456 'add' 'add_ln72_296' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1457 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_297)   --->   "%mul_ln72_242 = mul i24 %sext_ln72_44, i24 16776533" [nn.cpp:72]   --->   Operation 1457 'mul' 'mul_ln72_242' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1458 [1/1] (0.00ns)   --->   "%tmp_301 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_296, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1458 'partselect' 'tmp_301' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1459 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_298)   --->   "%mul_ln72_243 = mul i24 %sext_ln72_46, i24 529" [nn.cpp:72]   --->   Operation 1459 'mul' 'mul_ln72_243' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1460 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_312 = add i24 %shl_ln72_372, i24 %mul_ln72_252" [nn.cpp:72]   --->   Operation 1460 'add' 'add_ln72_312' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1461 [1/1] (0.00ns)   --->   "%tmp_318 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_312, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1461 'partselect' 'tmp_318' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1462 [1/1] (0.00ns)   --->   "%shl_ln72_373 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_318, i8 0" [nn.cpp:72]   --->   Operation 1462 'bitconcatenate' 'shl_ln72_373' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1463 [1/1] (0.00ns)   --->   "%sext_ln72_252 = sext i23 %sub_ln72_55" [nn.cpp:72]   --->   Operation 1463 'sext' 'sext_ln72_252' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1464 [1/1] (2.42ns)   --->   "%add_ln72_313 = add i24 %shl_ln72_373, i24 %sext_ln72_252" [nn.cpp:72]   --->   Operation 1464 'add' 'add_ln72_313' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1465 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_314)   --->   "%mul_ln72_253 = mul i24 %sext_ln72_44, i24 90" [nn.cpp:72]   --->   Operation 1465 'mul' 'mul_ln72_253' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1466 [1/1] (0.00ns)   --->   "%tmp_319 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_313, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1466 'partselect' 'tmp_319' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1467 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_315)   --->   "%mul_ln72_254 = mul i24 %sext_ln72_46, i24 16777099" [nn.cpp:72]   --->   Operation 1467 'mul' 'mul_ln72_254' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1468 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_329 = add i24 %shl_ln72_388, i24 %mul_ln72_266" [nn.cpp:72]   --->   Operation 1468 'add' 'add_ln72_329' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1469 [1/1] (0.00ns)   --->   "%tmp_335 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_329, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1469 'partselect' 'tmp_335' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1470 [1/1] (0.00ns)   --->   "%shl_ln72_389 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_335, i8 0" [nn.cpp:72]   --->   Operation 1470 'bitconcatenate' 'shl_ln72_389' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1471 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_330)   --->   "%mul_ln72_267 = mul i24 %sext_ln72_41, i24 16777083" [nn.cpp:72]   --->   Operation 1471 'mul' 'mul_ln72_267' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1472 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_330 = add i24 %shl_ln72_389, i24 %mul_ln72_267" [nn.cpp:72]   --->   Operation 1472 'add' 'add_ln72_330' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1473 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_332)   --->   "%mul_ln72_268 = mul i24 %sext_ln72_46, i24 538" [nn.cpp:72]   --->   Operation 1473 'mul' 'mul_ln72_268' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 6.69>
ST_11 : Operation 1474 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_8 = add i24 %shl_ln72_10, i24 %sext_ln72_43" [nn.cpp:72]   --->   Operation 1474 'add' 'add_ln72_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1475 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_8, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1475 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1476 [1/1] (0.00ns)   --->   "%shl_ln72_11 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_9, i8 0" [nn.cpp:72]   --->   Operation 1476 'bitconcatenate' 'shl_ln72_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1477 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_9)   --->   "%mul_ln72_9 = mul i24 %sext_ln72_44, i24 454" [nn.cpp:72]   --->   Operation 1477 'mul' 'mul_ln72_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1478 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_9 = add i24 %shl_ln72_11, i24 %mul_ln72_9" [nn.cpp:72]   --->   Operation 1478 'add' 'add_ln72_9' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1479 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_10)   --->   "%mul_ln72_10 = mul i24 %sext_ln72_46, i24 153" [nn.cpp:72]   --->   Operation 1479 'mul' 'mul_ln72_10' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1480 [1/1] (0.00ns)   --->   "%sext_ln72_49 = sext i16 %input_12_read" [nn.cpp:72]   --->   Operation 1480 'sext' 'sext_ln72_49' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1481 [1/1] (0.00ns)   --->   "%sext_ln72_50 = sext i16 %input_12_read" [nn.cpp:72]   --->   Operation 1481 'sext' 'sext_ln72_50' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1482 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_11)   --->   "%mul_ln72_11 = mul i23 %sext_ln72_50, i23 8388566" [nn.cpp:72]   --->   Operation 1482 'mul' 'mul_ln72_11' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1483 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_25 = add i24 %shl_ln72_32, i24 %mul_ln72_23" [nn.cpp:72]   --->   Operation 1483 'add' 'add_ln72_25' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1484 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_25, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1484 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1485 [1/1] (0.00ns)   --->   "%shl_ln72_33 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_25, i8 0" [nn.cpp:72]   --->   Operation 1485 'bitconcatenate' 'shl_ln72_33' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1486 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_26)   --->   "%mul_ln72_24 = mul i24 %sext_ln72_44, i24 345" [nn.cpp:72]   --->   Operation 1486 'mul' 'mul_ln72_24' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1487 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_26 = add i24 %shl_ln72_33, i24 %mul_ln72_24" [nn.cpp:72]   --->   Operation 1487 'add' 'add_ln72_26' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1488 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_27)   --->   "%mul_ln72_25 = mul i24 %sext_ln72_46, i24 16777067" [nn.cpp:72]   --->   Operation 1488 'mul' 'mul_ln72_25' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1489 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_28)   --->   "%mul_ln72_26 = mul i24 %sext_ln72_49, i24 522" [nn.cpp:72]   --->   Operation 1489 'mul' 'mul_ln72_26' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1490 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_41 = add i24 %shl_ln72_51, i24 %sext_ln72_85" [nn.cpp:72]   --->   Operation 1490 'add' 'add_ln72_41' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1491 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_41, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1491 'partselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1492 [1/1] (0.00ns)   --->   "%shl_ln72_52 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_41, i8 0" [nn.cpp:72]   --->   Operation 1492 'bitconcatenate' 'shl_ln72_52' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1493 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_42)   --->   "%mul_ln72_38 = mul i24 %sext_ln72_44, i24 289" [nn.cpp:72]   --->   Operation 1493 'mul' 'mul_ln72_38' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1494 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_42 = add i24 %shl_ln72_52, i24 %mul_ln72_38" [nn.cpp:72]   --->   Operation 1494 'add' 'add_ln72_42' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1495 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_43)   --->   "%mul_ln72_39 = mul i24 %sext_ln72_46, i24 16776863" [nn.cpp:72]   --->   Operation 1495 'mul' 'mul_ln72_39' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1496 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_44)   --->   "%mul_ln72_40 = mul i24 %sext_ln72_49, i24 157" [nn.cpp:72]   --->   Operation 1496 'mul' 'mul_ln72_40' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1497 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_58 = add i24 %shl_ln72_70, i24 %mul_ln72_54" [nn.cpp:72]   --->   Operation 1497 'add' 'add_ln72_58' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1498 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_59)   --->   "%mul_ln72_55 = mul i23 %sext_ln72_45, i23 8388558" [nn.cpp:72]   --->   Operation 1498 'mul' 'mul_ln72_55' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1499 [1/1] (0.00ns)   --->   "%tmp_58 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_58, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1499 'partselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1500 [1/1] (0.00ns)   --->   "%shl_ln72_71 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_58, i8 0" [nn.cpp:72]   --->   Operation 1500 'bitconcatenate' 'shl_ln72_71' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1501 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_59)   --->   "%sext_ln72_93 = sext i23 %mul_ln72_55" [nn.cpp:72]   --->   Operation 1501 'sext' 'sext_ln72_93' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1502 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_59 = add i24 %shl_ln72_71, i24 %sext_ln72_93" [nn.cpp:72]   --->   Operation 1502 'add' 'add_ln72_59' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1503 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_60)   --->   "%mul_ln72_56 = mul i22 %sext_ln72_47, i22 4194275" [nn.cpp:72]   --->   Operation 1503 'mul' 'mul_ln72_56' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1504 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_61)   --->   "%mul_ln72_57 = mul i24 %sext_ln72_49, i24 752" [nn.cpp:72]   --->   Operation 1504 'mul' 'mul_ln72_57' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1505 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_75 = add i24 %shl_ln72_91, i24 %mul_ln72_68" [nn.cpp:72]   --->   Operation 1505 'add' 'add_ln72_75' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1506 [1/1] (0.00ns)   --->   "%tmp_75 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_75, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1506 'partselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1507 [1/1] (0.00ns)   --->   "%shl_ln72_92 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_75, i8 0" [nn.cpp:72]   --->   Operation 1507 'bitconcatenate' 'shl_ln72_92' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1508 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_76)   --->   "%mul_ln72_69 = mul i24 %sext_ln72_44, i24 189" [nn.cpp:72]   --->   Operation 1508 'mul' 'mul_ln72_69' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1509 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_76 = add i24 %shl_ln72_92, i24 %mul_ln72_69" [nn.cpp:72]   --->   Operation 1509 'add' 'add_ln72_76' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1510 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_77)   --->   "%mul_ln72_70 = mul i24 %sext_ln72_46, i24 16776831" [nn.cpp:72]   --->   Operation 1510 'mul' 'mul_ln72_70' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1511 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_78)   --->   "%mul_ln72_71 = mul i24 %sext_ln72_49, i24 16777098" [nn.cpp:72]   --->   Operation 1511 'mul' 'mul_ln72_71' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1512 [1/1] (0.00ns)   --->   "%shl_ln72_111 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_92, i8 0" [nn.cpp:72]   --->   Operation 1512 'bitconcatenate' 'shl_ln72_111' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1513 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_93)   --->   "%mul_ln72_83 = mul i24 %sext_ln72_44, i24 184" [nn.cpp:72]   --->   Operation 1513 'mul' 'mul_ln72_83' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1514 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_93 = add i24 %shl_ln72_111, i24 %mul_ln72_83" [nn.cpp:72]   --->   Operation 1514 'add' 'add_ln72_93' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1515 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_95)   --->   "%mul_ln72_84 = mul i24 %sext_ln72_49, i24 591" [nn.cpp:72]   --->   Operation 1515 'mul' 'mul_ln72_84' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1516 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_109 = add i24 %shl_ln72_138, i24 %mul_ln72_92" [nn.cpp:72]   --->   Operation 1516 'add' 'add_ln72_109' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1517 [1/1] (0.00ns)   --->   "%shl_ln72_139 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %input_10_read, i5 0" [nn.cpp:72]   --->   Operation 1517 'bitconcatenate' 'shl_ln72_139' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1518 [1/1] (0.00ns)   --->   "%sext_ln72_126 = sext i21 %shl_ln72_139" [nn.cpp:72]   --->   Operation 1518 'sext' 'sext_ln72_126' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1519 [1/1] (0.00ns)   --->   "%shl_ln72_140 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %input_10_read, i3 0" [nn.cpp:72]   --->   Operation 1519 'bitconcatenate' 'shl_ln72_140' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1520 [1/1] (0.00ns)   --->   "%sext_ln72_127 = sext i19 %shl_ln72_140" [nn.cpp:72]   --->   Operation 1520 'sext' 'sext_ln72_127' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1521 [1/1] (0.00ns)   --->   "%sext_ln72_128 = sext i19 %shl_ln72_140" [nn.cpp:72]   --->   Operation 1521 'sext' 'sext_ln72_128' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1522 [1/1] (2.31ns)   --->   "%sub_ln72_25 = sub i22 %sext_ln72_128, i22 %sext_ln72_126" [nn.cpp:72]   --->   Operation 1522 'sub' 'sub_ln72_25' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1523 [1/1] (0.00ns)   --->   "%tmp_109 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_109, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1523 'partselect' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1524 [1/1] (0.00ns)   --->   "%shl_ln72_141 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_109, i8 0" [nn.cpp:72]   --->   Operation 1524 'bitconcatenate' 'shl_ln72_141' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1525 [1/1] (0.00ns)   --->   "%sext_ln72_129 = sext i22 %sub_ln72_25" [nn.cpp:72]   --->   Operation 1525 'sext' 'sext_ln72_129' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1526 [1/1] (2.42ns)   --->   "%add_ln72_110 = add i24 %shl_ln72_141, i24 %sext_ln72_129" [nn.cpp:72]   --->   Operation 1526 'add' 'add_ln72_110' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1527 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_111)   --->   "%mul_ln72_93 = mul i24 %sext_ln72_46, i24 103" [nn.cpp:72]   --->   Operation 1527 'mul' 'mul_ln72_93' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1528 [1/1] (0.00ns)   --->   "%tmp_110 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_110, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1528 'partselect' 'tmp_110' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1529 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_112)   --->   "%mul_ln72_94 = mul i24 %sext_ln72_49, i24 16777106" [nn.cpp:72]   --->   Operation 1529 'mul' 'mul_ln72_94' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1530 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_125 = add i24 %shl_ln72_157, i24 %mul_ln72_105" [nn.cpp:72]   --->   Operation 1530 'add' 'add_ln72_125' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1531 [1/1] (0.00ns)   --->   "%tmp_126 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_125, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1531 'partselect' 'tmp_126' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1532 [1/1] (0.00ns)   --->   "%shl_ln72_158 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_126, i8 0" [nn.cpp:72]   --->   Operation 1532 'bitconcatenate' 'shl_ln72_158' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1533 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_126)   --->   "%mul_ln72_106 = mul i24 %sext_ln72_41, i24 195" [nn.cpp:72]   --->   Operation 1533 'mul' 'mul_ln72_106' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1534 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_126 = add i24 %shl_ln72_158, i24 %mul_ln72_106" [nn.cpp:72]   --->   Operation 1534 'add' 'add_ln72_126' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1535 [1/1] (5.57ns)   --->   "%mul_ln72_107 = mul i24 %sext_ln72_44, i24 16777052" [nn.cpp:72]   --->   Operation 1535 'mul' 'mul_ln72_107' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1536 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_128)   --->   "%mul_ln72_108 = mul i24 %sext_ln72_46, i24 182" [nn.cpp:72]   --->   Operation 1536 'mul' 'mul_ln72_108' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1537 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_129)   --->   "%mul_ln72_109 = mul i24 %sext_ln72_49, i24 169" [nn.cpp:72]   --->   Operation 1537 'mul' 'mul_ln72_109' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1538 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_144)   --->   "%mul_ln72_119 = mul i23 %sext_ln72_45, i23 52" [nn.cpp:72]   --->   Operation 1538 'mul' 'mul_ln72_119' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1539 [1/1] (0.00ns)   --->   "%shl_ln72_183 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_144, i8 0" [nn.cpp:72]   --->   Operation 1539 'bitconcatenate' 'shl_ln72_183' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1540 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_144)   --->   "%sext_ln72_156 = sext i23 %mul_ln72_119" [nn.cpp:72]   --->   Operation 1540 'sext' 'sext_ln72_156' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1541 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_144 = add i24 %shl_ln72_183, i24 %sext_ln72_156" [nn.cpp:72]   --->   Operation 1541 'add' 'add_ln72_144' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1542 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_145)   --->   "%mul_ln72_120 = mul i22 %sext_ln72_47, i22 22" [nn.cpp:72]   --->   Operation 1542 'mul' 'mul_ln72_120' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1543 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_146)   --->   "%mul_ln72_121 = mul i24 %sext_ln72_49, i24 16777025" [nn.cpp:72]   --->   Operation 1543 'mul' 'mul_ln72_121' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1544 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_160 = add i24 %shl_ln72_201, i24 %mul_ln72_133" [nn.cpp:72]   --->   Operation 1544 'add' 'add_ln72_160' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1545 [1/1] (0.00ns)   --->   "%shl_ln72_202 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %input_10_read, i7 0" [nn.cpp:72]   --->   Operation 1545 'bitconcatenate' 'shl_ln72_202' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1546 [1/1] (0.00ns)   --->   "%sext_ln72_164 = sext i23 %shl_ln72_202" [nn.cpp:72]   --->   Operation 1546 'sext' 'sext_ln72_164' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1547 [1/1] (2.38ns)   --->   "%sub_ln72_32 = sub i24 0, i24 %sext_ln72_164" [nn.cpp:72]   --->   Operation 1547 'sub' 'sub_ln72_32' <Predicate = true> <Delay = 2.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1548 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln72_33 = sub i24 %sub_ln72_32, i24 %sext_ln72_127" [nn.cpp:72]   --->   Operation 1548 'sub' 'sub_ln72_33' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1549 [1/1] (0.00ns)   --->   "%tmp_161 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_160, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1549 'partselect' 'tmp_161' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1550 [1/1] (0.00ns)   --->   "%shl_ln72_203 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_161, i8 0" [nn.cpp:72]   --->   Operation 1550 'bitconcatenate' 'shl_ln72_203' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1551 [1/1] (4.27ns) (root node of TernaryAdder)   --->   "%add_ln72_161 = add i24 %shl_ln72_203, i24 %sub_ln72_33" [nn.cpp:72]   --->   Operation 1551 'add' 'add_ln72_161' <Predicate = true> <Delay = 4.27> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1552 [1/1] (0.00ns)   --->   "%tmp_162 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_161, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1552 'partselect' 'tmp_162' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1553 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_162)   --->   "%mul_ln72_134 = mul i24 %sext_ln72_46, i24 236" [nn.cpp:72]   --->   Operation 1553 'mul' 'mul_ln72_134' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1554 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_163)   --->   "%mul_ln72_135 = mul i24 %sext_ln72_49, i24 16777071" [nn.cpp:72]   --->   Operation 1554 'mul' 'mul_ln72_135' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1555 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_177 = add i24 %shl_ln72_222, i24 %sext_ln72_172" [nn.cpp:72]   --->   Operation 1555 'add' 'add_ln72_177' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1556 [1/1] (0.00ns)   --->   "%tmp_179 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_177, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1556 'partselect' 'tmp_179' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1557 [1/1] (0.00ns)   --->   "%shl_ln72_223 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_179, i8 0" [nn.cpp:72]   --->   Operation 1557 'bitconcatenate' 'shl_ln72_223' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1558 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_178)   --->   "%mul_ln72_147 = mul i24 %sext_ln72_44, i24 16776991" [nn.cpp:72]   --->   Operation 1558 'mul' 'mul_ln72_147' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1559 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_178 = add i24 %shl_ln72_223, i24 %mul_ln72_147" [nn.cpp:72]   --->   Operation 1559 'add' 'add_ln72_178' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1560 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_180)   --->   "%mul_ln72_148 = mul i24 %sext_ln72_49, i24 16776889" [nn.cpp:72]   --->   Operation 1560 'mul' 'mul_ln72_148' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1561 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_195)   --->   "%mul_ln72_162 = mul i24 %sext_ln72_44, i24 16777137" [nn.cpp:72]   --->   Operation 1561 'mul' 'mul_ln72_162' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1562 [1/1] (0.00ns)   --->   "%shl_ln72_244 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_196, i8 0" [nn.cpp:72]   --->   Operation 1562 'bitconcatenate' 'shl_ln72_244' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1563 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_195 = add i24 %shl_ln72_244, i24 %mul_ln72_162" [nn.cpp:72]   --->   Operation 1563 'add' 'add_ln72_195' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1564 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_197)   --->   "%mul_ln72_163 = mul i24 %sext_ln72_49, i24 303" [nn.cpp:72]   --->   Operation 1564 'mul' 'mul_ln72_163' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1565 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_211 = add i24 %shl_ln72_262, i24 %sext_ln72_191" [nn.cpp:72]   --->   Operation 1565 'add' 'add_ln72_211' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1566 [1/1] (0.00ns)   --->   "%tmp_213 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_211, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1566 'partselect' 'tmp_213' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1567 [1/1] (0.00ns)   --->   "%shl_ln72_263 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_213, i8 0" [nn.cpp:72]   --->   Operation 1567 'bitconcatenate' 'shl_ln72_263' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1568 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_212)   --->   "%mul_ln72_174 = mul i24 %sext_ln72_44, i24 16777058" [nn.cpp:72]   --->   Operation 1568 'mul' 'mul_ln72_174' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1569 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_212 = add i24 %shl_ln72_263, i24 %mul_ln72_174" [nn.cpp:72]   --->   Operation 1569 'add' 'add_ln72_212' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1570 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_213)   --->   "%mul_ln72_175 = mul i24 %sext_ln72_46, i24 81" [nn.cpp:72]   --->   Operation 1570 'mul' 'mul_ln72_175' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1571 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_214)   --->   "%mul_ln72_176 = mul i24 %sext_ln72_49, i24 16777069" [nn.cpp:72]   --->   Operation 1571 'mul' 'mul_ln72_176' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1572 [1/1] (0.00ns)   --->   "%shl_ln72_284 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_231, i8 0" [nn.cpp:72]   --->   Operation 1572 'bitconcatenate' 'shl_ln72_284' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1573 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_229)   --->   "%mul_ln72_187 = mul i24 %sext_ln72_44, i24 16777010" [nn.cpp:72]   --->   Operation 1573 'mul' 'mul_ln72_187' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1574 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_229 = add i24 %shl_ln72_284, i24 %mul_ln72_187" [nn.cpp:72]   --->   Operation 1574 'add' 'add_ln72_229' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1575 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_230)   --->   "%mul_ln72_188 = mul i24 %sext_ln72_46, i24 16777138" [nn.cpp:72]   --->   Operation 1575 'mul' 'mul_ln72_188' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1576 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_231)   --->   "%mul_ln72_189 = mul i24 %sext_ln72_49, i24 16777079" [nn.cpp:72]   --->   Operation 1576 'mul' 'mul_ln72_189' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1577 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_245 = add i24 %shl_ln72_300, i24 %mul_ln72_199" [nn.cpp:72]   --->   Operation 1577 'add' 'add_ln72_245' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1578 [1/1] (0.00ns)   --->   "%tmp_250 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_245, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1578 'partselect' 'tmp_250' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1579 [1/1] (0.00ns)   --->   "%shl_ln72_319 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_267, i8 0" [nn.cpp:72]   --->   Operation 1579 'bitconcatenate' 'shl_ln72_319' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1580 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_263)   --->   "%mul_ln72_212 = mul i24 %sext_ln72_44, i24 16776989" [nn.cpp:72]   --->   Operation 1580 'mul' 'mul_ln72_212' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1581 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_263 = add i24 %shl_ln72_319, i24 %mul_ln72_212" [nn.cpp:72]   --->   Operation 1581 'add' 'add_ln72_263' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1582 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_264)   --->   "%mul_ln72_213 = mul i24 %sext_ln72_46, i24 107" [nn.cpp:72]   --->   Operation 1582 'mul' 'mul_ln72_213' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1583 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_265)   --->   "%mul_ln72_214 = mul i24 %sext_ln72_49, i24 16776982" [nn.cpp:72]   --->   Operation 1583 'mul' 'mul_ln72_214' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1584 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_278 = add i24 %shl_ln72_335, i24 %mul_ln72_226" [nn.cpp:72]   --->   Operation 1584 'add' 'add_ln72_278' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1585 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_279)   --->   "%mul_ln72_227 = mul i24 %sext_ln72_41, i24 16777129" [nn.cpp:72]   --->   Operation 1585 'mul' 'mul_ln72_227' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1586 [1/1] (0.00ns)   --->   "%tmp_283 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_278, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1586 'partselect' 'tmp_283' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1587 [1/1] (0.00ns)   --->   "%shl_ln72_336 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_283, i8 0" [nn.cpp:72]   --->   Operation 1587 'bitconcatenate' 'shl_ln72_336' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1588 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_279 = add i24 %shl_ln72_336, i24 %mul_ln72_227" [nn.cpp:72]   --->   Operation 1588 'add' 'add_ln72_279' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1589 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_280)   --->   "%mul_ln72_228 = mul i23 %sext_ln72_45, i23 57" [nn.cpp:72]   --->   Operation 1589 'mul' 'mul_ln72_228' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1590 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_281)   --->   "%mul_ln72_229 = mul i24 %sext_ln72_46, i24 16777047" [nn.cpp:72]   --->   Operation 1590 'mul' 'mul_ln72_229' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1591 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_297)   --->   "%mul_ln72_242 = mul i24 %sext_ln72_44, i24 16776533" [nn.cpp:72]   --->   Operation 1591 'mul' 'mul_ln72_242' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1592 [1/1] (0.00ns)   --->   "%shl_ln72_355 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_301, i8 0" [nn.cpp:72]   --->   Operation 1592 'bitconcatenate' 'shl_ln72_355' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1593 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_297 = add i24 %shl_ln72_355, i24 %mul_ln72_242" [nn.cpp:72]   --->   Operation 1593 'add' 'add_ln72_297' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1594 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_298)   --->   "%mul_ln72_243 = mul i24 %sext_ln72_46, i24 529" [nn.cpp:72]   --->   Operation 1594 'mul' 'mul_ln72_243' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1595 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_314)   --->   "%mul_ln72_253 = mul i24 %sext_ln72_44, i24 90" [nn.cpp:72]   --->   Operation 1595 'mul' 'mul_ln72_253' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1596 [1/1] (0.00ns)   --->   "%shl_ln72_374 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_319, i8 0" [nn.cpp:72]   --->   Operation 1596 'bitconcatenate' 'shl_ln72_374' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1597 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_314 = add i24 %shl_ln72_374, i24 %mul_ln72_253" [nn.cpp:72]   --->   Operation 1597 'add' 'add_ln72_314' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1598 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_315)   --->   "%mul_ln72_254 = mul i24 %sext_ln72_46, i24 16777099" [nn.cpp:72]   --->   Operation 1598 'mul' 'mul_ln72_254' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1599 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_316)   --->   "%mul_ln72_255 = mul i24 %sext_ln72_49, i24 16776975" [nn.cpp:72]   --->   Operation 1599 'mul' 'mul_ln72_255' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1600 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_330 = add i24 %shl_ln72_389, i24 %mul_ln72_267" [nn.cpp:72]   --->   Operation 1600 'add' 'add_ln72_330' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1601 [1/1] (0.00ns)   --->   "%shl_ln72_390 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %input_10_read, i8 0" [nn.cpp:72]   --->   Operation 1601 'bitconcatenate' 'shl_ln72_390' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1602 [1/1] (2.42ns)   --->   "%sub_ln72_65 = sub i24 0, i24 %shl_ln72_390" [nn.cpp:72]   --->   Operation 1602 'sub' 'sub_ln72_65' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1603 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln72_66 = sub i24 %sub_ln72_65, i24 %sext_ln72_44" [nn.cpp:72]   --->   Operation 1603 'sub' 'sub_ln72_66' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1604 [1/1] (0.00ns)   --->   "%tmp_336 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_330, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1604 'partselect' 'tmp_336' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1605 [1/1] (0.00ns)   --->   "%shl_ln72_391 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_336, i8 0" [nn.cpp:72]   --->   Operation 1605 'bitconcatenate' 'shl_ln72_391' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1606 [1/1] (4.27ns) (root node of TernaryAdder)   --->   "%add_ln72_331 = add i24 %shl_ln72_391, i24 %sub_ln72_66" [nn.cpp:72]   --->   Operation 1606 'add' 'add_ln72_331' <Predicate = true> <Delay = 4.27> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1607 [1/1] (0.00ns)   --->   "%tmp_337 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_331, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1607 'partselect' 'tmp_337' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1608 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_332)   --->   "%mul_ln72_268 = mul i24 %sext_ln72_46, i24 538" [nn.cpp:72]   --->   Operation 1608 'mul' 'mul_ln72_268' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1609 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_333)   --->   "%mul_ln72_269 = mul i24 %sext_ln72_49, i24 16777122" [nn.cpp:72]   --->   Operation 1609 'mul' 'mul_ln72_269' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 6.69>
ST_12 : Operation 1610 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_9 = add i24 %shl_ln72_11, i24 %mul_ln72_9" [nn.cpp:72]   --->   Operation 1610 'add' 'add_ln72_9' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1611 [1/1] (0.00ns)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_9, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1611 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1612 [1/1] (0.00ns)   --->   "%shl_ln72_12 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_s, i8 0" [nn.cpp:72]   --->   Operation 1612 'bitconcatenate' 'shl_ln72_12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1613 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_10)   --->   "%mul_ln72_10 = mul i24 %sext_ln72_46, i24 153" [nn.cpp:72]   --->   Operation 1613 'mul' 'mul_ln72_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1614 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_10 = add i24 %shl_ln72_12, i24 %mul_ln72_10" [nn.cpp:72]   --->   Operation 1614 'add' 'add_ln72_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1615 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_11)   --->   "%mul_ln72_11 = mul i23 %sext_ln72_50, i23 8388566" [nn.cpp:72]   --->   Operation 1615 'mul' 'mul_ln72_11' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1616 [1/1] (0.00ns)   --->   "%sext_ln72_52 = sext i16 %input_13_read" [nn.cpp:72]   --->   Operation 1616 'sext' 'sext_ln72_52' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1617 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_12)   --->   "%mul_ln72_12 = mul i24 %sext_ln72_52, i24 245" [nn.cpp:72]   --->   Operation 1617 'mul' 'mul_ln72_12' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1618 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_26 = add i24 %shl_ln72_33, i24 %mul_ln72_24" [nn.cpp:72]   --->   Operation 1618 'add' 'add_ln72_26' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1619 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_26, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1619 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1620 [1/1] (0.00ns)   --->   "%shl_ln72_34 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_26, i8 0" [nn.cpp:72]   --->   Operation 1620 'bitconcatenate' 'shl_ln72_34' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1621 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_27)   --->   "%mul_ln72_25 = mul i24 %sext_ln72_46, i24 16777067" [nn.cpp:72]   --->   Operation 1621 'mul' 'mul_ln72_25' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1622 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_27 = add i24 %shl_ln72_34, i24 %mul_ln72_25" [nn.cpp:72]   --->   Operation 1622 'add' 'add_ln72_27' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1623 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_28)   --->   "%mul_ln72_26 = mul i24 %sext_ln72_49, i24 522" [nn.cpp:72]   --->   Operation 1623 'mul' 'mul_ln72_26' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1624 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_29)   --->   "%mul_ln72_27 = mul i24 %sext_ln72_52, i24 659" [nn.cpp:72]   --->   Operation 1624 'mul' 'mul_ln72_27' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1625 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_42 = add i24 %shl_ln72_52, i24 %mul_ln72_38" [nn.cpp:72]   --->   Operation 1625 'add' 'add_ln72_42' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1626 [1/1] (0.00ns)   --->   "%tmp_42 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_42, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1626 'partselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1627 [1/1] (0.00ns)   --->   "%shl_ln72_53 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_42, i8 0" [nn.cpp:72]   --->   Operation 1627 'bitconcatenate' 'shl_ln72_53' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1628 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_43)   --->   "%mul_ln72_39 = mul i24 %sext_ln72_46, i24 16776863" [nn.cpp:72]   --->   Operation 1628 'mul' 'mul_ln72_39' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1629 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_43 = add i24 %shl_ln72_53, i24 %mul_ln72_39" [nn.cpp:72]   --->   Operation 1629 'add' 'add_ln72_43' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1630 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_44)   --->   "%mul_ln72_40 = mul i24 %sext_ln72_49, i24 157" [nn.cpp:72]   --->   Operation 1630 'mul' 'mul_ln72_40' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1631 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_45)   --->   "%mul_ln72_41 = mul i24 %sext_ln72_52, i24 16776997" [nn.cpp:72]   --->   Operation 1631 'mul' 'mul_ln72_41' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1632 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_59 = add i24 %shl_ln72_71, i24 %sext_ln72_93" [nn.cpp:72]   --->   Operation 1632 'add' 'add_ln72_59' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1633 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_60)   --->   "%mul_ln72_56 = mul i22 %sext_ln72_47, i22 4194275" [nn.cpp:72]   --->   Operation 1633 'mul' 'mul_ln72_56' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1634 [1/1] (0.00ns)   --->   "%tmp_59 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_59, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1634 'partselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1635 [1/1] (0.00ns)   --->   "%shl_ln72_72 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_59, i8 0" [nn.cpp:72]   --->   Operation 1635 'bitconcatenate' 'shl_ln72_72' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1636 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_60)   --->   "%sext_ln72_94 = sext i22 %mul_ln72_56" [nn.cpp:72]   --->   Operation 1636 'sext' 'sext_ln72_94' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1637 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_60 = add i24 %shl_ln72_72, i24 %sext_ln72_94" [nn.cpp:72]   --->   Operation 1637 'add' 'add_ln72_60' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1638 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_61)   --->   "%mul_ln72_57 = mul i24 %sext_ln72_49, i24 752" [nn.cpp:72]   --->   Operation 1638 'mul' 'mul_ln72_57' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1639 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_76 = add i24 %shl_ln72_92, i24 %mul_ln72_69" [nn.cpp:72]   --->   Operation 1639 'add' 'add_ln72_76' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1640 [1/1] (0.00ns)   --->   "%tmp_76 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_76, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1640 'partselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1641 [1/1] (0.00ns)   --->   "%shl_ln72_93 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_76, i8 0" [nn.cpp:72]   --->   Operation 1641 'bitconcatenate' 'shl_ln72_93' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1642 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_77)   --->   "%mul_ln72_70 = mul i24 %sext_ln72_46, i24 16776831" [nn.cpp:72]   --->   Operation 1642 'mul' 'mul_ln72_70' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1643 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_77 = add i24 %shl_ln72_93, i24 %mul_ln72_70" [nn.cpp:72]   --->   Operation 1643 'add' 'add_ln72_77' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1644 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_78)   --->   "%mul_ln72_71 = mul i24 %sext_ln72_49, i24 16777098" [nn.cpp:72]   --->   Operation 1644 'mul' 'mul_ln72_71' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1645 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_79)   --->   "%mul_ln72_72 = mul i24 %sext_ln72_52, i24 104" [nn.cpp:72]   --->   Operation 1645 'mul' 'mul_ln72_72' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1646 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_93 = add i24 %shl_ln72_111, i24 %mul_ln72_83" [nn.cpp:72]   --->   Operation 1646 'add' 'add_ln72_93' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1647 [1/1] (0.00ns)   --->   "%shl_ln72_112 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %input_11_read, i8 0" [nn.cpp:72]   --->   Operation 1647 'bitconcatenate' 'shl_ln72_112' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1648 [1/1] (2.42ns)   --->   "%sub_ln72_16 = sub i24 0, i24 %shl_ln72_112" [nn.cpp:72]   --->   Operation 1648 'sub' 'sub_ln72_16' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1649 [1/1] (0.00ns)   --->   "%shl_ln72_113 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %input_11_read, i2 0" [nn.cpp:72]   --->   Operation 1649 'bitconcatenate' 'shl_ln72_113' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1650 [1/1] (0.00ns)   --->   "%sext_ln72_111 = sext i18 %shl_ln72_113" [nn.cpp:72]   --->   Operation 1650 'sext' 'sext_ln72_111' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1651 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln72_17 = sub i24 %sub_ln72_16, i24 %sext_ln72_111" [nn.cpp:72]   --->   Operation 1651 'sub' 'sub_ln72_17' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1652 [1/1] (0.00ns)   --->   "%tmp_93 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_93, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1652 'partselect' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1653 [1/1] (0.00ns)   --->   "%shl_ln72_114 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_93, i8 0" [nn.cpp:72]   --->   Operation 1653 'bitconcatenate' 'shl_ln72_114' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1654 [1/1] (4.27ns) (root node of TernaryAdder)   --->   "%add_ln72_94 = add i24 %shl_ln72_114, i24 %sub_ln72_17" [nn.cpp:72]   --->   Operation 1654 'add' 'add_ln72_94' <Predicate = true> <Delay = 4.27> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1655 [1/1] (0.00ns)   --->   "%tmp_94 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_94, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1655 'partselect' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1656 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_95)   --->   "%mul_ln72_84 = mul i24 %sext_ln72_49, i24 591" [nn.cpp:72]   --->   Operation 1656 'mul' 'mul_ln72_84' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1657 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_111)   --->   "%mul_ln72_93 = mul i24 %sext_ln72_46, i24 103" [nn.cpp:72]   --->   Operation 1657 'mul' 'mul_ln72_93' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1658 [1/1] (0.00ns)   --->   "%shl_ln72_142 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_110, i8 0" [nn.cpp:72]   --->   Operation 1658 'bitconcatenate' 'shl_ln72_142' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1659 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_111 = add i24 %shl_ln72_142, i24 %mul_ln72_93" [nn.cpp:72]   --->   Operation 1659 'add' 'add_ln72_111' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1660 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_112)   --->   "%mul_ln72_94 = mul i24 %sext_ln72_49, i24 16777106" [nn.cpp:72]   --->   Operation 1660 'mul' 'mul_ln72_94' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1661 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_113)   --->   "%mul_ln72_95 = mul i24 %sext_ln72_52, i24 740" [nn.cpp:72]   --->   Operation 1661 'mul' 'mul_ln72_95' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1662 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_126 = add i24 %shl_ln72_158, i24 %mul_ln72_106" [nn.cpp:72]   --->   Operation 1662 'add' 'add_ln72_126' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1663 [1/1] (0.00ns)   --->   "%tmp_127 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_126, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1663 'partselect' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1664 [1/1] (0.00ns)   --->   "%shl_ln72_159 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_127, i8 0" [nn.cpp:72]   --->   Operation 1664 'bitconcatenate' 'shl_ln72_159' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1665 [1/1] (2.42ns)   --->   "%add_ln72_127 = add i24 %shl_ln72_159, i24 %mul_ln72_107" [nn.cpp:72]   --->   Operation 1665 'add' 'add_ln72_127' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1666 [1/1] (0.00ns)   --->   "%tmp_128 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_127, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1666 'partselect' 'tmp_128' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1667 [1/1] (0.00ns)   --->   "%shl_ln72_160 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_128, i8 0" [nn.cpp:72]   --->   Operation 1667 'bitconcatenate' 'shl_ln72_160' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1668 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_128)   --->   "%mul_ln72_108 = mul i24 %sext_ln72_46, i24 182" [nn.cpp:72]   --->   Operation 1668 'mul' 'mul_ln72_108' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1669 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_128 = add i24 %shl_ln72_160, i24 %mul_ln72_108" [nn.cpp:72]   --->   Operation 1669 'add' 'add_ln72_128' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1670 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_129)   --->   "%mul_ln72_109 = mul i24 %sext_ln72_49, i24 169" [nn.cpp:72]   --->   Operation 1670 'mul' 'mul_ln72_109' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1671 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_130)   --->   "%mul_ln72_110 = mul i24 %sext_ln72_52, i24 16776861" [nn.cpp:72]   --->   Operation 1671 'mul' 'mul_ln72_110' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1672 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_144 = add i24 %shl_ln72_183, i24 %sext_ln72_156" [nn.cpp:72]   --->   Operation 1672 'add' 'add_ln72_144' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1673 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_145)   --->   "%mul_ln72_120 = mul i22 %sext_ln72_47, i22 22" [nn.cpp:72]   --->   Operation 1673 'mul' 'mul_ln72_120' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1674 [1/1] (0.00ns)   --->   "%tmp_145 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_144, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1674 'partselect' 'tmp_145' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1675 [1/1] (0.00ns)   --->   "%shl_ln72_184 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_145, i8 0" [nn.cpp:72]   --->   Operation 1675 'bitconcatenate' 'shl_ln72_184' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1676 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_145)   --->   "%sext_ln72_157 = sext i22 %mul_ln72_120" [nn.cpp:72]   --->   Operation 1676 'sext' 'sext_ln72_157' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1677 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_145 = add i24 %shl_ln72_184, i24 %sext_ln72_157" [nn.cpp:72]   --->   Operation 1677 'add' 'add_ln72_145' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1678 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_146)   --->   "%mul_ln72_121 = mul i24 %sext_ln72_49, i24 16777025" [nn.cpp:72]   --->   Operation 1678 'mul' 'mul_ln72_121' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1679 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_147)   --->   "%mul_ln72_122 = mul i24 %sext_ln72_52, i24 16777149" [nn.cpp:72]   --->   Operation 1679 'mul' 'mul_ln72_122' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1680 [1/1] (0.00ns)   --->   "%shl_ln72_204 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_162, i8 0" [nn.cpp:72]   --->   Operation 1680 'bitconcatenate' 'shl_ln72_204' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1681 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_162)   --->   "%mul_ln72_134 = mul i24 %sext_ln72_46, i24 236" [nn.cpp:72]   --->   Operation 1681 'mul' 'mul_ln72_134' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1682 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_162 = add i24 %shl_ln72_204, i24 %mul_ln72_134" [nn.cpp:72]   --->   Operation 1682 'add' 'add_ln72_162' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1683 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_163)   --->   "%mul_ln72_135 = mul i24 %sext_ln72_49, i24 16777071" [nn.cpp:72]   --->   Operation 1683 'mul' 'mul_ln72_135' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1684 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_164)   --->   "%mul_ln72_136 = mul i24 %sext_ln72_52, i24 154" [nn.cpp:72]   --->   Operation 1684 'mul' 'mul_ln72_136' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1685 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_178 = add i24 %shl_ln72_223, i24 %mul_ln72_147" [nn.cpp:72]   --->   Operation 1685 'add' 'add_ln72_178' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1686 [1/1] (0.00ns)   --->   "%shl_ln72_224 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %input_11_read, i7 0" [nn.cpp:72]   --->   Operation 1686 'bitconcatenate' 'shl_ln72_224' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1687 [1/1] (0.00ns)   --->   "%sext_ln72_173 = sext i23 %shl_ln72_224" [nn.cpp:72]   --->   Operation 1687 'sext' 'sext_ln72_173' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1688 [1/1] (2.38ns)   --->   "%sub_ln72_38 = sub i24 0, i24 %sext_ln72_173" [nn.cpp:72]   --->   Operation 1688 'sub' 'sub_ln72_38' <Predicate = true> <Delay = 2.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1689 [1/1] (0.00ns)   --->   "%shl_ln72_225 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %input_11_read, i5 0" [nn.cpp:72]   --->   Operation 1689 'bitconcatenate' 'shl_ln72_225' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1690 [1/1] (0.00ns)   --->   "%sext_ln72_174 = sext i21 %shl_ln72_225" [nn.cpp:72]   --->   Operation 1690 'sext' 'sext_ln72_174' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1691 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln72_39 = sub i24 %sub_ln72_38, i24 %sext_ln72_174" [nn.cpp:72]   --->   Operation 1691 'sub' 'sub_ln72_39' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1692 [1/1] (0.00ns)   --->   "%tmp_180 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_178, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1692 'partselect' 'tmp_180' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1693 [1/1] (0.00ns)   --->   "%shl_ln72_226 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_180, i8 0" [nn.cpp:72]   --->   Operation 1693 'bitconcatenate' 'shl_ln72_226' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1694 [1/1] (4.27ns) (root node of TernaryAdder)   --->   "%add_ln72_179 = add i24 %shl_ln72_226, i24 %sub_ln72_39" [nn.cpp:72]   --->   Operation 1694 'add' 'add_ln72_179' <Predicate = true> <Delay = 4.27> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1695 [1/1] (0.00ns)   --->   "%tmp_181 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_179, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1695 'partselect' 'tmp_181' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1696 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_180)   --->   "%mul_ln72_148 = mul i24 %sext_ln72_49, i24 16776889" [nn.cpp:72]   --->   Operation 1696 'mul' 'mul_ln72_148' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1697 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_181)   --->   "%mul_ln72_149 = mul i24 %sext_ln72_52, i24 172" [nn.cpp:72]   --->   Operation 1697 'mul' 'mul_ln72_149' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1698 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_195 = add i24 %shl_ln72_244, i24 %mul_ln72_162" [nn.cpp:72]   --->   Operation 1698 'add' 'add_ln72_195' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1699 [1/1] (0.00ns)   --->   "%shl_ln72_245 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %input_11_read, i3 0" [nn.cpp:72]   --->   Operation 1699 'bitconcatenate' 'shl_ln72_245' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1700 [1/1] (0.00ns)   --->   "%sext_ln72_183 = sext i19 %shl_ln72_245" [nn.cpp:72]   --->   Operation 1700 'sext' 'sext_ln72_183' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1701 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln72_345 = add i24 %shl_ln72_112, i24 %sext_ln72_183" [nn.cpp:72]   --->   Operation 1701 'add' 'add_ln72_345' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1702 [1/1] (0.00ns)   --->   "%tmp_197 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_195, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1702 'partselect' 'tmp_197' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1703 [1/1] (0.00ns)   --->   "%shl_ln72_246 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_197, i8 0" [nn.cpp:72]   --->   Operation 1703 'bitconcatenate' 'shl_ln72_246' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1704 [1/1] (4.27ns) (root node of TernaryAdder)   --->   "%add_ln72_196 = add i24 %shl_ln72_246, i24 %add_ln72_345" [nn.cpp:72]   --->   Operation 1704 'add' 'add_ln72_196' <Predicate = true> <Delay = 4.27> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1705 [1/1] (0.00ns)   --->   "%tmp_198 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_196, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1705 'partselect' 'tmp_198' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1706 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_197)   --->   "%mul_ln72_163 = mul i24 %sext_ln72_49, i24 303" [nn.cpp:72]   --->   Operation 1706 'mul' 'mul_ln72_163' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1707 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_198)   --->   "%mul_ln72_164 = mul i24 %sext_ln72_52, i24 374" [nn.cpp:72]   --->   Operation 1707 'mul' 'mul_ln72_164' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1708 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_212 = add i24 %shl_ln72_263, i24 %mul_ln72_174" [nn.cpp:72]   --->   Operation 1708 'add' 'add_ln72_212' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1709 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_213)   --->   "%mul_ln72_175 = mul i24 %sext_ln72_46, i24 81" [nn.cpp:72]   --->   Operation 1709 'mul' 'mul_ln72_175' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1710 [1/1] (0.00ns)   --->   "%tmp_214 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_212, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1710 'partselect' 'tmp_214' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1711 [1/1] (0.00ns)   --->   "%shl_ln72_264 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_214, i8 0" [nn.cpp:72]   --->   Operation 1711 'bitconcatenate' 'shl_ln72_264' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1712 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_213 = add i24 %shl_ln72_264, i24 %mul_ln72_175" [nn.cpp:72]   --->   Operation 1712 'add' 'add_ln72_213' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1713 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_214)   --->   "%mul_ln72_176 = mul i24 %sext_ln72_49, i24 16777069" [nn.cpp:72]   --->   Operation 1713 'mul' 'mul_ln72_176' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1714 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_215)   --->   "%mul_ln72_177 = mul i24 %sext_ln72_52, i24 1309" [nn.cpp:72]   --->   Operation 1714 'mul' 'mul_ln72_177' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1715 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_229 = add i24 %shl_ln72_284, i24 %mul_ln72_187" [nn.cpp:72]   --->   Operation 1715 'add' 'add_ln72_229' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1716 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_230)   --->   "%mul_ln72_188 = mul i24 %sext_ln72_46, i24 16777138" [nn.cpp:72]   --->   Operation 1716 'mul' 'mul_ln72_188' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1717 [1/1] (0.00ns)   --->   "%tmp_232 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_229, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1717 'partselect' 'tmp_232' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1718 [1/1] (0.00ns)   --->   "%shl_ln72_285 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_232, i8 0" [nn.cpp:72]   --->   Operation 1718 'bitconcatenate' 'shl_ln72_285' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1719 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_230 = add i24 %shl_ln72_285, i24 %mul_ln72_188" [nn.cpp:72]   --->   Operation 1719 'add' 'add_ln72_230' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1720 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_231)   --->   "%mul_ln72_189 = mul i24 %sext_ln72_49, i24 16777079" [nn.cpp:72]   --->   Operation 1720 'mul' 'mul_ln72_189' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1721 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_232)   --->   "%mul_ln72_190 = mul i24 %sext_ln72_52, i24 16776792" [nn.cpp:72]   --->   Operation 1721 'mul' 'mul_ln72_190' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1722 [1/1] (0.00ns)   --->   "%shl_ln72_301 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_250, i8 0" [nn.cpp:72]   --->   Operation 1722 'bitconcatenate' 'shl_ln72_301' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1723 [1/1] (2.42ns)   --->   "%add_ln72_246 = add i24 %shl_ln72_301, i24 %mul_ln72_107" [nn.cpp:72]   --->   Operation 1723 'add' 'add_ln72_246' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1724 [1/1] (0.00ns)   --->   "%sext_ln72_217 = sext i21 %shl_ln72_225" [nn.cpp:72]   --->   Operation 1724 'sext' 'sext_ln72_217' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1725 [1/1] (2.31ns)   --->   "%sub_ln72_75 = sub i22 %sext_ln72_47, i22 %sext_ln72_217" [nn.cpp:72]   --->   Operation 1725 'sub' 'sub_ln72_75' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1726 [1/1] (0.00ns)   --->   "%tmp_251 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_246, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1726 'partselect' 'tmp_251' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1727 [1/1] (0.00ns)   --->   "%shl_ln72_302 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_251, i8 0" [nn.cpp:72]   --->   Operation 1727 'bitconcatenate' 'shl_ln72_302' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1728 [1/1] (0.00ns)   --->   "%sext_ln72_218 = sext i22 %sub_ln72_75" [nn.cpp:72]   --->   Operation 1728 'sext' 'sext_ln72_218' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1729 [1/1] (2.42ns)   --->   "%add_ln72_247 = add i24 %shl_ln72_302, i24 %sext_ln72_218" [nn.cpp:72]   --->   Operation 1729 'add' 'add_ln72_247' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1730 [1/1] (0.00ns)   --->   "%tmp_252 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_247, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1730 'partselect' 'tmp_252' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1731 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_249)   --->   "%mul_ln72_200 = mul i24 %sext_ln72_52, i24 107" [nn.cpp:72]   --->   Operation 1731 'mul' 'mul_ln72_200' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1732 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_263 = add i24 %shl_ln72_319, i24 %mul_ln72_212" [nn.cpp:72]   --->   Operation 1732 'add' 'add_ln72_263' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1733 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_264)   --->   "%mul_ln72_213 = mul i24 %sext_ln72_46, i24 107" [nn.cpp:72]   --->   Operation 1733 'mul' 'mul_ln72_213' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1734 [1/1] (0.00ns)   --->   "%tmp_268 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_263, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1734 'partselect' 'tmp_268' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1735 [1/1] (0.00ns)   --->   "%shl_ln72_320 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_268, i8 0" [nn.cpp:72]   --->   Operation 1735 'bitconcatenate' 'shl_ln72_320' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1736 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_264 = add i24 %shl_ln72_320, i24 %mul_ln72_213" [nn.cpp:72]   --->   Operation 1736 'add' 'add_ln72_264' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1737 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_265)   --->   "%mul_ln72_214 = mul i24 %sext_ln72_49, i24 16776982" [nn.cpp:72]   --->   Operation 1737 'mul' 'mul_ln72_214' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1738 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_266)   --->   "%mul_ln72_215 = mul i24 %sext_ln72_52, i24 165" [nn.cpp:72]   --->   Operation 1738 'mul' 'mul_ln72_215' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1739 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_279 = add i24 %shl_ln72_336, i24 %mul_ln72_227" [nn.cpp:72]   --->   Operation 1739 'add' 'add_ln72_279' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1740 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_280)   --->   "%mul_ln72_228 = mul i23 %sext_ln72_45, i23 57" [nn.cpp:72]   --->   Operation 1740 'mul' 'mul_ln72_228' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1741 [1/1] (0.00ns)   --->   "%tmp_284 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_279, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1741 'partselect' 'tmp_284' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1742 [1/1] (0.00ns)   --->   "%shl_ln72_337 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_284, i8 0" [nn.cpp:72]   --->   Operation 1742 'bitconcatenate' 'shl_ln72_337' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1743 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_280)   --->   "%sext_ln72_232 = sext i23 %mul_ln72_228" [nn.cpp:72]   --->   Operation 1743 'sext' 'sext_ln72_232' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1744 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_280 = add i24 %shl_ln72_337, i24 %sext_ln72_232" [nn.cpp:72]   --->   Operation 1744 'add' 'add_ln72_280' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1745 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_281)   --->   "%mul_ln72_229 = mul i24 %sext_ln72_46, i24 16777047" [nn.cpp:72]   --->   Operation 1745 'mul' 'mul_ln72_229' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1746 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_282)   --->   "%mul_ln72_230 = mul i24 %sext_ln72_49, i24 16777094" [nn.cpp:72]   --->   Operation 1746 'mul' 'mul_ln72_230' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1747 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_297 = add i24 %shl_ln72_355, i24 %mul_ln72_242" [nn.cpp:72]   --->   Operation 1747 'add' 'add_ln72_297' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1748 [1/1] (0.00ns)   --->   "%tmp_302 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_297, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1748 'partselect' 'tmp_302' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1749 [1/1] (0.00ns)   --->   "%shl_ln72_356 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_302, i8 0" [nn.cpp:72]   --->   Operation 1749 'bitconcatenate' 'shl_ln72_356' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1750 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_298)   --->   "%mul_ln72_243 = mul i24 %sext_ln72_46, i24 529" [nn.cpp:72]   --->   Operation 1750 'mul' 'mul_ln72_243' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1751 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_298 = add i24 %shl_ln72_356, i24 %mul_ln72_243" [nn.cpp:72]   --->   Operation 1751 'add' 'add_ln72_298' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1752 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_300)   --->   "%mul_ln72_244 = mul i24 %sext_ln72_52, i24 218" [nn.cpp:72]   --->   Operation 1752 'mul' 'mul_ln72_244' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1753 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_314 = add i24 %shl_ln72_374, i24 %mul_ln72_253" [nn.cpp:72]   --->   Operation 1753 'add' 'add_ln72_314' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1754 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_315)   --->   "%mul_ln72_254 = mul i24 %sext_ln72_46, i24 16777099" [nn.cpp:72]   --->   Operation 1754 'mul' 'mul_ln72_254' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1755 [1/1] (0.00ns)   --->   "%tmp_320 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_314, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1755 'partselect' 'tmp_320' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1756 [1/1] (0.00ns)   --->   "%shl_ln72_375 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_320, i8 0" [nn.cpp:72]   --->   Operation 1756 'bitconcatenate' 'shl_ln72_375' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1757 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_315 = add i24 %shl_ln72_375, i24 %mul_ln72_254" [nn.cpp:72]   --->   Operation 1757 'add' 'add_ln72_315' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1758 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_316)   --->   "%mul_ln72_255 = mul i24 %sext_ln72_49, i24 16776975" [nn.cpp:72]   --->   Operation 1758 'mul' 'mul_ln72_255' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1759 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_317)   --->   "%mul_ln72_256 = mul i24 %sext_ln72_52, i24 358" [nn.cpp:72]   --->   Operation 1759 'mul' 'mul_ln72_256' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1760 [1/1] (0.00ns)   --->   "%shl_ln72_392 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_337, i8 0" [nn.cpp:72]   --->   Operation 1760 'bitconcatenate' 'shl_ln72_392' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1761 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_332)   --->   "%mul_ln72_268 = mul i24 %sext_ln72_46, i24 538" [nn.cpp:72]   --->   Operation 1761 'mul' 'mul_ln72_268' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1762 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_332 = add i24 %shl_ln72_392, i24 %mul_ln72_268" [nn.cpp:72]   --->   Operation 1762 'add' 'add_ln72_332' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1763 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_333)   --->   "%mul_ln72_269 = mul i24 %sext_ln72_49, i24 16777122" [nn.cpp:72]   --->   Operation 1763 'mul' 'mul_ln72_269' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1764 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_334)   --->   "%mul_ln72_270 = mul i24 %sext_ln72_52, i24 83" [nn.cpp:72]   --->   Operation 1764 'mul' 'mul_ln72_270' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 4.74>
ST_13 : Operation 1765 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_10 = add i24 %shl_ln72_12, i24 %mul_ln72_10" [nn.cpp:72]   --->   Operation 1765 'add' 'add_ln72_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1766 [1/1] (0.00ns)   --->   "%sext_ln72_48 = sext i16 %input_12_read" [nn.cpp:72]   --->   Operation 1766 'sext' 'sext_ln72_48' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1767 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_11)   --->   "%mul_ln72_11 = mul i23 %sext_ln72_50, i23 8388566" [nn.cpp:72]   --->   Operation 1767 'mul' 'mul_ln72_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1768 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_10, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1768 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1769 [1/1] (0.00ns)   --->   "%shl_ln72_13 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_10, i8 0" [nn.cpp:72]   --->   Operation 1769 'bitconcatenate' 'shl_ln72_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1770 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_11)   --->   "%sext_ln72_51 = sext i23 %mul_ln72_11" [nn.cpp:72]   --->   Operation 1770 'sext' 'sext_ln72_51' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1771 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_11 = add i24 %shl_ln72_13, i24 %sext_ln72_51" [nn.cpp:72]   --->   Operation 1771 'add' 'add_ln72_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1772 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_12)   --->   "%mul_ln72_12 = mul i24 %sext_ln72_52, i24 245" [nn.cpp:72]   --->   Operation 1772 'mul' 'mul_ln72_12' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1773 [1/1] (0.00ns)   --->   "%sext_ln72_53 = sext i16 %input_14_read" [nn.cpp:72]   --->   Operation 1773 'sext' 'sext_ln72_53' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1774 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_13)   --->   "%mul_ln72_13 = mul i24 %sext_ln72_53, i24 16776920" [nn.cpp:72]   --->   Operation 1774 'mul' 'mul_ln72_13' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1775 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_27 = add i24 %shl_ln72_34, i24 %mul_ln72_25" [nn.cpp:72]   --->   Operation 1775 'add' 'add_ln72_27' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1776 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_27, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1776 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1777 [1/1] (0.00ns)   --->   "%shl_ln72_35 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_27, i8 0" [nn.cpp:72]   --->   Operation 1777 'bitconcatenate' 'shl_ln72_35' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1778 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_28)   --->   "%mul_ln72_26 = mul i24 %sext_ln72_49, i24 522" [nn.cpp:72]   --->   Operation 1778 'mul' 'mul_ln72_26' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1779 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_28 = add i24 %shl_ln72_35, i24 %mul_ln72_26" [nn.cpp:72]   --->   Operation 1779 'add' 'add_ln72_28' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1780 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_29)   --->   "%mul_ln72_27 = mul i24 %sext_ln72_52, i24 659" [nn.cpp:72]   --->   Operation 1780 'mul' 'mul_ln72_27' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1781 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_30)   --->   "%mul_ln72_28 = mul i24 %sext_ln72_53, i24 74" [nn.cpp:72]   --->   Operation 1781 'mul' 'mul_ln72_28' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1782 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_43 = add i24 %shl_ln72_53, i24 %mul_ln72_39" [nn.cpp:72]   --->   Operation 1782 'add' 'add_ln72_43' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1783 [1/1] (0.00ns)   --->   "%tmp_43 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_43, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1783 'partselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1784 [1/1] (0.00ns)   --->   "%shl_ln72_54 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_43, i8 0" [nn.cpp:72]   --->   Operation 1784 'bitconcatenate' 'shl_ln72_54' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1785 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_44)   --->   "%mul_ln72_40 = mul i24 %sext_ln72_49, i24 157" [nn.cpp:72]   --->   Operation 1785 'mul' 'mul_ln72_40' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1786 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_44 = add i24 %shl_ln72_54, i24 %mul_ln72_40" [nn.cpp:72]   --->   Operation 1786 'add' 'add_ln72_44' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1787 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_45)   --->   "%mul_ln72_41 = mul i24 %sext_ln72_52, i24 16776997" [nn.cpp:72]   --->   Operation 1787 'mul' 'mul_ln72_41' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1788 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_46)   --->   "%mul_ln72_42 = mul i24 %sext_ln72_53, i24 16777101" [nn.cpp:72]   --->   Operation 1788 'mul' 'mul_ln72_42' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1789 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_60 = add i24 %shl_ln72_72, i24 %sext_ln72_94" [nn.cpp:72]   --->   Operation 1789 'add' 'add_ln72_60' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1790 [1/1] (0.00ns)   --->   "%tmp_60 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_60, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1790 'partselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1791 [1/1] (0.00ns)   --->   "%shl_ln72_73 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_60, i8 0" [nn.cpp:72]   --->   Operation 1791 'bitconcatenate' 'shl_ln72_73' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1792 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_61)   --->   "%mul_ln72_57 = mul i24 %sext_ln72_49, i24 752" [nn.cpp:72]   --->   Operation 1792 'mul' 'mul_ln72_57' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1793 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_61 = add i24 %shl_ln72_73, i24 %mul_ln72_57" [nn.cpp:72]   --->   Operation 1793 'add' 'add_ln72_61' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1794 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_63)   --->   "%mul_ln72_58 = mul i24 %sext_ln72_53, i24 313" [nn.cpp:72]   --->   Operation 1794 'mul' 'mul_ln72_58' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1795 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_77 = add i24 %shl_ln72_93, i24 %mul_ln72_70" [nn.cpp:72]   --->   Operation 1795 'add' 'add_ln72_77' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1796 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_78)   --->   "%mul_ln72_71 = mul i24 %sext_ln72_49, i24 16777098" [nn.cpp:72]   --->   Operation 1796 'mul' 'mul_ln72_71' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1797 [1/1] (0.00ns)   --->   "%tmp_77 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_77, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1797 'partselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1798 [1/1] (0.00ns)   --->   "%shl_ln72_94 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_77, i8 0" [nn.cpp:72]   --->   Operation 1798 'bitconcatenate' 'shl_ln72_94' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1799 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_78 = add i24 %shl_ln72_94, i24 %mul_ln72_71" [nn.cpp:72]   --->   Operation 1799 'add' 'add_ln72_78' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1800 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_79)   --->   "%mul_ln72_72 = mul i24 %sext_ln72_52, i24 104" [nn.cpp:72]   --->   Operation 1800 'mul' 'mul_ln72_72' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1801 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_80)   --->   "%mul_ln72_73 = mul i24 %sext_ln72_53, i24 16777039" [nn.cpp:72]   --->   Operation 1801 'mul' 'mul_ln72_73' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1802 [1/1] (0.00ns)   --->   "%shl_ln72_115 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_94, i8 0" [nn.cpp:72]   --->   Operation 1802 'bitconcatenate' 'shl_ln72_115' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1803 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_95)   --->   "%mul_ln72_84 = mul i24 %sext_ln72_49, i24 591" [nn.cpp:72]   --->   Operation 1803 'mul' 'mul_ln72_84' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1804 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_95 = add i24 %shl_ln72_115, i24 %mul_ln72_84" [nn.cpp:72]   --->   Operation 1804 'add' 'add_ln72_95' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1805 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_97)   --->   "%mul_ln72_85 = mul i24 %sext_ln72_53, i24 16777028" [nn.cpp:72]   --->   Operation 1805 'mul' 'mul_ln72_85' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1806 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_111 = add i24 %shl_ln72_142, i24 %mul_ln72_93" [nn.cpp:72]   --->   Operation 1806 'add' 'add_ln72_111' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1807 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_112)   --->   "%mul_ln72_94 = mul i24 %sext_ln72_49, i24 16777106" [nn.cpp:72]   --->   Operation 1807 'mul' 'mul_ln72_94' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1808 [1/1] (0.00ns)   --->   "%tmp_111 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_111, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1808 'partselect' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1809 [1/1] (0.00ns)   --->   "%shl_ln72_143 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_111, i8 0" [nn.cpp:72]   --->   Operation 1809 'bitconcatenate' 'shl_ln72_143' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1810 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_112 = add i24 %shl_ln72_143, i24 %mul_ln72_94" [nn.cpp:72]   --->   Operation 1810 'add' 'add_ln72_112' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1811 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_113)   --->   "%mul_ln72_95 = mul i24 %sext_ln72_52, i24 740" [nn.cpp:72]   --->   Operation 1811 'mul' 'mul_ln72_95' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1812 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_114)   --->   "%mul_ln72_96 = mul i24 %sext_ln72_53, i24 308" [nn.cpp:72]   --->   Operation 1812 'mul' 'mul_ln72_96' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1813 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_128 = add i24 %shl_ln72_160, i24 %mul_ln72_108" [nn.cpp:72]   --->   Operation 1813 'add' 'add_ln72_128' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1814 [1/1] (0.00ns)   --->   "%tmp_129 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_128, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1814 'partselect' 'tmp_129' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1815 [1/1] (0.00ns)   --->   "%shl_ln72_161 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_129, i8 0" [nn.cpp:72]   --->   Operation 1815 'bitconcatenate' 'shl_ln72_161' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1816 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_129)   --->   "%mul_ln72_109 = mul i24 %sext_ln72_49, i24 169" [nn.cpp:72]   --->   Operation 1816 'mul' 'mul_ln72_109' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1817 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_129 = add i24 %shl_ln72_161, i24 %mul_ln72_109" [nn.cpp:72]   --->   Operation 1817 'add' 'add_ln72_129' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1818 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_130)   --->   "%mul_ln72_110 = mul i24 %sext_ln72_52, i24 16776861" [nn.cpp:72]   --->   Operation 1818 'mul' 'mul_ln72_110' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1819 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_145 = add i24 %shl_ln72_184, i24 %sext_ln72_157" [nn.cpp:72]   --->   Operation 1819 'add' 'add_ln72_145' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1820 [1/1] (0.00ns)   --->   "%tmp_146 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_145, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1820 'partselect' 'tmp_146' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1821 [1/1] (0.00ns)   --->   "%shl_ln72_185 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_146, i8 0" [nn.cpp:72]   --->   Operation 1821 'bitconcatenate' 'shl_ln72_185' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1822 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_146)   --->   "%mul_ln72_121 = mul i24 %sext_ln72_49, i24 16777025" [nn.cpp:72]   --->   Operation 1822 'mul' 'mul_ln72_121' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1823 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_146 = add i24 %shl_ln72_185, i24 %mul_ln72_121" [nn.cpp:72]   --->   Operation 1823 'add' 'add_ln72_146' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1824 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_147)   --->   "%mul_ln72_122 = mul i24 %sext_ln72_52, i24 16777149" [nn.cpp:72]   --->   Operation 1824 'mul' 'mul_ln72_122' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1825 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_148)   --->   "%mul_ln72_123 = mul i24 %sext_ln72_53, i24 16776735" [nn.cpp:72]   --->   Operation 1825 'mul' 'mul_ln72_123' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1826 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_162 = add i24 %shl_ln72_204, i24 %mul_ln72_134" [nn.cpp:72]   --->   Operation 1826 'add' 'add_ln72_162' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1827 [1/1] (0.00ns)   --->   "%tmp_163 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_162, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1827 'partselect' 'tmp_163' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1828 [1/1] (0.00ns)   --->   "%shl_ln72_205 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_163, i8 0" [nn.cpp:72]   --->   Operation 1828 'bitconcatenate' 'shl_ln72_205' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1829 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_163)   --->   "%mul_ln72_135 = mul i24 %sext_ln72_49, i24 16777071" [nn.cpp:72]   --->   Operation 1829 'mul' 'mul_ln72_135' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1830 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_163 = add i24 %shl_ln72_205, i24 %mul_ln72_135" [nn.cpp:72]   --->   Operation 1830 'add' 'add_ln72_163' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1831 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_164)   --->   "%mul_ln72_136 = mul i24 %sext_ln72_52, i24 154" [nn.cpp:72]   --->   Operation 1831 'mul' 'mul_ln72_136' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1832 [1/1] (0.00ns)   --->   "%shl_ln72_227 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_181, i8 0" [nn.cpp:72]   --->   Operation 1832 'bitconcatenate' 'shl_ln72_227' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1833 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_180)   --->   "%mul_ln72_148 = mul i24 %sext_ln72_49, i24 16776889" [nn.cpp:72]   --->   Operation 1833 'mul' 'mul_ln72_148' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1834 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_180 = add i24 %shl_ln72_227, i24 %mul_ln72_148" [nn.cpp:72]   --->   Operation 1834 'add' 'add_ln72_180' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1835 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_181)   --->   "%mul_ln72_149 = mul i24 %sext_ln72_52, i24 172" [nn.cpp:72]   --->   Operation 1835 'mul' 'mul_ln72_149' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1836 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_182)   --->   "%mul_ln72_150 = mul i24 %sext_ln72_53, i24 397" [nn.cpp:72]   --->   Operation 1836 'mul' 'mul_ln72_150' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1837 [1/1] (0.00ns)   --->   "%shl_ln72_247 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_198, i8 0" [nn.cpp:72]   --->   Operation 1837 'bitconcatenate' 'shl_ln72_247' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1838 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_197)   --->   "%mul_ln72_163 = mul i24 %sext_ln72_49, i24 303" [nn.cpp:72]   --->   Operation 1838 'mul' 'mul_ln72_163' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1839 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_197 = add i24 %shl_ln72_247, i24 %mul_ln72_163" [nn.cpp:72]   --->   Operation 1839 'add' 'add_ln72_197' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1840 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_198)   --->   "%mul_ln72_164 = mul i24 %sext_ln72_52, i24 374" [nn.cpp:72]   --->   Operation 1840 'mul' 'mul_ln72_164' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1841 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_213 = add i24 %shl_ln72_264, i24 %mul_ln72_175" [nn.cpp:72]   --->   Operation 1841 'add' 'add_ln72_213' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1842 [1/1] (0.00ns)   --->   "%tmp_215 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_213, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1842 'partselect' 'tmp_215' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1843 [1/1] (0.00ns)   --->   "%shl_ln72_265 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_215, i8 0" [nn.cpp:72]   --->   Operation 1843 'bitconcatenate' 'shl_ln72_265' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1844 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_214)   --->   "%mul_ln72_176 = mul i24 %sext_ln72_49, i24 16777069" [nn.cpp:72]   --->   Operation 1844 'mul' 'mul_ln72_176' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1845 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_214 = add i24 %shl_ln72_265, i24 %mul_ln72_176" [nn.cpp:72]   --->   Operation 1845 'add' 'add_ln72_214' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1846 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_215)   --->   "%mul_ln72_177 = mul i24 %sext_ln72_52, i24 1309" [nn.cpp:72]   --->   Operation 1846 'mul' 'mul_ln72_177' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1847 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_216)   --->   "%mul_ln72_178 = mul i24 %sext_ln72_53, i24 280" [nn.cpp:72]   --->   Operation 1847 'mul' 'mul_ln72_178' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1848 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_230 = add i24 %shl_ln72_285, i24 %mul_ln72_188" [nn.cpp:72]   --->   Operation 1848 'add' 'add_ln72_230' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1849 [1/1] (0.00ns)   --->   "%tmp_233 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_230, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1849 'partselect' 'tmp_233' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1850 [1/1] (0.00ns)   --->   "%shl_ln72_286 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_233, i8 0" [nn.cpp:72]   --->   Operation 1850 'bitconcatenate' 'shl_ln72_286' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1851 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_231)   --->   "%mul_ln72_189 = mul i24 %sext_ln72_49, i24 16777079" [nn.cpp:72]   --->   Operation 1851 'mul' 'mul_ln72_189' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1852 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_231 = add i24 %shl_ln72_286, i24 %mul_ln72_189" [nn.cpp:72]   --->   Operation 1852 'add' 'add_ln72_231' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1853 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_232)   --->   "%mul_ln72_190 = mul i24 %sext_ln72_52, i24 16776792" [nn.cpp:72]   --->   Operation 1853 'mul' 'mul_ln72_190' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1854 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_233)   --->   "%mul_ln72_191 = mul i24 %sext_ln72_53, i24 519" [nn.cpp:72]   --->   Operation 1854 'mul' 'mul_ln72_191' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1855 [1/1] (2.14ns)   --->   "%sub_ln72_1 = sub i17 0, i17 %sext_ln72_48" [nn.cpp:72]   --->   Operation 1855 'sub' 'sub_ln72_1' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1856 [1/1] (0.00ns)   --->   "%shl_ln72_303 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_252, i8 0" [nn.cpp:72]   --->   Operation 1856 'bitconcatenate' 'shl_ln72_303' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1857 [1/1] (0.00ns)   --->   "%sext_ln72_219 = sext i17 %sub_ln72_1" [nn.cpp:72]   --->   Operation 1857 'sext' 'sext_ln72_219' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1858 [1/1] (2.42ns)   --->   "%add_ln72_248 = add i24 %shl_ln72_303, i24 %sext_ln72_219" [nn.cpp:72]   --->   Operation 1858 'add' 'add_ln72_248' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1859 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_249)   --->   "%mul_ln72_200 = mul i24 %sext_ln72_52, i24 107" [nn.cpp:72]   --->   Operation 1859 'mul' 'mul_ln72_200' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1860 [1/1] (0.00ns)   --->   "%tmp_253 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_248, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1860 'partselect' 'tmp_253' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1861 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_250)   --->   "%mul_ln72_201 = mul i24 %sext_ln72_53, i24 16777131" [nn.cpp:72]   --->   Operation 1861 'mul' 'mul_ln72_201' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1862 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_264 = add i24 %shl_ln72_320, i24 %mul_ln72_213" [nn.cpp:72]   --->   Operation 1862 'add' 'add_ln72_264' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1863 [1/1] (0.00ns)   --->   "%tmp_269 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_264, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1863 'partselect' 'tmp_269' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1864 [1/1] (0.00ns)   --->   "%shl_ln72_321 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_269, i8 0" [nn.cpp:72]   --->   Operation 1864 'bitconcatenate' 'shl_ln72_321' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1865 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_265)   --->   "%mul_ln72_214 = mul i24 %sext_ln72_49, i24 16776982" [nn.cpp:72]   --->   Operation 1865 'mul' 'mul_ln72_214' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1866 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_265 = add i24 %shl_ln72_321, i24 %mul_ln72_214" [nn.cpp:72]   --->   Operation 1866 'add' 'add_ln72_265' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1867 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_266)   --->   "%mul_ln72_215 = mul i24 %sext_ln72_52, i24 165" [nn.cpp:72]   --->   Operation 1867 'mul' 'mul_ln72_215' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1868 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_267)   --->   "%mul_ln72_216 = mul i24 %sext_ln72_53, i24 16777037" [nn.cpp:72]   --->   Operation 1868 'mul' 'mul_ln72_216' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1869 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_280 = add i24 %shl_ln72_337, i24 %sext_ln72_232" [nn.cpp:72]   --->   Operation 1869 'add' 'add_ln72_280' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1870 [1/1] (0.00ns)   --->   "%tmp_285 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_280, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1870 'partselect' 'tmp_285' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1871 [1/1] (0.00ns)   --->   "%shl_ln72_338 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_285, i8 0" [nn.cpp:72]   --->   Operation 1871 'bitconcatenate' 'shl_ln72_338' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1872 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_281)   --->   "%mul_ln72_229 = mul i24 %sext_ln72_46, i24 16777047" [nn.cpp:72]   --->   Operation 1872 'mul' 'mul_ln72_229' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1873 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_281 = add i24 %shl_ln72_338, i24 %mul_ln72_229" [nn.cpp:72]   --->   Operation 1873 'add' 'add_ln72_281' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1874 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_282)   --->   "%mul_ln72_230 = mul i24 %sext_ln72_49, i24 16777094" [nn.cpp:72]   --->   Operation 1874 'mul' 'mul_ln72_230' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1875 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_283)   --->   "%mul_ln72_231 = mul i24 %sext_ln72_52, i24 665" [nn.cpp:72]   --->   Operation 1875 'mul' 'mul_ln72_231' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1876 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_298 = add i24 %shl_ln72_356, i24 %mul_ln72_243" [nn.cpp:72]   --->   Operation 1876 'add' 'add_ln72_298' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1877 [1/1] (0.00ns)   --->   "%shl_ln72_357 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %input_12_read, i5 0" [nn.cpp:72]   --->   Operation 1877 'bitconcatenate' 'shl_ln72_357' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1878 [1/1] (0.00ns)   --->   "%sext_ln72_241 = sext i21 %shl_ln72_357" [nn.cpp:72]   --->   Operation 1878 'sext' 'sext_ln72_241' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1879 [1/1] (0.00ns)   --->   "%shl_ln72_358 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %input_12_read, i3 0" [nn.cpp:72]   --->   Operation 1879 'bitconcatenate' 'shl_ln72_358' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1880 [1/1] (0.00ns)   --->   "%sext_ln72_242 = sext i19 %shl_ln72_358" [nn.cpp:72]   --->   Operation 1880 'sext' 'sext_ln72_242' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1881 [1/1] (2.31ns)   --->   "%add_ln72_350 = add i22 %sext_ln72_241, i22 %sext_ln72_242" [nn.cpp:72]   --->   Operation 1881 'add' 'add_ln72_350' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1882 [1/1] (0.00ns)   --->   "%tmp_303 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_298, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1882 'partselect' 'tmp_303' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1883 [1/1] (0.00ns)   --->   "%shl_ln72_359 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_303, i8 0" [nn.cpp:72]   --->   Operation 1883 'bitconcatenate' 'shl_ln72_359' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1884 [1/1] (0.00ns)   --->   "%sext_ln72_243 = sext i22 %add_ln72_350" [nn.cpp:72]   --->   Operation 1884 'sext' 'sext_ln72_243' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1885 [1/1] (2.42ns)   --->   "%add_ln72_299 = add i24 %shl_ln72_359, i24 %sext_ln72_243" [nn.cpp:72]   --->   Operation 1885 'add' 'add_ln72_299' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1886 [1/1] (0.00ns)   --->   "%tmp_304 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_299, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1886 'partselect' 'tmp_304' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1887 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_300)   --->   "%mul_ln72_244 = mul i24 %sext_ln72_52, i24 218" [nn.cpp:72]   --->   Operation 1887 'mul' 'mul_ln72_244' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1888 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_315 = add i24 %shl_ln72_375, i24 %mul_ln72_254" [nn.cpp:72]   --->   Operation 1888 'add' 'add_ln72_315' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1889 [1/1] (0.00ns)   --->   "%tmp_321 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_315, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1889 'partselect' 'tmp_321' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1890 [1/1] (0.00ns)   --->   "%shl_ln72_376 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_321, i8 0" [nn.cpp:72]   --->   Operation 1890 'bitconcatenate' 'shl_ln72_376' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1891 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_316)   --->   "%mul_ln72_255 = mul i24 %sext_ln72_49, i24 16776975" [nn.cpp:72]   --->   Operation 1891 'mul' 'mul_ln72_255' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1892 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_316 = add i24 %shl_ln72_376, i24 %mul_ln72_255" [nn.cpp:72]   --->   Operation 1892 'add' 'add_ln72_316' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1893 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_317)   --->   "%mul_ln72_256 = mul i24 %sext_ln72_52, i24 358" [nn.cpp:72]   --->   Operation 1893 'mul' 'mul_ln72_256' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1894 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_318)   --->   "%mul_ln72_257 = mul i24 %sext_ln72_53, i24 16776918" [nn.cpp:72]   --->   Operation 1894 'mul' 'mul_ln72_257' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1895 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_332 = add i24 %shl_ln72_392, i24 %mul_ln72_268" [nn.cpp:72]   --->   Operation 1895 'add' 'add_ln72_332' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1896 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_333)   --->   "%mul_ln72_269 = mul i24 %sext_ln72_49, i24 16777122" [nn.cpp:72]   --->   Operation 1896 'mul' 'mul_ln72_269' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1897 [1/1] (0.00ns)   --->   "%tmp_338 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_332, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1897 'partselect' 'tmp_338' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1898 [1/1] (0.00ns)   --->   "%shl_ln72_393 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_338, i8 0" [nn.cpp:72]   --->   Operation 1898 'bitconcatenate' 'shl_ln72_393' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1899 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_333 = add i24 %shl_ln72_393, i24 %mul_ln72_269" [nn.cpp:72]   --->   Operation 1899 'add' 'add_ln72_333' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1900 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_334)   --->   "%mul_ln72_270 = mul i24 %sext_ln72_52, i24 83" [nn.cpp:72]   --->   Operation 1900 'mul' 'mul_ln72_270' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 6.66>
ST_14 : Operation 1901 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_11 = add i24 %shl_ln72_13, i24 %sext_ln72_51" [nn.cpp:72]   --->   Operation 1901 'add' 'add_ln72_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1902 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_11, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1902 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1903 [1/1] (0.00ns)   --->   "%shl_ln72_14 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_11, i8 0" [nn.cpp:72]   --->   Operation 1903 'bitconcatenate' 'shl_ln72_14' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1904 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_12)   --->   "%mul_ln72_12 = mul i24 %sext_ln72_52, i24 245" [nn.cpp:72]   --->   Operation 1904 'mul' 'mul_ln72_12' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1905 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_12 = add i24 %shl_ln72_14, i24 %mul_ln72_12" [nn.cpp:72]   --->   Operation 1905 'add' 'add_ln72_12' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1906 [1/1] (0.00ns)   --->   "%sext_ln72_54 = sext i16 %input_14_read" [nn.cpp:72]   --->   Operation 1906 'sext' 'sext_ln72_54' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1907 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_13)   --->   "%mul_ln72_13 = mul i24 %sext_ln72_53, i24 16776920" [nn.cpp:72]   --->   Operation 1907 'mul' 'mul_ln72_13' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1908 [1/1] (0.00ns)   --->   "%sext_ln72_55 = sext i16 %input_15_read" [nn.cpp:72]   --->   Operation 1908 'sext' 'sext_ln72_55' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1909 [1/1] (0.00ns)   --->   "%sext_ln72_56 = sext i16 %input_15_read" [nn.cpp:72]   --->   Operation 1909 'sext' 'sext_ln72_56' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1910 [1/1] (0.00ns)   --->   "%sext_ln72_57 = sext i16 %input_15_read" [nn.cpp:72]   --->   Operation 1910 'sext' 'sext_ln72_57' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1911 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_14)   --->   "%mul_ln72_14 = mul i24 %sext_ln72_56, i24 16777074" [nn.cpp:72]   --->   Operation 1911 'mul' 'mul_ln72_14' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1912 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_28 = add i24 %shl_ln72_35, i24 %mul_ln72_26" [nn.cpp:72]   --->   Operation 1912 'add' 'add_ln72_28' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1913 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_28, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1913 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1914 [1/1] (0.00ns)   --->   "%shl_ln72_36 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_28, i8 0" [nn.cpp:72]   --->   Operation 1914 'bitconcatenate' 'shl_ln72_36' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1915 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_29)   --->   "%mul_ln72_27 = mul i24 %sext_ln72_52, i24 659" [nn.cpp:72]   --->   Operation 1915 'mul' 'mul_ln72_27' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1916 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_29 = add i24 %shl_ln72_36, i24 %mul_ln72_27" [nn.cpp:72]   --->   Operation 1916 'add' 'add_ln72_29' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1917 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_30)   --->   "%mul_ln72_28 = mul i24 %sext_ln72_53, i24 74" [nn.cpp:72]   --->   Operation 1917 'mul' 'mul_ln72_28' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1918 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_44 = add i24 %shl_ln72_54, i24 %mul_ln72_40" [nn.cpp:72]   --->   Operation 1918 'add' 'add_ln72_44' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1919 [1/1] (0.00ns)   --->   "%tmp_44 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_44, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1919 'partselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1920 [1/1] (0.00ns)   --->   "%shl_ln72_55 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_44, i8 0" [nn.cpp:72]   --->   Operation 1920 'bitconcatenate' 'shl_ln72_55' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1921 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_45)   --->   "%mul_ln72_41 = mul i24 %sext_ln72_52, i24 16776997" [nn.cpp:72]   --->   Operation 1921 'mul' 'mul_ln72_41' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1922 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_45 = add i24 %shl_ln72_55, i24 %mul_ln72_41" [nn.cpp:72]   --->   Operation 1922 'add' 'add_ln72_45' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1923 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_46)   --->   "%mul_ln72_42 = mul i24 %sext_ln72_53, i24 16777101" [nn.cpp:72]   --->   Operation 1923 'mul' 'mul_ln72_42' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1924 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_47)   --->   "%mul_ln72_43 = mul i24 %sext_ln72_56, i24 16777133" [nn.cpp:72]   --->   Operation 1924 'mul' 'mul_ln72_43' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1925 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_61 = add i24 %shl_ln72_73, i24 %mul_ln72_57" [nn.cpp:72]   --->   Operation 1925 'add' 'add_ln72_61' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1926 [1/1] (0.00ns)   --->   "%shl_ln72_74 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %input_13_read, i7 0" [nn.cpp:72]   --->   Operation 1926 'bitconcatenate' 'shl_ln72_74' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1927 [1/1] (0.00ns)   --->   "%sext_ln72_95 = sext i23 %shl_ln72_74" [nn.cpp:72]   --->   Operation 1927 'sext' 'sext_ln72_95' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1928 [1/1] (2.38ns)   --->   "%sub_ln72_8 = sub i24 0, i24 %sext_ln72_95" [nn.cpp:72]   --->   Operation 1928 'sub' 'sub_ln72_8' <Predicate = true> <Delay = 2.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1929 [1/1] (0.00ns)   --->   "%shl_ln72_75 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %input_13_read, i1 0" [nn.cpp:72]   --->   Operation 1929 'bitconcatenate' 'shl_ln72_75' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1930 [1/1] (0.00ns)   --->   "%sext_ln72_96 = sext i17 %shl_ln72_75" [nn.cpp:72]   --->   Operation 1930 'sext' 'sext_ln72_96' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1931 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln72_9 = sub i24 %sub_ln72_8, i24 %sext_ln72_96" [nn.cpp:72]   --->   Operation 1931 'sub' 'sub_ln72_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1932 [1/1] (0.00ns)   --->   "%tmp_61 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_61, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1932 'partselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1933 [1/1] (0.00ns)   --->   "%shl_ln72_76 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_61, i8 0" [nn.cpp:72]   --->   Operation 1933 'bitconcatenate' 'shl_ln72_76' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1934 [1/1] (4.27ns) (root node of TernaryAdder)   --->   "%add_ln72_62 = add i24 %shl_ln72_76, i24 %sub_ln72_9" [nn.cpp:72]   --->   Operation 1934 'add' 'add_ln72_62' <Predicate = true> <Delay = 4.27> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1935 [1/1] (0.00ns)   --->   "%tmp_62 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_62, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1935 'partselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1936 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_63)   --->   "%mul_ln72_58 = mul i24 %sext_ln72_53, i24 313" [nn.cpp:72]   --->   Operation 1936 'mul' 'mul_ln72_58' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1937 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_64)   --->   "%mul_ln72_59 = mul i24 %sext_ln72_56, i24 16776982" [nn.cpp:72]   --->   Operation 1937 'mul' 'mul_ln72_59' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1938 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_78 = add i24 %shl_ln72_94, i24 %mul_ln72_71" [nn.cpp:72]   --->   Operation 1938 'add' 'add_ln72_78' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1939 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_79)   --->   "%mul_ln72_72 = mul i24 %sext_ln72_52, i24 104" [nn.cpp:72]   --->   Operation 1939 'mul' 'mul_ln72_72' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1940 [1/1] (0.00ns)   --->   "%tmp_78 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_78, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1940 'partselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1941 [1/1] (0.00ns)   --->   "%shl_ln72_95 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_78, i8 0" [nn.cpp:72]   --->   Operation 1941 'bitconcatenate' 'shl_ln72_95' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1942 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_79 = add i24 %shl_ln72_95, i24 %mul_ln72_72" [nn.cpp:72]   --->   Operation 1942 'add' 'add_ln72_79' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1943 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_80)   --->   "%mul_ln72_73 = mul i24 %sext_ln72_53, i24 16777039" [nn.cpp:72]   --->   Operation 1943 'mul' 'mul_ln72_73' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1944 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_81)   --->   "%mul_ln72_74 = mul i24 %sext_ln72_56, i24 484" [nn.cpp:72]   --->   Operation 1944 'mul' 'mul_ln72_74' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1945 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_95 = add i24 %shl_ln72_115, i24 %mul_ln72_84" [nn.cpp:72]   --->   Operation 1945 'add' 'add_ln72_95' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1946 [1/1] (0.00ns)   --->   "%shl_ln72_116 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %input_13_read, i8 0" [nn.cpp:72]   --->   Operation 1946 'bitconcatenate' 'shl_ln72_116' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1947 [1/1] (0.00ns)   --->   "%tmp_95 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_95, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1947 'partselect' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1948 [1/1] (0.00ns)   --->   "%shl_ln72_117 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_95, i8 0" [nn.cpp:72]   --->   Operation 1948 'bitconcatenate' 'shl_ln72_117' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1949 [1/1] (2.42ns)   --->   "%sub_ln72_18 = sub i24 %shl_ln72_117, i24 %shl_ln72_116" [nn.cpp:72]   --->   Operation 1949 'sub' 'sub_ln72_18' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1950 [1/1] (0.00ns)   --->   "%tmp_96 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %sub_ln72_18, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1950 'partselect' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1951 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_97)   --->   "%mul_ln72_85 = mul i24 %sext_ln72_53, i24 16777028" [nn.cpp:72]   --->   Operation 1951 'mul' 'mul_ln72_85' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1952 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_112 = add i24 %shl_ln72_143, i24 %mul_ln72_94" [nn.cpp:72]   --->   Operation 1952 'add' 'add_ln72_112' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1953 [1/1] (0.00ns)   --->   "%tmp_112 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_112, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1953 'partselect' 'tmp_112' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1954 [1/1] (0.00ns)   --->   "%shl_ln72_144 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_112, i8 0" [nn.cpp:72]   --->   Operation 1954 'bitconcatenate' 'shl_ln72_144' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1955 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_113)   --->   "%mul_ln72_95 = mul i24 %sext_ln72_52, i24 740" [nn.cpp:72]   --->   Operation 1955 'mul' 'mul_ln72_95' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1956 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_113 = add i24 %shl_ln72_144, i24 %mul_ln72_95" [nn.cpp:72]   --->   Operation 1956 'add' 'add_ln72_113' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1957 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_114)   --->   "%mul_ln72_96 = mul i24 %sext_ln72_53, i24 308" [nn.cpp:72]   --->   Operation 1957 'mul' 'mul_ln72_96' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1958 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_115)   --->   "%mul_ln72_97 = mul i24 %sext_ln72_56, i24 163" [nn.cpp:72]   --->   Operation 1958 'mul' 'mul_ln72_97' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1959 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_129 = add i24 %shl_ln72_161, i24 %mul_ln72_109" [nn.cpp:72]   --->   Operation 1959 'add' 'add_ln72_129' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1960 [1/1] (0.00ns)   --->   "%tmp_130 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_129, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1960 'partselect' 'tmp_130' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1961 [1/1] (0.00ns)   --->   "%shl_ln72_162 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_130, i8 0" [nn.cpp:72]   --->   Operation 1961 'bitconcatenate' 'shl_ln72_162' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1962 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_130)   --->   "%mul_ln72_110 = mul i24 %sext_ln72_52, i24 16776861" [nn.cpp:72]   --->   Operation 1962 'mul' 'mul_ln72_110' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1963 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_130 = add i24 %shl_ln72_162, i24 %mul_ln72_110" [nn.cpp:72]   --->   Operation 1963 'add' 'add_ln72_130' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1964 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_132)   --->   "%mul_ln72_111 = mul i24 %sext_ln72_56, i24 16777033" [nn.cpp:72]   --->   Operation 1964 'mul' 'mul_ln72_111' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1965 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_146 = add i24 %shl_ln72_185, i24 %mul_ln72_121" [nn.cpp:72]   --->   Operation 1965 'add' 'add_ln72_146' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1966 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_147)   --->   "%mul_ln72_122 = mul i24 %sext_ln72_52, i24 16777149" [nn.cpp:72]   --->   Operation 1966 'mul' 'mul_ln72_122' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1967 [1/1] (0.00ns)   --->   "%tmp_147 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_146, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1967 'partselect' 'tmp_147' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1968 [1/1] (0.00ns)   --->   "%shl_ln72_186 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_147, i8 0" [nn.cpp:72]   --->   Operation 1968 'bitconcatenate' 'shl_ln72_186' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1969 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_147 = add i24 %shl_ln72_186, i24 %mul_ln72_122" [nn.cpp:72]   --->   Operation 1969 'add' 'add_ln72_147' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1970 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_148)   --->   "%mul_ln72_123 = mul i24 %sext_ln72_53, i24 16776735" [nn.cpp:72]   --->   Operation 1970 'mul' 'mul_ln72_123' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1971 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_149)   --->   "%mul_ln72_124 = mul i24 %sext_ln72_56, i24 16777118" [nn.cpp:72]   --->   Operation 1971 'mul' 'mul_ln72_124' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1972 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_163 = add i24 %shl_ln72_205, i24 %mul_ln72_135" [nn.cpp:72]   --->   Operation 1972 'add' 'add_ln72_163' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1973 [1/1] (0.00ns)   --->   "%tmp_164 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_163, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1973 'partselect' 'tmp_164' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1974 [1/1] (0.00ns)   --->   "%shl_ln72_206 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_164, i8 0" [nn.cpp:72]   --->   Operation 1974 'bitconcatenate' 'shl_ln72_206' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1975 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_164)   --->   "%mul_ln72_136 = mul i24 %sext_ln72_52, i24 154" [nn.cpp:72]   --->   Operation 1975 'mul' 'mul_ln72_136' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1976 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_164 = add i24 %shl_ln72_206, i24 %mul_ln72_136" [nn.cpp:72]   --->   Operation 1976 'add' 'add_ln72_164' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1977 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_166)   --->   "%mul_ln72_137 = mul i24 %sext_ln72_56, i24 469" [nn.cpp:72]   --->   Operation 1977 'mul' 'mul_ln72_137' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1978 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_180 = add i24 %shl_ln72_227, i24 %mul_ln72_148" [nn.cpp:72]   --->   Operation 1978 'add' 'add_ln72_180' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1979 [1/1] (0.00ns)   --->   "%tmp_182 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_180, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1979 'partselect' 'tmp_182' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1980 [1/1] (0.00ns)   --->   "%shl_ln72_228 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_182, i8 0" [nn.cpp:72]   --->   Operation 1980 'bitconcatenate' 'shl_ln72_228' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1981 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_181)   --->   "%mul_ln72_149 = mul i24 %sext_ln72_52, i24 172" [nn.cpp:72]   --->   Operation 1981 'mul' 'mul_ln72_149' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1982 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_181 = add i24 %shl_ln72_228, i24 %mul_ln72_149" [nn.cpp:72]   --->   Operation 1982 'add' 'add_ln72_181' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1983 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_182)   --->   "%mul_ln72_150 = mul i24 %sext_ln72_53, i24 397" [nn.cpp:72]   --->   Operation 1983 'mul' 'mul_ln72_150' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1984 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_183)   --->   "%mul_ln72_151 = mul i24 %sext_ln72_56, i24 16776756" [nn.cpp:72]   --->   Operation 1984 'mul' 'mul_ln72_151' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1985 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_197 = add i24 %shl_ln72_247, i24 %mul_ln72_163" [nn.cpp:72]   --->   Operation 1985 'add' 'add_ln72_197' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1986 [1/1] (0.00ns)   --->   "%tmp_199 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_197, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1986 'partselect' 'tmp_199' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1987 [1/1] (0.00ns)   --->   "%shl_ln72_248 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_199, i8 0" [nn.cpp:72]   --->   Operation 1987 'bitconcatenate' 'shl_ln72_248' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1988 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_198)   --->   "%mul_ln72_164 = mul i24 %sext_ln72_52, i24 374" [nn.cpp:72]   --->   Operation 1988 'mul' 'mul_ln72_164' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1989 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_198 = add i24 %shl_ln72_248, i24 %mul_ln72_164" [nn.cpp:72]   --->   Operation 1989 'add' 'add_ln72_198' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1990 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_200)   --->   "%mul_ln72_165 = mul i24 %sext_ln72_56, i24 236" [nn.cpp:72]   --->   Operation 1990 'mul' 'mul_ln72_165' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1991 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_214 = add i24 %shl_ln72_265, i24 %mul_ln72_176" [nn.cpp:72]   --->   Operation 1991 'add' 'add_ln72_214' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1992 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_215)   --->   "%mul_ln72_177 = mul i24 %sext_ln72_52, i24 1309" [nn.cpp:72]   --->   Operation 1992 'mul' 'mul_ln72_177' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1993 [1/1] (0.00ns)   --->   "%tmp_216 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_214, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1993 'partselect' 'tmp_216' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1994 [1/1] (0.00ns)   --->   "%shl_ln72_266 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_216, i8 0" [nn.cpp:72]   --->   Operation 1994 'bitconcatenate' 'shl_ln72_266' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1995 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_215 = add i24 %shl_ln72_266, i24 %mul_ln72_177" [nn.cpp:72]   --->   Operation 1995 'add' 'add_ln72_215' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1996 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_216)   --->   "%mul_ln72_178 = mul i24 %sext_ln72_53, i24 280" [nn.cpp:72]   --->   Operation 1996 'mul' 'mul_ln72_178' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1997 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_231 = add i24 %shl_ln72_286, i24 %mul_ln72_189" [nn.cpp:72]   --->   Operation 1997 'add' 'add_ln72_231' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1998 [1/1] (0.00ns)   --->   "%tmp_234 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_231, i32 8, i32 23" [nn.cpp:72]   --->   Operation 1998 'partselect' 'tmp_234' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1999 [1/1] (0.00ns)   --->   "%shl_ln72_287 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_234, i8 0" [nn.cpp:72]   --->   Operation 1999 'bitconcatenate' 'shl_ln72_287' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 2000 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_232)   --->   "%mul_ln72_190 = mul i24 %sext_ln72_52, i24 16776792" [nn.cpp:72]   --->   Operation 2000 'mul' 'mul_ln72_190' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2001 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_232 = add i24 %shl_ln72_287, i24 %mul_ln72_190" [nn.cpp:72]   --->   Operation 2001 'add' 'add_ln72_232' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2002 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_233)   --->   "%mul_ln72_191 = mul i24 %sext_ln72_53, i24 519" [nn.cpp:72]   --->   Operation 2002 'mul' 'mul_ln72_191' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2003 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_234)   --->   "%mul_ln72_192 = mul i22 %sext_ln72_57, i22 19" [nn.cpp:72]   --->   Operation 2003 'mul' 'mul_ln72_192' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2004 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_249)   --->   "%mul_ln72_200 = mul i24 %sext_ln72_52, i24 107" [nn.cpp:72]   --->   Operation 2004 'mul' 'mul_ln72_200' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2005 [1/1] (0.00ns)   --->   "%shl_ln72_304 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_253, i8 0" [nn.cpp:72]   --->   Operation 2005 'bitconcatenate' 'shl_ln72_304' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 2006 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_249 = add i24 %shl_ln72_304, i24 %mul_ln72_200" [nn.cpp:72]   --->   Operation 2006 'add' 'add_ln72_249' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2007 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_250)   --->   "%mul_ln72_201 = mul i24 %sext_ln72_53, i24 16777131" [nn.cpp:72]   --->   Operation 2007 'mul' 'mul_ln72_201' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2008 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_251)   --->   "%mul_ln72_202 = mul i23 %sext_ln72_55, i23 8388570" [nn.cpp:72]   --->   Operation 2008 'mul' 'mul_ln72_202' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2009 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_265 = add i24 %shl_ln72_321, i24 %mul_ln72_214" [nn.cpp:72]   --->   Operation 2009 'add' 'add_ln72_265' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2010 [1/1] (0.00ns)   --->   "%tmp_270 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_265, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2010 'partselect' 'tmp_270' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 2011 [1/1] (0.00ns)   --->   "%shl_ln72_322 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_270, i8 0" [nn.cpp:72]   --->   Operation 2011 'bitconcatenate' 'shl_ln72_322' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 2012 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_266)   --->   "%mul_ln72_215 = mul i24 %sext_ln72_52, i24 165" [nn.cpp:72]   --->   Operation 2012 'mul' 'mul_ln72_215' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2013 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_266 = add i24 %shl_ln72_322, i24 %mul_ln72_215" [nn.cpp:72]   --->   Operation 2013 'add' 'add_ln72_266' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2014 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_267)   --->   "%mul_ln72_216 = mul i24 %sext_ln72_53, i24 16777037" [nn.cpp:72]   --->   Operation 2014 'mul' 'mul_ln72_216' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2015 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_268)   --->   "%mul_ln72_217 = mul i24 %sext_ln72_56, i24 16777018" [nn.cpp:72]   --->   Operation 2015 'mul' 'mul_ln72_217' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2016 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_281 = add i24 %shl_ln72_338, i24 %mul_ln72_229" [nn.cpp:72]   --->   Operation 2016 'add' 'add_ln72_281' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2017 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_282)   --->   "%mul_ln72_230 = mul i24 %sext_ln72_49, i24 16777094" [nn.cpp:72]   --->   Operation 2017 'mul' 'mul_ln72_230' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2018 [1/1] (0.00ns)   --->   "%tmp_286 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_281, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2018 'partselect' 'tmp_286' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 2019 [1/1] (0.00ns)   --->   "%shl_ln72_339 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_286, i8 0" [nn.cpp:72]   --->   Operation 2019 'bitconcatenate' 'shl_ln72_339' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 2020 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_282 = add i24 %shl_ln72_339, i24 %mul_ln72_230" [nn.cpp:72]   --->   Operation 2020 'add' 'add_ln72_282' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2021 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_283)   --->   "%mul_ln72_231 = mul i24 %sext_ln72_52, i24 665" [nn.cpp:72]   --->   Operation 2021 'mul' 'mul_ln72_231' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2022 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_284)   --->   "%mul_ln72_232 = mul i24 %sext_ln72_53, i24 16776711" [nn.cpp:72]   --->   Operation 2022 'mul' 'mul_ln72_232' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2023 [1/1] (0.00ns)   --->   "%shl_ln72_360 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_304, i8 0" [nn.cpp:72]   --->   Operation 2023 'bitconcatenate' 'shl_ln72_360' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 2024 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_300)   --->   "%mul_ln72_244 = mul i24 %sext_ln72_52, i24 218" [nn.cpp:72]   --->   Operation 2024 'mul' 'mul_ln72_244' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2025 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_300 = add i24 %shl_ln72_360, i24 %mul_ln72_244" [nn.cpp:72]   --->   Operation 2025 'add' 'add_ln72_300' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2026 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_301)   --->   "%mul_ln72_245 = mul i23 %sext_ln72_54, i23 55" [nn.cpp:72]   --->   Operation 2026 'mul' 'mul_ln72_245' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2027 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_316 = add i24 %shl_ln72_376, i24 %mul_ln72_255" [nn.cpp:72]   --->   Operation 2027 'add' 'add_ln72_316' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2028 [1/1] (0.00ns)   --->   "%tmp_322 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_316, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2028 'partselect' 'tmp_322' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 2029 [1/1] (0.00ns)   --->   "%shl_ln72_377 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_322, i8 0" [nn.cpp:72]   --->   Operation 2029 'bitconcatenate' 'shl_ln72_377' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 2030 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_317)   --->   "%mul_ln72_256 = mul i24 %sext_ln72_52, i24 358" [nn.cpp:72]   --->   Operation 2030 'mul' 'mul_ln72_256' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2031 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_317 = add i24 %shl_ln72_377, i24 %mul_ln72_256" [nn.cpp:72]   --->   Operation 2031 'add' 'add_ln72_317' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2032 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_318)   --->   "%mul_ln72_257 = mul i24 %sext_ln72_53, i24 16776918" [nn.cpp:72]   --->   Operation 2032 'mul' 'mul_ln72_257' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2033 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_319)   --->   "%mul_ln72_258 = mul i23 %sext_ln72_55, i23 51" [nn.cpp:72]   --->   Operation 2033 'mul' 'mul_ln72_258' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2034 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_333 = add i24 %shl_ln72_393, i24 %mul_ln72_269" [nn.cpp:72]   --->   Operation 2034 'add' 'add_ln72_333' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2035 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_334)   --->   "%mul_ln72_270 = mul i24 %sext_ln72_52, i24 83" [nn.cpp:72]   --->   Operation 2035 'mul' 'mul_ln72_270' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2036 [1/1] (0.00ns)   --->   "%tmp_339 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_333, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2036 'partselect' 'tmp_339' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 2037 [1/1] (0.00ns)   --->   "%shl_ln72_394 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_339, i8 0" [nn.cpp:72]   --->   Operation 2037 'bitconcatenate' 'shl_ln72_394' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 2038 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_334 = add i24 %shl_ln72_394, i24 %mul_ln72_270" [nn.cpp:72]   --->   Operation 2038 'add' 'add_ln72_334' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2039 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_336)   --->   "%mul_ln72_271 = mul i24 %sext_ln72_56, i24 74" [nn.cpp:72]   --->   Operation 2039 'mul' 'mul_ln72_271' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 6.37>
ST_15 : Operation 2040 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_12 = add i24 %shl_ln72_14, i24 %mul_ln72_12" [nn.cpp:72]   --->   Operation 2040 'add' 'add_ln72_12' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2041 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_12, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2041 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2042 [1/1] (0.00ns)   --->   "%shl_ln72_15 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_12, i8 0" [nn.cpp:72]   --->   Operation 2042 'bitconcatenate' 'shl_ln72_15' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2043 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_13)   --->   "%mul_ln72_13 = mul i24 %sext_ln72_53, i24 16776920" [nn.cpp:72]   --->   Operation 2043 'mul' 'mul_ln72_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2044 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_13 = add i24 %shl_ln72_15, i24 %mul_ln72_13" [nn.cpp:72]   --->   Operation 2044 'add' 'add_ln72_13' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2045 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_14)   --->   "%mul_ln72_14 = mul i24 %sext_ln72_56, i24 16777074" [nn.cpp:72]   --->   Operation 2045 'mul' 'mul_ln72_14' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2046 [1/1] (0.00ns)   --->   "%sext_ln72_59 = sext i16 %input_16_read" [nn.cpp:72]   --->   Operation 2046 'sext' 'sext_ln72_59' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2047 [1/1] (0.00ns)   --->   "%sext_ln72_60 = sext i16 %input_16_read" [nn.cpp:72]   --->   Operation 2047 'sext' 'sext_ln72_60' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2048 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_29 = add i24 %shl_ln72_36, i24 %mul_ln72_27" [nn.cpp:72]   --->   Operation 2048 'add' 'add_ln72_29' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2049 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_30)   --->   "%mul_ln72_28 = mul i24 %sext_ln72_53, i24 74" [nn.cpp:72]   --->   Operation 2049 'mul' 'mul_ln72_28' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2050 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_29, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2050 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2051 [1/1] (0.00ns)   --->   "%shl_ln72_37 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_29, i8 0" [nn.cpp:72]   --->   Operation 2051 'bitconcatenate' 'shl_ln72_37' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2052 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_30 = add i24 %shl_ln72_37, i24 %mul_ln72_28" [nn.cpp:72]   --->   Operation 2052 'add' 'add_ln72_30' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2053 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_32)   --->   "%mul_ln72_29 = mul i24 %sext_ln72_60, i24 16777127" [nn.cpp:72]   --->   Operation 2053 'mul' 'mul_ln72_29' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2054 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_45 = add i24 %shl_ln72_55, i24 %mul_ln72_41" [nn.cpp:72]   --->   Operation 2054 'add' 'add_ln72_45' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2055 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_46)   --->   "%mul_ln72_42 = mul i24 %sext_ln72_53, i24 16777101" [nn.cpp:72]   --->   Operation 2055 'mul' 'mul_ln72_42' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2056 [1/1] (0.00ns)   --->   "%tmp_45 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_45, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2056 'partselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2057 [1/1] (0.00ns)   --->   "%shl_ln72_56 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_45, i8 0" [nn.cpp:72]   --->   Operation 2057 'bitconcatenate' 'shl_ln72_56' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2058 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_46 = add i24 %shl_ln72_56, i24 %mul_ln72_42" [nn.cpp:72]   --->   Operation 2058 'add' 'add_ln72_46' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2059 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_47)   --->   "%mul_ln72_43 = mul i24 %sext_ln72_56, i24 16777133" [nn.cpp:72]   --->   Operation 2059 'mul' 'mul_ln72_43' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2060 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_48)   --->   "%mul_ln72_44 = mul i23 %sext_ln72_59, i23 45" [nn.cpp:72]   --->   Operation 2060 'mul' 'mul_ln72_44' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2061 [1/1] (0.00ns)   --->   "%shl_ln72_77 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_62, i8 0" [nn.cpp:72]   --->   Operation 2061 'bitconcatenate' 'shl_ln72_77' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2062 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_63)   --->   "%mul_ln72_58 = mul i24 %sext_ln72_53, i24 313" [nn.cpp:72]   --->   Operation 2062 'mul' 'mul_ln72_58' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2063 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_63 = add i24 %shl_ln72_77, i24 %mul_ln72_58" [nn.cpp:72]   --->   Operation 2063 'add' 'add_ln72_63' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2064 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_64)   --->   "%mul_ln72_59 = mul i24 %sext_ln72_56, i24 16776982" [nn.cpp:72]   --->   Operation 2064 'mul' 'mul_ln72_59' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2065 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_79 = add i24 %shl_ln72_95, i24 %mul_ln72_72" [nn.cpp:72]   --->   Operation 2065 'add' 'add_ln72_79' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2066 [1/1] (0.00ns)   --->   "%tmp_79 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_79, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2066 'partselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2067 [1/1] (0.00ns)   --->   "%shl_ln72_96 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_79, i8 0" [nn.cpp:72]   --->   Operation 2067 'bitconcatenate' 'shl_ln72_96' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2068 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_80)   --->   "%mul_ln72_73 = mul i24 %sext_ln72_53, i24 16777039" [nn.cpp:72]   --->   Operation 2068 'mul' 'mul_ln72_73' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2069 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_80 = add i24 %shl_ln72_96, i24 %mul_ln72_73" [nn.cpp:72]   --->   Operation 2069 'add' 'add_ln72_80' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2070 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_81)   --->   "%mul_ln72_74 = mul i24 %sext_ln72_56, i24 484" [nn.cpp:72]   --->   Operation 2070 'mul' 'mul_ln72_74' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2071 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_82)   --->   "%mul_ln72_75 = mul i23 %sext_ln72_59, i23 8388564" [nn.cpp:72]   --->   Operation 2071 'mul' 'mul_ln72_75' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2072 [1/1] (0.00ns)   --->   "%shl_ln72_118 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_96, i8 0" [nn.cpp:72]   --->   Operation 2072 'bitconcatenate' 'shl_ln72_118' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2073 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_97)   --->   "%mul_ln72_85 = mul i24 %sext_ln72_53, i24 16777028" [nn.cpp:72]   --->   Operation 2073 'mul' 'mul_ln72_85' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2074 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_97 = add i24 %shl_ln72_118, i24 %mul_ln72_85" [nn.cpp:72]   --->   Operation 2074 'add' 'add_ln72_97' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2075 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_99)   --->   "%mul_ln72_86 = mul i24 %sext_ln72_60, i24 16776990" [nn.cpp:72]   --->   Operation 2075 'mul' 'mul_ln72_86' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2076 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_113 = add i24 %shl_ln72_144, i24 %mul_ln72_95" [nn.cpp:72]   --->   Operation 2076 'add' 'add_ln72_113' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2077 [1/1] (0.00ns)   --->   "%tmp_113 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_113, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2077 'partselect' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2078 [1/1] (0.00ns)   --->   "%shl_ln72_145 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_113, i8 0" [nn.cpp:72]   --->   Operation 2078 'bitconcatenate' 'shl_ln72_145' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2079 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_114)   --->   "%mul_ln72_96 = mul i24 %sext_ln72_53, i24 308" [nn.cpp:72]   --->   Operation 2079 'mul' 'mul_ln72_96' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2080 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_114 = add i24 %shl_ln72_145, i24 %mul_ln72_96" [nn.cpp:72]   --->   Operation 2080 'add' 'add_ln72_114' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2081 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_115)   --->   "%mul_ln72_97 = mul i24 %sext_ln72_56, i24 163" [nn.cpp:72]   --->   Operation 2081 'mul' 'mul_ln72_97' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2082 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_116)   --->   "%mul_ln72_98 = mul i24 %sext_ln72_60, i24 16776948" [nn.cpp:72]   --->   Operation 2082 'mul' 'mul_ln72_98' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2083 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_130 = add i24 %shl_ln72_162, i24 %mul_ln72_110" [nn.cpp:72]   --->   Operation 2083 'add' 'add_ln72_130' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2084 [1/1] (0.00ns)   --->   "%shl_ln72_163 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %input_14_read, i2 0" [nn.cpp:72]   --->   Operation 2084 'bitconcatenate' 'shl_ln72_163' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2085 [1/1] (0.00ns)   --->   "%sext_ln72_139 = sext i18 %shl_ln72_163" [nn.cpp:72]   --->   Operation 2085 'sext' 'sext_ln72_139' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2086 [1/1] (2.21ns)   --->   "%sub_ln72_29 = sub i19 0, i19 %sext_ln72_139" [nn.cpp:72]   --->   Operation 2086 'sub' 'sub_ln72_29' <Predicate = true> <Delay = 2.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2087 [1/1] (0.00ns)   --->   "%tmp_131 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_130, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2087 'partselect' 'tmp_131' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2088 [1/1] (0.00ns)   --->   "%shl_ln72_164 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_131, i8 0" [nn.cpp:72]   --->   Operation 2088 'bitconcatenate' 'shl_ln72_164' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2089 [1/1] (0.00ns)   --->   "%sext_ln72_140 = sext i19 %sub_ln72_29" [nn.cpp:72]   --->   Operation 2089 'sext' 'sext_ln72_140' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2090 [1/1] (2.42ns)   --->   "%add_ln72_131 = add i24 %shl_ln72_164, i24 %sext_ln72_140" [nn.cpp:72]   --->   Operation 2090 'add' 'add_ln72_131' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2091 [1/1] (0.00ns)   --->   "%tmp_132 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_131, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2091 'partselect' 'tmp_132' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2092 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_132)   --->   "%mul_ln72_111 = mul i24 %sext_ln72_56, i24 16777033" [nn.cpp:72]   --->   Operation 2092 'mul' 'mul_ln72_111' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2093 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_133)   --->   "%mul_ln72_112 = mul i24 %sext_ln72_60, i24 16777075" [nn.cpp:72]   --->   Operation 2093 'mul' 'mul_ln72_112' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2094 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_147 = add i24 %shl_ln72_186, i24 %mul_ln72_122" [nn.cpp:72]   --->   Operation 2094 'add' 'add_ln72_147' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2095 [1/1] (0.00ns)   --->   "%tmp_148 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_147, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2095 'partselect' 'tmp_148' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2096 [1/1] (0.00ns)   --->   "%shl_ln72_187 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_148, i8 0" [nn.cpp:72]   --->   Operation 2096 'bitconcatenate' 'shl_ln72_187' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2097 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_148)   --->   "%mul_ln72_123 = mul i24 %sext_ln72_53, i24 16776735" [nn.cpp:72]   --->   Operation 2097 'mul' 'mul_ln72_123' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2098 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_148 = add i24 %shl_ln72_187, i24 %mul_ln72_123" [nn.cpp:72]   --->   Operation 2098 'add' 'add_ln72_148' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2099 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_149)   --->   "%mul_ln72_124 = mul i24 %sext_ln72_56, i24 16777118" [nn.cpp:72]   --->   Operation 2099 'mul' 'mul_ln72_124' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2100 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_150)   --->   "%mul_ln72_125 = mul i24 %sext_ln72_60, i24 16777135" [nn.cpp:72]   --->   Operation 2100 'mul' 'mul_ln72_125' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2101 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_164 = add i24 %shl_ln72_206, i24 %mul_ln72_136" [nn.cpp:72]   --->   Operation 2101 'add' 'add_ln72_164' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2102 [1/1] (0.00ns)   --->   "%tmp_165 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %input_14_read, i6 0" [nn.cpp:72]   --->   Operation 2102 'bitconcatenate' 'tmp_165' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2103 [1/1] (0.00ns)   --->   "%sext_ln72_165 = sext i22 %tmp_165" [nn.cpp:72]   --->   Operation 2103 'sext' 'sext_ln72_165' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2104 [1/1] (2.35ns)   --->   "%sub_ln72_71 = sub i23 %sext_ln72_54, i23 %sext_ln72_165" [nn.cpp:72]   --->   Operation 2104 'sub' 'sub_ln72_71' <Predicate = true> <Delay = 2.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2105 [1/1] (0.00ns)   --->   "%tmp_166 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_164, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2105 'partselect' 'tmp_166' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2106 [1/1] (0.00ns)   --->   "%shl_ln72_207 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_166, i8 0" [nn.cpp:72]   --->   Operation 2106 'bitconcatenate' 'shl_ln72_207' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2107 [1/1] (0.00ns)   --->   "%sext_ln72_166 = sext i23 %sub_ln72_71" [nn.cpp:72]   --->   Operation 2107 'sext' 'sext_ln72_166' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2108 [1/1] (2.42ns)   --->   "%add_ln72_165 = add i24 %shl_ln72_207, i24 %sext_ln72_166" [nn.cpp:72]   --->   Operation 2108 'add' 'add_ln72_165' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2109 [1/1] (0.00ns)   --->   "%tmp_167 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_165, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2109 'partselect' 'tmp_167' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2110 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_166)   --->   "%mul_ln72_137 = mul i24 %sext_ln72_56, i24 469" [nn.cpp:72]   --->   Operation 2110 'mul' 'mul_ln72_137' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2111 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_167)   --->   "%mul_ln72_138 = mul i24 %sext_ln72_60, i24 16776901" [nn.cpp:72]   --->   Operation 2111 'mul' 'mul_ln72_138' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2112 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_181 = add i24 %shl_ln72_228, i24 %mul_ln72_149" [nn.cpp:72]   --->   Operation 2112 'add' 'add_ln72_181' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2113 [1/1] (0.00ns)   --->   "%tmp_183 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_181, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2113 'partselect' 'tmp_183' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2114 [1/1] (0.00ns)   --->   "%shl_ln72_229 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_183, i8 0" [nn.cpp:72]   --->   Operation 2114 'bitconcatenate' 'shl_ln72_229' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2115 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_182)   --->   "%mul_ln72_150 = mul i24 %sext_ln72_53, i24 397" [nn.cpp:72]   --->   Operation 2115 'mul' 'mul_ln72_150' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2116 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_182 = add i24 %shl_ln72_229, i24 %mul_ln72_150" [nn.cpp:72]   --->   Operation 2116 'add' 'add_ln72_182' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2117 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_183)   --->   "%mul_ln72_151 = mul i24 %sext_ln72_56, i24 16776756" [nn.cpp:72]   --->   Operation 2117 'mul' 'mul_ln72_151' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2118 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_198 = add i24 %shl_ln72_248, i24 %mul_ln72_164" [nn.cpp:72]   --->   Operation 2118 'add' 'add_ln72_198' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2119 [1/1] (0.00ns)   --->   "%shl_ln72_249 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %input_14_read, i8 0" [nn.cpp:72]   --->   Operation 2119 'bitconcatenate' 'shl_ln72_249' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2120 [1/1] (0.00ns)   --->   "%shl_ln72_250 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %input_14_read, i1 0" [nn.cpp:72]   --->   Operation 2120 'bitconcatenate' 'shl_ln72_250' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2121 [1/1] (0.00ns)   --->   "%sext_ln72_184 = sext i17 %shl_ln72_250" [nn.cpp:72]   --->   Operation 2121 'sext' 'sext_ln72_184' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2122 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln72_346 = add i24 %shl_ln72_249, i24 %sext_ln72_184" [nn.cpp:72]   --->   Operation 2122 'add' 'add_ln72_346' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2123 [1/1] (0.00ns)   --->   "%tmp_200 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_198, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2123 'partselect' 'tmp_200' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2124 [1/1] (0.00ns)   --->   "%shl_ln72_251 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_200, i8 0" [nn.cpp:72]   --->   Operation 2124 'bitconcatenate' 'shl_ln72_251' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2125 [1/1] (4.27ns) (root node of TernaryAdder)   --->   "%add_ln72_199 = add i24 %shl_ln72_251, i24 %add_ln72_346" [nn.cpp:72]   --->   Operation 2125 'add' 'add_ln72_199' <Predicate = true> <Delay = 4.27> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2126 [1/1] (0.00ns)   --->   "%tmp_201 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_199, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2126 'partselect' 'tmp_201' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2127 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_200)   --->   "%mul_ln72_165 = mul i24 %sext_ln72_56, i24 236" [nn.cpp:72]   --->   Operation 2127 'mul' 'mul_ln72_165' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2128 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_201)   --->   "%mul_ln72_166 = mul i24 %sext_ln72_60, i24 16777063" [nn.cpp:72]   --->   Operation 2128 'mul' 'mul_ln72_166' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2129 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_215 = add i24 %shl_ln72_266, i24 %mul_ln72_177" [nn.cpp:72]   --->   Operation 2129 'add' 'add_ln72_215' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2130 [1/1] (0.00ns)   --->   "%tmp_217 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_215, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2130 'partselect' 'tmp_217' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2131 [1/1] (0.00ns)   --->   "%shl_ln72_267 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_217, i8 0" [nn.cpp:72]   --->   Operation 2131 'bitconcatenate' 'shl_ln72_267' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2132 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_216)   --->   "%mul_ln72_178 = mul i24 %sext_ln72_53, i24 280" [nn.cpp:72]   --->   Operation 2132 'mul' 'mul_ln72_178' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2133 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_216 = add i24 %shl_ln72_267, i24 %mul_ln72_178" [nn.cpp:72]   --->   Operation 2133 'add' 'add_ln72_216' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2134 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_218)   --->   "%mul_ln72_179 = mul i24 %sext_ln72_60, i24 16777059" [nn.cpp:72]   --->   Operation 2134 'mul' 'mul_ln72_179' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2135 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_232 = add i24 %shl_ln72_287, i24 %mul_ln72_190" [nn.cpp:72]   --->   Operation 2135 'add' 'add_ln72_232' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2136 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_233)   --->   "%mul_ln72_191 = mul i24 %sext_ln72_53, i24 519" [nn.cpp:72]   --->   Operation 2136 'mul' 'mul_ln72_191' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2137 [1/1] (0.00ns)   --->   "%tmp_235 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_232, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2137 'partselect' 'tmp_235' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2138 [1/1] (0.00ns)   --->   "%shl_ln72_288 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_235, i8 0" [nn.cpp:72]   --->   Operation 2138 'bitconcatenate' 'shl_ln72_288' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2139 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_233 = add i24 %shl_ln72_288, i24 %mul_ln72_191" [nn.cpp:72]   --->   Operation 2139 'add' 'add_ln72_233' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2140 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_234)   --->   "%mul_ln72_192 = mul i22 %sext_ln72_57, i22 19" [nn.cpp:72]   --->   Operation 2140 'mul' 'mul_ln72_192' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2141 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_235)   --->   "%mul_ln72_193 = mul i24 %sext_ln72_60, i24 119" [nn.cpp:72]   --->   Operation 2141 'mul' 'mul_ln72_193' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2142 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_249 = add i24 %shl_ln72_304, i24 %mul_ln72_200" [nn.cpp:72]   --->   Operation 2142 'add' 'add_ln72_249' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2143 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_250)   --->   "%mul_ln72_201 = mul i24 %sext_ln72_53, i24 16777131" [nn.cpp:72]   --->   Operation 2143 'mul' 'mul_ln72_201' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2144 [1/1] (0.00ns)   --->   "%tmp_254 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_249, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2144 'partselect' 'tmp_254' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2145 [1/1] (0.00ns)   --->   "%shl_ln72_305 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_254, i8 0" [nn.cpp:72]   --->   Operation 2145 'bitconcatenate' 'shl_ln72_305' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2146 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_250 = add i24 %shl_ln72_305, i24 %mul_ln72_201" [nn.cpp:72]   --->   Operation 2146 'add' 'add_ln72_250' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2147 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_251)   --->   "%mul_ln72_202 = mul i23 %sext_ln72_55, i23 8388570" [nn.cpp:72]   --->   Operation 2147 'mul' 'mul_ln72_202' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2148 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_252)   --->   "%mul_ln72_203 = mul i24 %sext_ln72_60, i24 89" [nn.cpp:72]   --->   Operation 2148 'mul' 'mul_ln72_203' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2149 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_266 = add i24 %shl_ln72_322, i24 %mul_ln72_215" [nn.cpp:72]   --->   Operation 2149 'add' 'add_ln72_266' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2150 [1/1] (0.00ns)   --->   "%tmp_271 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_266, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2150 'partselect' 'tmp_271' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2151 [1/1] (0.00ns)   --->   "%shl_ln72_323 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_271, i8 0" [nn.cpp:72]   --->   Operation 2151 'bitconcatenate' 'shl_ln72_323' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2152 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_267)   --->   "%mul_ln72_216 = mul i24 %sext_ln72_53, i24 16777037" [nn.cpp:72]   --->   Operation 2152 'mul' 'mul_ln72_216' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2153 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_267 = add i24 %shl_ln72_323, i24 %mul_ln72_216" [nn.cpp:72]   --->   Operation 2153 'add' 'add_ln72_267' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2154 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_268)   --->   "%mul_ln72_217 = mul i24 %sext_ln72_56, i24 16777018" [nn.cpp:72]   --->   Operation 2154 'mul' 'mul_ln72_217' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2155 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_282 = add i24 %shl_ln72_339, i24 %mul_ln72_230" [nn.cpp:72]   --->   Operation 2155 'add' 'add_ln72_282' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2156 [1/1] (0.00ns)   --->   "%tmp_287 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_282, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2156 'partselect' 'tmp_287' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2157 [1/1] (0.00ns)   --->   "%shl_ln72_340 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_287, i8 0" [nn.cpp:72]   --->   Operation 2157 'bitconcatenate' 'shl_ln72_340' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2158 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_283)   --->   "%mul_ln72_231 = mul i24 %sext_ln72_52, i24 665" [nn.cpp:72]   --->   Operation 2158 'mul' 'mul_ln72_231' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2159 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_283 = add i24 %shl_ln72_340, i24 %mul_ln72_231" [nn.cpp:72]   --->   Operation 2159 'add' 'add_ln72_283' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2160 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_284)   --->   "%mul_ln72_232 = mul i24 %sext_ln72_53, i24 16776711" [nn.cpp:72]   --->   Operation 2160 'mul' 'mul_ln72_232' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2161 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_285)   --->   "%mul_ln72_233 = mul i24 %sext_ln72_56, i24 16777021" [nn.cpp:72]   --->   Operation 2161 'mul' 'mul_ln72_233' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2162 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_300 = add i24 %shl_ln72_360, i24 %mul_ln72_244" [nn.cpp:72]   --->   Operation 2162 'add' 'add_ln72_300' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2163 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_301)   --->   "%mul_ln72_245 = mul i23 %sext_ln72_54, i23 55" [nn.cpp:72]   --->   Operation 2163 'mul' 'mul_ln72_245' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2164 [1/1] (0.00ns)   --->   "%tmp_305 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_300, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2164 'partselect' 'tmp_305' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2165 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_302)   --->   "%mul_ln72_246 = mul i24 %sext_ln72_56, i24 16776951" [nn.cpp:72]   --->   Operation 2165 'mul' 'mul_ln72_246' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2166 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_317 = add i24 %shl_ln72_377, i24 %mul_ln72_256" [nn.cpp:72]   --->   Operation 2166 'add' 'add_ln72_317' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2167 [1/1] (0.00ns)   --->   "%tmp_323 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_317, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2167 'partselect' 'tmp_323' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2168 [1/1] (0.00ns)   --->   "%shl_ln72_378 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_323, i8 0" [nn.cpp:72]   --->   Operation 2168 'bitconcatenate' 'shl_ln72_378' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2169 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_318)   --->   "%mul_ln72_257 = mul i24 %sext_ln72_53, i24 16776918" [nn.cpp:72]   --->   Operation 2169 'mul' 'mul_ln72_257' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2170 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_318 = add i24 %shl_ln72_378, i24 %mul_ln72_257" [nn.cpp:72]   --->   Operation 2170 'add' 'add_ln72_318' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2171 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_319)   --->   "%mul_ln72_258 = mul i23 %sext_ln72_55, i23 51" [nn.cpp:72]   --->   Operation 2171 'mul' 'mul_ln72_258' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2172 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_334 = add i24 %shl_ln72_394, i24 %mul_ln72_270" [nn.cpp:72]   --->   Operation 2172 'add' 'add_ln72_334' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2173 [1/1] (0.00ns)   --->   "%tmp_340 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_334, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2173 'partselect' 'tmp_340' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2174 [1/1] (0.00ns)   --->   "%shl_ln72_395 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_340, i8 0" [nn.cpp:72]   --->   Operation 2174 'bitconcatenate' 'shl_ln72_395' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2175 [1/1] (2.42ns)   --->   "%add_ln72_335 = add i24 %shl_ln72_395, i24 %sext_ln72_140" [nn.cpp:72]   --->   Operation 2175 'add' 'add_ln72_335' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2176 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_336)   --->   "%mul_ln72_271 = mul i24 %sext_ln72_56, i24 74" [nn.cpp:72]   --->   Operation 2176 'mul' 'mul_ln72_271' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2177 [1/1] (0.00ns)   --->   "%tmp_341 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_335, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2177 'partselect' 'tmp_341' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2178 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_337)   --->   "%mul_ln72_272 = mul i24 %sext_ln72_60, i24 16776967" [nn.cpp:72]   --->   Operation 2178 'mul' 'mul_ln72_272' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 6.66>
ST_16 : Operation 2179 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_13 = add i24 %shl_ln72_15, i24 %mul_ln72_13" [nn.cpp:72]   --->   Operation 2179 'add' 'add_ln72_13' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2180 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_13, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2180 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2181 [1/1] (0.00ns)   --->   "%shl_ln72_16 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_13, i8 0" [nn.cpp:72]   --->   Operation 2181 'bitconcatenate' 'shl_ln72_16' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2182 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_14)   --->   "%mul_ln72_14 = mul i24 %sext_ln72_56, i24 16777074" [nn.cpp:72]   --->   Operation 2182 'mul' 'mul_ln72_14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2183 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_14 = add i24 %shl_ln72_16, i24 %mul_ln72_14" [nn.cpp:72]   --->   Operation 2183 'add' 'add_ln72_14' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2184 [1/1] (0.00ns)   --->   "%sext_ln72_64 = sext i16 %input_17_read" [nn.cpp:72]   --->   Operation 2184 'sext' 'sext_ln72_64' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2185 [1/1] (0.00ns)   --->   "%sext_ln72_66 = sext i16 %input_17_read" [nn.cpp:72]   --->   Operation 2185 'sext' 'sext_ln72_66' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2186 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_16)   --->   "%mul_ln72_15 = mul i24 %sext_ln72_64, i24 152" [nn.cpp:72]   --->   Operation 2186 'mul' 'mul_ln72_15' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2187 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_30 = add i24 %shl_ln72_37, i24 %mul_ln72_28" [nn.cpp:72]   --->   Operation 2187 'add' 'add_ln72_30' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2188 [1/1] (0.00ns)   --->   "%shl_ln72_38 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %input_15_read, i6 0" [nn.cpp:72]   --->   Operation 2188 'bitconcatenate' 'shl_ln72_38' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2189 [1/1] (0.00ns)   --->   "%sext_ln72_76 = sext i22 %shl_ln72_38" [nn.cpp:72]   --->   Operation 2189 'sext' 'sext_ln72_76' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2190 [1/1] (0.00ns)   --->   "%shl_ln72_39 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %input_15_read, i4 0" [nn.cpp:72]   --->   Operation 2190 'bitconcatenate' 'shl_ln72_39' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2191 [1/1] (0.00ns)   --->   "%sext_ln72_77 = sext i20 %shl_ln72_39" [nn.cpp:72]   --->   Operation 2191 'sext' 'sext_ln72_77' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2192 [1/1] (0.00ns)   --->   "%sext_ln72_78 = sext i20 %shl_ln72_39" [nn.cpp:72]   --->   Operation 2192 'sext' 'sext_ln72_78' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2193 [1/1] (2.35ns)   --->   "%sub_ln72_7 = sub i23 %sext_ln72_78, i23 %sext_ln72_76" [nn.cpp:72]   --->   Operation 2193 'sub' 'sub_ln72_7' <Predicate = true> <Delay = 2.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2194 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_30, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2194 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2195 [1/1] (0.00ns)   --->   "%shl_ln72_40 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_30, i8 0" [nn.cpp:72]   --->   Operation 2195 'bitconcatenate' 'shl_ln72_40' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2196 [1/1] (0.00ns)   --->   "%sext_ln72_79 = sext i23 %sub_ln72_7" [nn.cpp:72]   --->   Operation 2196 'sext' 'sext_ln72_79' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2197 [1/1] (2.42ns)   --->   "%add_ln72_31 = add i24 %shl_ln72_40, i24 %sext_ln72_79" [nn.cpp:72]   --->   Operation 2197 'add' 'add_ln72_31' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2198 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_32)   --->   "%mul_ln72_29 = mul i24 %sext_ln72_60, i24 16777127" [nn.cpp:72]   --->   Operation 2198 'mul' 'mul_ln72_29' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2199 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_31, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2199 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2200 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_46 = add i24 %shl_ln72_56, i24 %mul_ln72_42" [nn.cpp:72]   --->   Operation 2200 'add' 'add_ln72_46' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2201 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_47)   --->   "%mul_ln72_43 = mul i24 %sext_ln72_56, i24 16777133" [nn.cpp:72]   --->   Operation 2201 'mul' 'mul_ln72_43' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2202 [1/1] (0.00ns)   --->   "%tmp_46 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_46, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2202 'partselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2203 [1/1] (0.00ns)   --->   "%shl_ln72_57 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_46, i8 0" [nn.cpp:72]   --->   Operation 2203 'bitconcatenate' 'shl_ln72_57' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2204 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_47 = add i24 %shl_ln72_57, i24 %mul_ln72_43" [nn.cpp:72]   --->   Operation 2204 'add' 'add_ln72_47' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2205 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_48)   --->   "%mul_ln72_44 = mul i23 %sext_ln72_59, i23 45" [nn.cpp:72]   --->   Operation 2205 'mul' 'mul_ln72_44' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2206 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_49)   --->   "%mul_ln72_45 = mul i24 %sext_ln72_64, i24 16777016" [nn.cpp:72]   --->   Operation 2206 'mul' 'mul_ln72_45' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2207 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_63 = add i24 %shl_ln72_77, i24 %mul_ln72_58" [nn.cpp:72]   --->   Operation 2207 'add' 'add_ln72_63' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2208 [1/1] (0.00ns)   --->   "%tmp_63 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_63, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2208 'partselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2209 [1/1] (0.00ns)   --->   "%shl_ln72_78 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_63, i8 0" [nn.cpp:72]   --->   Operation 2209 'bitconcatenate' 'shl_ln72_78' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2210 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_64)   --->   "%mul_ln72_59 = mul i24 %sext_ln72_56, i24 16776982" [nn.cpp:72]   --->   Operation 2210 'mul' 'mul_ln72_59' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2211 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_64 = add i24 %shl_ln72_78, i24 %mul_ln72_59" [nn.cpp:72]   --->   Operation 2211 'add' 'add_ln72_64' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2212 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_80 = add i24 %shl_ln72_96, i24 %mul_ln72_73" [nn.cpp:72]   --->   Operation 2212 'add' 'add_ln72_80' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2213 [1/1] (0.00ns)   --->   "%tmp_80 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_80, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2213 'partselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2214 [1/1] (0.00ns)   --->   "%shl_ln72_97 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_80, i8 0" [nn.cpp:72]   --->   Operation 2214 'bitconcatenate' 'shl_ln72_97' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2215 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_81)   --->   "%mul_ln72_74 = mul i24 %sext_ln72_56, i24 484" [nn.cpp:72]   --->   Operation 2215 'mul' 'mul_ln72_74' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2216 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_81 = add i24 %shl_ln72_97, i24 %mul_ln72_74" [nn.cpp:72]   --->   Operation 2216 'add' 'add_ln72_81' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2217 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_82)   --->   "%mul_ln72_75 = mul i23 %sext_ln72_59, i23 8388564" [nn.cpp:72]   --->   Operation 2217 'mul' 'mul_ln72_75' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2218 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_83)   --->   "%mul_ln72_76 = mul i23 %sext_ln72_66, i23 8388558" [nn.cpp:72]   --->   Operation 2218 'mul' 'mul_ln72_76' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2219 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_97 = add i24 %shl_ln72_118, i24 %mul_ln72_85" [nn.cpp:72]   --->   Operation 2219 'add' 'add_ln72_97' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2220 [1/1] (2.28ns)   --->   "%sub_ln72_19 = sub i21 0, i21 %sext_ln72_77" [nn.cpp:72]   --->   Operation 2220 'sub' 'sub_ln72_19' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2221 [1/1] (0.00ns)   --->   "%tmp_97 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_97, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2221 'partselect' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2222 [1/1] (0.00ns)   --->   "%shl_ln72_119 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_97, i8 0" [nn.cpp:72]   --->   Operation 2222 'bitconcatenate' 'shl_ln72_119' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2223 [1/1] (0.00ns)   --->   "%sext_ln72_112 = sext i21 %sub_ln72_19" [nn.cpp:72]   --->   Operation 2223 'sext' 'sext_ln72_112' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2224 [1/1] (2.42ns)   --->   "%add_ln72_98 = add i24 %shl_ln72_119, i24 %sext_ln72_112" [nn.cpp:72]   --->   Operation 2224 'add' 'add_ln72_98' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2225 [1/1] (0.00ns)   --->   "%tmp_98 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_98, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2225 'partselect' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2226 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_99)   --->   "%mul_ln72_86 = mul i24 %sext_ln72_60, i24 16776990" [nn.cpp:72]   --->   Operation 2226 'mul' 'mul_ln72_86' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2227 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_100)   --->   "%mul_ln72_87 = mul i24 %sext_ln72_64, i24 16777131" [nn.cpp:72]   --->   Operation 2227 'mul' 'mul_ln72_87' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2228 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_114 = add i24 %shl_ln72_145, i24 %mul_ln72_96" [nn.cpp:72]   --->   Operation 2228 'add' 'add_ln72_114' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2229 [1/1] (0.00ns)   --->   "%tmp_114 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_114, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2229 'partselect' 'tmp_114' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2230 [1/1] (0.00ns)   --->   "%shl_ln72_146 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_114, i8 0" [nn.cpp:72]   --->   Operation 2230 'bitconcatenate' 'shl_ln72_146' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2231 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_115)   --->   "%mul_ln72_97 = mul i24 %sext_ln72_56, i24 163" [nn.cpp:72]   --->   Operation 2231 'mul' 'mul_ln72_97' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2232 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_115 = add i24 %shl_ln72_146, i24 %mul_ln72_97" [nn.cpp:72]   --->   Operation 2232 'add' 'add_ln72_115' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2233 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_116)   --->   "%mul_ln72_98 = mul i24 %sext_ln72_60, i24 16776948" [nn.cpp:72]   --->   Operation 2233 'mul' 'mul_ln72_98' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2234 [1/1] (0.00ns)   --->   "%shl_ln72_165 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_132, i8 0" [nn.cpp:72]   --->   Operation 2234 'bitconcatenate' 'shl_ln72_165' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2235 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_132)   --->   "%mul_ln72_111 = mul i24 %sext_ln72_56, i24 16777033" [nn.cpp:72]   --->   Operation 2235 'mul' 'mul_ln72_111' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2236 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_132 = add i24 %shl_ln72_165, i24 %mul_ln72_111" [nn.cpp:72]   --->   Operation 2236 'add' 'add_ln72_132' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2237 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_133)   --->   "%mul_ln72_112 = mul i24 %sext_ln72_60, i24 16777075" [nn.cpp:72]   --->   Operation 2237 'mul' 'mul_ln72_112' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2238 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_134)   --->   "%mul_ln72_113 = mul i24 %sext_ln72_64, i24 202" [nn.cpp:72]   --->   Operation 2238 'mul' 'mul_ln72_113' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2239 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_148 = add i24 %shl_ln72_187, i24 %mul_ln72_123" [nn.cpp:72]   --->   Operation 2239 'add' 'add_ln72_148' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2240 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_149)   --->   "%mul_ln72_124 = mul i24 %sext_ln72_56, i24 16777118" [nn.cpp:72]   --->   Operation 2240 'mul' 'mul_ln72_124' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2241 [1/1] (0.00ns)   --->   "%tmp_149 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_148, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2241 'partselect' 'tmp_149' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2242 [1/1] (0.00ns)   --->   "%shl_ln72_188 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_149, i8 0" [nn.cpp:72]   --->   Operation 2242 'bitconcatenate' 'shl_ln72_188' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2243 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_149 = add i24 %shl_ln72_188, i24 %mul_ln72_124" [nn.cpp:72]   --->   Operation 2243 'add' 'add_ln72_149' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2244 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_150)   --->   "%mul_ln72_125 = mul i24 %sext_ln72_60, i24 16777135" [nn.cpp:72]   --->   Operation 2244 'mul' 'mul_ln72_125' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2245 [1/1] (0.00ns)   --->   "%shl_ln72_208 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_167, i8 0" [nn.cpp:72]   --->   Operation 2245 'bitconcatenate' 'shl_ln72_208' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2246 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_166)   --->   "%mul_ln72_137 = mul i24 %sext_ln72_56, i24 469" [nn.cpp:72]   --->   Operation 2246 'mul' 'mul_ln72_137' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2247 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_166 = add i24 %shl_ln72_208, i24 %mul_ln72_137" [nn.cpp:72]   --->   Operation 2247 'add' 'add_ln72_166' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2248 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_167)   --->   "%mul_ln72_138 = mul i24 %sext_ln72_60, i24 16776901" [nn.cpp:72]   --->   Operation 2248 'mul' 'mul_ln72_138' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2249 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_168)   --->   "%mul_ln72_139 = mul i24 %sext_ln72_64, i24 101" [nn.cpp:72]   --->   Operation 2249 'mul' 'mul_ln72_139' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2250 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_182 = add i24 %shl_ln72_229, i24 %mul_ln72_150" [nn.cpp:72]   --->   Operation 2250 'add' 'add_ln72_182' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2251 [1/1] (0.00ns)   --->   "%tmp_184 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_182, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2251 'partselect' 'tmp_184' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2252 [1/1] (0.00ns)   --->   "%shl_ln72_230 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_184, i8 0" [nn.cpp:72]   --->   Operation 2252 'bitconcatenate' 'shl_ln72_230' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2253 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_183)   --->   "%mul_ln72_151 = mul i24 %sext_ln72_56, i24 16776756" [nn.cpp:72]   --->   Operation 2253 'mul' 'mul_ln72_151' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2254 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_183 = add i24 %shl_ln72_230, i24 %mul_ln72_151" [nn.cpp:72]   --->   Operation 2254 'add' 'add_ln72_183' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2255 [1/1] (5.57ns)   --->   "%mul_ln72_152 = mul i23 %sext_ln72_59, i23 57" [nn.cpp:72]   --->   Operation 2255 'mul' 'mul_ln72_152' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2256 [1/1] (0.00ns)   --->   "%shl_ln72_252 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_201, i8 0" [nn.cpp:72]   --->   Operation 2256 'bitconcatenate' 'shl_ln72_252' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2257 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_200)   --->   "%mul_ln72_165 = mul i24 %sext_ln72_56, i24 236" [nn.cpp:72]   --->   Operation 2257 'mul' 'mul_ln72_165' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2258 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_200 = add i24 %shl_ln72_252, i24 %mul_ln72_165" [nn.cpp:72]   --->   Operation 2258 'add' 'add_ln72_200' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2259 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_201)   --->   "%mul_ln72_166 = mul i24 %sext_ln72_60, i24 16777063" [nn.cpp:72]   --->   Operation 2259 'mul' 'mul_ln72_166' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2260 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_202)   --->   "%mul_ln72_167 = mul i24 %sext_ln72_64, i24 147" [nn.cpp:72]   --->   Operation 2260 'mul' 'mul_ln72_167' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2261 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_216 = add i24 %shl_ln72_267, i24 %mul_ln72_178" [nn.cpp:72]   --->   Operation 2261 'add' 'add_ln72_216' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2262 [1/1] (0.00ns)   --->   "%shl_ln72_268 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %input_15_read, i7 0" [nn.cpp:72]   --->   Operation 2262 'bitconcatenate' 'shl_ln72_268' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2263 [1/1] (0.00ns)   --->   "%sext_ln72_192 = sext i23 %shl_ln72_268" [nn.cpp:72]   --->   Operation 2263 'sext' 'sext_ln72_192' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2264 [1/1] (2.38ns)   --->   "%sub_ln72_46 = sub i24 0, i24 %sext_ln72_192" [nn.cpp:72]   --->   Operation 2264 'sub' 'sub_ln72_46' <Predicate = true> <Delay = 2.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2265 [1/1] (0.00ns)   --->   "%shl_ln72_269 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %input_15_read, i2 0" [nn.cpp:72]   --->   Operation 2265 'bitconcatenate' 'shl_ln72_269' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2266 [1/1] (0.00ns)   --->   "%sext_ln72_193 = sext i18 %shl_ln72_269" [nn.cpp:72]   --->   Operation 2266 'sext' 'sext_ln72_193' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2267 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln72_47 = sub i24 %sub_ln72_46, i24 %sext_ln72_193" [nn.cpp:72]   --->   Operation 2267 'sub' 'sub_ln72_47' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2268 [1/1] (0.00ns)   --->   "%tmp_218 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_216, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2268 'partselect' 'tmp_218' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2269 [1/1] (0.00ns)   --->   "%shl_ln72_270 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_218, i8 0" [nn.cpp:72]   --->   Operation 2269 'bitconcatenate' 'shl_ln72_270' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2270 [1/1] (4.27ns) (root node of TernaryAdder)   --->   "%add_ln72_217 = add i24 %shl_ln72_270, i24 %sub_ln72_47" [nn.cpp:72]   --->   Operation 2270 'add' 'add_ln72_217' <Predicate = true> <Delay = 4.27> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2271 [1/1] (0.00ns)   --->   "%tmp_219 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_217, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2271 'partselect' 'tmp_219' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2272 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_218)   --->   "%mul_ln72_179 = mul i24 %sext_ln72_60, i24 16777059" [nn.cpp:72]   --->   Operation 2272 'mul' 'mul_ln72_179' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2273 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_219)   --->   "%mul_ln72_180 = mul i23 %sext_ln72_66, i23 8388569" [nn.cpp:72]   --->   Operation 2273 'mul' 'mul_ln72_180' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2274 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_233 = add i24 %shl_ln72_288, i24 %mul_ln72_191" [nn.cpp:72]   --->   Operation 2274 'add' 'add_ln72_233' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2275 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_234)   --->   "%mul_ln72_192 = mul i22 %sext_ln72_57, i22 19" [nn.cpp:72]   --->   Operation 2275 'mul' 'mul_ln72_192' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2276 [1/1] (0.00ns)   --->   "%tmp_236 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_233, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2276 'partselect' 'tmp_236' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2277 [1/1] (0.00ns)   --->   "%shl_ln72_289 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_236, i8 0" [nn.cpp:72]   --->   Operation 2277 'bitconcatenate' 'shl_ln72_289' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2278 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_234)   --->   "%sext_ln72_207 = sext i22 %mul_ln72_192" [nn.cpp:72]   --->   Operation 2278 'sext' 'sext_ln72_207' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2279 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_234 = add i24 %shl_ln72_289, i24 %sext_ln72_207" [nn.cpp:72]   --->   Operation 2279 'add' 'add_ln72_234' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2280 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_235)   --->   "%mul_ln72_193 = mul i24 %sext_ln72_60, i24 119" [nn.cpp:72]   --->   Operation 2280 'mul' 'mul_ln72_193' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2281 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_250 = add i24 %shl_ln72_305, i24 %mul_ln72_201" [nn.cpp:72]   --->   Operation 2281 'add' 'add_ln72_250' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2282 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_251)   --->   "%mul_ln72_202 = mul i23 %sext_ln72_55, i23 8388570" [nn.cpp:72]   --->   Operation 2282 'mul' 'mul_ln72_202' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2283 [1/1] (0.00ns)   --->   "%tmp_255 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_250, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2283 'partselect' 'tmp_255' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2284 [1/1] (0.00ns)   --->   "%shl_ln72_306 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_255, i8 0" [nn.cpp:72]   --->   Operation 2284 'bitconcatenate' 'shl_ln72_306' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2285 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_251)   --->   "%sext_ln72_220 = sext i23 %mul_ln72_202" [nn.cpp:72]   --->   Operation 2285 'sext' 'sext_ln72_220' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2286 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_251 = add i24 %shl_ln72_306, i24 %sext_ln72_220" [nn.cpp:72]   --->   Operation 2286 'add' 'add_ln72_251' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2287 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_252)   --->   "%mul_ln72_203 = mul i24 %sext_ln72_60, i24 89" [nn.cpp:72]   --->   Operation 2287 'mul' 'mul_ln72_203' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2288 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_267 = add i24 %shl_ln72_323, i24 %mul_ln72_216" [nn.cpp:72]   --->   Operation 2288 'add' 'add_ln72_267' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2289 [1/1] (0.00ns)   --->   "%tmp_272 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_267, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2289 'partselect' 'tmp_272' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2290 [1/1] (0.00ns)   --->   "%shl_ln72_324 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_272, i8 0" [nn.cpp:72]   --->   Operation 2290 'bitconcatenate' 'shl_ln72_324' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2291 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_268)   --->   "%mul_ln72_217 = mul i24 %sext_ln72_56, i24 16777018" [nn.cpp:72]   --->   Operation 2291 'mul' 'mul_ln72_217' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2292 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_268 = add i24 %shl_ln72_324, i24 %mul_ln72_217" [nn.cpp:72]   --->   Operation 2292 'add' 'add_ln72_268' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2293 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_270)   --->   "%mul_ln72_218 = mul i24 %sext_ln72_64, i24 104" [nn.cpp:72]   --->   Operation 2293 'mul' 'mul_ln72_218' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2294 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_283 = add i24 %shl_ln72_340, i24 %mul_ln72_231" [nn.cpp:72]   --->   Operation 2294 'add' 'add_ln72_283' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2295 [1/1] (0.00ns)   --->   "%tmp_288 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_283, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2295 'partselect' 'tmp_288' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2296 [1/1] (0.00ns)   --->   "%shl_ln72_341 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_288, i8 0" [nn.cpp:72]   --->   Operation 2296 'bitconcatenate' 'shl_ln72_341' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2297 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_284)   --->   "%mul_ln72_232 = mul i24 %sext_ln72_53, i24 16776711" [nn.cpp:72]   --->   Operation 2297 'mul' 'mul_ln72_232' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2298 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_284 = add i24 %shl_ln72_341, i24 %mul_ln72_232" [nn.cpp:72]   --->   Operation 2298 'add' 'add_ln72_284' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2299 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_285)   --->   "%mul_ln72_233 = mul i24 %sext_ln72_56, i24 16777021" [nn.cpp:72]   --->   Operation 2299 'mul' 'mul_ln72_233' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2300 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_301)   --->   "%mul_ln72_245 = mul i23 %sext_ln72_54, i23 55" [nn.cpp:72]   --->   Operation 2300 'mul' 'mul_ln72_245' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2301 [1/1] (0.00ns)   --->   "%shl_ln72_361 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_305, i8 0" [nn.cpp:72]   --->   Operation 2301 'bitconcatenate' 'shl_ln72_361' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2302 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_301)   --->   "%sext_ln72_244 = sext i23 %mul_ln72_245" [nn.cpp:72]   --->   Operation 2302 'sext' 'sext_ln72_244' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2303 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_301 = add i24 %shl_ln72_361, i24 %sext_ln72_244" [nn.cpp:72]   --->   Operation 2303 'add' 'add_ln72_301' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2304 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_302)   --->   "%mul_ln72_246 = mul i24 %sext_ln72_56, i24 16776951" [nn.cpp:72]   --->   Operation 2304 'mul' 'mul_ln72_246' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2305 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_318 = add i24 %shl_ln72_378, i24 %mul_ln72_257" [nn.cpp:72]   --->   Operation 2305 'add' 'add_ln72_318' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2306 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_319)   --->   "%mul_ln72_258 = mul i23 %sext_ln72_55, i23 51" [nn.cpp:72]   --->   Operation 2306 'mul' 'mul_ln72_258' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2307 [1/1] (0.00ns)   --->   "%tmp_324 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_318, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2307 'partselect' 'tmp_324' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2308 [1/1] (0.00ns)   --->   "%shl_ln72_379 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_324, i8 0" [nn.cpp:72]   --->   Operation 2308 'bitconcatenate' 'shl_ln72_379' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2309 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_319)   --->   "%sext_ln72_253 = sext i23 %mul_ln72_258" [nn.cpp:72]   --->   Operation 2309 'sext' 'sext_ln72_253' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2310 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_319 = add i24 %shl_ln72_379, i24 %sext_ln72_253" [nn.cpp:72]   --->   Operation 2310 'add' 'add_ln72_319' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2311 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_321)   --->   "%mul_ln72_259 = mul i24 %sext_ln72_64, i24 154" [nn.cpp:72]   --->   Operation 2311 'mul' 'mul_ln72_259' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2312 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_336)   --->   "%mul_ln72_271 = mul i24 %sext_ln72_56, i24 74" [nn.cpp:72]   --->   Operation 2312 'mul' 'mul_ln72_271' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2313 [1/1] (0.00ns)   --->   "%shl_ln72_396 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_341, i8 0" [nn.cpp:72]   --->   Operation 2313 'bitconcatenate' 'shl_ln72_396' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2314 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_336 = add i24 %shl_ln72_396, i24 %mul_ln72_271" [nn.cpp:72]   --->   Operation 2314 'add' 'add_ln72_336' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2315 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_337)   --->   "%mul_ln72_272 = mul i24 %sext_ln72_60, i24 16776967" [nn.cpp:72]   --->   Operation 2315 'mul' 'mul_ln72_272' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2316 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_338)   --->   "%mul_ln72_273 = mul i24 %sext_ln72_64, i24 276" [nn.cpp:72]   --->   Operation 2316 'mul' 'mul_ln72_273' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 16> <Delay = 6.69>
ST_17 : Operation 2317 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_14 = add i24 %shl_ln72_16, i24 %mul_ln72_14" [nn.cpp:72]   --->   Operation 2317 'add' 'add_ln72_14' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2318 [1/1] (0.00ns)   --->   "%sext_ln72_58 = sext i16 %input_16_read" [nn.cpp:72]   --->   Operation 2318 'sext' 'sext_ln72_58' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2319 [1/1] (0.00ns)   --->   "%shl_ln72_17 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %input_16_read, i8 0" [nn.cpp:72]   --->   Operation 2319 'bitconcatenate' 'shl_ln72_17' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2320 [1/1] (2.42ns)   --->   "%sub_ln72_4 = sub i24 0, i24 %shl_ln72_17" [nn.cpp:72]   --->   Operation 2320 'sub' 'sub_ln72_4' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2321 [1/1] (0.00ns)   --->   "%shl_ln72_18 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %input_16_read, i2 0" [nn.cpp:72]   --->   Operation 2321 'bitconcatenate' 'shl_ln72_18' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2322 [1/1] (0.00ns)   --->   "%sext_ln72_63 = sext i18 %shl_ln72_18" [nn.cpp:72]   --->   Operation 2322 'sext' 'sext_ln72_63' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2323 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln72_5 = sub i24 %sub_ln72_4, i24 %sext_ln72_63" [nn.cpp:72]   --->   Operation 2323 'sub' 'sub_ln72_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2324 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_14, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2324 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2325 [1/1] (0.00ns)   --->   "%shl_ln72_19 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_14, i8 0" [nn.cpp:72]   --->   Operation 2325 'bitconcatenate' 'shl_ln72_19' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2326 [1/1] (4.27ns) (root node of TernaryAdder)   --->   "%add_ln72_15 = add i24 %shl_ln72_19, i24 %sub_ln72_5" [nn.cpp:72]   --->   Operation 2326 'add' 'add_ln72_15' <Predicate = true> <Delay = 4.27> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2327 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_15, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2327 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2328 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_16)   --->   "%mul_ln72_15 = mul i24 %sext_ln72_64, i24 152" [nn.cpp:72]   --->   Operation 2328 'mul' 'mul_ln72_15' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2329 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_32)   --->   "%mul_ln72_29 = mul i24 %sext_ln72_60, i24 16777127" [nn.cpp:72]   --->   Operation 2329 'mul' 'mul_ln72_29' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2330 [1/1] (0.00ns)   --->   "%shl_ln72_41 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_31, i8 0" [nn.cpp:72]   --->   Operation 2330 'bitconcatenate' 'shl_ln72_41' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2331 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_32 = add i24 %shl_ln72_41, i24 %mul_ln72_29" [nn.cpp:72]   --->   Operation 2331 'add' 'add_ln72_32' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2332 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_47 = add i24 %shl_ln72_57, i24 %mul_ln72_43" [nn.cpp:72]   --->   Operation 2332 'add' 'add_ln72_47' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2333 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_48)   --->   "%mul_ln72_44 = mul i23 %sext_ln72_59, i23 45" [nn.cpp:72]   --->   Operation 2333 'mul' 'mul_ln72_44' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2334 [1/1] (0.00ns)   --->   "%tmp_47 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_47, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2334 'partselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2335 [1/1] (0.00ns)   --->   "%shl_ln72_58 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_47, i8 0" [nn.cpp:72]   --->   Operation 2335 'bitconcatenate' 'shl_ln72_58' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2336 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_48)   --->   "%sext_ln72_86 = sext i23 %mul_ln72_44" [nn.cpp:72]   --->   Operation 2336 'sext' 'sext_ln72_86' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2337 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_48 = add i24 %shl_ln72_58, i24 %sext_ln72_86" [nn.cpp:72]   --->   Operation 2337 'add' 'add_ln72_48' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2338 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_49)   --->   "%mul_ln72_45 = mul i24 %sext_ln72_64, i24 16777016" [nn.cpp:72]   --->   Operation 2338 'mul' 'mul_ln72_45' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2339 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_64 = add i24 %shl_ln72_78, i24 %mul_ln72_59" [nn.cpp:72]   --->   Operation 2339 'add' 'add_ln72_64' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2340 [1/1] (0.00ns)   --->   "%sext_ln72_97 = sext i18 %shl_ln72_18" [nn.cpp:72]   --->   Operation 2340 'sext' 'sext_ln72_97' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2341 [1/1] (2.21ns)   --->   "%sub_ln72_68 = sub i19 %sext_ln72_58, i19 %sext_ln72_97" [nn.cpp:72]   --->   Operation 2341 'sub' 'sub_ln72_68' <Predicate = true> <Delay = 2.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2342 [1/1] (0.00ns)   --->   "%tmp_64 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_64, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2342 'partselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2343 [1/1] (0.00ns)   --->   "%shl_ln72_79 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_64, i8 0" [nn.cpp:72]   --->   Operation 2343 'bitconcatenate' 'shl_ln72_79' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2344 [1/1] (0.00ns)   --->   "%sext_ln72_98 = sext i19 %sub_ln72_68" [nn.cpp:72]   --->   Operation 2344 'sext' 'sext_ln72_98' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2345 [1/1] (2.42ns)   --->   "%add_ln72_65 = add i24 %shl_ln72_79, i24 %sext_ln72_98" [nn.cpp:72]   --->   Operation 2345 'add' 'add_ln72_65' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2346 [1/1] (0.00ns)   --->   "%tmp_65 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_65, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2346 'partselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2347 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_81 = add i24 %shl_ln72_97, i24 %mul_ln72_74" [nn.cpp:72]   --->   Operation 2347 'add' 'add_ln72_81' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2348 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_82)   --->   "%mul_ln72_75 = mul i23 %sext_ln72_59, i23 8388564" [nn.cpp:72]   --->   Operation 2348 'mul' 'mul_ln72_75' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2349 [1/1] (0.00ns)   --->   "%tmp_81 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_81, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2349 'partselect' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2350 [1/1] (0.00ns)   --->   "%shl_ln72_98 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_81, i8 0" [nn.cpp:72]   --->   Operation 2350 'bitconcatenate' 'shl_ln72_98' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2351 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_82)   --->   "%sext_ln72_103 = sext i23 %mul_ln72_75" [nn.cpp:72]   --->   Operation 2351 'sext' 'sext_ln72_103' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2352 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_82 = add i24 %shl_ln72_98, i24 %sext_ln72_103" [nn.cpp:72]   --->   Operation 2352 'add' 'add_ln72_82' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2353 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_83)   --->   "%mul_ln72_76 = mul i23 %sext_ln72_66, i23 8388558" [nn.cpp:72]   --->   Operation 2353 'mul' 'mul_ln72_76' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2354 [1/1] (0.00ns)   --->   "%shl_ln72_120 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_98, i8 0" [nn.cpp:72]   --->   Operation 2354 'bitconcatenate' 'shl_ln72_120' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2355 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_99)   --->   "%mul_ln72_86 = mul i24 %sext_ln72_60, i24 16776990" [nn.cpp:72]   --->   Operation 2355 'mul' 'mul_ln72_86' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2356 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_99 = add i24 %shl_ln72_120, i24 %mul_ln72_86" [nn.cpp:72]   --->   Operation 2356 'add' 'add_ln72_99' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2357 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_100)   --->   "%mul_ln72_87 = mul i24 %sext_ln72_64, i24 16777131" [nn.cpp:72]   --->   Operation 2357 'mul' 'mul_ln72_87' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2358 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_115 = add i24 %shl_ln72_146, i24 %mul_ln72_97" [nn.cpp:72]   --->   Operation 2358 'add' 'add_ln72_115' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2359 [1/1] (0.00ns)   --->   "%tmp_115 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_115, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2359 'partselect' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2360 [1/1] (0.00ns)   --->   "%shl_ln72_147 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_115, i8 0" [nn.cpp:72]   --->   Operation 2360 'bitconcatenate' 'shl_ln72_147' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2361 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_116)   --->   "%mul_ln72_98 = mul i24 %sext_ln72_60, i24 16776948" [nn.cpp:72]   --->   Operation 2361 'mul' 'mul_ln72_98' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2362 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_116 = add i24 %shl_ln72_147, i24 %mul_ln72_98" [nn.cpp:72]   --->   Operation 2362 'add' 'add_ln72_116' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2363 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_132 = add i24 %shl_ln72_165, i24 %mul_ln72_111" [nn.cpp:72]   --->   Operation 2363 'add' 'add_ln72_132' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2364 [1/1] (0.00ns)   --->   "%tmp_133 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_132, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2364 'partselect' 'tmp_133' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2365 [1/1] (0.00ns)   --->   "%shl_ln72_166 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_133, i8 0" [nn.cpp:72]   --->   Operation 2365 'bitconcatenate' 'shl_ln72_166' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2366 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_133)   --->   "%mul_ln72_112 = mul i24 %sext_ln72_60, i24 16777075" [nn.cpp:72]   --->   Operation 2366 'mul' 'mul_ln72_112' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2367 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_133 = add i24 %shl_ln72_166, i24 %mul_ln72_112" [nn.cpp:72]   --->   Operation 2367 'add' 'add_ln72_133' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2368 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_134)   --->   "%mul_ln72_113 = mul i24 %sext_ln72_64, i24 202" [nn.cpp:72]   --->   Operation 2368 'mul' 'mul_ln72_113' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2369 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_149 = add i24 %shl_ln72_188, i24 %mul_ln72_124" [nn.cpp:72]   --->   Operation 2369 'add' 'add_ln72_149' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2370 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_150)   --->   "%mul_ln72_125 = mul i24 %sext_ln72_60, i24 16777135" [nn.cpp:72]   --->   Operation 2370 'mul' 'mul_ln72_125' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2371 [1/1] (0.00ns)   --->   "%tmp_150 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_149, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2371 'partselect' 'tmp_150' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2372 [1/1] (0.00ns)   --->   "%shl_ln72_189 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_150, i8 0" [nn.cpp:72]   --->   Operation 2372 'bitconcatenate' 'shl_ln72_189' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2373 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_150 = add i24 %shl_ln72_189, i24 %mul_ln72_125" [nn.cpp:72]   --->   Operation 2373 'add' 'add_ln72_150' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2374 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_166 = add i24 %shl_ln72_208, i24 %mul_ln72_137" [nn.cpp:72]   --->   Operation 2374 'add' 'add_ln72_166' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2375 [1/1] (0.00ns)   --->   "%tmp_168 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_166, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2375 'partselect' 'tmp_168' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2376 [1/1] (0.00ns)   --->   "%shl_ln72_209 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_168, i8 0" [nn.cpp:72]   --->   Operation 2376 'bitconcatenate' 'shl_ln72_209' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2377 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_167)   --->   "%mul_ln72_138 = mul i24 %sext_ln72_60, i24 16776901" [nn.cpp:72]   --->   Operation 2377 'mul' 'mul_ln72_138' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2378 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_167 = add i24 %shl_ln72_209, i24 %mul_ln72_138" [nn.cpp:72]   --->   Operation 2378 'add' 'add_ln72_167' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2379 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_168)   --->   "%mul_ln72_139 = mul i24 %sext_ln72_64, i24 101" [nn.cpp:72]   --->   Operation 2379 'mul' 'mul_ln72_139' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2380 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_183 = add i24 %shl_ln72_230, i24 %mul_ln72_151" [nn.cpp:72]   --->   Operation 2380 'add' 'add_ln72_183' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2381 [1/1] (0.00ns)   --->   "%tmp_185 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_183, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2381 'partselect' 'tmp_185' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2382 [1/1] (0.00ns)   --->   "%shl_ln72_231 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_185, i8 0" [nn.cpp:72]   --->   Operation 2382 'bitconcatenate' 'shl_ln72_231' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2383 [1/1] (0.00ns)   --->   "%sext_ln72_175 = sext i23 %mul_ln72_152" [nn.cpp:72]   --->   Operation 2383 'sext' 'sext_ln72_175' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2384 [1/1] (2.42ns)   --->   "%add_ln72_184 = add i24 %shl_ln72_231, i24 %sext_ln72_175" [nn.cpp:72]   --->   Operation 2384 'add' 'add_ln72_184' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2385 [1/1] (0.00ns)   --->   "%tmp_186 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_184, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2385 'partselect' 'tmp_186' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2386 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_200 = add i24 %shl_ln72_252, i24 %mul_ln72_165" [nn.cpp:72]   --->   Operation 2386 'add' 'add_ln72_200' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2387 [1/1] (0.00ns)   --->   "%tmp_202 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_200, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2387 'partselect' 'tmp_202' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2388 [1/1] (0.00ns)   --->   "%shl_ln72_253 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_202, i8 0" [nn.cpp:72]   --->   Operation 2388 'bitconcatenate' 'shl_ln72_253' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2389 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_201)   --->   "%mul_ln72_166 = mul i24 %sext_ln72_60, i24 16777063" [nn.cpp:72]   --->   Operation 2389 'mul' 'mul_ln72_166' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2390 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_201 = add i24 %shl_ln72_253, i24 %mul_ln72_166" [nn.cpp:72]   --->   Operation 2390 'add' 'add_ln72_201' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2391 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_202)   --->   "%mul_ln72_167 = mul i24 %sext_ln72_64, i24 147" [nn.cpp:72]   --->   Operation 2391 'mul' 'mul_ln72_167' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2392 [1/1] (0.00ns)   --->   "%shl_ln72_271 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_219, i8 0" [nn.cpp:72]   --->   Operation 2392 'bitconcatenate' 'shl_ln72_271' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2393 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_218)   --->   "%mul_ln72_179 = mul i24 %sext_ln72_60, i24 16777059" [nn.cpp:72]   --->   Operation 2393 'mul' 'mul_ln72_179' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2394 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_218 = add i24 %shl_ln72_271, i24 %mul_ln72_179" [nn.cpp:72]   --->   Operation 2394 'add' 'add_ln72_218' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2395 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_219)   --->   "%mul_ln72_180 = mul i23 %sext_ln72_66, i23 8388569" [nn.cpp:72]   --->   Operation 2395 'mul' 'mul_ln72_180' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2396 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_234 = add i24 %shl_ln72_289, i24 %sext_ln72_207" [nn.cpp:72]   --->   Operation 2396 'add' 'add_ln72_234' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2397 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_235)   --->   "%mul_ln72_193 = mul i24 %sext_ln72_60, i24 119" [nn.cpp:72]   --->   Operation 2397 'mul' 'mul_ln72_193' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2398 [1/1] (0.00ns)   --->   "%tmp_237 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_234, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2398 'partselect' 'tmp_237' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2399 [1/1] (0.00ns)   --->   "%shl_ln72_290 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_237, i8 0" [nn.cpp:72]   --->   Operation 2399 'bitconcatenate' 'shl_ln72_290' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2400 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_235 = add i24 %shl_ln72_290, i24 %mul_ln72_193" [nn.cpp:72]   --->   Operation 2400 'add' 'add_ln72_235' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2401 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_251 = add i24 %shl_ln72_306, i24 %sext_ln72_220" [nn.cpp:72]   --->   Operation 2401 'add' 'add_ln72_251' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2402 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_252)   --->   "%mul_ln72_203 = mul i24 %sext_ln72_60, i24 89" [nn.cpp:72]   --->   Operation 2402 'mul' 'mul_ln72_203' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2403 [1/1] (0.00ns)   --->   "%tmp_256 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_251, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2403 'partselect' 'tmp_256' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2404 [1/1] (0.00ns)   --->   "%shl_ln72_307 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_256, i8 0" [nn.cpp:72]   --->   Operation 2404 'bitconcatenate' 'shl_ln72_307' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2405 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_252 = add i24 %shl_ln72_307, i24 %mul_ln72_203" [nn.cpp:72]   --->   Operation 2405 'add' 'add_ln72_252' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2406 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_268 = add i24 %shl_ln72_324, i24 %mul_ln72_217" [nn.cpp:72]   --->   Operation 2406 'add' 'add_ln72_268' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2407 [1/1] (0.00ns)   --->   "%tmp_273 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_268, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2407 'partselect' 'tmp_273' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2408 [1/1] (0.00ns)   --->   "%shl_ln72_325 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_273, i8 0" [nn.cpp:72]   --->   Operation 2408 'bitconcatenate' 'shl_ln72_325' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2409 [1/1] (2.42ns)   --->   "%sub_ln72_57 = sub i24 %shl_ln72_325, i24 %shl_ln72_17" [nn.cpp:72]   --->   Operation 2409 'sub' 'sub_ln72_57' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2410 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_270)   --->   "%mul_ln72_218 = mul i24 %sext_ln72_64, i24 104" [nn.cpp:72]   --->   Operation 2410 'mul' 'mul_ln72_218' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2411 [1/1] (0.00ns)   --->   "%tmp_274 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %sub_ln72_57, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2411 'partselect' 'tmp_274' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2412 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_284 = add i24 %shl_ln72_341, i24 %mul_ln72_232" [nn.cpp:72]   --->   Operation 2412 'add' 'add_ln72_284' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2413 [1/1] (0.00ns)   --->   "%tmp_289 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_284, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2413 'partselect' 'tmp_289' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2414 [1/1] (0.00ns)   --->   "%shl_ln72_342 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_289, i8 0" [nn.cpp:72]   --->   Operation 2414 'bitconcatenate' 'shl_ln72_342' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2415 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_285)   --->   "%mul_ln72_233 = mul i24 %sext_ln72_56, i24 16777021" [nn.cpp:72]   --->   Operation 2415 'mul' 'mul_ln72_233' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2416 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_285 = add i24 %shl_ln72_342, i24 %mul_ln72_233" [nn.cpp:72]   --->   Operation 2416 'add' 'add_ln72_285' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2417 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_301 = add i24 %shl_ln72_361, i24 %sext_ln72_244" [nn.cpp:72]   --->   Operation 2417 'add' 'add_ln72_301' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2418 [1/1] (0.00ns)   --->   "%tmp_306 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_301, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2418 'partselect' 'tmp_306' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2419 [1/1] (0.00ns)   --->   "%shl_ln72_362 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_306, i8 0" [nn.cpp:72]   --->   Operation 2419 'bitconcatenate' 'shl_ln72_362' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2420 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_302)   --->   "%mul_ln72_246 = mul i24 %sext_ln72_56, i24 16776951" [nn.cpp:72]   --->   Operation 2420 'mul' 'mul_ln72_246' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2421 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_302 = add i24 %shl_ln72_362, i24 %mul_ln72_246" [nn.cpp:72]   --->   Operation 2421 'add' 'add_ln72_302' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2422 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_304)   --->   "%mul_ln72_247 = mul i24 %sext_ln72_64, i24 67" [nn.cpp:72]   --->   Operation 2422 'mul' 'mul_ln72_247' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2423 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_319 = add i24 %shl_ln72_379, i24 %sext_ln72_253" [nn.cpp:72]   --->   Operation 2423 'add' 'add_ln72_319' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2424 [1/1] (0.00ns)   --->   "%tmp_325 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_319, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2424 'partselect' 'tmp_325' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2425 [1/1] (0.00ns)   --->   "%shl_ln72_380 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_325, i8 0" [nn.cpp:72]   --->   Operation 2425 'bitconcatenate' 'shl_ln72_380' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2426 [1/1] (2.42ns)   --->   "%add_ln72_320 = add i24 %shl_ln72_380, i24 %sext_ln72_175" [nn.cpp:72]   --->   Operation 2426 'add' 'add_ln72_320' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2427 [1/1] (0.00ns)   --->   "%tmp_326 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_320, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2427 'partselect' 'tmp_326' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2428 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_321)   --->   "%mul_ln72_259 = mul i24 %sext_ln72_64, i24 154" [nn.cpp:72]   --->   Operation 2428 'mul' 'mul_ln72_259' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2429 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_336 = add i24 %shl_ln72_396, i24 %mul_ln72_271" [nn.cpp:72]   --->   Operation 2429 'add' 'add_ln72_336' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2430 [1/1] (0.00ns)   --->   "%tmp_342 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_336, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2430 'partselect' 'tmp_342' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2431 [1/1] (0.00ns)   --->   "%shl_ln72_397 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_342, i8 0" [nn.cpp:72]   --->   Operation 2431 'bitconcatenate' 'shl_ln72_397' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2432 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_337)   --->   "%mul_ln72_272 = mul i24 %sext_ln72_60, i24 16776967" [nn.cpp:72]   --->   Operation 2432 'mul' 'mul_ln72_272' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2433 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_337 = add i24 %shl_ln72_397, i24 %mul_ln72_272" [nn.cpp:72]   --->   Operation 2433 'add' 'add_ln72_337' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2434 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_338)   --->   "%mul_ln72_273 = mul i24 %sext_ln72_64, i24 276" [nn.cpp:72]   --->   Operation 2434 'mul' 'mul_ln72_273' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 18 <SV = 17> <Delay = 6.63>
ST_18 : Operation 2435 [1/1] (0.00ns)   --->   "%sext_ln72_61 = sext i18 %shl_ln72_18" [nn.cpp:72]   --->   Operation 2435 'sext' 'sext_ln72_61' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2436 [1/1] (0.00ns)   --->   "%sext_ln72_62 = sext i18 %shl_ln72_18" [nn.cpp:72]   --->   Operation 2436 'sext' 'sext_ln72_62' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2437 [1/1] (0.00ns)   --->   "%sext_ln72_65 = sext i16 %input_17_read" [nn.cpp:72]   --->   Operation 2437 'sext' 'sext_ln72_65' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2438 [1/1] (0.00ns)   --->   "%shl_ln72_20 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_15, i8 0" [nn.cpp:72]   --->   Operation 2438 'bitconcatenate' 'shl_ln72_20' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2439 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_16)   --->   "%mul_ln72_15 = mul i24 %sext_ln72_64, i24 152" [nn.cpp:72]   --->   Operation 2439 'mul' 'mul_ln72_15' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2440 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_16 = add i24 %shl_ln72_20, i24 %mul_ln72_15" [nn.cpp:72]   --->   Operation 2440 'add' 'add_ln72_16' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2441 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_32 = add i24 %shl_ln72_41, i24 %mul_ln72_29" [nn.cpp:72]   --->   Operation 2441 'add' 'add_ln72_32' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2442 [1/1] (0.00ns)   --->   "%shl_ln72_42 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %input_17_read, i7 0" [nn.cpp:72]   --->   Operation 2442 'bitconcatenate' 'shl_ln72_42' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2443 [1/1] (0.00ns)   --->   "%sext_ln72_80 = sext i23 %shl_ln72_42" [nn.cpp:72]   --->   Operation 2443 'sext' 'sext_ln72_80' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2444 [1/1] (0.00ns)   --->   "%shl_ln72_43 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %input_17_read, i5 0" [nn.cpp:72]   --->   Operation 2444 'bitconcatenate' 'shl_ln72_43' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2445 [1/1] (0.00ns)   --->   "%sext_ln72_81 = sext i21 %shl_ln72_43" [nn.cpp:72]   --->   Operation 2445 'sext' 'sext_ln72_81' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2446 [1/1] (0.00ns)   --->   "%sext_ln72_82 = sext i21 %shl_ln72_43" [nn.cpp:72]   --->   Operation 2446 'sext' 'sext_ln72_82' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2447 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln72_269 = add i24 %sext_ln72_80, i24 %sext_ln72_82" [nn.cpp:72]   --->   Operation 2447 'add' 'add_ln72_269' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2448 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_32, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2448 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2449 [1/1] (0.00ns)   --->   "%shl_ln72_44 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_32, i8 0" [nn.cpp:72]   --->   Operation 2449 'bitconcatenate' 'shl_ln72_44' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2450 [1/1] (4.27ns) (root node of TernaryAdder)   --->   "%add_ln72_33 = add i24 %shl_ln72_44, i24 %add_ln72_269" [nn.cpp:72]   --->   Operation 2450 'add' 'add_ln72_33' <Predicate = true> <Delay = 4.27> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2451 [1/1] (0.00ns)   --->   "%sum_2 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_33, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2451 'partselect' 'sum_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2452 [1/1] (0.00ns)   --->   "%trunc_ln74_1 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_33, i32 8, i32 22" [nn.cpp:74]   --->   Operation 2452 'partselect' 'trunc_ln74_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2453 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_48 = add i24 %shl_ln72_58, i24 %sext_ln72_86" [nn.cpp:72]   --->   Operation 2453 'add' 'add_ln72_48' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2454 [1/1] (0.00ns)   --->   "%tmp_48 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_48, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2454 'partselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2455 [1/1] (0.00ns)   --->   "%shl_ln72_59 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_48, i8 0" [nn.cpp:72]   --->   Operation 2455 'bitconcatenate' 'shl_ln72_59' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2456 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_49)   --->   "%mul_ln72_45 = mul i24 %sext_ln72_64, i24 16777016" [nn.cpp:72]   --->   Operation 2456 'mul' 'mul_ln72_45' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2457 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_49 = add i24 %shl_ln72_59, i24 %mul_ln72_45" [nn.cpp:72]   --->   Operation 2457 'add' 'add_ln72_49' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2458 [1/1] (0.00ns)   --->   "%shl_ln72_80 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %input_17_read, i2 0" [nn.cpp:72]   --->   Operation 2458 'bitconcatenate' 'shl_ln72_80' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2459 [1/1] (0.00ns)   --->   "%sext_ln72_99 = sext i18 %shl_ln72_80" [nn.cpp:72]   --->   Operation 2459 'sext' 'sext_ln72_99' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2460 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln72_10 = sub i24 %sext_ln72_80, i24 %sext_ln72_99" [nn.cpp:72]   --->   Operation 2460 'sub' 'sub_ln72_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2461 [1/1] (0.00ns)   --->   "%shl_ln72_81 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_65, i8 0" [nn.cpp:72]   --->   Operation 2461 'bitconcatenate' 'shl_ln72_81' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2462 [1/1] (4.27ns) (root node of TernaryAdder)   --->   "%add_ln72_66 = add i24 %shl_ln72_81, i24 %sub_ln72_10" [nn.cpp:72]   --->   Operation 2462 'add' 'add_ln72_66' <Predicate = true> <Delay = 4.27> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2463 [1/1] (0.00ns)   --->   "%sum_6 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_66, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2463 'partselect' 'sum_6' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2464 [1/1] (0.00ns)   --->   "%trunc_ln74_3 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_66, i32 8, i32 22" [nn.cpp:74]   --->   Operation 2464 'partselect' 'trunc_ln74_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2465 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_82 = add i24 %shl_ln72_98, i24 %sext_ln72_103" [nn.cpp:72]   --->   Operation 2465 'add' 'add_ln72_82' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2466 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_83)   --->   "%mul_ln72_76 = mul i23 %sext_ln72_66, i23 8388558" [nn.cpp:72]   --->   Operation 2466 'mul' 'mul_ln72_76' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2467 [1/1] (0.00ns)   --->   "%tmp_82 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_82, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2467 'partselect' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2468 [1/1] (0.00ns)   --->   "%shl_ln72_99 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_82, i8 0" [nn.cpp:72]   --->   Operation 2468 'bitconcatenate' 'shl_ln72_99' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2469 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_83)   --->   "%sext_ln72_104 = sext i23 %mul_ln72_76" [nn.cpp:72]   --->   Operation 2469 'sext' 'sext_ln72_104' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2470 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_83 = add i24 %shl_ln72_99, i24 %sext_ln72_104" [nn.cpp:72]   --->   Operation 2470 'add' 'add_ln72_83' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2471 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_99 = add i24 %shl_ln72_120, i24 %mul_ln72_86" [nn.cpp:72]   --->   Operation 2471 'add' 'add_ln72_99' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2472 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_100)   --->   "%mul_ln72_87 = mul i24 %sext_ln72_64, i24 16777131" [nn.cpp:72]   --->   Operation 2472 'mul' 'mul_ln72_87' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2473 [1/1] (0.00ns)   --->   "%tmp_99 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_99, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2473 'partselect' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2474 [1/1] (0.00ns)   --->   "%shl_ln72_121 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_99, i8 0" [nn.cpp:72]   --->   Operation 2474 'bitconcatenate' 'shl_ln72_121' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2475 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_100 = add i24 %shl_ln72_121, i24 %mul_ln72_87" [nn.cpp:72]   --->   Operation 2475 'add' 'add_ln72_100' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2476 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_116 = add i24 %shl_ln72_147, i24 %mul_ln72_98" [nn.cpp:72]   --->   Operation 2476 'add' 'add_ln72_116' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2477 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln72_341 = add i24 %sext_ln72_80, i24 %sext_ln72_64" [nn.cpp:72]   --->   Operation 2477 'add' 'add_ln72_341' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2478 [1/1] (0.00ns)   --->   "%tmp_116 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_116, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2478 'partselect' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2479 [1/1] (0.00ns)   --->   "%shl_ln72_148 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_116, i8 0" [nn.cpp:72]   --->   Operation 2479 'bitconcatenate' 'shl_ln72_148' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2480 [1/1] (4.27ns) (root node of TernaryAdder)   --->   "%add_ln72_117 = add i24 %shl_ln72_148, i24 %add_ln72_341" [nn.cpp:72]   --->   Operation 2480 'add' 'add_ln72_117' <Predicate = true> <Delay = 4.27> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2481 [1/1] (0.00ns)   --->   "%sum_12 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_117, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2481 'partselect' 'sum_12' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2482 [1/1] (0.00ns)   --->   "%trunc_ln74_6 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_117, i32 8, i32 22" [nn.cpp:74]   --->   Operation 2482 'partselect' 'trunc_ln74_6' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2483 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_133 = add i24 %shl_ln72_166, i24 %mul_ln72_112" [nn.cpp:72]   --->   Operation 2483 'add' 'add_ln72_133' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2484 [1/1] (0.00ns)   --->   "%tmp_134 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_133, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2484 'partselect' 'tmp_134' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2485 [1/1] (0.00ns)   --->   "%shl_ln72_167 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_134, i8 0" [nn.cpp:72]   --->   Operation 2485 'bitconcatenate' 'shl_ln72_167' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2486 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_134)   --->   "%mul_ln72_113 = mul i24 %sext_ln72_64, i24 202" [nn.cpp:72]   --->   Operation 2486 'mul' 'mul_ln72_113' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2487 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_134 = add i24 %shl_ln72_167, i24 %mul_ln72_113" [nn.cpp:72]   --->   Operation 2487 'add' 'add_ln72_134' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2488 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_150 = add i24 %shl_ln72_189, i24 %mul_ln72_125" [nn.cpp:72]   --->   Operation 2488 'add' 'add_ln72_150' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2489 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_151)   --->   "%mul_ln72_126 = mul i22 %sext_ln72_65, i22 4194278" [nn.cpp:72]   --->   Operation 2489 'mul' 'mul_ln72_126' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2490 [1/1] (0.00ns)   --->   "%tmp_151 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_150, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2490 'partselect' 'tmp_151' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2491 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_167 = add i24 %shl_ln72_209, i24 %mul_ln72_138" [nn.cpp:72]   --->   Operation 2491 'add' 'add_ln72_167' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2492 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_168)   --->   "%mul_ln72_139 = mul i24 %sext_ln72_64, i24 101" [nn.cpp:72]   --->   Operation 2492 'mul' 'mul_ln72_139' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2493 [1/1] (0.00ns)   --->   "%tmp_169 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_167, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2493 'partselect' 'tmp_169' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2494 [1/1] (0.00ns)   --->   "%shl_ln72_210 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_169, i8 0" [nn.cpp:72]   --->   Operation 2494 'bitconcatenate' 'shl_ln72_210' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2495 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_168 = add i24 %shl_ln72_210, i24 %mul_ln72_139" [nn.cpp:72]   --->   Operation 2495 'add' 'add_ln72_168' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2496 [3/3] (1.45ns) (grouped into DSP with root node add_ln72_185)   --->   "%mul_ln72_153 = mul i22 %sext_ln72_65, i22 19" [nn.cpp:72]   --->   Operation 2496 'mul' 'mul_ln72_153' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2497 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_201 = add i24 %shl_ln72_253, i24 %mul_ln72_166" [nn.cpp:72]   --->   Operation 2497 'add' 'add_ln72_201' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2498 [1/1] (0.00ns)   --->   "%tmp_203 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_201, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2498 'partselect' 'tmp_203' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2499 [1/1] (0.00ns)   --->   "%shl_ln72_254 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_203, i8 0" [nn.cpp:72]   --->   Operation 2499 'bitconcatenate' 'shl_ln72_254' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2500 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_202)   --->   "%mul_ln72_167 = mul i24 %sext_ln72_64, i24 147" [nn.cpp:72]   --->   Operation 2500 'mul' 'mul_ln72_167' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2501 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_202 = add i24 %shl_ln72_254, i24 %mul_ln72_167" [nn.cpp:72]   --->   Operation 2501 'add' 'add_ln72_202' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2502 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_218 = add i24 %shl_ln72_271, i24 %mul_ln72_179" [nn.cpp:72]   --->   Operation 2502 'add' 'add_ln72_218' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2503 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_219)   --->   "%mul_ln72_180 = mul i23 %sext_ln72_66, i23 8388569" [nn.cpp:72]   --->   Operation 2503 'mul' 'mul_ln72_180' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2504 [1/1] (0.00ns)   --->   "%tmp_220 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_218, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2504 'partselect' 'tmp_220' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2505 [1/1] (0.00ns)   --->   "%shl_ln72_272 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_220, i8 0" [nn.cpp:72]   --->   Operation 2505 'bitconcatenate' 'shl_ln72_272' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2506 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_219)   --->   "%sext_ln72_194 = sext i23 %mul_ln72_180" [nn.cpp:72]   --->   Operation 2506 'sext' 'sext_ln72_194' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2507 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_219 = add i24 %shl_ln72_272, i24 %sext_ln72_194" [nn.cpp:72]   --->   Operation 2507 'add' 'add_ln72_219' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2508 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_235 = add i24 %shl_ln72_290, i24 %mul_ln72_193" [nn.cpp:72]   --->   Operation 2508 'add' 'add_ln72_235' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2509 [1/1] (0.00ns)   --->   "%shl_ln72_291 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %input_17_read, i6 0" [nn.cpp:72]   --->   Operation 2509 'bitconcatenate' 'shl_ln72_291' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2510 [1/1] (0.00ns)   --->   "%sext_ln72_208 = sext i22 %shl_ln72_291" [nn.cpp:72]   --->   Operation 2510 'sext' 'sext_ln72_208' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2511 [1/1] (2.35ns)   --->   "%sub_ln72_50 = sub i23 0, i23 %sext_ln72_208" [nn.cpp:72]   --->   Operation 2511 'sub' 'sub_ln72_50' <Predicate = true> <Delay = 2.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2512 [1/1] (0.00ns)   --->   "%tmp_238 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_235, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2512 'partselect' 'tmp_238' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2513 [1/1] (0.00ns)   --->   "%shl_ln72_292 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_238, i8 0" [nn.cpp:72]   --->   Operation 2513 'bitconcatenate' 'shl_ln72_292' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2514 [1/1] (0.00ns)   --->   "%sext_ln72_209 = sext i23 %sub_ln72_50" [nn.cpp:72]   --->   Operation 2514 'sext' 'sext_ln72_209' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2515 [1/1] (2.42ns)   --->   "%add_ln72_236 = add i24 %shl_ln72_292, i24 %sext_ln72_209" [nn.cpp:72]   --->   Operation 2515 'add' 'add_ln72_236' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2516 [1/1] (0.00ns)   --->   "%sum_26 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_236, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2516 'partselect' 'sum_26' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2517 [1/1] (0.00ns)   --->   "%trunc_ln74_12 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_236, i32 8, i32 22" [nn.cpp:74]   --->   Operation 2517 'partselect' 'trunc_ln74_12' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2518 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_252 = add i24 %shl_ln72_307, i24 %mul_ln72_203" [nn.cpp:72]   --->   Operation 2518 'add' 'add_ln72_252' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2519 [1/1] (2.31ns)   --->   "%sub_ln72_53 = sub i22 %sext_ln72_81, i22 %sext_ln72_65" [nn.cpp:72]   --->   Operation 2519 'sub' 'sub_ln72_53' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2520 [1/1] (0.00ns)   --->   "%tmp_257 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_252, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2520 'partselect' 'tmp_257' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2521 [1/1] (0.00ns)   --->   "%shl_ln72_308 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_257, i8 0" [nn.cpp:72]   --->   Operation 2521 'bitconcatenate' 'shl_ln72_308' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2522 [1/1] (0.00ns)   --->   "%sext_ln72_221 = sext i22 %sub_ln72_53" [nn.cpp:72]   --->   Operation 2522 'sext' 'sext_ln72_221' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2523 [1/1] (2.42ns)   --->   "%add_ln72_253 = add i24 %shl_ln72_308, i24 %sext_ln72_221" [nn.cpp:72]   --->   Operation 2523 'add' 'add_ln72_253' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2524 [1/1] (0.00ns)   --->   "%sum_28 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_253, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2524 'partselect' 'sum_28' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2525 [1/1] (0.00ns)   --->   "%trunc_ln74_13 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_253, i32 8, i32 22" [nn.cpp:74]   --->   Operation 2525 'partselect' 'trunc_ln74_13' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2526 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_270)   --->   "%mul_ln72_218 = mul i24 %sext_ln72_64, i24 104" [nn.cpp:72]   --->   Operation 2526 'mul' 'mul_ln72_218' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2527 [1/1] (0.00ns)   --->   "%shl_ln72_326 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_274, i8 0" [nn.cpp:72]   --->   Operation 2527 'bitconcatenate' 'shl_ln72_326' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2528 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_270 = add i24 %shl_ln72_326, i24 %mul_ln72_218" [nn.cpp:72]   --->   Operation 2528 'add' 'add_ln72_270' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2529 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_285 = add i24 %shl_ln72_342, i24 %mul_ln72_233" [nn.cpp:72]   --->   Operation 2529 'add' 'add_ln72_285' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2530 [1/1] (0.00ns)   --->   "%shl_ln72_343 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %input_16_read, i6 0" [nn.cpp:72]   --->   Operation 2530 'bitconcatenate' 'shl_ln72_343' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2531 [1/1] (0.00ns)   --->   "%sext_ln72_233 = sext i22 %shl_ln72_343" [nn.cpp:72]   --->   Operation 2531 'sext' 'sext_ln72_233' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2532 [1/1] (2.35ns)   --->   "%sub_ln72_58 = sub i23 %sext_ln72_233, i23 %sext_ln72_62" [nn.cpp:72]   --->   Operation 2532 'sub' 'sub_ln72_58' <Predicate = true> <Delay = 2.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2533 [1/1] (0.00ns)   --->   "%tmp_290 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_285, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2533 'partselect' 'tmp_290' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2534 [1/1] (0.00ns)   --->   "%shl_ln72_344 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_290, i8 0" [nn.cpp:72]   --->   Operation 2534 'bitconcatenate' 'shl_ln72_344' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2535 [1/1] (0.00ns)   --->   "%sext_ln72_234 = sext i23 %sub_ln72_58" [nn.cpp:72]   --->   Operation 2535 'sext' 'sext_ln72_234' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2536 [1/1] (2.42ns)   --->   "%add_ln72_286 = add i24 %shl_ln72_344, i24 %sext_ln72_234" [nn.cpp:72]   --->   Operation 2536 'add' 'add_ln72_286' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2537 [1/1] (0.00ns)   --->   "%tmp_291 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_286, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2537 'partselect' 'tmp_291' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2538 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_302 = add i24 %shl_ln72_362, i24 %mul_ln72_246" [nn.cpp:72]   --->   Operation 2538 'add' 'add_ln72_302' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2539 [1/1] (0.00ns)   --->   "%shl_ln72_363 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %input_16_read, i5 0" [nn.cpp:72]   --->   Operation 2539 'bitconcatenate' 'shl_ln72_363' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2540 [1/1] (0.00ns)   --->   "%sext_ln72_245 = sext i21 %shl_ln72_363" [nn.cpp:72]   --->   Operation 2540 'sext' 'sext_ln72_245' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2541 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln72_59 = sub i22 0, i22 %sext_ln72_245" [nn.cpp:72]   --->   Operation 2541 'sub' 'sub_ln72_59' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2542 [1/1] (4.21ns) (root node of TernaryAdder)   --->   "%sub_ln72_60 = sub i22 %sub_ln72_59, i22 %sext_ln72_61" [nn.cpp:72]   --->   Operation 2542 'sub' 'sub_ln72_60' <Predicate = true> <Delay = 4.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2543 [1/1] (0.00ns)   --->   "%tmp_307 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_302, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2543 'partselect' 'tmp_307' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2544 [1/1] (0.00ns)   --->   "%shl_ln72_364 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_307, i8 0" [nn.cpp:72]   --->   Operation 2544 'bitconcatenate' 'shl_ln72_364' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2545 [1/1] (0.00ns)   --->   "%sext_ln72_246 = sext i22 %sub_ln72_60" [nn.cpp:72]   --->   Operation 2545 'sext' 'sext_ln72_246' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2546 [1/1] (2.42ns)   --->   "%add_ln72_303 = add i24 %shl_ln72_364, i24 %sext_ln72_246" [nn.cpp:72]   --->   Operation 2546 'add' 'add_ln72_303' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2547 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_304)   --->   "%mul_ln72_247 = mul i24 %sext_ln72_64, i24 67" [nn.cpp:72]   --->   Operation 2547 'mul' 'mul_ln72_247' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2548 [1/1] (0.00ns)   --->   "%tmp_308 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_303, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2548 'partselect' 'tmp_308' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2549 [1/1] (0.00ns)   --->   "%shl_ln72_381 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_326, i8 0" [nn.cpp:72]   --->   Operation 2549 'bitconcatenate' 'shl_ln72_381' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2550 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_321)   --->   "%mul_ln72_259 = mul i24 %sext_ln72_64, i24 154" [nn.cpp:72]   --->   Operation 2550 'mul' 'mul_ln72_259' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2551 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_321 = add i24 %shl_ln72_381, i24 %mul_ln72_259" [nn.cpp:72]   --->   Operation 2551 'add' 'add_ln72_321' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2552 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_337 = add i24 %shl_ln72_397, i24 %mul_ln72_272" [nn.cpp:72]   --->   Operation 2552 'add' 'add_ln72_337' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2553 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_338)   --->   "%mul_ln72_273 = mul i24 %sext_ln72_64, i24 276" [nn.cpp:72]   --->   Operation 2553 'mul' 'mul_ln72_273' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2554 [1/1] (0.00ns)   --->   "%tmp_343 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_337, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2554 'partselect' 'tmp_343' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2555 [1/1] (0.00ns)   --->   "%shl_ln72_398 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_343, i8 0" [nn.cpp:72]   --->   Operation 2555 'bitconcatenate' 'shl_ln72_398' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2556 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_338 = add i24 %shl_ln72_398, i24 %mul_ln72_273" [nn.cpp:72]   --->   Operation 2556 'add' 'add_ln72_338' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 19 <SV = 18> <Delay = 6.73>
ST_19 : Operation 2557 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_16 = add i24 %shl_ln72_20, i24 %mul_ln72_15" [nn.cpp:72]   --->   Operation 2557 'add' 'add_ln72_16' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 2558 [1/1] (0.00ns)   --->   "%sum = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_16, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2558 'partselect' 'sum' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2559 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_16, i32 8, i32 22" [nn.cpp:74]   --->   Operation 2559 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2560 [1/1] (2.14ns)   --->   "%sum_52 = add i16 %sum, i16 65329" [nn.cpp:74]   --->   Operation 2560 'add' 'sum_52' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2561 [1/1] (2.14ns)   --->   "%add_ln69 = add i15 %trunc_ln1, i15 32561" [nn.cpp:69]   --->   Operation 2561 'add' 'add_ln69' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2562 [1/1] (2.14ns)   --->   "%icmp_ln14 = icmp_sgt  i16 %sum_52, i16 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 2562 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2563 [1/1] (2.14ns)   --->   "%sum_53 = add i16 %sum_2, i16 61" [nn.cpp:74]   --->   Operation 2563 'add' 'sum_53' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2564 [1/1] (2.14ns)   --->   "%add_ln69_1 = add i15 %trunc_ln74_1, i15 61" [nn.cpp:69]   --->   Operation 2564 'add' 'add_ln69_1' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2565 [1/1] (2.14ns)   --->   "%icmp_ln14_1 = icmp_sgt  i16 %sum_53, i16 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 2565 'icmp' 'icmp_ln14_1' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2566 [1/1] (0.99ns)   --->   "%layer1_output_1 = select i1 %icmp_ln14_1, i15 %add_ln69_1, i15 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 2566 'select' 'layer1_output_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 2567 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_49 = add i24 %shl_ln72_59, i24 %mul_ln72_45" [nn.cpp:72]   --->   Operation 2567 'add' 'add_ln72_49' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 2568 [1/1] (0.00ns)   --->   "%sum_4 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_49, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2568 'partselect' 'sum_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2569 [1/1] (0.00ns)   --->   "%trunc_ln74_2 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_49, i32 8, i32 22" [nn.cpp:74]   --->   Operation 2569 'partselect' 'trunc_ln74_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2570 [1/1] (2.14ns)   --->   "%sum_54 = add i16 %sum_4, i16 272" [nn.cpp:74]   --->   Operation 2570 'add' 'sum_54' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2571 [1/1] (2.14ns)   --->   "%icmp_ln14_2 = icmp_sgt  i16 %sum_54, i16 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 2571 'icmp' 'icmp_ln14_2' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2572 [1/1] (2.14ns)   --->   "%sum_55 = add i16 %sum_6, i16 65227" [nn.cpp:74]   --->   Operation 2572 'add' 'sum_55' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2573 [1/1] (2.14ns)   --->   "%add_ln69_3 = add i15 %trunc_ln74_3, i15 32459" [nn.cpp:69]   --->   Operation 2573 'add' 'add_ln69_3' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2574 [1/1] (2.14ns)   --->   "%icmp_ln14_3 = icmp_sgt  i16 %sum_55, i16 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 2574 'icmp' 'icmp_ln14_3' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2575 [1/1] (0.99ns)   --->   "%layer1_output_3 = select i1 %icmp_ln14_3, i15 %add_ln69_3, i15 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 2575 'select' 'layer1_output_3' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 2576 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_83 = add i24 %shl_ln72_99, i24 %sext_ln72_104" [nn.cpp:72]   --->   Operation 2576 'add' 'add_ln72_83' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 2577 [1/1] (0.00ns)   --->   "%sum_8 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_83, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2577 'partselect' 'sum_8' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2578 [1/1] (0.00ns)   --->   "%trunc_ln74_4 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_83, i32 8, i32 22" [nn.cpp:74]   --->   Operation 2578 'partselect' 'trunc_ln74_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2579 [1/1] (2.14ns)   --->   "%sum_56 = add i16 %sum_8, i16 341" [nn.cpp:74]   --->   Operation 2579 'add' 'sum_56' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2580 [1/1] (2.14ns)   --->   "%icmp_ln14_4 = icmp_sgt  i16 %sum_56, i16 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 2580 'icmp' 'icmp_ln14_4' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2581 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_100 = add i24 %shl_ln72_121, i24 %mul_ln72_87" [nn.cpp:72]   --->   Operation 2581 'add' 'add_ln72_100' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 2582 [1/1] (0.00ns)   --->   "%sum_10 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_100, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2582 'partselect' 'sum_10' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2583 [1/1] (0.00ns)   --->   "%trunc_ln74_5 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_100, i32 8, i32 22" [nn.cpp:74]   --->   Operation 2583 'partselect' 'trunc_ln74_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2584 [1/1] (2.14ns)   --->   "%sum_57 = add i16 %sum_10, i16 123" [nn.cpp:74]   --->   Operation 2584 'add' 'sum_57' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2585 [1/1] (2.14ns)   --->   "%icmp_ln14_5 = icmp_sgt  i16 %sum_57, i16 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 2585 'icmp' 'icmp_ln14_5' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2586 [1/1] (2.14ns)   --->   "%sum_58 = add i16 %sum_12, i16 52" [nn.cpp:74]   --->   Operation 2586 'add' 'sum_58' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2587 [1/1] (2.14ns)   --->   "%add_ln69_6 = add i15 %trunc_ln74_6, i15 52" [nn.cpp:69]   --->   Operation 2587 'add' 'add_ln69_6' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2588 [1/1] (2.14ns)   --->   "%icmp_ln14_6 = icmp_sgt  i16 %sum_58, i16 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 2588 'icmp' 'icmp_ln14_6' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2589 [1/1] (0.99ns)   --->   "%layer1_output_6 = select i1 %icmp_ln14_6, i15 %add_ln69_6, i15 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 2589 'select' 'layer1_output_6' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 2590 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_134 = add i24 %shl_ln72_167, i24 %mul_ln72_113" [nn.cpp:72]   --->   Operation 2590 'add' 'add_ln72_134' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 2591 [1/1] (0.00ns)   --->   "%sum_14 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_134, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2591 'partselect' 'sum_14' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2592 [1/1] (0.00ns)   --->   "%trunc_ln74_7 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_134, i32 8, i32 22" [nn.cpp:74]   --->   Operation 2592 'partselect' 'trunc_ln74_7' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2593 [1/1] (2.14ns)   --->   "%sum_59 = add i16 %sum_14, i16 98" [nn.cpp:74]   --->   Operation 2593 'add' 'sum_59' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2594 [1/1] (2.14ns)   --->   "%icmp_ln14_7 = icmp_sgt  i16 %sum_59, i16 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 2594 'icmp' 'icmp_ln14_7' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2595 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_151)   --->   "%mul_ln72_126 = mul i22 %sext_ln72_65, i22 4194278" [nn.cpp:72]   --->   Operation 2595 'mul' 'mul_ln72_126' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 2596 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_168 = add i24 %shl_ln72_210, i24 %mul_ln72_139" [nn.cpp:72]   --->   Operation 2596 'add' 'add_ln72_168' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 2597 [1/1] (0.00ns)   --->   "%sum_18 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_168, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2597 'partselect' 'sum_18' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2598 [1/1] (0.00ns)   --->   "%trunc_ln74_9 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_168, i32 8, i32 22" [nn.cpp:74]   --->   Operation 2598 'partselect' 'trunc_ln74_9' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2599 [1/1] (2.14ns)   --->   "%sum_61 = add i16 %sum_18, i16 231" [nn.cpp:74]   --->   Operation 2599 'add' 'sum_61' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2600 [1/1] (2.14ns)   --->   "%icmp_ln14_9 = icmp_sgt  i16 %sum_61, i16 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 2600 'icmp' 'icmp_ln14_9' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2601 [2/3] (1.45ns) (grouped into DSP with root node add_ln72_185)   --->   "%mul_ln72_153 = mul i22 %sext_ln72_65, i22 19" [nn.cpp:72]   --->   Operation 2601 'mul' 'mul_ln72_153' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 2602 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_202 = add i24 %shl_ln72_254, i24 %mul_ln72_167" [nn.cpp:72]   --->   Operation 2602 'add' 'add_ln72_202' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 2603 [1/1] (0.00ns)   --->   "%sum_22 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_202, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2603 'partselect' 'sum_22' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2604 [1/1] (0.00ns)   --->   "%trunc_ln74_10 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_202, i32 8, i32 22" [nn.cpp:74]   --->   Operation 2604 'partselect' 'trunc_ln74_10' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2605 [1/1] (2.14ns)   --->   "%sum_63 = add i16 %sum_22, i16 16" [nn.cpp:74]   --->   Operation 2605 'add' 'sum_63' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2606 [1/1] (2.14ns)   --->   "%icmp_ln14_11 = icmp_sgt  i16 %sum_63, i16 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 2606 'icmp' 'icmp_ln14_11' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2607 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_219 = add i24 %shl_ln72_272, i24 %sext_ln72_194" [nn.cpp:72]   --->   Operation 2607 'add' 'add_ln72_219' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 2608 [1/1] (0.00ns)   --->   "%sum_24 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_219, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2608 'partselect' 'sum_24' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2609 [1/1] (0.00ns)   --->   "%trunc_ln74_11 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_219, i32 8, i32 22" [nn.cpp:74]   --->   Operation 2609 'partselect' 'trunc_ln74_11' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2610 [1/1] (2.14ns)   --->   "%sum_64 = add i16 %sum_24, i16 65323" [nn.cpp:74]   --->   Operation 2610 'add' 'sum_64' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2611 [1/1] (2.14ns)   --->   "%icmp_ln14_12 = icmp_sgt  i16 %sum_64, i16 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 2611 'icmp' 'icmp_ln14_12' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2612 [1/1] (2.14ns)   --->   "%sum_65 = add i16 %sum_26, i16 65414" [nn.cpp:74]   --->   Operation 2612 'add' 'sum_65' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2613 [1/1] (2.14ns)   --->   "%add_ln69_13 = add i15 %trunc_ln74_12, i15 32646" [nn.cpp:69]   --->   Operation 2613 'add' 'add_ln69_13' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2614 [1/1] (2.14ns)   --->   "%icmp_ln14_13 = icmp_sgt  i16 %sum_65, i16 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 2614 'icmp' 'icmp_ln14_13' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2615 [1/1] (0.99ns)   --->   "%layer1_output_13 = select i1 %icmp_ln14_13, i15 %add_ln69_13, i15 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 2615 'select' 'layer1_output_13' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 2616 [1/1] (2.14ns)   --->   "%sum_66 = add i16 %sum_28, i16 322" [nn.cpp:74]   --->   Operation 2616 'add' 'sum_66' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2617 [1/1] (2.14ns)   --->   "%add_ln69_14 = add i15 %trunc_ln74_13, i15 322" [nn.cpp:69]   --->   Operation 2617 'add' 'add_ln69_14' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2618 [1/1] (2.14ns)   --->   "%icmp_ln14_14 = icmp_sgt  i16 %sum_66, i16 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 2618 'icmp' 'icmp_ln14_14' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2619 [1/1] (0.99ns)   --->   "%layer1_output_14 = select i1 %icmp_ln14_14, i15 %add_ln69_14, i15 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 2619 'select' 'layer1_output_14' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 2620 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_270 = add i24 %shl_ln72_326, i24 %mul_ln72_218" [nn.cpp:72]   --->   Operation 2620 'add' 'add_ln72_270' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 2621 [1/1] (0.00ns)   --->   "%sum_30 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_270, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2621 'partselect' 'sum_30' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2622 [1/1] (0.00ns)   --->   "%trunc_ln74_14 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_270, i32 8, i32 22" [nn.cpp:74]   --->   Operation 2622 'partselect' 'trunc_ln74_14' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2623 [1/1] (2.14ns)   --->   "%sum_67 = add i16 %sum_30, i16 65466" [nn.cpp:74]   --->   Operation 2623 'add' 'sum_67' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2624 [1/1] (2.14ns)   --->   "%icmp_ln14_15 = icmp_sgt  i16 %sum_67, i16 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 2624 'icmp' 'icmp_ln14_15' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2625 [1/1] (0.00ns)   --->   "%shl_ln72_345 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_291, i8 0" [nn.cpp:72]   --->   Operation 2625 'bitconcatenate' 'shl_ln72_345' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2626 [1/1] (2.42ns)   --->   "%add_ln72_287 = add i24 %shl_ln72_345, i24 %sext_ln72_64" [nn.cpp:72]   --->   Operation 2626 'add' 'add_ln72_287' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2627 [1/1] (0.00ns)   --->   "%sum_32 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_287, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2627 'partselect' 'sum_32' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2628 [1/1] (0.00ns)   --->   "%trunc_ln74_15 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_287, i32 8, i32 22" [nn.cpp:74]   --->   Operation 2628 'partselect' 'trunc_ln74_15' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2629 [1/1] (2.14ns)   --->   "%sum_68 = add i16 %sum_32, i16 65529" [nn.cpp:74]   --->   Operation 2629 'add' 'sum_68' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2630 [1/1] (2.14ns)   --->   "%icmp_ln14_16 = icmp_sgt  i16 %sum_68, i16 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 2630 'icmp' 'icmp_ln14_16' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2631 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_304)   --->   "%mul_ln72_247 = mul i24 %sext_ln72_64, i24 67" [nn.cpp:72]   --->   Operation 2631 'mul' 'mul_ln72_247' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 2632 [1/1] (0.00ns)   --->   "%shl_ln72_365 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_308, i8 0" [nn.cpp:72]   --->   Operation 2632 'bitconcatenate' 'shl_ln72_365' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2633 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_304 = add i24 %shl_ln72_365, i24 %mul_ln72_247" [nn.cpp:72]   --->   Operation 2633 'add' 'add_ln72_304' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 2634 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_321 = add i24 %shl_ln72_381, i24 %mul_ln72_259" [nn.cpp:72]   --->   Operation 2634 'add' 'add_ln72_321' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 2635 [1/1] (0.00ns)   --->   "%sum_36 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_321, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2635 'partselect' 'sum_36' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2636 [1/1] (0.00ns)   --->   "%trunc_ln74_17 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_321, i32 8, i32 22" [nn.cpp:74]   --->   Operation 2636 'partselect' 'trunc_ln74_17' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2637 [1/1] (2.14ns)   --->   "%sum_70 = add i16 %sum_36, i16 223" [nn.cpp:74]   --->   Operation 2637 'add' 'sum_70' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2638 [1/1] (2.14ns)   --->   "%icmp_ln14_18 = icmp_sgt  i16 %sum_70, i16 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 2638 'icmp' 'icmp_ln14_18' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2639 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_338 = add i24 %shl_ln72_398, i24 %mul_ln72_273" [nn.cpp:72]   --->   Operation 2639 'add' 'add_ln72_338' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 2640 [1/1] (0.00ns)   --->   "%sum_38 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_338, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2640 'partselect' 'sum_38' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2641 [1/1] (0.00ns)   --->   "%trunc_ln74_18 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_338, i32 8, i32 22" [nn.cpp:74]   --->   Operation 2641 'partselect' 'trunc_ln74_18' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2642 [1/1] (2.14ns)   --->   "%sum_71 = add i16 %sum_38, i16 45" [nn.cpp:74]   --->   Operation 2642 'add' 'sum_71' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2643 [1/1] (2.14ns)   --->   "%icmp_ln14_19 = icmp_sgt  i16 %sum_71, i16 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 2643 'icmp' 'icmp_ln14_19' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2644 [1/1] (0.00ns)   --->   "%zext_ln85_3 = zext i15 %layer1_output_1" [nn.cpp:85]   --->   Operation 2644 'zext' 'zext_ln85_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2645 [1/1] (0.00ns)   --->   "%zext_ln85_4 = zext i15 %layer1_output_1" [nn.cpp:85]   --->   Operation 2645 'zext' 'zext_ln85_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2646 [3/3] (1.45ns) (grouped into DSP with root node add_ln85)   --->   "%mul_ln85_1 = mul i24 %zext_ln85_3, i24 16776347" [nn.cpp:85]   --->   Operation 2646 'mul' 'mul_ln85_1' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 2647 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_19)   --->   "%mul_ln85_20 = mul i20 %zext_ln85_4, i20 27" [nn.cpp:85]   --->   Operation 2647 'mul' 'mul_ln85_20' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 2648 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_38)   --->   "%mul_ln85_37 = mul i24 %zext_ln85_3, i24 374" [nn.cpp:85]   --->   Operation 2648 'mul' 'mul_ln85_37' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 2649 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_57)   --->   "%mul_ln85_57 = mul i24 %zext_ln85_3, i24 16777083" [nn.cpp:85]   --->   Operation 2649 'mul' 'mul_ln85_57' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 2650 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_76)   --->   "%mul_ln85_74 = mul i24 %zext_ln85_3, i24 16777050" [nn.cpp:85]   --->   Operation 2650 'mul' 'mul_ln85_74' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 20 <SV = 19> <Delay = 6.57>
ST_20 : Operation 2651 [1/1] (0.99ns)   --->   "%layer1_output = select i1 %icmp_ln14, i15 %add_ln69, i15 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 2651 'select' 'layer1_output' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 2652 [1/1] (2.14ns)   --->   "%add_ln69_2 = add i15 %trunc_ln74_2, i15 272" [nn.cpp:69]   --->   Operation 2652 'add' 'add_ln69_2' <Predicate = (icmp_ln14_2)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2653 [1/1] (0.99ns)   --->   "%layer1_output_2 = select i1 %icmp_ln14_2, i15 %add_ln69_2, i15 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 2653 'select' 'layer1_output_2' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 2654 [1/1] (2.14ns)   --->   "%add_ln69_4 = add i15 %trunc_ln74_4, i15 341" [nn.cpp:69]   --->   Operation 2654 'add' 'add_ln69_4' <Predicate = (icmp_ln14_4)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2655 [1/1] (0.99ns)   --->   "%layer1_output_4 = select i1 %icmp_ln14_4, i15 %add_ln69_4, i15 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 2655 'select' 'layer1_output_4' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 2656 [1/1] (2.14ns)   --->   "%add_ln69_5 = add i15 %trunc_ln74_5, i15 123" [nn.cpp:69]   --->   Operation 2656 'add' 'add_ln69_5' <Predicate = (icmp_ln14_5)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2657 [1/1] (0.99ns)   --->   "%layer1_output_5 = select i1 %icmp_ln14_5, i15 %add_ln69_5, i15 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 2657 'select' 'layer1_output_5' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 2658 [1/1] (2.14ns)   --->   "%add_ln69_7 = add i15 %trunc_ln74_7, i15 98" [nn.cpp:69]   --->   Operation 2658 'add' 'add_ln69_7' <Predicate = (icmp_ln14_7)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2659 [1/1] (0.99ns)   --->   "%layer1_output_7 = select i1 %icmp_ln14_7, i15 %add_ln69_7, i15 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 2659 'select' 'layer1_output_7' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 2660 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_151)   --->   "%mul_ln72_126 = mul i22 %sext_ln72_65, i22 4194278" [nn.cpp:72]   --->   Operation 2660 'mul' 'mul_ln72_126' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 2661 [1/1] (0.00ns)   --->   "%shl_ln72_190 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_151, i8 0" [nn.cpp:72]   --->   Operation 2661 'bitconcatenate' 'shl_ln72_190' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2662 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_151)   --->   "%sext_ln72_158 = sext i22 %mul_ln72_126" [nn.cpp:72]   --->   Operation 2662 'sext' 'sext_ln72_158' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2663 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_151 = add i24 %shl_ln72_190, i24 %sext_ln72_158" [nn.cpp:72]   --->   Operation 2663 'add' 'add_ln72_151' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 2664 [1/1] (2.14ns)   --->   "%add_ln69_9 = add i15 %trunc_ln74_9, i15 231" [nn.cpp:69]   --->   Operation 2664 'add' 'add_ln69_9' <Predicate = (icmp_ln14_9)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2665 [1/1] (0.99ns)   --->   "%layer1_output_9 = select i1 %icmp_ln14_9, i15 %add_ln69_9, i15 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 2665 'select' 'layer1_output_9' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 2666 [1/3] (0.00ns) (grouped into DSP with root node add_ln72_185)   --->   "%mul_ln72_153 = mul i22 %sext_ln72_65, i22 19" [nn.cpp:72]   --->   Operation 2666 'mul' 'mul_ln72_153' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 2667 [1/1] (0.00ns)   --->   "%shl_ln72_232 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_186, i8 0" [nn.cpp:72]   --->   Operation 2667 'bitconcatenate' 'shl_ln72_232' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2668 [1/1] (0.00ns) (grouped into DSP with root node add_ln72_185)   --->   "%sext_ln72_176 = sext i22 %mul_ln72_153" [nn.cpp:72]   --->   Operation 2668 'sext' 'sext_ln72_176' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2669 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_185 = add i24 %shl_ln72_232, i24 %sext_ln72_176" [nn.cpp:72]   --->   Operation 2669 'add' 'add_ln72_185' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 2670 [1/1] (2.14ns)   --->   "%add_ln69_11 = add i15 %trunc_ln74_10, i15 16" [nn.cpp:69]   --->   Operation 2670 'add' 'add_ln69_11' <Predicate = (icmp_ln14_11)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2671 [1/1] (0.99ns)   --->   "%layer1_output_11 = select i1 %icmp_ln14_11, i15 %add_ln69_11, i15 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 2671 'select' 'layer1_output_11' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 2672 [1/1] (2.14ns)   --->   "%add_ln69_12 = add i15 %trunc_ln74_11, i15 32555" [nn.cpp:69]   --->   Operation 2672 'add' 'add_ln69_12' <Predicate = (icmp_ln14_12)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2673 [1/1] (0.99ns)   --->   "%layer1_output_12 = select i1 %icmp_ln14_12, i15 %add_ln69_12, i15 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 2673 'select' 'layer1_output_12' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 2674 [1/1] (2.14ns)   --->   "%add_ln69_15 = add i15 %trunc_ln74_14, i15 32698" [nn.cpp:69]   --->   Operation 2674 'add' 'add_ln69_15' <Predicate = (icmp_ln14_15)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2675 [1/1] (0.99ns)   --->   "%layer1_output_15 = select i1 %icmp_ln14_15, i15 %add_ln69_15, i15 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 2675 'select' 'layer1_output_15' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 2676 [1/1] (2.14ns)   --->   "%add_ln69_16 = add i15 %trunc_ln74_15, i15 32761" [nn.cpp:69]   --->   Operation 2676 'add' 'add_ln69_16' <Predicate = (icmp_ln14_16)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2677 [1/1] (0.99ns)   --->   "%layer1_output_16 = select i1 %icmp_ln14_16, i15 %add_ln69_16, i15 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 2677 'select' 'layer1_output_16' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 2678 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_304 = add i24 %shl_ln72_365, i24 %mul_ln72_247" [nn.cpp:72]   --->   Operation 2678 'add' 'add_ln72_304' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 2679 [1/1] (0.00ns)   --->   "%sum_34 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_304, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2679 'partselect' 'sum_34' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2680 [1/1] (0.00ns)   --->   "%trunc_ln74_16 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_304, i32 8, i32 22" [nn.cpp:74]   --->   Operation 2680 'partselect' 'trunc_ln74_16' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2681 [1/1] (2.14ns)   --->   "%sum_69 = add i16 %sum_34, i16 65378" [nn.cpp:74]   --->   Operation 2681 'add' 'sum_69' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2682 [1/1] (2.14ns)   --->   "%icmp_ln14_17 = icmp_sgt  i16 %sum_69, i16 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 2682 'icmp' 'icmp_ln14_17' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2683 [1/1] (2.14ns)   --->   "%add_ln69_18 = add i15 %trunc_ln74_17, i15 223" [nn.cpp:69]   --->   Operation 2683 'add' 'add_ln69_18' <Predicate = (icmp_ln14_18)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2684 [1/1] (0.99ns)   --->   "%layer1_output_18 = select i1 %icmp_ln14_18, i15 %add_ln69_18, i15 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 2684 'select' 'layer1_output_18' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 2685 [1/1] (2.14ns)   --->   "%add_ln69_19 = add i15 %trunc_ln74_18, i15 45" [nn.cpp:69]   --->   Operation 2685 'add' 'add_ln69_19' <Predicate = (icmp_ln14_19)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2686 [1/1] (0.99ns)   --->   "%layer1_output_19 = select i1 %icmp_ln14_19, i15 %add_ln69_19, i15 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 2686 'select' 'layer1_output_19' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 2687 [1/1] (0.00ns)   --->   "%zext_ln85 = zext i15 %layer1_output" [nn.cpp:85]   --->   Operation 2687 'zext' 'zext_ln85' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2688 [1/1] (0.00ns)   --->   "%zext_ln85_1 = zext i15 %layer1_output" [nn.cpp:85]   --->   Operation 2688 'zext' 'zext_ln85_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2689 [1/1] (0.00ns)   --->   "%zext_ln85_2 = zext i15 %layer1_output" [nn.cpp:85]   --->   Operation 2689 'zext' 'zext_ln85_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2690 [1/1] (5.58ns)   --->   "%mul_ln85 = mul i23 %zext_ln85_2, i23 133" [nn.cpp:85]   --->   Operation 2690 'mul' 'mul_ln85' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2691 [1/1] (0.00ns)   --->   "%tmp_344 = partselect i15 @_ssdm_op_PartSelect.i15.i23.i32.i32, i23 %mul_ln85, i32 8, i32 22" [nn.cpp:85]   --->   Operation 2691 'partselect' 'tmp_344' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2692 [2/3] (1.45ns) (grouped into DSP with root node add_ln85)   --->   "%mul_ln85_1 = mul i24 %zext_ln85_3, i24 16776347" [nn.cpp:85]   --->   Operation 2692 'mul' 'mul_ln85_1' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 2693 [1/1] (0.00ns)   --->   "%zext_ln85_6 = zext i15 %layer1_output_2" [nn.cpp:85]   --->   Operation 2693 'zext' 'zext_ln85_6' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2694 [1/1] (0.00ns)   --->   "%zext_ln85_7 = zext i15 %layer1_output_2" [nn.cpp:85]   --->   Operation 2694 'zext' 'zext_ln85_7' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2695 [1/1] (0.00ns)   --->   "%zext_ln85_8 = zext i15 %layer1_output_2" [nn.cpp:85]   --->   Operation 2695 'zext' 'zext_ln85_8' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2696 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_1)   --->   "%mul_ln85_2 = mul i24 %zext_ln85_8, i24 16776473" [nn.cpp:85]   --->   Operation 2696 'mul' 'mul_ln85_2' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 2697 [1/1] (5.58ns)   --->   "%mul_ln85_19 = mul i24 %zext_ln85, i24 16776938" [nn.cpp:85]   --->   Operation 2697 'mul' 'mul_ln85_19' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2698 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_19)   --->   "%mul_ln85_20 = mul i20 %zext_ln85_4, i20 27" [nn.cpp:85]   --->   Operation 2698 'mul' 'mul_ln85_20' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 2699 [1/1] (0.00ns)   --->   "%tmp_363 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln85_19, i32 8, i32 23" [nn.cpp:85]   --->   Operation 2699 'partselect' 'tmp_363' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2700 [1/1] (0.00ns)   --->   "%shl_ln85_44 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i15.i2, i15 %layer1_output, i2 0" [nn.cpp:85]   --->   Operation 2700 'bitconcatenate' 'shl_ln85_44' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2701 [1/1] (0.00ns)   --->   "%zext_ln85_64 = zext i17 %shl_ln85_44" [nn.cpp:85]   --->   Operation 2701 'zext' 'zext_ln85_64' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2702 [1/1] (2.18ns)   --->   "%add_ln85_97 = add i18 %zext_ln85_64, i18 %zext_ln85_1" [nn.cpp:85]   --->   Operation 2702 'add' 'add_ln85_97' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2703 [1/1] (0.00ns)   --->   "%tmp_382 = partselect i10 @_ssdm_op_PartSelect.i10.i18.i32.i32, i18 %add_ln85_97, i32 8, i32 17" [nn.cpp:85]   --->   Operation 2703 'partselect' 'tmp_382' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2704 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_38)   --->   "%mul_ln85_37 = mul i24 %zext_ln85_3, i24 374" [nn.cpp:85]   --->   Operation 2704 'mul' 'mul_ln85_37' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 2705 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_39)   --->   "%mul_ln85_38 = mul i22 %zext_ln85_7, i22 87" [nn.cpp:85]   --->   Operation 2705 'mul' 'mul_ln85_38' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 2706 [1/1] (5.58ns)   --->   "%mul_ln85_56 = mul i24 %zext_ln85, i24 16776701" [nn.cpp:85]   --->   Operation 2706 'mul' 'mul_ln85_56' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2707 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_57)   --->   "%mul_ln85_57 = mul i24 %zext_ln85_3, i24 16777083" [nn.cpp:85]   --->   Operation 2707 'mul' 'mul_ln85_57' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 2708 [1/1] (0.00ns)   --->   "%tmp_401 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln85_56, i32 8, i32 23" [nn.cpp:85]   --->   Operation 2708 'partselect' 'tmp_401' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2709 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_58)   --->   "%mul_ln85_58 = mul i23 %zext_ln85_6, i23 162" [nn.cpp:85]   --->   Operation 2709 'mul' 'mul_ln85_58' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 2710 [1/1] (5.58ns)   --->   "%mul_ln85_73 = mul i24 %zext_ln85, i24 375" [nn.cpp:85]   --->   Operation 2710 'mul' 'mul_ln85_73' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2711 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_76)   --->   "%mul_ln85_74 = mul i24 %zext_ln85_3, i24 16777050" [nn.cpp:85]   --->   Operation 2711 'mul' 'mul_ln85_74' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 2712 [1/1] (0.00ns)   --->   "%tmp_420 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln85_73, i32 8, i32 23" [nn.cpp:85]   --->   Operation 2712 'partselect' 'tmp_420' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2713 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_77)   --->   "%mul_ln85_75 = mul i22 %zext_ln85_7, i22 94" [nn.cpp:85]   --->   Operation 2713 'mul' 'mul_ln85_75' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 21 <SV = 20> <Delay = 6.39>
ST_21 : Operation 2714 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_151 = add i24 %shl_ln72_190, i24 %sext_ln72_158" [nn.cpp:72]   --->   Operation 2714 'add' 'add_ln72_151' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 2715 [1/1] (0.00ns)   --->   "%sum_16 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_151, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2715 'partselect' 'sum_16' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 2716 [1/1] (0.00ns)   --->   "%trunc_ln74_8 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_151, i32 8, i32 22" [nn.cpp:74]   --->   Operation 2716 'partselect' 'trunc_ln74_8' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 2717 [1/1] (2.14ns)   --->   "%sum_60 = add i16 %sum_16, i16 100" [nn.cpp:74]   --->   Operation 2717 'add' 'sum_60' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2718 [1/1] (2.14ns)   --->   "%icmp_ln14_8 = icmp_sgt  i16 %sum_60, i16 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 2718 'icmp' 'icmp_ln14_8' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2719 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72_185 = add i24 %shl_ln72_232, i24 %sext_ln72_176" [nn.cpp:72]   --->   Operation 2719 'add' 'add_ln72_185' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 2720 [1/1] (0.00ns)   --->   "%sum_20 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_185, i32 8, i32 23" [nn.cpp:72]   --->   Operation 2720 'partselect' 'sum_20' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 2721 [1/1] (0.00ns)   --->   "%trunc_ln74_s = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_185, i32 8, i32 22" [nn.cpp:74]   --->   Operation 2721 'partselect' 'trunc_ln74_s' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 2722 [1/1] (2.14ns)   --->   "%sum_62 = add i16 %sum_20, i16 61" [nn.cpp:74]   --->   Operation 2722 'add' 'sum_62' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2723 [1/1] (2.14ns)   --->   "%icmp_ln14_10 = icmp_sgt  i16 %sum_62, i16 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 2723 'icmp' 'icmp_ln14_10' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2724 [1/1] (2.14ns)   --->   "%add_ln69_17 = add i15 %trunc_ln74_16, i15 32610" [nn.cpp:69]   --->   Operation 2724 'add' 'add_ln69_17' <Predicate = (icmp_ln14_17)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2725 [1/1] (0.99ns)   --->   "%layer1_output_17 = select i1 %icmp_ln14_17, i15 %add_ln69_17, i15 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 2725 'select' 'layer1_output_17' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 2726 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i15.i8, i15 %tmp_344, i8 0" [nn.cpp:85]   --->   Operation 2726 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 2727 [1/3] (0.00ns) (grouped into DSP with root node add_ln85)   --->   "%mul_ln85_1 = mul i24 %zext_ln85_3, i24 16776347" [nn.cpp:85]   --->   Operation 2727 'mul' 'mul_ln85_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 2728 [1/1] (0.00ns)   --->   "%zext_ln85_5 = zext i23 %and_ln" [nn.cpp:85]   --->   Operation 2728 'zext' 'zext_ln85_5' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 2729 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85 = add i24 %zext_ln85_5, i24 %mul_ln85_1" [nn.cpp:85]   --->   Operation 2729 'add' 'add_ln85' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 2730 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_1)   --->   "%mul_ln85_2 = mul i24 %zext_ln85_8, i24 16776473" [nn.cpp:85]   --->   Operation 2730 'mul' 'mul_ln85_2' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 2731 [1/1] (0.00ns)   --->   "%zext_ln85_9 = zext i15 %layer1_output_3" [nn.cpp:85]   --->   Operation 2731 'zext' 'zext_ln85_9' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 2732 [1/1] (0.00ns)   --->   "%zext_ln85_10 = zext i15 %layer1_output_3" [nn.cpp:85]   --->   Operation 2732 'zext' 'zext_ln85_10' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 2733 [1/1] (0.00ns)   --->   "%zext_ln85_11 = zext i15 %layer1_output_3" [nn.cpp:85]   --->   Operation 2733 'zext' 'zext_ln85_11' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 2734 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_2)   --->   "%mul_ln85_3 = mul i21 %zext_ln85_11, i21 38" [nn.cpp:85]   --->   Operation 2734 'mul' 'mul_ln85_3' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 2735 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_19)   --->   "%mul_ln85_20 = mul i20 %zext_ln85_4, i20 27" [nn.cpp:85]   --->   Operation 2735 'mul' 'mul_ln85_20' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 2736 [1/1] (0.00ns)   --->   "%shl_ln85_21 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_363, i8 0" [nn.cpp:85]   --->   Operation 2736 'bitconcatenate' 'shl_ln85_21' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 2737 [1/1] (0.00ns) (grouped into DSP with root node add_ln85_19)   --->   "%zext_ln85_54 = zext i20 %mul_ln85_20" [nn.cpp:85]   --->   Operation 2737 'zext' 'zext_ln85_54' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 2738 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_19 = add i24 %shl_ln85_21, i24 %zext_ln85_54" [nn.cpp:85]   --->   Operation 2738 'add' 'add_ln85_19' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 2739 [1/1] (0.00ns)   --->   "%zext_ln85_58 = zext i15 %layer1_output_3" [nn.cpp:85]   --->   Operation 2739 'zext' 'zext_ln85_58' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 2740 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_21)   --->   "%mul_ln85_21 = mul i24 %zext_ln85_58, i24 16776479" [nn.cpp:85]   --->   Operation 2740 'mul' 'mul_ln85_21' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 2741 [1/1] (0.00ns)   --->   "%and_ln85_1 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i10.i8, i10 %tmp_382, i8 0" [nn.cpp:85]   --->   Operation 2741 'bitconcatenate' 'and_ln85_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 2742 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_38)   --->   "%mul_ln85_37 = mul i24 %zext_ln85_3, i24 374" [nn.cpp:85]   --->   Operation 2742 'mul' 'mul_ln85_37' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 2743 [1/1] (0.00ns)   --->   "%zext_ln85_65 = zext i18 %and_ln85_1" [nn.cpp:85]   --->   Operation 2743 'zext' 'zext_ln85_65' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 2744 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_38 = add i24 %zext_ln85_65, i24 %mul_ln85_37" [nn.cpp:85]   --->   Operation 2744 'add' 'add_ln85_38' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 2745 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_39)   --->   "%mul_ln85_38 = mul i22 %zext_ln85_7, i22 87" [nn.cpp:85]   --->   Operation 2745 'mul' 'mul_ln85_38' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 2746 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_40)   --->   "%mul_ln85_39 = mul i24 %zext_ln85_58, i24 16776579" [nn.cpp:85]   --->   Operation 2746 'mul' 'mul_ln85_39' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 2747 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_57)   --->   "%mul_ln85_57 = mul i24 %zext_ln85_3, i24 16777083" [nn.cpp:85]   --->   Operation 2747 'mul' 'mul_ln85_57' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 2748 [1/1] (0.00ns)   --->   "%shl_ln85_63 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_401, i8 0" [nn.cpp:85]   --->   Operation 2748 'bitconcatenate' 'shl_ln85_63' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 2749 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_57 = add i24 %shl_ln85_63, i24 %mul_ln85_57" [nn.cpp:85]   --->   Operation 2749 'add' 'add_ln85_57' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 2750 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_58)   --->   "%mul_ln85_58 = mul i23 %zext_ln85_6, i23 162" [nn.cpp:85]   --->   Operation 2750 'mul' 'mul_ln85_58' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 2751 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_59)   --->   "%mul_ln85_59 = mul i23 %zext_ln85_10, i23 158" [nn.cpp:85]   --->   Operation 2751 'mul' 'mul_ln85_59' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 2752 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_76)   --->   "%mul_ln85_74 = mul i24 %zext_ln85_3, i24 16777050" [nn.cpp:85]   --->   Operation 2752 'mul' 'mul_ln85_74' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 2753 [1/1] (0.00ns)   --->   "%shl_ln85_85 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_420, i8 0" [nn.cpp:85]   --->   Operation 2753 'bitconcatenate' 'shl_ln85_85' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 2754 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_76 = add i24 %shl_ln85_85, i24 %mul_ln85_74" [nn.cpp:85]   --->   Operation 2754 'add' 'add_ln85_76' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 2755 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_77)   --->   "%mul_ln85_75 = mul i22 %zext_ln85_7, i22 94" [nn.cpp:85]   --->   Operation 2755 'mul' 'mul_ln85_75' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 2756 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_78)   --->   "%mul_ln85_76 = mul i22 %zext_ln85_9, i22 95" [nn.cpp:85]   --->   Operation 2756 'mul' 'mul_ln85_76' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 22 <SV = 21> <Delay = 4.67>
ST_22 : Operation 2757 [1/1] (2.14ns)   --->   "%add_ln69_8 = add i15 %trunc_ln74_8, i15 100" [nn.cpp:69]   --->   Operation 2757 'add' 'add_ln69_8' <Predicate = (icmp_ln14_8)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2758 [1/1] (0.99ns)   --->   "%layer1_output_8 = select i1 %icmp_ln14_8, i15 %add_ln69_8, i15 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 2758 'select' 'layer1_output_8' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 2759 [1/1] (2.14ns)   --->   "%add_ln69_10 = add i15 %trunc_ln74_s, i15 61" [nn.cpp:69]   --->   Operation 2759 'add' 'add_ln69_10' <Predicate = (icmp_ln14_10)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2760 [1/1] (0.99ns)   --->   "%layer1_output_10 = select i1 %icmp_ln14_10, i15 %add_ln69_10, i15 0" [nn.cpp:14->nn.cpp:75]   --->   Operation 2760 'select' 'layer1_output_10' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 2761 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85 = add i24 %zext_ln85_5, i24 %mul_ln85_1" [nn.cpp:85]   --->   Operation 2761 'add' 'add_ln85' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2762 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_1)   --->   "%mul_ln85_2 = mul i24 %zext_ln85_8, i24 16776473" [nn.cpp:85]   --->   Operation 2762 'mul' 'mul_ln85_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2763 [1/1] (0.00ns)   --->   "%tmp_345 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85, i32 8, i32 23" [nn.cpp:85]   --->   Operation 2763 'partselect' 'tmp_345' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2764 [1/1] (0.00ns)   --->   "%shl_ln85_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_345, i8 0" [nn.cpp:85]   --->   Operation 2764 'bitconcatenate' 'shl_ln85_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2765 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_1 = add i24 %shl_ln85_2, i24 %mul_ln85_2" [nn.cpp:85]   --->   Operation 2765 'add' 'add_ln85_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2766 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_2)   --->   "%mul_ln85_3 = mul i21 %zext_ln85_11, i21 38" [nn.cpp:85]   --->   Operation 2766 'mul' 'mul_ln85_3' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2767 [1/1] (0.00ns)   --->   "%zext_ln85_13 = zext i15 %layer1_output_4" [nn.cpp:85]   --->   Operation 2767 'zext' 'zext_ln85_13' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2768 [1/1] (0.00ns)   --->   "%zext_ln85_14 = zext i15 %layer1_output_4" [nn.cpp:85]   --->   Operation 2768 'zext' 'zext_ln85_14' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2769 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_3)   --->   "%mul_ln85_4 = mul i23 %zext_ln85_14, i23 8388514" [nn.cpp:85]   --->   Operation 2769 'mul' 'mul_ln85_4' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2770 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_19 = add i24 %shl_ln85_21, i24 %zext_ln85_54" [nn.cpp:85]   --->   Operation 2770 'add' 'add_ln85_19' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2771 [1/1] (0.00ns)   --->   "%shl_ln85_22 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i15.i4, i15 %layer1_output_2, i4 0" [nn.cpp:85]   --->   Operation 2771 'bitconcatenate' 'shl_ln85_22' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2772 [1/1] (0.00ns)   --->   "%zext_ln85_55 = zext i19 %shl_ln85_22" [nn.cpp:85]   --->   Operation 2772 'zext' 'zext_ln85_55' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2773 [1/1] (0.00ns)   --->   "%shl_ln85_23 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i15.i1, i15 %layer1_output_2, i1 0" [nn.cpp:85]   --->   Operation 2773 'bitconcatenate' 'shl_ln85_23' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2774 [1/1] (0.00ns)   --->   "%zext_ln85_56 = zext i16 %shl_ln85_23" [nn.cpp:85]   --->   Operation 2774 'zext' 'zext_ln85_56' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2775 [1/1] (2.25ns)   --->   "%add_ln85_96 = add i20 %zext_ln85_55, i20 %zext_ln85_56" [nn.cpp:85]   --->   Operation 2775 'add' 'add_ln85_96' <Predicate = true> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2776 [1/1] (0.00ns)   --->   "%tmp_364 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_19, i32 8, i32 23" [nn.cpp:85]   --->   Operation 2776 'partselect' 'tmp_364' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2777 [1/1] (0.00ns)   --->   "%shl_ln85_24 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_364, i8 0" [nn.cpp:85]   --->   Operation 2777 'bitconcatenate' 'shl_ln85_24' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2778 [1/1] (0.00ns)   --->   "%zext_ln85_57 = zext i20 %add_ln85_96" [nn.cpp:85]   --->   Operation 2778 'zext' 'zext_ln85_57' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2779 [1/1] (2.42ns)   --->   "%add_ln85_20 = add i24 %shl_ln85_24, i24 %zext_ln85_57" [nn.cpp:85]   --->   Operation 2779 'add' 'add_ln85_20' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2780 [1/1] (0.00ns)   --->   "%tmp_365 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_20, i32 8, i32 23" [nn.cpp:85]   --->   Operation 2780 'partselect' 'tmp_365' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2781 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_21)   --->   "%mul_ln85_21 = mul i24 %zext_ln85_58, i24 16776479" [nn.cpp:85]   --->   Operation 2781 'mul' 'mul_ln85_21' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2782 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_22)   --->   "%mul_ln85_22 = mul i23 %zext_ln85_14, i23 8388511" [nn.cpp:85]   --->   Operation 2782 'mul' 'mul_ln85_22' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2783 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_38 = add i24 %zext_ln85_65, i24 %mul_ln85_37" [nn.cpp:85]   --->   Operation 2783 'add' 'add_ln85_38' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2784 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_39)   --->   "%mul_ln85_38 = mul i22 %zext_ln85_7, i22 87" [nn.cpp:85]   --->   Operation 2784 'mul' 'mul_ln85_38' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2785 [1/1] (0.00ns)   --->   "%tmp_383 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_38, i32 8, i32 23" [nn.cpp:85]   --->   Operation 2785 'partselect' 'tmp_383' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2786 [1/1] (0.00ns)   --->   "%shl_ln85_45 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_383, i8 0" [nn.cpp:85]   --->   Operation 2786 'bitconcatenate' 'shl_ln85_45' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2787 [1/1] (0.00ns) (grouped into DSP with root node add_ln85_39)   --->   "%zext_ln85_66 = zext i22 %mul_ln85_38" [nn.cpp:85]   --->   Operation 2787 'zext' 'zext_ln85_66' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2788 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_39 = add i24 %shl_ln85_45, i24 %zext_ln85_66" [nn.cpp:85]   --->   Operation 2788 'add' 'add_ln85_39' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2789 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_40)   --->   "%mul_ln85_39 = mul i24 %zext_ln85_58, i24 16776579" [nn.cpp:85]   --->   Operation 2789 'mul' 'mul_ln85_39' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2790 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_41)   --->   "%mul_ln85_40 = mul i23 %zext_ln85_14, i23 153" [nn.cpp:85]   --->   Operation 2790 'mul' 'mul_ln85_40' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2791 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_57 = add i24 %shl_ln85_63, i24 %mul_ln85_57" [nn.cpp:85]   --->   Operation 2791 'add' 'add_ln85_57' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2792 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_58)   --->   "%mul_ln85_58 = mul i23 %zext_ln85_6, i23 162" [nn.cpp:85]   --->   Operation 2792 'mul' 'mul_ln85_58' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2793 [1/1] (0.00ns)   --->   "%tmp_402 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_57, i32 8, i32 23" [nn.cpp:85]   --->   Operation 2793 'partselect' 'tmp_402' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2794 [1/1] (0.00ns)   --->   "%shl_ln85_64 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_402, i8 0" [nn.cpp:85]   --->   Operation 2794 'bitconcatenate' 'shl_ln85_64' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2795 [1/1] (0.00ns) (grouped into DSP with root node add_ln85_58)   --->   "%zext_ln85_70 = zext i23 %mul_ln85_58" [nn.cpp:85]   --->   Operation 2795 'zext' 'zext_ln85_70' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2796 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_58 = add i24 %shl_ln85_64, i24 %zext_ln85_70" [nn.cpp:85]   --->   Operation 2796 'add' 'add_ln85_58' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2797 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_59)   --->   "%mul_ln85_59 = mul i23 %zext_ln85_10, i23 158" [nn.cpp:85]   --->   Operation 2797 'mul' 'mul_ln85_59' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2798 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_60)   --->   "%mul_ln85_60 = mul i24 %zext_ln85_13, i24 16776807" [nn.cpp:85]   --->   Operation 2798 'mul' 'mul_ln85_60' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2799 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_76 = add i24 %shl_ln85_85, i24 %mul_ln85_74" [nn.cpp:85]   --->   Operation 2799 'add' 'add_ln85_76' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2800 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_77)   --->   "%mul_ln85_75 = mul i22 %zext_ln85_7, i22 94" [nn.cpp:85]   --->   Operation 2800 'mul' 'mul_ln85_75' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2801 [1/1] (0.00ns)   --->   "%tmp_421 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_76, i32 8, i32 23" [nn.cpp:85]   --->   Operation 2801 'partselect' 'tmp_421' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2802 [1/1] (0.00ns)   --->   "%shl_ln85_86 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_421, i8 0" [nn.cpp:85]   --->   Operation 2802 'bitconcatenate' 'shl_ln85_86' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2803 [1/1] (0.00ns) (grouped into DSP with root node add_ln85_77)   --->   "%zext_ln85_82 = zext i22 %mul_ln85_75" [nn.cpp:85]   --->   Operation 2803 'zext' 'zext_ln85_82' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2804 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_77 = add i24 %shl_ln85_86, i24 %zext_ln85_82" [nn.cpp:85]   --->   Operation 2804 'add' 'add_ln85_77' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2805 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_78)   --->   "%mul_ln85_76 = mul i22 %zext_ln85_9, i22 95" [nn.cpp:85]   --->   Operation 2805 'mul' 'mul_ln85_76' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2806 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_79)   --->   "%mul_ln85_77 = mul i24 %zext_ln85_13, i24 362" [nn.cpp:85]   --->   Operation 2806 'mul' 'mul_ln85_77' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 23 <SV = 22> <Delay = 4.20>
ST_23 : Operation 2807 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_1 = add i24 %shl_ln85_2, i24 %mul_ln85_2" [nn.cpp:85]   --->   Operation 2807 'add' 'add_ln85_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 2808 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_2)   --->   "%mul_ln85_3 = mul i21 %zext_ln85_11, i21 38" [nn.cpp:85]   --->   Operation 2808 'mul' 'mul_ln85_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 2809 [1/1] (0.00ns)   --->   "%tmp_346 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_1, i32 8, i32 23" [nn.cpp:85]   --->   Operation 2809 'partselect' 'tmp_346' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2810 [1/1] (0.00ns)   --->   "%shl_ln85_3 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_346, i8 0" [nn.cpp:85]   --->   Operation 2810 'bitconcatenate' 'shl_ln85_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2811 [1/1] (0.00ns) (grouped into DSP with root node add_ln85_2)   --->   "%zext_ln85_12 = zext i21 %mul_ln85_3" [nn.cpp:85]   --->   Operation 2811 'zext' 'zext_ln85_12' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2812 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_2 = add i24 %shl_ln85_3, i24 %zext_ln85_12" [nn.cpp:85]   --->   Operation 2812 'add' 'add_ln85_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 2813 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_3)   --->   "%mul_ln85_4 = mul i23 %zext_ln85_14, i23 8388514" [nn.cpp:85]   --->   Operation 2813 'mul' 'mul_ln85_4' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 2814 [1/1] (0.00ns)   --->   "%zext_ln85_15 = zext i15 %layer1_output_5" [nn.cpp:85]   --->   Operation 2814 'zext' 'zext_ln85_15' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2815 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_4)   --->   "%mul_ln85_5 = mul i24 %zext_ln85_15, i24 274" [nn.cpp:85]   --->   Operation 2815 'mul' 'mul_ln85_5' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 2816 [1/1] (0.00ns)   --->   "%shl_ln85_25 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_365, i8 0" [nn.cpp:85]   --->   Operation 2816 'bitconcatenate' 'shl_ln85_25' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2817 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_21)   --->   "%mul_ln85_21 = mul i24 %zext_ln85_58, i24 16776479" [nn.cpp:85]   --->   Operation 2817 'mul' 'mul_ln85_21' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 2818 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_21 = add i24 %shl_ln85_25, i24 %mul_ln85_21" [nn.cpp:85]   --->   Operation 2818 'add' 'add_ln85_21' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 2819 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_22)   --->   "%mul_ln85_22 = mul i23 %zext_ln85_14, i23 8388511" [nn.cpp:85]   --->   Operation 2819 'mul' 'mul_ln85_22' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 2820 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_23)   --->   "%mul_ln85_23 = mul i24 %zext_ln85_15, i24 16777077" [nn.cpp:85]   --->   Operation 2820 'mul' 'mul_ln85_23' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 2821 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_39 = add i24 %shl_ln85_45, i24 %zext_ln85_66" [nn.cpp:85]   --->   Operation 2821 'add' 'add_ln85_39' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 2822 [1/1] (0.00ns)   --->   "%tmp_384 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_39, i32 8, i32 23" [nn.cpp:85]   --->   Operation 2822 'partselect' 'tmp_384' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2823 [1/1] (0.00ns)   --->   "%shl_ln85_46 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_384, i8 0" [nn.cpp:85]   --->   Operation 2823 'bitconcatenate' 'shl_ln85_46' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2824 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_40)   --->   "%mul_ln85_39 = mul i24 %zext_ln85_58, i24 16776579" [nn.cpp:85]   --->   Operation 2824 'mul' 'mul_ln85_39' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 2825 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_40 = add i24 %shl_ln85_46, i24 %mul_ln85_39" [nn.cpp:85]   --->   Operation 2825 'add' 'add_ln85_40' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 2826 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_41)   --->   "%mul_ln85_40 = mul i23 %zext_ln85_14, i23 153" [nn.cpp:85]   --->   Operation 2826 'mul' 'mul_ln85_40' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 2827 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_42)   --->   "%mul_ln85_41 = mul i24 %zext_ln85_15, i24 16776868" [nn.cpp:85]   --->   Operation 2827 'mul' 'mul_ln85_41' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 2828 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_58 = add i24 %shl_ln85_64, i24 %zext_ln85_70" [nn.cpp:85]   --->   Operation 2828 'add' 'add_ln85_58' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 2829 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_59)   --->   "%mul_ln85_59 = mul i23 %zext_ln85_10, i23 158" [nn.cpp:85]   --->   Operation 2829 'mul' 'mul_ln85_59' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 2830 [1/1] (0.00ns)   --->   "%tmp_403 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_58, i32 8, i32 23" [nn.cpp:85]   --->   Operation 2830 'partselect' 'tmp_403' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2831 [1/1] (0.00ns)   --->   "%shl_ln85_65 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_403, i8 0" [nn.cpp:85]   --->   Operation 2831 'bitconcatenate' 'shl_ln85_65' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2832 [1/1] (0.00ns) (grouped into DSP with root node add_ln85_59)   --->   "%zext_ln85_71 = zext i23 %mul_ln85_59" [nn.cpp:85]   --->   Operation 2832 'zext' 'zext_ln85_71' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2833 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_59 = add i24 %shl_ln85_65, i24 %zext_ln85_71" [nn.cpp:85]   --->   Operation 2833 'add' 'add_ln85_59' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 2834 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_60)   --->   "%mul_ln85_60 = mul i24 %zext_ln85_13, i24 16776807" [nn.cpp:85]   --->   Operation 2834 'mul' 'mul_ln85_60' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 2835 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_61)   --->   "%mul_ln85_61 = mul i24 %zext_ln85_15, i24 16777006" [nn.cpp:85]   --->   Operation 2835 'mul' 'mul_ln85_61' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 2836 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_77 = add i24 %shl_ln85_86, i24 %zext_ln85_82" [nn.cpp:85]   --->   Operation 2836 'add' 'add_ln85_77' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 2837 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_78)   --->   "%mul_ln85_76 = mul i22 %zext_ln85_9, i22 95" [nn.cpp:85]   --->   Operation 2837 'mul' 'mul_ln85_76' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 2838 [1/1] (0.00ns)   --->   "%tmp_422 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_77, i32 8, i32 23" [nn.cpp:85]   --->   Operation 2838 'partselect' 'tmp_422' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2839 [1/1] (0.00ns)   --->   "%shl_ln85_87 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_422, i8 0" [nn.cpp:85]   --->   Operation 2839 'bitconcatenate' 'shl_ln85_87' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2840 [1/1] (0.00ns) (grouped into DSP with root node add_ln85_78)   --->   "%zext_ln85_83 = zext i22 %mul_ln85_76" [nn.cpp:85]   --->   Operation 2840 'zext' 'zext_ln85_83' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2841 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_78 = add i24 %shl_ln85_87, i24 %zext_ln85_83" [nn.cpp:85]   --->   Operation 2841 'add' 'add_ln85_78' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 2842 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_79)   --->   "%mul_ln85_77 = mul i24 %zext_ln85_13, i24 362" [nn.cpp:85]   --->   Operation 2842 'mul' 'mul_ln85_77' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 2843 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_80)   --->   "%mul_ln85_78 = mul i24 %zext_ln85_15, i24 382" [nn.cpp:85]   --->   Operation 2843 'mul' 'mul_ln85_78' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 24 <SV = 23> <Delay = 4.20>
ST_24 : Operation 2844 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_2 = add i24 %shl_ln85_3, i24 %zext_ln85_12" [nn.cpp:85]   --->   Operation 2844 'add' 'add_ln85_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 2845 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_3)   --->   "%mul_ln85_4 = mul i23 %zext_ln85_14, i23 8388514" [nn.cpp:85]   --->   Operation 2845 'mul' 'mul_ln85_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 2846 [1/1] (0.00ns)   --->   "%tmp_347 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_2, i32 8, i32 23" [nn.cpp:85]   --->   Operation 2846 'partselect' 'tmp_347' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2847 [1/1] (0.00ns)   --->   "%shl_ln85_4 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_347, i8 0" [nn.cpp:85]   --->   Operation 2847 'bitconcatenate' 'shl_ln85_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2848 [1/1] (0.00ns) (grouped into DSP with root node add_ln85_3)   --->   "%sext_ln85 = sext i23 %mul_ln85_4" [nn.cpp:85]   --->   Operation 2848 'sext' 'sext_ln85' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2849 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_3 = add i24 %shl_ln85_4, i24 %sext_ln85" [nn.cpp:85]   --->   Operation 2849 'add' 'add_ln85_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 2850 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_4)   --->   "%mul_ln85_5 = mul i24 %zext_ln85_15, i24 274" [nn.cpp:85]   --->   Operation 2850 'mul' 'mul_ln85_5' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 2851 [1/1] (0.00ns)   --->   "%zext_ln85_16 = zext i15 %layer1_output_6" [nn.cpp:85]   --->   Operation 2851 'zext' 'zext_ln85_16' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2852 [1/1] (0.00ns)   --->   "%zext_ln85_17 = zext i15 %layer1_output_6" [nn.cpp:85]   --->   Operation 2852 'zext' 'zext_ln85_17' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2853 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_5)   --->   "%mul_ln85_6 = mul i22 %zext_ln85_17, i22 97" [nn.cpp:85]   --->   Operation 2853 'mul' 'mul_ln85_6' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 2854 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_21 = add i24 %shl_ln85_25, i24 %mul_ln85_21" [nn.cpp:85]   --->   Operation 2854 'add' 'add_ln85_21' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 2855 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_22)   --->   "%mul_ln85_22 = mul i23 %zext_ln85_14, i23 8388511" [nn.cpp:85]   --->   Operation 2855 'mul' 'mul_ln85_22' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 2856 [1/1] (0.00ns)   --->   "%tmp_366 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_21, i32 8, i32 23" [nn.cpp:85]   --->   Operation 2856 'partselect' 'tmp_366' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2857 [1/1] (0.00ns)   --->   "%shl_ln85_26 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_366, i8 0" [nn.cpp:85]   --->   Operation 2857 'bitconcatenate' 'shl_ln85_26' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2858 [1/1] (0.00ns) (grouped into DSP with root node add_ln85_22)   --->   "%sext_ln85_5 = sext i23 %mul_ln85_22" [nn.cpp:85]   --->   Operation 2858 'sext' 'sext_ln85_5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2859 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_22 = add i24 %shl_ln85_26, i24 %sext_ln85_5" [nn.cpp:85]   --->   Operation 2859 'add' 'add_ln85_22' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 2860 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_23)   --->   "%mul_ln85_23 = mul i24 %zext_ln85_15, i24 16777077" [nn.cpp:85]   --->   Operation 2860 'mul' 'mul_ln85_23' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 2861 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_24)   --->   "%mul_ln85_24 = mul i24 %zext_ln85_16, i24 337" [nn.cpp:85]   --->   Operation 2861 'mul' 'mul_ln85_24' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 2862 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_40 = add i24 %shl_ln85_46, i24 %mul_ln85_39" [nn.cpp:85]   --->   Operation 2862 'add' 'add_ln85_40' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 2863 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_41)   --->   "%mul_ln85_40 = mul i23 %zext_ln85_14, i23 153" [nn.cpp:85]   --->   Operation 2863 'mul' 'mul_ln85_40' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 2864 [1/1] (0.00ns)   --->   "%tmp_385 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_40, i32 8, i32 23" [nn.cpp:85]   --->   Operation 2864 'partselect' 'tmp_385' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2865 [1/1] (0.00ns)   --->   "%shl_ln85_47 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_385, i8 0" [nn.cpp:85]   --->   Operation 2865 'bitconcatenate' 'shl_ln85_47' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2866 [1/1] (0.00ns) (grouped into DSP with root node add_ln85_41)   --->   "%zext_ln85_67 = zext i23 %mul_ln85_40" [nn.cpp:85]   --->   Operation 2866 'zext' 'zext_ln85_67' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2867 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_41 = add i24 %shl_ln85_47, i24 %zext_ln85_67" [nn.cpp:85]   --->   Operation 2867 'add' 'add_ln85_41' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 2868 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_42)   --->   "%mul_ln85_41 = mul i24 %zext_ln85_15, i24 16776868" [nn.cpp:85]   --->   Operation 2868 'mul' 'mul_ln85_41' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 2869 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_43)   --->   "%mul_ln85_42 = mul i24 %zext_ln85_16, i24 271" [nn.cpp:85]   --->   Operation 2869 'mul' 'mul_ln85_42' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 2870 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_59 = add i24 %shl_ln85_65, i24 %zext_ln85_71" [nn.cpp:85]   --->   Operation 2870 'add' 'add_ln85_59' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 2871 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_60)   --->   "%mul_ln85_60 = mul i24 %zext_ln85_13, i24 16776807" [nn.cpp:85]   --->   Operation 2871 'mul' 'mul_ln85_60' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 2872 [1/1] (0.00ns)   --->   "%tmp_404 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_59, i32 8, i32 23" [nn.cpp:85]   --->   Operation 2872 'partselect' 'tmp_404' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2873 [1/1] (0.00ns)   --->   "%shl_ln85_66 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_404, i8 0" [nn.cpp:85]   --->   Operation 2873 'bitconcatenate' 'shl_ln85_66' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2874 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_60 = add i24 %shl_ln85_66, i24 %mul_ln85_60" [nn.cpp:85]   --->   Operation 2874 'add' 'add_ln85_60' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 2875 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_61)   --->   "%mul_ln85_61 = mul i24 %zext_ln85_15, i24 16777006" [nn.cpp:85]   --->   Operation 2875 'mul' 'mul_ln85_61' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 2876 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_62)   --->   "%mul_ln85_62 = mul i24 %zext_ln85_16, i24 16777027" [nn.cpp:85]   --->   Operation 2876 'mul' 'mul_ln85_62' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 2877 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_78 = add i24 %shl_ln85_87, i24 %zext_ln85_83" [nn.cpp:85]   --->   Operation 2877 'add' 'add_ln85_78' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 2878 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_79)   --->   "%mul_ln85_77 = mul i24 %zext_ln85_13, i24 362" [nn.cpp:85]   --->   Operation 2878 'mul' 'mul_ln85_77' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 2879 [1/1] (0.00ns)   --->   "%tmp_423 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_78, i32 8, i32 23" [nn.cpp:85]   --->   Operation 2879 'partselect' 'tmp_423' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2880 [1/1] (0.00ns)   --->   "%shl_ln85_88 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_423, i8 0" [nn.cpp:85]   --->   Operation 2880 'bitconcatenate' 'shl_ln85_88' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 2881 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_79 = add i24 %shl_ln85_88, i24 %mul_ln85_77" [nn.cpp:85]   --->   Operation 2881 'add' 'add_ln85_79' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 2882 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_80)   --->   "%mul_ln85_78 = mul i24 %zext_ln85_15, i24 382" [nn.cpp:85]   --->   Operation 2882 'mul' 'mul_ln85_78' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 2883 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_81)   --->   "%mul_ln85_79 = mul i24 %zext_ln85_16, i24 16776842" [nn.cpp:85]   --->   Operation 2883 'mul' 'mul_ln85_79' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 25 <SV = 24> <Delay = 4.20>
ST_25 : Operation 2884 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_3 = add i24 %shl_ln85_4, i24 %sext_ln85" [nn.cpp:85]   --->   Operation 2884 'add' 'add_ln85_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 2885 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_4)   --->   "%mul_ln85_5 = mul i24 %zext_ln85_15, i24 274" [nn.cpp:85]   --->   Operation 2885 'mul' 'mul_ln85_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 2886 [1/1] (0.00ns)   --->   "%tmp_348 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_3, i32 8, i32 23" [nn.cpp:85]   --->   Operation 2886 'partselect' 'tmp_348' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2887 [1/1] (0.00ns)   --->   "%shl_ln85_5 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_348, i8 0" [nn.cpp:85]   --->   Operation 2887 'bitconcatenate' 'shl_ln85_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2888 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_4 = add i24 %shl_ln85_5, i24 %mul_ln85_5" [nn.cpp:85]   --->   Operation 2888 'add' 'add_ln85_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 2889 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_5)   --->   "%mul_ln85_6 = mul i22 %zext_ln85_17, i22 97" [nn.cpp:85]   --->   Operation 2889 'mul' 'mul_ln85_6' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 2890 [1/1] (0.00ns)   --->   "%zext_ln85_19 = zext i15 %layer1_output_7" [nn.cpp:85]   --->   Operation 2890 'zext' 'zext_ln85_19' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2891 [1/1] (0.00ns)   --->   "%zext_ln85_20 = zext i15 %layer1_output_7" [nn.cpp:85]   --->   Operation 2891 'zext' 'zext_ln85_20' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2892 [1/1] (0.00ns)   --->   "%zext_ln85_21 = zext i15 %layer1_output_7" [nn.cpp:85]   --->   Operation 2892 'zext' 'zext_ln85_21' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2893 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_6)   --->   "%mul_ln85_7 = mul i21 %zext_ln85_21, i21 2097123" [nn.cpp:85]   --->   Operation 2893 'mul' 'mul_ln85_7' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 2894 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_22 = add i24 %shl_ln85_26, i24 %sext_ln85_5" [nn.cpp:85]   --->   Operation 2894 'add' 'add_ln85_22' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 2895 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_23)   --->   "%mul_ln85_23 = mul i24 %zext_ln85_15, i24 16777077" [nn.cpp:85]   --->   Operation 2895 'mul' 'mul_ln85_23' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 2896 [1/1] (0.00ns)   --->   "%tmp_367 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_22, i32 8, i32 23" [nn.cpp:85]   --->   Operation 2896 'partselect' 'tmp_367' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2897 [1/1] (0.00ns)   --->   "%shl_ln85_27 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_367, i8 0" [nn.cpp:85]   --->   Operation 2897 'bitconcatenate' 'shl_ln85_27' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2898 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_23 = add i24 %shl_ln85_27, i24 %mul_ln85_23" [nn.cpp:85]   --->   Operation 2898 'add' 'add_ln85_23' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 2899 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_24)   --->   "%mul_ln85_24 = mul i24 %zext_ln85_16, i24 337" [nn.cpp:85]   --->   Operation 2899 'mul' 'mul_ln85_24' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 2900 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_41 = add i24 %shl_ln85_47, i24 %zext_ln85_67" [nn.cpp:85]   --->   Operation 2900 'add' 'add_ln85_41' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 2901 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_42)   --->   "%mul_ln85_41 = mul i24 %zext_ln85_15, i24 16776868" [nn.cpp:85]   --->   Operation 2901 'mul' 'mul_ln85_41' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 2902 [1/1] (0.00ns)   --->   "%tmp_386 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_41, i32 8, i32 23" [nn.cpp:85]   --->   Operation 2902 'partselect' 'tmp_386' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2903 [1/1] (0.00ns)   --->   "%shl_ln85_48 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_386, i8 0" [nn.cpp:85]   --->   Operation 2903 'bitconcatenate' 'shl_ln85_48' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2904 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_42 = add i24 %shl_ln85_48, i24 %mul_ln85_41" [nn.cpp:85]   --->   Operation 2904 'add' 'add_ln85_42' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 2905 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_43)   --->   "%mul_ln85_42 = mul i24 %zext_ln85_16, i24 271" [nn.cpp:85]   --->   Operation 2905 'mul' 'mul_ln85_42' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 2906 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_44)   --->   "%mul_ln85_43 = mul i24 %zext_ln85_19, i24 395" [nn.cpp:85]   --->   Operation 2906 'mul' 'mul_ln85_43' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 2907 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_60 = add i24 %shl_ln85_66, i24 %mul_ln85_60" [nn.cpp:85]   --->   Operation 2907 'add' 'add_ln85_60' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 2908 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_61)   --->   "%mul_ln85_61 = mul i24 %zext_ln85_15, i24 16777006" [nn.cpp:85]   --->   Operation 2908 'mul' 'mul_ln85_61' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 2909 [1/1] (0.00ns)   --->   "%tmp_405 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_60, i32 8, i32 23" [nn.cpp:85]   --->   Operation 2909 'partselect' 'tmp_405' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2910 [1/1] (0.00ns)   --->   "%shl_ln85_67 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_405, i8 0" [nn.cpp:85]   --->   Operation 2910 'bitconcatenate' 'shl_ln85_67' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2911 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_61 = add i24 %shl_ln85_67, i24 %mul_ln85_61" [nn.cpp:85]   --->   Operation 2911 'add' 'add_ln85_61' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 2912 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_62)   --->   "%mul_ln85_62 = mul i24 %zext_ln85_16, i24 16777027" [nn.cpp:85]   --->   Operation 2912 'mul' 'mul_ln85_62' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 2913 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_63)   --->   "%mul_ln85_63 = mul i23 %zext_ln85_20, i23 8388527" [nn.cpp:85]   --->   Operation 2913 'mul' 'mul_ln85_63' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 2914 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_79 = add i24 %shl_ln85_88, i24 %mul_ln85_77" [nn.cpp:85]   --->   Operation 2914 'add' 'add_ln85_79' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 2915 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_80)   --->   "%mul_ln85_78 = mul i24 %zext_ln85_15, i24 382" [nn.cpp:85]   --->   Operation 2915 'mul' 'mul_ln85_78' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 2916 [1/1] (0.00ns)   --->   "%tmp_424 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_79, i32 8, i32 23" [nn.cpp:85]   --->   Operation 2916 'partselect' 'tmp_424' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2917 [1/1] (0.00ns)   --->   "%shl_ln85_89 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_424, i8 0" [nn.cpp:85]   --->   Operation 2917 'bitconcatenate' 'shl_ln85_89' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2918 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_80 = add i24 %shl_ln85_89, i24 %mul_ln85_78" [nn.cpp:85]   --->   Operation 2918 'add' 'add_ln85_80' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 2919 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_81)   --->   "%mul_ln85_79 = mul i24 %zext_ln85_16, i24 16776842" [nn.cpp:85]   --->   Operation 2919 'mul' 'mul_ln85_79' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 2920 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_82)   --->   "%mul_ln85_80 = mul i24 %zext_ln85_19, i24 16776770" [nn.cpp:85]   --->   Operation 2920 'mul' 'mul_ln85_80' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 26 <SV = 25> <Delay = 4.20>
ST_26 : Operation 2921 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_4 = add i24 %shl_ln85_5, i24 %mul_ln85_5" [nn.cpp:85]   --->   Operation 2921 'add' 'add_ln85_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 2922 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_5)   --->   "%mul_ln85_6 = mul i22 %zext_ln85_17, i22 97" [nn.cpp:85]   --->   Operation 2922 'mul' 'mul_ln85_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 2923 [1/1] (0.00ns)   --->   "%tmp_349 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_4, i32 8, i32 23" [nn.cpp:85]   --->   Operation 2923 'partselect' 'tmp_349' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2924 [1/1] (0.00ns)   --->   "%shl_ln85_6 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_349, i8 0" [nn.cpp:85]   --->   Operation 2924 'bitconcatenate' 'shl_ln85_6' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2925 [1/1] (0.00ns) (grouped into DSP with root node add_ln85_5)   --->   "%zext_ln85_18 = zext i22 %mul_ln85_6" [nn.cpp:85]   --->   Operation 2925 'zext' 'zext_ln85_18' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2926 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_5 = add i24 %shl_ln85_6, i24 %zext_ln85_18" [nn.cpp:85]   --->   Operation 2926 'add' 'add_ln85_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 2927 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_6)   --->   "%mul_ln85_7 = mul i21 %zext_ln85_21, i21 2097123" [nn.cpp:85]   --->   Operation 2927 'mul' 'mul_ln85_7' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 2928 [1/1] (0.00ns)   --->   "%zext_ln85_22 = zext i15 %layer1_output_8" [nn.cpp:85]   --->   Operation 2928 'zext' 'zext_ln85_22' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2929 [1/1] (0.00ns)   --->   "%zext_ln85_23 = zext i15 %layer1_output_8" [nn.cpp:85]   --->   Operation 2929 'zext' 'zext_ln85_23' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2930 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_23 = add i24 %shl_ln85_27, i24 %mul_ln85_23" [nn.cpp:85]   --->   Operation 2930 'add' 'add_ln85_23' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 2931 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_24)   --->   "%mul_ln85_24 = mul i24 %zext_ln85_16, i24 337" [nn.cpp:85]   --->   Operation 2931 'mul' 'mul_ln85_24' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 2932 [1/1] (0.00ns)   --->   "%tmp_368 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_23, i32 8, i32 23" [nn.cpp:85]   --->   Operation 2932 'partselect' 'tmp_368' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2933 [1/1] (0.00ns)   --->   "%shl_ln85_28 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_368, i8 0" [nn.cpp:85]   --->   Operation 2933 'bitconcatenate' 'shl_ln85_28' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2934 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_24 = add i24 %shl_ln85_28, i24 %mul_ln85_24" [nn.cpp:85]   --->   Operation 2934 'add' 'add_ln85_24' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 2935 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_26)   --->   "%mul_ln85_25 = mul i24 %zext_ln85_22, i24 16776556" [nn.cpp:85]   --->   Operation 2935 'mul' 'mul_ln85_25' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 2936 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_42 = add i24 %shl_ln85_48, i24 %mul_ln85_41" [nn.cpp:85]   --->   Operation 2936 'add' 'add_ln85_42' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 2937 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_43)   --->   "%mul_ln85_42 = mul i24 %zext_ln85_16, i24 271" [nn.cpp:85]   --->   Operation 2937 'mul' 'mul_ln85_42' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 2938 [1/1] (0.00ns)   --->   "%tmp_387 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_42, i32 8, i32 23" [nn.cpp:85]   --->   Operation 2938 'partselect' 'tmp_387' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2939 [1/1] (0.00ns)   --->   "%shl_ln85_49 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_387, i8 0" [nn.cpp:85]   --->   Operation 2939 'bitconcatenate' 'shl_ln85_49' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2940 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_43 = add i24 %shl_ln85_49, i24 %mul_ln85_42" [nn.cpp:85]   --->   Operation 2940 'add' 'add_ln85_43' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 2941 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_44)   --->   "%mul_ln85_43 = mul i24 %zext_ln85_19, i24 395" [nn.cpp:85]   --->   Operation 2941 'mul' 'mul_ln85_43' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 2942 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_45)   --->   "%mul_ln85_44 = mul i23 %zext_ln85_23, i23 8388539" [nn.cpp:85]   --->   Operation 2942 'mul' 'mul_ln85_44' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 2943 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_61 = add i24 %shl_ln85_67, i24 %mul_ln85_61" [nn.cpp:85]   --->   Operation 2943 'add' 'add_ln85_61' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 2944 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_62)   --->   "%mul_ln85_62 = mul i24 %zext_ln85_16, i24 16777027" [nn.cpp:85]   --->   Operation 2944 'mul' 'mul_ln85_62' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 2945 [1/1] (0.00ns)   --->   "%tmp_406 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_61, i32 8, i32 23" [nn.cpp:85]   --->   Operation 2945 'partselect' 'tmp_406' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2946 [1/1] (0.00ns)   --->   "%shl_ln85_68 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_406, i8 0" [nn.cpp:85]   --->   Operation 2946 'bitconcatenate' 'shl_ln85_68' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2947 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_62 = add i24 %shl_ln85_68, i24 %mul_ln85_62" [nn.cpp:85]   --->   Operation 2947 'add' 'add_ln85_62' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 2948 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_63)   --->   "%mul_ln85_63 = mul i23 %zext_ln85_20, i23 8388527" [nn.cpp:85]   --->   Operation 2948 'mul' 'mul_ln85_63' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 2949 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_64)   --->   "%mul_ln85_64 = mul i23 %zext_ln85_23, i23 186" [nn.cpp:85]   --->   Operation 2949 'mul' 'mul_ln85_64' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 2950 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_80 = add i24 %shl_ln85_89, i24 %mul_ln85_78" [nn.cpp:85]   --->   Operation 2950 'add' 'add_ln85_80' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 2951 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_81)   --->   "%mul_ln85_79 = mul i24 %zext_ln85_16, i24 16776842" [nn.cpp:85]   --->   Operation 2951 'mul' 'mul_ln85_79' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 2952 [1/1] (0.00ns)   --->   "%tmp_425 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_80, i32 8, i32 23" [nn.cpp:85]   --->   Operation 2952 'partselect' 'tmp_425' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2953 [1/1] (0.00ns)   --->   "%shl_ln85_90 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_425, i8 0" [nn.cpp:85]   --->   Operation 2953 'bitconcatenate' 'shl_ln85_90' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2954 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_81 = add i24 %shl_ln85_90, i24 %mul_ln85_79" [nn.cpp:85]   --->   Operation 2954 'add' 'add_ln85_81' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 2955 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_82)   --->   "%mul_ln85_80 = mul i24 %zext_ln85_19, i24 16776770" [nn.cpp:85]   --->   Operation 2955 'mul' 'mul_ln85_80' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 2956 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_83)   --->   "%mul_ln85_81 = mul i24 %zext_ln85_22, i24 16777071" [nn.cpp:85]   --->   Operation 2956 'mul' 'mul_ln85_81' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 27 <SV = 26> <Delay = 6.37>
ST_27 : Operation 2957 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_5 = add i24 %shl_ln85_6, i24 %zext_ln85_18" [nn.cpp:85]   --->   Operation 2957 'add' 'add_ln85_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 2958 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_6)   --->   "%mul_ln85_7 = mul i21 %zext_ln85_21, i21 2097123" [nn.cpp:85]   --->   Operation 2958 'mul' 'mul_ln85_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 2959 [1/1] (0.00ns)   --->   "%tmp_350 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_5, i32 8, i32 23" [nn.cpp:85]   --->   Operation 2959 'partselect' 'tmp_350' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2960 [1/1] (0.00ns)   --->   "%shl_ln85_7 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_350, i8 0" [nn.cpp:85]   --->   Operation 2960 'bitconcatenate' 'shl_ln85_7' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2961 [1/1] (0.00ns) (grouped into DSP with root node add_ln85_6)   --->   "%sext_ln85_1 = sext i21 %mul_ln85_7" [nn.cpp:85]   --->   Operation 2961 'sext' 'sext_ln85_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2962 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_6 = add i24 %shl_ln85_7, i24 %sext_ln85_1" [nn.cpp:85]   --->   Operation 2962 'add' 'add_ln85_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 2963 [1/1] (0.00ns)   --->   "%zext_ln85_26 = zext i15 %layer1_output_9" [nn.cpp:85]   --->   Operation 2963 'zext' 'zext_ln85_26' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2964 [1/1] (0.00ns)   --->   "%zext_ln85_27 = zext i15 %layer1_output_9" [nn.cpp:85]   --->   Operation 2964 'zext' 'zext_ln85_27' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2965 [1/1] (0.00ns)   --->   "%zext_ln85_28 = zext i15 %layer1_output_9" [nn.cpp:85]   --->   Operation 2965 'zext' 'zext_ln85_28' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2966 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_8)   --->   "%mul_ln85_8 = mul i21 %zext_ln85_28, i21 2097131" [nn.cpp:85]   --->   Operation 2966 'mul' 'mul_ln85_8' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 2967 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_24 = add i24 %shl_ln85_28, i24 %mul_ln85_24" [nn.cpp:85]   --->   Operation 2967 'add' 'add_ln85_24' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 2968 [1/1] (0.00ns)   --->   "%shl_ln85_29 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i15.i8, i15 %layer1_output_7, i8 0" [nn.cpp:85]   --->   Operation 2968 'bitconcatenate' 'shl_ln85_29' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2969 [1/1] (0.00ns)   --->   "%zext_ln85_59 = zext i23 %shl_ln85_29" [nn.cpp:85]   --->   Operation 2969 'zext' 'zext_ln85_59' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2970 [1/1] (0.00ns)   --->   "%shl_ln85_30 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i15.i6, i15 %layer1_output_7, i6 0" [nn.cpp:85]   --->   Operation 2970 'bitconcatenate' 'shl_ln85_30' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2971 [1/1] (0.00ns)   --->   "%zext_ln85_60 = zext i21 %shl_ln85_30" [nn.cpp:85]   --->   Operation 2971 'zext' 'zext_ln85_60' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2972 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln85 = sub i24 %zext_ln85_59, i24 %zext_ln85_60" [nn.cpp:85]   --->   Operation 2972 'sub' 'sub_ln85' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 2973 [1/1] (0.00ns)   --->   "%tmp_369 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_24, i32 8, i32 23" [nn.cpp:85]   --->   Operation 2973 'partselect' 'tmp_369' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2974 [1/1] (0.00ns)   --->   "%shl_ln85_31 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_369, i8 0" [nn.cpp:85]   --->   Operation 2974 'bitconcatenate' 'shl_ln85_31' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2975 [1/1] (4.27ns) (root node of TernaryAdder)   --->   "%add_ln85_25 = add i24 %shl_ln85_31, i24 %sub_ln85" [nn.cpp:85]   --->   Operation 2975 'add' 'add_ln85_25' <Predicate = true> <Delay = 4.27> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 2976 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_26)   --->   "%mul_ln85_25 = mul i24 %zext_ln85_22, i24 16776556" [nn.cpp:85]   --->   Operation 2976 'mul' 'mul_ln85_25' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 2977 [1/1] (0.00ns)   --->   "%tmp_370 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_25, i32 8, i32 23" [nn.cpp:85]   --->   Operation 2977 'partselect' 'tmp_370' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2978 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_27)   --->   "%mul_ln85_26 = mul i21 %zext_ln85_28, i21 51" [nn.cpp:85]   --->   Operation 2978 'mul' 'mul_ln85_26' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 2979 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_43 = add i24 %shl_ln85_49, i24 %mul_ln85_42" [nn.cpp:85]   --->   Operation 2979 'add' 'add_ln85_43' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 2980 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_44)   --->   "%mul_ln85_43 = mul i24 %zext_ln85_19, i24 395" [nn.cpp:85]   --->   Operation 2980 'mul' 'mul_ln85_43' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 2981 [1/1] (0.00ns)   --->   "%tmp_388 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_43, i32 8, i32 23" [nn.cpp:85]   --->   Operation 2981 'partselect' 'tmp_388' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2982 [1/1] (0.00ns)   --->   "%shl_ln85_50 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_388, i8 0" [nn.cpp:85]   --->   Operation 2982 'bitconcatenate' 'shl_ln85_50' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2983 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_44 = add i24 %shl_ln85_50, i24 %mul_ln85_43" [nn.cpp:85]   --->   Operation 2983 'add' 'add_ln85_44' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 2984 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_45)   --->   "%mul_ln85_44 = mul i23 %zext_ln85_23, i23 8388539" [nn.cpp:85]   --->   Operation 2984 'mul' 'mul_ln85_44' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 2985 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_46)   --->   "%mul_ln85_45 = mul i24 %zext_ln85_26, i24 16776924" [nn.cpp:85]   --->   Operation 2985 'mul' 'mul_ln85_45' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 2986 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_62 = add i24 %shl_ln85_68, i24 %mul_ln85_62" [nn.cpp:85]   --->   Operation 2986 'add' 'add_ln85_62' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 2987 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_63)   --->   "%mul_ln85_63 = mul i23 %zext_ln85_20, i23 8388527" [nn.cpp:85]   --->   Operation 2987 'mul' 'mul_ln85_63' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 2988 [1/1] (0.00ns)   --->   "%tmp_407 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_62, i32 8, i32 23" [nn.cpp:85]   --->   Operation 2988 'partselect' 'tmp_407' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2989 [1/1] (0.00ns)   --->   "%shl_ln85_69 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_407, i8 0" [nn.cpp:85]   --->   Operation 2989 'bitconcatenate' 'shl_ln85_69' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2990 [1/1] (0.00ns) (grouped into DSP with root node add_ln85_63)   --->   "%sext_ln85_10 = sext i23 %mul_ln85_63" [nn.cpp:85]   --->   Operation 2990 'sext' 'sext_ln85_10' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2991 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_63 = add i24 %shl_ln85_69, i24 %sext_ln85_10" [nn.cpp:85]   --->   Operation 2991 'add' 'add_ln85_63' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 2992 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_64)   --->   "%mul_ln85_64 = mul i23 %zext_ln85_23, i23 186" [nn.cpp:85]   --->   Operation 2992 'mul' 'mul_ln85_64' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 2993 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_65)   --->   "%mul_ln85_65 = mul i23 %zext_ln85_27, i23 229" [nn.cpp:85]   --->   Operation 2993 'mul' 'mul_ln85_65' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 2994 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_81 = add i24 %shl_ln85_90, i24 %mul_ln85_79" [nn.cpp:85]   --->   Operation 2994 'add' 'add_ln85_81' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 2995 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_82)   --->   "%mul_ln85_80 = mul i24 %zext_ln85_19, i24 16776770" [nn.cpp:85]   --->   Operation 2995 'mul' 'mul_ln85_80' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 2996 [1/1] (0.00ns)   --->   "%tmp_426 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_81, i32 8, i32 23" [nn.cpp:85]   --->   Operation 2996 'partselect' 'tmp_426' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2997 [1/1] (0.00ns)   --->   "%shl_ln85_91 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_426, i8 0" [nn.cpp:85]   --->   Operation 2997 'bitconcatenate' 'shl_ln85_91' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2998 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_82 = add i24 %shl_ln85_91, i24 %mul_ln85_80" [nn.cpp:85]   --->   Operation 2998 'add' 'add_ln85_82' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 2999 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_83)   --->   "%mul_ln85_81 = mul i24 %zext_ln85_22, i24 16777071" [nn.cpp:85]   --->   Operation 2999 'mul' 'mul_ln85_81' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 3000 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_84)   --->   "%mul_ln85_82 = mul i24 %zext_ln85_26, i24 16776673" [nn.cpp:85]   --->   Operation 3000 'mul' 'mul_ln85_82' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 28 <SV = 27> <Delay = 6.37>
ST_28 : Operation 3001 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_6 = add i24 %shl_ln85_7, i24 %sext_ln85_1" [nn.cpp:85]   --->   Operation 3001 'add' 'add_ln85_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 3002 [1/1] (0.00ns)   --->   "%shl_ln85_8 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i15.i8, i15 %layer1_output_8, i8 0" [nn.cpp:85]   --->   Operation 3002 'bitconcatenate' 'shl_ln85_8' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3003 [1/1] (0.00ns)   --->   "%zext_ln85_24 = zext i23 %shl_ln85_8" [nn.cpp:85]   --->   Operation 3003 'zext' 'zext_ln85_24' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3004 [1/1] (0.00ns)   --->   "%shl_ln85_9 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i15.i3, i15 %layer1_output_8, i3 0" [nn.cpp:85]   --->   Operation 3004 'bitconcatenate' 'shl_ln85_9' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3005 [1/1] (0.00ns)   --->   "%zext_ln85_25 = zext i18 %shl_ln85_9" [nn.cpp:85]   --->   Operation 3005 'zext' 'zext_ln85_25' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3006 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln85_95 = add i24 %zext_ln85_24, i24 %zext_ln85_25" [nn.cpp:85]   --->   Operation 3006 'add' 'add_ln85_95' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 3007 [1/1] (0.00ns)   --->   "%tmp_351 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_6, i32 8, i32 23" [nn.cpp:85]   --->   Operation 3007 'partselect' 'tmp_351' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3008 [1/1] (0.00ns)   --->   "%shl_ln85_s = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_351, i8 0" [nn.cpp:85]   --->   Operation 3008 'bitconcatenate' 'shl_ln85_s' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3009 [1/1] (4.27ns) (root node of TernaryAdder)   --->   "%add_ln85_7 = add i24 %shl_ln85_s, i24 %add_ln85_95" [nn.cpp:85]   --->   Operation 3009 'add' 'add_ln85_7' <Predicate = true> <Delay = 4.27> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 3010 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_8)   --->   "%mul_ln85_8 = mul i21 %zext_ln85_28, i21 2097131" [nn.cpp:85]   --->   Operation 3010 'mul' 'mul_ln85_8' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 3011 [1/1] (0.00ns)   --->   "%tmp_352 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_7, i32 8, i32 23" [nn.cpp:85]   --->   Operation 3011 'partselect' 'tmp_352' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3012 [1/1] (0.00ns)   --->   "%zext_ln85_29 = zext i15 %layer1_output_10" [nn.cpp:85]   --->   Operation 3012 'zext' 'zext_ln85_29' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3013 [1/1] (0.00ns)   --->   "%zext_ln85_30 = zext i15 %layer1_output_10" [nn.cpp:85]   --->   Operation 3013 'zext' 'zext_ln85_30' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3014 [1/1] (0.00ns)   --->   "%zext_ln85_31 = zext i15 %layer1_output_10" [nn.cpp:85]   --->   Operation 3014 'zext' 'zext_ln85_31' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3015 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_9)   --->   "%mul_ln85_9 = mul i22 %zext_ln85_31, i22 4194247" [nn.cpp:85]   --->   Operation 3015 'mul' 'mul_ln85_9' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 3016 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_26)   --->   "%mul_ln85_25 = mul i24 %zext_ln85_22, i24 16776556" [nn.cpp:85]   --->   Operation 3016 'mul' 'mul_ln85_25' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 3017 [1/1] (0.00ns)   --->   "%shl_ln85_32 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_370, i8 0" [nn.cpp:85]   --->   Operation 3017 'bitconcatenate' 'shl_ln85_32' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3018 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_26 = add i24 %shl_ln85_32, i24 %mul_ln85_25" [nn.cpp:85]   --->   Operation 3018 'add' 'add_ln85_26' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 3019 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_27)   --->   "%mul_ln85_26 = mul i21 %zext_ln85_28, i21 51" [nn.cpp:85]   --->   Operation 3019 'mul' 'mul_ln85_26' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 3020 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_28)   --->   "%mul_ln85_27 = mul i24 %zext_ln85_30, i24 16776619" [nn.cpp:85]   --->   Operation 3020 'mul' 'mul_ln85_27' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 3021 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_44 = add i24 %shl_ln85_50, i24 %mul_ln85_43" [nn.cpp:85]   --->   Operation 3021 'add' 'add_ln85_44' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 3022 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_45)   --->   "%mul_ln85_44 = mul i23 %zext_ln85_23, i23 8388539" [nn.cpp:85]   --->   Operation 3022 'mul' 'mul_ln85_44' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 3023 [1/1] (0.00ns)   --->   "%tmp_389 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_44, i32 8, i32 23" [nn.cpp:85]   --->   Operation 3023 'partselect' 'tmp_389' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3024 [1/1] (0.00ns)   --->   "%shl_ln85_51 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_389, i8 0" [nn.cpp:85]   --->   Operation 3024 'bitconcatenate' 'shl_ln85_51' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3025 [1/1] (0.00ns) (grouped into DSP with root node add_ln85_45)   --->   "%sext_ln85_9 = sext i23 %mul_ln85_44" [nn.cpp:85]   --->   Operation 3025 'sext' 'sext_ln85_9' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3026 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_45 = add i24 %shl_ln85_51, i24 %sext_ln85_9" [nn.cpp:85]   --->   Operation 3026 'add' 'add_ln85_45' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 3027 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_46)   --->   "%mul_ln85_45 = mul i24 %zext_ln85_26, i24 16776924" [nn.cpp:85]   --->   Operation 3027 'mul' 'mul_ln85_45' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 3028 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_47)   --->   "%mul_ln85_46 = mul i24 %zext_ln85_30, i24 354" [nn.cpp:85]   --->   Operation 3028 'mul' 'mul_ln85_46' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 3029 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_63 = add i24 %shl_ln85_69, i24 %sext_ln85_10" [nn.cpp:85]   --->   Operation 3029 'add' 'add_ln85_63' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 3030 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_64)   --->   "%mul_ln85_64 = mul i23 %zext_ln85_23, i23 186" [nn.cpp:85]   --->   Operation 3030 'mul' 'mul_ln85_64' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 3031 [1/1] (0.00ns)   --->   "%tmp_408 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_63, i32 8, i32 23" [nn.cpp:85]   --->   Operation 3031 'partselect' 'tmp_408' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3032 [1/1] (0.00ns)   --->   "%shl_ln85_70 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_408, i8 0" [nn.cpp:85]   --->   Operation 3032 'bitconcatenate' 'shl_ln85_70' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3033 [1/1] (0.00ns) (grouped into DSP with root node add_ln85_64)   --->   "%zext_ln85_72 = zext i23 %mul_ln85_64" [nn.cpp:85]   --->   Operation 3033 'zext' 'zext_ln85_72' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3034 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_64 = add i24 %shl_ln85_70, i24 %zext_ln85_72" [nn.cpp:85]   --->   Operation 3034 'add' 'add_ln85_64' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 3035 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_65)   --->   "%mul_ln85_65 = mul i23 %zext_ln85_27, i23 229" [nn.cpp:85]   --->   Operation 3035 'mul' 'mul_ln85_65' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 3036 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_66)   --->   "%mul_ln85_66 = mul i23 %zext_ln85_29, i23 154" [nn.cpp:85]   --->   Operation 3036 'mul' 'mul_ln85_66' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 3037 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_82 = add i24 %shl_ln85_91, i24 %mul_ln85_80" [nn.cpp:85]   --->   Operation 3037 'add' 'add_ln85_82' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 3038 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_83)   --->   "%mul_ln85_81 = mul i24 %zext_ln85_22, i24 16777071" [nn.cpp:85]   --->   Operation 3038 'mul' 'mul_ln85_81' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 3039 [1/1] (0.00ns)   --->   "%tmp_427 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_82, i32 8, i32 23" [nn.cpp:85]   --->   Operation 3039 'partselect' 'tmp_427' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3040 [1/1] (0.00ns)   --->   "%shl_ln85_92 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_427, i8 0" [nn.cpp:85]   --->   Operation 3040 'bitconcatenate' 'shl_ln85_92' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3041 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_83 = add i24 %shl_ln85_92, i24 %mul_ln85_81" [nn.cpp:85]   --->   Operation 3041 'add' 'add_ln85_83' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 3042 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_84)   --->   "%mul_ln85_82 = mul i24 %zext_ln85_26, i24 16776673" [nn.cpp:85]   --->   Operation 3042 'mul' 'mul_ln85_82' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 3043 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_85)   --->   "%mul_ln85_83 = mul i24 %zext_ln85_30, i24 16776975" [nn.cpp:85]   --->   Operation 3043 'mul' 'mul_ln85_83' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 29 <SV = 28> <Delay = 4.20>
ST_29 : Operation 3044 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_8)   --->   "%mul_ln85_8 = mul i21 %zext_ln85_28, i21 2097131" [nn.cpp:85]   --->   Operation 3044 'mul' 'mul_ln85_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 3045 [1/1] (0.00ns)   --->   "%shl_ln85_10 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_352, i8 0" [nn.cpp:85]   --->   Operation 3045 'bitconcatenate' 'shl_ln85_10' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3046 [1/1] (0.00ns) (grouped into DSP with root node add_ln85_8)   --->   "%sext_ln85_2 = sext i21 %mul_ln85_8" [nn.cpp:85]   --->   Operation 3046 'sext' 'sext_ln85_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3047 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_8 = add i24 %shl_ln85_10, i24 %sext_ln85_2" [nn.cpp:85]   --->   Operation 3047 'add' 'add_ln85_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 3048 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_9)   --->   "%mul_ln85_9 = mul i22 %zext_ln85_31, i22 4194247" [nn.cpp:85]   --->   Operation 3048 'mul' 'mul_ln85_9' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 3049 [1/1] (0.00ns)   --->   "%zext_ln85_32 = zext i15 %layer1_output_11" [nn.cpp:85]   --->   Operation 3049 'zext' 'zext_ln85_32' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3050 [1/1] (0.00ns)   --->   "%zext_ln85_33 = zext i15 %layer1_output_11" [nn.cpp:85]   --->   Operation 3050 'zext' 'zext_ln85_33' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3051 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_10)   --->   "%mul_ln85_10 = mul i22 %zext_ln85_33, i22 4194246" [nn.cpp:85]   --->   Operation 3051 'mul' 'mul_ln85_10' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 3052 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_26 = add i24 %shl_ln85_32, i24 %mul_ln85_25" [nn.cpp:85]   --->   Operation 3052 'add' 'add_ln85_26' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 3053 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_27)   --->   "%mul_ln85_26 = mul i21 %zext_ln85_28, i21 51" [nn.cpp:85]   --->   Operation 3053 'mul' 'mul_ln85_26' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 3054 [1/1] (0.00ns)   --->   "%tmp_371 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_26, i32 8, i32 23" [nn.cpp:85]   --->   Operation 3054 'partselect' 'tmp_371' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3055 [1/1] (0.00ns)   --->   "%shl_ln85_33 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_371, i8 0" [nn.cpp:85]   --->   Operation 3055 'bitconcatenate' 'shl_ln85_33' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3056 [1/1] (0.00ns) (grouped into DSP with root node add_ln85_27)   --->   "%zext_ln85_61 = zext i21 %mul_ln85_26" [nn.cpp:85]   --->   Operation 3056 'zext' 'zext_ln85_61' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3057 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_27 = add i24 %shl_ln85_33, i24 %zext_ln85_61" [nn.cpp:85]   --->   Operation 3057 'add' 'add_ln85_27' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 3058 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_28)   --->   "%mul_ln85_27 = mul i24 %zext_ln85_30, i24 16776619" [nn.cpp:85]   --->   Operation 3058 'mul' 'mul_ln85_27' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 3059 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_29)   --->   "%mul_ln85_28 = mul i24 %zext_ln85_32, i24 16776859" [nn.cpp:85]   --->   Operation 3059 'mul' 'mul_ln85_28' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 3060 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_45 = add i24 %shl_ln85_51, i24 %sext_ln85_9" [nn.cpp:85]   --->   Operation 3060 'add' 'add_ln85_45' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 3061 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_46)   --->   "%mul_ln85_45 = mul i24 %zext_ln85_26, i24 16776924" [nn.cpp:85]   --->   Operation 3061 'mul' 'mul_ln85_45' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 3062 [1/1] (0.00ns)   --->   "%tmp_390 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_45, i32 8, i32 23" [nn.cpp:85]   --->   Operation 3062 'partselect' 'tmp_390' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3063 [1/1] (0.00ns)   --->   "%shl_ln85_52 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_390, i8 0" [nn.cpp:85]   --->   Operation 3063 'bitconcatenate' 'shl_ln85_52' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3064 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_46 = add i24 %shl_ln85_52, i24 %mul_ln85_45" [nn.cpp:85]   --->   Operation 3064 'add' 'add_ln85_46' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 3065 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_47)   --->   "%mul_ln85_46 = mul i24 %zext_ln85_30, i24 354" [nn.cpp:85]   --->   Operation 3065 'mul' 'mul_ln85_46' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 3066 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_48)   --->   "%mul_ln85_47 = mul i24 %zext_ln85_32, i24 403" [nn.cpp:85]   --->   Operation 3066 'mul' 'mul_ln85_47' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 3067 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_64 = add i24 %shl_ln85_70, i24 %zext_ln85_72" [nn.cpp:85]   --->   Operation 3067 'add' 'add_ln85_64' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 3068 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_65)   --->   "%mul_ln85_65 = mul i23 %zext_ln85_27, i23 229" [nn.cpp:85]   --->   Operation 3068 'mul' 'mul_ln85_65' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 3069 [1/1] (0.00ns)   --->   "%tmp_409 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_64, i32 8, i32 23" [nn.cpp:85]   --->   Operation 3069 'partselect' 'tmp_409' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3070 [1/1] (0.00ns)   --->   "%shl_ln85_71 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_409, i8 0" [nn.cpp:85]   --->   Operation 3070 'bitconcatenate' 'shl_ln85_71' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3071 [1/1] (0.00ns) (grouped into DSP with root node add_ln85_65)   --->   "%zext_ln85_73 = zext i23 %mul_ln85_65" [nn.cpp:85]   --->   Operation 3071 'zext' 'zext_ln85_73' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3072 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_65 = add i24 %shl_ln85_71, i24 %zext_ln85_73" [nn.cpp:85]   --->   Operation 3072 'add' 'add_ln85_65' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 3073 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_66)   --->   "%mul_ln85_66 = mul i23 %zext_ln85_29, i23 154" [nn.cpp:85]   --->   Operation 3073 'mul' 'mul_ln85_66' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 3074 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_83 = add i24 %shl_ln85_92, i24 %mul_ln85_81" [nn.cpp:85]   --->   Operation 3074 'add' 'add_ln85_83' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 3075 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_84)   --->   "%mul_ln85_82 = mul i24 %zext_ln85_26, i24 16776673" [nn.cpp:85]   --->   Operation 3075 'mul' 'mul_ln85_82' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 3076 [1/1] (0.00ns)   --->   "%tmp_428 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_83, i32 8, i32 23" [nn.cpp:85]   --->   Operation 3076 'partselect' 'tmp_428' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3077 [1/1] (0.00ns)   --->   "%shl_ln85_93 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_428, i8 0" [nn.cpp:85]   --->   Operation 3077 'bitconcatenate' 'shl_ln85_93' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3078 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_84 = add i24 %shl_ln85_93, i24 %mul_ln85_82" [nn.cpp:85]   --->   Operation 3078 'add' 'add_ln85_84' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 3079 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_85)   --->   "%mul_ln85_83 = mul i24 %zext_ln85_30, i24 16776975" [nn.cpp:85]   --->   Operation 3079 'mul' 'mul_ln85_83' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 3080 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_86)   --->   "%mul_ln85_84 = mul i24 %zext_ln85_32, i24 16776946" [nn.cpp:85]   --->   Operation 3080 'mul' 'mul_ln85_84' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 30 <SV = 29> <Delay = 4.20>
ST_30 : Operation 3081 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_8 = add i24 %shl_ln85_10, i24 %sext_ln85_2" [nn.cpp:85]   --->   Operation 3081 'add' 'add_ln85_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 3082 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_9)   --->   "%mul_ln85_9 = mul i22 %zext_ln85_31, i22 4194247" [nn.cpp:85]   --->   Operation 3082 'mul' 'mul_ln85_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 3083 [1/1] (0.00ns)   --->   "%tmp_353 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_8, i32 8, i32 23" [nn.cpp:85]   --->   Operation 3083 'partselect' 'tmp_353' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3084 [1/1] (0.00ns)   --->   "%shl_ln85_11 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_353, i8 0" [nn.cpp:85]   --->   Operation 3084 'bitconcatenate' 'shl_ln85_11' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3085 [1/1] (0.00ns) (grouped into DSP with root node add_ln85_9)   --->   "%sext_ln85_3 = sext i22 %mul_ln85_9" [nn.cpp:85]   --->   Operation 3085 'sext' 'sext_ln85_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3086 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_9 = add i24 %shl_ln85_11, i24 %sext_ln85_3" [nn.cpp:85]   --->   Operation 3086 'add' 'add_ln85_9' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 3087 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_10)   --->   "%mul_ln85_10 = mul i22 %zext_ln85_33, i22 4194246" [nn.cpp:85]   --->   Operation 3087 'mul' 'mul_ln85_10' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 3088 [1/1] (0.00ns)   --->   "%zext_ln85_35 = zext i15 %layer1_output_12" [nn.cpp:85]   --->   Operation 3088 'zext' 'zext_ln85_35' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3089 [1/1] (0.00ns)   --->   "%zext_ln85_36 = zext i15 %layer1_output_12" [nn.cpp:85]   --->   Operation 3089 'zext' 'zext_ln85_36' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3090 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_11)   --->   "%mul_ln85_11 = mul i24 %zext_ln85_35, i24 16776733" [nn.cpp:85]   --->   Operation 3090 'mul' 'mul_ln85_11' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 3091 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_27 = add i24 %shl_ln85_33, i24 %zext_ln85_61" [nn.cpp:85]   --->   Operation 3091 'add' 'add_ln85_27' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 3092 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_28)   --->   "%mul_ln85_27 = mul i24 %zext_ln85_30, i24 16776619" [nn.cpp:85]   --->   Operation 3092 'mul' 'mul_ln85_27' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 3093 [1/1] (0.00ns)   --->   "%tmp_372 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_27, i32 8, i32 23" [nn.cpp:85]   --->   Operation 3093 'partselect' 'tmp_372' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3094 [1/1] (0.00ns)   --->   "%shl_ln85_34 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_372, i8 0" [nn.cpp:85]   --->   Operation 3094 'bitconcatenate' 'shl_ln85_34' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3095 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_28 = add i24 %shl_ln85_34, i24 %mul_ln85_27" [nn.cpp:85]   --->   Operation 3095 'add' 'add_ln85_28' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 3096 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_29)   --->   "%mul_ln85_28 = mul i24 %zext_ln85_32, i24 16776859" [nn.cpp:85]   --->   Operation 3096 'mul' 'mul_ln85_28' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 3097 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_30)   --->   "%mul_ln85_29 = mul i23 %zext_ln85_36, i23 8388489" [nn.cpp:85]   --->   Operation 3097 'mul' 'mul_ln85_29' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 3098 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_46 = add i24 %shl_ln85_52, i24 %mul_ln85_45" [nn.cpp:85]   --->   Operation 3098 'add' 'add_ln85_46' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 3099 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_47)   --->   "%mul_ln85_46 = mul i24 %zext_ln85_30, i24 354" [nn.cpp:85]   --->   Operation 3099 'mul' 'mul_ln85_46' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 3100 [1/1] (0.00ns)   --->   "%tmp_391 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_46, i32 8, i32 23" [nn.cpp:85]   --->   Operation 3100 'partselect' 'tmp_391' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3101 [1/1] (0.00ns)   --->   "%shl_ln85_53 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_391, i8 0" [nn.cpp:85]   --->   Operation 3101 'bitconcatenate' 'shl_ln85_53' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3102 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_47 = add i24 %shl_ln85_53, i24 %mul_ln85_46" [nn.cpp:85]   --->   Operation 3102 'add' 'add_ln85_47' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 3103 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_48)   --->   "%mul_ln85_47 = mul i24 %zext_ln85_32, i24 403" [nn.cpp:85]   --->   Operation 3103 'mul' 'mul_ln85_47' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 3104 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_49)   --->   "%mul_ln85_48 = mul i24 %zext_ln85_35, i24 16775913" [nn.cpp:85]   --->   Operation 3104 'mul' 'mul_ln85_48' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 3105 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_65 = add i24 %shl_ln85_71, i24 %zext_ln85_73" [nn.cpp:85]   --->   Operation 3105 'add' 'add_ln85_65' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 3106 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_66)   --->   "%mul_ln85_66 = mul i23 %zext_ln85_29, i23 154" [nn.cpp:85]   --->   Operation 3106 'mul' 'mul_ln85_66' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 3107 [1/1] (0.00ns)   --->   "%tmp_410 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_65, i32 8, i32 23" [nn.cpp:85]   --->   Operation 3107 'partselect' 'tmp_410' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3108 [1/1] (0.00ns)   --->   "%shl_ln85_72 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_410, i8 0" [nn.cpp:85]   --->   Operation 3108 'bitconcatenate' 'shl_ln85_72' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3109 [1/1] (0.00ns) (grouped into DSP with root node add_ln85_66)   --->   "%zext_ln85_74 = zext i23 %mul_ln85_66" [nn.cpp:85]   --->   Operation 3109 'zext' 'zext_ln85_74' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3110 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_66 = add i24 %shl_ln85_72, i24 %zext_ln85_74" [nn.cpp:85]   --->   Operation 3110 'add' 'add_ln85_66' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 3111 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_84 = add i24 %shl_ln85_93, i24 %mul_ln85_82" [nn.cpp:85]   --->   Operation 3111 'add' 'add_ln85_84' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 3112 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_85)   --->   "%mul_ln85_83 = mul i24 %zext_ln85_30, i24 16776975" [nn.cpp:85]   --->   Operation 3112 'mul' 'mul_ln85_83' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 3113 [1/1] (0.00ns)   --->   "%tmp_429 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_84, i32 8, i32 23" [nn.cpp:85]   --->   Operation 3113 'partselect' 'tmp_429' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3114 [1/1] (0.00ns)   --->   "%shl_ln85_94 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_429, i8 0" [nn.cpp:85]   --->   Operation 3114 'bitconcatenate' 'shl_ln85_94' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 3115 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_85 = add i24 %shl_ln85_94, i24 %mul_ln85_83" [nn.cpp:85]   --->   Operation 3115 'add' 'add_ln85_85' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 3116 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_86)   --->   "%mul_ln85_84 = mul i24 %zext_ln85_32, i24 16776946" [nn.cpp:85]   --->   Operation 3116 'mul' 'mul_ln85_84' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 3117 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_87)   --->   "%mul_ln85_85 = mul i24 %zext_ln85_35, i24 939" [nn.cpp:85]   --->   Operation 3117 'mul' 'mul_ln85_85' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 31 <SV = 30> <Delay = 4.74>
ST_31 : Operation 3118 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_9 = add i24 %shl_ln85_11, i24 %sext_ln85_3" [nn.cpp:85]   --->   Operation 3118 'add' 'add_ln85_9' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 3119 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_10)   --->   "%mul_ln85_10 = mul i22 %zext_ln85_33, i22 4194246" [nn.cpp:85]   --->   Operation 3119 'mul' 'mul_ln85_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 3120 [1/1] (0.00ns)   --->   "%tmp_354 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_9, i32 8, i32 23" [nn.cpp:85]   --->   Operation 3120 'partselect' 'tmp_354' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3121 [1/1] (0.00ns)   --->   "%shl_ln85_12 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_354, i8 0" [nn.cpp:85]   --->   Operation 3121 'bitconcatenate' 'shl_ln85_12' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3122 [1/1] (0.00ns) (grouped into DSP with root node add_ln85_10)   --->   "%sext_ln85_4 = sext i22 %mul_ln85_10" [nn.cpp:85]   --->   Operation 3122 'sext' 'sext_ln85_4' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3123 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_10 = add i24 %shl_ln85_12, i24 %sext_ln85_4" [nn.cpp:85]   --->   Operation 3123 'add' 'add_ln85_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 3124 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_11)   --->   "%mul_ln85_11 = mul i24 %zext_ln85_35, i24 16776733" [nn.cpp:85]   --->   Operation 3124 'mul' 'mul_ln85_11' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 3125 [1/1] (0.00ns)   --->   "%zext_ln85_37 = zext i15 %layer1_output_13" [nn.cpp:85]   --->   Operation 3125 'zext' 'zext_ln85_37' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3126 [1/1] (0.00ns)   --->   "%zext_ln85_38 = zext i15 %layer1_output_13" [nn.cpp:85]   --->   Operation 3126 'zext' 'zext_ln85_38' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3127 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_12)   --->   "%mul_ln85_12 = mul i24 %zext_ln85_38, i24 16776989" [nn.cpp:85]   --->   Operation 3127 'mul' 'mul_ln85_12' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 3128 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_28 = add i24 %shl_ln85_34, i24 %mul_ln85_27" [nn.cpp:85]   --->   Operation 3128 'add' 'add_ln85_28' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 3129 [1/1] (0.00ns)   --->   "%tmp_373 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_28, i32 8, i32 23" [nn.cpp:85]   --->   Operation 3129 'partselect' 'tmp_373' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3130 [1/1] (0.00ns)   --->   "%shl_ln85_35 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_373, i8 0" [nn.cpp:85]   --->   Operation 3130 'bitconcatenate' 'shl_ln85_35' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3131 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_29)   --->   "%mul_ln85_28 = mul i24 %zext_ln85_32, i24 16776859" [nn.cpp:85]   --->   Operation 3131 'mul' 'mul_ln85_28' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 3132 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_29 = add i24 %shl_ln85_35, i24 %mul_ln85_28" [nn.cpp:85]   --->   Operation 3132 'add' 'add_ln85_29' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 3133 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_30)   --->   "%mul_ln85_29 = mul i23 %zext_ln85_36, i23 8388489" [nn.cpp:85]   --->   Operation 3133 'mul' 'mul_ln85_29' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 3134 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_31)   --->   "%mul_ln85_30 = mul i24 %zext_ln85_38, i24 402" [nn.cpp:85]   --->   Operation 3134 'mul' 'mul_ln85_30' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 3135 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_47 = add i24 %shl_ln85_53, i24 %mul_ln85_46" [nn.cpp:85]   --->   Operation 3135 'add' 'add_ln85_47' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 3136 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_48)   --->   "%mul_ln85_47 = mul i24 %zext_ln85_32, i24 403" [nn.cpp:85]   --->   Operation 3136 'mul' 'mul_ln85_47' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 3137 [1/1] (0.00ns)   --->   "%tmp_392 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_47, i32 8, i32 23" [nn.cpp:85]   --->   Operation 3137 'partselect' 'tmp_392' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3138 [1/1] (0.00ns)   --->   "%shl_ln85_54 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_392, i8 0" [nn.cpp:85]   --->   Operation 3138 'bitconcatenate' 'shl_ln85_54' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3139 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_48 = add i24 %shl_ln85_54, i24 %mul_ln85_47" [nn.cpp:85]   --->   Operation 3139 'add' 'add_ln85_48' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 3140 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_49)   --->   "%mul_ln85_48 = mul i24 %zext_ln85_35, i24 16775913" [nn.cpp:85]   --->   Operation 3140 'mul' 'mul_ln85_48' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 3141 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_50)   --->   "%mul_ln85_49 = mul i24 %zext_ln85_38, i24 16776601" [nn.cpp:85]   --->   Operation 3141 'mul' 'mul_ln85_49' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 3142 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_66 = add i24 %shl_ln85_72, i24 %zext_ln85_74" [nn.cpp:85]   --->   Operation 3142 'add' 'add_ln85_66' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 3143 [1/1] (0.00ns)   --->   "%shl_ln85_73 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i15.i6, i15 %layer1_output_11, i6 0" [nn.cpp:85]   --->   Operation 3143 'bitconcatenate' 'shl_ln85_73' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3144 [1/1] (0.00ns)   --->   "%zext_ln85_75 = zext i21 %shl_ln85_73" [nn.cpp:85]   --->   Operation 3144 'zext' 'zext_ln85_75' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3145 [1/1] (0.00ns)   --->   "%shl_ln85_74 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i15.i4, i15 %layer1_output_11, i4 0" [nn.cpp:85]   --->   Operation 3145 'bitconcatenate' 'shl_ln85_74' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3146 [1/1] (0.00ns)   --->   "%zext_ln85_76 = zext i19 %shl_ln85_74" [nn.cpp:85]   --->   Operation 3146 'zext' 'zext_ln85_76' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3147 [1/1] (2.31ns)   --->   "%sub_ln85_1 = sub i22 %zext_ln85_75, i22 %zext_ln85_76" [nn.cpp:85]   --->   Operation 3147 'sub' 'sub_ln85_1' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3148 [1/1] (0.00ns)   --->   "%tmp_411 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_66, i32 8, i32 23" [nn.cpp:85]   --->   Operation 3148 'partselect' 'tmp_411' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3149 [1/1] (0.00ns)   --->   "%shl_ln85_75 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_411, i8 0" [nn.cpp:85]   --->   Operation 3149 'bitconcatenate' 'shl_ln85_75' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3150 [1/1] (0.00ns)   --->   "%sext_ln85_11 = sext i22 %sub_ln85_1" [nn.cpp:85]   --->   Operation 3150 'sext' 'sext_ln85_11' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3151 [1/1] (2.42ns)   --->   "%add_ln85_67 = add i24 %shl_ln85_75, i24 %sext_ln85_11" [nn.cpp:85]   --->   Operation 3151 'add' 'add_ln85_67' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3152 [1/1] (0.00ns)   --->   "%tmp_412 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_67, i32 8, i32 23" [nn.cpp:85]   --->   Operation 3152 'partselect' 'tmp_412' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3153 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_69)   --->   "%mul_ln85_67 = mul i24 %zext_ln85_38, i24 16777042" [nn.cpp:85]   --->   Operation 3153 'mul' 'mul_ln85_67' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 3154 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_85 = add i24 %shl_ln85_94, i24 %mul_ln85_83" [nn.cpp:85]   --->   Operation 3154 'add' 'add_ln85_85' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 3155 [1/1] (0.00ns)   --->   "%tmp_430 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_85, i32 8, i32 23" [nn.cpp:85]   --->   Operation 3155 'partselect' 'tmp_430' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3156 [1/1] (0.00ns)   --->   "%shl_ln85_95 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_430, i8 0" [nn.cpp:85]   --->   Operation 3156 'bitconcatenate' 'shl_ln85_95' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 3157 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_86)   --->   "%mul_ln85_84 = mul i24 %zext_ln85_32, i24 16776946" [nn.cpp:85]   --->   Operation 3157 'mul' 'mul_ln85_84' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 3158 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_86 = add i24 %shl_ln85_95, i24 %mul_ln85_84" [nn.cpp:85]   --->   Operation 3158 'add' 'add_ln85_86' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 3159 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_87)   --->   "%mul_ln85_85 = mul i24 %zext_ln85_35, i24 939" [nn.cpp:85]   --->   Operation 3159 'mul' 'mul_ln85_85' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 3160 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_88)   --->   "%mul_ln85_86 = mul i23 %zext_ln85_37, i23 196" [nn.cpp:85]   --->   Operation 3160 'mul' 'mul_ln85_86' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 32 <SV = 31> <Delay = 4.60>
ST_32 : Operation 3161 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_10 = add i24 %shl_ln85_12, i24 %sext_ln85_4" [nn.cpp:85]   --->   Operation 3161 'add' 'add_ln85_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 3162 [1/1] (0.00ns)   --->   "%zext_ln85_34 = zext i15 %layer1_output_12" [nn.cpp:85]   --->   Operation 3162 'zext' 'zext_ln85_34' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3163 [1/1] (0.00ns)   --->   "%tmp_355 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_10, i32 8, i32 23" [nn.cpp:85]   --->   Operation 3163 'partselect' 'tmp_355' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3164 [1/1] (0.00ns)   --->   "%shl_ln85_13 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_355, i8 0" [nn.cpp:85]   --->   Operation 3164 'bitconcatenate' 'shl_ln85_13' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3165 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_11)   --->   "%mul_ln85_11 = mul i24 %zext_ln85_35, i24 16776733" [nn.cpp:85]   --->   Operation 3165 'mul' 'mul_ln85_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 3166 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_11 = add i24 %shl_ln85_13, i24 %mul_ln85_11" [nn.cpp:85]   --->   Operation 3166 'add' 'add_ln85_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 3167 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_12)   --->   "%mul_ln85_12 = mul i24 %zext_ln85_38, i24 16776989" [nn.cpp:85]   --->   Operation 3167 'mul' 'mul_ln85_12' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 3168 [1/1] (0.00ns)   --->   "%zext_ln85_39 = zext i15 %layer1_output_14" [nn.cpp:85]   --->   Operation 3168 'zext' 'zext_ln85_39' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3169 [1/1] (0.00ns)   --->   "%zext_ln85_40 = zext i15 %layer1_output_14" [nn.cpp:85]   --->   Operation 3169 'zext' 'zext_ln85_40' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3170 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_13)   --->   "%mul_ln85_13 = mul i24 %zext_ln85_40, i24 345" [nn.cpp:85]   --->   Operation 3170 'mul' 'mul_ln85_13' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 3171 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_29 = add i24 %shl_ln85_35, i24 %mul_ln85_28" [nn.cpp:85]   --->   Operation 3171 'add' 'add_ln85_29' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 3172 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_30)   --->   "%mul_ln85_29 = mul i23 %zext_ln85_36, i23 8388489" [nn.cpp:85]   --->   Operation 3172 'mul' 'mul_ln85_29' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 3173 [1/1] (0.00ns)   --->   "%tmp_374 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_29, i32 8, i32 23" [nn.cpp:85]   --->   Operation 3173 'partselect' 'tmp_374' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3174 [1/1] (0.00ns)   --->   "%shl_ln85_36 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_374, i8 0" [nn.cpp:85]   --->   Operation 3174 'bitconcatenate' 'shl_ln85_36' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3175 [1/1] (0.00ns) (grouped into DSP with root node add_ln85_30)   --->   "%sext_ln85_6 = sext i23 %mul_ln85_29" [nn.cpp:85]   --->   Operation 3175 'sext' 'sext_ln85_6' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3176 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_30 = add i24 %shl_ln85_36, i24 %sext_ln85_6" [nn.cpp:85]   --->   Operation 3176 'add' 'add_ln85_30' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 3177 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_31)   --->   "%mul_ln85_30 = mul i24 %zext_ln85_38, i24 402" [nn.cpp:85]   --->   Operation 3177 'mul' 'mul_ln85_30' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 3178 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_32)   --->   "%mul_ln85_31 = mul i24 %zext_ln85_40, i24 16776943" [nn.cpp:85]   --->   Operation 3178 'mul' 'mul_ln85_31' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 3179 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_48 = add i24 %shl_ln85_54, i24 %mul_ln85_47" [nn.cpp:85]   --->   Operation 3179 'add' 'add_ln85_48' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 3180 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_49)   --->   "%mul_ln85_48 = mul i24 %zext_ln85_35, i24 16775913" [nn.cpp:85]   --->   Operation 3180 'mul' 'mul_ln85_48' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 3181 [1/1] (0.00ns)   --->   "%tmp_393 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_48, i32 8, i32 23" [nn.cpp:85]   --->   Operation 3181 'partselect' 'tmp_393' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3182 [1/1] (0.00ns)   --->   "%shl_ln85_55 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_393, i8 0" [nn.cpp:85]   --->   Operation 3182 'bitconcatenate' 'shl_ln85_55' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3183 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_49 = add i24 %shl_ln85_55, i24 %mul_ln85_48" [nn.cpp:85]   --->   Operation 3183 'add' 'add_ln85_49' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 3184 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_50)   --->   "%mul_ln85_49 = mul i24 %zext_ln85_38, i24 16776601" [nn.cpp:85]   --->   Operation 3184 'mul' 'mul_ln85_49' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 3185 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_51)   --->   "%mul_ln85_50 = mul i24 %zext_ln85_40, i24 16776366" [nn.cpp:85]   --->   Operation 3185 'mul' 'mul_ln85_50' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 3186 [1/1] (0.00ns)   --->   "%shl_ln85_76 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i15.i2, i15 %layer1_output_12, i2 0" [nn.cpp:85]   --->   Operation 3186 'bitconcatenate' 'shl_ln85_76' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3187 [1/1] (0.00ns)   --->   "%zext_ln85_77 = zext i17 %shl_ln85_76" [nn.cpp:85]   --->   Operation 3187 'zext' 'zext_ln85_77' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3188 [1/1] (2.18ns)   --->   "%sub_ln85_2 = sub i18 %zext_ln85_77, i18 %zext_ln85_34" [nn.cpp:85]   --->   Operation 3188 'sub' 'sub_ln85_2' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3189 [1/1] (0.00ns)   --->   "%shl_ln85_77 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_412, i8 0" [nn.cpp:85]   --->   Operation 3189 'bitconcatenate' 'shl_ln85_77' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3190 [1/1] (0.00ns)   --->   "%sext_ln85_12 = sext i18 %sub_ln85_2" [nn.cpp:85]   --->   Operation 3190 'sext' 'sext_ln85_12' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3191 [1/1] (2.42ns)   --->   "%add_ln85_68 = add i24 %shl_ln85_77, i24 %sext_ln85_12" [nn.cpp:85]   --->   Operation 3191 'add' 'add_ln85_68' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3192 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_69)   --->   "%mul_ln85_67 = mul i24 %zext_ln85_38, i24 16777042" [nn.cpp:85]   --->   Operation 3192 'mul' 'mul_ln85_67' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 3193 [1/1] (0.00ns)   --->   "%tmp_413 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_68, i32 8, i32 23" [nn.cpp:85]   --->   Operation 3193 'partselect' 'tmp_413' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3194 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_70)   --->   "%mul_ln85_68 = mul i23 %zext_ln85_39, i23 8388510" [nn.cpp:85]   --->   Operation 3194 'mul' 'mul_ln85_68' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 3195 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_86 = add i24 %shl_ln85_95, i24 %mul_ln85_84" [nn.cpp:85]   --->   Operation 3195 'add' 'add_ln85_86' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 3196 [1/1] (0.00ns)   --->   "%tmp_431 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_86, i32 8, i32 23" [nn.cpp:85]   --->   Operation 3196 'partselect' 'tmp_431' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3197 [1/1] (0.00ns)   --->   "%shl_ln85_96 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_431, i8 0" [nn.cpp:85]   --->   Operation 3197 'bitconcatenate' 'shl_ln85_96' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3198 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_87)   --->   "%mul_ln85_85 = mul i24 %zext_ln85_35, i24 939" [nn.cpp:85]   --->   Operation 3198 'mul' 'mul_ln85_85' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 3199 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_87 = add i24 %shl_ln85_96, i24 %mul_ln85_85" [nn.cpp:85]   --->   Operation 3199 'add' 'add_ln85_87' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 3200 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_88)   --->   "%mul_ln85_86 = mul i23 %zext_ln85_37, i23 196" [nn.cpp:85]   --->   Operation 3200 'mul' 'mul_ln85_86' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 3201 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_89)   --->   "%mul_ln85_87 = mul i24 %zext_ln85_40, i24 348" [nn.cpp:85]   --->   Operation 3201 'mul' 'mul_ln85_87' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 33 <SV = 32> <Delay = 4.20>
ST_33 : Operation 3202 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_11 = add i24 %shl_ln85_13, i24 %mul_ln85_11" [nn.cpp:85]   --->   Operation 3202 'add' 'add_ln85_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 3203 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_12)   --->   "%mul_ln85_12 = mul i24 %zext_ln85_38, i24 16776989" [nn.cpp:85]   --->   Operation 3203 'mul' 'mul_ln85_12' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 3204 [1/1] (0.00ns)   --->   "%tmp_356 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_11, i32 8, i32 23" [nn.cpp:85]   --->   Operation 3204 'partselect' 'tmp_356' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3205 [1/1] (0.00ns)   --->   "%shl_ln85_14 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_356, i8 0" [nn.cpp:85]   --->   Operation 3205 'bitconcatenate' 'shl_ln85_14' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3206 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_12 = add i24 %shl_ln85_14, i24 %mul_ln85_12" [nn.cpp:85]   --->   Operation 3206 'add' 'add_ln85_12' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 3207 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_13)   --->   "%mul_ln85_13 = mul i24 %zext_ln85_40, i24 345" [nn.cpp:85]   --->   Operation 3207 'mul' 'mul_ln85_13' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 3208 [1/1] (0.00ns)   --->   "%zext_ln85_41 = zext i15 %layer1_output_15" [nn.cpp:85]   --->   Operation 3208 'zext' 'zext_ln85_41' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3209 [1/1] (0.00ns)   --->   "%zext_ln85_42 = zext i15 %layer1_output_15" [nn.cpp:85]   --->   Operation 3209 'zext' 'zext_ln85_42' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3210 [1/1] (0.00ns)   --->   "%zext_ln85_43 = zext i15 %layer1_output_15" [nn.cpp:85]   --->   Operation 3210 'zext' 'zext_ln85_43' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3211 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_14)   --->   "%mul_ln85_14 = mul i24 %zext_ln85_43, i24 16776774" [nn.cpp:85]   --->   Operation 3211 'mul' 'mul_ln85_14' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 3212 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_30 = add i24 %shl_ln85_36, i24 %sext_ln85_6" [nn.cpp:85]   --->   Operation 3212 'add' 'add_ln85_30' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 3213 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_31)   --->   "%mul_ln85_30 = mul i24 %zext_ln85_38, i24 402" [nn.cpp:85]   --->   Operation 3213 'mul' 'mul_ln85_30' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 3214 [1/1] (0.00ns)   --->   "%tmp_375 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_30, i32 8, i32 23" [nn.cpp:85]   --->   Operation 3214 'partselect' 'tmp_375' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3215 [1/1] (0.00ns)   --->   "%shl_ln85_37 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_375, i8 0" [nn.cpp:85]   --->   Operation 3215 'bitconcatenate' 'shl_ln85_37' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3216 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_31 = add i24 %shl_ln85_37, i24 %mul_ln85_30" [nn.cpp:85]   --->   Operation 3216 'add' 'add_ln85_31' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 3217 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_32)   --->   "%mul_ln85_31 = mul i24 %zext_ln85_40, i24 16776943" [nn.cpp:85]   --->   Operation 3217 'mul' 'mul_ln85_31' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 3218 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_33)   --->   "%mul_ln85_32 = mul i23 %zext_ln85_42, i23 194" [nn.cpp:85]   --->   Operation 3218 'mul' 'mul_ln85_32' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 3219 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_49 = add i24 %shl_ln85_55, i24 %mul_ln85_48" [nn.cpp:85]   --->   Operation 3219 'add' 'add_ln85_49' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 3220 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_50)   --->   "%mul_ln85_49 = mul i24 %zext_ln85_38, i24 16776601" [nn.cpp:85]   --->   Operation 3220 'mul' 'mul_ln85_49' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 3221 [1/1] (0.00ns)   --->   "%tmp_394 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_49, i32 8, i32 23" [nn.cpp:85]   --->   Operation 3221 'partselect' 'tmp_394' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3222 [1/1] (0.00ns)   --->   "%shl_ln85_56 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_394, i8 0" [nn.cpp:85]   --->   Operation 3222 'bitconcatenate' 'shl_ln85_56' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3223 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_50 = add i24 %shl_ln85_56, i24 %mul_ln85_49" [nn.cpp:85]   --->   Operation 3223 'add' 'add_ln85_50' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 3224 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_51)   --->   "%mul_ln85_50 = mul i24 %zext_ln85_40, i24 16776366" [nn.cpp:85]   --->   Operation 3224 'mul' 'mul_ln85_50' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 3225 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_52)   --->   "%mul_ln85_51 = mul i23 %zext_ln85_42, i23 166" [nn.cpp:85]   --->   Operation 3225 'mul' 'mul_ln85_51' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 3226 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_69)   --->   "%mul_ln85_67 = mul i24 %zext_ln85_38, i24 16777042" [nn.cpp:85]   --->   Operation 3226 'mul' 'mul_ln85_67' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 3227 [1/1] (0.00ns)   --->   "%shl_ln85_78 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_413, i8 0" [nn.cpp:85]   --->   Operation 3227 'bitconcatenate' 'shl_ln85_78' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3228 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_69 = add i24 %shl_ln85_78, i24 %mul_ln85_67" [nn.cpp:85]   --->   Operation 3228 'add' 'add_ln85_69' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 3229 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_70)   --->   "%mul_ln85_68 = mul i23 %zext_ln85_39, i23 8388510" [nn.cpp:85]   --->   Operation 3229 'mul' 'mul_ln85_68' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 3230 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_71)   --->   "%mul_ln85_69 = mul i22 %zext_ln85_41, i22 110" [nn.cpp:85]   --->   Operation 3230 'mul' 'mul_ln85_69' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 3231 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_87 = add i24 %shl_ln85_96, i24 %mul_ln85_85" [nn.cpp:85]   --->   Operation 3231 'add' 'add_ln85_87' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 3232 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_88)   --->   "%mul_ln85_86 = mul i23 %zext_ln85_37, i23 196" [nn.cpp:85]   --->   Operation 3232 'mul' 'mul_ln85_86' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 3233 [1/1] (0.00ns)   --->   "%tmp_432 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_87, i32 8, i32 23" [nn.cpp:85]   --->   Operation 3233 'partselect' 'tmp_432' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3234 [1/1] (0.00ns)   --->   "%shl_ln85_97 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_432, i8 0" [nn.cpp:85]   --->   Operation 3234 'bitconcatenate' 'shl_ln85_97' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3235 [1/1] (0.00ns) (grouped into DSP with root node add_ln85_88)   --->   "%zext_ln85_84 = zext i23 %mul_ln85_86" [nn.cpp:85]   --->   Operation 3235 'zext' 'zext_ln85_84' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3236 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_88 = add i24 %shl_ln85_97, i24 %zext_ln85_84" [nn.cpp:85]   --->   Operation 3236 'add' 'add_ln85_88' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 3237 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_89)   --->   "%mul_ln85_87 = mul i24 %zext_ln85_40, i24 348" [nn.cpp:85]   --->   Operation 3237 'mul' 'mul_ln85_87' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 3238 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_90)   --->   "%mul_ln85_88 = mul i24 %zext_ln85_43, i24 16776874" [nn.cpp:85]   --->   Operation 3238 'mul' 'mul_ln85_88' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 34 <SV = 33> <Delay = 4.20>
ST_34 : Operation 3239 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_12 = add i24 %shl_ln85_14, i24 %mul_ln85_12" [nn.cpp:85]   --->   Operation 3239 'add' 'add_ln85_12' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 3240 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_13)   --->   "%mul_ln85_13 = mul i24 %zext_ln85_40, i24 345" [nn.cpp:85]   --->   Operation 3240 'mul' 'mul_ln85_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 3241 [1/1] (0.00ns)   --->   "%tmp_357 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_12, i32 8, i32 23" [nn.cpp:85]   --->   Operation 3241 'partselect' 'tmp_357' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3242 [1/1] (0.00ns)   --->   "%shl_ln85_15 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_357, i8 0" [nn.cpp:85]   --->   Operation 3242 'bitconcatenate' 'shl_ln85_15' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3243 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_13 = add i24 %shl_ln85_15, i24 %mul_ln85_13" [nn.cpp:85]   --->   Operation 3243 'add' 'add_ln85_13' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 3244 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_14)   --->   "%mul_ln85_14 = mul i24 %zext_ln85_43, i24 16776774" [nn.cpp:85]   --->   Operation 3244 'mul' 'mul_ln85_14' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 3245 [1/1] (0.00ns)   --->   "%zext_ln85_44 = zext i15 %layer1_output_16" [nn.cpp:85]   --->   Operation 3245 'zext' 'zext_ln85_44' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3246 [1/1] (0.00ns)   --->   "%zext_ln85_45 = zext i15 %layer1_output_16" [nn.cpp:85]   --->   Operation 3246 'zext' 'zext_ln85_45' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3247 [1/1] (0.00ns)   --->   "%zext_ln85_46 = zext i15 %layer1_output_16" [nn.cpp:85]   --->   Operation 3247 'zext' 'zext_ln85_46' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3248 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_15)   --->   "%mul_ln85_15 = mul i24 %zext_ln85_44, i24 357" [nn.cpp:85]   --->   Operation 3248 'mul' 'mul_ln85_15' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 3249 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_31 = add i24 %shl_ln85_37, i24 %mul_ln85_30" [nn.cpp:85]   --->   Operation 3249 'add' 'add_ln85_31' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 3250 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_32)   --->   "%mul_ln85_31 = mul i24 %zext_ln85_40, i24 16776943" [nn.cpp:85]   --->   Operation 3250 'mul' 'mul_ln85_31' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 3251 [1/1] (0.00ns)   --->   "%tmp_376 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_31, i32 8, i32 23" [nn.cpp:85]   --->   Operation 3251 'partselect' 'tmp_376' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3252 [1/1] (0.00ns)   --->   "%shl_ln85_38 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_376, i8 0" [nn.cpp:85]   --->   Operation 3252 'bitconcatenate' 'shl_ln85_38' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3253 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_32 = add i24 %shl_ln85_38, i24 %mul_ln85_31" [nn.cpp:85]   --->   Operation 3253 'add' 'add_ln85_32' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 3254 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_33)   --->   "%mul_ln85_32 = mul i23 %zext_ln85_42, i23 194" [nn.cpp:85]   --->   Operation 3254 'mul' 'mul_ln85_32' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 3255 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_34)   --->   "%mul_ln85_33 = mul i21 %zext_ln85_46, i21 2097123" [nn.cpp:85]   --->   Operation 3255 'mul' 'mul_ln85_33' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 3256 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_50 = add i24 %shl_ln85_56, i24 %mul_ln85_49" [nn.cpp:85]   --->   Operation 3256 'add' 'add_ln85_50' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 3257 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_51)   --->   "%mul_ln85_50 = mul i24 %zext_ln85_40, i24 16776366" [nn.cpp:85]   --->   Operation 3257 'mul' 'mul_ln85_50' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 3258 [1/1] (0.00ns)   --->   "%tmp_395 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_50, i32 8, i32 23" [nn.cpp:85]   --->   Operation 3258 'partselect' 'tmp_395' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3259 [1/1] (0.00ns)   --->   "%shl_ln85_57 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_395, i8 0" [nn.cpp:85]   --->   Operation 3259 'bitconcatenate' 'shl_ln85_57' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3260 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_51 = add i24 %shl_ln85_57, i24 %mul_ln85_50" [nn.cpp:85]   --->   Operation 3260 'add' 'add_ln85_51' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 3261 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_52)   --->   "%mul_ln85_51 = mul i23 %zext_ln85_42, i23 166" [nn.cpp:85]   --->   Operation 3261 'mul' 'mul_ln85_51' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 3262 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_53)   --->   "%mul_ln85_52 = mul i23 %zext_ln85_45, i23 231" [nn.cpp:85]   --->   Operation 3262 'mul' 'mul_ln85_52' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 3263 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_69 = add i24 %shl_ln85_78, i24 %mul_ln85_67" [nn.cpp:85]   --->   Operation 3263 'add' 'add_ln85_69' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 3264 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_70)   --->   "%mul_ln85_68 = mul i23 %zext_ln85_39, i23 8388510" [nn.cpp:85]   --->   Operation 3264 'mul' 'mul_ln85_68' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 3265 [1/1] (0.00ns)   --->   "%tmp_414 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_69, i32 8, i32 23" [nn.cpp:85]   --->   Operation 3265 'partselect' 'tmp_414' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3266 [1/1] (0.00ns)   --->   "%shl_ln85_79 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_414, i8 0" [nn.cpp:85]   --->   Operation 3266 'bitconcatenate' 'shl_ln85_79' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3267 [1/1] (0.00ns) (grouped into DSP with root node add_ln85_70)   --->   "%sext_ln85_13 = sext i23 %mul_ln85_68" [nn.cpp:85]   --->   Operation 3267 'sext' 'sext_ln85_13' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3268 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_70 = add i24 %shl_ln85_79, i24 %sext_ln85_13" [nn.cpp:85]   --->   Operation 3268 'add' 'add_ln85_70' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 3269 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_71)   --->   "%mul_ln85_69 = mul i22 %zext_ln85_41, i22 110" [nn.cpp:85]   --->   Operation 3269 'mul' 'mul_ln85_69' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 3270 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_72)   --->   "%mul_ln85_70 = mul i24 %zext_ln85_44, i24 16776223" [nn.cpp:85]   --->   Operation 3270 'mul' 'mul_ln85_70' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 3271 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_88 = add i24 %shl_ln85_97, i24 %zext_ln85_84" [nn.cpp:85]   --->   Operation 3271 'add' 'add_ln85_88' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 3272 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_89)   --->   "%mul_ln85_87 = mul i24 %zext_ln85_40, i24 348" [nn.cpp:85]   --->   Operation 3272 'mul' 'mul_ln85_87' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 3273 [1/1] (0.00ns)   --->   "%tmp_433 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_88, i32 8, i32 23" [nn.cpp:85]   --->   Operation 3273 'partselect' 'tmp_433' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3274 [1/1] (0.00ns)   --->   "%shl_ln85_98 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_433, i8 0" [nn.cpp:85]   --->   Operation 3274 'bitconcatenate' 'shl_ln85_98' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3275 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_89 = add i24 %shl_ln85_98, i24 %mul_ln85_87" [nn.cpp:85]   --->   Operation 3275 'add' 'add_ln85_89' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 3276 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_90)   --->   "%mul_ln85_88 = mul i24 %zext_ln85_43, i24 16776874" [nn.cpp:85]   --->   Operation 3276 'mul' 'mul_ln85_88' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 3277 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_91)   --->   "%mul_ln85_89 = mul i24 %zext_ln85_44, i24 328" [nn.cpp:85]   --->   Operation 3277 'mul' 'mul_ln85_89' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 35 <SV = 34> <Delay = 4.20>
ST_35 : Operation 3278 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_13 = add i24 %shl_ln85_15, i24 %mul_ln85_13" [nn.cpp:85]   --->   Operation 3278 'add' 'add_ln85_13' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 3279 [1/1] (0.00ns)   --->   "%tmp_358 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_13, i32 8, i32 23" [nn.cpp:85]   --->   Operation 3279 'partselect' 'tmp_358' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3280 [1/1] (0.00ns)   --->   "%shl_ln85_16 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_358, i8 0" [nn.cpp:85]   --->   Operation 3280 'bitconcatenate' 'shl_ln85_16' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3281 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_14)   --->   "%mul_ln85_14 = mul i24 %zext_ln85_43, i24 16776774" [nn.cpp:85]   --->   Operation 3281 'mul' 'mul_ln85_14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 3282 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_14 = add i24 %shl_ln85_16, i24 %mul_ln85_14" [nn.cpp:85]   --->   Operation 3282 'add' 'add_ln85_14' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 3283 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_15)   --->   "%mul_ln85_15 = mul i24 %zext_ln85_44, i24 357" [nn.cpp:85]   --->   Operation 3283 'mul' 'mul_ln85_15' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 3284 [1/1] (0.00ns)   --->   "%zext_ln85_47 = zext i15 %layer1_output_17" [nn.cpp:85]   --->   Operation 3284 'zext' 'zext_ln85_47' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3285 [1/1] (0.00ns)   --->   "%zext_ln85_48 = zext i15 %layer1_output_17" [nn.cpp:85]   --->   Operation 3285 'zext' 'zext_ln85_48' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3286 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_16)   --->   "%mul_ln85_16 = mul i23 %zext_ln85_48, i23 203" [nn.cpp:85]   --->   Operation 3286 'mul' 'mul_ln85_16' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 3287 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_32 = add i24 %shl_ln85_38, i24 %mul_ln85_31" [nn.cpp:85]   --->   Operation 3287 'add' 'add_ln85_32' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 3288 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_33)   --->   "%mul_ln85_32 = mul i23 %zext_ln85_42, i23 194" [nn.cpp:85]   --->   Operation 3288 'mul' 'mul_ln85_32' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 3289 [1/1] (0.00ns)   --->   "%tmp_377 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_32, i32 8, i32 23" [nn.cpp:85]   --->   Operation 3289 'partselect' 'tmp_377' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3290 [1/1] (0.00ns)   --->   "%shl_ln85_39 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_377, i8 0" [nn.cpp:85]   --->   Operation 3290 'bitconcatenate' 'shl_ln85_39' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3291 [1/1] (0.00ns) (grouped into DSP with root node add_ln85_33)   --->   "%zext_ln85_62 = zext i23 %mul_ln85_32" [nn.cpp:85]   --->   Operation 3291 'zext' 'zext_ln85_62' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3292 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_33 = add i24 %shl_ln85_39, i24 %zext_ln85_62" [nn.cpp:85]   --->   Operation 3292 'add' 'add_ln85_33' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 3293 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_34)   --->   "%mul_ln85_33 = mul i21 %zext_ln85_46, i21 2097123" [nn.cpp:85]   --->   Operation 3293 'mul' 'mul_ln85_33' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 3294 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_35)   --->   "%mul_ln85_34 = mul i24 %zext_ln85_47, i24 500" [nn.cpp:85]   --->   Operation 3294 'mul' 'mul_ln85_34' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 3295 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_51 = add i24 %shl_ln85_57, i24 %mul_ln85_50" [nn.cpp:85]   --->   Operation 3295 'add' 'add_ln85_51' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 3296 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_52)   --->   "%mul_ln85_51 = mul i23 %zext_ln85_42, i23 166" [nn.cpp:85]   --->   Operation 3296 'mul' 'mul_ln85_51' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 3297 [1/1] (0.00ns)   --->   "%tmp_396 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_51, i32 8, i32 23" [nn.cpp:85]   --->   Operation 3297 'partselect' 'tmp_396' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3298 [1/1] (0.00ns)   --->   "%shl_ln85_58 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_396, i8 0" [nn.cpp:85]   --->   Operation 3298 'bitconcatenate' 'shl_ln85_58' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3299 [1/1] (0.00ns) (grouped into DSP with root node add_ln85_52)   --->   "%zext_ln85_68 = zext i23 %mul_ln85_51" [nn.cpp:85]   --->   Operation 3299 'zext' 'zext_ln85_68' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3300 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_52 = add i24 %shl_ln85_58, i24 %zext_ln85_68" [nn.cpp:85]   --->   Operation 3300 'add' 'add_ln85_52' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 3301 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_53)   --->   "%mul_ln85_52 = mul i23 %zext_ln85_45, i23 231" [nn.cpp:85]   --->   Operation 3301 'mul' 'mul_ln85_52' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 3302 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_54)   --->   "%mul_ln85_53 = mul i24 %zext_ln85_47, i24 16776376" [nn.cpp:85]   --->   Operation 3302 'mul' 'mul_ln85_53' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 3303 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_70 = add i24 %shl_ln85_79, i24 %sext_ln85_13" [nn.cpp:85]   --->   Operation 3303 'add' 'add_ln85_70' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 3304 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_71)   --->   "%mul_ln85_69 = mul i22 %zext_ln85_41, i22 110" [nn.cpp:85]   --->   Operation 3304 'mul' 'mul_ln85_69' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 3305 [1/1] (0.00ns)   --->   "%tmp_415 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_70, i32 8, i32 23" [nn.cpp:85]   --->   Operation 3305 'partselect' 'tmp_415' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3306 [1/1] (0.00ns)   --->   "%shl_ln85_80 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_415, i8 0" [nn.cpp:85]   --->   Operation 3306 'bitconcatenate' 'shl_ln85_80' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3307 [1/1] (0.00ns) (grouped into DSP with root node add_ln85_71)   --->   "%zext_ln85_78 = zext i22 %mul_ln85_69" [nn.cpp:85]   --->   Operation 3307 'zext' 'zext_ln85_78' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3308 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_71 = add i24 %shl_ln85_80, i24 %zext_ln85_78" [nn.cpp:85]   --->   Operation 3308 'add' 'add_ln85_71' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 3309 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_72)   --->   "%mul_ln85_70 = mul i24 %zext_ln85_44, i24 16776223" [nn.cpp:85]   --->   Operation 3309 'mul' 'mul_ln85_70' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 3310 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_73)   --->   "%mul_ln85_71 = mul i23 %zext_ln85_48, i23 191" [nn.cpp:85]   --->   Operation 3310 'mul' 'mul_ln85_71' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 3311 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_89 = add i24 %shl_ln85_98, i24 %mul_ln85_87" [nn.cpp:85]   --->   Operation 3311 'add' 'add_ln85_89' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 3312 [1/1] (0.00ns)   --->   "%tmp_434 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_89, i32 8, i32 23" [nn.cpp:85]   --->   Operation 3312 'partselect' 'tmp_434' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3313 [1/1] (0.00ns)   --->   "%shl_ln85_99 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_434, i8 0" [nn.cpp:85]   --->   Operation 3313 'bitconcatenate' 'shl_ln85_99' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3314 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_90)   --->   "%mul_ln85_88 = mul i24 %zext_ln85_43, i24 16776874" [nn.cpp:85]   --->   Operation 3314 'mul' 'mul_ln85_88' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 3315 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_90 = add i24 %shl_ln85_99, i24 %mul_ln85_88" [nn.cpp:85]   --->   Operation 3315 'add' 'add_ln85_90' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 3316 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_91)   --->   "%mul_ln85_89 = mul i24 %zext_ln85_44, i24 328" [nn.cpp:85]   --->   Operation 3316 'mul' 'mul_ln85_89' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 3317 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_92)   --->   "%mul_ln85_90 = mul i24 %zext_ln85_47, i24 16776751" [nn.cpp:85]   --->   Operation 3317 'mul' 'mul_ln85_90' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 36 <SV = 35> <Delay = 4.20>
ST_36 : Operation 3318 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_14 = add i24 %shl_ln85_16, i24 %mul_ln85_14" [nn.cpp:85]   --->   Operation 3318 'add' 'add_ln85_14' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 3319 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_15)   --->   "%mul_ln85_15 = mul i24 %zext_ln85_44, i24 357" [nn.cpp:85]   --->   Operation 3319 'mul' 'mul_ln85_15' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 3320 [1/1] (0.00ns)   --->   "%tmp_359 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_14, i32 8, i32 23" [nn.cpp:85]   --->   Operation 3320 'partselect' 'tmp_359' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3321 [1/1] (0.00ns)   --->   "%shl_ln85_17 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_359, i8 0" [nn.cpp:85]   --->   Operation 3321 'bitconcatenate' 'shl_ln85_17' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3322 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_15 = add i24 %shl_ln85_17, i24 %mul_ln85_15" [nn.cpp:85]   --->   Operation 3322 'add' 'add_ln85_15' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 3323 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_16)   --->   "%mul_ln85_16 = mul i23 %zext_ln85_48, i23 203" [nn.cpp:85]   --->   Operation 3323 'mul' 'mul_ln85_16' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 3324 [1/1] (0.00ns)   --->   "%zext_ln85_50 = zext i15 %layer1_output_18" [nn.cpp:85]   --->   Operation 3324 'zext' 'zext_ln85_50' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3325 [1/1] (0.00ns)   --->   "%zext_ln85_51 = zext i15 %layer1_output_18" [nn.cpp:85]   --->   Operation 3325 'zext' 'zext_ln85_51' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3326 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_17)   --->   "%mul_ln85_17 = mul i24 %zext_ln85_50, i24 16776685" [nn.cpp:85]   --->   Operation 3326 'mul' 'mul_ln85_17' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 3327 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_33 = add i24 %shl_ln85_39, i24 %zext_ln85_62" [nn.cpp:85]   --->   Operation 3327 'add' 'add_ln85_33' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 3328 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_34)   --->   "%mul_ln85_33 = mul i21 %zext_ln85_46, i21 2097123" [nn.cpp:85]   --->   Operation 3328 'mul' 'mul_ln85_33' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 3329 [1/1] (0.00ns)   --->   "%tmp_378 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_33, i32 8, i32 23" [nn.cpp:85]   --->   Operation 3329 'partselect' 'tmp_378' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3330 [1/1] (0.00ns)   --->   "%shl_ln85_40 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_378, i8 0" [nn.cpp:85]   --->   Operation 3330 'bitconcatenate' 'shl_ln85_40' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3331 [1/1] (0.00ns) (grouped into DSP with root node add_ln85_34)   --->   "%sext_ln85_7 = sext i21 %mul_ln85_33" [nn.cpp:85]   --->   Operation 3331 'sext' 'sext_ln85_7' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3332 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_34 = add i24 %shl_ln85_40, i24 %sext_ln85_7" [nn.cpp:85]   --->   Operation 3332 'add' 'add_ln85_34' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 3333 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_35)   --->   "%mul_ln85_34 = mul i24 %zext_ln85_47, i24 500" [nn.cpp:85]   --->   Operation 3333 'mul' 'mul_ln85_34' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 3334 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_36)   --->   "%mul_ln85_35 = mul i23 %zext_ln85_51, i23 236" [nn.cpp:85]   --->   Operation 3334 'mul' 'mul_ln85_35' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 3335 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_52 = add i24 %shl_ln85_58, i24 %zext_ln85_68" [nn.cpp:85]   --->   Operation 3335 'add' 'add_ln85_52' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 3336 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_53)   --->   "%mul_ln85_52 = mul i23 %zext_ln85_45, i23 231" [nn.cpp:85]   --->   Operation 3336 'mul' 'mul_ln85_52' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 3337 [1/1] (0.00ns)   --->   "%tmp_397 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_52, i32 8, i32 23" [nn.cpp:85]   --->   Operation 3337 'partselect' 'tmp_397' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3338 [1/1] (0.00ns)   --->   "%shl_ln85_59 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_397, i8 0" [nn.cpp:85]   --->   Operation 3338 'bitconcatenate' 'shl_ln85_59' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3339 [1/1] (0.00ns) (grouped into DSP with root node add_ln85_53)   --->   "%zext_ln85_69 = zext i23 %mul_ln85_52" [nn.cpp:85]   --->   Operation 3339 'zext' 'zext_ln85_69' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3340 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_53 = add i24 %shl_ln85_59, i24 %zext_ln85_69" [nn.cpp:85]   --->   Operation 3340 'add' 'add_ln85_53' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 3341 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_54)   --->   "%mul_ln85_53 = mul i24 %zext_ln85_47, i24 16776376" [nn.cpp:85]   --->   Operation 3341 'mul' 'mul_ln85_53' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 3342 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_55)   --->   "%mul_ln85_54 = mul i24 %zext_ln85_50, i24 16776921" [nn.cpp:85]   --->   Operation 3342 'mul' 'mul_ln85_54' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 3343 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_71 = add i24 %shl_ln85_80, i24 %zext_ln85_78" [nn.cpp:85]   --->   Operation 3343 'add' 'add_ln85_71' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 3344 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_72)   --->   "%mul_ln85_70 = mul i24 %zext_ln85_44, i24 16776223" [nn.cpp:85]   --->   Operation 3344 'mul' 'mul_ln85_70' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 3345 [1/1] (0.00ns)   --->   "%tmp_416 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_71, i32 8, i32 23" [nn.cpp:85]   --->   Operation 3345 'partselect' 'tmp_416' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3346 [1/1] (0.00ns)   --->   "%shl_ln85_81 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_416, i8 0" [nn.cpp:85]   --->   Operation 3346 'bitconcatenate' 'shl_ln85_81' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3347 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_72 = add i24 %shl_ln85_81, i24 %mul_ln85_70" [nn.cpp:85]   --->   Operation 3347 'add' 'add_ln85_72' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 3348 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_73)   --->   "%mul_ln85_71 = mul i23 %zext_ln85_48, i23 191" [nn.cpp:85]   --->   Operation 3348 'mul' 'mul_ln85_71' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 3349 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_90 = add i24 %shl_ln85_99, i24 %mul_ln85_88" [nn.cpp:85]   --->   Operation 3349 'add' 'add_ln85_90' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 3350 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_91)   --->   "%mul_ln85_89 = mul i24 %zext_ln85_44, i24 328" [nn.cpp:85]   --->   Operation 3350 'mul' 'mul_ln85_89' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 3351 [1/1] (0.00ns)   --->   "%tmp_435 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_90, i32 8, i32 23" [nn.cpp:85]   --->   Operation 3351 'partselect' 'tmp_435' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3352 [1/1] (0.00ns)   --->   "%shl_ln85_100 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_435, i8 0" [nn.cpp:85]   --->   Operation 3352 'bitconcatenate' 'shl_ln85_100' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3353 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_91 = add i24 %shl_ln85_100, i24 %mul_ln85_89" [nn.cpp:85]   --->   Operation 3353 'add' 'add_ln85_91' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 3354 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_92)   --->   "%mul_ln85_90 = mul i24 %zext_ln85_47, i24 16776751" [nn.cpp:85]   --->   Operation 3354 'mul' 'mul_ln85_90' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 37 <SV = 36> <Delay = 4.20>
ST_37 : Operation 3355 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_15 = add i24 %shl_ln85_17, i24 %mul_ln85_15" [nn.cpp:85]   --->   Operation 3355 'add' 'add_ln85_15' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 3356 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_16)   --->   "%mul_ln85_16 = mul i23 %zext_ln85_48, i23 203" [nn.cpp:85]   --->   Operation 3356 'mul' 'mul_ln85_16' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 3357 [1/1] (0.00ns)   --->   "%tmp_360 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_15, i32 8, i32 23" [nn.cpp:85]   --->   Operation 3357 'partselect' 'tmp_360' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3358 [1/1] (0.00ns)   --->   "%shl_ln85_18 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_360, i8 0" [nn.cpp:85]   --->   Operation 3358 'bitconcatenate' 'shl_ln85_18' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3359 [1/1] (0.00ns) (grouped into DSP with root node add_ln85_16)   --->   "%zext_ln85_49 = zext i23 %mul_ln85_16" [nn.cpp:85]   --->   Operation 3359 'zext' 'zext_ln85_49' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3360 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_16 = add i24 %shl_ln85_18, i24 %zext_ln85_49" [nn.cpp:85]   --->   Operation 3360 'add' 'add_ln85_16' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 3361 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_17)   --->   "%mul_ln85_17 = mul i24 %zext_ln85_50, i24 16776685" [nn.cpp:85]   --->   Operation 3361 'mul' 'mul_ln85_17' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 3362 [1/1] (0.00ns)   --->   "%zext_ln85_52 = zext i15 %layer1_output_19" [nn.cpp:85]   --->   Operation 3362 'zext' 'zext_ln85_52' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3363 [1/1] (0.00ns)   --->   "%zext_ln85_53 = zext i15 %layer1_output_19" [nn.cpp:85]   --->   Operation 3363 'zext' 'zext_ln85_53' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3364 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_18)   --->   "%mul_ln85_18 = mul i24 %zext_ln85_52, i24 321" [nn.cpp:85]   --->   Operation 3364 'mul' 'mul_ln85_18' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 3365 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_34 = add i24 %shl_ln85_40, i24 %sext_ln85_7" [nn.cpp:85]   --->   Operation 3365 'add' 'add_ln85_34' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 3366 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_35)   --->   "%mul_ln85_34 = mul i24 %zext_ln85_47, i24 500" [nn.cpp:85]   --->   Operation 3366 'mul' 'mul_ln85_34' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 3367 [1/1] (0.00ns)   --->   "%tmp_379 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_34, i32 8, i32 23" [nn.cpp:85]   --->   Operation 3367 'partselect' 'tmp_379' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3368 [1/1] (0.00ns)   --->   "%shl_ln85_41 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_379, i8 0" [nn.cpp:85]   --->   Operation 3368 'bitconcatenate' 'shl_ln85_41' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3369 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_35 = add i24 %shl_ln85_41, i24 %mul_ln85_34" [nn.cpp:85]   --->   Operation 3369 'add' 'add_ln85_35' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 3370 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_36)   --->   "%mul_ln85_35 = mul i23 %zext_ln85_51, i23 236" [nn.cpp:85]   --->   Operation 3370 'mul' 'mul_ln85_35' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 3371 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_37)   --->   "%mul_ln85_36 = mul i21 %zext_ln85_53, i21 2097125" [nn.cpp:85]   --->   Operation 3371 'mul' 'mul_ln85_36' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 3372 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_53 = add i24 %shl_ln85_59, i24 %zext_ln85_69" [nn.cpp:85]   --->   Operation 3372 'add' 'add_ln85_53' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 3373 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_54)   --->   "%mul_ln85_53 = mul i24 %zext_ln85_47, i24 16776376" [nn.cpp:85]   --->   Operation 3373 'mul' 'mul_ln85_53' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 3374 [1/1] (0.00ns)   --->   "%tmp_398 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_53, i32 8, i32 23" [nn.cpp:85]   --->   Operation 3374 'partselect' 'tmp_398' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3375 [1/1] (0.00ns)   --->   "%shl_ln85_60 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_398, i8 0" [nn.cpp:85]   --->   Operation 3375 'bitconcatenate' 'shl_ln85_60' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3376 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_54 = add i24 %shl_ln85_60, i24 %mul_ln85_53" [nn.cpp:85]   --->   Operation 3376 'add' 'add_ln85_54' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 3377 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_55)   --->   "%mul_ln85_54 = mul i24 %zext_ln85_50, i24 16776921" [nn.cpp:85]   --->   Operation 3377 'mul' 'mul_ln85_54' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 3378 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_56)   --->   "%mul_ln85_55 = mul i24 %zext_ln85_52, i24 16776546" [nn.cpp:85]   --->   Operation 3378 'mul' 'mul_ln85_55' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 3379 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_72 = add i24 %shl_ln85_81, i24 %mul_ln85_70" [nn.cpp:85]   --->   Operation 3379 'add' 'add_ln85_72' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 3380 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_73)   --->   "%mul_ln85_71 = mul i23 %zext_ln85_48, i23 191" [nn.cpp:85]   --->   Operation 3380 'mul' 'mul_ln85_71' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 3381 [1/1] (0.00ns)   --->   "%tmp_417 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_72, i32 8, i32 23" [nn.cpp:85]   --->   Operation 3381 'partselect' 'tmp_417' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3382 [1/1] (0.00ns)   --->   "%shl_ln85_82 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_417, i8 0" [nn.cpp:85]   --->   Operation 3382 'bitconcatenate' 'shl_ln85_82' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3383 [1/1] (0.00ns) (grouped into DSP with root node add_ln85_73)   --->   "%zext_ln85_79 = zext i23 %mul_ln85_71" [nn.cpp:85]   --->   Operation 3383 'zext' 'zext_ln85_79' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3384 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_73 = add i24 %shl_ln85_82, i24 %zext_ln85_79" [nn.cpp:85]   --->   Operation 3384 'add' 'add_ln85_73' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 3385 [3/3] (1.45ns) (grouped into DSP with root node add_ln85_75)   --->   "%mul_ln85_72 = mul i21 %zext_ln85_53, i21 59" [nn.cpp:85]   --->   Operation 3385 'mul' 'mul_ln85_72' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 3386 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_91 = add i24 %shl_ln85_100, i24 %mul_ln85_89" [nn.cpp:85]   --->   Operation 3386 'add' 'add_ln85_91' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 3387 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_92)   --->   "%mul_ln85_90 = mul i24 %zext_ln85_47, i24 16776751" [nn.cpp:85]   --->   Operation 3387 'mul' 'mul_ln85_90' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 3388 [1/1] (0.00ns)   --->   "%tmp_436 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_91, i32 8, i32 23" [nn.cpp:85]   --->   Operation 3388 'partselect' 'tmp_436' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3389 [1/1] (0.00ns)   --->   "%shl_ln85_101 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_436, i8 0" [nn.cpp:85]   --->   Operation 3389 'bitconcatenate' 'shl_ln85_101' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3390 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_92 = add i24 %shl_ln85_101, i24 %mul_ln85_90" [nn.cpp:85]   --->   Operation 3390 'add' 'add_ln85_92' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 38 <SV = 37> <Delay = 4.52>
ST_38 : Operation 3391 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_16 = add i24 %shl_ln85_18, i24 %zext_ln85_49" [nn.cpp:85]   --->   Operation 3391 'add' 'add_ln85_16' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 3392 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_17)   --->   "%mul_ln85_17 = mul i24 %zext_ln85_50, i24 16776685" [nn.cpp:85]   --->   Operation 3392 'mul' 'mul_ln85_17' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 3393 [1/1] (0.00ns)   --->   "%tmp_361 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_16, i32 8, i32 23" [nn.cpp:85]   --->   Operation 3393 'partselect' 'tmp_361' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3394 [1/1] (0.00ns)   --->   "%shl_ln85_19 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_361, i8 0" [nn.cpp:85]   --->   Operation 3394 'bitconcatenate' 'shl_ln85_19' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3395 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_17 = add i24 %shl_ln85_19, i24 %mul_ln85_17" [nn.cpp:85]   --->   Operation 3395 'add' 'add_ln85_17' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 3396 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_18)   --->   "%mul_ln85_18 = mul i24 %zext_ln85_52, i24 321" [nn.cpp:85]   --->   Operation 3396 'mul' 'mul_ln85_18' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 3397 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_35 = add i24 %shl_ln85_41, i24 %mul_ln85_34" [nn.cpp:85]   --->   Operation 3397 'add' 'add_ln85_35' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 3398 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_36)   --->   "%mul_ln85_35 = mul i23 %zext_ln85_51, i23 236" [nn.cpp:85]   --->   Operation 3398 'mul' 'mul_ln85_35' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 3399 [1/1] (0.00ns)   --->   "%tmp_380 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_35, i32 8, i32 23" [nn.cpp:85]   --->   Operation 3399 'partselect' 'tmp_380' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3400 [1/1] (0.00ns)   --->   "%shl_ln85_42 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_380, i8 0" [nn.cpp:85]   --->   Operation 3400 'bitconcatenate' 'shl_ln85_42' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3401 [1/1] (0.00ns) (grouped into DSP with root node add_ln85_36)   --->   "%zext_ln85_63 = zext i23 %mul_ln85_35" [nn.cpp:85]   --->   Operation 3401 'zext' 'zext_ln85_63' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3402 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_36 = add i24 %shl_ln85_42, i24 %zext_ln85_63" [nn.cpp:85]   --->   Operation 3402 'add' 'add_ln85_36' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 3403 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_37)   --->   "%mul_ln85_36 = mul i21 %zext_ln85_53, i21 2097125" [nn.cpp:85]   --->   Operation 3403 'mul' 'mul_ln85_36' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 3404 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_54 = add i24 %shl_ln85_60, i24 %mul_ln85_53" [nn.cpp:85]   --->   Operation 3404 'add' 'add_ln85_54' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 3405 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_55)   --->   "%mul_ln85_54 = mul i24 %zext_ln85_50, i24 16776921" [nn.cpp:85]   --->   Operation 3405 'mul' 'mul_ln85_54' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 3406 [1/1] (0.00ns)   --->   "%tmp_399 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_54, i32 8, i32 23" [nn.cpp:85]   --->   Operation 3406 'partselect' 'tmp_399' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3407 [1/1] (0.00ns)   --->   "%shl_ln85_61 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_399, i8 0" [nn.cpp:85]   --->   Operation 3407 'bitconcatenate' 'shl_ln85_61' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3408 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_55 = add i24 %shl_ln85_61, i24 %mul_ln85_54" [nn.cpp:85]   --->   Operation 3408 'add' 'add_ln85_55' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 3409 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_56)   --->   "%mul_ln85_55 = mul i24 %zext_ln85_52, i24 16776546" [nn.cpp:85]   --->   Operation 3409 'mul' 'mul_ln85_55' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 3410 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_73 = add i24 %shl_ln85_82, i24 %zext_ln85_79" [nn.cpp:85]   --->   Operation 3410 'add' 'add_ln85_73' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 3411 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i15.i2, i15 %layer1_output_18, i2 0" [nn.cpp:85]   --->   Operation 3411 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3412 [1/1] (0.00ns)   --->   "%tmp_418 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_73, i32 8, i32 23" [nn.cpp:85]   --->   Operation 3412 'partselect' 'tmp_418' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3413 [1/1] (0.00ns)   --->   "%shl_ln85_83 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_418, i8 0" [nn.cpp:85]   --->   Operation 3413 'bitconcatenate' 'shl_ln85_83' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3414 [1/1] (0.00ns)   --->   "%zext_ln85_80 = zext i17 %shl_ln1" [nn.cpp:85]   --->   Operation 3414 'zext' 'zext_ln85_80' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3415 [1/1] (2.42ns)   --->   "%add_ln85_74 = add i24 %shl_ln85_83, i24 %zext_ln85_80" [nn.cpp:85]   --->   Operation 3415 'add' 'add_ln85_74' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3416 [2/3] (1.45ns) (grouped into DSP with root node add_ln85_75)   --->   "%mul_ln85_72 = mul i21 %zext_ln85_53, i21 59" [nn.cpp:85]   --->   Operation 3416 'mul' 'mul_ln85_72' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 3417 [1/1] (0.00ns)   --->   "%tmp_419 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_74, i32 8, i32 23" [nn.cpp:85]   --->   Operation 3417 'partselect' 'tmp_419' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3418 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_92 = add i24 %shl_ln85_101, i24 %mul_ln85_90" [nn.cpp:85]   --->   Operation 3418 'add' 'add_ln85_92' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 3419 [1/1] (0.00ns)   --->   "%shl_ln85_1 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i15.i8, i15 %layer1_output_18, i8 0" [nn.cpp:85]   --->   Operation 3419 'bitconcatenate' 'shl_ln85_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3420 [1/1] (0.00ns)   --->   "%tmp_437 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_92, i32 8, i32 23" [nn.cpp:85]   --->   Operation 3420 'partselect' 'tmp_437' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3421 [1/1] (0.00ns)   --->   "%shl_ln85_102 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_437, i8 0" [nn.cpp:85]   --->   Operation 3421 'bitconcatenate' 'shl_ln85_102' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3422 [1/1] (0.00ns)   --->   "%zext_ln85_85 = zext i23 %shl_ln85_1" [nn.cpp:85]   --->   Operation 3422 'zext' 'zext_ln85_85' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3423 [1/1] (2.42ns)   --->   "%add_ln85_93 = add i24 %shl_ln85_102, i24 %zext_ln85_85" [nn.cpp:85]   --->   Operation 3423 'add' 'add_ln85_93' <Predicate = true> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3424 [1/1] (0.00ns)   --->   "%tmp_438 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_93, i32 8, i32 23" [nn.cpp:85]   --->   Operation 3424 'partselect' 'tmp_438' <Predicate = true> <Delay = 0.00>

State 39 <SV = 38> <Delay = 4.27>
ST_39 : Operation 3425 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_17 = add i24 %shl_ln85_19, i24 %mul_ln85_17" [nn.cpp:85]   --->   Operation 3425 'add' 'add_ln85_17' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 3426 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_18)   --->   "%mul_ln85_18 = mul i24 %zext_ln85_52, i24 321" [nn.cpp:85]   --->   Operation 3426 'mul' 'mul_ln85_18' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 3427 [1/1] (0.00ns)   --->   "%tmp_362 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_17, i32 8, i32 23" [nn.cpp:85]   --->   Operation 3427 'partselect' 'tmp_362' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3428 [1/1] (0.00ns)   --->   "%shl_ln85_20 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_362, i8 0" [nn.cpp:85]   --->   Operation 3428 'bitconcatenate' 'shl_ln85_20' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3429 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_18 = add i24 %shl_ln85_20, i24 %mul_ln85_18" [nn.cpp:85]   --->   Operation 3429 'add' 'add_ln85_18' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 3430 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_36 = add i24 %shl_ln85_42, i24 %zext_ln85_63" [nn.cpp:85]   --->   Operation 3430 'add' 'add_ln85_36' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 3431 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_37)   --->   "%mul_ln85_36 = mul i21 %zext_ln85_53, i21 2097125" [nn.cpp:85]   --->   Operation 3431 'mul' 'mul_ln85_36' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 3432 [1/1] (0.00ns)   --->   "%tmp_381 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_36, i32 8, i32 23" [nn.cpp:85]   --->   Operation 3432 'partselect' 'tmp_381' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3433 [1/1] (0.00ns)   --->   "%shl_ln85_43 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_381, i8 0" [nn.cpp:85]   --->   Operation 3433 'bitconcatenate' 'shl_ln85_43' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3434 [1/1] (0.00ns) (grouped into DSP with root node add_ln85_37)   --->   "%sext_ln85_8 = sext i21 %mul_ln85_36" [nn.cpp:85]   --->   Operation 3434 'sext' 'sext_ln85_8' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3435 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_37 = add i24 %shl_ln85_43, i24 %sext_ln85_8" [nn.cpp:85]   --->   Operation 3435 'add' 'add_ln85_37' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 3436 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_55 = add i24 %shl_ln85_61, i24 %mul_ln85_54" [nn.cpp:85]   --->   Operation 3436 'add' 'add_ln85_55' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 3437 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_56)   --->   "%mul_ln85_55 = mul i24 %zext_ln85_52, i24 16776546" [nn.cpp:85]   --->   Operation 3437 'mul' 'mul_ln85_55' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 3438 [1/1] (0.00ns)   --->   "%tmp_400 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_55, i32 8, i32 23" [nn.cpp:85]   --->   Operation 3438 'partselect' 'tmp_400' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3439 [1/1] (0.00ns)   --->   "%shl_ln85_62 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_400, i8 0" [nn.cpp:85]   --->   Operation 3439 'bitconcatenate' 'shl_ln85_62' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3440 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_56 = add i24 %shl_ln85_62, i24 %mul_ln85_55" [nn.cpp:85]   --->   Operation 3440 'add' 'add_ln85_56' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 3441 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_75)   --->   "%mul_ln85_72 = mul i21 %zext_ln85_53, i21 59" [nn.cpp:85]   --->   Operation 3441 'mul' 'mul_ln85_72' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 3442 [1/1] (0.00ns)   --->   "%shl_ln85_84 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_419, i8 0" [nn.cpp:85]   --->   Operation 3442 'bitconcatenate' 'shl_ln85_84' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3443 [1/1] (0.00ns) (grouped into DSP with root node add_ln85_75)   --->   "%zext_ln85_81 = zext i21 %mul_ln85_72" [nn.cpp:85]   --->   Operation 3443 'zext' 'zext_ln85_81' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3444 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_75 = add i24 %shl_ln85_84, i24 %zext_ln85_81" [nn.cpp:85]   --->   Operation 3444 'add' 'add_ln85_75' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 3445 [1/1] (0.00ns)   --->   "%shl_ln85_103 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i15.i8, i15 %layer1_output_19, i8 0" [nn.cpp:85]   --->   Operation 3445 'bitconcatenate' 'shl_ln85_103' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3446 [1/1] (0.00ns)   --->   "%zext_ln85_86 = zext i23 %shl_ln85_103" [nn.cpp:85]   --->   Operation 3446 'zext' 'zext_ln85_86' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3447 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln85_98 = add i24 %zext_ln85_86, i24 %zext_ln85_52" [nn.cpp:85]   --->   Operation 3447 'add' 'add_ln85_98' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 3448 [1/1] (0.00ns)   --->   "%shl_ln85_104 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_438, i8 0" [nn.cpp:85]   --->   Operation 3448 'bitconcatenate' 'shl_ln85_104' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3449 [1/1] (4.27ns) (root node of TernaryAdder)   --->   "%add_ln85_94 = add i24 %shl_ln85_104, i24 %add_ln85_98" [nn.cpp:85]   --->   Operation 3449 'add' 'add_ln85_94' <Predicate = true> <Delay = 4.27> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 3450 [1/1] (0.00ns)   --->   "%sum_48 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_94, i32 8, i32 23" [nn.cpp:85]   --->   Operation 3450 'partselect' 'sum_48' <Predicate = true> <Delay = 0.00>

State 40 <SV = 39> <Delay = 6.39>
ST_40 : Operation 3451 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_18 = add i24 %shl_ln85_20, i24 %mul_ln85_18" [nn.cpp:85]   --->   Operation 3451 'add' 'add_ln85_18' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 3452 [1/1] (0.00ns)   --->   "%sum_40 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_18, i32 8, i32 23" [nn.cpp:85]   --->   Operation 3452 'partselect' 'sum_40' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3453 [1/1] (2.14ns)   --->   "%sum_72 = add i16 %sum_40, i16 65310" [nn.cpp:87]   --->   Operation 3453 'add' 'sum_72' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3454 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_37 = add i24 %shl_ln85_43, i24 %sext_ln85_8" [nn.cpp:85]   --->   Operation 3454 'add' 'add_ln85_37' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 3455 [1/1] (0.00ns)   --->   "%sum_42 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_37, i32 8, i32 23" [nn.cpp:85]   --->   Operation 3455 'partselect' 'sum_42' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3456 [1/1] (2.14ns)   --->   "%sum_73 = add i16 %sum_42, i16 165" [nn.cpp:87]   --->   Operation 3456 'add' 'sum_73' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3457 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_56 = add i24 %shl_ln85_62, i24 %mul_ln85_55" [nn.cpp:85]   --->   Operation 3457 'add' 'add_ln85_56' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 3458 [1/1] (0.00ns)   --->   "%sum_44 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_56, i32 8, i32 23" [nn.cpp:85]   --->   Operation 3458 'partselect' 'sum_44' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3459 [1/1] (2.14ns)   --->   "%sum_74 = add i16 %sum_44, i16 65395" [nn.cpp:87]   --->   Operation 3459 'add' 'sum_74' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3460 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_75 = add i24 %shl_ln85_84, i24 %zext_ln85_81" [nn.cpp:85]   --->   Operation 3460 'add' 'add_ln85_75' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 3461 [1/1] (0.00ns)   --->   "%sum_46 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_75, i32 8, i32 23" [nn.cpp:85]   --->   Operation 3461 'partselect' 'sum_46' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3462 [1/1] (2.14ns)   --->   "%icmp_ln27 = icmp_sgt  i16 %sum_73, i16 %sum_72" [nn.cpp:27->nn.cpp:92]   --->   Operation 3462 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 6.87>
ST_41 : Operation 3463 [1/1] (2.14ns)   --->   "%sum_75 = add i16 %sum_46, i16 119" [nn.cpp:87]   --->   Operation 3463 'add' 'sum_75' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3464 [1/1] (2.14ns)   --->   "%sum_76 = add i16 %sum_48, i16 65508" [nn.cpp:87]   --->   Operation 3464 'add' 'sum_76' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3465 [1/1] (1.29ns)   --->   "%max_val_2 = select i1 %icmp_ln27, i16 %sum_73, i16 %sum_72" [nn.cpp:27->nn.cpp:92]   --->   Operation 3465 'select' 'max_val_2' <Predicate = true> <Delay = 1.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 3466 [1/1] (2.14ns)   --->   "%icmp_ln27_1 = icmp_sgt  i16 %sum_74, i16 %max_val_2" [nn.cpp:27->nn.cpp:92]   --->   Operation 3466 'icmp' 'icmp_ln27_1' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3467 [1/1] (1.29ns)   --->   "%max_val_4 = select i1 %icmp_ln27_1, i16 %sum_74, i16 %max_val_2" [nn.cpp:27->nn.cpp:92]   --->   Operation 3467 'select' 'max_val_4' <Predicate = true> <Delay = 1.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 3468 [1/1] (2.14ns)   --->   "%icmp_ln27_2 = icmp_sgt  i16 %sum_75, i16 %max_val_4" [nn.cpp:27->nn.cpp:92]   --->   Operation 3468 'icmp' 'icmp_ln27_2' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 6.87>
ST_42 : Operation 3469 [1/1] (1.29ns)   --->   "%max_val_6 = select i1 %icmp_ln27_2, i16 %sum_75, i16 %max_val_4" [nn.cpp:27->nn.cpp:92]   --->   Operation 3469 'select' 'max_val_6' <Predicate = true> <Delay = 1.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 3470 [1/1] (2.14ns)   --->   "%icmp_ln27_3 = icmp_sgt  i16 %sum_76, i16 %max_val_6" [nn.cpp:27->nn.cpp:92]   --->   Operation 3470 'icmp' 'icmp_ln27_3' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3471 [1/1] (1.29ns)   --->   "%max_val_8 = select i1 %icmp_ln27_3, i16 %sum_76, i16 %max_val_6" [nn.cpp:27->nn.cpp:92]   --->   Operation 3471 'select' 'max_val_8' <Predicate = true> <Delay = 1.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 3472 [1/1] (0.00ns)   --->   "%sext_ln34 = sext i16 %sum_72" [nn.cpp:34->nn.cpp:92]   --->   Operation 3472 'sext' 'sext_ln34' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 3473 [1/1] (0.00ns)   --->   "%sext_ln34_1 = sext i16 %max_val_8" [nn.cpp:34->nn.cpp:92]   --->   Operation 3473 'sext' 'sext_ln34_1' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 3474 [1/1] (2.14ns)   --->   "%x_20 = sub i17 %sext_ln34, i17 %sext_ln34_1" [nn.cpp:34->nn.cpp:92]   --->   Operation 3474 'sub' 'x_20' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3475 [1/1] (0.00ns)   --->   "%sext_ln34_2 = sext i16 %sum_73" [nn.cpp:34->nn.cpp:92]   --->   Operation 3475 'sext' 'sext_ln34_2' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 3476 [1/1] (2.14ns)   --->   "%x_21 = sub i17 %sext_ln34_2, i17 %sext_ln34_1" [nn.cpp:34->nn.cpp:92]   --->   Operation 3476 'sub' 'x_21' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3477 [1/1] (0.00ns)   --->   "%sext_ln34_3 = sext i16 %sum_74" [nn.cpp:34->nn.cpp:92]   --->   Operation 3477 'sext' 'sext_ln34_3' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 3478 [1/1] (2.14ns)   --->   "%x_22 = sub i17 %sext_ln34_3, i17 %sext_ln34_1" [nn.cpp:34->nn.cpp:92]   --->   Operation 3478 'sub' 'x_22' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3479 [1/1] (0.00ns)   --->   "%sext_ln34_4 = sext i16 %sum_75" [nn.cpp:34->nn.cpp:92]   --->   Operation 3479 'sext' 'sext_ln34_4' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 3480 [1/1] (2.14ns)   --->   "%x_23 = sub i17 %sext_ln34_4, i17 %sext_ln34_1" [nn.cpp:34->nn.cpp:92]   --->   Operation 3480 'sub' 'x_23' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3481 [1/1] (0.00ns)   --->   "%sext_ln34_5 = sext i16 %sum_76" [nn.cpp:34->nn.cpp:92]   --->   Operation 3481 'sext' 'sext_ln34_5' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 3482 [1/1] (2.14ns)   --->   "%x_24 = sub i17 %sext_ln34_5, i17 %sext_ln34_1" [nn.cpp:34->nn.cpp:92]   --->   Operation 3482 'sub' 'x_24' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 3.10>
ST_43 : Operation 3483 [6/6] (3.10ns)   --->   "%sum_50 = call i16 @exp<17, 9>, i17 %x_20, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 3483 'call' 'sum_50' <Predicate = true> <Delay = 3.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 3484 [6/6] (3.10ns)   --->   "%trunc_ln = call i16 @exp<17, 9>, i17 %x_21, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 3484 'call' 'trunc_ln' <Predicate = true> <Delay = 3.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 3485 [6/6] (3.10ns)   --->   "%trunc_ln34_1 = call i16 @exp<17, 9>, i17 %x_22, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 3485 'call' 'trunc_ln34_1' <Predicate = true> <Delay = 3.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 3486 [6/6] (3.10ns)   --->   "%trunc_ln34_2 = call i16 @exp<17, 9>, i17 %x_23, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 3486 'call' 'trunc_ln34_2' <Predicate = true> <Delay = 3.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 3487 [6/6] (3.10ns)   --->   "%trunc_ln34_3 = call i16 @exp<17, 9>, i17 %x_24, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 3487 'call' 'trunc_ln34_3' <Predicate = true> <Delay = 3.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 43> <Delay = 6.77>
ST_44 : Operation 3488 [5/6] (6.77ns)   --->   "%sum_50 = call i16 @exp<17, 9>, i17 %x_20, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 3488 'call' 'sum_50' <Predicate = true> <Delay = 6.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 3489 [5/6] (6.77ns)   --->   "%trunc_ln = call i16 @exp<17, 9>, i17 %x_21, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 3489 'call' 'trunc_ln' <Predicate = true> <Delay = 6.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 3490 [5/6] (6.77ns)   --->   "%trunc_ln34_1 = call i16 @exp<17, 9>, i17 %x_22, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 3490 'call' 'trunc_ln34_1' <Predicate = true> <Delay = 6.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 3491 [5/6] (6.77ns)   --->   "%trunc_ln34_2 = call i16 @exp<17, 9>, i17 %x_23, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 3491 'call' 'trunc_ln34_2' <Predicate = true> <Delay = 6.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 3492 [5/6] (6.77ns)   --->   "%trunc_ln34_3 = call i16 @exp<17, 9>, i17 %x_24, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 3492 'call' 'trunc_ln34_3' <Predicate = true> <Delay = 6.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 44> <Delay = 6.77>
ST_45 : Operation 3493 [4/6] (6.77ns)   --->   "%sum_50 = call i16 @exp<17, 9>, i17 %x_20, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 3493 'call' 'sum_50' <Predicate = true> <Delay = 6.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_45 : Operation 3494 [4/6] (6.77ns)   --->   "%trunc_ln = call i16 @exp<17, 9>, i17 %x_21, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 3494 'call' 'trunc_ln' <Predicate = true> <Delay = 6.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_45 : Operation 3495 [4/6] (6.77ns)   --->   "%trunc_ln34_1 = call i16 @exp<17, 9>, i17 %x_22, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 3495 'call' 'trunc_ln34_1' <Predicate = true> <Delay = 6.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_45 : Operation 3496 [4/6] (6.77ns)   --->   "%trunc_ln34_2 = call i16 @exp<17, 9>, i17 %x_23, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 3496 'call' 'trunc_ln34_2' <Predicate = true> <Delay = 6.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_45 : Operation 3497 [4/6] (6.77ns)   --->   "%trunc_ln34_3 = call i16 @exp<17, 9>, i17 %x_24, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 3497 'call' 'trunc_ln34_3' <Predicate = true> <Delay = 6.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 45> <Delay = 6.77>
ST_46 : Operation 3498 [3/6] (6.77ns)   --->   "%sum_50 = call i16 @exp<17, 9>, i17 %x_20, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 3498 'call' 'sum_50' <Predicate = true> <Delay = 6.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_46 : Operation 3499 [3/6] (6.77ns)   --->   "%trunc_ln = call i16 @exp<17, 9>, i17 %x_21, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 3499 'call' 'trunc_ln' <Predicate = true> <Delay = 6.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_46 : Operation 3500 [3/6] (6.77ns)   --->   "%trunc_ln34_1 = call i16 @exp<17, 9>, i17 %x_22, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 3500 'call' 'trunc_ln34_1' <Predicate = true> <Delay = 6.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_46 : Operation 3501 [3/6] (6.77ns)   --->   "%trunc_ln34_2 = call i16 @exp<17, 9>, i17 %x_23, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 3501 'call' 'trunc_ln34_2' <Predicate = true> <Delay = 6.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_46 : Operation 3502 [3/6] (6.77ns)   --->   "%trunc_ln34_3 = call i16 @exp<17, 9>, i17 %x_24, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 3502 'call' 'trunc_ln34_3' <Predicate = true> <Delay = 6.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 46> <Delay = 6.77>
ST_47 : Operation 3503 [2/6] (6.77ns)   --->   "%sum_50 = call i16 @exp<17, 9>, i17 %x_20, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 3503 'call' 'sum_50' <Predicate = true> <Delay = 6.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_47 : Operation 3504 [2/6] (6.77ns)   --->   "%trunc_ln = call i16 @exp<17, 9>, i17 %x_21, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 3504 'call' 'trunc_ln' <Predicate = true> <Delay = 6.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_47 : Operation 3505 [2/6] (6.77ns)   --->   "%trunc_ln34_1 = call i16 @exp<17, 9>, i17 %x_22, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 3505 'call' 'trunc_ln34_1' <Predicate = true> <Delay = 6.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_47 : Operation 3506 [2/6] (6.77ns)   --->   "%trunc_ln34_2 = call i16 @exp<17, 9>, i17 %x_23, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 3506 'call' 'trunc_ln34_2' <Predicate = true> <Delay = 6.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_47 : Operation 3507 [2/6] (6.77ns)   --->   "%trunc_ln34_3 = call i16 @exp<17, 9>, i17 %x_24, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 3507 'call' 'trunc_ln34_3' <Predicate = true> <Delay = 6.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 47> <Delay = 6.45>
ST_48 : Operation 3508 [1/6] (6.45ns)   --->   "%sum_50 = call i16 @exp<17, 9>, i17 %x_20, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 3508 'call' 'sum_50' <Predicate = true> <Delay = 6.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 3509 [1/6] (6.45ns)   --->   "%trunc_ln = call i16 @exp<17, 9>, i17 %x_21, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 3509 'call' 'trunc_ln' <Predicate = true> <Delay = 6.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 3510 [1/6] (6.45ns)   --->   "%trunc_ln34_1 = call i16 @exp<17, 9>, i17 %x_22, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 3510 'call' 'trunc_ln34_1' <Predicate = true> <Delay = 6.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 3511 [1/6] (6.45ns)   --->   "%trunc_ln34_2 = call i16 @exp<17, 9>, i17 %x_23, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 3511 'call' 'trunc_ln34_2' <Predicate = true> <Delay = 6.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 3512 [1/6] (6.45ns)   --->   "%trunc_ln34_3 = call i16 @exp<17, 9>, i17 %x_24, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:34->nn.cpp:92]   --->   Operation 3512 'call' 'trunc_ln34_3' <Predicate = true> <Delay = 6.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 48> <Delay = 4.03>
ST_49 : Operation 3513 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_1 = add i16 %trunc_ln34_2, i16 %trunc_ln34_3" [nn.cpp:35->nn.cpp:92]   --->   Operation 3513 'add' 'add_ln35_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 3514 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln35_2 = add i16 %add_ln35_1, i16 %trunc_ln34_1" [nn.cpp:35->nn.cpp:92]   --->   Operation 3514 'add' 'add_ln35_2' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 50 <SV = 49> <Delay = 4.03>
ST_50 : Operation 3515 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35 = add i16 %trunc_ln, i16 %sum_50" [nn.cpp:35->nn.cpp:92]   --->   Operation 3515 'add' 'add_ln35' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 3516 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%sum_51 = add i16 %add_ln35_2, i16 %add_ln35" [nn.cpp:35->nn.cpp:92]   --->   Operation 3516 'add' 'sum_51' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 51 <SV = 50> <Delay = 3.90>
ST_51 : Operation 3517 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %sum_50, i8 0" [nn.cpp:42->nn.cpp:92]   --->   Operation 3517 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 3518 [1/1] (0.00ns)   --->   "%sext_ln42 = sext i16 %sum_51" [nn.cpp:42->nn.cpp:92]   --->   Operation 3518 'sext' 'sext_ln42' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 3519 [28/28] (3.90ns)   --->   "%sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3519 'sdiv' 'sdiv_ln42' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3520 [1/1] (0.00ns)   --->   "%shl_ln42_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %trunc_ln, i8 0" [nn.cpp:42->nn.cpp:92]   --->   Operation 3520 'bitconcatenate' 'shl_ln42_1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 3521 [28/28] (3.90ns)   --->   "%sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3521 'sdiv' 'sdiv_ln42_1' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3522 [1/1] (0.00ns)   --->   "%shl_ln42_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %trunc_ln34_1, i8 0" [nn.cpp:42->nn.cpp:92]   --->   Operation 3522 'bitconcatenate' 'shl_ln42_2' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 3523 [28/28] (3.90ns)   --->   "%sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3523 'sdiv' 'sdiv_ln42_2' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3524 [1/1] (0.00ns)   --->   "%shl_ln42_3 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %trunc_ln34_2, i8 0" [nn.cpp:42->nn.cpp:92]   --->   Operation 3524 'bitconcatenate' 'shl_ln42_3' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 3525 [28/28] (3.90ns)   --->   "%sdiv_ln42_3 = sdiv i24 %shl_ln42_3, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3525 'sdiv' 'sdiv_ln42_3' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3526 [1/1] (0.00ns)   --->   "%shl_ln42_4 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %trunc_ln34_3, i8 0" [nn.cpp:42->nn.cpp:92]   --->   Operation 3526 'bitconcatenate' 'shl_ln42_4' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 3527 [28/28] (3.90ns)   --->   "%sdiv_ln42_4 = sdiv i24 %shl_ln42_4, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3527 'sdiv' 'sdiv_ln42_4' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 3.90>
ST_52 : Operation 3528 [27/28] (3.90ns)   --->   "%sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3528 'sdiv' 'sdiv_ln42' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 3529 [27/28] (3.90ns)   --->   "%sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3529 'sdiv' 'sdiv_ln42_1' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 3530 [27/28] (3.90ns)   --->   "%sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3530 'sdiv' 'sdiv_ln42_2' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 3531 [27/28] (3.90ns)   --->   "%sdiv_ln42_3 = sdiv i24 %shl_ln42_3, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3531 'sdiv' 'sdiv_ln42_3' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 3532 [27/28] (3.90ns)   --->   "%sdiv_ln42_4 = sdiv i24 %shl_ln42_4, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3532 'sdiv' 'sdiv_ln42_4' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 3.90>
ST_53 : Operation 3533 [26/28] (3.90ns)   --->   "%sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3533 'sdiv' 'sdiv_ln42' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 3534 [26/28] (3.90ns)   --->   "%sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3534 'sdiv' 'sdiv_ln42_1' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 3535 [26/28] (3.90ns)   --->   "%sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3535 'sdiv' 'sdiv_ln42_2' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 3536 [26/28] (3.90ns)   --->   "%sdiv_ln42_3 = sdiv i24 %shl_ln42_3, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3536 'sdiv' 'sdiv_ln42_3' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 3537 [26/28] (3.90ns)   --->   "%sdiv_ln42_4 = sdiv i24 %shl_ln42_4, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3537 'sdiv' 'sdiv_ln42_4' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 3.90>
ST_54 : Operation 3538 [25/28] (3.90ns)   --->   "%sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3538 'sdiv' 'sdiv_ln42' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 3539 [25/28] (3.90ns)   --->   "%sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3539 'sdiv' 'sdiv_ln42_1' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 3540 [25/28] (3.90ns)   --->   "%sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3540 'sdiv' 'sdiv_ln42_2' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 3541 [25/28] (3.90ns)   --->   "%sdiv_ln42_3 = sdiv i24 %shl_ln42_3, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3541 'sdiv' 'sdiv_ln42_3' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 3542 [25/28] (3.90ns)   --->   "%sdiv_ln42_4 = sdiv i24 %shl_ln42_4, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3542 'sdiv' 'sdiv_ln42_4' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 3.90>
ST_55 : Operation 3543 [24/28] (3.90ns)   --->   "%sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3543 'sdiv' 'sdiv_ln42' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 3544 [24/28] (3.90ns)   --->   "%sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3544 'sdiv' 'sdiv_ln42_1' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 3545 [24/28] (3.90ns)   --->   "%sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3545 'sdiv' 'sdiv_ln42_2' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 3546 [24/28] (3.90ns)   --->   "%sdiv_ln42_3 = sdiv i24 %shl_ln42_3, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3546 'sdiv' 'sdiv_ln42_3' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 3547 [24/28] (3.90ns)   --->   "%sdiv_ln42_4 = sdiv i24 %shl_ln42_4, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3547 'sdiv' 'sdiv_ln42_4' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 3.90>
ST_56 : Operation 3548 [23/28] (3.90ns)   --->   "%sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3548 'sdiv' 'sdiv_ln42' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 3549 [23/28] (3.90ns)   --->   "%sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3549 'sdiv' 'sdiv_ln42_1' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 3550 [23/28] (3.90ns)   --->   "%sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3550 'sdiv' 'sdiv_ln42_2' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 3551 [23/28] (3.90ns)   --->   "%sdiv_ln42_3 = sdiv i24 %shl_ln42_3, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3551 'sdiv' 'sdiv_ln42_3' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 3552 [23/28] (3.90ns)   --->   "%sdiv_ln42_4 = sdiv i24 %shl_ln42_4, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3552 'sdiv' 'sdiv_ln42_4' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 3.90>
ST_57 : Operation 3553 [22/28] (3.90ns)   --->   "%sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3553 'sdiv' 'sdiv_ln42' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 3554 [22/28] (3.90ns)   --->   "%sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3554 'sdiv' 'sdiv_ln42_1' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 3555 [22/28] (3.90ns)   --->   "%sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3555 'sdiv' 'sdiv_ln42_2' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 3556 [22/28] (3.90ns)   --->   "%sdiv_ln42_3 = sdiv i24 %shl_ln42_3, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3556 'sdiv' 'sdiv_ln42_3' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 3557 [22/28] (3.90ns)   --->   "%sdiv_ln42_4 = sdiv i24 %shl_ln42_4, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3557 'sdiv' 'sdiv_ln42_4' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 3.90>
ST_58 : Operation 3558 [21/28] (3.90ns)   --->   "%sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3558 'sdiv' 'sdiv_ln42' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 3559 [21/28] (3.90ns)   --->   "%sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3559 'sdiv' 'sdiv_ln42_1' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 3560 [21/28] (3.90ns)   --->   "%sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3560 'sdiv' 'sdiv_ln42_2' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 3561 [21/28] (3.90ns)   --->   "%sdiv_ln42_3 = sdiv i24 %shl_ln42_3, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3561 'sdiv' 'sdiv_ln42_3' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 3562 [21/28] (3.90ns)   --->   "%sdiv_ln42_4 = sdiv i24 %shl_ln42_4, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3562 'sdiv' 'sdiv_ln42_4' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 3.90>
ST_59 : Operation 3563 [20/28] (3.90ns)   --->   "%sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3563 'sdiv' 'sdiv_ln42' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 3564 [20/28] (3.90ns)   --->   "%sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3564 'sdiv' 'sdiv_ln42_1' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 3565 [20/28] (3.90ns)   --->   "%sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3565 'sdiv' 'sdiv_ln42_2' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 3566 [20/28] (3.90ns)   --->   "%sdiv_ln42_3 = sdiv i24 %shl_ln42_3, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3566 'sdiv' 'sdiv_ln42_3' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 3567 [20/28] (3.90ns)   --->   "%sdiv_ln42_4 = sdiv i24 %shl_ln42_4, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3567 'sdiv' 'sdiv_ln42_4' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 3.90>
ST_60 : Operation 3568 [19/28] (3.90ns)   --->   "%sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3568 'sdiv' 'sdiv_ln42' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 3569 [19/28] (3.90ns)   --->   "%sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3569 'sdiv' 'sdiv_ln42_1' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 3570 [19/28] (3.90ns)   --->   "%sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3570 'sdiv' 'sdiv_ln42_2' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 3571 [19/28] (3.90ns)   --->   "%sdiv_ln42_3 = sdiv i24 %shl_ln42_3, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3571 'sdiv' 'sdiv_ln42_3' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 3572 [19/28] (3.90ns)   --->   "%sdiv_ln42_4 = sdiv i24 %shl_ln42_4, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3572 'sdiv' 'sdiv_ln42_4' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 3.90>
ST_61 : Operation 3573 [18/28] (3.90ns)   --->   "%sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3573 'sdiv' 'sdiv_ln42' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 3574 [18/28] (3.90ns)   --->   "%sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3574 'sdiv' 'sdiv_ln42_1' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 3575 [18/28] (3.90ns)   --->   "%sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3575 'sdiv' 'sdiv_ln42_2' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 3576 [18/28] (3.90ns)   --->   "%sdiv_ln42_3 = sdiv i24 %shl_ln42_3, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3576 'sdiv' 'sdiv_ln42_3' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 3577 [18/28] (3.90ns)   --->   "%sdiv_ln42_4 = sdiv i24 %shl_ln42_4, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3577 'sdiv' 'sdiv_ln42_4' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 3.90>
ST_62 : Operation 3578 [17/28] (3.90ns)   --->   "%sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3578 'sdiv' 'sdiv_ln42' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 3579 [17/28] (3.90ns)   --->   "%sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3579 'sdiv' 'sdiv_ln42_1' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 3580 [17/28] (3.90ns)   --->   "%sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3580 'sdiv' 'sdiv_ln42_2' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 3581 [17/28] (3.90ns)   --->   "%sdiv_ln42_3 = sdiv i24 %shl_ln42_3, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3581 'sdiv' 'sdiv_ln42_3' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 3582 [17/28] (3.90ns)   --->   "%sdiv_ln42_4 = sdiv i24 %shl_ln42_4, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3582 'sdiv' 'sdiv_ln42_4' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 3.90>
ST_63 : Operation 3583 [16/28] (3.90ns)   --->   "%sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3583 'sdiv' 'sdiv_ln42' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 3584 [16/28] (3.90ns)   --->   "%sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3584 'sdiv' 'sdiv_ln42_1' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 3585 [16/28] (3.90ns)   --->   "%sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3585 'sdiv' 'sdiv_ln42_2' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 3586 [16/28] (3.90ns)   --->   "%sdiv_ln42_3 = sdiv i24 %shl_ln42_3, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3586 'sdiv' 'sdiv_ln42_3' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 3587 [16/28] (3.90ns)   --->   "%sdiv_ln42_4 = sdiv i24 %shl_ln42_4, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3587 'sdiv' 'sdiv_ln42_4' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 3.90>
ST_64 : Operation 3588 [15/28] (3.90ns)   --->   "%sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3588 'sdiv' 'sdiv_ln42' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 3589 [15/28] (3.90ns)   --->   "%sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3589 'sdiv' 'sdiv_ln42_1' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 3590 [15/28] (3.90ns)   --->   "%sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3590 'sdiv' 'sdiv_ln42_2' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 3591 [15/28] (3.90ns)   --->   "%sdiv_ln42_3 = sdiv i24 %shl_ln42_3, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3591 'sdiv' 'sdiv_ln42_3' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 3592 [15/28] (3.90ns)   --->   "%sdiv_ln42_4 = sdiv i24 %shl_ln42_4, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3592 'sdiv' 'sdiv_ln42_4' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 3.90>
ST_65 : Operation 3593 [14/28] (3.90ns)   --->   "%sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3593 'sdiv' 'sdiv_ln42' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 3594 [14/28] (3.90ns)   --->   "%sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3594 'sdiv' 'sdiv_ln42_1' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 3595 [14/28] (3.90ns)   --->   "%sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3595 'sdiv' 'sdiv_ln42_2' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 3596 [14/28] (3.90ns)   --->   "%sdiv_ln42_3 = sdiv i24 %shl_ln42_3, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3596 'sdiv' 'sdiv_ln42_3' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 3597 [14/28] (3.90ns)   --->   "%sdiv_ln42_4 = sdiv i24 %shl_ln42_4, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3597 'sdiv' 'sdiv_ln42_4' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 3.90>
ST_66 : Operation 3598 [13/28] (3.90ns)   --->   "%sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3598 'sdiv' 'sdiv_ln42' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 3599 [13/28] (3.90ns)   --->   "%sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3599 'sdiv' 'sdiv_ln42_1' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 3600 [13/28] (3.90ns)   --->   "%sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3600 'sdiv' 'sdiv_ln42_2' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 3601 [13/28] (3.90ns)   --->   "%sdiv_ln42_3 = sdiv i24 %shl_ln42_3, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3601 'sdiv' 'sdiv_ln42_3' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 3602 [13/28] (3.90ns)   --->   "%sdiv_ln42_4 = sdiv i24 %shl_ln42_4, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3602 'sdiv' 'sdiv_ln42_4' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 3.90>
ST_67 : Operation 3603 [12/28] (3.90ns)   --->   "%sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3603 'sdiv' 'sdiv_ln42' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 3604 [12/28] (3.90ns)   --->   "%sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3604 'sdiv' 'sdiv_ln42_1' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 3605 [12/28] (3.90ns)   --->   "%sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3605 'sdiv' 'sdiv_ln42_2' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 3606 [12/28] (3.90ns)   --->   "%sdiv_ln42_3 = sdiv i24 %shl_ln42_3, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3606 'sdiv' 'sdiv_ln42_3' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 3607 [12/28] (3.90ns)   --->   "%sdiv_ln42_4 = sdiv i24 %shl_ln42_4, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3607 'sdiv' 'sdiv_ln42_4' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 3.90>
ST_68 : Operation 3608 [11/28] (3.90ns)   --->   "%sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3608 'sdiv' 'sdiv_ln42' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 3609 [11/28] (3.90ns)   --->   "%sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3609 'sdiv' 'sdiv_ln42_1' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 3610 [11/28] (3.90ns)   --->   "%sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3610 'sdiv' 'sdiv_ln42_2' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 3611 [11/28] (3.90ns)   --->   "%sdiv_ln42_3 = sdiv i24 %shl_ln42_3, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3611 'sdiv' 'sdiv_ln42_3' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 3612 [11/28] (3.90ns)   --->   "%sdiv_ln42_4 = sdiv i24 %shl_ln42_4, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3612 'sdiv' 'sdiv_ln42_4' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 3.90>
ST_69 : Operation 3613 [10/28] (3.90ns)   --->   "%sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3613 'sdiv' 'sdiv_ln42' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3614 [10/28] (3.90ns)   --->   "%sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3614 'sdiv' 'sdiv_ln42_1' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3615 [10/28] (3.90ns)   --->   "%sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3615 'sdiv' 'sdiv_ln42_2' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3616 [10/28] (3.90ns)   --->   "%sdiv_ln42_3 = sdiv i24 %shl_ln42_3, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3616 'sdiv' 'sdiv_ln42_3' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3617 [10/28] (3.90ns)   --->   "%sdiv_ln42_4 = sdiv i24 %shl_ln42_4, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3617 'sdiv' 'sdiv_ln42_4' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 3.90>
ST_70 : Operation 3618 [9/28] (3.90ns)   --->   "%sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3618 'sdiv' 'sdiv_ln42' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 3619 [9/28] (3.90ns)   --->   "%sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3619 'sdiv' 'sdiv_ln42_1' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 3620 [9/28] (3.90ns)   --->   "%sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3620 'sdiv' 'sdiv_ln42_2' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 3621 [9/28] (3.90ns)   --->   "%sdiv_ln42_3 = sdiv i24 %shl_ln42_3, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3621 'sdiv' 'sdiv_ln42_3' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 3622 [9/28] (3.90ns)   --->   "%sdiv_ln42_4 = sdiv i24 %shl_ln42_4, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3622 'sdiv' 'sdiv_ln42_4' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 3.90>
ST_71 : Operation 3623 [8/28] (3.90ns)   --->   "%sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3623 'sdiv' 'sdiv_ln42' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 3624 [8/28] (3.90ns)   --->   "%sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3624 'sdiv' 'sdiv_ln42_1' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 3625 [8/28] (3.90ns)   --->   "%sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3625 'sdiv' 'sdiv_ln42_2' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 3626 [8/28] (3.90ns)   --->   "%sdiv_ln42_3 = sdiv i24 %shl_ln42_3, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3626 'sdiv' 'sdiv_ln42_3' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 3627 [8/28] (3.90ns)   --->   "%sdiv_ln42_4 = sdiv i24 %shl_ln42_4, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3627 'sdiv' 'sdiv_ln42_4' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 3.90>
ST_72 : Operation 3628 [7/28] (3.90ns)   --->   "%sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3628 'sdiv' 'sdiv_ln42' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 3629 [7/28] (3.90ns)   --->   "%sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3629 'sdiv' 'sdiv_ln42_1' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 3630 [7/28] (3.90ns)   --->   "%sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3630 'sdiv' 'sdiv_ln42_2' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 3631 [7/28] (3.90ns)   --->   "%sdiv_ln42_3 = sdiv i24 %shl_ln42_3, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3631 'sdiv' 'sdiv_ln42_3' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 3632 [7/28] (3.90ns)   --->   "%sdiv_ln42_4 = sdiv i24 %shl_ln42_4, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3632 'sdiv' 'sdiv_ln42_4' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 3.90>
ST_73 : Operation 3633 [6/28] (3.90ns)   --->   "%sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3633 'sdiv' 'sdiv_ln42' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 3634 [6/28] (3.90ns)   --->   "%sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3634 'sdiv' 'sdiv_ln42_1' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 3635 [6/28] (3.90ns)   --->   "%sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3635 'sdiv' 'sdiv_ln42_2' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 3636 [6/28] (3.90ns)   --->   "%sdiv_ln42_3 = sdiv i24 %shl_ln42_3, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3636 'sdiv' 'sdiv_ln42_3' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 3637 [6/28] (3.90ns)   --->   "%sdiv_ln42_4 = sdiv i24 %shl_ln42_4, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3637 'sdiv' 'sdiv_ln42_4' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 3.90>
ST_74 : Operation 3638 [5/28] (3.90ns)   --->   "%sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3638 'sdiv' 'sdiv_ln42' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 3639 [5/28] (3.90ns)   --->   "%sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3639 'sdiv' 'sdiv_ln42_1' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 3640 [5/28] (3.90ns)   --->   "%sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3640 'sdiv' 'sdiv_ln42_2' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 3641 [5/28] (3.90ns)   --->   "%sdiv_ln42_3 = sdiv i24 %shl_ln42_3, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3641 'sdiv' 'sdiv_ln42_3' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 3642 [5/28] (3.90ns)   --->   "%sdiv_ln42_4 = sdiv i24 %shl_ln42_4, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3642 'sdiv' 'sdiv_ln42_4' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 3.90>
ST_75 : Operation 3643 [4/28] (3.90ns)   --->   "%sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3643 'sdiv' 'sdiv_ln42' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3644 [4/28] (3.90ns)   --->   "%sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3644 'sdiv' 'sdiv_ln42_1' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3645 [4/28] (3.90ns)   --->   "%sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3645 'sdiv' 'sdiv_ln42_2' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3646 [4/28] (3.90ns)   --->   "%sdiv_ln42_3 = sdiv i24 %shl_ln42_3, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3646 'sdiv' 'sdiv_ln42_3' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3647 [4/28] (3.90ns)   --->   "%sdiv_ln42_4 = sdiv i24 %shl_ln42_4, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3647 'sdiv' 'sdiv_ln42_4' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 3.90>
ST_76 : Operation 3648 [3/28] (3.90ns)   --->   "%sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3648 'sdiv' 'sdiv_ln42' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3649 [3/28] (3.90ns)   --->   "%sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3649 'sdiv' 'sdiv_ln42_1' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3650 [3/28] (3.90ns)   --->   "%sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3650 'sdiv' 'sdiv_ln42_2' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3651 [3/28] (3.90ns)   --->   "%sdiv_ln42_3 = sdiv i24 %shl_ln42_3, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3651 'sdiv' 'sdiv_ln42_3' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3652 [3/28] (3.90ns)   --->   "%sdiv_ln42_4 = sdiv i24 %shl_ln42_4, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3652 'sdiv' 'sdiv_ln42_4' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 3.90>
ST_77 : Operation 3653 [2/28] (3.90ns)   --->   "%sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3653 'sdiv' 'sdiv_ln42' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3654 [2/28] (3.90ns)   --->   "%sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3654 'sdiv' 'sdiv_ln42_1' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3655 [2/28] (3.90ns)   --->   "%sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3655 'sdiv' 'sdiv_ln42_2' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3656 [2/28] (3.90ns)   --->   "%sdiv_ln42_3 = sdiv i24 %shl_ln42_3, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3656 'sdiv' 'sdiv_ln42_3' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3657 [2/28] (3.90ns)   --->   "%sdiv_ln42_4 = sdiv i24 %shl_ln42_4, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3657 'sdiv' 'sdiv_ln42_4' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 4.90>
ST_78 : Operation 3658 [1/1] (0.00ns)   --->   "%specpipeline_ln66 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [nn.cpp:66]   --->   Operation 3658 'specpipeline' 'specpipeline_ln66' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3659 [1/1] (0.00ns)   --->   "%spectopmodule_ln46 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10" [nn.cpp:46]   --->   Operation 3659 'spectopmodule' 'spectopmodule_ln46' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3660 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_0"   --->   Operation 3660 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3661 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_0, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_3, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 3661 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3662 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_0, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 3662 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3663 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_1"   --->   Operation 3663 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3664 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_1, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_5, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 3664 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3665 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_1, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 3665 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3666 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_2"   --->   Operation 3666 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3667 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_2, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_6, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 3667 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3668 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_2, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 3668 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3669 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_3"   --->   Operation 3669 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3670 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_3, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_7, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 3670 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3671 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_3, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 3671 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3672 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_4"   --->   Operation 3672 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3673 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_4, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_8, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 3673 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3674 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_4, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 3674 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3675 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_5"   --->   Operation 3675 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3676 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_5, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_17, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 3676 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3677 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_5, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 3677 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3678 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_6"   --->   Operation 3678 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3679 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_6, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_16, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 3679 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3680 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_6, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 3680 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3681 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_7"   --->   Operation 3681 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3682 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_7, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_11, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 3682 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3683 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_7, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 3683 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3684 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_8"   --->   Operation 3684 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3685 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_8, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_12, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 3685 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3686 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_8, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 3686 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3687 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_9"   --->   Operation 3687 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3688 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_9, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_13, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 3688 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3689 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_9, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 3689 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3690 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_10"   --->   Operation 3690 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3691 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_10, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_14, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 3691 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3692 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_10, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 3692 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3693 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_11"   --->   Operation 3693 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3694 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_11, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_15, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 3694 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3695 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_11, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 3695 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3696 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_12"   --->   Operation 3696 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3697 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_12, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, void @empty, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 3697 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3698 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_12, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 3698 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3699 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_13"   --->   Operation 3699 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3700 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_13, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_9, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 3700 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3701 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_13, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 3701 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3702 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_14"   --->   Operation 3702 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3703 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_14, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_18, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 3703 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3704 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_14, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 3704 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3705 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_15"   --->   Operation 3705 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3706 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_15, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_19, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 3706 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3707 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_15, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 3707 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3708 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_16"   --->   Operation 3708 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3709 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_16, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_20, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 3709 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3710 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_16, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 3710 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3711 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_17"   --->   Operation 3711 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3712 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_17, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_21, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 3712 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3713 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_17, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 3713 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3714 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_0"   --->   Operation 3714 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3715 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_0, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_22, void @empty_3, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 3715 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3716 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_0, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 3716 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3717 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_1"   --->   Operation 3717 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3718 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_1, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_22, void @empty_6, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 3718 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3719 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_1, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 3719 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3720 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_2"   --->   Operation 3720 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3721 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_2, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_22, void @empty_8, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 3721 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3722 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_2, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 3722 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3723 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_3"   --->   Operation 3723 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3724 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_3, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_22, void @empty_16, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 3724 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3725 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_3, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 3725 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3726 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_4"   --->   Operation 3726 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3727 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_4, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_22, void @empty_12, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 3727 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3728 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_4, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 3728 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3729 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_23, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 3729 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3730 [1/28] (3.90ns)   --->   "%sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3730 'sdiv' 'sdiv_ln42' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3731 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i16 %sdiv_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3731 'trunc' 'trunc_ln42' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3732 [1/1] (1.00ns)   --->   "%write_ln42 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_0, i16 %trunc_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3732 'write' 'write_ln42' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_78 : Operation 3733 [1/28] (3.90ns)   --->   "%sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3733 'sdiv' 'sdiv_ln42_1' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3734 [1/1] (0.00ns)   --->   "%trunc_ln42_1 = trunc i16 %sdiv_ln42_1" [nn.cpp:42->nn.cpp:92]   --->   Operation 3734 'trunc' 'trunc_ln42_1' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3735 [1/1] (1.00ns)   --->   "%write_ln42 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_1, i16 %trunc_ln42_1" [nn.cpp:42->nn.cpp:92]   --->   Operation 3735 'write' 'write_ln42' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_78 : Operation 3736 [1/28] (3.90ns)   --->   "%sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3736 'sdiv' 'sdiv_ln42_2' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3737 [1/1] (0.00ns)   --->   "%trunc_ln42_2 = trunc i16 %sdiv_ln42_2" [nn.cpp:42->nn.cpp:92]   --->   Operation 3737 'trunc' 'trunc_ln42_2' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3738 [1/1] (1.00ns)   --->   "%write_ln42 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_2, i16 %trunc_ln42_2" [nn.cpp:42->nn.cpp:92]   --->   Operation 3738 'write' 'write_ln42' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_78 : Operation 3739 [1/28] (3.90ns)   --->   "%sdiv_ln42_3 = sdiv i24 %shl_ln42_3, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3739 'sdiv' 'sdiv_ln42_3' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3740 [1/1] (0.00ns)   --->   "%trunc_ln42_3 = trunc i16 %sdiv_ln42_3" [nn.cpp:42->nn.cpp:92]   --->   Operation 3740 'trunc' 'trunc_ln42_3' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3741 [1/1] (1.00ns)   --->   "%write_ln42 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_3, i16 %trunc_ln42_3" [nn.cpp:42->nn.cpp:92]   --->   Operation 3741 'write' 'write_ln42' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_78 : Operation 3742 [1/28] (3.90ns)   --->   "%sdiv_ln42_4 = sdiv i24 %shl_ln42_4, i24 %sext_ln42" [nn.cpp:42->nn.cpp:92]   --->   Operation 3742 'sdiv' 'sdiv_ln42_4' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3743 [1/1] (0.00ns)   --->   "%trunc_ln42_4 = trunc i16 %sdiv_ln42_4" [nn.cpp:42->nn.cpp:92]   --->   Operation 3743 'trunc' 'trunc_ln42_4' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3744 [1/1] (1.00ns)   --->   "%write_ln42 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_4, i16 %trunc_ln42_4" [nn.cpp:42->nn.cpp:92]   --->   Operation 3744 'write' 'write_ln42' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_78 : Operation 3745 [1/1] (0.00ns)   --->   "%ret_ln93 = ret" [nn.cpp:93]   --->   Operation 3745 'ret' 'ret_ln93' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.450ns
The critical path consists of the following:
	s_axi read operation ('input_1_read', nn.cpp:72) on port 'input_1' (nn.cpp:72) [105]  (1.000 ns)
	'mul' operation of DSP[113] ('mul_ln72_1', nn.cpp:72) [110]  (1.450 ns)

 <State 2>: 5.570ns
The critical path consists of the following:
	'mul' operation ('mul_ln72', nn.cpp:72) [104]  (5.570 ns)

 <State 3>: 6.439ns
The critical path consists of the following:
	'sub' operation ('sub_ln72_52', nn.cpp:72) [1449]  (4.154 ns)
	'add' operation ('add_ln72_237', nn.cpp:72) [1457]  (2.285 ns)

 <State 4>: 6.809ns
The critical path consists of the following:
	'sub' operation ('sub_ln72_40', nn.cpp:72) [1182]  (2.285 ns)
	'add' operation ('add_ln72_187', nn.cpp:72) [1186]  (2.424 ns)
	'add' operation of DSP[1190] ('add_ln72_188', nn.cpp:72) [1190]  (2.100 ns)

 <State 5>: 6.809ns
The critical path consists of the following:
	'sub' operation ('sub_ln72_49', nn.cpp:72) [1370]  (2.285 ns)
	'add' operation ('add_ln72_222', nn.cpp:72) [1374]  (2.424 ns)
	'add' operation of DSP[1378] ('add_ln72_223', nn.cpp:72) [1378]  (2.100 ns)

 <State 6>: 7.098ns
The critical path consists of the following:
	'add' operation ('add_ln72_344', nn.cpp:72) [927]  (2.250 ns)
	'add' operation ('add_ln72_138', nn.cpp:72) [931]  (2.424 ns)
	'add' operation ('add_ln72_139', nn.cpp:72) [938]  (2.424 ns)

 <State 7>: 6.878ns
The critical path consists of the following:
	'sub' operation ('sub_ln72_69', nn.cpp:72) [1019]  (2.354 ns)
	'add' operation ('add_ln72_156', nn.cpp:72) [1023]  (2.424 ns)
	'add' operation of DSP[1027] ('add_ln72_157', nn.cpp:72) [1027]  (2.100 ns)

 <State 8>: 7.202ns
The critical path consists of the following:
	'sub' operation ('sub_ln72_23', nn.cpp:72) [742]  (2.354 ns)
	'add' operation ('add_ln72_106', nn.cpp:72) [746]  (2.424 ns)
	'add' operation ('add_ln72_107', nn.cpp:72) [750]  (2.424 ns)

 <State 9>: 6.844ns
The critical path consists of the following:
	'add' operation ('add_ln72_339', nn.cpp:72) [470]  (2.320 ns)
	'add' operation ('add_ln72_56', nn.cpp:72) [474]  (2.424 ns)
	'add' operation of DSP[478] ('add_ln72_57', nn.cpp:72) [478]  (2.100 ns)

 <State 10>: 7.168ns
The critical path consists of the following:
	'sub' operation ('sub_ln72_55', nn.cpp:72) [1577]  (2.354 ns)
	'sub' operation ('sub_ln72_56', nn.cpp:72) [1578]  (2.389 ns)
	'add' operation ('add_ln72_262', nn.cpp:72) [1582]  (2.424 ns)

 <State 11>: 6.695ns
The critical path consists of the following:
	'sub' operation ('sub_ln72_65', nn.cpp:72) [1913]  (2.424 ns)
	'sub' operation ('sub_ln72_66', nn.cpp:72) [1914]  (0.000 ns)
	'add' operation ('add_ln72_331', nn.cpp:72) [1917]  (4.271 ns)

 <State 12>: 6.695ns
The critical path consists of the following:
	'sub' operation ('sub_ln72_16', nn.cpp:72) [665]  (2.424 ns)
	'sub' operation ('sub_ln72_17', nn.cpp:72) [668]  (0.000 ns)
	'add' operation ('add_ln72_94', nn.cpp:72) [671]  (4.271 ns)

 <State 13>: 4.744ns
The critical path consists of the following:
	'add' operation ('add_ln72_350', nn.cpp:72) [1757]  (2.320 ns)
	'add' operation ('add_ln72_299', nn.cpp:72) [1761]  (2.424 ns)

 <State 14>: 6.660ns
The critical path consists of the following:
	'sub' operation ('sub_ln72_8', nn.cpp:72) [499]  (2.389 ns)
	'sub' operation ('sub_ln72_9', nn.cpp:72) [502]  (0.000 ns)
	'add' operation ('add_ln72_62', nn.cpp:72) [505]  (4.271 ns)

 <State 15>: 6.371ns
The critical path consists of the following:
	'add' operation of DSP[1239] ('add_ln72_198', nn.cpp:72) [1239]  (2.100 ns)
	'add' operation ('add_ln72_199', nn.cpp:72) [1246]  (4.271 ns)

 <State 16>: 6.660ns
The critical path consists of the following:
	'sub' operation ('sub_ln72_46', nn.cpp:72) [1331]  (2.389 ns)
	'sub' operation ('sub_ln72_47', nn.cpp:72) [1334]  (0.000 ns)
	'add' operation ('add_ln72_217', nn.cpp:72) [1337]  (4.271 ns)

 <State 17>: 6.695ns
The critical path consists of the following:
	'sub' operation ('sub_ln72_4', nn.cpp:72) [241]  (2.424 ns)
	'sub' operation ('sub_ln72_5', nn.cpp:72) [246]  (0.000 ns)
	'add' operation ('add_ln72_15', nn.cpp:72) [249]  (4.271 ns)

 <State 18>: 6.636ns
The critical path consists of the following:
	'sub' operation ('sub_ln72_60', nn.cpp:72) [1778]  (4.213 ns)
	'add' operation ('add_ln72_303', nn.cpp:72) [1782]  (2.424 ns)

 <State 19>: 6.737ns
The critical path consists of the following:
	'add' operation ('sum', nn.cpp:74) [359]  (2.146 ns)
	'icmp' operation ('icmp_ln14_1', nn.cpp:14->nn.cpp:75) [361]  (2.146 ns)
	'select' operation ('layer1_output', nn.cpp:14->nn.cpp:75) [362]  (0.995 ns)
	'mul' operation of DSP[1961] ('mul_ln85_1', nn.cpp:85) [1959]  (1.450 ns)

 <State 20>: 6.575ns
The critical path consists of the following:
	'select' operation ('layer1_output', nn.cpp:14->nn.cpp:75) [263]  (0.995 ns)
	'mul' operation ('mul_ln85', nn.cpp:85) [1954]  (5.580 ns)

 <State 21>: 6.392ns
The critical path consists of the following:
	'add' operation of DSP[990] ('add_ln72_151', nn.cpp:72) [990]  (2.100 ns)
	'add' operation ('sum', nn.cpp:74) [993]  (2.146 ns)
	'icmp' operation ('icmp_ln14_8', nn.cpp:14->nn.cpp:75) [995]  (2.146 ns)

 <State 22>: 4.674ns
The critical path consists of the following:
	'add' operation ('add_ln85_96', nn.cpp:85) [2101]  (2.250 ns)
	'add' operation ('add_ln85_20', nn.cpp:85) [2105]  (2.424 ns)

 <State 23>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[1968] ('add_ln85_1', nn.cpp:85) [1968]  (2.100 ns)
	'add' operation of DSP[1976] ('add_ln85_2', nn.cpp:85) [1976]  (2.100 ns)

 <State 24>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[1976] ('add_ln85_2', nn.cpp:85) [1976]  (2.100 ns)
	'add' operation of DSP[1983] ('add_ln85_3', nn.cpp:85) [1983]  (2.100 ns)

 <State 25>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[1983] ('add_ln85_3', nn.cpp:85) [1983]  (2.100 ns)
	'add' operation of DSP[1988] ('add_ln85_4', nn.cpp:85) [1988]  (2.100 ns)

 <State 26>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[1988] ('add_ln85_4', nn.cpp:85) [1988]  (2.100 ns)
	'add' operation of DSP[1995] ('add_ln85_5', nn.cpp:85) [1995]  (2.100 ns)

 <State 27>: 6.371ns
The critical path consists of the following:
	'add' operation of DSP[2123] ('add_ln85_24', nn.cpp:85) [2123]  (2.100 ns)
	'add' operation ('add_ln85_25', nn.cpp:85) [2131]  (4.271 ns)

 <State 28>: 6.371ns
The critical path consists of the following:
	'add' operation of DSP[2003] ('add_ln85_6', nn.cpp:85) [2003]  (2.100 ns)
	'add' operation ('add_ln85_7', nn.cpp:85) [2013]  (4.271 ns)

 <State 29>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[2135] ('add_ln85_26', nn.cpp:85) [2135]  (2.100 ns)
	'add' operation of DSP[2140] ('add_ln85_27', nn.cpp:85) [2140]  (2.100 ns)

 <State 30>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[2021] ('add_ln85_8', nn.cpp:85) [2021]  (2.100 ns)
	'add' operation of DSP[2029] ('add_ln85_9', nn.cpp:85) [2029]  (2.100 ns)

 <State 31>: 4.744ns
The critical path consists of the following:
	'sub' operation ('sub_ln85_1', nn.cpp:85) [2326]  (2.320 ns)
	'add' operation ('add_ln85_67', nn.cpp:85) [2330]  (2.424 ns)

 <State 32>: 4.605ns
The critical path consists of the following:
	'sub' operation ('sub_ln85_2', nn.cpp:85) [2333]  (2.181 ns)
	'add' operation ('add_ln85_68', nn.cpp:85) [2337]  (2.424 ns)

 <State 33>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[2043] ('add_ln85_11', nn.cpp:85) [2043]  (2.100 ns)
	'add' operation of DSP[2049] ('add_ln85_12', nn.cpp:85) [2049]  (2.100 ns)

 <State 34>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[2049] ('add_ln85_12', nn.cpp:85) [2049]  (2.100 ns)
	'add' operation of DSP[2055] ('add_ln85_13', nn.cpp:85) [2055]  (2.100 ns)

 <State 35>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[2055] ('add_ln85_13', nn.cpp:85) [2055]  (2.100 ns)
	'add' operation of DSP[2062] ('add_ln85_14', nn.cpp:85) [2062]  (2.100 ns)

 <State 36>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[2062] ('add_ln85_14', nn.cpp:85) [2062]  (2.100 ns)
	'add' operation of DSP[2069] ('add_ln85_15', nn.cpp:85) [2069]  (2.100 ns)

 <State 37>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[2069] ('add_ln85_15', nn.cpp:85) [2069]  (2.100 ns)
	'add' operation of DSP[2076] ('add_ln85_16', nn.cpp:85) [2076]  (2.100 ns)

 <State 38>: 4.524ns
The critical path consists of the following:
	'add' operation of DSP[2360] ('add_ln85_73', nn.cpp:85) [2360]  (2.100 ns)
	'add' operation ('add_ln85_74', nn.cpp:85) [2365]  (2.424 ns)

 <State 39>: 4.271ns
The critical path consists of the following:
	'add' operation ('add_ln85_98', nn.cpp:85) [2452]  (0.000 ns)
	'add' operation ('add_ln85_94', nn.cpp:85) [2455]  (4.271 ns)

 <State 40>: 6.392ns
The critical path consists of the following:
	'add' operation of DSP[2088] ('add_ln85_18', nn.cpp:85) [2088]  (2.100 ns)
	'add' operation ('sum', nn.cpp:87) [2090]  (2.146 ns)
	'icmp' operation ('icmp_ln27', nn.cpp:27->nn.cpp:92) [2458]  (2.146 ns)

 <State 41>: 6.878ns
The critical path consists of the following:
	'select' operation ('max_val', nn.cpp:27->nn.cpp:92) [2459]  (1.293 ns)
	'icmp' operation ('icmp_ln27_1', nn.cpp:27->nn.cpp:92) [2460]  (2.146 ns)
	'select' operation ('max_val', nn.cpp:27->nn.cpp:92) [2461]  (1.293 ns)
	'icmp' operation ('icmp_ln27_2', nn.cpp:27->nn.cpp:92) [2462]  (2.146 ns)

 <State 42>: 6.878ns
The critical path consists of the following:
	'select' operation ('max_val', nn.cpp:27->nn.cpp:92) [2463]  (1.293 ns)
	'icmp' operation ('icmp_ln27_3', nn.cpp:27->nn.cpp:92) [2464]  (2.146 ns)
	'select' operation ('max_val', nn.cpp:27->nn.cpp:92) [2465]  (1.293 ns)
	'sub' operation ('x', nn.cpp:34->nn.cpp:92) [2468]  (2.146 ns)

 <State 43>: 3.105ns
The critical path consists of the following:
	'call' operation ('sum', nn.cpp:34->nn.cpp:92) to 'exp<17, 9>' [2469]  (3.105 ns)

 <State 44>: 6.770ns
The critical path consists of the following:
	'call' operation ('sum', nn.cpp:34->nn.cpp:92) to 'exp<17, 9>' [2469]  (6.770 ns)

 <State 45>: 6.770ns
The critical path consists of the following:
	'call' operation ('sum', nn.cpp:34->nn.cpp:92) to 'exp<17, 9>' [2469]  (6.770 ns)

 <State 46>: 6.770ns
The critical path consists of the following:
	'call' operation ('sum', nn.cpp:34->nn.cpp:92) to 'exp<17, 9>' [2469]  (6.770 ns)

 <State 47>: 6.770ns
The critical path consists of the following:
	'call' operation ('sum', nn.cpp:34->nn.cpp:92) to 'exp<17, 9>' [2469]  (6.770 ns)

 <State 48>: 6.452ns
The critical path consists of the following:
	'call' operation ('sum', nn.cpp:34->nn.cpp:92) to 'exp<17, 9>' [2469]  (6.452 ns)

 <State 49>: 4.037ns
The critical path consists of the following:
	'add' operation ('add_ln35_1', nn.cpp:35->nn.cpp:92) [2483]  (0.000 ns)
	'add' operation ('add_ln35_2', nn.cpp:35->nn.cpp:92) [2484]  (4.037 ns)

 <State 50>: 4.037ns
The critical path consists of the following:
	'add' operation ('add_ln35', nn.cpp:35->nn.cpp:92) [2482]  (0.000 ns)
	'add' operation ('sum', nn.cpp:35->nn.cpp:92) [2485]  (4.037 ns)

 <State 51>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln42', nn.cpp:42->nn.cpp:92) [2488]  (3.905 ns)

 <State 52>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln42', nn.cpp:42->nn.cpp:92) [2488]  (3.905 ns)

 <State 53>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln42', nn.cpp:42->nn.cpp:92) [2488]  (3.905 ns)

 <State 54>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln42', nn.cpp:42->nn.cpp:92) [2488]  (3.905 ns)

 <State 55>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln42', nn.cpp:42->nn.cpp:92) [2488]  (3.905 ns)

 <State 56>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln42', nn.cpp:42->nn.cpp:92) [2488]  (3.905 ns)

 <State 57>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln42', nn.cpp:42->nn.cpp:92) [2488]  (3.905 ns)

 <State 58>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln42', nn.cpp:42->nn.cpp:92) [2488]  (3.905 ns)

 <State 59>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln42', nn.cpp:42->nn.cpp:92) [2488]  (3.905 ns)

 <State 60>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln42', nn.cpp:42->nn.cpp:92) [2488]  (3.905 ns)

 <State 61>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln42', nn.cpp:42->nn.cpp:92) [2488]  (3.905 ns)

 <State 62>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln42', nn.cpp:42->nn.cpp:92) [2488]  (3.905 ns)

 <State 63>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln42', nn.cpp:42->nn.cpp:92) [2488]  (3.905 ns)

 <State 64>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln42', nn.cpp:42->nn.cpp:92) [2488]  (3.905 ns)

 <State 65>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln42', nn.cpp:42->nn.cpp:92) [2488]  (3.905 ns)

 <State 66>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln42', nn.cpp:42->nn.cpp:92) [2488]  (3.905 ns)

 <State 67>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln42', nn.cpp:42->nn.cpp:92) [2488]  (3.905 ns)

 <State 68>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln42', nn.cpp:42->nn.cpp:92) [2488]  (3.905 ns)

 <State 69>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln42', nn.cpp:42->nn.cpp:92) [2488]  (3.905 ns)

 <State 70>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln42', nn.cpp:42->nn.cpp:92) [2488]  (3.905 ns)

 <State 71>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln42', nn.cpp:42->nn.cpp:92) [2488]  (3.905 ns)

 <State 72>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln42', nn.cpp:42->nn.cpp:92) [2488]  (3.905 ns)

 <State 73>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln42', nn.cpp:42->nn.cpp:92) [2488]  (3.905 ns)

 <State 74>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln42', nn.cpp:42->nn.cpp:92) [2488]  (3.905 ns)

 <State 75>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln42', nn.cpp:42->nn.cpp:92) [2488]  (3.905 ns)

 <State 76>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln42', nn.cpp:42->nn.cpp:92) [2488]  (3.905 ns)

 <State 77>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln42', nn.cpp:42->nn.cpp:92) [2488]  (3.905 ns)

 <State 78>: 4.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln42', nn.cpp:42->nn.cpp:92) [2488]  (3.905 ns)
	s_axi write operation ('write_ln42', nn.cpp:42->nn.cpp:92) on port 'output_0' (nn.cpp:42->nn.cpp:92) [2490]  (1.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
