uart_bmpg.v,verilog,xil_defaultlib,../../../../Pipeline_CPU.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg.v,
upg.v,verilog,xil_defaultlib,../../../../Pipeline_CPU.srcs/sources_1/ip/uart_bmpg_0/upg.v,
uart_bmpg_0.v,verilog,xil_defaultlib,../../../../Pipeline_CPU.srcs/sources_1/ip/uart_bmpg_0/sim/uart_bmpg_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
