

================================================================
== Vivado HLS Report for 'compute2'
================================================================
* Date:           Tue Apr 14 07:39:20 2020

* Version:        2017.1 (Build 1846317 on Thu Jun 22 18:17:09 MDT 2017)
* Project:        dataflow_stalls_kernel
* Solution:       solution_OCL_REGION_0
* Product family: virtex7
* Target device:  xc7vx690tffg1157-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      2.83|        1.35|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                  |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- compute2_epoch  |    ?|    ?|         8|          1|          1|     ?|    yes   |
        +------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     113|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|     16|     527|     179|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      84|
|Register         |        0|      -|     269|      32|
+-----------------+---------+-------+--------+--------+
|Total            |        0|     16|     796|     408|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +---------------------------------------------+-----------------------------------------+---------+-------+-----+-----+
    |                   Instance                  |                  Module                 | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------------------------+-----------------------------------------+---------+-------+-----+-----+
    |dataflow_stalls_kernel_mul_64s_64s_64_6_U18  |dataflow_stalls_kernel_mul_64s_64s_64_6  |        0|     16|  527|  179|
    +---------------------------------------------+-----------------------------------------+---------+-------+-----+-----+
    |Total                                        |                                         |        0|     16|  527|  179|
    +---------------------------------------------+-----------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_120_p2                       |     +    |      0|  0|  39|          32|           1|
    |ap_block_state2_pp0_stage0_iter0  |    and   |      0|  0|   8|           1|           1|
    |ap_block_state9_pp0_stage0_iter7  |    and   |      0|  0|   8|           1|           1|
    |ap_predicate_op23_read_state2     |    and   |      0|  0|   8|           1|           1|
    |tmp_i_fu_115_p2                   |   icmp   |      0|  0|  18|          32|          32|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   8|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   8|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   8|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 113|          71|          42|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter7  |   9|          2|    1|          2|
    |data_count_blk_n         |   9|          2|    1|          2|
    |from_V_blk_n             |   9|          2|    1|          2|
    |i_2_fu_76                |   9|          2|   32|         64|
    |to_V_blk_n               |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  84|         18|   39|         80|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7  |   1|   0|    1|          0|
    |data_count_read_reg_142  |  32|   0|   32|          0|
    |i_2_fu_76                |  32|   0|   32|          0|
    |tmp_5_reg_154            |  64|   0|   64|          0|
    |tmp_6_reg_160            |  64|   0|   64|          0|
    |tmp_reg_150              |   1|   0|    1|          0|
    |tmp_reg_150              |  64|  32|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 269|  32|  206|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |   compute2   | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |   compute2   | return value |
|ap_start            |  in |    1| ap_ctrl_hs |   compute2   | return value |
|ap_done             | out |    1| ap_ctrl_hs |   compute2   | return value |
|ap_continue         |  in |    1| ap_ctrl_hs |   compute2   | return value |
|ap_idle             | out |    1| ap_ctrl_hs |   compute2   | return value |
|ap_ready            | out |    1| ap_ctrl_hs |   compute2   | return value |
|to_V_din            | out |   64|   ap_fifo  |     to_V     |    pointer   |
|to_V_full_n         |  in |    1|   ap_fifo  |     to_V     |    pointer   |
|to_V_write          | out |    1|   ap_fifo  |     to_V     |    pointer   |
|from_V_dout         |  in |   64|   ap_fifo  |    from_V    |    pointer   |
|from_V_empty_n      |  in |    1|   ap_fifo  |    from_V    |    pointer   |
|from_V_read         | out |    1|   ap_fifo  |    from_V    |    pointer   |
|data_count_dout     |  in |   32|   ap_fifo  |  data_count  |    pointer   |
|data_count_empty_n  |  in |    1|   ap_fifo  |  data_count  |    pointer   |
|data_count_read     | out |    1|   ap_fifo  |  data_count  |    pointer   |
+--------------------+-----+-----+------------+--------------+--------------+

