

================================================================
== Vitis HLS Report for 'send_message'
================================================================
* Date:           Sat Mar 18 14:32:20 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        dhcp_client_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  1.378 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  6.400 ns|  6.400 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.37>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%sm_wordCount_V_load = load i6 %sm_wordCount_V"   --->   Operation 4 'load' 'sm_wordCount_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%meta_type_V_load = load i8 %meta_type_V"   --->   Operation 5 'load' 'meta_type_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_Val2_1 = load i32 %meta_requestedIpAddress_V"   --->   Operation 6 'load' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.63ns)   --->   "%switch_ln148 = switch i6 %sm_wordCount_V_load, void, i6 0, void, i6 1, void, i6 3, void, i6 4, void, i6 29, void, i6 30, void %_ifconv, i6 31, void %_ifconv1, i6 37, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:148->/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:377]   --->   Operation 7 'switch' 'switch_ln148' <Predicate = true> <Delay = 0.63>
ST_1 : Operation 8 [1/1] (0.61ns)   --->   "%store_ln235 = store i6 0, i6 %sm_wordCount_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:235->/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:377]   --->   Operation 8 'store' 'store_ln235' <Predicate = (sm_wordCount_V_load == 37)> <Delay = 0.61>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln236 = br void %send_message.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:236->/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:377]   --->   Operation 9 'br' 'br_ln236' <Predicate = (sm_wordCount_V_load == 37)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.58ns)   --->   "%icmp_ln1064_1 = icmp_eq  i8 %meta_type_V_load, i8 3"   --->   Operation 10 'icmp' 'icmp_ln1064_1' <Predicate = (sm_wordCount_V_load == 31)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_Result_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %p_Val2_1, i32 24, i32 31"   --->   Operation 11 'partselect' 'p_Result_4' <Predicate = (sm_wordCount_V_load == 31)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.30ns)   --->   "%sendWord_data_V_5 = select i1 %icmp_ln1064_1, i8 %p_Result_4, i8 0"   --->   Operation 12 'select' 'sendWord_data_V_5' <Predicate = (sm_wordCount_V_load == 31)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.61ns)   --->   "%store_ln885 = store i6 32, i6 %sm_wordCount_V"   --->   Operation 13 'store' 'store_ln885' <Predicate = (sm_wordCount_V_load == 31)> <Delay = 0.61>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln229 = br void %send_message.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:229->/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:377]   --->   Operation 14 'br' 'br_ln229' <Predicate = (sm_wordCount_V_load == 31)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln674_1 = trunc i32 %p_Val2_1"   --->   Operation 15 'trunc' 'trunc_ln674_1' <Predicate = (sm_wordCount_V_load == 30)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.61ns)   --->   "%store_ln885 = store i6 31, i6 %sm_wordCount_V"   --->   Operation 16 'store' 'store_ln885' <Predicate = (sm_wordCount_V_load == 30)> <Delay = 0.61>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln220 = br void %send_message.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:220->/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:377]   --->   Operation 17 'br' 'br_ln220' <Predicate = (sm_wordCount_V_load == 30)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.61ns)   --->   "%store_ln885 = store i6 30, i6 %sm_wordCount_V"   --->   Operation 18 'store' 'store_ln885' <Predicate = (sm_wordCount_V_load == 29)> <Delay = 0.61>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln200 = br void %send_message.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:200->/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:377]   --->   Operation 19 'br' 'br_ln200' <Predicate = (sm_wordCount_V_load == 29)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.61ns)   --->   "%store_ln885 = store i6 5, i6 %sm_wordCount_V"   --->   Operation 20 'store' 'store_ln885' <Predicate = (sm_wordCount_V_load == 4)> <Delay = 0.61>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln193 = br void %send_message.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:193->/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:377]   --->   Operation 21 'br' 'br_ln193' <Predicate = (sm_wordCount_V_load == 4)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.61ns)   --->   "%store_ln885 = store i6 4, i6 %sm_wordCount_V"   --->   Operation 22 'store' 'store_ln885' <Predicate = (sm_wordCount_V_load == 3)> <Delay = 0.61>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln187 = br void %send_message.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:187->/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:377]   --->   Operation 23 'br' 'br_ln187' <Predicate = (sm_wordCount_V_load == 3)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.61ns)   --->   "%store_ln885 = store i6 2, i6 %sm_wordCount_V"   --->   Operation 24 'store' 'store_ln885' <Predicate = (sm_wordCount_V_load == 1)> <Delay = 0.61>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln172 = br void %send_message.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:172->/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:377]   --->   Operation 25 'br' 'br_ln172' <Predicate = (sm_wordCount_V_load == 1)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_i_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i72P0A, i72 %dhcp_requestMetaFifo, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 26 'nbreadreq' 'tmp_i_i' <Predicate = (sm_wordCount_V_load == 0)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 72> <Depth = 4> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln151 = br i1 %tmp_i_i, void %._crit_edge.i.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:151->/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:377]   --->   Operation 27 'br' 'br_ln151' <Predicate = (sm_wordCount_V_load == 0)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.16ns)   --->   "%dhcp_requestMetaFifo_read = read i72 @_ssdm_op_Read.ap_fifo.volatile.i72P0A, i72 %dhcp_requestMetaFifo" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 28 'read' 'dhcp_requestMetaFifo_read' <Predicate = (sm_wordCount_V_load == 0 & tmp_i_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 72> <Depth = 4> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln144 = trunc i72 %dhcp_requestMetaFifo_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 29 'trunc' 'trunc_ln144' <Predicate = (sm_wordCount_V_load == 0 & tmp_i_i)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln144_2 = partselect i8 @_ssdm_op_PartSelect.i8.i72.i32.i32, i72 %dhcp_requestMetaFifo_read, i32 32, i32 39" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 30 'partselect' 'trunc_ln144_2' <Predicate = (sm_wordCount_V_load == 0 & tmp_i_i)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln144_3 = partselect i32 @_ssdm_op_PartSelect.i32.i72.i32.i32, i72 %dhcp_requestMetaFifo_read, i32 40, i32 71" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 31 'partselect' 'trunc_ln144_3' <Predicate = (sm_wordCount_V_load == 0 & tmp_i_i)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%store_ln144 = store i8 %trunc_ln144_2, i8 %meta_type_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 32 'store' 'store_ln144' <Predicate = (sm_wordCount_V_load == 0 & tmp_i_i)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%store_ln144 = store i32 %trunc_ln144_3, i32 %meta_requestedIpAddress_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 33 'store' 'store_ln144' <Predicate = (sm_wordCount_V_load == 0 & tmp_i_i)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.61ns)   --->   "%store_ln885 = store i6 1, i6 %sm_wordCount_V"   --->   Operation 34 'store' 'store_ln885' <Predicate = (sm_wordCount_V_load == 0 & tmp_i_i)> <Delay = 0.61>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln165 = br void %send_message.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:165->/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:377]   --->   Operation 35 'br' 'br_ln165' <Predicate = (sm_wordCount_V_load == 0)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.70ns)   --->   "%add_ln885 = add i6 %sm_wordCount_V_load, i6 1"   --->   Operation 36 'add' 'add_ln885' <Predicate = (sm_wordCount_V_load != 0 & sm_wordCount_V_load != 1 & sm_wordCount_V_load != 3 & sm_wordCount_V_load != 4 & sm_wordCount_V_load != 29 & sm_wordCount_V_load != 30 & sm_wordCount_V_load != 31 & sm_wordCount_V_load != 37)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.61ns)   --->   "%store_ln885 = store i6 %add_ln885, i6 %sm_wordCount_V"   --->   Operation 37 'store' 'store_ln885' <Predicate = (sm_wordCount_V_load != 0 & sm_wordCount_V_load != 1 & sm_wordCount_V_load != 3 & sm_wordCount_V_load != 4 & sm_wordCount_V_load != 29 & sm_wordCount_V_load != 30 & sm_wordCount_V_load != 31 & sm_wordCount_V_load != 37)> <Delay = 0.61>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln180 = br void %send_message.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:180->/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:377]   --->   Operation 38 'br' 'br_ln180' <Predicate = (sm_wordCount_V_load != 0 & sm_wordCount_V_load != 1 & sm_wordCount_V_load != 3 & sm_wordCount_V_load != 4 & sm_wordCount_V_load != 29 & sm_wordCount_V_load != 30 & sm_wordCount_V_load != 31 & sm_wordCount_V_load != 37)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.16>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %myMacAddress, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.16ns)   --->   "%p_Val2_s = read i48 @_ssdm_op_Read.ap_fifo.i48P0A, i48 %myMacAddress"   --->   Operation 40 'read' 'p_Val2_s' <Predicate = true> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 3> <FIFO>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i72 %dhcp_requestMetaFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i72 %dhcp_requestMetaFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i72 %dhcp_requestMetaFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i72 %dhcp_requestMetaFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %m_axis_tx_data_V_last_V, i8 %m_axis_tx_data_V_strb_V, i8 %m_axis_tx_data_V_keep_V, i64 %m_axis_tx_data_V_data_V, void @empty_5, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %m_axis_tx_length, void @empty_5, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %m_axis_tx_metadata, void @empty_5, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3"   --->   Operation 48 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %m_axis_tx_data_V_data_V, i8 %m_axis_tx_data_V_keep_V, i8 %m_axis_tx_data_V_strb_V, i1 %m_axis_tx_data_V_last_V, i64 0, i8 15, i8 0, i1 1"   --->   Operation 49 'write' 'write_ln304' <Predicate = (sm_wordCount_V_load == 37)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln143 = zext i8 %sendWord_data_V_5" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:143->/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:377]   --->   Operation 50 'zext' 'zext_ln143' <Predicate = (sm_wordCount_V_load == 31)> <Delay = 0.00>
ST_2 : Operation 51 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %m_axis_tx_data_V_data_V, i8 %m_axis_tx_data_V_keep_V, i8 %m_axis_tx_data_V_strb_V, i1 %m_axis_tx_data_V_last_V, i64 %zext_ln143, i8 255, i8 0, i1 0"   --->   Operation 51 'write' 'write_ln304' <Predicate = (sm_wordCount_V_load == 31)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 52 [1/1] (0.58ns)   --->   "%icmp_ln1064 = icmp_eq  i8 %meta_type_V_load, i8 1"   --->   Operation 52 'icmp' 'icmp_ln1064' <Predicate = (sm_wordCount_V_load == 30)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%p_Result_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i24.i16.i8.i16, i24 %trunc_ln674_1, i16 1074, i8 %meta_type_V_load, i16 309"   --->   Operation 53 'bitconcatenate' 'p_Result_3' <Predicate = (sm_wordCount_V_load == 30)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.41ns)   --->   "%sendWord_data_V = select i1 %icmp_ln1064, i64 4278255925, i64 %p_Result_3"   --->   Operation 54 'select' 'sendWord_data_V' <Predicate = (sm_wordCount_V_load == 30)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %m_axis_tx_data_V_data_V, i8 %m_axis_tx_data_V_keep_V, i8 %m_axis_tx_data_V_strb_V, i1 %m_axis_tx_data_V_last_V, i64 %sendWord_data_V, i8 255, i8 0, i1 0"   --->   Operation 55 'write' 'write_ln304' <Predicate = (sm_wordCount_V_load == 30)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 56 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %m_axis_tx_data_V_data_V, i8 %m_axis_tx_data_V_keep_V, i8 %m_axis_tx_data_V_strb_V, i1 %m_axis_tx_data_V_last_V, i64 7157207594535223296, i8 255, i8 0, i1 0"   --->   Operation 56 'write' 'write_ln304' <Predicate = (sm_wordCount_V_load == 29)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%p_Result_9_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %p_Val2_s, i32 32, i32 47"   --->   Operation 57 'partselect' 'p_Result_9_i_i' <Predicate = (sm_wordCount_V_load == 4)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%p_Result_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i48.i16, i48 0, i16 %p_Result_9_i_i"   --->   Operation 58 'bitconcatenate' 'p_Result_2' <Predicate = (sm_wordCount_V_load == 4)> <Delay = 0.00>
ST_2 : Operation 59 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %m_axis_tx_data_V_data_V, i8 %m_axis_tx_data_V_keep_V, i8 %m_axis_tx_data_V_strb_V, i1 %m_axis_tx_data_V_last_V, i64 %p_Result_2, i8 255, i8 0, i1 0"   --->   Operation 59 'write' 'write_ln304' <Predicate = (sm_wordCount_V_load == 4)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i48 %p_Val2_s"   --->   Operation 60 'trunc' 'trunc_ln674' <Predicate = (sm_wordCount_V_load == 3)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%p_Result_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln674, i32 0"   --->   Operation 61 'bitconcatenate' 'p_Result_1' <Predicate = (sm_wordCount_V_load == 3)> <Delay = 0.00>
ST_2 : Operation 62 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %m_axis_tx_data_V_data_V, i8 %m_axis_tx_data_V_keep_V, i8 %m_axis_tx_data_V_strb_V, i1 %m_axis_tx_data_V_last_V, i64 %p_Result_1, i8 255, i8 0, i1 0"   --->   Operation 62 'write' 'write_ln304' <Predicate = (sm_wordCount_V_load == 3)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 63 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %m_axis_tx_data_V_data_V, i8 %m_axis_tx_data_V_keep_V, i8 %m_axis_tx_data_V_strb_V, i1 %m_axis_tx_data_V_last_V, i64 8388608, i8 255, i8 0, i1 0"   --->   Operation 63 'write' 'write_ln304' <Predicate = (sm_wordCount_V_load == 1)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln144, i32 393473"   --->   Operation 64 'bitconcatenate' 'p_Result_s' <Predicate = (sm_wordCount_V_load == 0 & tmp_i_i)> <Delay = 0.00>
ST_2 : Operation 65 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %m_axis_tx_data_V_data_V, i8 %m_axis_tx_data_V_keep_V, i8 %m_axis_tx_data_V_strb_V, i1 %m_axis_tx_data_V_last_V, i64 %p_Result_s, i8 255, i8 0, i1 0"   --->   Operation 65 'write' 'write_ln304' <Predicate = (sm_wordCount_V_load == 0 & tmp_i_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 66 [2/2] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.axis.volatile.i96P128A, i96 %m_axis_tx_metadata, i96 79228162495836452343274012740" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 66 'write' 'write_ln173' <Predicate = (sm_wordCount_V_load == 0 & tmp_i_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 67 [2/2] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %m_axis_tx_length, i16 300" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 67 'write' 'write_ln173' <Predicate = (sm_wordCount_V_load == 0 & tmp_i_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 68 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %m_axis_tx_data_V_data_V, i8 %m_axis_tx_data_V_keep_V, i8 %m_axis_tx_data_V_strb_V, i1 %m_axis_tx_data_V_last_V, i64 0, i8 255, i8 0, i1 0"   --->   Operation 68 'write' 'write_ln304' <Predicate = (sm_wordCount_V_load != 0 & sm_wordCount_V_load != 1 & sm_wordCount_V_load != 3 & sm_wordCount_V_load != 4 & sm_wordCount_V_load != 29 & sm_wordCount_V_load != 30 & sm_wordCount_V_load != 31 & sm_wordCount_V_load != 37)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 69 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %m_axis_tx_data_V_data_V, i8 %m_axis_tx_data_V_keep_V, i8 %m_axis_tx_data_V_strb_V, i1 %m_axis_tx_data_V_last_V, i64 0, i8 15, i8 0, i1 1"   --->   Operation 69 'write' 'write_ln304' <Predicate = (sm_wordCount_V_load == 37)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 70 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %m_axis_tx_data_V_data_V, i8 %m_axis_tx_data_V_keep_V, i8 %m_axis_tx_data_V_strb_V, i1 %m_axis_tx_data_V_last_V, i64 %zext_ln143, i8 255, i8 0, i1 0"   --->   Operation 70 'write' 'write_ln304' <Predicate = (sm_wordCount_V_load == 31)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 71 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %m_axis_tx_data_V_data_V, i8 %m_axis_tx_data_V_keep_V, i8 %m_axis_tx_data_V_strb_V, i1 %m_axis_tx_data_V_last_V, i64 %sendWord_data_V, i8 255, i8 0, i1 0"   --->   Operation 71 'write' 'write_ln304' <Predicate = (sm_wordCount_V_load == 30)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 72 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %m_axis_tx_data_V_data_V, i8 %m_axis_tx_data_V_keep_V, i8 %m_axis_tx_data_V_strb_V, i1 %m_axis_tx_data_V_last_V, i64 7157207594535223296, i8 255, i8 0, i1 0"   --->   Operation 72 'write' 'write_ln304' <Predicate = (sm_wordCount_V_load == 29)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 73 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %m_axis_tx_data_V_data_V, i8 %m_axis_tx_data_V_keep_V, i8 %m_axis_tx_data_V_strb_V, i1 %m_axis_tx_data_V_last_V, i64 %p_Result_2, i8 255, i8 0, i1 0"   --->   Operation 73 'write' 'write_ln304' <Predicate = (sm_wordCount_V_load == 4)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 74 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %m_axis_tx_data_V_data_V, i8 %m_axis_tx_data_V_keep_V, i8 %m_axis_tx_data_V_strb_V, i1 %m_axis_tx_data_V_last_V, i64 %p_Result_1, i8 255, i8 0, i1 0"   --->   Operation 74 'write' 'write_ln304' <Predicate = (sm_wordCount_V_load == 3)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 75 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %m_axis_tx_data_V_data_V, i8 %m_axis_tx_data_V_keep_V, i8 %m_axis_tx_data_V_strb_V, i1 %m_axis_tx_data_V_last_V, i64 8388608, i8 255, i8 0, i1 0"   --->   Operation 75 'write' 'write_ln304' <Predicate = (sm_wordCount_V_load == 1)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 76 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %m_axis_tx_data_V_data_V, i8 %m_axis_tx_data_V_keep_V, i8 %m_axis_tx_data_V_strb_V, i1 %m_axis_tx_data_V_last_V, i64 %p_Result_s, i8 255, i8 0, i1 0"   --->   Operation 76 'write' 'write_ln304' <Predicate = (sm_wordCount_V_load == 0 & tmp_i_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 77 [1/2] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.axis.volatile.i96P128A, i96 %m_axis_tx_metadata, i96 79228162495836452343274012740" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 77 'write' 'write_ln173' <Predicate = (sm_wordCount_V_load == 0 & tmp_i_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 78 [1/2] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %m_axis_tx_length, i16 300" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 78 'write' 'write_ln173' <Predicate = (sm_wordCount_V_load == 0 & tmp_i_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln164 = br void %._crit_edge.i.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:164->/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:377]   --->   Operation 79 'br' 'br_ln164' <Predicate = (sm_wordCount_V_load == 0 & tmp_i_i)> <Delay = 0.00>
ST_3 : Operation 80 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %m_axis_tx_data_V_data_V, i8 %m_axis_tx_data_V_keep_V, i8 %m_axis_tx_data_V_strb_V, i1 %m_axis_tx_data_V_last_V, i64 0, i8 255, i8 0, i1 0"   --->   Operation 80 'write' 'write_ln304' <Predicate = (sm_wordCount_V_load != 0 & sm_wordCount_V_load != 1 & sm_wordCount_V_load != 3 & sm_wordCount_V_load != 4 & sm_wordCount_V_load != 29 & sm_wordCount_V_load != 30 & sm_wordCount_V_load != 31 & sm_wordCount_V_load != 37)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%ret_ln377 = ret" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:377]   --->   Operation 81 'ret' 'ret_ln377' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.2ns, clock uncertainty: 0.864ns.

 <State 1>: 1.38ns
The critical path consists of the following:
	'load' operation ('sm_wordCount_V_load') on static variable 'sm_wordCount_V' [22]  (0 ns)
	'add' operation ('add_ln885') [86]  (0.706 ns)
	'store' operation ('store_ln885') of variable 'add_ln885' on static variable 'sm_wordCount_V' [87]  (0.617 ns)
	blocking operation 0.0545 ns on control path)

 <State 2>: 1.17ns
The critical path consists of the following:
	fifo read operation ('__Val2__') on port 'myMacAddress' [13]  (1.17 ns)

 <State 3>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
