strict digraph calls {
  rankdir=LR;
  size="10.000000,7.500000";
  ratio=fill;
  rotate=90;
  center=1;
  margin=0;
  page="8.5,11";
  calculate_timings [shape=plaintext];
  calculate_timings -> find_highest_bit_set;
  check_bounded [shape=plaintext];
  check_cached_sanity [shape=plaintext];
  check_testing_type2 [shape=plaintext];
  check_testing_type2 -> flush_cache;
  check_testing_type2 -> enable_cache;
  check_testing_type2 -> disable_cache;
  chipset_init [shape=box];
  chipset_init -> dmi_setup;
  chipset_init -> write_mchbar8;
  chipset_init -> write_mchbar16;
  chipset_init -> write_mchbar32;
  choose_training [shape=plaintext];
  choose_training -> dump_timings;
  clear_errors [shape=plaintext];
  clflush [shape=plaintext];
  clflush -> clflush;
  collect_system_info [shape=plaintext];
  compute_derived_timings [shape=plaintext];
  compute_derived_timings -> halfcycle_ps;
  compute_derived_timings -> write_mchbar32;
  compute_derived_timings -> count_ranks_in_channel;
  compute_derived_timings -> cycle_ps;
  compute_frequence_ratios [shape=plaintext];
  compute_frequence_ratios -> div_roundup;
  compute_frequence_ratios -> lcm;
  compute_frequence_ratios -> gcd;
  config_rank [shape=plaintext];
  config_rank -> rw_test;
  config_rank -> write_mchbar8;
  config_rank -> count_ranks_in_channel;
  config_rank -> program_timings;
  config_rank -> write_1d0;
  config_rank -> seq9;
  count_ranks_in_channel [shape=plaintext];
  cycle_ps [shape=plaintext];
  cycle_ps -> halfcycle_ps;
  disable_cache [shape=plaintext];
  div_roundup [shape=plaintext];
  dmi_setup [shape=plaintext];
  dmi_setup -> write_mchbar16;
  do_fsm [shape=plaintext];
  do_ram_training [shape=plaintext];
  do_ram_training -> write_testing;
  do_ram_training -> write_testing_type2;
  do_ram_training -> train_ram_at_178;
  do_ram_training -> write_1d0;
  do_ram_training -> write_mchbar8;
  do_ram_training -> write_500;
  do_ram_training -> set_ecc;
  do_ram_training -> write_500_timings_type;
  do_ram_training -> set_178;
  do_ram_training -> choose_training;
  do_ram_training -> try_timing_offsets;
  dump_timings [shape=plaintext];
  enable_cache [shape=plaintext];
  find_highest_bit_set [shape=plaintext];
  find_lowest_bit_set32 [shape=plaintext];
  flush_cache [shape=plaintext];
  flush_cache -> clflush;
  frequency_01 [shape=plaintext];
  frequency_01 -> frequency_11;
  frequency_11 [shape=plaintext];
  fsbcycle_ps [shape=plaintext];
  gcd [shape=plaintext];
  get_mmio_size [shape=plaintext];
  halfcycle_ps [shape=plaintext];
  have_match_ranks [shape=plaintext];
  jedec_init [shape=plaintext];
  jedec_init -> write_mchbar16;
  jedec_init -> jedec_read;
  jedec_read [shape=plaintext];
  jedec_read -> write_mchbar8;
  lcm [shape=plaintext];
  lcm -> gcd;
  make_shift [shape=plaintext];
  ns_to_cycles [shape=plaintext];
  ns_to_cycles -> frequency_11;
  program_base_timings [shape=plaintext];
  program_base_timings -> write_500;
  program_board_delay [shape=plaintext];
  program_board_delay -> program_modules_memory_map;
  program_board_delay -> write_mchbar8;
  program_board_delay -> frequency_01;
  program_board_delay -> write_mchbar16;
  program_board_delay -> ns_to_cycles;
  program_board_delay -> write_mchbar32;
  program_board_delay -> rmw_1d0;
  program_board_delay -> ps_to_halfcycles;
  program_board_delay -> frequency_11;
  program_board_delay -> fsbcycle_ps;
  program_board_delay -> halfcycle_ps;
  program_board_delay -> write_500;
  program_modules_memory_map [shape=plaintext];
  program_modules_memory_map -> write_mchbar8;
  program_modules_memory_map -> write_mchbar16;
  program_modules_memory_map -> write_mchbar32;
  program_timings [shape=plaintext];
  program_timings -> write_500;
  program_total_memory_map [shape=plaintext];
  program_total_memory_map -> find_lowest_bit_set32;
  program_total_memory_map -> get_mmio_size;
  ps_to_halfcycles [shape=plaintext];
  ps_to_halfcycles -> frequency_11;
  ram_training [shape=plaintext];
  ram_training -> write_mchbar16;
  ram_training -> try_cached_training;
  ram_training -> do_ram_training;
  ram_training -> read_4090;
  ram_training -> set_10b;
  raminit [shape=box];
  raminit -> program_modules_memory_map;
  raminit -> calculate_timings;
  raminit -> setup_heci_uma;
  raminit -> set_4cf;
  raminit -> rmw_1d0;
  raminit -> restore_274265;
  raminit -> have_match_ranks;
  raminit -> jedec_read;
  raminit -> program_board_delay;
  raminit -> write_26c;
  raminit -> write32p;
  raminit -> write_mchbar32;
  raminit -> set_2dxx_series;
  raminit -> jedec_init;
  raminit -> collect_system_info;
  raminit -> write_1d0;
  raminit -> ram_training;
  raminit -> write_mchbar8;
  raminit -> set_334;
  raminit -> set_274265;
  raminit -> program_base_timings;
  raminit -> write_500;
  raminit -> compute_derived_timings;
  raminit -> config_rank;
  raminit -> program_total_memory_map;
  raminit -> write_mchbar16;
  raminit -> dump_timings;
  raminit -> save_timings;
  read128 [shape=plaintext];
  read_4090 [shape=plaintext];
  recv_heci_message [shape=plaintext];
  recv_heci_message -> recv_heci_packet;
  recv_heci_packet [shape=plaintext];
  restore_274265 [shape=plaintext];
  restore_274265 -> write_mchbar16;
  restore_274265 -> write_mchbar32;
  restore_274265 -> write_mchbar8;
  rmw_1d0 [shape=plaintext];
  rmw_1d0 -> write_1d0;
  rw_test [shape=plaintext];
  rw_test -> sfence;
  rw_test -> write32p;
  save_timings [shape=plaintext];
  save_timings -> ram_training;
  send_heci_message [shape=plaintext];
  send_heci_message -> send_heci_packet;
  send_heci_message -> wait_heci_ready;
  send_heci_packet [shape=plaintext];
  send_heci_packet -> wait_heci_cb_avail;
  send_heci_uma_message [shape=plaintext];
  send_heci_uma_message -> recv_heci_message;
  send_heci_uma_message -> send_heci_message;
  seq9 [shape=plaintext];
  seq9 -> write_mchbar8;
  seq9 -> write_500;
  seq9 -> write_1d0;
  set_10b [shape=plaintext];
  set_10b -> write_500;
  set_10b -> write_1d0;
  set_178 [shape=plaintext];
  set_178 -> write_1d0;
  set_274265 [shape=plaintext];
  set_274265 -> halfcycle_ps;
  set_274265 -> lcm;
  set_274265 -> write_mchbar8;
  set_274265 -> write_mchbar16;
  set_274265 -> write_mchbar32;
  set_274265 -> div_roundup;
  set_274265 -> frequency_11;
  set_274265 -> fsbcycle_ps;
  set_2d5x_reg [shape=plaintext];
  set_2d5x_reg -> write_mchbar32;
  set_2d5x_reg -> div_roundup;
  set_2d5x_reg -> compute_frequence_ratios;
  set_2dx8_reg [shape=plaintext];
  set_2dx8_reg -> write_mchbar32;
  set_2dx8_reg -> compute_frequence_ratios;
  set_2dxx_series [shape=plaintext];
  set_2dxx_series -> write_mchbar32;
  set_2dxx_series -> set_2d5x_reg;
  set_2dxx_series -> set_2dx8_reg;
  set_2dxx_series -> set_6d_reg;
  set_2dxx_series -> frequency_11;
  set_334 [shape=plaintext];
  set_334 -> write_mchbar16;
  set_334 -> write_mchbar32;
  set_4cf [shape=plaintext];
  set_4cf -> write_500;
  set_6d_reg [shape=plaintext];
  set_6d_reg -> write_mchbar32;
  set_6d_reg -> compute_frequence_ratios;
  set_ecc [shape=plaintext];
  set_ecc -> write_mchbar8;
  setup_heci_uma [shape=plaintext];
  setup_heci_uma -> write_mchbar32;
  setup_heci_uma -> send_heci_uma_message;
  sfence [shape=plaintext];
  sfence -> sfence;
  train_ram_at_178 [shape=plaintext];
  train_ram_at_178 -> check_bounded;
  train_ram_at_178 -> write_500;
  train_ram_at_178 -> do_fsm;
  train_ram_at_178 -> write_mchbar32;
  train_ram_at_178 -> check_testing_type2;
  train_ram_at_178 -> write_1d0;
  train_ram_at_178 -> validate_state;
  try_cached_training [shape=plaintext];
  try_cached_training -> write_testing;
  try_cached_training -> write_500_timings_type;
  try_cached_training -> write_mchbar8;
  try_cached_training -> check_cached_sanity;
  try_cached_training -> write_500;
  try_cached_training -> set_10b;
  try_cached_training -> set_ecc;
  try_cached_training -> write_training_data;
  try_cached_training -> write_1d0;
  try_cached_training -> set_178;
  try_timing_offsets [shape=plaintext];
  try_timing_offsets -> write_testing;
  try_timing_offsets -> write_500;
  try_timing_offsets -> do_fsm;
  try_timing_offsets -> write_1d0;
  try_timing_offsets -> dump_timings;
  try_timing_offsets -> validate_state;
  validate_state [shape=plaintext];
  wait_heci_cb_avail [shape=plaintext];
  wait_heci_ready [shape=plaintext];
  write32p [shape=plaintext];
  write_1d0 [shape=plaintext];
  write_1d0 -> write_mchbar32;
  write_26c [shape=plaintext];
  write_26c -> write_mchbar16;
  write_26c -> write_mchbar32;
  write_500 [shape=plaintext];
  write_500 -> write_500;
  write_500 -> write_mchbar32;
  write_500_timings_type [shape=plaintext];
  write_500_timings_type -> write_500;
  write_mchbar16 [shape=plaintext];
  write_mchbar32 [shape=plaintext];
  write_mchbar8 [shape=plaintext];
  write_testing [shape=plaintext];
  write_testing -> clear_errors;
  write_testing_type2 [shape=plaintext];
  write_testing_type2 -> write32p;
  write_training_data [shape=plaintext];
  write_training_data -> write_500;
  write_training_data -> write_1d0;
  "-break" [style="invis" label="" width=0 height=0];
  "-break" -> write_testing [style="invis"];
  "-break" -> check_bounded [style="invis"];
  "-break" -> dmi_setup [style="invis"];
  "-break" -> clflush [style="invis"];
  "-break" -> find_lowest_bit_set32 [style="invis"];
  "-break" -> write_26c [style="invis"];
  "-break" -> program_timings [style="invis"];
  "-break" -> write_mchbar32 [style="invis"];
  "-break" -> jedec_read [style="invis"];
  "-break" -> ns_to_cycles [style="invis"];
  "-break" -> calculate_timings [style="invis"];
  "-break" -> program_modules_memory_map [style="invis"];
  "-break" -> wait_heci_cb_avail [style="invis"];
  "-break" -> set_334 [style="invis"];
  "-break" -> ps_to_halfcycles [style="invis"];
  "-break" -> write32p [style="invis"];
  "-break" -> halfcycle_ps [style="invis"];
  "-break" -> set_ecc [style="invis"];
  "-break" -> recv_heci_packet [style="invis"];
  "-break" -> write_testing_type2 [style="invis"];
  "-break" -> gcd [style="invis"];
  "-break" -> set_178 [style="invis"];
  "-break" -> rw_test [style="invis"];
  "-break" -> train_ram_at_178 [style="invis"];
  "-break" -> set_4cf [style="invis"];
  "-break" -> save_timings [style="invis"];
  "-break" -> write_mchbar8 [style="invis"];
  "-break" -> seq9 [style="invis"];
  chipset_init -> "-break" [style="invis"];
  "-break" -> check_cached_sanity [style="invis"];
  "-break" -> do_ram_training [style="invis"];
  "-break" -> compute_derived_timings [style="invis"];
  "-break" -> write_500 [style="invis"];
  "-break" -> frequency_01 [style="invis"];
  "-break" -> write_training_data [style="invis"];
  "-break" -> program_board_delay [style="invis"];
  "-break" -> make_shift [style="invis"];
  "-break" -> write_mchbar16 [style="invis"];
  "-break" -> do_fsm [style="invis"];
  "-break" -> get_mmio_size [style="invis"];
  "-break" -> recv_heci_message [style="invis"];
  "-break" -> program_base_timings [style="invis"];
  "-break" -> check_testing_type2 [style="invis"];
  "-break" -> restore_274265 [style="invis"];
  "-break" -> try_cached_training [style="invis"];
  "-break" -> read128 [style="invis"];
  "-break" -> flush_cache [style="invis"];
  "-break" -> sfence [style="invis"];
  "-break" -> set_2d5x_reg [style="invis"];
  "-break" -> enable_cache [style="invis"];
  "-break" -> set_2dxx_series [style="invis"];
  "-break" -> collect_system_info [style="invis"];
  "-break" -> compute_frequence_ratios [style="invis"];
  "-break" -> program_total_memory_map [style="invis"];
  "-break" -> setup_heci_uma [style="invis"];
  "-break" -> send_heci_packet [style="invis"];
  "-break" -> lcm [style="invis"];
  "-break" -> write_1d0 [style="invis"];
  "-break" -> set_2dx8_reg [style="invis"];
  "-break" -> wait_heci_ready [style="invis"];
  "-break" -> div_roundup [style="invis"];
  "-break" -> write_500_timings_type [style="invis"];
  "-break" -> frequency_11 [style="invis"];
  "-break" -> set_6d_reg [style="invis"];
  "-break" -> find_highest_bit_set [style="invis"];
  "-break" -> rmw_1d0 [style="invis"];
  "-break" -> ram_training [style="invis"];
  raminit -> "-break" [style="invis"];
  "-break" -> dump_timings [style="invis"];
  "-break" -> choose_training [style="invis"];
  "-break" -> config_rank [style="invis"];
  "-break" -> clear_errors [style="invis"];
  "-break" -> have_match_ranks [style="invis"];
  "-break" -> send_heci_message [style="invis"];
  "-break" -> cycle_ps [style="invis"];
  "-break" -> jedec_init [style="invis"];
  "-break" -> read_4090 [style="invis"];
  "-break" -> count_ranks_in_channel [style="invis"];
  "-break" -> set_274265 [style="invis"];
  "-break" -> validate_state [style="invis"];
  "-break" -> send_heci_uma_message [style="invis"];
  "-break" -> fsbcycle_ps [style="invis"];
  "-break" -> set_10b [style="invis"];
  "-break" -> disable_cache [style="invis"];
  "-break" -> try_timing_offsets [style="invis"];
}
