/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [6:0] _01_;
  wire [11:0] _02_;
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [9:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [23:0] celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire [2:0] celloutsig_0_26z;
  wire [8:0] celloutsig_0_27z;
  wire [8:0] celloutsig_0_28z;
  wire [7:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire [13:0] celloutsig_0_33z;
  wire [2:0] celloutsig_0_34z;
  wire [7:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [5:0] celloutsig_0_40z;
  wire [15:0] celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [22:0] celloutsig_1_4z;
  wire [36:0] celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_38z = celloutsig_0_21z ? celloutsig_0_27z[6] : celloutsig_0_8z[2];
  assign celloutsig_0_15z = celloutsig_0_5z[1] ? celloutsig_0_8z[0] : in_data[37];
  assign celloutsig_1_18z = ~(in_data[135] & celloutsig_1_1z[0]);
  assign celloutsig_0_23z = ~(celloutsig_0_15z & celloutsig_0_19z);
  assign celloutsig_0_32z = _00_ | ~(celloutsig_0_12z);
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _01_ <= 7'h00;
    else _01_ <= celloutsig_0_35z[6:0];
  reg [11:0] _09_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _09_ <= 12'h000;
    else _09_ <= { in_data[76:74], celloutsig_0_0z, celloutsig_0_2z };
  assign { _02_[11:4], _00_, _02_[2:0] } = _09_;
  assign celloutsig_0_28z = { celloutsig_0_13z[9:3], celloutsig_0_14z, celloutsig_0_19z } / { 1'h1, celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_23z, celloutsig_0_10z };
  assign celloutsig_1_3z = { celloutsig_1_2z[3:2], celloutsig_1_0z } == in_data[98:96];
  assign celloutsig_0_14z = { celloutsig_0_13z[9:2], celloutsig_0_2z } == { in_data[53:42], celloutsig_0_10z, celloutsig_0_0z };
  assign celloutsig_0_7z = ! _02_[8:4];
  assign celloutsig_0_20z = ! celloutsig_0_2z[5:0];
  assign celloutsig_0_45z = { celloutsig_0_35z[6:5], celloutsig_0_39z } || { celloutsig_0_40z[5:4], celloutsig_0_38z };
  assign celloutsig_0_16z = { in_data[85:75], celloutsig_0_6z } || 1'h1;
  assign celloutsig_0_30z = { celloutsig_0_27z[8:1], celloutsig_0_20z } || { celloutsig_0_17z[19], celloutsig_0_8z, celloutsig_0_16z, celloutsig_0_21z, celloutsig_0_9z };
  assign celloutsig_0_12z = celloutsig_0_5z[1] & ~(celloutsig_0_5z[1]);
  assign celloutsig_0_40z = { _01_[6:4], celloutsig_0_26z } % 6'h3f;
  assign celloutsig_0_10z = _02_[10:8] % { 2'h3, celloutsig_0_7z };
  assign celloutsig_0_2z = { in_data[72:67], celloutsig_0_1z, celloutsig_0_0z } % { 1'h1, in_data[53:48], celloutsig_0_1z };
  assign celloutsig_0_35z = celloutsig_0_17z[10:3] % { 1'h1, in_data[5:2], celloutsig_0_11z };
  assign celloutsig_1_5z = { in_data[173:167], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_2z } % { 1'h1, in_data[136:110], celloutsig_1_1z, celloutsig_1_2z[5:1], in_data[96] };
  assign celloutsig_0_33z = { in_data[76:67], celloutsig_0_26z, celloutsig_0_25z } * { celloutsig_0_13z[5:1], celloutsig_0_14z, celloutsig_0_2z };
  assign celloutsig_0_5z = { celloutsig_0_2z[7:6], celloutsig_0_0z } * { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_13z = celloutsig_0_12z ? { in_data[27:19], celloutsig_0_6z } : { celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_0_26z = celloutsig_0_2z[2] ? { in_data[81:80], celloutsig_0_20z } : { celloutsig_0_5z[1:0], celloutsig_0_21z };
  assign celloutsig_0_1z = in_data[82:78] != { in_data[50:47], celloutsig_0_0z };
  assign celloutsig_0_19z = { celloutsig_0_13z[7:3], celloutsig_0_16z, celloutsig_0_7z } != { _02_[9:4], _00_ };
  assign celloutsig_0_25z = { celloutsig_0_14z, celloutsig_0_20z, celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_23z } != { _02_[6:4], _00_, _02_[2:0], celloutsig_0_14z };
  assign celloutsig_0_44z = - { celloutsig_0_28z[8:1], celloutsig_0_16z, celloutsig_0_39z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_14z };
  assign celloutsig_1_2z = - in_data[105:100];
  assign celloutsig_1_4z = - { in_data[185:179], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_8z = - { celloutsig_0_2z[4:3], celloutsig_0_5z };
  assign celloutsig_0_17z = - { celloutsig_0_8z, celloutsig_0_11z, _02_[11:4], _00_, _02_[2:0], celloutsig_0_10z, celloutsig_0_7z };
  assign celloutsig_0_39z = { celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_25z, celloutsig_0_36z, celloutsig_0_30z, celloutsig_0_34z, celloutsig_0_38z, celloutsig_0_12z, celloutsig_0_5z } !== { celloutsig_0_33z[13:3], celloutsig_0_5z, celloutsig_0_20z };
  assign celloutsig_0_6z = { _02_[10:8], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z } !== { celloutsig_0_5z[2], celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_9z = { _00_, celloutsig_0_7z, celloutsig_0_1z } !== in_data[38:36];
  assign celloutsig_1_1z = ~ in_data[104:102];
  assign celloutsig_1_7z = | in_data[120:111];
  assign celloutsig_0_36z = celloutsig_0_2z[3] & celloutsig_0_32z;
  assign celloutsig_1_11z = ^ { celloutsig_1_5z[36], celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_8z };
  assign celloutsig_0_11z = celloutsig_0_5z <<< { celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_7z };
  assign celloutsig_0_34z = celloutsig_0_8z[3:1] >>> _02_[2:0];
  assign celloutsig_0_27z = { celloutsig_0_17z[20:14], celloutsig_0_15z, celloutsig_0_23z } ~^ { celloutsig_0_14z, celloutsig_0_2z };
  assign celloutsig_1_0z = ~((in_data[171] & in_data[177]) | in_data[188]);
  assign celloutsig_1_8z = ~((celloutsig_1_1z[0] & celloutsig_1_3z) | celloutsig_1_1z[0]);
  assign celloutsig_0_21z = ~((celloutsig_0_12z & celloutsig_0_15z) | celloutsig_0_15z);
  assign celloutsig_0_0z = ~((in_data[71] & in_data[35]) | (in_data[67] & in_data[9]));
  assign { out_data[97], out_data[98], out_data[117:99] } = ~ { celloutsig_1_11z, celloutsig_1_8z, in_data[114:96] };
  assign _02_[3] = _00_;
  assign { out_data[128], out_data[96], out_data[47:32], out_data[0] } = { celloutsig_1_18z, out_data[97], celloutsig_0_44z, celloutsig_0_45z };
endmodule
