{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1462395417300 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1462395417300 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 04 17:56:57 2016 " "Processing started: Wed May 04 17:56:57 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1462395417300 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1462395417300 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Part4 -c Part4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Part4 -c Part4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1462395417300 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1462395417994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-comparator_bevv " "Found design unit 1: comparator-comparator_bevv" {  } { { "vhdl/comparator.vhd" "" { Text "G:/PLAB1/partIV/vhdl/comparator.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462395418653 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "vhdl/comparator.vhd" "" { Text "G:/PLAB1/partIV/vhdl/comparator.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462395418653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462395418653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/decod7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/decod7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decod7seg-decod7s_behv " "Found design unit 1: decod7seg-decod7s_behv" {  } { { "vhdl/decod7seg.vhd" "" { Text "G:/PLAB1/partIV/vhdl/decod7seg.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462395418657 ""} { "Info" "ISGN_ENTITY_NAME" "1 decod7seg " "Found entity 1: decod7seg" {  } { { "vhdl/decod7seg.vhd" "" { Text "G:/PLAB1/partIV/vhdl/decod7seg.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462395418657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462395418657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/fulladd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/fulladd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullAdd-fullAdd_behv " "Found design unit 1: fullAdd-fullAdd_behv" {  } { { "vhdl/fullAdd.vhd" "" { Text "G:/PLAB1/partIV/vhdl/fullAdd.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462395418660 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullAdd " "Found entity 1: fullAdd" {  } { { "vhdl/fullAdd.vhd" "" { Text "G:/PLAB1/partIV/vhdl/fullAdd.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462395418660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462395418660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/part4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/part4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Part4-Topo4 " "Found design unit 1: Part4-Topo4" {  } { { "vhdl/Part4.vhd" "" { Text "G:/PLAB1/partIV/vhdl/Part4.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462395418664 ""} { "Info" "ISGN_ENTITY_NAME" "1 Part4 " "Found entity 1: Part4" {  } { { "vhdl/Part4.vhd" "" { Text "G:/PLAB1/partIV/vhdl/Part4.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462395418664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462395418664 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Part4 " "Elaborating entity \"Part4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1462395418714 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Cout Part4.vhd(28) " "Verilog HDL or VHDL warning at Part4.vhd(28): object \"Cout\" assigned a value but never read" {  } { { "vhdl/Part4.vhd" "" { Text "G:/PLAB1/partIV/vhdl/Part4.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1462395418737 "|Part4"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[9\] Part4.vhd(19) " "Using initial value X (don't care) for net \"LEDR\[9\]\" at Part4.vhd(19)" {  } { { "vhdl/Part4.vhd" "" { Text "G:/PLAB1/partIV/vhdl/Part4.vhd" 19 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462395418737 "|Part4"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[9\] Part4.vhd(20) " "Using initial value X (don't care) for net \"LEDG\[9\]\" at Part4.vhd(20)" {  } { { "vhdl/Part4.vhd" "" { Text "G:/PLAB1/partIV/vhdl/Part4.vhd" 20 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462395418737 "|Part4"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[7..5\] Part4.vhd(20) " "Using initial value X (don't care) for net \"LEDG\[7..5\]\" at Part4.vhd(20)" {  } { { "vhdl/Part4.vhd" "" { Text "G:/PLAB1/partIV/vhdl/Part4.vhd" 20 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462395418737 "|Part4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdd fullAdd:FA " "Elaborating entity \"fullAdd\" for hierarchy \"fullAdd:FA\"" {  } { { "vhdl/Part4.vhd" "FA" { Text "G:/PLAB1/partIV/vhdl/Part4.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462395418740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator comparator:C1 " "Elaborating entity \"comparator\" for hierarchy \"comparator:C1\"" {  } { { "vhdl/Part4.vhd" "C1" { Text "G:/PLAB1/partIV/vhdl/Part4.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462395418763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod7seg decod7seg:D0 " "Elaborating entity \"decod7seg\" for hierarchy \"decod7seg:D0\"" {  } { { "vhdl/Part4.vhd" "D0" { Text "G:/PLAB1/partIV/vhdl/Part4.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462395418790 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "vhdl/Part4.vhd" "" { Text "G:/PLAB1/partIV/vhdl/Part4.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462395419449 "|Part4|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "vhdl/Part4.vhd" "" { Text "G:/PLAB1/partIV/vhdl/Part4.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462395419449 "|Part4|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "vhdl/Part4.vhd" "" { Text "G:/PLAB1/partIV/vhdl/Part4.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462395419449 "|Part4|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "vhdl/Part4.vhd" "" { Text "G:/PLAB1/partIV/vhdl/Part4.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462395419449 "|Part4|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "vhdl/Part4.vhd" "" { Text "G:/PLAB1/partIV/vhdl/Part4.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462395419449 "|Part4|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[9\] GND " "Pin \"LEDG\[9\]\" is stuck at GND" {  } { { "vhdl/Part4.vhd" "" { Text "G:/PLAB1/partIV/vhdl/Part4.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462395419449 "|Part4|LEDG[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "vhdl/Part4.vhd" "" { Text "G:/PLAB1/partIV/vhdl/Part4.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462395419449 "|Part4|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "vhdl/Part4.vhd" "" { Text "G:/PLAB1/partIV/vhdl/Part4.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462395419449 "|Part4|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "vhdl/Part4.vhd" "" { Text "G:/PLAB1/partIV/vhdl/Part4.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462395419449 "|Part4|HEX1[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1462395419449 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1462395419798 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462395419798 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "96 " "Implemented 96 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1462395419857 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1462395419857 ""} { "Info" "ICUT_CUT_TM_LCELLS" "39 " "Implemented 39 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1462395419857 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1462395419857 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "518 " "Peak virtual memory: 518 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1462395419885 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 04 17:56:59 2016 " "Processing ended: Wed May 04 17:56:59 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1462395419885 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1462395419885 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1462395419885 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1462395419885 ""}
