//! x86_64 early-boot platform discovery.
//!
//! Implements the Arch HAL
//! [`PlatformDiscovery`](tairix_arch_api::PlatformDiscovery) slice by
//! normalising the
//! ACPI MADT (Multiple APIC Description Table) the firmware exposes into
//! [`tairix_abi::hwtree`] nodes. This is a tracked *move* of the facts the
//! [`crate::acpi`] parser already extracts for SMP bring-up behind the
//! common HAL trait, not a new parser: the boot path
//! used to enumerate the Local APIC ids directly; it now also surfaces
//! them — and the I/O APICs — as a [`tairix_abi::HwNode`] tree.
//!
//! The MADT is pure byte-slice input ([`crate::acpi::Madt::parse`]), so
//! discovery is host-testable without a bare-metal target. Locating the
//! MADT from the RSDP/(R|X)SDT is the firmware-hand-off step the boot path
//! performs before constructing
//! [`AcpiDiscovery`](crate::platform::AcpiDiscovery); this module takes the
//! already-located table bytes.

use crate::acpi::{Madt, MadtEntry};
use tairix_abi::{HwDeviceClass, HwMatchKey, HwNode, HwResource, HW_NODE_ROOT, HW_NODE_ROOT_ID};
use tairix_arch_api::{DiscoveryError, HwNodeSink, PlatformDiscovery};

/// The MMIO window size of an I/O APIC register block (one 4 KiB page:
/// the index/data register pair lives in the first few bytes, but the
/// whole page is reserved to the controller).
const IOAPIC_WINDOW_LEN: u64 = 0x1000;

/// Devicetree binding name of the PC CMOS real-time clock, the identity its
/// driver's bind table matches on (`drivers/rtc/mc146818`).
const CMOS_RTC_COMPATIBLE: &[u8] = b"motorola,mc146818";

/// First I/O port of the CMOS clock's register pair: `0x70` selects a
/// register index, `0x71` reads or writes it.
const CMOS_RTC_PORT_BASE: u64 = 0x70;

/// Ports of I/O space the index/data pair occupies.
const CMOS_RTC_PORT_COUNT: u64 = 2;

/// The `enabled` bit of a Local APIC entry's flags (ACPI 6.5 §5.2.12.2):
/// a processor whose Local APIC is not enabled (and not
/// online-capable) is not brought up.
const LAPIC_FLAG_ENABLED: u32 = 1 << 0;

/// An id a Local APIC or Local x2APIC entry carries as a placeholder for no
/// processor.
const NO_XAPIC: u8 = 0xFF;
const NO_X2APIC: u32 = 0xFFFF_FFFF;

/// Whether `entry` names a processor to bring up, once each: firmware lists
/// one whose id fits xAPIC in a Local APIC entry, and may repeat it as a Local
/// x2APIC one, which then names it only with an id xAPIC cannot hold (ACPI
/// 6.5 §5.2.12.12).
fn names_processor(entry: &MadtEntry, xapic_listed: bool) -> bool {
    match *entry {
        MadtEntry::LocalApic { apic_id, flags, .. } => {
            flags & LAPIC_FLAG_ENABLED != 0 && apic_id != NO_XAPIC
        }
        MadtEntry::LocalX2Apic {
            x2apic_id, flags, ..
        } => {
            flags & LAPIC_FLAG_ENABLED != 0
                && x2apic_id != NO_X2APIC
                && !(xapic_listed && x2apic_id < u32::from(NO_XAPIC))
        }
        _ => false,
    }
}

/// Builds the hardware tree from a located ACPI MADT.
pub struct AcpiDiscovery<'a> {
    madt: &'a [u8],
}

impl<'a> AcpiDiscovery<'a> {
    /// Wrap the bytes of an already-located MADT table.
    #[must_use]
    pub fn new(madt: &'a [u8]) -> Self {
        Self { madt }
    }
}

impl PlatformDiscovery for AcpiDiscovery<'_> {
    fn discover(&self, sink: &mut dyn HwNodeSink) -> Result<(), DiscoveryError> {
        // Root first so every later node's parent is already emitted. Its
        // id is the shared [`HW_NODE_ROOT_ID`]; its parent is the
        // `HW_NODE_ROOT` sentinel (so it alone is `is_root`).
        sink.emit(HwNode::new(
            HW_NODE_ROOT_ID,
            HW_NODE_ROOT,
            HwDeviceClass::Root,
        ))?;
        let madt = Madt::parse(self.madt).map_err(|_| DiscoveryError::MalformedSource)?;

        let xapic_listed = madt.entries().any(|entry| {
            matches!(entry, MadtEntry::LocalApic { .. }) && names_processor(&entry, false)
        });
        let mut next_id: u32 = 1;
        for entry in madt.entries() {
            match entry {
                MadtEntry::LocalApic { .. } | MadtEntry::LocalX2Apic { .. }
                    if names_processor(&entry, xapic_listed) =>
                {
                    sink.emit(HwNode::new(next_id, HW_NODE_ROOT_ID, HwDeviceClass::Cpu))?;
                    next_id += 1;
                }
                MadtEntry::IoApic { address, .. } => {
                    let mut node =
                        HwNode::new(next_id, HW_NODE_ROOT_ID, HwDeviceClass::InterruptController);
                    node.push_resource(HwResource::mmio(u64::from(address), IOAPIC_WINDOW_LEN))
                        .map_err(|_| DiscoveryError::MalformedSource)?;
                    sink.emit(node)?;
                    next_id += 1;
                }
                _ => {}
            }
        }

        // The CMOS clock is a legacy fallback rather than a discovered node:
        // no ACPI table enumerates it, and every PC-compatible machine has it
        // at this same fixed port pair. Its driver still binds by matching
        // this node, so the assumption stops here and never reaches the
        // driver.
        let mut rtc = HwNode::new(next_id, HW_NODE_ROOT_ID, HwDeviceClass::Rtc);
        rtc.push_match_key(
            HwMatchKey::compatible(CMOS_RTC_COMPATIBLE)
                .map_err(|_| DiscoveryError::MalformedSource)?,
        )
        .map_err(|_| DiscoveryError::MalformedSource)?;
        rtc.push_resource(HwResource::port(CMOS_RTC_PORT_BASE, CMOS_RTC_PORT_COUNT))
            .map_err(|_| DiscoveryError::MalformedSource)?;
        sink.emit(rtc)?;
        Ok(())
    }
}

#[cfg(test)]
mod tests {
    extern crate std;
    use super::AcpiDiscovery;
    use crate::acpi::tests::build_madt;
    use std::vec::Vec;
    use tairix_abi::{HwDeviceClass, HwMatchKey, HwNode, HwResource, HW_NODE_ROOT_ID};
    use tairix_arch_api::platform::{conformance, DiscoveryError, HwNodeSink, PlatformDiscovery};

    /// One enabled Local APIC (a CPU) and one I/O APIC.
    fn sample_madt() -> Vec<u8> {
        // LocalApic: type=0, len=8, uid=0, apic_id=0, flags=1 (enabled).
        let lapic = [0u8, 8, 0, 0, 1, 0, 0, 0];
        // IoApic: type=1, len=12, id=2, reserved=0, addr=0xFEC00000, gsi=0.
        let ioapic = [1u8, 12, 2, 0, 0x00, 0x00, 0xC0, 0xFE, 0, 0, 0, 0];
        let mut entries = Vec::new();
        entries.extend_from_slice(&lapic);
        entries.extend_from_slice(&ioapic);
        build_madt(0xFEE0_0000, 0x1, &entries)
    }

    /// A processor firmware lists twice — once by its xAPIC id, once by the
    /// same id as an x2APIC one — and placeholder entries for no processor
    /// are one node and none.
    #[test]
    fn each_processor_is_one_node_however_firmware_lists_it() {
        let lapic = |id: u8| [0u8, 8, id, id, 1, 0, 0, 0];
        let x2apic = |id: u32| {
            let mut entry = [9u8, 16, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0];
            entry[4..8].copy_from_slice(&id.to_le_bytes());
            entry[12..16].copy_from_slice(&id.to_le_bytes());
            entry
        };
        let mut entries = Vec::new();
        entries.extend_from_slice(&lapic(0));
        entries.extend_from_slice(&lapic(0xFF));
        entries.extend_from_slice(&x2apic(0));
        entries.extend_from_slice(&x2apic(0xFFFF_FFFF));
        entries.extend_from_slice(&x2apic(0x100));
        let madt = build_madt(0xFEE0_0000, 0x1, &entries);
        let mut sink = CountingSink::default();
        AcpiDiscovery::new(&madt).discover(&mut sink).unwrap();
        assert_eq!(sink.cpus, 2, "xAPIC id 0, and x2APIC id 0x100");
    }

    #[test]
    fn passes_platform_discovery_conformance() {
        let madt = sample_madt();
        let disco = AcpiDiscovery::new(&madt);
        conformance::run(&disco);
    }

    #[derive(Default)]
    struct CountingSink {
        cpus: usize,
        intctrls: usize,
        ioapic_base: u64,
        total: usize,
        rtcs: Vec<HwNode>,
    }

    impl HwNodeSink for CountingSink {
        fn emit(&mut self, node: HwNode) -> Result<(), DiscoveryError> {
            self.total += 1;
            match node.class() {
                Some(HwDeviceClass::Cpu) => self.cpus += 1,
                Some(HwDeviceClass::InterruptController) => {
                    self.intctrls += 1;
                    if let Some(res) = node.resources().first() {
                        self.ioapic_base = res.base();
                    }
                }
                Some(HwDeviceClass::Rtc) => self.rtcs.push(node),
                _ => {}
            }
            Ok(())
        }
    }

    #[test]
    fn emits_cpu_and_ioapic_from_madt() {
        let madt = sample_madt();
        let disco = AcpiDiscovery::new(&madt);
        let mut sink = CountingSink::default();
        disco.discover(&mut sink).expect("discovery succeeds");
        assert_eq!(sink.total, 4, "root + cpu + ioapic + cmos rtc");
        assert_eq!(sink.cpus, 1);
        assert_eq!(sink.intctrls, 1);
        assert_eq!(sink.ioapic_base, 0xFEC0_0000);
    }

    #[test]
    fn disabled_cpu_is_skipped() {
        // A Local APIC with flags=0 (neither enabled nor online-capable)
        // is not brought up, so it is not emitted as a CPU node.
        let lapic_off = [0u8, 8, 0, 0, 0, 0, 0, 0];
        let madt = build_madt(0xFEE0_0000, 0x0, &lapic_off);
        let disco = AcpiDiscovery::new(&madt);
        let mut sink = CountingSink::default();
        disco.discover(&mut sink).expect("discovery succeeds");
        assert_eq!(sink.cpus, 0, "a disabled processor is not a CPU node");
        assert_eq!(sink.total, 2, "root and the legacy CMOS clock");
    }

    /// A processor firmware names by its x2APIC id is a CPU like any other;
    /// a disabled one is not.
    #[test]
    fn an_x2apic_processor_is_a_cpu() {
        let mut entries = Vec::new();
        for (id, flags) in [(0x100u32, 1u32), (0x101, 0)] {
            entries.extend_from_slice(&[9u8, 16, 0, 0]);
            entries.extend_from_slice(&id.to_le_bytes());
            entries.extend_from_slice(&flags.to_le_bytes());
            entries.extend_from_slice(&id.to_le_bytes());
        }
        let madt = build_madt(0xFEE0_0000, 0x0, &entries);
        let mut sink = CountingSink::default();
        AcpiDiscovery::new(&madt)
            .discover(&mut sink)
            .expect("discovery succeeds");
        assert_eq!(sink.cpus, 1);
    }

    #[test]
    fn emits_the_legacy_cmos_clock_whatever_the_madt_holds() {
        // The chip is not in any ACPI table, so a MADT that enumerates
        // nothing must still yield the node its driver binds to.
        for madt in [sample_madt(), build_madt(0xFEE0_0000, 0x0, &[])] {
            let mut sink = CountingSink::default();
            AcpiDiscovery::new(&madt)
                .discover(&mut sink)
                .expect("discovery succeeds");
            assert_eq!(sink.rtcs.len(), 1, "exactly one clock node");
            let rtc = &sink.rtcs[0];
            assert_eq!(rtc.class(), Some(HwDeviceClass::Rtc));
            assert_eq!(rtc.parent(), HW_NODE_ROOT_ID);
            assert_eq!(
                rtc.match_keys(),
                &[HwMatchKey::compatible(b"motorola,mc146818").expect("fits")],
                "the identity `drivers/rtc/mc146818` binds on"
            );
            // The index/data pair as a port range, not a mappable window: a
            // driver reaches it through the port traps.
            assert_eq!(rtc.resources(), &[HwResource::port(0x70, 2)]);
            assert_eq!(
                rtc.resources()[0].register_window_base(),
                None,
                "a port range is nothing to map"
            );
        }
    }

    #[test]
    fn malformed_madt_fails_closed() {
        let mut madt = sample_madt();
        madt[0] = b'X'; // corrupt the signature
        let disco = AcpiDiscovery::new(&madt);
        let mut sink = CountingSink::default();
        assert_eq!(
            disco.discover(&mut sink),
            Err(DiscoveryError::MalformedSource)
        );
    }
}
