<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Test imported from ivtest
rc: 0 (means success: 1)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/pr2835632a.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr2835632a.v</a>
defines: 
time_elapsed: 0.875s
ram usage: 19896 KB
</pre>
<pre class="log">

zachjs-sv2v -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/pr2835632a.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr2835632a.v</a>
module top;
	parameter base = -1;
	parameter [base + 15:base] p_big = 16&#39;h0123;
	parameter [base:base + 15] p_ltl = 16&#39;h3210;
	parameter p_base = 16&#39;h0123;
	reg [base + 15:base] big = 16&#39;h0123;
	reg [base:base + 15] ltl = 16&#39;h3210;
	reg [base + 15:base] big_l;
	reg [base:base + 15] ltl_l;
	wire [base + 15:base] w_big = 16&#39;h0123;
	wire [base:base + 15] w_ltl = 16&#39;h3210;
	reg [3:0] big0;
	reg [3:0] big1;
	reg [3:0] big2;
	reg [3:0] big3;
	reg [3:0] ltl0;
	reg [3:0] ltl1;
	reg [3:0] ltl2;
	reg [3:0] ltl3;
	reg [3:0] big0a;
	reg [3:0] big3a;
	reg [3:0] bigx;
	reg [3:0] bigo;
	reg [3:0] ltl0a;
	reg [3:0] ltl3a;
	reg [3:0] ltlx;
	reg [3:0] ltlo;
	reg pass;
	wire [3:0] wcu_big3a = w_big[base - 1+:4];
	wire [3:0] wcu_big3 = w_big[base+:4];
	wire [3:0] wcu_big2 = w_big[base + 4+:4];
	wire [3:0] wcu_big1 = w_big[base + 8+:4];
	wire [3:0] wcu_big0 = w_big[base + 12+:4];
	wire [3:0] wcu_big0a = w_big[base + 13+:4];
	wire [3:0] wcu_bigx = w_big[1&#39;bx+:4];
	wire [3:0] wcu_ltl3a = w_ltl[base - 1+:4];
	wire [3:0] wcu_ltl3 = w_ltl[base+:4];
	wire [3:0] wcu_ltl2 = w_ltl[base + 4+:4];
	wire [3:0] wcu_ltl1 = w_ltl[base + 8+:4];
	wire [3:0] wcu_ltl0 = w_ltl[base + 12+:4];
	wire [3:0] wcu_ltl0a = w_ltl[base + 13+:4];
	wire [3:0] wcu_ltlx = w_ltl[1&#39;bx+:4];
	wire [3:0] wcd_big3a = w_big[base + 2-:4];
	wire [3:0] wcd_big3 = w_big[base + 3-:4];
	wire [3:0] wcd_big2 = w_big[base + 7-:4];
	wire [3:0] wcd_big1 = w_big[base + 11-:4];
	wire [3:0] wcd_big0 = w_big[base + 15-:4];
	wire [3:0] wcd_big0a = w_big[base + 16-:4];
	wire [3:0] wcd_bigx = w_big[1&#39;bx-:4];
	wire [3:0] wcd_ltl3a = w_ltl[base + 2-:4];
	wire [3:0] wcd_ltl3 = w_ltl[base + 3-:4];
	wire [3:0] wcd_ltl2 = w_ltl[base + 7-:4];
	wire [3:0] wcd_ltl1 = w_ltl[base + 11-:4];
	wire [3:0] wcd_ltl0 = w_ltl[base + 15-:4];
	wire [3:0] wcd_ltl0a = w_ltl[base + 16-:4];
	wire [3:0] wcd_ltlx = w_ltl[1&#39;bx-:4];
	wire [base + 15:base] wcu_big_l;
	wire [base:base + 15] wcu_ltl_l;
	assign wcu_big_l[base+:4] = 4&#39;d3;
	assign wcu_big_l[base + 4+:4] = 4&#39;d2;
	assign wcu_big_l[base + 8+:4] = 4&#39;d1;
	assign wcu_big_l[base + 12+:4] = 4&#39;d0;
	assign wcu_ltl_l[base+:4] = 4&#39;d3;
	assign wcu_ltl_l[base + 4+:4] = 4&#39;d2;
	assign wcu_ltl_l[base + 8+:4] = 4&#39;d1;
	assign wcu_ltl_l[base + 12+:4] = 4&#39;d0;
	wire [base + 15:base] wcd_big_l;
	wire [base:base + 15] wcd_ltl_l;
	assign wcd_big_l[base + 3-:4] = 4&#39;d3;
	assign wcd_big_l[base + 7-:4] = 4&#39;d2;
	assign wcd_big_l[base + 11-:4] = 4&#39;d1;
	assign wcd_big_l[base + 15-:4] = 4&#39;d0;
	assign wcd_ltl_l[base + 3-:4] = 4&#39;d3;
	assign wcd_ltl_l[base + 7-:4] = 4&#39;d2;
	assign wcd_ltl_l[base + 11-:4] = 4&#39;d1;
	assign wcd_ltl_l[base + 15-:4] = 4&#39;d0;
	wire [base + 15:base] wcu_big_lx;
	wire [base:base + 15] wcu_ltl_lx;
	wire [base + 15:base] wcd_big_lx;
	wire [base:base + 15] wcd_ltl_lx;
	assign wcu_big_lx[1&#39;bx+:4] = 4&#39;hf;
	assign wcu_ltl_lx[1&#39;bx+:4] = 4&#39;hf;
	assign wcd_big_lx[1&#39;bx-:4] = 4&#39;hf;
	assign wcd_ltl_lx[1&#39;bx-:4] = 4&#39;hf;
	wire [base + 15:base] wcu_big_lo;
	wire [base:base + 15] wcu_ltl_lo;
	wire [base + 15:base] wcd_big_lo;
	wire [base:base + 15] wcd_ltl_lo;
	assign wcu_big_lo[base+:3] = 3&#39;b011;
	assign wcu_big_lo[base + 3+:10] = 10&#39;b0000000000;
	assign wcu_big_lo[base + 13+:4] = 4&#39;bx001;
	assign wcu_ltl_lo[base - 1+:4] = 4&#39;bx001;
	assign wcu_ltl_lo[base + 3+:10] = 10&#39;b0000000000;
	assign wcu_ltl_lo[base + 13+:3] = 3&#39;b011;
	assign wcd_big_lo[base + 2-:3] = 3&#39;b011;
	assign wcd_big_lo[base + 12-:10] = 10&#39;b0000000000;
	assign wcd_big_lo[base + 16-:4] = 4&#39;bx001;
	assign wcd_ltl_lo[base + 2-:4] = 4&#39;bx001;
	assign wcd_ltl_lo[base + 12-:10] = 10&#39;b0000000000;
	assign wcd_ltl_lo[base + 15-:3] = 3&#39;b011;
	initial begin
		pass = 1&#39;b1;
		#(1)
			;
		$displayh(&#34;p_big/big: %h, p_ltl/ltl: %h, base: %0d&#34;, p_big, p_ltl, base);
		$display;
		$displayb(&#34;p_big[%0d+:4]: &#34;, base - 1, p_big[base - 1+:4], &#34;, p_ltl[%0d+:4]: &#34;, base - 1, p_ltl[base - 1+:4]);
		$displayh(&#34;p_big[%0d+:4]: &#34;, base, p_big[base+:4], &#34;, p_ltl[%0d+:4]: &#34;, base, p_ltl[base+:4]);
		$displayh(&#34;p_big[%0d+:4]: &#34;, base + 4, p_big[base + 4+:4], &#34;, p_ltl[%0d+:4]: &#34;, base + 4, p_ltl[base + 4+:4]);
		$displayh(&#34;p_big[%0d+:4]: &#34;, base + 8, p_big[base + 8+:4], &#34;, p_ltl[%0d+:4]: &#34;, base + 8, p_ltl[base + 8+:4]);
		$displayh(&#34;p_big[%0d+:4]: &#34;, base + 12, p_big[base + 12+:4], &#34;, p_ltl[%0d+:4]: &#34;, base + 12, p_ltl[base + 12+:4]);
		$displayb(&#34;p_big[%0d+:4]: &#34;, base + 13, p_big[base + 13+:4], &#34;, p_ltl[%0d+:4]: &#34;, base + 13, p_ltl[base + 13+:4]);
		$displayb(&#34;p_big[%0d+:4]: &#34;, 1&#39;bx, p_big[1&#39;bx+:4], &#34;, p_ltl[%0d+:4]: &#34;, 1&#39;bx, p_ltl[1&#39;bx+:4]);
		if (((((((p_big[base+:4] !== 4&#39;d3) || (p_big[base + 4+:4] !== 4&#39;d2)) || (p_big[base + 8+:4] !== 4&#39;d1)) || (p_big[base + 12+:4] !== 4&#39;d0)) || (p_big[base - 1+:4] !== 4&#39;b011x)) || (p_big[base + 13+:4] !== 4&#39;bx000)) || (p_big[1&#39;bx+:4] !== 4&#39;bxxxx)) begin
			$display(&#34;FAILED: big endian parameter constant +: indexed select.&#34;);
			pass = 1&#39;b0;
		end
		if (((((((p_ltl[base+:4] !== 4&#39;d3) || (p_ltl[base + 4+:4] !== 4&#39;d2)) || (p_ltl[base + 8+:4] !== 4&#39;d1)) || (p_ltl[base + 12+:4] !== 4&#39;d0)) || (p_ltl[base - 1+:4] !== 4&#39;bx001)) || (p_ltl[base + 13+:4] !== 4&#39;b000x)) || (p_ltl[1&#39;bx+:4] !== 4&#39;bxxxx)) begin
			$display(&#34;FAILED: little endian parameter constant +: indexed select.&#34;);
			pass = 1&#39;b0;
		end
		$display;
		$displayb(&#34;p_big[%0d-:4]: &#34;, base + 2, p_big[base + 2-:4], &#34;, p_ltl[%0d-:4]: &#34;, base + 2, p_ltl[base + 2-:4]);
		$displayh(&#34;p_big[%0d-:4]: &#34;, base + 3, p_big[base + 3-:4], &#34;, p_ltl[%0d-:4]: &#34;, base + 3, p_ltl[base + 3-:4]);
		$displayh(&#34;p_big[%0d-:4]: &#34;, base + 7, p_big[base + 7-:4], &#34;, p_ltl[%0d-:4]: &#34;, base + 7, p_ltl[base + 7-:4]);
		$displayh(&#34;p_big[%0d-:4]: &#34;, base + 11, p_big[base + 11-:4], &#34;, p_ltl[%0d-:4]: &#34;, base + 11, p_ltl[base + 11-:4]);
		$displayh(&#34;p_big[%0d-:4]: &#34;, base + 15, p_big[base + 15-:4], &#34;, p_ltl[%0d-:4]: &#34;, base + 15, p_ltl[base + 15-:4]);
		$displayb(&#34;p_big[%0d-:4]: &#34;, base + 16, p_big[base + 16-:4], &#34;, p_ltl[%0d-:4]: &#34;, base + 16, p_ltl[base + 16-:4]);
		$displayb(&#34;p_big[%0d-:4]: &#34;, 1&#39;bx, p_big[1&#39;bx-:4], &#34;, p_ltl[%0d-:4]: &#34;, 1&#39;bx, p_ltl[1&#39;bx-:4]);
		if (((((((p_big[base + 3-:4] !== 4&#39;d3) || (p_big[base + 7-:4] !== 4&#39;d2)) || (p_big[base + 11-:4] !== 4&#39;d1)) || (p_big[base + 15-:4] !== 4&#39;d0)) || (p_big[base + 2-:4] !== 4&#39;b011x)) || (p_big[base + 16-:4] !== 4&#39;bx000)) || (p_big[1&#39;bx-:4] !== 4&#39;bxxxx)) begin
			$display(&#34;FAILED: big endian parameter constant -: indexed select.&#34;);
			pass = 1&#39;b0;
		end
		if (((((((p_ltl[base + 3-:4] !== 4&#39;d3) || (p_ltl[base + 7-:4] !== 4&#39;d2)) || (p_ltl[base + 11-:4] !== 4&#39;d1)) || (p_ltl[base + 15-:4] !== 4&#39;d0)) || (p_ltl[base + 2-:4] !== 4&#39;bx001)) || (p_ltl[base + 16-:4] !== 4&#39;b000x)) || (p_ltl[1&#39;bx-:4] !== 4&#39;bxxxx)) begin
			$display(&#34;FAILED: little endian parameter constant -: indexed select.&#34;);
			pass = 1&#39;b0;
		end
		$display;
		$displayb(&#34;p_base[-1+:4]: &#34;, p_base[-1+:4]);
		$displayh(&#34;p_base[0+:4]: &#34;, p_base[0+:4]);
		$displayh(&#34;p_base[4+:4]: &#34;, p_base[4+:4]);
		$displayh(&#34;p_base[8+:4]: &#34;, p_base[8+:4]);
		$displayh(&#34;p_base[12+:4]: &#34;, p_base[12+:4]);
		$displayb(&#34;p_base[13+:4]: &#34;, p_base[13+:4]);
		$displayb(&#34;p_base[x+:4]: &#34;, p_base[1&#39;bx+:4]);
		if (((((((p_base[0+:4] !== 4&#39;d3) || (p_base[4+:4] !== 4&#39;d2)) || (p_base[8+:4] !== 4&#39;d1)) || (p_base[12+:4] !== 4&#39;d0)) || (p_base[-1+:4] !== 4&#39;b011x)) || (p_base[13+:4] !== 4&#39;bx000)) || (p_base[1&#39;bx+:4] !== 4&#39;bxxxx)) begin
			$display(&#34;FAILED: base parameter constant +: indexed select.&#34;);
			pass = 1&#39;b0;
		end
		$display;
		$displayb(&#34;p_base[2-:4]: &#34;, p_base[2-:4]);
		$displayh(&#34;p_base[3-:4]: &#34;, p_base[3-:4]);
		$displayh(&#34;p_base[7-:4]: &#34;, p_base[7-:4]);
		$displayh(&#34;p_base[11-:4]: &#34;, p_base[11-:4]);
		$displayh(&#34;p_base[15-:4]: &#34;, p_base[15-:4]);
		$displayb(&#34;p_base[16-:4]: &#34;, p_base[16-:4]);
		$displayb(&#34;p_base[x-:4]: &#34;, p_base[1&#39;bx-:4]);
		if (((((((p_base[3-:4] !== 4&#39;d3) || (p_base[7-:4] !== 4&#39;d2)) || (p_base[11-:4] !== 4&#39;d1)) || (p_base[15-:4] !== 4&#39;d0)) || (p_base[2-:4] !== 4&#39;b011x)) || (p_base[16-:4] !== 4&#39;bx000)) || (p_base[1&#39;bx-:4] !== 4&#39;bxxxx)) begin
			$display(&#34;FAILED: base parameter constant -: indexed select.&#34;);
			pass = 1&#39;b0;
		end
		$display;
		$displayb(&#34;big[%0d+:4]: &#34;, base - 1, big[base - 1+:4], &#34;, ltl[%0d+:4]: &#34;, base - 1, ltl[base - 1+:4]);
		$displayh(&#34;big[%0d+:4]: &#34;, base, big[base+:4], &#34;, ltl[%0d+:4]: &#34;, base, ltl[base+:4]);
		$displayh(&#34;big[%0d+:4]: &#34;, base + 4, big[base + 4+:4], &#34;, ltl[%0d+:4]: &#34;, base + 4, ltl[base + 4+:4]);
		$displayh(&#34;big[%0d+:4]: &#34;, base + 8, big[base + 8+:4], &#34;, ltl[%0d+:4]: &#34;, base + 8, ltl[base + 8+:4]);
		$displayh(&#34;big[%0d+:4]: &#34;, base + 12, big[base + 12+:4], &#34;, ltl[%0d+:4]: &#34;, base + 12, ltl[base + 12+:4]);
		$displayb(&#34;big[%0d+:4]: &#34;, base + 13, big[base + 13+:4], &#34;, ltl[%0d+:4]: &#34;, base + 13, ltl[base + 13+:4]);
		$displayb(&#34;big[%0d+:4]: &#34;, 1&#39;bx, big[1&#39;bx+:4], &#34;, ltl[%0d+:4]: &#34;, 1&#39;bx, ltl[1&#39;bx+:4]);
		if (((((((big[base+:4] !== 4&#39;d3) || (big[base + 4+:4] !== 4&#39;d2)) || (big[base + 8+:4] !== 4&#39;d1)) || (big[base + 12+:4] !== 4&#39;d0)) || (big[base - 1+:4] !== 4&#39;b011x)) || (big[base + 13+:4] !== 4&#39;bx000)) || (big[1&#39;bx+:4] !== 4&#39;bxxxx)) begin
			$display(&#34;FAILED: big endian register constant +: indexed select.&#34;);
			pass = 1&#39;b0;
		end
		if (((((((ltl[base+:4] !== 4&#39;d3) || (ltl[base + 4+:4] !== 4&#39;d2)) || (ltl[base + 8+:4] !== 4&#39;d1)) || (ltl[base + 12+:4] !== 4&#39;d0)) || (ltl[base - 1+:4] !== 4&#39;bx001)) || (ltl[base + 13+:4] !== 4&#39;b000x)) || (ltl[1&#39;bx+:4] !== 4&#39;bxxxx)) begin
			$display(&#34;FAILED: little endian register constant +: indexed select.&#34;);
			pass = 1&#39;b0;
		end
		$display;
		$displayb(&#34;big[%0d-:4]: &#34;, base + 2, big[base + 2-:4], &#34;, ltl[%0d-:4]: &#34;, base + 2, ltl[base + 2-:4]);
		$displayh(&#34;big[%0d-:4]: &#34;, base + 3, big[base + 3-:4], &#34;, ltl[%0d-:4]: &#34;, base + 3, ltl[base + 3-:4]);
		$displayh(&#34;big[%0d-:4]: &#34;, base + 7, big[base + 7-:4], &#34;, ltl[%0d-:4]: &#34;, base + 7, ltl[base + 7-:4]);
		$displayh(&#34;big[%0d-:4]: &#34;, base + 11, big[base + 11-:4], &#34;, ltl[%0d-:4]: &#34;, base + 11, ltl[base + 11-:4]);
		$displayh(&#34;big[%0d-:4]: &#34;, base + 15, big[base + 15-:4], &#34;, ltl[%0d-:4]: &#34;, base + 15, ltl[base + 15-:4]);
		$displayb(&#34;big[%0d-:4]: &#34;, base + 16, big[base + 16-:4], &#34;, ltl[%0d-:4]: &#34;, base + 16, ltl[base + 16-:4]);
		$displayb(&#34;big[%0d-:4]: &#34;, 1&#39;bx, big[1&#39;bx-:4], &#34;, ltl[%0d-:4]: &#34;, 1&#39;bx, ltl[1&#39;bx-:4]);
		if (((((((big[base + 3-:4] !== 4&#39;d3) || (big[base + 7-:4] !== 4&#39;d2)) || (big[base + 11-:4] !== 4&#39;d1)) || (big[base + 15-:4] !== 4&#39;d0)) || (big[base + 2-:4] !== 4&#39;b011x)) || (big[base + 16-:4] !== 4&#39;bx000)) || (big[1&#39;bx-:4] !== 4&#39;bxxxx)) begin
			$display(&#34;FAILED: big endian register constant -: indexed select.&#34;);
			pass = 1&#39;b0;
		end
		if (((((((ltl[base + 3-:4] !== 4&#39;d3) || (ltl[base + 7-:4] !== 4&#39;d2)) || (ltl[base + 11-:4] !== 4&#39;d1)) || (ltl[base + 15-:4] !== 4&#39;d0)) || (ltl[base + 2-:4] !== 4&#39;bx001)) || (ltl[base + 16-:4] !== 4&#39;b000x)) || (ltl[1&#39;bx-:4] !== 4&#39;bxxxx)) begin
			$display(&#34;FAILED: little endian register constant -: indexed select.&#34;);
			pass = 1&#39;b0;
		end
		$display;
		$displayb(&#34;w_big[%0d+:4]: &#34;, base - 1, w_big[base - 1+:4], &#34;, w_ltl[%0d+:4]: &#34;, base - 1, w_ltl[base - 1+:4]);
		$displayh(&#34;w_big[%0d+:4]: &#34;, base, w_big[base+:4], &#34;, w_ltl[%0d+:4]: &#34;, base, w_ltl[base+:4]);
		$displayh(&#34;w_big[%0d+:4]: &#34;, base + 4, w_big[base + 4+:4], &#34;, w_ltl[%0d+:4]: &#34;, base + 4, w_ltl[base + 4+:4]);
		$displayh(&#34;w_big[%0d+:4]: &#34;, base + 8, w_big[base + 8+:4], &#34;, w_ltl[%0d+:4]: &#34;, base + 8, w_ltl[base + 8+:4]);
		$displayh(&#34;w_big[%0d+:4]: &#34;, base + 12, w_big[base + 12+:4], &#34;, w_ltl[%0d+:4]: &#34;, base + 12, w_ltl[base + 12+:4]);
		$displayb(&#34;w_big[%0d+:4]: &#34;, base + 13, w_big[base + 13+:4], &#34;, w_ltl[%0d+:4]: &#34;, base + 13, w_ltl[base + 13+:4]);
		$displayb(&#34;w_big[%0d+:4]: &#34;, 1&#39;bx, w_big[1&#39;bx+:4], &#34;, w_ltl[%0d+:4]: &#34;, 1&#39;bx, w_ltl[1&#39;bx+:4]);
		if (((((((w_big[base+:4] !== 4&#39;d3) || (w_big[base + 4+:4] !== 4&#39;d2)) || (w_big[base + 8+:4] !== 4&#39;d1)) || (w_big[base + 12+:4] !== 4&#39;d0)) || (w_big[base - 1+:4] !== 4&#39;b011x)) || (w_big[base + 13+:4] !== 4&#39;bx000)) || (w_big[1&#39;bx+:4] !== 4&#39;bxxxx)) begin
			$display(&#34;FAILED: big endian wire constant +: indexed select.&#34;);
			pass = 1&#39;b0;
		end
		if (((((((w_ltl[base+:4] !== 4&#39;d3) || (w_ltl[base + 4+:4] !== 4&#39;d2)) || (w_ltl[base + 8+:4] !== 4&#39;d1)) || (w_ltl[base + 12+:4] !== 4&#39;d0)) || (w_ltl[base - 1+:4] !== 4&#39;bx001)) || (w_ltl[base + 13+:4] !== 4&#39;b000x)) || (w_ltl[1&#39;bx+:4] !== 4&#39;bxxxx)) begin
			$display(&#34;FAILED: little endian wire constant +: indexed select.&#34;);
			pass = 1&#39;b0;
		end
		$display;
		$displayb(&#34;w_big[%0d-:4]: &#34;, base + 2, w_big[base + 2-:4], &#34;, w_ltl[%0d-:4]: &#34;, base + 2, w_ltl[base + 2-:4]);
		$displayh(&#34;w_big[%0d-:4]: &#34;, base + 3, w_big[base + 3-:4], &#34;, w_ltl[%0d-:4]: &#34;, base + 3, w_ltl[base + 3-:4]);
		$displayh(&#34;w_big[%0d-:4]: &#34;, base + 7, w_big[base + 7-:4], &#34;, w_ltl[%0d-:4]: &#34;, base + 7, w_ltl[base + 7-:4]);
		$displayh(&#34;w_big[%0d-:4]: &#34;, base + 11, w_big[base + 11-:4], &#34;, w_ltl[%0d-:4]: &#34;, base + 11, w_ltl[base + 11-:4]);
		$displayh(&#34;w_big[%0d-:4]: &#34;, base + 15, w_big[base + 15-:4], &#34;, w_ltl[%0d-:4]: &#34;, base + 15, w_ltl[base + 15-:4]);
		$displayb(&#34;w_big[%0d-:4]: &#34;, base + 16, w_big[base + 16-:4], &#34;, w_ltl[%0d-:4]: &#34;, base + 16, w_ltl[base + 16-:4]);
		$displayb(&#34;w_big[%0d-:4]: &#34;, 1&#39;bx, w_big[1&#39;bx-:4], &#34;, w_ltl[%0d-:4]: &#34;, 1&#39;bx, w_ltl[1&#39;bx-:4]);
		if (((((((w_big[base + 3-:4] !== 4&#39;d3) || (w_big[base + 7-:4] !== 4&#39;d2)) || (w_big[base + 11-:4] !== 4&#39;d1)) || (w_big[base + 15-:4] !== 4&#39;d0)) || (w_big[base + 2-:4] !== 4&#39;b011x)) || (w_big[base + 16-:4] !== 4&#39;bx000)) || (w_big[1&#39;bx-:4] !== 4&#39;bxxxx)) begin
			$display(&#34;FAILED: big endian wire constant -: indexed select.&#34;);
			pass = 1&#39;b0;
		end
		if (((((((w_ltl[base + 3-:4] !== 4&#39;d3) || (w_ltl[base + 7-:4] !== 4&#39;d2)) || (w_ltl[base + 11-:4] !== 4&#39;d1)) || (w_ltl[base + 15-:4] !== 4&#39;d0)) || (w_ltl[base + 2-:4] !== 4&#39;bx001)) || (w_ltl[base + 16-:4] !== 4&#39;b000x)) || (w_ltl[1&#39;bx-:4] !== 4&#39;bxxxx)) begin
			$display(&#34;FAILED: little endian wire constant -: indexed select.&#34;);
			pass = 1&#39;b0;
		end
		$display;
		$displayb(&#34;wcu_big3a: &#34;, wcu_big3a, &#34;, wcu_ltl3a: &#34;, wcu_ltl3a);
		$displayh(&#34;wcu_big3: &#34;, wcu_big3, &#34;, wcu_ltl3: &#34;, wcu_ltl3);
		$displayh(&#34;wcu_big2: &#34;, wcu_big2, &#34;, wcu_ltl2: &#34;, wcu_ltl2);
		$displayh(&#34;wcu_big1: &#34;, wcu_big1, &#34;, wcu_ltl1: &#34;, wcu_ltl1);
		$displayh(&#34;wcu_big0: &#34;, wcu_big0, &#34;, wcu_ltl0: &#34;, wcu_ltl0);
		$displayb(&#34;wcu_big0a: &#34;, wcu_big0a, &#34;, wcu_ltl0a: &#34;, wcu_ltl0a);
		$displayb(&#34;wcu_bigx: &#34;, wcu_bigx, &#34;, wcu_ltlx: &#34;, wcu_ltlx);
		if (((((((wcu_big3 !== 4&#39;d3) || (wcu_big2 !== 4&#39;d2)) || (wcu_big1 !== 4&#39;d1)) || (wcu_big0 !== 4&#39;d0)) || (wcu_big3a !== 4&#39;b011x)) || (wcu_big0a !== 4&#39;bx000)) || (wcu_bigx !== 4&#39;bxxxx)) begin
			$display(&#34;FAILED: big endian CA R-value constant +: indexed select.&#34;);
			pass = 1&#39;b0;
		end
		if (((((((wcu_ltl3 !== 4&#39;d3) || (wcu_ltl2 !== 4&#39;d2)) || (wcu_ltl1 !== 4&#39;d1)) || (wcu_ltl0 !== 4&#39;d0)) || (wcu_ltl3a !== 4&#39;bx001)) || (wcu_ltl0a !== 4&#39;b000x)) || (wcu_ltlx !== 4&#39;bxxxx)) begin
			$display(&#34;FAILED: little endian CA R-value constant +: indexed select.&#34;);
			pass = 1&#39;b0;
		end
		$display;
		$displayb(&#34;wcd_big3a: &#34;, wcd_big3a, &#34;, wcd_ltl3a: &#34;, wcd_ltl3a);
		$displayh(&#34;wcd_big3: &#34;, wcd_big3, &#34;, wcd_ltl3: &#34;, wcd_ltl3);
		$displayh(&#34;wcd_big2: &#34;, wcd_big2, &#34;, wcd_ltl2: &#34;, wcd_ltl2);
		$displayh(&#34;wcd_big1: &#34;, wcd_big1, &#34;, wcd_ltl1: &#34;, wcd_ltl1);
		$displayh(&#34;wcd_big0: &#34;, wcd_big0, &#34;, wcd_ltl0: &#34;, wcd_ltl0);
		$displayb(&#34;wcd_big0a: &#34;, wcd_big0a, &#34;, wcd_ltl0a: &#34;, wcd_ltl0a);
		$displayb(&#34;wcd_bigx: &#34;, wcd_bigx, &#34;, wcd_ltlx: &#34;, wcd_ltlx);
		if (((((((wcd_big3 !== 4&#39;d3) || (wcd_big2 !== 4&#39;d2)) || (wcd_big1 !== 4&#39;d1)) || (wcd_big0 !== 4&#39;d0)) || (wcd_big3a !== 4&#39;b011x)) || (wcd_big0a !== 4&#39;bx000)) || (wcd_bigx !== 4&#39;bxxxx)) begin
			$display(&#34;FAILED: big endian CA R-value constant -: indexed select.&#34;);
			pass = 1&#39;b0;
		end
		if (((((((wcd_ltl3 !== 4&#39;d3) || (wcd_ltl2 !== 4&#39;d2)) || (wcd_ltl1 !== 4&#39;d1)) || (wcd_ltl0 !== 4&#39;d0)) || (wcd_ltl3a !== 4&#39;bx001)) || (wcd_ltl0a !== 4&#39;b000x)) || (wcd_ltlx !== 4&#39;bxxxx)) begin
			$display(&#34;FAILED: little endian CA R-value constant -: indexed select.&#34;);
			pass = 1&#39;b0;
		end
		$display;
		big_l = 16&#39;hxxxx;
		ltl_l = 16&#39;hxxxx;
		big_l[base+:4] = 4&#39;d3;
		ltl_l[base+:4] = 4&#39;d3;
		big_l[base + 4+:4] = 4&#39;d2;
		ltl_l[base + 4+:4] = 4&#39;d2;
		big_l[base + 8+:4] = 4&#39;d1;
		ltl_l[base + 8+:4] = 4&#39;d1;
		big_l[base + 12+:4] = 4&#39;d0;
		ltl_l[base + 12+:4] = 4&#39;d0;
		$displayh(&#34;big_l[simple]: &#34;, big_l, &#34;, ltl_l[simple]: &#34;, ltl_l);
		if (big_l !== big) begin
			$display(&#34;FAILED: big endian simple L-value constant +: indexed select.&#34;);
			pass = 1&#39;b0;
		end
		if (ltl_l !== ltl) begin
			$display(&#34;FAILED: little endian simple L-value constant +: indexed select.&#34;);
			pass = 1&#39;b0;
		end
		big_l = 16&#39;hxxxx;
		ltl_l = 16&#39;hxxxx;
		big_l[1&#39;bx+:4] = 4&#39;d0;
		ltl_l[1&#39;bx+:4] = 4&#39;d0;
		$displayh(&#34;big_l[1&#39;bx]: &#34;, big_l, &#34;, ltl_l[1&#39;bx]: &#34;, ltl_l);
		if (big_l !== 16&#39;hxxxx) begin
			$display(&#34;FAILED: big endian L-value constant &#39;bx index +: indexed select.&#34;);
			pass = 1&#39;b0;
		end
		if (ltl_l !== 16&#39;hxxxx) begin
			$display(&#34;FAILED: little endian L-value constant &#39;bx index +: indexed select.&#34;);
			pass = 1&#39;b0;
		end
		big_l = 16&#39;h0000;
		ltl_l = 16&#39;h0000;
		big_l[base - 1+:4] = 4&#39;b011x;
		ltl_l[base - 1+:4] = 4&#39;bx001;
		big_l[base + 13+:4] = 4&#39;bx001;
		ltl_l[base + 13+:4] = 4&#39;b011x;
		$displayh(&#34;big_l[edge]: &#34;, big_l, &#34;, ltl_l[edge]: &#34;, ltl_l);
		if (big_l !== 16&#39;h2003) begin
			$display(&#34;FAILED: big endian edge L-value constant +: indexed select.&#34;);
			pass = 1&#39;b0;
		end
		if (ltl_l !== 16&#39;h2003) begin
			$display(&#34;FAILED: little endian edge L-value constant +: indexed select.&#34;);
			pass = 1&#39;b0;
		end
		$display;
		big_l = 16&#39;hxxxx;
		ltl_l = 16&#39;hxxxx;
		big_l[base + 3-:4] = 4&#39;d3;
		ltl_l[base + 3-:4] = 4&#39;d3;
		big_l[base + 7-:4] = 4&#39;d2;
		ltl_l[base + 7-:4] = 4&#39;d2;
		big_l[base + 11-:4] = 4&#39;d1;
		ltl_l[base + 11-:4] = 4&#39;d1;
		big_l[base + 15-:4] = 4&#39;d0;
		ltl_l[base + 15-:4] = 4&#39;d0;
		$displayh(&#34;big_l: &#34;, big_l, &#34;, ltl_l: &#34;, ltl_l);
		if (big_l !== big) begin
			$display(&#34;FAILED: big endian simple L-value constant -: indexed select.&#34;);
			pass = 1&#39;b0;
		end
		if (ltl_l !== ltl) begin
			$display(&#34;FAILED: little endian simple L-value constant -: indexed select.&#34;);
			pass = 1&#39;b0;
		end
		big_l = 16&#39;hxxxx;
		ltl_l = 16&#39;hxxxx;
		big_l[1&#39;bx-:4] = 4&#39;d0;
		ltl_l[1&#39;bx-:4] = 4&#39;d0;
		$displayh(&#34;big_l[1&#39;bx]: &#34;, big_l, &#34;, ltl_l[1&#39;bx]: &#34;, ltl_l);
		if (big_l !== 16&#39;hxxxx) begin
			$display(&#34;FAILED: big endian L-value constant &#39;bx index -: indexed select.&#34;);
			pass = 1&#39;b0;
		end
		if (ltl_l !== 16&#39;hxxxx) begin
			$display(&#34;FAILED: little endian L-value constant &#39;bx index -: indexed select.&#34;);
			pass = 1&#39;b0;
		end
		big_l = 16&#39;h0000;
		ltl_l = 16&#39;h0000;
		big_l[base + 2-:4] = 4&#39;b011x;
		ltl_l[base + 2-:4] = 4&#39;bx001;
		big_l[base + 16-:4] = 4&#39;bx001;
		ltl_l[base + 16-:4] = 4&#39;b011x;
		$displayh(&#34;big_l[edge]: &#34;, big_l, &#34;, ltl_l[edge]: &#34;, ltl_l);
		if (big_l !== 16&#39;h2003) begin
			$display(&#34;FAILED: big endian edge L-value constant -: indexed select.&#34;);
			pass = 1&#39;b0;
		end
		if (ltl_l !== 16&#39;h2003) begin
			$display(&#34;FAILED: little endian edge L-value constant -: indexed select.&#34;);
			pass = 1&#39;b0;
		end
		$display;
		$displayh(&#34;wcu_big_l: &#34;, wcu_big_l, &#34;, wcu_ltl_l: &#34;, wcu_ltl_l);
		if (wcu_big_l !== big) begin
			$display(&#34;FAILED: big endian CA L-value constant +: indexed select.&#34;);
			pass = 1&#39;b0;
		end
		if (wcu_ltl_l !== ltl) begin
			$display(&#34;FAILED: little endian CA L-value constant +: indexed select.&#34;);
			pass = 1&#39;b0;
		end
		$displayh(&#34;wcu_big_lx: &#34;, wcu_big_lx, &#34;, wcu_ltl_lx: &#34;, wcu_ltl_lx);
		if (wcu_big_lx !== 16&#39;hzzzz) begin
			$display(&#34;FAILED: big endian CA L-value constant &#39;bx +: indexed select.&#34;);
			pass = 1&#39;b0;
		end
		if (wcu_ltl_lx !== 16&#39;hzzzz) begin
			$display(&#34;FAILED: little endian CA L-value constant &#39;bx +: indexed select.&#34;);
			pass = 1&#39;b0;
		end
		$displayh(&#34;wcu_big_lo: &#34;, wcu_big_lo, &#34;, wcu_ltl_lo: &#34;, wcu_ltl_lo);
		if (wcu_big_lo !== 16&#39;h2003) begin
			$display(&#34;FAILED: big endian edge CA L-value constant +: indexed select.&#34;);
			pass = 1&#39;b0;
		end
		if (wcu_ltl_lo !== 16&#39;h2003) begin
			$display(&#34;FAILED: little endian edge CA L-value constant +: indexed select.&#34;);
			pass = 1&#39;b0;
		end
		$display;
		$displayh(&#34;wcd_big_l: &#34;, wcd_big_l, &#34;, wcd_ltl_l: &#34;, wcd_ltl_l);
		if (wcd_big_l !== big) begin
			$display(&#34;FAILED: big endian CA L-value constant -: indexed select.&#34;);
			pass = 1&#39;b0;
		end
		if (wcd_ltl_l !== ltl) begin
			$display(&#34;FAILED: little endian CA L-value constant -: indexed select.&#34;);
			pass = 1&#39;b0;
		end
		$displayh(&#34;wcd_big_lx: &#34;, wcd_big_lx, &#34;, wcd_ltl_lx: &#34;, wcd_ltl_lx);
		if (wcd_big_lx !== 16&#39;hzzzz) begin
			$display(&#34;FAILED: big endian CA L-value constant &#39;bx -: indexed select.&#34;);
			pass = 1&#39;b0;
		end
		if (wcd_ltl_lx !== 16&#39;hzzzz) begin
			$display(&#34;FAILED: little endian CA L-value constant &#39;bx -: indexed select.&#34;);
			pass = 1&#39;b0;
		end
		$displayh(&#34;wcd_big_lo: &#34;, wcd_big_lo, &#34;, wcd_ltl_lo: &#34;, wcd_ltl_lo);
		if (wcd_big_lo !== 16&#39;h2003) begin
			$display(&#34;FAILED: big endian edge CA L-value constant -: indexed select.&#34;);
			pass = 1&#39;b0;
		end
		if (wcd_ltl_lo !== 16&#39;h2003) begin
			$display(&#34;FAILED: little endian edge CA L-value constant -: indexed select.&#34;);
			pass = 1&#39;b0;
		end
		if (pass)
			$display(&#34;PASSED&#34;);
	end
endmodule

</pre>
</body>