
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 0.01

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.07 source latency b_reg[0]$_SDFFE_PN0P_/CK ^
  -0.07 target latency product[2]$_SDFFE_PN0P_/CK ^
   0.00 CRPR
--------------
  -0.00 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: product[14]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: product[14]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    4.61    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.22    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_2__f_clk/A (CLKBUF_X3)
     9   12.16    0.01    0.04    0.07 ^ clkbuf_2_2__f_clk/Z (CLKBUF_X3)
                                         clknet_2_2__leaf_clk (net)
                  0.01    0.00    0.07 ^ product[14]$_SDFFE_PN0P_/CK (DFF_X1)
     2    2.54    0.01    0.09    0.16 v product[14]$_SDFFE_PN0P_/Q (DFF_X1)
                                         net25 (net)
                  0.01    0.00    0.16 v _732_/A1 (NAND2_X1)
     1    1.78    0.01    0.01    0.17 ^ _732_/ZN (NAND2_X1)
                                         _129_ (net)
                  0.01    0.00    0.17 ^ _738_/A (OAI21_X1)
     1    1.25    0.01    0.01    0.18 v _738_/ZN (OAI21_X1)
                                         _025_ (net)
                  0.01    0.00    0.18 v product[14]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.18   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    4.61    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.22    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_2__f_clk/A (CLKBUF_X3)
     9   12.16    0.01    0.04    0.07 ^ clkbuf_2_2__f_clk/Z (CLKBUF_X3)
                                         clknet_2_2__leaf_clk (net)
                  0.01    0.00    0.07 ^ product[14]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.07   clock reconvergence pessimism
                          0.00    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.18   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: b_reg[1]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: product[15]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    4.61    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.22    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_1__f_clk/A (CLKBUF_X3)
     9   12.22    0.01    0.04    0.07 ^ clkbuf_2_1__f_clk/Z (CLKBUF_X3)
                                         clknet_2_1__leaf_clk (net)
                  0.01    0.00    0.07 ^ b_reg[1]$_SDFFE_PN0P_/CK (DFF_X1)
     1    1.95    0.01    0.09    0.16 ^ b_reg[1]$_SDFFE_PN0P_/Q (DFF_X1)
                                         b_reg[1] (net)
                  0.01    0.00    0.16 ^ _503_/A (BUF_X2)
    10   18.13    0.02    0.04    0.20 ^ _503_/Z (BUF_X2)
                                         _043_ (net)
                  0.02    0.00    0.20 ^ _612_/B (XOR2_X1)
     1    1.94    0.02    0.05    0.25 ^ _612_/Z (XOR2_X1)
                                         _064_ (net)
                  0.02    0.00    0.25 ^ _613_/A2 (AND2_X2)
     2    6.91    0.01    0.04    0.29 ^ _613_/ZN (AND2_X2)
                                         _428_ (net)
                  0.01    0.00    0.29 ^ _850_/A (HA_X1)
     1    3.36    0.03    0.06    0.35 ^ _850_/S (HA_X1)
                                         _439_ (net)
                  0.03    0.00    0.35 ^ _643_/A (INV_X2)
     4   12.28    0.01    0.02    0.36 v _643_/ZN (INV_X2)
                                         _320_ (net)
                  0.01    0.00    0.36 v _814_/CI (FA_X1)
     1    4.02    0.02    0.12    0.48 ^ _814_/S (FA_X1)
                                         _322_ (net)
                  0.02    0.00    0.48 ^ _816_/A (FA_X1)
     1    3.78    0.02    0.09    0.57 v _816_/S (FA_X1)
                                         _330_ (net)
                  0.02    0.00    0.57 v _817_/A (FA_X1)
     1    1.57    0.01    0.10    0.67 v _817_/S (FA_X1)
                                         _332_ (net)
                  0.01    0.00    0.67 v _630_/A (INV_X1)
     1    3.54    0.01    0.02    0.69 ^ _630_/ZN (INV_X1)
                                         _443_ (net)
                  0.01    0.00    0.69 ^ _852_/B (HA_X1)
     1    3.52    0.03    0.05    0.75 ^ _852_/S (HA_X1)
                                         _445_ (net)
                  0.03    0.00    0.75 ^ _692_/A (BUF_X4)
     5    8.84    0.01    0.03    0.77 ^ _692_/Z (BUF_X4)
                                         _093_ (net)
                  0.01    0.00    0.77 ^ _706_/A2 (AND3_X1)
     1    3.52    0.01    0.05    0.82 ^ _706_/ZN (AND3_X1)
                                         _106_ (net)
                  0.01    0.00    0.82 ^ _709_/B2 (AOI221_X2)
     3    5.60    0.02    0.03    0.85 v _709_/ZN (AOI221_X2)
                                         _109_ (net)
                  0.02    0.00    0.85 v _751_/A1 (AND2_X1)
     2    4.59    0.01    0.04    0.89 v _751_/ZN (AND2_X1)
                                         _147_ (net)
                  0.01    0.00    0.89 v _753_/A4 (OR4_X1)
     1    1.73    0.02    0.12    1.00 v _753_/ZN (OR4_X1)
                                         _149_ (net)
                  0.02    0.00    1.00 v _755_/A2 (NAND3_X1)
     1    1.46    0.01    0.02    1.02 ^ _755_/ZN (NAND3_X1)
                                         _026_ (net)
                  0.01    0.00    1.02 ^ product[15]$_SDFFE_PN0P_/D (DFF_X1)
                                  1.02   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1    4.61    0.00    0.00    1.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.22    0.01    0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    1.03 ^ clkbuf_2_2__f_clk/A (CLKBUF_X3)
     9   12.16    0.01    0.04    1.07 ^ clkbuf_2_2__f_clk/Z (CLKBUF_X3)
                                         clknet_2_2__leaf_clk (net)
                  0.01    0.00    1.07 ^ product[15]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    1.07   clock reconvergence pessimism
                         -0.03    1.04   library setup time
                                  1.04   data required time
-----------------------------------------------------------------------------
                                  1.04   data required time
                                 -1.02   data arrival time
-----------------------------------------------------------------------------
                                  0.01   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: b_reg[1]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: product[15]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    4.61    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.22    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_1__f_clk/A (CLKBUF_X3)
     9   12.22    0.01    0.04    0.07 ^ clkbuf_2_1__f_clk/Z (CLKBUF_X3)
                                         clknet_2_1__leaf_clk (net)
                  0.01    0.00    0.07 ^ b_reg[1]$_SDFFE_PN0P_/CK (DFF_X1)
     1    1.95    0.01    0.09    0.16 ^ b_reg[1]$_SDFFE_PN0P_/Q (DFF_X1)
                                         b_reg[1] (net)
                  0.01    0.00    0.16 ^ _503_/A (BUF_X2)
    10   18.13    0.02    0.04    0.20 ^ _503_/Z (BUF_X2)
                                         _043_ (net)
                  0.02    0.00    0.20 ^ _612_/B (XOR2_X1)
     1    1.94    0.02    0.05    0.25 ^ _612_/Z (XOR2_X1)
                                         _064_ (net)
                  0.02    0.00    0.25 ^ _613_/A2 (AND2_X2)
     2    6.91    0.01    0.04    0.29 ^ _613_/ZN (AND2_X2)
                                         _428_ (net)
                  0.01    0.00    0.29 ^ _850_/A (HA_X1)
     1    3.36    0.03    0.06    0.35 ^ _850_/S (HA_X1)
                                         _439_ (net)
                  0.03    0.00    0.35 ^ _643_/A (INV_X2)
     4   12.28    0.01    0.02    0.36 v _643_/ZN (INV_X2)
                                         _320_ (net)
                  0.01    0.00    0.36 v _814_/CI (FA_X1)
     1    4.02    0.02    0.12    0.48 ^ _814_/S (FA_X1)
                                         _322_ (net)
                  0.02    0.00    0.48 ^ _816_/A (FA_X1)
     1    3.78    0.02    0.09    0.57 v _816_/S (FA_X1)
                                         _330_ (net)
                  0.02    0.00    0.57 v _817_/A (FA_X1)
     1    1.57    0.01    0.10    0.67 v _817_/S (FA_X1)
                                         _332_ (net)
                  0.01    0.00    0.67 v _630_/A (INV_X1)
     1    3.54    0.01    0.02    0.69 ^ _630_/ZN (INV_X1)
                                         _443_ (net)
                  0.01    0.00    0.69 ^ _852_/B (HA_X1)
     1    3.52    0.03    0.05    0.75 ^ _852_/S (HA_X1)
                                         _445_ (net)
                  0.03    0.00    0.75 ^ _692_/A (BUF_X4)
     5    8.84    0.01    0.03    0.77 ^ _692_/Z (BUF_X4)
                                         _093_ (net)
                  0.01    0.00    0.77 ^ _706_/A2 (AND3_X1)
     1    3.52    0.01    0.05    0.82 ^ _706_/ZN (AND3_X1)
                                         _106_ (net)
                  0.01    0.00    0.82 ^ _709_/B2 (AOI221_X2)
     3    5.60    0.02    0.03    0.85 v _709_/ZN (AOI221_X2)
                                         _109_ (net)
                  0.02    0.00    0.85 v _751_/A1 (AND2_X1)
     2    4.59    0.01    0.04    0.89 v _751_/ZN (AND2_X1)
                                         _147_ (net)
                  0.01    0.00    0.89 v _753_/A4 (OR4_X1)
     1    1.73    0.02    0.12    1.00 v _753_/ZN (OR4_X1)
                                         _149_ (net)
                  0.02    0.00    1.00 v _755_/A2 (NAND3_X1)
     1    1.46    0.01    0.02    1.02 ^ _755_/ZN (NAND3_X1)
                                         _026_ (net)
                  0.01    0.00    1.02 ^ product[15]$_SDFFE_PN0P_/D (DFF_X1)
                                  1.02   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1    4.61    0.00    0.00    1.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.22    0.01    0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    1.03 ^ clkbuf_2_2__f_clk/A (CLKBUF_X3)
     9   12.16    0.01    0.04    1.07 ^ clkbuf_2_2__f_clk/Z (CLKBUF_X3)
                                         clknet_2_2__leaf_clk (net)
                  0.01    0.00    1.07 ^ product[15]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    1.07   clock reconvergence pessimism
                         -0.03    1.04   library setup time
                                  1.04   data required time
-----------------------------------------------------------------------------
                                  1.04   data required time
                                 -1.02   data arrival time
-----------------------------------------------------------------------------
                                  0.01   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.14736489951610565

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7423

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
12.005088806152344

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
16.021699905395508

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7493

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: b_reg[1]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: product[15]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_2_1__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ b_reg[1]$_SDFFE_PN0P_/CK (DFF_X1)
   0.09    0.16 ^ b_reg[1]$_SDFFE_PN0P_/Q (DFF_X1)
   0.04    0.20 ^ _503_/Z (BUF_X2)
   0.05    0.25 ^ _612_/Z (XOR2_X1)
   0.04    0.29 ^ _613_/ZN (AND2_X2)
   0.06    0.35 ^ _850_/S (HA_X1)
   0.02    0.36 v _643_/ZN (INV_X2)
   0.12    0.48 ^ _814_/S (FA_X1)
   0.09    0.57 v _816_/S (FA_X1)
   0.10    0.67 v _817_/S (FA_X1)
   0.02    0.69 ^ _630_/ZN (INV_X1)
   0.05    0.75 ^ _852_/S (HA_X1)
   0.03    0.77 ^ _692_/Z (BUF_X4)
   0.05    0.82 ^ _706_/ZN (AND3_X1)
   0.03    0.85 v _709_/ZN (AOI221_X2)
   0.04    0.89 v _751_/ZN (AND2_X1)
   0.12    1.00 v _753_/ZN (OR4_X1)
   0.02    1.02 ^ _755_/ZN (NAND3_X1)
   0.00    1.02 ^ product[15]$_SDFFE_PN0P_/D (DFF_X1)
           1.02   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ clk (in)
   0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    1.07 ^ clkbuf_2_2__f_clk/Z (CLKBUF_X3)
   0.00    1.07 ^ product[15]$_SDFFE_PN0P_/CK (DFF_X1)
   0.00    1.07   clock reconvergence pessimism
  -0.03    1.04   library setup time
           1.04   data required time
---------------------------------------------------------
           1.04   data required time
          -1.02   data arrival time
---------------------------------------------------------
           0.01   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: product[14]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: product[14]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_2_2__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ product[14]$_SDFFE_PN0P_/CK (DFF_X1)
   0.09    0.16 v product[14]$_SDFFE_PN0P_/Q (DFF_X1)
   0.01    0.17 ^ _732_/ZN (NAND2_X1)
   0.01    0.18 v _738_/ZN (OAI21_X1)
   0.00    0.18 v product[14]$_SDFFE_PN0P_/D (DFF_X1)
           0.18   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_2_2__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ product[14]$_SDFFE_PN0P_/CK (DFF_X1)
   0.00    0.07   clock reconvergence pessimism
   0.00    0.07   library hold time
           0.07   data required time
---------------------------------------------------------
           0.07   data required time
          -0.18   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.0703

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.0702

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
1.0247

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
0.0148

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
1.444325

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.47e-04   6.79e-06   2.79e-06   2.56e-04  35.6%
Combinational          1.79e-04   1.44e-04   1.39e-05   3.37e-04  46.8%
Clock                  5.52e-05   7.13e-05   1.81e-07   1.27e-04  17.6%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.81e-04   2.22e-04   1.68e-05   7.20e-04 100.0%
                          66.9%      30.8%       2.3%
