

================================================================
== Vitis HLS Report for 'node11'
================================================================
* Date:           Wed Oct  2 17:52:08 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_MultiHeadSelfAttention1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.615 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    32774|    32774|  0.109 ms|  0.109 ms|  32774|  32774|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- loop30_loop31_loop32  |    32772|    32772|         6|          1|          1|  32768|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      667|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        1|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|      135|    -|
|Register             |        -|     -|      531|      160|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        1|     0|      531|      962|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +--------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory |           Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |v110_U  |node11_v110_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    +--------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total   |                           |        1|  0|   0|    0|   512|   32|     1|        16384|
    +--------+---------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln285_1_fu_196_p2             |         +|   0|  0|  23|          16|           1|
    |add_ln285_fu_241_p2               |         +|   0|  0|  12|           4|           1|
    |add_ln286_1_fu_208_p2             |         +|   0|  0|  21|          14|           1|
    |add_ln286_fu_287_p2               |         +|   0|  0|  14|           7|           1|
    |empty_15_fu_332_p2                |         +|   0|  0|  16|           9|           9|
    |v113_1_fu_355_p2                  |         +|   0|  0|  14|           7|           1|
    |and_ln18_1_fu_583_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln18_2_fu_577_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln18_3_fu_589_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln18_4_fu_603_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln18_5_fu_615_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln18_6_fu_621_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln18_7_fu_653_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln18_8_fu_659_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln18_fu_492_p2                |       and|   0|  0|   2|           1|           1|
    |and_ln25_1_fu_559_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln25_fu_469_p2                |       and|   0|  0|   2|           1|           1|
    |and_ln285_fu_270_p2               |       and|   0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage0_iter5  |       and|   0|  0|   2|           1|           1|
    |ap_condition_194                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_214                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln18_1_fu_480_p2             |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln18_2_fu_486_p2             |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln18_3_fu_498_p2             |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln18_fu_475_p2               |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln25_1_fu_463_p2             |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln25_fu_452_p2               |      icmp|   0|  0|  15|           8|           1|
    |icmp_ln285_fu_190_p2              |      icmp|   0|  0|  24|          16|          17|
    |icmp_ln286_fu_202_p2              |      icmp|   0|  0|  21|          14|          13|
    |icmp_ln287_1_fu_376_p2            |      icmp|   0|  0|  15|           7|           8|
    |icmp_ln287_fu_264_p2              |      icmp|   0|  0|  15|           7|           8|
    |icmp_ln291_fu_343_p2              |      icmp|   0|  0|  14|           7|           1|
    |icmp_ln297_fu_349_p2              |      icmp|   0|  0|  14|           7|           6|
    |ymaggreater_fu_503_p2             |      icmp|   0|  0|  39|          32|          32|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |or_ln18_1_fu_647_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln18_fu_627_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln25_1_fu_458_p2               |        or|   0|  0|  23|          23|          23|
    |or_ln25_fu_447_p2                 |        or|   0|  0|   8|           8|           8|
    |or_ln285_fu_254_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln286_1_fu_299_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln286_fu_293_p2                |        or|   0|  0|   2|           1|           1|
    |res_2_fu_595_p3                   |    select|   0|  0|  32|           1|          32|
    |res_3_fu_633_p3                   |    select|   0|  0|  32|           1|          32|
    |res_5_fu_665_p3                   |    select|   0|  0|  32|           1|          32|
    |res_fu_529_p3                     |    select|   0|  0|  32|           1|          32|
    |select_ln285_1_fu_276_p3          |    select|   0|  0|   4|           1|           4|
    |select_ln285_fu_247_p3            |    select|   0|  0|   7|           1|           1|
    |select_ln286_1_fu_312_p3          |    select|   0|  0|   7|           1|           7|
    |select_ln286_2_fu_214_p3          |    select|   0|  0|  14|           1|           1|
    |select_ln286_fu_304_p3            |    select|   0|  0|   7|           1|           1|
    |select_ln39_fu_514_p3             |    select|   0|  0|   2|           1|           1|
    |v115_fu_414_p3                    |    select|   0|  0|  32|           1|          25|
    |ymaggreater_1_fu_521_p3           |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln18_1_fu_609_p2              |       xor|   0|  0|   2|           2|           1|
    |xor_ln18_2_fu_641_p2              |       xor|   0|  0|   2|           1|           2|
    |xor_ln18_fu_571_p2                |       xor|   0|  0|   2|           1|           2|
    |xor_ln25_fu_565_p2                |       xor|   0|  0|   2|           2|           1|
    |xor_ln285_fu_259_p2               |       xor|   0|  0|   2|           1|           2|
    |xor_ln39_fu_508_p2                |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 667|         313|         340|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten14_load  |   9|          2|   16|         32|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|   14|         28|
    |ap_sig_allocacmp_v111_load              |   9|          2|    4|          8|
    |ap_sig_allocacmp_v112_load              |   9|          2|    7|         14|
    |ap_sig_allocacmp_v113_load              |   9|          2|    7|         14|
    |empty_fu_110                            |   9|          2|   32|         64|
    |indvar_flatten14_fu_106                 |   9|          2|   16|         32|
    |indvar_flatten_fu_98                    |   9|          2|   14|         28|
    |v111_fu_102                             |   9|          2|    4|          8|
    |v112_fu_94                              |   9|          2|    7|         14|
    |v113_fu_90                              |   9|          2|    7|         14|
    |v279_blk_n                              |   9|          2|    1|          2|
    |v281_blk_n                              |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 135|         30|  132|        264|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter1_reg        |   1|   0|    1|          0|
    |data_reg_765                      |  32|   0|   32|          0|
    |empty_fu_110                      |  32|   0|   32|          0|
    |icmp_ln285_reg_724                |   1|   0|    1|          0|
    |icmp_ln286_reg_728                |   1|   0|    1|          0|
    |icmp_ln287_1_reg_761              |   1|   0|    1|          0|
    |icmp_ln291_reg_747                |   1|   0|    1|          0|
    |icmp_ln297_reg_752                |   1|   0|    1|          0|
    |indvar_flatten14_fu_106           |  16|   0|   16|          0|
    |indvar_flatten_fu_98              |  14|   0|   14|          0|
    |or_ln286_reg_737                  |   1|   0|    1|          0|
    |or_ln286_reg_737_pp0_iter2_reg    |   1|   0|    1|          0|
    |res_5_reg_790                     |  32|   0|   32|          0|
    |v110_addr_reg_741                 |   9|   0|    9|          0|
    |v111_fu_102                       |   4|   0|    4|          0|
    |v112_fu_94                        |   7|   0|    7|          0|
    |v113_1_reg_756                    |   7|   0|    7|          0|
    |v113_fu_90                        |   7|   0|    7|          0|
    |x_fp_exp_reg_777                  |   8|   0|    8|          0|
    |x_fp_sig_1_reg_783                |  23|   0|   23|          0|
    |x_fp_sign_reg_771                 |   1|   0|    1|          0|
    |icmp_ln285_reg_724                |  64|  32|    1|          0|
    |icmp_ln287_1_reg_761              |  64|  32|    1|          0|
    |icmp_ln291_reg_747                |  64|  32|    1|          0|
    |icmp_ln297_reg_752                |  64|  32|    1|          0|
    |v110_addr_reg_741                 |  64|  32|    9|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 531| 160|  224|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|        node11|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|        node11|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|        node11|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|        node11|  return value|
|ap_continue          |   in|    1|  ap_ctrl_hs|        node11|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|        node11|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|        node11|  return value|
|v281_dout            |   in|   32|     ap_fifo|          v281|       pointer|
|v281_num_data_valid  |   in|   16|     ap_fifo|          v281|       pointer|
|v281_fifo_cap        |   in|   16|     ap_fifo|          v281|       pointer|
|v281_empty_n         |   in|    1|     ap_fifo|          v281|       pointer|
|v281_read            |  out|    1|     ap_fifo|          v281|       pointer|
|v279_din             |  out|   32|     ap_fifo|          v279|       pointer|
|v279_num_data_valid  |   in|   10|     ap_fifo|          v279|       pointer|
|v279_fifo_cap        |   in|   10|     ap_fifo|          v279|       pointer|
|v279_full_n          |   in|    1|     ap_fifo|          v279|       pointer|
|v279_write           |  out|    1|     ap_fifo|          v279|       pointer|
+---------------------+-----+-----+------------+--------------+--------------+

