# Day 28 â€“ Bidirectional Shift Register (4-bit)

ğŸ“… 50-Day Verilog HDL Challenge  
ğŸ“ Folder: Day-28_Bidirectional_Shift_Register  
ğŸ› ï¸ Tool: Xilinx Vivado  
âœï¸ Modeling Style: Behavioral

---

## âœ… Description

This Verilog module implements a **4-bit bidirectional shift register**. It supports:
- ğŸ” Shift Left
- ğŸ” Shift Right

Operation is determined by a single direction control line:
- `dir = 0`: Shift Right
- `dir = 1`: Shift Left

The serial input bit is inserted accordingly and all operations are edge-triggered.

---

## ğŸ§ª Simulation

The testbench validates shifting in both directions and shows changes in output `data_out` per clock cycle.

---

## ğŸ“‚ Files Included

> ğŸ”— [GitHub Repo](https://github.com/dedeep-vlsi-fe-engg/verilog-50day-challenge.git)
