Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Mon Apr 20 13:00:27 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/intII/fir_gen/fir_gen_ED97_3_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.856ns  (required time - arrival time)
  Source:                 Delay1No_instance/Y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Add_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.033ns  (logic 1.069ns (35.246%)  route 1.964ns (64.754%))
  Logic Levels:           10  (CARRY8=3 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.244ns = ( 6.244 - 4.000 ) 
    Source Clock Delay      (SCD):    2.751ns
    Clock Pessimism Removal (CPR):    0.407ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.800ns (routing 0.579ns, distribution 1.221ns)
  Clock Net Delay (Destination): 1.584ns (routing 0.528ns, distribution 1.056ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1619, routed)        1.800     2.751    Delay1No_instance/clk_IBUF_BUFG
    SLICE_X124Y413       FDCE                                         r  Delay1No_instance/Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y413       FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.829 r  Delay1No_instance/Y_reg[2]/Q
                         net (fo=4, routed)           0.349     3.178    Delay1No_instance/Q[2]
    SLICE_X122Y412       LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     3.303 r  Delay1No_instance/geqOp_carry_i_15/O
                         net (fo=1, routed)           0.016     3.319    Add_impl_instance/FPAddSubOp_instance/S[1]
    SLICE_X122Y412       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     3.509 r  Add_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     3.535    Add_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X122Y413       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.550 r  Add_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.576    Add_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X122Y414       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     3.628 r  Add_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.154     3.782    Delay1No1_instance/CO[0]
    SLICE_X122Y415       LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098     3.880 r  Delay1No1_instance/shiftedFracY_d1[12]_i_4/O
                         net (fo=3, routed)           0.218     4.098    Delay1No_instance/Y_reg[23]_0[0]
    SLICE_X122Y414       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.125     4.223 r  Delay1No_instance/shiftedFracY_d1[32]_i_9/O
                         net (fo=3, routed)           0.152     4.375    Delay1No_instance/shiftedFracY_d1[32]_i_9_n_0
    SLICE_X125Y414       LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     4.426 r  Delay1No_instance/shiftedFracY_d1[12]_i_3/O
                         net (fo=34, routed)          0.409     4.835    Delay1No1_instance/shiftVal__5[0]
    SLICE_X127Y412       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149     4.984 r  Delay1No1_instance/shiftedFracY_d1[40]_i_2/O
                         net (fo=4, routed)           0.403     5.387    Delay1No1_instance/shiftedFracY_d1_reg[38][9]
    SLICE_X126Y411       LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     5.485 r  Delay1No1_instance/shiftedFracY_d1[32]_i_4/O
                         net (fo=2, routed)           0.139     5.624    Delay1No_instance/Y_reg[26]_0[9]
    SLICE_X126Y414       LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.088     5.712 r  Delay1No_instance/shiftedFracY_d1[32]_i_1/O
                         net (fo=1, routed)           0.072     5.784    Add_impl_instance/FPAddSubOp_instance/D[21]
    SLICE_X126Y414       FDRE                                         r  Add_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1619, routed)        1.584     6.244    Add_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X126Y414       FDRE                                         r  Add_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[32]/C
                         clock pessimism              0.407     6.650    
                         clock uncertainty           -0.035     6.615    
    SLICE_X126Y414       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.640    Add_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[32]
  -------------------------------------------------------------------
                         required time                          6.640    
                         arrival time                          -5.784    
  -------------------------------------------------------------------
                         slack                                  0.856    




