=====
SETUP
15.625
8.806
24.430
clk_ibuf
0.000
4.230
bit_cnt_1_s1
4.474
4.932
n85_s0
5.281
6.342
led_5_s3
8.806
=====
SETUP
15.625
8.806
24.430
clk_ibuf
0.000
4.230
bit_cnt_1_s1
4.474
4.932
n85_s0
5.281
6.342
led_0_s2
8.806
=====
SETUP
15.629
8.802
24.430
clk_ibuf
0.000
4.230
bit_cnt_1_s1
4.474
4.932
n85_s0
5.281
6.342
led_1_s2
8.802
=====
SETUP
15.731
8.343
24.074
clk_ibuf
0.000
4.230
data_received_0_s1
4.474
4.932
led_0_s2
8.343
=====
SETUP
15.742
8.332
24.074
clk_ibuf
0.000
4.230
data_received_5_s1
4.474
4.932
led_5_s3
8.332
=====
SETUP
16.044
8.386
24.430
clk_ibuf
0.000
4.230
bit_cnt_1_s1
4.474
4.932
n85_s0
5.281
6.342
led_3_s2
8.386
=====
SETUP
16.046
8.385
24.430
clk_ibuf
0.000
4.230
bit_cnt_1_s1
4.474
4.932
n85_s0
5.281
6.342
led_4_s2
8.385
=====
SETUP
16.052
8.021
24.074
clk_ibuf
0.000
4.230
data_received_4_s1
4.474
4.932
led_4_s2
8.021
=====
SETUP
16.052
8.021
24.074
clk_ibuf
0.000
4.230
data_received_1_s1
4.474
4.932
led_1_s2
8.021
=====
SETUP
16.387
7.687
24.074
clk_ibuf
0.000
4.230
data_received_3_s1
4.474
4.932
led_3_s2
7.687
=====
SETUP
16.461
7.969
24.430
clk_ibuf
0.000
4.230
bit_cnt_1_s1
4.474
4.932
n85_s0
5.281
6.342
led_2_s2
7.969
=====
SETUP
16.592
7.838
24.430
clk_ibuf
0.000
4.230
bit_cnt_1_s1
4.474
4.932
n85_s0
5.281
6.380
n28_s1
6.418
7.043
data_received_5_s1
7.838
=====
SETUP
16.592
7.838
24.430
clk_ibuf
0.000
4.230
bit_cnt_1_s1
4.474
4.932
n85_s0
5.281
6.380
n28_s1
6.418
7.043
data_received_2_s1
7.838
=====
SETUP
16.592
7.838
24.430
clk_ibuf
0.000
4.230
bit_cnt_1_s1
4.474
4.932
n85_s0
5.281
6.380
n28_s1
6.418
7.043
data_received_3_s1
7.838
=====
SETUP
16.592
7.838
24.430
clk_ibuf
0.000
4.230
bit_cnt_1_s1
4.474
4.932
n85_s0
5.281
6.380
n28_s1
6.418
7.043
data_received_4_s1
7.838
=====
SETUP
16.679
7.751
24.430
clk_ibuf
0.000
4.230
bit_cnt_1_s1
4.474
4.932
n85_s0
5.281
6.380
n28_s1
6.418
7.043
data_received_1_s1
7.751
=====
SETUP
16.702
7.372
24.074
clk_ibuf
0.000
4.230
data_received_2_s1
4.474
4.932
led_2_s2
7.372
=====
SETUP
17.029
7.044
24.074
clk_ibuf
0.000
4.230
bit_cnt_1_s1
4.474
4.932
n85_s0
5.281
6.380
n45_s4
6.418
7.044
bit_cnt_0_s2
7.044
=====
SETUP
17.040
7.391
24.430
clk_ibuf
0.000
4.230
bit_cnt_1_s1
4.474
4.932
n85_s0
5.281
6.380
n28_s1
6.418
7.043
bit_cnt_1_s1
7.391
=====
SETUP
17.040
7.391
24.430
clk_ibuf
0.000
4.230
bit_cnt_1_s1
4.474
4.932
n85_s0
5.281
6.380
n28_s1
6.418
7.043
bit_cnt_2_s1
7.391
=====
SETUP
17.040
7.391
24.430
clk_ibuf
0.000
4.230
bit_cnt_1_s1
4.474
4.932
n85_s0
5.281
6.380
n28_s1
6.418
7.043
data_received_0_s1
7.391
=====
SETUP
17.684
6.390
24.074
clk_ibuf
0.000
4.230
bit_cnt_0_s2
4.474
4.932
n44_s2
5.291
6.390
bit_cnt_1_s1
6.390
=====
SETUP
17.684
6.390
24.074
clk_ibuf
0.000
4.230
bit_cnt_0_s2
4.474
4.932
n43_s2
5.291
6.390
bit_cnt_2_s1
6.390
=====
SETUP
17.687
6.387
24.074
clk_ibuf
0.000
4.230
data_received_0_s1
4.474
4.932
n41_s2
5.355
6.387
data_received_1_s1
6.387
=====
SETUP
17.704
6.370
24.074
clk_ibuf
0.000
4.230
data_received_4_s1
4.474
4.932
n37_s2
5.271
6.370
data_received_5_s1
6.370
=====
HOLD
0.892
4.203
3.311
clk_ibuf
0.000
3.126
bit_cnt_1_s1
3.311
3.644
n44_s2
3.647
4.203
bit_cnt_1_s1
4.203
=====
HOLD
0.949
4.260
3.311
clk_ibuf
0.000
3.126
bit_cnt_1_s1
3.311
3.644
n43_s2
3.888
4.260
bit_cnt_2_s1
4.260
=====
HOLD
0.971
4.282
3.311
clk_ibuf
0.000
3.126
data_received_1_s1
3.311
3.644
n40_s2
3.910
4.282
data_received_2_s1
4.282
=====
HOLD
1.124
4.435
3.311
clk_ibuf
0.000
3.126
data_received_2_s1
3.311
3.644
n39_s2
3.879
4.435
data_received_3_s1
4.435
=====
HOLD
1.127
4.438
3.311
clk_ibuf
0.000
3.126
data_received_3_s1
3.311
3.644
n38_s2
3.882
4.438
data_received_4_s1
4.438
=====
HOLD
1.295
4.606
3.311
clk_ibuf
0.000
3.126
data_received_4_s1
3.311
3.644
n37_s2
3.882
4.606
data_received_5_s1
4.606
=====
HOLD
1.297
4.608
3.311
clk_ibuf
0.000
3.126
bit_cnt_0_s2
3.311
3.644
n45_s4
3.882
4.608
bit_cnt_0_s2
4.608
=====
HOLD
1.298
4.609
3.311
clk_ibuf
0.000
3.126
data_received_0_s1
3.311
3.644
n41_s2
3.883
4.609
data_received_1_s1
4.609
=====
HOLD
1.448
4.759
3.311
clk_ibuf
0.000
3.126
data_received_2_s1
3.311
3.644
led_2_s2
4.759
=====
HOLD
1.586
4.909
3.323
clk_ibuf
0.000
3.126
bit_cnt_2_s1
3.311
3.644
n85_s0
3.882
4.267
n28_s1
4.278
4.663
bit_cnt_1_s1
4.909
=====
HOLD
1.586
4.909
3.323
clk_ibuf
0.000
3.126
bit_cnt_2_s1
3.311
3.644
n85_s0
3.882
4.267
n28_s1
4.278
4.663
bit_cnt_2_s1
4.909
=====
HOLD
1.586
4.909
3.323
clk_ibuf
0.000
3.126
bit_cnt_2_s1
3.311
3.644
n85_s0
3.882
4.267
n28_s1
4.278
4.663
data_received_0_s1
4.909
=====
HOLD
1.731
5.042
3.311
clk_ibuf
0.000
3.126
data_received_4_s1
3.311
3.644
led_4_s2
5.042
=====
HOLD
1.731
5.042
3.311
clk_ibuf
0.000
3.126
data_received_1_s1
3.311
3.644
led_1_s2
5.042
=====
HOLD
1.753
5.064
3.311
clk_ibuf
0.000
3.126
data_received_3_s1
3.311
3.644
led_3_s2
5.064
=====
HOLD
1.843
5.167
3.323
clk_ibuf
0.000
3.126
bit_cnt_2_s1
3.311
3.644
n85_s0
3.882
4.267
n28_s1
4.278
4.663
data_received_1_s1
5.167
=====
HOLD
1.917
5.241
3.323
clk_ibuf
0.000
3.126
bit_cnt_2_s1
3.311
3.644
n85_s0
3.882
4.267
n28_s1
4.278
4.663
data_received_5_s1
5.241
=====
HOLD
1.917
5.241
3.323
clk_ibuf
0.000
3.126
bit_cnt_2_s1
3.311
3.644
n85_s0
3.882
4.267
n28_s1
4.278
4.663
data_received_2_s1
5.241
=====
HOLD
1.917
5.241
3.323
clk_ibuf
0.000
3.126
bit_cnt_2_s1
3.311
3.644
n85_s0
3.882
4.267
n28_s1
4.278
4.663
data_received_3_s1
5.241
=====
HOLD
1.917
5.241
3.323
clk_ibuf
0.000
3.126
bit_cnt_2_s1
3.311
3.644
n85_s0
3.882
4.267
n28_s1
4.278
4.663
data_received_4_s1
5.241
=====
HOLD
2.035
5.346
3.311
clk_ibuf
0.000
3.126
data_received_5_s1
3.311
3.644
led_5_s3
5.346
=====
HOLD
2.036
5.347
3.311
clk_ibuf
0.000
3.126
data_received_0_s1
3.311
3.644
led_0_s2
5.347
=====
HOLD
2.067
5.390
3.323
clk_ibuf
0.000
3.126
bit_cnt_2_s1
3.311
3.644
n85_s0
3.882
4.267
led_2_s2
5.390
=====
HOLD
2.350
5.673
3.323
clk_ibuf
0.000
3.126
bit_cnt_2_s1
3.311
3.644
n85_s0
3.882
4.267
led_4_s2
5.673
=====
HOLD
2.372
5.696
3.323
clk_ibuf
0.000
3.126
bit_cnt_2_s1
3.311
3.644
n85_s0
3.882
4.267
led_3_s2
5.696
