[10/29 17:18:02      0s] 
[10/29 17:18:02      0s] Cadence Innovus(TM) Implementation System.
[10/29 17:18:02      0s] Copyright 2018 Cadence Design Systems, Inc. All rights reserved worldwide.
[10/29 17:18:02      0s] 
[10/29 17:18:02      0s] Version:	v18.10-p002_1, built Tue May 29 19:19:55 PDT 2018
[10/29 17:18:02      0s] Options:	-nowin -common_ui -files /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab2/build/par-rundir/par.tcl 
[10/29 17:18:02      0s] Date:		Sun Oct 29 17:18:02 2023
[10/29 17:18:02      0s] Host:		eda-2.EECS.Berkeley.EDU (x86_64 w/Linux 4.18.0-477.27.1.el8_8.x86_64) (8cores*64cpus*Intel(R) Xeon(R) CPU E5-4620 v2 @ 2.60GHz 20480KB)
[10/29 17:18:02      0s] OS:		Red Hat Enterprise Linux release 8.8 (Ootpa)
[10/29 17:18:02      0s] 
[10/29 17:18:02      0s] License:
[10/29 17:18:02      0s] 		invs	Innovus Implementation System	18.1	checkout succeeded
[10/29 17:18:02      0s] 		8 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.
[10/29 17:18:07      5s] 
[10/29 17:18:07      5s] ***************************************************************************************
[10/29 17:18:07      5s] ***************************************************************************************
[10/29 17:18:07      5s] 
[10/29 17:18:22     17s] @(#)CDS: Innovus v18.10-p002_1 (64bit) 05/29/2018 19:19 (Linux 2.6.18-194.el5)
[10/29 17:18:22     17s] @(#)CDS: NanoRoute 18.10-p002_1 NR180522-1057/18_10-UB (database version 2.30, 418.7.1) {superthreading v1.46}
[10/29 17:18:22     17s] @(#)CDS: AAE 18.10-p004 (64bit) 05/29/2018 (Linux 2.6.18-194.el5)
[10/29 17:18:22     17s] @(#)CDS: CTE 18.10-p003_1 () May 15 2018 10:23:07 ( )
[10/29 17:18:22     17s] @(#)CDS: SYNTECH 18.10-a012_1 () Apr 19 2018 01:27:21 ( )
[10/29 17:18:22     17s] @(#)CDS: CPE v18.10-p005
[10/29 17:18:22     17s] @(#)CDS: IQRC/TQRC 18.1.1-s118 (64bit) Fri Mar 23 17:23:45 PDT 2018 (Linux 2.6.18-194.el5)
[10/29 17:18:22     17s] @(#)CDS: OA 22.50-p083 Tue Jan  2 17:02:41 2018
[10/29 17:18:22     17s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[10/29 17:18:22     17s] @(#)CDS: RCDB 11.13
[10/29 17:18:22     17s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_972235_eda-2.EECS.Berkeley.EDU_eecs151-aeq_4k4KkG.

[10/29 17:18:22     17s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_972235_eda-2.EECS.Berkeley.EDU_eecs151-aeq_4k4KkG.
[10/29 17:18:22     17s] 
[10/29 17:18:22     17s] Change the soft stacksize limit to 0.2%RAM (1030 mbytes). Set global soft_stack_size_limit to change the value.
[10/29 17:18:23     17s] 
[10/29 17:18:23     17s] **INFO:  MMMC transition support version v31-84 
[10/29 17:18:23     17s] 
[10/29 17:18:23     17s] #@ Processing -files option
[10/29 17:18:23     17s] @innovus 1> source /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab2/build/par-rundir/par.tcl
[10/29 17:18:23     17s] #@ Begin verbose source /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab2/build/par-rundir/par.tcl
[10/29 17:18:23     17s] @file(par.tcl) 8: puts "set_db design_process_node 130" 
[10/29 17:18:23     17s] set_db design_process_node 130
[10/29 17:18:23     17s] @file(par.tcl) 9: set_db design_process_node 130
[10/29 17:18:23     17s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[10/29 17:18:23     17s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[10/29 17:18:23     17s] 	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
[10/29 17:18:23     17s] 	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
[10/29 17:18:23     17s] 	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
[10/29 17:18:23     17s] Updating process node dependent CCOpt properties for the 130nm process node.
[10/29 17:18:23     17s] @file(par.tcl) 10: puts "set_multi_cpu_usage -local_cpu 4" 
[10/29 17:18:23     17s] set_multi_cpu_usage -local_cpu 4
[10/29 17:18:23     17s] @file(par.tcl) 11: set_multi_cpu_usage -local_cpu 4
[10/29 17:18:23     17s] @file(par.tcl) 12: puts "set_db timing_analysis_cppr both" 
[10/29 17:18:23     17s] set_db timing_analysis_cppr both
[10/29 17:18:23     17s] @file(par.tcl) 13: set_db timing_analysis_cppr both
[10/29 17:18:23     17s] @file(par.tcl) 14: puts "set_db timing_analysis_type ocv" 
[10/29 17:18:23     17s] set_db timing_analysis_type ocv
[10/29 17:18:23     17s] @file(par.tcl) 15: set_db timing_analysis_type ocv
[10/29 17:18:23     17s] @file(par.tcl) 16: puts "set_library_unit -time 1ns" 
[10/29 17:18:23     17s] set_library_unit -time 1ns
[10/29 17:18:23     17s] @file(par.tcl) 17: set_library_unit -time 1ns
[10/29 17:18:23     17s] @file(par.tcl) 18: puts "read_physical -lef { /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab2/build/tech-sky130-cache/sky130_fd_sc_hd__nom.tlef /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lef/sky130_fd_sc_hd.lef /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab2/build/tech-sky130-cache/sky130_ef_io.lef /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lef/sky130_fd_io.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_1024x32m8w8/sram22_1024x32m8w8.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_64x32m4w32/sram22_64x32m4w32.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_1024x32m8w32/sram22_1024x32m8w32.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_512x32m4w32/sram22_512x32m4w32.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_2048x32m8w8/sram22_2048x32m8w8.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_512x32m4w8/sram22_512x32m4w8.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_4096x32m8w8/sram22_4096x32m8w8.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_64x4m4w2/sram22_64x4m4w2.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_256x32m4w8/sram22_256x32m4w8.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_4096x8m8w8/sram22_4096x8m8w8.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_64x32m4w8/sram22_64x32m4w8.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_64x24m4w24/sram22_64x24m4w24.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_512x64m4w8/sram22_512x64m4w8.lef }" 
[10/29 17:18:23     17s] read_physical -lef { /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab2/build/tech-sky130-cache/sky130_fd_sc_hd__nom.tlef /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lef/sky130_fd_sc_hd.lef /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab2/build/tech-sky130-cache/sky130_ef_io.lef /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lef/sky130_fd_io.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_1024x32m8w8/sram22_1024x32m8w8.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_64x32m4w32/sram22_64x32m4w32.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_1024x32m8w32/sram22_1024x32m8w32.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_512x32m4w32/sram22_512x32m4w32.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_2048x32m8w8/sram22_2048x32m8w8.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_512x32m4w8/sram22_512x32m4w8.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_4096x32m8w8/sram22_4096x32m8w8.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_64x4m4w2/sram22_64x4m4w2.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_256x32m4w8/sram22_256x32m4w8.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_4096x8m8w8/sram22_4096x8m8w8.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_64x32m4w8/sram22_64x32m4w8.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_64x24m4w24/sram22_64x24m4w24.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_512x64m4w8/sram22_512x64m4w8.lef }
[10/29 17:18:23     17s] @file(par.tcl) 19: read_physical -lef { /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab2/build/tech-sky130-cache/sky130_fd_sc_hd__nom.tlef /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lef/sky130_fd_sc_hd.lef /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab2/build/tech-sky130-cache/sky130_ef_io.lef /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lef/sky130_fd_io.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_1024x32m8w8/sram22_1024x32m8w8.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_64x32m4w32/sram22_64x32m4w32.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_1024x32m8w32/sram22_1024x32m8w32.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_512x32m4w32/sram22_512x32m4w32.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_2048x32m8w8/sram22_2048x32m8w8.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_512x32m4w8/sram22_512x32m4w8.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_4096x32m8w8/sram22_4096x32m8w8.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_64x4m4w2/sram22_64x4m4w2.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_256x32m4w8/sram22_256x32m4w8.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_4096x8m8w8/sram22_4096x8m8w8.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_64x32m4w8/sram22_64x32m4w8.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_64x24m4w24/sram22_64x24m4w24.lef /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_512x64m4w8/sram22_512x64m4w8.lef }
[10/29 17:18:23     17s] 
[10/29 17:18:23     17s] Loading LEF file /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab2/build/tech-sky130-cache/sky130_fd_sc_hd__nom.tlef ...
[10/29 17:18:23     17s] 
[10/29 17:18:23     17s] Loading LEF file /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lef/sky130_fd_sc_hd.lef ...
[10/29 17:18:23     17s] WARNING (LEFPARS-2008): NOWIREEXTENSIONATPIN statement is obsolete in version 5.6 or later.
[10/29 17:18:23     17s] The NOWIREEXTENSIONATPIN statement will be ignored. See file /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lef/sky130_fd_sc_hd.lef at line 2.
[10/29 17:18:23     17s] **WARN: (IMPLF-108):	There is no overlap layer defined in any LEF file
[10/29 17:18:23     17s] so you are unable to create rectilinear partition in a hierarchical flow.
[10/29 17:18:23     17s] Set DBUPerIGU to M1 pitch 460.
[10/29 17:18:23     17s] 
[10/29 17:18:23     17s] Loading LEF file /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab2/build/tech-sky130-cache/sky130_ef_io.lef ...
[10/29 17:18:23     17s] WARNING (LEFPARS-2008): NOWIREEXTENSIONATPIN statement is obsolete in version 5.6 or later.
[10/29 17:18:23     17s] The NOWIREEXTENSIONATPIN statement will be ignored. See file /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab2/build/tech-sky130-cache/sky130_ef_io.lef at line 2.
[10/29 17:18:23     18s] **ERROR: (IMPLF-24):	Pin 'VSSIO' defined multiple times in same cell 'sky130_ef_io__vssa_hvc_clamped_pad', pin geometry that defined after first occurrence will be skipped.
[10/29 17:18:23     18s] **ERROR: (IMPLF-24):	Pin 'VSSIO' defined multiple times in same cell 'sky130_ef_io__vssa_hvc_pad', pin geometry that defined after first occurrence will be skipped.
[10/29 17:18:23     18s] 
[10/29 17:18:23     18s] Loading LEF file /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lef/sky130_fd_io.lef ...
[10/29 17:18:23     18s] WARNING (LEFPARS-2008): NOWIREEXTENSIONATPIN statement is obsolete in version 5.6 or later.
[10/29 17:18:23     18s] The NOWIREEXTENSIONATPIN statement will be ignored. See file /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lef/sky130_fd_io.lef at line 2.
[10/29 17:18:23     18s] 
[10/29 17:18:23     18s] Loading LEF file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_1024x32m8w8/sram22_1024x32m8w8.lef ...
[10/29 17:18:24     18s] 
[10/29 17:18:24     18s] Loading LEF file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_64x32m4w32/sram22_64x32m4w32.lef ...
[10/29 17:18:24     18s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_64x32m4w32/sram22_64x32m4w32.lef at line 1.
[10/29 17:18:24     18s] 
[10/29 17:18:24     18s] Loading LEF file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_1024x32m8w32/sram22_1024x32m8w32.lef ...
[10/29 17:18:24     18s] 
[10/29 17:18:24     18s] Loading LEF file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_512x32m4w32/sram22_512x32m4w32.lef ...
[10/29 17:18:24     19s] 
[10/29 17:18:24     19s] Loading LEF file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_2048x32m8w8/sram22_2048x32m8w8.lef ...
[10/29 17:18:25     19s] 
[10/29 17:18:25     19s] Loading LEF file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_512x32m4w8/sram22_512x32m4w8.lef ...
[10/29 17:18:25     19s] 
[10/29 17:18:25     19s] Loading LEF file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_4096x32m8w8/sram22_4096x32m8w8.lef ...
[10/29 17:18:25     19s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_4096x32m8w8/sram22_4096x32m8w8.lef at line 1.
[10/29 17:18:25     19s] 
[10/29 17:18:25     19s] Loading LEF file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_64x4m4w2/sram22_64x4m4w2.lef ...
[10/29 17:18:25     19s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_64x4m4w2/sram22_64x4m4w2.lef at line 1.
[10/29 17:18:25     19s] 
[10/29 17:18:25     19s] Loading LEF file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_256x32m4w8/sram22_256x32m4w8.lef ...
[10/29 17:18:25     20s] 
[10/29 17:18:25     20s] Loading LEF file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_4096x8m8w8/sram22_4096x8m8w8.lef ...
[10/29 17:18:25     20s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_4096x8m8w8/sram22_4096x8m8w8.lef at line 1.
[10/29 17:18:25     20s] 
[10/29 17:18:25     20s] Loading LEF file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_64x32m4w8/sram22_64x32m4w8.lef ...
[10/29 17:18:25     20s] 
[10/29 17:18:25     20s] Loading LEF file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_64x24m4w24/sram22_64x24m4w24.lef ...
[10/29 17:18:26     20s] 
[10/29 17:18:26     20s] Loading LEF file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_512x64m4w8/sram22_512x64m4w8.lef ...
[10/29 17:18:26     20s] **WARN: (IMPLF-200):	Pin 'addr[0]' in macro 'sram22_512x64m4w8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/29 17:18:26     20s] Type 'man IMPLF-200' for more detail.
[10/29 17:18:26     20s] **WARN: (IMPLF-200):	Pin 'addr[1]' in macro 'sram22_512x64m4w8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/29 17:18:26     20s] Type 'man IMPLF-200' for more detail.
[10/29 17:18:26     20s] **WARN: (IMPLF-200):	Pin 'addr[2]' in macro 'sram22_512x64m4w8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/29 17:18:26     20s] Type 'man IMPLF-200' for more detail.
[10/29 17:18:26     20s] **WARN: (IMPLF-200):	Pin 'addr[3]' in macro 'sram22_512x64m4w8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/29 17:18:26     20s] Type 'man IMPLF-200' for more detail.
[10/29 17:18:26     20s] **WARN: (IMPLF-200):	Pin 'addr[4]' in macro 'sram22_512x64m4w8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/29 17:18:26     20s] Type 'man IMPLF-200' for more detail.
[10/29 17:18:26     20s] **WARN: (IMPLF-200):	Pin 'addr[5]' in macro 'sram22_512x64m4w8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/29 17:18:26     20s] Type 'man IMPLF-200' for more detail.
[10/29 17:18:26     20s] **WARN: (IMPLF-200):	Pin 'addr[6]' in macro 'sram22_512x64m4w8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/29 17:18:26     20s] Type 'man IMPLF-200' for more detail.
[10/29 17:18:26     20s] **WARN: (IMPLF-200):	Pin 'addr[7]' in macro 'sram22_512x64m4w8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/29 17:18:26     20s] Type 'man IMPLF-200' for more detail.
[10/29 17:18:26     20s] **WARN: (IMPLF-200):	Pin 'addr[8]' in macro 'sram22_512x64m4w8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/29 17:18:26     20s] Type 'man IMPLF-200' for more detail.
[10/29 17:18:26     20s] **WARN: (IMPLF-200):	Pin 'clk' in macro 'sram22_512x64m4w8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/29 17:18:26     20s] Type 'man IMPLF-200' for more detail.
[10/29 17:18:26     20s] **WARN: (IMPLF-200):	Pin 'din[0]' in macro 'sram22_512x64m4w8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/29 17:18:26     20s] Type 'man IMPLF-200' for more detail.
[10/29 17:18:26     20s] **WARN: (IMPLF-200):	Pin 'din[10]' in macro 'sram22_512x64m4w8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/29 17:18:26     20s] Type 'man IMPLF-200' for more detail.
[10/29 17:18:26     20s] **WARN: (IMPLF-200):	Pin 'din[11]' in macro 'sram22_512x64m4w8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/29 17:18:26     20s] Type 'man IMPLF-200' for more detail.
[10/29 17:18:26     20s] **WARN: (IMPLF-200):	Pin 'din[12]' in macro 'sram22_512x64m4w8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/29 17:18:26     20s] Type 'man IMPLF-200' for more detail.
[10/29 17:18:26     20s] **WARN: (IMPLF-200):	Pin 'din[13]' in macro 'sram22_512x64m4w8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/29 17:18:26     20s] Type 'man IMPLF-200' for more detail.
[10/29 17:18:26     20s] **WARN: (IMPLF-200):	Pin 'din[14]' in macro 'sram22_512x64m4w8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/29 17:18:26     20s] Type 'man IMPLF-200' for more detail.
[10/29 17:18:26     20s] **WARN: (IMPLF-200):	Pin 'din[15]' in macro 'sram22_512x64m4w8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/29 17:18:26     20s] Type 'man IMPLF-200' for more detail.
[10/29 17:18:26     20s] **WARN: (IMPLF-200):	Pin 'din[16]' in macro 'sram22_512x64m4w8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/29 17:18:26     20s] Type 'man IMPLF-200' for more detail.
[10/29 17:18:26     20s] **WARN: (IMPLF-200):	Pin 'din[17]' in macro 'sram22_512x64m4w8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/29 17:18:26     20s] Type 'man IMPLF-200' for more detail.
[10/29 17:18:26     20s] **WARN: (IMPLF-200):	Pin 'din[18]' in macro 'sram22_512x64m4w8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/29 17:18:26     20s] Type 'man IMPLF-200' for more detail.
[10/29 17:18:26     20s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[10/29 17:18:26     20s] To increase the message display limit, refer to the product command reference manual.
[10/29 17:18:26     20s] **WARN: (IMPLF-201):	Pin 'dout[0]' in macro 'sram22_512x64m4w8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/29 17:18:26     20s] Type 'man IMPLF-201' for more detail.
[10/29 17:18:26     20s] **WARN: (IMPLF-201):	Pin 'dout[10]' in macro 'sram22_512x64m4w8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/29 17:18:26     20s] Type 'man IMPLF-201' for more detail.
[10/29 17:18:26     20s] **WARN: (IMPLF-201):	Pin 'dout[11]' in macro 'sram22_512x64m4w8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/29 17:18:26     20s] Type 'man IMPLF-201' for more detail.
[10/29 17:18:26     20s] **WARN: (IMPLF-201):	Pin 'dout[12]' in macro 'sram22_512x64m4w8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/29 17:18:26     20s] Type 'man IMPLF-201' for more detail.
[10/29 17:18:26     20s] **WARN: (IMPLF-201):	Pin 'dout[13]' in macro 'sram22_512x64m4w8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/29 17:18:26     20s] Type 'man IMPLF-201' for more detail.
[10/29 17:18:26     20s] **WARN: (IMPLF-201):	Pin 'dout[14]' in macro 'sram22_512x64m4w8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/29 17:18:26     20s] Type 'man IMPLF-201' for more detail.
[10/29 17:18:26     20s] **WARN: (IMPLF-201):	Pin 'dout[15]' in macro 'sram22_512x64m4w8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/29 17:18:26     20s] Type 'man IMPLF-201' for more detail.
[10/29 17:18:26     20s] **WARN: (IMPLF-201):	Pin 'dout[16]' in macro 'sram22_512x64m4w8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/29 17:18:26     20s] Type 'man IMPLF-201' for more detail.
[10/29 17:18:26     20s] **WARN: (IMPLF-201):	Pin 'dout[17]' in macro 'sram22_512x64m4w8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/29 17:18:26     20s] Type 'man IMPLF-201' for more detail.
[10/29 17:18:26     20s] **WARN: (IMPLF-201):	Pin 'dout[18]' in macro 'sram22_512x64m4w8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/29 17:18:26     20s] Type 'man IMPLF-201' for more detail.
[10/29 17:18:26     20s] **WARN: (IMPLF-201):	Pin 'dout[19]' in macro 'sram22_512x64m4w8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/29 17:18:26     20s] Type 'man IMPLF-201' for more detail.
[10/29 17:18:26     20s] **WARN: (IMPLF-201):	Pin 'dout[1]' in macro 'sram22_512x64m4w8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/29 17:18:26     20s] Type 'man IMPLF-201' for more detail.
[10/29 17:18:26     20s] **WARN: (IMPLF-201):	Pin 'dout[20]' in macro 'sram22_512x64m4w8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/29 17:18:26     20s] Type 'man IMPLF-201' for more detail.
[10/29 17:18:26     20s] **WARN: (IMPLF-201):	Pin 'dout[21]' in macro 'sram22_512x64m4w8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/29 17:18:26     20s] Type 'man IMPLF-201' for more detail.
[10/29 17:18:26     20s] **WARN: (IMPLF-201):	Pin 'dout[22]' in macro 'sram22_512x64m4w8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/29 17:18:26     20s] Type 'man IMPLF-201' for more detail.
[10/29 17:18:26     20s] **WARN: (IMPLF-201):	Pin 'dout[23]' in macro 'sram22_512x64m4w8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/29 17:18:26     20s] Type 'man IMPLF-201' for more detail.
[10/29 17:18:26     20s] **WARN: (IMPLF-201):	Pin 'dout[24]' in macro 'sram22_512x64m4w8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/29 17:18:26     20s] Type 'man IMPLF-201' for more detail.
[10/29 17:18:26     20s] **WARN: (IMPLF-201):	Pin 'dout[25]' in macro 'sram22_512x64m4w8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/29 17:18:26     20s] Type 'man IMPLF-201' for more detail.
[10/29 17:18:26     20s] **WARN: (IMPLF-201):	Pin 'dout[26]' in macro 'sram22_512x64m4w8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/29 17:18:26     20s] Type 'man IMPLF-201' for more detail.
[10/29 17:18:26     20s] **WARN: (IMPLF-201):	Pin 'dout[27]' in macro 'sram22_512x64m4w8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/29 17:18:26     20s] Type 'man IMPLF-201' for more detail.
[10/29 17:18:26     20s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[10/29 17:18:26     20s] To increase the message display limit, refer to the product command reference manual.
[10/29 17:18:26     20s] 
[10/29 17:18:26     20s] viaInitial starts at Sun Oct 29 17:18:26 2023
[10/29 17:18:26     20s] viaInitial ends at Sun Oct 29 17:18:26 2023
[10/29 17:18:26     20s] @file(par.tcl) 20: puts "read_mmmc /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab2/build/par-rundir/mmmc.tcl" 
[10/29 17:18:26     20s] read_mmmc /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab2/build/par-rundir/mmmc.tcl
[10/29 17:18:26     20s] @file(par.tcl) 21: read_mmmc /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab2/build/par-rundir/mmmc.tcl
[10/29 17:18:26     20s] #@ Begin verbose source /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab2/build/par-rundir/mmmc.tcl
[10/29 17:18:26     20s] @file(mmmc.tcl) 8: puts "create_constraint_mode -name my_constraint_mode -sdc_files [list /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab2/build/par-rundir/clock_constraints_fragment.sdc /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab2/build/par-rundir/pin_constraints_fragment.sdc /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab2/build/syn-rundir/fir.mapped.sdc]" 
[10/29 17:18:26     20s] create_constraint_mode -name my_constraint_mode -sdc_files /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab2/build/par-rundir/clock_constraints_fragment.sdc /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab2/build/par-rundir/pin_constraints_fragment.sdc /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab2/build/syn-rundir/fir.mapped.sdc
[10/29 17:18:26     20s] @file(mmmc.tcl) 9: create_constraint_mode -name my_constraint_mode -sdc_files [list /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab2/build/par-rundir/clock_constraints_fragment.sdc /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab2/build/par-rundir/pin_constraints_fragment.sdc /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab2/build/syn-rundir/fir.mapped.sdc]
[10/29 17:18:26     20s] @file(mmmc.tcl) 10: puts "create_library_set -name ss_100C_1v60.setup_set -timing [list /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__gpiov2_pad_wrapped_ss_ss_100C_1v60_3v00.lib /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped3_pad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vdda_hvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vddio_hvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssa_hvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssd_lvc_clamped3_pad_ss_100C_1v60_3v00.lib /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssd_lvc_clamped_pad_ss_100C_1v60_3v00.lib /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssio_hvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_gpiov2_ss_ss_100C_1v60_3v00.lib /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_ground_hvc_wpad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_ground_lvc_wpad_ss_100C_1v60_3v00.lib /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_power_hvc_wpad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_power_lvc_wpad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ss_ss_100C_1v60_3v00.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_1024x32m8w8/sram22_1024x32m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_64x32m4w32/sram22_64x32m4w32_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_1024x32m8w32/sram22_1024x32m8w32_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_512x32m4w32/sram22_512x32m4w32_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_2048x32m8w8/sram22_2048x32m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_512x32m4w8/sram22_512x32m4w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_4096x32m8w8/sram22_4096x32m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_64x4m4w2/sram22_64x4m4w2_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_256x32m4w8/sram22_256x32m4w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_4096x8m8w8/sram22_4096x8m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_64x32m4w8/sram22_64x32m4w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_64x24m4w24/sram22_64x24m4w24_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_512x64m4w8/sram22_512x64m4w8_tt_025C_1v80.rc.lib]" 
[10/29 17:18:26     20s] create_library_set -name ss_100C_1v60.setup_set -timing /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__gpiov2_pad_wrapped_ss_ss_100C_1v60_3v00.lib /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped3_pad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vdda_hvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vddio_hvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssa_hvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssd_lvc_clamped3_pad_ss_100C_1v60_3v00.lib /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssd_lvc_clamped_pad_ss_100C_1v60_3v00.lib /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssio_hvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_gpiov2_ss_ss_100C_1v60_3v00.lib /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_ground_hvc_wpad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_ground_lvc_wpad_ss_100C_1v60_3v00.lib /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_power_hvc_wpad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_power_lvc_wpad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ss_ss_100C_1v60_3v00.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_1024x32m8w8/sram22_1024x32m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_64x32m4w32/sram22_64x32m4w32_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_1024x32m8w32/sram22_1024x32m8w32_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_512x32m4w32/sram22_512x32m4w32_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_2048x32m8w8/sram22_2048x32m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_512x32m4w8/sram22_512x32m4w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_4096x32m8w8/sram22_4096x32m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_64x4m4w2/sram22_64x4m4w2_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_256x32m4w8/sram22_256x32m4w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_4096x8m8w8/sram22_4096x8m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_64x32m4w8/sram22_64x32m4w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_64x24m4w24/sram22_64x24m4w24_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_512x64m4w8/sram22_512x64m4w8_tt_025C_1v80.rc.lib
[10/29 17:18:26     20s] @file(mmmc.tcl) 11: create_library_set -name ss_100C_1v60.setup_set -timing [list /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__gpiov2_pad_wrapped_ss_ss_100C_1v60_3v00.lib /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped3_pad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vdda_hvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vddio_hvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssa_hvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssd_lvc_clamped3_pad_ss_100C_1v60_3v00.lib /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssd_lvc_clamped_pad_ss_100C_1v60_3v00.lib /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssio_hvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_gpiov2_ss_ss_100C_1v60_3v00.lib /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_ground_hvc_wpad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_ground_lvc_wpad_ss_100C_1v60_3v00.lib /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_power_hvc_wpad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_power_lvc_wpad_ss_100C_1v60_3v00_3v00.lib /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ss_ss_100C_1v60_3v00.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_1024x32m8w8/sram22_1024x32m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_64x32m4w32/sram22_64x32m4w32_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_1024x32m8w32/sram22_1024x32m8w32_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_512x32m4w32/sram22_512x32m4w32_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_2048x32m8w8/sram22_2048x32m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_512x32m4w8/sram22_512x32m4w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_4096x32m8w8/sram22_4096x32m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_64x4m4w2/sram22_64x4m4w2_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_256x32m4w8/sram22_256x32m4w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_4096x8m8w8/sram22_4096x8m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_64x32m4w8/sram22_64x32m4w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_64x24m4w24/sram22_64x24m4w24_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_512x64m4w8/sram22_512x64m4w8_tt_025C_1v80.rc.lib]
[10/29 17:18:26     20s] @file(mmmc.tcl) 12: puts "create_timing_condition -name ss_100C_1v60.setup_cond -library_sets [list ss_100C_1v60.setup_set]" 
[10/29 17:18:26     20s] create_timing_condition -name ss_100C_1v60.setup_cond -library_sets ss_100C_1v60.setup_set
[10/29 17:18:26     20s] @file(mmmc.tcl) 13: create_timing_condition -name ss_100C_1v60.setup_cond -library_sets [list ss_100C_1v60.setup_set]
[10/29 17:18:26     20s] @file(mmmc.tcl) 14: puts "create_rc_corner -name ss_100C_1v60.setup_rc -temperature 100.0 " 
[10/29 17:18:26     20s] create_rc_corner -name ss_100C_1v60.setup_rc -temperature 100.0 
[10/29 17:18:26     20s] @file(mmmc.tcl) 15: create_rc_corner -name ss_100C_1v60.setup_rc -temperature 100.0 
[10/29 17:18:26     20s] @file(mmmc.tcl) 16: puts "create_delay_corner -name ss_100C_1v60.setup_delay -timing_condition ss_100C_1v60.setup_cond -rc_corner ss_100C_1v60.setup_rc" 
[10/29 17:18:26     20s] create_delay_corner -name ss_100C_1v60.setup_delay -timing_condition ss_100C_1v60.setup_cond -rc_corner ss_100C_1v60.setup_rc
[10/29 17:18:26     20s] @file(mmmc.tcl) 17: create_delay_corner -name ss_100C_1v60.setup_delay -timing_condition ss_100C_1v60.setup_cond -rc_corner ss_100C_1v60.setup_rc
[10/29 17:18:26     20s] @file(mmmc.tcl) 18: puts "create_analysis_view -name ss_100C_1v60.setup_view -delay_corner ss_100C_1v60.setup_delay -constraint_mode my_constraint_mode" 
[10/29 17:18:26     20s] create_analysis_view -name ss_100C_1v60.setup_view -delay_corner ss_100C_1v60.setup_delay -constraint_mode my_constraint_mode
[10/29 17:18:26     20s] @file(mmmc.tcl) 19: create_analysis_view -name ss_100C_1v60.setup_view -delay_corner ss_100C_1v60.setup_delay -constraint_mode my_constraint_mode
[10/29 17:18:26     20s] @file(mmmc.tcl) 20: puts "create_library_set -name ff_n40C_1v95.hold_set -timing [list /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95_ccsnoise.lib /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__gpiov2_pad_wrapped_ff_ff_n40C_1v95_5v50.lib /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped3_pad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped_pad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vdda_hvc_clamped_pad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vddio_hvc_clamped_pad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssa_hvc_clamped_pad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssd_lvc_clamped3_pad_ff_n40C_1v95_5v50.lib /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssd_lvc_clamped_pad_ff_n40C_1v95_5v50.lib /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssio_hvc_clamped_pad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_gpiov2_ff_ff_n40C_1v95_5v50.lib /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_ground_hvc_wpad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_ground_lvc_wpad_ff_n40C_1v95_5v50.lib /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_power_hvc_wpad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_power_lvc_wpad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ff_ff_n40C_1v95_5v50.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_1024x32m8w8/sram22_1024x32m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_64x32m4w32/sram22_64x32m4w32_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_1024x32m8w32/sram22_1024x32m8w32_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_512x32m4w32/sram22_512x32m4w32_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_2048x32m8w8/sram22_2048x32m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_512x32m4w8/sram22_512x32m4w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_4096x32m8w8/sram22_4096x32m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_64x4m4w2/sram22_64x4m4w2_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_256x32m4w8/sram22_256x32m4w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_4096x8m8w8/sram22_4096x8m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_64x32m4w8/sram22_64x32m4w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_64x24m4w24/sram22_64x24m4w24_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_512x64m4w8/sram22_512x64m4w8_tt_025C_1v80.rc.lib]" 
[10/29 17:18:26     20s] create_library_set -name ff_n40C_1v95.hold_set -timing /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95_ccsnoise.lib /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__gpiov2_pad_wrapped_ff_ff_n40C_1v95_5v50.lib /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped3_pad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped_pad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vdda_hvc_clamped_pad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vddio_hvc_clamped_pad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssa_hvc_clamped_pad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssd_lvc_clamped3_pad_ff_n40C_1v95_5v50.lib /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssd_lvc_clamped_pad_ff_n40C_1v95_5v50.lib /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssio_hvc_clamped_pad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_gpiov2_ff_ff_n40C_1v95_5v50.lib /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_ground_hvc_wpad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_ground_lvc_wpad_ff_n40C_1v95_5v50.lib /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_power_hvc_wpad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_power_lvc_wpad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ff_ff_n40C_1v95_5v50.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_1024x32m8w8/sram22_1024x32m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_64x32m4w32/sram22_64x32m4w32_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_1024x32m8w32/sram22_1024x32m8w32_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_512x32m4w32/sram22_512x32m4w32_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_2048x32m8w8/sram22_2048x32m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_512x32m4w8/sram22_512x32m4w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_4096x32m8w8/sram22_4096x32m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_64x4m4w2/sram22_64x4m4w2_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_256x32m4w8/sram22_256x32m4w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_4096x8m8w8/sram22_4096x8m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_64x32m4w8/sram22_64x32m4w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_64x24m4w24/sram22_64x24m4w24_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_512x64m4w8/sram22_512x64m4w8_tt_025C_1v80.rc.lib
[10/29 17:18:26     20s] @file(mmmc.tcl) 21: create_library_set -name ff_n40C_1v95.hold_set -timing [list /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95_ccsnoise.lib /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__gpiov2_pad_wrapped_ff_ff_n40C_1v95_5v50.lib /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped3_pad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped_pad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vdda_hvc_clamped_pad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vddio_hvc_clamped_pad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssa_hvc_clamped_pad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssd_lvc_clamped3_pad_ff_n40C_1v95_5v50.lib /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssd_lvc_clamped_pad_ff_n40C_1v95_5v50.lib /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssio_hvc_clamped_pad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_gpiov2_ff_ff_n40C_1v95_5v50.lib /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_ground_hvc_wpad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_ground_lvc_wpad_ff_n40C_1v95_5v50.lib /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_power_hvc_wpad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_power_lvc_wpad_ff_n40C_1v95_5v50_5v50.lib /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ff_ff_n40C_1v95_5v50.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_1024x32m8w8/sram22_1024x32m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_64x32m4w32/sram22_64x32m4w32_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_1024x32m8w32/sram22_1024x32m8w32_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_512x32m4w32/sram22_512x32m4w32_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_2048x32m8w8/sram22_2048x32m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_512x32m4w8/sram22_512x32m4w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_4096x32m8w8/sram22_4096x32m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_64x4m4w2/sram22_64x4m4w2_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_256x32m4w8/sram22_256x32m4w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_4096x8m8w8/sram22_4096x8m8w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_64x32m4w8/sram22_64x32m4w8_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_64x24m4w24/sram22_64x24m4w24_tt_025C_1v80.rc.lib /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_512x64m4w8/sram22_512x64m4w8_tt_025C_1v80.rc.lib]
[10/29 17:18:26     20s] @file(mmmc.tcl) 22: puts "create_timing_condition -name ff_n40C_1v95.hold_cond -library_sets [list ff_n40C_1v95.hold_set]" 
[10/29 17:18:26     20s] create_timing_condition -name ff_n40C_1v95.hold_cond -library_sets ff_n40C_1v95.hold_set
[10/29 17:18:26     20s] @file(mmmc.tcl) 23: create_timing_condition -name ff_n40C_1v95.hold_cond -library_sets [list ff_n40C_1v95.hold_set]
[10/29 17:18:26     20s] @file(mmmc.tcl) 24: puts "create_rc_corner -name ff_n40C_1v95.hold_rc -temperature -40.0 " 
[10/29 17:18:26     20s] create_rc_corner -name ff_n40C_1v95.hold_rc -temperature -40.0 
[10/29 17:18:26     20s] @file(mmmc.tcl) 25: create_rc_corner -name ff_n40C_1v95.hold_rc -temperature -40.0 
[10/29 17:18:26     20s] @file(mmmc.tcl) 26: puts "create_delay_corner -name ff_n40C_1v95.hold_delay -timing_condition ff_n40C_1v95.hold_cond -rc_corner ff_n40C_1v95.hold_rc" 
[10/29 17:18:26     20s] create_delay_corner -name ff_n40C_1v95.hold_delay -timing_condition ff_n40C_1v95.hold_cond -rc_corner ff_n40C_1v95.hold_rc
[10/29 17:18:26     20s] @file(mmmc.tcl) 27: create_delay_corner -name ff_n40C_1v95.hold_delay -timing_condition ff_n40C_1v95.hold_cond -rc_corner ff_n40C_1v95.hold_rc
[10/29 17:18:26     20s] @file(mmmc.tcl) 28: puts "create_analysis_view -name ff_n40C_1v95.hold_view -delay_corner ff_n40C_1v95.hold_delay -constraint_mode my_constraint_mode" 
[10/29 17:18:26     20s] create_analysis_view -name ff_n40C_1v95.hold_view -delay_corner ff_n40C_1v95.hold_delay -constraint_mode my_constraint_mode
[10/29 17:18:26     20s] @file(mmmc.tcl) 29: create_analysis_view -name ff_n40C_1v95.hold_view -delay_corner ff_n40C_1v95.hold_delay -constraint_mode my_constraint_mode
[10/29 17:18:26     20s] @file(mmmc.tcl) 30: puts "set_analysis_view -setup { ss_100C_1v60.setup_view } -hold { ff_n40C_1v95.hold_view  }" 
[10/29 17:18:26     20s] set_analysis_view -setup { ss_100C_1v60.setup_view } -hold { ff_n40C_1v95.hold_view  }
[10/29 17:18:26     20s] @file(mmmc.tcl) 31: set_analysis_view -setup { ss_100C_1v60.setup_view } -hold { ff_n40C_1v95.hold_view  }
[10/29 17:18:26     20s] #@ End verbose source /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab2/build/par-rundir/mmmc.tcl
[10/29 17:18:26     20s] Starting library reading in 'Multi-threaded flow' (with '4' threads)
[10/29 17:18:26     20s] 
[10/29 17:18:26     20s] Threads Configured:4
[10/29 17:18:27     22s] Reading ss_100C_1v60.setup_set timing library /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib.
[10/29 17:18:27     22s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'X' of cell 'sky130_fd_sc_hd__a2111o_2' is not defined in the library. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib)
[10/29 17:18:27     22s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'X' of cell 'sky130_fd_sc_hd__a2111o_1' is not defined in the library. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib)
[10/29 17:18:27     22s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'X' of cell 'sky130_fd_sc_hd__a2111o_4' is not defined in the library. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib)
[10/29 17:18:27     22s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'sky130_fd_sc_hd__a2111oi_0' is not defined in the library. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib)
[10/29 17:18:27     22s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'sky130_fd_sc_hd__a2111oi_1' is not defined in the library. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib)
[10/29 17:18:27     22s] **ERROR: (TECHLIB-702):	No pg_pin with name 'VNB' has been read in the cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1'. The attribute 'related_bias_pin' specified for the pin 'VGND' is being ignored. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib, Line 82150)
[10/29 17:18:27     22s] **ERROR: (TECHLIB-702):	No pg_pin with name 'VNB' has been read in the cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2'. The attribute 'related_bias_pin' specified for the pin 'VGND' is being ignored. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib, Line 82284)
[10/29 17:18:27     22s] **ERROR: (TECHLIB-702):	No pg_pin with name 'VNB' has been read in the cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4'. The attribute 'related_bias_pin' specified for the pin 'VGND' is being ignored. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib, Line 82418)
[10/29 17:18:27     22s] **ERROR: (TECHLIB-702):	No pg_pin with name 'VNB' has been read in the cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1'. The attribute 'related_bias_pin' specified for the pin 'VGND' is being ignored. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib, Line 82695)
[10/29 17:18:27     22s] **ERROR: (TECHLIB-702):	No pg_pin with name 'VNB' has been read in the cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2'. The attribute 'related_bias_pin' specified for the pin 'VGND' is being ignored. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib, Line 82829)
[10/29 17:18:27     22s] **ERROR: (TECHLIB-702):	No pg_pin with name 'VNB' has been read in the cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4'. The attribute 'related_bias_pin' specified for the pin 'VGND' is being ignored. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib, Line 82963)
[10/29 17:18:27     22s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_8'. The cell will only be used for analysis. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib)
[10/29 17:18:27     22s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_6'. The cell will only be used for analysis. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib)
[10/29 17:18:27     22s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_4'. The cell will only be used for analysis. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib)
[10/29 17:18:27     22s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_3'. The cell will only be used for analysis. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib)
[10/29 17:18:27     22s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_12'. The cell will only be used for analysis. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib)
[10/29 17:18:27     22s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_bleeder_1'. The cell will only be used for analysis. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib)
[10/29 17:18:27     22s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__diode_2'. The cell will only be used for analysis. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib)
[10/29 17:18:27     22s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_8'. The cell will only be used for analysis. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib)
[10/29 17:18:27     22s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_6'. The cell will only be used for analysis. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib)
[10/29 17:18:27     22s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_4'. The cell will only be used for analysis. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib)
[10/29 17:18:27     22s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_3'. The cell will only be used for analysis. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib)
[10/29 17:18:27     22s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_12'. The cell will only be used for analysis. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib)
[10/29 17:18:27     22s] Read 428 cells in library sky130_fd_sc_hd__ss_100C_1v60.
[10/29 17:18:27     22s] Reading ss_100C_1v60.setup_set timing library /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__gpiov2_pad_wrapped_ss_ss_100C_1v60_3v00.lib.
[10/29 17:18:27     22s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 4894 is defined after at least one cell definition. The attribute will be ignored. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__gpiov2_pad_wrapped_ss_ss_100C_1v60_3v00.lib)
[10/29 17:18:27     22s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'PAD_A_NOESD_H' of cell 'sky130_ef_io__gpiov2_pad_wrapped' is not defined in the library. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__gpiov2_pad_wrapped_ss_ss_100C_1v60_3v00.lib)
[10/29 17:18:27     22s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'PAD_A_NOESD_H' of cell 'sky130_ef_io__gpiov2_pad_wrapped' is not defined in the library. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__gpiov2_pad_wrapped_ss_ss_100C_1v60_3v00.lib)
[10/29 17:18:27     22s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'PAD_A_ESD_1_H' of cell 'sky130_ef_io__gpiov2_pad_wrapped' is not defined in the library. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__gpiov2_pad_wrapped_ss_ss_100C_1v60_3v00.lib)
[10/29 17:18:27     22s] Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[10/29 17:18:27     22s] **WARN: (TECHLIB-905):	Found a function attribute specified on pin 'IN' with 'interface_timing' attribute set to true on cell 'sky130_ef_io__gpiov2_pad_wrapped'. As per the liberty standard, a function attribute should not be specified for a cell which has interface_timing attribute set to true. This function attribute will be ignored. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__gpiov2_pad_wrapped_ss_ss_100C_1v60_3v00.lib)
[10/29 17:18:27     22s] **WARN: (TECHLIB-905):	Found a function attribute specified on pin 'IN_H' with 'interface_timing' attribute set to true on cell 'sky130_ef_io__gpiov2_pad_wrapped'. As per the liberty standard, a function attribute should not be specified for a cell which has interface_timing attribute set to true. This function attribute will be ignored. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__gpiov2_pad_wrapped_ss_ss_100C_1v60_3v00.lib)
[10/29 17:18:27     22s] **WARN: (TECHLIB-905):	Found a function attribute specified on pin 'PAD' with 'interface_timing' attribute set to true on cell 'sky130_ef_io__gpiov2_pad_wrapped'. As per the liberty standard, a function attribute should not be specified for a cell which has interface_timing attribute set to true. This function attribute will be ignored. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__gpiov2_pad_wrapped_ss_ss_100C_1v60_3v00.lib)
[10/29 17:18:27     22s] Read 1 cells in library sky130_ef_io__gpiov2_pad_wrapped_ss_ss_100C_1v60_3v00.
[10/29 17:18:27     22s] Reading ss_100C_1v60.setup_set timing library /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped3_pad_ss_100C_1v60_3v00_3v00.lib.
[10/29 17:18:27     22s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'AMUXBUS_A' of cell 'sky130_ef_io__vccd_lvc_clamped3_pad' is not defined in the library. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped3_pad_ss_100C_1v60_3v00_3v00.lib)
[10/29 17:18:27     22s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'AMUXBUS_A' of cell 'sky130_ef_io__vccd_lvc_clamped3_pad' is not defined in the library. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped3_pad_ss_100C_1v60_3v00_3v00.lib)
[10/29 17:18:27     22s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'VCCD_PAD' of cell 'sky130_ef_io__vccd_lvc_clamped3_pad' is not defined in the library. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped3_pad_ss_100C_1v60_3v00_3v00.lib)
[10/29 17:18:27     22s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'VCCD_PAD' of cell 'sky130_ef_io__vccd_lvc_clamped3_pad' is not defined in the library. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped3_pad_ss_100C_1v60_3v00_3v00.lib)
[10/29 17:18:27     22s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'AMUXBUS_B' of cell 'sky130_ef_io__vccd_lvc_clamped3_pad' is not defined in the library. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped3_pad_ss_100C_1v60_3v00_3v00.lib)
[10/29 17:18:27     22s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'AMUXBUS_B' of cell 'sky130_ef_io__vccd_lvc_clamped3_pad' is not defined in the library. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped3_pad_ss_100C_1v60_3v00_3v00.lib)
[10/29 17:18:27     22s] Read 1 cells in library sky130_ef_io__vccd_lvc_clamped3_pad_ss_100C_1v60_3v00_3v00.
[10/29 17:18:27     22s] Reading ss_100C_1v60.setup_set timing library /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib.
[10/29 17:18:27     22s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'AMUXBUS_A' of cell 'sky130_ef_io__vccd_lvc_clamped_pad' is not defined in the library. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib)
[10/29 17:18:27     22s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'AMUXBUS_A' of cell 'sky130_ef_io__vccd_lvc_clamped_pad' is not defined in the library. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib)
[10/29 17:18:27     22s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'VCCD_PAD' of cell 'sky130_ef_io__vccd_lvc_clamped_pad' is not defined in the library. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib)
[10/29 17:18:27     22s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'VCCD_PAD' of cell 'sky130_ef_io__vccd_lvc_clamped_pad' is not defined in the library. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib)
[10/29 17:18:27     22s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'AMUXBUS_B' of cell 'sky130_ef_io__vccd_lvc_clamped_pad' is not defined in the library. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib)
[10/29 17:18:27     22s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'AMUXBUS_B' of cell 'sky130_ef_io__vccd_lvc_clamped_pad' is not defined in the library. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib)
[10/29 17:18:27     22s] Read 1 cells in library sky130_ef_io__vccd_lvc_clamped_pad_ss_100C_1v60_3v00_3v00.
[10/29 17:18:27     22s] Reading ss_100C_1v60.setup_set timing library /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vdda_hvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib.
[10/29 17:18:27     22s] Read 1 cells in library sky130_ef_io__vdda_hvc_clamped_pad_ss_100C_1v60_3v00_3v00.
[10/29 17:18:27     22s] Reading ss_100C_1v60.setup_set timing library /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vddio_hvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib.
[10/29 17:18:27     22s] Read 1 cells in library sky130_ef_io__vddio_hvc_clamped_pad_ss_100C_1v60_3v00_3v00.
[10/29 17:18:27     22s] Reading ss_100C_1v60.setup_set timing library /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssa_hvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib.
[10/29 17:18:27     22s] Read 1 cells in library sky130_ef_io__vssa_hvc_clamped_pad_ss_100C_1v60_3v00_3v00.
[10/29 17:18:27     22s] Reading ss_100C_1v60.setup_set timing library /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssd_lvc_clamped3_pad_ss_100C_1v60_3v00.lib.
[10/29 17:18:27     22s] **WARN: (TECHLIB-9153):	Duplicate definition for attribute 'always_on' encountered. The last definition will be retained. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssd_lvc_clamped3_pad_ss_100C_1v60_3v00.lib, Line 167)
[10/29 17:18:27     22s] Read 1 cells in library sky130_ef_io__vssd_lvc_clamped3_pad_ss_100C_1v60_3v00.
[10/29 17:18:27     22s] Reading ss_100C_1v60.setup_set timing library /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssd_lvc_clamped_pad_ss_100C_1v60_3v00.lib.
[10/29 17:18:27     22s] **WARN: (TECHLIB-9153):	Duplicate definition for attribute 'always_on' encountered. The last definition will be retained. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssd_lvc_clamped_pad_ss_100C_1v60_3v00.lib, Line 156)
[10/29 17:18:27     22s] Read 1 cells in library sky130_ef_io__vssd_lvc_clamped_pad_ss_100C_1v60_3v00.
[10/29 17:18:27     22s] Reading ss_100C_1v60.setup_set timing library /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssio_hvc_clamped_pad_ss_100C_1v60_3v00_3v00.lib.
[10/29 17:18:27     22s] Read 1 cells in library sky130_ef_io__vssio_hvc_clamped_pad_ss_100C_1v60_3v00_3v00.
[10/29 17:18:27     22s] Reading ss_100C_1v60.setup_set timing library /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_gpiov2_ss_ss_100C_1v60_3v00.lib.
[10/29 17:18:27     22s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 4894 is defined after at least one cell definition. The attribute will be ignored. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_gpiov2_ss_ss_100C_1v60_3v00.lib)
[10/29 17:18:27     22s] **WARN: (TECHLIB-905):	Found a function attribute specified on pin 'IN' with 'interface_timing' attribute set to true on cell 'sky130_fd_io__top_gpiov2'. As per the liberty standard, a function attribute should not be specified for a cell which has interface_timing attribute set to true. This function attribute will be ignored. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_gpiov2_ss_ss_100C_1v60_3v00.lib)
[10/29 17:18:27     22s] **WARN: (TECHLIB-905):	Found a function attribute specified on pin 'IN_H' with 'interface_timing' attribute set to true on cell 'sky130_fd_io__top_gpiov2'. As per the liberty standard, a function attribute should not be specified for a cell which has interface_timing attribute set to true. This function attribute will be ignored. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_gpiov2_ss_ss_100C_1v60_3v00.lib)
[10/29 17:18:27     22s] **WARN: (TECHLIB-905):	Found a function attribute specified on pin 'PAD' with 'interface_timing' attribute set to true on cell 'sky130_fd_io__top_gpiov2'. As per the liberty standard, a function attribute should not be specified for a cell which has interface_timing attribute set to true. This function attribute will be ignored. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_gpiov2_ss_ss_100C_1v60_3v00.lib)
[10/29 17:18:27     22s] Read 1 cells in library sky130_fd_io__top_gpiov2_ss_ss_100C_1v60_3v00.
[10/29 17:18:27     22s] Reading ss_100C_1v60.setup_set timing library /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_ground_hvc_wpad_ss_100C_1v60_3v00_3v00.lib.
[10/29 17:18:27     22s] Read 1 cells in library sky130_fd_io__top_ground_hvc_wpad_ss_100C_1v60_3v00_3v00.
[10/29 17:18:27     22s] Reading ss_100C_1v60.setup_set timing library /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_ground_lvc_wpad_ss_100C_1v60_3v00.lib.
[10/29 17:18:27     22s] **WARN: (TECHLIB-9153):	Duplicate definition for attribute 'always_on' encountered. The last definition will be retained. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_ground_lvc_wpad_ss_100C_1v60_3v00.lib, Line 191)
[10/29 17:18:27     22s] Read 1 cells in library sky130_fd_io__top_ground_lvc_wpad_ss_100C_1v60_3v00.
[10/29 17:18:27     22s] Reading ss_100C_1v60.setup_set timing library /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_power_hvc_wpad_ss_100C_1v60_3v00_3v00.lib.
[10/29 17:18:27     22s] Read 1 cells in library sky130_fd_io__top_power_hvc_wpad_ss_100C_1v60_3v00_3v00.
[10/29 17:18:27     22s] Reading ss_100C_1v60.setup_set timing library /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_power_lvc_wpad_ss_100C_1v60_3v00_3v00.lib.
[10/29 17:18:27     22s] Read 1 cells in library sky130_fd_io__top_power_lvc_wpad_ss_100C_1v60_3v00_3v00.
[10/29 17:18:27     22s] Reading ss_100C_1v60.setup_set timing library /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ss_ss_100C_1v60_3v00.lib.
[10/29 17:18:27     22s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 869 is defined after at least one cell definition. The attribute will be ignored. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ss_ss_100C_1v60_3v00.lib)
[10/29 17:18:27     22s] **WARN: (TECHLIB-905):	Found a function attribute specified on pin 'XRES_H_N' with 'interface_timing' attribute set to true on cell 'sky130_fd_io__top_xres4v2'. As per the liberty standard, a function attribute should not be specified for a cell which has interface_timing attribute set to true. This function attribute will be ignored. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ss_ss_100C_1v60_3v00.lib)
[10/29 17:18:27     22s] Read 1 cells in library sky130_fd_io__top_xres4v2_ss_ss_100C_1v60_3v00.
[10/29 17:18:27     22s] Reading ss_100C_1v60.setup_set timing library /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_1024x32m8w8/sram22_1024x32m8w8_tt_025C_1v80.rc.lib.
[10/29 17:18:27     22s] Read 1 cells in library sram22_1024x32m8w8.
[10/29 17:18:27     22s] Reading ss_100C_1v60.setup_set timing library /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_64x32m4w32/sram22_64x32m4w32_tt_025C_1v80.rc.lib.
[10/29 17:18:27     22s] Read 1 cells in library sram22_64x32m4w32.
[10/29 17:18:27     22s] Reading ss_100C_1v60.setup_set timing library /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_1024x32m8w32/sram22_1024x32m8w32_tt_025C_1v80.rc.lib.
[10/29 17:18:27     22s] Read 1 cells in library sram22_1024x32m8w32.
[10/29 17:18:27     22s] Reading ss_100C_1v60.setup_set timing library /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_512x32m4w32/sram22_512x32m4w32_tt_025C_1v80.rc.lib.
[10/29 17:18:27     22s] Read 1 cells in library sram22_512x32m4w32.
[10/29 17:18:27     22s] Reading ss_100C_1v60.setup_set timing library /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_2048x32m8w8/sram22_2048x32m8w8_tt_025C_1v80.rc.lib.
[10/29 17:18:27     22s] Read 1 cells in library sram22_2048x32m8w8.
[10/29 17:18:27     22s] Reading ss_100C_1v60.setup_set timing library /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_512x32m4w8/sram22_512x32m4w8_tt_025C_1v80.rc.lib.
[10/29 17:18:27     22s] Read 1 cells in library sram22_512x32m4w8.
[10/29 17:18:27     22s] Reading ss_100C_1v60.setup_set timing library /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_4096x32m8w8/sram22_4096x32m8w8_tt_025C_1v80.rc.lib.
[10/29 17:18:27     22s] Read 1 cells in library sram22_4096x32m8w8.
[10/29 17:18:27     22s] Reading ss_100C_1v60.setup_set timing library /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_64x4m4w2/sram22_64x4m4w2_tt_025C_1v80.rc.lib.
[10/29 17:18:27     22s] Read 1 cells in library sram22_64x4m4w2.
[10/29 17:18:27     22s] Reading ss_100C_1v60.setup_set timing library /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_256x32m4w8/sram22_256x32m4w8_tt_025C_1v80.rc.lib.
[10/29 17:18:27     22s] Read 1 cells in library sram22_256x32m4w8.
[10/29 17:18:27     22s] Reading ss_100C_1v60.setup_set timing library /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_4096x8m8w8/sram22_4096x8m8w8_tt_025C_1v80.rc.lib.
[10/29 17:18:27     22s] Read 1 cells in library sram22_4096x8m8w8.
[10/29 17:18:27     22s] Reading ss_100C_1v60.setup_set timing library /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_64x32m4w8/sram22_64x32m4w8_tt_025C_1v80.rc.lib.
[10/29 17:18:27     22s] Read 1 cells in library sram22_64x32m4w8.
[10/29 17:18:27     22s] Reading ss_100C_1v60.setup_set timing library /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_64x24m4w24/sram22_64x24m4w24_tt_025C_1v80.rc.lib.
[10/29 17:18:27     22s] Read 1 cells in library sram22_64x24m4w24.
[10/29 17:18:27     22s] Reading ss_100C_1v60.setup_set timing library /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_512x64m4w8/sram22_512x64m4w8_tt_025C_1v80.rc.lib.
[10/29 17:18:27     22s] Read 1 cells in library sram22_512x64m4w8.
[10/29 17:18:27     22s] Library reading multithread flow ended. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib)
[10/29 17:18:27     22s] Starting library reading in 'Multi-threaded flow' (with '4' threads)
[10/29 17:18:27     22s] 
[10/29 17:18:27     22s] Threads Configured:4
[10/29 17:18:28     25s] Reading ff_n40C_1v95.hold_set timing library /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95_ccsnoise.lib.
[10/29 17:18:28     25s] **ERROR: (TECHLIB-702):	No pg_pin with name 'VNB' has been read in the cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1'. The attribute 'related_bias_pin' specified for the pin 'VGND' is being ignored. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95_ccsnoise.lib, Line 294922)
[10/29 17:18:28     25s] **ERROR: (TECHLIB-702):	No pg_pin with name 'VNB' has been read in the cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2'. The attribute 'related_bias_pin' specified for the pin 'VGND' is being ignored. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95_ccsnoise.lib, Line 295592)
[10/29 17:18:28     25s] **ERROR: (TECHLIB-702):	No pg_pin with name 'VNB' has been read in the cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4'. The attribute 'related_bias_pin' specified for the pin 'VGND' is being ignored. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95_ccsnoise.lib, Line 296262)
[10/29 17:18:28     25s] **ERROR: (TECHLIB-702):	No pg_pin with name 'VNB' has been read in the cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1'. The attribute 'related_bias_pin' specified for the pin 'VGND' is being ignored. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95_ccsnoise.lib, Line 297611)
[10/29 17:18:28     25s] **ERROR: (TECHLIB-702):	No pg_pin with name 'VNB' has been read in the cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2'. The attribute 'related_bias_pin' specified for the pin 'VGND' is being ignored. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95_ccsnoise.lib, Line 298281)
[10/29 17:18:28     25s] **ERROR: (TECHLIB-702):	No pg_pin with name 'VNB' has been read in the cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4'. The attribute 'related_bias_pin' specified for the pin 'VGND' is being ignored. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95_ccsnoise.lib, Line 298951)
[10/29 17:18:28     25s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_8'. The cell will only be used for analysis. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95_ccsnoise.lib)
[10/29 17:18:28     25s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_6'. The cell will only be used for analysis. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95_ccsnoise.lib)
[10/29 17:18:28     25s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_4'. The cell will only be used for analysis. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95_ccsnoise.lib)
[10/29 17:18:28     25s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_3'. The cell will only be used for analysis. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95_ccsnoise.lib)
[10/29 17:18:28     25s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_12'. The cell will only be used for analysis. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95_ccsnoise.lib)
[10/29 17:18:28     25s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_bleeder_1'. The cell will only be used for analysis. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95_ccsnoise.lib)
[10/29 17:18:28     25s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__diode_2'. The cell will only be used for analysis. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95_ccsnoise.lib)
[10/29 17:18:28     25s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_8'. The cell will only be used for analysis. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95_ccsnoise.lib)
[10/29 17:18:28     25s] Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[10/29 17:18:28     25s] Read 428 cells in library sky130_fd_sc_hd__ff_n40C_1v95.
[10/29 17:18:28     25s] Reading ff_n40C_1v95.hold_set timing library /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__gpiov2_pad_wrapped_ff_ff_n40C_1v95_5v50.lib.
[10/29 17:18:28     25s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 8827 is defined after at least one cell definition. The attribute will be ignored. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__gpiov2_pad_wrapped_ff_ff_n40C_1v95_5v50.lib)
[10/29 17:18:28     25s] **WARN: (TECHLIB-1334):	The group 'output_voltage_fall' is not specified in the 'ccsn_first_stage' group in pin 'ENABLE_INP_H' on cell 'sky130_ef_io__gpiov2_pad_wrapped'. This may impact analysis accuracy. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__gpiov2_pad_wrapped_ff_ff_n40C_1v95_5v50.lib, Line 2134)
[10/29 17:18:28     25s] **WARN: (TECHLIB-1334):	The group 'output_voltage_fall' is not specified in the 'ccsn_first_stage' group in pin 'HLD_H_N' on cell 'sky130_ef_io__gpiov2_pad_wrapped'. This may impact analysis accuracy. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__gpiov2_pad_wrapped_ff_ff_n40C_1v95_5v50.lib, Line 3338)
[10/29 17:18:28     25s] **WARN: (TECHLIB-905):	Found a function attribute specified on pin 'IN' with 'interface_timing' attribute set to true on cell 'sky130_ef_io__gpiov2_pad_wrapped'. As per the liberty standard, a function attribute should not be specified for a cell which has interface_timing attribute set to true. This function attribute will be ignored. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__gpiov2_pad_wrapped_ff_ff_n40C_1v95_5v50.lib)
[10/29 17:18:28     25s] **WARN: (TECHLIB-905):	Found a function attribute specified on pin 'IN_H' with 'interface_timing' attribute set to true on cell 'sky130_ef_io__gpiov2_pad_wrapped'. As per the liberty standard, a function attribute should not be specified for a cell which has interface_timing attribute set to true. This function attribute will be ignored. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__gpiov2_pad_wrapped_ff_ff_n40C_1v95_5v50.lib)
[10/29 17:18:28     25s] **WARN: (TECHLIB-905):	Found a function attribute specified on pin 'PAD' with 'interface_timing' attribute set to true on cell 'sky130_ef_io__gpiov2_pad_wrapped'. As per the liberty standard, a function attribute should not be specified for a cell which has interface_timing attribute set to true. This function attribute will be ignored. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__gpiov2_pad_wrapped_ff_ff_n40C_1v95_5v50.lib)
[10/29 17:18:28     25s] Read 1 cells in library sky130_ef_io__gpiov2_pad_wrapped_ff_ff_n40C_1v95_5v50.
[10/29 17:18:28     25s] **WARN: (TECHLIB-1320):	The user-defined attribute 'related_spice_node' is not present in any of the 'ccsn_first_stage' group. This attribute is required for Tempus if SPICE correlation of ROP glitch needs to be performed. The missing attribute does not affect SI delay or glitch analysis. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__gpiov2_pad_wrapped_ff_ff_n40C_1v95_5v50.lib, Line 18)
[10/29 17:18:28     25s] Reading ff_n40C_1v95.hold_set timing library /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped3_pad_ff_n40C_1v95_5v50_5v50.lib.
[10/29 17:18:28     25s] Read 1 cells in library sky130_ef_io__vccd_lvc_clamped3_pad_ff_n40C_1v95_5v50_5v50.
[10/29 17:18:28     25s] Reading ff_n40C_1v95.hold_set timing library /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vccd_lvc_clamped_pad_ff_n40C_1v95_5v50_5v50.lib.
[10/29 17:18:28     25s] Read 1 cells in library sky130_ef_io__vccd_lvc_clamped_pad_ff_n40C_1v95_5v50_5v50.
[10/29 17:18:28     25s] Reading ff_n40C_1v95.hold_set timing library /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vdda_hvc_clamped_pad_ff_n40C_1v95_5v50_5v50.lib.
[10/29 17:18:28     25s] Read 1 cells in library sky130_ef_io__vdda_hvc_clamped_pad_ff_n40C_1v95_5v50_5v50.
[10/29 17:18:28     25s] Reading ff_n40C_1v95.hold_set timing library /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vddio_hvc_clamped_pad_ff_n40C_1v95_5v50_5v50.lib.
[10/29 17:18:28     25s] Read 1 cells in library sky130_ef_io__vddio_hvc_clamped_pad_ff_n40C_1v95_5v50_5v50.
[10/29 17:18:28     25s] Reading ff_n40C_1v95.hold_set timing library /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssa_hvc_clamped_pad_ff_n40C_1v95_5v50_5v50.lib.
[10/29 17:18:28     25s] Read 1 cells in library sky130_ef_io__vssa_hvc_clamped_pad_ff_n40C_1v95_5v50_5v50.
[10/29 17:18:28     25s] Reading ff_n40C_1v95.hold_set timing library /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssd_lvc_clamped3_pad_ff_n40C_1v95_5v50.lib.
[10/29 17:18:28     25s] **WARN: (TECHLIB-9153):	Duplicate definition for attribute 'always_on' encountered. The last definition will be retained. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssd_lvc_clamped3_pad_ff_n40C_1v95_5v50.lib, Line 167)
[10/29 17:18:28     25s] Read 1 cells in library sky130_ef_io__vssd_lvc_clamped3_pad_ff_n40C_1v95_5v50.
[10/29 17:18:28     25s] Reading ff_n40C_1v95.hold_set timing library /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssd_lvc_clamped_pad_ff_n40C_1v95_5v50.lib.
[10/29 17:18:28     25s] **WARN: (TECHLIB-9153):	Duplicate definition for attribute 'always_on' encountered. The last definition will be retained. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssd_lvc_clamped_pad_ff_n40C_1v95_5v50.lib, Line 156)
[10/29 17:18:28     25s] Read 1 cells in library sky130_ef_io__vssd_lvc_clamped_pad_ff_n40C_1v95_5v50.
[10/29 17:18:28     25s] Reading ff_n40C_1v95.hold_set timing library /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_ef_io__vssio_hvc_clamped_pad_ff_n40C_1v95_5v50_5v50.lib.
[10/29 17:18:28     25s] Read 1 cells in library sky130_ef_io__vssio_hvc_clamped_pad_ff_n40C_1v95_5v50_5v50.
[10/29 17:18:28     25s] Reading ff_n40C_1v95.hold_set timing library /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_gpiov2_ff_ff_n40C_1v95_5v50.lib.
[10/29 17:18:28     25s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 8827 is defined after at least one cell definition. The attribute will be ignored. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_gpiov2_ff_ff_n40C_1v95_5v50.lib)
[10/29 17:18:28     25s] **WARN: (TECHLIB-1334):	The group 'output_voltage_fall' is not specified in the 'ccsn_first_stage' group in pin 'ENABLE_INP_H' on cell 'sky130_fd_io__top_gpiov2'. This may impact analysis accuracy. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_gpiov2_ff_ff_n40C_1v95_5v50.lib, Line 2134)
[10/29 17:18:28     25s] **WARN: (TECHLIB-1334):	The group 'output_voltage_fall' is not specified in the 'ccsn_first_stage' group in pin 'HLD_H_N' on cell 'sky130_fd_io__top_gpiov2'. This may impact analysis accuracy. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_gpiov2_ff_ff_n40C_1v95_5v50.lib, Line 3338)
[10/29 17:18:28     25s] **WARN: (TECHLIB-905):	Found a function attribute specified on pin 'IN' with 'interface_timing' attribute set to true on cell 'sky130_fd_io__top_gpiov2'. As per the liberty standard, a function attribute should not be specified for a cell which has interface_timing attribute set to true. This function attribute will be ignored. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_gpiov2_ff_ff_n40C_1v95_5v50.lib)
[10/29 17:18:28     25s] **WARN: (TECHLIB-905):	Found a function attribute specified on pin 'IN_H' with 'interface_timing' attribute set to true on cell 'sky130_fd_io__top_gpiov2'. As per the liberty standard, a function attribute should not be specified for a cell which has interface_timing attribute set to true. This function attribute will be ignored. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_gpiov2_ff_ff_n40C_1v95_5v50.lib)
[10/29 17:18:28     25s] **WARN: (TECHLIB-905):	Found a function attribute specified on pin 'PAD' with 'interface_timing' attribute set to true on cell 'sky130_fd_io__top_gpiov2'. As per the liberty standard, a function attribute should not be specified for a cell which has interface_timing attribute set to true. This function attribute will be ignored. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_gpiov2_ff_ff_n40C_1v95_5v50.lib)
[10/29 17:18:28     25s] Read 1 cells in library sky130_fd_io__top_gpiov2_ff_ff_n40C_1v95_5v50.
[10/29 17:18:28     25s] **WARN: (TECHLIB-1320):	The user-defined attribute 'related_spice_node' is not present in any of the 'ccsn_first_stage' group. This attribute is required for Tempus if SPICE correlation of ROP glitch needs to be performed. The missing attribute does not affect SI delay or glitch analysis. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_gpiov2_ff_ff_n40C_1v95_5v50.lib, Line 18)
[10/29 17:18:28     25s] Reading ff_n40C_1v95.hold_set timing library /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_ground_hvc_wpad_ff_n40C_1v95_5v50_5v50.lib.
[10/29 17:18:28     25s] Read 1 cells in library sky130_fd_io__top_ground_hvc_wpad_ff_n40C_1v95_5v50_5v50.
[10/29 17:18:28     25s] Reading ff_n40C_1v95.hold_set timing library /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_ground_lvc_wpad_ff_n40C_1v95_5v50.lib.
[10/29 17:18:28     25s] **WARN: (TECHLIB-9153):	Duplicate definition for attribute 'always_on' encountered. The last definition will be retained. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_ground_lvc_wpad_ff_n40C_1v95_5v50.lib, Line 191)
[10/29 17:18:28     25s] Read 1 cells in library sky130_fd_io__top_ground_lvc_wpad_ff_n40C_1v95_5v50.
[10/29 17:18:28     25s] Reading ff_n40C_1v95.hold_set timing library /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_power_hvc_wpad_ff_n40C_1v95_5v50_5v50.lib.
[10/29 17:18:28     25s] Read 1 cells in library sky130_fd_io__top_power_hvc_wpad_ff_n40C_1v95_5v50_5v50.
[10/29 17:18:28     25s] Reading ff_n40C_1v95.hold_set timing library /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_power_lvc_wpad_ff_n40C_1v95_5v50_5v50.lib.
[10/29 17:18:28     25s] Read 1 cells in library sky130_fd_io__top_power_lvc_wpad_ff_n40C_1v95_5v50_5v50.
[10/29 17:18:28     25s] Reading ff_n40C_1v95.hold_set timing library /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ff_ff_n40C_1v95_5v50.lib.
[10/29 17:18:28     25s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 2506 is defined after at least one cell definition. The attribute will be ignored. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ff_ff_n40C_1v95_5v50.lib)
[10/29 17:18:28     25s] **WARN: (TECHLIB-1334):	The group 'output_voltage_rise' is not specified in the 'ccsn_first_stage' group in pin 'PULLUP_H' on cell 'sky130_fd_io__top_xres4v2'. This may impact analysis accuracy. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ff_ff_n40C_1v95_5v50.lib, Line 2362)
[10/29 17:18:28     25s] **WARN: (TECHLIB-1334):	The group 'output_voltage_fall' is not specified in the 'ccsn_first_stage' group in pin 'PULLUP_H' on cell 'sky130_fd_io__top_xres4v2'. This may impact analysis accuracy. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ff_ff_n40C_1v95_5v50.lib, Line 2362)
[10/29 17:18:28     25s] **WARN: (TECHLIB-1334):	The group 'output_voltage_rise' is not specified in the 'ccsn_last_stage' group in pin 'PULLUP_H' on cell 'sky130_fd_io__top_xres4v2'. This may impact analysis accuracy. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ff_ff_n40C_1v95_5v50.lib, Line 2365)
[10/29 17:18:28     25s] **WARN: (TECHLIB-1334):	The group 'output_voltage_fall' is not specified in the 'ccsn_last_stage' group in pin 'PULLUP_H' on cell 'sky130_fd_io__top_xres4v2'. This may impact analysis accuracy. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ff_ff_n40C_1v95_5v50.lib, Line 2365)
[10/29 17:18:28     25s] **WARN: (TECHLIB-1334):	The group 'output_voltage_rise' is not specified in the 'ccsn_first_stage' group in pin 'TIE_WEAK_HI_H' on cell 'sky130_fd_io__top_xres4v2'. This may impact analysis accuracy. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ff_ff_n40C_1v95_5v50.lib, Line 2390)
[10/29 17:18:28     25s] **WARN: (TECHLIB-1334):	The group 'output_voltage_fall' is not specified in the 'ccsn_first_stage' group in pin 'TIE_WEAK_HI_H' on cell 'sky130_fd_io__top_xres4v2'. This may impact analysis accuracy. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ff_ff_n40C_1v95_5v50.lib, Line 2390)
[10/29 17:18:28     25s] **WARN: (TECHLIB-1334):	The group 'output_voltage_rise' is not specified in the 'ccsn_last_stage' group in pin 'TIE_WEAK_HI_H' on cell 'sky130_fd_io__top_xres4v2'. This may impact analysis accuracy. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ff_ff_n40C_1v95_5v50.lib, Line 2393)
[10/29 17:18:28     25s] **WARN: (TECHLIB-1334):	The group 'output_voltage_fall' is not specified in the 'ccsn_last_stage' group in pin 'TIE_WEAK_HI_H' on cell 'sky130_fd_io__top_xres4v2'. This may impact analysis accuracy. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ff_ff_n40C_1v95_5v50.lib, Line 2393)
[10/29 17:18:28     25s] **WARN: (TECHLIB-1334):	The group 'output_voltage_rise' is not specified in the 'ccsn_last_stage' group in pin 'TIE_LO_ESD' on cell 'sky130_fd_io__top_xres4v2'. This may impact analysis accuracy. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ff_ff_n40C_1v95_5v50.lib, Line 2405)
[10/29 17:18:28     25s] **WARN: (TECHLIB-1334):	The group 'output_voltage_fall' is not specified in the 'ccsn_last_stage' group in pin 'TIE_LO_ESD' on cell 'sky130_fd_io__top_xres4v2'. This may impact analysis accuracy. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ff_ff_n40C_1v95_5v50.lib, Line 2405)
[10/29 17:18:28     25s] **WARN: (TECHLIB-1334):	The group 'output_voltage_rise' is not specified in the 'ccsn_last_stage' group in pin 'TIE_HI_ESD' on cell 'sky130_fd_io__top_xres4v2'. This may impact analysis accuracy. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ff_ff_n40C_1v95_5v50.lib, Line 2417)
[10/29 17:18:28     25s] **WARN: (TECHLIB-1334):	The group 'output_voltage_fall' is not specified in the 'ccsn_last_stage' group in pin 'TIE_HI_ESD' on cell 'sky130_fd_io__top_xres4v2'. This may impact analysis accuracy. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ff_ff_n40C_1v95_5v50.lib, Line 2417)
[10/29 17:18:28     25s] **WARN: (TECHLIB-1334):	The group 'output_voltage_rise' is not specified in the 'ccsn_first_stage' group in pin 'PAD_A_ESD_H' on cell 'sky130_fd_io__top_xres4v2'. This may impact analysis accuracy. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ff_ff_n40C_1v95_5v50.lib, Line 2442)
[10/29 17:18:28     25s] **WARN: (TECHLIB-1334):	The group 'output_voltage_fall' is not specified in the 'ccsn_first_stage' group in pin 'PAD_A_ESD_H' on cell 'sky130_fd_io__top_xres4v2'. This may impact analysis accuracy. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ff_ff_n40C_1v95_5v50.lib, Line 2442)
[10/29 17:18:28     25s] **WARN: (TECHLIB-1334):	The group 'output_voltage_rise' is not specified in the 'ccsn_last_stage' group in pin 'PAD_A_ESD_H' on cell 'sky130_fd_io__top_xres4v2'. This may impact analysis accuracy. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ff_ff_n40C_1v95_5v50.lib, Line 2445)
[10/29 17:18:28     25s] **WARN: (TECHLIB-1334):	The group 'output_voltage_fall' is not specified in the 'ccsn_last_stage' group in pin 'PAD_A_ESD_H' on cell 'sky130_fd_io__top_xres4v2'. This may impact analysis accuracy. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ff_ff_n40C_1v95_5v50.lib, Line 2445)
[10/29 17:18:28     25s] Message <TECHLIB-1334> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[10/29 17:18:28     25s] **WARN: (TECHLIB-905):	Found a function attribute specified on pin 'XRES_H_N' with 'interface_timing' attribute set to true on cell 'sky130_fd_io__top_xres4v2'. As per the liberty standard, a function attribute should not be specified for a cell which has interface_timing attribute set to true. This function attribute will be ignored. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ff_ff_n40C_1v95_5v50.lib)
[10/29 17:18:28     25s] Read 1 cells in library sky130_fd_io__top_xres4v2_ff_ff_n40C_1v95_5v50.
[10/29 17:18:28     25s] **WARN: (TECHLIB-1320):	The user-defined attribute 'related_spice_node' is not present in any of the 'ccsn_first_stage' group. This attribute is required for Tempus if SPICE correlation of ROP glitch needs to be performed. The missing attribute does not affect SI delay or glitch analysis. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/lib/sky130_fd_io__top_xres4v2_ff_ff_n40C_1v95_5v50.lib, Line 18)
[10/29 17:18:28     25s] **WARN: (TECHLIB-1320):	The user-defined attribute 'related_spice_node' is not present in any of the 'ccsn_first_stage' group. This attribute is required for Tempus if SPICE correlation of ROP glitch needs to be performed. The missing attribute does not affect SI delay or glitch analysis. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95_ccsnoise.lib, Line 1)
[10/29 17:18:28     25s] Library reading multithread flow ended. (File /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95_ccsnoise.lib)
[10/29 17:18:28     25s] @file(par.tcl) 22: puts "read_netlist { /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab2/build/syn-rundir/fir.mapped.v } -top fir" 
[10/29 17:18:28     25s] read_netlist { /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab2/build/syn-rundir/fir.mapped.v } -top fir
[10/29 17:18:28     25s] @file(par.tcl) 23: read_netlist { /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab2/build/syn-rundir/fir.mapped.v } -top fir
[10/29 17:18:28     25s] #% Begin Load netlist data ... (date=10/29 17:18:28, mem=556.1M)
[10/29 17:18:28     25s] *** Begin netlist parsing (mem=670.7M) ***
[10/29 17:18:28     25s] Pin 'VCCD_PAD' of cell 'sky130_ef_io__vccd_lvc_clamped3_pad' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/29 17:18:28     25s] Pin 'VCCD_PAD' of cell 'sky130_ef_io__vccd_lvc_clamped_pad' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/29 17:18:28     25s] Pin 'VDDA_PAD' of cell 'sky130_ef_io__vdda_hvc_clamped_pad' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/29 17:18:28     25s] Pin 'VDDIO_PAD' of cell 'sky130_ef_io__vddio_hvc_clamped_pad' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/29 17:18:28     25s] Pin 'VSSA_PAD' of cell 'sky130_ef_io__vssa_hvc_clamped_pad' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/29 17:18:28     25s] Pin 'VSSD_PAD' of cell 'sky130_ef_io__vssd_lvc_clamped3_pad' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/29 17:18:28     25s] Pin 'VSSD_PAD' of cell 'sky130_ef_io__vssd_lvc_clamped_pad' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/29 17:18:28     25s] Pin 'VSSIO_PAD' of cell 'sky130_ef_io__vssio_hvc_clamped_pad' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/29 17:18:28     25s] Created 456 new cells from 45 timing libraries.
[10/29 17:18:28     25s] Reading netlist ...
[10/29 17:18:28     25s] Backslashed names will retain backslash and a trailing blank character.
[10/29 17:18:28     25s] Reading verilog netlist '/home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab2/build/syn-rundir/fir.mapped.v'
[10/29 17:18:28     25s] 
[10/29 17:18:28     25s] *** Memory Usage v#1 (Current mem = 670.742M, initial mem = 266.547M) ***
[10/29 17:18:28     25s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=670.7M) ***
[10/29 17:18:28     25s] #% End Load netlist data ... (date=10/29 17:18:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=571.6M, current mem=571.6M)
[10/29 17:18:28     25s] Set top cell to fir.
[10/29 17:18:28     25s] **WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'sky130_fd_sc_hd__sedfxtp_4' of timing library 'sky130_fd_sc_hd__ss_100C_1v60(ss_100C_1v60.setup_set)' and 'sky130_fd_sc_hd__ff_n40C_1v95(ff_n40C_1v95.hold_set)'.
[10/29 17:18:28     25s] **WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'sky130_fd_sc_hd__sedfxtp_2' of timing library 'sky130_fd_sc_hd__ss_100C_1v60(ss_100C_1v60.setup_set)' and 'sky130_fd_sc_hd__ff_n40C_1v95(ff_n40C_1v95.hold_set)'.
[10/29 17:18:28     25s] **WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'sky130_fd_sc_hd__sedfxtp_1' of timing library 'sky130_fd_sc_hd__ss_100C_1v60(ss_100C_1v60.setup_set)' and 'sky130_fd_sc_hd__ff_n40C_1v95(ff_n40C_1v95.hold_set)'.
[10/29 17:18:28     25s] **WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'sky130_fd_sc_hd__sedfxbp_2' of timing library 'sky130_fd_sc_hd__ss_100C_1v60(ss_100C_1v60.setup_set)' and 'sky130_fd_sc_hd__ff_n40C_1v95(ff_n40C_1v95.hold_set)'.
[10/29 17:18:28     25s] **WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'sky130_fd_sc_hd__sedfxbp_1' of timing library 'sky130_fd_sc_hd__ss_100C_1v60(ss_100C_1v60.setup_set)' and 'sky130_fd_sc_hd__ff_n40C_1v95(ff_n40C_1v95.hold_set)'.
[10/29 17:18:28     25s] **WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'sky130_fd_sc_hd__sdlclkp_4' of timing library 'sky130_fd_sc_hd__ss_100C_1v60(ss_100C_1v60.setup_set)' and 'sky130_fd_sc_hd__ff_n40C_1v95(ff_n40C_1v95.hold_set)'.
[10/29 17:18:28     25s] **WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'sky130_fd_sc_hd__sdlclkp_2' of timing library 'sky130_fd_sc_hd__ss_100C_1v60(ss_100C_1v60.setup_set)' and 'sky130_fd_sc_hd__ff_n40C_1v95(ff_n40C_1v95.hold_set)'.
[10/29 17:18:28     25s] **WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'sky130_fd_sc_hd__sdlclkp_1' of timing library 'sky130_fd_sc_hd__ss_100C_1v60(ss_100C_1v60.setup_set)' and 'sky130_fd_sc_hd__ff_n40C_1v95(ff_n40C_1v95.hold_set)'.
[10/29 17:18:28     25s] **WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'sky130_fd_sc_hd__sdfxtp_4' of timing library 'sky130_fd_sc_hd__ss_100C_1v60(ss_100C_1v60.setup_set)' and 'sky130_fd_sc_hd__ff_n40C_1v95(ff_n40C_1v95.hold_set)'.
[10/29 17:18:28     25s] **WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'sky130_fd_sc_hd__sdfxtp_2' of timing library 'sky130_fd_sc_hd__ss_100C_1v60(ss_100C_1v60.setup_set)' and 'sky130_fd_sc_hd__ff_n40C_1v95(ff_n40C_1v95.hold_set)'.
[10/29 17:18:28     25s] **WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'sky130_fd_sc_hd__sdfxtp_1' of timing library 'sky130_fd_sc_hd__ss_100C_1v60(ss_100C_1v60.setup_set)' and 'sky130_fd_sc_hd__ff_n40C_1v95(ff_n40C_1v95.hold_set)'.
[10/29 17:18:28     25s] **WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'sky130_fd_sc_hd__sdfxbp_2' of timing library 'sky130_fd_sc_hd__ss_100C_1v60(ss_100C_1v60.setup_set)' and 'sky130_fd_sc_hd__ff_n40C_1v95(ff_n40C_1v95.hold_set)'.
[10/29 17:18:28     25s] **WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'sky130_fd_sc_hd__sdfxbp_1' of timing library 'sky130_fd_sc_hd__ss_100C_1v60(ss_100C_1v60.setup_set)' and 'sky130_fd_sc_hd__ff_n40C_1v95(ff_n40C_1v95.hold_set)'.
[10/29 17:18:28     25s] **WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'sky130_fd_sc_hd__sdfstp_4' of timing library 'sky130_fd_sc_hd__ss_100C_1v60(ss_100C_1v60.setup_set)' and 'sky130_fd_sc_hd__ff_n40C_1v95(ff_n40C_1v95.hold_set)'.
[10/29 17:18:28     25s] **WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'sky130_fd_sc_hd__sdfstp_4' of timing library 'sky130_fd_sc_hd__ss_100C_1v60(ss_100C_1v60.setup_set)' and 'sky130_fd_sc_hd__ff_n40C_1v95(ff_n40C_1v95.hold_set)'.
[10/29 17:18:28     25s] **WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'sky130_fd_sc_hd__sdfstp_2' of timing library 'sky130_fd_sc_hd__ss_100C_1v60(ss_100C_1v60.setup_set)' and 'sky130_fd_sc_hd__ff_n40C_1v95(ff_n40C_1v95.hold_set)'.
[10/29 17:18:28     25s] **WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'sky130_fd_sc_hd__sdfstp_2' of timing library 'sky130_fd_sc_hd__ss_100C_1v60(ss_100C_1v60.setup_set)' and 'sky130_fd_sc_hd__ff_n40C_1v95(ff_n40C_1v95.hold_set)'.
[10/29 17:18:28     25s] **WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'sky130_fd_sc_hd__sdfstp_1' of timing library 'sky130_fd_sc_hd__ss_100C_1v60(ss_100C_1v60.setup_set)' and 'sky130_fd_sc_hd__ff_n40C_1v95(ff_n40C_1v95.hold_set)'.
[10/29 17:18:28     25s] **WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'sky130_fd_sc_hd__sdfstp_1' of timing library 'sky130_fd_sc_hd__ss_100C_1v60(ss_100C_1v60.setup_set)' and 'sky130_fd_sc_hd__ff_n40C_1v95(ff_n40C_1v95.hold_set)'.
[10/29 17:18:28     25s] **WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'sky130_fd_sc_hd__sdfsbp_2' of timing library 'sky130_fd_sc_hd__ss_100C_1v60(ss_100C_1v60.setup_set)' and 'sky130_fd_sc_hd__ff_n40C_1v95(ff_n40C_1v95.hold_set)'.
[10/29 17:18:28     25s] **WARN: (EMS-27):	Message (IMPTS-419) has exceeded the current message display limit of 20.
[10/29 17:18:28     25s] To increase the message display limit, refer to the product command reference manual.
[10/29 17:18:28     25s] Hooked 899 DB cells to tlib cells.
[10/29 17:18:28     25s] ** Removed 4 unused lib cells.
[10/29 17:18:28     25s] Starting recursive module instantiation check.
[10/29 17:18:28     25s] No recursion found.
[10/29 17:18:28     25s] Building hierarchical netlist for Cell fir ...
[10/29 17:18:28     25s] *** Netlist is unique.
[10/29 17:18:28     25s] Setting Std. cell height to 2720 DBU (smallest netlist inst).
[10/29 17:18:28     25s] ** info: there are 954 modules.
[10/29 17:18:28     25s] ** info: there are 92 stdCell insts.
[10/29 17:18:28     25s] 
[10/29 17:18:28     25s] *** Memory Usage v#1 (Current mem = 680.656M, initial mem = 266.547M) ***
[10/29 17:18:28     25s] @file(par.tcl) 24: puts "init_design" 
[10/29 17:18:28     25s] init_design
[10/29 17:18:28     25s] @file(par.tcl) 25: init_design
[10/29 17:18:28     25s] Set Default Net Delay as 1000 ps.
[10/29 17:18:28     25s] Set Default Net Load as 0.5 pF. 
[10/29 17:18:28     25s] Set Default Input Pin Transition as 0.1 ps.
[10/29 17:18:28     25s] **WARN: (IMPFP-3961):	The techSite 'unithddbl' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[10/29 17:18:28     25s] Type 'man IMPFP-3961' for more detail.
[10/29 17:18:28     25s] Adjust met3 preferred direction offset from 0.34 to 0.17.
[10/29 17:18:28     25s] Adjust met4 preferred direction offset from 0.46 to 0.23.
[10/29 17:18:28     25s] Adjust met5 preferred direction offset from 1.7 to 0.17.
[10/29 17:18:28     25s] Generated pitch 3.66 in met5 is different from 3.4 defined in technology file in preferred direction.
[10/29 17:18:28     25s] Generated pitch 0.69 in met4 is different from 0.92 defined in technology file in preferred direction.
[10/29 17:18:28     25s] Generated pitch 0.61 in met3 is different from 0.68 defined in technology file in preferred direction.
[10/29 17:18:28     26s] Extraction setup Started 
[10/29 17:18:28     26s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[10/29 17:18:28     26s] **WARN: (IMPEXT-2773):	The via resistance between layers POLY and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[10/29 17:18:28     26s] Type 'man IMPEXT-2773' for more detail.
[10/29 17:18:28     26s] **WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[10/29 17:18:28     26s] Type 'man IMPEXT-2773' for more detail.
[10/29 17:18:28     26s] **WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[10/29 17:18:28     26s] Type 'man IMPEXT-2773' for more detail.
[10/29 17:18:28     26s] **WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[10/29 17:18:28     26s] Type 'man IMPEXT-2773' for more detail.
[10/29 17:18:28     26s] **WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[10/29 17:18:28     26s] Type 'man IMPEXT-2773' for more detail.
[10/29 17:18:28     26s] **WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[10/29 17:18:28     26s] Type 'man IMPEXT-2773' for more detail.
[10/29 17:18:28     26s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 12.8 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[10/29 17:18:28     26s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.125 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[10/29 17:18:28     26s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.125 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[10/29 17:18:28     26s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.047 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[10/29 17:18:28     26s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.047 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[10/29 17:18:28     26s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.0285 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[10/29 17:18:28     26s] **WARN: (IMPEXT-2773):	The via resistance between layers POLY and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[10/29 17:18:28     26s] Type 'man IMPEXT-2773' for more detail.
[10/29 17:18:28     26s] **WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[10/29 17:18:28     26s] Type 'man IMPEXT-2773' for more detail.
[10/29 17:18:28     26s] **WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[10/29 17:18:28     26s] Type 'man IMPEXT-2773' for more detail.
[10/29 17:18:28     26s] **WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[10/29 17:18:28     26s] Type 'man IMPEXT-2773' for more detail.
[10/29 17:18:28     26s] **WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[10/29 17:18:28     26s] Type 'man IMPEXT-2773' for more detail.
[10/29 17:18:28     26s] **WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[10/29 17:18:28     26s] Type 'man IMPEXT-2773' for more detail.
[10/29 17:18:28     26s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 12.8 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[10/29 17:18:28     26s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.125 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[10/29 17:18:28     26s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.125 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[10/29 17:18:28     26s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.047 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[10/29 17:18:28     26s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.047 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[10/29 17:18:28     26s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.0285 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[10/29 17:18:28     26s] Summary of Active RC-Corners : 
[10/29 17:18:28     26s]  
[10/29 17:18:28     26s]  Analysis View: ss_100C_1v60.setup_view
[10/29 17:18:28     26s]     RC-Corner Name        : ss_100C_1v60.setup_rc
[10/29 17:18:28     26s]     RC-Corner Index       : 0
[10/29 17:18:28     26s]     RC-Corner Temperature : 100 Celsius
[10/29 17:18:28     26s]     RC-Corner Cap Table   : ''
[10/29 17:18:28     26s]     RC-Corner PreRoute Res Factor         : 1
[10/29 17:18:28     26s]     RC-Corner PreRoute Cap Factor         : 1
[10/29 17:18:28     26s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[10/29 17:18:28     26s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[10/29 17:18:28     26s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[10/29 17:18:28     26s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[10/29 17:18:28     26s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[10/29 17:18:28     26s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[10/29 17:18:28     26s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[10/29 17:18:28     26s]  
[10/29 17:18:28     26s]  Analysis View: ff_n40C_1v95.hold_view
[10/29 17:18:28     26s]     RC-Corner Name        : ff_n40C_1v95.hold_rc
[10/29 17:18:28     26s]     RC-Corner Index       : 1
[10/29 17:18:28     26s]     RC-Corner Temperature : -40 Celsius
[10/29 17:18:28     26s]     RC-Corner Cap Table   : ''
[10/29 17:18:28     26s]     RC-Corner PreRoute Res Factor         : 1
[10/29 17:18:28     26s]     RC-Corner PreRoute Cap Factor         : 1
[10/29 17:18:28     26s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[10/29 17:18:28     26s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[10/29 17:18:28     26s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[10/29 17:18:28     26s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[10/29 17:18:28     26s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[10/29 17:18:28     26s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[10/29 17:18:28     26s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[10/29 17:18:28     26s] Updating RC grid for preRoute extraction ...
[10/29 17:18:28     26s] Initializing multi-corner resistance tables ...
[10/29 17:18:28     26s] *Info: initialize multi-corner CTS.
[10/29 17:18:28     26s] Reading timing constraints file '/home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab2/build/par-rundir/clock_constraints_fragment.sdc' ...
[10/29 17:18:28     26s] Current (total cpu=0:00:26.3, real=0:00:26.0, peak res=717.4M, current mem=717.4M)
[10/29 17:18:28     26s] INFO (CTE): Constraints read successfully.
[10/29 17:18:28     26s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=733.1M, current mem=733.0M)
[10/29 17:18:28     26s] Current (total cpu=0:00:26.4, real=0:00:26.0, peak res=733.1M, current mem=733.0M)
[10/29 17:18:28     26s] Reading timing constraints file '/home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab2/build/par-rundir/pin_constraints_fragment.sdc' ...
[10/29 17:18:28     26s] Current (total cpu=0:00:26.4, real=0:00:26.0, peak res=733.1M, current mem=733.1M)
[10/29 17:18:28     26s] INFO (CTE): Constraints read successfully.
[10/29 17:18:29     26s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:01.0, peak res=733.4M, current mem=733.4M)
[10/29 17:18:29     26s] Current (total cpu=0:00:26.4, real=0:00:27.0, peak res=733.4M, current mem=733.4M)
[10/29 17:18:29     26s] Reading timing constraints file '/home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab2/build/syn-rundir/fir.mapped.sdc' ...
[10/29 17:18:29     26s] Current (total cpu=0:00:26.5, real=0:00:27.0, peak res=733.4M, current mem=733.4M)
[10/29 17:18:29     26s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab2/build/syn-rundir/fir.mapped.sdc, Line 9).
[10/29 17:18:29     26s] 
[10/29 17:18:29     26s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab2/build/syn-rundir/fir.mapped.sdc, Line 10).
[10/29 17:18:29     26s] 
[10/29 17:18:29     26s] fir
[10/29 17:18:29     26s] **WARN: (TCLCMD-958):	Previously defined source objects for clock 'clk' have been overwritten. To avoid overwrite, ensure that all source objects are passed to the 'create_clock' command at once. (File /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab2/build/syn-rundir/fir.mapped.sdc, Line 15).
[10/29 17:18:29     26s] 
[10/29 17:18:29     26s] **WARN: (TCLCMD-958):	Previously defined source objects for clock 'clk' have been overwritten. To avoid overwrite, ensure that all source objects are passed to the 'create_clock' command at once. (File /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab2/build/syn-rundir/fir.mapped.sdc, Line 15).
[10/29 17:18:29     26s] 
[10/29 17:18:29     26s] **WARN: (TCLCMD-1086):	Clock group '__default_1' has already been defined with an identical specification. This assertion will be ignored. (File /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab2/build/syn-rundir/fir.mapped.sdc, Line 32).
[10/29 17:18:29     26s] 
[10/29 17:18:29     26s] **WARN: (TCLCMD-1086):	Clock group '__default_1' has already been defined with an identical specification. This assertion will be ignored. (File /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab2/build/syn-rundir/fir.mapped.sdc, Line 32).
[10/29 17:18:29     26s] 
[10/29 17:18:29     26s] INFO (CTE): Reading of timing constraints file /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab2/build/syn-rundir/fir.mapped.sdc completed, with 6 WARNING
[10/29 17:18:29     26s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=735.4M, current mem=735.4M)
[10/29 17:18:29     26s] Current (total cpu=0:00:26.5, real=0:00:27.0, peak res=735.4M, current mem=735.4M)
[10/29 17:18:29     26s] Creating Cell Server ...(0, 1, 1, 1)
[10/29 17:18:29     26s] Summary for sequential cells identification: 
[10/29 17:18:29     26s]   Identified SBFF number: 45
[10/29 17:18:29     26s]   Identified MBFF number: 0
[10/29 17:18:29     26s]   Identified SB Latch number: 0
[10/29 17:18:29     26s]   Identified MB Latch number: 0
[10/29 17:18:29     26s]   Not identified SBFF number: 0
[10/29 17:18:29     26s]   Not identified MBFF number: 0
[10/29 17:18:29     26s]   Not identified SB Latch number: 0
[10/29 17:18:29     26s]   Not identified MB Latch number: 0
[10/29 17:18:29     26s]   Number of sequential cells which are not FFs: 23
[10/29 17:18:29     26s] Total number of combinational cells: 329
[10/29 17:18:29     26s] Total number of sequential cells: 68
[10/29 17:18:29     26s] Total number of tristate cells: 13
[10/29 17:18:29     26s] Total number of level shifter cells: 7
[10/29 17:18:29     26s] Total number of power gating cells: 0
[10/29 17:18:29     26s] Total number of isolation cells: 11
[10/29 17:18:29     26s] Total number of power switch cells: 0
[10/29 17:18:29     26s] Total number of pulse generator cells: 0
[10/29 17:18:29     26s] Total number of always on buffers: 0
[10/29 17:18:29     26s] Total number of retention cells: 0
[10/29 17:18:29     26s] List of usable buffers: sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__buf_16 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__dlymetal6s2s_1
[10/29 17:18:29     26s] Total number of usable buffers: 13
[10/29 17:18:29     26s] List of unusable buffers: sky130_fd_sc_hd__probec_p_8 sky130_fd_sc_hd__probe_p_8
[10/29 17:18:29     26s] Total number of unusable buffers: 2
[10/29 17:18:29     26s] List of usable inverters: sky130_fd_sc_hd__bufinv_16 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinvlp_2 sky130_fd_sc_hd__clkinvlp_4 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__inv_16 sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__inv_8
[10/29 17:18:29     26s] Total number of usable inverters: 16
[10/29 17:18:29     26s] List of unusable inverters:
[10/29 17:18:29     26s] Total number of unusable inverters: 0
[10/29 17:18:29     26s] List of identified usable delay cells: sky130_fd_sc_hd__bufbuf_16 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s50_2[10/29 17:18:29     26s] Creating Cell Server, finished. 
[10/29 17:18:29     26s] 
 sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1
[10/29 17:18:29     26s] Total number of identified usable delay cells: 15
[10/29 17:18:29     26s] List of identified unusable delay cells:
[10/29 17:18:29     26s] Total number of identified unusable delay cells: 0
[10/29 17:18:29     26s] Deleting Cell Server ...
[10/29 17:18:29     26s] @file(par.tcl) 26: puts "read_power_intent -cpf /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab2/build/par-rundir/power_spec.cpf" 
[10/29 17:18:29     26s] read_power_intent -cpf /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab2/build/par-rundir/power_spec.cpf
[10/29 17:18:29     26s] @file(par.tcl) 27: read_power_intent -cpf /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab2/build/par-rundir/power_spec.cpf
[10/29 17:18:29     26s] Loading CPF file /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab2/build/par-rundir/power_spec.cpf ...
[10/29 17:18:29     26s] INFO: processed 18 CPF commands in 25 lines from file /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab2/build/par-rundir/power_spec.cpf, with 0 errors
[10/29 17:18:29     26s] Checking CPF file ...
[10/29 17:18:29     26s] INFO: The CPF has only one domain defined.
[10/29 17:18:29     26s] Domain-based global connection will be applied to top cell. Other domain-related CPF commands will be ignored.
[10/29 17:18:29     26s] @file(par.tcl) 28: puts "commit_power_intent" 
[10/29 17:18:29     26s] commit_power_intent
[10/29 17:18:29     26s] @file(par.tcl) 29: commit_power_intent
[10/29 17:18:29     26s] CPF_RUNTIME: clean_up_msv: cpu=0:00:00.00 real=0:00:00.00
[10/29 17:18:29     26s] CPF_RUNTIME: commit_pg_nets: cpu=0:00:00.00 real=0:00:00.00
[10/29 17:18:29     26s] CPF_RUNTIME: switchable_pg_nets: cpu=0:00:00.00 real=0:00:00.00
[10/29 17:18:29     26s] CPF_RUNTIME: virtual_ports: cpu=0:00:00.00 real=0:00:00.00
[10/29 17:18:29     26s] **WARN: (IMPCPF-980):	Power domain AO is not bound to any library. Power domain library binding is through 'update_delay_corner -power_domain' in the MMMC file viewDefinition.tcl. Please make sure that 'update_delay_corner -power_domain AO' is specified for each delay corner in the MMMC file.
[10/29 17:18:29     26s] CPF_RUNTIME: commit_power_domain: cpu=0:00:00.03 real=0:00:00.00
[10/29 17:18:29     26s] CPF_RUNTIME: assignSNetVoltages: cpu=0:00:00.03 real=0:00:00.00
[10/29 17:18:29     26s] **ERROR: (IMPMSMV-3502):	Power net VPWR is not associated with any power domain. It is probably because this power net is not specified as any domain's primary power net. You need to modify CPF to create a virtual power domain using 'create_power_domain' without -instances and -default options then specify this power net as its primary power net using 'update_power_domain'.
[10/29 17:18:29     26s] Type 'man IMPMSMV-3502' for more detail.
[10/29 17:18:29     26s] INFO: Power domain of power net VPWR is set to AO.
[10/29 17:18:29     26s] 	To fix this in IEEE1801, specify a supply_set of this power net and a ground net so that an internal power domain will be created for this power net
[10/29 17:18:29     26s] **ERROR: (IMPMSMV-3502):	Power net VPB is not associated with any power domain. It is probably because this power net is not specified as any domain's primary power net. You need to modify CPF to create a virtual power domain using 'create_power_domain' without -instances and -default options then specify this power net as its primary power net using 'update_power_domain'.
[10/29 17:18:29     26s] Type 'man IMPMSMV-3502' for more detail.
[10/29 17:18:29     26s] INFO: Power domain of power net VPB is set to AO.
[10/29 17:18:29     26s] 	To fix this in IEEE1801, specify a supply_set of this power net and a ground net so that an internal power domain will be created for this power net
[10/29 17:18:29     26s] **ERROR: (IMPMSMV-3502):	Power net vdd is not associated with any power domain. It is probably because this power net is not specified as any domain's primary power net. You need to modify CPF to create a virtual power domain using 'create_power_domain' without -instances and -default options then specify this power net as its primary power net using 'update_power_domain'.
[10/29 17:18:29     26s] Type 'man IMPMSMV-3502' for more detail.
[10/29 17:18:29     26s] INFO: Power domain of power net vdd is set to AO.
[10/29 17:18:29     26s] 	To fix this in IEEE1801, specify a supply_set of this power net and a ground net so that an internal power domain will be created for this power net
[10/29 17:18:29     26s] CPF_RUNTIME: define_low_power_cells: cpu=0:00:00.02 real=0:00:00.00
[10/29 17:18:29     26s] CPF_RUNTIME: freeTimingGraph: cpu=0:00:00.06 real=0:00:00.00
[10/29 17:18:29     26s] Current (total cpu=0:00:26.9, real=0:00:27.0, peak res=768.4M, current mem=759.4M)
[10/29 17:18:29     26s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=767.5M, current mem=767.5M)
[10/29 17:18:29     26s] Current (total cpu=0:00:26.9, real=0:00:27.0, peak res=768.4M, current mem=767.5M)
[10/29 17:18:29     26s] Current (total cpu=0:00:26.9, real=0:00:27.0, peak res=768.4M, current mem=767.5M)
[10/29 17:18:29     26s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=767.8M, current mem=767.8M)
[10/29 17:18:29     26s] Current (total cpu=0:00:27.0, real=0:00:27.0, peak res=768.4M, current mem=767.8M)
[10/29 17:18:29     26s] Current (total cpu=0:00:27.0, real=0:00:27.0, peak res=768.4M, current mem=767.8M)
[10/29 17:18:29     26s] fir
[10/29 17:18:29     27s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=768.2M, current mem=768.2M)
[10/29 17:18:29     27s] Current (total cpu=0:00:27.0, real=0:00:27.0, peak res=768.4M, current mem=768.2M)
[10/29 17:18:29     27s] CPF_RUNTIME: buildTimingGraph: cpu=0:00:00.25 real=0:00:00.00
[10/29 17:18:29     27s] CPF_RUNTIME: commit_retention: cpu=0:00:00.00 real=0:00:00.00
[10/29 17:18:29     27s] CPF_RUNTIME: applyDefaultGncRules: cpu=0:00:00.00 real=0:00:00.00
[10/29 17:18:29     27s] CPF_RUNTIME: commit_global_connect: cpu=0:00:00.00 real=0:00:00.00
[10/29 17:18:29     27s] Checking existing shifter/isolation cell for global net connection ...
[10/29 17:18:29     27s] CPF_RUNTIME: GNC_connect_existing_iso_shifter: cpu=0:00:00.00 real=0:00:00.00
[10/29 17:18:29     27s] CPF_RUNTIME: connectAlwaysOnBuf: cpu=0:00:00.00 real=0:00:00.00
[10/29 17:18:29     27s] CPF_RUNTIME: replaceWithAlwaysOnBuffer: cpu=0:00:00.00 real=0:00:00.00
[10/29 17:18:29     27s] CPF_RUNTIME: commit_iso: cpu=0:00:00.00 real=0:00:00.00
[10/29 17:18:29     27s] CPF_RUNTIME: commitEnbConn: cpu=0:00:00.00 real=0:00:00.00
[10/29 17:18:29     27s] CPF_RUNTIME: commit_shifter: cpu=0:00:00.00 real=0:00:00.00
[10/29 17:18:29     27s] CPF_RUNTIME: commit_pso: cpu=0:00:00.00 real=0:00:00.00
[10/29 17:18:29     27s] Creating Cell Server ...(0, 1, 1, 1)
[10/29 17:18:29     27s] Summary for sequential cells identification: 
[10/29 17:18:29     27s]   Identified SBFF number: 45
[10/29 17:18:29     27s]   Identified MBFF number: 0
[10/29 17:18:29     27s]   Identified SB Latch number: 0
[10/29 17:18:29     27s]   Identified MB Latch number: 0
[10/29 17:18:29     27s]   Not identified SBFF number: 0
[10/29 17:18:29     27s]   Not identified MBFF number: 0
[10/29 17:18:29     27s]   Not identified SB Latch number: 0
[10/29 17:18:29     27s]   Not identified MB Latch number: 0
[10/29 17:18:29     27s]   Number of sequential cells which are not FFs: 23
[10/29 17:18:29     27s] Total number of combinational cells: 319
[10/29 17:18:29     27s] Total number of sequential cells: 68
[10/29 17:18:29     27s] Total number of tristate cells: 13
[10/29 17:18:29     27s] Total number of level shifter cells: 7
[10/29 17:18:29     27s] Total number of power gating cells: 0
[10/29 17:18:29     27s] Total number of isolation cells: 0
[10/29 17:18:29     27s] Total number of power switch cells: 0
[10/29 17:18:29     27s] Total number of pulse generator cells: 0
[10/29 17:18:29     27s] Total number of always on buffers: 10
[10/29 17:18:29     27s] Total number of retention cells: 0
[10/29 17:18:29     27s] List of usable buffers: sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__buf_16 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__dlymetal6s2s_1
[10/29 17:18:29     27s] Total number of usable buffers: 13
[10/29 17:18:29     27s] List of unusable buffers: sky130_fd_sc_hd__probec_p_8 sky130_fd_sc_hd__probe_p_8
[10/29 17:18:29     27s] Total number of unusable buffers: 2
[10/29 17:18:29     27s] List of usable inverters: sky130_fd_sc_hd__bufinv_16 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinvlp_2 sky130_fd_sc_hd__clkinvlp_4 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__inv_16 sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__inv_8
[10/29 17:18:29     27s] Total number of usable inverters: 16
[10/29 17:18:29     27s] List of unusable inverters:
[10/29 17:18:29     27s] Total number of unusable inverters: 0
[10/29 17:18:29     27s] List of identified usable delay cells: sky130_fd_sc_hd__bufbuf_16 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1
[10/29 17:18:29     27s] Total number of identified usable delay cells: 15
[10/29 17:18:29     27s] List of identified unusable delay cells:[10/29 17:18:29     27s] Creating Cell Server, finished. 
[10/29 17:18:29     27s] 

[10/29 17:18:29     27s] Total number of identified unusable delay cells: 0
[10/29 17:18:29     27s] Deleting Cell Server ...
[10/29 17:18:29     27s] -noImplicitRules false                     # bool, default=false, private
[10/29 17:18:29     27s] No isolation cell in libraries.
[10/29 17:18:29     27s] No level shifter cell in libraries.
[10/29 17:18:29     27s] @file(par.tcl) 30: puts "set_db design_flow_effort standard" 
[10/29 17:18:29     27s] set_db design_flow_effort standard
[10/29 17:18:29     27s] @file(par.tcl) 31: set_db design_flow_effort standard
[10/29 17:18:29     27s] 
[10/29 17:18:29     27s] @file(par.tcl) 33: puts "set_dont_use \[get_db lib_cells */*sdf*\]"
[10/29 17:18:29     27s] set_dont_use [get_db lib_cells */*sdf*]
[10/29 17:18:29     27s] @file(par.tcl) 34: if { [get_db lib_cells */*sdf*] ne "" } {
[10/29 17:18:29     27s]     set_dont_use [get_db lib_cells */*sdf*]
[10/29 17:18:29     27s] } else {
[10/29 17:18:29     27s]     puts "WARNING: cell */*sdf* was not found for set_dont_use"
[10/29 17:18:29     27s] }
[10/29 17:18:29     27s] @file(par.tcl) 41: puts "set_dont_use \[get_db lib_cells */sky130_fd_sc_hd__probe_p_*\]"
[10/29 17:18:29     27s] set_dont_use [get_db lib_cells */sky130_fd_sc_hd__probe_p_*]
[10/29 17:18:29     27s] @file(par.tcl) 42: if { [get_db lib_cells */sky130_fd_sc_hd__probe_p_*] ne "" } {
[10/29 17:18:29     27s]     set_dont_use [get_db lib_cells */sky130_fd_sc_hd__probe_p_*]
[10/29 17:18:29     27s] } else {
[10/29 17:18:29     27s]     puts "WARNING: cell */sky130_fd_sc_hd__probe_p_* was not found for set_dont_use"
[10/29 17:18:29     27s] }
[10/29 17:18:29     27s] @file(par.tcl) 49: puts "set_dont_use \[get_db lib_cells */sky130_fd_sc_hd__probec_p_*\]"
[10/29 17:18:29     27s] set_dont_use [get_db lib_cells */sky130_fd_sc_hd__probec_p_*]
[10/29 17:18:29     27s] @file(par.tcl) 50: if { [get_db lib_cells */sky130_fd_sc_hd__probec_p_*] ne "" } {
[10/29 17:18:29     27s]     set_dont_use [get_db lib_cells */sky130_fd_sc_hd__probec_p_*]
[10/29 17:18:29     27s] } else {
[10/29 17:18:29     27s]     puts "WARNING: cell */sky130_fd_sc_hd__probec_p_* was not found for set_dont_use"
[10/29 17:18:29     27s] }
[10/29 17:18:29     27s] @file(par.tcl) 56: puts "write_db pre_sky130_innovus_settings" 
[10/29 17:18:29     27s] write_db pre_sky130_innovus_settings
[10/29 17:18:29     27s] @file(par.tcl) 57: write_db pre_sky130_innovus_settings
[10/29 17:18:29     27s] #% Begin write_db save design ... (date=10/29 17:18:29, mem=769.6M)
[10/29 17:18:29     27s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/29 17:18:29     27s] % Begin Save ccopt configuration ... (date=10/29 17:18:29, mem=770.0M)
[10/29 17:18:29     27s] % End Save ccopt configuration ... (date=10/29 17:18:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=771.4M, current mem=771.4M)
[10/29 17:18:29     27s] % Begin Save netlist data ... (date=10/29 17:18:29, mem=771.4M)
[10/29 17:18:29     27s] Writing Binary DB to pre_sky130_innovus_settings/fir.v.bin in multi-threaded mode...
[10/29 17:18:29     27s] % End Save netlist data ... (date=10/29 17:18:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=776.7M, current mem=776.7M)
[10/29 17:18:29     27s] Saving symbol-table file in separate thread ...
[10/29 17:18:29     27s] Saving congestion map file in separate thread ...
[10/29 17:18:29     27s] Saving congestion map file pre_sky130_innovus_settings/fir.route.congmap.gz ...
[10/29 17:18:29     27s] % Begin Save AAE data ... (date=10/29 17:18:29, mem=777.6M)
[10/29 17:18:29     27s] Saving AAE Data ...
[10/29 17:18:29     27s] % End Save AAE data ... (date=10/29 17:18:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=777.6M, current mem=777.6M)
[10/29 17:18:29     27s] % Begin Save clock tree data ... (date=10/29 17:18:29, mem=777.9M)
[10/29 17:18:29     27s] % End Save clock tree data ... (date=10/29 17:18:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=777.9M, current mem=777.9M)
[10/29 17:18:29     27s] Saving preference file pre_sky130_innovus_settings/gui.pref.tcl ...
[10/29 17:18:29     27s] Saving mode setting ...
[10/29 17:18:29     27s] 2023/10/29 17:18:29 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:18:29     27s] 2023/10/29 17:18:29 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:18:29     27s] 2023/10/29 17:18:29 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:18:29     27s] 2023/10/29 17:18:29 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:18:30     27s] Saving root attributes to be loaded post write_db ...
[10/29 17:18:30     27s] Saving global file ...
[10/29 17:18:30     27s] Saving root attributes to be loaded previous write_db ...
[10/29 17:18:30     27s] 2023/10/29 17:18:30 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:18:30     27s] 2023/10/29 17:18:30 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:18:30     27s] Saving Drc markers ...
[10/29 17:18:30     27s] ... No Drc file written since there is no markers found.
[10/29 17:18:30     27s] % Begin Save routing data ... (date=10/29 17:18:30, mem=779.5M)
[10/29 17:18:30     27s] Saving route file ...
[10/29 17:18:30     27s] 2023/10/29 17:18:30 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:18:30     27s] 2023/10/29 17:18:30 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:18:30     27s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=880.0M) ***
[10/29 17:18:30     27s] % End Save routing data ... (date=10/29 17:18:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=786.3M, current mem=786.3M)
[10/29 17:18:30     27s] Saving floorplan file in separate thread ...
[10/29 17:18:30     27s] Saving PG Conn file in separate thread ...
[10/29 17:18:30     27s] Saving placement file in separate thread ...
[10/29 17:18:30     27s] ** Saving stdCellPlacement_binary (version# 2) ...
[10/29 17:18:30     27s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=888.0M) ***
[10/29 17:18:31     27s] 2023/10/29 17:18:31 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:18:31     27s] 2023/10/29 17:18:31 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:18:31     27s] TAT_INFO: ::saveFPlan REAL = 1 : CPU = 0 : MEM = 0.
[10/29 17:18:31     27s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[10/29 17:18:31     27s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[10/29 17:18:31     27s] Saving property file pre_sky130_innovus_settings/fir.prop
[10/29 17:18:31     27s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=888.0M) ***
[10/29 17:18:31     27s] % Begin Save power constraints data ... (date=10/29 17:18:31, mem=790.6M)
[10/29 17:18:31     27s] % End Save power constraints data ... (date=10/29 17:18:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=790.6M, current mem=790.6M)
[10/29 17:18:31     27s] Saving CPF database ...
[10/29 17:18:31     27s] *** End saving CPF database: cpu=0:00:00.01 real=0:00:00.00 ***
[10/29 17:18:33     28s] Generated self-contained design pre_sky130_innovus_settings
[10/29 17:18:33     28s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/29 17:18:33     28s] #% End write_db save design ... (date=10/29 17:18:33, total cpu=0:00:01.2, real=0:00:04.0, peak res=792.0M, current mem=786.4M)
[10/29 17:18:33     28s] *** Message Summary: 0 warning(s), 0 error(s)
[10/29 17:18:33     28s] 
[10/29 17:18:33     28s] @file(par.tcl) 58: puts "ln -sfn pre_sky130_innovus_settings latest" 
[10/29 17:18:33     28s] ln -sfn pre_sky130_innovus_settings latest
[10/29 17:18:33     28s] @file(par.tcl) 59: ln -sfn pre_sky130_innovus_settings latest
[10/29 17:18:33     28s] @file(par.tcl) 66: set_db place_global_place_io_pins  true
[10/29 17:18:33     28s] @file(par.tcl) 68: set_db opt_honor_fences true
[10/29 17:18:33     28s] @file(par.tcl) 69: set_db place_detail_dpt_flow true
[10/29 17:18:33     28s] **WARN: (IMPSP-510):	There is no SAMEMASK rule defined in the libraries. The option '-place_detail_dpt_flow' is set to false 
[10/29 17:18:33     28s] @file(par.tcl) 70: set_db place_detail_color_aware_legal true
[10/29 17:18:33     28s] **WARN: (IMPSP-510):	There is no SAMEMASK rule defined in the libraries. The option '-place_detail_color_aware_legal' is set to false 
[10/29 17:18:33     28s] @file(par.tcl) 71: set_db place_global_solver_effort high
[10/29 17:18:33     28s] @file(par.tcl) 72: set_db place_detail_check_cut_spacing true
[10/29 17:18:33     28s] @file(par.tcl) 73: set_db place_global_cong_effort high
[10/29 17:18:33     28s] @file(par.tcl) 80: set_db opt_fix_fanout_load true
[10/29 17:18:33     28s] @file(par.tcl) 81: set_db opt_clock_gate_aware false
[10/29 17:18:33     28s] @file(par.tcl) 82: set_db opt_area_recovery true
[10/29 17:18:33     28s] @file(par.tcl) 83: set_db opt_post_route_area_reclaim setup_aware
[10/29 17:18:33     28s] @file(par.tcl) 84: set_db opt_fix_hold_verbose true
[10/29 17:18:33     28s] @file(par.tcl) 90: set_db cts_target_skew 0.03
[10/29 17:18:33     28s] @file(par.tcl) 91: set_db cts_max_fanout 10
[10/29 17:18:33     28s] @file(par.tcl) 93: set_db opt_setup_target_slack 0.10
[10/29 17:18:33     28s] @file(par.tcl) 94: set_db opt_hold_target_slack 0.10
[10/29 17:18:33     28s] @file(par.tcl) 100: set_db route_design_antenna_diode_insertion 1
[10/29 17:18:33     28s] @file(par.tcl) 101: set_db route_design_antenna_cell_name "sky130_fd_sc_hd__diode_2"
[10/29 17:18:33     28s] @file(par.tcl) 103: set_db route_design_high_freq_search_repair true
[10/29 17:18:33     28s] @file(par.tcl) 104: set_db route_design_detail_post_route_spread_wire true
[10/29 17:18:33     28s] @file(par.tcl) 105: set_db route_design_with_si_driven true
[10/29 17:18:33     28s] @file(par.tcl) 106: set_db route_design_with_timing_driven true
[10/29 17:18:33     28s] @file(par.tcl) 107: set_db route_design_concurrent_minimize_via_count_effort high
[10/29 17:18:33     28s] @file(par.tcl) 108: set_db opt_consider_routing_congestion true
[10/29 17:18:33     28s] @file(par.tcl) 109: set_db route_design_detail_use_multi_cut_via_effort medium
[10/29 17:18:33     28s] @file(par.tcl) 113: set_db floorplan_snap_die_grid manufacturing
[10/29 17:18:33     28s] @file(par.tcl) 115: puts "write_db pre_floorplan_design" 
[10/29 17:18:33     28s] write_db pre_floorplan_design
[10/29 17:18:33     28s] @file(par.tcl) 116: write_db pre_floorplan_design
[10/29 17:18:33     28s] #% Begin write_db save design ... (date=10/29 17:18:33, mem=787.3M)
[10/29 17:18:33     28s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/29 17:18:33     28s] % Begin Save ccopt configuration ... (date=10/29 17:18:33, mem=787.4M)
[10/29 17:18:33     28s] % End Save ccopt configuration ... (date=10/29 17:18:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=787.9M, current mem=787.9M)
[10/29 17:18:33     28s] % Begin Save netlist data ... (date=10/29 17:18:33, mem=787.9M)
[10/29 17:18:33     28s] Writing Binary DB to pre_floorplan_design/fir.v.bin in multi-threaded mode...
[10/29 17:18:33     28s] % End Save netlist data ... (date=10/29 17:18:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=796.5M, current mem=796.5M)
[10/29 17:18:33     28s] Saving symbol-table file in separate thread ...
[10/29 17:18:33     28s] Saving congestion map file in separate thread ...
[10/29 17:18:33     28s] Saving congestion map file pre_floorplan_design/fir.route.congmap.gz ...
[10/29 17:18:33     28s] % Begin Save AAE data ... (date=10/29 17:18:33, mem=797.0M)
[10/29 17:18:33     28s] Saving AAE Data ...
[10/29 17:18:33     28s] % End Save AAE data ... (date=10/29 17:18:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=797.0M, current mem=797.0M)
[10/29 17:18:33     28s] % Begin Save clock tree data ... (date=10/29 17:18:33, mem=797.0M)
[10/29 17:18:33     28s] % End Save clock tree data ... (date=10/29 17:18:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=797.0M, current mem=797.0M)
[10/29 17:18:33     28s] Saving preference file pre_floorplan_design/gui.pref.tcl ...
[10/29 17:18:33     28s] Saving mode setting ...
[10/29 17:18:33     28s] 2023/10/29 17:18:33 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:18:33     28s] 2023/10/29 17:18:33 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:18:33     28s] 2023/10/29 17:18:33 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:18:33     28s] 2023/10/29 17:18:33 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:18:33     28s] Saving root attributes to be loaded post write_db ...
[10/29 17:18:33     28s] Saving global file ...
[10/29 17:18:33     28s] Saving root attributes to be loaded previous write_db ...
[10/29 17:18:34     28s] 2023/10/29 17:18:34 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:18:34     28s] 2023/10/29 17:18:34 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:18:34     28s] Saving Drc markers ...
[10/29 17:18:34     28s] ... No Drc file written since there is no markers found.
[10/29 17:18:34     28s] % Begin Save routing data ... (date=10/29 17:18:34, mem=797.7M)
[10/29 17:18:34     28s] Saving route file ...
[10/29 17:18:34     28s] 2023/10/29 17:18:34 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:18:34     28s] 2023/10/29 17:18:34 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:18:34     28s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=921.2M) ***
[10/29 17:18:34     28s] % End Save routing data ... (date=10/29 17:18:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=798.7M, current mem=798.7M)
[10/29 17:18:34     28s] Saving floorplan file in separate thread ...
[10/29 17:18:34     28s] Saving PG Conn file in separate thread ...
[10/29 17:18:34     28s] Saving placement file in separate thread ...
[10/29 17:18:34     28s] ** Saving stdCellPlacement_binary (version# 2) ...
[10/29 17:18:34     28s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=929.2M) ***
[10/29 17:18:34     28s] 2023/10/29 17:18:34 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:18:34     28s] 2023/10/29 17:18:34 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:18:34     28s] TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
[10/29 17:18:34     28s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[10/29 17:18:34     28s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[10/29 17:18:34     28s] Saving property file pre_floorplan_design/fir.prop
[10/29 17:18:34     28s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=929.2M) ***
[10/29 17:18:34     28s] % Begin Save power constraints data ... (date=10/29 17:18:34, mem=799.5M)
[10/29 17:18:34     28s] % End Save power constraints data ... (date=10/29 17:18:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=799.5M, current mem=799.5M)
[10/29 17:18:34     29s] Saving CPF database ...
[10/29 17:18:34     29s] *** End saving CPF database: cpu=0:00:00.00 real=0:00:00.00 ***
[10/29 17:18:36     29s] Generated self-contained design pre_floorplan_design
[10/29 17:18:36     29s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/29 17:18:36     29s] #% End write_db save design ... (date=10/29 17:18:36, total cpu=0:00:01.2, real=0:00:03.0, peak res=799.5M, current mem=790.9M)
[10/29 17:18:36     29s] *** Message Summary: 0 warning(s), 0 error(s)
[10/29 17:18:36     29s] 
[10/29 17:18:36     29s] @file(par.tcl) 117: puts "ln -sfn pre_floorplan_design latest" 
[10/29 17:18:36     29s] ln -sfn pre_floorplan_design latest
[10/29 17:18:36     29s] @file(par.tcl) 118: ln -sfn pre_floorplan_design latest
[10/29 17:18:36     29s] @file(par.tcl) 119: puts "source -echo -verbose /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab2/build/par-rundir/floorplan.tcl" 
[10/29 17:18:36     29s] source -echo -verbose /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab2/build/par-rundir/floorplan.tcl
[10/29 17:18:36     29s] @file(par.tcl) 120: source -echo -verbose /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab2/build/par-rundir/floorplan.tcl
[10/29 17:18:36     29s] #@ Begin verbose source /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab2/build/par-rundir/floorplan.tcl
[10/29 17:18:36     29s] @file(floorplan.tcl) 8: create_floorplan -core_margins_by die -flip f -die_size_by_io_height max -site unithd -die_size { 4000 4000 10 10 10 10 }
[10/29 17:18:36     29s] Adjust met3 preferred direction offset from 0.34 to 0.17.
[10/29 17:18:36     29s] Adjust met4 preferred direction offset from 0.46 to 0.23.
[10/29 17:18:36     29s] Adjust met5 preferred direction offset from 1.7 to 0.17.
[10/29 17:18:36     29s] Generated pitch 3.66 in met5 is different from 3.4 defined in technology file in preferred direction.
[10/29 17:18:36     29s] Generated pitch 0.69 in met4 is different from 0.92 defined in technology file in preferred direction.
[10/29 17:18:36     29s] Generated pitch 0.61 in met3 is different from 0.68 defined in technology file in preferred direction.
[10/29 17:18:36     29s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current create_floorplan objects are automatically derived based on specified new create_floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[10/29 17:18:36     29s] #@ End verbose source /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab2/build/par-rundir/floorplan.tcl
[10/29 17:18:36     29s] @file(par.tcl) 121: puts "write_db pre_place_bumps" 
[10/29 17:18:36     29s] write_db pre_place_bumps
[10/29 17:18:36     29s] @file(par.tcl) 122: write_db pre_place_bumps
[10/29 17:18:36     29s] #% Begin write_db save design ... (date=10/29 17:18:36, mem=791.2M)
[10/29 17:18:36     29s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/29 17:18:36     29s] % Begin Save ccopt configuration ... (date=10/29 17:18:36, mem=791.3M)
[10/29 17:18:37     29s] % End Save ccopt configuration ... (date=10/29 17:18:36, total cpu=0:00:00.0, real=0:00:01.0, peak res=791.3M, current mem=791.3M)
[10/29 17:18:37     29s] % Begin Save netlist data ... (date=10/29 17:18:37, mem=791.3M)
[10/29 17:18:37     29s] Writing Binary DB to pre_place_bumps/fir.v.bin in multi-threaded mode...
[10/29 17:18:37     29s] % End Save netlist data ... (date=10/29 17:18:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=802.0M, current mem=802.0M)
[10/29 17:18:37     29s] Saving symbol-table file in separate thread ...
[10/29 17:18:37     29s] Saving congestion map file in separate thread ...
[10/29 17:18:37     29s] Saving congestion map file pre_place_bumps/fir.route.congmap.gz ...
[10/29 17:18:37     29s] % Begin Save AAE data ... (date=10/29 17:18:37, mem=802.2M)
[10/29 17:18:37     29s] Saving AAE Data ...
[10/29 17:18:37     29s] % End Save AAE data ... (date=10/29 17:18:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=802.2M, current mem=802.2M)
[10/29 17:18:37     29s] % Begin Save clock tree data ... (date=10/29 17:18:37, mem=802.2M)
[10/29 17:18:37     29s] 2023/10/29 17:18:37 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:18:37     29s] 2023/10/29 17:18:37 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:18:37     29s] 2023/10/29 17:18:37 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:18:37     29s] 2023/10/29 17:18:37 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:18:37     29s] % End Save clock tree data ... (date=10/29 17:18:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=802.2M, current mem=802.2M)
[10/29 17:18:37     29s] Saving preference file pre_place_bumps/gui.pref.tcl ...
[10/29 17:18:37     29s] Saving mode setting ...
[10/29 17:18:37     29s] Saving root attributes to be loaded post write_db ...
[10/29 17:18:37     30s] Saving global file ...
[10/29 17:18:37     30s] Saving root attributes to be loaded previous write_db ...
[10/29 17:18:37     30s] 2023/10/29 17:18:37 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:18:37     30s] 2023/10/29 17:18:37 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:18:37     30s] Saving Drc markers ...
[10/29 17:18:37     30s] ... No Drc file written since there is no markers found.
[10/29 17:18:38     30s] % Begin Save routing data ... (date=10/29 17:18:37, mem=802.5M)
[10/29 17:18:38     30s] Saving route file ...
[10/29 17:18:38     30s] 2023/10/29 17:18:38 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:18:38     30s] 2023/10/29 17:18:38 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:18:38     30s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=941.2M) ***
[10/29 17:18:38     30s] % End Save routing data ... (date=10/29 17:18:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=803.4M, current mem=803.4M)
[10/29 17:18:38     30s] Saving floorplan file in separate thread ...
[10/29 17:18:38     30s] Saving PG Conn file in separate thread ...
[10/29 17:18:38     30s] Saving placement file in separate thread ...
[10/29 17:18:38     30s] ** Saving stdCellPlacement_binary (version# 2) ...
[10/29 17:18:38     30s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=949.2M) ***
[10/29 17:18:38     30s] 2023/10/29 17:18:38 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:18:38     30s] 2023/10/29 17:18:38 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:18:38     30s] TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
[10/29 17:18:38     30s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[10/29 17:18:38     30s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[10/29 17:18:38     30s] Saving property file pre_place_bumps/fir.prop
[10/29 17:18:38     30s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=949.2M) ***
[10/29 17:18:38     30s] % Begin Save power constraints data ... (date=10/29 17:18:38, mem=804.0M)
[10/29 17:18:38     30s] % End Save power constraints data ... (date=10/29 17:18:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=804.0M, current mem=804.0M)
[10/29 17:18:38     30s] Saving CPF database ...
[10/29 17:18:38     30s] *** End saving CPF database: cpu=0:00:00.01 real=0:00:00.00 ***
[10/29 17:18:40     31s] Generated self-contained design pre_place_bumps
[10/29 17:18:40     31s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/29 17:18:40     31s] #% End write_db save design ... (date=10/29 17:18:40, total cpu=0:00:01.5, real=0:00:04.0, peak res=804.0M, current mem=793.7M)
[10/29 17:18:40     31s] *** Message Summary: 0 warning(s), 0 error(s)
[10/29 17:18:40     31s] 
[10/29 17:18:40     31s] @file(par.tcl) 123: puts "ln -sfn pre_place_bumps latest" 
[10/29 17:18:40     31s] ln -sfn pre_place_bumps latest
[10/29 17:18:40     31s] @file(par.tcl) 124: ln -sfn pre_place_bumps latest
[10/29 17:18:40     31s] @file(par.tcl) 125: puts "write_db pre_sky130_add_endcaps" 
[10/29 17:18:40     31s] write_db pre_sky130_add_endcaps
[10/29 17:18:40     31s] @file(par.tcl) 126: write_db pre_sky130_add_endcaps
[10/29 17:18:40     31s] #% Begin write_db save design ... (date=10/29 17:18:40, mem=793.7M)
[10/29 17:18:40     31s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/29 17:18:40     31s] % Begin Save ccopt configuration ... (date=10/29 17:18:40, mem=793.7M)
[10/29 17:18:40     31s] % End Save ccopt configuration ... (date=10/29 17:18:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=793.7M, current mem=793.7M)
[10/29 17:18:40     31s] % Begin Save netlist data ... (date=10/29 17:18:40, mem=793.7M)
[10/29 17:18:40     31s] Writing Binary DB to pre_sky130_add_endcaps/fir.v.bin in multi-threaded mode...
[10/29 17:18:40     31s] % End Save netlist data ... (date=10/29 17:18:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=806.5M, current mem=806.5M)
[10/29 17:18:40     31s] Saving symbol-table file in separate thread ...
[10/29 17:18:40     31s] Saving congestion map file in separate thread ...
[10/29 17:18:40     31s] Saving congestion map file pre_sky130_add_endcaps/fir.route.congmap.gz ...
[10/29 17:18:40     31s] % Begin Save AAE data ... (date=10/29 17:18:40, mem=806.6M)
[10/29 17:18:40     31s] Saving AAE Data ...
[10/29 17:18:40     31s] % End Save AAE data ... (date=10/29 17:18:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=806.6M, current mem=806.6M)
[10/29 17:18:40     31s] % Begin Save clock tree data ... (date=10/29 17:18:40, mem=806.6M)
[10/29 17:18:41     31s] 2023/10/29 17:18:41 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:18:41     31s] 2023/10/29 17:18:41 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:18:41     31s] % End Save clock tree data ... (date=10/29 17:18:40, total cpu=0:00:00.0, real=0:00:01.0, peak res=806.6M, current mem=806.6M)
[10/29 17:18:41     31s] 2023/10/29 17:18:41 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:18:41     31s] 2023/10/29 17:18:41 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:18:41     31s] Saving preference file pre_sky130_add_endcaps/gui.pref.tcl ...
[10/29 17:18:41     31s] Saving mode setting ...
[10/29 17:18:41     31s] Saving root attributes to be loaded post write_db ...
[10/29 17:18:41     31s] Saving global file ...
[10/29 17:18:41     31s] Saving root attributes to be loaded previous write_db ...
[10/29 17:18:41     31s] 2023/10/29 17:18:41 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:18:41     31s] 2023/10/29 17:18:41 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:18:41     31s] Saving Drc markers ...
[10/29 17:18:41     31s] ... No Drc file written since there is no markers found.
[10/29 17:18:41     31s] % Begin Save routing data ... (date=10/29 17:18:41, mem=806.8M)
[10/29 17:18:41     31s] Saving route file ...
[10/29 17:18:41     31s] 2023/10/29 17:18:41 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:18:41     31s] 2023/10/29 17:18:41 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:18:42     31s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=959.2M) ***
[10/29 17:18:42     31s] % End Save routing data ... (date=10/29 17:18:42, total cpu=0:00:00.0, real=0:00:01.0, peak res=807.6M, current mem=807.6M)
[10/29 17:18:42     31s] Saving floorplan file in separate thread ...
[10/29 17:18:42     31s] Saving PG Conn file in separate thread ...
[10/29 17:18:42     31s] Saving placement file in separate thread ...
[10/29 17:18:42     31s] ** Saving stdCellPlacement_binary (version# 2) ...
[10/29 17:18:42     31s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=967.2M) ***
[10/29 17:18:42     31s] 2023/10/29 17:18:42 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:18:42     31s] 2023/10/29 17:18:42 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:18:42     31s] TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
[10/29 17:18:42     31s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[10/29 17:18:42     31s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[10/29 17:18:42     31s] Saving property file pre_sky130_add_endcaps/fir.prop
[10/29 17:18:42     31s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=967.2M) ***
[10/29 17:18:42     31s] % Begin Save power constraints data ... (date=10/29 17:18:42, mem=808.7M)
[10/29 17:18:42     31s] % End Save power constraints data ... (date=10/29 17:18:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=808.7M, current mem=808.7M)
[10/29 17:18:42     31s] Saving CPF database ...
[10/29 17:18:42     31s] *** End saving CPF database: cpu=0:00:00.00 real=0:00:00.00 ***
[10/29 17:18:44     32s] Generated self-contained design pre_sky130_add_endcaps
[10/29 17:18:44     32s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/29 17:18:44     32s] #% End write_db save design ... (date=10/29 17:18:44, total cpu=0:00:01.4, real=0:00:04.0, peak res=810.4M, current mem=795.8M)
[10/29 17:18:44     32s] *** Message Summary: 0 warning(s), 0 error(s)
[10/29 17:18:44     32s] 
[10/29 17:18:44     32s] @file(par.tcl) 127: puts "ln -sfn pre_sky130_add_endcaps latest" 
[10/29 17:18:44     32s] ln -sfn pre_sky130_add_endcaps latest
[10/29 17:18:44     32s] @file(par.tcl) 128: ln -sfn pre_sky130_add_endcaps latest
[10/29 17:18:44     32s] @file(par.tcl) 130: set_db add_endcaps_boundary_tap     true
[10/29 17:18:44     32s] @file(par.tcl) 131: set_db add_endcaps_left_edge        sky130_fd_sc_hd__tap_1
[10/29 17:18:44     32s] @file(par.tcl) 132: set_db add_endcaps_right_edge       sky130_fd_sc_hd__tap_1
[10/29 17:18:44     32s] @file(par.tcl) 133: add_endcaps
[10/29 17:18:44     32s] OPERPROF: Starting DPlace-Init at level 1, MEM:945.2M
[10/29 17:18:44     32s] #spOpts: N=130 VtWidth cut2cut 
[10/29 17:18:44     32s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:949.2M
[10/29 17:18:44     32s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:949.2M
[10/29 17:18:44     32s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:949.2M
[10/29 17:18:44     32s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:949.2M
[10/29 17:18:44     32s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:950.2M
[10/29 17:18:44     32s] Core basic site is unithd
[10/29 17:18:44     32s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:954.7M
[10/29 17:18:44     32s] SiteArray: one-level site array dimensions = 1463 x 8652
[10/29 17:18:44     32s] SiteArray: use 50,631,504 bytes
[10/29 17:18:44     32s] SiteArray: current memory after site array memory allocatiion 1010.7M
[10/29 17:18:44     32s] SiteArray: FP blocked sites are writable
[10/29 17:18:44     32s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:1010.7M
[10/29 17:18:44     32s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.000, MEM:1010.7M
[10/29 17:18:44     32s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:1010.7M
[10/29 17:18:44     32s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.157, REAL:0.158, MEM:1010.7M
[10/29 17:18:44     32s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:1010.7M
[10/29 17:18:44     32s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:1010.7M
[10/29 17:18:44     32s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:1010.7M
[10/29 17:18:44     32s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:1010.7M
[10/29 17:18:44     32s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.228, REAL:0.230, MEM:1010.7M
[10/29 17:18:44     32s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:1010.7M
[10/29 17:18:44     32s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.000, REAL:0.001, MEM:1010.7M
[10/29 17:18:44     32s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:1010.7M
[10/29 17:18:44     32s] OPERPROF:           Starting RoutingBlockageAnalysis at level 6, MEM:1010.7M
[10/29 17:18:44     32s] Estimated cell power/ground rail width = 0.340 um
[10/29 17:18:44     32s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[10/29 17:18:44     32s] Mark StBox On SiteArr starts
[10/29 17:18:44     32s] Mark StBox On SiteArr ends
[10/29 17:18:44     32s] OPERPROF:           Finished RoutingBlockageAnalysis at level 6, CPU:0.016, REAL:0.016, MEM:1010.7M
[10/29 17:18:44     32s] spiAuditVddOnBottomForRows for llg="default" starts
[10/29 17:18:44     33s] spiAuditVddOnBottomForRows ends
[10/29 17:18:44     33s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:0.024, REAL:0.023, MEM:1018.7M
[10/29 17:18:44     33s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:1018.7M
[10/29 17:18:45     33s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.020, REAL:0.020, MEM:1018.7M
[10/29 17:18:45     33s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:0.335, REAL:0.338, MEM:1018.7M
[10/29 17:18:45     33s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1018.7M
[10/29 17:18:45     33s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.009, REAL:0.010, MEM:1018.7M
[10/29 17:18:45     33s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1018.7M
[10/29 17:18:45     33s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.036, REAL:0.036, MEM:1018.7M
[10/29 17:18:45     33s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1018.7M
[10/29 17:18:45     33s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.000, MEM:1018.7M
[10/29 17:18:45     33s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.516, REAL:0.521, MEM:1018.7M
[10/29 17:18:45     33s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.516, REAL:0.522, MEM:1018.7M
[10/29 17:18:45     33s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1018.7M
[10/29 17:18:45     33s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1018.7M
[10/29 17:18:45     33s] [CPU] DPlace-Init (cpu=0:00:00.5, real=0:00:01.0, mem=1018.7MB).
[10/29 17:18:45     33s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.532, REAL:0.538, MEM:1018.7M
[10/29 17:18:45     33s] OPERPROF: Starting ECCreateSitePattern at level 1, MEM:1018.7M
[10/29 17:18:45     33s] OPERPROF: Finished ECCreateSitePattern at level 1, CPU:0.046, REAL:0.046, MEM:1033.7M
[10/29 17:18:45     33s] Minimum row-size in sites for endcap insertion = 3.
[10/29 17:18:45     33s] Minimum number of sites for row blockage       = 1.
[10/29 17:18:45     33s] OPERPROF: Starting DB-Batch-Applying-GNC-RULES at level 1, MEM:1033.7M
[10/29 17:18:45     33s] Inserted 1463 pre-endcap <sky130_fd_sc_hd__tap_1> cells (prefix ENDCAP_AO).
[10/29 17:18:45     33s] Inserted 1463 post-endcap <sky130_fd_sc_hd__tap_1> cells (prefix ENDCAP_AO).
[10/29 17:18:45     33s] For 2926 new insts, *** Applied 8 GNC rules (cpu = 0:00:00.0)
[10/29 17:18:45     33s] OPERPROF: Finished DB-Batch-Applying-GNC-RULES at level 1, CPU:0.003, REAL:0.003, MEM:1033.7M
[10/29 17:18:45     33s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1033.7M
[10/29 17:18:45     33s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.023, REAL:0.024, MEM:1033.7M
[10/29 17:18:45     33s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1033.7M
[10/29 17:18:45     33s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1033.7M
[10/29 17:18:45     33s] @file(par.tcl) 135: puts "write_db pre_place_tap_cells" 
[10/29 17:18:45     33s] write_db pre_place_tap_cells
[10/29 17:18:45     33s] @file(par.tcl) 136: write_db pre_place_tap_cells
[10/29 17:18:45     33s] #% Begin write_db save design ... (date=10/29 17:18:45, mem=871.6M)
[10/29 17:18:45     33s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/29 17:18:45     33s] % Begin Save ccopt configuration ... (date=10/29 17:18:45, mem=871.7M)
[10/29 17:18:45     33s] % End Save ccopt configuration ... (date=10/29 17:18:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=871.7M, current mem=871.7M)
[10/29 17:18:45     33s] % Begin Save netlist data ... (date=10/29 17:18:45, mem=871.7M)
[10/29 17:18:45     33s] Writing Binary DB to pre_place_tap_cells/fir.v.bin in multi-threaded mode...
[10/29 17:18:45     33s] % End Save netlist data ... (date=10/29 17:18:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=878.6M, current mem=878.1M)
[10/29 17:18:45     33s] Saving symbol-table file in separate thread ...
[10/29 17:18:45     33s] Saving congestion map file in separate thread ...
[10/29 17:18:45     33s] Saving congestion map file pre_place_tap_cells/fir.route.congmap.gz ...
[10/29 17:18:45     33s] % Begin Save AAE data ... (date=10/29 17:18:45, mem=878.1M)
[10/29 17:18:45     33s] Saving AAE Data ...
[10/29 17:18:45     33s] % End Save AAE data ... (date=10/29 17:18:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=878.1M, current mem=878.1M)
[10/29 17:18:45     33s] % Begin Save clock tree data ... (date=10/29 17:18:45, mem=878.2M)
[10/29 17:18:45     33s] 2023/10/29 17:18:45 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:18:45     33s] 2023/10/29 17:18:45 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:18:45     33s] 2023/10/29 17:18:45 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:18:45     33s] 2023/10/29 17:18:45 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:18:45     33s] % End Save clock tree data ... (date=10/29 17:18:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=878.2M, current mem=878.2M)
[10/29 17:18:45     33s] Saving preference file pre_place_tap_cells/gui.pref.tcl ...
[10/29 17:18:45     33s] Saving mode setting ...
[10/29 17:18:45     33s] Saving root attributes to be loaded post write_db ...
[10/29 17:18:45     33s] Saving global file ...
[10/29 17:18:45     33s] Saving root attributes to be loaded previous write_db ...
[10/29 17:18:46     33s] 2023/10/29 17:18:46 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:18:46     33s] 2023/10/29 17:18:46 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:18:46     33s] Saving Drc markers ...
[10/29 17:18:46     33s] ... No Drc file written since there is no markers found.
[10/29 17:18:46     33s] % Begin Save routing data ... (date=10/29 17:18:46, mem=878.2M)
[10/29 17:18:46     33s] Saving route file ...
[10/29 17:18:46     33s] 2023/10/29 17:18:46 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:18:46     33s] 2023/10/29 17:18:46 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:18:46     33s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1056.7M) ***
[10/29 17:18:46     34s] % End Save routing data ... (date=10/29 17:18:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=879.2M, current mem=879.2M)
[10/29 17:18:46     34s] Saving floorplan file in separate thread ...
[10/29 17:18:46     34s] Saving PG Conn file in separate thread ...
[10/29 17:18:46     34s] Saving placement file in separate thread ...
[10/29 17:18:46     34s] ** Saving stdCellPlacement_binary (version# 2) ...
[10/29 17:18:46     34s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1072.7M) ***
[10/29 17:18:46     34s] 2023/10/29 17:18:46 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:18:46     34s] 2023/10/29 17:18:46 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:18:46     34s] TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
[10/29 17:18:46     34s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[10/29 17:18:46     34s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[10/29 17:18:46     34s] Saving property file pre_place_tap_cells/fir.prop
[10/29 17:18:46     34s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1072.7M) ***
[10/29 17:18:46     34s] % Begin Save power constraints data ... (date=10/29 17:18:46, mem=880.3M)
[10/29 17:18:47     34s] % End Save power constraints data ... (date=10/29 17:18:47, total cpu=0:00:00.0, real=0:00:01.0, peak res=880.3M, current mem=880.3M)
[10/29 17:18:47     34s] Saving CPF database ...
[10/29 17:18:47     34s] *** End saving CPF database: cpu=0:00:00.01 real=0:00:00.00 ***
[10/29 17:18:49     34s] Generated self-contained design pre_place_tap_cells
[10/29 17:18:49     34s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/29 17:18:49     34s] #% End write_db save design ... (date=10/29 17:18:49, total cpu=0:00:01.4, real=0:00:04.0, peak res=880.3M, current mem=822.3M)
[10/29 17:18:49     34s] *** Message Summary: 0 warning(s), 0 error(s)
[10/29 17:18:49     34s] 
[10/29 17:18:49     34s] @file(par.tcl) 137: puts "ln -sfn pre_place_tap_cells latest" 
[10/29 17:18:49     34s] ln -sfn pre_place_tap_cells latest
[10/29 17:18:49     34s] @file(par.tcl) 138: ln -sfn pre_place_tap_cells latest
[10/29 17:18:49     34s] @file(par.tcl) 139: set_db add_well_taps_cell sky130_fd_sc_hd__tapvpwrvgnd_1
[10/29 17:18:49     34s] @file(par.tcl) 140: add_well_taps -cell_interval 15.0 -in_row_offset 5.0
[10/29 17:18:49     34s] OPERPROF: Starting DPlace-Init at level 1, MEM:1049.7M
[10/29 17:18:49     34s] #spOpts: N=130 VtWidth mergeVia=F cut2cut 
[10/29 17:18:49     34s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1049.7M
[10/29 17:18:49     34s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1049.7M
[10/29 17:18:49     34s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1049.7M
[10/29 17:18:49     34s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1049.7M
[10/29 17:18:49     34s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:1049.7M
[10/29 17:18:49     34s] Core basic site is unithd
[10/29 17:18:49     34s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:1049.7M
[10/29 17:18:49     34s] SiteArray: one-level site array dimensions = 1463 x 8652
[10/29 17:18:49     34s] SiteArray: use 50,631,504 bytes
[10/29 17:18:49     34s] SiteArray: current memory after site array memory allocatiion 1051.7M
[10/29 17:18:49     34s] SiteArray: FP blocked sites are writable
[10/29 17:18:49     34s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:1051.7M
[10/29 17:18:49     34s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.000, MEM:1051.7M
[10/29 17:18:49     34s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:1051.7M
[10/29 17:18:49     35s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.160, REAL:0.162, MEM:1051.7M
[10/29 17:18:49     35s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:1051.7M
[10/29 17:18:49     35s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:1051.7M
[10/29 17:18:49     35s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:1051.7M
[10/29 17:18:49     35s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:1051.7M
[10/29 17:18:49     35s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.231, REAL:0.233, MEM:1051.7M
[10/29 17:18:49     35s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:1051.7M
[10/29 17:18:49     35s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.000, REAL:0.000, MEM:1051.7M
[10/29 17:18:49     35s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:1051.7M
[10/29 17:18:49     35s] OPERPROF:           Starting RoutingBlockageAnalysis at level 6, MEM:1051.7M
[10/29 17:18:49     35s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[10/29 17:18:49     35s] Mark StBox On SiteArr starts
[10/29 17:18:49     35s] Mark StBox On SiteArr ends
[10/29 17:18:49     35s] OPERPROF:           Finished RoutingBlockageAnalysis at level 6, CPU:0.000, REAL:0.001, MEM:1051.7M
[10/29 17:18:49     35s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:0.001, REAL:0.001, MEM:1051.7M
[10/29 17:18:49     35s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:1051.7M
[10/29 17:18:49     35s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.036, REAL:0.036, MEM:1051.7M
[10/29 17:18:49     35s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:0.333, REAL:0.338, MEM:1051.7M
[10/29 17:18:49     35s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1051.7M
[10/29 17:18:49     35s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.013, REAL:0.013, MEM:1051.7M
[10/29 17:18:49     35s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1051.7M
[10/29 17:18:49     35s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.035, REAL:0.035, MEM:1051.7M
[10/29 17:18:49     35s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1051.7M
[10/29 17:18:49     35s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.006, REAL:0.007, MEM:1051.7M
[10/29 17:18:49     35s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.472, REAL:0.478, MEM:1051.7M
[10/29 17:18:49     35s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.472, REAL:0.478, MEM:1051.7M
[10/29 17:18:49     35s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1051.7M
[10/29 17:18:49     35s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1051.7M
[10/29 17:18:49     35s] [CPU] DPlace-Init (cpu=0:00:00.5, real=0:00:00.0, mem=1051.7MB).
[10/29 17:18:49     35s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.484, REAL:0.490, MEM:1051.7M
[10/29 17:18:49     35s] **WARN: (IMPSP-5134):	Setting cellInterval to 14.720 (microns) as a multiple of cell sky130_fd_sc_hd__tapvpwrvgnd_1's techSite 'unithd' width of 0.460 microns
[10/29 17:18:49     35s] Type 'man IMPSP-5134' for more detail.
[10/29 17:18:49     35s] **WARN: (IMPSP-5134):	Setting inRowOffset to 4.600 (microns) as a multiple of cell sky130_fd_sc_hd__tapvpwrvgnd_1's techSite 'unithd' width of 0.460 microns
[10/29 17:18:49     35s] Type 'man IMPSP-5134' for more detail.
[10/29 17:18:57     43s] For 396473 new insts, *** Applied 8 GNC rules (cpu = 0:00:00.2)
[10/29 17:18:57     43s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1296.7M
[10/29 17:18:57     43s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.030, REAL:0.030, MEM:1296.7M
[10/29 17:18:58     43s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1296.7M
[10/29 17:18:58     43s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1296.7M
[10/29 17:18:58     43s] Inserted 396473 well-taps <sky130_fd_sc_hd__tapvpwrvgnd_1> cells (prefix WELLTAP_AO).
[10/29 17:18:58     43s] @file(par.tcl) 141: puts "write_db pre_sky130_connect_nets" 
[10/29 17:18:58     43s] write_db pre_sky130_connect_nets
[10/29 17:18:58     43s] @file(par.tcl) 142: write_db pre_sky130_connect_nets
[10/29 17:18:58     43s] #% Begin write_db save design ... (date=10/29 17:18:58, mem=1119.0M)
[10/29 17:18:58     43s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/29 17:18:58     43s] % Begin Save ccopt configuration ... (date=10/29 17:18:58, mem=1119.0M)
[10/29 17:18:58     43s] % End Save ccopt configuration ... (date=10/29 17:18:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=1119.0M, current mem=1119.0M)
[10/29 17:18:58     43s] % Begin Save netlist data ... (date=10/29 17:18:58, mem=1119.0M)
[10/29 17:18:58     43s] Writing Binary DB to pre_sky130_connect_nets/fir.v.bin in multi-threaded mode...
[10/29 17:18:58     43s] % End Save netlist data ... (date=10/29 17:18:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=1131.1M, current mem=1128.7M)
[10/29 17:18:58     43s] Saving symbol-table file in separate thread ...
[10/29 17:18:58     43s] Saving congestion map file in separate thread ...
[10/29 17:18:58     43s] Saving congestion map file pre_sky130_connect_nets/fir.route.congmap.gz ...
[10/29 17:18:58     43s] % Begin Save AAE data ... (date=10/29 17:18:58, mem=1128.8M)
[10/29 17:18:58     43s] Saving AAE Data ...
[10/29 17:18:58     43s] % End Save AAE data ... (date=10/29 17:18:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=1128.8M, current mem=1128.8M)
[10/29 17:18:58     43s] % Begin Save clock tree data ... (date=10/29 17:18:58, mem=1128.8M)
[10/29 17:18:58     44s] 2023/10/29 17:18:58 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:18:58     44s] 2023/10/29 17:18:58 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:18:58     44s] 2023/10/29 17:18:58 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:18:58     44s] 2023/10/29 17:18:58 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:18:58     44s] % End Save clock tree data ... (date=10/29 17:18:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=1128.8M, current mem=1128.8M)
[10/29 17:18:58     44s] Saving preference file pre_sky130_connect_nets/gui.pref.tcl ...
[10/29 17:18:58     44s] Saving mode setting ...
[10/29 17:18:58     44s] Saving root attributes to be loaded post write_db ...
[10/29 17:18:58     44s] Saving global file ...
[10/29 17:18:58     44s] Saving root attributes to be loaded previous write_db ...
[10/29 17:18:59     44s] 2023/10/29 17:18:59 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:18:59     44s] 2023/10/29 17:18:59 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:18:59     44s] Saving Drc markers ...
[10/29 17:18:59     44s] ... No Drc file written since there is no markers found.
[10/29 17:18:59     44s] % Begin Save routing data ... (date=10/29 17:18:59, mem=1128.9M)
[10/29 17:18:59     44s] Saving route file ...
[10/29 17:18:59     44s] 2023/10/29 17:18:59 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:18:59     44s] 2023/10/29 17:18:59 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:18:59     44s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1312.7M) ***
[10/29 17:18:59     44s] % End Save routing data ... (date=10/29 17:18:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=1129.0M, current mem=1129.0M)
[10/29 17:18:59     44s] Saving floorplan file in separate thread ...
[10/29 17:18:59     44s] Saving PG Conn file in separate thread ...
[10/29 17:18:59     44s] Saving placement file in separate thread ...
[10/29 17:18:59     44s] ** Saving stdCellPlacement_binary (version# 2) ...
[10/29 17:18:59     44s] 2023/10/29 17:18:59 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:18:59     44s] 2023/10/29 17:18:59 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:18:59     44s] *** Completed savePlace (cpu=0:00:00.2 real=0:00:00.0 mem=1328.7M) ***
[10/29 17:18:59     44s] TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
[10/29 17:18:59     44s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[10/29 17:18:59     44s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[10/29 17:18:59     44s] Saving property file pre_sky130_connect_nets/fir.prop
[10/29 17:19:00     44s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:01.0 mem=1328.7M) ***
[10/29 17:19:00     44s] % Begin Save power constraints data ... (date=10/29 17:19:00, mem=1131.7M)
[10/29 17:19:00     44s] % End Save power constraints data ... (date=10/29 17:19:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1131.7M, current mem=1131.7M)
[10/29 17:19:00     44s] Saving CPF database ...
[10/29 17:19:00     44s] *** End saving CPF database: cpu=0:00:00.01 real=0:00:00.00 ***
[10/29 17:19:02     45s] Generated self-contained design pre_sky130_connect_nets
[10/29 17:19:02     45s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/29 17:19:02     45s] #% End write_db save design ... (date=10/29 17:19:02, total cpu=0:00:01.9, real=0:00:04.0, peak res=1133.2M, current mem=1013.7M)
[10/29 17:19:02     45s] *** Message Summary: 0 warning(s), 0 error(s)
[10/29 17:19:02     45s] 
[10/29 17:19:02     45s] @file(par.tcl) 143: puts "ln -sfn pre_sky130_connect_nets latest" 
[10/29 17:19:02     45s] ln -sfn pre_sky130_connect_nets latest
[10/29 17:19:02     45s] @file(par.tcl) 144: ln -sfn pre_sky130_connect_nets latest
[10/29 17:19:02     45s] @file(par.tcl) 145: connect_global_net VDD -type pg_pin -pin_base_name VPWR -all -auto_tie -netlist_override
[10/29 17:19:02     45s] @file(par.tcl) 146: connect_global_net VDD -type net    -net_base_name VPWR -all -netlist_override
[10/29 17:19:02     45s] @file(par.tcl) 147: connect_global_net VDD -type pg_pin -pin_base_name VPB -all -auto_tie -netlist_override
[10/29 17:19:02     45s] @file(par.tcl) 148: connect_global_net VDD -type net    -net_base_name VPB -all -netlist_override
[10/29 17:19:02     45s] @file(par.tcl) 149: connect_global_net VDD -type pg_pin -pin_base_name vdd -all -auto_tie -netlist_override
[10/29 17:19:02     45s] @file(par.tcl) 150: connect_global_net VDD -type net    -net_base_name vdd -all -netlist_override
[10/29 17:19:02     45s] @file(par.tcl) 151: connect_global_net VSS -type pg_pin -pin_base_name VGND -all -auto_tie -netlist_override
[10/29 17:19:02     45s] @file(par.tcl) 152: connect_global_net VSS -type net    -net_base_name VGND -all -netlist_override
[10/29 17:19:02     45s] @file(par.tcl) 153: connect_global_net VSS -type pg_pin -pin_base_name VNB -all -auto_tie -netlist_override
[10/29 17:19:02     45s] @file(par.tcl) 154: connect_global_net VSS -type net    -net_base_name VNB -all -netlist_override
[10/29 17:19:02     45s] @file(par.tcl) 155: connect_global_net VSS -type pg_pin -pin_base_name vss -all -auto_tie -netlist_override
[10/29 17:19:02     45s] @file(par.tcl) 156: connect_global_net VSS -type net    -net_base_name vss -all -netlist_override
[10/29 17:19:02     45s] @file(par.tcl) 157: puts "write_db pre_power_straps" 
[10/29 17:19:02     45s] write_db pre_power_straps
[10/29 17:19:02     45s] @file(par.tcl) 158: write_db pre_power_straps
[10/29 17:19:02     45s] #% Begin write_db save design ... (date=10/29 17:19:02, mem=1013.7M)
[10/29 17:19:02     45s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/29 17:19:02     45s] % Begin Save ccopt configuration ... (date=10/29 17:19:02, mem=1013.7M)
[10/29 17:19:02     46s] % End Save ccopt configuration ... (date=10/29 17:19:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=1013.8M, current mem=1013.8M)
[10/29 17:19:02     46s] % Begin Save netlist data ... (date=10/29 17:19:02, mem=1013.8M)
[10/29 17:19:02     46s] Writing Binary DB to pre_power_straps/fir.v.bin in multi-threaded mode...
[10/29 17:19:02     46s] % End Save netlist data ... (date=10/29 17:19:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=1017.9M, current mem=1017.9M)
[10/29 17:19:02     46s] Saving symbol-table file in separate thread ...
[10/29 17:19:02     46s] Saving congestion map file in separate thread ...
[10/29 17:19:02     46s] Saving congestion map file pre_power_straps/fir.route.congmap.gz ...
[10/29 17:19:02     46s] % Begin Save AAE data ... (date=10/29 17:19:02, mem=1017.9M)
[10/29 17:19:02     46s] Saving AAE Data ...
[10/29 17:19:02     46s] % End Save AAE data ... (date=10/29 17:19:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=1017.9M, current mem=1017.9M)
[10/29 17:19:02     46s] % Begin Save clock tree data ... (date=10/29 17:19:02, mem=1017.9M)
[10/29 17:19:02     46s] % End Save clock tree data ... (date=10/29 17:19:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=1017.9M, current mem=1017.9M)
[10/29 17:19:02     46s] 2023/10/29 17:19:02 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:19:02     46s] 2023/10/29 17:19:02 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:19:02     46s] 2023/10/29 17:19:02 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:19:02     46s] 2023/10/29 17:19:02 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:19:02     46s] Saving preference file pre_power_straps/gui.pref.tcl ...
[10/29 17:19:02     46s] Saving mode setting ...
[10/29 17:19:02     46s] Saving root attributes to be loaded post write_db ...
[10/29 17:19:03     46s] Saving global file ...
[10/29 17:19:03     46s] Saving root attributes to be loaded previous write_db ...
[10/29 17:19:03     46s] 2023/10/29 17:19:03 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:19:03     46s] 2023/10/29 17:19:03 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:19:03     46s] Saving Drc markers ...
[10/29 17:19:03     46s] ... No Drc file written since there is no markers found.
[10/29 17:19:03     46s] % Begin Save routing data ... (date=10/29 17:19:03, mem=1018.0M)
[10/29 17:19:03     46s] Saving route file ...
[10/29 17:19:03     46s] 2023/10/29 17:19:03 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:19:03     46s] 2023/10/29 17:19:03 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:19:03     46s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1330.7M) ***
[10/29 17:19:03     46s] % End Save routing data ... (date=10/29 17:19:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1018.8M, current mem=1018.8M)
[10/29 17:19:03     46s] Saving floorplan file in separate thread ...
[10/29 17:19:03     46s] Saving PG Conn file in separate thread ...
[10/29 17:19:03     46s] Saving placement file in separate thread ...
[10/29 17:19:03     46s] ** Saving stdCellPlacement_binary (version# 2) ...
[10/29 17:19:04     46s] 2023/10/29 17:19:04 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:19:04     46s] 2023/10/29 17:19:04 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:19:04     46s] *** Completed savePlace (cpu=0:00:00.2 real=0:00:01.0 mem=1346.7M) ***
[10/29 17:19:04     47s] TAT_INFO: ::saveFPlan REAL = 1 : CPU = 0 : MEM = 0.
[10/29 17:19:04     47s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[10/29 17:19:04     47s] TAT_INFO: ::savePlace REAL = 1 : CPU = 0 : MEM = 0.
[10/29 17:19:04     47s] Saving property file pre_power_straps/fir.prop
[10/29 17:19:04     47s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1346.7M) ***
[10/29 17:19:04     47s] % Begin Save power constraints data ... (date=10/29 17:19:04, mem=1022.1M)
[10/29 17:19:04     47s] % End Save power constraints data ... (date=10/29 17:19:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=1022.1M, current mem=1022.1M)
[10/29 17:19:04     47s] Saving CPF database ...
[10/29 17:19:04     47s] *** End saving CPF database: cpu=0:00:00.01 real=0:00:00.00 ***
[10/29 17:19:06     47s] Generated self-contained design pre_power_straps
[10/29 17:19:06     47s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/29 17:19:06     47s] #% End write_db save design ... (date=10/29 17:19:06, total cpu=0:00:01.9, real=0:00:04.0, peak res=1022.1M, current mem=1012.0M)
[10/29 17:19:06     47s] *** Message Summary: 0 warning(s), 0 error(s)
[10/29 17:19:06     47s] 
[10/29 17:19:06     47s] @file(par.tcl) 159: puts "ln -sfn pre_power_straps latest" 
[10/29 17:19:06     47s] ln -sfn pre_power_straps latest
[10/29 17:19:06     47s] @file(par.tcl) 160: ln -sfn pre_power_straps latest
[10/29 17:19:06     47s] @file(par.tcl) 161: puts "source -echo -verbose /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab2/build/par-rundir/power_straps.tcl" 
[10/29 17:19:06     47s] source -echo -verbose /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab2/build/par-rundir/power_straps.tcl
[10/29 17:19:06     47s] @file(par.tcl) 162: source -echo -verbose /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab2/build/par-rundir/power_straps.tcl
[10/29 17:19:06     47s] #@ Begin verbose source /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab2/build/par-rundir/power_straps.tcl
[10/29 17:19:06     47s] @file(power_straps.tcl) 10: reset_db -category add_stripes
[10/29 17:19:06     47s] @file(power_straps.tcl) 11: set_db add_stripes_stacked_via_bottom_layer met1
[10/29 17:19:06     47s] @file(power_straps.tcl) 12: set_db add_stripes_stacked_via_top_layer met1
[10/29 17:19:06     47s] @file(power_straps.tcl) 13: set_db add_stripes_spacing_from_block 2.000
[10/29 17:19:06     47s] Global stripes will break 2.000000 user units from obstructed blocks.
[10/29 17:19:06     47s] @file(power_straps.tcl) 14: add_stripes -pin_layer met1 -layer met1 -over_pins 1 -master "sky130_fd_sc_hd__tapvpwrvgnd_1" -block_ring_bottom_layer_limit met1 -block_ring_top_layer_limit met1 -pad_core_ring_bottom_layer_limit met1 -pad_core_ring_top_layer_limit met1 -direction horizontal -width pin_width -nets { VSS VDD }
[10/29 17:19:06     47s] #% Begin add_stripes (date=10/29 17:19:06, mem=1012.1M)
[10/29 17:19:06     47s] 
[10/29 17:19:06     47s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_1' was increased to (14.600 10.000) (15.060 12.960) because pins or obstructions were outside the original block boundary.
[10/29 17:19:06     47s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_2' was increased to (29.320 10.000) (29.780 12.960) because pins or obstructions were outside the original block boundary.
[10/29 17:19:06     47s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_3' was increased to (44.040 10.000) (44.500 12.960) because pins or obstructions were outside the original block boundary.
[10/29 17:19:06     47s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_4' was increased to (58.760 10.000) (59.220 12.960) because pins or obstructions were outside the original block boundary.
[10/29 17:19:06     47s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_5' was increased to (73.480 10.000) (73.940 12.960) because pins or obstructions were outside the original block boundary.
[10/29 17:19:06     47s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_6' was increased to (88.200 10.000) (88.660 12.960) because pins or obstructions were outside the original block boundary.
[10/29 17:19:06     47s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_7' was increased to (102.920 10.000) (103.380 12.960) because pins or obstructions were outside the original block boundary.
[10/29 17:19:06     47s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_8' was increased to (117.640 10.000) (118.100 12.960) because pins or obstructions were outside the original block boundary.
[10/29 17:19:06     47s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_9' was increased to (132.360 10.000) (132.820 12.960) because pins or obstructions were outside the original block boundary.
[10/29 17:19:06     47s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_10' was increased to (147.080 10.000) (147.540 12.960) because pins or obstructions were outside the original block boundary.
[10/29 17:19:06     47s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_11' was increased to (161.800 10.000) (162.260 12.960) because pins or obstructions were outside the original block boundary.
[10/29 17:19:06     47s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_12' was increased to (176.520 10.000) (176.980 12.960) because pins or obstructions were outside the original block boundary.
[10/29 17:19:06     47s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_13' was increased to (191.240 10.000) (191.700 12.960) because pins or obstructions were outside the original block boundary.
[10/29 17:19:06     47s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_14' was increased to (205.960 10.000) (206.420 12.960) because pins or obstructions were outside the original block boundary.
[10/29 17:19:06     47s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_15' was increased to (220.680 10.000) (221.140 12.960) because pins or obstructions were outside the original block boundary.
[10/29 17:19:06     47s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_16' was increased to (235.400 10.000) (235.860 12.960) because pins or obstructions were outside the original block boundary.
[10/29 17:19:06     47s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_17' was increased to (250.120 10.000) (250.580 12.960) because pins or obstructions were outside the original block boundary.
[10/29 17:19:06     47s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_18' was increased to (264.840 10.000) (265.300 12.960) because pins or obstructions were outside the original block boundary.
[10/29 17:19:06     47s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_19' was increased to (279.560 10.000) (280.020 12.960) because pins or obstructions were outside the original block boundary.
[10/29 17:19:06     47s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_20' was increased to (294.280 10.000) (294.740 12.960) because pins or obstructions were outside the original block boundary.
[10/29 17:19:06     47s] **WARN: (EMS-27):	Message (IMPPP-133) has exceeded the current message display limit of 20.
[10/29 17:19:06     47s] To increase the message display limit, refer to the product command reference manual.
[10/29 17:19:13     54s] Starting stripe generation ...
[10/29 17:19:13     54s] Non-Default Mode Option Settings :
[10/29 17:19:13     54s]   -spacing_from_block  2.00 
[10/29 17:19:16     57s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[10/29 17:19:16     57s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[10/29 17:19:47     88s] Stripe generation is complete.
[10/29 17:19:47     88s] add_stripes created 1464 wires.
[10/29 17:19:47     88s] ViaGen created 0 via, deleted 0 via to avoid violation.
[10/29 17:19:47     88s] +--------+----------------+----------------+
[10/29 17:19:47     88s] |  Layer |     Created    |     Deleted    |
[10/29 17:19:47     88s] +--------+----------------+----------------+
[10/29 17:19:47     88s] |  met1  |      1464      |       NA       |
[10/29 17:19:47     88s] +--------+----------------+----------------+
[10/29 17:19:48     89s] #% End add_stripes (date=10/29 17:19:48, total cpu=0:00:41.6, real=0:00:42.0, peak res=1965.0M, current mem=1965.0M)
[10/29 17:19:48     89s] @file(power_straps.tcl) 18: reset_db -category add_stripes
[10/29 17:19:48     89s] @file(power_straps.tcl) 19: set_db add_stripes_stacked_via_top_layer met2
[10/29 17:19:48     89s] @file(power_straps.tcl) 20: set_db add_stripes_stacked_via_bottom_layer met1
[10/29 17:19:48     89s] @file(power_straps.tcl) 21: set_db add_stripes_trim_antenna_back_to_shape {stripe}
[10/29 17:19:48     89s] The power planner will set stripe antenna targets to stripe.
[10/29 17:19:48     89s] @file(power_straps.tcl) 22: set_db add_stripes_spacing_from_block 4.000
[10/29 17:19:48     89s] Global stripes will break 4.000000 user units from obstructed blocks.
[10/29 17:19:48     89s] @file(power_straps.tcl) 23: add_stripes -create_pins 0 -block_ring_bottom_layer_limit met2 -block_ring_top_layer_limit met1 -direction vertical -layer met2 -nets {VSS VDD} -pad_core_ring_bottom_layer_limit met1 -set_to_set_distance 119.60 -spacing 0.42 -switch_layer_over_obs 0 -width 2.80 -area [get_db designs .core_bbox] -start [expr [lindex [lindex [get_db designs .core_bbox] 0] 0] + 5.04]
[10/29 17:19:48     89s] #% Begin add_stripes (date=10/29 17:19:48, mem=1965.0M)
[10/29 17:19:48     89s] 
[10/29 17:19:48     89s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_396201' was increased to (3974.280 3983.920) (3974.740 3986.880) because pins or obstructions were outside the original block boundary.
[10/29 17:19:48     89s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_395931' was increased to (3989.000 3981.200) (3989.460 3984.160) because pins or obstructions were outside the original block boundary.
[10/29 17:19:48     89s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_395930' was increased to (3974.280 3981.200) (3974.740 3984.160) because pins or obstructions were outside the original block boundary.
[10/29 17:19:48     89s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_395660' was increased to (3989.000 3978.480) (3989.460 3981.440) because pins or obstructions were outside the original block boundary.
[10/29 17:19:48     89s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_395659' was increased to (3974.280 3978.480) (3974.740 3981.440) because pins or obstructions were outside the original block boundary.
[10/29 17:19:48     89s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_395389' was increased to (3989.000 3975.760) (3989.460 3978.720) because pins or obstructions were outside the original block boundary.
[10/29 17:19:48     89s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_395388' was increased to (3974.280 3975.760) (3974.740 3978.720) because pins or obstructions were outside the original block boundary.
[10/29 17:19:48     89s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_395118' was increased to (3989.000 3973.040) (3989.460 3976.000) because pins or obstructions were outside the original block boundary.
[10/29 17:19:48     89s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_395117' was increased to (3974.280 3973.040) (3974.740 3976.000) because pins or obstructions were outside the original block boundary.
[10/29 17:19:48     89s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_394847' was increased to (3989.000 3970.320) (3989.460 3973.280) because pins or obstructions were outside the original block boundary.
[10/29 17:19:48     89s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_394846' was increased to (3974.280 3970.320) (3974.740 3973.280) because pins or obstructions were outside the original block boundary.
[10/29 17:19:48     89s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_AO_2926' was increased to (3989.460 3986.640) (3989.920 3989.600) because pins or obstructions were outside the original block boundary.
[10/29 17:19:48     89s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_AO_2924' was increased to (3989.460 3983.920) (3989.920 3986.880) because pins or obstructions were outside the original block boundary.
[10/29 17:19:48     89s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_AO_2922' was increased to (3989.460 3981.200) (3989.920 3984.160) because pins or obstructions were outside the original block boundary.
[10/29 17:19:48     89s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_AO_2920' was increased to (3989.460 3978.480) (3989.920 3981.440) because pins or obstructions were outside the original block boundary.
[10/29 17:19:48     89s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_AO_2918' was increased to (3989.460 3975.760) (3989.920 3978.720) because pins or obstructions were outside the original block boundary.
[10/29 17:19:48     89s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_AO_2916' was increased to (3989.460 3973.040) (3989.920 3976.000) because pins or obstructions were outside the original block boundary.
[10/29 17:19:48     89s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_AO_2914' was increased to (3989.460 3970.320) (3989.920 3973.280) because pins or obstructions were outside the original block boundary.
[10/29 17:19:48     89s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_396202' was increased to (3989.000 3983.920) (3989.460 3986.880) because pins or obstructions were outside the original block boundary.
[10/29 17:19:48     89s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_396472' was increased to (3974.280 3986.640) (3974.740 3989.600) because pins or obstructions were outside the original block boundary.
[10/29 17:19:48     89s] **WARN: (EMS-27):	Message (IMPPP-133) has exceeded the current message display limit of 20.
[10/29 17:19:48     89s] To increase the message display limit, refer to the product command reference manual.
[10/29 17:19:52     93s] Starting stripe generation ...
[10/29 17:19:52     93s] Non-Default Mode Option Settings :
[10/29 17:19:52     93s]   -spacing_from_block  4.00 
[10/29 17:19:52     93s]   -trim_antenna_back_to_shape   stripe
[10/29 17:19:52     93s]   -trim_antenna_max_distance  0.00
[10/29 17:19:53     94s] Multi-CPU acceleration using 4 CPU(s).
[10/29 17:19:55     95s] Stripe generation is complete.
[10/29 17:19:55     95s] vias are now being generated.
[10/29 17:19:55     95s] Multi-CPU acceleration using 4 CPU(s).
[10/29 17:19:55     96s] Multi-CPU acceleration using 4 CPU(s).
[10/29 17:19:56     96s] Multi-CPU acceleration using 4 CPU(s).
[10/29 17:19:56     96s] Multi-CPU acceleration using 4 CPU(s).
[10/29 17:19:57     96s] add_stripes created 68 wires.
[10/29 17:19:57     96s] ViaGen created 49776 vias, deleted 0 via to avoid violation.
[10/29 17:19:57     96s] +--------+----------------+----------------+
[10/29 17:19:57     96s] |  Layer |     Created    |     Deleted    |
[10/29 17:19:57     96s] +--------+----------------+----------------+
[10/29 17:19:57     96s] |   via  |      49776     |        0       |
[10/29 17:19:57     96s] |  met2  |       68       |       NA       |
[10/29 17:19:57     96s] +--------+----------------+----------------+
[10/29 17:19:57     97s] #% End add_stripes (date=10/29 17:19:57, total cpu=0:00:07.7, real=0:00:09.0, peak res=1965.3M, current mem=1965.2M)
[10/29 17:19:57     97s] @file(power_straps.tcl) 27: reset_db -category add_stripes
[10/29 17:19:57     97s] @file(power_straps.tcl) 28: set_db add_stripes_stacked_via_top_layer met3
[10/29 17:19:57     97s] @file(power_straps.tcl) 29: set_db add_stripes_stacked_via_bottom_layer met2
[10/29 17:19:57     97s] @file(power_straps.tcl) 30: set_db add_stripes_trim_antenna_back_to_shape {stripe}
[10/29 17:19:57     97s] The power planner will set stripe antenna targets to stripe.
[10/29 17:19:57     97s] @file(power_straps.tcl) 31: set_db add_stripes_spacing_from_block 2.000
[10/29 17:19:57     97s] Global stripes will break 2.000000 user units from obstructed blocks.
[10/29 17:19:57     97s] @file(power_straps.tcl) 32: add_stripes -create_pins 0 -block_ring_bottom_layer_limit met3 -block_ring_top_layer_limit met2 -direction horizontal -layer met3 -nets {VSS VDD} -pad_core_ring_bottom_layer_limit met2 -set_to_set_distance 88.40 -spacing 1.10 -switch_layer_over_obs 0 -width 3.66 -area [get_db designs .core_bbox] -start [expr [lindex [lindex [get_db designs .core_bbox] 0] 1] + 7.69]
[10/29 17:19:57     97s] #% Begin add_stripes (date=10/29 17:19:57, mem=1965.2M)
[10/29 17:19:57     97s] 
[10/29 17:20:00     99s] Starting stripe generation ...
[10/29 17:20:00     99s] Non-Default Mode Option Settings :
[10/29 17:20:00     99s]   -spacing_from_block  2.00 
[10/29 17:20:00     99s]   -trim_antenna_back_to_shape   stripe
[10/29 17:20:00     99s]   -trim_antenna_max_distance  0.00
[10/29 17:20:00     99s] Multi-CPU acceleration using 4 CPU(s).
[10/29 17:20:01    100s] Stripe generation is complete.
[10/29 17:20:01    100s] vias are now being generated.
[10/29 17:20:01    100s] Multi-CPU acceleration using 4 CPU(s).
[10/29 17:20:01    100s] Multi-CPU acceleration using 4 CPU(s).
[10/29 17:20:01    101s] Multi-CPU acceleration using 4 CPU(s).
[10/29 17:20:02    101s] Multi-CPU acceleration using 4 CPU(s).
[10/29 17:20:02    101s] add_stripes created 90 wires.
[10/29 17:20:02    101s] ViaGen created 3060 vias, deleted 0 via to avoid violation.
[10/29 17:20:02    101s] +--------+----------------+----------------+
[10/29 17:20:02    101s] |  Layer |     Created    |     Deleted    |
[10/29 17:20:02    101s] +--------+----------------+----------------+
[10/29 17:20:02    101s] |  via2  |      3060      |        0       |
[10/29 17:20:02    101s] |  met3  |       90       |       NA       |
[10/29 17:20:02    101s] +--------+----------------+----------------+
[10/29 17:20:02    101s] #% End add_stripes (date=10/29 17:20:02, total cpu=0:00:04.5, real=0:00:05.0, peak res=1966.7M, current mem=1965.2M)
[10/29 17:20:02    101s] @file(power_straps.tcl) 36: reset_db -category add_stripes
[10/29 17:20:02    101s] @file(power_straps.tcl) 37: set_db add_stripes_stacked_via_top_layer met4
[10/29 17:20:02    101s] @file(power_straps.tcl) 38: set_db add_stripes_stacked_via_bottom_layer met3
[10/29 17:20:02    101s] @file(power_straps.tcl) 39: set_db add_stripes_trim_antenna_back_to_shape {stripe}
[10/29 17:20:02    101s] The power planner will set stripe antenna targets to stripe.
[10/29 17:20:02    101s] @file(power_straps.tcl) 40: set_db add_stripes_spacing_from_block 2.000
[10/29 17:20:02    101s] Global stripes will break 2.000000 user units from obstructed blocks.
[10/29 17:20:02    101s] @file(power_straps.tcl) 41: add_stripes -create_pins 0 -block_ring_bottom_layer_limit met4 -block_ring_top_layer_limit met3 -direction vertical -layer met4 -nets {VSS VDD} -pad_core_ring_bottom_layer_limit met3 -set_to_set_distance 80.04 -spacing 1.10 -switch_layer_over_obs 0 -width 5.34 -area [get_db designs .core_bbox] -start [expr [lindex [lindex [get_db designs .core_bbox] 0] 0] + 10.21]
[10/29 17:20:02    101s] #% Begin add_stripes (date=10/29 17:20:02, mem=1965.2M)
[10/29 17:20:02    101s] 
[10/29 17:20:05    104s] Starting stripe generation ...
[10/29 17:20:05    104s] Non-Default Mode Option Settings :
[10/29 17:20:05    104s]   -spacing_from_block  2.00 
[10/29 17:20:05    104s]   -trim_antenna_back_to_shape   stripe
[10/29 17:20:05    104s]   -trim_antenna_max_distance  0.00
[10/29 17:20:05    104s] Multi-CPU acceleration using 4 CPU(s).
[10/29 17:20:06    105s] Stripe generation is complete.
[10/29 17:20:06    105s] vias are now being generated.
[10/29 17:20:06    105s] Multi-CPU acceleration using 4 CPU(s).
[10/29 17:20:06    105s] Multi-CPU acceleration using 4 CPU(s).
[10/29 17:20:07    105s] Multi-CPU acceleration using 4 CPU(s).
[10/29 17:20:07    105s] Multi-CPU acceleration using 4 CPU(s).
[10/29 17:20:07    106s] add_stripes created 100 wires.
[10/29 17:20:07    106s] ViaGen created 4500 vias, deleted 0 via to avoid violation.
[10/29 17:20:07    106s] +--------+----------------+----------------+
[10/29 17:20:07    106s] |  Layer |     Created    |     Deleted    |
[10/29 17:20:07    106s] +--------+----------------+----------------+
[10/29 17:20:07    106s] |  via3  |      4500      |        0       |
[10/29 17:20:07    106s] |  met4  |       100      |       NA       |
[10/29 17:20:07    106s] +--------+----------------+----------------+
[10/29 17:20:07    106s] #% End add_stripes (date=10/29 17:20:07, total cpu=0:00:04.5, real=0:00:05.0, peak res=1965.2M, current mem=1965.2M)
[10/29 17:20:07    106s] @file(power_straps.tcl) 45: reset_db -category add_stripes
[10/29 17:20:08    106s] @file(power_straps.tcl) 46: set_db add_stripes_stacked_via_top_layer met5
[10/29 17:20:08    106s] @file(power_straps.tcl) 47: set_db add_stripes_stacked_via_bottom_layer met4
[10/29 17:20:08    106s] @file(power_straps.tcl) 48: set_db add_stripes_trim_antenna_back_to_shape {stripe}
[10/29 17:20:08    106s] The power planner will set stripe antenna targets to stripe.
[10/29 17:20:08    106s] @file(power_straps.tcl) 49: set_db add_stripes_spacing_from_block 2.000
[10/29 17:20:08    106s] Global stripes will break 2.000000 user units from obstructed blocks.
[10/29 17:20:08    106s] @file(power_straps.tcl) 50: add_stripes -create_pins 1 -block_ring_bottom_layer_limit met5 -block_ring_top_layer_limit met4 -direction horizontal -layer met5 -nets {VSS VDD} -pad_core_ring_bottom_layer_limit met4 -set_to_set_distance 34.0 -spacing 4.8 -switch_layer_over_obs 0 -width 5.4 -area [get_db designs .core_bbox] -start [expr [lindex [lindex [get_db designs .core_bbox] 0] 1] + 7.5]
[10/29 17:20:08    106s] #% Begin add_stripes (date=10/29 17:20:08, mem=1965.2M)
[10/29 17:20:08    106s] 
[10/29 17:20:10    108s] Starting stripe generation ...
[10/29 17:20:10    108s] Non-Default Mode Option Settings :
[10/29 17:20:10    108s]   -spacing_from_block  2.00 
[10/29 17:20:10    108s]   -trim_antenna_back_to_shape   stripe
[10/29 17:20:10    108s]   -trim_antenna_max_distance  0.00
[10/29 17:20:10    109s] Multi-CPU acceleration using 4 CPU(s).
[10/29 17:20:11    109s] Stripe generation is complete.
[10/29 17:20:11    109s] vias are now being generated.
[10/29 17:20:11    109s] Multi-CPU acceleration using 4 CPU(s).
[10/29 17:20:12    110s] Multi-CPU acceleration using 4 CPU(s).
[10/29 17:20:12    110s] Multi-CPU acceleration using 4 CPU(s).
[10/29 17:20:12    110s] Multi-CPU acceleration using 4 CPU(s).
[10/29 17:20:13    110s] add_stripes created 234 wires.
[10/29 17:20:13    110s] ViaGen created 11700 vias, deleted 0 via to avoid violation.
[10/29 17:20:13    110s] +--------+----------------+----------------+
[10/29 17:20:13    110s] |  Layer |     Created    |     Deleted    |
[10/29 17:20:13    110s] +--------+----------------+----------------+
[10/29 17:20:13    110s] |  via4  |      11700     |        0       |
[10/29 17:20:13    110s] |  met5  |       234      |       NA       |
[10/29 17:20:13    110s] +--------+----------------+----------------+
[10/29 17:20:13    110s] #% End add_stripes (date=10/29 17:20:13, total cpu=0:00:04.6, real=0:00:05.0, peak res=1965.3M, current mem=1965.2M)
[10/29 17:20:13    110s] #@ End verbose source /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab2/build/par-rundir/power_straps.tcl
[10/29 17:20:13    110s] @file(par.tcl) 163: puts "write_db pre_place_pins" 
[10/29 17:20:13    110s] write_db pre_place_pins
[10/29 17:20:13    110s] @file(par.tcl) 164: write_db pre_place_pins
[10/29 17:20:13    110s] #% Begin write_db save design ... (date=10/29 17:20:13, mem=1965.2M)
[10/29 17:20:13    110s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/29 17:20:13    111s] % Begin Save ccopt configuration ... (date=10/29 17:20:13, mem=1965.2M)
[10/29 17:20:13    111s] % End Save ccopt configuration ... (date=10/29 17:20:13, total cpu=0:00:00.1, real=0:00:00.0, peak res=1965.2M, current mem=1965.2M)
[10/29 17:20:13    111s] % Begin Save netlist data ... (date=10/29 17:20:13, mem=1965.2M)
[10/29 17:20:13    111s] Writing Binary DB to pre_place_pins/fir.v.bin in multi-threaded mode...
[10/29 17:20:13    111s] % End Save netlist data ... (date=10/29 17:20:13, total cpu=0:00:00.1, real=0:00:00.0, peak res=1967.3M, current mem=1143.4M)
[10/29 17:20:13    111s] Saving symbol-table file in separate thread ...
[10/29 17:20:13    111s] Saving congestion map file in separate thread ...
[10/29 17:20:13    111s] Saving congestion map file pre_place_pins/fir.route.congmap.gz ...
[10/29 17:20:13    111s] % Begin Save AAE data ... (date=10/29 17:20:13, mem=1144.8M)
[10/29 17:20:13    111s] Saving AAE Data ...
[10/29 17:20:13    111s] % End Save AAE data ... (date=10/29 17:20:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=1144.8M, current mem=1144.8M)
[10/29 17:20:13    111s] % Begin Save clock tree data ... (date=10/29 17:20:13, mem=1144.8M)
[10/29 17:20:13    111s] 2023/10/29 17:20:13 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:20:13    111s] 2023/10/29 17:20:13 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:20:13    111s] % End Save clock tree data ... (date=10/29 17:20:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=1144.8M, current mem=1144.8M)
[10/29 17:20:13    111s] 2023/10/29 17:20:13 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:20:13    111s] 2023/10/29 17:20:13 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:20:13    111s] Saving preference file pre_place_pins/gui.pref.tcl ...
[10/29 17:20:13    111s] Saving mode setting ...
[10/29 17:20:13    111s] Saving root attributes to be loaded post write_db ...
[10/29 17:20:14    111s] Saving global file ...
[10/29 17:20:14    111s] Saving root attributes to be loaded previous write_db ...
[10/29 17:20:14    111s] 2023/10/29 17:20:14 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:20:14    111s] 2023/10/29 17:20:14 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:20:14    111s] Saving Drc markers ...
[10/29 17:20:14    111s] ... No Drc file written since there is no markers found.
[10/29 17:20:14    111s] % Begin Save routing data ... (date=10/29 17:20:14, mem=1145.0M)
[10/29 17:20:14    111s] Saving route file ...
[10/29 17:20:14    111s] 2023/10/29 17:20:14 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:20:14    111s] 2023/10/29 17:20:14 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:20:14    111s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1573.1M) ***
[10/29 17:20:14    111s] % End Save routing data ... (date=10/29 17:20:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1146.0M, current mem=1146.0M)
[10/29 17:20:14    111s] Saving floorplan file in separate thread ...
[10/29 17:20:14    111s] Saving PG Conn file in separate thread ...
[10/29 17:20:14    111s] Saving placement file in separate thread ...
[10/29 17:20:14    111s] ** Saving stdCellPlacement_binary (version# 2) ...
[10/29 17:20:15    112s] *** Completed savePlace (cpu=0:00:00.2 real=0:00:01.0 mem=1589.1M) ***
[10/29 17:20:15    112s] 2023/10/29 17:20:15 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:20:15    112s] 2023/10/29 17:20:15 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:20:15    112s] TAT_INFO: ::saveFPlan REAL = 1 : CPU = 0 : MEM = 0.
[10/29 17:20:15    112s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[10/29 17:20:15    112s] TAT_INFO: ::savePlace REAL = 1 : CPU = 0 : MEM = 0.
[10/29 17:20:15    112s] Saving property file pre_place_pins/fir.prop
[10/29 17:20:15    112s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1589.1M) ***
[10/29 17:20:15    112s] % Begin Save power constraints data ... (date=10/29 17:20:15, mem=1147.5M)
[10/29 17:20:15    112s] % End Save power constraints data ... (date=10/29 17:20:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1147.5M, current mem=1147.5M)
[10/29 17:20:15    112s] Saving CPF database ...
[10/29 17:20:15    112s] *** End saving CPF database: cpu=0:00:00.02 real=0:00:00.00 ***
[10/29 17:20:17    112s] Generated self-contained design pre_place_pins
[10/29 17:20:17    112s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/29 17:20:17    113s] #% End write_db save design ... (date=10/29 17:20:17, total cpu=0:00:02.0, real=0:00:04.0, peak res=1967.3M, current mem=1138.6M)
[10/29 17:20:17    113s] *** Message Summary: 0 warning(s), 0 error(s)
[10/29 17:20:17    113s] 
[10/29 17:20:17    113s] @file(par.tcl) 165: puts "ln -sfn pre_place_pins latest" 
[10/29 17:20:17    113s] ln -sfn pre_place_pins latest
[10/29 17:20:17    113s] @file(par.tcl) 166: ln -sfn pre_place_pins latest
[10/29 17:20:17    113s] @file(par.tcl) 167: puts "set_db assign_pins_edit_in_batch true" 
[10/29 17:20:17    113s] set_db assign_pins_edit_in_batch true
[10/29 17:20:17    113s] @file(par.tcl) 168: set_db assign_pins_edit_in_batch true
[10/29 17:20:17    113s] @file(par.tcl) 169: set_db assign_pins_promoted_macro_bottom_layer li1
[10/29 17:20:17    113s] @file(par.tcl) 170: set_db assign_pins_promoted_macro_top_layer met5
[10/29 17:20:17    113s] @file(par.tcl) 171: set all_ppins ""
[10/29 17:20:17    113s] @file(par.tcl) 172: puts "edit_pin -fixed_pin -pin * -hinst fir -pattern fill_optimised -layer { met2 met4 } -side bottom -start { 3990 10 } -end { 10 10 }   " 
[10/29 17:20:17    113s] edit_pin -fixed_pin -pin * -hinst fir -pattern fill_optimised -layer { met2 met4 } -side bottom -start { 3990 10 } -end { 10 10 }   
[10/29 17:20:17    113s] @file(par.tcl) 173: edit_pin -fixed_pin -pin * -hinst fir -pattern fill_optimised -layer { met2 met4 } -side bottom -start { 3990 10 } -end { 10 10 }   
[10/29 17:20:18    113s] #WARNING (NRDB-728) PIN dout[0] in CELL_VIEW sram22_512x64m4w8 does not have antenna diff area.
[10/29 17:20:18    113s] #WARNING (NRDB-728) PIN dout[1] in CELL_VIEW sram22_512x64m4w8 does not have antenna diff area.
[10/29 17:20:18    113s] #WARNING (NRDB-728) PIN dout[2] in CELL_VIEW sram22_512x64m4w8 does not have antenna diff area.
[10/29 17:20:18    113s] #WARNING (NRDB-728) PIN dout[3] in CELL_VIEW sram22_512x64m4w8 does not have antenna diff area.
[10/29 17:20:18    113s] #WARNING (NRDB-728) PIN dout[4] in CELL_VIEW sram22_512x64m4w8 does not have antenna diff area.
[10/29 17:20:18    113s] #WARNING (NRDB-728) PIN dout[5] in CELL_VIEW sram22_512x64m4w8 does not have antenna diff area.
[10/29 17:20:18    113s] #WARNING (NRDB-728) PIN dout[6] in CELL_VIEW sram22_512x64m4w8 does not have antenna diff area.
[10/29 17:20:18    113s] #WARNING (NRDB-728) PIN dout[7] in CELL_VIEW sram22_512x64m4w8 does not have antenna diff area.
[10/29 17:20:18    113s] #WARNING (NRDB-728) PIN dout[8] in CELL_VIEW sram22_512x64m4w8 does not have antenna diff area.
[10/29 17:20:18    113s] #WARNING (NRDB-728) PIN dout[9] in CELL_VIEW sram22_512x64m4w8 does not have antenna diff area.
[10/29 17:20:18    113s] #WARNING (NRDB-728) PIN dout[10] in CELL_VIEW sram22_512x64m4w8 does not have antenna diff area.
[10/29 17:20:18    113s] #WARNING (NRDB-728) PIN dout[11] in CELL_VIEW sram22_512x64m4w8 does not have antenna diff area.
[10/29 17:20:18    113s] #WARNING (NRDB-728) PIN dout[12] in CELL_VIEW sram22_512x64m4w8 does not have antenna diff area.
[10/29 17:20:18    113s] #WARNING (NRDB-728) PIN dout[13] in CELL_VIEW sram22_512x64m4w8 does not have antenna diff area.
[10/29 17:20:18    113s] #WARNING (NRDB-728) PIN dout[14] in CELL_VIEW sram22_512x64m4w8 does not have antenna diff area.
[10/29 17:20:18    113s] #WARNING (NRDB-728) PIN dout[15] in CELL_VIEW sram22_512x64m4w8 does not have antenna diff area.
[10/29 17:20:18    113s] #WARNING (NRDB-728) PIN dout[16] in CELL_VIEW sram22_512x64m4w8 does not have antenna diff area.
[10/29 17:20:18    113s] #WARNING (NRDB-728) PIN dout[17] in CELL_VIEW sram22_512x64m4w8 does not have antenna diff area.
[10/29 17:20:18    113s] #WARNING (NRDB-728) PIN dout[18] in CELL_VIEW sram22_512x64m4w8 does not have antenna diff area.
[10/29 17:20:18    113s] #WARNING (NRDB-728) PIN dout[19] in CELL_VIEW sram22_512x64m4w8 does not have antenna diff area.
[10/29 17:20:18    113s] #WARNING (EMS-27) Message (NRDB-728) has exceeded the current message display limit of 20.
[10/29 17:20:18    113s] #To increase the message display limit, refer to the product command reference manual.
[10/29 17:20:20    117s] #WARNING (NRDB-741) Found shorts between two different ports on pin PAD_A_NOESD_H of cell_view sky130_fd_io__top_gpiov2,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[10/29 17:20:21    118s] #WARNING (NRFL-176) invalid polygon point list.
[10/29 17:20:21    118s] #WARNING (NRFL-176) invalid polygon point list.
[10/29 17:20:21    118s] #WARNING (NRFL-176) invalid polygon point list.
[10/29 17:20:21    118s] #WARNING (NRFL-176) invalid polygon point list.
[10/29 17:20:21    118s] #WARNING (NRFL-176) invalid polygon point list.
[10/29 17:20:21    118s] #WARNING (NRFL-176) invalid polygon point list.
[10/29 17:20:21    118s] #WARNING (NRFL-176) invalid polygon point list.
[10/29 17:20:21    118s] #WARNING (NRFL-176) invalid polygon point list.
[10/29 17:20:21    118s] #WARNING (NRFL-176) invalid polygon point list.
[10/29 17:20:21    118s] #WARNING (NRFL-176) invalid polygon point list.
[10/29 17:20:21    118s] #WARNING (NRFL-176) invalid polygon point list.
[10/29 17:20:21    118s] #WARNING (NRFL-176) invalid polygon point list.
[10/29 17:20:21    118s] #WARNING (NRDB-741) Found shorts between two different ports on pin AMUXBUS_A of cell_view sky130_ef_io__vssio_lvc_pad,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[10/29 17:20:21    118s] #WARNING (NRDB-741) Found shorts between two different ports on pin AMUXBUS_B of cell_view sky130_ef_io__vssio_lvc_pad,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[10/29 17:20:21    118s] #WARNING (NRFL-176) invalid polygon point list.
[10/29 17:20:21    118s] #WARNING (NRDB-741) Found shorts between two different ports on pin AMUXBUS_A of cell_view sky130_ef_io__vssio_hvc_pad,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[10/29 17:20:21    118s] #WARNING (NRDB-741) Found shorts between two different ports on pin AMUXBUS_B of cell_view sky130_ef_io__vssio_hvc_pad,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[10/29 17:20:21    118s] #WARNING (NRFL-176) invalid polygon point list.
[10/29 17:20:21    118s] #WARNING (NRDB-741) Found shorts between two different ports on pin AMUXBUS_B of cell_view sky130_ef_io__vssio_hvc_clamped_pad,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[10/29 17:20:21    118s] #WARNING (NRDB-741) Found shorts between two different ports on pin AMUXBUS_A of cell_view sky130_ef_io__vssio_hvc_clamped_pad,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[10/29 17:20:21    118s] #WARNING (NRFL-176) invalid polygon point list.
[10/29 17:20:21    118s] #WARNING (NRDB-741) Found shorts between two different ports on pin AMUXBUS_A of cell_view sky130_ef_io__vssd_lvc_pad,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[10/29 17:20:21    118s] #WARNING (NRDB-741) Found shorts between two different ports on pin AMUXBUS_B of cell_view sky130_ef_io__vssd_lvc_pad,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[10/29 17:20:21    118s] #WARNING (NRFL-176) invalid polygon point list.
[10/29 17:20:21    118s] #WARNING (NRFL-176) invalid polygon point list.
[10/29 17:20:21    118s] #WARNING (NRDB-741) Found shorts between two different ports on pin AMUXBUS_B of cell_view sky130_ef_io__vssd_lvc_clamped_pad,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[10/29 17:20:21    118s] #WARNING (NRDB-741) Found shorts between two different ports on pin AMUXBUS_A of cell_view sky130_ef_io__vssd_lvc_clamped_pad,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[10/29 17:20:21    118s] #WARNING (NRDB-741) Found shorts between two different ports on pin AMUXBUS_A of cell_view sky130_ef_io__vssd_lvc_clamped2_pad,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[10/29 17:20:21    118s] #WARNING (NRDB-741) Found shorts between two different ports on pin AMUXBUS_B of cell_view sky130_ef_io__vssd_lvc_clamped2_pad,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[10/29 17:20:21    118s] #WARNING (NRFL-176) invalid polygon point list.
[10/29 17:20:21    118s] #WARNING (NRDB-741) Found shorts between two different ports on pin AMUXBUS_A of cell_view sky130_ef_io__vssd_hvc_pad,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[10/29 17:20:21    118s] #WARNING (NRDB-741) Found shorts between two different ports on pin AMUXBUS_B of cell_view sky130_ef_io__vssd_hvc_pad,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[10/29 17:20:21    118s] #WARNING (NRFL-176) invalid polygon point list.
[10/29 17:20:21    118s] #WARNING (NRDB-741) Found shorts between two different ports on pin AMUXBUS_A of cell_view sky130_ef_io__vssa_lvc_pad,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[10/29 17:20:21    118s] #WARNING (NRDB-741) Found shorts between two different ports on pin AMUXBUS_B of cell_view sky130_ef_io__vssa_lvc_pad,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[10/29 17:20:21    118s] #WARNING (NRFL-176) invalid polygon point list.
[10/29 17:20:21    118s] #WARNING (NRDB-741) Found shorts between two different ports on pin AMUXBUS_A of cell_view sky130_ef_io__vssa_hvc_pad,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[10/29 17:20:21    118s] #WARNING (NRDB-741) Found shorts between two different ports on pin AMUXBUS_B of cell_view sky130_ef_io__vssa_hvc_pad,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[10/29 17:20:21    118s] #WARNING (EMS-27) Message (NRFL-176) has exceeded the current message display limit of 20.
[10/29 17:20:21    118s] #To increase the message display limit, refer to the product command reference manual.
[10/29 17:20:21    118s] #WARNING (NRDB-741) Found shorts between two different ports on pin AMUXBUS_B of cell_view sky130_ef_io__vssa_hvc_clamped_pad,abstract. Loop detection and weak connectivity checking will be skipped for this pin. If loop is not an issue, you can disregard this message. Otherwise, pin geometries need to be corrected.
[10/29 17:20:21    118s] #WARNING (EMS-27) Message (NRDB-741) has exceeded the current message display limit of 20.
[10/29 17:20:21    118s] #To increase the message display limit, refer to the product command reference manual.
[10/29 17:20:21    118s] Successfully spread [22] pins.
[10/29 17:20:21    118s] editPin : finished (cpu = 0:00:05.9 real = 0:00:04.0, mem = 1600.0M).
[10/29 17:20:21    118s] @file(par.tcl) 174: puts "if {[llength $all_ppins] ne 0} {assign_io_pins -move_fixed_pin -pins [get_db $all_ppins .net.name]}" 
[10/29 17:20:21    118s] if {0 ne 0} {assign_io_pins -move_fixed_pin -pins }
[10/29 17:20:21    118s] @file(par.tcl) 175: if {[llength $all_ppins] ne 0} {assign_io_pins -move_fixed_pin -pins [get_db $all_ppins .net.name]}
[10/29 17:20:21    118s] @file(par.tcl) 176: puts "set_db assign_pins_edit_in_batch false" 
[10/29 17:20:21    118s] set_db assign_pins_edit_in_batch false
[10/29 17:20:21    118s] @file(par.tcl) 177: set_db assign_pins_edit_in_batch false
[10/29 17:20:21    118s] @file(par.tcl) 178: puts "write_db pre_place_opt_design" 
[10/29 17:20:21    118s] write_db pre_place_opt_design
[10/29 17:20:21    118s] @file(par.tcl) 179: write_db pre_place_opt_design
[10/29 17:20:21    118s] #% Begin write_db save design ... (date=10/29 17:20:21, mem=1194.6M)
[10/29 17:20:21    118s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/29 17:20:22    119s] % Begin Save ccopt configuration ... (date=10/29 17:20:21, mem=1194.6M)
[10/29 17:20:22    119s] % End Save ccopt configuration ... (date=10/29 17:20:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=1195.0M, current mem=1195.0M)
[10/29 17:20:22    119s] % Begin Save netlist data ... (date=10/29 17:20:22, mem=1195.1M)
[10/29 17:20:22    119s] Writing Binary DB to pre_place_opt_design/fir.v.bin in multi-threaded mode...
[10/29 17:20:22    119s] % End Save netlist data ... (date=10/29 17:20:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=1197.7M, current mem=1197.7M)
[10/29 17:20:22    119s] Saving symbol-table file in separate thread ...
[10/29 17:20:22    119s] Saving congestion map file in separate thread ...
[10/29 17:20:22    119s] Saving congestion map file pre_place_opt_design/fir.route.congmap.gz ...
[10/29 17:20:22    119s] % Begin Save AAE data ... (date=10/29 17:20:22, mem=1197.8M)
[10/29 17:20:22    119s] Saving AAE Data ...
[10/29 17:20:22    119s] % End Save AAE data ... (date=10/29 17:20:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=1197.8M, current mem=1197.8M)
[10/29 17:20:22    119s] % Begin Save clock tree data ... (date=10/29 17:20:22, mem=1197.8M)
[10/29 17:20:22    119s] 2023/10/29 17:20:22 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:20:22    119s] 2023/10/29 17:20:22 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:20:22    119s] 2023/10/29 17:20:22 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:20:22    119s] 2023/10/29 17:20:22 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:20:22    119s] % End Save clock tree data ... (date=10/29 17:20:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=1197.8M, current mem=1197.8M)
[10/29 17:20:22    119s] Saving preference file pre_place_opt_design/gui.pref.tcl ...
[10/29 17:20:22    119s] Saving mode setting ...
[10/29 17:20:22    119s] Saving root attributes to be loaded post write_db ...
[10/29 17:20:22    119s] Saving global file ...
[10/29 17:20:22    119s] Saving root attributes to be loaded previous write_db ...
[10/29 17:20:22    119s] 2023/10/29 17:20:22 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:20:22    119s] 2023/10/29 17:20:22 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:20:23    119s] Saving Drc markers ...
[10/29 17:20:23    119s] ... No Drc file written since there is no markers found.
[10/29 17:20:23    119s] % Begin Save routing data ... (date=10/29 17:20:23, mem=1197.9M)
[10/29 17:20:23    119s] Saving route file ...
[10/29 17:20:23    119s] 2023/10/29 17:20:23 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:20:23    119s] 2023/10/29 17:20:23 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:20:23    119s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1626.0M) ***
[10/29 17:20:23    119s] % End Save routing data ... (date=10/29 17:20:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=1198.8M, current mem=1198.8M)
[10/29 17:20:23    119s] Saving floorplan file in separate thread ...
[10/29 17:20:23    119s] Saving PG Conn file in separate thread ...
[10/29 17:20:23    119s] Saving placement file in separate thread ...
[10/29 17:20:23    119s] ** Saving stdCellPlacement_binary (version# 2) ...
[10/29 17:20:23    120s] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=1642.0M) ***
[10/29 17:20:23    120s] 2023/10/29 17:20:23 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:20:23    120s] 2023/10/29 17:20:23 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:20:23    120s] TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
[10/29 17:20:23    120s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[10/29 17:20:23    120s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[10/29 17:20:23    120s] Saving property file pre_place_opt_design/fir.prop
[10/29 17:20:23    120s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1642.0M) ***
[10/29 17:20:23    120s] % Begin Save power constraints data ... (date=10/29 17:20:23, mem=1203.2M)
[10/29 17:20:23    120s] % End Save power constraints data ... (date=10/29 17:20:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=1203.2M, current mem=1203.2M)
[10/29 17:20:24    120s] Saving CPF database ...
[10/29 17:20:24    120s] *** End saving CPF database: cpu=0:00:00.02 real=0:00:01.00 ***
[10/29 17:20:25    120s] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[10/29 17:20:25    120s] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[10/29 17:20:25    120s] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[10/29 17:20:26    120s] Generated self-contained design pre_place_opt_design
[10/29 17:20:26    120s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/29 17:20:26    120s] #% End write_db save design ... (date=10/29 17:20:26, total cpu=0:00:02.0, real=0:00:05.0, peak res=1203.2M, current mem=1164.0M)
[10/29 17:20:26    120s] 
[10/29 17:20:26    120s] *** Summary of all messages that are not suppressed in this session:
[10/29 17:20:26    120s] Severity  ID               Count  Summary                                  
[10/29 17:20:26    120s] WARNING   IMPUDM-33            3  Global variable "%s" is obsolete and wil...
[10/29 17:20:26    121s] *** Message Summary: 3 warning(s), 0 error(s)
[10/29 17:20:26    121s] 
[10/29 17:20:26    121s] @file(par.tcl) 180: puts "ln -sfn pre_place_opt_design latest" 
[10/29 17:20:26    121s] ln -sfn pre_place_opt_design latest
[10/29 17:20:26    121s] @file(par.tcl) 181: ln -sfn pre_place_opt_design latest
[10/29 17:20:26    121s] @file(par.tcl) 182: puts "place_opt_design" 
[10/29 17:20:26    121s] place_opt_design
[10/29 17:20:26    121s] @file(par.tcl) 183: place_opt_design
[10/29 17:20:26    121s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[10/29 17:20:26    121s] 'set_default_switching_activity' finished successfully.
[10/29 17:20:26    121s] *** Starting GigaPlace ***
[10/29 17:20:26    121s] **INFO: user set placement options
[10/29 17:20:26    121s] root: { place_detail_check_cut_spacing {true} place_detail_color_aware_legal {false} place_global_cong_effort {high} place_global_place_io_pins {true}}
[10/29 17:20:26    121s] **INFO: user set opt options
[10/29 17:20:26    121s] root: { opt_area_recovery {true} opt_consider_routing_congestion {true} opt_fix_fanout_load {true} opt_fix_hold_verbose {true} opt_hold_target_slack {0.1} opt_honor_fences {true} opt_post_route_area_reclaim {setup_aware} opt_setup_target_slack {0.1}}
[10/29 17:20:26    121s] #optDebug: fT-E <X 2 3 1 0>
[10/29 17:20:26    121s] #optDebug: fT-E <X 2 3 1 0>
[10/29 17:20:26    121s] #optDebug: fT-S <1 2 3 1 0>
[10/29 17:20:26    121s] OPERPROF: Starting DPlace-Init at level 1, MEM:1621.5M
[10/29 17:20:26    121s] #spOpts: N=130 mergeVia=F cut2cut 
[10/29 17:20:26    121s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1621.5M
[10/29 17:20:26    121s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1621.5M
[10/29 17:20:26    121s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1621.5M
[10/29 17:20:26    121s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1621.5M
[10/29 17:20:26    121s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:1621.5M
[10/29 17:20:26    121s] Core basic site is unithd
[10/29 17:20:26    121s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:1621.5M
[10/29 17:20:26    121s] SiteArray: one-level site array dimensions = 1463 x 8652
[10/29 17:20:26    121s] SiteArray: use 50,631,504 bytes
[10/29 17:20:26    121s] SiteArray: current memory after site array memory allocatiion 1621.5M
[10/29 17:20:26    121s] SiteArray: FP blocked sites are writable
[10/29 17:20:26    121s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:1621.5M
[10/29 17:20:26    121s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.000, MEM:1621.5M
[10/29 17:20:26    121s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:1621.5M
[10/29 17:20:27    121s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.155, REAL:0.157, MEM:1621.5M
[10/29 17:20:27    121s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:1621.5M
[10/29 17:20:27    121s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:1621.5M
[10/29 17:20:27    121s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:1621.5M
[10/29 17:20:27    121s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:1621.5M
[10/29 17:20:27    121s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.248, REAL:0.250, MEM:1621.5M
[10/29 17:20:27    121s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:1621.5M
[10/29 17:20:27    121s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.000, REAL:0.001, MEM:1621.5M
[10/29 17:20:27    121s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:1621.5M
[10/29 17:20:27    122s] OPERPROF:           Starting RoutingBlockageAnalysis at level 6, MEM:1621.5M
[10/29 17:20:27    122s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[10/29 17:20:27    122s] Mark StBox On SiteArr starts
[10/29 17:20:27    122s] Mark StBox On SiteArr ends
[10/29 17:20:27    122s] OPERPROF:           Finished RoutingBlockageAnalysis at level 6, CPU:0.297, REAL:0.087, MEM:1621.5M
[10/29 17:20:27    122s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:0.309, REAL:0.099, MEM:1621.5M
[10/29 17:20:27    122s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:1621.5M
[10/29 17:20:27    122s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.020, REAL:0.020, MEM:1621.5M
[10/29 17:20:27    122s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:0.686, REAL:0.481, MEM:1621.5M
[10/29 17:20:27    122s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1621.5M
[10/29 17:20:27    122s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.009, REAL:0.009, MEM:1621.5M
[10/29 17:20:27    122s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1621.5M
[10/29 17:20:27    122s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.035, REAL:0.035, MEM:1621.5M
[10/29 17:20:27    122s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1621.5M
[10/29 17:20:28    123s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:1.086, REAL:1.096, MEM:1621.5M
[10/29 17:20:28    123s] OPERPROF:       Starting CMU at level 4, MEM:1621.5M
[10/29 17:20:28    123s] OPERPROF:       Finished CMU at level 4, CPU:0.024, REAL:0.024, MEM:1621.5M
[10/29 17:20:28    123s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:2.073, REAL:1.880, MEM:1621.5M
[10/29 17:20:28    123s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:2.073, REAL:1.880, MEM:1621.5M
[10/29 17:20:28    123s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1621.5M
[10/29 17:20:28    123s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1621.5M
[10/29 17:20:28    123s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:1621.5M
[10/29 17:20:28    123s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1621.5M
[10/29 17:20:28    123s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:1621.5M
[10/29 17:20:28    123s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1621.5M
[10/29 17:20:28    123s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.163, REAL:0.165, MEM:1621.5M
[10/29 17:20:28    123s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.187, REAL:0.189, MEM:1621.5M
[10/29 17:20:28    123s] [CPU] DPlace-Init (cpu=0:00:02.7, real=0:00:02.0, mem=1621.5MB).
[10/29 17:20:28    123s] OPERPROF: Finished DPlace-Init at level 1, CPU:2.686, REAL:2.498, MEM:1621.5M
[10/29 17:20:28    124s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1621.5M
[10/29 17:20:28    124s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.024, REAL:0.024, MEM:1621.5M
[10/29 17:20:29    124s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1621.5M
[10/29 17:20:29    124s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1621.5M
[10/29 17:20:29    124s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/29 17:20:31    126s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 20, percentage of missing scan cell = 0.00% (0 / 20)
[10/29 17:20:31    126s] no activity file in design. spp won't run.
[10/29 17:20:34    129s] *** Start delete_buffer_trees ***
[10/29 17:20:34    129s] Multithreaded Timing Analysis is initialized with 4 threads
[10/29 17:20:34    129s] 
[10/29 17:20:34    129s] *info: Marking 0 level shifter instances dont touch
[10/29 17:20:34    129s] *info: Marking 0 always on instances dont touch
[10/29 17:20:34    129s] Info: Detect buffers to remove automatically.
[10/29 17:20:34    129s] Analyzing netlist ...
[10/29 17:20:34    129s] Updating netlist
[10/29 17:20:34    130s] AAE DB initialization (MEM=1677.41 CPU=0:00:00.1 REAL=0:00:00.0) 
[10/29 17:20:35    130s] Start AAE Lib Loading. (MEM=1677.41)
[10/29 17:20:35    130s] End AAE Lib Loading. (MEM=1706.02 CPU=0:00:00.1 Real=0:00:00.0)
[10/29 17:20:35    130s] 
[10/29 17:20:35    130s] Cleanup ECO timing graph ...
[10/29 17:20:35    130s] Cleanup RC data ...
[10/29 17:20:35    130s] Cleanup routing data ...
[10/29 17:20:35    130s] *summary: 20 instances (buffers/inverters) removed
[10/29 17:20:35    130s] *       :      8 instances of type 'sky130_fd_sc_hd__inv_16' removed
[10/29 17:20:35    130s] *       :      4 instances of type 'sky130_fd_sc_hd__inv_1' removed
[10/29 17:20:35    130s] *       :      8 instances of type 'sky130_fd_sc_hd__buf_8' removed
[10/29 17:20:35    130s] *** Finish delete_buffer_trees (0:00:00.7) ***
[10/29 17:20:35    130s] Deleted 0 physical inst  (cell - / prefix -).
[10/29 17:20:35    130s] Did not delete 399399 physical insts as they were marked preplaced.
[10/29 17:20:35    130s] Extracting standard cell pins and blockage ...... 
[10/29 17:20:35    130s] Pin and blockage extraction finished
[10/29 17:20:35    130s] Extracting macro/IO cell pins and blockage ...... 
[10/29 17:20:35    130s] no activity file in design. spp won't run.
[10/29 17:20:35    130s] Pin and blockage extraction finished
[10/29 17:20:35    130s] No user-set net weight.
[10/29 17:20:35    130s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=high gpeffort=medium 
[10/29 17:20:35    130s] Scan chains were not defined.
[10/29 17:20:35    130s] #spOpts: N=130 minPadR=1.1 cut2cut 
[10/29 17:20:35    130s] #std cell=399471 (399399 fixed + 72 movable) #block=0 (0 floating + 0 preplaced)
[10/29 17:20:35    130s] #ioInst=0 #net=84 #term=236 #term/net=2.81, #fixedIo=0, #floatIo=0, #fixedPin=22, #floatPin=0
[10/29 17:20:35    130s] stdCell: 399471 single + 0 double + 0 multi
[10/29 17:20:35    130s] Total standard cell length = 184.0400 (mm), area = 0.5006 (mm^2)
[10/29 17:20:35    130s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1707.0M
[10/29 17:20:35    130s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1707.0M
[10/29 17:20:35    130s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1707.0M
[10/29 17:20:35    130s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1707.0M
[10/29 17:20:35    130s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1707.0M
[10/29 17:20:35    130s] Core basic site is unithd
[10/29 17:20:35    130s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1707.0M
[10/29 17:20:35    131s] SiteArray: one-level site array dimensions = 1463 x 8652
[10/29 17:20:35    131s] SiteArray: use 50,631,504 bytes
[10/29 17:20:35    131s] SiteArray: current memory after site array memory allocatiion 1707.0M
[10/29 17:20:35    131s] SiteArray: FP blocked sites are writable
[10/29 17:20:35    131s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1707.0M
[10/29 17:20:35    131s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1707.0M
[10/29 17:20:35    131s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1707.0M
[10/29 17:20:36    131s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.155, REAL:0.156, MEM:1707.0M
[10/29 17:20:36    131s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1707.0M
[10/29 17:20:36    131s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1707.0M
[10/29 17:20:36    131s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1707.0M
[10/29 17:20:36    131s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1707.0M
[10/29 17:20:36    131s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.229, REAL:0.231, MEM:1707.0M
[10/29 17:20:36    131s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1707.0M
[10/29 17:20:36    131s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.001, MEM:1707.0M
[10/29 17:20:36    131s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1707.0M
[10/29 17:20:36    131s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1707.0M
[10/29 17:20:36    131s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[10/29 17:20:36    131s] Mark StBox On SiteArr starts
[10/29 17:20:36    131s] Mark StBox On SiteArr ends
[10/29 17:20:36    131s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.293, REAL:0.087, MEM:1739.0M
[10/29 17:20:36    131s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.300, REAL:0.093, MEM:1739.0M
[10/29 17:20:36    131s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1739.0M
[10/29 17:20:36    131s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.020, REAL:0.020, MEM:1739.0M
[10/29 17:20:36    131s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.661, REAL:0.458, MEM:1739.0M
[10/29 17:20:36    131s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1739.0M
[10/29 17:20:36    131s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.011, REAL:0.011, MEM:1739.0M
[10/29 17:20:36    131s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1739.0M
[10/29 17:20:36    131s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.035, REAL:0.036, MEM:1739.0M
[10/29 17:20:36    131s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1739.0M
[10/29 17:20:37    132s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:1.014, REAL:1.023, MEM:1740.0M
[10/29 17:20:37    132s] OPERPROF:     Starting SiteCapAdjustOnNarrowBlockage at level 3, MEM:1740.0M
[10/29 17:20:37    132s] OPERPROF:       Starting PlacementInitFenceForDensity at level 4, MEM:1740.0M
[10/29 17:20:37    132s] OPERPROF:         Starting SiteArrayInitFenceEdgeBit at level 5, MEM:1740.0M
[10/29 17:20:37    132s] OPERPROF:         Finished SiteArrayInitFenceEdgeBit at level 5, CPU:0.000, REAL:0.000, MEM:1740.0M
[10/29 17:20:37    132s] OPERPROF:         Starting SiteArrayInitObstEdgeBit at level 5, MEM:1740.0M
[10/29 17:20:37    132s] OPERPROF:         Finished SiteArrayInitObstEdgeBit at level 5, CPU:0.163, REAL:0.164, MEM:1740.0M
[10/29 17:20:37    132s] OPERPROF:       Finished PlacementInitFenceForDensity at level 4, CPU:0.249, REAL:0.251, MEM:1740.0M
[10/29 17:20:39    135s] OPERPROF:       Starting PlacementCleanupFence at level 4, MEM:1741.5M
[10/29 17:20:39    135s] OPERPROF:       Finished PlacementCleanupFence at level 4, CPU:0.084, REAL:0.085, MEM:1741.5M
[10/29 17:20:39    135s] OPERPROF:     Finished SiteCapAdjustOnNarrowBlockage at level 3, CPU:2.539, REAL:2.560, MEM:1740.0M
[10/29 17:20:40    135s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:4.483, REAL:4.313, MEM:1740.0M
[10/29 17:20:40    135s] OPERPROF: Finished SiteArrayInit at level 1, CPU:4.484, REAL:4.313, MEM:1740.0M
[10/29 17:20:40    135s] OPERPROF: Starting pre-place ADS at level 1, MEM:1740.0M
[10/29 17:20:40    135s] OPERPROF:   Starting PlacementInitFenceForDensity at level 2, MEM:1740.0M
[10/29 17:20:40    135s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1740.0M
[10/29 17:20:40    135s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:1740.0M
[10/29 17:20:40    135s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1740.0M
[10/29 17:20:40    135s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.161, REAL:0.163, MEM:1740.0M
[10/29 17:20:40    135s] OPERPROF:   Finished PlacementInitFenceForDensity at level 2, CPU:0.220, REAL:0.222, MEM:1740.0M
[10/29 17:20:40    135s] OPERPROF:   Starting PlacementCleanupFence at level 2, MEM:1740.0M
[10/29 17:20:40    135s] OPERPROF:   Finished PlacementCleanupFence at level 2, CPU:0.061, REAL:0.062, MEM:1740.0M
[10/29 17:20:40    135s] Skip ADS for small design.
[10/29 17:20:40    135s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.618, REAL:0.623, MEM:1744.1M
[10/29 17:20:40    135s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1744.1M
[10/29 17:20:40    136s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1744.1M
[10/29 17:20:40    136s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1744.1M
[10/29 17:20:40    136s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1744.1M
[10/29 17:20:40    136s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.162, REAL:0.163, MEM:1744.1M
[10/29 17:20:40    136s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.217, REAL:0.219, MEM:1744.1M
[10/29 17:20:41    136s] Average module density = 0.000.
[10/29 17:20:41    136s] Density for the design = 0.000.
[10/29 17:20:41    136s]        = stdcell_area 688 sites (861 um^2) / alloc_area 11633044 sites (14555265 um^2).
[10/29 17:20:41    136s] Pin Density = 0.00001864.
[10/29 17:20:41    136s]             = total # of pins 236 / total area 12657876.
[10/29 17:20:41    136s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1744.1M
[10/29 17:20:41    136s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.055, REAL:0.056, MEM:1744.1M
[10/29 17:20:41    136s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1744.1M
[10/29 17:20:41    136s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1744.1M
[10/29 17:20:41    136s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1744.1M
[10/29 17:20:41    136s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1744.1M
[10/29 17:20:41    136s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.164, REAL:0.165, MEM:1744.1M
[10/29 17:20:41    136s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.222, REAL:0.224, MEM:1744.1M
[10/29 17:20:41    136s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1744.1M
[10/29 17:20:41    136s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.056, REAL:0.056, MEM:1744.1M
[10/29 17:20:41    136s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1744.1M
[10/29 17:20:41    136s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1744.1M
[10/29 17:20:41    136s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1744.1M
[10/29 17:20:41    136s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1744.1M
[10/29 17:20:41    136s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.163, REAL:0.164, MEM:1744.1M
[10/29 17:20:41    136s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.226, REAL:0.228, MEM:1744.1M
[10/29 17:20:41    136s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1744.1M
[10/29 17:20:41    136s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.055, REAL:0.055, MEM:1744.1M
[10/29 17:20:41    136s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1744.1M
[10/29 17:20:41    137s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1744.1M
[10/29 17:20:41    137s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1744.1M
[10/29 17:20:41    137s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1744.1M
[10/29 17:20:42    137s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.164, REAL:0.165, MEM:1744.1M
[10/29 17:20:42    137s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.222, REAL:0.223, MEM:1744.1M
[10/29 17:20:42    137s] Initial padding reaches pin density 0.114 for top
[10/29 17:20:42    137s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 1.000
[10/29 17:20:42    137s] InitPadU 0.000 -> 0.000 for top
[10/29 17:20:42    137s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1744.1M
[10/29 17:20:42    137s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.057, REAL:0.058, MEM:1744.1M
[10/29 17:20:42    137s] OPERPROF: Starting PlacementInitFence at level 1, MEM:1744.1M
[10/29 17:20:42    137s] Identified 7 spare or floating instances, with no clusters.
[10/29 17:20:42    137s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1744.1M
[10/29 17:20:42    137s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1744.1M
[10/29 17:20:42    137s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1744.1M
[10/29 17:20:42    137s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.168, REAL:0.169, MEM:1744.1M
[10/29 17:20:42    137s] 
[10/29 17:20:42    137s] OPERPROF: Finished PlacementInitFence at level 1, CPU:0.268, REAL:0.270, MEM:1744.1M
[10/29 17:20:42    137s] Enabling multi-CPU acceleration with 4 CPU(s) for placement
[10/29 17:20:42    137s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1744.1M
[10/29 17:20:43    138s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.482, REAL:0.486, MEM:1804.1M
[10/29 17:20:43    138s] === lastAutoLevel = 12 
[10/29 17:20:43    138s] 0 delay mode for cte enabled initNetWt.
[10/29 17:20:43    138s] no activity file in design. spp won't run.
[10/29 17:20:43    138s] [spp] 0
[10/29 17:20:43    138s] [adp] 0:1:0:1
[10/29 17:20:43    138s] 0 delay mode for cte disabled initNetWt.
[10/29 17:20:43    138s] no activity file in design. spp won't run.
[10/29 17:20:43    138s] no activity file in design. spp won't run.
[10/29 17:20:43    138s] Clock gating cells determined by native netlist tracing.
[10/29 17:20:49    143s] Iteration  1: Total net bbox = 6.456e+04 (2.48e+04 3.98e+04)
[10/29 17:20:49    143s]               Est.  stn bbox = 7.231e+04 (2.89e+04 4.34e+04)
[10/29 17:20:49    143s]               cpu = 0:00:02.9 real = 0:00:03.0 mem = 2581.0M
[10/29 17:20:49    143s] Iteration  2: Total net bbox = 6.456e+04 (2.48e+04 3.98e+04)
[10/29 17:20:49    143s]               Est.  stn bbox = 7.231e+04 (2.89e+04 4.34e+04)
[10/29 17:20:49    143s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2581.0M
[10/29 17:20:52    147s] exp_mt_sequential is set from setPlaceMode option to 1
[10/29 17:20:52    147s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=4)
[10/29 17:20:52    147s] place_exp_mt_interval set to default 32
[10/29 17:20:52    147s] place_exp_mt_interval_bias (first half) set to default 0.750000
[10/29 17:20:56    151s] Iteration  3: Total net bbox = 1.941e+04 (1.92e+04 1.70e+02)
[10/29 17:20:56    151s]               Est.  stn bbox = 2.277e+04 (2.26e+04 1.91e+02)
[10/29 17:20:56    151s]               cpu = 0:00:08.1 real = 0:00:07.0 mem = 2826.8M
[10/29 17:20:57    152s] Iteration  4: Total net bbox = 1.881e+04 (1.86e+04 1.70e+02)
[10/29 17:20:57    152s]               Est.  stn bbox = 2.212e+04 (2.19e+04 1.91e+02)
[10/29 17:20:57    152s]               cpu = 0:00:00.9 real = 0:00:01.0 mem = 2826.8M
[10/29 17:20:57    152s] Iteration  5: Total net bbox = 1.881e+04 (1.86e+04 1.70e+02)
[10/29 17:20:57    152s]               Est.  stn bbox = 2.212e+04 (2.19e+04 1.91e+02)
[10/29 17:20:57    152s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2826.8M
[10/29 17:21:05    160s] Iteration  6: Total net bbox = 1.799e+04 (1.78e+04 1.70e+02)
[10/29 17:21:05    160s]               Est.  stn bbox = 2.119e+04 (2.10e+04 1.91e+02)
[10/29 17:21:05    160s]               cpu = 0:00:01.7 real = 0:00:02.0 mem = 2831.8M
[10/29 17:21:05    160s] 
[10/29 17:21:05    160s] Iteration  7: Total net bbox = 1.815e+04 (1.80e+04 1.99e+02)
[10/29 17:21:05    160s]               Est.  stn bbox = 2.135e+04 (2.11e+04 2.20e+02)
[10/29 17:21:05    160s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2799.8M
[10/29 17:21:05    160s] Iteration  8: Total net bbox = 1.815e+04 (1.80e+04 1.99e+02)
[10/29 17:21:05    160s]               Est.  stn bbox = 2.135e+04 (2.11e+04 2.20e+02)
[10/29 17:21:05    160s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2799.8M
[10/29 17:21:12    167s] Iteration  9: Total net bbox = 1.795e+04 (1.77e+04 1.99e+02)
[10/29 17:21:12    167s]               Est.  stn bbox = 2.111e+04 (2.09e+04 2.20e+02)
[10/29 17:21:12    167s]               cpu = 0:00:06.9 real = 0:00:07.0 mem = 2116.4M
[10/29 17:21:12    167s] Iteration 10: Total net bbox = 1.795e+04 (1.77e+04 1.99e+02)
[10/29 17:21:12    167s]               Est.  stn bbox = 2.111e+04 (2.09e+04 2.20e+02)
[10/29 17:21:12    167s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2116.4M
[10/29 17:21:19    174s] Starting Early Global Route rough congestion estimation: mem = 2799.8M
[10/29 17:21:19    174s] (I)       Reading DB...
[10/29 17:21:19    174s] (I)       Read data from FE... (mem=2799.8M)
[10/29 17:21:19    174s] (I)       Read nodes and places... (mem=2799.8M)
[10/29 17:21:20    175s] (I)       Done Read nodes and places (cpu=0.620s, mem=2799.8M)
[10/29 17:21:20    175s] (I)       Read nets... (mem=2799.8M)
[10/29 17:21:20    175s] (I)       Done Read nets (cpu=0.000s, mem=2799.8M)
[10/29 17:21:20    175s] (I)       Done Read data from FE (cpu=0.621s, mem=2799.8M)
[10/29 17:21:20    175s] (I)       before initializing RouteDB syMemory usage = 2799.8 MB
[10/29 17:21:20    175s] (I)       congestionReportName   : 
[10/29 17:21:20    175s] (I)       layerRangeFor2DCongestion : 
[10/29 17:21:20    175s] (I)       buildTerm2TermWires    : 1
[10/29 17:21:20    175s] (I)       doTrackAssignment      : 1
[10/29 17:21:20    175s] (I)       dumpBookshelfFiles     : 0
[10/29 17:21:20    175s] (I)       numThreads             : 4
[10/29 17:21:20    175s] (I)       bufferingAwareRouting  : false
[10/29 17:21:20    175s] [NR-eGR] honorMsvRouteConstraint: false
[10/29 17:21:20    175s] (I)       honorPin               : false
[10/29 17:21:20    175s] (I)       honorPinGuide          : true
[10/29 17:21:20    175s] (I)       honorPartition         : false
[10/29 17:21:20    175s] (I)       honorPartitionAllowFeedthru: false
[10/29 17:21:20    175s] (I)       allowPartitionCrossover: false
[10/29 17:21:20    175s] (I)       honorSingleEntry       : true
[10/29 17:21:20    175s] (I)       honorSingleEntryStrong : true
[10/29 17:21:20    175s] (I)       handleViaSpacingRule   : false
[10/29 17:21:20    175s] (I)       handleEolSpacingRule   : false
[10/29 17:21:20    175s] (I)       PDConstraint           : none
[10/29 17:21:20    175s] (I)       expBetterNDRHandling   : false
[10/29 17:21:20    175s] [NR-eGR] honorClockSpecNDR      : 0
[10/29 17:21:20    175s] (I)       routingEffortLevel     : 3
[10/29 17:21:20    175s] (I)       effortLevel            : standard
[10/29 17:21:20    175s] [NR-eGR] minRouteLayer          : 2
[10/29 17:21:20    175s] [NR-eGR] maxRouteLayer          : 127
[10/29 17:21:20    175s] (I)       relaxedTopLayerCeiling : 127
[10/29 17:21:20    175s] (I)       relaxedBottomLayerFloor: 2
[10/29 17:21:20    175s] (I)       numRowsPerGCell        : 23
[10/29 17:21:20    175s] (I)       speedUpLargeDesign     : 0
[10/29 17:21:20    175s] (I)       multiThreadingTA       : 1
[10/29 17:21:20    175s] (I)       optimizationMode       : false
[10/29 17:21:20    175s] (I)       routeSecondPG          : false
[10/29 17:21:20    175s] (I)       scenicRatioForLayerRelax: 0.00
[10/29 17:21:20    175s] (I)       detourLimitForLayerRelax: 0.00
[10/29 17:21:20    175s] (I)       punchThroughDistance   : 500.00
[10/29 17:21:20    175s] (I)       scenicBound            : 1.15
[10/29 17:21:20    175s] (I)       maxScenicToAvoidBlk    : 100.00
[10/29 17:21:20    175s] (I)       source-to-sink ratio   : 0.00
[10/29 17:21:20    175s] (I)       targetCongestionRatioH : 1.00
[10/29 17:21:20    175s] (I)       targetCongestionRatioV : 1.00
[10/29 17:21:20    175s] (I)       layerCongestionRatio   : 0.70
[10/29 17:21:20    175s] (I)       m1CongestionRatio      : 0.10
[10/29 17:21:20    175s] (I)       m2m3CongestionRatio    : 0.70
[10/29 17:21:20    175s] (I)       localRouteEffort       : 1.00
[10/29 17:21:20    175s] (I)       numSitesBlockedByOneVia: 8.00
[10/29 17:21:20    175s] (I)       supplyScaleFactorH     : 1.00
[10/29 17:21:20    175s] (I)       supplyScaleFactorV     : 1.00
[10/29 17:21:20    175s] (I)       highlight3DOverflowFactor: 0.00
[10/29 17:21:20    175s] (I)       routeVias              : 
[10/29 17:21:20    175s] (I)       readTROption           : true
[10/29 17:21:20    175s] (I)       extraSpacingFactor     : 1.00
[10/29 17:21:20    175s] [NR-eGR] numTracksPerClockWire  : 0
[10/29 17:21:20    175s] (I)       routeSelectedNetsOnly  : false
[10/29 17:21:20    175s] (I)       clkNetUseMaxDemand     : false
[10/29 17:21:20    175s] (I)       extraDemandForClocks   : 0
[10/29 17:21:20    175s] (I)       steinerRemoveLayers    : false
[10/29 17:21:20    175s] (I)       demoteLayerScenicScale : 1.00
[10/29 17:21:20    175s] (I)       nonpreferLayerCostScale : 100.00
[10/29 17:21:20    175s] (I)       similarTopologyRoutingFast : false
[10/29 17:21:20    175s] (I)       spanningTreeRefinement : false
[10/29 17:21:20    175s] (I)       spanningTreeRefinementAlpha : -1.00
[10/29 17:21:20    175s] (I)       starting read tracks
[10/29 17:21:20    175s] (I)       build grid graph
[10/29 17:21:20    175s] (I)       build grid graph start
[10/29 17:21:20    175s] [NR-eGR] li1 has no routable track
[10/29 17:21:20    175s] [NR-eGR] met1 has single uniform track structure
[10/29 17:21:20    175s] [NR-eGR] met2 has single uniform track structure
[10/29 17:21:20    175s] [NR-eGR] met3 has single uniform track structure
[10/29 17:21:20    175s] [NR-eGR] met4 has single uniform track structure
[10/29 17:21:20    175s] [NR-eGR] met5 has single uniform track structure
[10/29 17:21:20    175s] (I)       build grid graph end
[10/29 17:21:20    175s] (I)       merge level 0
[10/29 17:21:20    175s] (I)       numViaLayers=6
[10/29 17:21:20    175s] (I)       Reading via L1M1_PR for layer: 0 
[10/29 17:21:20    175s] (I)       Reading via M1M2_PR_M for layer: 1 
[10/29 17:21:20    175s] (I)       Reading via M2M3_PR_R for layer: 2 
[10/29 17:21:20    175s] (I)       Reading via M3M4_PR for layer: 3 
[10/29 17:21:20    175s] (I)       Reading via M4M5_PR for layer: 4 
[10/29 17:21:20    175s] (I)       end build via table
[10/29 17:21:20    175s] [NR-eGR] Read 140028 PG shapes in 0.021 seconds
[10/29 17:21:20    175s] 
[10/29 17:21:20    175s] [NR-eGR] numRoutingBlks=0 numInstBlks=798995 numPGBlocks=140028 numBumpBlks=0 numBoundaryFakeBlks=0
[10/29 17:21:20    175s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[10/29 17:21:20    175s] (I)       readDataFromPlaceDB
[10/29 17:21:20    175s] (I)       Read net information..
[10/29 17:21:20    175s] [NR-eGR] Read numTotalNets=84  numIgnoredNets=0
[10/29 17:21:20    175s] (I)       Read testcase time = 0.000 seconds
[10/29 17:21:20    175s] 
[10/29 17:21:20    175s] (I)       read default dcut vias
[10/29 17:21:20    175s] (I)       Reading via L1M1_PR for layer: 0 
[10/29 17:21:20    175s] (I)       Reading via M1M2_PR for layer: 1 
[10/29 17:21:20    175s] (I)       Reading via M2M3_PR for layer: 2 
[10/29 17:21:20    175s] (I)       Reading via M3M4_PR for layer: 3 
[10/29 17:21:20    175s] (I)       Reading via M4M5_PR for layer: 4 
[10/29 17:21:20    175s] (I)       early_global_route_priority property id does not exist.
[10/29 17:21:20    175s] (I)       build grid graph start
[10/29 17:21:20    175s] (I)       build grid graph end
[10/29 17:21:20    175s] (I)       Model blockage into capacity
[10/29 17:21:20    175s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[10/29 17:21:20    175s] (I)       Modeling time = 0.073 seconds
[10/29 17:21:20    175s] 
[10/29 17:21:20    175s] (I)       Number of ignored nets = 0
[10/29 17:21:20    175s] (I)       Number of fixed nets = 0.  Ignored: Yes
[10/29 17:21:20    175s] (I)       Number of clock nets = 1.  Ignored: No
[10/29 17:21:20    175s] (I)       Number of analog nets = 0.  Ignored: Yes
[10/29 17:21:20    175s] (I)       Number of special nets = 0.  Ignored: Yes
[10/29 17:21:20    175s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[10/29 17:21:20    175s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[10/29 17:21:20    175s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[10/29 17:21:20    175s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[10/29 17:21:20    175s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/29 17:21:20    175s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[10/29 17:21:20    175s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2799.8 MB
[10/29 17:21:20    175s] (I)       Ndr track 0 does not exist
[10/29 17:21:20    175s] (I)       Layer1  viaCost=200.00
[10/29 17:21:20    175s] (I)       Layer2  viaCost=200.00
[10/29 17:21:20    175s] (I)       Layer3  viaCost=300.00
[10/29 17:21:20    175s] (I)       Layer4  viaCost=200.00
[10/29 17:21:20    175s] (I)       Layer5  viaCost=200.00
[10/29 17:21:20    175s] (I)       ---------------------Grid Graph Info--------------------
[10/29 17:21:20    175s] (I)       Routing area        : (1840, 1840) - (4000000, 4000000)
[10/29 17:21:20    175s] (I)       Core area           : (10000, 10000) - (3990000, 3990000)
[10/29 17:21:20    175s] (I)       Site width          :   460  (dbu)
[10/29 17:21:20    175s] (I)       Row height          :  2720  (dbu)
[10/29 17:21:20    175s] (I)       GCell width         : 62560  (dbu)
[10/29 17:21:20    175s] (I)       GCell height        : 62560  (dbu)
[10/29 17:21:20    175s] (I)       Grid                :    64    64     6
[10/29 17:21:20    175s] (I)       Layer numbers       :     1     2     3     4     5     6
[10/29 17:21:20    175s] (I)       Vertical capacity   :     0     0 62560     0 62560     0
[10/29 17:21:20    175s] (I)       Horizontal capacity :     0 62560     0 62560     0 62560
[10/29 17:21:20    175s] (I)       Default wire width  :   170   140   140   300   300  1600
[10/29 17:21:20    175s] (I)       Default wire space  :   170   140   140   300   300  1600
[10/29 17:21:20    175s] (I)       Default wire pitch  :   340   280   280   600   600  3200
[10/29 17:21:20    175s] (I)       Default pitch size  :   340   340   460   610   690  3660
[10/29 17:21:20    175s] (I)       First track coord   :     0   310   570   410   570  2850
[10/29 17:21:20    175s] (I)       Num tracks per GCell: 184.00 184.00 136.00 102.56 90.67 17.09
[10/29 17:21:20    175s] (I)       Total num of tracks :     0 11764  8695  6557  5797  1092
[10/29 17:21:20    175s] (I)       Num of masks        :     1     1     1     1     1     1
[10/29 17:21:20    175s] (I)       Num of trim masks   :     0     0     0     0     0     0
[10/29 17:21:20    175s] (I)       --------------------------------------------------------
[10/29 17:21:20    175s] 
[10/29 17:21:20    175s] [NR-eGR] ============ Routing rule table ============
[10/29 17:21:20    175s] [NR-eGR] Rule id: 0  Nets: 84 
[10/29 17:21:20    175s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[10/29 17:21:20    175s] (I)       Pitch:  L1=340  L2=340  L3=460  L4=610  L5=690  L6=3660
[10/29 17:21:20    175s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[10/29 17:21:20    175s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[10/29 17:21:20    175s] [NR-eGR] ========================================
[10/29 17:21:20    175s] [NR-eGR] 
[10/29 17:21:20    175s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[10/29 17:21:20    175s] (I)       blocked tracks on layer2 : = 187438 / 752896 (24.90%)
[10/29 17:21:20    175s] (I)       blocked tracks on layer3 : = 26112 / 556480 (4.69%)
[10/29 17:21:20    175s] (I)       blocked tracks on layer4 : = 42752 / 419648 (10.19%)
[10/29 17:21:20    175s] (I)       blocked tracks on layer5 : = 57600 / 371008 (15.53%)
[10/29 17:21:20    175s] (I)       blocked tracks on layer6 : = 41792 / 69888 (59.80%)
[10/29 17:21:20    175s] (I)       After initializing earlyGlobalRoute syMemory usage = 2799.8 MB
[10/29 17:21:20    175s] (I)       Loading and dumping file time : 0.87 seconds
[10/29 17:21:20    175s] (I)       ============= Initialization =============
[10/29 17:21:20    175s] (I)       numLocalWires=163  numGlobalNetBranches=34  numLocalNetBranches=72
[10/29 17:21:20    175s] (I)       totalPins=236  totalGlobalPin=77 (32.63%)
[10/29 17:21:20    175s] (I)       total 2D Cap : 1814512 = (970581 H, 843931 V)
[10/29 17:21:20    175s] (I)       ============  Phase 1a Route ============
[10/29 17:21:20    175s] (I)       Phase 1a runs 0.00 seconds
[10/29 17:21:20    175s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[10/29 17:21:20    175s] (I)       Usage: 284 = (284 H, 0 V) = (0.03% H, 0.00% V) = (1.777e+04um H, 0.000e+00um V)
[10/29 17:21:20    175s] (I)       
[10/29 17:21:20    175s] (I)       ============  Phase 1b Route ============
[10/29 17:21:20    175s] (I)       Usage: 284 = (284 H, 0 V) = (0.03% H, 0.00% V) = (1.777e+04um H, 0.000e+00um V)
[10/29 17:21:20    175s] (I)       
[10/29 17:21:20    175s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[10/29 17:21:20    175s] 
[10/29 17:21:20    175s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[10/29 17:21:20    175s] Finished Early Global Route rough congestion estimation: mem = 2799.8M
[10/29 17:21:20    175s] earlyGlobalRoute rough estimation gcell size 23 row height
[10/29 17:21:20    175s] OPERPROF: Starting CDPad at level 1, MEM:2799.8M
[10/29 17:21:22    176s] CDPadU 0.000 -> 0.000
[10/29 17:21:22    177s] OPERPROF: Finished CDPad at level 1, CPU:1.423, REAL:1.434, MEM:2799.8M
[10/29 17:21:27    182s] Global placement CDP skipped at cutLevel 11.
[10/29 17:21:27    182s] Iteration 11: Total net bbox = 1.782e+04 (1.76e+04 1.99e+02)
[10/29 17:21:27    182s]               Est.  stn bbox = 2.096e+04 (2.07e+04 2.20e+02)
[10/29 17:21:27    182s]               cpu = 0:00:14.5 real = 0:00:15.0 mem = 2863.8M
[10/29 17:21:27    182s] Iteration 12: Total net bbox = 1.782e+04 (1.76e+04 1.99e+02)
[10/29 17:21:27    182s]               Est.  stn bbox = 2.096e+04 (2.07e+04 2.20e+02)
[10/29 17:21:27    182s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2863.8M
[10/29 17:21:34    189s] Starting Early Global Route rough congestion estimation: mem = 2863.8M
[10/29 17:21:34    189s] (I)       Reading DB...
[10/29 17:21:34    189s] (I)       Read data from FE... (mem=2863.8M)
[10/29 17:21:34    189s] (I)       Read nodes and places... (mem=2863.8M)
[10/29 17:21:34    189s] (I)       Done Read nodes and places (cpu=0.597s, mem=2863.8M)
[10/29 17:21:34    189s] (I)       Read nets... (mem=2863.8M)
[10/29 17:21:34    189s] (I)       Done Read nets (cpu=0.000s, mem=2863.8M)
[10/29 17:21:34    189s] (I)       Done Read data from FE (cpu=0.597s, mem=2863.8M)
[10/29 17:21:34    189s] (I)       before initializing RouteDB syMemory usage = 2863.8 MB
[10/29 17:21:34    189s] (I)       congestionReportName   : 
[10/29 17:21:34    189s] (I)       layerRangeFor2DCongestion : 
[10/29 17:21:34    189s] (I)       buildTerm2TermWires    : 1
[10/29 17:21:34    189s] (I)       doTrackAssignment      : 1
[10/29 17:21:34    189s] (I)       dumpBookshelfFiles     : 0
[10/29 17:21:34    189s] (I)       numThreads             : 4
[10/29 17:21:34    189s] (I)       bufferingAwareRouting  : false
[10/29 17:21:34    189s] [NR-eGR] honorMsvRouteConstraint: false
[10/29 17:21:34    189s] (I)       honorPin               : false
[10/29 17:21:34    189s] (I)       honorPinGuide          : true
[10/29 17:21:34    189s] (I)       honorPartition         : false
[10/29 17:21:34    189s] (I)       honorPartitionAllowFeedthru: false
[10/29 17:21:34    189s] (I)       allowPartitionCrossover: false
[10/29 17:21:34    189s] (I)       honorSingleEntry       : true
[10/29 17:21:34    189s] (I)       honorSingleEntryStrong : true
[10/29 17:21:34    189s] (I)       handleViaSpacingRule   : false
[10/29 17:21:34    189s] (I)       handleEolSpacingRule   : false
[10/29 17:21:34    189s] (I)       PDConstraint           : none
[10/29 17:21:34    189s] (I)       expBetterNDRHandling   : false
[10/29 17:21:34    189s] [NR-eGR] honorClockSpecNDR      : 0
[10/29 17:21:34    189s] (I)       routingEffortLevel     : 3
[10/29 17:21:34    189s] (I)       effortLevel            : standard
[10/29 17:21:34    189s] [NR-eGR] minRouteLayer          : 2
[10/29 17:21:34    189s] [NR-eGR] maxRouteLayer          : 127
[10/29 17:21:34    189s] (I)       relaxedTopLayerCeiling : 127
[10/29 17:21:34    189s] (I)       relaxedBottomLayerFloor: 2
[10/29 17:21:34    189s] (I)       numRowsPerGCell        : 12
[10/29 17:21:34    189s] (I)       speedUpLargeDesign     : 0
[10/29 17:21:34    189s] (I)       multiThreadingTA       : 1
[10/29 17:21:34    189s] (I)       optimizationMode       : false
[10/29 17:21:34    189s] (I)       routeSecondPG          : false
[10/29 17:21:34    189s] (I)       scenicRatioForLayerRelax: 0.00
[10/29 17:21:34    189s] (I)       detourLimitForLayerRelax: 0.00
[10/29 17:21:34    189s] (I)       punchThroughDistance   : 500.00
[10/29 17:21:34    189s] (I)       scenicBound            : 1.15
[10/29 17:21:34    189s] (I)       maxScenicToAvoidBlk    : 100.00
[10/29 17:21:34    189s] (I)       source-to-sink ratio   : 0.00
[10/29 17:21:34    189s] (I)       targetCongestionRatioH : 1.00
[10/29 17:21:34    189s] (I)       targetCongestionRatioV : 1.00
[10/29 17:21:34    189s] (I)       layerCongestionRatio   : 0.70
[10/29 17:21:34    189s] (I)       m1CongestionRatio      : 0.10
[10/29 17:21:34    189s] (I)       m2m3CongestionRatio    : 0.70
[10/29 17:21:34    189s] (I)       localRouteEffort       : 1.00
[10/29 17:21:34    189s] (I)       numSitesBlockedByOneVia: 8.00
[10/29 17:21:34    189s] (I)       supplyScaleFactorH     : 1.00
[10/29 17:21:34    189s] (I)       supplyScaleFactorV     : 1.00
[10/29 17:21:34    189s] (I)       highlight3DOverflowFactor: 0.00
[10/29 17:21:34    189s] (I)       routeVias              : 
[10/29 17:21:34    189s] (I)       readTROption           : true
[10/29 17:21:34    189s] (I)       extraSpacingFactor     : 1.00
[10/29 17:21:34    189s] [NR-eGR] numTracksPerClockWire  : 0
[10/29 17:21:34    189s] (I)       routeSelectedNetsOnly  : false
[10/29 17:21:34    189s] (I)       clkNetUseMaxDemand     : false
[10/29 17:21:34    189s] (I)       extraDemandForClocks   : 0
[10/29 17:21:34    189s] (I)       steinerRemoveLayers    : false
[10/29 17:21:34    189s] (I)       demoteLayerScenicScale : 1.00
[10/29 17:21:34    189s] (I)       nonpreferLayerCostScale : 100.00
[10/29 17:21:34    189s] (I)       similarTopologyRoutingFast : false
[10/29 17:21:34    189s] (I)       spanningTreeRefinement : false
[10/29 17:21:34    189s] (I)       spanningTreeRefinementAlpha : -1.00
[10/29 17:21:34    189s] (I)       starting read tracks
[10/29 17:21:34    189s] (I)       build grid graph
[10/29 17:21:34    189s] (I)       build grid graph start
[10/29 17:21:34    189s] [NR-eGR] li1 has no routable track
[10/29 17:21:34    189s] [NR-eGR] met1 has single uniform track structure
[10/29 17:21:34    189s] [NR-eGR] met2 has single uniform track structure
[10/29 17:21:34    189s] [NR-eGR] met3 has single uniform track structure
[10/29 17:21:34    189s] [NR-eGR] met4 has single uniform track structure
[10/29 17:21:34    189s] [NR-eGR] met5 has single uniform track structure
[10/29 17:21:34    189s] (I)       build grid graph end
[10/29 17:21:34    189s] (I)       merge level 0
[10/29 17:21:34    189s] (I)       numViaLayers=6
[10/29 17:21:34    189s] (I)       Reading via L1M1_PR for layer: 0 
[10/29 17:21:34    189s] (I)       Reading via M1M2_PR_M for layer: 1 
[10/29 17:21:34    189s] (I)       Reading via M2M3_PR_R for layer: 2 
[10/29 17:21:34    189s] (I)       Reading via M3M4_PR for layer: 3 
[10/29 17:21:34    189s] (I)       Reading via M4M5_PR for layer: 4 
[10/29 17:21:34    189s] (I)       end build via table
[10/29 17:21:35    189s] [NR-eGR] Read 140028 PG shapes in 0.021 seconds
[10/29 17:21:35    189s] 
[10/29 17:21:35    189s] [NR-eGR] numRoutingBlks=0 numInstBlks=798995 numPGBlocks=140028 numBumpBlks=0 numBoundaryFakeBlks=0
[10/29 17:21:35    189s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[10/29 17:21:35    189s] (I)       readDataFromPlaceDB
[10/29 17:21:35    189s] (I)       Read net information..
[10/29 17:21:35    189s] [NR-eGR] Read numTotalNets=84  numIgnoredNets=0
[10/29 17:21:35    189s] (I)       Read testcase time = 0.000 seconds
[10/29 17:21:35    189s] 
[10/29 17:21:35    189s] (I)       read default dcut vias
[10/29 17:21:35    189s] (I)       Reading via L1M1_PR for layer: 0 
[10/29 17:21:35    189s] (I)       Reading via M1M2_PR for layer: 1 
[10/29 17:21:35    189s] (I)       Reading via M2M3_PR for layer: 2 
[10/29 17:21:35    189s] (I)       Reading via M3M4_PR for layer: 3 
[10/29 17:21:35    189s] (I)       Reading via M4M5_PR for layer: 4 
[10/29 17:21:35    189s] (I)       early_global_route_priority property id does not exist.
[10/29 17:21:35    189s] (I)       build grid graph start
[10/29 17:21:35    189s] (I)       build grid graph end
[10/29 17:21:35    189s] (I)       Model blockage into capacity
[10/29 17:21:35    189s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[10/29 17:21:35    189s] (I)       Modeling time = 0.096 seconds
[10/29 17:21:35    189s] 
[10/29 17:21:35    189s] (I)       Number of ignored nets = 0
[10/29 17:21:35    189s] (I)       Number of fixed nets = 0.  Ignored: Yes
[10/29 17:21:35    189s] (I)       Number of clock nets = 1.  Ignored: No
[10/29 17:21:35    189s] (I)       Number of analog nets = 0.  Ignored: Yes
[10/29 17:21:35    189s] (I)       Number of special nets = 0.  Ignored: Yes
[10/29 17:21:35    189s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[10/29 17:21:35    189s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[10/29 17:21:35    189s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[10/29 17:21:35    189s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[10/29 17:21:35    189s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/29 17:21:35    189s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[10/29 17:21:35    189s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2863.8 MB
[10/29 17:21:35    189s] (I)       Ndr track 0 does not exist
[10/29 17:21:35    189s] (I)       Layer1  viaCost=200.00
[10/29 17:21:35    189s] (I)       Layer2  viaCost=200.00
[10/29 17:21:35    189s] (I)       Layer3  viaCost=300.00
[10/29 17:21:35    189s] (I)       Layer4  viaCost=200.00
[10/29 17:21:35    189s] (I)       Layer5  viaCost=200.00
[10/29 17:21:35    189s] (I)       ---------------------Grid Graph Info--------------------
[10/29 17:21:35    189s] (I)       Routing area        : (1840, 1840) - (4000000, 4000000)
[10/29 17:21:35    189s] (I)       Core area           : (10000, 10000) - (3990000, 3990000)
[10/29 17:21:35    189s] (I)       Site width          :   460  (dbu)
[10/29 17:21:35    189s] (I)       Row height          :  2720  (dbu)
[10/29 17:21:35    189s] (I)       GCell width         : 32640  (dbu)
[10/29 17:21:35    189s] (I)       GCell height        : 32640  (dbu)
[10/29 17:21:35    189s] (I)       Grid                :   123   123     6
[10/29 17:21:35    189s] (I)       Layer numbers       :     1     2     3     4     5     6
[10/29 17:21:35    189s] (I)       Vertical capacity   :     0     0 32640     0 32640     0
[10/29 17:21:35    189s] (I)       Horizontal capacity :     0 32640     0 32640     0 32640
[10/29 17:21:35    189s] (I)       Default wire width  :   170   140   140   300   300  1600
[10/29 17:21:35    189s] (I)       Default wire space  :   170   140   140   300   300  1600
[10/29 17:21:35    189s] (I)       Default wire pitch  :   340   280   280   600   600  3200
[10/29 17:21:35    189s] (I)       Default pitch size  :   340   340   460   610   690  3660
[10/29 17:21:35    189s] (I)       First track coord   :     0   310   570   410   570  2850
[10/29 17:21:35    189s] (I)       Num tracks per GCell: 96.00 96.00 70.96 53.51 47.30  8.92
[10/29 17:21:35    189s] (I)       Total num of tracks :     0 11764  8695  6557  5797  1092
[10/29 17:21:35    189s] (I)       Num of masks        :     1     1     1     1     1     1
[10/29 17:21:35    189s] (I)       Num of trim masks   :     0     0     0     0     0     0
[10/29 17:21:35    189s] (I)       --------------------------------------------------------
[10/29 17:21:35    189s] 
[10/29 17:21:35    189s] [NR-eGR] ============ Routing rule table ============
[10/29 17:21:35    189s] [NR-eGR] Rule id: 0  Nets: 84 
[10/29 17:21:35    189s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[10/29 17:21:35    189s] (I)       Pitch:  L1=340  L2=340  L3=460  L4=610  L5=690  L6=3660
[10/29 17:21:35    189s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[10/29 17:21:35    189s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[10/29 17:21:35    189s] [NR-eGR] ========================================
[10/29 17:21:35    189s] [NR-eGR] 
[10/29 17:21:35    189s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[10/29 17:21:35    189s] (I)       blocked tracks on layer2 : = 360200 / 1446972 (24.89%)
[10/29 17:21:35    189s] (I)       blocked tracks on layer3 : = 50184 / 1069485 (4.69%)
[10/29 17:21:35    189s] (I)       blocked tracks on layer4 : = 82164 / 806511 (10.19%)
[10/29 17:21:35    189s] (I)       blocked tracks on layer5 : = 110700 / 713031 (15.53%)
[10/29 17:21:35    189s] (I)       blocked tracks on layer6 : = 80319 / 134316 (59.80%)
[10/29 17:21:35    189s] (I)       After initializing earlyGlobalRoute syMemory usage = 2863.8 MB
[10/29 17:21:35    189s] (I)       Loading and dumping file time : 0.87 seconds
[10/29 17:21:35    190s] (I)       ============= Initialization =============
[10/29 17:21:35    190s] (I)       numLocalWires=163  numGlobalNetBranches=40  numLocalNetBranches=67
[10/29 17:21:35    190s] (I)       totalPins=236  totalGlobalPin=76 (32.20%)
[10/29 17:21:35    190s] (I)       total 2D Cap : 3489848 = (1867215 H, 1622633 V)
[10/29 17:21:35    190s] (I)       ============  Phase 1a Route ============
[10/29 17:21:35    190s] (I)       Phase 1a runs 0.00 seconds
[10/29 17:21:35    190s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[10/29 17:21:35    190s] (I)       Usage: 535 = (535 H, 0 V) = (0.03% H, 0.00% V) = (1.746e+04um H, 0.000e+00um V)
[10/29 17:21:35    190s] (I)       
[10/29 17:21:35    190s] (I)       ============  Phase 1b Route ============
[10/29 17:21:35    190s] (I)       Usage: 535 = (535 H, 0 V) = (0.03% H, 0.00% V) = (1.746e+04um H, 0.000e+00um V)
[10/29 17:21:35    190s] (I)       
[10/29 17:21:35    190s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[10/29 17:21:35    190s] 
[10/29 17:21:35    190s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[10/29 17:21:35    190s] Finished Early Global Route rough congestion estimation: mem = 2863.8M
[10/29 17:21:35    190s] earlyGlobalRoute rough estimation gcell size 12 row height
[10/29 17:21:35    190s] OPERPROF: Starting CDPad at level 1, MEM:2863.8M
[10/29 17:21:36    191s] CDPadU 0.000 -> 0.000
[10/29 17:21:37    191s] OPERPROF: Finished CDPad at level 1, CPU:1.671, REAL:1.684, MEM:2863.8M
[10/29 17:21:42    197s] Global placement CDP skipped at cutLevel 13.
[10/29 17:21:42    197s] Iteration 13: Total net bbox = 1.775e+04 (1.76e+04 1.99e+02)
[10/29 17:21:42    197s]               Est.  stn bbox = 2.087e+04 (2.07e+04 2.20e+02)
[10/29 17:21:42    197s]               cpu = 0:00:14.6 real = 0:00:15.0 mem = 2863.8M
[10/29 17:21:42    197s] Iteration 14: Total net bbox = 1.775e+04 (1.76e+04 1.99e+02)
[10/29 17:21:42    197s]               Est.  stn bbox = 2.087e+04 (2.07e+04 2.20e+02)
[10/29 17:21:42    197s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2863.8M
[10/29 17:21:48    203s] Starting Early Global Route rough congestion estimation: mem = 2863.8M
[10/29 17:21:48    203s] (I)       Reading DB...
[10/29 17:21:48    203s] (I)       Read data from FE... (mem=2863.8M)
[10/29 17:21:48    203s] (I)       Read nodes and places... (mem=2863.8M)
[10/29 17:21:49    204s] (I)       Done Read nodes and places (cpu=0.532s, mem=2863.8M)
[10/29 17:21:49    204s] (I)       Read nets... (mem=2863.8M)
[10/29 17:21:49    204s] (I)       Done Read nets (cpu=0.000s, mem=2863.8M)
[10/29 17:21:49    204s] (I)       Done Read data from FE (cpu=0.533s, mem=2863.8M)
[10/29 17:21:49    204s] (I)       before initializing RouteDB syMemory usage = 2863.8 MB
[10/29 17:21:49    204s] (I)       congestionReportName   : 
[10/29 17:21:49    204s] (I)       layerRangeFor2DCongestion : 
[10/29 17:21:49    204s] (I)       buildTerm2TermWires    : 1
[10/29 17:21:49    204s] (I)       doTrackAssignment      : 1
[10/29 17:21:49    204s] (I)       dumpBookshelfFiles     : 0
[10/29 17:21:49    204s] (I)       numThreads             : 4
[10/29 17:21:49    204s] (I)       bufferingAwareRouting  : false
[10/29 17:21:49    204s] [NR-eGR] honorMsvRouteConstraint: false
[10/29 17:21:49    204s] (I)       honorPin               : false
[10/29 17:21:49    204s] (I)       honorPinGuide          : true
[10/29 17:21:49    204s] (I)       honorPartition         : false
[10/29 17:21:49    204s] (I)       honorPartitionAllowFeedthru: false
[10/29 17:21:49    204s] (I)       allowPartitionCrossover: false
[10/29 17:21:49    204s] (I)       honorSingleEntry       : true
[10/29 17:21:49    204s] (I)       honorSingleEntryStrong : true
[10/29 17:21:49    204s] (I)       handleViaSpacingRule   : false
[10/29 17:21:49    204s] (I)       handleEolSpacingRule   : false
[10/29 17:21:49    204s] (I)       PDConstraint           : none
[10/29 17:21:49    204s] (I)       expBetterNDRHandling   : false
[10/29 17:21:49    204s] [NR-eGR] honorClockSpecNDR      : 0
[10/29 17:21:49    204s] (I)       routingEffortLevel     : 3
[10/29 17:21:49    204s] (I)       effortLevel            : standard
[10/29 17:21:49    204s] [NR-eGR] minRouteLayer          : 2
[10/29 17:21:49    204s] [NR-eGR] maxRouteLayer          : 127
[10/29 17:21:49    204s] (I)       relaxedTopLayerCeiling : 127
[10/29 17:21:49    204s] (I)       relaxedBottomLayerFloor: 2
[10/29 17:21:49    204s] (I)       numRowsPerGCell        : 6
[10/29 17:21:49    204s] (I)       speedUpLargeDesign     : 0
[10/29 17:21:49    204s] (I)       multiThreadingTA       : 1
[10/29 17:21:49    204s] (I)       optimizationMode       : false
[10/29 17:21:49    204s] (I)       routeSecondPG          : false
[10/29 17:21:49    204s] (I)       scenicRatioForLayerRelax: 0.00
[10/29 17:21:49    204s] (I)       detourLimitForLayerRelax: 0.00
[10/29 17:21:49    204s] (I)       punchThroughDistance   : 500.00
[10/29 17:21:49    204s] (I)       scenicBound            : 1.15
[10/29 17:21:49    204s] (I)       maxScenicToAvoidBlk    : 100.00
[10/29 17:21:49    204s] (I)       source-to-sink ratio   : 0.00
[10/29 17:21:49    204s] (I)       targetCongestionRatioH : 1.00
[10/29 17:21:49    204s] (I)       targetCongestionRatioV : 1.00
[10/29 17:21:49    204s] (I)       layerCongestionRatio   : 0.70
[10/29 17:21:49    204s] (I)       m1CongestionRatio      : 0.10
[10/29 17:21:49    204s] (I)       m2m3CongestionRatio    : 0.70
[10/29 17:21:49    204s] (I)       localRouteEffort       : 1.00
[10/29 17:21:49    204s] (I)       numSitesBlockedByOneVia: 8.00
[10/29 17:21:49    204s] (I)       supplyScaleFactorH     : 1.00
[10/29 17:21:49    204s] (I)       supplyScaleFactorV     : 1.00
[10/29 17:21:49    204s] (I)       highlight3DOverflowFactor: 0.00
[10/29 17:21:49    204s] (I)       routeVias              : 
[10/29 17:21:49    204s] (I)       readTROption           : true
[10/29 17:21:49    204s] (I)       extraSpacingFactor     : 1.00
[10/29 17:21:49    204s] [NR-eGR] numTracksPerClockWire  : 0
[10/29 17:21:49    204s] (I)       routeSelectedNetsOnly  : false
[10/29 17:21:49    204s] (I)       clkNetUseMaxDemand     : false
[10/29 17:21:49    204s] (I)       extraDemandForClocks   : 0
[10/29 17:21:49    204s] (I)       steinerRemoveLayers    : false
[10/29 17:21:49    204s] (I)       demoteLayerScenicScale : 1.00
[10/29 17:21:49    204s] (I)       nonpreferLayerCostScale : 100.00
[10/29 17:21:49    204s] (I)       similarTopologyRoutingFast : false
[10/29 17:21:49    204s] (I)       spanningTreeRefinement : false
[10/29 17:21:49    204s] (I)       spanningTreeRefinementAlpha : -1.00
[10/29 17:21:49    204s] (I)       starting read tracks
[10/29 17:21:49    204s] (I)       build grid graph
[10/29 17:21:49    204s] (I)       build grid graph start
[10/29 17:21:49    204s] [NR-eGR] li1 has no routable track
[10/29 17:21:49    204s] [NR-eGR] met1 has single uniform track structure
[10/29 17:21:49    204s] [NR-eGR] met2 has single uniform track structure
[10/29 17:21:49    204s] [NR-eGR] met3 has single uniform track structure
[10/29 17:21:49    204s] [NR-eGR] met4 has single uniform track structure
[10/29 17:21:49    204s] [NR-eGR] met5 has single uniform track structure
[10/29 17:21:49    204s] (I)       build grid graph end
[10/29 17:21:49    204s] (I)       merge level 0
[10/29 17:21:49    204s] (I)       numViaLayers=6
[10/29 17:21:49    204s] (I)       Reading via L1M1_PR for layer: 0 
[10/29 17:21:49    204s] (I)       Reading via M1M2_PR_M for layer: 1 
[10/29 17:21:49    204s] (I)       Reading via M2M3_PR_R for layer: 2 
[10/29 17:21:49    204s] (I)       Reading via M3M4_PR for layer: 3 
[10/29 17:21:49    204s] (I)       Reading via M4M5_PR for layer: 4 
[10/29 17:21:49    204s] (I)       end build via table
[10/29 17:21:49    204s] [NR-eGR] Read 140028 PG shapes in 0.020 seconds
[10/29 17:21:49    204s] 
[10/29 17:21:49    204s] [NR-eGR] numRoutingBlks=0 numInstBlks=798995 numPGBlocks=140028 numBumpBlks=0 numBoundaryFakeBlks=0
[10/29 17:21:49    204s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[10/29 17:21:49    204s] (I)       readDataFromPlaceDB
[10/29 17:21:49    204s] (I)       Read net information..
[10/29 17:21:49    204s] [NR-eGR] Read numTotalNets=84  numIgnoredNets=0
[10/29 17:21:49    204s] (I)       Read testcase time = 0.000 seconds
[10/29 17:21:49    204s] 
[10/29 17:21:49    204s] (I)       read default dcut vias
[10/29 17:21:49    204s] (I)       Reading via L1M1_PR for layer: 0 
[10/29 17:21:49    204s] (I)       Reading via M1M2_PR for layer: 1 
[10/29 17:21:49    204s] (I)       Reading via M2M3_PR for layer: 2 
[10/29 17:21:49    204s] (I)       Reading via M3M4_PR for layer: 3 
[10/29 17:21:49    204s] (I)       Reading via M4M5_PR for layer: 4 
[10/29 17:21:49    204s] (I)       early_global_route_priority property id does not exist.
[10/29 17:21:49    204s] (I)       build grid graph start
[10/29 17:21:49    204s] (I)       build grid graph end
[10/29 17:21:49    204s] (I)       Model blockage into capacity
[10/29 17:21:49    204s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[10/29 17:21:49    204s] (I)       Modeling time = 0.169 seconds
[10/29 17:21:49    204s] 
[10/29 17:21:49    204s] (I)       Number of ignored nets = 0
[10/29 17:21:49    204s] (I)       Number of fixed nets = 0.  Ignored: Yes
[10/29 17:21:49    204s] (I)       Number of clock nets = 1.  Ignored: No
[10/29 17:21:49    204s] (I)       Number of analog nets = 0.  Ignored: Yes
[10/29 17:21:49    204s] (I)       Number of special nets = 0.  Ignored: Yes
[10/29 17:21:49    204s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[10/29 17:21:49    204s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[10/29 17:21:49    204s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[10/29 17:21:49    204s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[10/29 17:21:49    204s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/29 17:21:49    204s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[10/29 17:21:49    204s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2863.8 MB
[10/29 17:21:49    204s] (I)       Ndr track 0 does not exist
[10/29 17:21:49    204s] (I)       Layer1  viaCost=200.00
[10/29 17:21:49    204s] (I)       Layer2  viaCost=200.00
[10/29 17:21:49    204s] (I)       Layer3  viaCost=300.00
[10/29 17:21:49    204s] (I)       Layer4  viaCost=200.00
[10/29 17:21:49    204s] (I)       Layer5  viaCost=200.00
[10/29 17:21:49    204s] (I)       ---------------------Grid Graph Info--------------------
[10/29 17:21:49    204s] (I)       Routing area        : (1840, 1840) - (4000000, 4000000)
[10/29 17:21:49    204s] (I)       Core area           : (10000, 10000) - (3990000, 3990000)
[10/29 17:21:49    204s] (I)       Site width          :   460  (dbu)
[10/29 17:21:49    204s] (I)       Row height          :  2720  (dbu)
[10/29 17:21:49    204s] (I)       GCell width         : 16320  (dbu)
[10/29 17:21:49    204s] (I)       GCell height        : 16320  (dbu)
[10/29 17:21:49    204s] (I)       Grid                :   245   245     6
[10/29 17:21:49    204s] (I)       Layer numbers       :     1     2     3     4     5     6
[10/29 17:21:49    204s] (I)       Vertical capacity   :     0     0 16320     0 16320     0
[10/29 17:21:49    204s] (I)       Horizontal capacity :     0 16320     0 16320     0 16320
[10/29 17:21:49    204s] (I)       Default wire width  :   170   140   140   300   300  1600
[10/29 17:21:49    204s] (I)       Default wire space  :   170   140   140   300   300  1600
[10/29 17:21:49    204s] (I)       Default wire pitch  :   340   280   280   600   600  3200
[10/29 17:21:49    204s] (I)       Default pitch size  :   340   340   460   610   690  3660
[10/29 17:21:49    204s] (I)       First track coord   :     0   310   570   410   570  2850
[10/29 17:21:49    204s] (I)       Num tracks per GCell: 48.00 48.00 35.48 26.75 23.65  4.46
[10/29 17:21:49    204s] (I)       Total num of tracks :     0 11764  8695  6557  5797  1092
[10/29 17:21:49    204s] (I)       Num of masks        :     1     1     1     1     1     1
[10/29 17:21:49    204s] (I)       Num of trim masks   :     0     0     0     0     0     0
[10/29 17:21:49    204s] (I)       --------------------------------------------------------
[10/29 17:21:49    204s] 
[10/29 17:21:49    204s] [NR-eGR] ============ Routing rule table ============
[10/29 17:21:49    204s] [NR-eGR] Rule id: 0  Nets: 84 
[10/29 17:21:49    204s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[10/29 17:21:49    204s] (I)       Pitch:  L1=340  L2=340  L3=460  L4=610  L5=690  L6=3660
[10/29 17:21:49    204s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[10/29 17:21:49    204s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[10/29 17:21:49    204s] [NR-eGR] ========================================
[10/29 17:21:49    204s] [NR-eGR] 
[10/29 17:21:49    204s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[10/29 17:21:49    204s] (I)       blocked tracks on layer2 : = 717540 / 2882180 (24.90%)
[10/29 17:21:49    204s] (I)       blocked tracks on layer3 : = 99960 / 2130275 (4.69%)
[10/29 17:21:49    204s] (I)       blocked tracks on layer4 : = 163660 / 1606465 (10.19%)
[10/29 17:21:49    204s] (I)       blocked tracks on layer5 : = 220500 / 1420265 (15.53%)
[10/29 17:21:49    204s] (I)       blocked tracks on layer6 : = 159985 / 267540 (59.80%)
[10/29 17:21:49    204s] (I)       After initializing earlyGlobalRoute syMemory usage = 2863.8 MB
[10/29 17:21:49    204s] (I)       Loading and dumping file time : 0.88 seconds
[10/29 17:21:49    204s] (I)       ============= Initialization =============
[10/29 17:21:49    204s] (I)       numLocalWires=128  numGlobalNetBranches=30  numLocalNetBranches=34
[10/29 17:21:49    204s] (I)       totalPins=236  totalGlobalPin=142 (60.17%)
[10/29 17:21:49    204s] (I)       total 2D Cap : 6947359 = (3716092 H, 3231267 V)
[10/29 17:21:49    204s] (I)       ============  Phase 1a Route ============
[10/29 17:21:49    204s] (I)       Phase 1a runs 0.00 seconds
[10/29 17:21:49    204s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[10/29 17:21:49    204s] (I)       Usage: 1104 = (1088 H, 16 V) = (0.03% H, 0.00% V) = (1.776e+04um H, 2.611e+02um V)
[10/29 17:21:49    204s] (I)       
[10/29 17:21:49    204s] (I)       ============  Phase 1b Route ============
[10/29 17:21:49    204s] (I)       Usage: 1104 = (1088 H, 16 V) = (0.03% H, 0.00% V) = (1.776e+04um H, 2.611e+02um V)
[10/29 17:21:49    204s] (I)       
[10/29 17:21:49    204s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[10/29 17:21:49    204s] 
[10/29 17:21:49    204s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[10/29 17:21:49    204s] Finished Early Global Route rough congestion estimation: mem = 2863.8M
[10/29 17:21:49    204s] earlyGlobalRoute rough estimation gcell size 6 row height
[10/29 17:21:49    204s] OPERPROF: Starting CDPad at level 1, MEM:2863.8M
[10/29 17:21:52    207s] CDPadU 0.000 -> 0.000
[10/29 17:21:52    207s] OPERPROF: Finished CDPad at level 1, CPU:2.754, REAL:2.776, MEM:2863.8M
[10/29 17:21:57    212s] Global placement CDP skipped at cutLevel 15.
[10/29 17:21:57    212s] Iteration 15: Total net bbox = 1.798e+04 (1.77e+04 2.95e+02)
[10/29 17:21:57    212s]               Est.  stn bbox = 2.114e+04 (2.08e+04 3.28e+02)
[10/29 17:21:57    212s]               cpu = 0:00:15.1 real = 0:00:15.0 mem = 2863.8M
[10/29 17:21:57    212s] Iteration 16: Total net bbox = 1.798e+04 (1.77e+04 2.95e+02)
[10/29 17:21:57    212s]               Est.  stn bbox = 2.114e+04 (2.08e+04 3.28e+02)
[10/29 17:21:57    212s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2863.8M
[10/29 17:22:03    218s] Starting Early Global Route rough congestion estimation: mem = 2927.8M
[10/29 17:22:03    218s] (I)       Reading DB...
[10/29 17:22:03    218s] (I)       Read data from FE... (mem=2927.8M)
[10/29 17:22:03    218s] (I)       Read nodes and places... (mem=2927.8M)
[10/29 17:22:04    219s] (I)       Done Read nodes and places (cpu=0.627s, mem=2927.8M)
[10/29 17:22:04    219s] (I)       Read nets... (mem=2927.8M)
[10/29 17:22:04    219s] (I)       Done Read nets (cpu=0.000s, mem=2927.8M)
[10/29 17:22:04    219s] (I)       Done Read data from FE (cpu=0.627s, mem=2927.8M)
[10/29 17:22:04    219s] (I)       before initializing RouteDB syMemory usage = 2927.8 MB
[10/29 17:22:04    219s] (I)       congestionReportName   : 
[10/29 17:22:04    219s] (I)       layerRangeFor2DCongestion : 
[10/29 17:22:04    219s] (I)       buildTerm2TermWires    : 1
[10/29 17:22:04    219s] (I)       doTrackAssignment      : 1
[10/29 17:22:04    219s] (I)       dumpBookshelfFiles     : 0
[10/29 17:22:04    219s] (I)       numThreads             : 4
[10/29 17:22:04    219s] (I)       bufferingAwareRouting  : false
[10/29 17:22:04    219s] [NR-eGR] honorMsvRouteConstraint: false
[10/29 17:22:04    219s] (I)       honorPin               : false
[10/29 17:22:04    219s] (I)       honorPinGuide          : true
[10/29 17:22:04    219s] (I)       honorPartition         : false
[10/29 17:22:04    219s] (I)       honorPartitionAllowFeedthru: false
[10/29 17:22:04    219s] (I)       allowPartitionCrossover: false
[10/29 17:22:04    219s] (I)       honorSingleEntry       : true
[10/29 17:22:04    219s] (I)       honorSingleEntryStrong : true
[10/29 17:22:04    219s] (I)       handleViaSpacingRule   : false
[10/29 17:22:04    219s] (I)       handleEolSpacingRule   : false
[10/29 17:22:04    219s] (I)       PDConstraint           : none
[10/29 17:22:04    219s] (I)       expBetterNDRHandling   : false
[10/29 17:22:04    219s] [NR-eGR] honorClockSpecNDR      : 0
[10/29 17:22:04    219s] (I)       routingEffortLevel     : 3
[10/29 17:22:04    219s] (I)       effortLevel            : standard
[10/29 17:22:04    219s] [NR-eGR] minRouteLayer          : 2
[10/29 17:22:04    219s] [NR-eGR] maxRouteLayer          : 127
[10/29 17:22:04    219s] (I)       relaxedTopLayerCeiling : 127
[10/29 17:22:04    219s] (I)       relaxedBottomLayerFloor: 2
[10/29 17:22:04    219s] (I)       numRowsPerGCell        : 3
[10/29 17:22:04    219s] (I)       speedUpLargeDesign     : 0
[10/29 17:22:04    219s] (I)       multiThreadingTA       : 1
[10/29 17:22:04    219s] (I)       optimizationMode       : false
[10/29 17:22:04    219s] (I)       routeSecondPG          : false
[10/29 17:22:04    219s] (I)       scenicRatioForLayerRelax: 0.00
[10/29 17:22:04    219s] (I)       detourLimitForLayerRelax: 0.00
[10/29 17:22:04    219s] (I)       punchThroughDistance   : 500.00
[10/29 17:22:04    219s] (I)       scenicBound            : 1.15
[10/29 17:22:04    219s] (I)       maxScenicToAvoidBlk    : 100.00
[10/29 17:22:04    219s] (I)       source-to-sink ratio   : 0.00
[10/29 17:22:04    219s] (I)       targetCongestionRatioH : 1.00
[10/29 17:22:04    219s] (I)       targetCongestionRatioV : 1.00
[10/29 17:22:04    219s] (I)       layerCongestionRatio   : 0.70
[10/29 17:22:04    219s] (I)       m1CongestionRatio      : 0.10
[10/29 17:22:04    219s] (I)       m2m3CongestionRatio    : 0.70
[10/29 17:22:04    219s] (I)       localRouteEffort       : 1.00
[10/29 17:22:04    219s] (I)       numSitesBlockedByOneVia: 8.00
[10/29 17:22:04    219s] (I)       supplyScaleFactorH     : 1.00
[10/29 17:22:04    219s] (I)       supplyScaleFactorV     : 1.00
[10/29 17:22:04    219s] (I)       highlight3DOverflowFactor: 0.00
[10/29 17:22:04    219s] (I)       routeVias              : 
[10/29 17:22:04    219s] (I)       readTROption           : true
[10/29 17:22:04    219s] (I)       extraSpacingFactor     : 1.00
[10/29 17:22:04    219s] [NR-eGR] numTracksPerClockWire  : 0
[10/29 17:22:04    219s] (I)       routeSelectedNetsOnly  : false
[10/29 17:22:04    219s] (I)       clkNetUseMaxDemand     : false
[10/29 17:22:04    219s] (I)       extraDemandForClocks   : 0
[10/29 17:22:04    219s] (I)       steinerRemoveLayers    : false
[10/29 17:22:04    219s] (I)       demoteLayerScenicScale : 1.00
[10/29 17:22:04    219s] (I)       nonpreferLayerCostScale : 100.00
[10/29 17:22:04    219s] (I)       similarTopologyRoutingFast : false
[10/29 17:22:04    219s] (I)       spanningTreeRefinement : false
[10/29 17:22:04    219s] (I)       spanningTreeRefinementAlpha : -1.00
[10/29 17:22:04    219s] (I)       starting read tracks
[10/29 17:22:04    219s] (I)       build grid graph
[10/29 17:22:04    219s] (I)       build grid graph start
[10/29 17:22:04    219s] [NR-eGR] li1 has no routable track
[10/29 17:22:04    219s] [NR-eGR] met1 has single uniform track structure
[10/29 17:22:04    219s] [NR-eGR] met2 has single uniform track structure
[10/29 17:22:04    219s] [NR-eGR] met3 has single uniform track structure
[10/29 17:22:04    219s] [NR-eGR] met4 has single uniform track structure
[10/29 17:22:04    219s] [NR-eGR] met5 has single uniform track structure
[10/29 17:22:04    219s] (I)       build grid graph end
[10/29 17:22:04    219s] (I)       merge level 0
[10/29 17:22:04    219s] (I)       numViaLayers=6
[10/29 17:22:04    219s] (I)       Reading via L1M1_PR for layer: 0 
[10/29 17:22:04    219s] (I)       Reading via M1M2_PR_M for layer: 1 
[10/29 17:22:04    219s] (I)       Reading via M2M3_PR_R for layer: 2 
[10/29 17:22:04    219s] (I)       Reading via M3M4_PR for layer: 3 
[10/29 17:22:04    219s] (I)       Reading via M4M5_PR for layer: 4 
[10/29 17:22:04    219s] (I)       end build via table
[10/29 17:22:04    219s] [NR-eGR] Read 140028 PG shapes in 0.022 seconds
[10/29 17:22:04    219s] 
[10/29 17:22:04    219s] [NR-eGR] numRoutingBlks=0 numInstBlks=798995 numPGBlocks=140028 numBumpBlks=0 numBoundaryFakeBlks=0
[10/29 17:22:04    219s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[10/29 17:22:04    219s] (I)       readDataFromPlaceDB
[10/29 17:22:04    219s] (I)       Read net information..
[10/29 17:22:04    219s] [NR-eGR] Read numTotalNets=84  numIgnoredNets=0
[10/29 17:22:04    219s] (I)       Read testcase time = 0.000 seconds
[10/29 17:22:04    219s] 
[10/29 17:22:04    219s] (I)       read default dcut vias
[10/29 17:22:04    219s] (I)       Reading via L1M1_PR for layer: 0 
[10/29 17:22:04    219s] (I)       Reading via M1M2_PR for layer: 1 
[10/29 17:22:04    219s] (I)       Reading via M2M3_PR for layer: 2 
[10/29 17:22:04    219s] (I)       Reading via M3M4_PR for layer: 3 
[10/29 17:22:04    219s] (I)       Reading via M4M5_PR for layer: 4 
[10/29 17:22:04    219s] (I)       early_global_route_priority property id does not exist.
[10/29 17:22:04    219s] (I)       build grid graph start
[10/29 17:22:04    219s] (I)       build grid graph end
[10/29 17:22:04    219s] (I)       Model blockage into capacity
[10/29 17:22:04    219s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[10/29 17:22:05    219s] (I)       Modeling time = 0.298 seconds
[10/29 17:22:05    219s] 
[10/29 17:22:05    219s] (I)       Number of ignored nets = 0
[10/29 17:22:05    219s] (I)       Number of fixed nets = 0.  Ignored: Yes
[10/29 17:22:05    219s] (I)       Number of clock nets = 1.  Ignored: No
[10/29 17:22:05    219s] (I)       Number of analog nets = 0.  Ignored: Yes
[10/29 17:22:05    219s] (I)       Number of special nets = 0.  Ignored: Yes
[10/29 17:22:05    219s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[10/29 17:22:05    219s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[10/29 17:22:05    219s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[10/29 17:22:05    219s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[10/29 17:22:05    219s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/29 17:22:05    219s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[10/29 17:22:05    219s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2927.8 MB
[10/29 17:22:05    219s] (I)       Ndr track 0 does not exist
[10/29 17:22:05    219s] (I)       Layer1  viaCost=200.00
[10/29 17:22:05    219s] (I)       Layer2  viaCost=200.00
[10/29 17:22:05    219s] (I)       Layer3  viaCost=300.00
[10/29 17:22:05    219s] (I)       Layer4  viaCost=200.00
[10/29 17:22:05    219s] (I)       Layer5  viaCost=200.00
[10/29 17:22:05    219s] (I)       ---------------------Grid Graph Info--------------------
[10/29 17:22:05    219s] (I)       Routing area        : (1840, 1840) - (4000000, 4000000)
[10/29 17:22:05    219s] (I)       Core area           : (10000, 10000) - (3990000, 3990000)
[10/29 17:22:05    219s] (I)       Site width          :   460  (dbu)
[10/29 17:22:05    219s] (I)       Row height          :  2720  (dbu)
[10/29 17:22:05    219s] (I)       GCell width         :  8160  (dbu)
[10/29 17:22:05    219s] (I)       GCell height        :  8160  (dbu)
[10/29 17:22:05    219s] (I)       Grid                :   490   490     6
[10/29 17:22:05    219s] (I)       Layer numbers       :     1     2     3     4     5     6
[10/29 17:22:05    219s] (I)       Vertical capacity   :     0     0  8160     0  8160     0
[10/29 17:22:05    219s] (I)       Horizontal capacity :     0  8160     0  8160     0  8160
[10/29 17:22:05    219s] (I)       Default wire width  :   170   140   140   300   300  1600
[10/29 17:22:05    219s] (I)       Default wire space  :   170   140   140   300   300  1600
[10/29 17:22:05    219s] (I)       Default wire pitch  :   340   280   280   600   600  3200
[10/29 17:22:05    219s] (I)       Default pitch size  :   340   340   460   610   690  3660
[10/29 17:22:05    219s] (I)       First track coord   :     0   310   570   410   570  2850
[10/29 17:22:05    219s] (I)       Num tracks per GCell: 24.00 24.00 17.74 13.38 11.83  2.23
[10/29 17:22:05    219s] (I)       Total num of tracks :     0 11764  8695  6557  5797  1092
[10/29 17:22:05    219s] (I)       Num of masks        :     1     1     1     1     1     1
[10/29 17:22:05    219s] (I)       Num of trim masks   :     0     0     0     0     0     0
[10/29 17:22:05    219s] (I)       --------------------------------------------------------
[10/29 17:22:05    219s] 
[10/29 17:22:05    219s] [NR-eGR] ============ Routing rule table ============
[10/29 17:22:05    219s] [NR-eGR] Rule id: 0  Nets: 84 
[10/29 17:22:05    219s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[10/29 17:22:05    219s] (I)       Pitch:  L1=340  L2=340  L3=460  L4=610  L5=690  L6=3660
[10/29 17:22:05    219s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[10/29 17:22:05    219s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[10/29 17:22:05    219s] [NR-eGR] ========================================
[10/29 17:22:05    219s] [NR-eGR] 
[10/29 17:22:05    219s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[10/29 17:22:05    219s] (I)       blocked tracks on layer2 : = 1432152 / 5764360 (24.84%)
[10/29 17:22:05    219s] (I)       blocked tracks on layer3 : = 199512 / 4260550 (4.68%)
[10/29 17:22:05    219s] (I)       blocked tracks on layer4 : = 326652 / 3212930 (10.17%)
[10/29 17:22:05    219s] (I)       blocked tracks on layer5 : = 440100 / 2840530 (15.49%)
[10/29 17:22:05    219s] (I)       blocked tracks on layer6 : = 319317 / 535080 (59.68%)
[10/29 17:22:05    219s] (I)       After initializing earlyGlobalRoute syMemory usage = 2927.8 MB
[10/29 17:22:05    219s] (I)       Loading and dumping file time : 1.12 seconds
[10/29 17:22:05    219s] (I)       ============= Initialization =============
[10/29 17:22:05    219s] (I)       numLocalWires=76  numGlobalNetBranches=22  numLocalNetBranches=16
[10/29 17:22:05    219s] (I)       totalPins=236  totalGlobalPin=182 (77.12%)
[10/29 17:22:05    219s] (I)       total 2D Cap : 13899832 = (7437136 H, 6462696 V)
[10/29 17:22:05    219s] (I)       ============  Phase 1a Route ============
[10/29 17:22:05    219s] (I)       Phase 1a runs 0.00 seconds
[10/29 17:22:05    219s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[10/29 17:22:05    219s] (I)       Usage: 2210 = (2172 H, 38 V) = (0.03% H, 0.00% V) = (1.772e+04um H, 3.101e+02um V)
[10/29 17:22:05    219s] (I)       
[10/29 17:22:05    219s] (I)       ============  Phase 1b Route ============
[10/29 17:22:05    219s] (I)       Phase 1b runs 0.00 seconds
[10/29 17:22:05    219s] (I)       Usage: 2210 = (2172 H, 38 V) = (0.03% H, 0.00% V) = (1.772e+04um H, 3.101e+02um V)
[10/29 17:22:05    219s] (I)       
[10/29 17:22:05    219s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[10/29 17:22:05    219s] 
[10/29 17:22:05    219s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[10/29 17:22:05    219s] Finished Early Global Route rough congestion estimation: mem = 2927.8M
[10/29 17:22:05    219s] earlyGlobalRoute rough estimation gcell size 3 row height
[10/29 17:22:05    219s] OPERPROF: Starting CDPad at level 1, MEM:2927.8M
[10/29 17:22:14    229s] CDPadU 0.000 -> 0.000
[10/29 17:22:15    229s] OPERPROF: Finished CDPad at level 1, CPU:9.799, REAL:9.873, MEM:2927.8M
[10/29 17:22:20    234s] Global placement CDP skipped at cutLevel 17.
[10/29 17:22:20    234s] Iteration 17: Total net bbox = 1.809e+04 (1.77e+04 3.44e+02)
[10/29 17:22:20    234s]               Est.  stn bbox = 2.126e+04 (2.09e+04 3.82e+02)
[10/29 17:22:20    234s]               cpu = 0:00:22.5 real = 0:00:23.0 mem = 2927.8M
[10/29 17:22:20    234s] Iteration 18: Total net bbox = 1.809e+04 (1.77e+04 3.44e+02)
[10/29 17:22:20    234s]               Est.  stn bbox = 2.126e+04 (2.09e+04 3.82e+02)
[10/29 17:22:20    234s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 2927.8M
[10/29 17:22:27    241s] Starting Early Global Route rough congestion estimation: mem = 2927.8M
[10/29 17:22:27    241s] (I)       Reading DB...
[10/29 17:22:27    241s] (I)       Read data from FE... (mem=2927.8M)
[10/29 17:22:27    241s] (I)       Read nodes and places... (mem=2927.8M)
[10/29 17:22:27    242s] (I)       Done Read nodes and places (cpu=0.546s, mem=2927.8M)
[10/29 17:22:27    242s] (I)       Read nets... (mem=2927.8M)
[10/29 17:22:27    242s] (I)       Done Read nets (cpu=0.001s, mem=2927.8M)
[10/29 17:22:27    242s] (I)       Done Read data from FE (cpu=0.547s, mem=2927.8M)
[10/29 17:22:27    242s] (I)       before initializing RouteDB syMemory usage = 2927.8 MB
[10/29 17:22:27    242s] (I)       congestionReportName   : 
[10/29 17:22:27    242s] (I)       layerRangeFor2DCongestion : 
[10/29 17:22:27    242s] (I)       buildTerm2TermWires    : 1
[10/29 17:22:27    242s] (I)       doTrackAssignment      : 1
[10/29 17:22:27    242s] (I)       dumpBookshelfFiles     : 0
[10/29 17:22:27    242s] (I)       numThreads             : 4
[10/29 17:22:27    242s] (I)       bufferingAwareRouting  : false
[10/29 17:22:27    242s] [NR-eGR] honorMsvRouteConstraint: false
[10/29 17:22:27    242s] (I)       honorPin               : false
[10/29 17:22:27    242s] (I)       honorPinGuide          : true
[10/29 17:22:27    242s] (I)       honorPartition         : false
[10/29 17:22:27    242s] (I)       honorPartitionAllowFeedthru: false
[10/29 17:22:27    242s] (I)       allowPartitionCrossover: false
[10/29 17:22:27    242s] (I)       honorSingleEntry       : true
[10/29 17:22:27    242s] (I)       honorSingleEntryStrong : true
[10/29 17:22:27    242s] (I)       handleViaSpacingRule   : false
[10/29 17:22:27    242s] (I)       handleEolSpacingRule   : false
[10/29 17:22:27    242s] (I)       PDConstraint           : none
[10/29 17:22:27    242s] (I)       expBetterNDRHandling   : false
[10/29 17:22:27    242s] [NR-eGR] honorClockSpecNDR      : 0
[10/29 17:22:27    242s] (I)       routingEffortLevel     : 3
[10/29 17:22:27    242s] (I)       effortLevel            : standard
[10/29 17:22:27    242s] [NR-eGR] minRouteLayer          : 2
[10/29 17:22:27    242s] [NR-eGR] maxRouteLayer          : 127
[10/29 17:22:27    242s] (I)       relaxedTopLayerCeiling : 127
[10/29 17:22:27    242s] (I)       relaxedBottomLayerFloor: 2
[10/29 17:22:27    242s] (I)       numRowsPerGCell        : 2
[10/29 17:22:27    242s] (I)       speedUpLargeDesign     : 0
[10/29 17:22:27    242s] (I)       multiThreadingTA       : 1
[10/29 17:22:27    242s] (I)       optimizationMode       : false
[10/29 17:22:27    242s] (I)       routeSecondPG          : false
[10/29 17:22:27    242s] (I)       scenicRatioForLayerRelax: 0.00
[10/29 17:22:27    242s] (I)       detourLimitForLayerRelax: 0.00
[10/29 17:22:27    242s] (I)       punchThroughDistance   : 500.00
[10/29 17:22:27    242s] (I)       scenicBound            : 1.15
[10/29 17:22:27    242s] (I)       maxScenicToAvoidBlk    : 100.00
[10/29 17:22:27    242s] (I)       source-to-sink ratio   : 0.00
[10/29 17:22:27    242s] (I)       targetCongestionRatioH : 1.00
[10/29 17:22:27    242s] (I)       targetCongestionRatioV : 1.00
[10/29 17:22:27    242s] (I)       layerCongestionRatio   : 0.70
[10/29 17:22:27    242s] (I)       m1CongestionRatio      : 0.10
[10/29 17:22:27    242s] (I)       m2m3CongestionRatio    : 0.70
[10/29 17:22:27    242s] (I)       localRouteEffort       : 1.00
[10/29 17:22:27    242s] (I)       numSitesBlockedByOneVia: 8.00
[10/29 17:22:27    242s] (I)       supplyScaleFactorH     : 1.00
[10/29 17:22:27    242s] (I)       supplyScaleFactorV     : 1.00
[10/29 17:22:27    242s] (I)       highlight3DOverflowFactor: 0.00
[10/29 17:22:27    242s] (I)       routeVias              : 
[10/29 17:22:27    242s] (I)       readTROption           : true
[10/29 17:22:27    242s] (I)       extraSpacingFactor     : 1.00
[10/29 17:22:27    242s] [NR-eGR] numTracksPerClockWire  : 0
[10/29 17:22:27    242s] (I)       routeSelectedNetsOnly  : false
[10/29 17:22:27    242s] (I)       clkNetUseMaxDemand     : false
[10/29 17:22:27    242s] (I)       extraDemandForClocks   : 0
[10/29 17:22:27    242s] (I)       steinerRemoveLayers    : false
[10/29 17:22:27    242s] (I)       demoteLayerScenicScale : 1.00
[10/29 17:22:27    242s] (I)       nonpreferLayerCostScale : 100.00
[10/29 17:22:27    242s] (I)       similarTopologyRoutingFast : false
[10/29 17:22:27    242s] (I)       spanningTreeRefinement : false
[10/29 17:22:27    242s] (I)       spanningTreeRefinementAlpha : -1.00
[10/29 17:22:27    242s] (I)       starting read tracks
[10/29 17:22:27    242s] (I)       build grid graph
[10/29 17:22:27    242s] (I)       build grid graph start
[10/29 17:22:27    242s] [NR-eGR] li1 has no routable track
[10/29 17:22:27    242s] [NR-eGR] met1 has single uniform track structure
[10/29 17:22:27    242s] [NR-eGR] met2 has single uniform track structure
[10/29 17:22:27    242s] [NR-eGR] met3 has single uniform track structure
[10/29 17:22:27    242s] [NR-eGR] met4 has single uniform track structure
[10/29 17:22:27    242s] [NR-eGR] met5 has single uniform track structure
[10/29 17:22:27    242s] (I)       build grid graph end
[10/29 17:22:27    242s] (I)       merge level 0
[10/29 17:22:27    242s] (I)       numViaLayers=6
[10/29 17:22:27    242s] (I)       Reading via L1M1_PR for layer: 0 
[10/29 17:22:27    242s] (I)       Reading via M1M2_PR_M for layer: 1 
[10/29 17:22:27    242s] (I)       Reading via M2M3_PR_R for layer: 2 
[10/29 17:22:27    242s] (I)       Reading via M3M4_PR for layer: 3 
[10/29 17:22:27    242s] (I)       Reading via M4M5_PR for layer: 4 
[10/29 17:22:27    242s] (I)       end build via table
[10/29 17:22:27    242s] [NR-eGR] Read 140028 PG shapes in 0.021 seconds
[10/29 17:22:27    242s] 
[10/29 17:22:27    242s] [NR-eGR] numRoutingBlks=0 numInstBlks=798995 numPGBlocks=140028 numBumpBlks=0 numBoundaryFakeBlks=0
[10/29 17:22:27    242s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[10/29 17:22:27    242s] (I)       readDataFromPlaceDB
[10/29 17:22:27    242s] (I)       Read net information..
[10/29 17:22:27    242s] [NR-eGR] Read numTotalNets=84  numIgnoredNets=0
[10/29 17:22:27    242s] (I)       Read testcase time = 0.000 seconds
[10/29 17:22:27    242s] 
[10/29 17:22:27    242s] (I)       read default dcut vias
[10/29 17:22:27    242s] (I)       Reading via L1M1_PR for layer: 0 
[10/29 17:22:27    242s] (I)       Reading via M1M2_PR for layer: 1 
[10/29 17:22:27    242s] (I)       Reading via M2M3_PR for layer: 2 
[10/29 17:22:27    242s] (I)       Reading via M3M4_PR for layer: 3 
[10/29 17:22:27    242s] (I)       Reading via M4M5_PR for layer: 4 
[10/29 17:22:27    242s] (I)       early_global_route_priority property id does not exist.
[10/29 17:22:27    242s] (I)       build grid graph start
[10/29 17:22:27    242s] (I)       build grid graph end
[10/29 17:22:27    242s] (I)       Model blockage into capacity
[10/29 17:22:27    242s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[10/29 17:22:28    243s] (I)       Modeling time = 0.415 seconds
[10/29 17:22:28    243s] 
[10/29 17:22:28    243s] (I)       Number of ignored nets = 0
[10/29 17:22:28    243s] (I)       Number of fixed nets = 0.  Ignored: Yes
[10/29 17:22:28    243s] (I)       Number of clock nets = 1.  Ignored: No
[10/29 17:22:28    243s] (I)       Number of analog nets = 0.  Ignored: Yes
[10/29 17:22:28    243s] (I)       Number of special nets = 0.  Ignored: Yes
[10/29 17:22:28    243s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[10/29 17:22:28    243s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[10/29 17:22:28    243s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[10/29 17:22:28    243s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[10/29 17:22:28    243s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/29 17:22:28    243s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[10/29 17:22:28    243s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2927.8 MB
[10/29 17:22:28    243s] (I)       Ndr track 0 does not exist
[10/29 17:22:28    243s] (I)       Layer1  viaCost=200.00
[10/29 17:22:28    243s] (I)       Layer2  viaCost=200.00
[10/29 17:22:28    243s] (I)       Layer3  viaCost=300.00
[10/29 17:22:28    243s] (I)       Layer4  viaCost=200.00
[10/29 17:22:28    243s] (I)       Layer5  viaCost=200.00
[10/29 17:22:28    243s] (I)       ---------------------Grid Graph Info--------------------
[10/29 17:22:28    243s] (I)       Routing area        : (1840, 1840) - (4000000, 4000000)
[10/29 17:22:28    243s] (I)       Core area           : (10000, 10000) - (3990000, 3990000)
[10/29 17:22:28    243s] (I)       Site width          :   460  (dbu)
[10/29 17:22:28    243s] (I)       Row height          :  2720  (dbu)
[10/29 17:22:28    243s] (I)       GCell width         :  5440  (dbu)
[10/29 17:22:28    243s] (I)       GCell height        :  5440  (dbu)
[10/29 17:22:28    243s] (I)       Grid                :   735   735     6
[10/29 17:22:28    243s] (I)       Layer numbers       :     1     2     3     4     5     6
[10/29 17:22:28    243s] (I)       Vertical capacity   :     0     0  5440     0  5440     0
[10/29 17:22:28    243s] (I)       Horizontal capacity :     0  5440     0  5440     0  5440
[10/29 17:22:28    243s] (I)       Default wire width  :   170   140   140   300   300  1600
[10/29 17:22:28    243s] (I)       Default wire space  :   170   140   140   300   300  1600
[10/29 17:22:28    243s] (I)       Default wire pitch  :   340   280   280   600   600  3200
[10/29 17:22:28    243s] (I)       Default pitch size  :   340   340   460   610   690  3660
[10/29 17:22:28    243s] (I)       First track coord   :     0   310   570   410   570  2850
[10/29 17:22:28    243s] (I)       Num tracks per GCell: 16.00 16.00 11.83  8.92  7.88  1.49
[10/29 17:22:28    243s] (I)       Total num of tracks :     0 11764  8695  6557  5797  1092
[10/29 17:22:28    243s] (I)       Num of masks        :     1     1     1     1     1     1
[10/29 17:22:28    243s] (I)       Num of trim masks   :     0     0     0     0     0     0
[10/29 17:22:28    243s] (I)       --------------------------------------------------------
[10/29 17:22:28    243s] 
[10/29 17:22:28    243s] [NR-eGR] ============ Routing rule table ============
[10/29 17:22:28    243s] [NR-eGR] Rule id: 0  Nets: 84 
[10/29 17:22:28    243s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[10/29 17:22:28    243s] (I)       Pitch:  L1=340  L2=340  L3=460  L4=610  L5=690  L6=3660
[10/29 17:22:28    243s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[10/29 17:22:28    243s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[10/29 17:22:28    243s] [NR-eGR] ========================================
[10/29 17:22:28    243s] [NR-eGR] 
[10/29 17:22:28    243s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[10/29 17:22:28    243s] (I)       blocked tracks on layer2 : = 2146804 / 8646540 (24.83%)
[10/29 17:22:28    243s] (I)       blocked tracks on layer3 : = 299064 / 6390825 (4.68%)
[10/29 17:22:28    243s] (I)       blocked tracks on layer4 : = 489644 / 4819395 (10.16%)
[10/29 17:22:28    243s] (I)       blocked tracks on layer5 : = 659700 / 4260795 (15.48%)
[10/29 17:22:28    243s] (I)       blocked tracks on layer6 : = 478649 / 802620 (59.64%)
[10/29 17:22:28    243s] (I)       After initializing earlyGlobalRoute syMemory usage = 2927.8 MB
[10/29 17:22:28    243s] (I)       Loading and dumping file time : 1.17 seconds
[10/29 17:22:28    243s] (I)       ============= Initialization =============
[10/29 17:22:28    243s] (I)       numLocalWires=30  numGlobalNetBranches=10  numLocalNetBranches=5
[10/29 17:22:28    243s] (I)       totalPins=236  totalGlobalPin=216 (91.53%)
[10/29 17:22:28    243s] (I)       total 2D Cap : 20848772 = (11154512 H, 9694260 V)
[10/29 17:22:28    243s] (I)       ============  Phase 1a Route ============
[10/29 17:22:28    243s] (I)       Phase 1a runs 0.00 seconds
[10/29 17:22:28    243s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[10/29 17:22:28    243s] (I)       Usage: 3348 = (3273 H, 75 V) = (0.03% H, 0.00% V) = (1.781e+04um H, 4.080e+02um V)
[10/29 17:22:28    243s] (I)       
[10/29 17:22:28    243s] (I)       ============  Phase 1b Route ============
[10/29 17:22:28    243s] (I)       Usage: 3348 = (3273 H, 75 V) = (0.03% H, 0.00% V) = (1.781e+04um H, 4.080e+02um V)
[10/29 17:22:28    243s] (I)       
[10/29 17:22:28    243s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[10/29 17:22:28    243s] 
[10/29 17:22:28    243s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[10/29 17:22:28    243s] Finished Early Global Route rough congestion estimation: mem = 2927.8M
[10/29 17:22:28    243s] earlyGlobalRoute rough estimation gcell size 2 row height
[10/29 17:22:28    243s] OPERPROF: Starting CDPad at level 1, MEM:2927.8M
[10/29 17:22:47    261s] CDPadU 0.000 -> 0.000
[10/29 17:22:47    261s] OPERPROF: Finished CDPad at level 1, CPU:18.553, REAL:18.653, MEM:2927.8M
[10/29 17:22:52    267s] Global placement CDP skipped at cutLevel 19.
[10/29 17:22:52    267s] Iteration 19: Total net bbox = 1.818e+04 (1.78e+04 4.13e+02)
[10/29 17:22:52    267s]               Est.  stn bbox = 2.136e+04 (2.09e+04 4.58e+02)
[10/29 17:22:52    267s]               cpu = 0:00:32.5 real = 0:00:32.0 mem = 3183.8M
[10/29 17:22:53    267s] Iteration 20: Total net bbox = 1.818e+04 (1.78e+04 4.13e+02)
[10/29 17:22:53    267s]               Est.  stn bbox = 2.136e+04 (2.09e+04 4.58e+02)
[10/29 17:22:53    267s]               cpu = 0:00:00.5 real = 0:00:01.0 mem = 3183.8M
[10/29 17:23:19    307s] Iteration 21: Total net bbox = 1.831e+04 (1.78e+04 5.08e+02)
[10/29 17:23:19    307s]               Est.  stn bbox = 2.150e+04 (2.09e+04 5.60e+02)
[10/29 17:23:19    307s]               cpu = 0:00:39.7 real = 0:00:26.0 mem = 3567.8M
[10/29 17:23:20    307s] Iteration 22: Total net bbox = 1.831e+04 (1.78e+04 5.08e+02)
[10/29 17:23:20    307s]               Est.  stn bbox = 2.150e+04 (2.09e+04 5.60e+02)
[10/29 17:23:20    307s]               cpu = 0:00:00.2 real = 0:00:01.0 mem = 3567.8M
[10/29 17:23:20    307s] Finished Global Placement (cpu=0:02:49, real=0:02:37, mem=3567.8M)
[10/29 17:23:20    307s] Placement multithread real runtime: 0:02:37 with 4 threads.
[10/29 17:23:20    307s] 0 delay mode for cte disabled.
[10/29 17:23:20    307s] *** Free Virtual Timing Model ...(mem=2775.0M)
[10/29 17:23:20    307s] SKP cleared!
[10/29 17:23:20    307s] Info: 0 clock gating cells identified, 0 (on average) moved 0/13
[10/29 17:23:20    307s] net ignore based on current view = 0
[10/29 17:23:20    307s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2743.0M
[10/29 17:23:20    307s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.078, REAL:0.079, MEM:2743.0M
[10/29 17:23:20    308s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2743.0M
[10/29 17:23:20    308s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2743.0M
[10/29 17:23:20    308s] Solver runtime cpu: 0:00:31.4 real: 0:00:19.3
[10/29 17:23:20    308s] Core Placement runtime cpu: 0:02:05 real: 0:01:50
[10/29 17:23:20    308s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[10/29 17:23:20    308s] Type 'man IMPSP-9025' for more detail.
[10/29 17:23:20    308s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2743.0M
[10/29 17:23:20    308s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2743.0M
[10/29 17:23:20    308s] #spOpts: N=130 minPadR=1.1 mergeVia=F cut2cut 
[10/29 17:23:20    308s] OPERPROF:     Starting SiteArrayInit at level 3, MEM:2743.0M
[10/29 17:23:20    308s] OPERPROF:       Starting spIGRtCostMap_init at level 4, MEM:2743.0M
[10/29 17:23:20    308s] OPERPROF:       Finished spIGRtCostMap_init at level 4, CPU:0.000, REAL:0.000, MEM:2743.0M
[10/29 17:23:20    308s] OPERPROF:       Starting SiteArrayMainInit_V17 at level 4, MEM:2743.0M
[10/29 17:23:20    308s] OPERPROF:         Starting SiteArrayFPInit_V17 at level 5, MEM:2743.0M
[10/29 17:23:20    308s] Core basic site is unithd
[10/29 17:23:20    308s] OPERPROF:           Starting Placement-Init-Site-Array-V17 at level 6, MEM:2743.0M
[10/29 17:23:20    308s] SiteArray: one-level site array dimensions = 1463 x 8652
[10/29 17:23:20    308s] SiteArray: use 50,631,504 bytes
[10/29 17:23:20    308s] SiteArray: current memory after site array memory allocatiion 2743.0M
[10/29 17:23:20    308s] SiteArray: FP blocked sites are writable
[10/29 17:23:20    308s] OPERPROF:             Starting SiteArray/Init-VDDOnBottom at level 7, MEM:2743.0M
[10/29 17:23:20    308s] OPERPROF:             Finished SiteArray/Init-VDDOnBottom at level 7, CPU:0.000, REAL:0.000, MEM:2743.0M
[10/29 17:23:20    308s] OPERPROF:             Starting InitTechSitePattern at level 7, MEM:2743.0M
[10/29 17:23:21    308s] OPERPROF:             Finished InitTechSitePattern at level 7, CPU:0.155, REAL:0.156, MEM:2743.0M
[10/29 17:23:21    308s] OPERPROF:             Starting SiteArr/FP-Init-2 at level 7, MEM:2743.0M
[10/29 17:23:21    308s] OPERPROF:             Finished SiteArr/FP-Init-2 at level 7, CPU:0.000, REAL:0.000, MEM:2743.0M
[10/29 17:23:21    308s] OPERPROF:             Starting SiteArr/FP-Blockage at level 7, MEM:2743.0M
[10/29 17:23:21    308s] OPERPROF:             Finished SiteArr/FP-Blockage at level 7, CPU:0.000, REAL:0.000, MEM:2743.0M
[10/29 17:23:21    308s] OPERPROF:           Finished Placement-Init-Site-Array-V17 at level 6, CPU:0.208, REAL:0.209, MEM:2743.0M
[10/29 17:23:21    308s] OPERPROF:           Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 6, MEM:2743.0M
[10/29 17:23:21    308s] OPERPROF:           Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 6, CPU:0.000, REAL:0.000, MEM:2743.0M
[10/29 17:23:21    308s] OPERPROF:           Starting Placement-Build-Follow-Pin at level 6, MEM:2743.0M
[10/29 17:23:21    308s] OPERPROF:             Starting RoutingBlockageAnalysis at level 7, MEM:2743.0M
[10/29 17:23:21    308s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[10/29 17:23:21    308s] Mark StBox On SiteArr starts
[10/29 17:23:21    309s] Mark StBox On SiteArr ends
[10/29 17:23:21    309s] OPERPROF:             Finished RoutingBlockageAnalysis at level 7, CPU:0.295, REAL:0.107, MEM:1890.9M
[10/29 17:23:21    309s] OPERPROF:           Finished Placement-Build-Follow-Pin at level 6, CPU:0.302, REAL:0.114, MEM:1890.9M
[10/29 17:23:21    309s] OPERPROF:           Starting SiteArary/SetupFPBlocked at level 6, MEM:1890.9M
[10/29 17:23:21    309s] OPERPROF:           Finished SiteArary/SetupFPBlocked at level 6, CPU:0.023, REAL:0.024, MEM:1890.9M
[10/29 17:23:21    309s] OPERPROF:         Finished SiteArrayFPInit_V17 at level 5, CPU:0.636, REAL:0.452, MEM:1890.9M
[10/29 17:23:21    309s] OPERPROF:         Starting SiteArrayInitPartitionBorders at level 5, MEM:1890.9M
[10/29 17:23:21    309s] OPERPROF:         Finished SiteArrayInitPartitionBorders at level 5, CPU:0.009, REAL:0.009, MEM:1890.9M
[10/29 17:23:21    309s] OPERPROF:         Starting InitBlockedSiteAsBlockedInst at level 5, MEM:1890.9M
[10/29 17:23:21    309s] OPERPROF:         Finished InitBlockedSiteAsBlockedInst at level 5, CPU:0.035, REAL:0.035, MEM:1890.9M
[10/29 17:23:21    309s] OPERPROF:         Starting SiteArrayMarkPreplaceInsts at level 5, MEM:1890.9M
[10/29 17:23:22    310s] OPERPROF:         Finished SiteArrayMarkPreplaceInsts at level 5, CPU:1.406, REAL:1.418, MEM:1890.9M
[10/29 17:23:22    310s] OPERPROF:         Starting CMU at level 5, MEM:1890.9M
[10/29 17:23:22    310s] OPERPROF:         Finished CMU at level 5, CPU:0.028, REAL:0.027, MEM:1890.9M
[10/29 17:23:22    310s] OPERPROF:       Finished SiteArrayMainInit_V17 at level 4, CPU:2.361, REAL:2.190, MEM:1890.9M
[10/29 17:23:22    310s] OPERPROF:     Finished SiteArrayInit at level 3, CPU:2.361, REAL:2.191, MEM:1890.9M
[10/29 17:23:22    310s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1890.9M
[10/29 17:23:22    310s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1890.9M
[10/29 17:23:22    310s] OPERPROF:     Starting PlacementInitFenceForDPlace at level 3, MEM:1890.9M
[10/29 17:23:22    310s] OPERPROF:       Starting SiteArrayInitFenceEdgeBit at level 4, MEM:1890.9M
[10/29 17:23:22    310s] OPERPROF:       Finished SiteArrayInitFenceEdgeBit at level 4, CPU:0.000, REAL:0.000, MEM:1890.9M
[10/29 17:23:22    310s] OPERPROF:       Starting SiteArrayInitObstEdgeBit at level 4, MEM:1890.9M
[10/29 17:23:23    311s] OPERPROF:       Finished SiteArrayInitObstEdgeBit at level 4, CPU:0.164, REAL:0.166, MEM:1890.9M
[10/29 17:23:23    311s] OPERPROF:     Finished PlacementInitFenceForDPlace at level 3, CPU:0.193, REAL:0.195, MEM:1890.9M
[10/29 17:23:23    311s] [CPU] DPlace-Init (cpu=0:00:03.0, real=0:00:03.0, mem=1890.9MB).
[10/29 17:23:23    311s] OPERPROF:   Finished DPlace-Init at level 2, CPU:2.946, REAL:2.781, MEM:1890.9M
[10/29 17:23:23    311s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:2.946, REAL:2.781, MEM:1890.9M
[10/29 17:23:23    311s] OPERPROF: Starting RefinePlace at level 1, MEM:1890.9M
[10/29 17:23:23    311s] *** Starting place_detail (0:05:11 mem=1890.9M) ***
[10/29 17:23:23    311s] Total net bbox length = 1.831e+04 (1.781e+04 5.078e+02) (ext = 1.205e+04)
[10/29 17:23:23    311s] Starting level-shifter placement with spgOption.shifterMode = (2)gplace
[10/29 17:23:24    311s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/29 17:23:24    311s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1890.9M
[10/29 17:23:24    311s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.043, REAL:0.043, MEM:1890.9M
[10/29 17:23:24    312s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1890.9M
[10/29 17:23:24    312s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.036, REAL:0.036, MEM:1890.9M
[10/29 17:23:24    312s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1890.9M
[10/29 17:23:24    312s] Starting refinePlace ...
[10/29 17:23:25    313s]   Spread Effort: high, standalone mode, useDDP on.
[10/29 17:23:25    313s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.8, real=0:00:01.0, mem=1939.1MB) @(0:05:12 - 0:05:13).
[10/29 17:23:25    313s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/29 17:23:25    313s] wireLenOptFixPriorityInst 0 inst fixed
[10/29 17:23:25    313s] tweakage running in 4 threads.
[10/29 17:23:25    313s] Placement tweakage begins.
[10/29 17:23:25    313s] wire length = 1.850e+04
[10/29 17:23:26    314s] wire length = 1.820e+04
[10/29 17:23:26    314s] Placement tweakage ends.
[10/29 17:23:26    314s] Move report: tweak moves 4 insts, mean move: 8.83 um, max move: 10.11 um
[10/29 17:23:26    314s] 	Max move on inst (delay_step2/q_reg[1]): (2575.78, 23.36) --> (2583.88, 25.37)
[10/29 17:23:26    314s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.2, real=0:00:01.0, mem=1975.7MB) @(0:05:13 - 0:05:14).
[10/29 17:23:26    314s] 
[10/29 17:23:26    314s] Running Spiral MT with 4 threads  fetchWidth=1024 
[10/29 17:23:26    314s] Move report: legalization moves 72 insts, mean move: 1.50 um, max move: 12.12 um
[10/29 17:23:26    314s] 	Max move on inst (add0/g829__1705): (2570.51, 13.48) --> (2568.52, 23.60)
[10/29 17:23:26    314s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1975.7MB) @(0:05:14 - 0:05:14).
[10/29 17:23:26    314s] Move report: Detail placement moves 72 insts, mean move: 1.87 um, max move: 12.12 um
[10/29 17:23:26    314s] 	Max move on inst (add0/g829__1705): (2570.51, 13.48) --> (2568.52, 23.60)
[10/29 17:23:26    314s] 	Runtime: CPU: 0:00:02.3 REAL: 0:00:02.0 MEM: 1975.7MB
[10/29 17:23:26    314s] Statistics of distance of Instance movement in refine placement:
[10/29 17:23:26    314s]   maximum (X+Y) =        12.12 um
[10/29 17:23:26    314s]   inst (add0/g829__1705) with max move: (2570.51, 13.476) -> (2568.52, 23.6)
[10/29 17:23:26    314s]   mean    (X+Y) =         1.87 um
[10/29 17:23:26    314s] Summary Report:
[10/29 17:23:26    314s] Instances move: 72 (out of 72 movable)
[10/29 17:23:26    314s] Instances flipped: 0
[10/29 17:23:26    314s] Mean displacement: 1.87 um
[10/29 17:23:26    314s] Max displacement: 12.12 um (Instance: add0/g829__1705) (2570.51, 13.476) -> (2568.52, 23.6)
[10/29 17:23:26    314s] Total instances moved : 72
[10/29 17:23:26    314s] 	Length: 16 sites, height: 1 rows, site name: unithd, cell type: sky130_fd_sc_hd__fa_1
[10/29 17:23:26    314s] 	Violation at original loc: Placement Blockage Violation
[10/29 17:23:26    314s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:2.409, REAL:2.428, MEM:1975.7M
[10/29 17:23:26    314s] Total net bbox length = 1.804e+04 (1.751e+04 5.217e+02) (ext = 1.202e+04)
[10/29 17:23:26    314s] Runtime: CPU: 0:00:03.4 REAL: 0:00:03.0 MEM: 1975.7MB
[10/29 17:23:26    314s] [CPU] RefinePlace/total (cpu=0:00:03.4, real=0:00:03.0, mem=1975.7MB) @(0:05:11 - 0:05:15).
[10/29 17:23:26    314s] *** Finished place_detail (0:05:15 mem=1975.7M) ***
[10/29 17:23:26    314s] OPERPROF: Finished RefinePlace at level 1, CPU:3.400, REAL:3.427, MEM:1975.7M
[10/29 17:23:26    314s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1975.7M
[10/29 17:23:26    314s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.024, REAL:0.024, MEM:1975.7M
[10/29 17:23:26    314s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1975.7M
[10/29 17:23:26    314s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1975.7M
[10/29 17:23:26    314s] *** Finished Initial Placement (cpu=0:03:04, real=0:02:51, mem=1975.7M) ***
[10/29 17:23:26    314s] #spOpts: N=130 minPadR=1.1 mergeVia=F cut2cut 
[10/29 17:23:27    315s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1975.7M
[10/29 17:23:27    315s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1975.7M
[10/29 17:23:27    315s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1975.7M
[10/29 17:23:27    315s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1975.7M
[10/29 17:23:27    315s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1975.7M
[10/29 17:23:27    315s] Core basic site is unithd
[10/29 17:23:27    315s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1975.7M
[10/29 17:23:27    315s] SiteArray: one-level site array dimensions = 1463 x 8652
[10/29 17:23:27    315s] SiteArray: use 50,631,504 bytes
[10/29 17:23:27    315s] SiteArray: current memory after site array memory allocatiion 1975.7M
[10/29 17:23:27    315s] SiteArray: FP blocked sites are writable
[10/29 17:23:27    315s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1975.7M
[10/29 17:23:27    315s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1975.7M
[10/29 17:23:27    315s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1975.7M
[10/29 17:23:27    315s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.162, REAL:0.163, MEM:1975.7M
[10/29 17:23:27    315s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1975.7M
[10/29 17:23:27    315s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1975.7M
[10/29 17:23:27    315s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1975.7M
[10/29 17:23:27    315s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1975.7M
[10/29 17:23:27    315s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.217, REAL:0.220, MEM:1975.7M
[10/29 17:23:27    315s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1975.7M
[10/29 17:23:27    315s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1975.7M
[10/29 17:23:27    315s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1975.7M
[10/29 17:23:27    315s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1975.7M
[10/29 17:23:27    315s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[10/29 17:23:27    315s] Mark StBox On SiteArr starts
[10/29 17:23:27    315s] Mark StBox On SiteArr ends
[10/29 17:23:27    315s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.267, REAL:0.078, MEM:1975.7M
[10/29 17:23:27    315s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.275, REAL:0.086, MEM:1975.7M
[10/29 17:23:27    315s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1975.7M
[10/29 17:23:27    315s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.020, REAL:0.021, MEM:1975.7M
[10/29 17:23:27    315s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.623, REAL:0.438, MEM:1975.7M
[10/29 17:23:27    315s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1975.7M
[10/29 17:23:27    315s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.010, REAL:0.010, MEM:1975.7M
[10/29 17:23:27    315s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1975.7M
[10/29 17:23:27    315s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.037, REAL:0.037, MEM:1975.7M
[10/29 17:23:27    315s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1975.7M
[10/29 17:23:28    316s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.962, REAL:0.970, MEM:1975.7M
[10/29 17:23:28    316s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:1.859, REAL:1.684, MEM:1975.7M
[10/29 17:23:28    316s] OPERPROF: Finished SiteArrayInit at level 1, CPU:1.859, REAL:1.684, MEM:1975.7M
[10/29 17:23:28    316s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1975.7M
[10/29 17:23:28    316s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1975.7M
[10/29 17:23:28    316s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1975.7M
[10/29 17:23:28    316s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1975.7M
[10/29 17:23:29    317s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.164, REAL:0.166, MEM:1975.7M
[10/29 17:23:29    317s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.188, REAL:0.190, MEM:1975.7M
[10/29 17:23:29    317s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1975.7M
[10/29 17:23:29    317s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.232, REAL:0.234, MEM:1975.7M
[10/29 17:23:29    317s] Density distribution unevenness ratio = 7.256%
[10/29 17:23:29    317s] powerDomain AO: bins with density > 0.750 =  0.00 % ( 0 / 21609 )
[10/29 17:23:29    317s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1975.7M
[10/29 17:23:29    317s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.024, REAL:0.024, MEM:1975.7M
[10/29 17:23:29    317s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1975.7M
[10/29 17:23:29    317s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1975.7M
[10/29 17:23:29    317s] Starting IO pin assignment...
[10/29 17:23:29    317s] UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:23:29    317s] UM:                                                                   final
[10/29 17:23:29    317s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:23:29    317s] UM:                                                                   global_place
[10/29 17:23:30    318s] User Input Parameters:
[10/29 17:23:30    318s] - Congestion Driven    : On
[10/29 17:23:30    318s] - Timing Driven        : Off
[10/29 17:23:30    318s] - Area-Violation Based : On
[10/29 17:23:30    318s] - Start Rollback Level : -5
[10/29 17:23:30    318s] - Legalized            : On
[10/29 17:23:30    318s] - Window Based         : Off
[10/29 17:23:30    318s] 
[10/29 17:23:30    318s] Starting congestion repair ...
[10/29 17:23:30    318s] 
[10/29 17:23:30    318s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[10/29 17:23:30    318s] Type 'man IMPPTN-1250' for more detail.
[10/29 17:23:30    318s] Starting Early Global Route congestion estimation: mem = 1975.7M
[10/29 17:23:30    318s] (I)       Reading DB...
[10/29 17:23:30    318s] (I)       Read data from FE... (mem=1975.7M)
[10/29 17:23:30    318s] (I)       Read nodes and places... (mem=1975.7M)
[10/29 17:23:30    318s] (I)       Done Read nodes and places (cpu=0.563s, mem=2077.7M)
[10/29 17:23:30    318s] (I)       Read nets... (mem=2077.7M)
[10/29 17:23:30    318s] (I)       Done Read nets (cpu=0.000s, mem=2077.7M)
[10/29 17:23:30    318s] (I)       Done Read data from FE (cpu=0.563s, mem=2077.7M)
[10/29 17:23:30    318s] (I)       before initializing RouteDB syMemory usage = 2077.7 MB
[10/29 17:23:30    318s] (I)       congestionReportName   : 
[10/29 17:23:30    318s] (I)       layerRangeFor2DCongestion : 
[10/29 17:23:30    318s] (I)       buildTerm2TermWires    : 1
[10/29 17:23:30    318s] (I)       doTrackAssignment      : 1
[10/29 17:23:30    318s] (I)       dumpBookshelfFiles     : 0
[10/29 17:23:30    318s] (I)       numThreads             : 4
[10/29 17:23:30    318s] (I)       bufferingAwareRouting  : false
[10/29 17:23:30    318s] (I)       honorPin               : false
[10/29 17:23:30    318s] (I)       honorPinGuide          : true
[10/29 17:23:30    318s] (I)       honorPartition         : false
[10/29 17:23:30    318s] (I)       honorPartitionAllowFeedthru: false
[10/29 17:23:30    318s] (I)       allowPartitionCrossover: false
[10/29 17:23:30    318s] (I)       honorSingleEntry       : true
[10/29 17:23:30    318s] (I)       honorSingleEntryStrong : true
[10/29 17:23:30    318s] (I)       [10/29 17:23:30    318s] [NR-eGR] honorMsvRouteConstraint: false
handleViaSpacingRule   : false
[10/29 17:23:30    318s] (I)       handleEolSpacingRule   : false
[10/29 17:23:30    318s] (I)       PDConstraint           : none
[10/29 17:23:30    318s] (I)       expBetterNDRHandling   : false
[10/29 17:23:30    318s] (I)       routingEffortLevel     : 3
[10/29 17:23:30    318s] (I)       [10/29 17:23:30    318s] [NR-eGR] honorClockSpecNDR      : 0
effortLevel            : standard
[10/29 17:23:30    318s] (I)       relaxedTopLayerCeiling : 127
[10/29 17:23:30    318s] (I)       [10/29 17:23:30    318s] [NR-eGR] minRouteLayer          : 2
[10/29 17:23:30    318s] [NR-eGR] maxRouteLayer          : 127
relaxedBottomLayerFloor: 2
[10/29 17:23:30    318s] (I)       numRowsPerGCell        : 1
[10/29 17:23:30    318s] (I)       speedUpLargeDesign     : 0
[10/29 17:23:30    318s] (I)       multiThreadingTA       : 1
[10/29 17:23:30    318s] (I)       optimizationMode       : false
[10/29 17:23:30    318s] (I)       routeSecondPG          : false
[10/29 17:23:30    318s] (I)       scenicRatioForLayerRelax: 0.00
[10/29 17:23:30    318s] (I)       detourLimitForLayerRelax: 0.00
[10/29 17:23:30    318s] (I)       punchThroughDistance   : 500.00
[10/29 17:23:30    318s] (I)       scenicBound            : 1.15
[10/29 17:23:30    318s] (I)       maxScenicToAvoidBlk    : 100.00
[10/29 17:23:30    318s] (I)       source-to-sink ratio   : 0.00
[10/29 17:23:30    318s] (I)       targetCongestionRatioH : 1.00
[10/29 17:23:30    318s] (I)       targetCongestionRatioV : 1.00
[10/29 17:23:30    318s] (I)       layerCongestionRatio   : 0.70
[10/29 17:23:30    318s] (I)       m1CongestionRatio      : 0.10
[10/29 17:23:30    318s] (I)       m2m3CongestionRatio    : 0.70
[10/29 17:23:30    318s] (I)       localRouteEffort       : 1.00
[10/29 17:23:30    318s] (I)       numSitesBlockedByOneVia: 8.00
[10/29 17:23:30    318s] (I)       supplyScaleFactorH     : 1.00
[10/29 17:23:30    318s] (I)       supplyScaleFactorV     : 1.00
[10/29 17:23:30    318s] (I)       highlight3DOverflowFactor: 0.00
[10/29 17:23:30    318s] (I)       routeVias              : 
[10/29 17:23:30    318s] (I)       readTROption           : true
[10/29 17:23:30    318s] (I)       extraSpacingFactor     : 1.00
[10/29 17:23:30    318s] (I)       routeSelectedNetsOnly  : false
[10/29 17:23:30    318s] (I)       clkNetUseMaxDemand     : false
[10/29 17:23:30    318s] (I)       extraDemandForClocks   : 0
[10/29 17:23:30    318s] (I)       steinerRemoveLayers    : false
[10/29 17:23:30    318s] (I)       demoteLayerScenicScale : 1.00
[10/29 17:23:30    318s] (I)       [10/29 17:23:30    318s] [NR-eGR] numTracksPerClockWire  : 0
nonpreferLayerCostScale : 100.00
[10/29 17:23:30    318s] (I)       similarTopologyRoutingFast : false
[10/29 17:23:30    318s] (I)       spanningTreeRefinement : false
[10/29 17:23:30    318s] (I)       spanningTreeRefinementAlpha : -1.00
[10/29 17:23:30    318s] (I)       starting read tracks
[10/29 17:23:30    318s] (I)       build grid graph
[10/29 17:23:30    318s] (I)       build grid graph start
[10/29 17:23:30    318s] (I)       build grid graph end
[10/29 17:23:30    318s] (I)       merge level 0
[10/29 17:23:30    318s] (I)       numViaLayers=6
[10/29 17:23:30    318s] (I)       Reading via L1M1_PR for layer: 0 
[10/29 17:23:30    318s] (I)       Reading via M1M2_PR_M for layer: 1 
[10/29 17:23:30    318s] (I)       Reading via M2M3_PR_R for layer: 2 
[10/29 17:23:30    318s] (I)       Reading via M3M4_PR for layer: 3 
[10/29 17:23:30    318s] (I)       Reading via M4M5_PR for layer: 4 
[10/29 17:23:30    318s] (I)       end build via table
[10/29 17:23:30    318s] [NR-eGR] li1 has no routable track
[10/29 17:23:30    318s] [NR-eGR] met1 has single uniform track structure
[10/29 17:23:30    318s] [NR-eGR] met2 has single uniform track structure
[10/29 17:23:30    318s] [NR-eGR] met3 has single uniform track structure
[10/29 17:23:30    318s] [NR-eGR] met4 has single uniform track structure
[10/29 17:23:30    318s] [NR-eGR] met5 has single uniform track structure
[10/29 17:23:31    319s] [NR-eGR] Read 140028 PG shapes in 0.021 seconds
[10/29 17:23:31    319s] 
[10/29 17:23:31    319s] (I)       readDataFromPlaceDB
[10/29 17:23:31    319s] (I)       Read net information..
[10/29 17:23:31    319s] [NR-eGR] numRoutingBlks=0 numInstBlks=798995 numPGBlocks=140028 numBumpBlks=0 numBoundaryFakeBlks=0
[10/29 17:23:31    319s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[10/29 17:23:31    319s] (I)       [10/29 17:23:31    319s] [NR-eGR] Read numTotalNets=84  numIgnoredNets=0
Read testcase time = 0.000 seconds
[10/29 17:23:31    319s] 
[10/29 17:23:31    319s] (I)       read default dcut vias
[10/29 17:23:31    319s] (I)       Reading via L1M1_PR for layer: 0 
[10/29 17:23:31    319s] (I)       Reading via M1M2_PR for layer: 1 
[10/29 17:23:31    319s] (I)       Reading via M2M3_PR for layer: 2 
[10/29 17:23:31    319s] (I)       Reading via M3M4_PR for layer: 3 
[10/29 17:23:31    319s] (I)       Reading via M4M5_PR for layer: 4 
[10/29 17:23:31    319s] (I)       early_global_route_priority property id does not exist.
[10/29 17:23:31    319s] (I)       build grid graph start
[10/29 17:23:31    319s] (I)       build grid graph end
[10/29 17:23:31    319s] (I)       Model blockage into capacity
[10/29 17:23:31    319s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[10/29 17:23:32    320s] (I)       Modeling time = 0.907 seconds
[10/29 17:23:32    320s] 
[10/29 17:23:32    320s] (I)       Number of ignored nets = 0
[10/29 17:23:32    320s] (I)       Number of fixed nets = 0.  Ignored: Yes
[10/29 17:23:32    320s] (I)       Number of clock nets = 1.  Ignored: No
[10/29 17:23:32    320s] (I)       Number of analog nets = 0.  Ignored: Yes
[10/29 17:23:32    320s] (I)       Number of special nets = 0.  Ignored: Yes
[10/29 17:23:32    320s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[10/29 17:23:32    320s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[10/29 17:23:32    320s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[10/29 17:23:32    320s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[10/29 17:23:32    320s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/29 17:23:32    320s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[10/29 17:23:32    320s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2077.7 MB
[10/29 17:23:32    320s] (I)       Ndr track 0 does not exist
[10/29 17:23:32    320s] (I)       Layer1  viaCost=200.00
[10/29 17:23:32    320s] (I)       Layer2  viaCost=200.00
[10/29 17:23:32    320s] (I)       Layer3  viaCost=300.00
[10/29 17:23:32    320s] (I)       Layer4  viaCost=200.00
[10/29 17:23:32    320s] (I)       Layer5  viaCost=200.00
[10/29 17:23:32    320s] (I)       ---------------------Grid Graph Info--------------------
[10/29 17:23:32    320s] (I)       Routing area        : (1840, 1840) - (4000000, 4000000)
[10/29 17:23:32    320s] (I)       Core area           : (10000, 10000) - (3990000, 3990000)
[10/29 17:23:32    320s] (I)       Site width          :   460  (dbu)
[10/29 17:23:32    320s] (I)       Row height          :  2720  (dbu)
[10/29 17:23:32    320s] (I)       GCell width         :  2720  (dbu)
[10/29 17:23:32    320s] (I)       GCell height        :  2720  (dbu)
[10/29 17:23:32    320s] (I)       Grid                :  1470  1470     6
[10/29 17:23:32    320s] (I)       Layer numbers       :     1     2     3     4     5     6
[10/29 17:23:32    320s] (I)       Vertical capacity   :     0     0  2720     0  2720     0
[10/29 17:23:32    320s] (I)       Horizontal capacity :     0  2720     0  2720     0  2720
[10/29 17:23:32    320s] (I)       Default wire width  :   170   140   140   300   300  1600
[10/29 17:23:32    320s] (I)       Default wire space  :   170   140   140   300   300  1600
[10/29 17:23:32    320s] (I)       Default wire pitch  :   340   280   280   600   600  3200
[10/29 17:23:32    320s] (I)       Default pitch size  :   340   340   460   610   690  3660
[10/29 17:23:32    320s] (I)       First track coord   :     0   310   570   410   570  2850
[10/29 17:23:32    320s] (I)       Num tracks per GCell:  8.00  8.00  5.91  4.46  3.94  0.74
[10/29 17:23:32    320s] (I)       Total num of tracks :     0 11764  8695  6557  5797  1092
[10/29 17:23:32    320s] (I)       Num of masks        :     1     1     1     1     1     1
[10/29 17:23:32    320s] (I)       Num of trim masks   :     0     0     0     0     0     0
[10/29 17:23:32    320s] (I)       --------------------------------------------------------
[10/29 17:23:32    320s] 
[10/29 17:23:32    320s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[10/29 17:23:32    320s] (I)       Pitch:  L1=340  L2=340  L3=460[10/29 17:23:32    320s] [NR-eGR] ============ Routing rule table ============
[10/29 17:23:32    320s] [NR-eGR] Rule id: 0  Nets: 84 
  L4=610  L5=690  L6=3660
[10/29 17:23:32    320s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[10/29 17:23:32    320s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[10/29 17:23:32    320s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[10/29 17:23:32    320s] [NR-eGR] ========================================
[10/29 17:23:32    320s] [NR-eGR] 
[10/29 17:23:32    320s] (I)       blocked tracks on layer2 : = 4289790 / 17293080 (24.81%)
[10/29 17:23:32    320s] (I)       blocked tracks on layer3 : = 597720 / 12781650 (4.68%)
[10/29 17:23:32    320s] (I)       blocked tracks on layer4 : = 978620 / 9638790 (10.15%)
[10/29 17:23:32    320s] (I)       blocked tracks on layer5 : = 1318500 / 8521590 (15.47%)
[10/29 17:23:32    320s] (I)       blocked tracks on layer6 : = 956645 / 1605240 (59.60%)
[10/29 17:23:32    320s] (I)       After initializing earlyGlobalRoute syMemory usage = 2164.2 MB
[10/29 17:23:32    320s] (I)       Loading and dumping file time : 1.81 seconds
[10/29 17:23:32    320s] (I)       ============= Initialization =============
[10/29 17:23:32    320s] (I)       totalPins=236  totalGlobalPin=236 (100.00%)
[10/29 17:23:32    320s] (I)       total 2D Cap : 41701147 = (22312804 H, 19388343 V)
[10/29 17:23:32    320s] (I)       ============  Phase 1a Route ============
[10/29 17:23:32    320s] [NR-eGR] Layer group 1: route 84 net(s) in layer range [2, 6]
[10/29 17:23:32    320s] (I)       Phase 1a runs 0.01 seconds
[10/29 17:23:32    320s] (I)       Usage: 6669 = (6456 H, 213 V) = (0.03% H, 0.00% V) = (1.756e+04um H, 5.794e+02um V)
[10/29 17:23:32    320s] (I)       
[10/29 17:23:32    320s] (I)       ============  Phase 1b Route ============
[10/29 17:23:32    320s] (I)       Usage: 6669 = (6456 H, 213 V) = (0.03% H, 0.00% V) = (1.756e+04um H, 5.794e+02um V)
[10/29 17:23:32    320s] (I)       
[10/29 17:23:32    320s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.813968e+04um
[10/29 17:23:32    320s] (I)       ============  Phase 1c Route ============
[10/29 17:23:32    320s] (I)       Usage: 6669 = (6456 H, 213 V) = (0.03% H, 0.00% V) = (1.756e+04um H, 5.794e+02um V)
[10/29 17:23:32    320s] (I)       
[10/29 17:23:32    320s] (I)       ============  Phase 1d Route ============
[10/29 17:23:32    320s] (I)       Usage: 6669 = (6456 H, 213 V) = (0.03% H, 0.00% V) = (1.756e+04um H, 5.794e+02um V)
[10/29 17:23:32    320s] (I)       
[10/29 17:23:32    320s] (I)       ============  Phase 1e Route ============
[10/29 17:23:32    320s] (I)       Phase 1e runs 0.00 seconds
[10/29 17:23:32    320s] (I)       Usage: 6669 = (6456 H, 213 V) = (0.03% H, 0.00% V) = (1.756e+04um H, 5.794e+02um V)
[10/29 17:23:32    320s] (I)       
[10/29 17:23:32    320s] (I)       ============  Phase 1l Route ============
[10/29 17:23:32    320s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.813968e+04um
[10/29 17:23:32    320s] [NR-eGR] 
[10/29 17:23:32    320s] (I)       Phase 1l runs 0.01 seconds
[10/29 17:23:32    320s] (I)       
[10/29 17:23:32    320s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[10/29 17:23:32    320s] [NR-eGR]                        OverCon            
[10/29 17:23:32    320s] [NR-eGR]                         #Gcell     %Gcell
[10/29 17:23:32    320s] [NR-eGR]       Layer                (0)    OverCon 
[10/29 17:23:32    320s] [NR-eGR] ----------------------------------------------
[10/29 17:23:32    320s] [NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[10/29 17:23:32    320s] [NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[10/29 17:23:32    320s] [NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[10/29 17:23:32    320s] [NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[10/29 17:23:32    320s] [NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[10/29 17:23:32    320s] [NR-eGR]    met5  (6)         0( 0.00%)   ( 0.00%) 
[10/29 17:23:32    320s] [NR-eGR] ----------------------------------------------
[10/29 17:23:32    320s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[10/29 17:23:32    320s] [NR-eGR] 
[10/29 17:23:32    320s] (I)       Total Global Routing Runtime: 0.74 seconds
[10/29 17:23:33    321s] (I)       total 2D Cap : 41701835 = (22313012 H, 19388823 V)
[10/29 17:23:33    321s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[10/29 17:23:33    321s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[10/29 17:23:33    321s] Early Global Route congestion estimation runtime: 3.18 seconds, mem = 2164.2M
[10/29 17:23:33    321s] [hotspot] +------------+---------------+---------------+
[10/29 17:23:33    321s] [hotspot] |            |   max hotspot | total hotspot |
[10/29 17:23:33    321s] [hotspot] +------------+---------------+---------------+
[10/29 17:23:33    321s] [hotspot] | normalized |          0.00 |          0.00 |
[10/29 17:23:33    321s] [hotspot] +------------+---------------+---------------+
[10/29 17:23:33    321s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[10/29 17:23:33    321s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/29 17:23:33    321s] 
[10/29 17:23:33    321s] === incrementalPlace Internal Loop 1 ===
[10/29 17:23:33    321s] Skipped repairing congestion.
[10/29 17:23:33    321s] Starting Early Global Route wiring: mem = 2164.2M
[10/29 17:23:33    321s] (I)       ============= track Assignment ============
[10/29 17:23:33    321s] (I)       extract Global 3D Wires
[10/29 17:23:33    321s] (I)       Extract Global WL : time=0.00
[10/29 17:23:33    321s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[10/29 17:23:33    321s] (I)       Initialization real time=0.00 seconds
[10/29 17:23:33    321s] (I)       Run Multi-thread track assignment
[10/29 17:23:33    322s] (I)       Kernel real time=0.20 seconds
[10/29 17:23:33    322s] (I)       End Greedy Track Assignment
[10/29 17:23:33    322s] [NR-eGR] --------------------------------------------------------------------------
[10/29 17:23:33    322s] [NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 192
[10/29 17:23:33    322s] [NR-eGR]   met1  (2H) length: 1.240144e+04um, number of vias: 319
[10/29 17:23:33    322s] [NR-eGR]   met2  (3V) length: 6.154000e+02um, number of vias: 26
[10/29 17:23:33    322s] [NR-eGR]   met3  (4H) length: 5.162580e+03um, number of vias: 9
[10/29 17:23:33    322s] [NR-eGR]   met4  (5V) length: 5.110000e+01um, number of vias: 0
[10/29 17:23:33    322s] [NR-eGR]   met5  (6H) length: 0.000000e+00um, number of vias: 0
[10/29 17:23:33    322s] [NR-eGR] Total length: 1.823052e+04um, number of vias: 546
[10/29 17:23:33    322s] [NR-eGR] --------------------------------------------------------------------------
[10/29 17:23:33    322s] [NR-eGR] Total eGR-routed clock nets wire length: 1.554010e+03um 
[10/29 17:23:33    322s] [NR-eGR] --------------------------------------------------------------------------
[10/29 17:23:33    322s] Early Global Route wiring runtime: 0.37 seconds, mem = 2164.2M
[10/29 17:23:33    322s] End of congRepair (cpu=0:00:03.8, real=0:00:03.0)
[10/29 17:23:33    322s] ***** Total cpu  0:3:16
[10/29 17:23:33    322s] ***** Total real time  0:3:2
[10/29 17:23:36    325s] **place_design ... cpu = 0: 3:18, real = 0: 3: 5, mem = 1959.2M **
[10/29 17:23:36    325s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/29 17:23:36    325s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:23:36    325s] UM:                                                                   final
[10/29 17:23:49    337s] OPERPROF: Starting PlacementCheckFixedInst at level 1, MEM:1968.3M
[10/29 17:23:49    337s] OPERPROF: Finished PlacementCheckFixedInst at level 1, CPU:0.021, REAL:0.021, MEM:1968.3M
[10/29 17:23:49    337s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1968.3M
[10/29 17:23:49    337s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1968.3M
[10/29 17:23:49    337s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1968.3M
[10/29 17:23:49    337s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1968.3M
[10/29 17:23:49    337s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1968.3M
[10/29 17:23:50    338s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1968.3M
[10/29 17:23:50    338s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1968.3M
[10/29 17:23:50    338s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1968.3M
[10/29 17:23:50    338s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1968.3M
[10/29 17:23:50    338s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.159, REAL:0.160, MEM:1968.3M
[10/29 17:23:50    338s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1968.3M
[10/29 17:23:50    338s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1968.3M
[10/29 17:23:50    338s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1968.3M
[10/29 17:23:50    338s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1968.3M
[10/29 17:23:50    338s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.239, REAL:0.242, MEM:1968.3M
[10/29 17:23:50    338s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1968.3M
[10/29 17:23:50    338s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.001, MEM:1968.3M
[10/29 17:23:50    338s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1968.3M
[10/29 17:23:50    338s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1968.3M
[10/29 17:23:50    338s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.303, REAL:0.089, MEM:1968.3M
[10/29 17:23:50    338s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.309, REAL:0.096, MEM:1968.3M
[10/29 17:23:50    338s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1968.3M
[10/29 17:23:50    338s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.020, REAL:0.020, MEM:1968.3M
[10/29 17:23:50    338s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.679, REAL:0.470, MEM:1968.3M
[10/29 17:23:50    338s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1968.3M
[10/29 17:23:50    338s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.009, REAL:0.009, MEM:1968.3M
[10/29 17:23:50    338s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1968.3M
[10/29 17:23:50    338s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.035, REAL:0.035, MEM:1968.3M
[10/29 17:23:50    338s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1968.3M
[10/29 17:23:50    338s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.000, MEM:1968.3M
[10/29 17:23:50    338s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.765, REAL:0.557, MEM:1968.3M
[10/29 17:23:50    338s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.765, REAL:0.557, MEM:1968.3M
[10/29 17:23:50    338s] OPERPROF: Starting PlacementInitFence at level 1, MEM:1968.3M
[10/29 17:23:50    338s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1968.3M
[10/29 17:23:50    338s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1968.3M
[10/29 17:23:50    338s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1968.3M
[10/29 17:23:50    338s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.159, REAL:0.161, MEM:1968.3M
[10/29 17:23:50    338s] OPERPROF: Finished PlacementInitFence at level 1, CPU:0.183, REAL:0.184, MEM:1968.3M
[10/29 17:23:50    338s] 
[10/29 17:23:51    339s] OPERPROF: Starting CheckPlaceCleanup at level 1, MEM:1968.3M
[10/29 17:23:51    339s] OPERPROF:   Starting PlacementCleanupFence at level 2, MEM:1968.3M
[10/29 17:23:51    339s] OPERPROF:   Finished PlacementCleanupFence at level 2, CPU:0.024, REAL:0.024, MEM:1968.3M
[10/29 17:23:51    340s] OPERPROF:   Starting spFreeFakeNetlist at level 2, MEM:1968.3M
[10/29 17:23:51    340s] OPERPROF:   Finished spFreeFakeNetlist at level 2, CPU:0.000, REAL:0.000, MEM:1968.3M
[10/29 17:23:51    340s] OPERPROF: Finished CheckPlaceCleanup at level 1, CPU:0.175, REAL:0.176, MEM:1968.3M
[10/29 17:23:51    340s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:23:51    340s] UM:         340.2            349                                      place_design
[10/29 17:23:52    340s] **INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
[10/29 17:23:52    340s] #spOpts: N=130 minPadR=1.1 cut2cut 
[10/29 17:23:52    340s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1968.3M
[10/29 17:23:52    340s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1968.3M
[10/29 17:23:52    340s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1968.3M
[10/29 17:23:52    340s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1968.3M
[10/29 17:23:52    340s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1968.3M
[10/29 17:23:52    340s] Core basic site is unithd
[10/29 17:23:52    340s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1968.3M
[10/29 17:23:52    340s] SiteArray: one-level site array dimensions = 1463 x 8652
[10/29 17:23:52    340s] SiteArray: use 50,631,504 bytes
[10/29 17:23:52    340s] SiteArray: current memory after site array memory allocatiion 1968.3M
[10/29 17:23:52    340s] SiteArray: FP blocked sites are writable
[10/29 17:23:52    340s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1968.3M
[10/29 17:23:52    340s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1968.3M
[10/29 17:23:52    340s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1968.3M
[10/29 17:23:52    341s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.160, REAL:0.161, MEM:1968.3M
[10/29 17:23:52    341s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1968.3M
[10/29 17:23:52    341s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1968.3M
[10/29 17:23:52    341s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1968.3M
[10/29 17:23:52    341s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1968.3M
[10/29 17:23:52    341s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.214, REAL:0.216, MEM:1968.3M
[10/29 17:23:52    341s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1968.3M
[10/29 17:23:52    341s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1968.3M
[10/29 17:23:52    341s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1968.3M
[10/29 17:23:52    341s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1968.3M
[10/29 17:23:52    341s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[10/29 17:23:52    341s] Mark StBox On SiteArr starts
[10/29 17:23:52    341s] Mark StBox On SiteArr ends
[10/29 17:23:52    341s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.297, REAL:0.087, MEM:1968.3M
[10/29 17:23:52    341s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.303, REAL:0.094, MEM:1968.3M
[10/29 17:23:52    341s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1968.3M
[10/29 17:23:52    341s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.025, REAL:0.026, MEM:1968.3M
[10/29 17:23:52    341s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.641, REAL:0.436, MEM:1968.3M
[10/29 17:23:52    341s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1968.3M
[10/29 17:23:52    341s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.009, REAL:0.009, MEM:1968.3M
[10/29 17:23:52    341s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1968.3M
[10/29 17:23:52    341s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.035, REAL:0.035, MEM:1968.3M
[10/29 17:23:52    341s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1968.3M
[10/29 17:23:53    342s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.981, REAL:0.990, MEM:1968.3M
[10/29 17:23:54    342s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:1.894, REAL:1.699, MEM:1968.3M
[10/29 17:23:54    342s] OPERPROF: Finished SiteArrayInit at level 1, CPU:1.894, REAL:1.700, MEM:1968.3M
[10/29 17:23:54    342s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1968.3M
[10/29 17:23:54    342s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1968.3M
[10/29 17:23:54    342s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1968.3M
[10/29 17:23:54    342s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1968.3M
[10/29 17:23:54    342s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.163, REAL:0.164, MEM:1968.3M
[10/29 17:23:54    342s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.187, REAL:0.188, MEM:1968.3M
[10/29 17:23:54    342s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1968.3M
[10/29 17:23:54    342s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.024, REAL:0.024, MEM:1968.3M
[10/29 17:23:54    342s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1968.3M
[10/29 17:23:54    342s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1968.3M
[10/29 17:23:54    342s] #spOpts: N=130 minPadR=1.1 mergeVia=F cut2cut 
[10/29 17:23:54    343s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1968.3M
[10/29 17:23:54    343s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1968.3M
[10/29 17:23:54    343s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1968.3M
[10/29 17:23:54    343s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1968.3M
[10/29 17:23:55    343s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1968.3M
[10/29 17:23:55    343s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1968.3M
[10/29 17:23:55    343s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1968.3M
[10/29 17:23:55    343s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.009, REAL:0.010, MEM:1968.3M
[10/29 17:23:55    343s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1968.3M
[10/29 17:23:55    343s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.036, REAL:0.036, MEM:1968.3M
[10/29 17:23:55    343s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1968.3M
[10/29 17:23:56    344s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.941, REAL:0.950, MEM:1968.3M
[10/29 17:23:56    344s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:1.419, REAL:1.432, MEM:1968.3M
[10/29 17:23:56    344s] OPERPROF: Finished SiteArrayInit at level 1, CPU:1.420, REAL:1.433, MEM:1968.3M
[10/29 17:23:56    344s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1968.3M
[10/29 17:23:56    344s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1968.3M
[10/29 17:23:56    344s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1968.3M
[10/29 17:23:56    344s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1968.3M
[10/29 17:23:56    344s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.164, REAL:0.165, MEM:1968.3M
[10/29 17:23:56    344s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.188, REAL:0.190, MEM:1968.3M
[10/29 17:23:56    344s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1968.3M
[10/29 17:23:56    344s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.024, REAL:0.024, MEM:1968.3M
[10/29 17:23:56    345s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1968.3M
[10/29 17:23:56    345s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1968.3M
[10/29 17:23:56    345s] [GPS-MSV] CPF Flow. Number of Power Domains: 1
[10/29 17:23:56    345s] [GPS-MSV]   Power Domain 'AO' (tag=1) Default
[10/29 17:23:56    345s] Info: 4 threads available for lower-level modules during optimization.
[10/29 17:23:56    345s] GigaOpt running with 4 threads.
[10/29 17:23:56    345s] OPERPROF: Starting DPlace-Init at level 1, MEM:1968.3M
[10/29 17:23:56    345s] #spOpts: N=130 minPadR=1.1 mergeVia=F cut2cut 
[10/29 17:23:56    345s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1968.3M
[10/29 17:23:56    345s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1968.3M
[10/29 17:23:56    345s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1968.3M
[10/29 17:23:56    345s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1968.3M
[10/29 17:23:57    345s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1968.3M
[10/29 17:23:57    345s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1968.3M
[10/29 17:23:57    345s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1968.3M
[10/29 17:23:57    345s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.009, REAL:0.009, MEM:1968.3M
[10/29 17:23:57    345s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1968.3M
[10/29 17:23:57    345s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.035, REAL:0.035, MEM:1968.3M
[10/29 17:23:57    345s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1968.3M
[10/29 17:23:58    346s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.939, REAL:0.947, MEM:1968.3M
[10/29 17:23:58    346s] OPERPROF:       Starting CMU at level 4, MEM:1968.3M
[10/29 17:23:58    346s] OPERPROF:       Finished CMU at level 4, CPU:0.024, REAL:0.024, MEM:1968.3M
[10/29 17:23:58    346s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:1.449, REAL:1.462, MEM:1968.3M
[10/29 17:23:58    346s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:1.450, REAL:1.462, MEM:1968.3M
[10/29 17:23:58    346s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1968.3M
[10/29 17:23:58    346s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1968.3M
[10/29 17:23:58    346s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:1968.3M
[10/29 17:23:58    346s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1968.3M
[10/29 17:23:58    346s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:1968.3M
[10/29 17:23:58    346s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1968.3M
[10/29 17:23:58    346s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.164, REAL:0.165, MEM:1968.3M
[10/29 17:23:58    346s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.187, REAL:0.189, MEM:1968.3M
[10/29 17:23:58    347s] [CPU] DPlace-Init (cpu=0:00:02.0, real=0:00:02.0, mem=1968.3MB).
[10/29 17:23:58    347s] OPERPROF: Finished DPlace-Init at level 1, CPU:2.006, REAL:2.024, MEM:1968.3M
[10/29 17:23:58    347s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the create_floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[10/29 17:23:58    347s] 	Cell sky130_fd_sc_hd__fill_1, site unithd.
[10/29 17:23:58    347s] 	Cell sky130_fd_sc_hd__fill_2, site unithd.
[10/29 17:23:58    347s] 	Cell sky130_fd_sc_hd__fill_4, site unithd.
[10/29 17:23:58    347s] 	Cell sky130_fd_sc_hd__fill_8, site unithd.
[10/29 17:23:58    347s] 	Cell sky130_fd_sc_hd__tap_1, site unithd.
[10/29 17:23:58    347s] 	Cell sky130_fd_sc_hd__tap_2, site unithd.
[10/29 17:23:58    347s] 	Cell sky130_fd_sc_hd__tapvgnd2_1, site unithd.
[10/29 17:23:58    347s] 	Cell sky130_fd_sc_hd__tapvgnd_1, site unithd.
[10/29 17:23:58    347s] 	Cell sky130_fd_sc_hd__tapvpwrvgnd_1, site unithd.
[10/29 17:23:58    347s] .
[10/29 17:23:58    347s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1968.3M
[10/29 17:23:58    347s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.023, REAL:0.024, MEM:1968.3M
[10/29 17:23:58    347s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1968.3M
[10/29 17:23:58    347s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1968.3M
[10/29 17:23:58    347s] Updating RC grid for preRoute extraction ...
[10/29 17:23:58    347s] Initializing multi-corner resistance tables ...
[10/29 17:23:58    347s] 
[10/29 17:23:58    347s] Creating Lib Analyzer ...
[10/29 17:23:58    347s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[10/29 17:23:58    347s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/29 17:23:58    347s] Total number of usable buffers from Lib Analyzer: 13 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__dlymetal6s2s_1 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[10/29 17:23:58    347s] Total number of usable inverters from Lib Analyzer: 16 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinvlp_2 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__clkinvlp_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__inv_16 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[10/29 17:23:58    347s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[10/29 17:23:58    347s] 
[10/29 17:24:03    351s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:52 mem=1968.3M
[10/29 17:24:03    351s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:52 mem=1968.3M
[10/29 17:24:03    351s] Creating Lib Analyzer, finished. 
[10/29 17:24:03    351s] Setting timing_disable_library_data_to_data_checks to 'true'.
[10/29 17:24:03    351s] Setting timing_disable_user_data_to_data_checks to 'true'.
[10/29 17:24:03    351s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1533.8M, totSessionCpu=0:05:52 **
[10/29 17:24:03    351s] *** opt_design -pre_cts ***
[10/29 17:24:03    351s] DRC Margin: user margin 0.0; extra margin 0.2
[10/29 17:24:03    351s] Setup Target Slack: user slack 0.1; extra slack 0.0
[10/29 17:24:03    351s] Hold Target Slack: user slack 0.1
[10/29 17:24:03    351s] INFO****: The delay profiles based on paritioning incorrect, turning off vt filtering
[10/29 17:24:03    351s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[10/29 17:24:03    351s] Type 'man IMPOPT-3195' for more detail.
[10/29 17:24:03    352s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1966.3M
[10/29 17:24:03    352s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1966.3M
[10/29 17:24:03    352s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1966.3M
[10/29 17:24:03    352s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1966.3M
[10/29 17:24:03    352s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1966.3M
[10/29 17:24:03    352s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1966.3M
[10/29 17:24:04    352s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1966.3M
[10/29 17:24:04    352s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.010, REAL:0.010, MEM:1966.3M
[10/29 17:24:04    352s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1966.3M
[10/29 17:24:04    352s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.035, REAL:0.035, MEM:1966.3M
[10/29 17:24:04    352s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1966.3M
[10/29 17:24:05    353s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.967, REAL:0.976, MEM:1966.3M
[10/29 17:24:05    353s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:1.460, REAL:1.473, MEM:1966.3M
[10/29 17:24:05    353s] OPERPROF: Finished SiteArrayInit at level 1, CPU:1.461, REAL:1.473, MEM:1966.3M
[10/29 17:24:05    353s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1966.3M
[10/29 17:24:05    353s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1966.3M
[10/29 17:24:05    353s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1966.3M
[10/29 17:24:05    353s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1966.3M
[10/29 17:24:05    353s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.163, REAL:0.164, MEM:1966.3M
[10/29 17:24:05    353s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.187, REAL:0.188, MEM:1966.3M
[10/29 17:24:05    353s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1966.3M
[10/29 17:24:05    353s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.024, REAL:0.024, MEM:1966.3M
[10/29 17:24:05    353s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1966.3M
[10/29 17:24:05    353s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1966.3M
[10/29 17:24:05    353s] Deleting Cell Server ...
[10/29 17:24:05    353s] Deleting Lib Analyzer.
[10/29 17:24:05    353s] Creating Cell Server ...(0, 0, 0, 0)
[10/29 17:24:05    353s] Summary for sequential cells identification: 
[10/29 17:24:05    353s]   Identified SBFF number: 45
[10/29 17:24:05    353s]   Identified MBFF number: 0
[10/29 17:24:05    353s]   Identified SB Latch number: 0
[10/29 17:24:05    353s]   Identified MB Latch number: 0
[10/29 17:24:05    353s]   Not identified SBFF number: 0
[10/29 17:24:05    353s]   Not identified MBFF number: 0
[10/29 17:24:05    353s]   Not identified SB Latch number: 0
[10/29 17:24:05    353s]   Not identified MB Latch number: 0
[10/29 17:24:05    353s]   Number of sequential cells which are not FFs: 23
[10/29 17:24:05    353s]  Visiting view : ss_100C_1v60.setup_view
[10/29 17:24:05    353s]    : PowerDomain = none : Weighted F : unweighted  = 66.90 (1.000) with rcCorner = 0
[10/29 17:24:05    353s]    : PowerDomain = none : Weighted F : unweighted  = 52.70 (1.000) with rcCorner = -1
[10/29 17:24:05    353s]  Visiting view : ff_n40C_1v95.hold_view
[10/29 17:24:05    353s]    : PowerDomain = none : Weighted F : unweighted  = 28.70 (1.000) with rcCorner = 1
[10/29 17:24:05    353s]    : PowerDomain = none : Weighted F : unweighted  = 22.30 (1.000) with rcCorner = -1
[10/29 17:24:05    353s]  Setting StdDelay to 66.90
[10/29 17:24:05    353s] Creating Cell Server, finished. 
[10/29 17:24:05    353s] 
[10/29 17:24:05    354s] Deleting Cell Server ...
[10/29 17:24:05    354s] 
[10/29 17:24:05    354s] Creating Lib Analyzer ...
[10/29 17:24:05    354s] Creating Cell Server ...(0, 0, 0, 0)
[10/29 17:24:05    354s] Summary for sequential cells identification: 
[10/29 17:24:05    354s]   Identified SBFF number: 45
[10/29 17:24:05    354s]   Identified MBFF number: 0
[10/29 17:24:05    354s]   Identified SB Latch number: 0
[10/29 17:24:05    354s]   Identified MB Latch number: 0
[10/29 17:24:05    354s]   Not identified SBFF number: 0
[10/29 17:24:05    354s]   Not identified MBFF number: 0
[10/29 17:24:05    354s]   Not identified SB Latch number: 0
[10/29 17:24:05    354s]   Not identified MB Latch number: 0
[10/29 17:24:05    354s]   Number of sequential cells which are not FFs: 23
[10/29 17:24:05    354s]  Visiting view : ss_100C_1v60.setup_view
[10/29 17:24:05    354s]    : PowerDomain = none : Weighted F : unweighted  = 66.90 (1.000) with rcCorner = 0
[10/29 17:24:05    354s]    : PowerDomain = none : Weighted F : unweighted  = 52.70 (1.000) with rcCorner = -1
[10/29 17:24:05    354s]  Visiting view : ff_n40C_1v95.hold_view
[10/29 17:24:05    354s]    : PowerDomain = none : Weighted F : unweighted  = 28.70 (1.000) with rcCorner = 1
[10/29 17:24:05    354s]    : PowerDomain = none : Weighted F : unweighted  = 22.30 (1.000) with rcCorner = -1
[10/29 17:24:05    354s]  Setting StdDelay to 66.90
[10/29 17:24:05    354s] Creating Cell Server, finished. 
[10/29 17:24:05    354s] 
[10/29 17:24:05    354s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[10/29 17:24:05    354s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/29 17:24:05    354s] Total number of usable buffers from Lib Analyzer: 12 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[10/29 17:24:05    354s] Total number of usable inverters from Lib Analyzer: 13 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[10/29 17:24:05    354s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[10/29 17:24:05    354s] 
[10/29 17:24:09    357s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:58 mem=1966.3M
[10/29 17:24:09    357s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:58 mem=1966.3M
[10/29 17:24:09    357s] Creating Lib Analyzer, finished. 
[10/29 17:24:09    357s] ### Creating LA Mngr. totSessionCpu=0:05:58 mem=1966.3M
[10/29 17:24:09    357s] ### Creating LA Mngr, finished. totSessionCpu=0:05:58 mem=1966.3M
[10/29 17:24:09    357s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[10/29 17:24:09    357s] Type 'man IMPPTN-1250' for more detail.
[10/29 17:24:09    357s] [NR-eGR] Started earlyGlobalRoute kernel
[10/29 17:24:09    357s] [NR-eGR] Initial Peak syMemory usage = 1966.3 MB
[10/29 17:24:09    357s] (I)       Reading DB...
[10/29 17:24:09    357s] (I)       Read data from FE... (mem=1966.3M)
[10/29 17:24:09    357s] (I)       Read nodes and places... (mem=1966.3M)
[10/29 17:24:09    358s] (I)       Number of ignored instance 0
[10/29 17:24:09    358s] (I)       numMoveCells=72, numMacros=0  numPads=22  numMultiRowHeightInsts=0
[10/29 17:24:09    358s] (I)       Done Read nodes and places (cpu=0.551s, mem=2068.3M)
[10/29 17:24:09    358s] (I)       Read nets... (mem=2068.3M)
[10/29 17:24:09    358s] (I)       numNets=84  ignoredNets=14
[10/29 17:24:09    358s] (I)       Done Read nets (cpu=0.000s, mem=2068.3M)
[10/29 17:24:09    358s] (I)       Read rows... (mem=2068.3M)
[10/29 17:24:09    358s] (I)       Read 1463 std rows and 0 non-std rows
[10/29 17:24:09    358s] (I)       Done Read rows (cpu=0.000s, mem=2068.3M)
[10/29 17:24:10    358s] (I)       Identified Clock instances: Flop 20, Clock buffer/inverter 0, Gate 0
[10/29 17:24:10    358s] (I)       Read module constraints... (mem=2068.3M)
[10/29 17:24:10    358s] (I)       Done Read module constraints (cpu=0.000s, mem=2068.3M)
[10/29 17:24:10    358s] (I)       Done Read data from FE (cpu=0.707s, mem=2068.3M)
[10/29 17:24:10    358s] (I)       before initializing RouteDB syMemory usage = 2068.3 MB
[10/29 17:24:10    358s] (I)       congestionReportName   : 
[10/29 17:24:10    358s] (I)       layerRangeFor2DCongestion : 
[10/29 17:24:10    358s] (I)       buildTerm2TermWires    : 1
[10/29 17:24:10    358s] (I)       doTrackAssignment      : 1
[10/29 17:24:10    358s] (I)       dumpBookshelfFiles     : 0
[10/29 17:24:10    358s] (I)       numThreads             : 4
[10/29 17:24:10    358s] (I)       bufferingAwareRouting  : true
[10/29 17:24:10    358s] (I)       honorPin               : false
[10/29 17:24:10    358s] (I)       honorPinGuide          : true
[10/29 17:24:10    358s] (I)       honorPartition         : false
[10/29 17:24:10    358s] (I)       honorPartitionAllowFeedthru: false
[10/29 17:24:10    358s] (I)       allowPartitionCrossover: false
[10/29 17:24:10    358s] (I)       honorSingleEntry       : true
[10/29 17:24:10    358s] (I)       honorSingleEntryStrong : true
[10/29 17:24:10    358s] (I)       handleViaSpacingRule   : false
[10/29 17:24:10    358s] (I)       handleEolSpacingRule   : false
[10/29 17:24:10    358s] (I)       [10/29 17:24:10    358s] [NR-eGR] honorMsvRouteConstraint: false
PDConstraint           : none
[10/29 17:24:10    358s] (I)       expBetterNDRHandling   : false
[10/29 17:24:10    358s] (I)       routingEffortLevel     : 3
[10/29 17:24:10    358s] (I)       effortLevel            : standard
[10/29 17:24:10    358s] [NR-eGR] honorClockSpecNDR      : 0
[10/29 17:24:10    358s] (I)       relaxedTopLayerCeiling : 127
[10/29 17:24:10    358s] (I)       relaxedBottomLayerFloor: 2
[10/29 17:24:10    358s] [NR-eGR] minRouteLayer          : 2
[10/29 17:24:10    358s] [NR-eGR] maxRouteLayer          : 127
[10/29 17:24:10    358s] (I)       numRowsPerGCell        : 1
[10/29 17:24:10    358s] (I)       speedUpLargeDesign     : 0
[10/29 17:24:10    358s] (I)       multiThreadingTA       : 1
[10/29 17:24:10    358s] (I)       optimizationMode       : false
[10/29 17:24:10    358s] (I)       routeSecondPG          : false
[10/29 17:24:10    358s] (I)       scenicRatioForLayerRelax: 0.00
[10/29 17:24:10    358s] (I)       detourLimitForLayerRelax: 0.00
[10/29 17:24:10    358s] (I)       punchThroughDistance   : 10000.00
[10/29 17:24:10    358s] (I)       scenicBound            : 1.15
[10/29 17:24:10    358s] (I)       maxScenicToAvoidBlk    : 100.00
[10/29 17:24:10    358s] (I)       source-to-sink ratio   : 0.30
[10/29 17:24:10    358s] (I)       targetCongestionRatioH : 1.00
[10/29 17:24:10    358s] (I)       targetCongestionRatioV : 1.00
[10/29 17:24:10    358s] (I)       layerCongestionRatio   : 0.70
[10/29 17:24:10    358s] (I)       m1CongestionRatio      : 0.10
[10/29 17:24:10    358s] (I)       m2m3CongestionRatio    : 0.70
[10/29 17:24:10    358s] (I)       localRouteEffort       : 1.00
[10/29 17:24:10    358s] (I)       numSitesBlockedByOneVia: 8.00
[10/29 17:24:10    358s] (I)       supplyScaleFactorH     : 1.00
[10/29 17:24:10    358s] (I)       supplyScaleFactorV     : 1.00
[10/29 17:24:10    358s] (I)       highlight3DOverflowFactor: 0.00
[10/29 17:24:10    358s] (I)       routeVias              : 
[10/29 17:24:10    358s] (I)       readTROption           : true
[10/29 17:24:10    358s] (I)       extraSpacingFactor     : 1.00
[10/29 17:24:10    358s] (I)       routeSelectedNetsOnly  : false
[10/29 17:24:10    358s] (I)       clkNetUseMaxDemand     : false
[10/29 17:24:10    358s] (I)       extraDemandForClocks   : 0
[10/29 17:24:10    358s] (I)       steinerRemoveLayers    : false
[10/29 17:24:10    358s] (I)       demoteLayerScenicScale : 1.00
[10/29 17:24:10    358s] (I)       nonpreferLayerCostScale : 100.00
[10/29 17:24:10    358s] (I)       similarTopologyRoutingFast : false
[10/29 17:24:10    358s] (I)       spanningTreeRefinement : false
[10/29 17:24:10    358s] (I)       spanningTreeRefinementAlpha : -1.00
[10/29 17:24:10    358s] (I)       starting read tracks
[10/29 17:24:10    358s] (I)       build grid graph
[10/29 17:24:10    358s] (I)       build grid graph start
[10/29 17:24:10    358s] (I)       build grid graph end
[10/29 17:24:10    358s] (I)       merge level 0
[10/29 17:24:10    358s] (I)       numViaLayers=6
[10/29 17:24:10    358s] (I)       Reading via L1M1_PR for layer: 0 
[10/29 17:24:10    358s] (I)       Reading via M1M2_PR_M for layer: 1 
[10/29 17:24:10    358s] (I)       Reading via M2M3_PR_R for layer: 2 
[10/29 17:24:10    358s] (I)       Reading via M3M4_PR for layer: 3 
[10/29 17:24:10    358s] (I)       Reading via M4M5_PR for layer: 4 
[10/29 17:24:10    358s] (I)       end build via table
[10/29 17:24:10    358s] [NR-eGR] numTracksPerClockWire  : 0
[10/29 17:24:10    358s] [NR-eGR] li1 has no routable track
[10/29 17:24:10    358s] [NR-eGR] met1 has single uniform track structure
[10/29 17:24:10    358s] [NR-eGR] met2 has single uniform track structure
[10/29 17:24:10    358s] [NR-eGR] met3 has single uniform track structure
[10/29 17:24:10    358s] [NR-eGR] met4 has single uniform track structure
[10/29 17:24:10    358s] [NR-eGR] met5 has single uniform track structure
[10/29 17:24:10    358s] [NR-eGR] Read 140028 PG shapes in 0.021 seconds
[10/29 17:24:10    358s] 
[10/29 17:24:10    358s] (I)       readDataFromPlaceDB
[10/29 17:24:10    358s] (I)       [10/29 17:24:10    358s] [NR-eGR] numRoutingBlks=0 numInstBlks=798995 numPGBlocks=140028 numBumpBlks=0 numBoundaryFakeBlks=0
Read net information..
[10/29 17:24:10    358s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[10/29 17:24:10    358s] (I)       Read testcase time = 0.000 seconds
[10/29 17:24:10    358s] 
[10/29 17:24:10    358s] [NR-eGR] Read numTotalNets=84  numIgnoredNets=0
[10/29 17:24:10    358s] (I)       read default dcut vias
[10/29 17:24:10    358s] (I)       Reading via L1M1_PR for layer: 0 
[10/29 17:24:10    358s] (I)       Reading via M1M2_PR_M for layer: 1 
[10/29 17:24:10    358s] (I)       Reading via M2M3_PR_R for layer: 2 
[10/29 17:24:10    358s] (I)       Reading via M3M4_PR for layer: 3 
[10/29 17:24:10    358s] (I)       Reading via M4M5_PR for layer: 4 
[10/29 17:24:10    358s] (I)       early_global_route_priority property id does not exist.
[10/29 17:24:10    358s] (I)       build grid graph start
[10/29 17:24:10    358s] (I)       build grid graph end
[10/29 17:24:10    358s] (I)       Model blockage into capacity
[10/29 17:24:10    358s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[10/29 17:24:11    359s] (I)       Modeling time = 0.899 seconds
[10/29 17:24:11    359s] 
[10/29 17:24:11    359s] (I)       Number of ignored nets = 0
[10/29 17:24:11    359s] (I)       Number of fixed nets = 0.  Ignored: Yes
[10/29 17:24:11    359s] (I)       Number of clock nets = 1.  Ignored: No
[10/29 17:24:11    359s] (I)       Number of analog nets = 0.  Ignored: Yes
[10/29 17:24:11    359s] (I)       Number of special nets = 0.  Ignored: Yes
[10/29 17:24:11    359s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[10/29 17:24:11    359s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[10/29 17:24:11    359s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[10/29 17:24:11    359s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[10/29 17:24:11    359s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/29 17:24:11    359s] (I)       Constructing bin map
[10/29 17:24:11    359s] (I)       Initialize bin information with width=5440 height=5440
[10/29 17:24:11    359s] (I)       Done constructing bin map
[10/29 17:24:11    359s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[10/29 17:24:11    359s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2071.3 MB
[10/29 17:24:11    359s] (I)       Ndr track 0 does not exist
[10/29 17:24:11    359s] (I)       Layer1  viaCost=200.00
[10/29 17:24:11    359s] (I)       Layer2  viaCost=200.00
[10/29 17:24:11    359s] (I)       Layer3  viaCost=300.00
[10/29 17:24:11    359s] (I)       Layer4  viaCost=200.00
[10/29 17:24:11    359s] (I)       Layer5  viaCost=200.00
[10/29 17:24:11    359s] (I)       ---------------------Grid Graph Info--------------------
[10/29 17:24:11    359s] (I)       Routing area        : (1840, 1840) - (4000000, 4000000)
[10/29 17:24:11    359s] (I)       Core area           : (10000, 10000) - (3989920, 3989360)
[10/29 17:24:11    359s] (I)       Site width          :   460  (dbu)
[10/29 17:24:11    359s] (I)       Row height          :  2720  (dbu)
[10/29 17:24:11    359s] (I)       GCell width         :  2720  (dbu)
[10/29 17:24:11    359s] (I)       GCell height        :  2720  (dbu)
[10/29 17:24:11    359s] (I)       Grid                :  1470  1470     6
[10/29 17:24:11    359s] (I)       Layer numbers       :     1     2     3     4     5     6
[10/29 17:24:11    359s] (I)       Vertical capacity   :     0     0  2720     0  2720     0
[10/29 17:24:11    359s] (I)       Horizontal capacity :     0  2720     0  2720     0  2720
[10/29 17:24:11    359s] (I)       Default wire width  :   170   140   140   300   300  1600
[10/29 17:24:11    359s] (I)       Default wire space  :   170   140   140   300   300  1600
[10/29 17:24:11    359s] (I)       Default wire pitch  :   340   280   280   600   600  3200
[10/29 17:24:11    359s] (I)       Default pitch size  :   340   340   460   610   690  3660
[10/29 17:24:11    359s] (I)       First track coord   :     0   310   570   410   570  2850
[10/29 17:24:11    359s] (I)       Num tracks per GCell:  8.00  8.00  5.91  4.46  3.94  0.74
[10/29 17:24:11    359s] (I)       Total num of tracks :     0 11764  8695  6557  5797  1092
[10/29 17:24:11    359s] (I)       Num of masks        :     1     1     1     1     1     1
[10/29 17:24:11    359s] (I)       Num of trim masks   :     0     0     0     0     0     0
[10/29 17:24:11    359s] (I)       --------------------------------------------------------
[10/29 17:24:11    359s] 
[10/29 17:24:11    359s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[10/29 17:24:11    359s] (I)       Pitch:  L1=340  L2=340  L3=460  L4=610  L5=690  L6=3660
[10/29 17:24:11    359s] [NR-eGR] ============ Routing rule table ============
[10/29 17:24:11    359s] [NR-eGR] Rule id: 0  Nets: 84 
[10/29 17:24:11    359s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[10/29 17:24:11    359s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[10/29 17:24:11    359s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[10/29 17:24:11    359s] [NR-eGR] ========================================
[10/29 17:24:11    359s] [NR-eGR] 
[10/29 17:24:11    359s] (I)       blocked tracks on layer2 : = 4289790 / 17293080 (24.81%)
[10/29 17:24:11    359s] (I)       blocked tracks on layer3 : = 597720 / 12781650 (4.68%)
[10/29 17:24:11    359s] (I)       blocked tracks on layer4 : = 978620 / 9638790 (10.15%)
[10/29 17:24:11    359s] (I)       blocked tracks on layer5 : = 1318500 / 8521590 (15.47%)
[10/29 17:24:11    359s] (I)       blocked tracks on layer6 : = 956645 / 1605240 (59.60%)
[10/29 17:24:11    359s] (I)       After initializing earlyGlobalRoute syMemory usage = 2174.3 MB
[10/29 17:24:11    359s] (I)       Loading and dumping file time : 2.05 seconds
[10/29 17:24:11    359s] (I)       ============= Initialization =============
[10/29 17:24:11    359s] (I)       totalPins=236  totalGlobalPin=236 (100.00%)
[10/29 17:24:11    360s] (I)       total 2D Cap : 41701147 = (22312804 H, 19388343 V)
[10/29 17:24:11    360s] (I)       #blocked areas for congestion spreading : 0
[10/29 17:24:11    360s] (I)       ============  Phase 1a Route ============
[10/29 17:24:11    360s] [NR-eGR] Layer group 1: route 84 net(s) in layer range [2, 6]
[10/29 17:24:11    360s] (I)       Phase 1a runs 0.01 seconds
[10/29 17:24:11    360s] (I)       Usage: 6675 = (6468 H, 207 V) = (0.03% H, 0.00% V) = (1.759e+04um H, 5.630e+02um V)
[10/29 17:24:11    360s] (I)       
[10/29 17:24:11    360s] (I)       ============  Phase 1b Route ============
[10/29 17:24:11    360s] (I)       Usage: 6675 = (6468 H, 207 V) = (0.03% H, 0.00% V) = (1.759e+04um H, 5.630e+02um V)
[10/29 17:24:11    360s] (I)       
[10/29 17:24:11    360s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.815600e+04um
[10/29 17:24:11    360s] (I)       ============  Phase 1c Route ============
[10/29 17:24:11    360s] (I)       Usage: 6675 = (6468 H, 207 V) = (0.03% H, 0.00% V) = (1.759e+04um H, 5.630e+02um V)
[10/29 17:24:11    360s] (I)       
[10/29 17:24:11    360s] (I)       ============  Phase 1d Route ============
[10/29 17:24:11    360s] (I)       Usage: 6675 = (6468 H, 207 V) = (0.03% H, 0.00% V) = (1.759e+04um H, 5.630e+02um V)
[10/29 17:24:11    360s] (I)       
[10/29 17:24:11    360s] (I)       ============  Phase 1e Route ============
[10/29 17:24:11    360s] (I)       Phase 1e runs 0.00 seconds
[10/29 17:24:11    360s] (I)       Usage: 6675 = (6468 H, 207 V) = (0.03% H, 0.00% V) = (1.759e+04um H, 5.630e+02um V)
[10/29 17:24:11    360s] (I)       
[10/29 17:24:11    360s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.815600e+04um
[10/29 17:24:11    360s] [NR-eGR] 
[10/29 17:24:11    360s] (I)       ============  Phase 1l Route ============
[10/29 17:24:11    360s] (I)       Phase 1l runs 0.00 seconds
[10/29 17:24:12    360s] (I)       
[10/29 17:24:12    360s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[10/29 17:24:12    360s] [NR-eGR]                        OverCon            
[10/29 17:24:12    360s] [NR-eGR]                         #Gcell     %Gcell
[10/29 17:24:12    360s] [NR-eGR]       Layer                (0)    OverCon 
[10/29 17:24:12    360s] [NR-eGR] ----------------------------------------------
[10/29 17:24:12    360s] [NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[10/29 17:24:12    360s] [NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[10/29 17:24:12    360s] [NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[10/29 17:24:12    360s] [NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[10/29 17:24:12    360s] [NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[10/29 17:24:12    360s] [NR-eGR]    met5  (6)         0( 0.00%)   ( 0.00%) 
[10/29 17:24:12    360s] [NR-eGR] ----------------------------------------------
[10/29 17:24:12    360s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[10/29 17:24:12    360s] [NR-eGR] 
[10/29 17:24:12    360s] (I)       Total Global Routing Runtime: 0.87 seconds
[10/29 17:24:12    360s] (I)       total 2D Cap : 41701835 = (22313012 H, 19388823 V)
[10/29 17:24:12    361s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[10/29 17:24:12    361s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[10/29 17:24:12    361s] (I)       ============= track Assignment ============
[10/29 17:24:12    361s] (I)       extract Global 3D Wires
[10/29 17:24:12    361s] (I)       Extract Global WL : time=0.00
[10/29 17:24:12    361s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[10/29 17:24:12    361s] (I)       Initialization real time=0.00 seconds
[10/29 17:24:12    361s] (I)       Run Multi-thread track assignment
[10/29 17:24:13    361s] (I)       Kernel real time=0.20 seconds
[10/29 17:24:13    361s] (I)       End Greedy Track Assignment
[10/29 17:24:13    361s] [NR-eGR] --------------------------------------------------------------------------
[10/29 17:24:13    361s] [NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 192
[10/29 17:24:13    361s] [NR-eGR]   met1  (2H) length: 1.394981e+04um, number of vias: 318
[10/29 17:24:13    361s] [NR-eGR]   met2  (3V) length: 6.076000e+02um, number of vias: 26
[10/29 17:24:13    361s] [NR-eGR]   met3  (4H) length: 3.641360e+03um, number of vias: 9
[10/29 17:24:13    361s] [NR-eGR]   met4  (5V) length: 3.910000e+01um, number of vias: 0
[10/29 17:24:13    361s] [NR-eGR]   met5  (6H) length: 0.000000e+00um, number of vias: 0
[10/29 17:24:13    361s] [NR-eGR] Total length: 1.823786e+04um, number of vias: 545
[10/29 17:24:13    361s] [NR-eGR] --------------------------------------------------------------------------
[10/29 17:24:13    361s] [NR-eGR] Total eGR-routed clock nets wire length: 1.560150e+03um 
[10/29 17:24:13    361s] [NR-eGR] --------------------------------------------------------------------------
[10/29 17:24:13    361s] [NR-eGR] End Peak syMemory usage = 2174.3 MB
[10/29 17:24:13    361s] [NR-eGR] Early Global Router Kernel+IO runtime : 3.90 seconds
[10/29 17:24:13    361s] ### Creating LA Mngr. totSessionCpu=0:06:02 mem=2174.3M
[10/29 17:24:13    361s] Updating RC grid for preRoute extraction ...
[10/29 17:24:13    361s] Initializing multi-corner resistance tables ...
[10/29 17:24:13    361s] ### Creating LA Mngr, finished. totSessionCpu=0:06:02 mem=1965.6M
[10/29 17:24:13    361s] Extraction called for design 'fir' of instances=399471 and nets=113 using extraction engine 'pre_route' .
[10/29 17:24:13    361s] pre_route RC Extraction called for design fir.
[10/29 17:24:13    361s] RC Extraction called in multi-corner(2) mode.
[10/29 17:24:13    361s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/29 17:24:13    361s] Type 'man IMPEXT-6197' for more detail.
[10/29 17:24:13    361s] RCMode: PreRoute
[10/29 17:24:13    361s]       RC Corner Indexes            0       1   
[10/29 17:24:13    361s] Capacitance Scaling Factor   : 1.00000 1.00000 
[10/29 17:24:13    361s] Resistance Scaling Factor    : 1.00000 1.00000 
[10/29 17:24:13    361s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[10/29 17:24:13    361s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[10/29 17:24:13    361s] Shrink Factor                : 1.00000
[10/29 17:24:13    361s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/29 17:24:13    361s] Updating RC grid for preRoute extraction ...
[10/29 17:24:13    361s] Initializing multi-corner resistance tables ...
[10/29 17:24:13    362s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1965.602M)
[10/29 17:24:13    362s] ** Profile ** Start :  cpu=0:00:00.0, mem=1965.6M
[10/29 17:24:14    362s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1965.6M
[10/29 17:24:14    362s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1965.6M
[10/29 17:24:14    362s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1965.6M
[10/29 17:24:14    362s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1965.6M
[10/29 17:24:14    362s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1965.6M
[10/29 17:24:14    362s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1965.6M
[10/29 17:24:14    362s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1965.6M
[10/29 17:24:14    362s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1965.6M
[10/29 17:24:14    362s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1965.6M
[10/29 17:24:14    362s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.157, REAL:0.158, MEM:1965.6M
[10/29 17:24:14    362s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1965.6M
[10/29 17:24:14    362s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1965.6M
[10/29 17:24:14    362s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1965.6M
[10/29 17:24:14    362s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1965.6M
[10/29 17:24:14    362s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.237, REAL:0.240, MEM:1965.6M
[10/29 17:24:14    362s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1965.6M
[10/29 17:24:14    362s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1965.6M
[10/29 17:24:14    362s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1965.6M
[10/29 17:24:14    362s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1965.6M
[10/29 17:24:14    363s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.275, REAL:0.080, MEM:1965.6M
[10/29 17:24:14    363s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.283, REAL:0.087, MEM:1965.6M
[10/29 17:24:14    363s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1965.6M
[10/29 17:24:14    363s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.021, REAL:0.021, MEM:1965.6M
[10/29 17:24:14    363s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.643, REAL:0.451, MEM:1965.6M
[10/29 17:24:14    363s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1965.6M
[10/29 17:24:14    363s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.010, REAL:0.010, MEM:1965.6M
[10/29 17:24:14    363s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1965.6M
[10/29 17:24:14    363s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.035, REAL:0.036, MEM:1965.6M
[10/29 17:24:14    363s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1965.6M
[10/29 17:24:15    364s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:1.045, REAL:1.055, MEM:1965.6M
[10/29 17:24:15    364s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:1.966, REAL:1.786, MEM:1965.6M
[10/29 17:24:15    364s] OPERPROF: Finished SiteArrayInit at level 1, CPU:1.967, REAL:1.787, MEM:1965.6M
[10/29 17:24:15    364s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1965.6M
[10/29 17:24:15    364s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1965.6M
[10/29 17:24:15    364s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1965.6M
[10/29 17:24:15    364s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1965.6M
[10/29 17:24:16    364s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.164, REAL:0.165, MEM:1965.6M
[10/29 17:24:16    364s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.187, REAL:0.189, MEM:1965.6M
[10/29 17:24:16    364s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1965.6M
[10/29 17:24:16    364s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.025, REAL:0.025, MEM:1965.6M
[10/29 17:24:16    364s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1965.6M
[10/29 17:24:16    364s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1965.6M
[10/29 17:24:16    364s] ** Profile ** Other data :  cpu=0:00:02.7, mem=1965.6M
[10/29 17:24:16    364s] #################################################################################
[10/29 17:24:16    364s] # Design Stage: PreRoute
[10/29 17:24:16    364s] # Design Name: fir
[10/29 17:24:16    364s] # Design Mode: 130nm
[10/29 17:24:16    364s] # Analysis Mode: MMMC OCV 
[10/29 17:24:16    364s] # Parasitics Mode: No SPEF/RCDB
[10/29 17:24:16    364s] # Signoff Settings: SI Off 
[10/29 17:24:16    364s] #################################################################################
[10/29 17:24:16    365s] Topological Sorting (REAL = 0:00:00.0, MEM = 1994.2M, InitMEM = 1992.2M)
[10/29 17:24:16    365s] Calculate early delays in OCV mode...
[10/29 17:24:16    365s] Calculate late delays in OCV mode...
[10/29 17:24:16    365s] Start delay calculation (fullDC) (4 T). (MEM=1994.21)
[10/29 17:24:16    365s] End AAE Lib Interpolated Model. (MEM=2018.41 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 17:24:16    365s] First Iteration Infinite Tw... 
[10/29 17:24:16    365s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'L1M1_PR' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[10/29 17:24:16    365s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M1M2_PR_M' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[10/29 17:24:16    365s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M2M3_PR_R' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[10/29 17:24:16    365s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M3M4_PR' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[10/29 17:24:16    365s] Total number of fetched objects 98
[10/29 17:24:16    365s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[10/29 17:24:16    365s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 17:24:16    365s] End delay calculation. (MEM=2212.77 CPU=0:00:00.1 REAL=0:00:00.0)
[10/29 17:24:16    365s] End delay calculation (fullDC). (MEM=2212.77 CPU=0:00:00.3 REAL=0:00:00.0)
[10/29 17:24:16    365s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 2212.8M) ***
[10/29 17:24:16    365s] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:06:05 mem=2174.8M)
[10/29 17:24:16    365s] ** Profile ** Overall slacks :  cpu=0:00:00.6, mem=2182.8M
[10/29 17:24:16    365s] ** Profile ** DRVs :  cpu=0:00:00.1, mem=2182.8M
[10/29 17:24:16    365s] 
[10/29 17:24:16    365s] ------------------------------------------------------------
[10/29 17:24:16    365s]              Initial Summary                             
[10/29 17:24:16    365s] ------------------------------------------------------------
[10/29 17:24:16    365s] 
[10/29 17:24:16    365s] Setup views included:
[10/29 17:24:16    365s]  ss_100C_1v60.setup_view 
[10/29 17:24:16    365s] 
[10/29 17:24:16    365s] +--------------------+---------+
[10/29 17:24:16    365s] |     Setup mode     |   all   |
[10/29 17:24:16    365s] +--------------------+---------+
[10/29 17:24:16    365s] |           WNS (ns):|  2.283  |
[10/29 17:24:16    365s] |           TNS (ns):|  0.000  |
[10/29 17:24:16    365s] |    Violating Paths:|    0    |
[10/29 17:24:16    365s] |          All Paths:|   20    |
[10/29 17:24:16    365s] +--------------------+---------+
[10/29 17:24:16    365s] 
[10/29 17:24:16    365s] +----------------+-------------------------------+------------------+
[10/29 17:24:16    365s] |                |              Real             |       Total      |
[10/29 17:24:16    365s] |    DRVs        +------------------+------------+------------------|
[10/29 17:24:16    365s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[10/29 17:24:16    365s] +----------------+------------------+------------+------------------+
[10/29 17:24:16    365s] |   max_cap      |      9 (9)       |   -8.343   |      9 (9)       |
[10/29 17:24:16    365s] |   max_tran     |      9 (9)       |  -62.716   |      9 (9)       |
[10/29 17:24:16    365s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[10/29 17:24:16    365s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[10/29 17:24:16    365s] +----------------+------------------+------------+------------------+
[10/29 17:24:16    365s] 
[10/29 17:24:16    365s] Density: 0.006%
[10/29 17:24:16    365s] ------------------------------------------------------------
[10/29 17:24:16    365s] ** Profile ** Report data :  cpu=0:00:00.0, mem=2182.8M
[10/29 17:24:16    365s] **opt_design ... cpu = 0:00:14, real = 0:00:13, mem = 1614.8M, totSessionCpu=0:06:06 **
[10/29 17:24:16    365s] ** INFO : this run is activating medium effort placeOptDesign flow
[10/29 17:24:16    365s] PhyDesignGrid: maxLocalDensity 0.98
[10/29 17:24:16    365s] ### Creating PhyDesignMc. totSessionCpu=0:06:06 mem=2013.5M
[10/29 17:24:16    365s] OPERPROF: Starting DPlace-Init at level 1, MEM:2013.5M
[10/29 17:24:16    365s] #spOpts: N=130 minPadR=1.1 mergeVia=F cut2cut 
[10/29 17:24:17    365s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2013.5M
[10/29 17:24:17    365s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:2013.5M
[10/29 17:24:17    365s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:2013.5M
[10/29 17:24:17    365s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:2013.5M
[10/29 17:24:17    366s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:2016.1M
[10/29 17:24:17    366s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:2016.1M
[10/29 17:24:17    366s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:2016.1M
[10/29 17:24:17    366s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.009, REAL:0.009, MEM:2016.1M
[10/29 17:24:17    366s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:2016.1M
[10/29 17:24:17    366s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.035, REAL:0.035, MEM:2016.1M
[10/29 17:24:17    366s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:2016.1M
[10/29 17:24:18    367s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.951, REAL:0.959, MEM:2016.1M
[10/29 17:24:18    367s] OPERPROF:       Starting CMU at level 4, MEM:2016.1M
[10/29 17:24:18    367s] OPERPROF:       Finished CMU at level 4, CPU:0.023, REAL:0.023, MEM:2016.1M
[10/29 17:24:18    367s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:1.466, REAL:1.479, MEM:2016.1M
[10/29 17:24:18    367s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:1.467, REAL:1.479, MEM:2016.1M
[10/29 17:24:18    367s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2016.1M
[10/29 17:24:18    367s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2016.1M
[10/29 17:24:18    367s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:2016.1M
[10/29 17:24:18    367s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:2016.1M
[10/29 17:24:18    367s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:2016.1M
[10/29 17:24:18    367s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:2016.1M
[10/29 17:24:18    367s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.162, REAL:0.163, MEM:2016.1M
[10/29 17:24:18    367s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.186, REAL:0.187, MEM:2016.1M
[10/29 17:24:18    367s] [CPU] DPlace-Init (cpu=0:00:02.1, real=0:00:02.0, mem=2016.1MB).
[10/29 17:24:18    367s] OPERPROF: Finished DPlace-Init at level 1, CPU:2.058, REAL:2.076, MEM:2016.1M
[10/29 17:24:19    367s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:08 mem=2016.1M
[10/29 17:24:19    367s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2016.1M
[10/29 17:24:19    367s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.023, REAL:0.024, MEM:2016.1M
[10/29 17:24:19    368s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2016.1M
[10/29 17:24:19    368s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2016.1M
[10/29 17:24:19    368s] PhyDesignGrid: maxLocalDensity 0.98
[10/29 17:24:19    368s] ### Creating PhyDesignMc. totSessionCpu=0:06:08 mem=2016.1M
[10/29 17:24:19    368s] OPERPROF: Starting DPlace-Init at level 1, MEM:2016.1M
[10/29 17:24:19    368s] #spOpts: N=130 minPadR=1.1 mergeVia=F cut2cut 
[10/29 17:24:19    368s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2016.1M
[10/29 17:24:19    368s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:2016.1M
[10/29 17:24:19    368s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:2016.1M
[10/29 17:24:19    368s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:2016.1M
[10/29 17:24:19    368s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:2016.1M
[10/29 17:24:19    368s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:2016.1M
[10/29 17:24:19    368s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:2016.1M
[10/29 17:24:19    368s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.009, REAL:0.010, MEM:2016.1M
[10/29 17:24:19    368s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:2016.1M
[10/29 17:24:19    368s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.036, REAL:0.036, MEM:2016.1M
[10/29 17:24:19    368s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:2016.1M
[10/29 17:24:20    369s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.956, REAL:0.965, MEM:2016.1M
[10/29 17:24:20    369s] OPERPROF:       Starting CMU at level 4, MEM:2016.1M
[10/29 17:24:20    369s] OPERPROF:       Finished CMU at level 4, CPU:0.024, REAL:0.024, MEM:2016.1M
[10/29 17:24:21    369s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:1.459, REAL:1.472, MEM:2016.1M
[10/29 17:24:21    369s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:1.460, REAL:1.473, MEM:2016.1M
[10/29 17:24:21    369s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2016.1M
[10/29 17:24:21    369s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2016.1M
[10/29 17:24:21    369s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:2016.1M
[10/29 17:24:21    369s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:2016.1M
[10/29 17:24:21    369s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:2016.1M
[10/29 17:24:21    369s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:2016.1M
[10/29 17:24:21    369s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.163, REAL:0.165, MEM:2016.1M
[10/29 17:24:21    369s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.188, REAL:0.190, MEM:2016.1M
[10/29 17:24:21    370s] [CPU] DPlace-Init (cpu=0:00:02.0, real=0:00:02.0, mem=2016.1MB).
[10/29 17:24:21    370s] OPERPROF: Finished DPlace-Init at level 1, CPU:2.019, REAL:2.037, MEM:2016.1M
[10/29 17:24:21    370s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:10 mem=2016.1M
[10/29 17:24:21    370s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2016.1M
[10/29 17:24:21    370s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.023, REAL:0.024, MEM:2016.1M
[10/29 17:24:21    370s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2016.1M
[10/29 17:24:21    370s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2016.1M
[10/29 17:24:21    370s] *** Starting optimizing excluded clock nets MEM= 2016.1M) ***
[10/29 17:24:21    370s] *info: No excluded clock nets to be optimized.
[10/29 17:24:21    370s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2016.1M) ***
[10/29 17:24:21    370s] The useful skew maximum allowed delay is: 0.3
[10/29 17:24:21    370s] Deleting Lib Analyzer.
[10/29 17:24:21    370s] Info: 1 clock net  excluded from IPO operation.
[10/29 17:24:21    370s] ### Creating LA Mngr. totSessionCpu=0:06:11 mem=2017.1M
[10/29 17:24:21    370s] ### Creating LA Mngr, finished. totSessionCpu=0:06:11 mem=2017.1M
[10/29 17:24:22    370s] PhyDesignGrid: maxLocalDensity 0.98
[10/29 17:24:22    370s] ### Creating PhyDesignMc. totSessionCpu=0:06:11 mem=2025.1M
[10/29 17:24:22    370s] OPERPROF: Starting DPlace-Init at level 1, MEM:2025.1M
[10/29 17:24:22    370s] #spOpts: N=130 minPadR=1.1 mergeVia=F cut2cut 
[10/29 17:24:22    371s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2025.1M
[10/29 17:24:22    371s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:2025.1M
[10/29 17:24:22    371s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:2025.1M
[10/29 17:24:22    371s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:2025.1M
[10/29 17:24:22    371s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:2025.1M
[10/29 17:24:22    371s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:2025.1M
[10/29 17:24:22    371s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:2025.1M
[10/29 17:24:22    371s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.010, REAL:0.010, MEM:2025.1M
[10/29 17:24:22    371s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:2025.1M
[10/29 17:24:22    371s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.035, REAL:0.036, MEM:2025.1M
[10/29 17:24:22    371s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:2025.1M
[10/29 17:24:23    372s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.975, REAL:0.984, MEM:2025.1M
[10/29 17:24:23    372s] OPERPROF:       Starting CMU at level 4, MEM:2025.1M
[10/29 17:24:23    372s] OPERPROF:       Finished CMU at level 4, CPU:0.023, REAL:0.023, MEM:2025.1M
[10/29 17:24:23    372s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:1.483, REAL:1.497, MEM:2025.1M
[10/29 17:24:23    372s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:1.484, REAL:1.497, MEM:2025.1M
[10/29 17:24:23    372s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2025.1M
[10/29 17:24:23    372s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2025.1M
[10/29 17:24:23    372s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:2025.1M
[10/29 17:24:23    372s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:2025.1M
[10/29 17:24:23    372s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:2025.1M
[10/29 17:24:23    372s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:2025.1M
[10/29 17:24:24    372s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.163, REAL:0.164, MEM:2025.1M
[10/29 17:24:24    372s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.187, REAL:0.189, MEM:2025.1M
[10/29 17:24:24    372s] [CPU] DPlace-Init (cpu=0:00:02.1, real=0:00:02.0, mem=2025.1MB).
[10/29 17:24:24    372s] OPERPROF: Finished DPlace-Init at level 1, CPU:2.086, REAL:2.105, MEM:2025.1M
[10/29 17:24:24    373s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:13 mem=2049.1M
[10/29 17:24:24    373s] 
[10/29 17:24:24    373s] Footprint cell information for calculating maxBufDist
[10/29 17:24:24    373s] *info: There are 12 candidate Buffer cells
[10/29 17:24:24    373s] *info: There are 13 candidate Inverter cells
[10/29 17:24:24    373s] 
[10/29 17:24:25    374s] 
[10/29 17:24:25    374s] Creating Lib Analyzer ...
[10/29 17:24:25    374s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[10/29 17:24:25    374s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/29 17:24:25    374s] Total number of usable buffers from Lib Analyzer: 12 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[10/29 17:24:25    374s] Total number of usable inverters from Lib Analyzer: 13 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[10/29 17:24:25    374s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[10/29 17:24:25    374s] 
[10/29 17:24:28    378s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:18 mem=2103.1M
[10/29 17:24:28    378s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:18 mem=2103.1M
[10/29 17:24:28    378s] Creating Lib Analyzer, finished. 
[10/29 17:24:28    378s] 
[10/29 17:24:28    378s] #optDebug: {2, 1.000, 0.8500} {3, 0.338, 0.8020} {4, 0.338, 0.8020} {5, 0.029, 0.4294} {6, 0.029, 0.4294} 
[10/29 17:24:29    378s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2204.7M
[10/29 17:24:29    378s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.011, REAL:0.011, MEM:2204.7M
[10/29 17:24:29    378s] 
[10/29 17:24:29    378s] Netlist preparation processing... 
[10/29 17:24:29    378s] 
[10/29 17:24:29    378s] Constant propagation run...
[10/29 17:24:29    378s] CPU of constant propagation run : 0:00:00.0 (mem :2204.7M)
[10/29 17:24:29    378s] 
[10/29 17:24:29    378s] Dangling output instance removal run...
[10/29 17:24:29    378s] CPU of dangling output instance removal run : 0:00:00.0 (mem :2204.7M)
[10/29 17:24:29    378s] 
[10/29 17:24:29    378s] Dont care observability instance removal run...
[10/29 17:24:29    378s] Dont care observability instance removal limited due to an irremovable instance ENDCAP_AO_1 (sky130_fd_sc_hd__tap_1)
[10/29 17:24:29    378s] Dont care observability instance removal limited due to an irremovable instance ENDCAP_AO_2 (sky130_fd_sc_hd__tap_1)
[10/29 17:24:29    378s] Dont care observability instance removal limited due to an irremovable instance ENDCAP_AO_3 (sky130_fd_sc_hd__tap_1)
[10/29 17:24:29    378s] Dont care observability instance removal limited due to an irremovable instance ENDCAP_AO_4 (sky130_fd_sc_hd__tap_1)
[10/29 17:24:29    378s] Dont care observability instance removal limited due to an irremovable instance ENDCAP_AO_5 (sky130_fd_sc_hd__tap_1)
[10/29 17:24:29    378s] Dont care observability instance removal limited due to an irremovable instance ENDCAP_AO_6 (sky130_fd_sc_hd__tap_1)
[10/29 17:24:29    378s] Dont care observability instance removal limited due to an irremovable instance ENDCAP_AO_7 (sky130_fd_sc_hd__tap_1)
[10/29 17:24:29    378s] Dont care observability instance removal limited due to an irremovable instance ENDCAP_AO_8 (sky130_fd_sc_hd__tap_1)
[10/29 17:24:29    378s] Dont care observability instance removal limited due to an irremovable instance ENDCAP_AO_9 (sky130_fd_sc_hd__tap_1)
[10/29 17:24:29    378s] Dont care observability instance removal limited due to an irremovable instance ENDCAP_AO_10 (sky130_fd_sc_hd__tap_1)
[10/29 17:24:29    378s] Dont care observability instance removal limited due to an irremovable instance ENDCAP_AO_11 (sky130_fd_sc_hd__tap_1)
[10/29 17:24:29    378s] Dont care observability instance removal limited due to an irremovable instance ENDCAP_AO_12 (sky130_fd_sc_hd__tap_1)
[10/29 17:24:29    378s] Dont care observability instance removal limited due to an irremovable instance ENDCAP_AO_13 (sky130_fd_sc_hd__tap_1)
[10/29 17:24:29    378s] Dont care observability instance removal limited due to an irremovable instance ENDCAP_AO_14 (sky130_fd_sc_hd__tap_1)
[10/29 17:24:29    378s] Dont care observability instance removal limited due to an irremovable instance ENDCAP_AO_15 (sky130_fd_sc_hd__tap_1)
[10/29 17:24:29    378s] Dont care observability instance removal limited due to an irremovable instance ENDCAP_AO_16 (sky130_fd_sc_hd__tap_1)
[10/29 17:24:29    378s] Dont care observability instance removal limited due to an irremovable instance ENDCAP_AO_17 (sky130_fd_sc_hd__tap_1)
[10/29 17:24:29    378s] Dont care observability instance removal limited due to an irremovable instance ENDCAP_AO_18 (sky130_fd_sc_hd__tap_1)
[10/29 17:24:29    378s] Dont care observability instance removal limited due to an irremovable instance ENDCAP_AO_19 (sky130_fd_sc_hd__tap_1)
[10/29 17:24:29    378s] Dont care observability instance removal limited due to an irremovable instance ENDCAP_AO_20 (sky130_fd_sc_hd__tap_1)
[10/29 17:24:29    378s] Dont care observability instance removal limited due to other irremovable instances...
[10/29 17:24:29    378s] CPU of dont care observability instance removal run : 0:00:00.1 (mem :2204.7M)
[10/29 17:24:29    378s] 
[10/29 17:24:29    378s] Removed instances... 
[10/29 17:24:29    378s] 	-Remove inst add0/tie_0_cell6 (sky130_fd_sc_hd__conb_1) 
[10/29 17:24:29    378s] 	-Remove inst add0/tie_0_cell5 (sky130_fd_sc_hd__conb_1) 
[10/29 17:24:29    378s] 	-Remove inst add0/tie_0_cell4 (sky130_fd_sc_hd__conb_1) 
[10/29 17:24:29    378s] 	-Remove inst add0/tie_0_cell3 (sky130_fd_sc_hd__conb_1) 
[10/29 17:24:29    378s] 	-Remove inst add0/tie_0_cell2 (sky130_fd_sc_hd__conb_1) 
[10/29 17:24:29    378s] 	-Remove inst add0/tie_0_cell1 (sky130_fd_sc_hd__conb_1) 
[10/29 17:24:29    378s] 	-Remove inst add0/tie_0_cell (sky130_fd_sc_hd__conb_1) 
[10/29 17:24:29    378s] 
[10/29 17:24:29    378s] Replaced instances... 
[10/29 17:24:29    378s] 
[10/29 17:24:29    378s] Removed 7 instances
[10/29 17:24:29    378s] 	CPU for removing db instances : 0:00:00.0 (mem :2205.7M)
[10/29 17:24:29    378s] 	CPU for removing timing graph nodes : 0:00:00.0 (mem :2205.7M)
[10/29 17:24:29    378s] CPU of: netlist preparation :0:00:00.1 (mem :2205.7M)
[10/29 17:24:29    378s] 
[10/29 17:24:29    378s] Mark undriven nets with IPOIgnored run...
[10/29 17:24:29    378s] CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :2205.7M)
[10/29 17:24:29    378s] *info: Marking 0 isolation instances dont touch
[10/29 17:24:29    378s] *info: Marking 0 level shifter instances dont touch
[10/29 17:24:29    378s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2114.8M
[10/29 17:24:29    378s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.024, REAL:0.025, MEM:2114.8M
[10/29 17:24:29    378s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2114.8M
[10/29 17:24:29    378s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2114.8M
[10/29 17:24:29    378s] Deleting Lib Analyzer.
[10/29 17:24:29    378s] Info: 1 clock net  excluded from IPO operation.
[10/29 17:24:29    378s] ### Creating LA Mngr. totSessionCpu=0:06:19 mem=2107.1M
[10/29 17:24:29    378s] ### Creating LA Mngr, finished. totSessionCpu=0:06:19 mem=2107.1M
[10/29 17:24:29    378s] PhyDesignGrid: maxLocalDensity 0.98
[10/29 17:24:29    378s] ### Creating PhyDesignMc. totSessionCpu=0:06:19 mem=2185.3M
[10/29 17:24:29    378s] OPERPROF: Starting DPlace-Init at level 1, MEM:2185.3M
[10/29 17:24:29    378s] #spOpts: N=130 minPadR=1.1 mergeVia=F cut2cut 
[10/29 17:24:29    379s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2185.3M
[10/29 17:24:29    379s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:2185.3M
[10/29 17:24:29    379s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:2185.3M
[10/29 17:24:29    379s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:2185.3M
[10/29 17:24:30    379s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:2185.3M
[10/29 17:24:30    379s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:2185.3M
[10/29 17:24:30    379s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:2185.3M
[10/29 17:24:30    379s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.011, REAL:0.011, MEM:2185.3M
[10/29 17:24:30    379s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:2185.3M
[10/29 17:24:30    379s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.035, REAL:0.036, MEM:2185.3M
[10/29 17:24:30    379s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:2185.3M
[10/29 17:24:31    380s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.966, REAL:0.975, MEM:2185.3M
[10/29 17:24:31    380s] OPERPROF:       Starting CMU at level 4, MEM:2185.3M
[10/29 17:24:31    380s] OPERPROF:       Finished CMU at level 4, CPU:0.023, REAL:0.023, MEM:2185.3M
[10/29 17:24:31    380s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:1.482, REAL:1.495, MEM:2185.3M
[10/29 17:24:31    380s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:1.482, REAL:1.495, MEM:2185.3M
[10/29 17:24:31    380s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2185.3M
[10/29 17:24:31    380s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2185.3M
[10/29 17:24:31    380s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:2185.3M
[10/29 17:24:31    380s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:2185.3M
[10/29 17:24:31    380s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:2185.3M
[10/29 17:24:31    380s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:2185.3M
[10/29 17:24:31    380s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.165, REAL:0.166, MEM:2185.3M
[10/29 17:24:31    380s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.189, REAL:0.190, MEM:2185.3M
[10/29 17:24:31    380s] [CPU] DPlace-Init (cpu=0:00:02.1, real=0:00:02.0, mem=2185.3MB).
[10/29 17:24:31    380s] OPERPROF: Finished DPlace-Init at level 1, CPU:2.073, REAL:2.092, MEM:2185.3M
[10/29 17:24:32    381s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:21 mem=2217.3M
[10/29 17:24:32    381s] 
[10/29 17:24:32    381s] Creating Lib Analyzer ...
[10/29 17:24:32    381s] Begin: Area Reclaim Optimization
[10/29 17:24:32    381s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[10/29 17:24:32    381s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/29 17:24:32    381s] Total number of usable buffers from Lib Analyzer: 12 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[10/29 17:24:32    381s] Total number of usable inverters from Lib Analyzer: 13 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[10/29 17:24:32    381s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[10/29 17:24:32    381s] 
[10/29 17:24:35    385s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:25 mem=2217.3M
[10/29 17:24:35    385s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:25 mem=2217.3M
[10/29 17:24:35    385s] Creating Lib Analyzer, finished. 
[10/29 17:24:35    385s] 
[10/29 17:24:35    385s] #optDebug: {2, 1.000, 0.8500} {3, 0.338, 0.8020} {4, 0.338, 0.8020} {5, 0.029, 0.4294} {6, 0.029, 0.4294} 
[10/29 17:24:36    385s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2223.4M
[10/29 17:24:36    385s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.007, REAL:0.007, MEM:2223.4M
[10/29 17:24:36    385s] Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 0.01
[10/29 17:24:36    385s] +----------+---------+--------+--------+------------+--------+
[10/29 17:24:36    385s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[10/29 17:24:36    385s] +----------+---------+--------+--------+------------+--------+
[10/29 17:24:36    385s] |     0.01%|        -|   0.100|   0.000|   0:00:00.0| 2223.4M|
[10/29 17:24:36    385s] |     0.01%|        0|   0.100|   0.000|   0:00:00.0| 2300.7M|
[10/29 17:24:36    385s] #optDebug: <stH: 2.7200 MiSeL: 59.5590>
[10/29 17:24:36    385s] |     0.01%|        0|   0.100|   0.000|   0:00:00.0| 2300.7M|
[10/29 17:24:36    386s] |     0.01%|        0|   0.100|   0.000|   0:00:00.0| 2300.7M|
[10/29 17:24:36    386s] 
[10/29 17:24:36    386s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[10/29 17:24:36    386s] +----------+---------+--------+--------+------------+--------+
[10/29 17:24:36    386s] Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 0.01
[10/29 17:24:36    386s] --------------------------------------------------------------
[10/29 17:24:36    386s] |                                   | Total     | Sequential |
[10/29 17:24:36    386s] --------------------------------------------------------------
[10/29 17:24:36    386s] | Num insts resized                 |       0  |       0    |
[10/29 17:24:36    386s] | Num insts undone                  |       0  |       0    |
[10/29 17:24:36    386s] | Num insts Downsized               |       0  |       0    |
[10/29 17:24:36    386s] | Num insts Samesized               |       0  |       0    |
[10/29 17:24:36    386s] | Num insts Upsized                 |       0  |       0    |
[10/29 17:24:36    386s] | Num multiple commits+uncommits    |       0  |       -    |
[10/29 17:24:36    386s] --------------------------------------------------------------
[10/29 17:24:36    386s] **** Begin NDR-Layer Usage Statistics ****
[10/29 17:24:36    386s] 0 Ndr or Layer constraints added by optimization 
[10/29 17:24:36    386s] **** End NDR-Layer Usage Statistics ****
[10/29 17:24:36    386s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:04.6) (real = 0:00:04.0) **
[10/29 17:24:36    386s] Executing incremental physical updates
[10/29 17:24:36    386s] Executing incremental physical updates
[10/29 17:24:36    386s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2190.5M
[10/29 17:24:36    386s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.024, REAL:0.024, MEM:2190.5M
[10/29 17:24:36    386s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2190.5M
[10/29 17:24:36    386s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2190.5M
[10/29 17:24:36    386s] *** Finished Area Reclaim Optimization (cpu=0:00:05, real=0:00:04, mem=2106.09M, totSessionCpu=0:06:26).
[10/29 17:24:36    386s] Deleting Lib Analyzer.
[10/29 17:24:36    386s] Begin: GigaOpt high fanout net optimization
[10/29 17:24:36    386s] Info: 1 clock net  excluded from IPO operation.
[10/29 17:24:36    386s] PhyDesignGrid: maxLocalDensity 0.98
[10/29 17:24:36    386s] ### Creating PhyDesignMc. totSessionCpu=0:06:26 mem=2107.6M
[10/29 17:24:36    386s] OPERPROF: Starting DPlace-Init at level 1, MEM:2107.6M
[10/29 17:24:36    386s] #spOpts: N=130 minPadR=1.1 mergeVia=F cut2cut 
[10/29 17:24:36    386s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2107.6M
[10/29 17:24:36    386s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:2107.6M
[10/29 17:24:36    386s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:2107.6M
[10/29 17:24:36    386s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:2107.6M
[10/29 17:24:37    386s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:2107.6M
[10/29 17:24:37    386s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:2107.6M
[10/29 17:24:37    386s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:2107.6M
[10/29 17:24:37    386s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.009, REAL:0.009, MEM:2107.6M
[10/29 17:24:37    386s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:2107.6M
[10/29 17:24:37    386s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.035, REAL:0.035, MEM:2107.6M
[10/29 17:24:37    386s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:2107.6M
[10/29 17:24:38    387s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.965, REAL:0.974, MEM:2107.6M
[10/29 17:24:38    387s] OPERPROF:       Starting CMU at level 4, MEM:2107.6M
[10/29 17:24:38    387s] OPERPROF:       Finished CMU at level 4, CPU:0.023, REAL:0.023, MEM:2107.6M
[10/29 17:24:38    388s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:1.492, REAL:1.506, MEM:2107.6M
[10/29 17:24:38    388s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:1.492, REAL:1.506, MEM:2107.6M
[10/29 17:24:38    388s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2107.6M
[10/29 17:24:38    388s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2107.6M
[10/29 17:24:38    388s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:2107.6M
[10/29 17:24:38    388s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:2107.6M
[10/29 17:24:38    388s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:2107.6M
[10/29 17:24:38    388s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:2107.6M
[10/29 17:24:38    388s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.163, REAL:0.165, MEM:2107.6M
[10/29 17:24:38    388s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.188, REAL:0.189, MEM:2107.6M
[10/29 17:24:38    388s] [CPU] DPlace-Init (cpu=0:00:02.1, real=0:00:02.0, mem=2107.6MB).
[10/29 17:24:38    388s] OPERPROF: Finished DPlace-Init at level 1, CPU:2.066, REAL:2.085, MEM:2107.6M
[10/29 17:24:39    388s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:29 mem=2107.6M
[10/29 17:24:39    389s] 
[10/29 17:24:39    389s] Creating Lib Analyzer ...
[10/29 17:24:39    389s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[10/29 17:24:39    389s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/29 17:24:39    389s] Total number of usable buffers from Lib Analyzer: 12 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[10/29 17:24:39    389s] Total number of usable inverters from Lib Analyzer: 13 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[10/29 17:24:39    389s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[10/29 17:24:39    389s] 
[10/29 17:24:42    392s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:33 mem=2107.6M
[10/29 17:24:42    392s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:33 mem=2107.6M
[10/29 17:24:42    392s] Creating Lib Analyzer, finished. 
[10/29 17:24:42    392s] 
[10/29 17:24:42    392s] #optDebug: {2, 1.000, 0.8500} {3, 0.338, 0.6416} {4, 0.338, 0.6416} {5, 0.029, 0.3435} {6, 0.029, 0.3435} 
[10/29 17:24:44    394s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2202.0M
[10/29 17:24:44    394s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.007, REAL:0.007, MEM:2202.0M
[10/29 17:24:44    394s] +----------+---------+--------+--------+------------+--------+
[10/29 17:24:44    394s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[10/29 17:24:44    394s] +----------+---------+--------+--------+------------+--------+
[10/29 17:24:44    394s] |     0.01%|        -|   0.100|   0.000|   0:00:00.0| 2202.0M|
[10/29 17:24:44    394s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/29 17:24:44    394s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/29 17:24:44    394s] |     0.01%|        -|   0.100|   0.000|   0:00:00.0| 2203.0M|
[10/29 17:24:44    394s] +----------+---------+--------+--------+------------+--------+
[10/29 17:24:44    394s] 
[10/29 17:24:44    394s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2203.0M) ***
[10/29 17:24:44    394s] **** Begin NDR-Layer Usage Statistics ****
[10/29 17:24:44    394s] 0 Ndr or Layer constraints added by optimization 
[10/29 17:24:44    394s] **** End NDR-Layer Usage Statistics ****
[10/29 17:24:44    394s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2108.1M
[10/29 17:24:44    394s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.023, REAL:0.024, MEM:2108.1M
[10/29 17:24:44    394s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2108.1M
[10/29 17:24:44    394s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2108.1M
[10/29 17:24:44    394s] End: GigaOpt high fanout net optimization
[10/29 17:24:44    394s] Begin: GigaOpt DRV Optimization
[10/29 17:24:44    394s] Info: 1 clock net  excluded from IPO operation.
[10/29 17:24:44    394s] PhyDesignGrid: maxLocalDensity 3.00
[10/29 17:24:44    394s] ### Creating PhyDesignMc. totSessionCpu=0:06:34 mem=2108.1M
[10/29 17:24:44    394s] OPERPROF: Starting DPlace-Init at level 1, MEM:2108.1M
[10/29 17:24:44    394s] #spOpts: N=130 minPadR=1.1 mergeVia=F cut2cut 
[10/29 17:24:44    394s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2108.1M
[10/29 17:24:44    394s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:2108.1M
[10/29 17:24:44    394s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:2108.1M
[10/29 17:24:44    394s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:2108.1M
[10/29 17:24:44    394s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:2109.6M
[10/29 17:24:44    394s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:2109.6M
[10/29 17:24:44    394s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:2109.6M
[10/29 17:24:44    394s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.009, REAL:0.009, MEM:2109.6M
[10/29 17:24:44    394s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:2109.6M
[10/29 17:24:44    394s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.035, REAL:0.035, MEM:2109.6M
[10/29 17:24:44    394s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:2109.6M
[10/29 17:24:45    395s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.933, REAL:0.941, MEM:2109.6M
[10/29 17:24:45    395s] OPERPROF:       Starting CMU at level 4, MEM:2109.6M
[10/29 17:24:45    395s] OPERPROF:       Finished CMU at level 4, CPU:0.024, REAL:0.024, MEM:2109.6M
[10/29 17:24:45    395s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:1.433, REAL:1.445, MEM:2109.6M
[10/29 17:24:45    395s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:1.434, REAL:1.446, MEM:2109.6M
[10/29 17:24:45    395s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2109.6M
[10/29 17:24:45    395s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2109.6M
[10/29 17:24:45    395s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:2109.6M
[10/29 17:24:45    395s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:2109.6M
[10/29 17:24:45    395s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:2109.6M
[10/29 17:24:45    395s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:2109.6M
[10/29 17:24:46    396s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.163, REAL:0.165, MEM:2109.6M
[10/29 17:24:46    396s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.187, REAL:0.189, MEM:2109.6M
[10/29 17:24:46    396s] [CPU] DPlace-Init (cpu=0:00:02.0, real=0:00:02.0, mem=2109.6MB).
[10/29 17:24:46    396s] OPERPROF: Finished DPlace-Init at level 1, CPU:1.983, REAL:2.000, MEM:2109.6M
[10/29 17:24:46    396s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:37 mem=2118.3M
[10/29 17:24:46    397s] 
[10/29 17:24:46    397s] #optDebug: {2, 1.000, 0.8500} {3, 0.338, 0.6416} {4, 0.338, 0.6416} {5, 0.029, 0.3435} {6, 0.029, 0.3435} 
[10/29 17:24:47    398s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2211.8M
[10/29 17:24:47    398s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.007, REAL:0.007, MEM:2211.8M
[10/29 17:24:48    398s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/29 17:24:48    398s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[10/29 17:24:48    398s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/29 17:24:48    398s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[10/29 17:24:48    398s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/29 17:24:48    398s] Info: violation cost 455.074768 (cap = 177.912231, tran = 277.162598, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/29 17:24:48    398s] |     9|     9|   -63.02|     9|     9|    -8.38|     0|     0|     0|     0|     2.28|     0.00|       0|       0|       0|   0.01|          |         |
[10/29 17:24:48    398s] Info: violation cost 0.082850 (cap = 0.000000, tran = 0.082850, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/29 17:24:48    398s] |     1|     1|    -0.33|     0|     0|     0.00|     0|     0|     0|     0|     2.28|     0.00|      12|       0|       0|   0.01| 0:00:00.0|  2408.7M|
[10/29 17:24:48    398s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/29 17:24:48    398s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     2.28|     0.00|       0|       0|       1|   0.01| 0:00:00.0|  2410.7M|
[10/29 17:24:48    398s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/29 17:24:48    398s] **** Begin NDR-Layer Usage Statistics ****
[10/29 17:24:48    398s] 0 Ndr or Layer constraints added by optimization 
[10/29 17:24:48    398s] **** End NDR-Layer Usage Statistics ****
[10/29 17:24:48    398s] 
[10/29 17:24:48    398s] *** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:01.0 mem=2410.7M) ***
[10/29 17:24:48    398s] 
[10/29 17:24:48    398s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2300.5M
[10/29 17:24:48    398s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.024, REAL:0.024, MEM:2300.5M
[10/29 17:24:48    398s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2300.5M
[10/29 17:24:48    398s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2300.5M
[10/29 17:24:48    398s] End: GigaOpt DRV Optimization
[10/29 17:24:48    398s] GigaOpt DRV: restore maxLocalDensity to 0.98
[10/29 17:24:48    398s] GigaOpt DRV: restore maxLocalDensity to 0.98
[10/29 17:24:48    398s] **opt_design ... cpu = 0:00:47, real = 0:00:45, mem = 1699.7M, totSessionCpu=0:06:39 **
[10/29 17:24:48    398s] 
[10/29 17:24:48    398s] Active setup views:
[10/29 17:24:48    398s]  ss_100C_1v60.setup_view
[10/29 17:24:48    398s]   Dominating endpoints: 0
[10/29 17:24:48    398s]   Dominating TNS: -0.000
[10/29 17:24:48    398s] 
[10/29 17:24:48    398s] Deleting Lib Analyzer.
[10/29 17:24:48    398s] Begin: GigaOpt Global Optimization
[10/29 17:24:48    398s] *info: use new DP (enabled)
[10/29 17:24:48    398s] Info: 1 clock net  excluded from IPO operation.
[10/29 17:24:48    398s] PhyDesignGrid: maxLocalDensity 1.20
[10/29 17:24:48    398s] ### Creating PhyDesignMc. totSessionCpu=0:06:39 mem=2128.4M
[10/29 17:24:48    398s] OPERPROF: Starting DPlace-Init at level 1, MEM:2128.4M
[10/29 17:24:48    398s] #spOpts: N=130 minPadR=1.1 mergeVia=F cut2cut 
[10/29 17:24:48    398s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2128.4M
[10/29 17:24:48    398s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:2128.4M
[10/29 17:24:48    398s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:2128.4M
[10/29 17:24:48    398s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:2128.4M
[10/29 17:24:48    399s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:2128.4M
[10/29 17:24:48    399s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:2128.4M
[10/29 17:24:48    399s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:2128.4M
[10/29 17:24:48    399s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.009, REAL:0.009, MEM:2128.4M
[10/29 17:24:48    399s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:2128.4M
[10/29 17:24:48    399s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.035, REAL:0.035, MEM:2128.4M
[10/29 17:24:48    399s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:2128.4M
[10/29 17:24:49    400s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.954, REAL:0.962, MEM:2128.4M
[10/29 17:24:49    400s] OPERPROF:       Starting CMU at level 4, MEM:2128.4M
[10/29 17:24:49    400s] OPERPROF:       Finished CMU at level 4, CPU:0.027, REAL:0.027, MEM:2129.9M
[10/29 17:24:49    400s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:1.468, REAL:1.480, MEM:2129.9M
[10/29 17:24:49    400s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:1.468, REAL:1.480, MEM:2129.9M
[10/29 17:24:49    400s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2129.9M
[10/29 17:24:49    400s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2129.9M
[10/29 17:24:49    400s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:2129.9M
[10/29 17:24:50    400s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:2129.9M
[10/29 17:24:50    400s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:2129.9M
[10/29 17:24:50    400s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:2129.9M
[10/29 17:24:50    400s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.168, REAL:0.169, MEM:2129.9M
[10/29 17:24:50    400s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.192, REAL:0.194, MEM:2129.9M
[10/29 17:24:50    400s] [CPU] DPlace-Init (cpu=0:00:02.0, real=0:00:02.0, mem=2129.9MB).
[10/29 17:24:50    400s] OPERPROF: Finished DPlace-Init at level 1, CPU:2.036, REAL:2.053, MEM:2129.9M
[10/29 17:24:50    401s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:41 mem=2129.9M
[10/29 17:24:50    401s] 
[10/29 17:24:50    401s] Creating Lib Analyzer ...
[10/29 17:24:50    401s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[10/29 17:24:50    401s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/29 17:24:50    401s] Total number of usable buffers from Lib Analyzer: 12 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[10/29 17:24:50    401s] Total number of usable inverters from Lib Analyzer: 13 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[10/29 17:24:50    401s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[10/29 17:24:50    401s] 
[10/29 17:24:54    405s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:45 mem=2129.9M
[10/29 17:24:54    405s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:45 mem=2129.9M
[10/29 17:24:54    405s] Creating Lib Analyzer, finished. 
[10/29 17:24:54    405s] 
[10/29 17:24:54    405s] #optDebug: {2, 1.000, 0.8500} {3, 0.338, 0.8020} {4, 0.338, 0.8020} {5, 0.029, 0.4294} {6, 0.029, 0.4294} 
[10/29 17:24:58    409s] *info: 1 clock net excluded
[10/29 17:24:58    409s] *info: 8 special nets excluded.
[10/29 17:24:58    409s] *info: 22 no-driver nets excluded.
[10/29 17:25:00    410s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2210.1M
[10/29 17:25:00    410s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.007, REAL:0.008, MEM:2210.1M
[10/29 17:25:00    410s] Info: Begin MT loop @oiCellDelayCachingJob with 4 threads.
[10/29 17:25:00    410s] Info: End MT loop @oiCellDelayCachingJob.
[10/29 17:25:00    410s] ** GigaOpt Global Opt WNS Slack 0.100  TNS Slack 0.000 
[10/29 17:25:00    411s] +--------+--------+----------+------------+--------+-----------------------+---------+--------------------------+
[10/29 17:25:00    411s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |      Worst View       |Pathgroup|        End Point         |
[10/29 17:25:00    411s] +--------+--------+----------+------------+--------+-----------------------+---------+--------------------------+
[10/29 17:25:00    411s] |   0.100|   0.000|     0.01%|   0:00:00.0| 2243.1M|ss_100C_1v60.setup_view|       NA| NA                       |
[10/29 17:25:00    411s] +--------+--------+----------+------------+--------+-----------------------+---------+--------------------------+
[10/29 17:25:00    411s] 
[10/29 17:25:00    411s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2243.1M) ***
[10/29 17:25:00    411s] 
[10/29 17:25:00    411s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2243.1M) ***
[10/29 17:25:00    411s] **** Begin NDR-Layer Usage Statistics ****
[10/29 17:25:00    411s] 0 Ndr or Layer constraints added by optimization 
[10/29 17:25:00    411s] **** End NDR-Layer Usage Statistics ****
[10/29 17:25:00    411s] ** GigaOpt Global Opt End WNS Slack 0.100  TNS Slack 0.000 
[10/29 17:25:00    411s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2131.4M
[10/29 17:25:00    411s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.025, REAL:0.025, MEM:2131.4M
[10/29 17:25:00    411s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2131.4M
[10/29 17:25:00    411s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2131.4M
[10/29 17:25:00    411s] End: GigaOpt Global Optimization
[10/29 17:25:00    411s] *** Timing Is met
[10/29 17:25:00    411s] *** Check timing (0:00:00.0)
[10/29 17:25:00    411s] Deleting Lib Analyzer.
[10/29 17:25:00    411s] Info: 1 clock net  excluded from IPO operation.
[10/29 17:25:00    411s] ### Creating LA Mngr. totSessionCpu=0:06:51 mem=2129.4M
[10/29 17:25:00    411s] ### Creating LA Mngr, finished. totSessionCpu=0:06:51 mem=2129.4M
[10/29 17:25:00    411s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2129.4M
[10/29 17:25:00    411s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:2129.4M
[10/29 17:25:00    411s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:2129.4M
[10/29 17:25:00    411s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:2129.4M
[10/29 17:25:01    411s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:2129.4M
[10/29 17:25:01    411s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:2129.4M
[10/29 17:25:01    411s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:2129.4M
[10/29 17:25:01    411s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.009, REAL:0.009, MEM:2129.4M
[10/29 17:25:01    411s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:2129.4M
[10/29 17:25:01    411s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.035, REAL:0.035, MEM:2129.4M
[10/29 17:25:01    411s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:2129.4M
[10/29 17:25:02    412s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.940, REAL:0.948, MEM:2129.4M
[10/29 17:25:02    413s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:1.415, REAL:1.427, MEM:2129.4M
[10/29 17:25:02    413s] OPERPROF: Finished SiteArrayInit at level 1, CPU:1.415, REAL:1.427, MEM:2129.4M
[10/29 17:25:02    413s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:2129.4M
[10/29 17:25:02    413s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:2129.4M
[10/29 17:25:02    413s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:2129.4M
[10/29 17:25:02    413s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:2129.4M
[10/29 17:25:02    413s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.164, REAL:0.165, MEM:2129.4M
[10/29 17:25:02    413s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.187, REAL:0.189, MEM:2129.4M
[10/29 17:25:02    413s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2129.4M
[10/29 17:25:02    413s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.025, REAL:0.025, MEM:2129.4M
[10/29 17:25:02    413s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2129.4M
[10/29 17:25:02    413s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2129.4M
[10/29 17:25:03    413s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2127.4M
[10/29 17:25:03    413s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:2127.4M
[10/29 17:25:03    413s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:2127.4M
[10/29 17:25:03    413s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:2127.4M
[10/29 17:25:03    414s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:2127.4M
[10/29 17:25:03    414s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:2127.4M
[10/29 17:25:03    414s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:2127.4M
[10/29 17:25:03    414s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.009, REAL:0.009, MEM:2127.4M
[10/29 17:25:03    414s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:2127.4M
[10/29 17:25:03    414s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.035, REAL:0.035, MEM:2127.4M
[10/29 17:25:03    414s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:2127.4M
[10/29 17:25:04    415s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.945, REAL:0.952, MEM:2127.4M
[10/29 17:25:04    415s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:1.420, REAL:1.431, MEM:2127.4M
[10/29 17:25:04    415s] OPERPROF: Finished SiteArrayInit at level 1, CPU:1.420, REAL:1.432, MEM:2127.4M
[10/29 17:25:04    415s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:2127.4M
[10/29 17:25:04    415s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:2127.4M
[10/29 17:25:04    415s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:2127.4M
[10/29 17:25:04    415s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:2127.4M
[10/29 17:25:04    415s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.161, REAL:0.162, MEM:2127.4M
[10/29 17:25:04    415s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.185, REAL:0.186, MEM:2127.4M
[10/29 17:25:04    415s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2127.4M
[10/29 17:25:04    415s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.023, REAL:0.024, MEM:2127.4M
[10/29 17:25:04    415s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2127.4M
[10/29 17:25:04    415s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2127.4M
[10/29 17:25:04    415s] **INFO: Flow update: Design is easy to close.
[10/29 17:25:04    415s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[10/29 17:25:04    415s] Type 'man IMPSP-9025' for more detail.
[10/29 17:25:04    415s] User Input Parameters:
[10/29 17:25:04    415s] - Congestion Driven    : On
[10/29 17:25:04    415s] - Timing Driven        : On
[10/29 17:25:04    415s] 
[10/29 17:25:04    415s] *** Start incrementalPlace ***
[10/29 17:25:04    415s] - Area-Violation Based : On
[10/29 17:25:04    415s] - Start Rollback Level : -5
[10/29 17:25:04    415s] - Legalized            : On
[10/29 17:25:04    415s] - Window Based         : Off
[10/29 17:25:04    415s] 
[10/29 17:25:04    415s] no activity file in design. spp won't run.
[10/29 17:25:07    418s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[10/29 17:25:07    418s] Type 'man IMPPTN-1250' for more detail.
[10/29 17:25:07    418s] Starting Early Global Route congestion estimation: mem = 2127.4M
[10/29 17:25:07    418s] (I)       Reading DB...
[10/29 17:25:07    418s] (I)       Read data from FE... (mem=2127.4M)
[10/29 17:25:07    418s] (I)       Read nodes and places... (mem=2127.4M)
[10/29 17:25:08    419s] (I)       Done Read nodes and places (cpu=0.581s, mem=2229.4M)
[10/29 17:25:08    419s] (I)       Read nets... (mem=2229.4M)
[10/29 17:25:08    419s] (I)       Done Read nets (cpu=0.000s, mem=2229.4M)
[10/29 17:25:08    419s] (I)       Done Read data from FE (cpu=0.582s, mem=2229.4M)
[10/29 17:25:08    419s] (I)       before initializing RouteDB syMemory usage = 2229.4 MB
[10/29 17:25:08    419s] (I)       congestionReportName   : 
[10/29 17:25:08    419s] (I)       layerRangeFor2DCongestion : 
[10/29 17:25:08    419s] (I)       buildTerm2TermWires    : 1
[10/29 17:25:08    419s] (I)       doTrackAssignment      : 1
[10/29 17:25:08    419s] (I)       dumpBookshelfFiles     : 0
[10/29 17:25:08    419s] (I)       numThreads             : 4
[10/29 17:25:08    419s] (I)       bufferingAwareRouting  : false
[10/29 17:25:08    419s] (I)       honorPin               : false
[10/29 17:25:08    419s] (I)       honorPinGuide          : true
[10/29 17:25:08    419s] (I)       honorPartition         : false
[10/29 17:25:08    419s] (I)       honorPartitionAllowFeedthru: false
[10/29 17:25:08    419s] (I)       allowPartitionCrossover: false
[10/29 17:25:08    419s] [NR-eGR] honorMsvRouteConstraint: false
[10/29 17:25:08    419s] (I)       honorSingleEntry       : true
[10/29 17:25:08    419s] (I)       honorSingleEntryStrong : true
[10/29 17:25:08    419s] (I)       handleViaSpacingRule   : false
[10/29 17:25:08    419s] (I)       handleEolSpacingRule   : false
[10/29 17:25:08    419s] (I)       PDConstraint           : none
[10/29 17:25:08    419s] (I)       expBetterNDRHandling   : false
[10/29 17:25:08    419s] (I)       routingEffortLevel     : 3
[10/29 17:25:08    419s] (I)       [10/29 17:25:08    419s] [NR-eGR] honorClockSpecNDR      : 0
effortLevel            : standard
[10/29 17:25:08    419s] (I)       relaxedTopLayerCeiling : 127
[10/29 17:25:08    419s] [NR-eGR] minRouteLayer          : 2
[10/29 17:25:08    419s] [NR-eGR] maxRouteLayer          : 127
[10/29 17:25:08    419s] (I)       relaxedBottomLayerFloor: 2
[10/29 17:25:08    419s] (I)       numRowsPerGCell        : 1
[10/29 17:25:08    419s] (I)       speedUpLargeDesign     : 0
[10/29 17:25:08    419s] (I)       multiThreadingTA       : 1
[10/29 17:25:08    419s] (I)       optimizationMode       : false
[10/29 17:25:08    419s] (I)       routeSecondPG          : false
[10/29 17:25:08    419s] (I)       scenicRatioForLayerRelax: 0.00
[10/29 17:25:08    419s] (I)       detourLimitForLayerRelax: 0.00
[10/29 17:25:08    419s] (I)       punchThroughDistance   : 500.00
[10/29 17:25:08    419s] (I)       scenicBound            : 1.15
[10/29 17:25:08    419s] (I)       maxScenicToAvoidBlk    : 100.00
[10/29 17:25:08    419s] (I)       source-to-sink ratio   : 0.00
[10/29 17:25:08    419s] (I)       targetCongestionRatioH : 1.00
[10/29 17:25:08    419s] (I)       targetCongestionRatioV : 1.00
[10/29 17:25:08    419s] (I)       layerCongestionRatio   : 0.70
[10/29 17:25:08    419s] (I)       m1CongestionRatio      : 0.10
[10/29 17:25:08    419s] (I)       m2m3CongestionRatio    : 0.70
[10/29 17:25:08    419s] (I)       localRouteEffort       : 1.00
[10/29 17:25:08    419s] (I)       numSitesBlockedByOneVia: 8.00
[10/29 17:25:08    419s] (I)       supplyScaleFactorH     : 1.00
[10/29 17:25:08    419s] (I)       supplyScaleFactorV     : 1.00
[10/29 17:25:08    419s] (I)       highlight3DOverflowFactor: 0.00
[10/29 17:25:08    419s] (I)       routeVias              : 
[10/29 17:25:08    419s] (I)       readTROption           : true
[10/29 17:25:08    419s] (I)       extraSpacingFactor     : 1.00
[10/29 17:25:08    419s] (I)       routeSelectedNetsOnly  : false
[10/29 17:25:08    419s] (I)       clkNetUseMaxDemand     : false
[10/29 17:25:08    419s] [NR-eGR] numTracksPerClockWire  : 0
[10/29 17:25:08    419s] (I)       extraDemandForClocks   : 0
[10/29 17:25:08    419s] (I)       steinerRemoveLayers    : false
[10/29 17:25:08    419s] (I)       demoteLayerScenicScale : 1.00
[10/29 17:25:08    419s] (I)       nonpreferLayerCostScale : 100.00
[10/29 17:25:08    419s] (I)       similarTopologyRoutingFast : false
[10/29 17:25:08    419s] (I)       spanningTreeRefinement : false
[10/29 17:25:08    419s] (I)       spanningTreeRefinementAlpha : -1.00
[10/29 17:25:08    419s] (I)       starting read tracks
[10/29 17:25:08    419s] (I)       build grid graph
[10/29 17:25:08    419s] (I)       build grid graph start
[10/29 17:25:08    419s] (I)       build grid graph end
[10/29 17:25:08    419s] (I)       merge level 0
[10/29 17:25:08    419s] (I)       numViaLayers=6
[10/29 17:25:08    419s] (I)       Reading via L1M1_PR for layer: 0 
[10/29 17:25:08    419s] (I)       Reading via M1M2_PR_M for layer: 1 
[10/29 17:25:08    419s] (I)       Reading via M2M3_PR_R for layer: 2 
[10/29 17:25:08    419s] (I)       Reading via M3M4_PR for layer: 3 
[10/29 17:25:08    419s] (I)       Reading via M4M5_PR for layer: 4 
[10/29 17:25:08    419s] (I)       end build via table
[10/29 17:25:08    419s] [NR-eGR] li1 has no routable track
[10/29 17:25:08    419s] [NR-eGR] met1 has single uniform track structure
[10/29 17:25:08    419s] [NR-eGR] met2 has single uniform track structure
[10/29 17:25:08    419s] [NR-eGR] met3 has single uniform track structure
[10/29 17:25:08    419s] [NR-eGR] met4 has single uniform track structure
[10/29 17:25:08    419s] [NR-eGR] met5 has single uniform track structure
[10/29 17:25:08    419s] [NR-eGR] Read 140028 PG shapes in 0.021 seconds
[10/29 17:25:08    419s] 
[10/29 17:25:08    419s] (I)       readDataFromPlaceDB
[10/29 17:25:08    419s] (I)       Read net information..
[10/29 17:25:08    419s] [NR-eGR] numRoutingBlks=0 numInstBlks=799005 numPGBlocks=140028 numBumpBlks=0 numBoundaryFakeBlks=0
[10/29 17:25:08    419s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[10/29 17:25:08    419s] (I)       Read testcase time = 0.000 seconds
[10/29 17:25:08    419s] 
[10/29 17:25:08    419s] [NR-eGR] Read numTotalNets=96  numIgnoredNets=0
[10/29 17:25:08    419s] (I)       read default dcut vias
[10/29 17:25:08    419s] (I)       Reading via L1M1_PR for layer: 0 
[10/29 17:25:08    419s] (I)       Reading via M1M2_PR_M for layer: 1 
[10/29 17:25:08    419s] (I)       Reading via M2M3_PR_R for layer: 2 
[10/29 17:25:08    419s] (I)       Reading via M3M4_PR for layer: 3 
[10/29 17:25:08    419s] (I)       Reading via M4M5_PR for layer: 4 
[10/29 17:25:08    419s] (I)       early_global_route_priority property id does not exist.
[10/29 17:25:08    419s] (I)       build grid graph start
[10/29 17:25:08    419s] (I)       build grid graph end
[10/29 17:25:08    419s] (I)       Model blockage into capacity
[10/29 17:25:08    419s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[10/29 17:25:09    420s] (I)       Modeling time = 0.902 seconds
[10/29 17:25:09    420s] 
[10/29 17:25:09    420s] (I)       Number of ignored nets = 0
[10/29 17:25:09    420s] (I)       Number of fixed nets = 0.  Ignored: Yes
[10/29 17:25:09    420s] (I)       Number of clock nets = 1.  Ignored: No
[10/29 17:25:09    420s] (I)       Number of analog nets = 0.  Ignored: Yes
[10/29 17:25:09    420s] (I)       Number of special nets = 0.  Ignored: Yes
[10/29 17:25:09    420s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[10/29 17:25:09    420s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[10/29 17:25:09    420s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[10/29 17:25:09    420s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[10/29 17:25:09    420s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/29 17:25:09    420s] (I)       [10/29 17:25:09    420s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
Before initializing earlyGlobalRoute syMemory usage = 2251.4 MB
[10/29 17:25:09    420s] (I)       Ndr track 0 does not exist
[10/29 17:25:09    420s] (I)       Layer1  viaCost=200.00
[10/29 17:25:09    420s] (I)       Layer2  viaCost=200.00
[10/29 17:25:09    420s] (I)       Layer3  viaCost=300.00
[10/29 17:25:09    420s] (I)       Layer4  viaCost=200.00
[10/29 17:25:09    420s] (I)       Layer5  viaCost=200.00
[10/29 17:25:09    420s] (I)       ---------------------Grid Graph Info--------------------
[10/29 17:25:09    420s] (I)       Routing area        : (1840, 1840) - (4000000, 4000000)
[10/29 17:25:09    420s] (I)       Core area           : (10000, 10000) - (3990000, 3990000)
[10/29 17:25:09    420s] (I)       Site width          :   460  (dbu)
[10/29 17:25:09    420s] (I)       Row height          :  2720  (dbu)
[10/29 17:25:09    420s] (I)       GCell width         :  2720  (dbu)
[10/29 17:25:09    420s] (I)       GCell height        :  2720  (dbu)
[10/29 17:25:09    420s] (I)       Grid                :  1470  1470     6
[10/29 17:25:09    420s] (I)       Layer numbers       :     1     2     3     4     5     6
[10/29 17:25:09    420s] (I)       Vertical capacity   :     0     0  2720     0  2720     0
[10/29 17:25:09    420s] (I)       Horizontal capacity :     0  2720     0  2720     0  2720
[10/29 17:25:09    420s] (I)       Default wire width  :   170   140   140   300   300  1600
[10/29 17:25:09    420s] (I)       Default wire space  :   170   140   140   300   300  1600
[10/29 17:25:09    420s] (I)       Default wire pitch  :   340   280   280   600   600  3200
[10/29 17:25:09    420s] (I)       Default pitch size  :   340   340   460   610   690  3660
[10/29 17:25:09    420s] (I)       First track coord   :     0   310   570   410   570  2850
[10/29 17:25:09    420s] (I)       Num tracks per GCell:  8.00  8.00  5.91  4.46  3.94  0.74
[10/29 17:25:09    420s] (I)       Total num of tracks :     0 11764  8695  6557  5797  1092
[10/29 17:25:09    420s] (I)       Num of masks        :     1     1     1     1     1     1
[10/29 17:25:09    420s] (I)       Num of trim masks   :     0     0     0     0     0     0
[10/29 17:25:09    420s] (I)       --------------------------------------------------------
[10/29 17:25:09    420s] 
[10/29 17:25:09    420s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[10/29 17:25:09    420s] (I)       Pitch:  L1=340  L2=340  L3=460[10/29 17:25:09    420s] [NR-eGR] ============ Routing rule table ============
[10/29 17:25:09    420s] [NR-eGR] Rule id: 0  Nets: 96 
  L4=610  L5=690  L6=3660
[10/29 17:25:09    420s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[10/29 17:25:09    420s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[10/29 17:25:09    420s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[10/29 17:25:09    420s] [NR-eGR] ========================================
[10/29 17:25:09    420s] [NR-eGR] 
[10/29 17:25:09    420s] (I)       blocked tracks on layer2 : = 4289790 / 17293080 (24.81%)
[10/29 17:25:09    420s] (I)       blocked tracks on layer3 : = 597720 / 12781650 (4.68%)
[10/29 17:25:09    420s] (I)       blocked tracks on layer4 : = 978620 / 9638790 (10.15%)
[10/29 17:25:09    420s] (I)       blocked tracks on layer5 : = 1318500 / 8521590 (15.47%)
[10/29 17:25:09    420s] (I)       blocked tracks on layer6 : = 956645 / 1605240 (59.60%)
[10/29 17:25:09    420s] (I)       After initializing earlyGlobalRoute syMemory usage = 2354.4 MB
[10/29 17:25:09    420s] (I)       Loading and dumping file time : 1.84 seconds
[10/29 17:25:09    420s] (I)       ============= Initialization =============
[10/29 17:25:09    420s] (I)       totalPins=260  totalGlobalPin=260 (100.00%)
[10/29 17:25:09    420s] (I)       total 2D Cap : 41701147 = (22312804 H, 19388343 V)
[10/29 17:25:09    420s] (I)       ============  Phase 1a Route ============
[10/29 17:25:09    420s] [NR-eGR] Layer group 1: route 96 net(s) in layer range [2, 6]
[10/29 17:25:09    420s] (I)       Phase 1a runs 0.01 seconds
[10/29 17:25:09    420s] (I)       Usage: 6693 = (6465 H, 228 V) = (0.03% H, 0.00% V) = (1.758e+04um H, 6.202e+02um V)
[10/29 17:25:09    420s] (I)       
[10/29 17:25:09    420s] (I)       ============  Phase 1b Route ============
[10/29 17:25:09    420s] (I)       Usage: 6693 = (6465 H, 228 V) = (0.03% H, 0.00% V) = (1.758e+04um H, 6.202e+02um V)
[10/29 17:25:09    420s] (I)       
[10/29 17:25:09    420s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.820496e+04um
[10/29 17:25:09    420s] (I)       ============  Phase 1c Route ============
[10/29 17:25:09    420s] (I)       Usage: 6693 = (6465 H, 228 V) = (0.03% H, 0.00% V) = (1.758e+04um H, 6.202e+02um V)
[10/29 17:25:09    420s] (I)       
[10/29 17:25:09    420s] (I)       ============  Phase 1d Route ============
[10/29 17:25:09    420s] (I)       Usage: 6693 = (6465 H, 228 V) = (0.03% H, 0.00% V) = (1.758e+04um H, 6.202e+02um V)
[10/29 17:25:09    420s] (I)       
[10/29 17:25:09    420s] (I)       ============  Phase 1e Route ============
[10/29 17:25:09    420s] (I)       Phase 1e runs 0.00 seconds
[10/29 17:25:09    420s] (I)       Usage: 6693 = (6465 H, 228 V) = (0.03% H, 0.00% V) = (1.758e+04um H, 6.202e+02um V)
[10/29 17:25:09    420s] (I)       
[10/29 17:25:09    420s] (I)       ============  Phase 1l Route ============
[10/29 17:25:09    420s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.820496e+04um
[10/29 17:25:09    420s] [NR-eGR] 
[10/29 17:25:09    420s] (I)       Phase 1l runs 0.00 seconds
[10/29 17:25:10    420s] (I)       
[10/29 17:25:10    420s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[10/29 17:25:10    420s] [NR-eGR]                        OverCon            
[10/29 17:25:10    420s] [NR-eGR]                         #Gcell     %Gcell
[10/29 17:25:10    420s] [NR-eGR]       Layer                (1)    OverCon 
[10/29 17:25:10    420s] [NR-eGR] ----------------------------------------------
[10/29 17:25:10    420s] [NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[10/29 17:25:10    420s] [NR-eGR]    met1  (2)         2( 0.00%)   ( 0.00%) 
[10/29 17:25:10    421s] [NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[10/29 17:25:10    421s] [NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[10/29 17:25:10    421s] [NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[10/29 17:25:10    421s] [NR-eGR]    met5  (6)         0( 0.00%)   ( 0.00%) 
[10/29 17:25:10    421s] [NR-eGR] ----------------------------------------------
[10/29 17:25:10    421s] [NR-eGR] Total                2( 0.00%)   ( 0.00%) 
[10/29 17:25:10    421s] [NR-eGR] 
[10/29 17:25:10    421s] (I)       Total Global Routing Runtime: 0.71 seconds
[10/29 17:25:10    421s] (I)       total 2D Cap : 41701835 = (22313012 H, 19388823 V)
[10/29 17:25:10    421s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[10/29 17:25:10    421s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[10/29 17:25:10    421s] Early Global Route congestion estimation runtime: 3.15 seconds, mem = 2354.4M
[10/29 17:25:10    421s] [hotspot] +------------+---------------+---------------+
[10/29 17:25:10    421s] [hotspot] |            |   max hotspot | total hotspot |
[10/29 17:25:10    421s] [hotspot] +------------+---------------+---------------+
[10/29 17:25:10    421s] [hotspot] | normalized |          0.00 |          0.00 |
[10/29 17:25:10    421s] [hotspot] +------------+---------------+---------------+
[10/29 17:25:10    421s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[10/29 17:25:10    421s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/29 17:25:10    421s] 
[10/29 17:25:10    421s] === incrementalPlace Internal Loop 1 ===
[10/29 17:25:10    421s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[10/29 17:25:10    421s] OPERPROF: Starting InitPlacementData at level 1, MEM:2355.9M
[10/29 17:25:10    421s] #spOpts: N=130 minPadR=1.1 cut2cut 
[10/29 17:25:11    422s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2355.9M
[10/29 17:25:11    422s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:2355.9M
[10/29 17:25:11    422s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:2355.9M
[10/29 17:25:11    422s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:2355.9M
[10/29 17:25:11    422s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:2355.9M
[10/29 17:25:11    422s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:2355.9M
[10/29 17:25:11    422s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:2355.9M
[10/29 17:25:11    422s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.011, REAL:0.011, MEM:2355.9M
[10/29 17:25:11    422s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:2355.9M
[10/29 17:25:11    422s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.036, REAL:0.036, MEM:2355.9M
[10/29 17:25:11    422s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:2355.9M
[10/29 17:25:12    423s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.947, REAL:0.955, MEM:2355.9M
[10/29 17:25:12    423s] OPERPROF:       Starting SiteCapAdjustOnNarrowBlockage at level 4, MEM:2355.9M
[10/29 17:25:12    423s] OPERPROF:         Starting PlacementInitFenceForDensity at level 5, MEM:2355.9M
[10/29 17:25:12    423s] OPERPROF:           Starting SiteArrayInitFenceEdgeBit at level 6, MEM:2355.9M
[10/29 17:25:12    423s] OPERPROF:           Finished SiteArrayInitFenceEdgeBit at level 6, CPU:0.000, REAL:0.000, MEM:2355.9M
[10/29 17:25:12    423s] OPERPROF:           Starting SiteArrayInitObstEdgeBit at level 6, MEM:2355.9M
[10/29 17:25:12    423s] OPERPROF:           Finished SiteArrayInitObstEdgeBit at level 6, CPU:0.166, REAL:0.167, MEM:2355.9M
[10/29 17:25:12    423s] OPERPROF:         Finished PlacementInitFenceForDensity at level 5, CPU:0.236, REAL:0.238, MEM:2355.9M
[10/29 17:25:15    425s] OPERPROF:         Starting PlacementCleanupFence at level 5, MEM:2357.4M
[10/29 17:25:15    425s] OPERPROF:         Finished PlacementCleanupFence at level 5, CPU:0.060, REAL:0.060, MEM:2357.4M
[10/29 17:25:15    425s] OPERPROF:       Finished SiteCapAdjustOnNarrowBlockage at level 4, CPU:2.519, REAL:2.541, MEM:2355.9M
[10/29 17:25:15    426s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:3.969, REAL:4.002, MEM:2355.9M
[10/29 17:25:15    426s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:3.969, REAL:4.003, MEM:2355.9M
[10/29 17:25:15    426s] OPERPROF:   Starting post-place ADS at level 2, MEM:2355.9M
[10/29 17:25:15    426s] OPERPROF:     Starting PlacementInitFenceForDensity at level 3, MEM:2355.9M
[10/29 17:25:15    426s] OPERPROF:       Starting SiteArrayInitFenceEdgeBit at level 4, MEM:2355.9M
[10/29 17:25:15    426s] OPERPROF:       Finished SiteArrayInitFenceEdgeBit at level 4, CPU:0.000, REAL:0.000, MEM:2355.9M
[10/29 17:25:15    426s] OPERPROF:       Starting SiteArrayInitObstEdgeBit at level 4, MEM:2355.9M
[10/29 17:25:15    426s] OPERPROF:       Finished SiteArrayInitObstEdgeBit at level 4, CPU:0.163, REAL:0.165, MEM:2355.9M
[10/29 17:25:15    426s] OPERPROF:     Finished PlacementInitFenceForDensity at level 3, CPU:0.228, REAL:0.229, MEM:2355.9M
[10/29 17:25:15    426s] OPERPROF:     Starting PlacementCleanupFence at level 3, MEM:2355.9M
[10/29 17:25:15    426s] OPERPROF:     Finished PlacementCleanupFence at level 3, CPU:0.058, REAL:0.059, MEM:2355.9M
[10/29 17:25:16    427s] ADSU 0.000 -> 0.000
[10/29 17:25:16    427s] OPERPROF:   Finished post-place ADS at level 2, CPU:1.176, REAL:1.186, MEM:2355.9M
[10/29 17:25:16    427s] OPERPROF: Finished InitPlacementData at level 1, CPU:5.493, REAL:5.540, MEM:2355.9M
[10/29 17:25:16    427s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:2355.9M
[10/29 17:25:16    427s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:2355.9M
[10/29 17:25:16    427s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:2355.9M
[10/29 17:25:16    427s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:2355.9M
[10/29 17:25:16    427s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.165, REAL:0.166, MEM:2355.9M
[10/29 17:25:16    427s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.231, REAL:0.233, MEM:2355.9M
[10/29 17:25:16    427s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2355.9M
[10/29 17:25:16    427s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.068, REAL:0.068, MEM:2355.9M
[10/29 17:25:17    427s] OPERPROF: Starting PlacementInitFence at level 1, MEM:2355.9M
[10/29 17:25:17    428s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:2355.9M
[10/29 17:25:17    428s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:2355.9M
[10/29 17:25:17    428s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:2355.9M
[10/29 17:25:17    428s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.169, REAL:0.170, MEM:2355.9M
[10/29 17:25:17    428s] OPERPROF: Finished PlacementInitFence at level 1, CPU:0.282, REAL:0.286, MEM:2355.9M
[10/29 17:25:17    428s] 0 delay mode for cte enabled initNetWt.
[10/29 17:25:17    428s] no activity file in design. spp won't run.
[10/29 17:25:17    428s] [spp] 0
[10/29 17:25:17    428s] [adp] 0:1:0:1
[10/29 17:25:17    428s] 0 delay mode for cte disabled initNetWt.
[10/29 17:25:17    428s] SP #FI/SF FL/PI 0/0 77/0
[10/29 17:25:17    428s] PP off. flexM 0
[10/29 17:25:18    428s] OPERPROF: Starting CDPad at level 1, MEM:2333.7M
[10/29 17:25:18    428s] 3DP is on.
[10/29 17:25:18    428s] 3DP OF M2 0.000, M4 0.000. Diff 0
[10/29 17:25:19    430s] design sh 0.000.
[10/29 17:26:23    493s] CDPadU 0.000 -> 0.000
[10/29 17:26:23    493s] OPERPROF: Finished CDPad at level 1, CPU:64.840, REAL:65.250, MEM:2456.3M
[10/29 17:26:23    493s] no activity file in design. spp won't run.
[10/29 17:26:24    496s] Clock Slew Asserted: Yes.
[10/29 17:26:24    496s] 0 delay mode for cte enabled.
[10/29 17:26:24    496s] #################################################################################
[10/29 17:26:24    496s] # Design Stage: PreRoute
[10/29 17:26:24    496s] # Design Name: fir
[10/29 17:26:24    496s] # Design Mode: 130nm
[10/29 17:26:24    496s] # Analysis Mode: MMMC OCV 
[10/29 17:26:24    496s] # Parasitics Mode: No SPEF/RCDB
[10/29 17:26:24    496s] # Signoff Settings: SI Off 
[10/29 17:26:24    496s] #################################################################################
[10/29 17:26:25    497s] Topological Sorting (REAL = 0:00:00.0, MEM = 2474.3M, InitMEM = 2474.3M)
[10/29 17:26:25    497s] *** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 2474.3M) ***
[10/29 17:26:25    497s] no activity file in design. spp won't run.
[10/29 17:26:25    497s] SKP inited!
[10/29 17:26:25    497s] NP #FI/FS/SF FL/PI: 399399/0/0 77/0
[10/29 17:26:25    497s] no activity file in design. spp won't run.
[10/29 17:26:27    499s] 
[10/29 17:26:27    499s] AB Est...
[10/29 17:26:29    501s] Iteration  7: Skipped, with CDP Off
[10/29 17:26:29    501s] 
[10/29 17:26:29    501s] AB Est...
[10/29 17:26:32    504s] Iteration  8: Skipped, with CDP Off
[10/29 17:26:32    504s] 
[10/29 17:26:32    504s] AB Est...
[10/29 17:26:34    506s] Iteration  9: Skipped, with CDP Off
[10/29 17:26:37    509s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[10/29 17:26:37    509s] No instances found in the vector
[10/29 17:26:37    509s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2770.3M, DRC: 0)
[10/29 17:26:37    509s] 0 (out of 0) MH cells were successfully legalized.
[10/29 17:26:38    510s] Iteration 10: Total net bbox = 1.802e+04 (1.76e+04 4.27e+02)
[10/29 17:26:38    510s]               Est.  stn bbox = 2.012e+04 (1.97e+04 4.67e+02)
[10/29 17:26:38    510s]               cpu = 0:00:00.9 real = 0:00:01.0 mem = 2663.7M
[10/29 17:26:38    510s] Starting Early Global Route rough congestion estimation: mem = 2631.7M
[10/29 17:26:38    510s] (I)       Reading DB...
[10/29 17:26:38    510s] (I)       Read data from FE... (mem=2631.7M)
[10/29 17:26:38    510s] (I)       Read nodes and places... (mem=2631.7M)
[10/29 17:26:38    511s] (I)       Done Read nodes and places (cpu=0.593s, mem=2631.7M)
[10/29 17:26:38    511s] (I)       Read nets... (mem=2631.7M)
[10/29 17:26:38    511s] (I)       Done Read nets (cpu=0.000s, mem=2631.7M)
[10/29 17:26:38    511s] (I)       Done Read data from FE (cpu=0.594s, mem=2631.7M)
[10/29 17:26:38    511s] (I)       before initializing RouteDB syMemory usage = 2631.7 MB
[10/29 17:26:38    511s] (I)       congestionReportName   : 
[10/29 17:26:38    511s] (I)       layerRangeFor2DCongestion : 
[10/29 17:26:38    511s] (I)       buildTerm2TermWires    : 1
[10/29 17:26:38    511s] (I)       doTrackAssignment      : 1
[10/29 17:26:38    511s] (I)       dumpBookshelfFiles     : 0
[10/29 17:26:38    511s] (I)       numThreads             : 4
[10/29 17:26:38    511s] (I)       bufferingAwareRouting  : false
[10/29 17:26:38    511s] [NR-eGR] honorMsvRouteConstraint: false
[10/29 17:26:38    511s] (I)       honorPin               : false
[10/29 17:26:38    511s] (I)       honorPinGuide          : true
[10/29 17:26:38    511s] (I)       honorPartition         : false
[10/29 17:26:38    511s] (I)       honorPartitionAllowFeedthru: false
[10/29 17:26:38    511s] (I)       allowPartitionCrossover: false
[10/29 17:26:38    511s] (I)       honorSingleEntry       : true
[10/29 17:26:38    511s] (I)       honorSingleEntryStrong : true
[10/29 17:26:38    511s] (I)       handleViaSpacingRule   : false
[10/29 17:26:38    511s] (I)       handleEolSpacingRule   : false
[10/29 17:26:38    511s] (I)       PDConstraint           : none
[10/29 17:26:38    511s] (I)       expBetterNDRHandling   : false
[10/29 17:26:38    511s] [NR-eGR] honorClockSpecNDR      : 0
[10/29 17:26:38    511s] (I)       routingEffortLevel     : 3
[10/29 17:26:38    511s] (I)       effortLevel            : standard
[10/29 17:26:38    511s] [NR-eGR] minRouteLayer          : 2
[10/29 17:26:38    511s] [NR-eGR] maxRouteLayer          : 127
[10/29 17:26:38    511s] (I)       relaxedTopLayerCeiling : 127
[10/29 17:26:38    511s] (I)       relaxedBottomLayerFloor: 2
[10/29 17:26:38    511s] (I)       numRowsPerGCell        : 6
[10/29 17:26:38    511s] (I)       speedUpLargeDesign     : 0
[10/29 17:26:38    511s] (I)       multiThreadingTA       : 1
[10/29 17:26:38    511s] (I)       optimizationMode       : false
[10/29 17:26:38    511s] (I)       routeSecondPG          : false
[10/29 17:26:38    511s] (I)       scenicRatioForLayerRelax: 0.00
[10/29 17:26:38    511s] (I)       detourLimitForLayerRelax: 0.00
[10/29 17:26:38    511s] (I)       punchThroughDistance   : 500.00
[10/29 17:26:38    511s] (I)       scenicBound            : 1.15
[10/29 17:26:38    511s] (I)       maxScenicToAvoidBlk    : 100.00
[10/29 17:26:38    511s] (I)       source-to-sink ratio   : 0.00
[10/29 17:26:38    511s] (I)       targetCongestionRatioH : 1.00
[10/29 17:26:38    511s] (I)       targetCongestionRatioV : 1.00
[10/29 17:26:38    511s] (I)       layerCongestionRatio   : 0.70
[10/29 17:26:38    511s] (I)       m1CongestionRatio      : 0.10
[10/29 17:26:38    511s] (I)       m2m3CongestionRatio    : 0.70
[10/29 17:26:38    511s] (I)       localRouteEffort       : 1.00
[10/29 17:26:38    511s] (I)       numSitesBlockedByOneVia: 8.00
[10/29 17:26:38    511s] (I)       supplyScaleFactorH     : 1.00
[10/29 17:26:38    511s] (I)       supplyScaleFactorV     : 1.00
[10/29 17:26:38    511s] (I)       highlight3DOverflowFactor: 0.00
[10/29 17:26:38    511s] (I)       routeVias              : 
[10/29 17:26:38    511s] (I)       readTROption           : true
[10/29 17:26:38    511s] (I)       extraSpacingFactor     : 1.00
[10/29 17:26:38    511s] [NR-eGR] numTracksPerClockWire  : 0
[10/29 17:26:38    511s] (I)       routeSelectedNetsOnly  : false
[10/29 17:26:38    511s] (I)       clkNetUseMaxDemand     : false
[10/29 17:26:38    511s] (I)       extraDemandForClocks   : 0
[10/29 17:26:38    511s] (I)       steinerRemoveLayers    : false
[10/29 17:26:38    511s] (I)       demoteLayerScenicScale : 1.00
[10/29 17:26:38    511s] (I)       nonpreferLayerCostScale : 100.00
[10/29 17:26:38    511s] (I)       similarTopologyRoutingFast : false
[10/29 17:26:38    511s] (I)       spanningTreeRefinement : false
[10/29 17:26:38    511s] (I)       spanningTreeRefinementAlpha : -1.00
[10/29 17:26:38    511s] (I)       starting read tracks
[10/29 17:26:38    511s] (I)       build grid graph
[10/29 17:26:38    511s] (I)       build grid graph start
[10/29 17:26:38    511s] [NR-eGR] li1 has no routable track
[10/29 17:26:38    511s] [NR-eGR] met1 has single uniform track structure
[10/29 17:26:38    511s] [NR-eGR] met2 has single uniform track structure
[10/29 17:26:38    511s] [NR-eGR] met3 has single uniform track structure
[10/29 17:26:38    511s] [NR-eGR] met4 has single uniform track structure
[10/29 17:26:38    511s] [NR-eGR] met5 has single uniform track structure
[10/29 17:26:38    511s] (I)       build grid graph end
[10/29 17:26:38    511s] (I)       merge level 0
[10/29 17:26:38    511s] (I)       numViaLayers=6
[10/29 17:26:38    511s] (I)       Reading via L1M1_PR for layer: 0 
[10/29 17:26:38    511s] (I)       Reading via M1M2_PR_M for layer: 1 
[10/29 17:26:38    511s] (I)       Reading via M2M3_PR_R for layer: 2 
[10/29 17:26:38    511s] (I)       Reading via M3M4_PR for layer: 3 
[10/29 17:26:38    511s] (I)       Reading via M4M5_PR for layer: 4 
[10/29 17:26:38    511s] (I)       end build via table
[10/29 17:26:39    511s] [NR-eGR] Read 140028 PG shapes in 0.022 seconds
[10/29 17:26:39    511s] 
[10/29 17:26:39    511s] [NR-eGR] numRoutingBlks=0 numInstBlks=799005 numPGBlocks=140028 numBumpBlks=0 numBoundaryFakeBlks=0
[10/29 17:26:39    511s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[10/29 17:26:39    511s] (I)       readDataFromPlaceDB
[10/29 17:26:39    511s] (I)       Read net information..
[10/29 17:26:39    511s] [NR-eGR] Read numTotalNets=96  numIgnoredNets=0
[10/29 17:26:39    511s] (I)       Read testcase time = 0.000 seconds
[10/29 17:26:39    511s] 
[10/29 17:26:39    511s] (I)       read default dcut vias
[10/29 17:26:39    511s] (I)       Reading via L1M1_PR for layer: 0 
[10/29 17:26:39    511s] (I)       Reading via M1M2_PR_M for layer: 1 
[10/29 17:26:39    511s] (I)       Reading via M2M3_PR_R for layer: 2 
[10/29 17:26:39    511s] (I)       Reading via M3M4_PR for layer: 3 
[10/29 17:26:39    511s] (I)       Reading via M4M5_PR for layer: 4 
[10/29 17:26:39    511s] (I)       early_global_route_priority property id does not exist.
[10/29 17:26:39    511s] (I)       build grid graph start
[10/29 17:26:39    511s] (I)       build grid graph end
[10/29 17:26:39    511s] (I)       Model blockage into capacity
[10/29 17:26:39    511s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[10/29 17:26:39    511s] (I)       Modeling time = 0.167 seconds
[10/29 17:26:39    511s] 
[10/29 17:26:39    511s] (I)       Number of ignored nets = 0
[10/29 17:26:39    511s] (I)       Number of fixed nets = 0.  Ignored: Yes
[10/29 17:26:39    511s] (I)       Number of clock nets = 1.  Ignored: No
[10/29 17:26:39    511s] (I)       Number of analog nets = 0.  Ignored: Yes
[10/29 17:26:39    511s] (I)       Number of special nets = 0.  Ignored: Yes
[10/29 17:26:39    511s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[10/29 17:26:39    511s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[10/29 17:26:39    511s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[10/29 17:26:39    511s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[10/29 17:26:39    511s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/29 17:26:39    511s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[10/29 17:26:39    511s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2631.7 MB
[10/29 17:26:39    511s] (I)       Ndr track 0 does not exist
[10/29 17:26:39    511s] (I)       Layer1  viaCost=200.00
[10/29 17:26:39    511s] (I)       Layer2  viaCost=200.00
[10/29 17:26:39    511s] (I)       Layer3  viaCost=300.00
[10/29 17:26:39    511s] (I)       Layer4  viaCost=200.00
[10/29 17:26:39    511s] (I)       Layer5  viaCost=200.00
[10/29 17:26:39    511s] (I)       ---------------------Grid Graph Info--------------------
[10/29 17:26:39    511s] (I)       Routing area        : (1840, 1840) - (4000000, 4000000)
[10/29 17:26:39    511s] (I)       Core area           : (10000, 10000) - (3990000, 3990000)
[10/29 17:26:39    511s] (I)       Site width          :   460  (dbu)
[10/29 17:26:39    511s] (I)       Row height          :  2720  (dbu)
[10/29 17:26:39    511s] (I)       GCell width         : 16320  (dbu)
[10/29 17:26:39    511s] (I)       GCell height        : 16320  (dbu)
[10/29 17:26:39    511s] (I)       Grid                :   245   245     6
[10/29 17:26:39    511s] (I)       Layer numbers       :     1     2     3     4     5     6
[10/29 17:26:39    511s] (I)       Vertical capacity   :     0     0 16320     0 16320     0
[10/29 17:26:39    511s] (I)       Horizontal capacity :     0 16320     0 16320     0 16320
[10/29 17:26:39    511s] (I)       Default wire width  :   170   140   140   300   300  1600
[10/29 17:26:39    511s] (I)       Default wire space  :   170   140   140   300   300  1600
[10/29 17:26:39    511s] (I)       Default wire pitch  :   340   280   280   600   600  3200
[10/29 17:26:39    511s] (I)       Default pitch size  :   340   340   460   610   690  3660
[10/29 17:26:39    511s] (I)       First track coord   :     0   310   570   410   570  2850
[10/29 17:26:39    511s] (I)       Num tracks per GCell: 48.00 48.00 35.48 26.75 23.65  4.46
[10/29 17:26:39    511s] (I)       Total num of tracks :     0 11764  8695  6557  5797  1092
[10/29 17:26:39    511s] (I)       Num of masks        :     1     1     1     1     1     1
[10/29 17:26:39    511s] (I)       Num of trim masks   :     0     0     0     0     0     0
[10/29 17:26:39    511s] (I)       --------------------------------------------------------
[10/29 17:26:39    511s] 
[10/29 17:26:39    511s] [NR-eGR] ============ Routing rule table ============
[10/29 17:26:39    511s] [NR-eGR] Rule id: 0  Nets: 96 
[10/29 17:26:39    511s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[10/29 17:26:39    511s] (I)       Pitch:  L1=340  L2=340  L3=460  L4=610  L5=690  L6=3660
[10/29 17:26:39    511s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[10/29 17:26:39    511s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[10/29 17:26:39    511s] [NR-eGR] ========================================
[10/29 17:26:39    511s] [NR-eGR] 
[10/29 17:26:39    511s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[10/29 17:26:39    511s] (I)       blocked tracks on layer2 : = 717561 / 2882180 (24.90%)
[10/29 17:26:39    511s] (I)       blocked tracks on layer3 : = 99960 / 2130275 (4.69%)
[10/29 17:26:39    511s] (I)       blocked tracks on layer4 : = 163660 / 1606465 (10.19%)
[10/29 17:26:39    511s] (I)       blocked tracks on layer5 : = 220500 / 1420265 (15.53%)
[10/29 17:26:39    511s] (I)       blocked tracks on layer6 : = 159985 / 267540 (59.80%)
[10/29 17:26:39    511s] (I)       After initializing earlyGlobalRoute syMemory usage = 2631.7 MB
[10/29 17:26:39    511s] (I)       Loading and dumping file time : 0.94 seconds
[10/29 17:26:39    511s] (I)       ============= Initialization =============
[10/29 17:26:39    511s] (I)       numLocalWires=116  numGlobalNetBranches=27  numLocalNetBranches=31
[10/29 17:26:39    511s] (I)       totalPins=260  totalGlobalPin=174 (66.92%)
[10/29 17:26:39    511s] (I)       total 2D Cap : 6947334 = (3716067 H, 3231267 V)
[10/29 17:26:39    511s] (I)       ============  Phase 1a Route ============
[10/29 17:26:39    511s] (I)       Phase 1a runs 0.00 seconds
[10/29 17:26:39    511s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[10/29 17:26:39    511s] (I)       Usage: 1112 = (1089 H, 23 V) = (0.03% H, 0.00% V) = (1.777e+04um H, 3.754e+02um V)
[10/29 17:26:39    511s] (I)       
[10/29 17:26:39    511s] (I)       ============  Phase 1b Route ============
[10/29 17:26:39    511s] (I)       Usage: 1112 = (1089 H, 23 V) = (0.03% H, 0.00% V) = (1.777e+04um H, 3.754e+02um V)
[10/29 17:26:39    511s] (I)       
[10/29 17:26:39    511s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[10/29 17:26:39    511s] 
[10/29 17:26:39    511s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[10/29 17:26:39    511s] Finished Early Global Route rough congestion estimation: mem = 2631.7M
[10/29 17:26:39    511s] earlyGlobalRoute rough estimation gcell size 6 row height
[10/29 17:26:39    511s] OPERPROF: Starting CDPad at level 1, MEM:2631.7M
[10/29 17:26:42    514s] CDPadU 0.000 -> 0.000
[10/29 17:26:42    514s] OPERPROF: Finished CDPad at level 1, CPU:2.677, REAL:2.698, MEM:2631.7M
[10/29 17:26:42    514s] no activity file in design. spp won't run.
[10/29 17:26:42    514s] NP #FI/FS/SF FL/PI: 399399/0/0 77/0
[10/29 17:26:42    514s] no activity file in design. spp won't run.
[10/29 17:26:46    518s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[10/29 17:26:46    518s] No instances found in the vector
[10/29 17:26:46    518s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2695.7M, DRC: 0)
[10/29 17:26:46    518s] 0 (out of 0) MH cells were successfully legalized.
[10/29 17:26:47    519s] no activity file in design. spp won't run.
[10/29 17:26:47    519s] NP #FI/FS/SF FL/PI: 399399/0/0 77/0
[10/29 17:26:47    519s] no activity file in design. spp won't run.
[10/29 17:26:52    524s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[10/29 17:26:52    524s] No instances found in the vector
[10/29 17:26:52    524s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2951.7M, DRC: 0)
[10/29 17:26:52    524s] 0 (out of 0) MH cells were successfully legalized.
[10/29 17:26:53    525s] Iteration 11: Total net bbox = 1.810e+04 (1.76e+04 4.76e+02)
[10/29 17:26:53    525s]               Est.  stn bbox = 2.021e+04 (1.97e+04 5.24e+02)
[10/29 17:26:53    525s]               cpu = 0:00:01.1 real = 0:00:01.0 mem = 2728.2M
[10/29 17:26:53    525s] no activity file in design. spp won't run.
[10/29 17:26:53    525s] NP #FI/FS/SF FL/PI: 399399/0/0 77/0
[10/29 17:26:53    525s] no activity file in design. spp won't run.
[10/29 17:26:57    529s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[10/29 17:26:57    529s] No instances found in the vector
[10/29 17:26:57    529s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2952.2M, DRC: 0)
[10/29 17:26:57    529s] 0 (out of 0) MH cells were successfully legalized.
[10/29 17:26:59    531s] Iteration 12: Total net bbox = 1.818e+04 (1.77e+04 5.24e+02)
[10/29 17:26:59    531s]               Est.  stn bbox = 2.030e+04 (1.97e+04 5.73e+02)
[10/29 17:26:59    531s]               cpu = 0:00:01.7 real = 0:00:02.0 mem = 2796.2M
[10/29 17:26:59    531s] Starting Early Global Route rough congestion estimation: mem = 2764.2M
[10/29 17:26:59    531s] (I)       Reading DB...
[10/29 17:26:59    531s] (I)       Read data from FE... (mem=2764.2M)
[10/29 17:26:59    531s] (I)       Read nodes and places... (mem=2764.2M)
[10/29 17:26:59    532s] (I)       Done Read nodes and places (cpu=0.652s, mem=2764.2M)
[10/29 17:26:59    532s] (I)       Read nets... (mem=2764.2M)
[10/29 17:26:59    532s] (I)       Done Read nets (cpu=0.000s, mem=2764.2M)
[10/29 17:26:59    532s] (I)       Done Read data from FE (cpu=0.652s, mem=2764.2M)
[10/29 17:26:59    532s] (I)       before initializing RouteDB syMemory usage = 2764.2 MB
[10/29 17:26:59    532s] (I)       congestionReportName   : 
[10/29 17:26:59    532s] (I)       layerRangeFor2DCongestion : 
[10/29 17:26:59    532s] (I)       buildTerm2TermWires    : 1
[10/29 17:26:59    532s] (I)       doTrackAssignment      : 1
[10/29 17:26:59    532s] (I)       dumpBookshelfFiles     : 0
[10/29 17:26:59    532s] (I)       numThreads             : 4
[10/29 17:26:59    532s] (I)       bufferingAwareRouting  : false
[10/29 17:26:59    532s] [NR-eGR] honorMsvRouteConstraint: false
[10/29 17:26:59    532s] (I)       honorPin               : false
[10/29 17:26:59    532s] (I)       honorPinGuide          : true
[10/29 17:26:59    532s] (I)       honorPartition         : false
[10/29 17:26:59    532s] (I)       honorPartitionAllowFeedthru: false
[10/29 17:26:59    532s] (I)       allowPartitionCrossover: false
[10/29 17:26:59    532s] (I)       honorSingleEntry       : true
[10/29 17:26:59    532s] (I)       honorSingleEntryStrong : true
[10/29 17:26:59    532s] (I)       handleViaSpacingRule   : false
[10/29 17:26:59    532s] (I)       handleEolSpacingRule   : false
[10/29 17:26:59    532s] (I)       PDConstraint           : none
[10/29 17:26:59    532s] (I)       expBetterNDRHandling   : false
[10/29 17:26:59    532s] [NR-eGR] honorClockSpecNDR      : 0
[10/29 17:26:59    532s] (I)       routingEffortLevel     : 3
[10/29 17:26:59    532s] (I)       effortLevel            : standard
[10/29 17:26:59    532s] [NR-eGR] minRouteLayer          : 2
[10/29 17:26:59    532s] [NR-eGR] maxRouteLayer          : 127
[10/29 17:26:59    532s] (I)       relaxedTopLayerCeiling : 127
[10/29 17:26:59    532s] (I)       relaxedBottomLayerFloor: 2
[10/29 17:26:59    532s] (I)       numRowsPerGCell        : 1
[10/29 17:26:59    532s] (I)       speedUpLargeDesign     : 0
[10/29 17:26:59    532s] (I)       multiThreadingTA       : 1
[10/29 17:26:59    532s] (I)       optimizationMode       : false
[10/29 17:26:59    532s] (I)       routeSecondPG          : false
[10/29 17:26:59    532s] (I)       scenicRatioForLayerRelax: 0.00
[10/29 17:26:59    532s] (I)       detourLimitForLayerRelax: 0.00
[10/29 17:26:59    532s] (I)       punchThroughDistance   : 500.00
[10/29 17:26:59    532s] (I)       scenicBound            : 1.15
[10/29 17:26:59    532s] (I)       maxScenicToAvoidBlk    : 100.00
[10/29 17:26:59    532s] (I)       source-to-sink ratio   : 0.00
[10/29 17:26:59    532s] (I)       targetCongestionRatioH : 1.00
[10/29 17:26:59    532s] (I)       targetCongestionRatioV : 1.00
[10/29 17:26:59    532s] (I)       layerCongestionRatio   : 0.70
[10/29 17:26:59    532s] (I)       m1CongestionRatio      : 0.10
[10/29 17:26:59    532s] (I)       m2m3CongestionRatio    : 0.70
[10/29 17:26:59    532s] (I)       localRouteEffort       : 1.00
[10/29 17:26:59    532s] (I)       numSitesBlockedByOneVia: 8.00
[10/29 17:26:59    532s] (I)       supplyScaleFactorH     : 1.00
[10/29 17:26:59    532s] (I)       supplyScaleFactorV     : 1.00
[10/29 17:26:59    532s] (I)       highlight3DOverflowFactor: 0.00
[10/29 17:26:59    532s] (I)       routeVias              : 
[10/29 17:26:59    532s] (I)       readTROption           : true
[10/29 17:26:59    532s] (I)       extraSpacingFactor     : 1.00
[10/29 17:26:59    532s] [NR-eGR] numTracksPerClockWire  : 0
[10/29 17:26:59    532s] (I)       routeSelectedNetsOnly  : false
[10/29 17:26:59    532s] (I)       clkNetUseMaxDemand     : false
[10/29 17:26:59    532s] (I)       extraDemandForClocks   : 0
[10/29 17:26:59    532s] (I)       steinerRemoveLayers    : false
[10/29 17:26:59    532s] (I)       demoteLayerScenicScale : 1.00
[10/29 17:26:59    532s] (I)       nonpreferLayerCostScale : 100.00
[10/29 17:26:59    532s] (I)       similarTopologyRoutingFast : false
[10/29 17:26:59    532s] (I)       spanningTreeRefinement : false
[10/29 17:26:59    532s] (I)       spanningTreeRefinementAlpha : -1.00
[10/29 17:26:59    532s] (I)       starting read tracks
[10/29 17:26:59    532s] (I)       build grid graph
[10/29 17:26:59    532s] (I)       build grid graph start
[10/29 17:26:59    532s] [NR-eGR] li1 has no routable track
[10/29 17:26:59    532s] [NR-eGR] met1 has single uniform track structure
[10/29 17:26:59    532s] [NR-eGR] met2 has single uniform track structure
[10/29 17:26:59    532s] [NR-eGR] met3 has single uniform track structure
[10/29 17:26:59    532s] [NR-eGR] met4 has single uniform track structure
[10/29 17:26:59    532s] [NR-eGR] met5 has single uniform track structure
[10/29 17:26:59    532s] (I)       build grid graph end
[10/29 17:26:59    532s] (I)       merge level 0
[10/29 17:26:59    532s] (I)       numViaLayers=6
[10/29 17:26:59    532s] (I)       Reading via L1M1_PR for layer: 0 
[10/29 17:26:59    532s] (I)       Reading via M1M2_PR_M for layer: 1 
[10/29 17:26:59    532s] (I)       Reading via M2M3_PR_R for layer: 2 
[10/29 17:26:59    532s] (I)       Reading via M3M4_PR for layer: 3 
[10/29 17:26:59    532s] (I)       Reading via M4M5_PR for layer: 4 
[10/29 17:26:59    532s] (I)       end build via table
[10/29 17:27:00    532s] [NR-eGR] Read 140028 PG shapes in 0.023 seconds
[10/29 17:27:00    532s] 
[10/29 17:27:00    532s] [NR-eGR] numRoutingBlks=0 numInstBlks=799005 numPGBlocks=140028 numBumpBlks=0 numBoundaryFakeBlks=0
[10/29 17:27:00    532s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[10/29 17:27:00    532s] (I)       readDataFromPlaceDB
[10/29 17:27:00    532s] (I)       Read net information..
[10/29 17:27:00    532s] [NR-eGR] Read numTotalNets=96  numIgnoredNets=0
[10/29 17:27:00    532s] (I)       Read testcase time = 0.000 seconds
[10/29 17:27:00    532s] 
[10/29 17:27:00    532s] (I)       read default dcut vias
[10/29 17:27:00    532s] (I)       Reading via L1M1_PR for layer: 0 
[10/29 17:27:00    532s] (I)       Reading via M1M2_PR_M for layer: 1 
[10/29 17:27:00    532s] (I)       Reading via M2M3_PR_R for layer: 2 
[10/29 17:27:00    532s] (I)       Reading via M3M4_PR for layer: 3 
[10/29 17:27:00    532s] (I)       Reading via M4M5_PR for layer: 4 
[10/29 17:27:00    532s] (I)       early_global_route_priority property id does not exist.
[10/29 17:27:00    532s] (I)       build grid graph start
[10/29 17:27:00    532s] (I)       build grid graph end
[10/29 17:27:00    532s] (I)       Model blockage into capacity
[10/29 17:27:00    532s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[10/29 17:27:01    533s] (I)       Modeling time = 0.978 seconds
[10/29 17:27:01    533s] 
[10/29 17:27:01    533s] (I)       Number of ignored nets = 0
[10/29 17:27:01    533s] (I)       Number of fixed nets = 0.  Ignored: Yes
[10/29 17:27:01    533s] (I)       Number of clock nets = 1.  Ignored: No
[10/29 17:27:01    533s] (I)       Number of analog nets = 0.  Ignored: Yes
[10/29 17:27:01    533s] (I)       Number of special nets = 0.  Ignored: Yes
[10/29 17:27:01    533s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[10/29 17:27:01    533s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[10/29 17:27:01    533s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[10/29 17:27:01    533s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[10/29 17:27:01    533s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/29 17:27:01    533s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[10/29 17:27:01    533s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2764.2 MB
[10/29 17:27:01    533s] (I)       Ndr track 0 does not exist
[10/29 17:27:01    533s] (I)       Layer1  viaCost=200.00
[10/29 17:27:01    533s] (I)       Layer2  viaCost=200.00
[10/29 17:27:01    533s] (I)       Layer3  viaCost=300.00
[10/29 17:27:01    533s] (I)       Layer4  viaCost=200.00
[10/29 17:27:01    533s] (I)       Layer5  viaCost=200.00
[10/29 17:27:01    533s] (I)       ---------------------Grid Graph Info--------------------
[10/29 17:27:01    533s] (I)       Routing area        : (1840, 1840) - (4000000, 4000000)
[10/29 17:27:01    533s] (I)       Core area           : (10000, 10000) - (3990000, 3990000)
[10/29 17:27:01    533s] (I)       Site width          :   460  (dbu)
[10/29 17:27:01    533s] (I)       Row height          :  2720  (dbu)
[10/29 17:27:01    533s] (I)       GCell width         :  2720  (dbu)
[10/29 17:27:01    533s] (I)       GCell height        :  2720  (dbu)
[10/29 17:27:01    533s] (I)       Grid                :  1470  1470     6
[10/29 17:27:01    533s] (I)       Layer numbers       :     1     2     3     4     5     6
[10/29 17:27:01    533s] (I)       Vertical capacity   :     0     0  2720     0  2720     0
[10/29 17:27:01    533s] (I)       Horizontal capacity :     0  2720     0  2720     0  2720
[10/29 17:27:01    533s] (I)       Default wire width  :   170   140   140   300   300  1600
[10/29 17:27:01    533s] (I)       Default wire space  :   170   140   140   300   300  1600
[10/29 17:27:01    533s] (I)       Default wire pitch  :   340   280   280   600   600  3200
[10/29 17:27:01    533s] (I)       Default pitch size  :   340   340   460   610   690  3660
[10/29 17:27:01    533s] (I)       First track coord   :     0   310   570   410   570  2850
[10/29 17:27:01    533s] (I)       Num tracks per GCell:  8.00  8.00  5.91  4.46  3.94  0.74
[10/29 17:27:01    533s] (I)       Total num of tracks :     0 11764  8695  6557  5797  1092
[10/29 17:27:01    533s] (I)       Num of masks        :     1     1     1     1     1     1
[10/29 17:27:01    533s] (I)       Num of trim masks   :     0     0     0     0     0     0
[10/29 17:27:01    533s] (I)       --------------------------------------------------------
[10/29 17:27:01    533s] 
[10/29 17:27:01    533s] [NR-eGR] ============ Routing rule table ============
[10/29 17:27:01    533s] [NR-eGR] Rule id: 0  Nets: 96 
[10/29 17:27:01    533s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[10/29 17:27:01    533s] (I)       Pitch:  L1=340  L2=340  L3=460  L4=610  L5=690  L6=3660
[10/29 17:27:01    533s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[10/29 17:27:01    533s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[10/29 17:27:01    533s] [NR-eGR] ========================================
[10/29 17:27:01    533s] [NR-eGR] 
[10/29 17:27:01    533s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[10/29 17:27:01    533s] (I)       blocked tracks on layer2 : = 4290545 / 17293080 (24.81%)
[10/29 17:27:01    533s] (I)       blocked tracks on layer3 : = 597720 / 12781650 (4.68%)
[10/29 17:27:01    533s] (I)       blocked tracks on layer4 : = 978620 / 9638790 (10.15%)
[10/29 17:27:01    533s] (I)       blocked tracks on layer5 : = 1318500 / 8521590 (15.47%)
[10/29 17:27:01    533s] (I)       blocked tracks on layer6 : = 956645 / 1605240 (59.60%)
[10/29 17:27:01    533s] (I)       After initializing earlyGlobalRoute syMemory usage = 2764.2 MB
[10/29 17:27:01    533s] (I)       Loading and dumping file time : 1.93 seconds
[10/29 17:27:01    533s] (I)       ============= Initialization =============
[10/29 17:27:01    533s] (I)       numLocalWires=0  numGlobalNetBranches=0  numLocalNetBranches=0
[10/29 17:27:01    533s] (I)       totalPins=260  totalGlobalPin=260 (100.00%)
[10/29 17:27:01    533s] (I)       total 2D Cap : 41700467 = (22312124 H, 19388343 V)
[10/29 17:27:01    533s] (I)       ============  Phase 1a Route ============
[10/29 17:27:01    533s] (I)       Phase 1a runs 0.01 seconds
[10/29 17:27:01    533s] (I)       blkAvoiding Routing :  time=0.06  numBlkSegs=3
[10/29 17:27:01    533s] (I)       Usage: 6786 = (6566 H, 220 V) = (0.03% H, 0.00% V) = (1.786e+04um H, 5.984e+02um V)
[10/29 17:27:01    533s] (I)       
[10/29 17:27:01    533s] (I)       ============  Phase 1b Route ============
[10/29 17:27:01    533s] (I)       Phase 1b runs 0.01 seconds
[10/29 17:27:01    533s] (I)       Usage: 6792 = (6566 H, 226 V) = (0.03% H, 0.00% V) = (1.786e+04um H, 6.147e+02um V)
[10/29 17:27:01    533s] (I)       
[10/29 17:27:01    533s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[10/29 17:27:01    533s] 
[10/29 17:27:01    533s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[10/29 17:27:01    533s] Finished Early Global Route rough congestion estimation: mem = 2764.2M
[10/29 17:27:01    533s] earlyGlobalRoute rough estimation gcell size 1 row height
[10/29 17:27:01    533s] OPERPROF: Starting CDPad at level 1, MEM:2764.2M
[10/29 17:28:12    604s] CDPadU 0.000 -> 0.000
[10/29 17:28:12    604s] OPERPROF: Finished CDPad at level 1, CPU:70.367, REAL:70.791, MEM:2886.8M
[10/29 17:28:12    604s] no activity file in design. spp won't run.
[10/29 17:28:12    604s] NP #FI/FS/SF FL/PI: 399399/0/0 77/0
[10/29 17:28:12    604s] no activity file in design. spp won't run.
[10/29 17:28:16    608s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[10/29 17:28:16    608s] No instances found in the vector
[10/29 17:28:16    608s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3142.8M, DRC: 0)
[10/29 17:28:16    608s] 0 (out of 0) MH cells were successfully legalized.
[10/29 17:28:18    610s] no activity file in design. spp won't run.
[10/29 17:28:18    610s] NP #FI/FS/SF FL/PI: 399399/0/0 77/0
[10/29 17:28:18    610s] no activity file in design. spp won't run.
[10/29 17:28:22    614s] Legalizing MH Cells... 0 / 0 / 0 (level 11)
[10/29 17:28:22    614s] No instances found in the vector
[10/29 17:28:22    614s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3142.8M, DRC: 0)
[10/29 17:28:22    614s] 0 (out of 0) MH cells were successfully legalized.
[10/29 17:28:26    621s] Iteration 13: Total net bbox = 1.831e+04 (1.77e+04 6.26e+02)
[10/29 17:28:26    621s]               Est.  stn bbox = 2.043e+04 (1.98e+04 6.81e+02)
[10/29 17:28:26    621s]               cpu = 0:00:06.5 real = 0:00:04.0 mem = 2939.1M
[10/29 17:28:27    621s] no activity file in design. spp won't run.
[10/29 17:28:27    621s] NP #FI/FS/SF FL/PI: 399399/0/0 77/0
[10/29 17:28:27    621s] no activity file in design. spp won't run.
[10/29 17:28:31    625s] Legalizing MH Cells... 0 / 0 / 0 (level 12)
[10/29 17:28:31    625s] No instances found in the vector
[10/29 17:28:31    625s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3155.1M, DRC: 0)
[10/29 17:28:31    625s] 0 (out of 0) MH cells were successfully legalized.
[10/29 17:28:48    655s] Iteration 14: Total net bbox = 1.839e+04 (1.77e+04 6.40e+02)
[10/29 17:28:48    655s]               Est.  stn bbox = 2.051e+04 (1.98e+04 6.97e+02)
[10/29 17:28:48    655s]               cpu = 0:00:30.2 real = 0:00:17.0 mem = 3059.2M
[10/29 17:28:48    656s] no activity file in design. spp won't run.
[10/29 17:28:48    656s] 0 delay mode for cte disabled.
[10/29 17:28:48    656s] *** Free Virtual Timing Model ...(mem=2979.2M)
[10/29 17:28:48    656s] SKP cleared!
[10/29 17:28:48    656s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:2931.2M
[10/29 17:28:49    656s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.453, REAL:0.456, MEM:2931.2M
[10/29 17:28:49    656s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2931.2M
[10/29 17:28:49    656s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.061, REAL:0.062, MEM:2931.2M
[10/29 17:28:50    657s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2931.2M
[10/29 17:28:50    657s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2931.2M
[10/29 17:28:50    657s] CongRepair sets shifter mode to gplace
[10/29 17:28:50    657s] 
[10/29 17:28:50    657s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2931.2M
[10/29 17:28:50    657s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2931.2M
[10/29 17:28:50    657s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2931.2M
[10/29 17:28:50    657s] #spOpts: N=130 minPadR=1.1 mergeVia=F cut2cut 
[10/29 17:28:50    657s] OPERPROF:       Starting SiteArrayInit at level 4, MEM:2931.2M
[10/29 17:28:50    657s] OPERPROF:         Starting spIGRtCostMap_init at level 5, MEM:2931.2M
[10/29 17:28:50    657s] OPERPROF:         Finished spIGRtCostMap_init at level 5, CPU:0.000, REAL:0.000, MEM:2931.2M
[10/29 17:28:50    657s] OPERPROF:         Starting SiteArrayMainInit_V17 at level 5, MEM:2931.2M
[10/29 17:28:50    657s] OPERPROF:           Starting SiteArrayFPInit_V17 at level 6, MEM:2931.2M
[10/29 17:28:50    657s] Core basic site is unithd
[10/29 17:28:50    657s] OPERPROF:             Starting Placement-Init-Site-Array-V17 at level 7, MEM:2931.2M
[10/29 17:28:50    657s] SiteArray: one-level site array dimensions = 1463 x 8652
[10/29 17:28:50    657s] SiteArray: use 50,631,504 bytes
[10/29 17:28:50    657s] SiteArray: current memory after site array memory allocatiion 2931.2M
[10/29 17:28:50    657s] SiteArray: FP blocked sites are writable
[10/29 17:28:50    657s] OPERPROF:               Starting SiteArray/Init-VDDOnBottom at level 8, MEM:2931.2M
[10/29 17:28:50    657s] OPERPROF:               Finished SiteArray/Init-VDDOnBottom at level 8, CPU:0.000, REAL:0.000, MEM:2931.2M
[10/29 17:28:50    657s] OPERPROF:               Starting InitTechSitePattern at level 8, MEM:2931.2M
[10/29 17:28:50    657s] OPERPROF:               Finished InitTechSitePattern at level 8, CPU:0.158, REAL:0.159, MEM:2931.2M
[10/29 17:28:50    657s] OPERPROF:               Starting SiteArr/FP-Init-2 at level 8, MEM:2931.2M
[10/29 17:28:50    657s] OPERPROF:               Finished SiteArr/FP-Init-2 at level 8, CPU:0.000, REAL:0.000, MEM:2931.2M
[10/29 17:28:50    657s] OPERPROF:               Starting SiteArr/FP-Blockage at level 8, MEM:2931.2M
[10/29 17:28:50    657s] OPERPROF:               Finished SiteArr/FP-Blockage at level 8, CPU:0.000, REAL:0.000, MEM:2931.2M
[10/29 17:28:50    657s] OPERPROF:             Finished Placement-Init-Site-Array-V17 at level 7, CPU:0.213, REAL:0.215, MEM:2931.2M
[10/29 17:28:50    657s] OPERPROF:             Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 7, MEM:2931.2M
[10/29 17:28:50    657s] OPERPROF:             Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 7, CPU:0.000, REAL:0.001, MEM:2931.2M
[10/29 17:28:50    657s] OPERPROF:             Starting Placement-Build-Follow-Pin at level 7, MEM:2931.2M
[10/29 17:28:50    657s] OPERPROF:               Starting RoutingBlockageAnalysis at level 8, MEM:2931.2M
[10/29 17:28:50    657s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[10/29 17:28:50    657s] Mark StBox On SiteArr starts
[10/29 17:28:50    658s] Mark StBox On SiteArr ends
[10/29 17:28:50    658s] OPERPROF:               Finished RoutingBlockageAnalysis at level 8, CPU:0.340, REAL:0.128, MEM:2044.8M
[10/29 17:28:50    658s] OPERPROF:             Finished Placement-Build-Follow-Pin at level 7, CPU:0.347, REAL:0.135, MEM:2044.8M
[10/29 17:28:50    658s] OPERPROF:             Starting SiteArary/SetupFPBlocked at level 7, MEM:2044.8M
[10/29 17:28:50    658s] OPERPROF:             Finished SiteArary/SetupFPBlocked at level 7, CPU:0.030, REAL:0.031, MEM:2044.8M
[10/29 17:28:50    658s] OPERPROF:           Finished SiteArrayFPInit_V17 at level 6, CPU:0.698, REAL:0.490, MEM:2044.8M
[10/29 17:28:50    658s] OPERPROF:           Starting SiteArrayInitPartitionBorders at level 6, MEM:2044.8M
[10/29 17:28:50    658s] OPERPROF:           Finished SiteArrayInitPartitionBorders at level 6, CPU:0.010, REAL:0.010, MEM:2044.8M
[10/29 17:28:50    658s] OPERPROF:           Starting InitBlockedSiteAsBlockedInst at level 6, MEM:2044.8M
[10/29 17:28:50    658s] OPERPROF:           Finished InitBlockedSiteAsBlockedInst at level 6, CPU:0.036, REAL:0.036, MEM:2044.8M
[10/29 17:28:50    658s] OPERPROF:           Starting SiteArrayMarkPreplaceInsts at level 6, MEM:2044.8M
[10/29 17:28:52    659s] OPERPROF:           Finished SiteArrayMarkPreplaceInsts at level 6, CPU:1.395, REAL:1.408, MEM:2044.8M
[10/29 17:28:52    659s] OPERPROF:           Starting CMU at level 6, MEM:2044.8M
[10/29 17:28:52    659s] OPERPROF:           Finished CMU at level 6, CPU:0.023, REAL:0.023, MEM:2044.8M
[10/29 17:28:52    659s] OPERPROF:         Finished SiteArrayMainInit_V17 at level 5, CPU:2.404, REAL:2.212, MEM:2044.8M
[10/29 17:28:52    659s] OPERPROF:       Finished SiteArrayInit at level 4, CPU:2.404, REAL:2.212, MEM:2044.8M
[10/29 17:28:52    659s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2044.8M
[10/29 17:28:52    659s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2044.8M
[10/29 17:28:52    659s] OPERPROF:       Starting PlacementInitFenceForDPlace at level 4, MEM:2044.8M
[10/29 17:28:52    659s] OPERPROF:         Starting SiteArrayInitFenceEdgeBit at level 5, MEM:2044.8M
[10/29 17:28:52    659s] OPERPROF:         Finished SiteArrayInitFenceEdgeBit at level 5, CPU:0.000, REAL:0.000, MEM:2044.8M
[10/29 17:28:52    659s] OPERPROF:         Starting SiteArrayInitObstEdgeBit at level 5, MEM:2044.8M
[10/29 17:28:52    660s] OPERPROF:         Finished SiteArrayInitObstEdgeBit at level 5, CPU:0.175, REAL:0.177, MEM:2044.8M
[10/29 17:28:52    660s] OPERPROF:       Finished PlacementInitFenceForDPlace at level 4, CPU:0.200, REAL:0.201, MEM:2044.8M
[10/29 17:28:52    660s] [CPU] DPlace-Init (cpu=0:00:03.0, real=0:00:02.0, mem=2044.8MB).
[10/29 17:28:52    660s] OPERPROF:     Finished DPlace-Init at level 3, CPU:2.973, REAL:2.785, MEM:2044.8M
[10/29 17:28:52    660s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:2.973, REAL:2.785, MEM:2044.8M
[10/29 17:28:52    660s] OPERPROF:   Starting RefinePlace at level 2, MEM:2044.8M
[10/29 17:28:52    660s] *** Starting place_detail (0:11:00 mem=2044.8M) ***
[10/29 17:28:52    660s] Total net bbox length = 1.854e+04 (1.791e+04 6.306e+02) (ext = 1.119e+04)
[10/29 17:28:53    660s] Starting level-shifter placement with spgOption.shifterMode = (2)gplace
[10/29 17:28:53    661s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/29 17:28:53    661s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2044.8M
[10/29 17:28:53    661s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.036, REAL:0.036, MEM:2044.8M
[10/29 17:28:53    661s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2044.8M
[10/29 17:28:53    661s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.035, REAL:0.036, MEM:2044.8M
[10/29 17:28:53    661s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2044.8M
[10/29 17:28:53    661s] Starting refinePlace ...
[10/29 17:28:54    662s]   Spread Effort: high, pre-route mode, useDDP on.
[10/29 17:28:54    662s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.8, real=0:00:01.0, mem=2092.9MB) @(0:11:01 - 0:11:02).
[10/29 17:28:54    662s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/29 17:28:54    662s] wireLenOptFixPriorityInst 0 inst fixed
[10/29 17:28:54    662s] tweakage running in 4 threads.
[10/29 17:28:54    662s] Placement tweakage begins.
[10/29 17:28:55    662s] wire length = 1.876e+04
[10/29 17:28:55    662s] wire length = 1.846e+04
[10/29 17:28:55    662s] Placement tweakage ends.
[10/29 17:28:55    662s] Move report: tweak moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/29 17:28:55    662s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.5, real=0:00:01.0, mem=2129.5MB) @(0:11:02 - 0:11:03).
[10/29 17:28:55    662s] 
[10/29 17:28:55    662s] Running Spiral MT with 4 threads  fetchWidth=1024 
[10/29 17:28:55    662s] Move report: legalization moves 77 insts, mean move: 1.46 um, max move: 5.70 um
[10/29 17:28:55    662s] 	Max move on inst (add0/g830__5122): (2542.70, 20.24) --> (2539.08, 18.16)
[10/29 17:28:55    662s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2129.5MB) @(0:11:03 - 0:11:03).
[10/29 17:28:55    662s] Move report: Detail placement moves 77 insts, mean move: 1.46 um, max move: 5.70 um
[10/29 17:28:55    662s] 	Max move on inst (add0/g830__5122): (2542.70, 20.24) --> (2539.08, 18.16)
[10/29 17:28:55    662s] 	Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 2129.5MB
[10/29 17:28:55    662s] Statistics of distance of Instance movement in refine placement:
[10/29 17:28:55    662s]   maximum (X+Y) =         5.70 um
[10/29 17:28:55    662s]   inst (add0/g830__5122) with max move: (2542.7, 20.239) -> (2539.08, 18.16)
[10/29 17:28:55    662s]   mean    (X+Y) =         1.46 um
[10/29 17:28:55    662s] Summary Report:
[10/29 17:28:55    662s] Instances move: 77 (out of 77 movable)
[10/29 17:28:55    662s] Instances flipped: 0
[10/29 17:28:55    662s] Mean displacement: 1.46 um
[10/29 17:28:55    662s] Max displacement: 5.70 um (Instance: add0/g830__5122) (2542.7, 20.239) -> (2539.08, 18.16)
[10/29 17:28:55    662s] Total instances moved : 77
[10/29 17:28:55    662s] 	Length: 16 sites, height: 1 rows, site name: unithd, cell type: sky130_fd_sc_hd__fa_1
[10/29 17:28:55    662s] 	Violation at original loc: Placement Blockage Violation
[10/29 17:28:55    662s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.741, REAL:1.756, MEM:2129.5M
[10/29 17:28:55    662s] Total net bbox length = 1.820e+04 (1.761e+04 5.954e+02) (ext = 1.118e+04)
[10/29 17:28:55    662s] Runtime: CPU: 0:00:02.7 REAL: 0:00:03.0 MEM: 2129.5MB
[10/29 17:28:55    662s] [CPU] RefinePlace/total (cpu=0:00:02.7, real=0:00:03.0, mem=2129.5MB) @(0:11:00 - 0:11:03).
[10/29 17:28:55    662s] *** Finished place_detail (0:11:03 mem=2129.5M) ***
[10/29 17:28:55    662s] OPERPROF:   Finished RefinePlace at level 2, CPU:2.747, REAL:2.770, MEM:2129.5M
[10/29 17:28:55    662s] OPERPROF:   Starting PlacementCleanupFence at level 2, MEM:2129.5M
[10/29 17:28:55    663s] OPERPROF:   Finished PlacementCleanupFence at level 2, CPU:0.024, REAL:0.025, MEM:2129.5M
[10/29 17:28:55    663s] OPERPROF:   Starting spFreeFakeNetlist at level 2, MEM:2129.5M
[10/29 17:28:55    663s] OPERPROF:   Finished spFreeFakeNetlist at level 2, CPU:0.000, REAL:0.000, MEM:2129.5M
[10/29 17:28:55    663s] OPERPROF: Finished RefinePlace2 at level 1, CPU:5.833, REAL:5.671, MEM:2129.5M
[10/29 17:28:55    663s] Starting Early Global Route congestion estimation: mem = 2129.5M
[10/29 17:28:55    663s] (I)       Reading DB...
[10/29 17:28:55    663s] (I)       Read data from FE... (mem=2129.5M)
[10/29 17:28:55    663s] (I)       Read nodes and places... (mem=2129.5M)
[10/29 17:28:56    663s] (I)       Done Read nodes and places (cpu=0.659s, mem=2231.5M)
[10/29 17:28:56    663s] (I)       Read nets... (mem=2231.5M)
[10/29 17:28:56    663s] (I)       Done Read nets (cpu=0.000s, mem=2231.5M)
[10/29 17:28:56    663s] (I)       Done Read data from FE (cpu=0.659s, mem=2231.5M)
[10/29 17:28:56    663s] (I)       before initializing RouteDB syMemory usage = 2231.5 MB
[10/29 17:28:56    663s] (I)       congestionReportName   : 
[10/29 17:28:56    663s] (I)       layerRangeFor2DCongestion : 
[10/29 17:28:56    663s] (I)       buildTerm2TermWires    : 1
[10/29 17:28:56    663s] (I)       doTrackAssignment      : 1
[10/29 17:28:56    663s] (I)       dumpBookshelfFiles     : 0
[10/29 17:28:56    663s] (I)       numThreads             : 4
[10/29 17:28:56    663s] (I)       bufferingAwareRouting  : false
[10/29 17:28:56    663s] (I)       honorPin               : false
[10/29 17:28:56    663s] (I)       honorPinGuide          : true
[10/29 17:28:56    663s] (I)       honorPartition         : false
[10/29 17:28:56    663s] (I)       honorPartitionAllowFeedthru: false
[10/29 17:28:56    663s] [NR-eGR] honorMsvRouteConstraint: false
[10/29 17:28:56    663s] (I)       allowPartitionCrossover: false
[10/29 17:28:56    663s] (I)       honorSingleEntry       : true
[10/29 17:28:56    663s] (I)       honorSingleEntryStrong : true
[10/29 17:28:56    663s] (I)       handleViaSpacingRule   : false
[10/29 17:28:56    663s] (I)       handleEolSpacingRule   : false
[10/29 17:28:56    663s] (I)       PDConstraint           : none
[10/29 17:28:56    663s] (I)       expBetterNDRHandling   : false
[10/29 17:28:56    663s] (I)       routingEffortLevel     : 3
[10/29 17:28:56    663s] (I)       [10/29 17:28:56    663s] [NR-eGR] honorClockSpecNDR      : 0
effortLevel            : standard
[10/29 17:28:56    663s] (I)       relaxedTopLayerCeiling : 127
[10/29 17:28:56    663s] (I)       [10/29 17:28:56    663s] [NR-eGR] minRouteLayer          : 2
[10/29 17:28:56    663s] [NR-eGR] maxRouteLayer          : 127
relaxedBottomLayerFloor: 2
[10/29 17:28:56    663s] (I)       numRowsPerGCell        : 1
[10/29 17:28:56    663s] (I)       speedUpLargeDesign     : 0
[10/29 17:28:56    663s] (I)       multiThreadingTA       : 1
[10/29 17:28:56    663s] (I)       optimizationMode       : false
[10/29 17:28:56    663s] (I)       routeSecondPG          : false
[10/29 17:28:56    663s] (I)       scenicRatioForLayerRelax: 0.00
[10/29 17:28:56    663s] (I)       detourLimitForLayerRelax: 0.00
[10/29 17:28:56    663s] (I)       punchThroughDistance   : 500.00
[10/29 17:28:56    663s] (I)       scenicBound            : 1.15
[10/29 17:28:56    663s] (I)       maxScenicToAvoidBlk    : 100.00
[10/29 17:28:56    663s] (I)       source-to-sink ratio   : 0.00
[10/29 17:28:56    663s] (I)       targetCongestionRatioH : 1.00
[10/29 17:28:56    663s] (I)       targetCongestionRatioV : 1.00
[10/29 17:28:56    663s] (I)       layerCongestionRatio   : 0.70
[10/29 17:28:56    663s] (I)       m1CongestionRatio      : 0.10
[10/29 17:28:56    663s] (I)       m2m3CongestionRatio    : 0.70
[10/29 17:28:56    663s] (I)       localRouteEffort       : 1.00
[10/29 17:28:56    663s] (I)       numSitesBlockedByOneVia: 8.00
[10/29 17:28:56    663s] (I)       supplyScaleFactorH     : 1.00
[10/29 17:28:56    663s] (I)       supplyScaleFactorV     : 1.00
[10/29 17:28:56    663s] (I)       highlight3DOverflowFactor: 0.00
[10/29 17:28:56    663s] (I)       routeVias              : 
[10/29 17:28:56    663s] (I)       readTROption           : true
[10/29 17:28:56    663s] (I)       extraSpacingFactor     : 1.00
[10/29 17:28:56    663s] (I)       routeSelectedNetsOnly  : false
[10/29 17:28:56    663s] (I)       clkNetUseMaxDemand     : false
[10/29 17:28:56    663s] (I)       extraDemandForClocks   : 0
[10/29 17:28:56    663s] (I)       steinerRemoveLayers    : false
[10/29 17:28:56    663s] (I)       demoteLayerScenicScale : 1.00
[10/29 17:28:56    663s] [NR-eGR] numTracksPerClockWire  : 0
[10/29 17:28:56    663s] (I)       nonpreferLayerCostScale : 100.00
[10/29 17:28:56    663s] (I)       similarTopologyRoutingFast : false
[10/29 17:28:56    663s] (I)       spanningTreeRefinement : false
[10/29 17:28:56    663s] (I)       spanningTreeRefinementAlpha : -1.00
[10/29 17:28:56    663s] (I)       starting read tracks
[10/29 17:28:56    663s] (I)       build grid graph
[10/29 17:28:56    663s] (I)       build grid graph start
[10/29 17:28:56    663s] (I)       build grid graph end
[10/29 17:28:56    663s] (I)       merge level 0
[10/29 17:28:56    663s] (I)       [10/29 17:28:56    663s] [NR-eGR] li1 has no routable track
[10/29 17:28:56    663s] [NR-eGR] met1 has single uniform track structure
[10/29 17:28:56    663s] [NR-eGR] met2 has single uniform track structure
[10/29 17:28:56    663s] [NR-eGR] met3 has single uniform track structure
[10/29 17:28:56    663s] [NR-eGR] met4 has single uniform track structure
[10/29 17:28:56    663s] [NR-eGR] met5 has single uniform track structure
numViaLayers=6
[10/29 17:28:56    663s] (I)       Reading via L1M1_PR for layer: 0 
[10/29 17:28:56    663s] (I)       Reading via M1M2_PR_M for layer: 1 
[10/29 17:28:56    663s] (I)       Reading via M2M3_PR_R for layer: 2 
[10/29 17:28:56    663s] (I)       Reading via M3M4_PR for layer: 3 
[10/29 17:28:56    663s] (I)       Reading via M4M5_PR for layer: 4 
[10/29 17:28:56    663s] (I)       end build via table
[10/29 17:28:56    663s] [NR-eGR] Read 140028 PG shapes in 0.022 seconds
[10/29 17:28:56    663s] 
[10/29 17:28:56    663s] [NR-eGR] numRoutingBlks=0 numInstBlks=799005 numPGBlocks=140028 numBumpBlks=0 numBoundaryFakeBlks=0
[10/29 17:28:56    663s] (I)       readDataFromPlaceDB
[10/29 17:28:56    663s] (I)       Read net information..
[10/29 17:28:56    663s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[10/29 17:28:56    663s] (I)       Read testcase time = 0.000 seconds
[10/29 17:28:56    663s] 
[10/29 17:28:56    663s] (I)       read default dcut vias
[10/29 17:28:56    663s] [NR-eGR] Read numTotalNets=96  numIgnoredNets=0
[10/29 17:28:56    663s] (I)       Reading via L1M1_PR for layer: 0 
[10/29 17:28:56    663s] (I)       Reading via M1M2_PR_M for layer: 1 
[10/29 17:28:56    663s] (I)       Reading via M2M3_PR_R for layer: 2 
[10/29 17:28:56    663s] (I)       Reading via M3M4_PR for layer: 3 
[10/29 17:28:56    663s] (I)       Reading via M4M5_PR for layer: 4 
[10/29 17:28:56    663s] (I)       early_global_route_priority property id does not exist.
[10/29 17:28:56    663s] (I)       build grid graph start
[10/29 17:28:56    663s] (I)       build grid graph end
[10/29 17:28:56    663s] (I)       Model blockage into capacity
[10/29 17:28:56    663s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[10/29 17:28:57    664s] (I)       Modeling time = 0.892 seconds
[10/29 17:28:57    664s] 
[10/29 17:28:57    664s] (I)       Number of ignored nets = 0
[10/29 17:28:57    664s] (I)       Number of fixed nets = 0.  Ignored: Yes
[10/29 17:28:57    664s] (I)       Number of clock nets = 1.  Ignored: No
[10/29 17:28:57    664s] (I)       Number of analog nets = 0.  Ignored: Yes
[10/29 17:28:57    664s] (I)       Number of special nets = 0.  Ignored: Yes
[10/29 17:28:57    664s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[10/29 17:28:57    664s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[10/29 17:28:57    664s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[10/29 17:28:57    664s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[10/29 17:28:57    664s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/29 17:28:57    664s] (I)       [10/29 17:28:57    664s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
Before initializing earlyGlobalRoute syMemory usage = 2231.5 MB
[10/29 17:28:57    664s] (I)       Ndr track 0 does not exist
[10/29 17:28:57    664s] (I)       Layer1  viaCost=200.00
[10/29 17:28:57    664s] (I)       Layer2  viaCost=200.00
[10/29 17:28:57    664s] (I)       Layer3  viaCost=300.00
[10/29 17:28:57    664s] (I)       Layer4  viaCost=200.00
[10/29 17:28:57    664s] (I)       Layer5  viaCost=200.00
[10/29 17:28:57    664s] (I)       ---------------------Grid Graph Info--------------------
[10/29 17:28:57    664s] (I)       Routing area        : (1840, 1840) - (4000000, 4000000)
[10/29 17:28:57    664s] (I)       Core area           : (10000, 10000) - (3990000, 3990000)
[10/29 17:28:57    664s] (I)       Site width          :   460  (dbu)
[10/29 17:28:57    664s] (I)       Row height          :  2720  (dbu)
[10/29 17:28:57    664s] (I)       GCell width         :  2720  (dbu)
[10/29 17:28:57    664s] (I)       GCell height        :  2720  (dbu)
[10/29 17:28:57    664s] (I)       Grid                :  1470  1470     6
[10/29 17:28:57    664s] (I)       Layer numbers       :     1     2     3     4     5     6
[10/29 17:28:57    664s] (I)       Vertical capacity   :     0     0  2720     0  2720     0
[10/29 17:28:57    664s] (I)       Horizontal capacity :     0  2720     0  2720     0  2720
[10/29 17:28:57    664s] (I)       Default wire width  :   170   140   140   300   300  1600
[10/29 17:28:57    664s] (I)       Default wire space  :   170   140   140   300   300  1600
[10/29 17:28:57    664s] (I)       Default wire pitch  :   340   280   280   600   600  3200
[10/29 17:28:57    664s] (I)       Default pitch size  :   340   340   460   610   690  3660
[10/29 17:28:57    664s] (I)       First track coord   :     0   310   570   410   570  2850
[10/29 17:28:57    664s] (I)       Num tracks per GCell:  8.00  8.00  5.91  4.46  3.94  0.74
[10/29 17:28:57    664s] (I)       Total num of tracks :     0 11764  8695  6557  5797  1092
[10/29 17:28:57    664s] (I)       Num of masks        :     1     1     1     1     1     1
[10/29 17:28:57    664s] (I)       Num of trim masks   :     0     0     0     0     0     0
[10/29 17:28:57    664s] (I)       --------------------------------------------------------
[10/29 17:28:57    664s] 
[10/29 17:28:57    664s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[10/29 17:28:57    664s] (I)       Pitch:  L1=340  L2=340[10/29 17:28:57    664s] [NR-eGR] ============ Routing rule table ============
[10/29 17:28:57    664s] [NR-eGR] Rule id: 0  Nets: 96 
  L3=460  L4=610  L5=690  L6=3660
[10/29 17:28:57    664s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[10/29 17:28:57    664s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[10/29 17:28:57    664s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[10/29 17:28:57    664s] [NR-eGR] ========================================
[10/29 17:28:57    664s] [NR-eGR] 
[10/29 17:28:57    664s] (I)       blocked tracks on layer2 : = 4289792 / 17293080 (24.81%)
[10/29 17:28:57    664s] (I)       blocked tracks on layer3 : = 597720 / 12781650 (4.68%)
[10/29 17:28:57    664s] (I)       blocked tracks on layer4 : = 978620 / 9638790 (10.15%)
[10/29 17:28:57    664s] (I)       blocked tracks on layer5 : = 1318500 / 8521590 (15.47%)
[10/29 17:28:57    664s] (I)       blocked tracks on layer6 : = 956645 / 1605240 (59.60%)
[10/29 17:28:57    664s] (I)       After initializing earlyGlobalRoute syMemory usage = 2318.1 MB
[10/29 17:28:57    664s] (I)       Loading and dumping file time : 1.93 seconds
[10/29 17:28:57    665s] (I)       ============= Initialization =============
[10/29 17:28:57    665s] (I)       totalPins=260  totalGlobalPin=260 (100.00%)
[10/29 17:28:57    665s] (I)       total 2D Cap : 41701151 = (22312808 H, 19388343 V)
[10/29 17:28:57    665s] (I)       ============  Phase 1a Route ============
[10/29 17:28:57    665s] [NR-eGR] Layer group 1: route 96 net(s) in layer range [2, 6]
[10/29 17:28:57    665s] (I)       Phase 1a runs 0.01 seconds
[10/29 17:28:57    665s] (I)       Usage: 6735 = (6482 H, 253 V) = (0.03% H, 0.00% V) = (1.763e+04um H, 6.882e+02um V)
[10/29 17:28:57    665s] (I)       
[10/29 17:28:57    665s] (I)       ============  Phase 1b Route ============
[10/29 17:28:57    665s] (I)       Usage: 6735 = (6482 H, 253 V) = (0.03% H, 0.00% V) = (1.763e+04um H, 6.882e+02um V)
[10/29 17:28:57    665s] (I)       
[10/29 17:28:57    665s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.831920e+04um
[10/29 17:28:57    665s] (I)       ============  Phase 1c Route ============
[10/29 17:28:57    665s] (I)       Usage: 6735 = (6482 H, 253 V) = (0.03% H, 0.00% V) = (1.763e+04um H, 6.882e+02um V)
[10/29 17:28:57    665s] (I)       
[10/29 17:28:57    665s] (I)       ============  Phase 1d Route ============
[10/29 17:28:57    665s] (I)       Usage: 6735 = (6482 H, 253 V) = (0.03% H, 0.00% V) = (1.763e+04um H, 6.882e+02um V)
[10/29 17:28:57    665s] (I)       
[10/29 17:28:57    665s] (I)       ============  Phase 1e Route ============
[10/29 17:28:57    665s] (I)       Phase 1e runs 0.00 seconds
[10/29 17:28:57    665s] (I)       Usage: 6735 = (6482 H, 253 V) = (0.03% H, 0.00% V) = (1.763e+04um H, 6.882e+02um V)
[10/29 17:28:57    665s] (I)       
[10/29 17:28:57    665s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.831920e+04um
[10/29 17:28:57    665s] [NR-eGR] 
[10/29 17:28:57    665s] (I)       ============  Phase 1l Route ============
[10/29 17:28:58    665s] (I)       Phase 1l runs 0.00 seconds
[10/29 17:28:58    665s] (I)       
[10/29 17:28:58    665s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[10/29 17:28:58    665s] [NR-eGR]                        OverCon            
[10/29 17:28:58    665s] [NR-eGR]                         #Gcell     %Gcell
[10/29 17:28:58    665s] [NR-eGR]       Layer                (1)    OverCon 
[10/29 17:28:58    665s] [NR-eGR] ----------------------------------------------
[10/29 17:28:58    665s] [NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[10/29 17:28:58    665s] [NR-eGR]    met1  (2)         2( 0.00%)   ( 0.00%) 
[10/29 17:28:58    665s] [NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[10/29 17:28:58    665s] [NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[10/29 17:28:58    665s] [NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[10/29 17:28:58    665s] [NR-eGR]    met5  (6)         0( 0.00%)   ( 0.00%) 
[10/29 17:28:58    665s] [NR-eGR] ----------------------------------------------
[10/29 17:28:58    665s] [NR-eGR] Total                2( 0.00%)   ( 0.00%) 
[10/29 17:28:58    665s] [NR-eGR] 
[10/29 17:28:58    665s] (I)       Total Global Routing Runtime: 0.71 seconds
[10/29 17:28:58    666s] (I)       total 2D Cap : 41701840 = (22313017 H, 19388823 V)
[10/29 17:28:59    666s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[10/29 17:28:59    666s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[10/29 17:28:59    666s] Early Global Route congestion estimation runtime: 3.28 seconds, mem = 2318.1M
[10/29 17:28:59    666s] [hotspot] +------------+---------------+---------------+
[10/29 17:28:59    666s] [hotspot] |            |   max hotspot | total hotspot |
[10/29 17:28:59    666s] [hotspot] +------------+---------------+---------------+
[10/29 17:28:59    666s] [hotspot] | normalized |          0.00 |          0.00 |
[10/29 17:28:59    666s] [hotspot] +------------+---------------+---------------+
[10/29 17:28:59    666s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[10/29 17:28:59    666s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/29 17:28:59    666s] 
[10/29 17:28:59    666s] === incrementalPlace Internal Loop 2 ===
[10/29 17:28:59    666s] Starting Early Global Route wiring: mem = 2318.1M
[10/29 17:28:59    666s] (I)       ============= track Assignment ============
[10/29 17:28:59    666s] (I)       extract Global 3D Wires
[10/29 17:28:59    666s] (I)       Extract Global WL : time=0.00
[10/29 17:28:59    666s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[10/29 17:28:59    666s] (I)       Initialization real time=0.00 seconds
[10/29 17:28:59    666s] (I)       Run Multi-thread track assignment
[10/29 17:28:59    666s] (I)       Kernel real time=0.18 seconds
[10/29 17:28:59    666s] (I)       End Greedy Track Assignment
[10/29 17:28:59    666s] [NR-eGR] --------------------------------------------------------------------------
[10/29 17:28:59    666s] [NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 216
[10/29 17:28:59    666s] [NR-eGR]   met1  (2H) length: 1.587368e+04um, number of vias: 374
[10/29 17:28:59    666s] [NR-eGR]   met2  (3V) length: 7.631100e+02um, number of vias: 27
[10/29 17:28:59    666s] [NR-eGR]   met3  (4H) length: 1.769390e+03um, number of vias: 17
[10/29 17:28:59    666s] [NR-eGR]   met4  (5V) length: 2.454000e+01um, number of vias: 0
[10/29 17:28:59    666s] [NR-eGR]   met5  (6H) length: 0.000000e+00um, number of vias: 0
[10/29 17:28:59    666s] [NR-eGR] Total length: 1.843072e+04um, number of vias: 634
[10/29 17:28:59    666s] [NR-eGR] --------------------------------------------------------------------------
[10/29 17:28:59    666s] [NR-eGR] Total eGR-routed clock nets wire length: 1.558730e+03um 
[10/29 17:28:59    666s] [NR-eGR] --------------------------------------------------------------------------
[10/29 17:28:59    666s] Early Global Route wiring runtime: 0.35 seconds, mem = 2255.0M
[10/29 17:28:59    666s] 
[10/29 17:28:59    666s] *** Finished incrementalPlace (cpu=0:04:11, real=0:03:55)***
[10/29 17:29:02    669s] Start to check current routing status for nets...
[10/29 17:29:02    669s] All nets are already routed correctly.
[10/29 17:29:02    669s] End to check current routing status for nets (mem=2255.0M)
[10/29 17:29:02    669s] Extraction called for design 'fir' of instances=399476 and nets=118 using extraction engine 'pre_route' .
[10/29 17:29:02    669s] pre_route RC Extraction called for design fir.
[10/29 17:29:02    669s] RC Extraction called in multi-corner(2) mode.
[10/29 17:29:02    669s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/29 17:29:02    669s] Type 'man IMPEXT-6197' for more detail.
[10/29 17:29:02    669s] RCMode: PreRoute
[10/29 17:29:02    669s]       RC Corner Indexes            0       1   
[10/29 17:29:02    669s] Capacitance Scaling Factor   : 1.00000 1.00000 
[10/29 17:29:02    669s] Resistance Scaling Factor    : 1.00000 1.00000 
[10/29 17:29:02    669s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[10/29 17:29:02    669s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[10/29 17:29:02    669s] Shrink Factor                : 1.00000
[10/29 17:29:02    669s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/29 17:29:02    669s] Updating RC grid for preRoute extraction ...
[10/29 17:29:02    669s] Initializing multi-corner resistance tables ...
[10/29 17:29:02    670s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 2255.000M)
[10/29 17:29:02    670s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M4M5_PR' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[10/29 17:29:02    670s] Compute RC Scale Done ...
[10/29 17:29:02    670s] **opt_design ... cpu = 0:05:19, real = 0:04:59, mem = 1499.2M, totSessionCpu=0:11:10 **
[10/29 17:29:02    670s] #################################################################################
[10/29 17:29:02    670s] # Design Stage: PreRoute
[10/29 17:29:02    670s] # Design Name: fir
[10/29 17:29:02    670s] # Design Mode: 130nm
[10/29 17:29:02    670s] # Analysis Mode: MMMC OCV 
[10/29 17:29:02    670s] # Parasitics Mode: No SPEF/RCDB
[10/29 17:29:02    670s] # Signoff Settings: SI Off 
[10/29 17:29:02    670s] #################################################################################
[10/29 17:29:02    670s] Topological Sorting (REAL = 0:00:00.0, MEM = 2125.8M, InitMEM = 2125.8M)
[10/29 17:29:02    670s] Calculate early delays in OCV mode...
[10/29 17:29:02    670s] Calculate late delays in OCV mode...
[10/29 17:29:02    670s] Start delay calculation (fullDC) (4 T). (MEM=2125.84)
[10/29 17:29:03    670s] End AAE Lib Interpolated Model. (MEM=2150.04 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 17:29:03    670s] Total number of fetched objects 96
[10/29 17:29:03    670s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[10/29 17:29:03    670s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 17:29:03    670s] End delay calculation. (MEM=2346.92 CPU=0:00:00.0 REAL=0:00:00.0)
[10/29 17:29:03    670s] End delay calculation (fullDC). (MEM=2346.92 CPU=0:00:00.2 REAL=0:00:01.0)
[10/29 17:29:03    670s] *** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 2346.9M) ***
[10/29 17:29:03    670s] *** Timing Is met
[10/29 17:29:03    670s] *** Check timing (0:00:00.0)
[10/29 17:29:03    671s] *** Timing Is met
[10/29 17:29:03    671s] *** Check timing (0:00:00.0)
[10/29 17:29:03    671s] Info: 1 clock net  excluded from IPO operation.
[10/29 17:29:03    671s] ### Creating LA Mngr. totSessionCpu=0:11:11 mem=2346.9M
[10/29 17:29:03    671s] ### Creating LA Mngr, finished. totSessionCpu=0:11:11 mem=2346.9M
[10/29 17:29:03    671s] PhyDesignGrid: maxLocalDensity 0.98
[10/29 17:29:03    671s] ### Creating PhyDesignMc. totSessionCpu=0:11:11 mem=2425.1M
[10/29 17:29:03    671s] OPERPROF: Starting DPlace-Init at level 1, MEM:2425.1M
[10/29 17:29:03    671s] #spOpts: N=130 minPadR=1.1 cut2cut 
[10/29 17:29:03    671s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2425.1M
[10/29 17:29:03    671s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:2425.1M
[10/29 17:29:03    671s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:2425.1M
[10/29 17:29:03    671s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:2425.1M
[10/29 17:29:03    671s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:2425.1M
[10/29 17:29:03    671s] Core basic site is unithd
[10/29 17:29:03    671s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:2425.1M
[10/29 17:29:03    671s] SiteArray: one-level site array dimensions = 1463 x 8652
[10/29 17:29:03    671s] SiteArray: use 50,631,504 bytes
[10/29 17:29:03    671s] SiteArray: current memory after site array memory allocatiion 2425.1M
[10/29 17:29:03    671s] SiteArray: FP blocked sites are writable
[10/29 17:29:03    671s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:2425.1M
[10/29 17:29:03    671s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.000, MEM:2425.1M
[10/29 17:29:03    671s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:2425.1M
[10/29 17:29:04    671s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.159, REAL:0.160, MEM:2425.1M
[10/29 17:29:04    671s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:2425.1M
[10/29 17:29:04    671s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:2425.1M
[10/29 17:29:04    671s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:2425.1M
[10/29 17:29:04    671s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:2425.1M
[10/29 17:29:04    671s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.237, REAL:0.239, MEM:2425.1M
[10/29 17:29:04    671s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:2425.1M
[10/29 17:29:04    671s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.000, REAL:0.000, MEM:2425.1M
[10/29 17:29:04    671s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:2425.1M
[10/29 17:29:04    671s] OPERPROF:           Starting RoutingBlockageAnalysis at level 6, MEM:2425.1M
[10/29 17:29:04    671s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[10/29 17:29:04    671s] Mark StBox On SiteArr starts
[10/29 17:29:04    672s] Mark StBox On SiteArr ends
[10/29 17:29:04    672s] OPERPROF:           Finished RoutingBlockageAnalysis at level 6, CPU:0.303, REAL:0.087, MEM:2457.1M
[10/29 17:29:04    672s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:0.309, REAL:0.094, MEM:2457.1M
[10/29 17:29:04    672s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:2457.1M
[10/29 17:29:04    672s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.024, REAL:0.024, MEM:2457.1M
[10/29 17:29:04    672s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:0.678, REAL:0.466, MEM:2457.1M
[10/29 17:29:04    672s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:2457.1M
[10/29 17:29:04    672s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.009, REAL:0.010, MEM:2457.1M
[10/29 17:29:04    672s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:2457.1M
[10/29 17:29:04    672s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.035, REAL:0.035, MEM:2457.1M
[10/29 17:29:04    672s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:2457.1M
[10/29 17:29:05    673s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:1.029, REAL:1.037, MEM:2457.1M
[10/29 17:29:05    673s] OPERPROF:       Starting CMU at level 4, MEM:2457.1M
[10/29 17:29:05    673s] OPERPROF:       Finished CMU at level 4, CPU:0.024, REAL:0.024, MEM:2457.1M
[10/29 17:29:05    673s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:2.001, REAL:1.799, MEM:2457.1M
[10/29 17:29:05    673s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:2.001, REAL:1.800, MEM:2457.1M
[10/29 17:29:05    673s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2457.1M
[10/29 17:29:05    673s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2457.1M
[10/29 17:29:05    673s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:2457.1M
[10/29 17:29:05    673s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:2457.1M
[10/29 17:29:05    673s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:2457.1M
[10/29 17:29:05    673s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:2457.1M
[10/29 17:29:05    673s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.165, REAL:0.166, MEM:2457.1M
[10/29 17:29:05    673s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.190, REAL:0.191, MEM:2457.1M
[10/29 17:29:05    673s] [CPU] DPlace-Init (cpu=0:00:02.6, real=0:00:02.0, mem=2457.1MB).
[10/29 17:29:05    673s] OPERPROF: Finished DPlace-Init at level 1, CPU:2.595, REAL:2.400, MEM:2457.1M
[10/29 17:29:06    674s] ### Creating PhyDesignMc, finished. totSessionCpu=0:11:14 mem=2457.1M
[10/29 17:29:06    674s] 
[10/29 17:29:06    674s] Creating Lib Analyzer ...
[10/29 17:29:06    674s] Begin: Area Reclaim Optimization
[10/29 17:29:06    674s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[10/29 17:29:06    674s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/29 17:29:06    674s] Total number of usable buffers from Lib Analyzer: 12 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[10/29 17:29:06    674s] Total number of usable inverters from Lib Analyzer: 13 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[10/29 17:29:06    674s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[10/29 17:29:06    674s] 
[10/29 17:29:10    678s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:11:18 mem=2457.1M
[10/29 17:29:10    678s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:11:18 mem=2457.1M
[10/29 17:29:10    678s] Creating Lib Analyzer, finished. 
[10/29 17:29:10    678s] 
[10/29 17:29:10    678s] #optDebug: {2, 1.000, 0.8500} {3, 0.338, 0.8020} {4, 0.338, 0.8020} {5, 0.029, 0.4294} {6, 0.029, 0.4294} 
[10/29 17:29:10    678s] ### Creating LA Mngr. totSessionCpu=0:11:19 mem=2457.1M
[10/29 17:29:10    678s] ### Creating LA Mngr, finished. totSessionCpu=0:11:19 mem=2457.1M
[10/29 17:29:10    679s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2457.1M
[10/29 17:29:10    679s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.007, REAL:0.007, MEM:2457.1M
[10/29 17:29:10    679s] Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 0.01
[10/29 17:29:10    679s] +----------+---------+--------+--------+------------+--------+
[10/29 17:29:10    679s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[10/29 17:29:10    679s] +----------+---------+--------+--------+------------+--------+
[10/29 17:29:10    679s] |     0.01%|        -|   0.100|   0.000|   0:00:00.0| 2457.1M|
[10/29 17:29:10    679s] #optDebug: <stH: 2.7200 MiSeL: 59.5590>
[10/29 17:29:10    679s] |     0.01%|        0|   0.100|   0.000|   0:00:00.0| 2457.1M|
[10/29 17:29:10    679s] |     0.01%|        0|   0.100|   0.000|   0:00:00.0| 2457.1M|
[10/29 17:29:11    679s] |     0.01%|       10|   0.100|   0.000|   0:00:01.0| 2459.1M|
[10/29 17:29:11    679s] |     0.01%|        0|   0.100|   0.00[10/29 17:29:11    679s] #optDebug: <stH: 2.7200 MiSeL: 59.5590>
0|   0:00:00.0| 2459.1M|
[10/29 17:29:11    679s] |     0.01%|        0|   0.100|   0.000|   0:00:00.0| 2459.1M|
[10/29 17:29:11    679s] +----------+---------+--------+--------+------------+--------+
[10/29 17:29:11    679s] 
[10/29 17:29:11    679s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 10 **
[10/29 17:29:11    679s] Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 0.01
[10/29 17:29:11    679s] --------------------------------------------------------------
[10/29 17:29:11    679s] |                                   | Total     | Sequential |
[10/29 17:29:11    679s] --------------------------------------------------------------
[10/29 17:29:11    679s] | Num insts resized                 |      10  |       0    |
[10/29 17:29:11    679s] | Num insts undone                  |       0  |       0    |
[10/29 17:29:11    679s] | Num insts Downsized               |      10  |       0    |
[10/29 17:29:11    679s] | Num insts Samesized               |       0  |       0    |
[10/29 17:29:11    679s] | Num insts Upsized                 |       0  |       0    |
[10/29 17:29:11    679s] | Num multiple commits+uncommits    |       0  |       -    |
[10/29 17:29:11    679s] --------------------------------------------------------------
[10/29 17:29:11    679s] **** Begin NDR-Layer Usage Statistics ****
[10/29 17:29:11    679s] 0 Ndr or Layer constraints added by optimization 
[10/29 17:29:11    679s] **** End NDR-Layer Usage Statistics ****
[10/29 17:29:11    679s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:05.1) (real = 0:00:05.0) **
[10/29 17:29:11    679s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2459.1M
[10/29 17:29:11    679s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.026, REAL:0.026, MEM:2459.1M
[10/29 17:29:11    679s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2459.1M
[10/29 17:29:11    679s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2459.1M
[10/29 17:29:11    679s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2459.1M
[10/29 17:29:11    679s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2459.1M
[10/29 17:29:11    679s] OPERPROF:     Starting SiteArrayInit at level 3, MEM:2459.1M
[10/29 17:29:11    679s] OPERPROF:       Starting spIGRtCostMap_init at level 4, MEM:2459.1M
[10/29 17:29:11    679s] OPERPROF:       Finished spIGRtCostMap_init at level 4, CPU:0.000, REAL:0.000, MEM:2459.1M
[10/29 17:29:11    679s] OPERPROF:       Starting SiteArrayMainInit_V17 at level 4, MEM:2459.1M
[10/29 17:29:11    679s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:2459.1M
[10/29 17:29:11    679s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:2459.1M
[10/29 17:29:11    680s] OPERPROF:         Starting SiteArrayInitPartitionBorders at level 5, MEM:2459.1M
[10/29 17:29:11    680s] OPERPROF:         Finished SiteArrayInitPartitionBorders at level 5, CPU:0.009, REAL:0.009, MEM:2459.1M
[10/29 17:29:11    680s] OPERPROF:         Starting InitBlockedSiteAsBlockedInst at level 5, MEM:2459.1M
[10/29 17:29:11    680s] OPERPROF:         Finished InitBlockedSiteAsBlockedInst at level 5, CPU:0.035, REAL:0.035, MEM:2459.1M
[10/29 17:29:11    680s] OPERPROF:         Starting SiteArrayMarkPreplaceInsts at level 5, MEM:2459.1M
[10/29 17:29:13    681s] OPERPROF:         Finished SiteArrayMarkPreplaceInsts at level 5, CPU:1.337, REAL:1.348, MEM:2459.1M
[10/29 17:29:13    681s] OPERPROF:         Starting CMU at level 5, MEM:2459.1M
[10/29 17:29:13    681s] OPERPROF:         Finished CMU at level 5, CPU:0.023, REAL:0.024, MEM:2459.1M
[10/29 17:29:13    681s] OPERPROF:       Finished SiteArrayMainInit_V17 at level 4, CPU:1.866, REAL:1.881, MEM:2459.1M
[10/29 17:29:13    681s] OPERPROF:     Finished SiteArrayInit at level 3, CPU:1.866, REAL:1.881, MEM:2459.1M
[10/29 17:29:13    681s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2459.1M
[10/29 17:29:13    681s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2459.1M
[10/29 17:29:13    681s] OPERPROF:     Starting PlacementInitFenceForDPlace at level 3, MEM:2459.1M
[10/29 17:29:13    681s] OPERPROF:       Starting SiteArrayInitFenceEdgeBit at level 4, MEM:2459.1M
[10/29 17:29:13    681s] OPERPROF:       Finished SiteArrayInitFenceEdgeBit at level 4, CPU:0.000, REAL:0.000, MEM:2459.1M
[10/29 17:29:13    681s] OPERPROF:       Starting SiteArrayInitObstEdgeBit at level 4, MEM:2459.1M
[10/29 17:29:13    681s] OPERPROF:       Finished SiteArrayInitObstEdgeBit at level 4, CPU:0.167, REAL:0.168, MEM:2459.1M
[10/29 17:29:13    681s] OPERPROF:     Finished PlacementInitFenceForDPlace at level 3, CPU:0.191, REAL:0.193, MEM:2459.1M
[10/29 17:29:13    681s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2459.1M
[10/29 17:29:13    681s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.007, REAL:0.007, MEM:2459.1M
[10/29 17:29:13    681s] OPERPROF:   Finished DPlace-Init at level 2, CPU:2.452, REAL:2.472, MEM:2459.1M
[10/29 17:29:13    681s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:2.452, REAL:2.472, MEM:2459.1M
[10/29 17:29:13    681s] OPERPROF: Starting RefinePlace at level 1, MEM:2459.1M
[10/29 17:29:13    681s] *** Starting place_detail (0:11:22 mem=2459.1M) ***
[10/29 17:29:13    681s] Total net bbox length = 1.821e+04 (1.761e+04 5.954e+02) (ext = 1.117e+04)
[10/29 17:29:14    682s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[10/29 17:29:14    682s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/29 17:29:14    682s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2459.1M
[10/29 17:29:14    682s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.035, REAL:0.035, MEM:2459.1M
[10/29 17:29:14    682s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2459.1M
[10/29 17:29:14    682s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.035, REAL:0.035, MEM:2459.1M
[10/29 17:29:14    682s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2459.1M
[10/29 17:29:14    682s] Starting refinePlace ...
[10/29 17:29:14    683s] 
[10/29 17:29:14    683s] Running Spiral MT with 4 threads  fetchWidth=1024 
[10/29 17:29:14    683s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/29 17:29:14    683s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2459.1MB) @(0:11:23 - 0:11:23).
[10/29 17:29:14    683s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/29 17:29:14    683s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2459.1MB
[10/29 17:29:15    683s] Statistics of distance of Instance movement in refine placement:
[10/29 17:29:15    683s]   maximum (X+Y) =         0.00 um
[10/29 17:29:15    683s]   mean    (X+Y) =         0.00 um
[10/29 17:29:15    683s] Total instances moved : 0
[10/29 17:29:15    683s] Summary Report:
[10/29 17:29:15    683s] Instances move: 0 (out of 77 movable)
[10/29 17:29:15    683s] Instances flipped: 0
[10/29 17:29:15    683s] Mean displacement: 0.00 um
[10/29 17:29:15    683s] Max displacement: 0.00 um 
[10/29 17:29:15    683s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.357, REAL:0.359, MEM:2459.1M
[10/29 17:29:15    683s] Total net bbox length = 1.821e+04 (1.761e+04 5.954e+02) (ext = 1.117e+04)
[10/29 17:29:15    683s] [CPU] RefinePlace/total (cpu=0:00:01.3, real=0:00:02.0, mem=2459.1MB) @(0:11:22 - 0:11:23).
[10/29 17:29:15    683s] Runtime: CPU: 0:00:01.3 REAL: 0:00:02.0 MEM: 2459.1MB
[10/29 17:29:15    683s] *** Finished place_detail (0:11:23 mem=2459.1M) ***
[10/29 17:29:15    683s] OPERPROF: Finished RefinePlace at level 1, CPU:1.349, REAL:1.358, MEM:2459.1M
[10/29 17:29:15    683s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2459.1M
[10/29 17:29:15    683s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.024, REAL:0.025, MEM:2459.1M
[10/29 17:29:15    683s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2459.1M
[10/29 17:29:15    683s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2459.1M
[10/29 17:29:15    683s] Finished re-routing un-routed nets (0:00:00.0 2459.1M)
[10/29 17:29:15    683s] 
[10/29 17:29:15    683s] OPERPROF: Starting DPlace-Init at level 1, MEM:2459.1M
[10/29 17:29:15    683s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2459.1M
[10/29 17:29:15    683s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:2459.1M
[10/29 17:29:15    683s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:2459.1M
[10/29 17:29:15    683s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:2459.1M
[10/29 17:29:15    683s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:2459.1M
[10/29 17:29:15    683s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:2459.1M
[10/29 17:29:15    683s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:2459.1M
[10/29 17:29:15    683s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.009, REAL:0.010, MEM:2459.1M
[10/29 17:29:15    683s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:2459.1M
[10/29 17:29:15    683s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.035, REAL:0.035, MEM:2459.1M
[10/29 17:29:15    683s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:2459.1M
[10/29 17:29:16    685s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:1.046, REAL:1.054, MEM:2459.1M
[10/29 17:29:16    685s] OPERPROF:       Starting CMU at level 4, MEM:2459.1M
[10/29 17:29:16    685s] OPERPROF:       Finished CMU at level 4, CPU:0.024, REAL:0.025, MEM:2459.1M
[10/29 17:29:17    685s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:1.577, REAL:1.588, MEM:2459.1M
[10/29 17:29:17    685s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:1.577, REAL:1.588, MEM:2459.1M
[10/29 17:29:17    685s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2459.1M
[10/29 17:29:17    685s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2459.1M
[10/29 17:29:17    685s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:2459.1M
[10/29 17:29:17    685s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:2459.1M
[10/29 17:29:17    685s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:2459.1M
[10/29 17:29:17    685s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:2459.1M
[10/29 17:29:17    685s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.162, REAL:0.163, MEM:2459.1M
[10/29 17:29:17    685s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.186, REAL:0.187, MEM:2459.1M
[10/29 17:29:17    685s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2459.1M
[10/29 17:29:17    685s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.008, REAL:0.008, MEM:2459.1M
[10/29 17:29:17    685s] OPERPROF: Finished DPlace-Init at level 1, CPU:2.150, REAL:2.165, MEM:2459.1M
[10/29 17:29:17    686s] 
[10/29 17:29:17    686s] Density : 0.0001
[10/29 17:29:17    686s] Max route overflow : 0.0000
[10/29 17:29:17    686s] 
[10/29 17:29:17    686s] 
[10/29 17:29:17    686s] *** Finish Physical Update (cpu=0:00:06.8 real=0:00:06.0 mem=2459.1M) ***
[10/29 17:29:17    686s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2347.4M
[10/29 17:29:17    686s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.024, REAL:0.024, MEM:2347.4M
[10/29 17:29:17    686s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2347.4M
[10/29 17:29:17    686s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2347.4M
[10/29 17:29:17    686s] *** Finished Area Reclaim Optimization (cpu=0:00:12, real=0:00:11, mem=2158.67M, totSessionCpu=0:11:26).
[10/29 17:29:18    686s] 
[10/29 17:29:18    686s] Active setup views:
[10/29 17:29:18    686s]  ss_100C_1v60.setup_view
[10/29 17:29:18    686s]   Dominating endpoints: 0
[10/29 17:29:18    686s]   Dominating TNS: -0.000
[10/29 17:29:18    686s] 
[10/29 17:29:18    686s] Extraction called for design 'fir' of instances=399476 and nets=118 using extraction engine 'pre_route' .
[10/29 17:29:18    686s] pre_route RC Extraction called for design fir.
[10/29 17:29:18    686s] RC Extraction called in multi-corner(2) mode.
[10/29 17:29:18    686s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/29 17:29:18    686s] Type 'man IMPEXT-6197' for more detail.
[10/29 17:29:18    686s] RCMode: PreRoute
[10/29 17:29:18    686s]       RC Corner Indexes            0       1   
[10/29 17:29:18    686s] Capacitance Scaling Factor   : 1.00000 1.00000 
[10/29 17:29:18    686s] Resistance Scaling Factor    : 1.00000 1.00000 
[10/29 17:29:18    686s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[10/29 17:29:18    686s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[10/29 17:29:18    686s] Shrink Factor                : 1.00000
[10/29 17:29:18    686s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/29 17:29:18    686s] Initializing multi-corner resistance tables ...
[10/29 17:29:18    686s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 2139.523M)
[10/29 17:29:18    686s] cleaningup cpe interface
[10/29 17:29:18    686s] Skewing Data Summary (End_of_FINAL)
[10/29 17:29:18    686s] --------------------------------------------------
[10/29 17:29:18    686s]  Total skewed count:0
[10/29 17:29:18    686s] --------------------------------------------------
[10/29 17:29:18    686s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[10/29 17:29:18    686s] Type 'man IMPPTN-1250' for more detail.
[10/29 17:29:18    686s] [PSP]    Started earlyGlobalRoute kernel
[10/29 17:29:18    686s] [PSP]    Initial Peak syMemory usage = 2139.5 MB
[10/29 17:29:18    686s] (I)       Reading DB...
[10/29 17:29:18    686s] (I)       Read data from FE... (mem=2139.5M)
[10/29 17:29:18    686s] (I)       Read nodes and places... (mem=2139.5M)
[10/29 17:29:19    687s] (I)       Done Read nodes and places (cpu=0.603s, mem=2241.5M)
[10/29 17:29:19    687s] (I)       Read nets... (mem=2241.5M)
[10/29 17:29:19    687s] (I)       Done Read nets (cpu=0.000s, mem=2241.5M)
[10/29 17:29:19    687s] (I)       Done Read data from FE (cpu=0.604s, mem=2241.5M)
[10/29 17:29:19    687s] (I)       before initializing RouteDB syMemory usage = 2241.5 MB
[10/29 17:29:19    687s] (I)       congestionReportName   : 
[10/29 17:29:19    687s] (I)       layerRangeFor2DCongestion : 
[10/29 17:29:19    687s] (I)       buildTerm2TermWires    : 0
[10/29 17:29:19    687s] (I)       doTrackAssignment      : 1
[10/29 17:29:19    687s] (I)       dumpBookshelfFiles     : 0
[10/29 17:29:19    687s] (I)       numThreads             : 4
[10/29 17:29:19    687s] (I)       bufferingAwareRouting  : false
[10/29 17:29:19    687s] (I)       honorPin               : false
[10/29 17:29:19    687s] (I)       honorPinGuide          : true
[10/29 17:29:19    687s] (I)       honorPartition         : false
[10/29 17:29:19    687s] (I)       honorPartitionAllowFeedthru: false
[10/29 17:29:19    687s] (I)       allowPartitionCrossover: false
[10/29 17:29:19    687s] [NR-eGR] honorMsvRouteConstraint: false
[10/29 17:29:19    687s] (I)       honorSingleEntry       : true
[10/29 17:29:19    687s] (I)       honorSingleEntryStrong : true
[10/29 17:29:19    687s] (I)       handleViaSpacingRule   : false
[10/29 17:29:19    687s] (I)       handleEolSpacingRule   : false
[10/29 17:29:19    687s] (I)       PDConstraint           : none
[10/29 17:29:19    687s] (I)       expBetterNDRHandling   : false
[10/29 17:29:19    687s] (I)       routingEffortLevel     : 3
[10/29 17:29:19    687s] (I)       effortLevel            : standard
[10/29 17:29:19    687s] [NR-eGR] honorClockSpecNDR      : 0
[10/29 17:29:19    687s] (I)       relaxedTopLayerCeiling : 127
[10/29 17:29:19    687s] [NR-eGR] minRouteLayer          : 2
[10/29 17:29:19    687s] [NR-eGR] maxRouteLayer          : 127
[10/29 17:29:19    687s] (I)       relaxedBottomLayerFloor: 2
[10/29 17:29:19    687s] (I)       numRowsPerGCell        : 1
[10/29 17:29:19    687s] (I)       speedUpLargeDesign     : 0
[10/29 17:29:19    687s] (I)       multiThreadingTA       : 1
[10/29 17:29:19    687s] (I)       optimizationMode       : false
[10/29 17:29:19    687s] (I)       routeSecondPG          : false
[10/29 17:29:19    687s] (I)       scenicRatioForLayerRelax: 0.00
[10/29 17:29:19    687s] (I)       detourLimitForLayerRelax: 0.00
[10/29 17:29:19    687s] (I)       punchThroughDistance   : 500.00
[10/29 17:29:19    687s] (I)       scenicBound            : 1.15
[10/29 17:29:19    687s] (I)       maxScenicToAvoidBlk    : 100.00
[10/29 17:29:19    687s] (I)       source-to-sink ratio   : 0.00
[10/29 17:29:19    687s] (I)       targetCongestionRatioH : 1.00
[10/29 17:29:19    687s] (I)       targetCongestionRatioV : 1.00
[10/29 17:29:19    687s] (I)       layerCongestionRatio   : 0.70
[10/29 17:29:19    687s] (I)       m1CongestionRatio      : 0.10
[10/29 17:29:19    687s] (I)       m2m3CongestionRatio    : 0.70
[10/29 17:29:19    687s] (I)       localRouteEffort       : 1.00
[10/29 17:29:19    687s] (I)       numSitesBlockedByOneVia: 8.00
[10/29 17:29:19    687s] (I)       supplyScaleFactorH     : 1.00
[10/29 17:29:19    687s] (I)       supplyScaleFactorV     : 1.00
[10/29 17:29:19    687s] (I)       highlight3DOverflowFactor: 0.00
[10/29 17:29:19    687s] (I)       routeVias              : 
[10/29 17:29:19    687s] (I)       readTROption           : true
[10/29 17:29:19    687s] (I)       extraSpacingFactor     : 1.00
[10/29 17:29:19    687s] (I)       routeSelectedNetsOnly  : false
[10/29 17:29:19    687s] (I)       clkNetUseMaxDemand     : false
[10/29 17:29:19    687s] (I)       extraDemandForClocks   : 0
[10/29 17:29:19    687s] (I)       steinerRemoveLayers    : false
[10/29 17:29:19    687s] (I)       demoteLayerScenicScale : 1.00
[10/29 17:29:19    687s] (I)       nonpreferLayerCostScale : 100.00
[10/29 17:29:19    687s] (I)       similarTopologyRoutingFast : false
[10/29 17:29:19    687s] (I)       spanningTreeRefinement : false
[10/29 17:29:19    687s] (I)       spanningTreeRefinementAlpha : -1.00
[10/29 17:29:19    687s] (I)       starting read tracks
[10/29 17:29:19    687s] (I)       build grid graph
[10/29 17:29:19    687s] (I)       build grid graph start
[10/29 17:29:19    687s] (I)       build grid graph end
[10/29 17:29:19    687s] (I)       merge level 0
[10/29 17:29:19    687s] (I)       numViaLayers=6
[10/29 17:29:19    687s] (I)       Reading via L1M1_PR for layer: 0 
[10/29 17:29:19    687s] (I)       Reading via M1M2_PR_M for layer: 1 
[10/29 17:29:19    687s] (I)       Reading via M2M3_PR_R for layer: 2 
[10/29 17:29:19    687s] (I)       Reading via M3M4_PR for layer: 3 
[10/29 17:29:19    687s] (I)       Reading via M4M5_PR for layer: 4 
[10/29 17:29:19    687s] (I)       end build via table
[10/29 17:29:19    687s] [NR-eGR] numTracksPerClockWire  : 0
[10/29 17:29:19    687s] [NR-eGR] li1 has no routable track
[10/29 17:29:19    687s] [NR-eGR] met1 has single uniform track structure
[10/29 17:29:19    687s] [NR-eGR] met2 has single uniform track structure
[10/29 17:29:19    687s] [NR-eGR] met3 has single uniform track structure
[10/29 17:29:19    687s] [NR-eGR] met4 has single uniform track structure
[10/29 17:29:19    687s] [NR-eGR] met5 has single uniform track structure
[10/29 17:29:19    687s] [NR-eGR] Read 140028 PG shapes in 0.020 seconds
[10/29 17:29:19    687s] 
[10/29 17:29:19    687s] (I)       [10/29 17:29:19    687s] [NR-eGR] numRoutingBlks=0 numInstBlks=799005 numPGBlocks=140028 numBumpBlks=0 numBoundaryFakeBlks=0
readDataFromPlaceDB
[10/29 17:29:19    687s] (I)       Read net information..
[10/29 17:29:19    687s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[10/29 17:29:19    687s] (I)       [10/29 17:29:19    687s] [NR-eGR] Read numTotalNets=96  numIgnoredNets=0
Read testcase time = 0.000 seconds
[10/29 17:29:19    687s] 
[10/29 17:29:19    687s] (I)       read default dcut vias
[10/29 17:29:19    687s] (I)       Reading via L1M1_PR for layer: 0 
[10/29 17:29:19    687s] (I)       Reading via M1M2_PR_M for layer: 1 
[10/29 17:29:19    687s] (I)       Reading via M2M3_PR_R for layer: 2 
[10/29 17:29:19    687s] (I)       Reading via M3M4_PR for layer: 3 
[10/29 17:29:19    687s] (I)       Reading via M4M5_PR for layer: 4 
[10/29 17:29:19    687s] (I)       early_global_route_priority property id does not exist.
[10/29 17:29:19    687s] (I)       build grid graph start
[10/29 17:29:19    687s] (I)       build grid graph end
[10/29 17:29:19    687s] (I)       Model blockage into capacity
[10/29 17:29:19    687s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[10/29 17:29:20    688s] (I)       Modeling time = 0.935 seconds
[10/29 17:29:20    688s] 
[10/29 17:29:20    688s] (I)       Number of ignored nets = 0
[10/29 17:29:20    688s] (I)       Number of fixed nets = 0.  Ignored: Yes
[10/29 17:29:20    688s] (I)       Number of clock nets = 1.  Ignored: No
[10/29 17:29:20    688s] (I)       Number of analog nets = 0.  Ignored: Yes
[10/29 17:29:20    688s] (I)       Number of special nets = 0.  Ignored: Yes
[10/29 17:29:20    688s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[10/29 17:29:20    688s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[10/29 17:29:20    688s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[10/29 17:29:20    688s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[10/29 17:29:20    688s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/29 17:29:20    688s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[10/29 17:29:20    688s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2244.5 MB
[10/29 17:29:20    688s] (I)       Ndr track 0 does not exist
[10/29 17:29:20    688s] (I)       Layer1  viaCost=200.00
[10/29 17:29:20    688s] (I)       Layer2  viaCost=200.00
[10/29 17:29:20    688s] (I)       Layer3  viaCost=300.00
[10/29 17:29:20    688s] (I)       Layer4  viaCost=200.00
[10/29 17:29:20    688s] (I)       Layer5  viaCost=200.00
[10/29 17:29:20    688s] (I)       ---------------------Grid Graph Info--------------------
[10/29 17:29:20    688s] (I)       Routing area        : (1840, 1840) - (4000000, 4000000)
[10/29 17:29:20    688s] (I)       Core area           : (10000, 10000) - (3990000, 3990000)
[10/29 17:29:20    688s] (I)       Site width          :   460  (dbu)
[10/29 17:29:20    688s] (I)       Row height          :  2720  (dbu)
[10/29 17:29:20    688s] (I)       GCell width         :  2720  (dbu)
[10/29 17:29:20    688s] (I)       GCell height        :  2720  (dbu)
[10/29 17:29:20    688s] (I)       Grid                :  1470  1470     6
[10/29 17:29:20    688s] (I)       Layer numbers       :     1     2     3     4     5     6
[10/29 17:29:20    688s] (I)       Vertical capacity   :     0     0  2720     0  2720     0
[10/29 17:29:20    688s] (I)       Horizontal capacity :     0  2720     0  2720     0  2720
[10/29 17:29:20    688s] (I)       Default wire width  :   170   140   140   300   300  1600
[10/29 17:29:20    688s] (I)       Default wire space  :   170   140   140   300   300  1600
[10/29 17:29:20    688s] (I)       Default wire pitch  :   340   280   280   600   600  3200
[10/29 17:29:20    688s] (I)       Default pitch size  :   340   340   460   610   690  3660
[10/29 17:29:20    688s] (I)       First track coord   :     0   310   570   410   570  2850
[10/29 17:29:20    688s] (I)       Num tracks per GCell:  8.00  8.00  5.91  4.46  3.94  0.74
[10/29 17:29:20    688s] (I)       Total num of tracks :     0 11764  8695  6557  5797  1092
[10/29 17:29:20    688s] (I)       Num of masks        :     1     1     1     1     1     1
[10/29 17:29:20    688s] (I)       Num of trim masks   :     0     0     0     0     0     0
[10/29 17:29:20    688s] (I)       --------------------------------------------------------
[10/29 17:29:20    688s] 
[10/29 17:29:20    688s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[10/29 17:29:20    688s] (I)       Pitch:  L1=340  L2=340  L3=460  L4=610  L5=690  L6=3660[10/29 17:29:20    688s] [NR-eGR] ============ Routing rule table ============
[10/29 17:29:20    688s] [NR-eGR] Rule id: 0  Nets: 96 

[10/29 17:29:20    688s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[10/29 17:29:20    688s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[10/29 17:29:20    688s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[10/29 17:29:20    688s] [NR-eGR] ========================================
[10/29 17:29:20    688s] [NR-eGR] 
[10/29 17:29:20    688s] (I)       blocked tracks on layer2 : = 4289792 / 17293080 (24.81%)
[10/29 17:29:20    688s] (I)       blocked tracks on layer3 : = 597720 / 12781650 (4.68%)
[10/29 17:29:20    688s] (I)       blocked tracks on layer4 : = 978620 / 9638790 (10.15%)
[10/29 17:29:20    688s] (I)       blocked tracks on layer5 : = 1318500 / 8521590 (15.47%)
[10/29 17:29:20    688s] (I)       blocked tracks on layer6 : = 956645 / 1605240 (59.60%)
[10/29 17:29:20    688s] (I)       After initializing earlyGlobalRoute syMemory usage = 2347.6 MB
[10/29 17:29:20    688s] (I)       Loading and dumping file time : 1.90 seconds
[10/29 17:29:20    688s] (I)       ============= Initialization =============
[10/29 17:29:20    688s] (I)       totalPins=260  totalGlobalPin=260 (100.00%)
[10/29 17:29:20    688s] (I)       total 2D Cap : 41701151 = (22312808 H, 19388343 V)
[10/29 17:29:20    688s] (I)       ============  Phase 1a Route ============
[10/29 17:29:20    688s] [NR-eGR] Layer group 1: route 96 net(s) in layer range [2, 6]
[10/29 17:29:20    688s] (I)       Phase 1a runs 0.01 seconds
[10/29 17:29:20    688s] (I)       Usage: 6735 = (6482 H, 253 V) = (0.03% H, 0.00% V) = (1.763e+04um H, 6.882e+02um V)
[10/29 17:29:20    688s] (I)       
[10/29 17:29:20    689s] (I)       ============  Phase 1b Route ============
[10/29 17:29:20    689s] (I)       Usage: 6735 = (6482 H, 253 V) = (0.03% H, 0.00% V) = (1.763e+04um H, 6.882e+02um V)
[10/29 17:29:20    689s] (I)       
[10/29 17:29:20    689s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.831920e+04um
[10/29 17:29:20    689s] (I)       ============  Phase 1c Route ============
[10/29 17:29:20    689s] (I)       Usage: 6735 = (6482 H, 253 V) = (0.03% H, 0.00% V) = (1.763e+04um H, 6.882e+02um V)
[10/29 17:29:20    689s] (I)       
[10/29 17:29:20    689s] (I)       ============  Phase 1d Route ============
[10/29 17:29:20    689s] (I)       Usage: 6735 = (6482 H, 253 V) = (0.03% H, 0.00% V) = (1.763e+04um H, 6.882e+02um V)
[10/29 17:29:20    689s] (I)       
[10/29 17:29:20    689s] (I)       ============  Phase 1e Route ============
[10/29 17:29:20    689s] (I)       Phase 1e runs 0.00 seconds
[10/29 17:29:20    689s] (I)       Usage: 6735 = (6482 H, 253 V) = (0.03% H, 0.00% V) = (1.763e+04um H, 6.882e+02um V)
[10/29 17:29:20    689s] (I)       
[10/29 17:29:20    689s] (I)       ============  Phase 1l Route ============
[10/29 17:29:20    689s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.831920e+04um
[10/29 17:29:20    689s] [NR-eGR] 
[10/29 17:29:20    689s] (I)       Phase 1l runs 0.00 seconds
[10/29 17:29:21    689s] (I)       
[10/29 17:29:21    689s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[10/29 17:29:21    689s] [NR-eGR]                        OverCon            
[10/29 17:29:21    689s] [NR-eGR]                         #Gcell     %Gcell
[10/29 17:29:21    689s] [NR-eGR]       Layer                (1)    OverCon 
[10/29 17:29:21    689s] [NR-eGR] ----------------------------------------------
[10/29 17:29:21    689s] [NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[10/29 17:29:21    689s] [NR-eGR]    met1  (2)         2( 0.00%)   ( 0.00%) 
[10/29 17:29:21    689s] [NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[10/29 17:29:21    689s] [NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[10/29 17:29:21    689s] [NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[10/29 17:29:21    689s] [NR-eGR]    met5  (6)         0( 0.00%)   ( 0.00%) 
[10/29 17:29:21    689s] [NR-eGR] ----------------------------------------------
[10/29 17:29:21    689s] [NR-eGR] Total                2( 0.00%)   ( 0.00%) 
[10/29 17:29:21    689s] [NR-eGR] 
[10/29 17:29:21    689s] (I)       Total Global Routing Runtime: 0.72 seconds
[10/29 17:29:21    689s] (I)       total 2D Cap : 41701840 = (22313017 H, 19388823 V)
[10/29 17:29:21    690s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[10/29 17:29:21    690s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[10/29 17:29:21    690s] [NR-eGR] End Peak syMemory usage = 2347.6 MB
[10/29 17:29:21    690s] [NR-eGR] Early Global Router Kernel+IO runtime : 3.22 seconds
[10/29 17:29:21    690s] [hotspot] +------------+---------------+---------------+
[10/29 17:29:21    690s] [hotspot] |            |   max hotspot | total hotspot |
[10/29 17:29:21    690s] [hotspot] +------------+---------------+---------------+
[10/29 17:29:21    690s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[10/29 17:29:21    690s] [hotspot] | normalized |          0.00 |          0.00 |
[10/29 17:29:21    690s] [hotspot] +------------+---------------+---------------+
[10/29 17:29:21    690s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/29 17:29:21    690s] #################################################################################
[10/29 17:29:21    690s] # Design Stage: PreRoute
[10/29 17:29:21    690s] # Design Name: fir
[10/29 17:29:21    690s] # Design Mode: 130nm
[10/29 17:29:21    690s] # Analysis Mode: MMMC OCV 
[10/29 17:29:21    690s] # Parasitics Mode: No SPEF/RCDB
[10/29 17:29:21    690s] # Signoff Settings: SI Off 
[10/29 17:29:21    690s] #################################################################################
[10/29 17:29:21    690s] Topological Sorting (REAL = 0:00:00.0, MEM = 2345.0M, InitMEM = 2345.0M)
[10/29 17:29:21    690s] Calculate early delays in OCV mode...
[10/29 17:29:21    690s] Calculate late delays in OCV mode...
[10/29 17:29:21    690s] Start delay calculation (fullDC) (4 T). (MEM=2345.05)
[10/29 17:29:22    690s] End AAE Lib Interpolated Model. (MEM=2369.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 17:29:22    690s] Total number of fetched objects 96
[10/29 17:29:22    690s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[10/29 17:29:22    690s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 17:29:22    690s] End delay calculation. (MEM=2388.33 CPU=0:00:00.0 REAL=0:00:00.0)
[10/29 17:29:22    690s] End delay calculation (fullDC). (MEM=2388.33 CPU=0:00:00.2 REAL=0:00:01.0)
[10/29 17:29:22    690s] *** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 2388.3M) ***
[10/29 17:29:22    690s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:11:31 mem=2356.3M)
[10/29 17:29:22    690s] Effort level <high> specified for reg2reg path_group
[10/29 17:29:22    690s] cleaningup cpe interface
[10/29 17:29:22    690s] Reported timing to dir ./timingReports
[10/29 17:29:22    690s] **opt_design ... cpu = 0:05:39, real = 0:05:19, mem = 1729.6M, totSessionCpu=0:11:31 **
[10/29 17:29:22    690s] ** Profile ** Start :  cpu=0:00:00.0, mem=2137.0M
[10/29 17:29:22    691s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2137.0M
[10/29 17:29:22    691s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:2137.0M
[10/29 17:29:22    691s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:2137.0M
[10/29 17:29:22    691s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:2137.0M
[10/29 17:29:23    691s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:2137.0M
[10/29 17:29:23    691s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:2137.0M
[10/29 17:29:23    691s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:2137.0M
[10/29 17:29:23    691s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.009, REAL:0.009, MEM:2137.0M
[10/29 17:29:23    691s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:2137.0M
[10/29 17:29:23    691s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.035, REAL:0.035, MEM:2137.0M
[10/29 17:29:23    691s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:2137.0M
[10/29 17:29:24    692s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.943, REAL:0.951, MEM:2137.0M
[10/29 17:29:24    692s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:1.437, REAL:1.449, MEM:2137.0M
[10/29 17:29:24    692s] OPERPROF: Finished SiteArrayInit at level 1, CPU:1.437, REAL:1.449, MEM:2137.0M
[10/29 17:29:24    692s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:2137.0M
[10/29 17:29:24    692s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:2137.0M
[10/29 17:29:24    692s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:2137.0M
[10/29 17:29:24    692s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:2137.0M
[10/29 17:29:24    692s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.162, REAL:0.163, MEM:2137.0M
[10/29 17:29:24    692s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.188, REAL:0.189, MEM:2137.0M
[10/29 17:29:24    693s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2137.0M
[10/29 17:29:24    693s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.024, REAL:0.024, MEM:2137.0M
[10/29 17:29:24    693s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2137.0M
[10/29 17:29:24    693s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2137.0M
[10/29 17:29:24    693s] ** Profile ** Other data :  cpu=0:00:02.2, mem=2137.0M
[10/29 17:29:24    693s] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=2214.4M
[10/29 17:29:24    693s] 2023/10/29 17:29:24 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:29:24    693s] 2023/10/29 17:29:24 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:29:25    693s] 2023/10/29 17:29:25 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:29:25    693s] 2023/10/29 17:29:25 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:29:25    693s] 2023/10/29 17:29:25 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:29:25    693s] 2023/10/29 17:29:25 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:29:25    693s] 2023/10/29 17:29:25 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:29:25    693s] 2023/10/29 17:29:25 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:29:25    693s] 2023/10/29 17:29:25 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:29:25    693s] 2023/10/29 17:29:25 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:29:26    693s] 2023/10/29 17:29:26 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:29:26    693s] 2023/10/29 17:29:26 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:29:26    693s] 2023/10/29 17:29:26 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:29:26    693s] 2023/10/29 17:29:26 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:29:26    693s] 2023/10/29 17:29:26 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:29:26    693s] 2023/10/29 17:29:26 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:29:26    693s] ** Profile ** Total reports :  cpu=0:00:00.2, mem=2196.4M
[10/29 17:29:26    693s] ** Profile ** DRVs :  cpu=0:00:00.1, mem=2196.4M
[10/29 17:29:26    693s] 
[10/29 17:29:26    693s] ------------------------------------------------------------
[10/29 17:29:26    693s]      opt_design Final Summary                             
[10/29 17:29:26    693s] ------------------------------------------------------------
[10/29 17:29:26    693s] 
[10/29 17:29:26    693s] Setup views included:
[10/29 17:29:26    693s]  ss_100C_1v60.setup_view 
[10/29 17:29:26    693s] 
[10/29 17:29:26    693s] +--------------------+---------+---------+---------+
[10/29 17:29:26    693s] |     Setup mode     |   all   | reg2reg | default |
[10/29 17:29:26    693s] +--------------------+---------+---------+---------+
[10/29 17:29:26    693s] |           WNS (ns):|  2.300  |  2.300  |  2.820  |
[10/29 17:29:26    693s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[10/29 17:29:26    693s] |    Violating Paths:|    0    |    0    |    0    |
[10/29 17:29:26    693s] |          All Paths:|   20    |   16    |   20    |
[10/29 17:29:26    693s] +--------------------+---------+---------+---------+
[10/29 17:29:26    693s] 
[10/29 17:29:26    693s] +----------------+-------------------------------+------------------+
[10/29 17:29:26    693s] |                |              Real             |       Total      |
[10/29 17:29:26    693s] |    DRVs        +------------------+------------+------------------|
[10/29 17:29:26    693s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[10/29 17:29:26    693s] +----------------+------------------+------------+------------------+
[10/29 17:29:26    693s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[10/29 17:29:26    693s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[10/29 17:29:26    693s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[10/29 17:29:26    693s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[10/29 17:29:26    693s] +----------------+------------------+------------+------------------+
[10/29 17:29:26    693s] 
[10/29 17:29:26    693s] Density: 0.007%
[10/29 17:29:26    693s] Routing Overflow: 0.00% H and 0.00% V
[10/29 17:29:26    693s] ------------------------------------------------------------
[10/29 17:29:26    693s] ** Profile ** Report data :  cpu=0:00:00.0, mem=2196.4M
[10/29 17:29:26    693s] **opt_design ... cpu = 0:05:42, real = 0:05:23, mem = 1733.1M, totSessionCpu=0:11:33 **
[10/29 17:29:26    693s] Deleting Cell Server ...
[10/29 17:29:26    693s] Deleting Lib Analyzer.
[10/29 17:29:26    693s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[10/29 17:29:26    693s] Type 'man IMPOPT-3195' for more detail.
[10/29 17:29:26    693s] *** Finished opt_design ***
[10/29 17:29:27    693s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:29:27    693s] UM:                                       0.000 ns          2.300 ns  final
[10/29 17:29:39    706s] OPERPROF: Starting PlacementCheckFixedInst at level 1, MEM:2151.9M
[10/29 17:29:39    706s] OPERPROF: Finished PlacementCheckFixedInst at level 1, CPU:0.021, REAL:0.021, MEM:2151.9M
[10/29 17:29:39    706s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2151.9M
[10/29 17:29:39    706s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:2151.9M
[10/29 17:29:39    706s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:2151.9M
[10/29 17:29:39    706s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:2151.9M
[10/29 17:29:40    706s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:2151.9M
[10/29 17:29:40    706s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:2151.9M
[10/29 17:29:40    706s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:2151.9M
[10/29 17:29:40    706s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.009, REAL:0.009, MEM:2151.9M
[10/29 17:29:40    706s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:2151.9M
[10/29 17:29:40    706s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.035, REAL:0.035, MEM:2151.9M
[10/29 17:29:40    706s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:2151.9M
[10/29 17:29:40    706s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.000, MEM:2151.9M
[10/29 17:29:40    706s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.371, REAL:0.374, MEM:2151.9M
[10/29 17:29:40    706s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.371, REAL:0.374, MEM:2151.9M
[10/29 17:29:40    706s] OPERPROF: Starting PlacementInitFence at level 1, MEM:2151.9M
[10/29 17:29:40    706s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:2151.9M
[10/29 17:29:40    706s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:2151.9M
[10/29 17:29:40    706s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:2151.9M
[10/29 17:29:40    706s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.161, REAL:0.162, MEM:2151.9M
[10/29 17:29:40    706s] OPERPROF: Finished PlacementInitFence at level 1, CPU:0.185, REAL:0.186, MEM:2151.9M
[10/29 17:29:40    706s] 
[10/29 17:29:41    707s] OPERPROF: Starting CheckPlaceCleanup at level 1, MEM:2151.9M
[10/29 17:29:41    707s] OPERPROF:   Starting PlacementCleanupFence at level 2, MEM:2151.9M
[10/29 17:29:41    707s] OPERPROF:   Finished PlacementCleanupFence at level 2, CPU:0.024, REAL:0.024, MEM:2151.9M
[10/29 17:29:41    707s] OPERPROF:   Starting spFreeFakeNetlist at level 2, MEM:2151.9M
[10/29 17:29:41    707s] OPERPROF:   Finished spFreeFakeNetlist at level 2, CPU:0.000, REAL:0.000, MEM:2151.9M
[10/29 17:29:41    707s] OPERPROF: Finished CheckPlaceCleanup at level 1, CPU:0.163, REAL:0.164, MEM:2151.9M
[10/29 17:29:41    708s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:29:41    708s] UM:        367.87            350          0.000 ns          2.300 ns  opt_design_prects
[10/29 17:29:41    708s] cleaningup cpe interface
[10/29 17:29:41    708s] 
[10/29 17:29:41    708s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:06:20 real=  0:06:02)
[10/29 17:29:41    708s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:08.2 real=0:00:07.8)
[10/29 17:29:41    708s] 	OPT_RUNTIME:            reclaim (count =  3): (cpu=0:00:24.8 real=0:00:23.6)
[10/29 17:29:41    708s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:12.6 real=0:00:12.1)
[10/29 17:29:41    708s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=  0:04:15 real=  0:03:58)
[10/29 17:29:41    708s] #optDebug: fT-R <0 2 3 1 0>
[10/29 17:29:41    708s] Info: pop threads available for lower-level modules during optimization.
[10/29 17:29:41    708s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[10/29 17:29:41    708s] cleaningup cpe interface
[10/29 17:29:41    708s] #optDebug: fT-D <X 1 0 0 0>
[10/29 17:29:41    708s] #optDebug: fT-D <X 1 0 0 0>
[10/29 17:29:41    708s] **place_opt_design ... cpu = 0:09:47, real = 0:09:15, mem = 2091.1M **
[10/29 17:29:41    708s] *** Finished GigaPlace ***
[10/29 17:29:41    708s] 
[10/29 17:29:41    708s] *** Summary of all messages that are not suppressed in this session:
[10/29 17:29:41    708s] Severity  ID               Count  Summary                                  
[10/29 17:29:41    708s] WARNING   IMPPTN-1250          4  Pin placement has been enabled on metal ...
[10/29 17:29:41    708s] WARNING   IMPEXT-6197          3  The Cap table file is not specified. Thi...
[10/29 17:29:41    708s] WARNING   IMPEXT-2882          5  Unable to find the resistance for via '%...
[10/29 17:29:41    708s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[10/29 17:29:41    708s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[10/29 17:29:41    708s] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[10/29 17:29:41    708s] *** Message Summary: 17 warning(s), 0 error(s)
[10/29 17:29:41    708s] 
[10/29 17:29:41    708s] @file(par.tcl) 184: puts "write_db pre_clock_tree" 
[10/29 17:29:41    708s] write_db pre_clock_tree
[10/29 17:29:41    708s] @file(par.tcl) 185: write_db pre_clock_tree
[10/29 17:29:41    708s] #% Begin write_db save design ... (date=10/29 17:29:41, mem=1547.2M)
[10/29 17:29:41    708s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/29 17:29:41    708s] % Begin Save ccopt configuration ... (date=10/29 17:29:41, mem=1547.2M)
[10/29 17:29:42    708s] % End Save ccopt configuration ... (date=10/29 17:29:41, total cpu=0:00:00.1, real=0:00:01.0, peak res=1547.4M, current mem=1547.4M)
[10/29 17:29:42    708s] % Begin Save netlist data ... (date=10/29 17:29:42, mem=1547.4M)
[10/29 17:29:42    708s] Writing Binary DB to pre_clock_tree/fir.v.bin in multi-threaded mode...
[10/29 17:29:42    708s] % End Save netlist data ... (date=10/29 17:29:42, total cpu=0:00:00.1, real=0:00:00.0, peak res=1549.1M, current mem=1549.1M)
[10/29 17:29:42    708s] Saving symbol-table file in separate thread ...
[10/29 17:29:42    708s] Saving congestion map file in separate thread ...
[10/29 17:29:42    708s] Saving congestion map file pre_clock_tree/fir.route.congmap.gz ...
[10/29 17:29:42    708s] % Begin Save AAE data ... (date=10/29 17:29:42, mem=1551.2M)
[10/29 17:29:42    708s] Saving AAE Data ...
[10/29 17:29:42    708s] % End Save AAE data ... (date=10/29 17:29:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=1551.2M, current mem=1551.2M)
[10/29 17:29:42    708s] 2023/10/29 17:29:42 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:29:42    708s] 2023/10/29 17:29:42 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:29:42    708s] % Begin Save clock tree data ... (date=10/29 17:29:42, mem=1551.5M)
[10/29 17:29:42    708s] 2023/10/29 17:29:42 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:29:42    708s] 2023/10/29 17:29:42 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:29:42    708s] % End Save clock tree data ... (date=10/29 17:29:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=1551.5M, current mem=1551.5M)
[10/29 17:29:42    708s] Saving preference file pre_clock_tree/gui.pref.tcl ...
[10/29 17:29:42    708s] Saving mode setting ...
[10/29 17:29:42    708s] Saving root attributes to be loaded post write_db ...
[10/29 17:29:42    709s] Saving global file ...
[10/29 17:29:42    709s] Saving root attributes to be loaded previous write_db ...
[10/29 17:29:43    709s] 2023/10/29 17:29:43 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:29:43    709s] 2023/10/29 17:29:43 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:29:43    709s] Saving Drc markers ...
[10/29 17:29:43    709s] ... No Drc file written since there is no markers found.
[10/29 17:29:43    710s] % Begin Save routing data ... (date=10/29 17:29:43, mem=1552.8M)
[10/29 17:29:43    710s] Saving route file ...
[10/29 17:29:43    710s] 2023/10/29 17:29:43 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:29:43    710s] 2023/10/29 17:29:43 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:29:43    710s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=2133.1M) ***
[10/29 17:29:43    710s] % End Save routing data ... (date=10/29 17:29:43, total cpu=0:00:00.1, real=0:00:00.0, peak res=1553.8M, current mem=1553.8M)
[10/29 17:29:43    710s] Saving floorplan file in separate thread ...
[10/29 17:29:43    710s] Saving PG Conn file in separate thread ...
[10/29 17:29:43    710s] Saving placement file in separate thread ...
[10/29 17:29:43    710s] ** Saving stdCellPlacement_binary (version# 2) ...
[10/29 17:29:43    710s] 2023/10/29 17:29:43 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:29:43    710s] 2023/10/29 17:29:43 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:29:43    710s] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=2141.1M) ***
[10/29 17:29:44    710s] TAT_INFO: ::saveFPlan REAL = 1 : CPU = 0 : MEM = 0.
[10/29 17:29:44    710s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[10/29 17:29:44    710s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[10/29 17:29:44    710s] Saving property file pre_clock_tree/fir.prop
[10/29 17:29:44    710s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2149.1M) ***
[10/29 17:29:44    710s] % Begin Save power constraints data ... (date=10/29 17:29:44, mem=1557.4M)
[10/29 17:29:44    710s] % End Save power constraints data ... (date=10/29 17:29:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1557.4M, current mem=1557.4M)
[10/29 17:29:44    710s] Saving rc congestion map pre_clock_tree/fir.congmap.gz ...
[10/29 17:29:44    710s] 2023/10/29 17:29:44 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:29:44    710s] 2023/10/29 17:29:44 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:29:44    710s] Saving CPF database ...
[10/29 17:29:44    710s] *** End saving CPF database: cpu=0:00:00.02 real=0:00:00.00 ***
[10/29 17:29:46    711s] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[10/29 17:29:46    711s] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[10/29 17:29:46    711s] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[10/29 17:29:46    711s] Generated self-contained design pre_clock_tree
[10/29 17:29:46    711s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/29 17:29:46    711s] #% End write_db save design ... (date=10/29 17:29:46, total cpu=0:00:03.3, real=0:00:05.0, peak res=1557.4M, current mem=1553.2M)
[10/29 17:29:46    711s] 
[10/29 17:29:46    711s] *** Summary of all messages that are not suppressed in this session:
[10/29 17:29:46    711s] Severity  ID               Count  Summary                                  
[10/29 17:29:46    711s] WARNING   IMPUDM-33            3  Global variable "%s" is obsolete and wil...
[10/29 17:29:46    711s] *** Message Summary: 3 warning(s), 0 error(s)
[10/29 17:29:46    711s] 
[10/29 17:29:46    711s] @file(par.tcl) 186: puts "ln -sfn pre_clock_tree latest" 
[10/29 17:29:46    711s] ln -sfn pre_clock_tree latest
[10/29 17:29:46    711s] @file(par.tcl) 187: ln -sfn pre_clock_tree latest
[10/29 17:29:46    711s] @file(par.tcl) 188: puts "create_clock_tree_spec" 
[10/29 17:29:46    711s] create_clock_tree_spec
[10/29 17:29:46    711s] @file(par.tcl) 189: create_clock_tree_spec
[10/29 17:29:46    711s] Creating clock tree spec for modes (timing configs): my_constraint_mode
[10/29 17:29:46    711s] cts_spec_config_create_generator_skew_groups=true: create_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[10/29 17:29:46    711s] Creating Cell Server ...(0, 0, 0, 0)
[10/29 17:29:46    711s] Summary for sequential cells identification: 
[10/29 17:29:46    711s]   Identified SBFF number: 45
[10/29 17:29:46    711s]   Identified MBFF number: 0
[10/29 17:29:46    711s]   Identified SB Latch number: 0
[10/29 17:29:46    711s]   Identified MB Latch number: 0
[10/29 17:29:46    711s]   Not identified SBFF number: 0
[10/29 17:29:46    711s]   Not identified MBFF number: 0
[10/29 17:29:46    711s]   Not identified SB Latch number: 0
[10/29 17:29:46    711s]   Not identified MB Latch number: 0
[10/29 17:29:46    711s]   Number of sequential cells which are not FFs: 23
[10/29 17:29:46    711s]  Visiting view : ss_100C_1v60.setup_view
[10/29 17:29:46    711s]    : PowerDomain = none : Weighted F : unweighted  = 66.90 (1.000) with rcCorner = 0
[10/29 17:29:46    711s]    : PowerDomain = none : Weighted F : unweighted  = 52.70 (1.000) with rcCorner = -1
[10/29 17:29:46    711s]  Visiting view : ff_n40C_1v95.hold_view
[10/29 17:29:46    711s]    : PowerDomain = none : Weighted F : unweighted  = 28.70 (1.000) with rcCorner = 1
[10/29 17:29:46    711s]    : PowerDomain = none : Weighted F : unweighted  = 22.30 (1.000) with rcCorner = -1
[10/29 17:29:46    711s]  Setting StdDelay to 66.90
[10/29 17:29:46    711s] Creating Cell Server, finished. 
[10/29 17:29:46    711s] 
[10/29 17:29:46    711s] Reset timing graph...
[10/29 17:29:46    711s] Ignoring AAE DB Resetting ...
[10/29 17:29:46    711s] Reset timing graph done.
[10/29 17:29:46    711s] Ignoring AAE DB Resetting ...
[10/29 17:29:46    711s] Analyzing clock structure...
[10/29 17:29:46    711s] Analyzing clock structure done.
[10/29 17:29:46    711s] Reset timing graph...
[10/29 17:29:46    711s] Ignoring AAE DB Resetting ...
[10/29 17:29:46    711s] Reset timing graph done.
[10/29 17:29:46    711s] Extracting original clock gating for clk...
[10/29 17:29:46    711s]   clock_tree clk contains 20 sinks and 0 clock gates.
[10/29 17:29:46    711s]   Extraction for clk complete.
[10/29 17:29:46    711s] Extracting original clock gating for clk done.
[10/29 17:29:46    711s] The skew group clk/my_constraint_mode was created. It contains 20 sinks and 1 sources.
[10/29 17:29:46    711s] Checking clock tree convergence...
[10/29 17:29:46    711s] Checking clock tree convergence done.
[10/29 17:29:46    711s] @file(par.tcl) 190: puts "ccopt_design -hold -report_dir hammer_cts_debug -report_prefix hammer_cts" 
[10/29 17:29:46    711s] ccopt_design -hold -report_dir hammer_cts_debug -report_prefix hammer_cts
[10/29 17:29:46    711s] @file(par.tcl) 191: ccopt_design -hold -report_dir hammer_cts_debug -report_prefix hammer_cts
[10/29 17:29:46    711s] #% Begin ccopt_design (date=10/29 17:29:46, mem=1537.2M)
[10/29 17:29:46    711s] Runtime...
[10/29 17:29:46    711s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[10/29 17:29:46    711s] Preferred extra space for top nets is 0
[10/29 17:29:46    711s] Preferred extra space for trunk nets is 1
[10/29 17:29:46    711s] Preferred extra space for leaf nets is 1
[10/29 17:29:46    711s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the attribute cts_change_fences_to_guides has been set to false.
[10/29 17:29:46    711s] Set place::cacheFPlanSiteMark to 1
[10/29 17:29:46    711s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[10/29 17:29:46    711s] Using CCOpt effort standard.
[10/29 17:29:46    711s] CCOpt::Phase::Initialization...
[10/29 17:29:46    711s] Check Prerequisites...
[10/29 17:29:46    711s] Leaving CCOpt scope - CheckPlace...
[10/29 17:29:46    711s] OPERPROF: Starting checkPlace at level 1, MEM:2108.9M
[10/29 17:29:46    711s] #spOpts: N=130 cut2cut 
[10/29 17:29:47    711s] OPERPROF:   Starting PlacementCheckFixedInst at level 2, MEM:2108.9M
[10/29 17:29:47    711s] OPERPROF:   Finished PlacementCheckFixedInst at level 2, CPU:0.021, REAL:0.021, MEM:2108.9M
[10/29 17:29:47    711s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2108.9M
[10/29 17:29:47    711s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:2108.9M
[10/29 17:29:47    711s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:2108.9M
[10/29 17:29:47    711s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:2108.9M
[10/29 17:29:47    711s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:2108.9M
[10/29 17:29:47    711s] Core basic site is unithd
[10/29 17:29:47    711s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:2108.9M
[10/29 17:29:47    712s] SiteArray: one-level site array dimensions = 1463 x 8652
[10/29 17:29:47    712s] SiteArray: use 50,631,504 bytes
[10/29 17:29:47    712s] SiteArray: current memory after site array memory allocatiion 2108.9M
[10/29 17:29:47    712s] SiteArray: FP blocked sites are writable
[10/29 17:29:47    712s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:2108.9M
[10/29 17:29:47    712s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.000, MEM:2108.9M
[10/29 17:29:47    712s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:2108.9M
[10/29 17:29:47    712s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.155, REAL:0.156, MEM:2108.9M
[10/29 17:29:47    712s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:2108.9M
[10/29 17:29:47    712s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:2108.9M
[10/29 17:29:47    712s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:2108.9M
[10/29 17:29:47    712s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:2108.9M
[10/29 17:29:47    712s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.235, REAL:0.238, MEM:2108.9M
[10/29 17:29:47    712s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:2108.9M
[10/29 17:29:47    712s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.094, REAL:0.095, MEM:2108.9M
[10/29 17:29:47    712s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:2108.9M
[10/29 17:29:47    712s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:0.008, REAL:0.008, MEM:2108.9M
[10/29 17:29:47    712s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:2108.9M
[10/29 17:29:47    712s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.020, REAL:0.021, MEM:2108.9M
[10/29 17:29:47    712s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:0.392, REAL:0.396, MEM:2108.9M
[10/29 17:29:47    712s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:2108.9M
[10/29 17:29:47    712s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.010, REAL:0.010, MEM:2108.9M
[10/29 17:29:47    712s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:2108.9M
[10/29 17:29:47    712s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.035, REAL:0.035, MEM:2108.9M
[10/29 17:29:47    712s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:2108.9M
[10/29 17:29:47    712s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.000, MEM:2108.9M
[10/29 17:29:47    712s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.477, REAL:0.482, MEM:2108.9M
[10/29 17:29:47    712s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.477, REAL:0.482, MEM:2108.9M
[10/29 17:29:47    712s] OPERPROF:   Starting PlacementInitFence at level 2, MEM:2108.9M
[10/29 17:29:47    712s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:2108.9M
[10/29 17:29:47    712s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:2108.9M
[10/29 17:29:47    712s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:2108.9M
[10/29 17:29:47    712s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.159, REAL:0.161, MEM:2108.9M
[10/29 17:29:47    712s] 
[10/29 17:29:47    712s] OPERPROF:   Finished PlacementInitFence at level 2, CPU:0.184, REAL:0.186, MEM:2108.9M
[10/29 17:29:47    712s] Begin checking placement ... (start mem=2108.9M, init mem=2108.9M)
[10/29 17:29:47    712s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:2108.9M
[10/29 17:29:49    714s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:1.659, REAL:1.673, MEM:2108.9M
[10/29 17:29:49    714s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:2108.9M
[10/29 17:29:49    714s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.028, REAL:0.028, MEM:2108.9M
[10/29 17:29:49    714s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:2108.9M
[10/29 17:29:49    714s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.029, REAL:0.029, MEM:2108.9M
[10/29 17:29:49    714s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2108.9M
[10/29 17:29:49    714s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.102, REAL:0.102, MEM:2108.9M
[10/29 17:29:49    714s] OPERPROF:   Starting checkPlace/Adj-Rule-Check at level 2, MEM:2108.9M
[10/29 17:29:50    714s] OPERPROF:   Finished checkPlace/Adj-Rule-Check at level 2, CPU:0.307, REAL:0.309, MEM:2108.9M
[10/29 17:29:50    714s] *info: Placed = 399476         (Fixed = 399399)
[10/29 17:29:50    714s] *info: Unplaced = 0           
[10/29 17:29:50    714s] Placement Density:0.01%(1032/15337806)
[10/29 17:29:50    714s] Placement Density (including fixed std cells):3.16%(500760/15837534)
[10/29 17:29:50    715s] PowerDomain Density <AO>:0.01%(835/15337806)
[10/29 17:29:50    715s] OPERPROF:   Starting CheckPlaceCleanup at level 2, MEM:2108.9M
[10/29 17:29:50    715s] OPERPROF:     Starting PlacementCleanupFence at level 3, MEM:2108.9M
[10/29 17:29:50    715s] OPERPROF:     Finished PlacementCleanupFence at level 3, CPU:0.024, REAL:0.025, MEM:2108.9M
[10/29 17:29:50    715s] OPERPROF:     Starting spFreeFakeNetlist at level 3, MEM:2108.9M
[10/29 17:29:50    715s] OPERPROF:     Finished spFreeFakeNetlist at level 3, CPU:0.000, REAL:0.000, MEM:2108.9M
[10/29 17:29:50    715s] OPERPROF:   Finished CheckPlaceCleanup at level 2, CPU:0.126, REAL:0.127, MEM:2108.9M
[10/29 17:29:50    715s] OPERPROF:   Starting Placement-Reset-Physical-Only-Inst-Cache at level 2, MEM:2108.9M
[10/29 17:29:50    715s] Finished check_place (total: cpu=0:00:03.4, real=0:00:04.0; vio checks: cpu=0:00:02.3, real=0:00:03.0; mem=2108.9M)
[10/29 17:29:50    715s] OPERPROF:   Finished Placement-Reset-Physical-Only-Inst-Cache at level 2, CPU:0.015, REAL:0.015, MEM:2108.9M
[10/29 17:29:50    715s] OPERPROF: Finished checkPlace at level 1, CPU:3.417, REAL:3.445, MEM:2108.9M
[10/29 17:29:50    715s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:03.5 real=0:00:03.5)
[10/29 17:29:50    715s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:29:50    715s] UM:                                                                   Leaving CCOpt scope - CheckPlace
[10/29 17:29:50    715s] Validating CTS configuration...
[10/29 17:29:50    715s] CCOpt power management detected and enabled.
[10/29 17:29:50    715s] Checking module port directions...
[10/29 17:29:50    715s] Leaving CCOpt scope...
[10/29 17:29:50    715s] Leaving CCOpt scope done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/29 17:29:50    715s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:29:50    715s] UM:                                                                   Leaving CCOpt scope
[10/29 17:29:50    715s] Checking module port directions done. (took cpu=0:00:00.1 real=0:00:00.1)
[10/29 17:29:50    715s] Non-default CCOpt properties:
[10/29 17:29:50    715s] preferred_extra_space is set for at least one key
[10/29 17:29:50    715s] primary_delay_corner: ss_100C_1v60.setup_delay (default: )
[10/29 17:29:50    715s] route_type is set for at least one key
[10/29 17:29:50    715s] target_skew is set for at least one key
[10/29 17:29:50    715s] Using cell based legalization.
[10/29 17:29:50    715s] OPERPROF: Starting DPlace-Init at level 1, MEM:2108.9M
[10/29 17:29:50    715s] #spOpts: N=130 cut2cut 
[10/29 17:29:50    715s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2108.9M
[10/29 17:29:50    715s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:2108.9M
[10/29 17:29:50    715s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:2108.9M
[10/29 17:29:50    715s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:2108.9M
[10/29 17:29:50    715s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:2108.9M
[10/29 17:29:50    715s] Core basic site is unithd
[10/29 17:29:50    715s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:2108.9M
[10/29 17:29:50    715s] SiteArray: one-level site array dimensions = 1463 x 8652
[10/29 17:29:50    715s] SiteArray: use 50,631,504 bytes
[10/29 17:29:50    715s] SiteArray: current memory after site array memory allocatiion 2108.9M
[10/29 17:29:50    715s] SiteArray: FP blocked sites are writable
[10/29 17:29:51    715s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:2108.9M
[10/29 17:29:51    715s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.000, MEM:2108.9M
[10/29 17:29:51    715s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:2108.9M
[10/29 17:29:51    716s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.156, REAL:0.157, MEM:2108.9M
[10/29 17:29:51    716s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:2108.9M
[10/29 17:29:51    716s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:2108.9M
[10/29 17:29:51    716s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:2108.9M
[10/29 17:29:51    716s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:2108.9M
[10/29 17:29:51    716s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.209, REAL:0.211, MEM:2108.9M
[10/29 17:29:51    716s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:2108.9M
[10/29 17:29:51    716s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.000, REAL:0.000, MEM:2108.9M
[10/29 17:29:51    716s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:2108.9M
[10/29 17:29:51    716s] OPERPROF:           Starting RoutingBlockageAnalysis at level 6, MEM:2108.9M
[10/29 17:29:51    716s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[10/29 17:29:51    716s] Mark StBox On SiteArr starts
[10/29 17:29:51    716s] Mark StBox On SiteArr ends
[10/29 17:29:51    716s] OPERPROF:           Finished RoutingBlockageAnalysis at level 6, CPU:0.264, REAL:0.077, MEM:2108.9M
[10/29 17:29:51    716s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:0.271, REAL:0.084, MEM:2108.9M
[10/29 17:29:51    716s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:2108.9M
[10/29 17:29:51    716s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.022, REAL:0.023, MEM:2108.9M
[10/29 17:29:51    716s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:0.610, REAL:0.428, MEM:2108.9M
[10/29 17:29:51    716s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:2108.9M
[10/29 17:29:51    716s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.009, REAL:0.009, MEM:2108.9M
[10/29 17:29:51    716s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:2108.9M
[10/29 17:29:51    716s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.035, REAL:0.035, MEM:2108.9M
[10/29 17:29:51    716s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:2108.9M
[10/29 17:29:52    717s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.945, REAL:0.952, MEM:2108.9M
[10/29 17:29:52    717s] OPERPROF:       Starting CMU at level 4, MEM:2108.9M
[10/29 17:29:52    717s] OPERPROF:       Finished CMU at level 4, CPU:0.026, REAL:0.025, MEM:2108.9M
[10/29 17:29:52    717s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:1.848, REAL:1.675, MEM:2108.9M
[10/29 17:29:52    717s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:1.849, REAL:1.675, MEM:2108.9M
[10/29 17:29:52    717s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2108.9M
[10/29 17:29:52    717s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2108.9M
[10/29 17:29:52    717s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:2108.9M
[10/29 17:29:52    717s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:2108.9M
[10/29 17:29:52    717s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:2108.9M
[10/29 17:29:52    717s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:2108.9M
[10/29 17:29:52    717s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.162, REAL:0.163, MEM:2108.9M
[10/29 17:29:52    717s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.186, REAL:0.187, MEM:2108.9M
[10/29 17:29:52    717s] [CPU] DPlace-Init (cpu=0:00:02.4, real=0:00:02.0, mem=2108.9MB).
[10/29 17:29:52    717s] OPERPROF: Finished DPlace-Init at level 1, CPU:2.387, REAL:2.217, MEM:2108.9M
[10/29 17:29:52    717s] (I)       Load db... (mem=2108.9M)
[10/29 17:29:52    717s] (I)       Read data from FE... (mem=2108.9M)
[10/29 17:29:52    717s] (I)       Read nodes and places... (mem=2108.9M)
[10/29 17:29:53    718s] (I)       Number of ignored instance 0
[10/29 17:29:53    718s] (I)       numMoveCells=77, numMacros=0  numPads=22  numMultiRowHeightInsts=0
[10/29 17:29:53    718s] (I)       Done Read nodes and places (cpu=0.712s, mem=2236.4M)
[10/29 17:29:53    718s] (I)       Read rows... (mem=2236.4M)
[10/29 17:29:53    718s] (I)       Done Read rows (cpu=0.000s, mem=2236.4M)
[10/29 17:29:53    718s] (I)       Read module constraints... (mem=2236.4M)
[10/29 17:29:53    718s] (I)       Done Read module constraints (cpu=0.000s, mem=2236.4M)
[10/29 17:29:53    718s] (I)       Done Read data from FE (cpu=0.713s, mem=2236.4M)
[10/29 17:29:53    718s] (I)       Done Load db (cpu=0.713s, mem=2236.4M)
[10/29 17:29:53    718s] (I)       Constructing placeable region... (mem=2236.4M)
[10/29 17:29:53    718s] (I)       Constructing bin map
[10/29 17:29:53    718s] (I)       Initialize bin information with width=27200 height=27200
[10/29 17:29:53    718s] (I)       Done constructing bin map
[10/29 17:29:53    718s] (I)       Removing 0 blocked bin with high fixed inst density
[10/29 17:29:53    718s] (I)       Compute region effective width... (mem=2236.4M)
[10/29 17:29:53    718s] (I)       Done Compute region effective width (cpu=0.022s, mem=2236.4M)
[10/29 17:29:53    718s] (I)       Done Constructing placeable region (cpu=0.205s, mem=2236.4M)
[10/29 17:29:53    718s] Route type trimming info:
[10/29 17:29:53    718s]   No route type modifications were made.
[10/29 17:29:53    718s] Accumulated time to calculate placeable region: 9e-06
[10/29 17:29:53    718s] Accumulated time to calculate placeable region: 1.2e-05
[10/29 17:29:53    718s] Accumulated time to calculate placeable region: 1.5e-05
[10/29 17:29:53    718s] **WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain AO, while balancing clock_tree clk. If this is not intended behavior, you can specify a list of base_cells to use with the buffer_cells attribute.
[10/29 17:29:53    718s] (I)       Initializing Steiner engine. 
[10/29 17:29:57    722s] Rebuilding timing graph...
[10/29 17:29:57    722s] Topological Sorting (REAL = 0:00:00.0, MEM = 2985.3M, InitMEM = 2985.3M)
[10/29 17:29:57    722s] Rebuilding timing graph done.
[10/29 17:29:57    722s] End AAE Lib Interpolated Model. (MEM=2985.32 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 17:29:57    722s] Library trimming inverters in power domain AO and half-corner ss_100C_1v60.setup_delay:setup.late removed 0 of 3 cells
[10/29 17:29:57    722s] Original list had 3 cells:
[10/29 17:29:57    722s] sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__clkinv_4 
[10/29 17:29:57    722s] Library trimming was not able to trim any cells:
[10/29 17:29:57    722s] sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__clkinv_4 
[10/29 17:29:57    722s] Clock tree balancer configuration for clock_tree clk:
[10/29 17:29:57    722s] Non-default CCOpt properties:
[10/29 17:29:57    722s]   route_type (leaf): default_route_type_leaf (default: default)
[10/29 17:29:57    722s]   route_type (trunk): default_route_type_nonleaf (default: default)
[10/29 17:29:57    722s]   route_type (top): default_route_type_nonleaf (default: default)
[10/29 17:29:57    722s] For power domain AO:
[10/29 17:29:57    722s]   Buffers:     
[10/29 17:29:57    722s]   Inverters:   sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__clkinv_4 
[10/29 17:29:57    722s]   Clock gates: sky130_fd_sc_hd__sdlclkp_4 sky130_fd_sc_hd__sdlclkp_2 sky130_fd_sc_hd__sdlclkp_1 
[10/29 17:29:57    722s]   Unblocked area available for placement of any clock cells in power_domain AO: 15813737.878um^2
[10/29 17:29:57    722s] Top Routing info:
[10/29 17:29:57    722s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met3/met2; 
[10/29 17:29:57    722s]   Unshielded; Mask Constraint: 0; Source: cts_route_type.
[10/29 17:29:57    722s] Trunk Routing info:
[10/29 17:29:57    722s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met3/met2; 
[10/29 17:29:57    722s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[10/29 17:29:57    722s] Leaf Routing info:
[10/29 17:29:57    722s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: met3/met2; 
[10/29 17:29:57    722s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[10/29 17:29:57    722s] For timing_corner ss_100C_1v60.setup_delay:setup, late and power domain AO:
[10/29 17:29:57    722s]   Slew time target (leaf):    0.223ns
[10/29 17:29:57    722s]   Slew time target (trunk):   0.223ns
[10/29 17:29:57    722s]   Slew time target (top):     0.223ns (Note: no nets are considered top nets in this clock tree)
[10/29 17:29:57    722s]   Buffer unit delay: 0.262ns
[10/29 17:29:57    722s]   Buffer max distance: 844.616um
[10/29 17:29:57    722s] Fastest wire driving cells and distances:
[10/29 17:29:57    722s]   Inverter  : {lib_cell:sky130_fd_sc_hd__clkinv_16, fastest_considered_half_corner=ss_100C_1v60.setup_delay:setup.late, optimalDrivingDistance=844.616um, saturatedSlew=0.203ns, speed=3110.352um per ns, cellArea=35.553um^2 per 1000um}
[10/29 17:29:57    722s]   Clock gate: {lib_cell:sky130_fd_sc_hd__sdlclkp_4, fastest_considered_half_corner=ss_100C_1v60.setup_delay:setup.late, optimalDrivingDistance=205.906um, saturatedSlew=0.203ns, speed=444.338um per ns, cellArea=109.378um^2 per 1000um}
[10/29 17:29:57    722s] 
[10/29 17:29:57    722s] 
[10/29 17:29:57    722s] Logic Sizing Table:
[10/29 17:29:57    722s] 
[10/29 17:29:57    722s] ----------------------------------------------------------
[10/29 17:29:57    722s] Cell    Instance count    Source    Eligible library cells
[10/29 17:29:57    722s] ----------------------------------------------------------
[10/29 17:29:57    722s]   (empty table)
[10/29 17:29:57    722s] ----------------------------------------------------------
[10/29 17:29:57    722s] 
[10/29 17:29:57    722s] 
[10/29 17:29:57    722s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group clk/my_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.262ns. The skew target has been relaxed to 0.262ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[10/29 17:29:57    722s] Type 'man IMPCCOPT-1261' for more detail.
[10/29 17:29:57    722s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group clk/my_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.262ns. The skew target has been relaxed to 0.262ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[10/29 17:29:57    722s] Type 'man IMPCCOPT-1261' for more detail.
[10/29 17:29:57    722s] Clock tree balancer configuration for skew_group clk/my_constraint_mode:
[10/29 17:29:57    722s]   Sources:                     pin clk
[10/29 17:29:57    722s]   Total number of sinks:       20
[10/29 17:29:57    722s]   Delay constrained sinks:     20
[10/29 17:29:57    722s]   Non-leaf sinks:              0
[10/29 17:29:57    722s]   Ignore pins:                 0
[10/29 17:29:57    722s]  Timing corner ss_100C_1v60.setup_delay:setup.late:
[10/29 17:29:57    722s]   Skew target:                 0.262ns
[10/29 17:29:57    722s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers met2-met3 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[10/29 17:29:57    722s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers met2-met3 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[10/29 17:29:57    722s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers met2-met3 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[10/29 17:29:57    722s] Primary reporting skew group is skew_group clk/my_constraint_mode with 20 clock sinks.
[10/29 17:29:57    722s] 
[10/29 17:29:57    722s] Via Selection for Estimated Routes (rule default):
[10/29 17:29:57    722s] 
[10/29 17:29:57    722s] -----------------------------------------------------------------
[10/29 17:29:57    722s] Layer        Via Cell     Res.     Cap.     RC       Top of Stack
[10/29 17:29:57    722s] Range                     (Ohm)    (fF)     (fs)     Only
[10/29 17:29:57    722s] -----------------------------------------------------------------
[10/29 17:29:57    722s] li1-met1     L1M1_PR      4.000    0.000    0.000    false
[10/29 17:29:57    722s] met1-met2    M1M2_PR_M    4.000    0.000    0.000    false
[10/29 17:29:57    722s] met2-met3    M2M3_PR_R    4.000    0.000    0.000    false
[10/29 17:29:57    722s] met3-met4    M3M4_PR      4.000    0.000    0.000    false
[10/29 17:29:57    722s] met4-met5    M4M5_PR      4.000    0.000    0.000    false
[10/29 17:29:57    722s] -----------------------------------------------------------------
[10/29 17:29:57    722s] 
[10/29 17:29:57    722s] No ideal or dont_touch nets found in the clock tree
[10/29 17:29:57    722s] 
[10/29 17:29:57    722s] Filtering reasons for cell type: buffer
[10/29 17:29:57    722s] =======================================
[10/29 17:29:57    722s] 
[10/29 17:29:57    722s] ---------------------------------------------------------------------------------------------------------------------------------------------
[10/29 17:29:57    722s] Clock trees    Power domain    Reason                         Library cells
[10/29 17:29:57    722s] ---------------------------------------------------------------------------------------------------------------------------------------------
[10/29 17:29:57    722s] all            AO              Unbalanced rise/fall delays    { sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__buf_16
[10/29 17:29:57    722s]                                                                 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6
[10/29 17:29:57    722s]                                                                 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__clkbuf_16
[10/29 17:29:57    722s]                                                                 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__clkbuf_8
[10/29 17:29:57    722s]                                                                 sky130_fd_sc_hd__dlymetal6s2s_1 sky130_fd_sc_hd__lpflow_clkbufkapwr_1
[10/29 17:29:57    722s]                                                                 sky130_fd_sc_hd__lpflow_clkbufkapwr_16 sky130_fd_sc_hd__lpflow_clkbufkapwr_2
[10/29 17:29:57    722s]                                                                 sky130_fd_sc_hd__lpflow_clkbufkapwr_4 sky130_fd_sc_hd__lpflow_clkbufkapwr_8 }
[10/29 17:29:57    722s] ---------------------------------------------------------------------------------------------------------------------------------------------
[10/29 17:29:57    722s] 
[10/29 17:29:57    722s] Filtering reasons for cell type: inverter
[10/29 17:29:57    722s] =========================================
[10/29 17:29:57    722s] 
[10/29 17:29:57    722s] -------------------------------------------------------------------------------------------------------------------------------------------------------------------
[10/29 17:29:57    722s] Clock trees    Power domain    Reason                         Library cells
[10/29 17:29:57    722s] -------------------------------------------------------------------------------------------------------------------------------------------------------------------
[10/29 17:29:57    722s] all            AO              Unbalanced rise/fall delays    { sky130_fd_sc_hd__bufinv_16 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_1
[10/29 17:29:57    722s]                                                                 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__clkinvlp_2 sky130_fd_sc_hd__clkinvlp_4
[10/29 17:29:57    722s]                                                                 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__inv_16
[10/29 17:29:57    722s]                                                                 sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6
[10/29 17:29:57    722s]                                                                 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__lpflow_clkinvkapwr_1 sky130_fd_sc_hd__lpflow_clkinvkapwr_16
[10/29 17:29:57    722s]                                                                 sky130_fd_sc_hd__lpflow_clkinvkapwr_2 }
[10/29 17:29:57    722s] all            AO              Wrong power context            { sky130_fd_sc_hd__lpflow_clkinvkapwr_4 sky130_fd_sc_hd__lpflow_clkinvkapwr_8 }
[10/29 17:29:57    722s] -------------------------------------------------------------------------------------------------------------------------------------------------------------------
[10/29 17:29:57    722s] 
[10/29 17:29:57    722s] 
[10/29 17:29:57    722s] Validating CTS configuration done. (took cpu=0:00:07.5 real=0:00:07.4)
[10/29 17:29:57    722s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:29:57    722s] UM:                                                                   Validating CTS configuration
[10/29 17:29:57    722s] CCOpt configuration status: all checks passed.
[10/29 17:29:57    722s] External - Set all clocks to propagated mode...
[10/29 17:29:57    722s] Innovus will update I/O latencies
[10/29 17:29:57    722s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/29 17:29:57    722s] Check Prerequisites done. (took cpu=0:00:11.2 real=0:00:11.0)
[10/29 17:29:58    723s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:29:58    723s] UM:                                                                   Check Prerequisites
[10/29 17:29:58    723s] CCOpt::Phase::Initialization done. (took cpu=0:00:11.2 real=0:00:11.1)
[10/29 17:29:58    723s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:29:58    723s] UM:         15.02             17                                      CCOpt::Phase::Initialization
[10/29 17:29:58    723s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:3004.4M
[10/29 17:29:58    723s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.042, REAL:0.043, MEM:3004.4M
[10/29 17:29:58    723s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:3004.4M
[10/29 17:29:58    723s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:3004.4M
[10/29 17:29:58    723s] Executing ccopt post-processing.
[10/29 17:29:58    723s] Synthesizing clock trees with CCOpt...
[10/29 17:29:58    723s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/29 17:29:58    723s] CCOpt::Phase::PreparingToBalance...
[10/29 17:29:58    723s] Leaving CCOpt scope - Initializing power interface...
[10/29 17:29:58    723s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/29 17:29:58    723s] 
[10/29 17:29:58    723s] Positive (advancing) pin insertion delays
[10/29 17:29:58    723s] =========================================
[10/29 17:29:58    723s] 
[10/29 17:29:58    723s] Found 0 advances (0.000% of 20 clock tree sinks)
[10/29 17:29:58    723s] 
[10/29 17:29:58    723s] Negative (delaying) pin insertion delays
[10/29 17:29:58    723s] ========================================
[10/29 17:29:58    723s] 
[10/29 17:29:58    723s] Found 0 delays (0.000% of 20 clock tree sinks)
[10/29 17:29:58    723s] 
[10/29 17:29:58    723s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[10/29 17:29:58    723s] ### Creating LA Mngr. totSessionCpu=0:12:04 mem=3004.4M
[10/29 17:29:58    723s] ### Creating LA Mngr, finished. totSessionCpu=0:12:04 mem=3004.4M
[10/29 17:29:58    723s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[10/29 17:29:58    723s] Type 'man IMPPTN-1250' for more detail.
[10/29 17:29:58    723s] (I)       Reading DB...
[10/29 17:29:58    723s] (I)       Read data from FE... (mem=3004.4M)
[10/29 17:29:58    723s] (I)       Read nodes and places... (mem=3004.4M)
[10/29 17:29:59    724s] (I)       Done Read nodes and places (cpu=0.549s, mem=3004.4M)
[10/29 17:29:59    724s] (I)       Read nets... (mem=3004.4M)
[10/29 17:29:59    724s] (I)       Done Read nets (cpu=0.000s, mem=3004.4M)
[10/29 17:29:59    724s] (I)       Done Read data from FE (cpu=0.550s, mem=3004.4M)
[10/29 17:29:59    724s] (I)       before initializing RouteDB syMemory usage = 3004.4 MB
[10/29 17:29:59    724s] (I)       congestionReportName   : 
[10/29 17:29:59    724s] (I)       layerRangeFor2DCongestion : 
[10/29 17:29:59    724s] (I)       buildTerm2TermWires    : 1
[10/29 17:29:59    724s] (I)       doTrackAssignment      : 1
[10/29 17:29:59    724s] (I)       dumpBookshelfFiles     : 0
[10/29 17:29:59    724s] (I)       numThreads             : 4
[10/29 17:29:59    724s] (I)       bufferingAwareRouting  : false
[10/29 17:29:59    724s] (I)       honorPin               : false
[10/29 17:29:59    724s] (I)       honorPinGuide          : true
[10/29 17:29:59    724s] (I)       honorPartition         : false
[10/29 17:29:59    724s] (I)       honorPartitionAllowFeedthru: false
[10/29 17:29:59    724s] (I)       allowPartitionCrossover: false
[10/29 17:29:59    724s] (I)       [10/29 17:29:59    724s] [NR-eGR] honorMsvRouteConstraint: false
honorSingleEntry       : true
[10/29 17:29:59    724s] (I)       honorSingleEntryStrong : true
[10/29 17:29:59    724s] (I)       handleViaSpacingRule   : false
[10/29 17:29:59    724s] (I)       handleEolSpacingRule   : false
[10/29 17:29:59    724s] (I)       PDConstraint           : none
[10/29 17:29:59    724s] (I)       expBetterNDRHandling   : false
[10/29 17:29:59    724s] (I)       routingEffortLevel     : 3
[10/29 17:29:59    724s] (I)       effortLevel            : standard
[10/29 17:29:59    724s] [NR-eGR] honorClockSpecNDR      : 0
[10/29 17:29:59    724s] (I)       relaxedTopLayerCeiling : 127
[10/29 17:29:59    724s] [NR-eGR] minRouteLayer          : 2
[10/29 17:29:59    724s] [NR-eGR] maxRouteLayer          : 127
[10/29 17:29:59    724s] (I)       relaxedBottomLayerFloor: 2
[10/29 17:29:59    724s] (I)       numRowsPerGCell        : 1
[10/29 17:29:59    724s] (I)       speedUpLargeDesign     : 0
[10/29 17:29:59    724s] (I)       multiThreadingTA       : 1
[10/29 17:29:59    724s] (I)       optimizationMode       : false
[10/29 17:29:59    724s] (I)       routeSecondPG          : false
[10/29 17:29:59    724s] (I)       scenicRatioForLayerRelax: 0.00
[10/29 17:29:59    724s] (I)       detourLimitForLayerRelax: 0.00
[10/29 17:29:59    724s] (I)       punchThroughDistance   : 500.00
[10/29 17:29:59    724s] (I)       scenicBound            : 1.15
[10/29 17:29:59    724s] (I)       maxScenicToAvoidBlk    : 100.00
[10/29 17:29:59    724s] (I)       source-to-sink ratio   : 0.00
[10/29 17:29:59    724s] (I)       targetCongestionRatioH : 1.00
[10/29 17:29:59    724s] (I)       targetCongestionRatioV : 1.00
[10/29 17:29:59    724s] (I)       layerCongestionRatio   : 0.70
[10/29 17:29:59    724s] (I)       m1CongestionRatio      : 0.10
[10/29 17:29:59    724s] (I)       m2m3CongestionRatio    : 0.70
[10/29 17:29:59    724s] (I)       localRouteEffort       : 1.00
[10/29 17:29:59    724s] (I)       numSitesBlockedByOneVia: 8.00
[10/29 17:29:59    724s] (I)       supplyScaleFactorH     : 1.00
[10/29 17:29:59    724s] (I)       supplyScaleFactorV     : 1.00
[10/29 17:29:59    724s] (I)       highlight3DOverflowFactor: 0.00
[10/29 17:29:59    724s] (I)       routeVias              : 
[10/29 17:29:59    724s] (I)       readTROption           : true
[10/29 17:29:59    724s] (I)       extraSpacingFactor     : 1.00
[10/29 17:29:59    724s] (I)       routeSelectedNetsOnly  : false
[10/29 17:29:59    724s] (I)       clkNetUseMaxDemand     : false
[10/29 17:29:59    724s] (I)       extraDemandForClocks   : 0
[10/29 17:29:59    724s] (I)       steinerRemoveLayers    : false
[10/29 17:29:59    724s] (I)       [10/29 17:29:59    724s] [NR-eGR] numTracksPerClockWire  : 0
demoteLayerScenicScale : 1.00
[10/29 17:29:59    724s] (I)       nonpreferLayerCostScale : 100.00
[10/29 17:29:59    724s] (I)       similarTopologyRoutingFast : false
[10/29 17:29:59    724s] (I)       spanningTreeRefinement : false
[10/29 17:29:59    724s] (I)       spanningTreeRefinementAlpha : -1.00
[10/29 17:29:59    724s] (I)       starting read tracks
[10/29 17:29:59    724s] (I)       build grid graph
[10/29 17:29:59    724s] (I)       build grid graph start
[10/29 17:29:59    724s] (I)       build grid graph end
[10/29 17:29:59    724s] (I)       merge level 0
[10/29 17:29:59    724s] (I)       numViaLayers=6
[10/29 17:29:59    724s] (I)       Reading via L1M1_PR for layer: 0 
[10/29 17:29:59    724s] (I)       Reading via M1M2_PR_M for layer: 1 
[10/29 17:29:59    724s] (I)       Reading via M2M3_PR_R for layer: 2 
[10/29 17:29:59    724s] (I)       Reading via M3M4_PR for layer: 3 
[10/29 17:29:59    724s] (I)       Reading via M4M5_PR for layer: 4 
[10/29 17:29:59    724s] (I)       end build via table
[10/29 17:29:59    724s] [NR-eGR] li1 has no routable track
[10/29 17:29:59    724s] [NR-eGR] met1 has single uniform track structure
[10/29 17:29:59    724s] [NR-eGR] met2 has single uniform track structure
[10/29 17:29:59    724s] [NR-eGR] met3 has single uniform track structure
[10/29 17:29:59    724s] [NR-eGR] met4 has single uniform track structure
[10/29 17:29:59    724s] [NR-eGR] met5 has single uniform track structure
[10/29 17:29:59    724s] [NR-eGR] Read 140028 PG shapes in 0.023 seconds
[10/29 17:29:59    724s] 
[10/29 17:29:59    724s] (I)       readDataFromPlaceDB
[10/29 17:29:59    724s] (I)       Read net information..
[10/29 17:29:59    724s] [NR-eGR] numRoutingBlks=0 numInstBlks=799005 numPGBlocks=140028 numBumpBlks=0 numBoundaryFakeBlks=0
[10/29 17:29:59    724s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[10/29 17:29:59    724s] (I)       Read testcase time = 0.000 seconds
[10/29 17:29:59    724s] 
[10/29 17:29:59    724s] [NR-eGR] Read numTotalNets=96  numIgnoredNets=0
[10/29 17:29:59    724s] (I)       read default dcut vias
[10/29 17:29:59    724s] (I)       Reading via L1M1_PR for layer: 0 
[10/29 17:29:59    724s] (I)       Reading via M1M2_PR_M for layer: 1 
[10/29 17:29:59    724s] (I)       Reading via M2M3_PR_R for layer: 2 
[10/29 17:29:59    724s] (I)       Reading via M3M4_PR for layer: 3 
[10/29 17:29:59    724s] (I)       Reading via M4M5_PR for layer: 4 
[10/29 17:29:59    724s] (I)       early_global_route_priority property id does not exist.
[10/29 17:29:59    724s] (I)       build grid graph start
[10/29 17:29:59    724s] (I)       build grid graph end
[10/29 17:29:59    724s] (I)       Model blockage into capacity
[10/29 17:29:59    724s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[10/29 17:30:00    725s] (I)       Modeling time = 0.937 seconds
[10/29 17:30:00    725s] 
[10/29 17:30:00    725s] (I)       Number of ignored nets = 0
[10/29 17:30:00    725s] (I)       Number of fixed nets = 0.  Ignored: Yes
[10/29 17:30:00    725s] (I)       Number of clock nets = 1.  Ignored: No
[10/29 17:30:00    725s] (I)       Number of analog nets = 0.  Ignored: Yes
[10/29 17:30:00    725s] (I)       Number of special nets = 0.  Ignored: Yes
[10/29 17:30:00    725s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[10/29 17:30:00    725s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[10/29 17:30:00    725s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[10/29 17:30:00    725s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[10/29 17:30:00    725s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/29 17:30:00    725s] (I)       [10/29 17:30:00    725s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
Before initializing earlyGlobalRoute syMemory usage = 3004.4 MB
[10/29 17:30:00    725s] (I)       Ndr track 0 does not exist
[10/29 17:30:00    725s] (I)       Layer1  viaCost=200.00
[10/29 17:30:00    725s] (I)       Layer2  viaCost=200.00
[10/29 17:30:00    725s] (I)       Layer3  viaCost=300.00
[10/29 17:30:00    725s] (I)       Layer4  viaCost=200.00
[10/29 17:30:00    725s] (I)       Layer5  viaCost=200.00
[10/29 17:30:00    725s] (I)       ---------------------Grid Graph Info--------------------
[10/29 17:30:00    725s] (I)       Routing area        : (1840, 1840) - (4000000, 4000000)
[10/29 17:30:00    725s] (I)       Core area           : (10000, 10000) - (3990000, 3990000)
[10/29 17:30:00    725s] (I)       Site width          :   460  (dbu)
[10/29 17:30:00    725s] (I)       Row height          :  2720  (dbu)
[10/29 17:30:00    725s] (I)       GCell width         :  2720  (dbu)
[10/29 17:30:00    725s] (I)       GCell height        :  2720  (dbu)
[10/29 17:30:00    725s] (I)       Grid                :  1470  1470     6
[10/29 17:30:00    725s] (I)       Layer numbers       :     1     2     3     4     5     6
[10/29 17:30:00    725s] (I)       Vertical capacity   :     0     0  2720     0  2720     0
[10/29 17:30:00    725s] (I)       Horizontal capacity :     0  2720     0  2720     0  2720
[10/29 17:30:00    725s] (I)       Default wire width  :   170   140   140   300   300  1600
[10/29 17:30:00    725s] (I)       Default wire space  :   170   140   140   300   300  1600
[10/29 17:30:00    725s] (I)       Default wire pitch  :   340   280   280   600   600  3200
[10/29 17:30:00    725s] (I)       Default pitch size  :   340   340   460   610   690  3660
[10/29 17:30:00    725s] (I)       First track coord   :     0   310   570   410   570  2850
[10/29 17:30:00    725s] (I)       Num tracks per GCell:  8.00  8.00  5.91  4.46  3.94  0.74
[10/29 17:30:00    725s] (I)       Total num of tracks :     0 11764  8695  6557  5797  1092
[10/29 17:30:00    725s] (I)       Num of masks        :     1     1     1     1     1     1
[10/29 17:30:00    725s] (I)       Num of trim masks   :     0     0     0     0     0     0
[10/29 17:30:00    725s] (I)       --------------------------------------------------------
[10/29 17:30:00    725s] 
[10/29 17:30:00    725s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[10/29 17:30:00    725s] (I)       Pitch:  L1=340  L2=340  L3=460  L4=610  L5=690  L6=3660
[10/29 17:30:00    725s] (I)       [10/29 17:30:00    725s] [NR-eGR] ============ Routing rule table ============
[10/29 17:30:00    725s] [NR-eGR] Rule id: 0  Nets: 96 
NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[10/29 17:30:00    725s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[10/29 17:30:00    725s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[10/29 17:30:00    725s] [NR-eGR] ========================================
[10/29 17:30:00    725s] [NR-eGR] 
[10/29 17:30:00    725s] (I)       blocked tracks on layer2 : = 4289792 / 17293080 (24.81%)
[10/29 17:30:00    725s] (I)       blocked tracks on layer3 : = 597720 / 12781650 (4.68%)
[10/29 17:30:00    725s] (I)       blocked tracks on layer4 : = 978620 / 9638790 (10.15%)
[10/29 17:30:00    725s] (I)       blocked tracks on layer5 : = 1318500 / 8521590 (15.47%)
[10/29 17:30:00    725s] (I)       blocked tracks on layer6 : = 956645 / 1605240 (59.60%)
[10/29 17:30:00    725s] (I)       After initializing earlyGlobalRoute syMemory usage = 3004.4 MB
[10/29 17:30:00    725s] (I)       Loading and dumping file time : 1.82 seconds
[10/29 17:30:00    725s] (I)       ============= Initialization =============
[10/29 17:30:00    725s] (I)       totalPins=260  totalGlobalPin=260 (100.00%)
[10/29 17:30:00    725s] (I)       total 2D Cap : 41701151 = (22312808 H, 19388343 V)
[10/29 17:30:00    725s] (I)       ============  Phase 1a Route ============
[10/29 17:30:00    725s] [NR-eGR] Layer group 1: route 96 net(s) in layer range [2, 6]
[10/29 17:30:00    725s] (I)       Phase 1a runs 0.01 seconds
[10/29 17:30:00    725s] (I)       Usage: 6735 = (6482 H, 253 V) = (0.03% H, 0.00% V) = (1.763e+04um H, 6.882e+02um V)
[10/29 17:30:00    725s] (I)       
[10/29 17:30:00    725s] (I)       ============  Phase 1b Route ============
[10/29 17:30:00    725s] (I)       Usage: 6735 = (6482 H, 253 V) = (0.03% H, 0.00% V) = (1.763e+04um H, 6.882e+02um V)
[10/29 17:30:00    725s] (I)       
[10/29 17:30:00    725s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.831920e+04um
[10/29 17:30:00    725s] (I)       ============  Phase 1c Route ============
[10/29 17:30:00    725s] (I)       Usage: 6735 = (6482 H, 253 V) = (0.03% H, 0.00% V) = (1.763e+04um H, 6.882e+02um V)
[10/29 17:30:00    725s] (I)       
[10/29 17:30:00    725s] (I)       ============  Phase 1d Route ============
[10/29 17:30:00    725s] (I)       Usage: 6735 = (6482 H, 253 V) = (0.03% H, 0.00% V) = (1.763e+04um H, 6.882e+02um V)
[10/29 17:30:00    725s] (I)       
[10/29 17:30:00    725s] (I)       ============  Phase 1e Route ============
[10/29 17:30:00    725s] (I)       Phase 1e runs 0.00 seconds
[10/29 17:30:00    725s] (I)       Usage: 6735 = (6482 H, 253 V) = (0.03% H, 0.00% V) = (1.763e+04um H, 6.882e+02um V)
[10/29 17:30:00    725s] (I)       
[10/29 17:30:00    725s] (I)       ============  Phase 1l Route ============
[10/29 17:30:00    725s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.831920e+04um
[10/29 17:30:00    725s] [NR-eGR] 
[10/29 17:30:00    725s] (I)       Phase 1l runs 0.00 seconds
[10/29 17:30:01    726s] (I)       
[10/29 17:30:01    726s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[10/29 17:30:01    726s] [NR-eGR]                        OverCon            
[10/29 17:30:01    726s] [NR-eGR]                         #Gcell     %Gcell
[10/29 17:30:01    726s] [NR-eGR]       Layer                (1)    OverCon 
[10/29 17:30:01    726s] [NR-eGR] ----------------------------------------------
[10/29 17:30:01    726s] [NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[10/29 17:30:01    726s] [NR-eGR]    met1  (2)         2( 0.00%)   ( 0.00%) 
[10/29 17:30:01    726s] [NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[10/29 17:30:01    726s] [NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[10/29 17:30:01    726s] [NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[10/29 17:30:01    726s] [NR-eGR]    met5  (6)         0( 0.00%)   ( 0.00%) 
[10/29 17:30:01    726s] [NR-eGR] ----------------------------------------------
[10/29 17:30:01    726s] [NR-eGR] Total                2( 0.00%)   ( 0.00%) 
[10/29 17:30:01    726s] [NR-eGR] 
[10/29 17:30:01    726s] (I)       Total Global Routing Runtime: 0.75 seconds
[10/29 17:30:01    726s] (I)       total 2D Cap : 41701840 = (22313017 H, 19388823 V)
[10/29 17:30:01    726s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[10/29 17:30:01    726s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[10/29 17:30:01    726s] (I)       ============= track Assignment ============
[10/29 17:30:01    726s] (I)       extract Global 3D Wires
[10/29 17:30:01    726s] (I)       Extract Global WL : time=0.00
[10/29 17:30:01    726s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[10/29 17:30:01    726s] (I)       Initialization real time=0.00 seconds
[10/29 17:30:01    726s] (I)       Run Multi-thread track assignment
[10/29 17:30:02    727s] (I)       Kernel real time=0.26 seconds
[10/29 17:30:02    727s] (I)       End Greedy Track Assignment
[10/29 17:30:02    727s] [NR-eGR] --------------------------------------------------------------------------
[10/29 17:30:02    727s] [NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 216
[10/29 17:30:02    727s] [NR-eGR]   met1  (2H) length: 1.587507e+04um, number of vias: 374
[10/29 17:30:02    727s] [NR-eGR]   met2  (3V) length: 7.629700e+02um, number of vias: 27
[10/29 17:30:02    727s] [NR-eGR]   met3  (4H) length: 1.773070e+03um, number of vias: 17
[10/29 17:30:02    727s] [NR-eGR]   met4  (5V) length: 2.440000e+01um, number of vias: 0
[10/29 17:30:02    727s] [NR-eGR]   met5  (6H) length: 0.000000e+00um, number of vias: 0
[10/29 17:30:02    727s] [NR-eGR] Total length: 1.843551e+04um, number of vias: 634
[10/29 17:30:02    727s] [NR-eGR] --------------------------------------------------------------------------
[10/29 17:30:02    727s] [NR-eGR] Total eGR-routed clock nets wire length: 1.558730e+03um 
[10/29 17:30:02    727s] [NR-eGR] --------------------------------------------------------------------------
[10/29 17:30:02    727s] [NR-eGR] End Peak syMemory usage = 2119.2 MB
[10/29 17:30:02    727s] [NR-eGR] Early Global Router Kernel+IO runtime : 3.74 seconds
[10/29 17:30:02    727s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:03.9 real=0:00:03.7)
[10/29 17:30:02    727s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:30:02    727s] UM:                                                                   Leaving CCOpt scope - optDesignGlobalRouteStep
Legalization setup...
Using cell based legalization.
[10/29 17:30:02    727s] OPERPROF: Starting DPlace-Init at level 1, MEM:2119.2M
[10/29 17:30:02    727s] #spOpts: N=130 mergeVia=F cut2cut 
[10/29 17:30:02    727s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2119.2M
[10/29 17:30:02    727s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:2119.2M
[10/29 17:30:02    727s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:2119.2M
[10/29 17:30:02    727s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:2119.2M
[10/29 17:30:02    727s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:2119.2M
[10/29 17:30:02    727s] Core basic site is unithd
[10/29 17:30:02    727s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:2119.2M
[10/29 17:30:02    727s] SiteArray: one-level site array dimensions = 1463 x 8652
[10/29 17:30:02    727s] SiteArray: use 50,631,504 bytes
[10/29 17:30:02    727s] SiteArray: current memory after site array memory allocatiion 2119.2M
[10/29 17:30:02    727s] SiteArray: FP blocked sites are writable
[10/29 17:30:02    727s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:2119.2M
[10/29 17:30:02    727s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.000, MEM:2119.2M
[10/29 17:30:02    727s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:2119.2M
[10/29 17:30:02    728s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.156, REAL:0.157, MEM:2119.2M
[10/29 17:30:02    728s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:2119.2M
[10/29 17:30:02    728s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:2119.2M
[10/29 17:30:02    728s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:2119.2M
[10/29 17:30:02    728s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:2119.2M
[10/29 17:30:02    728s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.235, REAL:0.237, MEM:2119.2M
[10/29 17:30:02    728s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:2119.2M
[10/29 17:30:02    728s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.000, REAL:0.001, MEM:2119.2M
[10/29 17:30:02    728s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:2119.2M
[10/29 17:30:02    728s] OPERPROF:           Starting RoutingBlockageAnalysis at level 6, MEM:2119.2M
[10/29 17:30:02    728s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[10/29 17:30:02    728s] Mark StBox On SiteArr starts
[10/29 17:30:02    728s] Mark StBox On SiteArr ends
[10/29 17:30:02    728s] OPERPROF:           Finished RoutingBlockageAnalysis at level 6, CPU:0.277, REAL:0.081, MEM:2119.2M
[10/29 17:30:02    728s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:0.283, REAL:0.088, MEM:2119.2M
[10/29 17:30:02    728s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:2119.2M
[10/29 17:30:03    728s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.021, REAL:0.022, MEM:2119.2M
[10/29 17:30:03    728s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:0.648, REAL:0.457, MEM:2119.2M
[10/29 17:30:03    728s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:2119.2M
[10/29 17:30:03    728s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.009, REAL:0.009, MEM:2119.2M
[10/29 17:30:03    728s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:2119.2M
[10/29 17:30:03    728s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.035, REAL:0.035, MEM:2119.2M
[10/29 17:30:03    728s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:2119.2M
[10/29 17:30:04    729s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:1.070, REAL:1.078, MEM:2119.2M
[10/29 17:30:04    729s] OPERPROF:       Starting CMU at level 4, MEM:2119.2M
[10/29 17:30:04    729s] OPERPROF:       Finished CMU at level 4, CPU:0.026, REAL:0.026, MEM:2119.2M
[10/29 17:30:04    729s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:2.054, REAL:1.840, MEM:2119.2M
[10/29 17:30:04    729s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:2.054, REAL:1.840, MEM:2119.2M
[10/29 17:30:04    729s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2119.2M
[10/29 17:30:04    729s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2119.2M
[10/29 17:30:04    729s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:2119.2M
[10/29 17:30:04    729s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:2119.2M
[10/29 17:30:04    729s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:2119.2M
[10/29 17:30:04    729s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:2119.2M
[10/29 17:30:04    730s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.163, REAL:0.164, MEM:2119.2M
[10/29 17:30:04    730s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.188, REAL:0.189, MEM:2119.2M
[10/29 17:30:04    730s] [CPU] DPlace-Init (cpu=0:00:02.6, real=0:00:02.0, mem=2119.2MB).
[10/29 17:30:04    730s] OPERPROF: Finished DPlace-Init at level 1, CPU:2.623, REAL:2.414, MEM:2119.2M
[10/29 17:30:04    730s] (I)       Load db... (mem=2119.2M)
[10/29 17:30:04    730s] (I)       Read data from FE... (mem=2119.2M)
[10/29 17:30:04    730s] (I)       Read nodes and places... (mem=2119.2M)
[10/29 17:30:05    730s] (I)       Number of ignored instance 0
[10/29 17:30:05    730s] (I)       numMoveCells=77, numMacros=0  numPads=22  numMultiRowHeightInsts=0
[10/29 17:30:05    730s] (I)       Done Read nodes and places (cpu=0.763s, mem=2253.1M)
[10/29 17:30:05    730s] (I)       Read rows... (mem=2253.1M)
[10/29 17:30:05    730s] (I)       Done Read rows (cpu=0.000s, mem=2253.1M)
[10/29 17:30:05    730s] (I)       Read module constraints... (mem=2253.1M)
[10/29 17:30:05    730s] (I)       Done Read module constraints (cpu=0.000s, mem=2253.1M)
[10/29 17:30:05    730s] (I)       Done Read data from FE (cpu=0.764s, mem=2253.1M)
[10/29 17:30:05    730s] (I)       Done Load db (cpu=0.764s, mem=2253.1M)
[10/29 17:30:05    730s] (I)       Constructing placeable region... (mem=2253.1M)
[10/29 17:30:05    730s] (I)       Constructing bin map
[10/29 17:30:05    730s] (I)       Initialize bin information with width=27200 height=27200
[10/29 17:30:05    730s] (I)       Done constructing bin map
[10/29 17:30:05    730s] (I)       Removing 0 blocked bin with high fixed inst density
[10/29 17:30:05    731s] (I)       Compute region effective width... (mem=2253.1M)
[10/29 17:30:05    731s] (I)       Done Compute region effective width (cpu=0.023s, mem=2253.1M)
[10/29 17:30:05    731s] (I)       Done Constructing placeable region (cpu=0.213s, mem=2253.1M)
[10/29 17:30:05    731s] Legalization setup done. (took cpu=0:00:03.7 real=0:00:03.5)
[10/29 17:30:05    731s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:30:05    731s] UM:                                                                   Legalization setup
[10/29 17:30:05    731s] Validating CTS configuration...
[10/29 17:30:05    731s] Checking module port directions...
[10/29 17:30:05    731s] Leaving CCOpt scope...
[10/29 17:30:05    731s] Leaving CCOpt scope done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/29 17:30:05    731s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:30:05    731s] UM:                                                                   Leaving CCOpt scope
[10/29 17:30:05    731s] Checking module port directions done. (took cpu=0:00:00.1 real=0:00:00.1)
[10/29 17:30:05    731s] Non-default CCOpt properties:
[10/29 17:30:05    731s] cts_merge_clock_gates is set for at least one key
[10/29 17:30:05    731s] cts_merge_clock_logic is set for at least one key
[10/29 17:30:05    731s] preferred_extra_space is set for at least one key
[10/29 17:30:05    731s] primary_delay_corner: ss_100C_1v60.setup_delay (default: )
[10/29 17:30:05    731s] route_type is set for at least one key
[10/29 17:30:05    731s] target_skew is set for at least one key
[10/29 17:30:05    731s] Route type trimming info:
[10/29 17:30:05    731s]   No route type modifications were made.
[10/29 17:30:05    731s] Accumulated time to calculate placeable region: 2.4e-05
[10/29 17:30:05    731s] Accumulated time to calculate placeable region: 2.7e-05
[10/29 17:30:05    731s] Accumulated time to calculate placeable region: 3e-05
[10/29 17:30:05    731s] **WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain AO, while balancing clock_tree clk. If this is not intended behavior, you can specify a list of base_cells to use with the buffer_cells attribute.
[10/29 17:30:05    731s] (I)       Initializing Steiner engine. 
[10/29 17:30:09    734s] Updating RC grid for preRoute extraction ...
[10/29 17:30:09    734s] Initializing multi-corner resistance tables ...
[10/29 17:30:09    734s] Rebuilding timing graph...
[10/29 17:30:09    735s] Topological Sorting (REAL = 0:00:00.0, MEM = 3029.0M, InitMEM = 3029.0M)
[10/29 17:30:09    735s] Rebuilding timing graph done.
[10/29 17:30:09    735s] End AAE Lib Interpolated Model. (MEM=3029.01 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 17:30:10    735s] Library trimming inverters in power domain AO and half-corner ss_100C_1v60.setup_delay:setup.late removed 0 of 3 cells
[10/29 17:30:10    735s] Original list had 3 cells:
[10/29 17:30:10    735s] sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__clkinv_4 
[10/29 17:30:10    735s] Library trimming was not able to trim any cells:
[10/29 17:30:10    735s] sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__clkinv_4 
[10/29 17:30:10    735s] Clock tree balancer configuration for clock_tree clk:
[10/29 17:30:10    735s] Non-default CCOpt properties:
[10/29 17:30:10    735s]   cts_merge_clock_gates: true (default: false)
[10/29 17:30:10    735s]   cts_merge_clock_logic: true (default: false)
[10/29 17:30:10    735s]   route_type (leaf): default_route_type_leaf (default: default)
[10/29 17:30:10    735s]   route_type (trunk): default_route_type_nonleaf (default: default)
[10/29 17:30:10    735s]   route_type (top): default_route_type_nonleaf (default: default)
[10/29 17:30:10    735s] For power domain AO:
[10/29 17:30:10    735s]   Buffers:     
[10/29 17:30:10    735s]   Inverters:   sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__clkinv_4 
[10/29 17:30:10    735s]   Clock gates: sky130_fd_sc_hd__sdlclkp_4 sky130_fd_sc_hd__sdlclkp_2 sky130_fd_sc_hd__sdlclkp_1 
[10/29 17:30:10    735s]   Unblocked area available for placement of any clock cells in power_domain AO: 15813737.878um^2
[10/29 17:30:10    735s] Top Routing info:
[10/29 17:30:10    735s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met3/met2; 
[10/29 17:30:10    735s]   Unshielded; Mask Constraint: 0; Source: cts_route_type.
[10/29 17:30:10    735s] Trunk Routing info:
[10/29 17:30:10    735s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met3/met2; 
[10/29 17:30:10    735s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[10/29 17:30:10    735s] Leaf Routing info:
[10/29 17:30:10    735s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: met3/met2; 
[10/29 17:30:10    735s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[10/29 17:30:10    735s] For timing_corner ss_100C_1v60.setup_delay:setup, late and power domain AO:
[10/29 17:30:10    735s]   Slew time target (leaf):    0.223ns
[10/29 17:30:10    735s]   Slew time target (trunk):   0.223ns
[10/29 17:30:10    735s]   Slew time target (top):     0.223ns (Note: no nets are considered top nets in this clock tree)
[10/29 17:30:10    735s]   Buffer unit delay: 0.262ns
[10/29 17:30:10    735s]   Buffer max distance: 844.616um
[10/29 17:30:10    735s] Fastest wire driving cells and distances:
[10/29 17:30:10    735s]   Inverter  : {lib_cell:sky130_fd_sc_hd__clkinv_16, fastest_considered_half_corner=ss_100C_1v60.setup_delay:setup.late, optimalDrivingDistance=844.616um, saturatedSlew=0.203ns, speed=3110.352um per ns, cellArea=35.553um^2 per 1000um}
[10/29 17:30:10    735s]   Clock gate: {lib_cell:sky130_fd_sc_hd__sdlclkp_4, fastest_considered_half_corner=ss_100C_1v60.setup_delay:setup.late, optimalDrivingDistance=205.906um, saturatedSlew=0.203ns, speed=444.338um per ns, cellArea=109.378um^2 per 1000um}
[10/29 17:30:10    735s] 
[10/29 17:30:10    735s] 
[10/29 17:30:10    735s] Logic Sizing Table:
[10/29 17:30:10    735s] 
[10/29 17:30:10    735s] ----------------------------------------------------------
[10/29 17:30:10    735s] Cell    Instance count    Source    Eligible library cells
[10/29 17:30:10    735s] ----------------------------------------------------------
[10/29 17:30:10    735s]   (empty table)
[10/29 17:30:10    735s] ----------------------------------------------------------
[10/29 17:30:10    735s] 
[10/29 17:30:10    735s] 
[10/29 17:30:10    735s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group clk/my_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.262ns. The skew target has been relaxed to 0.262ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[10/29 17:30:10    735s] Type 'man IMPCCOPT-1261' for more detail.
[10/29 17:30:10    735s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group clk/my_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.262ns. The skew target has been relaxed to 0.262ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[10/29 17:30:10    735s] Type 'man IMPCCOPT-1261' for more detail.
[10/29 17:30:10    735s] Clock tree balancer configuration for skew_group clk/my_constraint_mode:
[10/29 17:30:10    735s]   Sources:                     pin clk
[10/29 17:30:10    735s]   Total number of sinks:       20
[10/29 17:30:10    735s]   Delay constrained sinks:     20
[10/29 17:30:10    735s]   Non-leaf sinks:              0
[10/29 17:30:10    735s]   Ignore pins:                 0
[10/29 17:30:10    735s]  Timing corner ss_100C_1v60.setup_delay:setup.late:
[10/29 17:30:10    735s]   Skew target:                 0.262ns
[10/29 17:30:10    735s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers met2-met3 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[10/29 17:30:10    735s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers met2-met3 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[10/29 17:30:10    735s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers met2-met3 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[10/29 17:30:10    735s] Primary reporting skew group is skew_group clk/my_constraint_mode with 20 clock sinks.
[10/29 17:30:10    735s] 
[10/29 17:30:10    735s] Via Selection for Estimated Routes (rule default):
[10/29 17:30:10    735s] 
[10/29 17:30:10    735s] -----------------------------------------------------------------
[10/29 17:30:10    735s] Layer        Via Cell     Res.     Cap.     RC       Top of Stack
[10/29 17:30:10    735s] Range                     (Ohm)    (fF)     (fs)     Only
[10/29 17:30:10    735s] -----------------------------------------------------------------
[10/29 17:30:10    735s] li1-met1     L1M1_PR      4.000    0.000    0.000    false
[10/29 17:30:10    735s] met1-met2    M1M2_PR_M    4.000    0.000    0.000    false
[10/29 17:30:10    735s] met2-met3    M2M3_PR_R    4.000    0.000    0.000    false
[10/29 17:30:10    735s] met3-met4    M3M4_PR      4.000    0.000    0.000    false
[10/29 17:30:10    735s] met4-met5    M4M5_PR      4.000    0.000    0.000    false
[10/29 17:30:10    735s] -----------------------------------------------------------------
[10/29 17:30:10    735s] 
[10/29 17:30:10    735s] 
[10/29 17:30:10    735s] Filtering reasons for cell type: buffer
[10/29 17:30:10    735s] =======================================
[10/29 17:30:10    735s] 
[10/29 17:30:10    735s] ---------------------------------------------------------------------------------------------------------------------------------------------
[10/29 17:30:10    735s] Clock trees    Power domain    Reason                         Library cells
[10/29 17:30:10    735s] ---------------------------------------------------------------------------------------------------------------------------------------------
[10/29 17:30:10    735s] all            AO              Unbalanced rise/fall delays    { sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__buf_16
[10/29 17:30:10    735s]                                                                 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6
[10/29 17:30:10    735s]                                                                 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__clkbuf_16
[10/29 17:30:10    735s]                                                                 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__clkbuf_8
[10/29 17:30:10    735s]                                                                 sky130_fd_sc_hd__dlymetal6s2s_1 sky130_fd_sc_hd__lpflow_clkbufkapwr_1
[10/29 17:30:10    735s]                                                                 sky130_fd_sc_hd__lpflow_clkbufkapwr_16 sky130_fd_sc_hd__lpflow_clkbufkapwr_2
[10/29 17:30:10    735s]                                                                 sky130_fd_sc_hd__lpflow_clkbufkapwr_4 sky130_fd_sc_hd__lpflow_clkbufkapwr_8 }
[10/29 17:30:10    735s] ---------------------------------------------------------------------------------------------------------------------------------------------
[10/29 17:30:10    735s] 
[10/29 17:30:10    735s] Filtering reasons for cell type: inverter
[10/29 17:30:10    735s] =========================================
[10/29 17:30:10    735s] No ideal or dont_touch nets found in the clock tree
[10/29 17:30:10    735s] 
[10/29 17:30:10    735s] -------------------------------------------------------------------------------------------------------------------------------------------------------------------
[10/29 17:30:10    735s] Clock trees    Power domain    Reason                         Library cells
[10/29 17:30:10    735s] -------------------------------------------------------------------------------------------------------------------------------------------------------------------
[10/29 17:30:10    735s] all            AO              Unbalanced rise/fall delays    { sky130_fd_sc_hd__bufinv_16 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_1
[10/29 17:30:10    735s]                                                                 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__clkinvlp_2 sky130_fd_sc_hd__clkinvlp_4
[10/29 17:30:10    735s]                                                                 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__inv_16
[10/29 17:30:10    735s]                                                                 sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6
[10/29 17:30:10    735s]                                                                 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__lpflow_clkinvkapwr_1 sky130_fd_sc_hd__lpflow_clkinvkapwr_16
[10/29 17:30:10    735s]                                                                 sky130_fd_sc_hd__lpflow_clkinvkapwr_2 }
[10/29 17:30:10    735s] all            AO              Wrong power context            { sky130_fd_sc_hd__lpflow_clkinvkapwr_4 sky130_fd_sc_hd__lpflow_clkinvkapwr_8 }
[10/29 17:30:10    735s] -------------------------------------------------------------------------------------------------------------------------------------------------------------------
[10/29 17:30:10    735s] 
[10/29 17:30:10    735s] 
[10/29 17:30:10    735s] Validating CTS configuration done. (took cpu=0:00:04.3 real=0:00:04.4)
[10/29 17:30:10    735s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:30:10    735s] UM:                                                                   Validating CTS configuration
[10/29 17:30:10    735s] CCOpt configuration status: all checks passed.
[10/29 17:30:10    735s] Adding exclusion drivers (these will be instances of the smallest area library cells).
[10/29 17:30:10    735s] No exclusion drivers are needed.
[10/29 17:30:10    735s] Antenna diode management...
[10/29 17:30:10    735s]   Found 0 antenna diodes in the clock trees.
[10/29 17:30:10    735s]   
[10/29 17:30:10    735s] Antenna diode management done.
[10/29 17:30:10    735s] Adding driver cells for primary IOs...
[10/29 17:30:10    735s]   
[10/29 17:30:10    735s]   ----------------------------------------------------------------------------------------------
[10/29 17:30:10    735s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[10/29 17:30:10    735s]   ----------------------------------------------------------------------------------------------
[10/29 17:30:10    735s]     (empty table)
[10/29 17:30:10    735s]   ----------------------------------------------------------------------------------------------
[10/29 17:30:10    735s]   
[10/29 17:30:10    735s]   
[10/29 17:30:10    735s] Adding driver cells for primary IOs done.
[10/29 17:30:10    735s] Adding driver cell for primary IO roots...
[10/29 17:30:10    735s] Adding driver cell for primary IO roots done.
[10/29 17:30:10    735s] Maximizing clock DAG abstraction...
[10/29 17:30:10    735s] Maximizing clock DAG abstraction done.
[10/29 17:30:10    735s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:12.1 real=0:00:11.7)
[10/29 17:30:10    735s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:30:10    735s] UM:                                                                   CCOpt::Phase::PreparingToBalance
[10/29 17:30:10    735s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group clk/my_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.262ns. The skew target has been relaxed to 0.262ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[10/29 17:30:10    735s] Type 'man IMPCCOPT-1261' for more detail.
[10/29 17:30:10    735s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group clk/my_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.262ns. The skew target has been relaxed to 0.262ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[10/29 17:30:10    735s] Type 'man IMPCCOPT-1261' for more detail.
[10/29 17:30:10    735s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group clk/my_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.262ns. The skew target has been relaxed to 0.262ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[10/29 17:30:10    735s] Type 'man IMPCCOPT-1261' for more detail.
[10/29 17:30:10    735s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group clk/my_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.262ns. The skew target has been relaxed to 0.262ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[10/29 17:30:10    735s] Type 'man IMPCCOPT-1261' for more detail.
[10/29 17:30:10    735s] Synthesizing clock trees...
[10/29 17:30:10    735s]   Preparing To Balance...
[10/29 17:30:10    735s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group clk/my_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.262ns. The skew target has been relaxed to 0.262ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[10/29 17:30:10    735s] Type 'man IMPCCOPT-1261' for more detail.
[10/29 17:30:10    735s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:3038.5M
[10/29 17:30:10    735s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.027, REAL:0.027, MEM:3038.5M
[10/29 17:30:10    735s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:3038.5M
[10/29 17:30:10    735s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:3038.5M
[10/29 17:30:10    735s] OPERPROF: Starting DPlace-Init at level 1, MEM:3038.5M
[10/29 17:30:10    735s] #spOpts: N=130 mergeVia=F cut2cut 
[10/29 17:30:10    736s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:3038.5M
[10/29 17:30:10    736s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:3038.5M
[10/29 17:30:10    736s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:3038.5M
[10/29 17:30:10    736s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:3038.5M
[10/29 17:30:10    736s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:3038.5M
[10/29 17:30:10    736s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:3038.5M
[10/29 17:30:10    736s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:3038.5M
[10/29 17:30:10    736s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.009, REAL:0.009, MEM:3038.5M
[10/29 17:30:10    736s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:3038.5M
[10/29 17:30:11    736s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.035, REAL:0.036, MEM:3038.5M
[10/29 17:30:11    736s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:3038.5M
[10/29 17:30:12    737s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.969, REAL:0.977, MEM:3038.5M
[10/29 17:30:12    737s] OPERPROF:       Starting CMU at level 4, MEM:3038.5M
[10/29 17:30:12    737s] OPERPROF:       Finished CMU at level 4, CPU:0.026, REAL:0.026, MEM:3038.5M
[10/29 17:30:12    737s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:1.496, REAL:1.507, MEM:3038.5M
[10/29 17:30:12    737s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:1.497, REAL:1.508, MEM:3038.5M
[10/29 17:30:12    737s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3038.5M
[10/29 17:30:12    737s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3038.5M
[10/29 17:30:12    737s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:3038.5M
[10/29 17:30:12    737s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:3038.5M
[10/29 17:30:12    737s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:3038.5M
[10/29 17:30:12    737s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:3038.5M
[10/29 17:30:12    737s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.164, REAL:0.165, MEM:3038.5M
[10/29 17:30:12    737s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.188, REAL:0.189, MEM:3038.5M
[10/29 17:30:12    737s] [CPU] DPlace-Init (cpu=0:00:02.0, real=0:00:02.0, mem=3038.5MB).
[10/29 17:30:12    737s] OPERPROF: Finished DPlace-Init at level 1, CPU:2.041, REAL:2.057, MEM:3038.5M
[10/29 17:30:12    737s]   Merging duplicate siblings in DAG...
[10/29 17:30:12    737s]     Clock DAG stats before merging:
[10/29 17:30:12    737s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[10/29 17:30:12    737s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[10/29 17:30:12    737s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:30:12    737s] UM:                                                                   before merging
[10/29 17:30:12    737s]     Resynthesising clock tree into netlist...
[10/29 17:30:12    737s]       Reset timing graph...
[10/29 17:30:12    737s] Ignoring AAE DB Resetting ...
[10/29 17:30:12    737s]       Reset timing graph done.
[10/29 17:30:12    737s]     Resynthesising clock tree into netlist done.
[10/29 17:30:12    737s]     
[10/29 17:30:12    737s]     Disconnecting clock tree from netlist...
[10/29 17:30:12    737s]     Disconnecting clock tree from netlist done.
[10/29 17:30:12    737s]   Merging duplicate siblings in DAG done.
[10/29 17:30:12    737s]   Preparing To Balance done. (took cpu=0:00:02.3 real=0:00:02.3)
[10/29 17:30:12    738s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:30:12    738s] UM:                                                                   Preparing To Balance
[10/29 17:30:12    738s]   CCOpt::Phase::Construction...
[10/29 17:30:12    738s]   Stage::Clustering...
[10/29 17:30:12    738s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group clk/my_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.262ns. The skew target has been relaxed to 0.262ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[10/29 17:30:12    738s] Type 'man IMPCCOPT-1261' for more detail.
[10/29 17:30:12    738s]   Clustering...
[10/29 17:30:12    738s]     Initialize for clustering...
[10/29 17:30:12    738s]     Clock DAG stats before clustering:
[10/29 17:30:12    738s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[10/29 17:30:12    738s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[10/29 17:30:12    738s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:30:12    738s] UM:                                                                   before clustering
[10/29 17:30:12    738s]     Computing max distances from locked parents...
[10/29 17:30:12    738s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[10/29 17:30:12    738s]     Computing max distances from locked parents done.
[10/29 17:30:12    738s]     Initialize for clustering done. (took cpu=0:00:00.1 real=0:00:00.1)
[10/29 17:30:12    738s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:30:12    738s] UM:                                                                   Initialize for clustering
[10/29 17:30:12    738s]     Bottom-up phase...
[10/29 17:30:12    738s]     Clustering clock_tree clk...
[10/29 17:30:12    738s]       Rebuilding timing graph...
[10/29 17:30:12    738s] Topological Sorting (REAL = 0:00:00.0, MEM = 3029.0M, InitMEM = 3029.0M)
[10/29 17:30:12    738s]       Rebuilding timing graph done.
[10/29 17:30:12    738s] End AAE Lib Interpolated Model. (MEM=3029.01 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 17:30:12    738s] Accumulated time to calculate placeable region: 3.9e-05
[10/29 17:30:12    738s] Accumulated time to calculate placeable region: 4.3e-05
[10/29 17:30:12    738s]       Clock tree timing engine global stage delay update for ss_100C_1v60.setup_delay:setup.late...
[10/29 17:30:12    738s]       Clock tree timing engine global stage delay update for ss_100C_1v60.setup_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/29 17:30:12    738s]     Clustering clock_tree clk done.
[10/29 17:30:12    738s]     Clock DAG stats after bottom-up phase:
[10/29 17:30:12    738s]       cell counts      : b=0, i=3, icg=0, nicg=0, l=0, total=3
[10/29 17:30:12    738s]       cell areas       : b=0.000um^2, i=76.323um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=76.323um^2
[10/29 17:30:12    738s]     Clock DAG library cell distribution after bottom-up phase {count}:
[10/29 17:30:12    738s]        Invs: sky130_fd_sc_hd__clkinv_16: 2 sky130_fd_sc_hd__clkinv_8: 1 
[10/29 17:30:13    738s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:30:13    738s] UM:                                                                   after bottom-up phase
[10/29 17:30:13    738s]     Bottom-up phase done. (took cpu=0:00:00.3 real=0:00:00.3)
[10/29 17:30:13    738s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:30:13    738s] UM:                                                                   Bottom-up phase
[10/29 17:30:13    738s]     Legalizing clock trees...
[10/29 17:30:13    738s]     Resynthesising clock tree into netlist...
[10/29 17:30:13    738s]       Reset timing graph...
[10/29 17:30:13    738s] Ignoring AAE DB Resetting ...
[10/29 17:30:13    738s]       Reset timing graph done.
[10/29 17:30:13    738s]     Resynthesising clock tree into netlist done.
[10/29 17:30:13    738s]     Commiting net attributes....
[10/29 17:30:13    738s]     Commiting net attributes. done.
[10/29 17:30:13    738s]     Leaving CCOpt scope - ClockRefiner...
[10/29 17:30:13    738s] Assigned high priority to 23 cells.
[10/29 17:30:13    738s]     Performing a single pass refine place with FGC disabled for datapath.
[10/29 17:30:13    738s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:3095.2M
[10/29 17:30:13    738s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.024, REAL:0.024, MEM:3095.2M
[10/29 17:30:13    738s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:3095.2M
[10/29 17:30:13    738s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:3095.2M
[10/29 17:30:13    738s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3095.2M
[10/29 17:30:13    738s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3095.2M
[10/29 17:30:13    738s] #spOpts: N=130 mergeVia=F cut2cut 
[10/29 17:30:13    738s] OPERPROF:     Starting SiteArrayInit at level 3, MEM:3095.2M
[10/29 17:30:13    738s] OPERPROF:       Starting spIGRtCostMap_init at level 4, MEM:3095.2M
[10/29 17:30:13    738s] OPERPROF:       Finished spIGRtCostMap_init at level 4, CPU:0.000, REAL:0.000, MEM:3095.2M
[10/29 17:30:13    738s] OPERPROF:       Starting SiteArrayMainInit_V17 at level 4, MEM:3095.2M
[10/29 17:30:13    739s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:3095.2M
[10/29 17:30:13    739s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:3095.2M
[10/29 17:30:13    739s] OPERPROF:         Starting SiteArrayInitPartitionBorders at level 5, MEM:3095.2M
[10/29 17:30:13    739s] OPERPROF:         Finished SiteArrayInitPartitionBorders at level 5, CPU:0.009, REAL:0.009, MEM:3095.2M
[10/29 17:30:13    739s] OPERPROF:         Starting InitBlockedSiteAsBlockedInst at level 5, MEM:3095.2M
[10/29 17:30:13    739s] OPERPROF:         Finished InitBlockedSiteAsBlockedInst at level 5, CPU:0.035, REAL:0.035, MEM:3095.2M
[10/29 17:30:13    739s] OPERPROF:         Starting SiteArrayMarkPreplaceInsts at level 5, MEM:3095.2M
[10/29 17:30:15    740s] OPERPROF:         Finished SiteArrayMarkPreplaceInsts at level 5, CPU:1.318, REAL:1.329, MEM:3095.2M
[10/29 17:30:15    740s] OPERPROF:         Starting CMU at level 5, MEM:3095.2M
[10/29 17:30:15    740s] OPERPROF:         Finished CMU at level 5, CPU:0.027, REAL:0.026, MEM:3103.2M
[10/29 17:30:15    740s] OPERPROF:       Finished SiteArrayMainInit_V17 at level 4, CPU:1.852, REAL:1.867, MEM:3103.2M
[10/29 17:30:15    740s] OPERPROF:     Finished SiteArrayInit at level 3, CPU:1.853, REAL:1.867, MEM:3103.2M
[10/29 17:30:15    740s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3103.2M
[10/29 17:30:15    740s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:3103.2M
[10/29 17:30:15    740s] OPERPROF:     Starting PlacementInitFenceForDPlace at level 3, MEM:3103.2M
[10/29 17:30:15    740s] OPERPROF:       Starting SiteArrayInitFenceEdgeBit at level 4, MEM:3103.2M
[10/29 17:30:15    740s] OPERPROF:       Finished SiteArrayInitFenceEdgeBit at level 4, CPU:0.000, REAL:0.000, MEM:3103.2M
[10/29 17:30:15    740s] OPERPROF:       Starting SiteArrayInitObstEdgeBit at level 4, MEM:3103.2M
[10/29 17:30:15    741s] OPERPROF:       Finished SiteArrayInitObstEdgeBit at level 4, CPU:0.162, REAL:0.163, MEM:3103.2M
[10/29 17:30:15    741s] OPERPROF:     Finished PlacementInitFenceForDPlace at level 3, CPU:0.186, REAL:0.187, MEM:3103.2M
[10/29 17:30:15    741s] [CPU] DPlace-Init (cpu=0:00:02.4, real=0:00:02.0, mem=3103.2MB).
[10/29 17:30:15    741s] OPERPROF:   Finished DPlace-Init at level 2, CPU:2.420, REAL:2.439, MEM:3103.2M
[10/29 17:30:15    741s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:2.420, REAL:2.440, MEM:3103.2M
[10/29 17:30:15    741s] OPERPROF: Starting RefinePlace at level 1, MEM:3103.2M
[10/29 17:30:15    741s] *** Starting place_detail (0:12:21 mem=3103.2M) ***
[10/29 17:30:15    741s] Total net bbox length = 1.858e+04 (1.795e+04 6.230e+02) (ext = 1.146e+04)
[10/29 17:30:16    741s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[10/29 17:30:16    741s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/29 17:30:16    741s] [CPU] RefinePlace/placeLevelShifters (cpu=0:00:00.1, real=0:00:00.0, mem=3103.2MB) @(0:12:22 - 0:12:22).
[10/29 17:30:16    741s] OPERPROF:   Starting CellHaloInit at level 2, MEM:3103.2M
[10/29 17:30:16    741s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.037, REAL:0.037, MEM:3103.2M
[10/29 17:30:16    742s] OPERPROF:   Starting CellHaloInit at level 2, MEM:3103.2M
[10/29 17:30:16    742s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.035, REAL:0.035, MEM:3103.2M
[10/29 17:30:16    742s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3103.2M
[10/29 17:30:16    742s] Starting refinePlace ...
[10/29 17:30:17    743s]   Spread Effort: high, standalone mode, useDDP on.
[10/29 17:30:17    743s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.8, real=0:00:01.0, mem=3103.2MB) @(0:12:22 - 0:12:23).
[10/29 17:30:17    743s] Move report: preRPlace moves 1 insts, mean move: 5.44 um, max move: 5.44 um
[10/29 17:30:17    743s] 	Max move on inst (CTS_ccl_a_inv_00009): (2649.94, 18.16) --> (2649.94, 12.72)
[10/29 17:30:17    743s] 	Length: 24 sites, height: 1 rows, site name: unithd, cell type: sky130_fd_sc_hd__clkinv_16
[10/29 17:30:17    743s] wireLenOptFixPriorityInst 20 inst fixed
[10/29 17:30:17    743s] 
[10/29 17:30:17    743s] Running Spiral MT with 4 threads  fetchWidth=1024 
[10/29 17:30:17    743s] Move report: legalization moves 1 insts, mean move: 5.44 um, max move: 5.44 um
[10/29 17:30:17    743s] 	Max move on inst (add0/g823): (2586.00, 18.16) --> (2586.00, 12.72)
[10/29 17:30:17    743s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=3103.2MB) @(0:12:23 - 0:12:23).
[10/29 17:30:17    743s] Move report: Detail placement moves 2 insts, mean move: 5.44 um, max move: 5.44 um
[10/29 17:30:17    743s] 	Max move on inst (CTS_ccl_a_inv_00009): (2649.94, 18.16) --> (2649.94, 12.72)
[10/29 17:30:17    743s] 	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 3103.2MB
[10/29 17:30:18    743s] Statistics of distance of Instance movement in refine placement:
[10/29 17:30:18    743s]   maximum (X+Y) =         5.44 um
[10/29 17:30:18    743s]   inst (CTS_ccl_a_inv_00009) with max move: (2649.94, 18.16) -> (2649.94, 12.72)
[10/29 17:30:18    743s]   mean    (X+Y) =         5.44 um
[10/29 17:30:18    743s] Total instances moved : 2
[10/29 17:30:18    743s] Summary Report:
[10/29 17:30:18    743s] Instances move: 2 (out of 80 movable)
[10/29 17:30:18    743s] Instances flipped: 0
[10/29 17:30:18    743s] Mean displacement: 5.44 um
[10/29 17:30:18    743s] Max displacement: 5.44 um (Instance: CTS_ccl_a_inv_00009) (2649.94, 18.16) -> (2649.94, 12.72)
[10/29 17:30:18    743s] 	Length: 24 sites, height: 1 rows, site name: unithd, cell type: sky130_fd_sc_hd__clkinv_16
[10/29 17:30:18    743s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.360, REAL:1.371, MEM:3103.2M
[10/29 17:30:18    743s] Total net bbox length = 1.858e+04 (1.795e+04 6.291e+02) (ext = 1.145e+04)
[10/29 17:30:18    743s] Runtime: CPU: 0:00:02.4 REAL: 0:00:03.0 MEM: 3103.2MB
[10/29 17:30:18    743s] [CPU] RefinePlace/total (cpu=0:00:02.4, real=0:00:03.0, mem=3103.2MB) @(0:12:21 - 0:12:23).
[10/29 17:30:18    743s] *** Finished place_detail (0:12:23 mem=3103.2M) ***
[10/29 17:30:18    743s] OPERPROF: Finished RefinePlace at level 1, CPU:2.370, REAL:2.389, MEM:3103.2M
[10/29 17:30:18    743s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:3095.2M
[10/29 17:30:18    743s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.024, REAL:0.024, MEM:3095.2M
[10/29 17:30:18    743s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:3095.2M
[10/29 17:30:18    743s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:3095.2M
[10/29 17:30:18    743s] OPERPROF: Starting DPlace-Init at level 1, MEM:3095.2M
[10/29 17:30:18    743s] #spOpts: N=130 mergeVia=F cut2cut 
[10/29 17:30:18    743s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:3095.2M
[10/29 17:30:18    743s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:3095.2M
[10/29 17:30:18    743s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:3095.2M
[10/29 17:30:18    743s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:3095.2M
[10/29 17:30:18    744s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:3095.2M
[10/29 17:30:18    744s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:3095.2M
[10/29 17:30:18    744s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:3095.2M
[10/29 17:30:18    744s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.009, REAL:0.009, MEM:3095.2M
[10/29 17:30:18    744s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:3095.2M
[10/29 17:30:18    744s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.036, REAL:0.036, MEM:3095.2M
[10/29 17:30:18    744s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:3095.2M
[10/29 17:30:19    745s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:1.021, REAL:1.029, MEM:3095.2M
[10/29 17:30:19    745s] OPERPROF:       Starting CMU at level 4, MEM:3095.2M
[10/29 17:30:19    745s] OPERPROF:       Finished CMU at level 4, CPU:0.028, REAL:0.027, MEM:3103.2M
[10/29 17:30:20    745s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:1.566, REAL:1.578, MEM:3103.2M
[10/29 17:30:20    745s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:1.566, REAL:1.578, MEM:3103.2M
[10/29 17:30:20    745s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3103.2M
[10/29 17:30:20    745s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3103.2M
[10/29 17:30:20    745s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:3103.2M
[10/29 17:30:20    745s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:3103.2M
[10/29 17:30:20    745s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:3103.2M
[10/29 17:30:20    745s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:3103.2M
[10/29 17:30:20    745s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.164, REAL:0.165, MEM:3103.2M
[10/29 17:30:20    745s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.188, REAL:0.190, MEM:3103.2M
[10/29 17:30:20    745s] [CPU] DPlace-Init (cpu=0:00:02.2, real=0:00:02.0, mem=3103.2MB).
[10/29 17:30:20    745s] OPERPROF: Finished DPlace-Init at level 1, CPU:2.179, REAL:2.196, MEM:3103.2M
[10/29 17:30:20    745s] Moved 1 and flipped 0 of 3 clock instances (excluding sinks) during refinement
[10/29 17:30:20    745s] The largest move for clock insts (excluding sinks) was 5.44 microns. The inst with this movement was CTS_ccl_a_inv_00009
[10/29 17:30:20    745s] Moved 0 and flipped 0 of 20 clock sinks during refinement.
[10/29 17:30:20    745s]     Moved 1, flipped 0 and cell swapped 0 of 23 clock instance(s) during refinement.
[10/29 17:30:20    745s]     The largest move was 5.44 microns for CTS_ccl_a_inv_00009.
[10/29 17:30:20    745s] The largest move for clock sinks was 0 microns. The inst with this movement was 
[10/29 17:30:20    745s] Revert refine place priority changes on 0 cells.
[10/29 17:30:20    745s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:3095.2M
[10/29 17:30:20    745s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.025, REAL:0.025, MEM:3095.2M
[10/29 17:30:20    745s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:3095.2M
[10/29 17:30:20    745s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:3095.2M
[10/29 17:30:20    745s] OPERPROF: Starting DPlace-Init at level 1, MEM:3095.2M
[10/29 17:30:20    745s] #spOpts: N=130 mergeVia=F cut2cut 
[10/29 17:30:20    746s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:3095.2M
[10/29 17:30:20    746s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:3095.2M
[10/29 17:30:20    746s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:3095.2M
[10/29 17:30:20    746s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:3095.2M
[10/29 17:30:21    746s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:3095.2M
[10/29 17:30:21    746s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:3095.2M
[10/29 17:30:21    746s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:3095.2M
[10/29 17:30:21    746s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.009, REAL:0.009, MEM:3095.2M
[10/29 17:30:21    746s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:3095.2M
[10/29 17:30:21    746s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.035, REAL:0.035, MEM:3095.2M
[10/29 17:30:21    746s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:3095.2M
[10/29 17:30:22    747s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.989, REAL:0.998, MEM:3095.2M
[10/29 17:30:22    747s] OPERPROF:       Starting CMU at level 4, MEM:3095.2M
[10/29 17:30:22    747s] OPERPROF:       Finished CMU at level 4, CPU:0.028, REAL:0.028, MEM:3103.2M
[10/29 17:30:22    747s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:1.519, REAL:1.531, MEM:3103.2M
[10/29 17:30:22    747s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:1.519, REAL:1.531, MEM:3103.2M
[10/29 17:30:22    747s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3103.2M
[10/29 17:30:22    747s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3103.2M
[10/29 17:30:22    747s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:3103.2M
[10/29 17:30:22    747s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:3103.2M
[10/29 17:30:22    747s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:3103.2M
[10/29 17:30:22    747s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:3103.2M
[10/29 17:30:22    747s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.162, REAL:0.163, MEM:3103.2M
[10/29 17:30:22    747s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.187, REAL:0.188, MEM:3103.2M
[10/29 17:30:22    747s] [CPU] DPlace-Init (cpu=0:00:02.1, real=0:00:02.0, mem=3103.2MB).
[10/29 17:30:22    747s] OPERPROF: Finished DPlace-Init at level 1, CPU:2.098, REAL:2.116, MEM:3103.2M
[10/29 17:30:22    747s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:09.4 real=0:00:09.5)
[10/29 17:30:22    748s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:30:22    748s] UM:                                                                   Leaving CCOpt scope - ClockRefiner
[10/29 17:30:22    748s]     Disconnecting clock tree from netlist...
[10/29 17:30:22    748s]     Disconnecting clock tree from netlist done.
[10/29 17:30:22    748s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:3095.2M
[10/29 17:30:22    748s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.024, REAL:0.024, MEM:3095.2M
[10/29 17:30:22    748s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:3095.2M
[10/29 17:30:22    748s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:3095.2M
[10/29 17:30:22    748s] OPERPROF: Starting DPlace-Init at level 1, MEM:3095.2M
[10/29 17:30:22    748s] #spOpts: N=130 mergeVia=F cut2cut 
[10/29 17:30:23    748s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:3095.2M
[10/29 17:30:23    748s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:3095.2M
[10/29 17:30:23    748s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:3095.2M
[10/29 17:30:23    748s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:3095.2M
[10/29 17:30:23    748s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:3095.2M
[10/29 17:30:23    748s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:3095.2M
[10/29 17:30:23    748s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:3095.2M
[10/29 17:30:23    748s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.010, REAL:0.010, MEM:3095.2M
[10/29 17:30:23    748s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:3095.2M
[10/29 17:30:23    748s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.036, REAL:0.036, MEM:3095.2M
[10/29 17:30:23    748s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:3095.2M
[10/29 17:30:24    749s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.987, REAL:0.995, MEM:3095.2M
[10/29 17:30:24    749s] OPERPROF:       Starting CMU at level 4, MEM:3095.2M
[10/29 17:30:24    749s] OPERPROF:       Finished CMU at level 4, CPU:0.026, REAL:0.026, MEM:3103.2M
[10/29 17:30:24    749s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:1.509, REAL:1.521, MEM:3103.2M
[10/29 17:30:24    749s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:1.509, REAL:1.522, MEM:3103.2M
[10/29 17:30:24    749s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3103.2M
[10/29 17:30:24    749s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3103.2M
[10/29 17:30:24    750s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:3103.2M
[10/29 17:30:24    750s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:3103.2M
[10/29 17:30:24    750s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:3103.2M
[10/29 17:30:24    750s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:3103.2M
[10/29 17:30:24    750s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.163, REAL:0.165, MEM:3103.2M
[10/29 17:30:24    750s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.188, REAL:0.189, MEM:3103.2M
[10/29 17:30:24    750s] [CPU] DPlace-Init (cpu=0:00:02.1, real=0:00:02.0, mem=3103.2MB).
[10/29 17:30:24    750s] OPERPROF: Finished DPlace-Init at level 1, CPU:2.079, REAL:2.096, MEM:3103.2M
[10/29 17:30:24    750s]     Clock tree timing engine global stage delay update for ss_100C_1v60.setup_delay:setup.late...
[10/29 17:30:24    750s]     Rebuilding timing graph...
[10/29 17:30:25    750s] Topological Sorting (REAL = 0:00:00.0, MEM = 3103.2M, InitMEM = 3103.2M)
[10/29 17:30:25    750s]     Rebuilding timing graph done.
[10/29 17:30:25    750s] End AAE Lib Interpolated Model. (MEM=3103.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 17:30:25    750s]     Clock tree timing engine global stage delay update for ss_100C_1v60.setup_delay:setup.late done. (took cpu=0:00:00.2 real=0:00:00.1)
[10/29 17:30:25    750s]     
[10/29 17:30:25    750s]     Clock tree legalization - Histogram:
[10/29 17:30:25    750s]     ====================================
[10/29 17:30:25    750s]     
[10/29 17:30:25    750s]     ----------------------------------
[10/29 17:30:25    750s]     Movement (um)      Number of cells
[10/29 17:30:25    750s]     ----------------------------------
[10/29 17:30:25    750s]     [5.44,5.4944)             1
[10/29 17:30:25    750s]     [5.4944,5.5488)           0
[10/29 17:30:25    750s]     [5.5488,5.6032)           0
[10/29 17:30:25    750s]     [5.6032,5.6576)           0
[10/29 17:30:25    750s]     [5.6576,5.712)            0
[10/29 17:30:25    750s]     [5.712,5.7664)            0
[10/29 17:30:25    750s]     [5.7664,5.8208)           0
[10/29 17:30:25    750s]     [5.8208,5.8752)           0
[10/29 17:30:25    750s]     [5.8752,5.9296)           0
[10/29 17:30:25    750s]     [5.9296,5.984)            0
[10/29 17:30:25    750s]     ----------------------------------
[10/29 17:30:25    750s]     
[10/29 17:30:25    750s]     
[10/29 17:30:25    750s]     Clock tree legalization - Top 10 Movements:
[10/29 17:30:25    750s]     ===========================================
[10/29 17:30:25    750s]     
[10/29 17:30:25    750s]     ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[10/29 17:30:25    750s]     Movement (um)    Desired              Achieved             Node
[10/29 17:30:25    750s]                      location             location             
[10/29 17:30:25    750s]     ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[10/29 17:30:25    750s]         5.44         (2649.940,18.160)    (2649.940,12.720)    ccl_a clock inverter, uid:A2ec6 (a lib_cell sky130_fd_sc_hd__clkinv_16) at (2649.940,12.720), in power domain AO
[10/29 17:30:25    750s]         0            (2586.342,19.115)    (2586.342,19.115)    ccl_a clock inverter, uid:A2ec4 (a lib_cell sky130_fd_sc_hd__clkinv_8) at (2583.700,18.160), in power domain AO
[10/29 17:30:25    750s]         0            (2655.340,19.132)    (2655.340,19.132)    ccl_a clock inverter, uid:A2ec3 (a lib_cell sky130_fd_sc_hd__clkinv_16) at (2649.940,18.160), in power domain AO
[10/29 17:30:25    750s]         0            (2655.340,13.692)    (2655.340,13.692)    ccl_a clock inverter, uid:A2ec6 (a lib_cell sky130_fd_sc_hd__clkinv_16) at (2649.940,12.720), in power domain AO
[10/29 17:30:25    750s]     ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[10/29 17:30:25    750s]     
[10/29 17:30:25    750s]     Legalizing clock trees done. (took cpu=0:00:11.9 real=0:00:12.0)
[10/29 17:30:25    750s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:30:25    750s] UM:                                                                   Legalizing clock trees
[10/29 17:30:25    750s]     Clock DAG stats after 'Clustering':
[10/29 17:30:25    750s]       cell counts      : b=0, i=3, icg=0, nicg=0, l=0, total=3
[10/29 17:30:25    750s]       cell areas       : b=0.000um^2, i=76.323um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=76.323um^2
[10/29 17:30:25    750s]       cell capacitance : b=0.000pF, i=0.103pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.103pF
[10/29 17:30:25    750s]       sink capacitance : count=20, total=0.034pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[10/29 17:30:25    750s]       wire capacitance : top=0.000pF, trunk=0.212pF, leaf=0.074pF, total=0.286pF
[10/29 17:30:25    750s]       wire lengths     : top=0.000um, trunk=1418.400um, leaf=510.629um, total=1929.029um
[10/29 17:30:25    750s]     Clock DAG net violations after 'Clustering': none
[10/29 17:30:25    750s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[10/29 17:30:25    750s]       Trunk : target=0.223ns count=2 avg=0.064ns sd=0.031ns min=0.042ns max=0.086ns {2 <= 0.134ns, 0 <= 0.178ns, 0 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/29 17:30:25    750s]       Leaf  : target=0.223ns count=2 avg=0.083ns sd=0.015ns min=0.072ns max=0.093ns {2 <= 0.134ns, 0 <= 0.178ns, 0 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/29 17:30:25    750s]     Clock DAG library cell distribution after 'Clustering' {count}:
[10/29 17:30:25    750s]        Invs: sky130_fd_sc_hd__clkinv_16: 2 sky130_fd_sc_hd__clkinv_8: 1 
[10/29 17:30:25    750s]     Primary reporting skew group after 'Clustering':
[10/29 17:30:25    750s]       skew_group clk/my_constraint_mode: insertion delay [min=0.229, max=0.247, avg=0.237, sd=0.009], skew [0.018 vs 0.262], 100% {0.229, 0.247} (wid=0.026 ws=0.002) (gid=0.221 gs=0.016)
[10/29 17:30:25    750s]     Skew group summary after 'Clustering':
[10/29 17:30:25    750s]       skew_group clk/my_constraint_mode: insertion delay [min=0.229, max=0.247, avg=0.237, sd=0.009], skew [0.018 vs 0.262], 100% {0.229, 0.247} (wid=0.026 ws=0.002) (gid=0.221 gs=0.016)
[10/29 17:30:25    750s]     Clock network insertion delays are now [0.229ns, 0.247ns] average 0.237ns std.dev 0.009ns
[10/29 17:30:25    750s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[10/29 17:30:25    750s]     Legalizer new API calls during this step: 29 succeeded with high effort: 29 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/29 17:30:25    750s]   Clustering done. (took cpu=0:00:12.5 real=0:00:12.5)
[10/29 17:30:25    750s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:30:25    750s] UM:                                                                   Clustering
[10/29 17:30:25    750s] 
[10/29 17:30:25    750s] Post-Clustering Statistics Report
[10/29 17:30:25    750s] =================================
[10/29 17:30:25    750s] 
[10/29 17:30:25    750s] Fanout Statistics:
[10/29 17:30:25    750s] 
[10/29 17:30:25    750s] --------------------------------------------------------------------------------
[10/29 17:30:25    750s] Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[10/29 17:30:25    750s]                      Fanout    Fanout    Fanout    Fanout       Distribution
[10/29 17:30:25    750s] --------------------------------------------------------------------------------
[10/29 17:30:25    750s] Trunk         3       1.333       1         2        0.577      {2 <= 1, 1 <= 2}
[10/29 17:30:25    750s] Leaf          2      10.000      10        10        0.000      {2 <= 10}
[10/29 17:30:25    750s] --------------------------------------------------------------------------------
[10/29 17:30:25    750s] 
[10/29 17:30:25    750s] Clustering Failure Statistics:
[10/29 17:30:25    750s] 
[10/29 17:30:25    750s] --------------------------------
[10/29 17:30:25    750s] Net Type    Clusters    Clusters
[10/29 17:30:25    750s]             Tried       Failed
[10/29 17:30:25    750s] --------------------------------
[10/29 17:30:25    750s] Trunk          1           0
[10/29 17:30:25    750s] Leaf           2           0
[10/29 17:30:25    750s] --------------------------------
[10/29 17:30:25    750s] 
[10/29 17:30:25    750s] Clustering Partition Statistics:
[10/29 17:30:25    750s] 
[10/29 17:30:25    750s] ------------------------------------------------------------------------------------
[10/29 17:30:25    750s] Net Type    Case B      Case C      Partition    Mean      Min     Max     Std. Dev.
[10/29 17:30:25    750s]             Fraction    Fraction    Count        Size      Size    Size    Size
[10/29 17:30:25    750s] ------------------------------------------------------------------------------------
[10/29 17:30:25    750s] Trunk        0.000       1.000          1         2.000      2       2       0.000
[10/29 17:30:25    750s] Leaf         0.000       1.000          1        20.000     20      20       0.000
[10/29 17:30:25    750s] ------------------------------------------------------------------------------------
[10/29 17:30:25    750s] 
[10/29 17:30:25    750s] 
[10/29 17:30:25    750s]   Update congestion based capacitance...
[10/29 17:30:25    750s]   Resynthesising clock tree into netlist...
[10/29 17:30:25    750s]     Reset timing graph...
[10/29 17:30:25    750s] Ignoring AAE DB Resetting ...
[10/29 17:30:25    750s]     Reset timing graph done.
[10/29 17:30:25    750s]   Resynthesising clock tree into netlist done.
[10/29 17:30:25    750s]   Updating congestion map to accurately time the clock tree...
[10/29 17:30:25    750s]     Routing unrouted datapath nets connected to clock instances...
[10/29 17:30:25    750s]       Routed 0 unrouted datapath nets connected to clock instances
[10/29 17:30:25    750s]     Routing unrouted datapath nets connected to clock instances done.
[10/29 17:30:25    750s]     Leaving CCOpt scope - extractRC...
[10/29 17:30:25    750s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
[10/29 17:30:25    750s] Extraction called for design 'fir' of instances=399479 and nets=1116 using extraction engine 'pre_route' .
[10/29 17:30:25    750s] pre_route RC Extraction called for design fir.
[10/29 17:30:25    750s] RC Extraction called in multi-corner(2) mode.
[10/29 17:30:25    750s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/29 17:30:25    750s] Type 'man IMPEXT-6197' for more detail.
[10/29 17:30:25    750s] RCMode: PreRoute
[10/29 17:30:25    750s]       RC Corner Indexes            0       1   
[10/29 17:30:25    750s] Capacitance Scaling Factor   : 1.00000 1.00000 
[10/29 17:30:25    750s] Resistance Scaling Factor    : 1.00000 1.00000 
[10/29 17:30:25    750s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[10/29 17:30:25    750s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[10/29 17:30:25    750s] Shrink Factor                : 1.00000
[10/29 17:30:25    750s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/29 17:30:25    750s] Updating RC grid for preRoute extraction ...
[10/29 17:30:25    750s] Initializing multi-corner resistance tables ...
[10/29 17:30:25    750s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 3103.164M)
[10/29 17:30:25    750s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[10/29 17:30:25    750s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.3 real=0:00:00.3)
[10/29 17:30:25    751s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:30:25    751s] UM:                                                                   Leaving CCOpt scope - extractRC
[10/29 17:30:25    751s]   Updating congestion map to accurately time the clock tree done.
[10/29 17:30:25    751s]   Disconnecting clock tree from netlist...
[10/29 17:30:25    751s]   Disconnecting clock tree from netlist done.
[10/29 17:30:25    751s]   Clock tree timing engine global stage delay update for ss_100C_1v60.setup_delay:setup.late...
[10/29 17:30:25    751s]   Rebuilding timing graph...
[10/29 17:30:25    751s] Topological Sorting (REAL = 0:00:00.0, MEM = 3103.2M, InitMEM = 3103.2M)
[10/29 17:30:25    751s]   Rebuilding timing graph done.
[10/29 17:30:25    751s] End AAE Lib Interpolated Model. (MEM=3103.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 17:30:25    751s]   Clock tree timing engine global stage delay update for ss_100C_1v60.setup_delay:setup.late done. (took cpu=0:00:00.2 real=0:00:00.1)
[10/29 17:30:25    751s]   Clock DAG stats After congestion update:
[10/29 17:30:25    751s]     cell counts      : b=0, i=3, icg=0, nicg=0, l=0, total=3
[10/29 17:30:25    751s]     cell areas       : b=0.000um^2, i=76.323um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=76.323um^2
[10/29 17:30:25    751s]     cell capacitance : b=0.000pF, i=0.103pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.103pF
[10/29 17:30:25    751s]     sink capacitance : count=20, total=0.034pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[10/29 17:30:25    751s]     wire capacitance : top=0.000pF, trunk=0.214pF, leaf=0.074pF, total=0.288pF
[10/29 17:30:25    751s]     wire lengths     : top=0.000um, trunk=1418.400um, leaf=510.629um, total=1929.029um
[10/29 17:30:25    751s]   Clock DAG net violations After congestion update: none
[10/29 17:30:25    751s]   Clock DAG primary half-corner transition distribution After congestion update:
[10/29 17:30:25    751s]     Trunk : target=0.223ns count=2 avg=0.064ns sd=0.031ns min=0.042ns max=0.086ns {2 <= 0.134ns, 0 <= 0.178ns, 0 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/29 17:30:25    751s]     Leaf  : target=0.223ns count=2 avg=0.083ns sd=0.015ns min=0.072ns max=0.094ns {2 <= 0.134ns, 0 <= 0.178ns, 0 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/29 17:30:25    751s]   Clock DAG library cell distribution After congestion update {count}:
[10/29 17:30:25    751s]      Invs: sky130_fd_sc_hd__clkinv_16: 2 sky130_fd_sc_hd__clkinv_8: 1 
[10/29 17:30:25    751s]   Primary reporting skew group After congestion update:
[10/29 17:30:25    751s]     skew_group clk/my_constraint_mode: insertion delay [min=0.229, max=0.247, avg=0.238, sd=0.009], skew [0.018 vs 0.262], 100% {0.229, 0.247} (wid=0.026 ws=0.002) (gid=0.221 gs=0.016)
[10/29 17:30:25    751s]   Skew group summary After congestion update:
[10/29 17:30:25    751s]     skew_group clk/my_constraint_mode: insertion delay [min=0.229, max=0.247, avg=0.238, sd=0.009], skew [0.018 vs 0.262], 100% {0.229, 0.247} (wid=0.026 ws=0.002) (gid=0.221 gs=0.016)
[10/29 17:30:25    751s]   Clock network insertion delays are now [0.229ns, 0.247ns] average 0.238ns std.dev 0.009ns
[10/29 17:30:25    751s]   Update congestion based capacitance done. (took cpu=0:00:00.6 real=0:00:00.6)
[10/29 17:30:25    751s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:30:25    751s] UM:                                                                   Update congestion based capacitance
[10/29 17:30:25    751s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group clk/my_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.262ns. The skew target has been relaxed to 0.262ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[10/29 17:30:25    751s] Type 'man IMPCCOPT-1261' for more detail.
[10/29 17:30:25    751s]   Stage::Clustering done. (took cpu=0:00:13.2 real=0:00:13.2)
[10/29 17:30:25    751s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:30:25    751s] UM:                                                                   Stage::Clustering
[10/29 17:30:25    751s]   Stage::DRV Fixing...
[10/29 17:30:25    751s]   Fixing clock tree slew time and max cap violations...
[10/29 17:30:25    751s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[10/29 17:30:25    751s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[10/29 17:30:25    751s]       cell counts      : b=0, i=3, icg=0, nicg=0, l=0, total=3
[10/29 17:30:25    751s]       cell areas       : b=0.000um^2, i=76.323um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=76.323um^2
[10/29 17:30:25    751s]       cell capacitance : b=0.000pF, i=0.103pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.103pF
[10/29 17:30:25    751s]       sink capacitance : count=20, total=0.034pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[10/29 17:30:25    751s]       wire capacitance : top=0.000pF, trunk=0.214pF, leaf=0.074pF, total=0.288pF
[10/29 17:30:25    751s]       wire lengths     : top=0.000um, trunk=1418.400um, leaf=510.629um, total=1929.029um
[10/29 17:30:25    751s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[10/29 17:30:25    751s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[10/29 17:30:25    751s]       Trunk : target=0.223ns count=2 avg=0.064ns sd=0.031ns min=0.042ns max=0.086ns {2 <= 0.134ns, 0 <= 0.178ns, 0 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/29 17:30:25    751s]       Leaf  : target=0.223ns count=2 avg=0.083ns sd=0.015ns min=0.072ns max=0.094ns {2 <= 0.134ns, 0 <= 0.178ns, 0 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/29 17:30:25    751s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[10/29 17:30:25    751s]        Invs: sky130_fd_sc_hd__clkinv_16: 2 sky130_fd_sc_hd__clkinv_8: 1 
[10/29 17:30:25    751s]     Primary reporting skew group after 'Fixing clock tree slew time and max cap violations':
[10/29 17:30:25    751s]       skew_group clk/my_constraint_mode: insertion delay [min=0.229, max=0.247, avg=0.238, sd=0.009], skew [0.018 vs 0.262], 100% {0.229, 0.247} (wid=0.026 ws=0.002) (gid=0.221 gs=0.016)
[10/29 17:30:25    751s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[10/29 17:30:25    751s]       skew_group clk/my_constraint_mode: insertion delay [min=0.229, max=0.247, avg=0.238, sd=0.009], skew [0.018 vs 0.262], 100% {0.229, 0.247} (wid=0.026 ws=0.002) (gid=0.221 gs=0.016)
[10/29 17:30:25    751s]     Clock network insertion delays are now [0.229ns, 0.247ns] average 0.238ns std.dev 0.009ns
[10/29 17:30:25    751s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[10/29 17:30:25    751s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/29 17:30:25    751s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/29 17:30:26    751s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:30:26    751s] UM:                                                                   Fixing clock tree slew time and max cap violations
[10/29 17:30:26    751s]   Fixing clock tree slew time and max cap violations - detailed pass...
[10/29 17:30:26    751s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[10/29 17:30:26    751s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[10/29 17:30:26    751s]       cell counts      : b=0, i=3, icg=0, nicg=0, l=0, total=3
[10/29 17:30:26    751s]       cell areas       : b=0.000um^2, i=76.323um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=76.323um^2
[10/29 17:30:26    751s]       cell capacitance : b=0.000pF, i=0.103pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.103pF
[10/29 17:30:26    751s]       sink capacitance : count=20, total=0.034pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[10/29 17:30:26    751s]       wire capacitance : top=0.000pF, trunk=0.214pF, leaf=0.074pF, total=0.288pF
[10/29 17:30:26    751s]       wire lengths     : top=0.000um, trunk=1418.400um, leaf=510.629um, total=1929.029um
[10/29 17:30:26    751s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[10/29 17:30:26    751s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[10/29 17:30:26    751s]       Trunk : target=0.223ns count=2 avg=0.064ns sd=0.031ns min=0.042ns max=0.086ns {2 <= 0.134ns, 0 <= 0.178ns, 0 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/29 17:30:26    751s]       Leaf  : target=0.223ns count=2 avg=0.083ns sd=0.015ns min=0.072ns max=0.094ns {2 <= 0.134ns, 0 <= 0.178ns, 0 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/29 17:30:26    751s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[10/29 17:30:26    751s]        Invs: sky130_fd_sc_hd__clkinv_16: 2 sky130_fd_sc_hd__clkinv_8: 1 
[10/29 17:30:26    751s]     Primary reporting skew group after 'Fixing clock tree slew time and max cap violations - detailed pass':
[10/29 17:30:26    751s]       skew_group clk/my_constraint_mode: insertion delay [min=0.229, max=0.247, avg=0.238, sd=0.009], skew [0.018 vs 0.262], 100% {0.229, 0.247} (wid=0.026 ws=0.002) (gid=0.221 gs=0.016)
[10/29 17:30:26    751s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[10/29 17:30:26    751s]       skew_group clk/my_constraint_mode: insertion delay [min=0.229, max=0.247, avg=0.238, sd=0.009], skew [0.018 vs 0.262], 100% {0.229, 0.247} (wid=0.026 ws=0.002) (gid=0.221 gs=0.016)
[10/29 17:30:26    751s]     Clock network insertion delays are now [0.229ns, 0.247ns] average 0.238ns std.dev 0.009ns
[10/29 17:30:26    751s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[10/29 17:30:26    751s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/29 17:30:26    751s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/29 17:30:26    751s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:30:26    751s] UM:                                                                   Fixing clock tree slew time and max cap violations - detailed pass
[10/29 17:30:26    751s]   Stage::DRV Fixing done. (took cpu=0:00:00.2 real=0:00:00.2)
[10/29 17:30:26    751s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:30:26    751s] UM:                                                                   Stage::DRV Fixing
[10/29 17:30:26    751s]   Stage::Insertion Delay Reduction...
[10/29 17:30:26    751s]   Removing unnecessary root buffering...
[10/29 17:30:26    751s]     Clock DAG stats after 'Removing unnecessary root buffering':
[10/29 17:30:26    751s]       cell counts      : b=0, i=3, icg=0, nicg=0, l=0, total=3
[10/29 17:30:26    751s]       cell areas       : b=0.000um^2, i=76.323um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=76.323um^2
[10/29 17:30:26    751s]       cell capacitance : b=0.000pF, i=0.103pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.103pF
[10/29 17:30:26    751s]       sink capacitance : count=20, total=0.034pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[10/29 17:30:26    751s]       wire capacitance : top=0.000pF, trunk=0.214pF, leaf=0.074pF, total=0.288pF
[10/29 17:30:26    751s]       wire lengths     : top=0.000um, trunk=1418.400um, leaf=510.629um, total=1929.029um
[10/29 17:30:26    751s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[10/29 17:30:26    751s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[10/29 17:30:26    751s]       Trunk : target=0.223ns count=2 avg=0.064ns sd=0.031ns min=0.042ns max=0.086ns {2 <= 0.134ns, 0 <= 0.178ns, 0 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/29 17:30:26    751s]       Leaf  : target=0.223ns count=2 avg=0.083ns sd=0.015ns min=0.072ns max=0.094ns {2 <= 0.134ns, 0 <= 0.178ns, 0 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/29 17:30:26    751s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[10/29 17:30:26    751s]        Invs: sky130_fd_sc_hd__clkinv_16: 2 sky130_fd_sc_hd__clkinv_8: 1 
[10/29 17:30:26    751s]     Primary reporting skew group after 'Removing unnecessary root buffering':
[10/29 17:30:26    751s]       skew_group clk/my_constraint_mode: insertion delay [min=0.229, max=0.247, avg=0.238, sd=0.009], skew [0.018 vs 0.262], 100% {0.229, 0.247} (wid=0.026 ws=0.002) (gid=0.221 gs=0.016)
[10/29 17:30:26    751s]     Skew group summary after 'Removing unnecessary root buffering':
[10/29 17:30:26    751s]       skew_group clk/my_constraint_mode: insertion delay [min=0.229, max=0.247, avg=0.238, sd=0.009], skew [0.018 vs 0.262], 100% {0.229, 0.247} (wid=0.026 ws=0.002) (gid=0.221 gs=0.016)
[10/29 17:30:26    751s]     Clock network insertion delays are now [0.229ns, 0.247ns] average 0.238ns std.dev 0.009ns
[10/29 17:30:26    751s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[10/29 17:30:26    751s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/29 17:30:26    751s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/29 17:30:26    751s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:30:26    751s] UM:                                                                   Removing unnecessary root buffering
[10/29 17:30:26    751s]   Removing unconstrained drivers...
[10/29 17:30:26    751s]     Clock DAG stats after 'Removing unconstrained drivers':
[10/29 17:30:26    751s]       cell counts      : b=0, i=3, icg=0, nicg=0, l=0, total=3
[10/29 17:30:26    751s]       cell areas       : b=0.000um^2, i=76.323um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=76.323um^2
[10/29 17:30:26    751s]       cell capacitance : b=0.000pF, i=0.103pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.103pF
[10/29 17:30:26    751s]       sink capacitance : count=20, total=0.034pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[10/29 17:30:26    751s]       wire capacitance : top=0.000pF, trunk=0.214pF, leaf=0.074pF, total=0.288pF
[10/29 17:30:26    751s]       wire lengths     : top=0.000um, trunk=1418.400um, leaf=510.629um, total=1929.029um
[10/29 17:30:26    751s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[10/29 17:30:26    751s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[10/29 17:30:26    751s]       Trunk : target=0.223ns count=2 avg=0.064ns sd=0.031ns min=0.042ns max=0.086ns {2 <= 0.134ns, 0 <= 0.178ns, 0 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/29 17:30:26    751s]       Leaf  : target=0.223ns count=2 avg=0.083ns sd=0.015ns min=0.072ns max=0.094ns {2 <= 0.134ns, 0 <= 0.178ns, 0 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/29 17:30:26    751s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[10/29 17:30:26    751s]        Invs: sky130_fd_sc_hd__clkinv_16: 2 sky130_fd_sc_hd__clkinv_8: 1 
[10/29 17:30:26    751s]     Primary reporting skew group after 'Removing unconstrained drivers':
[10/29 17:30:26    751s]       skew_group clk/my_constraint_mode: insertion delay [min=0.229, max=0.247, avg=0.238, sd=0.009], skew [0.018 vs 0.262], 100% {0.229, 0.247} (wid=0.026 ws=0.002) (gid=0.221 gs=0.016)
[10/29 17:30:26    751s]     Skew group summary after 'Removing unconstrained drivers':
[10/29 17:30:26    751s]       skew_group clk/my_constraint_mode: insertion delay [min=0.229, max=0.247, avg=0.238, sd=0.009], skew [0.018 vs 0.262], 100% {0.229, 0.247} (wid=0.026 ws=0.002) (gid=0.221 gs=0.016)
[10/29 17:30:26    751s]     Clock network insertion delays are now [0.229ns, 0.247ns] average 0.238ns std.dev 0.009ns
[10/29 17:30:26    751s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[10/29 17:30:26    751s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/29 17:30:26    751s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/29 17:30:26    751s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:30:26    751s] UM:                                                                   Removing unconstrained drivers
[10/29 17:30:26    751s]   Reducing insertion delay 1...
[10/29 17:30:26    751s]     Info: CCOpt is analyzing the delay of a net driven by sky130_fd_sc_hd__clkinv_16/Y using a timing arc from cell sky130_fd_sc_hd__clkinv_4
[10/29 17:30:26    751s]     Info: CCOpt is analyzing the delay of a net driven by sky130_fd_sc_hd__clkinv_8/Y using a timing arc from cell sky130_fd_sc_hd__clkinv_4
[10/29 17:30:26    751s]     Clock DAG stats after 'Reducing insertion delay 1':
[10/29 17:30:26    751s]       cell counts      : b=0, i=3, icg=0, nicg=0, l=0, total=3
[10/29 17:30:26    751s]       cell areas       : b=0.000um^2, i=76.323um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=76.323um^2
[10/29 17:30:26    751s]       cell capacitance : b=0.000pF, i=0.103pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.103pF
[10/29 17:30:26    751s]       sink capacitance : count=20, total=0.034pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[10/29 17:30:26    751s]       wire capacitance : top=0.000pF, trunk=0.214pF, leaf=0.074pF, total=0.288pF
[10/29 17:30:26    751s]       wire lengths     : top=0.000um, trunk=1418.400um, leaf=510.629um, total=1929.029um
[10/29 17:30:26    751s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[10/29 17:30:26    751s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[10/29 17:30:26    751s]       Trunk : target=0.223ns count=2 avg=0.064ns sd=0.031ns min=0.042ns max=0.086ns {2 <= 0.134ns, 0 <= 0.178ns, 0 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/29 17:30:26    751s]       Leaf  : target=0.223ns count=2 avg=0.083ns sd=0.015ns min=0.072ns max=0.094ns {2 <= 0.134ns, 0 <= 0.178ns, 0 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/29 17:30:26    751s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[10/29 17:30:26    751s]        Invs: sky130_fd_sc_hd__clkinv_16: 2 sky130_fd_sc_hd__clkinv_8: 1 
[10/29 17:30:26    751s]     Primary reporting skew group after 'Reducing insertion delay 1':
[10/29 17:30:26    751s]       skew_group clk/my_constraint_mode: insertion delay [min=0.229, max=0.247, avg=0.238, sd=0.009], skew [0.018 vs 0.262], 100% {0.229, 0.247} (wid=0.026 ws=0.002) (gid=0.221 gs=0.016)
[10/29 17:30:26    751s]     Skew group summary after 'Reducing insertion delay 1':
[10/29 17:30:26    751s]       skew_group clk/my_constraint_mode: insertion delay [min=0.229, max=0.247, avg=0.238, sd=0.009], skew [0.018 vs 0.262], 100% {0.229, 0.247} (wid=0.026 ws=0.002) (gid=0.221 gs=0.016)
[10/29 17:30:26    751s]     Clock network insertion delays are now [0.229ns, 0.247ns] average 0.238ns std.dev 0.009ns
[10/29 17:30:26    751s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[10/29 17:30:26    751s]     Legalizer new API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/29 17:30:26    751s]   Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/29 17:30:26    751s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:30:26    751s] UM:                                                                   Reducing insertion delay 1
[10/29 17:30:26    751s]   Removing longest path buffering...
[10/29 17:30:26    751s]     Clock DAG stats after 'Removing longest path buffering':
[10/29 17:30:26    751s]       cell counts      : b=0, i=3, icg=0, nicg=0, l=0, total=3
[10/29 17:30:26    751s]       cell areas       : b=0.000um^2, i=76.323um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=76.323um^2
[10/29 17:30:26    751s]       cell capacitance : b=0.000pF, i=0.103pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.103pF
[10/29 17:30:26    751s]       sink capacitance : count=20, total=0.034pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[10/29 17:30:26    751s]       wire capacitance : top=0.000pF, trunk=0.214pF, leaf=0.074pF, total=0.288pF
[10/29 17:30:26    751s]       wire lengths     : top=0.000um, trunk=1418.400um, leaf=510.629um, total=1929.029um
[10/29 17:30:26    751s]     Clock DAG net violations after 'Removing longest path buffering': none
[10/29 17:30:26    751s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[10/29 17:30:26    751s]       Trunk : target=0.223ns count=2 avg=0.064ns sd=0.031ns min=0.042ns max=0.086ns {2 <= 0.134ns, 0 <= 0.178ns, 0 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/29 17:30:26    751s]       Leaf  : target=0.223ns count=2 avg=0.083ns sd=0.015ns min=0.072ns max=0.094ns {2 <= 0.134ns, 0 <= 0.178ns, 0 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/29 17:30:26    751s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[10/29 17:30:26    751s]        Invs: sky130_fd_sc_hd__clkinv_16: 2 sky130_fd_sc_hd__clkinv_8: 1 
[10/29 17:30:26    751s]     Primary reporting skew group after 'Removing longest path buffering':
[10/29 17:30:26    751s]       skew_group clk/my_constraint_mode: insertion delay [min=0.229, max=0.247, avg=0.238, sd=0.009], skew [0.018 vs 0.262], 100% {0.229, 0.247} (wid=0.026 ws=0.002) (gid=0.221 gs=0.016)
[10/29 17:30:26    751s]     Skew group summary after 'Removing longest path buffering':
[10/29 17:30:26    751s]       skew_group clk/my_constraint_mode: insertion delay [min=0.229, max=0.247, avg=0.238, sd=0.009], skew [0.018 vs 0.262], 100% {0.229, 0.247} (wid=0.026 ws=0.002) (gid=0.221 gs=0.016)
[10/29 17:30:26    751s]     Clock network insertion delays are now [0.229ns, 0.247ns] average 0.238ns std.dev 0.009ns
[10/29 17:30:26    751s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[10/29 17:30:26    751s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/29 17:30:26    751s]   Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/29 17:30:26    751s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:30:26    751s] UM:                                                                   Removing longest path buffering
[10/29 17:30:26    751s]   Reducing insertion delay 2...
[10/29 17:30:26    751s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group clk/my_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.262ns. The skew target has been relaxed to 0.262ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[10/29 17:30:26    751s] Type 'man IMPCCOPT-1261' for more detail.
[10/29 17:30:26    751s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group clk/my_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.262ns. The skew target has been relaxed to 0.262ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[10/29 17:30:26    751s] Type 'man IMPCCOPT-1261' for more detail.
[10/29 17:30:26    752s] Path optimization required 180 stage delay updates 
[10/29 17:30:26    752s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group clk/my_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.262ns. The skew target has been relaxed to 0.262ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[10/29 17:30:26    752s] Type 'man IMPCCOPT-1261' for more detail.
[10/29 17:30:26    752s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group clk/my_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.262ns. The skew target has been relaxed to 0.262ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[10/29 17:30:26    752s] Type 'man IMPCCOPT-1261' for more detail.
[10/29 17:30:26    752s]     Clock DAG stats after 'Reducing insertion delay 2':
[10/29 17:30:26    752s]       cell counts      : b=0, i=3, icg=0, nicg=0, l=0, total=3
[10/29 17:30:26    752s]       cell areas       : b=0.000um^2, i=76.323um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=76.323um^2
[10/29 17:30:26    752s]       cell capacitance : b=0.000pF, i=0.103pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.103pF
[10/29 17:30:26    752s]       sink capacitance : count=20, total=0.034pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[10/29 17:30:26    752s]       wire capacitance : top=0.000pF, trunk=0.214pF, leaf=0.073pF, total=0.287pF
[10/29 17:30:26    752s]       wire lengths     : top=0.000um, trunk=1416.330um, leaf=503.599um, total=1919.929um
[10/29 17:30:26    752s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[10/29 17:30:26    752s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[10/29 17:30:26    752s]       Trunk : target=0.223ns count=2 avg=0.063ns sd=0.029ns min=0.043ns max=0.084ns {2 <= 0.134ns, 0 <= 0.178ns, 0 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/29 17:30:26    752s]       Leaf  : target=0.223ns count=2 avg=0.082ns sd=0.014ns min=0.072ns max=0.093ns {2 <= 0.134ns, 0 <= 0.178ns, 0 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/29 17:30:26    752s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[10/29 17:30:26    752s]        Invs: sky130_fd_sc_hd__clkinv_16: 2 sky130_fd_sc_hd__clkinv_8: 1 
[10/29 17:30:26    752s]     Primary reporting skew group after 'Reducing insertion delay 2':
[10/29 17:30:26    752s]       skew_group clk/my_constraint_mode: insertion delay [min=0.227, max=0.244, avg=0.235, sd=0.008], skew [0.017 vs 0.262], 100% {0.227, 0.244} (wid=0.026 ws=0.002) (gid=0.218 gs=0.016)
[10/29 17:30:26    752s]     Skew group summary after 'Reducing insertion delay 2':
[10/29 17:30:26    752s]       skew_group clk/my_constraint_mode: insertion delay [min=0.227, max=0.244, avg=0.235, sd=0.008], skew [0.017 vs 0.262], 100% {0.227, 0.244} (wid=0.026 ws=0.002) (gid=0.218 gs=0.016)
[10/29 17:30:26    752s]     Clock network insertion delays are now [0.227ns, 0.244ns] average 0.235ns std.dev 0.008ns
[10/29 17:30:26    752s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[10/29 17:30:26    752s]     Legalizer new API calls during this step: 104 succeeded with high effort: 104 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/29 17:30:26    752s]   Reducing insertion delay 2 done. (took cpu=0:00:00.2 real=0:00:00.2)
[10/29 17:30:26    752s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:30:26    752s] UM:                                                                   Reducing insertion delay 2
[10/29 17:30:26    752s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:00.6 real=0:00:00.6)
[10/29 17:30:26    752s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:30:26    752s] UM:                                                                   Stage::Insertion Delay Reduction
[10/29 17:30:26    752s]   CCOpt::Phase::Construction done. (took cpu=0:00:14.2 real=0:00:14.2)
[10/29 17:30:26    752s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:30:26    752s] UM:                                                                   CCOpt::Phase::Construction
[10/29 17:30:26    752s]   CCOpt::Phase::Implementation...
[10/29 17:30:26    752s]   Stage::Reducing Power...
[10/29 17:30:26    752s]   Improving clock tree routing...
[10/29 17:30:26    752s]     Iteration 1...
[10/29 17:30:26    752s]     Iteration 1 done.
[10/29 17:30:26    752s]     Clock DAG stats after 'Improving clock tree routing':
[10/29 17:30:26    752s]       cell counts      : b=0, i=3, icg=0, nicg=0, l=0, total=3
[10/29 17:30:26    752s]       cell areas       : b=0.000um^2, i=76.323um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=76.323um^2
[10/29 17:30:26    752s]       cell capacitance : b=0.000pF, i=0.103pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.103pF
[10/29 17:30:26    752s]       sink capacitance : count=20, total=0.034pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[10/29 17:30:26    752s]       wire capacitance : top=0.000pF, trunk=0.214pF, leaf=0.073pF, total=0.287pF
[10/29 17:30:26    752s]       wire lengths     : top=0.000um, trunk=1416.330um, leaf=503.599um, total=1919.929um
[10/29 17:30:26    752s]     Clock DAG net violations after 'Improving clock tree routing': none
[10/29 17:30:26    752s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[10/29 17:30:26    752s]       Trunk : target=0.223ns count=2 avg=0.063ns sd=0.029ns min=0.043ns max=0.084ns {2 <= 0.134ns, 0 <= 0.178ns, 0 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/29 17:30:26    752s]       Leaf  : target=0.223ns count=2 avg=0.082ns sd=0.014ns min=0.072ns max=0.093ns {2 <= 0.134ns, 0 <= 0.178ns, 0 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/29 17:30:26    752s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[10/29 17:30:26    752s]        Invs: sky130_fd_sc_hd__clkinv_16: 2 sky130_fd_sc_hd__clkinv_8: 1 
[10/29 17:30:26    752s]     Primary reporting skew group after 'Improving clock tree routing':
[10/29 17:30:26    752s]       skew_group clk/my_constraint_mode: insertion delay [min=0.227, max=0.244, avg=0.235, sd=0.008], skew [0.017 vs 0.262], 100% {0.227, 0.244} (wid=0.026 ws=0.002) (gid=0.218 gs=0.016)
[10/29 17:30:26    752s]     Skew group summary after 'Improving clock tree routing':
[10/29 17:30:26    752s]       skew_group clk/my_constraint_mode: insertion delay [min=0.227, max=0.244, avg=0.235, sd=0.008], skew [0.017 vs 0.262], 100% {0.227, 0.244} (wid=0.026 ws=0.002) (gid=0.218 gs=0.016)
[10/29 17:30:26    752s]     Clock network insertion delays are now [0.227ns, 0.244ns] average 0.235ns std.dev 0.008ns
[10/29 17:30:26    752s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[10/29 17:30:26    752s]     Legalizer new API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/29 17:30:26    752s]   Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/29 17:30:27    752s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:30:27    752s] UM:                                                                   Improving clock tree routing
[10/29 17:30:27    752s]   Reducing clock tree power 1...
[10/29 17:30:27    752s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[10/29 17:30:27    752s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/29 17:30:27    752s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:30:27    752s] UM:                                                                   Legalizing clock trees
[10/29 17:30:27    752s]     100% 
[10/29 17:30:27    752s]     Clock DAG stats after 'Reducing clock tree power 1':
[10/29 17:30:27    752s]       cell counts      : b=0, i=3, icg=0, nicg=0, l=0, total=3
[10/29 17:30:27    752s]       cell areas       : b=0.000um^2, i=68.816um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=68.816um^2
[10/29 17:30:27    752s]       cell capacitance : b=0.000pF, i=0.093pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.093pF
[10/29 17:30:27    752s]       sink capacitance : count=20, total=0.034pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[10/29 17:30:27    752s]       wire capacitance : top=0.000pF, trunk=0.214pF, leaf=0.073pF, total=0.287pF
[10/29 17:30:27    752s]       wire lengths     : top=0.000um, trunk=1416.330um, leaf=503.729um, total=1920.059um
[10/29 17:30:27    752s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[10/29 17:30:27    752s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[10/29 17:30:27    752s]       Trunk : target=0.223ns count=2 avg=0.058ns sd=0.022ns min=0.043ns max=0.074ns {2 <= 0.134ns, 0 <= 0.178ns, 0 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/29 17:30:27    752s]       Leaf  : target=0.223ns count=2 avg=0.107ns sd=0.021ns min=0.092ns max=0.122ns {2 <= 0.134ns, 0 <= 0.178ns, 0 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/29 17:30:27    752s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[10/29 17:30:27    752s]        Invs: sky130_fd_sc_hd__clkinv_16: 2 sky130_fd_sc_hd__clkinv_4: 1 
[10/29 17:30:27    752s]     Primary reporting skew group after 'Reducing clock tree power 1':
[10/29 17:30:27    752s]       skew_group clk/my_constraint_mode: insertion delay [min=0.230, max=0.242, avg=0.237, sd=0.006], skew [0.012 vs 0.262], 100% {0.230, 0.242} (wid=0.026 ws=0.002) (gid=0.218 gs=0.012)
[10/29 17:30:27    752s]     Skew group summary after 'Reducing clock tree power 1':
[10/29 17:30:27    752s]       skew_group clk/my_constraint_mode: insertion delay [min=0.230, max=0.242, avg=0.237, sd=0.006], skew [0.012 vs 0.262], 100% {0.230, 0.242} (wid=0.026 ws=0.002) (gid=0.218 gs=0.012)
[10/29 17:30:27    752s]     Clock network insertion delays are now [0.230ns, 0.242ns] average 0.237ns std.dev 0.006ns
[10/29 17:30:27    752s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[10/29 17:30:27    752s]     Legalizer new API calls during this step: 7 succeeded with high effort: 7 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/29 17:30:27    752s]   Reducing clock tree power 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
[10/29 17:30:27    752s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:30:27    752s] UM:                                                                   Reducing clock tree power 1
[10/29 17:30:27    752s] Path optimization required 0 stage delay updates 
[10/29 17:30:27    752s]   Reducing clock tree power 2...
[10/29 17:30:27    752s]     Clock DAG stats after 'Reducing clock tree power 2':
[10/29 17:30:27    752s]       cell counts      : b=0, i=3, icg=0, nicg=0, l=0, total=3
[10/29 17:30:27    752s]       cell areas       : b=0.000um^2, i=68.816um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=68.816um^2
[10/29 17:30:27    752s]       cell capacitance : b=0.000pF, i=0.093pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.093pF
[10/29 17:30:27    752s]       sink capacitance : count=20, total=0.034pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[10/29 17:30:27    752s]       wire capacitance : top=0.000pF, trunk=0.214pF, leaf=0.073pF, total=0.287pF
[10/29 17:30:27    752s]       wire lengths     : top=0.000um, trunk=1416.330um, leaf=503.729um, total=1920.059um
[10/29 17:30:27    752s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[10/29 17:30:27    752s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[10/29 17:30:27    752s]       Trunk : target=0.223ns count=2 avg=0.058ns sd=0.022ns min=0.043ns max=0.074ns {2 <= 0.134ns, 0 <= 0.178ns, 0 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/29 17:30:27    752s]       Leaf  : target=0.223ns count=2 avg=0.107ns sd=0.021ns min=0.092ns max=0.122ns {2 <= 0.134ns, 0 <= 0.178ns, 0 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/29 17:30:27    752s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[10/29 17:30:27    752s]        Invs: sky130_fd_sc_hd__clkinv_16: 2 sky130_fd_sc_hd__clkinv_4: 1 
[10/29 17:30:27    752s]     Primary reporting skew group after 'Reducing clock tree power 2':
[10/29 17:30:27    752s]       skew_group clk/my_constraint_mode: insertion delay [min=0.230, max=0.242, avg=0.237, sd=0.006], skew [0.012 vs 0.262], 100% {0.230, 0.242} (wid=0.026 ws=0.002) (gid=0.218 gs=0.012)
[10/29 17:30:27    752s]     Skew group summary after 'Reducing clock tree power 2':
[10/29 17:30:27    752s]       skew_group clk/my_constraint_mode: insertion delay [min=0.230, max=0.242, avg=0.237, sd=0.006], skew [0.012 vs 0.262], 100% {0.230, 0.242} (wid=0.026 ws=0.002) (gid=0.218 gs=0.012)
[10/29 17:30:27    752s]     Clock network insertion delays are now [0.230ns, 0.242ns] average 0.237ns std.dev 0.006ns
[10/29 17:30:27    752s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[10/29 17:30:27    752s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/29 17:30:27    752s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/29 17:30:27    752s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:30:27    752s] UM:                                                                   Reducing clock tree power 2
[10/29 17:30:27    752s]   Stage::Reducing Power done. (took cpu=0:00:00.4 real=0:00:00.4)
[10/29 17:30:27    752s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:30:27    752s] UM:                                                                   Stage::Reducing Power
[10/29 17:30:27    752s]   Stage::Balancing...
[10/29 17:30:27    752s]   Approximately balancing fragments step...
[10/29 17:30:27    752s]     Resolve constraints - Approximately balancing fragments...
[10/29 17:30:27    752s]     Resolving skew group constraints...
[10/29 17:30:27    752s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group clk/my_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.262ns. The skew target has been relaxed to 0.262ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[10/29 17:30:27    752s] Type 'man IMPCCOPT-1261' for more detail.
[10/29 17:30:27    752s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group clk/my_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.262ns. The skew target has been relaxed to 0.262ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[10/29 17:30:27    752s] Type 'man IMPCCOPT-1261' for more detail.
[10/29 17:30:27    752s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group clk/my_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.262ns. The skew target has been relaxed to 0.262ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[10/29 17:30:27    752s] Type 'man IMPCCOPT-1261' for more detail.
[10/29 17:30:27    752s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[10/29 17:30:27    752s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group clk/my_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.262ns. The skew target has been relaxed to 0.262ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[10/29 17:30:27    752s] Type 'man IMPCCOPT-1261' for more detail.
[10/29 17:30:27    752s]     Resolving skew group constraints done.
[10/29 17:30:27    752s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/29 17:30:27    752s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:30:27    752s] UM:                                                                   Resolve constraints - Approximately balancing fragments
[10/29 17:30:27    752s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[10/29 17:30:27    752s]     Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[10/29 17:30:27    752s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/29 17:30:27    752s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:30:27    752s] UM:                                                                   Estimate delay to be added in balancing - Approximately balancing fragments
[10/29 17:30:27    752s]     Approximately balancing fragments...
[10/29 17:30:27    752s]       Moving gates to improve sub-tree skew...
[10/29 17:30:27    752s]         Tried: 5 Succeeded: 0
[10/29 17:30:27    752s]         Topology Tried: 0 Succeeded: 0
[10/29 17:30:27    752s]         0 Succeeded with SS ratio
[10/29 17:30:27    752s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[10/29 17:30:27    752s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[10/29 17:30:27    752s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[10/29 17:30:27    752s]           cell counts      : b=0, i=3, icg=0, nicg=0, l=0, total=3
[10/29 17:30:27    752s]           cell areas       : b=0.000um^2, i=68.816um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=68.816um^2
[10/29 17:30:27    752s]           cell capacitance : b=0.000pF, i=0.093pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.093pF
[10/29 17:30:27    752s]           sink capacitance : count=20, total=0.034pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[10/29 17:30:27    752s]           wire capacitance : top=0.000pF, trunk=0.214pF, leaf=0.073pF, total=0.287pF
[10/29 17:30:27    752s]           wire lengths     : top=0.000um, trunk=1416.330um, leaf=503.729um, total=1920.059um
[10/29 17:30:27    752s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[10/29 17:30:27    752s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[10/29 17:30:27    752s]           Trunk : target=0.223ns count=2 avg=0.058ns sd=0.022ns min=0.043ns max=0.074ns {2 <= 0.134ns, 0 <= 0.178ns, 0 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/29 17:30:27    752s]           Leaf  : target=0.223ns count=2 avg=0.107ns sd=0.021ns min=0.092ns max=0.122ns {2 <= 0.134ns, 0 <= 0.178ns, 0 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/29 17:30:27    752s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[10/29 17:30:27    752s]            Invs: sky130_fd_sc_hd__clkinv_16: 2 sky130_fd_sc_hd__clkinv_4: 1 
[10/29 17:30:27    752s]         Clock network insertion delays are now [0.230ns, 0.242ns] average 0.237ns std.dev 0.006ns
[10/29 17:30:27    752s]         Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[10/29 17:30:27    752s]         Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/29 17:30:27    752s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/29 17:30:27    753s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:30:27    753s] UM:                                                                   Moving gates to improve sub-tree skew
[10/29 17:30:27    753s]       Approximately balancing fragments bottom up...
[10/29 17:30:27    753s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[10/29 17:30:27    753s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[10/29 17:30:27    753s]           cell counts      : b=0, i=3, icg=0, nicg=0, l=0, total=3
[10/29 17:30:27    753s]           cell areas       : b=0.000um^2, i=68.816um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=68.816um^2
[10/29 17:30:27    753s]           cell capacitance : b=0.000pF, i=0.093pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.093pF
[10/29 17:30:27    753s]           sink capacitance : count=20, total=0.034pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[10/29 17:30:27    753s]           wire capacitance : top=0.000pF, trunk=0.214pF, leaf=0.073pF, total=0.287pF
[10/29 17:30:27    753s]           wire lengths     : top=0.000um, trunk=1416.330um, leaf=503.729um, total=1920.059um
[10/29 17:30:27    753s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[10/29 17:30:27    753s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[10/29 17:30:27    753s]           Trunk : target=0.223ns count=2 avg=0.058ns sd=0.022ns min=0.043ns max=0.074ns {2 <= 0.134ns, 0 <= 0.178ns, 0 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/29 17:30:27    753s]           Leaf  : target=0.223ns count=2 avg=0.107ns sd=0.021ns min=0.092ns max=0.122ns {2 <= 0.134ns, 0 <= 0.178ns, 0 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/29 17:30:27    753s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[10/29 17:30:27    753s]            Invs: sky130_fd_sc_hd__clkinv_16: 2 sky130_fd_sc_hd__clkinv_4: 1 
[10/29 17:30:27    753s]         Clock network insertion delays are now [0.230ns, 0.242ns] average 0.237ns std.dev 0.006ns
[10/29 17:30:27    753s]         Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[10/29 17:30:27    753s]         Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/29 17:30:27    753s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/29 17:30:27    753s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:30:27    753s] UM:                                                                   Approximately balancing fragments bottom up
[10/29 17:30:27    753s]       Approximately balancing fragments, wire and cell delays...
[10/29 17:30:27    753s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[10/29 17:30:27    753s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[10/29 17:30:27    753s]           cell counts      : b=0, i=3, icg=0, nicg=0, l=0, total=3
[10/29 17:30:27    753s]           cell areas       : b=0.000um^2, i=68.816um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=68.816um^2
[10/29 17:30:27    753s]           cell capacitance : b=0.000pF, i=0.093pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.093pF
[10/29 17:30:27    753s]           sink capacitance : count=20, total=0.034pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[10/29 17:30:27    753s]           wire capacitance : top=0.000pF, trunk=0.214pF, leaf=0.073pF, total=0.287pF
[10/29 17:30:27    753s]           wire lengths     : top=0.000um, trunk=1416.330um, leaf=503.729um, total=1920.059um
[10/29 17:30:27    753s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[10/29 17:30:27    753s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[10/29 17:30:27    753s]           Trunk : target=0.223ns count=2 avg=0.058ns sd=0.022ns min=0.043ns max=0.074ns {2 <= 0.134ns, 0 <= 0.178ns, 0 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/29 17:30:27    753s]           Leaf  : target=0.223ns count=2 avg=0.107ns sd=0.021ns min=0.092ns max=0.122ns {2 <= 0.134ns, 0 <= 0.178ns, 0 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/29 17:30:27    753s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[10/29 17:30:27    753s]            Invs: sky130_fd_sc_hd__clkinv_16: 2 sky130_fd_sc_hd__clkinv_4: 1 
[10/29 17:30:27    753s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[10/29 17:30:27    753s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/29 17:30:27    753s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:30:27    753s] UM:                                                                   Approximately balancing fragments, wire and cell delays
[10/29 17:30:27    753s]     Approximately balancing fragments done.
[10/29 17:30:27    753s]     Clock DAG stats after 'Approximately balancing fragments step':
[10/29 17:30:27    753s]       cell counts      : b=0, i=3, icg=0, nicg=0, l=0, total=3
[10/29 17:30:27    753s]       cell areas       : b=0.000um^2, i=68.816um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=68.816um^2
[10/29 17:30:27    753s]       cell capacitance : b=0.000pF, i=0.093pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.093pF
[10/29 17:30:27    753s]       sink capacitance : count=20, total=0.034pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[10/29 17:30:27    753s]       wire capacitance : top=0.000pF, trunk=0.214pF, leaf=0.073pF, total=0.287pF
[10/29 17:30:27    753s]       wire lengths     : top=0.000um, trunk=1416.330um, leaf=503.729um, total=1920.059um
[10/29 17:30:27    753s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[10/29 17:30:27    753s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[10/29 17:30:27    753s]       Trunk : target=0.223ns count=2 avg=0.058ns sd=0.022ns min=0.043ns max=0.074ns {2 <= 0.134ns, 0 <= 0.178ns, 0 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/29 17:30:27    753s]       Leaf  : target=0.223ns count=2 avg=0.107ns sd=0.021ns min=0.092ns max=0.122ns {2 <= 0.134ns, 0 <= 0.178ns, 0 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/29 17:30:27    753s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[10/29 17:30:27    753s]        Invs: sky130_fd_sc_hd__clkinv_16: 2 sky130_fd_sc_hd__clkinv_4: 1 
[10/29 17:30:27    753s]     Clock network insertion delays are now [0.230ns, 0.242ns] average 0.237ns std.dev 0.006ns
[10/29 17:30:27    753s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[10/29 17:30:27    753s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/29 17:30:27    753s]   Approximately balancing fragments step done. (took cpu=0:00:00.4 real=0:00:00.4)
[10/29 17:30:27    753s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:30:27    753s] UM:                                                                   Approximately balancing fragments step
[10/29 17:30:27    753s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group clk/my_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.262ns. The skew target has been relaxed to 0.262ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[10/29 17:30:27    753s] Type 'man IMPCCOPT-1261' for more detail.
[10/29 17:30:27    753s]   Clock DAG stats after Approximately balancing fragments:
[10/29 17:30:27    753s]     cell counts      : b=0, i=3, icg=0, nicg=0, l=0, total=3
[10/29 17:30:27    753s]     cell areas       : b=0.000um^2, i=68.816um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=68.816um^2
[10/29 17:30:27    753s]     cell capacitance : b=0.000pF, i=0.093pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.093pF
[10/29 17:30:27    753s]     sink capacitance : count=20, total=0.034pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[10/29 17:30:27    753s]     wire capacitance : top=0.000pF, trunk=0.214pF, leaf=0.073pF, total=0.287pF
[10/29 17:30:27    753s]     wire lengths     : top=0.000um, trunk=1416.330um, leaf=503.729um, total=1920.059um
[10/29 17:30:27    753s]   Clock DAG net violations after Approximately balancing fragments: none
[10/29 17:30:27    753s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[10/29 17:30:27    753s]     Trunk : target=0.223ns count=2 avg=0.058ns sd=0.022ns min=0.043ns max=0.074ns {2 <= 0.134ns, 0 <= 0.178ns, 0 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/29 17:30:27    753s]     Leaf  : target=0.223ns count=2 avg=0.107ns sd=0.021ns min=0.092ns max=0.122ns {2 <= 0.134ns, 0 <= 0.178ns, 0 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/29 17:30:27    753s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[10/29 17:30:27    753s]      Invs: sky130_fd_sc_hd__clkinv_16: 2 sky130_fd_sc_hd__clkinv_4: 1 
[10/29 17:30:27    753s]   Primary reporting skew group after Approximately balancing fragments:
[10/29 17:30:27    753s]     skew_group clk/my_constraint_mode: insertion delay [min=0.230, max=0.242, avg=0.237, sd=0.006], skew [0.012 vs 0.262], 100% {0.230, 0.242} (wid=0.026 ws=0.002) (gid=0.218 gs=0.012)
[10/29 17:30:27    753s]   Skew group summary after Approximately balancing fragments:
[10/29 17:30:27    753s]     skew_group clk/my_constraint_mode: insertion delay [min=0.230, max=0.242, avg=0.237, sd=0.006], skew [0.012 vs 0.262], 100% {0.230, 0.242} (wid=0.026 ws=0.002) (gid=0.218 gs=0.012)
[10/29 17:30:27    753s]   Clock network insertion delays are now [0.230ns, 0.242ns] average 0.237ns std.dev 0.006ns
[10/29 17:30:27    753s]   Improving fragments clock skew...
[10/29 17:30:27    753s]     Clock DAG stats after 'Improving fragments clock skew':
[10/29 17:30:27    753s]       cell counts      : b=0, i=3, icg=0, nicg=0, l=0, total=3
[10/29 17:30:27    753s]       cell areas       : b=0.000um^2, i=68.816um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=68.816um^2
[10/29 17:30:27    753s]       cell capacitance : b=0.000pF, i=0.093pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.093pF
[10/29 17:30:27    753s]       sink capacitance : count=20, total=0.034pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[10/29 17:30:27    753s]       wire capacitance : top=0.000pF, trunk=0.214pF, leaf=0.073pF, total=0.287pF
[10/29 17:30:27    753s]       wire lengths     : top=0.000um, trunk=1416.330um, leaf=503.729um, total=1920.059um
[10/29 17:30:27    753s]     Clock DAG net violations after 'Improving fragments clock skew': none
[10/29 17:30:27    753s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[10/29 17:30:27    753s]       Trunk : target=0.223ns count=2 avg=0.058ns sd=0.022ns min=0.043ns max=0.074ns {2 <= 0.134ns, 0 <= 0.178ns, 0 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/29 17:30:27    753s]       Leaf  : target=0.223ns count=2 avg=0.107ns sd=0.021ns min=0.092ns max=0.122ns {2 <= 0.134ns, 0 <= 0.178ns, 0 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/29 17:30:27    753s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[10/29 17:30:27    753s]        Invs: sky130_fd_sc_hd__clkinv_16: 2 sky130_fd_sc_hd__clkinv_4: 1 
[10/29 17:30:27    753s]     Primary reporting skew group after 'Improving fragments clock skew':
[10/29 17:30:27    753s]       skew_group clk/my_constraint_mode: insertion delay [min=0.230, max=0.242, avg=0.237, sd=0.006], skew [0.012 vs 0.262], 100% {0.230, 0.242} (wid=0.026 ws=0.002) (gid=0.218 gs=0.012)
[10/29 17:30:27    753s]     Skew group summary after 'Improving fragments clock skew':
[10/29 17:30:27    753s]       skew_group clk/my_constraint_mode: insertion delay [min=0.230, max=0.242, avg=0.237, sd=0.006], skew [0.012 vs 0.262], 100% {0.230, 0.242} (wid=0.026 ws=0.002) (gid=0.218 gs=0.012)
[10/29 17:30:27    753s]     Clock network insertion delays are now [0.230ns, 0.242ns] average 0.237ns std.dev 0.006ns
[10/29 17:30:27    753s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[10/29 17:30:27    753s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/29 17:30:27    753s]   Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/29 17:30:27    753s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:30:27    753s] UM:                                                                   Improving fragments clock skew
[10/29 17:30:27    753s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group clk/my_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.262ns. The skew target has been relaxed to 0.262ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[10/29 17:30:27    753s] Type 'man IMPCCOPT-1261' for more detail.
[10/29 17:30:27    753s]   Approximately balancing step...
[10/29 17:30:27    753s]     Resolve constraints - Approximately balancing...
[10/29 17:30:27    753s]     Resolving skew group constraints...
[10/29 17:30:27    753s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group clk/my_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.262ns. The skew target has been relaxed to 0.262ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[10/29 17:30:27    753s] Type 'man IMPCCOPT-1261' for more detail.
[10/29 17:30:27    753s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[10/29 17:30:27    753s]     Resolving skew group constraints done.
[10/29 17:30:27    753s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/29 17:30:28    753s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:30:28    753s] UM:                                                                   Resolve constraints - Approximately balancing
[10/29 17:30:28    753s]     Approximately balancing...
[10/29 17:30:28    753s]       Approximately balancing, wire and cell delays...
[10/29 17:30:28    753s]       Approximately balancing, wire and cell delays, iteration 1...
[10/29 17:30:28    753s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[10/29 17:30:28    753s]           cell counts      : b=0, i=3, icg=0, nicg=0, l=0, total=3
[10/29 17:30:28    753s]           cell areas       : b=0.000um^2, i=68.816um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=68.816um^2
[10/29 17:30:28    753s]           cell capacitance : b=0.000pF, i=0.093pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.093pF
[10/29 17:30:28    753s]           sink capacitance : count=20, total=0.034pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[10/29 17:30:28    753s]           wire capacitance : top=0.000pF, trunk=0.214pF, leaf=0.073pF, total=0.287pF
[10/29 17:30:28    753s]           wire lengths     : top=0.000um, trunk=1416.330um, leaf=503.729um, total=1920.059um
[10/29 17:30:28    753s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[10/29 17:30:28    753s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[10/29 17:30:28    753s]           Trunk : target=0.223ns count=2 avg=0.058ns sd=0.022ns min=0.043ns max=0.074ns {2 <= 0.134ns, 0 <= 0.178ns, 0 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/29 17:30:28    753s]           Leaf  : target=0.223ns count=2 avg=0.107ns sd=0.021ns min=0.092ns max=0.122ns {2 <= 0.134ns, 0 <= 0.178ns, 0 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/29 17:30:28    753s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[10/29 17:30:28    753s]            Invs: sky130_fd_sc_hd__clkinv_16: 2 sky130_fd_sc_hd__clkinv_4: 1 
[10/29 17:30:28    753s]       Approximately balancing, wire and cell delays, iteration 1 done.
[10/29 17:30:28    753s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/29 17:30:28    753s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:30:28    753s] UM:                                                                   Approximately balancing, wire and cell delays
[10/29 17:30:28    753s]     Approximately balancing done.
[10/29 17:30:28    753s]     Clock DAG stats after 'Approximately balancing step':
[10/29 17:30:28    753s]       cell counts      : b=0, i=3, icg=0, nicg=0, l=0, total=3
[10/29 17:30:28    753s]       cell areas       : b=0.000um^2, i=68.816um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=68.816um^2
[10/29 17:30:28    753s]       cell capacitance : b=0.000pF, i=0.093pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.093pF
[10/29 17:30:28    753s]       sink capacitance : count=20, total=0.034pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[10/29 17:30:28    753s]       wire capacitance : top=0.000pF, trunk=0.214pF, leaf=0.073pF, total=0.287pF
[10/29 17:30:28    753s]       wire lengths     : top=0.000um, trunk=1416.330um, leaf=503.729um, total=1920.059um
[10/29 17:30:28    753s]     Clock DAG net violations after 'Approximately balancing step': none
[10/29 17:30:28    753s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[10/29 17:30:28    753s]       Trunk : target=0.223ns count=2 avg=0.058ns sd=0.022ns min=0.043ns max=0.074ns {2 <= 0.134ns, 0 <= 0.178ns, 0 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/29 17:30:28    753s]       Leaf  : target=0.223ns count=2 avg=0.107ns sd=0.021ns min=0.092ns max=0.122ns {2 <= 0.134ns, 0 <= 0.178ns, 0 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/29 17:30:28    753s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[10/29 17:30:28    753s]        Invs: sky130_fd_sc_hd__clkinv_16: 2 sky130_fd_sc_hd__clkinv_4: 1 
[10/29 17:30:28    753s]     Primary reporting skew group after 'Approximately balancing step':
[10/29 17:30:28    753s]       skew_group clk/my_constraint_mode: insertion delay [min=0.230, max=0.242, avg=0.237, sd=0.006], skew [0.012 vs 0.262], 100% {0.230, 0.242} (wid=0.026 ws=0.002) (gid=0.218 gs=0.012)
[10/29 17:30:28    753s]     Skew group summary after 'Approximately balancing step':
[10/29 17:30:28    753s]       skew_group clk/my_constraint_mode: insertion delay [min=0.230, max=0.242, avg=0.237, sd=0.006], skew [0.012 vs 0.262], 100% {0.230, 0.242} (wid=0.026 ws=0.002) (gid=0.218 gs=0.012)
[10/29 17:30:28    753s]     Clock network insertion delays are now [0.230ns, 0.242ns] average 0.237ns std.dev 0.006ns
[10/29 17:30:28    753s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[10/29 17:30:28    753s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/29 17:30:28    753s]   Approximately balancing step done. (took cpu=0:00:00.2 real=0:00:00.2)
[10/29 17:30:28    753s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:30:28    753s] UM:                                                                   Approximately balancing step
[10/29 17:30:28    753s]   Fixing clock tree overload...
[10/29 17:30:28    753s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[10/29 17:30:28    753s]     Clock DAG stats after 'Fixing clock tree overload':
[10/29 17:30:28    753s]       cell counts      : b=0, i=3, icg=0, nicg=0, l=0, total=3
[10/29 17:30:28    753s]       cell areas       : b=0.000um^2, i=68.816um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=68.816um^2
[10/29 17:30:28    753s]       cell capacitance : b=0.000pF, i=0.093pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.093pF
[10/29 17:30:28    753s]       sink capacitance : count=20, total=0.034pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[10/29 17:30:28    753s]       wire capacitance : top=0.000pF, trunk=0.214pF, leaf=0.073pF, total=0.287pF
[10/29 17:30:28    753s]       wire lengths     : top=0.000um, trunk=1416.330um, leaf=503.729um, total=1920.059um
[10/29 17:30:28    753s]     Clock DAG net violations after 'Fixing clock tree overload': none
[10/29 17:30:28    753s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[10/29 17:30:28    753s]       Trunk : target=0.223ns count=2 avg=0.058ns sd=0.022ns min=0.043ns max=0.074ns {2 <= 0.134ns, 0 <= 0.178ns, 0 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/29 17:30:28    753s]       Leaf  : target=0.223ns count=2 avg=0.107ns sd=0.021ns min=0.092ns max=0.122ns {2 <= 0.134ns, 0 <= 0.178ns, 0 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/29 17:30:28    753s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[10/29 17:30:28    753s]        Invs: sky130_fd_sc_hd__clkinv_16: 2 sky130_fd_sc_hd__clkinv_4: 1 
[10/29 17:30:28    753s]     Primary reporting skew group after 'Fixing clock tree overload':
[10/29 17:30:28    753s]       skew_group clk/my_constraint_mode: insertion delay [min=0.230, max=0.242, avg=0.237, sd=0.006], skew [0.012 vs 0.262], 100% {0.230, 0.242} (wid=0.026 ws=0.002) (gid=0.218 gs=0.012)
[10/29 17:30:28    753s]     Skew group summary after 'Fixing clock tree overload':
[10/29 17:30:28    753s]       skew_group clk/my_constraint_mode: insertion delay [min=0.230, max=0.242, avg=0.237, sd=0.006], skew [0.012 vs 0.262], 100% {0.230, 0.242} (wid=0.026 ws=0.002) (gid=0.218 gs=0.012)
[10/29 17:30:28    753s]     Clock network insertion delays are now [0.230ns, 0.242ns] average 0.237ns std.dev 0.006ns
[10/29 17:30:28    753s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[10/29 17:30:28    753s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/29 17:30:28    753s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/29 17:30:28    753s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:30:28    753s] UM:                                                                   Fixing clock tree overload
[10/29 17:30:28    753s]   Approximately balancing paths...
[10/29 17:30:28    753s]     Added 0 buffers.
[10/29 17:30:28    753s]     Clock DAG stats after 'Approximately balancing paths':
[10/29 17:30:28    753s]       cell counts      : b=0, i=3, icg=0, nicg=0, l=0, total=3
[10/29 17:30:28    753s]       cell areas       : b=0.000um^2, i=68.816um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=68.816um^2
[10/29 17:30:28    753s]       cell capacitance : b=0.000pF, i=0.093pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.093pF
[10/29 17:30:28    753s]       sink capacitance : count=20, total=0.034pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[10/29 17:30:28    753s]       wire capacitance : top=0.000pF, trunk=0.214pF, leaf=0.073pF, total=0.287pF
[10/29 17:30:28    753s]       wire lengths     : top=0.000um, trunk=1416.330um, leaf=503.729um, total=1920.059um
[10/29 17:30:28    753s]     Clock DAG net violations after 'Approximately balancing paths': none
[10/29 17:30:28    753s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[10/29 17:30:28    753s]       Trunk : target=0.223ns count=2 avg=0.058ns sd=0.022ns min=0.043ns max=0.074ns {2 <= 0.134ns, 0 <= 0.178ns, 0 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/29 17:30:28    753s]       Leaf  : target=0.223ns count=2 avg=0.107ns sd=0.021ns min=0.092ns max=0.122ns {2 <= 0.134ns, 0 <= 0.178ns, 0 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/29 17:30:28    753s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[10/29 17:30:28    753s]        Invs: sky130_fd_sc_hd__clkinv_16: 2 sky130_fd_sc_hd__clkinv_4: 1 
[10/29 17:30:28    753s]     Primary reporting skew group after 'Approximately balancing paths':
[10/29 17:30:28    753s]       skew_group clk/my_constraint_mode: insertion delay [min=0.230, max=0.242, avg=0.237, sd=0.006], skew [0.012 vs 0.262], 100% {0.230, 0.242} (wid=0.026 ws=0.002) (gid=0.218 gs=0.012)
[10/29 17:30:28    753s]     Skew group summary after 'Approximately balancing paths':
[10/29 17:30:28    753s]       skew_group clk/my_constraint_mode: insertion delay [min=0.230, max=0.242, avg=0.237, sd=0.006], skew [0.012 vs 0.262], 100% {0.230, 0.242} (wid=0.026 ws=0.002) (gid=0.218 gs=0.012)
[10/29 17:30:28    753s]     Clock network insertion delays are now [0.230ns, 0.242ns] average 0.237ns std.dev 0.006ns
[10/29 17:30:28    753s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[10/29 17:30:28    753s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/29 17:30:28    753s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/29 17:30:28    753s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:30:28    753s] UM:                                                                   Approximately balancing paths
[10/29 17:30:28    753s]   Stage::Balancing done. (took cpu=0:00:01.0 real=0:00:01.0)
[10/29 17:30:28    753s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:30:28    753s] UM:                                                                   Stage::Balancing
[10/29 17:30:28    753s]   Stage::Polishing...
[10/29 17:30:28    753s]   Resynthesising clock tree into netlist...
[10/29 17:30:28    753s]     Reset timing graph...
[10/29 17:30:28    753s] Ignoring AAE DB Resetting ...
[10/29 17:30:28    753s]     Reset timing graph done.
[10/29 17:30:28    753s]   Resynthesising clock tree into netlist done.
[10/29 17:30:28    753s]   Updating congestion map to accurately time the clock tree...
[10/29 17:30:28    753s]     Routing unrouted datapath nets connected to clock instances...
[10/29 17:30:28    753s]       Routed 0 unrouted datapath nets connected to clock instances
[10/29 17:30:28    753s]     Routing unrouted datapath nets connected to clock instances done.
[10/29 17:30:28    753s]     Leaving CCOpt scope - extractRC...
[10/29 17:30:28    753s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
[10/29 17:30:28    753s] Extraction called for design 'fir' of instances=399479 and nets=1116 using extraction engine 'pre_route' .
[10/29 17:30:28    753s] pre_route RC Extraction called for design fir.
[10/29 17:30:28    753s] RC Extraction called in multi-corner(2) mode.
[10/29 17:30:28    753s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/29 17:30:28    753s] Type 'man IMPEXT-6197' for more detail.
[10/29 17:30:28    753s] RCMode: PreRoute
[10/29 17:30:28    753s]       RC Corner Indexes            0       1   
[10/29 17:30:28    753s] Capacitance Scaling Factor   : 1.00000 1.00000 
[10/29 17:30:28    753s] Resistance Scaling Factor    : 1.00000 1.00000 
[10/29 17:30:28    753s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[10/29 17:30:28    753s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[10/29 17:30:28    753s] Shrink Factor                : 1.00000
[10/29 17:30:28    753s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/29 17:30:28    753s] Updating RC grid for preRoute extraction ...
[10/29 17:30:28    753s] Initializing multi-corner resistance tables ...
[10/29 17:30:28    754s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 3054.672M)
[10/29 17:30:28    754s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[10/29 17:30:28    754s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.3 real=0:00:00.3)
[10/29 17:30:28    754s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:30:28    754s] UM:                                                                   Leaving CCOpt scope - extractRC
[10/29 17:30:28    754s]   Updating congestion map to accurately time the clock tree done.
[10/29 17:30:28    754s]   Disconnecting clock tree from netlist...
[10/29 17:30:28    754s]   Disconnecting clock tree from netlist done.
[10/29 17:30:28    754s]   Clock tree timing engine global stage delay update for ss_100C_1v60.setup_delay:setup.late...
[10/29 17:30:28    754s]   Rebuilding timing graph...
[10/29 17:30:28    754s] Topological Sorting (REAL = 0:00:00.0, MEM = 3054.7M, InitMEM = 3054.7M)
[10/29 17:30:28    754s]   Rebuilding timing graph done.
[10/29 17:30:28    754s] End AAE Lib Interpolated Model. (MEM=3054.67 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 17:30:29    754s]   Clock tree timing engine global stage delay update for ss_100C_1v60.setup_delay:setup.late done. (took cpu=0:00:00.2 real=0:00:00.1)
[10/29 17:30:29    754s]   Clock DAG stats After congestion update:
[10/29 17:30:29    754s]     cell counts      : b=0, i=3, icg=0, nicg=0, l=0, total=3
[10/29 17:30:29    754s]     cell areas       : b=0.000um^2, i=68.816um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=68.816um^2
[10/29 17:30:29    754s]     cell capacitance : b=0.000pF, i=0.093pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.093pF
[10/29 17:30:29    754s]     sink capacitance : count=20, total=0.034pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[10/29 17:30:29    754s]     wire capacitance : top=0.000pF, trunk=0.214pF, leaf=0.073pF, total=0.287pF
[10/29 17:30:29    754s]     wire lengths     : top=0.000um, trunk=1416.330um, leaf=503.729um, total=1920.059um
[10/29 17:30:29    754s]   Clock DAG net violations After congestion update: none
[10/29 17:30:29    754s]   Clock DAG primary half-corner transition distribution After congestion update:
[10/29 17:30:29    754s]     Trunk : target=0.223ns count=2 avg=0.058ns sd=0.022ns min=0.043ns max=0.074ns {2 <= 0.134ns, 0 <= 0.178ns, 0 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/29 17:30:29    754s]     Leaf  : target=0.223ns count=2 avg=0.107ns sd=0.021ns min=0.092ns max=0.122ns {2 <= 0.134ns, 0 <= 0.178ns, 0 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/29 17:30:29    754s]   Clock DAG library cell distribution After congestion update {count}:
[10/29 17:30:29    754s]      Invs: sky130_fd_sc_hd__clkinv_16: 2 sky130_fd_sc_hd__clkinv_4: 1 
[10/29 17:30:29    754s]   Primary reporting skew group After congestion update:
[10/29 17:30:29    754s]     skew_group clk/my_constraint_mode: insertion delay [min=0.230, max=0.242, avg=0.236, sd=0.006], skew [0.012 vs 0.262], 100% {0.230, 0.242} (wid=0.026 ws=0.002) (gid=0.218 gs=0.012)
[10/29 17:30:29    754s]   Skew group summary After congestion update:
[10/29 17:30:29    754s]     skew_group clk/my_constraint_mode: insertion delay [min=0.230, max=0.242, avg=0.236, sd=0.006], skew [0.012 vs 0.262], 100% {0.230, 0.242} (wid=0.026 ws=0.002) (gid=0.218 gs=0.012)
[10/29 17:30:29    754s]   Clock network insertion delays are now [0.230ns, 0.242ns] average 0.236ns std.dev 0.006ns
[10/29 17:30:29    754s]   Merging balancing drivers for power...
[10/29 17:30:29    754s]     Tried: 5 Succeeded: 0
[10/29 17:30:29    754s]     Clock DAG stats after 'Merging balancing drivers for power':
[10/29 17:30:29    754s]       cell counts      : b=0, i=3, icg=0, nicg=0, l=0, total=3
[10/29 17:30:29    754s]       cell areas       : b=0.000um^2, i=68.816um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=68.816um^2
[10/29 17:30:29    754s]       cell capacitance : b=0.000pF, i=0.093pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.093pF
[10/29 17:30:29    754s]       sink capacitance : count=20, total=0.034pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[10/29 17:30:29    754s]       wire capacitance : top=0.000pF, trunk=0.214pF, leaf=0.073pF, total=0.287pF
[10/29 17:30:29    754s]       wire lengths     : top=0.000um, trunk=1416.330um, leaf=503.729um, total=1920.059um
[10/29 17:30:29    754s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[10/29 17:30:29    754s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[10/29 17:30:29    754s]       Trunk : target=0.223ns count=2 avg=0.058ns sd=0.022ns min=0.043ns max=0.074ns {2 <= 0.134ns, 0 <= 0.178ns, 0 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/29 17:30:29    754s]       Leaf  : target=0.223ns count=2 avg=0.107ns sd=0.021ns min=0.092ns max=0.122ns {2 <= 0.134ns, 0 <= 0.178ns, 0 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/29 17:30:29    754s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[10/29 17:30:29    754s]        Invs: sky130_fd_sc_hd__clkinv_16: 2 sky130_fd_sc_hd__clkinv_4: 1 
[10/29 17:30:29    754s]     Primary reporting skew group after 'Merging balancing drivers for power':
[10/29 17:30:29    754s]       skew_group clk/my_constraint_mode: insertion delay [min=0.230, max=0.242, avg=0.236, sd=0.006], skew [0.012 vs 0.262], 100% {0.230, 0.242} (wid=0.026 ws=0.002) (gid=0.218 gs=0.012)
[10/29 17:30:29    754s]     Skew group summary after 'Merging balancing drivers for power':
[10/29 17:30:29    754s]       skew_group clk/my_constraint_mode: insertion delay [min=0.230, max=0.242, avg=0.236, sd=0.006], skew [0.012 vs 0.262], 100% {0.230, 0.242} (wid=0.026 ws=0.002) (gid=0.218 gs=0.012)
[10/29 17:30:29    754s]     Clock network insertion delays are now [0.230ns, 0.242ns] average 0.236ns std.dev 0.006ns
[10/29 17:30:29    754s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[10/29 17:30:29    754s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/29 17:30:29    754s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/29 17:30:29    754s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:30:29    754s] UM:                                                                   Merging balancing drivers for power
[10/29 17:30:29    754s]   Improving clock skew...
[10/29 17:30:29    754s]     Clock DAG stats after 'Improving clock skew':
[10/29 17:30:29    754s]       cell counts      : b=0, i=3, icg=0, nicg=0, l=0, total=3
[10/29 17:30:29    754s]       cell areas       : b=0.000um^2, i=68.816um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=68.816um^2
[10/29 17:30:29    754s]       cell capacitance : b=0.000pF, i=0.093pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.093pF
[10/29 17:30:29    754s]       sink capacitance : count=20, total=0.034pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[10/29 17:30:29    754s]       wire capacitance : top=0.000pF, trunk=0.214pF, leaf=0.073pF, total=0.287pF
[10/29 17:30:29    754s]       wire lengths     : top=0.000um, trunk=1416.330um, leaf=503.729um, total=1920.059um
[10/29 17:30:29    754s]     Clock DAG net violations after 'Improving clock skew': none
[10/29 17:30:29    754s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[10/29 17:30:29    754s]       Trunk : target=0.223ns count=2 avg=0.058ns sd=0.022ns min=0.043ns max=0.074ns {2 <= 0.134ns, 0 <= 0.178ns, 0 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/29 17:30:29    754s]       Leaf  : target=0.223ns count=2 avg=0.107ns sd=0.021ns min=0.092ns max=0.122ns {2 <= 0.134ns, 0 <= 0.178ns, 0 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/29 17:30:29    754s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[10/29 17:30:29    754s]        Invs: sky130_fd_sc_hd__clkinv_16: 2 sky130_fd_sc_hd__clkinv_4: 1 
[10/29 17:30:29    754s]     Primary reporting skew group after 'Improving clock skew':
[10/29 17:30:29    754s]       skew_group clk/my_constraint_mode: insertion delay [min=0.230, max=0.242, avg=0.236, sd=0.006], skew [0.012 vs 0.262], 100% {0.230, 0.242} (wid=0.026 ws=0.002) (gid=0.218 gs=0.012)
[10/29 17:30:29    754s]     Skew group summary after 'Improving clock skew':
[10/29 17:30:29    754s]       skew_group clk/my_constraint_mode: insertion delay [min=0.230, max=0.242, avg=0.236, sd=0.006], skew [0.012 vs 0.262], 100% {0.230, 0.242} (wid=0.026 ws=0.002) (gid=0.218 gs=0.012)
[10/29 17:30:29    754s]     Clock network insertion delays are now [0.230ns, 0.242ns] average 0.236ns std.dev 0.006ns
[10/29 17:30:29    754s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[10/29 17:30:29    754s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/29 17:30:29    754s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/29 17:30:29    754s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:30:29    754s] UM:                                                                   Improving clock skew
[10/29 17:30:29    754s]   Reducing clock tree power 3...
[10/29 17:30:29    754s]     Initial gate capacitance is (rise=0.127pF fall=0.113pF).
[10/29 17:30:29    754s]     Resizing gates: ...20% ...40% ...Legalizing clock trees...
[10/29 17:30:29    754s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/29 17:30:29    754s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:30:29    754s] UM:                                                                   Legalizing clock trees
[10/29 17:30:29    754s]     60% ...80% ...100% 
[10/29 17:30:29    754s]     Iteration 1: gate capacitance is (rise=0.108pF fall=0.097pF).
[10/29 17:30:29    754s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[10/29 17:30:29    754s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/29 17:30:29    754s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:30:29    754s] UM:                                                                   Legalizing clock trees
[10/29 17:30:29    754s]     100% 
[10/29 17:30:29    754s]     Clock DAG stats after 'Reducing clock tree power 3':
[10/29 17:30:29    754s]       cell counts      : b=0, i=3, icg=0, nicg=0, l=0, total=3
[10/29 17:30:29    754s]       cell areas       : b=0.000um^2, i=55.053um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=55.053um^2
[10/29 17:30:29    754s]       cell capacitance : b=0.000pF, i=0.073pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.073pF
[10/29 17:30:29    754s]       sink capacitance : count=20, total=0.034pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[10/29 17:30:29    754s]       wire capacitance : top=0.000pF, trunk=0.215pF, leaf=0.073pF, total=0.288pF
[10/29 17:30:29    754s]       wire lengths     : top=0.000um, trunk=1420.515um, leaf=504.309um, total=1924.824um
[10/29 17:30:29    754s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[10/29 17:30:29    754s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[10/29 17:30:29    754s]       Trunk : target=0.223ns count=2 avg=0.050ns sd=0.010ns min=0.043ns max=0.057ns {2 <= 0.134ns, 0 <= 0.178ns, 0 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/29 17:30:29    754s]       Leaf  : target=0.223ns count=2 avg=0.134ns sd=0.017ns min=0.122ns max=0.146ns {1 <= 0.134ns, 1 <= 0.178ns, 0 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/29 17:30:29    754s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[10/29 17:30:29    754s]        Invs: sky130_fd_sc_hd__clkinv_16: 1 sky130_fd_sc_hd__clkinv_8: 1 sky130_fd_sc_hd__clkinv_4: 1 
[10/29 17:30:29    754s]     Primary reporting skew group after 'Reducing clock tree power 3':
[10/29 17:30:29    754s]       skew_group clk/my_constraint_mode: insertion delay [min=0.222, max=0.244, avg=0.232, sd=0.011], skew [0.022 vs 0.262], 100% {0.222, 0.244} (wid=0.026 ws=0.003) (gid=0.218 gs=0.020)
[10/29 17:30:29    754s]     Skew group summary after 'Reducing clock tree power 3':
[10/29 17:30:29    754s]       skew_group clk/my_constraint_mode: insertion delay [min=0.222, max=0.244, avg=0.232, sd=0.011], skew [0.022 vs 0.262], 100% {0.222, 0.244} (wid=0.026 ws=0.003) (gid=0.218 gs=0.020)
[10/29 17:30:29    754s]     Clock network insertion delays are now [0.222ns, 0.244ns] average 0.232ns std.dev 0.011ns
[10/29 17:30:29    754s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[10/29 17:30:29    754s]     Legalizer new API calls during this step: 15 succeeded with high effort: 15 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/29 17:30:29    754s]   Reducing clock tree power 3 done. (took cpu=0:00:00.2 real=0:00:00.2)
[10/29 17:30:29    754s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:30:29    754s] UM:                                                                   Reducing clock tree power 3
[10/29 17:30:29    754s]   Improving insertion delay...
[10/29 17:30:29    754s]     Clock DAG stats after 'Improving insertion delay':
[10/29 17:30:29    754s]       cell counts      : b=0, i=3, icg=0, nicg=0, l=0, total=3
[10/29 17:30:29    754s]       cell areas       : b=0.000um^2, i=55.053um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=55.053um^2
[10/29 17:30:29    754s]       cell capacitance : b=0.000pF, i=0.073pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.073pF
[10/29 17:30:29    754s]       sink capacitance : count=20, total=0.034pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[10/29 17:30:29    754s]       wire capacitance : top=0.000pF, trunk=0.215pF, leaf=0.073pF, total=0.288pF
[10/29 17:30:29    754s]       wire lengths     : top=0.000um, trunk=1420.515um, leaf=504.309um, total=1924.824um
[10/29 17:30:29    754s]     Clock DAG net violations after 'Improving insertion delay': none
[10/29 17:30:29    754s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[10/29 17:30:29    754s]       Trunk : target=0.223ns count=2 avg=0.050ns sd=0.010ns min=0.043ns max=0.057ns {2 <= 0.134ns, 0 <= 0.178ns, 0 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/29 17:30:29    754s]       Leaf  : target=0.223ns count=2 avg=0.134ns sd=0.017ns min=0.122ns max=0.146ns {1 <= 0.134ns, 1 <= 0.178ns, 0 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/29 17:30:29    754s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[10/29 17:30:29    754s]        Invs: sky130_fd_sc_hd__clkinv_16: 1 sky130_fd_sc_hd__clkinv_8: 1 sky130_fd_sc_hd__clkinv_4: 1 
[10/29 17:30:29    754s]     Primary reporting skew group after 'Improving insertion delay':
[10/29 17:30:29    754s]       skew_group clk/my_constraint_mode: insertion delay [min=0.222, max=0.244, avg=0.232, sd=0.011], skew [0.022 vs 0.262], 100% {0.222, 0.244} (wid=0.026 ws=0.003) (gid=0.218 gs=0.020)
[10/29 17:30:29    754s]     Skew group summary after 'Improving insertion delay':
[10/29 17:30:29    754s]       skew_group clk/my_constraint_mode: insertion delay [min=0.222, max=0.244, avg=0.232, sd=0.011], skew [0.022 vs 0.262], 100% {0.222, 0.244} (wid=0.026 ws=0.003) (gid=0.218 gs=0.020)
[10/29 17:30:29    754s]     Clock network insertion delays are now [0.222ns, 0.244ns] average 0.232ns std.dev 0.011ns
[10/29 17:30:29    754s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[10/29 17:30:29    754s]     Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/29 17:30:29    754s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/29 17:30:29    754s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:30:29    754s] UM:                                                                   Improving insertion delay
[10/29 17:30:29    754s]   Total capacitance is (rise=0.396pF fall=0.385pF), of which (rise=0.288pF fall=0.288pF) is wire, and (rise=0.108pF fall=0.097pF) is gate.
[10/29 17:30:29    754s]   Stage::Polishing done. (took cpu=0:00:01.1 real=0:00:01.1)
[10/29 17:30:29    755s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:30:29    755s] UM:                                                                   Stage::Polishing
[10/29 17:30:29    755s]   Stage::Updating netlist...
[10/29 17:30:29    755s]   Reset timing graph...
[10/29 17:30:29    755s] Ignoring AAE DB Resetting ...
[10/29 17:30:29    755s]   Reset timing graph done.
[10/29 17:30:29    755s]   Setting non-default rules before calling refine place.
[10/29 17:30:29    755s] Assigned high priority to 3 cells.
[10/29 17:30:29    755s]   ClockRefiner...
[10/29 17:30:29    755s]   Performing Clock Only Refine Place.
[10/29 17:30:29    755s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:3078.7M
[10/29 17:30:29    755s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.024, REAL:0.024, MEM:3078.7M
[10/29 17:30:29    755s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:3078.7M
[10/29 17:30:29    755s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:3078.7M
[10/29 17:30:29    755s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3078.7M
[10/29 17:30:29    755s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3078.7M
[10/29 17:30:29    755s] #spOpts: N=130 mergeVia=F cut2cut 
[10/29 17:30:30    755s] OPERPROF:     Starting SiteArrayInit at level 3, MEM:3078.7M
[10/29 17:30:30    755s] OPERPROF:       Starting spIGRtCostMap_init at level 4, MEM:3078.7M
[10/29 17:30:30    755s] OPERPROF:       Finished spIGRtCostMap_init at level 4, CPU:0.000, REAL:0.000, MEM:3078.7M
[10/29 17:30:30    755s] OPERPROF:       Starting SiteArrayMainInit_V17 at level 4, MEM:3078.7M
[10/29 17:30:30    755s] Info: 3 insts are soft-fixed.
[10/29 17:30:30    755s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:3078.7M
[10/29 17:30:30    755s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:3078.7M
[10/29 17:30:30    755s] OPERPROF:         Starting SiteArrayInitPartitionBorders at level 5, MEM:3078.7M
[10/29 17:30:30    755s] OPERPROF:         Finished SiteArrayInitPartitionBorders at level 5, CPU:0.009, REAL:0.009, MEM:3078.7M
[10/29 17:30:30    755s] OPERPROF:         Starting InitBlockedSiteAsBlockedInst at level 5, MEM:3078.7M
[10/29 17:30:30    755s] OPERPROF:         Finished InitBlockedSiteAsBlockedInst at level 5, CPU:0.035, REAL:0.035, MEM:3078.7M
[10/29 17:30:30    755s] OPERPROF:         Starting SiteArrayMarkPreplaceInsts at level 5, MEM:3078.7M
[10/29 17:30:31    757s] OPERPROF:         Finished SiteArrayMarkPreplaceInsts at level 5, CPU:1.460, REAL:1.473, MEM:3078.7M
[10/29 17:30:31    757s] OPERPROF:         Starting CMU at level 5, MEM:3078.7M
[10/29 17:30:31    757s] OPERPROF:         Finished CMU at level 5, CPU:0.028, REAL:0.027, MEM:3086.7M
[10/29 17:30:32    757s] OPERPROF:       Finished SiteArrayMainInit_V17 at level 4, CPU:2.019, REAL:2.035, MEM:3086.7M
[10/29 17:30:32    757s] OPERPROF:     Finished SiteArrayInit at level 3, CPU:2.019, REAL:2.035, MEM:3086.7M
[10/29 17:30:32    757s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3086.7M
[10/29 17:30:32    757s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:3086.7M
[10/29 17:30:32    757s] OPERPROF:     Starting PlacementInitFenceForDPlace at level 3, MEM:3086.7M
[10/29 17:30:32    757s] OPERPROF:       Starting SiteArrayInitFenceEdgeBit at level 4, MEM:3086.7M
[10/29 17:30:32    757s] OPERPROF:       Finished SiteArrayInitFenceEdgeBit at level 4, CPU:0.000, REAL:0.000, MEM:3086.7M
[10/29 17:30:32    757s] OPERPROF:       Starting SiteArrayInitObstEdgeBit at level 4, MEM:3086.7M
[10/29 17:30:32    757s] OPERPROF:       Finished SiteArrayInitObstEdgeBit at level 4, CPU:0.163, REAL:0.164, MEM:3086.7M
[10/29 17:30:32    757s] OPERPROF:     Finished PlacementInitFenceForDPlace at level 3, CPU:0.189, REAL:0.191, MEM:3086.7M
[10/29 17:30:32    757s] [CPU] DPlace-Init (cpu=0:00:02.6, real=0:00:03.0, mem=3086.7MB).
[10/29 17:30:32    757s] OPERPROF:   Finished DPlace-Init at level 2, CPU:2.604, REAL:2.625, MEM:3086.7M
[10/29 17:30:32    757s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:2.604, REAL:2.625, MEM:3086.7M
[10/29 17:30:32    757s] OPERPROF: Starting RefinePlace at level 1, MEM:3086.7M
[10/29 17:30:32    757s] *** Starting place_detail (0:12:38 mem=3086.7M) ***
[10/29 17:30:32    757s] Total net bbox length = 1.858e+04 (1.795e+04 6.298e+02) (ext = 1.145e+04)
[10/29 17:30:32    758s] Info: 3 insts are soft-fixed.
[10/29 17:30:33    758s] Move report: Soft Fixed moves 2 insts, mean move: 2.72 um, max move: 2.72 um
[10/29 17:30:33    758s] 	Max move on inst (CTS_ccl_a_inv_00004): (2635.22, 15.44) --> (2635.22, 18.16)
[10/29 17:30:33    758s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[10/29 17:30:33    758s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/29 17:30:33    758s] OPERPROF:   Starting CellHaloInit at level 2, MEM:3086.7M
[10/29 17:30:33    758s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.034, REAL:0.035, MEM:3086.7M
[10/29 17:30:33    758s] OPERPROF:   Starting CellHaloInit at level 2, MEM:3086.7M
[10/29 17:30:33    759s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.035, REAL:0.036, MEM:3086.7M
[10/29 17:30:33    759s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3086.7M
[10/29 17:30:33    759s] Starting refinePlace ...
[10/29 17:30:33    759s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/29 17:30:33    759s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3086.7MB
[10/29 17:30:33    759s] Statistics of distance of Instance movement in refine placement:
[10/29 17:30:33    759s]   maximum (X+Y) =         2.72 um
[10/29 17:30:33    759s]   inst (CTS_ccl_a_inv_00004) with max move: (2635.22, 15.44) -> (2635.22, 18.16)
[10/29 17:30:33    759s]   mean    (X+Y) =         2.72 um
[10/29 17:30:33    759s] Summary Report:
[10/29 17:30:33    759s] Instances move: 2 (out of 80 movable)
[10/29 17:30:33    759s] Instances flipped: 0
[10/29 17:30:33    759s] Mean displacement: 2.72 um
[10/29 17:30:33    759s] Max displacement: 2.72 um (Instance: CTS_ccl_a_inv_00004) (2635.22, 15.44) -> (2635.22, 18.16)
[10/29 17:30:33    759s] Total instances moved : 2
[10/29 17:30:33    759s] 	Length: 13 sites, height: 1 rows, site name: unithd, cell type: sky130_fd_sc_hd__clkinv_8
[10/29 17:30:33    759s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.243, REAL:0.245, MEM:3086.7M
[10/29 17:30:33    759s] Total net bbox length = 1.858e+04 (1.795e+04 6.291e+02) (ext = 1.146e+04)
[10/29 17:30:33    759s] [CPU] RefinePlace/total (cpu=0:00:01.5, real=0:00:01.0, mem=3086.7MB) @(0:12:38 - 0:12:39).
[10/29 17:30:33    759s] Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 3086.7MB
[10/29 17:30:33    759s] *** Finished place_detail (0:12:39 mem=3086.7M) ***
[10/29 17:30:33    759s] OPERPROF: Finished RefinePlace at level 1, CPU:1.516, REAL:1.490, MEM:3086.7M
[10/29 17:30:33    759s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:3078.7M
[10/29 17:30:33    759s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.025, REAL:0.025, MEM:3078.7M
[10/29 17:30:33    759s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:3078.7M
[10/29 17:30:33    759s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:3078.7M
[10/29 17:30:33    759s] OPERPROF: Starting DPlace-Init at level 1, MEM:3078.7M
[10/29 17:30:33    759s] #spOpts: N=130 mergeVia=F cut2cut 
[10/29 17:30:34    759s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:3078.7M
[10/29 17:30:34    759s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:3078.7M
[10/29 17:30:34    759s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:3078.7M
[10/29 17:30:34    759s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:3078.7M
[10/29 17:30:34    759s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:3078.7M
[10/29 17:30:34    759s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:3078.7M
[10/29 17:30:34    759s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:3078.7M
[10/29 17:30:34    759s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.009, REAL:0.010, MEM:3078.7M
[10/29 17:30:34    759s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:3078.7M
[10/29 17:30:34    759s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.036, REAL:0.037, MEM:3078.7M
[10/29 17:30:34    759s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:3078.7M
[10/29 17:30:35    760s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:1.011, REAL:1.019, MEM:3078.7M
[10/29 17:30:35    760s] OPERPROF:       Starting CMU at level 4, MEM:3078.7M
[10/29 17:30:35    761s] OPERPROF:       Finished CMU at level 4, CPU:0.028, REAL:0.027, MEM:3086.7M
[10/29 17:30:35    761s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:1.568, REAL:1.580, MEM:3086.7M
[10/29 17:30:35    761s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:1.568, REAL:1.581, MEM:3086.7M
[10/29 17:30:35    761s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3086.7M
[10/29 17:30:35    761s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3086.7M
[10/29 17:30:35    761s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:3086.7M
[10/29 17:30:35    761s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:3086.7M
[10/29 17:30:35    761s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:3086.7M
[10/29 17:30:35    761s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:3086.7M
[10/29 17:30:36    761s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.164, REAL:0.166, MEM:3086.7M
[10/29 17:30:36    761s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.189, REAL:0.190, MEM:3086.7M
[10/29 17:30:36    761s] [CPU] DPlace-Init (cpu=0:00:02.2, real=0:00:03.0, mem=3086.7MB).
[10/29 17:30:36    761s] OPERPROF: Finished DPlace-Init at level 1, CPU:2.173, REAL:2.191, MEM:3086.7M
[10/29 17:30:36    761s] Moved 2 and flipped 2 of 3 clock instances (excluding sinks) during refinement
[10/29 17:30:36    761s]   Moved 2, flipped 2 and cell swapped 0 of 23 clock instance(s) during refinement.
[10/29 17:30:36    761s] The largest move for clock insts (excluding sinks) was 2.72 microns. The inst with this movement was CTS_ccl_a_inv_00009
[10/29 17:30:36    761s] Moved 0 and flipped 0 of 20 clock sinks during refinement.
[10/29 17:30:36    761s] The largest move for clock sinks was 0 microns. The inst with this movement was 
[10/29 17:30:36    761s]   The largest move was 2.72 microns for CTS_ccl_a_inv_00009.
[10/29 17:30:36    761s] Revert refine place priority changes on 0 cells.
[10/29 17:30:36    761s]   ClockRefiner done. (took cpu=0:00:06.5 real=0:00:06.5)
[10/29 17:30:36    761s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:30:36    761s] UM:                                                                   ClockRefiner
[10/29 17:30:36    761s]   Stage::Updating netlist done. (took cpu=0:00:06.6 real=0:00:06.6)
[10/29 17:30:36    761s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:30:36    761s] UM:                                                                   Stage::Updating netlist
[10/29 17:30:36    761s]   CCOpt::Phase::Implementation done. (took cpu=0:00:09.3 real=0:00:09.3)
[10/29 17:30:36    761s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:30:36    761s] UM:                                                                   CCOpt::Phase::Implementation
[10/29 17:30:36    761s]   CCOpt::Phase::eGRPC...
[10/29 17:30:36    761s]   eGR Post Conditioning loop iteration 0...
[10/29 17:30:36    761s]     Clock implementation routing...
[10/29 17:30:36    761s]       Leaving CCOpt scope - Routing Tools...
[10/29 17:30:36    761s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:3078.7M
[10/29 17:30:36    761s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.023, REAL:0.024, MEM:3078.7M
[10/29 17:30:36    761s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:3078.7M
[10/29 17:30:36    761s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:3078.7M
[10/29 17:30:36    761s] Net route status summary:
[10/29 17:30:36    761s]   Clock:         4 (unrouted=4, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[10/29 17:30:36    761s]   Non-clock:  1112 (unrouted=1017, trialRouted=95, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1017, (crossesIlmBoundary AND tooFewTerms=0)])
[10/29 17:30:36    761s]       Routing using eGR only...
[10/29 17:30:36    761s]         Early Global Route - eGR only step...
[10/29 17:30:36    761s] (ccopt eGR): There are 4 nets for routing of which 4 have one or more fixed wires.
[10/29 17:30:36    761s] (ccopt eGR): Start to route 4 all nets
[10/29 17:30:36    761s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[10/29 17:30:36    761s] Type 'man IMPPTN-1250' for more detail.
[10/29 17:30:36    761s] [PSP]    Started earlyGlobalRoute kernel
[10/29 17:30:36    761s] [PSP]    Initial Peak syMemory usage = 3078.7 MB
[10/29 17:30:36    761s] (I)       Reading DB...
[10/29 17:30:36    761s] (I)       Read data from FE... (mem=3078.7M)
[10/29 17:30:36    761s] (I)       Read nodes and places... (mem=3078.7M)
[10/29 17:30:37    762s] (I)       Done Read nodes and places (cpu=0.644s, mem=3146.7M)
[10/29 17:30:37    762s] (I)       Read nets... (mem=3146.7M)
[10/29 17:30:37    762s] (I)       Done Read nets (cpu=0.001s, mem=3146.7M)
[10/29 17:30:37    762s] (I)       Done Read data from FE (cpu=0.644s, mem=3146.7M)
[10/29 17:30:37    762s] (I)       before initializing RouteDB syMemory usage = 3146.7 MB
[10/29 17:30:37    762s] (I)       congestionReportName   : 
[10/29 17:30:37    762s] (I)       layerRangeFor2DCongestion : 
[10/29 17:30:37    762s] (I)       buildTerm2TermWires    : 1
[10/29 17:30:37    762s] (I)       doTrackAssignment      : 1
[10/29 17:30:37    762s] (I)       dumpBookshelfFiles     : 0
[10/29 17:30:37    762s] (I)       numThreads             : 4
[10/29 17:30:37    762s] (I)       bufferingAwareRouting  : false
[10/29 17:30:37    762s] (I)       honorPin               : false
[10/29 17:30:37    762s] (I)       honorPinGuide          : true
[10/29 17:30:37    762s] (I)       honorPartition         : false
[10/29 17:30:37    762s] (I)       honorPartitionAllowFeedthru: false
[10/29 17:30:37    762s] (I)       allowPartitionCrossover: false
[10/29 17:30:37    762s] (I)       honorSingleEntry       : true
[10/29 17:30:37    762s] (I)       honorSingleEntryStrong : true
[10/29 17:30:37    762s] [NR-eGR] honorMsvRouteConstraint: false
[10/29 17:30:37    762s] (I)       handleViaSpacingRule   : false
[10/29 17:30:37    762s] (I)       handleEolSpacingRule   : true
[10/29 17:30:37    762s] (I)       PDConstraint           : none
[10/29 17:30:37    762s] (I)       expBetterNDRHandling   : true
[10/29 17:30:37    762s] (I)       routingEffortLevel     : 10000
[10/29 17:30:37    762s] (I)       effortLevel            : standard
[10/29 17:30:37    762s] [NR-eGR] honorClockSpecNDR      : 0
[10/29 17:30:37    762s] (I)       relaxedTopLayerCeiling : 127
[10/29 17:30:37    762s] [NR-eGR] minRouteLayer          : 2
[10/29 17:30:37    762s] [NR-eGR] maxRouteLayer          : 127
[10/29 17:30:37    762s] (I)       relaxedBottomLayerFloor: 2
[10/29 17:30:37    762s] (I)       numRowsPerGCell        : 1
[10/29 17:30:37    762s] (I)       speedUpLargeDesign     : 0
[10/29 17:30:37    762s] (I)       multiThreadingTA       : 1
[10/29 17:30:37    762s] (I)       optimizationMode       : false
[10/29 17:30:37    762s] (I)       routeSecondPG          : false
[10/29 17:30:37    762s] (I)       scenicRatioForLayerRelax: 1.25
[10/29 17:30:37    762s] (I)       detourLimitForLayerRelax: 0.00
[10/29 17:30:37    762s] (I)       punchThroughDistance   : 500.00
[10/29 17:30:37    762s] (I)       scenicBound            : 3.00
[10/29 17:30:37    762s] (I)       maxScenicToAvoidBlk    : 100.00
[10/29 17:30:37    762s] (I)       source-to-sink ratio   : 0.30
[10/29 17:30:37    762s] (I)       targetCongestionRatioH : 1.00
[10/29 17:30:37    762s] (I)       targetCongestionRatioV : 1.00
[10/29 17:30:37    762s] (I)       layerCongestionRatio   : 1.00
[10/29 17:30:37    762s] (I)       m1CongestionRatio      : 0.10
[10/29 17:30:37    762s] (I)       m2m3CongestionRatio    : 0.70
[10/29 17:30:37    762s] (I)       localRouteEffort       : 1.00
[10/29 17:30:37    762s] (I)       numSitesBlockedByOneVia: 8.00
[10/29 17:30:37    762s] (I)       supplyScaleFactorH     : 1.00
[10/29 17:30:37    762s] (I)       supplyScaleFactorV     : 1.00
[10/29 17:30:37    762s] (I)       highlight3DOverflowFactor: 0.00
[10/29 17:30:37    762s] (I)       routeVias              : 
[10/29 17:30:37    762s] (I)       readTROption           : true
[10/29 17:30:37    762s] (I)       extraSpacingFactor     : 1.00
[10/29 17:30:37    762s] (I)       routeSelectedNetsOnly  : true
[10/29 17:30:37    762s] (I)       clkNetUseMaxDemand     : false
[10/29 17:30:37    762s] (I)       extraDemandForClocks   : 0
[10/29 17:30:37    762s] [NR-eGR] numTracksPerClockWire  : 0
[10/29 17:30:37    762s] (I)       steinerRemoveLayers    : false
[10/29 17:30:37    762s] (I)       demoteLayerScenicScale : 1.00
[10/29 17:30:37    762s] (I)       nonpreferLayerCostScale : 100.00
[10/29 17:30:37    762s] (I)       similarTopologyRoutingFast : false
[10/29 17:30:37    762s] (I)       spanningTreeRefinement : true
[10/29 17:30:37    762s] (I)       spanningTreeRefinementAlpha : -1.00
[10/29 17:30:37    762s] (I)       starting read tracks
[10/29 17:30:37    762s] (I)       build grid graph
[10/29 17:30:37    762s] (I)       build grid graph start
[10/29 17:30:37    762s] (I)       build grid graph end
[10/29 17:30:37    762s] (I)       merge level 0
[10/29 17:30:37    762s] [NR-eGR] li1 has no routable track
[10/29 17:30:37    762s] [NR-eGR] met1 has single uniform track structure
[10/29 17:30:37    762s] [NR-eGR] met2 has single uniform track structure
[10/29 17:30:37    762s] [NR-eGR] met3 has single uniform track structure
[10/29 17:30:37    762s] [NR-eGR] met4 has single uniform track structure
[10/29 17:30:37    762s] [NR-eGR] met5 has single uniform track structure
[10/29 17:30:37    762s] (I)       numViaLayers=6
[10/29 17:30:37    762s] (I)       Reading via L1M1_PR for layer: 0 
[10/29 17:30:37    762s] (I)       Reading via M1M2_PR_M for layer: 1 
[10/29 17:30:37    762s] (I)       Reading via M2M3_PR_R for layer: 2 
[10/29 17:30:37    762s] (I)       Reading via M3M4_PR for layer: 3 
[10/29 17:30:37    762s] (I)       Reading via M4M5_PR for layer: 4 
[10/29 17:30:37    762s] (I)       end build via table
[10/29 17:30:37    763s] [NR-eGR] Read 519636 PG shapes in 0.151 seconds
[10/29 17:30:37    763s] 
[10/29 17:30:37    763s] (I)       [10/29 17:30:37    763s] [NR-eGR] numRoutingBlks=0 numInstBlks=799012 numPGBlocks=519636 numBumpBlks=0 numBoundaryFakeBlks=0
readDataFromPlaceDB
[10/29 17:30:37    763s] (I)       Read net information..
[10/29 17:30:37    763s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[10/29 17:30:37    763s] (I)       Read testcase time = 0.000 seconds
[10/29 17:30:37    763s] 
[10/29 17:30:37    763s] [NR-eGR] Read numTotalNets=99  numIgnoredNets=95
[10/29 17:30:37    763s] (I)       [10/29 17:30:37    763s] [NR-eGR] Connected 0 must-join pins/ports
read default dcut vias
[10/29 17:30:37    763s] (I)       Reading via L1M1_PR for layer: 0 
[10/29 17:30:37    763s] (I)       Reading via M1M2_PR_M for layer: 1 
[10/29 17:30:37    763s] (I)       Reading via M2M3_PR_R for layer: 2 
[10/29 17:30:37    763s] (I)       Reading via M3M4_PR for layer: 3 
[10/29 17:30:37    763s] (I)       Reading via M4M5_PR for layer: 4 
[10/29 17:30:37    763s] (I)       early_global_route_priority property id does not exist.
[10/29 17:30:37    763s] (I)       build grid graph start
[10/29 17:30:37    763s] (I)       build grid graph end
[10/29 17:30:37    763s] (I)       Model blockage into capacity
[10/29 17:30:37    763s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[10/29 17:30:39    764s] (I)       Modeling time = 1.360 seconds
[10/29 17:30:39    764s] 
[10/29 17:30:39    764s] (I)       Moved 3 terms for better access 
[10/29 17:30:39    764s] (I)       Number of ignored nets = 0
[10/29 17:30:39    764s] (I)       Number of fixed nets = 0.  Ignored: Yes
[10/29 17:30:39    764s] (I)       Number of clock nets = 4.  Ignored: No
[10/29 17:30:39    764s] (I)       Number of analog nets = 0.  Ignored: Yes
[10/29 17:30:39    764s] (I)       Number of special nets = 0.  Ignored: Yes
[10/29 17:30:39    764s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[10/29 17:30:39    764s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[10/29 17:30:39    764s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[10/29 17:30:39    764s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[10/29 17:30:39    764s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/29 17:30:39    764s] (I)       [10/29 17:30:39    764s] [NR-eGR] There are 4 clock nets ( 4 with NDR ).
Before initializing earlyGlobalRoute syMemory usage = 3386.7 MB
[10/29 17:30:39    764s] (I)       Ndr track 0 does not exist
[10/29 17:30:39    764s] (I)       Ndr track 0 does not exist
[10/29 17:30:39    764s] (I)       Layer1  viaCost=200.00
[10/29 17:30:39    764s] (I)       Layer2  viaCost=200.00
[10/29 17:30:39    764s] (I)       Layer3  viaCost=300.00
[10/29 17:30:39    764s] (I)       Layer4  viaCost=200.00
[10/29 17:30:39    764s] (I)       Layer5  viaCost=200.00
[10/29 17:30:39    764s] (I)       ---------------------Grid Graph Info--------------------
[10/29 17:30:39    764s] (I)       Routing area        : (1840, 1840) - (4000000, 4000000)
[10/29 17:30:39    764s] (I)       Core area           : (10000, 10000) - (3990000, 3990000)
[10/29 17:30:39    764s] (I)       Site width          :   460  (dbu)
[10/29 17:30:39    764s] (I)       Row height          :  2720  (dbu)
[10/29 17:30:39    764s] (I)       GCell width         :  2720  (dbu)
[10/29 17:30:39    764s] (I)       GCell height        :  2720  (dbu)
[10/29 17:30:39    764s] (I)       Grid                :  1470  1470     6
[10/29 17:30:39    764s] (I)       Layer numbers       :     1     2     3     4     5     6
[10/29 17:30:39    764s] (I)       Vertical capacity   :     0     0  2720     0  2720     0
[10/29 17:30:39    764s] (I)       Horizontal capacity :     0  2720     0  2720     0  2720
[10/29 17:30:39    764s] (I)       Default wire width  :   170   140   140   300   300  1600
[10/29 17:30:39    764s] (I)       Default wire space  :   170   140   140   300   300  1600
[10/29 17:30:39    764s] (I)       Default wire pitch  :   340   280   280   600   600  3200
[10/29 17:30:39    764s] (I)       Default pitch size  :   340   340   460   610   690  3660
[10/29 17:30:39    764s] (I)       First track coord   :     0   310   570   410   570  2850
[10/29 17:30:39    764s] (I)       Num tracks per GCell:  8.00  8.00  5.91  4.46  3.94  0.74
[10/29 17:30:39    764s] (I)       Total num of tracks :     0 11764  8695  6557  5797  1092
[10/29 17:30:39    764s] (I)       Num of masks        :     1     1     1     1     1     1
[10/29 17:30:39    764s] (I)       Num of trim masks   :     0     0     0     0     0     0
[10/29 17:30:39    764s] (I)       --------------------------------------------------------
[10/29 17:30:39    764s] 
[10/29 17:30:39    764s] (I)       id=0  isDef=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[10/29 17:30:39    764s] [NR-eGR] ============ Routing rule table ============
[10/29 17:30:39    764s] [NR-eGR] Rule id: 0  Nets: 4 
[10/29 17:30:39    764s] (I)       Pitch:  L1=680  L2=680  L3=920  L4=1200  L5=1200  L6=6400
[10/29 17:30:39    764s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2
[10/29 17:30:39    764s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[10/29 17:30:39    764s] (I)       id=1  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[10/29 17:30:39    764s] (I)       Pitch:[10/29 17:30:39    764s] [NR-eGR] Rule id: 1  Nets: 0 
  L1=340  L2=340  L3=460  L4=610  L5=690  L6=3660
[10/29 17:30:39    764s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[10/29 17:30:39    764s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[10/29 17:30:39    764s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[10/29 17:30:39    764s] [NR-eGR] ========================================
[10/29 17:30:39    764s] [NR-eGR] 
[10/29 17:30:39    764s] (I)       blocked tracks on layer2 : = 4289797 / 17293080 (24.81%)
[10/29 17:30:39    764s] (I)       blocked tracks on layer3 : = 597720 / 12781650 (4.68%)
[10/29 17:30:39    764s] (I)       blocked tracks on layer4 : = 1024004 / 9638790 (10.62%)
[10/29 17:30:39    764s] (I)       blocked tracks on layer5 : = 1318500 / 8521590 (15.47%)
[10/29 17:30:39    764s] (I)       blocked tracks on layer6 : = 956645 / 1605240 (59.60%)
[10/29 17:30:39    764s] (I)       After initializing earlyGlobalRoute syMemory usage = 3386.7 MB
[10/29 17:30:39    764s] (I)       Loading and dumping file time : 2.87 seconds
[10/29 17:30:39    764s] (I)       ============= Initialization =============
[10/29 17:30:39    764s] (I)       totalPins=27  totalGlobalPin=27 (100.00%)
[10/29 17:30:39    765s] (I)       total 2D Cap : 20799510 = (8615180 H, 12184330 V)
[10/29 17:30:39    765s] (I)       ============  Phase 1a Route ============
[10/29 17:30:39    765s] [NR-eGR] Layer group 1: route 4 net(s) in layer range [3, 4]
[10/29 17:30:39    765s] (I)       Phase 1a runs 0.00 seconds
[10/29 17:30:39    765s] (I)       blkAvoiding Routing :  time=0.08  numBlkSegs=8
[10/29 17:30:39    765s] (I)       Usage: 707 = (660 H, 47 V) = (0.01% H, 0.00% V) = (1.795e+03um H, 1.278e+02um V)
[10/29 17:30:39    765s] (I)       
[10/29 17:30:39    765s] (I)       ============  Phase 1b Route ============
[10/29 17:30:39    765s] (I)       Phase 1b runs 0.00 seconds
[10/29 17:30:39    765s] (I)       Usage: 707 = (660 H, 47 V) = (0.01% H, 0.00% V) = (1.795e+03um H, 1.278e+02um V)
[10/29 17:30:39    765s] (I)       
[10/29 17:30:39    765s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.923040e+03um
[10/29 17:30:39    765s] (I)       ============  Phase 1c Route ============
[10/29 17:30:39    765s] (I)       Level2 Grid: 294 x 294
[10/29 17:30:39    765s] (I)       Phase 1c runs 0.05 seconds
[10/29 17:30:39    765s] (I)       Usage: 707 = (660 H, 47 V) = (0.01% H, 0.00% V) = (1.795e+03um H, 1.278e+02um V)
[10/29 17:30:39    765s] (I)       
[10/29 17:30:39    765s] (I)       ============  Phase 1d Route ============
[10/29 17:30:39    765s] (I)       Phase 1d runs 0.04 seconds
[10/29 17:30:39    765s] (I)       Usage: 709 = (661 H, 48 V) = (0.01% H, 0.00% V) = (1.798e+03um H, 1.306e+02um V)
[10/29 17:30:39    765s] (I)       
[10/29 17:30:39    765s] (I)       ============  Phase 1e Route ============
[10/29 17:30:39    765s] (I)       Phase 1e runs 0.00 seconds
[10/29 17:30:39    765s] (I)       Usage: 709 = (661 H, 48 V) = (0.01% H, 0.00% V) = (1.798e+03um H, 1.306e+02um V)
[10/29 17:30:39    765s] (I)       
[10/29 17:30:39    765s] (I)       ============  Phase 1f Route ============
[10/29 17:30:39    765s] (I)       Usage: 709 = (661 H, 48 V) = (0.01% H, 0.00% V) = (1.798e+03um H, 1.306e+02um V)
[10/29 17:30:39    765s] (I)       
[10/29 17:30:39    765s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.928480e+03um
[10/29 17:30:39    765s] [NR-eGR] 
[10/29 17:30:39    765s] (I)       ============  Phase 1g Route ============
[10/29 17:30:39    765s] (I)       Usage: 707 = (659 H, 48 V) = (0.01% H, 0.00% V) = (1.792e+03um H, 1.306e+02um V)
[10/29 17:30:39    765s] (I)       
[10/29 17:30:39    765s] (I)       numNets=4  numFullyRipUpNets=1  numPartialRipUpNets=1 
[10/29 17:30:39    765s] [NR-eGR] Move 1 nets to layer range [3, 6]
[10/29 17:30:39    765s] (I)       Phase 1l runs 0.00 seconds
[10/29 17:30:39    765s] (I)       total 2D Cap : 28652233 = (9263890 H, 19388343 V)
[10/29 17:30:39    765s] (I)       ============  Phase 1a Route ============
[10/29 17:30:39    765s] [NR-eGR] Layer group 2: route 1 net(s) in layer range [3, 6]
[10/29 17:30:40    765s] (I)       Phase 1a runs 0.00 seconds
[10/29 17:30:40    765s] (I)       blkAvoiding Routing :  time=0.08  numBlkSegs=3
[10/29 17:30:40    765s] (I)       Usage: 849 = (785 H, 64 V) = (0.01% H, 0.00% V) = (2.135e+03um H, 1.741e+02um V)
[10/29 17:30:40    765s] (I)       
[10/29 17:30:40    765s] (I)       ============  Phase 1b Route ============
[10/29 17:30:40    765s] (I)       Phase 1b runs 0.00 seconds
[10/29 17:30:40    765s] (I)       Usage: 849 = (785 H, 64 V) = (0.01% H, 0.00% V) = (2.135e+03um H, 1.741e+02um V)
[10/29 17:30:40    765s] (I)       
[10/29 17:30:40    765s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.808000e+02um
[10/29 17:30:40    765s] (I)       ============  Phase 1c Route ============
[10/29 17:30:40    765s] (I)       Usage: 849 = (785 H, 64 V) = (0.01% H, 0.00% V) = (2.135e+03um H, 1.741e+02um V)
[10/29 17:30:40    765s] (I)       
[10/29 17:30:40    765s] (I)       ============  Phase 1d Route ============
[10/29 17:30:40    765s] (I)       Usage: 849 = (785 H, 64 V) = (0.01% H, 0.00% V) = (2.135e+03um H, 1.741e+02um V)
[10/29 17:30:40    765s] (I)       
[10/29 17:30:40    765s] (I)       ============  Phase 1e Route ============
[10/29 17:30:40    765s] (I)       Phase 1e runs 0.00 seconds
[10/29 17:30:40    765s] (I)       Usage: 849 = (785 H, 64 V) = (0.01% H, 0.00% V) = (2.135e+03um H, 1.741e+02um V)
[10/29 17:30:40    765s] (I)       
[10/29 17:30:40    765s] (I)       ============  Phase 1f Route ============
[10/29 17:30:40    765s] (I)       [10/29 17:30:40    765s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.808000e+02um
[10/29 17:30:40    765s] [NR-eGR] 
Usage: 849 = (785 H, 64 V) = (0.01% H, 0.00% V) = (2.135e+03um H, 1.741e+02um V)
[10/29 17:30:40    765s] (I)       
[10/29 17:30:40    765s] (I)       ============  Phase 1g Route ============
[10/29 17:30:40    765s] (I)       Usage: 849 = (785 H, 64 V) = (0.01% H, 0.00% V) = (2.135e+03um H, 1.741e+02um V)
[10/29 17:30:40    765s] (I)       
[10/29 17:30:40    765s] (I)       numNets=1  numFullyRipUpNets=0  numPartialRipUpNets=1 
[10/29 17:30:40    765s] (I)       Phase 1l runs 0.00 seconds
[10/29 17:30:40    765s] [NR-eGR] Move 1 nets to layer range [2, 6]
[10/29 17:30:40    765s] (I)       total 2D Cap : 41655773 = (22267430 H, 19388343 V)
[10/29 17:30:40    765s] (I)       ============  Phase 1a Route ============
[10/29 17:30:40    765s] [NR-eGR] Layer group 3: route 1 net(s) in layer range [2, 6]
[10/29 17:30:40    765s] (I)       Phase 1a runs 0.00 seconds
[10/29 17:30:40    765s] (I)       Usage: 1113 = (1021 H, 92 V) = (0.00% H, 0.00% V) = (2.777e+03um H, 2.502e+02um V)
[10/29 17:30:40    765s] (I)       
[10/29 17:30:40    765s] (I)       ============  Phase 1b Route ============
[10/29 17:30:40    765s] (I)       Usage: 1113 = (1021 H, 92 V) = (0.00% H, 0.00% V) = (2.777e+03um H, 2.502e+02um V)
[10/29 17:30:40    765s] (I)       
[10/29 17:30:40    765s] (I)       earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 7.180800e+02um
[10/29 17:30:40    765s] (I)       ============  Phase 1c Route ============
[10/29 17:30:40    765s] (I)       Usage: 1113 = (1021 H, 92 V) = (0.00% H, 0.00% V) = (2.777e+03um H, 2.502e+02um V)
[10/29 17:30:40    765s] (I)       
[10/29 17:30:40    765s] (I)       ============  Phase 1d Route ============
[10/29 17:30:40    765s] (I)       Usage: 1113 = (1021 H, 92 V) = (0.00% H, 0.00% V) = (2.777e+03um H, 2.502e+02um V)
[10/29 17:30:40    765s] (I)       
[10/29 17:30:40    765s] (I)       ============  Phase 1e Route ============
[10/29 17:30:40    765s] (I)       Phase 1e runs 0.00 seconds
[10/29 17:30:40    765s] (I)       Usage: 1113 = (1021 H, 92 V) = (0.00% H, 0.00% V) = (2.777e+03um H, 2.502e+02um V)
[10/29 17:30:40    765s] (I)       
[10/29 17:30:40    765s] (I)       ============  Phase 1f Route ============
[10/29 17:30:40    765s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 7.180800e+02um
[10/29 17:30:40    765s] [NR-eGR] 
[10/29 17:30:40    765s] (I)       Usage: 1113 = (1021 H, 92 V) = (0.00% H, 0.00% V) = (2.777e+03um H, 2.502e+02um V)
[10/29 17:30:40    765s] (I)       
[10/29 17:30:40    765s] (I)       ============  Phase 1g Route ============
[10/29 17:30:40    765s] (I)       Usage: 1112 = (1021 H, 91 V) = (0.00% H, 0.00% V) = (2.777e+03um H, 2.475e+02um V)
[10/29 17:30:40    765s] (I)       
[10/29 17:30:40    765s] (I)       Phase 1l runs 0.00 seconds
[10/29 17:30:40    766s] (I)       
[10/29 17:30:40    766s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[10/29 17:30:40    766s] [NR-eGR]                        OverCon            
[10/29 17:30:40    766s] [NR-eGR]                         #Gcell     %Gcell
[10/29 17:30:40    766s] [NR-eGR]       Layer                (0)    OverCon 
[10/29 17:30:40    766s] [NR-eGR] ----------------------------------------------
[10/29 17:30:40    766s] [NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[10/29 17:30:40    766s] [NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[10/29 17:30:40    766s] [NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[10/29 17:30:40    766s] [NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[10/29 17:30:40    766s] [NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[10/29 17:30:40    766s] [NR-eGR]    met5  (6)         0( 0.00%)   ( 0.00%) 
[10/29 17:30:40    766s] [NR-eGR] ----------------------------------------------
[10/29 17:30:40    766s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[10/29 17:30:40    766s] [NR-eGR] 
[10/29 17:30:40    766s] (I)       Total Global Routing Runtime: 1.27 seconds
[10/29 17:30:41    766s] (I)       total 2D Cap : 41656411 = (22267634 H, 19388777 V)
[10/29 17:30:41    766s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[10/29 17:30:41    766s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[10/29 17:30:41    766s] (I)       ============= track Assignment ============
[10/29 17:30:41    766s] (I)       extract Global 3D Wires
[10/29 17:30:41    766s] (I)       Extract Global WL : time=0.00
[10/29 17:30:41    766s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[10/29 17:30:41    766s] (I)       Initialization real time=0.24 seconds
[10/29 17:30:41    766s] (I)       Run single-thread track assignment
[10/29 17:30:41    766s] (I)       Kernel real time=0.01 seconds
[10/29 17:30:41    766s] (I)       End Greedy Track Assignment
[10/29 17:30:41    766s] [NR-eGR] --------------------------------------------------------------------------
[10/29 17:30:41    766s] [NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 221
[10/29 17:30:41    766s] [NR-eGR]   met1  (2H) length: 1.447224e+04um, number of vias: 369
[10/29 17:30:41    766s] [NR-eGR]   met2  (3V) length: 7.984400e+02um, number of vias: 39
[10/29 17:30:41    766s] [NR-eGR]   met3  (4H) length: 3.500370e+03um, number of vias: 19
[10/29 17:30:41    766s] [NR-eGR]   met4  (5V) length: 2.684000e+01um, number of vias: 0
[10/29 17:30:41    766s] [NR-eGR]   met5  (6H) length: 0.000000e+00um, number of vias: 0
[10/29 17:30:41    766s] [NR-eGR] Total length: 1.879789e+04um, number of vias: 648
[10/29 17:30:41    766s] [NR-eGR] --------------------------------------------------------------------------
[10/29 17:30:41    766s] [NR-eGR] Total eGR-routed clock nets wire length: 1.921115e+03um 
[10/29 17:30:41    766s] [NR-eGR] --------------------------------------------------------------------------
[10/29 17:30:41    766s] [NR-eGR] Report for selected net(s) only.
[10/29 17:30:41    766s] [NR-eGR]    li1  (1V) length: 0.000000e+00um, number of vias: 25
[10/29 17:30:41    766s] [NR-eGR]   met1  (2H) length: 6.043500e+01um, number of vias: 32
[10/29 17:30:41    766s] [NR-eGR]   met2  (3V) length: 1.258800e+02um, number of vias: 15
[10/29 17:30:41    766s] [NR-eGR]   met3  (4H) length: 1.732360e+03um, number of vias: 2
[10/29 17:30:41    766s] [NR-eGR]   met4  (5V) length: 2.440000e+00um, number of vias: 0
[10/29 17:30:41    766s] [NR-eGR]   met5  (6H) length: 0.000000e+00um, number of vias: 0
[10/29 17:30:41    766s] [NR-eGR] Total length: 1.921115e+03um, number of vias: 74
[10/29 17:30:41    766s] [NR-eGR] --------------------------------------------------------------------------
[10/29 17:30:41    766s] [NR-eGR] Total routed clock nets wire length: 1.921115e+03um, number of vias: 74
[10/29 17:30:41    766s] [NR-eGR] --------------------------------------------------------------------------
[10/29 17:30:41    766s] [NR-eGR] End Peak syMemory usage = 3394.7 MB
[10/29 17:30:41    766s] [NR-eGR] Early Global Router Kernel+IO runtime : 5.06 seconds
[10/29 17:30:41    766s]         Early Global Route - eGR only step done. (took cpu=0:00:05.2 real=0:00:05.3)
[10/29 17:30:41    767s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:30:41    767s] UM:                                                                   Early Global Route - eGR only step
[10/29 17:30:41    767s] Set FIXED routing status on 4 net(s)
[10/29 17:30:41    767s]       Routing using eGR only done.
[10/29 17:30:41    767s] Net route status summary:
[10/29 17:30:41    767s]   Clock:         4 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=4, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[10/29 17:30:41    767s]   Non-clock:  1112 (unrouted=1017, trialRouted=95, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1017, (crossesIlmBoundary AND tooFewTerms=0)])
[10/29 17:30:41    767s] 
[10/29 17:30:41    767s] CCOPT: Done with clock implementation routing.
[10/29 17:30:41    767s] 
[10/29 17:30:41    767s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:05.3 real=0:00:05.4)
[10/29 17:30:41    767s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:30:41    767s] UM:                                                                   Leaving CCOpt scope - Routing Tools
[10/29 17:30:41    767s]     Clock implementation routing done.
[10/29 17:30:41    767s]     Leaving CCOpt scope - extractRC...
[10/29 17:30:41    767s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
[10/29 17:30:41    767s] Extraction called for design 'fir' of instances=399479 and nets=1116 using extraction engine 'pre_route' .
[10/29 17:30:41    767s] pre_route RC Extraction called for design fir.
[10/29 17:30:41    767s] RC Extraction called in multi-corner(2) mode.
[10/29 17:30:41    767s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/29 17:30:41    767s] Type 'man IMPEXT-6197' for more detail.
[10/29 17:30:41    767s] RCMode: PreRoute
[10/29 17:30:41    767s]       RC Corner Indexes            0       1   
[10/29 17:30:41    767s] Capacitance Scaling Factor   : 1.00000 1.00000 
[10/29 17:30:41    767s] Resistance Scaling Factor    : 1.00000 1.00000 
[10/29 17:30:41    767s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[10/29 17:30:41    767s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[10/29 17:30:41    767s] Shrink Factor                : 1.00000
[10/29 17:30:41    767s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/29 17:30:41    767s] Updating RC grid for preRoute extraction ...
[10/29 17:30:41    767s] Initializing multi-corner resistance tables ...
[10/29 17:30:42    767s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 3394.672M)
[10/29 17:30:42    767s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[10/29 17:30:42    767s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.3 real=0:00:00.3)
[10/29 17:30:42    767s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:30:42    767s] UM:                                                                   Leaving CCOpt scope - extractRC
[10/29 17:30:42    767s] OPERPROF: Starting DPlace-Init at level 1, MEM:3394.7M
[10/29 17:30:42    767s] #spOpts: N=130 mergeVia=F cut2cut 
[10/29 17:30:42    767s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:3394.7M
[10/29 17:30:42    767s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:3394.7M
[10/29 17:30:42    767s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:3394.7M
[10/29 17:30:42    767s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:3394.7M
[10/29 17:30:42    768s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:3394.7M
[10/29 17:30:42    768s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:3394.7M
[10/29 17:30:42    768s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:3394.7M
[10/29 17:30:42    768s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.009, REAL:0.009, MEM:3394.7M
[10/29 17:30:42    768s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:3394.7M
[10/29 17:30:42    768s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.035, REAL:0.035, MEM:3394.7M
[10/29 17:30:42    768s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:3394.7M
[10/29 17:30:43    769s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.985, REAL:0.994, MEM:3394.7M
[10/29 17:30:43    769s] OPERPROF:       Starting CMU at level 4, MEM:3394.7M
[10/29 17:30:43    769s] OPERPROF:       Finished CMU at level 4, CPU:0.026, REAL:0.025, MEM:3394.7M
[10/29 17:30:44    769s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:1.522, REAL:1.533, MEM:3394.7M
[10/29 17:30:44    769s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:1.522, REAL:1.534, MEM:3394.7M
[10/29 17:30:44    769s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3394.7M
[10/29 17:30:44    769s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3394.7M
[10/29 17:30:44    769s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:3394.7M
[10/29 17:30:44    769s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:3394.7M
[10/29 17:30:44    769s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:3394.7M
[10/29 17:30:44    769s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:3394.7M
[10/29 17:30:44    769s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.164, REAL:0.165, MEM:3394.7M
[10/29 17:30:44    769s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.187, REAL:0.189, MEM:3394.7M
[10/29 17:30:44    769s] [CPU] DPlace-Init (cpu=0:00:02.1, real=0:00:02.0, mem=3394.7MB).
[10/29 17:30:44    769s] OPERPROF: Finished DPlace-Init at level 1, CPU:2.097, REAL:2.114, MEM:3394.7M
[10/29 17:30:44    769s]     Calling post conditioning for eGRPC...
[10/29 17:30:44    769s]       eGRPC...
[10/29 17:30:44    769s]         eGRPC active optimizations:
[10/29 17:30:44    769s]          - Move Down
[10/29 17:30:44    769s]          - Downsizing before DRV sizing
[10/29 17:30:44    769s]          - DRV fixing with cell sizing
[10/29 17:30:44    769s]          - Move to fanout
[10/29 17:30:44    769s]          - Cloning
[10/29 17:30:44    769s]         
[10/29 17:30:44    769s]         Currently running CTS, using active skew data
[10/29 17:30:44    769s]         Reset bufferability constraints...
[10/29 17:30:44    769s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[10/29 17:30:44    769s]         Clock tree timing engine global stage delay update for ss_100C_1v60.setup_delay:setup.late...
[10/29 17:30:44    769s]         Rebuilding timing graph...
[10/29 17:30:44    769s] Topological Sorting (REAL = 0:00:00.0, MEM = 3394.7M, InitMEM = 3394.7M)
[10/29 17:30:44    769s]         Rebuilding timing graph done.
[10/29 17:30:44    769s] End AAE Lib Interpolated Model. (MEM=3394.67 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 17:30:44    769s]         Clock tree timing engine global stage delay update for ss_100C_1v60.setup_delay:setup.late done. (took cpu=0:00:00.2 real=0:00:00.1)
[10/29 17:30:44    769s]         Reset bufferability constraints done. (took cpu=0:00:00.2 real=0:00:00.1)
[10/29 17:30:44    769s]         Clock DAG stats eGRPC initial state:
[10/29 17:30:44    769s]           cell counts      : b=0, i=3, icg=0, nicg=0, l=0, total=3
[10/29 17:30:44    769s]           cell areas       : b=0.000um^2, i=55.053um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=55.053um^2
[10/29 17:30:44    769s]           cell capacitance : b=0.000pF, i=0.073pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.073pF
[10/29 17:30:44    769s]           sink capacitance : count=20, total=0.034pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[10/29 17:30:44    769s]           wire capacitance : top=0.000pF, trunk=0.215pF, leaf=0.069pF, total=0.285pF
[10/29 17:30:44    769s]           wire lengths     : top=0.000um, trunk=1424.725um, leaf=496.390um, total=1921.115um
[10/29 17:30:44    769s]         Clock DAG net violations eGRPC initial state: none
[10/29 17:30:44    769s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[10/29 17:30:44    769s]           Trunk : target=0.223ns count=2 avg=0.050ns sd=0.010ns min=0.043ns max=0.057ns {2 <= 0.134ns, 0 <= 0.178ns, 0 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/29 17:30:44    769s]           Leaf  : target=0.223ns count=2 avg=0.129ns sd=0.017ns min=0.116ns max=0.141ns {1 <= 0.134ns, 1 <= 0.178ns, 0 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/29 17:30:44    769s]         Clock DAG library cell distribution eGRPC initial state {count}:
[10/29 17:30:44    769s]            Invs: sky130_fd_sc_hd__clkinv_16: 1 sky130_fd_sc_hd__clkinv_8: 1 sky130_fd_sc_hd__clkinv_4: 1 
[10/29 17:30:44    769s]         Primary reporting skew group eGRPC initial state:
[10/29 17:30:44    769s]           skew_group clk/my_constraint_mode: insertion delay [min=0.218, max=0.242, avg=0.230, sd=0.011], skew [0.023 vs 0.262], 100% {0.218, 0.242} (wid=0.026 ws=0.002) (gid=0.216 gs=0.021)
[10/29 17:30:44    769s]         Skew group summary eGRPC initial state:
[10/29 17:30:44    769s]           skew_group clk/my_constraint_mode: insertion delay [min=0.218, max=0.242, avg=0.230, sd=0.011], skew [0.023 vs 0.262], 100% {0.218, 0.242} (wid=0.026 ws=0.002) (gid=0.216 gs=0.021)
[10/29 17:30:44    769s]         Clock network insertion delays are now [0.218ns, 0.242ns] average 0.230ns std.dev 0.011ns
[10/29 17:30:44    769s]         Moving buffers...
[10/29 17:30:44    769s]         Violation analysis...
[10/29 17:30:44    769s]         Analysising clock tree DRVs: Analysising clock tree DRVs: Done
[10/29 17:30:44    769s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/29 17:30:44    769s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:30:44    769s] UM:                                                                   Violation analysis
[10/29 17:30:44    769s]         Clock DAG stats eGRPC after moving buffers:
[10/29 17:30:44    769s]           cell counts      : b=0, i=3, icg=0, nicg=0, l=0, total=3
[10/29 17:30:44    769s]           cell areas       : b=0.000um^2, i=55.053um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=55.053um^2
[10/29 17:30:44    769s]           cell capacitance : b=0.000pF, i=0.073pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.073pF
[10/29 17:30:44    769s]           sink capacitance : count=20, total=0.034pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[10/29 17:30:44    769s]           wire capacitance : top=0.000pF, trunk=0.215pF, leaf=0.069pF, total=0.285pF
[10/29 17:30:44    769s]           wire lengths     : top=0.000um, trunk=1424.725um, leaf=496.390um, total=1921.115um
[10/29 17:30:44    769s]         Clock DAG net violations eGRPC after moving buffers: none
[10/29 17:30:44    769s]         Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
[10/29 17:30:44    769s]           Trunk : target=0.223ns count=2 avg=0.050ns sd=0.010ns min=0.043ns max=0.057ns {2 <= 0.134ns, 0 <= 0.178ns, 0 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/29 17:30:44    769s]           Leaf  : target=0.223ns count=2 avg=0.129ns sd=0.017ns min=0.116ns max=0.141ns {1 <= 0.134ns, 1 <= 0.178ns, 0 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/29 17:30:44    769s]         Clock DAG library cell distribution eGRPC after moving buffers {count}:
[10/29 17:30:44    769s]            Invs: sky130_fd_sc_hd__clkinv_16: 1 sky130_fd_sc_hd__clkinv_8: 1 sky130_fd_sc_hd__clkinv_4: 1 
[10/29 17:30:44    769s]         Primary reporting skew group eGRPC after moving buffers:
[10/29 17:30:44    769s]           skew_group clk/my_constraint_mode: insertion delay [min=0.218, max=0.242, avg=0.230, sd=0.011], skew [0.023 vs 0.262], 100% {0.218, 0.242} (wid=0.026 ws=0.002) (gid=0.216 gs=0.021)
[10/29 17:30:44    769s]         Skew group summary eGRPC after moving buffers:
[10/29 17:30:44    769s]           skew_group clk/my_constraint_mode: insertion delay [min=0.218, max=0.242, avg=0.230, sd=0.011], skew [0.023 vs 0.262], 100% {0.218, 0.242} (wid=0.026 ws=0.002) (gid=0.216 gs=0.021)
[10/29 17:30:44    769s]         Clock network insertion delays are now [0.218ns, 0.242ns] average 0.230ns std.dev 0.011ns
[10/29 17:30:44    769s]         Moving buffers done. (took cpu=0:00:00.1 real=0:00:00.1)
[10/29 17:30:44    769s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:30:44    769s] UM:                                                                   Moving buffers
[10/29 17:30:44    769s]         Initial Pass of Downsizing Clock Tree Cells...
[10/29 17:30:44    769s]         Artificially removing long paths...
[10/29 17:30:44    769s]           Artificially shortened 2 long paths. The largest offset applied was 0.001ns.
[10/29 17:30:44    769s]           
[10/29 17:30:44    769s]           
[10/29 17:30:44    769s]           Skew Group Offsets:
[10/29 17:30:44    769s]           
[10/29 17:30:44    769s]           ----------------------------------------------------------------------------------------------------
[10/29 17:30:44    769s]           Skew Group                Num.     Num.       Offset        Max        Previous Max.    Current Max.
[10/29 17:30:44    769s]                                     Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
[10/29 17:30:44    769s]           ----------------------------------------------------------------------------------------------------
[10/29 17:30:44    769s]           clk/my_constraint_mode     20         2        10.000%      0.001ns       0.242ns         0.241ns
[10/29 17:30:44    769s]           ----------------------------------------------------------------------------------------------------
[10/29 17:30:44    769s]           
[10/29 17:30:44    769s]           Offsets Histogram:
[10/29 17:30:44    769s]           
[10/29 17:30:44    769s]           -------------------------------
[10/29 17:30:44    769s]           From (ns)    To (ns)      Count
[10/29 17:30:44    769s]           -------------------------------
[10/29 17:30:44    769s]           below          0.000        1
[10/29 17:30:44    769s]             0.000      and above      1
[10/29 17:30:44    769s]           -------------------------------
[10/29 17:30:44    769s]           
[10/29 17:30:44    769s]           Mean=0.000ns Median=0.000ns Std.Dev=0.000ns
[10/29 17:30:44    769s]           
[10/29 17:30:44    769s]           
[10/29 17:30:44    769s]           Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[10/29 17:30:44    769s]           Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/29 17:30:44    769s]         Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/29 17:30:44    769s]         Modifying slew-target multiplier from 1 to 0.9
[10/29 17:30:44    769s]         Downsizing prefiltering...
[10/29 17:30:44    769s]         Downsizing prefiltering done.
[10/29 17:30:44    769s]         Downsizing: ...20% ...40% ...60% ...80% ...100% 
[10/29 17:30:44    770s]         DoDownSizing Summary : numSized = 0, numUnchanged = 4, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 0
[10/29 17:30:44    770s]         CCOpt-eGRPC Downsizing: considered: 4, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 1, attempted: 3, unsuccessful: 0, sized: 0
[10/29 17:30:44    770s]         Reverting slew-target multiplier from 0.9 to 1
[10/29 17:30:44    770s]         Reverting Artificially removing long paths...
[10/29 17:30:44    770s]           Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
[10/29 17:30:44    770s]           Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/29 17:30:44    770s]         Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/29 17:30:44    770s]         Clock DAG stats eGRPC after downsizing:
[10/29 17:30:44    770s]           cell counts      : b=0, i=3, icg=0, nicg=0, l=0, total=3
[10/29 17:30:44    770s]           cell areas       : b=0.000um^2, i=55.053um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=55.053um^2
[10/29 17:30:44    770s]           cell capacitance : b=0.000pF, i=0.073pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.073pF
[10/29 17:30:44    770s]           sink capacitance : count=20, total=0.034pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[10/29 17:30:44    770s]           wire capacitance : top=0.000pF, trunk=0.215pF, leaf=0.069pF, total=0.285pF
[10/29 17:30:44    770s]           wire lengths     : top=0.000um, trunk=1424.725um, leaf=496.390um, total=1921.115um
[10/29 17:30:44    770s]         Clock DAG net violations eGRPC after downsizing: none
[10/29 17:30:44    770s]         Clock DAG primary half-corner transition distribution eGRPC after downsizing:
[10/29 17:30:44    770s]           Trunk : target=0.223ns count=2 avg=0.050ns sd=0.010ns min=0.043ns max=0.057ns {2 <= 0.134ns, 0 <= 0.178ns, 0 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/29 17:30:44    770s]           Leaf  : target=0.223ns count=2 avg=0.129ns sd=0.017ns min=0.116ns max=0.141ns {1 <= 0.134ns, 1 <= 0.178ns, 0 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/29 17:30:44    770s]         Clock DAG library cell distribution eGRPC after downsizing {count}:
[10/29 17:30:44    770s]            Invs: sky130_fd_sc_hd__clkinv_16: 1 sky130_fd_sc_hd__clkinv_8: 1 sky130_fd_sc_hd__clkinv_4: 1 
[10/29 17:30:44    770s]         Primary reporting skew group eGRPC after downsizing:
[10/29 17:30:44    770s]           skew_group clk/my_constraint_mode: insertion delay [min=0.218, max=0.242, avg=0.230, sd=0.011], skew [0.023 vs 0.262], 100% {0.218, 0.242} (wid=0.026 ws=0.002) (gid=0.216 gs=0.021)
[10/29 17:30:44    770s]         Skew group summary eGRPC after downsizing:
[10/29 17:30:44    770s]           skew_group clk/my_constraint_mode: insertion delay [min=0.218, max=0.242, avg=0.230, sd=0.011], skew [0.023 vs 0.262], 100% {0.218, 0.242} (wid=0.026 ws=0.002) (gid=0.216 gs=0.021)
[10/29 17:30:44    770s]         Clock network insertion delays are now [0.218ns, 0.242ns] average 0.230ns std.dev 0.011ns
[10/29 17:30:44    770s]         Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/29 17:30:44    770s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:30:44    770s] UM:                                                                   Initial Pass of Downsizing Clock Tree Cells
[10/29 17:30:44    770s]         Fixing DRVs...
[10/29 17:30:44    770s]         Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[10/29 17:30:44    770s]         CCOpt-eGRPC: considered: 4, tested: 4, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[10/29 17:30:44    770s]         
[10/29 17:30:44    770s]         PRO Statistics: Fix DRVs (cell sizing):
[10/29 17:30:44    770s]         =======================================
[10/29 17:30:44    770s]         
[10/29 17:30:44    770s]         Cell changes by Net Type:
[10/29 17:30:44    770s]         
[10/29 17:30:44    770s]         ---------------------------------------------------------------------------------------------------------
[10/29 17:30:44    770s]         Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[10/29 17:30:44    770s]         ---------------------------------------------------------------------------------------------------------
[10/29 17:30:44    770s]         top                0            0           0            0                    0                  0
[10/29 17:30:44    770s]         trunk              0            0           0            0                    0                  0
[10/29 17:30:44    770s]         leaf               0            0           0            0                    0                  0
[10/29 17:30:44    770s]         ---------------------------------------------------------------------------------------------------------
[10/29 17:30:44    770s]         Total       -            -           -            -                           0 (100%)           0 (100%)
[10/29 17:30:44    770s]         ---------------------------------------------------------------------------------------------------------
[10/29 17:30:44    770s]         
[10/29 17:30:44    770s]         Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[10/29 17:30:44    770s]         Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[10/29 17:30:44    770s]         
[10/29 17:30:44    770s]         Clock DAG stats eGRPC after DRV fixing:
[10/29 17:30:44    770s]           cell counts      : b=0, i=3, icg=0, nicg=0, l=0, total=3
[10/29 17:30:44    770s]           cell areas       : b=0.000um^2, i=55.053um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=55.053um^2
[10/29 17:30:44    770s]           cell capacitance : b=0.000pF, i=0.073pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.073pF
[10/29 17:30:44    770s]           sink capacitance : count=20, total=0.034pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[10/29 17:30:44    770s]           wire capacitance : top=0.000pF, trunk=0.215pF, leaf=0.069pF, total=0.285pF
[10/29 17:30:44    770s]           wire lengths     : top=0.000um, trunk=1424.725um, leaf=496.390um, total=1921.115um
[10/29 17:30:44    770s]         Clock DAG net violations eGRPC after DRV fixing: none
[10/29 17:30:44    770s]         Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
[10/29 17:30:44    770s]           Trunk : target=0.223ns count=2 avg=0.050ns sd=0.010ns min=0.043ns max=0.057ns {2 <= 0.134ns, 0 <= 0.178ns, 0 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/29 17:30:44    770s]           Leaf  : target=0.223ns count=2 avg=0.129ns sd=0.017ns min=0.116ns max=0.141ns {1 <= 0.134ns, 1 <= 0.178ns, 0 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/29 17:30:44    770s]         Clock DAG library cell distribution eGRPC after DRV fixing {count}:
[10/29 17:30:44    770s]            Invs: sky130_fd_sc_hd__clkinv_16: 1 sky130_fd_sc_hd__clkinv_8: 1 sky130_fd_sc_hd__clkinv_4: 1 
[10/29 17:30:44    770s]         Primary reporting skew group eGRPC after DRV fixing:
[10/29 17:30:44    770s]           skew_group clk/my_constraint_mode: insertion delay [min=0.218, max=0.242, avg=0.230, sd=0.011], skew [0.023 vs 0.262], 100% {0.218, 0.242} (wid=0.026 ws=0.002) (gid=0.216 gs=0.021)
[10/29 17:30:44    770s]         Skew group summary eGRPC after DRV fixing:
[10/29 17:30:44    770s]           skew_group clk/my_constraint_mode: insertion delay [min=0.218, max=0.242, avg=0.230, sd=0.011], skew [0.023 vs 0.262], 100% {0.218, 0.242} (wid=0.026 ws=0.002) (gid=0.216 gs=0.021)
[10/29 17:30:44    770s]         Clock network insertion delays are now [0.218ns, 0.242ns] average 0.230ns std.dev 0.011ns
[10/29 17:30:44    770s]         Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/29 17:30:44    770s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:30:44    770s] UM:                                                                   Fixing DRVs
[10/29 17:30:44    770s] 
[10/29 17:30:44    770s] Slew Diagnostics: After DRV fixing
[10/29 17:30:44    770s] ==================================
[10/29 17:30:44    770s] 
[10/29 17:30:44    770s] Global Causes:
[10/29 17:30:44    770s] 
[10/29 17:30:44    770s] -------------------------------------
[10/29 17:30:44    770s] Cause
[10/29 17:30:44    770s] -------------------------------------
[10/29 17:30:44    770s] DRV fixing with buffering is disabled
[10/29 17:30:44    770s] -------------------------------------
[10/29 17:30:44    770s] 
[10/29 17:30:44    770s] Top 5 overslews:
[10/29 17:30:44    770s] 
[10/29 17:30:44    770s] ---------------------------------
[10/29 17:30:44    770s] Overslew    Causes    Driving Pin
[10/29 17:30:44    770s] ---------------------------------
[10/29 17:30:44    770s]   (empty table)
[10/29 17:30:44    770s] ---------------------------------
[10/29 17:30:44    770s] 
[10/29 17:30:44    770s] Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[10/29 17:30:44    770s] 
[10/29 17:30:44    770s] -------------------
[10/29 17:30:44    770s] Cause    Occurences
[10/29 17:30:44    770s] -------------------
[10/29 17:30:44    770s]   (empty table)
[10/29 17:30:44    770s] -------------------
[10/29 17:30:44    770s] 
[10/29 17:30:44    770s] Violation diagnostics counts from the 0 nodes that have violations:
[10/29 17:30:44    770s] 
[10/29 17:30:44    770s] -------------------
[10/29 17:30:44    770s] Cause    Occurences
[10/29 17:30:44    770s] -------------------
[10/29 17:30:44    770s]   (empty table)
[10/29 17:30:44    770s] -------------------
[10/29 17:30:44    770s] 
[10/29 17:30:44    770s]         Reconnecting optimized routes...
[10/29 17:30:44    770s]         Reset timing graph...
[10/29 17:30:44    770s] Ignoring AAE DB Resetting ...
[10/29 17:30:44    770s]         Reset timing graph done.
[10/29 17:30:44    770s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/29 17:30:44    770s]         Violation analysis...
[10/29 17:30:44    770s]         Analysising clock tree DRVs: Rebuilding timing graph...
[10/29 17:30:44    770s] Topological Sorting (REAL = 0:00:00.0, MEM = 3362.7M, InitMEM = 3362.7M)
[10/29 17:30:44    770s]         Rebuilding timing graph done.
[10/29 17:30:44    770s] End AAE Lib Interpolated Model. (MEM=3362.67 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 17:30:44    770s]         Analysising clock tree DRVs: Done
[10/29 17:30:44    770s]         Violation analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
[10/29 17:30:45    770s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:30:45    770s] UM:                                                                   Violation analysis
[10/29 17:30:45    770s] Clock instances to consider for cloning: 0
[10/29 17:30:45    770s]         Reset timing graph...
[10/29 17:30:45    770s] Ignoring AAE DB Resetting ...
[10/29 17:30:45    770s]         Reset timing graph done.
[10/29 17:30:45    770s]         Set dirty flag on 3 insts, 6 nets
[10/29 17:30:45    770s]         Clock DAG stats before routing clock trees:
[10/29 17:30:45    770s]           cell counts      : b=0, i=3, icg=0, nicg=0, l=0, total=3
[10/29 17:30:45    770s]           cell areas       : b=0.000um^2, i=55.053um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=55.053um^2
[10/29 17:30:45    770s]           cell capacitance : b=0.000pF, i=0.073pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.073pF
[10/29 17:30:45    770s]           sink capacitance : count=20, total=0.034pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[10/29 17:30:45    770s]           wire capacitance : top=0.000pF, trunk=0.215pF, leaf=0.069pF, total=0.285pF
[10/29 17:30:45    770s]           wire lengths     : top=0.000um, trunk=1424.725um, leaf=496.390um, total=1921.115um
[10/29 17:30:45    770s]         Clock DAG net violations before routing clock trees: none
[10/29 17:30:45    770s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[10/29 17:30:45    770s]           Trunk : target=0.223ns count=2 avg=0.050ns sd=0.010ns min=0.043ns max=0.057ns {2 <= 0.134ns, 0 <= 0.178ns, 0 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/29 17:30:45    770s]           Leaf  : target=0.223ns count=2 avg=0.129ns sd=0.017ns min=0.116ns max=0.141ns {1 <= 0.134ns, 1 <= 0.178ns, 0 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/29 17:30:45    770s]         Clock DAG library cell distribution before routing clock trees {count}:
[10/29 17:30:45    770s]            Invs: sky130_fd_sc_hd__clkinv_16: 1 sky130_fd_sc_hd__clkinv_8: 1 sky130_fd_sc_hd__clkinv_4: 1 
[10/29 17:30:45    770s]         Primary reporting skew group before routing clock trees:
[10/29 17:30:45    770s]           skew_group clk/my_constraint_mode: insertion delay [min=0.218, max=0.242, avg=0.230, sd=0.011], skew [0.023 vs 0.262], 100% {0.218, 0.242} (wid=0.026 ws=0.002) (gid=0.216 gs=0.021)
[10/29 17:30:45    770s]         Skew group summary before routing clock trees:
[10/29 17:30:45    770s]           skew_group clk/my_constraint_mode: insertion delay [min=0.218, max=0.242, avg=0.230, sd=0.011], skew [0.023 vs 0.262], 100% {0.218, 0.242} (wid=0.026 ws=0.002) (gid=0.216 gs=0.021)
[10/29 17:30:45    770s]         Clock network insertion delays are now [0.218ns, 0.242ns] average 0.230ns std.dev 0.011ns
[10/29 17:30:45    770s]       eGRPC done.
[10/29 17:30:45    770s]     Calling post conditioning for eGRPC done.
[10/29 17:30:45    770s]   eGR Post Conditioning loop iteration 0 done.
[10/29 17:30:45    770s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[10/29 17:30:45    770s] Assigned high priority to 0 cells.
[10/29 17:30:45    770s]   ClockRefiner...
[10/29 17:30:45    770s]   Performing Single Pass Refine Place.
[10/29 17:30:45    770s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:3350.7M
[10/29 17:30:45    770s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.023, REAL:0.024, MEM:3350.7M
[10/29 17:30:45    770s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:3350.7M
[10/29 17:30:45    770s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:3350.7M
[10/29 17:30:45    770s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3350.7M
[10/29 17:30:45    770s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3350.7M
[10/29 17:30:45    770s] #spOpts: N=130 mergeVia=F cut2cut 
[10/29 17:30:45    770s] OPERPROF:     Starting SiteArrayInit at level 3, MEM:3350.7M
[10/29 17:30:45    770s] OPERPROF:       Starting spIGRtCostMap_init at level 4, MEM:3350.7M
[10/29 17:30:45    770s] OPERPROF:       Finished spIGRtCostMap_init at level 4, CPU:0.000, REAL:0.000, MEM:3350.7M
[10/29 17:30:45    770s] OPERPROF:       Starting SiteArrayMainInit_V17 at level 4, MEM:3350.7M
[10/29 17:30:45    770s] Info: 3 insts are soft-fixed.
[10/29 17:30:45    771s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:3350.7M
[10/29 17:30:45    771s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:3350.7M
[10/29 17:30:45    771s] OPERPROF:         Starting SiteArrayInitPartitionBorders at level 5, MEM:3350.7M
[10/29 17:30:45    771s] OPERPROF:         Finished SiteArrayInitPartitionBorders at level 5, CPU:0.009, REAL:0.009, MEM:3350.7M
[10/29 17:30:45    771s] OPERPROF:         Starting InitBlockedSiteAsBlockedInst at level 5, MEM:3350.7M
[10/29 17:30:45    771s] OPERPROF:         Finished InitBlockedSiteAsBlockedInst at level 5, CPU:0.035, REAL:0.035, MEM:3350.7M
[10/29 17:30:45    771s] OPERPROF:         Starting SiteArrayMarkPreplaceInsts at level 5, MEM:3350.7M
[10/29 17:30:47    772s] OPERPROF:         Finished SiteArrayMarkPreplaceInsts at level 5, CPU:1.267, REAL:1.277, MEM:3350.7M
[10/29 17:30:47    772s] OPERPROF:         Starting CMU at level 5, MEM:3350.7M
[10/29 17:30:47    772s] OPERPROF:         Finished CMU at level 5, CPU:0.024, REAL:0.024, MEM:3358.7M
[10/29 17:30:47    772s] OPERPROF:       Finished SiteArrayMainInit_V17 at level 4, CPU:1.815, REAL:1.829, MEM:3358.7M
[10/29 17:30:47    772s] OPERPROF:     Finished SiteArrayInit at level 3, CPU:1.815, REAL:1.830, MEM:3358.7M
[10/29 17:30:47    772s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3358.7M
[10/29 17:30:47    772s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:3358.7M
[10/29 17:30:47    772s] OPERPROF:     Starting PlacementInitFenceForDPlace at level 3, MEM:3358.7M
[10/29 17:30:47    772s] OPERPROF:       Starting SiteArrayInitFenceEdgeBit at level 4, MEM:3358.7M
[10/29 17:30:47    772s] OPERPROF:       Finished SiteArrayInitFenceEdgeBit at level 4, CPU:0.000, REAL:0.000, MEM:3358.7M
[10/29 17:30:47    772s] OPERPROF:       Starting SiteArrayInitObstEdgeBit at level 4, MEM:3358.7M
[10/29 17:30:47    772s] OPERPROF:       Finished SiteArrayInitObstEdgeBit at level 4, CPU:0.162, REAL:0.163, MEM:3358.7M
[10/29 17:30:47    772s] OPERPROF:     Finished PlacementInitFenceForDPlace at level 3, CPU:0.186, REAL:0.187, MEM:3358.7M
[10/29 17:30:47    772s] [CPU] DPlace-Init (cpu=0:00:02.4, real=0:00:02.0, mem=3358.7MB).
[10/29 17:30:47    772s] OPERPROF:   Finished DPlace-Init at level 2, CPU:2.366, REAL:2.385, MEM:3358.7M
[10/29 17:30:47    772s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:2.366, REAL:2.385, MEM:3358.7M
[10/29 17:30:47    772s] OPERPROF: Starting RefinePlace at level 1, MEM:3358.7M
[10/29 17:30:47    772s] *** Starting place_detail (0:12:53 mem=3358.7M) ***
[10/29 17:30:47    772s] Total net bbox length = 1.858e+04 (1.795e+04 6.291e+02) (ext = 1.146e+04)
[10/29 17:30:48    773s] Info: 3 insts are soft-fixed.
[10/29 17:30:48    773s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/29 17:30:48    773s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[10/29 17:30:48    773s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/29 17:30:48    773s] OPERPROF:   Starting CellHaloInit at level 2, MEM:3358.7M
[10/29 17:30:48    773s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.031, REAL:0.031, MEM:3358.7M
[10/29 17:30:48    773s] OPERPROF:   Starting CellHaloInit at level 2, MEM:3358.7M
[10/29 17:30:48    773s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.031, REAL:0.032, MEM:3358.7M
[10/29 17:30:48    773s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3358.7M
[10/29 17:30:48    773s] Starting refinePlace ...
[10/29 17:30:49    774s]   Spread Effort: high, standalone mode, useDDP on.
[10/29 17:30:49    774s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.8, real=0:00:01.0, mem=3358.7MB) @(0:12:54 - 0:12:55).
[10/29 17:30:49    774s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/29 17:30:49    774s] wireLenOptFixPriorityInst 20 inst fixed
[10/29 17:30:49    775s] 
[10/29 17:30:49    775s] Running Spiral MT with 4 threads  fetchWidth=1024 
[10/29 17:30:49    775s] Move report: legalization moves 2 insts, mean move: 3.43 um, max move: 4.14 um
[10/29 17:30:49    775s] 	Max move on inst (delay_step0/g9__9945): (2641.20, 10.00) --> (2637.06, 10.00)
[10/29 17:30:49    775s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3358.7MB) @(0:12:55 - 0:12:55).
[10/29 17:30:49    775s] Move report: Detail placement moves 2 insts, mean move: 3.43 um, max move: 4.14 um
[10/29 17:30:49    775s] 	Max move on inst (delay_step0/g9__9945): (2641.20, 10.00) --> (2637.06, 10.00)
[10/29 17:30:49    775s] 	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 3358.7MB
[10/29 17:30:49    775s] Statistics of distance of Instance movement in refine placement:
[10/29 17:30:49    775s]   maximum (X+Y) =         4.14 um
[10/29 17:30:49    775s]   inst (delay_step0/g9__9945) with max move: (2641.2, 10) -> (2637.06, 10)
[10/29 17:30:49    775s]   mean    (X+Y) =         3.43 um
[10/29 17:30:49    775s] Total instances moved : 2
[10/29 17:30:49    775s] Summary Report:
[10/29 17:30:49    775s] Instances move: 2 (out of 80 movable)
[10/29 17:30:49    775s] Instances flipped: 0
[10/29 17:30:49    775s] Mean displacement: 3.43 um
[10/29 17:30:49    775s] Max displacement: 4.14 um (Instance: delay_step0/g9__9945) (2641.2, 10) -> (2637.06, 10)
[10/29 17:30:49    775s] 	Length: 5 sites, height: 1 rows, site name: unithd, cell type: sky130_fd_sc_hd__nor2b_1
[10/29 17:30:49    775s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.169, REAL:1.178, MEM:3358.7M
[10/29 17:30:49    775s] Total net bbox length = 1.859e+04 (1.796e+04 6.264e+02) (ext = 1.146e+04)
[10/29 17:30:49    775s] Runtime: CPU: 0:00:02.3 REAL: 0:00:02.0 MEM: 3358.7MB
[10/29 17:30:49    775s] [CPU] RefinePlace/total (cpu=0:00:02.3, real=0:00:02.0, mem=3358.7MB) @(0:12:53 - 0:12:55).
[10/29 17:30:49    775s] *** Finished place_detail (0:12:55 mem=3358.7M) ***
[10/29 17:30:49    775s] OPERPROF: Finished RefinePlace at level 1, CPU:2.265, REAL:2.283, MEM:3358.7M
[10/29 17:30:49    775s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:3350.7M
[10/29 17:30:49    775s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.024, REAL:0.024, MEM:3350.7M
[10/29 17:30:49    775s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:3350.7M
[10/29 17:30:49    775s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:3350.7M
[10/29 17:30:49    775s] OPERPROF: Starting DPlace-Init at level 1, MEM:3350.7M
[10/29 17:30:49    775s] #spOpts: N=130 mergeVia=F cut2cut 
[10/29 17:30:50    775s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:3350.7M
[10/29 17:30:50    775s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:3350.7M
[10/29 17:30:50    775s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:3350.7M
[10/29 17:30:50    775s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:3350.7M
[10/29 17:30:50    775s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:3350.7M
[10/29 17:30:50    775s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:3350.7M
[10/29 17:30:50    775s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:3350.7M
[10/29 17:30:50    775s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.009, REAL:0.009, MEM:3350.7M
[10/29 17:30:50    775s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:3350.7M
[10/29 17:30:50    775s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.037, REAL:0.037, MEM:3350.7M
[10/29 17:30:50    775s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:3350.7M
[10/29 17:30:51    776s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.960, REAL:0.968, MEM:3350.7M
[10/29 17:30:51    776s] OPERPROF:       Starting CMU at level 4, MEM:3350.7M
[10/29 17:30:51    776s] OPERPROF:       Finished CMU at level 4, CPU:0.027, REAL:0.026, MEM:3358.7M
[10/29 17:30:51    777s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:1.526, REAL:1.538, MEM:3358.7M
[10/29 17:30:51    777s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:1.527, REAL:1.539, MEM:3358.7M
[10/29 17:30:51    777s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3358.7M
[10/29 17:30:51    777s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3358.7M
[10/29 17:30:51    777s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:3358.7M
[10/29 17:30:51    777s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:3358.7M
[10/29 17:30:51    777s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:3358.7M
[10/29 17:30:51    777s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:3358.7M
[10/29 17:30:51    777s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.163, REAL:0.164, MEM:3358.7M
[10/29 17:30:51    777s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.188, REAL:0.189, MEM:3358.7M
[10/29 17:30:52    777s] [CPU] DPlace-Init (cpu=0:00:02.1, real=0:00:03.0, mem=3358.7MB).
[10/29 17:30:52    777s] OPERPROF: Finished DPlace-Init at level 1, CPU:2.113, REAL:2.129, MEM:3358.7M
[10/29 17:30:52    777s] Moved 0 and flipped 0 of 3 clock instances (excluding sinks) during refinement
[10/29 17:30:52    777s] The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[10/29 17:30:52    777s]   Moved 1, flipped 1 and cell swapped 0 of 23 clock instance(s) during refinement.
[10/29 17:30:52    777s]   The largest move was 2.72 microns for delay_step0/q_reg[1].
[10/29 17:30:52    777s] Moved 1 and flipped 1 of 20 clock sinks during refinement.
[10/29 17:30:52    777s] The largest move for clock sinks was 2.72 microns. The inst with this movement was delay_step0/q_reg[1]
[10/29 17:30:52    777s] Revert refine place priority changes on 0 cells.
[10/29 17:30:52    777s]   ClockRefiner done. (took cpu=0:00:06.9 real=0:00:06.9)
[10/29 17:30:52    777s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:30:52    777s] UM:                                                                   ClockRefiner
[10/29 17:30:52    777s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:15.7 real=0:00:15.8)
[10/29 17:30:52    777s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:30:52    777s] UM:                                                                   CCOpt::Phase::eGRPC
[10/29 17:30:52    777s]   CCOpt::Phase::Routing...
[10/29 17:30:52    777s]   Clock implementation routing...
[10/29 17:30:52    777s]     Leaving CCOpt scope - Routing Tools...
[10/29 17:30:52    777s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:3350.7M
[10/29 17:30:52    777s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.023, REAL:0.024, MEM:3350.7M
[10/29 17:30:52    777s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:3350.7M
[10/29 17:30:52    777s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:3350.7M
[10/29 17:30:52    777s] Net route status summary:
[10/29 17:30:52    777s]   Clock:         4 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=4, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[10/29 17:30:52    777s]   Non-clock:  1112 (unrouted=1017, trialRouted=95, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1017, (crossesIlmBoundary AND tooFewTerms=0)])
[10/29 17:30:52    777s]     Routing using eGR in eGR->NR Step...
[10/29 17:30:52    777s]       Early Global Route - eGR->NR step...
[10/29 17:30:52    777s] (ccopt eGR): There are 4 nets for routing of which 4 have one or more fixed wires.
[10/29 17:30:52    777s] (ccopt eGR): Start to route 4 all nets
[10/29 17:30:52    777s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[10/29 17:30:52    777s] Type 'man IMPPTN-1250' for more detail.
[10/29 17:30:52    777s] [PSP]    Started earlyGlobalRoute kernel
[10/29 17:30:52    777s] [PSP]    Initial Peak syMemory usage = 3350.7 MB
[10/29 17:30:52    777s] (I)       Reading DB...
[10/29 17:30:52    777s] (I)       Read data from FE... (mem=3350.7M)
[10/29 17:30:52    777s] (I)       Read nodes and places... (mem=3350.7M)
[10/29 17:30:53    778s] (I)       Done Read nodes and places (cpu=0.628s, mem=3350.7M)
[10/29 17:30:53    778s] (I)       Read nets... (mem=3350.7M)
[10/29 17:30:53    778s] (I)       Done Read nets (cpu=0.000s, mem=3350.7M)
[10/29 17:30:53    778s] (I)       Done Read data from FE (cpu=0.629s, mem=3350.7M)
[10/29 17:30:53    778s] (I)       before initializing RouteDB syMemory usage = 3350.7 MB
[10/29 17:30:53    778s] (I)       congestionReportName   : 
[10/29 17:30:53    778s] (I)       layerRangeFor2DCongestion : 
[10/29 17:30:53    778s] (I)       buildTerm2TermWires    : 1
[10/29 17:30:53    778s] (I)       doTrackAssignment      : 1
[10/29 17:30:53    778s] (I)       dumpBookshelfFiles     : 0
[10/29 17:30:53    778s] (I)       numThreads             : 4
[10/29 17:30:53    778s] (I)       bufferingAwareRouting  : false
[10/29 17:30:53    778s] (I)       honorPin               : false
[10/29 17:30:53    778s] (I)       honorPinGuide          : true
[10/29 17:30:53    778s] (I)       honorPartition         : false
[10/29 17:30:53    778s] (I)       honorPartitionAllowFeedthru: false
[10/29 17:30:53    778s] (I)       allowPartitionCrossover: false
[10/29 17:30:53    778s] (I)       honorSingleEntry       : true
[10/29 17:30:53    778s] (I)       [10/29 17:30:53    778s] [NR-eGR] honorMsvRouteConstraint: false
honorSingleEntryStrong : true
[10/29 17:30:53    778s] (I)       handleViaSpacingRule   : false
[10/29 17:30:53    778s] (I)       handleEolSpacingRule   : true
[10/29 17:30:53    778s] (I)       PDConstraint           : none
[10/29 17:30:53    778s] (I)       expBetterNDRHandling   : true
[10/29 17:30:53    778s] (I)       routingEffortLevel     : 10000
[10/29 17:30:53    778s] [NR-eGR] honorClockSpecNDR      : 0
[10/29 17:30:53    778s] (I)       effortLevel            : standard
[10/29 17:30:53    778s] (I)       relaxedTopLayerCeiling : 127
[10/29 17:30:53    778s] (I)       [10/29 17:30:53    778s] [NR-eGR] minRouteLayer          : 2
[10/29 17:30:53    778s] [NR-eGR] maxRouteLayer          : 127
relaxedBottomLayerFloor: 2
[10/29 17:30:53    778s] (I)       numRowsPerGCell        : 1
[10/29 17:30:53    778s] (I)       speedUpLargeDesign     : 0
[10/29 17:30:53    778s] (I)       multiThreadingTA       : 1
[10/29 17:30:53    778s] (I)       optimizationMode       : false
[10/29 17:30:53    778s] (I)       routeSecondPG          : false
[10/29 17:30:53    778s] (I)       scenicRatioForLayerRelax: 1.25
[10/29 17:30:53    778s] (I)       detourLimitForLayerRelax: 0.00
[10/29 17:30:53    778s] (I)       punchThroughDistance   : 500.00
[10/29 17:30:53    778s] (I)       scenicBound            : 3.00
[10/29 17:30:53    778s] (I)       maxScenicToAvoidBlk    : 100.00
[10/29 17:30:53    778s] (I)       source-to-sink ratio   : 0.30
[10/29 17:30:53    778s] (I)       targetCongestionRatioH : 1.00
[10/29 17:30:53    778s] (I)       targetCongestionRatioV : 1.00
[10/29 17:30:53    778s] (I)       layerCongestionRatio   : 1.00
[10/29 17:30:53    778s] (I)       m1CongestionRatio      : 0.10
[10/29 17:30:53    778s] (I)       m2m3CongestionRatio    : 0.70
[10/29 17:30:53    778s] (I)       localRouteEffort       : 1.00
[10/29 17:30:53    778s] (I)       numSitesBlockedByOneVia: 8.00
[10/29 17:30:53    778s] (I)       supplyScaleFactorH     : 1.00
[10/29 17:30:53    778s] (I)       supplyScaleFactorV     : 1.00
[10/29 17:30:53    778s] (I)       highlight3DOverflowFactor: 0.00
[10/29 17:30:53    778s] (I)       routeVias              : 
[10/29 17:30:53    778s] (I)       readTROption           : true
[10/29 17:30:53    778s] (I)       extraSpacingFactor     : 1.00
[10/29 17:30:53    778s] (I)       routeSelectedNetsOnly  : true
[10/29 17:30:53    778s] (I)       clkNetUseMaxDemand     : false
[10/29 17:30:53    778s] (I)       extraDemandForClocks   : 0
[10/29 17:30:53    778s] (I)       steinerRemoveLayers    : false
[10/29 17:30:53    778s] (I)       demoteLayerScenicScale : 1.00
[10/29 17:30:53    778s] [NR-eGR] numTracksPerClockWire  : 0
[10/29 17:30:53    778s] (I)       nonpreferLayerCostScale : 100.00
[10/29 17:30:53    778s] (I)       similarTopologyRoutingFast : false
[10/29 17:30:53    778s] (I)       spanningTreeRefinement : true
[10/29 17:30:53    778s] (I)       spanningTreeRefinementAlpha : -1.00
[10/29 17:30:53    778s] (I)       starting read tracks
[10/29 17:30:53    778s] (I)       build grid graph
[10/29 17:30:53    778s] (I)       build grid graph start
[10/29 17:30:53    778s] [NR-eGR] li1 has no routable track
[10/29 17:30:53    778s] [NR-eGR] met1 has single uniform track structure
[10/29 17:30:53    778s] [NR-eGR] met2 has single uniform track structure
[10/29 17:30:53    778s] (I)       build grid graph end
[10/29 17:30:53    778s] (I)       merge level 0
[10/29 17:30:53    778s] [NR-eGR] met3 has single uniform track structure
[10/29 17:30:53    778s] [NR-eGR] met4 has single uniform track structure
[10/29 17:30:53    778s] [NR-eGR] met5 has single uniform track structure
[10/29 17:30:53    778s] (I)       numViaLayers=6
[10/29 17:30:53    778s] (I)       Reading via L1M1_PR for layer: 0 
[10/29 17:30:53    778s] (I)       Reading via M1M2_PR_M for layer: 1 
[10/29 17:30:53    778s] (I)       Reading via M2M3_PR_R for layer: 2 
[10/29 17:30:53    778s] (I)       Reading via M3M4_PR for layer: 3 
[10/29 17:30:53    778s] (I)       Reading via M4M5_PR for layer: 4 
[10/29 17:30:53    778s] (I)       end build via table
[10/29 17:30:53    778s] [NR-eGR] Read 519636 PG shapes in 0.119 seconds
[10/29 17:30:53    778s] 
[10/29 17:30:53    778s] (I)       [10/29 17:30:53    778s] [NR-eGR] numRoutingBlks=0 numInstBlks=799012 numPGBlocks=519636 numBumpBlks=0 numBoundaryFakeBlks=0
readDataFromPlaceDB
[10/29 17:30:53    778s] (I)       Read net information..
[10/29 17:30:53    778s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[10/29 17:30:53    778s] (I)       [10/29 17:30:53    778s] [NR-eGR] Read numTotalNets=99  numIgnoredNets=95
Read testcase time = 0.000 seconds
[10/29 17:30:53    778s] 
[10/29 17:30:53    778s] (I)       [10/29 17:30:53    778s] [NR-eGR] Connected 0 must-join pins/ports
read default dcut vias
[10/29 17:30:53    778s] (I)       Reading via L1M1_PR for layer: 0 
[10/29 17:30:53    778s] (I)       Reading via M1M2_PR_M for layer: 1 
[10/29 17:30:53    778s] (I)       Reading via M2M3_PR_R for layer: 2 
[10/29 17:30:53    778s] (I)       Reading via M3M4_PR for layer: 3 
[10/29 17:30:53    778s] (I)       Reading via M4M5_PR for layer: 4 
[10/29 17:30:53    778s] (I)       early_global_route_priority property id does not exist.
[10/29 17:30:53    778s] (I)       build grid graph start
[10/29 17:30:53    778s] (I)       build grid graph end
[10/29 17:30:53    778s] (I)       Model blockage into capacity
[10/29 17:30:53    778s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[10/29 17:30:55    780s] (I)       Modeling time = 1.322 seconds
[10/29 17:30:55    780s] 
[10/29 17:30:55    780s] (I)       Moved 3 terms for better access 
[10/29 17:30:55    780s] (I)       Number of ignored nets = 0
[10/29 17:30:55    780s] (I)       Number of fixed nets = 0.  Ignored: Yes
[10/29 17:30:55    780s] (I)       Number of clock nets = 4.  Ignored: No
[10/29 17:30:55    780s] (I)       Number of analog nets = 0.  Ignored: Yes
[10/29 17:30:55    780s] (I)       Number of special nets = 0.  Ignored: Yes
[10/29 17:30:55    780s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[10/29 17:30:55    780s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[10/29 17:30:55    780s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[10/29 17:30:55    780s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[10/29 17:30:55    780s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/29 17:30:55    780s] [NR-eGR] There are 4 clock nets ( 4 with NDR ).
[10/29 17:30:55    780s] (I)       Before initializing earlyGlobalRoute syMemory usage = 3350.7 MB
[10/29 17:30:55    780s] (I)       Ndr track 0 does not exist
[10/29 17:30:55    780s] (I)       Ndr track 0 does not exist
[10/29 17:30:55    780s] (I)       Layer1  viaCost=200.00
[10/29 17:30:55    780s] (I)       Layer2  viaCost=200.00
[10/29 17:30:55    780s] (I)       Layer3  viaCost=300.00
[10/29 17:30:55    780s] (I)       Layer4  viaCost=200.00
[10/29 17:30:55    780s] (I)       Layer5  viaCost=200.00
[10/29 17:30:55    780s] (I)       ---------------------Grid Graph Info--------------------
[10/29 17:30:55    780s] (I)       Routing area        : (1840, 1840) - (4000000, 4000000)
[10/29 17:30:55    780s] (I)       Core area           : (10000, 10000) - (3990000, 3990000)
[10/29 17:30:55    780s] (I)       Site width          :   460  (dbu)
[10/29 17:30:55    780s] (I)       Row height          :  2720  (dbu)
[10/29 17:30:55    780s] (I)       GCell width         :  2720  (dbu)
[10/29 17:30:55    780s] (I)       GCell height        :  2720  (dbu)
[10/29 17:30:55    780s] (I)       Grid                :  1470  1470     6
[10/29 17:30:55    780s] (I)       Layer numbers       :     1     2     3     4     5     6
[10/29 17:30:55    780s] (I)       Vertical capacity   :     0     0  2720     0  2720     0
[10/29 17:30:55    780s] (I)       Horizontal capacity :     0  2720     0  2720     0  2720
[10/29 17:30:55    780s] (I)       Default wire width  :   170   140   140   300   300  1600
[10/29 17:30:55    780s] (I)       Default wire space  :   170   140   140   300   300  1600
[10/29 17:30:55    780s] (I)       Default wire pitch  :   340   280   280   600   600  3200
[10/29 17:30:55    780s] (I)       Default pitch size  :   340   340   460   610   690  3660
[10/29 17:30:55    780s] (I)       First track coord   :     0   310   570   410   570  2850
[10/29 17:30:55    780s] (I)       Num tracks per GCell:  8.00  8.00  5.91  4.46  3.94  0.74
[10/29 17:30:55    780s] (I)       Total num of tracks :     0 11764  8695  6557  5797  1092
[10/29 17:30:55    780s] (I)       Num of masks        :     1     1     1     1     1     1
[10/29 17:30:55    780s] (I)       Num of trim masks   :     0     0     0     0     0     0
[10/29 17:30:55    780s] (I)       --------------------------------------------------------
[10/29 17:30:55    780s] 
[10/29 17:30:55    780s] (I)       id=0  isDef=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[10/29 17:30:55    780s] (I)       Pitch:  L1=680[10/29 17:30:55    780s] [NR-eGR] ============ Routing rule table ============
[10/29 17:30:55    780s] [NR-eGR] Rule id: 0  Nets: 4 
  L2=680  L3=920  L4=1200  L5=1200  L6=6400
[10/29 17:30:55    780s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2
[10/29 17:30:55    780s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[10/29 17:30:55    780s] (I)       id=1  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[10/29 17:30:55    780s] (I)       Pitch:  L1=340[10/29 17:30:55    780s] [NR-eGR] Rule id: 1  Nets: 0 
  L2=340  L3=460  L4=610  L5=690  L6=3660
[10/29 17:30:55    780s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[10/29 17:30:55    780s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[10/29 17:30:55    780s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[10/29 17:30:55    780s] [NR-eGR] ========================================
[10/29 17:30:55    780s] [NR-eGR] 
[10/29 17:30:55    780s] (I)       blocked tracks on layer2 : = 4289797 / 17293080 (24.81%)
[10/29 17:30:55    780s] (I)       blocked tracks on layer3 : = 597720 / 12781650 (4.68%)
[10/29 17:30:55    780s] (I)       blocked tracks on layer4 : = 1024004 / 9638790 (10.62%)
[10/29 17:30:55    780s] (I)       blocked tracks on layer5 : = 1318500 / 8521590 (15.47%)
[10/29 17:30:55    780s] (I)       blocked tracks on layer6 : = 956645 / 1605240 (59.60%)
[10/29 17:30:55    780s] (I)       After initializing earlyGlobalRoute syMemory usage = 3350.7 MB
[10/29 17:30:55    780s] (I)       Loading and dumping file time : 2.75 seconds
[10/29 17:30:55    780s] (I)       ============= Initialization =============
[10/29 17:30:55    780s] (I)       totalPins=27  totalGlobalPin=27 (100.00%)
[10/29 17:30:55    780s] (I)       total 2D Cap : 20799510 = (8615180 H, 12184330 V)
[10/29 17:30:55    780s] (I)       ============  Phase 1a Route ============
[10/29 17:30:55    780s] [NR-eGR] Layer group 1: route 4 net(s) in layer range [3, 4]
[10/29 17:30:55    780s] (I)       Phase 1a runs 0.00 seconds
[10/29 17:30:55    780s] (I)       blkAvoiding Routing :  time=0.07  numBlkSegs=9
[10/29 17:30:55    780s] (I)       Usage: 707 = (660 H, 47 V) = (0.01% H, 0.00% V) = (1.795e+03um H, 1.278e+02um V)
[10/29 17:30:55    780s] (I)       
[10/29 17:30:55    780s] (I)       ============  Phase 1b Route ============
[10/29 17:30:55    780s] (I)       Phase 1b runs 0.00 seconds
[10/29 17:30:55    780s] (I)       Usage: 707 = (660 H, 47 V) = (0.01% H, 0.00% V) = (1.795e+03um H, 1.278e+02um V)
[10/29 17:30:55    780s] (I)       
[10/29 17:30:55    780s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.923040e+03um
[10/29 17:30:55    780s] (I)       ============  Phase 1c Route ============
[10/29 17:30:55    780s] (I)       Level2 Grid: 294 x 294
[10/29 17:30:55    780s] (I)       Phase 1c runs 0.05 seconds
[10/29 17:30:55    780s] (I)       Usage: 707 = (660 H, 47 V) = (0.01% H, 0.00% V) = (1.795e+03um H, 1.278e+02um V)
[10/29 17:30:55    780s] (I)       
[10/29 17:30:55    780s] (I)       ============  Phase 1d Route ============
[10/29 17:30:55    780s] (I)       Phase 1d runs 0.01 seconds
[10/29 17:30:55    780s] (I)       Usage: 711 = (660 H, 51 V) = (0.01% H, 0.00% V) = (1.795e+03um H, 1.387e+02um V)
[10/29 17:30:55    780s] (I)       
[10/29 17:30:55    780s] (I)       ============  Phase 1e Route ============
[10/29 17:30:55    780s] (I)       Phase 1e runs 0.00 seconds
[10/29 17:30:55    780s] (I)       Usage: 711 = (660 H, 51 V) = (0.01% H, 0.00% V) = (1.795e+03um H, 1.387e+02um V)
[10/29 17:30:55    780s] (I)       
[10/29 17:30:55    780s] (I)       ============  Phase 1f Route ============
[10/29 17:30:55    780s] (I)       Usage: 711 = (660 H, 51 V) = (0.01% H, 0.00% V) = (1.795e+03um H, 1.387e+02um V)
[10/29 17:30:55    780s] (I)       
[10/29 17:30:55    780s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.933920e+03um
[10/29 17:30:55    780s] [NR-eGR] 
[10/29 17:30:55    780s] (I)       ============  Phase 1g Route ============
[10/29 17:30:55    780s] (I)       Usage: 710 = (659 H, 51 V) = (0.01% H, 0.00% V) = (1.792e+03um H, 1.387e+02um V)
[10/29 17:30:55    780s] (I)       
[10/29 17:30:55    780s] (I)       numNets=4  numFullyRipUpNets=1  numPartialRipUpNets=1 
[10/29 17:30:55    780s] [NR-eGR] Move 1 nets to layer range [3, 6]
[10/29 17:30:55    780s] (I)       Phase 1l runs 0.00 seconds
[10/29 17:30:55    780s] (I)       total 2D Cap : 28652233 = (9263890 H, 19388343 V)
[10/29 17:30:55    780s] (I)       ============  Phase 1a Route ============
[10/29 17:30:55    780s] [NR-eGR] Layer group 2: route 1 net(s) in layer range [3, 6]
[10/29 17:30:55    780s] (I)       Phase 1a runs 0.00 seconds
[10/29 17:30:55    780s] (I)       Usage: 852 = (785 H, 67 V) = (0.01% H, 0.00% V) = (2.135e+03um H, 1.822e+02um V)
[10/29 17:30:55    780s] (I)       
[10/29 17:30:55    780s] (I)       ============  Phase 1b Route ============
[10/29 17:30:55    780s] (I)       Usage: 852 = (785 H, 67 V) = (0.01% H, 0.00% V) = (2.135e+03um H, 1.822e+02um V)
[10/29 17:30:55    780s] (I)       
[10/29 17:30:55    780s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.835200e+02um
[10/29 17:30:55    780s] (I)       ============  Phase 1c Route ============
[10/29 17:30:55    780s] (I)       Usage: 852 = (785 H, 67 V) = (0.01% H, 0.00% V) = (2.135e+03um H, 1.822e+02um V)
[10/29 17:30:55    780s] (I)       
[10/29 17:30:55    780s] (I)       ============  Phase 1d Route ============
[10/29 17:30:55    780s] (I)       Usage: 852 = (785 H, 67 V) = (0.01% H, 0.00% V) = (2.135e+03um H, 1.822e+02um V)
[10/29 17:30:55    780s] (I)       
[10/29 17:30:55    780s] (I)       ============  Phase 1e Route ============
[10/29 17:30:55    780s] (I)       Phase 1e runs 0.00 seconds
[10/29 17:30:55    780s] (I)       Usage: 852 = (785 H, 67 V) = (0.01% H, 0.00% V) = (2.135e+03um H, 1.822e+02um V)
[10/29 17:30:55    780s] (I)       
[10/29 17:30:55    780s] (I)       ============  Phase 1f Route ============
[10/29 17:30:55    780s] (I)       Usage: 852 = (785 H, 67 V) = (0.01% H, 0.00% V) = (2.135e+03um H, 1.822e+02um V)
[10/29 17:30:55    780s] (I)       [10/29 17:30:55    780s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.835200e+02um
[10/29 17:30:55    780s] [NR-eGR] 

[10/29 17:30:55    780s] (I)       ============  Phase 1g Route ============
[10/29 17:30:55    780s] (I)       Usage: 852 = (785 H, 67 V) = (0.01% H, 0.00% V) = (2.135e+03um H, 1.822e+02um V)
[10/29 17:30:55    780s] (I)       
[10/29 17:30:55    780s] (I)       numNets=1  numFullyRipUpNets=0  numPartialRipUpNets=1 
[10/29 17:30:55    780s] (I)       Phase 1l runs 0.00 seconds
[10/29 17:30:55    780s] [NR-eGR] Move 1 nets to layer range [2, 6]
[10/29 17:30:55    781s] (I)       total 2D Cap : 41655773 = (22267430 H, 19388343 V)
[10/29 17:30:55    781s] (I)       ============  Phase 1a Route ============
[10/29 17:30:55    781s] [NR-eGR] Layer group 3: route 1 net(s) in layer range [2, 6]
[10/29 17:30:55    781s] (I)       Phase 1a runs 0.00 seconds
[10/29 17:30:55    781s] (I)       Usage: 1114 = (1024 H, 90 V) = (0.00% H, 0.00% V) = (2.785e+03um H, 2.448e+02um V)
[10/29 17:30:55    781s] (I)       
[10/29 17:30:55    781s] (I)       ============  Phase 1b Route ============
[10/29 17:30:55    781s] (I)       Usage: 1114 = (1024 H, 90 V) = (0.00% H, 0.00% V) = (2.785e+03um H, 2.448e+02um V)
[10/29 17:30:55    781s] (I)       
[10/29 17:30:55    781s] (I)       earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 7.126400e+02um
[10/29 17:30:55    781s] (I)       ============  Phase 1c Route ============
[10/29 17:30:55    781s] (I)       Usage: 1114 = (1024 H, 90 V) = (0.00% H, 0.00% V) = (2.785e+03um H, 2.448e+02um V)
[10/29 17:30:55    781s] (I)       
[10/29 17:30:55    781s] (I)       ============  Phase 1d Route ============
[10/29 17:30:55    781s] (I)       Usage: 1114 = (1024 H, 90 V) = (0.00% H, 0.00% V) = (2.785e+03um H, 2.448e+02um V)
[10/29 17:30:55    781s] (I)       
[10/29 17:30:55    781s] (I)       ============  Phase 1e Route ============
[10/29 17:30:55    781s] (I)       Phase 1e runs 0.00 seconds
[10/29 17:30:55    781s] (I)       Usage: 1114 = (1024 H, 90 V) = (0.00% H, 0.00% V) = (2.785e+03um H, 2.448e+02um V)
[10/29 17:30:55    781s] (I)       
[10/29 17:30:55    781s] (I)       ============  Phase 1f Route ============
[10/29 17:30:55    781s] (I)       Usage: 1114 = (1024 H, 90 V) = (0.00% H, 0.00% V) = (2.785e+03um H, 2.448e+02um V)
[10/29 17:30:55    781s] (I)       
[10/29 17:30:55    781s] (I)       ============  Phase 1g Route ============
[10/29 17:30:55    781s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 7.126400e+02um
[10/29 17:30:55    781s] [NR-eGR] 
[10/29 17:30:55    781s] (I)       Usage: 1113 = (1024 H, 89 V) = (0.00% H, 0.00% V) = (2.785e+03um H, 2.421e+02um V)
[10/29 17:30:55    781s] (I)       
[10/29 17:30:56    781s] (I)       Phase 1l runs 0.00 seconds
[10/29 17:30:56    781s] (I)       
[10/29 17:30:56    781s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[10/29 17:30:56    781s] [NR-eGR]                        OverCon            
[10/29 17:30:56    781s] [NR-eGR]                         #Gcell     %Gcell
[10/29 17:30:56    781s] [NR-eGR]       Layer                (0)    OverCon 
[10/29 17:30:56    781s] [NR-eGR] ----------------------------------------------
[10/29 17:30:56    781s] [NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[10/29 17:30:56    781s] [NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[10/29 17:30:56    781s] [NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[10/29 17:30:56    781s] [NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[10/29 17:30:56    781s] [NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[10/29 17:30:56    781s] [NR-eGR]    met5  (6)         0( 0.00%)   ( 0.00%) 
[10/29 17:30:56    781s] [NR-eGR] ----------------------------------------------
[10/29 17:30:56    781s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[10/29 17:30:56    781s] [NR-eGR] 
[10/29 17:30:56    781s] (I)       Total Global Routing Runtime: 1.15 seconds
[10/29 17:30:56    781s] (I)       total 2D Cap : 41656411 = (22267634 H, 19388777 V)
[10/29 17:30:56    782s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[10/29 17:30:56    782s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[10/29 17:30:56    782s] (I)       ============= track Assignment ============
[10/29 17:30:56    782s] (I)       extract Global 3D Wires
[10/29 17:30:56    782s] (I)       Extract Global WL : time=0.00
[10/29 17:30:56    782s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[10/29 17:30:57    782s] (I)       Initialization real time=0.23 seconds
[10/29 17:30:57    782s] (I)       Run single-thread track assignment
[10/29 17:30:57    782s] (I)       Kernel real time=0.01 seconds
[10/29 17:30:57    782s] (I)       End Greedy Track Assignment
[10/29 17:30:57    782s] [NR-eGR] --------------------------------------------------------------------------
[10/29 17:30:57    782s] [NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 221
[10/29 17:30:57    782s] [NR-eGR]   met1  (2H) length: 1.448696e+04um, number of vias: 371
[10/29 17:30:57    782s] [NR-eGR]   met2  (3V) length: 7.997400e+02um, number of vias: 37
[10/29 17:30:57    782s] [NR-eGR]   met3  (4H) length: 3.492090e+03um, number of vias: 17
[10/29 17:30:57    782s] [NR-eGR]   met4  (5V) length: 2.440000e+01um, number of vias: 0
[10/29 17:30:57    782s] [NR-eGR]   met5  (6H) length: 0.000000e+00um, number of vias: 0
[10/29 17:30:57    782s] [NR-eGR] Total length: 1.880319e+04um, number of vias: 646
[10/29 17:30:57    782s] [NR-eGR] --------------------------------------------------------------------------
[10/29 17:30:57    782s] [NR-eGR] Total eGR-routed clock nets wire length: 1.926415e+03um 
[10/29 17:30:57    782s] [NR-eGR] --------------------------------------------------------------------------
[10/29 17:30:57    782s] [NR-eGR] Report for selected net(s) only.
[10/29 17:30:57    782s] [NR-eGR]    li1  (1V) length: 0.000000e+00um, number of vias: 25
[10/29 17:30:57    782s] [NR-eGR]   met1  (2H) length: 7.515500e+01um, number of vias: 34
[10/29 17:30:57    782s] [NR-eGR]   met2  (3V) length: 1.271800e+02um, number of vias: 13
[10/29 17:30:57    782s] [NR-eGR]   met3  (4H) length: 1.724080e+03um, number of vias: 0
[10/29 17:30:57    782s] [NR-eGR]   met4  (5V) length: 0.000000e+00um, number of vias: 0
[10/29 17:30:57    782s] [NR-eGR]   met5  (6H) length: 0.000000e+00um, number of vias: 0
[10/29 17:30:57    782s] [NR-eGR] Total length: 1.926415e+03um, number of vias: 72
[10/29 17:30:57    782s] [NR-eGR] --------------------------------------------------------------------------
[10/29 17:30:57    782s] [NR-eGR] Total routed clock nets wire length: 1.926415e+03um, number of vias: 72
[10/29 17:30:57    782s] [NR-eGR] --------------------------------------------------------------------------
[10/29 17:30:57    782s] [NR-eGR] End Peak syMemory usage = 3358.7 MB
[10/29 17:30:57    782s] [NR-eGR] Early Global Router Kernel+IO runtime : 4.77 seconds
[10/29 17:30:57    782s] Generated NR early global route guides for clocks to: /tmp/innovus_temp_972235_eda-2.EECS.Berkeley.EDU_eecs151-aeq_4k4KkG/.rgfZekbhA
[10/29 17:30:57    782s]       Early Global Route - eGR->NR step done. (took cpu=0:00:04.9 real=0:00:05.0)
[10/29 17:30:57    782s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:30:57    782s] UM:                                                                   Early Global Route - eGR->NR step
[10/29 17:30:57    782s]     Routing using eGR in eGR->NR Step done.
[10/29 17:30:57    782s]     Routing using NR in eGR->NR Step...
[10/29 17:30:57    782s] 
[10/29 17:30:57    782s] CCOPT: Preparing to route 4 clock nets with NanoRoute.
[10/29 17:30:57    782s]   All net are default rule.
[10/29 17:30:57    782s]   Removed pre-existing routes for 4 nets.
[10/29 17:30:57    782s]   Preferred NanoRoute mode settings: Current
[10/29 17:30:57    782s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[10/29 17:30:57    782s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[10/29 17:30:57    782s]       Clock detailed routing...
[10/29 17:30:57    782s]         NanoRoute...
[10/29 17:30:57    782s] 
[10/29 17:30:57    782s] route_global_detail
[10/29 17:30:57    782s] 
[10/29 17:30:57    782s] #set_db route_design_detail_auto_stop false
[10/29 17:30:57    782s] #set_db route_design_detail_end_iteration 20
[10/29 17:30:57    782s] #set_db route_design_detail_post_route_spread_wire "true"
[10/29 17:30:57    782s] #set_db route_design_detail_use_multi_cut_via_effort "medium"
[10/29 17:30:57    782s] #set_db route_design_high_freq_search_repair "true"
[10/29 17:30:57    782s] #set_db route_design_allow_pin_as_feedthru "false"
[10/29 17:30:57    782s] #set_db route_design_antenna_cell_name "sky130_fd_sc_hd__diode_2"
[10/29 17:30:57    782s] #set_db route_design_concurrent_minimize_via_count_effort "high"
[10/29 17:30:57    782s] #set_db route_design_antenna_diode_insertion true
[10/29 17:30:57    782s] #set_db route_design_selected_net_only true
[10/29 17:30:57    782s] #set_db route_design_with_eco true
[10/29 17:30:57    782s] #set_db route_design_with_si_driven false
[10/29 17:30:57    782s] #set_db route_design_with_timing_driven false
[10/29 17:30:57    782s] #Start route_global_detail on Sun Oct 29 17:30:57 2023
[10/29 17:30:57    782s] #
[10/29 17:30:57    782s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[10/29 17:30:58    783s] ### Net info: total nets: 1116
[10/29 17:30:58    783s] ### Net info: dirty nets: 4
[10/29 17:30:58    783s] ### Net info: marked as disconnected nets: 0
[10/29 17:30:58    783s] ### Net info: fully routed nets: 0
[10/29 17:30:58    783s] ### Net info: trivial (single pin) nets: 0
[10/29 17:30:58    783s] ### Net info: unrouted nets: 1116
[10/29 17:30:58    783s] ### Net info: re-extraction nets: 0
[10/29 17:30:58    783s] ### Net info: selected nets: 4
[10/29 17:30:58    783s] ### Net info: ignored nets: 0
[10/29 17:30:58    783s] ### Net info: skip routing nets: 0
[10/29 17:30:58    784s] #WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
[10/29 17:30:58    784s] #WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
[10/29 17:30:58    784s] #NanoRoute Version 18.10-p002_1 NR180522-1057/18_10-UB
[10/29 17:30:58    784s] #RTESIG:78da8dd33b4fc330100060667ec529ed50249aface761e23858a010950a10c2c56db5cd3
[10/29 17:30:58    784s] #       28af923895faef0920315571bddea77bd8e7d1f863b1040f231fc5f420041984e7254642
[10/29 17:30:58    784s] #       134d51e8708691e943abb9773d1abfbcbe2329d8ad8b9661b2a9ebe216ba961b68d9daac
[10/29 17:30:58    784s] #       4a6ffe0c09052460925596536ece9b00c136dd501a2562f06c7da88b3a3d7930696dd307
[10/29 17:30:58    784s] #       cfd338ec699f6e9869ea33969c645d390c430a9c534692fe6b72d595e751285c63a28810
[10/29 17:30:58    784s] #       82c08fc5cf81c9aea8d7f6bc44193adb42d4fa021428f066b63cccb2aaaa8f5d6b2c9707
[10/29 17:30:58    784s] #       138744521b4ed653f2178bfb377fce4dce059ffcc5c3ca306f5bd4385df39751b97aca1f
[10/29 17:30:58    784s] #       677e93ee3e39dfecef866f1409e34b9e08492278bffd0fdd6bcf34786d7e4229cc2e31ed
[10/29 17:30:58    784s] #       d6ec136392ac4ed890ab84eab7659fa57b978b257847e95012c9f9c4aaafe834a1f347a0
[10/29 17:30:58    784s] #       a6c86de4057964ecde11ad68085d7d03aa234d20
[10/29 17:30:58    784s] #
[10/29 17:30:58    784s] #RTESIG:78da8dd33b4fc330100060667ec529ed50249aface761e23858a010950a10c2c56db5cd3
[10/29 17:30:58    784s] #       28af923895faef0920315571bddea77bd8e7d1f863b1040f231fc5f420041984e7254642
[10/29 17:30:58    784s] #       134d51e8708691e943abb9773d1abfbcbe2329d8ad8b9661b2a9ebe216ba961b68d9daac
[10/29 17:30:58    784s] #       4a6ffe0c09052460925596536ece9b00c136dd501a2562f06c7da88b3a3d7930696dd307
[10/29 17:30:58    784s] #       cfd338ec699f6e9869ea33969c645d390c430a9c534692fe6b72d595e751285c63a28810
[10/29 17:30:58    784s] #       82c08fc5cf81c9aea8d7f6bc44193adb42d4fa021428f066b63cccb2aaaa8f5d6b2c9707
[10/29 17:30:58    784s] #       138744521b4ed653f2178bfb377fce4dce059ffcc5c3ca306f5bd4385df39751b97aca1f
[10/29 17:30:58    784s] #       677e93ee3e39dfecef866f1409e34b9e08492278bffd0fdd6bcf34786d7e4229cc2e31ed
[10/29 17:30:58    784s] #       d6ec136392ac4ed890ab84eab7659fa57b978b257847e95012c9f9c4aaafe834a1f347a0
[10/29 17:30:58    784s] #       a6c86de4057964ecde11ad68085d7d03aa234d20
[10/29 17:30:58    784s] #
[10/29 17:30:58    784s] #Using multithreading with 4 threads.
[10/29 17:30:58    784s] #Start routing data preparation on Sun Oct 29 17:30:58 2023
[10/29 17:30:58    784s] #
[10/29 17:30:58    784s] #WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer met3 
[10/29 17:30:59    784s] #Minimum voltage of a net in the design = 0.000.
[10/29 17:30:59    784s] #Maximum voltage of a net in the design = 1.950.
[10/29 17:30:59    784s] #Voltage range [0.000 - 0.000] has 4 nets.
[10/29 17:30:59    784s] #Voltage range [1.600 - 1.600] has 4 nets.
[10/29 17:30:59    784s] #Voltage range [0.000 - 1.600] has 99 nets.
[10/29 17:30:59    784s] #Voltage range [0.000 - 1.950] has 1009 nets.
[10/29 17:30:59    785s] # li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[10/29 17:30:59    785s] # met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
[10/29 17:30:59    785s] # met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[10/29 17:30:59    785s] # met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
[10/29 17:30:59    785s] # met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
[10/29 17:30:59    785s] # met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
[10/29 17:31:00    786s] #Regenerating Ggrids automatically.
[10/29 17:31:00    786s] #Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
[10/29 17:31:00    786s] #Using automatically generated G-grids.
[10/29 17:31:00    786s] #Done routing data preparation.
[10/29 17:31:00    786s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2640.00 (MB), peak = 2962.85 (MB)
[10/29 17:31:00    786s] #Merging special wires using 4 threads...
[10/29 17:31:00    786s] #reading routing guides ......
[10/29 17:31:00    786s] #
[10/29 17:31:00    786s] #Finished routing data preparation on Sun Oct 29 17:31:00 2023
[10/29 17:31:00    786s] #
[10/29 17:31:00    786s] #Cpu time = 00:00:02
[10/29 17:31:00    786s] #Elapsed time = 00:00:02
[10/29 17:31:00    786s] #Increased memory = 26.36 (MB)
[10/29 17:31:00    786s] #Total memory = 2640.29 (MB)
[10/29 17:31:00    786s] #Peak memory = 2962.85 (MB)
[10/29 17:31:00    786s] #
[10/29 17:31:00    786s] #
[10/29 17:31:00    786s] #Start global routing on Sun Oct 29 17:31:00 2023
[10/29 17:31:00    786s] #
[10/29 17:31:00    786s] #Number of eco nets is 0
[10/29 17:31:00    786s] #
[10/29 17:31:00    786s] #Start global routing data preparation on Sun Oct 29 17:31:00 2023
[10/29 17:31:00    786s] #
[10/29 17:31:00    786s] #Start routing resource analysis on Sun Oct 29 17:31:00 2023
[10/29 17:31:00    786s] #
[10/29 17:31:01    788s] #Routing resource analysis is done on Sun Oct 29 17:31:01 2023
[10/29 17:31:01    788s] #
[10/29 17:31:01    789s] #  Resource Analysis:
[10/29 17:31:01    789s] #
[10/29 17:31:01    789s] #               Routing  #Avail      #Track     #Total     %Gcell
[10/29 17:31:01    789s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[10/29 17:31:01    789s] #  --------------------------------------------------------------
[10/29 17:31:01    789s] #  li1            V        8695           0      336400     0.01%
[10/29 17:31:01    789s] #  met1           H       11764           0      336400     0.00%
[10/29 17:31:01    789s] #  met2           V        8186         509      336400     0.00%
[10/29 17:31:01    789s] #  met3           H        5699         678      336400     3.26%
[10/29 17:31:01    789s] #  met4           V        4850         947      336400     8.59%
[10/29 17:31:01    789s] #  met5           H         443         650      336400    50.17%
[10/29 17:31:01    789s] #  --------------------------------------------------------------
[10/29 17:31:01    789s] #  Total                  39637      15.38%     2018400    10.34%
[10/29 17:31:01    789s] #
[10/29 17:31:01    789s] #  4 nets (0.36%) with 1 preferred extra spacing.
[10/29 17:31:01    789s] #
[10/29 17:31:01    789s] #
[10/29 17:31:01    789s] #
[10/29 17:31:01    789s] #Global routing data preparation is done on Sun Oct 29 17:31:01 2023
[10/29 17:31:01    789s] #
[10/29 17:31:01    789s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2672.19 (MB), peak = 2962.85 (MB)
[10/29 17:31:01    789s] #
[10/29 17:31:01    789s] #Routing guide is on.
[10/29 17:31:01    789s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 2672.19 (MB), peak = 2962.85 (MB)
[10/29 17:31:01    789s] #
[10/29 17:31:01    789s] #start global routing iteration 1...
[10/29 17:31:02    789s] #Initial_route: 0.00167
[10/29 17:31:02    789s] #Reroute: 0.02435
[10/29 17:31:02    789s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2694.41 (MB), peak = 2962.85 (MB)
[10/29 17:31:02    789s] #
[10/29 17:31:02    789s] #start global routing iteration 2...
[10/29 17:31:02    790s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2695.18 (MB), peak = 2962.85 (MB)
[10/29 17:31:02    790s] #
[10/29 17:31:02    790s] #
[10/29 17:31:02    790s] #Total number of trivial nets (e.g. < 2 pins) = 1017 (skipped).
[10/29 17:31:02    790s] #Total number of selected nets for routing = 4.
[10/29 17:31:02    790s] #Total number of unselected nets (but routable) for routing = 95 (skipped).
[10/29 17:31:02    790s] #Total number of nets in the design = 1116.
[10/29 17:31:02    790s] #
[10/29 17:31:02    790s] #95 skipped nets do not have any wires.
[10/29 17:31:02    790s] #4 routable nets have only global wires.
[10/29 17:31:02    790s] #4 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[10/29 17:31:02    790s] #
[10/29 17:31:02    790s] #Routed net constraints summary:
[10/29 17:31:02    790s] #------------------------------------------------
[10/29 17:31:02    790s] #        Rules   Pref Extra Space   Unconstrained  
[10/29 17:31:02    790s] #------------------------------------------------
[10/29 17:31:02    790s] #      Default                  4               0  
[10/29 17:31:02    790s] #------------------------------------------------
[10/29 17:31:02    790s] #        Total                  4               0  
[10/29 17:31:02    790s] #------------------------------------------------
[10/29 17:31:02    790s] #
[10/29 17:31:02    790s] #Routing constraints summary of the whole design:
[10/29 17:31:02    790s] #------------------------------------------------
[10/29 17:31:02    790s] #        Rules   Pref Extra Space   Unconstrained  
[10/29 17:31:02    790s] #------------------------------------------------
[10/29 17:31:02    790s] #      Default                  4              95  
[10/29 17:31:02    790s] #------------------------------------------------
[10/29 17:31:02    790s] #        Total                  4              95  
[10/29 17:31:02    790s] #------------------------------------------------
[10/29 17:31:02    790s] #
[10/29 17:31:02    790s] #
[10/29 17:31:02    790s] #  Congestion Analysis: (blocked Gcells are excluded)
[10/29 17:31:02    790s] #
[10/29 17:31:02    790s] #                 OverCon          
[10/29 17:31:02    790s] #                  #Gcell    %Gcell
[10/29 17:31:02    790s] #     Layer           (1)   OverCon
[10/29 17:31:02    790s] #  --------------------------------
[10/29 17:31:02    790s] #  li1           0(0.00%)   (0.00%)
[10/29 17:31:02    790s] #  met1          0(0.00%)   (0.00%)
[10/29 17:31:02    790s] #  met2          0(0.00%)   (0.00%)
[10/29 17:31:02    790s] #  met3          0(0.00%)   (0.00%)
[10/29 17:31:02    790s] #  met4          0(0.00%)   (0.00%)
[10/29 17:31:02    790s] #  met5          0(0.00%)   (0.00%)
[10/29 17:31:02    790s] #  --------------------------------
[10/29 17:31:02    790s] #     Total      0(0.00%)   (0.00%)
[10/29 17:31:02    790s] #
[10/29 17:31:02    790s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[10/29 17:31:02    790s] #  Overflow after GR: 0.00% H + 0.00% V
[10/29 17:31:02    790s] #
[10/29 17:31:02    790s] #Complete Global Routing.
[10/29 17:31:02    790s] #Total number of nets with non-default rule or having extra spacing = 4
[10/29 17:31:02    790s] #Total wire length = 1877 um.
[10/29 17:31:02    790s] #Total half perimeter of net bounding box = 1869 um.
[10/29 17:31:02    790s] #Total wire length on LAYER li1 = 0 um.
[10/29 17:31:02    790s] #Total wire length on LAYER met1 = 62 um.
[10/29 17:31:02    790s] #Total wire length on LAYER met2 = 90 um.
[10/29 17:31:02    790s] #Total wire length on LAYER met3 = 1725 um.
[10/29 17:31:02    790s] #Total wire length on LAYER met4 = 0 um.
[10/29 17:31:02    790s] #Total wire length on LAYER met5 = 0 um.
[10/29 17:31:02    790s] #Total number of vias = 57
[10/29 17:31:02    790s] #Up-Via Summary (total 57):
[10/29 17:31:02    790s] #           
[10/29 17:31:02    790s] #-----------------------
[10/29 17:31:02    790s] # li1                25
[10/29 17:31:02    790s] # met1               20
[10/29 17:31:02    790s] # met2               12
[10/29 17:31:02    790s] #-----------------------
[10/29 17:31:02    790s] #                    57 
[10/29 17:31:02    790s] #
[10/29 17:31:02    790s] #Total number of involved priority nets 4
[10/29 17:31:02    790s] #Maximum src to sink distance for priority net 1367.0
[10/29 17:31:02    790s] #Average of max src_to_sink distance for priority net 445.8
[10/29 17:31:02    790s] #Average of ave src_to_sink distance for priority net 378.9
[10/29 17:31:02    790s] #Max overcon = 0 track.
[10/29 17:31:02    790s] #Total overcon = 0.00%.
[10/29 17:31:02    790s] #Worst layer Gcell overcon rate = 0.00%.
[10/29 17:31:02    790s] #
[10/29 17:31:02    790s] #Global routing statistics:
[10/29 17:31:02    790s] #Cpu time = 00:00:04
[10/29 17:31:02    790s] #Elapsed time = 00:00:02
[10/29 17:31:02    790s] #Increased memory = 55.02 (MB)
[10/29 17:31:02    790s] #Total memory = 2695.31 (MB)
[10/29 17:31:02    790s] #Peak memory = 2962.85 (MB)
[10/29 17:31:02    790s] #
[10/29 17:31:02    790s] #Finished global routing on Sun Oct 29 17:31:02 2023
[10/29 17:31:02    790s] #
[10/29 17:31:02    790s] #
[10/29 17:31:02    790s] #reading routing guides ......
[10/29 17:31:02    790s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2608.80 (MB), peak = 2962.85 (MB)
[10/29 17:31:02    790s] #Start Track Assignment.
[10/29 17:31:03    790s] #Done with 14 horizontal wires in 5 hboxes and 10 vertical wires in 5 hboxes.
[10/29 17:31:03    791s] #Done with 14 horizontal wires in 5 hboxes and 10 vertical wires in 5 hboxes.
[10/29 17:31:03    791s] #Complete Track Assignment.
[10/29 17:31:03    791s] #Total number of nets with non-default rule or having extra spacing = 4
[10/29 17:31:03    791s] #Total wire length = 1910 um.
[10/29 17:31:03    791s] #Total half perimeter of net bounding box = 1869 um.
[10/29 17:31:03    791s] #Total wire length on LAYER li1 = 22 um.
[10/29 17:31:03    791s] #Total wire length on LAYER met1 = 65 um.
[10/29 17:31:03    791s] #Total wire length on LAYER met2 = 95 um.
[10/29 17:31:03    791s] #Total wire length on LAYER met3 = 1728 um.
[10/29 17:31:03    791s] #Total wire length on LAYER met4 = 0 um.
[10/29 17:31:03    791s] #Total wire length on LAYER met5 = 0 um.
[10/29 17:31:03    791s] #Total number of vias = 57
[10/29 17:31:03    791s] #Up-Via Summary (total 57):
[10/29 17:31:03    791s] #           
[10/29 17:31:03    791s] #-----------------------
[10/29 17:31:03    791s] # li1                25
[10/29 17:31:03    791s] # met1               20
[10/29 17:31:03    791s] # met2               12
[10/29 17:31:03    791s] #-----------------------
[10/29 17:31:03    791s] #                    57 
[10/29 17:31:03    791s] #
[10/29 17:31:03    791s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2651.57 (MB), peak = 2962.85 (MB)
[10/29 17:31:03    791s] #
[10/29 17:31:03    791s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[10/29 17:31:03    791s] #Cpu time = 00:00:07
[10/29 17:31:03    791s] #Elapsed time = 00:00:05
[10/29 17:31:03    791s] #Increased memory = 37.94 (MB)
[10/29 17:31:03    791s] #Total memory = 2651.87 (MB)
[10/29 17:31:03    791s] #Peak memory = 2962.85 (MB)
[10/29 17:31:03    791s] #Using multithreading with 4 threads.
[10/29 17:31:03    791s] ### max drc and si pitch = 5600 (  5.6000 um) MT-safe pitch = 3020 (  3.0200 um) patch pitch = 3460 (  3.4600 um)
[10/29 17:31:03    791s] #
[10/29 17:31:03    791s] #Start Detail Routing..
[10/29 17:31:03    791s] ### For initial detail routing, marked 0 dont-route nets (design has 2 dirty nets, 0 dirty-areas, has valid drcs, (design-view-flag)has dirty nets, pro-iter=0,is-in-pro:0)
[10/29 17:31:03    791s] #start initial detail routing ...
[10/29 17:31:03    791s] #   Improving pin accessing ...
[10/29 17:31:03    791s] #    elapsed time = 00:00:00, memory = 2652.11 (MB)
[10/29 17:31:03    791s] #   Improving pin accessing ...
[10/29 17:31:03    791s] #    elapsed time = 00:00:00, memory = 2708.23 (MB)
[10/29 17:31:03    791s] #   Improving pin accessing ...
[10/29 17:31:03    791s] #    elapsed time = 00:00:00, memory = 2711.73 (MB)
[10/29 17:31:03    791s] #   Improving pin accessing ...
[10/29 17:31:03    791s] #    elapsed time = 00:00:00, memory = 2711.73 (MB)
[10/29 17:31:03    791s] #   Improving pin accessing ...
[10/29 17:31:03    791s] #    elapsed time = 00:00:00, memory = 2711.73 (MB)
[10/29 17:31:03    791s] #   Improving pin accessing ...
[10/29 17:31:03    791s] #    elapsed time = 00:00:00, memory = 2711.73 (MB)
[10/29 17:31:03    792s] #   Improving pin accessing ...
[10/29 17:31:03    792s] #    elapsed time = 00:00:00, memory = 2727.67 (MB)
[10/29 17:31:03    792s] #   Improving pin accessing ...
[10/29 17:31:03    792s] #    elapsed time = 00:00:00, memory = 2727.71 (MB)
[10/29 17:31:04    792s] #   Improving pin accessing ...
[10/29 17:31:04    792s] #    elapsed time = 00:00:00, memory = 2727.71 (MB)
[10/29 17:31:04    792s] #   Improving pin accessing ...
[10/29 17:31:04    792s] #    elapsed time = 00:00:00, memory = 2727.71 (MB)
[10/29 17:31:04    792s] # ECO: 0.3% of the total area was rechecked for DRC, and 0.1% required routing.
[10/29 17:31:04    792s] #   number of violations = 0
[10/29 17:31:04    792s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2727.71 (MB), peak = 2962.85 (MB)
[10/29 17:31:04    792s] #Complete Detail Routing.
[10/29 17:31:04    792s] #Total number of nets with non-default rule or having extra spacing = 4
[10/29 17:31:04    792s] #Total wire length = 1919 um.
[10/29 17:31:04    792s] #Total half perimeter of net bounding box = 1869 um.
[10/29 17:31:04    792s] #Total wire length on LAYER li1 = 0 um.
[10/29 17:31:04    792s] #Total wire length on LAYER met1 = 44 um.
[10/29 17:31:04    792s] #Total wire length on LAYER met2 = 127 um.
[10/29 17:31:04    792s] #Total wire length on LAYER met3 = 1748 um.
[10/29 17:31:04    792s] #Total wire length on LAYER met4 = 0 um.
[10/29 17:31:04    792s] #Total wire length on LAYER met5 = 0 um.
[10/29 17:31:04    792s] #Total number of vias = 67
[10/29 17:31:04    792s] #Up-Via Summary (total 67):
[10/29 17:31:04    792s] #           
[10/29 17:31:04    792s] #-----------------------
[10/29 17:31:04    792s] # li1                25
[10/29 17:31:04    792s] # met1               26
[10/29 17:31:04    792s] # met2               16
[10/29 17:31:04    792s] #-----------------------
[10/29 17:31:04    792s] #                    67 
[10/29 17:31:04    792s] #
[10/29 17:31:04    792s] #Total number of DRC violations = 0
[10/29 17:31:04    792s] #Cpu time = 00:00:01
[10/29 17:31:04    792s] #Elapsed time = 00:00:00
[10/29 17:31:04    792s] #Increased memory = -35.65 (MB)
[10/29 17:31:04    792s] #Total memory = 2616.22 (MB)
[10/29 17:31:04    792s] #Peak memory = 2962.85 (MB)
[10/29 17:31:04    792s] ### max drc and si pitch = 5600 (  5.6000 um) MT-safe pitch = 3020 (  3.0200 um) patch pitch = 3460 (  3.4600 um)
[10/29 17:31:04    792s] #
[10/29 17:31:04    792s] #Start Post Route via swapping..
[10/29 17:31:04    792s] #0.08% of area are rerouted by ECO routing.
[10/29 17:31:04    793s] #   number of violations = 0
[10/29 17:31:04    793s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2622.71 (MB), peak = 2962.85 (MB)
[10/29 17:31:04    793s] #CELL_VIEW fir,init has 0 DRC violations
[10/29 17:31:04    793s] #Total number of DRC violations = 0
[10/29 17:31:04    793s] #Total number of process antenna violations = 1
[10/29 17:31:04    793s] #No via is swapped.
[10/29 17:31:04    793s] #Post Route via swapping is done.
[10/29 17:31:04    793s] #Total number of nets with non-default rule or having extra spacing = 4
[10/29 17:31:04    793s] #Total wire length = 1919 um.
[10/29 17:31:04    793s] #Total half perimeter of net bounding box = 1869 um.
[10/29 17:31:04    793s] #Total wire length on LAYER li1 = 0 um.
[10/29 17:31:04    793s] #Total wire length on LAYER met1 = 44 um.
[10/29 17:31:04    793s] #Total wire length on LAYER met2 = 127 um.
[10/29 17:31:04    793s] #Total wire length on LAYER met3 = 1748 um.
[10/29 17:31:04    793s] #Total wire length on LAYER met4 = 0 um.
[10/29 17:31:04    793s] #Total wire length on LAYER met5 = 0 um.
[10/29 17:31:04    793s] #Total number of vias = 67
[10/29 17:31:04    793s] #Up-Via Summary (total 67):
[10/29 17:31:04    793s] #           
[10/29 17:31:04    793s] #-----------------------
[10/29 17:31:04    793s] # li1                25
[10/29 17:31:04    793s] # met1               26
[10/29 17:31:04    793s] # met2               16
[10/29 17:31:04    793s] #-----------------------
[10/29 17:31:04    793s] #                    67 
[10/29 17:31:04    793s] #
[10/29 17:31:04    793s] #route_detail Statistics:
[10/29 17:31:04    793s] #Cpu time = 00:00:02
[10/29 17:31:04    793s] #Elapsed time = 00:00:01
[10/29 17:31:04    793s] #Increased memory = -34.89 (MB)
[10/29 17:31:04    793s] #Total memory = 2616.98 (MB)
[10/29 17:31:04    793s] #Peak memory = 2962.85 (MB)
[10/29 17:31:05    794s] #
[10/29 17:31:05    794s] #route_global_detail statistics:
[10/29 17:31:05    794s] #Cpu time = 00:00:12
[10/29 17:31:05    794s] #Elapsed time = 00:00:08
[10/29 17:31:05    794s] #Increased memory = -543.88 (MB)
[10/29 17:31:05    794s] #Total memory = 2418.66 (MB)
[10/29 17:31:05    794s] #Peak memory = 2962.85 (MB)
[10/29 17:31:05    794s] #Number of warnings = 4
[10/29 17:31:05    794s] #Total number of warnings = 69
[10/29 17:31:05    794s] #Number of fails = 0
[10/29 17:31:05    794s] #Total number of fails = 0
[10/29 17:31:05    794s] #Complete route_global_detail on Sun Oct 29 17:31:05 2023
[10/29 17:31:05    794s] #
[10/29 17:31:05    794s] ### 
[10/29 17:31:05    794s] ###   Scalability Statistics
[10/29 17:31:05    794s] ### 
[10/29 17:31:05    794s] ### --------------------------------+----------------+----------------+----------------+
[10/29 17:31:05    794s] ###   route_global_detail           |        cpu time|    elapsed time|     scalability|
[10/29 17:31:05    794s] ### --------------------------------+----------------+----------------+----------------+
[10/29 17:31:05    794s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[10/29 17:31:05    794s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[10/29 17:31:05    794s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[10/29 17:31:05    794s] ###   DB Import                     |        00:00:01|        00:00:01|             1.2|
[10/29 17:31:05    794s] ###   DB Export                     |        00:00:01|        00:00:01|             1.0|
[10/29 17:31:05    794s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[10/29 17:31:05    794s] ###   Data Preparation              |        00:00:02|        00:00:01|             1.6|
[10/29 17:31:05    794s] ###   Global Routing                |        00:00:04|        00:00:02|             1.7|
[10/29 17:31:05    794s] ###   Track Assignment              |        00:00:01|        00:00:01|             1.0|
[10/29 17:31:05    794s] ###   Detail Routing                |        00:00:01|        00:00:00|             1.0|
[10/29 17:31:05    794s] ###   Post Route Via Swapping       |        00:00:01|        00:00:00|             1.0|
[10/29 17:31:05    794s] ###   Entire Command                |        00:00:12|        00:00:08|             1.5|
[10/29 17:31:05    794s] ### --------------------------------+----------------+----------------+----------------+
[10/29 17:31:05    794s] ### 
[10/29 17:31:05    794s]         NanoRoute done. (took cpu=0:00:11.9 real=0:00:08.0)
[10/29 17:31:05    794s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:31:05    794s] UM:                                                                   NanoRoute
[10/29 17:31:05    794s]       Clock detailed routing done.
[10/29 17:31:05    794s] Checking guided vs. routed lengths for 4 nets...
[10/29 17:31:05    794s] 
[10/29 17:31:05    794s]       
[10/29 17:31:05    794s]       Guided max path lengths
[10/29 17:31:05    794s]       =======================
[10/29 17:31:05    794s]       
[10/29 17:31:05    794s]       ----------------------------------------
[10/29 17:31:05    794s]       From (um)    To (um)     Number of paths
[10/29 17:31:05    794s]       ----------------------------------------
[10/29 17:31:05    794s]          0.000      200.000           2
[10/29 17:31:05    794s]        200.000      400.000           1
[10/29 17:31:05    794s]        400.000      600.000           0
[10/29 17:31:05    794s]        600.000      800.000           0
[10/29 17:31:05    794s]        800.000     1000.000           0
[10/29 17:31:05    794s]       1000.000     1200.000           0
[10/29 17:31:05    794s]       1200.000     1400.000           1
[10/29 17:31:05    794s]       ----------------------------------------
[10/29 17:31:05    794s]       
[10/29 17:31:05    794s]       Deviation of routing from guided max path lengths
[10/29 17:31:05    794s]       =================================================
[10/29 17:31:05    794s]       
[10/29 17:31:05    794s]       -------------------------------------
[10/29 17:31:05    794s]       From (%)    To (%)    Number of paths
[10/29 17:31:05    794s]       -------------------------------------
[10/29 17:31:05    794s]       below       0.000            3
[10/29 17:31:05    794s]        0.000      1.000            1
[10/29 17:31:05    794s]       -------------------------------------
[10/29 17:31:05    794s]       
[10/29 17:31:05    794s] 
[10/29 17:31:05    794s]     Top 2 notable deviations of routed length from guided length
[10/29 17:31:05    794s]     =============================================================
[10/29 17:31:05    794s] 
[10/29 17:31:05    794s]     Net CTS_1 (11 terminals)
[10/29 17:31:05    794s]     Guided length:  max path =   296.815um, total =   387.699um
[10/29 17:31:05    794s]     Routed length:  max path =   292.720um, total =   388.270um
[10/29 17:31:05    794s]     Deviation:      max path =    -1.380%,  total =     0.147%
[10/29 17:31:05    794s] 
[10/29 17:31:05    794s]     Net clk (2 terminals)
[10/29 17:31:05    794s]     Guided length:  max path =  1358.415um, total =  1358.415um
[10/29 17:31:05    794s]     Routed length:  max path =  1358.080um, total =  1358.080um
[10/29 17:31:05    794s]     Deviation:      max path =    -0.025%,  total =    -0.025%
[10/29 17:31:05    794s] 
[10/29 17:31:05    794s] Set FIXED routing status on 4 net(s)
[10/29 17:31:05    794s] Set FIXED placed status on 3 instance(s)
[10/29 17:31:05    794s]     Routing using NR in eGR->NR Step done.
[10/29 17:31:05    794s] Net route status summary:
[10/29 17:31:05    794s]   Clock:         4 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=4, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[10/29 17:31:05    794s]   Non-clock:  1112 (unrouted=1112, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1017, (crossesIlmBoundary AND tooFewTerms=0)])
[10/29 17:31:05    794s] 
[10/29 17:31:05    794s] CCOPT: Done with clock implementation routing.
[10/29 17:31:05    794s] 
[10/29 17:31:05    794s] 
[10/29 17:31:05    794s] CCOpt: Starting congestion repair using flow wrapper.
[10/29 17:31:05    794s]     Congestion Repair...
[10/29 17:31:05    794s] User Input Parameters:
[10/29 17:31:05    794s] - Congestion Driven    : On
[10/29 17:31:05    794s] - Timing Driven        : Off
[10/29 17:31:05    794s] - Area-Violation Based : On
[10/29 17:31:05    794s] - Start Rollback Level : -5
[10/29 17:31:05    794s] - Legalized            : On
[10/29 17:31:05    794s] - Window Based         : Off
[10/29 17:31:05    794s] 
[10/29 17:31:05    794s] 
[10/29 17:31:05    794s] Starting congestion repair ...
[10/29 17:31:05    794s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[10/29 17:31:05    794s] Type 'man IMPPTN-1250' for more detail.
[10/29 17:31:05    794s] Starting Early Global Route congestion estimation: mem = 2948.1M
[10/29 17:31:05    794s] (I)       Reading DB...
[10/29 17:31:05    794s] (I)       Read data from FE... (mem=2948.1M)
[10/29 17:31:05    794s] (I)       Read nodes and places... (mem=2948.1M)
[10/29 17:31:06    795s] (I)       Done Read nodes and places (cpu=0.685s, mem=3050.1M)
[10/29 17:31:06    795s] (I)       Read nets... (mem=3050.1M)
[10/29 17:31:06    795s] (I)       Done Read nets (cpu=0.001s, mem=3050.1M)
[10/29 17:31:06    795s] (I)       Done Read data from FE (cpu=0.686s, mem=3050.1M)
[10/29 17:31:06    795s] (I)       before initializing RouteDB syMemory usage = 3050.1 MB
[10/29 17:31:06    795s] (I)       congestionReportName   : 
[10/29 17:31:06    795s] (I)       layerRangeFor2DCongestion : 
[10/29 17:31:06    795s] (I)       buildTerm2TermWires    : 1
[10/29 17:31:06    795s] (I)       doTrackAssignment      : 1
[10/29 17:31:06    795s] (I)       dumpBookshelfFiles     : 0
[10/29 17:31:06    795s] (I)       numThreads             : 4
[10/29 17:31:06    795s] (I)       bufferingAwareRouting  : false
[10/29 17:31:06    795s] (I)       honorPin               : false
[10/29 17:31:06    795s] (I)       honorPinGuide          : true
[10/29 17:31:06    795s] (I)       honorPartition         : false
[10/29 17:31:06    795s] (I)       honorPartitionAllowFeedthru: false
[10/29 17:31:06    795s] (I)       allowPartitionCrossover: false
[10/29 17:31:06    795s] (I)       honorSingleEntry       : true
[10/29 17:31:06    795s] [NR-eGR] honorMsvRouteConstraint: false
[10/29 17:31:06    795s] (I)       honorSingleEntryStrong : true
[10/29 17:31:06    795s] (I)       handleViaSpacingRule   : false
[10/29 17:31:06    795s] (I)       handleEolSpacingRule   : false
[10/29 17:31:06    795s] (I)       PDConstraint           : none
[10/29 17:31:06    795s] (I)       expBetterNDRHandling   : false
[10/29 17:31:06    795s] (I)       routingEffortLevel     : 3
[10/29 17:31:06    795s] (I)       effortLevel            : standard
[10/29 17:31:06    795s] [NR-eGR] honorClockSpecNDR      : 0
[10/29 17:31:06    795s] (I)       relaxedTopLayerCeiling : 127
[10/29 17:31:06    795s] (I)       [10/29 17:31:06    795s] [NR-eGR] minRouteLayer          : 2
[10/29 17:31:06    795s] [NR-eGR] maxRouteLayer          : 127
relaxedBottomLayerFloor: 2
[10/29 17:31:06    795s] (I)       numRowsPerGCell        : 1
[10/29 17:31:06    795s] (I)       speedUpLargeDesign     : 0
[10/29 17:31:06    795s] (I)       multiThreadingTA       : 1
[10/29 17:31:06    795s] (I)       optimizationMode       : false
[10/29 17:31:06    795s] (I)       routeSecondPG          : false
[10/29 17:31:06    795s] (I)       scenicRatioForLayerRelax: 0.00
[10/29 17:31:06    795s] (I)       detourLimitForLayerRelax: 0.00
[10/29 17:31:06    795s] (I)       punchThroughDistance   : 500.00
[10/29 17:31:06    795s] (I)       scenicBound            : 1.15
[10/29 17:31:06    795s] (I)       maxScenicToAvoidBlk    : 100.00
[10/29 17:31:06    795s] (I)       source-to-sink ratio   : 0.00
[10/29 17:31:06    795s] (I)       targetCongestionRatioH : 1.00
[10/29 17:31:06    795s] (I)       targetCongestionRatioV : 1.00
[10/29 17:31:06    795s] (I)       layerCongestionRatio   : 0.70
[10/29 17:31:06    795s] (I)       m1CongestionRatio      : 0.10
[10/29 17:31:06    795s] (I)       m2m3CongestionRatio    : 0.70
[10/29 17:31:06    795s] (I)       localRouteEffort       : 1.00
[10/29 17:31:06    795s] (I)       numSitesBlockedByOneVia: 8.00
[10/29 17:31:06    795s] (I)       supplyScaleFactorH     : 1.00
[10/29 17:31:06    795s] (I)       supplyScaleFactorV     : 1.00
[10/29 17:31:06    795s] (I)       highlight3DOverflowFactor: 0.00
[10/29 17:31:06    795s] (I)       routeVias              : 
[10/29 17:31:06    795s] (I)       readTROption           : true
[10/29 17:31:06    795s] (I)       extraSpacingFactor     : 1.00
[10/29 17:31:06    795s] (I)       routeSelectedNetsOnly  : false
[10/29 17:31:06    795s] (I)       clkNetUseMaxDemand     : false
[10/29 17:31:06    795s] (I)       extraDemandForClocks   : 0
[10/29 17:31:06    795s] (I)       steinerRemoveLayers    : false
[10/29 17:31:06    795s] (I)       demoteLayerScenicScale : 1.00
[10/29 17:31:06    795s] [NR-eGR] numTracksPerClockWire  : 0
[10/29 17:31:06    795s] (I)       nonpreferLayerCostScale : 100.00
[10/29 17:31:06    795s] (I)       similarTopologyRoutingFast : false
[10/29 17:31:06    795s] (I)       spanningTreeRefinement : false
[10/29 17:31:06    795s] (I)       spanningTreeRefinementAlpha : -1.00
[10/29 17:31:06    795s] (I)       starting read tracks
[10/29 17:31:06    795s] (I)       build grid graph
[10/29 17:31:06    795s] (I)       build grid graph start
[10/29 17:31:06    795s] (I)       build grid graph end
[10/29 17:31:06    795s] (I)       merge level 0
[10/29 17:31:06    795s] (I)       numViaLayers=6
[10/29 17:31:06    795s] (I)       Reading via L1M1_PR for layer: 0 
[10/29 17:31:06    795s] (I)       Reading via M1M2_PR_M for layer: 1 
[10/29 17:31:06    795s] (I)       Reading via M2M3_PR_R for layer: 2 
[10/29 17:31:06    795s] (I)       Reading via M3M4_PR for layer: 3 
[10/29 17:31:06    795s] (I)       Reading via M4M5_PR for layer: 4 
[10/29 17:31:06    795s] (I)       end build via table
[10/29 17:31:06    795s] [NR-eGR] li1 has no routable track
[10/29 17:31:06    795s] [NR-eGR] met1 has single uniform track structure
[10/29 17:31:06    795s] [NR-eGR] met2 has single uniform track structure
[10/29 17:31:06    795s] [NR-eGR] met3 has single uniform track structure
[10/29 17:31:06    795s] [NR-eGR] met4 has single uniform track structure
[10/29 17:31:06    795s] [NR-eGR] met5 has single uniform track structure
[10/29 17:31:06    795s] [NR-eGR] Read 140028 PG shapes in 0.023 seconds
[10/29 17:31:06    795s] 
[10/29 17:31:06    795s] [NR-eGR] numRoutingBlks=0 numInstBlks=799012 numPGBlocks=140028 numBumpBlks=0 numBoundaryFakeBlks=0
[10/29 17:31:06    795s] [NR-eGR] Num Prerouted Nets = 4  Num Prerouted Wires = 81
[10/29 17:31:06    795s] (I)       readDataFromPlaceDB
[10/29 17:31:06    795s] (I)       Read net information..
[10/29 17:31:06    795s] (I)       Read testcase time = 0.000 seconds
[10/29 17:31:06    795s] 
[10/29 17:31:06    795s] [NR-eGR] Read numTotalNets=99  numIgnoredNets=4
[10/29 17:31:06    795s] (I)       read default dcut vias
[10/29 17:31:06    795s] (I)       Reading via L1M1_PR for layer: 0 
[10/29 17:31:06    795s] (I)       Reading via M1M2_PR for layer: 1 
[10/29 17:31:06    795s] (I)       Reading via M2M3_PR for layer: 2 
[10/29 17:31:06    795s] (I)       Reading via M3M4_PR for layer: 3 
[10/29 17:31:06    795s] (I)       Reading via M4M5_PR for layer: 4 
[10/29 17:31:06    795s] (I)       early_global_route_priority property id does not exist.
[10/29 17:31:06    795s] (I)       build grid graph start
[10/29 17:31:06    795s] (I)       build grid graph end
[10/29 17:31:06    795s] (I)       Model blockage into capacity
[10/29 17:31:06    795s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[10/29 17:31:07    796s] (I)       Modeling time = 0.907 seconds
[10/29 17:31:07    796s] 
[10/29 17:31:07    796s] (I)       Number of ignored nets = 4
[10/29 17:31:07    796s] (I)       Number of fixed nets = 4.  Ignored: Yes
[10/29 17:31:07    796s] (I)       Number of clock nets = 4.  Ignored: No
[10/29 17:31:07    796s] (I)       Number of analog nets = 0.  Ignored: Yes
[10/29 17:31:07    796s] (I)       Number of special nets = 0.  Ignored: Yes
[10/29 17:31:07    796s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[10/29 17:31:07    796s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[10/29 17:31:07    796s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[10/29 17:31:07    796s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[10/29 17:31:07    796s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/29 17:31:07    796s] (I)       Before initializing earlyGlobalRoute syMemory usage = 3050.1 MB
[10/29 17:31:07    796s] (I)       Ndr track 0 does not exist
[10/29 17:31:07    796s] (I)       Ndr track 0 does not exist
[10/29 17:31:07    796s] (I)       Layer1  viaCost=200.00
[10/29 17:31:07    796s] (I)       Layer2  viaCost=200.00
[10/29 17:31:07    796s] (I)       Layer3  viaCost=300.00
[10/29 17:31:07    796s] (I)       Layer4  viaCost=200.00
[10/29 17:31:07    796s] (I)       Layer5  viaCost=200.00
[10/29 17:31:07    796s] (I)       ---------------------Grid Graph Info--------------------
[10/29 17:31:07    796s] (I)       Routing area        : (1840, 1840) - (4000000, 4000000)
[10/29 17:31:07    796s] (I)       Core area           : (10000, 10000) - (3990000, 3990000)
[10/29 17:31:07    796s] (I)       Site width          :   460  (dbu)
[10/29 17:31:07    796s] (I)       Row height          :  2720  (dbu)
[10/29 17:31:07    796s] (I)       GCell width         :  2720  (dbu)
[10/29 17:31:07    796s] (I)       GCell height        :  2720  (dbu)
[10/29 17:31:07    796s] (I)       Grid                :  1470  1470     6
[10/29 17:31:07    796s] (I)       Layer numbers       :     1     2     3     4     5     6
[10/29 17:31:07    796s] (I)       Vertical capacity   :     0     0  2720     0  2720     0
[10/29 17:31:07    796s] (I)       Horizontal capacity :     0  2720     0  2720     0  2720
[10/29 17:31:07    796s] (I)       Default wire width  :   170   140   140   300   300  1600
[10/29 17:31:07    796s] (I)       Default wire space  :   170   140   140   300   300  1600
[10/29 17:31:07    796s] (I)       Default wire pitch  :   340   280   280   600   600  3200
[10/29 17:31:07    796s] (I)       Default pitch size  :   340   340   460   610   690  3660
[10/29 17:31:07    796s] (I)       First track coord   :     0   310   570   410   570  2850
[10/29 17:31:07    796s] (I)       Num tracks per GCell:  8.00  8.00  5.91  4.46  3.94  0.74
[10/29 17:31:07    796s] (I)       Total num of tracks :     0 11764  8695  6557  5797  1092
[10/29 17:31:07    796s] (I)       Num of masks        :     1     1     1     1     1     1
[10/29 17:31:07    796s] (I)       Num of trim masks   :     0     0     0     0     0     0
[10/29 17:31:07    796s] (I)       --------------------------------------------------------
[10/29 17:31:07    796s] 
[10/29 17:31:07    796s] (I)       [10/29 17:31:07    796s] [NR-eGR] ============ Routing rule table ============
[10/29 17:31:07    796s] [NR-eGR] Rule id: 0  Nets: 0 
id=0  isDef=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[10/29 17:31:07    796s] (I)       Pitch:  L1=680  L2=560  L3=560  L4=1200  L5=1200  L6=6400
[10/29 17:31:07    796s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2
[10/29 17:31:07    796s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[10/29 17:31:07    796s] (I)       id=1  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[10/29 17:31:07    796s] (I)       Pitch:[10/29 17:31:07    796s] [NR-eGR] Rule id: 1  Nets: 95 
  L1=340  L2=340  L3=460  L4=610  L5=690  L6=3660
[10/29 17:31:07    796s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[10/29 17:31:07    796s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[10/29 17:31:07    796s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[10/29 17:31:07    796s] [NR-eGR] ========================================
[10/29 17:31:07    796s] [NR-eGR] 
[10/29 17:31:07    796s] (I)       blocked tracks on layer2 : = 4289797 / 17293080 (24.81%)
[10/29 17:31:07    796s] (I)       blocked tracks on layer3 : = 597720 / 12781650 (4.68%)
[10/29 17:31:07    796s] (I)       blocked tracks on layer4 : = 978620 / 9638790 (10.15%)
[10/29 17:31:07    796s] (I)       blocked tracks on layer5 : = 1318500 / 8521590 (15.47%)
[10/29 17:31:07    796s] (I)       blocked tracks on layer6 : = 956645 / 1605240 (59.60%)
[10/29 17:31:07    796s] (I)       After initializing earlyGlobalRoute syMemory usage = 3153.2 MB
[10/29 17:31:07    796s] (I)       Loading and dumping file time : 1.99 seconds
[10/29 17:31:07    796s] (I)       ============= Initialization =============
[10/29 17:31:07    796s] (I)       totalPins=239  totalGlobalPin=239 (100.00%)
[10/29 17:31:07    796s] (I)       total 2D Cap : 41701146 = (22312803 H, 19388343 V)
[10/29 17:31:07    796s] (I)       ============  Phase 1a Route ============
[10/29 17:31:07    796s] [NR-eGR] Layer group 1: route 95 net(s) in layer range [2, 6]
[10/29 17:31:07    796s] (I)       Phase 1a runs 0.01 seconds
[10/29 17:31:07    796s] (I)       Usage: 6169 = (5947 H, 222 V) = (0.03% H, 0.00% V) = (1.618e+04um H, 6.038e+02um V)
[10/29 17:31:07    796s] (I)       
[10/29 17:31:07    796s] (I)       ============  Phase 1b Route ============
[10/29 17:31:07    796s] (I)       Usage: 6169 = (5947 H, 222 V) = (0.03% H, 0.00% V) = (1.618e+04um H, 6.038e+02um V)
[10/29 17:31:07    796s] (I)       
[10/29 17:31:07    796s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.677968e+04um
[10/29 17:31:07    796s] (I)       ============  Phase 1c Route ============
[10/29 17:31:07    796s] (I)       Usage: 6169 = (5947 H, 222 V) = (0.03% H, 0.00% V) = (1.618e+04um H, 6.038e+02um V)
[10/29 17:31:07    796s] (I)       
[10/29 17:31:07    796s] (I)       ============  Phase 1d Route ============
[10/29 17:31:07    796s] (I)       Usage: 6169 = (5947 H, 222 V) = (0.03% H, 0.00% V) = (1.618e+04um H, 6.038e+02um V)
[10/29 17:31:07    796s] (I)       
[10/29 17:31:07    796s] (I)       ============  Phase 1e Route ============
[10/29 17:31:07    796s] (I)       Phase 1e runs 0.00 seconds
[10/29 17:31:07    796s] (I)       Usage: 6169 = (5947 H, 222 V) = (0.03% H, 0.00% V) = (1.618e+04um H, 6.038e+02um V)
[10/29 17:31:07    796s] (I)       
[10/29 17:31:07    796s] (I)       ============  Phase 1l Route ============
[10/29 17:31:07    796s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.677968e+04um
[10/29 17:31:07    796s] [NR-eGR] 
[10/29 17:31:07    796s] (I)       Phase 1l runs 0.00 seconds
[10/29 17:31:08    797s] (I)       
[10/29 17:31:08    797s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[10/29 17:31:08    797s] [NR-eGR]                        OverCon            
[10/29 17:31:08    797s] [NR-eGR]                         #Gcell     %Gcell
[10/29 17:31:08    797s] [NR-eGR]       Layer                (1)    OverCon 
[10/29 17:31:08    797s] [NR-eGR] ----------------------------------------------
[10/29 17:31:08    797s] [NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[10/29 17:31:08    797s] [NR-eGR]    met1  (2)         2( 0.00%)   ( 0.00%) 
[10/29 17:31:08    797s] [NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[10/29 17:31:08    797s] [NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[10/29 17:31:08    797s] [NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[10/29 17:31:08    797s] [NR-eGR]    met5  (6)         0( 0.00%)   ( 0.00%) 
[10/29 17:31:08    797s] [NR-eGR] ----------------------------------------------
[10/29 17:31:08    797s] [NR-eGR] Total                2( 0.00%)   ( 0.00%) 
[10/29 17:31:08    797s] [NR-eGR] 
[10/29 17:31:08    797s] (I)       Total Global Routing Runtime: 0.71 seconds
[10/29 17:31:08    797s] (I)       total 2D Cap : 41701835 = (22313012 H, 19388823 V)
[10/29 17:31:08    797s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[10/29 17:31:08    797s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[10/29 17:31:08    797s] Early Global Route congestion estimation runtime: 3.36 seconds, mem = 3153.2M
[10/29 17:31:08    797s] [hotspot] +------------+---------------+---------------+
[10/29 17:31:08    797s] [hotspot] |            |   max hotspot | total hotspot |
[10/29 17:31:08    797s] [hotspot] +------------+---------------+---------------+
[10/29 17:31:09    798s] [hotspot] | normalized |          0.00 |          0.00 |
[10/29 17:31:09    798s] [hotspot] +------------+---------------+---------------+
[10/29 17:31:09    798s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[10/29 17:31:09    798s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/29 17:31:09    798s] 
[10/29 17:31:09    798s] === incrementalPlace Internal Loop 1 ===
[10/29 17:31:09    798s] Skipped repairing congestion.
[10/29 17:31:09    798s] Starting Early Global Route wiring: mem = 3153.2M
[10/29 17:31:09    798s] (I)       ============= track Assignment ============
[10/29 17:31:09    798s] (I)       extract Global 3D Wires
[10/29 17:31:09    798s] (I)       Extract Global WL : time=0.00
[10/29 17:31:09    798s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[10/29 17:31:09    798s] (I)       Initialization real time=0.00 seconds
[10/29 17:31:09    798s] (I)       Run Multi-thread track assignment
[10/29 17:31:09    798s] (I)       Kernel real time=0.19 seconds
[10/29 17:31:09    798s] (I)       End Greedy Track Assignment
[10/29 17:31:09    798s] [NR-eGR] --------------------------------------------------------------------------
[10/29 17:31:09    798s] [NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 221
[10/29 17:31:09    798s] [NR-eGR]   met1  (2H) length: 1.468743e+04um, number of vias: 352
[10/29 17:31:09    798s] [NR-eGR]   met2  (3V) length: 7.990300e+02um, number of vias: 39
[10/29 17:31:09    798s] [NR-eGR]   met3  (4H) length: 3.292220e+03um, number of vias: 11
[10/29 17:31:09    798s] [NR-eGR]   met4  (5V) length: 2.524000e+01um, number of vias: 0
[10/29 17:31:09    798s] [NR-eGR]   met5  (6H) length: 0.000000e+00um, number of vias: 0
[10/29 17:31:09    798s] [NR-eGR] Total length: 1.880393e+04um, number of vias: 623
[10/29 17:31:09    798s] [NR-eGR] --------------------------------------------------------------------------
[10/29 17:31:09    798s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[10/29 17:31:09    798s] [NR-eGR] --------------------------------------------------------------------------
[10/29 17:31:09    798s] Early Global Route wiring runtime: 0.35 seconds, mem = 3153.2M
[10/29 17:31:09    798s] End of congRepair (cpu=0:00:04.0, real=0:00:04.0)
[10/29 17:31:09    798s]     Congestion Repair done. (took cpu=0:00:04.0 real=0:00:03.8)
[10/29 17:31:09    798s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:31:09    798s] UM:                                                                   Congestion Repair
[10/29 17:31:09    798s] 
[10/29 17:31:09    798s] CCOpt: Done with congestion repair using flow wrapper.
[10/29 17:31:09    798s] 
[10/29 17:31:09    798s] Net route status summary:
[10/29 17:31:09    798s]   Clock:         4 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=4, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[10/29 17:31:09    798s]   Non-clock:  1112 (unrouted=1017, trialRouted=95, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1017, (crossesIlmBoundary AND tooFewTerms=0)])
[10/29 17:31:09    798s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:21.1 real=0:00:17.2)
[10/29 17:31:09    798s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:31:09    798s] UM:                                                                   Leaving CCOpt scope - Routing Tools
[10/29 17:31:09    798s]   Clock implementation routing done.
[10/29 17:31:09    798s]   Leaving CCOpt scope - extractRC...
[10/29 17:31:09    798s]   Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
[10/29 17:31:09    798s] Extraction called for design 'fir' of instances=399479 and nets=1116 using extraction engine 'pre_route' .
[10/29 17:31:09    798s] pre_route RC Extraction called for design fir.
[10/29 17:31:09    798s] RC Extraction called in multi-corner(2) mode.
[10/29 17:31:09    798s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/29 17:31:09    798s] Type 'man IMPEXT-6197' for more detail.
[10/29 17:31:09    798s] RCMode: PreRoute
[10/29 17:31:09    798s]       RC Corner Indexes            0       1   
[10/29 17:31:09    798s] Capacitance Scaling Factor   : 1.00000 1.00000 
[10/29 17:31:09    798s] Resistance Scaling Factor    : 1.00000 1.00000 
[10/29 17:31:09    798s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[10/29 17:31:09    798s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[10/29 17:31:09    798s] Shrink Factor                : 1.00000
[10/29 17:31:09    798s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/29 17:31:09    798s] Updating RC grid for preRoute extraction ...
[10/29 17:31:09    798s] Initializing multi-corner resistance tables ...
[10/29 17:31:09    798s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 3153.164M)
[10/29 17:31:09    798s]   Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[10/29 17:31:09    798s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.3 real=0:00:00.3)
[10/29 17:31:09    799s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:31:09    799s] UM:                                                                   Leaving CCOpt scope - extractRC
[10/29 17:31:09    799s]   Clock tree timing engine global stage delay update for ss_100C_1v60.setup_delay:setup.late...
[10/29 17:31:09    799s]   Rebuilding timing graph...
[10/29 17:31:09    799s] Topological Sorting (REAL = 0:00:00.0, MEM = 3153.2M, InitMEM = 3153.2M)
[10/29 17:31:09    799s]   Rebuilding timing graph done.
[10/29 17:31:09    799s] End AAE Lib Interpolated Model. (MEM=3153.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 17:31:09    799s]   Clock tree timing engine global stage delay update for ss_100C_1v60.setup_delay:setup.late done. (took cpu=0:00:00.2 real=0:00:00.1)
[10/29 17:31:09    799s]   Clock DAG stats after routing clock trees:
[10/29 17:31:09    799s]     cell counts      : b=0, i=3, icg=0, nicg=0, l=0, total=3
[10/29 17:31:09    799s]     cell areas       : b=0.000um^2, i=55.053um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=55.053um^2
[10/29 17:31:09    799s]     cell capacitance : b=0.000pF, i=0.073pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.073pF
[10/29 17:31:09    799s]     sink capacitance : count=20, total=0.034pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[10/29 17:31:09    799s]     wire capacitance : top=0.000pF, trunk=0.214pF, leaf=0.070pF, total=0.284pF
[10/29 17:31:09    799s]     wire lengths     : top=0.000um, trunk=1419.610um, leaf=499.300um, total=1918.910um
[10/29 17:31:09    799s]   Clock DAG net violations after routing clock trees: none
[10/29 17:31:09    799s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[10/29 17:31:09    799s]     Trunk : target=0.223ns count=2 avg=0.049ns sd=0.009ns min=0.043ns max=0.056ns {2 <= 0.134ns, 0 <= 0.178ns, 0 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/29 17:31:09    799s]     Leaf  : target=0.223ns count=2 avg=0.129ns sd=0.017ns min=0.117ns max=0.141ns {1 <= 0.134ns, 1 <= 0.178ns, 0 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/29 17:31:09    799s]   Clock DAG library cell distribution after routing clock trees {count}:
[10/29 17:31:09    799s]      Invs: sky130_fd_sc_hd__clkinv_16: 1 sky130_fd_sc_hd__clkinv_8: 1 sky130_fd_sc_hd__clkinv_4: 1 
[10/29 17:31:09    799s]   Primary reporting skew group after routing clock trees:
[10/29 17:31:09    799s]     skew_group clk/my_constraint_mode: insertion delay [min=0.218, max=0.241, avg=0.229, sd=0.011], skew [0.023 vs 0.262], 100% {0.218, 0.241} (wid=0.025 ws=0.002) (gid=0.215 gs=0.021)
[10/29 17:31:09    799s]   Skew group summary after routing clock trees:
[10/29 17:31:09    799s]     skew_group clk/my_constraint_mode: insertion delay [min=0.218, max=0.241, avg=0.229, sd=0.011], skew [0.023 vs 0.262], 100% {0.218, 0.241} (wid=0.025 ws=0.002) (gid=0.215 gs=0.021)
[10/29 17:31:09    799s]   Clock network insertion delays are now [0.218ns, 0.241ns] average 0.229ns std.dev 0.011ns
[10/29 17:31:09    799s]   CCOpt::Phase::Routing done. (took cpu=0:00:21.7 real=0:00:17.8)
[10/29 17:31:10    799s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:31:10    799s] UM:                                                                   CCOpt::Phase::Routing
[10/29 17:31:10    799s]   CCOpt::Phase::PostConditioning...
[10/29 17:31:10    799s] OPERPROF: Starting DPlace-Init at level 1, MEM:3162.7M
[10/29 17:31:10    799s] #spOpts: N=130 cut2cut 
[10/29 17:31:10    799s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:3162.7M
[10/29 17:31:10    799s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:3162.7M
[10/29 17:31:10    799s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:3162.7M
[10/29 17:31:10    799s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:3162.7M
[10/29 17:31:10    799s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:3162.7M
[10/29 17:31:10    799s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:3162.7M
[10/29 17:31:10    799s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:3162.7M
[10/29 17:31:10    799s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.010, REAL:0.010, MEM:3162.7M
[10/29 17:31:10    799s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:3162.7M
[10/29 17:31:10    800s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.035, REAL:0.035, MEM:3162.7M
[10/29 17:31:10    800s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:3162.7M
[10/29 17:31:11    800s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.974, REAL:0.983, MEM:3162.7M
[10/29 17:31:11    800s] OPERPROF:       Starting CMU at level 4, MEM:3162.7M
[10/29 17:31:11    801s] OPERPROF:       Finished CMU at level 4, CPU:0.026, REAL:0.025, MEM:3162.7M
[10/29 17:31:12    801s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:1.534, REAL:1.546, MEM:3162.7M
[10/29 17:31:12    801s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:1.534, REAL:1.546, MEM:3162.7M
[10/29 17:31:12    801s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3162.7M
[10/29 17:31:12    801s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3162.7M
[10/29 17:31:12    801s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:3162.7M
[10/29 17:31:12    801s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:3162.7M
[10/29 17:31:12    801s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:3162.7M
[10/29 17:31:12    801s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:3162.7M
[10/29 17:31:12    801s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.164, REAL:0.165, MEM:3162.7M
[10/29 17:31:12    801s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.189, REAL:0.190, MEM:3162.7M
[10/29 17:31:12    801s] [CPU] DPlace-Init (cpu=0:00:02.1, real=0:00:02.0, mem=3162.7MB).
[10/29 17:31:12    801s] OPERPROF: Finished DPlace-Init at level 1, CPU:2.148, REAL:2.167, MEM:3162.7M
[10/29 17:31:12    801s] Removed CTS place status from 3 clock cells (out of 5 ) and 0 clock sinks (out of 0 ).
[10/29 17:31:12    801s]   Removing CTS place status from clock tree and sinks.
[10/29 17:31:12    801s]   Switching to inst based legalization.
[10/29 17:31:12    801s]   PostConditioning...
[10/29 17:31:12    801s]     PostConditioning active optimizations:
[10/29 17:31:12    801s]      - DRV fixing with cell sizing and buffering
[10/29 17:31:12    801s]      - Skew fixing with cell sizing
[10/29 17:31:12    801s]     
[10/29 17:31:12    801s]     Currently running CTS, using active skew data
[10/29 17:31:12    801s]     Reset bufferability constraints...
[10/29 17:31:12    801s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[10/29 17:31:12    801s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/29 17:31:12    801s]     Upsizing to fix DRVs...
[10/29 17:31:12    801s]     Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[10/29 17:31:12    801s]     CCOpt-PostConditioning: considered: 4, tested: 4, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[10/29 17:31:12    801s]     
[10/29 17:31:12    801s]     PRO Statistics: Fix DRVs (initial upsizing):
[10/29 17:31:12    801s]     ============================================
[10/29 17:31:12    801s]     
[10/29 17:31:12    801s]     Cell changes by Net Type:
[10/29 17:31:12    801s]     
[10/29 17:31:12    801s]     ---------------------------------------------------------------------------------------------------------
[10/29 17:31:12    801s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[10/29 17:31:12    801s]     ---------------------------------------------------------------------------------------------------------
[10/29 17:31:12    801s]     top                0            0           0            0                    0                  0
[10/29 17:31:12    801s]     trunk              0            0           0            0                    0                  0
[10/29 17:31:12    801s]     leaf               0            0           0            0                    0                  0
[10/29 17:31:12    801s]     ---------------------------------------------------------------------------------------------------------
[10/29 17:31:12    801s]     Total       -            -           -            -                           0 (100%)           0 (100%)
[10/29 17:31:12    801s]     ---------------------------------------------------------------------------------------------------------
[10/29 17:31:12    801s]     
[10/29 17:31:12    801s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[10/29 17:31:12    801s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[10/29 17:31:12    801s]     
[10/29 17:31:12    801s]     Clock DAG stats PostConditioning after Upsizing to fix DRVs:
[10/29 17:31:12    801s]       cell counts      : b=0, i=3, icg=0, nicg=0, l=0, total=3
[10/29 17:31:12    801s]       cell areas       : b=0.000um^2, i=55.053um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=55.053um^2
[10/29 17:31:12    801s]       cell capacitance : b=0.000pF, i=0.073pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.073pF
[10/29 17:31:12    801s]       sink capacitance : count=20, total=0.034pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[10/29 17:31:12    801s]       wire capacitance : top=0.000pF, trunk=0.214pF, leaf=0.070pF, total=0.284pF
[10/29 17:31:12    801s]       wire lengths     : top=0.000um, trunk=1419.610um, leaf=499.300um, total=1918.910um
[10/29 17:31:12    801s]     Clock DAG net violations PostConditioning after Upsizing to fix DRVs: none
[10/29 17:31:12    801s]     Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
[10/29 17:31:12    801s]       Trunk : target=0.223ns count=2 avg=0.049ns sd=0.009ns min=0.043ns max=0.056ns {2 <= 0.134ns, 0 <= 0.178ns, 0 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/29 17:31:12    801s]       Leaf  : target=0.223ns count=2 avg=0.129ns sd=0.017ns min=0.117ns max=0.141ns {1 <= 0.134ns, 1 <= 0.178ns, 0 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/29 17:31:12    801s]     Clock DAG library cell distribution PostConditioning after Upsizing to fix DRVs {count}:
[10/29 17:31:12    801s]        Invs: sky130_fd_sc_hd__clkinv_16: 1 sky130_fd_sc_hd__clkinv_8: 1 sky130_fd_sc_hd__clkinv_4: 1 
[10/29 17:31:12    801s]     Primary reporting skew group PostConditioning after Upsizing to fix DRVs:
[10/29 17:31:12    801s]       skew_group clk/my_constraint_mode: insertion delay [min=0.218, max=0.241, avg=0.229, sd=0.011], skew [0.023 vs 0.262], 100% {0.218, 0.241} (wid=0.025 ws=0.002) (gid=0.215 gs=0.021)
[10/29 17:31:12    801s]     Skew group summary PostConditioning after Upsizing to fix DRVs:
[10/29 17:31:12    801s]       skew_group clk/my_constraint_mode: insertion delay [min=0.218, max=0.241, avg=0.229, sd=0.011], skew [0.023 vs 0.262], 100% {0.218, 0.241} (wid=0.025 ws=0.002) (gid=0.215 gs=0.021)
[10/29 17:31:12    801s]     Clock network insertion delays are now [0.218ns, 0.241ns] average 0.229ns std.dev 0.011ns
[10/29 17:31:12    801s]     Upsizing to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/29 17:31:12    801s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:31:12    801s] UM:                                                                   Upsizing to fix DRVs
[10/29 17:31:12    801s]     Recomputing CTS skew targets...
[10/29 17:31:12    801s]     Resolving skew group constraints...
[10/29 17:31:12    801s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[10/29 17:31:12    801s]     Resolving skew group constraints done.
[10/29 17:31:12    801s]     Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/29 17:31:12    801s]     Fixing DRVs...
[10/29 17:31:12    801s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[10/29 17:31:12    801s]     CCOpt-PostConditioning: considered: 4, tested: 4, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[10/29 17:31:12    801s]     
[10/29 17:31:12    801s]     PRO Statistics: Fix DRVs (cell sizing):
[10/29 17:31:12    801s]     =======================================
[10/29 17:31:12    801s]     
[10/29 17:31:12    801s]     Cell changes by Net Type:
[10/29 17:31:12    801s]     
[10/29 17:31:12    801s]     ---------------------------------------------------------------------------------------------------------
[10/29 17:31:12    801s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[10/29 17:31:12    801s]     ---------------------------------------------------------------------------------------------------------
[10/29 17:31:12    801s]     top                0            0           0            0                    0                  0
[10/29 17:31:12    801s]     trunk              0            0           0            0                    0                  0
[10/29 17:31:12    801s]     leaf               0            0           0            0                    0                  0
[10/29 17:31:12    801s]     ---------------------------------------------------------------------------------------------------------
[10/29 17:31:12    801s]     Total       -            -           -            -                           0 (100%)           0 (100%)
[10/29 17:31:12    801s]     ---------------------------------------------------------------------------------------------------------
[10/29 17:31:12    801s]     
[10/29 17:31:12    801s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[10/29 17:31:12    801s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[10/29 17:31:12    801s]     
[10/29 17:31:12    801s]     Clock DAG stats PostConditioning after DRV fixing:
[10/29 17:31:12    801s]       cell counts      : b=0, i=3, icg=0, nicg=0, l=0, total=3
[10/29 17:31:12    801s]       cell areas       : b=0.000um^2, i=55.053um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=55.053um^2
[10/29 17:31:12    801s]       cell capacitance : b=0.000pF, i=0.073pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.073pF
[10/29 17:31:12    801s]       sink capacitance : count=20, total=0.034pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[10/29 17:31:12    801s]       wire capacitance : top=0.000pF, trunk=0.214pF, leaf=0.070pF, total=0.284pF
[10/29 17:31:12    801s]       wire lengths     : top=0.000um, trunk=1419.610um, leaf=499.300um, total=1918.910um
[10/29 17:31:12    801s]     Clock DAG net violations PostConditioning after DRV fixing: none
[10/29 17:31:12    801s]     Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
[10/29 17:31:12    801s]       Trunk : target=0.223ns count=2 avg=0.049ns sd=0.009ns min=0.043ns max=0.056ns {2 <= 0.134ns, 0 <= 0.178ns, 0 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/29 17:31:12    801s]       Leaf  : target=0.223ns count=2 avg=0.129ns sd=0.017ns min=0.117ns max=0.141ns {1 <= 0.134ns, 1 <= 0.178ns, 0 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/29 17:31:12    801s]     Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
[10/29 17:31:12    801s]        Invs: sky130_fd_sc_hd__clkinv_16: 1 sky130_fd_sc_hd__clkinv_8: 1 sky130_fd_sc_hd__clkinv_4: 1 
[10/29 17:31:12    801s]     Primary reporting skew group PostConditioning after DRV fixing:
[10/29 17:31:12    801s]       skew_group clk/my_constraint_mode: insertion delay [min=0.218, max=0.241, avg=0.229, sd=0.011], skew [0.023 vs 0.262], 100% {0.218, 0.241} (wid=0.025 ws=0.002) (gid=0.215 gs=0.021)
[10/29 17:31:12    801s]     Skew group summary PostConditioning after DRV fixing:
[10/29 17:31:12    801s]       skew_group clk/my_constraint_mode: insertion delay [min=0.218, max=0.241, avg=0.229, sd=0.011], skew [0.023 vs 0.262], 100% {0.218, 0.241} (wid=0.025 ws=0.002) (gid=0.215 gs=0.021)
[10/29 17:31:12    801s]     Clock network insertion delays are now [0.218ns, 0.241ns] average 0.229ns std.dev 0.011ns
[10/29 17:31:12    801s]     Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/29 17:31:12    801s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:31:12    801s] UM:                                                                   Fixing DRVs
[10/29 17:31:12    801s]     Buffering to fix DRVs...
[10/29 17:31:12    801s] success count. Default: 0, QS: 0, QD: 0, FS: 0
[10/29 17:31:12    801s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[10/29 17:31:12    801s]     Inserted 0 buffers and inverters.
[10/29 17:31:12    801s]     CCOpt-PostConditioning: nets considered: 4, nets tested: 4, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
[10/29 17:31:12    801s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[10/29 17:31:12    801s]       cell counts      : b=0, i=3, icg=0, nicg=0, l=0, total=3
[10/29 17:31:12    801s]       cell areas       : b=0.000um^2, i=55.053um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=55.053um^2
[10/29 17:31:12    801s]       cell capacitance : b=0.000pF, i=0.073pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.073pF
[10/29 17:31:12    801s]       sink capacitance : count=20, total=0.034pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[10/29 17:31:12    801s]       wire capacitance : top=0.000pF, trunk=0.214pF, leaf=0.070pF, total=0.284pF
[10/29 17:31:12    801s]       wire lengths     : top=0.000um, trunk=1419.610um, leaf=499.300um, total=1918.910um
[10/29 17:31:12    801s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
[10/29 17:31:12    801s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[10/29 17:31:12    801s]       Trunk : target=0.223ns count=2 avg=0.049ns sd=0.009ns min=0.043ns max=0.056ns {2 <= 0.134ns, 0 <= 0.178ns, 0 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/29 17:31:12    801s]       Leaf  : target=0.223ns count=2 avg=0.129ns sd=0.017ns min=0.117ns max=0.141ns {1 <= 0.134ns, 1 <= 0.178ns, 0 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/29 17:31:12    801s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[10/29 17:31:12    801s]        Invs: sky130_fd_sc_hd__clkinv_16: 1 sky130_fd_sc_hd__clkinv_8: 1 sky130_fd_sc_hd__clkinv_4: 1 
[10/29 17:31:12    801s]     Primary reporting skew group PostConditioning after re-buffering DRV fixing:
[10/29 17:31:12    801s]       skew_group clk/my_constraint_mode: insertion delay [min=0.218, max=0.241, avg=0.229, sd=0.011], skew [0.023 vs 0.262], 100% {0.218, 0.241} (wid=0.025 ws=0.002) (gid=0.215 gs=0.021)
[10/29 17:31:12    801s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[10/29 17:31:12    801s]       skew_group clk/my_constraint_mode: insertion delay [min=0.218, max=0.241, avg=0.229, sd=0.011], skew [0.023 vs 0.262], 100% {0.218, 0.241} (wid=0.025 ws=0.002) (gid=0.215 gs=0.021)
[10/29 17:31:12    801s]     Clock network insertion delays are now [0.218ns, 0.241ns] average 0.229ns std.dev 0.011ns
[10/29 17:31:12    801s]     Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/29 17:31:12    801s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:31:12    801s] UM:                                                                   Buffering to fix DRVs
[10/29 17:31:12    801s] 
[10/29 17:31:12    801s] Slew Diagnostics: After DRV fixing
[10/29 17:31:12    801s] ==================================
[10/29 17:31:12    801s] 
[10/29 17:31:12    801s] Global Causes:
[10/29 17:31:12    801s] 
[10/29 17:31:12    801s] -----
[10/29 17:31:12    801s] Cause
[10/29 17:31:12    801s] -----
[10/29 17:31:12    801s]   (empty table)
[10/29 17:31:12    801s] -----
[10/29 17:31:12    801s] 
[10/29 17:31:12    801s] Top 5 overslews:
[10/29 17:31:12    801s] 
[10/29 17:31:12    801s] ---------------------------------
[10/29 17:31:12    801s] Overslew    Causes    Driving Pin
[10/29 17:31:12    801s] ---------------------------------
[10/29 17:31:12    801s]   (empty table)
[10/29 17:31:12    801s] ---------------------------------
[10/29 17:31:12    801s] 
[10/29 17:31:12    801s] Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[10/29 17:31:12    801s] 
[10/29 17:31:12    801s] -------------------
[10/29 17:31:12    801s] Cause    Occurences
[10/29 17:31:12    801s] -------------------
[10/29 17:31:12    801s]   (empty table)
[10/29 17:31:12    801s] -------------------
[10/29 17:31:12    801s] 
[10/29 17:31:12    801s] Violation diagnostics counts from the 0 nodes that have violations:
[10/29 17:31:12    801s] 
[10/29 17:31:12    801s] -------------------
[10/29 17:31:12    801s] Cause    Occurences
[10/29 17:31:12    801s] -------------------
[10/29 17:31:12    801s]   (empty table)
[10/29 17:31:12    801s] -------------------
[10/29 17:31:12    801s] 
[10/29 17:31:12    801s]     Fixing Skew by cell sizing...
[10/29 17:31:12    801s] Path optimization required 0 stage delay updates 
[10/29 17:31:12    801s] Fixing short paths with downsize only
[10/29 17:31:12    801s]     Resized 0 clock insts to decrease delay.
[10/29 17:31:12    801s] Path optimization required 0 stage delay updates 
[10/29 17:31:12    801s]     Resized 0 clock insts to increase delay.
[10/29 17:31:12    801s]     
[10/29 17:31:12    801s]     PRO Statistics: Fix Skew (cell sizing):
[10/29 17:31:12    801s]     =======================================
[10/29 17:31:12    801s]     
[10/29 17:31:12    801s]     Cell changes by Net Type:
[10/29 17:31:12    801s]     
[10/29 17:31:12    801s]     ---------------------------------------------------------------------------------------------------------
[10/29 17:31:12    801s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[10/29 17:31:12    801s]     ---------------------------------------------------------------------------------------------------------
[10/29 17:31:12    801s]     top                0            0           0            0                    0                  0
[10/29 17:31:12    801s]     trunk              0            0           0            0                    0                  0
[10/29 17:31:12    801s]     leaf               0            0           0            0                    0                  0
[10/29 17:31:12    801s]     ---------------------------------------------------------------------------------------------------------
[10/29 17:31:12    801s]     Total       -            -           -            -                           0 (100%)           0 (100%)
[10/29 17:31:12    801s]     ---------------------------------------------------------------------------------------------------------
[10/29 17:31:12    801s]     
[10/29 17:31:12    801s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[10/29 17:31:12    801s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[10/29 17:31:12    801s]     
[10/29 17:31:12    801s]     Clock DAG stats PostConditioning after skew fixing by cell sizing:
[10/29 17:31:12    801s]       cell counts      : b=0, i=3, icg=0, nicg=0, l=0, total=3
[10/29 17:31:12    801s]       cell areas       : b=0.000um^2, i=55.053um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=55.053um^2
[10/29 17:31:12    801s]       cell capacitance : b=0.000pF, i=0.073pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.073pF
[10/29 17:31:12    801s]       sink capacitance : count=20, total=0.034pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[10/29 17:31:12    801s]       wire capacitance : top=0.000pF, trunk=0.214pF, leaf=0.070pF, total=0.284pF
[10/29 17:31:12    801s]       wire lengths     : top=0.000um, trunk=1419.610um, leaf=499.300um, total=1918.910um
[10/29 17:31:12    801s]     Clock DAG net violations PostConditioning after skew fixing by cell sizing: none
[10/29 17:31:12    801s]     Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
[10/29 17:31:12    801s]       Trunk : target=0.223ns count=2 avg=0.049ns sd=0.009ns min=0.043ns max=0.056ns {2 <= 0.134ns, 0 <= 0.178ns, 0 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/29 17:31:12    801s]       Leaf  : target=0.223ns count=2 avg=0.129ns sd=0.017ns min=0.117ns max=0.141ns {1 <= 0.134ns, 1 <= 0.178ns, 0 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/29 17:31:12    801s]     Clock DAG library cell distribution PostConditioning after skew fixing by cell sizing {count}:
[10/29 17:31:12    801s]        Invs: sky130_fd_sc_hd__clkinv_16: 1 sky130_fd_sc_hd__clkinv_8: 1 sky130_fd_sc_hd__clkinv_4: 1 
[10/29 17:31:12    801s]     Primary reporting skew group PostConditioning after skew fixing by cell sizing:
[10/29 17:31:12    801s]       skew_group clk/my_constraint_mode: insertion delay [min=0.218, max=0.241, avg=0.229, sd=0.011], skew [0.023 vs 0.262], 100% {0.218, 0.241} (wid=0.025 ws=0.002) (gid=0.215 gs=0.021)
[10/29 17:31:12    801s]     Skew group summary PostConditioning after skew fixing by cell sizing:
[10/29 17:31:12    801s]       skew_group clk/my_constraint_mode: insertion delay [min=0.218, max=0.241, avg=0.229, sd=0.011], skew [0.023 vs 0.262], 100% {0.218, 0.241} (wid=0.025 ws=0.002) (gid=0.215 gs=0.021)
[10/29 17:31:12    801s]     Clock network insertion delays are now [0.218ns, 0.241ns] average 0.229ns std.dev 0.011ns
[10/29 17:31:12    801s]     Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/29 17:31:12    801s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:31:12    801s] UM:                                                                   Fixing Skew by cell sizing
[10/29 17:31:12    801s]     Reconnecting optimized routes...
[10/29 17:31:12    801s]     Reset timing graph...
[10/29 17:31:12    801s] Ignoring AAE DB Resetting ...
[10/29 17:31:12    801s]     Reset timing graph done.
[10/29 17:31:12    801s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/29 17:31:12    801s] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
[10/29 17:31:12    801s]     Set dirty flag on 0 insts, 0 nets
[10/29 17:31:12    801s]   PostConditioning done.
[10/29 17:31:12    801s] Net route status summary:
[10/29 17:31:12    801s]   Clock:         4 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=4, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[10/29 17:31:12    801s]   Non-clock:  1112 (unrouted=1017, trialRouted=95, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1017, (crossesIlmBoundary AND tooFewTerms=0)])
[10/29 17:31:12    801s]   Update timing and DAG stats after post-conditioning...
[10/29 17:31:12    801s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/29 17:31:12    801s]   Clock tree timing engine global stage delay update for ss_100C_1v60.setup_delay:setup.late...
[10/29 17:31:12    801s]   Rebuilding timing graph...
[10/29 17:31:12    801s] Topological Sorting (REAL = 0:00:00.0, MEM = 3153.2M, InitMEM = 3153.2M)
[10/29 17:31:12    802s]   Rebuilding timing graph done.
[10/29 17:31:12    802s] End AAE Lib Interpolated Model. (MEM=3153.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 17:31:12    802s]   Clock tree timing engine global stage delay update for ss_100C_1v60.setup_delay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[10/29 17:31:12    802s]   Clock DAG stats after post-conditioning:
[10/29 17:31:12    802s]     cell counts      : b=0, i=3, icg=0, nicg=0, l=0, total=3
[10/29 17:31:12    802s]     cell areas       : b=0.000um^2, i=55.053um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=55.053um^2
[10/29 17:31:12    802s]     cell capacitance : b=0.000pF, i=0.073pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.073pF
[10/29 17:31:12    802s]     sink capacitance : count=20, total=0.034pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[10/29 17:31:12    802s]     wire capacitance : top=0.000pF, trunk=0.214pF, leaf=0.070pF, total=0.284pF
[10/29 17:31:12    802s]     wire lengths     : top=0.000um, trunk=1419.610um, leaf=499.300um, total=1918.910um
[10/29 17:31:12    802s]   Clock DAG net violations after post-conditioning: none
[10/29 17:31:12    802s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[10/29 17:31:12    802s]     Trunk : target=0.223ns count=2 avg=0.049ns sd=0.009ns min=0.043ns max=0.056ns {2 <= 0.134ns, 0 <= 0.178ns, 0 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/29 17:31:12    802s]     Leaf  : target=0.223ns count=2 avg=0.129ns sd=0.017ns min=0.117ns max=0.141ns {1 <= 0.134ns, 1 <= 0.178ns, 0 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/29 17:31:12    802s]   Clock DAG library cell distribution after post-conditioning {count}:
[10/29 17:31:12    802s]      Invs: sky130_fd_sc_hd__clkinv_16: 1 sky130_fd_sc_hd__clkinv_8: 1 sky130_fd_sc_hd__clkinv_4: 1 
[10/29 17:31:12    802s]   Primary reporting skew group after post-conditioning:
[10/29 17:31:12    802s]     skew_group clk/my_constraint_mode: insertion delay [min=0.218, max=0.241, avg=0.229, sd=0.011], skew [0.023 vs 0.262], 100% {0.218, 0.241} (wid=0.025 ws=0.002) (gid=0.215 gs=0.021)
[10/29 17:31:12    802s]   Skew group summary after post-conditioning:
[10/29 17:31:12    802s]     skew_group clk/my_constraint_mode: insertion delay [min=0.218, max=0.241, avg=0.229, sd=0.011], skew [0.023 vs 0.262], 100% {0.218, 0.241} (wid=0.025 ws=0.002) (gid=0.215 gs=0.021)
[10/29 17:31:12    802s]   Clock network insertion delays are now [0.218ns, 0.241ns] average 0.229ns std.dev 0.011ns
[10/29 17:31:12    802s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:02.7 real=0:00:02.7)
[10/29 17:31:12    802s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:31:12    802s] UM:                                                                   CCOpt::Phase::PostConditioning
[10/29 17:31:12    802s] numClockCells = 5, numClockCellsFixed = 5, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[10/29 17:31:12    802s]   Setting CTS place status to fixed for clock tree and sinks.
[10/29 17:31:12    802s]   Post-balance tidy up or trial balance steps...
[10/29 17:31:12    802s]   
[10/29 17:31:12    802s]   Clock DAG stats at end of CTS:
[10/29 17:31:12    802s]   ==============================
[10/29 17:31:12    802s]   
[10/29 17:31:12    802s]   ------------------------------------------------------------
[10/29 17:31:12    802s]   Cell type                     Count    Area      Capacitance
[10/29 17:31:12    802s]   ------------------------------------------------------------
[10/29 17:31:12    802s]   Buffers                         0       0.000       0.000
[10/29 17:31:12    802s]   Inverters                       3      55.053       0.073
[10/29 17:31:12    802s]   Integrated Clock Gates          0       0.000       0.000
[10/29 17:31:12    802s]   Non-Integrated Clock Gates      0       0.000       0.000
[10/29 17:31:12    802s]   Clock Logic                     0       0.000       0.000
[10/29 17:31:12    802s]   All                             3      55.053       0.073
[10/29 17:31:12    802s]   ------------------------------------------------------------
[10/29 17:31:12    802s]   
[10/29 17:31:12    802s]   
[10/29 17:31:12    802s]   Clock DAG wire lengths at end of CTS:
[10/29 17:31:12    802s]   =====================================
[10/29 17:31:12    802s]   
[10/29 17:31:12    802s]   --------------------
[10/29 17:31:12    802s]   Type     Wire Length
[10/29 17:31:12    802s]   --------------------
[10/29 17:31:12    802s]   Top          0.000
[10/29 17:31:12    802s]   Trunk     1419.610
[10/29 17:31:12    802s]   Leaf       499.300
[10/29 17:31:12    802s]   Total     1918.910
[10/29 17:31:12    802s]   --------------------
[10/29 17:31:12    802s]   
[10/29 17:31:12    802s]   
[10/29 17:31:12    802s]   Clock DAG capacitances at end of CTS:
[10/29 17:31:12    802s]   =====================================
[10/29 17:31:12    802s]   
[10/29 17:31:12    802s]   --------------------------------
[10/29 17:31:12    802s]   Type     Gate     Wire     Total
[10/29 17:31:12    802s]   --------------------------------
[10/29 17:31:12    802s]   Top      0.000    0.000    0.000
[10/29 17:31:12    802s]   Trunk    0.073    0.214    0.287
[10/29 17:31:12    802s]   Leaf     0.034    0.070    0.104
[10/29 17:31:12    802s]   Total    0.108    0.284    0.392
[10/29 17:31:12    802s]   --------------------------------
[10/29 17:31:12    802s]   
[10/29 17:31:12    802s]   
[10/29 17:31:12    802s]   Clock DAG sink capacitances at end of CTS:
[10/29 17:31:12    802s]   ==========================================
[10/29 17:31:12    802s]   
[10/29 17:31:12    802s]   --------------------------------------------------------
[10/29 17:31:12    802s]   Count    Total    Average    Std. Dev.    Min      Max
[10/29 17:31:12    802s]   --------------------------------------------------------
[10/29 17:31:12    802s]    20      0.034     0.002       0.000      0.002    0.002
[10/29 17:31:12    802s]   --------------------------------------------------------
[10/29 17:31:12    802s]   
[10/29 17:31:12    802s]   
[10/29 17:31:12    802s]   Clock DAG net violations at end of CTS:
[10/29 17:31:12    802s]   =======================================
[10/29 17:31:12    802s]   
[10/29 17:31:12    802s]   None
[10/29 17:31:12    802s]   
[10/29 17:31:12    802s]   
[10/29 17:31:12    802s]   Clock DAG primary half-corner transition distribution at end of CTS:
[10/29 17:31:12    802s]   ====================================================================
[10/29 17:31:12    802s]   
[10/29 17:31:12    802s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[10/29 17:31:12    802s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[10/29 17:31:12    802s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[10/29 17:31:12    802s]   Trunk       0.223       2       0.049       0.009      0.043    0.056    {2 <= 0.134ns, 0 <= 0.178ns, 0 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}         -
[10/29 17:31:12    802s]   Leaf        0.223       2       0.129       0.017      0.117    0.141    {1 <= 0.134ns, 1 <= 0.178ns, 0 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}         -
[10/29 17:31:12    802s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[10/29 17:31:12    802s]   
[10/29 17:31:12    802s]   
[10/29 17:31:12    802s]   Clock DAG library cell distribution at end of CTS:
[10/29 17:31:12    802s]   ==================================================
[10/29 17:31:12    802s]   
[10/29 17:31:12    802s]   -------------------------------------------------------------
[10/29 17:31:12    802s]   Name                          Type        Inst     Inst Area 
[10/29 17:31:12    802s]                                             Count    (um^2)
[10/29 17:31:12    802s]   -------------------------------------------------------------
[10/29 17:31:12    802s]   sky130_fd_sc_hd__clkinv_16    inverter      1        30.029
[10/29 17:31:12    802s]   sky130_fd_sc_hd__clkinv_8     inverter      1        16.266
[10/29 17:31:12    802s]   sky130_fd_sc_hd__clkinv_4     inverter      1         8.758
[10/29 17:31:12    802s]   -------------------------------------------------------------
[10/29 17:31:12    802s]   
[10/29 17:31:12    802s]   
[10/29 17:31:12    802s]   Primary reporting skew group summary at end of CTS:
[10/29 17:31:12    802s]   ===================================================
[10/29 17:31:12    802s]   
[10/29 17:31:12    802s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[10/29 17:31:12    802s]   Half-corner                            Skew Group                Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[10/29 17:31:12    802s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[10/29 17:31:12    802s]   ss_100C_1v60.setup_delay:setup.late    clk/my_constraint_mode    0.218     0.241     0.023       0.262         0.002           0.001           0.229        0.011     100% {0.218, 0.241}
[10/29 17:31:12    802s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[10/29 17:31:12    802s]   
[10/29 17:31:12    802s]   
[10/29 17:31:12    802s]   Skew group summary at end of CTS:
[10/29 17:31:12    802s]   =================================
[10/29 17:31:12    802s]   
[10/29 17:31:12    802s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[10/29 17:31:12    802s]   Half-corner                            Skew Group                Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[10/29 17:31:12    802s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[10/29 17:31:12    802s]   ss_100C_1v60.setup_delay:setup.late    clk/my_constraint_mode    0.218     0.241     0.023       0.262         0.002           0.001           0.229        0.011     100% {0.218, 0.241}
[10/29 17:31:12    802s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[10/29 17:31:12    802s]   
[10/29 17:31:12    802s]   Clock network insertion delays are now [0.218ns, 0.241ns] average 0.229ns std.dev 0.011ns
[10/29 17:31:12    802s]   
[10/29 17:31:12    802s]   Found a total of 0 clock tree pins with a slew violation.
[10/29 17:31:12    802s]   
[10/29 17:31:12    802s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/29 17:31:12    802s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:31:12    802s] UM:                                                                   Post-balance tidy up or trial balance steps
[10/29 17:31:12    802s] Synthesizing clock trees done.
[10/29 17:31:12    802s] Tidy Up And Update Timing...
[10/29 17:31:12    802s] Connecting clock gate test enables...
[10/29 17:31:12    802s] Connecting clock gate test enables done.
[10/29 17:31:12    802s] External - Set all clocks to propagated mode...
[10/29 17:31:12    802s] Innovus updating I/O latencies
[10/29 17:31:13    802s] #################################################################################
[10/29 17:31:13    802s] # Design Stage: PreRoute
[10/29 17:31:13    802s] # Design Name: fir
[10/29 17:31:13    802s] # Design Mode: 130nm
[10/29 17:31:13    802s] # Analysis Mode: MMMC OCV 
[10/29 17:31:13    802s] # Parasitics Mode: No SPEF/RCDB
[10/29 17:31:13    802s] # Signoff Settings: SI Off 
[10/29 17:31:13    802s] #################################################################################
[10/29 17:31:13    802s] Topological Sorting (REAL = 0:00:00.0, MEM = 3160.7M, InitMEM = 3160.7M)
[10/29 17:31:13    802s] Calculate early delays in OCV mode...
[10/29 17:31:13    802s] Calculate late delays in OCV mode...
[10/29 17:31:13    802s] Calculate late delays in OCV mode...
[10/29 17:31:13    802s] Calculate early delays in OCV mode...
[10/29 17:31:13    802s] Start delay calculation (fullDC) (4 T). (MEM=3160.7)
[10/29 17:31:13    802s] End AAE Lib Interpolated Model. (MEM=3184.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 17:31:13    802s] Total number of fetched objects 99
[10/29 17:31:13    802s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[10/29 17:31:13    802s] Total number of fetched objects 99
[10/29 17:31:13    802s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[10/29 17:31:13    802s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 17:31:13    802s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 17:31:13    802s] End delay calculation. (MEM=3242.21 CPU=0:00:00.1 REAL=0:00:00.0)
[10/29 17:31:13    802s] End delay calculation (fullDC). (MEM=3242.21 CPU=0:00:00.1 REAL=0:00:00.0)
[10/29 17:31:13    802s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 3242.2M) ***
[10/29 17:31:13    802s] 	Clock: clk, View: ss_100C_1v60.setup_view, Ideal Latency: 0, Propagated Latency: 0.22952
[10/29 17:31:13    802s] 	 Executing: set_clock_latency -source -early -min -rise -0.22952 [get_pins clk]
[10/29 17:31:13    802s] 	Clock: clk, View: ss_100C_1v60.setup_view, Ideal Latency: 0, Propagated Latency: 0.22952
[10/29 17:31:13    802s] 	 Executing: set_clock_latency -source -late -min -rise -0.22952 [get_pins clk]
[10/29 17:31:13    802s] 	Clock: clk, View: ss_100C_1v60.setup_view, Ideal Latency: 0, Propagated Latency: 0.23807
[10/29 17:31:13    802s] 	 Executing: set_clock_latency -source -early -min -fall -0.23807 [get_pins clk]
[10/29 17:31:13    802s] 	Clock: clk, View: ss_100C_1v60.setup_view, Ideal Latency: 0, Propagated Latency: 0.23807
[10/29 17:31:13    802s] 	 Executing: set_clock_latency -source -late -min -fall -0.23807 [get_pins clk]
[10/29 17:31:13    802s] 	Clock: clk, View: ss_100C_1v60.setup_view, Ideal Latency: 0, Propagated Latency: 0.22952
[10/29 17:31:13    802s] 	 Executing: set_clock_latency -source -early -max -rise -0.22952 [get_pins clk]
[10/29 17:31:13    802s] 	Clock: clk, View: ss_100C_1v60.setup_view, Ideal Latency: 0, Propagated Latency: 0.22952
[10/29 17:31:13    802s] 	 Executing: set_clock_latency -source -late -max -rise -0.22952 [get_pins clk]
[10/29 17:31:13    802s] 	Clock: clk, View: ss_100C_1v60.setup_view, Ideal Latency: 0, Propagated Latency: 0.23807
[10/29 17:31:13    802s] 	 Executing: set_clock_latency -source -early -max -fall -0.23807 [get_pins clk]
[10/29 17:31:13    802s] 	Clock: clk, View: ss_100C_1v60.setup_view, Ideal Latency: 0, Propagated Latency: 0.23807
[10/29 17:31:13    802s] 	 Executing: set_clock_latency -source -late -max -fall -0.23807 [get_pins clk]
[10/29 17:31:13    802s] 	Clock: clk, View: ff_n40C_1v95.hold_view, Ideal Latency: 0, Propagated Latency: 0.12248
[10/29 17:31:13    802s] 	 Executing: set_clock_latency -source -early -min -rise -0.12248 [get_pins clk]
[10/29 17:31:13    802s] 	Clock: clk, View: ff_n40C_1v95.hold_view, Ideal Latency: 0, Propagated Latency: 0.12248
[10/29 17:31:13    802s] 	 Executing: set_clock_latency -source -late -min -rise -0.12248 [get_pins clk]
[10/29 17:31:13    802s] 	Clock: clk, View: ff_n40C_1v95.hold_view, Ideal Latency: 0, Propagated Latency: 0.12473
[10/29 17:31:13    802s] 	 Executing: set_clock_latency -source -early -min -fall -0.12473 [get_pins clk]
[10/29 17:31:13    802s] 	Clock: clk, View: ff_n40C_1v95.hold_view, Ideal Latency: 0, Propagated Latency: 0.12473
[10/29 17:31:13    802s] 	 Executing: set_clock_latency -source -late -min -fall -0.12473 [get_pins clk]
[10/29 17:31:13    802s] 	Clock: clk, View: ff_n40C_1v95.hold_view, Ideal Latency: 0, Propagated Latency: 0.12248
[10/29 17:31:13    802s] 	 Executing: set_clock_latency -source -early -max -rise -0.12248 [get_pins clk]
[10/29 17:31:13    802s] 	Clock: clk, View: ff_n40C_1v95.hold_view, Ideal Latency: 0, Propagated Latency: 0.12248
[10/29 17:31:13    802s] 	 Executing: set_clock_latency -source -late -max -rise -0.12248 [get_pins clk]
[10/29 17:31:13    802s] 	Clock: clk, View: ff_n40C_1v95.hold_view, Ideal Latency: 0, Propagated Latency: 0.12473
[10/29 17:31:13    802s] 	 Executing: set_clock_latency -source -early -max -fall -0.12473 [get_pins clk]
[10/29 17:31:13    802s] 	Clock: clk, View: ff_n40C_1v95.hold_view, Ideal Latency: 0, Propagated Latency: 0.12473
[10/29 17:31:13    802s] 	 Executing: set_clock_latency -source -late -max -fall -0.12473 [get_pins clk]
[10/29 17:31:13    802s] Setting all clocks to propagated mode.
[10/29 17:31:13    802s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.5 real=0:00:00.4)
[10/29 17:31:13    802s] Clock DAG stats after update timingGraph:
[10/29 17:31:13    802s]   cell counts      : b=0, i=3, icg=0, nicg=0, l=0, total=3
[10/29 17:31:13    802s]   cell areas       : b=0.000um^2, i=55.053um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=55.053um^2
[10/29 17:31:13    802s]   cell capacitance : b=0.000pF, i=0.073pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.073pF
[10/29 17:31:13    802s]   sink capacitance : count=20, total=0.034pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[10/29 17:31:13    802s]   wire capacitance : top=0.000pF, trunk=0.214pF, leaf=0.070pF, total=0.284pF
[10/29 17:31:13    802s]   wire lengths     : top=0.000um, trunk=1419.610um, leaf=499.300um, total=1918.910um
[10/29 17:31:13    802s] Clock DAG net violations after update timingGraph: none
[10/29 17:31:13    802s] Clock DAG primary half-corner transition distribution after update timingGraph:
[10/29 17:31:13    802s]   Trunk : target=0.223ns count=2 avg=0.049ns sd=0.009ns min=0.043ns max=0.056ns {2 <= 0.134ns, 0 <= 0.178ns, 0 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/29 17:31:13    802s]   Leaf  : target=0.223ns count=2 avg=0.129ns sd=0.017ns min=0.117ns max=0.141ns {1 <= 0.134ns, 1 <= 0.178ns, 0 <= 0.201ns, 0 <= 0.212ns, 0 <= 0.223ns}
[10/29 17:31:13    802s] Clock DAG library cell distribution after update timingGraph {count}:
[10/29 17:31:13    802s]    Invs: sky130_fd_sc_hd__clkinv_16: 1 sky130_fd_sc_hd__clkinv_8: 1 sky130_fd_sc_hd__clkinv_4: 1 
[10/29 17:31:13    802s] Primary reporting skew group after update timingGraph:
[10/29 17:31:13    802s]   skew_group clk/my_constraint_mode: insertion delay [min=0.218, max=0.241, avg=0.229, sd=0.011], skew [0.023 vs 0.262], 100% {0.218, 0.241} (wid=0.025 ws=0.002) (gid=0.215 gs=0.021)
[10/29 17:31:13    802s] Skew group summary after update timingGraph:
[10/29 17:31:13    802s]   skew_group clk/my_constraint_mode: insertion delay [min=0.218, max=0.241, avg=0.229, sd=0.011], skew [0.023 vs 0.262], 100% {0.218, 0.241} (wid=0.025 ws=0.002) (gid=0.215 gs=0.021)
[10/29 17:31:13    802s] Clock network insertion delays are now [0.218ns, 0.241ns] average 0.229ns std.dev 0.011ns
[10/29 17:31:13    802s] Logging CTS constraint violations...
[10/29 17:31:13    802s]   No violations found.
[10/29 17:31:13    802s] Logging CTS constraint violations done.
[10/29 17:31:13    802s] Tidy Up And Update Timing done. (took cpu=0:00:00.5 real=0:00:00.5)
[10/29 17:31:13    802s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:31:13    802s] UM:                                                                   Tidy Up And Update Timing
[10/29 17:31:13    802s] cleaningup cpe interface
[10/29 17:31:13    802s] Runtime done. (took cpu=0:01:31 real=0:01:27)
[10/29 17:31:13    802s] Runtime Report Coverage % = 98.7
[10/29 17:31:13    802s] Runtime Summary
[10/29 17:31:13    802s] ===============
[10/29 17:31:13    802s] Clock Runtime:  (37%) Core CTS          31.70 (Init 18.01, Construction 4.42, Implementation 2.54, eGRPC 3.32, PostConditioning 2.73, Other 0.70)
[10/29 17:31:13    802s] Clock Runtime:  (49%) CTS services      42.31 (RefinePlace 22.89, EarlyGlobalClock 10.22, NanoRoute 8.03, ExtractRC 1.18)
[10/29 17:31:13    802s] Clock Runtime:  (13%) Other CTS         11.44 (Init 7.16, CongRepair 3.84, TimingUpdate 0.45, Other 0.00)
[10/29 17:31:13    802s] Clock Runtime: (100%) Total             85.46
[10/29 17:31:13    802s] 
[10/29 17:31:13    802s] 
[10/29 17:31:13    802s] Runtime Summary:
[10/29 17:31:13    802s] ================
[10/29 17:31:13    802s] 
[10/29 17:31:13    802s] -----------------------------------------------------------------------------------------------------------------------------------
[10/29 17:31:13    802s] wall   % time  children  called  name
[10/29 17:31:13    802s] -----------------------------------------------------------------------------------------------------------------------------------
[10/29 17:31:13    802s] 86.62  100.00   86.62      0       
[10/29 17:31:13    802s] 86.62  100.00   85.46      1     Runtime
[10/29 17:31:13    802s] 11.12   12.84   11.05      1     CCOpt::Phase::Initialization
[10/29 17:31:13    802s] 11.05   12.75   10.90      1       Check Prerequisites
[10/29 17:31:13    802s]  3.50    4.04    0.00      1         Leaving CCOpt scope - CheckPlace
[10/29 17:31:13    802s]  7.41    8.55    0.07      1         Validating CTS configuration
[10/29 17:31:13    802s]  0.14    0.16    0.00      2           Checking module port directions
[10/29 17:31:13    802s]  0.00    0.00    0.00      2             Leaving CCOpt scope
[10/29 17:31:13    802s]  0.00    0.00    0.00      1         External - Set all clocks to propagated mode
[10/29 17:31:13    802s] 11.73   13.54   11.51      1     CCOpt::Phase::PreparingToBalance
[10/29 17:31:13    802s]  0.00    0.00    0.00      1       Leaving CCOpt scope - Initializing power interface
[10/29 17:31:13    802s]  3.66    4.22    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[10/29 17:31:13    802s]  3.50    4.04    0.00      1       Legalization setup
[10/29 17:31:13    802s]  4.36    5.03    0.07      1       Validating CTS configuration
[10/29 17:31:13    802s]  2.31    2.67    0.00      1     Preparing To Balance
[10/29 17:31:13    802s] 14.21   16.40   13.97      1     CCOpt::Phase::Construction
[10/29 17:31:13    802s] 13.24   15.28   13.08      1       Stage::Clustering
[10/29 17:31:13    802s] 12.53   14.46   12.30      1         Clustering
[10/29 17:31:13    802s]  0.07    0.08    0.00      1           Initialize for clustering
[10/29 17:31:13    802s]  0.25    0.29    0.03      1           Bottom-up phase
[10/29 17:31:13    802s]  0.03    0.03    0.00      1             Clock tree timing engine global stage delay update for ss_100C_1v60.setup_delay:setup.late
[10/29 17:31:13    802s] 11.97   13.82    9.60      1           Legalizing clock trees
[10/29 17:31:13    802s]  9.47   10.94    0.00      1             Leaving CCOpt scope - ClockRefiner
[10/29 17:31:13    802s]  0.13    0.15    0.00      1             Clock tree timing engine global stage delay update for ss_100C_1v60.setup_delay:setup.late
[10/29 17:31:13    802s]  0.55    0.64    0.44      1         Update congestion based capacitance
[10/29 17:31:13    802s]  0.32    0.37    0.00      1           Leaving CCOpt scope - extractRC
[10/29 17:31:13    802s]  0.13    0.15    0.00      1           Clock tree timing engine global stage delay update for ss_100C_1v60.setup_delay:setup.late
[10/29 17:31:13    802s]  0.17    0.19    0.01      1       Stage::DRV Fixing
[10/29 17:31:13    802s]  0.00    0.00    0.00      1         Fixing clock tree slew time and max cap violations
[10/29 17:31:13    802s]  0.00    0.00    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[10/29 17:31:13    802s]  0.57    0.66    0.18      1       Stage::Insertion Delay Reduction
[10/29 17:31:13    802s]  0.00    0.00    0.00      1         Removing unnecessary root buffering
[10/29 17:31:13    802s]  0.00    0.00    0.00      1         Removing unconstrained drivers
[10/29 17:31:13    802s]  0.02    0.02    0.00      1         Reducing insertion delay 1
[10/29 17:31:13    802s]  0.00    0.00    0.00      1         Removing longest path buffering
[10/29 17:31:13    802s]  0.15    0.18    0.00      1         Reducing insertion delay 2
[10/29 17:31:13    802s]  9.31   10.74    9.00      1     CCOpt::Phase::Implementation
[10/29 17:31:13    802s]  0.35    0.41    0.12      1       Stage::Reducing Power
[10/29 17:31:13    802s]  0.01    0.01    0.00      1         Improving clock tree routing
[10/29 17:31:13    802s]  0.11    0.13    0.00      1         Reducing clock tree power 1
[10/29 17:31:13    802s]  0.00    0.00    0.00      1           Legalizing clock trees
[10/29 17:31:13    802s]  0.00    0.00    0.00      1         Reducing clock tree power 2
[10/29 17:31:13    802s]  1.00    1.15    0.61      1       Stage::Balancing
[10/29 17:31:13    802s]  0.43    0.50    0.04      1         Approximately balancing fragments step
[10/29 17:31:13    802s]  0.02    0.02    0.00      1           Resolve constraints - Approximately balancing fragments
[10/29 17:31:13    802s]  0.01    0.01    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[10/29 17:31:13    802s]  0.00    0.00    0.00      1           Moving gates to improve sub-tree skew
[10/29 17:31:13    802s]  0.01    0.01    0.00      1           Approximately balancing fragments bottom up
[10/29 17:31:13    802s]  0.00    0.00    0.00      1           Approximately balancing fragments, wire and cell delays
[10/29 17:31:13    802s]  0.00    0.00    0.00      1         Improving fragments clock skew
[10/29 17:31:13    802s]  0.17    0.19    0.01      1         Approximately balancing step
[10/29 17:31:13    802s]  0.01    0.01    0.00      1           Resolve constraints - Approximately balancing
[10/29 17:31:13    802s]  0.00    0.00    0.00      1           Approximately balancing, wire and cell delays
[10/29 17:31:13    802s]  0.00    0.00    0.00      1         Fixing clock tree overload
[10/29 17:31:13    802s]  0.00    0.00    0.00      1         Approximately balancing paths
[10/29 17:31:13    802s]  1.07    1.24    0.65      1       Stage::Polishing
[10/29 17:31:13    802s]  0.30    0.34    0.00      1         Leaving CCOpt scope - extractRC
[10/29 17:31:13    802s]  0.15    0.17    0.00      1         Clock tree timing engine global stage delay update for ss_100C_1v60.setup_delay:setup.late
[10/29 17:31:13    802s]  0.00    0.00    0.00      1         Merging balancing drivers for power
[10/29 17:31:13    802s]  0.00    0.00    0.00      1         Improving clock skew
[10/29 17:31:13    802s]  0.19    0.22    0.00      1         Reducing clock tree power 3
[10/29 17:31:13    802s]  0.00    0.00    0.00      2           Legalizing clock trees
[10/29 17:31:13    802s]  0.00    0.01    0.00      1         Improving insertion delay
[10/29 17:31:13    802s]  6.57    7.59    6.47      1       Stage::Updating netlist
[10/29 17:31:13    802s]  6.47    7.47    0.00      1         ClockRefiner
[10/29 17:31:13    802s] 15.81   18.25   13.02      1     CCOpt::Phase::eGRPC
[10/29 17:31:13    802s]  5.43    6.27    5.27      1       Leaving CCOpt scope - Routing Tools
[10/29 17:31:13    802s]  5.27    6.08    0.00      1         Early Global Route - eGR only step
[10/29 17:31:13    802s]  0.28    0.32    0.00      1       Leaving CCOpt scope - extractRC
[10/29 17:31:13    802s]  0.13    0.15    0.13      1       Reset bufferability constraints
[10/29 17:31:13    802s]  0.13    0.15    0.00      1         Clock tree timing engine global stage delay update for ss_100C_1v60.setup_delay:setup.late
[10/29 17:31:13    802s]  0.08    0.09    0.00      1       Moving buffers
[10/29 17:31:13    802s]  0.00    0.00    0.00      1         Violation analysis
[10/29 17:31:13    802s]  0.02    0.02    0.00      1       Initial Pass of Downsizing Clock Tree Cells
[10/29 17:31:13    802s]  0.00    0.00    0.00      1         Artificially removing long paths
[10/29 17:31:13    802s]  0.00    0.00    0.00      1         Reverting Artificially removing long paths
[10/29 17:31:13    802s]  0.00    0.00    0.00      1       Fixing DRVs
[10/29 17:31:13    802s]  0.01    0.02    0.00      1       Reconnecting optimized routes
[10/29 17:31:13    802s]  0.12    0.14    0.00      1       Violation analysis
[10/29 17:31:13    802s]  6.95    8.02    0.00      1       ClockRefiner
[10/29 17:31:13    802s] 17.77   20.51   17.59      1     CCOpt::Phase::Routing
[10/29 17:31:13    802s] 17.18   19.83   16.82      1       Leaving CCOpt scope - Routing Tools
[10/29 17:31:13    802s]  4.95    5.71    0.00      1         Early Global Route - eGR->NR step
[10/29 17:31:13    802s]  8.03    9.27    0.00      1         NanoRoute
[10/29 17:31:13    802s]  3.84    4.43    0.00      1         Congestion Repair
[10/29 17:31:13    802s]  0.28    0.33    0.00      1       Leaving CCOpt scope - extractRC
[10/29 17:31:13    802s]  0.13    0.15    0.00      1       Clock tree timing engine global stage delay update for ss_100C_1v60.setup_delay:setup.late
[10/29 17:31:13    802s]  2.73    3.15    0.16      1     CCOpt::Phase::PostConditioning
[10/29 17:31:13    802s]  0.00    0.00    0.00      1       Reset bufferability constraints
[10/29 17:31:13    802s]  0.00    0.01    0.00      1       Upsizing to fix DRVs
[10/29 17:31:13    802s]  0.01    0.01    0.00      1       Recomputing CTS skew targets
[10/29 17:31:13    802s]  0.00    0.00    0.00      1       Fixing DRVs
[10/29 17:31:13    802s]  0.00    0.01    0.00      1       Buffering to fix DRVs
[10/29 17:31:13    802s]  0.00    0.01    0.00      1       Fixing Skew by cell sizing
[10/29 17:31:13    802s]  0.01    0.01    0.00      1       Reconnecting optimized routes
[10/29 17:31:13    802s]  0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[10/29 17:31:13    802s]  0.12    0.14    0.00      1       Clock tree timing engine global stage delay update for ss_100C_1v60.setup_delay:setup.late
[10/29 17:31:13    802s]  0.00    0.01    0.00      1     Post-balance tidy up or trial balance steps
[10/29 17:31:13    802s]  0.47    0.54    0.45      1     Tidy Up And Update Timing
[10/29 17:31:13    802s]  0.45    0.51    0.00      1       External - Set all clocks to propagated mode
[10/29 17:31:13    802s] -----------------------------------------------------------------------------------------------------------------------------------
[10/29 17:31:13    802s] 
[10/29 17:31:13    802s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/29 17:31:13    802s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:3210.4M
[10/29 17:31:13    802s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.023, REAL:0.024, MEM:3210.4M
[10/29 17:31:13    802s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:3210.4M
[10/29 17:31:13    802s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:3210.4M
[10/29 17:31:13    803s] Synthesizing clock trees with CCOpt done.
[10/29 17:31:13    803s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:31:13    803s] UM:                                                                   cts
[10/29 17:31:13    803s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[10/29 17:31:13    803s] Type 'man IMPSP-9025' for more detail.
[10/29 17:31:13    803s] **INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
[10/29 17:31:13    803s] #spOpts: N=130 mergeVia=F cut2cut 
[10/29 17:31:14    803s] OPERPROF: Starting SiteArrayInit at level 1, MEM:3210.4M
[10/29 17:31:14    803s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:3210.4M
[10/29 17:31:14    803s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:3210.4M
[10/29 17:31:14    803s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:3210.4M
[10/29 17:31:14    803s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:3210.4M
[10/29 17:31:14    803s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:3210.4M
[10/29 17:31:14    803s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:3210.4M
[10/29 17:31:14    803s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.009, REAL:0.009, MEM:3210.4M
[10/29 17:31:14    803s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:3210.4M
[10/29 17:31:14    803s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.036, REAL:0.036, MEM:3210.4M
[10/29 17:31:14    803s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:3210.4M
[10/29 17:31:15    804s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.928, REAL:0.936, MEM:3210.4M
[10/29 17:31:15    804s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:1.433, REAL:1.444, MEM:3210.4M
[10/29 17:31:15    804s] OPERPROF: Finished SiteArrayInit at level 1, CPU:1.433, REAL:1.445, MEM:3210.4M
[10/29 17:31:15    804s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:3210.4M
[10/29 17:31:15    804s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:3210.4M
[10/29 17:31:15    804s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:3210.4M
[10/29 17:31:15    804s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:3210.4M
[10/29 17:31:15    805s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.167, REAL:0.168, MEM:3210.4M
[10/29 17:31:15    805s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.190, REAL:0.192, MEM:3210.4M
[10/29 17:31:15    805s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:3210.4M
[10/29 17:31:15    805s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.025, REAL:0.025, MEM:3210.4M
[10/29 17:31:16    805s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:3210.4M
[10/29 17:31:16    805s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:3210.4M
[10/29 17:31:16    805s] #spOpts: N=130 mergeVia=F cut2cut 
[10/29 17:31:16    805s] OPERPROF: Starting SiteArrayInit at level 1, MEM:3210.4M
[10/29 17:31:16    805s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:3210.4M
[10/29 17:31:16    805s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:3210.4M
[10/29 17:31:16    805s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:3210.4M
[10/29 17:31:16    805s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:3210.4M
[10/29 17:31:16    805s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:3210.4M
[10/29 17:31:16    806s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:3210.4M
[10/29 17:31:16    806s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.009, REAL:0.009, MEM:3210.4M
[10/29 17:31:16    806s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:3210.4M
[10/29 17:31:16    806s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.035, REAL:0.035, MEM:3210.4M
[10/29 17:31:16    806s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:3210.4M
[10/29 17:31:17    807s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.974, REAL:0.982, MEM:3210.4M
[10/29 17:31:17    807s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:1.491, REAL:1.504, MEM:3210.4M
[10/29 17:31:17    807s] OPERPROF: Finished SiteArrayInit at level 1, CPU:1.492, REAL:1.504, MEM:3210.4M
[10/29 17:31:17    807s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:3210.4M
[10/29 17:31:18    807s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:3210.4M
[10/29 17:31:18    807s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:3210.4M
[10/29 17:31:18    807s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:3210.4M
[10/29 17:31:18    807s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.166, REAL:0.168, MEM:3210.4M
[10/29 17:31:18    807s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.190, REAL:0.192, MEM:3210.4M
[10/29 17:31:18    807s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:3210.4M
[10/29 17:31:18    807s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.025, REAL:0.025, MEM:3210.4M
[10/29 17:31:18    807s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:3210.4M
[10/29 17:31:18    807s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:3210.4M
[10/29 17:31:18    807s] [GPS-MSV] CPF Flow. Number of Power Domains: 1
[10/29 17:31:18    807s] [GPS-MSV]   Power Domain 'AO' (tag=1) Default
[10/29 17:31:18    807s] Info: 4 threads available for lower-level modules during optimization.
[10/29 17:31:18    807s] GigaOpt running with 4 threads.
[10/29 17:31:18    807s] OPERPROF: Starting DPlace-Init at level 1, MEM:3210.4M
[10/29 17:31:18    807s] #spOpts: N=130 mergeVia=F cut2cut 
[10/29 17:31:18    807s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:3210.4M
[10/29 17:31:18    807s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:3210.4M
[10/29 17:31:18    807s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:3210.4M
[10/29 17:31:18    807s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:3210.4M
[10/29 17:31:18    808s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:3210.4M
[10/29 17:31:18    808s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:3210.4M
[10/29 17:31:18    808s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:3210.4M
[10/29 17:31:18    808s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.009, REAL:0.009, MEM:3210.4M
[10/29 17:31:18    808s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:3210.4M
[10/29 17:31:18    808s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.035, REAL:0.036, MEM:3210.4M
[10/29 17:31:18    808s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:3210.4M
[10/29 17:31:19    809s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.964, REAL:0.972, MEM:3210.4M
[10/29 17:31:19    809s] OPERPROF:       Starting CMU at level 4, MEM:3210.4M
[10/29 17:31:20    809s] OPERPROF:       Finished CMU at level 4, CPU:0.057, REAL:0.057, MEM:2268.2M
[10/29 17:31:20    809s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:1.533, REAL:1.545, MEM:2268.2M
[10/29 17:31:20    809s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:1.533, REAL:1.545, MEM:2268.2M
[10/29 17:31:20    809s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2268.2M
[10/29 17:31:20    809s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2268.2M
[10/29 17:31:20    809s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:2268.2M
[10/29 17:31:20    809s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:2268.2M
[10/29 17:31:20    809s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:2268.2M
[10/29 17:31:20    809s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:2268.2M
[10/29 17:31:20    809s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.163, REAL:0.165, MEM:2268.2M
[10/29 17:31:20    809s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.187, REAL:0.189, MEM:2268.2M
[10/29 17:31:20    809s] [CPU] DPlace-Init (cpu=0:00:02.2, real=0:00:02.0, mem=2268.2MB).
[10/29 17:31:20    809s] OPERPROF: Finished DPlace-Init at level 1, CPU:2.140, REAL:2.157, MEM:2268.2M
[10/29 17:31:20    809s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the create_floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[10/29 17:31:20    809s] 	Cell sky130_fd_sc_hd__fill_1, site unithd.
[10/29 17:31:20    809s] 	Cell sky130_fd_sc_hd__fill_2, site unithd.
[10/29 17:31:20    809s] 	Cell sky130_fd_sc_hd__fill_4, site unithd.
[10/29 17:31:20    809s] 	Cell sky130_fd_sc_hd__fill_8, site unithd.
[10/29 17:31:20    809s] 	Cell sky130_fd_sc_hd__tap_1, site unithd.
[10/29 17:31:20    809s] 	Cell sky130_fd_sc_hd__tap_2, site unithd.
[10/29 17:31:20    809s] 	Cell sky130_fd_sc_hd__tapvgnd2_1, site unithd.
[10/29 17:31:20    809s] 	Cell sky130_fd_sc_hd__tapvgnd_1, site unithd.
[10/29 17:31:20    809s] 	Cell sky130_fd_sc_hd__tapvpwrvgnd_1, site unithd.
[10/29 17:31:20    809s] .
[10/29 17:31:20    809s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2268.2M
[10/29 17:31:20    809s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.025, REAL:0.025, MEM:2268.2M
[10/29 17:31:20    809s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2268.2M
[10/29 17:31:20    809s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2268.2M
[10/29 17:31:20    809s] 
[10/29 17:31:20    809s] Creating Lib Analyzer ...
[10/29 17:31:20    809s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[10/29 17:31:20    809s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/29 17:31:20    809s] Total number of usable buffers from Lib Analyzer: 13 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__dlymetal6s2s_1 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[10/29 17:31:20    809s] Total number of usable inverters from Lib Analyzer: 16 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinvlp_2 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__clkinvlp_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__inv_16 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[10/29 17:31:20    809s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[10/29 17:31:20    809s] 
[10/29 17:31:24    813s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:13:34 mem=2268.2M
[10/29 17:31:24    813s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:13:34 mem=2268.2M
[10/29 17:31:24    813s] Creating Lib Analyzer, finished. 
[10/29 17:31:24    813s] Effort level <high> specified for reg2reg path_group
[10/29 17:31:24    814s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1682.9M, totSessionCpu=0:13:34 **
[10/29 17:31:24    814s] *** opt_design -post_cts ***
[10/29 17:31:24    814s] DRC Margin: user margin 0.0; extra margin 0.2
[10/29 17:31:24    814s] Hold Target Slack: user slack 0.1
[10/29 17:31:24    814s] Setup Target Slack: user slack 0.1; extra slack 0.0
[10/29 17:31:24    814s] set_db opt_useful_skew_eco_route false
[10/29 17:31:24    814s] INFO****: The delay profiles based on paritioning incorrect, turning off vt filtering
[10/29 17:31:25    814s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2268.2M
[10/29 17:31:25    814s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:2268.2M
[10/29 17:31:25    814s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:2268.2M
[10/29 17:31:25    814s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:2268.2M
[10/29 17:31:25    814s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:2268.2M
[10/29 17:31:25    814s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:2268.2M
[10/29 17:31:25    814s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:2268.2M
[10/29 17:31:25    814s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.009, REAL:0.009, MEM:2268.2M
[10/29 17:31:25    814s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:2268.2M
[10/29 17:31:25    814s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.035, REAL:0.035, MEM:2268.2M
[10/29 17:31:25    814s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:2268.2M
[10/29 17:31:26    815s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.920, REAL:0.928, MEM:2268.2M
[10/29 17:31:26    815s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:1.447, REAL:1.458, MEM:2268.2M
[10/29 17:31:26    815s] OPERPROF: Finished SiteArrayInit at level 1, CPU:1.447, REAL:1.459, MEM:2268.2M
[10/29 17:31:26    815s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:2268.2M
[10/29 17:31:26    815s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:2268.2M
[10/29 17:31:26    815s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:2268.2M
[10/29 17:31:26    815s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:2268.2M
[10/29 17:31:26    816s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.163, REAL:0.164, MEM:2268.2M
[10/29 17:31:26    816s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.187, REAL:0.188, MEM:2268.2M
[10/29 17:31:27    816s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2268.2M
[10/29 17:31:27    816s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.024, REAL:0.024, MEM:2268.2M
[10/29 17:31:27    816s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2268.2M
[10/29 17:31:27    816s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2268.2M
[10/29 17:31:27    816s] Deleting Cell Server ...
[10/29 17:31:27    816s] Deleting Lib Analyzer.
[10/29 17:31:27    816s] Creating Cell Server ...(0, 0, 0, 0)
[10/29 17:31:27    816s] Summary for sequential cells identification: 
[10/29 17:31:27    816s]   Identified SBFF number: 45
[10/29 17:31:27    816s]   Identified MBFF number: 0
[10/29 17:31:27    816s]   Identified SB Latch number: 0
[10/29 17:31:27    816s]   Identified MB Latch number: 0
[10/29 17:31:27    816s]   Not identified SBFF number: 0
[10/29 17:31:27    816s]   Not identified MBFF number: 0
[10/29 17:31:27    816s]   Not identified SB Latch number: 0
[10/29 17:31:27    816s]   Not identified MB Latch number: 0
[10/29 17:31:27    816s]   Number of sequential cells which are not FFs: 23
[10/29 17:31:27    816s]  Visiting view : ss_100C_1v60.setup_view
[10/29 17:31:27    816s]    : PowerDomain = none : Weighted F : unweighted  = 66.90 (1.000) with rcCorner = 0
[10/29 17:31:27    816s]    : PowerDomain = none : Weighted F : unweighted  = 52.70 (1.000) with rcCorner = -1
[10/29 17:31:27    816s]  Visiting view : ff_n40C_1v95.hold_view
[10/29 17:31:27    816s]    : PowerDomain = none : Weighted F : unweighted  = 28.70 (1.000) with rcCorner = 1
[10/29 17:31:27    816s]    : PowerDomain = none : Weighted F : unweighted  = 22.30 (1.000) with rcCorner = -1
[10/29 17:31:27    816s]  Setting StdDelay to 66.90
[10/29 17:31:27    816s] Creating Cell Server, finished. 
[10/29 17:31:27    816s] 
[10/29 17:31:27    816s] Deleting Cell Server ...
[10/29 17:31:27    816s] Start to check current routing status for nets...
[10/29 17:31:27    816s] All nets are already routed correctly.
[10/29 17:31:27    816s] End to check current routing status for nets (mem=2268.2M)
[10/29 17:31:27    816s] Compute RC Scale Done ...
[10/29 17:31:27    816s] ** Profile ** Start :  cpu=0:00:00.0, mem=2360.4M
[10/29 17:31:27    817s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2360.4M
[10/29 17:31:27    817s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:2360.4M
[10/29 17:31:27    817s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:2360.4M
[10/29 17:31:27    817s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:2360.4M
[10/29 17:31:27    817s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:2360.4M
[10/29 17:31:27    817s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:2360.4M
[10/29 17:31:28    817s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:2360.4M
[10/29 17:31:28    817s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:2360.4M
[10/29 17:31:28    817s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:2360.4M
[10/29 17:31:28    817s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.156, REAL:0.158, MEM:2360.4M
[10/29 17:31:28    817s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:2360.4M
[10/29 17:31:28    817s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:2360.4M
[10/29 17:31:28    817s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:2360.4M
[10/29 17:31:28    817s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:2360.4M
[10/29 17:31:28    817s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.210, REAL:0.211, MEM:2360.4M
[10/29 17:31:28    817s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:2360.4M
[10/29 17:31:28    817s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:2360.4M
[10/29 17:31:28    817s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:2360.4M
[10/29 17:31:28    817s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:2360.4M
[10/29 17:31:28    817s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.283, REAL:0.080, MEM:2360.4M
[10/29 17:31:28    817s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.289, REAL:0.087, MEM:2360.4M
[10/29 17:31:28    817s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:2360.4M
[10/29 17:31:28    817s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.022, REAL:0.022, MEM:2360.4M
[10/29 17:31:28    817s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.614, REAL:0.415, MEM:2360.4M
[10/29 17:31:28    817s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:2360.4M
[10/29 17:31:28    817s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.009, REAL:0.009, MEM:2360.4M
[10/29 17:31:28    817s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:2360.4M
[10/29 17:31:28    817s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.035, REAL:0.035, MEM:2360.4M
[10/29 17:31:28    817s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:2360.4M
[10/29 17:31:29    818s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.951, REAL:0.959, MEM:2360.4M
[10/29 17:31:29    818s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:1.832, REAL:1.643, MEM:2360.4M
[10/29 17:31:29    818s] OPERPROF: Finished SiteArrayInit at level 1, CPU:1.833, REAL:1.644, MEM:2360.4M
[10/29 17:31:29    818s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:2360.4M
[10/29 17:31:29    818s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:2360.4M
[10/29 17:31:29    818s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:2360.4M
[10/29 17:31:29    818s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:2360.4M
[10/29 17:31:29    819s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.164, REAL:0.165, MEM:2360.4M
[10/29 17:31:29    819s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.187, REAL:0.189, MEM:2360.4M
[10/29 17:31:29    819s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2360.4M
[10/29 17:31:29    819s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.023, REAL:0.024, MEM:2360.4M
[10/29 17:31:29    819s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2360.4M
[10/29 17:31:29    819s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2360.4M
[10/29 17:31:29    819s] ** Profile ** Other data :  cpu=0:00:02.5, mem=2360.4M
[10/29 17:31:29    819s] #################################################################################
[10/29 17:31:29    819s] # Design Stage: PreRoute
[10/29 17:31:29    819s] # Design Name: fir
[10/29 17:31:29    819s] # Design Mode: 130nm
[10/29 17:31:29    819s] # Analysis Mode: MMMC OCV 
[10/29 17:31:29    819s] # Parasitics Mode: No SPEF/RCDB
[10/29 17:31:29    819s] # Signoff Settings: SI Off 
[10/29 17:31:29    819s] #################################################################################
[10/29 17:31:29    819s] Topological Sorting (REAL = 0:00:00.0, MEM = 2358.4M, InitMEM = 2358.4M)
[10/29 17:31:29    819s] Calculate early delays in OCV mode...
[10/29 17:31:29    819s] Calculate late delays in OCV mode...
[10/29 17:31:29    819s] Start delay calculation (fullDC) (4 T). (MEM=2358.41)
[10/29 17:31:30    819s] End AAE Lib Interpolated Model. (MEM=2382.62 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 17:31:30    819s] Total number of fetched objects 99
[10/29 17:31:30    819s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[10/29 17:31:30    819s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 17:31:30    819s] End delay calculation. (MEM=2497.09 CPU=0:00:00.1 REAL=0:00:00.0)
[10/29 17:31:30    819s] End delay calculation (fullDC). (MEM=2497.09 CPU=0:00:00.3 REAL=0:00:01.0)
[10/29 17:31:30    819s] *** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 2497.1M) ***
[10/29 17:31:30    819s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:13:40 mem=2465.1M)
[10/29 17:31:30    819s] ** Profile ** Overall slacks :  cpu=0:00:00.5, mem=2473.1M
[10/29 17:31:30    819s] ** Profile ** DRVs :  cpu=0:00:00.1, mem=2473.1M
[10/29 17:31:30    819s] 
[10/29 17:31:30    819s] ------------------------------------------------------------
[10/29 17:31:30    819s]              Initial Summary                             
[10/29 17:31:30    819s] ------------------------------------------------------------
[10/29 17:31:30    819s] 
[10/29 17:31:30    819s] Setup views included:
[10/29 17:31:30    819s]  ss_100C_1v60.setup_view 
[10/29 17:31:30    819s] 
[10/29 17:31:30    819s] +--------------------+---------+---------+---------+
[10/29 17:31:30    819s] |     Setup mode     |   all   | reg2reg | default |
[10/29 17:31:30    819s] +--------------------+---------+---------+---------+
[10/29 17:31:30    819s] |           WNS (ns):|  2.267  |  2.267  |  2.859  |
[10/29 17:31:30    819s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[10/29 17:31:30    819s] |    Violating Paths:|    0    |    0    |    0    |
[10/29 17:31:30    819s] |          All Paths:|   20    |   16    |   20    |
[10/29 17:31:30    819s] +--------------------+---------+---------+---------+
[10/29 17:31:30    819s] 
[10/29 17:31:30    819s] +----------------+-------------------------------+------------------+
[10/29 17:31:30    819s] |                |              Real             |       Total      |
[10/29 17:31:30    819s] |    DRVs        +------------------+------------+------------------|
[10/29 17:31:30    819s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[10/29 17:31:30    819s] +----------------+------------------+------------+------------------+
[10/29 17:31:30    819s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[10/29 17:31:30    819s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[10/29 17:31:30    819s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[10/29 17:31:30    819s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[10/29 17:31:30    819s] +----------------+------------------+------------+------------------+
[10/29 17:31:30    819s] 
[10/29 17:31:30    819s] Density: 0.007%
[10/29 17:31:30    819s] ------------------------------------------------------------
[10/29 17:31:30    819s] ** Profile ** Report data :  cpu=0:00:00.0, mem=2473.1M
[10/29 17:31:30    819s] **opt_design ... cpu = 0:00:06, real = 0:00:06, mem = 1758.8M, totSessionCpu=0:13:40 **
[10/29 17:31:30    819s] ** INFO : this run is activating low effort ccoptDesign flow
[10/29 17:31:30    819s] PhyDesignGrid: maxLocalDensity 0.98
[10/29 17:31:30    819s] ### Creating PhyDesignMc. totSessionCpu=0:13:40 mem=2295.9M
[10/29 17:31:30    819s] OPERPROF: Starting DPlace-Init at level 1, MEM:2295.9M
[10/29 17:31:30    819s] #spOpts: N=130 mergeVia=F cut2cut 
[10/29 17:31:30    820s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2295.9M
[10/29 17:31:30    820s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:2295.9M
[10/29 17:31:30    820s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:2295.9M
[10/29 17:31:30    820s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:2295.9M
[10/29 17:31:30    820s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:2295.9M
[10/29 17:31:30    820s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:2295.9M
[10/29 17:31:30    820s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:2295.9M
[10/29 17:31:30    820s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.009, REAL:0.010, MEM:2295.9M
[10/29 17:31:30    820s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:2295.9M
[10/29 17:31:30    820s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.035, REAL:0.035, MEM:2295.9M
[10/29 17:31:30    820s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:2295.9M
[10/29 17:31:31    821s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.921, REAL:0.929, MEM:2295.9M
[10/29 17:31:32    821s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:1.399, REAL:1.411, MEM:2295.9M
[10/29 17:31:32    821s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:1.400, REAL:1.412, MEM:2295.9M
[10/29 17:31:32    821s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2295.9M
[10/29 17:31:32    821s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2295.9M
[10/29 17:31:32    821s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:2295.9M
[10/29 17:31:32    821s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:2295.9M
[10/29 17:31:32    821s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:2295.9M
[10/29 17:31:32    821s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:2295.9M
[10/29 17:31:32    821s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.163, REAL:0.164, MEM:2295.9M
[10/29 17:31:32    821s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.186, REAL:0.188, MEM:2295.9M
[10/29 17:31:32    821s] [CPU] DPlace-Init (cpu=0:00:01.9, real=0:00:02.0, mem=2295.9MB).
[10/29 17:31:32    821s] OPERPROF: Finished DPlace-Init at level 1, CPU:1.947, REAL:1.964, MEM:2295.9M
[10/29 17:31:32    821s] ### Creating PhyDesignMc, finished. totSessionCpu=0:13:42 mem=2295.9M
[10/29 17:31:32    821s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2295.9M
[10/29 17:31:32    821s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.024, REAL:0.024, MEM:2295.9M
[10/29 17:31:32    822s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2295.9M
[10/29 17:31:32    822s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2295.9M
[10/29 17:31:32    822s] #optDebug: fT-E <X 2 0 0 1>
[10/29 17:31:32    822s] #optDebug: fT-E <X 2 0 0 1>
[10/29 17:31:32    822s] *** Starting optimizing excluded clock nets MEM= 2295.9M) ***
[10/29 17:31:32    822s] *info: No excluded clock nets to be optimized.
[10/29 17:31:32    822s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2295.9M) ***
[10/29 17:31:32    822s] *** Starting optimizing excluded clock nets MEM= 2295.9M) ***
[10/29 17:31:32    822s] *info: No excluded clock nets to be optimized.
[10/29 17:31:32    822s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2295.9M) ***
[10/29 17:31:32    822s] Info: Done creating the CCOpt slew target map.
[10/29 17:31:32    822s] *** Timing Is met
[10/29 17:31:32    822s] *** Check timing (0:00:00.0)
[10/29 17:31:32    822s] Creating Cell Server ...(0, 0, 0, 0)
[10/29 17:31:32    822s] Summary for sequential cells identification: 
[10/29 17:31:32    822s]   Identified SBFF number: 45
[10/29 17:31:32    822s]   Identified MBFF number: 0
[10/29 17:31:32    822s]   Identified SB Latch number: 0
[10/29 17:31:32    822s]   Identified MB Latch number: 0
[10/29 17:31:32    822s]   Not identified SBFF number: 0
[10/29 17:31:32    822s]   Not identified MBFF number: 0
[10/29 17:31:32    822s]   Not identified SB Latch number: 0
[10/29 17:31:32    822s]   Not identified MB Latch number: 0
[10/29 17:31:32    822s]   Number of sequential cells which are not FFs: 23
[10/29 17:31:32    822s]  Visiting view : ss_100C_1v60.setup_view
[10/29 17:31:32    822s]    : PowerDomain = none : Weighted F : unweighted  = 66.90 (1.000) with rcCorner = 0
[10/29 17:31:32    822s]    : PowerDomain = none : Weighted F : unweighted  = 52.70 (1.000) with rcCorner = -1
[10/29 17:31:32    822s]  Visiting view : ff_n40C_1v95.hold_view
[10/29 17:31:32    822s]    : PowerDomain = none : Weighted F : unweighted  = 28.70 (1.000) with rcCorner = 1
[10/29 17:31:32    822s]    : PowerDomain = none : Weighted F : unweighted  = 22.30 (1.000) with rcCorner = -1
[10/29 17:31:32    822s]  Setting StdDelay to 66.90
[10/29 17:31:32    822s] Creating Cell Server, finished. 
[10/29 17:31:32    822s] 
[10/29 17:31:32    822s] **INFO: Flow update: Design timing is met.
[10/29 17:31:32    822s] **INFO: Flow update: Design timing is met.
[10/29 17:31:33    822s] Info: 4 nets with fixed/cover wires excluded.
[10/29 17:31:33    822s] Info: 4 clock nets excluded from IPO operation.
[10/29 17:31:33    822s] ### Creating LA Mngr. totSessionCpu=0:13:42 mem=2317.9M
[10/29 17:31:37    826s] ### Creating LA Mngr, finished. totSessionCpu=0:13:46 mem=2319.9M
[10/29 17:31:37    826s] PhyDesignGrid: maxLocalDensity 0.98
[10/29 17:31:37    826s] ### Creating PhyDesignMc. totSessionCpu=0:13:46 mem=2398.1M
[10/29 17:31:37    826s] OPERPROF: Starting DPlace-Init at level 1, MEM:2398.1M
[10/29 17:31:37    826s] #spOpts: N=130 mergeVia=F cut2cut 
[10/29 17:31:37    826s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2398.1M
[10/29 17:31:37    826s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:2398.1M
[10/29 17:31:37    826s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:2398.1M
[10/29 17:31:37    826s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:2398.1M
[10/29 17:31:37    827s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:2398.1M
[10/29 17:31:37    827s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:2398.1M
[10/29 17:31:37    827s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:2398.1M
[10/29 17:31:37    827s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.009, REAL:0.009, MEM:2398.1M
[10/29 17:31:37    827s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:2398.1M
[10/29 17:31:37    827s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.036, REAL:0.036, MEM:2398.1M
[10/29 17:31:37    827s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:2398.1M
[10/29 17:31:38    828s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.938, REAL:0.946, MEM:2398.1M
[10/29 17:31:38    828s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:1.454, REAL:1.467, MEM:2398.1M
[10/29 17:31:38    828s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:1.455, REAL:1.467, MEM:2398.1M
[10/29 17:31:38    828s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2398.1M
[10/29 17:31:38    828s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2398.1M
[10/29 17:31:38    828s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:2398.1M
[10/29 17:31:38    828s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:2398.1M
[10/29 17:31:38    828s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:2398.1M
[10/29 17:31:38    828s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:2398.1M
[10/29 17:31:39    828s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.162, REAL:0.163, MEM:2398.1M
[10/29 17:31:39    828s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.185, REAL:0.187, MEM:2398.1M
[10/29 17:31:39    828s] [CPU] DPlace-Init (cpu=0:00:02.1, real=0:00:02.0, mem=2398.1MB).
[10/29 17:31:39    828s] OPERPROF: Finished DPlace-Init at level 1, CPU:2.088, REAL:2.106, MEM:2398.1M
[10/29 17:31:39    829s] ### Creating PhyDesignMc, finished. totSessionCpu=0:13:49 mem=2430.1M
[10/29 17:31:39    829s] 
[10/29 17:31:39    829s] Creating Lib Analyzer ...
[10/29 17:31:39    829s] Begin: Area Reclaim Optimization
[10/29 17:31:39    829s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[10/29 17:31:39    829s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/29 17:31:39    829s] Total number of usable buffers from Lib Analyzer: 12 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[10/29 17:31:39    829s] Total number of usable inverters from Lib Analyzer: 13 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[10/29 17:31:39    829s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[10/29 17:31:39    829s] 
[10/29 17:31:43    833s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:13:53 mem=2430.1M
[10/29 17:31:43    833s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:13:53 mem=2430.1M
[10/29 17:31:43    833s] Creating Lib Analyzer, finished. 
[10/29 17:31:44    833s] 
[10/29 17:31:44    833s] #optDebug: {2, 1.000, 0.8500} {3, 0.338, 0.8020} {4, 0.338, 0.8020} {5, 0.029, 0.4294} {6, 0.029, 0.4294} 
[10/29 17:31:44    833s] ### Creating LA Mngr. totSessionCpu=0:13:54 mem=2438.1M
[10/29 17:31:44    833s] ### Creating LA Mngr, finished. totSessionCpu=0:13:54 mem=2438.1M
[10/29 17:31:44    834s] Usable buffer cells for single buffer setup transform:
[10/29 17:31:44    834s] sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16 
[10/29 17:31:44    834s] Number of usable buffer cells above: 12
[10/29 17:31:44    834s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2438.1M
[10/29 17:31:44    834s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.007, REAL:0.007, MEM:2438.1M
[10/29 17:31:44    834s] Reclaim Optimization WNS Slack 0.200  TNS Slack 0.000 Density 0.01
[10/29 17:31:44    834s] +----------+---------+--------+--------+------------+--------+
[10/29 17:31:44    834s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[10/29 17:31:44    834s] +----------+---------+--------+--------+------------+--------+
[10/29 17:31:44    834s] |     0.01%|        -|   0.200|   0.000|   0:00:00.0| 2438.1M|
[10/29 17:31:44    834s] |     0.01%|        0|   0.200|   0.000|   0:00:00.0| 2514.4M|
[10/29 17:31:44    834s] #optDebug: <stH: 2.7200 MiSeL: 79.1100>
[10/29 17:31:44    834s] |     0.01%|        0|   0.200|   0.000|   0:00:00.0| 2514.4M|
[10/29 17:31:44    834s] |     0.01%|        0|   0.200|   0.000|   0:00:00.0| 2514.4M|
[10/29 17:31:44    834s] |     0.01%|        0|   0.200|   0.000|   0:00:00.0[10/29 17:31:44    834s] #optDebug: <stH: 2.7200 MiSeL: 79.1100>
| 2514.4M|
[10/29 17:31:44    834s] |     0.01%|        0|   0.200|   0.000|   0:00:00.0| 2514.4M|
[10/29 17:31:44    834s] 
[10/29 17:31:44    834s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[10/29 17:31:44    834s] +----------+---------+--------+--------+------------+--------+
[10/29 17:31:44    834s] Reclaim Optimization End WNS Slack 0.200  TNS Slack 0.000 Density 0.01
[10/29 17:31:44    834s] --------------------------------------------------------------
[10/29 17:31:44    834s] |                                   | Total     | Sequential |
[10/29 17:31:44    834s] --------------------------------------------------------------
[10/29 17:31:44    834s] | Num insts resized                 |       0  |       0    |
[10/29 17:31:44    834s] | Num insts undone                  |       0  |       0    |
[10/29 17:31:44    834s] | Num insts Downsized               |       0  |       0    |
[10/29 17:31:44    834s] | Num insts Samesized               |       0  |       0    |
[10/29 17:31:44    834s] | Num insts Upsized                 |       0  |       0    |
[10/29 17:31:44    834s] | Num multiple commits+uncommits    |       0  |       -    |
[10/29 17:31:44    834s] --------------------------------------------------------------
[10/29 17:31:44    834s] **** Begin NDR-Layer Usage Statistics ****
[10/29 17:31:44    834s] Layer 3 has 4 constrained nets 
[10/29 17:31:44    834s] **** End NDR-Layer Usage Statistics ****
[10/29 17:31:44    834s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:05.4) (real = 0:00:05.0) **
[10/29 17:31:44    834s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2514.4M
[10/29 17:31:44    834s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.025, REAL:0.025, MEM:2514.4M
[10/29 17:31:44    834s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2514.4M
[10/29 17:31:44    834s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2514.4M
[10/29 17:31:44    834s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2514.4M
[10/29 17:31:44    834s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2514.4M
[10/29 17:31:45    834s] OPERPROF:     Starting SiteArrayInit at level 3, MEM:2514.4M
[10/29 17:31:45    834s] OPERPROF:       Starting spIGRtCostMap_init at level 4, MEM:2514.4M
[10/29 17:31:45    834s] OPERPROF:       Finished spIGRtCostMap_init at level 4, CPU:0.000, REAL:0.000, MEM:2514.4M
[10/29 17:31:45    834s] OPERPROF:       Starting SiteArrayMainInit_V17 at level 4, MEM:2514.4M
[10/29 17:31:45    835s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:2514.4M
[10/29 17:31:45    835s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:2514.4M
[10/29 17:31:45    835s] OPERPROF:         Starting SiteArrayInitPartitionBorders at level 5, MEM:2514.4M
[10/29 17:31:45    835s] OPERPROF:         Finished SiteArrayInitPartitionBorders at level 5, CPU:0.009, REAL:0.009, MEM:2514.4M
[10/29 17:31:45    835s] OPERPROF:         Starting InitBlockedSiteAsBlockedInst at level 5, MEM:2514.4M
[10/29 17:31:45    835s] OPERPROF:         Finished InitBlockedSiteAsBlockedInst at level 5, CPU:0.035, REAL:0.035, MEM:2514.4M
[10/29 17:31:45    835s] OPERPROF:         Starting SiteArrayMarkPreplaceInsts at level 5, MEM:2514.4M
[10/29 17:31:46    836s] OPERPROF:         Finished SiteArrayMarkPreplaceInsts at level 5, CPU:1.278, REAL:1.289, MEM:2514.4M
[10/29 17:31:46    836s] OPERPROF:       Finished SiteArrayMainInit_V17 at level 4, CPU:1.794, REAL:1.810, MEM:2514.4M
[10/29 17:31:46    836s] OPERPROF:     Finished SiteArrayInit at level 3, CPU:1.795, REAL:1.810, MEM:2514.4M
[10/29 17:31:46    836s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2514.4M
[10/29 17:31:46    836s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2514.4M
[10/29 17:31:46    836s] OPERPROF:     Starting PlacementInitFenceForDPlace at level 3, MEM:2514.4M
[10/29 17:31:46    836s] OPERPROF:       Starting SiteArrayInitFenceEdgeBit at level 4, MEM:2514.4M
[10/29 17:31:46    836s] OPERPROF:       Finished SiteArrayInitFenceEdgeBit at level 4, CPU:0.000, REAL:0.000, MEM:2514.4M
[10/29 17:31:46    836s] OPERPROF:       Starting SiteArrayInitObstEdgeBit at level 4, MEM:2514.4M
[10/29 17:31:47    836s] OPERPROF:       Finished SiteArrayInitObstEdgeBit at level 4, CPU:0.162, REAL:0.163, MEM:2514.4M
[10/29 17:31:47    836s] OPERPROF:     Finished PlacementInitFenceForDPlace at level 3, CPU:0.186, REAL:0.187, MEM:2514.4M
[10/29 17:31:47    837s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2514.4M
[10/29 17:31:47    837s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.006, REAL:0.007, MEM:2514.4M
[10/29 17:31:47    837s] OPERPROF:   Finished DPlace-Init at level 2, CPU:2.374, REAL:2.394, MEM:2514.4M
[10/29 17:31:47    837s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:2.374, REAL:2.394, MEM:2514.4M
[10/29 17:31:47    837s] OPERPROF: Starting RefinePlace at level 1, MEM:2514.4M
[10/29 17:31:47    837s] *** Starting place_detail (0:13:57 mem=2514.4M) ***
[10/29 17:31:47    837s] Total net bbox length = 1.859e+04 (1.796e+04 6.264e+02) (ext = 1.146e+04)
[10/29 17:31:47    837s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[10/29 17:31:47    837s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/29 17:31:47    837s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2514.4M
[10/29 17:31:48    837s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.032, REAL:0.032, MEM:2514.4M
[10/29 17:31:48    837s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2514.4M
[10/29 17:31:48    837s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.032, REAL:0.032, MEM:2514.4M
[10/29 17:31:48    837s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2514.4M
[10/29 17:31:48    837s] Starting refinePlace ...
[10/29 17:31:48    838s] 
[10/29 17:31:48    838s] Running Spiral MT with 4 threads  fetchWidth=1024 
[10/29 17:31:48    838s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/29 17:31:48    838s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2514.4MB) @(0:13:58 - 0:13:58).
[10/29 17:31:48    838s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/29 17:31:48    838s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2514.4MB
[10/29 17:31:48    838s] Statistics of distance of Instance movement in refine placement:
[10/29 17:31:48    838s]   maximum (X+Y) =         0.00 um
[10/29 17:31:48    838s]   mean    (X+Y) =         0.00 um
[10/29 17:31:48    838s] Total instances moved : 0
[10/29 17:31:48    838s] Summary Report:
[10/29 17:31:48    838s] Instances move: 0 (out of 77 movable)
[10/29 17:31:48    838s] Instances flipped: 0
[10/29 17:31:48    838s] Mean displacement: 0.00 um
[10/29 17:31:48    838s] Max displacement: 0.00 um 
[10/29 17:31:48    838s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.339, REAL:0.342, MEM:2514.4M
[10/29 17:31:48    838s] Total net bbox length = 1.859e+04 (1.796e+04 6.264e+02) (ext = 1.146e+04)
[10/29 17:31:48    838s] [CPU] RefinePlace/total (cpu=0:00:01.3, real=0:00:01.0, mem=2514.4MB) @(0:13:57 - 0:13:58).
[10/29 17:31:48    838s] Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2514.4MB
[10/29 17:31:48    838s] *** Finished place_detail (0:13:58 mem=2514.4M) ***
[10/29 17:31:48    838s] OPERPROF: Finished RefinePlace at level 1, CPU:1.271, REAL:1.281, MEM:2514.4M
[10/29 17:31:48    838s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2514.4M
[10/29 17:31:48    838s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.026, REAL:0.026, MEM:2514.4M
[10/29 17:31:48    838s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2514.4M
[10/29 17:31:48    838s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2514.4M
[10/29 17:31:48    838s] Finished re-routing un-routed nets (0:00:00.0 2514.4M)
[10/29 17:31:48    838s] 
[10/29 17:31:48    838s] OPERPROF: Starting DPlace-Init at level 1, MEM:2514.4M
[10/29 17:31:48    838s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2514.4M
[10/29 17:31:48    838s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:2514.4M
[10/29 17:31:48    838s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:2514.4M
[10/29 17:31:48    838s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:2514.4M
[10/29 17:31:49    838s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:2514.4M
[10/29 17:31:49    838s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:2514.4M
[10/29 17:31:49    838s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:2514.4M
[10/29 17:31:49    838s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.009, REAL:0.009, MEM:2514.4M
[10/29 17:31:49    838s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:2514.4M
[10/29 17:31:49    838s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.035, REAL:0.035, MEM:2514.4M
[10/29 17:31:49    838s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:2514.4M
[10/29 17:31:50    839s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.953, REAL:0.961, MEM:2514.4M
[10/29 17:31:50    840s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:1.439, REAL:1.451, MEM:2514.4M
[10/29 17:31:50    840s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:1.439, REAL:1.451, MEM:2514.4M
[10/29 17:31:50    840s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2514.4M
[10/29 17:31:50    840s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2514.4M
[10/29 17:31:50    840s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:2514.4M
[10/29 17:31:50    840s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:2514.4M
[10/29 17:31:50    840s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:2514.4M
[10/29 17:31:50    840s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:2514.4M
[10/29 17:31:50    840s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.161, REAL:0.163, MEM:2514.4M
[10/29 17:31:50    840s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.185, REAL:0.187, MEM:2514.4M
[10/29 17:31:50    840s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2514.4M
[10/29 17:31:50    840s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.007, REAL:0.007, MEM:2514.4M
[10/29 17:31:50    840s] OPERPROF: Finished DPlace-Init at level 1, CPU:2.001, REAL:2.017, MEM:2514.4M
[10/29 17:31:51    841s] 
[10/29 17:31:51    841s] Density : 0.0001
[10/29 17:31:51    841s] Max route overflow : 0.0000
[10/29 17:31:51    841s] 
[10/29 17:31:51    841s] 
[10/29 17:31:51    841s] *** Finish Physical Update (cpu=0:00:06.4 real=0:00:07.0 mem=2514.4M) ***
[10/29 17:31:51    841s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2394.7M
[10/29 17:31:51    841s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.024, REAL:0.024, MEM:2394.7M
[10/29 17:31:51    841s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2394.7M
[10/29 17:31:51    841s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2394.7M
[10/29 17:31:51    841s] *** Finished Area Reclaim Optimization (cpu=0:00:12, real=0:00:12, mem=2318.40M, totSessionCpu=0:14:01).
[10/29 17:31:51    841s] ### Creating LA Mngr. totSessionCpu=0:14:01 mem=2318.4M
[10/29 17:31:51    841s] ### Creating LA Mngr, finished. totSessionCpu=0:14:01 mem=2318.4M
[10/29 17:31:51    841s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[10/29 17:31:51    841s] Type 'man IMPPTN-1250' for more detail.
[10/29 17:31:51    841s] [PSP]    Started earlyGlobalRoute kernel
[10/29 17:31:51    841s] [PSP]    Initial Peak syMemory usage = 2318.4 MB
[10/29 17:31:51    841s] (I)       Reading DB...
[10/29 17:31:51    841s] (I)       Read data from FE... (mem=2318.4M)
[10/29 17:31:51    841s] (I)       Read nodes and places... (mem=2318.4M)
[10/29 17:31:51    841s] (I)       Done Read nodes and places (cpu=0.549s, mem=2420.4M)
[10/29 17:31:51    841s] (I)       Read nets... (mem=2420.4M)
[10/29 17:31:51    841s] (I)       Done Read nets (cpu=0.000s, mem=2420.4M)
[10/29 17:31:51    841s] (I)       Done Read data from FE (cpu=0.549s, mem=2420.4M)
[10/29 17:31:51    841s] (I)       before initializing RouteDB syMemory usage = 2420.4 MB
[10/29 17:31:51    841s] (I)       congestionReportName   : 
[10/29 17:31:51    841s] (I)       layerRangeFor2DCongestion : 
[10/29 17:31:51    841s] (I)       buildTerm2TermWires    : 1
[10/29 17:31:51    841s] (I)       doTrackAssignment      : 1
[10/29 17:31:51    841s] (I)       dumpBookshelfFiles     : 0
[10/29 17:31:51    841s] (I)       numThreads             : 4
[10/29 17:31:51    841s] (I)       bufferingAwareRouting  : false
[10/29 17:31:51    841s] (I)       honorPin               : false
[10/29 17:31:51    841s] (I)       honorPinGuide          : true
[10/29 17:31:51    841s] (I)       honorPartition         : false
[10/29 17:31:51    841s] (I)       honorPartitionAllowFeedthru: false
[10/29 17:31:51    841s] (I)       allowPartitionCrossover: false
[10/29 17:31:51    841s] (I)       honorSingleEntry       : true
[10/29 17:31:51    841s] (I)       honorSingleEntryStrong : true
[10/29 17:31:51    841s] (I)       handleViaSpacingRule   : false
[10/29 17:31:51    841s] (I)       handleEolSpacingRule   : false
[10/29 17:31:51    841s] [NR-eGR] honorMsvRouteConstraint: false
[10/29 17:31:51    841s] (I)       PDConstraint           : none
[10/29 17:31:51    841s] (I)       expBetterNDRHandling   : false
[10/29 17:31:51    841s] (I)       routingEffortLevel     : 3
[10/29 17:31:51    841s] (I)       [10/29 17:31:51    841s] [NR-eGR] honorClockSpecNDR      : 0
effortLevel            : standard
[10/29 17:31:51    841s] (I)       relaxedTopLayerCeiling : 127
[10/29 17:31:51    841s] (I)       [10/29 17:31:51    841s] [NR-eGR] minRouteLayer          : 2
[10/29 17:31:51    841s] [NR-eGR] maxRouteLayer          : 127
relaxedBottomLayerFloor: 2
[10/29 17:31:51    841s] (I)       numRowsPerGCell        : 1
[10/29 17:31:51    841s] (I)       speedUpLargeDesign     : 0
[10/29 17:31:51    841s] (I)       multiThreadingTA       : 1
[10/29 17:31:51    841s] (I)       optimizationMode       : false
[10/29 17:31:51    841s] (I)       routeSecondPG          : false
[10/29 17:31:51    841s] (I)       scenicRatioForLayerRelax: 0.00
[10/29 17:31:51    841s] (I)       detourLimitForLayerRelax: 0.00
[10/29 17:31:51    841s] (I)       punchThroughDistance   : 500.00
[10/29 17:31:51    841s] (I)       scenicBound            : 1.15
[10/29 17:31:51    841s] (I)       maxScenicToAvoidBlk    : 100.00
[10/29 17:31:51    841s] (I)       source-to-sink ratio   : 0.00
[10/29 17:31:51    841s] (I)       targetCongestionRatioH : 1.00
[10/29 17:31:51    841s] (I)       targetCongestionRatioV : 1.00
[10/29 17:31:51    841s] (I)       layerCongestionRatio   : 0.70
[10/29 17:31:51    841s] (I)       m1CongestionRatio      : 0.10
[10/29 17:31:51    841s] (I)       m2m3CongestionRatio    : 0.70
[10/29 17:31:51    841s] (I)       localRouteEffort       : 1.00
[10/29 17:31:51    841s] (I)       numSitesBlockedByOneVia: 8.00
[10/29 17:31:51    841s] (I)       supplyScaleFactorH     : 1.00
[10/29 17:31:51    841s] (I)       supplyScaleFactorV     : 1.00
[10/29 17:31:51    841s] (I)       highlight3DOverflowFactor: 0.00
[10/29 17:31:51    841s] (I)       routeVias              : 
[10/29 17:31:51    841s] (I)       readTROption           : true
[10/29 17:31:51    841s] (I)       extraSpacingFactor     : 1.00
[10/29 17:31:51    841s] (I)       routeSelectedNetsOnly  : false
[10/29 17:31:51    841s] (I)       clkNetUseMaxDemand     : false
[10/29 17:31:51    841s] (I)       extraDemandForClocks   : 0
[10/29 17:31:51    841s] (I)       steinerRemoveLayers    : false
[10/29 17:31:51    841s] (I)       demoteLayerScenicScale : 1.00
[10/29 17:31:51    841s] [NR-eGR] numTracksPerClockWire  : 0
[10/29 17:31:51    841s] (I)       nonpreferLayerCostScale : 100.00
[10/29 17:31:51    841s] (I)       similarTopologyRoutingFast : false
[10/29 17:31:51    841s] (I)       spanningTreeRefinement : false
[10/29 17:31:51    841s] (I)       spanningTreeRefinementAlpha : -1.00
[10/29 17:31:51    841s] (I)       starting read tracks
[10/29 17:31:51    841s] (I)       build grid graph
[10/29 17:31:51    841s] (I)       build grid graph start
[10/29 17:31:51    841s] (I)       build grid graph end
[10/29 17:31:51    841s] (I)       merge level 0
[10/29 17:31:51    841s] (I)       numViaLayers=6
[10/29 17:31:51    841s] (I)       Reading via L1M1_PR for layer: 0 
[10/29 17:31:51    841s] (I)       Reading via M1M2_PR_M for layer: 1 
[10/29 17:31:51    841s] (I)       Reading via M2M3_PR_R for layer: 2 
[10/29 17:31:51    841s] (I)       Reading via M3M4_PR for layer: 3 
[10/29 17:31:51    841s] (I)       Reading via M4M5_PR for layer: 4 
[10/29 17:31:51    841s] (I)       end build via table
[10/29 17:31:51    841s] [NR-eGR] li1 has no routable track
[10/29 17:31:51    841s] [NR-eGR] met1 has single uniform track structure
[10/29 17:31:51    841s] [NR-eGR] met2 has single uniform track structure
[10/29 17:31:51    841s] [NR-eGR] met3 has single uniform track structure
[10/29 17:31:51    841s] [NR-eGR] met4 has single uniform track structure
[10/29 17:31:51    841s] [NR-eGR] met5 has single uniform track structure
[10/29 17:31:52    842s] [NR-eGR] Read 140028 PG shapes in 0.021 seconds
[10/29 17:31:52    842s] 
[10/29 17:31:52    842s] [NR-eGR] numRoutingBlks=0 numInstBlks=799012 numPGBlocks=140028 numBumpBlks=0 numBoundaryFakeBlks=0
[10/29 17:31:52    842s] [NR-eGR] Num Prerouted Nets = 4  Num Prerouted Wires = 81
[10/29 17:31:52    842s] (I)       readDataFromPlaceDB
[10/29 17:31:52    842s] (I)       Read net information..
[10/29 17:31:52    842s] (I)       Read testcase time = 0.000 seconds
[10/29 17:31:52    842s] 
[10/29 17:31:52    842s] [NR-eGR] Read numTotalNets=99  numIgnoredNets=4
[10/29 17:31:52    842s] (I)       read default dcut vias
[10/29 17:31:52    842s] (I)       Reading via L1M1_PR for layer: 0 
[10/29 17:31:52    842s] (I)       Reading via M1M2_PR_M for layer: 1 
[10/29 17:31:52    842s] (I)       Reading via M2M3_PR_R for layer: 2 
[10/29 17:31:52    842s] (I)       Reading via M3M4_PR for layer: 3 
[10/29 17:31:52    842s] (I)       Reading via M4M5_PR for layer: 4 
[10/29 17:31:52    842s] (I)       early_global_route_priority property id does not exist.
[10/29 17:31:52    842s] (I)       build grid graph start
[10/29 17:31:52    842s] (I)       build grid graph end
[10/29 17:31:52    842s] (I)       Model blockage into capacity
[10/29 17:31:52    842s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[10/29 17:31:53    842s] (I)       Modeling time = 0.897 seconds
[10/29 17:31:53    842s] 
[10/29 17:31:53    842s] (I)       Number of ignored nets = 4
[10/29 17:31:53    842s] (I)       Number of fixed nets = 4.  Ignored: Yes
[10/29 17:31:53    842s] (I)       Number of clock nets = 4.  Ignored: No
[10/29 17:31:53    842s] (I)       Number of analog nets = 0.  Ignored: Yes
[10/29 17:31:53    842s] (I)       Number of special nets = 0.  Ignored: Yes
[10/29 17:31:53    842s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[10/29 17:31:53    842s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[10/29 17:31:53    842s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[10/29 17:31:53    842s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[10/29 17:31:53    842s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/29 17:31:53    842s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2420.4 MB
[10/29 17:31:53    842s] (I)       Ndr track 0 does not exist
[10/29 17:31:53    842s] (I)       Ndr track 0 does not exist
[10/29 17:31:53    842s] (I)       Layer1  viaCost=200.00
[10/29 17:31:53    842s] (I)       Layer2  viaCost=200.00
[10/29 17:31:53    842s] (I)       Layer3  viaCost=300.00
[10/29 17:31:53    842s] (I)       Layer4  viaCost=200.00
[10/29 17:31:53    842s] (I)       Layer5  viaCost=200.00
[10/29 17:31:53    843s] (I)       ---------------------Grid Graph Info--------------------
[10/29 17:31:53    843s] (I)       Routing area        : (1840, 1840) - (4000000, 4000000)
[10/29 17:31:53    843s] (I)       Core area           : (10000, 10000) - (3990000, 3990000)
[10/29 17:31:53    843s] (I)       Site width          :   460  (dbu)
[10/29 17:31:53    843s] (I)       Row height          :  2720  (dbu)
[10/29 17:31:53    843s] (I)       GCell width         :  2720  (dbu)
[10/29 17:31:53    843s] (I)       GCell height        :  2720  (dbu)
[10/29 17:31:53    843s] (I)       Grid                :  1470  1470     6
[10/29 17:31:53    843s] (I)       Layer numbers       :     1     2     3     4     5     6
[10/29 17:31:53    843s] (I)       Vertical capacity   :     0     0  2720     0  2720     0
[10/29 17:31:53    843s] (I)       Horizontal capacity :     0  2720     0  2720     0  2720
[10/29 17:31:53    843s] (I)       Default wire width  :   170   140   140   300   300  1600
[10/29 17:31:53    843s] (I)       Default wire space  :   170   140   140   300   300  1600
[10/29 17:31:53    843s] (I)       Default wire pitch  :   340   280   280   600   600  3200
[10/29 17:31:53    843s] (I)       Default pitch size  :   340   340   460   610   690  3660
[10/29 17:31:53    843s] (I)       First track coord   :     0   310   570   410   570  2850
[10/29 17:31:53    843s] (I)       Num tracks per GCell:  8.00  8.00  5.91  4.46  3.94  0.74
[10/29 17:31:53    843s] (I)       Total num of tracks :     0 11764  8695  6557  5797  1092
[10/29 17:31:53    843s] (I)       Num of masks        :     1     1     1     1     1     1
[10/29 17:31:53    843s] (I)       Num of trim masks   :     0     0     0     0     0     0
[10/29 17:31:53    843s] (I)       --------------------------------------------------------
[10/29 17:31:53    843s] 
[10/29 17:31:53    843s] (I)       id=0  isDef=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[10/29 17:31:53    843s] (I)       Pitch:  L1=680  L2=560  L3=560  L4=1200  L5=1200  L6=6400
[10/29 17:31:53    843s] [NR-eGR] ============ Routing rule table ============
[10/29 17:31:53    843s] [NR-eGR] Rule id: 0  Nets: 0 
[10/29 17:31:53    843s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2
[10/29 17:31:53    843s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[10/29 17:31:53    843s] (I)       id=1  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[10/29 17:31:53    843s] (I)       Pitch:  L1=340  L2=340  L3=460  L4=610  L5=690  L6=3660[10/29 17:31:53    843s] [NR-eGR] Rule id: 1  Nets: 95 

[10/29 17:31:53    843s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[10/29 17:31:53    843s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[10/29 17:31:53    843s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[10/29 17:31:53    843s] [NR-eGR] ========================================
[10/29 17:31:53    843s] [NR-eGR] 
[10/29 17:31:53    843s] (I)       blocked tracks on layer2 : = 4289797 / 17293080 (24.81%)
[10/29 17:31:53    843s] (I)       blocked tracks on layer3 : = 597720 / 12781650 (4.68%)
[10/29 17:31:53    843s] (I)       blocked tracks on layer4 : = 978620 / 9638790 (10.15%)
[10/29 17:31:53    843s] (I)       blocked tracks on layer5 : = 1318500 / 8521590 (15.47%)
[10/29 17:31:53    843s] (I)       blocked tracks on layer6 : = 956645 / 1605240 (59.60%)
[10/29 17:31:53    843s] (I)       After initializing earlyGlobalRoute syMemory usage = 2507.0 MB
[10/29 17:31:53    843s] (I)       Loading and dumping file time : 1.78 seconds
[10/29 17:31:53    843s] (I)       ============= Initialization =============
[10/29 17:31:53    843s] (I)       totalPins=239  totalGlobalPin=239 (100.00%)
[10/29 17:31:53    843s] (I)       total 2D Cap : 41701146 = (22312803 H, 19388343 V)
[10/29 17:31:53    843s] (I)       ============  Phase 1a Route ============
[10/29 17:31:53    843s] [NR-eGR] Layer group 1: route 95 net(s) in layer range [2, 6]
[10/29 17:31:53    843s] (I)       Phase 1a runs 0.01 seconds
[10/29 17:31:53    843s] (I)       Usage: 6169 = (5947 H, 222 V) = (0.03% H, 0.00% V) = (1.618e+04um H, 6.038e+02um V)
[10/29 17:31:53    843s] (I)       
[10/29 17:31:53    843s] (I)       ============  Phase 1b Route ============
[10/29 17:31:53    843s] (I)       Usage: 6169 = (5947 H, 222 V) = (0.03% H, 0.00% V) = (1.618e+04um H, 6.038e+02um V)
[10/29 17:31:53    843s] (I)       
[10/29 17:31:53    843s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.677968e+04um
[10/29 17:31:53    843s] (I)       ============  Phase 1c Route ============
[10/29 17:31:53    843s] (I)       Usage: 6169 = (5947 H, 222 V) = (0.03% H, 0.00% V) = (1.618e+04um H, 6.038e+02um V)
[10/29 17:31:53    843s] (I)       
[10/29 17:31:53    843s] (I)       ============  Phase 1d Route ============
[10/29 17:31:53    843s] (I)       Usage: 6169 = (5947 H, 222 V) = (0.03% H, 0.00% V) = (1.618e+04um H, 6.038e+02um V)
[10/29 17:31:53    843s] (I)       
[10/29 17:31:53    843s] (I)       ============  Phase 1e Route ============
[10/29 17:31:53    843s] (I)       Phase 1e runs 0.00 seconds
[10/29 17:31:53    843s] (I)       Usage: 6169 = (5947 H, 222 V) = (0.03% H, 0.00% V) = (1.618e+04um H, 6.038e+02um V)
[10/29 17:31:53    843s] (I)       
[10/29 17:31:53    843s] (I)       ============  Phase 1l Route ============
[10/29 17:31:53    843s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.677968e+04um
[10/29 17:31:53    843s] [NR-eGR] 
[10/29 17:31:53    843s] (I)       Phase 1l runs 0.00 seconds
[10/29 17:31:53    843s] (I)       
[10/29 17:31:53    843s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[10/29 17:31:53    843s] [NR-eGR]                        OverCon            
[10/29 17:31:53    843s] [NR-eGR]                         #Gcell     %Gcell
[10/29 17:31:53    843s] [NR-eGR]       Layer                (1)    OverCon 
[10/29 17:31:53    843s] [NR-eGR] ----------------------------------------------
[10/29 17:31:53    843s] [NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[10/29 17:31:53    843s] [NR-eGR]    met1  (2)         2( 0.00%)   ( 0.00%) 
[10/29 17:31:53    843s] [NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[10/29 17:31:53    843s] [NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[10/29 17:31:53    843s] [NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[10/29 17:31:53    843s] [NR-eGR]    met5  (6)         0( 0.00%)   ( 0.00%) 
[10/29 17:31:53    843s] [NR-eGR] ----------------------------------------------
[10/29 17:31:53    843s] [NR-eGR] Total                2( 0.00%)   ( 0.00%) 
[10/29 17:31:53    843s] [NR-eGR] 
[10/29 17:31:53    843s] (I)       Total Global Routing Runtime: 0.72 seconds
[10/29 17:31:54    844s] (I)       total 2D Cap : 41701835 = (22313012 H, 19388823 V)
[10/29 17:31:54    844s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[10/29 17:31:54    844s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[10/29 17:31:54    844s] (I)       ============= track Assignment ============
[10/29 17:31:54    844s] (I)       extract Global 3D Wires
[10/29 17:31:54    844s] (I)       Extract Global WL : time=0.00
[10/29 17:31:54    844s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[10/29 17:31:54    844s] (I)       Initialization real time=0.00 seconds
[10/29 17:31:54    844s] (I)       Run Multi-thread track assignment
[10/29 17:31:54    844s] (I)       Kernel real time=0.21 seconds
[10/29 17:31:54    844s] (I)       End Greedy Track Assignment
[10/29 17:31:54    844s] [NR-eGR] --------------------------------------------------------------------------
[10/29 17:31:54    844s] [NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 221
[10/29 17:31:54    844s] [NR-eGR]   met1  (2H) length: 1.468743e+04um, number of vias: 352
[10/29 17:31:54    844s] [NR-eGR]   met2  (3V) length: 7.990300e+02um, number of vias: 39
[10/29 17:31:54    844s] [NR-eGR]   met3  (4H) length: 3.292220e+03um, number of vias: 11
[10/29 17:31:54    844s] [NR-eGR]   met4  (5V) length: 2.524000e+01um, number of vias: 0
[10/29 17:31:54    844s] [NR-eGR]   met5  (6H) length: 0.000000e+00um, number of vias: 0
[10/29 17:31:54    844s] [NR-eGR] Total length: 1.880393e+04um, number of vias: 623
[10/29 17:31:54    844s] [NR-eGR] --------------------------------------------------------------------------
[10/29 17:31:54    844s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[10/29 17:31:54    844s] [NR-eGR] --------------------------------------------------------------------------
[10/29 17:31:54    844s] [NR-eGR] End Peak syMemory usage = 2485.5 MB
[10/29 17:31:54    844s] [NR-eGR] Early Global Router Kernel+IO runtime : 3.65 seconds
[10/29 17:31:54    844s] Extraction called for design 'fir' of instances=399479 and nets=121 using extraction engine 'pre_route' .
[10/29 17:31:54    844s] pre_route RC Extraction called for design fir.
[10/29 17:31:54    844s] RC Extraction called in multi-corner(2) mode.
[10/29 17:31:54    844s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/29 17:31:54    844s] Type 'man IMPEXT-6197' for more detail.
[10/29 17:31:54    844s] RCMode: PreRoute
[10/29 17:31:54    844s]       RC Corner Indexes            0       1   
[10/29 17:31:54    844s] Capacitance Scaling Factor   : 1.00000 1.00000 
[10/29 17:31:54    844s] Resistance Scaling Factor    : 1.00000 1.00000 
[10/29 17:31:54    844s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[10/29 17:31:54    844s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[10/29 17:31:54    844s] Shrink Factor                : 1.00000
[10/29 17:31:54    844s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/29 17:31:54    844s] Updating RC grid for preRoute extraction ...
[10/29 17:31:54    844s] Initializing multi-corner resistance tables ...
[10/29 17:31:55    845s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 2290.379M)
[10/29 17:31:55    845s] Compute RC Scale Done ...
[10/29 17:31:55    845s] [hotspot] +------------+---------------+---------------+
[10/29 17:31:55    845s] [hotspot] |            |   max hotspot | total hotspot |
[10/29 17:31:55    845s] [hotspot] +------------+---------------+---------------+
[10/29 17:31:55    845s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[10/29 17:31:55    845s] [hotspot] | normalized |          0.00 |          0.00 |
[10/29 17:31:55    845s] [hotspot] +------------+---------------+---------------+
[10/29 17:31:55    845s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/29 17:31:55    845s] #################################################################################
[10/29 17:31:55    845s] # Design Stage: PreRoute
[10/29 17:31:55    845s] # Design Name: fir
[10/29 17:31:55    845s] # Design Mode: 130nm
[10/29 17:31:55    845s] # Analysis Mode: MMMC OCV 
[10/29 17:31:55    845s] # Parasitics Mode: No SPEF/RCDB
[10/29 17:31:55    845s] # Signoff Settings: SI Off 
[10/29 17:31:55    845s] #################################################################################
[10/29 17:31:55    845s] Topological Sorting (REAL = 0:00:00.0, MEM = 2306.6M, InitMEM = 2306.6M)
[10/29 17:31:55    845s] Calculate early delays in OCV mode...
[10/29 17:31:55    845s] Calculate late delays in OCV mode...
[10/29 17:31:55    845s] Start delay calculation (fullDC) (4 T). (MEM=2306.61)
[10/29 17:31:55    845s] End AAE Lib Interpolated Model. (MEM=2330.81 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 17:31:55    845s] Total number of fetched objects 99
[10/29 17:31:55    845s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[10/29 17:31:55    845s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 17:31:55    845s] End delay calculation. (MEM=2527.7 CPU=0:00:00.1 REAL=0:00:00.0)
[10/29 17:31:55    845s] End delay calculation (fullDC). (MEM=2527.7 CPU=0:00:00.3 REAL=0:00:00.0)
[10/29 17:31:55    845s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 2527.7M) ***
[10/29 17:31:55    845s] Begin: GigaOpt postEco DRV Optimization
[10/29 17:31:55    845s] Info: 4 nets with fixed/cover wires excluded.
[10/29 17:31:55    845s] Info: 4 clock nets excluded from IPO operation.
[10/29 17:31:55    845s] PhyDesignGrid: maxLocalDensity 0.98
[10/29 17:31:55    845s] ### Creating PhyDesignMc. totSessionCpu=0:14:06 mem=2495.7M
[10/29 17:31:55    845s] OPERPROF: Starting DPlace-Init at level 1, MEM:2495.7M
[10/29 17:31:55    846s] #spOpts: N=130 mergeVia=F cut2cut 
[10/29 17:31:56    846s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2495.7M
[10/29 17:31:56    846s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:2495.7M
[10/29 17:31:56    846s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:2495.7M
[10/29 17:31:56    846s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:2495.7M
[10/29 17:31:56    846s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:2495.7M
[10/29 17:31:56    846s] Core basic site is unithd
[10/29 17:31:56    846s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:2495.7M
[10/29 17:31:56    846s] SiteArray: one-level site array dimensions = 1463 x 8652
[10/29 17:31:56    846s] SiteArray: use 50,631,504 bytes
[10/29 17:31:56    846s] SiteArray: current memory after site array memory allocatiion 2495.7M
[10/29 17:31:56    846s] SiteArray: FP blocked sites are writable
[10/29 17:31:56    846s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:2495.7M
[10/29 17:31:56    846s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.000, MEM:2495.7M
[10/29 17:31:56    846s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:2495.7M
[10/29 17:31:56    846s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.155, REAL:0.156, MEM:2495.7M
[10/29 17:31:56    846s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:2495.7M
[10/29 17:31:56    846s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:2495.7M
[10/29 17:31:56    846s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:2495.7M
[10/29 17:31:56    846s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:2495.7M
[10/29 17:31:56    846s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.234, REAL:0.236, MEM:2495.7M
[10/29 17:31:56    846s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:2495.7M
[10/29 17:31:56    846s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.000, REAL:0.000, MEM:2495.7M
[10/29 17:31:56    846s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:2495.7M
[10/29 17:31:56    846s] OPERPROF:           Starting RoutingBlockageAnalysis at level 6, MEM:2495.7M
[10/29 17:31:56    846s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[10/29 17:31:56    846s] Mark StBox On SiteArr starts
[10/29 17:31:56    846s] Mark StBox On SiteArr ends
[10/29 17:31:56    846s] OPERPROF:           Finished RoutingBlockageAnalysis at level 6, CPU:0.293, REAL:0.085, MEM:2527.7M
[10/29 17:31:56    846s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:0.299, REAL:0.092, MEM:2527.7M
[10/29 17:31:56    846s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:2527.7M
[10/29 17:31:56    846s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.025, REAL:0.026, MEM:2527.7M
[10/29 17:31:56    846s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:0.663, REAL:0.461, MEM:2527.7M
[10/29 17:31:56    846s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:2527.7M
[10/29 17:31:56    846s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.010, REAL:0.010, MEM:2527.7M
[10/29 17:31:56    846s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:2527.7M
[10/29 17:31:56    847s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.035, REAL:0.035, MEM:2527.7M
[10/29 17:31:56    847s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:2527.7M
[10/29 17:31:57    848s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:1.005, REAL:1.014, MEM:2527.7M
[10/29 17:31:57    848s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:1.936, REAL:1.744, MEM:2527.7M
[10/29 17:31:57    848s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:1.936, REAL:1.745, MEM:2527.7M
[10/29 17:31:57    848s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2527.7M
[10/29 17:31:57    848s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2527.7M
[10/29 17:31:57    848s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:2527.7M
[10/29 17:31:57    848s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:2527.7M
[10/29 17:31:57    848s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:2527.7M
[10/29 17:31:57    848s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:2527.7M
[10/29 17:31:57    848s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.165, REAL:0.167, MEM:2527.7M
[10/29 17:31:57    848s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.189, REAL:0.191, MEM:2527.7M
[10/29 17:31:58    848s] [CPU] DPlace-Init (cpu=0:00:02.5, real=0:00:03.0, mem=2527.7MB).
[10/29 17:31:58    848s] OPERPROF: Finished DPlace-Init at level 1, CPU:2.497, REAL:2.311, MEM:2527.7M
[10/29 17:31:58    849s] ### Creating PhyDesignMc, finished. totSessionCpu=0:14:09 mem=2527.7M
[10/29 17:31:58    849s] 
[10/29 17:31:58    849s] #optDebug: {2, 1.000, 0.8500} {3, 0.338, 0.6416} {4, 0.338, 0.6416} {5, 0.029, 0.3435} {6, 0.029, 0.3435} 
[10/29 17:31:58    849s] ### Creating LA Mngr. totSessionCpu=0:14:10 mem=2527.7M
[10/29 17:31:58    849s] ### Creating LA Mngr, finished. totSessionCpu=0:14:10 mem=2527.7M
[10/29 17:31:59    850s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2621.2M
[10/29 17:31:59    850s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.007, REAL:0.007, MEM:2621.2M
[10/29 17:31:59    850s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/29 17:31:59    850s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[10/29 17:31:59    850s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/29 17:31:59    850s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[10/29 17:31:59    850s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/29 17:31:59    850s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/29 17:31:59    850s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     2.27|     0.00|       0|       0|       0|   0.01|          |         |
[10/29 17:31:59    850s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/29 17:31:59    850s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     2.27|     0.00|       0|       0|       0|   0.01| 0:00:00.0|  2637.2M|
[10/29 17:31:59    850s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/29 17:31:59    850s] **** Begin NDR-Layer Usage Statistics ****
[10/29 17:31:59    850s] Layer 3 has 4 constrained nets 
[10/29 17:31:59    850s] **** End NDR-Layer Usage Statistics ****
[10/29 17:31:59    850s] 
[10/29 17:31:59    850s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2637.2M) ***
[10/29 17:31:59    850s] 
[10/29 17:31:59    850s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2526.2M
[10/29 17:31:59    850s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.024, REAL:0.025, MEM:2526.2M
[10/29 17:32:00    850s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2526.2M
[10/29 17:32:00    850s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2526.2M
[10/29 17:32:00    850s] End: GigaOpt postEco DRV Optimization
[10/29 17:32:00    850s] **INFO: Flow update: Design timing is met.
[10/29 17:32:00    850s] **INFO: Flow update: Design timing is met.
[10/29 17:32:00    850s] **INFO: Flow update: Design timing is met.
[10/29 17:32:00    850s] *** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
[10/29 17:32:00    850s] ### Creating LA Mngr. totSessionCpu=0:14:11 mem=2526.2M
[10/29 17:32:00    850s] ### Creating LA Mngr, finished. totSessionCpu=0:14:11 mem=2526.2M
[10/29 17:32:00    850s] Re-routed 0 nets
[10/29 17:32:00    850s] #optDebug: fT-D <X 1 0 0 0>
[10/29 17:32:00    850s] #optDebug: fT-D <X 1 0 0 0>
[10/29 17:32:00    850s] 
[10/29 17:32:00    850s] Active setup views:
[10/29 17:32:00    850s]  ss_100C_1v60.setup_view
[10/29 17:32:00    850s]   Dominating endpoints: 0
[10/29 17:32:00    850s]   Dominating TNS: -0.000
[10/29 17:32:00    850s] 
[10/29 17:32:00    851s] Extraction called for design 'fir' of instances=399479 and nets=121 using extraction engine 'pre_route' .
[10/29 17:32:00    851s] pre_route RC Extraction called for design fir.
[10/29 17:32:00    851s] RC Extraction called in multi-corner(2) mode.
[10/29 17:32:00    851s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/29 17:32:00    851s] Type 'man IMPEXT-6197' for more detail.
[10/29 17:32:00    851s] RCMode: PreRoute
[10/29 17:32:00    851s]       RC Corner Indexes            0       1   
[10/29 17:32:00    851s] Capacitance Scaling Factor   : 1.00000 1.00000 
[10/29 17:32:00    851s] Resistance Scaling Factor    : 1.00000 1.00000 
[10/29 17:32:00    851s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[10/29 17:32:00    851s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[10/29 17:32:00    851s] Shrink Factor                : 1.00000
[10/29 17:32:00    851s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/29 17:32:00    851s] Initializing multi-corner resistance tables ...
[10/29 17:32:00    851s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 2504.016M)
[10/29 17:32:00    851s] cleaningup cpe interface
[10/29 17:32:00    851s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[10/29 17:32:00    851s] Type 'man IMPPTN-1250' for more detail.
[10/29 17:32:00    851s] [NR-eGR] Started earlyGlobalRoute kernel
[10/29 17:32:00    851s] [NR-eGR] Initial Peak syMemory usage = 2504.0 MB
[10/29 17:32:00    851s] (I)       Reading DB...
[10/29 17:32:00    851s] (I)       Read data from FE... (mem=2504.0M)
[10/29 17:32:00    851s] (I)       Read nodes and places... (mem=2504.0M)
[10/29 17:32:01    852s] (I)       Done Read nodes and places (cpu=0.751s, mem=2572.0M)
[10/29 17:32:01    852s] (I)       Read nets... (mem=2572.0M)
[10/29 17:32:01    852s] (I)       Done Read nets (cpu=0.001s, mem=2572.0M)
[10/29 17:32:01    852s] (I)       Done Read data from FE (cpu=0.752s, mem=2572.0M)
[10/29 17:32:01    852s] (I)       before initializing RouteDB syMemory usage = 2572.0 MB
[10/29 17:32:01    852s] (I)       congestionReportName   : 
[10/29 17:32:01    852s] (I)       layerRangeFor2DCongestion : 
[10/29 17:32:01    852s] (I)       buildTerm2TermWires    : 0
[10/29 17:32:01    852s] (I)       doTrackAssignment      : 1
[10/29 17:32:01    852s] (I)       dumpBookshelfFiles     : 0
[10/29 17:32:01    852s] (I)       numThreads             : 4
[10/29 17:32:01    852s] (I)       bufferingAwareRouting  : false
[10/29 17:32:01    852s] (I)       honorPin               : false
[10/29 17:32:01    852s] (I)       honorPinGuide          : true
[10/29 17:32:01    852s] (I)       honorPartition         : false
[10/29 17:32:01    852s] (I)       honorPartitionAllowFeedthru: false
[10/29 17:32:01    852s] (I)       allowPartitionCrossover: false
[10/29 17:32:01    852s] (I)       honorSingleEntry       : true
[10/29 17:32:01    852s] (I)       honorSingleEntryStrong : true
[10/29 17:32:01    852s] (I)       handleViaSpacingRule   : false
[10/29 17:32:01    852s] (I)       handleEolSpacingRule   : false
[10/29 17:32:01    852s] (I)       PDConstraint           : none
[10/29 17:32:01    852s] (I)       expBetterNDRHandling   : false
[10/29 17:32:01    852s] (I)       routingEffortLevel     : 3
[10/29 17:32:01    852s] (I)       effortLevel            : standard
[10/29 17:32:01    852s] (I)       [10/29 17:32:01    852s] [NR-eGR] honorMsvRouteConstraint: false
relaxedTopLayerCeiling : 127
[10/29 17:32:01    852s] (I)       relaxedBottomLayerFloor: 2
[10/29 17:32:01    852s] (I)       numRowsPerGCell        : 1
[10/29 17:32:01    852s] (I)       speedUpLargeDesign     : 0
[10/29 17:32:01    852s] (I)       multiThreadingTA       : 1
[10/29 17:32:01    852s] (I)       [10/29 17:32:01    852s] [NR-eGR] honorClockSpecNDR      : 0
[10/29 17:32:01    852s] [NR-eGR] minRouteLayer          : 2
[10/29 17:32:01    852s] [NR-eGR] maxRouteLayer          : 127
optimizationMode       : false
[10/29 17:32:01    852s] (I)       routeSecondPG          : false
[10/29 17:32:01    852s] (I)       scenicRatioForLayerRelax: 0.00
[10/29 17:32:01    852s] (I)       detourLimitForLayerRelax: 0.00
[10/29 17:32:01    852s] (I)       punchThroughDistance   : 500.00
[10/29 17:32:01    852s] (I)       scenicBound            : 1.15
[10/29 17:32:01    852s] (I)       maxScenicToAvoidBlk    : 100.00
[10/29 17:32:01    852s] (I)       source-to-sink ratio   : 0.00
[10/29 17:32:01    852s] (I)       targetCongestionRatioH : 1.00
[10/29 17:32:01    852s] (I)       targetCongestionRatioV : 1.00
[10/29 17:32:01    852s] (I)       layerCongestionRatio   : 0.70
[10/29 17:32:01    852s] (I)       m1CongestionRatio      : 0.10
[10/29 17:32:01    852s] (I)       m2m3CongestionRatio    : 0.70
[10/29 17:32:01    852s] (I)       localRouteEffort       : 1.00
[10/29 17:32:01    852s] (I)       numSitesBlockedByOneVia: 8.00
[10/29 17:32:01    852s] (I)       supplyScaleFactorH     : 1.00
[10/29 17:32:01    852s] (I)       supplyScaleFactorV     : 1.00
[10/29 17:32:01    852s] (I)       highlight3DOverflowFactor: 0.00
[10/29 17:32:01    852s] (I)       routeVias              : 
[10/29 17:32:01    852s] (I)       readTROption           : true
[10/29 17:32:01    852s] (I)       extraSpacingFactor     : 1.00
[10/29 17:32:01    852s] (I)       routeSelectedNetsOnly  : false
[10/29 17:32:01    852s] (I)       clkNetUseMaxDemand     : false
[10/29 17:32:01    852s] (I)       extraDemandForClocks   : 0
[10/29 17:32:01    852s] (I)       steinerRemoveLayers    : false
[10/29 17:32:01    852s] (I)       demoteLayerScenicScale : 1.00
[10/29 17:32:01    852s] (I)       nonpreferLayerCostScale : 100.00
[10/29 17:32:01    852s] (I)       similarTopologyRoutingFast : false
[10/29 17:32:01    852s] [NR-eGR] numTracksPerClockWire  : 0
[10/29 17:32:01    852s] (I)       spanningTreeRefinement : false
[10/29 17:32:01    852s] (I)       spanningTreeRefinementAlpha : -1.00
[10/29 17:32:01    852s] (I)       starting read tracks
[10/29 17:32:01    852s] (I)       build grid graph
[10/29 17:32:01    852s] (I)       build grid graph start
[10/29 17:32:01    852s] (I)       build grid graph end
[10/29 17:32:01    852s] (I)       merge level 0
[10/29 17:32:01    852s] (I)       numViaLayers=6
[10/29 17:32:01    852s] (I)       [10/29 17:32:01    852s] [NR-eGR] li1 has no routable track
[10/29 17:32:01    852s] [NR-eGR] met1 has single uniform track structure
[10/29 17:32:01    852s] [NR-eGR] met2 has single uniform track structure
[10/29 17:32:01    852s] [NR-eGR] met3 has single uniform track structure
[10/29 17:32:01    852s] [NR-eGR] met4 has single uniform track structure
[10/29 17:32:01    852s] [NR-eGR] met5 has single uniform track structure
Reading via L1M1_PR for layer: 0 
[10/29 17:32:01    852s] (I)       Reading via M1M2_PR_M for layer: 1 
[10/29 17:32:01    852s] (I)       Reading via M2M3_PR_R for layer: 2 
[10/29 17:32:01    852s] (I)       Reading via M3M4_PR for layer: 3 
[10/29 17:32:01    852s] (I)       Reading via M4M5_PR for layer: 4 
[10/29 17:32:01    852s] (I)       end build via table
[10/29 17:32:01    852s] [NR-eGR] Read 140028 PG shapes in 0.023 seconds
[10/29 17:32:01    852s] 
[10/29 17:32:01    852s] [NR-eGR] numRoutingBlks=0 numInstBlks=799012 numPGBlocks=140028 numBumpBlks=0 numBoundaryFakeBlks=0
[10/29 17:32:01    852s] [NR-eGR] Num Prerouted Nets = 4  Num Prerouted Wires = 81
[10/29 17:32:01    852s] (I)       readDataFromPlaceDB
[10/29 17:32:01    852s] (I)       Read net information..
[10/29 17:32:01    852s] (I)       Read testcase time = 0.000 seconds
[10/29 17:32:01    852s] 
[10/29 17:32:01    852s] [NR-eGR] Read numTotalNets=99  numIgnoredNets=4
[10/29 17:32:01    852s] (I)       read default dcut vias
[10/29 17:32:01    852s] (I)       Reading via L1M1_PR for layer: 0 
[10/29 17:32:01    852s] (I)       Reading via M1M2_PR_M for layer: 1 
[10/29 17:32:01    852s] (I)       Reading via M2M3_PR_R for layer: 2 
[10/29 17:32:01    852s] (I)       Reading via M3M4_PR for layer: 3 
[10/29 17:32:01    852s] (I)       Reading via M4M5_PR for layer: 4 
[10/29 17:32:01    852s] (I)       early_global_route_priority property id does not exist.
[10/29 17:32:01    852s] (I)       build grid graph start
[10/29 17:32:01    852s] (I)       build grid graph end
[10/29 17:32:01    852s] (I)       Model blockage into capacity
[10/29 17:32:01    852s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[10/29 17:32:02    853s] (I)       Modeling time = 0.931 seconds
[10/29 17:32:02    853s] 
[10/29 17:32:02    853s] (I)       Number of ignored nets = 4
[10/29 17:32:02    853s] (I)       Number of fixed nets = 4.  Ignored: Yes
[10/29 17:32:02    853s] (I)       Number of clock nets = 4.  Ignored: No
[10/29 17:32:02    853s] (I)       Number of analog nets = 0.  Ignored: Yes
[10/29 17:32:02    853s] (I)       Number of special nets = 0.  Ignored: Yes
[10/29 17:32:02    853s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[10/29 17:32:02    853s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[10/29 17:32:02    853s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[10/29 17:32:02    853s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[10/29 17:32:02    853s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/29 17:32:02    853s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2572.0 MB
[10/29 17:32:02    853s] (I)       Ndr track 0 does not exist
[10/29 17:32:02    853s] (I)       Ndr track 0 does not exist
[10/29 17:32:02    853s] (I)       Layer1  viaCost=200.00
[10/29 17:32:02    853s] (I)       Layer2  viaCost=200.00
[10/29 17:32:02    853s] (I)       Layer3  viaCost=300.00
[10/29 17:32:02    853s] (I)       Layer4  viaCost=200.00
[10/29 17:32:02    853s] (I)       Layer5  viaCost=200.00
[10/29 17:32:02    853s] (I)       ---------------------Grid Graph Info--------------------
[10/29 17:32:02    853s] (I)       Routing area        : (1840, 1840) - (4000000, 4000000)
[10/29 17:32:02    853s] (I)       Core area           : (10000, 10000) - (3990000, 3990000)
[10/29 17:32:02    853s] (I)       Site width          :   460  (dbu)
[10/29 17:32:02    853s] (I)       Row height          :  2720  (dbu)
[10/29 17:32:02    853s] (I)       GCell width         :  2720  (dbu)
[10/29 17:32:02    853s] (I)       GCell height        :  2720  (dbu)
[10/29 17:32:02    853s] (I)       Grid                :  1470  1470     6
[10/29 17:32:02    853s] (I)       Layer numbers       :     1     2     3     4     5     6
[10/29 17:32:02    853s] (I)       Vertical capacity   :     0     0  2720     0  2720     0
[10/29 17:32:02    853s] (I)       Horizontal capacity :     0  2720     0  2720     0  2720
[10/29 17:32:02    853s] (I)       Default wire width  :   170   140   140   300   300  1600
[10/29 17:32:02    853s] (I)       Default wire space  :   170   140   140   300   300  1600
[10/29 17:32:02    853s] (I)       Default wire pitch  :   340   280   280   600   600  3200
[10/29 17:32:02    853s] (I)       Default pitch size  :   340   340   460   610   690  3660
[10/29 17:32:02    853s] (I)       First track coord   :     0   310   570   410   570  2850
[10/29 17:32:02    853s] (I)       Num tracks per GCell:  8.00  8.00  5.91  4.46  3.94  0.74
[10/29 17:32:02    853s] (I)       Total num of tracks :     0 11764  8695  6557  5797  1092
[10/29 17:32:02    853s] (I)       Num of masks        :     1     1     1     1     1     1
[10/29 17:32:02    853s] (I)       Num of trim masks   :     0     0     0     0     0     0
[10/29 17:32:02    853s] (I)       --------------------------------------------------------
[10/29 17:32:02    853s] 
[10/29 17:32:02    853s] (I)       id=0  isDef=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[10/29 17:32:02    853s] (I)       Pitch:  L1=680  L2=560  L3=560  L4=1200  L5=1200  L6=6400
[10/29 17:32:02    853s] (I)       NumUsedTracks:[10/29 17:32:02    853s] [NR-eGR] ============ Routing rule table ============
[10/29 17:32:02    853s] [NR-eGR] Rule id: 0  Nets: 0 
  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2
[10/29 17:32:02    853s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[10/29 17:32:02    853s] (I)       id=1  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[10/29 17:32:02    853s] (I)       Pitch:  L1=340  L2=340  L3=460[10/29 17:32:02    853s] [NR-eGR] Rule id: 1  Nets: 95 
  L4=610  L5=690  L6=3660
[10/29 17:32:02    853s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[10/29 17:32:02    853s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[10/29 17:32:02    853s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[10/29 17:32:02    853s] [NR-eGR] ========================================
[10/29 17:32:02    853s] [NR-eGR] 
[10/29 17:32:02    853s] (I)       blocked tracks on layer2 : = 4289797 / 17293080 (24.81%)
[10/29 17:32:02    853s] (I)       blocked tracks on layer3 : = 597720 / 12781650 (4.68%)
[10/29 17:32:02    853s] (I)       blocked tracks on layer4 : = 978620 / 9638790 (10.15%)
[10/29 17:32:02    853s] (I)       blocked tracks on layer5 : = 1318500 / 8521590 (15.47%)
[10/29 17:32:02    853s] (I)       blocked tracks on layer6 : = 956645 / 1605240 (59.60%)
[10/29 17:32:02    853s] (I)       After initializing earlyGlobalRoute syMemory usage = 2658.6 MB
[10/29 17:32:02    853s] (I)       Loading and dumping file time : 2.07 seconds
[10/29 17:32:02    853s] (I)       ============= Initialization =============
[10/29 17:32:02    853s] (I)       totalPins=239  totalGlobalPin=239 (100.00%)
[10/29 17:32:02    853s] (I)       total 2D Cap : 41701146 = (22312803 H, 19388343 V)
[10/29 17:32:02    853s] (I)       ============  Phase 1a Route ============
[10/29 17:32:02    853s] [NR-eGR] Layer group 1: route 95 net(s) in layer range [2, 6]
[10/29 17:32:02    853s] (I)       Phase 1a runs 0.01 seconds
[10/29 17:32:02    853s] (I)       Usage: 6169 = (5947 H, 222 V) = (0.03% H, 0.00% V) = (1.618e+04um H, 6.038e+02um V)
[10/29 17:32:02    853s] (I)       
[10/29 17:32:02    853s] (I)       ============  Phase 1b Route ============
[10/29 17:32:02    853s] (I)       Usage: 6169 = (5947 H, 222 V) = (0.03% H, 0.00% V) = (1.618e+04um H, 6.038e+02um V)
[10/29 17:32:02    853s] (I)       
[10/29 17:32:02    853s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.677968e+04um
[10/29 17:32:02    853s] (I)       ============  Phase 1c Route ============
[10/29 17:32:02    853s] (I)       Usage: 6169 = (5947 H, 222 V) = (0.03% H, 0.00% V) = (1.618e+04um H, 6.038e+02um V)
[10/29 17:32:02    853s] (I)       
[10/29 17:32:02    853s] (I)       ============  Phase 1d Route ============
[10/29 17:32:02    853s] (I)       Usage: 6169 = (5947 H, 222 V) = (0.03% H, 0.00% V) = (1.618e+04um H, 6.038e+02um V)
[10/29 17:32:02    853s] (I)       
[10/29 17:32:02    853s] (I)       ============  Phase 1e Route ============
[10/29 17:32:02    853s] (I)       Phase 1e runs 0.00 seconds
[10/29 17:32:02    853s] (I)       Usage: 6169 = (5947 H, 222 V) = (0.03% H, 0.00% V) = (1.618e+04um H, 6.038e+02um V)
[10/29 17:32:02    853s] (I)       
[10/29 17:32:02    853s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.677968e+04um
[10/29 17:32:02    853s] [NR-eGR] 
[10/29 17:32:02    853s] (I)       ============  Phase 1l Route ============
[10/29 17:32:03    853s] (I)       Phase 1l runs 0.00 seconds
[10/29 17:32:03    854s] (I)       
[10/29 17:32:03    854s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[10/29 17:32:03    854s] [NR-eGR]                        OverCon            
[10/29 17:32:03    854s] [NR-eGR]                         #Gcell     %Gcell
[10/29 17:32:03    854s] [NR-eGR]       Layer                (1)    OverCon 
[10/29 17:32:03    854s] [NR-eGR] ----------------------------------------------
[10/29 17:32:03    854s] [NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[10/29 17:32:03    854s] [NR-eGR]    met1  (2)         2( 0.00%)   ( 0.00%) 
[10/29 17:32:03    854s] [NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[10/29 17:32:03    854s] [NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[10/29 17:32:03    854s] [NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[10/29 17:32:03    854s] [NR-eGR]    met5  (6)         0( 0.00%)   ( 0.00%) 
[10/29 17:32:03    854s] [NR-eGR] ----------------------------------------------
[10/29 17:32:03    854s] [NR-eGR] Total                2( 0.00%)   ( 0.00%) 
[10/29 17:32:03    854s] [NR-eGR] 
[10/29 17:32:03    854s] (I)       Total Global Routing Runtime: 0.76 seconds
[10/29 17:32:03    854s] (I)       total 2D Cap : 41701835 = (22313012 H, 19388823 V)
[10/29 17:32:04    854s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[10/29 17:32:04    854s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[10/29 17:32:04    854s] [NR-eGR] End Peak syMemory usage = 2658.6 MB
[10/29 17:32:04    854s] [NR-eGR] Early Global Router Kernel+IO runtime : 3.55 seconds
[10/29 17:32:04    854s] [hotspot] +------------+---------------+---------------+
[10/29 17:32:04    854s] [hotspot] |            |   max hotspot | total hotspot |
[10/29 17:32:04    854s] [hotspot] +------------+---------------+---------------+
[10/29 17:32:04    855s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[10/29 17:32:04    855s] [hotspot] | normalized |          0.00 |          0.00 |
[10/29 17:32:04    855s] [hotspot] +------------+---------------+---------------+
[10/29 17:32:04    855s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/29 17:32:04    855s] Deleting Cell Server ...
[10/29 17:32:04    855s] Deleting Lib Analyzer.
[10/29 17:32:04    855s] GigaOpt Hold Optimizer is used
[10/29 17:32:04    855s] End AAE Lib Interpolated Model. (MEM=2284.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 17:32:04    855s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:14:15 mem=2284.2M ***
[10/29 17:32:04    855s] 
[10/29 17:32:04    855s] Creating Lib Analyzer ...
[10/29 17:32:04    855s] Creating Cell Server ...(0, 0, 0, 0)
[10/29 17:32:04    855s] Summary for sequential cells identification: 
[10/29 17:32:04    855s]   Identified SBFF number: 45
[10/29 17:32:04    855s]   Identified MBFF number: 0
[10/29 17:32:04    855s]   Identified SB Latch number: 0
[10/29 17:32:04    855s]   Identified MB Latch number: 0
[10/29 17:32:04    855s]   Not identified SBFF number: 0
[10/29 17:32:04    855s]   Not identified MBFF number: 0
[10/29 17:32:04    855s]   Not identified SB Latch number: 0
[10/29 17:32:04    855s]   Not identified MB Latch number: 0
[10/29 17:32:04    855s]   Number of sequential cells which are not FFs: 23
[10/29 17:32:04    855s]  Visiting view : ss_100C_1v60.setup_view
[10/29 17:32:04    855s]    : PowerDomain = none : Weighted F : unweighted  = 66.90 (1.000) with rcCorner = 0
[10/29 17:32:04    855s]    : PowerDomain = none : Weighted F : unweighted  = 52.70 (1.000) with rcCorner = -1
[10/29 17:32:04    855s]  Visiting view : ff_n40C_1v95.hold_view
[10/29 17:32:04    855s]    : PowerDomain = none : Weighted F : unweighted  = 28.70 (1.000) with rcCorner = 1
[10/29 17:32:04    855s]    : PowerDomain = none : Weighted F : unweighted  = 22.30 (1.000) with rcCorner = -1
[10/29 17:32:04    855s]  Setting StdDelay to 66.90
[10/29 17:32:04    855s] Creating Cell Server, finished. 
[10/29 17:32:04    855s] 
[10/29 17:32:04    855s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[10/29 17:32:04    855s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/29 17:32:04    855s] Total number of usable buffers from Lib Analyzer: 13 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__dlymetal6s2s_1 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[10/29 17:32:04    855s] Total number of usable inverters from Lib Analyzer: 16 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinvlp_2 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__clkinvlp_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__inv_16 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[10/29 17:32:04    855s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[10/29 17:32:04    855s] 
[10/29 17:32:08    858s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:14:19 mem=2284.2M
[10/29 17:32:08    858s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:14:19 mem=2284.2M
[10/29 17:32:08    858s] Creating Lib Analyzer, finished. 
[10/29 17:32:08    858s] End AAE Lib Interpolated Model. (MEM=2284.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 17:32:08    858s] Non-Blocking console log file: /dev/null
[10/29 17:32:08    858s] **INFO: Starting Non-Blocking QThread
[10/29 17:32:08    858s] **INFO: Distributing 4 CPU to Master 2 CPU and QThread 2 CPU
[10/29 17:32:08    858s] Multi-CPU acceleration using 2 CPU(s).
[10/29 17:32:08    858s] Info: 2 threads available for lower-level modules during optimization.
[10/29 17:32:08    859s] #################################################################################
[10/29 17:32:08    859s] # Design Stage: PreRoute
[10/29 17:32:08    859s] # Design Name: fir
[10/29 17:32:08    859s] # Design Mode: 130nm
[10/29 17:32:08    859s] # Analysis Mode: MMMC OCV 
[10/29 17:32:08    859s] # Parasitics Mode: No SPEF/RCDB
[10/29 17:32:08    859s] # Signoff Settings: SI Off 
[10/29 17:32:08    859s] #################################################################################
[10/29 17:32:08    859s] Topological Sorting (REAL = 0:00:00.0, MEM = 2272.2M, InitMEM = 2272.2M)
[10/29 17:32:08    859s] Calculate early delays in OCV mode...
[10/29 17:32:08    859s] Calculate late delays in OCV mode...
[10/29 17:32:08    859s] Start delay calculation (fullDC) (2 T). (MEM=2272.25)
[10/29 17:32:08    859s] End AAE Lib Interpolated Model. (MEM=2296.45 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 17:32:08    859s] Total number of fetched objects 99
[10/29 17:32:08    859s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[10/29 17:32:08    859s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 17:32:08    859s] End delay calculation. (MEM=2395.95 CPU=0:00:00.1 REAL=0:00:00.0)
[10/29 17:32:08    859s] End delay calculation (fullDC). (MEM=2395.95 CPU=0:00:00.1 REAL=0:00:00.0)
[10/29 17:32:08    859s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2395.9M) ***
[10/29 17:32:08    859s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:14:19 mem=2363.9M)
[10/29 17:32:08    859s] Done building cte setup timing graph (fixHold) cpu=0:00:04.0 real=0:00:04.0 totSessionCpu=0:14:19 mem=2363.9M ***
[10/29 17:32:08    859s] ** Profile ** Start :  cpu=0:00:00.0, mem=2363.9M
[10/29 17:32:08    859s] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=2371.9M
[10/29 17:32:08    859s] *info: category slack lower bound [L 0.0] default
[10/29 17:32:08    859s] *info: category slack lower bound [H 0.0] reg2reg 
[10/29 17:32:08    859s] --------------------------------------------------- 
[10/29 17:32:08    859s]    Setup Violation Summary with Target Slack (0.100 ns)
[10/29 17:32:08    859s] --------------------------------------------------- 
[10/29 17:32:08    859s]          WNS    reg2regWNS
[10/29 17:32:08    859s]     2.167 ns      2.167 ns
[10/29 17:32:08    859s] --------------------------------------------------- 
[10/29 17:32:08    859s]  
[10/29 17:32:08    859s]    ____________________________________________________________________
[10/29 17:32:08    859s] __/ message from Non-Blocking QThread
[10/29 17:32:08    859s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.2M
[10/29 17:32:08    859s] Multithreaded Timing Analysis is initialized with 2 threads
[10/29 17:32:08    859s] 
[10/29 17:32:08    859s] #################################################################################
[10/29 17:32:08    859s] # Design Stage: PreRoute
[10/29 17:32:08    859s] # Design Name: fir
[10/29 17:32:08    859s] # Design Mode: 130nm
[10/29 17:32:08    859s] # Analysis Mode: MMMC OCV 
[10/29 17:32:08    859s] # Parasitics Mode: No SPEF/RCDB
[10/29 17:32:08    859s] # Signoff Settings: SI Off 
[10/29 17:32:08    859s] #################################################################################
[10/29 17:32:08    859s] Calculate late delays in OCV mode...
[10/29 17:32:08    859s] Calculate early delays in OCV mode...
[10/29 17:32:08    859s] Start delay calculation (fullDC) (2 T). (MEM=0)
[10/29 17:32:08    859s] *** Calculating scaling factor for ff_n40C_1v95.hold_set libraries using the default operating condition of each library.
[10/29 17:32:08    859s] Total number of fetched objects 99
[10/29 17:32:08    859s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[10/29 17:32:08    859s] End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
[10/29 17:32:08    859s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
[10/29 17:32:08    859s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:00.4 mem=0.0M)
[10/29 17:32:08    859s] 
[10/29 17:32:08    859s] Active hold views:
[10/29 17:32:08    859s]  ff_n40C_1v95.hold_view
[10/29 17:32:08    859s]   Dominating endpoints: 0
[10/29 17:32:08    859s]   Dominating TNS: -0.000
[10/29 17:32:08    859s] 
[10/29 17:32:08    859s] Done building cte hold timing graph (fixHold) cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:00:00.4 mem=0.0M ***
[10/29 17:32:08    859s] ** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
[10/29 17:32:08    859s] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=0.0M
[10/29 17:32:08    859s] Done building hold timer [137 node(s), 136 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:00:00.5 mem=0.0M ***
[10/29 17:32:08    859s] *** QThread HoldInit [finish] : cpu/real = 0:00:00.5/0:00:00.0 (0.0), mem = 0.0M
Info: pop threads available for lower-level modules during optimization.
[10/29 17:32:08    859s] _______________________________________________________________________
[10/29 17:32:08    859s] Restoring Auto Hold Views:  ff_n40C_1v95.hold_view
[10/29 17:32:08    859s] Restoring Active Hold Views:  ff_n40C_1v95.hold_view 
[10/29 17:32:08    859s] Restoring Hold Target Slack: 1000
[10/29 17:32:08    859s] 
[10/29 17:32:08    859s] *Info: minBufDelay = 171.1 ps, libStdDelay = 66.9 ps, minBufSize = [10/29 17:32:08    859s] Footprint list for hold buffering (delay unit: ps)
[10/29 17:32:08    859s] =================================================================
3753600 (3.0)
[10/29 17:32:08    859s] *Info: worst delay setup view: ss_100C_1v60.setup_view
[10/29 17:32:08    859s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[10/29 17:32:08    859s] ------------------------------------------------------------------
[10/29 17:32:08    859s] *Info:       66.6       2.94    3.0 104.17 sky130_fd_sc_hd__buf_1 (A,X)
[10/29 17:32:08    859s] *Info:       66.6       2.93    3.0 104.19 sky130_fd_sc_hd__clkbuf_1 (A,X)
[10/29 17:32:08    859s] *Info:       63.4       2.84    4.0  41.61 sky130_fd_sc_hd__buf_2 (A,X)
[10/29 17:32:08    859s] *Info:       68.9       2.76    4.0  52.77 sky130_fd_sc_hd__clkbuf_2 (A,X)
[10/29 17:32:08    859s] *Info:       64.8       2.88    6.0  22.63 sky130_fd_sc_hd__buf_4 (A,X)
[10/29 17:32:08    859s] *Info:       78.7       2.83    6.0  28.06 sky130_fd_sc_hd__clkbuf_4 (A,X)
[10/29 17:32:08    859s] *Info:      137.1       2.84    7.0  83.31 sky130_fd_sc_hd__dlygate4sd1_1 (A,X)
[10/29 17:32:08    859s] *Info:      148.6       2.86    7.0  83.36 sky130_fd_sc_hd__dlygate4sd2_1 (A,X)
[10/29 17:32:08    859s] *Info:      130.3       2.57    8.0  49.14 sky130_fd_sc_hd__clkdlybuf4s18_2 (A,X)
[10/29 17:32:08    859s] *Info:      169.7       2.89    8.0  52.19 sky130_fd_sc_hd__clkdlybuf4s25_2 (A,X)
[10/29 17:32:08    859s] *Info:      377.4       2.85    8.0  85.78 sky130_fd_sc_hd__dlygate4sd3_1 (A,X)
[10/29 17:32:08    859s] *Info:      297.9       2.60    8.0  96.82 sky130_fd_sc_hd__clkdlybuf4s50_1 (A,X)
[10/29 17:32:08    859s] *Info:      144.6       2.75    8.0 101.56 sky130_fd_sc_hd__clkdlybuf4s18_1 (A,X)
[10/29 17:32:08    859s] *Info:      134.0       2.81    8.0 101.86 sky130_fd_sc_hd__clkdlybuf4s15_1 (A,X)
[10/29 17:32:08    859s] *Info:      175.7       2.92    8.0 103.16 sky130_fd_sc_hd__clkdlybuf4s25_1 (A,X)
[10/29 17:32:08    859s] *Info:       63.9       2.68    9.0  15.81 sky130_fd_sc_hd__buf_6 (A,X)
[10/29 17:32:08    859s] *Info:      324.0       2.76    9.0  53.27 sky130_fd_sc_hd__clkdlybuf4s50_2 (A,X)
[10/29 17:32:08    859s] *Info:      126.5       2.86    9.0  53.41 sky130_fd_sc_hd__clkdlybuf4s15_2 (A,X)
[10/29 17:32:08    859s] *Info:       82.8       2.42   10.0  82.85 sky130_fd_sc_hd__dlymetal6s2s_1 (A,X)
[10/29 17:32:08    859s] *Info:      134.4       2.57   10.0  83.43 sky130_fd_sc_hd__dlymetal6s4s_1 (A,X)
[10/29 17:32:08    859s] *Info:      174.5       2.67   10.0  83.52 sky130_fd_sc_hd__dlymetal6s6s_1 (A,X)
[10/29 17:32:08    859s] *Info:       77.7       2.74   11.0  15.23 sky130_fd_sc_hd__clkbuf_8 (A,X)
[10/29 17:32:08    859s] *Info:       68.6       2.63   12.0  12.48 sky130_fd_sc_hd__buf_8 (A,X)
[10/29 17:32:08    859s] *Info:      142.6       2.78   15.0  12.92 sky130_fd_sc_hd__bufbuf_8 (A,X)
[10/29 17:32:08    859s] *Info:       70.9       2.60   16.0   8.75 sky130_fd_sc_hd__buf_12 (A,X)
[10/29 17:32:08    859s] *Info:       86.6       2.60   20.0   8.63 sky130_fd_sc_hd__clkbuf_16 (A,X)
[10/29 17:32:08    859s] *Info:       85.1       2.43   22.0   7.69 sky130_fd_sc_hd__buf_16 (A,X)
[10/29 17:32:08    859s] *Info:      149.7       2.77   26.0   7.77 sky130_fd_sc_hd__bufbuf_16 (A,X)
[10/29 17:32:08    859s] =================================================================
[10/29 17:32:08    859s] ** Profile ** Start :  cpu=0:00:00.0, mem=2379.9M
[10/29 17:32:09    859s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2379.9M
[10/29 17:32:09    859s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:2379.9M
[10/29 17:32:09    859s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:2379.9M
[10/29 17:32:09    859s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:2379.9M
[10/29 17:32:09    860s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:2379.9M
[10/29 17:32:09    860s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:2379.9M
[10/29 17:32:09    860s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:2379.9M
[10/29 17:32:09    860s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.010, REAL:0.010, MEM:2379.9M
[10/29 17:32:09    860s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:2379.9M
[10/29 17:32:09    860s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.035, REAL:0.035, MEM:2379.9M
[10/29 17:32:09    860s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:2379.9M
[10/29 17:32:10    861s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.972, REAL:0.981, MEM:2379.9M
[10/29 17:32:10    861s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:1.518, REAL:1.531, MEM:2379.9M
[10/29 17:32:10    861s] OPERPROF: Finished SiteArrayInit at level 1, CPU:1.519, REAL:1.532, MEM:2379.9M
[10/29 17:32:10    861s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:2379.9M
[10/29 17:32:10    861s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:2379.9M
[10/29 17:32:10    861s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:2379.9M
[10/29 17:32:10    861s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:2379.9M
[10/29 17:32:10    861s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.161, REAL:0.163, MEM:2379.9M
[10/29 17:32:10    861s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.185, REAL:0.187, MEM:2379.9M
[10/29 17:32:10    861s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2379.9M
[10/29 17:32:10    861s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.024, REAL:0.024, MEM:2379.9M
[10/29 17:32:10    861s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2379.9M
[10/29 17:32:10    861s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2379.9M
[10/29 17:32:10    861s] ** Profile ** Other data :  cpu=0:00:02.3, mem=2379.9M
[10/29 17:32:10    861s] ** Profile ** DRVs :  cpu=0:00:00.0, mem=2379.9M
[10/29 17:32:10    861s] 
[10/29 17:32:10    861s] ------------------------------------------------------------
[10/29 17:32:10    861s]              Initial Summary                             
[10/29 17:32:10    861s] ------------------------------------------------------------
[10/29 17:32:10    861s] 
[10/29 17:32:10    861s] Setup views included:
[10/29 17:32:10    861s]  ss_100C_1v60.setup_view
[10/29 17:32:10    861s] Hold  views included:
[10/29 17:32:10    861s]  ff_n40C_1v95.hold_view
[10/29 17:32:10    861s] 
[10/29 17:32:10    861s] +--------------------+---------+---------+---------+
[10/29 17:32:10    861s] |     Setup mode     |   all   | reg2reg | default |
[10/29 17:32:10    861s] +--------------------+---------+---------+---------+
[10/29 17:32:10    861s] |           WNS (ns):|  2.267  |  2.267  |  2.859  |
[10/29 17:32:10    861s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[10/29 17:32:10    861s] |    Violating Paths:|    0    |    0    |    0    |
[10/29 17:32:10    861s] |          All Paths:|   20    |   16    |   20    |
[10/29 17:32:10    861s] +--------------------+---------+---------+---------+
[10/29 17:32:10    861s] 
[10/29 17:32:10    861s] +--------------------+---------+---------+---------+
[10/29 17:32:10    861s] |     Hold mode      |   all   | reg2reg | default |
[10/29 17:32:10    861s] +--------------------+---------+---------+---------+
[10/29 17:32:10    861s] |           WNS (ns):| -0.914  | -0.683  | -0.914  |
[10/29 17:32:10    861s] |           TNS (ns):| -17.032 | -10.399 | -17.032 |
[10/29 17:32:10    861s] |    Violating Paths:|   20    |   16    |   20    |
[10/29 17:32:10    861s] |          All Paths:|   20    |   16    |   20    |
[10/29 17:32:10    861s] +--------------------+---------+---------+---------+
[10/29 17:32:10    861s] 
[10/29 17:32:10    861s] +----------------+-------------------------------+------------------+
[10/29 17:32:10    861s] |                |              Real             |       Total      |
[10/29 17:32:10    861s] |    DRVs        +------------------+------------+------------------|
[10/29 17:32:10    861s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[10/29 17:32:10    861s] +----------------+------------------+------------+------------------+
[10/29 17:32:10    861s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[10/29 17:32:10    861s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[10/29 17:32:10    861s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[10/29 17:32:10    861s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[10/29 17:32:10    861s] +----------------+------------------+------------+------------------+
[10/29 17:32:10    861s] 
[10/29 17:32:10    861s] Density: 0.007%
[10/29 17:32:10    861s] Routing Overflow: 0.00% H and 0.00% V
[10/29 17:32:10    861s] ------------------------------------------------------------
[10/29 17:32:10    861s] Deleting Cell Server ...
[10/29 17:32:10    861s] Deleting Lib Analyzer.
[10/29 17:32:10    861s] Creating Cell Server ...(0, 0, 0, 0)
[10/29 17:32:10    861s] Summary for sequential cells identification: 
[10/29 17:32:10    861s]   Identified SBFF number: 45
[10/29 17:32:10    861s]   Identified MBFF number: 0
[10/29 17:32:10    861s]   Identified SB Latch number: 0
[10/29 17:32:10    861s]   Identified MB Latch number: 0
[10/29 17:32:10    861s]   Not identified SBFF number: 0
[10/29 17:32:10    861s]   Not identified MBFF number: 0
[10/29 17:32:10    861s]   Not identified SB Latch number: 0
[10/29 17:32:10    861s]   Not identified MB Latch number: 0
[10/29 17:32:10    861s]   Number of sequential cells which are not FFs: 23
[10/29 17:32:10    861s]  Visiting view : ss_100C_1v60.setup_view
[10/29 17:32:10    861s]    : PowerDomain = none : Weighted F : unweighted  = 66.90 (1.000) with rcCorner = 0
[10/29 17:32:10    861s]    : PowerDomain = none : Weighted F : unweighted  = 52.70 (1.000) with rcCorner = -1
[10/29 17:32:10    861s]  Visiting view : ff_n40C_1v95.hold_view
[10/29 17:32:10    861s]    : PowerDomain = none : Weighted F : unweighted  = 28.70 (1.000) with rcCorner = 1
[10/29 17:32:10    861s]    : PowerDomain = none : Weighted F : unweighted  = 22.30 (1.000) with rcCorner = -1
[10/29 17:32:10    861s]  Setting StdDelay to 66.90
[10/29 17:32:10    861s] Creating Cell Server, finished. 
[10/29 17:32:10    861s] 
[10/29 17:32:10    861s] Deleting Cell Server ...
[10/29 17:32:10    861s] 
[10/29 17:32:10    861s] Creating Lib Analyzer ...
[10/29 17:32:10    861s] Creating Cell Server ...(0, 0, 0, 0)
[10/29 17:32:10    861s] Summary for sequential cells identification: 
[10/29 17:32:10    861s]   Identified SBFF number: 45
[10/29 17:32:10    861s]   Identified MBFF number: 0
[10/29 17:32:10    861s]   Identified SB Latch number: 0
[10/29 17:32:10    861s]   Identified MB Latch number: 0
[10/29 17:32:10    861s]   Not identified SBFF number: 0
[10/29 17:32:10    861s]   Not identified MBFF number: 0
[10/29 17:32:10    861s]   Not identified SB Latch number: 0
[10/29 17:32:10    861s]   Not identified MB Latch number: 0
[10/29 17:32:10    861s]   Number of sequential cells which are not FFs: 23
[10/29 17:32:10    861s]  Visiting view : ss_100C_1v60.setup_view
[10/29 17:32:10    861s]    : PowerDomain = none : Weighted F : unweighted  = 66.90 (1.000) with rcCorner = 0
[10/29 17:32:10    861s]    : PowerDomain = none : Weighted F : unweighted  = 52.70 (1.000) with rcCorner = -1
[10/29 17:32:10    861s]  Visiting view : ff_n40C_1v95.hold_view
[10/29 17:32:10    861s]    : PowerDomain = none : Weighted F : unweighted  = 28.70 (1.000) with rcCorner = 1
[10/29 17:32:10    861s]    : PowerDomain = none : Weighted F : unweighted  = 22.30 (1.000) with rcCorner = -1
[10/29 17:32:10    861s]  Setting StdDelay to 66.90
[10/29 17:32:10    861s] Creating Cell Server, finished. 
[10/29 17:32:10    861s] 
[10/29 17:32:11    861s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[10/29 17:32:11    861s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/29 17:32:11    861s] Total number of usable buffers from Lib Analyzer: 13 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__dlymetal6s2s_1 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[10/29 17:32:11    861s] Total number of usable inverters from Lib Analyzer: 16 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinvlp_2 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__clkinvlp_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__inv_16 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[10/29 17:32:11    861s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[10/29 17:32:11    861s] 
[10/29 17:32:15    865s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:14:26 mem=2411.9M
[10/29 17:32:15    865s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:14:26 mem=2411.9M
[10/29 17:32:15    865s] Creating Lib Analyzer, finished. 
[10/29 17:32:15    865s] **opt_design ... cpu = 0:00:52, real = 0:00:51, mem = 1779.2M, totSessionCpu=0:14:26 **
[10/29 17:32:15    865s] ### Creating LA Mngr. totSessionCpu=0:14:26 mem=2310.5M
[10/29 17:32:15    865s] ### Creating LA Mngr, finished. totSessionCpu=0:14:26 mem=2310.5M
[10/29 17:32:15    865s] gigaOpt Hold fixing search radius: 108.800000 Microns (40 stdCellHgt)
[10/29 17:32:15    865s] gigaOpt Hold fixing search radius on new term: 13.600000 Microns (5 stdCellHgt)
[10/29 17:32:15    865s] gigaOpt Hold fixing search radius: 108.800000 Microns (40 stdCellHgt)
[10/29 17:32:15    865s] gigaOpt Hold fixing search radius on new term: 13.600000 Microns (5 stdCellHgt)
[10/29 17:32:15    865s] *info: Run opt_design holdfix with 4 threads.
[10/29 17:32:15    865s] Info: 4 nets with fixed/cover wires excluded.
[10/29 17:32:15    865s] Info: 4 clock nets excluded from IPO operation.
[10/29 17:32:15    865s] --------------------------------------------------- 
[10/29 17:32:15    865s]    Hold Timing Summary  - Initial 
[10/29 17:32:15    865s] --------------------------------------------------- 
[10/29 17:32:15    865s]  Target slack:       0.1000 ns
[10/29 17:32:15    865s]  View: ff_n40C_1v95.hold_view 
[10/29 17:32:15    865s]    WNS:      -0.9141  >>>  WNS:      -1.0141 with TargetSlack
[10/29 17:32:15    865s]    TNS:     -17.0323  >>>  TNS:     -19.0323 with TargetSlack
[10/29 17:32:15    865s]    VP :           20  >>>  VP:           20  with TargetSlack
[10/29 17:32:15    865s]    Worst hold path end point: delay_step0/q_reg[1]/D
[10/29 17:32:15    865s] --------------------------------------------------- 
[10/29 17:32:15    866s] PhyDesignGrid: maxLocalDensity 0.98
[10/29 17:32:15    866s] Info: Do not create the CCOpt slew target map as it already exists.
[10/29 17:32:15    866s] ### Creating PhyDesignMc. totSessionCpu=0:14:26 mem=2388.7M
[10/29 17:32:15    866s] OPERPROF: Starting DPlace-Init at level 1, MEM:2388.7M
[10/29 17:32:15    866s] #spOpts: N=130 mergeVia=F cut2cut 
[10/29 17:32:15    866s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2388.7M
[10/29 17:32:15    866s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:2388.7M
[10/29 17:32:15    866s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:2388.7M
[10/29 17:32:15    866s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:2388.7M
[10/29 17:32:15    866s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:2388.7M
[10/29 17:32:15    866s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:2388.7M
[10/29 17:32:15    866s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:2388.7M
[10/29 17:32:15    866s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.011, REAL:0.011, MEM:2388.7M
[10/29 17:32:15    866s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:2388.7M
[10/29 17:32:15    866s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.035, REAL:0.035, MEM:2388.7M
[10/29 17:32:15    866s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:2388.7M
[10/29 17:32:16    867s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.930, REAL:0.938, MEM:2388.7M
[10/29 17:32:17    867s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:1.426, REAL:1.438, MEM:2388.7M
[10/29 17:32:17    867s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:1.426, REAL:1.439, MEM:2388.7M
[10/29 17:32:17    867s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2388.7M
[10/29 17:32:17    867s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2388.7M
[10/29 17:32:17    867s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:2388.7M
[10/29 17:32:17    867s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:2388.7M
[10/29 17:32:17    867s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:2388.7M
[10/29 17:32:17    867s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:2388.7M
[10/29 17:32:17    867s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.163, REAL:0.164, MEM:2388.7M
[10/29 17:32:17    867s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.191, REAL:0.192, MEM:2388.7M
[10/29 17:32:17    868s] [CPU] DPlace-Init (cpu=0:00:02.0, real=0:00:02.0, mem=2388.7MB).
[10/29 17:32:17    868s] OPERPROF: Finished DPlace-Init at level 1, CPU:1.996, REAL:2.014, MEM:2388.7M
[10/29 17:32:17    868s] ### Creating PhyDesignMc, finished. totSessionCpu=0:14:29 mem=2420.7M
[10/29 17:32:17    868s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2420.7M
[10/29 17:32:17    868s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.007, REAL:0.007, MEM:2420.7M
[10/29 17:32:17    868s] Optimizer Target Slack 0.100 StdDelay is 0.067  
[10/29 17:32:17    868s] 
[10/29 17:32:17    868s] *** Starting Core Fixing (fixHold) cpu=0:00:13.5 real=0:00:13.0 totSessionCpu=0:14:29 mem=2420.7M density=0.007% ***
[10/29 17:32:18    869s] 
[10/29 17:32:18    869s] #optDebug: {2, 1.000, 0.8500} {3, 0.338, 0.8020} {4, 0.338, 0.8020} {5, 0.029, 0.4294} {6, 0.029, 0.4294} 
[10/29 17:32:18    869s] ** Profile ** Start :  cpu=0:00:00.0, mem=2420.7M
[10/29 17:32:18    869s] ** Profile ** Other data :  cpu=0:00:00.0, mem=2420.7M
[10/29 17:32:18    869s] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=2492.1M

------------------------------------------------------------
     Phase Initial Timing Summary                             
------------------------------------------------------------

Setup views included:
 ss_100C_1v60.setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.267  |  2.267  |  2.859  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   20    |   16    |   20    |
+--------------------+---------+---------+---------+

Density: 0.007%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
[10/29 17:32:18    869s] *info: Hold Batch Commit is enabled
[10/29 17:32:18    869s] *info: Levelized Batch Commit is enabled
[10/29 17:32:18    869s] 
[10/29 17:32:18    869s] Phase I ......
[10/29 17:32:18    869s] Executing transform: ECO Safe Resize
[10/29 17:32:18    869s] Worst hold path end point:
[10/29 17:32:18    869s]   delay_step0/q_reg[1]/D
[10/29 17:32:18    869s]     net: delay_step0/n_1 (nrTerm=2)
[10/29 17:32:18    869s] ===========================================================================================
[10/29 17:32:18    869s]   Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
[10/29 17:32:18    869s] ------------------------------------------------------------------------------------------
[10/29 17:32:18    869s]  Hold WNS :      -0.9141  >>>  WNS :      -1.0141 with TargetSlack 0.1000
[10/29 17:32:18    869s]       TNS :     -17.0323  >>>  TNS :     -19.0323
[10/29 17:32:18    869s]       #VP :           20  >>>  #VP :           20
[10/29 17:32:18    869s]   Density :       0.007%
[10/29 17:32:18    869s] ------------------------------------------------------------------------------------------
[10/29 17:32:18    869s]  iteration   cpu=0:00:00.0 real=0:00:00.0
[10/29 17:32:18    869s]  accumulated cpu=0:00:14.0 real=0:00:14.0 totSessionCpu=0:14:29 mem=2492.1M
[10/29 17:32:18    869s] ===========================================================================================
[10/29 17:32:18    869s] 
[10/29 17:32:18    869s] Starting Phase 1 Step 1 Iter 1 ...
[10/29 17:32:18    869s] Worst hold path end point:
[10/29 17:32:18    869s]   delay_step0/q_reg[1]/D
[10/29 17:32:18    869s]     net: delay_step0/n_1 (nrTerm=2)
[10/29 17:32:18    869s] ===========================================================================================
[10/29 17:32:18    869s]   Phase 1 : Step 1 Iter 1 Summary (ECO Safe Resize)
[10/29 17:32:18    869s] ------------------------------------------------------------------------------------------
[10/29 17:32:18    869s]  Hold WNS :      -0.9141  >>>  WNS :      -1.0141 with TargetSlack 0.1000
[10/29 17:32:18    869s]       TNS :     -17.0323  >>>  TNS :     -19.0323
[10/29 17:32:18    869s]       #VP :           20  >>>  #VP :           20
[10/29 17:32:18    869s]   Density :       0.007%
[10/29 17:32:18    869s] ------------------------------------------------------------------------------------------
[10/29 17:32:18    869s]  iteration   cpu=0:00:00.0 real=0:00:00.0
[10/29 17:32:18    869s] 
[10/29 17:32:18    869s]  accumulated cpu=0:00:14.0 real=0:00:14.0 totSessionCpu=0:14:29 mem=2549.3M
[10/29 17:32:18    869s] ===========================================================================================
[10/29 17:32:18    869s] 
[10/29 17:32:18    869s] Capturing REF for hold ...
[10/29 17:32:18    869s]    Hold Timing Snapshot: (REF)
[10/29 17:32:18    869s]              All PG WNS: -0.914
[10/29 17:32:18    869s]              All PG TNS: -17.032
[10/29 17:32:18    869s] Executing transform: AddBuffer + LegalResize
[10/29 17:32:18    869s] Worst hold path end point:
[10/29 17:32:18    869s]   delay_step0/q_reg[1]/D
[10/29 17:32:18    869s]     net: delay_step0/n_1 (nrTerm=2)
[10/29 17:32:18    869s] ===========================================================================================
[10/29 17:32:18    869s]   Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
[10/29 17:32:18    869s] ------------------------------------------------------------------------------------------
[10/29 17:32:18    869s]  Hold WNS :      -0.9141  >>>  WNS :      -1.0141 with TargetSlack 0.1000
[10/29 17:32:18    869s]       TNS :     -17.0323  >>>  TNS :     -19.0323
[10/29 17:32:18    869s]       #VP :           20  >>>  #VP :           20
[10/29 17:32:18    869s]   Density :       0.007%
[10/29 17:32:18    869s] ------------------------------------------------------------------------------------------
[10/29 17:32:18    869s]  iteration   cpu=0:00:00.0 real=0:00:00.0
[10/29 17:32:18    869s]  accumulated cpu=0:00:14.0 real=0:00:14.0 totSessionCpu=0:14:29 mem=2549.3M
[10/29 17:32:18    869s] ===========================================================================================
[10/29 17:32:18    869s] 
[10/29 17:32:18    869s] Starting Phase 1 Step 2 Iter 1 ...
[10/29 17:32:18    869s]     sink term: delay_step0/q_reg[1]/D
[10/29 17:32:18    869s] Committed on net delay_step0/n_1
[10/29 17:32:18    869s]   Added inst delay_step0/FE_PHC12_n_1 (sky130_fd_sc_hd__dlygate4sd3_1)
[10/29 17:32:18    869s]     sink term: delay_step4/q_reg[1]/D
[10/29 17:32:18    869s] Committed on net delay_step4/n_1
[10/29 17:32:18    869s]   Added inst delay_step4/FE_PHC13_n_1 (sky130_fd_sc_hd__dlygate4sd3_1)
[10/29 17:32:18    869s]     sink term: delay_step2/q_reg[0]/D
[10/29 17:32:18    869s] Committed on net delay_step2/n_2
[10/29 17:32:18    869s]   Added inst delay_step2/FE_PHC14_n_2 (sky130_fd_sc_hd__dlygate4sd3_1)
[10/29 17:32:18    869s]     sink term: delay_step0/q_reg[3]/D
[10/29 17:32:18    869s] Committed on net delay_step0/n_3
[10/29 17:32:18    869s]   Added inst delay_step0/FE_PHC15_n_3 (sky130_fd_sc_hd__dlygate4sd3_1)
[10/29 17:32:18    869s]     sink term: delay_step1/q_reg[3]/D
[10/29 17:32:18    869s] Committed on net delay_step1/n_3
[10/29 17:32:18    869s]   Added inst delay_step1/FE_PHC16_n_3 (sky130_fd_sc_hd__dlygate4sd3_1)
[10/29 17:32:18    869s]     sink term: delay_step1/q_reg[0]/D
[10/29 17:32:18    869s] Committed on net delay_step1/n_2
[10/29 17:32:18    869s]   Added inst delay_step1/FE_PHC17_n_2 (sky130_fd_sc_hd__dlygate4sd3_1)
[10/29 17:32:18    869s]     sink term: delay_step2/q_reg[1]/D
[10/29 17:32:18    869s] Committed on net delay_step2/n_1
[10/29 17:32:18    869s]   Added inst delay_step2/FE_PHC18_n_1 (sky130_fd_sc_hd__dlygate4sd3_1)
[10/29 17:32:18    869s]     sink term: delay_step0/q_reg[0]/D
[10/29 17:32:18    869s] Committed on net delay_step0/n_2
[10/29 17:32:18    869s]   Added inst delay_step0/FE_PHC19_n_2 (sky130_fd_sc_hd__dlygate4sd3_1)
[10/29 17:32:18    869s]     sink term: delay_step3/q_reg[0]/D
[10/29 17:32:18    869s] Committed on net delay_step3/n_2
[10/29 17:32:18    869s]   Added inst delay_step3/FE_PHC20_n_2 (sky130_fd_sc_hd__dlygate4sd3_1)
[10/29 17:32:18    869s]     sink term: delay_step4/q_reg[0]/D
[10/29 17:32:18    869s] Committed on net delay_step4/n_2
[10/29 17:32:18    869s]   Added inst delay_step4/FE_PHC21_n_2 (sky130_fd_sc_hd__dlygate4sd3_1)
[10/29 17:32:18    869s]     sink term: delay_step2/q_reg[2]/D
[10/29 17:32:18    869s] Committed on net delay_step2/n_0
[10/29 17:32:18    869s]   Added inst delay_step2/FE_PHC22_n_0 (sky130_fd_sc_hd__dlygate4sd3_1)
[10/29 17:32:18    869s]     sink term: delay_step3/q_reg[2]/D
[10/29 17:32:18    869s] Committed on net delay_step3/n_0
[10/29 17:32:18    869s]   Added inst delay_step3/FE_PHC23_n_0 (sky130_fd_sc_hd__dlygate4sd3_1)
[10/29 17:32:18    869s]     sink term: delay_step1/q_reg[2]/D
[10/29 17:32:18    869s] Committed on net delay_step1/n_0
[10/29 17:32:18    869s]   Added inst delay_step1/FE_PHC24_n_0 (sky130_fd_sc_hd__dlygate4sd3_1)
[10/29 17:32:18    869s]     sink term: delay_step0/q_reg[2]/D
[10/29 17:32:18    869s] Committed on net delay_step0/n_0
[10/29 17:32:18    869s]   Added inst delay_step0/FE_PHC25_n_0 (sky130_fd_sc_hd__dlygate4sd3_1)
[10/29 17:32:18    869s]     sink term: delay_step4/q_reg[3]/D
[10/29 17:32:18    869s] Committed on net delay_step4/n_3
[10/29 17:32:18    869s]   Added inst delay_step4/FE_PHC26_n_3 (sky130_fd_sc_hd__dlygate4sd3_1)
[10/29 17:32:18    869s]     sink term: delay_step3/q_reg[3]/D
[10/29 17:32:18    869s] Committed on net delay_step3/n_3
[10/29 17:32:18    869s]   Added inst delay_step3/FE_PHC27_n_3 (sky130_fd_sc_hd__dlygate4sd3_1)
[10/29 17:32:18    869s]     sink term: delay_step4/q_reg[2]/D
[10/29 17:32:18    869s] Committed on net delay_step4/n_0
[10/29 17:32:18    869s]   Added inst delay_step4/FE_PHC28_n_0 (sky130_fd_sc_hd__dlygate4sd3_1)
[10/29 17:32:18    869s]     sink term: delay_step2/q_reg[3]/D
[10/29 17:32:18    869s] Committed on net delay_step2/n_3
[10/29 17:32:18    869s]   Added inst delay_step2/FE_PHC29_n_3 (sky130_fd_sc_hd__dlygate4sd3_1)
[10/29 17:32:18    869s]     sink term: delay_step1/q_reg[1]/D
[10/29 17:32:18    869s] Committed on net delay_step1/n_1
[10/29 17:32:18    869s]   Added inst delay_step1/FE_PHC30_n_1 (sky130_fd_sc_hd__dlygate4sd3_1)
[10/29 17:32:18    869s]     sink term: delay_step3/q_reg[1]/D
[10/29 17:32:18    869s] Committed on net delay_step3/n_1
[10/29 17:32:18    869s]   Added inst delay_step3/FE_PHC31_n_1 (sky130_fd_sc_hd__dlygate4sd3_1)
[10/29 17:32:18    869s] Worst hold path end point:
[10/29 17:32:18    869s]   delay_step0/q_reg[1]/D
[10/29 17:32:18    869s]     net: delay_step0/FE_PHN12_n_1 (nrTerm=2)
[10/29 17:32:18    869s] ===========================================================================================
[10/29 17:32:18    869s]   Phase 1 : Step 2 Iter 1 Summary (AddBuffer + LegalResize)
[10/29 17:32:18    869s] ------------------------------------------------------------------------------------------
[10/29 17:32:18    869s]  Hold WNS :      -0.5531  >>>  WNS :      -0.6531 with TargetSlack 0.1000
[10/29 17:32:18    869s]       TNS :      -9.9238  >>>  TNS :     -11.9238
[10/29 17:32:18    869s]       #VP :           20  >>>  #VP :           20
[10/29 17:32:18    869s]       TNS+:       7.1085/20 improved (0.3554 per commit, 41.735%)
[10/29 17:32:18    869s]   Density :       0.008%
[10/29 17:32:18    869s] ------------------------------------------------------------------------------------------
[10/29 17:32:18    869s]  20 buffer added (phase total 20, total 20)
[10/29 17:32:18    869s] ------------------------------------------------------------------------------------------
[10/29 17:32:18    869s]  iteration   cpu=0:00:00.5 real=0:00:00.0
[10/29 17:32:18    869s]  accumulated cpu=0:00:14.5 real=0:00:14.0 totSessionCpu=0:14:30 mem=2629.6M
[10/29 17:32:18    869s] ===========================================================================================
[10/29 17:32:18    869s] 
[10/29 17:32:18    869s] Starting Phase 1 Step 2 Iter 2 ...
[10/29 17:32:18    870s]     sink term: delay_step0/g8__9315/A
[10/29 17:32:18    870s]     sink term: delay_step1/g7__2346/A
[10/29 17:32:18    870s]     sink term: delay_step1/g8__1666/A
[10/29 17:32:18    870s] Committed on net rst
[10/29 17:32:18    870s]   Added inst FE_PHC32_rst (sky130_fd_sc_hd__clkbuf_1)
[10/29 17:32:18    870s]     sink term: delay_step1/g9__7410/A
[10/29 17:32:18    870s]     sink term: delay_step1/g10__6417/A
[10/29 17:32:18    870s]     sink term: delay_step4/g7__3680/A
[10/29 17:32:18    870s]     sink term: delay_step4/g8__1617/A
[10/29 17:32:18    870s]     sink term: delay_step4/g9__2802/A
[10/29 17:32:18    870s]     sink term: delay_step4/g10__1705/A
[10/29 17:32:18    870s]     sink term: delay_step2/g7__5477/A
[10/29 17:32:18    870s]     sink term: delay_step2/g8__2398/A
[10/29 17:32:18    870s]     sink term: delay_step2/g9__5107/A
[10/29 17:32:18    870s]     sink term: delay_step2/g10__6260/A
[10/29 17:32:18    870s]     sink term: delay_step3/g7__4319/A
[10/29 17:32:18    870s]     sink term: delay_step3/g8__8428/A
[10/29 17:32:18    870s]     sink term: delay_step3/g9__5526/A
[10/29 17:32:18    870s]     sink term: delay_step3/g10__6783/A
[10/29 17:32:18    870s]     side term: delay_step0/g7__6161/A
[10/29 17:32:18    870s]     side term: delay_step0/g9__9945/A
[10/29 17:32:18    870s]     side term: delay_step0/g10__2883/A
[10/29 17:32:18    870s]     sink term: delay_step0/FE_PHC12_n_1/A
[10/29 17:32:18    870s] Committed on net delay_step0/n_1
[10/29 17:32:18    870s]   Added inst delay_step0/FE_PHC33_n_1 (sky130_fd_sc_hd__dlygate4sd3_1)
[10/29 17:32:18    870s]     sink term: delay_step0/q_reg[2]/D
[10/29 17:32:18    870s] Committed on net delay_step0/FE_PHN25_n_0
[10/29 17:32:18    870s]   Added inst delay_step0/FE_PHC34_n_0 (sky130_fd_sc_hd__dlygate4sd3_1)
[10/29 17:32:18    870s]     sink term: delay_step0/q_reg[3]/D
[10/29 17:32:18    870s] Committed on net delay_step0/FE_PHN15_n_3
[10/29 17:32:18    870s]   Added inst delay_step0/FE_PHC35_n_3 (sky130_fd_sc_hd__clkdlybuf4s50_1)
[10/29 17:32:18    870s]     sink term: delay_step4/FE_PHC13_n_1/A
[10/29 17:32:18    870s] Committed on net delay_step4/n_1
[10/29 17:32:18    870s]   Added inst delay_step4/FE_PHC36_n_1 (sky130_fd_sc_hd__clkdlybuf4s50_2)
[10/29 17:32:18    870s]     sink term: delay_step2/FE_PHC18_n_1/A
[10/29 17:32:18    870s] Committed on net delay_step2/n_1
[10/29 17:32:18    870s]   Added inst delay_step2/FE_PHC37_n_1 (sky130_fd_sc_hd__clkdlybuf4s50_2)
[10/29 17:32:18    870s]     sink term: delay_step2/FE_PHC14_n_2/A
[10/29 17:32:18    870s] Committed on net delay_step2/n_2
[10/29 17:32:18    870s]   Added inst delay_step2/FE_PHC38_n_2 (sky130_fd_sc_hd__clkdlybuf4s50_2)
[10/29 17:32:18    870s]     sink term: delay_step1/FE_PHC17_n_2/A
[10/29 17:32:18    870s] Committed on net delay_step1/n_2
[10/29 17:32:18    870s]   Added inst delay_step1/FE_PHC39_n_2 (sky130_fd_sc_hd__clkdlybuf4s50_2)
[10/29 17:32:18    870s]     sink term: delay_step3/FE_PHC27_n_3/A
[10/29 17:32:18    870s] Committed on net delay_step3/n_3
[10/29 17:32:18    870s]   Added inst delay_step3/FE_PHC40_n_3 (sky130_fd_sc_hd__clkdlybuf4s50_1)
[10/29 17:32:18    870s]     sink term: delay_step3/FE_PHC23_n_0/A
[10/29 17:32:18    870s] Committed on net delay_step3/n_0
[10/29 17:32:18    870s]   Added inst delay_step3/FE_PHC41_n_0 (sky130_fd_sc_hd__clkdlybuf4s50_1)
[10/29 17:32:18    870s]     sink term: delay_step4/FE_PHC26_n_3/A
[10/29 17:32:18    870s] Committed on net delay_step4/n_3
[10/29 17:32:18    870s]   Added inst delay_step4/FE_PHC42_n_3 (sky130_fd_sc_hd__clkdlybuf4s50_1)
[10/29 17:32:18    870s]     sink term: delay_step4/FE_PHC21_n_2/A
[10/29 17:32:18    870s] Committed on net delay_step4/n_2
[10/29 17:32:18    870s]   Added inst delay_step4/FE_PHC43_n_2 (sky130_fd_sc_hd__clkdlybuf4s50_1)
[10/29 17:32:18    870s]     sink term: delay_step3/FE_PHC31_n_1/A
[10/29 17:32:18    870s] Committed on net delay_step3/n_1
[10/29 17:32:18    870s]   Added inst delay_step3/FE_PHC44_n_1 (sky130_fd_sc_hd__clkdlybuf4s50_1)
[10/29 17:32:18    870s]     sink term: delay_step3/FE_PHC20_n_2/A
[10/29 17:32:18    870s] Committed on net delay_step3/n_2
[10/29 17:32:18    870s]   Added inst delay_step3/FE_PHC45_n_2 (sky130_fd_sc_hd__clkdlybuf4s50_1)
[10/29 17:32:18    870s]     sink term: delay_step2/FE_PHC22_n_0/A
[10/29 17:32:18    870s] Committed on net delay_step2/n_0
[10/29 17:32:18    870s]   Added inst delay_step2/FE_PHC46_n_0 (sky130_fd_sc_hd__clkdlybuf4s50_1)
[10/29 17:32:18    870s]     sink term: delay_step2/FE_PHC29_n_3/A
[10/29 17:32:18    870s] Committed on net delay_step2/n_3
[10/29 17:32:18    870s]   Added inst delay_step2/FE_PHC47_n_3 (sky130_fd_sc_hd__clkdlybuf4s50_1)
[10/29 17:32:18    870s]     sink term: delay_step4/FE_PHC28_n_0/A
[10/29 17:32:18    870s] Committed on net delay_step4/n_0
[10/29 17:32:18    870s]   Added inst delay_step4/FE_PHC48_n_0 (sky130_fd_sc_hd__clkdlybuf4s50_1)
[10/29 17:32:18    870s]     sink term: delay_step1/FE_PHC30_n_1/A
[10/29 17:32:18    870s] Committed on net delay_step1/n_1
[10/29 17:32:18    870s]   Added inst delay_step1/FE_PHC49_n_1 (sky130_fd_sc_hd__clkdlybuf4s50_1)
[10/29 17:32:18    870s]     sink term: delay_step1/FE_PHC24_n_0/A
[10/29 17:32:18    870s] Committed on net delay_step1/n_0
[10/29 17:32:18    870s]   Added inst delay_step1/FE_PHC50_n_0 (sky130_fd_sc_hd__clkdlybuf4s50_1)
[10/29 17:32:18    870s]     sink term: delay_step1/FE_PHC16_n_3/A
[10/29 17:32:18    870s] Committed on net delay_step1/n_3
[10/29 17:32:18    870s]   Added inst delay_step1/FE_PHC51_n_3 (sky130_fd_sc_hd__clkdlybuf4s25_2)
[10/29 17:32:18    870s] Worst hold path end point:
[10/29 17:32:18    870s]   delay_step0/q_reg[0]/D
[10/29 17:32:18    870s]     net: delay_step0/FE_PHN19_n_2 (nrTerm=2)
[10/29 17:32:18    870s] ===========================================================================================
[10/29 17:32:18    870s]   Phase 1 : Step 2 Iter 2 Summary (AddBuffer + LegalResize)
[10/29 17:32:18    870s] ------------------------------------------------------------------------------------------
[10/29 17:32:18    870s]  Hold WNS :      -0.5319  >>>  WNS :      -0.6319 with TargetSlack 0.1000
[10/29 17:32:18    870s]       TNS :      -1.5903  >>>  TNS :      -3.5857
[10/29 17:32:18    870s]       #VP :           18  >>>  #VP :           20
[10/29 17:32:18    870s]       TNS+:       8.3335/20 improved (0.4167 per commit, 83.975%)
[10/29 17:32:18    870s]   Density :       0.010%
[10/29 17:32:18    870s] ------------------------------------------------------------------------------------------
[10/29 17:32:18    870s]  20 buffer added (phase total 40, total 40)
[10/29 17:32:18    870s] ------------------------------------------------------------------------------------------
[10/29 17:32:18    870s]  iteration   cpu=0:00:00.7 real=0:00:00.0
[10/29 17:32:18    870s]  accumulated cpu=0:00:15.2 real=0:00:14.0 totSessionCpu=0:14:30 mem=2629.6M
[10/29 17:32:18    870s] ===========================================================================================
[10/29 17:32:18    870s] 
[10/29 17:32:18    870s] Starting Phase 1 Step 2 Iter 3 ...
[10/29 17:32:18    871s]     sink term: delay_step0/FE_PHC33_n_1/A
[10/29 17:32:18    871s] Committed on net delay_step0/n_1
[10/29 17:32:18    871s]   Added inst delay_step0/FE_PHC52_n_1 (sky130_fd_sc_hd__clkdlybuf4s25_1)
[10/29 17:32:18    871s]     sink term: delay_step2/g10__6260/B_N
[10/29 17:32:18    871s]     side term: add0/g825__6783/A
[10/29 17:32:18    871s] Committed on net delay_chain1[2]
[10/29 17:32:18    871s]   Added inst delay_step2/FE_PHC53_delay_chain1_2 (sky130_fd_sc_hd__clkbuf_4)
[10/29 17:32:18    871s]     sink term: delay_step3/g10__6783/B_N
[10/29 17:32:18    871s] Committed on net delay_chain2[2]
[10/29 17:32:18    871s]   Added inst delay_step3/FE_PHC54_delay_chain2_2 (sky130_fd_sc_hd__clkbuf_4)
[10/29 17:32:18    871s]     side term: add0/g828__2802/A
[10/29 17:32:18    871s]     sink term: delay_step4/g8__1617/B_N
[10/29 17:32:18    871s]     side term: add0/g830__5122/B
[10/29 17:32:18    871s] Committed on net delay_chain3[0]
[10/29 17:32:18    871s]   Added inst delay_step4/FE_PHC55_delay_chain3_0 (sky130_fd_sc_hd__clkbuf_4)
[10/29 17:32:18    871s]     sink term: delay_step3/g7__4319/B_N
[10/29 17:32:18    871s] Committed on net delay_chain2[3]
[10/29 17:32:18    871s]   Added inst delay_step3/FE_PHC56_delay_chain2_3 (sky130_fd_sc_hd__clkdlybuf4s18_2)
[10/29 17:32:18    871s]     side term: add0/g839/A
[10/29 17:32:18    871s]     sink term: delay_step2/g7__5477/B_N
[10/29 17:32:18    871s]     side term: add0/g826__3680/A
[10/29 17:32:18    871s] Committed on net delay_chain1[3]
[10/29 17:32:18    871s]   Added inst delay_step2/FE_PHC57_delay_chain1_3 (sky130_fd_sc_hd__clkbuf_4)
[10/29 17:32:18    871s]     sink term: delay_step3/g9__5526/B_N
[10/29 17:32:18    871s]     side term: add0/g836__5115/A_N
[10/29 17:32:18    871s]     side term: add0/g834__6131/B
[10/29 17:32:18    871s] Committed on net delay_chain2[1]
[10/29 17:32:18    871s]   Added inst delay_step3/FE_PHC58_delay_chain2_1 (sky130_fd_sc_hd__clkbuf_4)
[10/29 17:32:18    871s]     sink term: delay_step4/g7__3680/B_N
[10/29 17:32:18    871s]     side term: add0/g836__5115/B
[10/29 17:32:18    871s] Committed on net delay_chain3[3]
[10/29 17:32:18    871s]   Added inst delay_step4/FE_PHC59_delay_chain3_3 (sky130_fd_sc_hd__clkbuf_4)
[10/29 17:32:18    871s]     side term: add0/g834__6131/A
[10/29 17:32:18    871s]     sink term: delay_step4/g10__1705/B_N
[10/29 17:32:18    871s] Committed on net delay_chain3[2]
[10/29 17:32:18    871s]   Added inst delay_step4/FE_PHC60_delay_chain3_2 (sky130_fd_sc_hd__clkbuf_4)
[10/29 17:32:18    871s]     side term: add0/g835__1881/A
[10/29 17:32:18    871s]     side term: add0/g832__7098/A2
[10/29 17:32:18    871s]     sink term: delay_step0/q_reg[2]/D
[10/29 17:32:18    871s] Committed on net delay_step0/FE_PHN34_n_0
[10/29 17:32:18    871s]   Added inst delay_step0/FE_PHC61_n_0 (sky130_fd_sc_hd__clkdlybuf4s18_2)
[10/29 17:32:18    871s]     sink term: delay_step1/g9__7410/B_N
[10/29 17:32:18    871s]     side term: add0/g827__1617/A
[10/29 17:32:18    871s] Committed on net delay_chain0[1]
[10/29 17:32:18    871s]   Added inst delay_step1/FE_PHC62_delay_chain0_1 (sky130_fd_sc_hd__clkbuf_2)
[10/29 17:32:18    871s]     sink term: delay_step0/q_reg[3]/D
[10/29 17:32:18    871s] Committed on net delay_step0/FE_PHN35_n_3
[10/29 17:32:18    871s]   Added inst delay_step0/FE_PHC63_n_3 (sky130_fd_sc_hd__clkdlybuf4s18_2)
[10/29 17:32:18    871s]     sink term: delay_step3/g8__8428/B_N
[10/29 17:32:18    871s]     side term: add0/g835__1881/B
[10/29 17:32:18    871s] Committed on net delay_chain2[0]
[10/29 17:32:18    871s]   Added inst delay_step3/FE_PHC64_delay_chain2_0 (sky130_fd_sc_hd__clkbuf_4)
[10/29 17:32:18    871s]     side term: add0/g832__7098/A1
[10/29 17:32:18    871s]     sink term: delay_step2/g9__5107/B_N
[10/29 17:32:18    871s]     side term: add0/g829__1705/A
[10/29 17:32:18    871s] Committed on net delay_chain1[1]
[10/29 17:32:18    871s]   Added inst delay_step2/FE_PHC65_delay_chain1_1 (sky130_fd_sc_hd__clkbuf_2)
[10/29 17:32:18    871s]     sink term: delay_step2/g8__2398/B_N
[10/29 17:32:18    871s]     side term: add0/g830__5122/A
[10/29 17:32:18    871s] Committed on net delay_chain1[0]
[10/29 17:32:18    871s]   Added inst delay_step2/FE_PHC66_delay_chain1_0 (sky130_fd_sc_hd__clkbuf_2)
[10/29 17:32:18    871s]     sink term: delay_step4/g9__2802/B_N
[10/29 17:32:18    871s] Committed on net delay_chain3[1]
[10/29 17:32:18    871s]   Added inst delay_step4/FE_PHC67_delay_chain3_1 (sky130_fd_sc_hd__clkbuf_4)
[10/29 17:32:18    871s]     side term: add0/g831__8246/A
[10/29 17:32:18    871s]     sink term: delay_step1/g8__1666/B_N
[10/29 17:32:18    871s]     side term: add0/g2__4733/A
[10/29 17:32:18    871s] Committed on net delay_chain0[0]
[10/29 17:32:18    871s]   Added inst delay_step1/FE_PHC68_delay_chain0_0 (sky130_fd_sc_hd__clkbuf_2)
[10/29 17:32:18    871s]     side term: add0/g837__7482/A
[10/29 17:32:18    871s]     sink term: delay_step1/g10__6417/B_N
[10/29 17:32:18    871s]     side term: add0/g822__5526/A
[10/29 17:32:18    871s] Committed on net delay_chain0[2]
[10/29 17:32:18    871s]   Added inst FE_PHC69_delay_chain0_2 (sky130_fd_sc_hd__buf_6)
[10/29 17:32:18    871s]     sink term: delay_step0/g8__9315/A
[10/29 17:32:18    871s]     side term: delay_step1/g7__2346/A
[10/29 17:32:18    871s] Committed on net FE_PHN32_rst
[10/29 17:32:18    871s]   Added inst delay_step0/FE_PHC70_rst (sky130_fd_sc_hd__clkdlybuf4s50_1)
[10/29 17:32:18    871s]     side term: delay_step1/g8__1666/A
[10/29 17:32:18    871s]     side term: delay_step1/g9__7410/A
[10/29 17:32:18    871s]     side term: delay_step1/g10__6417/A
[10/29 17:32:18    871s]     side term: delay_step4/g7__3680/A
[10/29 17:32:18    871s]     side term: delay_step4/g8__1617/A
[10/29 17:32:18    871s]     side term: delay_step4/g9__2802/A
[10/29 17:32:18    871s]     side term: delay_step4/g10__1705/A
[10/29 17:32:18    871s]     side term: delay_step2/g7__5477/A
[10/29 17:32:18    871s]     side term: delay_step2/g8__2398/A
[10/29 17:32:18    871s]     side term: delay_step2/g9__5107/A
[10/29 17:32:18    871s]     side term: delay_step2/g10__6260/A
[10/29 17:32:18    871s]     side term: delay_step3/g7__4319/A
[10/29 17:32:18    871s]     side term: delay_step3/g8__8428/A
[10/29 17:32:18    871s]     side term: delay_step3/g9__5526/A
[10/29 17:32:18    871s]     side term: delay_step3/g10__6783/A
[10/29 17:32:18    871s]     sink term: delay_step1/FE_PHC16_n_3/A
[10/29 17:32:18    871s] Committed on net delay_step1/FE_PHN51_n_3
[10/29 17:32:18    871s]   Added inst delay_step1/FE_PHC71_n_3 (sky130_fd_sc_hd__clkdlybuf4s18_1)
[10/29 17:32:18    871s] Worst hold path end point:
[10/29 17:32:18    871s]   delay_step0/q_reg[0]/D
[10/29 17:32:18    871s]     net: delay_step0/FE_PHN19_n_2 (nrTerm=2)
[10/29 17:32:18    871s] ===========================================================================================
[10/29 17:32:18    871s]   Phase 1 : Step 2 Iter 3 Summary (AddBuffer + LegalResize)
[10/29 17:32:18    871s] ------------------------------------------------------------------------------------------
[10/29 17:32:18    871s]  Hold WNS :      -0.5338  >>>  WNS :      -0.6338 with TargetSlack 0.1000
[10/29 17:32:18    871s]       TNS :      -0.9551  >>>  TNS :      -2.8551
[10/29 17:32:18    871s]       #VP :           15  >>>  #VP :           20
[10/29 17:32:18    871s]       TNS+:       0.6352/20 improved (0.0318 per commit, 39.942%)
[10/29 17:32:18    871s]   Density :       0.011%
[10/29 17:32:18    871s] ------------------------------------------------------------------------------------------
[10/29 17:32:18    871s]  20 buffer added (phase total 60, total 60)
[10/29 17:32:18    871s] ------------------------------------------------------------------------------------------
[10/29 17:32:18    871s]  iteration   cpu=0:00:01.0 real=0:00:00.0
[10/29 17:32:18    871s]  accumulated cpu=0:00:16.2 real=0:00:14.0 totSessionCpu=0:14:31 mem=2631.6M
[10/29 17:32:18    871s] ===========================================================================================
[10/29 17:32:18    871s] 
[10/29 17:32:18    871s] Starting Phase 1 Step 2 Iter 4 ...
[10/29 17:32:19    872s]     sink term: delay_step0/g8__9315/B_N
[10/29 17:32:19    872s] Committed on net In[0]
[10/29 17:32:19    872s]   Added inst FE_PHC72_In_0 (sky130_fd_sc_hd__clkdlybuf4s50_1)
[10/29 17:32:19    872s]     sink term: delay_step3/g8__8428/B_N
[10/29 17:32:19    872s] Committed on net delay_step3/FE_PHN64_delay_chain2_0
[10/29 17:32:19    872s]   Added inst delay_step3/FE_PHC73_delay_chain2_0 (sky130_fd_sc_hd__clkbuf_1)
[10/29 17:32:19    872s]     sink term: delay_step3/g10__6783/B_N
[10/29 17:32:19    872s] Committed on net delay_step3/FE_PHN54_delay_chain2_2
[10/29 17:32:19    872s]   Added inst delay_step3/FE_PHC74_delay_chain2_2 (sky130_fd_sc_hd__clkbuf_1)
[10/29 17:32:19    872s]     sink term: delay_step4/g8__1617/B_N
[10/29 17:32:19    872s] Committed on net delay_step4/FE_PHN55_delay_chain3_0
[10/29 17:32:19    872s]   Added inst delay_step4/FE_PHC75_delay_chain3_0 (sky130_fd_sc_hd__clkbuf_1)
[10/29 17:32:19    872s]     sink term: delay_step2/g7__5477/B_N
[10/29 17:32:19    872s] Committed on net delay_step2/FE_PHN57_delay_chain1_3
[10/29 17:32:19    872s]   Added inst delay_step2/FE_PHC76_delay_chain1_3 (sky130_fd_sc_hd__clkbuf_2)
[10/29 17:32:19    872s]     sink term: delay_step3/g9__5526/B_N
[10/29 17:32:19    872s] Committed on net delay_step3/FE_PHN58_delay_chain2_1
[10/29 17:32:19    872s]   Added inst delay_step3/FE_PHC77_delay_chain2_1 (sky130_fd_sc_hd__clkbuf_1)
[10/29 17:32:19    872s]     sink term: delay_step2/g10__6260/B_N
[10/29 17:32:19    872s] Committed on net delay_step2/FE_PHN53_delay_chain1_2
[10/29 17:32:19    872s]   Added inst delay_step2/FE_PHC78_delay_chain1_2 (sky130_fd_sc_hd__buf_1)
[10/29 17:32:19    872s]     sink term: delay_step4/g7__3680/B_N
[10/29 17:32:19    872s] Committed on net delay_step4/FE_PHN59_delay_chain3_3
[10/29 17:32:19    872s]   Added inst delay_step4/FE_PHC79_delay_chain3_3 (sky130_fd_sc_hd__clkbuf_1)
[10/29 17:32:19    872s]     sink term: delay_step4/g10__1705/B_N
[10/29 17:32:19    872s] Committed on net delay_step4/FE_PHN60_delay_chain3_2
[10/29 17:32:19    872s]   Added inst delay_step4/FE_PHC80_delay_chain3_2 (sky130_fd_sc_hd__clkbuf_1)
[10/29 17:32:19    872s]     sink term: delay_step2/g9__5107/B_N
[10/29 17:32:19    872s] Committed on net delay_step2/FE_PHN65_delay_chain1_1
[10/29 17:32:19    872s]   Added inst delay_step2/FE_PHC81_delay_chain1_1 (sky130_fd_sc_hd__clkbuf_2)
[10/29 17:32:19    872s]     sink term: delay_step0/g7__6161/A
[10/29 17:32:19    872s] Committed on net rst
[10/29 17:32:19    872s]   Added inst delay_step0/FE_PHC82_rst (sky130_fd_sc_hd__clkdlybuf4s25_1)
[10/29 17:32:19    872s]     side term: FE_PHC32_rst/A
[10/29 17:32:19    872s]     side term: delay_step0/g9__9945/A
[10/29 17:32:19    872s]     side term: delay_step0/g10__2883/A
[10/29 17:32:19    872s]     sink term: delay_step0/FE_PHC33_n_1/A
[10/29 17:32:19    872s] Committed on net delay_step0/FE_PHN52_n_1
[10/29 17:32:19    872s]   Added inst delay_step0/FE_PHC83_n_1 (sky130_fd_sc_hd__clkbuf_1)
[10/29 17:32:19    872s]     sink term: delay_step0/q_reg[2]/D
[10/29 17:32:19    872s] Committed on net delay_step0/FE_PHN61_n_0
[10/29 17:32:19    872s]   Added inst delay_step0/FE_PHC84_n_0 (sky130_fd_sc_hd__clkbuf_2)
[10/29 17:32:19    872s]     sink term: delay_step3/FE_PHC40_n_3/A
[10/29 17:32:19    872s] Committed on net delay_step3/n_3
[10/29 17:32:19    872s]   Added inst delay_step3/FE_PHC85_n_3 (sky130_fd_sc_hd__clkbuf_1)
[10/29 17:32:19    872s]     sink term: delay_step1/FE_PHC49_n_1/A
[10/29 17:32:19    872s] Committed on net delay_step1/n_1
[10/29 17:32:19    872s]   Added inst delay_step1/FE_PHC86_n_1 (sky130_fd_sc_hd__clkbuf_4)
[10/29 17:32:19    872s] Committed inst delay_step4/FE_PHC67_delay_chain3_1
[10/29 17:32:19    872s]   Resized cell sky130_fd_sc_hd__clkbuf_4 -> cell sky130_fd_sc_hd__clkdlybuf4s18_2
[10/29 17:32:19    872s] Committed inst delay_step2/FE_PHC66_delay_chain1_0
[10/29 17:32:19    872s]   Resized cell sky130_fd_sc_hd__clkbuf_2 -> cell sky130_fd_sc_hd__clkdlybuf4s15_1
[10/29 17:32:19    872s] Committed inst delay_step1/FE_PHC68_delay_chain0_0
[10/29 17:32:19    872s]   Resized cell sky130_fd_sc_hd__clkbuf_2 -> cell sky130_fd_sc_hd__clkdlybuf4s15_1
[10/29 17:32:19    872s] Worst hold path end point:
[10/29 17:32:19    872s]   delay_step0/q_reg[0]/D
[10/29 17:32:19    872s]     net: delay_step0/FE_PHN19_n_2 (nrTerm=2)
[10/29 17:32:19    872s] ===========================================================================================
[10/29 17:32:19    872s]   Phase 1 : Step 2 Iter 4 Summary (AddBuffer + LegalResize)
[10/29 17:32:19    872s] ------------------------------------------------------------------------------------------
[10/29 17:32:19    872s]  Hold WNS :      -0.1361  >>>  WNS :      -0.2361 with TargetSlack 0.1000
[10/29 17:32:19    872s]       TNS :      -0.4396  >>>  TNS :      -2.1993
[10/29 17:32:19    872s]       #VP :           12  >>>  #VP :           20
[10/29 17:32:19    872s]       TNS+:       0.5155/18 improved (0.0286 per commit, 53.973%)
[10/29 17:32:19    872s]   Density :       0.011%
[10/29 17:32:19    872s] ------------------------------------------------------------------------------------------
[10/29 17:32:19    872s]  15 buffer added (phase total 75, total 75)
[10/29 17:32:19    872s]  3 inst resized (phase total 3, total 3)
[10/29 17:32:19    872s] ------------------------------------------------------------------------------------------
[10/29 17:32:19    872s]  iteration   cpu=0:00:00.7 real=0:00:01.0
[10/29 17:32:19    872s]  accumulated cpu=0:00:16.9 real=0:00:15.0 totSessionCpu=0:14:32 mem=2631.6M
[10/29 17:32:19    872s] ===========================================================================================
[10/29 17:32:19    872s] 
[10/29 17:32:19    872s] Starting Phase 1 Step 2 Iter 5 ...
[10/29 17:32:19    872s]     sink term: FE_PHC72_In_0/A
[10/29 17:32:19    872s] Committed on net In[0]
[10/29 17:32:19    872s]   Added inst FE_PHC87_In_0 (sky130_fd_sc_hd__clkdlybuf4s18_1)
[10/29 17:32:19    872s]     sink term: delay_step0/g7__6161/B_N
[10/29 17:32:19    872s] Committed on net In[3]
[10/29 17:32:19    872s]   Added inst delay_step0/FE_PHC88_In_3 (sky130_fd_sc_hd__clkbuf_2)
[10/29 17:32:19    872s]     sink term: delay_step0/g9__9945/A
[10/29 17:32:19    872s]     side term: delay_step0/FE_PHC82_rst/A
[10/29 17:32:19    872s] Committed on net rst
[10/29 17:32:19    872s]   Added inst delay_step0/FE_PHC89_rst (sky130_fd_sc_hd__dlygate4sd1_1)
[10/29 17:32:19    872s]     side term: FE_PHC32_rst/A
[10/29 17:32:19    872s]     side term: delay_step0/g10__2883/A
[10/29 17:32:19    872s]     sink term: delay_step0/FE_PHC33_n_1/A
[10/29 17:32:19    872s] Committed on net delay_step0/FE_PHN83_n_1
[10/29 17:32:19    872s]   Added inst delay_step0/FE_PHC90_n_1 (sky130_fd_sc_hd__clkbuf_1)
[10/29 17:32:19    872s]     sink term: delay_step0/q_reg[2]/D
[10/29 17:32:19    872s] Committed on net delay_step0/FE_PHN84_n_0
[10/29 17:32:19    872s]   Added inst delay_step0/FE_PHC91_n_0 (sky130_fd_sc_hd__clkbuf_1)
[10/29 17:32:19    872s]     sink term: delay_step2/FE_PHC46_n_0/A
[10/29 17:32:19    872s] Committed on net delay_step2/n_0
[10/29 17:32:19    872s]   Added inst delay_step2/FE_PHC92_n_0 (sky130_fd_sc_hd__clkbuf_4)
[10/29 17:32:19    872s]     sink term: delay_step3/FE_PHC44_n_1/A
[10/29 17:32:19    872s] Committed on net delay_step3/n_1
[10/29 17:32:19    872s]   Added inst delay_step3/FE_PHC93_n_1 (sky130_fd_sc_hd__clkbuf_4)
[10/29 17:32:19    872s]     sink term: delay_step4/FE_PHC42_n_3/A
[10/29 17:32:19    872s] Committed on net delay_step4/n_3
[10/29 17:32:19    872s]   Added inst delay_step4/FE_PHC94_n_3 (sky130_fd_sc_hd__clkbuf_1)
[10/29 17:32:19    872s]     sink term: delay_step4/FE_PHC48_n_0/A
[10/29 17:32:19    872s] Committed on net delay_step4/FE_PHN48_n_0
[10/29 17:32:19    872s]   Added inst delay_step4/FE_PHC95_n_0 (sky130_fd_sc_hd__buf_2)
[10/29 17:32:19    872s]     sink term: delay_step3/FE_PHC45_n_2/A
[10/29 17:32:19    872s] Committed on net delay_step3/n_2
[10/29 17:32:19    872s]   Added inst delay_step3/FE_PHC96_n_2 (sky130_fd_sc_hd__clkbuf_4)
[10/29 17:32:19    872s]     sink term: delay_step3/FE_PHC41_n_0/A
[10/29 17:32:19    872s] Committed on net delay_step3/n_0
[10/29 17:32:19    872s]   Added inst delay_step3/FE_PHC97_n_0 (sky130_fd_sc_hd__clkbuf_2)
[10/29 17:32:19    872s]     sink term: delay_step4/FE_PHC43_n_2/A
[10/29 17:32:19    872s] Committed on net delay_step4/n_2
[10/29 17:32:19    872s]   Added inst delay_step4/FE_PHC98_n_2 (sky130_fd_sc_hd__clkbuf_1)
[10/29 17:32:19    872s]     sink term: delay_step4/FE_PHC36_n_1/A
[10/29 17:32:19    872s] Committed on net delay_step4/FE_PHN36_n_1
[10/29 17:32:19    872s]   Added inst delay_step4/FE_PHC99_n_1 (sky130_fd_sc_hd__clkbuf_1)
[10/29 17:32:19    872s] Worst hold path end point:
[10/29 17:32:19    872s]   delay_step2/q_reg[3]/D
[10/29 17:32:19    872s]     net: delay_step2/FE_PHN29_n_3 (nrTerm=2)
[10/29 17:32:19    872s] ===========================================================================================
[10/29 17:32:19    872s]   Phase 1 : Step 2 Iter 5 Summary (AddBuffer + LegalResize)
[10/29 17:32:19    872s] ------------------------------------------------------------------------------------------
[10/29 17:32:19    872s]  Hold WNS :      -0.0325  >>>  WNS :      -0.1325 with TargetSlack 0.1000
[10/29 17:32:19    872s]       TNS :      -0.0784  >>>  TNS :      -1.4500
[10/29 17:32:19    872s]       #VP :            4  >>>  #VP :           19
[10/29 17:32:19    872s]       TNS+:       0.3612/13 improved (0.0278 per commit, 82.166%)
[10/29 17:32:19    872s]   Density :       0.012%
[10/29 17:32:19    872s] ------------------------------------------------------------------------------------------
[10/29 17:32:19    872s]  13 buffer added (phase total 88, total 88)
[10/29 17:32:19    872s] ------------------------------------------------------------------------------------------
[10/29 17:32:19    872s]  iteration   cpu=0:00:00.6 real=0:00:00.0
[10/29 17:32:19    872s]  accumulated cpu=0:00:17.5 real=0:00:15.0 totSessionCpu=0:14:33 mem=2631.6M
[10/29 17:32:19    872s] ===========================================================================================
[10/29 17:32:19    872s] 
[10/29 17:32:19    872s] Starting Phase 1 Step 2 Iter 6 ...
[10/29 17:32:19    873s]     sink term: FE_PHC87_In_0/A
[10/29 17:32:19    873s] Committed on net In[0]
[10/29 17:32:19    873s]   Added inst FE_PHC100_In_0 (sky130_fd_sc_hd__clkbuf_4)
[10/29 17:32:19    873s]     sink term: delay_step0/g9__9945/B_N
[10/29 17:32:19    873s] Committed on net In[1]
[10/29 17:32:19    873s]   Added inst delay_step0/FE_PHC101_In_1 (sky130_fd_sc_hd__clkbuf_1)
[10/29 17:32:19    873s]     sink term: delay_step0/FE_PHC88_In_3/A
[10/29 17:32:19    873s] Committed on net In[3]
[10/29 17:32:19    873s]   Added inst FE_PHC102_In_3 (sky130_fd_sc_hd__buf_2)
[10/29 17:32:19    873s]     sink term: delay_step1/g10__6417/A
[10/29 17:32:19    873s]     sink term: delay_step2/g7__5477/A
[10/29 17:32:19    873s] Committed on net FE_PHN32_rst
[10/29 17:32:19    873s]   Added inst FE_PHC103_rst (sky130_fd_sc_hd__clkbuf_8)
[10/29 17:32:19    873s]     side term: delay_step0/FE_PHC70_rst/A
[10/29 17:32:19    873s]     side term: delay_step1/g7__2346/A
[10/29 17:32:19    873s]     side term: delay_step1/g8__1666/A
[10/29 17:32:19    873s]     side term: delay_step1/g9__7410/A
[10/29 17:32:19    873s]     side term: delay_step4/g7__3680/A
[10/29 17:32:19    873s]     side term: delay_step4/g8__1617/A
[10/29 17:32:19    873s]     side term: delay_step4/g9__2802/A
[10/29 17:32:19    873s]     side term: delay_step4/g10__1705/A
[10/29 17:32:19    873s]     side term: delay_step2/g8__2398/A
[10/29 17:32:19    873s]     side term: delay_step2/g9__5107/A
[10/29 17:32:19    873s]     side term: delay_step2/g10__6260/A
[10/29 17:32:19    873s]     side term: delay_step3/g7__4319/A
[10/29 17:32:19    873s]     side term: delay_step3/g8__8428/A
[10/29 17:32:19    873s]     side term: delay_step3/g9__5526/A
[10/29 17:32:19    873s]     side term: delay_step3/g10__6783/A
[10/29 17:32:19    873s]     sink term: delay_step0/FE_PHC15_n_3/A
[10/29 17:32:19    873s] Committed on net delay_step0/n_3
[10/29 17:32:19    873s]   Added inst delay_step0/FE_PHC104_n_3 (sky130_fd_sc_hd__clkdlybuf4s18_2)
[10/29 17:32:19    873s] Worst hold path end point:
[10/29 17:32:19    873s]   delay_step1/q_reg[3]/D
[10/29 17:32:19    873s]     net: delay_step1/FE_PHN16_n_3 (nrTerm=2)
[10/29 17:32:19    873s] ===========================================================================================
[10/29 17:32:19    873s]   Phase 1 : Step 2 Iter 6 Summary (AddBuffer + LegalResize)
[10/29 17:32:19    873s] ------------------------------------------------------------------------------------------
[10/29 17:32:19    873s]  Hold WNS :      -0.0297  >>>  WNS :      -0.1297 with TargetSlack 0.1000
[10/29 17:32:19    873s]       TNS :      -0.0321  >>>  TNS :      -1.3627
[10/29 17:32:19    873s]       #VP :            2  >>>  #VP :           17
[10/29 17:32:19    873s]       TNS+:       0.0463/5 improved (0.0093 per commit, 59.056%)
[10/29 17:32:19    873s]   Density :       0.012%
[10/29 17:32:19    873s] ------------------------------------------------------------------------------------------
[10/29 17:32:19    873s]  5 buffer added (phase total 93, total 93)
[10/29 17:32:19    873s] ------------------------------------------------------------------------------------------
[10/29 17:32:19    873s]  iteration   cpu=0:00:00.9 real=0:00:00.0
[10/29 17:32:19    873s]  accumulated cpu=0:00:18.3 real=0:00:15.0 totSessionCpu=0:14:34 mem=2631.6M
[10/29 17:32:19    873s] ===========================================================================================
[10/29 17:32:19    873s] 
[10/29 17:32:19    873s] Starting Phase 1 Step 2 Iter 7 ...
[10/29 17:32:19    874s]     sink term: FE_PHC100_In_0/A
[10/29 17:32:19    874s] Committed on net In[0]
[10/29 17:32:19    874s]   Added inst FE_PHC105_In_0 (sky130_fd_sc_hd__clkbuf_1)
[10/29 17:32:19    874s]     sink term: delay_step1/g7__2346/A
[10/29 17:32:19    874s]     side term: FE_PHC103_rst/A
[10/29 17:32:19    874s] Committed on net FE_PHN32_rst
[10/29 17:32:19    874s]   Added inst delay_step1/FE_PHC106_rst (sky130_fd_sc_hd__clkbuf_2)
[10/29 17:32:19    874s]     side term: delay_step0/FE_PHC70_rst/A
[10/29 17:32:19    874s]     side term: delay_step1/g8__1666/A
[10/29 17:32:19    874s]     side term: delay_step1/g9__7410/A
[10/29 17:32:19    874s]     side term: delay_step4/g7__3680/A
[10/29 17:32:19    874s]     side term: delay_step4/g8__1617/A
[10/29 17:32:19    874s]     side term: delay_step4/g9__2802/A
[10/29 17:32:19    874s]     side term: delay_step4/g10__1705/A
[10/29 17:32:19    874s]     side term: delay_step2/g8__2398/A
[10/29 17:32:19    874s]     side term: delay_step2/g9__5107/A
[10/29 17:32:19    874s]     side term: delay_step2/g10__6260/A
[10/29 17:32:19    874s]     side term: delay_step3/g7__4319/A
[10/29 17:32:19    874s]     side term: delay_step3/g8__8428/A
[10/29 17:32:19    874s]     side term: delay_step3/g9__5526/A
[10/29 17:32:19    874s]     side term: delay_step3/g10__6783/A
[10/29 17:32:20    874s] Worst hold path end point:
[10/29 17:32:20    874s]   delay_step1/q_reg[3]/D
[10/29 17:32:20    874s]     net: delay_step1/FE_PHN16_n_3 (nrTerm=2)
[10/29 17:32:20    874s] ===========================================================================================
[10/29 17:32:20    874s]   Phase 1 : Step 2 Iter 7 Summary (AddBuffer + LegalResize)
[10/29 17:32:20    874s] ------------------------------------------------------------------------------------------
[10/29 17:32:20    874s]  Hold WNS :      -0.0072  >>>  WNS :      -0.1072 with TargetSlack 0.1000
[10/29 17:32:20    874s]       TNS :      -0.0102  >>>  TNS :      -1.3479
[10/29 17:32:20    874s]       #VP :            2  >>>  #VP :           17
[10/29 17:32:20    874s]       TNS+:       0.0219/2 improved (0.0109 per commit, 68.224%)
[10/29 17:32:20    874s]   Density :       0.012%
[10/29 17:32:20    874s] ------------------------------------------------------------------------------------------
[10/29 17:32:20    874s]  2 buffer added (phase total 95, total 95)
[10/29 17:32:20    874s] ------------------------------------------------------------------------------------------
[10/29 17:32:20    874s]  iteration   cpu=0:00:01.1 real=0:00:00.0
[10/29 17:32:20    874s]  accumulated cpu=0:00:19.4 real=0:00:16.0 totSessionCpu=0:14:35 mem=2631.6M
[10/29 17:32:20    874s] ===========================================================================================
[10/29 17:32:20    874s] 
[10/29 17:32:20    874s] Starting Phase 1 Step 2 Iter 8 ...
[10/29 17:32:20    875s]     sink term: delay_step3/g7__4319/A
[10/29 17:32:20    875s]     side term: delay_step1/FE_PHC106_rst/A
[10/29 17:32:20    875s] Committed on net FE_PHN32_rst
[10/29 17:32:20    875s]   Added inst delay_step3/FE_PHC107_rst (sky130_fd_sc_hd__dlymetal6s2s_1)
[10/29 17:32:20    875s]     side term: FE_PHC103_rst/A
[10/29 17:32:20    875s]     side term: delay_step0/FE_PHC70_rst/A
[10/29 17:32:20    875s]     side term: delay_step1/g8__1666/A
[10/29 17:32:20    875s]     side term: delay_step1/g9__7410/A
[10/29 17:32:20    875s]     side term: delay_step4/g7__3680/A
[10/29 17:32:20    875s]     side term: delay_step4/g8__1617/A
[10/29 17:32:20    875s]     side term: delay_step4/g9__2802/A
[10/29 17:32:20    875s]     side term: delay_step4/g10__1705/A
[10/29 17:32:20    875s]     side term: delay_step2/g8__2398/A
[10/29 17:32:20    875s]     side term: delay_step2/g9__5107/A
[10/29 17:32:20    875s]     side term: delay_step2/g10__6260/A
[10/29 17:32:20    875s]     side term: delay_step3/g8__8428/A
[10/29 17:32:20    875s]     side term: delay_step3/g9__5526/A
[10/29 17:32:20    875s]     side term: delay_step3/g10__6783/A
[10/29 17:32:20    875s] Worst hold path end point:
[10/29 17:32:20    875s]   delay_step1/q_reg[3]/D
[10/29 17:32:20    875s]     net: delay_step1/FE_PHN16_n_3 (nrTerm=2)
[10/29 17:32:20    875s] ===========================================================================================
[10/29 17:32:20    875s]   Phase 1 : Step 2 Iter 8 Summary (AddBuffer + LegalResize)
[10/29 17:32:20    875s] ------------------------------------------------------------------------------------------
[10/29 17:32:20    875s]  Hold WNS :      -0.0088  >>>  WNS :      -0.1088 with TargetSlack 0.1000
[10/29 17:32:20    875s]       TNS :      -0.0122  >>>  TNS :      -1.3377
[10/29 17:32:20    875s]       #VP :            2  >>>  #VP :           17
[10/29 17:32:20    875s]       TNS+:      -0.0020/1 improved (-0.0020 per commit, 19.608%)
[10/29 17:32:20    875s]   Density :       0.012%
[10/29 17:32:20    875s] ------------------------------------------------------------------------------------------
[10/29 17:32:20    875s]  1 buffer added (phase total 96, total 96)
[10/29 17:32:20    875s] ------------------------------------------------------------------------------------------
[10/29 17:32:20    875s]  iteration   cpu=0:00:01.0 real=0:00:01.0
[10/29 17:32:20    875s]  accumulated cpu=0:00:20.4 real=0:00:16.0 totSessionCpu=0:14:36 mem=2631.6M
[10/29 17:32:20    875s] ===========================================================================================
[10/29 17:32:20    875s] 
[10/29 17:32:20    875s] Starting Phase 1 Step 2 Iter 9 ...
[10/29 17:32:20    876s]     sink term: delay_step4/FE_PHC42_n_3/A
[10/29 17:32:20    876s] Committed on net delay_step4/FE_PHN94_n_3
[10/29 17:32:20    876s]   Added inst delay_step4/FE_PHC108_n_3 (sky130_fd_sc_hd__buf_1)
[10/29 17:32:20    876s]     sink term: delay_step3/FE_PHC41_n_0/A
[10/29 17:32:20    876s] Committed on net delay_step3/FE_PHN97_n_0
[10/29 17:32:20    876s]   Added inst delay_step3/FE_PHC109_n_0 (sky130_fd_sc_hd__clkbuf_1)
[10/29 17:32:20    876s]     sink term: delay_step4/FE_PHC43_n_2/A
[10/29 17:32:20    876s] Committed on net delay_step4/FE_PHN98_n_2
[10/29 17:32:20    876s]   Added inst delay_step4/FE_PHC110_n_2 (sky130_fd_sc_hd__clkbuf_1)
[10/29 17:32:20    876s]     sink term: delay_step0/g8__9315/A
[10/29 17:32:20    876s] Committed on net delay_step0/FE_PHN70_rst
[10/29 17:32:20    876s]   Added inst delay_step0/FE_PHC111_rst (sky130_fd_sc_hd__clkbuf_2)
[10/29 17:32:20    876s]     sink term: delay_step2/FE_PHC37_n_1/A
[10/29 17:32:20    876s] Committed on net delay_step2/n_1
[10/29 17:32:20    876s]   Added inst delay_step2/FE_PHC112_n_1 (sky130_fd_sc_hd__clkbuf_1)
[10/29 17:32:20    876s]     sink term: delay_step2/FE_PHC38_n_2/A
[10/29 17:32:20    876s] Committed on net delay_step2/n_2
[10/29 17:32:20    876s]   Added inst delay_step2/FE_PHC113_n_2 (sky130_fd_sc_hd__clkbuf_1)
[10/29 17:32:20    876s]     sink term: delay_step2/FE_PHC92_n_0/A
[10/29 17:32:20    876s] Committed on net delay_step2/n_0
[10/29 17:32:20    876s]   Added inst delay_step2/FE_PHC114_n_0 (sky130_fd_sc_hd__buf_1)
[10/29 17:32:20    876s]     sink term: delay_step1/FE_PHC39_n_2/A
[10/29 17:32:20    876s] Committed on net delay_step1/n_2
[10/29 17:32:20    876s]   Added inst delay_step1/FE_PHC115_n_2 (sky130_fd_sc_hd__buf_1)
[10/29 17:32:20    876s] Committed inst delay_step3/FE_PHC96_n_2
[10/29 17:32:20    876s]   Resized cell sky130_fd_sc_hd__clkbuf_4 -> cell sky130_fd_sc_hd__clkdlybuf4s18_2
[10/29 17:32:20    876s] Committed inst delay_step3/FE_PHC93_n_1
[10/29 17:32:20    876s]   Resized cell sky130_fd_sc_hd__clkbuf_4 -> cell sky130_fd_sc_hd__clkdlybuf4s18_2
[10/29 17:32:20    876s] Committed inst delay_step1/FE_PHC86_n_1
[10/29 17:32:20    876s]   Resized cell sky130_fd_sc_hd__clkbuf_4 -> cell sky130_fd_sc_hd__clkbuf_8
[10/29 17:32:20    876s] Committed inst delay_step4/FE_PHC95_n_0
[10/29 17:32:20    876s]   Resized cell sky130_fd_sc_hd__buf_2 -> cell sky130_fd_sc_hd__clkbuf_4
[10/29 17:32:20    876s] Worst hold path end point:
[10/29 17:32:20    876s]   delay_step1/q_reg[3]/D
[10/29 17:32:20    876s]     net: delay_step1/FE_PHN16_n_3 (nrTerm=2)
[10/29 17:32:20    876s] ===========================================================================================
[10/29 17:32:20    876s]   Phase 1 : Step 2 Iter 9 Summary (AddBuffer + LegalResize)
[10/29 17:32:20    876s] ------------------------------------------------------------------------------------------
[10/29 17:32:20    876s]  Hold WNS :      -0.0088  >>>  WNS :      -0.1088 with TargetSlack 0.1000
[10/29 17:32:20    876s]       TNS :      -0.0088  >>>  TNS :      -0.8515
[10/29 17:32:20    876s]       #VP :            1  >>>  #VP :           17
[10/29 17:32:20    876s]       TNS+:       0.0034/12 improved (0.0003 per commit, 27.869%)
[10/29 17:32:20    876s]   Density :       0.012%
[10/29 17:32:20    876s] ------------------------------------------------------------------------------------------
[10/29 17:32:20    876s]  8 buffer added (phase total 104, total 104)
[10/29 17:32:20    876s]  4 inst resized (phase total 7, total 7)
[10/29 17:32:20    876s] ------------------------------------------------------------------------------------------
[10/29 17:32:20    876s]  iteration   cpu=0:00:01.3 real=0:00:00.0
[10/29 17:32:20    876s]  accumulated cpu=0:00:21.7 real=0:00:16.0 totSessionCpu=0:14:37 mem=2631.6M
[10/29 17:32:20    876s] ===========================================================================================
[10/29 17:32:20    876s] 
[10/29 17:32:20    876s] Starting Phase 1 Step 2 Iter 10 ...
[10/29 17:32:21    877s] Worst hold path end point:
[10/29 17:32:21    877s]   delay_step1/q_reg[3]/D
[10/29 17:32:21    877s]     net: delay_step1/FE_PHN16_n_3 (nrTerm=2)
[10/29 17:32:21    877s] ===========================================================================================
[10/29 17:32:21    877s]   Phase 1 : Step 2 Iter 10 Summary (AddBuffer + LegalResize)
[10/29 17:32:21    877s] ------------------------------------------------------------------------------------------
[10/29 17:32:21    877s]  Hold WNS :      -0.0088  >>>  WNS :      -0.1088 with TargetSlack 0.1000
[10/29 17:32:21    877s]       TNS :      -0.0088  >>>  TNS :      -0.8515
[10/29 17:32:21    877s]       #VP :            1  >>>  #VP :           17
[10/29 17:32:21    877s]   Density :       0.012%
[10/29 17:32:21    877s] ------------------------------------------------------------------------------------------
[10/29 17:32:21    877s]  0 buffer added (phase total 104, total 104)
[10/29 17:32:21    877s] ------------------------------------------------------------------------------------------
[10/29 17:32:21    877s]  iteration   cpu=0:00:00.6 real=0:00:01.0
[10/29 17:32:21    877s]  accumulated cpu=0:00:22.2 real=0:00:17.0 totSessionCpu=0:14:37 mem=2631.6M
[10/29 17:32:21    877s] ===========================================================================================
[10/29 17:32:21    877s] 
[10/29 17:32:21    877s] 
[10/29 17:32:21    877s] Capturing REF for hold ...
[10/29 17:32:21    877s]    Hold Timing Snapshot: (REF)
[10/29 17:32:21    877s]              All PG WNS: -0.009
[10/29 17:32:21    877s]              All PG TNS: -0.009
[10/29 17:32:21    877s] *info:        in which 0 FF resizing 
[10/29 17:32:21    877s] 
[10/29 17:32:21    877s] *info:    Total 104 cells added for Phase I
[10/29 17:32:21    877s] *info:    Total 7 instances resized for Phase I
[10/29 17:32:21    877s] --------------------------------------------------- 
[10/29 17:32:21    877s]    Hold Timing Summary  - Phase I 
[10/29 17:32:21    877s] --------------------------------------------------- 
[10/29 17:32:21    877s]  Target slack:       0.1000 ns
[10/29 17:32:21    877s]  View: ff_n40C_1v95.hold_view 
[10/29 17:32:21    877s]    WNS:      -0.0088  >>>  WNS:      -0.1088 with TargetSlack
[10/29 17:32:21    877s]    TNS:      -0.0088  >>>  TNS:      -0.8515 with TargetSlack
[10/29 17:32:21    877s]    VP :            1  >>>  VP:           17  with TargetSlack
[10/29 17:32:21    877s]    Worst hold path end point: delay_step1/q_reg[3]/D
[10/29 17:32:21    877s] --------------------------------------------------- 
[10/29 17:32:21    877s] ** Profile ** Start :  cpu=0:00:00.0, mem=2631.6M
[10/29 17:32:21    877s] ** Profile ** Other data :  cpu=0:00:00.0, mem=2631.6M
[10/29 17:32:21    877s] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=2673.8M

------------------------------------------------------------
      Phase I Timing Summary                             
------------------------------------------------------------

Setup views included:
 ss_100C_1v60.setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.102  |  0.175  |  0.102  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   20    |   16    |   20    |
+--------------------+---------+---------+---------+

Density: 0.012%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
[10/29 17:32:21    877s] *info: Hold Batch Commit is enabled
[10/29 17:32:21    877s] *info: Levelized Batch Commit is enabled
[10/29 17:32:21    877s] 
[10/29 17:32:21    877s] Phase II ......
[10/29 17:32:21    877s] Executing transform: AddBuffer
[10/29 17:32:21    877s] Worst hold path end point:
[10/29 17:32:21    877s]   delay_step1/q_reg[3]/D
[10/29 17:32:21    877s]     net: delay_step1/FE_PHN16_n_3 (nrTerm=2)
[10/29 17:32:21    877s] ===========================================================================================
[10/29 17:32:21    877s]   Phase 2 : Step 1 Iter 0 Summary (AddBuffer)
[10/29 17:32:21    877s] ------------------------------------------------------------------------------------------
[10/29 17:32:21    877s]  Hold WNS :      -0.0088  >>>  WNS :      -0.1088 with TargetSlack 0.1000
[10/29 17:32:21    877s]       TNS :      -0.0088  >>>  TNS :      -0.8515
[10/29 17:32:21    877s]       #VP :            1  >>>  #VP :           17
[10/29 17:32:21    877s]   Density :       0.012%
[10/29 17:32:21    877s] ------------------------------------------------------------------------------------------
[10/29 17:32:21    877s]  iteration   cpu=0:00:00.0 real=0:00:00.0
[10/29 17:32:21    877s]  accumulated cpu=0:00:22.3 real=0:00:17.0 totSessionCpu=0:14:38 mem=2673.8M
[10/29 17:32:21    877s] ===========================================================================================
[10/29 17:32:21    877s] 
[10/29 17:32:21    877s] Starting Phase 2 Step 1 Iter 1 ...
[10/29 17:32:21    878s] Worst hold path end point:
[10/29 17:32:21    878s]   delay_step1/q_reg[3]/D
[10/29 17:32:21    878s]     net: delay_step1/FE_PHN16_n_3 (nrTerm=2)
[10/29 17:32:21    878s] ===========================================================================================
[10/29 17:32:21    878s]   Phase 2 : Step 1 Iter 1 Summary (AddBuffer)
[10/29 17:32:21    878s] ------------------------------------------------------------------------------------------
[10/29 17:32:21    878s]  Hold WNS :      -0.0088  >>>  WNS :      -0.1088 with TargetSlack 0.1000
[10/29 17:32:21    878s]       TNS :      -0.0088  >>>  TNS :      -0.8515
[10/29 17:32:21    878s]       #VP :            1  >>>  #VP :           17
[10/29 17:32:21    878s]   Density :       0.012%
[10/29 17:32:21    878s] ------------------------------------------------------------------------------------------
[10/29 17:32:21    878s]  iteration   cpu=0:00:01.2 real=0:00:00.0
[10/29 17:32:21    878s] 
[10/29 17:32:21    878s]  accumulated cpu=0:00:23.5 real=0:00:17.0 totSessionCpu=0:14:39 mem=2673.8M
[10/29 17:32:21    878s] ===========================================================================================
[10/29 17:32:21    878s] 
[10/29 17:32:21    878s] Capturing REF for hold ...
[10/29 17:32:21    878s]    Hold Timing Snapshot: (REF)
[10/29 17:32:21    878s]              All PG WNS: -0.009
[10/29 17:32:21    878s]              All PG TNS: -0.009
[10/29 17:32:21    878s] --------------------------------------------------- 
[10/29 17:32:21    878s]    Hold Timing Summary  - Phase II 
[10/29 17:32:21    878s] --------------------------------------------------- 
[10/29 17:32:21    878s]  Target slack:       0.1000 ns
[10/29 17:32:21    878s]  View: ff_n40C_1v95.hold_view 
[10/29 17:32:21    878s]    WNS:      -0.0088  >>>  WNS:      -0.1088 with TargetSlack
[10/29 17:32:21    878s]    TNS:      -0.0088  >>>  TNS:      -0.8515 with TargetSlack
[10/29 17:32:21    878s]    VP :            1  >>>  VP:           17  with TargetSlack
[10/29 17:32:21    878s]    Worst hold path end point: delay_step1/q_reg[3]/D
[10/29 17:32:21    878s] --------------------------------------------------- 
[10/29 17:32:21    878s] ** Profile ** Start :  cpu=0:00:00.0, mem=2673.8M
[10/29 17:32:21    878s] ** Profile ** Other data :  cpu=0:00:00.0, mem=2673.8M
[10/29 17:32:21    878s] ** Profile ** Overall slacks : 
------------------------------------------------------------
     Phase II Timing Summary                             
------------------------------------------------------------

Setup views included:
 cpu=0:00:00.0, mem=2673.8M
 ss_100C_1v60.setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.102  |  0.175  |  0.102  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   20    |   16    |   20    |
+--------------------+---------+---------+---------+

Density: 0.012%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
[10/29 17:32:21    878s] *info: Hold Batch Commit is enabled
[10/29 17:32:21    878s] *info: Levelized Batch Commit is enabled
[10/29 17:32:21    878s] 
[10/29 17:32:21    878s] Phase IV ......
[10/29 17:32:21    878s] Executing transform: AddBuffer
[10/29 17:32:21    878s] Worst hold path end point:
[10/29 17:32:21    878s]   delay_step1/q_reg[3]/D
[10/29 17:32:21    878s]     net: delay_step1/FE_PHN16_n_3 (nrTerm=2)
[10/29 17:32:21    878s] ===========================================================================================
[10/29 17:32:21    878s]   Phase 4 : Step 1 Iter 0 Summary (AddBuffer)
[10/29 17:32:21    878s] ------------------------------------------------------------------------------------------
[10/29 17:32:21    878s]  Hold WNS :      -0.0088  >>>  WNS :      -0.1088 with TargetSlack 0.1000
[10/29 17:32:21    878s]       TNS :      -0.0088  >>>  TNS :      -0.8515
[10/29 17:32:21    878s]       #VP :            1  >>>  #VP :           17
[10/29 17:32:21    878s]   Density :       0.012%
[10/29 17:32:21    878s] ------------------------------------------------------------------------------------------
[10/29 17:32:21    878s]  iteration   cpu=0:00:00.0 real=0:00:00.0
[10/29 17:32:21    878s]  accumulated cpu=0:00:23.6 real=0:00:17.0 totSessionCpu=0:14:39 mem=2673.8M
[10/29 17:32:21    878s] ===========================================================================================
[10/29 17:32:21    878s] 
[10/29 17:32:21    878s] Starting Phase 4 Step 1 Iter 1 ...
[10/29 17:32:22    879s] Worst hold path end point:
[10/29 17:32:22    879s]   delay_step1/q_reg[3]/D
[10/29 17:32:22    879s]     net: delay_step1/FE_PHN16_n_3 (nrTerm=2)
[10/29 17:32:22    879s] ===========================================================================================
[10/29 17:32:22    879s]   Phase 4 : Step 1 Iter 1 Summary (AddBuffer)
[10/29 17:32:22    879s] ------------------------------------------------------------------------------------------
[10/29 17:32:22    879s]  Hold WNS :      -0.0088  >>>  WNS :      -0.1088 with TargetSlack 0.1000
[10/29 17:32:22    879s]       TNS :      -0.0088  >>>  TNS :      -0.8515
[10/29 17:32:22    879s]       #VP :            1  >>>  #VP :           17
[10/29 17:32:22    879s]   Density :       0.012%
[10/29 17:32:22    879s] ------------------------------------------------------------------------------------------
[10/29 17:32:22    879s]  iteration   cpu=0:00:01.0 real=0:00:01.0
[10/29 17:32:22    879s] 
[10/29 17:32:22    879s]  accumulated cpu=0:00:24.6 real=0:00:18.0 totSessionCpu=0:14:40 mem=2673.8M
[10/29 17:32:22    879s] ===========================================================================================
[10/29 17:32:22    879s] 
[10/29 17:32:22    879s] Capturing REF for hold ...
[10/29 17:32:22    879s]    Hold Timing Snapshot: (REF)
[10/29 17:32:22    879s]              All PG WNS: -0.009
[10/29 17:32:22    879s]              All PG TNS: -0.009
[10/29 17:32:22    879s] --------------------------------------------------- 
[10/29 17:32:22    879s]    Hold Timing Summary  - Phase IV 
[10/29 17:32:22    879s] --------------------------------------------------- 
[10/29 17:32:22    879s]  Target slack:       0.1000 ns
[10/29 17:32:22    879s]  View: ff_n40C_1v95.hold_view 
[10/29 17:32:22    879s]    WNS:      -0.0088  >>>  WNS:      -0.1088 with TargetSlack
[10/29 17:32:22    879s]    TNS:      -0.0088  >>>  TNS:      -0.8515 with TargetSlack
[10/29 17:32:22    879s]    VP :            1  >>>  VP:           17  with TargetSlack
[10/29 17:32:22    879s]    Worst hold path end point: delay_step1/q_reg[3]/D
[10/29 17:32:22    879s] --------------------------------------------------- 
[10/29 17:32:22    879s] ** Profile ** Start :  cpu=0:00:00.0, mem=2673.8M
[10/29 17:32:22    879s] ** Profile ** Other data :  cpu=0:00:00.0, mem=2673.8M
[10/29 17:32:22    879s] ** Profile ** Overall slacks : 
------------------------------------------------------------
     Phase IV Timing Summary                             
 cpu=0:00:00.0, mem=2673.8M
------------------------------------------------------------

Setup views included:
 ss_100C_1v60.setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.102  |  0.175  |  0.102  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   20    |   16    |   20    |
+--------------------+---------+---------+---------+

Density: 0.012%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
[10/29 17:32:22    879s] 
[10/29 17:32:22    879s] 
[10/29 17:32:22    879s] =======================================================================
[10/29 17:32:22    879s]                 Reasons for remaining hold violations
[10/29 17:32:22    879s] =======================================================================
[10/29 17:32:22    879s] *info: Total 75 net(s) have violated hold timing slacks.
[10/29 17:32:22    879s] 
[10/29 17:32:22    879s] Buffering failure reasons
[10/29 17:32:22    879s] ------------------------------------------------
[10/29 17:32:22    879s] 	FE_PHN103_rst
[10/29 17:32:22    879s] 	FE_PHN32_rst
[10/29 17:32:22    879s] 	delay_step0/FE_PHN111_rst
[10/29 17:32:22    879s] 	delay_step0/FE_PHN19_n_2
[10/29 17:32:22    879s] 	delay_step0/FE_PHN70_rst
[10/29 17:32:22    879s] 	delay_step0/n_2
[10/29 17:32:22    879s] 	delay_step1/FE_PHN106_rst
[10/29 17:32:22    879s] 	delay_step1/FE_PHN115_n_2
[10/29 17:32:22    879s] 	delay_step1/FE_PHN16_n_3
[10/29 17:32:22    879s] 	delay_step1/FE_PHN17_n_2
[10/29 17:32:22    879s] 	delay_step1/FE_PHN24_n_0
[10/29 17:32:22    879s] 	delay_step1/FE_PHN30_n_1
[10/29 17:32:22    879s] 	delay_step1/FE_PHN39_n_2
[10/29 17:32:22    879s] 	delay_step1/FE_PHN49_n_1
[10/29 17:32:22    879s] 	delay_step1/FE_PHN50_n_0
[10/29 17:32:22    879s] 	delay_step1/FE_PHN51_n_3
[10/29 17:32:22    879s] 	delay_step1/FE_PHN71_n_3
[10/29 17:32:22    879s] 	delay_step1/FE_PHN86_n_1
[10/29 17:32:22    879s] 	delay_step1/n_0
[10/29 17:32:22    879s] 	delay_step1/n_1
[10/29 17:32:22    879s] 	delay_step1/n_2
[10/29 17:32:22    879s] 	delay_step1/n_3
[10/29 17:32:22    879s] 	delay_step2/FE_PHN112_n_1
[10/29 17:32:22    879s] 	delay_step2/FE_PHN113_n_2
[10/29 17:32:22    879s] 	delay_step2/FE_PHN114_n_0
[10/29 17:32:22    879s] 	delay_step2/FE_PHN14_n_2
[10/29 17:32:22    879s] 	delay_step2/FE_PHN18_n_1
[10/29 17:32:22    879s] 	delay_step2/FE_PHN22_n_0
[10/29 17:32:22    879s] 	delay_step2/FE_PHN29_n_3
[10/29 17:32:22    879s] 	delay_step2/FE_PHN37_n_1
[10/29 17:32:22    879s] 	delay_step2/FE_PHN38_n_2
[10/29 17:32:22    879s] 	delay_step2/FE_PHN46_n_0
[10/29 17:32:22    879s] 	delay_step2/FE_PHN47_n_3
[10/29 17:32:22    879s] 	delay_step2/FE_PHN92_n_0
[10/29 17:32:22    879s] 	delay_step2/n_0
[10/29 17:32:22    879s] 	delay_step2/n_1
[10/29 17:32:22    879s] 	delay_step2/n_2
[10/29 17:32:22    879s] 	delay_step2/n_3
[10/29 17:32:22    879s] 	delay_step3/FE_PHN107_rst
[10/29 17:32:22    879s] 	delay_step3/FE_PHN109_n_0
[10/29 17:32:22    879s] 	delay_step3/FE_PHN20_n_2
[10/29 17:32:22    879s] 	delay_step3/FE_PHN23_n_0
[10/29 17:32:22    879s] 	delay_step3/FE_PHN27_n_3
[10/29 17:32:22    879s] 	delay_step3/FE_PHN31_n_1
[10/29 17:32:22    879s] 	delay_step3/FE_PHN40_n_3
[10/29 17:32:22    879s] 	delay_step3/FE_PHN41_n_0
[10/29 17:32:22    879s] 	delay_step3/FE_PHN44_n_1
[10/29 17:32:22    879s] 	delay_step3/FE_PHN45_n_2
[10/29 17:32:22    879s] 	delay_step3/FE_PHN85_n_3
[10/29 17:32:22    879s] 	delay_step3/FE_PHN93_n_1
[10/29 17:32:22    879s] 	delay_step3/FE_PHN96_n_2
[10/29 17:32:22    879s] 	delay_step3/FE_PHN97_n_0
[10/29 17:32:22    879s] 	delay_step3/n_0
[10/29 17:32:22    879s] 	delay_step3/n_1
[10/29 17:32:22    879s] 	delay_step3/n_2
[10/29 17:32:22    879s] 	delay_step3/n_3
[10/29 17:32:22    879s] 	delay_step4/FE_PHN108_n_3
[10/29 17:32:22    879s] 	delay_step4/FE_PHN110_n_2
[10/29 17:32:22    879s] 	delay_step4/FE_PHN13_n_1
[10/29 17:32:22    879s] 	delay_step4/FE_PHN21_n_2
[10/29 17:32:22    879s] 	delay_step4/FE_PHN26_n_3
[10/29 17:32:22    879s] 	delay_step4/FE_PHN28_n_0
[10/29 17:32:22    879s] 	delay_step4/FE_PHN36_n_1
[10/29 17:32:22    879s] 	delay_step4/FE_PHN42_n_3
[10/29 17:32:22    879s] 	delay_step4/FE_PHN43_n_2
[10/29 17:32:22    879s] 	delay_step4/FE_PHN48_n_0
[10/29 17:32:22    879s] 	delay_step4/FE_PHN94_n_3
[10/29 17:32:22    879s] 	delay_step4/FE_PHN95_n_0
[10/29 17:32:22    879s] 	delay_step4/FE_PHN98_n_2
[10/29 17:32:22    879s] 	delay_step4/FE_PHN99_n_1
[10/29 17:32:22    879s] 	delay_step4/n_0
[10/29 17:32:22    879s] 	delay_step4/n_1
[10/29 17:32:22    879s] 	delay_step4/n_2
[10/29 17:32:22    879s] 	delay_step4/n_3
[10/29 17:32:22    879s] 	rst
[10/29 17:32:22    879s] 
[10/29 17:32:22    879s] 	delay_step0/FE_PHN111_rst
[10/29 17:32:22    879s] 	delay_step1/FE_PHN106_rst
[10/29 17:32:22    879s] 	delay_step2/FE_PHN113_n_2
[10/29 17:32:22    879s] 	delay_step2/FE_PHN114_n_0
[10/29 17:32:22    879s] 	delay_step2/n_1
[10/29 17:32:22    879s] 	delay_step3/FE_PHN109_n_0
[10/29 17:32:22    879s] 	delay_step4/FE_PHN108_n_3
[10/29 17:32:22    879s] 	delay_step4/FE_PHN36_n_1
[10/29 17:32:22    879s] 
[10/29 17:32:22    879s] 	FE_PHN103_rst
[10/29 17:32:22    879s] 	delay_step0/FE_PHN19_n_2
[10/29 17:32:22    879s] 	delay_step1/FE_PHN16_n_3
[10/29 17:32:22    879s] 	delay_step1/FE_PHN17_n_2
[10/29 17:32:22    879s] 	delay_step1/FE_PHN24_n_0
[10/29 17:32:22    879s] 	delay_step1/FE_PHN30_n_1
[10/29 17:32:22    879s] 	delay_step1/FE_PHN39_n_2
[10/29 17:32:22    879s] 	delay_step1/FE_PHN49_n_1
[10/29 17:32:22    879s] 	delay_step1/FE_PHN50_n_0
[10/29 17:32:22    879s] 	delay_step1/FE_PHN71_n_3
[10/29 17:32:22    879s] 	delay_step1/n_2
[10/29 17:32:22    879s] 	delay_step2/FE_PHN14_n_2
[10/29 17:32:22    879s] 	delay_step2/FE_PHN18_n_1
[10/29 17:32:22    879s] 	delay_step2/FE_PHN22_n_0
[10/29 17:32:22    879s] 	delay_step2/FE_PHN29_n_3
[10/29 17:32:22    879s] 	delay_step2/FE_PHN37_n_1
[10/29 17:32:22    879s] 	delay_step2/FE_PHN38_n_2
[10/29 17:32:22    879s] 	delay_step2/FE_PHN46_n_0
[10/29 17:32:22    879s] 	delay_step2/FE_PHN47_n_3
[10/29 17:32:22    879s] 	delay_step2/FE_PHN92_n_0
[10/29 17:32:22    879s] 	delay_step3/FE_PHN107_rst
[10/29 17:32:22    879s] 	delay_step3/FE_PHN20_n_2
[10/29 17:32:22    879s] 	delay_step3/FE_PHN23_n_0
[10/29 17:32:22    879s] 	delay_step3/FE_PHN27_n_3
[10/29 17:32:22    879s] 	delay_step3/FE_PHN31_n_1
[10/29 17:32:22    879s] 	delay_step3/FE_PHN40_n_3
[10/29 17:32:22    879s] 	delay_step3/FE_PHN41_n_0
[10/29 17:32:22    879s] 	delay_step3/FE_PHN44_n_1
[10/29 17:32:22    879s] 	delay_step3/FE_PHN45_n_2
[10/29 17:32:22    879s] 	delay_step3/FE_PHN85_n_3
[10/29 17:32:22    879s] 	delay_step4/FE_PHN110_n_2
[10/29 17:32:22    879s] 	delay_step4/FE_PHN13_n_1
[10/29 17:32:22    879s] 	delay_step4/FE_PHN21_n_2
[10/29 17:32:22    879s] 	delay_step4/FE_PHN26_n_3
[10/29 17:32:22    879s] 	delay_step4/FE_PHN28_n_0
[10/29 17:32:22    879s] 	delay_step4/FE_PHN42_n_3
[10/29 17:32:22    879s] 	delay_step4/FE_PHN43_n_2
[10/29 17:32:22    879s] 	delay_step4/n_0
[10/29 17:32:22    879s] 	delay_step4/n_1
[10/29 17:32:22    879s] 
[10/29 17:32:22    879s] *info:     1 net(s): Could not be fixed because of internal reason: FTermNode.
[10/29 17:32:22    879s] 	rst
[10/29 17:32:22    879s] 
[10/29 17:32:22    879s] *info:    23 net(s): Could not be fixed because of internal reason: TooBigToFixByResize.
[10/29 17:32:22    879s] 	FE_PHN32_rst
[10/29 17:32:22    879s] 	delay_step0/FE_PHN70_rst
[10/29 17:32:22    879s] 	delay_step0/n_2
[10/29 17:32:22    879s] 	delay_step1/FE_PHN115_n_2
[10/29 17:32:22    879s] 	delay_step1/FE_PHN51_n_3
[10/29 17:32:22    879s] 	delay_step1/n_0
[10/29 17:32:22    879s] 	delay_step1/n_1
[10/29 17:32:22    879s] 	delay_step1/n_3
[10/29 17:32:22    879s] 	delay_step2/FE_PHN112_n_1
[10/29 17:32:22    879s] 	delay_step2/n_0
[10/29 17:32:22    879s] 	delay_step2/n_2
[10/29 17:32:22    879s] 	delay_step2/n_3
[10/29 17:32:22    879s] 	delay_step3/FE_PHN97_n_0
[10/29 17:32:22    879s] 	delay_step3/n_0
[10/29 17:32:22    879s] 	delay_step3/n_1
[10/29 17:32:22    879s] 	delay_step3/n_2
[10/29 17:32:22    879s] 	delay_step3/n_3
[10/29 17:32:22    879s] 	delay_step4/FE_PHN48_n_0
[10/29 17:32:22    879s] 	delay_step4/FE_PHN94_n_3
[10/29 17:32:22    879s] 	delay_step4/FE_PHN98_n_2
[10/29 17:32:22    879s] 	delay_step4/FE_PHN99_n_1
[10/29 17:32:22    879s] 	delay_step4/n_2
[10/29 17:32:22    879s] 	delay_step4/n_3
[10/29 17:32:22    879s] 
[10/29 17:32:22    879s] *info:    75 net(s): Could not be fixed because of setup WNS degradation on specific instance.
[10/29 17:32:22    879s] 
[10/29 17:32:22    879s] Resizing failure reasons
[10/29 17:32:22    879s] ------------------------------------------------
[10/29 17:32:22    879s] *info:     8 net(s): Could not be fixed because of setup WNS degradation on specific instance.
[10/29 17:32:22    879s] *info:    39 net(s): Could not be fixed because of hold slack degradation.
[10/29 17:32:22    879s] 
[10/29 17:32:22    879s] *info: net names were printed out to logv file
[10/29 17:32:22    879s] 
[10/29 17:32:22    879s] *info:          in which 62 termBuffering
[10/29 17:32:22    879s] 
[10/29 17:32:22    879s] *** Finished Core Fixing (fixHold) cpu=0:00:24.7 real=0:00:18.0 totSessionCpu=0:14:40 mem=2673.8M density=0.012% ***
[10/29 17:32:22    879s] 
[10/29 17:32:22    879s] *info:
[10/29 17:32:22    879s] *info: Added a total of 104 cells to fix/reduce hold violation
[10/29 17:32:22    879s] *info:          in which 0 dummyBuffering
[10/29 17:32:22    879s]  (3.0, 	104.174)[10/29 17:32:22    879s] *info:
[10/29 17:32:22    879s] *info: Summary: 
[10/29 17:32:22    879s] *info:            4 cells of type 'sky130_fd_sc_hd__buf_1 (3.0, 	104.190)' used
[10/29 17:32:22    879s] *info:           20 cells of type 'sky130_fd_sc_hd__clkbuf_1 (4.0, 	41.606) (4.0, 	52.775) (6.0, 	28.061)' used
[10/29 17:32:22    879s] *info:            2 cells of type 'sky130_fd_sc_hd__buf_2' used
[10/29 17:32:22    879s] *info:           11 cells of type 'sky130_fd_sc_hd__clkbuf_2 (7.0, 	83.305)' used
[10/29 17:32:22    879s] *info:           14 cells of type 'sky130_fd_sc_hd__clkbuf_4' used
[10/29 17:32:22    879s] *info:            1 cell  of type 'sky130_fd_sc_hd__dlygate4sd1_1 (8.0, 	49.143) (8.0, 	52.192) (8.0, 	85.775)' used
[10/29 17:32:22    879s] *info:            4 cells of type 'sky130_fd_sc_hd__clkdlybuf4s18_2' used
[10/29 17:32:22    879s] *info:            1 cell  of type 'sky130_fd_sc_hd__clkdlybuf4s25_2 (8.0, 	96.820) (8.0, 	101.559) (8.0, 	103.162) (9.0, 	15.808) (9.0, 	53.268) (10.0, 	82.848) (11.0, 	15.227)' used
[10/29 17:32:22    879s] *info:           22 cells of type 'sky130_fd_sc_hd__dlygate4sd3_1' used
[10/29 17:32:22    879s] *info:           14 cells of type 'sky130_fd_sc_hd__clkdlybuf4s50_1' used
[10/29 17:32:22    879s] *info:            2 cells of type 'sky130_fd_sc_hd__clkdlybuf4s18_1' used
[10/29 17:32:22    879s] *info:            2 cells of type 'sky130_fd_sc_hd__clkdlybuf4s25_1' used
[10/29 17:32:22    879s] *info:            1 cell  of type 'sky130_fd_sc_hd__buf_6' used
[10/29 17:32:22    879s] *info:            4 cells of type 'sky130_fd_sc_hd__clkdlybuf4s50_2' used
[10/29 17:32:22    879s] *info:            1 cell  of type 'sky130_fd_sc_hd__dlymetal6s2s_1' used
[10/29 17:32:22    879s] *info:            1 cell  of type 'sky130_fd_sc_hd__clkbuf_8' used
[10/29 17:32:22    879s] *info:
[10/29 17:32:22    879s] *info: Total 7 instances resized
[10/29 17:32:22    879s] *info:       in which 0 FF resizing
[10/29 17:32:22    879s] *info:
[10/29 17:32:22    879s] 
[10/29 17:32:22    879s] *summary:      7 instances changed cell type
[10/29 17:32:22    879s] *	:      1 instance  changed cell type from 'sky130_fd_sc_hd__buf_2' to 'sky130_fd_sc_hd__clkbuf_4'
[10/29 17:32:22    879s] *	:      2 instances changed cell type from 'sky130_fd_sc_hd__clkbuf_2' to 'sky130_fd_sc_hd__clkdlybuf4s15_1'
[10/29 17:32:22    879s] *	:      1 instance  changed cell type from 'sky130_fd_sc_hd__clkbuf_4' to 'sky130_fd_sc_hd__clkbuf_8'
[10/29 17:32:22    879s] *	:      3 instances changed cell type from 'sky130_fd_sc_hd__clkbuf_4' to 'sky130_fd_sc_hd__clkdlybuf4s18_2'
OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2673.8M
[10/29 17:32:22    879s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.041, REAL:0.041, MEM:2673.8M
[10/29 17:32:22    880s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2673.8M
[10/29 17:32:22    880s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2673.8M
[10/29 17:32:22    880s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2673.8M
[10/29 17:32:22    880s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2673.8M
[10/29 17:32:22    880s] OPERPROF:     Starting SiteArrayInit at level 3, MEM:2673.8M
[10/29 17:32:22    880s] OPERPROF:       Starting spIGRtCostMap_init at level 4, MEM:2673.8M
[10/29 17:32:22    880s] OPERPROF:       Finished spIGRtCostMap_init at level 4, CPU:0.000, REAL:0.000, MEM:2673.8M
[10/29 17:32:22    880s] OPERPROF:       Starting SiteArrayMainInit_V17 at level 4, MEM:2673.8M
[10/29 17:32:22    880s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:2673.8M
[10/29 17:32:22    880s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:2673.8M
[10/29 17:32:22    880s] OPERPROF:         Starting SiteArrayInitPartitionBorders at level 5, MEM:2673.8M
[10/29 17:32:23    880s] OPERPROF:         Finished SiteArrayInitPartitionBorders at level 5, CPU:0.009, REAL:0.009, MEM:2673.8M
[10/29 17:32:23    880s] OPERPROF:         Starting InitBlockedSiteAsBlockedInst at level 5, MEM:2673.8M
[10/29 17:32:23    880s] OPERPROF:         Finished InitBlockedSiteAsBlockedInst at level 5, CPU:0.035, REAL:0.035, MEM:2673.8M
[10/29 17:32:23    880s] OPERPROF:         Starting SiteArrayMarkPreplaceInsts at level 5, MEM:2673.8M
[10/29 17:32:24    882s] OPERPROF:         Finished SiteArrayMarkPreplaceInsts at level 5, CPU:1.307, REAL:1.318, MEM:2673.8M
[10/29 17:32:24    882s] OPERPROF:       Finished SiteArrayMainInit_V17 at level 4, CPU:1.831, REAL:1.847, MEM:2673.8M
[10/29 17:32:24    882s] OPERPROF:     Finished SiteArrayInit at level 3, CPU:1.832, REAL:1.848, MEM:2673.8M
[10/29 17:32:24    882s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2673.8M
[10/29 17:32:24    882s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2673.8M
[10/29 17:32:24    882s] OPERPROF:     Starting PlacementInitFenceForDPlace at level 3, MEM:2673.8M
[10/29 17:32:24    882s] OPERPROF:       Starting SiteArrayInitFenceEdgeBit at level 4, MEM:2673.8M
[10/29 17:32:24    882s] OPERPROF:       Finished SiteArrayInitFenceEdgeBit at level 4, CPU:0.000, REAL:0.000, MEM:2673.8M
[10/29 17:32:24    882s] OPERPROF:       Starting SiteArrayInitObstEdgeBit at level 4, MEM:2673.8M
[10/29 17:32:24    882s] OPERPROF:       Finished SiteArrayInitObstEdgeBit at level 4, CPU:0.162, REAL:0.163, MEM:2673.8M
[10/29 17:32:24    882s] OPERPROF:     Finished PlacementInitFenceForDPlace at level 3, CPU:0.187, REAL:0.188, MEM:2673.8M
[10/29 17:32:24    882s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2673.8M
[10/29 17:32:24    882s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.007, REAL:0.007, MEM:2673.8M
[10/29 17:32:24    882s] OPERPROF:   Finished DPlace-Init at level 2, CPU:2.452, REAL:2.473, MEM:2673.8M
[10/29 17:32:24    882s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:2.452, REAL:2.474, MEM:2673.8M
[10/29 17:32:24    882s] OPERPROF: Starting RefinePlace at level 1, MEM:2673.8M
[10/29 17:32:24    882s] *** Starting place_detail (0:14:43 mem=2673.8M) ***
[10/29 17:32:24    882s] Total net bbox length = 1.932e+04 (1.845e+04 8.725e+02) (ext = 1.118e+04)
[10/29 17:32:25    883s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[10/29 17:32:25    883s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/29 17:32:25    883s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2673.8M
[10/29 17:32:25    883s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.031, REAL:0.031, MEM:2673.8M
[10/29 17:32:25    883s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2673.8M
[10/29 17:32:25    883s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.033, REAL:0.033, MEM:2673.8M
[10/29 17:32:25    883s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2673.8M
[10/29 17:32:25    883s] Starting refinePlace ...
[10/29 17:32:26    884s]   Spread Effort: high, pre-route mode, useDDP on.
[10/29 17:32:26    884s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.8, real=0:00:01.0, mem=2673.8MB) @(0:14:44 - 0:14:44).
[10/29 17:32:26    884s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/29 17:32:26    884s] wireLenOptFixPriorityInst 20 inst fixed
[10/29 17:32:26    884s] 
[10/29 17:32:26    884s] Running Spiral MT with 4 threads  fetchWidth=1024 
[10/29 17:32:26    884s] Move report: legalization moves 6 insts, mean move: 3.07 um, max move: 7.82 um
[10/29 17:32:26    884s] 	Max move on inst (delay_step0/FE_PHC83_n_1): (2647.18, 15.44) --> (2639.36, 15.44)
[10/29 17:32:26    884s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2673.8MB) @(0:14:44 - 0:14:44).
[10/29 17:32:26    884s] Move report: Detail placement moves 6 insts, mean move: 3.07 um, max move: 7.82 um
[10/29 17:32:26    884s] 	Max move on inst (delay_step0/FE_PHC83_n_1): (2647.18, 15.44) --> (2639.36, 15.44)
[10/29 17:32:26    884s] 	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2673.8MB
[10/29 17:32:26    884s] Statistics of distance of Instance movement in refine placement:
[10/29 17:32:26    884s]   maximum (X+Y) =         7.82 um
[10/29 17:32:26    884s]   inst (delay_step0/FE_PHC83_n_1) with max move: (2647.18, 15.44) -> (2639.36, 15.44)
[10/29 17:32:26    884s]   mean    (X+Y) =         3.07 um
[10/29 17:32:26    884s] Total instances moved : 6
[10/29 17:32:26    884s] Summary Report:
[10/29 17:32:26    884s] Instances move: 6 (out of 181 movable)
[10/29 17:32:26    884s] Instances flipped: 0
[10/29 17:32:26    884s] Mean displacement: 3.07 um
[10/29 17:32:26    884s] Max displacement: 7.82 um (Instance: delay_step0/FE_PHC83_n_1) (2647.18, 15.44) -> (2639.36, 15.44)
[10/29 17:32:26    884s] 	Length: 3 sites, height: 1 rows, site name: unithd, cell type: sky130_fd_sc_hd__clkbuf_1
[10/29 17:32:26    884s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.121, REAL:1.131, MEM:2673.8M
[10/29 17:32:26    884s] Total net bbox length = 1.933e+04 (1.846e+04 8.725e+02) (ext = 1.118e+04)
[10/29 17:32:26    884s] [CPU] RefinePlace/total (cpu=0:00:02.0, real=0:00:02.0, mem=2673.8MB) @(0:14:43 - 0:14:45).
[10/29 17:32:26    884s] Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 2673.8MB
[10/29 17:32:26    884s] *** Finished place_detail (0:14:45 mem=2673.8M) ***
[10/29 17:32:26    884s] OPERPROF: Finished RefinePlace at level 1, CPU:2.051, REAL:2.070, MEM:2673.8M
[10/29 17:32:26    884s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2673.8M
[10/29 17:32:26    884s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.024, REAL:0.024, MEM:2673.8M
[10/29 17:32:26    884s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2673.8M
[10/29 17:32:26    884s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2673.8M
[10/29 17:32:26    884s] Finished re-routing un-routed nets (0:00:00.0 2673.8M)
[10/29 17:32:26    884s] 
[10/29 17:32:26    884s] OPERPROF: Starting DPlace-Init at level 1, MEM:2673.8M
[10/29 17:32:27    884s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2673.8M
[10/29 17:32:27    884s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:2673.8M
[10/29 17:32:27    884s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:2673.8M
[10/29 17:32:27    884s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:2673.8M
[10/29 17:32:27    885s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:2673.8M
[10/29 17:32:27    885s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:2673.8M
[10/29 17:32:27    885s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:2673.8M
[10/29 17:32:27    885s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.010, REAL:0.010, MEM:2673.8M
[10/29 17:32:27    885s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:2673.8M
[10/29 17:32:27    885s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.035, REAL:0.035, MEM:2673.8M
[10/29 17:32:27    885s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:2673.8M
[10/29 17:32:28    886s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.957, REAL:0.966, MEM:2673.8M
[10/29 17:32:28    886s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:1.459, REAL:1.472, MEM:2673.8M
[10/29 17:32:28    886s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:1.459, REAL:1.472, MEM:2673.8M
[10/29 17:32:28    886s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2673.8M
[10/29 17:32:28    886s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2673.8M
[10/29 17:32:28    886s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:2673.8M
[10/29 17:32:28    886s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:2673.8M
[10/29 17:32:28    886s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:2673.8M
[10/29 17:32:28    886s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:2673.8M
[10/29 17:32:28    886s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.163, REAL:0.165, MEM:2673.8M
[10/29 17:32:28    886s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.189, REAL:0.190, MEM:2673.8M
[10/29 17:32:29    886s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2673.8M
[10/29 17:32:29    886s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.007, REAL:0.007, MEM:2673.8M
[10/29 17:32:29    886s] OPERPROF: Finished DPlace-Init at level 1, CPU:2.011, REAL:2.030, MEM:2673.8M
[10/29 17:32:29    887s] 
[10/29 17:32:29    887s] Density : 0.0001
[10/29 17:32:29    887s] Max route overflow : 0.0000
[10/29 17:32:29    887s] 
[10/29 17:32:29    887s] 
[10/29 17:32:29    887s] *** Finish Physical Update (cpu=0:00:07.3 real=0:00:07.0 mem=2673.8M) ***
[10/29 17:32:29    887s] ** Profile ** Start :  cpu=0:00:00.0, mem=2673.8M
[10/29 17:32:29    887s] ** Profile ** Other data :  cpu=0:00:00.0, mem=2673.8M
[10/29 17:32:29    887s] ** Profile ** Overall slacks : 
 cpu=0:00:00.0, mem=2673.8M
------------------------------------------------------------
     After refinePlace Timing Summary                             
------------------------------------------------------------

Setup views included:
 ss_100C_1v60.setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.102  |  0.175  |  0.102  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   20    |   16    |   20    |
+--------------------+---------+---------+---------+

Density: 0.012%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
[10/29 17:32:29    887s] *** Finish Post CTS Hold Fixing (cpu=0:00:32.0 real=0:00:25.0 totSessionCpu=0:14:47 mem=2673.8M density=0.012%) ***
[10/29 17:32:29    887s] **INFO: total 144 insts, 0 nets marked don't touch
[10/29 17:32:29    887s] **INFO: total 144 insts, 0 nets marked don't touch DB property
[10/29 17:32:29    887s] **INFO: total 144 insts, 0 nets unmarked don't touch
[10/29 17:32:29    887s] 
[10/29 17:32:29    887s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2562.1M
[10/29 17:32:29    887s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.025, REAL:0.025, MEM:2562.1M
[10/29 17:32:29    887s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2562.1M
[10/29 17:32:29    887s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2562.1M
[10/29 17:32:30    887s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2318.4M
[10/29 17:32:30    887s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:2318.4M
[10/29 17:32:30    887s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:2318.4M
[10/29 17:32:30    887s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:2318.4M
[10/29 17:32:30    888s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:2318.4M
[10/29 17:32:30    888s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:2318.4M
[10/29 17:32:30    888s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:2318.4M
[10/29 17:32:30    888s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.010, REAL:0.010, MEM:2318.4M
[10/29 17:32:30    888s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:2318.4M
[10/29 17:32:30    888s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.035, REAL:0.036, MEM:2318.4M
[10/29 17:32:30    888s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:2318.4M
[10/29 17:32:31    889s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.962, REAL:0.971, MEM:2318.4M
[10/29 17:32:31    889s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:1.453, REAL:1.465, MEM:2318.4M
[10/29 17:32:31    889s] OPERPROF: Finished SiteArrayInit at level 1, CPU:1.453, REAL:1.466, MEM:2318.4M
[10/29 17:32:31    889s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:2318.4M
[10/29 17:32:31    889s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:2318.4M
[10/29 17:32:31    889s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:2318.4M
[10/29 17:32:31    889s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:2318.4M
[10/29 17:32:31    889s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.163, REAL:0.164, MEM:2318.4M
[10/29 17:32:31    889s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.187, REAL:0.188, MEM:2318.4M
[10/29 17:32:31    889s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2318.4M
[10/29 17:32:31    889s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.023, REAL:0.024, MEM:2318.4M
[10/29 17:32:31    889s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2318.4M
[10/29 17:32:31    889s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2318.4M
[10/29 17:32:31    889s] *** Steiner Routed Nets: 70.443%; Threshold: 100; Threshold for Hold: 100
[10/29 17:32:31    889s] ### Creating LA Mngr. totSessionCpu=0:14:50 mem=2318.4M
[10/29 17:32:31    889s] ### Creating LA Mngr, finished. totSessionCpu=0:14:50 mem=2318.4M
[10/29 17:32:31    889s] Re-routed 0 nets
[10/29 17:32:31    889s] GigaOpt_HOLD: Recover setup timing after hold fixing
[10/29 17:32:31    889s] Deleting Cell Server ...
[10/29 17:32:31    889s] Deleting Lib Analyzer.
[10/29 17:32:31    889s] Creating Cell Server ...(0, 0, 0, 0)
[10/29 17:32:31    889s] Summary for sequential cells identification: 
[10/29 17:32:31    889s]   Identified SBFF number: 45
[10/29 17:32:31    889s]   Identified MBFF number: 0
[10/29 17:32:31    889s]   Identified SB Latch number: 0
[10/29 17:32:31    889s]   Identified MB Latch number: 0
[10/29 17:32:31    889s]   Not identified SBFF number: 0
[10/29 17:32:31    889s]   Not identified MBFF number: 0
[10/29 17:32:31    889s]   Not identified SB Latch number: 0
[10/29 17:32:31    889s]   Not identified MB Latch number: 0
[10/29 17:32:31    889s]   Number of sequential cells which are not FFs: 23
[10/29 17:32:31    889s]  Visiting view : ss_100C_1v60.setup_view
[10/29 17:32:31    889s]    : PowerDomain = none : Weighted F : unweighted  = 66.90 (1.000) with rcCorner = 0
[10/29 17:32:31    889s]    : PowerDomain = none : Weighted F : unweighted  = 52.70 (1.000) with rcCorner = -1
[10/29 17:32:31    889s]  Visiting view : ff_n40C_1v95.hold_view
[10/29 17:32:31    889s]    : PowerDomain = none : Weighted F : unweighted  = 28.70 (1.000) with rcCorner = 1
[10/29 17:32:31    889s]    : PowerDomain = none : Weighted F : unweighted  = 22.30 (1.000) with rcCorner = -1
[10/29 17:32:31    889s]  Setting StdDelay to 66.90
[10/29 17:32:31    889s] Creating Cell Server, finished. 
[10/29 17:32:31    889s] 
[10/29 17:32:31    889s] Deleting Cell Server ...
[10/29 17:32:31    889s] Creating Cell Server ...(0, 0, 0, 0)
[10/29 17:32:31    889s] Summary for sequential cells identification: 
[10/29 17:32:31    889s]   Identified SBFF number: 45
[10/29 17:32:31    889s]   Identified MBFF number: 0
[10/29 17:32:31    889s]   Identified SB Latch number: 0
[10/29 17:32:31    889s]   Identified MB Latch number: 0
[10/29 17:32:31    889s]   Not identified SBFF number: 0
[10/29 17:32:31    889s]   Not identified MBFF number: 0
[10/29 17:32:31    889s]   Not identified SB Latch number: 0
[10/29 17:32:31    889s]   Not identified MB Latch number: 0
[10/29 17:32:31    889s]   Number of sequential cells which are not FFs: 23
[10/29 17:32:31    889s]  Visiting view : ss_100C_1v60.setup_view
[10/29 17:32:31    889s]    : PowerDomain = none : Weighted F : unweighted  = 66.90 (1.000) with rcCorner = 0
[10/29 17:32:31    889s]    : PowerDomain = none : Weighted F : unweighted  = 52.70 (1.000) with rcCorner = -1
[10/29 17:32:31    889s]  Visiting view : ff_n40C_1v95.hold_view
[10/29 17:32:31    889s]    : PowerDomain = none : Weighted F : unweighted  = 28.70 (1.000) with rcCorner = 1
[10/29 17:32:31    889s]    : PowerDomain = none : Weighted F : unweighted  = 22.30 (1.000) with rcCorner = -1
[10/29 17:32:31    889s]  Setting StdDelay to 66.90
[10/29 17:32:31    889s] Creating Cell Server, finished. 
[10/29 17:32:31    889s] 
[10/29 17:32:31    889s] GigaOpt: WNS changes after routing: 0.100 -> 0.100 (bump = 0.0)
[10/29 17:32:31    889s] GigaOpt: WNS bump threshold: 0.03345
[10/29 17:32:31    889s] GigaOpt: Skipping postEco optimization
[10/29 17:32:31    889s] GigaOpt: WNS changes after postEco optimization: 0.100 -> 0.100 (bump = 0.0)
[10/29 17:32:31    889s] GigaOpt: Skipping nonLegal postEco optimization
[10/29 17:32:31    889s] ### Creating LA Mngr. totSessionCpu=0:14:50 mem=2318.4M
[10/29 17:32:31    889s] *** Steiner Routed Nets: 70.443%; Threshold: 100; Threshold for Hold: 100
[10/29 17:32:31    889s] ### Creating LA Mngr, finished. totSessionCpu=0:14:50 mem=2318.4M
[10/29 17:32:31    889s] Re-routed 0 nets
[10/29 17:32:31    889s] GigaOpt: WNS changes after postEco optimization: 0.100 -> 0.100 (bump = 0.0, threshold = 0.03345)
[10/29 17:32:31    889s] GigaOpt: Skipping post-eco TNS optimization
[10/29 17:32:31    889s] 
[10/29 17:32:31    889s] Active setup views:
[10/29 17:32:31    889s]  ss_100C_1v60.setup_view
[10/29 17:32:31    889s]   Dominating endpoints: 0
[10/29 17:32:31    889s]   Dominating TNS: -0.000
[10/29 17:32:31    889s] 
[10/29 17:32:31    889s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[10/29 17:32:31    889s] Type 'man IMPPTN-1250' for more detail.
[10/29 17:32:31    889s] [PSP]    Started earlyGlobalRoute kernel
[10/29 17:32:31    889s] [PSP]    Initial Peak syMemory usage = 2321.5 MB
[10/29 17:32:31    889s] (I)       Reading DB...
[10/29 17:32:31    889s] (I)       Read data from FE... (mem=2321.5M)
[10/29 17:32:31    889s] (I)       Read nodes and places... (mem=2321.5M)
[10/29 17:32:32    890s] (I)       Done Read nodes and places (cpu=0.598s, mem=2423.5M)
[10/29 17:32:32    890s] (I)       Read nets... (mem=2423.5M)
[10/29 17:32:32    890s] (I)       Done Read nets (cpu=0.001s, mem=2423.5M)
[10/29 17:32:32    890s] (I)       Done Read data from FE (cpu=0.599s, mem=2423.5M)
[10/29 17:32:32    890s] (I)       before initializing RouteDB syMemory usage = 2423.5 MB
[10/29 17:32:32    890s] (I)       congestionReportName   : 
[10/29 17:32:32    890s] (I)       layerRangeFor2DCongestion : 
[10/29 17:32:32    890s] (I)       buildTerm2TermWires    : 0
[10/29 17:32:32    890s] (I)       doTrackAssignment      : 1
[10/29 17:32:32    890s] (I)       dumpBookshelfFiles     : 0
[10/29 17:32:32    890s] (I)       numThreads             : 4
[10/29 17:32:32    890s] (I)       bufferingAwareRouting  : false
[10/29 17:32:32    890s] (I)       honorPin               : false
[10/29 17:32:32    890s] (I)       honorPinGuide          : true
[10/29 17:32:32    890s] (I)       honorPartition         : false
[10/29 17:32:32    890s] (I)       honorPartitionAllowFeedthru: false
[10/29 17:32:32    890s] (I)       allowPartitionCrossover: false
[10/29 17:32:32    890s] (I)       honorSingleEntry       : true
[10/29 17:32:32    890s] (I)       honorSingleEntryStrong : true
[10/29 17:32:32    890s] (I)       handleViaSpacingRule   : false
[10/29 17:32:32    890s] (I)       [10/29 17:32:32    890s] [NR-eGR] honorMsvRouteConstraint: false
handleEolSpacingRule   : false
[10/29 17:32:32    890s] (I)       PDConstraint           : none
[10/29 17:32:32    890s] (I)       expBetterNDRHandling   : false
[10/29 17:32:32    890s] (I)       routingEffortLevel     : 3
[10/29 17:32:32    890s] (I)       [10/29 17:32:32    890s] [NR-eGR] honorClockSpecNDR      : 0
effortLevel            : standard
[10/29 17:32:32    890s] (I)       relaxedTopLayerCeiling : 127
[10/29 17:32:32    890s] [NR-eGR] minRouteLayer          : 2
[10/29 17:32:32    890s] [NR-eGR] maxRouteLayer          : 127
[10/29 17:32:32    890s] (I)       relaxedBottomLayerFloor: 2
[10/29 17:32:32    890s] (I)       numRowsPerGCell        : 1
[10/29 17:32:32    890s] (I)       speedUpLargeDesign     : 0
[10/29 17:32:32    890s] (I)       multiThreadingTA       : 1
[10/29 17:32:32    890s] (I)       optimizationMode       : false
[10/29 17:32:32    890s] (I)       routeSecondPG          : false
[10/29 17:32:32    890s] (I)       scenicRatioForLayerRelax: 0.00
[10/29 17:32:32    890s] (I)       detourLimitForLayerRelax: 0.00
[10/29 17:32:32    890s] (I)       punchThroughDistance   : 500.00
[10/29 17:32:32    890s] (I)       scenicBound            : 1.15
[10/29 17:32:32    890s] (I)       maxScenicToAvoidBlk    : 100.00
[10/29 17:32:32    890s] (I)       source-to-sink ratio   : 0.00
[10/29 17:32:32    890s] (I)       targetCongestionRatioH : 1.00
[10/29 17:32:32    890s] (I)       targetCongestionRatioV : 1.00
[10/29 17:32:32    890s] (I)       layerCongestionRatio   : 0.70
[10/29 17:32:32    890s] (I)       m1CongestionRatio      : 0.10
[10/29 17:32:32    890s] (I)       m2m3CongestionRatio    : 0.70
[10/29 17:32:32    890s] (I)       localRouteEffort       : 1.00
[10/29 17:32:32    890s] (I)       numSitesBlockedByOneVia: 8.00
[10/29 17:32:32    890s] (I)       supplyScaleFactorH     : 1.00
[10/29 17:32:32    890s] (I)       supplyScaleFactorV     : 1.00
[10/29 17:32:32    890s] (I)       highlight3DOverflowFactor: 0.00
[10/29 17:32:32    890s] (I)       routeVias              : 
[10/29 17:32:32    890s] (I)       readTROption           : true
[10/29 17:32:32    890s] (I)       extraSpacingFactor     : 1.00
[10/29 17:32:32    890s] (I)       routeSelectedNetsOnly  : false
[10/29 17:32:32    890s] [NR-eGR] numTracksPerClockWire  : 0
[10/29 17:32:32    890s] (I)       clkNetUseMaxDemand     : false
[10/29 17:32:32    890s] (I)       extraDemandForClocks   : 0
[10/29 17:32:32    890s] (I)       steinerRemoveLayers    : false
[10/29 17:32:32    890s] (I)       demoteLayerScenicScale : 1.00
[10/29 17:32:32    890s] (I)       nonpreferLayerCostScale : 100.00
[10/29 17:32:32    890s] (I)       similarTopologyRoutingFast : false
[10/29 17:32:32    890s] (I)       spanningTreeRefinement : false
[10/29 17:32:32    890s] (I)       spanningTreeRefinementAlpha : -1.00
[10/29 17:32:32    890s] (I)       starting read tracks
[10/29 17:32:32    890s] (I)       build grid graph
[10/29 17:32:32    890s] (I)       build grid graph start
[10/29 17:32:32    890s] (I)       build grid graph end
[10/29 17:32:32    890s] (I)       merge level 0
[10/29 17:32:32    890s] (I)       numViaLayers=6
[10/29 17:32:32    890s] (I)       Reading via L1M1_PR for layer: 0 
[10/29 17:32:32    890s] (I)       Reading via M1M2_PR_M for layer: 1 
[10/29 17:32:32    890s] (I)       Reading via M2M3_PR_R for layer: 2 
[10/29 17:32:32    890s] (I)       Reading via M3M4_PR for layer: 3 
[10/29 17:32:32    890s] (I)       Reading via M4M5_PR for layer: 4 
[10/29 17:32:32    890s] (I)       end build via table
[10/29 17:32:32    890s] [NR-eGR] li1 has no routable track
[10/29 17:32:32    890s] [NR-eGR] met1 has single uniform track structure
[10/29 17:32:32    890s] [NR-eGR] met2 has single uniform track structure
[10/29 17:32:32    890s] [NR-eGR] met3 has single uniform track structure
[10/29 17:32:32    890s] [NR-eGR] met4 has single uniform track structure
[10/29 17:32:32    890s] [NR-eGR] met5 has single uniform track structure
[10/29 17:32:32    890s] [NR-eGR] Read 140028 PG shapes in 0.025 seconds
[10/29 17:32:32    890s] 
[10/29 17:32:32    890s] [NR-eGR] numRoutingBlks=0 numInstBlks=799220 numPGBlocks=140028 numBumpBlks=0 numBoundaryFakeBlks=0
[10/29 17:32:32    890s] [NR-eGR] Num Prerouted Nets = 4  Num Prerouted Wires = 81
[10/29 17:32:32    890s] (I)       readDataFromPlaceDB
[10/29 17:32:32    890s] (I)       Read net information..
[10/29 17:32:32    890s] (I)       Read testcase time = 0.000 seconds
[10/29 17:32:32    890s] 
[10/29 17:32:32    890s] [NR-eGR] Read numTotalNets=203  numIgnoredNets=4
[10/29 17:32:32    890s] (I)       read default dcut vias
[10/29 17:32:32    890s] (I)       Reading via L1M1_PR for layer: 0 
[10/29 17:32:32    890s] (I)       Reading via M1M2_PR_M for layer: 1 
[10/29 17:32:32    890s] (I)       Reading via M2M3_PR_R for layer: 2 
[10/29 17:32:32    890s] (I)       Reading via M3M4_PR for layer: 3 
[10/29 17:32:32    890s] (I)       Reading via M4M5_PR for layer: 4 
[10/29 17:32:32    890s] (I)       early_global_route_priority property id does not exist.
[10/29 17:32:32    890s] (I)       build grid graph start
[10/29 17:32:32    890s] (I)       build grid graph end
[10/29 17:32:32    890s] (I)       Model blockage into capacity
[10/29 17:32:32    890s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[10/29 17:32:33    891s] (I)       Modeling time = 0.941 seconds
[10/29 17:32:33    891s] 
[10/29 17:32:33    891s] (I)       Number of ignored nets = 4
[10/29 17:32:33    891s] (I)       Number of fixed nets = 4.  Ignored: Yes
[10/29 17:32:33    891s] (I)       Number of clock nets = 4.  Ignored: No
[10/29 17:32:33    891s] (I)       Number of analog nets = 0.  Ignored: Yes
[10/29 17:32:33    891s] (I)       Number of special nets = 0.  Ignored: Yes
[10/29 17:32:33    891s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[10/29 17:32:33    891s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[10/29 17:32:33    891s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[10/29 17:32:33    891s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[10/29 17:32:33    891s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/29 17:32:33    891s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2423.5 MB
[10/29 17:32:33    891s] (I)       Ndr track 0 does not exist
[10/29 17:32:33    891s] (I)       Ndr track 0 does not exist
[10/29 17:32:33    891s] (I)       Layer1  viaCost=200.00
[10/29 17:32:33    891s] (I)       Layer2  viaCost=200.00
[10/29 17:32:33    891s] (I)       Layer3  viaCost=300.00
[10/29 17:32:33    891s] (I)       Layer4  viaCost=200.00
[10/29 17:32:33    891s] (I)       Layer5  viaCost=200.00
[10/29 17:32:33    891s] (I)       ---------------------Grid Graph Info--------------------
[10/29 17:32:33    891s] (I)       Routing area        : (1840, 1840) - (4000000, 4000000)
[10/29 17:32:33    891s] (I)       Core area           : (10000, 10000) - (3990000, 3990000)
[10/29 17:32:33    891s] (I)       Site width          :   460  (dbu)
[10/29 17:32:33    891s] (I)       Row height          :  2720  (dbu)
[10/29 17:32:33    891s] (I)       GCell width         :  2720  (dbu)
[10/29 17:32:33    891s] (I)       GCell height        :  2720  (dbu)
[10/29 17:32:33    891s] (I)       Grid                :  1470  1470     6
[10/29 17:32:33    891s] (I)       Layer numbers       :     1     2     3     4     5     6
[10/29 17:32:33    891s] (I)       Vertical capacity   :     0     0  2720     0  2720     0
[10/29 17:32:33    891s] (I)       Horizontal capacity :     0  2720     0  2720     0  2720
[10/29 17:32:33    891s] (I)       Default wire width  :   170   140   140   300   300  1600
[10/29 17:32:33    891s] (I)       Default wire space  :   170   140   140   300   300  1600
[10/29 17:32:33    891s] (I)       Default wire pitch  :   340   280   280   600   600  3200
[10/29 17:32:33    891s] (I)       Default pitch size  :   340   340   460   610   690  3660
[10/29 17:32:33    891s] (I)       First track coord   :     0   310   570   410   570  2850
[10/29 17:32:33    891s] (I)       Num tracks per GCell:  8.00  8.00  5.91  4.46  3.94  0.74
[10/29 17:32:33    891s] (I)       Total num of tracks :     0 11764  8695  6557  5797  1092
[10/29 17:32:33    891s] (I)       Num of masks        :     1     1     1     1     1     1
[10/29 17:32:33    891s] (I)       Num of trim masks   :     0     0     0     0     0     0
[10/29 17:32:33    891s] (I)       --------------------------------------------------------
[10/29 17:32:33    891s] 
[10/29 17:32:33    891s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[10/29 17:32:33    891s] (I)       Pitch:  L1=340  L2=340  L3=460[10/29 17:32:33    891s] [NR-eGR] ============ Routing rule table ============
[10/29 17:32:33    891s] [NR-eGR] Rule id: 0  Nets: 199 
  L4=610  L5=690  L6=3660
[10/29 17:32:33    891s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[10/29 17:32:33    891s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[10/29 17:32:33    891s] (I)       id=1  isDef=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[10/29 17:32:33    891s] (I)       [10/29 17:32:33    891s] [NR-eGR] Rule id: 1  Nets: 0 
Pitch:  L1=680  L2=560  L3=560  L4=1200  L5=1200  L6=6400
[10/29 17:32:33    891s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2
[10/29 17:32:33    891s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[10/29 17:32:33    891s] (I)       [10/29 17:32:33    891s] [NR-eGR] ========================================
[10/29 17:32:33    891s] [NR-eGR] 
blocked tracks on layer1 : = 0 / 0 (0.00%)
[10/29 17:32:33    891s] (I)       blocked tracks on layer2 : = 4289797 / 17293080 (24.81%)
[10/29 17:32:33    891s] (I)       blocked tracks on layer3 : = 597720 / 12781650 (4.68%)
[10/29 17:32:33    891s] (I)       blocked tracks on layer4 : = 978620 / 9638790 (10.15%)
[10/29 17:32:33    891s] (I)       blocked tracks on layer5 : = 1318500 / 8521590 (15.47%)
[10/29 17:32:33    891s] (I)       blocked tracks on layer6 : = 956645 / 1605240 (59.60%)
[10/29 17:32:33    891s] (I)       After initializing earlyGlobalRoute syMemory usage = 2510.0 MB
[10/29 17:32:33    891s] (I)       Loading and dumping file time : 1.92 seconds
[10/29 17:32:34    891s] (I)       ============= Initialization =============
[10/29 17:32:34    891s] (I)       totalPins=447  totalGlobalPin=427 (95.53%)
[10/29 17:32:34    891s] (I)       total 2D Cap : 41701146 = (22312803 H, 19388343 V)
[10/29 17:32:34    891s] (I)       ============  Phase 1a Route ============
[10/29 17:32:34    891s] [NR-eGR] Layer group 1: route 199 net(s) in layer range [2, 6]
[10/29 17:32:34    891s] (I)       Phase 1a runs 0.01 seconds
[10/29 17:32:34    891s] (I)       Usage: 6448 = (6142 H, 306 V) = (0.03% H, 0.00% V) = (1.671e+04um H, 8.323e+02um V)
[10/29 17:32:34    891s] (I)       
[10/29 17:32:34    891s] (I)       ============  Phase 1b Route ============
[10/29 17:32:34    891s] (I)       Usage: 6448 = (6142 H, 306 V) = (0.03% H, 0.00% V) = (1.671e+04um H, 8.323e+02um V)
[10/29 17:32:34    891s] (I)       
[10/29 17:32:34    891s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.753856e+04um
[10/29 17:32:34    891s] (I)       ============  Phase 1c Route ============
[10/29 17:32:34    891s] (I)       Usage: 6448 = (6142 H, 306 V) = (0.03% H, 0.00% V) = (1.671e+04um H, 8.323e+02um V)
[10/29 17:32:34    891s] (I)       
[10/29 17:32:34    891s] (I)       ============  Phase 1d Route ============
[10/29 17:32:34    891s] (I)       Usage: 6448 = (6142 H, 306 V) = (0.03% H, 0.00% V) = (1.671e+04um H, 8.323e+02um V)
[10/29 17:32:34    891s] (I)       
[10/29 17:32:34    891s] (I)       ============  Phase 1e Route ============
[10/29 17:32:34    891s] (I)       Phase 1e runs 0.00 seconds
[10/29 17:32:34    891s] (I)       Usage: 6448 = (6142 H, 306 V) = (0.03% H, 0.00% V) = (1.671e+04um H, 8.323e+02um V)
[10/29 17:32:34    891s] (I)       
[10/29 17:32:34    891s] (I)       ============  Phase 1l Route ============
[10/29 17:32:34    891s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.753856e+04um
[10/29 17:32:34    891s] [NR-eGR] 
[10/29 17:32:34    892s] (I)       Phase 1l runs 0.00 seconds
[10/29 17:32:34    892s] (I)       
[10/29 17:32:34    892s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[10/29 17:32:34    892s] [NR-eGR]                        OverCon            
[10/29 17:32:34    892s] [NR-eGR]                         #Gcell     %Gcell
[10/29 17:32:34    892s] [NR-eGR]       Layer                (2)    OverCon 
[10/29 17:32:34    892s] [NR-eGR] ----------------------------------------------
[10/29 17:32:34    892s] [NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[10/29 17:32:34    892s] [NR-eGR]    met1  (2)         3( 0.00%)   ( 0.00%) 
[10/29 17:32:34    892s] [NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[10/29 17:32:34    892s] [NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[10/29 17:32:34    892s] [NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[10/29 17:32:34    892s] [NR-eGR]    met5  (6)         0( 0.00%)   ( 0.00%) 
[10/29 17:32:34    892s] [NR-eGR] ----------------------------------------------
[10/29 17:32:34    892s] [NR-eGR] Total                3( 0.00%)   ( 0.00%) 
[10/29 17:32:34    892s] [NR-eGR] 
[10/29 17:32:34    892s] (I)       Total Global Routing Runtime: 0.73 seconds
[10/29 17:32:34    892s] (I)       total 2D Cap : 41701835 = (22313012 H, 19388823 V)
[10/29 17:32:35    892s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[10/29 17:32:35    892s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[10/29 17:32:35    893s] [NR-eGR] End Peak syMemory usage = 2497.6 MB
[10/29 17:32:35    893s] [NR-eGR] Early Global Router Kernel+IO runtime : 3.27 seconds
[10/29 17:32:35    893s] [hotspot] +------------+---------------+---------------+
[10/29 17:32:35    893s] [hotspot] |            |   max hotspot | total hotspot |
[10/29 17:32:35    893s] [hotspot] +------------+---------------+---------------+
[10/29 17:32:35    893s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[10/29 17:32:35    893s] [hotspot] | normalized |          0.00 |          0.00 |
[10/29 17:32:35    893s] [hotspot] +------------+---------------+---------------+
[10/29 17:32:35    893s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/29 17:32:35    893s] cleaningup cpe interface
[10/29 17:32:35    893s] Reported timing to dir hammer_cts_debug
[10/29 17:32:35    893s] **opt_design ... cpu = 0:01:19, real = 0:01:11, mem = 1734.6M, totSessionCpu=0:14:53 **
[10/29 17:32:35    893s] ** Profile ** Start :  cpu=0:00:00.0, mem=2279.5M
[10/29 17:32:36    893s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2279.5M
[10/29 17:32:36    893s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:2279.5M
[10/29 17:32:36    893s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:2279.5M
[10/29 17:32:36    893s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:2279.5M
[10/29 17:32:36    894s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:2279.5M
[10/29 17:32:36    894s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:2279.5M
[10/29 17:32:36    894s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:2279.5M
[10/29 17:32:36    894s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.009, REAL:0.009, MEM:2279.5M
[10/29 17:32:36    894s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:2279.5M
[10/29 17:32:36    894s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.036, REAL:0.036, MEM:2279.5M
[10/29 17:32:36    894s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:2279.5M
[10/29 17:32:37    895s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:1.016, REAL:1.025, MEM:2279.5M
[10/29 17:32:37    895s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:1.524, REAL:1.537, MEM:2279.5M
[10/29 17:32:37    895s] OPERPROF: Finished SiteArrayInit at level 1, CPU:1.524, REAL:1.538, MEM:2279.5M
[10/29 17:32:37    895s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:2279.5M
[10/29 17:32:37    895s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:2279.5M
[10/29 17:32:37    895s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:2279.5M
[10/29 17:32:37    895s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:2279.5M
[10/29 17:32:37    895s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.164, REAL:0.166, MEM:2279.5M
[10/29 17:32:37    895s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.188, REAL:0.190, MEM:2279.5M
[10/29 17:32:37    895s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2279.5M
[10/29 17:32:37    895s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.024, REAL:0.024, MEM:2279.5M
[10/29 17:32:37    895s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2279.5M
[10/29 17:32:37    895s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2279.5M
[10/29 17:32:37    895s] ** Profile ** Other data :  cpu=0:00:02.2, mem=2279.5M
[10/29 17:32:38    895s] End AAE Lib Interpolated Model. (MEM=2279.53 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 17:32:38    895s] **INFO: Starting Non-Blocking QThread
[10/29 17:32:38    895s] **INFO: Distributing 4 CPU to Master 2 CPU and QThread 2 CPU
[10/29 17:32:38    895s] Non-Blocking console log file: /dev/null
[10/29 17:32:38    895s] Multi-CPU acceleration using 2 CPU(s).
[10/29 17:32:38    895s] Info: 2 threads available for lower-level modules during optimization.
[10/29 17:32:38    895s] #################################################################################
[10/29 17:32:38    895s] # Design Stage: PreRoute
[10/29 17:32:38    895s] # Design Name: fir
[10/29 17:32:38    895s] # Design Mode: 130nm
[10/29 17:32:38    895s] # Analysis Mode: MMMC OCV 
[10/29 17:32:38    895s] # Parasitics Mode: No SPEF/RCDB
[10/29 17:32:38    895s] # Signoff Settings: SI Off 
[10/29 17:32:38    895s] #################################################################################
[10/29 17:32:38    896s] Topological Sorting (REAL = 0:00:00.0, MEM = 2264.6M, InitMEM = 2264.6M)
[10/29 17:32:38    896s] Calculate early delays in OCV mode...
[10/29 17:32:38    896s] Calculate late delays in OCV mode...
[10/29 17:32:38    896s] Start delay calculation (fullDC) (2 T). (MEM=2264.57)
[10/29 17:32:38    896s] End AAE Lib Interpolated Model. (MEM=2288.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 17:32:38    896s] Total number of fetched objects 203
[10/29 17:32:38    896s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[10/29 17:32:38    896s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 17:32:38    896s] End delay calculation. (MEM=2390.27 CPU=0:00:00.1 REAL=0:00:00.0)
[10/29 17:32:38    896s] End delay calculation (fullDC). (MEM=2390.27 CPU=0:00:00.1 REAL=0:00:00.0)
[10/29 17:32:38    896s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 2390.3M) ***
[10/29 17:32:38    896s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:14:56 mem=2358.3M)
[10/29 17:32:38    896s] ** Profile ** Overall slacks :  cpu=0:00:00.6, mem=2366.3M
[10/29 17:32:38    896s] 2023/10/29 17:32:38 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:32:38    896s] 2023/10/29 17:32:38 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:32:38    896s] 2023/10/29 17:32:38 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:32:38    896s] 2023/10/29 17:32:38 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:32:39    896s] 2023/10/29 17:32:39 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:32:39    896s] 2023/10/29 17:32:39 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:32:39    896s] 2023/10/29 17:32:39 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:32:39    896s] 2023/10/29 17:32:39 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:32:39    896s] 2023/10/29 17:32:39 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:32:39    896s] 2023/10/29 17:32:39 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:32:39    896s] 2023/10/29 17:32:39 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:32:39    896s] 2023/10/29 17:32:39 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:32:40    896s] 2023/10/29 17:32:40 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:32:40    896s] 2023/10/29 17:32:40 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:32:40    896s] 2023/10/29 17:32:40 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:32:40    896s] 2023/10/29 17:32:40 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:32:40    896s] ** Profile ** Total reports :  cpu=0:00:00.2, mem=2298.2M
[10/29 17:32:40    896s] ** Profile ** DRVs :  cpu=0:00:00.1, mem=2298.2M
[10/29 17:32:40    896s]  
[10/29 17:32:40    896s]    ____________________________________________________________________
[10/29 17:32:40    896s] __/ message from Non-Blocking QThread
Info: pop threads available for lower-level modules during optimization.
[10/29 17:32:40    896s] *** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.5M
[10/29 17:32:40    896s] Multithreaded Timing Analysis is initialized with 2 threads
[10/29 17:32:40    896s] 
[10/29 17:32:40    896s] #################################################################################
[10/29 17:32:40    896s] # Design Stage: PreRoute
[10/29 17:32:40    896s] # Design Name: fir
[10/29 17:32:40    896s] # Design Mode: 130nm
[10/29 17:32:40    896s] # Analysis Mode: MMMC OCV 
[10/29 17:32:40    896s] # Parasitics Mode: No SPEF/RCDB
[10/29 17:32:40    896s] # Signoff Settings: SI Off 
[10/29 17:32:40    896s] #################################################################################
[10/29 17:32:40    896s] Calculate late delays in OCV mode...
[10/29 17:32:40    896s] Calculate early delays in OCV mode...
[10/29 17:32:40    896s] Start delay calculation (fullDC) (2 T). (MEM=0)
[10/29 17:32:40    896s] *** Calculating scaling factor for ff_n40C_1v95.hold_set libraries using the default operating condition of each library.
[10/29 17:32:40    896s] Total number of fetched objects 203
[10/29 17:32:40    896s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[10/29 17:32:40    896s] End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
[10/29 17:32:40    896s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
[10/29 17:32:40    896s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:00.5 mem=0.0M)
[10/29 17:32:40    896s] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=0.0M
[10/29 17:32:40    896s] ** Profile ** Total reports :  cpu=0:00:00.1, mem=0.0M
[10/29 17:32:40    896s] *** QThread HoldRpt [finish] : cpu/real = 0:00:00.6/0:00:00.0 (0.0), mem = 0.0M
[10/29 17:32:40    896s] _______________________________________________________________________
[10/29 17:32:40    896s] 
[10/29 17:32:40    896s] ------------------------------------------------------------
[10/29 17:32:40    896s]      opt_design Final Summary                             
[10/29 17:32:40    896s] ------------------------------------------------------------
[10/29 17:32:40    896s] 
[10/29 17:32:40    896s] Setup views included:
[10/29 17:32:40    896s]  ss_100C_1v60.setup_view 
[10/29 17:32:40    896s] Hold  views included:
[10/29 17:32:40    896s]  ff_n40C_1v95.hold_view
[10/29 17:32:40    896s] 
[10/29 17:32:40    896s] +--------------------+---------+---------+---------+
[10/29 17:32:40    896s] |     Setup mode     |   all   | reg2reg | default |
[10/29 17:32:40    896s] +--------------------+---------+---------+---------+
[10/29 17:32:40    896s] |           WNS (ns):|  0.105  |  0.181  |  0.105  |
[10/29 17:32:40    896s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[10/29 17:32:40    896s] |    Violating Paths:|    0    |    0    |    0    |
[10/29 17:32:40    896s] |          All Paths:|   20    |   16    |   20    |
[10/29 17:32:40    896s] +--------------------+---------+---------+---------+
[10/29 17:32:40    896s] 
[10/29 17:32:40    896s] +--------------------+---------+---------+---------+
[10/29 17:32:40    896s] |     Hold mode      |   all   | reg2reg | default |
[10/29 17:32:40    896s] +--------------------+---------+---------+---------+
[10/29 17:32:40    896s] |           WNS (ns):|  0.116  |  0.116  |  0.133  |
[10/29 17:32:40    896s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[10/29 17:32:40    896s] |    Violating Paths:|    0    |    0    |    0    |
[10/29 17:32:40    896s] |          All Paths:|   20    |   16    |   20    |
[10/29 17:32:40    896s] +--------------------+---------+---------+---------+
[10/29 17:32:40    896s] 
[10/29 17:32:40    896s] +----------------+-------------------------------+------------------+
[10/29 17:32:40    896s] |                |              Real             |       Total      |
[10/29 17:32:40    896s] |    DRVs        +------------------+------------+------------------|
[10/29 17:32:40    896s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[10/29 17:32:40    896s] +----------------+------------------+------------+------------------+
[10/29 17:32:40    896s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[10/29 17:32:40    896s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[10/29 17:32:40    896s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[10/29 17:32:40    896s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[10/29 17:32:40    896s] +----------------+------------------+------------+------------------+
[10/29 17:32:40    896s] 
[10/29 17:32:40    896s] Density: 0.012%
[10/29 17:32:40    896s] Routing Overflow: 0.00% H and 0.00% V
[10/29 17:32:40    896s] ------------------------------------------------------------
[10/29 17:32:40    896s] ** Profile ** Report data :  cpu=0:00:00.0, mem=2306.2M
[10/29 17:32:40    896s] *** Final Summary (holdfix) CPU=0:00:03.2, REAL=0:00:05.0, MEM=2306.2M
[10/29 17:32:40    896s] **opt_design ... cpu = 0:01:23, real = 0:01:16, mem = 1784.0M, totSessionCpu=0:14:57 **
[10/29 17:32:40    896s] Deleting Cell Server ...
[10/29 17:32:40    896s] *** Finished opt_design ***
[10/29 17:32:40    896s] cleaningup cpe interface
[10/29 17:32:40    896s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:32:40    896s] UM:                                       0.000 ns          0.105 ns  final
[10/29 17:32:53    909s] [hotspot] +------------+---------------+---------------+
[10/29 17:32:53    909s] [hotspot] |            |   max hotspot | total hotspot |
[10/29 17:32:53    909s] [hotspot] +------------+---------------+---------------+
[10/29 17:32:53    909s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[10/29 17:32:53    909s] [hotspot] | normalized |          0.00 |          0.00 |
[10/29 17:32:53    909s] [hotspot] +------------+---------------+---------------+
[10/29 17:32:53    909s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/29 17:32:54    909s] OPERPROF: Starting PlacementCheckFixedInst at level 1, MEM:2327.7M
[10/29 17:32:54    909s] OPERPROF: Finished PlacementCheckFixedInst at level 1, CPU:0.030, REAL:0.030, MEM:2327.7M
[10/29 17:32:54    909s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2327.7M
[10/29 17:32:54    909s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:2327.7M
[10/29 17:32:54    909s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:2327.7M
[10/29 17:32:54    909s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:2327.7M
[10/29 17:32:54    910s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:2327.7M
[10/29 17:32:54    910s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:2327.7M
[10/29 17:32:54    910s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:2327.7M
[10/29 17:32:54    910s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.014, REAL:0.014, MEM:2327.7M
[10/29 17:32:54    910s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:2327.7M
[10/29 17:32:54    910s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.035, REAL:0.035, MEM:2327.7M
[10/29 17:32:54    910s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:2327.7M
[10/29 17:32:54    910s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.000, MEM:2327.7M
[10/29 17:32:54    910s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.415, REAL:0.419, MEM:2327.7M
[10/29 17:32:54    910s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.416, REAL:0.419, MEM:2327.7M
[10/29 17:32:54    910s] OPERPROF: Starting PlacementInitFence at level 1, MEM:2327.7M
[10/29 17:32:54    910s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:2327.7M
[10/29 17:32:54    910s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:2327.7M
[10/29 17:32:54    910s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:2327.7M
[10/29 17:32:54    910s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.162, REAL:0.163, MEM:2327.7M
[10/29 17:32:54    910s] OPERPROF: Finished PlacementInitFence at level 1, CPU:0.186, REAL:0.187, MEM:2327.7M
[10/29 17:32:54    910s] 
[10/29 17:32:55    911s] OPERPROF: Starting CheckPlaceCleanup at level 1, MEM:2327.7M
[10/29 17:32:55    911s] OPERPROF:   Starting PlacementCleanupFence at level 2, MEM:2327.7M
[10/29 17:32:55    911s] OPERPROF:   Finished PlacementCleanupFence at level 2, CPU:0.023, REAL:0.024, MEM:2327.7M
[10/29 17:32:55    911s] OPERPROF:   Starting spFreeFakeNetlist at level 2, MEM:2327.7M
[10/29 17:32:55    911s] OPERPROF:   Finished spFreeFakeNetlist at level 2, CPU:0.000, REAL:0.000, MEM:2327.7M
[10/29 17:32:55    911s] OPERPROF: Finished CheckPlaceCleanup at level 1, CPU:0.164, REAL:0.166, MEM:2327.7M
[10/29 17:32:55    911s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:32:55    911s] UM:                                                                   opt_design_postcts
[10/29 17:32:55    911s] cleaningup cpe interface
[10/29 17:32:55    911s] 
[10/29 17:32:55    911s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:51 real=  0:01:44)
[10/29 17:32:55    911s] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=0:00:18.7 real=0:00:18.1)
[10/29 17:32:55    911s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:05.5 real=0:00:04.8)
[10/29 17:32:55    911s] Info: pop threads available for lower-level modules during optimization.
[10/29 17:32:55    911s] Info: Destroy the CCOpt slew target map.
[10/29 17:32:56    911s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[10/29 17:32:56    911s] Set place::cacheFPlanSiteMark to 0
[10/29 17:32:56    912s] (ccopt_design): dumping clock statistics to metric
[10/29 17:32:56    912s] Leaving CCOpt scope - Initializing power interface...
[10/29 17:32:56    912s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/29 17:32:56    912s] Clock tree timing engine global stage delay update for ss_100C_1v60.setup_delay:setup.early...
[10/29 17:32:56    912s] End AAE Lib Interpolated Model. (MEM=2327.72 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 17:32:56    912s] Clock tree timing engine global stage delay update for ss_100C_1v60.setup_delay:setup.early done. (took cpu=0:00:00.1 real=0:00:00.1)
[10/29 17:32:56    912s] Clock tree timing engine global stage delay update for ss_100C_1v60.setup_delay:setup.late...
[10/29 17:32:56    912s] Clock tree timing engine global stage delay update for ss_100C_1v60.setup_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/29 17:32:56    912s] Clock tree timing engine global stage delay update for ff_n40C_1v95.hold_delay:hold.early...
[10/29 17:32:56    912s] Clock tree timing engine global stage delay update for ff_n40C_1v95.hold_delay:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/29 17:32:56    912s] Clock tree timing engine global stage delay update for ff_n40C_1v95.hold_delay:hold.late...
[10/29 17:32:56    912s] Clock tree timing engine global stage delay update for ff_n40C_1v95.hold_delay:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/29 17:32:56    912s] cleaningup cpe interface
[10/29 17:33:09    924s] [hotspot] +------------+---------------+---------------+
[10/29 17:33:09    924s] [hotspot] |            |   max hotspot | total hotspot |
[10/29 17:33:09    924s] [hotspot] +------------+---------------+---------------+
[10/29 17:33:09    925s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[10/29 17:33:09    925s] [hotspot] | normalized |          0.00 |          0.00 |
[10/29 17:33:09    925s] [hotspot] +------------+---------------+---------------+
[10/29 17:33:09    925s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/29 17:33:09    925s] OPERPROF: Starting PlacementCheckFixedInst at level 1, MEM:2365.9M
[10/29 17:33:09    925s] OPERPROF: Finished PlacementCheckFixedInst at level 1, CPU:0.019, REAL:0.019, MEM:2365.9M
[10/29 17:33:09    925s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2365.9M
[10/29 17:33:09    925s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:2365.9M
[10/29 17:33:09    925s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:2365.9M
[10/29 17:33:09    925s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:2365.9M
[10/29 17:33:09    925s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:2365.9M
[10/29 17:33:09    925s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:2365.9M
[10/29 17:33:09    925s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:2365.9M
[10/29 17:33:09    925s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:2365.9M
[10/29 17:33:09    925s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:2365.9M
[10/29 17:33:09    925s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.155, REAL:0.156, MEM:2365.9M
[10/29 17:33:09    925s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:2365.9M
[10/29 17:33:09    925s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:2365.9M
[10/29 17:33:09    925s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:2365.9M
[10/29 17:33:09    925s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:2365.9M
[10/29 17:33:09    925s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.232, REAL:0.234, MEM:2365.9M
[10/29 17:33:09    925s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:2365.9M
[10/29 17:33:09    925s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.001, MEM:2365.9M
[10/29 17:33:09    925s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:2365.9M
[10/29 17:33:09    925s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:2365.9M
[10/29 17:33:09    925s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.318, REAL:0.093, MEM:2365.9M
[10/29 17:33:09    925s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.325, REAL:0.100, MEM:2365.9M
[10/29 17:33:09    925s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:2365.9M
[10/29 17:33:09    925s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.024, REAL:0.024, MEM:2365.9M
[10/29 17:33:09    925s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.679, REAL:0.458, MEM:2365.9M
[10/29 17:33:09    925s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:2365.9M
[10/29 17:33:09    925s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.009, REAL:0.009, MEM:2365.9M
[10/29 17:33:09    925s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:2365.9M
[10/29 17:33:09    926s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.036, REAL:0.036, MEM:2365.9M
[10/29 17:33:09    926s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:2365.9M
[10/29 17:33:09    926s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.000, MEM:2365.9M
[10/29 17:33:09    926s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.763, REAL:0.544, MEM:2365.9M
[10/29 17:33:09    926s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.764, REAL:0.544, MEM:2365.9M
[10/29 17:33:09    926s] OPERPROF: Starting PlacementInitFence at level 1, MEM:2365.9M
[10/29 17:33:09    926s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:2365.9M
[10/29 17:33:09    926s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:2365.9M
[10/29 17:33:09    926s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:2365.9M
[10/29 17:33:10    926s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.158, REAL:0.159, MEM:2365.9M
[10/29 17:33:10    926s] OPERPROF: Finished PlacementInitFence at level 1, CPU:0.182, REAL:0.183, MEM:2365.9M
[10/29 17:33:10    926s] 
[10/29 17:33:11    927s] OPERPROF: Starting CheckPlaceCleanup at level 1, MEM:2365.9M
[10/29 17:33:11    927s] OPERPROF:   Starting PlacementCleanupFence at level 2, MEM:2365.9M
[10/29 17:33:11    927s] OPERPROF:   Finished PlacementCleanupFence at level 2, CPU:0.024, REAL:0.024, MEM:2365.9M
[10/29 17:33:11    927s] OPERPROF:   Starting spFreeFakeNetlist at level 2, MEM:2365.9M
[10/29 17:33:11    927s] OPERPROF:   Finished spFreeFakeNetlist at level 2, CPU:0.000, REAL:0.000, MEM:2365.9M
[10/29 17:33:11    927s] OPERPROF: Finished CheckPlaceCleanup at level 1, CPU:0.159, REAL:0.160, MEM:2365.9M
[10/29 17:33:11    927s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:33:11    927s] UM:        204.35            193          0.000 ns          0.105 ns  ccopt_design
[10/29 17:33:11    927s] 
[10/29 17:33:11    927s] *** Summary of all messages that are not suppressed in this session:
[10/29 17:33:11    927s] Severity  ID               Count  Summary                                  
[10/29 17:33:11    927s] WARNING   IMPPTN-1250          7  Pin placement has been enabled on metal ...
[10/29 17:33:11    927s] WARNING   IMPEXT-6197          6  The Cap table file is not specified. Thi...
[10/29 17:33:11    927s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[10/29 17:33:11    927s] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[10/29 17:33:11    927s] WARNING   IMPCCOPT-1361        6  Routing configuration for %s nets in clo...
[10/29 17:33:11    927s] WARNING   IMPCCOPT-1183        2  The library has no usable balanced %ss f...
[10/29 17:33:11    927s] WARNING   IMPCCOPT-1261       36  The skew target of %s for %s is too smal...
[10/29 17:33:11    927s] *** Message Summary: 59 warning(s), 0 error(s)
[10/29 17:33:11    927s] 
[10/29 17:33:11    927s] #% End ccopt_design (date=10/29 17:33:11, total cpu=0:03:36, real=0:03:25, peak res=2962.8M, current mem=1840.7M)
[10/29 17:33:11    927s] @file(par.tcl) 192: puts "write_db pre_add_fillers" 
[10/29 17:33:11    927s] write_db pre_add_fillers
[10/29 17:33:11    927s] @file(par.tcl) 193: write_db pre_add_fillers
[10/29 17:33:11    927s] #% Begin write_db save design ... (date=10/29 17:33:11, mem=1840.7M)
[10/29 17:33:11    927s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/29 17:33:11    927s] % Begin Save ccopt configuration ... (date=10/29 17:33:11, mem=1840.7M)
[10/29 17:33:11    927s] % End Save ccopt configuration ... (date=10/29 17:33:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1840.7M, current mem=1840.7M)
[10/29 17:33:11    927s] % Begin Save netlist data ... (date=10/29 17:33:11, mem=1840.7M)
[10/29 17:33:11    927s] Writing Binary DB to pre_add_fillers/fir.v.bin in multi-threaded mode...
[10/29 17:33:11    927s] % End Save netlist data ... (date=10/29 17:33:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1841.0M, current mem=1841.0M)
[10/29 17:33:11    927s] Saving symbol-table file in separate thread ...
[10/29 17:33:11    927s] Saving congestion map file in separate thread ...
[10/29 17:33:11    927s] Saving congestion map file pre_add_fillers/fir.route.congmap.gz ...
[10/29 17:33:11    927s] % Begin Save AAE data ... (date=10/29 17:33:11, mem=1841.0M)
[10/29 17:33:11    927s] Saving AAE Data ...
[10/29 17:33:11    927s] % End Save AAE data ... (date=10/29 17:33:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1841.0M, current mem=1841.0M)
[10/29 17:33:11    928s] 2023/10/29 17:33:11 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:33:11    928s] 2023/10/29 17:33:11 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:33:11    928s] 2023/10/29 17:33:11 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:33:11    928s] 2023/10/29 17:33:11 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:33:11    928s] % Begin Save clock tree data ... (date=10/29 17:33:11, mem=1841.0M)
[10/29 17:33:12    928s] % End Save clock tree data ... (date=10/29 17:33:11, total cpu=0:00:00.0, real=0:00:01.0, peak res=1841.0M, current mem=1841.0M)
[10/29 17:33:12    928s] Saving preference file pre_add_fillers/gui.pref.tcl ...
[10/29 17:33:12    928s] Saving mode setting ...
[10/29 17:33:12    928s] Saving root attributes to be loaded post write_db ...
[10/29 17:33:12    928s] Saving global file ...
[10/29 17:33:12    928s] Saving root attributes to be loaded previous write_db ...
[10/29 17:33:12    929s] 2023/10/29 17:33:12 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:33:12    929s] 2023/10/29 17:33:12 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:33:12    929s] Saving Drc markers ...
[10/29 17:33:12    929s] ... No Drc file written since there is no markers found.
[10/29 17:33:12    929s] % Begin Save routing data ... (date=10/29 17:33:12, mem=1844.1M)
[10/29 17:33:12    929s] Saving route file ...
[10/29 17:33:13    929s] 2023/10/29 17:33:13 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:33:13    929s] 2023/10/29 17:33:13 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:33:13    929s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=2365.9M) ***
[10/29 17:33:13    929s] % End Save routing data ... (date=10/29 17:33:13, total cpu=0:00:00.1, real=0:00:01.0, peak res=1845.0M, current mem=1845.0M)
[10/29 17:33:13    929s] Saving floorplan file in separate thread ...
[10/29 17:33:13    929s] Saving PG Conn file in separate thread ...
[10/29 17:33:13    929s] Saving placement file in separate thread ...
[10/29 17:33:13    929s] ** Saving stdCellPlacement_binary (version# 2) ...
[10/29 17:33:13    929s] 2023/10/29 17:33:13 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:33:13    929s] 2023/10/29 17:33:13 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:33:13    929s] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=2381.9M) ***
[10/29 17:33:13    930s] TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
[10/29 17:33:13    930s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[10/29 17:33:13    930s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[10/29 17:33:13    930s] Saving property file pre_add_fillers/fir.prop
[10/29 17:33:14    930s] *** Completed saveProperty (cpu=0:00:00.4 real=0:00:01.0 mem=2381.9M) ***
[10/29 17:33:14    930s] #Saving pin access data to file pre_add_fillers/fir.apa ...
[10/29 17:33:14    930s] #
[10/29 17:33:14    930s] % Begin Save power constraints data ... (date=10/29 17:33:14, mem=1848.2M)
[10/29 17:33:14    930s] % End Save power constraints data ... (date=10/29 17:33:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1848.2M, current mem=1848.2M)
[10/29 17:33:14    930s] Saving rc congestion map pre_add_fillers/fir.congmap.gz ...
[10/29 17:33:14    930s] 2023/10/29 17:33:14 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:33:14    930s] 2023/10/29 17:33:14 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:33:14    930s] Saving CPF database ...
[10/29 17:33:14    930s] *** End saving CPF database: cpu=0:00:00.01 real=0:00:00.00 ***
[10/29 17:33:16    931s] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[10/29 17:33:16    931s] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[10/29 17:33:16    931s] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[10/29 17:33:16    931s] Generated self-contained design pre_add_fillers
[10/29 17:33:16    931s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/29 17:33:17    931s] #% End write_db save design ... (date=10/29 17:33:16, total cpu=0:00:03.9, real=0:00:06.0, peak res=1848.2M, current mem=1624.5M)
[10/29 17:33:17    931s] 
[10/29 17:33:17    931s] *** Summary of all messages that are not suppressed in this session:
[10/29 17:33:17    931s] Severity  ID               Count  Summary                                  
[10/29 17:33:17    931s] WARNING   IMPUDM-33            3  Global variable "%s" is obsolete and wil...
[10/29 17:33:17    931s] *** Message Summary: 3 warning(s), 0 error(s)
[10/29 17:33:17    931s] 
[10/29 17:33:17    931s] @file(par.tcl) 194: puts "ln -sfn pre_add_fillers latest" 
[10/29 17:33:17    931s] ln -sfn pre_add_fillers latest
[10/29 17:33:17    931s] @file(par.tcl) 195: ln -sfn pre_add_fillers latest
[10/29 17:33:17    931s] @file(par.tcl) 196: set_db add_fillers_cells "sky130_fd_sc_hd__decap_3 sky130_fd_sc_hd__decap_4 sky130_fd_sc_hd__decap_6 sky130_fd_sc_hd__decap_8 sky130_fd_sc_hd__decap_12"
[10/29 17:33:17    931s] @file(par.tcl) 197: puts "add_fillers" 
[10/29 17:33:17    931s] add_fillers
[10/29 17:33:17    931s] @file(par.tcl) 198: add_fillers
[10/29 17:33:17    931s] OPERPROF: Starting DPlace-Init at level 1, MEM:2282.1M
[10/29 17:33:17    931s] #spOpts: N=130 cut2cut 
[10/29 17:33:17    932s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2282.1M
[10/29 17:33:17    932s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:2282.1M
[10/29 17:33:17    932s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:2282.1M
[10/29 17:33:17    932s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:2282.1M
[10/29 17:33:17    932s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:2282.1M
[10/29 17:33:17    932s] Core basic site is unithd
[10/29 17:33:17    932s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:2282.1M
[10/29 17:33:17    932s] SiteArray: one-level site array dimensions = 1463 x 8652
[10/29 17:33:17    932s] SiteArray: use 50,631,504 bytes
[10/29 17:33:17    932s] SiteArray: current memory after site array memory allocatiion 2282.1M
[10/29 17:33:17    932s] SiteArray: FP blocked sites are writable
[10/29 17:33:17    932s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:2282.1M
[10/29 17:33:17    932s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.000, MEM:2282.1M
[10/29 17:33:17    932s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:2282.1M
[10/29 17:33:17    932s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.158, REAL:0.159, MEM:2282.1M
[10/29 17:33:17    932s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:2282.1M
[10/29 17:33:17    932s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:2282.1M
[10/29 17:33:17    932s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:2282.1M
[10/29 17:33:17    932s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:2282.1M
[10/29 17:33:17    932s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.240, REAL:0.242, MEM:2282.1M
[10/29 17:33:17    932s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:2282.1M
[10/29 17:33:17    932s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.000, REAL:0.000, MEM:2282.1M
[10/29 17:33:17    932s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:2282.1M
[10/29 17:33:17    932s] OPERPROF:           Starting RoutingBlockageAnalysis at level 6, MEM:2282.1M
[10/29 17:33:17    932s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[10/29 17:33:17    932s] Mark StBox On SiteArr starts
[10/29 17:33:18    932s] Mark StBox On SiteArr ends
[10/29 17:33:18    932s] OPERPROF:           Finished RoutingBlockageAnalysis at level 6, CPU:0.496, REAL:0.285, MEM:2282.1M
[10/29 17:33:18    932s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:0.503, REAL:0.292, MEM:2282.1M
[10/29 17:33:18    932s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:2282.1M
[10/29 17:33:18    932s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.026, REAL:0.028, MEM:2282.1M
[10/29 17:33:18    932s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:0.876, REAL:0.672, MEM:2282.1M
[10/29 17:33:18    932s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:2282.1M
[10/29 17:33:18    932s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.010, REAL:0.010, MEM:2282.1M
[10/29 17:33:18    932s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:2282.1M
[10/29 17:33:18    932s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.035, REAL:0.035, MEM:2282.1M
[10/29 17:33:18    932s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:2282.1M
[10/29 17:33:19    934s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:1.081, REAL:1.090, MEM:2282.1M
[10/29 17:33:19    934s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:2.239, REAL:2.046, MEM:2282.1M
[10/29 17:33:19    934s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:2.239, REAL:2.047, MEM:2282.1M
[10/29 17:33:19    934s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2282.1M
[10/29 17:33:19    934s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2282.1M
[10/29 17:33:19    934s] [CPU] DPlace-Init (cpu=0:00:02.6, real=0:00:02.0, mem=2282.1MB).
[10/29 17:33:19    934s] OPERPROF: Finished DPlace-Init at level 1, CPU:2.626, REAL:2.437, MEM:2282.1M
[10/29 17:33:19    934s] OPERPROF: Starting PlacementInitRegWireSearchTree at level 1, MEM:2282.1M
[10/29 17:33:19    934s]   Signal wire search tree: 139 elements. (cpu=0:00:00.0, mem=0.0M)
[10/29 17:33:19    934s] OPERPROF: Finished PlacementInitRegWireSearchTree at level 1, CPU:0.000, REAL:0.001, MEM:2282.1M
[10/29 17:33:20    934s] OPERPROF: Starting AddFillerWithCallMap at level 1, MEM:2282.1M
[10/29 17:33:20    934s] OPERPROF:   Starting AddFillerWithCallMap-Iter-1 at level 2, MEM:2282.1M
[10/29 17:33:20    934s] OPERPROF:     Starting AddFillerWithCallMap/AddFiller at level 3, MEM:2282.1M
[10/29 17:34:29   1003s] *INFO: Adding fillers to module add0.
[10/29 17:34:29   1003s] *INFO:   Added 789857 filler insts (cell sky130_fd_sc_hd__decap_12 / prefix FILLER_AO).
[10/29 17:34:29   1003s] *INFO:   Added 31 filler insts (cell sky130_fd_sc_hd__decap_8 / prefix FILLER_AO).
[10/29 17:34:29   1003s] *INFO:   Added 1515 filler insts (cell sky130_fd_sc_hd__decap_6 / prefix FILLER_AO).
[10/29 17:34:29   1003s] *INFO:   Added 394963 filler insts (cell sky130_fd_sc_hd__decap_4 / prefix FILLER_AO).
[10/29 17:34:29   1003s] *INFO:   Added 396463 filler insts (cell sky130_fd_sc_hd__decap_3 / prefix FILLER_AO).
[10/29 17:34:29   1003s] *INFO: Total 1582829 filler insts added - prefix FILLER_AO (CPU: 0:01:12).
[10/29 17:34:29   1003s] OPERPROF:     Finished AddFillerWithCallMap/AddFiller at level 3, CPU:68.974, REAL:69.537, MEM:3055.1M
[10/29 17:34:29   1003s] OPERPROF:     Starting AddFillerWithCellMap/BatchGNCProcess at level 3, MEM:3055.1M
[10/29 17:34:29   1003s] For 1582829 new insts, *** Applied 14 GNC rules (cpu = 0:00:02.3)
[10/29 17:34:32   1006s] OPERPROF:     Finished AddFillerWithCellMap/BatchGNCProcess at level 3, CPU:2.610, REAL:2.632, MEM:3122.1M
[10/29 17:34:32   1006s] OPERPROF:   Finished AddFillerWithCallMap-Iter-1 at level 2, CPU:71.593, REAL:72.179, MEM:3122.1M
[10/29 17:34:32   1006s] OPERPROF: Finished AddFillerWithCallMap at level 1, CPU:71.594, REAL:72.179, MEM:3122.1M
[10/29 17:34:32   1006s] OPERPROF: Starting AddFillerWithCallMap at level 1, MEM:3122.1M
[10/29 17:34:32   1006s] OPERPROF:   Starting AddFillerWithCallMap-Iter-1 at level 2, MEM:3122.1M
[10/29 17:34:32   1006s] *INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
[10/29 17:34:32   1006s] *INFO: Second pass addFiller without DRC checking.
[10/29 17:34:32   1006s] OPERPROF:     Starting AddFillerWithCallMap/AddFiller at level 3, MEM:3123.1M
[10/29 17:34:32   1006s] *INFO: Adding fillers to module add0.
[10/29 17:34:32   1006s] *INFO:   Added 0 filler inst of any cell-type.
[10/29 17:34:32   1006s] OPERPROF:     Finished AddFillerWithCallMap/AddFiller at level 3, CPU:0.369, REAL:0.372, MEM:3123.1M
[10/29 17:34:32   1006s] OPERPROF:   Finished AddFillerWithCallMap-Iter-1 at level 2, CPU:0.409, REAL:0.412, MEM:3123.1M
[10/29 17:34:32   1006s] OPERPROF: Finished AddFillerWithCallMap at level 1, CPU:0.409, REAL:0.412, MEM:3123.1M
[10/29 17:34:32   1006s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:3123.1M
[10/29 17:34:32   1006s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.024, REAL:0.025, MEM:3123.1M
[10/29 17:34:33   1007s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:3123.1M
[10/29 17:34:33   1007s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:3123.1M
[10/29 17:34:33   1007s] @file(par.tcl) 199: set_db add_fillers_cells "sky130_fd_sc_hd__fill_1 sky130_fd_sc_hd__fill_2 sky130_fd_sc_hd__fill_4 sky130_fd_sc_hd__fill_8"
[10/29 17:34:33   1007s] @file(par.tcl) 200: puts "add_fillers" 
[10/29 17:34:33   1007s] add_fillers
[10/29 17:34:33   1007s] @file(par.tcl) 201: add_fillers
[10/29 17:34:33   1007s] OPERPROF: Starting DPlace-Init at level 1, MEM:3123.1M
[10/29 17:34:33   1007s] #spOpts: N=130 cut2cut 
[10/29 17:34:34   1008s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:3123.1M
[10/29 17:34:34   1008s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:3123.1M
[10/29 17:34:34   1008s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:3123.1M
[10/29 17:34:34   1008s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:3123.1M
[10/29 17:34:34   1008s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:3123.1M
[10/29 17:34:34   1009s] Core basic site is unithd
[10/29 17:34:34   1009s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:3124.6M
[10/29 17:34:35   1009s] SiteArray: one-level site array dimensions = 1463 x 8652
[10/29 17:34:35   1009s] SiteArray: use 50,631,504 bytes
[10/29 17:34:35   1009s] SiteArray: current memory after site array memory allocatiion 3124.6M
[10/29 17:34:35   1009s] SiteArray: FP blocked sites are writable
[10/29 17:34:35   1009s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:3124.6M
[10/29 17:34:35   1009s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.000, MEM:3124.6M
[10/29 17:34:35   1009s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:3124.6M
[10/29 17:34:35   1009s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.157, REAL:0.158, MEM:3124.6M
[10/29 17:34:35   1009s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:3124.6M
[10/29 17:34:35   1009s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:3124.6M
[10/29 17:34:35   1009s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:3124.6M
[10/29 17:34:35   1009s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:3124.6M
[10/29 17:34:35   1009s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.241, REAL:0.242, MEM:3124.6M
[10/29 17:34:35   1009s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:3124.6M
[10/29 17:34:35   1009s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.000, REAL:0.000, MEM:3124.6M
[10/29 17:34:35   1009s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:3124.6M
[10/29 17:34:35   1009s] OPERPROF:           Starting RoutingBlockageAnalysis at level 6, MEM:3124.6M
[10/29 17:34:35   1009s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[10/29 17:34:35   1009s] Mark StBox On SiteArr starts
[10/29 17:34:35   1010s] Mark StBox On SiteArr ends
[10/29 17:34:35   1010s] OPERPROF:           Finished RoutingBlockageAnalysis at level 6, CPU:0.931, REAL:0.722, MEM:3124.6M
[10/29 17:34:35   1010s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:0.965, REAL:0.757, MEM:3124.6M
[10/29 17:34:35   1010s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:3124.6M
[10/29 17:34:36   1010s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.024, REAL:0.024, MEM:3124.6M
[10/29 17:34:36   1010s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:1.514, REAL:1.313, MEM:3124.6M
[10/29 17:34:36   1010s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:3124.6M
[10/29 17:34:36   1010s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.009, REAL:0.009, MEM:3124.6M
[10/29 17:34:36   1010s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:3124.6M
[10/29 17:34:36   1010s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.037, REAL:0.037, MEM:3124.6M
[10/29 17:34:36   1010s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:3124.6M
[10/29 17:34:37   1011s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:1.055, REAL:1.064, MEM:3124.6M
[10/29 17:34:37   1012s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:3.298, REAL:3.112, MEM:3124.6M
[10/29 17:34:37   1012s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:3.298, REAL:3.112, MEM:3124.6M
[10/29 17:34:37   1012s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3124.6M
[10/29 17:34:37   1012s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3124.6M
[10/29 17:34:38   1012s] [CPU] DPlace-Init (cpu=0:00:04.9, real=0:00:05.0, mem=3124.6MB).
[10/29 17:34:38   1012s] OPERPROF: Finished DPlace-Init at level 1, CPU:4.904, REAL:4.732, MEM:3124.6M
[10/29 17:34:38   1012s] OPERPROF: Starting PlacementInitRegWireSearchTree at level 1, MEM:3124.6M
[10/29 17:34:38   1012s]   Signal wire search tree: 139 elements. (cpu=0:00:00.0, mem=0.0M)
[10/29 17:34:38   1012s] OPERPROF: Finished PlacementInitRegWireSearchTree at level 1, CPU:0.000, REAL:0.001, MEM:3124.6M
[10/29 17:34:41   1016s] OPERPROF: Starting AddFillerWithCallMap at level 1, MEM:3141.6M
[10/29 17:34:41   1016s] OPERPROF:   Starting AddFillerWithCallMap-Iter-1 at level 2, MEM:3141.6M
[10/29 17:34:41   1016s] OPERPROF:     Starting AddFillerWithCallMap/AddFiller at level 3, MEM:3143.6M
[10/29 17:34:42   1016s] *INFO: Adding fillers to module add0.
[10/29 17:34:42   1016s] *INFO:   Added 0 filler inst  (cell sky130_fd_sc_hd__fill_8 / prefix FILLER_AO).
[10/29 17:34:42   1016s] *INFO:   Added 0 filler inst  (cell sky130_fd_sc_hd__fill_4 / prefix FILLER_AO).
[10/29 17:34:42   1016s] *INFO:   Added 35 filler insts (cell sky130_fd_sc_hd__fill_2 / prefix FILLER_AO).
[10/29 17:34:42   1016s] *INFO:   Added 13 filler insts (cell sky130_fd_sc_hd__fill_1 / prefix FILLER_AO).
[10/29 17:34:42   1016s] *INFO: Total 48 filler insts added - prefix FILLER_AO (CPU: 0:00:08.9).
[10/29 17:34:42   1016s] OPERPROF:     Finished AddFillerWithCallMap/AddFiller at level 3, CPU:0.363, REAL:0.366, MEM:3144.6M
[10/29 17:34:42   1016s] OPERPROF:     Starting AddFillerWithCellMap/BatchGNCProcess at level 3, MEM:3144.6M
[10/29 17:34:42   1016s] For 48 new insts, [10/29 17:34:42   1016s] OPERPROF:     Finished AddFillerWithCellMap/BatchGNCProcess at level 3, CPU:0.035, REAL:0.035, MEM:3144.6M
[10/29 17:34:42   1016s] OPERPROF:   Finished AddFillerWithCallMap-Iter-1 at level 2, CPU:0.439, REAL:0.443, MEM:3144.6M
[10/29 17:34:42   1016s] OPERPROF: Finished AddFillerWithCallMap at level 1, CPU:0.439, REAL:0.443, MEM:3144.6M
*** Applied 14 GNC rules (cpu = 0:00:00.0)
[10/29 17:34:42   1016s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:3144.6M
[10/29 17:34:42   1016s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.024, REAL:0.024, MEM:3144.6M
[10/29 17:34:42   1017s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:3144.6M
[10/29 17:34:42   1017s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:3144.6M
[10/29 17:34:42   1017s] @file(par.tcl) 202: puts "write_db pre_route_design" 
[10/29 17:34:42   1017s] write_db pre_route_design
[10/29 17:34:42   1017s] @file(par.tcl) 203: write_db pre_route_design
[10/29 17:34:42   1017s] #% Begin write_db save design ... (date=10/29 17:34:42, mem=2770.7M)
[10/29 17:34:42   1017s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/29 17:34:43   1017s] % Begin Save ccopt configuration ... (date=10/29 17:34:42, mem=2770.7M)
[10/29 17:34:43   1017s] % End Save ccopt configuration ... (date=10/29 17:34:43, total cpu=0:00:00.1, real=0:00:00.0, peak res=2770.7M, current mem=2770.7M)
[10/29 17:34:43   1017s] % Begin Save netlist data ... (date=10/29 17:34:43, mem=2770.7M)
[10/29 17:34:43   1017s] Writing Binary DB to pre_route_design/fir.v.bin in multi-threaded mode...
[10/29 17:34:43   1017s] % End Save netlist data ... (date=10/29 17:34:43, total cpu=0:00:00.1, real=0:00:00.0, peak res=2772.9M, current mem=2772.9M)
[10/29 17:34:43   1017s] Saving symbol-table file in separate thread ...
[10/29 17:34:43   1017s] Saving congestion map file in separate thread ...
[10/29 17:34:43   1017s] Saving congestion map file pre_route_design/fir.route.congmap.gz ...
[10/29 17:34:43   1017s] % Begin Save AAE data ... (date=10/29 17:34:43, mem=2772.9M)
[10/29 17:34:43   1017s] Saving AAE Data ...
[10/29 17:34:43   1017s] % End Save AAE data ... (date=10/29 17:34:43, total cpu=0:00:00.1, real=0:00:00.0, peak res=2772.9M, current mem=2772.9M)
[10/29 17:34:43   1017s] 2023/10/29 17:34:43 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:34:43   1017s] 2023/10/29 17:34:43 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:34:43   1017s] 2023/10/29 17:34:43 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:34:43   1017s] 2023/10/29 17:34:43 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:34:43   1017s] % Begin Save clock tree data ... (date=10/29 17:34:43, mem=2772.9M)
[10/29 17:34:43   1017s] % End Save clock tree data ... (date=10/29 17:34:43, total cpu=0:00:00.1, real=0:00:00.0, peak res=2772.9M, current mem=2772.9M)
[10/29 17:34:43   1017s] Saving preference file pre_route_design/gui.pref.tcl ...
[10/29 17:34:43   1018s] Saving mode setting ...
[10/29 17:34:43   1018s] Saving root attributes to be loaded post write_db ...
[10/29 17:34:44   1019s] Saving global file ...
[10/29 17:34:44   1019s] Saving root attributes to be loaded previous write_db ...
[10/29 17:34:44   1019s] 2023/10/29 17:34:44 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:34:44   1019s] 2023/10/29 17:34:44 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:34:44   1019s] Saving Drc markers ...
[10/29 17:34:44   1019s] ... No Drc file written since there is no markers found.
[10/29 17:34:44   1019s] % Begin Save routing data ... (date=10/29 17:34:44, mem=2773.0M)
[10/29 17:34:44   1019s] Saving route file ...
[10/29 17:34:44   1019s] 2023/10/29 17:34:44 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:34:44   1019s] 2023/10/29 17:34:44 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:34:44   1019s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=3150.6M) ***
[10/29 17:34:44   1019s] % End Save routing data ... (date=10/29 17:34:44, total cpu=0:00:00.1, real=0:00:00.0, peak res=2773.0M, current mem=2773.0M)
[10/29 17:34:44   1019s] Saving floorplan file in separate thread ...
[10/29 17:34:44   1019s] Saving PG Conn file in separate thread ...
[10/29 17:34:44   1019s] Saving placement file in separate thread ...
[10/29 17:34:44   1020s] ** Saving stdCellPlacement_binary (version# 2) ...
[10/29 17:34:45   1020s] 2023/10/29 17:34:45 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:34:45   1020s] 2023/10/29 17:34:45 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:34:45   1021s] *** Completed savePlace (cpu=0:00:01.1 real=0:00:01.0 mem=3166.6M) ***
[10/29 17:34:46   1021s] TAT_INFO: ::saveFPlan REAL = 2 : CPU = 0 : MEM = 0.
[10/29 17:34:46   1021s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[10/29 17:34:46   1021s] TAT_INFO: ::savePlace REAL = 1 : CPU = 0 : MEM = 0.
[10/29 17:34:46   1021s] Saving property file pre_route_design/fir.prop
[10/29 17:34:46   1022s] *** Completed saveProperty (cpu=0:00:00.6 real=0:00:00.0 mem=3166.6M) ***
[10/29 17:34:46   1022s] #Saving pin access data to file pre_route_design/fir.apa ...
[10/29 17:34:46   1022s] #
[10/29 17:34:46   1022s] % Begin Save power constraints data ... (date=10/29 17:34:46, mem=2773.8M)
[10/29 17:34:46   1022s] % End Save power constraints data ... (date=10/29 17:34:46, total cpu=0:00:00.1, real=0:00:00.0, peak res=2773.8M, current mem=2773.8M)
[10/29 17:34:46   1022s] Saving rc congestion map pre_route_design/fir.congmap.gz ...
[10/29 17:34:47   1022s] 2023/10/29 17:34:47 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:34:47   1022s] 2023/10/29 17:34:47 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:34:47   1022s] Saving CPF database ...
[10/29 17:34:47   1022s] *** End saving CPF database: cpu=0:00:00.08 real=0:00:00.00 ***
[10/29 17:34:49   1023s] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[10/29 17:34:49   1023s] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[10/29 17:34:49   1023s] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[10/29 17:34:49   1023s] Generated self-contained design pre_route_design
[10/29 17:34:49   1023s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/29 17:34:49   1023s] #% End write_db save design ... (date=10/29 17:34:49, total cpu=0:00:06.1, real=0:00:07.0, peak res=2773.8M, current mem=2411.6M)
[10/29 17:34:49   1023s] 
[10/29 17:34:49   1023s] *** Summary of all messages that are not suppressed in this session:
[10/29 17:34:49   1023s] Severity  ID               Count  Summary                                  
[10/29 17:34:49   1023s] WARNING   IMPUDM-33            3  Global variable "%s" is obsolete and wil...
[10/29 17:34:49   1023s] *** Message Summary: 3 warning(s), 0 error(s)
[10/29 17:34:49   1023s] 
[10/29 17:34:49   1023s] @file(par.tcl) 204: puts "ln -sfn pre_route_design latest" 
[10/29 17:34:49   1023s] ln -sfn pre_route_design latest
[10/29 17:34:49   1023s] @file(par.tcl) 205: ln -sfn pre_route_design latest
[10/29 17:34:49   1023s] @file(par.tcl) 206: puts "set_db design_express_route true" 
[10/29 17:34:49   1023s] set_db design_express_route true
[10/29 17:34:49   1023s] @file(par.tcl) 207: set_db design_express_route true
[10/29 17:34:49   1023s] 
[10/29 17:34:49   1023s] @file(par.tcl) 208: puts "route_design" 
[10/29 17:34:49   1023s] route_design
[10/29 17:34:49   1023s] @file(par.tcl) 209: route_design
[10/29 17:34:49   1023s] #% Begin route_design (date=10/29 17:34:49, mem=2411.6M)
[10/29 17:34:49   1023s] #route_design: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2411.57 (MB), peak = 2962.85 (MB)
[10/29 17:34:49   1023s] #ss_100C_1v60.setup_rc has no qx tech file defined
[10/29 17:34:49   1023s] #No active RC corner or QRC tech file is missing.
[10/29 17:34:49   1023s] #**INFO: setDesignMode -flowEffort standard
[10/29 17:34:49   1023s] #**INFO: multi-cut via swapping will be performed after routing.
[10/29 17:34:49   1023s] #**INFO: All auto set options tuned by route_design will be restored to their original settings on command completion.
[10/29 17:34:49   1023s] OPERPROF: Starting checkPlace at level 1, MEM:3142.1M
[10/29 17:34:49   1023s] #spOpts: N=130 cut2cut 
[10/29 17:34:50   1024s] OPERPROF:   Starting PlacementCheckFixedInst at level 2, MEM:3142.1M
[10/29 17:34:50   1024s] OPERPROF:   Finished PlacementCheckFixedInst at level 2, CPU:0.088, REAL:0.089, MEM:3142.1M
[10/29 17:34:50   1024s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:3142.1M
[10/29 17:34:50   1024s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:3142.1M
[10/29 17:34:50   1024s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:3142.1M
[10/29 17:34:50   1024s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:3142.1M
[10/29 17:34:50   1024s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:3142.1M
[10/29 17:34:50   1024s] Core basic site is unithd
[10/29 17:34:50   1024s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:3142.1M
[10/29 17:34:50   1024s] SiteArray: one-level site array dimensions = 1463 x 8652
[10/29 17:34:50   1024s] SiteArray: use 50,631,504 bytes
[10/29 17:34:50   1024s] SiteArray: current memory after site array memory allocatiion 3142.1M
[10/29 17:34:50   1024s] SiteArray: FP blocked sites are writable
[10/29 17:34:50   1024s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:3142.1M
[10/29 17:34:50   1024s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.000, MEM:3142.1M
[10/29 17:34:50   1024s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:3142.1M
[10/29 17:34:51   1024s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.162, REAL:0.164, MEM:3142.1M
[10/29 17:34:51   1024s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:3142.1M
[10/29 17:34:51   1024s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:3142.1M
[10/29 17:34:51   1024s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:3142.1M
[10/29 17:34:51   1024s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:3142.1M
[10/29 17:34:51   1024s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.283, REAL:0.286, MEM:3142.1M
[10/29 17:34:51   1024s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:3142.1M
[10/29 17:34:51   1025s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.505, REAL:0.509, MEM:3142.1M
[10/29 17:34:51   1025s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:3142.1M
[10/29 17:34:51   1025s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:0.045, REAL:0.045, MEM:3142.1M
[10/29 17:34:51   1025s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:3142.1M
[10/29 17:34:51   1025s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.025, REAL:0.025, MEM:3142.1M
[10/29 17:34:51   1025s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:1.058, REAL:1.069, MEM:3142.1M
[10/29 17:34:51   1025s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:3142.1M
[10/29 17:34:51   1025s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.011, REAL:0.011, MEM:3142.1M
[10/29 17:34:51   1025s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:3142.1M
[10/29 17:34:51   1025s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.035, REAL:0.035, MEM:3142.1M
[10/29 17:34:51   1025s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:3142.1M
[10/29 17:34:51   1025s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.000, MEM:3142.1M
[10/29 17:34:51   1025s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:1.321, REAL:1.333, MEM:3142.1M
[10/29 17:34:51   1025s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:1.321, REAL:1.334, MEM:3142.1M
[10/29 17:34:51   1025s] OPERPROF:   Starting PlacementInitFence at level 2, MEM:3142.1M
[10/29 17:34:51   1025s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:3142.1M
[10/29 17:34:51   1025s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:3142.1M
[10/29 17:34:51   1025s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:3142.1M
[10/29 17:34:52   1025s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.160, REAL:0.162, MEM:3142.1M
[10/29 17:34:52   1025s] OPERPROF:   Finished PlacementInitFence at level 2, CPU:0.185, REAL:0.186, MEM:3142.1M
[10/29 17:34:52   1025s] 
[10/29 17:34:52   1025s] Begin checking placement ... (start mem=3142.1M, init mem=3142.1M)
[10/29 17:34:52   1026s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:3142.1M
[10/29 17:34:54   1027s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:1.829, REAL:1.846, MEM:3142.1M
[10/29 17:34:54   1028s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:3142.1M
[10/29 17:34:54   1028s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.154, REAL:0.155, MEM:3142.1M
[10/29 17:34:54   1028s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:3142.1M
[10/29 17:35:03   1036s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:8.218, REAL:8.291, MEM:3260.1M
[10/29 17:35:03   1036s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3260.1M
[10/29 17:35:04   1038s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:1.680, REAL:1.646, MEM:3260.1M
[10/29 17:35:04   1038s] OPERPROF:   Starting checkPlace/Adj-Rule-Check at level 2, MEM:3260.1M
[10/29 17:35:06   1040s] OPERPROF:   Finished checkPlace/Adj-Rule-Check at level 2, CPU:1.603, REAL:1.617, MEM:3260.1M
[10/29 17:35:06   1040s] *info: Placed = 1982460        (Fixed = 399402)
[10/29 17:35:06   1040s] *info: Unplaced = 0           
[10/29 17:35:06   1040s] Placement Density:100.00%(15337806/15337806)
[10/29 17:35:06   1040s] Placement Density (including fixed std cells):100.00%(15837534/15837534)
[10/29 17:35:06   1040s] PowerDomain Density <AO>:100.00%(15337544/15337806)
[10/29 17:35:06   1040s] OPERPROF:   Starting CheckPlaceCleanup at level 2, MEM:3260.1M
[10/29 17:35:06   1040s] OPERPROF:     Starting PlacementCleanupFence at level 3, MEM:3260.1M
[10/29 17:35:06   1040s] OPERPROF:     Finished PlacementCleanupFence at level 3, CPU:0.035, REAL:0.036, MEM:3260.1M
[10/29 17:35:07   1041s] OPERPROF:     Starting spFreeFakeNetlist at level 3, MEM:3260.1M
[10/29 17:35:07   1041s] OPERPROF:     Finished spFreeFakeNetlist at level 3, CPU:0.000, REAL:0.000, MEM:3260.1M
[10/29 17:35:07   1041s] OPERPROF:   Finished CheckPlaceCleanup at level 2, CPU:0.550, REAL:0.554, MEM:3260.1M
[10/29 17:35:07   1041s] OPERPROF:   Starting Placement-Reset-Physical-Only-Inst-Cache at level 2, MEM:3260.1M
[10/29 17:35:07   1041s] Finished check_place (total: cpu=0:00:17.7, real=0:00:18.0; vio checks: cpu=0:00:14.3, real=0:00:14.0; mem=3260.1M)
[10/29 17:35:07   1041s] OPERPROF:   Finished Placement-Reset-Physical-Only-Inst-Cache at level 2, CPU:0.082, REAL:0.083, MEM:3260.1M
[10/29 17:35:07   1041s] OPERPROF: Finished checkPlace at level 1, CPU:17.741, REAL:17.848, MEM:3260.1M
[10/29 17:35:07   1041s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[10/29 17:35:07   1041s] 
[10/29 17:35:07   1041s] changeUseClockNetStatus Option :  -noFixedNetWires 
[10/29 17:35:07   1041s] *** Changed status on (4) nets in Clock.
[10/29 17:35:07   1041s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=3260.1M) ***
[10/29 17:35:07   1041s] #ROUTE-DESIGN-CMD: N5-process: 0 [db_process_node=]
[10/29 17:35:07   1041s] #Start route 4 clock nets...
[10/29 17:35:07   1041s] 
[10/29 17:35:07   1041s] route_global_detail
[10/29 17:35:07   1041s] 
[10/29 17:35:07   1041s] #set_db route_design_detail_end_iteration 5
[10/29 17:35:07   1041s] #set_db route_design_detail_post_route_spread_wire "true"
[10/29 17:35:07   1041s] #set_db route_design_detail_use_multi_cut_via_effort "medium"
[10/29 17:35:07   1041s] #set_db route_design_high_freq_search_repair "true"
[10/29 17:35:07   1041s] #set_db route_design_antenna_cell_name "sky130_fd_sc_hd__diode_2"
[10/29 17:35:07   1041s] #set_db route_design_concurrent_minimize_via_count_effort "high"
[10/29 17:35:07   1041s] #set_db route_design_antenna_diode_insertion true
[10/29 17:35:07   1041s] #set_db route_design_reserve_space_for_multi_cut true
[10/29 17:35:07   1041s] #set_db route_design_with_eco true
[10/29 17:35:07   1041s] #set_db route_design_with_si_driven true
[10/29 17:35:07   1041s] #set_db route_design_with_timing_driven true
[10/29 17:35:07   1041s] #Start route_global_detail on Sun Oct 29 17:35:07 2023
[10/29 17:35:07   1041s] #
[10/29 17:35:07   1041s] Initializing multi-corner resistance tables ...
[10/29 17:35:08   1042s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[10/29 17:35:13   1048s] ### Net info: total nets: 225
[10/29 17:35:13   1048s] ### Net info: dirty nets: 143
[10/29 17:35:13   1048s] ### Net info: marked as disconnected nets: 0
[10/29 17:35:14   1048s] ### Net info: fully routed nets: 4
[10/29 17:35:14   1048s] ### Net info: trivial (single pin) nets: 0
[10/29 17:35:14   1048s] ### Net info: unrouted nets: 221
[10/29 17:35:14   1048s] ### Net info: re-extraction nets: 0
[10/29 17:35:14   1048s] ### Net info: ignored nets: 0
[10/29 17:35:14   1048s] ### Net info: skip routing nets: 221
[10/29 17:35:16   1050s] #WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
[10/29 17:35:16   1050s] #WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
[10/29 17:35:16   1051s] #NanoRoute Version 18.10-p002_1 NR180522-1057/18_10-UB
[10/29 17:35:16   1051s] #RTESIG:78da8dd23d4fc330100660667ec5c9ed10245a7ce78fd82b122ba00a58ad429cc4226d50
[10/29 17:35:16   1051s] #       ec0cfc7b52b1a6713cde3db6de3b79b3fd783a0043b347befbe19c1cc2f3010d57443be4
[10/29 17:35:16   1051s] #       aa7c40e3a6d6fb23bbdd6c5f5edf884b50508473f28d1fee618c7e80e8530ae7e6ee9f08
[10/29 17:35:16   1051s] #       29802f13694b6069183d8322a6616acc324516d8c957613c2dc39234d4c72e7a283efbbe
[10/29 17:35:16   1051s] #       9b35164dd62037085aef2dbf1c28eaae3fa6798948f9e750a93c22b46b96812414b0f8fd
[10/29 17:35:16   1051s] #       8b82bbba72f1cbb5957355e82bef2877574e0b6f43d3669c9cdc25ca525ea97126471dba
[10/29 17:35:16   1051s] #       6efa3cf375ba529757ea261753af58bed4f95994c015c6e68da40573f307ce5c0dc7
[10/29 17:35:16   1051s] #
[10/29 17:35:16   1051s] #RTESIG:78da8dd23d4fc330100660667ec5c9ed10245a7ce78fd82b122ba00a58ad429cc4226d50
[10/29 17:35:16   1051s] #       ec0cfc7b52b1a6713cde3db6de3b79b3fd783a0043b347befbe19c1cc2f3010d57443be4
[10/29 17:35:16   1051s] #       aa7c40e3a6d6fb23bbdd6c5f5edf884b50508473f28d1fee618c7e80e8530ae7e6ee9f08
[10/29 17:35:16   1051s] #       29802f13694b6069183d8322a6616acc324516d8c957613c2dc39234d4c72e7a283efbbe
[10/29 17:35:16   1051s] #       9b35164dd62037085aef2dbf1c28eaae3fa6798948f9e750a93c22b46b96812414b0f8fd
[10/29 17:35:16   1051s] #       8b82bbba72f1cbb5957355e82bef2877574e0b6f43d3669c9cdc25ca525ea97126471dba
[10/29 17:35:16   1051s] #       6efa3cf375ba529757ea261753af58bed4f95994c015c6e68da40573f307ce5c0dc7
[10/29 17:35:16   1051s] #
[10/29 17:35:16   1051s] #Using multithreading with 4 threads.
[10/29 17:35:17   1052s] #Start routing data preparation on Sun Oct 29 17:35:17 2023
[10/29 17:35:17   1052s] #
[10/29 17:35:17   1052s] #Minimum voltage of a net in the design = 0.000.
[10/29 17:35:17   1052s] #Maximum voltage of a net in the design = 1.950.
[10/29 17:35:17   1052s] #Voltage range [0.000 - 0.000] has 4 nets.
[10/29 17:35:17   1052s] #Voltage range [1.600 - 1.600] has 4 nets.
[10/29 17:35:17   1052s] #Voltage range [0.000 - 1.600] has 203 nets.
[10/29 17:35:17   1052s] #Voltage range [0.000 - 1.950] has 14 nets.
[10/29 17:35:19   1054s] # li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[10/29 17:35:19   1054s] # met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
[10/29 17:35:19   1054s] # met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[10/29 17:35:19   1054s] # met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
[10/29 17:35:19   1054s] # met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
[10/29 17:35:19   1054s] # met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
[10/29 17:35:26   1064s] #Regenerating Ggrids automatically.
[10/29 17:35:26   1064s] #Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
[10/29 17:35:26   1064s] #Using automatically generated G-grids.
[10/29 17:35:26   1064s] #Done routing data preparation.
[10/29 17:35:26   1064s] #cpu time = 00:00:13, elapsed time = 00:00:09, memory = 3613.05 (MB), peak = 3740.20 (MB)
[10/29 17:35:26   1064s] #Merging special wires using 4 threads...
[10/29 17:35:26   1065s] #
[10/29 17:35:26   1065s] #Finished routing data preparation on Sun Oct 29 17:35:26 2023
[10/29 17:35:26   1065s] #
[10/29 17:35:26   1065s] #Cpu time = 00:00:14
[10/29 17:35:26   1065s] #Elapsed time = 00:00:10
[10/29 17:35:26   1065s] #Increased memory = 61.13 (MB)
[10/29 17:35:26   1065s] #Total memory = 3613.18 (MB)
[10/29 17:35:26   1065s] #Peak memory = 3740.20 (MB)
[10/29 17:35:26   1065s] #
[10/29 17:35:26   1065s] #
[10/29 17:35:26   1065s] #Start global routing on Sun Oct 29 17:35:26 2023
[10/29 17:35:26   1065s] #
[10/29 17:35:26   1065s] #WARNING (NRGR-22) Design is already detail routed.
[10/29 17:35:26   1065s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[10/29 17:35:26   1065s] #Cpu time = 00:00:14
[10/29 17:35:26   1065s] #Elapsed time = 00:00:10
[10/29 17:35:26   1065s] #Increased memory = 61.13 (MB)
[10/29 17:35:26   1065s] #Total memory = 3613.18 (MB)
[10/29 17:35:26   1065s] #Peak memory = 3740.20 (MB)
[10/29 17:35:26   1065s] #Using multithreading with 4 threads.
[10/29 17:35:26   1065s] ### max drc and si pitch = 5600 (  5.6000 um) MT-safe pitch = 3020 (  3.0200 um) patch pitch = 3460 (  3.4600 um)
[10/29 17:35:26   1065s] #
[10/29 17:35:26   1065s] #Start Detail Routing..
[10/29 17:35:26   1065s] ### For initial detail routing, marked 4 dont-route nets (design has 2 dirty nets, 0 dirty-areas, has valid drcs, (design-view-flag)has dirty nets, pro-iter=0,is-in-pro:0)
[10/29 17:35:26   1065s] #start initial detail routing ...
[10/29 17:35:26   1065s] #   Improving pin accessing ...
[10/29 17:35:26   1065s] #    elapsed time = 00:00:00, memory = 3601.51 (MB)
[10/29 17:35:26   1065s] #   Improving pin accessing ...
[10/29 17:35:26   1065s] #    elapsed time = 00:00:00, memory = 3601.51 (MB)
[10/29 17:35:26   1065s] #   Improving pin accessing ...
[10/29 17:35:26   1065s] #    elapsed time = 00:00:00, memory = 3601.51 (MB)
[10/29 17:35:26   1065s] #   Improving pin accessing ...
[10/29 17:35:26   1065s] #    elapsed time = 00:00:00, memory = 3601.51 (MB)
[10/29 17:35:26   1065s] #   Improving pin accessing ...
[10/29 17:35:26   1065s] #    elapsed time = 00:00:00, memory = 3601.51 (MB)
[10/29 17:35:26   1065s] #   Improving pin accessing ...
[10/29 17:35:26   1065s] #    elapsed time = 00:00:00, memory = 3601.51 (MB)
[10/29 17:35:26   1065s] #   Improving pin accessing ...
[10/29 17:35:26   1065s] #    elapsed time = 00:00:00, memory = 3601.51 (MB)
[10/29 17:35:26   1065s] #   Improving pin accessing ...
[10/29 17:35:26   1065s] #    elapsed time = 00:00:00, memory = 3601.51 (MB)
[10/29 17:35:26   1065s] #   Improving pin accessing ...
[10/29 17:35:26   1065s] #    elapsed time = 00:00:00, memory = 3601.51 (MB)
[10/29 17:35:26   1065s] #   Improving pin accessing ...
[10/29 17:35:26   1065s] #    elapsed time = 00:00:00, memory = 3601.51 (MB)
[10/29 17:35:26   1065s] #   number of violations = 0
[10/29 17:35:27   1065s] #1582981 out of 1982460 instances (79.8%) need to be verified(marked ipoed), dirty area = 124.8%.
[10/29 17:35:27   1066s] #   number of violations = 0
[10/29 17:35:27   1066s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3686.73 (MB), peak = 3740.20 (MB)
[10/29 17:35:27   1066s] #Complete Detail Routing.
[10/29 17:35:27   1066s] #Total number of nets with non-default rule or having extra spacing = 4
[10/29 17:35:27   1066s] #Total wire length = 1919 um.
[10/29 17:35:27   1066s] #Total half perimeter of net bounding box = 1869 um.
[10/29 17:35:27   1066s] #Total wire length on LAYER li1 = 0 um.
[10/29 17:35:27   1066s] #Total wire length on LAYER met1 = 44 um.
[10/29 17:35:27   1066s] #Total wire length on LAYER met2 = 127 um.
[10/29 17:35:27   1066s] #Total wire length on LAYER met3 = 1748 um.
[10/29 17:35:27   1066s] #Total wire length on LAYER met4 = 0 um.
[10/29 17:35:27   1066s] #Total wire length on LAYER met5 = 0 um.
[10/29 17:35:27   1066s] #Total number of vias = 67
[10/29 17:35:27   1066s] #Up-Via Summary (total 67):
[10/29 17:35:27   1066s] #           
[10/29 17:35:27   1066s] #-----------------------
[10/29 17:35:27   1066s] # li1                25
[10/29 17:35:27   1066s] # met1               26
[10/29 17:35:27   1066s] # met2               16
[10/29 17:35:27   1066s] #-----------------------
[10/29 17:35:27   1066s] #                    67 
[10/29 17:35:27   1066s] #
[10/29 17:35:27   1066s] #Total number of DRC violations = 0
[10/29 17:35:27   1066s] #Cpu time = 00:00:01
[10/29 17:35:27   1066s] #Elapsed time = 00:00:01
[10/29 17:35:27   1066s] #Increased memory = -25.38 (MB)
[10/29 17:35:27   1066s] #Total memory = 3587.81 (MB)
[10/29 17:35:27   1066s] #Peak memory = 3740.20 (MB)
[10/29 17:35:27   1066s] ### max drc and si pitch = 5600 (  5.6000 um) MT-safe pitch = 3020 (  3.0200 um) patch pitch = 3460 (  3.4600 um)
[10/29 17:35:27   1066s] #
[10/29 17:35:27   1066s] #Start Post Route via swapping..
[10/29 17:35:27   1066s] #   number of violations = 0
[10/29 17:35:27   1066s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3588.14 (MB), peak = 3740.20 (MB)
[10/29 17:35:27   1066s] #CELL_VIEW fir,init has 0 DRC violations
[10/29 17:35:27   1066s] #Total number of DRC violations = 0
[10/29 17:35:27   1066s] #Total number of process antenna violations = 1
[10/29 17:35:27   1066s] #No via is swapped.
[10/29 17:35:27   1066s] #Post Route via swapping is done.
[10/29 17:35:27   1066s] #Total number of nets with non-default rule or having extra spacing = 4
[10/29 17:35:27   1066s] #Total wire length = 1919 um.
[10/29 17:35:27   1066s] #Total half perimeter of net bounding box = 1869 um.
[10/29 17:35:27   1066s] #Total wire length on LAYER li1 = 0 um.
[10/29 17:35:27   1066s] #Total wire length on LAYER met1 = 44 um.
[10/29 17:35:27   1066s] #Total wire length on LAYER met2 = 127 um.
[10/29 17:35:27   1066s] #Total wire length on LAYER met3 = 1748 um.
[10/29 17:35:27   1066s] #Total wire length on LAYER met4 = 0 um.
[10/29 17:35:27   1066s] #Total wire length on LAYER met5 = 0 um.
[10/29 17:35:27   1066s] #Total number of vias = 67
[10/29 17:35:27   1066s] #Up-Via Summary (total 67):
[10/29 17:35:27   1066s] #           
[10/29 17:35:27   1066s] #-----------------------
[10/29 17:35:27   1066s] # li1                25
[10/29 17:35:27   1066s] # met1               26
[10/29 17:35:27   1066s] # met2               16
[10/29 17:35:27   1066s] #-----------------------
[10/29 17:35:27   1066s] #                    67 
[10/29 17:35:27   1066s] #
[10/29 17:35:27   1066s] #route_detail Statistics:
[10/29 17:35:27   1066s] #Cpu time = 00:00:02
[10/29 17:35:27   1066s] #Elapsed time = 00:00:01
[10/29 17:35:27   1066s] #Increased memory = -25.71 (MB)
[10/29 17:35:27   1066s] #Total memory = 3587.47 (MB)
[10/29 17:35:27   1066s] #Peak memory = 3740.20 (MB)
[10/29 17:35:30   1069s] #
[10/29 17:35:30   1069s] #route_global_detail statistics:
[10/29 17:35:30   1069s] #Cpu time = 00:00:28
[10/29 17:35:30   1069s] #Elapsed time = 00:00:23
[10/29 17:35:30   1069s] #Increased memory = -479.25 (MB)
[10/29 17:35:30   1069s] #Total memory = 2377.48 (MB)
[10/29 17:35:30   1069s] #Peak memory = 3740.20 (MB)
[10/29 17:35:30   1069s] #Number of warnings = 4
[10/29 17:35:30   1069s] #Total number of warnings = 75
[10/29 17:35:30   1069s] #Number of fails = 0
[10/29 17:35:30   1069s] #Total number of fails = 0
[10/29 17:35:30   1069s] #Complete route_global_detail on Sun Oct 29 17:35:30 2023
[10/29 17:35:30   1069s] #
[10/29 17:35:30   1069s] #**INFO: auto set of droutePostRouteSwapVia to multiCut
[10/29 17:35:30   1069s] 
[10/29 17:35:30   1069s] route_global_detail
[10/29 17:35:30   1069s] 
[10/29 17:35:30   1069s] #set_db route_design_detail_post_route_spread_wire "true"
[10/29 17:35:30   1069s] #set_db route_design_detail_post_route_swap_via "multiCut"
[10/29 17:35:30   1069s] #set_db route_design_detail_use_multi_cut_via_effort "medium"
[10/29 17:35:30   1069s] #set_db route_design_high_freq_search_repair "true"
[10/29 17:35:30   1069s] #set_db route_design_antenna_cell_name "sky130_fd_sc_hd__diode_2"
[10/29 17:35:30   1069s] #set_db route_design_concurrent_minimize_via_count_effort "high"
[10/29 17:35:30   1069s] #set_db route_design_antenna_diode_insertion true
[10/29 17:35:30   1069s] #set_db route_design_reserve_space_for_multi_cut true
[10/29 17:35:30   1069s] #set_db route_design_with_si_driven true
[10/29 17:35:30   1069s] #set_db route_design_with_timing_driven true
[10/29 17:35:30   1069s] #Start route_global_detail on Sun Oct 29 17:35:30 2023
[10/29 17:35:30   1069s] #
[10/29 17:35:30   1069s] #Generating timing data, please wait...
[10/29 17:35:30   1069s] #203 total nets, 4 already routed, 4 will ignore in trialRoute
[10/29 17:35:30   1069s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[10/29 17:35:38   1077s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/29 17:35:38   1077s] #Dump tif for version 2.1
[10/29 17:35:39   1078s] End AAE Lib Interpolated Model. (MEM=3462.53 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 17:35:39   1078s] Total number of fetched objects 203
[10/29 17:35:39   1078s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[10/29 17:35:39   1078s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 17:35:39   1078s] End delay calculation. (MEM=3462.53 CPU=0:00:00.1 REAL=0:00:00.0)
[10/29 17:35:39   1078s] 
[10/29 17:35:39   1078s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or set_db  command. The parasitic data can be regenerated either by extracting the design using the extract_rc command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[10/29 17:35:39   1078s] #Generating timing data took: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2870.70 (MB), peak = 3740.20 (MB)
[10/29 17:35:39   1078s] #Done generating timing data.
[10/29 17:35:40   1079s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[10/29 17:35:47   1088s] ### Net info: total nets: 225
[10/29 17:35:47   1088s] ### Net info: dirty nets: 0
[10/29 17:35:47   1088s] ### Net info: marked as disconnected nets: 0
[10/29 17:35:48   1089s] ### Net info: fully routed nets: 4
[10/29 17:35:48   1089s] ### Net info: trivial (single pin) nets: 0
[10/29 17:35:48   1089s] ### Net info: unrouted nets: 221
[10/29 17:35:48   1089s] ### Net info: re-extraction nets: 0
[10/29 17:35:48   1089s] ### Net info: ignored nets: 0
[10/29 17:35:48   1089s] ### Net info: skip routing nets: 0
[10/29 17:35:51   1091s] #WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
[10/29 17:35:51   1091s] #WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
[10/29 17:35:51   1091s] #Start reading timing information from file .timing_file_972235.tif.gz ...
[10/29 17:35:51   1091s] #Read in timing information for 22 ports, 184 instances from timing file .timing_file_972235.tif.gz.
[10/29 17:35:51   1091s] #NanoRoute Version 18.10-p002_1 NR180522-1057/18_10-UB
[10/29 17:35:51   1091s] #RTESIG:78da8d92314fc330108599f91527b7439068f039b6e3ac45ac802ae86a15e22456dd06c5
[10/29 17:35:51   1091s] #       cec0bfc7c09ac4f1f8eef3e9bda7db6c8f4f0720a872a4bb2f4a9946783ea0a282b11d52
[10/29 17:35:51   1091s] #       513ea0d271f4be27b79bedcbeb1ba202cce9df83ac71fd29dcc3e8cd00de8460afeddd3f
[10/29 17:35:51   1091s] #       57f0022260afc1b466984478550209c36808643e0c713083292097d105fb38866554b02a
[10/29 17:35:51   1091s] #       a2a6b6e365192c9984e6e4bc81eca3efdd24835421489957c9ac8842a4d731acd6c44556
[10/29 17:35:51   1091s] #       0820fefc8d05d54dadfda7ee6aad6bdbd746b3d45f1e2bed6cdb25381eb95f2b4b7eb9c4
[10/29 17:35:51   1091s] #       091f8d752edec8b4ce66743ea3ab944dc9d2bd72b9224bb9ae175154c95d82b305e6e607
[10/29 17:35:51   1091s] #       d9cd0659
[10/29 17:35:51   1091s] #
[10/29 17:35:51   1091s] #RTESIG:78da8d92314fc330108599f91527b7439068f039b6e3ac45ac802ae86a15e22456dd06c5
[10/29 17:35:51   1091s] #       cec0bfc7c09ac4f1f8eef3e9bda7db6c8f4f0720a872a4bb2f4a9946783ea0a282b11d52
[10/29 17:35:51   1091s] #       513ea0d271f4be27b79bedcbeb1ba202cce9df83ac71fd29dcc3e8cd00de8460afeddd3f
[10/29 17:35:51   1091s] #       57f0022260afc1b466984478550209c36808643e0c713083292097d105fb38866554b02a
[10/29 17:35:51   1091s] #       a2a6b6e365192c9984e6e4bc81eca3efdd24835421489957c9ac8842a4d731acd6c44556
[10/29 17:35:51   1091s] #       0820fefc8d05d54dadfda7ee6aad6bdbd746b3d45f1e2bed6cdb25381eb95f2b4b7eb9c4
[10/29 17:35:51   1091s] #       091f8d752edec8b4ce66743ea3ab944dc9d2bd72b9224bb9ae175154c95d82b305e6e607
[10/29 17:35:51   1091s] #       d9cd0659
[10/29 17:35:51   1091s] #
[10/29 17:35:51   1091s] #Using multithreading with 4 threads.
[10/29 17:35:53   1093s] #Start routing data preparation on Sun Oct 29 17:35:53 2023
[10/29 17:35:53   1093s] #
[10/29 17:35:53   1093s] #Minimum voltage of a net in the design = 0.000.
[10/29 17:35:53   1093s] #Maximum voltage of a net in the design = 1.950.
[10/29 17:35:53   1093s] #Voltage range [0.000 - 0.000] has 4 nets.
[10/29 17:35:53   1093s] #Voltage range [1.600 - 1.600] has 4 nets.
[10/29 17:35:53   1093s] #Voltage range [0.000 - 1.600] has 203 nets.
[10/29 17:35:53   1093s] #Voltage range [0.000 - 1.950] has 14 nets.
[10/29 17:35:55   1095s] # li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[10/29 17:35:55   1095s] # met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
[10/29 17:35:55   1095s] # met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[10/29 17:35:55   1095s] # met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
[10/29 17:35:55   1095s] # met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
[10/29 17:35:55   1095s] # met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
[10/29 17:36:01   1103s] #Regenerating Ggrids automatically.
[10/29 17:36:01   1103s] #Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
[10/29 17:36:01   1103s] #Using automatically generated G-grids.
[10/29 17:36:01   1103s] #Done routing data preparation.
[10/29 17:36:01   1103s] #cpu time = 00:00:10, elapsed time = 00:00:08, memory = 3577.75 (MB), peak = 3740.20 (MB)
[10/29 17:36:01   1103s] #Merging special wires using 4 threads...
[10/29 17:36:01   1104s] #
[10/29 17:36:01   1104s] #Finished routing data preparation on Sun Oct 29 17:36:01 2023
[10/29 17:36:01   1104s] #
[10/29 17:36:01   1104s] #Cpu time = 00:00:12
[10/29 17:36:01   1104s] #Elapsed time = 00:00:10
[10/29 17:36:01   1104s] #Increased memory = 60.14 (MB)
[10/29 17:36:01   1104s] #Total memory = 3577.93 (MB)
[10/29 17:36:01   1104s] #Peak memory = 3740.20 (MB)
[10/29 17:36:01   1104s] #
[10/29 17:36:01   1104s] #
[10/29 17:36:01   1104s] #Start global routing on Sun Oct 29 17:36:01 2023
[10/29 17:36:01   1104s] #
[10/29 17:36:01   1104s] #Number of eco nets is 0
[10/29 17:36:01   1104s] #
[10/29 17:36:01   1104s] #Start global routing data preparation on Sun Oct 29 17:36:01 2023
[10/29 17:36:01   1104s] #
[10/29 17:36:01   1104s] #Start routing resource analysis on Sun Oct 29 17:36:01 2023
[10/29 17:36:01   1104s] #
[10/29 17:36:04   1114s] #Routing resource analysis is done on Sun Oct 29 17:36:04 2023
[10/29 17:36:04   1114s] #
[10/29 17:36:04   1114s] #  Resource Analysis:
[10/29 17:36:04   1114s] #
[10/29 17:36:04   1114s] #               Routing  #Avail      #Track     #Total     %Gcell
[10/29 17:36:04   1114s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[10/29 17:36:04   1114s] #  --------------------------------------------------------------
[10/29 17:36:04   1114s] #  li1            V        8695           0      336400    98.97%
[10/29 17:36:04   1114s] #  met1           H       11764           0      336400     0.00%
[10/29 17:36:04   1114s] #  met2           V        8186         509      336400     0.00%
[10/29 17:36:04   1114s] #  met3           H        5699         678      336400     3.26%
[10/29 17:36:04   1114s] #  met4           V        4850         947      336400     8.59%
[10/29 17:36:04   1114s] #  met5           H         443         650      336400    50.17%
[10/29 17:36:04   1114s] #  --------------------------------------------------------------
[10/29 17:36:04   1114s] #  Total                  39637      15.38%     2018400    26.83%
[10/29 17:36:04   1114s] #
[10/29 17:36:04   1114s] #  4 nets (1.78%) with 1 preferred extra spacing.
[10/29 17:36:04   1114s] #
[10/29 17:36:04   1114s] #
[10/29 17:36:05   1114s] #
[10/29 17:36:05   1114s] #Global routing data preparation is done on Sun Oct 29 17:36:05 2023
[10/29 17:36:05   1114s] #
[10/29 17:36:05   1114s] #cpu time = 00:00:11, elapsed time = 00:00:04, memory = 3611.78 (MB), peak = 3740.20 (MB)
[10/29 17:36:05   1114s] #
[10/29 17:36:05   1115s] #cpu time = 00:00:12, elapsed time = 00:00:05, memory = 3615.42 (MB), peak = 3740.20 (MB)
[10/29 17:36:05   1115s] #
[10/29 17:36:05   1115s] #start global routing iteration 1...
[10/29 17:36:06   1115s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3624.73 (MB), peak = 3740.20 (MB)
[10/29 17:36:06   1115s] #
[10/29 17:36:06   1115s] #start global routing iteration 2...
[10/29 17:36:06   1116s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3649.16 (MB), peak = 3740.20 (MB)
[10/29 17:36:06   1116s] #
[10/29 17:36:06   1116s] #start global routing iteration 3...
[10/29 17:36:07   1117s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3657.69 (MB), peak = 3740.20 (MB)
[10/29 17:36:07   1117s] #
[10/29 17:36:07   1117s] #
[10/29 17:36:07   1117s] #Total number of trivial nets (e.g. < 2 pins) = 22 (skipped).
[10/29 17:36:07   1117s] #Total number of routable nets = 203.
[10/29 17:36:07   1117s] #Total number of nets in the design = 225.
[10/29 17:36:07   1117s] #
[10/29 17:36:07   1117s] #199 routable nets have only global wires.
[10/29 17:36:07   1117s] #4 routable nets have only detail routed wires.
[10/29 17:36:07   1117s] #4 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[10/29 17:36:07   1117s] #
[10/29 17:36:07   1117s] #Routed nets constraints summary:
[10/29 17:36:07   1117s] #-----------------------------
[10/29 17:36:07   1117s] #        Rules   Unconstrained  
[10/29 17:36:07   1117s] #-----------------------------
[10/29 17:36:07   1117s] #      Default             199  
[10/29 17:36:07   1117s] #-----------------------------
[10/29 17:36:07   1117s] #        Total             199  
[10/29 17:36:07   1117s] #-----------------------------
[10/29 17:36:07   1117s] #
[10/29 17:36:07   1117s] #Routing constraints summary of the whole design:
[10/29 17:36:07   1117s] #------------------------------------------------
[10/29 17:36:07   1117s] #        Rules   Pref Extra Space   Unconstrained  
[10/29 17:36:07   1117s] #------------------------------------------------
[10/29 17:36:07   1117s] #      Default                  4             199  
[10/29 17:36:07   1117s] #------------------------------------------------
[10/29 17:36:07   1117s] #        Total                  4             199  
[10/29 17:36:07   1117s] #------------------------------------------------
[10/29 17:36:07   1117s] #
[10/29 17:36:07   1117s] #
[10/29 17:36:07   1117s] #  Congestion Analysis: (blocked Gcells are excluded)
[10/29 17:36:07   1117s] #
[10/29 17:36:07   1117s] #                 OverCon          
[10/29 17:36:07   1117s] #                  #Gcell    %Gcell
[10/29 17:36:07   1117s] #     Layer           (1)   OverCon
[10/29 17:36:07   1117s] #  --------------------------------
[10/29 17:36:07   1117s] #  li1           0(0.00%)   (0.00%)
[10/29 17:36:07   1117s] #  met1          0(0.00%)   (0.00%)
[10/29 17:36:07   1117s] #  met2          0(0.00%)   (0.00%)
[10/29 17:36:07   1117s] #  met3          0(0.00%)   (0.00%)
[10/29 17:36:07   1117s] #  met4          0(0.00%)   (0.00%)
[10/29 17:36:07   1117s] #  met5          0(0.00%)   (0.00%)
[10/29 17:36:07   1117s] #  --------------------------------
[10/29 17:36:07   1117s] #     Total      0(0.00%)   (0.00%)
[10/29 17:36:07   1117s] #
[10/29 17:36:07   1117s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[10/29 17:36:07   1117s] #  Overflow after GR: 0.00% H + 0.00% V
[10/29 17:36:07   1117s] #
[10/29 17:36:07   1117s] [hotspot] +------------+---------------+---------------+
[10/29 17:36:07   1117s] [hotspot] |            |   max hotspot | total hotspot |
[10/29 17:36:07   1117s] [hotspot] +------------+---------------+---------------+
[10/29 17:36:07   1117s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[10/29 17:36:07   1117s] [hotspot] | normalized |          0.00 |          0.00 |
[10/29 17:36:07   1117s] [hotspot] +------------+---------------+---------------+
[10/29 17:36:07   1117s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/29 17:36:07   1117s] #Hotspot report including placement blocked areas
[10/29 17:36:07   1117s] [hotspot] +------------+---------------+---------------+
[10/29 17:36:07   1117s] [hotspot] |    layer   |  max hotspot  | total hotspot |
[10/29 17:36:07   1117s] [hotspot] +------------+---------------+---------------+
[10/29 17:36:08   1117s] [hotspot] |   li1(V)   |      87896.63 |      87896.63 |
[10/29 17:36:08   1118s] [hotspot] |   met1(H)   |          0.00 |          0.00 |
[10/29 17:36:08   1118s] [hotspot] |   met2(V)   |          0.00 |          0.00 |
[10/29 17:36:08   1118s] [hotspot] |   met3(H)   |          0.00 |          0.00 |
[10/29 17:36:08   1118s] [hotspot] |   met4(V)   |          0.00 |          0.00 |
[10/29 17:36:08   1118s] [hotspot] |   met5(H)   |          0.00 |          0.00 |
[10/29 17:36:08   1118s] [hotspot] +------------+---------------+---------------+
[10/29 17:36:08   1118s] [hotspot] |   worst    |(li1) 87896.63 |(li1) 87896.63 |
[10/29 17:36:08   1118s] [hotspot] +------------+---------------+---------------+
[10/29 17:36:08   1118s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[10/29 17:36:08   1118s] [hotspot] | all layers |          0.00 |          0.00 |
[10/29 17:36:08   1118s] [hotspot] +------------+---------------+---------------+
[10/29 17:36:08   1118s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[10/29 17:36:08   1118s] #Complete Global Routing.
[10/29 17:36:08   1118s] #Total number of nets with non-default rule or having extra spacing = 4
[10/29 17:36:08   1118s] #Total wire length = 19266 um.
[10/29 17:36:08   1118s] #Total half perimeter of net bounding box = 19846 um.
[10/29 17:36:08   1118s] #Total wire length on LAYER li1 = 0 um.
[10/29 17:36:08   1118s] #Total wire length on LAYER met1 = 15997 um.
[10/29 17:36:08   1118s] #Total wire length on LAYER met2 = 811 um.
[10/29 17:36:08   1118s] #Total wire length on LAYER met3 = 2424 um.
[10/29 17:36:08   1118s] #Total wire length on LAYER met4 = 35 um.
[10/29 17:36:08   1118s] #Total wire length on LAYER met5 = 0 um.
[10/29 17:36:08   1118s] #Total number of vias = 626
[10/29 17:36:08   1118s] #Up-Via Summary (total 626):
[10/29 17:36:08   1118s] #           
[10/29 17:36:08   1118s] #-----------------------
[10/29 17:36:08   1118s] # li1               382
[10/29 17:36:08   1118s] # met1              202
[10/29 17:36:08   1118s] # met2               33
[10/29 17:36:08   1118s] # met3                9
[10/29 17:36:08   1118s] #-----------------------
[10/29 17:36:08   1118s] #                   626 
[10/29 17:36:08   1118s] #
[10/29 17:36:08   1118s] #Max overcon = 0 track.
[10/29 17:36:08   1118s] #Total overcon = 0.00%.
[10/29 17:36:08   1118s] #Worst layer Gcell overcon rate = 0.00%.
[10/29 17:36:08   1118s] #
[10/29 17:36:08   1118s] #Global routing statistics:
[10/29 17:36:08   1118s] #Cpu time = 00:00:15
[10/29 17:36:08   1118s] #Elapsed time = 00:00:07
[10/29 17:36:08   1118s] #Increased memory = 78.93 (MB)
[10/29 17:36:08   1118s] #Total memory = 3656.85 (MB)
[10/29 17:36:08   1118s] #Peak memory = 3740.20 (MB)
[10/29 17:36:08   1118s] #
[10/29 17:36:08   1118s] #Finished global routing on Sun Oct 29 17:36:08 2023
[10/29 17:36:08   1118s] #
[10/29 17:36:08   1118s] #
[10/29 17:36:08   1118s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3558.77 (MB), peak = 3740.20 (MB)
[10/29 17:36:08   1118s] #Start Track Assignment.
[10/29 17:36:11   1124s] #Done with 185 horizontal wires in 5 hboxes and 100 vertical wires in 5 hboxes.
[10/29 17:36:14   1128s] #Done with 28 horizontal wires in 5 hboxes and 7 vertical wires in 5 hboxes.
[10/29 17:36:17   1134s] #Done with 5 horizontal wires in 5 hboxes and 5 vertical wires in 5 hboxes.
[10/29 17:36:17   1134s] #
[10/29 17:36:17   1134s] #Track assignment summary:
[10/29 17:36:17   1134s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[10/29 17:36:17   1134s] #------------------------------------------------------------------------
[10/29 17:36:17   1134s] # li1            0.00 	  0.00%  	  0.00% 	  0.00%
[10/29 17:36:17   1134s] # met1       15954.86 	  0.02%  	  0.00% 	  0.01%
[10/29 17:36:17   1134s] # met2         655.26 	  0.02%  	  0.00% 	  0.00%
[10/29 17:36:17   1134s] # met3         662.94 	  0.00%  	  0.00% 	  0.00%
[10/29 17:36:17   1134s] # met4          34.04 	  0.00%  	  0.00% 	  0.00%
[10/29 17:36:17   1134s] # met5           0.00 	  0.00%  	  0.00% 	  0.00%
[10/29 17:36:17   1134s] #------------------------------------------------------------------------
[10/29 17:36:17   1134s] # All       17307.10  	  0.02% 	  0.00% 	  0.00%
[10/29 17:36:17   1134s] #Complete Track Assignment.
[10/29 17:36:17   1134s] #Total number of nets with non-default rule or having extra spacing = 4
[10/29 17:36:17   1134s] #Total wire length = 19599 um.
[10/29 17:36:17   1134s] #Total half perimeter of net bounding box = 19846 um.
[10/29 17:36:17   1134s] #Total wire length on LAYER li1 = 197 um.
[10/29 17:36:17   1134s] #Total wire length on LAYER met1 = 16150 um.
[10/29 17:36:17   1134s] #Total wire length on LAYER met2 = 786 um.
[10/29 17:36:17   1134s] #Total wire length on LAYER met3 = 2427 um.
[10/29 17:36:17   1134s] #Total wire length on LAYER met4 = 40 um.
[10/29 17:36:17   1134s] #Total wire length on LAYER met5 = 0 um.
[10/29 17:36:17   1134s] #Total number of vias = 626
[10/29 17:36:17   1134s] #Up-Via Summary (total 626):
[10/29 17:36:17   1134s] #           
[10/29 17:36:17   1134s] #-----------------------
[10/29 17:36:17   1134s] # li1               382
[10/29 17:36:17   1134s] # met1              202
[10/29 17:36:17   1134s] # met2               33
[10/29 17:36:17   1134s] # met3                9
[10/29 17:36:17   1134s] #-----------------------
[10/29 17:36:17   1134s] #                   626 
[10/29 17:36:17   1134s] #
[10/29 17:36:17   1134s] #cpu time = 00:00:16, elapsed time = 00:00:10, memory = 3762.82 (MB), peak = 3763.32 (MB)
[10/29 17:36:17   1134s] #
[10/29 17:36:17   1134s] #number of short segments in preferred routing layers
[10/29 17:36:17   1134s] #	
[10/29 17:36:17   1134s] #	
[10/29 17:36:17   1134s] #
[10/29 17:36:17   1134s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[10/29 17:36:17   1134s] #Cpu time = 00:00:42
[10/29 17:36:17   1134s] #Elapsed time = 00:00:26
[10/29 17:36:17   1134s] #Increased memory = 245.03 (MB)
[10/29 17:36:17   1134s] #Total memory = 3762.82 (MB)
[10/29 17:36:17   1134s] #Peak memory = 3763.32 (MB)
[10/29 17:36:17   1134s] #Using multithreading with 4 threads.
[10/29 17:36:18   1134s] ### max drc and si pitch = 5600 (  5.6000 um) MT-safe pitch = 3020 (  3.0200 um) patch pitch = 3460 (  3.4600 um)
[10/29 17:36:18   1134s] #
[10/29 17:36:18   1134s] #Start Detail Routing..
[10/29 17:36:18   1134s] ### For initial detail routing, marked 4 dont-route nets (design has 0 dirty nets, 0 dirty-areas, has valid drcs, pro-iter=0,is-in-pro:0)
[10/29 17:36:18   1134s] #start initial detail routing ...
[10/29 17:36:18   1135s] #   Improving pin accessing ...
[10/29 17:36:18   1135s] #    elapsed time = 00:00:00, memory = 3763.13 (MB)
[10/29 17:36:18   1136s] #   Improving pin accessing ...
[10/29 17:36:18   1136s] #    elapsed time = 00:00:01, memory = 3763.26 (MB)
[10/29 17:36:18   1137s] #    completing 30% with 1 violations
[10/29 17:36:18   1137s] #    elapsed time = 00:00:01, memory = 3763.28 (MB)
[10/29 17:36:18   1137s] #    completing 40% with 1 violations
[10/29 17:36:18   1137s] #    elapsed time = 00:00:01, memory = 3763.28 (MB)
[10/29 17:36:18   1137s] #    completing 50% with 1 violations
[10/29 17:36:18   1137s] #    elapsed time = 00:00:01, memory = 3763.28 (MB)
[10/29 17:36:19   1137s] #    completing 60% with 1 violations
[10/29 17:36:19   1137s] #    elapsed time = 00:00:01, memory = 3763.28 (MB)
[10/29 17:36:19   1138s] #    completing 70% with 1 violations
[10/29 17:36:19   1138s] #    elapsed time = 00:00:01, memory = 3763.28 (MB)
[10/29 17:36:19   1139s] #    completing 80% with 2 violations
[10/29 17:36:19   1139s] #    elapsed time = 00:00:01, memory = 3763.28 (MB)
[10/29 17:36:19   1139s] #    completing 90% with 2 violations
[10/29 17:36:19   1139s] #    elapsed time = 00:00:01, memory = 3763.28 (MB)
[10/29 17:36:19   1139s] #    completing 100% with 2 violations
[10/29 17:36:19   1139s] #    elapsed time = 00:00:01, memory = 3763.28 (MB)
[10/29 17:36:19   1139s] #   number of violations = 2
[10/29 17:36:19   1139s] #
[10/29 17:36:19   1139s] #    By Layer and Type :
[10/29 17:36:19   1139s] #	         MetSpc    Short   Totals
[10/29 17:36:19   1139s] #	li1           0        0        0
[10/29 17:36:19   1139s] #	met1          1        1        2
[10/29 17:36:19   1139s] #	Totals        1        1        2
[10/29 17:36:19   1139s] #cpu time = 00:00:05, elapsed time = 00:00:02, memory = 3763.28 (MB), peak = 3763.32 (MB)
[10/29 17:36:19   1139s] #start 1st optimization iteration ...
[10/29 17:36:19   1139s] #   number of violations = 1
[10/29 17:36:19   1139s] #
[10/29 17:36:19   1139s] #    By Layer and Type :
[10/29 17:36:19   1139s] #	         MetSpc   Totals
[10/29 17:36:19   1139s] #	li1           0        0
[10/29 17:36:19   1139s] #	met1          1        1
[10/29 17:36:19   1139s] #	Totals        1        1
[10/29 17:36:19   1139s] #    number of process antenna violations = 5
[10/29 17:36:19   1139s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3763.29 (MB), peak = 3763.32 (MB)
[10/29 17:36:19   1139s] #start 2nd optimization iteration ...
[10/29 17:36:19   1139s] #   number of violations = 0
[10/29 17:36:19   1139s] #    number of process antenna violations = 5
[10/29 17:36:19   1139s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3763.29 (MB), peak = 3763.32 (MB)
[10/29 17:36:19   1139s] #Complete Detail Routing.
[10/29 17:36:19   1139s] #Total number of nets with non-default rule or having extra spacing = 4
[10/29 17:36:19   1139s] #Total wire length = 19494 um.
[10/29 17:36:19   1139s] #Total half perimeter of net bounding box = 19846 um.
[10/29 17:36:19   1139s] #Total wire length on LAYER li1 = 10 um.
[10/29 17:36:19   1139s] #Total wire length on LAYER met1 = 15947 um.
[10/29 17:36:19   1139s] #Total wire length on LAYER met2 = 937 um.
[10/29 17:36:19   1139s] #Total wire length on LAYER met3 = 2538 um.
[10/29 17:36:19   1139s] #Total wire length on LAYER met4 = 62 um.
[10/29 17:36:19   1139s] #Total wire length on LAYER met5 = 0 um.
[10/29 17:36:19   1139s] #Total number of vias = 853
[10/29 17:36:19   1139s] #Up-Via Summary (total 853):
[10/29 17:36:19   1139s] #           
[10/29 17:36:19   1139s] #-----------------------
[10/29 17:36:19   1139s] # li1               413
[10/29 17:36:19   1139s] # met1              394
[10/29 17:36:19   1139s] # met2               37
[10/29 17:36:19   1139s] # met3                9
[10/29 17:36:19   1139s] #-----------------------
[10/29 17:36:19   1139s] #                   853 
[10/29 17:36:19   1139s] #
[10/29 17:36:19   1139s] #Total number of DRC violations = 0
[10/29 17:36:19   1139s] #Cpu time = 00:00:05
[10/29 17:36:19   1139s] #Elapsed time = 00:00:02
[10/29 17:36:19   1139s] #Increased memory = -199.24 (MB)
[10/29 17:36:19   1139s] #Total memory = 3563.57 (MB)
[10/29 17:36:19   1139s] #Peak memory = 3763.32 (MB)
[10/29 17:36:19   1139s] #
[10/29 17:36:19   1139s] #start routing for process antenna violation fix ...
[10/29 17:36:20   1140s] ### max drc and si pitch = 5600 (  5.6000 um) MT-safe pitch = 3020 (  3.0200 um) patch pitch = 3460 (  3.4600 um)
[10/29 17:36:20   1140s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3570.15 (MB), peak = 3763.32 (MB)
[10/29 17:36:20   1140s] #
[10/29 17:36:20   1140s] #Total number of nets with non-default rule or having extra spacing = 4
[10/29 17:36:20   1140s] #Total wire length = 19494 um.
[10/29 17:36:20   1140s] #Total half perimeter of net bounding box = 19846 um.
[10/29 17:36:20   1140s] #Total wire length on LAYER li1 = 10 um.
[10/29 17:36:20   1140s] #Total wire length on LAYER met1 = 15946 um.
[10/29 17:36:20   1140s] #Total wire length on LAYER met2 = 937 um.
[10/29 17:36:20   1140s] #Total wire length on LAYER met3 = 2537 um.
[10/29 17:36:20   1140s] #Total wire length on LAYER met4 = 64 um.
[10/29 17:36:20   1140s] #Total wire length on LAYER met5 = 0 um.
[10/29 17:36:20   1140s] #Total number of vias = 861
[10/29 17:36:20   1140s] #Up-Via Summary (total 861):
[10/29 17:36:20   1140s] #           
[10/29 17:36:20   1140s] #-----------------------
[10/29 17:36:20   1140s] # li1               413
[10/29 17:36:20   1140s] # met1              398
[10/29 17:36:20   1140s] # met2               37
[10/29 17:36:20   1140s] # met3               13
[10/29 17:36:20   1140s] #-----------------------
[10/29 17:36:20   1140s] #                   861 
[10/29 17:36:20   1140s] #
[10/29 17:36:20   1140s] #Total number of DRC violations = 0
[10/29 17:36:20   1140s] #Total number of net violated process antenna rule = 0
[10/29 17:36:20   1140s] #
[10/29 17:36:20   1140s] #
[10/29 17:36:20   1140s] #Total number of nets with non-default rule or having extra spacing = 4
[10/29 17:36:20   1140s] #Total wire length = 19494 um.
[10/29 17:36:20   1140s] #Total half perimeter of net bounding box = 19846 um.
[10/29 17:36:20   1140s] #Total wire length on LAYER li1 = 10 um.
[10/29 17:36:20   1140s] #Total wire length on LAYER met1 = 15946 um.
[10/29 17:36:20   1140s] #Total wire length on LAYER met2 = 937 um.
[10/29 17:36:20   1140s] #Total wire length on LAYER met3 = 2537 um.
[10/29 17:36:20   1140s] #Total wire length on LAYER met4 = 64 um.
[10/29 17:36:20   1140s] #Total wire length on LAYER met5 = 0 um.
[10/29 17:36:20   1140s] #Total number of vias = 861
[10/29 17:36:20   1140s] #Up-Via Summary (total 861):
[10/29 17:36:20   1140s] #           
[10/29 17:36:20   1140s] #-----------------------
[10/29 17:36:20   1140s] # li1               413
[10/29 17:36:20   1140s] # met1              398
[10/29 17:36:20   1140s] # met2               37
[10/29 17:36:20   1140s] # met3               13
[10/29 17:36:20   1140s] #-----------------------
[10/29 17:36:20   1140s] #                   861 
[10/29 17:36:20   1140s] #
[10/29 17:36:20   1140s] #Total number of DRC violations = 0
[10/29 17:36:20   1140s] #Total number of net violated process antenna rule = 0
[10/29 17:36:20   1140s] #
[10/29 17:36:20   1140s] ### max drc and si pitch = 5600 (  5.6000 um) MT-safe pitch = 3020 (  3.0200 um) patch pitch = 3460 (  3.4600 um)
[10/29 17:36:20   1140s] #
[10/29 17:36:20   1140s] #Start Post Route via swapping...
[10/29 17:36:20   1140s] #0.51% of area are rerouted by ECO routing.
[10/29 17:36:20   1141s] #   number of violations = 0
[10/29 17:36:20   1141s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3570.30 (MB), peak = 3763.32 (MB)
[10/29 17:36:20   1141s] #CELL_VIEW fir,init has no DRC violation.
[10/29 17:36:20   1141s] #Total number of DRC violations = 0
[10/29 17:36:20   1141s] #Total number of net violated process antenna rule = 0
[10/29 17:36:20   1141s] #No via is swapped.
[10/29 17:36:20   1141s] #Post Route via swapping is done.
[10/29 17:36:20   1141s] #Total number of nets with non-default rule or having extra spacing = 4
[10/29 17:36:20   1141s] #Total wire length = 19494 um.
[10/29 17:36:20   1141s] #Total half perimeter of net bounding box = 19846 um.
[10/29 17:36:20   1141s] #Total wire length on LAYER li1 = 10 um.
[10/29 17:36:20   1141s] #Total wire length on LAYER met1 = 15946 um.
[10/29 17:36:20   1141s] #Total wire length on LAYER met2 = 937 um.
[10/29 17:36:20   1141s] #Total wire length on LAYER met3 = 2537 um.
[10/29 17:36:20   1141s] #Total wire length on LAYER met4 = 64 um.
[10/29 17:36:20   1141s] #Total wire length on LAYER met5 = 0 um.
[10/29 17:36:20   1141s] #Total number of vias = 861
[10/29 17:36:20   1141s] #Up-Via Summary (total 861):
[10/29 17:36:20   1141s] #           
[10/29 17:36:20   1141s] #-----------------------
[10/29 17:36:20   1141s] # li1               413
[10/29 17:36:20   1141s] # met1              398
[10/29 17:36:20   1141s] # met2               37
[10/29 17:36:20   1141s] # met3               13
[10/29 17:36:20   1141s] #-----------------------
[10/29 17:36:20   1141s] #                   861 
[10/29 17:36:20   1141s] #
[10/29 17:36:20   1141s] ### max drc and si pitch = 5600 (  5.6000 um) MT-safe pitch = 3020 (  3.0200 um) patch pitch = 3460 (  3.4600 um)
[10/29 17:36:20   1141s] #
[10/29 17:36:20   1141s] #Start Post Route wire spreading..
[10/29 17:36:20   1141s] ### max drc and si pitch = 5600 (  5.6000 um) MT-safe pitch = 3020 (  3.0200 um) patch pitch = 3460 (  3.4600 um)
[10/29 17:36:20   1141s] #
[10/29 17:36:20   1141s] #Start DRC checking..
[10/29 17:36:21   1144s] #   number of violations = 0
[10/29 17:36:21   1144s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 3714.06 (MB), peak = 3763.32 (MB)
[10/29 17:36:21   1144s] #CELL_VIEW fir,init has no DRC violation.
[10/29 17:36:21   1144s] #Total number of DRC violations = 0
[10/29 17:36:21   1144s] #Total number of net violated process antenna rule = 0
[10/29 17:36:21   1144s] #
[10/29 17:36:21   1144s] #Start data preparation for wire spreading...
[10/29 17:36:21   1144s] #
[10/29 17:36:21   1144s] #Data preparation is done on Sun Oct 29 17:36:21 2023
[10/29 17:36:21   1144s] #
[10/29 17:36:21   1144s] #
[10/29 17:36:21   1144s] #Start Post Route Wire Spread.
[10/29 17:36:23   1149s] #Done with 90 horizontal wires in 9 hboxes and 19 vertical wires in 9 hboxes.
[10/29 17:36:23   1149s] #Complete Post Route Wire Spread.
[10/29 17:36:23   1149s] #
[10/29 17:36:23   1149s] #Total number of nets with non-default rule or having extra spacing = 4
[10/29 17:36:23   1149s] #Total wire length = 19558 um.
[10/29 17:36:23   1149s] #Total half perimeter of net bounding box = 19846 um.
[10/29 17:36:23   1149s] #Total wire length on LAYER li1 = 10 um.
[10/29 17:36:23   1149s] #Total wire length on LAYER met1 = 15990 um.
[10/29 17:36:23   1149s] #Total wire length on LAYER met2 = 954 um.
[10/29 17:36:23   1149s] #Total wire length on LAYER met3 = 2540 um.
[10/29 17:36:23   1149s] #Total wire length on LAYER met4 = 64 um.
[10/29 17:36:23   1149s] #Total wire length on LAYER met5 = 0 um.
[10/29 17:36:23   1149s] #Total number of vias = 861
[10/29 17:36:23   1149s] #Up-Via Summary (total 861):
[10/29 17:36:23   1149s] #           
[10/29 17:36:23   1149s] #-----------------------
[10/29 17:36:23   1149s] # li1               413
[10/29 17:36:23   1149s] # met1              398
[10/29 17:36:23   1149s] # met2               37
[10/29 17:36:23   1149s] # met3               13
[10/29 17:36:23   1149s] #-----------------------
[10/29 17:36:23   1149s] #                   861 
[10/29 17:36:23   1149s] #
[10/29 17:36:24   1149s] ### max drc and si pitch = 5600 (  5.6000 um) MT-safe pitch = 3020 (  3.0200 um) patch pitch = 3460 (  3.4600 um)
[10/29 17:36:24   1149s] #
[10/29 17:36:24   1149s] #Start DRC checking..
[10/29 17:36:24   1152s] #   number of violations = 0
[10/29 17:36:24   1152s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 3774.07 (MB), peak = 3785.68 (MB)
[10/29 17:36:24   1152s] #CELL_VIEW fir,init has no DRC violation.
[10/29 17:36:24   1152s] #Total number of DRC violations = 0
[10/29 17:36:24   1152s] #Total number of net violated process antenna rule = 0
[10/29 17:36:24   1152s] #   number of violations = 0
[10/29 17:36:24   1152s] #cpu time = 00:00:08, elapsed time = 00:00:03, memory = 3558.66 (MB), peak = 3785.68 (MB)
[10/29 17:36:24   1152s] #CELL_VIEW fir,init has no DRC violation.
[10/29 17:36:24   1152s] #Total number of DRC violations = 0
[10/29 17:36:24   1152s] #Total number of net violated process antenna rule = 0
[10/29 17:36:24   1152s] #Post Route wire spread is done.
[10/29 17:36:24   1152s] #Total number of nets with non-default rule or having extra spacing = 4
[10/29 17:36:24   1152s] #Total wire length = 19558 um.
[10/29 17:36:24   1152s] #Total half perimeter of net bounding box = 19846 um.
[10/29 17:36:24   1152s] #Total wire length on LAYER li1 = 10 um.
[10/29 17:36:24   1152s] #Total wire length on LAYER met1 = 15990 um.
[10/29 17:36:24   1152s] #Total wire length on LAYER met2 = 954 um.
[10/29 17:36:24   1152s] #Total wire length on LAYER met3 = 2540 um.
[10/29 17:36:24   1152s] #Total wire length on LAYER met4 = 64 um.
[10/29 17:36:24   1152s] #Total wire length on LAYER met5 = 0 um.
[10/29 17:36:24   1152s] #Total number of vias = 861
[10/29 17:36:24   1152s] #Up-Via Summary (total 861):
[10/29 17:36:24   1152s] #           
[10/29 17:36:24   1152s] #-----------------------
[10/29 17:36:24   1152s] # li1               413
[10/29 17:36:24   1152s] # met1              398
[10/29 17:36:24   1152s] # met2               37
[10/29 17:36:24   1152s] # met3               13
[10/29 17:36:24   1152s] #-----------------------
[10/29 17:36:24   1152s] #                   861 
[10/29 17:36:24   1152s] #
[10/29 17:36:24   1152s] #route_detail Statistics:
[10/29 17:36:24   1152s] #Cpu time = 00:00:18
[10/29 17:36:24   1152s] #Elapsed time = 00:00:07
[10/29 17:36:24   1152s] #Increased memory = -205.51 (MB)
[10/29 17:36:24   1152s] #Total memory = 3557.31 (MB)
[10/29 17:36:24   1152s] #Peak memory = 3785.68 (MB)
[10/29 17:36:27   1155s] #
[10/29 17:36:27   1155s] #route_global_detail statistics:
[10/29 17:36:27   1155s] #Cpu time = 00:01:26
[10/29 17:36:27   1155s] #Elapsed time = 00:00:57
[10/29 17:36:27   1155s] #Increased memory = 8.99 (MB)
[10/29 17:36:27   1155s] #Total memory = 2353.50 (MB)
[10/29 17:36:27   1155s] #Peak memory = 3785.68 (MB)
[10/29 17:36:27   1155s] #Number of warnings = 3
[10/29 17:36:27   1155s] #Total number of warnings = 79
[10/29 17:36:27   1155s] #Number of fails = 0
[10/29 17:36:27   1155s] #Total number of fails = 0
[10/29 17:36:27   1155s] #Complete route_global_detail on Sun Oct 29 17:36:27 2023
[10/29 17:36:27   1155s] #
[10/29 17:36:28   1155s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:36:28   1155s] UM:                                                                   final
[10/29 17:37:34   1221s] [hotspot] +------------+---------------+---------------+
[10/29 17:37:34   1221s] [hotspot] |            |   max hotspot | total hotspot |
[10/29 17:37:34   1221s] [hotspot] +------------+---------------+---------------+
[10/29 17:37:34   1221s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[10/29 17:37:34   1221s] [hotspot] | normalized |          0.00 |          0.00 |
[10/29 17:37:34   1221s] [hotspot] +------------+---------------+---------------+
[10/29 17:37:34   1221s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/29 17:37:35   1222s] OPERPROF: Starting PlacementCheckFixedInst at level 1, MEM:3293.8M
[10/29 17:37:35   1222s] OPERPROF: Finished PlacementCheckFixedInst at level 1, CPU:0.090, REAL:0.091, MEM:3293.8M
[10/29 17:37:35   1222s] OPERPROF: Starting SiteArrayInit at level 1, MEM:3293.8M
[10/29 17:37:35   1222s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:3293.8M
[10/29 17:37:35   1222s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:3293.8M
[10/29 17:37:35   1222s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:3293.8M
[10/29 17:37:35   1222s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:3293.8M
[10/29 17:37:35   1222s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:3293.8M
[10/29 17:37:35   1222s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:3293.8M
[10/29 17:37:35   1222s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:3293.8M
[10/29 17:37:35   1222s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:3293.8M
[10/29 17:37:35   1222s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.158, REAL:0.160, MEM:3293.8M
[10/29 17:37:35   1222s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:3293.8M
[10/29 17:37:35   1222s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:3293.8M
[10/29 17:37:35   1222s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:3293.8M
[10/29 17:37:35   1222s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:3293.8M
[10/29 17:37:35   1222s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.280, REAL:0.282, MEM:3293.8M
[10/29 17:37:35   1222s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:3293.8M
[10/29 17:37:35   1222s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:3293.8M
[10/29 17:37:35   1222s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:3293.8M
[10/29 17:37:35   1222s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:3293.8M
[10/29 17:37:36   1223s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.298, REAL:0.087, MEM:3293.8M
[10/29 17:37:36   1223s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.331, REAL:0.120, MEM:3293.8M
[10/29 17:37:36   1223s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:3293.8M
[10/29 17:37:36   1223s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.024, REAL:0.025, MEM:3293.8M
[10/29 17:37:36   1223s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.924, REAL:0.718, MEM:3293.8M
[10/29 17:37:36   1223s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:3293.8M
[10/29 17:37:36   1223s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.009, REAL:0.009, MEM:3293.8M
[10/29 17:37:36   1223s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:3293.8M
[10/29 17:37:36   1223s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.035, REAL:0.035, MEM:3293.8M
[10/29 17:37:36   1223s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:3293.8M
[10/29 17:37:36   1223s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.000, MEM:3293.8M
[10/29 17:37:36   1223s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:1.166, REAL:0.963, MEM:3293.8M
[10/29 17:37:36   1223s] OPERPROF: Finished SiteArrayInit at level 1, CPU:1.166, REAL:0.963, MEM:3293.8M
[10/29 17:37:36   1223s] OPERPROF: Starting PlacementInitFence at level 1, MEM:3293.8M
[10/29 17:37:36   1223s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:3293.8M
[10/29 17:37:36   1223s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:3293.8M
[10/29 17:37:36   1223s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:3293.8M
[10/29 17:37:36   1223s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.162, REAL:0.163, MEM:3293.8M
[10/29 17:37:36   1223s] OPERPROF: Finished PlacementInitFence at level 1, CPU:0.186, REAL:0.188, MEM:3293.8M
[10/29 17:37:36   1223s] 
[10/29 17:37:38   1225s] OPERPROF: Starting CheckPlaceCleanup at level 1, MEM:3293.8M
[10/29 17:37:38   1225s] OPERPROF:   Starting PlacementCleanupFence at level 2, MEM:3293.8M
[10/29 17:37:38   1225s] OPERPROF:   Finished PlacementCleanupFence at level 2, CPU:0.026, REAL:0.026, MEM:3293.8M
[10/29 17:37:38   1225s] OPERPROF:   Starting spFreeFakeNetlist at level 2, MEM:3293.8M
[10/29 17:37:38   1225s] OPERPROF:   Finished spFreeFakeNetlist at level 2, CPU:0.000, REAL:0.000, MEM:3293.8M
[10/29 17:37:38   1225s] OPERPROF: Finished CheckPlaceCleanup at level 1, CPU:0.276, REAL:0.278, MEM:3293.8M
[10/29 17:37:38   1225s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:37:38   1225s] UM:        298.36            267                                      route_design
[10/29 17:37:38   1226s] #route_design: cpu time = 00:03:23, elapsed time = 00:02:49, memory = 2422.50 (MB), peak = 3785.68 (MB)
[10/29 17:37:38   1226s] ### 
[10/29 17:37:38   1226s] ###   Scalability Statistics
[10/29 17:37:38   1226s] ### 
[10/29 17:37:38   1226s] ### --------------------------------+----------------+----------------+----------------+
[10/29 17:37:38   1226s] ###   route_design                  |        cpu time|    elapsed time|     scalability|
[10/29 17:37:38   1226s] ### --------------------------------+----------------+----------------+----------------+
[10/29 17:37:38   1226s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[10/29 17:37:38   1226s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[10/29 17:37:38   1226s] ###   Timing Data Generation        |        00:00:09|        00:00:09|             1.0|
[10/29 17:37:38   1226s] ###   DB Import                     |        00:00:23|        00:00:21|             1.1|
[10/29 17:37:38   1226s] ###   DB Export                     |        00:00:06|        00:00:06|             1.0|
[10/29 17:37:38   1226s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[10/29 17:37:38   1226s] ###   Data Preparation              |        00:00:23|        00:00:17|             1.3|
[10/29 17:37:38   1226s] ###   Global Routing                |        00:00:15|        00:00:07|             2.1|
[10/29 17:37:38   1226s] ###   Track Assignment              |        00:00:16|        00:00:10|             1.6|
[10/29 17:37:38   1226s] ###   Detail Routing                |        00:00:07|        00:00:03|             2.7|
[10/29 17:37:38   1226s] ###   Post Route Via Swapping       |        00:00:01|        00:00:00|             1.0|
[10/29 17:37:38   1226s] ###   Antenna Fixing                |        00:00:00|        00:00:00|             1.0|
[10/29 17:37:38   1226s] ###   Entire Command                |        00:03:23|        00:02:49|             1.2|
[10/29 17:37:38   1226s] ### --------------------------------+----------------+----------------+----------------+
[10/29 17:37:38   1226s] ### 
[10/29 17:37:38   1226s] #% End route_design (date=10/29 17:37:38, total cpu=0:03:23, real=0:02:49, peak res=3785.7M, current mem=2422.5M)
[10/29 17:37:38   1226s] @file(par.tcl) 210: puts "write_db pre_opt_design" 
[10/29 17:37:38   1226s] write_db pre_opt_design
[10/29 17:37:38   1226s] @file(par.tcl) 211: write_db pre_opt_design
[10/29 17:37:38   1226s] #% Begin write_db save design ... (date=10/29 17:37:38, mem=2422.5M)
[10/29 17:37:38   1226s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/29 17:37:38   1226s] % Begin Save ccopt configuration ... (date=10/29 17:37:38, mem=2422.5M)
[10/29 17:37:39   1226s] % End Save ccopt configuration ... (date=10/29 17:37:39, total cpu=0:00:00.1, real=0:00:01.0, peak res=2423.3M, current mem=2423.3M)
[10/29 17:37:39   1226s] % Begin Save netlist data ... (date=10/29 17:37:39, mem=2423.3M)
[10/29 17:37:39   1226s] Writing Binary DB to pre_opt_design/fir.v.bin in multi-threaded mode...
[10/29 17:37:39   1226s] % End Save netlist data ... (date=10/29 17:37:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=2426.0M, current mem=2426.0M)
[10/29 17:37:39   1226s] Saving symbol-table file in separate thread ...
[10/29 17:37:39   1226s] Saving congestion map file in separate thread ...
[10/29 17:37:39   1226s] Saving congestion map file pre_opt_design/fir.route.congmap.gz ...
[10/29 17:37:39   1226s] % Begin Save AAE data ... (date=10/29 17:37:39, mem=2434.2M)
[10/29 17:37:39   1226s] Saving AAE Data ...
[10/29 17:37:39   1226s] % End Save AAE data ... (date=10/29 17:37:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=2434.2M, current mem=2434.2M)
[10/29 17:37:39   1226s] 2023/10/29 17:37:39 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:37:39   1226s] 2023/10/29 17:37:39 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:37:39   1226s] 2023/10/29 17:37:39 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:37:39   1226s] 2023/10/29 17:37:39 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:37:39   1226s] % Begin Save clock tree data ... (date=10/29 17:37:39, mem=2434.2M)
[10/29 17:37:39   1226s] % End Save clock tree data ... (date=10/29 17:37:39, total cpu=0:00:00.1, real=0:00:00.0, peak res=2434.2M, current mem=2434.2M)
[10/29 17:37:39   1226s] Saving preference file pre_opt_design/gui.pref.tcl ...
[10/29 17:37:39   1227s] Saving mode setting ...
[10/29 17:37:39   1227s] Saving root attributes to be loaded post write_db ...
[10/29 17:37:40   1227s] Saving global file ...
[10/29 17:37:40   1227s] Saving root attributes to be loaded previous write_db ...
[10/29 17:37:40   1227s] 2023/10/29 17:37:40 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:37:40   1227s] 2023/10/29 17:37:40 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:37:40   1227s] Saving Drc markers ...
[10/29 17:37:40   1227s] ... No Drc file written since there is no markers found.
[10/29 17:37:40   1228s] % Begin Save routing data ... (date=10/29 17:37:40, mem=2443.7M)
[10/29 17:37:40   1228s] Saving route file ...
[10/29 17:37:40   1228s] 2023/10/29 17:37:40 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:37:40   1228s] 2023/10/29 17:37:40 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:37:40   1228s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=3254.8M) ***
[10/29 17:37:40   1228s] % End Save routing data ... (date=10/29 17:37:40, total cpu=0:00:00.1, real=0:00:00.0, peak res=2444.7M, current mem=2444.7M)
[10/29 17:37:40   1228s] Saving floorplan file in separate thread ...
[10/29 17:37:40   1228s] Saving PG Conn file in separate thread ...
[10/29 17:37:40   1228s] Saving placement file in separate thread ...
[10/29 17:37:40   1228s] ** Saving stdCellPlacement_binary (version# 2) ...
[10/29 17:37:41   1228s] 2023/10/29 17:37:41 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:37:41   1228s] 2023/10/29 17:37:41 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:37:41   1229s] *** Completed savePlace (cpu=0:00:01.2 real=0:00:01.0 mem=3270.8M) ***
[10/29 17:37:41   1229s] TAT_INFO: ::saveFPlan REAL = 1 : CPU = 0 : MEM = 0.
[10/29 17:37:41   1229s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[10/29 17:37:41   1229s] TAT_INFO: ::savePlace REAL = 1 : CPU = 0 : MEM = 0.
[10/29 17:37:41   1229s] Saving property file pre_opt_design/fir.prop
[10/29 17:37:42   1230s] *** Completed saveProperty (cpu=0:00:00.6 real=0:00:01.0 mem=3270.8M) ***
[10/29 17:37:42   1230s] #Saving pin access data to file pre_opt_design/fir.apa ...
[10/29 17:37:42   1230s] #
[10/29 17:37:42   1230s] % Begin Save power constraints data ... (date=10/29 17:37:42, mem=2448.2M)
[10/29 17:37:42   1230s] % End Save power constraints data ... (date=10/29 17:37:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=2448.2M, current mem=2448.2M)
[10/29 17:37:42   1230s] Saving CPF database ...
[10/29 17:37:42   1230s] *** End saving CPF database: cpu=0:00:00.05 real=0:00:00.00 ***
[10/29 17:37:44   1231s] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[10/29 17:37:44   1231s] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[10/29 17:37:44   1231s] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[10/29 17:37:44   1231s] Generated self-contained design pre_opt_design
[10/29 17:37:44   1231s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/29 17:37:44   1231s] #% End write_db save design ... (date=10/29 17:37:44, total cpu=0:00:05.0, real=0:00:06.0, peak res=2448.2M, current mem=2436.5M)
[10/29 17:37:44   1231s] 
[10/29 17:37:44   1231s] *** Summary of all messages that are not suppressed in this session:
[10/29 17:37:44   1231s] Severity  ID               Count  Summary                                  
[10/29 17:37:44   1231s] WARNING   IMPUDM-33            3  Global variable "%s" is obsolete and wil...
[10/29 17:37:44   1231s] *** Message Summary: 3 warning(s), 0 error(s)
[10/29 17:37:44   1231s] 
[10/29 17:37:44   1231s] @file(par.tcl) 212: puts "ln -sfn pre_opt_design latest" 
[10/29 17:37:44   1231s] ln -sfn pre_opt_design latest
[10/29 17:37:44   1231s] @file(par.tcl) 213: ln -sfn pre_opt_design latest
[10/29 17:37:44   1231s] @file(par.tcl) 214: puts "opt_design -post_route -setup -hold -expanded_views" 
[10/29 17:37:44   1231s] opt_design -post_route -setup -hold -expanded_views
[10/29 17:37:44   1231s] @file(par.tcl) 215: opt_design -post_route -setup -hold -expanded_views
[10/29 17:37:44   1231s] **INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
[10/29 17:37:44   1231s] Enable merging buffers from different footprints for postRoute code for MSV designs
[10/29 17:37:45   1231s] #spOpts: N=130 cut2cut 
[10/29 17:37:47   1233s] OPERPROF: Starting SiteArrayInit at level 1, MEM:3252.8M
[10/29 17:37:47   1233s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:3252.8M
[10/29 17:37:47   1233s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:3252.8M
[10/29 17:37:47   1233s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:3252.8M
[10/29 17:37:47   1233s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:3252.8M
[10/29 17:37:47   1233s] Core basic site is unithd
[10/29 17:37:47   1233s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:3252.8M
[10/29 17:37:47   1233s] SiteArray: one-level site array dimensions = 1463 x 8652
[10/29 17:37:47   1233s] SiteArray: use 50,631,504 bytes
[10/29 17:37:47   1233s] SiteArray: current memory after site array memory allocatiion 3252.8M
[10/29 17:37:47   1233s] SiteArray: FP blocked sites are writable
[10/29 17:37:47   1233s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:3252.8M
[10/29 17:37:47   1233s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:3252.8M
[10/29 17:37:47   1233s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:3252.8M
[10/29 17:37:47   1234s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.158, REAL:0.159, MEM:3252.8M
[10/29 17:37:47   1234s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:3252.8M
[10/29 17:37:47   1234s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:3252.8M
[10/29 17:37:47   1234s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:3252.8M
[10/29 17:37:47   1234s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:3252.8M
[10/29 17:37:47   1234s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.273, REAL:0.276, MEM:3252.8M
[10/29 17:37:47   1234s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:3252.8M
[10/29 17:37:47   1234s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:3252.8M
[10/29 17:37:47   1234s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:3252.8M
[10/29 17:37:48   1234s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:3252.8M
[10/29 17:37:48   1234s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[10/29 17:37:48   1234s] Mark StBox On SiteArr starts
[10/29 17:37:48   1234s] Mark StBox On SiteArr ends
[10/29 17:37:48   1234s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.294, REAL:0.087, MEM:3252.8M
[10/29 17:37:48   1234s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.337, REAL:0.130, MEM:3252.8M
[10/29 17:37:48   1234s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:3252.8M
[10/29 17:37:48   1234s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.021, REAL:0.021, MEM:3252.8M
[10/29 17:37:48   1234s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.944, REAL:0.744, MEM:3252.8M
[10/29 17:37:48   1234s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:3252.8M
[10/29 17:37:48   1234s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.010, REAL:0.010, MEM:3252.8M
[10/29 17:37:48   1234s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:3252.8M
[10/29 17:37:48   1234s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.035, REAL:0.035, MEM:3252.8M
[10/29 17:37:48   1234s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:3252.8M
[10/29 17:37:49   1235s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:1.181, REAL:1.191, MEM:3252.8M
[10/29 17:37:50   1236s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:2.911, REAL:2.728, MEM:3252.8M
[10/29 17:37:50   1236s] OPERPROF: Finished SiteArrayInit at level 1, CPU:2.912, REAL:2.729, MEM:3252.8M
[10/29 17:37:50   1236s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:3252.8M
[10/29 17:37:50   1236s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:3252.8M
[10/29 17:37:50   1236s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:3252.8M
[10/29 17:37:50   1236s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:3252.8M
[10/29 17:37:50   1236s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.166, REAL:0.167, MEM:3252.8M
[10/29 17:37:50   1236s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.190, REAL:0.192, MEM:3252.8M
[10/29 17:37:50   1236s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:3252.8M
[10/29 17:37:50   1236s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.025, REAL:0.026, MEM:3252.8M
[10/29 17:37:50   1237s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:3252.8M
[10/29 17:37:50   1237s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:3252.8M
[10/29 17:37:50   1237s] Creating Cell Server ...(0, 0, 0, 0)
[10/29 17:37:50   1237s] Summary for sequential cells identification: 
[10/29 17:37:50   1237s]   Identified SBFF number: 45
[10/29 17:37:50   1237s]   Identified MBFF number: 0
[10/29 17:37:50   1237s]   Identified SB Latch number: 0
[10/29 17:37:50   1237s]   Identified MB Latch number: 0
[10/29 17:37:50   1237s]   Not identified SBFF number: 0
[10/29 17:37:50   1237s]   Not identified MBFF number: 0
[10/29 17:37:50   1237s]   Not identified SB Latch number: 0
[10/29 17:37:50   1237s]   Not identified MB Latch number: 0
[10/29 17:37:50   1237s]   Number of sequential cells which are not FFs: 23
[10/29 17:37:50   1237s]  Visiting view : ss_100C_1v60.setup_view
[10/29 17:37:50   1237s]    : PowerDomain = none : Weighted F : unweighted  = 66.90 (1.000) with rcCorner = 0
[10/29 17:37:50   1237s]    : PowerDomain = none : Weighted F : unweighted  = 52.70 (1.000) with rcCorner = -1
[10/29 17:37:50   1237s]  Visiting view : ff_n40C_1v95.hold_view
[10/29 17:37:50   1237s]    : PowerDomain = none : Weighted F : unweighted  = 28.70 (1.000) with rcCorner = 1
[10/29 17:37:50   1237s]    : PowerDomain = none : Weighted F : unweighted  = 22.30 (1.000) with rcCorner = -1
[10/29 17:37:50   1237s]  Setting StdDelay to 66.90
[10/29 17:37:50   1237s] Creating Cell Server, finished. 
[10/29 17:37:50   1237s] 
[10/29 17:37:51   1237s] #spOpts: N=130 mergeVia=F cut2cut 
[10/29 17:37:53   1239s] OPERPROF: Starting SiteArrayInit at level 1, MEM:3259.3M
[10/29 17:37:53   1239s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:3259.3M
[10/29 17:37:53   1239s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:3259.3M
[10/29 17:37:53   1239s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:3259.3M
[10/29 17:37:53   1239s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:3259.3M
[10/29 17:37:53   1239s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:3259.3M
[10/29 17:37:53   1239s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:3259.3M
[10/29 17:37:53   1239s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.009, REAL:0.009, MEM:3259.3M
[10/29 17:37:53   1239s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:3259.3M
[10/29 17:37:53   1239s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.035, REAL:0.036, MEM:3259.3M
[10/29 17:37:53   1239s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:3259.3M
[10/29 17:37:54   1241s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:1.196, REAL:1.207, MEM:3259.3M
[10/29 17:37:55   1241s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:2.223, REAL:2.243, MEM:3259.3M
[10/29 17:37:55   1241s] OPERPROF: Finished SiteArrayInit at level 1, CPU:2.223, REAL:2.244, MEM:3259.3M
[10/29 17:37:55   1241s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:3259.3M
[10/29 17:37:55   1241s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:3259.3M
[10/29 17:37:55   1241s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:3259.3M
[10/29 17:37:55   1241s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:3259.3M
[10/29 17:37:55   1241s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.163, REAL:0.164, MEM:3259.3M
[10/29 17:37:55   1241s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.186, REAL:0.188, MEM:3259.3M
[10/29 17:37:55   1242s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:3259.3M
[10/29 17:37:55   1242s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.024, REAL:0.024, MEM:3259.3M
[10/29 17:37:55   1242s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:3259.3M
[10/29 17:37:55   1242s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:3259.3M
[10/29 17:37:55   1242s] [GPS-MSV] CPF Flow. Number of Power Domains: 1
[10/29 17:37:55   1242s] [GPS-MSV]   Power Domain 'AO' (tag=1) Default
[10/29 17:37:55   1242s] Switching SI Aware to true by default in postroute mode   
[10/29 17:37:55   1242s] Info: 4 threads available for lower-level modules during optimization.
[10/29 17:37:55   1242s] GigaOpt running with 4 threads.
[10/29 17:37:55   1242s] OPERPROF: Starting DPlace-Init at level 1, MEM:3259.3M
[10/29 17:37:56   1242s] #spOpts: N=130 mergeVia=F cut2cut 
[10/29 17:37:57   1243s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:3259.3M
[10/29 17:37:57   1243s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:3259.3M
[10/29 17:37:57   1243s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:3259.3M
[10/29 17:37:57   1243s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:3259.3M
[10/29 17:37:57   1243s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:3259.3M
[10/29 17:37:57   1243s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:3259.3M
[10/29 17:37:57   1244s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:3259.3M
[10/29 17:37:57   1244s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.010, REAL:0.010, MEM:3259.3M
[10/29 17:37:57   1244s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:3259.3M
[10/29 17:37:57   1244s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.036, REAL:0.036, MEM:3259.3M
[10/29 17:37:57   1244s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:3259.3M
[10/29 17:37:58   1245s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:1.182, REAL:1.192, MEM:3259.3M
[10/29 17:37:58   1245s] OPERPROF:       Starting CMU at level 4, MEM:3259.3M
[10/29 17:37:59   1245s] OPERPROF:       Finished CMU at level 4, CPU:0.159, REAL:0.159, MEM:3259.3M
[10/29 17:37:59   1245s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:2.378, REAL:2.396, MEM:3259.3M
[10/29 17:37:59   1245s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:2.378, REAL:2.397, MEM:3259.3M
[10/29 17:37:59   1245s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3259.3M
[10/29 17:37:59   1245s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3259.3M
[10/29 17:38:00   1246s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:3259.3M
[10/29 17:38:00   1246s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:3259.3M
[10/29 17:38:00   1246s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:3259.3M
[10/29 17:38:00   1246s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:3259.3M
[10/29 17:38:00   1246s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.162, REAL:0.164, MEM:3259.3M
[10/29 17:38:00   1246s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.187, REAL:0.188, MEM:3259.3M
[10/29 17:38:00   1246s] [CPU] DPlace-Init (cpu=0:00:04.6, real=0:00:05.0, mem=3259.3MB).
[10/29 17:38:00   1246s] OPERPROF: Finished DPlace-Init at level 1, CPU:4.631, REAL:4.668, MEM:3259.3M
[10/29 17:38:00   1246s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the create_floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[10/29 17:38:00   1246s] 	Cell sky130_fd_sc_hd__fill_1, site unithd.
[10/29 17:38:00   1246s] 	Cell sky130_fd_sc_hd__fill_2, site unithd.
[10/29 17:38:00   1246s] 	Cell sky130_fd_sc_hd__fill_4, site unithd.
[10/29 17:38:00   1246s] 	Cell sky130_fd_sc_hd__fill_8, site unithd.
[10/29 17:38:00   1246s] 	Cell sky130_fd_sc_hd__tap_1, site unithd.
[10/29 17:38:00   1246s] 	Cell sky130_fd_sc_hd__tap_2, site unithd.
[10/29 17:38:00   1246s] 	Cell sky130_fd_sc_hd__tapvgnd2_1, site unithd.
[10/29 17:38:00   1246s] 	Cell sky130_fd_sc_hd__tapvgnd_1, site unithd.
[10/29 17:38:00   1246s] 	Cell sky130_fd_sc_hd__tapvpwrvgnd_1, site unithd.
[10/29 17:38:00   1246s] .
[10/29 17:38:00   1246s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:3259.3M
[10/29 17:38:00   1246s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.023, REAL:0.024, MEM:3259.3M
[10/29 17:38:00   1247s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:3259.3M
[10/29 17:38:00   1247s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:3259.3M
[10/29 17:38:00   1247s] 
[10/29 17:38:00   1247s] Creating Lib Analyzer ...
[10/29 17:38:00   1247s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[10/29 17:38:00   1247s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/29 17:38:00   1247s] Total number of usable buffers from Lib Analyzer: 13 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__dlymetal6s2s_1 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[10/29 17:38:00   1247s] Total number of usable inverters from Lib Analyzer: 16 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinvlp_2 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__clkinvlp_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__inv_16 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[10/29 17:38:00   1247s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[10/29 17:38:00   1247s] 
[10/29 17:38:05   1251s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:20:51 mem=3263.3M
[10/29 17:38:05   1251s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:20:51 mem=3263.3M
[10/29 17:38:05   1251s] Creating Lib Analyzer, finished. 
[10/29 17:38:05   1251s] Effort level <high> specified for reg2reg path_group
[10/29 17:38:19   1265s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2523.7M, totSessionCpu=0:21:05 **
[10/29 17:38:19   1265s] Existing Dirty Nets : 0
[10/29 17:38:19   1265s] New Signature Flow (optDesignCheckOptions) ....
[10/29 17:38:19   1265s] #Created 505 library cell signatures
[10/29 17:38:19   1265s] #Created 225 NETS and 0 SPECIALNETS signatures
[10/29 17:38:21   1267s] #Created 1982460 instance signatures
[10/29 17:38:21   1267s] #Build design signature : cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2557.75 (MB), peak = 3785.68 (MB)
[10/29 17:38:24   1273s] #Save design signature : cpu time = 00:00:06, elapsed time = 00:00:03, memory = 2557.75 (MB), peak = 3785.68 (MB)
[10/29 17:38:24   1273s] OPERPROF: Starting checkPlace at level 1, MEM:3297.2M
[10/29 17:38:24   1273s] #spOpts: N=130 cut2cut 
[10/29 17:38:25   1274s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:3297.2M
[10/29 17:38:25   1274s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:3297.2M
[10/29 17:38:25   1274s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:3297.2M
[10/29 17:38:25   1274s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:3297.2M
[10/29 17:38:25   1274s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:3297.2M
[10/29 17:38:25   1274s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:3297.2M
[10/29 17:38:25   1274s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:3297.2M
[10/29 17:38:25   1274s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.013, REAL:0.013, MEM:3297.2M
[10/29 17:38:25   1274s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:3297.2M
[10/29 17:38:26   1274s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.036, REAL:0.036, MEM:3297.2M
[10/29 17:38:26   1274s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:3297.2M
[10/29 17:38:27   1276s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:1.176, REAL:1.186, MEM:3297.2M
[10/29 17:38:27   1276s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:1.924, REAL:1.941, MEM:3297.2M
[10/29 17:38:27   1276s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:1.925, REAL:1.941, MEM:3297.2M
[10/29 17:38:27   1276s] OPERPROF:   Starting PlacementInitFence at level 2, MEM:3297.2M
[10/29 17:38:27   1276s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:3297.2M
[10/29 17:38:27   1276s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:3297.2M
[10/29 17:38:27   1276s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:3297.2M
[10/29 17:38:27   1276s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.177, REAL:0.178, MEM:3297.2M
[10/29 17:38:27   1276s] OPERPROF:   Finished PlacementInitFence at level 2, CPU:0.201, REAL:0.203, MEM:3297.2M
[10/29 17:38:27   1276s] 
[10/29 17:38:27   1276s] Begin checking placement ... (start mem=3297.2M, init mem=3297.2M)
[10/29 17:38:28   1277s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:3297.2M
[10/29 17:38:28   1277s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.171, REAL:0.173, MEM:3297.2M
[10/29 17:38:28   1277s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:3297.2M
[10/29 17:38:42   1291s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:14.054, REAL:14.139, MEM:3325.2M
[10/29 17:38:42   1291s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3325.2M
[10/29 17:38:44   1292s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:1.587, REAL:1.601, MEM:3325.2M
[10/29 17:38:44   1292s] OPERPROF:   Starting checkPlace/Adj-Rule-Check at level 2, MEM:3325.2M
[10/29 17:38:45   1294s] OPERPROF:   Finished checkPlace/Adj-Rule-Check at level 2, CPU:1.824, REAL:1.840, MEM:3325.2M
[10/29 17:38:45   1294s] *info: Placed = 1982460        (Fixed = 399402)
[10/29 17:38:45   1294s] *info: Unplaced = 0           
[10/29 17:38:46   1294s] Placement Density:100.00%(15337806/15337806)
[10/29 17:38:46   1294s] Placement Density (including fixed std cells):100.00%(15837534/15837534)
[10/29 17:38:46   1295s] PowerDomain Density <AO>:100.00%(15337544/15337806)
[10/29 17:38:46   1295s] OPERPROF:   Starting CheckPlaceCleanup at level 2, MEM:3325.2M
[10/29 17:38:46   1295s] OPERPROF:     Starting PlacementCleanupFence at level 3, MEM:3325.2M
[10/29 17:38:46   1295s] OPERPROF:     Finished PlacementCleanupFence at level 3, CPU:0.041, REAL:0.042, MEM:3325.2M
[10/29 17:38:47   1295s] OPERPROF:     Starting spFreeFakeNetlist at level 3, MEM:3325.2M
[10/29 17:38:47   1295s] OPERPROF:     Finished spFreeFakeNetlist at level 3, CPU:0.000, REAL:0.000, MEM:3325.2M
[10/29 17:38:47   1295s] OPERPROF:   Finished CheckPlaceCleanup at level 2, CPU:0.567, REAL:0.572, MEM:3325.2M
[10/29 17:38:47   1295s] OPERPROF:   Starting Placement-Reset-Physical-Only-Inst-Cache at level 2, MEM:3325.2M
[10/29 17:38:47   1295s] Finished check_place (total: cpu=0:00:22.4, real=0:00:23.0; vio checks: cpu=0:00:18.4, real=0:00:18.0; mem=3325.2M)
[10/29 17:38:47   1295s] OPERPROF:   Finished Placement-Reset-Physical-Only-Inst-Cache at level 2, CPU:0.000, REAL:0.000, MEM:3325.2M
[10/29 17:38:47   1295s] OPERPROF: Finished checkPlace at level 1, CPU:22.366, REAL:22.525, MEM:3325.2M
[10/29 17:38:47   1296s]  Initial DC engine is -> aae
[10/29 17:38:47   1296s]  
[10/29 17:38:47   1296s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[10/29 17:38:47   1296s]  
[10/29 17:38:47   1296s]  
[10/29 17:38:47   1296s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[10/29 17:38:47   1296s]  
[10/29 17:38:47   1296s] Reset EOS DB
[10/29 17:38:47   1296s] Ignoring AAE DB Resetting ...
[10/29 17:38:47   1296s]  Set Options for AAE Based Opt flow 
[10/29 17:38:47   1296s] *** opt_design -post_route ***
[10/29 17:38:47   1296s] DRC Margin: user margin 0.0; extra margin 0
[10/29 17:38:47   1296s] Setup Target Slack: user slack 0.1
[10/29 17:38:47   1296s] Hold Target Slack: user slack 0.1
[10/29 17:38:47   1296s] **INFO: setOptMode -postRouteAreaReclaim holdAndSetupAware -> Area reclaim that is Setup & Hold Timing Aware will be called before timing Optimization.
[10/29 17:38:47   1296s] INFO****: The delay profiles based on paritioning incorrect, turning off vt filtering
[10/29 17:38:47   1296s] Opt: RC extraction mode changed to 'detail'
[10/29 17:38:49   1298s] OPERPROF: Starting SiteArrayInit at level 1, MEM:3325.2M
[10/29 17:38:49   1298s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:3325.2M
[10/29 17:38:49   1298s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:3325.2M
[10/29 17:38:49   1298s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:3325.2M
[10/29 17:38:49   1298s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:3325.2M
[10/29 17:38:49   1298s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:3325.2M
[10/29 17:38:49   1298s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:3325.2M
[10/29 17:38:49   1298s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:3325.2M
[10/29 17:38:49   1298s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:3325.2M
[10/29 17:38:49   1298s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.159, REAL:0.161, MEM:3325.2M
[10/29 17:38:49   1298s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:3325.2M
[10/29 17:38:49   1298s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:3325.2M
[10/29 17:38:49   1298s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:3325.2M
[10/29 17:38:49   1298s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:3325.2M
[10/29 17:38:49   1298s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.239, REAL:0.241, MEM:3325.2M
[10/29 17:38:49   1298s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:3325.2M
[10/29 17:38:49   1298s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:3325.2M
[10/29 17:38:49   1298s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:3325.2M
[10/29 17:38:50   1298s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:3325.2M
[10/29 17:38:50   1298s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.274, REAL:0.081, MEM:3325.2M
[10/29 17:38:50   1298s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.307, REAL:0.114, MEM:3325.2M
[10/29 17:38:50   1298s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:3325.2M
[10/29 17:38:50   1299s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.026, REAL:0.026, MEM:3325.2M
[10/29 17:38:50   1299s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.884, REAL:0.698, MEM:3325.2M
[10/29 17:38:50   1299s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:3325.2M
[10/29 17:38:50   1299s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.009, REAL:0.009, MEM:3325.2M
[10/29 17:38:50   1299s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:3325.2M
[10/29 17:38:50   1299s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.035, REAL:0.036, MEM:3325.2M
[10/29 17:38:50   1299s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:3325.2M
[10/29 17:38:51   1300s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:1.172, REAL:1.183, MEM:3325.2M
[10/29 17:38:52   1300s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:2.801, REAL:2.632, MEM:3325.2M
[10/29 17:38:52   1300s] OPERPROF: Finished SiteArrayInit at level 1, CPU:2.801, REAL:2.633, MEM:3325.2M
[10/29 17:38:52   1300s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:3325.2M
[10/29 17:38:52   1300s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:3325.2M
[10/29 17:38:52   1300s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:3325.2M
[10/29 17:38:52   1300s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:3325.2M
[10/29 17:38:52   1301s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.169, REAL:0.170, MEM:3325.2M
[10/29 17:38:52   1301s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.193, REAL:0.195, MEM:3325.2M
[10/29 17:38:52   1301s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:3325.2M
[10/29 17:38:52   1301s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.025, REAL:0.025, MEM:3325.2M
[10/29 17:38:52   1301s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:3325.2M
[10/29 17:38:52   1301s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:3325.2M
[10/29 17:38:52   1301s] Deleting Cell Server ...
[10/29 17:38:52   1301s] Deleting Lib Analyzer.
[10/29 17:38:52   1301s] Creating Cell Server ...(0, 0, 0, 0)
[10/29 17:38:52   1301s] Summary for sequential cells identification: 
[10/29 17:38:52   1301s]   Identified SBFF number: 45
[10/29 17:38:52   1301s]   Identified MBFF number: 0
[10/29 17:38:52   1301s]   Identified SB Latch number: 0
[10/29 17:38:52   1301s]   Identified MB Latch number: 0
[10/29 17:38:52   1301s]   Not identified SBFF number: 0
[10/29 17:38:52   1301s]   Not identified MBFF number: 0
[10/29 17:38:52   1301s]   Not identified SB Latch number: 0
[10/29 17:38:52   1301s]   Not identified MB Latch number: 0
[10/29 17:38:52   1301s]   Number of sequential cells which are not FFs: 23
[10/29 17:38:52   1301s]  Visiting view : ss_100C_1v60.setup_view
[10/29 17:38:52   1301s]    : PowerDomain = none : Weighted F : unweighted  = 66.90 (1.000) with rcCorner = 0
[10/29 17:38:52   1301s]    : PowerDomain = none : Weighted F : unweighted  = 52.70 (1.000) with rcCorner = -1
[10/29 17:38:52   1301s]  Visiting view : ff_n40C_1v95.hold_view
[10/29 17:38:52   1301s]    : PowerDomain = none : Weighted F : unweighted  = 28.70 (1.000) with rcCorner = 1
[10/29 17:38:52   1301s]    : PowerDomain = none : Weighted F : unweighted  = 22.30 (1.000) with rcCorner = -1
[10/29 17:38:52   1301s]  Setting StdDelay to 66.90
[10/29 17:38:52   1301s] Creating Cell Server, finished. 
[10/29 17:38:52   1301s] 
[10/29 17:38:52   1301s] Deleting Cell Server ...
[10/29 17:38:52   1301s] ** INFO : this run is activating 'postRoute' automaton
[10/29 17:38:52   1301s] Set spgFreeCellsHonorFence to 1
[10/29 17:38:52   1301s] Extraction called for design 'fir' of instances=1982460 and nets=225 using extraction engine 'post_route' at effort level 'low' .
[10/29 17:38:52   1301s] post_route (extract_rc_effort_level low) RC Extraction called for design fir.
[10/29 17:38:52   1301s] RC Extraction called in multi-corner(2) mode.
[10/29 17:38:52   1301s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/29 17:38:52   1301s] Type 'man IMPEXT-6197' for more detail.
[10/29 17:38:52   1301s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[10/29 17:38:52   1301s] * Layer Id             : 1 - M1
[10/29 17:38:52   1301s]       Thickness        : 0.1
[10/29 17:38:52   1301s]       Min Width        : 0.17
[10/29 17:38:52   1301s]       Layer Dielectric : 4.1
[10/29 17:38:52   1301s] * Layer Id             : 2 - M2
[10/29 17:38:52   1301s]       Thickness        : 0.35
[10/29 17:38:52   1301s]       Min Width        : 0.14
[10/29 17:38:52   1301s]       Layer Dielectric : 4.1
[10/29 17:38:52   1301s] * Layer Id             : 3 - M3
[10/29 17:38:52   1301s]       Thickness        : 0.35
[10/29 17:38:52   1301s]       Min Width        : 0.14
[10/29 17:38:52   1301s]       Layer Dielectric : 4.1
[10/29 17:38:52   1301s] * Layer Id             : 4 - M4
[10/29 17:38:52   1301s]       Thickness        : 0.8
[10/29 17:38:52   1301s]       Min Width        : 0.3
[10/29 17:38:52   1301s]       Layer Dielectric : 4.1
[10/29 17:38:52   1301s] * Layer Id             : 5 - M5
[10/29 17:38:52   1301s]       Thickness        : 0.8
[10/29 17:38:52   1301s]       Min Width        : 0.3
[10/29 17:38:52   1301s]       Layer Dielectric : 4.1
[10/29 17:38:52   1301s] * Layer Id             : 6 - M6
[10/29 17:38:52   1301s]       Thickness        : 1.2
[10/29 17:38:52   1301s]       Min Width        : 1.6
[10/29 17:38:52   1301s]       Layer Dielectric : 4.1
[10/29 17:38:52   1301s] extractDetailRC Option : -outfile /tmp/innovus_temp_972235_eda-2.EECS.Berkeley.EDU_eecs151-aeq_4k4KkG/fir_972235_e7sFxf.rcdb.d  -basic
[10/29 17:38:52   1301s] RC Mode: PostRoute extract_rc_effort_level low [Basic CapTable, LEF Resistances]
[10/29 17:38:52   1301s]       RC Corner Indexes            0       1   
[10/29 17:38:52   1301s] Capacitance Scaling Factor   : 1.00000 1.00000 
[10/29 17:38:52   1301s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[10/29 17:38:52   1301s] Resistance Scaling Factor    : 1.00000 1.00000 
[10/29 17:38:52   1301s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[10/29 17:38:52   1301s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[10/29 17:38:52   1301s] Shrink Factor                : 1.00000
[10/29 17:38:53   1302s] Initializing multi-corner resistance tables ...
[10/29 17:38:53   1302s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3325.2M)
[10/29 17:38:53   1302s] Creating parasitic data file '/tmp/innovus_temp_972235_eda-2.EECS.Berkeley.EDU_eecs151-aeq_4k4KkG/fir_972235_e7sFxf.rcdb.d' for storing RC.
[10/29 17:38:53   1302s] 2023/10/29 17:38:53 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:38:53   1302s] 2023/10/29 17:38:53 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:38:53   1302s] Extracted 10.1473% (CPU Time= 0:00:00.5  MEM= 3365.2M)
[10/29 17:38:53   1302s] Extracted 20.1309% (CPU Time= 0:00:00.5  MEM= 3365.2M)
[10/29 17:38:53   1302s] Extracted 30.1146% (CPU Time= 0:00:00.5  MEM= 3365.2M)
[10/29 17:38:53   1302s] Extracted 40.0982% (CPU Time= 0:00:00.5  MEM= 3365.2M)
[10/29 17:38:53   1302s] Extracted 50.1637% (CPU Time= 0:00:00.5  MEM= 3365.2M)
[10/29 17:38:53   1302s] Extracted 60.1473% (CPU Time= 0:00:00.5  MEM= 3365.2M)
[10/29 17:38:53   1302s] Extracted 70.1309% (CPU Time= 0:00:00.5  MEM= 3365.2M)
[10/29 17:38:53   1302s] Extracted 80.1146% (CPU Time= 0:00:00.5  MEM= 3365.2M)
[10/29 17:38:53   1302s] Extracted 90.0982% (CPU Time= 0:00:00.5  MEM= 3365.2M)
[10/29 17:38:53   1302s] Extracted 100% (CPU Time= 0:00:00.5  MEM= 3365.2M)
[10/29 17:38:53   1302s] Number of Extracted Resistors     : 2265
[10/29 17:38:53   1302s] Number of Extracted Ground Cap.   : 2350
[10/29 17:38:53   1302s] Number of Extracted Coupling Cap. : 2632
[10/29 17:38:53   1302s] Opening parasitic data file '/tmp/innovus_temp_972235_eda-2.EECS.Berkeley.EDU_eecs151-aeq_4k4KkG/fir_972235_e7sFxf.rcdb.d' for reading.
[10/29 17:38:53   1302s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=3fF, relative_c_threshold=0.03, and total_c_threshold=5fF.
[10/29 17:38:53   1302s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3325.2M)
[10/29 17:38:54   1302s] 2023/10/29 17:38:54 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:38:54   1302s] 2023/10/29 17:38:54 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:38:54   1302s] Creating parasitic data file '/tmp/innovus_temp_972235_eda-2.EECS.Berkeley.EDU_eecs151-aeq_4k4KkG/fir_972235_e7sFxf.rcdb_Filter.rcdb.d' for storing RC.
[10/29 17:38:54   1302s] Closing parasitic data file '/tmp/innovus_temp_972235_eda-2.EECS.Berkeley.EDU_eecs151-aeq_4k4KkG/fir_972235_e7sFxf.rcdb.d'. 203 times net's RC data read were performed.
[10/29 17:38:54   1302s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3325.234M)
[10/29 17:38:54   1302s] Opening parasitic data file '/tmp/innovus_temp_972235_eda-2.EECS.Berkeley.EDU_eecs151-aeq_4k4KkG/fir_972235_e7sFxf.rcdb.d' for reading.
[10/29 17:38:54   1302s] processing rcdb (/tmp/innovus_temp_972235_eda-2.EECS.Berkeley.EDU_eecs151-aeq_4k4KkG/fir_972235_e7sFxf.rcdb.d) for hinst (top) of cell (fir);
[10/29 17:38:54   1302s] 2023/10/29 17:38:54 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:38:54   1302s] 2023/10/29 17:38:54 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:38:54   1302s] 2023/10/29 17:38:54 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:38:54   1302s] 2023/10/29 17:38:54 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:38:54   1302s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=3325.234M)
[10/29 17:38:54   1302s] PostRoute (extract_rc_effort_level low) RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:02.0  MEM: 3325.234M)
[10/29 17:38:54   1302s] Opening parasitic data file '/tmp/innovus_temp_972235_eda-2.EECS.Berkeley.EDU_eecs151-aeq_4k4KkG/fir_972235_e7sFxf.rcdb.d' for reading.
[10/29 17:38:54   1302s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3325.2M)
[10/29 17:38:54   1302s] Initializing multi-corner resistance tables ...
[10/29 17:38:55   1303s] Deleted 13 physical insts (cell sky130_fd_sc_hd__fill_1 / prefix -).
[10/29 17:38:55   1303s] Deleted 35 physical insts (cell sky130_fd_sc_hd__fill_2 / prefix -).
[10/29 17:38:55   1303s] Deleted 0 physical inst  (cell sky130_fd_sc_hd__fill_4 / prefix -).
[10/29 17:38:55   1303s] Deleted 0 physical inst  (cell sky130_fd_sc_hd__fill_8 / prefix -).
[10/29 17:38:55   1303s] Total physical insts deleted = 48.
[10/29 17:38:55   1303s] End AAE Lib Interpolated Model. (MEM=3325.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 17:38:55   1303s] Non-Blocking console log file: /dev/null
[10/29 17:38:55   1303s] **INFO: Starting Non-Blocking QThread
[10/29 17:38:55   1303s] **INFO: Distributing 4 CPU to Master 3 CPU and QThread 1 CPU
[10/29 17:38:55   1303s] Multi-CPU acceleration using 2 CPU(s).
[10/29 17:38:55   1303s] Info: 3 threads available for lower-level modules during optimization.
[10/29 17:38:55   1303s] Starting SI iteration 1 using Infinite Timing Windows
[10/29 17:38:55   1303s] Begin IPO call back ...
[10/29 17:38:55   1303s] End IPO call back ...
[10/29 17:38:56   1303s] #################################################################################
[10/29 17:38:56   1303s] # Design Stage: PostRoute
[10/29 17:38:56   1303s] # Design Name: fir
[10/29 17:38:56   1303s] # Design Mode: 130nm
[10/29 17:38:56   1303s] # Analysis Mode: MMMC OCV 
[10/29 17:38:56   1303s] # Parasitics Mode: SPEF/RCDB
[10/29 17:38:56   1303s] # Signoff Settings: SI On 
[10/29 17:38:56   1303s] #################################################################################
[10/29 17:38:56   1304s] Topological Sorting (REAL = 0:00:00.0, MEM = 3315.2M, InitMEM = 3315.2M)
[10/29 17:38:56   1304s] Setting infinite Tws ...
[10/29 17:38:56   1304s] First Iteration Infinite Tw... 
[10/29 17:38:56   1304s] Calculate early delays in OCV mode...
[10/29 17:38:56   1304s] Calculate late delays in OCV mode...
[10/29 17:38:56   1304s] Start delay calculation (fullDC) (3 T). (MEM=3315.23)
[10/29 17:38:56   1304s] End AAE Lib Interpolated Model. (MEM=3331.39 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 17:38:56   1304s] Total number of fetched objects 203
[10/29 17:38:56   1304s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[10/29 17:38:56   1304s] AAE_INFO-618: Total number of nets in the design is 225,  96.9 percent of the nets selected for SI analysis
[10/29 17:38:56   1304s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[10/29 17:38:56   1304s] End delay calculation. (MEM=3455.4 CPU=0:00:00.1 REAL=0:00:00.0)
[10/29 17:38:56   1304s] End delay calculation (fullDC). (MEM=3455.4 CPU=0:00:00.4 REAL=0:00:00.0)
[10/29 17:38:56   1304s] *** CDM Built up (cpu=0:00:00.8  real=0:00:00.0  mem= 3455.4M) ***
[10/29 17:38:56   1304s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3423.4M)
[10/29 17:38:56   1304s] Add other clocks and setupCteToAAEClockMapping during iter 1
[10/29 17:38:56   1304s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3455.4M)
[10/29 17:38:56   1304s] 
[10/29 17:38:56   1304s] Executing IPO callback for view pruning ..
[10/29 17:38:56   1304s] Starting SI iteration 2
[10/29 17:38:57   1305s] Calculate early delays in OCV mode...
[10/29 17:38:57   1305s] Calculate late delays in OCV mode...
[10/29 17:38:57   1305s] Start delay calculation (fullDC) (3 T). (MEM=3268.51)
[10/29 17:38:57   1305s] End AAE Lib Interpolated Model. (MEM=3268.51 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 17:38:57   1305s] Glitch Analysis: View ss_100C_1v60.setup_view -- Total Number of Nets Skipped = 5. 
[10/29 17:38:57   1305s] Glitch Analysis: View ss_100C_1v60.setup_view -- Total Number of Nets Analyzed = 203. 
[10/29 17:38:57   1305s] Total number of fetched objects 203
[10/29 17:38:57   1305s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[10/29 17:38:57   1305s] AAE_INFO-618: Total number of nets in the design is 225,  9.8 percent of the nets selected for SI analysis
[10/29 17:38:57   1305s] End delay calculation. (MEM=3350.98 CPU=0:00:00.0 REAL=0:00:00.0)
[10/29 17:38:57   1305s] End delay calculation (fullDC). (MEM=3350.98 CPU=0:00:00.1 REAL=0:00:00.0)
[10/29 17:38:57   1305s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 3351.0M) ***
[10/29 17:38:57   1305s] *** Done Building Timing Graph (cpu=0:00:01.9 real=0:00:02.0 totSessionCpu=0:21:45 mem=3351.0M)
[10/29 17:38:57   1305s] End AAE Lib Interpolated Model. (MEM=3350.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 17:38:57   1305s]  
[10/29 17:38:57   1305s]    ____________________________________________________________________
[10/29 17:38:57   1305s] __/ message from Non-Blocking QThread
[10/29 17:38:57   1305s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.2M
[10/29 17:38:57   1305s] #################################################################################
[10/29 17:38:57   1305s] # Design Stage: PostRoute
[10/29 17:38:57   1305s] # Design Name: fir
[10/29 17:38:57   1305s] # Design Mode: 130nm
[10/29 17:38:57   1305s] # Analysis Mode: MMMC OCV 
[10/29 17:38:57   1305s] # Parasitics Mode: SPEF/RCDB
[10/29 17:38:57   1305s] # Signoff Settings: SI Off 
[10/29 17:38:57   1305s] #################################################################################
[10/29 17:38:57   1305s] Calculate late delays in OCV mode...
[10/29 17:38:57   1305s] Calculate early delays in OCV mode...
[10/29 17:38:57   1305s] Start delay calculation (fullDC) (1 T). (MEM=0)
[10/29 17:38:57   1305s] *** Calculating scaling factor for ff_n40C_1v95.hold_set libraries using the default operating condition of each library.
[10/29 17:38:57   1305s] Total number of fetched objects 203
[10/29 17:38:57   1305s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[10/29 17:38:57   1305s] End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
[10/29 17:38:57   1305s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.2 REAL=0:00:00.0)
[10/29 17:38:57   1305s] *** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:00:00.9 mem=0.0M)
[10/29 17:38:57   1305s] Done building cte hold timing graph (HoldAware) cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:00:00.9 mem=0.0M ***
[10/29 17:38:57   1305s] **INFO: total 43 insts, 0 nets marked don't touch
[10/29 17:38:57   1305s] *** QThread HoldInit [finish] : cpu/real = 0:00:01.0/0:00:01.0 (1.0), mem = 0.0M
Info: pop threads available for lower-level modules during optimization.
[10/29 17:38:57   1305s] _______________________________________________________________________
[10/29 17:38:57   1305s] ** Profile ** Start :  cpu=0:00:00.0, mem=3359.0M
[10/29 17:38:59   1307s] OPERPROF: Starting SiteArrayInit at level 1, MEM:3359.0M
[10/29 17:38:59   1307s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:3359.0M
[10/29 17:38:59   1307s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:3359.0M
[10/29 17:38:59   1307s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:3359.0M
[10/29 17:39:00   1307s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:3359.0M
[10/29 17:39:00   1307s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:3359.0M
[10/29 17:39:00   1308s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:3359.0M
[10/29 17:39:00   1308s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.009, REAL:0.009, MEM:3359.0M
[10/29 17:39:00   1308s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:3359.0M
[10/29 17:39:00   1308s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.035, REAL:0.035, MEM:3359.0M
[10/29 17:39:00   1308s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:3359.0M
[10/29 17:39:01   1309s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:1.137, REAL:1.147, MEM:3359.0M
[10/29 17:39:02   1309s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:2.154, REAL:2.172, MEM:3359.0M
[10/29 17:39:02   1309s] OPERPROF: Finished SiteArrayInit at level 1, CPU:2.154, REAL:2.173, MEM:3359.0M
[10/29 17:39:02   1309s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:3359.0M
[10/29 17:39:02   1309s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:3359.0M
[10/29 17:39:02   1309s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:3359.0M
[10/29 17:39:02   1309s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:3359.0M
[10/29 17:39:02   1310s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.164, REAL:0.165, MEM:3359.0M
[10/29 17:39:02   1310s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.187, REAL:0.189, MEM:3359.0M
[10/29 17:39:02   1310s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:3359.0M
[10/29 17:39:02   1310s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.026, REAL:0.027, MEM:3359.0M
[10/29 17:39:02   1310s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:3359.0M
[10/29 17:39:02   1310s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:3359.0M
[10/29 17:39:02   1310s] ** Profile ** Other data :  cpu=0:00:05.0, mem=3359.0M
[10/29 17:39:02   1310s] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=3367.0M
[10/29 17:39:02   1310s] ** Profile ** DRVs :  cpu=0:00:00.0, mem=3367.0M
[10/29 17:39:02   1310s] 
[10/29 17:39:02   1310s] ------------------------------------------------------------
[10/29 17:39:02   1310s]      Initial SI Timing Summary                             
[10/29 17:39:02   1310s] ------------------------------------------------------------
[10/29 17:39:02   1310s] 
[10/29 17:39:02   1310s] Setup views included:
[10/29 17:39:02   1310s]  ss_100C_1v60.setup_view 
[10/29 17:39:02   1310s] 
[10/29 17:39:02   1310s] +--------------------+---------+---------+---------+
[10/29 17:39:02   1310s] |     Setup mode     |   all   | reg2reg | default |
[10/29 17:39:02   1310s] +--------------------+---------+---------+---------+
[10/29 17:39:02   1310s] |           WNS (ns):|  0.011  |  0.127  |  0.011  |
[10/29 17:39:02   1310s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[10/29 17:39:02   1310s] |    Violating Paths:|    0    |    0    |    0    |
[10/29 17:39:02   1310s] |          All Paths:|   20    |   16    |   20    |
[10/29 17:39:02   1310s] +--------------------+---------+---------+---------+
[10/29 17:39:02   1310s] 
[10/29 17:39:02   1310s] +----------------+-------------------------------+------------------+
[10/29 17:39:02   1310s] |                |              Real             |       Total      |
[10/29 17:39:02   1310s] |    DRVs        +------------------+------------+------------------|
[10/29 17:39:02   1310s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[10/29 17:39:02   1310s] +----------------+------------------+------------+------------------+
[10/29 17:39:02   1310s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[10/29 17:39:02   1310s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[10/29 17:39:02   1310s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[10/29 17:39:02   1310s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[10/29 17:39:02   1310s] +----------------+------------------+------------+------------------+
[10/29 17:39:02   1310s] 
[10/29 17:39:02   1310s] Density: 0.012%
[10/29 17:39:02   1310s]        (99.999% with Fillers)
[10/29 17:39:02   1310s] Total number of glitch violations: 0
[10/29 17:39:02   1310s] ------------------------------------------------------------
[10/29 17:39:02   1310s] **opt_design ... cpu = 0:00:45, real = 0:00:43, mem = 2576.8M, totSessionCpu=0:21:51 **
[10/29 17:39:02   1310s] Setting latch borrow mode to budget during optimization.
[10/29 17:39:02   1310s] Info: Done creating the CCOpt slew target map.
[10/29 17:39:02   1310s] Glitch fixing enabled
[10/29 17:39:03   1310s] Info: 4 clock nets excluded from IPO operation.
[10/29 17:39:03   1310s] ### Creating LA Mngr. totSessionCpu=0:21:51 mem=3252.0M
[10/29 17:39:07   1314s] ### Creating LA Mngr, finished. totSessionCpu=0:21:55 mem=3290.1M
[10/29 17:39:07   1314s] End AAE Lib Interpolated Model. (MEM=3290.06 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 17:39:07   1314s] Active setup view: ss_100C_1v60.setup_view
[10/29 17:39:07   1314s] Active hold view: ff_n40C_1v95.hold_view
[10/29 17:39:07   1314s] 
[10/29 17:39:07   1314s] Creating Lib Analyzer ...
[10/29 17:39:07   1314s] Begin: Area Reclaim Optimization
[10/29 17:39:07   1315s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[10/29 17:39:07   1315s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/29 17:39:07   1315s] Total number of usable buffers from Lib Analyzer: 12 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[10/29 17:39:07   1315s] Total number of usable inverters from Lib Analyzer: 13 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[10/29 17:39:07   1315s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[10/29 17:39:07   1315s] 
[10/29 17:39:11   1318s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:21:59 mem=3400.3M
[10/29 17:39:11   1318s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:21:59 mem=3400.3M
[10/29 17:39:11   1318s] Creating Lib Analyzer, finished. 
[10/29 17:39:11   1318s] PhyDesignGrid: maxLocalDensity 0.98
[10/29 17:39:11   1318s] ### Creating PhyDesignMc. totSessionCpu=0:21:59 mem=3400.3M
[10/29 17:39:11   1318s] OPERPROF: Starting DPlace-Init at level 1, MEM:3400.3M
[10/29 17:39:11   1318s] #spOpts: N=130 mergeVia=F cut2cut 
[10/29 17:39:12   1320s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:3400.3M
[10/29 17:39:12   1320s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:3400.3M
[10/29 17:39:12   1320s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:3400.3M
[10/29 17:39:12   1320s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:3400.3M
[10/29 17:39:12   1320s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:3400.3M
[10/29 17:39:12   1320s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:3400.3M
[10/29 17:39:12   1320s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:3400.3M
[10/29 17:39:12   1320s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.009, REAL:0.009, MEM:3400.3M
[10/29 17:39:12   1320s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:3400.3M
[10/29 17:39:12   1320s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.035, REAL:0.035, MEM:3400.3M
[10/29 17:39:12   1320s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:3400.3M
[10/29 17:39:14   1321s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:1.113, REAL:1.123, MEM:3400.3M
[10/29 17:39:14   1322s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:2.118, REAL:2.137, MEM:3400.3M
[10/29 17:39:14   1322s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:2.118, REAL:2.138, MEM:3400.3M
[10/29 17:39:14   1322s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3400.3M
[10/29 17:39:14   1322s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3400.3M
[10/29 17:39:14   1322s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:3400.3M
[10/29 17:39:14   1322s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:3400.3M
[10/29 17:39:14   1322s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:3400.3M
[10/29 17:39:14   1322s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:3400.3M
[10/29 17:39:15   1322s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.165, REAL:0.166, MEM:3400.3M
[10/29 17:39:15   1322s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.188, REAL:0.190, MEM:3400.3M
[10/29 17:39:15   1323s] [CPU] DPlace-Init (cpu=0:00:04.3, real=0:00:04.0, mem=3400.3MB).
[10/29 17:39:15   1323s] OPERPROF: Finished DPlace-Init at level 1, CPU:4.342, REAL:4.381, MEM:3400.3M
[10/29 17:39:20   1328s] ### Creating PhyDesignMc, finished. totSessionCpu=0:22:09 mem=3526.3M
[10/29 17:39:23   1333s] Usable buffer cells for single buffer setup transform:
[10/29 17:39:23   1333s] sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16 
[10/29 17:39:23   1333s] Number of usable buffer cells above: 12
[10/29 17:39:23   1333s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3643.0M
[10/29 17:39:23   1333s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.036, REAL:0.037, MEM:3643.0M
[10/29 17:39:29   1340s] Reclaim Optimization WNS Slack 0.011  TNS Slack 0.000 Density 100.00
[10/29 17:39:29   1340s] +----------+---------+--------+--------+------------+--------+
[10/29 17:39:29   1340s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[10/29 17:39:29   1340s] +----------+---------+--------+--------+------------+--------+
[10/29 17:39:29   1340s] |   100.00%|        -|   0.011|   0.000|   0:00:00.0| 3737.0M|
[10/29 17:39:29   1340s] #optDebug: <stH: 2.7200 MiSeL: 79.1100>
[10/29 17:39:29   1340s] |   100.00%|       17|   0.011|  -0.247|   0:00:00.0| 3895.6M|
[10/29 17:39:30   1340s] |   100.00%|        8|   0.048|  -0.126|   0:00:01.0| 3895.6M|
[10/29 17:39:30   1340s] +----------+---------+--------+-[10/29 17:39:30   1340s] 
[10/29 17:39:30   1340s] ** Summary: Restruct = 0 Buffer Deletion = 25 Declone = 0 Resize = 0 **
-------+------------+--------+
[10/29 17:39:30   1340s] Reclaim Optimization End WNS Slack -0.086  TNS Slack -0.126 Density 100.00
[10/29 17:39:30   1340s] --------------------------------------------------------------
[10/29 17:39:30   1340s] |                                   | Total     | Sequential |
[10/29 17:39:30   1340s] --------------------------------------------------------------
[10/29 17:39:30   1340s] | Num insts resized                 |       0  |       0    |
[10/29 17:39:30   1340s] | Num insts undone                  |       0  |       0    |
[10/29 17:39:30   1340s] | Num insts Downsized               |       0  |       0    |
[10/29 17:39:30   1340s] | Num insts Samesized               |       0  |       0    |
[10/29 17:39:30   1340s] | Num insts Upsized                 |       0  |       0    |
[10/29 17:39:30   1340s] | Num multiple commits+uncommits    |       0  |       -    |
[10/29 17:39:30   1340s] --------------------------------------------------------------
[10/29 17:39:30   1340s] **** Begin NDR-Layer Usage Statistics ****
[10/29 17:39:30   1340s] Layer 3 has 4 constrained nets 
[10/29 17:39:30   1340s] **** End NDR-Layer Usage Statistics ****
[10/29 17:39:30   1340s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:25.6) (real = 0:00:23.0) **
[10/29 17:39:30   1340s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:3895.6M
[10/29 17:39:30   1340s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.024, REAL:0.025, MEM:3895.6M
[10/29 17:39:30   1340s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:3895.6M
[10/29 17:39:30   1340s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:3895.6M
[10/29 17:39:30   1340s] *** Finished Area Reclaim Optimization (cpu=0:00:26, real=0:00:23, mem=3573.13M, totSessionCpu=0:22:21).
[10/29 17:39:30   1340s] **INFO: total 43 insts unmarked don't touch
[10/29 17:39:30   1340s] Begin: Area Reclaim Optimization
[10/29 17:39:30   1340s] PhyDesignGrid: maxLocalDensity 0.98
[10/29 17:39:30   1340s] ### Creating PhyDesignMc. totSessionCpu=0:22:21 mem=3651.4M
[10/29 17:39:30   1340s] OPERPROF: Starting DPlace-Init at level 1, MEM:3651.4M
[10/29 17:39:30   1341s] #spOpts: N=130 mergeVia=F cut2cut 
[10/29 17:39:31   1342s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:3651.4M
[10/29 17:39:31   1342s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:3651.4M
[10/29 17:39:31   1342s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:3651.4M
[10/29 17:39:31   1342s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:3651.4M
[10/29 17:39:32   1342s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:3651.4M
[10/29 17:39:32   1342s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:3651.4M
[10/29 17:39:32   1343s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:3651.4M
[10/29 17:39:32   1343s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.009, REAL:0.010, MEM:3651.4M
[10/29 17:39:32   1343s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:3651.4M
[10/29 17:39:32   1343s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.035, REAL:0.036, MEM:3651.4M
[10/29 17:39:32   1343s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:3651.4M
[10/29 17:39:33   1344s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:1.088, REAL:1.097, MEM:3651.4M
[10/29 17:39:34   1344s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:2.518, REAL:2.484, MEM:3651.4M
[10/29 17:39:34   1344s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:2.518, REAL:2.484, MEM:3651.4M
[10/29 17:39:34   1344s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3651.4M
[10/29 17:39:34   1344s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3651.4M
[10/29 17:39:34   1345s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:3651.4M
[10/29 17:39:34   1345s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:3651.4M
[10/29 17:39:34   1345s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:3651.4M
[10/29 17:39:34   1345s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:3651.4M
[10/29 17:39:34   1345s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.163, REAL:0.165, MEM:3651.4M
[10/29 17:39:34   1345s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.187, REAL:0.188, MEM:3651.4M
[10/29 17:39:35   1345s] [CPU] DPlace-Init (cpu=0:00:04.7, real=0:00:05.0, mem=3651.4MB).
[10/29 17:39:35   1345s] OPERPROF: Finished DPlace-Init at level 1, CPU:4.713, REAL:4.698, MEM:3651.4M
[10/29 17:39:40   1350s] ### Creating PhyDesignMc, finished. totSessionCpu=0:22:31 mem=3683.4M
[10/29 17:39:42   1355s] Usable buffer cells for single buffer setup transform:
[10/29 17:39:42   1355s] sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16 
[10/29 17:39:42   1355s] Number of usable buffer cells above: 12
[10/29 17:39:42   1355s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3713.6M
[10/29 17:39:42   1355s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.032, REAL:0.033, MEM:3713.6M
[10/29 17:39:48   1361s] Reclaim Optimization WNS Slack 0.011  TNS Slack 0.000 Density 100.00
[10/29 17:39:48   1361s] +----------+---------+--------+--------+------------+--------+
[10/29 17:39:48   1361s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[10/29 17:39:48   1361s] +----------+---------+--------+--------+------------+--------+
[10/29 17:39:48   1361s] |   100.00%|        -|   0.011|   0.000|   0:00:00.0| 3736.6M|
[10/29 17:39:48   1361s] #optDebug: <stH: 2.7200 MiSeL: 79.1100>
[10/29 17:39:48   1362s] |   100.00%|       14|   0.048|   0.000|   0:00:00.0| 3896.2M|
[10/29 17:39:48   1362s] |   100.00%|        0|   0.048|   0.000|   0:00:00.0| 3896.2M|
[10/29 17:39:48   1362s] +----------+---------+--------+-------[10/29 17:39:48   1362s] 
[10/29 17:39:48   1362s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 14 **
-+------------+--------+
[10/29 17:39:48   1362s] Reclaim Optimization End WNS Slack 0.048  TNS Slack 0.000 Density 100.00
[10/29 17:39:48   1362s] --------------------------------------------------------------
[10/29 17:39:48   1362s] |                                   | Total     | Sequential |
[10/29 17:39:48   1362s] --------------------------------------------------------------
[10/29 17:39:48   1362s] | Num insts resized                 |      14  |       0    |
[10/29 17:39:48   1362s] | Num insts undone                  |       0  |       0    |
[10/29 17:39:48   1362s] | Num insts Downsized               |      14  |       0    |
[10/29 17:39:48   1362s] | Num insts Samesized               |       0  |       0    |
[10/29 17:39:48   1362s] | Num insts Upsized                 |       0  |       0    |
[10/29 17:39:48   1362s] | Num multiple commits+uncommits    |       0  |       -    |
[10/29 17:39:48   1362s] --------------------------------------------------------------
[10/29 17:39:48   1362s] **** Begin NDR-Layer Usage Statistics ****
[10/29 17:39:48   1362s] Layer 3 has 4 constrained nets 
[10/29 17:39:48   1362s] **** End NDR-Layer Usage Statistics ****
[10/29 17:39:48   1362s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:21.3) (real = 0:00:18.0) **
[10/29 17:39:48   1362s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:3896.2M
[10/29 17:39:48   1362s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.024, REAL:0.024, MEM:3896.2M
[10/29 17:39:49   1362s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:3896.2M
[10/29 17:39:49   1362s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:3896.2M
[10/29 17:39:49   1362s] Executing incremental physical updates
[10/29 17:39:49   1362s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3896.2M
[10/29 17:39:49   1362s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3896.2M
[10/29 17:39:49   1362s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3896.2M
[10/29 17:39:49   1362s] #spOpts: N=130 cut2cut 
[10/29 17:39:50   1363s] OPERPROF:       Starting SiteArrayInit at level 4, MEM:3896.2M
[10/29 17:39:50   1363s] OPERPROF:         Starting spIGRtCostMap_init at level 5, MEM:3896.2M
[10/29 17:39:50   1363s] OPERPROF:         Finished spIGRtCostMap_init at level 5, CPU:0.000, REAL:0.000, MEM:3896.2M
[10/29 17:39:50   1363s] OPERPROF:         Starting SiteArrayMainInit_V17 at level 5, MEM:3896.2M
[10/29 17:39:50   1364s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:3896.2M
[10/29 17:39:50   1364s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:3896.2M
[10/29 17:39:51   1364s] OPERPROF:           Starting SiteArrayInitPartitionBorders at level 6, MEM:3896.2M
[10/29 17:39:51   1364s] OPERPROF:           Finished SiteArrayInitPartitionBorders at level 6, CPU:0.009, REAL:0.009, MEM:3896.2M
[10/29 17:39:51   1364s] OPERPROF:           Starting InitBlockedSiteAsBlockedInst at level 6, MEM:3896.2M
[10/29 17:39:51   1364s] OPERPROF:           Finished InitBlockedSiteAsBlockedInst at level 6, CPU:0.035, REAL:0.035, MEM:3896.2M
[10/29 17:39:51   1364s] OPERPROF:           Starting SiteArrayMarkPreplaceInsts at level 6, MEM:3896.2M
[10/29 17:39:52   1365s] OPERPROF:           Finished SiteArrayMarkPreplaceInsts at level 6, CPU:1.393, REAL:1.405, MEM:3896.2M
[10/29 17:39:53   1366s] OPERPROF:         Finished SiteArrayMainInit_V17 at level 5, CPU:2.789, REAL:2.814, MEM:3896.2M
[10/29 17:39:53   1366s] OPERPROF:       Finished SiteArrayInit at level 4, CPU:2.790, REAL:2.814, MEM:3896.2M
[10/29 17:39:53   1366s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3896.2M
[10/29 17:39:53   1366s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:3896.2M
[10/29 17:39:53   1366s] OPERPROF:       Starting PlacementInitFenceForDPlace at level 4, MEM:3896.2M
[10/29 17:39:53   1366s] OPERPROF:         Starting SiteArrayInitFenceEdgeBit at level 5, MEM:3896.2M
[10/29 17:39:53   1366s] OPERPROF:         Finished SiteArrayInitFenceEdgeBit at level 5, CPU:0.000, REAL:0.000, MEM:3896.2M
[10/29 17:39:53   1366s] OPERPROF:         Starting SiteArrayInitObstEdgeBit at level 5, MEM:3896.2M
[10/29 17:39:53   1366s] OPERPROF:         Finished SiteArrayInitObstEdgeBit at level 5, CPU:0.163, REAL:0.164, MEM:3896.2M
[10/29 17:39:53   1366s] OPERPROF:       Finished PlacementInitFenceForDPlace at level 4, CPU:0.187, REAL:0.188, MEM:3896.2M
[10/29 17:39:53   1367s] [CPU] DPlace-Init (cpu=0:00:04.8, real=0:00:04.0, mem=3896.2MB).
[10/29 17:39:53   1367s] OPERPROF:     Finished DPlace-Init at level 3, CPU:4.802, REAL:4.844, MEM:3896.2M
[10/29 17:39:53   1367s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:4.802, REAL:4.844, MEM:3896.2M
[10/29 17:39:54   1367s] OPERPROF:   Starting RefinePlace at level 2, MEM:3896.2M
[10/29 17:39:54   1367s] *** Starting place_detail (0:22:47 mem=3896.2M) ***
[10/29 17:39:54   1367s] Total net bbox length = 1.921e+04 (1.838e+04 8.314e+02) (ext = 1.128e+04)
[10/29 17:39:56   1369s] **ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
[10/29 17:39:56   1369s] Type 'man IMPSP-2002' for more detail.
[10/29 17:39:56   1370s] OPERPROF:     Starting CellHaloInit at level 3, MEM:3896.2M
[10/29 17:39:57   1370s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.118, REAL:0.119, MEM:3896.2M
[10/29 17:39:57   1370s] OPERPROF:     Starting CellHaloInit at level 3, MEM:3896.2M
[10/29 17:39:57   1370s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.117, REAL:0.118, MEM:3896.2M
[10/29 17:39:57   1370s] Total net bbox length = 1.921e+04 (1.838e+04 8.314e+02) (ext = 1.128e+04)
[10/29 17:39:57   1370s] [CPU] RefinePlace/total (cpu=0:00:03.5, real=0:00:03.0, mem=3896.2MB) @(0:22:47 - 0:22:51).
[10/29 17:39:57   1370s] Runtime: CPU: 0:00:03.5 REAL: 0:00:03.0 MEM: 3896.2MB
[10/29 17:39:57   1370s] OPERPROF:   Finished RefinePlace at level 2, CPU:3.479, REAL:3.509, MEM:3896.2M
[10/29 17:39:57   1370s] *** Finished place_detail (0:22:51 mem=3896.2M) ***
[10/29 17:39:57   1370s] OPERPROF:   Starting PlacementCleanupFence at level 2, MEM:3896.2M
[10/29 17:39:57   1370s] OPERPROF:   Finished PlacementCleanupFence at level 2, CPU:0.023, REAL:0.024, MEM:3896.2M
[10/29 17:39:57   1371s] OPERPROF:   Starting spFreeFakeNetlist at level 2, MEM:3896.2M
[10/29 17:39:57   1371s] OPERPROF:   Finished spFreeFakeNetlist at level 2, CPU:0.000, REAL:0.000, MEM:3896.2M
[10/29 17:39:57   1371s] OPERPROF: Finished RefinePlace2 at level 1, CPU:8.605, REAL:8.680, MEM:3896.2M
[10/29 17:39:57   1371s] **ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
[10/29 17:39:57   1371s] *** Finished Area Reclaim Optimization (cpu=0:00:30, real=0:00:27, mem=3389.73M, totSessionCpu=0:22:51).
[10/29 17:39:57   1371s] **INFO: total 0 insts, 0 nets unmarked don't touch
[10/29 17:39:57   1371s] 
[10/29 17:39:57   1371s] Running CCOpt-PRO on entire clock network
[10/29 17:39:57   1371s] Net route status summary:
[10/29 17:39:57   1371s]   Clock:         4 (unrouted=0, trialRouted=0, noStatus=0, routed=4, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[10/29 17:39:57   1371s]   Non-clock:   196 (unrouted=22, trialRouted=0, noStatus=0, routed=174, fixed=0, [crossesIlmBoundary=0, tooFewTerms=22, (crossesIlmBoundary AND tooFewTerms=0)])
[10/29 17:39:57   1371s] Clock tree cells fixed by user: 0 out of 3 (0%)
[10/29 17:39:57   1371s] PRO...
[10/29 17:39:57   1371s] Relaxing cts_adjacent_rows_legal and cts_cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[10/29 17:39:57   1371s] Initializing clock structures...
[10/29 17:39:57   1371s]   Creating own balancer
[10/29 17:39:57   1371s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[10/29 17:39:57   1371s]   Initializing legalizer
[10/29 17:39:57   1371s]   Using cell based legalization.
[10/29 17:39:58   1371s] OPERPROF: Starting DPlace-Init at level 1, MEM:3389.7M
[10/29 17:39:58   1371s] #spOpts: N=130 cut2cut 
[10/29 17:39:59   1372s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:3389.7M
[10/29 17:39:59   1372s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:3389.7M
[10/29 17:39:59   1372s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:3389.7M
[10/29 17:39:59   1372s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:3389.7M
[10/29 17:39:59   1373s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:3389.7M
[10/29 17:39:59   1373s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:3389.7M
[10/29 17:39:59   1373s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:3389.7M
[10/29 17:39:59   1373s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.009, REAL:0.009, MEM:3389.7M
[10/29 17:39:59   1373s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:3389.7M
[10/29 17:39:59   1373s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.036, REAL:0.037, MEM:3389.7M
[10/29 17:39:59   1373s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:3389.7M
[10/29 17:40:01   1374s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:1.105, REAL:1.115, MEM:3389.7M
[10/29 17:40:01   1374s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:2.084, REAL:2.102, MEM:3389.7M
[10/29 17:40:01   1374s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:2.084, REAL:2.102, MEM:3389.7M
[10/29 17:40:01   1374s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3389.7M
[10/29 17:40:01   1374s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3389.7M
[10/29 17:40:01   1375s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:3389.7M
[10/29 17:40:01   1375s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:3389.7M
[10/29 17:40:01   1375s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:3389.7M
[10/29 17:40:01   1375s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:3389.7M
[10/29 17:40:02   1375s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.163, REAL:0.164, MEM:3389.7M
[10/29 17:40:02   1375s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.187, REAL:0.188, MEM:3389.7M
[10/29 17:40:02   1375s] [CPU] DPlace-Init (cpu=0:00:04.2, real=0:00:04.0, mem=3389.7MB).
[10/29 17:40:02   1375s] OPERPROF: Finished DPlace-Init at level 1, CPU:4.237, REAL:4.273, MEM:3389.7M
[10/29 17:40:02   1375s] (I)       Load db... (mem=3389.7M)
[10/29 17:40:02   1375s] (I)       Read data from FE... (mem=3389.7M)
[10/29 17:40:02   1375s] (I)       Read nodes and places... (mem=3389.7M)
[10/29 17:40:05   1379s] (I)       Number of ignored instance 0
[10/29 17:40:05   1379s] (I)       numMoveCells=1582985, numMacros=0  numPads=22  numMultiRowHeightInsts=0
[10/29 17:40:05   1379s] (I)       Done Read nodes and places (cpu=3.473s, mem=3931.6M)
[10/29 17:40:05   1379s] (I)       Read rows... (mem=3931.6M)
[10/29 17:40:05   1379s] (I)       Done Read rows (cpu=0.000s, mem=3931.6M)
[10/29 17:40:05   1379s] (I)       Read module constraints... (mem=3931.6M)
[10/29 17:40:05   1379s] (I)       Done Read module constraints (cpu=0.000s, mem=3931.6M)
[10/29 17:40:05   1379s] (I)       Done Read data from FE (cpu=3.474s, mem=3931.6M)
[10/29 17:40:05   1379s] (I)       Done Load db (cpu=3.474s, mem=3931.6M)
[10/29 17:40:06   1379s] (I)       Constructing placeable region... (mem=3931.6M)
[10/29 17:40:06   1379s] (I)       Constructing bin map
[10/29 17:40:06   1379s] (I)       Initialize bin information with width=27200 height=27200
[10/29 17:40:06   1379s] (I)       Done constructing bin map
[10/29 17:40:06   1379s] (I)       Removing 0 blocked bin with high fixed inst density
[10/29 17:40:06   1380s] (I)       Compute region effective width... (mem=3931.6M)
[10/29 17:40:06   1380s] (I)       Done Compute region effective width (cpu=0.036s, mem=3931.6M)
[10/29 17:40:06   1380s] (I)       Done Constructing placeable region (cpu=0.935s, mem=3931.6M)
[10/29 17:40:06   1380s] Removed CTS place status from 3 clock cells (out of 5 ) and 0 clock sinks (out of 0 ).
[10/29 17:40:06   1380s]   Removing CTS place status from clock tree and sinks.
[10/29 17:40:06   1380s]   Reconstructing clock tree datastructures...
[10/29 17:40:06   1380s]     Validating CTS configuration...
    Checking module port directions...
    Leaving CCOpt scope...
[10/29 17:40:06   1380s]     Leaving CCOpt scope done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/29 17:40:07   1380s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:40:07   1380s] UM:                                                                   Leaving CCOpt scope
[10/29 17:40:07   1380s]     Checking module port directions done. (took cpu=0:00:00.1 real=0:00:00.1)
[10/29 17:40:07   1380s]     Non-default CCOpt properties:
[10/29 17:40:07   1380s]     adjacent_rows_legal: 1 (default: false)
[10/29 17:40:07   1380s]     allow_non_fterm_identical_swaps: 0 (default: true)
[10/29 17:40:07   1380s]     cell_density is set for at least one key
[10/29 17:40:07   1380s]     clock_nets_detailed_routed: 1 (default: false)
[10/29 17:40:07   1380s]     cts_max_thread_override: 1 (default: auto)
[10/29 17:40:07   1380s]     force_design_routing_status: 1 (default: auto)
[10/29 17:40:07   1380s]     preferred_extra_space is set for at least one key
[10/29 17:40:07   1380s]     primary_delay_corner: ss_100C_1v60.setup_delay (default: )
[10/29 17:40:07   1380s]     route_type is set for at least one key
[10/29 17:40:07   1380s]     target_insertion_delay is set for at least one key
[10/29 17:40:07   1380s]     target_skew is set for at least one key
[10/29 17:40:07   1380s]     target_skew_wire is set for at least one key
[10/29 17:40:07   1380s]     Route type trimming info:
[10/29 17:40:07   1380s]       No route type modifications were made.
[10/29 17:40:07   1380s] Accumulated time to calculate placeable region: 5.3e-05
[10/29 17:40:07   1380s] Accumulated time to calculate placeable region: 5.7e-05
[10/29 17:40:07   1380s] Accumulated time to calculate placeable region: 6e-05
[10/29 17:40:07   1380s] **WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain AO, while balancing clock_tree clk. If this is not intended behavior, you can specify a list of base_cells to use with the buffer_cells attribute.
[10/29 17:40:07   1380s] (I)       Initializing Steiner engine. 
[10/29 17:40:15   1388s] End AAE Lib Interpolated Model. (MEM=4447.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 17:40:15   1388s]     Library trimming inverters in power domain AO and half-corner ss_100C_1v60.setup_delay:setup.late removed 0 of 3 cells
[10/29 17:40:15   1388s]     Original list had 3 cells:
[10/29 17:40:15   1388s]     sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__clkinv_4 
[10/29 17:40:15   1388s]     Library trimming was not able to trim any cells:
[10/29 17:40:15   1388s]     sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__clkinv_4 
[10/29 17:40:15   1388s]     Clock tree balancer configuration for clock_tree clk:
[10/29 17:40:15   1388s]     Non-default CCOpt properties:
[10/29 17:40:15   1388s]       cell_density: 1 (default: 0.75)
[10/29 17:40:15   1388s]       route_type (leaf): default_route_type_leaf (default: default)
[10/29 17:40:15   1388s]       route_type (trunk): default_route_type_nonleaf (default: default)
[10/29 17:40:15   1388s]       route_type (top): default_route_type_nonleaf (default: default)
[10/29 17:40:15   1388s]     For power domain AO:
[10/29 17:40:15   1388s]       Buffers:     
[10/29 17:40:15   1388s]       Inverters:   sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__clkinv_4 
[10/29 17:40:15   1388s]       Clock gates: sky130_fd_sc_hd__sdlclkp_4 sky130_fd_sc_hd__sdlclkp_2 sky130_fd_sc_hd__sdlclkp_1 
[10/29 17:40:15   1388s]       Unblocked area available for placement of any clock cells in power_domain AO: 15813737.878um^2
[10/29 17:40:15   1388s]     Top Routing info:
[10/29 17:40:15   1388s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met3/met2; 
[10/29 17:40:15   1388s]       Unshielded; Mask Constraint: 0; Source: cts_route_type.
[10/29 17:40:15   1388s]     Trunk Routing info:
[10/29 17:40:15   1388s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met3/met2; 
[10/29 17:40:15   1388s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[10/29 17:40:15   1388s]     Leaf Routing info:
[10/29 17:40:15   1388s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: met3/met2; 
[10/29 17:40:15   1388s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[10/29 17:40:15   1388s]     For timing_corner ss_100C_1v60.setup_delay:setup, late and power domain AO:
[10/29 17:40:15   1388s]       Slew time target (leaf):    0.222ns
[10/29 17:40:15   1388s]       Slew time target (trunk):   0.222ns
[10/29 17:40:15   1388s]       Slew time target (top):     0.222ns (Note: no nets are considered top nets in this clock tree)
[10/29 17:40:15   1388s]       Buffer unit delay: 0.261ns
[10/29 17:40:15   1388s]       Buffer max distance: 839.474um
[10/29 17:40:15   1388s]     Fastest wire driving cells and distances:
[10/29 17:40:15   1388s]       Inverter  : {lib_cell:sky130_fd_sc_hd__clkinv_16, fastest_considered_half_corner=ss_100C_1v60.setup_delay:setup.late, optimalDrivingDistance=839.474um, saturatedSlew=0.202ns, speed=3105.712um per ns, cellArea=35.771um^2 per 1000um}
[10/29 17:40:15   1388s]       Clock gate: {lib_cell:sky130_fd_sc_hd__sdlclkp_4, fastest_considered_half_corner=ss_100C_1v60.setup_delay:setup.late, optimalDrivingDistance=205.218um, saturatedSlew=0.202ns, speed=443.523um per ns, cellArea=109.745um^2 per 1000um}
[10/29 17:40:15   1388s]     
[10/29 17:40:15   1388s]     
[10/29 17:40:15   1388s]     Logic Sizing Table:
[10/29 17:40:15   1388s]     
[10/29 17:40:15   1388s]     ----------------------------------------------------------
[10/29 17:40:15   1388s]     Cell    Instance count    Source    Eligible library cells
[10/29 17:40:15   1388s]     ----------------------------------------------------------
[10/29 17:40:15   1388s]       (empty table)
[10/29 17:40:15   1388s]     ----------------------------------------------------------
[10/29 17:40:15   1388s]     
[10/29 17:40:15   1388s]     
[10/29 17:40:15   1388s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group clk/my_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.261ns. The skew target has been relaxed to 0.261ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[10/29 17:40:15   1388s] Type 'man IMPCCOPT-1261' for more detail.
[10/29 17:40:15   1388s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group clk/my_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.261ns. The skew target has been relaxed to 0.261ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[10/29 17:40:15   1388s] Type 'man IMPCCOPT-1261' for more detail.
[10/29 17:40:15   1388s]     Clock tree balancer configuration for skew_group clk/my_constraint_mode:
[10/29 17:40:15   1388s]       Sources:                     pin clk
[10/29 17:40:15   1388s]       Total number of sinks:       20
[10/29 17:40:15   1388s]       Delay constrained sinks:     20
[10/29 17:40:15   1388s]       Non-leaf sinks:              0
[10/29 17:40:15   1388s]       Ignore pins:                 0
[10/29 17:40:15   1388s]      Timing corner ss_100C_1v60.setup_delay:setup.late:
[10/29 17:40:15   1388s]       Skew target:                 0.261ns
[10/29 17:40:15   1388s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers met2-met3 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[10/29 17:40:15   1388s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers met2-met3 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[10/29 17:40:15   1388s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers met2-met3 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[10/29 17:40:15   1388s]     Primary reporting skew group is skew_group clk/my_constraint_mode with 20 clock sinks.
[10/29 17:40:15   1388s]     
[10/29 17:40:15   1388s] 
[10/29 17:40:15   1388s] Filtering reasons for cell type: buffer
[10/29 17:40:15   1388s] =======================================
[10/29 17:40:15   1388s]     Via Selection for Estimated Routes (rule default):
[10/29 17:40:15   1388s]     
[10/29 17:40:15   1388s]     ----------------------------------------------------------------
[10/29 17:40:15   1388s]     Layer        Via Cell    Res.     Cap.     RC       Top of Stack
[10/29 17:40:15   1388s]     Range                    (Ohm)    (fF)     (fs)     Only
[10/29 17:40:15   1388s]     ----------------------------------------------------------------
[10/29 17:40:15   1388s]     li1-met1     L1M1_PR     4.000    0.000    0.000    false
[10/29 17:40:15   1388s]     met1-met2    M1M2_PR     4.000    0.000    0.000    false
[10/29 17:40:15   1388s]     met2-met3    M2M3_PR     4.000    0.000    0.000    false
[10/29 17:40:15   1388s]     met3-met4    M3M4_PR     4.000    0.000    0.000    false
[10/29 17:40:15   1388s]     met4-met5    M4M5_PR     4.000    0.000    0.000    false
[10/29 17:40:15   1388s]     ----------------------------------------------------------------
[10/29 17:40:15   1388s]     
[10/29 17:40:15   1388s]     No ideal or dont_touch nets found in the clock tree
[10/29 17:40:15   1388s] 
[10/29 17:40:15   1388s] ---------------------------------------------------------------------------------------------------------------------------------------------
[10/29 17:40:15   1388s] Clock trees    Power domain    Reason                         Library cells
[10/29 17:40:15   1388s] ---------------------------------------------------------------------------------------------------------------------------------------------
[10/29 17:40:15   1388s] all            AO              Unbalanced rise/fall delays    { sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__buf_16
[10/29 17:40:15   1388s]                                                                 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6
[10/29 17:40:15   1388s]                                                                 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__clkbuf_16
[10/29 17:40:15   1388s]                                                                 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__clkbuf_8
[10/29 17:40:15   1388s]                                                                 sky130_fd_sc_hd__dlymetal6s2s_1 sky130_fd_sc_hd__lpflow_clkbufkapwr_1
[10/29 17:40:15   1388s]                                                                 sky130_fd_sc_hd__lpflow_clkbufkapwr_16 sky130_fd_sc_hd__lpflow_clkbufkapwr_2
[10/29 17:40:15   1388s]                                                                 sky130_fd_sc_hd__lpflow_clkbufkapwr_4 sky130_fd_sc_hd__lpflow_clkbufkapwr_8 }
[10/29 17:40:15   1388s] ---------------------------------------------------------------------------------------------------------------------------------------------
[10/29 17:40:15   1388s] 
[10/29 17:40:15   1388s] Filtering reasons for cell type: inverter
[10/29 17:40:15   1388s] =========================================
[10/29 17:40:15   1388s] 
[10/29 17:40:15   1388s] -------------------------------------------------------------------------------------------------------------------------------------------------------------------
[10/29 17:40:15   1388s] Clock trees    Power domain    Reason                         Library cells
[10/29 17:40:15   1388s] -------------------------------------------------------------------------------------------------------------------------------------------------------------------
[10/29 17:40:15   1388s] all            AO              Unbalanced rise/fall delays    { sky130_fd_sc_hd__bufinv_16 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_1
[10/29 17:40:15   1388s]                                                                 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__clkinvlp_2 sky130_fd_sc_hd__clkinvlp_4
[10/29 17:40:15   1388s]                                                                 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__inv_16
[10/29 17:40:15   1388s]                                                                 sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6
[10/29 17:40:15   1388s]                                                                 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__lpflow_clkinvkapwr_1 sky130_fd_sc_hd__lpflow_clkinvkapwr_16
[10/29 17:40:15   1388s]                                                                 sky130_fd_sc_hd__lpflow_clkinvkapwr_2 }
[10/29 17:40:15   1388s] all            AO              Wrong power context            { sky130_fd_sc_hd__lpflow_clkinvkapwr_4 sky130_fd_sc_hd__lpflow_clkinvkapwr_8 }
[10/29 17:40:15   1388s] -------------------------------------------------------------------------------------------------------------------------------------------------------------------
[10/29 17:40:15   1388s] 
[10/29 17:40:15   1388s] 
[10/29 17:40:15   1388s]     Validating CTS configuration done. (took cpu=0:00:08.4 real=0:00:08.5)
[10/29 17:40:15   1388s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:40:15   1388s] UM:                                                                   Validating CTS configuration
[10/29 17:40:15   1388s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group clk/my_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.261ns. The skew target has been relaxed to 0.261ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[10/29 17:40:15   1388s] Type 'man IMPCCOPT-1261' for more detail.
[10/29 17:40:15   1388s]     CCOpt configuration status: all checks passed.
[10/29 17:40:15   1388s]   Reconstructing clock tree datastructures done.
[10/29 17:40:15   1388s] Initializing clock structures done.
[10/29 17:40:15   1388s] PRO...
[10/29 17:40:15   1388s]   PRO active optimizations:
[10/29 17:40:15   1388s]    - DRV fixing with cell sizing
[10/29 17:40:15   1388s]   
[10/29 17:40:15   1388s]   Detected clock skew data from CTS
[10/29 17:40:15   1388s]   Clock tree timing engine global stage delay update for ss_100C_1v60.setup_delay:setup.late...
[10/29 17:40:15   1388s]   Clock tree timing engine global stage delay update for ss_100C_1v60.setup_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/29 17:40:15   1388s]   Clock DAG stats PRO initial state:
[10/29 17:40:15   1388s]     cell counts      : b=0, i=3, icg=0, nicg=0, l=0, total=3
[10/29 17:40:15   1388s]     cell areas       : b=0.000um^2, i=55.053um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=55.053um^2
[10/29 17:40:15   1388s]     cell capacitance : b=0.000pF, i=0.073pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.073pF
[10/29 17:40:15   1388s]     sink capacitance : count=20, total=0.034pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[10/29 17:40:15   1388s]     wire capacitance : top=0.000pF, trunk=0.204pF, leaf=0.076pF, total=0.280pF
[10/29 17:40:15   1388s]     wire lengths     : top=0.000um, trunk=1419.610um, leaf=499.300um, total=1918.910um
[10/29 17:40:15   1388s]   Clock DAG net violations PRO initial state: none
[10/29 17:40:15   1388s]   Clock DAG primary half-corner transition distribution PRO initial state:
[10/29 17:40:15   1388s]     Trunk : target=0.222ns count=2 avg=0.046ns sd=0.015ns min=0.036ns max=0.056ns {2 <= 0.133ns, 0 <= 0.178ns, 0 <= 0.200ns, 0 <= 0.211ns, 0 <= 0.222ns}
[10/29 17:40:15   1388s]     Leaf  : target=0.222ns count=2 avg=0.136ns sd=0.017ns min=0.124ns max=0.148ns {1 <= 0.133ns, 1 <= 0.178ns, 0 <= 0.200ns, 0 <= 0.211ns, 0 <= 0.222ns}
[10/29 17:40:15   1388s]   Clock DAG library cell distribution PRO initial state {count}:
[10/29 17:40:15   1388s]      Invs: sky130_fd_sc_hd__clkinv_16: 1 sky130_fd_sc_hd__clkinv_8: 1 sky130_fd_sc_hd__clkinv_4: 1 
[10/29 17:40:15   1388s]   Primary reporting skew group PRO initial state:
[10/29 17:40:15   1388s]     skew_group default.clk/my_constraint_mode: unconstrained
[10/29 17:40:15   1388s]   Skew group summary PRO initial state:
[10/29 17:40:15   1388s]     skew_group clk/my_constraint_mode: insertion delay [min=0.222, max=0.245, avg=0.233, sd=0.011], skew [0.023 vs 0.262], 100% {0.222, 0.245} (wid=0.027 ws=0.002) (gid=0.219 gs=0.021)
[10/29 17:40:15   1388s]   Clock network insertion delays are now [0.222ns, 0.245ns] average 0.233ns std.dev 0.011ns
[10/29 17:40:15   1388s]   Recomputing CTS skew targets...
[10/29 17:40:15   1388s]   Resolving skew group constraints...
[10/29 17:40:15   1388s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group clk/my_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.261ns. The skew target has been relaxed to 0.261ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[10/29 17:40:15   1388s] Type 'man IMPCCOPT-1261' for more detail.
[10/29 17:40:15   1388s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group clk/my_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.261ns. The skew target has been relaxed to 0.261ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[10/29 17:40:15   1388s] Type 'man IMPCCOPT-1261' for more detail.
[10/29 17:40:15   1388s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group clk/my_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.261ns. The skew target has been relaxed to 0.261ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[10/29 17:40:15   1388s] Type 'man IMPCCOPT-1261' for more detail.
[10/29 17:40:15   1388s]     Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[10/29 17:40:15   1388s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group clk/my_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.261ns. The skew target has been relaxed to 0.261ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[10/29 17:40:15   1388s] Type 'man IMPCCOPT-1261' for more detail.
[10/29 17:40:15   1388s]   Resolving skew group constraints done.
[10/29 17:40:15   1388s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group clk/my_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.261ns. The skew target has been relaxed to 0.261ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[10/29 17:40:15   1388s] Type 'man IMPCCOPT-1261' for more detail.
[10/29 17:40:15   1388s]   Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/29 17:40:15   1388s]   Fixing DRVs...
[10/29 17:40:15   1388s]   Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[10/29 17:40:15   1388s]   CCOpt-PRO: considered: 4, tested: 4, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[10/29 17:40:15   1388s]   
[10/29 17:40:15   1388s]   PRO Statistics: Fix DRVs (cell sizing):
[10/29 17:40:15   1388s]   =======================================
[10/29 17:40:15   1388s]   
[10/29 17:40:15   1388s]   Cell changes by Net Type:
[10/29 17:40:15   1388s]   
[10/29 17:40:15   1388s]   ---------------------------------------------------------------------------------------------------------
[10/29 17:40:15   1388s]   Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[10/29 17:40:15   1388s]   ---------------------------------------------------------------------------------------------------------
[10/29 17:40:15   1388s]   top                0            0           0            0                    0                  0
[10/29 17:40:15   1388s]   trunk              0            0           0            0                    0                  0
[10/29 17:40:15   1388s]   leaf               0            0           0            0                    0                  0
[10/29 17:40:15   1388s]   ---------------------------------------------------------------------------------------------------------
[10/29 17:40:15   1388s]   Total       -            -           -            -                           0 (100%)           0 (100%)
[10/29 17:40:15   1388s]   ---------------------------------------------------------------------------------------------------------
[10/29 17:40:15   1388s]   
[10/29 17:40:15   1388s]   Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[10/29 17:40:15   1388s]   Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[10/29 17:40:15   1388s]   
[10/29 17:40:15   1388s]   Clock DAG stats PRO after DRV fixing:
[10/29 17:40:15   1388s]     cell counts      : b=0, i=3, icg=0, nicg=0, l=0, total=3
[10/29 17:40:15   1388s]     cell areas       : b=0.000um^2, i=55.053um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=55.053um^2
[10/29 17:40:15   1388s]     cell capacitance : b=0.000pF, i=0.073pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.073pF
[10/29 17:40:15   1388s]     sink capacitance : count=20, total=0.034pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[10/29 17:40:15   1388s]     wire capacitance : top=0.000pF, trunk=0.204pF, leaf=0.076pF, total=0.280pF
[10/29 17:40:15   1388s]     wire lengths     : top=0.000um, trunk=1419.610um, leaf=499.300um, total=1918.910um
[10/29 17:40:15   1388s]   Clock DAG net violations PRO after DRV fixing: none
[10/29 17:40:15   1388s]   Clock DAG primary half-corner transition distribution PRO after DRV fixing:
[10/29 17:40:15   1388s]     Trunk : target=0.222ns count=2 avg=0.046ns sd=0.015ns min=0.036ns max=0.056ns {2 <= 0.133ns, 0 <= 0.178ns, 0 <= 0.200ns, 0 <= 0.211ns, 0 <= 0.222ns}
[10/29 17:40:15   1388s]     Leaf  : target=0.222ns count=2 avg=0.136ns sd=0.017ns min=0.124ns max=0.148ns {1 <= 0.133ns, 1 <= 0.178ns, 0 <= 0.200ns, 0 <= 0.211ns, 0 <= 0.222ns}
[10/29 17:40:15   1388s]   Clock DAG library cell distribution PRO after DRV fixing {count}:
[10/29 17:40:15   1388s]      Invs: sky130_fd_sc_hd__clkinv_16: 1 sky130_fd_sc_hd__clkinv_8: 1 sky130_fd_sc_hd__clkinv_4: 1 
[10/29 17:40:15   1388s]   Primary reporting skew group PRO after DRV fixing:
[10/29 17:40:15   1388s]     skew_group default.clk/my_constraint_mode: unconstrained
[10/29 17:40:15   1388s]   Skew group summary PRO after DRV fixing:
[10/29 17:40:15   1388s]     skew_group clk/my_constraint_mode: insertion delay [min=0.222, max=0.245, avg=0.233, sd=0.011], skew [0.023 vs 0.261], 100% {0.222, 0.245} (wid=0.027 ws=0.002) (gid=0.219 gs=0.021)
[10/29 17:40:15   1388s]   Clock network insertion delays are now [0.222ns, 0.245ns] average 0.233ns std.dev 0.011ns
[10/29 17:40:15   1388s]   Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/29 17:40:15   1388s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:40:15   1388s] UM:                                                                   Fixing DRVs
[10/29 17:40:15   1388s] 
[10/29 17:40:15   1388s] Slew Diagnostics: After DRV fixing
[10/29 17:40:15   1388s] ==================================
[10/29 17:40:15   1388s] 
[10/29 17:40:15   1388s] Global Causes:
[10/29 17:40:15   1388s] 
[10/29 17:40:15   1388s] -------------------------------------
[10/29 17:40:15   1388s] Cause
[10/29 17:40:15   1388s] -------------------------------------
[10/29 17:40:15   1388s] DRV fixing with buffering is disabled
[10/29 17:40:15   1388s] -------------------------------------
[10/29 17:40:15   1388s] 
[10/29 17:40:15   1388s] Top 5 overslews:
[10/29 17:40:15   1388s] 
[10/29 17:40:15   1388s] ---------------------------------
[10/29 17:40:15   1388s] Overslew    Causes    Driving Pin
[10/29 17:40:15   1388s] ---------------------------------
[10/29 17:40:15   1388s]   (empty table)
[10/29 17:40:15   1388s] ---------------------------------
[10/29 17:40:15   1388s] 
[10/29 17:40:15   1388s] Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[10/29 17:40:15   1388s] 
[10/29 17:40:15   1388s] -------------------
[10/29 17:40:15   1388s] Cause    Occurences
[10/29 17:40:15   1388s] -------------------
[10/29 17:40:15   1388s]   (empty table)
[10/29 17:40:15   1388s] -------------------
[10/29 17:40:15   1388s] 
[10/29 17:40:15   1388s] Violation diagnostics counts from the 0 nodes that have violations:
[10/29 17:40:15   1388s] 
[10/29 17:40:15   1388s] -------------------
[10/29 17:40:15   1388s] Cause    Occurences
[10/29 17:40:15   1388s] -------------------
[10/29 17:40:15   1388s]   (empty table)
[10/29 17:40:15   1388s] -------------------
[10/29 17:40:15   1388s] 
[10/29 17:40:15   1388s]   Reconnecting optimized routes...
[10/29 17:40:15   1388s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/29 17:40:15   1388s]   Set dirty flag on 0 insts, 0 nets
[10/29 17:40:15   1388s]   Clock tree timing engine global stage delay update for ss_100C_1v60.setup_delay:setup.late...
[10/29 17:40:15   1388s] End AAE Lib Interpolated Model. (MEM=4447.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 17:40:15   1388s]   Clock tree timing engine global stage delay update for ss_100C_1v60.setup_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/29 17:40:15   1388s]   Clock DAG stats PRO final:
[10/29 17:40:15   1388s]     cell counts      : b=0, i=3, icg=0, nicg=0, l=0, total=3
[10/29 17:40:15   1388s]     cell areas       : b=0.000um^2, i=55.053um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=55.053um^2
[10/29 17:40:15   1388s]     cell capacitance : b=0.000pF, i=0.073pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.073pF
[10/29 17:40:15   1388s]     sink capacitance : count=20, total=0.034pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[10/29 17:40:15   1388s]     wire capacitance : top=0.000pF, trunk=0.204pF, leaf=0.076pF, total=0.280pF
[10/29 17:40:15   1388s]     wire lengths     : top=0.000um, trunk=1419.610um, leaf=499.300um, total=1918.910um
[10/29 17:40:15   1388s]   Clock DAG net violations PRO final: none
[10/29 17:40:15   1388s]   Clock DAG primary half-corner transition distribution PRO final:
[10/29 17:40:15   1388s]     Trunk : target=0.222ns count=2 avg=0.046ns sd=0.015ns min=0.036ns max=0.056ns {2 <= 0.133ns, 0 <= 0.178ns, 0 <= 0.200ns, 0 <= 0.211ns, 0 <= 0.222ns}
[10/29 17:40:15   1388s]     Leaf  : target=0.222ns count=2 avg=0.136ns sd=0.017ns min=0.124ns max=0.148ns {1 <= 0.133ns, 1 <= 0.178ns, 0 <= 0.200ns, 0 <= 0.211ns, 0 <= 0.222ns}
[10/29 17:40:15   1388s]   Clock DAG library cell distribution PRO final {count}:
[10/29 17:40:15   1388s]      Invs: sky130_fd_sc_hd__clkinv_16: 1 sky130_fd_sc_hd__clkinv_8: 1 sky130_fd_sc_hd__clkinv_4: 1 
[10/29 17:40:15   1388s]   Primary reporting skew group PRO final:
[10/29 17:40:15   1388s]     skew_group default.clk/my_constraint_mode: unconstrained
[10/29 17:40:15   1388s]   Skew group summary PRO final:
[10/29 17:40:15   1388s]     skew_group clk/my_constraint_mode: insertion delay [min=0.222, max=0.245, avg=0.233, sd=0.011], skew [0.023 vs 0.261], 100% {0.222, 0.245} (wid=0.027 ws=0.002) (gid=0.219 gs=0.021)
[10/29 17:40:15   1388s]   Clock network insertion delays are now [0.222ns, 0.245ns] average 0.233ns std.dev 0.011ns
[10/29 17:40:15   1388s] PRO done.
[10/29 17:40:15   1388s] numClockCells = 5, numClockCellsFixed = 0, numClockCellsRestored = 3, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[10/29 17:40:15   1388s] Restoring CTS place status for unmodified clock tree cells and sinks.
[10/29 17:40:15   1388s] Net route status summary:
[10/29 17:40:15   1388s]   Clock:         4 (unrouted=0, trialRouted=0, noStatus=0, routed=4, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[10/29 17:40:15   1388s]   Non-clock:   196 (unrouted=22, trialRouted=0, noStatus=0, routed=174, fixed=0, [crossesIlmBoundary=0, tooFewTerms=22, (crossesIlmBoundary AND tooFewTerms=0)])
[10/29 17:40:15   1388s] Updating delays...
[10/29 17:40:15   1388s] Updating delays done.
[10/29 17:40:15   1388s] PRO done. (took cpu=0:00:17.6 real=0:00:17.7)
[10/29 17:40:15   1388s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:40:15   1388s] UM:                                                                   PRO
[10/29 17:40:15   1389s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:4447.2M
[10/29 17:40:15   1389s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.026, REAL:0.026, MEM:4447.2M
[10/29 17:40:16   1389s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:4447.2M
[10/29 17:40:16   1389s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:4447.2M
[10/29 17:40:16   1390s] Deleting Lib Analyzer.
[10/29 17:40:16   1390s] **INFO: Start fixing DRV (Mem = 3412.95M) ...
[10/29 17:40:16   1390s] Begin: GigaOpt DRV Optimization
[10/29 17:40:16   1390s] Glitch fixing enabled
[10/29 17:40:17   1390s] Info: 4 clock nets excluded from IPO operation.
[10/29 17:40:17   1390s] End AAE Lib Interpolated Model. (MEM=3412.95 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 17:40:17   1390s] PhyDesignGrid: maxLocalDensity 0.96
[10/29 17:40:17   1390s] ### Creating PhyDesignMc. totSessionCpu=0:23:10 mem=3412.9M
[10/29 17:40:17   1390s] OPERPROF: Starting DPlace-Init at level 1, MEM:3412.9M
[10/29 17:40:17   1390s] #spOpts: N=130 mergeVia=F cut2cut 
[10/29 17:40:18   1391s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:3412.9M
[10/29 17:40:18   1391s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:3412.9M
[10/29 17:40:18   1391s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:3412.9M
[10/29 17:40:18   1391s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:3412.9M
[10/29 17:40:18   1391s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:3412.9M
[10/29 17:40:18   1391s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:3412.9M
[10/29 17:40:18   1391s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:3412.9M
[10/29 17:40:18   1392s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.009, REAL:0.009, MEM:3412.9M
[10/29 17:40:18   1392s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:3412.9M
[10/29 17:40:18   1392s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.035, REAL:0.035, MEM:3412.9M
[10/29 17:40:18   1392s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:3412.9M
[10/29 17:40:20   1393s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:1.132, REAL:1.141, MEM:3412.9M
[10/29 17:40:20   1393s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:2.108, REAL:2.125, MEM:3412.9M
[10/29 17:40:20   1393s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:2.108, REAL:2.126, MEM:3412.9M
[10/29 17:40:20   1393s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3412.9M
[10/29 17:40:20   1393s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3412.9M
[10/29 17:40:20   1393s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:3412.9M
[10/29 17:40:20   1394s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:3412.9M
[10/29 17:40:20   1394s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:3412.9M
[10/29 17:40:20   1394s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:3412.9M
[10/29 17:40:21   1394s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.163, REAL:0.164, MEM:3412.9M
[10/29 17:40:21   1394s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.187, REAL:0.188, MEM:3412.9M
[10/29 17:40:21   1394s] [CPU] DPlace-Init (cpu=0:00:04.3, real=0:00:04.0, mem=3412.9MB).
[10/29 17:40:21   1394s] OPERPROF: Finished DPlace-Init at level 1, CPU:4.289, REAL:4.327, MEM:3412.9M
[10/29 17:40:26   1399s] ### Creating PhyDesignMc, finished. totSessionCpu=0:23:20 mem=3467.7M
[10/29 17:40:28   1404s] 
[10/29 17:40:28   1404s] Creating Lib Analyzer ...
[10/29 17:40:28   1404s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[10/29 17:40:28   1404s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/29 17:40:28   1404s] Total number of usable buffers from Lib Analyzer: 12 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[10/29 17:40:28   1404s] Total number of usable inverters from Lib Analyzer: 13 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[10/29 17:40:28   1404s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[10/29 17:40:28   1404s] 
[10/29 17:40:32   1408s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:23:28 mem=3508.4M
[10/29 17:40:32   1408s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:23:28 mem=3508.4M
[10/29 17:40:32   1408s] Creating Lib Analyzer, finished. 
[10/29 17:40:34   1410s] DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
[10/29 17:40:34   1410s] **INFO: Disabling fanout fix in postRoute stage.
[10/29 17:40:34   1410s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3589.7M
[10/29 17:40:34   1410s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.031, REAL:0.031, MEM:3589.7M
[10/29 17:40:38   1414s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/29 17:40:38   1414s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[10/29 17:40:38   1414s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/29 17:40:38   1414s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[10/29 17:40:38   1414s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/29 17:40:38   1414s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/29 17:40:38   1414s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.05|     0.00|       0|       0|       0|  [10/29 17:40:38   1414s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
100.00|          |         |
[10/29 17:40:38   1414s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.05|     0.00|       0|       0|       0|  100.00| 0:00:00.0|  3687.7M|
[10/29 17:40:38   1414s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/29 17:40:38   1414s] **** Begin NDR-Layer Usage Statistics ****
[10/29 17:40:38   1414s] Layer 3 has 4 constrained nets 
[10/29 17:40:38   1414s] **** End NDR-Layer Usage Statistics ****
[10/29 17:40:38   1414s] 
[10/29 17:40:38   1414s] *** Finish DRV Fixing (cpu=0:00:04.0 real=0:00:04.0 mem=3687.7M) ***
[10/29 17:40:38   1414s] 
[10/29 17:40:38   1414s] Begin: glitch net info
[10/29 17:40:38   1414s] glitch slack range: number of glitch nets
[10/29 17:40:38   1414s] glitch slack < -0.32 : 0
[10/29 17:40:38   1414s] -0.32 < glitch slack < -0.28 : 0
[10/29 17:40:38   1414s] -0.28 < glitch slack < -0.24 : 0
[10/29 17:40:38   1414s] -0.24 < glitch slack < -0.2 : 0
[10/29 17:40:38   1414s] -0.2 < glitch slack < -0.16 : 0
[10/29 17:40:38   1414s] -0.16 < glitch slack < -0.12 : 0
[10/29 17:40:38   1414s] -0.12 < glitch slack < -0.08 : 0
[10/29 17:40:38   1414s] -0.08 < glitch slack < -0.04 : 0
[10/29 17:40:38   1414s] -0.04 < glitch slack : 0
[10/29 17:40:38   1414s] End: glitch net info
[10/29 17:40:38   1414s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:3608.0M
[10/29 17:40:38   1414s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.023, REAL:0.024, MEM:3608.0M
[10/29 17:40:38   1414s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:3608.0M
[10/29 17:40:38   1414s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:3608.0M
[10/29 17:40:38   1414s] drv optimizer changes nothing and skips place_detail
[10/29 17:40:38   1414s] End: GigaOpt DRV Optimization
[10/29 17:40:38   1414s] **opt_design ... cpu = 0:02:29, real = 0:02:19, mem = 2940.5M, totSessionCpu=0:23:34 **
[10/29 17:40:38   1414s] *info:
[10/29 17:40:38   1414s] **INFO: Completed fixing DRV (CPU Time = 0:00:24, Mem = 3576.96M).
[10/29 17:40:38   1414s] ** Profile ** Start :  cpu=0:00:00.0, mem=3577.0M
[10/29 17:40:40   1416s] OPERPROF: Starting SiteArrayInit at level 1, MEM:3577.0M
[10/29 17:40:40   1416s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:3577.0M
[10/29 17:40:40   1416s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:3577.0M
[10/29 17:40:40   1416s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:3577.0M
[10/29 17:40:41   1416s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:3577.0M
[10/29 17:40:41   1416s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:3577.0M
[10/29 17:40:41   1417s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:3577.0M
[10/29 17:40:41   1417s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.010, REAL:0.010, MEM:3577.0M
[10/29 17:40:41   1417s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:3577.0M
[10/29 17:40:41   1417s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.035, REAL:0.035, MEM:3577.0M
[10/29 17:40:41   1417s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:3577.0M
[10/29 17:40:42   1418s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:1.120, REAL:1.130, MEM:3577.0M
[10/29 17:40:42   1418s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:2.456, REAL:2.477, MEM:3577.0M
[10/29 17:40:42   1418s] OPERPROF: Finished SiteArrayInit at level 1, CPU:2.457, REAL:2.478, MEM:3577.0M
[10/29 17:40:42   1418s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:3577.0M
[10/29 17:40:42   1418s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:3577.0M
[10/29 17:40:42   1418s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:3577.0M
[10/29 17:40:42   1418s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:3577.0M
[10/29 17:40:43   1418s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.163, REAL:0.165, MEM:3577.0M
[10/29 17:40:43   1418s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.188, REAL:0.189, MEM:3577.0M
[10/29 17:40:43   1419s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:3577.0M
[10/29 17:40:43   1419s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.024, REAL:0.025, MEM:3577.0M
[10/29 17:40:43   1419s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:3577.0M
[10/29 17:40:43   1419s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:3577.0M
[10/29 17:40:43   1419s] ** Profile ** Other data :  cpu=0:00:05.0, mem=3577.0M
[10/29 17:40:43   1419s] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=3622.8M
[10/29 17:40:43   1419s] ** Profile ** DRVs :  cpu=0:00:00.4, mem=3622.8M
[10/29 17:40:43   1419s] 
[10/29 17:40:43   1419s] ------------------------------------------------------------
[10/29 17:40:43   1419s]      SI Timing Summary (cpu=0.41min real=0.37min mem=3577.0M)                             
[10/29 17:40:43   1419s] ------------------------------------------------------------
[10/29 17:40:43   1419s] 
[10/29 17:40:43   1419s] Setup views included:
[10/29 17:40:43   1419s]  ss_100C_1v60.setup_view 
[10/29 17:40:43   1419s] 
[10/29 17:40:43   1419s] +--------------------+---------+---------+---------+
[10/29 17:40:43   1419s] |     Setup mode     |   all   | reg2reg | default |
[10/29 17:40:43   1419s] +--------------------+---------+---------+---------+
[10/29 17:40:43   1419s] |           WNS (ns):|  0.048  |  0.239  |  0.048  |
[10/29 17:40:43   1419s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[10/29 17:40:43   1419s] |    Violating Paths:|    0    |    0    |    0    |
[10/29 17:40:43   1419s] |          All Paths:|   20    |   16    |   20    |
[10/29 17:40:43   1419s] +--------------------+---------+---------+---------+
[10/29 17:40:43   1419s] 
[10/29 17:40:43   1419s] +----------------+-------------------------------+------------------+
[10/29 17:40:43   1419s] |                |              Real             |       Total      |
[10/29 17:40:43   1419s] |    DRVs        +------------------+------------+------------------|
[10/29 17:40:43   1419s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[10/29 17:40:43   1419s] +----------------+------------------+------------+------------------+
[10/29 17:40:43   1419s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[10/29 17:40:43   1419s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[10/29 17:40:43   1419s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[10/29 17:40:43   1419s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[10/29 17:40:43   1419s] +----------------+------------------+------------+------------------+
[10/29 17:40:43   1419s] 
[10/29 17:40:43   1419s] Density: 0.011%
[10/29 17:40:43   1419s]        (99.998% with Fillers)
[10/29 17:40:43   1419s] Total number of glitch violations: 0
[10/29 17:40:43   1419s] ------------------------------------------------------------
[10/29 17:40:43   1419s] ** Profile ** Report data :  cpu=0:00:00.0, mem=3622.8M
[10/29 17:40:43   1419s] **opt_design ... cpu = 0:02:35, real = 0:02:24, mem = 2648.0M, totSessionCpu=0:23:40 **
[10/29 17:40:44   1420s]   DRV Snapshot: (REF)
[10/29 17:40:44   1420s]          Tran DRV: 0
[10/29 17:40:44   1420s]           Cap DRV: 0
[10/29 17:40:44   1420s]        Fanout DRV: 0
[10/29 17:40:44   1420s]            Glitch: 0
[10/29 17:40:44   1420s] *** Timing NOT met, worst failing slack is 0.048
[10/29 17:40:44   1420s] *** Check timing (0:00:00.0)
[10/29 17:40:44   1420s] Deleting Lib Analyzer.
[10/29 17:40:44   1420s] Begin: GigaOpt Optimization in WNS mode
[10/29 17:40:44   1420s] Info: 4 clock nets excluded from IPO operation.
[10/29 17:40:44   1420s] End AAE Lib Interpolated Model. (MEM=3439.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 17:40:44   1420s] PhyDesignGrid: maxLocalDensity 0.96
[10/29 17:40:44   1420s] ### Creating PhyDesignMc. totSessionCpu=0:23:40 mem=3439.6M
[10/29 17:40:44   1420s] OPERPROF: Starting DPlace-Init at level 1, MEM:3439.6M
[10/29 17:40:44   1420s] #spOpts: N=130 mergeVia=F cut2cut 
[10/29 17:40:45   1421s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:3439.6M
[10/29 17:40:45   1421s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:3439.6M
[10/29 17:40:45   1421s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:3439.6M
[10/29 17:40:45   1421s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:3439.6M
[10/29 17:40:46   1421s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:3439.6M
[10/29 17:40:46   1421s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:3439.6M
[10/29 17:40:46   1422s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:3439.6M
[10/29 17:40:46   1422s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.010, REAL:0.010, MEM:3439.6M
[10/29 17:40:46   1422s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:3439.6M
[10/29 17:40:46   1422s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.035, REAL:0.035, MEM:3439.6M
[10/29 17:40:46   1422s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:3439.6M
[10/29 17:40:47   1423s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:1.080, REAL:1.090, MEM:3439.6M
[10/29 17:40:47   1423s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:2.063, REAL:2.080, MEM:3439.6M
[10/29 17:40:47   1423s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:2.063, REAL:2.081, MEM:3439.6M
[10/29 17:40:47   1423s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3439.6M
[10/29 17:40:47   1423s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3439.6M
[10/29 17:40:48   1424s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:3439.6M
[10/29 17:40:48   1424s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:3439.6M
[10/29 17:40:48   1424s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:3439.6M
[10/29 17:40:48   1424s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:3439.6M
[10/29 17:40:48   1424s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.164, REAL:0.165, MEM:3439.6M
[10/29 17:40:48   1424s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.187, REAL:0.189, MEM:3439.6M
[10/29 17:40:48   1424s] [CPU] DPlace-Init (cpu=0:00:04.2, real=0:00:04.0, mem=3439.6MB).
[10/29 17:40:48   1424s] OPERPROF: Finished DPlace-Init at level 1, CPU:4.207, REAL:4.241, MEM:3439.6M
[10/29 17:40:53   1429s] ### Creating PhyDesignMc, finished. totSessionCpu=0:23:50 mem=3460.4M
[10/29 17:40:55   1434s] 
[10/29 17:40:55   1434s] Creating Lib Analyzer ...
[10/29 17:40:55   1434s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[10/29 17:40:55   1434s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/29 17:40:55   1434s] Total number of usable buffers from Lib Analyzer: 12 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[10/29 17:40:55   1434s] Total number of usable inverters from Lib Analyzer: 13 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[10/29 17:40:55   1434s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[10/29 17:40:55   1434s] 
[10/29 17:40:59   1438s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:23:59 mem=3501.1M
[10/29 17:40:59   1438s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:23:59 mem=3501.1M
[10/29 17:40:59   1438s] Creating Lib Analyzer, finished. 
[10/29 17:41:07   1446s] *info: 4 clock nets excluded
[10/29 17:41:07   1446s] *info: 8 special nets excluded.
[10/29 17:41:07   1446s] *info: 22 no-driver nets excluded.
[10/29 17:41:10   1448s] PathGroup :  reg2reg  TargetSlack : 0.1 
[10/29 17:41:10   1448s] ** GigaOpt Optimizer WNS Slack 0.048 TNS Slack 0.000 Density 100.00
[10/29 17:41:10   1449s] Optimizer WNS Pass 0
[10/29 17:41:10   1449s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3596.4M
[10/29 17:41:10   1449s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.032, REAL:0.032, MEM:3596.4M
[10/29 17:41:15   1453s] Info: Begin MT loop @oiCellDelayCachingJob with 4 threads.
[10/29 17:41:15   1453s] Info: End MT loop @oiCellDelayCachingJob.
[10/29 17:41:15   1453s] Active Path Group: default 
[10/29 17:41:15   1454s] +--------+---------+--------+---------+----------+------------+--------+-----------------------+---------+--------------------------+
[10/29 17:41:15   1454s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |      Worst View       |Pathgroup|        End Point         |
[10/29 17:41:15   1454s] +--------+---------+--------+---------+----------+------------+--------+-----------------------+---------+--------------------------+
[10/29 17:41:15   1454s] |   0.048|    0.048|   0.000|    0.000|   100.00%|   0:00:00.0| 3727.4M|ss_100C_1v60.setup_view|  default| delay_step0/q_reg[3]/D   |
[10/29 17:41:15   1454s] |   0.100|    0.191|   0.000|    0.000|   100.00%|   0:00:00.0| 3913.7M|                     NA|       NA| NA                       |
[10/29 17:41:15   1454s] |   0.100|    0.191|   0.000|    0.000|   100.00%|   0:00:00.0| 3913.7M|ss_100C_1v60.setup_view|       NA| NA                       |
[10/29 17:41:15   1454s] +--------+---------+--------+---------+----------+------------+--------+-----------------------+---------+--------------------------+
[10/29 17:41:15   1454s] 
[10/29 17:41:15   1454s] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=3913.7M) ***
[10/29 17:41:15   1454s] 
[10/29 17:41:15   1454s] *** Finished Optimize Step Cumulative (cpu=0:00:00.5 real=0:00:00.0 mem=3913.7M) ***
[10/29 17:41:15   1454s] ** GigaOpt Optimizer WNS Slack 0.100 TNS Slack 0.000 Density 100.00
[10/29 17:41:15   1454s] Update Timing Windows (Threshold 0.067) ...
[10/29 17:41:15   1454s] Re Calculate Delays on 1 Nets
[10/29 17:41:15   1454s] **** Begin NDR-Layer Usage Statistics ****
[10/29 17:41:15   1454s] Layer 3 has 4 constrained nets 
[10/29 17:41:15   1454s] **** End NDR-Layer Usage Statistics ****
[10/29 17:41:15   1454s] 
[10/29 17:41:15   1454s] *** Finish Post Route Setup Fixing (cpu=0:00:05.6 real=0:00:05.0 mem=3913.7M) ***
[10/29 17:41:15   1454s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:3802.0M
[10/29 17:41:15   1454s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.025, REAL:0.025, MEM:3802.0M
[10/29 17:41:15   1454s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:3802.0M
[10/29 17:41:15   1454s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:3802.0M
[10/29 17:41:15   1454s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3802.0M
[10/29 17:41:15   1454s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3802.0M
[10/29 17:41:15   1454s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3802.0M
[10/29 17:41:16   1454s] #spOpts: N=130 cut2cut 
[10/29 17:41:17   1456s] OPERPROF:       Starting SiteArrayInit at level 4, MEM:3802.0M
[10/29 17:41:17   1456s] OPERPROF:         Starting spIGRtCostMap_init at level 5, MEM:3802.0M
[10/29 17:41:17   1456s] OPERPROF:         Finished spIGRtCostMap_init at level 5, CPU:0.000, REAL:0.000, MEM:3802.0M
[10/29 17:41:17   1456s] OPERPROF:         Starting SiteArrayMainInit_V17 at level 5, MEM:3802.0M
[10/29 17:41:17   1456s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:3802.0M
[10/29 17:41:17   1456s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:3802.0M
[10/29 17:41:18   1456s] OPERPROF:           Starting SiteArrayInitPartitionBorders at level 6, MEM:3802.0M
[10/29 17:41:18   1456s] OPERPROF:           Finished SiteArrayInitPartitionBorders at level 6, CPU:0.009, REAL:0.009, MEM:3802.0M
[10/29 17:41:18   1456s] OPERPROF:           Starting InitBlockedSiteAsBlockedInst at level 6, MEM:3802.0M
[10/29 17:41:18   1456s] OPERPROF:           Finished InitBlockedSiteAsBlockedInst at level 6, CPU:0.035, REAL:0.035, MEM:3802.0M
[10/29 17:41:18   1456s] OPERPROF:           Starting SiteArrayMarkPreplaceInsts at level 6, MEM:3802.0M
[10/29 17:41:19   1458s] OPERPROF:           Finished SiteArrayMarkPreplaceInsts at level 6, CPU:1.402, REAL:1.414, MEM:3802.0M
[10/29 17:41:20   1458s] OPERPROF:         Finished SiteArrayMainInit_V17 at level 5, CPU:2.835, REAL:2.860, MEM:3802.0M
[10/29 17:41:20   1458s] OPERPROF:       Finished SiteArrayInit at level 4, CPU:2.836, REAL:2.860, MEM:3802.0M
[10/29 17:41:20   1458s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3802.0M
[10/29 17:41:20   1458s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:3802.0M
[10/29 17:41:20   1459s] OPERPROF:       Starting PlacementInitFenceForDPlace at level 4, MEM:3802.0M
[10/29 17:41:20   1459s] OPERPROF:         Starting SiteArrayInitFenceEdgeBit at level 5, MEM:3802.0M
[10/29 17:41:20   1459s] OPERPROF:         Finished SiteArrayInitFenceEdgeBit at level 5, CPU:0.000, REAL:0.000, MEM:3802.0M
[10/29 17:41:20   1459s] OPERPROF:         Starting SiteArrayInitObstEdgeBit at level 5, MEM:3802.0M
[10/29 17:41:20   1459s] OPERPROF:         Finished SiteArrayInitObstEdgeBit at level 5, CPU:0.161, REAL:0.163, MEM:3802.0M
[10/29 17:41:20   1459s] OPERPROF:       Finished PlacementInitFenceForDPlace at level 4, CPU:0.185, REAL:0.187, MEM:3802.0M
[10/29 17:41:20   1459s] [CPU] DPlace-Init (cpu=0:00:04.9, real=0:00:05.0, mem=3802.0MB).
[10/29 17:41:20   1459s] OPERPROF:     Finished DPlace-Init at level 3, CPU:4.897, REAL:4.939, MEM:3802.0M
[10/29 17:41:20   1459s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:4.897, REAL:4.939, MEM:3802.0M
[10/29 17:41:21   1459s] OPERPROF:   Starting RefinePlace at level 2, MEM:3802.0M
[10/29 17:41:21   1459s] Total net bbox length = 1.921e+04 (1.838e+04 8.314e+02) (ext = 1.128e+04)
[10/29 17:41:21   1459s] *** Starting place_detail (0:24:20 mem=3802.0M) ***
[10/29 17:41:23   1462s] **ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
[10/29 17:41:23   1462s] Type 'man IMPSP-2002' for more detail.
[10/29 17:41:23   1462s] OPERPROF:     Starting CellHaloInit at level 3, MEM:3802.0M
[10/29 17:41:24   1462s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.116, REAL:0.117, MEM:3802.0M
[10/29 17:41:24   1463s] OPERPROF:     Starting CellHaloInit at level 3, MEM:3802.0M
[10/29 17:41:24   1463s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.117, REAL:0.118, MEM:3802.0M
[10/29 17:41:24   1463s] Total net bbox length = 1.921e+04 (1.838e+04 8.314e+02) (ext = 1.128e+04)
[10/29 17:41:24   1463s] [CPU] RefinePlace/total (cpu=0:00:03.5, real=0:00:03.0, mem=3802.0MB) @(0:24:20 - 0:24:23).
[10/29 17:41:24   1463s] Runtime: CPU: 0:00:03.5 REAL: 0:00:03.0 MEM: 3802.0MB
[10/29 17:41:24   1463s] *** Finished place_detail (0:24:23 mem=3802.0M) ***
[10/29 17:41:24   1463s] OPERPROF:   Finished RefinePlace at level 2, CPU:3.512, REAL:3.542, MEM:3802.0M
[10/29 17:41:24   1463s] OPERPROF:   Starting PlacementCleanupFence at level 2, MEM:3802.0M
[10/29 17:41:24   1463s] OPERPROF:   Finished PlacementCleanupFence at level 2, CPU:0.024, REAL:0.024, MEM:3802.0M
[10/29 17:41:24   1463s] OPERPROF:   Starting spFreeFakeNetlist at level 2, MEM:3802.0M
[10/29 17:41:24   1463s] OPERPROF:   Finished spFreeFakeNetlist at level 2, CPU:0.000, REAL:0.000, MEM:3802.0M
[10/29 17:41:24   1463s] OPERPROF: Finished RefinePlace2 at level 1, CPU:8.740, REAL:8.815, MEM:3802.0M
[10/29 17:41:24   1463s] **ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
[10/29 17:41:24   1463s] End: GigaOpt Optimization in WNS mode
[10/29 17:41:24   1463s] Deleting Lib Analyzer.
[10/29 17:41:25   1463s] GigaOpt: target slack met, skip TNS optimization
[10/29 17:41:25   1463s]   Timing Snapshot: (REF)
[10/29 17:41:25   1463s]      Weighted WNS: 0.000
[10/29 17:41:25   1463s]       All  PG WNS: 0.000
[10/29 17:41:25   1463s]       High PG WNS: 0.000
[10/29 17:41:25   1463s]       All  PG TNS: 0.000
[10/29 17:41:25   1463s]       High PG TNS: 0.000
[10/29 17:41:25   1463s]    Category Slack: { [L, 0.091] [H, 0.139] }
[10/29 17:41:25   1463s] 
[10/29 17:41:25   1463s] 
[10/29 17:41:25   1463s] Creating Lib Analyzer ...
[10/29 17:41:25   1463s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[10/29 17:41:25   1463s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/29 17:41:25   1463s] Total number of usable buffers from Lib Analyzer: 12 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[10/29 17:41:25   1463s] Total number of usable inverters from Lib Analyzer: 13 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[10/29 17:41:25   1463s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[10/29 17:41:25   1463s] 
[10/29 17:41:28   1467s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:24:28 mem=3440.4M
[10/29 17:41:28   1467s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:24:28 mem=3440.4M
[10/29 17:41:28   1467s] Creating Lib Analyzer, finished. 
[10/29 17:41:29   1467s] Deleting Cell Server ...
[10/29 17:41:29   1467s] Deleting Lib Analyzer.
[10/29 17:41:29   1467s] Creating Cell Server ...(0, 0, 0, 0)
[10/29 17:41:29   1467s] Summary for sequential cells identification: 
[10/29 17:41:29   1467s]   Identified SBFF number: 45
[10/29 17:41:29   1467s]   Identified MBFF number: 0
[10/29 17:41:29   1467s]   Identified SB Latch number: 0
[10/29 17:41:29   1467s]   Identified MB Latch number: 0
[10/29 17:41:29   1467s]   Not identified SBFF number: 0
[10/29 17:41:29   1467s]   Not identified MBFF number: 0
[10/29 17:41:29   1467s]   Not identified SB Latch number: 0
[10/29 17:41:29   1467s]   Not identified MB Latch number: 0
[10/29 17:41:29   1467s]   Number of sequential cells which are not FFs: 23
[10/29 17:41:29   1467s]  Visiting view : ss_100C_1v60.setup_view
[10/29 17:41:29   1467s]    : PowerDomain = none : Weighted F : unweighted  = 66.90 (1.000) with rcCorner = 0
[10/29 17:41:29   1467s]    : PowerDomain = none : Weighted F : unweighted  = 52.70 (1.000) with rcCorner = -1
[10/29 17:41:29   1467s]  Visiting view : ff_n40C_1v95.hold_view
[10/29 17:41:29   1467s]    : PowerDomain = none : Weighted F : unweighted  = 28.70 (1.000) with rcCorner = 1
[10/29 17:41:29   1467s]    : PowerDomain = none : Weighted F : unweighted  = 22.30 (1.000) with rcCorner = -1
[10/29 17:41:29   1467s]  Setting StdDelay to 66.90
[10/29 17:41:29   1467s] Creating Cell Server, finished. 
[10/29 17:41:29   1467s] 
[10/29 17:41:29   1467s] Deleting Cell Server ...
[10/29 17:41:31   1469s] OPERPROF: Starting SiteArrayInit at level 1, MEM:3440.4M
[10/29 17:41:31   1469s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:3440.4M
[10/29 17:41:31   1469s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:3440.4M
[10/29 17:41:31   1469s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:3440.4M
[10/29 17:41:31   1470s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:3440.4M
[10/29 17:41:31   1470s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:3440.4M
[10/29 17:41:31   1470s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:3440.4M
[10/29 17:41:31   1470s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.009, REAL:0.009, MEM:3440.4M
[10/29 17:41:31   1470s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:3440.4M
[10/29 17:41:31   1470s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.035, REAL:0.035, MEM:3440.4M
[10/29 17:41:31   1470s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:3440.4M
[10/29 17:41:32   1471s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:1.137, REAL:1.147, MEM:3440.4M
[10/29 17:41:33   1472s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:2.132, REAL:2.150, MEM:3440.4M
[10/29 17:41:33   1472s] OPERPROF: Finished SiteArrayInit at level 1, CPU:2.132, REAL:2.150, MEM:3440.4M
[10/29 17:41:33   1472s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:3440.4M
[10/29 17:41:33   1472s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:3440.4M
[10/29 17:41:33   1472s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:3440.4M
[10/29 17:41:33   1472s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:3440.4M
[10/29 17:41:33   1472s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.166, REAL:0.168, MEM:3440.4M
[10/29 17:41:33   1472s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.190, REAL:0.192, MEM:3440.4M
[10/29 17:41:33   1472s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:3440.4M
[10/29 17:41:33   1472s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.025, REAL:0.025, MEM:3440.4M
[10/29 17:41:34   1472s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:3440.4M
[10/29 17:41:34   1472s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:3440.4M
[10/29 17:41:34   1472s] **ERROR: (IMPOPT-310):	Design density (100.00%) exceeds/equals limit (95.00%).
[10/29 17:41:34   1472s] GigaOpt Hold Optimizer is used
[10/29 17:41:34   1472s] End AAE Lib Interpolated Model. (MEM=3440.44 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 17:41:34   1472s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:24:33 mem=3440.4M ***
[10/29 17:41:34   1472s] 
[10/29 17:41:34   1472s] Creating Lib Analyzer ...
[10/29 17:41:34   1472s] Creating Cell Server ...(0, 0, 0, 0)
[10/29 17:41:34   1472s] Summary for sequential cells identification: 
[10/29 17:41:34   1472s]   Identified SBFF number: 45
[10/29 17:41:34   1472s]   Identified MBFF number: 0
[10/29 17:41:34   1472s]   Identified SB Latch number: 0
[10/29 17:41:34   1472s]   Identified MB Latch number: 0
[10/29 17:41:34   1472s]   Not identified SBFF number: 0
[10/29 17:41:34   1472s]   Not identified MBFF number: 0
[10/29 17:41:34   1472s]   Not identified SB Latch number: 0
[10/29 17:41:34   1472s]   Not identified MB Latch number: 0
[10/29 17:41:34   1472s]   Number of sequential cells which are not FFs: 23
[10/29 17:41:34   1472s]  Visiting view : ss_100C_1v60.setup_view
[10/29 17:41:34   1472s]    : PowerDomain = none : Weighted F : unweighted  = 66.90 (1.000) with rcCorner = 0
[10/29 17:41:34   1472s]    : PowerDomain = none : Weighted F : unweighted  = 52.70 (1.000) with rcCorner = -1
[10/29 17:41:34   1472s]  Visiting view : ff_n40C_1v95.hold_view
[10/29 17:41:34   1472s]    : PowerDomain = none : Weighted F : unweighted  = 28.70 (1.000) with rcCorner = 1
[10/29 17:41:34   1472s]    : PowerDomain = none : Weighted F : unweighted  = 22.30 (1.000) with rcCorner = -1
[10/29 17:41:34   1472s]  Setting StdDelay to 66.90
[10/29 17:41:34   1472s] Creating Cell Server, finished. 
[10/29 17:41:34   1472s] 
[10/29 17:41:34   1472s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[10/29 17:41:34   1472s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/29 17:41:34   1472s] Total number of usable buffers from Lib Analyzer: 13 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__dlymetal6s2s_1 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[10/29 17:41:34   1472s] Total number of usable inverters from Lib Analyzer: 16 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinvlp_2 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__clkinvlp_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__inv_16 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[10/29 17:41:34   1472s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[10/29 17:41:34   1472s] 
[10/29 17:41:38   1476s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:24:37 mem=3440.4M
[10/29 17:41:38   1476s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:24:37 mem=3440.4M
[10/29 17:41:38   1476s] Creating Lib Analyzer, finished. 
[10/29 17:41:38   1476s] End AAE Lib Interpolated Model. (MEM=3440.44 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 17:41:38   1476s]  
[10/29 17:41:38   1476s] **INFO: Starting Blocking QThread with 4 CPU
[10/29 17:41:38   1476s]    ____________________________________________________________________
[10/29 17:41:38   1476s] __/ message from Blocking QThread
[10/29 17:41:38   1476s] Multi-CPU acceleration using 4 CPU(s).
[10/29 17:41:38   1476s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.4M
[10/29 17:41:38   1476s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.4M
[10/29 17:41:38   1476s] Multithreaded Timing Analysis is initialized with 4 threads
[10/29 17:41:38   1476s] 
[10/29 17:41:38   1476s] Multithreaded Timing Analysis is initialized with 4 threads
[10/29 17:41:38   1476s] 
[10/29 17:41:38   1476s] Latch borrow mode reset to max_borrow
[10/29 17:41:38   1476s] Latch borrow mode reset to max_borrow
[10/29 17:41:38   1476s] Starting SI iteration 1 using Infinite Timing Windows
[10/29 17:41:38   1476s] Begin IPO call back ...
[10/29 17:41:38   1476s] Starting SI iteration 1 using Infinite Timing Windows
[10/29 17:41:38   1476s] Begin IPO call back ...
[10/29 17:41:38   1476s] End IPO call back ...
[10/29 17:41:39   1476s] End IPO call back ...
[10/29 17:41:38   1476s] #################################################################################
[10/29 17:41:39   1476s] #################################################################################
[10/29 17:41:38   1476s] # Design Stage: PostRoute
[10/29 17:41:38   1476s] # Design Name: fir
[10/29 17:41:38   1476s] # Design Mode: 130nm
[10/29 17:41:38   1476s] # Analysis Mode: MMMC OCV 
[10/29 17:41:38   1476s] # Parasitics Mode: SPEF/RCDB
[10/29 17:41:39   1476s] # Design Stage: PostRoute
[10/29 17:41:39   1476s] # Design Name: fir
[10/29 17:41:39   1476s] # Design Mode: 130nm
[10/29 17:41:39   1476s] # Analysis Mode: MMMC OCV 
[10/29 17:41:39   1476s] # Parasitics Mode: SPEF/RCDB
[10/29 17:41:38   1476s] # Signoff Settings: SI On 
[10/29 17:41:38   1476s] #################################################################################
[10/29 17:41:39   1476s] # Signoff Settings: SI On 
[10/29 17:41:39   1476s] #################################################################################
[10/29 17:41:38   1476s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
Setting infinite Tws ...
[10/29 17:41:38   1476s] First Iteration Infinite Tw... 
[10/29 17:41:38   1476s] Calculate late delays in OCV mode...
[10/29 17:41:39   1476s] Calculate late delays in OCV mode...
[10/29 17:41:38   1476s] Calculate early delays in OCV mode...
[10/29 17:41:38   1476s] Start delay calculation (fullDC) (4 T). (MEM=0)
[10/29 17:41:39   1476s] Calculate early delays in OCV mode...
[10/29 17:41:38   1476s] *** Calculating scaling factor for ff_n40C_1v95.hold_set libraries using the default operating condition of each library.
[10/29 17:41:39   1476s] Start delay calculation (fullDC) (4 T). (MEM=0)
[10/29 17:41:39   1476s] *** Calculating scaling factor for ff_n40C_1v95.hold_set libraries using the default operating condition of each library.
[10/29 17:41:38   1476s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 17:41:38   1476s] Total number of fetched objects 178
[10/29 17:41:38   1476s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[10/29 17:41:38   1476s] AAE_INFO-618: Total number of nets in the design is 200,  96.5 percent of the nets selected for SI analysis
[10/29 17:41:39   1476s] Total number of fetched objects 178
[10/29 17:41:39   1476s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[10/29 17:41:39   1476s] AAE_INFO-618: Total number of nets in the design is 200,  96.5 percent of the nets selected for SI analysis
[10/29 17:41:38   1476s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:01.0)
[10/29 17:41:38   1476s] End delay calculation. (MEM=0 CPU=0:00:00.2 REAL=0:00:01.0)
[10/29 17:41:40   1476s] End delay calculation. (MEM=0 CPU=0:00:00.2 REAL=0:00:01.0)
[10/29 17:41:38   1476s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.4 REAL=0:00:01.0)
[10/29 17:41:40   1476s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.4 REAL=0:00:01.0)
[10/29 17:41:38   1476s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 0.0M) ***
[10/29 17:41:38   1476s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[10/29 17:41:38   1476s] Add other clocks and setupCteToAAEClockMapping during iter 1
[10/29 17:41:40   1476s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[10/29 17:41:40   1476s] Add other clocks and setupCteToAAEClockMapping during iter 1
[10/29 17:41:38   1476s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[10/29 17:41:40   1476s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[10/29 17:41:38   1476s] 
[10/29 17:41:38   1476s] Executing IPO callback for view pruning ..
[10/29 17:41:40   1476s] 
[10/29 17:41:40   1476s] Executing IPO callback for view pruning ..
[10/29 17:41:38   1476s] 
[10/29 17:41:38   1476s] Active hold views:
[10/29 17:41:38   1476s]  ff_n40C_1v95.hold_view
[10/29 17:41:38   1476s]   Dominating endpoints: 0
[10/29 17:41:38   1476s]   Dominating TNS: -0.000
[10/29 17:41:38   1476s] 
[10/29 17:41:40   1476s] 
[10/29 17:41:40   1476s] Active hold views:
[10/29 17:41:40   1476s]  ff_n40C_1v95.hold_view
[10/29 17:41:40   1476s]   Dominating endpoints: 0
[10/29 17:41:40   1476s]   Dominating TNS: -0.000
[10/29 17:41:40   1476s] 
[10/29 17:41:38   1476s] Starting SI iteration 2
[10/29 17:41:40   1476s] Starting SI iteration 2
[10/29 17:41:38   1476s] Calculate late delays in OCV mode...
[10/29 17:41:40   1476s] Calculate late delays in OCV mode...
[10/29 17:41:38   1476s] Calculate early delays in OCV mode...
[10/29 17:41:38   1476s] Start delay calculation (fullDC) (4 T). (MEM=0)
[10/29 17:41:40   1476s] Calculate early delays in OCV mode...
[10/29 17:41:40   1476s] Start delay calculation (fullDC) (4 T). (MEM=0)
[10/29 17:41:38   1476s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 17:41:38   1476s] Glitch Analysis: View ff_n40C_1v95.hold_view -- Total Number of Nets Skipped = 0. 
[10/29 17:41:38   1476s] Glitch Analysis: View ff_n40C_1v95.hold_view -- Total Number of Nets Analyzed = 17. 
[10/29 17:41:40   1476s] Glitch Analysis: View ff_n40C_1v95.hold_view -- Total Number of Nets Skipped = 0. 
[10/29 17:41:40   1476s] Glitch Analysis: View ff_n40C_1v95.hold_view -- Total Number of Nets Analyzed = 17. 
[10/29 17:41:38   1476s] Total number of fetched objects 178
[10/29 17:41:38   1476s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[10/29 17:41:38   1476s] AAE_INFO-618: Total number of nets in the design is 200,  11.5 percent of the nets selected for SI analysis
[10/29 17:41:40   1476s] Total number of fetched objects 178
[10/29 17:41:40   1476s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[10/29 17:41:40   1476s] AAE_INFO-618: Total number of nets in the design is 200,  11.5 percent of the nets selected for SI analysis
[10/29 17:41:38   1476s] End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
[10/29 17:41:40   1476s] End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
[10/29 17:41:38   1476s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
[10/29 17:41:40   1476s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
[10/29 17:41:38   1476s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 0.0M) ***
[10/29 17:41:38   1476s] *** Done Building Timing Graph (cpu=0:00:02.0 real=0:00:02.0 totSessionCpu=0:00:02.6 mem=0.0M)
[10/29 17:41:40   1476s] *** Done Building Timing Graph (cpu=0:00:02.0 real=0:00:02.0 totSessionCpu=0:00:02.6 mem=0.0M)
[10/29 17:41:38   1476s] Done building cte hold timing graph (fixHold) cpu=0:00:02.6 real=0:00:02.0 totSessionCpu=0:00:02.6 mem=0.0M ***
[10/29 17:41:38   1476s] ** Profile ** Start :  cpu=0:00:00.0, mem=[10/29 17:41:40   1476s] Done building cte hold timing graph (fixHold) cpu=0:00:02.6 real=0:00:02.0 totSessionCpu=0:00:02.6 mem=0.0M ***
0.0M
[10/29 17:41:40   1476s] ** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
[10/29 17:41:38   1476s] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=0.0M
[10/29 17:41:40   1476s] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=0.0M
[10/29 17:41:38   1476s] Timing Data dump into file /tmp/innovus_temp_972235_eda-2.EECS.Berkeley.EDU_eecs151-aeq_4k4KkG/coe_eosdata_tzrMWQ/ff_n40C_1v95.hold_view.twf, for view: ff_n40C_1v95.hold_view 
[10/29 17:41:38   1476s] 	 Dumping view 1 ff_n40C_1v95.hold_view 
[10/29 17:41:40   1476s] Timing Data dump into file /tmp/innovus_temp_972235_eda-2.EECS.Berkeley.EDU_eecs151-aeq_4k4KkG/coe_eosdata_tzrMWQ/ff_n40C_1v95.hold_view.twf, for view: ff_n40C_1v95.hold_view 
[10/29 17:41:40   1476s] 	 Dumping view 1 ff_n40C_1v95.hold_view 
[10/29 17:41:38   1476s] Done building hold timer [295 node(s), 294 edge(s), 1 view(s)] (fixHold) cpu=0:00:02.8 real=0:00:02.0 totSessionCpu=0:00:02.8 mem=0.0M ***
[10/29 17:41:40   1476s] Done building hold timer [295 node(s), 294 edge(s), 1 view(s)] (fixHold) cpu=0:00:02.8 real=0:00:02.0 totSessionCpu=0:00:02.8 mem=0.0M ***
[10/29 17:41:38   1476s] *** QThread HoldInit [finish] : cpu/real = 0:00:02.8/0:00:02.0 (1.4), mem = 0.0M
[10/29 17:41:40   1476s] *** QThread HoldInit [finish] : cpu/real = 0:00:02.8/0:00:02.0 (1.4), mem = 0.0M
 
[10/29 17:41:40   1478s] _______________________________________________________________________
[10/29 17:41:40   1478s] Done building cte setup timing graph (fixHold) cpu=0:00:06.2 real=0:00:06.0 totSessionCpu=0:24:39 mem=3455.6M ***
[10/29 17:41:40   1478s] ** Profile ** Start :  cpu=0:00:00.0, mem=3455.6M
[10/29 17:41:40   1478s] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=3509.0M
*info: category slack lower bound [L 0.0] default
[10/29 17:41:41   1478s] *info: category slack lower bound [H 0.0] reg2reg 
[10/29 17:41:41   1478s] --------------------------------------------------- 
[10/29 17:41:41   1478s]    Setup Violation Summary with Target Slack (0.100 ns)
[10/29 17:41:41   1478s] --------------------------------------------------- 
[10/29 17:41:41   1478s]          WNS    reg2regWNS
[10/29 17:41:41   1478s]     0.091 ns      0.139 ns
[10/29 17:41:41   1478s] --------------------------------------------------- 
[10/29 17:41:41   1478s] Restoring Auto Hold Views:  ff_n40C_1v95.hold_view
[10/29 17:41:41   1478s] Restoring Active Hold Views:  ff_n40C_1v95.hold_view 
[10/29 17:41:41   1478s] Restoring Hold Target Slack: 1000
[10/29 17:41:41   1478s] Loading timing data from /tmp/innovus_temp_972235_eda-2.EECS.Berkeley.EDU_eecs151-aeq_4k4KkG/coe_eosdata_tzrMWQ/ff_n40C_1v95.hold_view.twf 
[10/29 17:41:41   1478s] 	 Loading view 1 ff_n40C_1v95.hold_view 
[10/29 17:41:41   1478s] Footprint list for hold buffering (delay unit: ps)
[10/29 17:41:41   1478s] =================================================================
[10/29 17:41:41   1478s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[10/29 17:41:41   1478s] ------------------------------------------------------------------
[10/29 17:41:41   1478s] 
[10/29 17:41:41   1478s] *Info: minBufDelay = 171.1 ps, libStdDelay = 66.9 ps, minBufSize = 3753600 (3.0)
[10/29 17:41:41   1478s] *Info: worst delay setup view: ss_100C_1v60.setup_view
[10/29 17:41:41   1478s] *Info:       66.6       2.94    3.0 104.17 sky130_fd_sc_hd__buf_1 (A,X)
[10/29 17:41:41   1478s] *Info:       66.6       2.93    3.0 104.19 sky130_fd_sc_hd__clkbuf_1 (A,X)
[10/29 17:41:41   1478s] *Info:       63.4       2.84    4.0  41.61 sky130_fd_sc_hd__buf_2 (A,X)
[10/29 17:41:41   1478s] *Info:       68.9       2.76    4.0  52.77 sky130_fd_sc_hd__clkbuf_2 (A,X)
[10/29 17:41:41   1478s] *Info:       64.8       2.88    6.0  22.63 sky130_fd_sc_hd__buf_4 (A,X)
[10/29 17:41:41   1478s] *Info:       78.7       2.83    6.0  28.06 sky130_fd_sc_hd__clkbuf_4 (A,X)
[10/29 17:41:41   1478s] *Info:      137.1       2.84    7.0  83.31 sky130_fd_sc_hd__dlygate4sd1_1 (A,X)
[10/29 17:41:41   1478s] *Info:      148.6       2.86    7.0  83.36 sky130_fd_sc_hd__dlygate4sd2_1 (A,X)
[10/29 17:41:41   1478s] *Info:      130.3       2.57    8.0  49.14 sky130_fd_sc_hd__clkdlybuf4s18_2 (A,X)
[10/29 17:41:41   1478s] *Info:      169.7       2.89    8.0  52.19 sky130_fd_sc_hd__clkdlybuf4s25_2 (A,X)
[10/29 17:41:41   1478s] *Info:      377.4       2.85    8.0  85.78 sky130_fd_sc_hd__dlygate4sd3_1 (A,X)
[10/29 17:41:41   1478s] *Info:      297.9       2.60    8.0  96.82 sky130_fd_sc_hd__clkdlybuf4s50_1 (A,X)
[10/29 17:41:41   1478s] *Info:      144.6       2.75    8.0 101.56 sky130_fd_sc_hd__clkdlybuf4s18_1 (A,X)
[10/29 17:41:41   1478s] *Info:      134.0       2.81    8.0 101.86 sky130_fd_sc_hd__clkdlybuf4s15_1 (A,X)
[10/29 17:41:41   1478s] *Info:      175.7       2.92    8.0 103.16 sky130_fd_sc_hd__clkdlybuf4s25_1 (A,X)
[10/29 17:41:41   1478s] *Info:       63.9       2.68    9.0  15.81 sky130_fd_sc_hd__buf_6 (A,X)
[10/29 17:41:41   1478s] *Info:      324.0       2.76    9.0  53.27 sky130_fd_sc_hd__clkdlybuf4s50_2 (A,X)
[10/29 17:41:41   1478s] *Info:      126.5       2.86    9.0  53.41 sky130_fd_sc_hd__clkdlybuf4s15_2 (A,X)
[10/29 17:41:41   1478s] *Info:       82.8       2.42   10.0  82.85 sky130_fd_sc_hd__dlymetal6s2s_1 (A,X)
[10/29 17:41:41   1478s] *Info:      134.4       2.57   10.0  83.43 sky130_fd_sc_hd__dlymetal6s4s_1 (A,X)
[10/29 17:41:41   1478s] *Info:      174.5       2.67   10.0  83.52 sky130_fd_sc_hd__dlymetal6s6s_1 (A,X)
[10/29 17:41:41   1478s] *Info:       77.7       2.74   11.0  15.23 sky130_fd_sc_hd__clkbuf_8 (A,X)
[10/29 17:41:41   1478s] *Info:       68.6       2.63   12.0  12.48 sky130_fd_sc_hd__buf_8 (A,X)
[10/29 17:41:41   1478s] *Info:      142.6       2.78   15.0  12.92 sky130_fd_sc_hd__bufbuf_8 (A,X)
[10/29 17:41:41   1478s] *Info:       70.9       2.60   16.0   8.75 sky130_fd_sc_hd__buf_12 (A,X)
[10/29 17:41:41   1478s] *Info:       86.6       2.60   20.0   8.63 sky130_fd_sc_hd__clkbuf_16 (A,X)
[10/29 17:41:41   1478s] *Info:       85.1       2.43   22.0   7.69 sky130_fd_sc_hd__buf_16 (A,X)
[10/29 17:41:41   1478s] *Info:      149.7       2.77   26.0   7.77 sky130_fd_sc_hd__bufbuf_16 (A,X)
[10/29 17:41:41   1478s] =================================================================
[10/29 17:41:41   1479s] ** Profile ** Start :  cpu=0:00:00.0, mem=3509.0M
[10/29 17:41:43   1481s] OPERPROF: Starting SiteArrayInit at level 1, MEM:3509.0M
[10/29 17:41:43   1481s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:3509.0M
[10/29 17:41:43   1481s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:3509.0M
[10/29 17:41:43   1481s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:3509.0M
[10/29 17:41:43   1481s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:3509.0M
[10/29 17:41:43   1481s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:3509.0M
[10/29 17:41:43   1481s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:3509.0M
[10/29 17:41:43   1481s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.009, REAL:0.009, MEM:3509.0M
[10/29 17:41:43   1481s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:3509.0M
[10/29 17:41:43   1481s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.035, REAL:0.035, MEM:3509.0M
[10/29 17:41:43   1481s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:3509.0M
[10/29 17:41:44   1482s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:1.148, REAL:1.159, MEM:3509.0M
[10/29 17:41:45   1483s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:2.176, REAL:2.196, MEM:3509.0M
[10/29 17:41:45   1483s] OPERPROF: Finished SiteArrayInit at level 1, CPU:2.177, REAL:2.196, MEM:3509.0M
[10/29 17:41:45   1483s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:3509.0M
[10/29 17:41:45   1483s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:3509.0M
[10/29 17:41:45   1483s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:3509.0M
[10/29 17:41:45   1483s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:3509.0M
[10/29 17:41:45   1483s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.164, REAL:0.165, MEM:3509.0M
[10/29 17:41:45   1483s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.189, REAL:0.190, MEM:3509.0M
[10/29 17:41:45   1483s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:3509.0M
[10/29 17:41:45   1483s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.023, REAL:0.024, MEM:3509.0M
[10/29 17:41:46   1483s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:3509.0M
[10/29 17:41:46   1483s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:3509.0M
[10/29 17:41:46   1483s] ** Profile ** Other data :  cpu=0:00:04.9, mem=3509.0M
[10/29 17:41:46   1483s] ** Profile ** DRVs :  cpu=0:00:00.0, mem=3509.0M
[10/29 17:41:46   1483s] 
[10/29 17:41:46   1483s] ------------------------------------------------------------
[10/29 17:41:46   1483s]              Initial Summary                             
[10/29 17:41:46   1483s] ------------------------------------------------------------
[10/29 17:41:46   1483s] 
[10/29 17:41:46   1483s] Setup views included:
[10/29 17:41:46   1483s]  ss_100C_1v60.setup_view
[10/29 17:41:46   1483s] Hold  views included:
[10/29 17:41:46   1483s]  ff_n40C_1v95.hold_view
[10/29 17:41:46   1483s] 
[10/29 17:41:46   1483s] +--------------------+---------+---------+---------+
[10/29 17:41:46   1483s] |     Setup mode     |   all   | reg2reg | default |
[10/29 17:41:46   1483s] +--------------------+---------+---------+---------+
[10/29 17:41:46   1483s] |           WNS (ns):|  0.191  |  0.239  |  0.191  |
[10/29 17:41:46   1483s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[10/29 17:41:46   1483s] |    Violating Paths:|    0    |    0    |    0    |
[10/29 17:41:46   1483s] |          All Paths:|   20    |   16    |   20    |
[10/29 17:41:46   1483s] +--------------------+---------+---------+---------+
[10/29 17:41:46   1483s] 
[10/29 17:41:46   1483s] +--------------------+---------+---------+---------+
[10/29 17:41:46   1483s] |     Hold mode      |   all   | reg2reg | default |
[10/29 17:41:46   1483s] +--------------------+---------+---------+---------+
[10/29 17:41:46   1483s] |           WNS (ns):| -0.089  |  0.050  | -0.089  |
[10/29 17:41:46   1483s] |           TNS (ns):| -0.666  |  0.000  | -0.666  |
[10/29 17:41:46   1483s] |    Violating Paths:|   14    |    0    |   14    |
[10/29 17:41:46   1483s] |          All Paths:|   20    |   16    |   20    |
[10/29 17:41:46   1483s] +--------------------+---------+---------+---------+
[10/29 17:41:46   1483s] 
[10/29 17:41:46   1483s] +----------------+-------------------------------+------------------+
[10/29 17:41:46   1483s] |                |              Real             |       Total      |
[10/29 17:41:46   1483s] |    DRVs        +------------------+------------+------------------|
[10/29 17:41:46   1483s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[10/29 17:41:46   1483s] +----------------+------------------+------------+------------------+
[10/29 17:41:46   1483s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[10/29 17:41:46   1483s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[10/29 17:41:46   1483s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[10/29 17:41:46   1483s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[10/29 17:41:46   1483s] +----------------+------------------+------------+------------------+
[10/29 17:41:46   1483s] 
[10/29 17:41:46   1483s] Density: 0.011%
[10/29 17:41:46   1483s]        (99.998% with Fillers)
[10/29 17:41:46   1483s] Total number of glitch violations: 0
[10/29 17:41:46   1483s] ------------------------------------------------------------
[10/29 17:41:46   1483s] Deleting Cell Server ...
[10/29 17:41:46   1483s] Deleting Lib Analyzer.
[10/29 17:41:46   1483s] Creating Cell Server ...(0, 0, 0, 0)
[10/29 17:41:46   1483s] Summary for sequential cells identification: 
[10/29 17:41:46   1483s]   Identified SBFF number: 45
[10/29 17:41:46   1483s]   Identified MBFF number: 0
[10/29 17:41:46   1483s]   Identified SB Latch number: 0
[10/29 17:41:46   1483s]   Identified MB Latch number: 0
[10/29 17:41:46   1483s]   Not identified SBFF number: 0
[10/29 17:41:46   1483s]   Not identified MBFF number: 0
[10/29 17:41:46   1483s]   Not identified SB Latch number: 0
[10/29 17:41:46   1483s]   Not identified MB Latch number: 0
[10/29 17:41:46   1483s]   Number of sequential cells which are not FFs: 23
[10/29 17:41:46   1483s]  Visiting view : ss_100C_1v60.setup_view
[10/29 17:41:46   1483s]    : PowerDomain = none : Weighted F : unweighted  = 66.90 (1.000) with rcCorner = 0
[10/29 17:41:46   1483s]    : PowerDomain = none : Weighted F : unweighted  = 52.70 (1.000) with rcCorner = -1
[10/29 17:41:46   1483s]  Visiting view : ff_n40C_1v95.hold_view
[10/29 17:41:46   1483s]    : PowerDomain = none : Weighted F : unweighted  = 28.70 (1.000) with rcCorner = 1
[10/29 17:41:46   1483s]    : PowerDomain = none : Weighted F : unweighted  = 22.30 (1.000) with rcCorner = -1
[10/29 17:41:46   1483s]  Setting StdDelay to 66.90
[10/29 17:41:46   1483s] Creating Cell Server, finished. 
[10/29 17:41:46   1483s] 
[10/29 17:41:46   1483s] Deleting Cell Server ...
[10/29 17:41:46   1483s] 
[10/29 17:41:46   1483s] Creating Lib Analyzer ...
[10/29 17:41:46   1483s] Creating Cell Server ...(0, 0, 0, 0)
[10/29 17:41:46   1483s] Summary for sequential cells identification: 
[10/29 17:41:46   1483s]   Identified SBFF number: 45
[10/29 17:41:46   1483s]   Identified MBFF number: 0
[10/29 17:41:46   1483s]   Identified SB Latch number: 0
[10/29 17:41:46   1483s]   Identified MB Latch number: 0
[10/29 17:41:46   1483s]   Not identified SBFF number: 0
[10/29 17:41:46   1483s]   Not identified MBFF number: 0
[10/29 17:41:46   1483s]   Not identified SB Latch number: 0
[10/29 17:41:46   1483s]   Not identified MB Latch number: 0
[10/29 17:41:46   1483s]   Number of sequential cells which are not FFs: 23
[10/29 17:41:46   1483s]  Visiting view : ss_100C_1v60.setup_view
[10/29 17:41:46   1483s]    : PowerDomain = none : Weighted F : unweighted  = 66.90 (1.000) with rcCorner = 0
[10/29 17:41:46   1483s]    : PowerDomain = none : Weighted F : unweighted  = 52.70 (1.000) with rcCorner = -1
[10/29 17:41:46   1483s]  Visiting view : ff_n40C_1v95.hold_view
[10/29 17:41:46   1483s]    : PowerDomain = none : Weighted F : unweighted  = 28.70 (1.000) with rcCorner = 1
[10/29 17:41:46   1483s]    : PowerDomain = none : Weighted F : unweighted  = 22.30 (1.000) with rcCorner = -1
[10/29 17:41:46   1483s]  Setting StdDelay to 66.90
[10/29 17:41:46   1483s] Creating Cell Server, finished. 
[10/29 17:41:46   1483s] 
[10/29 17:41:46   1483s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[10/29 17:41:46   1483s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/29 17:41:46   1483s] Total number of usable buffers from Lib Analyzer: 13 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__dlymetal6s2s_1 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[10/29 17:41:46   1483s] Total number of usable inverters from Lib Analyzer: 16 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinvlp_2 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__clkinvlp_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__inv_16 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[10/29 17:41:46   1483s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[10/29 17:41:46   1483s] 
[10/29 17:41:50   1487s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:24:48 mem=3509.0M
[10/29 17:41:50   1487s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:24:48 mem=3509.0M
[10/29 17:41:50   1487s] Creating Lib Analyzer, finished. 
[10/29 17:41:50   1488s] **opt_design ... cpu = 0:03:43, real = 0:03:31, mem = 2650.1M, totSessionCpu=0:24:48 **
[10/29 17:41:50   1488s] gigaOpt Hold fixing search radius: 108.800000 Microns (40 stdCellHgt)
[10/29 17:41:50   1488s] gigaOpt Hold fixing search radius on new term: 13.600000 Microns (5 stdCellHgt)
[10/29 17:41:50   1488s] gigaOpt Hold fixing search radius: 108.800000 Microns (40 stdCellHgt)
[10/29 17:41:50   1488s] gigaOpt Hold fixing search radius on new term: 13.600000 Microns (5 stdCellHgt)
[10/29 17:41:50   1488s] *info: Run opt_design holdfix with 4 threads.
[10/29 17:41:50   1488s] Info: 4 clock nets excluded from IPO operation.
[10/29 17:41:50   1488s] --------------------------------------------------- 
[10/29 17:41:50   1488s]    Hold Timing Summary  - Initial 
[10/29 17:41:50   1488s] --------------------------------------------------- 
[10/29 17:41:50   1488s]  Target slack:       0.1000 ns
[10/29 17:41:50   1488s]  View: ff_n40C_1v95.hold_view 
[10/29 17:41:50   1488s]    WNS:      -0.0886  >>>  WNS:      -0.1886 with TargetSlack
[10/29 17:41:50   1488s]    TNS:      -0.6658  >>>  TNS:      -2.4413 with TargetSlack
[10/29 17:41:50   1488s]    VP :           14  >>>  VP:           20  with TargetSlack
[10/29 17:41:50   1488s]    Worst hold path end point: delay_step4/q_reg[3]/D
[10/29 17:41:50   1488s] --------------------------------------------------- 
[10/29 17:41:50   1488s] PhyDesignGrid: maxLocalDensity 0.98
[10/29 17:41:50   1488s] Info: Do not create the CCOpt slew target map as it already exists.
[10/29 17:41:50   1488s] ### Creating PhyDesignMc. totSessionCpu=0:24:48 mem=3503.8M
[10/29 17:41:50   1488s] OPERPROF: Starting DPlace-Init at level 1, MEM:3503.8M
[10/29 17:41:50   1488s] #spOpts: N=130 mergeVia=F cut2cut 
[10/29 17:41:52   1489s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:3503.8M
[10/29 17:41:52   1489s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:3503.8M
[10/29 17:41:52   1489s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:3503.8M
[10/29 17:41:52   1489s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:3503.8M
[10/29 17:41:52   1490s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:3503.8M
[10/29 17:41:52   1490s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:3503.8M
[10/29 17:41:52   1490s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:3503.8M
[10/29 17:41:52   1490s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.009, REAL:0.009, MEM:3503.8M
[10/29 17:41:52   1490s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:3503.8M
[10/29 17:41:52   1490s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.035, REAL:0.035, MEM:3503.8M
[10/29 17:41:52   1490s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:3503.8M
[10/29 17:41:53   1491s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:1.086, REAL:1.096, MEM:3503.8M
[10/29 17:41:54   1491s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:2.075, REAL:2.093, MEM:3503.8M
[10/29 17:41:54   1491s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:2.075, REAL:2.093, MEM:3503.8M
[10/29 17:41:54   1491s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3503.8M
[10/29 17:41:54   1491s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3503.8M
[10/29 17:41:54   1492s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:3503.8M
[10/29 17:41:54   1492s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:3503.8M
[10/29 17:41:54   1492s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:3503.8M
[10/29 17:41:54   1492s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:3503.8M
[10/29 17:41:54   1492s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.163, REAL:0.164, MEM:3503.8M
[10/29 17:41:54   1492s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.188, REAL:0.190, MEM:3503.8M
[10/29 17:41:55   1492s] [CPU] DPlace-Init (cpu=0:00:04.3, real=0:00:05.0, mem=3503.8MB).
[10/29 17:41:55   1492s] OPERPROF: Finished DPlace-Init at level 1, CPU:4.360, REAL:4.398, MEM:3503.8M
[10/29 17:42:00   1498s] ### Creating PhyDesignMc, finished. totSessionCpu=0:24:58 mem=3579.8M
[10/29 17:42:00   1498s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3579.8M
[10/29 17:42:00   1498s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.031, REAL:0.031, MEM:3579.8M
[10/29 17:42:04   1502s] Optimizer Target Slack 0.100 StdDelay is 0.067  
[10/29 17:42:04   1502s] 
[10/29 17:42:04   1502s] *** Starting Core Fixing (fixHold) cpu=0:00:29.5 real=0:00:30.0 totSessionCpu=0:25:02 mem=3579.8M density=99.998% ***
[10/29 17:42:05   1506s] ** Profile ** Start :  cpu=0:00:00.0, mem=3710.8M
[10/29 17:42:06   1506s] ** Profile ** Other data :  cpu=0:00:00.2, mem=3710.8M
[10/29 17:42:06   1506s] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=3782.3M

------------------------------------------------------------
     Phase Initial Timing Summary                             
------------------------------------------------------------

Setup views included:
 ss_100C_1v60.setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.191  |  0.239  |  0.191  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   20    |   16    |   20    |
+--------------------+---------+---------+---------+

Density: 0.011%
       (99.998% with Fillers)
------------------------------------------------------------
[10/29 17:42:06   1506s] *info: Hold Batch Commit is enabled
[10/29 17:42:06   1506s] *info: Levelized Batch Commit is enabled
[10/29 17:42:06   1506s] 
[10/29 17:42:06   1506s] Phase I ......
[10/29 17:42:06   1506s] Executing transform: ECO Safe Resize
[10/29 17:42:06   1506s] Worst hold path end point:
[10/29 17:42:06   1506s]   delay_step4/q_reg[3]/D
[10/29 17:42:06   1506s]     net: delay_step4/FE_PHN26_n_3 (nrTerm=2)
[10/29 17:42:06   1506s] **Info: Stopping hold fixing due to density exceeding max design density 95.000%
[10/29 17:42:06   1506s] ===========================================================================================
[10/29 17:42:06   1506s]   Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
[10/29 17:42:06   1506s] ------------------------------------------------------------------------------------------
[10/29 17:42:06   1506s]  Hold WNS :      -0.0886  >>>  WNS :      -0.1886 with TargetSlack 0.1000
[10/29 17:42:06   1506s]       TNS :      -0.6658  >>>  TNS :      -2.4413
[10/29 17:42:06   1506s]       #VP :           14  >>>  #VP :           20
[10/29 17:42:06   1506s]   Density :      99.998%
[10/29 17:42:06   1506s] ------------------------------------------------------------------------------------------
[10/29 17:42:06   1506s]  iteration   cpu=0:00:00.0 real=0:00:00.0
[10/29 17:42:06   1506s] 
[10/29 17:42:06   1506s]  accumulated cpu=0:00:34.2 real=0:00:32.0 totSessionCpu=0:25:07 mem=3782.3M
[10/29 17:42:06   1506s] ===========================================================================================
[10/29 17:42:06   1506s] 
[10/29 17:42:06   1506s] Capturing REF for hold ...
[10/29 17:42:06   1506s]    Hold Timing Snapshot: (REF)
[10/29 17:42:06   1506s]              All PG WNS: -0.089
[10/29 17:42:06   1506s]              All PG TNS: -0.666
[10/29 17:42:06   1506s] Executing transform: AddBuffer + LegalResize
[10/29 17:42:06   1506s] Worst hold path end point:
[10/29 17:42:06   1506s]   delay_step4/q_reg[3]/D
[10/29 17:42:06   1506s]     net: delay_step4/FE_PHN26_n_3 (nrTerm=2)
[10/29 17:42:06   1506s] **Info: Stopping hold fixing due to density exceeding max design density 95.000%
[10/29 17:42:06   1506s] ===========================================================================================
[10/29 17:42:06   1506s]   Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
[10/29 17:42:06   1506s] ------------------------------------------------------------------------------------------
[10/29 17:42:06   1506s]  Hold WNS :      -0.0886  >>>  WNS :      -0.1886 with TargetSlack 0.1000
[10/29 17:42:06   1506s]       TNS :      -0.6658  >>>  TNS :      -2.4413
[10/29 17:42:06   1506s]       #VP :           14  >>>  #VP :           20
[10/29 17:42:06   1506s]   Density :      99.998%
[10/29 17:42:06   1506s] ------------------------------------------------------------------------------------------
[10/29 17:42:06   1506s]  iteration   cpu=0:00:00.0 real=0:00:00.0
[10/29 17:42:06   1506s] 
[10/29 17:42:06   1506s] Capturing REF for hold ...
[10/29 17:42:06   1506s]  accumulated cpu=0:00:34.2 real=0:00:32.0 totSessionCpu=0:25:07 mem=3782.3M
[10/29 17:42:06   1506s] ===========================================================================================
[10/29 17:42:06   1506s] 
[10/29 17:42:06   1506s]    Hold Timing Snapshot: (REF)
[10/29 17:42:06   1506s]              All PG WNS: -0.089
[10/29 17:42:06   1506s]              All PG TNS: -0.666
[10/29 17:42:06   1506s] --------------------------------------------------- 
[10/29 17:42:06   1506s]    Hold Timing Summary  - Phase I 
[10/29 17:42:06   1506s] --------------------------------------------------- 
[10/29 17:42:06   1506s]  Target slack:       0.1000 ns
[10/29 17:42:06   1506s]  View: ff_n40C_1v95.hold_view 
[10/29 17:42:06   1506s]    WNS:      -0.0886  >>>  WNS:      -0.1886 with TargetSlack
[10/29 17:42:06   1506s]    TNS:      -0.6658  >>>  TNS:      -2.4413 with TargetSlack
[10/29 17:42:06   1506s]    VP :           14  >>>  VP:           20  with TargetSlack
[10/29 17:42:06   1506s]    Worst hold path end point: delay_step4/q_reg[3]/D
[10/29 17:42:06   1506s] --------------------------------------------------- 
[10/29 17:42:06   1506s] ** Profile ** Start :  cpu=0:00:00.0, mem=3782.3M
[10/29 17:42:06   1507s] ** Profile ** Other data :  cpu=0:00:00.2, mem=3782.3M

[10/29 17:42:06   1507s] ** Profile ** Overall slacks : ------------------------------------------------------------
      Phase I Timing Summary                             
------------------------------------------------------------

Setup views included:
 cpu=0:00:00.0, mem=3804.8M
 ss_100C_1v60.setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.191  |  0.239  |  0.191  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   20    |   16    |   20    |
+--------------------+---------+---------+---------+

Density: 0.011%
       (99.998% with Fillers)
------------------------------------------------------------
[10/29 17:42:06   1507s] 
[10/29 17:42:06   1507s] 
[10/29 17:42:06   1507s] =======================================================================
[10/29 17:42:06   1507s]                 Reasons for remaining hold violations
[10/29 17:42:06   1507s] =======================================================================
[10/29 17:42:06   1507s] *info: Total 103 net(s) have violated hold timing slacks.
[10/29 17:42:06   1507s] 
[10/29 17:42:06   1507s] Buffering failure reasons
[10/29 17:42:06   1507s] ------------------------------------------------
[10/29 17:42:06   1507s] *info:   103 net(s): Could not be fixed because of internal reason: UnknownReason.
[10/29 17:42:06   1507s] 	FE_PHN103_rst
[10/29 17:42:06   1507s] 	FE_PHN32_rst
[10/29 17:42:06   1507s] 	FE_PHN72_In_0
[10/29 17:42:06   1507s] 	FE_PHN87_In_0
[10/29 17:42:06   1507s] 	In[0]
[10/29 17:42:06   1507s] 	In[1]
[10/29 17:42:06   1507s] 	In[2]
[10/29 17:42:06   1507s] 	In[3]
[10/29 17:42:06   1507s] 	delay_chain0[1]
[10/29 17:42:06   1507s] 	delay_chain1[1]
[10/29 17:42:06   1507s] 	delay_chain1[2]
[10/29 17:42:06   1507s] 	delay_chain1[3]
[10/29 17:42:06   1507s] 	delay_chain2[2]
[10/29 17:42:06   1507s] 	delay_chain2[3]
[10/29 17:42:06   1507s] 	delay_chain3[0]
[10/29 17:42:06   1507s] 	delay_chain3[2]
[10/29 17:42:06   1507s] 	delay_chain3[3]
[10/29 17:42:06   1507s] 	delay_step0/FE_PHN101_In_1
[10/29 17:42:06   1507s] 	delay_step0/FE_PHN104_n_3
[10/29 17:42:06   1507s] 	delay_step0/FE_PHN12_n_1
[10/29 17:42:06   1507s] 	delay_step0/FE_PHN15_n_3
[10/29 17:42:06   1507s] 	delay_step0/FE_PHN19_n_2
[10/29 17:42:06   1507s] 	delay_step0/FE_PHN25_n_0
[10/29 17:42:06   1507s] 	delay_step0/FE_PHN33_n_1
[10/29 17:42:06   1507s] 	delay_step0/FE_PHN34_n_0
[10/29 17:42:06   1507s] 	delay_step0/FE_PHN35_n_3
[10/29 17:42:06   1507s] 	delay_step0/FE_PHN52_n_1
[10/29 17:42:06   1507s] 	delay_step0/FE_PHN61_n_0
[10/29 17:42:06   1507s] 	delay_step0/FE_PHN63_n_3
[10/29 17:42:06   1507s] 	delay_step0/FE_PHN70_rst
[10/29 17:42:06   1507s] 	delay_step0/FE_PHN88_In_3
[10/29 17:42:06   1507s] 	delay_step0/n_0
[10/29 17:42:06   1507s] 	delay_step0/n_1
[10/29 17:42:06   1507s] 	delay_step0/n_2
[10/29 17:42:06   1507s] 	delay_step0/n_3
[10/29 17:42:06   1507s] 	delay_step1/FE_PHN106_rst
[10/29 17:42:06   1507s] 	delay_step1/FE_PHN115_n_2
[10/29 17:42:06   1507s] 	delay_step1/FE_PHN16_n_3
[10/29 17:42:06   1507s] 	delay_step1/FE_PHN17_n_2
[10/29 17:42:06   1507s] 	delay_step1/FE_PHN24_n_0
[10/29 17:42:06   1507s] 	delay_step1/FE_PHN30_n_1
[10/29 17:42:06   1507s] 	delay_step1/FE_PHN39_n_2
[10/29 17:42:06   1507s] 	delay_step1/FE_PHN49_n_1
[10/29 17:42:06   1507s] 	delay_step1/FE_PHN50_n_0
[10/29 17:42:06   1507s] 	delay_step1/FE_PHN51_n_3
[10/29 17:42:06   1507s] 	delay_step1/FE_PHN71_n_3
[10/29 17:42:06   1507s] 	delay_step1/n_0
[10/29 17:42:06   1507s] 	delay_step1/n_1
[10/29 17:42:06   1507s] 	delay_step1/n_3
[10/29 17:42:06   1507s] 	delay_step2/FE_PHN112_n_1
[10/29 17:42:06   1507s] 	delay_step2/FE_PHN14_n_2
[10/29 17:42:06   1507s] 	delay_step2/FE_PHN18_n_1
[10/29 17:42:06   1507s] 	delay_step2/FE_PHN22_n_0
[10/29 17:42:06   1507s] 	delay_step2/FE_PHN29_n_3
[10/29 17:42:06   1507s] 	delay_step2/FE_PHN37_n_1
[10/29 17:42:06   1507s] 	delay_step2/FE_PHN38_n_2
[10/29 17:42:06   1507s] 	delay_step2/FE_PHN46_n_0
[10/29 17:42:06   1507s] 	delay_step2/FE_PHN47_n_3
[10/29 17:42:06   1507s] 	delay_step2/FE_PHN53_delay_chain1_2
[10/29 17:42:06   1507s] 	delay_step2/FE_PHN57_delay_chain1_3
[10/29 17:42:06   1507s] 	delay_step2/FE_PHN76_delay_chain1_3
[10/29 17:42:06   1507s] 	delay_step2/FE_PHN78_delay_chain1_2
[10/29 17:42:06   1507s] 	delay_step2/FE_PHN81_delay_chain1_1
[10/29 17:42:06   1507s] 	delay_step2/n_0
[10/29 17:42:06   1507s] 	delay_step2/n_2
[10/29 17:42:06   1507s] 	delay_step2/n_3
[10/29 17:42:06   1507s] 	delay_step3/FE_PHN107_rst
[10/29 17:42:06   1507s] 	delay_step3/FE_PHN20_n_2
[10/29 17:42:06   1507s] 	delay_step3/FE_PHN23_n_0
[10/29 17:42:06   1507s] 	delay_step3/FE_PHN27_n_3
[10/29 17:42:06   1507s] 	delay_step3/FE_PHN31_n_1
[10/29 17:42:06   1507s] 	delay_step3/FE_PHN40_n_3
[10/29 17:42:06   1507s] 	delay_step3/FE_PHN41_n_0
[10/29 17:42:06   1507s] 	delay_step3/FE_PHN44_n_1
[10/29 17:42:06   1507s] 	delay_step3/FE_PHN45_n_2
[10/29 17:42:06   1507s] 	delay_step3/FE_PHN54_delay_chain2_2
[10/29 17:42:06   1507s] 	delay_step3/FE_PHN56_delay_chain2_3
[10/29 17:42:06   1507s] 	delay_step3/FE_PHN74_delay_chain2_2
[10/29 17:42:06   1507s] 	delay_step3/FE_PHN93_n_1
[10/29 17:42:06   1507s] 	delay_step3/FE_PHN96_n_2
[10/29 17:42:06   1507s] 	delay_step3/n_0
[10/29 17:42:06   1507s] 	delay_step3/n_1
[10/29 17:42:06   1507s] 	delay_step3/n_2
[10/29 17:42:06   1507s] 	delay_step3/n_3
[10/29 17:42:06   1507s] 	delay_step4/FE_PHN13_n_1
[10/29 17:42:06   1507s] 	delay_step4/FE_PHN21_n_2
[10/29 17:42:06   1507s] 	delay_step4/FE_PHN26_n_3
[10/29 17:42:06   1507s] 	delay_step4/FE_PHN28_n_0
[10/29 17:42:06   1507s] 	delay_step4/FE_PHN42_n_3
[10/29 17:42:06   1507s] 	delay_step4/FE_PHN43_n_2
[10/29 17:42:06   1507s] 	delay_step4/FE_PHN48_n_0
[10/29 17:42:06   1507s] 	delay_step4/FE_PHN55_delay_chain3_0
[10/29 17:42:06   1507s] 	delay_step4/FE_PHN59_delay_chain3_3
[10/29 17:42:06   1507s] 	delay_step4/FE_PHN60_delay_chain3_2
[10/29 17:42:06   1507s] 	delay_step4/FE_PHN75_delay_chain3_0
[10/29 17:42:06   1507s] 	delay_step4/FE_PHN79_delay_chain3_3
[10/29 17:42:06   1507s] 	delay_step4/FE_PHN80_delay_chain3_2
[10/29 17:42:06   1507s] 	delay_step4/FE_PHN99_n_1
[10/29 17:42:06   1507s] 	delay_step4/n_0
[10/29 17:42:06   1507s] 	delay_step4/n_1
[10/29 17:42:06   1507s] 	delay_step4/n_2
[10/29 17:42:06   1507s] 	delay_step4/n_3
[10/29 17:42:06   1507s] 	rst
[10/29 17:42:06   1507s] 
[10/29 17:42:06   1507s] *info:   103 net(s): Could not be fixed because of internal reason: UnknownReason.
[10/29 17:42:06   1507s] 	FE_PHN103_rst
[10/29 17:42:06   1507s] 	FE_PHN32_rst
[10/29 17:42:06   1507s] 	FE_PHN72_In_0
[10/29 17:42:06   1507s] 	FE_PHN87_In_0
[10/29 17:42:06   1507s] 	In[0]
[10/29 17:42:06   1507s] 	In[1]
[10/29 17:42:06   1507s] 	In[2]
[10/29 17:42:06   1507s] 	In[3]
[10/29 17:42:06   1507s] 	delay_chain0[1]
[10/29 17:42:06   1507s] 	delay_chain1[1]
[10/29 17:42:06   1507s] 	delay_chain1[2]
[10/29 17:42:06   1507s] 	delay_chain1[3]
[10/29 17:42:06   1507s] 	delay_chain2[2]
[10/29 17:42:06   1507s] 	delay_chain2[3]
[10/29 17:42:06   1507s] 	delay_chain3[0]
[10/29 17:42:06   1507s] 	delay_chain3[2]
[10/29 17:42:06   1507s] 	delay_chain3[3]
[10/29 17:42:06   1507s] 	delay_step0/FE_PHN101_In_1
[10/29 17:42:06   1507s] 	delay_step0/FE_PHN104_n_3
[10/29 17:42:06   1507s] 	delay_step0/FE_PHN12_n_1
[10/29 17:42:06   1507s] 	delay_step0/FE_PHN15_n_3
[10/29 17:42:06   1507s] 	delay_step0/FE_PHN19_n_2
[10/29 17:42:06   1507s] 	delay_step0/FE_PHN25_n_0
[10/29 17:42:06   1507s] 	delay_step0/FE_PHN33_n_1
[10/29 17:42:06   1507s] 	delay_step0/FE_PHN34_n_0
[10/29 17:42:06   1507s] 	delay_step0/FE_PHN35_n_3
[10/29 17:42:06   1507s] 	delay_step0/FE_PHN52_n_1
[10/29 17:42:06   1507s] 	delay_step0/FE_PHN61_n_0
[10/29 17:42:06   1507s] 	delay_step0/FE_PHN63_n_3
[10/29 17:42:06   1507s] 	delay_step0/FE_PHN70_rst
[10/29 17:42:06   1507s] 	delay_step0/FE_PHN88_In_3
[10/29 17:42:06   1507s] 	delay_step0/n_0
[10/29 17:42:06   1507s] 	delay_step0/n_1
[10/29 17:42:06   1507s] 	delay_step0/n_2
[10/29 17:42:06   1507s] 	delay_step0/n_3
[10/29 17:42:06   1507s] 	delay_step1/FE_PHN106_rst
[10/29 17:42:06   1507s] 	delay_step1/FE_PHN115_n_2
[10/29 17:42:06   1507s] 	delay_step1/FE_PHN16_n_3
[10/29 17:42:06   1507s] 	delay_step1/FE_PHN17_n_2
[10/29 17:42:06   1507s] 	delay_step1/FE_PHN24_n_0
[10/29 17:42:06   1507s] 	delay_step1/FE_PHN30_n_1
[10/29 17:42:06   1507s] 	delay_step1/FE_PHN39_n_2
[10/29 17:42:06   1507s] 	delay_step1/FE_PHN49_n_1
[10/29 17:42:06   1507s] 	delay_step1/FE_PHN50_n_0
[10/29 17:42:06   1507s] 	delay_step1/FE_PHN51_n_3
[10/29 17:42:06   1507s] 	delay_step1/FE_PHN71_n_3
[10/29 17:42:06   1507s] 	delay_step1/n_0
[10/29 17:42:06   1507s] 	delay_step1/n_1
[10/29 17:42:06   1507s] 	delay_step1/n_3
[10/29 17:42:06   1507s] 	delay_step2/FE_PHN112_n_1
[10/29 17:42:06   1507s] 	delay_step2/FE_PHN14_n_2
[10/29 17:42:06   1507s] 	delay_step2/FE_PHN18_n_1
[10/29 17:42:06   1507s] 	delay_step2/FE_PHN22_n_0
[10/29 17:42:06   1507s] 	delay_step2/FE_PHN29_n_3
[10/29 17:42:06   1507s] 	delay_step2/FE_PHN37_n_1
[10/29 17:42:06   1507s] 	delay_step2/FE_PHN38_n_2
[10/29 17:42:06   1507s] 	delay_step2/FE_PHN46_n_0
[10/29 17:42:06   1507s] 	delay_step2/FE_PHN47_n_3
[10/29 17:42:06   1507s] 	delay_step2/FE_PHN53_delay_chain1_2
[10/29 17:42:06   1507s] 	delay_step2/FE_PHN57_delay_chain1_3
[10/29 17:42:06   1507s] 	delay_step2/FE_PHN76_delay_chain1_3
[10/29 17:42:06   1507s] 	delay_step2/FE_PHN78_delay_chain1_2
[10/29 17:42:06   1507s] 	delay_step2/FE_PHN81_delay_chain1_1
[10/29 17:42:06   1507s] 	delay_step2/n_0
[10/29 17:42:06   1507s] 	delay_step2/n_2
[10/29 17:42:06   1507s] 	delay_step2/n_3
[10/29 17:42:06   1507s] 	delay_step3/FE_PHN107_rst
[10/29 17:42:06   1507s] 	delay_step3/FE_PHN20_n_2
[10/29 17:42:06   1507s] 	delay_step3/FE_PHN23_n_0
[10/29 17:42:06   1507s] 	delay_step3/FE_PHN27_n_3
[10/29 17:42:06   1507s] 	delay_step3/FE_PHN31_n_1
[10/29 17:42:06   1507s] 	delay_step3/FE_PHN40_n_3
[10/29 17:42:06   1507s] 	delay_step3/FE_PHN41_n_0
[10/29 17:42:06   1507s] 	delay_step3/FE_PHN44_n_1
[10/29 17:42:06   1507s] 	delay_step3/FE_PHN45_n_2
[10/29 17:42:06   1507s] 	delay_step3/FE_PHN54_delay_chain2_2
[10/29 17:42:06   1507s] 	delay_step3/FE_PHN56_delay_chain2_3
[10/29 17:42:06   1507s] 	delay_step3/FE_PHN74_delay_chain2_2
[10/29 17:42:06   1507s] 	delay_step3/FE_PHN93_n_1
[10/29 17:42:06   1507s] 	delay_step3/FE_PHN96_n_2
[10/29 17:42:06   1507s] 	delay_step3/n_0
[10/29 17:42:06   1507s] 	delay_step3/n_1
[10/29 17:42:06   1507s] 	delay_step3/n_2
[10/29 17:42:06   1507s] 	delay_step3/n_3
[10/29 17:42:06   1507s] 	delay_step4/FE_PHN13_n_1
[10/29 17:42:06   1507s] 	delay_step4/FE_PHN21_n_2
[10/29 17:42:06   1507s] 	delay_step4/FE_PHN26_n_3
[10/29 17:42:06   1507s] 	delay_step4/FE_PHN28_n_0
[10/29 17:42:06   1507s] 	delay_step4/FE_PHN42_n_3
[10/29 17:42:06   1507s] 	delay_step4/FE_PHN43_n_2
[10/29 17:42:06   1507s] 	delay_step4/FE_PHN48_n_0
[10/29 17:42:06   1507s] 	delay_step4/FE_PHN55_delay_chain3_0
[10/29 17:42:06   1507s] 	delay_step4/FE_PHN59_delay_chain3_3
[10/29 17:42:06   1507s] 	delay_step4/FE_PHN60_delay_chain3_2
[10/29 17:42:06   1507s] 	delay_step4/FE_PHN75_delay_chain3_0
[10/29 17:42:06   1507s] 	delay_step4/FE_PHN79_delay_chain3_3
[10/29 17:42:06   1507s] 	delay_step4/FE_PHN80_delay_chain3_2
[10/29 17:42:06   1507s] 	delay_step4/FE_PHN99_n_1
[10/29 17:42:06   1507s] 	delay_step4/n_0
[10/29 17:42:06   1507s] 	delay_step4/n_1
[10/29 17:42:06   1507s] 	delay_step4/n_2
[10/29 17:42:06   1507s] 	delay_step4/n_3
[10/29 17:42:06   1507s] 	rst
[10/29 17:42:06   1507s] 
[10/29 17:42:06   1507s] 
[10/29 17:42:06   1507s] Resizing failure reasons
[10/29 17:42:06   1507s] ------------------------------------------------
[10/29 17:42:06   1507s] 
[10/29 17:42:06   1507s] *info: net names were printed out to logv file
[10/29 17:42:06   1507s] 
[10/29 17:42:06   1507s] 
[10/29 17:42:06   1507s] *** Finished Core Fixing (fixHold) cpu=0:00:34.6 real=0:00:32.0 totSessionCpu=0:25:07 mem=3804.8M density=99.998% ***
[10/29 17:42:06   1507s] 
[10/29 17:42:06   1507s] 
[10/29 17:42:06   1507s] *** Finish Post Route Hold Fixing (cpu=0:00:34.6 real=0:00:32.0 totSessionCpu=0:25:07 mem=3804.8M density=99.998%) ***
[10/29 17:42:06   1507s] **INFO: total 119 insts, 0 nets marked don't touch
[10/29 17:42:06   1507s] **INFO: total 119 insts, 0 nets marked don't touch DB property
[10/29 17:42:06   1507s] **INFO: total 119 insts, 0 nets unmarked don't touch
[10/29 17:42:06   1507s] 
[10/29 17:42:06   1507s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:3693.1M
[10/29 17:42:06   1507s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.030, REAL:0.031, MEM:3693.1M
[10/29 17:42:06   1507s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:3693.1M
[10/29 17:42:06   1507s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:3693.1M
[10/29 17:42:06   1507s] Deleting Cell Server ...
[10/29 17:42:06   1507s] Deleting Lib Analyzer.
[10/29 17:42:06   1507s] Creating Cell Server ...(0, 0, 0, 0)
[10/29 17:42:06   1507s] Summary for sequential cells identification: 
[10/29 17:42:06   1507s]   Identified SBFF number: 45
[10/29 17:42:06   1507s]   Identified MBFF number: 0
[10/29 17:42:06   1507s]   Identified SB Latch number: 0
[10/29 17:42:06   1507s]   Identified MB Latch number: 0
[10/29 17:42:06   1507s]   Not identified SBFF number: 0
[10/29 17:42:06   1507s]   Not identified MBFF number: 0
[10/29 17:42:06   1507s]   Not identified SB Latch number: 0
[10/29 17:42:06   1507s]   Not identified MB Latch number: 0
[10/29 17:42:06   1507s]   Number of sequential cells which are not FFs: 23
[10/29 17:42:06   1507s]  Visiting view : ss_100C_1v60.setup_view
[10/29 17:42:06   1507s]    : PowerDomain = none : Weighted F : unweighted  = 66.90 (1.000) with rcCorner = 0
[10/29 17:42:06   1507s]    : PowerDomain = none : Weighted F : unweighted  = 52.70 (1.000) with rcCorner = -1
[10/29 17:42:06   1507s]  Visiting view : ff_n40C_1v95.hold_view
[10/29 17:42:06   1507s]    : PowerDomain = none : Weighted F : unweighted  = 28.70 (1.000) with rcCorner = 1
[10/29 17:42:06   1507s]    : PowerDomain = none : Weighted F : unweighted  = 22.30 (1.000) with rcCorner = -1
[10/29 17:42:06   1507s]  Setting StdDelay to 66.90
[10/29 17:42:06   1507s] Creating Cell Server, finished. 
[10/29 17:42:06   1507s] 
[10/29 17:42:06   1507s] Deleting Cell Server ...
[10/29 17:43:12   1572s] [hotspot] +------------+---------------+---------------+
[10/29 17:43:12   1572s] [hotspot] |            |   max hotspot | total hotspot |
[10/29 17:43:12   1572s] [hotspot] +------------+---------------+---------------+
[10/29 17:43:12   1572s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[10/29 17:43:12   1572s] [hotspot] | normalized |          0.00 |          0.00 |
[10/29 17:43:12   1572s] [hotspot] +------------+---------------+---------------+
[10/29 17:43:12   1572s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/29 17:43:13   1573s] OPERPROF: Starting PlacementCheckFixedInst at level 1, MEM:3527.6M
[10/29 17:43:13   1573s] OPERPROF: Finished PlacementCheckFixedInst at level 1, CPU:0.098, REAL:0.099, MEM:3527.6M
[10/29 17:43:13   1573s] OPERPROF: Starting SiteArrayInit at level 1, MEM:3527.6M
[10/29 17:43:13   1573s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:3527.6M
[10/29 17:43:13   1573s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:3527.6M
[10/29 17:43:13   1573s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:3527.6M
[10/29 17:43:14   1574s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:3527.6M
[10/29 17:43:14   1574s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:3527.6M
[10/29 17:43:14   1574s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:3527.6M
[10/29 17:43:14   1574s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.009, REAL:0.010, MEM:3527.6M
[10/29 17:43:14   1574s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:3527.6M
[10/29 17:43:14   1574s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.035, REAL:0.036, MEM:3527.6M
[10/29 17:43:14   1574s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:3527.6M
[10/29 17:43:14   1574s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.000, MEM:3527.6M
[10/29 17:43:14   1574s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:1.027, REAL:1.036, MEM:3527.6M
[10/29 17:43:14   1574s] OPERPROF: Finished SiteArrayInit at level 1, CPU:1.027, REAL:1.036, MEM:3527.6M
[10/29 17:43:14   1574s] OPERPROF: Starting PlacementInitFence at level 1, MEM:3527.6M
[10/29 17:43:14   1574s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:3527.6M
[10/29 17:43:14   1574s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:3527.6M
[10/29 17:43:14   1574s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:3527.6M
[10/29 17:43:14   1574s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.158, REAL:0.159, MEM:3527.6M
[10/29 17:43:14   1574s] OPERPROF: Finished PlacementInitFence at level 1, CPU:0.183, REAL:0.184, MEM:3527.6M
[10/29 17:43:14   1574s] 
[10/29 17:43:16   1576s] OPERPROF: Starting CheckPlaceCleanup at level 1, MEM:3527.6M
[10/29 17:43:16   1576s] OPERPROF:   Starting PlacementCleanupFence at level 2, MEM:3527.6M
[10/29 17:43:16   1576s] OPERPROF:   Finished PlacementCleanupFence at level 2, CPU:0.024, REAL:0.024, MEM:3527.6M
[10/29 17:43:16   1576s] OPERPROF:   Starting spFreeFakeNetlist at level 2, MEM:3527.6M
[10/29 17:43:16   1576s] OPERPROF:   Finished spFreeFakeNetlist at level 2, CPU:0.000, REAL:0.000, MEM:3527.6M
[10/29 17:43:16   1576s] OPERPROF: Finished CheckPlaceCleanup at level 1, CPU:0.280, REAL:0.282, MEM:3527.6M
[10/29 17:43:16   1576s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:43:16   1576s] UM:                                       0.000 ns          0.191 ns  postroute.hold
[10/29 17:43:16   1576s] Running postRoute recovery in preEcoRoute mode
[10/29 17:43:16   1576s] **opt_design ... cpu = 0:05:11, real = 0:04:57, mem = 2567.6M, totSessionCpu=0:26:17 **
[10/29 17:43:16   1577s]   DRV Snapshot: (TGT)
[10/29 17:43:16   1577s]          Tran DRV: 0
[10/29 17:43:16   1577s]           Cap DRV: 0
[10/29 17:43:16   1577s]        Fanout DRV: 0
[10/29 17:43:16   1577s]            Glitch: 0
[10/29 17:43:16   1577s] 
[10/29 17:43:16   1577s] Creating Lib Analyzer ...
[10/29 17:43:16   1577s] Creating Cell Server ...(0, 0, 0, 0)
[10/29 17:43:16   1577s] Summary for sequential cells identification: 
[10/29 17:43:16   1577s]   Identified SBFF number: 45
[10/29 17:43:16   1577s]   Identified MBFF number: 0
[10/29 17:43:16   1577s]   Identified SB Latch number: 0
[10/29 17:43:16   1577s]   Identified MB Latch number: 0
[10/29 17:43:16   1577s]   Not identified SBFF number: 0
[10/29 17:43:16   1577s]   Not identified MBFF number: 0
[10/29 17:43:16   1577s]   Not identified SB Latch number: 0
[10/29 17:43:16   1577s]   Not identified MB Latch number: 0
[10/29 17:43:16   1577s]   Number of sequential cells which are not FFs: 23
[10/29 17:43:16   1577s]  Visiting view : ss_100C_1v60.setup_view
[10/29 17:43:16   1577s]    : PowerDomain = none : Weighted F : unweighted  = 66.90 (1.000) with rcCorner = 0
[10/29 17:43:16   1577s]    : PowerDomain = none : Weighted F : unweighted  = 52.70 (1.000) with rcCorner = -1
[10/29 17:43:16   1577s]  Visiting view : ff_n40C_1v95.hold_view
[10/29 17:43:16   1577s]    : PowerDomain = none : Weighted F : unweighted  = 28.70 (1.000) with rcCorner = 1
[10/29 17:43:16   1577s]    : PowerDomain = none : Weighted F : unweighted  = 22.30 (1.000) with rcCorner = -1
[10/29 17:43:16   1577s]  Setting StdDelay to 66.90
[10/29 17:43:16   1577s] Creating Cell Server, finished. 
[10/29 17:43:16   1577s] 
[10/29 17:43:16   1577s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[10/29 17:43:16   1577s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/29 17:43:16   1577s] Total number of usable buffers from Lib Analyzer: 12 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[10/29 17:43:16   1577s] Total number of usable inverters from Lib Analyzer: 13 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[10/29 17:43:16   1577s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[10/29 17:43:16   1577s] 
[10/29 17:43:20   1581s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:26:21 mem=3422.7M
[10/29 17:43:20   1581s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:26:21 mem=3422.7M
[10/29 17:43:20   1581s] Creating Lib Analyzer, finished. 
[10/29 17:43:20   1581s] 
[10/29 17:43:20   1581s] Checking DRV degradation...
[10/29 17:43:20   1581s] Recovery Manager:
[10/29 17:43:20   1581s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[10/29 17:43:20   1581s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[10/29 17:43:20   1581s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[10/29 17:43:20   1581s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[10/29 17:43:20   1581s] 
[10/29 17:43:20   1581s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[10/29 17:43:20   1581s] *** Finish postRoute recovery in preEcoRoute mode (cpu=0:00:04, real=0:00:04, mem=3422.67M, totSessionCpu=0:26:21).
[10/29 17:43:20   1581s] **opt_design ... cpu = 0:05:16, real = 0:05:01, mem = 2572.7M, totSessionCpu=0:26:21 **
[10/29 17:43:20   1581s] 
[10/29 17:43:21   1581s]   Timing/DRV Snapshot: (REF)
[10/29 17:43:21   1581s]      Weighted WNS: 0.000
[10/29 17:43:21   1581s]       All  PG WNS: 0.000
[10/29 17:43:21   1581s]       High PG WNS: 0.000
[10/29 17:43:21   1581s]       All  PG TNS: 0.000
[10/29 17:43:21   1581s]       High PG TNS: 0.000
[10/29 17:43:21   1581s]          Tran DRV: 0
[10/29 17:43:21   1581s]           Cap DRV: 0
[10/29 17:43:21   1581s]        Fanout DRV: 0
[10/29 17:43:21   1581s]            Glitch: 0
[10/29 17:43:21   1581s]    Category Slack: { [L, 0.091] [H, 0.139] }
[10/29 17:43:21   1581s] 
[10/29 17:43:21   1581s] ### Creating LA Mngr. totSessionCpu=0:26:22 mem=3422.7M
[10/29 17:43:21   1581s] ### Creating LA Mngr, finished. totSessionCpu=0:26:22 mem=3422.7M
[10/29 17:43:23   1583s] Default Rule : ""
[10/29 17:43:23   1583s] Non Default Rules :
[10/29 17:43:23   1583s] Worst Slack : 0.139 ns
[10/29 17:43:23   1583s] Total 0 nets layer assigned (1.9).
[10/29 17:43:23   1583s] GigaOpt: setting up router preferences
[10/29 17:43:23   1583s]         design wns: 0.1390
[10/29 17:43:23   1583s]         slack threshold: 6.8290
[10/29 17:43:23   1583s] GigaOpt: 0 nets assigned router directives
[10/29 17:43:23   1583s] 
[10/29 17:43:23   1583s] Start Assign Priority Nets ...
[10/29 17:43:23   1583s] TargetSlk(0.300ns) MaxAssign(3%) minLen(50um)
[10/29 17:43:23   1583s] Existing Priority Nets 0 (0.0%)
[10/29 17:43:23   1583s] Total Assign Priority Nets 2 (1.1%)
[10/29 17:43:23   1583s] ### Creating LA Mngr. totSessionCpu=0:26:23 mem=3422.7M
[10/29 17:43:23   1583s] ### Creating LA Mngr, finished. totSessionCpu=0:26:23 mem=3422.7M
[10/29 17:43:25   1585s] Default Rule : ""
[10/29 17:43:25   1585s] Non Default Rules :
[10/29 17:43:25   1585s] Worst Slack : 0.091 ns
[10/29 17:43:25   1585s] Total 0 nets layer assigned (2.3).
[10/29 17:43:25   1585s] GigaOpt: setting up router preferences
[10/29 17:43:25   1585s]         design wns: 0.0910
[10/29 17:43:25   1585s]         slack threshold: 6.7810
[10/29 17:43:25   1585s] GigaOpt: 1 nets assigned router directives
[10/29 17:43:25   1585s] 
[10/29 17:43:25   1585s] Start Assign Priority Nets ...
[10/29 17:43:25   1585s] TargetSlk(0.300ns) MaxAssign(3%) minLen(50um)
[10/29 17:43:25   1585s] Existing Priority Nets 0 (0.0%)
[10/29 17:43:25   1585s] Total Assign Priority Nets 7 (3.7%)
[10/29 17:43:25   1585s] ** Profile ** Start :  cpu=0:00:00.0, mem=3472.7M
[10/29 17:43:27   1587s] OPERPROF: Starting SiteArrayInit at level 1, MEM:3472.7M
[10/29 17:43:27   1587s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:3472.7M
[10/29 17:43:27   1587s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:3472.7M
[10/29 17:43:27   1587s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:3472.7M
[10/29 17:43:27   1587s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:3472.7M
[10/29 17:43:27   1587s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:3472.7M
[10/29 17:43:27   1588s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:3472.7M
[10/29 17:43:27   1588s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:3472.7M
[10/29 17:43:27   1588s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:3472.7M
[10/29 17:43:28   1588s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.156, REAL:0.157, MEM:3472.7M
[10/29 17:43:28   1588s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:3472.7M
[10/29 17:43:28   1588s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:3472.7M
[10/29 17:43:28   1588s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:3472.7M
[10/29 17:43:28   1588s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:3472.7M
[10/29 17:43:28   1588s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.258, REAL:0.260, MEM:3472.7M
[10/29 17:43:28   1588s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:3472.7M
[10/29 17:43:28   1588s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:3472.7M
[10/29 17:43:28   1588s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:3472.7M
[10/29 17:43:28   1588s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:3472.7M
[10/29 17:43:28   1588s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.304, REAL:0.086, MEM:3472.7M
[10/29 17:43:28   1588s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.337, REAL:0.120, MEM:3472.7M
[10/29 17:43:28   1588s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:3472.7M
[10/29 17:43:28   1588s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.021, REAL:0.021, MEM:3472.7M
[10/29 17:43:28   1588s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.909, REAL:0.698, MEM:3472.7M
[10/29 17:43:28   1588s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:3472.7M
[10/29 17:43:28   1588s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.009, REAL:0.009, MEM:3472.7M
[10/29 17:43:28   1588s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:3472.7M
[10/29 17:43:28   1588s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.035, REAL:0.035, MEM:3472.7M
[10/29 17:43:28   1588s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:3472.7M
[10/29 17:43:29   1589s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:1.141, REAL:1.152, MEM:3472.7M
[10/29 17:43:30   1590s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:2.783, REAL:2.590, MEM:3472.7M
[10/29 17:43:30   1590s] OPERPROF: Finished SiteArrayInit at level 1, CPU:2.783, REAL:2.590, MEM:3472.7M
[10/29 17:43:30   1590s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:3472.7M
[10/29 17:43:30   1590s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:3472.7M
[10/29 17:43:30   1590s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:3472.7M
[10/29 17:43:30   1590s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:3472.7M
[10/29 17:43:30   1590s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.161, REAL:0.163, MEM:3472.7M
[10/29 17:43:30   1590s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.185, REAL:0.186, MEM:3472.7M
[10/29 17:43:30   1590s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:3472.7M
[10/29 17:43:30   1590s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.024, REAL:0.024, MEM:3472.7M
[10/29 17:43:30   1591s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:3472.7M
[10/29 17:43:30   1591s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:3472.7M
[10/29 17:43:30   1591s] ** Profile ** Other data :  cpu=0:00:05.3, mem=3472.7M
[10/29 17:43:30   1591s] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=3503.2M
[10/29 17:43:31   1591s] ** Profile ** DRVs :  cpu=0:00:00.4, mem=3503.2M
[10/29 17:43:31   1591s] 
[10/29 17:43:31   1591s] ------------------------------------------------------------
[10/29 17:43:31   1591s]         Pre-ecoRoute Summary                             
[10/29 17:43:31   1591s] ------------------------------------------------------------
[10/29 17:43:31   1591s] 
[10/29 17:43:31   1591s] Setup views included:
[10/29 17:43:31   1591s]  ss_100C_1v60.setup_view 
[10/29 17:43:31   1591s] 
[10/29 17:43:31   1591s] +--------------------+---------+---------+---------+
[10/29 17:43:31   1591s] |     Setup mode     |   all   | reg2reg | default |
[10/29 17:43:31   1591s] +--------------------+---------+---------+---------+
[10/29 17:43:31   1591s] |           WNS (ns):|  0.191  |  0.239  |  0.191  |
[10/29 17:43:31   1591s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[10/29 17:43:31   1591s] |    Violating Paths:|    0    |    0    |    0    |
[10/29 17:43:31   1591s] |          All Paths:|   20    |   16    |   20    |
[10/29 17:43:31   1591s] +--------------------+---------+---------+---------+
[10/29 17:43:31   1591s] 
[10/29 17:43:31   1591s] +----------------+-------------------------------+------------------+
[10/29 17:43:31   1591s] |                |              Real             |       Total      |
[10/29 17:43:31   1591s] |    DRVs        +------------------+------------+------------------|
[10/29 17:43:31   1591s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[10/29 17:43:31   1591s] +----------------+------------------+------------+------------------+
[10/29 17:43:31   1591s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[10/29 17:43:31   1591s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[10/29 17:43:31   1591s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[10/29 17:43:31   1591s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[10/29 17:43:31   1591s] +----------------+------------------+------------+------------------+
[10/29 17:43:31   1591s] 
[10/29 17:43:31   1591s] Density: 0.011%
[10/29 17:43:31   1591s]        (99.998% with Fillers)
[10/29 17:43:31   1591s] Total number of glitch violations: 0
[10/29 17:43:31   1591s] ------------------------------------------------------------
[10/29 17:43:31   1591s] ** Profile ** Report data :  cpu=0:00:00.0, mem=3503.2M
[10/29 17:43:31   1591s] **opt_design ... cpu = 0:05:26, real = 0:05:12, mem = 2601.8M, totSessionCpu=0:26:31 **
[10/29 17:43:31   1591s] OPERPROF: Starting DPlace-Init at level 1, MEM:3372.5M
[10/29 17:43:31   1591s] #spOpts: N=130 cut2cut 
[10/29 17:43:32   1592s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:3372.5M
[10/29 17:43:32   1592s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:3372.5M
[10/29 17:43:32   1592s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:3372.5M
[10/29 17:43:32   1592s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:3372.5M
[10/29 17:43:32   1592s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:3372.5M
[10/29 17:43:32   1593s] Core basic site is unithd
[10/29 17:43:32   1593s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:3372.5M
[10/29 17:43:32   1593s] SiteArray: one-level site array dimensions = 1463 x 8652
[10/29 17:43:32   1593s] SiteArray: use 50,631,504 bytes
[10/29 17:43:32   1593s] SiteArray: current memory after site array memory allocatiion 3372.5M
[10/29 17:43:32   1593s] SiteArray: FP blocked sites are writable
[10/29 17:43:32   1593s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:3372.5M
[10/29 17:43:32   1593s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.000, MEM:3372.5M
[10/29 17:43:32   1593s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:3372.5M
[10/29 17:43:33   1593s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.155, REAL:0.156, MEM:3372.5M
[10/29 17:43:33   1593s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:3372.5M
[10/29 17:43:33   1593s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:3372.5M
[10/29 17:43:33   1593s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:3372.5M
[10/29 17:43:33   1593s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:3372.5M
[10/29 17:43:33   1593s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.230, REAL:0.231, MEM:3372.5M
[10/29 17:43:33   1593s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:3372.5M
[10/29 17:43:33   1593s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.000, REAL:0.001, MEM:3372.5M
[10/29 17:43:33   1593s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:3372.5M
[10/29 17:43:33   1593s] OPERPROF:           Starting RoutingBlockageAnalysis at level 6, MEM:3372.5M
[10/29 17:43:33   1593s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[10/29 17:43:33   1593s] Mark StBox On SiteArr starts
[10/29 17:43:34   1594s] Mark StBox On SiteArr ends
[10/29 17:43:34   1594s] OPERPROF:           Finished RoutingBlockageAnalysis at level 6, CPU:1.090, REAL:0.890, MEM:3372.5M
[10/29 17:43:34   1594s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:1.121, REAL:0.921, MEM:3372.5M
[10/29 17:43:34   1594s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:3372.5M
[10/29 17:43:34   1594s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.024, REAL:0.024, MEM:3372.5M
[10/29 17:43:34   1594s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:1.644, REAL:1.450, MEM:3372.5M
[10/29 17:43:34   1594s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:3372.5M
[10/29 17:43:34   1594s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.009, REAL:0.009, MEM:3372.5M
[10/29 17:43:34   1594s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:3372.5M
[10/29 17:43:34   1594s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.035, REAL:0.035, MEM:3372.5M
[10/29 17:43:34   1594s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:3372.5M
[10/29 17:43:35   1595s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:1.134, REAL:1.093, MEM:3372.5M
[10/29 17:43:35   1596s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:3.503, REAL:3.275, MEM:3372.5M
[10/29 17:43:35   1596s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:3.504, REAL:3.275, MEM:3372.5M
[10/29 17:43:35   1596s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3372.5M
[10/29 17:43:35   1596s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3372.5M
[10/29 17:43:36   1596s] [CPU] DPlace-Init (cpu=0:00:05.3, real=0:00:05.0, mem=3372.5MB).
[10/29 17:43:36   1596s] OPERPROF: Finished DPlace-Init at level 1, CPU:5.273, REAL:5.060, MEM:3372.5M
[10/29 17:43:36   1596s] OPERPROF: Starting PlacementInitRegWireSearchTree at level 1, MEM:3372.5M
[10/29 17:43:36   1596s]   Signal wire search tree: 2243 elements. (cpu=0:00:00.0, mem=0.0M)
[10/29 17:43:36   1596s] OPERPROF: Finished PlacementInitRegWireSearchTree at level 1, CPU:0.001, REAL:0.001, MEM:3372.5M
[10/29 17:43:40   1600s] For 48 new insts, *** Applied 14 GNC rules (cpu = 0:00:00.0)
[10/29 17:43:42   1602s] OPERPROF: Starting AddFillerWithCallMap at level 1, MEM:3387.5M
[10/29 17:43:42   1602s] OPERPROF:   Starting AddFillerWithCallMap-Iter-1 at level 2, MEM:3387.5M
[10/29 17:43:42   1602s] OPERPROF:     Starting AddFillerWithCallMap/AddFiller at level 3, MEM:3387.5M
[10/29 17:43:42   1603s] *INFO: Adding fillers to module add0.
[10/29 17:43:42   1603s] *INFO:   Added 2 filler insts (cell sky130_fd_sc_hd__fill_8 / prefix FILLER_AO).
[10/29 17:43:42   1603s] *INFO:   Added 12 filler insts (cell sky130_fd_sc_hd__fill_4 / prefix FILLER_AO).
[10/29 17:43:42   1603s] *INFO:   Added 59 filler insts (cell sky130_fd_sc_hd__fill_2 / prefix FILLER_AO).
[10/29 17:43:42   1603s] *INFO:   Added 39 filler insts (cell sky130_fd_sc_hd__fill_1 / prefix FILLER_AO).
[10/29 17:43:42   1603s] *INFO: Total 112 filler insts added - prefix FILLER_AO (CPU: 0:00:11.7).
[10/29 17:43:42   1603s] OPERPROF:     Finished AddFillerWithCallMap/AddFiller at level 3, CPU:0.378, REAL:0.381, MEM:3387.5M
[10/29 17:43:42   1603s] OPERPROF:     Starting AddFillerWithCellMap/BatchGNCProcess at level 3, MEM:3387.5M
[10/29 17:43:42   1603s] For 64 new insts, [10/29 17:43:42   1603s] OPERPROF:     Finished AddFillerWithCellMap/BatchGNCProcess at level 3, CPU:0.034, REAL:0.034, MEM:3387.5M
[10/29 17:43:42   1603s] OPERPROF:   Finished AddFillerWithCallMap-Iter-1 at level 2, CPU:0.447, REAL:0.451, MEM:3387.5M
[10/29 17:43:42   1603s] OPERPROF: Finished AddFillerWithCallMap at level 1, CPU:0.448, REAL:0.451, MEM:3387.5M
*** Applied 14 GNC rules (cpu = 0:00:00.0)
[10/29 17:43:42   1603s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:3387.5M
[10/29 17:43:42   1603s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.024, REAL:0.024, MEM:3387.5M
[10/29 17:43:43   1603s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:3387.5M
[10/29 17:43:43   1603s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:3387.5M
[10/29 17:43:43   1603s] -routeWithEco false                       # bool, default=false
[10/29 17:43:43   1603s] -routeWithEco true                        # bool, default=false, user setting
[10/29 17:43:43   1603s] -routeSelectedNetOnly false               # bool, default=false
[10/29 17:43:43   1603s] -routeWithTimingDriven true               # bool, default=false, user setting
[10/29 17:43:43   1603s] -routeWithTimingDriven false              # bool, default=false, user setting
[10/29 17:43:43   1603s] -routeWithSiDriven true                   # bool, default=false, user setting
[10/29 17:43:43   1603s] -routeWithSiDriven false                  # bool, default=false, user setting
[10/29 17:43:43   1603s] Existing Dirty Nets : 18
[10/29 17:43:43   1603s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[10/29 17:43:43   1603s] Reset Dirty Nets : 18
[10/29 17:43:43   1603s] 
[10/29 17:43:43   1603s] route_global_detail
[10/29 17:43:43   1603s] 
[10/29 17:43:43   1603s] #set_db route_design_detail_post_route_spread_wire "true"
[10/29 17:43:43   1603s] #set_db route_design_detail_use_multi_cut_via_effort "medium"
[10/29 17:43:43   1603s] #set_db route_design_high_freq_search_repair "true"
[10/29 17:43:43   1604s] #set_db route_design_antenna_cell_name "sky130_fd_sc_hd__diode_2"
[10/29 17:43:43   1604s] #set_db route_design_concurrent_minimize_via_count_effort "high"
[10/29 17:43:43   1604s] #set_db route_design_antenna_diode_insertion true
[10/29 17:43:43   1604s] #set_db route_design_with_eco true
[10/29 17:43:43   1604s] #set_db route_design_with_si_driven false
[10/29 17:43:43   1604s] #set_db route_design_with_timing_driven false
[10/29 17:43:43   1604s] #Start route_global_detail on Sun Oct 29 17:43:43 2023
[10/29 17:43:43   1604s] #
[10/29 17:43:43   1604s] Closing parasitic data file '/tmp/innovus_temp_972235_eda-2.EECS.Berkeley.EDU_eecs151-aeq_4k4KkG/fir_972235_e7sFxf.rcdb.d'. 708 times net's RC data read were performed.
[10/29 17:43:48   1610s] ### Net info: total nets: 200
[10/29 17:43:48   1610s] ### Net info: dirty nets: 18
[10/29 17:43:48   1610s] ### Net info: marked as disconnected nets: 0
[10/29 17:43:49   1610s] ### Net info: fully routed nets: 134
[10/29 17:43:49   1610s] ### Net info: trivial (single pin) nets: 0
[10/29 17:43:49   1610s] ### Net info: unrouted nets: 22
[10/29 17:43:49   1610s] ### Net info: re-extraction nets: 44
[10/29 17:43:49   1610s] ### Net info: ignored nets: 0
[10/29 17:43:49   1610s] ### Net info: skip routing nets: 0
[10/29 17:43:51   1612s] #WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
[10/29 17:43:51   1612s] #WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
[10/29 17:43:51   1612s] #NanoRoute Version 18.10-p002_1 NR180522-1057/18_10-UB
[10/29 17:43:51   1612s] #RTESIG:78da8d92bd6ec32014853bf729ae4806574a522e7f86b552d7b68adaae282938b642eaca
[10/29 17:43:51   1612s] #       e0a16f5fa2ae8e311b878fa3732eacd69fcf7b20a87748b73f94328bf0b2474d25635ba4
[10/29 17:43:51   1612s] #       b27e446df3d1c713b95fad5fdfde85a981a461f404aa9886eefbb48131fa01a24f29ef1e
[10/29 17:43:51   1612s] #       fe31c90c908b77dd7899076ba6a03984e8a13af67d9864906a04a576865e17544de80f69
[10/29 17:43:51   1612s] #       9a4429cb760ccd920ec8b80412cfbfc8a96d9c8d5fb675d6baae77deb2d25d91e7d476a7
[10/29 17:43:51   1612s] #       b6c07114708d3297972b5d668c293222672a320a273a375d08f9674cebec862e6ee8ba30
[10/29 17:43:51   1612s] #       12a158f90d25c76217c9cd0223b1c048cc26bafb03f91f03c7
[10/29 17:43:51   1612s] #
[10/29 17:43:51   1612s] #Loading the last recorded routing design signature
[10/29 17:43:59   1623s] #Summary of the placement changes since last routing:
[10/29 17:43:59   1623s] #  Number of instances added (including moved) = 43
[10/29 17:43:59   1623s] #  Number of instances deleted (including moved) = 4
[10/29 17:43:59   1623s] #  Number of instances resized = 37
[10/29 17:43:59   1623s] #  Total number of placement changes (moved instances are counted twice) = 84
[10/29 17:43:59   1623s] #RTESIG:78da8d92bd6ec32014853bf729ae4806574a522e7f86b552d7b68adaae282938b642eaca
[10/29 17:43:59   1623s] #       e0a16f5fa2ae8e311b878fa3732eacd69fcf7b20a87748b73f94328bf0b2474d25635ba4
[10/29 17:43:59   1623s] #       b27e446df3d1c713b95fad5fdfde85a981a461f404aa9886eefbb48131fa01a24f29ef1e
[10/29 17:43:59   1623s] #       fe31c90c908b77dd7899076ba6a03984e8a13af67d9864906a04a576865e17544de80f69
[10/29 17:43:59   1623s] #       9a4429cb760ccd920ec8b80412cfbfc8a96d9c8d5fb675d6baae77deb2d25d91e7d476a7
[10/29 17:43:59   1623s] #       b6c07114708d3297972b5d668c293222672a320a273a375d08f9674cebec862e6ee8ba30
[10/29 17:43:59   1623s] #       12a158f90d25c76217c9cd0223b1c048cc26bafb03f91f03c7
[10/29 17:43:59   1623s] #
[10/29 17:43:59   1623s] #Using multithreading with 4 threads.
[10/29 17:44:00   1624s] #Start routing data preparation on Sun Oct 29 17:44:00 2023
[10/29 17:44:00   1624s] #
[10/29 17:44:00   1624s] #Minimum voltage of a net in the design = 0.000.
[10/29 17:44:00   1624s] #Maximum voltage of a net in the design = 1.950.
[10/29 17:44:00   1624s] #Voltage range [0.000 - 0.000] has 4 nets.
[10/29 17:44:00   1624s] #Voltage range [1.600 - 1.600] has 4 nets.
[10/29 17:44:00   1624s] #Voltage range [0.000 - 1.600] has 178 nets.
[10/29 17:44:00   1624s] #Voltage range [0.000 - 1.950] has 14 nets.
[10/29 17:44:01   1625s] # li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[10/29 17:44:01   1625s] # met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
[10/29 17:44:01   1625s] # met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[10/29 17:44:01   1625s] # met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
[10/29 17:44:01   1625s] # met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
[10/29 17:44:01   1625s] # met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
[10/29 17:44:07   1633s] #Regenerating Ggrids automatically.
[10/29 17:44:07   1634s] #Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
[10/29 17:44:07   1634s] #Using automatically generated G-grids.
[10/29 17:44:07   1634s] #Done routing data preparation.
[10/29 17:44:07   1634s] #cpu time = 00:00:10, elapsed time = 00:00:07, memory = 3744.91 (MB), peak = 3982.41 (MB)
[10/29 17:44:07   1634s] #Merging special wires using 4 threads...
[10/29 17:44:07   1634s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 2629.9800 16.9650 ) on li1 for NET FE_PHN32_rst. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[10/29 17:44:07   1634s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 2612.4100 16.9900 ) on li1 for NET FE_PHN32_rst. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[10/29 17:44:07   1634s] #WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 2639.5000 16.8000 ) on li1 for NET FE_PHN32_rst. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[10/29 17:44:07   1634s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 2638.2600 16.9650 ) on li1 for NET rst. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[10/29 17:44:07   1634s] #WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 2478.0400 11.3600 ) on li1 for NET Out[14]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[10/29 17:44:07   1634s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 2577.4500 30.2100 ) on li1 for NET delay_chain2[1]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[10/29 17:44:07   1634s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 2550.7700 27.8700 ) on li1 for NET delay_chain2[0]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[10/29 17:44:07   1634s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 2559.5100 27.8700 ) on li1 for NET delay_chain3[2]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[10/29 17:44:07   1634s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 2599.0700 33.3100 ) on li1 for NET delay_chain3[3]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[10/29 17:44:07   1634s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 2481.6000 11.5450 ) on li1 for NET Out[8]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[10/29 17:44:07   1634s] #WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 2631.2200 16.8000 ) on li1 for NET FE_PHN103_rst. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[10/29 17:44:07   1634s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 2628.0500 19.3300 ) on li1 for NET delay_chain1[3]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[10/29 17:44:07   1634s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 2594.9300 13.8900 ) on li1 for NET delay_chain1[2]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[10/29 17:44:07   1634s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 2588.4900 24.7700 ) on li1 for NET delay_chain2[2]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[10/29 17:44:07   1634s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 2582.9700 19.3300 ) on li1 for NET delay_chain1[1]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[10/29 17:44:07   1634s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 2538.3500 22.4300 ) on li1 for NET delay_chain3[0]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[10/29 17:44:07   1634s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 3123.4700 13.8900 ) on li1 for NET In[3]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[10/29 17:44:07   1634s] #WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 3026.0250 11.3600 ) on li1 for NET delay_step0/FE_PHN104_n_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[10/29 17:44:07   1634s] #WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 2587.6000 24.9600 ) on li1 for NET delay_step3/FE_PHN54_delay_chain2_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[10/29 17:44:07   1634s] #WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 3122.5800 14.0800 ) on li1 for NET delay_step0/FE_PHN88_In_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[10/29 17:44:07   1634s] #WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
[10/29 17:44:07   1634s] #To increase the message display limit, refer to the product command reference manual.
[10/29 17:44:07   1634s] #
[10/29 17:44:07   1634s] #Connectivity extraction summary:
[10/29 17:44:07   1634s] #45 routed nets are extracted.
[10/29 17:44:07   1634s] #    44 (22.00%) extracted nets are partially routed.
[10/29 17:44:07   1634s] #133 routed net(s) are imported.
[10/29 17:44:07   1634s] #22 nets are fixed|skipped|trivial (not extracted).
[10/29 17:44:07   1634s] #Total number of nets = 200.
[10/29 17:44:07   1634s] #
[10/29 17:44:07   1634s] #Found 0 nets for post-route si or timing fixing.
[10/29 17:44:07   1634s] #
[10/29 17:44:07   1634s] #Finished routing data preparation on Sun Oct 29 17:44:07 2023
[10/29 17:44:07   1634s] #
[10/29 17:44:07   1634s] #Cpu time = 00:00:11
[10/29 17:44:07   1634s] #Elapsed time = 00:00:09
[10/29 17:44:07   1634s] #Increased memory = -131.20 (MB)
[10/29 17:44:07   1634s] #Total memory = 3744.91 (MB)
[10/29 17:44:07   1634s] #Peak memory = 3982.41 (MB)
[10/29 17:44:07   1634s] #
[10/29 17:44:07   1634s] #
[10/29 17:44:07   1634s] #Start global routing on Sun Oct 29 17:44:07 2023
[10/29 17:44:07   1634s] #
[10/29 17:44:07   1634s] #Number of eco nets is 44
[10/29 17:44:07   1634s] #
[10/29 17:44:07   1634s] #Start global routing data preparation on Sun Oct 29 17:44:07 2023
[10/29 17:44:07   1634s] #
[10/29 17:44:07   1634s] #Start routing resource analysis on Sun Oct 29 17:44:07 2023
[10/29 17:44:07   1634s] #
[10/29 17:44:11   1644s] #Routing resource analysis is done on Sun Oct 29 17:44:11 2023
[10/29 17:44:11   1644s] #
[10/29 17:44:11   1644s] #  Resource Analysis:
[10/29 17:44:11   1644s] #
[10/29 17:44:11   1644s] #               Routing  #Avail      #Track     #Total     %Gcell
[10/29 17:44:11   1644s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[10/29 17:44:11   1644s] #  --------------------------------------------------------------
[10/29 17:44:11   1644s] #  li1            V        8695           0      336400    98.97%
[10/29 17:44:11   1644s] #  met1           H       11764           0      336400     0.00%
[10/29 17:44:11   1644s] #  met2           V        8186         509      336400     0.00%
[10/29 17:44:11   1644s] #  met3           H        5699         678      336400     3.26%
[10/29 17:44:11   1644s] #  met4           V        4850         947      336400     8.59%
[10/29 17:44:11   1644s] #  met5           H         443         650      336400    50.17%
[10/29 17:44:11   1644s] #  --------------------------------------------------------------
[10/29 17:44:11   1644s] #  Total                  39637      15.38%     2018400    26.83%
[10/29 17:44:11   1644s] #
[10/29 17:44:11   1644s] #  5 nets (2.50%) with 1 preferred extra spacing.
[10/29 17:44:11   1644s] #
[10/29 17:44:11   1644s] #
[10/29 17:44:11   1645s] #
[10/29 17:44:11   1645s] #Global routing data preparation is done on Sun Oct 29 17:44:11 2023
[10/29 17:44:11   1645s] #
[10/29 17:44:11   1645s] #cpu time = 00:00:11, elapsed time = 00:00:04, memory = 3771.95 (MB), peak = 3982.41 (MB)
[10/29 17:44:11   1645s] #
[10/29 17:44:12   1646s] #cpu time = 00:00:12, elapsed time = 00:00:05, memory = 3775.59 (MB), peak = 3982.41 (MB)
[10/29 17:44:12   1646s] #
[10/29 17:44:12   1646s] #start global routing iteration 1...
[10/29 17:44:13   1646s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3781.75 (MB), peak = 3982.41 (MB)
[10/29 17:44:13   1646s] #
[10/29 17:44:13   1646s] #start global routing iteration 2...
[10/29 17:44:13   1647s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3785.30 (MB), peak = 3982.41 (MB)
[10/29 17:44:13   1647s] #
[10/29 17:44:13   1647s] #start global routing iteration 3...
[10/29 17:44:14   1647s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3783.71 (MB), peak = 3982.41 (MB)
[10/29 17:44:14   1647s] #
[10/29 17:44:14   1647s] #
[10/29 17:44:14   1647s] #Total number of trivial nets (e.g. < 2 pins) = 22 (skipped).
[10/29 17:44:14   1647s] #Total number of routable nets = 178.
[10/29 17:44:14   1647s] #Total number of nets in the design = 200.
[10/29 17:44:14   1647s] #
[10/29 17:44:14   1647s] #44 routable nets have only global wires.
[10/29 17:44:14   1647s] #134 routable nets have only detail routed wires.
[10/29 17:44:14   1647s] #1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[10/29 17:44:14   1647s] #4 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[10/29 17:44:14   1647s] #
[10/29 17:44:14   1647s] #Routed nets constraints summary:
[10/29 17:44:14   1647s] #------------------------------------------------
[10/29 17:44:14   1647s] #        Rules   Pref Extra Space   Unconstrained  
[10/29 17:44:14   1647s] #------------------------------------------------
[10/29 17:44:14   1647s] #      Default                  1              43  
[10/29 17:44:14   1647s] #------------------------------------------------
[10/29 17:44:14   1647s] #        Total                  1              43  
[10/29 17:44:14   1647s] #------------------------------------------------
[10/29 17:44:14   1647s] #
[10/29 17:44:14   1647s] #Routing constraints summary of the whole design:
[10/29 17:44:14   1647s] #------------------------------------------------
[10/29 17:44:14   1647s] #        Rules   Pref Extra Space   Unconstrained  
[10/29 17:44:14   1647s] #------------------------------------------------
[10/29 17:44:14   1647s] #      Default                  5             173  
[10/29 17:44:14   1647s] #------------------------------------------------
[10/29 17:44:14   1647s] #        Total                  5             173  
[10/29 17:44:14   1647s] #------------------------------------------------
[10/29 17:44:14   1647s] #
[10/29 17:44:14   1647s] #
[10/29 17:44:14   1647s] #  Congestion Analysis: (blocked Gcells are excluded)
[10/29 17:44:14   1647s] #
[10/29 17:44:14   1647s] #                 OverCon          
[10/29 17:44:14   1647s] #                  #Gcell    %Gcell
[10/29 17:44:14   1647s] #     Layer           (1)   OverCon
[10/29 17:44:14   1647s] #  --------------------------------
[10/29 17:44:14   1647s] #  li1           0(0.00%)   (0.00%)
[10/29 17:44:14   1647s] #  met1          0(0.00%)   (0.00%)
[10/29 17:44:14   1647s] #  met2          0(0.00%)   (0.00%)
[10/29 17:44:14   1647s] #  met3          0(0.00%)   (0.00%)
[10/29 17:44:14   1647s] #  met4          0(0.00%)   (0.00%)
[10/29 17:44:14   1647s] #  met5          0(0.00%)   (0.00%)
[10/29 17:44:14   1647s] #  --------------------------------
[10/29 17:44:14   1647s] #     Total      0(0.00%)   (0.00%)
[10/29 17:44:14   1647s] #
[10/29 17:44:14   1647s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[10/29 17:44:14   1647s] #  Overflow after GR: 0.00% H + 0.00% V
[10/29 17:44:14   1647s] #
[10/29 17:44:14   1647s] #Complete Global Routing.
[10/29 17:44:14   1647s] #Total number of nets with non-default rule or having extra spacing = 5
[10/29 17:44:14   1647s] #Total wire length = 19443 um.
[10/29 17:44:14   1647s] #Total half perimeter of net bounding box = 19657 um.
[10/29 17:44:14   1647s] #Total wire length on LAYER li1 = 6 um.
[10/29 17:44:14   1647s] #Total wire length on LAYER met1 = 15926 um.
[10/29 17:44:14   1647s] #Total wire length on LAYER met2 = 907 um.
[10/29 17:44:14   1647s] #Total wire length on LAYER met3 = 2540 um.
[10/29 17:44:14   1647s] #Total wire length on LAYER met4 = 64 um.
[10/29 17:44:14   1647s] #Total wire length on LAYER met5 = 0 um.
[10/29 17:44:14   1647s] #Total number of vias = 781
[10/29 17:44:14   1647s] #Up-Via Summary (total 781):
[10/29 17:44:14   1647s] #           
[10/29 17:44:14   1647s] #-----------------------
[10/29 17:44:14   1647s] # li1               371
[10/29 17:44:14   1647s] # met1              360
[10/29 17:44:14   1647s] # met2               37
[10/29 17:44:14   1647s] # met3               13
[10/29 17:44:14   1647s] #-----------------------
[10/29 17:44:14   1647s] #                   781 
[10/29 17:44:14   1647s] #
[10/29 17:44:14   1647s] #Max overcon = 0 track.
[10/29 17:44:14   1647s] #Total overcon = 0.00%.
[10/29 17:44:14   1647s] #Worst layer Gcell overcon rate = 0.00%.
[10/29 17:44:14   1647s] #
[10/29 17:44:14   1647s] #Global routing statistics:
[10/29 17:44:14   1647s] #Cpu time = 00:00:14
[10/29 17:44:14   1647s] #Elapsed time = 00:00:07
[10/29 17:44:14   1647s] #Increased memory = 41.35 (MB)
[10/29 17:44:14   1647s] #Total memory = 3786.25 (MB)
[10/29 17:44:14   1647s] #Peak memory = 3982.41 (MB)
[10/29 17:44:14   1647s] #
[10/29 17:44:14   1647s] #Finished global routing on Sun Oct 29 17:44:14 2023
[10/29 17:44:14   1647s] #
[10/29 17:44:14   1647s] #
[10/29 17:44:14   1647s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3736.00 (MB), peak = 3982.41 (MB)
[10/29 17:44:14   1647s] #Start Track Assignment.
[10/29 17:44:16   1650s] #Done with 2 horizontal wires in 5 hboxes and 1 vertical wires in 5 hboxes.
[10/29 17:44:18   1652s] #Done with 0 horizontal wires in 5 hboxes and 0 vertical wires in 5 hboxes.
[10/29 17:44:18   1652s] #Complete Track Assignment.
[10/29 17:44:18   1652s] #Total number of nets with non-default rule or having extra spacing = 5
[10/29 17:44:18   1652s] #Total wire length = 19587 um.
[10/29 17:44:18   1652s] #Total half perimeter of net bounding box = 19657 um.
[10/29 17:44:18   1652s] #Total wire length on LAYER li1 = 89 um.
[10/29 17:44:18   1652s] #Total wire length on LAYER met1 = 15975 um.
[10/29 17:44:18   1652s] #Total wire length on LAYER met2 = 920 um.
[10/29 17:44:18   1652s] #Total wire length on LAYER met3 = 2540 um.
[10/29 17:44:18   1652s] #Total wire length on LAYER met4 = 64 um.
[10/29 17:44:18   1652s] #Total wire length on LAYER met5 = 0 um.
[10/29 17:44:18   1652s] #Total number of vias = 781
[10/29 17:44:18   1652s] #Up-Via Summary (total 781):
[10/29 17:44:18   1652s] #           
[10/29 17:44:18   1652s] #-----------------------
[10/29 17:44:18   1652s] # li1               371
[10/29 17:44:18   1652s] # met1              360
[10/29 17:44:18   1652s] # met2               37
[10/29 17:44:18   1652s] # met3               13
[10/29 17:44:18   1652s] #-----------------------
[10/29 17:44:18   1652s] #                   781 
[10/29 17:44:18   1652s] #
[10/29 17:44:18   1652s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3911.69 (MB), peak = 3982.41 (MB)
[10/29 17:44:18   1652s] #
[10/29 17:44:18   1652s] #number of short segments in preferred routing layers
[10/29 17:44:18   1652s] #	
[10/29 17:44:18   1652s] #	
[10/29 17:44:18   1652s] #
[10/29 17:44:18   1652s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[10/29 17:44:18   1652s] #Cpu time = 00:00:29
[10/29 17:44:18   1652s] #Elapsed time = 00:00:20
[10/29 17:44:18   1652s] #Increased memory = 35.58 (MB)
[10/29 17:44:18   1652s] #Total memory = 3911.69 (MB)
[10/29 17:44:18   1652s] #Peak memory = 3982.41 (MB)
[10/29 17:44:18   1652s] #Using multithreading with 4 threads.
[10/29 17:44:18   1652s] ### max drc and si pitch = 5600 (  5.6000 um) MT-safe pitch = 3020 (  3.0200 um) patch pitch = 3460 (  3.4600 um)
[10/29 17:44:18   1652s] #
[10/29 17:44:18   1652s] #Start Detail Routing..
[10/29 17:44:18   1652s] #start initial detail routing ...
[10/29 17:44:18   1652s] ### For initial detail routing, marked 91 dont-route nets (design has 0 dirty nets, 121 dirty-areas, (design-view-flag)has dirty nets, pro-iter=0,is-in-pro:0)
[10/29 17:44:18   1652s] #   Improving pin accessing ...
[10/29 17:44:18   1652s] #    elapsed time = 00:00:00, memory = 3911.75 (MB)
[10/29 17:44:19   1652s] #   Improving pin accessing ...
[10/29 17:44:19   1652s] #    elapsed time = 00:00:00, memory = 3912.26 (MB)
[10/29 17:44:19   1652s] #   Improving pin accessing ...
[10/29 17:44:19   1652s] #    elapsed time = 00:00:00, memory = 3912.26 (MB)
[10/29 17:44:19   1652s] #   Improving pin accessing ...
[10/29 17:44:19   1652s] #    elapsed time = 00:00:00, memory = 3912.26 (MB)
[10/29 17:44:19   1652s] #   Improving pin accessing ...
[10/29 17:44:19   1652s] #    elapsed time = 00:00:00, memory = 3912.26 (MB)
[10/29 17:44:19   1652s] #   Improving pin accessing ...
[10/29 17:44:19   1652s] #    elapsed time = 00:00:00, memory = 3912.26 (MB)
[10/29 17:44:19   1653s] #   Improving pin accessing ...
[10/29 17:44:19   1653s] #    elapsed time = 00:00:00, memory = 3912.39 (MB)
[10/29 17:44:19   1653s] #   Improving pin accessing ...
[10/29 17:44:19   1653s] #    elapsed time = 00:00:00, memory = 3912.39 (MB)
[10/29 17:44:19   1653s] #   Improving pin accessing ...
[10/29 17:44:19   1653s] #    elapsed time = 00:00:00, memory = 3912.39 (MB)
[10/29 17:44:19   1653s] #   Improving pin accessing ...
[10/29 17:44:19   1653s] #    elapsed time = 00:00:00, memory = 3912.41 (MB)
[10/29 17:44:19   1653s] # ECO: 0.0% of the total area was rechecked for DRC, and 0.1% required routing.
[10/29 17:44:19   1653s] #   number of violations = 0
[10/29 17:44:19   1653s] #80 out of 1982499 instances (0.0%) need to be verified(marked ipoed), dirty area = 0.0%.
[10/29 17:44:19   1653s] #0.0% of the total area is being checked for drcs
[10/29 17:44:19   1653s] #0.0% of the total area was checked
[10/29 17:44:19   1653s] #   number of violations = 0
[10/29 17:44:19   1653s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3912.41 (MB), peak = 3982.41 (MB)
[10/29 17:44:19   1653s] #Complete Detail Routing.
[10/29 17:44:19   1653s] #Total number of nets with non-default rule or having extra spacing = 5
[10/29 17:44:19   1653s] #Total wire length = 19432 um.
[10/29 17:44:19   1653s] #Total half perimeter of net bounding box = 19657 um.
[10/29 17:44:19   1653s] #Total wire length on LAYER li1 = 16 um.
[10/29 17:44:19   1653s] #Total wire length on LAYER met1 = 15862 um.
[10/29 17:44:19   1653s] #Total wire length on LAYER met2 = 912 um.
[10/29 17:44:19   1653s] #Total wire length on LAYER met3 = 2579 um.
[10/29 17:44:19   1653s] #Total wire length on LAYER met4 = 64 um.
[10/29 17:44:19   1653s] #Total wire length on LAYER met5 = 0 um.
[10/29 17:44:19   1653s] #Total number of vias = 790
[10/29 17:44:19   1653s] #Up-Via Summary (total 790):
[10/29 17:44:19   1653s] #           
[10/29 17:44:19   1653s] #-----------------------
[10/29 17:44:19   1653s] # li1               367
[10/29 17:44:19   1653s] # met1              373
[10/29 17:44:19   1653s] # met2               37
[10/29 17:44:19   1653s] # met3               13
[10/29 17:44:19   1653s] #-----------------------
[10/29 17:44:19   1653s] #                   790 
[10/29 17:44:19   1653s] #
[10/29 17:44:19   1653s] #Total number of DRC violations = 0
[10/29 17:44:19   1653s] #Cpu time = 00:00:02
[10/29 17:44:19   1653s] #Elapsed time = 00:00:01
[10/29 17:44:19   1653s] #Increased memory = -174.28 (MB)
[10/29 17:44:19   1653s] #Total memory = 3737.41 (MB)
[10/29 17:44:19   1653s] #Peak memory = 3982.41 (MB)
[10/29 17:44:19   1653s] #
[10/29 17:44:19   1653s] #start routing for process antenna violation fix ...
[10/29 17:44:19   1653s] ### max drc and si pitch = 5600 (  5.6000 um) MT-safe pitch = 3020 (  3.0200 um) patch pitch = 3460 (  3.4600 um)
[10/29 17:44:19   1654s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3742.44 (MB), peak = 3982.41 (MB)
[10/29 17:44:19   1654s] #
[10/29 17:44:19   1654s] #Total number of nets with non-default rule or having extra spacing = 5
[10/29 17:44:19   1654s] #Total wire length = 19432 um.
[10/29 17:44:19   1654s] #Total half perimeter of net bounding box = 19657 um.
[10/29 17:44:19   1654s] #Total wire length on LAYER li1 = 16 um.
[10/29 17:44:19   1654s] #Total wire length on LAYER met1 = 15861 um.
[10/29 17:44:19   1654s] #Total wire length on LAYER met2 = 913 um.
[10/29 17:44:19   1654s] #Total wire length on LAYER met3 = 2579 um.
[10/29 17:44:19   1654s] #Total wire length on LAYER met4 = 64 um.
[10/29 17:44:19   1654s] #Total wire length on LAYER met5 = 0 um.
[10/29 17:44:19   1654s] #Total number of vias = 794
[10/29 17:44:19   1654s] #Up-Via Summary (total 794):
[10/29 17:44:19   1654s] #           
[10/29 17:44:19   1654s] #-----------------------
[10/29 17:44:19   1654s] # li1               367
[10/29 17:44:19   1654s] # met1              377
[10/29 17:44:19   1654s] # met2               37
[10/29 17:44:19   1654s] # met3               13
[10/29 17:44:19   1654s] #-----------------------
[10/29 17:44:19   1654s] #                   794 
[10/29 17:44:19   1654s] #
[10/29 17:44:19   1654s] #Total number of DRC violations = 0
[10/29 17:44:19   1654s] #Total number of net violated process antenna rule = 0
[10/29 17:44:19   1654s] #
[10/29 17:44:19   1654s] #
[10/29 17:44:19   1654s] #Total number of nets with non-default rule or having extra spacing = 5
[10/29 17:44:19   1654s] #Total wire length = 19432 um.
[10/29 17:44:19   1654s] #Total half perimeter of net bounding box = 19657 um.
[10/29 17:44:19   1654s] #Total wire length on LAYER li1 = 16 um.
[10/29 17:44:19   1654s] #Total wire length on LAYER met1 = 15861 um.
[10/29 17:44:19   1654s] #Total wire length on LAYER met2 = 913 um.
[10/29 17:44:19   1654s] #Total wire length on LAYER met3 = 2579 um.
[10/29 17:44:19   1654s] #Total wire length on LAYER met4 = 64 um.
[10/29 17:44:19   1654s] #Total wire length on LAYER met5 = 0 um.
[10/29 17:44:19   1654s] #Total number of vias = 794
[10/29 17:44:19   1654s] #Up-Via Summary (total 794):
[10/29 17:44:19   1654s] #           
[10/29 17:44:19   1654s] #-----------------------
[10/29 17:44:19   1654s] # li1               367
[10/29 17:44:19   1654s] # met1              377
[10/29 17:44:19   1654s] # met2               37
[10/29 17:44:19   1654s] # met3               13
[10/29 17:44:19   1654s] #-----------------------
[10/29 17:44:19   1654s] #                   794 
[10/29 17:44:19   1654s] #
[10/29 17:44:19   1654s] #Total number of DRC violations = 0
[10/29 17:44:19   1654s] #Total number of net violated process antenna rule = 0
[10/29 17:44:19   1654s] #
[10/29 17:44:20   1654s] ### max drc and si pitch = 5600 (  5.6000 um) MT-safe pitch = 3020 (  3.0200 um) patch pitch = 3460 (  3.4600 um)
[10/29 17:44:20   1654s] #
[10/29 17:44:20   1654s] #Start Post Route wire spreading..
[10/29 17:44:20   1654s] #
[10/29 17:44:20   1654s] #Start data preparation for wire spreading...
[10/29 17:44:20   1654s] #
[10/29 17:44:20   1654s] #Data preparation is done on Sun Oct 29 17:44:20 2023
[10/29 17:44:20   1654s] #
[10/29 17:44:20   1654s] #
[10/29 17:44:20   1654s] #Start Post Route Wire Spread.
[10/29 17:44:22   1658s] #Done with 41 horizontal wires in 9 hboxes and 19 vertical wires in 9 hboxes.
[10/29 17:44:22   1658s] #Complete Post Route Wire Spread.
[10/29 17:44:22   1658s] #
[10/29 17:44:22   1658s] #Total number of nets with non-default rule or having extra spacing = 5
[10/29 17:44:22   1658s] #Total wire length = 19461 um.
[10/29 17:44:22   1658s] #Total half perimeter of net bounding box = 19657 um.
[10/29 17:44:22   1658s] #Total wire length on LAYER li1 = 16 um.
[10/29 17:44:22   1658s] #Total wire length on LAYER met1 = 15878 um.
[10/29 17:44:22   1658s] #Total wire length on LAYER met2 = 925 um.
[10/29 17:44:22   1658s] #Total wire length on LAYER met3 = 2579 um.
[10/29 17:44:22   1658s] #Total wire length on LAYER met4 = 64 um.
[10/29 17:44:22   1658s] #Total wire length on LAYER met5 = 0 um.
[10/29 17:44:22   1658s] #Total number of vias = 794
[10/29 17:44:22   1658s] #Up-Via Summary (total 794):
[10/29 17:44:22   1658s] #           
[10/29 17:44:22   1658s] #-----------------------
[10/29 17:44:22   1658s] # li1               367
[10/29 17:44:22   1658s] # met1              377
[10/29 17:44:22   1658s] # met2               37
[10/29 17:44:22   1658s] # met3               13
[10/29 17:44:22   1658s] #-----------------------
[10/29 17:44:22   1658s] #                   794 
[10/29 17:44:22   1658s] #
[10/29 17:44:22   1658s] #   number of violations = 0
[10/29 17:44:22   1658s] #cpu time = 00:00:05, elapsed time = 00:00:02, memory = 3939.28 (MB), peak = 3982.41 (MB)
[10/29 17:44:22   1658s] #CELL_VIEW fir,init has no DRC violation.
[10/29 17:44:22   1658s] #Total number of DRC violations = 0
[10/29 17:44:22   1658s] #Total number of net violated process antenna rule = 0
[10/29 17:44:22   1658s] #Post Route wire spread is done.
[10/29 17:44:22   1658s] #Total number of nets with non-default rule or having extra spacing = 5
[10/29 17:44:22   1658s] #Total wire length = 19461 um.
[10/29 17:44:22   1658s] #Total half perimeter of net bounding box = 19657 um.
[10/29 17:44:22   1658s] #Total wire length on LAYER li1 = 16 um.
[10/29 17:44:22   1658s] #Total wire length on LAYER met1 = 15878 um.
[10/29 17:44:22   1658s] #Total wire length on LAYER met2 = 925 um.
[10/29 17:44:22   1658s] #Total wire length on LAYER met3 = 2579 um.
[10/29 17:44:22   1658s] #Total wire length on LAYER met4 = 64 um.
[10/29 17:44:22   1658s] #Total wire length on LAYER met5 = 0 um.
[10/29 17:44:22   1658s] #Total number of vias = 794
[10/29 17:44:22   1658s] #Up-Via Summary (total 794):
[10/29 17:44:22   1658s] #           
[10/29 17:44:22   1658s] #-----------------------
[10/29 17:44:22   1658s] # li1               367
[10/29 17:44:22   1658s] # met1              377
[10/29 17:44:22   1658s] # met2               37
[10/29 17:44:22   1658s] # met3               13
[10/29 17:44:22   1658s] #-----------------------
[10/29 17:44:22   1658s] #                   794 
[10/29 17:44:22   1658s] #
[10/29 17:44:22   1658s] #route_detail Statistics:
[10/29 17:44:22   1658s] #Cpu time = 00:00:06
[10/29 17:44:22   1658s] #Elapsed time = 00:00:03
[10/29 17:44:22   1658s] #Increased memory = -173.32 (MB)
[10/29 17:44:22   1658s] #Total memory = 3738.37 (MB)
[10/29 17:44:22   1658s] #Peak memory = 3982.41 (MB)
[10/29 17:44:22   1658s] #Updating routing design signature
[10/29 17:44:22   1658s] #Created 505 library cell signatures
[10/29 17:44:22   1658s] #Created 200 NETS and 0 SPECIALNETS signatures
[10/29 17:44:24   1660s] #Created 1982499 instance signatures
[10/29 17:44:24   1660s] #Build design signature : cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3834.05 (MB), peak = 3982.41 (MB)
[10/29 17:44:27   1666s] #Save design signature : cpu time = 00:00:06, elapsed time = 00:00:03, memory = 3834.07 (MB), peak = 3982.41 (MB)
[10/29 17:44:31   1670s] #
[10/29 17:44:31   1670s] #route_global_detail statistics:
[10/29 17:44:31   1670s] #Cpu time = 00:01:07
[10/29 17:44:31   1670s] #Elapsed time = 00:00:48
[10/29 17:44:31   1670s] #Increased memory = -422.17 (MB)
[10/29 17:44:31   1670s] #Total memory = 2528.33 (MB)
[10/29 17:44:31   1670s] #Peak memory = 3982.41 (MB)
[10/29 17:44:31   1670s] #Number of warnings = 23
[10/29 17:44:31   1670s] #Total number of warnings = 102
[10/29 17:44:31   1670s] #Number of fails = 0
[10/29 17:44:31   1670s] #Total number of fails = 0
[10/29 17:44:31   1670s] #Complete route_global_detail on Sun Oct 29 17:44:31 2023
[10/29 17:44:31   1670s] #
[10/29 17:44:31   1670s] ### 
[10/29 17:44:31   1670s] ###   Scalability Statistics
[10/29 17:44:31   1670s] ### 
[10/29 17:44:31   1670s] ### --------------------------------+----------------+----------------+----------------+
[10/29 17:44:31   1670s] ###   route_global_detail           |        cpu time|    elapsed time|     scalability|
[10/29 17:44:31   1670s] ### --------------------------------+----------------+----------------+----------------+
[10/29 17:44:31   1670s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[10/29 17:44:31   1670s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[10/29 17:44:31   1670s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[10/29 17:44:31   1670s] ###   DB Import                     |        00:00:09|        00:00:08|             1.1|
[10/29 17:44:31   1670s] ###   DB Export                     |        00:00:04|        00:00:04|             1.0|
[10/29 17:44:31   1670s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[10/29 17:44:31   1670s] ###   Data Preparation              |        00:00:10|        00:00:07|             1.3|
[10/29 17:44:31   1670s] ###   Global Routing                |        00:00:14|        00:00:07|             2.1|
[10/29 17:44:31   1670s] ###   Track Assignment              |        00:00:04|        00:00:04|             1.0|
[10/29 17:44:31   1670s] ###   Detail Routing                |        00:00:02|        00:00:01|             1.0|
[10/29 17:44:31   1670s] ###   Antenna Fixing                |        00:00:00|        00:00:00|             1.0|
[10/29 17:44:31   1670s] ###   Entire Command                |        00:01:07|        00:00:48|             1.4|
[10/29 17:44:31   1670s] ### --------------------------------+----------------+----------------+----------------+
[10/29 17:44:31   1670s] ### 
[10/29 17:44:31   1670s] **opt_design ... cpu = 0:06:46, real = 0:06:12, mem = 2478.9M, totSessionCpu=0:27:51 **
[10/29 17:44:31   1670s] -routeWithEco false                       # bool, default=false
[10/29 17:44:31   1670s] -routeSelectedNetOnly false               # bool, default=false
[10/29 17:44:31   1670s] -routeWithTimingDriven true               # bool, default=false, user setting
[10/29 17:44:31   1670s] -routeWithSiDriven true                   # bool, default=false, user setting
[10/29 17:44:31   1670s] New Signature Flow (restoreNanoRouteOptions) ....
[10/29 17:44:31   1670s] Extraction called for design 'fir' of instances=1982499 and nets=200 using extraction engine 'post_route' at effort level 'low' .
[10/29 17:44:31   1670s] post_route (extract_rc_effort_level low) RC Extraction called for design fir.
[10/29 17:44:31   1670s] RC Extraction called in multi-corner(2) mode.
[10/29 17:44:31   1670s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/29 17:44:31   1670s] Type 'man IMPEXT-6197' for more detail.
[10/29 17:44:31   1670s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[10/29 17:44:31   1670s] * Layer Id             : 1 - M1
[10/29 17:44:31   1670s]       Thickness        : 0.1
[10/29 17:44:31   1670s]       Min Width        : 0.17
[10/29 17:44:31   1670s]       Layer Dielectric : 4.1
[10/29 17:44:31   1670s] * Layer Id             : 2 - M2
[10/29 17:44:31   1670s]       Thickness        : 0.35
[10/29 17:44:31   1670s]       Min Width        : 0.14
[10/29 17:44:31   1670s]       Layer Dielectric : 4.1
[10/29 17:44:31   1670s] * Layer Id             : 3 - M3
[10/29 17:44:31   1670s]       Thickness        : 0.35
[10/29 17:44:31   1670s]       Min Width        : 0.14
[10/29 17:44:31   1670s]       Layer Dielectric : 4.1
[10/29 17:44:31   1670s] * Layer Id             : 4 - M4
[10/29 17:44:31   1670s]       Thickness        : 0.8
[10/29 17:44:31   1670s]       Min Width        : 0.3
[10/29 17:44:31   1670s]       Layer Dielectric : 4.1
[10/29 17:44:31   1670s] * Layer Id             : 5 - M5
[10/29 17:44:31   1670s]       Thickness        : 0.8
[10/29 17:44:31   1670s]       Min Width        : 0.3
[10/29 17:44:31   1670s]       Layer Dielectric : 4.1
[10/29 17:44:31   1670s] * Layer Id             : 6 - M6
[10/29 17:44:31   1670s]       Thickness        : 1.2
[10/29 17:44:31   1670s]       Min Width        : 1.6
[10/29 17:44:31   1670s]       Layer Dielectric : 4.1
[10/29 17:44:31   1670s] extractDetailRC Option : -outfile /tmp/innovus_temp_972235_eda-2.EECS.Berkeley.EDU_eecs151-aeq_4k4KkG/fir_972235_e7sFxf.rcdb.d -maxResLength 200  -basic
[10/29 17:44:31   1670s] RC Mode: PostRoute extract_rc_effort_level low [Basic CapTable, LEF Resistances]
[10/29 17:44:31   1670s]       RC Corner Indexes            0       1   
[10/29 17:44:31   1670s] Capacitance Scaling Factor   : 1.00000 1.00000 
[10/29 17:44:31   1670s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[10/29 17:44:31   1670s] Resistance Scaling Factor    : 1.00000 1.00000 
[10/29 17:44:31   1670s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[10/29 17:44:31   1670s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[10/29 17:44:31   1670s] Shrink Factor                : 1.00000
[10/29 17:44:31   1671s] Initializing multi-corner resistance tables ...
[10/29 17:44:32   1671s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3535.2M)
[10/29 17:44:32   1671s] Creating parasitic data file '/tmp/innovus_temp_972235_eda-2.EECS.Berkeley.EDU_eecs151-aeq_4k4KkG/fir_972235_e7sFxf.rcdb.d' for storing RC.
[10/29 17:44:32   1671s] 2023/10/29 17:44:32 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:44:32   1671s] 2023/10/29 17:44:32 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:44:32   1671s] Extracted 10.0969% (CPU Time= 0:00:00.5  MEM= 3587.2M)
[10/29 17:44:32   1671s] Extracted 20.1131% (CPU Time= 0:00:00.5  MEM= 3587.2M)
[10/29 17:44:32   1671s] Extracted 30.1292% (CPU Time= 0:00:00.5  MEM= 3587.2M)
[10/29 17:44:32   1671s] Extracted 40.1454% (CPU Time= 0:00:00.5  MEM= 3587.2M)
[10/29 17:44:32   1671s] Extracted 50.1616% (CPU Time= 0:00:00.5  MEM= 3587.2M)
[10/29 17:44:32   1671s] Extracted 60.0969% (CPU Time= 0:00:00.5  MEM= 3587.2M)
[10/29 17:44:32   1671s] Extracted 70.1131% (CPU Time= 0:00:00.5  MEM= 3587.2M)
[10/29 17:44:32   1671s] Extracted 80.1292% (CPU Time= 0:00:00.5  MEM= 3587.2M)
[10/29 17:44:32   1671s] Extracted 90.1454% (CPU Time= 0:00:00.5  MEM= 3587.2M)
[10/29 17:44:32   1671s] Extracted 100% (CPU Time= 0:00:00.5  MEM= 3587.2M)
[10/29 17:44:32   1671s] Number of Extracted Resistors     : 2209
[10/29 17:44:32   1671s] Number of Extracted Ground Cap.   : 2274
[10/29 17:44:32   1671s] Number of Extracted Coupling Cap. : 2592
[10/29 17:44:32   1671s] Opening parasitic data file '/tmp/innovus_temp_972235_eda-2.EECS.Berkeley.EDU_eecs151-aeq_4k4KkG/fir_972235_e7sFxf.rcdb.d' for reading.
[10/29 17:44:32   1671s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=3fF, relative_c_threshold=0.03, and total_c_threshold=5fF.
[10/29 17:44:32   1671s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3563.2M)
[10/29 17:44:32   1671s] Creating parasitic data file '/tmp/innovus_temp_972235_eda-2.EECS.Berkeley.EDU_eecs151-aeq_4k4KkG/fir_972235_e7sFxf.rcdb_Filter.rcdb.d' for storing RC.
[10/29 17:44:32   1671s] 2023/10/29 17:44:32 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:44:32   1671s] 2023/10/29 17:44:32 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:44:32   1671s] Closing parasitic data file '/tmp/innovus_temp_972235_eda-2.EECS.Berkeley.EDU_eecs151-aeq_4k4KkG/fir_972235_e7sFxf.rcdb.d'. 178 times net's RC data read were performed.
[10/29 17:44:32   1671s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3567.203M)
[10/29 17:44:32   1671s] Opening parasitic data file '/tmp/innovus_temp_972235_eda-2.EECS.Berkeley.EDU_eecs151-aeq_4k4KkG/fir_972235_e7sFxf.rcdb.d' for reading.
[10/29 17:44:32   1671s] processing rcdb (/tmp/innovus_temp_972235_eda-2.EECS.Berkeley.EDU_eecs151-aeq_4k4KkG/fir_972235_e7sFxf.rcdb.d) for hinst (top) of cell (fir);
[10/29 17:44:33   1671s] 2023/10/29 17:44:33 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:44:33   1671s] 2023/10/29 17:44:33 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:44:33   1671s] 2023/10/29 17:44:33 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:44:33   1671s] 2023/10/29 17:44:33 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:44:33   1671s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:01.0, current mem=3567.203M)
[10/29 17:44:33   1671s] PostRoute (extract_rc_effort_level low) RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:02.0  MEM: 3567.203M)
[10/29 17:44:33   1671s] **opt_design ... cpu = 0:06:47, real = 0:06:14, mem = 2484.6M, totSessionCpu=0:27:52 **
[10/29 17:44:33   1671s] Starting SI iteration 1 using Infinite Timing Windows
[10/29 17:44:33   1671s] Begin IPO call back ...
[10/29 17:44:33   1672s] End IPO call back ...
[10/29 17:44:34   1672s] #################################################################################
[10/29 17:44:34   1672s] # Design Stage: PostRoute
[10/29 17:44:34   1672s] # Design Name: fir
[10/29 17:44:34   1672s] # Design Mode: 130nm
[10/29 17:44:34   1672s] # Analysis Mode: MMMC OCV 
[10/29 17:44:34   1672s] # Parasitics Mode: SPEF/RCDB
[10/29 17:44:34   1672s] # Signoff Settings: SI On 
[10/29 17:44:34   1672s] #################################################################################
[10/29 17:44:34   1672s] Topological Sorting (REAL = 0:00:00.0, MEM = 3539.7M, InitMEM = 3539.7M)
[10/29 17:44:34   1673s] Setting infinite Tws ...
[10/29 17:44:34   1673s] First Iteration Infinite Tw... 
[10/29 17:44:34   1673s] Calculate early delays in OCV mode...
[10/29 17:44:34   1673s] Calculate late delays in OCV mode...
[10/29 17:44:34   1673s] Start delay calculation (fullDC) (4 T). (MEM=3539.71)
[10/29 17:44:34   1673s] Initializing multi-corner resistance tables ...
[10/29 17:44:35   1673s] End AAE Lib Interpolated Model. (MEM=3555.87 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 17:44:35   1673s] Opening parasitic data file '/tmp/innovus_temp_972235_eda-2.EECS.Berkeley.EDU_eecs151-aeq_4k4KkG/fir_972235_e7sFxf.rcdb.d' for reading.
[10/29 17:44:35   1673s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3555.9M)
[10/29 17:44:35   1673s] AAE_INFO: 4 threads acquired from CTE.
[10/29 17:44:35   1673s] Total number of fetched objects 178
[10/29 17:44:35   1673s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[10/29 17:44:35   1673s] AAE_INFO-618: Total number of nets in the design is 200,  96.5 percent of the nets selected for SI analysis
[10/29 17:44:35   1673s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[10/29 17:44:35   1673s] End delay calculation. (MEM=3757.83 CPU=0:00:00.2 REAL=0:00:00.0)
[10/29 17:44:35   1673s] End delay calculation (fullDC). (MEM=3757.83 CPU=0:00:00.8 REAL=0:00:01.0)
[10/29 17:44:35   1673s] *** CDM Built up (cpu=0:00:01.4  real=0:00:01.0  mem= 3757.8M) ***
[10/29 17:44:35   1673s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3725.8M)
[10/29 17:44:35   1673s] Add other clocks and setupCteToAAEClockMapping during iter 1
[10/29 17:44:35   1673s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3757.8M)
[10/29 17:44:35   1673s] Starting SI iteration 2
[10/29 17:44:35   1674s] Calculate early delays in OCV mode...
[10/29 17:44:35   1674s] Calculate late delays in OCV mode...
[10/29 17:44:35   1674s] Start delay calculation (fullDC) (4 T). (MEM=3563.91)
[10/29 17:44:35   1674s] End AAE Lib Interpolated Model. (MEM=3563.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 17:44:35   1674s] Glitch Analysis: View ss_100C_1v60.setup_view -- Total Number of Nets Skipped = 5. 
[10/29 17:44:35   1674s] Glitch Analysis: View ss_100C_1v60.setup_view -- Total Number of Nets Analyzed = 178. 
[10/29 17:44:35   1674s] Total number of fetched objects 178
[10/29 17:44:35   1674s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[10/29 17:44:35   1674s] AAE_INFO-618: Total number of nets in the design is 200,  1.0 percent of the nets selected for SI analysis
[10/29 17:44:35   1674s] End delay calculation. (MEM=3665.46 CPU=0:00:00.0 REAL=0:00:00.0)
[10/29 17:44:35   1674s] End delay calculation (fullDC). (MEM=3665.46 CPU=0:00:00.1 REAL=0:00:00.0)
[10/29 17:44:35   1674s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 3665.5M) ***
[10/29 17:44:35   1674s] *** Done Building Timing Graph (cpu=0:00:02.6 real=0:00:02.0 totSessionCpu=0:27:54 mem=3665.5M)
[10/29 17:44:35   1674s] ** Profile ** Start :  cpu=0:00:00.0, mem=3665.5M
[10/29 17:44:38   1676s] OPERPROF: Starting SiteArrayInit at level 1, MEM:3665.5M
[10/29 17:44:38   1676s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:3665.5M
[10/29 17:44:38   1676s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:3665.5M
[10/29 17:44:38   1676s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:3665.5M
[10/29 17:44:38   1676s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:3665.5M
[10/29 17:44:38   1676s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:3665.5M
[10/29 17:44:38   1677s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:3665.5M
[10/29 17:44:38   1677s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:3665.5M
[10/29 17:44:38   1677s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:3665.5M
[10/29 17:44:38   1677s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.158, REAL:0.160, MEM:3665.5M
[10/29 17:44:38   1677s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:3665.5M
[10/29 17:44:38   1677s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:3665.5M
[10/29 17:44:38   1677s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:3665.5M
[10/29 17:44:38   1677s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:3665.5M
[10/29 17:44:38   1677s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.264, REAL:0.266, MEM:3665.5M
[10/29 17:44:38   1677s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:3665.5M
[10/29 17:44:38   1677s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.001, MEM:3665.5M
[10/29 17:44:38   1677s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:3665.5M
[10/29 17:44:38   1677s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:3665.5M
[10/29 17:44:38   1677s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.299, REAL:0.087, MEM:3697.5M
[10/29 17:44:38   1677s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.331, REAL:0.120, MEM:3697.5M
[10/29 17:44:38   1677s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:3697.5M
[10/29 17:44:38   1677s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.021, REAL:0.021, MEM:3697.5M
[10/29 17:44:38   1677s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.904, REAL:0.699, MEM:3697.5M
[10/29 17:44:39   1677s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:3697.5M
[10/29 17:44:39   1677s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.010, REAL:0.010, MEM:3697.5M
[10/29 17:44:39   1677s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:3697.5M
[10/29 17:44:39   1677s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.035, REAL:0.035, MEM:3697.5M
[10/29 17:44:39   1677s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:3697.5M
[10/29 17:44:40   1678s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:1.180, REAL:1.190, MEM:3697.5M
[10/29 17:44:40   1679s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:2.828, REAL:2.640, MEM:3697.5M
[10/29 17:44:40   1679s] OPERPROF: Finished SiteArrayInit at level 1, CPU:2.829, REAL:2.640, MEM:3697.5M
[10/29 17:44:40   1679s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:3697.5M
[10/29 17:44:40   1679s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:3697.5M
[10/29 17:44:40   1679s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:3697.5M
[10/29 17:44:40   1679s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:3697.5M
[10/29 17:44:41   1679s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.163, REAL:0.164, MEM:3697.5M
[10/29 17:44:41   1679s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.187, REAL:0.189, MEM:3697.5M
[10/29 17:44:41   1679s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:3697.5M
[10/29 17:44:41   1679s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.023, REAL:0.024, MEM:3697.5M
[10/29 17:44:41   1680s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:3697.5M
[10/29 17:44:41   1680s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:3697.5M
[10/29 17:44:41   1680s] ** Profile ** Other data :  cpu=0:00:05.6, mem=3697.5M
[10/29 17:44:41   1680s] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=3728.0M
[10/29 17:44:41   1680s] ** Profile ** DRVs :  cpu=0:00:00.4, mem=3728.0M
[10/29 17:44:41   1680s] 
[10/29 17:44:41   1680s] ------------------------------------------------------------
[10/29 17:44:41   1680s]        Post-ecoRoute Summary                             
[10/29 17:44:41   1680s] ------------------------------------------------------------
[10/29 17:44:41   1680s] 
[10/29 17:44:41   1680s] Setup views included:
[10/29 17:44:41   1680s]  ss_100C_1v60.setup_view 
[10/29 17:44:41   1680s] 
[10/29 17:44:41   1680s] +--------------------+---------+---------+---------+
[10/29 17:44:41   1680s] |     Setup mode     |   all   | reg2reg | default |
[10/29 17:44:41   1680s] +--------------------+---------+---------+---------+
[10/29 17:44:41   1680s] |           WNS (ns):|  0.072  |  0.233  |  0.072  |
[10/29 17:44:41   1680s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[10/29 17:44:41   1680s] |    Violating Paths:|    0    |    0    |    0    |
[10/29 17:44:41   1680s] |          All Paths:|   20    |   16    |   20    |
[10/29 17:44:41   1680s] +--------------------+---------+---------+---------+
[10/29 17:44:41   1680s] 
[10/29 17:44:41   1680s] +----------------+-------------------------------+------------------+
[10/29 17:44:41   1680s] |                |              Real             |       Total      |
[10/29 17:44:41   1680s] |    DRVs        +------------------+------------+------------------|
[10/29 17:44:41   1680s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[10/29 17:44:41   1680s] +----------------+------------------+------------+------------------+
[10/29 17:44:41   1680s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[10/29 17:44:41   1680s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[10/29 17:44:41   1680s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[10/29 17:44:41   1680s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[10/29 17:44:41   1680s] +----------------+------------------+------------+------------------+
[10/29 17:44:41   1680s] 
[10/29 17:44:41   1680s] Density: 0.011%
[10/29 17:44:41   1680s]        (100.000% with Fillers)
[10/29 17:44:41   1680s] Total number of glitch violations: 0
[10/29 17:44:41   1680s] ------------------------------------------------------------
[10/29 17:44:41   1680s] ** Profile ** Report data :  cpu=0:00:00.0, mem=3728.0M
[10/29 17:44:41   1680s] **opt_design ... cpu = 0:06:55, real = 0:06:22, mem = 2640.2M, totSessionCpu=0:28:00 **
[10/29 17:44:41   1680s] **opt_design ... cpu = 0:06:55, real = 0:06:22, mem = 2640.2M, totSessionCpu=0:28:00 **
[10/29 17:44:41   1680s] Executing marking Critical Nets1
[10/29 17:44:41   1680s] *** Timing NOT met, worst failing slack is 0.072
[10/29 17:44:41   1680s] *** Check timing (0:00:00.0)
[10/29 17:44:41   1680s] Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
[10/29 17:44:41   1680s] Info: 4 clock nets excluded from IPO operation.
[10/29 17:44:42   1680s] End AAE Lib Interpolated Model. (MEM=3552.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 17:44:42   1680s] PhyDesignGrid: maxLocalDensity 1.00
[10/29 17:44:42   1680s] ### Creating PhyDesignMc. totSessionCpu=0:28:01 mem=3552.9M
[10/29 17:44:42   1680s] OPERPROF: Starting DPlace-Init at level 1, MEM:3552.9M
[10/29 17:44:42   1680s] #spOpts: N=130 mergeVia=F cut2cut 
[10/29 17:44:43   1682s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:3552.9M
[10/29 17:44:43   1682s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:3552.9M
[10/29 17:44:43   1682s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:3552.9M
[10/29 17:44:43   1682s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:3552.9M
[10/29 17:44:43   1682s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:3552.9M
[10/29 17:44:43   1682s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:3552.9M
[10/29 17:44:43   1682s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:3552.9M
[10/29 17:44:43   1682s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.009, REAL:0.009, MEM:3552.9M
[10/29 17:44:43   1682s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:3552.9M
[10/29 17:44:43   1682s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.035, REAL:0.035, MEM:3552.9M
[10/29 17:44:43   1682s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:3552.9M
[10/29 17:44:45   1683s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:1.168, REAL:1.178, MEM:3552.9M
[10/29 17:44:45   1684s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:2.185, REAL:2.205, MEM:3552.9M
[10/29 17:44:45   1684s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:2.186, REAL:2.205, MEM:3552.9M
[10/29 17:44:45   1684s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3552.9M
[10/29 17:44:45   1684s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3552.9M
[10/29 17:44:46   1684s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:3552.9M
[10/29 17:44:46   1684s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:3552.9M
[10/29 17:44:46   1684s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:3552.9M
[10/29 17:44:46   1684s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:3552.9M
[10/29 17:44:46   1684s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.163, REAL:0.165, MEM:3552.9M
[10/29 17:44:46   1684s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.195, REAL:0.196, MEM:3552.9M
[10/29 17:44:46   1685s] [CPU] DPlace-Init (cpu=0:00:04.5, real=0:00:04.0, mem=3552.9MB).
[10/29 17:44:46   1685s] OPERPROF: Finished DPlace-Init at level 1, CPU:4.523, REAL:4.563, MEM:3552.9M
[10/29 17:44:51   1690s] ### Creating PhyDesignMc, finished. totSessionCpu=0:28:11 mem=3552.9M
[10/29 17:45:01   1702s] *info: 4 clock nets excluded
[10/29 17:45:01   1702s] *info: 8 special nets excluded.
[10/29 17:45:01   1702s] *info: 22 no-driver nets excluded.
[10/29 17:45:04   1705s] PathGroup :  reg2reg  TargetSlack : 0.1 
[10/29 17:45:04   1705s] ** GigaOpt Optimizer WNS Slack 0.072 TNS Slack 0.000 Density 100.00
[10/29 17:45:04   1706s] Optimizer TNS Opt
[10/29 17:45:04   1706s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3738.6M
[10/29 17:45:04   1706s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.034, REAL:0.034, MEM:3738.6M
[10/29 17:45:09   1710s] Info: Begin MT loop @oiCellDelayCachingJob with 4 threads.
[10/29 17:45:09   1710s] Info: End MT loop @oiCellDelayCachingJob.
[10/29 17:45:09   1710s]   Timing Snapshot: (TGT)
[10/29 17:45:09   1710s]      Weighted WNS: -0.003
[10/29 17:45:09   1710s]       All  PG WNS: -0.028
[10/29 17:45:09   1710s]       High PG WNS: 0.000
[10/29 17:45:09   1710s]       All  PG TNS: 0.000
[10/29 17:45:09   1710s]       High PG TNS: 0.000
[10/29 17:45:09   1710s]    Category Slack: { [L, -0.028] [H, 0.133] }
[10/29 17:45:09   1710s] 
[10/29 17:45:09   1710s] Checking setup slack degradation ...
[10/29 17:45:09   1710s] 
[10/29 17:45:09   1710s] Recovery Manager:
[10/29 17:45:09   1710s]   Low  Effort WNS Jump: 0.028 (REF: 0.000, TGT: -0.028, Threshold: 0.150) - Skip
[10/29 17:45:09   1710s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.075) - Skip
[10/29 17:45:09   1710s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[10/29 17:45:09   1710s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[10/29 17:45:09   1710s] 
[10/29 17:45:09   1710s] 
[10/29 17:45:09   1710s] *** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:00.0 mem=3754.6M) ***
[10/29 17:45:09   1710s] **** Begin NDR-Layer Usage Statistics ****
[10/29 17:45:09   1710s] Layer 3 has 4 constrained nets 
[10/29 17:45:09   1710s] **** End NDR-Layer Usage Statistics ****
[10/29 17:45:09   1710s] 
[10/29 17:45:09   1710s] *** Finish Post Route Setup Fixing (cpu=0:00:05.3 real=0:00:05.0 mem=3754.6M) ***
[10/29 17:45:09   1710s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:3643.6M
[10/29 17:45:09   1710s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.024, REAL:0.024, MEM:3643.6M
[10/29 17:45:09   1711s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:3643.6M
[10/29 17:45:09   1711s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:3643.6M
[10/29 17:45:09   1711s] End: GigaOpt Optimization in post-eco TNS mode
[10/29 17:45:10   1712s] Running postRoute recovery in postEcoRoute mode
[10/29 17:45:10   1712s] **opt_design ... cpu = 0:07:27, real = 0:06:51, mem = 2988.4M, totSessionCpu=0:28:32 **
[10/29 17:45:11   1712s]   Timing/DRV Snapshot: (TGT)
[10/29 17:45:11   1712s]      Weighted WNS: -0.003
[10/29 17:45:11   1712s]       All  PG WNS: -0.028
[10/29 17:45:11   1712s]       High PG WNS: 0.000
[10/29 17:45:11   1712s]       All  PG TNS: 0.000
[10/29 17:45:11   1712s]       High PG TNS: 0.000
[10/29 17:45:11   1712s]          Tran DRV: 0
[10/29 17:45:11   1712s]           Cap DRV: 0
[10/29 17:45:11   1712s]        Fanout DRV: 0
[10/29 17:45:11   1712s]            Glitch: 0
[10/29 17:45:11   1712s]    Category Slack: { [L, -0.028] [H, 0.133] }
[10/29 17:45:11   1712s] 
[10/29 17:45:11   1712s] Checking setup slack degradation ...
[10/29 17:45:11   1712s] 
[10/29 17:45:11   1712s] Recovery Manager:
[10/29 17:45:11   1712s]   Low  Effort WNS Jump: 0.028 (REF: 0.000, TGT: -0.028, Threshold: 0.150) - Skip
[10/29 17:45:11   1712s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.075) - Skip
[10/29 17:45:11   1712s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[10/29 17:45:11   1712s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[10/29 17:45:11   1712s] 
[10/29 17:45:11   1712s] 
[10/29 17:45:11   1712s] Recovery Manager:
[10/29 17:45:11   1712s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[10/29 17:45:11   1712s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[10/29 17:45:11   1712s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[10/29 17:45:11   1712s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[10/29 17:45:11   1712s] 
[10/29 17:45:11   1712s] Checking DRV degradation...
[10/29 17:45:11   1712s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[10/29 17:45:11   1712s] *** Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:01, mem=3607.52M, totSessionCpu=0:28:33).
[10/29 17:45:11   1712s] **opt_design ... cpu = 0:07:27, real = 0:06:52, mem = 2988.4M, totSessionCpu=0:28:33 **
[10/29 17:45:11   1712s] 
[10/29 17:46:16   1777s] [hotspot] +------------+---------------+---------------+
[10/29 17:46:16   1777s] [hotspot] |            |   max hotspot | total hotspot |
[10/29 17:46:16   1777s] [hotspot] +------------+---------------+---------------+
[10/29 17:46:17   1778s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[10/29 17:46:17   1778s] [hotspot] | normalized |          0.00 |          0.00 |
[10/29 17:46:17   1778s] [hotspot] +------------+---------------+---------------+
[10/29 17:46:17   1778s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/29 17:46:17   1778s] OPERPROF: Starting PlacementCheckFixedInst at level 1, MEM:3654.0M
[10/29 17:46:17   1778s] OPERPROF: Finished PlacementCheckFixedInst at level 1, CPU:0.086, REAL:0.087, MEM:3654.0M
[10/29 17:46:17   1778s] OPERPROF: Starting SiteArrayInit at level 1, MEM:3654.0M
[10/29 17:46:17   1778s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:3654.0M
[10/29 17:46:17   1778s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:3654.0M
[10/29 17:46:17   1778s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:3654.0M
[10/29 17:46:18   1779s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:3654.0M
[10/29 17:46:18   1779s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:3654.0M
[10/29 17:46:18   1779s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:3654.0M
[10/29 17:46:18   1779s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.009, REAL:0.009, MEM:3654.0M
[10/29 17:46:18   1779s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:3654.0M
[10/29 17:46:18   1779s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.035, REAL:0.035, MEM:3654.0M
[10/29 17:46:18   1779s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:3654.0M
[10/29 17:46:18   1779s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.000, MEM:3654.0M
[10/29 17:46:18   1779s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.998, REAL:1.006, MEM:3654.0M
[10/29 17:46:18   1779s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.998, REAL:1.006, MEM:3654.0M
[10/29 17:46:18   1779s] OPERPROF: Starting PlacementInitFence at level 1, MEM:3654.0M
[10/29 17:46:18   1779s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:3654.0M
[10/29 17:46:18   1779s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:3654.0M
[10/29 17:46:18   1779s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:3654.0M
[10/29 17:46:19   1780s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.159, REAL:0.161, MEM:3654.0M
[10/29 17:46:19   1780s] OPERPROF: Finished PlacementInitFence at level 1, CPU:0.183, REAL:0.185, MEM:3654.0M
[10/29 17:46:19   1780s] 
[10/29 17:46:20   1781s] OPERPROF: Starting CheckPlaceCleanup at level 1, MEM:3654.0M
[10/29 17:46:20   1781s] OPERPROF:   Starting PlacementCleanupFence at level 2, MEM:3654.0M
[10/29 17:46:20   1781s] OPERPROF:   Finished PlacementCleanupFence at level 2, CPU:0.023, REAL:0.024, MEM:3654.0M
[10/29 17:46:21   1782s] OPERPROF:   Starting spFreeFakeNetlist at level 2, MEM:3654.0M
[10/29 17:46:21   1782s] OPERPROF:   Finished spFreeFakeNetlist at level 2, CPU:0.000, REAL:0.000, MEM:3654.0M
[10/29 17:46:21   1782s] OPERPROF: Finished CheckPlaceCleanup at level 1, CPU:0.276, REAL:0.278, MEM:3654.0M
[10/29 17:46:21   1782s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:46:21   1782s] UM:                                                                   postroute.recovery
[10/29 17:46:21   1782s] Latch borrow mode reset to max_borrow
[10/29 17:46:21   1782s] Set spgFreeCellsHonorFence to 1
[10/29 17:46:21   1782s] cleaningup cpe interface
[10/29 17:46:21   1782s] Reported timing to dir ./timingReports
[10/29 17:46:21   1782s] **opt_design ... cpu = 0:08:37, real = 0:08:02, mem = 2635.1M, totSessionCpu=0:29:42 **
[10/29 17:46:21   1782s] End AAE Lib Interpolated Model. (MEM=3554.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 17:46:21   1782s] Begin: glitch net info
[10/29 17:46:21   1782s] glitch slack range: number of glitch nets
[10/29 17:46:21   1782s] glitch slack < -0.32 : 0
[10/29 17:46:21   1782s] -0.32 < glitch slack < -0.28 : 0
[10/29 17:46:21   1782s] -0.28 < glitch slack < -0.24 : 0
[10/29 17:46:21   1782s] -0.24 < glitch slack < -0.2 : 0
[10/29 17:46:21   1782s] -0.2 < glitch slack < -0.16 : 0
[10/29 17:46:21   1782s] -0.16 < glitch slack < -0.12 : 0
[10/29 17:46:21   1782s] -0.12 < glitch slack < -0.08 : 0
[10/29 17:46:21   1782s] -0.08 < glitch slack < -0.04 : 0
[10/29 17:46:21   1782s] -0.04 < glitch slack : 0
[10/29 17:46:21   1782s] End: glitch net info
[10/29 17:46:21   1782s] 2023/10/29 17:46:21 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:46:21   1782s] 2023/10/29 17:46:21 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:46:21   1782s] ** Profile ** Start :  cpu=0:00:00.0, mem=3554.8M
[10/29 17:46:23   1784s] OPERPROF: Starting SiteArrayInit at level 1, MEM:3554.8M
[10/29 17:46:23   1784s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:3554.8M
[10/29 17:46:23   1784s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:3554.8M
[10/29 17:46:23   1784s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:3554.8M
[10/29 17:46:23   1784s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:3554.8M
[10/29 17:46:23   1784s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:3554.8M
[10/29 17:46:24   1784s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:3554.8M
[10/29 17:46:24   1784s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:3554.8M
[10/29 17:46:24   1784s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:3554.8M
[10/29 17:46:24   1784s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.156, REAL:0.157, MEM:3554.8M
[10/29 17:46:24   1784s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:3554.8M
[10/29 17:46:24   1784s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:3554.8M
[10/29 17:46:24   1784s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:3554.8M
[10/29 17:46:24   1784s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:3554.8M
[10/29 17:46:24   1784s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.260, REAL:0.262, MEM:3554.8M
[10/29 17:46:24   1784s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:3554.8M
[10/29 17:46:24   1784s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:3554.8M
[10/29 17:46:24   1784s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:3554.8M
[10/29 17:46:24   1784s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:3554.8M
[10/29 17:46:24   1785s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.292, REAL:0.086, MEM:3586.8M
[10/29 17:46:24   1785s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.324, REAL:0.119, MEM:3586.8M
[10/29 17:46:24   1785s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:3586.8M
[10/29 17:46:24   1785s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.025, REAL:0.025, MEM:3586.8M
[10/29 17:46:24   1785s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.886, REAL:0.686, MEM:3586.8M
[10/29 17:46:24   1785s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:3586.8M
[10/29 17:46:24   1785s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.009, REAL:0.009, MEM:3586.8M
[10/29 17:46:24   1785s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:3586.8M
[10/29 17:46:24   1785s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.035, REAL:0.036, MEM:3586.8M
[10/29 17:46:24   1785s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:3586.8M
[10/29 17:46:25   1786s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:1.126, REAL:1.136, MEM:3586.8M
[10/29 17:46:26   1787s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:2.732, REAL:2.548, MEM:3586.8M
[10/29 17:46:26   1787s] OPERPROF: Finished SiteArrayInit at level 1, CPU:2.732, REAL:2.548, MEM:3586.8M
[10/29 17:46:26   1787s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:3586.8M
[10/29 17:46:26   1787s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:3586.8M
[10/29 17:46:26   1787s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:3586.8M
[10/29 17:46:26   1787s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:3586.8M
[10/29 17:46:26   1787s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.163, REAL:0.165, MEM:3586.8M
[10/29 17:46:26   1787s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.188, REAL:0.190, MEM:3586.8M
[10/29 17:46:26   1787s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:3586.8M
[10/29 17:46:26   1787s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.024, REAL:0.024, MEM:3586.8M
[10/29 17:46:26   1787s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:3586.8M
[10/29 17:46:26   1787s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:3586.8M
[10/29 17:46:26   1787s] ** Profile ** Other data :  cpu=0:00:05.2, mem=3586.8M
[10/29 17:46:26   1787s] End AAE Lib Interpolated Model. (MEM=3586.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 17:46:26   1787s]  
[10/29 17:46:26   1787s] **INFO: Starting Blocking QThread with 4 CPU
[10/29 17:46:26   1787s]    ____________________________________________________________________
[10/29 17:46:26   1787s] __/ message from Blocking QThread
[10/29 17:46:26   1787s] Multi-CPU acceleration using 4 CPU(s).
[10/29 17:46:26   1787s] *** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.8M
[10/29 17:46:26   1787s] *** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.8M
[10/29 17:46:26   1787s] Multithreaded Timing Analysis is initialized with 4 threads
[10/29 17:46:26   1787s] 
[10/29 17:46:26   1787s] Multithreaded Timing Analysis is initialized with 4 threads
[10/29 17:46:26   1787s] 
[10/29 17:46:26   1787s] Starting SI iteration 1 using Infinite Timing Windows
[10/29 17:46:26   1787s] Begin IPO call back ...
[10/29 17:46:27   1787s] Starting SI iteration 1 using Infinite Timing Windows
[10/29 17:46:27   1787s] Begin IPO call back ...
[10/29 17:46:26   1787s] End IPO call back ...
[10/29 17:46:27   1787s] End IPO call back ...
[10/29 17:46:26   1787s] #################################################################################
[10/29 17:46:27   1787s] #################################################################################
[10/29 17:46:26   1787s] # Design Stage: PostRoute
[10/29 17:46:26   1787s] # Design Name: fir
[10/29 17:46:26   1787s] # Design Mode: 130nm
[10/29 17:46:26   1787s] # Analysis Mode: [10/29 17:46:27   1787s] # Design Stage: PostRoute
[10/29 17:46:27   1787s] # Design Name: fir
[10/29 17:46:27   1787s] # Design Mode: 130nm
[10/29 17:46:27   1787s] # Analysis Mode: MMMC OCV 
[10/29 17:46:26   1787s] # Parasitics Mode: SPEF/RCDB
MMMC OCV 
[10/29 17:46:27   1787s] # Parasitics Mode: SPEF/RCDB
[10/29 17:46:26   1787s] # Signoff Settings: SI On 
[10/29 17:46:27   1787s] # Signoff Settings: SI On 
[10/29 17:46:26   1787s] #################################################################################
[10/29 17:46:27   1787s] #################################################################################
[10/29 17:46:26   1787s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
Setting infinite Tws ...
[10/29 17:46:26   1787s] First Iteration Infinite Tw... 
[10/29 17:46:26   1787s] Calculate late delays in OCV mode...
[10/29 17:46:28   1787s] Calculate late delays in OCV mode...
[10/29 17:46:26   1787s] Calculate early delays in OCV mode...
[10/29 17:46:28   1787s] Calculate early delays in OCV mode...
[10/29 17:46:26   1787s] Start delay calculation (fullDC) (4 T). (MEM=0)
[10/29 17:46:28   1787s] Start delay calculation (fullDC) (4 T). (MEM=0)
[10/29 17:46:26   1787s] *** Calculating scaling factor for ff_n40C_1v95.hold_set libraries using the default operating condition of each library.
[10/29 17:46:28   1787s] *** Calculating scaling factor for ff_n40C_1v95.hold_set libraries using the default operating condition of each library.
[10/29 17:46:26   1787s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 17:46:26   1787s] Total number of fetched objects 178
[10/29 17:46:26   1787s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[10/29 17:46:26   1787s] AAE_INFO-618: Total number of nets in the design is 200,  96.5 percent of the nets selected for SI analysis
[10/29 17:46:29   1787s] Total number of fetched objects 178
[10/29 17:46:29   1787s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[10/29 17:46:29   1787s] AAE_INFO-618: Total number of nets in the design is 200,  96.5 percent of the nets selected for SI analysis
[10/29 17:46:26   1787s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[10/29 17:46:26   1787s] End delay calculation. (MEM=0 CPU=0:00:00.2 REAL=0:00:00.0)
[10/29 17:46:29   1787s] End delay calculation. (MEM=0 CPU=0:00:00.2 REAL=0:00:00.0)
[10/29 17:46:26   1787s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.5 REAL=0:00:01.0)
[10/29 17:46:29   1787s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.5 REAL=0:00:01.0)
[10/29 17:46:26   1787s] *** CDM Built up (cpu=0:00:02.0  real=0:00:02.0  mem= 0.0M) ***
[10/29 17:46:26   1787s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[10/29 17:46:26   1787s] Add other clocks and setupCteToAAEClockMapping during iter 1
[10/29 17:46:29   1787s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[10/29 17:46:29   1787s] Add other clocks and setupCteToAAEClockMapping during iter 1
[10/29 17:46:26   1787s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[10/29 17:46:29   1787s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[10/29 17:46:26   1787s] Starting SI iteration 2
[10/29 17:46:29   1787s] Starting SI iteration 2
[10/29 17:46:26   1787s] Calculate late delays in OCV mode...
[10/29 17:46:29   1787s] Calculate late delays in OCV mode...
[10/29 17:46:26   1787s] Calculate early delays in OCV mode...
[10/29 17:46:29   1787s] Calculate early delays in OCV mode...
[10/29 17:46:26   1787s] Start delay calculation (fullDC) (4 T). (MEM=0)
[10/29 17:46:29   1787s] Start delay calculation (fullDC) (4 T). (MEM=0)
[10/29 17:46:26   1787s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 17:46:26   1787s] Glitch Analysis: View ff_n40C_1v95.hold_view -- Total Number of Nets Skipped = 0. 
[10/29 17:46:26   1787s] Glitch Analysis: View ff_n40C_1v95.hold_view -- Total Number of Nets Analyzed = 17. 
[10/29 17:46:29   1787s] Glitch Analysis: View ff_n40C_1v95.hold_view -- Total Number of Nets Skipped = 0. 
[10/29 17:46:29   1787s] Glitch Analysis: View ff_n40C_1v95.hold_view -- Total Number of Nets Analyzed = 17. 
[10/29 17:46:26   1787s] Total number of fetched objects 178
[10/29 17:46:26   1787s] AAE_INFO: Total number of nets for which stage creation was skipped for all views [10/29 17:46:29   1787s] Total number of fetched objects 178
[10/29 17:46:29   1787s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[10/29 17:46:26   1787s] AAE_INFO-618: Total number of nets in the design is 200,  13.0 percent of the nets selected for SI analysis
0
[10/29 17:46:29   1787s] AAE_INFO-618: Total number of nets in the design is 200,  13.0 percent of the nets selected for SI analysis
[10/29 17:46:26   1787s] End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
[10/29 17:46:29   1787s] End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
[10/29 17:46:26   1787s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.2 REAL=0:00:00.0)
[10/29 17:46:29   1787s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.2 REAL=0:00:00.0)
[10/29 17:46:26   1787s] *** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 0.0M) ***
[10/29 17:46:26   1787s] *** Done Building Timing Graph (cpu=0:00:03.3 real=0:00:03.0 totSessionCpu=0:00:05.7 mem=0.0M)
[10/29 17:46:30   1787s] *** Done Building Timing Graph (cpu=0:00:03.3 real=0:00:03.0 totSessionCpu=0:00:05.7 mem=0.0M)
[10/29 17:46:26   1787s] ** Profile ** Overall slacks :  cpu=0:00:03.4, mem=0.0M
[10/29 17:46:30   1787s] ** Profile ** Overall slacks :  cpu=0:00:03.4, mem=0.0M
[10/29 17:46:26   1787s] ** Profile ** ff_n40C_1v95.hold_view slacks :  cpu=0:00:00.0, mem=0.0M
[10/29 17:46:30   1787s] ** Profile ** ff_n40C_1v95.hold_view slacks :  cpu=0:00:00.0, mem=0.0M
[10/29 17:46:26   1787s] ** Profile ** Total reports :  cpu=0:00:00.1, mem=0.0M
[10/29 17:46:30   1787s] ** Profile ** Total reports :  cpu=0:00:00.1, mem=0.0M
[10/29 17:46:26   1787s] ** Profile ** ff_n40C_1v95.hold_view reports :  cpu=0:00:00.1, mem=0.0M
[10/29 17:46:30   1787s] ** Profile ** ff_n40C_1v95.hold_view reports :  cpu=0:00:00.1, mem=0.0M
[10/29 17:46:26   1787s] *** QThread HoldRpt [finish] : cpu/real = 0:00:04.0/0:00:04.0 (1.0), mem = 0.0M
[10/29 17:46:30   1787s] *** QThread HoldRpt [finish] : cpu/real = 0:00:04.0/0:00:04.0 (1.0), mem = 0.0M
 
[10/29 17:46:30   1790s] _______________________________________________________________________
[10/29 17:46:30   1790s] ** Profile ** Overall slacks :  cpu=0:00:03.2, mem=3658.2M
[10/29 17:46:30   1790s] ** Profile ** ss_100C_1v60.setup_view slacks :  cpu=0:00:00.0, mem=3658.2M
[10/29 17:46:30   1790s] 2023/10/29 17:46:30 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:46:30   1790s] 2023/10/29 17:46:30 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:46:31   1790s] 2023/10/29 17:46:31 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:46:31   1790s] 2023/10/29 17:46:31 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:46:31   1790s] 2023/10/29 17:46:31 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:46:31   1790s] 2023/10/29 17:46:31 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:46:31   1791s] 2023/10/29 17:46:31 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:46:31   1791s] 2023/10/29 17:46:31 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:46:31   1791s] 2023/10/29 17:46:31 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:46:31   1791s] 2023/10/29 17:46:31 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:46:32   1791s] 2023/10/29 17:46:32 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:46:32   1791s] 2023/10/29 17:46:32 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:46:32   1791s] 2023/10/29 17:46:32 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:46:32   1791s] 2023/10/29 17:46:32 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:46:32   1791s] 2023/10/29 17:46:32 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:46:32   1791s] 2023/10/29 17:46:32 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:46:32   1791s] ** Profile ** Total reports :  cpu=0:00:00.6, mem=3640.2M
[10/29 17:46:32   1791s] ** Profile ** ss_100C_1v60.setup_view reports :  cpu=0:00:00.1, mem=3640.2M
[10/29 17:46:33   1791s] ** Profile ** DRVs :  cpu=0:00:00.5, mem=3640.2M
[10/29 17:46:33   1791s] 
[10/29 17:46:33   1791s] ------------------------------------------------------------
[10/29 17:46:33   1791s]      opt_design Final SI Timing Summary                             
[10/29 17:46:33   1791s] ------------------------------------------------------------
[10/29 17:46:33   1791s] 
[10/29 17:46:33   1791s] Setup views included:
[10/29 17:46:33   1791s]  ss_100C_1v60.setup_view 
[10/29 17:46:33   1791s] Hold  views included:
[10/29 17:46:33   1791s]  ff_n40C_1v95.hold_view
[10/29 17:46:33   1791s] 
[10/29 17:46:33   1791s] +--------------------+---------+---------+---------+
[10/29 17:46:33   1791s] |     Setup mode     |   all   | reg2reg | default |
[10/29 17:46:33   1791s] +--------------------+---------+---------+---------+
[10/29 17:46:33   1791s] |           WNS (ns):|  0.072  |  0.233  |  0.072  |
[10/29 17:46:33   1791s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[10/29 17:46:33   1791s] |    Violating Paths:|    0    |    0    |    0    |
[10/29 17:46:33   1791s] |          All Paths:|   20    |   16    |   20    |
[10/29 17:46:33   1791s] +--------------------+---------+---------+---------+
[10/29 17:46:33   1791s] |ss_100C_1v60.setup_view
[10/29 17:46:33   1791s] |                    |  0.072  |  0.233  |  0.072  |
[10/29 17:46:33   1791s] |                    |  0.000  |  0.000  |  0.000  |
[10/29 17:46:33   1791s] |                    |    0    |    0    |    0    |
[10/29 17:46:33   1791s] |                    |   20    |   16    |   20    |
[10/29 17:46:33   1791s] +--------------------+---------+---------+---------+
[10/29 17:46:33   1791s] 
[10/29 17:46:33   1791s] +--------------------+---------+---------+---------+
[10/29 17:46:33   1791s] |     Hold mode      |   all   | reg2reg | default |
[10/29 17:46:33   1791s] +--------------------+---------+---------+---------+
[10/29 17:46:33   1791s] |           WNS (ns):| -0.101  |  0.052  | -0.101  |
[10/29 17:46:33   1791s] |           TNS (ns):| -0.751  |  0.000  | -0.751  |
[10/29 17:46:33   1791s] |    Violating Paths:|   14    |    0    |   14    |
[10/29 17:46:33   1791s] |          All Paths:|   20    |   16    |   20    |
[10/29 17:46:33   1791s] +--------------------+---------+---------+---------+
[10/29 17:46:33   1791s] |ff_n40C_1v95.hold_view
[10/29 17:46:33   1791s] |                    | -0.101  |  0.052  | -0.101  |
[10/29 17:46:33   1791s] |                    | -0.751  |  0.000  | -0.751  |
[10/29 17:46:33   1791s] |                    |   14    |    0    |   14    |
[10/29 17:46:33   1791s] |                    |   20    |   16    |   20    |
[10/29 17:46:33   1791s] +--------------------+---------+---------+---------+
[10/29 17:46:33   1791s] 
[10/29 17:46:33   1791s] +----------------+-------------------------------+------------------+
[10/29 17:46:33   1791s] |                |              Real             |       Total      |
[10/29 17:46:33   1791s] |    DRVs        +------------------+------------+------------------|
[10/29 17:46:33   1791s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[10/29 17:46:33   1791s] +----------------+------------------+------------+------------------+
[10/29 17:46:33   1791s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[10/29 17:46:33   1791s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[10/29 17:46:33   1791s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[10/29 17:46:33   1791s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[10/29 17:46:33   1791s] +----------------+------------------+------------+------------------+
[10/29 17:46:33   1791s] 
[10/29 17:46:33   1791s] Density: 0.011%
[10/29 17:46:33   1791s]        (100.000% with Fillers)
[10/29 17:46:33   1791s] Total number of glitch violations: 0
[10/29 17:46:33   1791s] ------------------------------------------------------------
[10/29 17:46:33   1791s] ** Profile ** Report data :  cpu=0:00:00.0, mem=3640.2M
*** Final Summary (holdfix) CPU=0:00:09.6, REAL=0:00:12.0, MEM=3640.2M
[10/29 17:46:33   1791s] **opt_design ... cpu = 0:08:47, real = 0:08:14, mem = 2694.1M, totSessionCpu=0:29:52 **
[10/29 17:46:33   1791s]  ReSet Options after AAE Based Opt flow 
[10/29 17:46:33   1791s] Deleting Cell Server ...
[10/29 17:46:33   1791s] Deleting Lib Analyzer.
[10/29 17:46:33   1792s] Opt: RC extraction mode changed to 'detail'
[10/29 17:46:33   1792s] *** Finished opt_design ***
[10/29 17:46:33   1792s] cleaningup cpe interface
[10/29 17:46:33   1792s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:46:33   1792s] UM:                                       0.000 ns          0.072 ns  final
[10/29 17:47:39   1857s] [hotspot] +------------+---------------+---------------+
[10/29 17:47:39   1857s] [hotspot] |            |   max hotspot | total hotspot |
[10/29 17:47:39   1857s] [hotspot] +------------+---------------+---------------+
[10/29 17:47:40   1858s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[10/29 17:47:40   1858s] [hotspot] | normalized |          0.00 |          0.00 |
[10/29 17:47:40   1858s] [hotspot] +------------+---------------+---------------+
[10/29 17:47:40   1858s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/29 17:47:40   1859s] OPERPROF: Starting PlacementCheckFixedInst at level 1, MEM:3629.8M
[10/29 17:47:40   1859s] OPERPROF: Finished PlacementCheckFixedInst at level 1, CPU:0.086, REAL:0.087, MEM:3629.8M
[10/29 17:47:40   1859s] OPERPROF: Starting SiteArrayInit at level 1, MEM:3629.8M
[10/29 17:47:40   1859s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:3629.8M
[10/29 17:47:40   1859s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:3629.8M
[10/29 17:47:40   1859s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:3629.8M
[10/29 17:47:41   1859s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:3629.8M
[10/29 17:47:41   1859s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:3629.8M
[10/29 17:47:41   1859s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:3629.8M
[10/29 17:47:41   1859s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.010, REAL:0.010, MEM:3629.8M
[10/29 17:47:41   1859s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:3629.8M
[10/29 17:47:41   1859s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.037, REAL:0.037, MEM:3629.8M
[10/29 17:47:41   1859s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:3629.8M
[10/29 17:47:41   1859s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.000, MEM:3629.8M
[10/29 17:47:41   1859s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.624, REAL:0.629, MEM:3629.8M
[10/29 17:47:41   1859s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.624, REAL:0.630, MEM:3629.8M
[10/29 17:47:41   1859s] OPERPROF: Starting PlacementInitFence at level 1, MEM:3629.8M
[10/29 17:47:41   1859s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:3629.8M
[10/29 17:47:41   1859s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:3629.8M
[10/29 17:47:41   1859s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:3629.8M
[10/29 17:47:41   1860s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.160, REAL:0.162, MEM:3629.8M
[10/29 17:47:41   1860s] OPERPROF: Finished PlacementInitFence at level 1, CPU:0.184, REAL:0.186, MEM:3629.8M
[10/29 17:47:41   1860s] 
[10/29 17:47:43   1861s] OPERPROF: Starting CheckPlaceCleanup at level 1, MEM:3629.8M
[10/29 17:47:43   1861s] OPERPROF:   Starting PlacementCleanupFence at level 2, MEM:3629.8M
[10/29 17:47:43   1861s] OPERPROF:   Finished PlacementCleanupFence at level 2, CPU:0.023, REAL:0.024, MEM:3629.8M
[10/29 17:47:43   1862s] OPERPROF:   Starting spFreeFakeNetlist at level 2, MEM:3629.8M
[10/29 17:47:43   1862s] OPERPROF:   Finished spFreeFakeNetlist at level 2, CPU:0.000, REAL:0.000, MEM:3629.8M
[10/29 17:47:43   1862s] OPERPROF: Finished CheckPlaceCleanup at level 1, CPU:0.276, REAL:0.278, MEM:3629.8M
[10/29 17:47:44   1862s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/29 17:47:44   1862s] UM:        636.38            605          0.000 ns          0.072 ns  opt_design_postroute
[10/29 17:47:44   1862s] cleaningup cpe interface
[10/29 17:47:44   1862s] 
[10/29 17:47:44   1862s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:11:06 real=  0:10:31)
[10/29 17:47:44   1862s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[10/29 17:47:44   1862s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:02.5 real=0:00:04.6)
[10/29 17:47:44   1862s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:07.6 real=0:00:07.6)
[10/29 17:47:44   1862s] 	OPT_RUNTIME:        AreaReclaim (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[10/29 17:47:44   1862s] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=  0:01:00 real=0:00:54.9)
[10/29 17:47:44   1862s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[10/29 17:47:44   1862s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:18.8 real=0:00:18.9)
[10/29 17:47:44   1862s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:30.3 real=0:00:27.6)
[10/29 17:47:44   1862s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:47.5 real=0:00:44.7)
[10/29 17:47:44   1862s] 	OPT_RUNTIME:            holdOpt (count =  1): (cpu=  0:01:54 real=  0:01:52)
[10/29 17:47:44   1862s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:10.0 real=0:00:09.8)
[10/29 17:47:44   1862s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=  0:01:19 real=  0:01:00)
[10/29 17:47:44   1862s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:08.6 real=0:00:08.3)
[10/29 17:47:44   1862s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:31.8 real=0:00:29.1)
[10/29 17:47:44   1862s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=  0:01:10 real=  0:01:10)
[10/29 17:47:44   1862s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[10/29 17:47:44   1862s] Info: pop threads available for lower-level modules during optimization.
[10/29 17:47:44   1862s] Info: Destroy the CCOpt slew target map.
[10/29 17:47:44   1862s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[10/29 17:47:44   1862s] @file(par.tcl) 216: puts "write_db pre_write_regs" 
[10/29 17:47:44   1862s] write_db pre_write_regs
[10/29 17:47:44   1862s] @file(par.tcl) 217: write_db pre_write_regs
[10/29 17:47:44   1862s] #% Begin write_db save design ... (date=10/29 17:47:44, mem=2794.8M)
[10/29 17:47:44   1862s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/29 17:47:44   1862s] The in-memory database contained RC information but was not saved. To save 
[10/29 17:47:44   1862s] the RC information, use write_db's -rc_extract option. Note: Saving RC information can be quite large, 
[10/29 17:47:44   1862s] so it should only be saved when it is really desired.
[10/29 17:47:44   1862s] % Begin Save ccopt configuration ... (date=10/29 17:47:44, mem=2794.8M)
[10/29 17:47:44   1862s] % End Save ccopt configuration ... (date=10/29 17:47:44, total cpu=0:00:00.1, real=0:00:00.0, peak res=2795.1M, current mem=2795.1M)
[10/29 17:47:44   1862s] % Begin Save netlist data ... (date=10/29 17:47:44, mem=2795.2M)
[10/29 17:47:44   1862s] Writing Binary DB to pre_write_regs/fir.v.bin in multi-threaded mode...
[10/29 17:47:44   1862s] % End Save netlist data ... (date=10/29 17:47:44, total cpu=0:00:00.1, real=0:00:00.0, peak res=2795.5M, current mem=2795.5M)
[10/29 17:47:44   1862s] Saving symbol-table file in separate thread ...
[10/29 17:47:44   1862s] Saving congestion map file in separate thread ...
[10/29 17:47:44   1862s] Saving congestion map file pre_write_regs/fir.route.congmap.gz ...
[10/29 17:47:44   1862s] % Begin Save AAE data ... (date=10/29 17:47:44, mem=2796.0M)
[10/29 17:47:44   1862s] Saving AAE Data ...
[10/29 17:47:44   1863s] % End Save AAE data ... (date=10/29 17:47:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=2796.0M, current mem=2796.0M)
[10/29 17:47:44   1863s] 2023/10/29 17:47:44 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:47:44   1863s] 2023/10/29 17:47:44 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:47:44   1863s] 2023/10/29 17:47:44 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:47:44   1863s] 2023/10/29 17:47:44 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:47:44   1863s] % Begin Save clock tree data ... (date=10/29 17:47:44, mem=2796.2M)
[10/29 17:47:44   1863s] % End Save clock tree data ... (date=10/29 17:47:44, total cpu=0:00:00.1, real=0:00:00.0, peak res=2796.2M, current mem=2796.2M)
[10/29 17:47:44   1863s] Saving preference file pre_write_regs/gui.pref.tcl ...
[10/29 17:47:45   1863s] Saving mode setting ...
[10/29 17:47:45   1863s] Saving root attributes to be loaded post write_db ...
[10/29 17:47:45   1864s] Saving global file ...
[10/29 17:47:45   1864s] Saving root attributes to be loaded previous write_db ...
[10/29 17:47:45   1864s] 2023/10/29 17:47:45 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:47:45   1864s] 2023/10/29 17:47:45 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:47:45   1864s] Saving Drc markers ...
[10/29 17:47:45   1864s] ... No Drc file written since there is no markers found.
[10/29 17:47:46   1864s] % Begin Save routing data ... (date=10/29 17:47:45, mem=2801.4M)
[10/29 17:47:46   1864s] Saving route file ...
[10/29 17:47:46   1864s] 2023/10/29 17:47:46 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:47:46   1864s] 2023/10/29 17:47:46 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:47:46   1864s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=3629.8M) ***
[10/29 17:47:46   1864s] % End Save routing data ... (date=10/29 17:47:46, total cpu=0:00:00.1, real=0:00:00.0, peak res=2802.4M, current mem=2802.4M)
[10/29 17:47:46   1864s] Saving floorplan file in separate thread ...
[10/29 17:47:46   1864s] Saving PG Conn file in separate thread ...
[10/29 17:47:46   1864s] Saving placement file in separate thread ...
[10/29 17:47:46   1864s] ** Saving stdCellPlacement_binary (version# 2) ...
[10/29 17:47:46   1864s] 2023/10/29 17:47:46 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:47:46   1864s] 2023/10/29 17:47:46 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:47:47   1865s] *** Completed savePlace (cpu=0:00:01.1 real=0:00:01.0 mem=3677.8M) ***
[10/29 17:47:47   1865s] TAT_INFO: ::saveFPlan REAL = 1 : CPU = 0 : MEM = 0.
[10/29 17:47:47   1865s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[10/29 17:47:47   1865s] TAT_INFO: ::savePlace REAL = 1 : CPU = 0 : MEM = 0.
[10/29 17:47:47   1865s] Saving property file pre_write_regs/fir.prop
[10/29 17:47:47   1866s] *** Completed saveProperty (cpu=0:00:00.6 real=0:00:00.0 mem=3645.8M) ***
[10/29 17:47:47   1866s] #Saving pin access data to file pre_write_regs/fir.apa ...
[10/29 17:47:48   1866s] #
[10/29 17:47:48   1866s] % Begin Save power constraints data ... (date=10/29 17:47:48, mem=2803.9M)
[10/29 17:47:48   1866s] % End Save power constraints data ... (date=10/29 17:47:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=2803.9M, current mem=2803.9M)
[10/29 17:47:48   1866s] Saving CPF database ...
[10/29 17:47:48   1866s] *** End saving CPF database: cpu=0:00:00.06 real=0:00:00.00 ***
[10/29 17:47:50   1867s] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[10/29 17:47:50   1867s] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[10/29 17:47:50   1867s] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[10/29 17:47:50   1867s] Generated self-contained design pre_write_regs
[10/29 17:47:50   1867s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/29 17:47:50   1867s] #% End write_db save design ... (date=10/29 17:47:50, total cpu=0:00:04.9, real=0:00:06.0, peak res=2803.9M, current mem=2579.4M)
[10/29 17:47:50   1867s] 
[10/29 17:47:50   1867s] *** Summary of all messages that are not suppressed in this session:
[10/29 17:47:50   1867s] Severity  ID               Count  Summary                                  
[10/29 17:47:50   1867s] WARNING   IMPUDM-33            3  Global variable "%s" is obsolete and wil...
[10/29 17:47:50   1867s] *** Message Summary: 3 warning(s), 0 error(s)
[10/29 17:47:50   1867s] 
[10/29 17:47:50   1867s] @file(par.tcl) 218: puts "ln -sfn pre_write_regs latest" 
[10/29 17:47:50   1867s] ln -sfn pre_write_regs latest
[10/29 17:47:50   1867s] @file(par.tcl) 219: ln -sfn pre_write_regs latest
[10/29 17:47:50   1867s] @file(par.tcl) 221: set write_cells_ir "./find_regs_cells.json"
[10/29 17:47:50   1867s] @file(par.tcl) 222: set write_cells_ir [open $write_cells_ir "w"]
[10/29 17:47:50   1867s] @file(par.tcl) 223: puts $write_cells_ir "\["
[10/29 17:47:50   1867s] @file(par.tcl) 225: set refs [get_db [get_db lib_cells -if .is_sequential==true] .base_name]
[10/29 17:47:50   1867s] @file(par.tcl) 227: set len [llength $refs]
[10/29 17:47:50   1867s] @file(par.tcl) 229: for {set i 0} {$i < [llength $refs]} {incr i} {
[10/29 17:47:50   1867s]             if {$i == $len - 1} {
[10/29 17:47:50   1867s]                 puts $write_cells_ir "    \"[lindex $refs $i]\""
[10/29 17:47:50   1867s]             } else {
[10/29 17:47:50   1867s]                 puts $write_cells_ir "    \"[lindex $refs $i]\","
[10/29 17:47:50   1867s]             }
[10/29 17:47:50   1867s]         }
[10/29 17:47:50   1867s] @file(par.tcl) 237: puts $write_cells_ir "\]"
[10/29 17:47:50   1867s] @file(par.tcl) 238: close $write_cells_ir
[10/29 17:47:50   1867s] @file(par.tcl) 239: set write_regs_ir "./find_regs_paths.json"
[10/29 17:47:50   1867s] @file(par.tcl) 240: set write_regs_ir [open $write_regs_ir "w"]
[10/29 17:47:50   1867s] @file(par.tcl) 241: puts $write_regs_ir "\["
[10/29 17:47:50   1867s] @file(par.tcl) 243: set regs [get_db [get_db [all_registers -edge_triggered -output_pins] -if .direction==out] .name]
[10/29 17:47:50   1867s] @file(par.tcl) 245: set len [llength $regs]
[10/29 17:47:50   1867s] @file(par.tcl) 247: for {set i 0} {$i < [llength $regs]} {incr i} {
[10/29 17:47:50   1867s]             #regsub -all {/} [lindex $regs $i] . myreg
[10/29 17:47:50   1867s]             set myreg [lindex $regs $i]
[10/29 17:47:50   1867s]             if {$i == $len - 1} {
[10/29 17:47:50   1867s]                 puts $write_regs_ir "    \"$myreg\""
[10/29 17:47:50   1867s]             } else {
[10/29 17:47:50   1867s]                 puts $write_regs_ir "    \"$myreg\","
[10/29 17:47:50   1867s]             }
[10/29 17:47:50   1867s]         }
[10/29 17:47:50   1867s] @file(par.tcl) 257: puts $write_regs_ir "\]"
[10/29 17:47:50   1867s] @file(par.tcl) 259: close $write_regs_ir
[10/29 17:47:50   1867s] @file(par.tcl) 261: puts "write_db pre_sky130_connect_nets2" 
[10/29 17:47:50   1867s] write_db pre_sky130_connect_nets2
[10/29 17:47:50   1867s] @file(par.tcl) 262: write_db pre_sky130_connect_nets2
[10/29 17:47:50   1867s] #% Begin write_db save design ... (date=10/29 17:47:50, mem=2579.6M)
[10/29 17:47:50   1867s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/29 17:47:50   1867s] The in-memory database contained RC information but was not saved. To save 
[10/29 17:47:50   1867s] the RC information, use write_db's -rc_extract option. Note: Saving RC information can be quite large, 
[10/29 17:47:50   1867s] so it should only be saved when it is really desired.
[10/29 17:47:50   1867s] % Begin Save ccopt configuration ... (date=10/29 17:47:50, mem=2579.6M)
[10/29 17:47:50   1867s] % End Save ccopt configuration ... (date=10/29 17:47:50, total cpu=0:00:00.1, real=0:00:00.0, peak res=2579.6M, current mem=2579.6M)
[10/29 17:47:50   1867s] % Begin Save netlist data ... (date=10/29 17:47:50, mem=2579.6M)
[10/29 17:47:50   1867s] Writing Binary DB to pre_sky130_connect_nets2/fir.v.bin in multi-threaded mode...
[10/29 17:47:50   1867s] % End Save netlist data ... (date=10/29 17:47:50, total cpu=0:00:00.1, real=0:00:00.0, peak res=2581.7M, current mem=2581.7M)
[10/29 17:47:50   1867s] Saving symbol-table file in separate thread ...
[10/29 17:47:50   1867s] Saving congestion map file in separate thread ...
[10/29 17:47:50   1867s] Saving congestion map file pre_sky130_connect_nets2/fir.route.congmap.gz ...
[10/29 17:47:50   1867s] % Begin Save AAE data ... (date=10/29 17:47:50, mem=2581.7M)
[10/29 17:47:50   1867s] Saving AAE Data ...
[10/29 17:47:50   1868s] % End Save AAE data ... (date=10/29 17:47:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=2581.7M, current mem=2581.7M)
[10/29 17:47:50   1868s] 2023/10/29 17:47:50 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:47:50   1868s] 2023/10/29 17:47:50 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:47:50   1868s] 2023/10/29 17:47:50 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:47:50   1868s] 2023/10/29 17:47:50 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:47:51   1868s] % Begin Save clock tree data ... (date=10/29 17:47:50, mem=2581.7M)
[10/29 17:47:51   1868s] % End Save clock tree data ... (date=10/29 17:47:51, total cpu=0:00:00.2, real=0:00:00.0, peak res=2581.7M, current mem=2581.7M)
[10/29 17:47:51   1868s] Saving preference file pre_sky130_connect_nets2/gui.pref.tcl ...
[10/29 17:47:51   1869s] Saving mode setting ...
[10/29 17:47:51   1869s] Saving root attributes to be loaded post write_db ...
[10/29 17:47:51   1869s] Saving global file ...
[10/29 17:47:51   1869s] Saving root attributes to be loaded previous write_db ...
[10/29 17:47:52   1869s] 2023/10/29 17:47:52 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:47:52   1869s] 2023/10/29 17:47:52 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:47:52   1869s] Saving Drc markers ...
[10/29 17:47:52   1869s] ... No Drc file written since there is no markers found.
[10/29 17:47:52   1869s] % Begin Save routing data ... (date=10/29 17:47:52, mem=2587.8M)
[10/29 17:47:52   1869s] Saving route file ...
[10/29 17:47:52   1869s] 2023/10/29 17:47:52 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:47:52   1869s] 2023/10/29 17:47:52 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:47:52   1869s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=3579.3M) ***
[10/29 17:47:52   1869s] % End Save routing data ... (date=10/29 17:47:52, total cpu=0:00:00.1, real=0:00:00.0, peak res=2588.8M, current mem=2588.8M)
[10/29 17:47:52   1869s] Saving floorplan file in separate thread ...
[10/29 17:47:52   1869s] Saving PG Conn file in separate thread ...
[10/29 17:47:52   1869s] Saving placement file in separate thread ...
[10/29 17:47:52   1869s] ** Saving stdCellPlacement_binary (version# 2) ...
[10/29 17:47:52   1869s] 2023/10/29 17:47:52 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:47:52   1869s] 2023/10/29 17:47:52 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:47:53   1871s] *** Completed savePlace (cpu=0:00:01.3 real=0:00:01.0 mem=3595.3M) ***
[10/29 17:47:54   1871s] TAT_INFO: ::saveFPlan REAL = 2 : CPU = 1 : MEM = 0.
[10/29 17:47:54   1871s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[10/29 17:47:54   1871s] TAT_INFO: ::savePlace REAL = 1 : CPU = 0 : MEM = 0.
[10/29 17:47:54   1871s] Saving property file pre_sky130_connect_nets2/fir.prop
[10/29 17:47:54   1872s] *** Completed saveProperty (cpu=0:00:00.7 real=0:00:00.0 mem=3595.3M) ***
[10/29 17:47:54   1872s] #Saving pin access data to file pre_sky130_connect_nets2/fir.apa ...
[10/29 17:47:54   1872s] #
[10/29 17:47:54   1872s] % Begin Save power constraints data ... (date=10/29 17:47:54, mem=2592.3M)
[10/29 17:47:54   1872s] % End Save power constraints data ... (date=10/29 17:47:54, total cpu=0:00:00.1, real=0:00:00.0, peak res=2592.3M, current mem=2592.3M)
[10/29 17:47:54   1872s] Saving CPF database ...
[10/29 17:47:55   1872s] *** End saving CPF database: cpu=0:00:00.08 real=0:00:01.00 ***
[10/29 17:47:56   1873s] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[10/29 17:47:56   1873s] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[10/29 17:47:56   1873s] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[10/29 17:47:57   1873s] Generated self-contained design pre_sky130_connect_nets2
[10/29 17:47:57   1873s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/29 17:47:57   1873s] #% End write_db save design ... (date=10/29 17:47:57, total cpu=0:00:05.8, real=0:00:07.0, peak res=2592.3M, current mem=2568.5M)
[10/29 17:47:57   1873s] 
[10/29 17:47:57   1873s] *** Summary of all messages that are not suppressed in this session:
[10/29 17:47:57   1873s] Severity  ID               Count  Summary                                  
[10/29 17:47:57   1873s] WARNING   IMPUDM-33            3  Global variable "%s" is obsolete and wil...
[10/29 17:47:57   1873s] *** Message Summary: 3 warning(s), 0 error(s)
[10/29 17:47:57   1873s] 
[10/29 17:47:57   1873s] @file(par.tcl) 263: puts "ln -sfn pre_sky130_connect_nets2 latest" 
[10/29 17:47:57   1873s] ln -sfn pre_sky130_connect_nets2 latest
[10/29 17:47:57   1873s] @file(par.tcl) 264: ln -sfn pre_sky130_connect_nets2 latest
[10/29 17:47:57   1873s] @file(par.tcl) 265: connect_global_net VDD -type pg_pin -pin_base_name VPWR -all -auto_tie -netlist_override
[10/29 17:47:57   1873s] @file(par.tcl) 266: connect_global_net VDD -type net    -net_base_name VPWR -all -netlist_override
[10/29 17:47:57   1873s] @file(par.tcl) 267: connect_global_net VDD -type pg_pin -pin_base_name VPB -all -auto_tie -netlist_override
[10/29 17:47:57   1873s] @file(par.tcl) 268: connect_global_net VDD -type net    -net_base_name VPB -all -netlist_override
[10/29 17:47:57   1873s] @file(par.tcl) 269: connect_global_net VDD -type pg_pin -pin_base_name vdd -all -auto_tie -netlist_override
[10/29 17:47:57   1874s] @file(par.tcl) 270: connect_global_net VDD -type net    -net_base_name vdd -all -netlist_override
[10/29 17:47:57   1874s] @file(par.tcl) 271: connect_global_net VSS -type pg_pin -pin_base_name VGND -all -auto_tie -netlist_override
[10/29 17:47:58   1874s] @file(par.tcl) 272: connect_global_net VSS -type net    -net_base_name VGND -all -netlist_override
[10/29 17:47:58   1874s] @file(par.tcl) 273: connect_global_net VSS -type pg_pin -pin_base_name VNB -all -auto_tie -netlist_override
[10/29 17:47:58   1874s] @file(par.tcl) 274: connect_global_net VSS -type net    -net_base_name VNB -all -netlist_override
[10/29 17:47:58   1874s] @file(par.tcl) 275: connect_global_net VSS -type pg_pin -pin_base_name vss -all -auto_tie -netlist_override
[10/29 17:47:58   1874s] @file(par.tcl) 276: connect_global_net VSS -type net    -net_base_name vss -all -netlist_override
[10/29 17:47:58   1874s] @file(par.tcl) 277: puts "write_db pre_write_design" 
[10/29 17:47:58   1874s] write_db pre_write_design
[10/29 17:47:58   1874s] @file(par.tcl) 278: write_db pre_write_design
[10/29 17:47:58   1874s] #% Begin write_db save design ... (date=10/29 17:47:58, mem=2568.5M)
[10/29 17:47:58   1874s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/29 17:47:58   1874s] The in-memory database contained RC information but was not saved. To save 
[10/29 17:47:58   1874s] the RC information, use write_db's -rc_extract option. Note: Saving RC information can be quite large, 
[10/29 17:47:58   1874s] so it should only be saved when it is really desired.
[10/29 17:47:58   1874s] % Begin Save ccopt configuration ... (date=10/29 17:47:58, mem=2568.5M)
[10/29 17:47:58   1874s] % End Save ccopt configuration ... (date=10/29 17:47:58, total cpu=0:00:00.1, real=0:00:00.0, peak res=2568.5M, current mem=2568.5M)
[10/29 17:47:58   1874s] % Begin Save netlist data ... (date=10/29 17:47:58, mem=2568.5M)
[10/29 17:47:58   1874s] Writing Binary DB to pre_write_design/fir.v.bin in multi-threaded mode...
[10/29 17:47:58   1874s] % End Save netlist data ... (date=10/29 17:47:58, total cpu=0:00:00.1, real=0:00:00.0, peak res=2570.6M, current mem=2570.6M)
[10/29 17:47:58   1875s] Saving symbol-table file in separate thread ...
[10/29 17:47:58   1875s] Saving congestion map file in separate thread ...
[10/29 17:47:58   1875s] Saving congestion map file pre_write_design/fir.route.congmap.gz ...
[10/29 17:47:58   1875s] % Begin Save AAE data ... (date=10/29 17:47:58, mem=2570.6M)
[10/29 17:47:58   1875s] Saving AAE Data ...
[10/29 17:47:58   1875s] % End Save AAE data ... (date=10/29 17:47:58, total cpu=0:00:00.1, real=0:00:00.0, peak res=2570.6M, current mem=2570.6M)
[10/29 17:47:58   1875s] 2023/10/29 17:47:58 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:47:58   1875s] 2023/10/29 17:47:58 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:47:58   1875s] 2023/10/29 17:47:58 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:47:58   1875s] 2023/10/29 17:47:58 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:47:59   1875s] % Begin Save clock tree data ... (date=10/29 17:47:58, mem=2570.6M)
[10/29 17:47:59   1875s] % End Save clock tree data ... (date=10/29 17:47:59, total cpu=0:00:00.2, real=0:00:00.0, peak res=2570.6M, current mem=2570.6M)
[10/29 17:47:59   1875s] Saving preference file pre_write_design/gui.pref.tcl ...
[10/29 17:47:59   1876s] Saving mode setting ...
[10/29 17:47:59   1876s] Saving root attributes to be loaded post write_db ...
[10/29 17:47:59   1876s] Saving global file ...
[10/29 17:47:59   1876s] Saving root attributes to be loaded previous write_db ...
[10/29 17:48:00   1876s] 2023/10/29 17:48:00 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:48:00   1876s] 2023/10/29 17:48:00 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:48:00   1876s] Saving Drc markers ...
[10/29 17:48:00   1876s] ... No Drc file written since there is no markers found.
[10/29 17:48:00   1876s] % Begin Save routing data ... (date=10/29 17:48:00, mem=2577.1M)
[10/29 17:48:00   1876s] Saving route file ...
[10/29 17:48:00   1876s] 2023/10/29 17:48:00 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:48:00   1876s] 2023/10/29 17:48:00 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:48:00   1876s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=3595.3M) ***
[10/29 17:48:00   1876s] % End Save routing data ... (date=10/29 17:48:00, total cpu=0:00:00.1, real=0:00:00.0, peak res=2578.0M, current mem=2578.0M)
[10/29 17:48:00   1876s] Saving floorplan file in separate thread ...
[10/29 17:48:00   1876s] Saving PG Conn file in separate thread ...
[10/29 17:48:00   1876s] Saving placement file in separate thread ...
[10/29 17:48:00   1876s] ** Saving stdCellPlacement_binary (version# 2) ...
[10/29 17:48:00   1876s] 2023/10/29 17:48:00 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:48:00   1876s] 2023/10/29 17:48:00 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:48:01   1878s] *** Completed savePlace (cpu=0:00:01.2 real=0:00:01.0 mem=3643.3M) ***
[10/29 17:48:01   1878s] TAT_INFO: ::saveFPlan REAL = 1 : CPU = 0 : MEM = 0.
[10/29 17:48:01   1878s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[10/29 17:48:01   1878s] TAT_INFO: ::savePlace REAL = 1 : CPU = 0 : MEM = 0.
[10/29 17:48:01   1878s] Saving property file pre_write_design/fir.prop
[10/29 17:48:02   1878s] *** Completed saveProperty (cpu=0:00:00.6 real=0:00:01.0 mem=3611.3M) ***
[10/29 17:48:02   1878s] #Saving pin access data to file pre_write_design/fir.apa ...
[10/29 17:48:02   1878s] #
[10/29 17:48:02   1879s] % Begin Save power constraints data ... (date=10/29 17:48:02, mem=2581.5M)
[10/29 17:48:02   1879s] % End Save power constraints data ... (date=10/29 17:48:02, total cpu=0:00:00.1, real=0:00:00.0, peak res=2581.5M, current mem=2581.5M)
[10/29 17:48:02   1879s] Saving CPF database ...
[10/29 17:48:02   1879s] *** End saving CPF database: cpu=0:00:00.05 real=0:00:00.00 ***
[10/29 17:48:04   1879s] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[10/29 17:48:04   1879s] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[10/29 17:48:04   1879s] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[10/29 17:48:04   1879s] Generated self-contained design pre_write_design
[10/29 17:48:04   1879s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/29 17:48:04   1879s] #% End write_db save design ... (date=10/29 17:48:04, total cpu=0:00:05.0, real=0:00:06.0, peak res=2581.5M, current mem=2569.7M)
[10/29 17:48:04   1879s] 
[10/29 17:48:04   1879s] *** Summary of all messages that are not suppressed in this session:
[10/29 17:48:04   1879s] Severity  ID               Count  Summary                                  
[10/29 17:48:04   1879s] WARNING   IMPUDM-33            3  Global variable "%s" is obsolete and wil...
[10/29 17:48:04   1879s] *** Message Summary: 3 warning(s), 0 error(s)
[10/29 17:48:04   1879s] 
[10/29 17:48:04   1879s] @file(par.tcl) 279: puts "ln -sfn pre_write_design latest" 
[10/29 17:48:04   1879s] ln -sfn pre_write_design latest
[10/29 17:48:04   1879s] @file(par.tcl) 280: ln -sfn pre_write_design latest
[10/29 17:48:04   1879s] @file(par.tcl) 281: puts "write_db fir_FINAL -def -verilog" 
[10/29 17:48:04   1879s] write_db fir_FINAL -def -verilog
[10/29 17:48:04   1879s] @file(par.tcl) 282: write_db fir_FINAL -def -verilog
[10/29 17:48:04   1879s] #% Begin write_db save design ... (date=10/29 17:48:04, mem=2569.7M)
[10/29 17:48:04   1879s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/29 17:48:04   1879s] The in-memory database contained RC information but was not saved. To save 
[10/29 17:48:04   1879s] the RC information, use write_db's -rc_extract option. Note: Saving RC information can be quite large, 
[10/29 17:48:04   1879s] so it should only be saved when it is really desired.
[10/29 17:48:04   1879s] % Begin Save ccopt configuration ... (date=10/29 17:48:04, mem=2569.7M)
[10/29 17:48:04   1879s] % End Save ccopt configuration ... (date=10/29 17:48:04, total cpu=0:00:00.1, real=0:00:00.0, peak res=2569.7M, current mem=2569.7M)
[10/29 17:48:04   1880s] % Begin Save netlist data ... (date=10/29 17:48:04, mem=2569.7M)
[10/29 17:48:04   1880s] Writing Binary DB to fir_FINAL/fir.v.bin in multi-threaded mode...
[10/29 17:48:04   1880s] % End Save netlist data ... (date=10/29 17:48:04, total cpu=0:00:00.1, real=0:00:00.0, peak res=2571.8M, current mem=2571.8M)
[10/29 17:48:04   1880s] Writing Netlist "fir_FINAL/fir.v.gz" ...
[10/29 17:48:04   1880s] 2023/10/29 17:48:04 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:48:04   1880s] 2023/10/29 17:48:04 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:48:04   1880s] Saving symbol-table file in separate thread ...
[10/29 17:48:04   1880s] Saving congestion map file in separate thread ...
[10/29 17:48:04   1880s] Saving congestion map file fir_FINAL/fir.route.congmap.gz ...
[10/29 17:48:05   1880s] % Begin Save AAE data ... (date=10/29 17:48:04, mem=2571.9M)
[10/29 17:48:05   1880s] Saving AAE Data ...
[10/29 17:48:05   1880s] % End Save AAE data ... (date=10/29 17:48:05, total cpu=0:00:00.1, real=0:00:00.0, peak res=2571.9M, current mem=2571.9M)
[10/29 17:48:05   1880s] 2023/10/29 17:48:05 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:48:05   1880s] 2023/10/29 17:48:05 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:48:05   1880s] 2023/10/29 17:48:05 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:48:05   1880s] 2023/10/29 17:48:05 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:48:05   1880s] % Begin Save clock tree data ... (date=10/29 17:48:05, mem=2571.9M)
[10/29 17:48:05   1880s] % End Save clock tree data ... (date=10/29 17:48:05, total cpu=0:00:00.1, real=0:00:00.0, peak res=2571.9M, current mem=2571.9M)
[10/29 17:48:05   1880s] Saving preference file fir_FINAL/gui.pref.tcl ...
[10/29 17:48:05   1881s] Saving mode setting ...
[10/29 17:48:05   1881s] Saving root attributes to be loaded post write_db ...
[10/29 17:48:05   1881s] Saving global file ...
[10/29 17:48:05   1881s] Saving root attributes to be loaded previous write_db ...
[10/29 17:48:06   1881s] 2023/10/29 17:48:06 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:48:06   1881s] 2023/10/29 17:48:06 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:48:06   1881s] Saving Drc markers ...
[10/29 17:48:06   1881s] ... No Drc file written since there is no markers found.
[10/29 17:48:06   1881s] % Begin Save routing data ... (date=10/29 17:48:06, mem=2578.4M)
[10/29 17:48:06   1881s] Saving route file ...
[10/29 17:48:06   1881s] 2023/10/29 17:48:06 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:48:06   1881s] 2023/10/29 17:48:06 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:48:06   1881s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=3611.3M) ***
[10/29 17:48:06   1881s] % End Save routing data ... (date=10/29 17:48:06, total cpu=0:00:00.1, real=0:00:00.0, peak res=2579.4M, current mem=2579.4M)
[10/29 17:48:06   1881s] Saving Def ...
[10/29 17:48:06   1881s] Writing DEF file 'fir_FINAL/fir.def.gz', current time is Sun Oct 29 17:48:06 2023 ...
[10/29 17:48:06   1881s] unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
[10/29 17:48:06   1882s] 2023/10/29 17:48:06 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:48:06   1882s] 2023/10/29 17:48:06 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:48:10   1886s] DEF file 'fir_FINAL/fir.def.gz' is written, current time is Sun Oct 29 17:48:10 2023 ...
[10/29 17:48:10   1886s] Saving floorplan file in separate thread ...
[10/29 17:48:10   1886s] Saving PG Conn file in separate thread ...
[10/29 17:48:10   1886s] Saving placement file in separate thread ...
[10/29 17:48:10   1886s] ** Saving stdCellPlacement_binary (version# 2) ...
[10/29 17:48:10   1886s] 2023/10/29 17:48:10 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:48:10   1886s] 2023/10/29 17:48:10 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:48:11   1887s] *** Completed savePlace (cpu=0:00:01.1 real=0:00:01.0 mem=3627.3M) ***
[10/29 17:48:11   1887s] TAT_INFO: ::saveFPlan REAL = 1 : CPU = 0 : MEM = 0.
[10/29 17:48:11   1887s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[10/29 17:48:11   1887s] TAT_INFO: ::savePlace REAL = 1 : CPU = 0 : MEM = 0.
[10/29 17:48:11   1887s] Saving property file fir_FINAL/fir.prop
[10/29 17:48:12   1888s] *** Completed saveProperty (cpu=0:00:00.6 real=0:00:01.0 mem=3627.3M) ***
[10/29 17:48:12   1888s] #Saving pin access data to file fir_FINAL/fir.apa ...
[10/29 17:48:12   1888s] #
[10/29 17:48:12   1888s] % Begin Save power constraints data ... (date=10/29 17:48:12, mem=2638.9M)
[10/29 17:48:12   1888s] % End Save power constraints data ... (date=10/29 17:48:12, total cpu=0:00:00.1, real=0:00:00.0, peak res=2638.9M, current mem=2638.9M)
[10/29 17:48:12   1888s] Saving CPF database ...
[10/29 17:48:12   1888s] *** End saving CPF database: cpu=0:00:00.05 real=0:00:00.00 ***
[10/29 17:48:14   1888s] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[10/29 17:48:14   1888s] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[10/29 17:48:14   1888s] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[10/29 17:48:14   1888s] Generated self-contained design fir_FINAL
[10/29 17:48:14   1888s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/29 17:48:14   1888s] #% End write_db save design ... (date=10/29 17:48:14, total cpu=0:00:09.2, real=0:00:10.0, peak res=2638.9M, current mem=2581.4M)
[10/29 17:48:14   1888s] 
[10/29 17:48:14   1888s] *** Summary of all messages that are not suppressed in this session:
[10/29 17:48:14   1888s] Severity  ID               Count  Summary                                  
[10/29 17:48:14   1888s] WARNING   IMPUDM-33            3  Global variable "%s" is obsolete and wil...
[10/29 17:48:14   1888s] *** Message Summary: 3 warning(s), 0 error(s)
[10/29 17:48:14   1888s] 
[10/29 17:48:14   1888s] @file(par.tcl) 283: puts "set_db write_stream_virtual_connection false" 
[10/29 17:48:14   1888s] set_db write_stream_virtual_connection false
[10/29 17:48:14   1888s] @file(par.tcl) 284: set_db write_stream_virtual_connection false
[10/29 17:48:14   1888s] @file(par.tcl) 285: puts "connect_global_net VDD -type net -net_base_name VPWR" 
[10/29 17:48:14   1888s] connect_global_net VDD -type net -net_base_name VPWR
[10/29 17:48:14   1888s] @file(par.tcl) 286: connect_global_net VDD -type net -net_base_name VPWR
[10/29 17:48:14   1888s] @file(par.tcl) 287: puts "connect_global_net VDD -type net -net_base_name VPB" 
[10/29 17:48:14   1888s] connect_global_net VDD -type net -net_base_name VPB
[10/29 17:48:14   1888s] @file(par.tcl) 288: connect_global_net VDD -type net -net_base_name VPB
[10/29 17:48:14   1888s] @file(par.tcl) 289: puts "connect_global_net VDD -type net -net_base_name vdd" 
[10/29 17:48:14   1888s] connect_global_net VDD -type net -net_base_name vdd
[10/29 17:48:14   1888s] @file(par.tcl) 290: connect_global_net VDD -type net -net_base_name vdd
[10/29 17:48:14   1888s] @file(par.tcl) 291: puts "connect_global_net VSS -type net -net_base_name VGND" 
[10/29 17:48:14   1888s] connect_global_net VSS -type net -net_base_name VGND
[10/29 17:48:14   1888s] @file(par.tcl) 292: connect_global_net VSS -type net -net_base_name VGND
[10/29 17:48:14   1888s] @file(par.tcl) 293: puts "connect_global_net VSS -type net -net_base_name VNB" 
[10/29 17:48:14   1888s] connect_global_net VSS -type net -net_base_name VNB
[10/29 17:48:14   1888s] @file(par.tcl) 294: connect_global_net VSS -type net -net_base_name VNB
[10/29 17:48:14   1888s] @file(par.tcl) 295: puts "connect_global_net VSS -type net -net_base_name vss" 
[10/29 17:48:14   1888s] connect_global_net VSS -type net -net_base_name vss
[10/29 17:48:14   1888s] @file(par.tcl) 296: connect_global_net VSS -type net -net_base_name vss
[10/29 17:48:14   1888s] @file(par.tcl) 297: puts "write_netlist /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab2/build/par-rundir/fir.lvs.v -top_module_first -top_module fir -exclude_leaf_cells -phys -flat -exclude_insts_of_cells { sky130_fd_sc_hd__tap_1 sky130_fd_sc_hd__tap_2 sky130_fd_sc_hd__tapvgnd_1 sky130_fd_sc_hd__tapvpwrvgnd_1 sky130_fd_sc_hd__fill_1 sky130_fd_sc_hd__fill_2 sky130_fd_sc_hd__fill_4 sky130_fd_sc_hd__fill_8 sky130_fd_sc_hd__diode_2 } " 
[10/29 17:48:14   1888s] write_netlist /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab2/build/par-rundir/fir.lvs.v -top_module_first -top_module fir -exclude_leaf_cells -phys -flat -exclude_insts_of_cells { sky130_fd_sc_hd__tap_1 sky130_fd_sc_hd__tap_2 sky130_fd_sc_hd__tapvgnd_1 sky130_fd_sc_hd__tapvpwrvgnd_1 sky130_fd_sc_hd__fill_1 sky130_fd_sc_hd__fill_2 sky130_fd_sc_hd__fill_4 sky130_fd_sc_hd__fill_8 sky130_fd_sc_hd__diode_2 } 
[10/29 17:48:14   1888s] @file(par.tcl) 298: write_netlist /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab2/build/par-rundir/fir.lvs.v -top_module_first -top_module fir -exclude_leaf_cells -phys -flat -exclude_insts_of_cells { sky130_fd_sc_hd__tap_1 sky130_fd_sc_hd__tap_2 sky130_fd_sc_hd__tapvgnd_1 sky130_fd_sc_hd__tapvpwrvgnd_1 sky130_fd_sc_hd__fill_1 sky130_fd_sc_hd__fill_2 sky130_fd_sc_hd__fill_4 sky130_fd_sc_hd__fill_8 sky130_fd_sc_hd__diode_2 } 
[10/29 17:48:14   1888s] Writing Netlist "/home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab2/build/par-rundir/fir.lvs.v" ...
[10/29 17:48:14   1889s] **WARN: (IMPVL-535):	-topModuleFirst is not supported for saving physical netlist.  The option will be ignored.
[10/29 17:48:15   1889s] Pwr name (VDD).
[10/29 17:48:15   1889s] Gnd name (VSS).
[10/29 17:48:15   1889s] 1 Pwr names and 1 Gnd names.
[10/29 17:48:18   1893s] @file(par.tcl) 299: puts "write_netlist /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab2/build/par-rundir/fir.sim.v -top_module_first -top_module fir -exclude_leaf_cells -exclude_insts_of_cells { sky130_fd_sc_hd__tap_1 sky130_fd_sc_hd__tap_2 sky130_fd_sc_hd__tapvgnd_1 sky130_fd_sc_hd__tapvpwrvgnd_1 sky130_fd_sc_hd__fill_1 sky130_fd_sc_hd__fill_2 sky130_fd_sc_hd__fill_4 sky130_fd_sc_hd__fill_8 sky130_fd_sc_hd__diode_2 } " 
[10/29 17:48:18   1893s] write_netlist /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab2/build/par-rundir/fir.sim.v -top_module_first -top_module fir -exclude_leaf_cells -exclude_insts_of_cells { sky130_fd_sc_hd__tap_1 sky130_fd_sc_hd__tap_2 sky130_fd_sc_hd__tapvgnd_1 sky130_fd_sc_hd__tapvpwrvgnd_1 sky130_fd_sc_hd__fill_1 sky130_fd_sc_hd__fill_2 sky130_fd_sc_hd__fill_4 sky130_fd_sc_hd__fill_8 sky130_fd_sc_hd__diode_2 } 
[10/29 17:48:18   1893s] @file(par.tcl) 300: write_netlist /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab2/build/par-rundir/fir.sim.v -top_module_first -top_module fir -exclude_leaf_cells -exclude_insts_of_cells { sky130_fd_sc_hd__tap_1 sky130_fd_sc_hd__tap_2 sky130_fd_sc_hd__tapvgnd_1 sky130_fd_sc_hd__tapvpwrvgnd_1 sky130_fd_sc_hd__fill_1 sky130_fd_sc_hd__fill_2 sky130_fd_sc_hd__fill_4 sky130_fd_sc_hd__fill_8 sky130_fd_sc_hd__diode_2 } 
[10/29 17:48:18   1893s] Writing Netlist "/home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab2/build/par-rundir/fir.sim.v" ...
[10/29 17:48:19   1893s] @file(par.tcl) 301: puts "write_stream -mode ALL -format stream -map_file /home/ff/eecs151/fa23/hammer/hammer/technology/sky130/extra/sky130_lefpin.map -uniquify_cell_names -merge { /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/gds/sky130_ef_io.gds /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/gds/sky130_ef_io__gpiov2_pad_wrapped.gds /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/gds/sky130_fd_io.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_1024x32m8w8/sram22_1024x32m8w8.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_64x32m4w32/sram22_64x32m4w32.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_1024x32m8w32/sram22_1024x32m8w32.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_512x32m4w32/sram22_512x32m4w32.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_2048x32m8w8/sram22_2048x32m8w8.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_512x32m4w8/sram22_512x32m4w8.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_4096x32m8w8/sram22_4096x32m8w8.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_64x4m4w2/sram22_64x4m4w2.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_256x32m4w8/sram22_256x32m4w8.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_4096x8m8w8/sram22_4096x8m8w8.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_64x32m4w8/sram22_64x32m4w8.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_64x24m4w24/sram22_64x24m4w24.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_512x64m4w8/sram22_512x64m4w8.gds }  /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab2/build/par-rundir/fir.gds" 
[10/29 17:48:19   1893s] write_stream -mode ALL -format stream -map_file /home/ff/eecs151/fa23/hammer/hammer/technology/sky130/extra/sky130_lefpin.map -uniquify_cell_names -merge { /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/gds/sky130_ef_io.gds /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/gds/sky130_ef_io__gpiov2_pad_wrapped.gds /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/gds/sky130_fd_io.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_1024x32m8w8/sram22_1024x32m8w8.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_64x32m4w32/sram22_64x32m4w32.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_1024x32m8w32/sram22_1024x32m8w32.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_512x32m4w32/sram22_512x32m4w32.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_2048x32m8w8/sram22_2048x32m8w8.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_512x32m4w8/sram22_512x32m4w8.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_4096x32m8w8/sram22_4096x32m8w8.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_64x4m4w2/sram22_64x4m4w2.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_256x32m4w8/sram22_256x32m4w8.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_4096x8m8w8/sram22_4096x8m8w8.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_64x32m4w8/sram22_64x32m4w8.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_64x24m4w24/sram22_64x24m4w24.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_512x64m4w8/sram22_512x64m4w8.gds }  /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab2/build/par-rundir/fir.gds
[10/29 17:48:19   1893s] @file(par.tcl) 302: write_stream -mode ALL -format stream -map_file /home/ff/eecs151/fa23/hammer/hammer/technology/sky130/extra/sky130_lefpin.map -uniquify_cell_names -merge { /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/gds/sky130_ef_io.gds /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/gds/sky130_ef_io__gpiov2_pad_wrapped.gds /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/gds/sky130_fd_io.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_1024x32m8w8/sram22_1024x32m8w8.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_64x32m4w32/sram22_64x32m4w32.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_1024x32m8w32/sram22_1024x32m8w32.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_512x32m4w32/sram22_512x32m4w32.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_2048x32m8w8/sram22_2048x32m8w8.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_512x32m4w8/sram22_512x32m4w8.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_4096x32m8w8/sram22_4096x32m8w8.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_64x4m4w2/sram22_64x4m4w2.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_256x32m4w8/sram22_256x32m4w8.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_4096x8m8w8/sram22_4096x8m8w8.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_64x32m4w8/sram22_64x32m4w8.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_64x24m4w24/sram22_64x24m4w24.gds /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_512x64m4w8/sram22_512x64m4w8.gds }  /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab2/build/par-rundir/fir.gds
[10/29 17:48:19   1893s] Finding the highest version number among the merge files
[10/29 17:48:19   1893s] Merge file: /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds has version number: 3
[10/29 17:48:19   1893s] Merge file: /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/gds/sky130_ef_io.gds has version number: 3
[10/29 17:48:19   1893s] Merge file: /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/gds/sky130_ef_io__gpiov2_pad_wrapped.gds has version number: 3
[10/29 17:48:19   1893s] Merge file: /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/gds/sky130_fd_io.gds has version number: 3
[10/29 17:48:19   1893s] Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_1024x32m8w8/sram22_1024x32m8w8.gds has version number: 3
[10/29 17:48:19   1893s] Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_64x32m4w32/sram22_64x32m4w32.gds has version number: 3
[10/29 17:48:19   1893s] Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_1024x32m8w32/sram22_1024x32m8w32.gds has version number: 3
[10/29 17:48:19   1893s] Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_512x32m4w32/sram22_512x32m4w32.gds has version number: 3
[10/29 17:48:19   1893s] Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_2048x32m8w8/sram22_2048x32m8w8.gds has version number: 3
[10/29 17:48:19   1893s] Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_512x32m4w8/sram22_512x32m4w8.gds has version number: 3
[10/29 17:48:19   1893s] Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_4096x32m8w8/sram22_4096x32m8w8.gds has version number: 3
[10/29 17:48:19   1893s] Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_64x4m4w2/sram22_64x4m4w2.gds has version number: 3
[10/29 17:48:19   1893s] Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_256x32m4w8/sram22_256x32m4w8.gds has version number: 3
[10/29 17:48:19   1893s] Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_4096x8m8w8/sram22_4096x8m8w8.gds has version number: 3
[10/29 17:48:19   1893s] Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_64x32m4w8/sram22_64x32m4w8.gds has version number: 3
[10/29 17:48:19   1893s] Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_64x24m4w24/sram22_64x24m4w24.gds has version number: 3
[10/29 17:48:19   1893s] Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_512x64m4w8/sram22_512x64m4w8.gds has version number: 3
[10/29 17:48:19   1893s] 
[10/29 17:48:19   1893s] Parse map file...
[10/29 17:48:19   1893s] **WARN: (IMPOGDS-392):	Unknown layer poly 
[10/29 17:48:19   1893s] **WARN: (IMPOGDS-392):	Unknown layer poly 
[10/29 17:48:19   1893s] **WARN: (IMPOGDS-392):	Unknown layer licon1 
[10/29 17:48:19   1893s] **WARN: (IMPOGDS-392):	Unknown layer licon1 
[10/29 17:48:19   1893s] **WARN: (IMPOGDS-392):	Unknown layer licon1 
[10/29 17:48:19   1893s] DIEAREA         ALL                                  235   4Writing GDSII file ...
[10/29 17:48:19   1893s] 	****** db unit per micron = 1000 ******
[10/29 17:48:19   1893s] 	****** output gds2 file unit per micron = 1000 ******
[10/29 17:48:19   1893s] 	****** unit scaling factor = 1 ******
[10/29 17:48:19   1893s] Output for instance
[10/29 17:48:21   1895s] Output for bump
[10/29 17:48:21   1895s] Output for physical terminals
[10/29 17:48:21   1895s] Output for logical terminals
[10/29 17:48:21   1895s] Output for regular nets
[10/29 17:48:21   1895s] Output for special nets and metal fills
[10/29 17:48:21   1895s] Output for via structure generation
[10/29 17:48:21   1895s] Statistics for GDS generated (version 3)
[10/29 17:48:21   1895s] ----------------------------------------
[10/29 17:48:21   1895s] Stream Out Layer Mapping Information:
[10/29 17:48:21   1895s] GDS Layer Number          GDS Layer Name
[10/29 17:48:21   1895s] ----------------------------------------
[10/29 17:48:21   1895s]     67                               li1
[10/29 17:48:21   1895s]     67                              mcon
[10/29 17:48:21   1895s]     68                              met1
[10/29 17:48:21   1895s]     68                               via
[10/29 17:48:21   1895s]     69                              met2
[10/29 17:48:21   1895s]     69                              via2
[10/29 17:48:21   1895s]     70                              met3
[10/29 17:48:21   1895s]     70                              via3
[10/29 17:48:21   1895s]     71                              met4
[10/29 17:48:21   1895s]     71                              via4
[10/29 17:48:21   1895s]     72                              met5
[10/29 17:48:21   1895s]     68                              met1
[10/29 17:48:21   1895s]     69                              met2
[10/29 17:48:21   1895s]     70                              met3
[10/29 17:48:21   1895s]     71                              met4
[10/29 17:48:21   1895s]     72                              met5
[10/29 17:48:21   1895s] 
[10/29 17:48:21   1895s] 
[10/29 17:48:21   1895s] Stream Out Information Processed for GDS version 3:
[10/29 17:48:21   1895s] Units: 1000 DBU
[10/29 17:48:21   1895s] 
[10/29 17:48:21   1895s] Object                             Count
[10/29 17:48:21   1895s] ----------------------------------------
[10/29 17:48:21   1895s] Instances                        1982499
[10/29 17:48:21   1895s] 
[10/29 17:48:21   1895s] Ports/Pins                            44
[10/29 17:48:21   1895s]     metal layer met2                  26
[10/29 17:48:21   1895s]     metal layer met4                  18
[10/29 17:48:21   1895s] 
[10/29 17:48:21   1895s] Nets                                1345
[10/29 17:48:21   1895s]     metal layer li1                   24
[10/29 17:48:21   1895s]     metal layer met1                 912
[10/29 17:48:21   1895s]     metal layer met2                 362
[10/29 17:48:21   1895s]     metal layer met3                  36
[10/29 17:48:21   1895s]     metal layer met4                  11
[10/29 17:48:21   1895s] 
[10/29 17:48:21   1895s]     Via Instances                    794
[10/29 17:48:21   1895s] 
[10/29 17:48:21   1895s] Special Nets                        1956
[10/29 17:48:21   1895s]     metal layer met1                1464
[10/29 17:48:21   1895s]     metal layer met2                  68
[10/29 17:48:21   1895s]     metal layer met3                  90
[10/29 17:48:21   1895s]     metal layer met4                 100
[10/29 17:48:21   1895s]     metal layer met5                 234
[10/29 17:48:21   1895s] 
[10/29 17:48:21   1895s]     Via Instances                  69036
[10/29 17:48:21   1895s] 
[10/29 17:48:21   1895s] Metal Fills                            0
[10/29 17:48:21   1895s] 
[10/29 17:48:21   1895s]     Via Instances                      0
[10/29 17:48:21   1895s] 
[10/29 17:48:21   1895s] Metal FillOPCs                         0
[10/29 17:48:21   1895s] 
[10/29 17:48:21   1895s]     Via Instances                      0
[10/29 17:48:21   1895s] 
[10/29 17:48:21   1895s] Metal FillDRCs                         0
[10/29 17:48:21   1895s] 
[10/29 17:48:21   1895s]     Via Instances                      0
[10/29 17:48:21   1895s] 
[10/29 17:48:21   1895s] Text                                  22
[10/29 17:48:21   1895s]     metal layer met2                  13
[10/29 17:48:21   1895s]     metal layer met4                   9
[10/29 17:48:21   1895s] 
[10/29 17:48:21   1895s] 
[10/29 17:48:21   1895s] Blockages                              0
[10/29 17:48:21   1895s] 
[10/29 17:48:21   1895s] 
[10/29 17:48:21   1895s] Custom Text                            0
[10/29 17:48:21   1895s] 
[10/29 17:48:21   1895s] 
[10/29 17:48:21   1895s] Custom Box                             0
[10/29 17:48:21   1895s] 
[10/29 17:48:21   1895s] Trim Metal                             0
[10/29 17:48:21   1895s] 
[10/29 17:48:22   1896s] Merging with GDS libraries
[10/29 17:48:22   1896s] Scanning GDS file /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds to register cell name ......
[10/29 17:48:22   1896s] Scanning GDS file /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/gds/sky130_ef_io.gds to register cell name ......
[10/29 17:48:22   1896s] Scanning GDS file /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/gds/sky130_ef_io__gpiov2_pad_wrapped.gds to register cell name ......
[10/29 17:48:22   1896s] Scanning GDS file /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/gds/sky130_fd_io.gds to register cell name ......
[10/29 17:48:24   1899s] Scanning GDS file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_1024x32m8w8/sram22_1024x32m8w8.gds to register cell name ......
[10/29 17:48:25   1899s] Scanning GDS file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_64x32m4w32/sram22_64x32m4w32.gds to register cell name ......
[10/29 17:48:26   1900s] Scanning GDS file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_1024x32m8w32/sram22_1024x32m8w32.gds to register cell name ......
[10/29 17:48:26   1900s] Scanning GDS file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_512x32m4w32/sram22_512x32m4w32.gds to register cell name ......
[10/29 17:48:27   1901s] Scanning GDS file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_2048x32m8w8/sram22_2048x32m8w8.gds to register cell name ......
[10/29 17:48:28   1902s] Scanning GDS file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_512x32m4w8/sram22_512x32m4w8.gds to register cell name ......
[10/29 17:48:29   1903s] Scanning GDS file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_4096x32m8w8/sram22_4096x32m8w8.gds to register cell name ......
[10/29 17:48:30   1904s] Scanning GDS file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_64x4m4w2/sram22_64x4m4w2.gds to register cell name ......
[10/29 17:48:30   1904s] Scanning GDS file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_256x32m4w8/sram22_256x32m4w8.gds to register cell name ......
[10/29 17:48:31   1905s] Scanning GDS file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_4096x8m8w8/sram22_4096x8m8w8.gds to register cell name ......
[10/29 17:48:32   1906s] Scanning GDS file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_64x32m4w8/sram22_64x32m4w8.gds to register cell name ......
[10/29 17:48:33   1907s] Scanning GDS file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_64x24m4w24/sram22_64x24m4w24.gds to register cell name ......
[10/29 17:48:33   1907s] Scanning GDS file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_512x64m4w8/sram22_512x64m4w8.gds to register cell name ......
[10/29 17:48:34   1908s] Merging GDS file /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds ......
[10/29 17:48:34   1908s] 	****** Merge file: /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds has version number: 3.
[10/29 17:48:34   1908s] 	****** Merge file: /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds has units: 1000 per micron.
[10/29 17:48:34   1908s] 	****** unit scaling factor = 1 ******
[10/29 17:48:34   1908s] Merging GDS file /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/gds/sky130_ef_io.gds ......
[10/29 17:48:34   1908s] 	****** Merge file: /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/gds/sky130_ef_io.gds has version number: 3.
[10/29 17:48:34   1908s] 	****** Merge file: /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/gds/sky130_ef_io.gds has units: 1000 per micron.
[10/29 17:48:34   1908s] 	****** unit scaling factor = 1 ******
[10/29 17:48:34   1908s] Merging GDS file /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/gds/sky130_ef_io__gpiov2_pad_wrapped.gds ......
[10/29 17:48:34   1908s] 	****** Merge file: /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/gds/sky130_ef_io__gpiov2_pad_wrapped.gds has version number: 3.
[10/29 17:48:34   1908s] 	****** Merge file: /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/gds/sky130_ef_io__gpiov2_pad_wrapped.gds has units: 1000 per micron.
[10/29 17:48:34   1908s] 	****** unit scaling factor = 1 ******
[10/29 17:48:34   1908s] Merging GDS file /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/gds/sky130_fd_io.gds ......
[10/29 17:48:34   1908s] 	****** Merge file: /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/gds/sky130_fd_io.gds has version number: 3.
[10/29 17:48:34   1908s] 	****** Merge file: /home/ff/eecs151/fa23/pdk_mod/sky130/pdk/sky130A/libs.ref/sky130_fd_io/gds/sky130_fd_io.gds has units: 1000 per micron.
[10/29 17:48:34   1908s] 	****** unit scaling factor = 1 ******
[10/29 17:48:34   1908s] Merging GDS file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_1024x32m8w8/sram22_1024x32m8w8.gds ......
[10/29 17:48:34   1909s]     There are 1 structures renamed in file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_1024x32m8w8/sram22_1024x32m8w8.gds
[10/29 17:48:34   1909s] 	****** Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_1024x32m8w8/sram22_1024x32m8w8.gds has version number: 3.
[10/29 17:48:34   1909s] 	****** Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_1024x32m8w8/sram22_1024x32m8w8.gds has units: 1000 per micron.
[10/29 17:48:34   1909s] 	****** unit scaling factor = 1 ******
[10/29 17:48:35   1909s] Merging GDS file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_64x32m4w32/sram22_64x32m4w32.gds ......
[10/29 17:48:35   1909s]     There are 1 structures renamed in file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_64x32m4w32/sram22_64x32m4w32.gds
[10/29 17:48:35   1909s] 	****** Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_64x32m4w32/sram22_64x32m4w32.gds has version number: 3.
[10/29 17:48:35   1909s] 	****** Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_64x32m4w32/sram22_64x32m4w32.gds has units: 1000 per micron.
[10/29 17:48:35   1909s] 	****** unit scaling factor = 1 ******
[10/29 17:48:35   1909s] Merging GDS file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_1024x32m8w32/sram22_1024x32m8w32.gds ......
[10/29 17:48:35   1909s]     There are 1 structures renamed in file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_1024x32m8w32/sram22_1024x32m8w32.gds
[10/29 17:48:35   1909s] 	****** Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_1024x32m8w32/sram22_1024x32m8w32.gds has version number: 3.
[10/29 17:48:35   1909s] 	****** Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_1024x32m8w32/sram22_1024x32m8w32.gds has units: 1000 per micron.
[10/29 17:48:35   1909s] 	****** unit scaling factor = 1 ******
[10/29 17:48:35   1909s] Merging GDS file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_512x32m4w32/sram22_512x32m4w32.gds ......
[10/29 17:48:35   1909s]     There are 1 structures renamed in file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_512x32m4w32/sram22_512x32m4w32.gds
[10/29 17:48:35   1909s] 	****** Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_512x32m4w32/sram22_512x32m4w32.gds has version number: 3.
[10/29 17:48:35   1909s] 	****** Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_512x32m4w32/sram22_512x32m4w32.gds has units: 1000 per micron.
[10/29 17:48:35   1909s] 	****** unit scaling factor = 1 ******
[10/29 17:48:35   1909s] Merging GDS file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_2048x32m8w8/sram22_2048x32m8w8.gds ......
[10/29 17:48:35   1909s]     There are 1 structures renamed in file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_2048x32m8w8/sram22_2048x32m8w8.gds
[10/29 17:48:35   1909s] 	****** Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_2048x32m8w8/sram22_2048x32m8w8.gds has version number: 3.
[10/29 17:48:35   1909s] 	****** Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_2048x32m8w8/sram22_2048x32m8w8.gds has units: 1000 per micron.
[10/29 17:48:35   1909s] 	****** unit scaling factor = 1 ******
[10/29 17:48:35   1909s] Merging GDS file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_512x32m4w8/sram22_512x32m4w8.gds ......
[10/29 17:48:35   1909s]     There are 1 structures renamed in file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_512x32m4w8/sram22_512x32m4w8.gds
[10/29 17:48:35   1909s] 	****** Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_512x32m4w8/sram22_512x32m4w8.gds has version number: 3.
[10/29 17:48:35   1909s] 	****** Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_512x32m4w8/sram22_512x32m4w8.gds has units: 1000 per micron.
[10/29 17:48:35   1909s] 	****** unit scaling factor = 1 ******
[10/29 17:48:35   1909s] Merging GDS file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_4096x32m8w8/sram22_4096x32m8w8.gds ......
[10/29 17:48:35   1909s]     There are 1 structures renamed in file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_4096x32m8w8/sram22_4096x32m8w8.gds
[10/29 17:48:35   1909s] 	****** Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_4096x32m8w8/sram22_4096x32m8w8.gds has version number: 3.
[10/29 17:48:35   1909s] 	****** Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_4096x32m8w8/sram22_4096x32m8w8.gds has units: 1000 per micron.
[10/29 17:48:35   1909s] 	****** unit scaling factor = 1 ******
[10/29 17:48:36   1910s] Merging GDS file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_64x4m4w2/sram22_64x4m4w2.gds ......
[10/29 17:48:36   1910s]     There are 1 structures renamed in file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_64x4m4w2/sram22_64x4m4w2.gds
[10/29 17:48:36   1910s] 	****** Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_64x4m4w2/sram22_64x4m4w2.gds has version number: 3.
[10/29 17:48:36   1910s] 	****** Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_64x4m4w2/sram22_64x4m4w2.gds has units: 1000 per micron.
[10/29 17:48:36   1910s] 	****** unit scaling factor = 1 ******
[10/29 17:48:36   1910s] Merging GDS file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_256x32m4w8/sram22_256x32m4w8.gds ......
[10/29 17:48:36   1910s]     There are 1 structures renamed in file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_256x32m4w8/sram22_256x32m4w8.gds
[10/29 17:48:36   1910s] 	****** Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_256x32m4w8/sram22_256x32m4w8.gds has version number: 3.
[10/29 17:48:36   1910s] 	****** Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_256x32m4w8/sram22_256x32m4w8.gds has units: 1000 per micron.
[10/29 17:48:36   1910s] 	****** unit scaling factor = 1 ******
[10/29 17:48:36   1910s] Merging GDS file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_4096x8m8w8/sram22_4096x8m8w8.gds ......
[10/29 17:48:36   1910s]     There are 1 structures renamed in file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_4096x8m8w8/sram22_4096x8m8w8.gds
[10/29 17:48:36   1910s] 	****** Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_4096x8m8w8/sram22_4096x8m8w8.gds has version number: 3.
[10/29 17:48:36   1910s] 	****** Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_4096x8m8w8/sram22_4096x8m8w8.gds has units: 1000 per micron.
[10/29 17:48:36   1910s] 	****** unit scaling factor = 1 ******
[10/29 17:48:36   1910s] Merging GDS file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_64x32m4w8/sram22_64x32m4w8.gds ......
[10/29 17:48:36   1910s]     There are 1 structures renamed in file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_64x32m4w8/sram22_64x32m4w8.gds
[10/29 17:48:36   1910s] 	****** Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_64x32m4w8/sram22_64x32m4w8.gds has version number: 3.
[10/29 17:48:36   1910s] 	****** Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_64x32m4w8/sram22_64x32m4w8.gds has units: 1000 per micron.
[10/29 17:48:36   1910s] 	****** unit scaling factor = 1 ******
[10/29 17:48:36   1910s] Merging GDS file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_64x24m4w24/sram22_64x24m4w24.gds ......
[10/29 17:48:36   1910s]     There are 1 structures renamed in file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_64x24m4w24/sram22_64x24m4w24.gds
[10/29 17:48:36   1910s] 	****** Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_64x24m4w24/sram22_64x24m4w24.gds has version number: 3.
[10/29 17:48:36   1910s] 	****** Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_64x24m4w24/sram22_64x24m4w24.gds has units: 1000 per micron.
[10/29 17:48:36   1910s] 	****** unit scaling factor = 1 ******
[10/29 17:48:36   1910s] Merging GDS file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_512x64m4w8/sram22_512x64m4w8.gds ......
[10/29 17:48:36   1910s]     There are 1 structures renamed in file /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_512x64m4w8/sram22_512x64m4w8.gds
[10/29 17:48:36   1910s] 	****** Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_512x64m4w8/sram22_512x64m4w8.gds has version number: 3.
[10/29 17:48:36   1910s] 	****** Merge file: /home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros/sram22_512x64m4w8/sram22_512x64m4w8.gds has units: 1000 per micron.
[10/29 17:48:36   1910s] 	****** unit scaling factor = 1 ******
[10/29 17:48:37   1911s] ######Streamout is finished!
[10/29 17:48:37   1911s] @file(par.tcl) 303: puts "write_sdf /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab2/build/par-rundir/fir.par.sdf" 
[10/29 17:48:37   1911s] write_sdf /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab2/build/par-rundir/fir.par.sdf
[10/29 17:48:37   1911s] @file(par.tcl) 304: write_sdf /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab2/build/par-rundir/fir.par.sdf
[10/29 17:48:37   1911s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
[10/29 17:48:37   1911s] Starting SI iteration 1 using Infinite Timing Windows
[10/29 17:48:37   1911s] Begin IPO call back ...
[10/29 17:48:37   1911s] End IPO call back ...
[10/29 17:48:37   1911s] #################################################################################
[10/29 17:48:37   1911s] # Design Stage: PostRoute
[10/29 17:48:37   1911s] # Design Name: fir
[10/29 17:48:37   1911s] # Design Mode: 130nm
[10/29 17:48:37   1911s] # Analysis Mode: MMMC OCV 
[10/29 17:48:37   1911s] # Parasitics Mode: SPEF/RCDB
[10/29 17:48:37   1911s] # Signoff Settings: SI On 
[10/29 17:48:37   1911s] #################################################################################
[10/29 17:48:38   1912s] Topological Sorting (REAL = 0:00:01.0, MEM = 3585.1M, InitMEM = 3585.1M)
[10/29 17:48:38   1912s] Setting infinite Tws ...
[10/29 17:48:38   1912s] First Iteration Infinite Tw... 
[10/29 17:48:38   1912s] Calculate early delays in OCV mode...
[10/29 17:48:38   1912s] Calculate late delays in OCV mode...
[10/29 17:48:38   1912s] Calculate late delays in OCV mode...
[10/29 17:48:38   1912s] Calculate early delays in OCV mode...
[10/29 17:48:38   1912s] Start delay calculation (fullDC) (4 T). (MEM=3585.05)
[10/29 17:48:38   1912s] End AAE Lib Interpolated Model. (MEM=3601.26 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 17:48:38   1912s] Total number of fetched objects 178
[10/29 17:48:38   1912s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[10/29 17:48:38   1912s] AAE_INFO-618: Total number of nets in the design is 200,  96.5 percent of the nets selected for SI analysis
[10/29 17:48:38   1912s] Total number of fetched objects 178
[10/29 17:48:38   1912s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[10/29 17:48:38   1912s] AAE_INFO-618: Total number of nets in the design is 200,  96.5 percent of the nets selected for SI analysis
[10/29 17:48:38   1912s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 17:48:38   1912s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 17:48:38   1912s] End delay calculation. (MEM=3784.14 CPU=0:00:00.3 REAL=0:00:00.0)
[10/29 17:48:38   1912s] End delay calculation (fullDC). (MEM=3784.14 CPU=0:00:00.5 REAL=0:00:00.0)
[10/29 17:48:38   1912s] *** CDM Built up (cpu=0:00:01.3  real=0:00:01.0  mem= 3784.1M) ***
[10/29 17:48:38   1913s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3752.1M)
[10/29 17:48:38   1913s] Add other clocks and setupCteToAAEClockMapping during iter 1
[10/29 17:48:38   1913s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3784.1M)
[10/29 17:48:38   1913s] Starting SI iteration 2
[10/29 17:48:38   1913s] Calculate early delays in OCV mode...
[10/29 17:48:39   1913s] Calculate late delays in OCV mode...
[10/29 17:48:39   1913s] Calculate late delays in OCV mode...
[10/29 17:48:39   1913s] Calculate early delays in OCV mode...
[10/29 17:48:39   1913s] Start delay calculation (fullDC) (4 T). (MEM=3609.33)
[10/29 17:48:39   1913s] End AAE Lib Interpolated Model. (MEM=3609.33 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/29 17:48:39   1913s] Glitch Analysis: View ss_100C_1v60.setup_view -- Total Number of Nets Skipped = 0. 
[10/29 17:48:39   1913s] Glitch Analysis: View ss_100C_1v60.setup_view -- Total Number of Nets Analyzed = 0. 
[10/29 17:48:39   1913s] Total number of fetched objects 178
[10/29 17:48:39   1913s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[10/29 17:48:39   1913s] AAE_INFO-618: Total number of nets in the design is 200,  1.0 percent of the nets selected for SI analysis
[10/29 17:48:39   1913s] Glitch Analysis: View ff_n40C_1v95.hold_view -- Total Number of Nets Skipped = 0. 
[10/29 17:48:39   1913s] Glitch Analysis: View ff_n40C_1v95.hold_view -- Total Number of Nets Analyzed = 17. 
[10/29 17:48:39   1913s] Total number of fetched objects 178
[10/29 17:48:39   1913s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[10/29 17:48:39   1913s] AAE_INFO-618: Total number of nets in the design is 200,  14.0 percent of the nets selected for SI analysis
[10/29 17:48:39   1913s] End delay calculation. (MEM=3729.95 CPU=0:00:00.0 REAL=0:00:00.0)
[10/29 17:48:39   1913s] End delay calculation (fullDC). (MEM=3729.95 CPU=0:00:00.1 REAL=0:00:01.0)
[10/29 17:48:39   1913s] *** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 3730.0M) ***
[10/29 17:48:39   1913s] @file(par.tcl) 305: puts "set_db extract_rc_coupled true" 
[10/29 17:48:39   1913s] set_db extract_rc_coupled true
[10/29 17:48:39   1913s] @file(par.tcl) 306: set_db extract_rc_coupled true
[10/29 17:48:39   1913s] Closing parasitic data file '/tmp/innovus_temp_972235_eda-2.EECS.Berkeley.EDU_eecs151-aeq_4k4KkG/fir_972235_e7sFxf.rcdb.d'. 704 times net's RC data read were performed.
[10/29 17:48:39   1913s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or set_db  command. The parasitic data can be regenerated either by extracting the design using the extract_rc command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[10/29 17:48:39   1913s] Type 'man IMPEXT-3493' for more detail.
[10/29 17:48:39   1913s] @file(par.tcl) 307: puts "extract_rc" 
[10/29 17:48:39   1913s] extract_rc
[10/29 17:48:39   1913s] @file(par.tcl) 308: extract_rc
[10/29 17:48:39   1913s] Extraction called for design 'fir' of instances=1982499 and nets=200 using extraction engine 'post_route' at effort level 'low' .
[10/29 17:48:39   1913s] post_route (extract_rc_effort_level low) RC Extraction called for design fir.
[10/29 17:48:39   1913s] RC Extraction called in multi-corner(2) mode.
[10/29 17:48:39   1913s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/29 17:48:39   1913s] Type 'man IMPEXT-6197' for more detail.
[10/29 17:48:39   1913s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[10/29 17:48:39   1913s] * Layer Id             : 1 - M1
[10/29 17:48:39   1913s]       Thickness        : 0.1
[10/29 17:48:39   1913s]       Min Width        : 0.17
[10/29 17:48:39   1913s]       Layer Dielectric : 4.1
[10/29 17:48:39   1913s] * Layer Id             : 2 - M2
[10/29 17:48:39   1913s]       Thickness        : 0.35
[10/29 17:48:39   1913s]       Min Width        : 0.14
[10/29 17:48:39   1913s]       Layer Dielectric : 4.1
[10/29 17:48:39   1913s] * Layer Id             : 3 - M3
[10/29 17:48:39   1913s]       Thickness        : 0.35
[10/29 17:48:39   1913s]       Min Width        : 0.14
[10/29 17:48:39   1913s]       Layer Dielectric : 4.1
[10/29 17:48:39   1913s] * Layer Id             : 4 - M4
[10/29 17:48:39   1913s]       Thickness        : 0.8
[10/29 17:48:39   1913s]       Min Width        : 0.3
[10/29 17:48:39   1913s]       Layer Dielectric : 4.1
[10/29 17:48:39   1913s] * Layer Id             : 5 - M5
[10/29 17:48:39   1913s]       Thickness        : 0.8
[10/29 17:48:39   1913s]       Min Width        : 0.3
[10/29 17:48:39   1913s]       Layer Dielectric : 4.1
[10/29 17:48:39   1913s] * Layer Id             : 6 - M6
[10/29 17:48:39   1913s]       Thickness        : 1.2
[10/29 17:48:39   1913s]       Min Width        : 1.6
[10/29 17:48:39   1913s]       Layer Dielectric : 4.1
[10/29 17:48:39   1913s] extractDetailRC Option : -outfile /tmp/innovus_temp_972235_eda-2.EECS.Berkeley.EDU_eecs151-aeq_4k4KkG/fir_972235_e7sFxf.rcdb.d -maxResLength 200  -basic
[10/29 17:48:39   1913s] RC Mode: PostRoute extract_rc_effort_level low [Basic CapTable, LEF Resistances]
[10/29 17:48:39   1913s]       RC Corner Indexes            0       1   
[10/29 17:48:39   1913s] Capacitance Scaling Factor   : 1.00000 1.00000 
[10/29 17:48:39   1913s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[10/29 17:48:39   1913s] Resistance Scaling Factor    : 1.00000 1.00000 
[10/29 17:48:39   1913s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[10/29 17:48:39   1913s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[10/29 17:48:39   1913s] Shrink Factor                : 1.00000
[10/29 17:48:40   1914s] Initializing multi-corner resistance tables ...
[10/29 17:48:40   1914s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3715.7M)
[10/29 17:48:40   1914s] 2023/10/29 17:48:40 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:48:40   1914s] 2023/10/29 17:48:40 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:48:40   1914s] Creating parasitic data file '/tmp/innovus_temp_972235_eda-2.EECS.Berkeley.EDU_eecs151-aeq_4k4KkG/fir_972235_e7sFxf.rcdb.d' for storing RC.
[10/29 17:48:40   1914s] Extracted 10.0969% (CPU Time= 0:00:00.5  MEM= 3763.7M)
[10/29 17:48:40   1914s] Extracted 20.1131% (CPU Time= 0:00:00.5  MEM= 3763.7M)
[10/29 17:48:40   1914s] Extracted 30.1292% (CPU Time= 0:00:00.6  MEM= 3763.7M)
[10/29 17:48:40   1914s] Extracted 40.1454% (CPU Time= 0:00:00.6  MEM= 3763.7M)
[10/29 17:48:40   1914s] Extracted 50.1616% (CPU Time= 0:00:00.6  MEM= 3763.7M)
[10/29 17:48:40   1914s] Extracted 60.0969% (CPU Time= 0:00:00.6  MEM= 3763.7M)
[10/29 17:48:40   1914s] Extracted 70.1131% (CPU Time= 0:00:00.6  MEM= 3763.7M)
[10/29 17:48:40   1914s] Extracted 80.1292% (CPU Time= 0:00:00.6  MEM= 3763.7M)
[10/29 17:48:40   1914s] Extracted 90.1454% (CPU Time= 0:00:00.6  MEM= 3763.7M)
[10/29 17:48:40   1914s] Extracted 100% (CPU Time= 0:00:00.6  MEM= 3763.7M)
[10/29 17:48:40   1914s] Number of Extracted Resistors     : 2209
[10/29 17:48:40   1914s] Number of Extracted Ground Cap.   : 2274
[10/29 17:48:40   1914s] Number of Extracted Coupling Cap. : 2592
[10/29 17:48:40   1914s] Opening parasitic data file '/tmp/innovus_temp_972235_eda-2.EECS.Berkeley.EDU_eecs151-aeq_4k4KkG/fir_972235_e7sFxf.rcdb.d' for reading.
[10/29 17:48:40   1914s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=3fF, relative_c_threshold=0.03, and total_c_threshold=5fF.
[10/29 17:48:40   1914s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3739.7M)
[10/29 17:48:40   1914s] Creating parasitic data file '/tmp/innovus_temp_972235_eda-2.EECS.Berkeley.EDU_eecs151-aeq_4k4KkG/fir_972235_e7sFxf.rcdb_Filter.rcdb.d' for storing RC.
[10/29 17:48:41   1914s] 2023/10/29 17:48:41 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:48:41   1914s] 2023/10/29 17:48:41 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:48:41   1914s] Closing parasitic data file '/tmp/innovus_temp_972235_eda-2.EECS.Berkeley.EDU_eecs151-aeq_4k4KkG/fir_972235_e7sFxf.rcdb.d'. 178 times net's RC data read were performed.
[10/29 17:48:41   1914s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3739.680M)
[10/29 17:48:41   1914s] Opening parasitic data file '/tmp/innovus_temp_972235_eda-2.EECS.Berkeley.EDU_eecs151-aeq_4k4KkG/fir_972235_e7sFxf.rcdb.d' for reading.
[10/29 17:48:41   1914s] processing rcdb (/tmp/innovus_temp_972235_eda-2.EECS.Berkeley.EDU_eecs151-aeq_4k4KkG/fir_972235_e7sFxf.rcdb.d) for hinst (top) of cell (fir);
[10/29 17:48:41   1914s] 2023/10/29 17:48:41 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:48:41   1914s] 2023/10/29 17:48:41 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:48:41   1914s] 2023/10/29 17:48:41 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:48:41   1914s] 2023/10/29 17:48:41 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:48:41   1914s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=3739.680M)
[10/29 17:48:41   1914s] PostRoute (extract_rc_effort_level low) RC Extraction DONE (CPU Time: 0:00:01.3  Real Time: 0:00:02.0  MEM: 3739.680M)
[10/29 17:48:41   1914s] @file(par.tcl) 309: puts "write_parasitics -spef_file /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab2/build/par-rundir/fir.ss_100C_1v60.par.spef -rc_corner ss_100C_1v60.setup_rc" 
[10/29 17:48:41   1914s] write_parasitics -spef_file /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab2/build/par-rundir/fir.ss_100C_1v60.par.spef -rc_corner ss_100C_1v60.setup_rc
[10/29 17:48:41   1914s] @file(par.tcl) 310: write_parasitics -spef_file /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab2/build/par-rundir/fir.ss_100C_1v60.par.spef -rc_corner ss_100C_1v60.setup_rc
[10/29 17:48:41   1914s] Opening parasitic data file '/tmp/innovus_temp_972235_eda-2.EECS.Berkeley.EDU_eecs151-aeq_4k4KkG/fir_972235_e7sFxf.rcdb.d' for reading.
[10/29 17:48:41   1914s] RC Out has the following PVT Info:
[10/29 17:48:41   1914s]    RC:ss_100C_1v60.setup_rc, Operating temperature 100 C
[10/29 17:48:41   1914s] Dumping Spef file.....
[10/29 17:48:41   1914s] Printing D_NET...
[10/29 17:48:41   1914s] rcOut completed:: 10 % rcOut completed:: 20 % rcOut completed:: 30 % rcOut completed:: 40 % rcOut completed:: 50 % rcOut completed:: 60 % rcOut completed:: 80 % rcOut completed:: 90 % [10/29 17:48:41   1914s] Closing parasitic data file '/tmp/innovus_temp_972235_eda-2.EECS.Berkeley.EDU_eecs151-aeq_4k4KkG/fir_972235_e7sFxf.rcdb.d'. 178 times net's RC data read were performed.

[10/29 17:48:41   1914s] RC Out from RCDB Completed (CPU Time= 0:00:00.1  MEM= 3739.7M)
[10/29 17:48:41   1914s] @file(par.tcl) 311: puts "write_parasitics -spef_file /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab2/build/par-rundir/fir.ff_n40C_1v95.par.spef -rc_corner ff_n40C_1v95.hold_rc" 
[10/29 17:48:41   1914s] write_parasitics -spef_file /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab2/build/par-rundir/fir.ff_n40C_1v95.par.spef -rc_corner ff_n40C_1v95.hold_rc
[10/29 17:48:41   1914s] @file(par.tcl) 312: write_parasitics -spef_file /home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab2/build/par-rundir/fir.ff_n40C_1v95.par.spef -rc_corner ff_n40C_1v95.hold_rc
[10/29 17:48:41   1914s] Opening parasitic data file '/tmp/innovus_temp_972235_eda-2.EECS.Berkeley.EDU_eecs151-aeq_4k4KkG/fir_972235_e7sFxf.rcdb.d' for reading.
[10/29 17:48:41   1914s] RC Out has the following PVT Info:
[10/29 17:48:41   1914s]    RC:ff_n40C_1v95.hold_rc, Operating temperature -40 C
[10/29 17:48:41   1914s] Dumping Spef file.....
[10/29 17:48:41   1914s] Printing D_NET...
[10/29 17:48:41   1914s] rcOut completed:: 10 % rcOut completed:: 20 % rcOut completed:: 30 % rcOut completed:: 40 % rcOut completed:: 50 % rcOut completed:: 60 % rcOut completed:: 80 % rcOut completed:: 90 % 
[10/29 17:48:41   1915s] RC Out from RCDB Completed (CPU Time= 0:00:00.1  MEM= 3739.7M)
[10/29 17:48:41   1915s] Closing parasitic data file '/tmp/innovus_temp_972235_eda-2.EECS.Berkeley.EDU_eecs151-aeq_4k4KkG/fir_972235_e7sFxf.rcdb.d'. 178 times net's RC data read were performed.
[10/29 17:48:41   1915s] @file(par.tcl) 313: puts "write_db post_write_design" 
[10/29 17:48:41   1915s] write_db post_write_design
[10/29 17:48:41   1915s] @file(par.tcl) 314: write_db post_write_design
[10/29 17:48:41   1915s] #% Begin write_db save design ... (date=10/29 17:48:41, mem=2576.8M)
[10/29 17:48:41   1915s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/29 17:48:41   1915s] The in-memory database contained RC information but was not saved. To save 
[10/29 17:48:41   1915s] the RC information, use write_db's -rc_extract option. Note: Saving RC information can be quite large, 
[10/29 17:48:41   1915s] so it should only be saved when it is really desired.
[10/29 17:48:42   1915s] % Begin Save ccopt configuration ... (date=10/29 17:48:42, mem=2576.8M)
[10/29 17:48:42   1915s] % End Save ccopt configuration ... (date=10/29 17:48:42, total cpu=0:00:00.1, real=0:00:00.0, peak res=2576.9M, current mem=2576.9M)
[10/29 17:48:42   1915s] % Begin Save netlist data ... (date=10/29 17:48:42, mem=2576.9M)
[10/29 17:48:42   1915s] Writing Binary DB to post_write_design/fir.v.bin in multi-threaded mode...
[10/29 17:48:42   1915s] % End Save netlist data ... (date=10/29 17:48:42, total cpu=0:00:00.1, real=0:00:00.0, peak res=2581.0M, current mem=2581.0M)
[10/29 17:48:42   1915s] Saving symbol-table file in separate thread ...
[10/29 17:48:42   1915s] Saving congestion map file in separate thread ...
[10/29 17:48:42   1915s] Saving congestion map file post_write_design/fir.route.congmap.gz ...
[10/29 17:48:42   1915s] % Begin Save AAE data ... (date=10/29 17:48:42, mem=2587.4M)
[10/29 17:48:42   1915s] Saving AAE Data ...
[10/29 17:48:42   1915s] % End Save AAE data ... (date=10/29 17:48:42, total cpu=0:00:00.1, real=0:00:00.0, peak res=2587.4M, current mem=2587.4M)
[10/29 17:48:42   1915s] 2023/10/29 17:48:42 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:48:42   1915s] 2023/10/29 17:48:42 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:48:42   1915s] 2023/10/29 17:48:42 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:48:42   1915s] 2023/10/29 17:48:42 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:48:42   1915s] % Begin Save clock tree data ... (date=10/29 17:48:42, mem=2588.8M)
[10/29 17:48:42   1915s] % End Save clock tree data ... (date=10/29 17:48:42, total cpu=0:00:00.1, real=0:00:00.0, peak res=2588.8M, current mem=2588.8M)
[10/29 17:48:42   1915s] Saving preference file post_write_design/gui.pref.tcl ...
[10/29 17:48:43   1916s] Saving mode setting ...
[10/29 17:48:43   1916s] Saving root attributes to be loaded post write_db ...
[10/29 17:48:43   1916s] Saving global file ...
[10/29 17:48:43   1916s] Saving root attributes to be loaded previous write_db ...
[10/29 17:48:43   1916s] 2023/10/29 17:48:43 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:48:43   1916s] 2023/10/29 17:48:43 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:48:43   1916s] Saving Drc markers ...
[10/29 17:48:43   1916s] ... No Drc file written since there is no markers found.
[10/29 17:48:43   1917s] % Begin Save routing data ... (date=10/29 17:48:43, mem=2595.3M)
[10/29 17:48:43   1917s] Saving route file ...
[10/29 17:48:43   1917s] 2023/10/29 17:48:43 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:48:43   1917s] 2023/10/29 17:48:43 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:48:44   1917s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=3739.7M) ***
[10/29 17:48:44   1917s] % End Save routing data ... (date=10/29 17:48:44, total cpu=0:00:00.1, real=0:00:01.0, peak res=2596.3M, current mem=2596.3M)
[10/29 17:48:44   1917s] Saving floorplan file in separate thread ...
[10/29 17:48:44   1917s] Saving PG Conn file in separate thread ...
[10/29 17:48:44   1917s] Saving placement file in separate thread ...
[10/29 17:48:44   1917s] ** Saving stdCellPlacement_binary (version# 2) ...
[10/29 17:48:44   1917s] 2023/10/29 17:48:44 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[10/29 17:48:44   1917s] 2023/10/29 17:48:44 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[10/29 17:48:44   1918s] *** Completed savePlace (cpu=0:00:01.2 real=0:00:00.0 mem=3779.7M) ***
[10/29 17:48:44   1918s] TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
[10/29 17:48:44   1918s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[10/29 17:48:44   1918s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[10/29 17:48:44   1918s] Saving property file post_write_design/fir.prop
[10/29 17:48:45   1919s] *** Completed saveProperty (cpu=0:00:00.6 real=0:00:01.0 mem=3755.7M) ***
[10/29 17:48:45   1919s] #Saving pin access data to file post_write_design/fir.apa ...
[10/29 17:48:45   1919s] #
[10/29 17:48:45   1919s] % Begin Save power constraints data ... (date=10/29 17:48:45, mem=2599.5M)
[10/29 17:48:45   1919s] % End Save power constraints data ... (date=10/29 17:48:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=2599.5M, current mem=2599.5M)
[10/29 17:48:45   1919s] Saving CPF database ...
[10/29 17:48:45   1919s] *** End saving CPF database: cpu=0:00:00.07 real=0:00:00.00 ***
[10/29 17:48:47   1920s] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[10/29 17:48:47   1920s] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[10/29 17:48:47   1920s] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[10/29 17:48:47   1920s] Generated self-contained design post_write_design
[10/29 17:48:47   1920s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/29 17:48:48   1920s] #% End write_db save design ... (date=10/29 17:48:47, total cpu=0:00:05.0, real=0:00:07.0, peak res=2599.5M, current mem=2494.0M)
[10/29 17:48:48   1920s] 
[10/29 17:48:48   1920s] *** Summary of all messages that are not suppressed in this session:
[10/29 17:48:48   1920s] Severity  ID               Count  Summary                                  
[10/29 17:48:48   1920s] WARNING   IMPUDM-33            3  Global variable "%s" is obsolete and wil...
[10/29 17:48:48   1920s] *** Message Summary: 3 warning(s), 0 error(s)
[10/29 17:48:48   1920s] 
[10/29 17:48:48   1920s] @file(par.tcl) 315: puts "ln -sfn post_write_design latest" 
[10/29 17:48:48   1920s] ln -sfn post_write_design latest
[10/29 17:48:48   1920s] @file(par.tcl) 316: ln -sfn post_write_design latest
[10/29 17:48:48   1920s] @file(par.tcl) 317: puts "exit" 
[10/29 17:48:48   1920s] exit
[10/29 17:48:48   1920s] @file(par.tcl) 318: exit
[10/29 17:48:48   1920s] 
[10/29 17:48:48   1920s] --------------------------------------------------------------------------------
[10/29 17:48:48   1920s] Exiting Innovus on Sun Oct 29 17:48:48 2023
[10/29 17:48:48   1920s]   Total CPU time:     0:33:42
[10/29 17:48:48   1920s]   Total real time:    0:30:48
[10/29 17:48:48   1920s]   Peak memory (main): 3911.69MB
[10/29 17:48:48   1920s] 
[10/29 17:48:48   1920s] 
[10/29 17:48:48   1920s] *** Memory Usage v#1 (Current mem = 3584.797M, initial mem = 266.547M) ***
[10/29 17:48:48   1920s] 
[10/29 17:48:48   1920s] *** Summary of all messages that are not suppressed in this session:
[10/29 17:48:48   1920s] Severity  ID               Count  Summary                                  
[10/29 17:48:48   1920s] ERROR     IMPLF-24             2  Pin '%s' defined multiple times in same ...
[10/29 17:48:48   1920s] WARNING   IMPLF-200          668  Pin '%s' in macro '%s' has no ANTENNAGAT...
[10/29 17:48:48   1920s] WARNING   IMPLF-201          477  Pin '%s' in macro '%s' has no ANTENNADIF...
[10/29 17:48:48   1920s] WARNING   IMPLF-108            1  There is no overlap layer defined in any...
[10/29 17:48:48   1920s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[10/29 17:48:48   1920s] WARNING   IMPFP-3961           1  The techSite '%s' has no related standar...
[10/29 17:48:48   1920s] ERROR     IMPMSMV-3502         3  Power net %s is not associated with any ...
[10/29 17:48:48   1920s] WARNING   IMPCPF-980           1  Power domain %s is not bound to any libr...
[10/29 17:48:48   1920s] WARNING   IMPPTN-1250         12  Pin placement has been enabled on metal ...
[10/29 17:48:48   1920s] WARNING   IMPTS-419          113  Timing arc(s) mismatch found in cell '%s...
[10/29 17:48:48   1920s] WARNING   IMPOGDS-392          5  Unknown layer %s                         
[10/29 17:48:48   1920s] WARNING   IMPEXT-6197         13  The Cap table file is not specified. Thi...
[10/29 17:48:48   1920s] WARNING   IMPEXT-2766         12  The sheet resistance for layer %s is not...
[10/29 17:48:48   1920s] WARNING   IMPEXT-2773         12  The via resistance between layers %s and...
[10/29 17:48:48   1920s] WARNING   IMPEXT-2882          5  Unable to find the resistance for via '%...
[10/29 17:48:48   1920s] WARNING   IMPEXT-3493          2  The design extraction status has been re...
[10/29 17:48:48   1920s] WARNING   IMPEXT-3032          3  Because the cap table file was not provi...
[10/29 17:48:48   1920s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[10/29 17:48:48   1920s] WARNING   IMPVL-535            1  -topModuleFirst is not supported for sav...
[10/29 17:48:48   1920s] WARNING   IMPPP-133        795872  The block boundary of instance '%s' was ...
[10/29 17:48:48   1920s] WARNING   IMPSP-5134           2  Setting %s to %0.3f (microns) as a multi...
[10/29 17:48:48   1920s] ERROR     IMPSP-9022           2  Command '%s' completed with some error(s...
[10/29 17:48:48   1920s] WARNING   IMPSP-9025           3  No scan chain specified/traced.          
[10/29 17:48:48   1920s] ERROR     IMPSP-2002           2  Density too high (%.1f%%), stopping deta...
[10/29 17:48:48   1920s] WARNING   IMPSP-510            2  There is no SAMEMASK rule defined in the...
[10/29 17:48:48   1920s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[10/29 17:48:48   1920s] ERROR     IMPOPT-310           1  Design density (%.2f%%) exceeds/equals l...
[10/29 17:48:48   1920s] WARNING   IMPOPT-3564          3  The following cells are set dont_use tem...
[10/29 17:48:48   1920s] WARNING   IMPCCOPT-1361        9  Routing configuration for %s nets in clo...
[10/29 17:48:48   1920s] WARNING   IMPCCOPT-1183        3  The library has no usable balanced %ss f...
[10/29 17:48:48   1920s] WARNING   IMPCCOPT-1261       44  The skew target of %s for %s is too smal...
[10/29 17:48:48   1920s] WARNING   IMPUDM-33           30  Global variable "%s" is obsolete and wil...
[10/29 17:48:48   1920s] WARNING   SDF-808              1  The software is currently operating in a...
[10/29 17:48:48   1920s] WARNING   TCLCMD-958           2  Previously defined source objects for cl...
[10/29 17:48:48   1920s] WARNING   TCLCMD-1086          2  Clock group '%s' has already been define...
[10/29 17:48:48   1920s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[10/29 17:48:48   1920s] WARNING   TECHLIB-302         20  No function defined for cell '%s'. The c...
[10/29 17:48:48   1920s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[10/29 17:48:48   1920s] ERROR     TECHLIB-702         12  No pg_pin with name '%s' has been read i...
[10/29 17:48:48   1920s] WARNING   TECHLIB-905         14  Found a function attribute specified on ...
[10/29 17:48:48   1920s] WARNING   TECHLIB-1161         6  The library level attribute %s on line %...
[10/29 17:48:48   1920s] WARNING   TECHLIB-1320         4  The user-defined attribute '%s' is not p...
[10/29 17:48:48   1920s] WARNING   TECHLIB-1334        20  The group '%s' is not specified in the '...
[10/29 17:48:48   1920s] WARNING   TECHLIB-9153         6  Duplicate definition for attribute '%s' ...
[10/29 17:48:48   1920s] *** Message Summary: 797395 warning(s), 22 error(s)
[10/29 17:48:48   1920s] 
[10/29 17:48:48   1920s] --- Ending "Innovus" (totcpu=0:32:00, real=0:30:46, mem=3584.8M) ---
