{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.8,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.8,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 1.15007e-10,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 7.05905e-11,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 1.42258e-11,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 7.05905e-11,
	"finish__design__instance__count__class:buffer": 14,
	"finish__design__instance__area__class:buffer": 117.613,
	"finish__design__instance__count__class:timing_repair_buffer": 16,
	"finish__design__instance__area__class:timing_repair_buffer": 76.3232,
	"finish__design__instance__count__class:inverter": 6,
	"finish__design__instance__area__class:inverter": 22.5216,
	"finish__design__instance__count__class:multi_input_combinational_cell": 107,
	"finish__design__instance__area__class:multi_input_combinational_cell": 883.347,
	"finish__design__instance__count": 143,
	"finish__design__instance__area": 1099.8,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 1e+39,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.775498,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.852813,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 2.52566e-13,
	"finish__power__switching__total": 3.03824e-13,
	"finish__power__leakage__total": 4.46891e-10,
	"finish__power__total": 4.47447e-10,
	"finish__design__io": 20,
	"finish__design__die__area": 9596.16,
	"finish__design__core__area": 8805.95,
	"finish__design__instance__count": 251,
	"finish__design__instance__area": 1234.93,
	"finish__design__instance__count__stdcell": 251,
	"finish__design__instance__area__stdcell": 1234.93,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.140239,
	"finish__design__instance__utilization__stdcell": 0.140239,
	"finish__design__rows": 34,
	"finish__design__rows:unithd": 34,
	"finish__design__sites": 7038,
	"finish__design__sites:unithd": 7038,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}