 
****************************************
Report : qor
Design : core
Version: T-2022.03-SP3
Date   : Thu Jun  8 15:48:01 2023
****************************************


  Timing Path Group 'Inputs'
  -----------------------------------
  Levels of Logic:               9.00
  Critical Path Length:          3.58
  Critical Path Slack:           6.21
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'Outputs'
  -----------------------------------
  Levels of Logic:              44.00
  Critical Path Length:          9.83
  Critical Path Slack:           0.02
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'Regs_to_Regs'
  -----------------------------------
  Levels of Logic:              59.00
  Critical Path Length:          9.82
  Critical Path Slack:           0.00
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.00
  Total Hold Violation:         -0.10
  No. of Hold Violations:       54.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         39
  Hierarchical Port Count:       4245
  Leaf Cell Count:              31886
  Buf/Inv Cell Count:            2025
  Buf Cell Count:                 581
  Inv Cell Count:                1444
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     26550
  Sequential Cell Count:         5336
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    29477.322364
  Noncombinational Area: 23885.203134
  Buf/Inv Area:           1244.613997
  Total Buffer Area:           479.86
  Total Inverter Area:         764.75
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:             53362.525498
  Design Area:           53362.525498


  Design Rules
  -----------------------------------
  Total Number of Nets:         33617
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: linux-lab-045.ece.uw.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    2.95
  Logic Optimization:                  1.72
  Mapping Optimization:                9.37
  -----------------------------------------
  Overall Compile Time:               37.74
  Overall Compile Wall Clock Time:    18.68

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.10  Number of Violating Paths: 54

  --------------------------------------------------------------------


1
