
Tuya.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005f58  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000aa4  08006018  08006018  00016018  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006abc  08006abc  0002008c  2**0
                  CONTENTS
  4 .ARM          00000000  08006abc  08006abc  0002008c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006abc  08006abc  0002008c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006abc  08006abc  00016abc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006ac0  08006ac0  00016ac0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000008c  20000000  08006ac4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000018c  2000008c  08006b50  0002008c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000218  08006b50  00020218  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f879  00000000  00000000  000200b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002e11  00000000  00000000  0002f92d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c68  00000000  00000000  00032740  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000b30  00000000  00000000  000333a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000118fe  00000000  00000000  00033ed8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010be8  00000000  00000000  000457d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0005f233  00000000  00000000  000563be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000b55f1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002fa4  00000000  00000000  000b5644  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000008c 	.word	0x2000008c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08006000 	.word	0x08006000

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000090 	.word	0x20000090
 8000104:	08006000 	.word	0x08006000

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_shi>:
 8000118:	b403      	push	{r0, r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0040      	lsls	r0, r0, #1
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	5e09      	ldrsh	r1, [r1, r0]
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	448e      	add	lr, r1
 8000128:	bc03      	pop	{r0, r1}
 800012a:	4770      	bx	lr

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	; 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f806 	bl	8000240 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			; (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__aeabi_idiv0>:
 8000240:	4770      	bx	lr
 8000242:	46c0      	nop			; (mov r8, r8)

08000244 <__aeabi_f2uiz>:
 8000244:	219e      	movs	r1, #158	; 0x9e
 8000246:	b510      	push	{r4, lr}
 8000248:	05c9      	lsls	r1, r1, #23
 800024a:	1c04      	adds	r4, r0, #0
 800024c:	f000 fc8c 	bl	8000b68 <__aeabi_fcmpge>
 8000250:	2800      	cmp	r0, #0
 8000252:	d103      	bne.n	800025c <__aeabi_f2uiz+0x18>
 8000254:	1c20      	adds	r0, r4, #0
 8000256:	f000 fbfb 	bl	8000a50 <__aeabi_f2iz>
 800025a:	bd10      	pop	{r4, pc}
 800025c:	219e      	movs	r1, #158	; 0x9e
 800025e:	1c20      	adds	r0, r4, #0
 8000260:	05c9      	lsls	r1, r1, #23
 8000262:	f000 fa2d 	bl	80006c0 <__aeabi_fsub>
 8000266:	f000 fbf3 	bl	8000a50 <__aeabi_f2iz>
 800026a:	2380      	movs	r3, #128	; 0x80
 800026c:	061b      	lsls	r3, r3, #24
 800026e:	469c      	mov	ip, r3
 8000270:	4460      	add	r0, ip
 8000272:	e7f2      	b.n	800025a <__aeabi_f2uiz+0x16>

08000274 <__aeabi_fdiv>:
 8000274:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000276:	464f      	mov	r7, r9
 8000278:	4646      	mov	r6, r8
 800027a:	46d6      	mov	lr, sl
 800027c:	0245      	lsls	r5, r0, #9
 800027e:	b5c0      	push	{r6, r7, lr}
 8000280:	0047      	lsls	r7, r0, #1
 8000282:	1c0c      	adds	r4, r1, #0
 8000284:	0a6d      	lsrs	r5, r5, #9
 8000286:	0e3f      	lsrs	r7, r7, #24
 8000288:	0fc6      	lsrs	r6, r0, #31
 800028a:	2f00      	cmp	r7, #0
 800028c:	d066      	beq.n	800035c <__aeabi_fdiv+0xe8>
 800028e:	2fff      	cmp	r7, #255	; 0xff
 8000290:	d06c      	beq.n	800036c <__aeabi_fdiv+0xf8>
 8000292:	2300      	movs	r3, #0
 8000294:	00ea      	lsls	r2, r5, #3
 8000296:	2580      	movs	r5, #128	; 0x80
 8000298:	4699      	mov	r9, r3
 800029a:	469a      	mov	sl, r3
 800029c:	04ed      	lsls	r5, r5, #19
 800029e:	4315      	orrs	r5, r2
 80002a0:	3f7f      	subs	r7, #127	; 0x7f
 80002a2:	0260      	lsls	r0, r4, #9
 80002a4:	0061      	lsls	r1, r4, #1
 80002a6:	0a43      	lsrs	r3, r0, #9
 80002a8:	4698      	mov	r8, r3
 80002aa:	0e09      	lsrs	r1, r1, #24
 80002ac:	0fe4      	lsrs	r4, r4, #31
 80002ae:	2900      	cmp	r1, #0
 80002b0:	d048      	beq.n	8000344 <__aeabi_fdiv+0xd0>
 80002b2:	29ff      	cmp	r1, #255	; 0xff
 80002b4:	d010      	beq.n	80002d8 <__aeabi_fdiv+0x64>
 80002b6:	2280      	movs	r2, #128	; 0x80
 80002b8:	00d8      	lsls	r0, r3, #3
 80002ba:	04d2      	lsls	r2, r2, #19
 80002bc:	4302      	orrs	r2, r0
 80002be:	4690      	mov	r8, r2
 80002c0:	2000      	movs	r0, #0
 80002c2:	397f      	subs	r1, #127	; 0x7f
 80002c4:	464a      	mov	r2, r9
 80002c6:	0033      	movs	r3, r6
 80002c8:	1a7f      	subs	r7, r7, r1
 80002ca:	4302      	orrs	r2, r0
 80002cc:	496c      	ldr	r1, [pc, #432]	; (8000480 <__aeabi_fdiv+0x20c>)
 80002ce:	0092      	lsls	r2, r2, #2
 80002d0:	588a      	ldr	r2, [r1, r2]
 80002d2:	4063      	eors	r3, r4
 80002d4:	b2db      	uxtb	r3, r3
 80002d6:	4697      	mov	pc, r2
 80002d8:	2b00      	cmp	r3, #0
 80002da:	d16d      	bne.n	80003b8 <__aeabi_fdiv+0x144>
 80002dc:	2002      	movs	r0, #2
 80002de:	3fff      	subs	r7, #255	; 0xff
 80002e0:	e033      	b.n	800034a <__aeabi_fdiv+0xd6>
 80002e2:	2300      	movs	r3, #0
 80002e4:	4698      	mov	r8, r3
 80002e6:	0026      	movs	r6, r4
 80002e8:	4645      	mov	r5, r8
 80002ea:	4682      	mov	sl, r0
 80002ec:	4653      	mov	r3, sl
 80002ee:	2b02      	cmp	r3, #2
 80002f0:	d100      	bne.n	80002f4 <__aeabi_fdiv+0x80>
 80002f2:	e07f      	b.n	80003f4 <__aeabi_fdiv+0x180>
 80002f4:	2b03      	cmp	r3, #3
 80002f6:	d100      	bne.n	80002fa <__aeabi_fdiv+0x86>
 80002f8:	e094      	b.n	8000424 <__aeabi_fdiv+0x1b0>
 80002fa:	2b01      	cmp	r3, #1
 80002fc:	d017      	beq.n	800032e <__aeabi_fdiv+0xba>
 80002fe:	0038      	movs	r0, r7
 8000300:	307f      	adds	r0, #127	; 0x7f
 8000302:	2800      	cmp	r0, #0
 8000304:	dd5f      	ble.n	80003c6 <__aeabi_fdiv+0x152>
 8000306:	076b      	lsls	r3, r5, #29
 8000308:	d004      	beq.n	8000314 <__aeabi_fdiv+0xa0>
 800030a:	230f      	movs	r3, #15
 800030c:	402b      	ands	r3, r5
 800030e:	2b04      	cmp	r3, #4
 8000310:	d000      	beq.n	8000314 <__aeabi_fdiv+0xa0>
 8000312:	3504      	adds	r5, #4
 8000314:	012b      	lsls	r3, r5, #4
 8000316:	d503      	bpl.n	8000320 <__aeabi_fdiv+0xac>
 8000318:	0038      	movs	r0, r7
 800031a:	4b5a      	ldr	r3, [pc, #360]	; (8000484 <__aeabi_fdiv+0x210>)
 800031c:	3080      	adds	r0, #128	; 0x80
 800031e:	401d      	ands	r5, r3
 8000320:	28fe      	cmp	r0, #254	; 0xfe
 8000322:	dc67      	bgt.n	80003f4 <__aeabi_fdiv+0x180>
 8000324:	01ad      	lsls	r5, r5, #6
 8000326:	0a6d      	lsrs	r5, r5, #9
 8000328:	b2c0      	uxtb	r0, r0
 800032a:	e002      	b.n	8000332 <__aeabi_fdiv+0xbe>
 800032c:	001e      	movs	r6, r3
 800032e:	2000      	movs	r0, #0
 8000330:	2500      	movs	r5, #0
 8000332:	05c0      	lsls	r0, r0, #23
 8000334:	4328      	orrs	r0, r5
 8000336:	07f6      	lsls	r6, r6, #31
 8000338:	4330      	orrs	r0, r6
 800033a:	bce0      	pop	{r5, r6, r7}
 800033c:	46ba      	mov	sl, r7
 800033e:	46b1      	mov	r9, r6
 8000340:	46a8      	mov	r8, r5
 8000342:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000344:	2b00      	cmp	r3, #0
 8000346:	d12b      	bne.n	80003a0 <__aeabi_fdiv+0x12c>
 8000348:	2001      	movs	r0, #1
 800034a:	464a      	mov	r2, r9
 800034c:	0033      	movs	r3, r6
 800034e:	494e      	ldr	r1, [pc, #312]	; (8000488 <__aeabi_fdiv+0x214>)
 8000350:	4302      	orrs	r2, r0
 8000352:	0092      	lsls	r2, r2, #2
 8000354:	588a      	ldr	r2, [r1, r2]
 8000356:	4063      	eors	r3, r4
 8000358:	b2db      	uxtb	r3, r3
 800035a:	4697      	mov	pc, r2
 800035c:	2d00      	cmp	r5, #0
 800035e:	d113      	bne.n	8000388 <__aeabi_fdiv+0x114>
 8000360:	2304      	movs	r3, #4
 8000362:	4699      	mov	r9, r3
 8000364:	3b03      	subs	r3, #3
 8000366:	2700      	movs	r7, #0
 8000368:	469a      	mov	sl, r3
 800036a:	e79a      	b.n	80002a2 <__aeabi_fdiv+0x2e>
 800036c:	2d00      	cmp	r5, #0
 800036e:	d105      	bne.n	800037c <__aeabi_fdiv+0x108>
 8000370:	2308      	movs	r3, #8
 8000372:	4699      	mov	r9, r3
 8000374:	3b06      	subs	r3, #6
 8000376:	27ff      	movs	r7, #255	; 0xff
 8000378:	469a      	mov	sl, r3
 800037a:	e792      	b.n	80002a2 <__aeabi_fdiv+0x2e>
 800037c:	230c      	movs	r3, #12
 800037e:	4699      	mov	r9, r3
 8000380:	3b09      	subs	r3, #9
 8000382:	27ff      	movs	r7, #255	; 0xff
 8000384:	469a      	mov	sl, r3
 8000386:	e78c      	b.n	80002a2 <__aeabi_fdiv+0x2e>
 8000388:	0028      	movs	r0, r5
 800038a:	f000 fbf7 	bl	8000b7c <__clzsi2>
 800038e:	2776      	movs	r7, #118	; 0x76
 8000390:	1f43      	subs	r3, r0, #5
 8000392:	409d      	lsls	r5, r3
 8000394:	2300      	movs	r3, #0
 8000396:	427f      	negs	r7, r7
 8000398:	4699      	mov	r9, r3
 800039a:	469a      	mov	sl, r3
 800039c:	1a3f      	subs	r7, r7, r0
 800039e:	e780      	b.n	80002a2 <__aeabi_fdiv+0x2e>
 80003a0:	0018      	movs	r0, r3
 80003a2:	f000 fbeb 	bl	8000b7c <__clzsi2>
 80003a6:	4642      	mov	r2, r8
 80003a8:	1f43      	subs	r3, r0, #5
 80003aa:	2176      	movs	r1, #118	; 0x76
 80003ac:	409a      	lsls	r2, r3
 80003ae:	4249      	negs	r1, r1
 80003b0:	1a09      	subs	r1, r1, r0
 80003b2:	4690      	mov	r8, r2
 80003b4:	2000      	movs	r0, #0
 80003b6:	e785      	b.n	80002c4 <__aeabi_fdiv+0x50>
 80003b8:	21ff      	movs	r1, #255	; 0xff
 80003ba:	2003      	movs	r0, #3
 80003bc:	e782      	b.n	80002c4 <__aeabi_fdiv+0x50>
 80003be:	001e      	movs	r6, r3
 80003c0:	20ff      	movs	r0, #255	; 0xff
 80003c2:	2500      	movs	r5, #0
 80003c4:	e7b5      	b.n	8000332 <__aeabi_fdiv+0xbe>
 80003c6:	2301      	movs	r3, #1
 80003c8:	1a1b      	subs	r3, r3, r0
 80003ca:	2b1b      	cmp	r3, #27
 80003cc:	dcaf      	bgt.n	800032e <__aeabi_fdiv+0xba>
 80003ce:	379e      	adds	r7, #158	; 0x9e
 80003d0:	0029      	movs	r1, r5
 80003d2:	40bd      	lsls	r5, r7
 80003d4:	40d9      	lsrs	r1, r3
 80003d6:	1e6a      	subs	r2, r5, #1
 80003d8:	4195      	sbcs	r5, r2
 80003da:	430d      	orrs	r5, r1
 80003dc:	076b      	lsls	r3, r5, #29
 80003de:	d004      	beq.n	80003ea <__aeabi_fdiv+0x176>
 80003e0:	230f      	movs	r3, #15
 80003e2:	402b      	ands	r3, r5
 80003e4:	2b04      	cmp	r3, #4
 80003e6:	d000      	beq.n	80003ea <__aeabi_fdiv+0x176>
 80003e8:	3504      	adds	r5, #4
 80003ea:	016b      	lsls	r3, r5, #5
 80003ec:	d544      	bpl.n	8000478 <__aeabi_fdiv+0x204>
 80003ee:	2001      	movs	r0, #1
 80003f0:	2500      	movs	r5, #0
 80003f2:	e79e      	b.n	8000332 <__aeabi_fdiv+0xbe>
 80003f4:	20ff      	movs	r0, #255	; 0xff
 80003f6:	2500      	movs	r5, #0
 80003f8:	e79b      	b.n	8000332 <__aeabi_fdiv+0xbe>
 80003fa:	2580      	movs	r5, #128	; 0x80
 80003fc:	2600      	movs	r6, #0
 80003fe:	20ff      	movs	r0, #255	; 0xff
 8000400:	03ed      	lsls	r5, r5, #15
 8000402:	e796      	b.n	8000332 <__aeabi_fdiv+0xbe>
 8000404:	2300      	movs	r3, #0
 8000406:	4698      	mov	r8, r3
 8000408:	2080      	movs	r0, #128	; 0x80
 800040a:	03c0      	lsls	r0, r0, #15
 800040c:	4205      	tst	r5, r0
 800040e:	d009      	beq.n	8000424 <__aeabi_fdiv+0x1b0>
 8000410:	4643      	mov	r3, r8
 8000412:	4203      	tst	r3, r0
 8000414:	d106      	bne.n	8000424 <__aeabi_fdiv+0x1b0>
 8000416:	4645      	mov	r5, r8
 8000418:	4305      	orrs	r5, r0
 800041a:	026d      	lsls	r5, r5, #9
 800041c:	0026      	movs	r6, r4
 800041e:	20ff      	movs	r0, #255	; 0xff
 8000420:	0a6d      	lsrs	r5, r5, #9
 8000422:	e786      	b.n	8000332 <__aeabi_fdiv+0xbe>
 8000424:	2080      	movs	r0, #128	; 0x80
 8000426:	03c0      	lsls	r0, r0, #15
 8000428:	4305      	orrs	r5, r0
 800042a:	026d      	lsls	r5, r5, #9
 800042c:	20ff      	movs	r0, #255	; 0xff
 800042e:	0a6d      	lsrs	r5, r5, #9
 8000430:	e77f      	b.n	8000332 <__aeabi_fdiv+0xbe>
 8000432:	4641      	mov	r1, r8
 8000434:	016a      	lsls	r2, r5, #5
 8000436:	0148      	lsls	r0, r1, #5
 8000438:	4282      	cmp	r2, r0
 800043a:	d219      	bcs.n	8000470 <__aeabi_fdiv+0x1fc>
 800043c:	211b      	movs	r1, #27
 800043e:	2500      	movs	r5, #0
 8000440:	3f01      	subs	r7, #1
 8000442:	2601      	movs	r6, #1
 8000444:	0014      	movs	r4, r2
 8000446:	006d      	lsls	r5, r5, #1
 8000448:	0052      	lsls	r2, r2, #1
 800044a:	2c00      	cmp	r4, #0
 800044c:	db01      	blt.n	8000452 <__aeabi_fdiv+0x1de>
 800044e:	4290      	cmp	r0, r2
 8000450:	d801      	bhi.n	8000456 <__aeabi_fdiv+0x1e2>
 8000452:	1a12      	subs	r2, r2, r0
 8000454:	4335      	orrs	r5, r6
 8000456:	3901      	subs	r1, #1
 8000458:	2900      	cmp	r1, #0
 800045a:	d1f3      	bne.n	8000444 <__aeabi_fdiv+0x1d0>
 800045c:	1e50      	subs	r0, r2, #1
 800045e:	4182      	sbcs	r2, r0
 8000460:	0038      	movs	r0, r7
 8000462:	307f      	adds	r0, #127	; 0x7f
 8000464:	001e      	movs	r6, r3
 8000466:	4315      	orrs	r5, r2
 8000468:	2800      	cmp	r0, #0
 800046a:	dd00      	ble.n	800046e <__aeabi_fdiv+0x1fa>
 800046c:	e74b      	b.n	8000306 <__aeabi_fdiv+0x92>
 800046e:	e7aa      	b.n	80003c6 <__aeabi_fdiv+0x152>
 8000470:	211a      	movs	r1, #26
 8000472:	2501      	movs	r5, #1
 8000474:	1a12      	subs	r2, r2, r0
 8000476:	e7e4      	b.n	8000442 <__aeabi_fdiv+0x1ce>
 8000478:	01ad      	lsls	r5, r5, #6
 800047a:	2000      	movs	r0, #0
 800047c:	0a6d      	lsrs	r5, r5, #9
 800047e:	e758      	b.n	8000332 <__aeabi_fdiv+0xbe>
 8000480:	080060e0 	.word	0x080060e0
 8000484:	f7ffffff 	.word	0xf7ffffff
 8000488:	08006120 	.word	0x08006120

0800048c <__aeabi_fmul>:
 800048c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800048e:	4657      	mov	r7, sl
 8000490:	464e      	mov	r6, r9
 8000492:	4645      	mov	r5, r8
 8000494:	46de      	mov	lr, fp
 8000496:	0244      	lsls	r4, r0, #9
 8000498:	b5e0      	push	{r5, r6, r7, lr}
 800049a:	0045      	lsls	r5, r0, #1
 800049c:	1c0f      	adds	r7, r1, #0
 800049e:	0a64      	lsrs	r4, r4, #9
 80004a0:	0e2d      	lsrs	r5, r5, #24
 80004a2:	0fc6      	lsrs	r6, r0, #31
 80004a4:	2d00      	cmp	r5, #0
 80004a6:	d047      	beq.n	8000538 <__aeabi_fmul+0xac>
 80004a8:	2dff      	cmp	r5, #255	; 0xff
 80004aa:	d04d      	beq.n	8000548 <__aeabi_fmul+0xbc>
 80004ac:	2300      	movs	r3, #0
 80004ae:	2080      	movs	r0, #128	; 0x80
 80004b0:	469a      	mov	sl, r3
 80004b2:	469b      	mov	fp, r3
 80004b4:	00e4      	lsls	r4, r4, #3
 80004b6:	04c0      	lsls	r0, r0, #19
 80004b8:	4304      	orrs	r4, r0
 80004ba:	3d7f      	subs	r5, #127	; 0x7f
 80004bc:	0278      	lsls	r0, r7, #9
 80004be:	0a43      	lsrs	r3, r0, #9
 80004c0:	4699      	mov	r9, r3
 80004c2:	007a      	lsls	r2, r7, #1
 80004c4:	0ffb      	lsrs	r3, r7, #31
 80004c6:	4698      	mov	r8, r3
 80004c8:	0e12      	lsrs	r2, r2, #24
 80004ca:	464b      	mov	r3, r9
 80004cc:	d044      	beq.n	8000558 <__aeabi_fmul+0xcc>
 80004ce:	2aff      	cmp	r2, #255	; 0xff
 80004d0:	d011      	beq.n	80004f6 <__aeabi_fmul+0x6a>
 80004d2:	00d8      	lsls	r0, r3, #3
 80004d4:	2380      	movs	r3, #128	; 0x80
 80004d6:	04db      	lsls	r3, r3, #19
 80004d8:	4303      	orrs	r3, r0
 80004da:	4699      	mov	r9, r3
 80004dc:	2000      	movs	r0, #0
 80004de:	3a7f      	subs	r2, #127	; 0x7f
 80004e0:	18ad      	adds	r5, r5, r2
 80004e2:	4647      	mov	r7, r8
 80004e4:	4653      	mov	r3, sl
 80004e6:	4077      	eors	r7, r6
 80004e8:	1c69      	adds	r1, r5, #1
 80004ea:	2b0f      	cmp	r3, #15
 80004ec:	d83f      	bhi.n	800056e <__aeabi_fmul+0xe2>
 80004ee:	4a72      	ldr	r2, [pc, #456]	; (80006b8 <__aeabi_fmul+0x22c>)
 80004f0:	009b      	lsls	r3, r3, #2
 80004f2:	58d3      	ldr	r3, [r2, r3]
 80004f4:	469f      	mov	pc, r3
 80004f6:	35ff      	adds	r5, #255	; 0xff
 80004f8:	2b00      	cmp	r3, #0
 80004fa:	d000      	beq.n	80004fe <__aeabi_fmul+0x72>
 80004fc:	e079      	b.n	80005f2 <__aeabi_fmul+0x166>
 80004fe:	4652      	mov	r2, sl
 8000500:	2302      	movs	r3, #2
 8000502:	431a      	orrs	r2, r3
 8000504:	4692      	mov	sl, r2
 8000506:	2002      	movs	r0, #2
 8000508:	e7eb      	b.n	80004e2 <__aeabi_fmul+0x56>
 800050a:	4647      	mov	r7, r8
 800050c:	464c      	mov	r4, r9
 800050e:	4683      	mov	fp, r0
 8000510:	465b      	mov	r3, fp
 8000512:	2b02      	cmp	r3, #2
 8000514:	d028      	beq.n	8000568 <__aeabi_fmul+0xdc>
 8000516:	2b03      	cmp	r3, #3
 8000518:	d100      	bne.n	800051c <__aeabi_fmul+0x90>
 800051a:	e0c6      	b.n	80006aa <__aeabi_fmul+0x21e>
 800051c:	2b01      	cmp	r3, #1
 800051e:	d14f      	bne.n	80005c0 <__aeabi_fmul+0x134>
 8000520:	2000      	movs	r0, #0
 8000522:	2400      	movs	r4, #0
 8000524:	05c0      	lsls	r0, r0, #23
 8000526:	07ff      	lsls	r7, r7, #31
 8000528:	4320      	orrs	r0, r4
 800052a:	4338      	orrs	r0, r7
 800052c:	bcf0      	pop	{r4, r5, r6, r7}
 800052e:	46bb      	mov	fp, r7
 8000530:	46b2      	mov	sl, r6
 8000532:	46a9      	mov	r9, r5
 8000534:	46a0      	mov	r8, r4
 8000536:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000538:	2c00      	cmp	r4, #0
 800053a:	d171      	bne.n	8000620 <__aeabi_fmul+0x194>
 800053c:	2304      	movs	r3, #4
 800053e:	469a      	mov	sl, r3
 8000540:	3b03      	subs	r3, #3
 8000542:	2500      	movs	r5, #0
 8000544:	469b      	mov	fp, r3
 8000546:	e7b9      	b.n	80004bc <__aeabi_fmul+0x30>
 8000548:	2c00      	cmp	r4, #0
 800054a:	d163      	bne.n	8000614 <__aeabi_fmul+0x188>
 800054c:	2308      	movs	r3, #8
 800054e:	469a      	mov	sl, r3
 8000550:	3b06      	subs	r3, #6
 8000552:	25ff      	movs	r5, #255	; 0xff
 8000554:	469b      	mov	fp, r3
 8000556:	e7b1      	b.n	80004bc <__aeabi_fmul+0x30>
 8000558:	2b00      	cmp	r3, #0
 800055a:	d150      	bne.n	80005fe <__aeabi_fmul+0x172>
 800055c:	4652      	mov	r2, sl
 800055e:	3301      	adds	r3, #1
 8000560:	431a      	orrs	r2, r3
 8000562:	4692      	mov	sl, r2
 8000564:	2001      	movs	r0, #1
 8000566:	e7bc      	b.n	80004e2 <__aeabi_fmul+0x56>
 8000568:	20ff      	movs	r0, #255	; 0xff
 800056a:	2400      	movs	r4, #0
 800056c:	e7da      	b.n	8000524 <__aeabi_fmul+0x98>
 800056e:	4648      	mov	r0, r9
 8000570:	0c26      	lsrs	r6, r4, #16
 8000572:	0424      	lsls	r4, r4, #16
 8000574:	0c22      	lsrs	r2, r4, #16
 8000576:	0404      	lsls	r4, r0, #16
 8000578:	0c24      	lsrs	r4, r4, #16
 800057a:	464b      	mov	r3, r9
 800057c:	0020      	movs	r0, r4
 800057e:	0c1b      	lsrs	r3, r3, #16
 8000580:	4350      	muls	r0, r2
 8000582:	4374      	muls	r4, r6
 8000584:	435a      	muls	r2, r3
 8000586:	435e      	muls	r6, r3
 8000588:	1912      	adds	r2, r2, r4
 800058a:	0c03      	lsrs	r3, r0, #16
 800058c:	189b      	adds	r3, r3, r2
 800058e:	429c      	cmp	r4, r3
 8000590:	d903      	bls.n	800059a <__aeabi_fmul+0x10e>
 8000592:	2280      	movs	r2, #128	; 0x80
 8000594:	0252      	lsls	r2, r2, #9
 8000596:	4694      	mov	ip, r2
 8000598:	4466      	add	r6, ip
 800059a:	0400      	lsls	r0, r0, #16
 800059c:	041a      	lsls	r2, r3, #16
 800059e:	0c00      	lsrs	r0, r0, #16
 80005a0:	1812      	adds	r2, r2, r0
 80005a2:	0194      	lsls	r4, r2, #6
 80005a4:	1e60      	subs	r0, r4, #1
 80005a6:	4184      	sbcs	r4, r0
 80005a8:	0c1b      	lsrs	r3, r3, #16
 80005aa:	0e92      	lsrs	r2, r2, #26
 80005ac:	199b      	adds	r3, r3, r6
 80005ae:	4314      	orrs	r4, r2
 80005b0:	019b      	lsls	r3, r3, #6
 80005b2:	431c      	orrs	r4, r3
 80005b4:	011b      	lsls	r3, r3, #4
 80005b6:	d572      	bpl.n	800069e <__aeabi_fmul+0x212>
 80005b8:	2001      	movs	r0, #1
 80005ba:	0863      	lsrs	r3, r4, #1
 80005bc:	4004      	ands	r4, r0
 80005be:	431c      	orrs	r4, r3
 80005c0:	0008      	movs	r0, r1
 80005c2:	307f      	adds	r0, #127	; 0x7f
 80005c4:	2800      	cmp	r0, #0
 80005c6:	dd3c      	ble.n	8000642 <__aeabi_fmul+0x1b6>
 80005c8:	0763      	lsls	r3, r4, #29
 80005ca:	d004      	beq.n	80005d6 <__aeabi_fmul+0x14a>
 80005cc:	230f      	movs	r3, #15
 80005ce:	4023      	ands	r3, r4
 80005d0:	2b04      	cmp	r3, #4
 80005d2:	d000      	beq.n	80005d6 <__aeabi_fmul+0x14a>
 80005d4:	3404      	adds	r4, #4
 80005d6:	0123      	lsls	r3, r4, #4
 80005d8:	d503      	bpl.n	80005e2 <__aeabi_fmul+0x156>
 80005da:	3180      	adds	r1, #128	; 0x80
 80005dc:	0008      	movs	r0, r1
 80005de:	4b37      	ldr	r3, [pc, #220]	; (80006bc <__aeabi_fmul+0x230>)
 80005e0:	401c      	ands	r4, r3
 80005e2:	28fe      	cmp	r0, #254	; 0xfe
 80005e4:	dcc0      	bgt.n	8000568 <__aeabi_fmul+0xdc>
 80005e6:	01a4      	lsls	r4, r4, #6
 80005e8:	0a64      	lsrs	r4, r4, #9
 80005ea:	b2c0      	uxtb	r0, r0
 80005ec:	e79a      	b.n	8000524 <__aeabi_fmul+0x98>
 80005ee:	0037      	movs	r7, r6
 80005f0:	e78e      	b.n	8000510 <__aeabi_fmul+0x84>
 80005f2:	4652      	mov	r2, sl
 80005f4:	2303      	movs	r3, #3
 80005f6:	431a      	orrs	r2, r3
 80005f8:	4692      	mov	sl, r2
 80005fa:	2003      	movs	r0, #3
 80005fc:	e771      	b.n	80004e2 <__aeabi_fmul+0x56>
 80005fe:	4648      	mov	r0, r9
 8000600:	f000 fabc 	bl	8000b7c <__clzsi2>
 8000604:	464a      	mov	r2, r9
 8000606:	1f43      	subs	r3, r0, #5
 8000608:	409a      	lsls	r2, r3
 800060a:	1a2d      	subs	r5, r5, r0
 800060c:	4691      	mov	r9, r2
 800060e:	2000      	movs	r0, #0
 8000610:	3d76      	subs	r5, #118	; 0x76
 8000612:	e766      	b.n	80004e2 <__aeabi_fmul+0x56>
 8000614:	230c      	movs	r3, #12
 8000616:	469a      	mov	sl, r3
 8000618:	3b09      	subs	r3, #9
 800061a:	25ff      	movs	r5, #255	; 0xff
 800061c:	469b      	mov	fp, r3
 800061e:	e74d      	b.n	80004bc <__aeabi_fmul+0x30>
 8000620:	0020      	movs	r0, r4
 8000622:	f000 faab 	bl	8000b7c <__clzsi2>
 8000626:	2576      	movs	r5, #118	; 0x76
 8000628:	1f43      	subs	r3, r0, #5
 800062a:	409c      	lsls	r4, r3
 800062c:	2300      	movs	r3, #0
 800062e:	426d      	negs	r5, r5
 8000630:	469a      	mov	sl, r3
 8000632:	469b      	mov	fp, r3
 8000634:	1a2d      	subs	r5, r5, r0
 8000636:	e741      	b.n	80004bc <__aeabi_fmul+0x30>
 8000638:	2480      	movs	r4, #128	; 0x80
 800063a:	2700      	movs	r7, #0
 800063c:	20ff      	movs	r0, #255	; 0xff
 800063e:	03e4      	lsls	r4, r4, #15
 8000640:	e770      	b.n	8000524 <__aeabi_fmul+0x98>
 8000642:	2301      	movs	r3, #1
 8000644:	1a1b      	subs	r3, r3, r0
 8000646:	2b1b      	cmp	r3, #27
 8000648:	dd00      	ble.n	800064c <__aeabi_fmul+0x1c0>
 800064a:	e769      	b.n	8000520 <__aeabi_fmul+0x94>
 800064c:	319e      	adds	r1, #158	; 0x9e
 800064e:	0020      	movs	r0, r4
 8000650:	408c      	lsls	r4, r1
 8000652:	40d8      	lsrs	r0, r3
 8000654:	1e63      	subs	r3, r4, #1
 8000656:	419c      	sbcs	r4, r3
 8000658:	4304      	orrs	r4, r0
 800065a:	0763      	lsls	r3, r4, #29
 800065c:	d004      	beq.n	8000668 <__aeabi_fmul+0x1dc>
 800065e:	230f      	movs	r3, #15
 8000660:	4023      	ands	r3, r4
 8000662:	2b04      	cmp	r3, #4
 8000664:	d000      	beq.n	8000668 <__aeabi_fmul+0x1dc>
 8000666:	3404      	adds	r4, #4
 8000668:	0163      	lsls	r3, r4, #5
 800066a:	d51a      	bpl.n	80006a2 <__aeabi_fmul+0x216>
 800066c:	2001      	movs	r0, #1
 800066e:	2400      	movs	r4, #0
 8000670:	e758      	b.n	8000524 <__aeabi_fmul+0x98>
 8000672:	2080      	movs	r0, #128	; 0x80
 8000674:	03c0      	lsls	r0, r0, #15
 8000676:	4204      	tst	r4, r0
 8000678:	d009      	beq.n	800068e <__aeabi_fmul+0x202>
 800067a:	464b      	mov	r3, r9
 800067c:	4203      	tst	r3, r0
 800067e:	d106      	bne.n	800068e <__aeabi_fmul+0x202>
 8000680:	464c      	mov	r4, r9
 8000682:	4304      	orrs	r4, r0
 8000684:	0264      	lsls	r4, r4, #9
 8000686:	4647      	mov	r7, r8
 8000688:	20ff      	movs	r0, #255	; 0xff
 800068a:	0a64      	lsrs	r4, r4, #9
 800068c:	e74a      	b.n	8000524 <__aeabi_fmul+0x98>
 800068e:	2080      	movs	r0, #128	; 0x80
 8000690:	03c0      	lsls	r0, r0, #15
 8000692:	4304      	orrs	r4, r0
 8000694:	0264      	lsls	r4, r4, #9
 8000696:	0037      	movs	r7, r6
 8000698:	20ff      	movs	r0, #255	; 0xff
 800069a:	0a64      	lsrs	r4, r4, #9
 800069c:	e742      	b.n	8000524 <__aeabi_fmul+0x98>
 800069e:	0029      	movs	r1, r5
 80006a0:	e78e      	b.n	80005c0 <__aeabi_fmul+0x134>
 80006a2:	01a4      	lsls	r4, r4, #6
 80006a4:	2000      	movs	r0, #0
 80006a6:	0a64      	lsrs	r4, r4, #9
 80006a8:	e73c      	b.n	8000524 <__aeabi_fmul+0x98>
 80006aa:	2080      	movs	r0, #128	; 0x80
 80006ac:	03c0      	lsls	r0, r0, #15
 80006ae:	4304      	orrs	r4, r0
 80006b0:	0264      	lsls	r4, r4, #9
 80006b2:	20ff      	movs	r0, #255	; 0xff
 80006b4:	0a64      	lsrs	r4, r4, #9
 80006b6:	e735      	b.n	8000524 <__aeabi_fmul+0x98>
 80006b8:	08006160 	.word	0x08006160
 80006bc:	f7ffffff 	.word	0xf7ffffff

080006c0 <__aeabi_fsub>:
 80006c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80006c2:	4646      	mov	r6, r8
 80006c4:	46d6      	mov	lr, sl
 80006c6:	464f      	mov	r7, r9
 80006c8:	0243      	lsls	r3, r0, #9
 80006ca:	0a5b      	lsrs	r3, r3, #9
 80006cc:	00da      	lsls	r2, r3, #3
 80006ce:	4694      	mov	ip, r2
 80006d0:	024a      	lsls	r2, r1, #9
 80006d2:	b5c0      	push	{r6, r7, lr}
 80006d4:	0044      	lsls	r4, r0, #1
 80006d6:	0a56      	lsrs	r6, r2, #9
 80006d8:	1c05      	adds	r5, r0, #0
 80006da:	46b0      	mov	r8, r6
 80006dc:	0e24      	lsrs	r4, r4, #24
 80006de:	004e      	lsls	r6, r1, #1
 80006e0:	0992      	lsrs	r2, r2, #6
 80006e2:	001f      	movs	r7, r3
 80006e4:	0020      	movs	r0, r4
 80006e6:	4692      	mov	sl, r2
 80006e8:	0fed      	lsrs	r5, r5, #31
 80006ea:	0e36      	lsrs	r6, r6, #24
 80006ec:	0fc9      	lsrs	r1, r1, #31
 80006ee:	2eff      	cmp	r6, #255	; 0xff
 80006f0:	d100      	bne.n	80006f4 <__aeabi_fsub+0x34>
 80006f2:	e07f      	b.n	80007f4 <__aeabi_fsub+0x134>
 80006f4:	2201      	movs	r2, #1
 80006f6:	4051      	eors	r1, r2
 80006f8:	428d      	cmp	r5, r1
 80006fa:	d051      	beq.n	80007a0 <__aeabi_fsub+0xe0>
 80006fc:	1ba2      	subs	r2, r4, r6
 80006fe:	4691      	mov	r9, r2
 8000700:	2a00      	cmp	r2, #0
 8000702:	dc00      	bgt.n	8000706 <__aeabi_fsub+0x46>
 8000704:	e07e      	b.n	8000804 <__aeabi_fsub+0x144>
 8000706:	2e00      	cmp	r6, #0
 8000708:	d100      	bne.n	800070c <__aeabi_fsub+0x4c>
 800070a:	e099      	b.n	8000840 <__aeabi_fsub+0x180>
 800070c:	2cff      	cmp	r4, #255	; 0xff
 800070e:	d100      	bne.n	8000712 <__aeabi_fsub+0x52>
 8000710:	e08c      	b.n	800082c <__aeabi_fsub+0x16c>
 8000712:	2380      	movs	r3, #128	; 0x80
 8000714:	4652      	mov	r2, sl
 8000716:	04db      	lsls	r3, r3, #19
 8000718:	431a      	orrs	r2, r3
 800071a:	4692      	mov	sl, r2
 800071c:	464a      	mov	r2, r9
 800071e:	2301      	movs	r3, #1
 8000720:	2a1b      	cmp	r2, #27
 8000722:	dc08      	bgt.n	8000736 <__aeabi_fsub+0x76>
 8000724:	4653      	mov	r3, sl
 8000726:	2120      	movs	r1, #32
 8000728:	40d3      	lsrs	r3, r2
 800072a:	1a89      	subs	r1, r1, r2
 800072c:	4652      	mov	r2, sl
 800072e:	408a      	lsls	r2, r1
 8000730:	1e51      	subs	r1, r2, #1
 8000732:	418a      	sbcs	r2, r1
 8000734:	4313      	orrs	r3, r2
 8000736:	4662      	mov	r2, ip
 8000738:	1ad3      	subs	r3, r2, r3
 800073a:	015a      	lsls	r2, r3, #5
 800073c:	d400      	bmi.n	8000740 <__aeabi_fsub+0x80>
 800073e:	e0f3      	b.n	8000928 <__aeabi_fsub+0x268>
 8000740:	019b      	lsls	r3, r3, #6
 8000742:	099e      	lsrs	r6, r3, #6
 8000744:	0030      	movs	r0, r6
 8000746:	f000 fa19 	bl	8000b7c <__clzsi2>
 800074a:	3805      	subs	r0, #5
 800074c:	4086      	lsls	r6, r0
 800074e:	4284      	cmp	r4, r0
 8000750:	dd00      	ble.n	8000754 <__aeabi_fsub+0x94>
 8000752:	e0f7      	b.n	8000944 <__aeabi_fsub+0x284>
 8000754:	0032      	movs	r2, r6
 8000756:	1b04      	subs	r4, r0, r4
 8000758:	2020      	movs	r0, #32
 800075a:	3401      	adds	r4, #1
 800075c:	40e2      	lsrs	r2, r4
 800075e:	1b04      	subs	r4, r0, r4
 8000760:	40a6      	lsls	r6, r4
 8000762:	0033      	movs	r3, r6
 8000764:	1e5e      	subs	r6, r3, #1
 8000766:	41b3      	sbcs	r3, r6
 8000768:	2400      	movs	r4, #0
 800076a:	4313      	orrs	r3, r2
 800076c:	075a      	lsls	r2, r3, #29
 800076e:	d004      	beq.n	800077a <__aeabi_fsub+0xba>
 8000770:	220f      	movs	r2, #15
 8000772:	401a      	ands	r2, r3
 8000774:	2a04      	cmp	r2, #4
 8000776:	d000      	beq.n	800077a <__aeabi_fsub+0xba>
 8000778:	3304      	adds	r3, #4
 800077a:	015a      	lsls	r2, r3, #5
 800077c:	d400      	bmi.n	8000780 <__aeabi_fsub+0xc0>
 800077e:	e0d6      	b.n	800092e <__aeabi_fsub+0x26e>
 8000780:	1c62      	adds	r2, r4, #1
 8000782:	2cfe      	cmp	r4, #254	; 0xfe
 8000784:	d100      	bne.n	8000788 <__aeabi_fsub+0xc8>
 8000786:	e0da      	b.n	800093e <__aeabi_fsub+0x27e>
 8000788:	019b      	lsls	r3, r3, #6
 800078a:	0a5f      	lsrs	r7, r3, #9
 800078c:	b2d0      	uxtb	r0, r2
 800078e:	05c0      	lsls	r0, r0, #23
 8000790:	4338      	orrs	r0, r7
 8000792:	07ed      	lsls	r5, r5, #31
 8000794:	4328      	orrs	r0, r5
 8000796:	bce0      	pop	{r5, r6, r7}
 8000798:	46ba      	mov	sl, r7
 800079a:	46b1      	mov	r9, r6
 800079c:	46a8      	mov	r8, r5
 800079e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80007a0:	1ba2      	subs	r2, r4, r6
 80007a2:	4691      	mov	r9, r2
 80007a4:	2a00      	cmp	r2, #0
 80007a6:	dd63      	ble.n	8000870 <__aeabi_fsub+0x1b0>
 80007a8:	2e00      	cmp	r6, #0
 80007aa:	d100      	bne.n	80007ae <__aeabi_fsub+0xee>
 80007ac:	e099      	b.n	80008e2 <__aeabi_fsub+0x222>
 80007ae:	2cff      	cmp	r4, #255	; 0xff
 80007b0:	d03c      	beq.n	800082c <__aeabi_fsub+0x16c>
 80007b2:	2380      	movs	r3, #128	; 0x80
 80007b4:	4652      	mov	r2, sl
 80007b6:	04db      	lsls	r3, r3, #19
 80007b8:	431a      	orrs	r2, r3
 80007ba:	4692      	mov	sl, r2
 80007bc:	464a      	mov	r2, r9
 80007be:	2301      	movs	r3, #1
 80007c0:	2a1b      	cmp	r2, #27
 80007c2:	dc08      	bgt.n	80007d6 <__aeabi_fsub+0x116>
 80007c4:	4653      	mov	r3, sl
 80007c6:	2120      	movs	r1, #32
 80007c8:	40d3      	lsrs	r3, r2
 80007ca:	1a89      	subs	r1, r1, r2
 80007cc:	4652      	mov	r2, sl
 80007ce:	408a      	lsls	r2, r1
 80007d0:	1e51      	subs	r1, r2, #1
 80007d2:	418a      	sbcs	r2, r1
 80007d4:	4313      	orrs	r3, r2
 80007d6:	4463      	add	r3, ip
 80007d8:	015a      	lsls	r2, r3, #5
 80007da:	d400      	bmi.n	80007de <__aeabi_fsub+0x11e>
 80007dc:	e0a4      	b.n	8000928 <__aeabi_fsub+0x268>
 80007de:	3401      	adds	r4, #1
 80007e0:	2cff      	cmp	r4, #255	; 0xff
 80007e2:	d100      	bne.n	80007e6 <__aeabi_fsub+0x126>
 80007e4:	e0ab      	b.n	800093e <__aeabi_fsub+0x27e>
 80007e6:	2201      	movs	r2, #1
 80007e8:	4997      	ldr	r1, [pc, #604]	; (8000a48 <__aeabi_fsub+0x388>)
 80007ea:	401a      	ands	r2, r3
 80007ec:	085b      	lsrs	r3, r3, #1
 80007ee:	400b      	ands	r3, r1
 80007f0:	4313      	orrs	r3, r2
 80007f2:	e7bb      	b.n	800076c <__aeabi_fsub+0xac>
 80007f4:	2a00      	cmp	r2, #0
 80007f6:	d032      	beq.n	800085e <__aeabi_fsub+0x19e>
 80007f8:	428d      	cmp	r5, r1
 80007fa:	d035      	beq.n	8000868 <__aeabi_fsub+0x1a8>
 80007fc:	22ff      	movs	r2, #255	; 0xff
 80007fe:	4252      	negs	r2, r2
 8000800:	4691      	mov	r9, r2
 8000802:	44a1      	add	r9, r4
 8000804:	464a      	mov	r2, r9
 8000806:	2a00      	cmp	r2, #0
 8000808:	d051      	beq.n	80008ae <__aeabi_fsub+0x1ee>
 800080a:	1b30      	subs	r0, r6, r4
 800080c:	2c00      	cmp	r4, #0
 800080e:	d000      	beq.n	8000812 <__aeabi_fsub+0x152>
 8000810:	e09c      	b.n	800094c <__aeabi_fsub+0x28c>
 8000812:	4663      	mov	r3, ip
 8000814:	2b00      	cmp	r3, #0
 8000816:	d100      	bne.n	800081a <__aeabi_fsub+0x15a>
 8000818:	e0df      	b.n	80009da <__aeabi_fsub+0x31a>
 800081a:	3801      	subs	r0, #1
 800081c:	2800      	cmp	r0, #0
 800081e:	d100      	bne.n	8000822 <__aeabi_fsub+0x162>
 8000820:	e0f7      	b.n	8000a12 <__aeabi_fsub+0x352>
 8000822:	2eff      	cmp	r6, #255	; 0xff
 8000824:	d000      	beq.n	8000828 <__aeabi_fsub+0x168>
 8000826:	e099      	b.n	800095c <__aeabi_fsub+0x29c>
 8000828:	000d      	movs	r5, r1
 800082a:	4643      	mov	r3, r8
 800082c:	2b00      	cmp	r3, #0
 800082e:	d100      	bne.n	8000832 <__aeabi_fsub+0x172>
 8000830:	e085      	b.n	800093e <__aeabi_fsub+0x27e>
 8000832:	2780      	movs	r7, #128	; 0x80
 8000834:	03ff      	lsls	r7, r7, #15
 8000836:	431f      	orrs	r7, r3
 8000838:	027f      	lsls	r7, r7, #9
 800083a:	20ff      	movs	r0, #255	; 0xff
 800083c:	0a7f      	lsrs	r7, r7, #9
 800083e:	e7a6      	b.n	800078e <__aeabi_fsub+0xce>
 8000840:	4652      	mov	r2, sl
 8000842:	2a00      	cmp	r2, #0
 8000844:	d074      	beq.n	8000930 <__aeabi_fsub+0x270>
 8000846:	2201      	movs	r2, #1
 8000848:	4252      	negs	r2, r2
 800084a:	4690      	mov	r8, r2
 800084c:	44c1      	add	r9, r8
 800084e:	464a      	mov	r2, r9
 8000850:	2a00      	cmp	r2, #0
 8000852:	d100      	bne.n	8000856 <__aeabi_fsub+0x196>
 8000854:	e0c8      	b.n	80009e8 <__aeabi_fsub+0x328>
 8000856:	2cff      	cmp	r4, #255	; 0xff
 8000858:	d000      	beq.n	800085c <__aeabi_fsub+0x19c>
 800085a:	e75f      	b.n	800071c <__aeabi_fsub+0x5c>
 800085c:	e7e6      	b.n	800082c <__aeabi_fsub+0x16c>
 800085e:	2201      	movs	r2, #1
 8000860:	4051      	eors	r1, r2
 8000862:	42a9      	cmp	r1, r5
 8000864:	d000      	beq.n	8000868 <__aeabi_fsub+0x1a8>
 8000866:	e749      	b.n	80006fc <__aeabi_fsub+0x3c>
 8000868:	22ff      	movs	r2, #255	; 0xff
 800086a:	4252      	negs	r2, r2
 800086c:	4691      	mov	r9, r2
 800086e:	44a1      	add	r9, r4
 8000870:	464a      	mov	r2, r9
 8000872:	2a00      	cmp	r2, #0
 8000874:	d043      	beq.n	80008fe <__aeabi_fsub+0x23e>
 8000876:	1b31      	subs	r1, r6, r4
 8000878:	2c00      	cmp	r4, #0
 800087a:	d100      	bne.n	800087e <__aeabi_fsub+0x1be>
 800087c:	e08c      	b.n	8000998 <__aeabi_fsub+0x2d8>
 800087e:	2eff      	cmp	r6, #255	; 0xff
 8000880:	d100      	bne.n	8000884 <__aeabi_fsub+0x1c4>
 8000882:	e092      	b.n	80009aa <__aeabi_fsub+0x2ea>
 8000884:	2380      	movs	r3, #128	; 0x80
 8000886:	4662      	mov	r2, ip
 8000888:	04db      	lsls	r3, r3, #19
 800088a:	431a      	orrs	r2, r3
 800088c:	4694      	mov	ip, r2
 800088e:	2301      	movs	r3, #1
 8000890:	291b      	cmp	r1, #27
 8000892:	dc09      	bgt.n	80008a8 <__aeabi_fsub+0x1e8>
 8000894:	2020      	movs	r0, #32
 8000896:	4663      	mov	r3, ip
 8000898:	4662      	mov	r2, ip
 800089a:	40cb      	lsrs	r3, r1
 800089c:	1a41      	subs	r1, r0, r1
 800089e:	408a      	lsls	r2, r1
 80008a0:	0011      	movs	r1, r2
 80008a2:	1e48      	subs	r0, r1, #1
 80008a4:	4181      	sbcs	r1, r0
 80008a6:	430b      	orrs	r3, r1
 80008a8:	0034      	movs	r4, r6
 80008aa:	4453      	add	r3, sl
 80008ac:	e794      	b.n	80007d8 <__aeabi_fsub+0x118>
 80008ae:	22fe      	movs	r2, #254	; 0xfe
 80008b0:	1c66      	adds	r6, r4, #1
 80008b2:	4232      	tst	r2, r6
 80008b4:	d164      	bne.n	8000980 <__aeabi_fsub+0x2c0>
 80008b6:	2c00      	cmp	r4, #0
 80008b8:	d000      	beq.n	80008bc <__aeabi_fsub+0x1fc>
 80008ba:	e082      	b.n	80009c2 <__aeabi_fsub+0x302>
 80008bc:	4663      	mov	r3, ip
 80008be:	2b00      	cmp	r3, #0
 80008c0:	d100      	bne.n	80008c4 <__aeabi_fsub+0x204>
 80008c2:	e0ab      	b.n	8000a1c <__aeabi_fsub+0x35c>
 80008c4:	4653      	mov	r3, sl
 80008c6:	2b00      	cmp	r3, #0
 80008c8:	d100      	bne.n	80008cc <__aeabi_fsub+0x20c>
 80008ca:	e760      	b.n	800078e <__aeabi_fsub+0xce>
 80008cc:	4663      	mov	r3, ip
 80008ce:	4652      	mov	r2, sl
 80008d0:	1a9b      	subs	r3, r3, r2
 80008d2:	015a      	lsls	r2, r3, #5
 80008d4:	d400      	bmi.n	80008d8 <__aeabi_fsub+0x218>
 80008d6:	e0aa      	b.n	8000a2e <__aeabi_fsub+0x36e>
 80008d8:	4663      	mov	r3, ip
 80008da:	4652      	mov	r2, sl
 80008dc:	000d      	movs	r5, r1
 80008de:	1ad3      	subs	r3, r2, r3
 80008e0:	e744      	b.n	800076c <__aeabi_fsub+0xac>
 80008e2:	4652      	mov	r2, sl
 80008e4:	2a00      	cmp	r2, #0
 80008e6:	d023      	beq.n	8000930 <__aeabi_fsub+0x270>
 80008e8:	2201      	movs	r2, #1
 80008ea:	4252      	negs	r2, r2
 80008ec:	4690      	mov	r8, r2
 80008ee:	44c1      	add	r9, r8
 80008f0:	464a      	mov	r2, r9
 80008f2:	2a00      	cmp	r2, #0
 80008f4:	d075      	beq.n	80009e2 <__aeabi_fsub+0x322>
 80008f6:	2cff      	cmp	r4, #255	; 0xff
 80008f8:	d000      	beq.n	80008fc <__aeabi_fsub+0x23c>
 80008fa:	e75f      	b.n	80007bc <__aeabi_fsub+0xfc>
 80008fc:	e796      	b.n	800082c <__aeabi_fsub+0x16c>
 80008fe:	26fe      	movs	r6, #254	; 0xfe
 8000900:	3401      	adds	r4, #1
 8000902:	4226      	tst	r6, r4
 8000904:	d153      	bne.n	80009ae <__aeabi_fsub+0x2ee>
 8000906:	2800      	cmp	r0, #0
 8000908:	d172      	bne.n	80009f0 <__aeabi_fsub+0x330>
 800090a:	4663      	mov	r3, ip
 800090c:	2b00      	cmp	r3, #0
 800090e:	d100      	bne.n	8000912 <__aeabi_fsub+0x252>
 8000910:	e093      	b.n	8000a3a <__aeabi_fsub+0x37a>
 8000912:	4653      	mov	r3, sl
 8000914:	2b00      	cmp	r3, #0
 8000916:	d100      	bne.n	800091a <__aeabi_fsub+0x25a>
 8000918:	e739      	b.n	800078e <__aeabi_fsub+0xce>
 800091a:	4463      	add	r3, ip
 800091c:	2400      	movs	r4, #0
 800091e:	015a      	lsls	r2, r3, #5
 8000920:	d502      	bpl.n	8000928 <__aeabi_fsub+0x268>
 8000922:	4a4a      	ldr	r2, [pc, #296]	; (8000a4c <__aeabi_fsub+0x38c>)
 8000924:	3401      	adds	r4, #1
 8000926:	4013      	ands	r3, r2
 8000928:	075a      	lsls	r2, r3, #29
 800092a:	d000      	beq.n	800092e <__aeabi_fsub+0x26e>
 800092c:	e720      	b.n	8000770 <__aeabi_fsub+0xb0>
 800092e:	08db      	lsrs	r3, r3, #3
 8000930:	2cff      	cmp	r4, #255	; 0xff
 8000932:	d100      	bne.n	8000936 <__aeabi_fsub+0x276>
 8000934:	e77a      	b.n	800082c <__aeabi_fsub+0x16c>
 8000936:	025b      	lsls	r3, r3, #9
 8000938:	0a5f      	lsrs	r7, r3, #9
 800093a:	b2e0      	uxtb	r0, r4
 800093c:	e727      	b.n	800078e <__aeabi_fsub+0xce>
 800093e:	20ff      	movs	r0, #255	; 0xff
 8000940:	2700      	movs	r7, #0
 8000942:	e724      	b.n	800078e <__aeabi_fsub+0xce>
 8000944:	4b41      	ldr	r3, [pc, #260]	; (8000a4c <__aeabi_fsub+0x38c>)
 8000946:	1a24      	subs	r4, r4, r0
 8000948:	4033      	ands	r3, r6
 800094a:	e70f      	b.n	800076c <__aeabi_fsub+0xac>
 800094c:	2eff      	cmp	r6, #255	; 0xff
 800094e:	d100      	bne.n	8000952 <__aeabi_fsub+0x292>
 8000950:	e76a      	b.n	8000828 <__aeabi_fsub+0x168>
 8000952:	2380      	movs	r3, #128	; 0x80
 8000954:	4662      	mov	r2, ip
 8000956:	04db      	lsls	r3, r3, #19
 8000958:	431a      	orrs	r2, r3
 800095a:	4694      	mov	ip, r2
 800095c:	2301      	movs	r3, #1
 800095e:	281b      	cmp	r0, #27
 8000960:	dc09      	bgt.n	8000976 <__aeabi_fsub+0x2b6>
 8000962:	2420      	movs	r4, #32
 8000964:	4663      	mov	r3, ip
 8000966:	4662      	mov	r2, ip
 8000968:	40c3      	lsrs	r3, r0
 800096a:	1a20      	subs	r0, r4, r0
 800096c:	4082      	lsls	r2, r0
 800096e:	0010      	movs	r0, r2
 8000970:	1e44      	subs	r4, r0, #1
 8000972:	41a0      	sbcs	r0, r4
 8000974:	4303      	orrs	r3, r0
 8000976:	4652      	mov	r2, sl
 8000978:	000d      	movs	r5, r1
 800097a:	0034      	movs	r4, r6
 800097c:	1ad3      	subs	r3, r2, r3
 800097e:	e6dc      	b.n	800073a <__aeabi_fsub+0x7a>
 8000980:	4663      	mov	r3, ip
 8000982:	4652      	mov	r2, sl
 8000984:	1a9e      	subs	r6, r3, r2
 8000986:	0173      	lsls	r3, r6, #5
 8000988:	d417      	bmi.n	80009ba <__aeabi_fsub+0x2fa>
 800098a:	2e00      	cmp	r6, #0
 800098c:	d000      	beq.n	8000990 <__aeabi_fsub+0x2d0>
 800098e:	e6d9      	b.n	8000744 <__aeabi_fsub+0x84>
 8000990:	2500      	movs	r5, #0
 8000992:	2000      	movs	r0, #0
 8000994:	2700      	movs	r7, #0
 8000996:	e6fa      	b.n	800078e <__aeabi_fsub+0xce>
 8000998:	4663      	mov	r3, ip
 800099a:	2b00      	cmp	r3, #0
 800099c:	d044      	beq.n	8000a28 <__aeabi_fsub+0x368>
 800099e:	3901      	subs	r1, #1
 80009a0:	2900      	cmp	r1, #0
 80009a2:	d04c      	beq.n	8000a3e <__aeabi_fsub+0x37e>
 80009a4:	2eff      	cmp	r6, #255	; 0xff
 80009a6:	d000      	beq.n	80009aa <__aeabi_fsub+0x2ea>
 80009a8:	e771      	b.n	800088e <__aeabi_fsub+0x1ce>
 80009aa:	4643      	mov	r3, r8
 80009ac:	e73e      	b.n	800082c <__aeabi_fsub+0x16c>
 80009ae:	2cff      	cmp	r4, #255	; 0xff
 80009b0:	d0c5      	beq.n	800093e <__aeabi_fsub+0x27e>
 80009b2:	4652      	mov	r2, sl
 80009b4:	4462      	add	r2, ip
 80009b6:	0853      	lsrs	r3, r2, #1
 80009b8:	e7b6      	b.n	8000928 <__aeabi_fsub+0x268>
 80009ba:	4663      	mov	r3, ip
 80009bc:	000d      	movs	r5, r1
 80009be:	1ad6      	subs	r6, r2, r3
 80009c0:	e6c0      	b.n	8000744 <__aeabi_fsub+0x84>
 80009c2:	4662      	mov	r2, ip
 80009c4:	2a00      	cmp	r2, #0
 80009c6:	d116      	bne.n	80009f6 <__aeabi_fsub+0x336>
 80009c8:	4653      	mov	r3, sl
 80009ca:	2b00      	cmp	r3, #0
 80009cc:	d000      	beq.n	80009d0 <__aeabi_fsub+0x310>
 80009ce:	e72b      	b.n	8000828 <__aeabi_fsub+0x168>
 80009d0:	2780      	movs	r7, #128	; 0x80
 80009d2:	2500      	movs	r5, #0
 80009d4:	20ff      	movs	r0, #255	; 0xff
 80009d6:	03ff      	lsls	r7, r7, #15
 80009d8:	e6d9      	b.n	800078e <__aeabi_fsub+0xce>
 80009da:	000d      	movs	r5, r1
 80009dc:	4643      	mov	r3, r8
 80009de:	0034      	movs	r4, r6
 80009e0:	e7a6      	b.n	8000930 <__aeabi_fsub+0x270>
 80009e2:	4653      	mov	r3, sl
 80009e4:	4463      	add	r3, ip
 80009e6:	e6f7      	b.n	80007d8 <__aeabi_fsub+0x118>
 80009e8:	4663      	mov	r3, ip
 80009ea:	4652      	mov	r2, sl
 80009ec:	1a9b      	subs	r3, r3, r2
 80009ee:	e6a4      	b.n	800073a <__aeabi_fsub+0x7a>
 80009f0:	4662      	mov	r2, ip
 80009f2:	2a00      	cmp	r2, #0
 80009f4:	d0d9      	beq.n	80009aa <__aeabi_fsub+0x2ea>
 80009f6:	4652      	mov	r2, sl
 80009f8:	2a00      	cmp	r2, #0
 80009fa:	d100      	bne.n	80009fe <__aeabi_fsub+0x33e>
 80009fc:	e716      	b.n	800082c <__aeabi_fsub+0x16c>
 80009fe:	2280      	movs	r2, #128	; 0x80
 8000a00:	03d2      	lsls	r2, r2, #15
 8000a02:	4213      	tst	r3, r2
 8000a04:	d100      	bne.n	8000a08 <__aeabi_fsub+0x348>
 8000a06:	e711      	b.n	800082c <__aeabi_fsub+0x16c>
 8000a08:	4640      	mov	r0, r8
 8000a0a:	4210      	tst	r0, r2
 8000a0c:	d000      	beq.n	8000a10 <__aeabi_fsub+0x350>
 8000a0e:	e70d      	b.n	800082c <__aeabi_fsub+0x16c>
 8000a10:	e70a      	b.n	8000828 <__aeabi_fsub+0x168>
 8000a12:	4652      	mov	r2, sl
 8000a14:	000d      	movs	r5, r1
 8000a16:	0034      	movs	r4, r6
 8000a18:	1ad3      	subs	r3, r2, r3
 8000a1a:	e68e      	b.n	800073a <__aeabi_fsub+0x7a>
 8000a1c:	4653      	mov	r3, sl
 8000a1e:	2b00      	cmp	r3, #0
 8000a20:	d008      	beq.n	8000a34 <__aeabi_fsub+0x374>
 8000a22:	000d      	movs	r5, r1
 8000a24:	4647      	mov	r7, r8
 8000a26:	e6b2      	b.n	800078e <__aeabi_fsub+0xce>
 8000a28:	4643      	mov	r3, r8
 8000a2a:	0034      	movs	r4, r6
 8000a2c:	e780      	b.n	8000930 <__aeabi_fsub+0x270>
 8000a2e:	2b00      	cmp	r3, #0
 8000a30:	d000      	beq.n	8000a34 <__aeabi_fsub+0x374>
 8000a32:	e779      	b.n	8000928 <__aeabi_fsub+0x268>
 8000a34:	2500      	movs	r5, #0
 8000a36:	2700      	movs	r7, #0
 8000a38:	e6a9      	b.n	800078e <__aeabi_fsub+0xce>
 8000a3a:	4647      	mov	r7, r8
 8000a3c:	e6a7      	b.n	800078e <__aeabi_fsub+0xce>
 8000a3e:	4653      	mov	r3, sl
 8000a40:	0034      	movs	r4, r6
 8000a42:	4463      	add	r3, ip
 8000a44:	e6c8      	b.n	80007d8 <__aeabi_fsub+0x118>
 8000a46:	46c0      	nop			; (mov r8, r8)
 8000a48:	7dffffff 	.word	0x7dffffff
 8000a4c:	fbffffff 	.word	0xfbffffff

08000a50 <__aeabi_f2iz>:
 8000a50:	0241      	lsls	r1, r0, #9
 8000a52:	0042      	lsls	r2, r0, #1
 8000a54:	0fc3      	lsrs	r3, r0, #31
 8000a56:	0a49      	lsrs	r1, r1, #9
 8000a58:	2000      	movs	r0, #0
 8000a5a:	0e12      	lsrs	r2, r2, #24
 8000a5c:	2a7e      	cmp	r2, #126	; 0x7e
 8000a5e:	d903      	bls.n	8000a68 <__aeabi_f2iz+0x18>
 8000a60:	2a9d      	cmp	r2, #157	; 0x9d
 8000a62:	d902      	bls.n	8000a6a <__aeabi_f2iz+0x1a>
 8000a64:	4a09      	ldr	r2, [pc, #36]	; (8000a8c <__aeabi_f2iz+0x3c>)
 8000a66:	1898      	adds	r0, r3, r2
 8000a68:	4770      	bx	lr
 8000a6a:	2080      	movs	r0, #128	; 0x80
 8000a6c:	0400      	lsls	r0, r0, #16
 8000a6e:	4301      	orrs	r1, r0
 8000a70:	2a95      	cmp	r2, #149	; 0x95
 8000a72:	dc07      	bgt.n	8000a84 <__aeabi_f2iz+0x34>
 8000a74:	2096      	movs	r0, #150	; 0x96
 8000a76:	1a82      	subs	r2, r0, r2
 8000a78:	40d1      	lsrs	r1, r2
 8000a7a:	4248      	negs	r0, r1
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	d1f3      	bne.n	8000a68 <__aeabi_f2iz+0x18>
 8000a80:	0008      	movs	r0, r1
 8000a82:	e7f1      	b.n	8000a68 <__aeabi_f2iz+0x18>
 8000a84:	3a96      	subs	r2, #150	; 0x96
 8000a86:	4091      	lsls	r1, r2
 8000a88:	e7f7      	b.n	8000a7a <__aeabi_f2iz+0x2a>
 8000a8a:	46c0      	nop			; (mov r8, r8)
 8000a8c:	7fffffff 	.word	0x7fffffff

08000a90 <__aeabi_ui2f>:
 8000a90:	b570      	push	{r4, r5, r6, lr}
 8000a92:	1e05      	subs	r5, r0, #0
 8000a94:	d00e      	beq.n	8000ab4 <__aeabi_ui2f+0x24>
 8000a96:	f000 f871 	bl	8000b7c <__clzsi2>
 8000a9a:	239e      	movs	r3, #158	; 0x9e
 8000a9c:	0004      	movs	r4, r0
 8000a9e:	1a1b      	subs	r3, r3, r0
 8000aa0:	2b96      	cmp	r3, #150	; 0x96
 8000aa2:	dc0c      	bgt.n	8000abe <__aeabi_ui2f+0x2e>
 8000aa4:	2808      	cmp	r0, #8
 8000aa6:	dd01      	ble.n	8000aac <__aeabi_ui2f+0x1c>
 8000aa8:	3c08      	subs	r4, #8
 8000aaa:	40a5      	lsls	r5, r4
 8000aac:	026d      	lsls	r5, r5, #9
 8000aae:	0a6d      	lsrs	r5, r5, #9
 8000ab0:	b2d8      	uxtb	r0, r3
 8000ab2:	e001      	b.n	8000ab8 <__aeabi_ui2f+0x28>
 8000ab4:	2000      	movs	r0, #0
 8000ab6:	2500      	movs	r5, #0
 8000ab8:	05c0      	lsls	r0, r0, #23
 8000aba:	4328      	orrs	r0, r5
 8000abc:	bd70      	pop	{r4, r5, r6, pc}
 8000abe:	2b99      	cmp	r3, #153	; 0x99
 8000ac0:	dd09      	ble.n	8000ad6 <__aeabi_ui2f+0x46>
 8000ac2:	0002      	movs	r2, r0
 8000ac4:	0029      	movs	r1, r5
 8000ac6:	321b      	adds	r2, #27
 8000ac8:	4091      	lsls	r1, r2
 8000aca:	1e4a      	subs	r2, r1, #1
 8000acc:	4191      	sbcs	r1, r2
 8000ace:	2205      	movs	r2, #5
 8000ad0:	1a12      	subs	r2, r2, r0
 8000ad2:	40d5      	lsrs	r5, r2
 8000ad4:	430d      	orrs	r5, r1
 8000ad6:	2c05      	cmp	r4, #5
 8000ad8:	dd01      	ble.n	8000ade <__aeabi_ui2f+0x4e>
 8000ada:	1f62      	subs	r2, r4, #5
 8000adc:	4095      	lsls	r5, r2
 8000ade:	0029      	movs	r1, r5
 8000ae0:	4e08      	ldr	r6, [pc, #32]	; (8000b04 <__aeabi_ui2f+0x74>)
 8000ae2:	4031      	ands	r1, r6
 8000ae4:	076a      	lsls	r2, r5, #29
 8000ae6:	d009      	beq.n	8000afc <__aeabi_ui2f+0x6c>
 8000ae8:	200f      	movs	r0, #15
 8000aea:	4028      	ands	r0, r5
 8000aec:	2804      	cmp	r0, #4
 8000aee:	d005      	beq.n	8000afc <__aeabi_ui2f+0x6c>
 8000af0:	3104      	adds	r1, #4
 8000af2:	014a      	lsls	r2, r1, #5
 8000af4:	d502      	bpl.n	8000afc <__aeabi_ui2f+0x6c>
 8000af6:	239f      	movs	r3, #159	; 0x9f
 8000af8:	4031      	ands	r1, r6
 8000afa:	1b1b      	subs	r3, r3, r4
 8000afc:	0189      	lsls	r1, r1, #6
 8000afe:	0a4d      	lsrs	r5, r1, #9
 8000b00:	b2d8      	uxtb	r0, r3
 8000b02:	e7d9      	b.n	8000ab8 <__aeabi_ui2f+0x28>
 8000b04:	fbffffff 	.word	0xfbffffff

08000b08 <__aeabi_cfrcmple>:
 8000b08:	4684      	mov	ip, r0
 8000b0a:	1c08      	adds	r0, r1, #0
 8000b0c:	4661      	mov	r1, ip
 8000b0e:	e7ff      	b.n	8000b10 <__aeabi_cfcmpeq>

08000b10 <__aeabi_cfcmpeq>:
 8000b10:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000b12:	f000 f8c5 	bl	8000ca0 <__lesf2>
 8000b16:	2800      	cmp	r0, #0
 8000b18:	d401      	bmi.n	8000b1e <__aeabi_cfcmpeq+0xe>
 8000b1a:	2100      	movs	r1, #0
 8000b1c:	42c8      	cmn	r0, r1
 8000b1e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000b20 <__aeabi_fcmpeq>:
 8000b20:	b510      	push	{r4, lr}
 8000b22:	f000 f849 	bl	8000bb8 <__eqsf2>
 8000b26:	4240      	negs	r0, r0
 8000b28:	3001      	adds	r0, #1
 8000b2a:	bd10      	pop	{r4, pc}

08000b2c <__aeabi_fcmplt>:
 8000b2c:	b510      	push	{r4, lr}
 8000b2e:	f000 f8b7 	bl	8000ca0 <__lesf2>
 8000b32:	2800      	cmp	r0, #0
 8000b34:	db01      	blt.n	8000b3a <__aeabi_fcmplt+0xe>
 8000b36:	2000      	movs	r0, #0
 8000b38:	bd10      	pop	{r4, pc}
 8000b3a:	2001      	movs	r0, #1
 8000b3c:	bd10      	pop	{r4, pc}
 8000b3e:	46c0      	nop			; (mov r8, r8)

08000b40 <__aeabi_fcmple>:
 8000b40:	b510      	push	{r4, lr}
 8000b42:	f000 f8ad 	bl	8000ca0 <__lesf2>
 8000b46:	2800      	cmp	r0, #0
 8000b48:	dd01      	ble.n	8000b4e <__aeabi_fcmple+0xe>
 8000b4a:	2000      	movs	r0, #0
 8000b4c:	bd10      	pop	{r4, pc}
 8000b4e:	2001      	movs	r0, #1
 8000b50:	bd10      	pop	{r4, pc}
 8000b52:	46c0      	nop			; (mov r8, r8)

08000b54 <__aeabi_fcmpgt>:
 8000b54:	b510      	push	{r4, lr}
 8000b56:	f000 f857 	bl	8000c08 <__gesf2>
 8000b5a:	2800      	cmp	r0, #0
 8000b5c:	dc01      	bgt.n	8000b62 <__aeabi_fcmpgt+0xe>
 8000b5e:	2000      	movs	r0, #0
 8000b60:	bd10      	pop	{r4, pc}
 8000b62:	2001      	movs	r0, #1
 8000b64:	bd10      	pop	{r4, pc}
 8000b66:	46c0      	nop			; (mov r8, r8)

08000b68 <__aeabi_fcmpge>:
 8000b68:	b510      	push	{r4, lr}
 8000b6a:	f000 f84d 	bl	8000c08 <__gesf2>
 8000b6e:	2800      	cmp	r0, #0
 8000b70:	da01      	bge.n	8000b76 <__aeabi_fcmpge+0xe>
 8000b72:	2000      	movs	r0, #0
 8000b74:	bd10      	pop	{r4, pc}
 8000b76:	2001      	movs	r0, #1
 8000b78:	bd10      	pop	{r4, pc}
 8000b7a:	46c0      	nop			; (mov r8, r8)

08000b7c <__clzsi2>:
 8000b7c:	211c      	movs	r1, #28
 8000b7e:	2301      	movs	r3, #1
 8000b80:	041b      	lsls	r3, r3, #16
 8000b82:	4298      	cmp	r0, r3
 8000b84:	d301      	bcc.n	8000b8a <__clzsi2+0xe>
 8000b86:	0c00      	lsrs	r0, r0, #16
 8000b88:	3910      	subs	r1, #16
 8000b8a:	0a1b      	lsrs	r3, r3, #8
 8000b8c:	4298      	cmp	r0, r3
 8000b8e:	d301      	bcc.n	8000b94 <__clzsi2+0x18>
 8000b90:	0a00      	lsrs	r0, r0, #8
 8000b92:	3908      	subs	r1, #8
 8000b94:	091b      	lsrs	r3, r3, #4
 8000b96:	4298      	cmp	r0, r3
 8000b98:	d301      	bcc.n	8000b9e <__clzsi2+0x22>
 8000b9a:	0900      	lsrs	r0, r0, #4
 8000b9c:	3904      	subs	r1, #4
 8000b9e:	a202      	add	r2, pc, #8	; (adr r2, 8000ba8 <__clzsi2+0x2c>)
 8000ba0:	5c10      	ldrb	r0, [r2, r0]
 8000ba2:	1840      	adds	r0, r0, r1
 8000ba4:	4770      	bx	lr
 8000ba6:	46c0      	nop			; (mov r8, r8)
 8000ba8:	02020304 	.word	0x02020304
 8000bac:	01010101 	.word	0x01010101
	...

08000bb8 <__eqsf2>:
 8000bb8:	b570      	push	{r4, r5, r6, lr}
 8000bba:	0042      	lsls	r2, r0, #1
 8000bbc:	024e      	lsls	r6, r1, #9
 8000bbe:	004c      	lsls	r4, r1, #1
 8000bc0:	0245      	lsls	r5, r0, #9
 8000bc2:	0a6d      	lsrs	r5, r5, #9
 8000bc4:	0e12      	lsrs	r2, r2, #24
 8000bc6:	0fc3      	lsrs	r3, r0, #31
 8000bc8:	0a76      	lsrs	r6, r6, #9
 8000bca:	0e24      	lsrs	r4, r4, #24
 8000bcc:	0fc9      	lsrs	r1, r1, #31
 8000bce:	2aff      	cmp	r2, #255	; 0xff
 8000bd0:	d00f      	beq.n	8000bf2 <__eqsf2+0x3a>
 8000bd2:	2cff      	cmp	r4, #255	; 0xff
 8000bd4:	d011      	beq.n	8000bfa <__eqsf2+0x42>
 8000bd6:	2001      	movs	r0, #1
 8000bd8:	42a2      	cmp	r2, r4
 8000bda:	d000      	beq.n	8000bde <__eqsf2+0x26>
 8000bdc:	bd70      	pop	{r4, r5, r6, pc}
 8000bde:	42b5      	cmp	r5, r6
 8000be0:	d1fc      	bne.n	8000bdc <__eqsf2+0x24>
 8000be2:	428b      	cmp	r3, r1
 8000be4:	d00d      	beq.n	8000c02 <__eqsf2+0x4a>
 8000be6:	2a00      	cmp	r2, #0
 8000be8:	d1f8      	bne.n	8000bdc <__eqsf2+0x24>
 8000bea:	0028      	movs	r0, r5
 8000bec:	1e45      	subs	r5, r0, #1
 8000bee:	41a8      	sbcs	r0, r5
 8000bf0:	e7f4      	b.n	8000bdc <__eqsf2+0x24>
 8000bf2:	2001      	movs	r0, #1
 8000bf4:	2d00      	cmp	r5, #0
 8000bf6:	d1f1      	bne.n	8000bdc <__eqsf2+0x24>
 8000bf8:	e7eb      	b.n	8000bd2 <__eqsf2+0x1a>
 8000bfa:	2001      	movs	r0, #1
 8000bfc:	2e00      	cmp	r6, #0
 8000bfe:	d1ed      	bne.n	8000bdc <__eqsf2+0x24>
 8000c00:	e7e9      	b.n	8000bd6 <__eqsf2+0x1e>
 8000c02:	2000      	movs	r0, #0
 8000c04:	e7ea      	b.n	8000bdc <__eqsf2+0x24>
 8000c06:	46c0      	nop			; (mov r8, r8)

08000c08 <__gesf2>:
 8000c08:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c0a:	0042      	lsls	r2, r0, #1
 8000c0c:	0246      	lsls	r6, r0, #9
 8000c0e:	024d      	lsls	r5, r1, #9
 8000c10:	004c      	lsls	r4, r1, #1
 8000c12:	0fc3      	lsrs	r3, r0, #31
 8000c14:	0a76      	lsrs	r6, r6, #9
 8000c16:	0e12      	lsrs	r2, r2, #24
 8000c18:	0a6d      	lsrs	r5, r5, #9
 8000c1a:	0e24      	lsrs	r4, r4, #24
 8000c1c:	0fc8      	lsrs	r0, r1, #31
 8000c1e:	2aff      	cmp	r2, #255	; 0xff
 8000c20:	d01f      	beq.n	8000c62 <__gesf2+0x5a>
 8000c22:	2cff      	cmp	r4, #255	; 0xff
 8000c24:	d010      	beq.n	8000c48 <__gesf2+0x40>
 8000c26:	2a00      	cmp	r2, #0
 8000c28:	d11f      	bne.n	8000c6a <__gesf2+0x62>
 8000c2a:	4271      	negs	r1, r6
 8000c2c:	4171      	adcs	r1, r6
 8000c2e:	2c00      	cmp	r4, #0
 8000c30:	d101      	bne.n	8000c36 <__gesf2+0x2e>
 8000c32:	2d00      	cmp	r5, #0
 8000c34:	d01e      	beq.n	8000c74 <__gesf2+0x6c>
 8000c36:	2900      	cmp	r1, #0
 8000c38:	d10e      	bne.n	8000c58 <__gesf2+0x50>
 8000c3a:	4283      	cmp	r3, r0
 8000c3c:	d01e      	beq.n	8000c7c <__gesf2+0x74>
 8000c3e:	2102      	movs	r1, #2
 8000c40:	1e58      	subs	r0, r3, #1
 8000c42:	4008      	ands	r0, r1
 8000c44:	3801      	subs	r0, #1
 8000c46:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000c48:	2d00      	cmp	r5, #0
 8000c4a:	d126      	bne.n	8000c9a <__gesf2+0x92>
 8000c4c:	2a00      	cmp	r2, #0
 8000c4e:	d1f4      	bne.n	8000c3a <__gesf2+0x32>
 8000c50:	4271      	negs	r1, r6
 8000c52:	4171      	adcs	r1, r6
 8000c54:	2900      	cmp	r1, #0
 8000c56:	d0f0      	beq.n	8000c3a <__gesf2+0x32>
 8000c58:	2800      	cmp	r0, #0
 8000c5a:	d1f4      	bne.n	8000c46 <__gesf2+0x3e>
 8000c5c:	2001      	movs	r0, #1
 8000c5e:	4240      	negs	r0, r0
 8000c60:	e7f1      	b.n	8000c46 <__gesf2+0x3e>
 8000c62:	2e00      	cmp	r6, #0
 8000c64:	d119      	bne.n	8000c9a <__gesf2+0x92>
 8000c66:	2cff      	cmp	r4, #255	; 0xff
 8000c68:	d0ee      	beq.n	8000c48 <__gesf2+0x40>
 8000c6a:	2c00      	cmp	r4, #0
 8000c6c:	d1e5      	bne.n	8000c3a <__gesf2+0x32>
 8000c6e:	2d00      	cmp	r5, #0
 8000c70:	d1e3      	bne.n	8000c3a <__gesf2+0x32>
 8000c72:	e7e4      	b.n	8000c3e <__gesf2+0x36>
 8000c74:	2000      	movs	r0, #0
 8000c76:	2e00      	cmp	r6, #0
 8000c78:	d0e5      	beq.n	8000c46 <__gesf2+0x3e>
 8000c7a:	e7e0      	b.n	8000c3e <__gesf2+0x36>
 8000c7c:	42a2      	cmp	r2, r4
 8000c7e:	dc05      	bgt.n	8000c8c <__gesf2+0x84>
 8000c80:	dbea      	blt.n	8000c58 <__gesf2+0x50>
 8000c82:	42ae      	cmp	r6, r5
 8000c84:	d802      	bhi.n	8000c8c <__gesf2+0x84>
 8000c86:	d3e7      	bcc.n	8000c58 <__gesf2+0x50>
 8000c88:	2000      	movs	r0, #0
 8000c8a:	e7dc      	b.n	8000c46 <__gesf2+0x3e>
 8000c8c:	4241      	negs	r1, r0
 8000c8e:	4141      	adcs	r1, r0
 8000c90:	4248      	negs	r0, r1
 8000c92:	2102      	movs	r1, #2
 8000c94:	4008      	ands	r0, r1
 8000c96:	3801      	subs	r0, #1
 8000c98:	e7d5      	b.n	8000c46 <__gesf2+0x3e>
 8000c9a:	2002      	movs	r0, #2
 8000c9c:	4240      	negs	r0, r0
 8000c9e:	e7d2      	b.n	8000c46 <__gesf2+0x3e>

08000ca0 <__lesf2>:
 8000ca0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000ca2:	0042      	lsls	r2, r0, #1
 8000ca4:	0246      	lsls	r6, r0, #9
 8000ca6:	024d      	lsls	r5, r1, #9
 8000ca8:	004c      	lsls	r4, r1, #1
 8000caa:	0fc3      	lsrs	r3, r0, #31
 8000cac:	0a76      	lsrs	r6, r6, #9
 8000cae:	0e12      	lsrs	r2, r2, #24
 8000cb0:	0a6d      	lsrs	r5, r5, #9
 8000cb2:	0e24      	lsrs	r4, r4, #24
 8000cb4:	0fc8      	lsrs	r0, r1, #31
 8000cb6:	2aff      	cmp	r2, #255	; 0xff
 8000cb8:	d00d      	beq.n	8000cd6 <__lesf2+0x36>
 8000cba:	2cff      	cmp	r4, #255	; 0xff
 8000cbc:	d00f      	beq.n	8000cde <__lesf2+0x3e>
 8000cbe:	2a00      	cmp	r2, #0
 8000cc0:	d123      	bne.n	8000d0a <__lesf2+0x6a>
 8000cc2:	4271      	negs	r1, r6
 8000cc4:	4171      	adcs	r1, r6
 8000cc6:	2c00      	cmp	r4, #0
 8000cc8:	d10f      	bne.n	8000cea <__lesf2+0x4a>
 8000cca:	2d00      	cmp	r5, #0
 8000ccc:	d10d      	bne.n	8000cea <__lesf2+0x4a>
 8000cce:	2000      	movs	r0, #0
 8000cd0:	2e00      	cmp	r6, #0
 8000cd2:	d014      	beq.n	8000cfe <__lesf2+0x5e>
 8000cd4:	e00d      	b.n	8000cf2 <__lesf2+0x52>
 8000cd6:	2e00      	cmp	r6, #0
 8000cd8:	d110      	bne.n	8000cfc <__lesf2+0x5c>
 8000cda:	2cff      	cmp	r4, #255	; 0xff
 8000cdc:	d115      	bne.n	8000d0a <__lesf2+0x6a>
 8000cde:	2d00      	cmp	r5, #0
 8000ce0:	d10c      	bne.n	8000cfc <__lesf2+0x5c>
 8000ce2:	2a00      	cmp	r2, #0
 8000ce4:	d103      	bne.n	8000cee <__lesf2+0x4e>
 8000ce6:	4271      	negs	r1, r6
 8000ce8:	4171      	adcs	r1, r6
 8000cea:	2900      	cmp	r1, #0
 8000cec:	d108      	bne.n	8000d00 <__lesf2+0x60>
 8000cee:	4283      	cmp	r3, r0
 8000cf0:	d010      	beq.n	8000d14 <__lesf2+0x74>
 8000cf2:	2102      	movs	r1, #2
 8000cf4:	1e58      	subs	r0, r3, #1
 8000cf6:	4008      	ands	r0, r1
 8000cf8:	3801      	subs	r0, #1
 8000cfa:	e000      	b.n	8000cfe <__lesf2+0x5e>
 8000cfc:	2002      	movs	r0, #2
 8000cfe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000d00:	2800      	cmp	r0, #0
 8000d02:	d1fc      	bne.n	8000cfe <__lesf2+0x5e>
 8000d04:	2001      	movs	r0, #1
 8000d06:	4240      	negs	r0, r0
 8000d08:	e7f9      	b.n	8000cfe <__lesf2+0x5e>
 8000d0a:	2c00      	cmp	r4, #0
 8000d0c:	d1ef      	bne.n	8000cee <__lesf2+0x4e>
 8000d0e:	2d00      	cmp	r5, #0
 8000d10:	d1ed      	bne.n	8000cee <__lesf2+0x4e>
 8000d12:	e7ee      	b.n	8000cf2 <__lesf2+0x52>
 8000d14:	42a2      	cmp	r2, r4
 8000d16:	dc05      	bgt.n	8000d24 <__lesf2+0x84>
 8000d18:	dbf2      	blt.n	8000d00 <__lesf2+0x60>
 8000d1a:	42ae      	cmp	r6, r5
 8000d1c:	d802      	bhi.n	8000d24 <__lesf2+0x84>
 8000d1e:	d3ef      	bcc.n	8000d00 <__lesf2+0x60>
 8000d20:	2000      	movs	r0, #0
 8000d22:	e7ec      	b.n	8000cfe <__lesf2+0x5e>
 8000d24:	4241      	negs	r1, r0
 8000d26:	4141      	adcs	r1, r0
 8000d28:	4248      	negs	r0, r1
 8000d2a:	2102      	movs	r1, #2
 8000d2c:	4008      	ands	r0, r1
 8000d2e:	3801      	subs	r0, #1
 8000d30:	e7e5      	b.n	8000cfe <__lesf2+0x5e>
 8000d32:	46c0      	nop			; (mov r8, r8)

08000d34 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000d34:	b590      	push	{r4, r7, lr}
 8000d36:	b08b      	sub	sp, #44	; 0x2c
 8000d38:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d3a:	2414      	movs	r4, #20
 8000d3c:	193b      	adds	r3, r7, r4
 8000d3e:	0018      	movs	r0, r3
 8000d40:	2314      	movs	r3, #20
 8000d42:	001a      	movs	r2, r3
 8000d44:	2100      	movs	r1, #0
 8000d46:	f004 fd2d 	bl	80057a4 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d4a:	4b2b      	ldr	r3, [pc, #172]	; (8000df8 <MX_GPIO_Init+0xc4>)
 8000d4c:	695a      	ldr	r2, [r3, #20]
 8000d4e:	4b2a      	ldr	r3, [pc, #168]	; (8000df8 <MX_GPIO_Init+0xc4>)
 8000d50:	2180      	movs	r1, #128	; 0x80
 8000d52:	0309      	lsls	r1, r1, #12
 8000d54:	430a      	orrs	r2, r1
 8000d56:	615a      	str	r2, [r3, #20]
 8000d58:	4b27      	ldr	r3, [pc, #156]	; (8000df8 <MX_GPIO_Init+0xc4>)
 8000d5a:	695a      	ldr	r2, [r3, #20]
 8000d5c:	2380      	movs	r3, #128	; 0x80
 8000d5e:	031b      	lsls	r3, r3, #12
 8000d60:	4013      	ands	r3, r2
 8000d62:	613b      	str	r3, [r7, #16]
 8000d64:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000d66:	4b24      	ldr	r3, [pc, #144]	; (8000df8 <MX_GPIO_Init+0xc4>)
 8000d68:	695a      	ldr	r2, [r3, #20]
 8000d6a:	4b23      	ldr	r3, [pc, #140]	; (8000df8 <MX_GPIO_Init+0xc4>)
 8000d6c:	2180      	movs	r1, #128	; 0x80
 8000d6e:	03c9      	lsls	r1, r1, #15
 8000d70:	430a      	orrs	r2, r1
 8000d72:	615a      	str	r2, [r3, #20]
 8000d74:	4b20      	ldr	r3, [pc, #128]	; (8000df8 <MX_GPIO_Init+0xc4>)
 8000d76:	695a      	ldr	r2, [r3, #20]
 8000d78:	2380      	movs	r3, #128	; 0x80
 8000d7a:	03db      	lsls	r3, r3, #15
 8000d7c:	4013      	ands	r3, r2
 8000d7e:	60fb      	str	r3, [r7, #12]
 8000d80:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d82:	4b1d      	ldr	r3, [pc, #116]	; (8000df8 <MX_GPIO_Init+0xc4>)
 8000d84:	695a      	ldr	r2, [r3, #20]
 8000d86:	4b1c      	ldr	r3, [pc, #112]	; (8000df8 <MX_GPIO_Init+0xc4>)
 8000d88:	2180      	movs	r1, #128	; 0x80
 8000d8a:	02c9      	lsls	r1, r1, #11
 8000d8c:	430a      	orrs	r2, r1
 8000d8e:	615a      	str	r2, [r3, #20]
 8000d90:	4b19      	ldr	r3, [pc, #100]	; (8000df8 <MX_GPIO_Init+0xc4>)
 8000d92:	695a      	ldr	r2, [r3, #20]
 8000d94:	2380      	movs	r3, #128	; 0x80
 8000d96:	02db      	lsls	r3, r3, #11
 8000d98:	4013      	ands	r3, r2
 8000d9a:	60bb      	str	r3, [r7, #8]
 8000d9c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d9e:	4b16      	ldr	r3, [pc, #88]	; (8000df8 <MX_GPIO_Init+0xc4>)
 8000da0:	695a      	ldr	r2, [r3, #20]
 8000da2:	4b15      	ldr	r3, [pc, #84]	; (8000df8 <MX_GPIO_Init+0xc4>)
 8000da4:	2180      	movs	r1, #128	; 0x80
 8000da6:	0289      	lsls	r1, r1, #10
 8000da8:	430a      	orrs	r2, r1
 8000daa:	615a      	str	r2, [r3, #20]
 8000dac:	4b12      	ldr	r3, [pc, #72]	; (8000df8 <MX_GPIO_Init+0xc4>)
 8000dae:	695a      	ldr	r2, [r3, #20]
 8000db0:	2380      	movs	r3, #128	; 0x80
 8000db2:	029b      	lsls	r3, r3, #10
 8000db4:	4013      	ands	r3, r2
 8000db6:	607b      	str	r3, [r7, #4]
 8000db8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 8000dba:	2380      	movs	r3, #128	; 0x80
 8000dbc:	01db      	lsls	r3, r3, #7
 8000dbe:	480f      	ldr	r0, [pc, #60]	; (8000dfc <MX_GPIO_Init+0xc8>)
 8000dc0:	2201      	movs	r2, #1
 8000dc2:	0019      	movs	r1, r3
 8000dc4:	f001 f946 	bl	8002054 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8000dc8:	193b      	adds	r3, r7, r4
 8000dca:	2280      	movs	r2, #128	; 0x80
 8000dcc:	01d2      	lsls	r2, r2, #7
 8000dce:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dd0:	193b      	adds	r3, r7, r4
 8000dd2:	2201      	movs	r2, #1
 8000dd4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dd6:	193b      	adds	r3, r7, r4
 8000dd8:	2200      	movs	r2, #0
 8000dda:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ddc:	193b      	adds	r3, r7, r4
 8000dde:	2200      	movs	r2, #0
 8000de0:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000de2:	193b      	adds	r3, r7, r4
 8000de4:	4a05      	ldr	r2, [pc, #20]	; (8000dfc <MX_GPIO_Init+0xc8>)
 8000de6:	0019      	movs	r1, r3
 8000de8:	0010      	movs	r0, r2
 8000dea:	f000 ffc3 	bl	8001d74 <HAL_GPIO_Init>

}
 8000dee:	46c0      	nop			; (mov r8, r8)
 8000df0:	46bd      	mov	sp, r7
 8000df2:	b00b      	add	sp, #44	; 0x2c
 8000df4:	bd90      	pop	{r4, r7, pc}
 8000df6:	46c0      	nop			; (mov r8, r8)
 8000df8:	40021000 	.word	0x40021000
 8000dfc:	48000400 	.word	0x48000400

08000e00 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000e04:	4b1b      	ldr	r3, [pc, #108]	; (8000e74 <MX_I2C1_Init+0x74>)
 8000e06:	4a1c      	ldr	r2, [pc, #112]	; (8000e78 <MX_I2C1_Init+0x78>)
 8000e08:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 8000e0a:	4b1a      	ldr	r3, [pc, #104]	; (8000e74 <MX_I2C1_Init+0x74>)
 8000e0c:	4a1b      	ldr	r2, [pc, #108]	; (8000e7c <MX_I2C1_Init+0x7c>)
 8000e0e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000e10:	4b18      	ldr	r3, [pc, #96]	; (8000e74 <MX_I2C1_Init+0x74>)
 8000e12:	2200      	movs	r2, #0
 8000e14:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000e16:	4b17      	ldr	r3, [pc, #92]	; (8000e74 <MX_I2C1_Init+0x74>)
 8000e18:	2201      	movs	r2, #1
 8000e1a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000e1c:	4b15      	ldr	r3, [pc, #84]	; (8000e74 <MX_I2C1_Init+0x74>)
 8000e1e:	2200      	movs	r2, #0
 8000e20:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000e22:	4b14      	ldr	r3, [pc, #80]	; (8000e74 <MX_I2C1_Init+0x74>)
 8000e24:	2200      	movs	r2, #0
 8000e26:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000e28:	4b12      	ldr	r3, [pc, #72]	; (8000e74 <MX_I2C1_Init+0x74>)
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000e2e:	4b11      	ldr	r3, [pc, #68]	; (8000e74 <MX_I2C1_Init+0x74>)
 8000e30:	2200      	movs	r2, #0
 8000e32:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000e34:	4b0f      	ldr	r3, [pc, #60]	; (8000e74 <MX_I2C1_Init+0x74>)
 8000e36:	2200      	movs	r2, #0
 8000e38:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000e3a:	4b0e      	ldr	r3, [pc, #56]	; (8000e74 <MX_I2C1_Init+0x74>)
 8000e3c:	0018      	movs	r0, r3
 8000e3e:	f001 f927 	bl	8002090 <HAL_I2C_Init>
 8000e42:	1e03      	subs	r3, r0, #0
 8000e44:	d001      	beq.n	8000e4a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000e46:	f000 f96f 	bl	8001128 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000e4a:	4b0a      	ldr	r3, [pc, #40]	; (8000e74 <MX_I2C1_Init+0x74>)
 8000e4c:	2100      	movs	r1, #0
 8000e4e:	0018      	movs	r0, r3
 8000e50:	f001 ff3a 	bl	8002cc8 <HAL_I2CEx_ConfigAnalogFilter>
 8000e54:	1e03      	subs	r3, r0, #0
 8000e56:	d001      	beq.n	8000e5c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000e58:	f000 f966 	bl	8001128 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000e5c:	4b05      	ldr	r3, [pc, #20]	; (8000e74 <MX_I2C1_Init+0x74>)
 8000e5e:	2100      	movs	r1, #0
 8000e60:	0018      	movs	r0, r3
 8000e62:	f001 ff7d 	bl	8002d60 <HAL_I2CEx_ConfigDigitalFilter>
 8000e66:	1e03      	subs	r3, r0, #0
 8000e68:	d001      	beq.n	8000e6e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000e6a:	f000 f95d 	bl	8001128 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000e6e:	46c0      	nop			; (mov r8, r8)
 8000e70:	46bd      	mov	sp, r7
 8000e72:	bd80      	pop	{r7, pc}
 8000e74:	200000b8 	.word	0x200000b8
 8000e78:	40005400 	.word	0x40005400
 8000e7c:	2000090e 	.word	0x2000090e

08000e80 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000e80:	b590      	push	{r4, r7, lr}
 8000e82:	b08b      	sub	sp, #44	; 0x2c
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e88:	2414      	movs	r4, #20
 8000e8a:	193b      	adds	r3, r7, r4
 8000e8c:	0018      	movs	r0, r3
 8000e8e:	2314      	movs	r3, #20
 8000e90:	001a      	movs	r2, r3
 8000e92:	2100      	movs	r1, #0
 8000e94:	f004 fc86 	bl	80057a4 <memset>
  if(i2cHandle->Instance==I2C1)
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	4a1c      	ldr	r2, [pc, #112]	; (8000f10 <HAL_I2C_MspInit+0x90>)
 8000e9e:	4293      	cmp	r3, r2
 8000ea0:	d131      	bne.n	8000f06 <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ea2:	4b1c      	ldr	r3, [pc, #112]	; (8000f14 <HAL_I2C_MspInit+0x94>)
 8000ea4:	695a      	ldr	r2, [r3, #20]
 8000ea6:	4b1b      	ldr	r3, [pc, #108]	; (8000f14 <HAL_I2C_MspInit+0x94>)
 8000ea8:	2180      	movs	r1, #128	; 0x80
 8000eaa:	02c9      	lsls	r1, r1, #11
 8000eac:	430a      	orrs	r2, r1
 8000eae:	615a      	str	r2, [r3, #20]
 8000eb0:	4b18      	ldr	r3, [pc, #96]	; (8000f14 <HAL_I2C_MspInit+0x94>)
 8000eb2:	695a      	ldr	r2, [r3, #20]
 8000eb4:	2380      	movs	r3, #128	; 0x80
 8000eb6:	02db      	lsls	r3, r3, #11
 8000eb8:	4013      	ands	r3, r2
 8000eba:	613b      	str	r3, [r7, #16]
 8000ebc:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000ebe:	0021      	movs	r1, r4
 8000ec0:	187b      	adds	r3, r7, r1
 8000ec2:	22c0      	movs	r2, #192	; 0xc0
 8000ec4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000ec6:	187b      	adds	r3, r7, r1
 8000ec8:	2212      	movs	r2, #18
 8000eca:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ecc:	187b      	adds	r3, r7, r1
 8000ece:	2201      	movs	r2, #1
 8000ed0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000ed2:	187b      	adds	r3, r7, r1
 8000ed4:	2203      	movs	r2, #3
 8000ed6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8000ed8:	187b      	adds	r3, r7, r1
 8000eda:	2201      	movs	r2, #1
 8000edc:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ede:	187b      	adds	r3, r7, r1
 8000ee0:	4a0d      	ldr	r2, [pc, #52]	; (8000f18 <HAL_I2C_MspInit+0x98>)
 8000ee2:	0019      	movs	r1, r3
 8000ee4:	0010      	movs	r0, r2
 8000ee6:	f000 ff45 	bl	8001d74 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000eea:	4b0a      	ldr	r3, [pc, #40]	; (8000f14 <HAL_I2C_MspInit+0x94>)
 8000eec:	69da      	ldr	r2, [r3, #28]
 8000eee:	4b09      	ldr	r3, [pc, #36]	; (8000f14 <HAL_I2C_MspInit+0x94>)
 8000ef0:	2180      	movs	r1, #128	; 0x80
 8000ef2:	0389      	lsls	r1, r1, #14
 8000ef4:	430a      	orrs	r2, r1
 8000ef6:	61da      	str	r2, [r3, #28]
 8000ef8:	4b06      	ldr	r3, [pc, #24]	; (8000f14 <HAL_I2C_MspInit+0x94>)
 8000efa:	69da      	ldr	r2, [r3, #28]
 8000efc:	2380      	movs	r3, #128	; 0x80
 8000efe:	039b      	lsls	r3, r3, #14
 8000f00:	4013      	ands	r3, r2
 8000f02:	60fb      	str	r3, [r7, #12]
 8000f04:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000f06:	46c0      	nop			; (mov r8, r8)
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	b00b      	add	sp, #44	; 0x2c
 8000f0c:	bd90      	pop	{r4, r7, pc}
 8000f0e:	46c0      	nop			; (mov r8, r8)
 8000f10:	40005400 	.word	0x40005400
 8000f14:	40021000 	.word	0x40021000
 8000f18:	48000400 	.word	0x48000400

08000f1c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f1c:	b590      	push	{r4, r7, lr}
 8000f1e:	b093      	sub	sp, #76	; 0x4c
 8000f20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	uint8_t recv_dat[6] = {0};
 8000f22:	2340      	movs	r3, #64	; 0x40
 8000f24:	18fb      	adds	r3, r7, r3
 8000f26:	2200      	movs	r2, #0
 8000f28:	601a      	str	r2, [r3, #0]
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	809a      	strh	r2, [r3, #4]
	float temperature = 0.0;
 8000f2e:	2300      	movs	r3, #0
 8000f30:	63fb      	str	r3, [r7, #60]	; 0x3c
	float humidity = 0.0;
 8000f32:	2300      	movs	r3, #0
 8000f34:	63bb      	str	r3, [r7, #56]	; 0x38
	char ch[50] = {0};
 8000f36:	1d3b      	adds	r3, r7, #4
 8000f38:	2200      	movs	r2, #0
 8000f3a:	601a      	str	r2, [r3, #0]
 8000f3c:	3304      	adds	r3, #4
 8000f3e:	222e      	movs	r2, #46	; 0x2e
 8000f40:	2100      	movs	r1, #0
 8000f42:	0018      	movs	r0, r3
 8000f44:	f004 fc2e 	bl	80057a4 <memset>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f48:	f000 fd30 	bl	80019ac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f4c:	f000 f888 	bl	8001060 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f50:	f7ff fef0 	bl	8000d34 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000f54:	f7ff ff54 	bl	8000e00 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8000f58:	f000 fc78 	bl	800184c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
wifi_protocol_init();
 8000f5c:	f003 fe08 	bl	8004b70 <wifi_protocol_init>
__HAL_UART_ENABLE_IT(&huart1, UART_IT_RXNE);
 8000f60:	4b39      	ldr	r3, [pc, #228]	; (8001048 <main+0x12c>)
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	681a      	ldr	r2, [r3, #0]
 8000f66:	4b38      	ldr	r3, [pc, #224]	; (8001048 <main+0x12c>)
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	2120      	movs	r1, #32
 8000f6c:	430a      	orrs	r2, r1
 8000f6e:	601a      	str	r2, [r3, #0]

	OLED_Init();
 8000f70:	f000 f940 	bl	80011f4 <OLED_Init>
	OLED_Display_On();
 8000f74:	f000 f97b 	bl	800126e <OLED_Display_On>
	OLED_Clear();
 8000f78:	f000 f946 	bl	8001208 <OLED_Clear>
	SHT30_Reset();
 8000f7c:	f000 fac4 	bl	8001508 <SHT30_Reset>

	if(SHT30_Init() == HAL_OK){
 8000f80:	f000 fad0 	bl	8001524 <SHT30_Init>
 8000f84:	1e03      	subs	r3, r0, #0
 8000f86:	d106      	bne.n	8000f96 <main+0x7a>
	  OLED_ShowString(0, 0, "sht30 init ok", sizeof("sht30 init ok"));
 8000f88:	4a30      	ldr	r2, [pc, #192]	; (800104c <main+0x130>)
 8000f8a:	230e      	movs	r3, #14
 8000f8c:	2100      	movs	r1, #0
 8000f8e:	2000      	movs	r0, #0
 8000f90:	f000 fa4e 	bl	8001430 <OLED_ShowString>
 8000f94:	e005      	b.n	8000fa2 <main+0x86>
	}else{
	  OLED_ShowString(0, 0, "sht30 init fail", sizeof("sht30 init fail"));
 8000f96:	4a2e      	ldr	r2, [pc, #184]	; (8001050 <main+0x134>)
 8000f98:	2310      	movs	r3, #16
 8000f9a:	2100      	movs	r1, #0
 8000f9c:	2000      	movs	r0, #0
 8000f9e:	f000 fa47 	bl	8001430 <OLED_ShowString>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  wifi_uart_service();
 8000fa2:	f003 fd17 	bl	80049d4 <wifi_uart_service>
	 if (SHT30_Read_Dat(recv_dat) == HAL_OK) {
 8000fa6:	2440      	movs	r4, #64	; 0x40
 8000fa8:	193b      	adds	r3, r7, r4
 8000faa:	0018      	movs	r0, r3
 8000fac:	f000 fac6 	bl	800153c <SHT30_Read_Dat>
 8000fb0:	1e03      	subs	r3, r0, #0
 8000fb2:	d136      	bne.n	8001022 <main+0x106>
		 if (SHT30_Dat_To_Float(recv_dat, &temperature, &humidity) == 0) {
 8000fb4:	2338      	movs	r3, #56	; 0x38
 8000fb6:	18fa      	adds	r2, r7, r3
 8000fb8:	233c      	movs	r3, #60	; 0x3c
 8000fba:	18f9      	adds	r1, r7, r3
 8000fbc:	193b      	adds	r3, r7, r4
 8000fbe:	0018      	movs	r0, r3
 8000fc0:	f000 fb32 	bl	8001628 <SHT30_Dat_To_Float>
 8000fc4:	1e03      	subs	r3, r0, #0
 8000fc6:	d11a      	bne.n	8000ffe <main+0xe2>
			 sprintf(ch, "temperature = %d, humidity = %d", (uint32_t) temperature, (uint32_t) humidity);
 8000fc8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000fca:	1c18      	adds	r0, r3, #0
 8000fcc:	f7ff f93a 	bl	8000244 <__aeabi_f2uiz>
 8000fd0:	0004      	movs	r4, r0
 8000fd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000fd4:	1c18      	adds	r0, r3, #0
 8000fd6:	f7ff f935 	bl	8000244 <__aeabi_f2uiz>
 8000fda:	0003      	movs	r3, r0
 8000fdc:	491d      	ldr	r1, [pc, #116]	; (8001054 <main+0x138>)
 8000fde:	1d38      	adds	r0, r7, #4
 8000fe0:	0022      	movs	r2, r4
 8000fe2:	f004 fbe7 	bl	80057b4 <siprintf>
			 OLED_ShowString(0, 0, ch, strlen(ch));
 8000fe6:	1d3b      	adds	r3, r7, #4
 8000fe8:	0018      	movs	r0, r3
 8000fea:	f7ff f88d 	bl	8000108 <strlen>
 8000fee:	0003      	movs	r3, r0
 8000ff0:	b2db      	uxtb	r3, r3
 8000ff2:	1d3a      	adds	r2, r7, #4
 8000ff4:	2100      	movs	r1, #0
 8000ff6:	2000      	movs	r0, #0
 8000ff8:	f000 fa1a 	bl	8001430 <OLED_ShowString>
 8000ffc:	e7d1      	b.n	8000fa2 <main+0x86>
		 } else {
			 sprintf(ch, "crc check fail.");
 8000ffe:	4a16      	ldr	r2, [pc, #88]	; (8001058 <main+0x13c>)
 8001000:	1d3b      	adds	r3, r7, #4
 8001002:	0011      	movs	r1, r2
 8001004:	0018      	movs	r0, r3
 8001006:	f004 fbd5 	bl	80057b4 <siprintf>
			 OLED_ShowString(0, 0, ch, strlen(ch));
 800100a:	1d3b      	adds	r3, r7, #4
 800100c:	0018      	movs	r0, r3
 800100e:	f7ff f87b 	bl	8000108 <strlen>
 8001012:	0003      	movs	r3, r0
 8001014:	b2db      	uxtb	r3, r3
 8001016:	1d3a      	adds	r2, r7, #4
 8001018:	2100      	movs	r1, #0
 800101a:	2000      	movs	r0, #0
 800101c:	f000 fa08 	bl	8001430 <OLED_ShowString>
 8001020:	e7bf      	b.n	8000fa2 <main+0x86>
		 }
	 } else {
		 sprintf(ch, "read data from sht30 fail.");
 8001022:	4a0e      	ldr	r2, [pc, #56]	; (800105c <main+0x140>)
 8001024:	1d3b      	adds	r3, r7, #4
 8001026:	0011      	movs	r1, r2
 8001028:	0018      	movs	r0, r3
 800102a:	f004 fbc3 	bl	80057b4 <siprintf>
		 OLED_ShowString(0, 0, ch, strlen(ch));
 800102e:	1d3b      	adds	r3, r7, #4
 8001030:	0018      	movs	r0, r3
 8001032:	f7ff f869 	bl	8000108 <strlen>
 8001036:	0003      	movs	r3, r0
 8001038:	b2db      	uxtb	r3, r3
 800103a:	1d3a      	adds	r2, r7, #4
 800103c:	2100      	movs	r1, #0
 800103e:	2000      	movs	r0, #0
 8001040:	f000 f9f6 	bl	8001430 <OLED_ShowString>
	  wifi_uart_service();
 8001044:	e7ad      	b.n	8000fa2 <main+0x86>
 8001046:	46c0      	nop			; (mov r8, r8)
 8001048:	20000104 	.word	0x20000104
 800104c:	08006018 	.word	0x08006018
 8001050:	08006028 	.word	0x08006028
 8001054:	08006038 	.word	0x08006038
 8001058:	08006058 	.word	0x08006058
 800105c:	08006068 	.word	0x08006068

08001060 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001060:	b590      	push	{r4, r7, lr}
 8001062:	b095      	sub	sp, #84	; 0x54
 8001064:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001066:	2420      	movs	r4, #32
 8001068:	193b      	adds	r3, r7, r4
 800106a:	0018      	movs	r0, r3
 800106c:	2330      	movs	r3, #48	; 0x30
 800106e:	001a      	movs	r2, r3
 8001070:	2100      	movs	r1, #0
 8001072:	f004 fb97 	bl	80057a4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001076:	2310      	movs	r3, #16
 8001078:	18fb      	adds	r3, r7, r3
 800107a:	0018      	movs	r0, r3
 800107c:	2310      	movs	r3, #16
 800107e:	001a      	movs	r2, r3
 8001080:	2100      	movs	r1, #0
 8001082:	f004 fb8f 	bl	80057a4 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001086:	003b      	movs	r3, r7
 8001088:	0018      	movs	r0, r3
 800108a:	2310      	movs	r3, #16
 800108c:	001a      	movs	r2, r3
 800108e:	2100      	movs	r1, #0
 8001090:	f004 fb88 	bl	80057a4 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001094:	0021      	movs	r1, r4
 8001096:	187b      	adds	r3, r7, r1
 8001098:	2202      	movs	r2, #2
 800109a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800109c:	187b      	adds	r3, r7, r1
 800109e:	2201      	movs	r2, #1
 80010a0:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80010a2:	187b      	adds	r3, r7, r1
 80010a4:	2210      	movs	r2, #16
 80010a6:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010a8:	187b      	adds	r3, r7, r1
 80010aa:	2202      	movs	r2, #2
 80010ac:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80010ae:	187b      	adds	r3, r7, r1
 80010b0:	2200      	movs	r2, #0
 80010b2:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 80010b4:	187b      	adds	r3, r7, r1
 80010b6:	22a0      	movs	r2, #160	; 0xa0
 80010b8:	0392      	lsls	r2, r2, #14
 80010ba:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80010bc:	187b      	adds	r3, r7, r1
 80010be:	2200      	movs	r2, #0
 80010c0:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010c2:	187b      	adds	r3, r7, r1
 80010c4:	0018      	movs	r0, r3
 80010c6:	f001 fe97 	bl	8002df8 <HAL_RCC_OscConfig>
 80010ca:	1e03      	subs	r3, r0, #0
 80010cc:	d001      	beq.n	80010d2 <SystemClock_Config+0x72>
  {
    Error_Handler();
 80010ce:	f000 f82b 	bl	8001128 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010d2:	2110      	movs	r1, #16
 80010d4:	187b      	adds	r3, r7, r1
 80010d6:	2207      	movs	r2, #7
 80010d8:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010da:	187b      	adds	r3, r7, r1
 80010dc:	2202      	movs	r2, #2
 80010de:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010e0:	187b      	adds	r3, r7, r1
 80010e2:	2200      	movs	r2, #0
 80010e4:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80010e6:	187b      	adds	r3, r7, r1
 80010e8:	2200      	movs	r2, #0
 80010ea:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80010ec:	187b      	adds	r3, r7, r1
 80010ee:	2101      	movs	r1, #1
 80010f0:	0018      	movs	r0, r3
 80010f2:	f002 f99b 	bl	800342c <HAL_RCC_ClockConfig>
 80010f6:	1e03      	subs	r3, r0, #0
 80010f8:	d001      	beq.n	80010fe <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80010fa:	f000 f815 	bl	8001128 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1;
 80010fe:	003b      	movs	r3, r7
 8001100:	2221      	movs	r2, #33	; 0x21
 8001102:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8001104:	003b      	movs	r3, r7
 8001106:	2200      	movs	r2, #0
 8001108:	609a      	str	r2, [r3, #8]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 800110a:	003b      	movs	r3, r7
 800110c:	2200      	movs	r2, #0
 800110e:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001110:	003b      	movs	r3, r7
 8001112:	0018      	movs	r0, r3
 8001114:	f002 fadc 	bl	80036d0 <HAL_RCCEx_PeriphCLKConfig>
 8001118:	1e03      	subs	r3, r0, #0
 800111a:	d001      	beq.n	8001120 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 800111c:	f000 f804 	bl	8001128 <Error_Handler>
  }
}
 8001120:	46c0      	nop			; (mov r8, r8)
 8001122:	46bd      	mov	sp, r7
 8001124:	b015      	add	sp, #84	; 0x54
 8001126:	bd90      	pop	{r4, r7, pc}

08001128 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800112c:	b672      	cpsid	i
}
 800112e:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001130:	e7fe      	b.n	8001130 <Error_Handler+0x8>
	...

08001134 <WriteCmd>:
					
0xC8, 0xD3, 0x00, 0xD5, 0x80, 0xD8, 0x05, 0xD9, 0xF1, 0xDA, 0x12,
					
0xD8, 0x30, 0x8D, 0x14, 0xAF};
void WriteCmd()
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b086      	sub	sp, #24
 8001138:	af04      	add	r7, sp, #16
	uint8_t i = 0;
 800113a:	1dfb      	adds	r3, r7, #7
 800113c:	2200      	movs	r2, #0
 800113e:	701a      	strb	r2, [r3, #0]
	for(i=0; i<27; i++){
 8001140:	1dfb      	adds	r3, r7, #7
 8001142:	2200      	movs	r2, #0
 8001144:	701a      	strb	r2, [r3, #0]
 8001146:	e014      	b.n	8001172 <WriteCmd+0x3e>
		HAL_I2C_Mem_Write(&hi2c1 ,0x78,0x00,I2C_MEMADD_SIZE_8BIT,CMD_Data+i,1,0x100);
 8001148:	1dfb      	adds	r3, r7, #7
 800114a:	781a      	ldrb	r2, [r3, #0]
 800114c:	4b0d      	ldr	r3, [pc, #52]	; (8001184 <WriteCmd+0x50>)
 800114e:	18d3      	adds	r3, r2, r3
 8001150:	480d      	ldr	r0, [pc, #52]	; (8001188 <WriteCmd+0x54>)
 8001152:	2280      	movs	r2, #128	; 0x80
 8001154:	0052      	lsls	r2, r2, #1
 8001156:	9202      	str	r2, [sp, #8]
 8001158:	2201      	movs	r2, #1
 800115a:	9201      	str	r2, [sp, #4]
 800115c:	9300      	str	r3, [sp, #0]
 800115e:	2301      	movs	r3, #1
 8001160:	2200      	movs	r2, #0
 8001162:	2178      	movs	r1, #120	; 0x78
 8001164:	f001 fa3a 	bl	80025dc <HAL_I2C_Mem_Write>
	for(i=0; i<27; i++){
 8001168:	1dfb      	adds	r3, r7, #7
 800116a:	781a      	ldrb	r2, [r3, #0]
 800116c:	1dfb      	adds	r3, r7, #7
 800116e:	3201      	adds	r2, #1
 8001170:	701a      	strb	r2, [r3, #0]
 8001172:	1dfb      	adds	r3, r7, #7
 8001174:	781b      	ldrb	r3, [r3, #0]
 8001176:	2b1a      	cmp	r3, #26
 8001178:	d9e6      	bls.n	8001148 <WriteCmd+0x14>
	}
}
 800117a:	46c0      	nop			; (mov r8, r8)
 800117c:	46c0      	nop			; (mov r8, r8)
 800117e:	46bd      	mov	sp, r7
 8001180:	b002      	add	sp, #8
 8001182:	bd80      	pop	{r7, pc}
 8001184:	20000000 	.word	0x20000000
 8001188:	200000b8 	.word	0x200000b8

0800118c <OLED_WR_CMD>:
//
void OLED_WR_CMD(uint8_t cmd)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	b086      	sub	sp, #24
 8001190:	af04      	add	r7, sp, #16
 8001192:	0002      	movs	r2, r0
 8001194:	1dfb      	adds	r3, r7, #7
 8001196:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(&hi2c1 ,0x78,0x00,I2C_MEMADD_SIZE_8BIT,&cmd,1,0x100);
 8001198:	4808      	ldr	r0, [pc, #32]	; (80011bc <OLED_WR_CMD+0x30>)
 800119a:	2380      	movs	r3, #128	; 0x80
 800119c:	005b      	lsls	r3, r3, #1
 800119e:	9302      	str	r3, [sp, #8]
 80011a0:	2301      	movs	r3, #1
 80011a2:	9301      	str	r3, [sp, #4]
 80011a4:	1dfb      	adds	r3, r7, #7
 80011a6:	9300      	str	r3, [sp, #0]
 80011a8:	2301      	movs	r3, #1
 80011aa:	2200      	movs	r2, #0
 80011ac:	2178      	movs	r1, #120	; 0x78
 80011ae:	f001 fa15 	bl	80025dc <HAL_I2C_Mem_Write>
}
 80011b2:	46c0      	nop			; (mov r8, r8)
 80011b4:	46bd      	mov	sp, r7
 80011b6:	b002      	add	sp, #8
 80011b8:	bd80      	pop	{r7, pc}
 80011ba:	46c0      	nop			; (mov r8, r8)
 80011bc:	200000b8 	.word	0x200000b8

080011c0 <OLED_WR_DATA>:
//
void OLED_WR_DATA(uint8_t data)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b086      	sub	sp, #24
 80011c4:	af04      	add	r7, sp, #16
 80011c6:	0002      	movs	r2, r0
 80011c8:	1dfb      	adds	r3, r7, #7
 80011ca:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(&hi2c1 ,0x78,0x40,I2C_MEMADD_SIZE_8BIT,&data,1,0x100);
 80011cc:	4808      	ldr	r0, [pc, #32]	; (80011f0 <OLED_WR_DATA+0x30>)
 80011ce:	2380      	movs	r3, #128	; 0x80
 80011d0:	005b      	lsls	r3, r3, #1
 80011d2:	9302      	str	r3, [sp, #8]
 80011d4:	2301      	movs	r3, #1
 80011d6:	9301      	str	r3, [sp, #4]
 80011d8:	1dfb      	adds	r3, r7, #7
 80011da:	9300      	str	r3, [sp, #0]
 80011dc:	2301      	movs	r3, #1
 80011de:	2240      	movs	r2, #64	; 0x40
 80011e0:	2178      	movs	r1, #120	; 0x78
 80011e2:	f001 f9fb 	bl	80025dc <HAL_I2C_Mem_Write>
}
 80011e6:	46c0      	nop			; (mov r8, r8)
 80011e8:	46bd      	mov	sp, r7
 80011ea:	b002      	add	sp, #8
 80011ec:	bd80      	pop	{r7, pc}
 80011ee:	46c0      	nop			; (mov r8, r8)
 80011f0:	200000b8 	.word	0x200000b8

080011f4 <OLED_Init>:
//oled
void OLED_Init(void)
{ 	
 80011f4:	b580      	push	{r7, lr}
 80011f6:	af00      	add	r7, sp, #0
	HAL_Delay(200);
 80011f8:	20c8      	movs	r0, #200	; 0xc8
 80011fa:	f000 fc3b 	bl	8001a74 <HAL_Delay>
	WriteCmd();
 80011fe:	f7ff ff99 	bl	8001134 <WriteCmd>
}
 8001202:	46c0      	nop			; (mov r8, r8)
 8001204:	46bd      	mov	sp, r7
 8001206:	bd80      	pop	{r7, pc}

08001208 <OLED_Clear>:
//size12 size16
void OLED_Clear()
{
 8001208:	b580      	push	{r7, lr}
 800120a:	b082      	sub	sp, #8
 800120c:	af00      	add	r7, sp, #0
	uint8_t i,n;		    
	for(i=0;i<8;i++)  
 800120e:	1dfb      	adds	r3, r7, #7
 8001210:	2200      	movs	r2, #0
 8001212:	701a      	strb	r2, [r3, #0]
 8001214:	e022      	b.n	800125c <OLED_Clear+0x54>
	{  
		OLED_WR_CMD(0xb0+i);
 8001216:	1dfb      	adds	r3, r7, #7
 8001218:	781b      	ldrb	r3, [r3, #0]
 800121a:	3b50      	subs	r3, #80	; 0x50
 800121c:	b2db      	uxtb	r3, r3
 800121e:	0018      	movs	r0, r3
 8001220:	f7ff ffb4 	bl	800118c <OLED_WR_CMD>
		OLED_WR_CMD (0x00); 
 8001224:	2000      	movs	r0, #0
 8001226:	f7ff ffb1 	bl	800118c <OLED_WR_CMD>
		OLED_WR_CMD (0x10); 
 800122a:	2010      	movs	r0, #16
 800122c:	f7ff ffae 	bl	800118c <OLED_WR_CMD>
		for(n=0;n<128;n++)
 8001230:	1dbb      	adds	r3, r7, #6
 8001232:	2200      	movs	r2, #0
 8001234:	701a      	strb	r2, [r3, #0]
 8001236:	e007      	b.n	8001248 <OLED_Clear+0x40>
			OLED_WR_DATA(0);
 8001238:	2000      	movs	r0, #0
 800123a:	f7ff ffc1 	bl	80011c0 <OLED_WR_DATA>
		for(n=0;n<128;n++)
 800123e:	1dbb      	adds	r3, r7, #6
 8001240:	781a      	ldrb	r2, [r3, #0]
 8001242:	1dbb      	adds	r3, r7, #6
 8001244:	3201      	adds	r2, #1
 8001246:	701a      	strb	r2, [r3, #0]
 8001248:	1dbb      	adds	r3, r7, #6
 800124a:	781b      	ldrb	r3, [r3, #0]
 800124c:	b25b      	sxtb	r3, r3
 800124e:	2b00      	cmp	r3, #0
 8001250:	daf2      	bge.n	8001238 <OLED_Clear+0x30>
	for(i=0;i<8;i++)  
 8001252:	1dfb      	adds	r3, r7, #7
 8001254:	781a      	ldrb	r2, [r3, #0]
 8001256:	1dfb      	adds	r3, r7, #7
 8001258:	3201      	adds	r2, #1
 800125a:	701a      	strb	r2, [r3, #0]
 800125c:	1dfb      	adds	r3, r7, #7
 800125e:	781b      	ldrb	r3, [r3, #0]
 8001260:	2b07      	cmp	r3, #7
 8001262:	d9d8      	bls.n	8001216 <OLED_Clear+0xe>
	} 
}
 8001264:	46c0      	nop			; (mov r8, r8)
 8001266:	46c0      	nop			; (mov r8, r8)
 8001268:	46bd      	mov	sp, r7
 800126a:	b002      	add	sp, #8
 800126c:	bd80      	pop	{r7, pc}

0800126e <OLED_Display_On>:
		for(n=0;n<128;n++)
			OLED_WR_DATA(0);
}
//OLED    
void OLED_Display_On(void)
{
 800126e:	b580      	push	{r7, lr}
 8001270:	af00      	add	r7, sp, #0
	OLED_WR_CMD(0X8D);  //SET DCDC
 8001272:	208d      	movs	r0, #141	; 0x8d
 8001274:	f7ff ff8a 	bl	800118c <OLED_WR_CMD>
	OLED_WR_CMD(0X14);  //DCDC ON
 8001278:	2014      	movs	r0, #20
 800127a:	f7ff ff87 	bl	800118c <OLED_WR_CMD>
	OLED_WR_CMD(0XAF);  //DISPLAY ON
 800127e:	20af      	movs	r0, #175	; 0xaf
 8001280:	f7ff ff84 	bl	800118c <OLED_WR_CMD>
}
 8001284:	46c0      	nop			; (mov r8, r8)
 8001286:	46bd      	mov	sp, r7
 8001288:	bd80      	pop	{r7, pc}

0800128a <OLED_Set_Pos>:
	OLED_WR_CMD(0X8D);  //SET DCDC
	OLED_WR_CMD(0X10);  //DCDC OFF
	OLED_WR_CMD(0XAE);  //DISPLAY OFF
}		   			 
void OLED_Set_Pos(uint8_t x, uint8_t y) 
{ 	
 800128a:	b580      	push	{r7, lr}
 800128c:	b082      	sub	sp, #8
 800128e:	af00      	add	r7, sp, #0
 8001290:	0002      	movs	r2, r0
 8001292:	1dfb      	adds	r3, r7, #7
 8001294:	701a      	strb	r2, [r3, #0]
 8001296:	1dbb      	adds	r3, r7, #6
 8001298:	1c0a      	adds	r2, r1, #0
 800129a:	701a      	strb	r2, [r3, #0]
	OLED_WR_CMD(0xb0+y);
 800129c:	1dbb      	adds	r3, r7, #6
 800129e:	781b      	ldrb	r3, [r3, #0]
 80012a0:	3b50      	subs	r3, #80	; 0x50
 80012a2:	b2db      	uxtb	r3, r3
 80012a4:	0018      	movs	r0, r3
 80012a6:	f7ff ff71 	bl	800118c <OLED_WR_CMD>
	OLED_WR_CMD(((x&0xf0)>>4)|0x10);
 80012aa:	1dfb      	adds	r3, r7, #7
 80012ac:	781b      	ldrb	r3, [r3, #0]
 80012ae:	091b      	lsrs	r3, r3, #4
 80012b0:	b2db      	uxtb	r3, r3
 80012b2:	2210      	movs	r2, #16
 80012b4:	4313      	orrs	r3, r2
 80012b6:	b2db      	uxtb	r3, r3
 80012b8:	0018      	movs	r0, r3
 80012ba:	f7ff ff67 	bl	800118c <OLED_WR_CMD>
	OLED_WR_CMD(x&0x0f);
 80012be:	1dfb      	adds	r3, r7, #7
 80012c0:	781b      	ldrb	r3, [r3, #0]
 80012c2:	220f      	movs	r2, #15
 80012c4:	4013      	ands	r3, r2
 80012c6:	b2db      	uxtb	r3, r3
 80012c8:	0018      	movs	r0, r3
 80012ca:	f7ff ff5f 	bl	800118c <OLED_WR_CMD>
} 
 80012ce:	46c0      	nop			; (mov r8, r8)
 80012d0:	46bd      	mov	sp, r7
 80012d2:	b002      	add	sp, #8
 80012d4:	bd80      	pop	{r7, pc}
	...

080012d8 <OLED_ShowChar>:
//x:0~127
//y:0~63
//mode:0,;1,				 
//size: 16/12 
void OLED_ShowChar(uint8_t x,uint8_t y,uint8_t chr,uint8_t Char_Size)
{      	
 80012d8:	b5b0      	push	{r4, r5, r7, lr}
 80012da:	b084      	sub	sp, #16
 80012dc:	af00      	add	r7, sp, #0
 80012de:	0005      	movs	r5, r0
 80012e0:	000c      	movs	r4, r1
 80012e2:	0010      	movs	r0, r2
 80012e4:	0019      	movs	r1, r3
 80012e6:	1dfb      	adds	r3, r7, #7
 80012e8:	1c2a      	adds	r2, r5, #0
 80012ea:	701a      	strb	r2, [r3, #0]
 80012ec:	1dbb      	adds	r3, r7, #6
 80012ee:	1c22      	adds	r2, r4, #0
 80012f0:	701a      	strb	r2, [r3, #0]
 80012f2:	1d7b      	adds	r3, r7, #5
 80012f4:	1c02      	adds	r2, r0, #0
 80012f6:	701a      	strb	r2, [r3, #0]
 80012f8:	1d3b      	adds	r3, r7, #4
 80012fa:	1c0a      	adds	r2, r1, #0
 80012fc:	701a      	strb	r2, [r3, #0]
	unsigned char c=0,i=0;	
 80012fe:	210e      	movs	r1, #14
 8001300:	187b      	adds	r3, r7, r1
 8001302:	2200      	movs	r2, #0
 8001304:	701a      	strb	r2, [r3, #0]
 8001306:	230f      	movs	r3, #15
 8001308:	18fb      	adds	r3, r7, r3
 800130a:	2200      	movs	r2, #0
 800130c:	701a      	strb	r2, [r3, #0]
		c=chr-' ';//			
 800130e:	187b      	adds	r3, r7, r1
 8001310:	1d7a      	adds	r2, r7, #5
 8001312:	7812      	ldrb	r2, [r2, #0]
 8001314:	3a20      	subs	r2, #32
 8001316:	701a      	strb	r2, [r3, #0]
		if(x>128-1){x=0;y=y+2;}
 8001318:	1dfb      	adds	r3, r7, #7
 800131a:	781b      	ldrb	r3, [r3, #0]
 800131c:	b25b      	sxtb	r3, r3
 800131e:	2b00      	cmp	r3, #0
 8001320:	da07      	bge.n	8001332 <OLED_ShowChar+0x5a>
 8001322:	1dfb      	adds	r3, r7, #7
 8001324:	2200      	movs	r2, #0
 8001326:	701a      	strb	r2, [r3, #0]
 8001328:	1dbb      	adds	r3, r7, #6
 800132a:	1dba      	adds	r2, r7, #6
 800132c:	7812      	ldrb	r2, [r2, #0]
 800132e:	3202      	adds	r2, #2
 8001330:	701a      	strb	r2, [r3, #0]
		if(Char_Size ==16)
 8001332:	1d3b      	adds	r3, r7, #4
 8001334:	781b      	ldrb	r3, [r3, #0]
 8001336:	2b10      	cmp	r3, #16
 8001338:	d14a      	bne.n	80013d0 <OLED_ShowChar+0xf8>
			{
			OLED_Set_Pos(x,y);	
 800133a:	1dbb      	adds	r3, r7, #6
 800133c:	781a      	ldrb	r2, [r3, #0]
 800133e:	1dfb      	adds	r3, r7, #7
 8001340:	781b      	ldrb	r3, [r3, #0]
 8001342:	0011      	movs	r1, r2
 8001344:	0018      	movs	r0, r3
 8001346:	f7ff ffa0 	bl	800128a <OLED_Set_Pos>
			for(i=0;i<8;i++)
 800134a:	230f      	movs	r3, #15
 800134c:	18fb      	adds	r3, r7, r3
 800134e:	2200      	movs	r2, #0
 8001350:	701a      	strb	r2, [r3, #0]
 8001352:	e011      	b.n	8001378 <OLED_ShowChar+0xa0>
			OLED_WR_DATA(F8x16[c*16+i]);
 8001354:	230e      	movs	r3, #14
 8001356:	18fb      	adds	r3, r7, r3
 8001358:	781b      	ldrb	r3, [r3, #0]
 800135a:	011a      	lsls	r2, r3, #4
 800135c:	240f      	movs	r4, #15
 800135e:	193b      	adds	r3, r7, r4
 8001360:	781b      	ldrb	r3, [r3, #0]
 8001362:	18d3      	adds	r3, r2, r3
 8001364:	4a30      	ldr	r2, [pc, #192]	; (8001428 <OLED_ShowChar+0x150>)
 8001366:	5cd3      	ldrb	r3, [r2, r3]
 8001368:	0018      	movs	r0, r3
 800136a:	f7ff ff29 	bl	80011c0 <OLED_WR_DATA>
			for(i=0;i<8;i++)
 800136e:	193b      	adds	r3, r7, r4
 8001370:	781a      	ldrb	r2, [r3, #0]
 8001372:	193b      	adds	r3, r7, r4
 8001374:	3201      	adds	r2, #1
 8001376:	701a      	strb	r2, [r3, #0]
 8001378:	240f      	movs	r4, #15
 800137a:	193b      	adds	r3, r7, r4
 800137c:	781b      	ldrb	r3, [r3, #0]
 800137e:	2b07      	cmp	r3, #7
 8001380:	d9e8      	bls.n	8001354 <OLED_ShowChar+0x7c>
			OLED_Set_Pos(x,y+1);
 8001382:	1dbb      	adds	r3, r7, #6
 8001384:	781b      	ldrb	r3, [r3, #0]
 8001386:	3301      	adds	r3, #1
 8001388:	b2da      	uxtb	r2, r3
 800138a:	1dfb      	adds	r3, r7, #7
 800138c:	781b      	ldrb	r3, [r3, #0]
 800138e:	0011      	movs	r1, r2
 8001390:	0018      	movs	r0, r3
 8001392:	f7ff ff7a 	bl	800128a <OLED_Set_Pos>
			for(i=0;i<8;i++)
 8001396:	193b      	adds	r3, r7, r4
 8001398:	2200      	movs	r2, #0
 800139a:	701a      	strb	r2, [r3, #0]
 800139c:	e012      	b.n	80013c4 <OLED_ShowChar+0xec>
			OLED_WR_DATA(F8x16[c*16+i+8]);
 800139e:	230e      	movs	r3, #14
 80013a0:	18fb      	adds	r3, r7, r3
 80013a2:	781b      	ldrb	r3, [r3, #0]
 80013a4:	011a      	lsls	r2, r3, #4
 80013a6:	240f      	movs	r4, #15
 80013a8:	193b      	adds	r3, r7, r4
 80013aa:	781b      	ldrb	r3, [r3, #0]
 80013ac:	18d3      	adds	r3, r2, r3
 80013ae:	3308      	adds	r3, #8
 80013b0:	4a1d      	ldr	r2, [pc, #116]	; (8001428 <OLED_ShowChar+0x150>)
 80013b2:	5cd3      	ldrb	r3, [r2, r3]
 80013b4:	0018      	movs	r0, r3
 80013b6:	f7ff ff03 	bl	80011c0 <OLED_WR_DATA>
			for(i=0;i<8;i++)
 80013ba:	193b      	adds	r3, r7, r4
 80013bc:	781a      	ldrb	r2, [r3, #0]
 80013be:	193b      	adds	r3, r7, r4
 80013c0:	3201      	adds	r2, #1
 80013c2:	701a      	strb	r2, [r3, #0]
 80013c4:	230f      	movs	r3, #15
 80013c6:	18fb      	adds	r3, r7, r3
 80013c8:	781b      	ldrb	r3, [r3, #0]
 80013ca:	2b07      	cmp	r3, #7
 80013cc:	d9e7      	bls.n	800139e <OLED_ShowChar+0xc6>
				OLED_Set_Pos(x,y);
				for(i=0;i<6;i++)
				OLED_WR_DATA(F6x8[c][i]);
				
			}
}
 80013ce:	e026      	b.n	800141e <OLED_ShowChar+0x146>
				OLED_Set_Pos(x,y);
 80013d0:	1dbb      	adds	r3, r7, #6
 80013d2:	781a      	ldrb	r2, [r3, #0]
 80013d4:	1dfb      	adds	r3, r7, #7
 80013d6:	781b      	ldrb	r3, [r3, #0]
 80013d8:	0011      	movs	r1, r2
 80013da:	0018      	movs	r0, r3
 80013dc:	f7ff ff55 	bl	800128a <OLED_Set_Pos>
				for(i=0;i<6;i++)
 80013e0:	230f      	movs	r3, #15
 80013e2:	18fb      	adds	r3, r7, r3
 80013e4:	2200      	movs	r2, #0
 80013e6:	701a      	strb	r2, [r3, #0]
 80013e8:	e014      	b.n	8001414 <OLED_ShowChar+0x13c>
				OLED_WR_DATA(F6x8[c][i]);
 80013ea:	230e      	movs	r3, #14
 80013ec:	18fb      	adds	r3, r7, r3
 80013ee:	781a      	ldrb	r2, [r3, #0]
 80013f0:	240f      	movs	r4, #15
 80013f2:	193b      	adds	r3, r7, r4
 80013f4:	7819      	ldrb	r1, [r3, #0]
 80013f6:	480d      	ldr	r0, [pc, #52]	; (800142c <OLED_ShowChar+0x154>)
 80013f8:	0013      	movs	r3, r2
 80013fa:	005b      	lsls	r3, r3, #1
 80013fc:	189b      	adds	r3, r3, r2
 80013fe:	005b      	lsls	r3, r3, #1
 8001400:	18c3      	adds	r3, r0, r3
 8001402:	5c5b      	ldrb	r3, [r3, r1]
 8001404:	0018      	movs	r0, r3
 8001406:	f7ff fedb 	bl	80011c0 <OLED_WR_DATA>
				for(i=0;i<6;i++)
 800140a:	193b      	adds	r3, r7, r4
 800140c:	781a      	ldrb	r2, [r3, #0]
 800140e:	193b      	adds	r3, r7, r4
 8001410:	3201      	adds	r2, #1
 8001412:	701a      	strb	r2, [r3, #0]
 8001414:	230f      	movs	r3, #15
 8001416:	18fb      	adds	r3, r7, r3
 8001418:	781b      	ldrb	r3, [r3, #0]
 800141a:	2b05      	cmp	r3, #5
 800141c:	d9e5      	bls.n	80013ea <OLED_ShowChar+0x112>
}
 800141e:	46c0      	nop			; (mov r8, r8)
 8001420:	46bd      	mov	sp, r7
 8001422:	b004      	add	sp, #16
 8001424:	bdb0      	pop	{r4, r5, r7, pc}
 8001426:	46c0      	nop			; (mov r8, r8)
 8001428:	080063c8 	.word	0x080063c8
 800142c:	080061a0 	.word	0x080061a0

08001430 <OLED_ShowString>:
	 	OLED_ShowChar(x+(size2/2)*t,y,temp+'0',size2); 
	}
} 
//
void OLED_ShowString(uint8_t x,uint8_t y,uint8_t *chr,uint8_t Char_Size)
{
 8001430:	b590      	push	{r4, r7, lr}
 8001432:	b085      	sub	sp, #20
 8001434:	af00      	add	r7, sp, #0
 8001436:	0004      	movs	r4, r0
 8001438:	0008      	movs	r0, r1
 800143a:	603a      	str	r2, [r7, #0]
 800143c:	0019      	movs	r1, r3
 800143e:	1dfb      	adds	r3, r7, #7
 8001440:	1c22      	adds	r2, r4, #0
 8001442:	701a      	strb	r2, [r3, #0]
 8001444:	1dbb      	adds	r3, r7, #6
 8001446:	1c02      	adds	r2, r0, #0
 8001448:	701a      	strb	r2, [r3, #0]
 800144a:	1d7b      	adds	r3, r7, #5
 800144c:	1c0a      	adds	r2, r1, #0
 800144e:	701a      	strb	r2, [r3, #0]
	unsigned char j=0;
 8001450:	230f      	movs	r3, #15
 8001452:	18fb      	adds	r3, r7, r3
 8001454:	2200      	movs	r2, #0
 8001456:	701a      	strb	r2, [r3, #0]
	while (chr[j]!='\0')
 8001458:	e025      	b.n	80014a6 <OLED_ShowString+0x76>
	{		OLED_ShowChar(x,y,chr[j],Char_Size);
 800145a:	230f      	movs	r3, #15
 800145c:	18fb      	adds	r3, r7, r3
 800145e:	781b      	ldrb	r3, [r3, #0]
 8001460:	683a      	ldr	r2, [r7, #0]
 8001462:	18d3      	adds	r3, r2, r3
 8001464:	781a      	ldrb	r2, [r3, #0]
 8001466:	1d7b      	adds	r3, r7, #5
 8001468:	781c      	ldrb	r4, [r3, #0]
 800146a:	1dbb      	adds	r3, r7, #6
 800146c:	7819      	ldrb	r1, [r3, #0]
 800146e:	1dfb      	adds	r3, r7, #7
 8001470:	7818      	ldrb	r0, [r3, #0]
 8001472:	0023      	movs	r3, r4
 8001474:	f7ff ff30 	bl	80012d8 <OLED_ShowChar>
			x+=8;
 8001478:	1dfb      	adds	r3, r7, #7
 800147a:	1dfa      	adds	r2, r7, #7
 800147c:	7812      	ldrb	r2, [r2, #0]
 800147e:	3208      	adds	r2, #8
 8001480:	701a      	strb	r2, [r3, #0]
		if(x>120){x=0;y+=2;}
 8001482:	1dfb      	adds	r3, r7, #7
 8001484:	781b      	ldrb	r3, [r3, #0]
 8001486:	2b78      	cmp	r3, #120	; 0x78
 8001488:	d907      	bls.n	800149a <OLED_ShowString+0x6a>
 800148a:	1dfb      	adds	r3, r7, #7
 800148c:	2200      	movs	r2, #0
 800148e:	701a      	strb	r2, [r3, #0]
 8001490:	1dbb      	adds	r3, r7, #6
 8001492:	1dba      	adds	r2, r7, #6
 8001494:	7812      	ldrb	r2, [r2, #0]
 8001496:	3202      	adds	r2, #2
 8001498:	701a      	strb	r2, [r3, #0]
			j++;
 800149a:	210f      	movs	r1, #15
 800149c:	187b      	adds	r3, r7, r1
 800149e:	781a      	ldrb	r2, [r3, #0]
 80014a0:	187b      	adds	r3, r7, r1
 80014a2:	3201      	adds	r2, #1
 80014a4:	701a      	strb	r2, [r3, #0]
	while (chr[j]!='\0')
 80014a6:	230f      	movs	r3, #15
 80014a8:	18fb      	adds	r3, r7, r3
 80014aa:	781b      	ldrb	r3, [r3, #0]
 80014ac:	683a      	ldr	r2, [r7, #0]
 80014ae:	18d3      	adds	r3, r2, r3
 80014b0:	781b      	ldrb	r3, [r3, #0]
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d1d1      	bne.n	800145a <OLED_ShowString+0x2a>
	}
}
 80014b6:	46c0      	nop			; (mov r8, r8)
 80014b8:	46c0      	nop			; (mov r8, r8)
 80014ba:	46bd      	mov	sp, r7
 80014bc:	b005      	add	sp, #20
 80014be:	bd90      	pop	{r4, r7, pc}

080014c0 <SHT30_Send_Cmd>:
/**
 * @brief    SHT30(16bit)
 * @param    cmd  SHT30SHT30_MODE
 * @retval    HAL_OK
*/
static uint8_t SHT30_Send_Cmd(SHT30_CMD cmd) {
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b086      	sub	sp, #24
 80014c4:	af02      	add	r7, sp, #8
 80014c6:	0002      	movs	r2, r0
 80014c8:	1dbb      	adds	r3, r7, #6
 80014ca:	801a      	strh	r2, [r3, #0]
    uint8_t cmd_buffer[2];
    cmd_buffer[0] = cmd >> 8;
 80014cc:	1dbb      	adds	r3, r7, #6
 80014ce:	881b      	ldrh	r3, [r3, #0]
 80014d0:	0a1b      	lsrs	r3, r3, #8
 80014d2:	b29b      	uxth	r3, r3
 80014d4:	b2da      	uxtb	r2, r3
 80014d6:	210c      	movs	r1, #12
 80014d8:	187b      	adds	r3, r7, r1
 80014da:	701a      	strb	r2, [r3, #0]
    cmd_buffer[1] = cmd;
 80014dc:	1dbb      	adds	r3, r7, #6
 80014de:	881b      	ldrh	r3, [r3, #0]
 80014e0:	b2da      	uxtb	r2, r3
 80014e2:	187b      	adds	r3, r7, r1
 80014e4:	705a      	strb	r2, [r3, #1]
    return HAL_I2C_Master_Transmit(&hi2c1, SHT30_ADDR_WRITE, (uint8_t *) cmd_buffer, 2, 0xFFFF);
 80014e6:	187a      	adds	r2, r7, r1
 80014e8:	4805      	ldr	r0, [pc, #20]	; (8001500 <SHT30_Send_Cmd+0x40>)
 80014ea:	4b06      	ldr	r3, [pc, #24]	; (8001504 <SHT30_Send_Cmd+0x44>)
 80014ec:	9300      	str	r3, [sp, #0]
 80014ee:	2302      	movs	r3, #2
 80014f0:	2188      	movs	r1, #136	; 0x88
 80014f2:	f000 fe63 	bl	80021bc <HAL_I2C_Master_Transmit>
 80014f6:	0003      	movs	r3, r0
}
 80014f8:	0018      	movs	r0, r3
 80014fa:	46bd      	mov	sp, r7
 80014fc:	b004      	add	sp, #16
 80014fe:	bd80      	pop	{r7, pc}
 8001500:	200000b8 	.word	0x200000b8
 8001504:	0000ffff 	.word	0x0000ffff

08001508 <SHT30_Reset>:
/**
 * @brief    SHT30
 * @param    none
 * @retval    none
*/
void SHT30_Reset(void) {
 8001508:	b580      	push	{r7, lr}
 800150a:	af00      	add	r7, sp, #0
    SHT30_Send_Cmd(SOFT_RESET_CMD);
 800150c:	4b04      	ldr	r3, [pc, #16]	; (8001520 <SHT30_Reset+0x18>)
 800150e:	0018      	movs	r0, r3
 8001510:	f7ff ffd6 	bl	80014c0 <SHT30_Send_Cmd>
    HAL_Delay(20);
 8001514:	2014      	movs	r0, #20
 8001516:	f000 faad 	bl	8001a74 <HAL_Delay>
}
 800151a:	46c0      	nop			; (mov r8, r8)
 800151c:	46bd      	mov	sp, r7
 800151e:	bd80      	pop	{r7, pc}
 8001520:	000030a2 	.word	0x000030a2

08001524 <SHT30_Init>:
 * @brief    SHT30
 * @param    none
 * @retval    HAL_OK
 * @note    
*/
uint8_t SHT30_Init(void) {
 8001524:	b580      	push	{r7, lr}
 8001526:	af00      	add	r7, sp, #0
    return SHT30_Send_Cmd(MEDIUM_2_CMD);
 8001528:	4b03      	ldr	r3, [pc, #12]	; (8001538 <SHT30_Init+0x14>)
 800152a:	0018      	movs	r0, r3
 800152c:	f7ff ffc8 	bl	80014c0 <SHT30_Send_Cmd>
 8001530:	0003      	movs	r3, r0
}
 8001532:	0018      	movs	r0, r3
 8001534:	46bd      	mov	sp, r7
 8001536:	bd80      	pop	{r7, pc}
 8001538:	00002220 	.word	0x00002220

0800153c <SHT30_Read_Dat>:
/**
 * @brief    SHT30
 * @param    dat  6
 * @retval      HAL_OK
*/
uint8_t SHT30_Read_Dat(uint8_t *dat) {
 800153c:	b580      	push	{r7, lr}
 800153e:	b084      	sub	sp, #16
 8001540:	af02      	add	r7, sp, #8
 8001542:	6078      	str	r0, [r7, #4]
    SHT30_Send_Cmd(READOUT_FOR_PERIODIC_MODE);
 8001544:	23e0      	movs	r3, #224	; 0xe0
 8001546:	021b      	lsls	r3, r3, #8
 8001548:	0018      	movs	r0, r3
 800154a:	f7ff ffb9 	bl	80014c0 <SHT30_Send_Cmd>
    return HAL_I2C_Master_Receive(&hi2c1, SHT30_ADDR_READ, dat, 6, 0xFFFF);
 800154e:	687a      	ldr	r2, [r7, #4]
 8001550:	4805      	ldr	r0, [pc, #20]	; (8001568 <SHT30_Read_Dat+0x2c>)
 8001552:	4b06      	ldr	r3, [pc, #24]	; (800156c <SHT30_Read_Dat+0x30>)
 8001554:	9300      	str	r3, [sp, #0]
 8001556:	2306      	movs	r3, #6
 8001558:	2189      	movs	r1, #137	; 0x89
 800155a:	f000 ff37 	bl	80023cc <HAL_I2C_Master_Receive>
 800155e:	0003      	movs	r3, r0
}
 8001560:	0018      	movs	r0, r3
 8001562:	46bd      	mov	sp, r7
 8001564:	b002      	add	sp, #8
 8001566:	bd80      	pop	{r7, pc}
 8001568:	200000b8 	.word	0x200000b8
 800156c:	0000ffff 	.word	0x0000ffff

08001570 <CheckCrc8>:

uint8_t CheckCrc8(uint8_t *const message, uint8_t initial_value) {
 8001570:	b580      	push	{r7, lr}
 8001572:	b084      	sub	sp, #16
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
 8001578:	000a      	movs	r2, r1
 800157a:	1cfb      	adds	r3, r7, #3
 800157c:	701a      	strb	r2, [r3, #0]
    uint8_t remainder;        //
    uint8_t i = 0, j = 0;  //
 800157e:	230e      	movs	r3, #14
 8001580:	18fb      	adds	r3, r7, r3
 8001582:	2200      	movs	r2, #0
 8001584:	701a      	strb	r2, [r3, #0]
 8001586:	210d      	movs	r1, #13
 8001588:	187b      	adds	r3, r7, r1
 800158a:	2200      	movs	r2, #0
 800158c:	701a      	strb	r2, [r3, #0]

    /*  */
    remainder = initial_value;
 800158e:	230f      	movs	r3, #15
 8001590:	18fb      	adds	r3, r7, r3
 8001592:	1cfa      	adds	r2, r7, #3
 8001594:	7812      	ldrb	r2, [r2, #0]
 8001596:	701a      	strb	r2, [r3, #0]

    for (j = 0; j < 2; j++) {
 8001598:	187b      	adds	r3, r7, r1
 800159a:	2200      	movs	r2, #0
 800159c:	701a      	strb	r2, [r3, #0]
 800159e:	e037      	b.n	8001610 <CheckCrc8+0xa0>
        remainder ^= message[j];
 80015a0:	230d      	movs	r3, #13
 80015a2:	18fb      	adds	r3, r7, r3
 80015a4:	781b      	ldrb	r3, [r3, #0]
 80015a6:	687a      	ldr	r2, [r7, #4]
 80015a8:	18d3      	adds	r3, r2, r3
 80015aa:	7819      	ldrb	r1, [r3, #0]
 80015ac:	220f      	movs	r2, #15
 80015ae:	18bb      	adds	r3, r7, r2
 80015b0:	18ba      	adds	r2, r7, r2
 80015b2:	7812      	ldrb	r2, [r2, #0]
 80015b4:	404a      	eors	r2, r1
 80015b6:	701a      	strb	r2, [r3, #0]

        /*   */
        for (i = 0; i < 8; i++) {
 80015b8:	230e      	movs	r3, #14
 80015ba:	18fb      	adds	r3, r7, r3
 80015bc:	2200      	movs	r2, #0
 80015be:	701a      	strb	r2, [r3, #0]
 80015c0:	e01b      	b.n	80015fa <CheckCrc8+0x8a>
            if (remainder & 0x80) {
 80015c2:	210f      	movs	r1, #15
 80015c4:	187b      	adds	r3, r7, r1
 80015c6:	781b      	ldrb	r3, [r3, #0]
 80015c8:	b25b      	sxtb	r3, r3
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	da09      	bge.n	80015e2 <CheckCrc8+0x72>
                remainder = (remainder << 1) ^ CRC8_POLYNOMIAL;
 80015ce:	187b      	adds	r3, r7, r1
 80015d0:	781b      	ldrb	r3, [r3, #0]
 80015d2:	005b      	lsls	r3, r3, #1
 80015d4:	b25b      	sxtb	r3, r3
 80015d6:	2231      	movs	r2, #49	; 0x31
 80015d8:	4053      	eors	r3, r2
 80015da:	b25a      	sxtb	r2, r3
 80015dc:	187b      	adds	r3, r7, r1
 80015de:	701a      	strb	r2, [r3, #0]
 80015e0:	e005      	b.n	80015ee <CheckCrc8+0x7e>
            } else {
                remainder = (remainder << 1);
 80015e2:	230f      	movs	r3, #15
 80015e4:	18fa      	adds	r2, r7, r3
 80015e6:	18fb      	adds	r3, r7, r3
 80015e8:	781b      	ldrb	r3, [r3, #0]
 80015ea:	18db      	adds	r3, r3, r3
 80015ec:	7013      	strb	r3, [r2, #0]
        for (i = 0; i < 8; i++) {
 80015ee:	210e      	movs	r1, #14
 80015f0:	187b      	adds	r3, r7, r1
 80015f2:	781a      	ldrb	r2, [r3, #0]
 80015f4:	187b      	adds	r3, r7, r1
 80015f6:	3201      	adds	r2, #1
 80015f8:	701a      	strb	r2, [r3, #0]
 80015fa:	230e      	movs	r3, #14
 80015fc:	18fb      	adds	r3, r7, r3
 80015fe:	781b      	ldrb	r3, [r3, #0]
 8001600:	2b07      	cmp	r3, #7
 8001602:	d9de      	bls.n	80015c2 <CheckCrc8+0x52>
    for (j = 0; j < 2; j++) {
 8001604:	210d      	movs	r1, #13
 8001606:	187b      	adds	r3, r7, r1
 8001608:	781a      	ldrb	r2, [r3, #0]
 800160a:	187b      	adds	r3, r7, r1
 800160c:	3201      	adds	r2, #1
 800160e:	701a      	strb	r2, [r3, #0]
 8001610:	230d      	movs	r3, #13
 8001612:	18fb      	adds	r3, r7, r3
 8001614:	781b      	ldrb	r3, [r3, #0]
 8001616:	2b01      	cmp	r3, #1
 8001618:	d9c2      	bls.n	80015a0 <CheckCrc8+0x30>
            }
        }
    }

    /* CRC */
    return remainder;
 800161a:	230f      	movs	r3, #15
 800161c:	18fb      	adds	r3, r7, r3
 800161e:	781b      	ldrb	r3, [r3, #0]
}
 8001620:	0018      	movs	r0, r3
 8001622:	46bd      	mov	sp, r7
 8001624:	b004      	add	sp, #16
 8001626:	bd80      	pop	{r7, pc}

08001628 <SHT30_Dat_To_Float>:
 * @brief    SHT306CRC
 * @param    dat   6
 * @retval       0
 *                10
*/
uint8_t SHT30_Dat_To_Float(uint8_t *const dat, float *temperature, float *humidity) {
 8001628:	b580      	push	{r7, lr}
 800162a:	b086      	sub	sp, #24
 800162c:	af00      	add	r7, sp, #0
 800162e:	60f8      	str	r0, [r7, #12]
 8001630:	60b9      	str	r1, [r7, #8]
 8001632:	607a      	str	r2, [r7, #4]
    uint16_t recv_temperature = 0;
 8001634:	2316      	movs	r3, #22
 8001636:	18fb      	adds	r3, r7, r3
 8001638:	2200      	movs	r2, #0
 800163a:	801a      	strh	r2, [r3, #0]
    uint16_t recv_humidity = 0;
 800163c:	2314      	movs	r3, #20
 800163e:	18fb      	adds	r3, r7, r3
 8001640:	2200      	movs	r2, #0
 8001642:	801a      	strh	r2, [r3, #0]

    /*  */
    if (CheckCrc8(dat, 0xFF) != dat[2] || CheckCrc8(&dat[3], 0xFF) != dat[5])
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	21ff      	movs	r1, #255	; 0xff
 8001648:	0018      	movs	r0, r3
 800164a:	f7ff ff91 	bl	8001570 <CheckCrc8>
 800164e:	0003      	movs	r3, r0
 8001650:	001a      	movs	r2, r3
 8001652:	68fb      	ldr	r3, [r7, #12]
 8001654:	3302      	adds	r3, #2
 8001656:	781b      	ldrb	r3, [r3, #0]
 8001658:	429a      	cmp	r2, r3
 800165a:	d10c      	bne.n	8001676 <SHT30_Dat_To_Float+0x4e>
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	3303      	adds	r3, #3
 8001660:	21ff      	movs	r1, #255	; 0xff
 8001662:	0018      	movs	r0, r3
 8001664:	f7ff ff84 	bl	8001570 <CheckCrc8>
 8001668:	0003      	movs	r3, r0
 800166a:	001a      	movs	r2, r3
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	3305      	adds	r3, #5
 8001670:	781b      	ldrb	r3, [r3, #0]
 8001672:	429a      	cmp	r2, r3
 8001674:	d001      	beq.n	800167a <SHT30_Dat_To_Float+0x52>
        return 1;
 8001676:	2301      	movs	r3, #1
 8001678:	e046      	b.n	8001708 <SHT30_Dat_To_Float+0xe0>

    /*  */
    recv_temperature = ((uint16_t) dat[0] << 8) | dat[1];
 800167a:	68fb      	ldr	r3, [r7, #12]
 800167c:	781b      	ldrb	r3, [r3, #0]
 800167e:	021b      	lsls	r3, r3, #8
 8001680:	b21a      	sxth	r2, r3
 8001682:	68fb      	ldr	r3, [r7, #12]
 8001684:	3301      	adds	r3, #1
 8001686:	781b      	ldrb	r3, [r3, #0]
 8001688:	b21b      	sxth	r3, r3
 800168a:	4313      	orrs	r3, r2
 800168c:	b21a      	sxth	r2, r3
 800168e:	2116      	movs	r1, #22
 8001690:	187b      	adds	r3, r7, r1
 8001692:	801a      	strh	r2, [r3, #0]
    *temperature = -45 + 175 * ((float) recv_temperature / 65535);
 8001694:	187b      	adds	r3, r7, r1
 8001696:	881b      	ldrh	r3, [r3, #0]
 8001698:	0018      	movs	r0, r3
 800169a:	f7ff f9f9 	bl	8000a90 <__aeabi_ui2f>
 800169e:	1c03      	adds	r3, r0, #0
 80016a0:	491b      	ldr	r1, [pc, #108]	; (8001710 <SHT30_Dat_To_Float+0xe8>)
 80016a2:	1c18      	adds	r0, r3, #0
 80016a4:	f7fe fde6 	bl	8000274 <__aeabi_fdiv>
 80016a8:	1c03      	adds	r3, r0, #0
 80016aa:	491a      	ldr	r1, [pc, #104]	; (8001714 <SHT30_Dat_To_Float+0xec>)
 80016ac:	1c18      	adds	r0, r3, #0
 80016ae:	f7fe feed 	bl	800048c <__aeabi_fmul>
 80016b2:	1c03      	adds	r3, r0, #0
 80016b4:	4918      	ldr	r1, [pc, #96]	; (8001718 <SHT30_Dat_To_Float+0xf0>)
 80016b6:	1c18      	adds	r0, r3, #0
 80016b8:	f7ff f802 	bl	80006c0 <__aeabi_fsub>
 80016bc:	1c03      	adds	r3, r0, #0
 80016be:	1c1a      	adds	r2, r3, #0
 80016c0:	68bb      	ldr	r3, [r7, #8]
 80016c2:	601a      	str	r2, [r3, #0]

    /*  */
    recv_humidity = ((uint16_t) dat[3] << 8) | dat[4];
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	3303      	adds	r3, #3
 80016c8:	781b      	ldrb	r3, [r3, #0]
 80016ca:	021b      	lsls	r3, r3, #8
 80016cc:	b21a      	sxth	r2, r3
 80016ce:	68fb      	ldr	r3, [r7, #12]
 80016d0:	3304      	adds	r3, #4
 80016d2:	781b      	ldrb	r3, [r3, #0]
 80016d4:	b21b      	sxth	r3, r3
 80016d6:	4313      	orrs	r3, r2
 80016d8:	b21a      	sxth	r2, r3
 80016da:	2114      	movs	r1, #20
 80016dc:	187b      	adds	r3, r7, r1
 80016de:	801a      	strh	r2, [r3, #0]
    *humidity = 100 * ((float) recv_humidity / 65535);
 80016e0:	187b      	adds	r3, r7, r1
 80016e2:	881b      	ldrh	r3, [r3, #0]
 80016e4:	0018      	movs	r0, r3
 80016e6:	f7ff f9d3 	bl	8000a90 <__aeabi_ui2f>
 80016ea:	1c03      	adds	r3, r0, #0
 80016ec:	4908      	ldr	r1, [pc, #32]	; (8001710 <SHT30_Dat_To_Float+0xe8>)
 80016ee:	1c18      	adds	r0, r3, #0
 80016f0:	f7fe fdc0 	bl	8000274 <__aeabi_fdiv>
 80016f4:	1c03      	adds	r3, r0, #0
 80016f6:	4909      	ldr	r1, [pc, #36]	; (800171c <SHT30_Dat_To_Float+0xf4>)
 80016f8:	1c18      	adds	r0, r3, #0
 80016fa:	f7fe fec7 	bl	800048c <__aeabi_fmul>
 80016fe:	1c03      	adds	r3, r0, #0
 8001700:	1c1a      	adds	r2, r3, #0
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	601a      	str	r2, [r3, #0]

    return 0;
 8001706:	2300      	movs	r3, #0
}
 8001708:	0018      	movs	r0, r3
 800170a:	46bd      	mov	sp, r7
 800170c:	b006      	add	sp, #24
 800170e:	bd80      	pop	{r7, pc}
 8001710:	477fff00 	.word	0x477fff00
 8001714:	432f0000 	.word	0x432f0000
 8001718:	42340000 	.word	0x42340000
 800171c:	42c80000 	.word	0x42c80000

08001720 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b082      	sub	sp, #8
 8001724:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001726:	4b0f      	ldr	r3, [pc, #60]	; (8001764 <HAL_MspInit+0x44>)
 8001728:	699a      	ldr	r2, [r3, #24]
 800172a:	4b0e      	ldr	r3, [pc, #56]	; (8001764 <HAL_MspInit+0x44>)
 800172c:	2101      	movs	r1, #1
 800172e:	430a      	orrs	r2, r1
 8001730:	619a      	str	r2, [r3, #24]
 8001732:	4b0c      	ldr	r3, [pc, #48]	; (8001764 <HAL_MspInit+0x44>)
 8001734:	699b      	ldr	r3, [r3, #24]
 8001736:	2201      	movs	r2, #1
 8001738:	4013      	ands	r3, r2
 800173a:	607b      	str	r3, [r7, #4]
 800173c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800173e:	4b09      	ldr	r3, [pc, #36]	; (8001764 <HAL_MspInit+0x44>)
 8001740:	69da      	ldr	r2, [r3, #28]
 8001742:	4b08      	ldr	r3, [pc, #32]	; (8001764 <HAL_MspInit+0x44>)
 8001744:	2180      	movs	r1, #128	; 0x80
 8001746:	0549      	lsls	r1, r1, #21
 8001748:	430a      	orrs	r2, r1
 800174a:	61da      	str	r2, [r3, #28]
 800174c:	4b05      	ldr	r3, [pc, #20]	; (8001764 <HAL_MspInit+0x44>)
 800174e:	69da      	ldr	r2, [r3, #28]
 8001750:	2380      	movs	r3, #128	; 0x80
 8001752:	055b      	lsls	r3, r3, #21
 8001754:	4013      	ands	r3, r2
 8001756:	603b      	str	r3, [r7, #0]
 8001758:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800175a:	46c0      	nop			; (mov r8, r8)
 800175c:	46bd      	mov	sp, r7
 800175e:	b002      	add	sp, #8
 8001760:	bd80      	pop	{r7, pc}
 8001762:	46c0      	nop			; (mov r8, r8)
 8001764:	40021000 	.word	0x40021000

08001768 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800176c:	e7fe      	b.n	800176c <NMI_Handler+0x4>

0800176e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800176e:	b580      	push	{r7, lr}
 8001770:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001772:	e7fe      	b.n	8001772 <HardFault_Handler+0x4>

08001774 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001778:	46c0      	nop			; (mov r8, r8)
 800177a:	46bd      	mov	sp, r7
 800177c:	bd80      	pop	{r7, pc}

0800177e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800177e:	b580      	push	{r7, lr}
 8001780:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001782:	46c0      	nop			; (mov r8, r8)
 8001784:	46bd      	mov	sp, r7
 8001786:	bd80      	pop	{r7, pc}

08001788 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800178c:	f000 f956 	bl	8001a3c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001790:	46c0      	nop			; (mov r8, r8)
 8001792:	46bd      	mov	sp, r7
 8001794:	bd80      	pop	{r7, pc}
	...

08001798 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	b082      	sub	sp, #8
 800179c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
 unsigned char value;
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800179e:	4b0b      	ldr	r3, [pc, #44]	; (80017cc <USART1_IRQHandler+0x34>)
 80017a0:	0018      	movs	r0, r3
 80017a2:	f002 f961 	bl	8003a68 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
  if((USART1->ISR & UART_FLAG_RXNE) != 0){
 80017a6:	4b0a      	ldr	r3, [pc, #40]	; (80017d0 <USART1_IRQHandler+0x38>)
 80017a8:	69db      	ldr	r3, [r3, #28]
 80017aa:	2220      	movs	r2, #32
 80017ac:	4013      	ands	r3, r2
 80017ae:	d009      	beq.n	80017c4 <USART1_IRQHandler+0x2c>
      value = USART1->RDR;
 80017b0:	4b07      	ldr	r3, [pc, #28]	; (80017d0 <USART1_IRQHandler+0x38>)
 80017b2:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80017b4:	b29a      	uxth	r2, r3
 80017b6:	1dfb      	adds	r3, r7, #7
 80017b8:	701a      	strb	r2, [r3, #0]
      extern void uart_receive_input(unsigned char value);
      uart_receive_input(value);
 80017ba:	1dfb      	adds	r3, r7, #7
 80017bc:	781b      	ldrb	r3, [r3, #0]
 80017be:	0018      	movs	r0, r3
 80017c0:	f003 f8d0 	bl	8004964 <uart_receive_input>
    }
  /* USER CODE END USART1_IRQn 1 */
}
 80017c4:	46c0      	nop			; (mov r8, r8)
 80017c6:	46bd      	mov	sp, r7
 80017c8:	b002      	add	sp, #8
 80017ca:	bd80      	pop	{r7, pc}
 80017cc:	20000104 	.word	0x20000104
 80017d0:	40013800 	.word	0x40013800

080017d4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b086      	sub	sp, #24
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80017dc:	4a14      	ldr	r2, [pc, #80]	; (8001830 <_sbrk+0x5c>)
 80017de:	4b15      	ldr	r3, [pc, #84]	; (8001834 <_sbrk+0x60>)
 80017e0:	1ad3      	subs	r3, r2, r3
 80017e2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80017e4:	697b      	ldr	r3, [r7, #20]
 80017e6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80017e8:	4b13      	ldr	r3, [pc, #76]	; (8001838 <_sbrk+0x64>)
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d102      	bne.n	80017f6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80017f0:	4b11      	ldr	r3, [pc, #68]	; (8001838 <_sbrk+0x64>)
 80017f2:	4a12      	ldr	r2, [pc, #72]	; (800183c <_sbrk+0x68>)
 80017f4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80017f6:	4b10      	ldr	r3, [pc, #64]	; (8001838 <_sbrk+0x64>)
 80017f8:	681a      	ldr	r2, [r3, #0]
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	18d3      	adds	r3, r2, r3
 80017fe:	693a      	ldr	r2, [r7, #16]
 8001800:	429a      	cmp	r2, r3
 8001802:	d207      	bcs.n	8001814 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001804:	f003 ffa4 	bl	8005750 <__errno>
 8001808:	0003      	movs	r3, r0
 800180a:	220c      	movs	r2, #12
 800180c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800180e:	2301      	movs	r3, #1
 8001810:	425b      	negs	r3, r3
 8001812:	e009      	b.n	8001828 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001814:	4b08      	ldr	r3, [pc, #32]	; (8001838 <_sbrk+0x64>)
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800181a:	4b07      	ldr	r3, [pc, #28]	; (8001838 <_sbrk+0x64>)
 800181c:	681a      	ldr	r2, [r3, #0]
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	18d2      	adds	r2, r2, r3
 8001822:	4b05      	ldr	r3, [pc, #20]	; (8001838 <_sbrk+0x64>)
 8001824:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8001826:	68fb      	ldr	r3, [r7, #12]
}
 8001828:	0018      	movs	r0, r3
 800182a:	46bd      	mov	sp, r7
 800182c:	b006      	add	sp, #24
 800182e:	bd80      	pop	{r7, pc}
 8001830:	20002000 	.word	0x20002000
 8001834:	00000400 	.word	0x00000400
 8001838:	200000a8 	.word	0x200000a8
 800183c:	20000218 	.word	0x20000218

08001840 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8001844:	46c0      	nop			; (mov r8, r8)
 8001846:	46bd      	mov	sp, r7
 8001848:	bd80      	pop	{r7, pc}
	...

0800184c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001850:	4b14      	ldr	r3, [pc, #80]	; (80018a4 <MX_USART1_UART_Init+0x58>)
 8001852:	4a15      	ldr	r2, [pc, #84]	; (80018a8 <MX_USART1_UART_Init+0x5c>)
 8001854:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001856:	4b13      	ldr	r3, [pc, #76]	; (80018a4 <MX_USART1_UART_Init+0x58>)
 8001858:	2296      	movs	r2, #150	; 0x96
 800185a:	0192      	lsls	r2, r2, #6
 800185c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800185e:	4b11      	ldr	r3, [pc, #68]	; (80018a4 <MX_USART1_UART_Init+0x58>)
 8001860:	2200      	movs	r2, #0
 8001862:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001864:	4b0f      	ldr	r3, [pc, #60]	; (80018a4 <MX_USART1_UART_Init+0x58>)
 8001866:	2200      	movs	r2, #0
 8001868:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800186a:	4b0e      	ldr	r3, [pc, #56]	; (80018a4 <MX_USART1_UART_Init+0x58>)
 800186c:	2200      	movs	r2, #0
 800186e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001870:	4b0c      	ldr	r3, [pc, #48]	; (80018a4 <MX_USART1_UART_Init+0x58>)
 8001872:	220c      	movs	r2, #12
 8001874:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001876:	4b0b      	ldr	r3, [pc, #44]	; (80018a4 <MX_USART1_UART_Init+0x58>)
 8001878:	2200      	movs	r2, #0
 800187a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800187c:	4b09      	ldr	r3, [pc, #36]	; (80018a4 <MX_USART1_UART_Init+0x58>)
 800187e:	2200      	movs	r2, #0
 8001880:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001882:	4b08      	ldr	r3, [pc, #32]	; (80018a4 <MX_USART1_UART_Init+0x58>)
 8001884:	2200      	movs	r2, #0
 8001886:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001888:	4b06      	ldr	r3, [pc, #24]	; (80018a4 <MX_USART1_UART_Init+0x58>)
 800188a:	2200      	movs	r2, #0
 800188c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800188e:	4b05      	ldr	r3, [pc, #20]	; (80018a4 <MX_USART1_UART_Init+0x58>)
 8001890:	0018      	movs	r0, r3
 8001892:	f001 ffeb 	bl	800386c <HAL_UART_Init>
 8001896:	1e03      	subs	r3, r0, #0
 8001898:	d001      	beq.n	800189e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800189a:	f7ff fc45 	bl	8001128 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800189e:	46c0      	nop			; (mov r8, r8)
 80018a0:	46bd      	mov	sp, r7
 80018a2:	bd80      	pop	{r7, pc}
 80018a4:	20000104 	.word	0x20000104
 80018a8:	40013800 	.word	0x40013800

080018ac <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80018ac:	b590      	push	{r4, r7, lr}
 80018ae:	b08b      	sub	sp, #44	; 0x2c
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018b4:	2414      	movs	r4, #20
 80018b6:	193b      	adds	r3, r7, r4
 80018b8:	0018      	movs	r0, r3
 80018ba:	2314      	movs	r3, #20
 80018bc:	001a      	movs	r2, r3
 80018be:	2100      	movs	r1, #0
 80018c0:	f003 ff70 	bl	80057a4 <memset>
  if(uartHandle->Instance==USART1)
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	4a21      	ldr	r2, [pc, #132]	; (8001950 <HAL_UART_MspInit+0xa4>)
 80018ca:	4293      	cmp	r3, r2
 80018cc:	d13b      	bne.n	8001946 <HAL_UART_MspInit+0x9a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80018ce:	4b21      	ldr	r3, [pc, #132]	; (8001954 <HAL_UART_MspInit+0xa8>)
 80018d0:	699a      	ldr	r2, [r3, #24]
 80018d2:	4b20      	ldr	r3, [pc, #128]	; (8001954 <HAL_UART_MspInit+0xa8>)
 80018d4:	2180      	movs	r1, #128	; 0x80
 80018d6:	01c9      	lsls	r1, r1, #7
 80018d8:	430a      	orrs	r2, r1
 80018da:	619a      	str	r2, [r3, #24]
 80018dc:	4b1d      	ldr	r3, [pc, #116]	; (8001954 <HAL_UART_MspInit+0xa8>)
 80018de:	699a      	ldr	r2, [r3, #24]
 80018e0:	2380      	movs	r3, #128	; 0x80
 80018e2:	01db      	lsls	r3, r3, #7
 80018e4:	4013      	ands	r3, r2
 80018e6:	613b      	str	r3, [r7, #16]
 80018e8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018ea:	4b1a      	ldr	r3, [pc, #104]	; (8001954 <HAL_UART_MspInit+0xa8>)
 80018ec:	695a      	ldr	r2, [r3, #20]
 80018ee:	4b19      	ldr	r3, [pc, #100]	; (8001954 <HAL_UART_MspInit+0xa8>)
 80018f0:	2180      	movs	r1, #128	; 0x80
 80018f2:	0289      	lsls	r1, r1, #10
 80018f4:	430a      	orrs	r2, r1
 80018f6:	615a      	str	r2, [r3, #20]
 80018f8:	4b16      	ldr	r3, [pc, #88]	; (8001954 <HAL_UART_MspInit+0xa8>)
 80018fa:	695a      	ldr	r2, [r3, #20]
 80018fc:	2380      	movs	r3, #128	; 0x80
 80018fe:	029b      	lsls	r3, r3, #10
 8001900:	4013      	ands	r3, r2
 8001902:	60fb      	str	r3, [r7, #12]
 8001904:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001906:	193b      	adds	r3, r7, r4
 8001908:	22c0      	movs	r2, #192	; 0xc0
 800190a:	00d2      	lsls	r2, r2, #3
 800190c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800190e:	0021      	movs	r1, r4
 8001910:	187b      	adds	r3, r7, r1
 8001912:	2202      	movs	r2, #2
 8001914:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001916:	187b      	adds	r3, r7, r1
 8001918:	2200      	movs	r2, #0
 800191a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800191c:	187b      	adds	r3, r7, r1
 800191e:	2203      	movs	r2, #3
 8001920:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8001922:	187b      	adds	r3, r7, r1
 8001924:	2201      	movs	r2, #1
 8001926:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001928:	187a      	adds	r2, r7, r1
 800192a:	2390      	movs	r3, #144	; 0x90
 800192c:	05db      	lsls	r3, r3, #23
 800192e:	0011      	movs	r1, r2
 8001930:	0018      	movs	r0, r3
 8001932:	f000 fa1f 	bl	8001d74 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001936:	2200      	movs	r2, #0
 8001938:	2100      	movs	r1, #0
 800193a:	201b      	movs	r0, #27
 800193c:	f000 f96a 	bl	8001c14 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001940:	201b      	movs	r0, #27
 8001942:	f000 f97c 	bl	8001c3e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001946:	46c0      	nop			; (mov r8, r8)
 8001948:	46bd      	mov	sp, r7
 800194a:	b00b      	add	sp, #44	; 0x2c
 800194c:	bd90      	pop	{r4, r7, pc}
 800194e:	46c0      	nop			; (mov r8, r8)
 8001950:	40013800 	.word	0x40013800
 8001954:	40021000 	.word	0x40021000

08001958 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001958:	480d      	ldr	r0, [pc, #52]	; (8001990 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800195a:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800195c:	480d      	ldr	r0, [pc, #52]	; (8001994 <LoopForever+0x6>)
  ldr r1, =_edata
 800195e:	490e      	ldr	r1, [pc, #56]	; (8001998 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001960:	4a0e      	ldr	r2, [pc, #56]	; (800199c <LoopForever+0xe>)
  movs r3, #0
 8001962:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001964:	e002      	b.n	800196c <LoopCopyDataInit>

08001966 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001966:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001968:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800196a:	3304      	adds	r3, #4

0800196c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800196c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800196e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001970:	d3f9      	bcc.n	8001966 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001972:	4a0b      	ldr	r2, [pc, #44]	; (80019a0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001974:	4c0b      	ldr	r4, [pc, #44]	; (80019a4 <LoopForever+0x16>)
  movs r3, #0
 8001976:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001978:	e001      	b.n	800197e <LoopFillZerobss>

0800197a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800197a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800197c:	3204      	adds	r2, #4

0800197e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800197e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001980:	d3fb      	bcc.n	800197a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8001982:	f7ff ff5d 	bl	8001840 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8001986:	f003 fee9 	bl	800575c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800198a:	f7ff fac7 	bl	8000f1c <main>

0800198e <LoopForever>:

LoopForever:
    b LoopForever
 800198e:	e7fe      	b.n	800198e <LoopForever>
  ldr   r0, =_estack
 8001990:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8001994:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001998:	2000008c 	.word	0x2000008c
  ldr r2, =_sidata
 800199c:	08006ac4 	.word	0x08006ac4
  ldr r2, =_sbss
 80019a0:	2000008c 	.word	0x2000008c
  ldr r4, =_ebss
 80019a4:	20000218 	.word	0x20000218

080019a8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80019a8:	e7fe      	b.n	80019a8 <ADC1_IRQHandler>
	...

080019ac <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80019b0:	4b07      	ldr	r3, [pc, #28]	; (80019d0 <HAL_Init+0x24>)
 80019b2:	681a      	ldr	r2, [r3, #0]
 80019b4:	4b06      	ldr	r3, [pc, #24]	; (80019d0 <HAL_Init+0x24>)
 80019b6:	2110      	movs	r1, #16
 80019b8:	430a      	orrs	r2, r1
 80019ba:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 80019bc:	2000      	movs	r0, #0
 80019be:	f000 f809 	bl	80019d4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80019c2:	f7ff fead 	bl	8001720 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80019c6:	2300      	movs	r3, #0
}
 80019c8:	0018      	movs	r0, r3
 80019ca:	46bd      	mov	sp, r7
 80019cc:	bd80      	pop	{r7, pc}
 80019ce:	46c0      	nop			; (mov r8, r8)
 80019d0:	40022000 	.word	0x40022000

080019d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80019d4:	b590      	push	{r4, r7, lr}
 80019d6:	b083      	sub	sp, #12
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80019dc:	4b14      	ldr	r3, [pc, #80]	; (8001a30 <HAL_InitTick+0x5c>)
 80019de:	681c      	ldr	r4, [r3, #0]
 80019e0:	4b14      	ldr	r3, [pc, #80]	; (8001a34 <HAL_InitTick+0x60>)
 80019e2:	781b      	ldrb	r3, [r3, #0]
 80019e4:	0019      	movs	r1, r3
 80019e6:	23fa      	movs	r3, #250	; 0xfa
 80019e8:	0098      	lsls	r0, r3, #2
 80019ea:	f7fe fb9f 	bl	800012c <__udivsi3>
 80019ee:	0003      	movs	r3, r0
 80019f0:	0019      	movs	r1, r3
 80019f2:	0020      	movs	r0, r4
 80019f4:	f7fe fb9a 	bl	800012c <__udivsi3>
 80019f8:	0003      	movs	r3, r0
 80019fa:	0018      	movs	r0, r3
 80019fc:	f000 f92f 	bl	8001c5e <HAL_SYSTICK_Config>
 8001a00:	1e03      	subs	r3, r0, #0
 8001a02:	d001      	beq.n	8001a08 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8001a04:	2301      	movs	r3, #1
 8001a06:	e00f      	b.n	8001a28 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	2b03      	cmp	r3, #3
 8001a0c:	d80b      	bhi.n	8001a26 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a0e:	6879      	ldr	r1, [r7, #4]
 8001a10:	2301      	movs	r3, #1
 8001a12:	425b      	negs	r3, r3
 8001a14:	2200      	movs	r2, #0
 8001a16:	0018      	movs	r0, r3
 8001a18:	f000 f8fc 	bl	8001c14 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001a1c:	4b06      	ldr	r3, [pc, #24]	; (8001a38 <HAL_InitTick+0x64>)
 8001a1e:	687a      	ldr	r2, [r7, #4]
 8001a20:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8001a22:	2300      	movs	r3, #0
 8001a24:	e000      	b.n	8001a28 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8001a26:	2301      	movs	r3, #1
}
 8001a28:	0018      	movs	r0, r3
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	b003      	add	sp, #12
 8001a2e:	bd90      	pop	{r4, r7, pc}
 8001a30:	2000001c 	.word	0x2000001c
 8001a34:	20000024 	.word	0x20000024
 8001a38:	20000020 	.word	0x20000020

08001a3c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a40:	4b05      	ldr	r3, [pc, #20]	; (8001a58 <HAL_IncTick+0x1c>)
 8001a42:	781b      	ldrb	r3, [r3, #0]
 8001a44:	001a      	movs	r2, r3
 8001a46:	4b05      	ldr	r3, [pc, #20]	; (8001a5c <HAL_IncTick+0x20>)
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	18d2      	adds	r2, r2, r3
 8001a4c:	4b03      	ldr	r3, [pc, #12]	; (8001a5c <HAL_IncTick+0x20>)
 8001a4e:	601a      	str	r2, [r3, #0]
}
 8001a50:	46c0      	nop			; (mov r8, r8)
 8001a52:	46bd      	mov	sp, r7
 8001a54:	bd80      	pop	{r7, pc}
 8001a56:	46c0      	nop			; (mov r8, r8)
 8001a58:	20000024 	.word	0x20000024
 8001a5c:	20000188 	.word	0x20000188

08001a60 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	af00      	add	r7, sp, #0
  return uwTick;
 8001a64:	4b02      	ldr	r3, [pc, #8]	; (8001a70 <HAL_GetTick+0x10>)
 8001a66:	681b      	ldr	r3, [r3, #0]
}
 8001a68:	0018      	movs	r0, r3
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	bd80      	pop	{r7, pc}
 8001a6e:	46c0      	nop			; (mov r8, r8)
 8001a70:	20000188 	.word	0x20000188

08001a74 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b084      	sub	sp, #16
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001a7c:	f7ff fff0 	bl	8001a60 <HAL_GetTick>
 8001a80:	0003      	movs	r3, r0
 8001a82:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	3301      	adds	r3, #1
 8001a8c:	d005      	beq.n	8001a9a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001a8e:	4b0a      	ldr	r3, [pc, #40]	; (8001ab8 <HAL_Delay+0x44>)
 8001a90:	781b      	ldrb	r3, [r3, #0]
 8001a92:	001a      	movs	r2, r3
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	189b      	adds	r3, r3, r2
 8001a98:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8001a9a:	46c0      	nop			; (mov r8, r8)
 8001a9c:	f7ff ffe0 	bl	8001a60 <HAL_GetTick>
 8001aa0:	0002      	movs	r2, r0
 8001aa2:	68bb      	ldr	r3, [r7, #8]
 8001aa4:	1ad3      	subs	r3, r2, r3
 8001aa6:	68fa      	ldr	r2, [r7, #12]
 8001aa8:	429a      	cmp	r2, r3
 8001aaa:	d8f7      	bhi.n	8001a9c <HAL_Delay+0x28>
  {
  }
}
 8001aac:	46c0      	nop			; (mov r8, r8)
 8001aae:	46c0      	nop			; (mov r8, r8)
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	b004      	add	sp, #16
 8001ab4:	bd80      	pop	{r7, pc}
 8001ab6:	46c0      	nop			; (mov r8, r8)
 8001ab8:	20000024 	.word	0x20000024

08001abc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b082      	sub	sp, #8
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	0002      	movs	r2, r0
 8001ac4:	1dfb      	adds	r3, r7, #7
 8001ac6:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001ac8:	1dfb      	adds	r3, r7, #7
 8001aca:	781b      	ldrb	r3, [r3, #0]
 8001acc:	2b7f      	cmp	r3, #127	; 0x7f
 8001ace:	d809      	bhi.n	8001ae4 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001ad0:	1dfb      	adds	r3, r7, #7
 8001ad2:	781b      	ldrb	r3, [r3, #0]
 8001ad4:	001a      	movs	r2, r3
 8001ad6:	231f      	movs	r3, #31
 8001ad8:	401a      	ands	r2, r3
 8001ada:	4b04      	ldr	r3, [pc, #16]	; (8001aec <__NVIC_EnableIRQ+0x30>)
 8001adc:	2101      	movs	r1, #1
 8001ade:	4091      	lsls	r1, r2
 8001ae0:	000a      	movs	r2, r1
 8001ae2:	601a      	str	r2, [r3, #0]
  }
}
 8001ae4:	46c0      	nop			; (mov r8, r8)
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	b002      	add	sp, #8
 8001aea:	bd80      	pop	{r7, pc}
 8001aec:	e000e100 	.word	0xe000e100

08001af0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001af0:	b590      	push	{r4, r7, lr}
 8001af2:	b083      	sub	sp, #12
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	0002      	movs	r2, r0
 8001af8:	6039      	str	r1, [r7, #0]
 8001afa:	1dfb      	adds	r3, r7, #7
 8001afc:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001afe:	1dfb      	adds	r3, r7, #7
 8001b00:	781b      	ldrb	r3, [r3, #0]
 8001b02:	2b7f      	cmp	r3, #127	; 0x7f
 8001b04:	d828      	bhi.n	8001b58 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001b06:	4a2f      	ldr	r2, [pc, #188]	; (8001bc4 <__NVIC_SetPriority+0xd4>)
 8001b08:	1dfb      	adds	r3, r7, #7
 8001b0a:	781b      	ldrb	r3, [r3, #0]
 8001b0c:	b25b      	sxtb	r3, r3
 8001b0e:	089b      	lsrs	r3, r3, #2
 8001b10:	33c0      	adds	r3, #192	; 0xc0
 8001b12:	009b      	lsls	r3, r3, #2
 8001b14:	589b      	ldr	r3, [r3, r2]
 8001b16:	1dfa      	adds	r2, r7, #7
 8001b18:	7812      	ldrb	r2, [r2, #0]
 8001b1a:	0011      	movs	r1, r2
 8001b1c:	2203      	movs	r2, #3
 8001b1e:	400a      	ands	r2, r1
 8001b20:	00d2      	lsls	r2, r2, #3
 8001b22:	21ff      	movs	r1, #255	; 0xff
 8001b24:	4091      	lsls	r1, r2
 8001b26:	000a      	movs	r2, r1
 8001b28:	43d2      	mvns	r2, r2
 8001b2a:	401a      	ands	r2, r3
 8001b2c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001b2e:	683b      	ldr	r3, [r7, #0]
 8001b30:	019b      	lsls	r3, r3, #6
 8001b32:	22ff      	movs	r2, #255	; 0xff
 8001b34:	401a      	ands	r2, r3
 8001b36:	1dfb      	adds	r3, r7, #7
 8001b38:	781b      	ldrb	r3, [r3, #0]
 8001b3a:	0018      	movs	r0, r3
 8001b3c:	2303      	movs	r3, #3
 8001b3e:	4003      	ands	r3, r0
 8001b40:	00db      	lsls	r3, r3, #3
 8001b42:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001b44:	481f      	ldr	r0, [pc, #124]	; (8001bc4 <__NVIC_SetPriority+0xd4>)
 8001b46:	1dfb      	adds	r3, r7, #7
 8001b48:	781b      	ldrb	r3, [r3, #0]
 8001b4a:	b25b      	sxtb	r3, r3
 8001b4c:	089b      	lsrs	r3, r3, #2
 8001b4e:	430a      	orrs	r2, r1
 8001b50:	33c0      	adds	r3, #192	; 0xc0
 8001b52:	009b      	lsls	r3, r3, #2
 8001b54:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001b56:	e031      	b.n	8001bbc <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001b58:	4a1b      	ldr	r2, [pc, #108]	; (8001bc8 <__NVIC_SetPriority+0xd8>)
 8001b5a:	1dfb      	adds	r3, r7, #7
 8001b5c:	781b      	ldrb	r3, [r3, #0]
 8001b5e:	0019      	movs	r1, r3
 8001b60:	230f      	movs	r3, #15
 8001b62:	400b      	ands	r3, r1
 8001b64:	3b08      	subs	r3, #8
 8001b66:	089b      	lsrs	r3, r3, #2
 8001b68:	3306      	adds	r3, #6
 8001b6a:	009b      	lsls	r3, r3, #2
 8001b6c:	18d3      	adds	r3, r2, r3
 8001b6e:	3304      	adds	r3, #4
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	1dfa      	adds	r2, r7, #7
 8001b74:	7812      	ldrb	r2, [r2, #0]
 8001b76:	0011      	movs	r1, r2
 8001b78:	2203      	movs	r2, #3
 8001b7a:	400a      	ands	r2, r1
 8001b7c:	00d2      	lsls	r2, r2, #3
 8001b7e:	21ff      	movs	r1, #255	; 0xff
 8001b80:	4091      	lsls	r1, r2
 8001b82:	000a      	movs	r2, r1
 8001b84:	43d2      	mvns	r2, r2
 8001b86:	401a      	ands	r2, r3
 8001b88:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001b8a:	683b      	ldr	r3, [r7, #0]
 8001b8c:	019b      	lsls	r3, r3, #6
 8001b8e:	22ff      	movs	r2, #255	; 0xff
 8001b90:	401a      	ands	r2, r3
 8001b92:	1dfb      	adds	r3, r7, #7
 8001b94:	781b      	ldrb	r3, [r3, #0]
 8001b96:	0018      	movs	r0, r3
 8001b98:	2303      	movs	r3, #3
 8001b9a:	4003      	ands	r3, r0
 8001b9c:	00db      	lsls	r3, r3, #3
 8001b9e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001ba0:	4809      	ldr	r0, [pc, #36]	; (8001bc8 <__NVIC_SetPriority+0xd8>)
 8001ba2:	1dfb      	adds	r3, r7, #7
 8001ba4:	781b      	ldrb	r3, [r3, #0]
 8001ba6:	001c      	movs	r4, r3
 8001ba8:	230f      	movs	r3, #15
 8001baa:	4023      	ands	r3, r4
 8001bac:	3b08      	subs	r3, #8
 8001bae:	089b      	lsrs	r3, r3, #2
 8001bb0:	430a      	orrs	r2, r1
 8001bb2:	3306      	adds	r3, #6
 8001bb4:	009b      	lsls	r3, r3, #2
 8001bb6:	18c3      	adds	r3, r0, r3
 8001bb8:	3304      	adds	r3, #4
 8001bba:	601a      	str	r2, [r3, #0]
}
 8001bbc:	46c0      	nop			; (mov r8, r8)
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	b003      	add	sp, #12
 8001bc2:	bd90      	pop	{r4, r7, pc}
 8001bc4:	e000e100 	.word	0xe000e100
 8001bc8:	e000ed00 	.word	0xe000ed00

08001bcc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b082      	sub	sp, #8
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	1e5a      	subs	r2, r3, #1
 8001bd8:	2380      	movs	r3, #128	; 0x80
 8001bda:	045b      	lsls	r3, r3, #17
 8001bdc:	429a      	cmp	r2, r3
 8001bde:	d301      	bcc.n	8001be4 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001be0:	2301      	movs	r3, #1
 8001be2:	e010      	b.n	8001c06 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001be4:	4b0a      	ldr	r3, [pc, #40]	; (8001c10 <SysTick_Config+0x44>)
 8001be6:	687a      	ldr	r2, [r7, #4]
 8001be8:	3a01      	subs	r2, #1
 8001bea:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001bec:	2301      	movs	r3, #1
 8001bee:	425b      	negs	r3, r3
 8001bf0:	2103      	movs	r1, #3
 8001bf2:	0018      	movs	r0, r3
 8001bf4:	f7ff ff7c 	bl	8001af0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001bf8:	4b05      	ldr	r3, [pc, #20]	; (8001c10 <SysTick_Config+0x44>)
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001bfe:	4b04      	ldr	r3, [pc, #16]	; (8001c10 <SysTick_Config+0x44>)
 8001c00:	2207      	movs	r2, #7
 8001c02:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c04:	2300      	movs	r3, #0
}
 8001c06:	0018      	movs	r0, r3
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	b002      	add	sp, #8
 8001c0c:	bd80      	pop	{r7, pc}
 8001c0e:	46c0      	nop			; (mov r8, r8)
 8001c10:	e000e010 	.word	0xe000e010

08001c14 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b084      	sub	sp, #16
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	60b9      	str	r1, [r7, #8]
 8001c1c:	607a      	str	r2, [r7, #4]
 8001c1e:	210f      	movs	r1, #15
 8001c20:	187b      	adds	r3, r7, r1
 8001c22:	1c02      	adds	r2, r0, #0
 8001c24:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001c26:	68ba      	ldr	r2, [r7, #8]
 8001c28:	187b      	adds	r3, r7, r1
 8001c2a:	781b      	ldrb	r3, [r3, #0]
 8001c2c:	b25b      	sxtb	r3, r3
 8001c2e:	0011      	movs	r1, r2
 8001c30:	0018      	movs	r0, r3
 8001c32:	f7ff ff5d 	bl	8001af0 <__NVIC_SetPriority>
}
 8001c36:	46c0      	nop			; (mov r8, r8)
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	b004      	add	sp, #16
 8001c3c:	bd80      	pop	{r7, pc}

08001c3e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c3e:	b580      	push	{r7, lr}
 8001c40:	b082      	sub	sp, #8
 8001c42:	af00      	add	r7, sp, #0
 8001c44:	0002      	movs	r2, r0
 8001c46:	1dfb      	adds	r3, r7, #7
 8001c48:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001c4a:	1dfb      	adds	r3, r7, #7
 8001c4c:	781b      	ldrb	r3, [r3, #0]
 8001c4e:	b25b      	sxtb	r3, r3
 8001c50:	0018      	movs	r0, r3
 8001c52:	f7ff ff33 	bl	8001abc <__NVIC_EnableIRQ>
}
 8001c56:	46c0      	nop			; (mov r8, r8)
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	b002      	add	sp, #8
 8001c5c:	bd80      	pop	{r7, pc}

08001c5e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c5e:	b580      	push	{r7, lr}
 8001c60:	b082      	sub	sp, #8
 8001c62:	af00      	add	r7, sp, #0
 8001c64:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	0018      	movs	r0, r3
 8001c6a:	f7ff ffaf 	bl	8001bcc <SysTick_Config>
 8001c6e:	0003      	movs	r3, r0
}
 8001c70:	0018      	movs	r0, r3
 8001c72:	46bd      	mov	sp, r7
 8001c74:	b002      	add	sp, #8
 8001c76:	bd80      	pop	{r7, pc}

08001c78 <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	b082      	sub	sp, #8
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	2221      	movs	r2, #33	; 0x21
 8001c84:	5c9b      	ldrb	r3, [r3, r2]
 8001c86:	b2db      	uxtb	r3, r3
 8001c88:	2b02      	cmp	r3, #2
 8001c8a:	d008      	beq.n	8001c9e <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	2204      	movs	r2, #4
 8001c90:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	2220      	movs	r2, #32
 8001c96:	2100      	movs	r1, #0
 8001c98:	5499      	strb	r1, [r3, r2]
    
    return HAL_ERROR;
 8001c9a:	2301      	movs	r3, #1
 8001c9c:	e020      	b.n	8001ce0 <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	681a      	ldr	r2, [r3, #0]
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	210e      	movs	r1, #14
 8001caa:	438a      	bics	r2, r1
 8001cac:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	681a      	ldr	r2, [r3, #0]
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	2101      	movs	r1, #1
 8001cba:	438a      	bics	r2, r1
 8001cbc:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001cc6:	2101      	movs	r1, #1
 8001cc8:	4091      	lsls	r1, r2
 8001cca:	000a      	movs	r2, r1
 8001ccc:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	2221      	movs	r2, #33	; 0x21
 8001cd2:	2101      	movs	r1, #1
 8001cd4:	5499      	strb	r1, [r3, r2]
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	2220      	movs	r2, #32
 8001cda:	2100      	movs	r1, #0
 8001cdc:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 8001cde:	2300      	movs	r3, #0
}
 8001ce0:	0018      	movs	r0, r3
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	b002      	add	sp, #8
 8001ce6:	bd80      	pop	{r7, pc}

08001ce8 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b084      	sub	sp, #16
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001cf0:	210f      	movs	r1, #15
 8001cf2:	187b      	adds	r3, r7, r1
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	701a      	strb	r2, [r3, #0]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	2221      	movs	r2, #33	; 0x21
 8001cfc:	5c9b      	ldrb	r3, [r3, r2]
 8001cfe:	b2db      	uxtb	r3, r3
 8001d00:	2b02      	cmp	r3, #2
 8001d02:	d006      	beq.n	8001d12 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	2204      	movs	r2, #4
 8001d08:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8001d0a:	187b      	adds	r3, r7, r1
 8001d0c:	2201      	movs	r2, #1
 8001d0e:	701a      	strb	r2, [r3, #0]
 8001d10:	e028      	b.n	8001d64 <HAL_DMA_Abort_IT+0x7c>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	681a      	ldr	r2, [r3, #0]
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	210e      	movs	r1, #14
 8001d1e:	438a      	bics	r2, r1
 8001d20:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	681a      	ldr	r2, [r3, #0]
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	2101      	movs	r1, #1
 8001d2e:	438a      	bics	r2, r1
 8001d30:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d3a:	2101      	movs	r1, #1
 8001d3c:	4091      	lsls	r1, r2
 8001d3e:	000a      	movs	r2, r1
 8001d40:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	2221      	movs	r2, #33	; 0x21
 8001d46:	2101      	movs	r1, #1
 8001d48:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	2220      	movs	r2, #32
 8001d4e:	2100      	movs	r1, #0
 8001d50:	5499      	strb	r1, [r3, r2]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d004      	beq.n	8001d64 <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001d5e:	687a      	ldr	r2, [r7, #4]
 8001d60:	0010      	movs	r0, r2
 8001d62:	4798      	blx	r3
    } 
  }
  return status;
 8001d64:	230f      	movs	r3, #15
 8001d66:	18fb      	adds	r3, r7, r3
 8001d68:	781b      	ldrb	r3, [r3, #0]
}
 8001d6a:	0018      	movs	r0, r3
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	b004      	add	sp, #16
 8001d70:	bd80      	pop	{r7, pc}
	...

08001d74 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8001d74:	b580      	push	{r7, lr}
 8001d76:	b086      	sub	sp, #24
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	6078      	str	r0, [r7, #4]
 8001d7c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001d7e:	2300      	movs	r3, #0
 8001d80:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d82:	e14f      	b.n	8002024 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001d84:	683b      	ldr	r3, [r7, #0]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	2101      	movs	r1, #1
 8001d8a:	697a      	ldr	r2, [r7, #20]
 8001d8c:	4091      	lsls	r1, r2
 8001d8e:	000a      	movs	r2, r1
 8001d90:	4013      	ands	r3, r2
 8001d92:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d100      	bne.n	8001d9c <HAL_GPIO_Init+0x28>
 8001d9a:	e140      	b.n	800201e <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001d9c:	683b      	ldr	r3, [r7, #0]
 8001d9e:	685b      	ldr	r3, [r3, #4]
 8001da0:	2b01      	cmp	r3, #1
 8001da2:	d00b      	beq.n	8001dbc <HAL_GPIO_Init+0x48>
 8001da4:	683b      	ldr	r3, [r7, #0]
 8001da6:	685b      	ldr	r3, [r3, #4]
 8001da8:	2b02      	cmp	r3, #2
 8001daa:	d007      	beq.n	8001dbc <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001dac:	683b      	ldr	r3, [r7, #0]
 8001dae:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001db0:	2b11      	cmp	r3, #17
 8001db2:	d003      	beq.n	8001dbc <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001db4:	683b      	ldr	r3, [r7, #0]
 8001db6:	685b      	ldr	r3, [r3, #4]
 8001db8:	2b12      	cmp	r3, #18
 8001dba:	d130      	bne.n	8001e1e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	689b      	ldr	r3, [r3, #8]
 8001dc0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001dc2:	697b      	ldr	r3, [r7, #20]
 8001dc4:	005b      	lsls	r3, r3, #1
 8001dc6:	2203      	movs	r2, #3
 8001dc8:	409a      	lsls	r2, r3
 8001dca:	0013      	movs	r3, r2
 8001dcc:	43da      	mvns	r2, r3
 8001dce:	693b      	ldr	r3, [r7, #16]
 8001dd0:	4013      	ands	r3, r2
 8001dd2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001dd4:	683b      	ldr	r3, [r7, #0]
 8001dd6:	68da      	ldr	r2, [r3, #12]
 8001dd8:	697b      	ldr	r3, [r7, #20]
 8001dda:	005b      	lsls	r3, r3, #1
 8001ddc:	409a      	lsls	r2, r3
 8001dde:	0013      	movs	r3, r2
 8001de0:	693a      	ldr	r2, [r7, #16]
 8001de2:	4313      	orrs	r3, r2
 8001de4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	693a      	ldr	r2, [r7, #16]
 8001dea:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	685b      	ldr	r3, [r3, #4]
 8001df0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001df2:	2201      	movs	r2, #1
 8001df4:	697b      	ldr	r3, [r7, #20]
 8001df6:	409a      	lsls	r2, r3
 8001df8:	0013      	movs	r3, r2
 8001dfa:	43da      	mvns	r2, r3
 8001dfc:	693b      	ldr	r3, [r7, #16]
 8001dfe:	4013      	ands	r3, r2
 8001e00:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8001e02:	683b      	ldr	r3, [r7, #0]
 8001e04:	685b      	ldr	r3, [r3, #4]
 8001e06:	091b      	lsrs	r3, r3, #4
 8001e08:	2201      	movs	r2, #1
 8001e0a:	401a      	ands	r2, r3
 8001e0c:	697b      	ldr	r3, [r7, #20]
 8001e0e:	409a      	lsls	r2, r3
 8001e10:	0013      	movs	r3, r2
 8001e12:	693a      	ldr	r2, [r7, #16]
 8001e14:	4313      	orrs	r3, r2
 8001e16:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	693a      	ldr	r2, [r7, #16]
 8001e1c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	68db      	ldr	r3, [r3, #12]
 8001e22:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001e24:	697b      	ldr	r3, [r7, #20]
 8001e26:	005b      	lsls	r3, r3, #1
 8001e28:	2203      	movs	r2, #3
 8001e2a:	409a      	lsls	r2, r3
 8001e2c:	0013      	movs	r3, r2
 8001e2e:	43da      	mvns	r2, r3
 8001e30:	693b      	ldr	r3, [r7, #16]
 8001e32:	4013      	ands	r3, r2
 8001e34:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001e36:	683b      	ldr	r3, [r7, #0]
 8001e38:	689a      	ldr	r2, [r3, #8]
 8001e3a:	697b      	ldr	r3, [r7, #20]
 8001e3c:	005b      	lsls	r3, r3, #1
 8001e3e:	409a      	lsls	r2, r3
 8001e40:	0013      	movs	r3, r2
 8001e42:	693a      	ldr	r2, [r7, #16]
 8001e44:	4313      	orrs	r3, r2
 8001e46:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	693a      	ldr	r2, [r7, #16]
 8001e4c:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001e4e:	683b      	ldr	r3, [r7, #0]
 8001e50:	685b      	ldr	r3, [r3, #4]
 8001e52:	2b02      	cmp	r3, #2
 8001e54:	d003      	beq.n	8001e5e <HAL_GPIO_Init+0xea>
 8001e56:	683b      	ldr	r3, [r7, #0]
 8001e58:	685b      	ldr	r3, [r3, #4]
 8001e5a:	2b12      	cmp	r3, #18
 8001e5c:	d123      	bne.n	8001ea6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001e5e:	697b      	ldr	r3, [r7, #20]
 8001e60:	08da      	lsrs	r2, r3, #3
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	3208      	adds	r2, #8
 8001e66:	0092      	lsls	r2, r2, #2
 8001e68:	58d3      	ldr	r3, [r2, r3]
 8001e6a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001e6c:	697b      	ldr	r3, [r7, #20]
 8001e6e:	2207      	movs	r2, #7
 8001e70:	4013      	ands	r3, r2
 8001e72:	009b      	lsls	r3, r3, #2
 8001e74:	220f      	movs	r2, #15
 8001e76:	409a      	lsls	r2, r3
 8001e78:	0013      	movs	r3, r2
 8001e7a:	43da      	mvns	r2, r3
 8001e7c:	693b      	ldr	r3, [r7, #16]
 8001e7e:	4013      	ands	r3, r2
 8001e80:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001e82:	683b      	ldr	r3, [r7, #0]
 8001e84:	691a      	ldr	r2, [r3, #16]
 8001e86:	697b      	ldr	r3, [r7, #20]
 8001e88:	2107      	movs	r1, #7
 8001e8a:	400b      	ands	r3, r1
 8001e8c:	009b      	lsls	r3, r3, #2
 8001e8e:	409a      	lsls	r2, r3
 8001e90:	0013      	movs	r3, r2
 8001e92:	693a      	ldr	r2, [r7, #16]
 8001e94:	4313      	orrs	r3, r2
 8001e96:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001e98:	697b      	ldr	r3, [r7, #20]
 8001e9a:	08da      	lsrs	r2, r3, #3
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	3208      	adds	r2, #8
 8001ea0:	0092      	lsls	r2, r2, #2
 8001ea2:	6939      	ldr	r1, [r7, #16]
 8001ea4:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001eac:	697b      	ldr	r3, [r7, #20]
 8001eae:	005b      	lsls	r3, r3, #1
 8001eb0:	2203      	movs	r2, #3
 8001eb2:	409a      	lsls	r2, r3
 8001eb4:	0013      	movs	r3, r2
 8001eb6:	43da      	mvns	r2, r3
 8001eb8:	693b      	ldr	r3, [r7, #16]
 8001eba:	4013      	ands	r3, r2
 8001ebc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001ebe:	683b      	ldr	r3, [r7, #0]
 8001ec0:	685b      	ldr	r3, [r3, #4]
 8001ec2:	2203      	movs	r2, #3
 8001ec4:	401a      	ands	r2, r3
 8001ec6:	697b      	ldr	r3, [r7, #20]
 8001ec8:	005b      	lsls	r3, r3, #1
 8001eca:	409a      	lsls	r2, r3
 8001ecc:	0013      	movs	r3, r2
 8001ece:	693a      	ldr	r2, [r7, #16]
 8001ed0:	4313      	orrs	r3, r2
 8001ed2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	693a      	ldr	r2, [r7, #16]
 8001ed8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001eda:	683b      	ldr	r3, [r7, #0]
 8001edc:	685a      	ldr	r2, [r3, #4]
 8001ede:	2380      	movs	r3, #128	; 0x80
 8001ee0:	055b      	lsls	r3, r3, #21
 8001ee2:	4013      	ands	r3, r2
 8001ee4:	d100      	bne.n	8001ee8 <HAL_GPIO_Init+0x174>
 8001ee6:	e09a      	b.n	800201e <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ee8:	4b54      	ldr	r3, [pc, #336]	; (800203c <HAL_GPIO_Init+0x2c8>)
 8001eea:	699a      	ldr	r2, [r3, #24]
 8001eec:	4b53      	ldr	r3, [pc, #332]	; (800203c <HAL_GPIO_Init+0x2c8>)
 8001eee:	2101      	movs	r1, #1
 8001ef0:	430a      	orrs	r2, r1
 8001ef2:	619a      	str	r2, [r3, #24]
 8001ef4:	4b51      	ldr	r3, [pc, #324]	; (800203c <HAL_GPIO_Init+0x2c8>)
 8001ef6:	699b      	ldr	r3, [r3, #24]
 8001ef8:	2201      	movs	r2, #1
 8001efa:	4013      	ands	r3, r2
 8001efc:	60bb      	str	r3, [r7, #8]
 8001efe:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001f00:	4a4f      	ldr	r2, [pc, #316]	; (8002040 <HAL_GPIO_Init+0x2cc>)
 8001f02:	697b      	ldr	r3, [r7, #20]
 8001f04:	089b      	lsrs	r3, r3, #2
 8001f06:	3302      	adds	r3, #2
 8001f08:	009b      	lsls	r3, r3, #2
 8001f0a:	589b      	ldr	r3, [r3, r2]
 8001f0c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001f0e:	697b      	ldr	r3, [r7, #20]
 8001f10:	2203      	movs	r2, #3
 8001f12:	4013      	ands	r3, r2
 8001f14:	009b      	lsls	r3, r3, #2
 8001f16:	220f      	movs	r2, #15
 8001f18:	409a      	lsls	r2, r3
 8001f1a:	0013      	movs	r3, r2
 8001f1c:	43da      	mvns	r2, r3
 8001f1e:	693b      	ldr	r3, [r7, #16]
 8001f20:	4013      	ands	r3, r2
 8001f22:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001f24:	687a      	ldr	r2, [r7, #4]
 8001f26:	2390      	movs	r3, #144	; 0x90
 8001f28:	05db      	lsls	r3, r3, #23
 8001f2a:	429a      	cmp	r2, r3
 8001f2c:	d013      	beq.n	8001f56 <HAL_GPIO_Init+0x1e2>
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	4a44      	ldr	r2, [pc, #272]	; (8002044 <HAL_GPIO_Init+0x2d0>)
 8001f32:	4293      	cmp	r3, r2
 8001f34:	d00d      	beq.n	8001f52 <HAL_GPIO_Init+0x1de>
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	4a43      	ldr	r2, [pc, #268]	; (8002048 <HAL_GPIO_Init+0x2d4>)
 8001f3a:	4293      	cmp	r3, r2
 8001f3c:	d007      	beq.n	8001f4e <HAL_GPIO_Init+0x1da>
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	4a42      	ldr	r2, [pc, #264]	; (800204c <HAL_GPIO_Init+0x2d8>)
 8001f42:	4293      	cmp	r3, r2
 8001f44:	d101      	bne.n	8001f4a <HAL_GPIO_Init+0x1d6>
 8001f46:	2303      	movs	r3, #3
 8001f48:	e006      	b.n	8001f58 <HAL_GPIO_Init+0x1e4>
 8001f4a:	2305      	movs	r3, #5
 8001f4c:	e004      	b.n	8001f58 <HAL_GPIO_Init+0x1e4>
 8001f4e:	2302      	movs	r3, #2
 8001f50:	e002      	b.n	8001f58 <HAL_GPIO_Init+0x1e4>
 8001f52:	2301      	movs	r3, #1
 8001f54:	e000      	b.n	8001f58 <HAL_GPIO_Init+0x1e4>
 8001f56:	2300      	movs	r3, #0
 8001f58:	697a      	ldr	r2, [r7, #20]
 8001f5a:	2103      	movs	r1, #3
 8001f5c:	400a      	ands	r2, r1
 8001f5e:	0092      	lsls	r2, r2, #2
 8001f60:	4093      	lsls	r3, r2
 8001f62:	693a      	ldr	r2, [r7, #16]
 8001f64:	4313      	orrs	r3, r2
 8001f66:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001f68:	4935      	ldr	r1, [pc, #212]	; (8002040 <HAL_GPIO_Init+0x2cc>)
 8001f6a:	697b      	ldr	r3, [r7, #20]
 8001f6c:	089b      	lsrs	r3, r3, #2
 8001f6e:	3302      	adds	r3, #2
 8001f70:	009b      	lsls	r3, r3, #2
 8001f72:	693a      	ldr	r2, [r7, #16]
 8001f74:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001f76:	4b36      	ldr	r3, [pc, #216]	; (8002050 <HAL_GPIO_Init+0x2dc>)
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	43da      	mvns	r2, r3
 8001f80:	693b      	ldr	r3, [r7, #16]
 8001f82:	4013      	ands	r3, r2
 8001f84:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001f86:	683b      	ldr	r3, [r7, #0]
 8001f88:	685a      	ldr	r2, [r3, #4]
 8001f8a:	2380      	movs	r3, #128	; 0x80
 8001f8c:	025b      	lsls	r3, r3, #9
 8001f8e:	4013      	ands	r3, r2
 8001f90:	d003      	beq.n	8001f9a <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8001f92:	693a      	ldr	r2, [r7, #16]
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	4313      	orrs	r3, r2
 8001f98:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001f9a:	4b2d      	ldr	r3, [pc, #180]	; (8002050 <HAL_GPIO_Init+0x2dc>)
 8001f9c:	693a      	ldr	r2, [r7, #16]
 8001f9e:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8001fa0:	4b2b      	ldr	r3, [pc, #172]	; (8002050 <HAL_GPIO_Init+0x2dc>)
 8001fa2:	685b      	ldr	r3, [r3, #4]
 8001fa4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	43da      	mvns	r2, r3
 8001faa:	693b      	ldr	r3, [r7, #16]
 8001fac:	4013      	ands	r3, r2
 8001fae:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001fb0:	683b      	ldr	r3, [r7, #0]
 8001fb2:	685a      	ldr	r2, [r3, #4]
 8001fb4:	2380      	movs	r3, #128	; 0x80
 8001fb6:	029b      	lsls	r3, r3, #10
 8001fb8:	4013      	ands	r3, r2
 8001fba:	d003      	beq.n	8001fc4 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8001fbc:	693a      	ldr	r2, [r7, #16]
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	4313      	orrs	r3, r2
 8001fc2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001fc4:	4b22      	ldr	r3, [pc, #136]	; (8002050 <HAL_GPIO_Init+0x2dc>)
 8001fc6:	693a      	ldr	r2, [r7, #16]
 8001fc8:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001fca:	4b21      	ldr	r3, [pc, #132]	; (8002050 <HAL_GPIO_Init+0x2dc>)
 8001fcc:	689b      	ldr	r3, [r3, #8]
 8001fce:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	43da      	mvns	r2, r3
 8001fd4:	693b      	ldr	r3, [r7, #16]
 8001fd6:	4013      	ands	r3, r2
 8001fd8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001fda:	683b      	ldr	r3, [r7, #0]
 8001fdc:	685a      	ldr	r2, [r3, #4]
 8001fde:	2380      	movs	r3, #128	; 0x80
 8001fe0:	035b      	lsls	r3, r3, #13
 8001fe2:	4013      	ands	r3, r2
 8001fe4:	d003      	beq.n	8001fee <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8001fe6:	693a      	ldr	r2, [r7, #16]
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	4313      	orrs	r3, r2
 8001fec:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001fee:	4b18      	ldr	r3, [pc, #96]	; (8002050 <HAL_GPIO_Init+0x2dc>)
 8001ff0:	693a      	ldr	r2, [r7, #16]
 8001ff2:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001ff4:	4b16      	ldr	r3, [pc, #88]	; (8002050 <HAL_GPIO_Init+0x2dc>)
 8001ff6:	68db      	ldr	r3, [r3, #12]
 8001ff8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	43da      	mvns	r2, r3
 8001ffe:	693b      	ldr	r3, [r7, #16]
 8002000:	4013      	ands	r3, r2
 8002002:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002004:	683b      	ldr	r3, [r7, #0]
 8002006:	685a      	ldr	r2, [r3, #4]
 8002008:	2380      	movs	r3, #128	; 0x80
 800200a:	039b      	lsls	r3, r3, #14
 800200c:	4013      	ands	r3, r2
 800200e:	d003      	beq.n	8002018 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8002010:	693a      	ldr	r2, [r7, #16]
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	4313      	orrs	r3, r2
 8002016:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002018:	4b0d      	ldr	r3, [pc, #52]	; (8002050 <HAL_GPIO_Init+0x2dc>)
 800201a:	693a      	ldr	r2, [r7, #16]
 800201c:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 800201e:	697b      	ldr	r3, [r7, #20]
 8002020:	3301      	adds	r3, #1
 8002022:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002024:	683b      	ldr	r3, [r7, #0]
 8002026:	681a      	ldr	r2, [r3, #0]
 8002028:	697b      	ldr	r3, [r7, #20]
 800202a:	40da      	lsrs	r2, r3
 800202c:	1e13      	subs	r3, r2, #0
 800202e:	d000      	beq.n	8002032 <HAL_GPIO_Init+0x2be>
 8002030:	e6a8      	b.n	8001d84 <HAL_GPIO_Init+0x10>
  } 
}
 8002032:	46c0      	nop			; (mov r8, r8)
 8002034:	46c0      	nop			; (mov r8, r8)
 8002036:	46bd      	mov	sp, r7
 8002038:	b006      	add	sp, #24
 800203a:	bd80      	pop	{r7, pc}
 800203c:	40021000 	.word	0x40021000
 8002040:	40010000 	.word	0x40010000
 8002044:	48000400 	.word	0x48000400
 8002048:	48000800 	.word	0x48000800
 800204c:	48000c00 	.word	0x48000c00
 8002050:	40010400 	.word	0x40010400

08002054 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b082      	sub	sp, #8
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
 800205c:	0008      	movs	r0, r1
 800205e:	0011      	movs	r1, r2
 8002060:	1cbb      	adds	r3, r7, #2
 8002062:	1c02      	adds	r2, r0, #0
 8002064:	801a      	strh	r2, [r3, #0]
 8002066:	1c7b      	adds	r3, r7, #1
 8002068:	1c0a      	adds	r2, r1, #0
 800206a:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800206c:	1c7b      	adds	r3, r7, #1
 800206e:	781b      	ldrb	r3, [r3, #0]
 8002070:	2b00      	cmp	r3, #0
 8002072:	d004      	beq.n	800207e <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002074:	1cbb      	adds	r3, r7, #2
 8002076:	881a      	ldrh	r2, [r3, #0]
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800207c:	e003      	b.n	8002086 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800207e:	1cbb      	adds	r3, r7, #2
 8002080:	881a      	ldrh	r2, [r3, #0]
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002086:	46c0      	nop			; (mov r8, r8)
 8002088:	46bd      	mov	sp, r7
 800208a:	b002      	add	sp, #8
 800208c:	bd80      	pop	{r7, pc}
	...

08002090 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b082      	sub	sp, #8
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	2b00      	cmp	r3, #0
 800209c:	d101      	bne.n	80020a2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800209e:	2301      	movs	r3, #1
 80020a0:	e082      	b.n	80021a8 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	2241      	movs	r2, #65	; 0x41
 80020a6:	5c9b      	ldrb	r3, [r3, r2]
 80020a8:	b2db      	uxtb	r3, r3
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d107      	bne.n	80020be <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	2240      	movs	r2, #64	; 0x40
 80020b2:	2100      	movs	r1, #0
 80020b4:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	0018      	movs	r0, r3
 80020ba:	f7fe fee1 	bl	8000e80 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	2241      	movs	r2, #65	; 0x41
 80020c2:	2124      	movs	r1, #36	; 0x24
 80020c4:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	681a      	ldr	r2, [r3, #0]
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	2101      	movs	r1, #1
 80020d2:	438a      	bics	r2, r1
 80020d4:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	685a      	ldr	r2, [r3, #4]
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	4934      	ldr	r1, [pc, #208]	; (80021b0 <HAL_I2C_Init+0x120>)
 80020e0:	400a      	ands	r2, r1
 80020e2:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	689a      	ldr	r2, [r3, #8]
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	4931      	ldr	r1, [pc, #196]	; (80021b4 <HAL_I2C_Init+0x124>)
 80020f0:	400a      	ands	r2, r1
 80020f2:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	68db      	ldr	r3, [r3, #12]
 80020f8:	2b01      	cmp	r3, #1
 80020fa:	d108      	bne.n	800210e <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	689a      	ldr	r2, [r3, #8]
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	2180      	movs	r1, #128	; 0x80
 8002106:	0209      	lsls	r1, r1, #8
 8002108:	430a      	orrs	r2, r1
 800210a:	609a      	str	r2, [r3, #8]
 800210c:	e007      	b.n	800211e <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	689a      	ldr	r2, [r3, #8]
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	2184      	movs	r1, #132	; 0x84
 8002118:	0209      	lsls	r1, r1, #8
 800211a:	430a      	orrs	r2, r1
 800211c:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	68db      	ldr	r3, [r3, #12]
 8002122:	2b02      	cmp	r3, #2
 8002124:	d104      	bne.n	8002130 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	2280      	movs	r2, #128	; 0x80
 800212c:	0112      	lsls	r2, r2, #4
 800212e:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	685a      	ldr	r2, [r3, #4]
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	491f      	ldr	r1, [pc, #124]	; (80021b8 <HAL_I2C_Init+0x128>)
 800213c:	430a      	orrs	r2, r1
 800213e:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	68da      	ldr	r2, [r3, #12]
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	491a      	ldr	r1, [pc, #104]	; (80021b4 <HAL_I2C_Init+0x124>)
 800214c:	400a      	ands	r2, r1
 800214e:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	691a      	ldr	r2, [r3, #16]
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	695b      	ldr	r3, [r3, #20]
 8002158:	431a      	orrs	r2, r3
 800215a:	0011      	movs	r1, r2
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	699b      	ldr	r3, [r3, #24]
 8002160:	021a      	lsls	r2, r3, #8
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	430a      	orrs	r2, r1
 8002168:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	69d9      	ldr	r1, [r3, #28]
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	6a1a      	ldr	r2, [r3, #32]
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	430a      	orrs	r2, r1
 8002178:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	681a      	ldr	r2, [r3, #0]
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	2101      	movs	r1, #1
 8002186:	430a      	orrs	r2, r1
 8002188:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	2200      	movs	r2, #0
 800218e:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	2241      	movs	r2, #65	; 0x41
 8002194:	2120      	movs	r1, #32
 8002196:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	2200      	movs	r2, #0
 800219c:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	2242      	movs	r2, #66	; 0x42
 80021a2:	2100      	movs	r1, #0
 80021a4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80021a6:	2300      	movs	r3, #0
}
 80021a8:	0018      	movs	r0, r3
 80021aa:	46bd      	mov	sp, r7
 80021ac:	b002      	add	sp, #8
 80021ae:	bd80      	pop	{r7, pc}
 80021b0:	f0ffffff 	.word	0xf0ffffff
 80021b4:	ffff7fff 	.word	0xffff7fff
 80021b8:	02008000 	.word	0x02008000

080021bc <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size,
                                          uint32_t Timeout)
{
 80021bc:	b590      	push	{r4, r7, lr}
 80021be:	b089      	sub	sp, #36	; 0x24
 80021c0:	af02      	add	r7, sp, #8
 80021c2:	60f8      	str	r0, [r7, #12]
 80021c4:	0008      	movs	r0, r1
 80021c6:	607a      	str	r2, [r7, #4]
 80021c8:	0019      	movs	r1, r3
 80021ca:	230a      	movs	r3, #10
 80021cc:	18fb      	adds	r3, r7, r3
 80021ce:	1c02      	adds	r2, r0, #0
 80021d0:	801a      	strh	r2, [r3, #0]
 80021d2:	2308      	movs	r3, #8
 80021d4:	18fb      	adds	r3, r7, r3
 80021d6:	1c0a      	adds	r2, r1, #0
 80021d8:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	2241      	movs	r2, #65	; 0x41
 80021de:	5c9b      	ldrb	r3, [r3, r2]
 80021e0:	b2db      	uxtb	r3, r3
 80021e2:	2b20      	cmp	r3, #32
 80021e4:	d000      	beq.n	80021e8 <HAL_I2C_Master_Transmit+0x2c>
 80021e6:	e0e7      	b.n	80023b8 <HAL_I2C_Master_Transmit+0x1fc>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	2240      	movs	r2, #64	; 0x40
 80021ec:	5c9b      	ldrb	r3, [r3, r2]
 80021ee:	2b01      	cmp	r3, #1
 80021f0:	d101      	bne.n	80021f6 <HAL_I2C_Master_Transmit+0x3a>
 80021f2:	2302      	movs	r3, #2
 80021f4:	e0e1      	b.n	80023ba <HAL_I2C_Master_Transmit+0x1fe>
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	2240      	movs	r2, #64	; 0x40
 80021fa:	2101      	movs	r1, #1
 80021fc:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80021fe:	f7ff fc2f 	bl	8001a60 <HAL_GetTick>
 8002202:	0003      	movs	r3, r0
 8002204:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002206:	2380      	movs	r3, #128	; 0x80
 8002208:	0219      	lsls	r1, r3, #8
 800220a:	68f8      	ldr	r0, [r7, #12]
 800220c:	697b      	ldr	r3, [r7, #20]
 800220e:	9300      	str	r3, [sp, #0]
 8002210:	2319      	movs	r3, #25
 8002212:	2201      	movs	r2, #1
 8002214:	f000 fb96 	bl	8002944 <I2C_WaitOnFlagUntilTimeout>
 8002218:	1e03      	subs	r3, r0, #0
 800221a:	d001      	beq.n	8002220 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 800221c:	2301      	movs	r3, #1
 800221e:	e0cc      	b.n	80023ba <HAL_I2C_Master_Transmit+0x1fe>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	2241      	movs	r2, #65	; 0x41
 8002224:	2121      	movs	r1, #33	; 0x21
 8002226:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	2242      	movs	r2, #66	; 0x42
 800222c:	2110      	movs	r1, #16
 800222e:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	2200      	movs	r2, #0
 8002234:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	687a      	ldr	r2, [r7, #4]
 800223a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	2208      	movs	r2, #8
 8002240:	18ba      	adds	r2, r7, r2
 8002242:	8812      	ldrh	r2, [r2, #0]
 8002244:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	2200      	movs	r2, #0
 800224a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002250:	b29b      	uxth	r3, r3
 8002252:	2bff      	cmp	r3, #255	; 0xff
 8002254:	d911      	bls.n	800227a <HAL_I2C_Master_Transmit+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	22ff      	movs	r2, #255	; 0xff
 800225a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002260:	b2da      	uxtb	r2, r3
 8002262:	2380      	movs	r3, #128	; 0x80
 8002264:	045c      	lsls	r4, r3, #17
 8002266:	230a      	movs	r3, #10
 8002268:	18fb      	adds	r3, r7, r3
 800226a:	8819      	ldrh	r1, [r3, #0]
 800226c:	68f8      	ldr	r0, [r7, #12]
 800226e:	4b55      	ldr	r3, [pc, #340]	; (80023c4 <HAL_I2C_Master_Transmit+0x208>)
 8002270:	9300      	str	r3, [sp, #0]
 8002272:	0023      	movs	r3, r4
 8002274:	f000 fcf2 	bl	8002c5c <I2C_TransferConfig>
 8002278:	e075      	b.n	8002366 <HAL_I2C_Master_Transmit+0x1aa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800227e:	b29a      	uxth	r2, r3
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002288:	b2da      	uxtb	r2, r3
 800228a:	2380      	movs	r3, #128	; 0x80
 800228c:	049c      	lsls	r4, r3, #18
 800228e:	230a      	movs	r3, #10
 8002290:	18fb      	adds	r3, r7, r3
 8002292:	8819      	ldrh	r1, [r3, #0]
 8002294:	68f8      	ldr	r0, [r7, #12]
 8002296:	4b4b      	ldr	r3, [pc, #300]	; (80023c4 <HAL_I2C_Master_Transmit+0x208>)
 8002298:	9300      	str	r3, [sp, #0]
 800229a:	0023      	movs	r3, r4
 800229c:	f000 fcde 	bl	8002c5c <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 80022a0:	e061      	b.n	8002366 <HAL_I2C_Master_Transmit+0x1aa>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80022a2:	697a      	ldr	r2, [r7, #20]
 80022a4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	0018      	movs	r0, r3
 80022aa:	f000 fb8a 	bl	80029c2 <I2C_WaitOnTXISFlagUntilTimeout>
 80022ae:	1e03      	subs	r3, r0, #0
 80022b0:	d001      	beq.n	80022b6 <HAL_I2C_Master_Transmit+0xfa>
      {
        return HAL_ERROR;
 80022b2:	2301      	movs	r3, #1
 80022b4:	e081      	b.n	80023ba <HAL_I2C_Master_Transmit+0x1fe>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022ba:	781a      	ldrb	r2, [r3, #0]
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022c6:	1c5a      	adds	r2, r3, #1
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80022d0:	b29b      	uxth	r3, r3
 80022d2:	3b01      	subs	r3, #1
 80022d4:	b29a      	uxth	r2, r3
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80022de:	3b01      	subs	r3, #1
 80022e0:	b29a      	uxth	r2, r3
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80022ea:	b29b      	uxth	r3, r3
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d03a      	beq.n	8002366 <HAL_I2C_Master_Transmit+0x1aa>
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d136      	bne.n	8002366 <HAL_I2C_Master_Transmit+0x1aa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80022f8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80022fa:	68f8      	ldr	r0, [r7, #12]
 80022fc:	697b      	ldr	r3, [r7, #20]
 80022fe:	9300      	str	r3, [sp, #0]
 8002300:	0013      	movs	r3, r2
 8002302:	2200      	movs	r2, #0
 8002304:	2180      	movs	r1, #128	; 0x80
 8002306:	f000 fb1d 	bl	8002944 <I2C_WaitOnFlagUntilTimeout>
 800230a:	1e03      	subs	r3, r0, #0
 800230c:	d001      	beq.n	8002312 <HAL_I2C_Master_Transmit+0x156>
        {
          return HAL_ERROR;
 800230e:	2301      	movs	r3, #1
 8002310:	e053      	b.n	80023ba <HAL_I2C_Master_Transmit+0x1fe>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002316:	b29b      	uxth	r3, r3
 8002318:	2bff      	cmp	r3, #255	; 0xff
 800231a:	d911      	bls.n	8002340 <HAL_I2C_Master_Transmit+0x184>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	22ff      	movs	r2, #255	; 0xff
 8002320:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002326:	b2da      	uxtb	r2, r3
 8002328:	2380      	movs	r3, #128	; 0x80
 800232a:	045c      	lsls	r4, r3, #17
 800232c:	230a      	movs	r3, #10
 800232e:	18fb      	adds	r3, r7, r3
 8002330:	8819      	ldrh	r1, [r3, #0]
 8002332:	68f8      	ldr	r0, [r7, #12]
 8002334:	2300      	movs	r3, #0
 8002336:	9300      	str	r3, [sp, #0]
 8002338:	0023      	movs	r3, r4
 800233a:	f000 fc8f 	bl	8002c5c <I2C_TransferConfig>
 800233e:	e012      	b.n	8002366 <HAL_I2C_Master_Transmit+0x1aa>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002344:	b29a      	uxth	r2, r3
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800234e:	b2da      	uxtb	r2, r3
 8002350:	2380      	movs	r3, #128	; 0x80
 8002352:	049c      	lsls	r4, r3, #18
 8002354:	230a      	movs	r3, #10
 8002356:	18fb      	adds	r3, r7, r3
 8002358:	8819      	ldrh	r1, [r3, #0]
 800235a:	68f8      	ldr	r0, [r7, #12]
 800235c:	2300      	movs	r3, #0
 800235e:	9300      	str	r3, [sp, #0]
 8002360:	0023      	movs	r3, r4
 8002362:	f000 fc7b 	bl	8002c5c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800236a:	b29b      	uxth	r3, r3
 800236c:	2b00      	cmp	r3, #0
 800236e:	d198      	bne.n	80022a2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002370:	697a      	ldr	r2, [r7, #20]
 8002372:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	0018      	movs	r0, r3
 8002378:	f000 fb62 	bl	8002a40 <I2C_WaitOnSTOPFlagUntilTimeout>
 800237c:	1e03      	subs	r3, r0, #0
 800237e:	d001      	beq.n	8002384 <HAL_I2C_Master_Transmit+0x1c8>
    {
      return HAL_ERROR;
 8002380:	2301      	movs	r3, #1
 8002382:	e01a      	b.n	80023ba <HAL_I2C_Master_Transmit+0x1fe>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	2220      	movs	r2, #32
 800238a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	685a      	ldr	r2, [r3, #4]
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	490c      	ldr	r1, [pc, #48]	; (80023c8 <HAL_I2C_Master_Transmit+0x20c>)
 8002398:	400a      	ands	r2, r1
 800239a:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	2241      	movs	r2, #65	; 0x41
 80023a0:	2120      	movs	r1, #32
 80023a2:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	2242      	movs	r2, #66	; 0x42
 80023a8:	2100      	movs	r1, #0
 80023aa:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	2240      	movs	r2, #64	; 0x40
 80023b0:	2100      	movs	r1, #0
 80023b2:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80023b4:	2300      	movs	r3, #0
 80023b6:	e000      	b.n	80023ba <HAL_I2C_Master_Transmit+0x1fe>
  }
  else
  {
    return HAL_BUSY;
 80023b8:	2302      	movs	r3, #2
  }
}
 80023ba:	0018      	movs	r0, r3
 80023bc:	46bd      	mov	sp, r7
 80023be:	b007      	add	sp, #28
 80023c0:	bd90      	pop	{r4, r7, pc}
 80023c2:	46c0      	nop			; (mov r8, r8)
 80023c4:	80002000 	.word	0x80002000
 80023c8:	fe00e800 	.word	0xfe00e800

080023cc <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size,
                                         uint32_t Timeout)
{
 80023cc:	b590      	push	{r4, r7, lr}
 80023ce:	b089      	sub	sp, #36	; 0x24
 80023d0:	af02      	add	r7, sp, #8
 80023d2:	60f8      	str	r0, [r7, #12]
 80023d4:	0008      	movs	r0, r1
 80023d6:	607a      	str	r2, [r7, #4]
 80023d8:	0019      	movs	r1, r3
 80023da:	230a      	movs	r3, #10
 80023dc:	18fb      	adds	r3, r7, r3
 80023de:	1c02      	adds	r2, r0, #0
 80023e0:	801a      	strh	r2, [r3, #0]
 80023e2:	2308      	movs	r3, #8
 80023e4:	18fb      	adds	r3, r7, r3
 80023e6:	1c0a      	adds	r2, r1, #0
 80023e8:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	2241      	movs	r2, #65	; 0x41
 80023ee:	5c9b      	ldrb	r3, [r3, r2]
 80023f0:	b2db      	uxtb	r3, r3
 80023f2:	2b20      	cmp	r3, #32
 80023f4:	d000      	beq.n	80023f8 <HAL_I2C_Master_Receive+0x2c>
 80023f6:	e0e8      	b.n	80025ca <HAL_I2C_Master_Receive+0x1fe>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	2240      	movs	r2, #64	; 0x40
 80023fc:	5c9b      	ldrb	r3, [r3, r2]
 80023fe:	2b01      	cmp	r3, #1
 8002400:	d101      	bne.n	8002406 <HAL_I2C_Master_Receive+0x3a>
 8002402:	2302      	movs	r3, #2
 8002404:	e0e2      	b.n	80025cc <HAL_I2C_Master_Receive+0x200>
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	2240      	movs	r2, #64	; 0x40
 800240a:	2101      	movs	r1, #1
 800240c:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800240e:	f7ff fb27 	bl	8001a60 <HAL_GetTick>
 8002412:	0003      	movs	r3, r0
 8002414:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002416:	2380      	movs	r3, #128	; 0x80
 8002418:	0219      	lsls	r1, r3, #8
 800241a:	68f8      	ldr	r0, [r7, #12]
 800241c:	697b      	ldr	r3, [r7, #20]
 800241e:	9300      	str	r3, [sp, #0]
 8002420:	2319      	movs	r3, #25
 8002422:	2201      	movs	r2, #1
 8002424:	f000 fa8e 	bl	8002944 <I2C_WaitOnFlagUntilTimeout>
 8002428:	1e03      	subs	r3, r0, #0
 800242a:	d001      	beq.n	8002430 <HAL_I2C_Master_Receive+0x64>
    {
      return HAL_ERROR;
 800242c:	2301      	movs	r3, #1
 800242e:	e0cd      	b.n	80025cc <HAL_I2C_Master_Receive+0x200>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	2241      	movs	r2, #65	; 0x41
 8002434:	2122      	movs	r1, #34	; 0x22
 8002436:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	2242      	movs	r2, #66	; 0x42
 800243c:	2110      	movs	r1, #16
 800243e:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	2200      	movs	r2, #0
 8002444:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	687a      	ldr	r2, [r7, #4]
 800244a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	2208      	movs	r2, #8
 8002450:	18ba      	adds	r2, r7, r2
 8002452:	8812      	ldrh	r2, [r2, #0]
 8002454:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	2200      	movs	r2, #0
 800245a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002460:	b29b      	uxth	r3, r3
 8002462:	2bff      	cmp	r3, #255	; 0xff
 8002464:	d911      	bls.n	800248a <HAL_I2C_Master_Receive+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	22ff      	movs	r2, #255	; 0xff
 800246a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002470:	b2da      	uxtb	r2, r3
 8002472:	2380      	movs	r3, #128	; 0x80
 8002474:	045c      	lsls	r4, r3, #17
 8002476:	230a      	movs	r3, #10
 8002478:	18fb      	adds	r3, r7, r3
 800247a:	8819      	ldrh	r1, [r3, #0]
 800247c:	68f8      	ldr	r0, [r7, #12]
 800247e:	4b55      	ldr	r3, [pc, #340]	; (80025d4 <HAL_I2C_Master_Receive+0x208>)
 8002480:	9300      	str	r3, [sp, #0]
 8002482:	0023      	movs	r3, r4
 8002484:	f000 fbea 	bl	8002c5c <I2C_TransferConfig>
 8002488:	e076      	b.n	8002578 <HAL_I2C_Master_Receive+0x1ac>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800248e:	b29a      	uxth	r2, r3
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002498:	b2da      	uxtb	r2, r3
 800249a:	2380      	movs	r3, #128	; 0x80
 800249c:	049c      	lsls	r4, r3, #18
 800249e:	230a      	movs	r3, #10
 80024a0:	18fb      	adds	r3, r7, r3
 80024a2:	8819      	ldrh	r1, [r3, #0]
 80024a4:	68f8      	ldr	r0, [r7, #12]
 80024a6:	4b4b      	ldr	r3, [pc, #300]	; (80025d4 <HAL_I2C_Master_Receive+0x208>)
 80024a8:	9300      	str	r3, [sp, #0]
 80024aa:	0023      	movs	r3, r4
 80024ac:	f000 fbd6 	bl	8002c5c <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 80024b0:	e062      	b.n	8002578 <HAL_I2C_Master_Receive+0x1ac>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80024b2:	697a      	ldr	r2, [r7, #20]
 80024b4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	0018      	movs	r0, r3
 80024ba:	f000 fafd 	bl	8002ab8 <I2C_WaitOnRXNEFlagUntilTimeout>
 80024be:	1e03      	subs	r3, r0, #0
 80024c0:	d001      	beq.n	80024c6 <HAL_I2C_Master_Receive+0xfa>
      {
        return HAL_ERROR;
 80024c2:	2301      	movs	r3, #1
 80024c4:	e082      	b.n	80025cc <HAL_I2C_Master_Receive+0x200>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024d0:	b2d2      	uxtb	r2, r2
 80024d2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024d8:	1c5a      	adds	r2, r3, #1
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80024e2:	3b01      	subs	r3, #1
 80024e4:	b29a      	uxth	r2, r3
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80024ee:	b29b      	uxth	r3, r3
 80024f0:	3b01      	subs	r3, #1
 80024f2:	b29a      	uxth	r2, r3
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80024fc:	b29b      	uxth	r3, r3
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d03a      	beq.n	8002578 <HAL_I2C_Master_Receive+0x1ac>
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002506:	2b00      	cmp	r3, #0
 8002508:	d136      	bne.n	8002578 <HAL_I2C_Master_Receive+0x1ac>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800250a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800250c:	68f8      	ldr	r0, [r7, #12]
 800250e:	697b      	ldr	r3, [r7, #20]
 8002510:	9300      	str	r3, [sp, #0]
 8002512:	0013      	movs	r3, r2
 8002514:	2200      	movs	r2, #0
 8002516:	2180      	movs	r1, #128	; 0x80
 8002518:	f000 fa14 	bl	8002944 <I2C_WaitOnFlagUntilTimeout>
 800251c:	1e03      	subs	r3, r0, #0
 800251e:	d001      	beq.n	8002524 <HAL_I2C_Master_Receive+0x158>
        {
          return HAL_ERROR;
 8002520:	2301      	movs	r3, #1
 8002522:	e053      	b.n	80025cc <HAL_I2C_Master_Receive+0x200>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002528:	b29b      	uxth	r3, r3
 800252a:	2bff      	cmp	r3, #255	; 0xff
 800252c:	d911      	bls.n	8002552 <HAL_I2C_Master_Receive+0x186>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	22ff      	movs	r2, #255	; 0xff
 8002532:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002538:	b2da      	uxtb	r2, r3
 800253a:	2380      	movs	r3, #128	; 0x80
 800253c:	045c      	lsls	r4, r3, #17
 800253e:	230a      	movs	r3, #10
 8002540:	18fb      	adds	r3, r7, r3
 8002542:	8819      	ldrh	r1, [r3, #0]
 8002544:	68f8      	ldr	r0, [r7, #12]
 8002546:	2300      	movs	r3, #0
 8002548:	9300      	str	r3, [sp, #0]
 800254a:	0023      	movs	r3, r4
 800254c:	f000 fb86 	bl	8002c5c <I2C_TransferConfig>
 8002550:	e012      	b.n	8002578 <HAL_I2C_Master_Receive+0x1ac>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002556:	b29a      	uxth	r2, r3
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002560:	b2da      	uxtb	r2, r3
 8002562:	2380      	movs	r3, #128	; 0x80
 8002564:	049c      	lsls	r4, r3, #18
 8002566:	230a      	movs	r3, #10
 8002568:	18fb      	adds	r3, r7, r3
 800256a:	8819      	ldrh	r1, [r3, #0]
 800256c:	68f8      	ldr	r0, [r7, #12]
 800256e:	2300      	movs	r3, #0
 8002570:	9300      	str	r3, [sp, #0]
 8002572:	0023      	movs	r3, r4
 8002574:	f000 fb72 	bl	8002c5c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800257c:	b29b      	uxth	r3, r3
 800257e:	2b00      	cmp	r3, #0
 8002580:	d197      	bne.n	80024b2 <HAL_I2C_Master_Receive+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002582:	697a      	ldr	r2, [r7, #20]
 8002584:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	0018      	movs	r0, r3
 800258a:	f000 fa59 	bl	8002a40 <I2C_WaitOnSTOPFlagUntilTimeout>
 800258e:	1e03      	subs	r3, r0, #0
 8002590:	d001      	beq.n	8002596 <HAL_I2C_Master_Receive+0x1ca>
    {
      return HAL_ERROR;
 8002592:	2301      	movs	r3, #1
 8002594:	e01a      	b.n	80025cc <HAL_I2C_Master_Receive+0x200>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	2220      	movs	r2, #32
 800259c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	685a      	ldr	r2, [r3, #4]
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	490b      	ldr	r1, [pc, #44]	; (80025d8 <HAL_I2C_Master_Receive+0x20c>)
 80025aa:	400a      	ands	r2, r1
 80025ac:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	2241      	movs	r2, #65	; 0x41
 80025b2:	2120      	movs	r1, #32
 80025b4:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	2242      	movs	r2, #66	; 0x42
 80025ba:	2100      	movs	r1, #0
 80025bc:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	2240      	movs	r2, #64	; 0x40
 80025c2:	2100      	movs	r1, #0
 80025c4:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80025c6:	2300      	movs	r3, #0
 80025c8:	e000      	b.n	80025cc <HAL_I2C_Master_Receive+0x200>
  }
  else
  {
    return HAL_BUSY;
 80025ca:	2302      	movs	r3, #2
  }
}
 80025cc:	0018      	movs	r0, r3
 80025ce:	46bd      	mov	sp, r7
 80025d0:	b007      	add	sp, #28
 80025d2:	bd90      	pop	{r4, r7, pc}
 80025d4:	80002400 	.word	0x80002400
 80025d8:	fe00e800 	.word	0xfe00e800

080025dc <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80025dc:	b590      	push	{r4, r7, lr}
 80025de:	b089      	sub	sp, #36	; 0x24
 80025e0:	af02      	add	r7, sp, #8
 80025e2:	60f8      	str	r0, [r7, #12]
 80025e4:	000c      	movs	r4, r1
 80025e6:	0010      	movs	r0, r2
 80025e8:	0019      	movs	r1, r3
 80025ea:	230a      	movs	r3, #10
 80025ec:	18fb      	adds	r3, r7, r3
 80025ee:	1c22      	adds	r2, r4, #0
 80025f0:	801a      	strh	r2, [r3, #0]
 80025f2:	2308      	movs	r3, #8
 80025f4:	18fb      	adds	r3, r7, r3
 80025f6:	1c02      	adds	r2, r0, #0
 80025f8:	801a      	strh	r2, [r3, #0]
 80025fa:	1dbb      	adds	r3, r7, #6
 80025fc:	1c0a      	adds	r2, r1, #0
 80025fe:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	2241      	movs	r2, #65	; 0x41
 8002604:	5c9b      	ldrb	r3, [r3, r2]
 8002606:	b2db      	uxtb	r3, r3
 8002608:	2b20      	cmp	r3, #32
 800260a:	d000      	beq.n	800260e <HAL_I2C_Mem_Write+0x32>
 800260c:	e10c      	b.n	8002828 <HAL_I2C_Mem_Write+0x24c>
  {
    if ((pData == NULL) || (Size == 0U))
 800260e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002610:	2b00      	cmp	r3, #0
 8002612:	d004      	beq.n	800261e <HAL_I2C_Mem_Write+0x42>
 8002614:	232c      	movs	r3, #44	; 0x2c
 8002616:	18fb      	adds	r3, r7, r3
 8002618:	881b      	ldrh	r3, [r3, #0]
 800261a:	2b00      	cmp	r3, #0
 800261c:	d105      	bne.n	800262a <HAL_I2C_Mem_Write+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	2280      	movs	r2, #128	; 0x80
 8002622:	0092      	lsls	r2, r2, #2
 8002624:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8002626:	2301      	movs	r3, #1
 8002628:	e0ff      	b.n	800282a <HAL_I2C_Mem_Write+0x24e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	2240      	movs	r2, #64	; 0x40
 800262e:	5c9b      	ldrb	r3, [r3, r2]
 8002630:	2b01      	cmp	r3, #1
 8002632:	d101      	bne.n	8002638 <HAL_I2C_Mem_Write+0x5c>
 8002634:	2302      	movs	r3, #2
 8002636:	e0f8      	b.n	800282a <HAL_I2C_Mem_Write+0x24e>
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	2240      	movs	r2, #64	; 0x40
 800263c:	2101      	movs	r1, #1
 800263e:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002640:	f7ff fa0e 	bl	8001a60 <HAL_GetTick>
 8002644:	0003      	movs	r3, r0
 8002646:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002648:	2380      	movs	r3, #128	; 0x80
 800264a:	0219      	lsls	r1, r3, #8
 800264c:	68f8      	ldr	r0, [r7, #12]
 800264e:	697b      	ldr	r3, [r7, #20]
 8002650:	9300      	str	r3, [sp, #0]
 8002652:	2319      	movs	r3, #25
 8002654:	2201      	movs	r2, #1
 8002656:	f000 f975 	bl	8002944 <I2C_WaitOnFlagUntilTimeout>
 800265a:	1e03      	subs	r3, r0, #0
 800265c:	d001      	beq.n	8002662 <HAL_I2C_Mem_Write+0x86>
    {
      return HAL_ERROR;
 800265e:	2301      	movs	r3, #1
 8002660:	e0e3      	b.n	800282a <HAL_I2C_Mem_Write+0x24e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	2241      	movs	r2, #65	; 0x41
 8002666:	2121      	movs	r1, #33	; 0x21
 8002668:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	2242      	movs	r2, #66	; 0x42
 800266e:	2140      	movs	r1, #64	; 0x40
 8002670:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	2200      	movs	r2, #0
 8002676:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800267c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	222c      	movs	r2, #44	; 0x2c
 8002682:	18ba      	adds	r2, r7, r2
 8002684:	8812      	ldrh	r2, [r2, #0]
 8002686:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	2200      	movs	r2, #0
 800268c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800268e:	1dbb      	adds	r3, r7, #6
 8002690:	881c      	ldrh	r4, [r3, #0]
 8002692:	2308      	movs	r3, #8
 8002694:	18fb      	adds	r3, r7, r3
 8002696:	881a      	ldrh	r2, [r3, #0]
 8002698:	230a      	movs	r3, #10
 800269a:	18fb      	adds	r3, r7, r3
 800269c:	8819      	ldrh	r1, [r3, #0]
 800269e:	68f8      	ldr	r0, [r7, #12]
 80026a0:	697b      	ldr	r3, [r7, #20]
 80026a2:	9301      	str	r3, [sp, #4]
 80026a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80026a6:	9300      	str	r3, [sp, #0]
 80026a8:	0023      	movs	r3, r4
 80026aa:	f000 f8c5 	bl	8002838 <I2C_RequestMemoryWrite>
 80026ae:	1e03      	subs	r3, r0, #0
 80026b0:	d005      	beq.n	80026be <HAL_I2C_Mem_Write+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	2240      	movs	r2, #64	; 0x40
 80026b6:	2100      	movs	r1, #0
 80026b8:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 80026ba:	2301      	movs	r3, #1
 80026bc:	e0b5      	b.n	800282a <HAL_I2C_Mem_Write+0x24e>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026c2:	b29b      	uxth	r3, r3
 80026c4:	2bff      	cmp	r3, #255	; 0xff
 80026c6:	d911      	bls.n	80026ec <HAL_I2C_Mem_Write+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	22ff      	movs	r2, #255	; 0xff
 80026cc:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80026d2:	b2da      	uxtb	r2, r3
 80026d4:	2380      	movs	r3, #128	; 0x80
 80026d6:	045c      	lsls	r4, r3, #17
 80026d8:	230a      	movs	r3, #10
 80026da:	18fb      	adds	r3, r7, r3
 80026dc:	8819      	ldrh	r1, [r3, #0]
 80026de:	68f8      	ldr	r0, [r7, #12]
 80026e0:	2300      	movs	r3, #0
 80026e2:	9300      	str	r3, [sp, #0]
 80026e4:	0023      	movs	r3, r4
 80026e6:	f000 fab9 	bl	8002c5c <I2C_TransferConfig>
 80026ea:	e012      	b.n	8002712 <HAL_I2C_Mem_Write+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026f0:	b29a      	uxth	r2, r3
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80026fa:	b2da      	uxtb	r2, r3
 80026fc:	2380      	movs	r3, #128	; 0x80
 80026fe:	049c      	lsls	r4, r3, #18
 8002700:	230a      	movs	r3, #10
 8002702:	18fb      	adds	r3, r7, r3
 8002704:	8819      	ldrh	r1, [r3, #0]
 8002706:	68f8      	ldr	r0, [r7, #12]
 8002708:	2300      	movs	r3, #0
 800270a:	9300      	str	r3, [sp, #0]
 800270c:	0023      	movs	r3, r4
 800270e:	f000 faa5 	bl	8002c5c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002712:	697a      	ldr	r2, [r7, #20]
 8002714:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	0018      	movs	r0, r3
 800271a:	f000 f952 	bl	80029c2 <I2C_WaitOnTXISFlagUntilTimeout>
 800271e:	1e03      	subs	r3, r0, #0
 8002720:	d001      	beq.n	8002726 <HAL_I2C_Mem_Write+0x14a>
      {
        return HAL_ERROR;
 8002722:	2301      	movs	r3, #1
 8002724:	e081      	b.n	800282a <HAL_I2C_Mem_Write+0x24e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800272a:	781a      	ldrb	r2, [r3, #0]
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002736:	1c5a      	adds	r2, r3, #1
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002740:	b29b      	uxth	r3, r3
 8002742:	3b01      	subs	r3, #1
 8002744:	b29a      	uxth	r2, r3
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800274e:	3b01      	subs	r3, #1
 8002750:	b29a      	uxth	r2, r3
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800275a:	b29b      	uxth	r3, r3
 800275c:	2b00      	cmp	r3, #0
 800275e:	d03a      	beq.n	80027d6 <HAL_I2C_Mem_Write+0x1fa>
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002764:	2b00      	cmp	r3, #0
 8002766:	d136      	bne.n	80027d6 <HAL_I2C_Mem_Write+0x1fa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002768:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800276a:	68f8      	ldr	r0, [r7, #12]
 800276c:	697b      	ldr	r3, [r7, #20]
 800276e:	9300      	str	r3, [sp, #0]
 8002770:	0013      	movs	r3, r2
 8002772:	2200      	movs	r2, #0
 8002774:	2180      	movs	r1, #128	; 0x80
 8002776:	f000 f8e5 	bl	8002944 <I2C_WaitOnFlagUntilTimeout>
 800277a:	1e03      	subs	r3, r0, #0
 800277c:	d001      	beq.n	8002782 <HAL_I2C_Mem_Write+0x1a6>
        {
          return HAL_ERROR;
 800277e:	2301      	movs	r3, #1
 8002780:	e053      	b.n	800282a <HAL_I2C_Mem_Write+0x24e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002786:	b29b      	uxth	r3, r3
 8002788:	2bff      	cmp	r3, #255	; 0xff
 800278a:	d911      	bls.n	80027b0 <HAL_I2C_Mem_Write+0x1d4>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	22ff      	movs	r2, #255	; 0xff
 8002790:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002796:	b2da      	uxtb	r2, r3
 8002798:	2380      	movs	r3, #128	; 0x80
 800279a:	045c      	lsls	r4, r3, #17
 800279c:	230a      	movs	r3, #10
 800279e:	18fb      	adds	r3, r7, r3
 80027a0:	8819      	ldrh	r1, [r3, #0]
 80027a2:	68f8      	ldr	r0, [r7, #12]
 80027a4:	2300      	movs	r3, #0
 80027a6:	9300      	str	r3, [sp, #0]
 80027a8:	0023      	movs	r3, r4
 80027aa:	f000 fa57 	bl	8002c5c <I2C_TransferConfig>
 80027ae:	e012      	b.n	80027d6 <HAL_I2C_Mem_Write+0x1fa>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80027b4:	b29a      	uxth	r2, r3
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80027be:	b2da      	uxtb	r2, r3
 80027c0:	2380      	movs	r3, #128	; 0x80
 80027c2:	049c      	lsls	r4, r3, #18
 80027c4:	230a      	movs	r3, #10
 80027c6:	18fb      	adds	r3, r7, r3
 80027c8:	8819      	ldrh	r1, [r3, #0]
 80027ca:	68f8      	ldr	r0, [r7, #12]
 80027cc:	2300      	movs	r3, #0
 80027ce:	9300      	str	r3, [sp, #0]
 80027d0:	0023      	movs	r3, r4
 80027d2:	f000 fa43 	bl	8002c5c <I2C_TransferConfig>
        }
      }

    } while (hi2c->XferCount > 0U);
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80027da:	b29b      	uxth	r3, r3
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d198      	bne.n	8002712 <HAL_I2C_Mem_Write+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80027e0:	697a      	ldr	r2, [r7, #20]
 80027e2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	0018      	movs	r0, r3
 80027e8:	f000 f92a 	bl	8002a40 <I2C_WaitOnSTOPFlagUntilTimeout>
 80027ec:	1e03      	subs	r3, r0, #0
 80027ee:	d001      	beq.n	80027f4 <HAL_I2C_Mem_Write+0x218>
    {
      return HAL_ERROR;
 80027f0:	2301      	movs	r3, #1
 80027f2:	e01a      	b.n	800282a <HAL_I2C_Mem_Write+0x24e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	2220      	movs	r2, #32
 80027fa:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	685a      	ldr	r2, [r3, #4]
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	490b      	ldr	r1, [pc, #44]	; (8002834 <HAL_I2C_Mem_Write+0x258>)
 8002808:	400a      	ands	r2, r1
 800280a:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	2241      	movs	r2, #65	; 0x41
 8002810:	2120      	movs	r1, #32
 8002812:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	2242      	movs	r2, #66	; 0x42
 8002818:	2100      	movs	r1, #0
 800281a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	2240      	movs	r2, #64	; 0x40
 8002820:	2100      	movs	r1, #0
 8002822:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002824:	2300      	movs	r3, #0
 8002826:	e000      	b.n	800282a <HAL_I2C_Mem_Write+0x24e>
  }
  else
  {
    return HAL_BUSY;
 8002828:	2302      	movs	r3, #2
  }
}
 800282a:	0018      	movs	r0, r3
 800282c:	46bd      	mov	sp, r7
 800282e:	b007      	add	sp, #28
 8002830:	bd90      	pop	{r4, r7, pc}
 8002832:	46c0      	nop			; (mov r8, r8)
 8002834:	fe00e800 	.word	0xfe00e800

08002838 <I2C_RequestMemoryWrite>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                                uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002838:	b5b0      	push	{r4, r5, r7, lr}
 800283a:	b086      	sub	sp, #24
 800283c:	af02      	add	r7, sp, #8
 800283e:	60f8      	str	r0, [r7, #12]
 8002840:	000c      	movs	r4, r1
 8002842:	0010      	movs	r0, r2
 8002844:	0019      	movs	r1, r3
 8002846:	250a      	movs	r5, #10
 8002848:	197b      	adds	r3, r7, r5
 800284a:	1c22      	adds	r2, r4, #0
 800284c:	801a      	strh	r2, [r3, #0]
 800284e:	2308      	movs	r3, #8
 8002850:	18fb      	adds	r3, r7, r3
 8002852:	1c02      	adds	r2, r0, #0
 8002854:	801a      	strh	r2, [r3, #0]
 8002856:	1dbb      	adds	r3, r7, #6
 8002858:	1c0a      	adds	r2, r1, #0
 800285a:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800285c:	1dbb      	adds	r3, r7, #6
 800285e:	881b      	ldrh	r3, [r3, #0]
 8002860:	b2da      	uxtb	r2, r3
 8002862:	2380      	movs	r3, #128	; 0x80
 8002864:	045c      	lsls	r4, r3, #17
 8002866:	197b      	adds	r3, r7, r5
 8002868:	8819      	ldrh	r1, [r3, #0]
 800286a:	68f8      	ldr	r0, [r7, #12]
 800286c:	4b23      	ldr	r3, [pc, #140]	; (80028fc <I2C_RequestMemoryWrite+0xc4>)
 800286e:	9300      	str	r3, [sp, #0]
 8002870:	0023      	movs	r3, r4
 8002872:	f000 f9f3 	bl	8002c5c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002876:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002878:	6a39      	ldr	r1, [r7, #32]
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	0018      	movs	r0, r3
 800287e:	f000 f8a0 	bl	80029c2 <I2C_WaitOnTXISFlagUntilTimeout>
 8002882:	1e03      	subs	r3, r0, #0
 8002884:	d001      	beq.n	800288a <I2C_RequestMemoryWrite+0x52>
  {
    return HAL_ERROR;
 8002886:	2301      	movs	r3, #1
 8002888:	e033      	b.n	80028f2 <I2C_RequestMemoryWrite+0xba>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800288a:	1dbb      	adds	r3, r7, #6
 800288c:	881b      	ldrh	r3, [r3, #0]
 800288e:	2b01      	cmp	r3, #1
 8002890:	d107      	bne.n	80028a2 <I2C_RequestMemoryWrite+0x6a>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002892:	2308      	movs	r3, #8
 8002894:	18fb      	adds	r3, r7, r3
 8002896:	881b      	ldrh	r3, [r3, #0]
 8002898:	b2da      	uxtb	r2, r3
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	629a      	str	r2, [r3, #40]	; 0x28
 80028a0:	e019      	b.n	80028d6 <I2C_RequestMemoryWrite+0x9e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80028a2:	2308      	movs	r3, #8
 80028a4:	18fb      	adds	r3, r7, r3
 80028a6:	881b      	ldrh	r3, [r3, #0]
 80028a8:	0a1b      	lsrs	r3, r3, #8
 80028aa:	b29b      	uxth	r3, r3
 80028ac:	b2da      	uxtb	r2, r3
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80028b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80028b6:	6a39      	ldr	r1, [r7, #32]
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	0018      	movs	r0, r3
 80028bc:	f000 f881 	bl	80029c2 <I2C_WaitOnTXISFlagUntilTimeout>
 80028c0:	1e03      	subs	r3, r0, #0
 80028c2:	d001      	beq.n	80028c8 <I2C_RequestMemoryWrite+0x90>
    {
      return HAL_ERROR;
 80028c4:	2301      	movs	r3, #1
 80028c6:	e014      	b.n	80028f2 <I2C_RequestMemoryWrite+0xba>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80028c8:	2308      	movs	r3, #8
 80028ca:	18fb      	adds	r3, r7, r3
 80028cc:	881b      	ldrh	r3, [r3, #0]
 80028ce:	b2da      	uxtb	r2, r3
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80028d6:	6a3a      	ldr	r2, [r7, #32]
 80028d8:	68f8      	ldr	r0, [r7, #12]
 80028da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028dc:	9300      	str	r3, [sp, #0]
 80028de:	0013      	movs	r3, r2
 80028e0:	2200      	movs	r2, #0
 80028e2:	2180      	movs	r1, #128	; 0x80
 80028e4:	f000 f82e 	bl	8002944 <I2C_WaitOnFlagUntilTimeout>
 80028e8:	1e03      	subs	r3, r0, #0
 80028ea:	d001      	beq.n	80028f0 <I2C_RequestMemoryWrite+0xb8>
  {
    return HAL_ERROR;
 80028ec:	2301      	movs	r3, #1
 80028ee:	e000      	b.n	80028f2 <I2C_RequestMemoryWrite+0xba>
  }

  return HAL_OK;
 80028f0:	2300      	movs	r3, #0
}
 80028f2:	0018      	movs	r0, r3
 80028f4:	46bd      	mov	sp, r7
 80028f6:	b004      	add	sp, #16
 80028f8:	bdb0      	pop	{r4, r5, r7, pc}
 80028fa:	46c0      	nop			; (mov r8, r8)
 80028fc:	80002000 	.word	0x80002000

08002900 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002900:	b580      	push	{r7, lr}
 8002902:	b082      	sub	sp, #8
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	699b      	ldr	r3, [r3, #24]
 800290e:	2202      	movs	r2, #2
 8002910:	4013      	ands	r3, r2
 8002912:	2b02      	cmp	r3, #2
 8002914:	d103      	bne.n	800291e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	2200      	movs	r2, #0
 800291c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	699b      	ldr	r3, [r3, #24]
 8002924:	2201      	movs	r2, #1
 8002926:	4013      	ands	r3, r2
 8002928:	2b01      	cmp	r3, #1
 800292a:	d007      	beq.n	800293c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	699a      	ldr	r2, [r3, #24]
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	2101      	movs	r1, #1
 8002938:	430a      	orrs	r2, r1
 800293a:	619a      	str	r2, [r3, #24]
  }
}
 800293c:	46c0      	nop			; (mov r8, r8)
 800293e:	46bd      	mov	sp, r7
 8002940:	b002      	add	sp, #8
 8002942:	bd80      	pop	{r7, pc}

08002944 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	b084      	sub	sp, #16
 8002948:	af00      	add	r7, sp, #0
 800294a:	60f8      	str	r0, [r7, #12]
 800294c:	60b9      	str	r1, [r7, #8]
 800294e:	603b      	str	r3, [r7, #0]
 8002950:	1dfb      	adds	r3, r7, #7
 8002952:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002954:	e021      	b.n	800299a <I2C_WaitOnFlagUntilTimeout+0x56>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002956:	683b      	ldr	r3, [r7, #0]
 8002958:	3301      	adds	r3, #1
 800295a:	d01e      	beq.n	800299a <I2C_WaitOnFlagUntilTimeout+0x56>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800295c:	f7ff f880 	bl	8001a60 <HAL_GetTick>
 8002960:	0002      	movs	r2, r0
 8002962:	69bb      	ldr	r3, [r7, #24]
 8002964:	1ad3      	subs	r3, r2, r3
 8002966:	683a      	ldr	r2, [r7, #0]
 8002968:	429a      	cmp	r2, r3
 800296a:	d302      	bcc.n	8002972 <I2C_WaitOnFlagUntilTimeout+0x2e>
 800296c:	683b      	ldr	r3, [r7, #0]
 800296e:	2b00      	cmp	r3, #0
 8002970:	d113      	bne.n	800299a <I2C_WaitOnFlagUntilTimeout+0x56>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002976:	2220      	movs	r2, #32
 8002978:	431a      	orrs	r2, r3
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	2241      	movs	r2, #65	; 0x41
 8002982:	2120      	movs	r1, #32
 8002984:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	2242      	movs	r2, #66	; 0x42
 800298a:	2100      	movs	r1, #0
 800298c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	2240      	movs	r2, #64	; 0x40
 8002992:	2100      	movs	r1, #0
 8002994:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 8002996:	2301      	movs	r3, #1
 8002998:	e00f      	b.n	80029ba <I2C_WaitOnFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	699b      	ldr	r3, [r3, #24]
 80029a0:	68ba      	ldr	r2, [r7, #8]
 80029a2:	4013      	ands	r3, r2
 80029a4:	68ba      	ldr	r2, [r7, #8]
 80029a6:	1ad3      	subs	r3, r2, r3
 80029a8:	425a      	negs	r2, r3
 80029aa:	4153      	adcs	r3, r2
 80029ac:	b2db      	uxtb	r3, r3
 80029ae:	001a      	movs	r2, r3
 80029b0:	1dfb      	adds	r3, r7, #7
 80029b2:	781b      	ldrb	r3, [r3, #0]
 80029b4:	429a      	cmp	r2, r3
 80029b6:	d0ce      	beq.n	8002956 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80029b8:	2300      	movs	r3, #0
}
 80029ba:	0018      	movs	r0, r3
 80029bc:	46bd      	mov	sp, r7
 80029be:	b004      	add	sp, #16
 80029c0:	bd80      	pop	{r7, pc}

080029c2 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80029c2:	b580      	push	{r7, lr}
 80029c4:	b084      	sub	sp, #16
 80029c6:	af00      	add	r7, sp, #0
 80029c8:	60f8      	str	r0, [r7, #12]
 80029ca:	60b9      	str	r1, [r7, #8]
 80029cc:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80029ce:	e02b      	b.n	8002a28 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80029d0:	687a      	ldr	r2, [r7, #4]
 80029d2:	68b9      	ldr	r1, [r7, #8]
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	0018      	movs	r0, r3
 80029d8:	f000 f8da 	bl	8002b90 <I2C_IsAcknowledgeFailed>
 80029dc:	1e03      	subs	r3, r0, #0
 80029de:	d001      	beq.n	80029e4 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80029e0:	2301      	movs	r3, #1
 80029e2:	e029      	b.n	8002a38 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80029e4:	68bb      	ldr	r3, [r7, #8]
 80029e6:	3301      	adds	r3, #1
 80029e8:	d01e      	beq.n	8002a28 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80029ea:	f7ff f839 	bl	8001a60 <HAL_GetTick>
 80029ee:	0002      	movs	r2, r0
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	1ad3      	subs	r3, r2, r3
 80029f4:	68ba      	ldr	r2, [r7, #8]
 80029f6:	429a      	cmp	r2, r3
 80029f8:	d302      	bcc.n	8002a00 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 80029fa:	68bb      	ldr	r3, [r7, #8]
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d113      	bne.n	8002a28 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a04:	2220      	movs	r2, #32
 8002a06:	431a      	orrs	r2, r3
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	2241      	movs	r2, #65	; 0x41
 8002a10:	2120      	movs	r1, #32
 8002a12:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	2242      	movs	r2, #66	; 0x42
 8002a18:	2100      	movs	r1, #0
 8002a1a:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	2240      	movs	r2, #64	; 0x40
 8002a20:	2100      	movs	r1, #0
 8002a22:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8002a24:	2301      	movs	r3, #1
 8002a26:	e007      	b.n	8002a38 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	699b      	ldr	r3, [r3, #24]
 8002a2e:	2202      	movs	r2, #2
 8002a30:	4013      	ands	r3, r2
 8002a32:	2b02      	cmp	r3, #2
 8002a34:	d1cc      	bne.n	80029d0 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002a36:	2300      	movs	r3, #0
}
 8002a38:	0018      	movs	r0, r3
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	b004      	add	sp, #16
 8002a3e:	bd80      	pop	{r7, pc}

08002a40 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	b084      	sub	sp, #16
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	60f8      	str	r0, [r7, #12]
 8002a48:	60b9      	str	r1, [r7, #8]
 8002a4a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002a4c:	e028      	b.n	8002aa0 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8002a4e:	687a      	ldr	r2, [r7, #4]
 8002a50:	68b9      	ldr	r1, [r7, #8]
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	0018      	movs	r0, r3
 8002a56:	f000 f89b 	bl	8002b90 <I2C_IsAcknowledgeFailed>
 8002a5a:	1e03      	subs	r3, r0, #0
 8002a5c:	d001      	beq.n	8002a62 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002a5e:	2301      	movs	r3, #1
 8002a60:	e026      	b.n	8002ab0 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a62:	f7fe fffd 	bl	8001a60 <HAL_GetTick>
 8002a66:	0002      	movs	r2, r0
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	1ad3      	subs	r3, r2, r3
 8002a6c:	68ba      	ldr	r2, [r7, #8]
 8002a6e:	429a      	cmp	r2, r3
 8002a70:	d302      	bcc.n	8002a78 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002a72:	68bb      	ldr	r3, [r7, #8]
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d113      	bne.n	8002aa0 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a7c:	2220      	movs	r2, #32
 8002a7e:	431a      	orrs	r2, r3
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	2241      	movs	r2, #65	; 0x41
 8002a88:	2120      	movs	r1, #32
 8002a8a:	5499      	strb	r1, [r3, r2]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	2242      	movs	r2, #66	; 0x42
 8002a90:	2100      	movs	r1, #0
 8002a92:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	2240      	movs	r2, #64	; 0x40
 8002a98:	2100      	movs	r1, #0
 8002a9a:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8002a9c:	2301      	movs	r3, #1
 8002a9e:	e007      	b.n	8002ab0 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	699b      	ldr	r3, [r3, #24]
 8002aa6:	2220      	movs	r2, #32
 8002aa8:	4013      	ands	r3, r2
 8002aaa:	2b20      	cmp	r3, #32
 8002aac:	d1cf      	bne.n	8002a4e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002aae:	2300      	movs	r3, #0
}
 8002ab0:	0018      	movs	r0, r3
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	b004      	add	sp, #16
 8002ab6:	bd80      	pop	{r7, pc}

08002ab8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	b084      	sub	sp, #16
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	60f8      	str	r0, [r7, #12]
 8002ac0:	60b9      	str	r1, [r7, #8]
 8002ac2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002ac4:	e055      	b.n	8002b72 <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8002ac6:	687a      	ldr	r2, [r7, #4]
 8002ac8:	68b9      	ldr	r1, [r7, #8]
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	0018      	movs	r0, r3
 8002ace:	f000 f85f 	bl	8002b90 <I2C_IsAcknowledgeFailed>
 8002ad2:	1e03      	subs	r3, r0, #0
 8002ad4:	d001      	beq.n	8002ada <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002ad6:	2301      	movs	r3, #1
 8002ad8:	e053      	b.n	8002b82 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	699b      	ldr	r3, [r3, #24]
 8002ae0:	2220      	movs	r2, #32
 8002ae2:	4013      	ands	r3, r2
 8002ae4:	2b20      	cmp	r3, #32
 8002ae6:	d129      	bne.n	8002b3c <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	699b      	ldr	r3, [r3, #24]
 8002aee:	2204      	movs	r2, #4
 8002af0:	4013      	ands	r3, r2
 8002af2:	2b04      	cmp	r3, #4
 8002af4:	d105      	bne.n	8002b02 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d001      	beq.n	8002b02 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8002afe:	2300      	movs	r3, #0
 8002b00:	e03f      	b.n	8002b82 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	2220      	movs	r2, #32
 8002b08:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	685a      	ldr	r2, [r3, #4]
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	491d      	ldr	r1, [pc, #116]	; (8002b8c <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 8002b16:	400a      	ands	r2, r1
 8002b18:	605a      	str	r2, [r3, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	2241      	movs	r2, #65	; 0x41
 8002b24:	2120      	movs	r1, #32
 8002b26:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	2242      	movs	r2, #66	; 0x42
 8002b2c:	2100      	movs	r1, #0
 8002b2e:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	2240      	movs	r2, #64	; 0x40
 8002b34:	2100      	movs	r1, #0
 8002b36:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8002b38:	2301      	movs	r3, #1
 8002b3a:	e022      	b.n	8002b82 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b3c:	f7fe ff90 	bl	8001a60 <HAL_GetTick>
 8002b40:	0002      	movs	r2, r0
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	1ad3      	subs	r3, r2, r3
 8002b46:	68ba      	ldr	r2, [r7, #8]
 8002b48:	429a      	cmp	r2, r3
 8002b4a:	d302      	bcc.n	8002b52 <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 8002b4c:	68bb      	ldr	r3, [r7, #8]
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d10f      	bne.n	8002b72 <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b56:	2220      	movs	r2, #32
 8002b58:	431a      	orrs	r2, r3
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	2241      	movs	r2, #65	; 0x41
 8002b62:	2120      	movs	r1, #32
 8002b64:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	2240      	movs	r2, #64	; 0x40
 8002b6a:	2100      	movs	r1, #0
 8002b6c:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8002b6e:	2301      	movs	r3, #1
 8002b70:	e007      	b.n	8002b82 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	699b      	ldr	r3, [r3, #24]
 8002b78:	2204      	movs	r2, #4
 8002b7a:	4013      	ands	r3, r2
 8002b7c:	2b04      	cmp	r3, #4
 8002b7e:	d1a2      	bne.n	8002ac6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002b80:	2300      	movs	r3, #0
}
 8002b82:	0018      	movs	r0, r3
 8002b84:	46bd      	mov	sp, r7
 8002b86:	b004      	add	sp, #16
 8002b88:	bd80      	pop	{r7, pc}
 8002b8a:	46c0      	nop			; (mov r8, r8)
 8002b8c:	fe00e800 	.word	0xfe00e800

08002b90 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002b90:	b580      	push	{r7, lr}
 8002b92:	b084      	sub	sp, #16
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	60f8      	str	r0, [r7, #12]
 8002b98:	60b9      	str	r1, [r7, #8]
 8002b9a:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	699b      	ldr	r3, [r3, #24]
 8002ba2:	2210      	movs	r2, #16
 8002ba4:	4013      	ands	r3, r2
 8002ba6:	2b10      	cmp	r3, #16
 8002ba8:	d151      	bne.n	8002c4e <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002baa:	e021      	b.n	8002bf0 <I2C_IsAcknowledgeFailed+0x60>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002bac:	68bb      	ldr	r3, [r7, #8]
 8002bae:	3301      	adds	r3, #1
 8002bb0:	d01e      	beq.n	8002bf0 <I2C_IsAcknowledgeFailed+0x60>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002bb2:	f7fe ff55 	bl	8001a60 <HAL_GetTick>
 8002bb6:	0002      	movs	r2, r0
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	1ad3      	subs	r3, r2, r3
 8002bbc:	68ba      	ldr	r2, [r7, #8]
 8002bbe:	429a      	cmp	r2, r3
 8002bc0:	d302      	bcc.n	8002bc8 <I2C_IsAcknowledgeFailed+0x38>
 8002bc2:	68bb      	ldr	r3, [r7, #8]
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d113      	bne.n	8002bf0 <I2C_IsAcknowledgeFailed+0x60>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bcc:	2220      	movs	r2, #32
 8002bce:	431a      	orrs	r2, r3
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	2241      	movs	r2, #65	; 0x41
 8002bd8:	2120      	movs	r1, #32
 8002bda:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	2242      	movs	r2, #66	; 0x42
 8002be0:	2100      	movs	r1, #0
 8002be2:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	2240      	movs	r2, #64	; 0x40
 8002be8:	2100      	movs	r1, #0
 8002bea:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8002bec:	2301      	movs	r3, #1
 8002bee:	e02f      	b.n	8002c50 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	699b      	ldr	r3, [r3, #24]
 8002bf6:	2220      	movs	r2, #32
 8002bf8:	4013      	ands	r3, r2
 8002bfa:	2b20      	cmp	r3, #32
 8002bfc:	d1d6      	bne.n	8002bac <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	2210      	movs	r2, #16
 8002c04:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	2220      	movs	r2, #32
 8002c0c:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	0018      	movs	r0, r3
 8002c12:	f7ff fe75 	bl	8002900 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	685a      	ldr	r2, [r3, #4]
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	490d      	ldr	r1, [pc, #52]	; (8002c58 <I2C_IsAcknowledgeFailed+0xc8>)
 8002c22:	400a      	ands	r2, r1
 8002c24:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c2a:	2204      	movs	r2, #4
 8002c2c:	431a      	orrs	r2, r3
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	2241      	movs	r2, #65	; 0x41
 8002c36:	2120      	movs	r1, #32
 8002c38:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	2242      	movs	r2, #66	; 0x42
 8002c3e:	2100      	movs	r1, #0
 8002c40:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	2240      	movs	r2, #64	; 0x40
 8002c46:	2100      	movs	r1, #0
 8002c48:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8002c4a:	2301      	movs	r3, #1
 8002c4c:	e000      	b.n	8002c50 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 8002c4e:	2300      	movs	r3, #0
}
 8002c50:	0018      	movs	r0, r3
 8002c52:	46bd      	mov	sp, r7
 8002c54:	b004      	add	sp, #16
 8002c56:	bd80      	pop	{r7, pc}
 8002c58:	fe00e800 	.word	0xfe00e800

08002c5c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002c5c:	b590      	push	{r4, r7, lr}
 8002c5e:	b085      	sub	sp, #20
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	60f8      	str	r0, [r7, #12]
 8002c64:	0008      	movs	r0, r1
 8002c66:	0011      	movs	r1, r2
 8002c68:	607b      	str	r3, [r7, #4]
 8002c6a:	240a      	movs	r4, #10
 8002c6c:	193b      	adds	r3, r7, r4
 8002c6e:	1c02      	adds	r2, r0, #0
 8002c70:	801a      	strh	r2, [r3, #0]
 8002c72:	2009      	movs	r0, #9
 8002c74:	183b      	adds	r3, r7, r0
 8002c76:	1c0a      	adds	r2, r1, #0
 8002c78:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	685b      	ldr	r3, [r3, #4]
 8002c80:	6a3a      	ldr	r2, [r7, #32]
 8002c82:	0d51      	lsrs	r1, r2, #21
 8002c84:	2280      	movs	r2, #128	; 0x80
 8002c86:	00d2      	lsls	r2, r2, #3
 8002c88:	400a      	ands	r2, r1
 8002c8a:	490e      	ldr	r1, [pc, #56]	; (8002cc4 <I2C_TransferConfig+0x68>)
 8002c8c:	430a      	orrs	r2, r1
 8002c8e:	43d2      	mvns	r2, r2
 8002c90:	401a      	ands	r2, r3
 8002c92:	0011      	movs	r1, r2
 8002c94:	193b      	adds	r3, r7, r4
 8002c96:	881b      	ldrh	r3, [r3, #0]
 8002c98:	059b      	lsls	r3, r3, #22
 8002c9a:	0d9a      	lsrs	r2, r3, #22
 8002c9c:	183b      	adds	r3, r7, r0
 8002c9e:	781b      	ldrb	r3, [r3, #0]
 8002ca0:	0418      	lsls	r0, r3, #16
 8002ca2:	23ff      	movs	r3, #255	; 0xff
 8002ca4:	041b      	lsls	r3, r3, #16
 8002ca6:	4003      	ands	r3, r0
 8002ca8:	431a      	orrs	r2, r3
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	431a      	orrs	r2, r3
 8002cae:	6a3b      	ldr	r3, [r7, #32]
 8002cb0:	431a      	orrs	r2, r3
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	430a      	orrs	r2, r1
 8002cb8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8002cba:	46c0      	nop			; (mov r8, r8)
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	b005      	add	sp, #20
 8002cc0:	bd90      	pop	{r4, r7, pc}
 8002cc2:	46c0      	nop			; (mov r8, r8)
 8002cc4:	03ff63ff 	.word	0x03ff63ff

08002cc8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b082      	sub	sp, #8
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
 8002cd0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	2241      	movs	r2, #65	; 0x41
 8002cd6:	5c9b      	ldrb	r3, [r3, r2]
 8002cd8:	b2db      	uxtb	r3, r3
 8002cda:	2b20      	cmp	r3, #32
 8002cdc:	d138      	bne.n	8002d50 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	2240      	movs	r2, #64	; 0x40
 8002ce2:	5c9b      	ldrb	r3, [r3, r2]
 8002ce4:	2b01      	cmp	r3, #1
 8002ce6:	d101      	bne.n	8002cec <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002ce8:	2302      	movs	r3, #2
 8002cea:	e032      	b.n	8002d52 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	2240      	movs	r2, #64	; 0x40
 8002cf0:	2101      	movs	r1, #1
 8002cf2:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	2241      	movs	r2, #65	; 0x41
 8002cf8:	2124      	movs	r1, #36	; 0x24
 8002cfa:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	681a      	ldr	r2, [r3, #0]
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	2101      	movs	r1, #1
 8002d08:	438a      	bics	r2, r1
 8002d0a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	681a      	ldr	r2, [r3, #0]
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	4911      	ldr	r1, [pc, #68]	; (8002d5c <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8002d18:	400a      	ands	r2, r1
 8002d1a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	6819      	ldr	r1, [r3, #0]
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	683a      	ldr	r2, [r7, #0]
 8002d28:	430a      	orrs	r2, r1
 8002d2a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	681a      	ldr	r2, [r3, #0]
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	2101      	movs	r1, #1
 8002d38:	430a      	orrs	r2, r1
 8002d3a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	2241      	movs	r2, #65	; 0x41
 8002d40:	2120      	movs	r1, #32
 8002d42:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	2240      	movs	r2, #64	; 0x40
 8002d48:	2100      	movs	r1, #0
 8002d4a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002d4c:	2300      	movs	r3, #0
 8002d4e:	e000      	b.n	8002d52 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002d50:	2302      	movs	r3, #2
  }
}
 8002d52:	0018      	movs	r0, r3
 8002d54:	46bd      	mov	sp, r7
 8002d56:	b002      	add	sp, #8
 8002d58:	bd80      	pop	{r7, pc}
 8002d5a:	46c0      	nop			; (mov r8, r8)
 8002d5c:	ffffefff 	.word	0xffffefff

08002d60 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002d60:	b580      	push	{r7, lr}
 8002d62:	b084      	sub	sp, #16
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	6078      	str	r0, [r7, #4]
 8002d68:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	2241      	movs	r2, #65	; 0x41
 8002d6e:	5c9b      	ldrb	r3, [r3, r2]
 8002d70:	b2db      	uxtb	r3, r3
 8002d72:	2b20      	cmp	r3, #32
 8002d74:	d139      	bne.n	8002dea <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	2240      	movs	r2, #64	; 0x40
 8002d7a:	5c9b      	ldrb	r3, [r3, r2]
 8002d7c:	2b01      	cmp	r3, #1
 8002d7e:	d101      	bne.n	8002d84 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002d80:	2302      	movs	r3, #2
 8002d82:	e033      	b.n	8002dec <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	2240      	movs	r2, #64	; 0x40
 8002d88:	2101      	movs	r1, #1
 8002d8a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	2241      	movs	r2, #65	; 0x41
 8002d90:	2124      	movs	r1, #36	; 0x24
 8002d92:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	681a      	ldr	r2, [r3, #0]
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	2101      	movs	r1, #1
 8002da0:	438a      	bics	r2, r1
 8002da2:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	4a11      	ldr	r2, [pc, #68]	; (8002df4 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8002db0:	4013      	ands	r3, r2
 8002db2:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002db4:	683b      	ldr	r3, [r7, #0]
 8002db6:	021b      	lsls	r3, r3, #8
 8002db8:	68fa      	ldr	r2, [r7, #12]
 8002dba:	4313      	orrs	r3, r2
 8002dbc:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	68fa      	ldr	r2, [r7, #12]
 8002dc4:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	681a      	ldr	r2, [r3, #0]
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	2101      	movs	r1, #1
 8002dd2:	430a      	orrs	r2, r1
 8002dd4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	2241      	movs	r2, #65	; 0x41
 8002dda:	2120      	movs	r1, #32
 8002ddc:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	2240      	movs	r2, #64	; 0x40
 8002de2:	2100      	movs	r1, #0
 8002de4:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002de6:	2300      	movs	r3, #0
 8002de8:	e000      	b.n	8002dec <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002dea:	2302      	movs	r3, #2
  }
}
 8002dec:	0018      	movs	r0, r3
 8002dee:	46bd      	mov	sp, r7
 8002df0:	b004      	add	sp, #16
 8002df2:	bd80      	pop	{r7, pc}
 8002df4:	fffff0ff 	.word	0xfffff0ff

08002df8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	b088      	sub	sp, #32
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d101      	bne.n	8002e0a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002e06:	2301      	movs	r3, #1
 8002e08:	e301      	b.n	800340e <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	2201      	movs	r2, #1
 8002e10:	4013      	ands	r3, r2
 8002e12:	d100      	bne.n	8002e16 <HAL_RCC_OscConfig+0x1e>
 8002e14:	e08d      	b.n	8002f32 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002e16:	4bc3      	ldr	r3, [pc, #780]	; (8003124 <HAL_RCC_OscConfig+0x32c>)
 8002e18:	685b      	ldr	r3, [r3, #4]
 8002e1a:	220c      	movs	r2, #12
 8002e1c:	4013      	ands	r3, r2
 8002e1e:	2b04      	cmp	r3, #4
 8002e20:	d00e      	beq.n	8002e40 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002e22:	4bc0      	ldr	r3, [pc, #768]	; (8003124 <HAL_RCC_OscConfig+0x32c>)
 8002e24:	685b      	ldr	r3, [r3, #4]
 8002e26:	220c      	movs	r2, #12
 8002e28:	4013      	ands	r3, r2
 8002e2a:	2b08      	cmp	r3, #8
 8002e2c:	d116      	bne.n	8002e5c <HAL_RCC_OscConfig+0x64>
 8002e2e:	4bbd      	ldr	r3, [pc, #756]	; (8003124 <HAL_RCC_OscConfig+0x32c>)
 8002e30:	685a      	ldr	r2, [r3, #4]
 8002e32:	2380      	movs	r3, #128	; 0x80
 8002e34:	025b      	lsls	r3, r3, #9
 8002e36:	401a      	ands	r2, r3
 8002e38:	2380      	movs	r3, #128	; 0x80
 8002e3a:	025b      	lsls	r3, r3, #9
 8002e3c:	429a      	cmp	r2, r3
 8002e3e:	d10d      	bne.n	8002e5c <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e40:	4bb8      	ldr	r3, [pc, #736]	; (8003124 <HAL_RCC_OscConfig+0x32c>)
 8002e42:	681a      	ldr	r2, [r3, #0]
 8002e44:	2380      	movs	r3, #128	; 0x80
 8002e46:	029b      	lsls	r3, r3, #10
 8002e48:	4013      	ands	r3, r2
 8002e4a:	d100      	bne.n	8002e4e <HAL_RCC_OscConfig+0x56>
 8002e4c:	e070      	b.n	8002f30 <HAL_RCC_OscConfig+0x138>
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	685b      	ldr	r3, [r3, #4]
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d000      	beq.n	8002e58 <HAL_RCC_OscConfig+0x60>
 8002e56:	e06b      	b.n	8002f30 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8002e58:	2301      	movs	r3, #1
 8002e5a:	e2d8      	b.n	800340e <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	685b      	ldr	r3, [r3, #4]
 8002e60:	2b01      	cmp	r3, #1
 8002e62:	d107      	bne.n	8002e74 <HAL_RCC_OscConfig+0x7c>
 8002e64:	4baf      	ldr	r3, [pc, #700]	; (8003124 <HAL_RCC_OscConfig+0x32c>)
 8002e66:	681a      	ldr	r2, [r3, #0]
 8002e68:	4bae      	ldr	r3, [pc, #696]	; (8003124 <HAL_RCC_OscConfig+0x32c>)
 8002e6a:	2180      	movs	r1, #128	; 0x80
 8002e6c:	0249      	lsls	r1, r1, #9
 8002e6e:	430a      	orrs	r2, r1
 8002e70:	601a      	str	r2, [r3, #0]
 8002e72:	e02f      	b.n	8002ed4 <HAL_RCC_OscConfig+0xdc>
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	685b      	ldr	r3, [r3, #4]
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d10c      	bne.n	8002e96 <HAL_RCC_OscConfig+0x9e>
 8002e7c:	4ba9      	ldr	r3, [pc, #676]	; (8003124 <HAL_RCC_OscConfig+0x32c>)
 8002e7e:	681a      	ldr	r2, [r3, #0]
 8002e80:	4ba8      	ldr	r3, [pc, #672]	; (8003124 <HAL_RCC_OscConfig+0x32c>)
 8002e82:	49a9      	ldr	r1, [pc, #676]	; (8003128 <HAL_RCC_OscConfig+0x330>)
 8002e84:	400a      	ands	r2, r1
 8002e86:	601a      	str	r2, [r3, #0]
 8002e88:	4ba6      	ldr	r3, [pc, #664]	; (8003124 <HAL_RCC_OscConfig+0x32c>)
 8002e8a:	681a      	ldr	r2, [r3, #0]
 8002e8c:	4ba5      	ldr	r3, [pc, #660]	; (8003124 <HAL_RCC_OscConfig+0x32c>)
 8002e8e:	49a7      	ldr	r1, [pc, #668]	; (800312c <HAL_RCC_OscConfig+0x334>)
 8002e90:	400a      	ands	r2, r1
 8002e92:	601a      	str	r2, [r3, #0]
 8002e94:	e01e      	b.n	8002ed4 <HAL_RCC_OscConfig+0xdc>
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	685b      	ldr	r3, [r3, #4]
 8002e9a:	2b05      	cmp	r3, #5
 8002e9c:	d10e      	bne.n	8002ebc <HAL_RCC_OscConfig+0xc4>
 8002e9e:	4ba1      	ldr	r3, [pc, #644]	; (8003124 <HAL_RCC_OscConfig+0x32c>)
 8002ea0:	681a      	ldr	r2, [r3, #0]
 8002ea2:	4ba0      	ldr	r3, [pc, #640]	; (8003124 <HAL_RCC_OscConfig+0x32c>)
 8002ea4:	2180      	movs	r1, #128	; 0x80
 8002ea6:	02c9      	lsls	r1, r1, #11
 8002ea8:	430a      	orrs	r2, r1
 8002eaa:	601a      	str	r2, [r3, #0]
 8002eac:	4b9d      	ldr	r3, [pc, #628]	; (8003124 <HAL_RCC_OscConfig+0x32c>)
 8002eae:	681a      	ldr	r2, [r3, #0]
 8002eb0:	4b9c      	ldr	r3, [pc, #624]	; (8003124 <HAL_RCC_OscConfig+0x32c>)
 8002eb2:	2180      	movs	r1, #128	; 0x80
 8002eb4:	0249      	lsls	r1, r1, #9
 8002eb6:	430a      	orrs	r2, r1
 8002eb8:	601a      	str	r2, [r3, #0]
 8002eba:	e00b      	b.n	8002ed4 <HAL_RCC_OscConfig+0xdc>
 8002ebc:	4b99      	ldr	r3, [pc, #612]	; (8003124 <HAL_RCC_OscConfig+0x32c>)
 8002ebe:	681a      	ldr	r2, [r3, #0]
 8002ec0:	4b98      	ldr	r3, [pc, #608]	; (8003124 <HAL_RCC_OscConfig+0x32c>)
 8002ec2:	4999      	ldr	r1, [pc, #612]	; (8003128 <HAL_RCC_OscConfig+0x330>)
 8002ec4:	400a      	ands	r2, r1
 8002ec6:	601a      	str	r2, [r3, #0]
 8002ec8:	4b96      	ldr	r3, [pc, #600]	; (8003124 <HAL_RCC_OscConfig+0x32c>)
 8002eca:	681a      	ldr	r2, [r3, #0]
 8002ecc:	4b95      	ldr	r3, [pc, #596]	; (8003124 <HAL_RCC_OscConfig+0x32c>)
 8002ece:	4997      	ldr	r1, [pc, #604]	; (800312c <HAL_RCC_OscConfig+0x334>)
 8002ed0:	400a      	ands	r2, r1
 8002ed2:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	685b      	ldr	r3, [r3, #4]
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d014      	beq.n	8002f06 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002edc:	f7fe fdc0 	bl	8001a60 <HAL_GetTick>
 8002ee0:	0003      	movs	r3, r0
 8002ee2:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ee4:	e008      	b.n	8002ef8 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002ee6:	f7fe fdbb 	bl	8001a60 <HAL_GetTick>
 8002eea:	0002      	movs	r2, r0
 8002eec:	69bb      	ldr	r3, [r7, #24]
 8002eee:	1ad3      	subs	r3, r2, r3
 8002ef0:	2b64      	cmp	r3, #100	; 0x64
 8002ef2:	d901      	bls.n	8002ef8 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8002ef4:	2303      	movs	r3, #3
 8002ef6:	e28a      	b.n	800340e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ef8:	4b8a      	ldr	r3, [pc, #552]	; (8003124 <HAL_RCC_OscConfig+0x32c>)
 8002efa:	681a      	ldr	r2, [r3, #0]
 8002efc:	2380      	movs	r3, #128	; 0x80
 8002efe:	029b      	lsls	r3, r3, #10
 8002f00:	4013      	ands	r3, r2
 8002f02:	d0f0      	beq.n	8002ee6 <HAL_RCC_OscConfig+0xee>
 8002f04:	e015      	b.n	8002f32 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f06:	f7fe fdab 	bl	8001a60 <HAL_GetTick>
 8002f0a:	0003      	movs	r3, r0
 8002f0c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f0e:	e008      	b.n	8002f22 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002f10:	f7fe fda6 	bl	8001a60 <HAL_GetTick>
 8002f14:	0002      	movs	r2, r0
 8002f16:	69bb      	ldr	r3, [r7, #24]
 8002f18:	1ad3      	subs	r3, r2, r3
 8002f1a:	2b64      	cmp	r3, #100	; 0x64
 8002f1c:	d901      	bls.n	8002f22 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8002f1e:	2303      	movs	r3, #3
 8002f20:	e275      	b.n	800340e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f22:	4b80      	ldr	r3, [pc, #512]	; (8003124 <HAL_RCC_OscConfig+0x32c>)
 8002f24:	681a      	ldr	r2, [r3, #0]
 8002f26:	2380      	movs	r3, #128	; 0x80
 8002f28:	029b      	lsls	r3, r3, #10
 8002f2a:	4013      	ands	r3, r2
 8002f2c:	d1f0      	bne.n	8002f10 <HAL_RCC_OscConfig+0x118>
 8002f2e:	e000      	b.n	8002f32 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f30:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	2202      	movs	r2, #2
 8002f38:	4013      	ands	r3, r2
 8002f3a:	d100      	bne.n	8002f3e <HAL_RCC_OscConfig+0x146>
 8002f3c:	e069      	b.n	8003012 <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002f3e:	4b79      	ldr	r3, [pc, #484]	; (8003124 <HAL_RCC_OscConfig+0x32c>)
 8002f40:	685b      	ldr	r3, [r3, #4]
 8002f42:	220c      	movs	r2, #12
 8002f44:	4013      	ands	r3, r2
 8002f46:	d00b      	beq.n	8002f60 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002f48:	4b76      	ldr	r3, [pc, #472]	; (8003124 <HAL_RCC_OscConfig+0x32c>)
 8002f4a:	685b      	ldr	r3, [r3, #4]
 8002f4c:	220c      	movs	r2, #12
 8002f4e:	4013      	ands	r3, r2
 8002f50:	2b08      	cmp	r3, #8
 8002f52:	d11c      	bne.n	8002f8e <HAL_RCC_OscConfig+0x196>
 8002f54:	4b73      	ldr	r3, [pc, #460]	; (8003124 <HAL_RCC_OscConfig+0x32c>)
 8002f56:	685a      	ldr	r2, [r3, #4]
 8002f58:	2380      	movs	r3, #128	; 0x80
 8002f5a:	025b      	lsls	r3, r3, #9
 8002f5c:	4013      	ands	r3, r2
 8002f5e:	d116      	bne.n	8002f8e <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f60:	4b70      	ldr	r3, [pc, #448]	; (8003124 <HAL_RCC_OscConfig+0x32c>)
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	2202      	movs	r2, #2
 8002f66:	4013      	ands	r3, r2
 8002f68:	d005      	beq.n	8002f76 <HAL_RCC_OscConfig+0x17e>
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	68db      	ldr	r3, [r3, #12]
 8002f6e:	2b01      	cmp	r3, #1
 8002f70:	d001      	beq.n	8002f76 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8002f72:	2301      	movs	r3, #1
 8002f74:	e24b      	b.n	800340e <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f76:	4b6b      	ldr	r3, [pc, #428]	; (8003124 <HAL_RCC_OscConfig+0x32c>)
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	22f8      	movs	r2, #248	; 0xf8
 8002f7c:	4393      	bics	r3, r2
 8002f7e:	0019      	movs	r1, r3
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	691b      	ldr	r3, [r3, #16]
 8002f84:	00da      	lsls	r2, r3, #3
 8002f86:	4b67      	ldr	r3, [pc, #412]	; (8003124 <HAL_RCC_OscConfig+0x32c>)
 8002f88:	430a      	orrs	r2, r1
 8002f8a:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f8c:	e041      	b.n	8003012 <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	68db      	ldr	r3, [r3, #12]
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d024      	beq.n	8002fe0 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002f96:	4b63      	ldr	r3, [pc, #396]	; (8003124 <HAL_RCC_OscConfig+0x32c>)
 8002f98:	681a      	ldr	r2, [r3, #0]
 8002f9a:	4b62      	ldr	r3, [pc, #392]	; (8003124 <HAL_RCC_OscConfig+0x32c>)
 8002f9c:	2101      	movs	r1, #1
 8002f9e:	430a      	orrs	r2, r1
 8002fa0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fa2:	f7fe fd5d 	bl	8001a60 <HAL_GetTick>
 8002fa6:	0003      	movs	r3, r0
 8002fa8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002faa:	e008      	b.n	8002fbe <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002fac:	f7fe fd58 	bl	8001a60 <HAL_GetTick>
 8002fb0:	0002      	movs	r2, r0
 8002fb2:	69bb      	ldr	r3, [r7, #24]
 8002fb4:	1ad3      	subs	r3, r2, r3
 8002fb6:	2b02      	cmp	r3, #2
 8002fb8:	d901      	bls.n	8002fbe <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8002fba:	2303      	movs	r3, #3
 8002fbc:	e227      	b.n	800340e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002fbe:	4b59      	ldr	r3, [pc, #356]	; (8003124 <HAL_RCC_OscConfig+0x32c>)
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	2202      	movs	r2, #2
 8002fc4:	4013      	ands	r3, r2
 8002fc6:	d0f1      	beq.n	8002fac <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002fc8:	4b56      	ldr	r3, [pc, #344]	; (8003124 <HAL_RCC_OscConfig+0x32c>)
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	22f8      	movs	r2, #248	; 0xf8
 8002fce:	4393      	bics	r3, r2
 8002fd0:	0019      	movs	r1, r3
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	691b      	ldr	r3, [r3, #16]
 8002fd6:	00da      	lsls	r2, r3, #3
 8002fd8:	4b52      	ldr	r3, [pc, #328]	; (8003124 <HAL_RCC_OscConfig+0x32c>)
 8002fda:	430a      	orrs	r2, r1
 8002fdc:	601a      	str	r2, [r3, #0]
 8002fde:	e018      	b.n	8003012 <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002fe0:	4b50      	ldr	r3, [pc, #320]	; (8003124 <HAL_RCC_OscConfig+0x32c>)
 8002fe2:	681a      	ldr	r2, [r3, #0]
 8002fe4:	4b4f      	ldr	r3, [pc, #316]	; (8003124 <HAL_RCC_OscConfig+0x32c>)
 8002fe6:	2101      	movs	r1, #1
 8002fe8:	438a      	bics	r2, r1
 8002fea:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fec:	f7fe fd38 	bl	8001a60 <HAL_GetTick>
 8002ff0:	0003      	movs	r3, r0
 8002ff2:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002ff4:	e008      	b.n	8003008 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002ff6:	f7fe fd33 	bl	8001a60 <HAL_GetTick>
 8002ffa:	0002      	movs	r2, r0
 8002ffc:	69bb      	ldr	r3, [r7, #24]
 8002ffe:	1ad3      	subs	r3, r2, r3
 8003000:	2b02      	cmp	r3, #2
 8003002:	d901      	bls.n	8003008 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8003004:	2303      	movs	r3, #3
 8003006:	e202      	b.n	800340e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003008:	4b46      	ldr	r3, [pc, #280]	; (8003124 <HAL_RCC_OscConfig+0x32c>)
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	2202      	movs	r2, #2
 800300e:	4013      	ands	r3, r2
 8003010:	d1f1      	bne.n	8002ff6 <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	2208      	movs	r2, #8
 8003018:	4013      	ands	r3, r2
 800301a:	d036      	beq.n	800308a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	69db      	ldr	r3, [r3, #28]
 8003020:	2b00      	cmp	r3, #0
 8003022:	d019      	beq.n	8003058 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003024:	4b3f      	ldr	r3, [pc, #252]	; (8003124 <HAL_RCC_OscConfig+0x32c>)
 8003026:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003028:	4b3e      	ldr	r3, [pc, #248]	; (8003124 <HAL_RCC_OscConfig+0x32c>)
 800302a:	2101      	movs	r1, #1
 800302c:	430a      	orrs	r2, r1
 800302e:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003030:	f7fe fd16 	bl	8001a60 <HAL_GetTick>
 8003034:	0003      	movs	r3, r0
 8003036:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003038:	e008      	b.n	800304c <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800303a:	f7fe fd11 	bl	8001a60 <HAL_GetTick>
 800303e:	0002      	movs	r2, r0
 8003040:	69bb      	ldr	r3, [r7, #24]
 8003042:	1ad3      	subs	r3, r2, r3
 8003044:	2b02      	cmp	r3, #2
 8003046:	d901      	bls.n	800304c <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8003048:	2303      	movs	r3, #3
 800304a:	e1e0      	b.n	800340e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800304c:	4b35      	ldr	r3, [pc, #212]	; (8003124 <HAL_RCC_OscConfig+0x32c>)
 800304e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003050:	2202      	movs	r2, #2
 8003052:	4013      	ands	r3, r2
 8003054:	d0f1      	beq.n	800303a <HAL_RCC_OscConfig+0x242>
 8003056:	e018      	b.n	800308a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003058:	4b32      	ldr	r3, [pc, #200]	; (8003124 <HAL_RCC_OscConfig+0x32c>)
 800305a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800305c:	4b31      	ldr	r3, [pc, #196]	; (8003124 <HAL_RCC_OscConfig+0x32c>)
 800305e:	2101      	movs	r1, #1
 8003060:	438a      	bics	r2, r1
 8003062:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003064:	f7fe fcfc 	bl	8001a60 <HAL_GetTick>
 8003068:	0003      	movs	r3, r0
 800306a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800306c:	e008      	b.n	8003080 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800306e:	f7fe fcf7 	bl	8001a60 <HAL_GetTick>
 8003072:	0002      	movs	r2, r0
 8003074:	69bb      	ldr	r3, [r7, #24]
 8003076:	1ad3      	subs	r3, r2, r3
 8003078:	2b02      	cmp	r3, #2
 800307a:	d901      	bls.n	8003080 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 800307c:	2303      	movs	r3, #3
 800307e:	e1c6      	b.n	800340e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003080:	4b28      	ldr	r3, [pc, #160]	; (8003124 <HAL_RCC_OscConfig+0x32c>)
 8003082:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003084:	2202      	movs	r2, #2
 8003086:	4013      	ands	r3, r2
 8003088:	d1f1      	bne.n	800306e <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	2204      	movs	r2, #4
 8003090:	4013      	ands	r3, r2
 8003092:	d100      	bne.n	8003096 <HAL_RCC_OscConfig+0x29e>
 8003094:	e0b4      	b.n	8003200 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003096:	201f      	movs	r0, #31
 8003098:	183b      	adds	r3, r7, r0
 800309a:	2200      	movs	r2, #0
 800309c:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800309e:	4b21      	ldr	r3, [pc, #132]	; (8003124 <HAL_RCC_OscConfig+0x32c>)
 80030a0:	69da      	ldr	r2, [r3, #28]
 80030a2:	2380      	movs	r3, #128	; 0x80
 80030a4:	055b      	lsls	r3, r3, #21
 80030a6:	4013      	ands	r3, r2
 80030a8:	d110      	bne.n	80030cc <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80030aa:	4b1e      	ldr	r3, [pc, #120]	; (8003124 <HAL_RCC_OscConfig+0x32c>)
 80030ac:	69da      	ldr	r2, [r3, #28]
 80030ae:	4b1d      	ldr	r3, [pc, #116]	; (8003124 <HAL_RCC_OscConfig+0x32c>)
 80030b0:	2180      	movs	r1, #128	; 0x80
 80030b2:	0549      	lsls	r1, r1, #21
 80030b4:	430a      	orrs	r2, r1
 80030b6:	61da      	str	r2, [r3, #28]
 80030b8:	4b1a      	ldr	r3, [pc, #104]	; (8003124 <HAL_RCC_OscConfig+0x32c>)
 80030ba:	69da      	ldr	r2, [r3, #28]
 80030bc:	2380      	movs	r3, #128	; 0x80
 80030be:	055b      	lsls	r3, r3, #21
 80030c0:	4013      	ands	r3, r2
 80030c2:	60fb      	str	r3, [r7, #12]
 80030c4:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80030c6:	183b      	adds	r3, r7, r0
 80030c8:	2201      	movs	r2, #1
 80030ca:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030cc:	4b18      	ldr	r3, [pc, #96]	; (8003130 <HAL_RCC_OscConfig+0x338>)
 80030ce:	681a      	ldr	r2, [r3, #0]
 80030d0:	2380      	movs	r3, #128	; 0x80
 80030d2:	005b      	lsls	r3, r3, #1
 80030d4:	4013      	ands	r3, r2
 80030d6:	d11a      	bne.n	800310e <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80030d8:	4b15      	ldr	r3, [pc, #84]	; (8003130 <HAL_RCC_OscConfig+0x338>)
 80030da:	681a      	ldr	r2, [r3, #0]
 80030dc:	4b14      	ldr	r3, [pc, #80]	; (8003130 <HAL_RCC_OscConfig+0x338>)
 80030de:	2180      	movs	r1, #128	; 0x80
 80030e0:	0049      	lsls	r1, r1, #1
 80030e2:	430a      	orrs	r2, r1
 80030e4:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80030e6:	f7fe fcbb 	bl	8001a60 <HAL_GetTick>
 80030ea:	0003      	movs	r3, r0
 80030ec:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030ee:	e008      	b.n	8003102 <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80030f0:	f7fe fcb6 	bl	8001a60 <HAL_GetTick>
 80030f4:	0002      	movs	r2, r0
 80030f6:	69bb      	ldr	r3, [r7, #24]
 80030f8:	1ad3      	subs	r3, r2, r3
 80030fa:	2b64      	cmp	r3, #100	; 0x64
 80030fc:	d901      	bls.n	8003102 <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 80030fe:	2303      	movs	r3, #3
 8003100:	e185      	b.n	800340e <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003102:	4b0b      	ldr	r3, [pc, #44]	; (8003130 <HAL_RCC_OscConfig+0x338>)
 8003104:	681a      	ldr	r2, [r3, #0]
 8003106:	2380      	movs	r3, #128	; 0x80
 8003108:	005b      	lsls	r3, r3, #1
 800310a:	4013      	ands	r3, r2
 800310c:	d0f0      	beq.n	80030f0 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	689b      	ldr	r3, [r3, #8]
 8003112:	2b01      	cmp	r3, #1
 8003114:	d10e      	bne.n	8003134 <HAL_RCC_OscConfig+0x33c>
 8003116:	4b03      	ldr	r3, [pc, #12]	; (8003124 <HAL_RCC_OscConfig+0x32c>)
 8003118:	6a1a      	ldr	r2, [r3, #32]
 800311a:	4b02      	ldr	r3, [pc, #8]	; (8003124 <HAL_RCC_OscConfig+0x32c>)
 800311c:	2101      	movs	r1, #1
 800311e:	430a      	orrs	r2, r1
 8003120:	621a      	str	r2, [r3, #32]
 8003122:	e035      	b.n	8003190 <HAL_RCC_OscConfig+0x398>
 8003124:	40021000 	.word	0x40021000
 8003128:	fffeffff 	.word	0xfffeffff
 800312c:	fffbffff 	.word	0xfffbffff
 8003130:	40007000 	.word	0x40007000
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	689b      	ldr	r3, [r3, #8]
 8003138:	2b00      	cmp	r3, #0
 800313a:	d10c      	bne.n	8003156 <HAL_RCC_OscConfig+0x35e>
 800313c:	4bb6      	ldr	r3, [pc, #728]	; (8003418 <HAL_RCC_OscConfig+0x620>)
 800313e:	6a1a      	ldr	r2, [r3, #32]
 8003140:	4bb5      	ldr	r3, [pc, #724]	; (8003418 <HAL_RCC_OscConfig+0x620>)
 8003142:	2101      	movs	r1, #1
 8003144:	438a      	bics	r2, r1
 8003146:	621a      	str	r2, [r3, #32]
 8003148:	4bb3      	ldr	r3, [pc, #716]	; (8003418 <HAL_RCC_OscConfig+0x620>)
 800314a:	6a1a      	ldr	r2, [r3, #32]
 800314c:	4bb2      	ldr	r3, [pc, #712]	; (8003418 <HAL_RCC_OscConfig+0x620>)
 800314e:	2104      	movs	r1, #4
 8003150:	438a      	bics	r2, r1
 8003152:	621a      	str	r2, [r3, #32]
 8003154:	e01c      	b.n	8003190 <HAL_RCC_OscConfig+0x398>
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	689b      	ldr	r3, [r3, #8]
 800315a:	2b05      	cmp	r3, #5
 800315c:	d10c      	bne.n	8003178 <HAL_RCC_OscConfig+0x380>
 800315e:	4bae      	ldr	r3, [pc, #696]	; (8003418 <HAL_RCC_OscConfig+0x620>)
 8003160:	6a1a      	ldr	r2, [r3, #32]
 8003162:	4bad      	ldr	r3, [pc, #692]	; (8003418 <HAL_RCC_OscConfig+0x620>)
 8003164:	2104      	movs	r1, #4
 8003166:	430a      	orrs	r2, r1
 8003168:	621a      	str	r2, [r3, #32]
 800316a:	4bab      	ldr	r3, [pc, #684]	; (8003418 <HAL_RCC_OscConfig+0x620>)
 800316c:	6a1a      	ldr	r2, [r3, #32]
 800316e:	4baa      	ldr	r3, [pc, #680]	; (8003418 <HAL_RCC_OscConfig+0x620>)
 8003170:	2101      	movs	r1, #1
 8003172:	430a      	orrs	r2, r1
 8003174:	621a      	str	r2, [r3, #32]
 8003176:	e00b      	b.n	8003190 <HAL_RCC_OscConfig+0x398>
 8003178:	4ba7      	ldr	r3, [pc, #668]	; (8003418 <HAL_RCC_OscConfig+0x620>)
 800317a:	6a1a      	ldr	r2, [r3, #32]
 800317c:	4ba6      	ldr	r3, [pc, #664]	; (8003418 <HAL_RCC_OscConfig+0x620>)
 800317e:	2101      	movs	r1, #1
 8003180:	438a      	bics	r2, r1
 8003182:	621a      	str	r2, [r3, #32]
 8003184:	4ba4      	ldr	r3, [pc, #656]	; (8003418 <HAL_RCC_OscConfig+0x620>)
 8003186:	6a1a      	ldr	r2, [r3, #32]
 8003188:	4ba3      	ldr	r3, [pc, #652]	; (8003418 <HAL_RCC_OscConfig+0x620>)
 800318a:	2104      	movs	r1, #4
 800318c:	438a      	bics	r2, r1
 800318e:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	689b      	ldr	r3, [r3, #8]
 8003194:	2b00      	cmp	r3, #0
 8003196:	d014      	beq.n	80031c2 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003198:	f7fe fc62 	bl	8001a60 <HAL_GetTick>
 800319c:	0003      	movs	r3, r0
 800319e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031a0:	e009      	b.n	80031b6 <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80031a2:	f7fe fc5d 	bl	8001a60 <HAL_GetTick>
 80031a6:	0002      	movs	r2, r0
 80031a8:	69bb      	ldr	r3, [r7, #24]
 80031aa:	1ad3      	subs	r3, r2, r3
 80031ac:	4a9b      	ldr	r2, [pc, #620]	; (800341c <HAL_RCC_OscConfig+0x624>)
 80031ae:	4293      	cmp	r3, r2
 80031b0:	d901      	bls.n	80031b6 <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 80031b2:	2303      	movs	r3, #3
 80031b4:	e12b      	b.n	800340e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031b6:	4b98      	ldr	r3, [pc, #608]	; (8003418 <HAL_RCC_OscConfig+0x620>)
 80031b8:	6a1b      	ldr	r3, [r3, #32]
 80031ba:	2202      	movs	r2, #2
 80031bc:	4013      	ands	r3, r2
 80031be:	d0f0      	beq.n	80031a2 <HAL_RCC_OscConfig+0x3aa>
 80031c0:	e013      	b.n	80031ea <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031c2:	f7fe fc4d 	bl	8001a60 <HAL_GetTick>
 80031c6:	0003      	movs	r3, r0
 80031c8:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80031ca:	e009      	b.n	80031e0 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80031cc:	f7fe fc48 	bl	8001a60 <HAL_GetTick>
 80031d0:	0002      	movs	r2, r0
 80031d2:	69bb      	ldr	r3, [r7, #24]
 80031d4:	1ad3      	subs	r3, r2, r3
 80031d6:	4a91      	ldr	r2, [pc, #580]	; (800341c <HAL_RCC_OscConfig+0x624>)
 80031d8:	4293      	cmp	r3, r2
 80031da:	d901      	bls.n	80031e0 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 80031dc:	2303      	movs	r3, #3
 80031de:	e116      	b.n	800340e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80031e0:	4b8d      	ldr	r3, [pc, #564]	; (8003418 <HAL_RCC_OscConfig+0x620>)
 80031e2:	6a1b      	ldr	r3, [r3, #32]
 80031e4:	2202      	movs	r2, #2
 80031e6:	4013      	ands	r3, r2
 80031e8:	d1f0      	bne.n	80031cc <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80031ea:	231f      	movs	r3, #31
 80031ec:	18fb      	adds	r3, r7, r3
 80031ee:	781b      	ldrb	r3, [r3, #0]
 80031f0:	2b01      	cmp	r3, #1
 80031f2:	d105      	bne.n	8003200 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80031f4:	4b88      	ldr	r3, [pc, #544]	; (8003418 <HAL_RCC_OscConfig+0x620>)
 80031f6:	69da      	ldr	r2, [r3, #28]
 80031f8:	4b87      	ldr	r3, [pc, #540]	; (8003418 <HAL_RCC_OscConfig+0x620>)
 80031fa:	4989      	ldr	r1, [pc, #548]	; (8003420 <HAL_RCC_OscConfig+0x628>)
 80031fc:	400a      	ands	r2, r1
 80031fe:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	2210      	movs	r2, #16
 8003206:	4013      	ands	r3, r2
 8003208:	d063      	beq.n	80032d2 <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	695b      	ldr	r3, [r3, #20]
 800320e:	2b01      	cmp	r3, #1
 8003210:	d12a      	bne.n	8003268 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8003212:	4b81      	ldr	r3, [pc, #516]	; (8003418 <HAL_RCC_OscConfig+0x620>)
 8003214:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003216:	4b80      	ldr	r3, [pc, #512]	; (8003418 <HAL_RCC_OscConfig+0x620>)
 8003218:	2104      	movs	r1, #4
 800321a:	430a      	orrs	r2, r1
 800321c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 800321e:	4b7e      	ldr	r3, [pc, #504]	; (8003418 <HAL_RCC_OscConfig+0x620>)
 8003220:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003222:	4b7d      	ldr	r3, [pc, #500]	; (8003418 <HAL_RCC_OscConfig+0x620>)
 8003224:	2101      	movs	r1, #1
 8003226:	430a      	orrs	r2, r1
 8003228:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800322a:	f7fe fc19 	bl	8001a60 <HAL_GetTick>
 800322e:	0003      	movs	r3, r0
 8003230:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8003232:	e008      	b.n	8003246 <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8003234:	f7fe fc14 	bl	8001a60 <HAL_GetTick>
 8003238:	0002      	movs	r2, r0
 800323a:	69bb      	ldr	r3, [r7, #24]
 800323c:	1ad3      	subs	r3, r2, r3
 800323e:	2b02      	cmp	r3, #2
 8003240:	d901      	bls.n	8003246 <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8003242:	2303      	movs	r3, #3
 8003244:	e0e3      	b.n	800340e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8003246:	4b74      	ldr	r3, [pc, #464]	; (8003418 <HAL_RCC_OscConfig+0x620>)
 8003248:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800324a:	2202      	movs	r2, #2
 800324c:	4013      	ands	r3, r2
 800324e:	d0f1      	beq.n	8003234 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8003250:	4b71      	ldr	r3, [pc, #452]	; (8003418 <HAL_RCC_OscConfig+0x620>)
 8003252:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003254:	22f8      	movs	r2, #248	; 0xf8
 8003256:	4393      	bics	r3, r2
 8003258:	0019      	movs	r1, r3
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	699b      	ldr	r3, [r3, #24]
 800325e:	00da      	lsls	r2, r3, #3
 8003260:	4b6d      	ldr	r3, [pc, #436]	; (8003418 <HAL_RCC_OscConfig+0x620>)
 8003262:	430a      	orrs	r2, r1
 8003264:	635a      	str	r2, [r3, #52]	; 0x34
 8003266:	e034      	b.n	80032d2 <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	695b      	ldr	r3, [r3, #20]
 800326c:	3305      	adds	r3, #5
 800326e:	d111      	bne.n	8003294 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8003270:	4b69      	ldr	r3, [pc, #420]	; (8003418 <HAL_RCC_OscConfig+0x620>)
 8003272:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003274:	4b68      	ldr	r3, [pc, #416]	; (8003418 <HAL_RCC_OscConfig+0x620>)
 8003276:	2104      	movs	r1, #4
 8003278:	438a      	bics	r2, r1
 800327a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800327c:	4b66      	ldr	r3, [pc, #408]	; (8003418 <HAL_RCC_OscConfig+0x620>)
 800327e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003280:	22f8      	movs	r2, #248	; 0xf8
 8003282:	4393      	bics	r3, r2
 8003284:	0019      	movs	r1, r3
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	699b      	ldr	r3, [r3, #24]
 800328a:	00da      	lsls	r2, r3, #3
 800328c:	4b62      	ldr	r3, [pc, #392]	; (8003418 <HAL_RCC_OscConfig+0x620>)
 800328e:	430a      	orrs	r2, r1
 8003290:	635a      	str	r2, [r3, #52]	; 0x34
 8003292:	e01e      	b.n	80032d2 <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8003294:	4b60      	ldr	r3, [pc, #384]	; (8003418 <HAL_RCC_OscConfig+0x620>)
 8003296:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003298:	4b5f      	ldr	r3, [pc, #380]	; (8003418 <HAL_RCC_OscConfig+0x620>)
 800329a:	2104      	movs	r1, #4
 800329c:	430a      	orrs	r2, r1
 800329e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80032a0:	4b5d      	ldr	r3, [pc, #372]	; (8003418 <HAL_RCC_OscConfig+0x620>)
 80032a2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80032a4:	4b5c      	ldr	r3, [pc, #368]	; (8003418 <HAL_RCC_OscConfig+0x620>)
 80032a6:	2101      	movs	r1, #1
 80032a8:	438a      	bics	r2, r1
 80032aa:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80032ac:	f7fe fbd8 	bl	8001a60 <HAL_GetTick>
 80032b0:	0003      	movs	r3, r0
 80032b2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80032b4:	e008      	b.n	80032c8 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80032b6:	f7fe fbd3 	bl	8001a60 <HAL_GetTick>
 80032ba:	0002      	movs	r2, r0
 80032bc:	69bb      	ldr	r3, [r7, #24]
 80032be:	1ad3      	subs	r3, r2, r3
 80032c0:	2b02      	cmp	r3, #2
 80032c2:	d901      	bls.n	80032c8 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 80032c4:	2303      	movs	r3, #3
 80032c6:	e0a2      	b.n	800340e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80032c8:	4b53      	ldr	r3, [pc, #332]	; (8003418 <HAL_RCC_OscConfig+0x620>)
 80032ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80032cc:	2202      	movs	r2, #2
 80032ce:	4013      	ands	r3, r2
 80032d0:	d1f1      	bne.n	80032b6 <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	6a1b      	ldr	r3, [r3, #32]
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d100      	bne.n	80032dc <HAL_RCC_OscConfig+0x4e4>
 80032da:	e097      	b.n	800340c <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80032dc:	4b4e      	ldr	r3, [pc, #312]	; (8003418 <HAL_RCC_OscConfig+0x620>)
 80032de:	685b      	ldr	r3, [r3, #4]
 80032e0:	220c      	movs	r2, #12
 80032e2:	4013      	ands	r3, r2
 80032e4:	2b08      	cmp	r3, #8
 80032e6:	d100      	bne.n	80032ea <HAL_RCC_OscConfig+0x4f2>
 80032e8:	e06b      	b.n	80033c2 <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	6a1b      	ldr	r3, [r3, #32]
 80032ee:	2b02      	cmp	r3, #2
 80032f0:	d14c      	bne.n	800338c <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032f2:	4b49      	ldr	r3, [pc, #292]	; (8003418 <HAL_RCC_OscConfig+0x620>)
 80032f4:	681a      	ldr	r2, [r3, #0]
 80032f6:	4b48      	ldr	r3, [pc, #288]	; (8003418 <HAL_RCC_OscConfig+0x620>)
 80032f8:	494a      	ldr	r1, [pc, #296]	; (8003424 <HAL_RCC_OscConfig+0x62c>)
 80032fa:	400a      	ands	r2, r1
 80032fc:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032fe:	f7fe fbaf 	bl	8001a60 <HAL_GetTick>
 8003302:	0003      	movs	r3, r0
 8003304:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003306:	e008      	b.n	800331a <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003308:	f7fe fbaa 	bl	8001a60 <HAL_GetTick>
 800330c:	0002      	movs	r2, r0
 800330e:	69bb      	ldr	r3, [r7, #24]
 8003310:	1ad3      	subs	r3, r2, r3
 8003312:	2b02      	cmp	r3, #2
 8003314:	d901      	bls.n	800331a <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 8003316:	2303      	movs	r3, #3
 8003318:	e079      	b.n	800340e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800331a:	4b3f      	ldr	r3, [pc, #252]	; (8003418 <HAL_RCC_OscConfig+0x620>)
 800331c:	681a      	ldr	r2, [r3, #0]
 800331e:	2380      	movs	r3, #128	; 0x80
 8003320:	049b      	lsls	r3, r3, #18
 8003322:	4013      	ands	r3, r2
 8003324:	d1f0      	bne.n	8003308 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003326:	4b3c      	ldr	r3, [pc, #240]	; (8003418 <HAL_RCC_OscConfig+0x620>)
 8003328:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800332a:	220f      	movs	r2, #15
 800332c:	4393      	bics	r3, r2
 800332e:	0019      	movs	r1, r3
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003334:	4b38      	ldr	r3, [pc, #224]	; (8003418 <HAL_RCC_OscConfig+0x620>)
 8003336:	430a      	orrs	r2, r1
 8003338:	62da      	str	r2, [r3, #44]	; 0x2c
 800333a:	4b37      	ldr	r3, [pc, #220]	; (8003418 <HAL_RCC_OscConfig+0x620>)
 800333c:	685b      	ldr	r3, [r3, #4]
 800333e:	4a3a      	ldr	r2, [pc, #232]	; (8003428 <HAL_RCC_OscConfig+0x630>)
 8003340:	4013      	ands	r3, r2
 8003342:	0019      	movs	r1, r3
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800334c:	431a      	orrs	r2, r3
 800334e:	4b32      	ldr	r3, [pc, #200]	; (8003418 <HAL_RCC_OscConfig+0x620>)
 8003350:	430a      	orrs	r2, r1
 8003352:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003354:	4b30      	ldr	r3, [pc, #192]	; (8003418 <HAL_RCC_OscConfig+0x620>)
 8003356:	681a      	ldr	r2, [r3, #0]
 8003358:	4b2f      	ldr	r3, [pc, #188]	; (8003418 <HAL_RCC_OscConfig+0x620>)
 800335a:	2180      	movs	r1, #128	; 0x80
 800335c:	0449      	lsls	r1, r1, #17
 800335e:	430a      	orrs	r2, r1
 8003360:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003362:	f7fe fb7d 	bl	8001a60 <HAL_GetTick>
 8003366:	0003      	movs	r3, r0
 8003368:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800336a:	e008      	b.n	800337e <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800336c:	f7fe fb78 	bl	8001a60 <HAL_GetTick>
 8003370:	0002      	movs	r2, r0
 8003372:	69bb      	ldr	r3, [r7, #24]
 8003374:	1ad3      	subs	r3, r2, r3
 8003376:	2b02      	cmp	r3, #2
 8003378:	d901      	bls.n	800337e <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 800337a:	2303      	movs	r3, #3
 800337c:	e047      	b.n	800340e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800337e:	4b26      	ldr	r3, [pc, #152]	; (8003418 <HAL_RCC_OscConfig+0x620>)
 8003380:	681a      	ldr	r2, [r3, #0]
 8003382:	2380      	movs	r3, #128	; 0x80
 8003384:	049b      	lsls	r3, r3, #18
 8003386:	4013      	ands	r3, r2
 8003388:	d0f0      	beq.n	800336c <HAL_RCC_OscConfig+0x574>
 800338a:	e03f      	b.n	800340c <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800338c:	4b22      	ldr	r3, [pc, #136]	; (8003418 <HAL_RCC_OscConfig+0x620>)
 800338e:	681a      	ldr	r2, [r3, #0]
 8003390:	4b21      	ldr	r3, [pc, #132]	; (8003418 <HAL_RCC_OscConfig+0x620>)
 8003392:	4924      	ldr	r1, [pc, #144]	; (8003424 <HAL_RCC_OscConfig+0x62c>)
 8003394:	400a      	ands	r2, r1
 8003396:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003398:	f7fe fb62 	bl	8001a60 <HAL_GetTick>
 800339c:	0003      	movs	r3, r0
 800339e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80033a0:	e008      	b.n	80033b4 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80033a2:	f7fe fb5d 	bl	8001a60 <HAL_GetTick>
 80033a6:	0002      	movs	r2, r0
 80033a8:	69bb      	ldr	r3, [r7, #24]
 80033aa:	1ad3      	subs	r3, r2, r3
 80033ac:	2b02      	cmp	r3, #2
 80033ae:	d901      	bls.n	80033b4 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 80033b0:	2303      	movs	r3, #3
 80033b2:	e02c      	b.n	800340e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80033b4:	4b18      	ldr	r3, [pc, #96]	; (8003418 <HAL_RCC_OscConfig+0x620>)
 80033b6:	681a      	ldr	r2, [r3, #0]
 80033b8:	2380      	movs	r3, #128	; 0x80
 80033ba:	049b      	lsls	r3, r3, #18
 80033bc:	4013      	ands	r3, r2
 80033be:	d1f0      	bne.n	80033a2 <HAL_RCC_OscConfig+0x5aa>
 80033c0:	e024      	b.n	800340c <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	6a1b      	ldr	r3, [r3, #32]
 80033c6:	2b01      	cmp	r3, #1
 80033c8:	d101      	bne.n	80033ce <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 80033ca:	2301      	movs	r3, #1
 80033cc:	e01f      	b.n	800340e <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 80033ce:	4b12      	ldr	r3, [pc, #72]	; (8003418 <HAL_RCC_OscConfig+0x620>)
 80033d0:	685b      	ldr	r3, [r3, #4]
 80033d2:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 80033d4:	4b10      	ldr	r3, [pc, #64]	; (8003418 <HAL_RCC_OscConfig+0x620>)
 80033d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033d8:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80033da:	697a      	ldr	r2, [r7, #20]
 80033dc:	2380      	movs	r3, #128	; 0x80
 80033de:	025b      	lsls	r3, r3, #9
 80033e0:	401a      	ands	r2, r3
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033e6:	429a      	cmp	r2, r3
 80033e8:	d10e      	bne.n	8003408 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80033ea:	693b      	ldr	r3, [r7, #16]
 80033ec:	220f      	movs	r2, #15
 80033ee:	401a      	ands	r2, r3
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80033f4:	429a      	cmp	r2, r3
 80033f6:	d107      	bne.n	8003408 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 80033f8:	697a      	ldr	r2, [r7, #20]
 80033fa:	23f0      	movs	r3, #240	; 0xf0
 80033fc:	039b      	lsls	r3, r3, #14
 80033fe:	401a      	ands	r2, r3
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8003404:	429a      	cmp	r2, r3
 8003406:	d001      	beq.n	800340c <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8003408:	2301      	movs	r3, #1
 800340a:	e000      	b.n	800340e <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 800340c:	2300      	movs	r3, #0
}
 800340e:	0018      	movs	r0, r3
 8003410:	46bd      	mov	sp, r7
 8003412:	b008      	add	sp, #32
 8003414:	bd80      	pop	{r7, pc}
 8003416:	46c0      	nop			; (mov r8, r8)
 8003418:	40021000 	.word	0x40021000
 800341c:	00001388 	.word	0x00001388
 8003420:	efffffff 	.word	0xefffffff
 8003424:	feffffff 	.word	0xfeffffff
 8003428:	ffc2ffff 	.word	0xffc2ffff

0800342c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800342c:	b580      	push	{r7, lr}
 800342e:	b084      	sub	sp, #16
 8003430:	af00      	add	r7, sp, #0
 8003432:	6078      	str	r0, [r7, #4]
 8003434:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	2b00      	cmp	r3, #0
 800343a:	d101      	bne.n	8003440 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800343c:	2301      	movs	r3, #1
 800343e:	e0b3      	b.n	80035a8 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003440:	4b5b      	ldr	r3, [pc, #364]	; (80035b0 <HAL_RCC_ClockConfig+0x184>)
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	2201      	movs	r2, #1
 8003446:	4013      	ands	r3, r2
 8003448:	683a      	ldr	r2, [r7, #0]
 800344a:	429a      	cmp	r2, r3
 800344c:	d911      	bls.n	8003472 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800344e:	4b58      	ldr	r3, [pc, #352]	; (80035b0 <HAL_RCC_ClockConfig+0x184>)
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	2201      	movs	r2, #1
 8003454:	4393      	bics	r3, r2
 8003456:	0019      	movs	r1, r3
 8003458:	4b55      	ldr	r3, [pc, #340]	; (80035b0 <HAL_RCC_ClockConfig+0x184>)
 800345a:	683a      	ldr	r2, [r7, #0]
 800345c:	430a      	orrs	r2, r1
 800345e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003460:	4b53      	ldr	r3, [pc, #332]	; (80035b0 <HAL_RCC_ClockConfig+0x184>)
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	2201      	movs	r2, #1
 8003466:	4013      	ands	r3, r2
 8003468:	683a      	ldr	r2, [r7, #0]
 800346a:	429a      	cmp	r2, r3
 800346c:	d001      	beq.n	8003472 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 800346e:	2301      	movs	r3, #1
 8003470:	e09a      	b.n	80035a8 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	2202      	movs	r2, #2
 8003478:	4013      	ands	r3, r2
 800347a:	d015      	beq.n	80034a8 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	2204      	movs	r2, #4
 8003482:	4013      	ands	r3, r2
 8003484:	d006      	beq.n	8003494 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8003486:	4b4b      	ldr	r3, [pc, #300]	; (80035b4 <HAL_RCC_ClockConfig+0x188>)
 8003488:	685a      	ldr	r2, [r3, #4]
 800348a:	4b4a      	ldr	r3, [pc, #296]	; (80035b4 <HAL_RCC_ClockConfig+0x188>)
 800348c:	21e0      	movs	r1, #224	; 0xe0
 800348e:	00c9      	lsls	r1, r1, #3
 8003490:	430a      	orrs	r2, r1
 8003492:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003494:	4b47      	ldr	r3, [pc, #284]	; (80035b4 <HAL_RCC_ClockConfig+0x188>)
 8003496:	685b      	ldr	r3, [r3, #4]
 8003498:	22f0      	movs	r2, #240	; 0xf0
 800349a:	4393      	bics	r3, r2
 800349c:	0019      	movs	r1, r3
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	689a      	ldr	r2, [r3, #8]
 80034a2:	4b44      	ldr	r3, [pc, #272]	; (80035b4 <HAL_RCC_ClockConfig+0x188>)
 80034a4:	430a      	orrs	r2, r1
 80034a6:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	2201      	movs	r2, #1
 80034ae:	4013      	ands	r3, r2
 80034b0:	d040      	beq.n	8003534 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	685b      	ldr	r3, [r3, #4]
 80034b6:	2b01      	cmp	r3, #1
 80034b8:	d107      	bne.n	80034ca <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034ba:	4b3e      	ldr	r3, [pc, #248]	; (80035b4 <HAL_RCC_ClockConfig+0x188>)
 80034bc:	681a      	ldr	r2, [r3, #0]
 80034be:	2380      	movs	r3, #128	; 0x80
 80034c0:	029b      	lsls	r3, r3, #10
 80034c2:	4013      	ands	r3, r2
 80034c4:	d114      	bne.n	80034f0 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80034c6:	2301      	movs	r3, #1
 80034c8:	e06e      	b.n	80035a8 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	685b      	ldr	r3, [r3, #4]
 80034ce:	2b02      	cmp	r3, #2
 80034d0:	d107      	bne.n	80034e2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80034d2:	4b38      	ldr	r3, [pc, #224]	; (80035b4 <HAL_RCC_ClockConfig+0x188>)
 80034d4:	681a      	ldr	r2, [r3, #0]
 80034d6:	2380      	movs	r3, #128	; 0x80
 80034d8:	049b      	lsls	r3, r3, #18
 80034da:	4013      	ands	r3, r2
 80034dc:	d108      	bne.n	80034f0 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80034de:	2301      	movs	r3, #1
 80034e0:	e062      	b.n	80035a8 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80034e2:	4b34      	ldr	r3, [pc, #208]	; (80035b4 <HAL_RCC_ClockConfig+0x188>)
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	2202      	movs	r2, #2
 80034e8:	4013      	ands	r3, r2
 80034ea:	d101      	bne.n	80034f0 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80034ec:	2301      	movs	r3, #1
 80034ee:	e05b      	b.n	80035a8 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80034f0:	4b30      	ldr	r3, [pc, #192]	; (80035b4 <HAL_RCC_ClockConfig+0x188>)
 80034f2:	685b      	ldr	r3, [r3, #4]
 80034f4:	2203      	movs	r2, #3
 80034f6:	4393      	bics	r3, r2
 80034f8:	0019      	movs	r1, r3
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	685a      	ldr	r2, [r3, #4]
 80034fe:	4b2d      	ldr	r3, [pc, #180]	; (80035b4 <HAL_RCC_ClockConfig+0x188>)
 8003500:	430a      	orrs	r2, r1
 8003502:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003504:	f7fe faac 	bl	8001a60 <HAL_GetTick>
 8003508:	0003      	movs	r3, r0
 800350a:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800350c:	e009      	b.n	8003522 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800350e:	f7fe faa7 	bl	8001a60 <HAL_GetTick>
 8003512:	0002      	movs	r2, r0
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	1ad3      	subs	r3, r2, r3
 8003518:	4a27      	ldr	r2, [pc, #156]	; (80035b8 <HAL_RCC_ClockConfig+0x18c>)
 800351a:	4293      	cmp	r3, r2
 800351c:	d901      	bls.n	8003522 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 800351e:	2303      	movs	r3, #3
 8003520:	e042      	b.n	80035a8 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003522:	4b24      	ldr	r3, [pc, #144]	; (80035b4 <HAL_RCC_ClockConfig+0x188>)
 8003524:	685b      	ldr	r3, [r3, #4]
 8003526:	220c      	movs	r2, #12
 8003528:	401a      	ands	r2, r3
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	685b      	ldr	r3, [r3, #4]
 800352e:	009b      	lsls	r3, r3, #2
 8003530:	429a      	cmp	r2, r3
 8003532:	d1ec      	bne.n	800350e <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003534:	4b1e      	ldr	r3, [pc, #120]	; (80035b0 <HAL_RCC_ClockConfig+0x184>)
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	2201      	movs	r2, #1
 800353a:	4013      	ands	r3, r2
 800353c:	683a      	ldr	r2, [r7, #0]
 800353e:	429a      	cmp	r2, r3
 8003540:	d211      	bcs.n	8003566 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003542:	4b1b      	ldr	r3, [pc, #108]	; (80035b0 <HAL_RCC_ClockConfig+0x184>)
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	2201      	movs	r2, #1
 8003548:	4393      	bics	r3, r2
 800354a:	0019      	movs	r1, r3
 800354c:	4b18      	ldr	r3, [pc, #96]	; (80035b0 <HAL_RCC_ClockConfig+0x184>)
 800354e:	683a      	ldr	r2, [r7, #0]
 8003550:	430a      	orrs	r2, r1
 8003552:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003554:	4b16      	ldr	r3, [pc, #88]	; (80035b0 <HAL_RCC_ClockConfig+0x184>)
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	2201      	movs	r2, #1
 800355a:	4013      	ands	r3, r2
 800355c:	683a      	ldr	r2, [r7, #0]
 800355e:	429a      	cmp	r2, r3
 8003560:	d001      	beq.n	8003566 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8003562:	2301      	movs	r3, #1
 8003564:	e020      	b.n	80035a8 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	2204      	movs	r2, #4
 800356c:	4013      	ands	r3, r2
 800356e:	d009      	beq.n	8003584 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8003570:	4b10      	ldr	r3, [pc, #64]	; (80035b4 <HAL_RCC_ClockConfig+0x188>)
 8003572:	685b      	ldr	r3, [r3, #4]
 8003574:	4a11      	ldr	r2, [pc, #68]	; (80035bc <HAL_RCC_ClockConfig+0x190>)
 8003576:	4013      	ands	r3, r2
 8003578:	0019      	movs	r1, r3
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	68da      	ldr	r2, [r3, #12]
 800357e:	4b0d      	ldr	r3, [pc, #52]	; (80035b4 <HAL_RCC_ClockConfig+0x188>)
 8003580:	430a      	orrs	r2, r1
 8003582:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8003584:	f000 f820 	bl	80035c8 <HAL_RCC_GetSysClockFreq>
 8003588:	0001      	movs	r1, r0
 800358a:	4b0a      	ldr	r3, [pc, #40]	; (80035b4 <HAL_RCC_ClockConfig+0x188>)
 800358c:	685b      	ldr	r3, [r3, #4]
 800358e:	091b      	lsrs	r3, r3, #4
 8003590:	220f      	movs	r2, #15
 8003592:	4013      	ands	r3, r2
 8003594:	4a0a      	ldr	r2, [pc, #40]	; (80035c0 <HAL_RCC_ClockConfig+0x194>)
 8003596:	5cd3      	ldrb	r3, [r2, r3]
 8003598:	000a      	movs	r2, r1
 800359a:	40da      	lsrs	r2, r3
 800359c:	4b09      	ldr	r3, [pc, #36]	; (80035c4 <HAL_RCC_ClockConfig+0x198>)
 800359e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80035a0:	2000      	movs	r0, #0
 80035a2:	f7fe fa17 	bl	80019d4 <HAL_InitTick>
  
  return HAL_OK;
 80035a6:	2300      	movs	r3, #0
}
 80035a8:	0018      	movs	r0, r3
 80035aa:	46bd      	mov	sp, r7
 80035ac:	b004      	add	sp, #16
 80035ae:	bd80      	pop	{r7, pc}
 80035b0:	40022000 	.word	0x40022000
 80035b4:	40021000 	.word	0x40021000
 80035b8:	00001388 	.word	0x00001388
 80035bc:	fffff8ff 	.word	0xfffff8ff
 80035c0:	080069b8 	.word	0x080069b8
 80035c4:	2000001c 	.word	0x2000001c

080035c8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80035c8:	b590      	push	{r4, r7, lr}
 80035ca:	b08f      	sub	sp, #60	; 0x3c
 80035cc:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 80035ce:	2314      	movs	r3, #20
 80035d0:	18fb      	adds	r3, r7, r3
 80035d2:	4a2b      	ldr	r2, [pc, #172]	; (8003680 <HAL_RCC_GetSysClockFreq+0xb8>)
 80035d4:	ca13      	ldmia	r2!, {r0, r1, r4}
 80035d6:	c313      	stmia	r3!, {r0, r1, r4}
 80035d8:	6812      	ldr	r2, [r2, #0]
 80035da:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 80035dc:	1d3b      	adds	r3, r7, #4
 80035de:	4a29      	ldr	r2, [pc, #164]	; (8003684 <HAL_RCC_GetSysClockFreq+0xbc>)
 80035e0:	ca13      	ldmia	r2!, {r0, r1, r4}
 80035e2:	c313      	stmia	r3!, {r0, r1, r4}
 80035e4:	6812      	ldr	r2, [r2, #0]
 80035e6:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80035e8:	2300      	movs	r3, #0
 80035ea:	62fb      	str	r3, [r7, #44]	; 0x2c
 80035ec:	2300      	movs	r3, #0
 80035ee:	62bb      	str	r3, [r7, #40]	; 0x28
 80035f0:	2300      	movs	r3, #0
 80035f2:	637b      	str	r3, [r7, #52]	; 0x34
 80035f4:	2300      	movs	r3, #0
 80035f6:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 80035f8:	2300      	movs	r3, #0
 80035fa:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 80035fc:	4b22      	ldr	r3, [pc, #136]	; (8003688 <HAL_RCC_GetSysClockFreq+0xc0>)
 80035fe:	685b      	ldr	r3, [r3, #4]
 8003600:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003602:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003604:	220c      	movs	r2, #12
 8003606:	4013      	ands	r3, r2
 8003608:	2b04      	cmp	r3, #4
 800360a:	d002      	beq.n	8003612 <HAL_RCC_GetSysClockFreq+0x4a>
 800360c:	2b08      	cmp	r3, #8
 800360e:	d003      	beq.n	8003618 <HAL_RCC_GetSysClockFreq+0x50>
 8003610:	e02d      	b.n	800366e <HAL_RCC_GetSysClockFreq+0xa6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003612:	4b1e      	ldr	r3, [pc, #120]	; (800368c <HAL_RCC_GetSysClockFreq+0xc4>)
 8003614:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003616:	e02d      	b.n	8003674 <HAL_RCC_GetSysClockFreq+0xac>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8003618:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800361a:	0c9b      	lsrs	r3, r3, #18
 800361c:	220f      	movs	r2, #15
 800361e:	4013      	ands	r3, r2
 8003620:	2214      	movs	r2, #20
 8003622:	18ba      	adds	r2, r7, r2
 8003624:	5cd3      	ldrb	r3, [r2, r3]
 8003626:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8003628:	4b17      	ldr	r3, [pc, #92]	; (8003688 <HAL_RCC_GetSysClockFreq+0xc0>)
 800362a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800362c:	220f      	movs	r2, #15
 800362e:	4013      	ands	r3, r2
 8003630:	1d3a      	adds	r2, r7, #4
 8003632:	5cd3      	ldrb	r3, [r2, r3]
 8003634:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8003636:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003638:	2380      	movs	r3, #128	; 0x80
 800363a:	025b      	lsls	r3, r3, #9
 800363c:	4013      	ands	r3, r2
 800363e:	d009      	beq.n	8003654 <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003640:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003642:	4812      	ldr	r0, [pc, #72]	; (800368c <HAL_RCC_GetSysClockFreq+0xc4>)
 8003644:	f7fc fd72 	bl	800012c <__udivsi3>
 8003648:	0003      	movs	r3, r0
 800364a:	001a      	movs	r2, r3
 800364c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800364e:	4353      	muls	r3, r2
 8003650:	637b      	str	r3, [r7, #52]	; 0x34
 8003652:	e009      	b.n	8003668 <HAL_RCC_GetSysClockFreq+0xa0>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8003654:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003656:	000a      	movs	r2, r1
 8003658:	0152      	lsls	r2, r2, #5
 800365a:	1a52      	subs	r2, r2, r1
 800365c:	0193      	lsls	r3, r2, #6
 800365e:	1a9b      	subs	r3, r3, r2
 8003660:	00db      	lsls	r3, r3, #3
 8003662:	185b      	adds	r3, r3, r1
 8003664:	021b      	lsls	r3, r3, #8
 8003666:	637b      	str	r3, [r7, #52]	; 0x34
#endif
      }
      sysclockfreq = pllclk;
 8003668:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800366a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800366c:	e002      	b.n	8003674 <HAL_RCC_GetSysClockFreq+0xac>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800366e:	4b07      	ldr	r3, [pc, #28]	; (800368c <HAL_RCC_GetSysClockFreq+0xc4>)
 8003670:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003672:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8003674:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8003676:	0018      	movs	r0, r3
 8003678:	46bd      	mov	sp, r7
 800367a:	b00f      	add	sp, #60	; 0x3c
 800367c:	bd90      	pop	{r4, r7, pc}
 800367e:	46c0      	nop			; (mov r8, r8)
 8003680:	08006084 	.word	0x08006084
 8003684:	08006094 	.word	0x08006094
 8003688:	40021000 	.word	0x40021000
 800368c:	007a1200 	.word	0x007a1200

08003690 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003690:	b580      	push	{r7, lr}
 8003692:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003694:	4b02      	ldr	r3, [pc, #8]	; (80036a0 <HAL_RCC_GetHCLKFreq+0x10>)
 8003696:	681b      	ldr	r3, [r3, #0]
}
 8003698:	0018      	movs	r0, r3
 800369a:	46bd      	mov	sp, r7
 800369c:	bd80      	pop	{r7, pc}
 800369e:	46c0      	nop			; (mov r8, r8)
 80036a0:	2000001c 	.word	0x2000001c

080036a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80036a4:	b580      	push	{r7, lr}
 80036a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 80036a8:	f7ff fff2 	bl	8003690 <HAL_RCC_GetHCLKFreq>
 80036ac:	0001      	movs	r1, r0
 80036ae:	4b06      	ldr	r3, [pc, #24]	; (80036c8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80036b0:	685b      	ldr	r3, [r3, #4]
 80036b2:	0a1b      	lsrs	r3, r3, #8
 80036b4:	2207      	movs	r2, #7
 80036b6:	4013      	ands	r3, r2
 80036b8:	4a04      	ldr	r2, [pc, #16]	; (80036cc <HAL_RCC_GetPCLK1Freq+0x28>)
 80036ba:	5cd3      	ldrb	r3, [r2, r3]
 80036bc:	40d9      	lsrs	r1, r3
 80036be:	000b      	movs	r3, r1
}    
 80036c0:	0018      	movs	r0, r3
 80036c2:	46bd      	mov	sp, r7
 80036c4:	bd80      	pop	{r7, pc}
 80036c6:	46c0      	nop			; (mov r8, r8)
 80036c8:	40021000 	.word	0x40021000
 80036cc:	080069c8 	.word	0x080069c8

080036d0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80036d0:	b580      	push	{r7, lr}
 80036d2:	b086      	sub	sp, #24
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80036d8:	2300      	movs	r3, #0
 80036da:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 80036dc:	2300      	movs	r3, #0
 80036de:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681a      	ldr	r2, [r3, #0]
 80036e4:	2380      	movs	r3, #128	; 0x80
 80036e6:	025b      	lsls	r3, r3, #9
 80036e8:	4013      	ands	r3, r2
 80036ea:	d100      	bne.n	80036ee <HAL_RCCEx_PeriphCLKConfig+0x1e>
 80036ec:	e08e      	b.n	800380c <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 80036ee:	2017      	movs	r0, #23
 80036f0:	183b      	adds	r3, r7, r0
 80036f2:	2200      	movs	r2, #0
 80036f4:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80036f6:	4b57      	ldr	r3, [pc, #348]	; (8003854 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80036f8:	69da      	ldr	r2, [r3, #28]
 80036fa:	2380      	movs	r3, #128	; 0x80
 80036fc:	055b      	lsls	r3, r3, #21
 80036fe:	4013      	ands	r3, r2
 8003700:	d110      	bne.n	8003724 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003702:	4b54      	ldr	r3, [pc, #336]	; (8003854 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003704:	69da      	ldr	r2, [r3, #28]
 8003706:	4b53      	ldr	r3, [pc, #332]	; (8003854 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003708:	2180      	movs	r1, #128	; 0x80
 800370a:	0549      	lsls	r1, r1, #21
 800370c:	430a      	orrs	r2, r1
 800370e:	61da      	str	r2, [r3, #28]
 8003710:	4b50      	ldr	r3, [pc, #320]	; (8003854 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003712:	69da      	ldr	r2, [r3, #28]
 8003714:	2380      	movs	r3, #128	; 0x80
 8003716:	055b      	lsls	r3, r3, #21
 8003718:	4013      	ands	r3, r2
 800371a:	60bb      	str	r3, [r7, #8]
 800371c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800371e:	183b      	adds	r3, r7, r0
 8003720:	2201      	movs	r2, #1
 8003722:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003724:	4b4c      	ldr	r3, [pc, #304]	; (8003858 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8003726:	681a      	ldr	r2, [r3, #0]
 8003728:	2380      	movs	r3, #128	; 0x80
 800372a:	005b      	lsls	r3, r3, #1
 800372c:	4013      	ands	r3, r2
 800372e:	d11a      	bne.n	8003766 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003730:	4b49      	ldr	r3, [pc, #292]	; (8003858 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8003732:	681a      	ldr	r2, [r3, #0]
 8003734:	4b48      	ldr	r3, [pc, #288]	; (8003858 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8003736:	2180      	movs	r1, #128	; 0x80
 8003738:	0049      	lsls	r1, r1, #1
 800373a:	430a      	orrs	r2, r1
 800373c:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800373e:	f7fe f98f 	bl	8001a60 <HAL_GetTick>
 8003742:	0003      	movs	r3, r0
 8003744:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003746:	e008      	b.n	800375a <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003748:	f7fe f98a 	bl	8001a60 <HAL_GetTick>
 800374c:	0002      	movs	r2, r0
 800374e:	693b      	ldr	r3, [r7, #16]
 8003750:	1ad3      	subs	r3, r2, r3
 8003752:	2b64      	cmp	r3, #100	; 0x64
 8003754:	d901      	bls.n	800375a <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8003756:	2303      	movs	r3, #3
 8003758:	e077      	b.n	800384a <HAL_RCCEx_PeriphCLKConfig+0x17a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800375a:	4b3f      	ldr	r3, [pc, #252]	; (8003858 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 800375c:	681a      	ldr	r2, [r3, #0]
 800375e:	2380      	movs	r3, #128	; 0x80
 8003760:	005b      	lsls	r3, r3, #1
 8003762:	4013      	ands	r3, r2
 8003764:	d0f0      	beq.n	8003748 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003766:	4b3b      	ldr	r3, [pc, #236]	; (8003854 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003768:	6a1a      	ldr	r2, [r3, #32]
 800376a:	23c0      	movs	r3, #192	; 0xc0
 800376c:	009b      	lsls	r3, r3, #2
 800376e:	4013      	ands	r3, r2
 8003770:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	2b00      	cmp	r3, #0
 8003776:	d034      	beq.n	80037e2 <HAL_RCCEx_PeriphCLKConfig+0x112>
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	685a      	ldr	r2, [r3, #4]
 800377c:	23c0      	movs	r3, #192	; 0xc0
 800377e:	009b      	lsls	r3, r3, #2
 8003780:	4013      	ands	r3, r2
 8003782:	68fa      	ldr	r2, [r7, #12]
 8003784:	429a      	cmp	r2, r3
 8003786:	d02c      	beq.n	80037e2 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003788:	4b32      	ldr	r3, [pc, #200]	; (8003854 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800378a:	6a1b      	ldr	r3, [r3, #32]
 800378c:	4a33      	ldr	r2, [pc, #204]	; (800385c <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 800378e:	4013      	ands	r3, r2
 8003790:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003792:	4b30      	ldr	r3, [pc, #192]	; (8003854 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003794:	6a1a      	ldr	r2, [r3, #32]
 8003796:	4b2f      	ldr	r3, [pc, #188]	; (8003854 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003798:	2180      	movs	r1, #128	; 0x80
 800379a:	0249      	lsls	r1, r1, #9
 800379c:	430a      	orrs	r2, r1
 800379e:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80037a0:	4b2c      	ldr	r3, [pc, #176]	; (8003854 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80037a2:	6a1a      	ldr	r2, [r3, #32]
 80037a4:	4b2b      	ldr	r3, [pc, #172]	; (8003854 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80037a6:	492e      	ldr	r1, [pc, #184]	; (8003860 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 80037a8:	400a      	ands	r2, r1
 80037aa:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80037ac:	4b29      	ldr	r3, [pc, #164]	; (8003854 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80037ae:	68fa      	ldr	r2, [r7, #12]
 80037b0:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	2201      	movs	r2, #1
 80037b6:	4013      	ands	r3, r2
 80037b8:	d013      	beq.n	80037e2 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037ba:	f7fe f951 	bl	8001a60 <HAL_GetTick>
 80037be:	0003      	movs	r3, r0
 80037c0:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80037c2:	e009      	b.n	80037d8 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037c4:	f7fe f94c 	bl	8001a60 <HAL_GetTick>
 80037c8:	0002      	movs	r2, r0
 80037ca:	693b      	ldr	r3, [r7, #16]
 80037cc:	1ad3      	subs	r3, r2, r3
 80037ce:	4a25      	ldr	r2, [pc, #148]	; (8003864 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 80037d0:	4293      	cmp	r3, r2
 80037d2:	d901      	bls.n	80037d8 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 80037d4:	2303      	movs	r3, #3
 80037d6:	e038      	b.n	800384a <HAL_RCCEx_PeriphCLKConfig+0x17a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80037d8:	4b1e      	ldr	r3, [pc, #120]	; (8003854 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80037da:	6a1b      	ldr	r3, [r3, #32]
 80037dc:	2202      	movs	r2, #2
 80037de:	4013      	ands	r3, r2
 80037e0:	d0f0      	beq.n	80037c4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80037e2:	4b1c      	ldr	r3, [pc, #112]	; (8003854 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80037e4:	6a1b      	ldr	r3, [r3, #32]
 80037e6:	4a1d      	ldr	r2, [pc, #116]	; (800385c <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 80037e8:	4013      	ands	r3, r2
 80037ea:	0019      	movs	r1, r3
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	685a      	ldr	r2, [r3, #4]
 80037f0:	4b18      	ldr	r3, [pc, #96]	; (8003854 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80037f2:	430a      	orrs	r2, r1
 80037f4:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80037f6:	2317      	movs	r3, #23
 80037f8:	18fb      	adds	r3, r7, r3
 80037fa:	781b      	ldrb	r3, [r3, #0]
 80037fc:	2b01      	cmp	r3, #1
 80037fe:	d105      	bne.n	800380c <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003800:	4b14      	ldr	r3, [pc, #80]	; (8003854 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003802:	69da      	ldr	r2, [r3, #28]
 8003804:	4b13      	ldr	r3, [pc, #76]	; (8003854 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003806:	4918      	ldr	r1, [pc, #96]	; (8003868 <HAL_RCCEx_PeriphCLKConfig+0x198>)
 8003808:	400a      	ands	r2, r1
 800380a:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	2201      	movs	r2, #1
 8003812:	4013      	ands	r3, r2
 8003814:	d009      	beq.n	800382a <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003816:	4b0f      	ldr	r3, [pc, #60]	; (8003854 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003818:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800381a:	2203      	movs	r2, #3
 800381c:	4393      	bics	r3, r2
 800381e:	0019      	movs	r1, r3
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	689a      	ldr	r2, [r3, #8]
 8003824:	4b0b      	ldr	r3, [pc, #44]	; (8003854 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003826:	430a      	orrs	r2, r1
 8003828:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	2220      	movs	r2, #32
 8003830:	4013      	ands	r3, r2
 8003832:	d009      	beq.n	8003848 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003834:	4b07      	ldr	r3, [pc, #28]	; (8003854 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003836:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003838:	2210      	movs	r2, #16
 800383a:	4393      	bics	r3, r2
 800383c:	0019      	movs	r1, r3
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	68da      	ldr	r2, [r3, #12]
 8003842:	4b04      	ldr	r3, [pc, #16]	; (8003854 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003844:	430a      	orrs	r2, r1
 8003846:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8003848:	2300      	movs	r3, #0
}
 800384a:	0018      	movs	r0, r3
 800384c:	46bd      	mov	sp, r7
 800384e:	b006      	add	sp, #24
 8003850:	bd80      	pop	{r7, pc}
 8003852:	46c0      	nop			; (mov r8, r8)
 8003854:	40021000 	.word	0x40021000
 8003858:	40007000 	.word	0x40007000
 800385c:	fffffcff 	.word	0xfffffcff
 8003860:	fffeffff 	.word	0xfffeffff
 8003864:	00001388 	.word	0x00001388
 8003868:	efffffff 	.word	0xefffffff

0800386c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800386c:	b580      	push	{r7, lr}
 800386e:	b082      	sub	sp, #8
 8003870:	af00      	add	r7, sp, #0
 8003872:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	2b00      	cmp	r3, #0
 8003878:	d101      	bne.n	800387e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800387a:	2301      	movs	r3, #1
 800387c:	e044      	b.n	8003908 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003882:	2b00      	cmp	r3, #0
 8003884:	d107      	bne.n	8003896 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	2274      	movs	r2, #116	; 0x74
 800388a:	2100      	movs	r1, #0
 800388c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	0018      	movs	r0, r3
 8003892:	f7fe f80b 	bl	80018ac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	2224      	movs	r2, #36	; 0x24
 800389a:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	681a      	ldr	r2, [r3, #0]
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	2101      	movs	r1, #1
 80038a8:	438a      	bics	r2, r1
 80038aa:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	0018      	movs	r0, r3
 80038b0:	f000 fae4 	bl	8003e7c <UART_SetConfig>
 80038b4:	0003      	movs	r3, r0
 80038b6:	2b01      	cmp	r3, #1
 80038b8:	d101      	bne.n	80038be <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80038ba:	2301      	movs	r3, #1
 80038bc:	e024      	b.n	8003908 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d003      	beq.n	80038ce <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	0018      	movs	r0, r3
 80038ca:	f000 fc17 	bl	80040fc <UART_AdvFeatureConfig>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	685a      	ldr	r2, [r3, #4]
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	490d      	ldr	r1, [pc, #52]	; (8003910 <HAL_UART_Init+0xa4>)
 80038da:	400a      	ands	r2, r1
 80038dc:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	689a      	ldr	r2, [r3, #8]
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	2108      	movs	r1, #8
 80038ea:	438a      	bics	r2, r1
 80038ec:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	681a      	ldr	r2, [r3, #0]
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	2101      	movs	r1, #1
 80038fa:	430a      	orrs	r2, r1
 80038fc:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	0018      	movs	r0, r3
 8003902:	f000 fcaf 	bl	8004264 <UART_CheckIdleState>
 8003906:	0003      	movs	r3, r0
}
 8003908:	0018      	movs	r0, r3
 800390a:	46bd      	mov	sp, r7
 800390c:	b002      	add	sp, #8
 800390e:	bd80      	pop	{r7, pc}
 8003910:	fffff7ff 	.word	0xfffff7ff

08003914 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003914:	b580      	push	{r7, lr}
 8003916:	b08a      	sub	sp, #40	; 0x28
 8003918:	af02      	add	r7, sp, #8
 800391a:	60f8      	str	r0, [r7, #12]
 800391c:	60b9      	str	r1, [r7, #8]
 800391e:	603b      	str	r3, [r7, #0]
 8003920:	1dbb      	adds	r3, r7, #6
 8003922:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003928:	2b20      	cmp	r3, #32
 800392a:	d000      	beq.n	800392e <HAL_UART_Transmit+0x1a>
 800392c:	e096      	b.n	8003a5c <HAL_UART_Transmit+0x148>
  {
    if ((pData == NULL) || (Size == 0U))
 800392e:	68bb      	ldr	r3, [r7, #8]
 8003930:	2b00      	cmp	r3, #0
 8003932:	d003      	beq.n	800393c <HAL_UART_Transmit+0x28>
 8003934:	1dbb      	adds	r3, r7, #6
 8003936:	881b      	ldrh	r3, [r3, #0]
 8003938:	2b00      	cmp	r3, #0
 800393a:	d101      	bne.n	8003940 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800393c:	2301      	movs	r3, #1
 800393e:	e08e      	b.n	8003a5e <HAL_UART_Transmit+0x14a>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	689a      	ldr	r2, [r3, #8]
 8003944:	2380      	movs	r3, #128	; 0x80
 8003946:	015b      	lsls	r3, r3, #5
 8003948:	429a      	cmp	r2, r3
 800394a:	d109      	bne.n	8003960 <HAL_UART_Transmit+0x4c>
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	691b      	ldr	r3, [r3, #16]
 8003950:	2b00      	cmp	r3, #0
 8003952:	d105      	bne.n	8003960 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8003954:	68bb      	ldr	r3, [r7, #8]
 8003956:	2201      	movs	r2, #1
 8003958:	4013      	ands	r3, r2
 800395a:	d001      	beq.n	8003960 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 800395c:	2301      	movs	r3, #1
 800395e:	e07e      	b.n	8003a5e <HAL_UART_Transmit+0x14a>
      }
    }

    __HAL_LOCK(huart);
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	2274      	movs	r2, #116	; 0x74
 8003964:	5c9b      	ldrb	r3, [r3, r2]
 8003966:	2b01      	cmp	r3, #1
 8003968:	d101      	bne.n	800396e <HAL_UART_Transmit+0x5a>
 800396a:	2302      	movs	r3, #2
 800396c:	e077      	b.n	8003a5e <HAL_UART_Transmit+0x14a>
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	2274      	movs	r2, #116	; 0x74
 8003972:	2101      	movs	r1, #1
 8003974:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	2280      	movs	r2, #128	; 0x80
 800397a:	2100      	movs	r1, #0
 800397c:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	2221      	movs	r2, #33	; 0x21
 8003982:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003984:	f7fe f86c 	bl	8001a60 <HAL_GetTick>
 8003988:	0003      	movs	r3, r0
 800398a:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	1dba      	adds	r2, r7, #6
 8003990:	2150      	movs	r1, #80	; 0x50
 8003992:	8812      	ldrh	r2, [r2, #0]
 8003994:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	1dba      	adds	r2, r7, #6
 800399a:	2152      	movs	r1, #82	; 0x52
 800399c:	8812      	ldrh	r2, [r2, #0]
 800399e:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	689a      	ldr	r2, [r3, #8]
 80039a4:	2380      	movs	r3, #128	; 0x80
 80039a6:	015b      	lsls	r3, r3, #5
 80039a8:	429a      	cmp	r2, r3
 80039aa:	d108      	bne.n	80039be <HAL_UART_Transmit+0xaa>
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	691b      	ldr	r3, [r3, #16]
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d104      	bne.n	80039be <HAL_UART_Transmit+0xaa>
    {
      pdata8bits  = NULL;
 80039b4:	2300      	movs	r3, #0
 80039b6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80039b8:	68bb      	ldr	r3, [r7, #8]
 80039ba:	61bb      	str	r3, [r7, #24]
 80039bc:	e003      	b.n	80039c6 <HAL_UART_Transmit+0xb2>
    }
    else
    {
      pdata8bits  = pData;
 80039be:	68bb      	ldr	r3, [r7, #8]
 80039c0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80039c2:	2300      	movs	r3, #0
 80039c4:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	2274      	movs	r2, #116	; 0x74
 80039ca:	2100      	movs	r1, #0
 80039cc:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 80039ce:	e02d      	b.n	8003a2c <HAL_UART_Transmit+0x118>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80039d0:	697a      	ldr	r2, [r7, #20]
 80039d2:	68f8      	ldr	r0, [r7, #12]
 80039d4:	683b      	ldr	r3, [r7, #0]
 80039d6:	9300      	str	r3, [sp, #0]
 80039d8:	0013      	movs	r3, r2
 80039da:	2200      	movs	r2, #0
 80039dc:	2180      	movs	r1, #128	; 0x80
 80039de:	f000 fc89 	bl	80042f4 <UART_WaitOnFlagUntilTimeout>
 80039e2:	1e03      	subs	r3, r0, #0
 80039e4:	d001      	beq.n	80039ea <HAL_UART_Transmit+0xd6>
      {
        return HAL_TIMEOUT;
 80039e6:	2303      	movs	r3, #3
 80039e8:	e039      	b.n	8003a5e <HAL_UART_Transmit+0x14a>
      }
      if (pdata8bits == NULL)
 80039ea:	69fb      	ldr	r3, [r7, #28]
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d10b      	bne.n	8003a08 <HAL_UART_Transmit+0xf4>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80039f0:	69bb      	ldr	r3, [r7, #24]
 80039f2:	881a      	ldrh	r2, [r3, #0]
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	05d2      	lsls	r2, r2, #23
 80039fa:	0dd2      	lsrs	r2, r2, #23
 80039fc:	b292      	uxth	r2, r2
 80039fe:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003a00:	69bb      	ldr	r3, [r7, #24]
 8003a02:	3302      	adds	r3, #2
 8003a04:	61bb      	str	r3, [r7, #24]
 8003a06:	e008      	b.n	8003a1a <HAL_UART_Transmit+0x106>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003a08:	69fb      	ldr	r3, [r7, #28]
 8003a0a:	781a      	ldrb	r2, [r3, #0]
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	b292      	uxth	r2, r2
 8003a12:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003a14:	69fb      	ldr	r3, [r7, #28]
 8003a16:	3301      	adds	r3, #1
 8003a18:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	2252      	movs	r2, #82	; 0x52
 8003a1e:	5a9b      	ldrh	r3, [r3, r2]
 8003a20:	b29b      	uxth	r3, r3
 8003a22:	3b01      	subs	r3, #1
 8003a24:	b299      	uxth	r1, r3
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	2252      	movs	r2, #82	; 0x52
 8003a2a:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	2252      	movs	r2, #82	; 0x52
 8003a30:	5a9b      	ldrh	r3, [r3, r2]
 8003a32:	b29b      	uxth	r3, r3
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d1cb      	bne.n	80039d0 <HAL_UART_Transmit+0xbc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003a38:	697a      	ldr	r2, [r7, #20]
 8003a3a:	68f8      	ldr	r0, [r7, #12]
 8003a3c:	683b      	ldr	r3, [r7, #0]
 8003a3e:	9300      	str	r3, [sp, #0]
 8003a40:	0013      	movs	r3, r2
 8003a42:	2200      	movs	r2, #0
 8003a44:	2140      	movs	r1, #64	; 0x40
 8003a46:	f000 fc55 	bl	80042f4 <UART_WaitOnFlagUntilTimeout>
 8003a4a:	1e03      	subs	r3, r0, #0
 8003a4c:	d001      	beq.n	8003a52 <HAL_UART_Transmit+0x13e>
    {
      return HAL_TIMEOUT;
 8003a4e:	2303      	movs	r3, #3
 8003a50:	e005      	b.n	8003a5e <HAL_UART_Transmit+0x14a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	2220      	movs	r2, #32
 8003a56:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8003a58:	2300      	movs	r3, #0
 8003a5a:	e000      	b.n	8003a5e <HAL_UART_Transmit+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8003a5c:	2302      	movs	r3, #2
  }
}
 8003a5e:	0018      	movs	r0, r3
 8003a60:	46bd      	mov	sp, r7
 8003a62:	b008      	add	sp, #32
 8003a64:	bd80      	pop	{r7, pc}
	...

08003a68 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003a68:	b580      	push	{r7, lr}
 8003a6a:	b088      	sub	sp, #32
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	69db      	ldr	r3, [r3, #28]
 8003a76:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	689b      	ldr	r3, [r3, #8]
 8003a86:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003a88:	69fb      	ldr	r3, [r7, #28]
 8003a8a:	4ab4      	ldr	r2, [pc, #720]	; (8003d5c <HAL_UART_IRQHandler+0x2f4>)
 8003a8c:	4013      	ands	r3, r2
 8003a8e:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 8003a90:	693b      	ldr	r3, [r7, #16]
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d112      	bne.n	8003abc <HAL_UART_IRQHandler+0x54>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8003a96:	69fb      	ldr	r3, [r7, #28]
 8003a98:	2220      	movs	r2, #32
 8003a9a:	4013      	ands	r3, r2
 8003a9c:	d00e      	beq.n	8003abc <HAL_UART_IRQHandler+0x54>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003a9e:	69bb      	ldr	r3, [r7, #24]
 8003aa0:	2220      	movs	r2, #32
 8003aa2:	4013      	ands	r3, r2
 8003aa4:	d00a      	beq.n	8003abc <HAL_UART_IRQHandler+0x54>
    {
      if (huart->RxISR != NULL)
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d100      	bne.n	8003ab0 <HAL_UART_IRQHandler+0x48>
 8003aae:	e1ba      	b.n	8003e26 <HAL_UART_IRQHandler+0x3be>
      {
        huart->RxISR(huart);
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003ab4:	687a      	ldr	r2, [r7, #4]
 8003ab6:	0010      	movs	r0, r2
 8003ab8:	4798      	blx	r3
      }
      return;
 8003aba:	e1b4      	b.n	8003e26 <HAL_UART_IRQHandler+0x3be>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8003abc:	693b      	ldr	r3, [r7, #16]
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d100      	bne.n	8003ac4 <HAL_UART_IRQHandler+0x5c>
 8003ac2:	e0d9      	b.n	8003c78 <HAL_UART_IRQHandler+0x210>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8003ac4:	697b      	ldr	r3, [r7, #20]
 8003ac6:	2201      	movs	r2, #1
 8003ac8:	4013      	ands	r3, r2
 8003aca:	d104      	bne.n	8003ad6 <HAL_UART_IRQHandler+0x6e>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8003acc:	69bb      	ldr	r3, [r7, #24]
 8003ace:	4aa4      	ldr	r2, [pc, #656]	; (8003d60 <HAL_UART_IRQHandler+0x2f8>)
 8003ad0:	4013      	ands	r3, r2
 8003ad2:	d100      	bne.n	8003ad6 <HAL_UART_IRQHandler+0x6e>
 8003ad4:	e0d0      	b.n	8003c78 <HAL_UART_IRQHandler+0x210>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003ad6:	69fb      	ldr	r3, [r7, #28]
 8003ad8:	2201      	movs	r2, #1
 8003ada:	4013      	ands	r3, r2
 8003adc:	d010      	beq.n	8003b00 <HAL_UART_IRQHandler+0x98>
 8003ade:	69ba      	ldr	r2, [r7, #24]
 8003ae0:	2380      	movs	r3, #128	; 0x80
 8003ae2:	005b      	lsls	r3, r3, #1
 8003ae4:	4013      	ands	r3, r2
 8003ae6:	d00b      	beq.n	8003b00 <HAL_UART_IRQHandler+0x98>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	2201      	movs	r2, #1
 8003aee:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	2280      	movs	r2, #128	; 0x80
 8003af4:	589b      	ldr	r3, [r3, r2]
 8003af6:	2201      	movs	r2, #1
 8003af8:	431a      	orrs	r2, r3
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	2180      	movs	r1, #128	; 0x80
 8003afe:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003b00:	69fb      	ldr	r3, [r7, #28]
 8003b02:	2202      	movs	r2, #2
 8003b04:	4013      	ands	r3, r2
 8003b06:	d00f      	beq.n	8003b28 <HAL_UART_IRQHandler+0xc0>
 8003b08:	697b      	ldr	r3, [r7, #20]
 8003b0a:	2201      	movs	r2, #1
 8003b0c:	4013      	ands	r3, r2
 8003b0e:	d00b      	beq.n	8003b28 <HAL_UART_IRQHandler+0xc0>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	2202      	movs	r2, #2
 8003b16:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	2280      	movs	r2, #128	; 0x80
 8003b1c:	589b      	ldr	r3, [r3, r2]
 8003b1e:	2204      	movs	r2, #4
 8003b20:	431a      	orrs	r2, r3
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	2180      	movs	r1, #128	; 0x80
 8003b26:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003b28:	69fb      	ldr	r3, [r7, #28]
 8003b2a:	2204      	movs	r2, #4
 8003b2c:	4013      	ands	r3, r2
 8003b2e:	d00f      	beq.n	8003b50 <HAL_UART_IRQHandler+0xe8>
 8003b30:	697b      	ldr	r3, [r7, #20]
 8003b32:	2201      	movs	r2, #1
 8003b34:	4013      	ands	r3, r2
 8003b36:	d00b      	beq.n	8003b50 <HAL_UART_IRQHandler+0xe8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	2204      	movs	r2, #4
 8003b3e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	2280      	movs	r2, #128	; 0x80
 8003b44:	589b      	ldr	r3, [r3, r2]
 8003b46:	2202      	movs	r2, #2
 8003b48:	431a      	orrs	r2, r3
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	2180      	movs	r1, #128	; 0x80
 8003b4e:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003b50:	69fb      	ldr	r3, [r7, #28]
 8003b52:	2208      	movs	r2, #8
 8003b54:	4013      	ands	r3, r2
 8003b56:	d013      	beq.n	8003b80 <HAL_UART_IRQHandler+0x118>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003b58:	69bb      	ldr	r3, [r7, #24]
 8003b5a:	2220      	movs	r2, #32
 8003b5c:	4013      	ands	r3, r2
 8003b5e:	d103      	bne.n	8003b68 <HAL_UART_IRQHandler+0x100>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8003b60:	697b      	ldr	r3, [r7, #20]
 8003b62:	2201      	movs	r2, #1
 8003b64:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003b66:	d00b      	beq.n	8003b80 <HAL_UART_IRQHandler+0x118>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	2208      	movs	r2, #8
 8003b6e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	2280      	movs	r2, #128	; 0x80
 8003b74:	589b      	ldr	r3, [r3, r2]
 8003b76:	2208      	movs	r2, #8
 8003b78:	431a      	orrs	r2, r3
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	2180      	movs	r1, #128	; 0x80
 8003b7e:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8003b80:	69fa      	ldr	r2, [r7, #28]
 8003b82:	2380      	movs	r3, #128	; 0x80
 8003b84:	011b      	lsls	r3, r3, #4
 8003b86:	4013      	ands	r3, r2
 8003b88:	d011      	beq.n	8003bae <HAL_UART_IRQHandler+0x146>
 8003b8a:	69ba      	ldr	r2, [r7, #24]
 8003b8c:	2380      	movs	r3, #128	; 0x80
 8003b8e:	04db      	lsls	r3, r3, #19
 8003b90:	4013      	ands	r3, r2
 8003b92:	d00c      	beq.n	8003bae <HAL_UART_IRQHandler+0x146>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	2280      	movs	r2, #128	; 0x80
 8003b9a:	0112      	lsls	r2, r2, #4
 8003b9c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	2280      	movs	r2, #128	; 0x80
 8003ba2:	589b      	ldr	r3, [r3, r2]
 8003ba4:	2220      	movs	r2, #32
 8003ba6:	431a      	orrs	r2, r3
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	2180      	movs	r1, #128	; 0x80
 8003bac:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	2280      	movs	r2, #128	; 0x80
 8003bb2:	589b      	ldr	r3, [r3, r2]
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d100      	bne.n	8003bba <HAL_UART_IRQHandler+0x152>
 8003bb8:	e137      	b.n	8003e2a <HAL_UART_IRQHandler+0x3c2>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8003bba:	69fb      	ldr	r3, [r7, #28]
 8003bbc:	2220      	movs	r2, #32
 8003bbe:	4013      	ands	r3, r2
 8003bc0:	d00c      	beq.n	8003bdc <HAL_UART_IRQHandler+0x174>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003bc2:	69bb      	ldr	r3, [r7, #24]
 8003bc4:	2220      	movs	r2, #32
 8003bc6:	4013      	ands	r3, r2
 8003bc8:	d008      	beq.n	8003bdc <HAL_UART_IRQHandler+0x174>
      {
        if (huart->RxISR != NULL)
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d004      	beq.n	8003bdc <HAL_UART_IRQHandler+0x174>
        {
          huart->RxISR(huart);
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003bd6:	687a      	ldr	r2, [r7, #4]
 8003bd8:	0010      	movs	r0, r2
 8003bda:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	2280      	movs	r2, #128	; 0x80
 8003be0:	589b      	ldr	r3, [r3, r2]
 8003be2:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	689b      	ldr	r3, [r3, #8]
 8003bea:	2240      	movs	r2, #64	; 0x40
 8003bec:	4013      	ands	r3, r2
 8003bee:	2b40      	cmp	r3, #64	; 0x40
 8003bf0:	d003      	beq.n	8003bfa <HAL_UART_IRQHandler+0x192>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	2228      	movs	r2, #40	; 0x28
 8003bf6:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003bf8:	d033      	beq.n	8003c62 <HAL_UART_IRQHandler+0x1fa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	0018      	movs	r0, r3
 8003bfe:	f000 fbf7 	bl	80043f0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	689b      	ldr	r3, [r3, #8]
 8003c08:	2240      	movs	r2, #64	; 0x40
 8003c0a:	4013      	ands	r3, r2
 8003c0c:	2b40      	cmp	r3, #64	; 0x40
 8003c0e:	d123      	bne.n	8003c58 <HAL_UART_IRQHandler+0x1f0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	689a      	ldr	r2, [r3, #8]
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	2140      	movs	r1, #64	; 0x40
 8003c1c:	438a      	bics	r2, r1
 8003c1e:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d012      	beq.n	8003c4e <HAL_UART_IRQHandler+0x1e6>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c2c:	4a4d      	ldr	r2, [pc, #308]	; (8003d64 <HAL_UART_IRQHandler+0x2fc>)
 8003c2e:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c34:	0018      	movs	r0, r3
 8003c36:	f7fe f857 	bl	8001ce8 <HAL_DMA_Abort_IT>
 8003c3a:	1e03      	subs	r3, r0, #0
 8003c3c:	d01a      	beq.n	8003c74 <HAL_UART_IRQHandler+0x20c>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c42:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c48:	0018      	movs	r0, r3
 8003c4a:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c4c:	e012      	b.n	8003c74 <HAL_UART_IRQHandler+0x20c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	0018      	movs	r0, r3
 8003c52:	f000 f8ff 	bl	8003e54 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c56:	e00d      	b.n	8003c74 <HAL_UART_IRQHandler+0x20c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	0018      	movs	r0, r3
 8003c5c:	f000 f8fa 	bl	8003e54 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c60:	e008      	b.n	8003c74 <HAL_UART_IRQHandler+0x20c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	0018      	movs	r0, r3
 8003c66:	f000 f8f5 	bl	8003e54 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	2280      	movs	r2, #128	; 0x80
 8003c6e:	2100      	movs	r1, #0
 8003c70:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8003c72:	e0da      	b.n	8003e2a <HAL_UART_IRQHandler+0x3c2>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c74:	46c0      	nop			; (mov r8, r8)
    return;
 8003c76:	e0d8      	b.n	8003e2a <HAL_UART_IRQHandler+0x3c2>

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003c7c:	2b01      	cmp	r3, #1
 8003c7e:	d000      	beq.n	8003c82 <HAL_UART_IRQHandler+0x21a>
 8003c80:	e0b2      	b.n	8003de8 <HAL_UART_IRQHandler+0x380>
      &&((isrflags & USART_ISR_IDLE) != 0U)
 8003c82:	69fb      	ldr	r3, [r7, #28]
 8003c84:	2210      	movs	r2, #16
 8003c86:	4013      	ands	r3, r2
 8003c88:	d100      	bne.n	8003c8c <HAL_UART_IRQHandler+0x224>
 8003c8a:	e0ad      	b.n	8003de8 <HAL_UART_IRQHandler+0x380>
      &&((cr1its & USART_ISR_IDLE) != 0U))
 8003c8c:	69bb      	ldr	r3, [r7, #24]
 8003c8e:	2210      	movs	r2, #16
 8003c90:	4013      	ands	r3, r2
 8003c92:	d100      	bne.n	8003c96 <HAL_UART_IRQHandler+0x22e>
 8003c94:	e0a8      	b.n	8003de8 <HAL_UART_IRQHandler+0x380>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	2210      	movs	r2, #16
 8003c9c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	689b      	ldr	r3, [r3, #8]
 8003ca4:	2240      	movs	r2, #64	; 0x40
 8003ca6:	4013      	ands	r3, r2
 8003ca8:	2b40      	cmp	r3, #64	; 0x40
 8003caa:	d15f      	bne.n	8003d6c <HAL_UART_IRQHandler+0x304>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	685a      	ldr	r2, [r3, #4]
 8003cb4:	2108      	movs	r1, #8
 8003cb6:	187b      	adds	r3, r7, r1
 8003cb8:	801a      	strh	r2, [r3, #0]
      if (  (nb_remaining_rx_data > 0U)
 8003cba:	187b      	adds	r3, r7, r1
 8003cbc:	881b      	ldrh	r3, [r3, #0]
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d100      	bne.n	8003cc4 <HAL_UART_IRQHandler+0x25c>
 8003cc2:	e0b4      	b.n	8003e2e <HAL_UART_IRQHandler+0x3c6>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	2258      	movs	r2, #88	; 0x58
 8003cc8:	5a9b      	ldrh	r3, [r3, r2]
 8003cca:	187a      	adds	r2, r7, r1
 8003ccc:	8812      	ldrh	r2, [r2, #0]
 8003cce:	429a      	cmp	r2, r3
 8003cd0:	d300      	bcc.n	8003cd4 <HAL_UART_IRQHandler+0x26c>
 8003cd2:	e0ac      	b.n	8003e2e <HAL_UART_IRQHandler+0x3c6>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	187a      	adds	r2, r7, r1
 8003cd8:	215a      	movs	r1, #90	; 0x5a
 8003cda:	8812      	ldrh	r2, [r2, #0]
 8003cdc:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ce2:	699b      	ldr	r3, [r3, #24]
 8003ce4:	2b20      	cmp	r3, #32
 8003ce6:	d02a      	beq.n	8003d3e <HAL_UART_IRQHandler+0x2d6>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	681a      	ldr	r2, [r3, #0]
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	491d      	ldr	r1, [pc, #116]	; (8003d68 <HAL_UART_IRQHandler+0x300>)
 8003cf4:	400a      	ands	r2, r1
 8003cf6:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	689a      	ldr	r2, [r3, #8]
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	2101      	movs	r1, #1
 8003d04:	438a      	bics	r2, r1
 8003d06:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	689a      	ldr	r2, [r3, #8]
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	2140      	movs	r1, #64	; 0x40
 8003d14:	438a      	bics	r2, r1
 8003d16:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	2220      	movs	r2, #32
 8003d1c:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	2200      	movs	r2, #0
 8003d22:	661a      	str	r2, [r3, #96]	; 0x60

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	681a      	ldr	r2, [r3, #0]
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	2110      	movs	r1, #16
 8003d30:	438a      	bics	r2, r1
 8003d32:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d38:	0018      	movs	r0, r3
 8003d3a:	f7fd ff9d 	bl	8001c78 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	2258      	movs	r2, #88	; 0x58
 8003d42:	5a9a      	ldrh	r2, [r3, r2]
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	215a      	movs	r1, #90	; 0x5a
 8003d48:	5a5b      	ldrh	r3, [r3, r1]
 8003d4a:	b29b      	uxth	r3, r3
 8003d4c:	1ad3      	subs	r3, r2, r3
 8003d4e:	b29a      	uxth	r2, r3
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	0011      	movs	r1, r2
 8003d54:	0018      	movs	r0, r3
 8003d56:	f000 f885 	bl	8003e64 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8003d5a:	e068      	b.n	8003e2e <HAL_UART_IRQHandler+0x3c6>
 8003d5c:	0000080f 	.word	0x0000080f
 8003d60:	04000120 	.word	0x04000120
 8003d64:	08004451 	.word	0x08004451
 8003d68:	fffffeff 	.word	0xfffffeff
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	2258      	movs	r2, #88	; 0x58
 8003d70:	5a99      	ldrh	r1, [r3, r2]
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	225a      	movs	r2, #90	; 0x5a
 8003d76:	5a9b      	ldrh	r3, [r3, r2]
 8003d78:	b29a      	uxth	r2, r3
 8003d7a:	200a      	movs	r0, #10
 8003d7c:	183b      	adds	r3, r7, r0
 8003d7e:	1a8a      	subs	r2, r1, r2
 8003d80:	801a      	strh	r2, [r3, #0]
      if (  (huart->RxXferCount > 0U)
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	225a      	movs	r2, #90	; 0x5a
 8003d86:	5a9b      	ldrh	r3, [r3, r2]
 8003d88:	b29b      	uxth	r3, r3
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d051      	beq.n	8003e32 <HAL_UART_IRQHandler+0x3ca>
          &&(nb_rx_data > 0U) )
 8003d8e:	183b      	adds	r3, r7, r0
 8003d90:	881b      	ldrh	r3, [r3, #0]
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d04d      	beq.n	8003e32 <HAL_UART_IRQHandler+0x3ca>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	681a      	ldr	r2, [r3, #0]
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	4927      	ldr	r1, [pc, #156]	; (8003e40 <HAL_UART_IRQHandler+0x3d8>)
 8003da2:	400a      	ands	r2, r1
 8003da4:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	689a      	ldr	r2, [r3, #8]
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	2101      	movs	r1, #1
 8003db2:	438a      	bics	r2, r1
 8003db4:	609a      	str	r2, [r3, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	2220      	movs	r2, #32
 8003dba:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	2200      	movs	r2, #0
 8003dc0:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	2200      	movs	r2, #0
 8003dc6:	665a      	str	r2, [r3, #100]	; 0x64

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	681a      	ldr	r2, [r3, #0]
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	2110      	movs	r1, #16
 8003dd4:	438a      	bics	r2, r1
 8003dd6:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003dd8:	183b      	adds	r3, r7, r0
 8003dda:	881a      	ldrh	r2, [r3, #0]
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	0011      	movs	r1, r2
 8003de0:	0018      	movs	r0, r3
 8003de2:	f000 f83f 	bl	8003e64 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8003de6:	e024      	b.n	8003e32 <HAL_UART_IRQHandler+0x3ca>
    return;
  }
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8003de8:	69fb      	ldr	r3, [r7, #28]
 8003dea:	2280      	movs	r2, #128	; 0x80
 8003dec:	4013      	ands	r3, r2
 8003dee:	d00d      	beq.n	8003e0c <HAL_UART_IRQHandler+0x3a4>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8003df0:	69bb      	ldr	r3, [r7, #24]
 8003df2:	2280      	movs	r2, #128	; 0x80
 8003df4:	4013      	ands	r3, r2
 8003df6:	d009      	beq.n	8003e0c <HAL_UART_IRQHandler+0x3a4>
  {
    if (huart->TxISR != NULL)
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d01a      	beq.n	8003e36 <HAL_UART_IRQHandler+0x3ce>
    {
      huart->TxISR(huart);
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003e04:	687a      	ldr	r2, [r7, #4]
 8003e06:	0010      	movs	r0, r2
 8003e08:	4798      	blx	r3
    }
    return;
 8003e0a:	e014      	b.n	8003e36 <HAL_UART_IRQHandler+0x3ce>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003e0c:	69fb      	ldr	r3, [r7, #28]
 8003e0e:	2240      	movs	r2, #64	; 0x40
 8003e10:	4013      	ands	r3, r2
 8003e12:	d011      	beq.n	8003e38 <HAL_UART_IRQHandler+0x3d0>
 8003e14:	69bb      	ldr	r3, [r7, #24]
 8003e16:	2240      	movs	r2, #64	; 0x40
 8003e18:	4013      	ands	r3, r2
 8003e1a:	d00d      	beq.n	8003e38 <HAL_UART_IRQHandler+0x3d0>
  {
    UART_EndTransmit_IT(huart);
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	0018      	movs	r0, r3
 8003e20:	f000 fb2d 	bl	800447e <UART_EndTransmit_IT>
    return;
 8003e24:	e008      	b.n	8003e38 <HAL_UART_IRQHandler+0x3d0>
      return;
 8003e26:	46c0      	nop			; (mov r8, r8)
 8003e28:	e006      	b.n	8003e38 <HAL_UART_IRQHandler+0x3d0>
    return;
 8003e2a:	46c0      	nop			; (mov r8, r8)
 8003e2c:	e004      	b.n	8003e38 <HAL_UART_IRQHandler+0x3d0>
      return;
 8003e2e:	46c0      	nop			; (mov r8, r8)
 8003e30:	e002      	b.n	8003e38 <HAL_UART_IRQHandler+0x3d0>
      return;
 8003e32:	46c0      	nop			; (mov r8, r8)
 8003e34:	e000      	b.n	8003e38 <HAL_UART_IRQHandler+0x3d0>
    return;
 8003e36:	46c0      	nop			; (mov r8, r8)
  }

}
 8003e38:	46bd      	mov	sp, r7
 8003e3a:	b008      	add	sp, #32
 8003e3c:	bd80      	pop	{r7, pc}
 8003e3e:	46c0      	nop			; (mov r8, r8)
 8003e40:	fffffedf 	.word	0xfffffedf

08003e44 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003e44:	b580      	push	{r7, lr}
 8003e46:	b082      	sub	sp, #8
 8003e48:	af00      	add	r7, sp, #0
 8003e4a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8003e4c:	46c0      	nop			; (mov r8, r8)
 8003e4e:	46bd      	mov	sp, r7
 8003e50:	b002      	add	sp, #8
 8003e52:	bd80      	pop	{r7, pc}

08003e54 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003e54:	b580      	push	{r7, lr}
 8003e56:	b082      	sub	sp, #8
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003e5c:	46c0      	nop			; (mov r8, r8)
 8003e5e:	46bd      	mov	sp, r7
 8003e60:	b002      	add	sp, #8
 8003e62:	bd80      	pop	{r7, pc}

08003e64 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003e64:	b580      	push	{r7, lr}
 8003e66:	b082      	sub	sp, #8
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	6078      	str	r0, [r7, #4]
 8003e6c:	000a      	movs	r2, r1
 8003e6e:	1cbb      	adds	r3, r7, #2
 8003e70:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003e72:	46c0      	nop			; (mov r8, r8)
 8003e74:	46bd      	mov	sp, r7
 8003e76:	b002      	add	sp, #8
 8003e78:	bd80      	pop	{r7, pc}
	...

08003e7c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003e7c:	b580      	push	{r7, lr}
 8003e7e:	b088      	sub	sp, #32
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003e84:	231e      	movs	r3, #30
 8003e86:	18fb      	adds	r3, r7, r3
 8003e88:	2200      	movs	r2, #0
 8003e8a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	689a      	ldr	r2, [r3, #8]
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	691b      	ldr	r3, [r3, #16]
 8003e94:	431a      	orrs	r2, r3
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	695b      	ldr	r3, [r3, #20]
 8003e9a:	431a      	orrs	r2, r3
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	69db      	ldr	r3, [r3, #28]
 8003ea0:	4313      	orrs	r3, r2
 8003ea2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	4a8d      	ldr	r2, [pc, #564]	; (80040e0 <UART_SetConfig+0x264>)
 8003eac:	4013      	ands	r3, r2
 8003eae:	0019      	movs	r1, r3
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	697a      	ldr	r2, [r7, #20]
 8003eb6:	430a      	orrs	r2, r1
 8003eb8:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	685b      	ldr	r3, [r3, #4]
 8003ec0:	4a88      	ldr	r2, [pc, #544]	; (80040e4 <UART_SetConfig+0x268>)
 8003ec2:	4013      	ands	r3, r2
 8003ec4:	0019      	movs	r1, r3
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	68da      	ldr	r2, [r3, #12]
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	430a      	orrs	r2, r1
 8003ed0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	699b      	ldr	r3, [r3, #24]
 8003ed6:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	6a1b      	ldr	r3, [r3, #32]
 8003edc:	697a      	ldr	r2, [r7, #20]
 8003ede:	4313      	orrs	r3, r2
 8003ee0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	689b      	ldr	r3, [r3, #8]
 8003ee8:	4a7f      	ldr	r2, [pc, #508]	; (80040e8 <UART_SetConfig+0x26c>)
 8003eea:	4013      	ands	r3, r2
 8003eec:	0019      	movs	r1, r3
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	697a      	ldr	r2, [r7, #20]
 8003ef4:	430a      	orrs	r2, r1
 8003ef6:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	4a7b      	ldr	r2, [pc, #492]	; (80040ec <UART_SetConfig+0x270>)
 8003efe:	4293      	cmp	r3, r2
 8003f00:	d127      	bne.n	8003f52 <UART_SetConfig+0xd6>
 8003f02:	4b7b      	ldr	r3, [pc, #492]	; (80040f0 <UART_SetConfig+0x274>)
 8003f04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f06:	2203      	movs	r2, #3
 8003f08:	4013      	ands	r3, r2
 8003f0a:	2b03      	cmp	r3, #3
 8003f0c:	d00d      	beq.n	8003f2a <UART_SetConfig+0xae>
 8003f0e:	d81b      	bhi.n	8003f48 <UART_SetConfig+0xcc>
 8003f10:	2b02      	cmp	r3, #2
 8003f12:	d014      	beq.n	8003f3e <UART_SetConfig+0xc2>
 8003f14:	d818      	bhi.n	8003f48 <UART_SetConfig+0xcc>
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d002      	beq.n	8003f20 <UART_SetConfig+0xa4>
 8003f1a:	2b01      	cmp	r3, #1
 8003f1c:	d00a      	beq.n	8003f34 <UART_SetConfig+0xb8>
 8003f1e:	e013      	b.n	8003f48 <UART_SetConfig+0xcc>
 8003f20:	231f      	movs	r3, #31
 8003f22:	18fb      	adds	r3, r7, r3
 8003f24:	2200      	movs	r2, #0
 8003f26:	701a      	strb	r2, [r3, #0]
 8003f28:	e021      	b.n	8003f6e <UART_SetConfig+0xf2>
 8003f2a:	231f      	movs	r3, #31
 8003f2c:	18fb      	adds	r3, r7, r3
 8003f2e:	2202      	movs	r2, #2
 8003f30:	701a      	strb	r2, [r3, #0]
 8003f32:	e01c      	b.n	8003f6e <UART_SetConfig+0xf2>
 8003f34:	231f      	movs	r3, #31
 8003f36:	18fb      	adds	r3, r7, r3
 8003f38:	2204      	movs	r2, #4
 8003f3a:	701a      	strb	r2, [r3, #0]
 8003f3c:	e017      	b.n	8003f6e <UART_SetConfig+0xf2>
 8003f3e:	231f      	movs	r3, #31
 8003f40:	18fb      	adds	r3, r7, r3
 8003f42:	2208      	movs	r2, #8
 8003f44:	701a      	strb	r2, [r3, #0]
 8003f46:	e012      	b.n	8003f6e <UART_SetConfig+0xf2>
 8003f48:	231f      	movs	r3, #31
 8003f4a:	18fb      	adds	r3, r7, r3
 8003f4c:	2210      	movs	r2, #16
 8003f4e:	701a      	strb	r2, [r3, #0]
 8003f50:	e00d      	b.n	8003f6e <UART_SetConfig+0xf2>
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	4a67      	ldr	r2, [pc, #412]	; (80040f4 <UART_SetConfig+0x278>)
 8003f58:	4293      	cmp	r3, r2
 8003f5a:	d104      	bne.n	8003f66 <UART_SetConfig+0xea>
 8003f5c:	231f      	movs	r3, #31
 8003f5e:	18fb      	adds	r3, r7, r3
 8003f60:	2200      	movs	r2, #0
 8003f62:	701a      	strb	r2, [r3, #0]
 8003f64:	e003      	b.n	8003f6e <UART_SetConfig+0xf2>
 8003f66:	231f      	movs	r3, #31
 8003f68:	18fb      	adds	r3, r7, r3
 8003f6a:	2210      	movs	r2, #16
 8003f6c:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	69da      	ldr	r2, [r3, #28]
 8003f72:	2380      	movs	r3, #128	; 0x80
 8003f74:	021b      	lsls	r3, r3, #8
 8003f76:	429a      	cmp	r2, r3
 8003f78:	d15d      	bne.n	8004036 <UART_SetConfig+0x1ba>
  {
    switch (clocksource)
 8003f7a:	231f      	movs	r3, #31
 8003f7c:	18fb      	adds	r3, r7, r3
 8003f7e:	781b      	ldrb	r3, [r3, #0]
 8003f80:	2b08      	cmp	r3, #8
 8003f82:	d015      	beq.n	8003fb0 <UART_SetConfig+0x134>
 8003f84:	dc18      	bgt.n	8003fb8 <UART_SetConfig+0x13c>
 8003f86:	2b04      	cmp	r3, #4
 8003f88:	d00d      	beq.n	8003fa6 <UART_SetConfig+0x12a>
 8003f8a:	dc15      	bgt.n	8003fb8 <UART_SetConfig+0x13c>
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d002      	beq.n	8003f96 <UART_SetConfig+0x11a>
 8003f90:	2b02      	cmp	r3, #2
 8003f92:	d005      	beq.n	8003fa0 <UART_SetConfig+0x124>
 8003f94:	e010      	b.n	8003fb8 <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003f96:	f7ff fb85 	bl	80036a4 <HAL_RCC_GetPCLK1Freq>
 8003f9a:	0003      	movs	r3, r0
 8003f9c:	61bb      	str	r3, [r7, #24]
        break;
 8003f9e:	e012      	b.n	8003fc6 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003fa0:	4b55      	ldr	r3, [pc, #340]	; (80040f8 <UART_SetConfig+0x27c>)
 8003fa2:	61bb      	str	r3, [r7, #24]
        break;
 8003fa4:	e00f      	b.n	8003fc6 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003fa6:	f7ff fb0f 	bl	80035c8 <HAL_RCC_GetSysClockFreq>
 8003faa:	0003      	movs	r3, r0
 8003fac:	61bb      	str	r3, [r7, #24]
        break;
 8003fae:	e00a      	b.n	8003fc6 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003fb0:	2380      	movs	r3, #128	; 0x80
 8003fb2:	021b      	lsls	r3, r3, #8
 8003fb4:	61bb      	str	r3, [r7, #24]
        break;
 8003fb6:	e006      	b.n	8003fc6 <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 8003fb8:	2300      	movs	r3, #0
 8003fba:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003fbc:	231e      	movs	r3, #30
 8003fbe:	18fb      	adds	r3, r7, r3
 8003fc0:	2201      	movs	r2, #1
 8003fc2:	701a      	strb	r2, [r3, #0]
        break;
 8003fc4:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003fc6:	69bb      	ldr	r3, [r7, #24]
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d100      	bne.n	8003fce <UART_SetConfig+0x152>
 8003fcc:	e07b      	b.n	80040c6 <UART_SetConfig+0x24a>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003fce:	69bb      	ldr	r3, [r7, #24]
 8003fd0:	005a      	lsls	r2, r3, #1
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	685b      	ldr	r3, [r3, #4]
 8003fd6:	085b      	lsrs	r3, r3, #1
 8003fd8:	18d2      	adds	r2, r2, r3
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	685b      	ldr	r3, [r3, #4]
 8003fde:	0019      	movs	r1, r3
 8003fe0:	0010      	movs	r0, r2
 8003fe2:	f7fc f8a3 	bl	800012c <__udivsi3>
 8003fe6:	0003      	movs	r3, r0
 8003fe8:	b29b      	uxth	r3, r3
 8003fea:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003fec:	693b      	ldr	r3, [r7, #16]
 8003fee:	2b0f      	cmp	r3, #15
 8003ff0:	d91c      	bls.n	800402c <UART_SetConfig+0x1b0>
 8003ff2:	693a      	ldr	r2, [r7, #16]
 8003ff4:	2380      	movs	r3, #128	; 0x80
 8003ff6:	025b      	lsls	r3, r3, #9
 8003ff8:	429a      	cmp	r2, r3
 8003ffa:	d217      	bcs.n	800402c <UART_SetConfig+0x1b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003ffc:	693b      	ldr	r3, [r7, #16]
 8003ffe:	b29a      	uxth	r2, r3
 8004000:	200e      	movs	r0, #14
 8004002:	183b      	adds	r3, r7, r0
 8004004:	210f      	movs	r1, #15
 8004006:	438a      	bics	r2, r1
 8004008:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800400a:	693b      	ldr	r3, [r7, #16]
 800400c:	085b      	lsrs	r3, r3, #1
 800400e:	b29b      	uxth	r3, r3
 8004010:	2207      	movs	r2, #7
 8004012:	4013      	ands	r3, r2
 8004014:	b299      	uxth	r1, r3
 8004016:	183b      	adds	r3, r7, r0
 8004018:	183a      	adds	r2, r7, r0
 800401a:	8812      	ldrh	r2, [r2, #0]
 800401c:	430a      	orrs	r2, r1
 800401e:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	183a      	adds	r2, r7, r0
 8004026:	8812      	ldrh	r2, [r2, #0]
 8004028:	60da      	str	r2, [r3, #12]
 800402a:	e04c      	b.n	80040c6 <UART_SetConfig+0x24a>
      }
      else
      {
        ret = HAL_ERROR;
 800402c:	231e      	movs	r3, #30
 800402e:	18fb      	adds	r3, r7, r3
 8004030:	2201      	movs	r2, #1
 8004032:	701a      	strb	r2, [r3, #0]
 8004034:	e047      	b.n	80040c6 <UART_SetConfig+0x24a>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004036:	231f      	movs	r3, #31
 8004038:	18fb      	adds	r3, r7, r3
 800403a:	781b      	ldrb	r3, [r3, #0]
 800403c:	2b08      	cmp	r3, #8
 800403e:	d015      	beq.n	800406c <UART_SetConfig+0x1f0>
 8004040:	dc18      	bgt.n	8004074 <UART_SetConfig+0x1f8>
 8004042:	2b04      	cmp	r3, #4
 8004044:	d00d      	beq.n	8004062 <UART_SetConfig+0x1e6>
 8004046:	dc15      	bgt.n	8004074 <UART_SetConfig+0x1f8>
 8004048:	2b00      	cmp	r3, #0
 800404a:	d002      	beq.n	8004052 <UART_SetConfig+0x1d6>
 800404c:	2b02      	cmp	r3, #2
 800404e:	d005      	beq.n	800405c <UART_SetConfig+0x1e0>
 8004050:	e010      	b.n	8004074 <UART_SetConfig+0x1f8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004052:	f7ff fb27 	bl	80036a4 <HAL_RCC_GetPCLK1Freq>
 8004056:	0003      	movs	r3, r0
 8004058:	61bb      	str	r3, [r7, #24]
        break;
 800405a:	e012      	b.n	8004082 <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800405c:	4b26      	ldr	r3, [pc, #152]	; (80040f8 <UART_SetConfig+0x27c>)
 800405e:	61bb      	str	r3, [r7, #24]
        break;
 8004060:	e00f      	b.n	8004082 <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004062:	f7ff fab1 	bl	80035c8 <HAL_RCC_GetSysClockFreq>
 8004066:	0003      	movs	r3, r0
 8004068:	61bb      	str	r3, [r7, #24]
        break;
 800406a:	e00a      	b.n	8004082 <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800406c:	2380      	movs	r3, #128	; 0x80
 800406e:	021b      	lsls	r3, r3, #8
 8004070:	61bb      	str	r3, [r7, #24]
        break;
 8004072:	e006      	b.n	8004082 <UART_SetConfig+0x206>
      default:
        pclk = 0U;
 8004074:	2300      	movs	r3, #0
 8004076:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004078:	231e      	movs	r3, #30
 800407a:	18fb      	adds	r3, r7, r3
 800407c:	2201      	movs	r2, #1
 800407e:	701a      	strb	r2, [r3, #0]
        break;
 8004080:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8004082:	69bb      	ldr	r3, [r7, #24]
 8004084:	2b00      	cmp	r3, #0
 8004086:	d01e      	beq.n	80040c6 <UART_SetConfig+0x24a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	685b      	ldr	r3, [r3, #4]
 800408c:	085a      	lsrs	r2, r3, #1
 800408e:	69bb      	ldr	r3, [r7, #24]
 8004090:	18d2      	adds	r2, r2, r3
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	685b      	ldr	r3, [r3, #4]
 8004096:	0019      	movs	r1, r3
 8004098:	0010      	movs	r0, r2
 800409a:	f7fc f847 	bl	800012c <__udivsi3>
 800409e:	0003      	movs	r3, r0
 80040a0:	b29b      	uxth	r3, r3
 80040a2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80040a4:	693b      	ldr	r3, [r7, #16]
 80040a6:	2b0f      	cmp	r3, #15
 80040a8:	d909      	bls.n	80040be <UART_SetConfig+0x242>
 80040aa:	693a      	ldr	r2, [r7, #16]
 80040ac:	2380      	movs	r3, #128	; 0x80
 80040ae:	025b      	lsls	r3, r3, #9
 80040b0:	429a      	cmp	r2, r3
 80040b2:	d204      	bcs.n	80040be <UART_SetConfig+0x242>
      {
        huart->Instance->BRR = usartdiv;
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	693a      	ldr	r2, [r7, #16]
 80040ba:	60da      	str	r2, [r3, #12]
 80040bc:	e003      	b.n	80040c6 <UART_SetConfig+0x24a>
      }
      else
      {
        ret = HAL_ERROR;
 80040be:	231e      	movs	r3, #30
 80040c0:	18fb      	adds	r3, r7, r3
 80040c2:	2201      	movs	r2, #1
 80040c4:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	2200      	movs	r2, #0
 80040ca:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	2200      	movs	r2, #0
 80040d0:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80040d2:	231e      	movs	r3, #30
 80040d4:	18fb      	adds	r3, r7, r3
 80040d6:	781b      	ldrb	r3, [r3, #0]
}
 80040d8:	0018      	movs	r0, r3
 80040da:	46bd      	mov	sp, r7
 80040dc:	b008      	add	sp, #32
 80040de:	bd80      	pop	{r7, pc}
 80040e0:	ffff69f3 	.word	0xffff69f3
 80040e4:	ffffcfff 	.word	0xffffcfff
 80040e8:	fffff4ff 	.word	0xfffff4ff
 80040ec:	40013800 	.word	0x40013800
 80040f0:	40021000 	.word	0x40021000
 80040f4:	40004400 	.word	0x40004400
 80040f8:	007a1200 	.word	0x007a1200

080040fc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80040fc:	b580      	push	{r7, lr}
 80040fe:	b082      	sub	sp, #8
 8004100:	af00      	add	r7, sp, #0
 8004102:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004108:	2201      	movs	r2, #1
 800410a:	4013      	ands	r3, r2
 800410c:	d00b      	beq.n	8004126 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	685b      	ldr	r3, [r3, #4]
 8004114:	4a4a      	ldr	r2, [pc, #296]	; (8004240 <UART_AdvFeatureConfig+0x144>)
 8004116:	4013      	ands	r3, r2
 8004118:	0019      	movs	r1, r3
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	430a      	orrs	r2, r1
 8004124:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800412a:	2202      	movs	r2, #2
 800412c:	4013      	ands	r3, r2
 800412e:	d00b      	beq.n	8004148 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	685b      	ldr	r3, [r3, #4]
 8004136:	4a43      	ldr	r2, [pc, #268]	; (8004244 <UART_AdvFeatureConfig+0x148>)
 8004138:	4013      	ands	r3, r2
 800413a:	0019      	movs	r1, r3
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	430a      	orrs	r2, r1
 8004146:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800414c:	2204      	movs	r2, #4
 800414e:	4013      	ands	r3, r2
 8004150:	d00b      	beq.n	800416a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	685b      	ldr	r3, [r3, #4]
 8004158:	4a3b      	ldr	r2, [pc, #236]	; (8004248 <UART_AdvFeatureConfig+0x14c>)
 800415a:	4013      	ands	r3, r2
 800415c:	0019      	movs	r1, r3
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	430a      	orrs	r2, r1
 8004168:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800416e:	2208      	movs	r2, #8
 8004170:	4013      	ands	r3, r2
 8004172:	d00b      	beq.n	800418c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	685b      	ldr	r3, [r3, #4]
 800417a:	4a34      	ldr	r2, [pc, #208]	; (800424c <UART_AdvFeatureConfig+0x150>)
 800417c:	4013      	ands	r3, r2
 800417e:	0019      	movs	r1, r3
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	430a      	orrs	r2, r1
 800418a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004190:	2210      	movs	r2, #16
 8004192:	4013      	ands	r3, r2
 8004194:	d00b      	beq.n	80041ae <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	689b      	ldr	r3, [r3, #8]
 800419c:	4a2c      	ldr	r2, [pc, #176]	; (8004250 <UART_AdvFeatureConfig+0x154>)
 800419e:	4013      	ands	r3, r2
 80041a0:	0019      	movs	r1, r3
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	430a      	orrs	r2, r1
 80041ac:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041b2:	2220      	movs	r2, #32
 80041b4:	4013      	ands	r3, r2
 80041b6:	d00b      	beq.n	80041d0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	689b      	ldr	r3, [r3, #8]
 80041be:	4a25      	ldr	r2, [pc, #148]	; (8004254 <UART_AdvFeatureConfig+0x158>)
 80041c0:	4013      	ands	r3, r2
 80041c2:	0019      	movs	r1, r3
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	430a      	orrs	r2, r1
 80041ce:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041d4:	2240      	movs	r2, #64	; 0x40
 80041d6:	4013      	ands	r3, r2
 80041d8:	d01d      	beq.n	8004216 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	685b      	ldr	r3, [r3, #4]
 80041e0:	4a1d      	ldr	r2, [pc, #116]	; (8004258 <UART_AdvFeatureConfig+0x15c>)
 80041e2:	4013      	ands	r3, r2
 80041e4:	0019      	movs	r1, r3
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	430a      	orrs	r2, r1
 80041f0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80041f6:	2380      	movs	r3, #128	; 0x80
 80041f8:	035b      	lsls	r3, r3, #13
 80041fa:	429a      	cmp	r2, r3
 80041fc:	d10b      	bne.n	8004216 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	685b      	ldr	r3, [r3, #4]
 8004204:	4a15      	ldr	r2, [pc, #84]	; (800425c <UART_AdvFeatureConfig+0x160>)
 8004206:	4013      	ands	r3, r2
 8004208:	0019      	movs	r1, r3
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	430a      	orrs	r2, r1
 8004214:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800421a:	2280      	movs	r2, #128	; 0x80
 800421c:	4013      	ands	r3, r2
 800421e:	d00b      	beq.n	8004238 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	685b      	ldr	r3, [r3, #4]
 8004226:	4a0e      	ldr	r2, [pc, #56]	; (8004260 <UART_AdvFeatureConfig+0x164>)
 8004228:	4013      	ands	r3, r2
 800422a:	0019      	movs	r1, r3
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	430a      	orrs	r2, r1
 8004236:	605a      	str	r2, [r3, #4]
  }
}
 8004238:	46c0      	nop			; (mov r8, r8)
 800423a:	46bd      	mov	sp, r7
 800423c:	b002      	add	sp, #8
 800423e:	bd80      	pop	{r7, pc}
 8004240:	fffdffff 	.word	0xfffdffff
 8004244:	fffeffff 	.word	0xfffeffff
 8004248:	fffbffff 	.word	0xfffbffff
 800424c:	ffff7fff 	.word	0xffff7fff
 8004250:	ffffefff 	.word	0xffffefff
 8004254:	ffffdfff 	.word	0xffffdfff
 8004258:	ffefffff 	.word	0xffefffff
 800425c:	ff9fffff 	.word	0xff9fffff
 8004260:	fff7ffff 	.word	0xfff7ffff

08004264 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004264:	b580      	push	{r7, lr}
 8004266:	b086      	sub	sp, #24
 8004268:	af02      	add	r7, sp, #8
 800426a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	2280      	movs	r2, #128	; 0x80
 8004270:	2100      	movs	r1, #0
 8004272:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004274:	f7fd fbf4 	bl	8001a60 <HAL_GetTick>
 8004278:	0003      	movs	r3, r0
 800427a:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	2208      	movs	r2, #8
 8004284:	4013      	ands	r3, r2
 8004286:	2b08      	cmp	r3, #8
 8004288:	d10c      	bne.n	80042a4 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	2280      	movs	r2, #128	; 0x80
 800428e:	0391      	lsls	r1, r2, #14
 8004290:	6878      	ldr	r0, [r7, #4]
 8004292:	4a17      	ldr	r2, [pc, #92]	; (80042f0 <UART_CheckIdleState+0x8c>)
 8004294:	9200      	str	r2, [sp, #0]
 8004296:	2200      	movs	r2, #0
 8004298:	f000 f82c 	bl	80042f4 <UART_WaitOnFlagUntilTimeout>
 800429c:	1e03      	subs	r3, r0, #0
 800429e:	d001      	beq.n	80042a4 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80042a0:	2303      	movs	r3, #3
 80042a2:	e021      	b.n	80042e8 <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	2204      	movs	r2, #4
 80042ac:	4013      	ands	r3, r2
 80042ae:	2b04      	cmp	r3, #4
 80042b0:	d10c      	bne.n	80042cc <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	2280      	movs	r2, #128	; 0x80
 80042b6:	03d1      	lsls	r1, r2, #15
 80042b8:	6878      	ldr	r0, [r7, #4]
 80042ba:	4a0d      	ldr	r2, [pc, #52]	; (80042f0 <UART_CheckIdleState+0x8c>)
 80042bc:	9200      	str	r2, [sp, #0]
 80042be:	2200      	movs	r2, #0
 80042c0:	f000 f818 	bl	80042f4 <UART_WaitOnFlagUntilTimeout>
 80042c4:	1e03      	subs	r3, r0, #0
 80042c6:	d001      	beq.n	80042cc <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80042c8:	2303      	movs	r3, #3
 80042ca:	e00d      	b.n	80042e8 <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	2220      	movs	r2, #32
 80042d0:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	2220      	movs	r2, #32
 80042d6:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	2200      	movs	r2, #0
 80042dc:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	2274      	movs	r2, #116	; 0x74
 80042e2:	2100      	movs	r1, #0
 80042e4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80042e6:	2300      	movs	r3, #0
}
 80042e8:	0018      	movs	r0, r3
 80042ea:	46bd      	mov	sp, r7
 80042ec:	b004      	add	sp, #16
 80042ee:	bd80      	pop	{r7, pc}
 80042f0:	01ffffff 	.word	0x01ffffff

080042f4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80042f4:	b580      	push	{r7, lr}
 80042f6:	b084      	sub	sp, #16
 80042f8:	af00      	add	r7, sp, #0
 80042fa:	60f8      	str	r0, [r7, #12]
 80042fc:	60b9      	str	r1, [r7, #8]
 80042fe:	603b      	str	r3, [r7, #0]
 8004300:	1dfb      	adds	r3, r7, #7
 8004302:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004304:	e05e      	b.n	80043c4 <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004306:	69bb      	ldr	r3, [r7, #24]
 8004308:	3301      	adds	r3, #1
 800430a:	d05b      	beq.n	80043c4 <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800430c:	f7fd fba8 	bl	8001a60 <HAL_GetTick>
 8004310:	0002      	movs	r2, r0
 8004312:	683b      	ldr	r3, [r7, #0]
 8004314:	1ad3      	subs	r3, r2, r3
 8004316:	69ba      	ldr	r2, [r7, #24]
 8004318:	429a      	cmp	r2, r3
 800431a:	d302      	bcc.n	8004322 <UART_WaitOnFlagUntilTimeout+0x2e>
 800431c:	69bb      	ldr	r3, [r7, #24]
 800431e:	2b00      	cmp	r3, #0
 8004320:	d11b      	bne.n	800435a <UART_WaitOnFlagUntilTimeout+0x66>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	681a      	ldr	r2, [r3, #0]
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	492f      	ldr	r1, [pc, #188]	; (80043ec <UART_WaitOnFlagUntilTimeout+0xf8>)
 800432e:	400a      	ands	r2, r1
 8004330:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	689a      	ldr	r2, [r3, #8]
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	2101      	movs	r1, #1
 800433e:	438a      	bics	r2, r1
 8004340:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	2220      	movs	r2, #32
 8004346:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	2220      	movs	r2, #32
 800434c:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	2274      	movs	r2, #116	; 0x74
 8004352:	2100      	movs	r1, #0
 8004354:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8004356:	2303      	movs	r3, #3
 8004358:	e044      	b.n	80043e4 <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	2204      	movs	r2, #4
 8004362:	4013      	ands	r3, r2
 8004364:	d02e      	beq.n	80043c4 <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	69da      	ldr	r2, [r3, #28]
 800436c:	2380      	movs	r3, #128	; 0x80
 800436e:	011b      	lsls	r3, r3, #4
 8004370:	401a      	ands	r2, r3
 8004372:	2380      	movs	r3, #128	; 0x80
 8004374:	011b      	lsls	r3, r3, #4
 8004376:	429a      	cmp	r2, r3
 8004378:	d124      	bne.n	80043c4 <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	2280      	movs	r2, #128	; 0x80
 8004380:	0112      	lsls	r2, r2, #4
 8004382:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	681a      	ldr	r2, [r3, #0]
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	4917      	ldr	r1, [pc, #92]	; (80043ec <UART_WaitOnFlagUntilTimeout+0xf8>)
 8004390:	400a      	ands	r2, r1
 8004392:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	689a      	ldr	r2, [r3, #8]
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	2101      	movs	r1, #1
 80043a0:	438a      	bics	r2, r1
 80043a2:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	2220      	movs	r2, #32
 80043a8:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	2220      	movs	r2, #32
 80043ae:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	2280      	movs	r2, #128	; 0x80
 80043b4:	2120      	movs	r1, #32
 80043b6:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	2274      	movs	r2, #116	; 0x74
 80043bc:	2100      	movs	r1, #0
 80043be:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80043c0:	2303      	movs	r3, #3
 80043c2:	e00f      	b.n	80043e4 <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	69db      	ldr	r3, [r3, #28]
 80043ca:	68ba      	ldr	r2, [r7, #8]
 80043cc:	4013      	ands	r3, r2
 80043ce:	68ba      	ldr	r2, [r7, #8]
 80043d0:	1ad3      	subs	r3, r2, r3
 80043d2:	425a      	negs	r2, r3
 80043d4:	4153      	adcs	r3, r2
 80043d6:	b2db      	uxtb	r3, r3
 80043d8:	001a      	movs	r2, r3
 80043da:	1dfb      	adds	r3, r7, #7
 80043dc:	781b      	ldrb	r3, [r3, #0]
 80043de:	429a      	cmp	r2, r3
 80043e0:	d091      	beq.n	8004306 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80043e2:	2300      	movs	r3, #0
}
 80043e4:	0018      	movs	r0, r3
 80043e6:	46bd      	mov	sp, r7
 80043e8:	b004      	add	sp, #16
 80043ea:	bd80      	pop	{r7, pc}
 80043ec:	fffffe5f 	.word	0xfffffe5f

080043f0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80043f0:	b580      	push	{r7, lr}
 80043f2:	b082      	sub	sp, #8
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	681a      	ldr	r2, [r3, #0]
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	4912      	ldr	r1, [pc, #72]	; (800444c <UART_EndRxTransfer+0x5c>)
 8004404:	400a      	ands	r2, r1
 8004406:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	689a      	ldr	r2, [r3, #8]
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	2101      	movs	r1, #1
 8004414:	438a      	bics	r2, r1
 8004416:	609a      	str	r2, [r3, #8]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800441c:	2b01      	cmp	r3, #1
 800441e:	d107      	bne.n	8004430 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	681a      	ldr	r2, [r3, #0]
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	2110      	movs	r1, #16
 800442c:	438a      	bics	r2, r1
 800442e:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	2220      	movs	r2, #32
 8004434:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	2200      	movs	r2, #0
 800443a:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	2200      	movs	r2, #0
 8004440:	665a      	str	r2, [r3, #100]	; 0x64
}
 8004442:	46c0      	nop			; (mov r8, r8)
 8004444:	46bd      	mov	sp, r7
 8004446:	b002      	add	sp, #8
 8004448:	bd80      	pop	{r7, pc}
 800444a:	46c0      	nop			; (mov r8, r8)
 800444c:	fffffedf 	.word	0xfffffedf

08004450 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004450:	b580      	push	{r7, lr}
 8004452:	b084      	sub	sp, #16
 8004454:	af00      	add	r7, sp, #0
 8004456:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800445c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	225a      	movs	r2, #90	; 0x5a
 8004462:	2100      	movs	r1, #0
 8004464:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	2252      	movs	r2, #82	; 0x52
 800446a:	2100      	movs	r1, #0
 800446c:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	0018      	movs	r0, r3
 8004472:	f7ff fcef 	bl	8003e54 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004476:	46c0      	nop			; (mov r8, r8)
 8004478:	46bd      	mov	sp, r7
 800447a:	b004      	add	sp, #16
 800447c:	bd80      	pop	{r7, pc}

0800447e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800447e:	b580      	push	{r7, lr}
 8004480:	b082      	sub	sp, #8
 8004482:	af00      	add	r7, sp, #0
 8004484:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	681a      	ldr	r2, [r3, #0]
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	2140      	movs	r1, #64	; 0x40
 8004492:	438a      	bics	r2, r1
 8004494:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	2220      	movs	r2, #32
 800449a:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	2200      	movs	r2, #0
 80044a0:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	0018      	movs	r0, r3
 80044a6:	f7ff fccd 	bl	8003e44 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80044aa:	46c0      	nop			; (mov r8, r8)
 80044ac:	46bd      	mov	sp, r7
 80044ae:	b002      	add	sp, #8
 80044b0:	bd80      	pop	{r7, pc}

080044b2 <my_strlen>:
 * @brief  
 * @param[in] {str} 
 * @return 
 */
unsigned long my_strlen(unsigned char *str)  
{
 80044b2:	b580      	push	{r7, lr}
 80044b4:	b084      	sub	sp, #16
 80044b6:	af00      	add	r7, sp, #0
 80044b8:	6078      	str	r0, [r7, #4]
    unsigned long len = 0;
 80044ba:	2300      	movs	r3, #0
 80044bc:	60fb      	str	r3, [r7, #12]
    if(str == NULL) { 
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d101      	bne.n	80044c8 <my_strlen+0x16>
        return 0;
 80044c4:	2300      	movs	r3, #0
 80044c6:	e00c      	b.n	80044e2 <my_strlen+0x30>
    }
    
    for(len = 0; *str ++ != '\0'; ) {
 80044c8:	2300      	movs	r3, #0
 80044ca:	60fb      	str	r3, [r7, #12]
 80044cc:	e002      	b.n	80044d4 <my_strlen+0x22>
        len ++;
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	3301      	adds	r3, #1
 80044d2:	60fb      	str	r3, [r7, #12]
    for(len = 0; *str ++ != '\0'; ) {
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	1c5a      	adds	r2, r3, #1
 80044d8:	607a      	str	r2, [r7, #4]
 80044da:	781b      	ldrb	r3, [r3, #0]
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d1f6      	bne.n	80044ce <my_strlen+0x1c>
    }
    
    return len;
 80044e0:	68fb      	ldr	r3, [r7, #12]
}
 80044e2:	0018      	movs	r0, r3
 80044e4:	46bd      	mov	sp, r7
 80044e6:	b004      	add	sp, #16
 80044e8:	bd80      	pop	{r7, pc}

080044ea <my_memcpy>:
 * @param[in] {src} 
 * @param[in] {count} 
 * @return 
 */
void *my_memcpy(void *dest, const void *src, unsigned short count)  
{  
 80044ea:	b580      	push	{r7, lr}
 80044ec:	b088      	sub	sp, #32
 80044ee:	af00      	add	r7, sp, #0
 80044f0:	60f8      	str	r0, [r7, #12]
 80044f2:	60b9      	str	r1, [r7, #8]
 80044f4:	1dbb      	adds	r3, r7, #6
 80044f6:	801a      	strh	r2, [r3, #0]
    unsigned char *pdest = (unsigned char *)dest;  
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	61bb      	str	r3, [r7, #24]
    const unsigned char *psrc  = (const unsigned char *)src;  
 80044fc:	68bb      	ldr	r3, [r7, #8]
 80044fe:	617b      	str	r3, [r7, #20]
    unsigned short i;
    
    if(dest == NULL || src == NULL) { 
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	2b00      	cmp	r3, #0
 8004504:	d002      	beq.n	800450c <my_memcpy+0x22>
 8004506:	68bb      	ldr	r3, [r7, #8]
 8004508:	2b00      	cmp	r3, #0
 800450a:	d101      	bne.n	8004510 <my_memcpy+0x26>
        return NULL;
 800450c:	2300      	movs	r3, #0
 800450e:	e045      	b.n	800459c <my_memcpy+0xb2>
    }
    
    if((pdest <= psrc) || (pdest > psrc + count)) {  
 8004510:	69ba      	ldr	r2, [r7, #24]
 8004512:	697b      	ldr	r3, [r7, #20]
 8004514:	429a      	cmp	r2, r3
 8004516:	d906      	bls.n	8004526 <my_memcpy+0x3c>
 8004518:	1dbb      	adds	r3, r7, #6
 800451a:	881b      	ldrh	r3, [r3, #0]
 800451c:	697a      	ldr	r2, [r7, #20]
 800451e:	18d3      	adds	r3, r2, r3
 8004520:	69ba      	ldr	r2, [r7, #24]
 8004522:	429a      	cmp	r2, r3
 8004524:	d91c      	bls.n	8004560 <my_memcpy+0x76>
        for(i = 0; i < count; i ++) {  
 8004526:	231e      	movs	r3, #30
 8004528:	18fb      	adds	r3, r7, r3
 800452a:	2200      	movs	r2, #0
 800452c:	801a      	strh	r2, [r3, #0]
 800452e:	e00f      	b.n	8004550 <my_memcpy+0x66>
            pdest[i] = psrc[i];  
 8004530:	201e      	movs	r0, #30
 8004532:	183b      	adds	r3, r7, r0
 8004534:	881b      	ldrh	r3, [r3, #0]
 8004536:	697a      	ldr	r2, [r7, #20]
 8004538:	18d2      	adds	r2, r2, r3
 800453a:	183b      	adds	r3, r7, r0
 800453c:	881b      	ldrh	r3, [r3, #0]
 800453e:	69b9      	ldr	r1, [r7, #24]
 8004540:	18cb      	adds	r3, r1, r3
 8004542:	7812      	ldrb	r2, [r2, #0]
 8004544:	701a      	strb	r2, [r3, #0]
        for(i = 0; i < count; i ++) {  
 8004546:	183b      	adds	r3, r7, r0
 8004548:	881a      	ldrh	r2, [r3, #0]
 800454a:	183b      	adds	r3, r7, r0
 800454c:	3201      	adds	r2, #1
 800454e:	801a      	strh	r2, [r3, #0]
 8004550:	231e      	movs	r3, #30
 8004552:	18fa      	adds	r2, r7, r3
 8004554:	1dbb      	adds	r3, r7, #6
 8004556:	8812      	ldrh	r2, [r2, #0]
 8004558:	881b      	ldrh	r3, [r3, #0]
 800455a:	429a      	cmp	r2, r3
 800455c:	d3e8      	bcc.n	8004530 <my_memcpy+0x46>
    if((pdest <= psrc) || (pdest > psrc + count)) {  
 800455e:	e01c      	b.n	800459a <my_memcpy+0xb0>
        }  
    }else {
        for(i = count; i > 0; i --) {  
 8004560:	231e      	movs	r3, #30
 8004562:	18fb      	adds	r3, r7, r3
 8004564:	1dba      	adds	r2, r7, #6
 8004566:	8812      	ldrh	r2, [r2, #0]
 8004568:	801a      	strh	r2, [r3, #0]
 800456a:	e011      	b.n	8004590 <my_memcpy+0xa6>
            pdest[i - 1] = psrc[i - 1];  
 800456c:	201e      	movs	r0, #30
 800456e:	183b      	adds	r3, r7, r0
 8004570:	881b      	ldrh	r3, [r3, #0]
 8004572:	3b01      	subs	r3, #1
 8004574:	697a      	ldr	r2, [r7, #20]
 8004576:	18d2      	adds	r2, r2, r3
 8004578:	183b      	adds	r3, r7, r0
 800457a:	881b      	ldrh	r3, [r3, #0]
 800457c:	3b01      	subs	r3, #1
 800457e:	69b9      	ldr	r1, [r7, #24]
 8004580:	18cb      	adds	r3, r1, r3
 8004582:	7812      	ldrb	r2, [r2, #0]
 8004584:	701a      	strb	r2, [r3, #0]
        for(i = count; i > 0; i --) {  
 8004586:	183b      	adds	r3, r7, r0
 8004588:	881a      	ldrh	r2, [r3, #0]
 800458a:	183b      	adds	r3, r7, r0
 800458c:	3a01      	subs	r2, #1
 800458e:	801a      	strh	r2, [r3, #0]
 8004590:	231e      	movs	r3, #30
 8004592:	18fb      	adds	r3, r7, r3
 8004594:	881b      	ldrh	r3, [r3, #0]
 8004596:	2b00      	cmp	r3, #0
 8004598:	d1e8      	bne.n	800456c <my_memcpy+0x82>
        }  
    }  
    
    return dest;  
 800459a:	68fb      	ldr	r3, [r7, #12]
}
 800459c:	0018      	movs	r0, r3
 800459e:	46bd      	mov	sp, r7
 80045a0:	b008      	add	sp, #32
 80045a2:	bd80      	pop	{r7, pc}

080045a4 <byte_to_int>:
 * @brief  4132bit
 * @param[in] {value} 4
 * @return 32bit
 */
unsigned long byte_to_int(const unsigned char value[4])
{
 80045a4:	b580      	push	{r7, lr}
 80045a6:	b084      	sub	sp, #16
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	6078      	str	r0, [r7, #4]
    unsigned long nubmer = 0;
 80045ac:	2300      	movs	r3, #0
 80045ae:	60fb      	str	r3, [r7, #12]

    nubmer = (unsigned long)value[0];
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	781b      	ldrb	r3, [r3, #0]
 80045b4:	60fb      	str	r3, [r7, #12]
    nubmer <<= 8;
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	021b      	lsls	r3, r3, #8
 80045ba:	60fb      	str	r3, [r7, #12]
    nubmer |= (unsigned long)value[1];
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	3301      	adds	r3, #1
 80045c0:	781b      	ldrb	r3, [r3, #0]
 80045c2:	001a      	movs	r2, r3
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	4313      	orrs	r3, r2
 80045c8:	60fb      	str	r3, [r7, #12]
    nubmer <<= 8;
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	021b      	lsls	r3, r3, #8
 80045ce:	60fb      	str	r3, [r7, #12]
    nubmer |= (unsigned long)value[2];
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	3302      	adds	r3, #2
 80045d4:	781b      	ldrb	r3, [r3, #0]
 80045d6:	001a      	movs	r2, r3
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	4313      	orrs	r3, r2
 80045dc:	60fb      	str	r3, [r7, #12]
    nubmer <<= 8;
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	021b      	lsls	r3, r3, #8
 80045e2:	60fb      	str	r3, [r7, #12]
    nubmer |= (unsigned long)value[3];
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	3303      	adds	r3, #3
 80045e8:	781b      	ldrb	r3, [r3, #0]
 80045ea:	001a      	movs	r2, r3
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	4313      	orrs	r3, r2
 80045f0:	60fb      	str	r3, [r7, #12]
    
    return nubmer;
 80045f2:	68fb      	ldr	r3, [r7, #12]
}
 80045f4:	0018      	movs	r0, r3
 80045f6:	46bd      	mov	sp, r7
 80045f8:	b004      	add	sp, #16
 80045fa:	bd80      	pop	{r7, pc}

080045fc <mcu_dp_raw_update>:
 * @param[in] {len} 
 * @return Null
 * @note   Null
 */
unsigned char mcu_dp_raw_update(unsigned char dpid,const unsigned char value[],unsigned short len)
{
 80045fc:	b5b0      	push	{r4, r5, r7, lr}
 80045fe:	b084      	sub	sp, #16
 8004600:	af00      	add	r7, sp, #0
 8004602:	6039      	str	r1, [r7, #0]
 8004604:	0011      	movs	r1, r2
 8004606:	1dfb      	adds	r3, r7, #7
 8004608:	1c02      	adds	r2, r0, #0
 800460a:	701a      	strb	r2, [r3, #0]
 800460c:	1d3b      	adds	r3, r7, #4
 800460e:	1c0a      	adds	r2, r1, #0
 8004610:	801a      	strh	r2, [r3, #0]
    unsigned short send_len = 0;
 8004612:	230e      	movs	r3, #14
 8004614:	18fb      	adds	r3, r7, r3
 8004616:	2200      	movs	r2, #0
 8004618:	801a      	strh	r2, [r3, #0]
    
    if(stop_update_flag == ENABLE)
 800461a:	4b26      	ldr	r3, [pc, #152]	; (80046b4 <mcu_dp_raw_update+0xb8>)
 800461c:	781b      	ldrb	r3, [r3, #0]
 800461e:	b2db      	uxtb	r3, r3
 8004620:	2b01      	cmp	r3, #1
 8004622:	d101      	bne.n	8004628 <mcu_dp_raw_update+0x2c>
        return SUCCESS;
 8004624:	2301      	movs	r3, #1
 8004626:	e041      	b.n	80046ac <mcu_dp_raw_update+0xb0>
    //
    send_len = set_wifi_uart_byte(send_len,dpid);
 8004628:	250e      	movs	r5, #14
 800462a:	197c      	adds	r4, r7, r5
 800462c:	1dfb      	adds	r3, r7, #7
 800462e:	781a      	ldrb	r2, [r3, #0]
 8004630:	197b      	adds	r3, r7, r5
 8004632:	881b      	ldrh	r3, [r3, #0]
 8004634:	0011      	movs	r1, r2
 8004636:	0018      	movs	r0, r3
 8004638:	f000 fd36 	bl	80050a8 <set_wifi_uart_byte>
 800463c:	0003      	movs	r3, r0
 800463e:	8023      	strh	r3, [r4, #0]
    send_len = set_wifi_uart_byte(send_len,DP_TYPE_RAW);
 8004640:	197c      	adds	r4, r7, r5
 8004642:	197b      	adds	r3, r7, r5
 8004644:	881b      	ldrh	r3, [r3, #0]
 8004646:	2100      	movs	r1, #0
 8004648:	0018      	movs	r0, r3
 800464a:	f000 fd2d 	bl	80050a8 <set_wifi_uart_byte>
 800464e:	0003      	movs	r3, r0
 8004650:	8023      	strh	r3, [r4, #0]
    //
    send_len = set_wifi_uart_byte(send_len,len / 0x100);
 8004652:	1d3b      	adds	r3, r7, #4
 8004654:	881b      	ldrh	r3, [r3, #0]
 8004656:	0a1b      	lsrs	r3, r3, #8
 8004658:	b29b      	uxth	r3, r3
 800465a:	b2da      	uxtb	r2, r3
 800465c:	197c      	adds	r4, r7, r5
 800465e:	197b      	adds	r3, r7, r5
 8004660:	881b      	ldrh	r3, [r3, #0]
 8004662:	0011      	movs	r1, r2
 8004664:	0018      	movs	r0, r3
 8004666:	f000 fd1f 	bl	80050a8 <set_wifi_uart_byte>
 800466a:	0003      	movs	r3, r0
 800466c:	8023      	strh	r3, [r4, #0]
    send_len = set_wifi_uart_byte(send_len,len % 0x100);
 800466e:	1d3b      	adds	r3, r7, #4
 8004670:	881b      	ldrh	r3, [r3, #0]
 8004672:	b2da      	uxtb	r2, r3
 8004674:	197c      	adds	r4, r7, r5
 8004676:	197b      	adds	r3, r7, r5
 8004678:	881b      	ldrh	r3, [r3, #0]
 800467a:	0011      	movs	r1, r2
 800467c:	0018      	movs	r0, r3
 800467e:	f000 fd13 	bl	80050a8 <set_wifi_uart_byte>
 8004682:	0003      	movs	r3, r0
 8004684:	8023      	strh	r3, [r4, #0]
    //
    send_len = set_wifi_uart_buffer(send_len,(unsigned char *)value,len);
 8004686:	197c      	adds	r4, r7, r5
 8004688:	1d3b      	adds	r3, r7, #4
 800468a:	881a      	ldrh	r2, [r3, #0]
 800468c:	6839      	ldr	r1, [r7, #0]
 800468e:	197b      	adds	r3, r7, r5
 8004690:	881b      	ldrh	r3, [r3, #0]
 8004692:	0018      	movs	r0, r3
 8004694:	f000 fd28 	bl	80050e8 <set_wifi_uart_buffer>
 8004698:	0003      	movs	r3, r0
 800469a:	8023      	strh	r3, [r4, #0]
    
    wifi_uart_write_frame(STATE_UPLOAD_CMD,MCU_TX_VER,send_len);
 800469c:	197b      	adds	r3, r7, r5
 800469e:	881b      	ldrh	r3, [r3, #0]
 80046a0:	001a      	movs	r2, r3
 80046a2:	2103      	movs	r1, #3
 80046a4:	2007      	movs	r0, #7
 80046a6:	f000 fd99 	bl	80051dc <wifi_uart_write_frame>
    
    return SUCCESS;
 80046aa:	2301      	movs	r3, #1
}
 80046ac:	0018      	movs	r0, r3
 80046ae:	46bd      	mov	sp, r7
 80046b0:	b004      	add	sp, #16
 80046b2:	bdb0      	pop	{r4, r5, r7, pc}
 80046b4:	20000205 	.word	0x20000205

080046b8 <mcu_dp_bool_update>:
 * @param[in] {value} dp
 * @return Null
 * @note   Null
 */
unsigned char mcu_dp_bool_update(unsigned char dpid,unsigned char value)
{
 80046b8:	b5b0      	push	{r4, r5, r7, lr}
 80046ba:	b084      	sub	sp, #16
 80046bc:	af00      	add	r7, sp, #0
 80046be:	0002      	movs	r2, r0
 80046c0:	1dfb      	adds	r3, r7, #7
 80046c2:	701a      	strb	r2, [r3, #0]
 80046c4:	1dbb      	adds	r3, r7, #6
 80046c6:	1c0a      	adds	r2, r1, #0
 80046c8:	701a      	strb	r2, [r3, #0]
    unsigned short send_len = 0;
 80046ca:	230e      	movs	r3, #14
 80046cc:	18fb      	adds	r3, r7, r3
 80046ce:	2200      	movs	r2, #0
 80046d0:	801a      	strh	r2, [r3, #0]
    
    if(stop_update_flag == ENABLE)
 80046d2:	4b29      	ldr	r3, [pc, #164]	; (8004778 <mcu_dp_bool_update+0xc0>)
 80046d4:	781b      	ldrb	r3, [r3, #0]
 80046d6:	b2db      	uxtb	r3, r3
 80046d8:	2b01      	cmp	r3, #1
 80046da:	d101      	bne.n	80046e0 <mcu_dp_bool_update+0x28>
        return SUCCESS;
 80046dc:	2301      	movs	r3, #1
 80046de:	e047      	b.n	8004770 <mcu_dp_bool_update+0xb8>
    
    send_len = set_wifi_uart_byte(send_len,dpid);
 80046e0:	250e      	movs	r5, #14
 80046e2:	197c      	adds	r4, r7, r5
 80046e4:	1dfb      	adds	r3, r7, #7
 80046e6:	781a      	ldrb	r2, [r3, #0]
 80046e8:	197b      	adds	r3, r7, r5
 80046ea:	881b      	ldrh	r3, [r3, #0]
 80046ec:	0011      	movs	r1, r2
 80046ee:	0018      	movs	r0, r3
 80046f0:	f000 fcda 	bl	80050a8 <set_wifi_uart_byte>
 80046f4:	0003      	movs	r3, r0
 80046f6:	8023      	strh	r3, [r4, #0]
    send_len = set_wifi_uart_byte(send_len,DP_TYPE_BOOL);
 80046f8:	197c      	adds	r4, r7, r5
 80046fa:	197b      	adds	r3, r7, r5
 80046fc:	881b      	ldrh	r3, [r3, #0]
 80046fe:	2101      	movs	r1, #1
 8004700:	0018      	movs	r0, r3
 8004702:	f000 fcd1 	bl	80050a8 <set_wifi_uart_byte>
 8004706:	0003      	movs	r3, r0
 8004708:	8023      	strh	r3, [r4, #0]
    //
    send_len = set_wifi_uart_byte(send_len,0);
 800470a:	197c      	adds	r4, r7, r5
 800470c:	197b      	adds	r3, r7, r5
 800470e:	881b      	ldrh	r3, [r3, #0]
 8004710:	2100      	movs	r1, #0
 8004712:	0018      	movs	r0, r3
 8004714:	f000 fcc8 	bl	80050a8 <set_wifi_uart_byte>
 8004718:	0003      	movs	r3, r0
 800471a:	8023      	strh	r3, [r4, #0]
    send_len = set_wifi_uart_byte(send_len,1);
 800471c:	197c      	adds	r4, r7, r5
 800471e:	197b      	adds	r3, r7, r5
 8004720:	881b      	ldrh	r3, [r3, #0]
 8004722:	2101      	movs	r1, #1
 8004724:	0018      	movs	r0, r3
 8004726:	f000 fcbf 	bl	80050a8 <set_wifi_uart_byte>
 800472a:	0003      	movs	r3, r0
 800472c:	8023      	strh	r3, [r4, #0]
    //
    if(value == FALSE) {
 800472e:	1dbb      	adds	r3, r7, #6
 8004730:	781b      	ldrb	r3, [r3, #0]
 8004732:	2b00      	cmp	r3, #0
 8004734:	d109      	bne.n	800474a <mcu_dp_bool_update+0x92>
        send_len = set_wifi_uart_byte(send_len,FALSE);
 8004736:	197c      	adds	r4, r7, r5
 8004738:	197b      	adds	r3, r7, r5
 800473a:	881b      	ldrh	r3, [r3, #0]
 800473c:	2100      	movs	r1, #0
 800473e:	0018      	movs	r0, r3
 8004740:	f000 fcb2 	bl	80050a8 <set_wifi_uart_byte>
 8004744:	0003      	movs	r3, r0
 8004746:	8023      	strh	r3, [r4, #0]
 8004748:	e009      	b.n	800475e <mcu_dp_bool_update+0xa6>
    }else {
        send_len = set_wifi_uart_byte(send_len,1);
 800474a:	230e      	movs	r3, #14
 800474c:	18fc      	adds	r4, r7, r3
 800474e:	18fb      	adds	r3, r7, r3
 8004750:	881b      	ldrh	r3, [r3, #0]
 8004752:	2101      	movs	r1, #1
 8004754:	0018      	movs	r0, r3
 8004756:	f000 fca7 	bl	80050a8 <set_wifi_uart_byte>
 800475a:	0003      	movs	r3, r0
 800475c:	8023      	strh	r3, [r4, #0]
    }
    
    wifi_uart_write_frame(STATE_UPLOAD_CMD, MCU_TX_VER, send_len);
 800475e:	230e      	movs	r3, #14
 8004760:	18fb      	adds	r3, r7, r3
 8004762:	881b      	ldrh	r3, [r3, #0]
 8004764:	001a      	movs	r2, r3
 8004766:	2103      	movs	r1, #3
 8004768:	2007      	movs	r0, #7
 800476a:	f000 fd37 	bl	80051dc <wifi_uart_write_frame>
    
    return SUCCESS;
 800476e:	2301      	movs	r3, #1
}
 8004770:	0018      	movs	r0, r3
 8004772:	46bd      	mov	sp, r7
 8004774:	b004      	add	sp, #16
 8004776:	bdb0      	pop	{r4, r5, r7, pc}
 8004778:	20000205 	.word	0x20000205

0800477c <mcu_dp_value_update>:
 * @param[in] {value} dp
 * @return Null
 * @note   Null
 */
unsigned char mcu_dp_value_update(unsigned char dpid,unsigned long value)
{
 800477c:	b5b0      	push	{r4, r5, r7, lr}
 800477e:	b084      	sub	sp, #16
 8004780:	af00      	add	r7, sp, #0
 8004782:	0002      	movs	r2, r0
 8004784:	6039      	str	r1, [r7, #0]
 8004786:	1dfb      	adds	r3, r7, #7
 8004788:	701a      	strb	r2, [r3, #0]
    unsigned short send_len = 0;
 800478a:	230e      	movs	r3, #14
 800478c:	18fb      	adds	r3, r7, r3
 800478e:	2200      	movs	r2, #0
 8004790:	801a      	strh	r2, [r3, #0]
    
    if(stop_update_flag == ENABLE)
 8004792:	4b34      	ldr	r3, [pc, #208]	; (8004864 <mcu_dp_value_update+0xe8>)
 8004794:	781b      	ldrb	r3, [r3, #0]
 8004796:	b2db      	uxtb	r3, r3
 8004798:	2b01      	cmp	r3, #1
 800479a:	d101      	bne.n	80047a0 <mcu_dp_value_update+0x24>
        return SUCCESS;
 800479c:	2301      	movs	r3, #1
 800479e:	e05d      	b.n	800485c <mcu_dp_value_update+0xe0>
    
    send_len = set_wifi_uart_byte(send_len,dpid);
 80047a0:	250e      	movs	r5, #14
 80047a2:	197c      	adds	r4, r7, r5
 80047a4:	1dfb      	adds	r3, r7, #7
 80047a6:	781a      	ldrb	r2, [r3, #0]
 80047a8:	197b      	adds	r3, r7, r5
 80047aa:	881b      	ldrh	r3, [r3, #0]
 80047ac:	0011      	movs	r1, r2
 80047ae:	0018      	movs	r0, r3
 80047b0:	f000 fc7a 	bl	80050a8 <set_wifi_uart_byte>
 80047b4:	0003      	movs	r3, r0
 80047b6:	8023      	strh	r3, [r4, #0]
    send_len = set_wifi_uart_byte(send_len,DP_TYPE_VALUE);
 80047b8:	197c      	adds	r4, r7, r5
 80047ba:	197b      	adds	r3, r7, r5
 80047bc:	881b      	ldrh	r3, [r3, #0]
 80047be:	2102      	movs	r1, #2
 80047c0:	0018      	movs	r0, r3
 80047c2:	f000 fc71 	bl	80050a8 <set_wifi_uart_byte>
 80047c6:	0003      	movs	r3, r0
 80047c8:	8023      	strh	r3, [r4, #0]
    //
    send_len = set_wifi_uart_byte(send_len,0);
 80047ca:	197c      	adds	r4, r7, r5
 80047cc:	197b      	adds	r3, r7, r5
 80047ce:	881b      	ldrh	r3, [r3, #0]
 80047d0:	2100      	movs	r1, #0
 80047d2:	0018      	movs	r0, r3
 80047d4:	f000 fc68 	bl	80050a8 <set_wifi_uart_byte>
 80047d8:	0003      	movs	r3, r0
 80047da:	8023      	strh	r3, [r4, #0]
    send_len = set_wifi_uart_byte(send_len,4);
 80047dc:	197c      	adds	r4, r7, r5
 80047de:	197b      	adds	r3, r7, r5
 80047e0:	881b      	ldrh	r3, [r3, #0]
 80047e2:	2104      	movs	r1, #4
 80047e4:	0018      	movs	r0, r3
 80047e6:	f000 fc5f 	bl	80050a8 <set_wifi_uart_byte>
 80047ea:	0003      	movs	r3, r0
 80047ec:	8023      	strh	r3, [r4, #0]
    //
    send_len = set_wifi_uart_byte(send_len,value >> 24);
 80047ee:	683b      	ldr	r3, [r7, #0]
 80047f0:	0e1b      	lsrs	r3, r3, #24
 80047f2:	b2da      	uxtb	r2, r3
 80047f4:	197c      	adds	r4, r7, r5
 80047f6:	197b      	adds	r3, r7, r5
 80047f8:	881b      	ldrh	r3, [r3, #0]
 80047fa:	0011      	movs	r1, r2
 80047fc:	0018      	movs	r0, r3
 80047fe:	f000 fc53 	bl	80050a8 <set_wifi_uart_byte>
 8004802:	0003      	movs	r3, r0
 8004804:	8023      	strh	r3, [r4, #0]
    send_len = set_wifi_uart_byte(send_len,value >> 16);
 8004806:	683b      	ldr	r3, [r7, #0]
 8004808:	0c1b      	lsrs	r3, r3, #16
 800480a:	b2da      	uxtb	r2, r3
 800480c:	197c      	adds	r4, r7, r5
 800480e:	197b      	adds	r3, r7, r5
 8004810:	881b      	ldrh	r3, [r3, #0]
 8004812:	0011      	movs	r1, r2
 8004814:	0018      	movs	r0, r3
 8004816:	f000 fc47 	bl	80050a8 <set_wifi_uart_byte>
 800481a:	0003      	movs	r3, r0
 800481c:	8023      	strh	r3, [r4, #0]
    send_len = set_wifi_uart_byte(send_len,value >> 8);
 800481e:	683b      	ldr	r3, [r7, #0]
 8004820:	0a1b      	lsrs	r3, r3, #8
 8004822:	b2da      	uxtb	r2, r3
 8004824:	197c      	adds	r4, r7, r5
 8004826:	197b      	adds	r3, r7, r5
 8004828:	881b      	ldrh	r3, [r3, #0]
 800482a:	0011      	movs	r1, r2
 800482c:	0018      	movs	r0, r3
 800482e:	f000 fc3b 	bl	80050a8 <set_wifi_uart_byte>
 8004832:	0003      	movs	r3, r0
 8004834:	8023      	strh	r3, [r4, #0]
    send_len = set_wifi_uart_byte(send_len,value & 0xff);
 8004836:	683b      	ldr	r3, [r7, #0]
 8004838:	b2da      	uxtb	r2, r3
 800483a:	197c      	adds	r4, r7, r5
 800483c:	197b      	adds	r3, r7, r5
 800483e:	881b      	ldrh	r3, [r3, #0]
 8004840:	0011      	movs	r1, r2
 8004842:	0018      	movs	r0, r3
 8004844:	f000 fc30 	bl	80050a8 <set_wifi_uart_byte>
 8004848:	0003      	movs	r3, r0
 800484a:	8023      	strh	r3, [r4, #0]
    
    wifi_uart_write_frame(STATE_UPLOAD_CMD,MCU_TX_VER,send_len);
 800484c:	197b      	adds	r3, r7, r5
 800484e:	881b      	ldrh	r3, [r3, #0]
 8004850:	001a      	movs	r2, r3
 8004852:	2103      	movs	r1, #3
 8004854:	2007      	movs	r0, #7
 8004856:	f000 fcc1 	bl	80051dc <wifi_uart_write_frame>
    
    return SUCCESS;
 800485a:	2301      	movs	r3, #1
}
 800485c:	0018      	movs	r0, r3
 800485e:	46bd      	mov	sp, r7
 8004860:	b004      	add	sp, #16
 8004862:	bdb0      	pop	{r4, r5, r7, pc}
 8004864:	20000205 	.word	0x20000205

08004868 <mcu_dp_enum_update>:
 * @param[in] {value} dp
 * @return Null
 * @note   Null
 */
unsigned char mcu_dp_enum_update(unsigned char dpid,unsigned char value)
{
 8004868:	b5b0      	push	{r4, r5, r7, lr}
 800486a:	b084      	sub	sp, #16
 800486c:	af00      	add	r7, sp, #0
 800486e:	0002      	movs	r2, r0
 8004870:	1dfb      	adds	r3, r7, #7
 8004872:	701a      	strb	r2, [r3, #0]
 8004874:	1dbb      	adds	r3, r7, #6
 8004876:	1c0a      	adds	r2, r1, #0
 8004878:	701a      	strb	r2, [r3, #0]
    unsigned short send_len = 0;
 800487a:	230e      	movs	r3, #14
 800487c:	18fb      	adds	r3, r7, r3
 800487e:	2200      	movs	r2, #0
 8004880:	801a      	strh	r2, [r3, #0]
    
    if(stop_update_flag == ENABLE)
 8004882:	4b22      	ldr	r3, [pc, #136]	; (800490c <mcu_dp_enum_update+0xa4>)
 8004884:	781b      	ldrb	r3, [r3, #0]
 8004886:	b2db      	uxtb	r3, r3
 8004888:	2b01      	cmp	r3, #1
 800488a:	d101      	bne.n	8004890 <mcu_dp_enum_update+0x28>
        return SUCCESS;
 800488c:	2301      	movs	r3, #1
 800488e:	e039      	b.n	8004904 <mcu_dp_enum_update+0x9c>
    
    send_len = set_wifi_uart_byte(send_len,dpid);
 8004890:	250e      	movs	r5, #14
 8004892:	197c      	adds	r4, r7, r5
 8004894:	1dfb      	adds	r3, r7, #7
 8004896:	781a      	ldrb	r2, [r3, #0]
 8004898:	197b      	adds	r3, r7, r5
 800489a:	881b      	ldrh	r3, [r3, #0]
 800489c:	0011      	movs	r1, r2
 800489e:	0018      	movs	r0, r3
 80048a0:	f000 fc02 	bl	80050a8 <set_wifi_uart_byte>
 80048a4:	0003      	movs	r3, r0
 80048a6:	8023      	strh	r3, [r4, #0]
    send_len = set_wifi_uart_byte(send_len,DP_TYPE_ENUM);
 80048a8:	197c      	adds	r4, r7, r5
 80048aa:	197b      	adds	r3, r7, r5
 80048ac:	881b      	ldrh	r3, [r3, #0]
 80048ae:	2104      	movs	r1, #4
 80048b0:	0018      	movs	r0, r3
 80048b2:	f000 fbf9 	bl	80050a8 <set_wifi_uart_byte>
 80048b6:	0003      	movs	r3, r0
 80048b8:	8023      	strh	r3, [r4, #0]
    //
    send_len = set_wifi_uart_byte(send_len,0);
 80048ba:	197c      	adds	r4, r7, r5
 80048bc:	197b      	adds	r3, r7, r5
 80048be:	881b      	ldrh	r3, [r3, #0]
 80048c0:	2100      	movs	r1, #0
 80048c2:	0018      	movs	r0, r3
 80048c4:	f000 fbf0 	bl	80050a8 <set_wifi_uart_byte>
 80048c8:	0003      	movs	r3, r0
 80048ca:	8023      	strh	r3, [r4, #0]
    send_len = set_wifi_uart_byte(send_len,1);
 80048cc:	197c      	adds	r4, r7, r5
 80048ce:	197b      	adds	r3, r7, r5
 80048d0:	881b      	ldrh	r3, [r3, #0]
 80048d2:	2101      	movs	r1, #1
 80048d4:	0018      	movs	r0, r3
 80048d6:	f000 fbe7 	bl	80050a8 <set_wifi_uart_byte>
 80048da:	0003      	movs	r3, r0
 80048dc:	8023      	strh	r3, [r4, #0]
    //
    send_len = set_wifi_uart_byte(send_len,value);
 80048de:	197c      	adds	r4, r7, r5
 80048e0:	1dbb      	adds	r3, r7, #6
 80048e2:	781a      	ldrb	r2, [r3, #0]
 80048e4:	197b      	adds	r3, r7, r5
 80048e6:	881b      	ldrh	r3, [r3, #0]
 80048e8:	0011      	movs	r1, r2
 80048ea:	0018      	movs	r0, r3
 80048ec:	f000 fbdc 	bl	80050a8 <set_wifi_uart_byte>
 80048f0:	0003      	movs	r3, r0
 80048f2:	8023      	strh	r3, [r4, #0]
    
    wifi_uart_write_frame(STATE_UPLOAD_CMD,MCU_TX_VER,send_len);
 80048f4:	197b      	adds	r3, r7, r5
 80048f6:	881b      	ldrh	r3, [r3, #0]
 80048f8:	001a      	movs	r2, r3
 80048fa:	2103      	movs	r1, #3
 80048fc:	2007      	movs	r0, #7
 80048fe:	f000 fc6d 	bl	80051dc <wifi_uart_write_frame>
    
    return SUCCESS;
 8004902:	2301      	movs	r3, #1
}
 8004904:	0018      	movs	r0, r3
 8004906:	46bd      	mov	sp, r7
 8004908:	b004      	add	sp, #16
 800490a:	bdb0      	pop	{r4, r5, r7, pc}
 800490c:	20000205 	.word	0x20000205

08004910 <mcu_get_dp_download_bool>:
 * @param[in] {len} dp
 * @return dp
 * @note   Null
 */
unsigned char mcu_get_dp_download_bool(const unsigned char value[],unsigned short len)
{
 8004910:	b580      	push	{r7, lr}
 8004912:	b082      	sub	sp, #8
 8004914:	af00      	add	r7, sp, #0
 8004916:	6078      	str	r0, [r7, #4]
 8004918:	000a      	movs	r2, r1
 800491a:	1cbb      	adds	r3, r7, #2
 800491c:	801a      	strh	r2, [r3, #0]
    return(value[0]);
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	781b      	ldrb	r3, [r3, #0]
}
 8004922:	0018      	movs	r0, r3
 8004924:	46bd      	mov	sp, r7
 8004926:	b002      	add	sp, #8
 8004928:	bd80      	pop	{r7, pc}

0800492a <mcu_get_dp_download_enum>:
 * @param[in] {len} dp
 * @return dp
 * @note   Null
 */
unsigned char mcu_get_dp_download_enum(const unsigned char value[],unsigned short len)
{
 800492a:	b580      	push	{r7, lr}
 800492c:	b082      	sub	sp, #8
 800492e:	af00      	add	r7, sp, #0
 8004930:	6078      	str	r0, [r7, #4]
 8004932:	000a      	movs	r2, r1
 8004934:	1cbb      	adds	r3, r7, #2
 8004936:	801a      	strh	r2, [r3, #0]
    return(value[0]);
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	781b      	ldrb	r3, [r3, #0]
}
 800493c:	0018      	movs	r0, r3
 800493e:	46bd      	mov	sp, r7
 8004940:	b002      	add	sp, #8
 8004942:	bd80      	pop	{r7, pc}

08004944 <mcu_get_dp_download_value>:
 * @param[in] {len} dp
 * @return dp
 * @note   Null
 */
unsigned long mcu_get_dp_download_value(const unsigned char value[],unsigned short len)
{
 8004944:	b580      	push	{r7, lr}
 8004946:	b082      	sub	sp, #8
 8004948:	af00      	add	r7, sp, #0
 800494a:	6078      	str	r0, [r7, #4]
 800494c:	000a      	movs	r2, r1
 800494e:	1cbb      	adds	r3, r7, #2
 8004950:	801a      	strh	r2, [r3, #0]
    return(byte_to_int(value));
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	0018      	movs	r0, r3
 8004956:	f7ff fe25 	bl	80045a4 <byte_to_int>
 800495a:	0003      	movs	r3, r0
}
 800495c:	0018      	movs	r0, r3
 800495e:	46bd      	mov	sp, r7
 8004960:	b002      	add	sp, #8
 8004962:	bd80      	pop	{r7, pc}

08004964 <uart_receive_input>:
 * @param[in] {value} 1
 * @return Null
 * @note   MCU,
 */
void uart_receive_input(unsigned char value)
{
 8004964:	b580      	push	{r7, lr}
 8004966:	b082      	sub	sp, #8
 8004968:	af00      	add	r7, sp, #0
 800496a:	0002      	movs	r2, r0
 800496c:	1dfb      	adds	r3, r7, #7
 800496e:	701a      	strb	r2, [r3, #0]
    //#error "uart_receive_input(value),MCU_SDK,,"
    
    if(1 == rx_buf_out - rx_buf_in) {
 8004970:	4b14      	ldr	r3, [pc, #80]	; (80049c4 <uart_receive_input+0x60>)
 8004972:	681a      	ldr	r2, [r3, #0]
 8004974:	4b14      	ldr	r3, [pc, #80]	; (80049c8 <uart_receive_input+0x64>)
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	1ad3      	subs	r3, r2, r3
 800497a:	2b01      	cmp	r3, #1
 800497c:	d01d      	beq.n	80049ba <uart_receive_input+0x56>
        //
    }else if((rx_buf_in > rx_buf_out) && ((rx_buf_in - rx_buf_out) >= sizeof(wifi_uart_rx_buf))) {
 800497e:	4b12      	ldr	r3, [pc, #72]	; (80049c8 <uart_receive_input+0x64>)
 8004980:	681a      	ldr	r2, [r3, #0]
 8004982:	4b10      	ldr	r3, [pc, #64]	; (80049c4 <uart_receive_input+0x60>)
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	429a      	cmp	r2, r3
 8004988:	d906      	bls.n	8004998 <uart_receive_input+0x34>
 800498a:	4b0f      	ldr	r3, [pc, #60]	; (80049c8 <uart_receive_input+0x64>)
 800498c:	681a      	ldr	r2, [r3, #0]
 800498e:	4b0d      	ldr	r3, [pc, #52]	; (80049c4 <uart_receive_input+0x60>)
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	1ad3      	subs	r3, r2, r3
 8004994:	2b16      	cmp	r3, #22
 8004996:	d810      	bhi.n	80049ba <uart_receive_input+0x56>
        //
    }else {
        //
        if(rx_buf_in >= (unsigned char *)(wifi_uart_rx_buf + sizeof(wifi_uart_rx_buf))) {
 8004998:	4b0b      	ldr	r3, [pc, #44]	; (80049c8 <uart_receive_input+0x64>)
 800499a:	681a      	ldr	r2, [r3, #0]
 800499c:	4b0b      	ldr	r3, [pc, #44]	; (80049cc <uart_receive_input+0x68>)
 800499e:	429a      	cmp	r2, r3
 80049a0:	d302      	bcc.n	80049a8 <uart_receive_input+0x44>
            rx_buf_in = (unsigned char *)(wifi_uart_rx_buf);
 80049a2:	4b09      	ldr	r3, [pc, #36]	; (80049c8 <uart_receive_input+0x64>)
 80049a4:	4a0a      	ldr	r2, [pc, #40]	; (80049d0 <uart_receive_input+0x6c>)
 80049a6:	601a      	str	r2, [r3, #0]
        }
        
        *rx_buf_in ++ = value;
 80049a8:	4b07      	ldr	r3, [pc, #28]	; (80049c8 <uart_receive_input+0x64>)
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	1c59      	adds	r1, r3, #1
 80049ae:	4a06      	ldr	r2, [pc, #24]	; (80049c8 <uart_receive_input+0x64>)
 80049b0:	6011      	str	r1, [r2, #0]
 80049b2:	1dfa      	adds	r2, r7, #7
 80049b4:	7812      	ldrb	r2, [r2, #0]
 80049b6:	701a      	strb	r2, [r3, #0]
    }
}
 80049b8:	e7ff      	b.n	80049ba <uart_receive_input+0x56>
 80049ba:	46c0      	nop			; (mov r8, r8)
 80049bc:	46bd      	mov	sp, r7
 80049be:	b002      	add	sp, #8
 80049c0:	bd80      	pop	{r7, pc}
 80049c2:	46c0      	nop			; (mov r8, r8)
 80049c4:	200001c8 	.word	0x200001c8
 80049c8:	200001ac 	.word	0x200001ac
 80049cc:	200001c7 	.word	0x200001c7
 80049d0:	200001b0 	.word	0x200001b0

080049d4 <wifi_uart_service>:
 * @param  Null
 * @return Null
 * @note   MCUwhile
 */
void wifi_uart_service(void)
{
 80049d4:	b590      	push	{r4, r7, lr}
 80049d6:	b083      	sub	sp, #12
 80049d8:	af00      	add	r7, sp, #0
    //#error "mainwhile(1){}wifi_uart_service(),,"
    static unsigned short rx_in = 0;
    unsigned short offset = 0;
 80049da:	1dbb      	adds	r3, r7, #6
 80049dc:	2200      	movs	r2, #0
 80049de:	801a      	strh	r2, [r3, #0]
    unsigned short rx_value_len = 0;
 80049e0:	1d3b      	adds	r3, r7, #4
 80049e2:	2200      	movs	r2, #0
 80049e4:	801a      	strh	r2, [r3, #0]
    
    while((rx_in < sizeof(wifi_data_process_buf)) && with_data_rxbuff() > 0) {
 80049e6:	e00c      	b.n	8004a02 <wifi_uart_service+0x2e>
        wifi_data_process_buf[rx_in ++] = take_byte_rxbuff();
 80049e8:	4b5f      	ldr	r3, [pc, #380]	; (8004b68 <wifi_uart_service+0x194>)
 80049ea:	881b      	ldrh	r3, [r3, #0]
 80049ec:	1c5a      	adds	r2, r3, #1
 80049ee:	b291      	uxth	r1, r2
 80049f0:	4a5d      	ldr	r2, [pc, #372]	; (8004b68 <wifi_uart_service+0x194>)
 80049f2:	8011      	strh	r1, [r2, #0]
 80049f4:	001c      	movs	r4, r3
 80049f6:	f000 fe83 	bl	8005700 <take_byte_rxbuff>
 80049fa:	0003      	movs	r3, r0
 80049fc:	001a      	movs	r2, r3
 80049fe:	4b5b      	ldr	r3, [pc, #364]	; (8004b6c <wifi_uart_service+0x198>)
 8004a00:	551a      	strb	r2, [r3, r4]
    while((rx_in < sizeof(wifi_data_process_buf)) && with_data_rxbuff() > 0) {
 8004a02:	4b59      	ldr	r3, [pc, #356]	; (8004b68 <wifi_uart_service+0x194>)
 8004a04:	881b      	ldrh	r3, [r3, #0]
 8004a06:	2b1e      	cmp	r3, #30
 8004a08:	d803      	bhi.n	8004a12 <wifi_uart_service+0x3e>
 8004a0a:	f000 fe67 	bl	80056dc <with_data_rxbuff>
 8004a0e:	1e03      	subs	r3, r0, #0
 8004a10:	d1ea      	bne.n	80049e8 <wifi_uart_service+0x14>
    }
    
    if(rx_in < PROTOCOL_HEAD)
 8004a12:	4b55      	ldr	r3, [pc, #340]	; (8004b68 <wifi_uart_service+0x194>)
 8004a14:	881b      	ldrh	r3, [r3, #0]
 8004a16:	2b06      	cmp	r3, #6
 8004a18:	d800      	bhi.n	8004a1c <wifi_uart_service+0x48>
 8004a1a:	e0a1      	b.n	8004b60 <wifi_uart_service+0x18c>
        return;
    
    while((rx_in - offset) >= PROTOCOL_HEAD) {
 8004a1c:	e07e      	b.n	8004b1c <wifi_uart_service+0x148>
        if(wifi_data_process_buf[offset + HEAD_FIRST] != FRAME_FIRST) {
 8004a1e:	1dbb      	adds	r3, r7, #6
 8004a20:	881b      	ldrh	r3, [r3, #0]
 8004a22:	4a52      	ldr	r2, [pc, #328]	; (8004b6c <wifi_uart_service+0x198>)
 8004a24:	5cd3      	ldrb	r3, [r2, r3]
 8004a26:	b2db      	uxtb	r3, r3
 8004a28:	2b55      	cmp	r3, #85	; 0x55
 8004a2a:	d005      	beq.n	8004a38 <wifi_uart_service+0x64>
            offset ++;
 8004a2c:	1dbb      	adds	r3, r7, #6
 8004a2e:	881a      	ldrh	r2, [r3, #0]
 8004a30:	1dbb      	adds	r3, r7, #6
 8004a32:	3201      	adds	r2, #1
 8004a34:	801a      	strh	r2, [r3, #0]
            continue;
 8004a36:	e071      	b.n	8004b1c <wifi_uart_service+0x148>
        }
        
        if(wifi_data_process_buf[offset + HEAD_SECOND] != FRAME_SECOND) {
 8004a38:	1dbb      	adds	r3, r7, #6
 8004a3a:	881b      	ldrh	r3, [r3, #0]
 8004a3c:	3301      	adds	r3, #1
 8004a3e:	4a4b      	ldr	r2, [pc, #300]	; (8004b6c <wifi_uart_service+0x198>)
 8004a40:	5cd3      	ldrb	r3, [r2, r3]
 8004a42:	b2db      	uxtb	r3, r3
 8004a44:	2baa      	cmp	r3, #170	; 0xaa
 8004a46:	d005      	beq.n	8004a54 <wifi_uart_service+0x80>
            offset ++;
 8004a48:	1dbb      	adds	r3, r7, #6
 8004a4a:	881a      	ldrh	r2, [r3, #0]
 8004a4c:	1dbb      	adds	r3, r7, #6
 8004a4e:	3201      	adds	r2, #1
 8004a50:	801a      	strh	r2, [r3, #0]
            continue;
 8004a52:	e063      	b.n	8004b1c <wifi_uart_service+0x148>
        }  
        
        if(wifi_data_process_buf[offset + PROTOCOL_VERSION] != MCU_RX_VER) {
 8004a54:	1dbb      	adds	r3, r7, #6
 8004a56:	881b      	ldrh	r3, [r3, #0]
 8004a58:	3302      	adds	r3, #2
 8004a5a:	4a44      	ldr	r2, [pc, #272]	; (8004b6c <wifi_uart_service+0x198>)
 8004a5c:	5cd3      	ldrb	r3, [r2, r3]
 8004a5e:	b2db      	uxtb	r3, r3
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d005      	beq.n	8004a70 <wifi_uart_service+0x9c>
            offset += 2;
 8004a64:	1dbb      	adds	r3, r7, #6
 8004a66:	1dba      	adds	r2, r7, #6
 8004a68:	8812      	ldrh	r2, [r2, #0]
 8004a6a:	3202      	adds	r2, #2
 8004a6c:	801a      	strh	r2, [r3, #0]
            continue;
 8004a6e:	e055      	b.n	8004b1c <wifi_uart_service+0x148>
        }      
        
        rx_value_len = wifi_data_process_buf[offset + LENGTH_HIGH] * 0x100;
 8004a70:	1dbb      	adds	r3, r7, #6
 8004a72:	881b      	ldrh	r3, [r3, #0]
 8004a74:	3304      	adds	r3, #4
 8004a76:	4a3d      	ldr	r2, [pc, #244]	; (8004b6c <wifi_uart_service+0x198>)
 8004a78:	5cd3      	ldrb	r3, [r2, r3]
 8004a7a:	b2db      	uxtb	r3, r3
 8004a7c:	b29a      	uxth	r2, r3
 8004a7e:	1d3b      	adds	r3, r7, #4
 8004a80:	0212      	lsls	r2, r2, #8
 8004a82:	801a      	strh	r2, [r3, #0]
        rx_value_len += (wifi_data_process_buf[offset + LENGTH_LOW] + PROTOCOL_HEAD);
 8004a84:	1dbb      	adds	r3, r7, #6
 8004a86:	881b      	ldrh	r3, [r3, #0]
 8004a88:	3305      	adds	r3, #5
 8004a8a:	4a38      	ldr	r2, [pc, #224]	; (8004b6c <wifi_uart_service+0x198>)
 8004a8c:	5cd3      	ldrb	r3, [r2, r3]
 8004a8e:	b2db      	uxtb	r3, r3
 8004a90:	3307      	adds	r3, #7
 8004a92:	b299      	uxth	r1, r3
 8004a94:	1d3b      	adds	r3, r7, #4
 8004a96:	1d3a      	adds	r2, r7, #4
 8004a98:	8812      	ldrh	r2, [r2, #0]
 8004a9a:	188a      	adds	r2, r1, r2
 8004a9c:	801a      	strh	r2, [r3, #0]
        if(rx_value_len > sizeof(wifi_data_process_buf) + PROTOCOL_HEAD) {
 8004a9e:	1d3b      	adds	r3, r7, #4
 8004aa0:	881b      	ldrh	r3, [r3, #0]
 8004aa2:	2b26      	cmp	r3, #38	; 0x26
 8004aa4:	d905      	bls.n	8004ab2 <wifi_uart_service+0xde>
            offset += 3;
 8004aa6:	1dbb      	adds	r3, r7, #6
 8004aa8:	1dba      	adds	r2, r7, #6
 8004aaa:	8812      	ldrh	r2, [r2, #0]
 8004aac:	3203      	adds	r2, #3
 8004aae:	801a      	strh	r2, [r3, #0]
            continue;
 8004ab0:	e034      	b.n	8004b1c <wifi_uart_service+0x148>
        }
        
        if((rx_in - offset) < rx_value_len) {
 8004ab2:	4b2d      	ldr	r3, [pc, #180]	; (8004b68 <wifi_uart_service+0x194>)
 8004ab4:	881b      	ldrh	r3, [r3, #0]
 8004ab6:	001a      	movs	r2, r3
 8004ab8:	1dbb      	adds	r3, r7, #6
 8004aba:	881b      	ldrh	r3, [r3, #0]
 8004abc:	1ad2      	subs	r2, r2, r3
 8004abe:	1d3b      	adds	r3, r7, #4
 8004ac0:	881b      	ldrh	r3, [r3, #0]
 8004ac2:	429a      	cmp	r2, r3
 8004ac4:	db34      	blt.n	8004b30 <wifi_uart_service+0x15c>
            break;
        }
        
        //
        if(get_check_sum((unsigned char *)wifi_data_process_buf + offset,rx_value_len - 1) != wifi_data_process_buf[offset + rx_value_len - 1]) {
 8004ac6:	1dbb      	adds	r3, r7, #6
 8004ac8:	881a      	ldrh	r2, [r3, #0]
 8004aca:	4b28      	ldr	r3, [pc, #160]	; (8004b6c <wifi_uart_service+0x198>)
 8004acc:	18d2      	adds	r2, r2, r3
 8004ace:	1d3b      	adds	r3, r7, #4
 8004ad0:	881b      	ldrh	r3, [r3, #0]
 8004ad2:	3b01      	subs	r3, #1
 8004ad4:	b29b      	uxth	r3, r3
 8004ad6:	0019      	movs	r1, r3
 8004ad8:	0010      	movs	r0, r2
 8004ada:	f000 fb2d 	bl	8005138 <get_check_sum>
 8004ade:	0003      	movs	r3, r0
 8004ae0:	0019      	movs	r1, r3
 8004ae2:	1dbb      	adds	r3, r7, #6
 8004ae4:	881a      	ldrh	r2, [r3, #0]
 8004ae6:	1d3b      	adds	r3, r7, #4
 8004ae8:	881b      	ldrh	r3, [r3, #0]
 8004aea:	18d3      	adds	r3, r2, r3
 8004aec:	3b01      	subs	r3, #1
 8004aee:	4a1f      	ldr	r2, [pc, #124]	; (8004b6c <wifi_uart_service+0x198>)
 8004af0:	5cd3      	ldrb	r3, [r2, r3]
 8004af2:	b2db      	uxtb	r3, r3
 8004af4:	4299      	cmp	r1, r3
 8004af6:	d005      	beq.n	8004b04 <wifi_uart_service+0x130>
            //
            //printf("crc error (crc:0x%X  but data:0x%X)\r\n",get_check_sum((unsigned char *)wifi_data_process_buf + offset,rx_value_len - 1),wifi_data_process_buf[offset + rx_value_len - 1]);
            offset += 3;
 8004af8:	1dbb      	adds	r3, r7, #6
 8004afa:	1dba      	adds	r2, r7, #6
 8004afc:	8812      	ldrh	r2, [r2, #0]
 8004afe:	3203      	adds	r2, #3
 8004b00:	801a      	strh	r2, [r3, #0]
            continue;
 8004b02:	e00b      	b.n	8004b1c <wifi_uart_service+0x148>
        }
        
        data_handle(offset);
 8004b04:	1dbb      	adds	r3, r7, #6
 8004b06:	881b      	ldrh	r3, [r3, #0]
 8004b08:	0018      	movs	r0, r3
 8004b0a:	f000 fd29 	bl	8005560 <data_handle>
        offset += rx_value_len;
 8004b0e:	1dbb      	adds	r3, r7, #6
 8004b10:	1db9      	adds	r1, r7, #6
 8004b12:	1d3a      	adds	r2, r7, #4
 8004b14:	8809      	ldrh	r1, [r1, #0]
 8004b16:	8812      	ldrh	r2, [r2, #0]
 8004b18:	188a      	adds	r2, r1, r2
 8004b1a:	801a      	strh	r2, [r3, #0]
    while((rx_in - offset) >= PROTOCOL_HEAD) {
 8004b1c:	4b12      	ldr	r3, [pc, #72]	; (8004b68 <wifi_uart_service+0x194>)
 8004b1e:	881b      	ldrh	r3, [r3, #0]
 8004b20:	001a      	movs	r2, r3
 8004b22:	1dbb      	adds	r3, r7, #6
 8004b24:	881b      	ldrh	r3, [r3, #0]
 8004b26:	1ad3      	subs	r3, r2, r3
 8004b28:	2b06      	cmp	r3, #6
 8004b2a:	dd00      	ble.n	8004b2e <wifi_uart_service+0x15a>
 8004b2c:	e777      	b.n	8004a1e <wifi_uart_service+0x4a>
 8004b2e:	e000      	b.n	8004b32 <wifi_uart_service+0x15e>
            break;
 8004b30:	46c0      	nop			; (mov r8, r8)
    }//end while

    rx_in -= offset;
 8004b32:	4b0d      	ldr	r3, [pc, #52]	; (8004b68 <wifi_uart_service+0x194>)
 8004b34:	881a      	ldrh	r2, [r3, #0]
 8004b36:	1dbb      	adds	r3, r7, #6
 8004b38:	881b      	ldrh	r3, [r3, #0]
 8004b3a:	1ad3      	subs	r3, r2, r3
 8004b3c:	b29a      	uxth	r2, r3
 8004b3e:	4b0a      	ldr	r3, [pc, #40]	; (8004b68 <wifi_uart_service+0x194>)
 8004b40:	801a      	strh	r2, [r3, #0]
    if(rx_in > 0) {
 8004b42:	4b09      	ldr	r3, [pc, #36]	; (8004b68 <wifi_uart_service+0x194>)
 8004b44:	881b      	ldrh	r3, [r3, #0]
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d00b      	beq.n	8004b62 <wifi_uart_service+0x18e>
        my_memcpy((char *)wifi_data_process_buf, (const char *)wifi_data_process_buf + offset, rx_in);
 8004b4a:	1dbb      	adds	r3, r7, #6
 8004b4c:	881a      	ldrh	r2, [r3, #0]
 8004b4e:	4b07      	ldr	r3, [pc, #28]	; (8004b6c <wifi_uart_service+0x198>)
 8004b50:	18d1      	adds	r1, r2, r3
 8004b52:	4b05      	ldr	r3, [pc, #20]	; (8004b68 <wifi_uart_service+0x194>)
 8004b54:	881a      	ldrh	r2, [r3, #0]
 8004b56:	4b05      	ldr	r3, [pc, #20]	; (8004b6c <wifi_uart_service+0x198>)
 8004b58:	0018      	movs	r0, r3
 8004b5a:	f7ff fcc6 	bl	80044ea <my_memcpy>
 8004b5e:	e000      	b.n	8004b62 <wifi_uart_service+0x18e>
        return;
 8004b60:	46c0      	nop			; (mov r8, r8)
    }
}
 8004b62:	46bd      	mov	sp, r7
 8004b64:	b003      	add	sp, #12
 8004b66:	bd90      	pop	{r4, r7, pc}
 8004b68:	200000ac 	.word	0x200000ac
 8004b6c:	2000018c 	.word	0x2000018c

08004b70 <wifi_protocol_init>:
 * @param  Null
 * @return Null
 * @note   MCU
 */
void wifi_protocol_init(void)
{
 8004b70:	b580      	push	{r7, lr}
 8004b72:	af00      	add	r7, sp, #0
    //#error " mainwifi_protocol_init()wifi,"
    rx_buf_in = (unsigned char *)wifi_uart_rx_buf;
 8004b74:	4b07      	ldr	r3, [pc, #28]	; (8004b94 <wifi_protocol_init+0x24>)
 8004b76:	4a08      	ldr	r2, [pc, #32]	; (8004b98 <wifi_protocol_init+0x28>)
 8004b78:	601a      	str	r2, [r3, #0]
    rx_buf_out = (unsigned char *)wifi_uart_rx_buf;
 8004b7a:	4b08      	ldr	r3, [pc, #32]	; (8004b9c <wifi_protocol_init+0x2c>)
 8004b7c:	4a06      	ldr	r2, [pc, #24]	; (8004b98 <wifi_protocol_init+0x28>)
 8004b7e:	601a      	str	r2, [r3, #0]
    
    stop_update_flag = DISABLE;
 8004b80:	4b07      	ldr	r3, [pc, #28]	; (8004ba0 <wifi_protocol_init+0x30>)
 8004b82:	2200      	movs	r2, #0
 8004b84:	701a      	strb	r2, [r3, #0]
    
#ifndef WIFI_CONTROL_SELF_MODE
    wifi_work_state = WIFI_SATE_UNKNOW;
 8004b86:	4b07      	ldr	r3, [pc, #28]	; (8004ba4 <wifi_protocol_init+0x34>)
 8004b88:	22ff      	movs	r2, #255	; 0xff
 8004b8a:	701a      	strb	r2, [r3, #0]
#endif
}
 8004b8c:	46c0      	nop			; (mov r8, r8)
 8004b8e:	46bd      	mov	sp, r7
 8004b90:	bd80      	pop	{r7, pc}
 8004b92:	46c0      	nop			; (mov r8, r8)
 8004b94:	200001ac 	.word	0x200001ac
 8004b98:	200001b0 	.word	0x200001b0
 8004b9c:	200001c8 	.word	0x200001c8
 8004ba0:	20000205 	.word	0x20000205
 8004ba4:	20000203 	.word	0x20000203

08004ba8 <uart_transmit_output>:
 * @brief  
 * @param[in] {value} 1
 * @return Null
 */
void uart_transmit_output(unsigned char value)
{
 8004ba8:	b580      	push	{r7, lr}
 8004baa:	b082      	sub	sp, #8
 8004bac:	af00      	add	r7, sp, #0
 8004bae:	0002      	movs	r2, r0
 8004bb0:	1dfb      	adds	r3, r7, #7
 8004bb2:	701a      	strb	r2, [r3, #0]
    //#error "MCU,"
	HAL_UART_Transmit(&huart1, &value, 1, 0xFFFF);
 8004bb4:	4b04      	ldr	r3, [pc, #16]	; (8004bc8 <uart_transmit_output+0x20>)
 8004bb6:	1df9      	adds	r1, r7, #7
 8004bb8:	4804      	ldr	r0, [pc, #16]	; (8004bcc <uart_transmit_output+0x24>)
 8004bba:	2201      	movs	r2, #1
 8004bbc:	f7fe feaa 	bl	8003914 <HAL_UART_Transmit>
/*
    //Example:
    extern void Uart_PutChar(unsigned char value);
    Uart_PutChar(value);	                                //
*/
}
 8004bc0:	46c0      	nop			; (mov r8, r8)
 8004bc2:	46bd      	mov	sp, r7
 8004bc4:	b002      	add	sp, #8
 8004bc6:	bd80      	pop	{r7, pc}
 8004bc8:	0000ffff 	.word	0x0000ffff
 8004bcc:	20000104 	.word	0x20000104

08004bd0 <all_data_update>:
 * @param  Null
 * @return Null
 * @note   SDKMCU
 */
void all_data_update(void)
{
 8004bd0:	b580      	push	{r7, lr}
 8004bd2:	af00      	add	r7, sp, #0
    mcu_dp_value_update(DPID_VOICE_TIMES,); //VALUE;
    mcu_dp_bool_update(DPID_LIGHT,); //BOOL;
    mcu_dp_bool_update(DPID_SWITCH,); //BOOL;

    */
}
 8004bd4:	46c0      	nop			; (mov r8, r8)
 8004bd6:	46bd      	mov	sp, r7
 8004bd8:	bd80      	pop	{r7, pc}

08004bda <dp_download_meal_plan_handle>:
        : length:
 : :SUCCESS/:ERROR
 : ,app
*****************************************************************************/
static unsigned char dp_download_meal_plan_handle(const unsigned char value[], unsigned short length)
{
 8004bda:	b5b0      	push	{r4, r5, r7, lr}
 8004bdc:	b084      	sub	sp, #16
 8004bde:	af00      	add	r7, sp, #0
 8004be0:	6078      	str	r0, [r7, #4]
 8004be2:	000a      	movs	r2, r1
 8004be4:	1cbb      	adds	r3, r7, #2
 8004be6:	801a      	strh	r2, [r3, #0]
    //RAW
    
    */
    
    //DP
    ret = mcu_dp_raw_update(DPID_MEAL_PLAN,value,length);
 8004be8:	250f      	movs	r5, #15
 8004bea:	197c      	adds	r4, r7, r5
 8004bec:	1cbb      	adds	r3, r7, #2
 8004bee:	881a      	ldrh	r2, [r3, #0]
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	0019      	movs	r1, r3
 8004bf4:	2001      	movs	r0, #1
 8004bf6:	f7ff fd01 	bl	80045fc <mcu_dp_raw_update>
 8004bfa:	0003      	movs	r3, r0
 8004bfc:	7023      	strb	r3, [r4, #0]
    if(ret == SUCCESS)
 8004bfe:	197b      	adds	r3, r7, r5
 8004c00:	781b      	ldrb	r3, [r3, #0]
 8004c02:	2b01      	cmp	r3, #1
 8004c04:	d101      	bne.n	8004c0a <dp_download_meal_plan_handle+0x30>
        return SUCCESS;
 8004c06:	2301      	movs	r3, #1
 8004c08:	e000      	b.n	8004c0c <dp_download_meal_plan_handle+0x32>
    else
        return ERROR;
 8004c0a:	2300      	movs	r3, #0
}
 8004c0c:	0018      	movs	r0, r3
 8004c0e:	46bd      	mov	sp, r7
 8004c10:	b004      	add	sp, #16
 8004c12:	bdb0      	pop	{r4, r5, r7, pc}

08004c14 <dp_download_quick_feed_handle>:
        : length:
 : :SUCCESS/:ERROR
 : ,app
*****************************************************************************/
static unsigned char dp_download_quick_feed_handle(const unsigned char value[], unsigned short length)
{
 8004c14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004c16:	b085      	sub	sp, #20
 8004c18:	af00      	add	r7, sp, #0
 8004c1a:	6078      	str	r0, [r7, #4]
 8004c1c:	000a      	movs	r2, r1
 8004c1e:	1cbb      	adds	r3, r7, #2
 8004c20:	801a      	strh	r2, [r3, #0]
    //:DPBOOL
    unsigned char ret;
    //0:/1:
    unsigned char quick_feed;
    
    quick_feed = mcu_get_dp_download_bool(value,length);
 8004c22:	250f      	movs	r5, #15
 8004c24:	197c      	adds	r4, r7, r5
 8004c26:	1cbb      	adds	r3, r7, #2
 8004c28:	881a      	ldrh	r2, [r3, #0]
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	0011      	movs	r1, r2
 8004c2e:	0018      	movs	r0, r3
 8004c30:	f7ff fe6e 	bl	8004910 <mcu_get_dp_download_bool>
 8004c34:	0003      	movs	r3, r0
 8004c36:	7023      	strb	r3, [r4, #0]
    }else {
        //
    }
  
    //DP
    ret = mcu_dp_bool_update(DPID_QUICK_FEED,quick_feed);
 8004c38:	260e      	movs	r6, #14
 8004c3a:	19bc      	adds	r4, r7, r6
 8004c3c:	197b      	adds	r3, r7, r5
 8004c3e:	781b      	ldrb	r3, [r3, #0]
 8004c40:	0019      	movs	r1, r3
 8004c42:	2002      	movs	r0, #2
 8004c44:	f7ff fd38 	bl	80046b8 <mcu_dp_bool_update>
 8004c48:	0003      	movs	r3, r0
 8004c4a:	7023      	strb	r3, [r4, #0]
    if(ret == SUCCESS)
 8004c4c:	19bb      	adds	r3, r7, r6
 8004c4e:	781b      	ldrb	r3, [r3, #0]
 8004c50:	2b01      	cmp	r3, #1
 8004c52:	d101      	bne.n	8004c58 <dp_download_quick_feed_handle+0x44>
        return SUCCESS;
 8004c54:	2301      	movs	r3, #1
 8004c56:	e000      	b.n	8004c5a <dp_download_quick_feed_handle+0x46>
    else
        return ERROR;
 8004c58:	2300      	movs	r3, #0
}
 8004c5a:	0018      	movs	r0, r3
 8004c5c:	46bd      	mov	sp, r7
 8004c5e:	b005      	add	sp, #20
 8004c60:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004c62 <dp_download_manual_feed_handle>:
        : length:
 : :SUCCESS/:ERROR
 : ,app
*****************************************************************************/
static unsigned char dp_download_manual_feed_handle(const unsigned char value[], unsigned short length)
{
 8004c62:	b5b0      	push	{r4, r5, r7, lr}
 8004c64:	b084      	sub	sp, #16
 8004c66:	af00      	add	r7, sp, #0
 8004c68:	6078      	str	r0, [r7, #4]
 8004c6a:	000a      	movs	r2, r1
 8004c6c:	1cbb      	adds	r3, r7, #2
 8004c6e:	801a      	strh	r2, [r3, #0]
    //:DPVALUE
    unsigned char ret;
    unsigned long manual_feed;
    
    manual_feed = mcu_get_dp_download_value(value,length);
 8004c70:	1cbb      	adds	r3, r7, #2
 8004c72:	881a      	ldrh	r2, [r3, #0]
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	0011      	movs	r1, r2
 8004c78:	0018      	movs	r0, r3
 8004c7a:	f7ff fe63 	bl	8004944 <mcu_get_dp_download_value>
 8004c7e:	0003      	movs	r3, r0
 8004c80:	60fb      	str	r3, [r7, #12]
    //VALUE
    
    */
    
    //DP
    ret = mcu_dp_value_update(DPID_MANUAL_FEED,manual_feed);
 8004c82:	250b      	movs	r5, #11
 8004c84:	197c      	adds	r4, r7, r5
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	0019      	movs	r1, r3
 8004c8a:	2003      	movs	r0, #3
 8004c8c:	f7ff fd76 	bl	800477c <mcu_dp_value_update>
 8004c90:	0003      	movs	r3, r0
 8004c92:	7023      	strb	r3, [r4, #0]
    if(ret == SUCCESS)
 8004c94:	197b      	adds	r3, r7, r5
 8004c96:	781b      	ldrb	r3, [r3, #0]
 8004c98:	2b01      	cmp	r3, #1
 8004c9a:	d101      	bne.n	8004ca0 <dp_download_manual_feed_handle+0x3e>
        return SUCCESS;
 8004c9c:	2301      	movs	r3, #1
 8004c9e:	e000      	b.n	8004ca2 <dp_download_manual_feed_handle+0x40>
    else
        return ERROR;
 8004ca0:	2300      	movs	r3, #0
}
 8004ca2:	0018      	movs	r0, r3
 8004ca4:	46bd      	mov	sp, r7
 8004ca6:	b004      	add	sp, #16
 8004ca8:	bdb0      	pop	{r4, r5, r7, pc}

08004caa <dp_download_unit_handle>:
        : length:
 : :SUCCESS/:ERROR
 : ,app
*****************************************************************************/
static unsigned char dp_download_unit_handle(const unsigned char value[], unsigned short length)
{
 8004caa:	b5b0      	push	{r4, r5, r7, lr}
 8004cac:	b084      	sub	sp, #16
 8004cae:	af00      	add	r7, sp, #0
 8004cb0:	6078      	str	r0, [r7, #4]
 8004cb2:	000a      	movs	r2, r1
 8004cb4:	1cbb      	adds	r3, r7, #2
 8004cb6:	801a      	strh	r2, [r3, #0]
    //:DPENUM
    unsigned char ret;
    unsigned char unit;
    
    unit = mcu_get_dp_download_enum(value,length);
 8004cb8:	250f      	movs	r5, #15
 8004cba:	197c      	adds	r4, r7, r5
 8004cbc:	1cbb      	adds	r3, r7, #2
 8004cbe:	881a      	ldrh	r2, [r3, #0]
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	0011      	movs	r1, r2
 8004cc4:	0018      	movs	r0, r3
 8004cc6:	f7ff fe30 	bl	800492a <mcu_get_dp_download_enum>
 8004cca:	0003      	movs	r3, r0
 8004ccc:	7023      	strb	r3, [r4, #0]
    switch(unit) {
 8004cce:	197b      	adds	r3, r7, r5
 8004cd0:	781b      	ldrb	r3, [r3, #0]
 8004cd2:	2b02      	cmp	r3, #2
 8004cd4:	d005      	beq.n	8004ce2 <dp_download_unit_handle+0x38>
 8004cd6:	dc06      	bgt.n	8004ce6 <dp_download_unit_handle+0x3c>
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d006      	beq.n	8004cea <dp_download_unit_handle+0x40>
 8004cdc:	2b01      	cmp	r3, #1
 8004cde:	d006      	beq.n	8004cee <dp_download_unit_handle+0x44>
        case 2:
        break;
        
        default:
    
        break;
 8004ce0:	e001      	b.n	8004ce6 <dp_download_unit_handle+0x3c>
        break;
 8004ce2:	46c0      	nop			; (mov r8, r8)
 8004ce4:	e004      	b.n	8004cf0 <dp_download_unit_handle+0x46>
        break;
 8004ce6:	46c0      	nop			; (mov r8, r8)
 8004ce8:	e002      	b.n	8004cf0 <dp_download_unit_handle+0x46>
        break;
 8004cea:	46c0      	nop			; (mov r8, r8)
 8004cec:	e000      	b.n	8004cf0 <dp_download_unit_handle+0x46>
        break;
 8004cee:	46c0      	nop			; (mov r8, r8)
    }
    
    //DP
    ret = mcu_dp_enum_update(DPID_UNIT, unit);
 8004cf0:	250e      	movs	r5, #14
 8004cf2:	197c      	adds	r4, r7, r5
 8004cf4:	230f      	movs	r3, #15
 8004cf6:	18fb      	adds	r3, r7, r3
 8004cf8:	781b      	ldrb	r3, [r3, #0]
 8004cfa:	0019      	movs	r1, r3
 8004cfc:	2005      	movs	r0, #5
 8004cfe:	f7ff fdb3 	bl	8004868 <mcu_dp_enum_update>
 8004d02:	0003      	movs	r3, r0
 8004d04:	7023      	strb	r3, [r4, #0]
    if(ret == SUCCESS)
 8004d06:	197b      	adds	r3, r7, r5
 8004d08:	781b      	ldrb	r3, [r3, #0]
 8004d0a:	2b01      	cmp	r3, #1
 8004d0c:	d101      	bne.n	8004d12 <dp_download_unit_handle+0x68>
        return SUCCESS;
 8004d0e:	2301      	movs	r3, #1
 8004d10:	e000      	b.n	8004d14 <dp_download_unit_handle+0x6a>
    else
        return ERROR;
 8004d12:	2300      	movs	r3, #0
}
 8004d14:	0018      	movs	r0, r3
 8004d16:	46bd      	mov	sp, r7
 8004d18:	b004      	add	sp, #16
 8004d1a:	bdb0      	pop	{r4, r5, r7, pc}

08004d1c <dp_download_slow_feed_handle>:
        : length:
 : :SUCCESS/:ERROR
 : ,app
*****************************************************************************/
static unsigned char dp_download_slow_feed_handle(const unsigned char value[], unsigned short length)
{
 8004d1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004d1e:	b085      	sub	sp, #20
 8004d20:	af00      	add	r7, sp, #0
 8004d22:	6078      	str	r0, [r7, #4]
 8004d24:	000a      	movs	r2, r1
 8004d26:	1cbb      	adds	r3, r7, #2
 8004d28:	801a      	strh	r2, [r3, #0]
    //:DPBOOL
    unsigned char ret;
    //0:/1:
    unsigned char slow_feed;
    
    slow_feed = mcu_get_dp_download_bool(value,length);
 8004d2a:	250f      	movs	r5, #15
 8004d2c:	197c      	adds	r4, r7, r5
 8004d2e:	1cbb      	adds	r3, r7, #2
 8004d30:	881a      	ldrh	r2, [r3, #0]
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	0011      	movs	r1, r2
 8004d36:	0018      	movs	r0, r3
 8004d38:	f7ff fdea 	bl	8004910 <mcu_get_dp_download_bool>
 8004d3c:	0003      	movs	r3, r0
 8004d3e:	7023      	strb	r3, [r4, #0]
    }else {
        //
    }
  
    //DP
    ret = mcu_dp_bool_update(DPID_SLOW_FEED,slow_feed);
 8004d40:	260e      	movs	r6, #14
 8004d42:	19bc      	adds	r4, r7, r6
 8004d44:	197b      	adds	r3, r7, r5
 8004d46:	781b      	ldrb	r3, [r3, #0]
 8004d48:	0019      	movs	r1, r3
 8004d4a:	2006      	movs	r0, #6
 8004d4c:	f7ff fcb4 	bl	80046b8 <mcu_dp_bool_update>
 8004d50:	0003      	movs	r3, r0
 8004d52:	7023      	strb	r3, [r4, #0]
    if(ret == SUCCESS)
 8004d54:	19bb      	adds	r3, r7, r6
 8004d56:	781b      	ldrb	r3, [r3, #0]
 8004d58:	2b01      	cmp	r3, #1
 8004d5a:	d101      	bne.n	8004d60 <dp_download_slow_feed_handle+0x44>
        return SUCCESS;
 8004d5c:	2301      	movs	r3, #1
 8004d5e:	e000      	b.n	8004d62 <dp_download_slow_feed_handle+0x46>
    else
        return ERROR;
 8004d60:	2300      	movs	r3, #0
}
 8004d62:	0018      	movs	r0, r3
 8004d64:	46bd      	mov	sp, r7
 8004d66:	b005      	add	sp, #20
 8004d68:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004d6a <dp_download_export_calibrate_handle>:
        : length:
 : :SUCCESS/:ERROR
 : ,app
*****************************************************************************/
static unsigned char dp_download_export_calibrate_handle(const unsigned char value[], unsigned short length)
{
 8004d6a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004d6c:	b085      	sub	sp, #20
 8004d6e:	af00      	add	r7, sp, #0
 8004d70:	6078      	str	r0, [r7, #4]
 8004d72:	000a      	movs	r2, r1
 8004d74:	1cbb      	adds	r3, r7, #2
 8004d76:	801a      	strh	r2, [r3, #0]
    //:DPBOOL
    unsigned char ret;
    //0:/1:
    unsigned char export_calibrate;
    
    export_calibrate = mcu_get_dp_download_bool(value,length);
 8004d78:	250f      	movs	r5, #15
 8004d7a:	197c      	adds	r4, r7, r5
 8004d7c:	1cbb      	adds	r3, r7, #2
 8004d7e:	881a      	ldrh	r2, [r3, #0]
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	0011      	movs	r1, r2
 8004d84:	0018      	movs	r0, r3
 8004d86:	f7ff fdc3 	bl	8004910 <mcu_get_dp_download_bool>
 8004d8a:	0003      	movs	r3, r0
 8004d8c:	7023      	strb	r3, [r4, #0]
    }else {
        //
    }
  
    //DP
    ret = mcu_dp_bool_update(DPID_EXPORT_CALIBRATE,export_calibrate);
 8004d8e:	260e      	movs	r6, #14
 8004d90:	19bc      	adds	r4, r7, r6
 8004d92:	197b      	adds	r3, r7, r5
 8004d94:	781b      	ldrb	r3, [r3, #0]
 8004d96:	0019      	movs	r1, r3
 8004d98:	2007      	movs	r0, #7
 8004d9a:	f7ff fc8d 	bl	80046b8 <mcu_dp_bool_update>
 8004d9e:	0003      	movs	r3, r0
 8004da0:	7023      	strb	r3, [r4, #0]
    if(ret == SUCCESS)
 8004da2:	19bb      	adds	r3, r7, r6
 8004da4:	781b      	ldrb	r3, [r3, #0]
 8004da6:	2b01      	cmp	r3, #1
 8004da8:	d101      	bne.n	8004dae <dp_download_export_calibrate_handle+0x44>
        return SUCCESS;
 8004daa:	2301      	movs	r3, #1
 8004dac:	e000      	b.n	8004db0 <dp_download_export_calibrate_handle+0x46>
    else
        return ERROR;
 8004dae:	2300      	movs	r3, #0
}
 8004db0:	0018      	movs	r0, r3
 8004db2:	46bd      	mov	sp, r7
 8004db4:	b005      	add	sp, #20
 8004db6:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004db8 <dp_download_weight_calibrate_handle>:
        : length:
 : :SUCCESS/:ERROR
 : ,app
*****************************************************************************/
static unsigned char dp_download_weight_calibrate_handle(const unsigned char value[], unsigned short length)
{
 8004db8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004dba:	b085      	sub	sp, #20
 8004dbc:	af00      	add	r7, sp, #0
 8004dbe:	6078      	str	r0, [r7, #4]
 8004dc0:	000a      	movs	r2, r1
 8004dc2:	1cbb      	adds	r3, r7, #2
 8004dc4:	801a      	strh	r2, [r3, #0]
    //:DPBOOL
    unsigned char ret;
    //0:/1:
    unsigned char weight_calibrate;
    
    weight_calibrate = mcu_get_dp_download_bool(value,length);
 8004dc6:	250f      	movs	r5, #15
 8004dc8:	197c      	adds	r4, r7, r5
 8004dca:	1cbb      	adds	r3, r7, #2
 8004dcc:	881a      	ldrh	r2, [r3, #0]
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	0011      	movs	r1, r2
 8004dd2:	0018      	movs	r0, r3
 8004dd4:	f7ff fd9c 	bl	8004910 <mcu_get_dp_download_bool>
 8004dd8:	0003      	movs	r3, r0
 8004dda:	7023      	strb	r3, [r4, #0]
    }else {
        //
    }
  
    //DP
    ret = mcu_dp_bool_update(DPID_WEIGHT_CALIBRATE,weight_calibrate);
 8004ddc:	260e      	movs	r6, #14
 8004dde:	19bc      	adds	r4, r7, r6
 8004de0:	197b      	adds	r3, r7, r5
 8004de2:	781b      	ldrb	r3, [r3, #0]
 8004de4:	0019      	movs	r1, r3
 8004de6:	2008      	movs	r0, #8
 8004de8:	f7ff fc66 	bl	80046b8 <mcu_dp_bool_update>
 8004dec:	0003      	movs	r3, r0
 8004dee:	7023      	strb	r3, [r4, #0]
    if(ret == SUCCESS)
 8004df0:	19bb      	adds	r3, r7, r6
 8004df2:	781b      	ldrb	r3, [r3, #0]
 8004df4:	2b01      	cmp	r3, #1
 8004df6:	d101      	bne.n	8004dfc <dp_download_weight_calibrate_handle+0x44>
        return SUCCESS;
 8004df8:	2301      	movs	r3, #1
 8004dfa:	e000      	b.n	8004dfe <dp_download_weight_calibrate_handle+0x46>
    else
        return ERROR;
 8004dfc:	2300      	movs	r3, #0
}
 8004dfe:	0018      	movs	r0, r3
 8004e00:	46bd      	mov	sp, r7
 8004e02:	b005      	add	sp, #20
 8004e04:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004e06 <dp_download_factory_reset_handle>:
        : length:
 : :SUCCESS/:ERROR
 : ,app
*****************************************************************************/
static unsigned char dp_download_factory_reset_handle(const unsigned char value[], unsigned short length)
{
 8004e06:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004e08:	b085      	sub	sp, #20
 8004e0a:	af00      	add	r7, sp, #0
 8004e0c:	6078      	str	r0, [r7, #4]
 8004e0e:	000a      	movs	r2, r1
 8004e10:	1cbb      	adds	r3, r7, #2
 8004e12:	801a      	strh	r2, [r3, #0]
    //:DPBOOL
    unsigned char ret;
    //0:/1:
    unsigned char factory_reset;
    
    factory_reset = mcu_get_dp_download_bool(value,length);
 8004e14:	250f      	movs	r5, #15
 8004e16:	197c      	adds	r4, r7, r5
 8004e18:	1cbb      	adds	r3, r7, #2
 8004e1a:	881a      	ldrh	r2, [r3, #0]
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	0011      	movs	r1, r2
 8004e20:	0018      	movs	r0, r3
 8004e22:	f7ff fd75 	bl	8004910 <mcu_get_dp_download_bool>
 8004e26:	0003      	movs	r3, r0
 8004e28:	7023      	strb	r3, [r4, #0]
    }else {
        //
    }
  
    //DP
    ret = mcu_dp_bool_update(DPID_FACTORY_RESET,factory_reset);
 8004e2a:	260e      	movs	r6, #14
 8004e2c:	19bc      	adds	r4, r7, r6
 8004e2e:	197b      	adds	r3, r7, r5
 8004e30:	781b      	ldrb	r3, [r3, #0]
 8004e32:	0019      	movs	r1, r3
 8004e34:	2009      	movs	r0, #9
 8004e36:	f7ff fc3f 	bl	80046b8 <mcu_dp_bool_update>
 8004e3a:	0003      	movs	r3, r0
 8004e3c:	7023      	strb	r3, [r4, #0]
    if(ret == SUCCESS)
 8004e3e:	19bb      	adds	r3, r7, r6
 8004e40:	781b      	ldrb	r3, [r3, #0]
 8004e42:	2b01      	cmp	r3, #1
 8004e44:	d101      	bne.n	8004e4a <dp_download_factory_reset_handle+0x44>
        return SUCCESS;
 8004e46:	2301      	movs	r3, #1
 8004e48:	e000      	b.n	8004e4c <dp_download_factory_reset_handle+0x46>
    else
        return ERROR;
 8004e4a:	2300      	movs	r3, #0
}
 8004e4c:	0018      	movs	r0, r3
 8004e4e:	46bd      	mov	sp, r7
 8004e50:	b005      	add	sp, #20
 8004e52:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004e54 <dp_download_voice_times_handle>:
        : length:
 : :SUCCESS/:ERROR
 : ,app
*****************************************************************************/
static unsigned char dp_download_voice_times_handle(const unsigned char value[], unsigned short length)
{
 8004e54:	b5b0      	push	{r4, r5, r7, lr}
 8004e56:	b084      	sub	sp, #16
 8004e58:	af00      	add	r7, sp, #0
 8004e5a:	6078      	str	r0, [r7, #4]
 8004e5c:	000a      	movs	r2, r1
 8004e5e:	1cbb      	adds	r3, r7, #2
 8004e60:	801a      	strh	r2, [r3, #0]
    //:DPVALUE
    unsigned char ret;
    unsigned long voice_times;
    
    voice_times = mcu_get_dp_download_value(value,length);
 8004e62:	1cbb      	adds	r3, r7, #2
 8004e64:	881a      	ldrh	r2, [r3, #0]
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	0011      	movs	r1, r2
 8004e6a:	0018      	movs	r0, r3
 8004e6c:	f7ff fd6a 	bl	8004944 <mcu_get_dp_download_value>
 8004e70:	0003      	movs	r3, r0
 8004e72:	60fb      	str	r3, [r7, #12]
    //VALUE
    
    */
    
    //DP
    ret = mcu_dp_value_update(DPID_VOICE_TIMES,voice_times);
 8004e74:	250b      	movs	r5, #11
 8004e76:	197c      	adds	r4, r7, r5
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	0019      	movs	r1, r3
 8004e7c:	2012      	movs	r0, #18
 8004e7e:	f7ff fc7d 	bl	800477c <mcu_dp_value_update>
 8004e82:	0003      	movs	r3, r0
 8004e84:	7023      	strb	r3, [r4, #0]
    if(ret == SUCCESS)
 8004e86:	197b      	adds	r3, r7, r5
 8004e88:	781b      	ldrb	r3, [r3, #0]
 8004e8a:	2b01      	cmp	r3, #1
 8004e8c:	d101      	bne.n	8004e92 <dp_download_voice_times_handle+0x3e>
        return SUCCESS;
 8004e8e:	2301      	movs	r3, #1
 8004e90:	e000      	b.n	8004e94 <dp_download_voice_times_handle+0x40>
    else
        return ERROR;
 8004e92:	2300      	movs	r3, #0
}
 8004e94:	0018      	movs	r0, r3
 8004e96:	46bd      	mov	sp, r7
 8004e98:	b004      	add	sp, #16
 8004e9a:	bdb0      	pop	{r4, r5, r7, pc}

08004e9c <dp_download_light_handle>:
        : length:
 : :SUCCESS/:ERROR
 : ,app
*****************************************************************************/
static unsigned char dp_download_light_handle(const unsigned char value[], unsigned short length)
{
 8004e9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004e9e:	b085      	sub	sp, #20
 8004ea0:	af00      	add	r7, sp, #0
 8004ea2:	6078      	str	r0, [r7, #4]
 8004ea4:	000a      	movs	r2, r1
 8004ea6:	1cbb      	adds	r3, r7, #2
 8004ea8:	801a      	strh	r2, [r3, #0]
    //:DPBOOL
    unsigned char ret;
    //0:/1:
    unsigned char light;
    
    light = mcu_get_dp_download_bool(value,length);
 8004eaa:	250f      	movs	r5, #15
 8004eac:	197c      	adds	r4, r7, r5
 8004eae:	1cbb      	adds	r3, r7, #2
 8004eb0:	881a      	ldrh	r2, [r3, #0]
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	0011      	movs	r1, r2
 8004eb6:	0018      	movs	r0, r3
 8004eb8:	f7ff fd2a 	bl	8004910 <mcu_get_dp_download_bool>
 8004ebc:	0003      	movs	r3, r0
 8004ebe:	7023      	strb	r3, [r4, #0]
    }else {
        //
    }
  
    //DP
    ret = mcu_dp_bool_update(DPID_LIGHT,light);
 8004ec0:	260e      	movs	r6, #14
 8004ec2:	19bc      	adds	r4, r7, r6
 8004ec4:	197b      	adds	r3, r7, r5
 8004ec6:	781b      	ldrb	r3, [r3, #0]
 8004ec8:	0019      	movs	r1, r3
 8004eca:	2013      	movs	r0, #19
 8004ecc:	f7ff fbf4 	bl	80046b8 <mcu_dp_bool_update>
 8004ed0:	0003      	movs	r3, r0
 8004ed2:	7023      	strb	r3, [r4, #0]
    if(ret == SUCCESS)
 8004ed4:	19bb      	adds	r3, r7, r6
 8004ed6:	781b      	ldrb	r3, [r3, #0]
 8004ed8:	2b01      	cmp	r3, #1
 8004eda:	d101      	bne.n	8004ee0 <dp_download_light_handle+0x44>
        return SUCCESS;
 8004edc:	2301      	movs	r3, #1
 8004ede:	e000      	b.n	8004ee2 <dp_download_light_handle+0x46>
    else
        return ERROR;
 8004ee0:	2300      	movs	r3, #0
}
 8004ee2:	0018      	movs	r0, r3
 8004ee4:	46bd      	mov	sp, r7
 8004ee6:	b005      	add	sp, #20
 8004ee8:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004eea <dp_download_switch_handle>:
        : length:
 : :SUCCESS/:ERROR
 : ,app
*****************************************************************************/
static unsigned char dp_download_switch_handle(const unsigned char value[], unsigned short length)
{
 8004eea:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004eec:	b085      	sub	sp, #20
 8004eee:	af00      	add	r7, sp, #0
 8004ef0:	6078      	str	r0, [r7, #4]
 8004ef2:	000a      	movs	r2, r1
 8004ef4:	1cbb      	adds	r3, r7, #2
 8004ef6:	801a      	strh	r2, [r3, #0]
    //:DPBOOL
    unsigned char ret;
    //0:/1:
    unsigned char switch_1;
    
    switch_1 = mcu_get_dp_download_bool(value,length);
 8004ef8:	250f      	movs	r5, #15
 8004efa:	197c      	adds	r4, r7, r5
 8004efc:	1cbb      	adds	r3, r7, #2
 8004efe:	881a      	ldrh	r2, [r3, #0]
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	0011      	movs	r1, r2
 8004f04:	0018      	movs	r0, r3
 8004f06:	f7ff fd03 	bl	8004910 <mcu_get_dp_download_bool>
 8004f0a:	0003      	movs	r3, r0
 8004f0c:	7023      	strb	r3, [r4, #0]
    }else {
        //
    }
  
    //DP
    ret = mcu_dp_bool_update(DPID_SWITCH,switch_1);
 8004f0e:	260e      	movs	r6, #14
 8004f10:	19bc      	adds	r4, r7, r6
 8004f12:	197b      	adds	r3, r7, r5
 8004f14:	781b      	ldrb	r3, [r3, #0]
 8004f16:	0019      	movs	r1, r3
 8004f18:	2014      	movs	r0, #20
 8004f1a:	f7ff fbcd 	bl	80046b8 <mcu_dp_bool_update>
 8004f1e:	0003      	movs	r3, r0
 8004f20:	7023      	strb	r3, [r4, #0]
    if(ret == SUCCESS)
 8004f22:	19bb      	adds	r3, r7, r6
 8004f24:	781b      	ldrb	r3, [r3, #0]
 8004f26:	2b01      	cmp	r3, #1
 8004f28:	d101      	bne.n	8004f2e <dp_download_switch_handle+0x44>
        return SUCCESS;
 8004f2a:	2301      	movs	r3, #1
 8004f2c:	e000      	b.n	8004f30 <dp_download_switch_handle+0x46>
    else
        return ERROR;
 8004f2e:	2300      	movs	r3, #0
}
 8004f30:	0018      	movs	r0, r3
 8004f32:	46bd      	mov	sp, r7
 8004f34:	b005      	add	sp, #20
 8004f36:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004f38 <dp_download_handle>:
 * -           0(ERROR): 
 * -           1(SUCCESS): 
 * @note   
 */
unsigned char dp_download_handle(unsigned char dpid,const unsigned char value[], unsigned short length)
{
 8004f38:	b590      	push	{r4, r7, lr}
 8004f3a:	b085      	sub	sp, #20
 8004f3c:	af00      	add	r7, sp, #0
 8004f3e:	6039      	str	r1, [r7, #0]
 8004f40:	0011      	movs	r1, r2
 8004f42:	1dfb      	adds	r3, r7, #7
 8004f44:	1c02      	adds	r2, r0, #0
 8004f46:	701a      	strb	r2, [r3, #0]
 8004f48:	1d3b      	adds	r3, r7, #4
 8004f4a:	1c0a      	adds	r2, r1, #0
 8004f4c:	801a      	strh	r2, [r3, #0]
    /                    
    
    APP,APP
    ***********************************/
    unsigned char ret;
    switch(dpid) {
 8004f4e:	1dfb      	adds	r3, r7, #7
 8004f50:	781b      	ldrb	r3, [r3, #0]
 8004f52:	2b14      	cmp	r3, #20
 8004f54:	d900      	bls.n	8004f58 <dp_download_handle+0x20>
 8004f56:	e088      	b.n	800506a <dp_download_handle+0x132>
 8004f58:	009a      	lsls	r2, r3, #2
 8004f5a:	4b48      	ldr	r3, [pc, #288]	; (800507c <dp_download_handle+0x144>)
 8004f5c:	18d3      	adds	r3, r2, r3
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	469f      	mov	pc, r3
        case DPID_MEAL_PLAN:
            //
            ret = dp_download_meal_plan_handle(value,length);
 8004f62:	230f      	movs	r3, #15
 8004f64:	18fc      	adds	r4, r7, r3
 8004f66:	1d3b      	adds	r3, r7, #4
 8004f68:	881a      	ldrh	r2, [r3, #0]
 8004f6a:	683b      	ldr	r3, [r7, #0]
 8004f6c:	0011      	movs	r1, r2
 8004f6e:	0018      	movs	r0, r3
 8004f70:	f7ff fe33 	bl	8004bda <dp_download_meal_plan_handle>
 8004f74:	0003      	movs	r3, r0
 8004f76:	7023      	strb	r3, [r4, #0]
        break;
 8004f78:	e078      	b.n	800506c <dp_download_handle+0x134>
        case DPID_QUICK_FEED:
            //
            ret = dp_download_quick_feed_handle(value,length);
 8004f7a:	230f      	movs	r3, #15
 8004f7c:	18fc      	adds	r4, r7, r3
 8004f7e:	1d3b      	adds	r3, r7, #4
 8004f80:	881a      	ldrh	r2, [r3, #0]
 8004f82:	683b      	ldr	r3, [r7, #0]
 8004f84:	0011      	movs	r1, r2
 8004f86:	0018      	movs	r0, r3
 8004f88:	f7ff fe44 	bl	8004c14 <dp_download_quick_feed_handle>
 8004f8c:	0003      	movs	r3, r0
 8004f8e:	7023      	strb	r3, [r4, #0]
        break;
 8004f90:	e06c      	b.n	800506c <dp_download_handle+0x134>
        case DPID_MANUAL_FEED:
            //
            ret = dp_download_manual_feed_handle(value,length);
 8004f92:	230f      	movs	r3, #15
 8004f94:	18fc      	adds	r4, r7, r3
 8004f96:	1d3b      	adds	r3, r7, #4
 8004f98:	881a      	ldrh	r2, [r3, #0]
 8004f9a:	683b      	ldr	r3, [r7, #0]
 8004f9c:	0011      	movs	r1, r2
 8004f9e:	0018      	movs	r0, r3
 8004fa0:	f7ff fe5f 	bl	8004c62 <dp_download_manual_feed_handle>
 8004fa4:	0003      	movs	r3, r0
 8004fa6:	7023      	strb	r3, [r4, #0]
        break;
 8004fa8:	e060      	b.n	800506c <dp_download_handle+0x134>
        case DPID_UNIT:
            //
            ret = dp_download_unit_handle(value,length);
 8004faa:	230f      	movs	r3, #15
 8004fac:	18fc      	adds	r4, r7, r3
 8004fae:	1d3b      	adds	r3, r7, #4
 8004fb0:	881a      	ldrh	r2, [r3, #0]
 8004fb2:	683b      	ldr	r3, [r7, #0]
 8004fb4:	0011      	movs	r1, r2
 8004fb6:	0018      	movs	r0, r3
 8004fb8:	f7ff fe77 	bl	8004caa <dp_download_unit_handle>
 8004fbc:	0003      	movs	r3, r0
 8004fbe:	7023      	strb	r3, [r4, #0]
        break;
 8004fc0:	e054      	b.n	800506c <dp_download_handle+0x134>
        case DPID_SLOW_FEED:
            //
            ret = dp_download_slow_feed_handle(value,length);
 8004fc2:	230f      	movs	r3, #15
 8004fc4:	18fc      	adds	r4, r7, r3
 8004fc6:	1d3b      	adds	r3, r7, #4
 8004fc8:	881a      	ldrh	r2, [r3, #0]
 8004fca:	683b      	ldr	r3, [r7, #0]
 8004fcc:	0011      	movs	r1, r2
 8004fce:	0018      	movs	r0, r3
 8004fd0:	f7ff fea4 	bl	8004d1c <dp_download_slow_feed_handle>
 8004fd4:	0003      	movs	r3, r0
 8004fd6:	7023      	strb	r3, [r4, #0]
        break;
 8004fd8:	e048      	b.n	800506c <dp_download_handle+0x134>
        case DPID_EXPORT_CALIBRATE:
            //
            ret = dp_download_export_calibrate_handle(value,length);
 8004fda:	230f      	movs	r3, #15
 8004fdc:	18fc      	adds	r4, r7, r3
 8004fde:	1d3b      	adds	r3, r7, #4
 8004fe0:	881a      	ldrh	r2, [r3, #0]
 8004fe2:	683b      	ldr	r3, [r7, #0]
 8004fe4:	0011      	movs	r1, r2
 8004fe6:	0018      	movs	r0, r3
 8004fe8:	f7ff febf 	bl	8004d6a <dp_download_export_calibrate_handle>
 8004fec:	0003      	movs	r3, r0
 8004fee:	7023      	strb	r3, [r4, #0]
        break;
 8004ff0:	e03c      	b.n	800506c <dp_download_handle+0x134>
        case DPID_WEIGHT_CALIBRATE:
            //
            ret = dp_download_weight_calibrate_handle(value,length);
 8004ff2:	230f      	movs	r3, #15
 8004ff4:	18fc      	adds	r4, r7, r3
 8004ff6:	1d3b      	adds	r3, r7, #4
 8004ff8:	881a      	ldrh	r2, [r3, #0]
 8004ffa:	683b      	ldr	r3, [r7, #0]
 8004ffc:	0011      	movs	r1, r2
 8004ffe:	0018      	movs	r0, r3
 8005000:	f7ff feda 	bl	8004db8 <dp_download_weight_calibrate_handle>
 8005004:	0003      	movs	r3, r0
 8005006:	7023      	strb	r3, [r4, #0]
        break;
 8005008:	e030      	b.n	800506c <dp_download_handle+0x134>
        case DPID_FACTORY_RESET:
            //
            ret = dp_download_factory_reset_handle(value,length);
 800500a:	230f      	movs	r3, #15
 800500c:	18fc      	adds	r4, r7, r3
 800500e:	1d3b      	adds	r3, r7, #4
 8005010:	881a      	ldrh	r2, [r3, #0]
 8005012:	683b      	ldr	r3, [r7, #0]
 8005014:	0011      	movs	r1, r2
 8005016:	0018      	movs	r0, r3
 8005018:	f7ff fef5 	bl	8004e06 <dp_download_factory_reset_handle>
 800501c:	0003      	movs	r3, r0
 800501e:	7023      	strb	r3, [r4, #0]
        break;
 8005020:	e024      	b.n	800506c <dp_download_handle+0x134>
        case DPID_VOICE_TIMES:
            //
            ret = dp_download_voice_times_handle(value,length);
 8005022:	230f      	movs	r3, #15
 8005024:	18fc      	adds	r4, r7, r3
 8005026:	1d3b      	adds	r3, r7, #4
 8005028:	881a      	ldrh	r2, [r3, #0]
 800502a:	683b      	ldr	r3, [r7, #0]
 800502c:	0011      	movs	r1, r2
 800502e:	0018      	movs	r0, r3
 8005030:	f7ff ff10 	bl	8004e54 <dp_download_voice_times_handle>
 8005034:	0003      	movs	r3, r0
 8005036:	7023      	strb	r3, [r4, #0]
        break;
 8005038:	e018      	b.n	800506c <dp_download_handle+0x134>
        case DPID_LIGHT:
            //
            ret = dp_download_light_handle(value,length);
 800503a:	230f      	movs	r3, #15
 800503c:	18fc      	adds	r4, r7, r3
 800503e:	1d3b      	adds	r3, r7, #4
 8005040:	881a      	ldrh	r2, [r3, #0]
 8005042:	683b      	ldr	r3, [r7, #0]
 8005044:	0011      	movs	r1, r2
 8005046:	0018      	movs	r0, r3
 8005048:	f7ff ff28 	bl	8004e9c <dp_download_light_handle>
 800504c:	0003      	movs	r3, r0
 800504e:	7023      	strb	r3, [r4, #0]
        break;
 8005050:	e00c      	b.n	800506c <dp_download_handle+0x134>
        case DPID_SWITCH:
            //
            ret = dp_download_switch_handle(value,length);
 8005052:	230f      	movs	r3, #15
 8005054:	18fc      	adds	r4, r7, r3
 8005056:	1d3b      	adds	r3, r7, #4
 8005058:	881a      	ldrh	r2, [r3, #0]
 800505a:	683b      	ldr	r3, [r7, #0]
 800505c:	0011      	movs	r1, r2
 800505e:	0018      	movs	r0, r3
 8005060:	f7ff ff43 	bl	8004eea <dp_download_switch_handle>
 8005064:	0003      	movs	r3, r0
 8005066:	7023      	strb	r3, [r4, #0]
        break;
 8005068:	e000      	b.n	800506c <dp_download_handle+0x134>

        
        default:
        break;
 800506a:	46c0      	nop			; (mov r8, r8)
    }
    return ret;
 800506c:	230f      	movs	r3, #15
 800506e:	18fb      	adds	r3, r7, r3
 8005070:	781b      	ldrb	r3, [r3, #0]
}
 8005072:	0018      	movs	r0, r3
 8005074:	46bd      	mov	sp, r7
 8005076:	b005      	add	sp, #20
 8005078:	bd90      	pop	{r4, r7, pc}
 800507a:	46c0      	nop			; (mov r8, r8)
 800507c:	080069f8 	.word	0x080069f8

08005080 <get_download_cmd_total>:
 * @param[in] Null
 * @return 
 * @note   
 */
unsigned char get_download_cmd_total(void)
{
 8005080:	b580      	push	{r7, lr}
 8005082:	af00      	add	r7, sp, #0
    return(sizeof(download_cmd) / sizeof(download_cmd[0]));
 8005084:	2314      	movs	r3, #20
}
 8005086:	0018      	movs	r0, r3
 8005088:	46bd      	mov	sp, r7
 800508a:	bd80      	pop	{r7, pc}

0800508c <wifi_test_result>:
 * @param[in] {rssi} wifi/
 * @return Null
 * @note   MCU
 */
void wifi_test_result(unsigned char result,unsigned char rssi)
{
 800508c:	b580      	push	{r7, lr}
 800508e:	b082      	sub	sp, #8
 8005090:	af00      	add	r7, sp, #0
 8005092:	0002      	movs	r2, r0
 8005094:	1dfb      	adds	r3, r7, #7
 8005096:	701a      	strb	r2, [r3, #0]
 8005098:	1dbb      	adds	r3, r7, #6
 800509a:	1c0a      	adds	r2, r1, #0
 800509c:	701a      	strb	r2, [r3, #0]
        }
    }else {
        //
        //rssi(0-100, 0100)
    }
}
 800509e:	46c0      	nop			; (mov r8, r8)
 80050a0:	46bd      	mov	sp, r7
 80050a2:	b002      	add	sp, #8
 80050a4:	bd80      	pop	{r7, pc}
	...

080050a8 <set_wifi_uart_byte>:
 * @param[in] {dest} 
 * @param[in] {byte} 
 * @return 
 */
unsigned short set_wifi_uart_byte(unsigned short dest, unsigned char byte)
{
 80050a8:	b580      	push	{r7, lr}
 80050aa:	b084      	sub	sp, #16
 80050ac:	af00      	add	r7, sp, #0
 80050ae:	0002      	movs	r2, r0
 80050b0:	1dbb      	adds	r3, r7, #6
 80050b2:	801a      	strh	r2, [r3, #0]
 80050b4:	1d7b      	adds	r3, r7, #5
 80050b6:	1c0a      	adds	r2, r1, #0
 80050b8:	701a      	strb	r2, [r3, #0]
    unsigned char *obj = (unsigned char *)wifi_uart_tx_buf + DATA_START + dest;
 80050ba:	1dbb      	adds	r3, r7, #6
 80050bc:	881b      	ldrh	r3, [r3, #0]
 80050be:	1d9a      	adds	r2, r3, #6
 80050c0:	4b08      	ldr	r3, [pc, #32]	; (80050e4 <set_wifi_uart_byte+0x3c>)
 80050c2:	18d3      	adds	r3, r2, r3
 80050c4:	60fb      	str	r3, [r7, #12]
    
    *obj = byte;
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	1d7a      	adds	r2, r7, #5
 80050ca:	7812      	ldrb	r2, [r2, #0]
 80050cc:	701a      	strb	r2, [r3, #0]
    dest += 1;
 80050ce:	1dbb      	adds	r3, r7, #6
 80050d0:	1dba      	adds	r2, r7, #6
 80050d2:	8812      	ldrh	r2, [r2, #0]
 80050d4:	3201      	adds	r2, #1
 80050d6:	801a      	strh	r2, [r3, #0]
    
    return dest;
 80050d8:	1dbb      	adds	r3, r7, #6
 80050da:	881b      	ldrh	r3, [r3, #0]
}
 80050dc:	0018      	movs	r0, r3
 80050de:	46bd      	mov	sp, r7
 80050e0:	b004      	add	sp, #16
 80050e2:	bd80      	pop	{r7, pc}
 80050e4:	200001cc 	.word	0x200001cc

080050e8 <set_wifi_uart_buffer>:
 * @param[in] {src} 
 * @param[in] {len} 
 * @return 
 */
unsigned short set_wifi_uart_buffer(unsigned short dest, const unsigned char *src, unsigned short len)
{
 80050e8:	b580      	push	{r7, lr}
 80050ea:	b084      	sub	sp, #16
 80050ec:	af00      	add	r7, sp, #0
 80050ee:	6039      	str	r1, [r7, #0]
 80050f0:	0011      	movs	r1, r2
 80050f2:	1dbb      	adds	r3, r7, #6
 80050f4:	1c02      	adds	r2, r0, #0
 80050f6:	801a      	strh	r2, [r3, #0]
 80050f8:	1d3b      	adds	r3, r7, #4
 80050fa:	1c0a      	adds	r2, r1, #0
 80050fc:	801a      	strh	r2, [r3, #0]
    unsigned char *obj = (unsigned char *)wifi_uart_tx_buf + DATA_START + dest;
 80050fe:	1dbb      	adds	r3, r7, #6
 8005100:	881b      	ldrh	r3, [r3, #0]
 8005102:	1d9a      	adds	r2, r3, #6
 8005104:	4b0b      	ldr	r3, [pc, #44]	; (8005134 <set_wifi_uart_buffer+0x4c>)
 8005106:	18d3      	adds	r3, r2, r3
 8005108:	60fb      	str	r3, [r7, #12]
    
    my_memcpy(obj,src,len);
 800510a:	1d3b      	adds	r3, r7, #4
 800510c:	881a      	ldrh	r2, [r3, #0]
 800510e:	6839      	ldr	r1, [r7, #0]
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	0018      	movs	r0, r3
 8005114:	f7ff f9e9 	bl	80044ea <my_memcpy>
    
    dest += len;
 8005118:	1dbb      	adds	r3, r7, #6
 800511a:	1db9      	adds	r1, r7, #6
 800511c:	1d3a      	adds	r2, r7, #4
 800511e:	8809      	ldrh	r1, [r1, #0]
 8005120:	8812      	ldrh	r2, [r2, #0]
 8005122:	188a      	adds	r2, r1, r2
 8005124:	801a      	strh	r2, [r3, #0]
    return dest;
 8005126:	1dbb      	adds	r3, r7, #6
 8005128:	881b      	ldrh	r3, [r3, #0]
}
 800512a:	0018      	movs	r0, r3
 800512c:	46bd      	mov	sp, r7
 800512e:	b004      	add	sp, #16
 8005130:	bd80      	pop	{r7, pc}
 8005132:	46c0      	nop			; (mov r8, r8)
 8005134:	200001cc 	.word	0x200001cc

08005138 <get_check_sum>:
 * @param[in] {pack} 
 * @param[in] {pack_len} 
 * @return 
 */
unsigned char get_check_sum(unsigned char *pack, unsigned short pack_len)
{
 8005138:	b580      	push	{r7, lr}
 800513a:	b084      	sub	sp, #16
 800513c:	af00      	add	r7, sp, #0
 800513e:	6078      	str	r0, [r7, #4]
 8005140:	000a      	movs	r2, r1
 8005142:	1cbb      	adds	r3, r7, #2
 8005144:	801a      	strh	r2, [r3, #0]
    unsigned short i;
    unsigned char check_sum = 0;
 8005146:	230d      	movs	r3, #13
 8005148:	18fb      	adds	r3, r7, r3
 800514a:	2200      	movs	r2, #0
 800514c:	701a      	strb	r2, [r3, #0]
    
    for(i = 0; i < pack_len; i ++) {
 800514e:	230e      	movs	r3, #14
 8005150:	18fb      	adds	r3, r7, r3
 8005152:	2200      	movs	r2, #0
 8005154:	801a      	strh	r2, [r3, #0]
 8005156:	e00f      	b.n	8005178 <get_check_sum+0x40>
        check_sum += *pack ++;
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	1c5a      	adds	r2, r3, #1
 800515c:	607a      	str	r2, [r7, #4]
 800515e:	7819      	ldrb	r1, [r3, #0]
 8005160:	220d      	movs	r2, #13
 8005162:	18bb      	adds	r3, r7, r2
 8005164:	18ba      	adds	r2, r7, r2
 8005166:	7812      	ldrb	r2, [r2, #0]
 8005168:	188a      	adds	r2, r1, r2
 800516a:	701a      	strb	r2, [r3, #0]
    for(i = 0; i < pack_len; i ++) {
 800516c:	210e      	movs	r1, #14
 800516e:	187b      	adds	r3, r7, r1
 8005170:	881a      	ldrh	r2, [r3, #0]
 8005172:	187b      	adds	r3, r7, r1
 8005174:	3201      	adds	r2, #1
 8005176:	801a      	strh	r2, [r3, #0]
 8005178:	230e      	movs	r3, #14
 800517a:	18fa      	adds	r2, r7, r3
 800517c:	1cbb      	adds	r3, r7, #2
 800517e:	8812      	ldrh	r2, [r2, #0]
 8005180:	881b      	ldrh	r3, [r3, #0]
 8005182:	429a      	cmp	r2, r3
 8005184:	d3e8      	bcc.n	8005158 <get_check_sum+0x20>
    }
    
    return check_sum;
 8005186:	230d      	movs	r3, #13
 8005188:	18fb      	adds	r3, r7, r3
 800518a:	781b      	ldrb	r3, [r3, #0]
}
 800518c:	0018      	movs	r0, r3
 800518e:	46bd      	mov	sp, r7
 8005190:	b004      	add	sp, #16
 8005192:	bd80      	pop	{r7, pc}

08005194 <wifi_uart_write_data>:
 * @param[in] {in} 
 * @param[in] {len} 
 * @return Null
 */
static void wifi_uart_write_data(unsigned char *in, unsigned short len)
{
 8005194:	b580      	push	{r7, lr}
 8005196:	b082      	sub	sp, #8
 8005198:	af00      	add	r7, sp, #0
 800519a:	6078      	str	r0, [r7, #4]
 800519c:	000a      	movs	r2, r1
 800519e:	1cbb      	adds	r3, r7, #2
 80051a0:	801a      	strh	r2, [r3, #0]
    if((NULL == in) || (0 == len)) {
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d014      	beq.n	80051d2 <wifi_uart_write_data+0x3e>
 80051a8:	1cbb      	adds	r3, r7, #2
 80051aa:	881b      	ldrh	r3, [r3, #0]
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d010      	beq.n	80051d2 <wifi_uart_write_data+0x3e>
        return;
    }
    
    while(len --) {
 80051b0:	e007      	b.n	80051c2 <wifi_uart_write_data+0x2e>
        uart_transmit_output(*in);
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	781b      	ldrb	r3, [r3, #0]
 80051b6:	0018      	movs	r0, r3
 80051b8:	f7ff fcf6 	bl	8004ba8 <uart_transmit_output>
        in ++;
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	3301      	adds	r3, #1
 80051c0:	607b      	str	r3, [r7, #4]
    while(len --) {
 80051c2:	1cbb      	adds	r3, r7, #2
 80051c4:	881b      	ldrh	r3, [r3, #0]
 80051c6:	1cba      	adds	r2, r7, #2
 80051c8:	1e59      	subs	r1, r3, #1
 80051ca:	8011      	strh	r1, [r2, #0]
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d1f0      	bne.n	80051b2 <wifi_uart_write_data+0x1e>
 80051d0:	e000      	b.n	80051d4 <wifi_uart_write_data+0x40>
        return;
 80051d2:	46c0      	nop			; (mov r8, r8)
    }
}
 80051d4:	46bd      	mov	sp, r7
 80051d6:	b002      	add	sp, #8
 80051d8:	bd80      	pop	{r7, pc}
	...

080051dc <wifi_uart_write_frame>:
 * @param[in] {fr_ver} 
 * @param[in] {len} 
 * @return Null
 */
void wifi_uart_write_frame(unsigned char fr_type, unsigned char fr_ver, unsigned short len)
{
 80051dc:	b5b0      	push	{r4, r5, r7, lr}
 80051de:	b084      	sub	sp, #16
 80051e0:	af00      	add	r7, sp, #0
 80051e2:	0004      	movs	r4, r0
 80051e4:	0008      	movs	r0, r1
 80051e6:	0011      	movs	r1, r2
 80051e8:	1dfb      	adds	r3, r7, #7
 80051ea:	1c22      	adds	r2, r4, #0
 80051ec:	701a      	strb	r2, [r3, #0]
 80051ee:	1dbb      	adds	r3, r7, #6
 80051f0:	1c02      	adds	r2, r0, #0
 80051f2:	701a      	strb	r2, [r3, #0]
 80051f4:	1d3b      	adds	r3, r7, #4
 80051f6:	1c0a      	adds	r2, r1, #0
 80051f8:	801a      	strh	r2, [r3, #0]
    unsigned char check_sum = 0;
 80051fa:	210f      	movs	r1, #15
 80051fc:	187b      	adds	r3, r7, r1
 80051fe:	2200      	movs	r2, #0
 8005200:	701a      	strb	r2, [r3, #0]
    
    wifi_uart_tx_buf[HEAD_FIRST] = 0x55;
 8005202:	4b1f      	ldr	r3, [pc, #124]	; (8005280 <wifi_uart_write_frame+0xa4>)
 8005204:	2255      	movs	r2, #85	; 0x55
 8005206:	701a      	strb	r2, [r3, #0]
    wifi_uart_tx_buf[HEAD_SECOND] = 0xaa;
 8005208:	4b1d      	ldr	r3, [pc, #116]	; (8005280 <wifi_uart_write_frame+0xa4>)
 800520a:	22aa      	movs	r2, #170	; 0xaa
 800520c:	705a      	strb	r2, [r3, #1]
    wifi_uart_tx_buf[PROTOCOL_VERSION] = fr_ver;
 800520e:	4b1c      	ldr	r3, [pc, #112]	; (8005280 <wifi_uart_write_frame+0xa4>)
 8005210:	1dba      	adds	r2, r7, #6
 8005212:	7812      	ldrb	r2, [r2, #0]
 8005214:	709a      	strb	r2, [r3, #2]
    wifi_uart_tx_buf[FRAME_TYPE] = fr_type;
 8005216:	4b1a      	ldr	r3, [pc, #104]	; (8005280 <wifi_uart_write_frame+0xa4>)
 8005218:	1dfa      	adds	r2, r7, #7
 800521a:	7812      	ldrb	r2, [r2, #0]
 800521c:	70da      	strb	r2, [r3, #3]
    wifi_uart_tx_buf[LENGTH_HIGH] = len >> 8;
 800521e:	1d3b      	adds	r3, r7, #4
 8005220:	881b      	ldrh	r3, [r3, #0]
 8005222:	0a1b      	lsrs	r3, r3, #8
 8005224:	b29b      	uxth	r3, r3
 8005226:	b2da      	uxtb	r2, r3
 8005228:	4b15      	ldr	r3, [pc, #84]	; (8005280 <wifi_uart_write_frame+0xa4>)
 800522a:	711a      	strb	r2, [r3, #4]
    wifi_uart_tx_buf[LENGTH_LOW] = len & 0xff;
 800522c:	1d3b      	adds	r3, r7, #4
 800522e:	881b      	ldrh	r3, [r3, #0]
 8005230:	b2da      	uxtb	r2, r3
 8005232:	4b13      	ldr	r3, [pc, #76]	; (8005280 <wifi_uart_write_frame+0xa4>)
 8005234:	715a      	strb	r2, [r3, #5]
    
    len += PROTOCOL_HEAD;
 8005236:	1d3b      	adds	r3, r7, #4
 8005238:	1d3a      	adds	r2, r7, #4
 800523a:	8812      	ldrh	r2, [r2, #0]
 800523c:	3207      	adds	r2, #7
 800523e:	801a      	strh	r2, [r3, #0]
    check_sum = get_check_sum((unsigned char *)wifi_uart_tx_buf, len - 1);
 8005240:	1d3b      	adds	r3, r7, #4
 8005242:	881b      	ldrh	r3, [r3, #0]
 8005244:	3b01      	subs	r3, #1
 8005246:	b29a      	uxth	r2, r3
 8005248:	000d      	movs	r5, r1
 800524a:	187c      	adds	r4, r7, r1
 800524c:	4b0c      	ldr	r3, [pc, #48]	; (8005280 <wifi_uart_write_frame+0xa4>)
 800524e:	0011      	movs	r1, r2
 8005250:	0018      	movs	r0, r3
 8005252:	f7ff ff71 	bl	8005138 <get_check_sum>
 8005256:	0003      	movs	r3, r0
 8005258:	7023      	strb	r3, [r4, #0]
    wifi_uart_tx_buf[len - 1] = check_sum;
 800525a:	1d3b      	adds	r3, r7, #4
 800525c:	881b      	ldrh	r3, [r3, #0]
 800525e:	3b01      	subs	r3, #1
 8005260:	4a07      	ldr	r2, [pc, #28]	; (8005280 <wifi_uart_write_frame+0xa4>)
 8005262:	1979      	adds	r1, r7, r5
 8005264:	7809      	ldrb	r1, [r1, #0]
 8005266:	54d1      	strb	r1, [r2, r3]
    
    wifi_uart_write_data((unsigned char *)wifi_uart_tx_buf, len);
 8005268:	1d3b      	adds	r3, r7, #4
 800526a:	881a      	ldrh	r2, [r3, #0]
 800526c:	4b04      	ldr	r3, [pc, #16]	; (8005280 <wifi_uart_write_frame+0xa4>)
 800526e:	0011      	movs	r1, r2
 8005270:	0018      	movs	r0, r3
 8005272:	f7ff ff8f 	bl	8005194 <wifi_uart_write_data>
}
 8005276:	46c0      	nop			; (mov r8, r8)
 8005278:	46bd      	mov	sp, r7
 800527a:	b004      	add	sp, #16
 800527c:	bdb0      	pop	{r4, r5, r7, pc}
 800527e:	46c0      	nop			; (mov r8, r8)
 8005280:	200001cc 	.word	0x200001cc

08005284 <heat_beat_check>:
 * @brief  
 * @param  Null
 * @return Null
 */
static void heat_beat_check(void)
{
 8005284:	b580      	push	{r7, lr}
 8005286:	b082      	sub	sp, #8
 8005288:	af00      	add	r7, sp, #0
    unsigned char length = 0;
 800528a:	1dfb      	adds	r3, r7, #7
 800528c:	2200      	movs	r2, #0
 800528e:	701a      	strb	r2, [r3, #0]
    static unsigned char mcu_reset_state = FALSE;
    
    if(FALSE == mcu_reset_state) {
 8005290:	4b14      	ldr	r3, [pc, #80]	; (80052e4 <heat_beat_check+0x60>)
 8005292:	781b      	ldrb	r3, [r3, #0]
 8005294:	2b00      	cmp	r3, #0
 8005296:	d10e      	bne.n	80052b6 <heat_beat_check+0x32>
        length = set_wifi_uart_byte(length, FALSE);
 8005298:	1dfb      	adds	r3, r7, #7
 800529a:	781b      	ldrb	r3, [r3, #0]
 800529c:	b29b      	uxth	r3, r3
 800529e:	2100      	movs	r1, #0
 80052a0:	0018      	movs	r0, r3
 80052a2:	f7ff ff01 	bl	80050a8 <set_wifi_uart_byte>
 80052a6:	0003      	movs	r3, r0
 80052a8:	001a      	movs	r2, r3
 80052aa:	1dfb      	adds	r3, r7, #7
 80052ac:	701a      	strb	r2, [r3, #0]
        mcu_reset_state = TRUE;
 80052ae:	4b0d      	ldr	r3, [pc, #52]	; (80052e4 <heat_beat_check+0x60>)
 80052b0:	2201      	movs	r2, #1
 80052b2:	701a      	strb	r2, [r3, #0]
 80052b4:	e00a      	b.n	80052cc <heat_beat_check+0x48>
    }else {
        length = set_wifi_uart_byte(length, TRUE);
 80052b6:	1dfb      	adds	r3, r7, #7
 80052b8:	781b      	ldrb	r3, [r3, #0]
 80052ba:	b29b      	uxth	r3, r3
 80052bc:	2101      	movs	r1, #1
 80052be:	0018      	movs	r0, r3
 80052c0:	f7ff fef2 	bl	80050a8 <set_wifi_uart_byte>
 80052c4:	0003      	movs	r3, r0
 80052c6:	001a      	movs	r2, r3
 80052c8:	1dfb      	adds	r3, r7, #7
 80052ca:	701a      	strb	r2, [r3, #0]
    }
    
    wifi_uart_write_frame(HEAT_BEAT_CMD, MCU_TX_VER, length);
 80052cc:	1dfb      	adds	r3, r7, #7
 80052ce:	781b      	ldrb	r3, [r3, #0]
 80052d0:	b29b      	uxth	r3, r3
 80052d2:	001a      	movs	r2, r3
 80052d4:	2103      	movs	r1, #3
 80052d6:	2000      	movs	r0, #0
 80052d8:	f7ff ff80 	bl	80051dc <wifi_uart_write_frame>
}
 80052dc:	46c0      	nop			; (mov r8, r8)
 80052de:	46bd      	mov	sp, r7
 80052e0:	b002      	add	sp, #8
 80052e2:	bd80      	pop	{r7, pc}
 80052e4:	200000ae 	.word	0x200000ae

080052e8 <product_info_update>:
 * @brief  
 * @param  Null
 * @return Null
 */
static void product_info_update(void)
{
 80052e8:	b5b0      	push	{r4, r5, r7, lr}
 80052ea:	b084      	sub	sp, #16
 80052ec:	af00      	add	r7, sp, #0
    unsigned char length = 0;
 80052ee:	250f      	movs	r5, #15
 80052f0:	197b      	adds	r3, r7, r5
 80052f2:	2200      	movs	r2, #0
 80052f4:	701a      	strb	r2, [r3, #0]
    unsigned char str[10] = {0};
 80052f6:	1d3b      	adds	r3, r7, #4
 80052f8:	2200      	movs	r2, #0
 80052fa:	601a      	str	r2, [r3, #0]
 80052fc:	3304      	adds	r3, #4
 80052fe:	2206      	movs	r2, #6
 8005300:	2100      	movs	r1, #0
 8005302:	0018      	movs	r0, r3
 8005304:	f000 fa4e 	bl	80057a4 <memset>
    
    length = set_wifi_uart_buffer(length, "{\"p\":\"", my_strlen("{\"p\":\""));
 8005308:	197b      	adds	r3, r7, r5
 800530a:	781b      	ldrb	r3, [r3, #0]
 800530c:	b29c      	uxth	r4, r3
 800530e:	4b43      	ldr	r3, [pc, #268]	; (800541c <product_info_update+0x134>)
 8005310:	0018      	movs	r0, r3
 8005312:	f7ff f8ce 	bl	80044b2 <my_strlen>
 8005316:	0003      	movs	r3, r0
 8005318:	b29a      	uxth	r2, r3
 800531a:	4b40      	ldr	r3, [pc, #256]	; (800541c <product_info_update+0x134>)
 800531c:	0019      	movs	r1, r3
 800531e:	0020      	movs	r0, r4
 8005320:	f7ff fee2 	bl	80050e8 <set_wifi_uart_buffer>
 8005324:	0003      	movs	r3, r0
 8005326:	001a      	movs	r2, r3
 8005328:	197b      	adds	r3, r7, r5
 800532a:	701a      	strb	r2, [r3, #0]
    length = set_wifi_uart_buffer(length,(unsigned char *)PRODUCT_KEY,my_strlen((unsigned char *)PRODUCT_KEY));
 800532c:	197b      	adds	r3, r7, r5
 800532e:	781b      	ldrb	r3, [r3, #0]
 8005330:	b29c      	uxth	r4, r3
 8005332:	4b3b      	ldr	r3, [pc, #236]	; (8005420 <product_info_update+0x138>)
 8005334:	0018      	movs	r0, r3
 8005336:	f7ff f8bc 	bl	80044b2 <my_strlen>
 800533a:	0003      	movs	r3, r0
 800533c:	b29a      	uxth	r2, r3
 800533e:	4b38      	ldr	r3, [pc, #224]	; (8005420 <product_info_update+0x138>)
 8005340:	0019      	movs	r1, r3
 8005342:	0020      	movs	r0, r4
 8005344:	f7ff fed0 	bl	80050e8 <set_wifi_uart_buffer>
 8005348:	0003      	movs	r3, r0
 800534a:	001a      	movs	r2, r3
 800534c:	197b      	adds	r3, r7, r5
 800534e:	701a      	strb	r2, [r3, #0]
    length = set_wifi_uart_buffer(length, "\",\"v\":\"", my_strlen("\",\"v\":\""));
 8005350:	197b      	adds	r3, r7, r5
 8005352:	781b      	ldrb	r3, [r3, #0]
 8005354:	b29c      	uxth	r4, r3
 8005356:	4b33      	ldr	r3, [pc, #204]	; (8005424 <product_info_update+0x13c>)
 8005358:	0018      	movs	r0, r3
 800535a:	f7ff f8aa 	bl	80044b2 <my_strlen>
 800535e:	0003      	movs	r3, r0
 8005360:	b29a      	uxth	r2, r3
 8005362:	4b30      	ldr	r3, [pc, #192]	; (8005424 <product_info_update+0x13c>)
 8005364:	0019      	movs	r1, r3
 8005366:	0020      	movs	r0, r4
 8005368:	f7ff febe 	bl	80050e8 <set_wifi_uart_buffer>
 800536c:	0003      	movs	r3, r0
 800536e:	001a      	movs	r2, r3
 8005370:	197b      	adds	r3, r7, r5
 8005372:	701a      	strb	r2, [r3, #0]
    length = set_wifi_uart_buffer(length,(unsigned char *)MCU_VER,my_strlen((unsigned char *)MCU_VER));
 8005374:	197b      	adds	r3, r7, r5
 8005376:	781b      	ldrb	r3, [r3, #0]
 8005378:	b29c      	uxth	r4, r3
 800537a:	4b2b      	ldr	r3, [pc, #172]	; (8005428 <product_info_update+0x140>)
 800537c:	0018      	movs	r0, r3
 800537e:	f7ff f898 	bl	80044b2 <my_strlen>
 8005382:	0003      	movs	r3, r0
 8005384:	b29a      	uxth	r2, r3
 8005386:	4b28      	ldr	r3, [pc, #160]	; (8005428 <product_info_update+0x140>)
 8005388:	0019      	movs	r1, r3
 800538a:	0020      	movs	r0, r4
 800538c:	f7ff feac 	bl	80050e8 <set_wifi_uart_buffer>
 8005390:	0003      	movs	r3, r0
 8005392:	001a      	movs	r2, r3
 8005394:	197b      	adds	r3, r7, r5
 8005396:	701a      	strb	r2, [r3, #0]
    length = set_wifi_uart_buffer(length, "\",\"m\":", my_strlen("\",\"m\":"));
 8005398:	197b      	adds	r3, r7, r5
 800539a:	781b      	ldrb	r3, [r3, #0]
 800539c:	b29c      	uxth	r4, r3
 800539e:	4b23      	ldr	r3, [pc, #140]	; (800542c <product_info_update+0x144>)
 80053a0:	0018      	movs	r0, r3
 80053a2:	f7ff f886 	bl	80044b2 <my_strlen>
 80053a6:	0003      	movs	r3, r0
 80053a8:	b29a      	uxth	r2, r3
 80053aa:	4b20      	ldr	r3, [pc, #128]	; (800542c <product_info_update+0x144>)
 80053ac:	0019      	movs	r1, r3
 80053ae:	0020      	movs	r0, r4
 80053b0:	f7ff fe9a 	bl	80050e8 <set_wifi_uart_buffer>
 80053b4:	0003      	movs	r3, r0
 80053b6:	001a      	movs	r2, r3
 80053b8:	197b      	adds	r3, r7, r5
 80053ba:	701a      	strb	r2, [r3, #0]
    length = set_wifi_uart_buffer(length, (unsigned char *)CONFIG_MODE, my_strlen((unsigned char *)CONFIG_MODE));
 80053bc:	197b      	adds	r3, r7, r5
 80053be:	781b      	ldrb	r3, [r3, #0]
 80053c0:	b29c      	uxth	r4, r3
 80053c2:	4b1b      	ldr	r3, [pc, #108]	; (8005430 <product_info_update+0x148>)
 80053c4:	0018      	movs	r0, r3
 80053c6:	f7ff f874 	bl	80044b2 <my_strlen>
 80053ca:	0003      	movs	r3, r0
 80053cc:	b29a      	uxth	r2, r3
 80053ce:	4b18      	ldr	r3, [pc, #96]	; (8005430 <product_info_update+0x148>)
 80053d0:	0019      	movs	r1, r3
 80053d2:	0020      	movs	r0, r4
 80053d4:	f7ff fe88 	bl	80050e8 <set_wifi_uart_buffer>
 80053d8:	0003      	movs	r3, r0
 80053da:	001a      	movs	r2, r3
 80053dc:	197b      	adds	r3, r7, r5
 80053de:	701a      	strb	r2, [r3, #0]
#ifdef LONG_CONN_LOWPOWER
    sprintf((char *)str,",\"low\":%d",LONG_CONN_LOWPOWER);
    length = set_wifi_uart_buffer(length, str, my_strlen(str));
#endif
  
    length = set_wifi_uart_buffer(length, "}", my_strlen("}"));
 80053e0:	197b      	adds	r3, r7, r5
 80053e2:	781b      	ldrb	r3, [r3, #0]
 80053e4:	b29c      	uxth	r4, r3
 80053e6:	4b13      	ldr	r3, [pc, #76]	; (8005434 <product_info_update+0x14c>)
 80053e8:	0018      	movs	r0, r3
 80053ea:	f7ff f862 	bl	80044b2 <my_strlen>
 80053ee:	0003      	movs	r3, r0
 80053f0:	b29a      	uxth	r2, r3
 80053f2:	4b10      	ldr	r3, [pc, #64]	; (8005434 <product_info_update+0x14c>)
 80053f4:	0019      	movs	r1, r3
 80053f6:	0020      	movs	r0, r4
 80053f8:	f7ff fe76 	bl	80050e8 <set_wifi_uart_buffer>
 80053fc:	0003      	movs	r3, r0
 80053fe:	001a      	movs	r2, r3
 8005400:	197b      	adds	r3, r7, r5
 8005402:	701a      	strb	r2, [r3, #0]
    
    wifi_uart_write_frame(PRODUCT_INFO_CMD, MCU_TX_VER, length);
 8005404:	197b      	adds	r3, r7, r5
 8005406:	781b      	ldrb	r3, [r3, #0]
 8005408:	b29b      	uxth	r3, r3
 800540a:	001a      	movs	r2, r3
 800540c:	2103      	movs	r1, #3
 800540e:	2001      	movs	r0, #1
 8005410:	f7ff fee4 	bl	80051dc <wifi_uart_write_frame>
}
 8005414:	46c0      	nop			; (mov r8, r8)
 8005416:	46bd      	mov	sp, r7
 8005418:	b004      	add	sp, #16
 800541a:	bdb0      	pop	{r4, r5, r7, pc}
 800541c:	080060a4 	.word	0x080060a4
 8005420:	080060ac 	.word	0x080060ac
 8005424:	080060c0 	.word	0x080060c0
 8005428:	080060c8 	.word	0x080060c8
 800542c:	080060d0 	.word	0x080060d0
 8005430:	080060d8 	.word	0x080060d8
 8005434:	080060dc 	.word	0x080060dc

08005438 <get_mcu_wifi_mode>:
 * @brief  mcumcuwifi
 * @param  Null
 * @return Null
 */
static void get_mcu_wifi_mode(void)
{
 8005438:	b580      	push	{r7, lr}
 800543a:	b082      	sub	sp, #8
 800543c:	af00      	add	r7, sp, #0
    unsigned char length = 0;
 800543e:	1dfb      	adds	r3, r7, #7
 8005440:	2200      	movs	r2, #0
 8005442:	701a      	strb	r2, [r3, #0]
    length = set_wifi_uart_byte(length, WF_RESERT_KEY);
#else                                                           
    //No need to process data
#endif
    
    wifi_uart_write_frame(WORK_MODE_CMD, MCU_TX_VER, length);
 8005444:	1dfb      	adds	r3, r7, #7
 8005446:	781b      	ldrb	r3, [r3, #0]
 8005448:	b29b      	uxth	r3, r3
 800544a:	001a      	movs	r2, r3
 800544c:	2103      	movs	r1, #3
 800544e:	2002      	movs	r0, #2
 8005450:	f7ff fec4 	bl	80051dc <wifi_uart_write_frame>
}
 8005454:	46c0      	nop			; (mov r8, r8)
 8005456:	46bd      	mov	sp, r7
 8005458:	b002      	add	sp, #8
 800545a:	bd80      	pop	{r7, pc}

0800545c <get_dowmload_dpid_index>:
 * @brief  DPID
 * @param[in] {dpid} dpid
 * @return dp
 */
static unsigned char get_dowmload_dpid_index(unsigned char dpid)
{
 800545c:	b590      	push	{r4, r7, lr}
 800545e:	b085      	sub	sp, #20
 8005460:	af00      	add	r7, sp, #0
 8005462:	0002      	movs	r2, r0
 8005464:	1dfb      	adds	r3, r7, #7
 8005466:	701a      	strb	r2, [r3, #0]
    unsigned char index;
    unsigned char total = get_download_cmd_total();
 8005468:	230e      	movs	r3, #14
 800546a:	18fc      	adds	r4, r7, r3
 800546c:	f7ff fe08 	bl	8005080 <get_download_cmd_total>
 8005470:	0003      	movs	r3, r0
 8005472:	7023      	strb	r3, [r4, #0]
    
    for(index = 0; index < total; index ++) {
 8005474:	230f      	movs	r3, #15
 8005476:	18fb      	adds	r3, r7, r3
 8005478:	2200      	movs	r2, #0
 800547a:	701a      	strb	r2, [r3, #0]
 800547c:	e00e      	b.n	800549c <get_dowmload_dpid_index+0x40>
        if(download_cmd[index].dp_id == dpid) {
 800547e:	210f      	movs	r1, #15
 8005480:	187b      	adds	r3, r7, r1
 8005482:	781a      	ldrb	r2, [r3, #0]
 8005484:	4b0e      	ldr	r3, [pc, #56]	; (80054c0 <get_dowmload_dpid_index+0x64>)
 8005486:	0052      	lsls	r2, r2, #1
 8005488:	5cd3      	ldrb	r3, [r2, r3]
 800548a:	1dfa      	adds	r2, r7, #7
 800548c:	7812      	ldrb	r2, [r2, #0]
 800548e:	429a      	cmp	r2, r3
 8005490:	d00d      	beq.n	80054ae <get_dowmload_dpid_index+0x52>
    for(index = 0; index < total; index ++) {
 8005492:	187b      	adds	r3, r7, r1
 8005494:	781a      	ldrb	r2, [r3, #0]
 8005496:	187b      	adds	r3, r7, r1
 8005498:	3201      	adds	r2, #1
 800549a:	701a      	strb	r2, [r3, #0]
 800549c:	230f      	movs	r3, #15
 800549e:	18fa      	adds	r2, r7, r3
 80054a0:	230e      	movs	r3, #14
 80054a2:	18fb      	adds	r3, r7, r3
 80054a4:	7812      	ldrb	r2, [r2, #0]
 80054a6:	781b      	ldrb	r3, [r3, #0]
 80054a8:	429a      	cmp	r2, r3
 80054aa:	d3e8      	bcc.n	800547e <get_dowmload_dpid_index+0x22>
 80054ac:	e000      	b.n	80054b0 <get_dowmload_dpid_index+0x54>
            break;
 80054ae:	46c0      	nop			; (mov r8, r8)
        }
    }
    
    return index;
 80054b0:	230f      	movs	r3, #15
 80054b2:	18fb      	adds	r3, r7, r3
 80054b4:	781b      	ldrb	r3, [r3, #0]
}
 80054b6:	0018      	movs	r0, r3
 80054b8:	46bd      	mov	sp, r7
 80054ba:	b005      	add	sp, #20
 80054bc:	bd90      	pop	{r4, r7, pc}
 80054be:	46c0      	nop			; (mov r8, r8)
 80054c0:	080069d0 	.word	0x080069d0

080054c4 <data_point_handle>:
 * @brief  
 * @param[in] {value} 
 * @return 
 */
static unsigned char data_point_handle(const unsigned char value[])
{
 80054c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80054c6:	b085      	sub	sp, #20
 80054c8:	af00      	add	r7, sp, #0
 80054ca:	6078      	str	r0, [r7, #4]
    unsigned char dp_id,index;
    unsigned char dp_type;
    unsigned char ret;
    unsigned short dp_len;
    
    dp_id = value[0];
 80054cc:	250f      	movs	r5, #15
 80054ce:	197b      	adds	r3, r7, r5
 80054d0:	687a      	ldr	r2, [r7, #4]
 80054d2:	7812      	ldrb	r2, [r2, #0]
 80054d4:	701a      	strb	r2, [r3, #0]
    dp_type = value[1];
 80054d6:	260e      	movs	r6, #14
 80054d8:	19bb      	adds	r3, r7, r6
 80054da:	687a      	ldr	r2, [r7, #4]
 80054dc:	7852      	ldrb	r2, [r2, #1]
 80054de:	701a      	strb	r2, [r3, #0]
    dp_len = value[2] * 0x100;
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	3302      	adds	r3, #2
 80054e4:	781b      	ldrb	r3, [r3, #0]
 80054e6:	b29a      	uxth	r2, r3
 80054e8:	200c      	movs	r0, #12
 80054ea:	183b      	adds	r3, r7, r0
 80054ec:	0212      	lsls	r2, r2, #8
 80054ee:	801a      	strh	r2, [r3, #0]
    dp_len += value[3];
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	3303      	adds	r3, #3
 80054f4:	781b      	ldrb	r3, [r3, #0]
 80054f6:	b299      	uxth	r1, r3
 80054f8:	183b      	adds	r3, r7, r0
 80054fa:	183a      	adds	r2, r7, r0
 80054fc:	8812      	ldrh	r2, [r2, #0]
 80054fe:	188a      	adds	r2, r1, r2
 8005500:	801a      	strh	r2, [r3, #0]
    
    index = get_dowmload_dpid_index(dp_id);
 8005502:	230b      	movs	r3, #11
 8005504:	18fc      	adds	r4, r7, r3
 8005506:	197b      	adds	r3, r7, r5
 8005508:	781b      	ldrb	r3, [r3, #0]
 800550a:	0018      	movs	r0, r3
 800550c:	f7ff ffa6 	bl	800545c <get_dowmload_dpid_index>
 8005510:	0003      	movs	r3, r0
 8005512:	7023      	strb	r3, [r4, #0]

    if(dp_type != download_cmd[index].dp_type) {
 8005514:	230b      	movs	r3, #11
 8005516:	18fb      	adds	r3, r7, r3
 8005518:	781b      	ldrb	r3, [r3, #0]
 800551a:	4a10      	ldr	r2, [pc, #64]	; (800555c <data_point_handle+0x98>)
 800551c:	005b      	lsls	r3, r3, #1
 800551e:	18d3      	adds	r3, r2, r3
 8005520:	3301      	adds	r3, #1
 8005522:	781b      	ldrb	r3, [r3, #0]
 8005524:	19ba      	adds	r2, r7, r6
 8005526:	7812      	ldrb	r2, [r2, #0]
 8005528:	429a      	cmp	r2, r3
 800552a:	d001      	beq.n	8005530 <data_point_handle+0x6c>
        //
        return FALSE;
 800552c:	2300      	movs	r3, #0
 800552e:	e010      	b.n	8005552 <data_point_handle+0x8e>
    }else {
        ret = dp_download_handle(dp_id,value + 4,dp_len);
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	1d19      	adds	r1, r3, #4
 8005534:	250a      	movs	r5, #10
 8005536:	197c      	adds	r4, r7, r5
 8005538:	230c      	movs	r3, #12
 800553a:	18fb      	adds	r3, r7, r3
 800553c:	881a      	ldrh	r2, [r3, #0]
 800553e:	230f      	movs	r3, #15
 8005540:	18fb      	adds	r3, r7, r3
 8005542:	781b      	ldrb	r3, [r3, #0]
 8005544:	0018      	movs	r0, r3
 8005546:	f7ff fcf7 	bl	8004f38 <dp_download_handle>
 800554a:	0003      	movs	r3, r0
 800554c:	7023      	strb	r3, [r4, #0]
    }
    
    return ret;
 800554e:	197b      	adds	r3, r7, r5
 8005550:	781b      	ldrb	r3, [r3, #0]
}
 8005552:	0018      	movs	r0, r3
 8005554:	46bd      	mov	sp, r7
 8005556:	b005      	add	sp, #20
 8005558:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800555a:	46c0      	nop			; (mov r8, r8)
 800555c:	080069d0 	.word	0x080069d0

08005560 <data_handle>:
 * @brief  
 * @param[in] {offset} 
 * @return Null
 */
void data_handle(unsigned short offset)
{
 8005560:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005562:	b087      	sub	sp, #28
 8005564:	af00      	add	r7, sp, #0
 8005566:	0002      	movs	r2, r0
 8005568:	1dbb      	adds	r3, r7, #6
 800556a:	801a      	strh	r2, [r3, #0]
    unsigned short dp_len;
#endif
  
    unsigned char ret;
    unsigned short i,total_len;
    unsigned char cmd_type = wifi_data_process_buf[offset + FRAME_TYPE];
 800556c:	1dbb      	adds	r3, r7, #6
 800556e:	881b      	ldrh	r3, [r3, #0]
 8005570:	1cda      	adds	r2, r3, #3
 8005572:	2015      	movs	r0, #21
 8005574:	183b      	adds	r3, r7, r0
 8005576:	4954      	ldr	r1, [pc, #336]	; (80056c8 <data_handle+0x168>)
 8005578:	5c8a      	ldrb	r2, [r1, r2]
 800557a:	701a      	strb	r2, [r3, #0]
    static unsigned short file_package_size = 0;                                //
    static unsigned char file_download_flag = 0;                                //
    unsigned int file_download_size = 0;
#endif

    switch(cmd_type)
 800557c:	183b      	adds	r3, r7, r0
 800557e:	781b      	ldrb	r3, [r3, #0]
 8005580:	2b0e      	cmp	r3, #14
 8005582:	d900      	bls.n	8005586 <data_handle+0x26>
 8005584:	e09a      	b.n	80056bc <data_handle+0x15c>
 8005586:	009a      	lsls	r2, r3, #2
 8005588:	4b50      	ldr	r3, [pc, #320]	; (80056cc <data_handle+0x16c>)
 800558a:	18d3      	adds	r3, r2, r3
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	469f      	mov	pc, r3
    {
        case HEAT_BEAT_CMD:                                     //
            heat_beat_check();
 8005590:	f7ff fe78 	bl	8005284 <heat_beat_check>
        break;
 8005594:	e093      	b.n	80056be <data_handle+0x15e>
    
        case PRODUCT_INFO_CMD:                                  //
            product_info_update();
 8005596:	f7ff fea7 	bl	80052e8 <product_info_update>
        break;
 800559a:	e090      	b.n	80056be <data_handle+0x15e>
    
        case WORK_MODE_CMD:                                     //MCU
            get_mcu_wifi_mode();
 800559c:	f7ff ff4c 	bl	8005438 <get_mcu_wifi_mode>
        break;
 80055a0:	e08d      	b.n	80056be <data_handle+0x15e>
    
#ifndef WIFI_CONTROL_SELF_MODE
        case WIFI_STATE_CMD:                                    //wifi	
            wifi_work_state = wifi_data_process_buf[offset + DATA_START];
 80055a2:	1dbb      	adds	r3, r7, #6
 80055a4:	881b      	ldrh	r3, [r3, #0]
 80055a6:	3306      	adds	r3, #6
 80055a8:	4a47      	ldr	r2, [pc, #284]	; (80056c8 <data_handle+0x168>)
 80055aa:	5cd3      	ldrb	r3, [r2, r3]
 80055ac:	b2da      	uxtb	r2, r3
 80055ae:	4b48      	ldr	r3, [pc, #288]	; (80056d0 <data_handle+0x170>)
 80055b0:	701a      	strb	r2, [r3, #0]
            wifi_uart_write_frame(WIFI_STATE_CMD, MCU_TX_VER, 0);
 80055b2:	2200      	movs	r2, #0
 80055b4:	2103      	movs	r1, #3
 80055b6:	2003      	movs	r0, #3
 80055b8:	f7ff fe10 	bl	80051dc <wifi_uart_write_frame>
            if(wifi_work_state == WIFI_CONNECTED && isWoSend == 0) { //WIFI
                mcu_open_weather();
                isWoSend = 1;
            }
#endif
        break;
 80055bc:	e07f      	b.n	80056be <data_handle+0x15e>

        case WIFI_RESET_CMD:                                    //wifi(wifi)
            reset_wifi_flag = RESET_WIFI_SUCCESS;
 80055be:	4b45      	ldr	r3, [pc, #276]	; (80056d4 <data_handle+0x174>)
 80055c0:	2201      	movs	r2, #1
 80055c2:	701a      	strb	r2, [r3, #0]
        break;
 80055c4:	e07b      	b.n	80056be <data_handle+0x15e>
    
        case WIFI_MODE_CMD:                                     //smartconfig/AP(wifi)	
            set_wifimode_flag = SET_WIFICONFIG_SUCCESS;
 80055c6:	4b44      	ldr	r3, [pc, #272]	; (80056d8 <data_handle+0x178>)
 80055c8:	2201      	movs	r2, #1
 80055ca:	701a      	strb	r2, [r3, #0]
        break;
 80055cc:	e077      	b.n	80056be <data_handle+0x15e>
#endif
    
        case DATA_QUERT_CMD:                                    //
            total_len = (wifi_data_process_buf[offset + LENGTH_HIGH] << 8) | wifi_data_process_buf[offset + LENGTH_LOW];
 80055ce:	1dbb      	adds	r3, r7, #6
 80055d0:	881b      	ldrh	r3, [r3, #0]
 80055d2:	3304      	adds	r3, #4
 80055d4:	4a3c      	ldr	r2, [pc, #240]	; (80056c8 <data_handle+0x168>)
 80055d6:	5cd3      	ldrb	r3, [r2, r3]
 80055d8:	b2db      	uxtb	r3, r3
 80055da:	021b      	lsls	r3, r3, #8
 80055dc:	b21a      	sxth	r2, r3
 80055de:	1dbb      	adds	r3, r7, #6
 80055e0:	881b      	ldrh	r3, [r3, #0]
 80055e2:	3305      	adds	r3, #5
 80055e4:	4938      	ldr	r1, [pc, #224]	; (80056c8 <data_handle+0x168>)
 80055e6:	5ccb      	ldrb	r3, [r1, r3]
 80055e8:	b2db      	uxtb	r3, r3
 80055ea:	b21b      	sxth	r3, r3
 80055ec:	4313      	orrs	r3, r2
 80055ee:	b21a      	sxth	r2, r3
 80055f0:	2310      	movs	r3, #16
 80055f2:	18fb      	adds	r3, r7, r3
 80055f4:	801a      	strh	r2, [r3, #0]
    
            for(i = 0;i < total_len; ) {
 80055f6:	2316      	movs	r3, #22
 80055f8:	18fb      	adds	r3, r7, r3
 80055fa:	2200      	movs	r2, #0
 80055fc:	801a      	strh	r2, [r3, #0]
 80055fe:	e038      	b.n	8005672 <data_handle+0x112>
                dp_len = wifi_data_process_buf[offset + DATA_START + i + 2] * 0x100;
 8005600:	1dbb      	adds	r3, r7, #6
 8005602:	881b      	ldrh	r3, [r3, #0]
 8005604:	1d9a      	adds	r2, r3, #6
 8005606:	2016      	movs	r0, #22
 8005608:	183b      	adds	r3, r7, r0
 800560a:	881b      	ldrh	r3, [r3, #0]
 800560c:	18d3      	adds	r3, r2, r3
 800560e:	3302      	adds	r3, #2
 8005610:	4a2d      	ldr	r2, [pc, #180]	; (80056c8 <data_handle+0x168>)
 8005612:	5cd3      	ldrb	r3, [r2, r3]
 8005614:	b2db      	uxtb	r3, r3
 8005616:	b29a      	uxth	r2, r3
 8005618:	260e      	movs	r6, #14
 800561a:	19bb      	adds	r3, r7, r6
 800561c:	0212      	lsls	r2, r2, #8
 800561e:	801a      	strh	r2, [r3, #0]
                dp_len += wifi_data_process_buf[offset + DATA_START + i + 3];
 8005620:	1dbb      	adds	r3, r7, #6
 8005622:	881b      	ldrh	r3, [r3, #0]
 8005624:	1d9a      	adds	r2, r3, #6
 8005626:	183b      	adds	r3, r7, r0
 8005628:	881b      	ldrh	r3, [r3, #0]
 800562a:	18d3      	adds	r3, r2, r3
 800562c:	3303      	adds	r3, #3
 800562e:	4a26      	ldr	r2, [pc, #152]	; (80056c8 <data_handle+0x168>)
 8005630:	5cd3      	ldrb	r3, [r2, r3]
 8005632:	b2db      	uxtb	r3, r3
 8005634:	b299      	uxth	r1, r3
 8005636:	19bb      	adds	r3, r7, r6
 8005638:	19ba      	adds	r2, r7, r6
 800563a:	8812      	ldrh	r2, [r2, #0]
 800563c:	188a      	adds	r2, r1, r2
 800563e:	801a      	strh	r2, [r3, #0]
                //
                ret = data_point_handle((unsigned char *)wifi_data_process_buf + offset + DATA_START + i);
 8005640:	1dbb      	adds	r3, r7, #6
 8005642:	881a      	ldrh	r2, [r3, #0]
 8005644:	0005      	movs	r5, r0
 8005646:	183b      	adds	r3, r7, r0
 8005648:	881b      	ldrh	r3, [r3, #0]
 800564a:	18d3      	adds	r3, r2, r3
 800564c:	1d9a      	adds	r2, r3, #6
 800564e:	4b1e      	ldr	r3, [pc, #120]	; (80056c8 <data_handle+0x168>)
 8005650:	18d3      	adds	r3, r2, r3
 8005652:	220d      	movs	r2, #13
 8005654:	18bc      	adds	r4, r7, r2
 8005656:	0018      	movs	r0, r3
 8005658:	f7ff ff34 	bl	80054c4 <data_point_handle>
 800565c:	0003      	movs	r3, r0
 800565e:	7023      	strb	r3, [r4, #0]
                    //
                }else {
                    //
                }
      
                i += (dp_len + 4);
 8005660:	19ba      	adds	r2, r7, r6
 8005662:	197b      	adds	r3, r7, r5
 8005664:	8812      	ldrh	r2, [r2, #0]
 8005666:	881b      	ldrh	r3, [r3, #0]
 8005668:	18d3      	adds	r3, r2, r3
 800566a:	b29a      	uxth	r2, r3
 800566c:	197b      	adds	r3, r7, r5
 800566e:	3204      	adds	r2, #4
 8005670:	801a      	strh	r2, [r3, #0]
            for(i = 0;i < total_len; ) {
 8005672:	2316      	movs	r3, #22
 8005674:	18fa      	adds	r2, r7, r3
 8005676:	2310      	movs	r3, #16
 8005678:	18fb      	adds	r3, r7, r3
 800567a:	8812      	ldrh	r2, [r2, #0]
 800567c:	881b      	ldrh	r3, [r3, #0]
 800567e:	429a      	cmp	r2, r3
 8005680:	d3be      	bcc.n	8005600 <data_handle+0xa0>
            }
        break;
 8005682:	e01c      	b.n	80056be <data_handle+0x15e>
    
        case STATE_QUERY_CMD:                                   //
            all_data_update();                               
 8005684:	f7ff faa4 	bl	8004bd0 <all_data_update>
        break;
 8005688:	e019      	b.n	80056be <data_handle+0x15e>
        break;
#endif
 
#ifdef WIFI_TEST_ENABLE
        case WIFI_TEST_CMD:                                     //wifi
            result = wifi_data_process_buf[offset + DATA_START];
 800568a:	1dbb      	adds	r3, r7, #6
 800568c:	881b      	ldrh	r3, [r3, #0]
 800568e:	1d9a      	adds	r2, r3, #6
 8005690:	2014      	movs	r0, #20
 8005692:	183b      	adds	r3, r7, r0
 8005694:	490c      	ldr	r1, [pc, #48]	; (80056c8 <data_handle+0x168>)
 8005696:	5c8a      	ldrb	r2, [r1, r2]
 8005698:	701a      	strb	r2, [r3, #0]
            rssi = wifi_data_process_buf[offset + DATA_START + 1];
 800569a:	1dbb      	adds	r3, r7, #6
 800569c:	881b      	ldrh	r3, [r3, #0]
 800569e:	1dda      	adds	r2, r3, #7
 80056a0:	2413      	movs	r4, #19
 80056a2:	193b      	adds	r3, r7, r4
 80056a4:	4908      	ldr	r1, [pc, #32]	; (80056c8 <data_handle+0x168>)
 80056a6:	5c8a      	ldrb	r2, [r1, r2]
 80056a8:	701a      	strb	r2, [r3, #0]
            wifi_test_result(result, rssi);
 80056aa:	193b      	adds	r3, r7, r4
 80056ac:	781a      	ldrb	r2, [r3, #0]
 80056ae:	183b      	adds	r3, r7, r0
 80056b0:	781b      	ldrb	r3, [r3, #0]
 80056b2:	0011      	movs	r1, r2
 80056b4:	0018      	movs	r0, r3
 80056b6:	f7ff fce9 	bl	800508c <wifi_test_result>
        break;
 80056ba:	e000      	b.n	80056be <data_handle+0x15e>
            voice_module_extend_fun((unsigned char *)(wifi_data_process_buf + offset + DATA_START), total_len);
        break;
#endif
        

        default:break;
 80056bc:	46c0      	nop			; (mov r8, r8)
    }
}
 80056be:	46c0      	nop			; (mov r8, r8)
 80056c0:	46bd      	mov	sp, r7
 80056c2:	b007      	add	sp, #28
 80056c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80056c6:	46c0      	nop			; (mov r8, r8)
 80056c8:	2000018c 	.word	0x2000018c
 80056cc:	08006a4c 	.word	0x08006a4c
 80056d0:	20000203 	.word	0x20000203
 80056d4:	20000204 	.word	0x20000204
 80056d8:	200001ab 	.word	0x200001ab

080056dc <with_data_rxbuff>:
 * @brief  
 * @param  Null
 * @return 
 */
unsigned char with_data_rxbuff(void)
{
 80056dc:	b580      	push	{r7, lr}
 80056de:	af00      	add	r7, sp, #0
    if(rx_buf_in != rx_buf_out)
 80056e0:	4b05      	ldr	r3, [pc, #20]	; (80056f8 <with_data_rxbuff+0x1c>)
 80056e2:	681a      	ldr	r2, [r3, #0]
 80056e4:	4b05      	ldr	r3, [pc, #20]	; (80056fc <with_data_rxbuff+0x20>)
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	429a      	cmp	r2, r3
 80056ea:	d001      	beq.n	80056f0 <with_data_rxbuff+0x14>
        return 1;
 80056ec:	2301      	movs	r3, #1
 80056ee:	e000      	b.n	80056f2 <with_data_rxbuff+0x16>
    else
        return 0;
 80056f0:	2300      	movs	r3, #0
}
 80056f2:	0018      	movs	r0, r3
 80056f4:	46bd      	mov	sp, r7
 80056f6:	bd80      	pop	{r7, pc}
 80056f8:	200001ac 	.word	0x200001ac
 80056fc:	200001c8 	.word	0x200001c8

08005700 <take_byte_rxbuff>:
 * @brief  1
 * @param  Null
 * @return Read the data
 */
unsigned char take_byte_rxbuff(void)
{
 8005700:	b580      	push	{r7, lr}
 8005702:	b082      	sub	sp, #8
 8005704:	af00      	add	r7, sp, #0
    unsigned char value;
    
    if(rx_buf_out != rx_buf_in) {
 8005706:	4b0e      	ldr	r3, [pc, #56]	; (8005740 <take_byte_rxbuff+0x40>)
 8005708:	681a      	ldr	r2, [r3, #0]
 800570a:	4b0e      	ldr	r3, [pc, #56]	; (8005744 <take_byte_rxbuff+0x44>)
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	429a      	cmp	r2, r3
 8005710:	d00f      	beq.n	8005732 <take_byte_rxbuff+0x32>
        //
        if(rx_buf_out >= (unsigned char *)(wifi_uart_rx_buf + sizeof(wifi_uart_rx_buf))) {
 8005712:	4b0b      	ldr	r3, [pc, #44]	; (8005740 <take_byte_rxbuff+0x40>)
 8005714:	681a      	ldr	r2, [r3, #0]
 8005716:	4b0c      	ldr	r3, [pc, #48]	; (8005748 <take_byte_rxbuff+0x48>)
 8005718:	429a      	cmp	r2, r3
 800571a:	d302      	bcc.n	8005722 <take_byte_rxbuff+0x22>
            //
            rx_buf_out = (unsigned char *)(wifi_uart_rx_buf);
 800571c:	4b08      	ldr	r3, [pc, #32]	; (8005740 <take_byte_rxbuff+0x40>)
 800571e:	4a0b      	ldr	r2, [pc, #44]	; (800574c <take_byte_rxbuff+0x4c>)
 8005720:	601a      	str	r2, [r3, #0]
        }
        
        value = *rx_buf_out ++;   
 8005722:	4b07      	ldr	r3, [pc, #28]	; (8005740 <take_byte_rxbuff+0x40>)
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	1c59      	adds	r1, r3, #1
 8005728:	4a05      	ldr	r2, [pc, #20]	; (8005740 <take_byte_rxbuff+0x40>)
 800572a:	6011      	str	r1, [r2, #0]
 800572c:	1dfa      	adds	r2, r7, #7
 800572e:	781b      	ldrb	r3, [r3, #0]
 8005730:	7013      	strb	r3, [r2, #0]
    }
    
    return value;
 8005732:	1dfb      	adds	r3, r7, #7
 8005734:	781b      	ldrb	r3, [r3, #0]
}
 8005736:	0018      	movs	r0, r3
 8005738:	46bd      	mov	sp, r7
 800573a:	b002      	add	sp, #8
 800573c:	bd80      	pop	{r7, pc}
 800573e:	46c0      	nop			; (mov r8, r8)
 8005740:	200001c8 	.word	0x200001c8
 8005744:	200001ac 	.word	0x200001ac
 8005748:	200001c7 	.word	0x200001c7
 800574c:	200001b0 	.word	0x200001b0

08005750 <__errno>:
 8005750:	4b01      	ldr	r3, [pc, #4]	; (8005758 <__errno+0x8>)
 8005752:	6818      	ldr	r0, [r3, #0]
 8005754:	4770      	bx	lr
 8005756:	46c0      	nop			; (mov r8, r8)
 8005758:	20000028 	.word	0x20000028

0800575c <__libc_init_array>:
 800575c:	b570      	push	{r4, r5, r6, lr}
 800575e:	2600      	movs	r6, #0
 8005760:	4d0c      	ldr	r5, [pc, #48]	; (8005794 <__libc_init_array+0x38>)
 8005762:	4c0d      	ldr	r4, [pc, #52]	; (8005798 <__libc_init_array+0x3c>)
 8005764:	1b64      	subs	r4, r4, r5
 8005766:	10a4      	asrs	r4, r4, #2
 8005768:	42a6      	cmp	r6, r4
 800576a:	d109      	bne.n	8005780 <__libc_init_array+0x24>
 800576c:	2600      	movs	r6, #0
 800576e:	f000 fc47 	bl	8006000 <_init>
 8005772:	4d0a      	ldr	r5, [pc, #40]	; (800579c <__libc_init_array+0x40>)
 8005774:	4c0a      	ldr	r4, [pc, #40]	; (80057a0 <__libc_init_array+0x44>)
 8005776:	1b64      	subs	r4, r4, r5
 8005778:	10a4      	asrs	r4, r4, #2
 800577a:	42a6      	cmp	r6, r4
 800577c:	d105      	bne.n	800578a <__libc_init_array+0x2e>
 800577e:	bd70      	pop	{r4, r5, r6, pc}
 8005780:	00b3      	lsls	r3, r6, #2
 8005782:	58eb      	ldr	r3, [r5, r3]
 8005784:	4798      	blx	r3
 8005786:	3601      	adds	r6, #1
 8005788:	e7ee      	b.n	8005768 <__libc_init_array+0xc>
 800578a:	00b3      	lsls	r3, r6, #2
 800578c:	58eb      	ldr	r3, [r5, r3]
 800578e:	4798      	blx	r3
 8005790:	3601      	adds	r6, #1
 8005792:	e7f2      	b.n	800577a <__libc_init_array+0x1e>
 8005794:	08006abc 	.word	0x08006abc
 8005798:	08006abc 	.word	0x08006abc
 800579c:	08006abc 	.word	0x08006abc
 80057a0:	08006ac0 	.word	0x08006ac0

080057a4 <memset>:
 80057a4:	0003      	movs	r3, r0
 80057a6:	1882      	adds	r2, r0, r2
 80057a8:	4293      	cmp	r3, r2
 80057aa:	d100      	bne.n	80057ae <memset+0xa>
 80057ac:	4770      	bx	lr
 80057ae:	7019      	strb	r1, [r3, #0]
 80057b0:	3301      	adds	r3, #1
 80057b2:	e7f9      	b.n	80057a8 <memset+0x4>

080057b4 <siprintf>:
 80057b4:	b40e      	push	{r1, r2, r3}
 80057b6:	b500      	push	{lr}
 80057b8:	490b      	ldr	r1, [pc, #44]	; (80057e8 <siprintf+0x34>)
 80057ba:	b09c      	sub	sp, #112	; 0x70
 80057bc:	ab1d      	add	r3, sp, #116	; 0x74
 80057be:	9002      	str	r0, [sp, #8]
 80057c0:	9006      	str	r0, [sp, #24]
 80057c2:	9107      	str	r1, [sp, #28]
 80057c4:	9104      	str	r1, [sp, #16]
 80057c6:	4809      	ldr	r0, [pc, #36]	; (80057ec <siprintf+0x38>)
 80057c8:	4909      	ldr	r1, [pc, #36]	; (80057f0 <siprintf+0x3c>)
 80057ca:	cb04      	ldmia	r3!, {r2}
 80057cc:	9105      	str	r1, [sp, #20]
 80057ce:	6800      	ldr	r0, [r0, #0]
 80057d0:	a902      	add	r1, sp, #8
 80057d2:	9301      	str	r3, [sp, #4]
 80057d4:	f000 f870 	bl	80058b8 <_svfiprintf_r>
 80057d8:	2300      	movs	r3, #0
 80057da:	9a02      	ldr	r2, [sp, #8]
 80057dc:	7013      	strb	r3, [r2, #0]
 80057de:	b01c      	add	sp, #112	; 0x70
 80057e0:	bc08      	pop	{r3}
 80057e2:	b003      	add	sp, #12
 80057e4:	4718      	bx	r3
 80057e6:	46c0      	nop			; (mov r8, r8)
 80057e8:	7fffffff 	.word	0x7fffffff
 80057ec:	20000028 	.word	0x20000028
 80057f0:	ffff0208 	.word	0xffff0208

080057f4 <__ssputs_r>:
 80057f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80057f6:	688e      	ldr	r6, [r1, #8]
 80057f8:	b085      	sub	sp, #20
 80057fa:	0007      	movs	r7, r0
 80057fc:	000c      	movs	r4, r1
 80057fe:	9203      	str	r2, [sp, #12]
 8005800:	9301      	str	r3, [sp, #4]
 8005802:	429e      	cmp	r6, r3
 8005804:	d83c      	bhi.n	8005880 <__ssputs_r+0x8c>
 8005806:	2390      	movs	r3, #144	; 0x90
 8005808:	898a      	ldrh	r2, [r1, #12]
 800580a:	00db      	lsls	r3, r3, #3
 800580c:	421a      	tst	r2, r3
 800580e:	d034      	beq.n	800587a <__ssputs_r+0x86>
 8005810:	2503      	movs	r5, #3
 8005812:	6909      	ldr	r1, [r1, #16]
 8005814:	6823      	ldr	r3, [r4, #0]
 8005816:	1a5b      	subs	r3, r3, r1
 8005818:	9302      	str	r3, [sp, #8]
 800581a:	6963      	ldr	r3, [r4, #20]
 800581c:	9802      	ldr	r0, [sp, #8]
 800581e:	435d      	muls	r5, r3
 8005820:	0feb      	lsrs	r3, r5, #31
 8005822:	195d      	adds	r5, r3, r5
 8005824:	9b01      	ldr	r3, [sp, #4]
 8005826:	106d      	asrs	r5, r5, #1
 8005828:	3301      	adds	r3, #1
 800582a:	181b      	adds	r3, r3, r0
 800582c:	42ab      	cmp	r3, r5
 800582e:	d900      	bls.n	8005832 <__ssputs_r+0x3e>
 8005830:	001d      	movs	r5, r3
 8005832:	0553      	lsls	r3, r2, #21
 8005834:	d532      	bpl.n	800589c <__ssputs_r+0xa8>
 8005836:	0029      	movs	r1, r5
 8005838:	0038      	movs	r0, r7
 800583a:	f000 fb31 	bl	8005ea0 <_malloc_r>
 800583e:	1e06      	subs	r6, r0, #0
 8005840:	d109      	bne.n	8005856 <__ssputs_r+0x62>
 8005842:	230c      	movs	r3, #12
 8005844:	603b      	str	r3, [r7, #0]
 8005846:	2340      	movs	r3, #64	; 0x40
 8005848:	2001      	movs	r0, #1
 800584a:	89a2      	ldrh	r2, [r4, #12]
 800584c:	4240      	negs	r0, r0
 800584e:	4313      	orrs	r3, r2
 8005850:	81a3      	strh	r3, [r4, #12]
 8005852:	b005      	add	sp, #20
 8005854:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005856:	9a02      	ldr	r2, [sp, #8]
 8005858:	6921      	ldr	r1, [r4, #16]
 800585a:	f000 faba 	bl	8005dd2 <memcpy>
 800585e:	89a3      	ldrh	r3, [r4, #12]
 8005860:	4a14      	ldr	r2, [pc, #80]	; (80058b4 <__ssputs_r+0xc0>)
 8005862:	401a      	ands	r2, r3
 8005864:	2380      	movs	r3, #128	; 0x80
 8005866:	4313      	orrs	r3, r2
 8005868:	81a3      	strh	r3, [r4, #12]
 800586a:	9b02      	ldr	r3, [sp, #8]
 800586c:	6126      	str	r6, [r4, #16]
 800586e:	18f6      	adds	r6, r6, r3
 8005870:	6026      	str	r6, [r4, #0]
 8005872:	6165      	str	r5, [r4, #20]
 8005874:	9e01      	ldr	r6, [sp, #4]
 8005876:	1aed      	subs	r5, r5, r3
 8005878:	60a5      	str	r5, [r4, #8]
 800587a:	9b01      	ldr	r3, [sp, #4]
 800587c:	429e      	cmp	r6, r3
 800587e:	d900      	bls.n	8005882 <__ssputs_r+0x8e>
 8005880:	9e01      	ldr	r6, [sp, #4]
 8005882:	0032      	movs	r2, r6
 8005884:	9903      	ldr	r1, [sp, #12]
 8005886:	6820      	ldr	r0, [r4, #0]
 8005888:	f000 faac 	bl	8005de4 <memmove>
 800588c:	68a3      	ldr	r3, [r4, #8]
 800588e:	2000      	movs	r0, #0
 8005890:	1b9b      	subs	r3, r3, r6
 8005892:	60a3      	str	r3, [r4, #8]
 8005894:	6823      	ldr	r3, [r4, #0]
 8005896:	199e      	adds	r6, r3, r6
 8005898:	6026      	str	r6, [r4, #0]
 800589a:	e7da      	b.n	8005852 <__ssputs_r+0x5e>
 800589c:	002a      	movs	r2, r5
 800589e:	0038      	movs	r0, r7
 80058a0:	f000 fb5c 	bl	8005f5c <_realloc_r>
 80058a4:	1e06      	subs	r6, r0, #0
 80058a6:	d1e0      	bne.n	800586a <__ssputs_r+0x76>
 80058a8:	0038      	movs	r0, r7
 80058aa:	6921      	ldr	r1, [r4, #16]
 80058ac:	f000 faae 	bl	8005e0c <_free_r>
 80058b0:	e7c7      	b.n	8005842 <__ssputs_r+0x4e>
 80058b2:	46c0      	nop			; (mov r8, r8)
 80058b4:	fffffb7f 	.word	0xfffffb7f

080058b8 <_svfiprintf_r>:
 80058b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80058ba:	b0a1      	sub	sp, #132	; 0x84
 80058bc:	9003      	str	r0, [sp, #12]
 80058be:	001d      	movs	r5, r3
 80058c0:	898b      	ldrh	r3, [r1, #12]
 80058c2:	000f      	movs	r7, r1
 80058c4:	0016      	movs	r6, r2
 80058c6:	061b      	lsls	r3, r3, #24
 80058c8:	d511      	bpl.n	80058ee <_svfiprintf_r+0x36>
 80058ca:	690b      	ldr	r3, [r1, #16]
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d10e      	bne.n	80058ee <_svfiprintf_r+0x36>
 80058d0:	2140      	movs	r1, #64	; 0x40
 80058d2:	f000 fae5 	bl	8005ea0 <_malloc_r>
 80058d6:	6038      	str	r0, [r7, #0]
 80058d8:	6138      	str	r0, [r7, #16]
 80058da:	2800      	cmp	r0, #0
 80058dc:	d105      	bne.n	80058ea <_svfiprintf_r+0x32>
 80058de:	230c      	movs	r3, #12
 80058e0:	9a03      	ldr	r2, [sp, #12]
 80058e2:	3801      	subs	r0, #1
 80058e4:	6013      	str	r3, [r2, #0]
 80058e6:	b021      	add	sp, #132	; 0x84
 80058e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80058ea:	2340      	movs	r3, #64	; 0x40
 80058ec:	617b      	str	r3, [r7, #20]
 80058ee:	2300      	movs	r3, #0
 80058f0:	ac08      	add	r4, sp, #32
 80058f2:	6163      	str	r3, [r4, #20]
 80058f4:	3320      	adds	r3, #32
 80058f6:	7663      	strb	r3, [r4, #25]
 80058f8:	3310      	adds	r3, #16
 80058fa:	76a3      	strb	r3, [r4, #26]
 80058fc:	9507      	str	r5, [sp, #28]
 80058fe:	0035      	movs	r5, r6
 8005900:	782b      	ldrb	r3, [r5, #0]
 8005902:	2b00      	cmp	r3, #0
 8005904:	d001      	beq.n	800590a <_svfiprintf_r+0x52>
 8005906:	2b25      	cmp	r3, #37	; 0x25
 8005908:	d147      	bne.n	800599a <_svfiprintf_r+0xe2>
 800590a:	1bab      	subs	r3, r5, r6
 800590c:	9305      	str	r3, [sp, #20]
 800590e:	42b5      	cmp	r5, r6
 8005910:	d00c      	beq.n	800592c <_svfiprintf_r+0x74>
 8005912:	0032      	movs	r2, r6
 8005914:	0039      	movs	r1, r7
 8005916:	9803      	ldr	r0, [sp, #12]
 8005918:	f7ff ff6c 	bl	80057f4 <__ssputs_r>
 800591c:	1c43      	adds	r3, r0, #1
 800591e:	d100      	bne.n	8005922 <_svfiprintf_r+0x6a>
 8005920:	e0ae      	b.n	8005a80 <_svfiprintf_r+0x1c8>
 8005922:	6962      	ldr	r2, [r4, #20]
 8005924:	9b05      	ldr	r3, [sp, #20]
 8005926:	4694      	mov	ip, r2
 8005928:	4463      	add	r3, ip
 800592a:	6163      	str	r3, [r4, #20]
 800592c:	782b      	ldrb	r3, [r5, #0]
 800592e:	2b00      	cmp	r3, #0
 8005930:	d100      	bne.n	8005934 <_svfiprintf_r+0x7c>
 8005932:	e0a5      	b.n	8005a80 <_svfiprintf_r+0x1c8>
 8005934:	2201      	movs	r2, #1
 8005936:	2300      	movs	r3, #0
 8005938:	4252      	negs	r2, r2
 800593a:	6062      	str	r2, [r4, #4]
 800593c:	a904      	add	r1, sp, #16
 800593e:	3254      	adds	r2, #84	; 0x54
 8005940:	1852      	adds	r2, r2, r1
 8005942:	1c6e      	adds	r6, r5, #1
 8005944:	6023      	str	r3, [r4, #0]
 8005946:	60e3      	str	r3, [r4, #12]
 8005948:	60a3      	str	r3, [r4, #8]
 800594a:	7013      	strb	r3, [r2, #0]
 800594c:	65a3      	str	r3, [r4, #88]	; 0x58
 800594e:	2205      	movs	r2, #5
 8005950:	7831      	ldrb	r1, [r6, #0]
 8005952:	4854      	ldr	r0, [pc, #336]	; (8005aa4 <_svfiprintf_r+0x1ec>)
 8005954:	f000 fa32 	bl	8005dbc <memchr>
 8005958:	1c75      	adds	r5, r6, #1
 800595a:	2800      	cmp	r0, #0
 800595c:	d11f      	bne.n	800599e <_svfiprintf_r+0xe6>
 800595e:	6822      	ldr	r2, [r4, #0]
 8005960:	06d3      	lsls	r3, r2, #27
 8005962:	d504      	bpl.n	800596e <_svfiprintf_r+0xb6>
 8005964:	2353      	movs	r3, #83	; 0x53
 8005966:	a904      	add	r1, sp, #16
 8005968:	185b      	adds	r3, r3, r1
 800596a:	2120      	movs	r1, #32
 800596c:	7019      	strb	r1, [r3, #0]
 800596e:	0713      	lsls	r3, r2, #28
 8005970:	d504      	bpl.n	800597c <_svfiprintf_r+0xc4>
 8005972:	2353      	movs	r3, #83	; 0x53
 8005974:	a904      	add	r1, sp, #16
 8005976:	185b      	adds	r3, r3, r1
 8005978:	212b      	movs	r1, #43	; 0x2b
 800597a:	7019      	strb	r1, [r3, #0]
 800597c:	7833      	ldrb	r3, [r6, #0]
 800597e:	2b2a      	cmp	r3, #42	; 0x2a
 8005980:	d016      	beq.n	80059b0 <_svfiprintf_r+0xf8>
 8005982:	0035      	movs	r5, r6
 8005984:	2100      	movs	r1, #0
 8005986:	200a      	movs	r0, #10
 8005988:	68e3      	ldr	r3, [r4, #12]
 800598a:	782a      	ldrb	r2, [r5, #0]
 800598c:	1c6e      	adds	r6, r5, #1
 800598e:	3a30      	subs	r2, #48	; 0x30
 8005990:	2a09      	cmp	r2, #9
 8005992:	d94e      	bls.n	8005a32 <_svfiprintf_r+0x17a>
 8005994:	2900      	cmp	r1, #0
 8005996:	d111      	bne.n	80059bc <_svfiprintf_r+0x104>
 8005998:	e017      	b.n	80059ca <_svfiprintf_r+0x112>
 800599a:	3501      	adds	r5, #1
 800599c:	e7b0      	b.n	8005900 <_svfiprintf_r+0x48>
 800599e:	4b41      	ldr	r3, [pc, #260]	; (8005aa4 <_svfiprintf_r+0x1ec>)
 80059a0:	6822      	ldr	r2, [r4, #0]
 80059a2:	1ac0      	subs	r0, r0, r3
 80059a4:	2301      	movs	r3, #1
 80059a6:	4083      	lsls	r3, r0
 80059a8:	4313      	orrs	r3, r2
 80059aa:	002e      	movs	r6, r5
 80059ac:	6023      	str	r3, [r4, #0]
 80059ae:	e7ce      	b.n	800594e <_svfiprintf_r+0x96>
 80059b0:	9b07      	ldr	r3, [sp, #28]
 80059b2:	1d19      	adds	r1, r3, #4
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	9107      	str	r1, [sp, #28]
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	db01      	blt.n	80059c0 <_svfiprintf_r+0x108>
 80059bc:	930b      	str	r3, [sp, #44]	; 0x2c
 80059be:	e004      	b.n	80059ca <_svfiprintf_r+0x112>
 80059c0:	425b      	negs	r3, r3
 80059c2:	60e3      	str	r3, [r4, #12]
 80059c4:	2302      	movs	r3, #2
 80059c6:	4313      	orrs	r3, r2
 80059c8:	6023      	str	r3, [r4, #0]
 80059ca:	782b      	ldrb	r3, [r5, #0]
 80059cc:	2b2e      	cmp	r3, #46	; 0x2e
 80059ce:	d10a      	bne.n	80059e6 <_svfiprintf_r+0x12e>
 80059d0:	786b      	ldrb	r3, [r5, #1]
 80059d2:	2b2a      	cmp	r3, #42	; 0x2a
 80059d4:	d135      	bne.n	8005a42 <_svfiprintf_r+0x18a>
 80059d6:	9b07      	ldr	r3, [sp, #28]
 80059d8:	3502      	adds	r5, #2
 80059da:	1d1a      	adds	r2, r3, #4
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	9207      	str	r2, [sp, #28]
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	db2b      	blt.n	8005a3c <_svfiprintf_r+0x184>
 80059e4:	9309      	str	r3, [sp, #36]	; 0x24
 80059e6:	4e30      	ldr	r6, [pc, #192]	; (8005aa8 <_svfiprintf_r+0x1f0>)
 80059e8:	2203      	movs	r2, #3
 80059ea:	0030      	movs	r0, r6
 80059ec:	7829      	ldrb	r1, [r5, #0]
 80059ee:	f000 f9e5 	bl	8005dbc <memchr>
 80059f2:	2800      	cmp	r0, #0
 80059f4:	d006      	beq.n	8005a04 <_svfiprintf_r+0x14c>
 80059f6:	2340      	movs	r3, #64	; 0x40
 80059f8:	1b80      	subs	r0, r0, r6
 80059fa:	4083      	lsls	r3, r0
 80059fc:	6822      	ldr	r2, [r4, #0]
 80059fe:	3501      	adds	r5, #1
 8005a00:	4313      	orrs	r3, r2
 8005a02:	6023      	str	r3, [r4, #0]
 8005a04:	7829      	ldrb	r1, [r5, #0]
 8005a06:	2206      	movs	r2, #6
 8005a08:	4828      	ldr	r0, [pc, #160]	; (8005aac <_svfiprintf_r+0x1f4>)
 8005a0a:	1c6e      	adds	r6, r5, #1
 8005a0c:	7621      	strb	r1, [r4, #24]
 8005a0e:	f000 f9d5 	bl	8005dbc <memchr>
 8005a12:	2800      	cmp	r0, #0
 8005a14:	d03c      	beq.n	8005a90 <_svfiprintf_r+0x1d8>
 8005a16:	4b26      	ldr	r3, [pc, #152]	; (8005ab0 <_svfiprintf_r+0x1f8>)
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d125      	bne.n	8005a68 <_svfiprintf_r+0x1b0>
 8005a1c:	2207      	movs	r2, #7
 8005a1e:	9b07      	ldr	r3, [sp, #28]
 8005a20:	3307      	adds	r3, #7
 8005a22:	4393      	bics	r3, r2
 8005a24:	3308      	adds	r3, #8
 8005a26:	9307      	str	r3, [sp, #28]
 8005a28:	6963      	ldr	r3, [r4, #20]
 8005a2a:	9a04      	ldr	r2, [sp, #16]
 8005a2c:	189b      	adds	r3, r3, r2
 8005a2e:	6163      	str	r3, [r4, #20]
 8005a30:	e765      	b.n	80058fe <_svfiprintf_r+0x46>
 8005a32:	4343      	muls	r3, r0
 8005a34:	0035      	movs	r5, r6
 8005a36:	2101      	movs	r1, #1
 8005a38:	189b      	adds	r3, r3, r2
 8005a3a:	e7a6      	b.n	800598a <_svfiprintf_r+0xd2>
 8005a3c:	2301      	movs	r3, #1
 8005a3e:	425b      	negs	r3, r3
 8005a40:	e7d0      	b.n	80059e4 <_svfiprintf_r+0x12c>
 8005a42:	2300      	movs	r3, #0
 8005a44:	200a      	movs	r0, #10
 8005a46:	001a      	movs	r2, r3
 8005a48:	3501      	adds	r5, #1
 8005a4a:	6063      	str	r3, [r4, #4]
 8005a4c:	7829      	ldrb	r1, [r5, #0]
 8005a4e:	1c6e      	adds	r6, r5, #1
 8005a50:	3930      	subs	r1, #48	; 0x30
 8005a52:	2909      	cmp	r1, #9
 8005a54:	d903      	bls.n	8005a5e <_svfiprintf_r+0x1a6>
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d0c5      	beq.n	80059e6 <_svfiprintf_r+0x12e>
 8005a5a:	9209      	str	r2, [sp, #36]	; 0x24
 8005a5c:	e7c3      	b.n	80059e6 <_svfiprintf_r+0x12e>
 8005a5e:	4342      	muls	r2, r0
 8005a60:	0035      	movs	r5, r6
 8005a62:	2301      	movs	r3, #1
 8005a64:	1852      	adds	r2, r2, r1
 8005a66:	e7f1      	b.n	8005a4c <_svfiprintf_r+0x194>
 8005a68:	ab07      	add	r3, sp, #28
 8005a6a:	9300      	str	r3, [sp, #0]
 8005a6c:	003a      	movs	r2, r7
 8005a6e:	0021      	movs	r1, r4
 8005a70:	4b10      	ldr	r3, [pc, #64]	; (8005ab4 <_svfiprintf_r+0x1fc>)
 8005a72:	9803      	ldr	r0, [sp, #12]
 8005a74:	e000      	b.n	8005a78 <_svfiprintf_r+0x1c0>
 8005a76:	bf00      	nop
 8005a78:	9004      	str	r0, [sp, #16]
 8005a7a:	9b04      	ldr	r3, [sp, #16]
 8005a7c:	3301      	adds	r3, #1
 8005a7e:	d1d3      	bne.n	8005a28 <_svfiprintf_r+0x170>
 8005a80:	89bb      	ldrh	r3, [r7, #12]
 8005a82:	980d      	ldr	r0, [sp, #52]	; 0x34
 8005a84:	065b      	lsls	r3, r3, #25
 8005a86:	d400      	bmi.n	8005a8a <_svfiprintf_r+0x1d2>
 8005a88:	e72d      	b.n	80058e6 <_svfiprintf_r+0x2e>
 8005a8a:	2001      	movs	r0, #1
 8005a8c:	4240      	negs	r0, r0
 8005a8e:	e72a      	b.n	80058e6 <_svfiprintf_r+0x2e>
 8005a90:	ab07      	add	r3, sp, #28
 8005a92:	9300      	str	r3, [sp, #0]
 8005a94:	003a      	movs	r2, r7
 8005a96:	0021      	movs	r1, r4
 8005a98:	4b06      	ldr	r3, [pc, #24]	; (8005ab4 <_svfiprintf_r+0x1fc>)
 8005a9a:	9803      	ldr	r0, [sp, #12]
 8005a9c:	f000 f87c 	bl	8005b98 <_printf_i>
 8005aa0:	e7ea      	b.n	8005a78 <_svfiprintf_r+0x1c0>
 8005aa2:	46c0      	nop			; (mov r8, r8)
 8005aa4:	08006a88 	.word	0x08006a88
 8005aa8:	08006a8e 	.word	0x08006a8e
 8005aac:	08006a92 	.word	0x08006a92
 8005ab0:	00000000 	.word	0x00000000
 8005ab4:	080057f5 	.word	0x080057f5

08005ab8 <_printf_common>:
 8005ab8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005aba:	0015      	movs	r5, r2
 8005abc:	9301      	str	r3, [sp, #4]
 8005abe:	688a      	ldr	r2, [r1, #8]
 8005ac0:	690b      	ldr	r3, [r1, #16]
 8005ac2:	000c      	movs	r4, r1
 8005ac4:	9000      	str	r0, [sp, #0]
 8005ac6:	4293      	cmp	r3, r2
 8005ac8:	da00      	bge.n	8005acc <_printf_common+0x14>
 8005aca:	0013      	movs	r3, r2
 8005acc:	0022      	movs	r2, r4
 8005ace:	602b      	str	r3, [r5, #0]
 8005ad0:	3243      	adds	r2, #67	; 0x43
 8005ad2:	7812      	ldrb	r2, [r2, #0]
 8005ad4:	2a00      	cmp	r2, #0
 8005ad6:	d001      	beq.n	8005adc <_printf_common+0x24>
 8005ad8:	3301      	adds	r3, #1
 8005ada:	602b      	str	r3, [r5, #0]
 8005adc:	6823      	ldr	r3, [r4, #0]
 8005ade:	069b      	lsls	r3, r3, #26
 8005ae0:	d502      	bpl.n	8005ae8 <_printf_common+0x30>
 8005ae2:	682b      	ldr	r3, [r5, #0]
 8005ae4:	3302      	adds	r3, #2
 8005ae6:	602b      	str	r3, [r5, #0]
 8005ae8:	6822      	ldr	r2, [r4, #0]
 8005aea:	2306      	movs	r3, #6
 8005aec:	0017      	movs	r7, r2
 8005aee:	401f      	ands	r7, r3
 8005af0:	421a      	tst	r2, r3
 8005af2:	d027      	beq.n	8005b44 <_printf_common+0x8c>
 8005af4:	0023      	movs	r3, r4
 8005af6:	3343      	adds	r3, #67	; 0x43
 8005af8:	781b      	ldrb	r3, [r3, #0]
 8005afa:	1e5a      	subs	r2, r3, #1
 8005afc:	4193      	sbcs	r3, r2
 8005afe:	6822      	ldr	r2, [r4, #0]
 8005b00:	0692      	lsls	r2, r2, #26
 8005b02:	d430      	bmi.n	8005b66 <_printf_common+0xae>
 8005b04:	0022      	movs	r2, r4
 8005b06:	9901      	ldr	r1, [sp, #4]
 8005b08:	9800      	ldr	r0, [sp, #0]
 8005b0a:	9e08      	ldr	r6, [sp, #32]
 8005b0c:	3243      	adds	r2, #67	; 0x43
 8005b0e:	47b0      	blx	r6
 8005b10:	1c43      	adds	r3, r0, #1
 8005b12:	d025      	beq.n	8005b60 <_printf_common+0xa8>
 8005b14:	2306      	movs	r3, #6
 8005b16:	6820      	ldr	r0, [r4, #0]
 8005b18:	682a      	ldr	r2, [r5, #0]
 8005b1a:	68e1      	ldr	r1, [r4, #12]
 8005b1c:	2500      	movs	r5, #0
 8005b1e:	4003      	ands	r3, r0
 8005b20:	2b04      	cmp	r3, #4
 8005b22:	d103      	bne.n	8005b2c <_printf_common+0x74>
 8005b24:	1a8d      	subs	r5, r1, r2
 8005b26:	43eb      	mvns	r3, r5
 8005b28:	17db      	asrs	r3, r3, #31
 8005b2a:	401d      	ands	r5, r3
 8005b2c:	68a3      	ldr	r3, [r4, #8]
 8005b2e:	6922      	ldr	r2, [r4, #16]
 8005b30:	4293      	cmp	r3, r2
 8005b32:	dd01      	ble.n	8005b38 <_printf_common+0x80>
 8005b34:	1a9b      	subs	r3, r3, r2
 8005b36:	18ed      	adds	r5, r5, r3
 8005b38:	2700      	movs	r7, #0
 8005b3a:	42bd      	cmp	r5, r7
 8005b3c:	d120      	bne.n	8005b80 <_printf_common+0xc8>
 8005b3e:	2000      	movs	r0, #0
 8005b40:	e010      	b.n	8005b64 <_printf_common+0xac>
 8005b42:	3701      	adds	r7, #1
 8005b44:	68e3      	ldr	r3, [r4, #12]
 8005b46:	682a      	ldr	r2, [r5, #0]
 8005b48:	1a9b      	subs	r3, r3, r2
 8005b4a:	42bb      	cmp	r3, r7
 8005b4c:	ddd2      	ble.n	8005af4 <_printf_common+0x3c>
 8005b4e:	0022      	movs	r2, r4
 8005b50:	2301      	movs	r3, #1
 8005b52:	9901      	ldr	r1, [sp, #4]
 8005b54:	9800      	ldr	r0, [sp, #0]
 8005b56:	9e08      	ldr	r6, [sp, #32]
 8005b58:	3219      	adds	r2, #25
 8005b5a:	47b0      	blx	r6
 8005b5c:	1c43      	adds	r3, r0, #1
 8005b5e:	d1f0      	bne.n	8005b42 <_printf_common+0x8a>
 8005b60:	2001      	movs	r0, #1
 8005b62:	4240      	negs	r0, r0
 8005b64:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005b66:	2030      	movs	r0, #48	; 0x30
 8005b68:	18e1      	adds	r1, r4, r3
 8005b6a:	3143      	adds	r1, #67	; 0x43
 8005b6c:	7008      	strb	r0, [r1, #0]
 8005b6e:	0021      	movs	r1, r4
 8005b70:	1c5a      	adds	r2, r3, #1
 8005b72:	3145      	adds	r1, #69	; 0x45
 8005b74:	7809      	ldrb	r1, [r1, #0]
 8005b76:	18a2      	adds	r2, r4, r2
 8005b78:	3243      	adds	r2, #67	; 0x43
 8005b7a:	3302      	adds	r3, #2
 8005b7c:	7011      	strb	r1, [r2, #0]
 8005b7e:	e7c1      	b.n	8005b04 <_printf_common+0x4c>
 8005b80:	0022      	movs	r2, r4
 8005b82:	2301      	movs	r3, #1
 8005b84:	9901      	ldr	r1, [sp, #4]
 8005b86:	9800      	ldr	r0, [sp, #0]
 8005b88:	9e08      	ldr	r6, [sp, #32]
 8005b8a:	321a      	adds	r2, #26
 8005b8c:	47b0      	blx	r6
 8005b8e:	1c43      	adds	r3, r0, #1
 8005b90:	d0e6      	beq.n	8005b60 <_printf_common+0xa8>
 8005b92:	3701      	adds	r7, #1
 8005b94:	e7d1      	b.n	8005b3a <_printf_common+0x82>
	...

08005b98 <_printf_i>:
 8005b98:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005b9a:	b08b      	sub	sp, #44	; 0x2c
 8005b9c:	9206      	str	r2, [sp, #24]
 8005b9e:	000a      	movs	r2, r1
 8005ba0:	3243      	adds	r2, #67	; 0x43
 8005ba2:	9307      	str	r3, [sp, #28]
 8005ba4:	9005      	str	r0, [sp, #20]
 8005ba6:	9204      	str	r2, [sp, #16]
 8005ba8:	7e0a      	ldrb	r2, [r1, #24]
 8005baa:	000c      	movs	r4, r1
 8005bac:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005bae:	2a78      	cmp	r2, #120	; 0x78
 8005bb0:	d806      	bhi.n	8005bc0 <_printf_i+0x28>
 8005bb2:	2a62      	cmp	r2, #98	; 0x62
 8005bb4:	d808      	bhi.n	8005bc8 <_printf_i+0x30>
 8005bb6:	2a00      	cmp	r2, #0
 8005bb8:	d100      	bne.n	8005bbc <_printf_i+0x24>
 8005bba:	e0c0      	b.n	8005d3e <_printf_i+0x1a6>
 8005bbc:	2a58      	cmp	r2, #88	; 0x58
 8005bbe:	d052      	beq.n	8005c66 <_printf_i+0xce>
 8005bc0:	0026      	movs	r6, r4
 8005bc2:	3642      	adds	r6, #66	; 0x42
 8005bc4:	7032      	strb	r2, [r6, #0]
 8005bc6:	e022      	b.n	8005c0e <_printf_i+0x76>
 8005bc8:	0010      	movs	r0, r2
 8005bca:	3863      	subs	r0, #99	; 0x63
 8005bcc:	2815      	cmp	r0, #21
 8005bce:	d8f7      	bhi.n	8005bc0 <_printf_i+0x28>
 8005bd0:	f7fa faa2 	bl	8000118 <__gnu_thumb1_case_shi>
 8005bd4:	001f0016 	.word	0x001f0016
 8005bd8:	fff6fff6 	.word	0xfff6fff6
 8005bdc:	fff6fff6 	.word	0xfff6fff6
 8005be0:	fff6001f 	.word	0xfff6001f
 8005be4:	fff6fff6 	.word	0xfff6fff6
 8005be8:	00a8fff6 	.word	0x00a8fff6
 8005bec:	009a0036 	.word	0x009a0036
 8005bf0:	fff6fff6 	.word	0xfff6fff6
 8005bf4:	fff600b9 	.word	0xfff600b9
 8005bf8:	fff60036 	.word	0xfff60036
 8005bfc:	009efff6 	.word	0x009efff6
 8005c00:	0026      	movs	r6, r4
 8005c02:	681a      	ldr	r2, [r3, #0]
 8005c04:	3642      	adds	r6, #66	; 0x42
 8005c06:	1d11      	adds	r1, r2, #4
 8005c08:	6019      	str	r1, [r3, #0]
 8005c0a:	6813      	ldr	r3, [r2, #0]
 8005c0c:	7033      	strb	r3, [r6, #0]
 8005c0e:	2301      	movs	r3, #1
 8005c10:	e0a7      	b.n	8005d62 <_printf_i+0x1ca>
 8005c12:	6808      	ldr	r0, [r1, #0]
 8005c14:	6819      	ldr	r1, [r3, #0]
 8005c16:	1d0a      	adds	r2, r1, #4
 8005c18:	0605      	lsls	r5, r0, #24
 8005c1a:	d50b      	bpl.n	8005c34 <_printf_i+0x9c>
 8005c1c:	680d      	ldr	r5, [r1, #0]
 8005c1e:	601a      	str	r2, [r3, #0]
 8005c20:	2d00      	cmp	r5, #0
 8005c22:	da03      	bge.n	8005c2c <_printf_i+0x94>
 8005c24:	232d      	movs	r3, #45	; 0x2d
 8005c26:	9a04      	ldr	r2, [sp, #16]
 8005c28:	426d      	negs	r5, r5
 8005c2a:	7013      	strb	r3, [r2, #0]
 8005c2c:	4b61      	ldr	r3, [pc, #388]	; (8005db4 <_printf_i+0x21c>)
 8005c2e:	270a      	movs	r7, #10
 8005c30:	9303      	str	r3, [sp, #12]
 8005c32:	e032      	b.n	8005c9a <_printf_i+0x102>
 8005c34:	680d      	ldr	r5, [r1, #0]
 8005c36:	601a      	str	r2, [r3, #0]
 8005c38:	0641      	lsls	r1, r0, #25
 8005c3a:	d5f1      	bpl.n	8005c20 <_printf_i+0x88>
 8005c3c:	b22d      	sxth	r5, r5
 8005c3e:	e7ef      	b.n	8005c20 <_printf_i+0x88>
 8005c40:	680d      	ldr	r5, [r1, #0]
 8005c42:	6819      	ldr	r1, [r3, #0]
 8005c44:	1d08      	adds	r0, r1, #4
 8005c46:	6018      	str	r0, [r3, #0]
 8005c48:	062e      	lsls	r6, r5, #24
 8005c4a:	d501      	bpl.n	8005c50 <_printf_i+0xb8>
 8005c4c:	680d      	ldr	r5, [r1, #0]
 8005c4e:	e003      	b.n	8005c58 <_printf_i+0xc0>
 8005c50:	066d      	lsls	r5, r5, #25
 8005c52:	d5fb      	bpl.n	8005c4c <_printf_i+0xb4>
 8005c54:	680d      	ldr	r5, [r1, #0]
 8005c56:	b2ad      	uxth	r5, r5
 8005c58:	4b56      	ldr	r3, [pc, #344]	; (8005db4 <_printf_i+0x21c>)
 8005c5a:	270a      	movs	r7, #10
 8005c5c:	9303      	str	r3, [sp, #12]
 8005c5e:	2a6f      	cmp	r2, #111	; 0x6f
 8005c60:	d117      	bne.n	8005c92 <_printf_i+0xfa>
 8005c62:	2708      	movs	r7, #8
 8005c64:	e015      	b.n	8005c92 <_printf_i+0xfa>
 8005c66:	3145      	adds	r1, #69	; 0x45
 8005c68:	700a      	strb	r2, [r1, #0]
 8005c6a:	4a52      	ldr	r2, [pc, #328]	; (8005db4 <_printf_i+0x21c>)
 8005c6c:	9203      	str	r2, [sp, #12]
 8005c6e:	681a      	ldr	r2, [r3, #0]
 8005c70:	6821      	ldr	r1, [r4, #0]
 8005c72:	ca20      	ldmia	r2!, {r5}
 8005c74:	601a      	str	r2, [r3, #0]
 8005c76:	0608      	lsls	r0, r1, #24
 8005c78:	d550      	bpl.n	8005d1c <_printf_i+0x184>
 8005c7a:	07cb      	lsls	r3, r1, #31
 8005c7c:	d502      	bpl.n	8005c84 <_printf_i+0xec>
 8005c7e:	2320      	movs	r3, #32
 8005c80:	4319      	orrs	r1, r3
 8005c82:	6021      	str	r1, [r4, #0]
 8005c84:	2710      	movs	r7, #16
 8005c86:	2d00      	cmp	r5, #0
 8005c88:	d103      	bne.n	8005c92 <_printf_i+0xfa>
 8005c8a:	2320      	movs	r3, #32
 8005c8c:	6822      	ldr	r2, [r4, #0]
 8005c8e:	439a      	bics	r2, r3
 8005c90:	6022      	str	r2, [r4, #0]
 8005c92:	0023      	movs	r3, r4
 8005c94:	2200      	movs	r2, #0
 8005c96:	3343      	adds	r3, #67	; 0x43
 8005c98:	701a      	strb	r2, [r3, #0]
 8005c9a:	6863      	ldr	r3, [r4, #4]
 8005c9c:	60a3      	str	r3, [r4, #8]
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	db03      	blt.n	8005caa <_printf_i+0x112>
 8005ca2:	2204      	movs	r2, #4
 8005ca4:	6821      	ldr	r1, [r4, #0]
 8005ca6:	4391      	bics	r1, r2
 8005ca8:	6021      	str	r1, [r4, #0]
 8005caa:	2d00      	cmp	r5, #0
 8005cac:	d102      	bne.n	8005cb4 <_printf_i+0x11c>
 8005cae:	9e04      	ldr	r6, [sp, #16]
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d00c      	beq.n	8005cce <_printf_i+0x136>
 8005cb4:	9e04      	ldr	r6, [sp, #16]
 8005cb6:	0028      	movs	r0, r5
 8005cb8:	0039      	movs	r1, r7
 8005cba:	f7fa fabd 	bl	8000238 <__aeabi_uidivmod>
 8005cbe:	9b03      	ldr	r3, [sp, #12]
 8005cc0:	3e01      	subs	r6, #1
 8005cc2:	5c5b      	ldrb	r3, [r3, r1]
 8005cc4:	7033      	strb	r3, [r6, #0]
 8005cc6:	002b      	movs	r3, r5
 8005cc8:	0005      	movs	r5, r0
 8005cca:	429f      	cmp	r7, r3
 8005ccc:	d9f3      	bls.n	8005cb6 <_printf_i+0x11e>
 8005cce:	2f08      	cmp	r7, #8
 8005cd0:	d109      	bne.n	8005ce6 <_printf_i+0x14e>
 8005cd2:	6823      	ldr	r3, [r4, #0]
 8005cd4:	07db      	lsls	r3, r3, #31
 8005cd6:	d506      	bpl.n	8005ce6 <_printf_i+0x14e>
 8005cd8:	6863      	ldr	r3, [r4, #4]
 8005cda:	6922      	ldr	r2, [r4, #16]
 8005cdc:	4293      	cmp	r3, r2
 8005cde:	dc02      	bgt.n	8005ce6 <_printf_i+0x14e>
 8005ce0:	2330      	movs	r3, #48	; 0x30
 8005ce2:	3e01      	subs	r6, #1
 8005ce4:	7033      	strb	r3, [r6, #0]
 8005ce6:	9b04      	ldr	r3, [sp, #16]
 8005ce8:	1b9b      	subs	r3, r3, r6
 8005cea:	6123      	str	r3, [r4, #16]
 8005cec:	9b07      	ldr	r3, [sp, #28]
 8005cee:	0021      	movs	r1, r4
 8005cf0:	9300      	str	r3, [sp, #0]
 8005cf2:	9805      	ldr	r0, [sp, #20]
 8005cf4:	9b06      	ldr	r3, [sp, #24]
 8005cf6:	aa09      	add	r2, sp, #36	; 0x24
 8005cf8:	f7ff fede 	bl	8005ab8 <_printf_common>
 8005cfc:	1c43      	adds	r3, r0, #1
 8005cfe:	d135      	bne.n	8005d6c <_printf_i+0x1d4>
 8005d00:	2001      	movs	r0, #1
 8005d02:	4240      	negs	r0, r0
 8005d04:	b00b      	add	sp, #44	; 0x2c
 8005d06:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005d08:	2220      	movs	r2, #32
 8005d0a:	6809      	ldr	r1, [r1, #0]
 8005d0c:	430a      	orrs	r2, r1
 8005d0e:	6022      	str	r2, [r4, #0]
 8005d10:	0022      	movs	r2, r4
 8005d12:	2178      	movs	r1, #120	; 0x78
 8005d14:	3245      	adds	r2, #69	; 0x45
 8005d16:	7011      	strb	r1, [r2, #0]
 8005d18:	4a27      	ldr	r2, [pc, #156]	; (8005db8 <_printf_i+0x220>)
 8005d1a:	e7a7      	b.n	8005c6c <_printf_i+0xd4>
 8005d1c:	0648      	lsls	r0, r1, #25
 8005d1e:	d5ac      	bpl.n	8005c7a <_printf_i+0xe2>
 8005d20:	b2ad      	uxth	r5, r5
 8005d22:	e7aa      	b.n	8005c7a <_printf_i+0xe2>
 8005d24:	681a      	ldr	r2, [r3, #0]
 8005d26:	680d      	ldr	r5, [r1, #0]
 8005d28:	1d10      	adds	r0, r2, #4
 8005d2a:	6949      	ldr	r1, [r1, #20]
 8005d2c:	6018      	str	r0, [r3, #0]
 8005d2e:	6813      	ldr	r3, [r2, #0]
 8005d30:	062e      	lsls	r6, r5, #24
 8005d32:	d501      	bpl.n	8005d38 <_printf_i+0x1a0>
 8005d34:	6019      	str	r1, [r3, #0]
 8005d36:	e002      	b.n	8005d3e <_printf_i+0x1a6>
 8005d38:	066d      	lsls	r5, r5, #25
 8005d3a:	d5fb      	bpl.n	8005d34 <_printf_i+0x19c>
 8005d3c:	8019      	strh	r1, [r3, #0]
 8005d3e:	2300      	movs	r3, #0
 8005d40:	9e04      	ldr	r6, [sp, #16]
 8005d42:	6123      	str	r3, [r4, #16]
 8005d44:	e7d2      	b.n	8005cec <_printf_i+0x154>
 8005d46:	681a      	ldr	r2, [r3, #0]
 8005d48:	1d11      	adds	r1, r2, #4
 8005d4a:	6019      	str	r1, [r3, #0]
 8005d4c:	6816      	ldr	r6, [r2, #0]
 8005d4e:	2100      	movs	r1, #0
 8005d50:	0030      	movs	r0, r6
 8005d52:	6862      	ldr	r2, [r4, #4]
 8005d54:	f000 f832 	bl	8005dbc <memchr>
 8005d58:	2800      	cmp	r0, #0
 8005d5a:	d001      	beq.n	8005d60 <_printf_i+0x1c8>
 8005d5c:	1b80      	subs	r0, r0, r6
 8005d5e:	6060      	str	r0, [r4, #4]
 8005d60:	6863      	ldr	r3, [r4, #4]
 8005d62:	6123      	str	r3, [r4, #16]
 8005d64:	2300      	movs	r3, #0
 8005d66:	9a04      	ldr	r2, [sp, #16]
 8005d68:	7013      	strb	r3, [r2, #0]
 8005d6a:	e7bf      	b.n	8005cec <_printf_i+0x154>
 8005d6c:	6923      	ldr	r3, [r4, #16]
 8005d6e:	0032      	movs	r2, r6
 8005d70:	9906      	ldr	r1, [sp, #24]
 8005d72:	9805      	ldr	r0, [sp, #20]
 8005d74:	9d07      	ldr	r5, [sp, #28]
 8005d76:	47a8      	blx	r5
 8005d78:	1c43      	adds	r3, r0, #1
 8005d7a:	d0c1      	beq.n	8005d00 <_printf_i+0x168>
 8005d7c:	6823      	ldr	r3, [r4, #0]
 8005d7e:	079b      	lsls	r3, r3, #30
 8005d80:	d415      	bmi.n	8005dae <_printf_i+0x216>
 8005d82:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005d84:	68e0      	ldr	r0, [r4, #12]
 8005d86:	4298      	cmp	r0, r3
 8005d88:	dabc      	bge.n	8005d04 <_printf_i+0x16c>
 8005d8a:	0018      	movs	r0, r3
 8005d8c:	e7ba      	b.n	8005d04 <_printf_i+0x16c>
 8005d8e:	0022      	movs	r2, r4
 8005d90:	2301      	movs	r3, #1
 8005d92:	9906      	ldr	r1, [sp, #24]
 8005d94:	9805      	ldr	r0, [sp, #20]
 8005d96:	9e07      	ldr	r6, [sp, #28]
 8005d98:	3219      	adds	r2, #25
 8005d9a:	47b0      	blx	r6
 8005d9c:	1c43      	adds	r3, r0, #1
 8005d9e:	d0af      	beq.n	8005d00 <_printf_i+0x168>
 8005da0:	3501      	adds	r5, #1
 8005da2:	68e3      	ldr	r3, [r4, #12]
 8005da4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005da6:	1a9b      	subs	r3, r3, r2
 8005da8:	42ab      	cmp	r3, r5
 8005daa:	dcf0      	bgt.n	8005d8e <_printf_i+0x1f6>
 8005dac:	e7e9      	b.n	8005d82 <_printf_i+0x1ea>
 8005dae:	2500      	movs	r5, #0
 8005db0:	e7f7      	b.n	8005da2 <_printf_i+0x20a>
 8005db2:	46c0      	nop			; (mov r8, r8)
 8005db4:	08006a99 	.word	0x08006a99
 8005db8:	08006aaa 	.word	0x08006aaa

08005dbc <memchr>:
 8005dbc:	b2c9      	uxtb	r1, r1
 8005dbe:	1882      	adds	r2, r0, r2
 8005dc0:	4290      	cmp	r0, r2
 8005dc2:	d101      	bne.n	8005dc8 <memchr+0xc>
 8005dc4:	2000      	movs	r0, #0
 8005dc6:	4770      	bx	lr
 8005dc8:	7803      	ldrb	r3, [r0, #0]
 8005dca:	428b      	cmp	r3, r1
 8005dcc:	d0fb      	beq.n	8005dc6 <memchr+0xa>
 8005dce:	3001      	adds	r0, #1
 8005dd0:	e7f6      	b.n	8005dc0 <memchr+0x4>

08005dd2 <memcpy>:
 8005dd2:	2300      	movs	r3, #0
 8005dd4:	b510      	push	{r4, lr}
 8005dd6:	429a      	cmp	r2, r3
 8005dd8:	d100      	bne.n	8005ddc <memcpy+0xa>
 8005dda:	bd10      	pop	{r4, pc}
 8005ddc:	5ccc      	ldrb	r4, [r1, r3]
 8005dde:	54c4      	strb	r4, [r0, r3]
 8005de0:	3301      	adds	r3, #1
 8005de2:	e7f8      	b.n	8005dd6 <memcpy+0x4>

08005de4 <memmove>:
 8005de4:	b510      	push	{r4, lr}
 8005de6:	4288      	cmp	r0, r1
 8005de8:	d902      	bls.n	8005df0 <memmove+0xc>
 8005dea:	188b      	adds	r3, r1, r2
 8005dec:	4298      	cmp	r0, r3
 8005dee:	d303      	bcc.n	8005df8 <memmove+0x14>
 8005df0:	2300      	movs	r3, #0
 8005df2:	e007      	b.n	8005e04 <memmove+0x20>
 8005df4:	5c8b      	ldrb	r3, [r1, r2]
 8005df6:	5483      	strb	r3, [r0, r2]
 8005df8:	3a01      	subs	r2, #1
 8005dfa:	d2fb      	bcs.n	8005df4 <memmove+0x10>
 8005dfc:	bd10      	pop	{r4, pc}
 8005dfe:	5ccc      	ldrb	r4, [r1, r3]
 8005e00:	54c4      	strb	r4, [r0, r3]
 8005e02:	3301      	adds	r3, #1
 8005e04:	429a      	cmp	r2, r3
 8005e06:	d1fa      	bne.n	8005dfe <memmove+0x1a>
 8005e08:	e7f8      	b.n	8005dfc <memmove+0x18>
	...

08005e0c <_free_r>:
 8005e0c:	b570      	push	{r4, r5, r6, lr}
 8005e0e:	0005      	movs	r5, r0
 8005e10:	2900      	cmp	r1, #0
 8005e12:	d010      	beq.n	8005e36 <_free_r+0x2a>
 8005e14:	1f0c      	subs	r4, r1, #4
 8005e16:	6823      	ldr	r3, [r4, #0]
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	da00      	bge.n	8005e1e <_free_r+0x12>
 8005e1c:	18e4      	adds	r4, r4, r3
 8005e1e:	0028      	movs	r0, r5
 8005e20:	f000 f8d4 	bl	8005fcc <__malloc_lock>
 8005e24:	4a1d      	ldr	r2, [pc, #116]	; (8005e9c <_free_r+0x90>)
 8005e26:	6813      	ldr	r3, [r2, #0]
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d105      	bne.n	8005e38 <_free_r+0x2c>
 8005e2c:	6063      	str	r3, [r4, #4]
 8005e2e:	6014      	str	r4, [r2, #0]
 8005e30:	0028      	movs	r0, r5
 8005e32:	f000 f8d3 	bl	8005fdc <__malloc_unlock>
 8005e36:	bd70      	pop	{r4, r5, r6, pc}
 8005e38:	42a3      	cmp	r3, r4
 8005e3a:	d908      	bls.n	8005e4e <_free_r+0x42>
 8005e3c:	6821      	ldr	r1, [r4, #0]
 8005e3e:	1860      	adds	r0, r4, r1
 8005e40:	4283      	cmp	r3, r0
 8005e42:	d1f3      	bne.n	8005e2c <_free_r+0x20>
 8005e44:	6818      	ldr	r0, [r3, #0]
 8005e46:	685b      	ldr	r3, [r3, #4]
 8005e48:	1841      	adds	r1, r0, r1
 8005e4a:	6021      	str	r1, [r4, #0]
 8005e4c:	e7ee      	b.n	8005e2c <_free_r+0x20>
 8005e4e:	001a      	movs	r2, r3
 8005e50:	685b      	ldr	r3, [r3, #4]
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d001      	beq.n	8005e5a <_free_r+0x4e>
 8005e56:	42a3      	cmp	r3, r4
 8005e58:	d9f9      	bls.n	8005e4e <_free_r+0x42>
 8005e5a:	6811      	ldr	r1, [r2, #0]
 8005e5c:	1850      	adds	r0, r2, r1
 8005e5e:	42a0      	cmp	r0, r4
 8005e60:	d10b      	bne.n	8005e7a <_free_r+0x6e>
 8005e62:	6820      	ldr	r0, [r4, #0]
 8005e64:	1809      	adds	r1, r1, r0
 8005e66:	1850      	adds	r0, r2, r1
 8005e68:	6011      	str	r1, [r2, #0]
 8005e6a:	4283      	cmp	r3, r0
 8005e6c:	d1e0      	bne.n	8005e30 <_free_r+0x24>
 8005e6e:	6818      	ldr	r0, [r3, #0]
 8005e70:	685b      	ldr	r3, [r3, #4]
 8005e72:	1841      	adds	r1, r0, r1
 8005e74:	6011      	str	r1, [r2, #0]
 8005e76:	6053      	str	r3, [r2, #4]
 8005e78:	e7da      	b.n	8005e30 <_free_r+0x24>
 8005e7a:	42a0      	cmp	r0, r4
 8005e7c:	d902      	bls.n	8005e84 <_free_r+0x78>
 8005e7e:	230c      	movs	r3, #12
 8005e80:	602b      	str	r3, [r5, #0]
 8005e82:	e7d5      	b.n	8005e30 <_free_r+0x24>
 8005e84:	6821      	ldr	r1, [r4, #0]
 8005e86:	1860      	adds	r0, r4, r1
 8005e88:	4283      	cmp	r3, r0
 8005e8a:	d103      	bne.n	8005e94 <_free_r+0x88>
 8005e8c:	6818      	ldr	r0, [r3, #0]
 8005e8e:	685b      	ldr	r3, [r3, #4]
 8005e90:	1841      	adds	r1, r0, r1
 8005e92:	6021      	str	r1, [r4, #0]
 8005e94:	6063      	str	r3, [r4, #4]
 8005e96:	6054      	str	r4, [r2, #4]
 8005e98:	e7ca      	b.n	8005e30 <_free_r+0x24>
 8005e9a:	46c0      	nop			; (mov r8, r8)
 8005e9c:	200000b0 	.word	0x200000b0

08005ea0 <_malloc_r>:
 8005ea0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ea2:	2303      	movs	r3, #3
 8005ea4:	1ccd      	adds	r5, r1, #3
 8005ea6:	439d      	bics	r5, r3
 8005ea8:	3508      	adds	r5, #8
 8005eaa:	0006      	movs	r6, r0
 8005eac:	2d0c      	cmp	r5, #12
 8005eae:	d21f      	bcs.n	8005ef0 <_malloc_r+0x50>
 8005eb0:	250c      	movs	r5, #12
 8005eb2:	42a9      	cmp	r1, r5
 8005eb4:	d81e      	bhi.n	8005ef4 <_malloc_r+0x54>
 8005eb6:	0030      	movs	r0, r6
 8005eb8:	f000 f888 	bl	8005fcc <__malloc_lock>
 8005ebc:	4925      	ldr	r1, [pc, #148]	; (8005f54 <_malloc_r+0xb4>)
 8005ebe:	680a      	ldr	r2, [r1, #0]
 8005ec0:	0014      	movs	r4, r2
 8005ec2:	2c00      	cmp	r4, #0
 8005ec4:	d11a      	bne.n	8005efc <_malloc_r+0x5c>
 8005ec6:	4f24      	ldr	r7, [pc, #144]	; (8005f58 <_malloc_r+0xb8>)
 8005ec8:	683b      	ldr	r3, [r7, #0]
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d104      	bne.n	8005ed8 <_malloc_r+0x38>
 8005ece:	0021      	movs	r1, r4
 8005ed0:	0030      	movs	r0, r6
 8005ed2:	f000 f869 	bl	8005fa8 <_sbrk_r>
 8005ed6:	6038      	str	r0, [r7, #0]
 8005ed8:	0029      	movs	r1, r5
 8005eda:	0030      	movs	r0, r6
 8005edc:	f000 f864 	bl	8005fa8 <_sbrk_r>
 8005ee0:	1c43      	adds	r3, r0, #1
 8005ee2:	d12b      	bne.n	8005f3c <_malloc_r+0x9c>
 8005ee4:	230c      	movs	r3, #12
 8005ee6:	0030      	movs	r0, r6
 8005ee8:	6033      	str	r3, [r6, #0]
 8005eea:	f000 f877 	bl	8005fdc <__malloc_unlock>
 8005eee:	e003      	b.n	8005ef8 <_malloc_r+0x58>
 8005ef0:	2d00      	cmp	r5, #0
 8005ef2:	dade      	bge.n	8005eb2 <_malloc_r+0x12>
 8005ef4:	230c      	movs	r3, #12
 8005ef6:	6033      	str	r3, [r6, #0]
 8005ef8:	2000      	movs	r0, #0
 8005efa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005efc:	6823      	ldr	r3, [r4, #0]
 8005efe:	1b5b      	subs	r3, r3, r5
 8005f00:	d419      	bmi.n	8005f36 <_malloc_r+0x96>
 8005f02:	2b0b      	cmp	r3, #11
 8005f04:	d903      	bls.n	8005f0e <_malloc_r+0x6e>
 8005f06:	6023      	str	r3, [r4, #0]
 8005f08:	18e4      	adds	r4, r4, r3
 8005f0a:	6025      	str	r5, [r4, #0]
 8005f0c:	e003      	b.n	8005f16 <_malloc_r+0x76>
 8005f0e:	6863      	ldr	r3, [r4, #4]
 8005f10:	42a2      	cmp	r2, r4
 8005f12:	d10e      	bne.n	8005f32 <_malloc_r+0x92>
 8005f14:	600b      	str	r3, [r1, #0]
 8005f16:	0030      	movs	r0, r6
 8005f18:	f000 f860 	bl	8005fdc <__malloc_unlock>
 8005f1c:	0020      	movs	r0, r4
 8005f1e:	2207      	movs	r2, #7
 8005f20:	300b      	adds	r0, #11
 8005f22:	1d23      	adds	r3, r4, #4
 8005f24:	4390      	bics	r0, r2
 8005f26:	1ac2      	subs	r2, r0, r3
 8005f28:	4298      	cmp	r0, r3
 8005f2a:	d0e6      	beq.n	8005efa <_malloc_r+0x5a>
 8005f2c:	1a1b      	subs	r3, r3, r0
 8005f2e:	50a3      	str	r3, [r4, r2]
 8005f30:	e7e3      	b.n	8005efa <_malloc_r+0x5a>
 8005f32:	6053      	str	r3, [r2, #4]
 8005f34:	e7ef      	b.n	8005f16 <_malloc_r+0x76>
 8005f36:	0022      	movs	r2, r4
 8005f38:	6864      	ldr	r4, [r4, #4]
 8005f3a:	e7c2      	b.n	8005ec2 <_malloc_r+0x22>
 8005f3c:	2303      	movs	r3, #3
 8005f3e:	1cc4      	adds	r4, r0, #3
 8005f40:	439c      	bics	r4, r3
 8005f42:	42a0      	cmp	r0, r4
 8005f44:	d0e1      	beq.n	8005f0a <_malloc_r+0x6a>
 8005f46:	1a21      	subs	r1, r4, r0
 8005f48:	0030      	movs	r0, r6
 8005f4a:	f000 f82d 	bl	8005fa8 <_sbrk_r>
 8005f4e:	1c43      	adds	r3, r0, #1
 8005f50:	d1db      	bne.n	8005f0a <_malloc_r+0x6a>
 8005f52:	e7c7      	b.n	8005ee4 <_malloc_r+0x44>
 8005f54:	200000b0 	.word	0x200000b0
 8005f58:	200000b4 	.word	0x200000b4

08005f5c <_realloc_r>:
 8005f5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f5e:	0007      	movs	r7, r0
 8005f60:	000d      	movs	r5, r1
 8005f62:	0016      	movs	r6, r2
 8005f64:	2900      	cmp	r1, #0
 8005f66:	d105      	bne.n	8005f74 <_realloc_r+0x18>
 8005f68:	0011      	movs	r1, r2
 8005f6a:	f7ff ff99 	bl	8005ea0 <_malloc_r>
 8005f6e:	0004      	movs	r4, r0
 8005f70:	0020      	movs	r0, r4
 8005f72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005f74:	2a00      	cmp	r2, #0
 8005f76:	d103      	bne.n	8005f80 <_realloc_r+0x24>
 8005f78:	f7ff ff48 	bl	8005e0c <_free_r>
 8005f7c:	0034      	movs	r4, r6
 8005f7e:	e7f7      	b.n	8005f70 <_realloc_r+0x14>
 8005f80:	f000 f834 	bl	8005fec <_malloc_usable_size_r>
 8005f84:	002c      	movs	r4, r5
 8005f86:	42b0      	cmp	r0, r6
 8005f88:	d2f2      	bcs.n	8005f70 <_realloc_r+0x14>
 8005f8a:	0031      	movs	r1, r6
 8005f8c:	0038      	movs	r0, r7
 8005f8e:	f7ff ff87 	bl	8005ea0 <_malloc_r>
 8005f92:	1e04      	subs	r4, r0, #0
 8005f94:	d0ec      	beq.n	8005f70 <_realloc_r+0x14>
 8005f96:	0029      	movs	r1, r5
 8005f98:	0032      	movs	r2, r6
 8005f9a:	f7ff ff1a 	bl	8005dd2 <memcpy>
 8005f9e:	0029      	movs	r1, r5
 8005fa0:	0038      	movs	r0, r7
 8005fa2:	f7ff ff33 	bl	8005e0c <_free_r>
 8005fa6:	e7e3      	b.n	8005f70 <_realloc_r+0x14>

08005fa8 <_sbrk_r>:
 8005fa8:	2300      	movs	r3, #0
 8005faa:	b570      	push	{r4, r5, r6, lr}
 8005fac:	4d06      	ldr	r5, [pc, #24]	; (8005fc8 <_sbrk_r+0x20>)
 8005fae:	0004      	movs	r4, r0
 8005fb0:	0008      	movs	r0, r1
 8005fb2:	602b      	str	r3, [r5, #0]
 8005fb4:	f7fb fc0e 	bl	80017d4 <_sbrk>
 8005fb8:	1c43      	adds	r3, r0, #1
 8005fba:	d103      	bne.n	8005fc4 <_sbrk_r+0x1c>
 8005fbc:	682b      	ldr	r3, [r5, #0]
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d000      	beq.n	8005fc4 <_sbrk_r+0x1c>
 8005fc2:	6023      	str	r3, [r4, #0]
 8005fc4:	bd70      	pop	{r4, r5, r6, pc}
 8005fc6:	46c0      	nop			; (mov r8, r8)
 8005fc8:	20000208 	.word	0x20000208

08005fcc <__malloc_lock>:
 8005fcc:	b510      	push	{r4, lr}
 8005fce:	4802      	ldr	r0, [pc, #8]	; (8005fd8 <__malloc_lock+0xc>)
 8005fd0:	f000 f814 	bl	8005ffc <__retarget_lock_acquire_recursive>
 8005fd4:	bd10      	pop	{r4, pc}
 8005fd6:	46c0      	nop			; (mov r8, r8)
 8005fd8:	20000210 	.word	0x20000210

08005fdc <__malloc_unlock>:
 8005fdc:	b510      	push	{r4, lr}
 8005fde:	4802      	ldr	r0, [pc, #8]	; (8005fe8 <__malloc_unlock+0xc>)
 8005fe0:	f000 f80d 	bl	8005ffe <__retarget_lock_release_recursive>
 8005fe4:	bd10      	pop	{r4, pc}
 8005fe6:	46c0      	nop			; (mov r8, r8)
 8005fe8:	20000210 	.word	0x20000210

08005fec <_malloc_usable_size_r>:
 8005fec:	1f0b      	subs	r3, r1, #4
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	1f18      	subs	r0, r3, #4
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	da01      	bge.n	8005ffa <_malloc_usable_size_r+0xe>
 8005ff6:	580b      	ldr	r3, [r1, r0]
 8005ff8:	18c0      	adds	r0, r0, r3
 8005ffa:	4770      	bx	lr

08005ffc <__retarget_lock_acquire_recursive>:
 8005ffc:	4770      	bx	lr

08005ffe <__retarget_lock_release_recursive>:
 8005ffe:	4770      	bx	lr

08006000 <_init>:
 8006000:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006002:	46c0      	nop			; (mov r8, r8)
 8006004:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006006:	bc08      	pop	{r3}
 8006008:	469e      	mov	lr, r3
 800600a:	4770      	bx	lr

0800600c <_fini>:
 800600c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800600e:	46c0      	nop			; (mov r8, r8)
 8006010:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006012:	bc08      	pop	{r3}
 8006014:	469e      	mov	lr, r3
 8006016:	4770      	bx	lr
