
F070RB_Firmware_anywhere.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  20000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .got          00000020  200000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .text         00001b18  080000e0  080000e0  000100e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000030  08001bf8  08001bf8  00011bf8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM.extab    00000000  08001c28  08001c28  000200f8  2**0
                  CONTENTS
  5 .ARM          00000000  08001c28  08001c28  000200f8  2**0
                  CONTENTS
  6 .preinit_array 00000000  08001c28  08001c28  000200f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  7 .init_array   00000004  08001c28  08001c28  00011c28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .fini_array   00000004  08001c2c  08001c2c  00011c2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .data         0000000c  200000e0  08001c30  000200e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .got.plt      0000000c  200000ec  08001c3c  000200ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          00000074  200000f8  08001c48  000200f8  2**2
                  ALLOC
 12 ._user_heap_stack 00000604  2000016c  08001c48  0002016c  2**0
                  ALLOC
 13 .ARM.attributes 00000028  00000000  00000000  000200f8  2**0
                  CONTENTS, READONLY
 14 .debug_info   00007cde  00000000  00000000  00020120  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000153a  00000000  00000000  00027dfe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000008c8  00000000  00000000  00029338  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0000f6b6  00000000  00000000  00029c00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00009bab  00000000  00000000  000392b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0006023c  00000000  00000000  00042e61  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  000a309d  2**0
                  CONTENTS, READONLY
 21 .debug_ranges 00000808  00000000  00000000  000a30f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_frame  00001ed0  00000000  00000000  000a38f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000e0 <__do_global_dtors_aux>:
 80000e0:	b510      	push	{r4, lr}
 80000e2:	4c06      	ldr	r4, [pc, #24]	; (80000fc <__do_global_dtors_aux+0x1c>)
 80000e4:	7823      	ldrb	r3, [r4, #0]
 80000e6:	2b00      	cmp	r3, #0
 80000e8:	d107      	bne.n	80000fa <__do_global_dtors_aux+0x1a>
 80000ea:	4b05      	ldr	r3, [pc, #20]	; (8000100 <__do_global_dtors_aux+0x20>)
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d002      	beq.n	80000f6 <__do_global_dtors_aux+0x16>
 80000f0:	4804      	ldr	r0, [pc, #16]	; (8000104 <__do_global_dtors_aux+0x24>)
 80000f2:	e000      	b.n	80000f6 <__do_global_dtors_aux+0x16>
 80000f4:	bf00      	nop
 80000f6:	2301      	movs	r3, #1
 80000f8:	7023      	strb	r3, [r4, #0]
 80000fa:	bd10      	pop	{r4, pc}
 80000fc:	200000f8 	.word	0x200000f8
 8000100:	00000000 	.word	0x00000000
 8000104:	08001be0 	.word	0x08001be0

08000108 <frame_dummy>:
 8000108:	4b04      	ldr	r3, [pc, #16]	; (800011c <frame_dummy+0x14>)
 800010a:	b510      	push	{r4, lr}
 800010c:	2b00      	cmp	r3, #0
 800010e:	d003      	beq.n	8000118 <frame_dummy+0x10>
 8000110:	4903      	ldr	r1, [pc, #12]	; (8000120 <frame_dummy+0x18>)
 8000112:	4804      	ldr	r0, [pc, #16]	; (8000124 <frame_dummy+0x1c>)
 8000114:	e000      	b.n	8000118 <frame_dummy+0x10>
 8000116:	bf00      	nop
 8000118:	bd10      	pop	{r4, pc}
 800011a:	46c0      	nop			; (mov r8, r8)
 800011c:	00000000 	.word	0x00000000
 8000120:	200000fc 	.word	0x200000fc
 8000124:	08001be0 	.word	0x08001be0

08000128 <__udivsi3>:
 8000128:	2200      	movs	r2, #0
 800012a:	0843      	lsrs	r3, r0, #1
 800012c:	428b      	cmp	r3, r1
 800012e:	d374      	bcc.n	800021a <__udivsi3+0xf2>
 8000130:	0903      	lsrs	r3, r0, #4
 8000132:	428b      	cmp	r3, r1
 8000134:	d35f      	bcc.n	80001f6 <__udivsi3+0xce>
 8000136:	0a03      	lsrs	r3, r0, #8
 8000138:	428b      	cmp	r3, r1
 800013a:	d344      	bcc.n	80001c6 <__udivsi3+0x9e>
 800013c:	0b03      	lsrs	r3, r0, #12
 800013e:	428b      	cmp	r3, r1
 8000140:	d328      	bcc.n	8000194 <__udivsi3+0x6c>
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d30d      	bcc.n	8000164 <__udivsi3+0x3c>
 8000148:	22ff      	movs	r2, #255	; 0xff
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	ba12      	rev	r2, r2
 800014e:	0c03      	lsrs	r3, r0, #16
 8000150:	428b      	cmp	r3, r1
 8000152:	d302      	bcc.n	800015a <__udivsi3+0x32>
 8000154:	1212      	asrs	r2, r2, #8
 8000156:	0209      	lsls	r1, r1, #8
 8000158:	d065      	beq.n	8000226 <__udivsi3+0xfe>
 800015a:	0b03      	lsrs	r3, r0, #12
 800015c:	428b      	cmp	r3, r1
 800015e:	d319      	bcc.n	8000194 <__udivsi3+0x6c>
 8000160:	e000      	b.n	8000164 <__udivsi3+0x3c>
 8000162:	0a09      	lsrs	r1, r1, #8
 8000164:	0bc3      	lsrs	r3, r0, #15
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x46>
 800016a:	03cb      	lsls	r3, r1, #15
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b83      	lsrs	r3, r0, #14
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x52>
 8000176:	038b      	lsls	r3, r1, #14
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b43      	lsrs	r3, r0, #13
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x5e>
 8000182:	034b      	lsls	r3, r1, #13
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b03      	lsrs	r3, r0, #12
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x6a>
 800018e:	030b      	lsls	r3, r1, #12
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0ac3      	lsrs	r3, r0, #11
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x76>
 800019a:	02cb      	lsls	r3, r1, #11
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a83      	lsrs	r3, r0, #10
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x82>
 80001a6:	028b      	lsls	r3, r1, #10
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a43      	lsrs	r3, r0, #9
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x8e>
 80001b2:	024b      	lsls	r3, r1, #9
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a03      	lsrs	r3, r0, #8
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x9a>
 80001be:	020b      	lsls	r3, r1, #8
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	d2cd      	bcs.n	8000162 <__udivsi3+0x3a>
 80001c6:	09c3      	lsrs	r3, r0, #7
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xa8>
 80001cc:	01cb      	lsls	r3, r1, #7
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0983      	lsrs	r3, r0, #6
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xb4>
 80001d8:	018b      	lsls	r3, r1, #6
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0943      	lsrs	r3, r0, #5
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xc0>
 80001e4:	014b      	lsls	r3, r1, #5
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0903      	lsrs	r3, r0, #4
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xcc>
 80001f0:	010b      	lsls	r3, r1, #4
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	08c3      	lsrs	r3, r0, #3
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xd8>
 80001fc:	00cb      	lsls	r3, r1, #3
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0883      	lsrs	r3, r0, #2
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xe4>
 8000208:	008b      	lsls	r3, r1, #2
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	0843      	lsrs	r3, r0, #1
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xf0>
 8000214:	004b      	lsls	r3, r1, #1
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	1a41      	subs	r1, r0, r1
 800021c:	d200      	bcs.n	8000220 <__udivsi3+0xf8>
 800021e:	4601      	mov	r1, r0
 8000220:	4152      	adcs	r2, r2
 8000222:	4610      	mov	r0, r2
 8000224:	4770      	bx	lr
 8000226:	e7ff      	b.n	8000228 <__udivsi3+0x100>
 8000228:	b501      	push	{r0, lr}
 800022a:	2000      	movs	r0, #0
 800022c:	f000 f806 	bl	800023c <__aeabi_idiv0>
 8000230:	bd02      	pop	{r1, pc}
 8000232:	46c0      	nop			; (mov r8, r8)

08000234 <__aeabi_uidivmod>:
 8000234:	2900      	cmp	r1, #0
 8000236:	d0f7      	beq.n	8000228 <__udivsi3+0x100>
 8000238:	e776      	b.n	8000128 <__udivsi3>
 800023a:	4770      	bx	lr

0800023c <__aeabi_idiv0>:
 800023c:	4770      	bx	lr
 800023e:	46c0      	nop			; (mov r8, r8)

08000240 <main>:
  * @retval int
  */


int main(void)
{
 8000240:	b5b0      	push	{r4, r5, r7, lr}
 8000242:	af00      	add	r7, sp, #0
 8000244:	464c      	mov	r4, r9
  HAL_Init();
 8000246:	f000 fa95 	bl	8000774 <HAL_Init>
  SystemClock_Config();
 800024a:	f000 f80f 	bl	800026c <SystemClock_Config>
  MX_GPIO_Init();
 800024e:	f000 f8a7 	bl	80003a0 <MX_GPIO_Init>
  MX_TIM16_Init();
 8000252:	f000 f857 	bl	8000304 <MX_TIM16_Init>
  HAL_TIM_Base_Start_IT(&htim16);
 8000256:	4b04      	ldr	r3, [pc, #16]	; (8000268 <main+0x28>)
 8000258:	58e3      	ldr	r3, [r4, r3]
 800025a:	0018      	movs	r0, r3
 800025c:	f001 fab0 	bl	80017c0 <HAL_TIM_Base_Start_IT>
  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 8000260:	b662      	cpsie	i
}
 8000262:	46c0      	nop			; (mov r8, r8)
  __enable_irq();

  while (1)
 8000264:	e7fe      	b.n	8000264 <main+0x24>
 8000266:	46c0      	nop			; (mov r8, r8)
 8000268:	0000001c 	.word	0x0000001c

0800026c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800026c:	b590      	push	{r4, r7, lr}
 800026e:	b091      	sub	sp, #68	; 0x44
 8000270:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000272:	2410      	movs	r4, #16
 8000274:	193b      	adds	r3, r7, r4
 8000276:	0018      	movs	r0, r3
 8000278:	2330      	movs	r3, #48	; 0x30
 800027a:	001a      	movs	r2, r3
 800027c:	2100      	movs	r1, #0
 800027e:	f001 fca7 	bl	8001bd0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000282:	003b      	movs	r3, r7
 8000284:	0018      	movs	r0, r3
 8000286:	2310      	movs	r3, #16
 8000288:	001a      	movs	r2, r3
 800028a:	2100      	movs	r1, #0
 800028c:	f001 fca0 	bl	8001bd0 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000290:	0021      	movs	r1, r4
 8000292:	187b      	adds	r3, r7, r1
 8000294:	2202      	movs	r2, #2
 8000296:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000298:	187b      	adds	r3, r7, r1
 800029a:	2201      	movs	r2, #1
 800029c:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800029e:	187b      	adds	r3, r7, r1
 80002a0:	2210      	movs	r2, #16
 80002a2:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002a4:	187b      	adds	r3, r7, r1
 80002a6:	2202      	movs	r2, #2
 80002a8:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80002aa:	187b      	adds	r3, r7, r1
 80002ac:	2280      	movs	r2, #128	; 0x80
 80002ae:	0212      	lsls	r2, r2, #8
 80002b0:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 80002b2:	187b      	adds	r3, r7, r1
 80002b4:	2280      	movs	r2, #128	; 0x80
 80002b6:	0352      	lsls	r2, r2, #13
 80002b8:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80002ba:	187b      	adds	r3, r7, r1
 80002bc:	2200      	movs	r2, #0
 80002be:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002c0:	187b      	adds	r3, r7, r1
 80002c2:	0018      	movs	r0, r3
 80002c4:	f000 fd7c 	bl	8000dc0 <HAL_RCC_OscConfig>
 80002c8:	1e03      	subs	r3, r0, #0
 80002ca:	d001      	beq.n	80002d0 <SystemClock_Config+0x64>
  {
    Error_Handler();
 80002cc:	f000 f8d2 	bl	8000474 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002d0:	003b      	movs	r3, r7
 80002d2:	2207      	movs	r2, #7
 80002d4:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002d6:	003b      	movs	r3, r7
 80002d8:	2202      	movs	r2, #2
 80002da:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002dc:	003b      	movs	r3, r7
 80002de:	2200      	movs	r2, #0
 80002e0:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002e2:	003b      	movs	r3, r7
 80002e4:	2200      	movs	r2, #0
 80002e6:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80002e8:	003b      	movs	r3, r7
 80002ea:	2101      	movs	r1, #1
 80002ec:	0018      	movs	r0, r3
 80002ee:	f001 f885 	bl	80013fc <HAL_RCC_ClockConfig>
 80002f2:	1e03      	subs	r3, r0, #0
 80002f4:	d001      	beq.n	80002fa <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80002f6:	f000 f8bd 	bl	8000474 <Error_Handler>
  }
}
 80002fa:	46c0      	nop			; (mov r8, r8)
 80002fc:	46bd      	mov	sp, r7
 80002fe:	b011      	add	sp, #68	; 0x44
 8000300:	bd90      	pop	{r4, r7, pc}
	...

08000304 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 8000304:	b5b0      	push	{r4, r5, r7, lr}
 8000306:	af00      	add	r7, sp, #0
 8000308:	464c      	mov	r4, r9
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 800030a:	4b17      	ldr	r3, [pc, #92]	; (8000368 <MX_TIM16_Init+0x64>)
 800030c:	58e3      	ldr	r3, [r4, r3]
 800030e:	4a17      	ldr	r2, [pc, #92]	; (800036c <MX_TIM16_Init+0x68>)
 8000310:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 48000 - 1;
 8000312:	4b15      	ldr	r3, [pc, #84]	; (8000368 <MX_TIM16_Init+0x64>)
 8000314:	58e3      	ldr	r3, [r4, r3]
 8000316:	4a16      	ldr	r2, [pc, #88]	; (8000370 <MX_TIM16_Init+0x6c>)
 8000318:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 800031a:	4b13      	ldr	r3, [pc, #76]	; (8000368 <MX_TIM16_Init+0x64>)
 800031c:	58e3      	ldr	r3, [r4, r3]
 800031e:	2200      	movs	r2, #0
 8000320:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 1000;
 8000322:	4b11      	ldr	r3, [pc, #68]	; (8000368 <MX_TIM16_Init+0x64>)
 8000324:	58e3      	ldr	r3, [r4, r3]
 8000326:	22fa      	movs	r2, #250	; 0xfa
 8000328:	0092      	lsls	r2, r2, #2
 800032a:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800032c:	4b0e      	ldr	r3, [pc, #56]	; (8000368 <MX_TIM16_Init+0x64>)
 800032e:	58e3      	ldr	r3, [r4, r3]
 8000330:	2200      	movs	r2, #0
 8000332:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8000334:	4b0c      	ldr	r3, [pc, #48]	; (8000368 <MX_TIM16_Init+0x64>)
 8000336:	58e3      	ldr	r3, [r4, r3]
 8000338:	2200      	movs	r2, #0
 800033a:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800033c:	4b0a      	ldr	r3, [pc, #40]	; (8000368 <MX_TIM16_Init+0x64>)
 800033e:	58e3      	ldr	r3, [r4, r3]
 8000340:	2200      	movs	r2, #0
 8000342:	619a      	str	r2, [r3, #24]

  HAL_TIM_Base_DeInit(&htim16);
 8000344:	4b08      	ldr	r3, [pc, #32]	; (8000368 <MX_TIM16_Init+0x64>)
 8000346:	58e3      	ldr	r3, [r4, r3]
 8000348:	0018      	movs	r0, r3
 800034a:	f001 f9e3 	bl	8001714 <HAL_TIM_Base_DeInit>

  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 800034e:	4b06      	ldr	r3, [pc, #24]	; (8000368 <MX_TIM16_Init+0x64>)
 8000350:	58e3      	ldr	r3, [r4, r3]
 8000352:	0018      	movs	r0, r3
 8000354:	f001 f98e 	bl	8001674 <HAL_TIM_Base_Init>
 8000358:	1e03      	subs	r3, r0, #0
 800035a:	d001      	beq.n	8000360 <MX_TIM16_Init+0x5c>
  {
    Error_Handler();
 800035c:	f000 f88a 	bl	8000474 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 8000360:	46c0      	nop			; (mov r8, r8)
 8000362:	46bd      	mov	sp, r7
 8000364:	bdb0      	pop	{r4, r5, r7, pc}
 8000366:	46c0      	nop			; (mov r8, r8)
 8000368:	0000001c 	.word	0x0000001c
 800036c:	40014400 	.word	0x40014400
 8000370:	0000bb7f 	.word	0x0000bb7f

08000374 <HAL_TIM_PeriodElapsedCallback>:


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000374:	b580      	push	{r7, lr}
 8000376:	b082      	sub	sp, #8
 8000378:	af00      	add	r7, sp, #0
 800037a:	6078      	str	r0, [r7, #4]
 800037c:	464b      	mov	r3, r9
  if (htim == &htim16)
 800037e:	687a      	ldr	r2, [r7, #4]
 8000380:	4906      	ldr	r1, [pc, #24]	; (800039c <HAL_TIM_PeriodElapsedCallback+0x28>)
 8000382:	585b      	ldr	r3, [r3, r1]
 8000384:	429a      	cmp	r2, r3
 8000386:	d105      	bne.n	8000394 <HAL_TIM_PeriodElapsedCallback+0x20>
  {
    HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000388:	2390      	movs	r3, #144	; 0x90
 800038a:	05db      	lsls	r3, r3, #23
 800038c:	2120      	movs	r1, #32
 800038e:	0018      	movs	r0, r3
 8000390:	f000 fcfb 	bl	8000d8a <HAL_GPIO_TogglePin>
  }

}
 8000394:	46c0      	nop			; (mov r8, r8)
 8000396:	46bd      	mov	sp, r7
 8000398:	b002      	add	sp, #8
 800039a:	bd80      	pop	{r7, pc}
 800039c:	0000001c 	.word	0x0000001c

080003a0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80003a0:	b590      	push	{r4, r7, lr}
 80003a2:	b089      	sub	sp, #36	; 0x24
 80003a4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003a6:	240c      	movs	r4, #12
 80003a8:	193b      	adds	r3, r7, r4
 80003aa:	0018      	movs	r0, r3
 80003ac:	2314      	movs	r3, #20
 80003ae:	001a      	movs	r2, r3
 80003b0:	2100      	movs	r1, #0
 80003b2:	f001 fc0d 	bl	8001bd0 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80003b6:	4b2c      	ldr	r3, [pc, #176]	; (8000468 <MX_GPIO_Init+0xc8>)
 80003b8:	695a      	ldr	r2, [r3, #20]
 80003ba:	4b2b      	ldr	r3, [pc, #172]	; (8000468 <MX_GPIO_Init+0xc8>)
 80003bc:	2180      	movs	r1, #128	; 0x80
 80003be:	0309      	lsls	r1, r1, #12
 80003c0:	430a      	orrs	r2, r1
 80003c2:	615a      	str	r2, [r3, #20]
 80003c4:	4b28      	ldr	r3, [pc, #160]	; (8000468 <MX_GPIO_Init+0xc8>)
 80003c6:	695a      	ldr	r2, [r3, #20]
 80003c8:	2380      	movs	r3, #128	; 0x80
 80003ca:	031b      	lsls	r3, r3, #12
 80003cc:	4013      	ands	r3, r2
 80003ce:	60bb      	str	r3, [r7, #8]
 80003d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80003d2:	4b25      	ldr	r3, [pc, #148]	; (8000468 <MX_GPIO_Init+0xc8>)
 80003d4:	695a      	ldr	r2, [r3, #20]
 80003d6:	4b24      	ldr	r3, [pc, #144]	; (8000468 <MX_GPIO_Init+0xc8>)
 80003d8:	2180      	movs	r1, #128	; 0x80
 80003da:	03c9      	lsls	r1, r1, #15
 80003dc:	430a      	orrs	r2, r1
 80003de:	615a      	str	r2, [r3, #20]
 80003e0:	4b21      	ldr	r3, [pc, #132]	; (8000468 <MX_GPIO_Init+0xc8>)
 80003e2:	695a      	ldr	r2, [r3, #20]
 80003e4:	2380      	movs	r3, #128	; 0x80
 80003e6:	03db      	lsls	r3, r3, #15
 80003e8:	4013      	ands	r3, r2
 80003ea:	607b      	str	r3, [r7, #4]
 80003ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003ee:	4b1e      	ldr	r3, [pc, #120]	; (8000468 <MX_GPIO_Init+0xc8>)
 80003f0:	695a      	ldr	r2, [r3, #20]
 80003f2:	4b1d      	ldr	r3, [pc, #116]	; (8000468 <MX_GPIO_Init+0xc8>)
 80003f4:	2180      	movs	r1, #128	; 0x80
 80003f6:	0289      	lsls	r1, r1, #10
 80003f8:	430a      	orrs	r2, r1
 80003fa:	615a      	str	r2, [r3, #20]
 80003fc:	4b1a      	ldr	r3, [pc, #104]	; (8000468 <MX_GPIO_Init+0xc8>)
 80003fe:	695a      	ldr	r2, [r3, #20]
 8000400:	2380      	movs	r3, #128	; 0x80
 8000402:	029b      	lsls	r3, r3, #10
 8000404:	4013      	ands	r3, r2
 8000406:	603b      	str	r3, [r7, #0]
 8000408:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800040a:	2390      	movs	r3, #144	; 0x90
 800040c:	05db      	lsls	r3, r3, #23
 800040e:	2200      	movs	r2, #0
 8000410:	2120      	movs	r1, #32
 8000412:	0018      	movs	r0, r3
 8000414:	f000 fc9c 	bl	8000d50 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000418:	193b      	adds	r3, r7, r4
 800041a:	2280      	movs	r2, #128	; 0x80
 800041c:	0192      	lsls	r2, r2, #6
 800041e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000420:	193b      	adds	r3, r7, r4
 8000422:	4a12      	ldr	r2, [pc, #72]	; (800046c <MX_GPIO_Init+0xcc>)
 8000424:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000426:	193b      	adds	r3, r7, r4
 8000428:	2200      	movs	r2, #0
 800042a:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800042c:	193b      	adds	r3, r7, r4
 800042e:	4a10      	ldr	r2, [pc, #64]	; (8000470 <MX_GPIO_Init+0xd0>)
 8000430:	0019      	movs	r1, r3
 8000432:	0010      	movs	r0, r2
 8000434:	f000 fb1c 	bl	8000a70 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000438:	0021      	movs	r1, r4
 800043a:	187b      	adds	r3, r7, r1
 800043c:	2220      	movs	r2, #32
 800043e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000440:	187b      	adds	r3, r7, r1
 8000442:	2201      	movs	r2, #1
 8000444:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000446:	187b      	adds	r3, r7, r1
 8000448:	2200      	movs	r2, #0
 800044a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800044c:	187b      	adds	r3, r7, r1
 800044e:	2200      	movs	r2, #0
 8000450:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000452:	187a      	adds	r2, r7, r1
 8000454:	2390      	movs	r3, #144	; 0x90
 8000456:	05db      	lsls	r3, r3, #23
 8000458:	0011      	movs	r1, r2
 800045a:	0018      	movs	r0, r3
 800045c:	f000 fb08 	bl	8000a70 <HAL_GPIO_Init>

}
 8000460:	46c0      	nop			; (mov r8, r8)
 8000462:	46bd      	mov	sp, r7
 8000464:	b009      	add	sp, #36	; 0x24
 8000466:	bd90      	pop	{r4, r7, pc}
 8000468:	40021000 	.word	0x40021000
 800046c:	10210000 	.word	0x10210000
 8000470:	48000800 	.word	0x48000800

08000474 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000474:	b580      	push	{r7, lr}
 8000476:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000478:	b672      	cpsid	i
}
 800047a:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800047c:	e7fe      	b.n	800047c <Error_Handler+0x8>
	...

08000480 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000480:	b580      	push	{r7, lr}
 8000482:	b082      	sub	sp, #8
 8000484:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000486:	4b0f      	ldr	r3, [pc, #60]	; (80004c4 <HAL_MspInit+0x44>)
 8000488:	699a      	ldr	r2, [r3, #24]
 800048a:	4b0e      	ldr	r3, [pc, #56]	; (80004c4 <HAL_MspInit+0x44>)
 800048c:	2101      	movs	r1, #1
 800048e:	430a      	orrs	r2, r1
 8000490:	619a      	str	r2, [r3, #24]
 8000492:	4b0c      	ldr	r3, [pc, #48]	; (80004c4 <HAL_MspInit+0x44>)
 8000494:	699b      	ldr	r3, [r3, #24]
 8000496:	2201      	movs	r2, #1
 8000498:	4013      	ands	r3, r2
 800049a:	607b      	str	r3, [r7, #4]
 800049c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800049e:	4b09      	ldr	r3, [pc, #36]	; (80004c4 <HAL_MspInit+0x44>)
 80004a0:	69da      	ldr	r2, [r3, #28]
 80004a2:	4b08      	ldr	r3, [pc, #32]	; (80004c4 <HAL_MspInit+0x44>)
 80004a4:	2180      	movs	r1, #128	; 0x80
 80004a6:	0549      	lsls	r1, r1, #21
 80004a8:	430a      	orrs	r2, r1
 80004aa:	61da      	str	r2, [r3, #28]
 80004ac:	4b05      	ldr	r3, [pc, #20]	; (80004c4 <HAL_MspInit+0x44>)
 80004ae:	69da      	ldr	r2, [r3, #28]
 80004b0:	2380      	movs	r3, #128	; 0x80
 80004b2:	055b      	lsls	r3, r3, #21
 80004b4:	4013      	ands	r3, r2
 80004b6:	603b      	str	r3, [r7, #0]
 80004b8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80004ba:	46c0      	nop			; (mov r8, r8)
 80004bc:	46bd      	mov	sp, r7
 80004be:	b002      	add	sp, #8
 80004c0:	bd80      	pop	{r7, pc}
 80004c2:	46c0      	nop			; (mov r8, r8)
 80004c4:	40021000 	.word	0x40021000

080004c8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80004c8:	b580      	push	{r7, lr}
 80004ca:	b084      	sub	sp, #16
 80004cc:	af00      	add	r7, sp, #0
 80004ce:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM16)
 80004d0:	687b      	ldr	r3, [r7, #4]
 80004d2:	681b      	ldr	r3, [r3, #0]
 80004d4:	4a0e      	ldr	r2, [pc, #56]	; (8000510 <HAL_TIM_Base_MspInit+0x48>)
 80004d6:	4293      	cmp	r3, r2
 80004d8:	d115      	bne.n	8000506 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM16_MspInit 0 */

  /* USER CODE END TIM16_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM16_CLK_ENABLE();
 80004da:	4b0e      	ldr	r3, [pc, #56]	; (8000514 <HAL_TIM_Base_MspInit+0x4c>)
 80004dc:	699a      	ldr	r2, [r3, #24]
 80004de:	4b0d      	ldr	r3, [pc, #52]	; (8000514 <HAL_TIM_Base_MspInit+0x4c>)
 80004e0:	2180      	movs	r1, #128	; 0x80
 80004e2:	0289      	lsls	r1, r1, #10
 80004e4:	430a      	orrs	r2, r1
 80004e6:	619a      	str	r2, [r3, #24]
 80004e8:	4b0a      	ldr	r3, [pc, #40]	; (8000514 <HAL_TIM_Base_MspInit+0x4c>)
 80004ea:	699a      	ldr	r2, [r3, #24]
 80004ec:	2380      	movs	r3, #128	; 0x80
 80004ee:	029b      	lsls	r3, r3, #10
 80004f0:	4013      	ands	r3, r2
 80004f2:	60fb      	str	r3, [r7, #12]
 80004f4:	68fb      	ldr	r3, [r7, #12]
    /* TIM16 interrupt Init */
    HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 80004f6:	2200      	movs	r2, #0
 80004f8:	2100      	movs	r1, #0
 80004fa:	2015      	movs	r0, #21
 80004fc:	f000 fa76 	bl	80009ec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM16_IRQn);
 8000500:	2015      	movs	r0, #21
 8000502:	f000 fa88 	bl	8000a16 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 8000506:	46c0      	nop			; (mov r8, r8)
 8000508:	46bd      	mov	sp, r7
 800050a:	b004      	add	sp, #16
 800050c:	bd80      	pop	{r7, pc}
 800050e:	46c0      	nop			; (mov r8, r8)
 8000510:	40014400 	.word	0x40014400
 8000514:	40021000 	.word	0x40021000

08000518 <HAL_TIM_Base_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
{
 8000518:	b580      	push	{r7, lr}
 800051a:	b082      	sub	sp, #8
 800051c:	af00      	add	r7, sp, #0
 800051e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM16)
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	681b      	ldr	r3, [r3, #0]
 8000524:	4a07      	ldr	r2, [pc, #28]	; (8000544 <HAL_TIM_Base_MspDeInit+0x2c>)
 8000526:	4293      	cmp	r3, r2
 8000528:	d108      	bne.n	800053c <HAL_TIM_Base_MspDeInit+0x24>
  {
  /* USER CODE BEGIN TIM16_MspDeInit 0 */

  /* USER CODE END TIM16_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_TIM16_CLK_DISABLE();
 800052a:	4b07      	ldr	r3, [pc, #28]	; (8000548 <HAL_TIM_Base_MspDeInit+0x30>)
 800052c:	699a      	ldr	r2, [r3, #24]
 800052e:	4b06      	ldr	r3, [pc, #24]	; (8000548 <HAL_TIM_Base_MspDeInit+0x30>)
 8000530:	4906      	ldr	r1, [pc, #24]	; (800054c <HAL_TIM_Base_MspDeInit+0x34>)
 8000532:	400a      	ands	r2, r1
 8000534:	619a      	str	r2, [r3, #24]

    /* TIM16 interrupt DeInit */
    HAL_NVIC_DisableIRQ(TIM16_IRQn);
 8000536:	2015      	movs	r0, #21
 8000538:	f000 fa7d 	bl	8000a36 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN TIM16_MspDeInit 1 */

  /* USER CODE END TIM16_MspDeInit 1 */
  }

}
 800053c:	46c0      	nop			; (mov r8, r8)
 800053e:	46bd      	mov	sp, r7
 8000540:	b002      	add	sp, #8
 8000542:	bd80      	pop	{r7, pc}
 8000544:	40014400 	.word	0x40014400
 8000548:	40021000 	.word	0x40021000
 800054c:	fffdffff 	.word	0xfffdffff

08000550 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000550:	b580      	push	{r7, lr}
 8000552:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000554:	e7fe      	b.n	8000554 <NMI_Handler+0x4>

08000556 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000556:	b580      	push	{r7, lr}
 8000558:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800055a:	e7fe      	b.n	800055a <HardFault_Handler+0x4>

0800055c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800055c:	b580      	push	{r7, lr}
 800055e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000560:	46c0      	nop			; (mov r8, r8)
 8000562:	46bd      	mov	sp, r7
 8000564:	bd80      	pop	{r7, pc}

08000566 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000566:	b580      	push	{r7, lr}
 8000568:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800056a:	46c0      	nop			; (mov r8, r8)
 800056c:	46bd      	mov	sp, r7
 800056e:	bd80      	pop	{r7, pc}

08000570 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000574:	f000 f94a 	bl	800080c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000578:	46c0      	nop			; (mov r8, r8)
 800057a:	46bd      	mov	sp, r7
 800057c:	bd80      	pop	{r7, pc}
	...

08000580 <TIM16_IRQHandler>:

/**
  * @brief This function handles TIM16 global interrupt.
  */
void TIM16_IRQHandler(void)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	af00      	add	r7, sp, #0
 8000584:	464b      	mov	r3, r9
  /* USER CODE BEGIN TIM16_IRQn 0 */

  /* USER CODE END TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8000586:	4a04      	ldr	r2, [pc, #16]	; (8000598 <TIM16_IRQHandler+0x18>)
 8000588:	589b      	ldr	r3, [r3, r2]
 800058a:	0018      	movs	r0, r3
 800058c:	f001 f964 	bl	8001858 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM16_IRQn 1 */

  /* USER CODE END TIM16_IRQn 1 */
}
 8000590:	46c0      	nop			; (mov r8, r8)
 8000592:	46bd      	mov	sp, r7
 8000594:	bd80      	pop	{r7, pc}
 8000596:	46c0      	nop			; (mov r8, r8)
 8000598:	0000001c 	.word	0x0000001c

0800059c <SystemInit>:
  */



void SystemInit(void)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 80005a0:	f3bf 8f5f 	dmb	sy
}
 80005a4:	46c0      	nop			; (mov r8, r8)

  __DMB();
  __HAL_SYSCFG_REMAPMEMORY_SRAM();
 80005a6:	4b09      	ldr	r3, [pc, #36]	; (80005cc <SystemInit+0x30>)
 80005a8:	681a      	ldr	r2, [r3, #0]
 80005aa:	4b08      	ldr	r3, [pc, #32]	; (80005cc <SystemInit+0x30>)
 80005ac:	2103      	movs	r1, #3
 80005ae:	438a      	bics	r2, r1
 80005b0:	601a      	str	r2, [r3, #0]
 80005b2:	4b06      	ldr	r3, [pc, #24]	; (80005cc <SystemInit+0x30>)
 80005b4:	681a      	ldr	r2, [r3, #0]
 80005b6:	4b05      	ldr	r3, [pc, #20]	; (80005cc <SystemInit+0x30>)
 80005b8:	2103      	movs	r1, #3
 80005ba:	430a      	orrs	r2, r1
 80005bc:	601a      	str	r2, [r3, #0]
  __ASM volatile ("dmb 0xF":::"memory");
 80005be:	f3bf 8f5f 	dmb	sy
}
 80005c2:	46c0      	nop			; (mov r8, r8)
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 80005c4:	46c0      	nop			; (mov r8, r8)
 80005c6:	46bd      	mov	sp, r7
 80005c8:	bd80      	pop	{r7, pc}
 80005ca:	46c0      	nop			; (mov r8, r8)
 80005cc:	40010000 	.word	0x40010000

080005d0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80005d0:	4850      	ldr	r0, [pc, #320]	; (8000714 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80005d2:	4685      	mov	sp, r0



  // Store r10 passed by bootloader as gu32FirmwareAbsPosition, need to use hoop if Cortex-M0
  mov r7, r10
 80005d4:	4657      	mov	r7, sl
  ldr r2, =gu32FirmwareAbsPosition
 80005d6:	4a50      	ldr	r2, [pc, #320]	; (8000718 <LoopForever+0x6>)
  str r7, [r2]
 80005d8:	6017      	str	r7, [r2, #0]

  // Store r11 passed by bootloader as gu32FirmwareOffset, need to use hoop if Cortex-M0
  mov r7, r11
 80005da:	465f      	mov	r7, fp
  ldr r2, =gu32FirmwareOffset
 80005dc:	4a4f      	ldr	r2, [pc, #316]	; (800071c <LoopForever+0xa>)
  str r7, [r2]
 80005de:	6017      	str	r7, [r2, #0]

  // Store r12 passed by bootloader as gu32FirmwareAbsOffsetChecksum, need to use hoop if Cortex-M0
  mov r7, r12
 80005e0:	4667      	mov	r7, ip
  ldr r2, =gu32FirmwareAbsOffsetChecksum
 80005e2:	4a4f      	ldr	r2, [pc, #316]	; (8000720 <LoopForever+0xe>)
  str r7, [r2]
 80005e4:	6017      	str	r7, [r2, #0]

  // Firmware may be booting as standalone. In that case inspect the checksum
  // and if it does not match, we are most likely running from standalone.
  // Funny thing, Cortex-M0 reset values seem to be like 0xffffffff? Well,
  // checksum in anycase takes care of that correct values are loaded.
  ldr r2, =gu32FirmwareAbsPosition // Load variable address
 80005e6:	4a4c      	ldr	r2, [pc, #304]	; (8000718 <LoopForever+0x6>)
  ldr r2, [r2] // Load variable data
 80005e8:	6812      	ldr	r2, [r2, #0]
  ldr r3, =gu32FirmwareOffset // Load variable address
 80005ea:	4b4c      	ldr	r3, [pc, #304]	; (800071c <LoopForever+0xa>)
  ldr r3, [r3] // Load variable data
 80005ec:	681b      	ldr	r3, [r3, #0]
  ldr r4, =gu32FirmwareAbsOffsetChecksum // Load variable address
 80005ee:	4c4c      	ldr	r4, [pc, #304]	; (8000720 <LoopForever+0xe>)
  ldr r4, [r4] // Load variable data
 80005f0:	6824      	ldr	r4, [r4, #0]
  movs r1, r2// Calculating the checksum into r1
 80005f2:	0011      	movs	r1, r2
  eors r1, r1, r3 // r2/gu32FirmwareAbsPosition already there, need only r3/gu32FirmwareOffset
 80005f4:	4059      	eors	r1, r3
  cmp r1, r4 // Actual compare
 80005f6:	42a1      	cmp	r1, r4
  beq BootloadedBootContinue // If match, just do nothing
 80005f8:	d005      	beq.n	8000606 <BootloadedBootContinue>
  // Did not match, so we need to store correct values of gu32FirmwareAbsPosition and gu32FirmwareOffset
  ldr r1, =__flash_begin; // Load variable address
 80005fa:	494a      	ldr	r1, [pc, #296]	; (8000724 <LoopForever+0x12>)
  ldr r2, =gu32FirmwareAbsPosition // Load variable address
 80005fc:	4a46      	ldr	r2, [pc, #280]	; (8000718 <LoopForever+0x6>)
  str r1, [r2] // Finally store the new value to ram
 80005fe:	6011      	str	r1, [r2, #0]
  movs r1, #0 // Put zero offset
 8000600:	2100      	movs	r1, #0
  ldr r2, =gu32FirmwareOffset // Load firmware offset variable address
 8000602:	4a46      	ldr	r2, [pc, #280]	; (800071c <LoopForever+0xa>)
  str r1, [r2] // Store zero offset
 8000604:	6011      	str	r1, [r2, #0]

08000606 <BootloadedBootContinue>:


#ifdef GOT_IN_RAM

GlobalOffsetTableCopyPatchInit:
  movs r0, #0 // Loop variable
 8000606:	2000      	movs	r0, #0
  movs r1, #0 // Pointer (just introduction)
 8000608:	2100      	movs	r1, #0

0800060a <GlobalOffsetTableCopyPatchLoopCond>:

GlobalOffsetTableCopyPatchLoopCond:
  ldr r2, =__flash_global_offset_table_begin // Need global offset table table beginning for pointer
 800060a:	4a47      	ldr	r2, [pc, #284]	; (8000728 <LoopForever+0x16>)
  ldr r3, =__flash_global_offset_table_end // And need end for checking loop
 800060c:	4b47      	ldr	r3, [pc, #284]	; (800072c <LoopForever+0x1a>)
  ldr r4, =gu32FirmwareOffset // Need also data offset variable address
 800060e:	4c43      	ldr	r4, [pc, #268]	; (800071c <LoopForever+0xa>)
  ldr r4, [r4] // And the actual offset value
 8000610:	6824      	ldr	r4, [r4, #0]
  adds r2, r2, r4 // Patching flash global offset table begin to honour offset
 8000612:	1912      	adds	r2, r2, r4
  adds r3, r3, r4 // Patching flash global offset table end to honour offset
 8000614:	191b      	adds	r3, r3, r4
  adds r1, r0, r2 // Pointer value is loop variable + offsetted flash global offset table begin
 8000616:	1881      	adds	r1, r0, r2
  cmp r1, r3 // Compare pointer against global offset table flash end
 8000618:	4299      	cmp	r1, r3
  bhs GlobalOffsetTableCopyPatchEnd // If getting past limits, go to end
 800061a:	d20e      	bcs.n	800063a <GlobalOffsetTableCopyPatchEnd>

0800061c <GlobalOffsetTableCopyPatchLoopBody>:

GlobalOffsetTableCopyPatchLoopBody:
  ldr r2, [r1] // Load the actual data via pointer
 800061c:	680a      	ldr	r2, [r1, #0]
  ldr r3, =__flash_begin // Need flash begin boundary for checking
 800061e:	4b41      	ldr	r3, [pc, #260]	; (8000724 <LoopForever+0x12>)
  ldr r4, =__flash_end // Need also flash end boundary for checking
 8000620:	4c43      	ldr	r4, [pc, #268]	; (8000730 <LoopForever+0x1e>)
  cmp r2, r3 // Comparing loaded data to flash begin
 8000622:	429a      	cmp	r2, r3
  blo GlobalOffsetTableStoreData // If less than flash begin, jump to store
 8000624:	d304      	bcc.n	8000630 <GlobalOffsetTableStoreData>
  cmp r2, r4 // Comparing loaded data to flash end
 8000626:	42a2      	cmp	r2, r4
  bhs GlobalOffsetTableStoreData // If more than or equal to end, jump to store
 8000628:	d202      	bcs.n	8000630 <GlobalOffsetTableStoreData>

0800062a <GlobalOffsetTablePatchData>:

GlobalOffsetTablePatchData:
  ldr r3, =gu32FirmwareOffset // Need data offset variable address
 800062a:	4b3c      	ldr	r3, [pc, #240]	; (800071c <LoopForever+0xa>)
  ldr r3, [r3] // And then the actual data
 800062c:	681b      	ldr	r3, [r3, #0]
  adds r2, r2, r3 // Patch the data
 800062e:	18d2      	adds	r2, r2, r3

08000630 <GlobalOffsetTableStoreData>:

GlobalOffsetTableStoreData:
  ldr r3, =__ram_global_offset_table_begin // Get global offset table begin in ram for ram data pointer
 8000630:	4b40      	ldr	r3, [pc, #256]	; (8000734 <LoopForever+0x22>)
  adds r3, r3, r0 // Add loop variable
 8000632:	181b      	adds	r3, r3, r0
  str r2, [r3] // Store the data
 8000634:	601a      	str	r2, [r3, #0]

08000636 <GlobalOffsetTableLoopIncrements>:

GlobalOffsetTableLoopIncrements:
  adds r0, r0, #4 // Increment loop
 8000636:	3004      	adds	r0, #4
  b GlobalOffsetTableCopyPatchLoopCond // Jump to loop condition checking
 8000638:	e7e7      	b.n	800060a <GlobalOffsetTableCopyPatchLoopCond>

0800063a <GlobalOffsetTableCopyPatchEnd>:

GlobalOffsetTableCopyPatchEnd:
  ldr r0, =__ram_global_offset_table_begin
 800063a:	483e      	ldr	r0, [pc, #248]	; (8000734 <LoopForever+0x22>)
  mov r9, r0 // Stupid trick to put global offset table location to r9, for Cortex-M0
 800063c:	4681      	mov	r9, r0
#endif /* #ifdef GOT_IN_RAM */



/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800063e:	483e      	ldr	r0, [pc, #248]	; (8000738 <LoopForever+0x26>)
  ldr r1, =_edata
 8000640:	493e      	ldr	r1, [pc, #248]	; (800073c <LoopForever+0x2a>)
  ldr r2, =_sidata
 8000642:	4a3f      	ldr	r2, [pc, #252]	; (8000740 <LoopForever+0x2e>)
  ldr r7, =gu32FirmwareOffset // Load firmware offset variable address
 8000644:	4f35      	ldr	r7, [pc, #212]	; (800071c <LoopForever+0xa>)
  ldr r7, [r7] // Load the actual firmware offset variable data
 8000646:	683f      	ldr	r7, [r7, #0]
  adds r2, r2, r7 // Patch the sidata location with offset
 8000648:	19d2      	adds	r2, r2, r7
  movs r3, #0
 800064a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800064c:	e002      	b.n	8000654 <LoopCopyDataInit>

0800064e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800064e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000650:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000652:	3304      	adds	r3, #4

08000654 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000654:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000656:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000658:	d3f9      	bcc.n	800064e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800065a:	4a3a      	ldr	r2, [pc, #232]	; (8000744 <LoopForever+0x32>)
  ldr r4, =_ebss
 800065c:	4c3a      	ldr	r4, [pc, #232]	; (8000748 <LoopForever+0x36>)
  movs r3, #0
 800065e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000660:	e013      	b.n	800068a <LoopFillZerobss>

08000662 <FillZerobss>:

FillZerobss:
  // Here we need to check that we are not zeroing out addresses or needed symbols

  ldr r6, =gu32FirmwareAbsPosition // Load address of absolute firmware position variable
 8000662:	4e2d      	ldr	r6, [pc, #180]	; (8000718 <LoopForever+0x6>)
  cmp r2, r6 // Compare with what we are going to zero
 8000664:	42b2      	cmp	r2, r6
  beq FillZerobssSkip // If we should skip zeroing, jump away
 8000666:	d00f      	beq.n	8000688 <FillZerobssSkip>

  ldr r6, =gu32FirmwareOffset // Load address of firmware offset variable
 8000668:	4e2c      	ldr	r6, [pc, #176]	; (800071c <LoopForever+0xa>)
  cmp r2, r6 // Compare with what we are going to zero
 800066a:	42b2      	cmp	r2, r6
  beq FillZerobssSkip // If we should skip zeroing, jump away
 800066c:	d00c      	beq.n	8000688 <FillZerobssSkip>

  ldr r6, =gu32FirmwareAbsOffsetChecksum // Load address of firmware position and offset checksum
 800066e:	4e2c      	ldr	r6, [pc, #176]	; (8000720 <LoopForever+0xe>)
  cmp r2, r6 // Compare with what we are going to zero
 8000670:	42b2      	cmp	r2, r6
  beq FillZerobssSkip // If we should skip zeroing, jump away
 8000672:	d009      	beq.n	8000688 <FillZerobssSkip>

  ldr r6, =__flash_begin // Load address of flash begin symbol
 8000674:	4e2b      	ldr	r6, [pc, #172]	; (8000724 <LoopForever+0x12>)
  cmp r2, r6 // Compare with what we are going to zero
 8000676:	42b2      	cmp	r2, r6
  beq FillZerobssSkip // If we should skip zeroing, jump away
 8000678:	d006      	beq.n	8000688 <FillZerobssSkip>

  ldr r6, =__ram_vector_table_begin // Load address of ram vector table begin symbo
 800067a:	4e34      	ldr	r6, [pc, #208]	; (800074c <LoopForever+0x3a>)
  cmp r2, r6 // Compare with what we are going to zero
 800067c:	42b2      	cmp	r2, r6
  beq FillZerobssSkip // If we should skip zeroing, jump away
 800067e:	d003      	beq.n	8000688 <FillZerobssSkip>

  ldr r6, =__ram_vector_table_end // Load address of ram vector table end symbol
 8000680:	4e33      	ldr	r6, [pc, #204]	; (8000750 <LoopForever+0x3e>)
  cmp r2, r6 // Compare with what we are going to zero
 8000682:	42b2      	cmp	r2, r6
  beq FillZerobssSkip // If we should skip zeroing, jump away
 8000684:	d000      	beq.n	8000688 <FillZerobssSkip>

  str  r3, [r2] // If not escaped yet, make the store
 8000686:	6013      	str	r3, [r2, #0]

08000688 <FillZerobssSkip>:

FillZerobssSkip:
  adds r2, r2, #4
 8000688:	3204      	adds	r2, #4

0800068a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800068a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800068c:	d3e9      	bcc.n	8000662 <FillZerobss>

0800068e <VectorTableCopyPatchInit>:



  // Need to copy and patch vector table in assembly so nobody comes to mess around
VectorTableCopyPatchInit:
  movs r0, #0 // Loop variable
 800068e:	2000      	movs	r0, #0
  movs r1, #0 // Pointer (just introduction)
 8000690:	2100      	movs	r1, #0

08000692 <VectorTableCopyPatchLoopCond>:

VectorTableCopyPatchLoopCond:
  ldr r2, =__flash_vector_table_begin // Need vector table beginning for pointer
 8000692:	4a30      	ldr	r2, [pc, #192]	; (8000754 <LoopForever+0x42>)
  ldr r3, =__flash_vector_table_end // And need end for checking loop
 8000694:	4b30      	ldr	r3, [pc, #192]	; (8000758 <LoopForever+0x46>)
  ldr r4, =gu32FirmwareOffset // Need also data offset variable address
 8000696:	4c21      	ldr	r4, [pc, #132]	; (800071c <LoopForever+0xa>)
  ldr r4, [r4] // And the actual offset value
 8000698:	6824      	ldr	r4, [r4, #0]
  adds r2, r2, r4 // Patching flash vector table begin to honour offset
 800069a:	1912      	adds	r2, r2, r4
  adds r3, r3, r4 // Patching flash vector table end to honour offset
 800069c:	191b      	adds	r3, r3, r4
  adds r1, r0, r2 // Pointer value is loop variable + offsetted flash vector table begin
 800069e:	1881      	adds	r1, r0, r2
  cmp r1, r3 // Compare pointer against vector table flash end
 80006a0:	4299      	cmp	r1, r3
  bhs VectorTableCopyPatchEnd // If getting past limits, go to end
 80006a2:	d20e      	bcs.n	80006c2 <VectorTableCopyPatchEnd>

080006a4 <VectorTableCopyPatchLoopBody>:

VectorTableCopyPatchLoopBody:
  ldr r2, [r1] // Load the actual data via pointer
 80006a4:	680a      	ldr	r2, [r1, #0]
  ldr r3, =__flash_begin // Need flash begin boundary for checking
 80006a6:	4b1f      	ldr	r3, [pc, #124]	; (8000724 <LoopForever+0x12>)
  ldr r4, =__flash_end // Need also flash end boundary for checking
 80006a8:	4c21      	ldr	r4, [pc, #132]	; (8000730 <LoopForever+0x1e>)
  cmp r2, r3 // Comparing loaded data to flash begin
 80006aa:	429a      	cmp	r2, r3
  blo VectorTableStoreData // If less than flash begin, jump to store
 80006ac:	d304      	bcc.n	80006b8 <VectorTableStoreData>
  cmp r2, r4 // Comparing loaded data to flash end
 80006ae:	42a2      	cmp	r2, r4
  bhs VectorTableStoreData // If more than or equal to end, jump to store
 80006b0:	d202      	bcs.n	80006b8 <VectorTableStoreData>

080006b2 <VectorTablePatchData>:

VectorTablePatchData:
  ldr r3, =gu32FirmwareOffset // Need data offset variable address
 80006b2:	4b1a      	ldr	r3, [pc, #104]	; (800071c <LoopForever+0xa>)
  ldr r3, [r3] // And then the actual data
 80006b4:	681b      	ldr	r3, [r3, #0]
  adds r2, r2, r3 // Patch the data
 80006b6:	18d2      	adds	r2, r2, r3

080006b8 <VectorTableStoreData>:

VectorTableStoreData:
  ldr r3, =__ram_vector_table_begin // Get vector table begin in ram for ram data pointer
 80006b8:	4b24      	ldr	r3, [pc, #144]	; (800074c <LoopForever+0x3a>)
  adds r3, r3, r0 // Add loop variable
 80006ba:	181b      	adds	r3, r3, r0
  str r2, [r3] // Store the data
 80006bc:	601a      	str	r2, [r3, #0]

080006be <VectorTableLoopIncrements>:

VectorTableLoopIncrements:
  adds r0, r0, #4 // Increment loop
 80006be:	3004      	adds	r0, #4
  b VectorTableCopyPatchLoopCond // Jump to loop condition checking
 80006c0:	e7e7      	b.n	8000692 <VectorTableCopyPatchLoopCond>

080006c2 <VectorTableCopyPatchEnd>:
VectorTableCopyPatchEnd:



/* Call the clock system intitialization function.*/
  bl  SystemInit
 80006c2:	f7ff ff6b 	bl	800059c <SystemInit>

080006c6 <CallPreinitsInit>:



// Make our own __libc_init_array
CallPreinitsInit:
  ldr r7, =gu32FirmwareOffset
 80006c6:	4f15      	ldr	r7, [pc, #84]	; (800071c <LoopForever+0xa>)
  ldr r7, [r7]
 80006c8:	683f      	ldr	r7, [r7, #0]
  ldr r0, =__preinit_array_start
 80006ca:	4824      	ldr	r0, [pc, #144]	; (800075c <LoopForever+0x4a>)
  adds r0, r7
 80006cc:	19c0      	adds	r0, r0, r7
  ldr r1, =__preinit_array_end
 80006ce:	4924      	ldr	r1, [pc, #144]	; (8000760 <LoopForever+0x4e>)
  adds r1, r7
 80006d0:	19c9      	adds	r1, r1, r7

080006d2 <CallPreinitsLoopCond>:

CallPreinitsLoopCond:
  cmp r0, r1
 80006d2:	4288      	cmp	r0, r1
  beq CallPreinitsEnd// If same, it is at end, go away
 80006d4:	d007      	beq.n	80006e6 <CallPreinitsEnd>

080006d6 <CallPreinitsLoop>:

CallPreinitsLoop:
  ldr r5, =__init_array_start
 80006d6:	4d23      	ldr	r5, [pc, #140]	; (8000764 <LoopForever+0x52>)
  ldr r4, =__init_array_end // Yes, order is funny to say the least
 80006d8:	4c23      	ldr	r4, [pc, #140]	; (8000768 <LoopForever+0x56>)
  ldr r3, [r0]
 80006da:	6803      	ldr	r3, [r0, #0]
  push {r0, r1, r2, r3, r4, r5, r6, r7} // Save context because calling externals
 80006dc:	b4ff      	push	{r0, r1, r2, r3, r4, r5, r6, r7}
  blx r3
 80006de:	4798      	blx	r3
  pop {r0, r1, r2, r3, r4, r5, r6, r7} // Retrieve context
 80006e0:	bcff      	pop	{r0, r1, r2, r3, r4, r5, r6, r7}
  adds r0, r0, #4
 80006e2:	3004      	adds	r0, #4
  b CallPreinitsLoopCond
 80006e4:	e7f5      	b.n	80006d2 <CallPreinitsLoopCond>

080006e6 <CallPreinitsEnd>:

CallPreinitsEnd:
  ldr r3, =_init
 80006e6:	4b21      	ldr	r3, [pc, #132]	; (800076c <LoopForever+0x5a>)
  adds r3, r7
 80006e8:	19db      	adds	r3, r3, r7
  ldr r5, =__init_array_start
 80006ea:	4d1e      	ldr	r5, [pc, #120]	; (8000764 <LoopForever+0x52>)
  adds r5, r7
 80006ec:	19ed      	adds	r5, r5, r7
  ldr r4, =__init_array_end
 80006ee:	4c1e      	ldr	r4, [pc, #120]	; (8000768 <LoopForever+0x56>)
  adds r4, r7
 80006f0:	19e4      	adds	r4, r4, r7
  push {r0, r1, r2, r3, r4, r5, r6, r7} // Save context because calling externals
 80006f2:	b4ff      	push	{r0, r1, r2, r3, r4, r5, r6, r7}
  blx r3
 80006f4:	4798      	blx	r3
  pop {r0, r1, r2, r3, r4, r5, r6, r7} // Retrieve context
 80006f6:	bcff      	pop	{r0, r1, r2, r3, r4, r5, r6, r7}

080006f8 <CallInitsInit>:

CallInitsInit:
  ldr r7, =gu32FirmwareOffset
 80006f8:	4f08      	ldr	r7, [pc, #32]	; (800071c <LoopForever+0xa>)
  ldr r7, [r7]
 80006fa:	683f      	ldr	r7, [r7, #0]

080006fc <CallInitsLoopCond>:

CallInitsLoopCond:
  cmp r5, r4
 80006fc:	42a5      	cmp	r5, r4
  beq CallInitsEnd
 80006fe:	d006      	beq.n	800070e <CallInitsEnd>

08000700 <CallInitsLoop>:

CallInitsLoop:
  ldr r3, [r5]
 8000700:	682b      	ldr	r3, [r5, #0]
  add r3, r3, r7
 8000702:	443b      	add	r3, r7
  push {r0, r1, r2, r3, r4, r5, r6, r7} // Save context because calling externals
 8000704:	b4ff      	push	{r0, r1, r2, r3, r4, r5, r6, r7}
  blx r3
 8000706:	4798      	blx	r3
  pop {r0, r1, r2, r3, r4, r5, r6, r7} // Retrieve context
 8000708:	bcff      	pop	{r0, r1, r2, r3, r4, r5, r6, r7}
  adds r5, r5, #4
 800070a:	3504      	adds	r5, #4
  b CallInitsLoopCond
 800070c:	e7f6      	b.n	80006fc <CallInitsLoopCond>

0800070e <CallInitsEnd>:
CallInitsEnd:



/* Call the application's entry point.*/
  bl main
 800070e:	f7ff fd97 	bl	8000240 <main>

08000712 <LoopForever>:



LoopForever:
  b LoopForever
 8000712:	e7fe      	b.n	8000712 <LoopForever>
  ldr   r0, =_estack
 8000714:	20004000 	.word	0x20004000
  ldr r2, =gu32FirmwareAbsPosition
 8000718:	20000114 	.word	0x20000114
  ldr r2, =gu32FirmwareOffset
 800071c:	2000011c 	.word	0x2000011c
  ldr r2, =gu32FirmwareAbsOffsetChecksum
 8000720:	20000118 	.word	0x20000118
  ldr r1, =__flash_begin; // Load variable address
 8000724:	08000000 	.word	0x08000000
  ldr r2, =__flash_global_offset_table_begin // Need global offset table table beginning for pointer
 8000728:	080000c0 	.word	0x080000c0
  ldr r3, =__flash_global_offset_table_end // And need end for checking loop
 800072c:	080000e0 	.word	0x080000e0
  ldr r4, =__flash_end // Need also flash end boundary for checking
 8000730:	08020000 	.word	0x08020000
  ldr r3, =__ram_global_offset_table_begin // Get global offset table begin in ram for ram data pointer
 8000734:	200000c0 	.word	0x200000c0
  ldr r0, =_sdata
 8000738:	200000e0 	.word	0x200000e0
  ldr r1, =_edata
 800073c:	200000ec 	.word	0x200000ec
  ldr r2, =_sidata
 8000740:	08001c30 	.word	0x08001c30
  ldr r2, =_sbss
 8000744:	200000f8 	.word	0x200000f8
  ldr r4, =_ebss
 8000748:	2000016c 	.word	0x2000016c
  ldr r6, =__ram_vector_table_begin // Load address of ram vector table begin symbo
 800074c:	20000000 	.word	0x20000000
  ldr r6, =__ram_vector_table_end // Load address of ram vector table end symbol
 8000750:	200000c0 	.word	0x200000c0
  ldr r2, =__flash_vector_table_begin // Need vector table beginning for pointer
 8000754:	08000000 	.word	0x08000000
  ldr r3, =__flash_vector_table_end // And need end for checking loop
 8000758:	080000c0 	.word	0x080000c0
  ldr r0, =__preinit_array_start
 800075c:	08001c28 	.word	0x08001c28
  ldr r1, =__preinit_array_end
 8000760:	08001c28 	.word	0x08001c28
  ldr r5, =__init_array_start
 8000764:	08001c28 	.word	0x08001c28
  ldr r4, =__init_array_end // Yes, order is funny to say the least
 8000768:	08001c2c 	.word	0x08001c2c
  ldr r3, =_init
 800076c:	08001be1 	.word	0x08001be1

08000770 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000770:	e7fe      	b.n	8000770 <ADC1_IRQHandler>
	...

08000774 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000774:	b580      	push	{r7, lr}
 8000776:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000778:	4b07      	ldr	r3, [pc, #28]	; (8000798 <HAL_Init+0x24>)
 800077a:	681a      	ldr	r2, [r3, #0]
 800077c:	4b06      	ldr	r3, [pc, #24]	; (8000798 <HAL_Init+0x24>)
 800077e:	2110      	movs	r1, #16
 8000780:	430a      	orrs	r2, r1
 8000782:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000784:	2000      	movs	r0, #0
 8000786:	f000 f809 	bl	800079c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800078a:	f7ff fe79 	bl	8000480 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800078e:	2300      	movs	r3, #0
}
 8000790:	0018      	movs	r0, r3
 8000792:	46bd      	mov	sp, r7
 8000794:	bd80      	pop	{r7, pc}
 8000796:	46c0      	nop			; (mov r8, r8)
 8000798:	40022000 	.word	0x40022000

0800079c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800079c:	b5b0      	push	{r4, r5, r7, lr}
 800079e:	b082      	sub	sp, #8
 80007a0:	af00      	add	r7, sp, #0
 80007a2:	6078      	str	r0, [r7, #4]
 80007a4:	464c      	mov	r4, r9
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80007a6:	4b16      	ldr	r3, [pc, #88]	; (8000800 <HAL_InitTick+0x64>)
 80007a8:	58e3      	ldr	r3, [r4, r3]
 80007aa:	681d      	ldr	r5, [r3, #0]
 80007ac:	4b15      	ldr	r3, [pc, #84]	; (8000804 <HAL_InitTick+0x68>)
 80007ae:	58e3      	ldr	r3, [r4, r3]
 80007b0:	781b      	ldrb	r3, [r3, #0]
 80007b2:	0019      	movs	r1, r3
 80007b4:	23fa      	movs	r3, #250	; 0xfa
 80007b6:	0098      	lsls	r0, r3, #2
 80007b8:	f7ff fcb6 	bl	8000128 <__udivsi3>
 80007bc:	0003      	movs	r3, r0
 80007be:	0019      	movs	r1, r3
 80007c0:	0028      	movs	r0, r5
 80007c2:	f7ff fcb1 	bl	8000128 <__udivsi3>
 80007c6:	0003      	movs	r3, r0
 80007c8:	0018      	movs	r0, r3
 80007ca:	f000 f944 	bl	8000a56 <HAL_SYSTICK_Config>
 80007ce:	1e03      	subs	r3, r0, #0
 80007d0:	d001      	beq.n	80007d6 <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
 80007d2:	2301      	movs	r3, #1
 80007d4:	e010      	b.n	80007f8 <HAL_InitTick+0x5c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	2b03      	cmp	r3, #3
 80007da:	d80c      	bhi.n	80007f6 <HAL_InitTick+0x5a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80007dc:	6879      	ldr	r1, [r7, #4]
 80007de:	2301      	movs	r3, #1
 80007e0:	425b      	negs	r3, r3
 80007e2:	2200      	movs	r2, #0
 80007e4:	0018      	movs	r0, r3
 80007e6:	f000 f901 	bl	80009ec <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80007ea:	4b07      	ldr	r3, [pc, #28]	; (8000808 <HAL_InitTick+0x6c>)
 80007ec:	58e3      	ldr	r3, [r4, r3]
 80007ee:	687a      	ldr	r2, [r7, #4]
 80007f0:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 80007f2:	2300      	movs	r3, #0
 80007f4:	e000      	b.n	80007f8 <HAL_InitTick+0x5c>
    return HAL_ERROR;
 80007f6:	2301      	movs	r3, #1
}
 80007f8:	0018      	movs	r0, r3
 80007fa:	46bd      	mov	sp, r7
 80007fc:	b002      	add	sp, #8
 80007fe:	bdb0      	pop	{r4, r5, r7, pc}
 8000800:	00000008 	.word	0x00000008
 8000804:	0000000c 	.word	0x0000000c
 8000808:	00000014 	.word	0x00000014

0800080c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800080c:	b580      	push	{r7, lr}
 800080e:	af00      	add	r7, sp, #0
 8000810:	464b      	mov	r3, r9
  uwTick += uwTickFreq;
 8000812:	4a07      	ldr	r2, [pc, #28]	; (8000830 <HAL_IncTick+0x24>)
 8000814:	589a      	ldr	r2, [r3, r2]
 8000816:	7812      	ldrb	r2, [r2, #0]
 8000818:	0011      	movs	r1, r2
 800081a:	4a06      	ldr	r2, [pc, #24]	; (8000834 <HAL_IncTick+0x28>)
 800081c:	589a      	ldr	r2, [r3, r2]
 800081e:	6812      	ldr	r2, [r2, #0]
 8000820:	188a      	adds	r2, r1, r2
 8000822:	4904      	ldr	r1, [pc, #16]	; (8000834 <HAL_IncTick+0x28>)
 8000824:	585b      	ldr	r3, [r3, r1]
 8000826:	601a      	str	r2, [r3, #0]
}
 8000828:	46c0      	nop			; (mov r8, r8)
 800082a:	46bd      	mov	sp, r7
 800082c:	bd80      	pop	{r7, pc}
 800082e:	46c0      	nop			; (mov r8, r8)
 8000830:	0000000c 	.word	0x0000000c
 8000834:	00000010 	.word	0x00000010

08000838 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000838:	b580      	push	{r7, lr}
 800083a:	af00      	add	r7, sp, #0
 800083c:	464b      	mov	r3, r9
  return uwTick;
 800083e:	4a03      	ldr	r2, [pc, #12]	; (800084c <HAL_GetTick+0x14>)
 8000840:	589b      	ldr	r3, [r3, r2]
 8000842:	681b      	ldr	r3, [r3, #0]
}
 8000844:	0018      	movs	r0, r3
 8000846:	46bd      	mov	sp, r7
 8000848:	bd80      	pop	{r7, pc}
 800084a:	46c0      	nop			; (mov r8, r8)
 800084c:	00000010 	.word	0x00000010

08000850 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000850:	b580      	push	{r7, lr}
 8000852:	b082      	sub	sp, #8
 8000854:	af00      	add	r7, sp, #0
 8000856:	0002      	movs	r2, r0
 8000858:	1dfb      	adds	r3, r7, #7
 800085a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800085c:	1dfb      	adds	r3, r7, #7
 800085e:	781b      	ldrb	r3, [r3, #0]
 8000860:	2b7f      	cmp	r3, #127	; 0x7f
 8000862:	d809      	bhi.n	8000878 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000864:	1dfb      	adds	r3, r7, #7
 8000866:	781b      	ldrb	r3, [r3, #0]
 8000868:	001a      	movs	r2, r3
 800086a:	231f      	movs	r3, #31
 800086c:	401a      	ands	r2, r3
 800086e:	4b04      	ldr	r3, [pc, #16]	; (8000880 <__NVIC_EnableIRQ+0x30>)
 8000870:	2101      	movs	r1, #1
 8000872:	4091      	lsls	r1, r2
 8000874:	000a      	movs	r2, r1
 8000876:	601a      	str	r2, [r3, #0]
  }
}
 8000878:	46c0      	nop			; (mov r8, r8)
 800087a:	46bd      	mov	sp, r7
 800087c:	b002      	add	sp, #8
 800087e:	bd80      	pop	{r7, pc}
 8000880:	e000e100 	.word	0xe000e100

08000884 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	b082      	sub	sp, #8
 8000888:	af00      	add	r7, sp, #0
 800088a:	0002      	movs	r2, r0
 800088c:	1dfb      	adds	r3, r7, #7
 800088e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000890:	1dfb      	adds	r3, r7, #7
 8000892:	781b      	ldrb	r3, [r3, #0]
 8000894:	2b7f      	cmp	r3, #127	; 0x7f
 8000896:	d810      	bhi.n	80008ba <__NVIC_DisableIRQ+0x36>
  {
    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000898:	1dfb      	adds	r3, r7, #7
 800089a:	781b      	ldrb	r3, [r3, #0]
 800089c:	001a      	movs	r2, r3
 800089e:	231f      	movs	r3, #31
 80008a0:	4013      	ands	r3, r2
 80008a2:	4908      	ldr	r1, [pc, #32]	; (80008c4 <__NVIC_DisableIRQ+0x40>)
 80008a4:	2201      	movs	r2, #1
 80008a6:	409a      	lsls	r2, r3
 80008a8:	0013      	movs	r3, r2
 80008aa:	2280      	movs	r2, #128	; 0x80
 80008ac:	508b      	str	r3, [r1, r2]
  __ASM volatile ("dsb 0xF":::"memory");
 80008ae:	f3bf 8f4f 	dsb	sy
}
 80008b2:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("isb 0xF":::"memory");
 80008b4:	f3bf 8f6f 	isb	sy
}
 80008b8:	46c0      	nop			; (mov r8, r8)
    __DSB();
    __ISB();
  }
}
 80008ba:	46c0      	nop			; (mov r8, r8)
 80008bc:	46bd      	mov	sp, r7
 80008be:	b002      	add	sp, #8
 80008c0:	bd80      	pop	{r7, pc}
 80008c2:	46c0      	nop			; (mov r8, r8)
 80008c4:	e000e100 	.word	0xe000e100

080008c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80008c8:	b590      	push	{r4, r7, lr}
 80008ca:	b083      	sub	sp, #12
 80008cc:	af00      	add	r7, sp, #0
 80008ce:	0002      	movs	r2, r0
 80008d0:	6039      	str	r1, [r7, #0]
 80008d2:	1dfb      	adds	r3, r7, #7
 80008d4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80008d6:	1dfb      	adds	r3, r7, #7
 80008d8:	781b      	ldrb	r3, [r3, #0]
 80008da:	2b7f      	cmp	r3, #127	; 0x7f
 80008dc:	d828      	bhi.n	8000930 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80008de:	4a2f      	ldr	r2, [pc, #188]	; (800099c <__NVIC_SetPriority+0xd4>)
 80008e0:	1dfb      	adds	r3, r7, #7
 80008e2:	781b      	ldrb	r3, [r3, #0]
 80008e4:	b25b      	sxtb	r3, r3
 80008e6:	089b      	lsrs	r3, r3, #2
 80008e8:	33c0      	adds	r3, #192	; 0xc0
 80008ea:	009b      	lsls	r3, r3, #2
 80008ec:	589b      	ldr	r3, [r3, r2]
 80008ee:	1dfa      	adds	r2, r7, #7
 80008f0:	7812      	ldrb	r2, [r2, #0]
 80008f2:	0011      	movs	r1, r2
 80008f4:	2203      	movs	r2, #3
 80008f6:	400a      	ands	r2, r1
 80008f8:	00d2      	lsls	r2, r2, #3
 80008fa:	21ff      	movs	r1, #255	; 0xff
 80008fc:	4091      	lsls	r1, r2
 80008fe:	000a      	movs	r2, r1
 8000900:	43d2      	mvns	r2, r2
 8000902:	401a      	ands	r2, r3
 8000904:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000906:	683b      	ldr	r3, [r7, #0]
 8000908:	019b      	lsls	r3, r3, #6
 800090a:	22ff      	movs	r2, #255	; 0xff
 800090c:	401a      	ands	r2, r3
 800090e:	1dfb      	adds	r3, r7, #7
 8000910:	781b      	ldrb	r3, [r3, #0]
 8000912:	0018      	movs	r0, r3
 8000914:	2303      	movs	r3, #3
 8000916:	4003      	ands	r3, r0
 8000918:	00db      	lsls	r3, r3, #3
 800091a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800091c:	481f      	ldr	r0, [pc, #124]	; (800099c <__NVIC_SetPriority+0xd4>)
 800091e:	1dfb      	adds	r3, r7, #7
 8000920:	781b      	ldrb	r3, [r3, #0]
 8000922:	b25b      	sxtb	r3, r3
 8000924:	089b      	lsrs	r3, r3, #2
 8000926:	430a      	orrs	r2, r1
 8000928:	33c0      	adds	r3, #192	; 0xc0
 800092a:	009b      	lsls	r3, r3, #2
 800092c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800092e:	e031      	b.n	8000994 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000930:	4a1b      	ldr	r2, [pc, #108]	; (80009a0 <__NVIC_SetPriority+0xd8>)
 8000932:	1dfb      	adds	r3, r7, #7
 8000934:	781b      	ldrb	r3, [r3, #0]
 8000936:	0019      	movs	r1, r3
 8000938:	230f      	movs	r3, #15
 800093a:	400b      	ands	r3, r1
 800093c:	3b08      	subs	r3, #8
 800093e:	089b      	lsrs	r3, r3, #2
 8000940:	3306      	adds	r3, #6
 8000942:	009b      	lsls	r3, r3, #2
 8000944:	18d3      	adds	r3, r2, r3
 8000946:	3304      	adds	r3, #4
 8000948:	681b      	ldr	r3, [r3, #0]
 800094a:	1dfa      	adds	r2, r7, #7
 800094c:	7812      	ldrb	r2, [r2, #0]
 800094e:	0011      	movs	r1, r2
 8000950:	2203      	movs	r2, #3
 8000952:	400a      	ands	r2, r1
 8000954:	00d2      	lsls	r2, r2, #3
 8000956:	21ff      	movs	r1, #255	; 0xff
 8000958:	4091      	lsls	r1, r2
 800095a:	000a      	movs	r2, r1
 800095c:	43d2      	mvns	r2, r2
 800095e:	401a      	ands	r2, r3
 8000960:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000962:	683b      	ldr	r3, [r7, #0]
 8000964:	019b      	lsls	r3, r3, #6
 8000966:	22ff      	movs	r2, #255	; 0xff
 8000968:	401a      	ands	r2, r3
 800096a:	1dfb      	adds	r3, r7, #7
 800096c:	781b      	ldrb	r3, [r3, #0]
 800096e:	0018      	movs	r0, r3
 8000970:	2303      	movs	r3, #3
 8000972:	4003      	ands	r3, r0
 8000974:	00db      	lsls	r3, r3, #3
 8000976:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000978:	4809      	ldr	r0, [pc, #36]	; (80009a0 <__NVIC_SetPriority+0xd8>)
 800097a:	1dfb      	adds	r3, r7, #7
 800097c:	781b      	ldrb	r3, [r3, #0]
 800097e:	001c      	movs	r4, r3
 8000980:	230f      	movs	r3, #15
 8000982:	4023      	ands	r3, r4
 8000984:	3b08      	subs	r3, #8
 8000986:	089b      	lsrs	r3, r3, #2
 8000988:	430a      	orrs	r2, r1
 800098a:	3306      	adds	r3, #6
 800098c:	009b      	lsls	r3, r3, #2
 800098e:	18c3      	adds	r3, r0, r3
 8000990:	3304      	adds	r3, #4
 8000992:	601a      	str	r2, [r3, #0]
}
 8000994:	46c0      	nop			; (mov r8, r8)
 8000996:	46bd      	mov	sp, r7
 8000998:	b003      	add	sp, #12
 800099a:	bd90      	pop	{r4, r7, pc}
 800099c:	e000e100 	.word	0xe000e100
 80009a0:	e000ed00 	.word	0xe000ed00

080009a4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b082      	sub	sp, #8
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	1e5a      	subs	r2, r3, #1
 80009b0:	2380      	movs	r3, #128	; 0x80
 80009b2:	045b      	lsls	r3, r3, #17
 80009b4:	429a      	cmp	r2, r3
 80009b6:	d301      	bcc.n	80009bc <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80009b8:	2301      	movs	r3, #1
 80009ba:	e010      	b.n	80009de <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80009bc:	4b0a      	ldr	r3, [pc, #40]	; (80009e8 <SysTick_Config+0x44>)
 80009be:	687a      	ldr	r2, [r7, #4]
 80009c0:	3a01      	subs	r2, #1
 80009c2:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80009c4:	2301      	movs	r3, #1
 80009c6:	425b      	negs	r3, r3
 80009c8:	2103      	movs	r1, #3
 80009ca:	0018      	movs	r0, r3
 80009cc:	f7ff ff7c 	bl	80008c8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80009d0:	4b05      	ldr	r3, [pc, #20]	; (80009e8 <SysTick_Config+0x44>)
 80009d2:	2200      	movs	r2, #0
 80009d4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80009d6:	4b04      	ldr	r3, [pc, #16]	; (80009e8 <SysTick_Config+0x44>)
 80009d8:	2207      	movs	r2, #7
 80009da:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80009dc:	2300      	movs	r3, #0
}
 80009de:	0018      	movs	r0, r3
 80009e0:	46bd      	mov	sp, r7
 80009e2:	b002      	add	sp, #8
 80009e4:	bd80      	pop	{r7, pc}
 80009e6:	46c0      	nop			; (mov r8, r8)
 80009e8:	e000e010 	.word	0xe000e010

080009ec <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80009ec:	b580      	push	{r7, lr}
 80009ee:	b084      	sub	sp, #16
 80009f0:	af00      	add	r7, sp, #0
 80009f2:	60b9      	str	r1, [r7, #8]
 80009f4:	607a      	str	r2, [r7, #4]
 80009f6:	210f      	movs	r1, #15
 80009f8:	187b      	adds	r3, r7, r1
 80009fa:	1c02      	adds	r2, r0, #0
 80009fc:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80009fe:	68ba      	ldr	r2, [r7, #8]
 8000a00:	187b      	adds	r3, r7, r1
 8000a02:	781b      	ldrb	r3, [r3, #0]
 8000a04:	b25b      	sxtb	r3, r3
 8000a06:	0011      	movs	r1, r2
 8000a08:	0018      	movs	r0, r3
 8000a0a:	f7ff ff5d 	bl	80008c8 <__NVIC_SetPriority>
}
 8000a0e:	46c0      	nop			; (mov r8, r8)
 8000a10:	46bd      	mov	sp, r7
 8000a12:	b004      	add	sp, #16
 8000a14:	bd80      	pop	{r7, pc}

08000a16 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a16:	b580      	push	{r7, lr}
 8000a18:	b082      	sub	sp, #8
 8000a1a:	af00      	add	r7, sp, #0
 8000a1c:	0002      	movs	r2, r0
 8000a1e:	1dfb      	adds	r3, r7, #7
 8000a20:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000a22:	1dfb      	adds	r3, r7, #7
 8000a24:	781b      	ldrb	r3, [r3, #0]
 8000a26:	b25b      	sxtb	r3, r3
 8000a28:	0018      	movs	r0, r3
 8000a2a:	f7ff ff11 	bl	8000850 <__NVIC_EnableIRQ>
}
 8000a2e:	46c0      	nop			; (mov r8, r8)
 8000a30:	46bd      	mov	sp, r7
 8000a32:	b002      	add	sp, #8
 8000a34:	bd80      	pop	{r7, pc}

08000a36 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8000a36:	b580      	push	{r7, lr}
 8000a38:	b082      	sub	sp, #8
 8000a3a:	af00      	add	r7, sp, #0
 8000a3c:	0002      	movs	r2, r0
 8000a3e:	1dfb      	adds	r3, r7, #7
 8000a40:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8000a42:	1dfb      	adds	r3, r7, #7
 8000a44:	781b      	ldrb	r3, [r3, #0]
 8000a46:	b25b      	sxtb	r3, r3
 8000a48:	0018      	movs	r0, r3
 8000a4a:	f7ff ff1b 	bl	8000884 <__NVIC_DisableIRQ>
}
 8000a4e:	46c0      	nop			; (mov r8, r8)
 8000a50:	46bd      	mov	sp, r7
 8000a52:	b002      	add	sp, #8
 8000a54:	bd80      	pop	{r7, pc}

08000a56 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000a56:	b580      	push	{r7, lr}
 8000a58:	b082      	sub	sp, #8
 8000a5a:	af00      	add	r7, sp, #0
 8000a5c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	0018      	movs	r0, r3
 8000a62:	f7ff ff9f 	bl	80009a4 <SysTick_Config>
 8000a66:	0003      	movs	r3, r0
}
 8000a68:	0018      	movs	r0, r3
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	b002      	add	sp, #8
 8000a6e:	bd80      	pop	{r7, pc}

08000a70 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b086      	sub	sp, #24
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	6078      	str	r0, [r7, #4]
 8000a78:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000a7e:	e14f      	b.n	8000d20 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000a80:	683b      	ldr	r3, [r7, #0]
 8000a82:	681b      	ldr	r3, [r3, #0]
 8000a84:	2101      	movs	r1, #1
 8000a86:	697a      	ldr	r2, [r7, #20]
 8000a88:	4091      	lsls	r1, r2
 8000a8a:	000a      	movs	r2, r1
 8000a8c:	4013      	ands	r3, r2
 8000a8e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000a90:	68fb      	ldr	r3, [r7, #12]
 8000a92:	2b00      	cmp	r3, #0
 8000a94:	d100      	bne.n	8000a98 <HAL_GPIO_Init+0x28>
 8000a96:	e140      	b.n	8000d1a <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000a98:	683b      	ldr	r3, [r7, #0]
 8000a9a:	685b      	ldr	r3, [r3, #4]
 8000a9c:	2b01      	cmp	r3, #1
 8000a9e:	d00b      	beq.n	8000ab8 <HAL_GPIO_Init+0x48>
 8000aa0:	683b      	ldr	r3, [r7, #0]
 8000aa2:	685b      	ldr	r3, [r3, #4]
 8000aa4:	2b02      	cmp	r3, #2
 8000aa6:	d007      	beq.n	8000ab8 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000aa8:	683b      	ldr	r3, [r7, #0]
 8000aaa:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000aac:	2b11      	cmp	r3, #17
 8000aae:	d003      	beq.n	8000ab8 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000ab0:	683b      	ldr	r3, [r7, #0]
 8000ab2:	685b      	ldr	r3, [r3, #4]
 8000ab4:	2b12      	cmp	r3, #18
 8000ab6:	d130      	bne.n	8000b1a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	689b      	ldr	r3, [r3, #8]
 8000abc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000abe:	697b      	ldr	r3, [r7, #20]
 8000ac0:	005b      	lsls	r3, r3, #1
 8000ac2:	2203      	movs	r2, #3
 8000ac4:	409a      	lsls	r2, r3
 8000ac6:	0013      	movs	r3, r2
 8000ac8:	43da      	mvns	r2, r3
 8000aca:	693b      	ldr	r3, [r7, #16]
 8000acc:	4013      	ands	r3, r2
 8000ace:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000ad0:	683b      	ldr	r3, [r7, #0]
 8000ad2:	68da      	ldr	r2, [r3, #12]
 8000ad4:	697b      	ldr	r3, [r7, #20]
 8000ad6:	005b      	lsls	r3, r3, #1
 8000ad8:	409a      	lsls	r2, r3
 8000ada:	0013      	movs	r3, r2
 8000adc:	693a      	ldr	r2, [r7, #16]
 8000ade:	4313      	orrs	r3, r2
 8000ae0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	693a      	ldr	r2, [r7, #16]
 8000ae6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	685b      	ldr	r3, [r3, #4]
 8000aec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000aee:	2201      	movs	r2, #1
 8000af0:	697b      	ldr	r3, [r7, #20]
 8000af2:	409a      	lsls	r2, r3
 8000af4:	0013      	movs	r3, r2
 8000af6:	43da      	mvns	r2, r3
 8000af8:	693b      	ldr	r3, [r7, #16]
 8000afa:	4013      	ands	r3, r2
 8000afc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8000afe:	683b      	ldr	r3, [r7, #0]
 8000b00:	685b      	ldr	r3, [r3, #4]
 8000b02:	091b      	lsrs	r3, r3, #4
 8000b04:	2201      	movs	r2, #1
 8000b06:	401a      	ands	r2, r3
 8000b08:	697b      	ldr	r3, [r7, #20]
 8000b0a:	409a      	lsls	r2, r3
 8000b0c:	0013      	movs	r3, r2
 8000b0e:	693a      	ldr	r2, [r7, #16]
 8000b10:	4313      	orrs	r3, r2
 8000b12:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	693a      	ldr	r2, [r7, #16]
 8000b18:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	68db      	ldr	r3, [r3, #12]
 8000b1e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000b20:	697b      	ldr	r3, [r7, #20]
 8000b22:	005b      	lsls	r3, r3, #1
 8000b24:	2203      	movs	r2, #3
 8000b26:	409a      	lsls	r2, r3
 8000b28:	0013      	movs	r3, r2
 8000b2a:	43da      	mvns	r2, r3
 8000b2c:	693b      	ldr	r3, [r7, #16]
 8000b2e:	4013      	ands	r3, r2
 8000b30:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000b32:	683b      	ldr	r3, [r7, #0]
 8000b34:	689a      	ldr	r2, [r3, #8]
 8000b36:	697b      	ldr	r3, [r7, #20]
 8000b38:	005b      	lsls	r3, r3, #1
 8000b3a:	409a      	lsls	r2, r3
 8000b3c:	0013      	movs	r3, r2
 8000b3e:	693a      	ldr	r2, [r7, #16]
 8000b40:	4313      	orrs	r3, r2
 8000b42:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	693a      	ldr	r2, [r7, #16]
 8000b48:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000b4a:	683b      	ldr	r3, [r7, #0]
 8000b4c:	685b      	ldr	r3, [r3, #4]
 8000b4e:	2b02      	cmp	r3, #2
 8000b50:	d003      	beq.n	8000b5a <HAL_GPIO_Init+0xea>
 8000b52:	683b      	ldr	r3, [r7, #0]
 8000b54:	685b      	ldr	r3, [r3, #4]
 8000b56:	2b12      	cmp	r3, #18
 8000b58:	d123      	bne.n	8000ba2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000b5a:	697b      	ldr	r3, [r7, #20]
 8000b5c:	08da      	lsrs	r2, r3, #3
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	3208      	adds	r2, #8
 8000b62:	0092      	lsls	r2, r2, #2
 8000b64:	58d3      	ldr	r3, [r2, r3]
 8000b66:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000b68:	697b      	ldr	r3, [r7, #20]
 8000b6a:	2207      	movs	r2, #7
 8000b6c:	4013      	ands	r3, r2
 8000b6e:	009b      	lsls	r3, r3, #2
 8000b70:	220f      	movs	r2, #15
 8000b72:	409a      	lsls	r2, r3
 8000b74:	0013      	movs	r3, r2
 8000b76:	43da      	mvns	r2, r3
 8000b78:	693b      	ldr	r3, [r7, #16]
 8000b7a:	4013      	ands	r3, r2
 8000b7c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000b7e:	683b      	ldr	r3, [r7, #0]
 8000b80:	691a      	ldr	r2, [r3, #16]
 8000b82:	697b      	ldr	r3, [r7, #20]
 8000b84:	2107      	movs	r1, #7
 8000b86:	400b      	ands	r3, r1
 8000b88:	009b      	lsls	r3, r3, #2
 8000b8a:	409a      	lsls	r2, r3
 8000b8c:	0013      	movs	r3, r2
 8000b8e:	693a      	ldr	r2, [r7, #16]
 8000b90:	4313      	orrs	r3, r2
 8000b92:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000b94:	697b      	ldr	r3, [r7, #20]
 8000b96:	08da      	lsrs	r2, r3, #3
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	3208      	adds	r2, #8
 8000b9c:	0092      	lsls	r2, r2, #2
 8000b9e:	6939      	ldr	r1, [r7, #16]
 8000ba0:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	681b      	ldr	r3, [r3, #0]
 8000ba6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000ba8:	697b      	ldr	r3, [r7, #20]
 8000baa:	005b      	lsls	r3, r3, #1
 8000bac:	2203      	movs	r2, #3
 8000bae:	409a      	lsls	r2, r3
 8000bb0:	0013      	movs	r3, r2
 8000bb2:	43da      	mvns	r2, r3
 8000bb4:	693b      	ldr	r3, [r7, #16]
 8000bb6:	4013      	ands	r3, r2
 8000bb8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000bba:	683b      	ldr	r3, [r7, #0]
 8000bbc:	685b      	ldr	r3, [r3, #4]
 8000bbe:	2203      	movs	r2, #3
 8000bc0:	401a      	ands	r2, r3
 8000bc2:	697b      	ldr	r3, [r7, #20]
 8000bc4:	005b      	lsls	r3, r3, #1
 8000bc6:	409a      	lsls	r2, r3
 8000bc8:	0013      	movs	r3, r2
 8000bca:	693a      	ldr	r2, [r7, #16]
 8000bcc:	4313      	orrs	r3, r2
 8000bce:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	693a      	ldr	r2, [r7, #16]
 8000bd4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000bd6:	683b      	ldr	r3, [r7, #0]
 8000bd8:	685a      	ldr	r2, [r3, #4]
 8000bda:	2380      	movs	r3, #128	; 0x80
 8000bdc:	055b      	lsls	r3, r3, #21
 8000bde:	4013      	ands	r3, r2
 8000be0:	d100      	bne.n	8000be4 <HAL_GPIO_Init+0x174>
 8000be2:	e09a      	b.n	8000d1a <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000be4:	4b54      	ldr	r3, [pc, #336]	; (8000d38 <HAL_GPIO_Init+0x2c8>)
 8000be6:	699a      	ldr	r2, [r3, #24]
 8000be8:	4b53      	ldr	r3, [pc, #332]	; (8000d38 <HAL_GPIO_Init+0x2c8>)
 8000bea:	2101      	movs	r1, #1
 8000bec:	430a      	orrs	r2, r1
 8000bee:	619a      	str	r2, [r3, #24]
 8000bf0:	4b51      	ldr	r3, [pc, #324]	; (8000d38 <HAL_GPIO_Init+0x2c8>)
 8000bf2:	699b      	ldr	r3, [r3, #24]
 8000bf4:	2201      	movs	r2, #1
 8000bf6:	4013      	ands	r3, r2
 8000bf8:	60bb      	str	r3, [r7, #8]
 8000bfa:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000bfc:	4a4f      	ldr	r2, [pc, #316]	; (8000d3c <HAL_GPIO_Init+0x2cc>)
 8000bfe:	697b      	ldr	r3, [r7, #20]
 8000c00:	089b      	lsrs	r3, r3, #2
 8000c02:	3302      	adds	r3, #2
 8000c04:	009b      	lsls	r3, r3, #2
 8000c06:	589b      	ldr	r3, [r3, r2]
 8000c08:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000c0a:	697b      	ldr	r3, [r7, #20]
 8000c0c:	2203      	movs	r2, #3
 8000c0e:	4013      	ands	r3, r2
 8000c10:	009b      	lsls	r3, r3, #2
 8000c12:	220f      	movs	r2, #15
 8000c14:	409a      	lsls	r2, r3
 8000c16:	0013      	movs	r3, r2
 8000c18:	43da      	mvns	r2, r3
 8000c1a:	693b      	ldr	r3, [r7, #16]
 8000c1c:	4013      	ands	r3, r2
 8000c1e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000c20:	687a      	ldr	r2, [r7, #4]
 8000c22:	2390      	movs	r3, #144	; 0x90
 8000c24:	05db      	lsls	r3, r3, #23
 8000c26:	429a      	cmp	r2, r3
 8000c28:	d013      	beq.n	8000c52 <HAL_GPIO_Init+0x1e2>
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	4a44      	ldr	r2, [pc, #272]	; (8000d40 <HAL_GPIO_Init+0x2d0>)
 8000c2e:	4293      	cmp	r3, r2
 8000c30:	d00d      	beq.n	8000c4e <HAL_GPIO_Init+0x1de>
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	4a43      	ldr	r2, [pc, #268]	; (8000d44 <HAL_GPIO_Init+0x2d4>)
 8000c36:	4293      	cmp	r3, r2
 8000c38:	d007      	beq.n	8000c4a <HAL_GPIO_Init+0x1da>
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	4a42      	ldr	r2, [pc, #264]	; (8000d48 <HAL_GPIO_Init+0x2d8>)
 8000c3e:	4293      	cmp	r3, r2
 8000c40:	d101      	bne.n	8000c46 <HAL_GPIO_Init+0x1d6>
 8000c42:	2303      	movs	r3, #3
 8000c44:	e006      	b.n	8000c54 <HAL_GPIO_Init+0x1e4>
 8000c46:	2305      	movs	r3, #5
 8000c48:	e004      	b.n	8000c54 <HAL_GPIO_Init+0x1e4>
 8000c4a:	2302      	movs	r3, #2
 8000c4c:	e002      	b.n	8000c54 <HAL_GPIO_Init+0x1e4>
 8000c4e:	2301      	movs	r3, #1
 8000c50:	e000      	b.n	8000c54 <HAL_GPIO_Init+0x1e4>
 8000c52:	2300      	movs	r3, #0
 8000c54:	697a      	ldr	r2, [r7, #20]
 8000c56:	2103      	movs	r1, #3
 8000c58:	400a      	ands	r2, r1
 8000c5a:	0092      	lsls	r2, r2, #2
 8000c5c:	4093      	lsls	r3, r2
 8000c5e:	693a      	ldr	r2, [r7, #16]
 8000c60:	4313      	orrs	r3, r2
 8000c62:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000c64:	4935      	ldr	r1, [pc, #212]	; (8000d3c <HAL_GPIO_Init+0x2cc>)
 8000c66:	697b      	ldr	r3, [r7, #20]
 8000c68:	089b      	lsrs	r3, r3, #2
 8000c6a:	3302      	adds	r3, #2
 8000c6c:	009b      	lsls	r3, r3, #2
 8000c6e:	693a      	ldr	r2, [r7, #16]
 8000c70:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000c72:	4b36      	ldr	r3, [pc, #216]	; (8000d4c <HAL_GPIO_Init+0x2dc>)
 8000c74:	681b      	ldr	r3, [r3, #0]
 8000c76:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c78:	68fb      	ldr	r3, [r7, #12]
 8000c7a:	43da      	mvns	r2, r3
 8000c7c:	693b      	ldr	r3, [r7, #16]
 8000c7e:	4013      	ands	r3, r2
 8000c80:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000c82:	683b      	ldr	r3, [r7, #0]
 8000c84:	685a      	ldr	r2, [r3, #4]
 8000c86:	2380      	movs	r3, #128	; 0x80
 8000c88:	025b      	lsls	r3, r3, #9
 8000c8a:	4013      	ands	r3, r2
 8000c8c:	d003      	beq.n	8000c96 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8000c8e:	693a      	ldr	r2, [r7, #16]
 8000c90:	68fb      	ldr	r3, [r7, #12]
 8000c92:	4313      	orrs	r3, r2
 8000c94:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000c96:	4b2d      	ldr	r3, [pc, #180]	; (8000d4c <HAL_GPIO_Init+0x2dc>)
 8000c98:	693a      	ldr	r2, [r7, #16]
 8000c9a:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8000c9c:	4b2b      	ldr	r3, [pc, #172]	; (8000d4c <HAL_GPIO_Init+0x2dc>)
 8000c9e:	685b      	ldr	r3, [r3, #4]
 8000ca0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ca2:	68fb      	ldr	r3, [r7, #12]
 8000ca4:	43da      	mvns	r2, r3
 8000ca6:	693b      	ldr	r3, [r7, #16]
 8000ca8:	4013      	ands	r3, r2
 8000caa:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000cac:	683b      	ldr	r3, [r7, #0]
 8000cae:	685a      	ldr	r2, [r3, #4]
 8000cb0:	2380      	movs	r3, #128	; 0x80
 8000cb2:	029b      	lsls	r3, r3, #10
 8000cb4:	4013      	ands	r3, r2
 8000cb6:	d003      	beq.n	8000cc0 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8000cb8:	693a      	ldr	r2, [r7, #16]
 8000cba:	68fb      	ldr	r3, [r7, #12]
 8000cbc:	4313      	orrs	r3, r2
 8000cbe:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000cc0:	4b22      	ldr	r3, [pc, #136]	; (8000d4c <HAL_GPIO_Init+0x2dc>)
 8000cc2:	693a      	ldr	r2, [r7, #16]
 8000cc4:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000cc6:	4b21      	ldr	r3, [pc, #132]	; (8000d4c <HAL_GPIO_Init+0x2dc>)
 8000cc8:	689b      	ldr	r3, [r3, #8]
 8000cca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ccc:	68fb      	ldr	r3, [r7, #12]
 8000cce:	43da      	mvns	r2, r3
 8000cd0:	693b      	ldr	r3, [r7, #16]
 8000cd2:	4013      	ands	r3, r2
 8000cd4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000cd6:	683b      	ldr	r3, [r7, #0]
 8000cd8:	685a      	ldr	r2, [r3, #4]
 8000cda:	2380      	movs	r3, #128	; 0x80
 8000cdc:	035b      	lsls	r3, r3, #13
 8000cde:	4013      	ands	r3, r2
 8000ce0:	d003      	beq.n	8000cea <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8000ce2:	693a      	ldr	r2, [r7, #16]
 8000ce4:	68fb      	ldr	r3, [r7, #12]
 8000ce6:	4313      	orrs	r3, r2
 8000ce8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000cea:	4b18      	ldr	r3, [pc, #96]	; (8000d4c <HAL_GPIO_Init+0x2dc>)
 8000cec:	693a      	ldr	r2, [r7, #16]
 8000cee:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000cf0:	4b16      	ldr	r3, [pc, #88]	; (8000d4c <HAL_GPIO_Init+0x2dc>)
 8000cf2:	68db      	ldr	r3, [r3, #12]
 8000cf4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000cf6:	68fb      	ldr	r3, [r7, #12]
 8000cf8:	43da      	mvns	r2, r3
 8000cfa:	693b      	ldr	r3, [r7, #16]
 8000cfc:	4013      	ands	r3, r2
 8000cfe:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000d00:	683b      	ldr	r3, [r7, #0]
 8000d02:	685a      	ldr	r2, [r3, #4]
 8000d04:	2380      	movs	r3, #128	; 0x80
 8000d06:	039b      	lsls	r3, r3, #14
 8000d08:	4013      	ands	r3, r2
 8000d0a:	d003      	beq.n	8000d14 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8000d0c:	693a      	ldr	r2, [r7, #16]
 8000d0e:	68fb      	ldr	r3, [r7, #12]
 8000d10:	4313      	orrs	r3, r2
 8000d12:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000d14:	4b0d      	ldr	r3, [pc, #52]	; (8000d4c <HAL_GPIO_Init+0x2dc>)
 8000d16:	693a      	ldr	r2, [r7, #16]
 8000d18:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8000d1a:	697b      	ldr	r3, [r7, #20]
 8000d1c:	3301      	adds	r3, #1
 8000d1e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d20:	683b      	ldr	r3, [r7, #0]
 8000d22:	681a      	ldr	r2, [r3, #0]
 8000d24:	697b      	ldr	r3, [r7, #20]
 8000d26:	40da      	lsrs	r2, r3
 8000d28:	1e13      	subs	r3, r2, #0
 8000d2a:	d000      	beq.n	8000d2e <HAL_GPIO_Init+0x2be>
 8000d2c:	e6a8      	b.n	8000a80 <HAL_GPIO_Init+0x10>
  } 
}
 8000d2e:	46c0      	nop			; (mov r8, r8)
 8000d30:	46c0      	nop			; (mov r8, r8)
 8000d32:	46bd      	mov	sp, r7
 8000d34:	b006      	add	sp, #24
 8000d36:	bd80      	pop	{r7, pc}
 8000d38:	40021000 	.word	0x40021000
 8000d3c:	40010000 	.word	0x40010000
 8000d40:	48000400 	.word	0x48000400
 8000d44:	48000800 	.word	0x48000800
 8000d48:	48000c00 	.word	0x48000c00
 8000d4c:	40010400 	.word	0x40010400

08000d50 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	b082      	sub	sp, #8
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	6078      	str	r0, [r7, #4]
 8000d58:	0008      	movs	r0, r1
 8000d5a:	0011      	movs	r1, r2
 8000d5c:	1cbb      	adds	r3, r7, #2
 8000d5e:	1c02      	adds	r2, r0, #0
 8000d60:	801a      	strh	r2, [r3, #0]
 8000d62:	1c7b      	adds	r3, r7, #1
 8000d64:	1c0a      	adds	r2, r1, #0
 8000d66:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000d68:	1c7b      	adds	r3, r7, #1
 8000d6a:	781b      	ldrb	r3, [r3, #0]
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d004      	beq.n	8000d7a <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000d70:	1cbb      	adds	r3, r7, #2
 8000d72:	881a      	ldrh	r2, [r3, #0]
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000d78:	e003      	b.n	8000d82 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000d7a:	1cbb      	adds	r3, r7, #2
 8000d7c:	881a      	ldrh	r2, [r3, #0]
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000d82:	46c0      	nop			; (mov r8, r8)
 8000d84:	46bd      	mov	sp, r7
 8000d86:	b002      	add	sp, #8
 8000d88:	bd80      	pop	{r7, pc}

08000d8a <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F0 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000d8a:	b580      	push	{r7, lr}
 8000d8c:	b084      	sub	sp, #16
 8000d8e:	af00      	add	r7, sp, #0
 8000d90:	6078      	str	r0, [r7, #4]
 8000d92:	000a      	movs	r2, r1
 8000d94:	1cbb      	adds	r3, r7, #2
 8000d96:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	695b      	ldr	r3, [r3, #20]
 8000d9c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000d9e:	1cbb      	adds	r3, r7, #2
 8000da0:	881b      	ldrh	r3, [r3, #0]
 8000da2:	68fa      	ldr	r2, [r7, #12]
 8000da4:	4013      	ands	r3, r2
 8000da6:	041a      	lsls	r2, r3, #16
 8000da8:	68fb      	ldr	r3, [r7, #12]
 8000daa:	43db      	mvns	r3, r3
 8000dac:	1cb9      	adds	r1, r7, #2
 8000dae:	8809      	ldrh	r1, [r1, #0]
 8000db0:	400b      	ands	r3, r1
 8000db2:	431a      	orrs	r2, r3
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	619a      	str	r2, [r3, #24]
}
 8000db8:	46c0      	nop			; (mov r8, r8)
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	b004      	add	sp, #16
 8000dbe:	bd80      	pop	{r7, pc}

08000dc0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b088      	sub	sp, #32
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d101      	bne.n	8000dd2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000dce:	2301      	movs	r3, #1
 8000dd0:	e305      	b.n	80013de <HAL_RCC_OscConfig+0x61e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	681b      	ldr	r3, [r3, #0]
 8000dd6:	2201      	movs	r2, #1
 8000dd8:	4013      	ands	r3, r2
 8000dda:	d100      	bne.n	8000dde <HAL_RCC_OscConfig+0x1e>
 8000ddc:	e08d      	b.n	8000efa <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000dde:	4bc5      	ldr	r3, [pc, #788]	; (80010f4 <HAL_RCC_OscConfig+0x334>)
 8000de0:	685b      	ldr	r3, [r3, #4]
 8000de2:	220c      	movs	r2, #12
 8000de4:	4013      	ands	r3, r2
 8000de6:	2b04      	cmp	r3, #4
 8000de8:	d00e      	beq.n	8000e08 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000dea:	4bc2      	ldr	r3, [pc, #776]	; (80010f4 <HAL_RCC_OscConfig+0x334>)
 8000dec:	685b      	ldr	r3, [r3, #4]
 8000dee:	220c      	movs	r2, #12
 8000df0:	4013      	ands	r3, r2
 8000df2:	2b08      	cmp	r3, #8
 8000df4:	d116      	bne.n	8000e24 <HAL_RCC_OscConfig+0x64>
 8000df6:	4bbf      	ldr	r3, [pc, #764]	; (80010f4 <HAL_RCC_OscConfig+0x334>)
 8000df8:	685a      	ldr	r2, [r3, #4]
 8000dfa:	23c0      	movs	r3, #192	; 0xc0
 8000dfc:	025b      	lsls	r3, r3, #9
 8000dfe:	401a      	ands	r2, r3
 8000e00:	2380      	movs	r3, #128	; 0x80
 8000e02:	025b      	lsls	r3, r3, #9
 8000e04:	429a      	cmp	r2, r3
 8000e06:	d10d      	bne.n	8000e24 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e08:	4bba      	ldr	r3, [pc, #744]	; (80010f4 <HAL_RCC_OscConfig+0x334>)
 8000e0a:	681a      	ldr	r2, [r3, #0]
 8000e0c:	2380      	movs	r3, #128	; 0x80
 8000e0e:	029b      	lsls	r3, r3, #10
 8000e10:	4013      	ands	r3, r2
 8000e12:	d100      	bne.n	8000e16 <HAL_RCC_OscConfig+0x56>
 8000e14:	e070      	b.n	8000ef8 <HAL_RCC_OscConfig+0x138>
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	685b      	ldr	r3, [r3, #4]
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d000      	beq.n	8000e20 <HAL_RCC_OscConfig+0x60>
 8000e1e:	e06b      	b.n	8000ef8 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8000e20:	2301      	movs	r3, #1
 8000e22:	e2dc      	b.n	80013de <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	685b      	ldr	r3, [r3, #4]
 8000e28:	2b01      	cmp	r3, #1
 8000e2a:	d107      	bne.n	8000e3c <HAL_RCC_OscConfig+0x7c>
 8000e2c:	4bb1      	ldr	r3, [pc, #708]	; (80010f4 <HAL_RCC_OscConfig+0x334>)
 8000e2e:	681a      	ldr	r2, [r3, #0]
 8000e30:	4bb0      	ldr	r3, [pc, #704]	; (80010f4 <HAL_RCC_OscConfig+0x334>)
 8000e32:	2180      	movs	r1, #128	; 0x80
 8000e34:	0249      	lsls	r1, r1, #9
 8000e36:	430a      	orrs	r2, r1
 8000e38:	601a      	str	r2, [r3, #0]
 8000e3a:	e02f      	b.n	8000e9c <HAL_RCC_OscConfig+0xdc>
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	685b      	ldr	r3, [r3, #4]
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d10c      	bne.n	8000e5e <HAL_RCC_OscConfig+0x9e>
 8000e44:	4bab      	ldr	r3, [pc, #684]	; (80010f4 <HAL_RCC_OscConfig+0x334>)
 8000e46:	681a      	ldr	r2, [r3, #0]
 8000e48:	4baa      	ldr	r3, [pc, #680]	; (80010f4 <HAL_RCC_OscConfig+0x334>)
 8000e4a:	49ab      	ldr	r1, [pc, #684]	; (80010f8 <HAL_RCC_OscConfig+0x338>)
 8000e4c:	400a      	ands	r2, r1
 8000e4e:	601a      	str	r2, [r3, #0]
 8000e50:	4ba8      	ldr	r3, [pc, #672]	; (80010f4 <HAL_RCC_OscConfig+0x334>)
 8000e52:	681a      	ldr	r2, [r3, #0]
 8000e54:	4ba7      	ldr	r3, [pc, #668]	; (80010f4 <HAL_RCC_OscConfig+0x334>)
 8000e56:	49a9      	ldr	r1, [pc, #676]	; (80010fc <HAL_RCC_OscConfig+0x33c>)
 8000e58:	400a      	ands	r2, r1
 8000e5a:	601a      	str	r2, [r3, #0]
 8000e5c:	e01e      	b.n	8000e9c <HAL_RCC_OscConfig+0xdc>
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	685b      	ldr	r3, [r3, #4]
 8000e62:	2b05      	cmp	r3, #5
 8000e64:	d10e      	bne.n	8000e84 <HAL_RCC_OscConfig+0xc4>
 8000e66:	4ba3      	ldr	r3, [pc, #652]	; (80010f4 <HAL_RCC_OscConfig+0x334>)
 8000e68:	681a      	ldr	r2, [r3, #0]
 8000e6a:	4ba2      	ldr	r3, [pc, #648]	; (80010f4 <HAL_RCC_OscConfig+0x334>)
 8000e6c:	2180      	movs	r1, #128	; 0x80
 8000e6e:	02c9      	lsls	r1, r1, #11
 8000e70:	430a      	orrs	r2, r1
 8000e72:	601a      	str	r2, [r3, #0]
 8000e74:	4b9f      	ldr	r3, [pc, #636]	; (80010f4 <HAL_RCC_OscConfig+0x334>)
 8000e76:	681a      	ldr	r2, [r3, #0]
 8000e78:	4b9e      	ldr	r3, [pc, #632]	; (80010f4 <HAL_RCC_OscConfig+0x334>)
 8000e7a:	2180      	movs	r1, #128	; 0x80
 8000e7c:	0249      	lsls	r1, r1, #9
 8000e7e:	430a      	orrs	r2, r1
 8000e80:	601a      	str	r2, [r3, #0]
 8000e82:	e00b      	b.n	8000e9c <HAL_RCC_OscConfig+0xdc>
 8000e84:	4b9b      	ldr	r3, [pc, #620]	; (80010f4 <HAL_RCC_OscConfig+0x334>)
 8000e86:	681a      	ldr	r2, [r3, #0]
 8000e88:	4b9a      	ldr	r3, [pc, #616]	; (80010f4 <HAL_RCC_OscConfig+0x334>)
 8000e8a:	499b      	ldr	r1, [pc, #620]	; (80010f8 <HAL_RCC_OscConfig+0x338>)
 8000e8c:	400a      	ands	r2, r1
 8000e8e:	601a      	str	r2, [r3, #0]
 8000e90:	4b98      	ldr	r3, [pc, #608]	; (80010f4 <HAL_RCC_OscConfig+0x334>)
 8000e92:	681a      	ldr	r2, [r3, #0]
 8000e94:	4b97      	ldr	r3, [pc, #604]	; (80010f4 <HAL_RCC_OscConfig+0x334>)
 8000e96:	4999      	ldr	r1, [pc, #612]	; (80010fc <HAL_RCC_OscConfig+0x33c>)
 8000e98:	400a      	ands	r2, r1
 8000e9a:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	685b      	ldr	r3, [r3, #4]
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d014      	beq.n	8000ece <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ea4:	f7ff fcc8 	bl	8000838 <HAL_GetTick>
 8000ea8:	0003      	movs	r3, r0
 8000eaa:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000eac:	e008      	b.n	8000ec0 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000eae:	f7ff fcc3 	bl	8000838 <HAL_GetTick>
 8000eb2:	0002      	movs	r2, r0
 8000eb4:	69bb      	ldr	r3, [r7, #24]
 8000eb6:	1ad3      	subs	r3, r2, r3
 8000eb8:	2b64      	cmp	r3, #100	; 0x64
 8000eba:	d901      	bls.n	8000ec0 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8000ebc:	2303      	movs	r3, #3
 8000ebe:	e28e      	b.n	80013de <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ec0:	4b8c      	ldr	r3, [pc, #560]	; (80010f4 <HAL_RCC_OscConfig+0x334>)
 8000ec2:	681a      	ldr	r2, [r3, #0]
 8000ec4:	2380      	movs	r3, #128	; 0x80
 8000ec6:	029b      	lsls	r3, r3, #10
 8000ec8:	4013      	ands	r3, r2
 8000eca:	d0f0      	beq.n	8000eae <HAL_RCC_OscConfig+0xee>
 8000ecc:	e015      	b.n	8000efa <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ece:	f7ff fcb3 	bl	8000838 <HAL_GetTick>
 8000ed2:	0003      	movs	r3, r0
 8000ed4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000ed6:	e008      	b.n	8000eea <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000ed8:	f7ff fcae 	bl	8000838 <HAL_GetTick>
 8000edc:	0002      	movs	r2, r0
 8000ede:	69bb      	ldr	r3, [r7, #24]
 8000ee0:	1ad3      	subs	r3, r2, r3
 8000ee2:	2b64      	cmp	r3, #100	; 0x64
 8000ee4:	d901      	bls.n	8000eea <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8000ee6:	2303      	movs	r3, #3
 8000ee8:	e279      	b.n	80013de <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000eea:	4b82      	ldr	r3, [pc, #520]	; (80010f4 <HAL_RCC_OscConfig+0x334>)
 8000eec:	681a      	ldr	r2, [r3, #0]
 8000eee:	2380      	movs	r3, #128	; 0x80
 8000ef0:	029b      	lsls	r3, r3, #10
 8000ef2:	4013      	ands	r3, r2
 8000ef4:	d1f0      	bne.n	8000ed8 <HAL_RCC_OscConfig+0x118>
 8000ef6:	e000      	b.n	8000efa <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ef8:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	2202      	movs	r2, #2
 8000f00:	4013      	ands	r3, r2
 8000f02:	d100      	bne.n	8000f06 <HAL_RCC_OscConfig+0x146>
 8000f04:	e06c      	b.n	8000fe0 <HAL_RCC_OscConfig+0x220>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000f06:	4b7b      	ldr	r3, [pc, #492]	; (80010f4 <HAL_RCC_OscConfig+0x334>)
 8000f08:	685b      	ldr	r3, [r3, #4]
 8000f0a:	220c      	movs	r2, #12
 8000f0c:	4013      	ands	r3, r2
 8000f0e:	d00e      	beq.n	8000f2e <HAL_RCC_OscConfig+0x16e>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000f10:	4b78      	ldr	r3, [pc, #480]	; (80010f4 <HAL_RCC_OscConfig+0x334>)
 8000f12:	685b      	ldr	r3, [r3, #4]
 8000f14:	220c      	movs	r2, #12
 8000f16:	4013      	ands	r3, r2
 8000f18:	2b08      	cmp	r3, #8
 8000f1a:	d11f      	bne.n	8000f5c <HAL_RCC_OscConfig+0x19c>
 8000f1c:	4b75      	ldr	r3, [pc, #468]	; (80010f4 <HAL_RCC_OscConfig+0x334>)
 8000f1e:	685a      	ldr	r2, [r3, #4]
 8000f20:	23c0      	movs	r3, #192	; 0xc0
 8000f22:	025b      	lsls	r3, r3, #9
 8000f24:	401a      	ands	r2, r3
 8000f26:	2380      	movs	r3, #128	; 0x80
 8000f28:	021b      	lsls	r3, r3, #8
 8000f2a:	429a      	cmp	r2, r3
 8000f2c:	d116      	bne.n	8000f5c <HAL_RCC_OscConfig+0x19c>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f2e:	4b71      	ldr	r3, [pc, #452]	; (80010f4 <HAL_RCC_OscConfig+0x334>)
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	2202      	movs	r2, #2
 8000f34:	4013      	ands	r3, r2
 8000f36:	d005      	beq.n	8000f44 <HAL_RCC_OscConfig+0x184>
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	68db      	ldr	r3, [r3, #12]
 8000f3c:	2b01      	cmp	r3, #1
 8000f3e:	d001      	beq.n	8000f44 <HAL_RCC_OscConfig+0x184>
      {
        return HAL_ERROR;
 8000f40:	2301      	movs	r3, #1
 8000f42:	e24c      	b.n	80013de <HAL_RCC_OscConfig+0x61e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f44:	4b6b      	ldr	r3, [pc, #428]	; (80010f4 <HAL_RCC_OscConfig+0x334>)
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	22f8      	movs	r2, #248	; 0xf8
 8000f4a:	4393      	bics	r3, r2
 8000f4c:	0019      	movs	r1, r3
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	691b      	ldr	r3, [r3, #16]
 8000f52:	00da      	lsls	r2, r3, #3
 8000f54:	4b67      	ldr	r3, [pc, #412]	; (80010f4 <HAL_RCC_OscConfig+0x334>)
 8000f56:	430a      	orrs	r2, r1
 8000f58:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f5a:	e041      	b.n	8000fe0 <HAL_RCC_OscConfig+0x220>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	68db      	ldr	r3, [r3, #12]
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d024      	beq.n	8000fae <HAL_RCC_OscConfig+0x1ee>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000f64:	4b63      	ldr	r3, [pc, #396]	; (80010f4 <HAL_RCC_OscConfig+0x334>)
 8000f66:	681a      	ldr	r2, [r3, #0]
 8000f68:	4b62      	ldr	r3, [pc, #392]	; (80010f4 <HAL_RCC_OscConfig+0x334>)
 8000f6a:	2101      	movs	r1, #1
 8000f6c:	430a      	orrs	r2, r1
 8000f6e:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f70:	f7ff fc62 	bl	8000838 <HAL_GetTick>
 8000f74:	0003      	movs	r3, r0
 8000f76:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f78:	e008      	b.n	8000f8c <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000f7a:	f7ff fc5d 	bl	8000838 <HAL_GetTick>
 8000f7e:	0002      	movs	r2, r0
 8000f80:	69bb      	ldr	r3, [r7, #24]
 8000f82:	1ad3      	subs	r3, r2, r3
 8000f84:	2b02      	cmp	r3, #2
 8000f86:	d901      	bls.n	8000f8c <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8000f88:	2303      	movs	r3, #3
 8000f8a:	e228      	b.n	80013de <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f8c:	4b59      	ldr	r3, [pc, #356]	; (80010f4 <HAL_RCC_OscConfig+0x334>)
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	2202      	movs	r2, #2
 8000f92:	4013      	ands	r3, r2
 8000f94:	d0f1      	beq.n	8000f7a <HAL_RCC_OscConfig+0x1ba>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f96:	4b57      	ldr	r3, [pc, #348]	; (80010f4 <HAL_RCC_OscConfig+0x334>)
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	22f8      	movs	r2, #248	; 0xf8
 8000f9c:	4393      	bics	r3, r2
 8000f9e:	0019      	movs	r1, r3
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	691b      	ldr	r3, [r3, #16]
 8000fa4:	00da      	lsls	r2, r3, #3
 8000fa6:	4b53      	ldr	r3, [pc, #332]	; (80010f4 <HAL_RCC_OscConfig+0x334>)
 8000fa8:	430a      	orrs	r2, r1
 8000faa:	601a      	str	r2, [r3, #0]
 8000fac:	e018      	b.n	8000fe0 <HAL_RCC_OscConfig+0x220>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000fae:	4b51      	ldr	r3, [pc, #324]	; (80010f4 <HAL_RCC_OscConfig+0x334>)
 8000fb0:	681a      	ldr	r2, [r3, #0]
 8000fb2:	4b50      	ldr	r3, [pc, #320]	; (80010f4 <HAL_RCC_OscConfig+0x334>)
 8000fb4:	2101      	movs	r1, #1
 8000fb6:	438a      	bics	r2, r1
 8000fb8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fba:	f7ff fc3d 	bl	8000838 <HAL_GetTick>
 8000fbe:	0003      	movs	r3, r0
 8000fc0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000fc2:	e008      	b.n	8000fd6 <HAL_RCC_OscConfig+0x216>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000fc4:	f7ff fc38 	bl	8000838 <HAL_GetTick>
 8000fc8:	0002      	movs	r2, r0
 8000fca:	69bb      	ldr	r3, [r7, #24]
 8000fcc:	1ad3      	subs	r3, r2, r3
 8000fce:	2b02      	cmp	r3, #2
 8000fd0:	d901      	bls.n	8000fd6 <HAL_RCC_OscConfig+0x216>
          {
            return HAL_TIMEOUT;
 8000fd2:	2303      	movs	r3, #3
 8000fd4:	e203      	b.n	80013de <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000fd6:	4b47      	ldr	r3, [pc, #284]	; (80010f4 <HAL_RCC_OscConfig+0x334>)
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	2202      	movs	r2, #2
 8000fdc:	4013      	ands	r3, r2
 8000fde:	d1f1      	bne.n	8000fc4 <HAL_RCC_OscConfig+0x204>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	2208      	movs	r2, #8
 8000fe6:	4013      	ands	r3, r2
 8000fe8:	d036      	beq.n	8001058 <HAL_RCC_OscConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	69db      	ldr	r3, [r3, #28]
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d019      	beq.n	8001026 <HAL_RCC_OscConfig+0x266>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000ff2:	4b40      	ldr	r3, [pc, #256]	; (80010f4 <HAL_RCC_OscConfig+0x334>)
 8000ff4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000ff6:	4b3f      	ldr	r3, [pc, #252]	; (80010f4 <HAL_RCC_OscConfig+0x334>)
 8000ff8:	2101      	movs	r1, #1
 8000ffa:	430a      	orrs	r2, r1
 8000ffc:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000ffe:	f7ff fc1b 	bl	8000838 <HAL_GetTick>
 8001002:	0003      	movs	r3, r0
 8001004:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001006:	e008      	b.n	800101a <HAL_RCC_OscConfig+0x25a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001008:	f7ff fc16 	bl	8000838 <HAL_GetTick>
 800100c:	0002      	movs	r2, r0
 800100e:	69bb      	ldr	r3, [r7, #24]
 8001010:	1ad3      	subs	r3, r2, r3
 8001012:	2b02      	cmp	r3, #2
 8001014:	d901      	bls.n	800101a <HAL_RCC_OscConfig+0x25a>
        {
          return HAL_TIMEOUT;
 8001016:	2303      	movs	r3, #3
 8001018:	e1e1      	b.n	80013de <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800101a:	4b36      	ldr	r3, [pc, #216]	; (80010f4 <HAL_RCC_OscConfig+0x334>)
 800101c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800101e:	2202      	movs	r2, #2
 8001020:	4013      	ands	r3, r2
 8001022:	d0f1      	beq.n	8001008 <HAL_RCC_OscConfig+0x248>
 8001024:	e018      	b.n	8001058 <HAL_RCC_OscConfig+0x298>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001026:	4b33      	ldr	r3, [pc, #204]	; (80010f4 <HAL_RCC_OscConfig+0x334>)
 8001028:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800102a:	4b32      	ldr	r3, [pc, #200]	; (80010f4 <HAL_RCC_OscConfig+0x334>)
 800102c:	2101      	movs	r1, #1
 800102e:	438a      	bics	r2, r1
 8001030:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001032:	f7ff fc01 	bl	8000838 <HAL_GetTick>
 8001036:	0003      	movs	r3, r0
 8001038:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800103a:	e008      	b.n	800104e <HAL_RCC_OscConfig+0x28e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800103c:	f7ff fbfc 	bl	8000838 <HAL_GetTick>
 8001040:	0002      	movs	r2, r0
 8001042:	69bb      	ldr	r3, [r7, #24]
 8001044:	1ad3      	subs	r3, r2, r3
 8001046:	2b02      	cmp	r3, #2
 8001048:	d901      	bls.n	800104e <HAL_RCC_OscConfig+0x28e>
        {
          return HAL_TIMEOUT;
 800104a:	2303      	movs	r3, #3
 800104c:	e1c7      	b.n	80013de <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800104e:	4b29      	ldr	r3, [pc, #164]	; (80010f4 <HAL_RCC_OscConfig+0x334>)
 8001050:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001052:	2202      	movs	r2, #2
 8001054:	4013      	ands	r3, r2
 8001056:	d1f1      	bne.n	800103c <HAL_RCC_OscConfig+0x27c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	2204      	movs	r2, #4
 800105e:	4013      	ands	r3, r2
 8001060:	d100      	bne.n	8001064 <HAL_RCC_OscConfig+0x2a4>
 8001062:	e0b5      	b.n	80011d0 <HAL_RCC_OscConfig+0x410>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001064:	201f      	movs	r0, #31
 8001066:	183b      	adds	r3, r7, r0
 8001068:	2200      	movs	r2, #0
 800106a:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800106c:	4b21      	ldr	r3, [pc, #132]	; (80010f4 <HAL_RCC_OscConfig+0x334>)
 800106e:	69da      	ldr	r2, [r3, #28]
 8001070:	2380      	movs	r3, #128	; 0x80
 8001072:	055b      	lsls	r3, r3, #21
 8001074:	4013      	ands	r3, r2
 8001076:	d110      	bne.n	800109a <HAL_RCC_OscConfig+0x2da>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001078:	4b1e      	ldr	r3, [pc, #120]	; (80010f4 <HAL_RCC_OscConfig+0x334>)
 800107a:	69da      	ldr	r2, [r3, #28]
 800107c:	4b1d      	ldr	r3, [pc, #116]	; (80010f4 <HAL_RCC_OscConfig+0x334>)
 800107e:	2180      	movs	r1, #128	; 0x80
 8001080:	0549      	lsls	r1, r1, #21
 8001082:	430a      	orrs	r2, r1
 8001084:	61da      	str	r2, [r3, #28]
 8001086:	4b1b      	ldr	r3, [pc, #108]	; (80010f4 <HAL_RCC_OscConfig+0x334>)
 8001088:	69da      	ldr	r2, [r3, #28]
 800108a:	2380      	movs	r3, #128	; 0x80
 800108c:	055b      	lsls	r3, r3, #21
 800108e:	4013      	ands	r3, r2
 8001090:	60fb      	str	r3, [r7, #12]
 8001092:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001094:	183b      	adds	r3, r7, r0
 8001096:	2201      	movs	r2, #1
 8001098:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800109a:	4b19      	ldr	r3, [pc, #100]	; (8001100 <HAL_RCC_OscConfig+0x340>)
 800109c:	681a      	ldr	r2, [r3, #0]
 800109e:	2380      	movs	r3, #128	; 0x80
 80010a0:	005b      	lsls	r3, r3, #1
 80010a2:	4013      	ands	r3, r2
 80010a4:	d11a      	bne.n	80010dc <HAL_RCC_OscConfig+0x31c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80010a6:	4b16      	ldr	r3, [pc, #88]	; (8001100 <HAL_RCC_OscConfig+0x340>)
 80010a8:	681a      	ldr	r2, [r3, #0]
 80010aa:	4b15      	ldr	r3, [pc, #84]	; (8001100 <HAL_RCC_OscConfig+0x340>)
 80010ac:	2180      	movs	r1, #128	; 0x80
 80010ae:	0049      	lsls	r1, r1, #1
 80010b0:	430a      	orrs	r2, r1
 80010b2:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80010b4:	f7ff fbc0 	bl	8000838 <HAL_GetTick>
 80010b8:	0003      	movs	r3, r0
 80010ba:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80010bc:	e008      	b.n	80010d0 <HAL_RCC_OscConfig+0x310>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80010be:	f7ff fbbb 	bl	8000838 <HAL_GetTick>
 80010c2:	0002      	movs	r2, r0
 80010c4:	69bb      	ldr	r3, [r7, #24]
 80010c6:	1ad3      	subs	r3, r2, r3
 80010c8:	2b64      	cmp	r3, #100	; 0x64
 80010ca:	d901      	bls.n	80010d0 <HAL_RCC_OscConfig+0x310>
        {
          return HAL_TIMEOUT;
 80010cc:	2303      	movs	r3, #3
 80010ce:	e186      	b.n	80013de <HAL_RCC_OscConfig+0x61e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80010d0:	4b0b      	ldr	r3, [pc, #44]	; (8001100 <HAL_RCC_OscConfig+0x340>)
 80010d2:	681a      	ldr	r2, [r3, #0]
 80010d4:	2380      	movs	r3, #128	; 0x80
 80010d6:	005b      	lsls	r3, r3, #1
 80010d8:	4013      	ands	r3, r2
 80010da:	d0f0      	beq.n	80010be <HAL_RCC_OscConfig+0x2fe>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	689b      	ldr	r3, [r3, #8]
 80010e0:	2b01      	cmp	r3, #1
 80010e2:	d10f      	bne.n	8001104 <HAL_RCC_OscConfig+0x344>
 80010e4:	4b03      	ldr	r3, [pc, #12]	; (80010f4 <HAL_RCC_OscConfig+0x334>)
 80010e6:	6a1a      	ldr	r2, [r3, #32]
 80010e8:	4b02      	ldr	r3, [pc, #8]	; (80010f4 <HAL_RCC_OscConfig+0x334>)
 80010ea:	2101      	movs	r1, #1
 80010ec:	430a      	orrs	r2, r1
 80010ee:	621a      	str	r2, [r3, #32]
 80010f0:	e036      	b.n	8001160 <HAL_RCC_OscConfig+0x3a0>
 80010f2:	46c0      	nop			; (mov r8, r8)
 80010f4:	40021000 	.word	0x40021000
 80010f8:	fffeffff 	.word	0xfffeffff
 80010fc:	fffbffff 	.word	0xfffbffff
 8001100:	40007000 	.word	0x40007000
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	689b      	ldr	r3, [r3, #8]
 8001108:	2b00      	cmp	r3, #0
 800110a:	d10c      	bne.n	8001126 <HAL_RCC_OscConfig+0x366>
 800110c:	4bb6      	ldr	r3, [pc, #728]	; (80013e8 <HAL_RCC_OscConfig+0x628>)
 800110e:	6a1a      	ldr	r2, [r3, #32]
 8001110:	4bb5      	ldr	r3, [pc, #724]	; (80013e8 <HAL_RCC_OscConfig+0x628>)
 8001112:	2101      	movs	r1, #1
 8001114:	438a      	bics	r2, r1
 8001116:	621a      	str	r2, [r3, #32]
 8001118:	4bb3      	ldr	r3, [pc, #716]	; (80013e8 <HAL_RCC_OscConfig+0x628>)
 800111a:	6a1a      	ldr	r2, [r3, #32]
 800111c:	4bb2      	ldr	r3, [pc, #712]	; (80013e8 <HAL_RCC_OscConfig+0x628>)
 800111e:	2104      	movs	r1, #4
 8001120:	438a      	bics	r2, r1
 8001122:	621a      	str	r2, [r3, #32]
 8001124:	e01c      	b.n	8001160 <HAL_RCC_OscConfig+0x3a0>
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	689b      	ldr	r3, [r3, #8]
 800112a:	2b05      	cmp	r3, #5
 800112c:	d10c      	bne.n	8001148 <HAL_RCC_OscConfig+0x388>
 800112e:	4bae      	ldr	r3, [pc, #696]	; (80013e8 <HAL_RCC_OscConfig+0x628>)
 8001130:	6a1a      	ldr	r2, [r3, #32]
 8001132:	4bad      	ldr	r3, [pc, #692]	; (80013e8 <HAL_RCC_OscConfig+0x628>)
 8001134:	2104      	movs	r1, #4
 8001136:	430a      	orrs	r2, r1
 8001138:	621a      	str	r2, [r3, #32]
 800113a:	4bab      	ldr	r3, [pc, #684]	; (80013e8 <HAL_RCC_OscConfig+0x628>)
 800113c:	6a1a      	ldr	r2, [r3, #32]
 800113e:	4baa      	ldr	r3, [pc, #680]	; (80013e8 <HAL_RCC_OscConfig+0x628>)
 8001140:	2101      	movs	r1, #1
 8001142:	430a      	orrs	r2, r1
 8001144:	621a      	str	r2, [r3, #32]
 8001146:	e00b      	b.n	8001160 <HAL_RCC_OscConfig+0x3a0>
 8001148:	4ba7      	ldr	r3, [pc, #668]	; (80013e8 <HAL_RCC_OscConfig+0x628>)
 800114a:	6a1a      	ldr	r2, [r3, #32]
 800114c:	4ba6      	ldr	r3, [pc, #664]	; (80013e8 <HAL_RCC_OscConfig+0x628>)
 800114e:	2101      	movs	r1, #1
 8001150:	438a      	bics	r2, r1
 8001152:	621a      	str	r2, [r3, #32]
 8001154:	4ba4      	ldr	r3, [pc, #656]	; (80013e8 <HAL_RCC_OscConfig+0x628>)
 8001156:	6a1a      	ldr	r2, [r3, #32]
 8001158:	4ba3      	ldr	r3, [pc, #652]	; (80013e8 <HAL_RCC_OscConfig+0x628>)
 800115a:	2104      	movs	r1, #4
 800115c:	438a      	bics	r2, r1
 800115e:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	689b      	ldr	r3, [r3, #8]
 8001164:	2b00      	cmp	r3, #0
 8001166:	d014      	beq.n	8001192 <HAL_RCC_OscConfig+0x3d2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001168:	f7ff fb66 	bl	8000838 <HAL_GetTick>
 800116c:	0003      	movs	r3, r0
 800116e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001170:	e009      	b.n	8001186 <HAL_RCC_OscConfig+0x3c6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001172:	f7ff fb61 	bl	8000838 <HAL_GetTick>
 8001176:	0002      	movs	r2, r0
 8001178:	69bb      	ldr	r3, [r7, #24]
 800117a:	1ad3      	subs	r3, r2, r3
 800117c:	4a9b      	ldr	r2, [pc, #620]	; (80013ec <HAL_RCC_OscConfig+0x62c>)
 800117e:	4293      	cmp	r3, r2
 8001180:	d901      	bls.n	8001186 <HAL_RCC_OscConfig+0x3c6>
        {
          return HAL_TIMEOUT;
 8001182:	2303      	movs	r3, #3
 8001184:	e12b      	b.n	80013de <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001186:	4b98      	ldr	r3, [pc, #608]	; (80013e8 <HAL_RCC_OscConfig+0x628>)
 8001188:	6a1b      	ldr	r3, [r3, #32]
 800118a:	2202      	movs	r2, #2
 800118c:	4013      	ands	r3, r2
 800118e:	d0f0      	beq.n	8001172 <HAL_RCC_OscConfig+0x3b2>
 8001190:	e013      	b.n	80011ba <HAL_RCC_OscConfig+0x3fa>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001192:	f7ff fb51 	bl	8000838 <HAL_GetTick>
 8001196:	0003      	movs	r3, r0
 8001198:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800119a:	e009      	b.n	80011b0 <HAL_RCC_OscConfig+0x3f0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800119c:	f7ff fb4c 	bl	8000838 <HAL_GetTick>
 80011a0:	0002      	movs	r2, r0
 80011a2:	69bb      	ldr	r3, [r7, #24]
 80011a4:	1ad3      	subs	r3, r2, r3
 80011a6:	4a91      	ldr	r2, [pc, #580]	; (80013ec <HAL_RCC_OscConfig+0x62c>)
 80011a8:	4293      	cmp	r3, r2
 80011aa:	d901      	bls.n	80011b0 <HAL_RCC_OscConfig+0x3f0>
        {
          return HAL_TIMEOUT;
 80011ac:	2303      	movs	r3, #3
 80011ae:	e116      	b.n	80013de <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80011b0:	4b8d      	ldr	r3, [pc, #564]	; (80013e8 <HAL_RCC_OscConfig+0x628>)
 80011b2:	6a1b      	ldr	r3, [r3, #32]
 80011b4:	2202      	movs	r2, #2
 80011b6:	4013      	ands	r3, r2
 80011b8:	d1f0      	bne.n	800119c <HAL_RCC_OscConfig+0x3dc>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80011ba:	231f      	movs	r3, #31
 80011bc:	18fb      	adds	r3, r7, r3
 80011be:	781b      	ldrb	r3, [r3, #0]
 80011c0:	2b01      	cmp	r3, #1
 80011c2:	d105      	bne.n	80011d0 <HAL_RCC_OscConfig+0x410>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80011c4:	4b88      	ldr	r3, [pc, #544]	; (80013e8 <HAL_RCC_OscConfig+0x628>)
 80011c6:	69da      	ldr	r2, [r3, #28]
 80011c8:	4b87      	ldr	r3, [pc, #540]	; (80013e8 <HAL_RCC_OscConfig+0x628>)
 80011ca:	4989      	ldr	r1, [pc, #548]	; (80013f0 <HAL_RCC_OscConfig+0x630>)
 80011cc:	400a      	ands	r2, r1
 80011ce:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	2210      	movs	r2, #16
 80011d6:	4013      	ands	r3, r2
 80011d8:	d063      	beq.n	80012a2 <HAL_RCC_OscConfig+0x4e2>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	695b      	ldr	r3, [r3, #20]
 80011de:	2b01      	cmp	r3, #1
 80011e0:	d12a      	bne.n	8001238 <HAL_RCC_OscConfig+0x478>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80011e2:	4b81      	ldr	r3, [pc, #516]	; (80013e8 <HAL_RCC_OscConfig+0x628>)
 80011e4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80011e6:	4b80      	ldr	r3, [pc, #512]	; (80013e8 <HAL_RCC_OscConfig+0x628>)
 80011e8:	2104      	movs	r1, #4
 80011ea:	430a      	orrs	r2, r1
 80011ec:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 80011ee:	4b7e      	ldr	r3, [pc, #504]	; (80013e8 <HAL_RCC_OscConfig+0x628>)
 80011f0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80011f2:	4b7d      	ldr	r3, [pc, #500]	; (80013e8 <HAL_RCC_OscConfig+0x628>)
 80011f4:	2101      	movs	r1, #1
 80011f6:	430a      	orrs	r2, r1
 80011f8:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011fa:	f7ff fb1d 	bl	8000838 <HAL_GetTick>
 80011fe:	0003      	movs	r3, r0
 8001200:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001202:	e008      	b.n	8001216 <HAL_RCC_OscConfig+0x456>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001204:	f7ff fb18 	bl	8000838 <HAL_GetTick>
 8001208:	0002      	movs	r2, r0
 800120a:	69bb      	ldr	r3, [r7, #24]
 800120c:	1ad3      	subs	r3, r2, r3
 800120e:	2b02      	cmp	r3, #2
 8001210:	d901      	bls.n	8001216 <HAL_RCC_OscConfig+0x456>
        {
          return HAL_TIMEOUT;
 8001212:	2303      	movs	r3, #3
 8001214:	e0e3      	b.n	80013de <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001216:	4b74      	ldr	r3, [pc, #464]	; (80013e8 <HAL_RCC_OscConfig+0x628>)
 8001218:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800121a:	2202      	movs	r2, #2
 800121c:	4013      	ands	r3, r2
 800121e:	d0f1      	beq.n	8001204 <HAL_RCC_OscConfig+0x444>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001220:	4b71      	ldr	r3, [pc, #452]	; (80013e8 <HAL_RCC_OscConfig+0x628>)
 8001222:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001224:	22f8      	movs	r2, #248	; 0xf8
 8001226:	4393      	bics	r3, r2
 8001228:	0019      	movs	r1, r3
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	699b      	ldr	r3, [r3, #24]
 800122e:	00da      	lsls	r2, r3, #3
 8001230:	4b6d      	ldr	r3, [pc, #436]	; (80013e8 <HAL_RCC_OscConfig+0x628>)
 8001232:	430a      	orrs	r2, r1
 8001234:	635a      	str	r2, [r3, #52]	; 0x34
 8001236:	e034      	b.n	80012a2 <HAL_RCC_OscConfig+0x4e2>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	695b      	ldr	r3, [r3, #20]
 800123c:	3305      	adds	r3, #5
 800123e:	d111      	bne.n	8001264 <HAL_RCC_OscConfig+0x4a4>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8001240:	4b69      	ldr	r3, [pc, #420]	; (80013e8 <HAL_RCC_OscConfig+0x628>)
 8001242:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001244:	4b68      	ldr	r3, [pc, #416]	; (80013e8 <HAL_RCC_OscConfig+0x628>)
 8001246:	2104      	movs	r1, #4
 8001248:	438a      	bics	r2, r1
 800124a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800124c:	4b66      	ldr	r3, [pc, #408]	; (80013e8 <HAL_RCC_OscConfig+0x628>)
 800124e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001250:	22f8      	movs	r2, #248	; 0xf8
 8001252:	4393      	bics	r3, r2
 8001254:	0019      	movs	r1, r3
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	699b      	ldr	r3, [r3, #24]
 800125a:	00da      	lsls	r2, r3, #3
 800125c:	4b62      	ldr	r3, [pc, #392]	; (80013e8 <HAL_RCC_OscConfig+0x628>)
 800125e:	430a      	orrs	r2, r1
 8001260:	635a      	str	r2, [r3, #52]	; 0x34
 8001262:	e01e      	b.n	80012a2 <HAL_RCC_OscConfig+0x4e2>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001264:	4b60      	ldr	r3, [pc, #384]	; (80013e8 <HAL_RCC_OscConfig+0x628>)
 8001266:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001268:	4b5f      	ldr	r3, [pc, #380]	; (80013e8 <HAL_RCC_OscConfig+0x628>)
 800126a:	2104      	movs	r1, #4
 800126c:	430a      	orrs	r2, r1
 800126e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8001270:	4b5d      	ldr	r3, [pc, #372]	; (80013e8 <HAL_RCC_OscConfig+0x628>)
 8001272:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001274:	4b5c      	ldr	r3, [pc, #368]	; (80013e8 <HAL_RCC_OscConfig+0x628>)
 8001276:	2101      	movs	r1, #1
 8001278:	438a      	bics	r2, r1
 800127a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800127c:	f7ff fadc 	bl	8000838 <HAL_GetTick>
 8001280:	0003      	movs	r3, r0
 8001282:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001284:	e008      	b.n	8001298 <HAL_RCC_OscConfig+0x4d8>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001286:	f7ff fad7 	bl	8000838 <HAL_GetTick>
 800128a:	0002      	movs	r2, r0
 800128c:	69bb      	ldr	r3, [r7, #24]
 800128e:	1ad3      	subs	r3, r2, r3
 8001290:	2b02      	cmp	r3, #2
 8001292:	d901      	bls.n	8001298 <HAL_RCC_OscConfig+0x4d8>
        {
          return HAL_TIMEOUT;
 8001294:	2303      	movs	r3, #3
 8001296:	e0a2      	b.n	80013de <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001298:	4b53      	ldr	r3, [pc, #332]	; (80013e8 <HAL_RCC_OscConfig+0x628>)
 800129a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800129c:	2202      	movs	r2, #2
 800129e:	4013      	ands	r3, r2
 80012a0:	d1f1      	bne.n	8001286 <HAL_RCC_OscConfig+0x4c6>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	6a1b      	ldr	r3, [r3, #32]
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d100      	bne.n	80012ac <HAL_RCC_OscConfig+0x4ec>
 80012aa:	e097      	b.n	80013dc <HAL_RCC_OscConfig+0x61c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80012ac:	4b4e      	ldr	r3, [pc, #312]	; (80013e8 <HAL_RCC_OscConfig+0x628>)
 80012ae:	685b      	ldr	r3, [r3, #4]
 80012b0:	220c      	movs	r2, #12
 80012b2:	4013      	ands	r3, r2
 80012b4:	2b08      	cmp	r3, #8
 80012b6:	d100      	bne.n	80012ba <HAL_RCC_OscConfig+0x4fa>
 80012b8:	e06b      	b.n	8001392 <HAL_RCC_OscConfig+0x5d2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	6a1b      	ldr	r3, [r3, #32]
 80012be:	2b02      	cmp	r3, #2
 80012c0:	d14c      	bne.n	800135c <HAL_RCC_OscConfig+0x59c>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80012c2:	4b49      	ldr	r3, [pc, #292]	; (80013e8 <HAL_RCC_OscConfig+0x628>)
 80012c4:	681a      	ldr	r2, [r3, #0]
 80012c6:	4b48      	ldr	r3, [pc, #288]	; (80013e8 <HAL_RCC_OscConfig+0x628>)
 80012c8:	494a      	ldr	r1, [pc, #296]	; (80013f4 <HAL_RCC_OscConfig+0x634>)
 80012ca:	400a      	ands	r2, r1
 80012cc:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012ce:	f7ff fab3 	bl	8000838 <HAL_GetTick>
 80012d2:	0003      	movs	r3, r0
 80012d4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80012d6:	e008      	b.n	80012ea <HAL_RCC_OscConfig+0x52a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80012d8:	f7ff faae 	bl	8000838 <HAL_GetTick>
 80012dc:	0002      	movs	r2, r0
 80012de:	69bb      	ldr	r3, [r7, #24]
 80012e0:	1ad3      	subs	r3, r2, r3
 80012e2:	2b02      	cmp	r3, #2
 80012e4:	d901      	bls.n	80012ea <HAL_RCC_OscConfig+0x52a>
          {
            return HAL_TIMEOUT;
 80012e6:	2303      	movs	r3, #3
 80012e8:	e079      	b.n	80013de <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80012ea:	4b3f      	ldr	r3, [pc, #252]	; (80013e8 <HAL_RCC_OscConfig+0x628>)
 80012ec:	681a      	ldr	r2, [r3, #0]
 80012ee:	2380      	movs	r3, #128	; 0x80
 80012f0:	049b      	lsls	r3, r3, #18
 80012f2:	4013      	ands	r3, r2
 80012f4:	d1f0      	bne.n	80012d8 <HAL_RCC_OscConfig+0x518>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80012f6:	4b3c      	ldr	r3, [pc, #240]	; (80013e8 <HAL_RCC_OscConfig+0x628>)
 80012f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012fa:	220f      	movs	r2, #15
 80012fc:	4393      	bics	r3, r2
 80012fe:	0019      	movs	r1, r3
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001304:	4b38      	ldr	r3, [pc, #224]	; (80013e8 <HAL_RCC_OscConfig+0x628>)
 8001306:	430a      	orrs	r2, r1
 8001308:	62da      	str	r2, [r3, #44]	; 0x2c
 800130a:	4b37      	ldr	r3, [pc, #220]	; (80013e8 <HAL_RCC_OscConfig+0x628>)
 800130c:	685b      	ldr	r3, [r3, #4]
 800130e:	4a3a      	ldr	r2, [pc, #232]	; (80013f8 <HAL_RCC_OscConfig+0x638>)
 8001310:	4013      	ands	r3, r2
 8001312:	0019      	movs	r1, r3
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800131c:	431a      	orrs	r2, r3
 800131e:	4b32      	ldr	r3, [pc, #200]	; (80013e8 <HAL_RCC_OscConfig+0x628>)
 8001320:	430a      	orrs	r2, r1
 8001322:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001324:	4b30      	ldr	r3, [pc, #192]	; (80013e8 <HAL_RCC_OscConfig+0x628>)
 8001326:	681a      	ldr	r2, [r3, #0]
 8001328:	4b2f      	ldr	r3, [pc, #188]	; (80013e8 <HAL_RCC_OscConfig+0x628>)
 800132a:	2180      	movs	r1, #128	; 0x80
 800132c:	0449      	lsls	r1, r1, #17
 800132e:	430a      	orrs	r2, r1
 8001330:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001332:	f7ff fa81 	bl	8000838 <HAL_GetTick>
 8001336:	0003      	movs	r3, r0
 8001338:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800133a:	e008      	b.n	800134e <HAL_RCC_OscConfig+0x58e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800133c:	f7ff fa7c 	bl	8000838 <HAL_GetTick>
 8001340:	0002      	movs	r2, r0
 8001342:	69bb      	ldr	r3, [r7, #24]
 8001344:	1ad3      	subs	r3, r2, r3
 8001346:	2b02      	cmp	r3, #2
 8001348:	d901      	bls.n	800134e <HAL_RCC_OscConfig+0x58e>
          {
            return HAL_TIMEOUT;
 800134a:	2303      	movs	r3, #3
 800134c:	e047      	b.n	80013de <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800134e:	4b26      	ldr	r3, [pc, #152]	; (80013e8 <HAL_RCC_OscConfig+0x628>)
 8001350:	681a      	ldr	r2, [r3, #0]
 8001352:	2380      	movs	r3, #128	; 0x80
 8001354:	049b      	lsls	r3, r3, #18
 8001356:	4013      	ands	r3, r2
 8001358:	d0f0      	beq.n	800133c <HAL_RCC_OscConfig+0x57c>
 800135a:	e03f      	b.n	80013dc <HAL_RCC_OscConfig+0x61c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800135c:	4b22      	ldr	r3, [pc, #136]	; (80013e8 <HAL_RCC_OscConfig+0x628>)
 800135e:	681a      	ldr	r2, [r3, #0]
 8001360:	4b21      	ldr	r3, [pc, #132]	; (80013e8 <HAL_RCC_OscConfig+0x628>)
 8001362:	4924      	ldr	r1, [pc, #144]	; (80013f4 <HAL_RCC_OscConfig+0x634>)
 8001364:	400a      	ands	r2, r1
 8001366:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001368:	f7ff fa66 	bl	8000838 <HAL_GetTick>
 800136c:	0003      	movs	r3, r0
 800136e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001370:	e008      	b.n	8001384 <HAL_RCC_OscConfig+0x5c4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001372:	f7ff fa61 	bl	8000838 <HAL_GetTick>
 8001376:	0002      	movs	r2, r0
 8001378:	69bb      	ldr	r3, [r7, #24]
 800137a:	1ad3      	subs	r3, r2, r3
 800137c:	2b02      	cmp	r3, #2
 800137e:	d901      	bls.n	8001384 <HAL_RCC_OscConfig+0x5c4>
          {
            return HAL_TIMEOUT;
 8001380:	2303      	movs	r3, #3
 8001382:	e02c      	b.n	80013de <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001384:	4b18      	ldr	r3, [pc, #96]	; (80013e8 <HAL_RCC_OscConfig+0x628>)
 8001386:	681a      	ldr	r2, [r3, #0]
 8001388:	2380      	movs	r3, #128	; 0x80
 800138a:	049b      	lsls	r3, r3, #18
 800138c:	4013      	ands	r3, r2
 800138e:	d1f0      	bne.n	8001372 <HAL_RCC_OscConfig+0x5b2>
 8001390:	e024      	b.n	80013dc <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	6a1b      	ldr	r3, [r3, #32]
 8001396:	2b01      	cmp	r3, #1
 8001398:	d101      	bne.n	800139e <HAL_RCC_OscConfig+0x5de>
      {
        return HAL_ERROR;
 800139a:	2301      	movs	r3, #1
 800139c:	e01f      	b.n	80013de <HAL_RCC_OscConfig+0x61e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 800139e:	4b12      	ldr	r3, [pc, #72]	; (80013e8 <HAL_RCC_OscConfig+0x628>)
 80013a0:	685b      	ldr	r3, [r3, #4]
 80013a2:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 80013a4:	4b10      	ldr	r3, [pc, #64]	; (80013e8 <HAL_RCC_OscConfig+0x628>)
 80013a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013a8:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80013aa:	697a      	ldr	r2, [r7, #20]
 80013ac:	23c0      	movs	r3, #192	; 0xc0
 80013ae:	025b      	lsls	r3, r3, #9
 80013b0:	401a      	ands	r2, r3
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013b6:	429a      	cmp	r2, r3
 80013b8:	d10e      	bne.n	80013d8 <HAL_RCC_OscConfig+0x618>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80013ba:	693b      	ldr	r3, [r7, #16]
 80013bc:	220f      	movs	r2, #15
 80013be:	401a      	ands	r2, r3
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80013c4:	429a      	cmp	r2, r3
 80013c6:	d107      	bne.n	80013d8 <HAL_RCC_OscConfig+0x618>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 80013c8:	697a      	ldr	r2, [r7, #20]
 80013ca:	23f0      	movs	r3, #240	; 0xf0
 80013cc:	039b      	lsls	r3, r3, #14
 80013ce:	401a      	ands	r2, r3
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80013d4:	429a      	cmp	r2, r3
 80013d6:	d001      	beq.n	80013dc <HAL_RCC_OscConfig+0x61c>
        {
          return HAL_ERROR;
 80013d8:	2301      	movs	r3, #1
 80013da:	e000      	b.n	80013de <HAL_RCC_OscConfig+0x61e>
        }
      }
    }
  }

  return HAL_OK;
 80013dc:	2300      	movs	r3, #0
}
 80013de:	0018      	movs	r0, r3
 80013e0:	46bd      	mov	sp, r7
 80013e2:	b008      	add	sp, #32
 80013e4:	bd80      	pop	{r7, pc}
 80013e6:	46c0      	nop			; (mov r8, r8)
 80013e8:	40021000 	.word	0x40021000
 80013ec:	00001388 	.word	0x00001388
 80013f0:	efffffff 	.word	0xefffffff
 80013f4:	feffffff 	.word	0xfeffffff
 80013f8:	ffc27fff 	.word	0xffc27fff

080013fc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80013fc:	b590      	push	{r4, r7, lr}
 80013fe:	b085      	sub	sp, #20
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
 8001404:	6039      	str	r1, [r7, #0]
 8001406:	464c      	mov	r4, r9
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	2b00      	cmp	r3, #0
 800140c:	d101      	bne.n	8001412 <HAL_RCC_ClockConfig+0x16>
  {
    return HAL_ERROR;
 800140e:	2301      	movs	r3, #1
 8001410:	e0b5      	b.n	800157e <HAL_RCC_ClockConfig+0x182>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001412:	4b5d      	ldr	r3, [pc, #372]	; (8001588 <HAL_RCC_ClockConfig+0x18c>)
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	2201      	movs	r2, #1
 8001418:	4013      	ands	r3, r2
 800141a:	683a      	ldr	r2, [r7, #0]
 800141c:	429a      	cmp	r2, r3
 800141e:	d911      	bls.n	8001444 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001420:	4b59      	ldr	r3, [pc, #356]	; (8001588 <HAL_RCC_ClockConfig+0x18c>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	2201      	movs	r2, #1
 8001426:	4393      	bics	r3, r2
 8001428:	0019      	movs	r1, r3
 800142a:	4b57      	ldr	r3, [pc, #348]	; (8001588 <HAL_RCC_ClockConfig+0x18c>)
 800142c:	683a      	ldr	r2, [r7, #0]
 800142e:	430a      	orrs	r2, r1
 8001430:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001432:	4b55      	ldr	r3, [pc, #340]	; (8001588 <HAL_RCC_ClockConfig+0x18c>)
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	2201      	movs	r2, #1
 8001438:	4013      	ands	r3, r2
 800143a:	683a      	ldr	r2, [r7, #0]
 800143c:	429a      	cmp	r2, r3
 800143e:	d001      	beq.n	8001444 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001440:	2301      	movs	r3, #1
 8001442:	e09c      	b.n	800157e <HAL_RCC_ClockConfig+0x182>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	2202      	movs	r2, #2
 800144a:	4013      	ands	r3, r2
 800144c:	d015      	beq.n	800147a <HAL_RCC_ClockConfig+0x7e>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	2204      	movs	r2, #4
 8001454:	4013      	ands	r3, r2
 8001456:	d006      	beq.n	8001466 <HAL_RCC_ClockConfig+0x6a>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001458:	4b4c      	ldr	r3, [pc, #304]	; (800158c <HAL_RCC_ClockConfig+0x190>)
 800145a:	685a      	ldr	r2, [r3, #4]
 800145c:	4b4b      	ldr	r3, [pc, #300]	; (800158c <HAL_RCC_ClockConfig+0x190>)
 800145e:	21e0      	movs	r1, #224	; 0xe0
 8001460:	00c9      	lsls	r1, r1, #3
 8001462:	430a      	orrs	r2, r1
 8001464:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001466:	4b49      	ldr	r3, [pc, #292]	; (800158c <HAL_RCC_ClockConfig+0x190>)
 8001468:	685b      	ldr	r3, [r3, #4]
 800146a:	22f0      	movs	r2, #240	; 0xf0
 800146c:	4393      	bics	r3, r2
 800146e:	0019      	movs	r1, r3
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	689a      	ldr	r2, [r3, #8]
 8001474:	4b45      	ldr	r3, [pc, #276]	; (800158c <HAL_RCC_ClockConfig+0x190>)
 8001476:	430a      	orrs	r2, r1
 8001478:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	2201      	movs	r2, #1
 8001480:	4013      	ands	r3, r2
 8001482:	d040      	beq.n	8001506 <HAL_RCC_ClockConfig+0x10a>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	685b      	ldr	r3, [r3, #4]
 8001488:	2b01      	cmp	r3, #1
 800148a:	d107      	bne.n	800149c <HAL_RCC_ClockConfig+0xa0>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800148c:	4b3f      	ldr	r3, [pc, #252]	; (800158c <HAL_RCC_ClockConfig+0x190>)
 800148e:	681a      	ldr	r2, [r3, #0]
 8001490:	2380      	movs	r3, #128	; 0x80
 8001492:	029b      	lsls	r3, r3, #10
 8001494:	4013      	ands	r3, r2
 8001496:	d114      	bne.n	80014c2 <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 8001498:	2301      	movs	r3, #1
 800149a:	e070      	b.n	800157e <HAL_RCC_ClockConfig+0x182>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	685b      	ldr	r3, [r3, #4]
 80014a0:	2b02      	cmp	r3, #2
 80014a2:	d107      	bne.n	80014b4 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80014a4:	4b39      	ldr	r3, [pc, #228]	; (800158c <HAL_RCC_ClockConfig+0x190>)
 80014a6:	681a      	ldr	r2, [r3, #0]
 80014a8:	2380      	movs	r3, #128	; 0x80
 80014aa:	049b      	lsls	r3, r3, #18
 80014ac:	4013      	ands	r3, r2
 80014ae:	d108      	bne.n	80014c2 <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 80014b0:	2301      	movs	r3, #1
 80014b2:	e064      	b.n	800157e <HAL_RCC_ClockConfig+0x182>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014b4:	4b35      	ldr	r3, [pc, #212]	; (800158c <HAL_RCC_ClockConfig+0x190>)
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	2202      	movs	r2, #2
 80014ba:	4013      	ands	r3, r2
 80014bc:	d101      	bne.n	80014c2 <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 80014be:	2301      	movs	r3, #1
 80014c0:	e05d      	b.n	800157e <HAL_RCC_ClockConfig+0x182>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80014c2:	4b32      	ldr	r3, [pc, #200]	; (800158c <HAL_RCC_ClockConfig+0x190>)
 80014c4:	685b      	ldr	r3, [r3, #4]
 80014c6:	2203      	movs	r2, #3
 80014c8:	4393      	bics	r3, r2
 80014ca:	0019      	movs	r1, r3
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	685a      	ldr	r2, [r3, #4]
 80014d0:	4b2e      	ldr	r3, [pc, #184]	; (800158c <HAL_RCC_ClockConfig+0x190>)
 80014d2:	430a      	orrs	r2, r1
 80014d4:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80014d6:	f7ff f9af 	bl	8000838 <HAL_GetTick>
 80014da:	0003      	movs	r3, r0
 80014dc:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80014de:	e009      	b.n	80014f4 <HAL_RCC_ClockConfig+0xf8>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80014e0:	f7ff f9aa 	bl	8000838 <HAL_GetTick>
 80014e4:	0002      	movs	r2, r0
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	1ad3      	subs	r3, r2, r3
 80014ea:	4a29      	ldr	r2, [pc, #164]	; (8001590 <HAL_RCC_ClockConfig+0x194>)
 80014ec:	4293      	cmp	r3, r2
 80014ee:	d901      	bls.n	80014f4 <HAL_RCC_ClockConfig+0xf8>
      {
        return HAL_TIMEOUT;
 80014f0:	2303      	movs	r3, #3
 80014f2:	e044      	b.n	800157e <HAL_RCC_ClockConfig+0x182>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80014f4:	4b25      	ldr	r3, [pc, #148]	; (800158c <HAL_RCC_ClockConfig+0x190>)
 80014f6:	685b      	ldr	r3, [r3, #4]
 80014f8:	220c      	movs	r2, #12
 80014fa:	401a      	ands	r2, r3
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	685b      	ldr	r3, [r3, #4]
 8001500:	009b      	lsls	r3, r3, #2
 8001502:	429a      	cmp	r2, r3
 8001504:	d1ec      	bne.n	80014e0 <HAL_RCC_ClockConfig+0xe4>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001506:	4b20      	ldr	r3, [pc, #128]	; (8001588 <HAL_RCC_ClockConfig+0x18c>)
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	2201      	movs	r2, #1
 800150c:	4013      	ands	r3, r2
 800150e:	683a      	ldr	r2, [r7, #0]
 8001510:	429a      	cmp	r2, r3
 8001512:	d211      	bcs.n	8001538 <HAL_RCC_ClockConfig+0x13c>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001514:	4b1c      	ldr	r3, [pc, #112]	; (8001588 <HAL_RCC_ClockConfig+0x18c>)
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	2201      	movs	r2, #1
 800151a:	4393      	bics	r3, r2
 800151c:	0019      	movs	r1, r3
 800151e:	4b1a      	ldr	r3, [pc, #104]	; (8001588 <HAL_RCC_ClockConfig+0x18c>)
 8001520:	683a      	ldr	r2, [r7, #0]
 8001522:	430a      	orrs	r2, r1
 8001524:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001526:	4b18      	ldr	r3, [pc, #96]	; (8001588 <HAL_RCC_ClockConfig+0x18c>)
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	2201      	movs	r2, #1
 800152c:	4013      	ands	r3, r2
 800152e:	683a      	ldr	r2, [r7, #0]
 8001530:	429a      	cmp	r2, r3
 8001532:	d001      	beq.n	8001538 <HAL_RCC_ClockConfig+0x13c>
    {
      return HAL_ERROR;
 8001534:	2301      	movs	r3, #1
 8001536:	e022      	b.n	800157e <HAL_RCC_ClockConfig+0x182>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	2204      	movs	r2, #4
 800153e:	4013      	ands	r3, r2
 8001540:	d009      	beq.n	8001556 <HAL_RCC_ClockConfig+0x15a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001542:	4b12      	ldr	r3, [pc, #72]	; (800158c <HAL_RCC_ClockConfig+0x190>)
 8001544:	685b      	ldr	r3, [r3, #4]
 8001546:	4a13      	ldr	r2, [pc, #76]	; (8001594 <HAL_RCC_ClockConfig+0x198>)
 8001548:	4013      	ands	r3, r2
 800154a:	0019      	movs	r1, r3
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	68da      	ldr	r2, [r3, #12]
 8001550:	4b0e      	ldr	r3, [pc, #56]	; (800158c <HAL_RCC_ClockConfig+0x190>)
 8001552:	430a      	orrs	r2, r1
 8001554:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001556:	f000 f823 	bl	80015a0 <HAL_RCC_GetSysClockFreq>
 800155a:	0001      	movs	r1, r0
 800155c:	4b0b      	ldr	r3, [pc, #44]	; (800158c <HAL_RCC_ClockConfig+0x190>)
 800155e:	685b      	ldr	r3, [r3, #4]
 8001560:	091b      	lsrs	r3, r3, #4
 8001562:	220f      	movs	r2, #15
 8001564:	4013      	ands	r3, r2
 8001566:	4a0c      	ldr	r2, [pc, #48]	; (8001598 <HAL_RCC_ClockConfig+0x19c>)
 8001568:	58a2      	ldr	r2, [r4, r2]
 800156a:	5cd3      	ldrb	r3, [r2, r3]
 800156c:	000a      	movs	r2, r1
 800156e:	40da      	lsrs	r2, r3
 8001570:	4b0a      	ldr	r3, [pc, #40]	; (800159c <HAL_RCC_ClockConfig+0x1a0>)
 8001572:	58e3      	ldr	r3, [r4, r3]
 8001574:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001576:	2000      	movs	r0, #0
 8001578:	f7ff f910 	bl	800079c <HAL_InitTick>
  
  return HAL_OK;
 800157c:	2300      	movs	r3, #0
}
 800157e:	0018      	movs	r0, r3
 8001580:	46bd      	mov	sp, r7
 8001582:	b005      	add	sp, #20
 8001584:	bd90      	pop	{r4, r7, pc}
 8001586:	46c0      	nop			; (mov r8, r8)
 8001588:	40022000 	.word	0x40022000
 800158c:	40021000 	.word	0x40021000
 8001590:	00001388 	.word	0x00001388
 8001594:	fffff8ff 	.word	0xfffff8ff
 8001598:	00000018 	.word	0x00000018
 800159c:	00000008 	.word	0x00000008

080015a0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80015a0:	b5b0      	push	{r4, r5, r7, lr}
 80015a2:	b08e      	sub	sp, #56	; 0x38
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	4649      	mov	r1, r9
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 80015a8:	2314      	movs	r3, #20
 80015aa:	18f8      	adds	r0, r7, r3
 80015ac:	4b2d      	ldr	r3, [pc, #180]	; (8001664 <HAL_RCC_GetSysClockFreq+0xc4>)
 80015ae:	58ca      	ldr	r2, [r1, r3]
 80015b0:	0003      	movs	r3, r0
 80015b2:	ca31      	ldmia	r2!, {r0, r4, r5}
 80015b4:	c331      	stmia	r3!, {r0, r4, r5}
 80015b6:	6812      	ldr	r2, [r2, #0]
 80015b8:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 80015ba:	1d38      	adds	r0, r7, #4
 80015bc:	4b2a      	ldr	r3, [pc, #168]	; (8001668 <HAL_RCC_GetSysClockFreq+0xc8>)
 80015be:	58ca      	ldr	r2, [r1, r3]
 80015c0:	0003      	movs	r3, r0
 80015c2:	ca13      	ldmia	r2!, {r0, r1, r4}
 80015c4:	c313      	stmia	r3!, {r0, r1, r4}
 80015c6:	6812      	ldr	r2, [r2, #0]
 80015c8:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80015ca:	2300      	movs	r3, #0
 80015cc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80015ce:	2300      	movs	r3, #0
 80015d0:	62bb      	str	r3, [r7, #40]	; 0x28
 80015d2:	2300      	movs	r3, #0
 80015d4:	637b      	str	r3, [r7, #52]	; 0x34
 80015d6:	2300      	movs	r3, #0
 80015d8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 80015da:	2300      	movs	r3, #0
 80015dc:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 80015de:	4b23      	ldr	r3, [pc, #140]	; (800166c <HAL_RCC_GetSysClockFreq+0xcc>)
 80015e0:	685b      	ldr	r3, [r3, #4]
 80015e2:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80015e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80015e6:	220c      	movs	r2, #12
 80015e8:	4013      	ands	r3, r2
 80015ea:	2b04      	cmp	r3, #4
 80015ec:	d002      	beq.n	80015f4 <HAL_RCC_GetSysClockFreq+0x54>
 80015ee:	2b08      	cmp	r3, #8
 80015f0:	d003      	beq.n	80015fa <HAL_RCC_GetSysClockFreq+0x5a>
 80015f2:	e02f      	b.n	8001654 <HAL_RCC_GetSysClockFreq+0xb4>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80015f4:	4b1e      	ldr	r3, [pc, #120]	; (8001670 <HAL_RCC_GetSysClockFreq+0xd0>)
 80015f6:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80015f8:	e02f      	b.n	800165a <HAL_RCC_GetSysClockFreq+0xba>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80015fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80015fc:	0c9b      	lsrs	r3, r3, #18
 80015fe:	220f      	movs	r2, #15
 8001600:	4013      	ands	r3, r2
 8001602:	2214      	movs	r2, #20
 8001604:	18ba      	adds	r2, r7, r2
 8001606:	5cd3      	ldrb	r3, [r2, r3]
 8001608:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 800160a:	4b18      	ldr	r3, [pc, #96]	; (800166c <HAL_RCC_GetSysClockFreq+0xcc>)
 800160c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800160e:	220f      	movs	r2, #15
 8001610:	4013      	ands	r3, r2
 8001612:	1d3a      	adds	r2, r7, #4
 8001614:	5cd3      	ldrb	r3, [r2, r3]
 8001616:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8001618:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800161a:	23c0      	movs	r3, #192	; 0xc0
 800161c:	025b      	lsls	r3, r3, #9
 800161e:	401a      	ands	r2, r3
 8001620:	2380      	movs	r3, #128	; 0x80
 8001622:	025b      	lsls	r3, r3, #9
 8001624:	429a      	cmp	r2, r3
 8001626:	d109      	bne.n	800163c <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001628:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800162a:	4811      	ldr	r0, [pc, #68]	; (8001670 <HAL_RCC_GetSysClockFreq+0xd0>)
 800162c:	f7fe fd7c 	bl	8000128 <__udivsi3>
 8001630:	0003      	movs	r3, r0
 8001632:	001a      	movs	r2, r3
 8001634:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001636:	4353      	muls	r3, r2
 8001638:	637b      	str	r3, [r7, #52]	; 0x34
 800163a:	e008      	b.n	800164e <HAL_RCC_GetSysClockFreq+0xae>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800163c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800163e:	480c      	ldr	r0, [pc, #48]	; (8001670 <HAL_RCC_GetSysClockFreq+0xd0>)
 8001640:	f7fe fd72 	bl	8000128 <__udivsi3>
 8001644:	0003      	movs	r3, r0
 8001646:	001a      	movs	r2, r3
 8001648:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800164a:	4353      	muls	r3, r2
 800164c:	637b      	str	r3, [r7, #52]	; 0x34
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 800164e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001650:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001652:	e002      	b.n	800165a <HAL_RCC_GetSysClockFreq+0xba>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001654:	4b06      	ldr	r3, [pc, #24]	; (8001670 <HAL_RCC_GetSysClockFreq+0xd0>)
 8001656:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001658:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 800165a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 800165c:	0018      	movs	r0, r3
 800165e:	46bd      	mov	sp, r7
 8001660:	b00e      	add	sp, #56	; 0x38
 8001662:	bdb0      	pop	{r4, r5, r7, pc}
 8001664:	00000000 	.word	0x00000000
 8001668:	00000004 	.word	0x00000004
 800166c:	40021000 	.word	0x40021000
 8001670:	007a1200 	.word	0x007a1200

08001674 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b082      	sub	sp, #8
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	2b00      	cmp	r3, #0
 8001680:	d101      	bne.n	8001686 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001682:	2301      	movs	r3, #1
 8001684:	e042      	b.n	800170c <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	223d      	movs	r2, #61	; 0x3d
 800168a:	5c9b      	ldrb	r3, [r3, r2]
 800168c:	b2db      	uxtb	r3, r3
 800168e:	2b00      	cmp	r3, #0
 8001690:	d107      	bne.n	80016a2 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	223c      	movs	r2, #60	; 0x3c
 8001696:	2100      	movs	r1, #0
 8001698:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	0018      	movs	r0, r3
 800169e:	f7fe ff13 	bl	80004c8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	223d      	movs	r2, #61	; 0x3d
 80016a6:	2102      	movs	r1, #2
 80016a8:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	681a      	ldr	r2, [r3, #0]
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	3304      	adds	r3, #4
 80016b2:	0019      	movs	r1, r3
 80016b4:	0010      	movs	r0, r2
 80016b6:	f000 fa05 	bl	8001ac4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	2246      	movs	r2, #70	; 0x46
 80016be:	2101      	movs	r1, #1
 80016c0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	223e      	movs	r2, #62	; 0x3e
 80016c6:	2101      	movs	r1, #1
 80016c8:	5499      	strb	r1, [r3, r2]
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	223f      	movs	r2, #63	; 0x3f
 80016ce:	2101      	movs	r1, #1
 80016d0:	5499      	strb	r1, [r3, r2]
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	2240      	movs	r2, #64	; 0x40
 80016d6:	2101      	movs	r1, #1
 80016d8:	5499      	strb	r1, [r3, r2]
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	2241      	movs	r2, #65	; 0x41
 80016de:	2101      	movs	r1, #1
 80016e0:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	2242      	movs	r2, #66	; 0x42
 80016e6:	2101      	movs	r1, #1
 80016e8:	5499      	strb	r1, [r3, r2]
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	2243      	movs	r2, #67	; 0x43
 80016ee:	2101      	movs	r1, #1
 80016f0:	5499      	strb	r1, [r3, r2]
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	2244      	movs	r2, #68	; 0x44
 80016f6:	2101      	movs	r1, #1
 80016f8:	5499      	strb	r1, [r3, r2]
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	2245      	movs	r2, #69	; 0x45
 80016fe:	2101      	movs	r1, #1
 8001700:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	223d      	movs	r2, #61	; 0x3d
 8001706:	2101      	movs	r1, #1
 8001708:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800170a:	2300      	movs	r3, #0
}
 800170c:	0018      	movs	r0, r3
 800170e:	46bd      	mov	sp, r7
 8001710:	b002      	add	sp, #8
 8001712:	bd80      	pop	{r7, pc}

08001714 <HAL_TIM_Base_DeInit>:
  * @brief  DeInitializes the TIM Base peripheral
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_DeInit(TIM_HandleTypeDef *htim)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	b082      	sub	sp, #8
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  htim->State = HAL_TIM_STATE_BUSY;
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	223d      	movs	r2, #61	; 0x3d
 8001720:	2102      	movs	r1, #2
 8001722:	5499      	strb	r1, [r3, r2]

  /* Disable the TIM Peripheral Clock */
  __HAL_TIM_DISABLE(htim);
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	6a1b      	ldr	r3, [r3, #32]
 800172a:	4a23      	ldr	r2, [pc, #140]	; (80017b8 <HAL_TIM_Base_DeInit+0xa4>)
 800172c:	4013      	ands	r3, r2
 800172e:	d10d      	bne.n	800174c <HAL_TIM_Base_DeInit+0x38>
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	6a1b      	ldr	r3, [r3, #32]
 8001736:	4a21      	ldr	r2, [pc, #132]	; (80017bc <HAL_TIM_Base_DeInit+0xa8>)
 8001738:	4013      	ands	r3, r2
 800173a:	d107      	bne.n	800174c <HAL_TIM_Base_DeInit+0x38>
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	681a      	ldr	r2, [r3, #0]
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	2101      	movs	r1, #1
 8001748:	438a      	bics	r2, r1
 800174a:	601a      	str	r2, [r3, #0]
  }
  /* DeInit the low level hardware */
  htim->Base_MspDeInitCallback(htim);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_TIM_Base_MspDeInit(htim);
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	0018      	movs	r0, r3
 8001750:	f7fe fee2 	bl	8000518 <HAL_TIM_Base_MspDeInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  /* Change the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	2246      	movs	r2, #70	; 0x46
 8001758:	2100      	movs	r1, #0
 800175a:	5499      	strb	r1, [r3, r2]

  /* Change the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	223e      	movs	r2, #62	; 0x3e
 8001760:	2100      	movs	r1, #0
 8001762:	5499      	strb	r1, [r3, r2]
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	223f      	movs	r2, #63	; 0x3f
 8001768:	2100      	movs	r1, #0
 800176a:	5499      	strb	r1, [r3, r2]
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	2240      	movs	r2, #64	; 0x40
 8001770:	2100      	movs	r1, #0
 8001772:	5499      	strb	r1, [r3, r2]
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	2241      	movs	r2, #65	; 0x41
 8001778:	2100      	movs	r1, #0
 800177a:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	2242      	movs	r2, #66	; 0x42
 8001780:	2100      	movs	r1, #0
 8001782:	5499      	strb	r1, [r3, r2]
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	2243      	movs	r2, #67	; 0x43
 8001788:	2100      	movs	r1, #0
 800178a:	5499      	strb	r1, [r3, r2]
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	2244      	movs	r2, #68	; 0x44
 8001790:	2100      	movs	r1, #0
 8001792:	5499      	strb	r1, [r3, r2]
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	2245      	movs	r2, #69	; 0x45
 8001798:	2100      	movs	r1, #0
 800179a:	5499      	strb	r1, [r3, r2]

  /* Change TIM state */
  htim->State = HAL_TIM_STATE_RESET;
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	223d      	movs	r2, #61	; 0x3d
 80017a0:	2100      	movs	r1, #0
 80017a2:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(htim);
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	223c      	movs	r2, #60	; 0x3c
 80017a8:	2100      	movs	r1, #0
 80017aa:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80017ac:	2300      	movs	r3, #0
}
 80017ae:	0018      	movs	r0, r3
 80017b0:	46bd      	mov	sp, r7
 80017b2:	b002      	add	sp, #8
 80017b4:	bd80      	pop	{r7, pc}
 80017b6:	46c0      	nop			; (mov r8, r8)
 80017b8:	00001111 	.word	0x00001111
 80017bc:	00000444 	.word	0x00000444

080017c0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b084      	sub	sp, #16
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	223d      	movs	r2, #61	; 0x3d
 80017cc:	5c9b      	ldrb	r3, [r3, r2]
 80017ce:	b2db      	uxtb	r3, r3
 80017d0:	2b01      	cmp	r3, #1
 80017d2:	d001      	beq.n	80017d8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80017d4:	2301      	movs	r3, #1
 80017d6:	e035      	b.n	8001844 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	223d      	movs	r2, #61	; 0x3d
 80017dc:	2102      	movs	r1, #2
 80017de:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	68da      	ldr	r2, [r3, #12]
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	2101      	movs	r1, #1
 80017ec:	430a      	orrs	r2, r1
 80017ee:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	4a15      	ldr	r2, [pc, #84]	; (800184c <HAL_TIM_Base_Start_IT+0x8c>)
 80017f6:	4293      	cmp	r3, r2
 80017f8:	d009      	beq.n	800180e <HAL_TIM_Base_Start_IT+0x4e>
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	4a14      	ldr	r2, [pc, #80]	; (8001850 <HAL_TIM_Base_Start_IT+0x90>)
 8001800:	4293      	cmp	r3, r2
 8001802:	d004      	beq.n	800180e <HAL_TIM_Base_Start_IT+0x4e>
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	4a12      	ldr	r2, [pc, #72]	; (8001854 <HAL_TIM_Base_Start_IT+0x94>)
 800180a:	4293      	cmp	r3, r2
 800180c:	d111      	bne.n	8001832 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	689b      	ldr	r3, [r3, #8]
 8001814:	2207      	movs	r2, #7
 8001816:	4013      	ands	r3, r2
 8001818:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	2b06      	cmp	r3, #6
 800181e:	d010      	beq.n	8001842 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	681a      	ldr	r2, [r3, #0]
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	2101      	movs	r1, #1
 800182c:	430a      	orrs	r2, r1
 800182e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001830:	e007      	b.n	8001842 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	681a      	ldr	r2, [r3, #0]
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	2101      	movs	r1, #1
 800183e:	430a      	orrs	r2, r1
 8001840:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001842:	2300      	movs	r3, #0
}
 8001844:	0018      	movs	r0, r3
 8001846:	46bd      	mov	sp, r7
 8001848:	b004      	add	sp, #16
 800184a:	bd80      	pop	{r7, pc}
 800184c:	40012c00 	.word	0x40012c00
 8001850:	40000400 	.word	0x40000400
 8001854:	40014000 	.word	0x40014000

08001858 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b082      	sub	sp, #8
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	691b      	ldr	r3, [r3, #16]
 8001866:	2202      	movs	r2, #2
 8001868:	4013      	ands	r3, r2
 800186a:	2b02      	cmp	r3, #2
 800186c:	d124      	bne.n	80018b8 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	68db      	ldr	r3, [r3, #12]
 8001874:	2202      	movs	r2, #2
 8001876:	4013      	ands	r3, r2
 8001878:	2b02      	cmp	r3, #2
 800187a:	d11d      	bne.n	80018b8 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	2203      	movs	r2, #3
 8001882:	4252      	negs	r2, r2
 8001884:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	2201      	movs	r2, #1
 800188a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	699b      	ldr	r3, [r3, #24]
 8001892:	2203      	movs	r2, #3
 8001894:	4013      	ands	r3, r2
 8001896:	d004      	beq.n	80018a2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	0018      	movs	r0, r3
 800189c:	f000 f8fa 	bl	8001a94 <HAL_TIM_IC_CaptureCallback>
 80018a0:	e007      	b.n	80018b2 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	0018      	movs	r0, r3
 80018a6:	f000 f8ed 	bl	8001a84 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	0018      	movs	r0, r3
 80018ae:	f000 f8f9 	bl	8001aa4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	2200      	movs	r2, #0
 80018b6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	691b      	ldr	r3, [r3, #16]
 80018be:	2204      	movs	r2, #4
 80018c0:	4013      	ands	r3, r2
 80018c2:	2b04      	cmp	r3, #4
 80018c4:	d125      	bne.n	8001912 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	68db      	ldr	r3, [r3, #12]
 80018cc:	2204      	movs	r2, #4
 80018ce:	4013      	ands	r3, r2
 80018d0:	2b04      	cmp	r3, #4
 80018d2:	d11e      	bne.n	8001912 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	2205      	movs	r2, #5
 80018da:	4252      	negs	r2, r2
 80018dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	2202      	movs	r2, #2
 80018e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	699a      	ldr	r2, [r3, #24]
 80018ea:	23c0      	movs	r3, #192	; 0xc0
 80018ec:	009b      	lsls	r3, r3, #2
 80018ee:	4013      	ands	r3, r2
 80018f0:	d004      	beq.n	80018fc <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	0018      	movs	r0, r3
 80018f6:	f000 f8cd 	bl	8001a94 <HAL_TIM_IC_CaptureCallback>
 80018fa:	e007      	b.n	800190c <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	0018      	movs	r0, r3
 8001900:	f000 f8c0 	bl	8001a84 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	0018      	movs	r0, r3
 8001908:	f000 f8cc 	bl	8001aa4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	2200      	movs	r2, #0
 8001910:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	691b      	ldr	r3, [r3, #16]
 8001918:	2208      	movs	r2, #8
 800191a:	4013      	ands	r3, r2
 800191c:	2b08      	cmp	r3, #8
 800191e:	d124      	bne.n	800196a <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	68db      	ldr	r3, [r3, #12]
 8001926:	2208      	movs	r2, #8
 8001928:	4013      	ands	r3, r2
 800192a:	2b08      	cmp	r3, #8
 800192c:	d11d      	bne.n	800196a <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	2209      	movs	r2, #9
 8001934:	4252      	negs	r2, r2
 8001936:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	2204      	movs	r2, #4
 800193c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	69db      	ldr	r3, [r3, #28]
 8001944:	2203      	movs	r2, #3
 8001946:	4013      	ands	r3, r2
 8001948:	d004      	beq.n	8001954 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	0018      	movs	r0, r3
 800194e:	f000 f8a1 	bl	8001a94 <HAL_TIM_IC_CaptureCallback>
 8001952:	e007      	b.n	8001964 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	0018      	movs	r0, r3
 8001958:	f000 f894 	bl	8001a84 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	0018      	movs	r0, r3
 8001960:	f000 f8a0 	bl	8001aa4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	2200      	movs	r2, #0
 8001968:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	691b      	ldr	r3, [r3, #16]
 8001970:	2210      	movs	r2, #16
 8001972:	4013      	ands	r3, r2
 8001974:	2b10      	cmp	r3, #16
 8001976:	d125      	bne.n	80019c4 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	68db      	ldr	r3, [r3, #12]
 800197e:	2210      	movs	r2, #16
 8001980:	4013      	ands	r3, r2
 8001982:	2b10      	cmp	r3, #16
 8001984:	d11e      	bne.n	80019c4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	2211      	movs	r2, #17
 800198c:	4252      	negs	r2, r2
 800198e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	2208      	movs	r2, #8
 8001994:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	69da      	ldr	r2, [r3, #28]
 800199c:	23c0      	movs	r3, #192	; 0xc0
 800199e:	009b      	lsls	r3, r3, #2
 80019a0:	4013      	ands	r3, r2
 80019a2:	d004      	beq.n	80019ae <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	0018      	movs	r0, r3
 80019a8:	f000 f874 	bl	8001a94 <HAL_TIM_IC_CaptureCallback>
 80019ac:	e007      	b.n	80019be <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	0018      	movs	r0, r3
 80019b2:	f000 f867 	bl	8001a84 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	0018      	movs	r0, r3
 80019ba:	f000 f873 	bl	8001aa4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	2200      	movs	r2, #0
 80019c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	691b      	ldr	r3, [r3, #16]
 80019ca:	2201      	movs	r2, #1
 80019cc:	4013      	ands	r3, r2
 80019ce:	2b01      	cmp	r3, #1
 80019d0:	d10f      	bne.n	80019f2 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	68db      	ldr	r3, [r3, #12]
 80019d8:	2201      	movs	r2, #1
 80019da:	4013      	ands	r3, r2
 80019dc:	2b01      	cmp	r3, #1
 80019de:	d108      	bne.n	80019f2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	2202      	movs	r2, #2
 80019e6:	4252      	negs	r2, r2
 80019e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	0018      	movs	r0, r3
 80019ee:	f7fe fcc1 	bl	8000374 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	691b      	ldr	r3, [r3, #16]
 80019f8:	2280      	movs	r2, #128	; 0x80
 80019fa:	4013      	ands	r3, r2
 80019fc:	2b80      	cmp	r3, #128	; 0x80
 80019fe:	d10f      	bne.n	8001a20 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	68db      	ldr	r3, [r3, #12]
 8001a06:	2280      	movs	r2, #128	; 0x80
 8001a08:	4013      	ands	r3, r2
 8001a0a:	2b80      	cmp	r3, #128	; 0x80
 8001a0c:	d108      	bne.n	8001a20 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	2281      	movs	r2, #129	; 0x81
 8001a14:	4252      	negs	r2, r2
 8001a16:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	0018      	movs	r0, r3
 8001a1c:	f000 f8d0 	bl	8001bc0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	691b      	ldr	r3, [r3, #16]
 8001a26:	2240      	movs	r2, #64	; 0x40
 8001a28:	4013      	ands	r3, r2
 8001a2a:	2b40      	cmp	r3, #64	; 0x40
 8001a2c:	d10f      	bne.n	8001a4e <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	68db      	ldr	r3, [r3, #12]
 8001a34:	2240      	movs	r2, #64	; 0x40
 8001a36:	4013      	ands	r3, r2
 8001a38:	2b40      	cmp	r3, #64	; 0x40
 8001a3a:	d108      	bne.n	8001a4e <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	2241      	movs	r2, #65	; 0x41
 8001a42:	4252      	negs	r2, r2
 8001a44:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	0018      	movs	r0, r3
 8001a4a:	f000 f833 	bl	8001ab4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	691b      	ldr	r3, [r3, #16]
 8001a54:	2220      	movs	r2, #32
 8001a56:	4013      	ands	r3, r2
 8001a58:	2b20      	cmp	r3, #32
 8001a5a:	d10f      	bne.n	8001a7c <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	68db      	ldr	r3, [r3, #12]
 8001a62:	2220      	movs	r2, #32
 8001a64:	4013      	ands	r3, r2
 8001a66:	2b20      	cmp	r3, #32
 8001a68:	d108      	bne.n	8001a7c <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	2221      	movs	r2, #33	; 0x21
 8001a70:	4252      	negs	r2, r2
 8001a72:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	0018      	movs	r0, r3
 8001a78:	f000 f89a 	bl	8001bb0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001a7c:	46c0      	nop			; (mov r8, r8)
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	b002      	add	sp, #8
 8001a82:	bd80      	pop	{r7, pc}

08001a84 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b082      	sub	sp, #8
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001a8c:	46c0      	nop			; (mov r8, r8)
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	b002      	add	sp, #8
 8001a92:	bd80      	pop	{r7, pc}

08001a94 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b082      	sub	sp, #8
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001a9c:	46c0      	nop			; (mov r8, r8)
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	b002      	add	sp, #8
 8001aa2:	bd80      	pop	{r7, pc}

08001aa4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b082      	sub	sp, #8
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001aac:	46c0      	nop			; (mov r8, r8)
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	b002      	add	sp, #8
 8001ab2:	bd80      	pop	{r7, pc}

08001ab4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b082      	sub	sp, #8
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001abc:	46c0      	nop			; (mov r8, r8)
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	b002      	add	sp, #8
 8001ac2:	bd80      	pop	{r7, pc}

08001ac4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b084      	sub	sp, #16
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
 8001acc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	4a2f      	ldr	r2, [pc, #188]	; (8001b94 <TIM_Base_SetConfig+0xd0>)
 8001ad8:	4293      	cmp	r3, r2
 8001ada:	d003      	beq.n	8001ae4 <TIM_Base_SetConfig+0x20>
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	4a2e      	ldr	r2, [pc, #184]	; (8001b98 <TIM_Base_SetConfig+0xd4>)
 8001ae0:	4293      	cmp	r3, r2
 8001ae2:	d108      	bne.n	8001af6 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	2270      	movs	r2, #112	; 0x70
 8001ae8:	4393      	bics	r3, r2
 8001aea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001aec:	683b      	ldr	r3, [r7, #0]
 8001aee:	685b      	ldr	r3, [r3, #4]
 8001af0:	68fa      	ldr	r2, [r7, #12]
 8001af2:	4313      	orrs	r3, r2
 8001af4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	4a26      	ldr	r2, [pc, #152]	; (8001b94 <TIM_Base_SetConfig+0xd0>)
 8001afa:	4293      	cmp	r3, r2
 8001afc:	d013      	beq.n	8001b26 <TIM_Base_SetConfig+0x62>
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	4a25      	ldr	r2, [pc, #148]	; (8001b98 <TIM_Base_SetConfig+0xd4>)
 8001b02:	4293      	cmp	r3, r2
 8001b04:	d00f      	beq.n	8001b26 <TIM_Base_SetConfig+0x62>
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	4a24      	ldr	r2, [pc, #144]	; (8001b9c <TIM_Base_SetConfig+0xd8>)
 8001b0a:	4293      	cmp	r3, r2
 8001b0c:	d00b      	beq.n	8001b26 <TIM_Base_SetConfig+0x62>
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	4a23      	ldr	r2, [pc, #140]	; (8001ba0 <TIM_Base_SetConfig+0xdc>)
 8001b12:	4293      	cmp	r3, r2
 8001b14:	d007      	beq.n	8001b26 <TIM_Base_SetConfig+0x62>
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	4a22      	ldr	r2, [pc, #136]	; (8001ba4 <TIM_Base_SetConfig+0xe0>)
 8001b1a:	4293      	cmp	r3, r2
 8001b1c:	d003      	beq.n	8001b26 <TIM_Base_SetConfig+0x62>
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	4a21      	ldr	r2, [pc, #132]	; (8001ba8 <TIM_Base_SetConfig+0xe4>)
 8001b22:	4293      	cmp	r3, r2
 8001b24:	d108      	bne.n	8001b38 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	4a20      	ldr	r2, [pc, #128]	; (8001bac <TIM_Base_SetConfig+0xe8>)
 8001b2a:	4013      	ands	r3, r2
 8001b2c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001b2e:	683b      	ldr	r3, [r7, #0]
 8001b30:	68db      	ldr	r3, [r3, #12]
 8001b32:	68fa      	ldr	r2, [r7, #12]
 8001b34:	4313      	orrs	r3, r2
 8001b36:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	2280      	movs	r2, #128	; 0x80
 8001b3c:	4393      	bics	r3, r2
 8001b3e:	001a      	movs	r2, r3
 8001b40:	683b      	ldr	r3, [r7, #0]
 8001b42:	695b      	ldr	r3, [r3, #20]
 8001b44:	4313      	orrs	r3, r2
 8001b46:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	68fa      	ldr	r2, [r7, #12]
 8001b4c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001b4e:	683b      	ldr	r3, [r7, #0]
 8001b50:	689a      	ldr	r2, [r3, #8]
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001b56:	683b      	ldr	r3, [r7, #0]
 8001b58:	681a      	ldr	r2, [r3, #0]
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	4a0c      	ldr	r2, [pc, #48]	; (8001b94 <TIM_Base_SetConfig+0xd0>)
 8001b62:	4293      	cmp	r3, r2
 8001b64:	d00b      	beq.n	8001b7e <TIM_Base_SetConfig+0xba>
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	4a0d      	ldr	r2, [pc, #52]	; (8001ba0 <TIM_Base_SetConfig+0xdc>)
 8001b6a:	4293      	cmp	r3, r2
 8001b6c:	d007      	beq.n	8001b7e <TIM_Base_SetConfig+0xba>
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	4a0c      	ldr	r2, [pc, #48]	; (8001ba4 <TIM_Base_SetConfig+0xe0>)
 8001b72:	4293      	cmp	r3, r2
 8001b74:	d003      	beq.n	8001b7e <TIM_Base_SetConfig+0xba>
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	4a0b      	ldr	r2, [pc, #44]	; (8001ba8 <TIM_Base_SetConfig+0xe4>)
 8001b7a:	4293      	cmp	r3, r2
 8001b7c:	d103      	bne.n	8001b86 <TIM_Base_SetConfig+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001b7e:	683b      	ldr	r3, [r7, #0]
 8001b80:	691a      	ldr	r2, [r3, #16]
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	2201      	movs	r2, #1
 8001b8a:	615a      	str	r2, [r3, #20]
}
 8001b8c:	46c0      	nop			; (mov r8, r8)
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	b004      	add	sp, #16
 8001b92:	bd80      	pop	{r7, pc}
 8001b94:	40012c00 	.word	0x40012c00
 8001b98:	40000400 	.word	0x40000400
 8001b9c:	40002000 	.word	0x40002000
 8001ba0:	40014000 	.word	0x40014000
 8001ba4:	40014400 	.word	0x40014400
 8001ba8:	40014800 	.word	0x40014800
 8001bac:	fffffcff 	.word	0xfffffcff

08001bb0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b082      	sub	sp, #8
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001bb8:	46c0      	nop			; (mov r8, r8)
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	b002      	add	sp, #8
 8001bbe:	bd80      	pop	{r7, pc}

08001bc0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b082      	sub	sp, #8
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001bc8:	46c0      	nop			; (mov r8, r8)
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	b002      	add	sp, #8
 8001bce:	bd80      	pop	{r7, pc}

08001bd0 <memset>:
 8001bd0:	0003      	movs	r3, r0
 8001bd2:	1882      	adds	r2, r0, r2
 8001bd4:	4293      	cmp	r3, r2
 8001bd6:	d100      	bne.n	8001bda <memset+0xa>
 8001bd8:	4770      	bx	lr
 8001bda:	7019      	strb	r1, [r3, #0]
 8001bdc:	3301      	adds	r3, #1
 8001bde:	e7f9      	b.n	8001bd4 <memset+0x4>

08001be0 <_init>:
 8001be0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001be2:	46c0      	nop			; (mov r8, r8)
 8001be4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001be6:	bc08      	pop	{r3}
 8001be8:	469e      	mov	lr, r3
 8001bea:	4770      	bx	lr

08001bec <_fini>:
 8001bec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001bee:	46c0      	nop			; (mov r8, r8)
 8001bf0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001bf2:	bc08      	pop	{r3}
 8001bf4:	469e      	mov	lr, r3
 8001bf6:	4770      	bx	lr
