Analysis & Synthesis report for single_cycle_p2
Wed Apr  5 22:47:08 2023
Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. State Machine - |single_cycle_p2|UART_TX:TX|FSM_UART_tx:FSM_tx|Tx_state
 10. State Machine - |single_cycle_p2|UART_RX:RX|FSM_UART_Rx:FSM_Rx|Rx_state
 11. State Machine - |single_cycle_p2|uart_shif_reg:uart_shift|Tx_shift
 12. User-Specified and Inferred Latches
 13. Registers Removed During Synthesis
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for UART_RX:RX
 18. Parameter Settings for User Entity Instance: core_risc_v:core
 19. Parameter Settings for User Entity Instance: core_risc_v:core|Register:PCReg
 20. Parameter Settings for User Entity Instance: core_risc_v:core|adder:PC_adder
 21. Parameter Settings for User Entity Instance: core_risc_v:core|adder:PC_add_imm
 22. Parameter Settings for User Entity Instance: core_risc_v:core|Mux_2to1:pc_adders
 23. Parameter Settings for User Entity Instance: core_risc_v:core|memory_ROM:ROM
 24. Parameter Settings for User Entity Instance: core_risc_v:core|memory_ROM:ROM|single_port_rom:ROM_32bitD_programMemory
 25. Parameter Settings for User Entity Instance: core_risc_v:core|Mux_4to1:data_pc_rd
 26. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile
 27. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs
 28. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[0].R
 29. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[1].R
 30. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[2].R
 31. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[3].R
 32. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[4].R
 33. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[5].R
 34. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[6].R
 35. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[7].R
 36. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[8].R
 37. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[9].R
 38. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[10].R
 39. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[11].R
 40. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[12].R
 41. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[13].R
 42. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[14].R
 43. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[15].R
 44. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[16].R
 45. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[17].R
 46. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[18].R
 47. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[19].R
 48. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[20].R
 49. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[21].R
 50. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[22].R
 51. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[23].R
 52. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[24].R
 53. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[25].R
 54. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[26].R
 55. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[27].R
 56. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[28].R
 57. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[29].R
 58. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[30].R
 59. Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[31].R
 60. Parameter Settings for User Entity Instance: core_risc_v:core|Mux_2to1:src_B
 61. Parameter Settings for User Entity Instance: core_risc_v:core|ALU:ALU_Block
 62. Parameter Settings for User Entity Instance: Memory_map:maping
 63. Parameter Settings for User Entity Instance: Memory_map:maping|Mux_4to1:map_mem_data
 64. Parameter Settings for User Entity Instance: uart_in_out:uart_memory|Mux_2to1:flags
 65. Parameter Settings for User Entity Instance: uart_in_out:uart_memory|Mux_2to1:datas
 66. Parameter Settings for User Entity Instance: uart_in_out:uart_memory|Register:rx_flag_reg
 67. Parameter Settings for User Entity Instance: uart_in_out:uart_memory|Register:rx_data_reg
 68. Parameter Settings for User Entity Instance: uart_in_out:uart_memory|Register:tx_flag_reg
 69. Parameter Settings for User Entity Instance: uart_in_out:uart_memory|Register:tx_data_reg
 70. Parameter Settings for User Entity Instance: GPIO_in_out:GPIO|Register:InReg
 71. Parameter Settings for User Entity Instance: GPIO_in_out:GPIO|Register:OutReg
 72. Parameter Settings for User Entity Instance: single_port_ram:RAM_32bit_dataMemory
 73. Parameter Settings for User Entity Instance: UART_RX:RX|Shift_Register_R_Param:shift_reg
 74. Parameter Settings for User Entity Instance: UART_RX:RX|Reg_Param:rx_Data_Reg_i
 75. Parameter Settings for User Entity Instance: UART_RX:RX|Bit_Rate_Pulse:BR_pulse
 76. Parameter Settings for User Entity Instance: UART_RX:RX|Counter_Param:Counter_bits
 77. Parameter Settings for User Entity Instance: UART_TX:TX|Bit_Rate_Pulse:BR_pulse_tx
 78. Parameter Settings for User Entity Instance: UART_TX:TX|Counter_Param:Counter_bits_tx
 79. Port Connectivity Checks: "UART_TX:TX|shift_register:SR|FF_D_2enable:FF_[0].FF"
 80. Port Connectivity Checks: "UART_TX:TX|shift_register:SR"
 81. Port Connectivity Checks: "UART_TX:TX|Bit_Rate_Pulse:BR_pulse_tx"
 82. Port Connectivity Checks: "UART_RX:RX|Bit_Rate_Pulse:BR_pulse"
 83. Port Connectivity Checks: "UART_RX:RX|Shift_Register_R_Param:shift_reg"
 84. Port Connectivity Checks: "GPIO_in_out:GPIO|Register:OutReg"
 85. Port Connectivity Checks: "GPIO_in_out:GPIO|Register:InReg"
 86. Port Connectivity Checks: "GPIO_in_out:GPIO"
 87. Port Connectivity Checks: "uart_in_out:uart_memory|Register:tx_data_reg"
 88. Port Connectivity Checks: "uart_in_out:uart_memory|Register:tx_flag_reg"
 89. Port Connectivity Checks: "uart_in_out:uart_memory|Register:rx_data_reg"
 90. Port Connectivity Checks: "uart_in_out:uart_memory|Register:rx_flag_reg"
 91. Port Connectivity Checks: "uart_in_out:uart_memory|Mux_2to1:datas"
 92. Port Connectivity Checks: "uart_in_out:uart_memory|Mux_2to1:flags"
 93. Port Connectivity Checks: "core_risc_v:core|Control_unit_riscv:cu_riscV"
 94. Port Connectivity Checks: "core_risc_v:core|ALU:ALU_Block"
 95. Port Connectivity Checks: "core_risc_v:core|Mux_2to1:src_B"
 96. Port Connectivity Checks: "core_risc_v:core|imm:GenImm"
 97. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[31].R"
 98. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[30].R"
 99. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[29].R"
100. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[28].R"
101. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[27].R"
102. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[26].R"
103. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[25].R"
104. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[24].R"
105. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[23].R"
106. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[22].R"
107. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[21].R"
108. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[20].R"
109. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[19].R"
110. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[18].R"
111. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[17].R"
112. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[16].R"
113. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[15].R"
114. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[14].R"
115. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[13].R"
116. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[12].R"
117. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[11].R"
118. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[10].R"
119. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[9].R"
120. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[8].R"
121. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[7].R"
122. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[6].R"
123. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[5].R"
124. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[4].R"
125. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[3].R"
126. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[2].R"
127. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[1].R"
128. Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[0].R"
129. Port Connectivity Checks: "core_risc_v:core|adder:PC_adder"
130. Port Connectivity Checks: "core_risc_v:core|Register:PCReg"
131. Port Connectivity Checks: "core_risc_v:core"
132. Post-Synthesis Netlist Statistics for Top Partition
133. Elapsed Time Per Partition
134. Analysis & Synthesis Messages
135. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Apr  5 22:47:08 2023          ;
; Quartus Prime Version           ; 22.1std.0 Build 915 10/25/2022 SC Lite Edition ;
; Revision Name                   ; single_cycle_p2                                ;
; Top-level Entity Name           ; single_cycle_p2                                ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 4455                                           ;
; Total pins                      ; 4                                              ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 0                                              ;
; Total DSP Blocks                ; 2                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 0                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; single_cycle_p2    ; single_cycle_p2    ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                            ;
+------------------------------------------+-----------------+------------------------+-----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path         ; Used in Netlist ; File Type              ; File Name with Absolute Path                                                      ; Library ;
+------------------------------------------+-----------------+------------------------+-----------------------------------------------------------------------------------+---------+
; ../src/single_cycle_p2.v                 ; yes             ; User Verilog HDL File  ; C:/desi/D_Procesadores/DM_single_cycle_p2/src/single_cycle_p2.v                   ;         ;
; ../src/core_risc_v.v                     ; yes             ; User Verilog HDL File  ; C:/desi/D_Procesadores/DM_single_cycle_p2/src/core_risc_v.v                       ;         ;
; ../src/ALU/ALU.v                         ; yes             ; User Verilog HDL File  ; C:/desi/D_Procesadores/DM_single_cycle_p2/src/ALU/ALU.v                           ;         ;
; ../src/uart/UART_TX.v                    ; yes             ; User Verilog HDL File  ; C:/desi/D_Procesadores/DM_single_cycle_p2/src/uart/UART_TX.v                      ;         ;
; ../src/uart/uart_shif_reg.v              ; yes             ; User Verilog HDL File  ; C:/desi/D_Procesadores/DM_single_cycle_p2/src/uart/uart_shif_reg.v                ;         ;
; ../src/uart/UART_RX.v                    ; yes             ; User Verilog HDL File  ; C:/desi/D_Procesadores/DM_single_cycle_p2/src/uart/UART_RX.v                      ;         ;
; ../src/uart/uart_in_out.v                ; yes             ; User Verilog HDL File  ; C:/desi/D_Procesadores/DM_single_cycle_p2/src/uart/uart_in_out.v                  ;         ;
; ../src/uart/Shift_Register_R_Param.v     ; yes             ; User Verilog HDL File  ; C:/desi/D_Procesadores/DM_single_cycle_p2/src/uart/Shift_Register_R_Param.v       ;         ;
; ../src/uart/shift_register.v             ; yes             ; User Verilog HDL File  ; C:/desi/D_Procesadores/DM_single_cycle_p2/src/uart/shift_register.v               ;         ;
; ../src/uart/Reg_Param.v                  ; yes             ; User Verilog HDL File  ; C:/desi/D_Procesadores/DM_single_cycle_p2/src/uart/Reg_Param.v                    ;         ;
; ../src/uart/FSM_UART_tx.v                ; yes             ; User Verilog HDL File  ; C:/desi/D_Procesadores/DM_single_cycle_p2/src/uart/FSM_UART_tx.v                  ;         ;
; ../src/uart/FSM_UART_Rx.v                ; yes             ; User Verilog HDL File  ; C:/desi/D_Procesadores/DM_single_cycle_p2/src/uart/FSM_UART_Rx.v                  ;         ;
; ../src/uart/FF_D_2enable.v               ; yes             ; User Verilog HDL File  ; C:/desi/D_Procesadores/DM_single_cycle_p2/src/uart/FF_D_2enable.v                 ;         ;
; ../src/uart/Counter_Param.v              ; yes             ; User Verilog HDL File  ; C:/desi/D_Procesadores/DM_single_cycle_p2/src/uart/Counter_Param.v                ;         ;
; ../src/uart/Bit_Rate_Pulse.v             ; yes             ; User Verilog HDL File  ; C:/desi/D_Procesadores/DM_single_cycle_p2/src/uart/Bit_Rate_Pulse.v               ;         ;
; ../src/Single_port_ROM/single_port_rom.v ; yes             ; User Verilog HDL File  ; C:/desi/D_Procesadores/DM_single_cycle_p2/src/Single_port_ROM/single_port_rom.v   ;         ;
; ../src/Single_port_RAM/single_port_ram.v ; yes             ; User Verilog HDL File  ; C:/desi/D_Procesadores/DM_single_cycle_p2/src/Single_port_RAM/single_port_ram.v   ;         ;
; ../src/Single_port_RAM/Memory_map.v      ; yes             ; User Verilog HDL File  ; C:/desi/D_Procesadores/DM_single_cycle_p2/src/Single_port_RAM/Memory_map.v        ;         ;
; ../src/Single_port_RAM/GPIO_in_out.v     ; yes             ; User Verilog HDL File  ; C:/desi/D_Procesadores/DM_single_cycle_p2/src/Single_port_RAM/GPIO_in_out.v       ;         ;
; ../src/SignExtend/imm.v                  ; yes             ; User Verilog HDL File  ; C:/desi/D_Procesadores/DM_single_cycle_p2/src/SignExtend/imm.v                    ;         ;
; ../src/RegisterFile/WriteControl.v       ; yes             ; User Verilog HDL File  ; C:/desi/D_Procesadores/DM_single_cycle_p2/src/RegisterFile/WriteControl.v         ;         ;
; ../src/RegisterFile/Registers.v          ; yes             ; User Verilog HDL File  ; C:/desi/D_Procesadores/DM_single_cycle_p2/src/RegisterFile/Registers.v            ;         ;
; ../src/RegisterFile/RegisterFile.v       ; yes             ; User Verilog HDL File  ; C:/desi/D_Procesadores/DM_single_cycle_p2/src/RegisterFile/RegisterFile.v         ;         ;
; ../src/RegisterFile/Register.v           ; yes             ; User Verilog HDL File  ; C:/desi/D_Procesadores/DM_single_cycle_p2/src/RegisterFile/Register.v             ;         ;
; ../src/RegisterFile/MUX32input.v         ; yes             ; User Verilog HDL File  ; C:/desi/D_Procesadores/DM_single_cycle_p2/src/RegisterFile/MUX32input.v           ;         ;
; ../src/Muxs/Mux_4to1.v                   ; yes             ; User Verilog HDL File  ; C:/desi/D_Procesadores/DM_single_cycle_p2/src/Muxs/Mux_4to1.v                     ;         ;
; ../src/Muxs/Mux_2to1.v                   ; yes             ; User Verilog HDL File  ; C:/desi/D_Procesadores/DM_single_cycle_p2/src/Muxs/Mux_2to1.v                     ;         ;
; ../src/FSM/riscv_FSM.v                   ; yes             ; User Verilog HDL File  ; C:/desi/D_Procesadores/DM_single_cycle_p2/src/FSM/riscv_FSM.v                     ;         ;
; ../src/FSM/Control_unit_riscv.v          ; yes             ; User Verilog HDL File  ; C:/desi/D_Procesadores/DM_single_cycle_p2/src/FSM/Control_unit_riscv.v            ;         ;
; ../src/FSM/ALU_decoder.v                 ; yes             ; User Verilog HDL File  ; C:/desi/D_Procesadores/DM_single_cycle_p2/src/FSM/ALU_decoder.v                   ;         ;
; ../src/ALU/adder.v                       ; yes             ; User Verilog HDL File  ; C:/desi/D_Procesadores/DM_single_cycle_p2/src/ALU/adder.v                         ;         ;
; ../src/Single_port_ROM/memory_ROM.v      ; yes             ; User Verilog HDL File  ; C:/desi/D_Procesadores/DM_single_cycle_p2/src/Single_port_ROM/memory_ROM.v        ;         ;
; n_factorial_simulation.txt               ; yes             ; Auto-Found File        ; C:/desi/D_Procesadores/DM_single_cycle_p2/proj_quartus/n_factorial_simulation.txt ;         ;
+------------------------------------------+-----------------+------------------------+-----------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 3680      ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 2677      ;
;     -- 7 input functions                    ; 774       ;
;     -- 6 input functions                    ; 1023      ;
;     -- 5 input functions                    ; 227       ;
;     -- 4 input functions                    ; 239       ;
;     -- <=3 input functions                  ; 414       ;
;                                             ;           ;
; Dedicated logic registers                   ; 4455      ;
;                                             ;           ;
; I/O pins                                    ; 4         ;
;                                             ;           ;
; Total DSP Blocks                            ; 2         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 4455      ;
; Total fan-out                               ; 29399     ;
; Average fan-out                             ; 4.12      ;
+---------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                              ;
+-----------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                          ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                       ; Entity Name            ; Library Name ;
+-----------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------+------------------------+--------------+
; |single_cycle_p2                                    ; 2677 (0)            ; 4455 (0)                  ; 0                 ; 2          ; 4    ; 0            ; |single_cycle_p2                                                                          ; single_cycle_p2        ; work         ;
;    |Memory_map:maping|                              ; 94 (93)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|Memory_map:maping                                                        ; Memory_map             ; work         ;
;       |Mux_4to1:map_mem_data|                       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|Memory_map:maping|Mux_4to1:map_mem_data                                  ; Mux_4to1               ; work         ;
;    |UART_RX:RX|                                     ; 44 (8)              ; 41 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|UART_RX:RX                                                               ; UART_RX                ; work         ;
;       |Bit_Rate_Pulse:BR_pulse|                     ; 20 (20)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|UART_RX:RX|Bit_Rate_Pulse:BR_pulse                                       ; Bit_Rate_Pulse         ; work         ;
;       |Counter_Param:Counter_bits|                  ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|UART_RX:RX|Counter_Param:Counter_bits                                    ; Counter_Param          ; work         ;
;       |FSM_UART_Rx:FSM_Rx|                          ; 12 (12)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|UART_RX:RX|FSM_UART_Rx:FSM_Rx                                            ; FSM_UART_Rx            ; work         ;
;       |Reg_Param:rx_Data_Reg_i|                     ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|UART_RX:RX|Reg_Param:rx_Data_Reg_i                                       ; Reg_Param              ; work         ;
;       |Shift_Register_R_Param:shift_reg|            ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|UART_RX:RX|Shift_Register_R_Param:shift_reg                              ; Shift_Register_R_Param ; work         ;
;    |UART_TX:TX|                                     ; 40 (1)              ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|UART_TX:TX                                                               ; UART_TX                ; work         ;
;       |Bit_Rate_Pulse:BR_pulse_tx|                  ; 16 (16)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|UART_TX:TX|Bit_Rate_Pulse:BR_pulse_tx                                    ; Bit_Rate_Pulse         ; work         ;
;       |Counter_Param:Counter_bits_tx|               ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|UART_TX:TX|Counter_Param:Counter_bits_tx                                 ; Counter_Param          ; work         ;
;       |FSM_UART_tx:FSM_tx|                          ; 9 (9)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|UART_TX:TX|FSM_UART_tx:FSM_tx                                            ; FSM_UART_tx            ; work         ;
;       |shift_register:SR|                           ; 10 (0)              ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|UART_TX:TX|shift_register:SR                                             ; shift_register         ; work         ;
;          |FF_D_2enable:FF_[0].FF|                   ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|UART_TX:TX|shift_register:SR|FF_D_2enable:FF_[0].FF                      ; FF_D_2enable           ; work         ;
;          |FF_D_2enable:FF_[1].FF|                   ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|UART_TX:TX|shift_register:SR|FF_D_2enable:FF_[1].FF                      ; FF_D_2enable           ; work         ;
;          |FF_D_2enable:FF_[2].FF|                   ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|UART_TX:TX|shift_register:SR|FF_D_2enable:FF_[2].FF                      ; FF_D_2enable           ; work         ;
;          |FF_D_2enable:FF_[3].FF|                   ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|UART_TX:TX|shift_register:SR|FF_D_2enable:FF_[3].FF                      ; FF_D_2enable           ; work         ;
;          |FF_D_2enable:FF_[4].FF|                   ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|UART_TX:TX|shift_register:SR|FF_D_2enable:FF_[4].FF                      ; FF_D_2enable           ; work         ;
;          |FF_D_2enable:FF_[5].FF|                   ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|UART_TX:TX|shift_register:SR|FF_D_2enable:FF_[5].FF                      ; FF_D_2enable           ; work         ;
;          |FF_D_2enable:FF_[6].FF|                   ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|UART_TX:TX|shift_register:SR|FF_D_2enable:FF_[6].FF                      ; FF_D_2enable           ; work         ;
;          |FF_D_2enable:FF_[7].FF|                   ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|UART_TX:TX|shift_register:SR|FF_D_2enable:FF_[7].FF                      ; FF_D_2enable           ; work         ;
;          |FF_D_2enable:FF_[8].FF|                   ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|UART_TX:TX|shift_register:SR|FF_D_2enable:FF_[8].FF                      ; FF_D_2enable           ; work         ;
;          |FF_D_2enable:FF_[9].FF|                   ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|UART_TX:TX|shift_register:SR|FF_D_2enable:FF_[9].FF                      ; FF_D_2enable           ; work         ;
;    |core_risc_v:core|                               ; 1393 (2)            ; 1069 (0)                  ; 0                 ; 2          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core                                                         ; core_risc_v            ; work         ;
;       |ALU:ALU_Block|                               ; 245 (245)           ; 0 (0)                     ; 0                 ; 2          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|ALU:ALU_Block                                           ; ALU                    ; work         ;
;       |Control_unit_riscv:cu_riscV|                 ; 105 (14)            ; 13 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|Control_unit_riscv:cu_riscV                             ; Control_unit_riscv     ; work         ;
;          |ALU_decoder:ALUControl|                   ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|Control_unit_riscv:cu_riscV|ALU_decoder:ALUControl      ; ALU_decoder            ; work         ;
;          |riscv_FSM:FSM|                            ; 81 (81)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|Control_unit_riscv:cu_riscV|riscv_FSM:FSM               ; riscv_FSM              ; work         ;
;       |Mux_2to1:pc_adders|                          ; 30 (30)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|Mux_2to1:pc_adders                                      ; Mux_2to1               ; work         ;
;       |Mux_4to1:data_pc_rd|                         ; 109 (109)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|Mux_4to1:data_pc_rd                                     ; Mux_4to1               ; work         ;
;       |Register:PCReg|                              ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|Register:PCReg                                          ; Register               ; work         ;
;       |RegisterFile:RegFile|                        ; 737 (0)             ; 1024 (0)                  ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|RegisterFile:RegFile                                    ; RegisterFile           ; work         ;
;          |MUX32input:rd1Out|                        ; 352 (352)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|MUX32input:rd1Out                  ; MUX32input             ; work         ;
;          |MUX32input:rd2Out|                        ; 353 (353)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|MUX32input:rd2Out                  ; MUX32input             ; work         ;
;          |Registers:Regs|                           ; 0 (0)               ; 1024 (0)                  ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs                     ; Registers              ; work         ;
;             |Register:R[0].R|                       ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[0].R     ; Register               ; work         ;
;             |Register:R[10].R|                      ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[10].R    ; Register               ; work         ;
;             |Register:R[11].R|                      ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[11].R    ; Register               ; work         ;
;             |Register:R[12].R|                      ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[12].R    ; Register               ; work         ;
;             |Register:R[13].R|                      ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[13].R    ; Register               ; work         ;
;             |Register:R[14].R|                      ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[14].R    ; Register               ; work         ;
;             |Register:R[15].R|                      ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[15].R    ; Register               ; work         ;
;             |Register:R[16].R|                      ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[16].R    ; Register               ; work         ;
;             |Register:R[17].R|                      ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[17].R    ; Register               ; work         ;
;             |Register:R[18].R|                      ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[18].R    ; Register               ; work         ;
;             |Register:R[19].R|                      ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[19].R    ; Register               ; work         ;
;             |Register:R[1].R|                       ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[1].R     ; Register               ; work         ;
;             |Register:R[20].R|                      ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[20].R    ; Register               ; work         ;
;             |Register:R[21].R|                      ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[21].R    ; Register               ; work         ;
;             |Register:R[22].R|                      ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[22].R    ; Register               ; work         ;
;             |Register:R[23].R|                      ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[23].R    ; Register               ; work         ;
;             |Register:R[24].R|                      ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[24].R    ; Register               ; work         ;
;             |Register:R[25].R|                      ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[25].R    ; Register               ; work         ;
;             |Register:R[26].R|                      ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[26].R    ; Register               ; work         ;
;             |Register:R[27].R|                      ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[27].R    ; Register               ; work         ;
;             |Register:R[28].R|                      ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[28].R    ; Register               ; work         ;
;             |Register:R[29].R|                      ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[29].R    ; Register               ; work         ;
;             |Register:R[2].R|                       ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[2].R     ; Register               ; work         ;
;             |Register:R[30].R|                      ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[30].R    ; Register               ; work         ;
;             |Register:R[31].R|                      ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[31].R    ; Register               ; work         ;
;             |Register:R[3].R|                       ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[3].R     ; Register               ; work         ;
;             |Register:R[4].R|                       ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[4].R     ; Register               ; work         ;
;             |Register:R[5].R|                       ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[5].R     ; Register               ; work         ;
;             |Register:R[6].R|                       ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[6].R     ; Register               ; work         ;
;             |Register:R[7].R|                       ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[7].R     ; Register               ; work         ;
;             |Register:R[8].R|                       ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[8].R     ; Register               ; work         ;
;             |Register:R[9].R|                       ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[9].R     ; Register               ; work         ;
;          |WriteControl:WC_32_regs|                  ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|WriteControl:WC_32_regs            ; WriteControl           ; work         ;
;       |adder:PC_add_imm|                            ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|adder:PC_add_imm                                        ; adder                  ; work         ;
;       |adder:PC_adder|                              ; 30 (30)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|adder:PC_adder                                          ; adder                  ; work         ;
;       |imm:GenImm|                                  ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|imm:GenImm                                              ; imm                    ; work         ;
;       |memory_ROM:ROM|                              ; 71 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|memory_ROM:ROM                                          ; memory_ROM             ; work         ;
;          |single_port_rom:ROM_32bitD_programMemory| ; 71 (71)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|core_risc_v:core|memory_ROM:ROM|single_port_rom:ROM_32bitD_programMemory ; single_port_rom        ; work         ;
;    |single_port_ram:RAM_32bit_dataMemory|           ; 1088 (1088)         ; 3200 (3200)               ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|single_port_ram:RAM_32bit_dataMemory                                     ; single_port_ram        ; work         ;
;    |uart_in_out:uart_memory|                        ; 3 (2)               ; 75 (2)                    ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|uart_in_out:uart_memory                                                  ; uart_in_out            ; work         ;
;       |Register:rx_data_reg|                        ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|uart_in_out:uart_memory|Register:rx_data_reg                             ; Register               ; work         ;
;       |Register:rx_flag_reg|                        ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|uart_in_out:uart_memory|Register:rx_flag_reg                             ; Register               ; work         ;
;       |Register:tx_data_reg|                        ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|uart_in_out:uart_memory|Register:tx_data_reg                             ; Register               ; work         ;
;       |Register:tx_flag_reg|                        ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|uart_in_out:uart_memory|Register:tx_flag_reg                             ; Register               ; work         ;
;    |uart_shif_reg:uart_shift|                       ; 15 (15)             ; 38 (38)                   ; 0                 ; 0          ; 0    ; 0            ; |single_cycle_p2|uart_shif_reg:uart_shift                                                 ; uart_shif_reg          ; work         ;
+-----------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary    ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Two Independent 18x18             ; 1           ;
; Sum of two 18x18                  ; 1           ;
; Total number of DSP blocks        ; 2           ;
;                                   ;             ;
; Fixed Point Unsigned Multiplier   ; 2           ;
; Fixed Point Mixed Sign Multiplier ; 1           ;
+-----------------------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------+
; State Machine - |single_cycle_p2|UART_TX:TX|FSM_UART_tx:FSM_tx|Tx_state                                          ;
+--------------------+------------------+--------------------+------------------+----------------+-----------------+
; Name               ; Tx_state.WAIT_TX ; Tx_state.TX_BITS_T ; Tx_state.START_T ; Tx_state.INI_T ; Tx_state.STOP_T ;
+--------------------+------------------+--------------------+------------------+----------------+-----------------+
; Tx_state.INI_T     ; 0                ; 0                  ; 0                ; 0              ; 0               ;
; Tx_state.START_T   ; 0                ; 0                  ; 1                ; 1              ; 0               ;
; Tx_state.TX_BITS_T ; 0                ; 1                  ; 0                ; 1              ; 0               ;
; Tx_state.WAIT_TX   ; 1                ; 0                  ; 0                ; 1              ; 0               ;
; Tx_state.STOP_T    ; 0                ; 0                  ; 0                ; 1              ; 1               ;
+--------------------+------------------+--------------------+------------------+----------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |single_cycle_p2|UART_RX:RX|FSM_UART_Rx:FSM_Rx|Rx_state                                                                                               ;
+-------------------------+-------------------------+-----------------+--------------------+-------------------+--------------------+------------------+----------------+
; Name                    ; Rx_state.SAVE_RX_DATA_S ; Rx_state.STOP_S ; Rx_state.RX_WAIT_S ; Rx_state.SAMPLE_S ; Rx_state.RX_BITS_S ; Rx_state.START_S ; Rx_state.INI_S ;
+-------------------------+-------------------------+-----------------+--------------------+-------------------+--------------------+------------------+----------------+
; Rx_state.INI_S          ; 0                       ; 0               ; 0                  ; 0                 ; 0                  ; 0                ; 0              ;
; Rx_state.START_S        ; 0                       ; 0               ; 0                  ; 0                 ; 0                  ; 1                ; 1              ;
; Rx_state.RX_BITS_S      ; 0                       ; 0               ; 0                  ; 0                 ; 1                  ; 0                ; 1              ;
; Rx_state.SAMPLE_S       ; 0                       ; 0               ; 0                  ; 1                 ; 0                  ; 0                ; 1              ;
; Rx_state.RX_WAIT_S      ; 0                       ; 0               ; 1                  ; 0                 ; 0                  ; 0                ; 1              ;
; Rx_state.STOP_S         ; 0                       ; 1               ; 0                  ; 0                 ; 0                  ; 0                ; 1              ;
; Rx_state.SAVE_RX_DATA_S ; 1                       ; 0               ; 0                  ; 0                 ; 0                  ; 0                ; 1              ;
+-------------------------+-------------------------+-----------------+--------------------+-------------------+--------------------+------------------+----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------+
; State Machine - |single_cycle_p2|uart_shif_reg:uart_shift|Tx_shift                          ;
+--------------------+--------------------+---------------+------------------+----------------+
; Name               ; Tx_shift.END_SHIFT ; Tx_shift.SEND ; Tx_shift.SHIFT_8 ; Tx_shift.START ;
+--------------------+--------------------+---------------+------------------+----------------+
; Tx_shift.START     ; 0                  ; 0             ; 0                ; 0              ;
; Tx_shift.SHIFT_8   ; 0                  ; 0             ; 1                ; 1              ;
; Tx_shift.SEND      ; 0                  ; 1             ; 0                ; 1              ;
; Tx_shift.END_SHIFT ; 1                  ; 0             ; 0                ; 1              ;
+--------------------+--------------------+---------------+------------------+----------------+


+--------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                    ;
+----------------------------------------------------+--------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal      ; Free of Timing Hazards ;
+----------------------------------------------------+--------------------------+------------------------+
; Memory_map:maping|Sel[0]                           ; Memory_map:maping|Sel[0] ; yes                    ;
; Memory_map:maping|Sel[1]                           ; Memory_map:maping|Sel[0] ; yes                    ;
; Memory_map:maping|uart_rx_flag                     ; GND                      ; yes                    ;
; Number of user-specified and inferred latches = 3  ;                          ;                        ;
+----------------------------------------------------+--------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                             ;
+-------------------------------------------------------+----------------------------------------+
; Register name                                         ; Reason for Removal                     ;
+-------------------------------------------------------+----------------------------------------+
; uart_in_out:uart_memory|Register:rx_data_reg|Q[8..31] ; Stuck at GND due to stuck port data_in ;
; uart_in_out:uart_memory|Register:rx_flag_reg|Q[1..31] ; Stuck at GND due to stuck port data_in ;
; UART_TX:TX|FSM_UART_tx:FSM_tx|Tx_state~5              ; Lost fanout                            ;
; UART_TX:TX|FSM_UART_tx:FSM_tx|Tx_state~6              ; Lost fanout                            ;
; UART_RX:RX|FSM_UART_Rx:FSM_Rx|Rx_state~8              ; Lost fanout                            ;
; UART_RX:RX|FSM_UART_Rx:FSM_Rx|Rx_state~9              ; Lost fanout                            ;
; UART_RX:RX|FSM_UART_Rx:FSM_Rx|Rx_state~10             ; Lost fanout                            ;
; uart_shif_reg:uart_shift|Tx_shift~4                   ; Lost fanout                            ;
; uart_shif_reg:uart_shift|Tx_shift~5                   ; Lost fanout                            ;
; Total Number of Removed Registers = 62                ;                                        ;
+-------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4455  ;
; Number of registers using Synchronous Clear  ; 42    ;
; Number of registers using Synchronous Load   ; 24    ;
; Number of registers using Asynchronous Clear ; 1222  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 4372  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------+
; Inverted Register Statistics                                    ;
+-------------------------------------------------------+---------+
; Inverted Register                                     ; Fan out ;
+-------------------------------------------------------+---------+
; UART_TX:TX|shift_register:SR|FF_D_2enable:FF_[9].FF|q ; 1       ;
; UART_TX:TX|shift_register:SR|FF_D_2enable:FF_[8].FF|q ; 1       ;
; UART_TX:TX|shift_register:SR|FF_D_2enable:FF_[7].FF|q ; 1       ;
; UART_TX:TX|shift_register:SR|FF_D_2enable:FF_[6].FF|q ; 1       ;
; UART_TX:TX|shift_register:SR|FF_D_2enable:FF_[5].FF|q ; 1       ;
; core_risc_v:core|Register:PCReg|Q[22]                 ; 3       ;
; UART_TX:TX|shift_register:SR|FF_D_2enable:FF_[4].FF|q ; 1       ;
; UART_TX:TX|shift_register:SR|FF_D_2enable:FF_[3].FF|q ; 1       ;
; UART_TX:TX|shift_register:SR|FF_D_2enable:FF_[2].FF|q ; 1       ;
; UART_TX:TX|shift_register:SR|FF_D_2enable:FF_[1].FF|q ; 1       ;
; UART_TX:TX|shift_register:SR|FF_D_2enable:FF_[0].FF|q ; 1       ;
; Total number of inverted registers = 11               ;         ;
+-------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------+
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |single_cycle_p2|uart_shif_reg:uart_shift|shift_register[3]                                        ;
; 5:1                ; 24 bits   ; 72 LEs        ; 0 LEs                ; 72 LEs                 ; Yes        ; |single_cycle_p2|uart_shif_reg:uart_shift|shift_register[16]                                       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |single_cycle_p2|uart_shif_reg:uart_shift|cnt_pairs[1]                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |single_cycle_p2|UART_TX:TX|shift_register:SR|FF_D_2enable:FF_[5].FF|q                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |single_cycle_p2|core_risc_v:core|Control_unit_riscv:cu_riscV|riscv_FSM:FSM|Instr_state            ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |single_cycle_p2|core_risc_v:core|imm:GenImm|Mux2                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |single_cycle_p2|core_risc_v:core|imm:GenImm|Mux2                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |single_cycle_p2|core_risc_v:core|imm:GenImm|Mux29                                                 ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |single_cycle_p2|core_risc_v:core|imm:GenImm|Mux22                                                 ;
; 5:1                ; 24 bits   ; 72 LEs        ; 72 LEs               ; 0 LEs                  ; No         ; |single_cycle_p2|core_risc_v:core|Mux_4to1:data_pc_rd|Mux3                                         ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |single_cycle_p2|core_risc_v:core|Control_unit_riscv:cu_riscV|ALU_decoder:ALUControl|ALUcontrol[2] ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |single_cycle_p2|core_risc_v:core|Mux_4to1:data_pc_rd|Mux25                                        ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|MUX32input:rd2Out|Mux12                     ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|MUX32input:rd1Out|Mux13                     ;
; 17:1               ; 30 bits   ; 330 LEs       ; 180 LEs              ; 150 LEs                ; No         ; |single_cycle_p2|core_risc_v:core|ALU:ALU_Block|Mux21                                              ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |single_cycle_p2|core_risc_v:core|Control_unit_riscv:cu_riscV|riscv_FSM:FSM|Instr_state            ;
; 8:1                ; 5 bits    ; 25 LEs        ; 20 LEs               ; 5 LEs                  ; No         ; |single_cycle_p2|Memory_map:maping|ADDROut[8]                                                      ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; No         ; |single_cycle_p2|UART_RX:RX|FSM_UART_Rx:FSM_Rx|Selector5                                           ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |single_cycle_p2|UART_RX:RX|FSM_UART_Rx:FSM_Rx|Selector6                                           ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |single_cycle_p2|UART_RX:RX|FSM_UART_Rx:FSM_Rx|Selector4                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Source assignments for UART_RX:RX                       ;
+------------------------------+-------+------+-----------+
; Assignment                   ; Value ; From ; To        ;
+------------------------------+-------+------+-----------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Q_SR_w[7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Q_SR_w[7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Q_SR_w[6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Q_SR_w[6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Q_SR_w[5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Q_SR_w[5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Q_SR_w[4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Q_SR_w[4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Q_SR_w[3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Q_SR_w[3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Q_SR_w[2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Q_SR_w[2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Q_SR_w[1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Q_SR_w[1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Q_SR_w[0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Q_SR_w[0] ;
+------------------------------+-------+------+-----------+


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                       ;
; ADDR_WIDTH     ; 32    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|Register:PCReg ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|adder:PC_adder ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; LENGTH         ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|adder:PC_add_imm ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; LENGTH         ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|Mux_2to1:pc_adders ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; InLength       ; 32    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|memory_ROM:ROM ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                      ;
; ADDR_WIDTH     ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|memory_ROM:ROM|single_port_rom:ROM_32bitD_programMemory ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                               ;
; ADDR_WIDTH     ; 32    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|Mux_4to1:data_pc_rd ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; InLength       ; 32    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                            ;
; ADDR_WIDTH     ; 5     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                           ;
; ADDR_WIDTH     ; 5     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[0].R ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[1].R ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[2].R ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[3].R ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[4].R ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[5].R ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[6].R ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[7].R ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[8].R ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[9].R ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[10].R ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[11].R ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[12].R ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[13].R ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[14].R ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[15].R ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[16].R ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[17].R ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[18].R ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[19].R ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[20].R ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[21].R ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[22].R ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[23].R ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[24].R ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[25].R ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[26].R ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[27].R ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[28].R ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[29].R ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[30].R ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[31].R ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|Mux_2to1:src_B ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; InLength       ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_risc_v:core|ALU:ALU_Block ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; LENGTH         ; 32    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory_map:maping ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                        ;
; ADDR_WIDTH     ; 32    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory_map:maping|Mux_4to1:map_mem_data ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; InLength       ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_in_out:uart_memory|Mux_2to1:flags ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; InLength       ; 32    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_in_out:uart_memory|Mux_2to1:datas ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; InLength       ; 32    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_in_out:uart_memory|Register:rx_flag_reg ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_in_out:uart_memory|Register:rx_data_reg ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_in_out:uart_memory|Register:tx_flag_reg ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_in_out:uart_memory|Register:tx_data_reg ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO_in_out:GPIO|Register:InReg ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO_in_out:GPIO|Register:OutReg ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: single_port_ram:RAM_32bit_dataMemory ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                           ;
; ADDR_WIDTH     ; 32    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_RX:RX|Shift_Register_R_Param:shift_reg ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; width          ; 9     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_RX:RX|Reg_Param:rx_Data_Reg_i ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; width          ; 8     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_RX:RX|Bit_Rate_Pulse:BR_pulse ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; delay_counts   ; 5208  ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_RX:RX|Counter_Param:Counter_bits ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 4     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TX:TX|Bit_Rate_Pulse:BR_pulse_tx ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; delay_counts   ; 5208  ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TX:TX|Counter_Param:Counter_bits_tx ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_TX:TX|shift_register:SR|FF_D_2enable:FF_[0].FF" ;
+------+-------+----------+-------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                               ;
+------+-------+----------+-------------------------------------------------------+
; d1   ; Input ; Info     ; Stuck at VCC                                          ;
+------+-------+----------+-------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "UART_TX:TX|shift_register:SR" ;
+-------+-------+----------+-------------------------------+
; Port  ; Type  ; Severity ; Details                       ;
+-------+-------+----------+-------------------------------+
; Sw[0] ; Input ; Info     ; Stuck at GND                  ;
+-------+-------+----------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_TX:TX|Bit_Rate_Pulse:BR_pulse_tx"                                                                            ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; end_half_time ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "UART_RX:RX|Bit_Rate_Pulse:BR_pulse" ;
+--------+-------+----------+------------------------------------+
; Port   ; Type  ; Severity ; Details                            ;
+--------+-------+----------+------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                       ;
+--------+-------+----------+------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_RX:RX|Shift_Register_R_Param:shift_reg"                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Q[8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "GPIO_in_out:GPIO|Register:OutReg"                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; dafault_D ; Input  ; Info     ; Stuck at GND                                                                        ;
; Q[31..8]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "GPIO_in_out:GPIO|Register:InReg" ;
+-----------+-------+----------+------------------------------+
; Port      ; Type  ; Severity ; Details                      ;
+-----------+-------+----------+------------------------------+
; D[31..8]  ; Input ; Info     ; Stuck at GND                 ;
; dafault_D ; Input ; Info     ; Stuck at GND                 ;
; en        ; Input ; Info     ; Stuck at VCC                 ;
+-----------+-------+----------+------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "GPIO_in_out:GPIO"          ;
+----------+--------+----------+------------------------+
; Port     ; Type   ; Severity ; Details                ;
+----------+--------+----------+------------------------+
; PORT_IN  ; Input  ; Info     ; Explicitly unconnected ;
; PORT_OUT ; Output ; Info     ; Explicitly unconnected ;
+----------+--------+----------+------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_in_out:uart_memory|Register:tx_data_reg" ;
+-----------+-------+----------+-------------------------------------------+
; Port      ; Type  ; Severity ; Details                                   ;
+-----------+-------+----------+-------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                              ;
+-----------+-------+----------+-------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_in_out:uart_memory|Register:tx_flag_reg" ;
+-----------+-------+----------+-------------------------------------------+
; Port      ; Type  ; Severity ; Details                                   ;
+-----------+-------+----------+-------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                              ;
+-----------+-------+----------+-------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_in_out:uart_memory|Register:rx_data_reg" ;
+-----------+-------+----------+-------------------------------------------+
; Port      ; Type  ; Severity ; Details                                   ;
+-----------+-------+----------+-------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                              ;
+-----------+-------+----------+-------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_in_out:uart_memory|Register:rx_flag_reg" ;
+-----------+-------+----------+-------------------------------------------+
; Port      ; Type  ; Severity ; Details                                   ;
+-----------+-------+----------+-------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                              ;
+-----------+-------+----------+-------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "uart_in_out:uart_memory|Mux_2to1:datas" ;
+----------+-------+----------+--------------------------------------+
; Port     ; Type  ; Severity ; Details                              ;
+----------+-------+----------+--------------------------------------+
; A[31..8] ; Input ; Info     ; Stuck at GND                         ;
; B        ; Input ; Info     ; Stuck at GND                         ;
+----------+-------+----------+--------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "uart_in_out:uart_memory|Mux_2to1:flags" ;
+----------+-------+----------+--------------------------------------+
; Port     ; Type  ; Severity ; Details                              ;
+----------+-------+----------+--------------------------------------+
; A[31..1] ; Input ; Info     ; Stuck at GND                         ;
; A[0]     ; Input ; Info     ; Stuck at VCC                         ;
; B        ; Input ; Info     ; Stuck at GND                         ;
+----------+-------+----------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|Control_unit_riscv:cu_riscV"                                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; IorD     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; IRWrite  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; PCSrc    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ALUOutEn ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ALUSrcB1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ALUSrcA1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|ALU:ALU_Block"                                                                                                                     ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                     ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; B            ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "B[31..1]" will be connected to GND. ;
; negativeflag ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|Mux_2to1:src_B"                                                                                       ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Sel  ; Input  ; Info     ; Explicitly unconnected                                                                                                 ;
; s    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "s[31..1]" have no fanouts ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|imm:GenImm"                                                          ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Doutm4 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[31].R" ;
+-----------+-------+----------+--------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                            ;
+-----------+-------+----------+--------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                       ;
+-----------+-------+----------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[30].R" ;
+-----------+-------+----------+--------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                            ;
+-----------+-------+----------+--------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                       ;
+-----------+-------+----------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[29].R" ;
+-----------+-------+----------+--------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                            ;
+-----------+-------+----------+--------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                       ;
+-----------+-------+----------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[28].R" ;
+-----------+-------+----------+--------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                            ;
+-----------+-------+----------+--------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                       ;
+-----------+-------+----------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[27].R" ;
+-----------+-------+----------+--------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                            ;
+-----------+-------+----------+--------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                       ;
+-----------+-------+----------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[26].R" ;
+-----------+-------+----------+--------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                            ;
+-----------+-------+----------+--------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                       ;
+-----------+-------+----------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[25].R" ;
+-----------+-------+----------+--------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                            ;
+-----------+-------+----------+--------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                       ;
+-----------+-------+----------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[24].R" ;
+-----------+-------+----------+--------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                            ;
+-----------+-------+----------+--------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                       ;
+-----------+-------+----------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[23].R" ;
+-----------+-------+----------+--------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                            ;
+-----------+-------+----------+--------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                       ;
+-----------+-------+----------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[22].R" ;
+-----------+-------+----------+--------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                            ;
+-----------+-------+----------+--------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                       ;
+-----------+-------+----------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[21].R" ;
+-----------+-------+----------+--------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                            ;
+-----------+-------+----------+--------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                       ;
+-----------+-------+----------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[20].R" ;
+-----------+-------+----------+--------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                            ;
+-----------+-------+----------+--------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                       ;
+-----------+-------+----------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[19].R" ;
+-----------+-------+----------+--------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                            ;
+-----------+-------+----------+--------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                       ;
+-----------+-------+----------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[18].R" ;
+-----------+-------+----------+--------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                            ;
+-----------+-------+----------+--------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                       ;
+-----------+-------+----------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[17].R" ;
+-----------+-------+----------+--------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                            ;
+-----------+-------+----------+--------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                       ;
+-----------+-------+----------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[16].R" ;
+-----------+-------+----------+--------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                            ;
+-----------+-------+----------+--------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                       ;
+-----------+-------+----------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[15].R" ;
+-----------+-------+----------+--------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                            ;
+-----------+-------+----------+--------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                       ;
+-----------+-------+----------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[14].R" ;
+-----------+-------+----------+--------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                            ;
+-----------+-------+----------+--------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                       ;
+-----------+-------+----------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[13].R" ;
+-----------+-------+----------+--------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                            ;
+-----------+-------+----------+--------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                       ;
+-----------+-------+----------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[12].R" ;
+-----------+-------+----------+--------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                            ;
+-----------+-------+----------+--------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                       ;
+-----------+-------+----------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[11].R" ;
+-----------+-------+----------+--------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                            ;
+-----------+-------+----------+--------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                       ;
+-----------+-------+----------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[10].R" ;
+-----------+-------+----------+--------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                            ;
+-----------+-------+----------+--------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                       ;
+-----------+-------+----------+--------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[9].R" ;
+-----------+-------+----------+-------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                           ;
+-----------+-------+----------+-------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                      ;
+-----------+-------+----------+-------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[8].R" ;
+-----------+-------+----------+-------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                           ;
+-----------+-------+----------+-------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                      ;
+-----------+-------+----------+-------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[7].R" ;
+-----------+-------+----------+-------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                           ;
+-----------+-------+----------+-------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                      ;
+-----------+-------+----------+-------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[6].R" ;
+-----------+-------+----------+-------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                           ;
+-----------+-------+----------+-------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                      ;
+-----------+-------+----------+-------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[5].R" ;
+-----------+-------+----------+-------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                           ;
+-----------+-------+----------+-------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                      ;
+-----------+-------+----------+-------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[4].R" ;
+-----------+-------+----------+-------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                           ;
+-----------+-------+----------+-------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                      ;
+-----------+-------+----------+-------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[3].R" ;
+-----------+-------+----------+-------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                           ;
+-----------+-------+----------+-------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                      ;
+-----------+-------+----------+-------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[2].R" ;
+-----------+-------+----------+-------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                           ;
+-----------+-------+----------+-------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                      ;
+-----------+-------+----------+-------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[1].R" ;
+-----------+-------+----------+-------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                           ;
+-----------+-------+----------+-------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                      ;
+-----------+-------+----------+-------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[0].R" ;
+-----------+-------+----------+-------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                           ;
+-----------+-------+----------+-------------------------------------------------------------------+
; dafault_D ; Input ; Info     ; Stuck at GND                                                      ;
+-----------+-------+----------+-------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|adder:PC_adder" ;
+----------+-------+----------+-------------------------------+
; Port     ; Type  ; Severity ; Details                       ;
+----------+-------+----------+-------------------------------+
; B[31..3] ; Input ; Info     ; Stuck at GND                  ;
; B[1..0]  ; Input ; Info     ; Stuck at GND                  ;
; B[2]     ; Input ; Info     ; Stuck at VCC                  ;
+----------+-------+----------+-------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core|Register:PCReg" ;
+-------------------+-------+----------+----------------------+
; Port              ; Type  ; Severity ; Details              ;
+-------------------+-------+----------+----------------------+
; dafault_D[31..23] ; Input ; Info     ; Stuck at GND         ;
; dafault_D[21..0]  ; Input ; Info     ; Stuck at GND         ;
; dafault_D[22]     ; Input ; Info     ; Stuck at VCC         ;
; en                ; Input ; Info     ; Stuck at VCC         ;
+-------------------+-------+----------+----------------------+


+----------------------------------------------+
; Port Connectivity Checks: "core_risc_v:core" ;
+------+-------+----------+--------------------+
; Port ; Type  ; Severity ; Details            ;
+------+-------+----------+--------------------+
; en   ; Input ; Info     ; Stuck at VCC       ;
+------+-------+----------+--------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 4455                        ;
;     CLR               ; 70                          ;
;     CLR SCLR          ; 13                          ;
;     ENA               ; 3201                        ;
;     ENA CLR           ; 1118                        ;
;     ENA CLR SCLR      ; 21                          ;
;     ENA SCLR          ; 8                           ;
;     ENA SLD           ; 24                          ;
; arriav_lcell_comb     ; 2678                        ;
;     arith             ; 187                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 56                          ;
;         2 data inputs ; 23                          ;
;         3 data inputs ; 19                          ;
;         4 data inputs ; 62                          ;
;         5 data inputs ; 26                          ;
;     extend            ; 774                         ;
;         7 data inputs ; 774                         ;
;     normal            ; 1717                        ;
;         1 data inputs ; 11                          ;
;         2 data inputs ; 160                         ;
;         3 data inputs ; 145                         ;
;         4 data inputs ; 177                         ;
;         5 data inputs ; 201                         ;
;         6 data inputs ; 1023                        ;
; arriav_mac            ; 2                           ;
; boundary_port         ; 4                           ;
;                       ;                             ;
; Max LUT depth         ; 20.10                       ;
; Average LUT depth     ; 10.10                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:10     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition
    Info: Processing started: Wed Apr  5 22:46:46 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off single_cycle_p2 -c single_cycle_p2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /desi/d_procesadores/dm_single_cycle_p2/src/single_cycle_p2.v
    Info (12023): Found entity 1: single_cycle_p2 File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/single_cycle_p2.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /desi/d_procesadores/dm_single_cycle_p2/src/core_risc_v.v
    Info (12023): Found entity 1: core_risc_v File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/core_risc_v.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /desi/d_procesadores/dm_single_cycle_p2/src/alu/alu.v
    Info (12023): Found entity 1: ALU File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/ALU/ALU.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file /desi/d_procesadores/dm_single_cycle_p2/src/uart/uart_tx.v
    Info (12023): Found entity 1: UART_TX File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/uart/UART_TX.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file /desi/d_procesadores/dm_single_cycle_p2/src/uart/uart_shif_reg.v
    Info (12023): Found entity 1: uart_shif_reg File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/uart/uart_shif_reg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /desi/d_procesadores/dm_single_cycle_p2/src/uart/uart_rx.v
    Info (12023): Found entity 1: UART_RX File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/uart/UART_RX.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /desi/d_procesadores/dm_single_cycle_p2/src/uart/uart_in_out.v
    Info (12023): Found entity 1: uart_in_out File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/uart/uart_in_out.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /desi/d_procesadores/dm_single_cycle_p2/src/uart/shift_register_r_param.v
    Info (12023): Found entity 1: Shift_Register_R_Param File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/uart/Shift_Register_R_Param.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /desi/d_procesadores/dm_single_cycle_p2/src/uart/shift_register.v
    Info (12023): Found entity 1: shift_register File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/uart/shift_register.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /desi/d_procesadores/dm_single_cycle_p2/src/uart/reg_param.v
    Info (12023): Found entity 1: Reg_Param File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/uart/Reg_Param.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /desi/d_procesadores/dm_single_cycle_p2/src/uart/heard_bit.v
    Info (12023): Found entity 1: Heard_Bit File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/uart/Heard_Bit.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /desi/d_procesadores/dm_single_cycle_p2/src/uart/fsm_uart_tx.v
    Info (12023): Found entity 1: FSM_UART_tx File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/uart/FSM_UART_tx.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /desi/d_procesadores/dm_single_cycle_p2/src/uart/fsm_uart_rx.v
    Info (12023): Found entity 1: FSM_UART_Rx File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/uart/FSM_UART_Rx.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /desi/d_procesadores/dm_single_cycle_p2/src/uart/ff_d_enable.v
    Info (12023): Found entity 1: FF_D_enable File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/uart/FF_D_enable.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /desi/d_procesadores/dm_single_cycle_p2/src/uart/ff_d_2enable.v
    Info (12023): Found entity 1: FF_D_2enable File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/uart/FF_D_2enable.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /desi/d_procesadores/dm_single_cycle_p2/src/uart/decoder_bin_hex_7seg.v
    Info (12023): Found entity 1: decoder_bin_hex_7seg File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/uart/decoder_bin_hex_7seg.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /desi/d_procesadores/dm_single_cycle_p2/src/uart/counter_param.v
    Info (12023): Found entity 1: Counter_Param File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/uart/Counter_Param.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /desi/d_procesadores/dm_single_cycle_p2/src/uart/bit_rate_pulse.v
    Info (12023): Found entity 1: Bit_Rate_Pulse File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/uart/Bit_Rate_Pulse.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /desi/d_procesadores/dm_single_cycle_p2/src/single_port_rom/single_port_rom.v
    Info (12023): Found entity 1: single_port_rom File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/Single_port_ROM/single_port_rom.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /desi/d_procesadores/dm_single_cycle_p2/src/single_port_ram/single_port_ram.v
    Info (12023): Found entity 1: single_port_ram File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/Single_port_RAM/single_port_ram.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file /desi/d_procesadores/dm_single_cycle_p2/src/single_port_ram/memory_map.v
    Info (12023): Found entity 1: Memory_map File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/Single_port_RAM/Memory_map.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /desi/d_procesadores/dm_single_cycle_p2/src/single_port_ram/gpio_in_out.v
    Info (12023): Found entity 1: GPIO_in_out File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/Single_port_RAM/GPIO_in_out.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /desi/d_procesadores/dm_single_cycle_p2/src/signextend/imm.v
    Info (12023): Found entity 1: imm File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/SignExtend/imm.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /desi/d_procesadores/dm_single_cycle_p2/src/registerfile/writecontrol.v
    Info (12023): Found entity 1: WriteControl File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/RegisterFile/WriteControl.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /desi/d_procesadores/dm_single_cycle_p2/src/registerfile/registers.v
    Info (12023): Found entity 1: Registers File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/RegisterFile/Registers.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /desi/d_procesadores/dm_single_cycle_p2/src/registerfile/registerfile.v
    Info (12023): Found entity 1: RegisterFile File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/RegisterFile/RegisterFile.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /desi/d_procesadores/dm_single_cycle_p2/src/registerfile/register.v
    Info (12023): Found entity 1: Register File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/RegisterFile/Register.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /desi/d_procesadores/dm_single_cycle_p2/src/registerfile/mux32input.v
    Info (12023): Found entity 1: MUX32input File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/RegisterFile/MUX32input.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file /desi/d_procesadores/dm_single_cycle_p2/src/muxs/mux_4to1.v
    Info (12023): Found entity 1: Mux_4to1 File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/Muxs/Mux_4to1.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file /desi/d_procesadores/dm_single_cycle_p2/src/muxs/mux_2to1.v
    Info (12023): Found entity 1: Mux_2to1 File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/Muxs/Mux_2to1.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file /desi/d_procesadores/dm_single_cycle_p2/src/fsm/riscv_fsm.v
    Info (12023): Found entity 1: riscv_FSM File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/FSM/riscv_FSM.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /desi/d_procesadores/dm_single_cycle_p2/src/fsm/control_unit_riscv.v
    Info (12023): Found entity 1: Control_unit_riscv File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/FSM/Control_unit_riscv.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /desi/d_procesadores/dm_single_cycle_p2/src/fsm/control_unit.v
    Info (12023): Found entity 1: Control_Unit File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/FSM/Control_Unit.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file /desi/d_procesadores/dm_single_cycle_p2/src/fsm/alu_decoder.v
    Info (12023): Found entity 1: ALU_decoder File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/FSM/ALU_decoder.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /desi/d_procesadores/dm_single_cycle_p2/src/alu/adder.v
    Info (12023): Found entity 1: adder File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/ALU/adder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /desi/d_procesadores/dm_single_cycle_p2/src/single_port_rom/memory_rom.v
    Info (12023): Found entity 1: memory_ROM File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/Single_port_ROM/memory_ROM.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at core_risc_v.v(116): created implicit net for "Data_B" File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/core_risc_v.v Line: 116
Info (12127): Elaborating entity "single_cycle_p2" for the top level hierarchy
Info (12128): Elaborating entity "uart_shif_reg" for hierarchy "uart_shif_reg:uart_shift" File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/single_cycle_p2.v Line: 44
Info (12128): Elaborating entity "core_risc_v" for hierarchy "core_risc_v:core" File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/single_cycle_p2.v Line: 54
Info (12128): Elaborating entity "Register" for hierarchy "core_risc_v:core|Register:PCReg" File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/core_risc_v.v Line: 33
Info (12128): Elaborating entity "adder" for hierarchy "core_risc_v:core|adder:PC_adder" File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/core_risc_v.v Line: 43
Warning (10036): Verilog HDL or VHDL warning at adder.v(9): object "UnnA" assigned a value but never read File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/ALU/adder.v Line: 9
Warning (10036): Verilog HDL or VHDL warning at adder.v(9): object "UnnB" assigned a value but never read File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/ALU/adder.v Line: 9
Info (12128): Elaborating entity "Mux_2to1" for hierarchy "core_risc_v:core|Mux_2to1:pc_adders" File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/core_risc_v.v Line: 64
Info (12128): Elaborating entity "memory_ROM" for hierarchy "core_risc_v:core|memory_ROM:ROM" File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/core_risc_v.v Line: 72
Info (12128): Elaborating entity "single_port_rom" for hierarchy "core_risc_v:core|memory_ROM:ROM|single_port_rom:ROM_32bitD_programMemory" File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/Single_port_ROM/memory_ROM.v Line: 21
Warning (10850): Verilog HDL warning at single_port_rom.v(15): number of words (36) in memory file does not match the number of elements in the address range [0:99] File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/Single_port_ROM/single_port_rom.v Line: 15
Warning (10030): Net "rom.data_a" at single_port_rom.v(8) has no driver or initial value, using a default initial value '0' File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/Single_port_ROM/single_port_rom.v Line: 8
Warning (10030): Net "rom.waddr_a" at single_port_rom.v(8) has no driver or initial value, using a default initial value '0' File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/Single_port_ROM/single_port_rom.v Line: 8
Warning (10030): Net "rom.we_a" at single_port_rom.v(8) has no driver or initial value, using a default initial value '0' File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/Single_port_ROM/single_port_rom.v Line: 8
Info (12128): Elaborating entity "Mux_4to1" for hierarchy "core_risc_v:core|Mux_4to1:data_pc_rd" File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/core_risc_v.v Line: 86
Info (12128): Elaborating entity "RegisterFile" for hierarchy "core_risc_v:core|RegisterFile:RegFile" File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/core_risc_v.v Line: 100
Info (12128): Elaborating entity "WriteControl" for hierarchy "core_risc_v:core|RegisterFile:RegFile|WriteControl:WC_32_regs" File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/RegisterFile/RegisterFile.v Line: 61
Info (12128): Elaborating entity "Registers" for hierarchy "core_risc_v:core|RegisterFile:RegFile|Registers:Regs" File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/RegisterFile/RegisterFile.v Line: 132
Info (12128): Elaborating entity "Register" for hierarchy "core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[0].R" File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/RegisterFile/Registers.v Line: 161
Info (12128): Elaborating entity "MUX32input" for hierarchy "core_risc_v:core|RegisterFile:RegFile|MUX32input:rd1Out" File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/RegisterFile/RegisterFile.v Line: 170
Info (12128): Elaborating entity "imm" for hierarchy "core_risc_v:core|imm:GenImm" File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/core_risc_v.v Line: 110
Info (12128): Elaborating entity "ALU" for hierarchy "core_risc_v:core|ALU:ALU_Block" File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/core_risc_v.v Line: 132
Warning (10764): Verilog HDL warning at ALU.v(51): converting signed shift amount to unsigned File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/ALU/ALU.v Line: 51
Info (12128): Elaborating entity "Control_unit_riscv" for hierarchy "core_risc_v:core|Control_unit_riscv:cu_riscV" File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/core_risc_v.v Line: 155
Info (12128): Elaborating entity "riscv_FSM" for hierarchy "core_risc_v:core|Control_unit_riscv:cu_riscV|riscv_FSM:FSM" File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/FSM/Control_unit_riscv.v Line: 42
Warning (10272): Verilog HDL Case Statement warning at riscv_FSM.v(93): case item expression covers a value already covered by a previous case item File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/FSM/riscv_FSM.v Line: 93
Info (10018): Can't recognize finite state machine "Instr_state" because it has a complex reset state
Info (12128): Elaborating entity "ALU_decoder" for hierarchy "core_risc_v:core|Control_unit_riscv:cu_riscV|ALU_decoder:ALUControl" File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/FSM/Control_unit_riscv.v Line: 51
Info (12128): Elaborating entity "Memory_map" for hierarchy "Memory_map:maping" File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/single_cycle_p2.v Line: 73
Warning (10240): Verilog HDL Always Construct warning at Memory_map.v(22): inferring latch(es) for variable "uart_rx_flag", which holds its previous value in one or more paths through the always construct File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/Single_port_RAM/Memory_map.v Line: 22
Warning (10240): Verilog HDL Always Construct warning at Memory_map.v(22): inferring latch(es) for variable "Sel", which holds its previous value in one or more paths through the always construct File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/Single_port_RAM/Memory_map.v Line: 22
Info (10041): Inferred latch for "Sel[0]" at Memory_map.v(31) File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/Single_port_RAM/Memory_map.v Line: 31
Info (10041): Inferred latch for "Sel[1]" at Memory_map.v(31) File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/Single_port_RAM/Memory_map.v Line: 31
Info (10041): Inferred latch for "uart_rx_flag" at Memory_map.v(31) File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/Single_port_RAM/Memory_map.v Line: 31
Info (12128): Elaborating entity "uart_in_out" for hierarchy "uart_in_out:uart_memory" File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/single_cycle_p2.v Line: 82
Info (12128): Elaborating entity "GPIO_in_out" for hierarchy "GPIO_in_out:GPIO" File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/single_cycle_p2.v Line: 92
Info (12128): Elaborating entity "single_port_ram" for hierarchy "single_port_ram:RAM_32bit_dataMemory" File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/single_cycle_p2.v Line: 104
Info (12128): Elaborating entity "UART_RX" for hierarchy "UART_RX:RX" File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/single_cycle_p2.v Line: 111
Info (12128): Elaborating entity "Shift_Register_R_Param" for hierarchy "UART_RX:RX|Shift_Register_R_Param:shift_reg" File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/uart/UART_RX.v Line: 24
Info (12128): Elaborating entity "Reg_Param" for hierarchy "UART_RX:RX|Reg_Param:rx_Data_Reg_i" File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/uart/UART_RX.v Line: 28
Info (12128): Elaborating entity "Bit_Rate_Pulse" for hierarchy "UART_RX:RX|Bit_Rate_Pulse:BR_pulse" File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/uart/UART_RX.v Line: 35
Info (12128): Elaborating entity "FSM_UART_Rx" for hierarchy "UART_RX:RX|FSM_UART_Rx:FSM_Rx" File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/uart/UART_RX.v Line: 40
Info (12128): Elaborating entity "Counter_Param" for hierarchy "UART_RX:RX|Counter_Param:Counter_bits" File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/uart/UART_RX.v Line: 42
Info (12128): Elaborating entity "UART_TX" for hierarchy "UART_TX:TX" File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/single_cycle_p2.v Line: 121
Info (12128): Elaborating entity "FSM_UART_tx" for hierarchy "UART_TX:TX|FSM_UART_tx:FSM_tx" File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/uart/UART_TX.v Line: 53
Info (12128): Elaborating entity "shift_register" for hierarchy "UART_TX:TX|shift_register:SR" File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/uart/UART_TX.v Line: 66
Info (12128): Elaborating entity "FF_D_2enable" for hierarchy "UART_TX:TX|shift_register:SR|FF_D_2enable:FF_[0].FF" File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/uart/shift_register.v Line: 26
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276007): RAM logic "single_port_ram:RAM_32bit_dataMemory|ram" is uninferred due to asynchronous read logic File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/Single_port_RAM/single_port_ram.v Line: 21
    Info (276004): RAM logic "core_risc_v:core|memory_ROM:ROM|single_port_rom:ROM_32bitD_programMemory|rom" is uninferred due to inappropriate RAM size File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/Single_port_ROM/single_port_rom.v Line: 8
Critical Warning (127005): Memory depth (128) in the design file differs from memory depth (100) in the Memory Initialization File "C:/desi/D_Procesadores/DM_single_cycle_p2/proj_quartus/db/single_cycle_p2.ram0_single_port_rom_aa4c3bdd.hdl.mif" -- setting initial value for remaining addresses to 0
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/desi/D_Procesadores/DM_single_cycle_p2/proj_quartus/db/single_cycle_p2.ram0_single_port_rom_aa4c3bdd.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch Memory_map:maping|Sel[0] has unsafe behavior File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/Single_port_RAM/Memory_map.v Line: 31
    Warning (13013): Ports ENA and PRE on the latch are fed by the same signal core_risc_v:core|Register:PCReg|Q[8] File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/RegisterFile/Register.v Line: 24
Warning (13012): Latch Memory_map:maping|Sel[1] has unsafe behavior File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/Single_port_RAM/Memory_map.v Line: 31
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core_risc_v:core|Control_unit_riscv:cu_riscV|riscv_FSM:FSM|Instr_state.BRANCH File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/FSM/riscv_FSM.v Line: 30
    Warning (13013): Ports ENA and PRE on the latch are fed by the same signal core_risc_v:core|Register:PCReg|Q[8] File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/RegisterFile/Register.v Line: 24
Info (13000): Registers with preset signals will power-up high File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/RegisterFile/Register.v Line: 24
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "core_risc_v:core|Control_unit_riscv:cu_riscV|riscv_FSM:FSM|Instr_state.MEM_WRITE" is converted into an equivalent circuit using register "core_risc_v:core|Control_unit_riscv:cu_riscV|riscv_FSM:FSM|Instr_state.MEM_WRITE~_emulated" and latch "core_risc_v:core|Control_unit_riscv:cu_riscV|riscv_FSM:FSM|Instr_state.MEM_WRITE~1" File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/FSM/riscv_FSM.v Line: 30
    Warning (13310): Register "core_risc_v:core|Control_unit_riscv:cu_riscV|riscv_FSM:FSM|Instr_state.BRANCH" is converted into an equivalent circuit using register "core_risc_v:core|Control_unit_riscv:cu_riscV|riscv_FSM:FSM|Instr_state.BRANCH~_emulated" and latch "core_risc_v:core|Control_unit_riscv:cu_riscV|riscv_FSM:FSM|Instr_state.BRANCH~1" File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/FSM/riscv_FSM.v Line: 30
    Warning (13310): Register "core_risc_v:core|Control_unit_riscv:cu_riscV|riscv_FSM:FSM|Instr_state.EXECUTE" is converted into an equivalent circuit using register "core_risc_v:core|Control_unit_riscv:cu_riscV|riscv_FSM:FSM|Instr_state.EXECUTE~_emulated" and latch "core_risc_v:core|Control_unit_riscv:cu_riscV|riscv_FSM:FSM|Instr_state.EXECUTE~1" File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/FSM/riscv_FSM.v Line: 30
    Warning (13310): Register "core_risc_v:core|Control_unit_riscv:cu_riscV|riscv_FSM:FSM|Instr_state.ALU_WR_BACK" is converted into an equivalent circuit using register "core_risc_v:core|Control_unit_riscv:cu_riscV|riscv_FSM:FSM|Instr_state.ALU_WR_BACK~_emulated" and latch "core_risc_v:core|Control_unit_riscv:cu_riscV|riscv_FSM:FSM|Instr_state.ALU_WR_BACK~1" File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/FSM/riscv_FSM.v Line: 30
    Warning (13310): Register "core_risc_v:core|Control_unit_riscv:cu_riscV|riscv_FSM:FSM|Instr_state.I_EXECUTE" is converted into an equivalent circuit using register "core_risc_v:core|Control_unit_riscv:cu_riscV|riscv_FSM:FSM|Instr_state.I_EXECUTE~_emulated" and latch "core_risc_v:core|Control_unit_riscv:cu_riscV|riscv_FSM:FSM|Instr_state.I_EXECUTE~1" File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/FSM/riscv_FSM.v Line: 30
    Warning (13310): Register "core_risc_v:core|Control_unit_riscv:cu_riscV|riscv_FSM:FSM|Instr_state.JAL_R" is converted into an equivalent circuit using register "core_risc_v:core|Control_unit_riscv:cu_riscV|riscv_FSM:FSM|Instr_state.JAL_R~_emulated" and latch "core_risc_v:core|Control_unit_riscv:cu_riscV|riscv_FSM:FSM|Instr_state.JAL_R~1" File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/FSM/riscv_FSM.v Line: 30
    Warning (13310): Register "core_risc_v:core|Control_unit_riscv:cu_riscV|riscv_FSM:FSM|Instr_state.IMM_WR_BACK" is converted into an equivalent circuit using register "core_risc_v:core|Control_unit_riscv:cu_riscV|riscv_FSM:FSM|Instr_state.IMM_WR_BACK~_emulated" and latch "core_risc_v:core|Control_unit_riscv:cu_riscV|riscv_FSM:FSM|Instr_state.IMM_WR_BACK~1" File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/FSM/riscv_FSM.v Line: 30
    Warning (13310): Register "core_risc_v:core|Control_unit_riscv:cu_riscV|riscv_FSM:FSM|Instr_state.MEM_WR_BACK" is converted into an equivalent circuit using register "core_risc_v:core|Control_unit_riscv:cu_riscV|riscv_FSM:FSM|Instr_state.MEM_WR_BACK~_emulated" and latch "core_risc_v:core|Control_unit_riscv:cu_riscV|riscv_FSM:FSM|Instr_state.MEM_WR_BACK~1" File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/FSM/riscv_FSM.v Line: 30
    Warning (13310): Register "core_risc_v:core|Control_unit_riscv:cu_riscV|riscv_FSM:FSM|Instr_state.FETCH" is converted into an equivalent circuit using register "core_risc_v:core|Control_unit_riscv:cu_riscV|riscv_FSM:FSM|Instr_state.FETCH~_emulated" and latch "core_risc_v:core|Control_unit_riscv:cu_riscV|riscv_FSM:FSM|Instr_state.FETCH~1" File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/FSM/riscv_FSM.v Line: 30
    Warning (13310): Register "core_risc_v:core|Control_unit_riscv:cu_riscV|riscv_FSM:FSM|Instr_state.HALT" is converted into an equivalent circuit using register "core_risc_v:core|Control_unit_riscv:cu_riscV|riscv_FSM:FSM|Instr_state.HALT~_emulated" and latch "core_risc_v:core|Control_unit_riscv:cu_riscV|riscv_FSM:FSM|Instr_state.HALT~1" File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/FSM/riscv_FSM.v Line: 30
    Warning (13310): Register "core_risc_v:core|Control_unit_riscv:cu_riscV|riscv_FSM:FSM|Instr_state.DECODE" is converted into an equivalent circuit using register "core_risc_v:core|Control_unit_riscv:cu_riscV|riscv_FSM:FSM|Instr_state.DECODE~_emulated" and latch "core_risc_v:core|Control_unit_riscv:cu_riscV|riscv_FSM:FSM|Instr_state.DECODE~1" File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/FSM/riscv_FSM.v Line: 30
    Warning (13310): Register "core_risc_v:core|Control_unit_riscv:cu_riscV|riscv_FSM:FSM|Instr_state.MEM_ADDR" is converted into an equivalent circuit using register "core_risc_v:core|Control_unit_riscv:cu_riscV|riscv_FSM:FSM|Instr_state.MEM_ADDR~_emulated" and latch "core_risc_v:core|Control_unit_riscv:cu_riscV|riscv_FSM:FSM|Instr_state.MEM_ADDR~1" File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/FSM/riscv_FSM.v Line: 30
    Warning (13310): Register "core_risc_v:core|Control_unit_riscv:cu_riscV|riscv_FSM:FSM|Instr_state.MEM_READ" is converted into an equivalent circuit using register "core_risc_v:core|Control_unit_riscv:cu_riscV|riscv_FSM:FSM|Instr_state.MEM_READ~_emulated" and latch "core_risc_v:core|Control_unit_riscv:cu_riscV|riscv_FSM:FSM|Instr_state.MEM_READ~1" File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/FSM/riscv_FSM.v Line: 30
Info (286030): Timing-Driven Synthesis is running
Info (17049): 7 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "UART_RX:RX|Q_SR_w[2]" File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/uart/UART_RX.v Line: 18
    Info (17048): Logic cell "UART_RX:RX|Q_SR_w[0]" File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/uart/UART_RX.v Line: 18
    Info (17048): Logic cell "UART_RX:RX|Q_SR_w[3]" File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/uart/UART_RX.v Line: 18
    Info (17048): Logic cell "UART_RX:RX|Q_SR_w[1]" File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/uart/UART_RX.v Line: 18
    Info (17048): Logic cell "UART_RX:RX|Q_SR_w[4]" File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/uart/UART_RX.v Line: 18
    Info (17048): Logic cell "UART_RX:RX|Q_SR_w[5]" File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/uart/UART_RX.v Line: 18
    Info (17048): Logic cell "UART_RX:RX|Q_SR_w[6]" File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/uart/UART_RX.v Line: 18
    Info (17048): Logic cell "UART_RX:RX|Q_SR_w[7]" File: C:/desi/D_Procesadores/DM_single_cycle_p2/src/uart/UART_RX.v Line: 18
Info (144001): Generated suppressed messages file C:/desi/D_Procesadores/DM_single_cycle_p2/proj_quartus/output_files/single_cycle_p2.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 7022 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 7016 logic cells
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings
    Info: Peak virtual memory: 4852 megabytes
    Info: Processing ended: Wed Apr  5 22:47:08 2023
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:36


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/desi/D_Procesadores/DM_single_cycle_p2/proj_quartus/output_files/single_cycle_p2.map.smsg.


