INFO: [VRFC 10-163] Analyzing VHDL file "/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.gen/sources_1/ip/block_ram/block_ram_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'block_ram_blk_mem_axi_read_fsm'
INFO: [VRFC 10-3107] analyzing entity 'block_ram_blk_mem_axi_write_fsm'
INFO: [VRFC 10-3107] analyzing entity 'block_ram_blk_mem_gen_prim_wrapper_init'
INFO: [VRFC 10-3107] analyzing entity '\block_ram_blk_mem_gen_prim_wrapper_init__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity 'block_ram_blk_mem_axi_read_wrapper'
INFO: [VRFC 10-3107] analyzing entity 'block_ram_blk_mem_axi_write_wrapper'
INFO: [VRFC 10-3107] analyzing entity 'block_ram_blk_mem_gen_prim_width'
INFO: [VRFC 10-3107] analyzing entity '\block_ram_blk_mem_gen_prim_width__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity 'block_ram_blk_mem_gen_generic_cstr'
INFO: [VRFC 10-3107] analyzing entity 'block_ram_blk_mem_gen_top'
INFO: [VRFC 10-3107] analyzing entity 'block_ram_blk_mem_gen_v8_4_6_synth'
INFO: [VRFC 10-3107] analyzing entity 'block_ram_blk_mem_gen_v8_4_6'
INFO: [VRFC 10-3107] analyzing entity 'block_ram'
