<?xml version="1.0" encoding="UTF-8" ?>
<Session
  Name="Default"
>
  <InputList>
    <Input
      FileName="../0.coremark/stuff/param.stbin.xml"
     />
    <Input
      FileName="16way.xml"
     />
  </InputList>
  <Result
    Error="0"
    VersionNumber="2.9000"
    ExecutionPeriod="84491"
    PDB_ReadOnly="0"
    PDB_RequireDefaultParam="0"
  >
    <Error>
      <Message />
    </Error>
    <System
      RegisterWriteFrequency=""
      RegisterReadFrequency=""
      ResultCRC32="0"
      LifetimeDistributionCount3=""
      LifetimeDistributionCount2=""
      LifetimeDistributionCount1=""
      LifetimeDistributionCount0=""
      LifetimeDistributionCountAll=""
      LifetimeDistributionKey=""
      ProcessMemoryUsage="55603200"
      IPC="6.1146485781945472"
      SkippedOpClassStat="0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0"
      SkippedInsns="0"
      ExecutedInsns="5789068"
      ExecutedCycles="946754"
     />
    <Resource>
      <Scheduler
        Name="unifiedScheduler"
      >
        <Result
          RID="0"
        >
          <IssuedOpStatistics
            NameOpCode="CALL,CALL_JUMP,RET,RETC,iBC,iBU,iJUMP,iLD,iST,iIMM,iMOV,iALU,iSFT,iMUL,iDIV,iBYTE,fBC,fLD,fST,fMOV,fNEG,fADD,fMUL,fDIV,fCONV,fELEM,ifCONV,syscall,syscall_branch,ADDR,iNOP,fNOP,UNDEF"
            NumFpDstOperands="0"
            NumFpSrcOperands="0"
            NumIntDstOperands="4908277"
            NumIntSrcOperands="6473567"
            NumOpCode="0,22372,21055,0,747910,0,199289,765456,263504,0,1014087,2004702,659581,156602,56,0,0,0,0,0,0,0,0,0,0,0,0,431,431,0,0,0,0"
           />
        </Result>
      </Scheduler>
      <Thread
        Name="thread"
      >
        <Result
          RID="0"
         />
      </Thread>
      <TAGE
        Name="tage"
      >
        <Result
          HitRate="0.99460306482254501"
          NumBankUse="16993,12277,33723,85084,73060,85913,165880,414410"
          NumRetire="691133"
          NumMiss="3730"
          NumHit="687403"
          NumPred="887340"
          RID="0"
         />
      </TAGE>
      <RMT
        Name="rmt"
      >
        <Result
          RID="0"
         />
      </RMT>
      <RAS
        Name="ras"
      >
        <Result
          RID="0"
         />
      </RAS>
      <PHT
        Name="pht"
      >
        <Result
          RID="0"
         />
      </PHT>
      <PessimisticHitMissPred
        Name="pessimisticHitMissPred"
      >
        <Result
          RID="0"
         />
      </PessimisticHitMissPred>
      <OptimisticMemDepPred
        Name="optimisticMemDepPred"
      >
        <Result
          NumAccessOrderViolation="0"
          RID="0"
         />
      </OptimisticMemDepPred>
      <OptimisticHitMissPred
        Name="optimisticHitMissPred"
      >
        <Result
          RID="0"
         />
      </OptimisticHitMissPred>
      <CounterBasedHitMissPred
        Name="counterBasedHitMissPred"
      >
        <Result
          RID="0"
         />
      </CounterBasedHitMissPred>
      <GlobalClock
        Name="globalClock"
      >
        <Result
          RID="0"
         />
      </GlobalClock>
      <GlobalHistory
        Name="globalHistory"
      >
        <Result
          RID="0"
         />
      </GlobalHistory>
      <GlobalHistory
        Name="pathHistory"
      >
        <Result
          RID="0"
         />
      </GlobalHistory>
      <Core
        Name="core"
      >
        <Result
          RID="0"
         />
      </Core>
      <ConservativeMemDepPred
        Name="conservativeMemDepPred"
      >
        <Result
          RID="0"
         />
      </ConservativeMemDepPred>
      <StridePrefetcher
        Name="stridePrefetcherL2"
      >
        <Result
          NumAccuracy="0"
          NumEffectivePrefetchedLine="0"
          NumPrefetchedReplacedLine="0"
          NumReplacedLine="0"
          NumWriteMissAccess="0"
          NumWriteHitAccess="0"
          NumReadMissAccess="0"
          NumReadHitAccess="0"
          NumPrefetch="0"
          NumAvgPrefetchStreamLength="0"
          NumPrefetchingStream="0"
          RID="0"
         />
      </StridePrefetcher>
      <StreamPrefetcher
        Name="streamPrefetcherL2"
      >
        <Result
          NumAccuracy="0"
          NumAllocatedStream="33"
          NumMonitioredStream="20"
          NumAscendingMonitioredStream="16"
          NumDesscendingMonitioredStream="4"
          NumAvgMonitoredStreamLength="10.6"
          NumTrainingAccess="44"
          NumAlocatingAccess="33"
          NumPrefetch="212"
          NumReadHitAccess="264"
          NumReadMissAccess="125"
          NumWriteHitAccess="233964"
          NumWriteMissAccess="0"
          NumReplacedLine="0"
          NumPrefetchedReplacedLine="0"
          NumEffectivePrefetchedLine="0"
          RID="0"
         />
      </StreamPrefetcher>
      <STRAIGHTSystem
        Name="straightSystem"
      >
        <Result
          RID="0"
         />
      </STRAIGHTSystem>
      <GShare
        Name="gshare"
      >
        <Result
          HitRate="0"
          NumRetire="0"
          NumMiss="0"
          NumHit="0"
          NumPred="0"
          RID="0"
         />
      </GShare>
      <Retirer
        Name="retirer"
      >
        <Result
          NumStorePortFullStalledCycles="112140"
          NumRetiredInsns="5789068"
          NumRetiredOps="5789499"
          NumCommittedInsns="5789071"
          NumCommittedOps="5789502"
          RID="0"
        >
          <OpStatistics
            NameOpCode="CALL,CALL_JUMP,RET,RETC,iBC,iBU,iJUMP,iLD,iST,iIMM,iMOV,iALU,iSFT,iMUL,iDIV,iBYTE,fBC,fLD,fST,fMOV,fNEG,fADD,fMUL,fDIV,fCONV,fELEM,ifCONV,syscall,syscall_branch,ADDR,iNOP,fNOP,UNDEF"
            NumFpDstOperands="0"
            NumFpSrcOperands="0"
            NumIntDstOperands="4605506"
            NumIntSrcOperands="6171559"
            NumOpCode="0,17994,17995,0,707688,0,160413,706749,233964,0,919788,1910895,641202,156021,36,0,0,0,0,0,0,0,0,0,0,0,0,431,431,0,315895,0,0"
           />
        </Result>
      </Retirer>
      <RegisterFreeList
        Name="registerFreeList"
      >
        <Result
          RID="0"
         />
      </RegisterFreeList>
      <RegisterFile
        Name="registerFile"
      >
        <Result
          RID="0"
         />
      </RegisterFile>
      <PerfectMemDepPred
        Name="perfectMemDepPred"
      >
        <Result
          RID="0"
         />
      </PerfectMemDepPred>
      <IssueSelector
        Name="issueSelector"
      >
        <Result
          RID="0"
         />
      </IssueSelector>
      <InorderIssueSelector
        Name="inorderIssueSelector"
      >
        <Result
          RID="0"
         />
      </InorderIssueSelector>
      <InorderList
        Name="inorderList"
      >
        <Result
          NumRetiredInsns="5789068"
          NumRetiredOps="5789499"
          RID="0"
         />
      </InorderList>
      <ForwardEmulator
        Name="forwardEmulator"
      >
        <Result
          RID="0"
         />
      </ForwardEmulator>
      <BTB
        Name="btb"
      >
        <Result
          HitRate="0.99135188937219287"
          NumEntries="8192"
          NumMiss="4883"
          NumHit="559749"
          NumTableMiss="37496"
          NumTableHit="1163204"
          NumUpdate="564632"
          NumPred="1200700"
          TableHitRate="0.968771549929208"
          RID="0"
         />
      </BTB>
      <IcountFetchThreadSteerer
        Name="icountFetchThreadSteerer"
      >
        <Result
          RID="0"
         />
      </IcountFetchThreadSteerer>
      <ExecUnit
        Name="exIntDIV"
      >
        <Result
          UseRate="6.2314311273715083e-05"
          NumUsable="946754"
          NumUsed="59"
          Name="exIntDIV"
          RID="0"
         />
      </ExecUnit>
      <ExecUnit
        Name="exSYS"
      >
        <Result
          UseRate="0.00090965116671732011"
          NumUsable="946754"
          NumUsed="862"
          Name="exSYS"
          RID="0"
         />
      </ExecUnit>
      <ExecUnit
        Name="exFloatCplx"
      >
        <Result
          UseRate="0"
          NumUsable="946754"
          NumUsed="0"
          Name="exFloatCplx"
          RID="0"
         />
      </ExecUnit>
      <ExecLatencyInfo
        Name="execLatencyInfo"
      >
        <Result
          RID="0"
         />
      </ExecLatencyInfo>
      <RoundRobinFetchThreadSteerer
        Name="roundRobinFetchThreadSteerer"
      >
        <Result
          RID="0"
         />
      </RoundRobinFetchThreadSteerer>
      <Renamer
        Name="renamer"
      >
        <Result
          NumRenamedOps="6612700"
          RID="0"
        >
          <OpStatistics
            NameOpCode="CALL,CALL_JUMP,RET,RETC,iBC,iBU,iJUMP,iLD,iST,iIMM,iMOV,iALU,iSFT,iMUL,iDIV,iBYTE,fBC,fLD,fST,fMOV,fNEG,fADD,fMUL,fDIV,fCONV,fELEM,ifCONV,syscall,syscall_branch,ADDR,iNOP,fNOP,UNDEF"
            NumFpDstOperands="0"
            NumFpSrcOperands="0"
            NumIntDstOperands="5507873"
            NumIntSrcOperands="7311998"
            NumOpCode="0,24130,22859,0,885890,0,218937,894820,330320,0,1178286,2196049,697580,162606,361,0,0,0,0,0,0,0,0,0,0,0,0,431,431,0,0,0,0"
           />
          <NumStalledCycles
            Others="324710"
            MemOrderManagerFull="145612"
            MemDepPredFull="0"
            RegDepPredFull="0"
            Total="470322"
           />
        </Result>
      </Renamer>
      <PipelinedExecUnit
        Name="exInt"
      >
        <Result
          UseRate="0.38272169195155292"
          NumUsable="7574032"
          NumUsed="4696012"
          Name="exInt"
          RID="0"
         />
      </PipelinedExecUnit>
      <PipelinedExecUnit
        Name="exIntMUL"
      >
        <Result
          UseRate="0.076425863673521943"
          NumUsable="1893508"
          NumUsed="156688"
          Name="exIntMUL"
          RID="0"
         />
      </PipelinedExecUnit>
      <PipelinedExecUnit
        Name="exFloat"
      >
        <Result
          UseRate="0"
          NumUsable="3787016"
          NumUsed="0"
          Name="exFloat"
          RID="0"
         />
      </PipelinedExecUnit>
      <OpCodeSteerer
        Name="opCodeDispatchSteerer"
      >
        <Result
          RID="0"
         />
      </OpCodeSteerer>
      <StoreSet
        Name="storeSetMemDepPred"
      >
        <Result
          NumAccessOrderViolation="169"
          NumProducerTableEntries="512"
          NumStoreSetIDTableEntries="4096"
          RID="0"
         />
      </StoreSet>
      <Dispatcher
        Name="dispatcher"
      >
        <Result
          NumDispatchedOps="6550202"
          SchedulerName="unifiedScheduler"
          RID="0"
        >
          <OpStatistics
            NameOpCode="CALL,CALL_JUMP,RET,RETC,iBC,iBU,iJUMP,iLD,iST,iIMM,iMOV,iALU,iSFT,iMUL,iDIV,iBYTE,fBC,fLD,fST,fMOV,fNEG,fADD,fMUL,fDIV,fCONV,fELEM,ifCONV,syscall,syscall_branch,ADDR,iNOP,fNOP,UNDEF"
            NumFpDstOperands="0"
            NumFpSrcOperands="0"
            NumIntDstOperands="5458052"
            NumIntSrcOperands="7249237"
            NumOpCode="0,23795,22476,0,876708,0,215442,886605,325263,0,1163515,2178592,694299,162299,346,0,0,0,0,0,0,0,0,0,0,0,0,431,431,0,0,0,0"
           />
          <NumStalledCycles
            SchedulerFull="325116"
            Total="325191"
           />
        </Result>
      </Dispatcher>
      <MemOrderManager
        Name="memOrderManager"
      >
        <Result
          RID="0"
        >
          <RetiredLoadAccess
            NumLoadAccess="706749"
            NumStoreForwarding="193459"
           />
          <ExecutedLoadAccess
            NumLoadAccess="742713"
            NumStoreForwarding="211176"
           />
        </Result>
      </MemOrderManager>
      <MemExecUnit
        Name="exLoad"
      >
        <Result
          UseRate="0.21328309889116387"
          NumUsable="2840262"
          NumUsed="770010"
          Name="exLoad"
          RID="0"
         />
      </MemExecUnit>
      <MemExecUnit
        Name="exStore"
      >
        <Result
          UseRate="0.20912012009127137"
          NumUsable="1893508"
          NumUsed="500671"
          Name="exStore"
          RID="0"
         />
      </MemExecUnit>
      <MemDepPred
        Name="memDepPred"
      >
        <Result
          RID="0"
         />
      </MemDepPred>
      <BPred
        Name="bPred"
      >
        <Result
          RID="0"
        >
          <Statistics
            HitRate="0.99518198029675375"
            NumMiss="4358"
            NumHit="900163"
            Name="All"
          >
            <Entry
              HitRate="0.99437181356756088"
              NumMiss="3983"
              NumHit="703705"
              Name="Conditional"
             />
            <Entry
              HitRate="0.99875034194623358"
              NumMiss="201"
              NumHit="160643"
              Name="Unconditional"
             />
            <Entry
              HitRate="0.99533177725908639"
              NumMiss="84"
              NumHit="17910"
              Name="Call"
             />
            <Entry
              HitRate="0.99499861072520146"
              NumMiss="90"
              NumHit="17905"
              Name="Return"
             />
            <Entry
              HitRate="0"
              NumMiss="0"
              NumHit="0"
              Name="Conditional return"
             />
            <Entry
              HitRate="0"
              NumMiss="0"
              NumHit="0"
              Name="Not branch"
             />
          </Statistics>
        </Result>
      </BPred>
      <Fetcher
        Name="fetcher"
      >
        <Result
          AverageFetchGroupSize="15.971145810133477"
          NumFetchGroups="453487"
          NumFetchedPCs="7242707"
          NumFetchedOps="7243138"
          RID="0"
        >
          <OpStatistics
            NameOpCode="CALL,CALL_JUMP,RET,RETC,iBC,iBU,iJUMP,iLD,iST,iIMM,iMOV,iALU,iSFT,iMUL,iDIV,iBYTE,fBC,fLD,fST,fMOV,fNEG,fADD,fMUL,fDIV,fCONV,fELEM,ifCONV,syscall,syscall_branch,ADDR,iNOP,fNOP,UNDEF"
            NumFpDstOperands="0"
            NumFpSrcOperands="0"
            NumIntDstOperands="5688920"
            NumIntSrcOperands="7536000"
            NumOpCode="0,25882,24385,0,919009,0,230993,930042,351467,0,1227602,2256995,707781,163470,434,0,0,0,0,0,0,0,0,0,0,0,0,431,431,0,404216,0,0"
           />
          <NumStalledCycles
            Others="476149"
            InorderListFull="0"
            CheckpointFull="0"
            NextSyscall="10757"
            CurrentSyscall="7327"
            Total="494233"
           />
        </Result>
      </Fetcher>
      <AgeIssueSelector
        Name="ageIssueSelector"
      >
        <Result
          RID="0"
         />
      </AgeIssueSelector>
      <Recoverer
        Name="recoverer"
      >
        <Result
          RID="0"
        >
          <BracnchPredRecovery
            NumOps="1376984"
            NumRecovery="5199"
           />
          <PartialLoadRecovery
            NumOps="1008"
            NumRecovery="4"
           />
          <ValuePredRecovery
            NumOps="0"
            NumRecovery="0"
           />
          <ExceptionRecovery
            NumOps="0"
            NumRecovery="0"
           />
          <AddrPredRecovery
            NumOps="75644"
            NumRecovery="169"
           />
          <LatPredRecovery
            NumOps="0"
            NumRecovery="638"
           />
        </Result>
      </Recoverer>
      <Emulator
        RID="-1"
        Name="emulator"
       />
      <CheckpointMaster
        Name="checkpointMaster"
      >
        <Result
          RID="0"
         />
      </CheckpointMaster>
      <LatPred
        Name="latPred"
      >
        <Result
          PredictionHitRatePredAsMiss="0"
          PredictionHitRatePredToHit="0.99981181437823041"
          PredictionHitRate="0.99981181437823041"
          NumLoadMissPredToMiss="0"
          NumLoadMissPredToHit="133"
          NumLoadHitPredToMiss="0"
          NumLoadHitPredToHit="706616"
          NumMiss="133"
          NumHit="706616"
          RID="0"
         />
      </LatPred>
      <CacheSystem
        Name="cacheSystem"
      >
        <Result
          InsnCacheHierarchy="cacheL1I,cacheL2,mainMemory"
          DataCacheHierarchy="cacheL1D,cacheL2,mainMemory"
          RID="0"
        >
          <Total
            MissesPerKiloInstructions="0.011400798885070965,0.0053549206884424229,0"
            CacheAccessDispersion="940647,35,31"
            CacheAccessCoverage="0.99992984045080702,0.99996704627234878,1"
            NumRetiredMemoryAccess="940713"
           />
          <Store
            MissesPerKiloInstructions="0.0079460113441403701,0.0024183512786514166,0"
            CacheAccessDispersion="233918,32,14"
            CacheAccessCoverage="0.99980338855550421,0.99994016173428391,1"
            NumRetiredStoreAccess="233964"
           />
          <Load
            MissesPerKiloInstructions="0.0034547875409305954,0.0029365694097910062,0"
            CacheAccessDispersion="706729,3,17"
            CacheAccessCoverage="0.99997170141026026,0.99997594619872121,1"
            NumRetiredLoadAccess="706749"
            NumStoreForwarding="193459"
           />
        </Result>
      </CacheSystem>
      <Cache
        Name="cacheL1D"
      >
        <Result
          MaxThroughputBytesPerCycle="Infinite"
          CapacityKByte="128"
          NumWriteHitRate="0.9989357337026209"
          NumReadHitRate="0.99932647643702277"
          NumReadHit="531175"
          NumReadMiss="31"
          NumReadAccess="531533"
          NumReadPendingHit="327"
          NumPrefetchHit="0"
          NumPrefetchMiss="0"
          NumPrefetchPendingHit="0"
          NumPrefetchAccess="0"
          NumWriteHit="233715"
          NumWriteMiss="46"
          NumWriteAccess="233964"
          NumWritePendingHit="203"
          NumWrittenBackLines="0"
          NumInvalidatedLines="0"
          RID="0"
          TableName="cacheL1D"
         />
      </Cache>
      <Cache
        Name="cacheL1I"
      >
        <Result
          MaxThroughputBytesPerCycle="Infinite"
          CapacityKByte="128"
          NumWriteHitRate="0"
          NumReadHitRate="0.99923688753390139"
          NumReadHit="7237180"
          NumReadMiss="312"
          NumReadAccess="7242707"
          NumReadPendingHit="5215"
          NumPrefetchHit="0"
          NumPrefetchMiss="0"
          NumPrefetchPendingHit="0"
          NumPrefetchAccess="0"
          NumWriteHit="0"
          NumWriteMiss="0"
          NumWriteAccess="0"
          NumWritePendingHit="0"
          NumWrittenBackLines="0"
          NumInvalidatedLines="0"
          RID="0"
          TableName="cacheL1I"
         />
      </Cache>
      <Cache
        Name="cacheL2"
      >
        <Result
          MaxThroughputBytesPerCycle="Infinite"
          CapacityKByte="8192"
          NumWriteHitRate="0.999935887572447"
          NumReadHitRate="0.66838046272493579"
          NumReadHit="260"
          NumReadMiss="125"
          NumReadAccess="389"
          NumReadPendingHit="4"
          NumPrefetchHit="105"
          NumPrefetchMiss="313"
          NumPrefetchPendingHit="6"
          NumPrefetchAccess="424"
          NumWriteHit="233949"
          NumWriteMiss="0"
          NumWriteAccess="233964"
          NumWritePendingHit="15"
          NumWrittenBackLines="0"
          NumInvalidatedLines="0"
          RID="0"
          TableName="cacheL2"
         />
      </Cache>
      <Cache
        Name="mainMemory"
      >
        <Result
          MaxThroughputBytesPerCycle="Infinite"
          CapacityKByte="0"
          NumWriteHitRate="0"
          NumReadHitRate="1"
          NumReadHit="125"
          NumReadMiss="0"
          NumReadAccess="125"
          NumReadPendingHit="0"
          NumPrefetchHit="313"
          NumPrefetchMiss="0"
          NumPrefetchPendingHit="0"
          NumPrefetchAccess="313"
          NumWriteHit="0"
          NumWriteMiss="0"
          NumWriteAccess="0"
          NumWritePendingHit="0"
          NumWrittenBackLines="0"
          NumInvalidatedLines="0"
          RID="0"
          TableName="mainMemory"
         />
      </Cache>
    </Resource>
  </Result>
  <Simulator
    Configuration="DefaultConfiguration"
  >
    <TimeWheelBase
      Size="1024"
     />
    <System
      SkipInsns="0"
      SimulationInsns="300G"
      SimulationCycles="0"
      Mode="Simulation"
    >
      <Debug
        DebugPort="5555"
       />
      <Inorder
        EnableCache="1"
        EnableHMPred="1"
        EnableBPred="1"
       />
    </System>
    <Configurations>
      <DefaultConfiguration>
        <Parameter>
          <Cache
            ExclusiveAccessCycles="0"
            RequestQueueSize="0"
            NumPorts="0"
            NumWays="8"
            WritePolicy="WriteThrough"
            IndexBitSize="8"
            Perfect="0"
            MissedAccessListSize="0"
            OffsetBitSize="6"
            Latency="3"
            Name="cacheL1D"
           />
          <Cache
            ExclusiveAccessCycles="0"
            RequestQueueSize="0"
            NumPorts="0"
            NumWays="8"
            WritePolicy="WriteThrough"
            IndexBitSize="8"
            Perfect="0"
            MissedAccessListSize="64"
            OffsetBitSize="6"
            Latency="3"
            Name="cacheL1I"
           />
          <Cache
            ExclusiveAccessCycles="0"
            RequestQueueSize="0"
            NumPorts="0"
            NumWays="16"
            WritePolicy="WriteBack"
            IndexBitSize="13"
            Perfect="0"
            MissedAccessListSize="0"
            OffsetBitSize="6"
            Latency="12"
            Name="cacheL2"
           />
          <Cache
            ExclusiveAccessCycles="4"
            RequestQueueSize="0"
            NumPorts="0"
            NumWays="1"
            WritePolicy="WriteBack"
            IndexBitSize="1"
            Perfect="1"
            MissedAccessListSize="0"
            OffsetBitSize="6"
            Latency="80"
            Name="mainMemory"
           />
          <CacheSystem
            Name="cacheSystem"
           />
          <PessimisticHitMissPred
            Name="pessimisticHitMissPred"
           />
          <CounterBasedHitMissPred
            AddressXORConvolute="0"
            EntryBits="10"
            CounterBits="4"
            Name="counterBasedHitMissPred"
           />
          <RAS
            EnableBackup="1"
            StackSize="16"
            Name="ras"
           />
          <PHT
            CounterBits="2"
            EntryBits="15"
            Name="pht"
           />
          <STRAIGHTSystem
            Name="straightSystem"
           />
          <StridePrefetcher
            OffsetBitSize="6"
            StreamTableSize="16"
            Degree="1"
            Distance="8"
            EnablePrefetch="1"
            Name="stridePrefetcherL2"
           />
          <StreamPrefetcher
            OffsetBitSize="6"
            StreamTableSize="16"
            Degree="2"
            TrainingThreashold="2"
            TrainingWindowSize="16"
            Distance="8"
            EnablePrefetch="1"
            Name="streamPrefetcherL2"
           />
          <GShare
            AddressXORConvolute="0"
            GlobalHistoryBits="10"
            Name="gshare"
           />
          <Scheduler
            WindowCapacity="512"
            CommunicationLatency="0"
            IssueLatency="4"
            IssueWidth="16"
            WritebackLatency="2"
            Index="0"
            RemovePolicy="Core"
            Name="unifiedScheduler"
           />
          <BPred
            Perfect="0"
            Name="bPred"
           />
          <Fetcher
            CheckLatencyMismatch="1"
            IdealMode="1"
            FetchLatency="3"
            FetchWidth="16"
            Name="fetcher"
           />
          <AgeIssueSelector
            Name="ageIssueSelector"
           />
          <ConservativeMemDepPred
            Name="conservativeMemDepPred"
           />
          <OptimisticHitMissPred
            Name="optimisticHitMissPred"
           />
          <OptimisticMemDepPred
            Name="optimisticMemDepPred"
           />
          <RMT
            Name="rmt"
           />
          <MemDepPred
            Name="memDepPred"
           />
          <MemOrderManager
            IdealPatialLoad="0"
            StoreCapacity="192"
            LoadCapacity="256"
            UnifiedCapacity="4096"
            Unified="0"
            RemoveOpsOnCommit="0"
            Name="memOrderManager"
           />
          <MemExecUnit
            Code="iLD,fLD"
            Port="3"
            FloatConversionLatency="0"
            Name="exLoad"
           />
          <MemExecUnit
            Code="iST,fST"
            Port="2"
            FloatConversionLatency="0"
            Name="exStore"
           />
          <PipelinedExecUnit
            Code="CALL,CALL_JUMP,RET,RETC,iBC,iBU,iJUMP,iIMM,iMOV,iALU,iSFT,iBYTE"
            Port="8"
            Name="exInt"
           />
          <PipelinedExecUnit
            Code="iMUL"
            Port="2"
            Name="exIntMUL"
           />
          <PipelinedExecUnit
            Code="fBC,fMOV,fNEG,fADD,fCONV,fMUL,ifCONV"
            Port="4"
            Name="exFloat"
           />
          <Renamer
            RenameLatency="1"
            Name="renamer"
           />
          <OpCodeSteerer
            Name="opCodeDispatchSteerer"
           />
          <StoreSet
            ProducerTableWays="1"
            ProducerTableEntryBits="9"
            StoreIDTableWays="1"
            StoreIDTableEntryBits="12"
            Name="storeSetMemDepPred"
           />
          <Dispatcher
            DispatchLatency="1"
            Name="dispatcher"
           />
          <RoundRobinFetchThreadSteerer
            Name="roundRobinFetchThreadSteerer"
           />
          <ExecLatencyInfo
            Name="execLatencyInfo"
          >
            <Latency
              Latency="1"
              Code="CALL"
             />
            <Latency
              Latency="1"
              Code="CALL_JUMP"
             />
            <Latency
              Latency="1"
              Code="RET"
             />
            <Latency
              Latency="1"
              Code="RETC"
             />
            <Latency
              Latency="1"
              Code="iBC"
             />
            <Latency
              Latency="1"
              Code="iBU"
             />
            <Latency
              Latency="1"
              Code="iJUMP"
             />
            <Latency
              Latency="5"
              Code="iLD"
             />
            <Latency
              Latency="1"
              Code="iST"
             />
            <Latency
              Latency="1"
              Code="iIMM"
             />
            <Latency
              Latency="1"
              Code="iMOV"
             />
            <Latency
              Latency="1"
              Code="iALU"
             />
            <Latency
              Latency="1"
              Code="iSFT"
             />
            <Latency
              Latency="3"
              Code="iMUL"
             />
            <Latency
              Latency="14"
              Code="iDIV"
             />
            <Latency
              Latency="1"
              Code="iBYTE"
             />
            <Latency
              Latency="2"
              Code="fBC"
             />
            <Latency
              Latency="5"
              Code="fLD"
             />
            <Latency
              Latency="1"
              Code="fST"
             />
            <Latency
              Latency="4"
              Code="fMOV"
             />
            <Latency
              Latency="4"
              Code="fNEG"
             />
            <Latency
              Latency="4"
              Code="fADD"
             />
            <Latency
              Latency="4"
              Code="fMUL"
             />
            <Latency
              Latency="15"
              Code="fDIV"
             />
            <Latency
              Latency="4"
              Code="fCONV"
             />
            <Latency
              Latency="30"
              Code="fELEM"
             />
            <Latency
              Latency="3"
              Code="ifCONV"
             />
            <Latency
              Latency="1"
              Code="syscall"
             />
            <Latency
              Latency="1"
              Code="syscall_branch"
             />
            <Latency
              Latency="1"
              Code="ADDR"
             />
          </ExecLatencyInfo>
          <ExecUnit
            Code="iDIV"
            Port="1"
            Name="exIntDIV"
           />
          <ExecUnit
            Code="syscall,syscall_branch"
            Port="1"
            Name="exSYS"
           />
          <ExecUnit
            Code="fDIV,fELEM"
            Port="1"
            Name="exFloatCplx"
           />
          <InorderList
            RemoveOpsOnCommit="0"
            Capacity="4096"
            Name="inorderList"
           />
          <InorderIssueSelector
            Name="inorderIssueSelector"
           />
          <RegisterFreeList
            Name="registerFreeList"
           />
          <RegisterFile
            Capacity="5120"
            Name="registerFile"
           />
          <PerfectMemDepPred
            Name="perfectMemDepPred"
           />
          <IssueSelector
            Name="issueSelector"
           />
          <Retirer
            SimFinishPCCount="0"
            SimFinishPC="0"
            NoRetireLimit="1024"
            RetireWidth="32"
            CommittableStatus="WRITTENBACK"
            CommitLatency="2"
            CommitWidth="32"
            FixCommitLatency="1"
            Name="retirer"
           />
          <Thread
            Name="thread"
           />
          <TAGE
            ResetTime="262144"
            Logg="9"
            Logb="13"
            CBits="3"
            TBits="12"
            GlobalHistoryBits="131"
            M="130,76,44,25,15,9,5"
            Name="tage"
           />
          <GlobalHistory
            Name="globalHistory"
           />
          <GlobalHistory
            Name="pathHistory"
           />
          <GlobalClock
            Name="globalClock"
           />
          <Core
            OpArrayCapacity="5120"
            CheckpointingPolicy="Auto"
            SchedulerRemovePolicy="RemoveAfterFinish"
            LoadPipelineModel="SingleIssue"
            Name="core"
          >
            <PartialLoadRecovery
              From="Consumer"
              Policy="Refetch"
              Type="PartialLoad"
             />
            <ValuePredRecovery
              From="NextOfProducer"
              Policy="Refetch"
              Type="Value"
             />
            <AddrMatchPredRecovery
              From="NextOfProducer"
              Policy="Refetch"
              Type="AddressMatch"
             />
            <LatPredRecovery
              From="Consumer"
              Policy="ReissueSelective"
              Type="Latency"
             />
          </Core>
          <Recoverer
            ExceptionRecoverylatency="0"
            BranchPredRecoveryLatency="0"
            Name="recoverer"
           />
          <LatPred
            Name="latPred"
           />
          <CheckpointMaster
            Capacity="4096"
            Name="checkpointMaster"
           />
          <ForwardEmulator
            Enable="1"
            Name="forwardEmulator"
           />
          <BTB
            Ways="4"
            EntryBits="11"
            Name="btb"
           />
          <IcountFetchThreadSteerer
            Name="icountFetchThreadSteerer"
           />
        </Parameter>
        <Structure>
          <Copy
            Count="ThreadCount"
          >
            <Scheduler
              Count="CoreCount"
              Name="unifiedScheduler"
            >
              <Connection
                To="execUnits"
                Name="exInt"
               />
              <Connection
                To="execUnits"
                Name="exIntMUL"
               />
              <Connection
                To="execUnits"
                Name="exIntDIV"
               />
              <Connection
                To="execUnits"
                Name="exSYS"
               />
              <Connection
                To="execUnits"
                Name="exFloat"
               />
              <Connection
                To="execUnits"
                Name="exFloatCplx"
               />
              <Connection
                To="execUnits"
                Name="exLoad"
               />
              <Connection
                To="execUnits"
                Name="exStore"
               />
              <IssueSelector
                To="selector"
                Name="issueSelector"
               />
              <Thread
                Name="thread"
               />
              <Core
                Name="core"
               />
            </Scheduler>
            <RMT
              Count="ThreadCount"
              Name="rmt"
            >
              <CheckpointMaster
                Name="checkpointMaster"
               />
              <EmulatorIF
                Name="emulator"
               />
              <RegisterFreeList
                Name="registerFreeList"
               />
              <RegisterFile
                Name="registerFile"
               />
              <Core
                Name="core"
               />
            </RMT>
            <ConservativeMemDepPred
              Count="ThreadCount"
              Name="conservativeMemDepPred"
            >
              <Core
                Name="core"
               />
              <CheckpointMaster
                Name="checkpointMaster"
               />
            </ConservativeMemDepPred>
            <BPred
              Count="CoreCount"
              Name="bPred"
            >
              <Connection
                To="dirPred"
                Name="tage"
               />
              <RAS
                Count="ThreadCount"
                Name="ras"
              >
                <CheckpointMaster
                  Name="checkpointMaster"
                 />
              </RAS>
              <ForwardEmulator
                Name="forwardEmulator"
               />
              <BTB
                Count="CoreCount"
                Name="btb"
               />
              <Core
                Name="core"
               />
            </BPred>
            <AgeIssueSelector
              Count="CoreCount"
              Name="ageIssueSelector"
             />
            <Fetcher
              Count="CoreCount"
              Name="fetcher"
            >
              <Connection
                To="fetchThreadSteerer"
                Name="icountFetchThreadSteerer"
               />
              <ForwardEmulator
                Name="forwardEmulator"
               />
              <EmulatorIF
                Name="emulator"
               />
              <CacheSystem
                Name="cacheSystem"
               />
              <BPred
                Name="bPred"
               />
              <Thread
                Name="thread"
               />
              <GlobalClock
                Name="globalClock"
               />
              <Core
                Name="core"
               />
            </Fetcher>
            <STRAIGHTSystem
              Name="straightSystem"
              Count="CoreCount"
            >
              <EmulatorIF
                Name="emulator"
               />
              <Core
                Name="core"
               />
            </STRAIGHTSystem>
            <StreamPrefetcher
              Count="CoreCount"
              Name="streamPrefetcherL2"
            >
              <Connection
                To="target"
                Name="cacheL2"
               />
            </StreamPrefetcher>
            <StridePrefetcher
              Count="CoreCount"
              Name="stridePrefetcherL2"
            >
              <Connection
                To="target"
                Name="cacheL2"
               />
            </StridePrefetcher>
            <GShare
              Count="CoreCount"
              Name="gshare"
            >
              <PHT
                Count="CoreCount"
                Name="pht"
               />
              <GlobalHistory
                Count="ThreadCount"
                Name="globalHistory"
              >
                <CheckpointMaster
                  Name="checkpointMaster"
                 />
              </GlobalHistory>
              <Core
                Name="core"
               />
            </GShare>
            <Dispatcher
              Count="CoreCount"
              Name="dispatcher"
            >
              <Renamer
                To="upperPipelineNode"
                Name="renamer"
               />
              <Thread
                Name="thread"
               />
              <Core
                Name="core"
               />
            </Dispatcher>
            <StoreSet
              Count="ThreadCount"
              Name="storeSetMemDepPred"
            >
              <Core
                Name="core"
               />
            </StoreSet>
            <OpCodeDispatchSteerer
              Count="CoreCount"
              Name="opCodeDispatchSteerer"
            >
              <Core
                Name="core"
               />
            </OpCodeDispatchSteerer>
            <PipelinedExecUnit
              Count="CoreCount"
              Name="exInt"
            >
              <ExecLatencyInfo
                Name="execLatencyInfo"
               />
              <Core
                Name="core"
               />
            </PipelinedExecUnit>
            <PipelinedExecUnit
              Count="CoreCount"
              Name="exIntMUL"
            >
              <ExecLatencyInfo
                Name="execLatencyInfo"
               />
              <Core
                Name="core"
               />
            </PipelinedExecUnit>
            <PipelinedExecUnit
              Count="CoreCount"
              Name="exFloat"
            >
              <ExecLatencyInfo
                Name="execLatencyInfo"
               />
              <Core
                Name="core"
               />
            </PipelinedExecUnit>
            <Renamer
              Count="CoreCount"
              Name="renamer"
            >
              <OpCodeDispatchSteerer
                To="steerer"
                Name="opCodeDispatchSteerer"
               />
              <Connection
                Name="memOrderManager"
               />
              <LatPred
                Name="latPred"
               />
              <CheckpointMaster
                Name="checkpointMaster"
               />
              <MemDepPred
                Name="memDepPred"
               />
              <RMT
                To="regDepPred"
                Name="rmt"
               />
              <Fetcher
                To="upperPipelineNode"
                Name="fetcher"
               />
              <Thread
                Name="thread"
               />
              <Core
                Name="core"
               />
            </Renamer>
            <RoundRobinFetchThreadSteerer
              Count="CoreCount"
              Name="roundRobinFetchThreadSteerer"
            >
              <Connection
                Name="thread"
               />
            </RoundRobinFetchThreadSteerer>
            <ExecLatencyInfo
              Count="CoreCount"
              Name="execLatencyInfo"
             />
            <ExecUnit
              Count="CoreCount"
              Name="exIntDIV"
            >
              <ExecLatencyInfo
                Name="execLatencyInfo"
               />
              <Core
                Name="core"
               />
            </ExecUnit>
            <ExecUnit
              Count="CoreCount"
              Name="exSYS"
            >
              <ExecLatencyInfo
                Name="execLatencyInfo"
               />
              <Core
                Name="core"
               />
            </ExecUnit>
            <ExecUnit
              Count="CoreCount"
              Name="exFloatCplx"
            >
              <ExecLatencyInfo
                Name="execLatencyInfo"
               />
              <Core
                Name="core"
               />
            </ExecUnit>
            <PessimisticHitMissPred
              Count="CoreCount"
              Name="pessimisticHitMissPred"
             />
            <OptimisticHitMissPred
              Count="CoreCount"
              Name="optimisticHitMissPred"
             />
            <OptimisticMemDepPred
              Count="ThreadCount"
              Name="optimisticMemDepPred"
            >
              <Core
                Name="core"
               />
            </OptimisticMemDepPred>
            <CounterBasedHitMissPred
              Count="CoreCount"
              Name="counterBasedHitMissPred"
             />
            <MemDepPred
              Count="ThreadCount"
              Name="memDepPred"
            >
              <Connection
                To="memDepPred"
                Name="storeSetMemDepPred"
               />
            </MemDepPred>
            <MemOrderManager
              Count="ThreadCount"
              Name="memOrderManager"
            >
              <EmulatorIF
                Name="emulator"
               />
              <CacheSystem
                Name="cacheSystem"
               />
              <Core
                Name="core"
               />
            </MemOrderManager>
            <MemExecUnit
              Count="CoreCount"
              Name="exLoad"
            >
              <CacheSystem
                Name="cacheSystem"
               />
              <Connection
                Name="memOrderManager"
               />
              <ExecLatencyInfo
                Name="execLatencyInfo"
               />
              <Core
                Name="core"
               />
            </MemExecUnit>
            <MemExecUnit
              Count="CoreCount"
              Name="exStore"
            >
              <CacheSystem
                Name="cacheSystem"
               />
              <Connection
                Name="memOrderManager"
               />
              <ExecLatencyInfo
                Name="execLatencyInfo"
               />
              <Core
                Name="core"
               />
            </MemExecUnit>
            <InorderIssueSelector
              Count="CoreCount"
              Name="inorderIssueSelector"
             />
            <InorderList
              Count="ThreadCount"
              Name="inorderList"
            >
              <Thread
                Name="thread"
               />
              <Core
                Name="core"
               />
              <CheckpointMaster
                Name="checkpointMaster"
               />
            </InorderList>
            <Retirer
              Count="CoreCount"
              Name="retirer"
            >
              <ForwardEmulator
                Name="forwardEmulator"
               />
              <EmulatorIF
                Name="emulator"
               />
              <Thread
                Name="thread"
               />
              <Core
                Name="core"
               />
            </Retirer>
            <IssueSelector
              Count="CoreCount"
              Name="issueSelector"
            >
              <Connection
                To="selector"
                Name="ageIssueSelector"
               />
            </IssueSelector>
            <PerfectMemDepPred
              Count="ThreadCount"
              Name="perfectMemDepPred"
            >
              <InorderList
                Name="inorderList"
               />
              <ForwardEmulator
                Name="forwardEmulator"
               />
            </PerfectMemDepPred>
            <RegisterFreeList
              Count="CoreCount"
              Name="registerFreeList"
            >
              <Core
                Name="core"
               />
              <EmulatorIF
                Name="emulator"
               />
              <RegisterFile
                Name="registerFile"
               />
            </RegisterFreeList>
            <RegisterFile
              Count="CoreCount"
              Name="registerFile"
            >
              <EmulatorIF
                Name="emulator"
               />
              <Core
                Name="core"
               />
            </RegisterFile>
            <Thread
              Count="ThreadCount"
              Name="thread"
            >
              <InorderList
                Name="inorderList"
               />
              <Core
                Name="core"
               />
              <MemDepPred
                Name="memDepPred"
               />
              <RMT
                To="regDepPred"
                Name="rmt"
               />
              <Connection
                Name="memOrderManager"
               />
              <Recoverer
                Name="recoverer"
               />
              <CheckpointMaster
                Name="checkpointMaster"
               />
              <EmulatorIF
                Name="emulator"
               />
            </Thread>
            <TAGE
              Count="CoreCount"
              Name="tage"
            >
              <GlobalHistory
                Count="ThreadCount"
                Name="globalHistory"
              >
                <CheckpointMaster
                  Name="checkpointMaster"
                 />
              </GlobalHistory>
              <GlobalHistory
                Count="ThreadCount"
                Name="pathHistory"
              >
                <CheckpointMaster
                  Name="checkpointMaster"
                 />
              </GlobalHistory>
              <Core
                Name="core"
               />
            </TAGE>
            <IcountFetchThreadSteerer
              Count="CoreCount"
              Name="icountFetchThreadSteerer"
            >
              <Connection
                Name="thread"
               />
            </IcountFetchThreadSteerer>
            <ForwardEmulator
              Count="1"
              Name="forwardEmulator"
            >
              <EmulatorIF
                Name="emulator"
               />
              <Thread
                Name="thread"
               />
            </ForwardEmulator>
            <GlobalClock
              Count="1"
              Name="globalClock"
             />
            <Core
              Count="CoreCount"
              Name="core"
            >
              <EmulatorIF
                Name="emulator"
               />
              <CacheSystem
                Name="cacheSystem"
               />
              <LatPred
                Name="latPred"
               />
              <Scheduler
                To="scheduler"
                Name="unifiedScheduler"
               />
              <BPred
                Name="bPred"
               />
              <Fetcher
                Name="fetcher"
               />
              <Dispatcher
                Name="dispatcher"
               />
              <Renamer
                Name="renamer"
               />
              <ExecLatencyInfo
                Name="execLatencyInfo"
               />
              <Retirer
                Name="retirer"
               />
              <RegisterFile
                Name="registerFile"
               />
              <Thread
                Name="thread"
               />
              <GlobalClock
                Name="globalClock"
               />
            </Core>
            <CacheSystem
              Count="CoreCount"
              Name="cacheSystem"
            >
              <Cache
                To="firstLevelDataCache"
                Name="cacheL1D"
               />
              <Cache
                To="firstLevelInsnCache"
                Name="cacheL1I"
               />
              <Thread
                Name="thread"
               />
            </CacheSystem>
            <Cache
              Count="CoreCount"
              Name="cacheL1D"
            >
              <Cache
                To="cache"
                Name="cacheL2"
               />
              <Thread
                Name="thread"
               />
              <Core
                Name="core"
               />
            </Cache>
            <Cache
              Count="CoreCount"
              Name="cacheL1I"
            >
              <Cache
                To="cache"
                Name="cacheL2"
               />
              <Thread
                Name="thread"
               />
              <Core
                Name="core"
               />
            </Cache>
            <Cache
              Count="CoreCount"
              Name="cacheL2"
            >
              <Connection
                To="prefetcher"
                Name="streamPrefetcherL2"
               />
              <Cache
                To="cache"
                Name="mainMemory"
               />
              <Thread
                Name="thread"
               />
              <Core
                Name="core"
               />
            </Cache>
            <Cache
              Count="MemoryCount"
              Name="mainMemory"
            >
              <Thread
                Name="thread"
               />
              <Core
                Name="core"
               />
            </Cache>
            <LatPred
              Count="CoreCount"
              Name="latPred"
            >
              <ExecLatencyInfo
                Name="execLatencyInfo"
               />
              <Core
                Name="core"
               />
              <Connection
                To="hitMissPred"
                Name="optimisticHitMissPred"
               />
            </LatPred>
            <CheckpointMaster
              Count="ThreadCount"
              Name="checkpointMaster"
             />
            <Recoverer
              Count="ThreadCount"
              Name="recoverer"
            >
              <CheckpointMaster
                Name="checkpointMaster"
               />
              <InorderList
                Name="inorderList"
               />
              <Thread
                Name="thread"
               />
              <Core
                Name="core"
               />
            </Recoverer>
          </Copy>
        </Structure>
        <Constant
          MemoryCount="1"
          CoreCount="1"
          ThreadCount="1"
         />
      </DefaultConfiguration>
    </Configurations>
  </Simulator>
  <Environment>
    <Print
      SuppressWarningMessage="0"
      SuppressInternalMessage="0"
      FileName=""
     />
    <OutputXML
      Level="Detail"
      Filter=""
      FileName="coremark.stbin.xml"
     />
    <Dumper
      DumpEachCore="1"
      DumpEachThread="0"
    >
      <CountDumper
        InsnCountInterval="1000"
        GzipLevel="2"
        EnableGzip="0"
        EnableDump="0"
        FileName="count.csv"
       />
      <VisualizationDumper
        SkipInsns="0"
        GzipLevel="2"
        EnableGzip="1"
        EnableDump="0"
        FileName="coremark10.stbin.vis.txt"
       />
      <TraceDumper
        Flush="0"
        SkipInsns="0"
        DetailRegValue="0"
        GzipLevel="2"
        DefaultDetail="5"
        EnableGzip="0"
        EnableDump="0"
        FileName="dump.txt"
       />
    </Dumper>
    <HostWorkPath
      UseSimulatorExecFilePath="0"
      UseXMLFilePath="0"
      Path=""
     />
  </Environment>
  <Emulator
    EnableResultCRC32Calculation="0"
    SimStartPCCount="0"
    SimStartPC="0"
    TargetArchitecture="STRAIGHT64Linux"
  >
    <System>
      <Time
        EmulationMode="InstructionBased"
        UnixTime="1254142809"
       />
    </System>
    <Processes>
      <Process
        PDB_Array="1"
        TargetWorkPath="stuff/"
        TargetBasePath="../"
        Command="coremark.stbin"
        CommandArguments=""
        StackMegaBytes="16"
        STDIN=""
        STDINFileOpenMode="Text"
        STDOUT="coremark.stbin.stdout"
        STDERR="coremark.stbin.stderr"
       />
    </Processes>
    <Converter
      EnableSplitLoadStore="0"
     />
  </Emulator>
</Session>
