;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV @0, @2
	MOV @0, @2
	JMZ <127, #136
	JMZ @72, #200
	MOV -81, <28
	CMP <-17, <-20
	SLT @21, <106
	SLT @21, <106
	MOV 270, 67
	CMP 30, 9
	SUB 550, 60
	CMP @121, 103
	CMP @121, 103
	CMP <-17, <-20
	SLT 101, 6
	JMN 97, <-23
	CMP -7, <-20
	CMP -7, <-20
	CMP 1, -1
	SUB @121, 103
	CMP @127, @136
	JMZ -12, #10
	DJN -17, @-20
	MOV 97, <-20
	CMP -12, 10
	JMZ 12, #10
	ADD -1, -820
	DJN -1, @-20
	ADD 30, 9
	DAT #0, <-702
	SPL @300, 91
	MOV -81, <28
	SLT 101, 6
	SPL @100, 77
	MOV 97, <-20
	JMZ <127, #6
	JMZ <127, #6
	ADD -1, -820
	ADD -1, -820
	JMP @72, #200
	JMN <21, 106
	DAT #973, <230
	JMZ 97, <-23
	ADD -60, 607
	SPL 0, <402
	SPL 0, <402
