// Seed: 1651674427
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = id_4;
  assign module_2.id_2 = 0;
  assign module_1.type_6 = 0;
endmodule
module module_1 (
    input wire id_0,
    input supply0 id_1
);
  wire id_3;
  wor  id_4;
  assign id_4 = 1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3
  );
endmodule
module module_2 ();
  assign id_1 = id_1 == id_1;
  id_3(
      .id_0(1'b0 == 1),
      .id_1(1),
      .id_2(1),
      .id_3(),
      .id_4(1 == ~id_1 - 1),
      .id_5(1 - id_1),
      .id_6(1'b0 < 1),
      .id_7(1'd0 < id_2),
      .id_8(id_2),
      .id_9(id_2),
      .id_10(1'b0),
      .id_11(1),
      .id_12(1'h0)
  );
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
