<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab_4.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="four_bit_synch_up_down_counter_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="four_bit_synch_up_down_counter_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="four_bit_synch_up_down_counter_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="four_bit_synch_up_down_counter_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="four_bit_synchronous_up_down_counter.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="four_bit_synchronous_up_down_counter.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="four_bit_synchronous_up_down_counter.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="four_bit_synchronous_up_down_counter.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="four_bit_synchronous_up_down_counter.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="four_bit_synchronous_up_down_counter.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="four_bit_synchronous_up_down_counter.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="four_bit_synchronous_up_down_counter.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="four_bit_synchronous_up_down_counter_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="four_bit_synchronous_up_down_counter_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="four_bit_synchronous_up_down_counter_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="nbit_synchronous_counter_parallel.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="nbit_synchronous_counter_parallel.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="nbit_synchronous_counter_parallel.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="nbit_synchronous_counter_parallel.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="nbit_synchronous_counter_parallel.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="nbit_synchronous_counter_parallel.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="nbit_synchronous_counter_parallel.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="nbit_synchronous_counter_parallel.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="nbit_synchronous_counter_parallel_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="nbit_synchronous_counter_parallel_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="nbit_synchronous_counter_parallel_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1448257368" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1448257368">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1448259266" xil_pn:in_ck="8350901484389344047" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1448259266">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="D_flipflop.vhd"/>
      <outfile xil_pn:name="and_gate.vhd"/>
      <outfile xil_pn:name="four_bit_LAC.vhd"/>
      <outfile xil_pn:name="four_bit_adder_subtractor.vhd"/>
      <outfile xil_pn:name="four_bit_lac_adder.vhd"/>
      <outfile xil_pn:name="four_bit_synch_up_down_counter_tb.vhd"/>
      <outfile xil_pn:name="four_bit_synchronous_up_down_counter.vhd"/>
      <outfile xil_pn:name="full_adder.vhd"/>
      <outfile xil_pn:name="half_adder.vhd"/>
      <outfile xil_pn:name="n_bit_adder.vhd"/>
      <outfile xil_pn:name="n_bit_incrementer.vhd"/>
      <outfile xil_pn:name="n_bit_register.vhd"/>
      <outfile xil_pn:name="n_bit_two_input_mux.vhd"/>
      <outfile xil_pn:name="nbit_synchronous_counter_parallel.vhd"/>
      <outfile xil_pn:name="nbit_xor_control.vhd"/>
      <outfile xil_pn:name="not_gate.vhd"/>
      <outfile xil_pn:name="or_gate.vhd"/>
      <outfile xil_pn:name="two_input_multiplexer.vhd"/>
      <outfile xil_pn:name="xor_gate.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1448257368" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="7956512605341648653" xil_pn:start_ts="1448257368">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1448257368" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-8201618569726139207" xil_pn:start_ts="1448257368">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1448257368" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-7156334359677041960" xil_pn:start_ts="1448257368">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1448259266" xil_pn:in_ck="8350901484389344047" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1448259266">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="D_flipflop.vhd"/>
      <outfile xil_pn:name="and_gate.vhd"/>
      <outfile xil_pn:name="four_bit_LAC.vhd"/>
      <outfile xil_pn:name="four_bit_adder_subtractor.vhd"/>
      <outfile xil_pn:name="four_bit_lac_adder.vhd"/>
      <outfile xil_pn:name="four_bit_synch_up_down_counter_tb.vhd"/>
      <outfile xil_pn:name="four_bit_synchronous_up_down_counter.vhd"/>
      <outfile xil_pn:name="full_adder.vhd"/>
      <outfile xil_pn:name="half_adder.vhd"/>
      <outfile xil_pn:name="n_bit_adder.vhd"/>
      <outfile xil_pn:name="n_bit_incrementer.vhd"/>
      <outfile xil_pn:name="n_bit_register.vhd"/>
      <outfile xil_pn:name="n_bit_two_input_mux.vhd"/>
      <outfile xil_pn:name="nbit_synchronous_counter_parallel.vhd"/>
      <outfile xil_pn:name="nbit_xor_control.vhd"/>
      <outfile xil_pn:name="not_gate.vhd"/>
      <outfile xil_pn:name="or_gate.vhd"/>
      <outfile xil_pn:name="two_input_multiplexer.vhd"/>
      <outfile xil_pn:name="xor_gate.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1448259271" xil_pn:in_ck="8350901484389344047" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="5371583247974513025" xil_pn:start_ts="1448259266">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="four_bit_synch_up_down_counter_tb_beh.prj"/>
      <outfile xil_pn:name="four_bit_synch_up_down_counter_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1448259430" xil_pn:in_ck="3021681797397332828" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-2250433744813435129" xil_pn:start_ts="1448259429">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="four_bit_synch_up_down_counter_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1447817882" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1447817882">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
