// Seed: 4068628948
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output logic [7:0] id_2;
  inout wire id_1;
  assign id_2[1'h0] = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd76
) (
    _id_1,
    id_2
);
  inout logic [7:0] id_2;
  input wire _id_1;
  logic id_3;
  assign id_2[id_1] = id_2 * id_2;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_3,
      id_3
  );
  always begin : LABEL_0
    wait (-1);
  end
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  output logic [7:0] id_4;
  inout wire id_3;
  input wire id_2;
  module_0 modCall_1 (
      id_3,
      id_4,
      id_3,
      id_1
  );
  inout wire id_1;
  logic id_7;
  ;
  logic id_8;
  ;
endmodule
