INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/RAMINDU/Desktop/2nd sem/Computer Organization and Digital Design/Week 10/Lab 9-10/Nanoprocessor/Register Bank/Register_Bank.srcs/sim_1/new/TB_RB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_RB
