impl_lib: AAATapeoutSAR
impl_cell: AAA_CapDac
root_dir: gen_outputs/bag_sar
lay_class: xbase.layout.mos.top.GenericWrapper

params:
  cls_name: skywater130_bag3_sar_adc.layout.sampler_top.NMOSSwitch
  params:
    wn: 84
    wp: 110
    segn: 34
    segp: 34
    ncols_tot: 36
    pinfo:
      tiles:
        - name: sw_tile
      tile_specs:
        arr_info:
          lch: 30
          top_layer: 4
          tr_widths:
            sig: {2: 1, 3: -1, 4: 7}
            clk: {2: 1, 3: 1, 4: 3, 5: 4}
            sup: {2: 1, 3: -1, 4: 3, 5: -1}
            vref: {3: -1}
          tr_spaces:
        place_info:
          sw_tile:
            priority: 1
            bot_mirror: False
            top_mirror: False
            row_specs:
              - mos_type: nch
                width: 84
                threshold: standard
                bot_wires: ['sup', 'clk']
                top_wires:
                  data: ['sig<0:1>']
                  shared: ['sig<1>']
              # - mos_type: pch
              #   width: 110
              #   threshold: standard
              #   top_wires: ['clk', 'sup']
              #   bot_wires:
              #     data: ['sig<1:0>']
              #     shared: ['sig<1>']
              #   flip: True
        abut_list: []





# impl_lib: AAA_SAR_layout
# impl_cell: AAA_CapDac
# root_dir: gen_outputs/bag_sar
# lay_class: xbase.layout.mos.top.GenericWrapper

# params:

  # cls_name: skywater130_bag3_sar_adc.layout.sar_cdac.CMSwitch
  # params:
  #   wn: 84
  #   wp: 110
  #   seg: 16
  #   # segn: 18
  #   # segp: 18
  #   ncols_tot: 20
  #   tr_widths: &tr_w
  #     sig: {2: 1, 3: 2}
  #     cap: {3: 3, 4: 3}
  #   tr_spaces: &tr_sp
  #     {}
  #   pinfo:
  #     tiles:
  #       - name: sw_tile
  #     tile_specs:
  #       arr_info:
  #         lch: 30
  #         top_layer: 4
  #         tr_widths: *tr_w
  #         tr_spaces: *tr_sp
  #       place_info:
  #         sw_tile:
  #           priority: 1
  #           bot_mirror: True
  #           top_mirror: True
  #           row_specs:
  #             - mos_type: nch
  #               width: 84 #80
  #               threshold: standard
  #               bot_wires: ['sup', 'sig<0:1>']
  #               top_wires: ['sig<0:2>', 'sup']
  #               flip: True
  #       abut_list: []
    # pinfo:
    #   tiles:
    #     - name: sw_tile
    #   tile_specs:
    #     arr_info:
    #       lch: 30
    #       top_layer: 4
    #       tr_widths:
    #         sig: {2: 6, 3: -1, 4: 7}
    #         clk: {2: 1, 3: 3, 4: 3, 5: 4}
    #         sup: {2: 2, 3: -1, 4: 3, 5: -1}
    #         vref: {3: -1}
    #       tr_spaces:
    #     place_info:
    #       sw_tile:
    #         priority: 1
    #         bot_mirror: False
    #         top_mirror: False
    #         row_specs:
    #           - mos_type: nch
    #             width: 84
    #             threshold: lvt
    #             bot_wires: ['sup', 'clk']
    #             top_wires:
    #               data: ['sig<0:1>']
    #               shared: ['sig<1>']
    #           - mos_type: pch
    #             width: 110
    #             threshold: standard
    #             top_wires: ['clk', 'sup']
    #             bot_wires:
    #               data: ['sig<1:0>']
    #               shared: ['sig<1>']
    #             flip: True
    #     abut_list: []
