Fitter report for z80mini
Mon Mar 18 02:08:25 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Pin-Out File
  6. Fitter Resource Usage Summary
  7. Input Pins
  8. Output Pins
  9. Bidir Pins
 10. All Package Pins
 11. I/O Standard
 12. Dedicated Inputs I/O
 13. Output Pin Default Load For Reported TCO
 14. Fitter Resource Utilization by Entity
 15. Control Signals
 16. Global & Other Fast Signals
 17. Non-Global High Fan-Out Signals
 18. Other Routing Usage Summary
 19. LAB External Interconnect
 20. LAB Macrocells
 21. Parallel Expander
 22. Shareable Expander
 23. Logic Cell Interconnection
 24. Fitter Device Options
 25. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Fitter Summary                                                               ;
+---------------------------+--------------------------------------------------+
; Fitter Status             ; Successful - Mon Mar 18 02:08:25 2024            ;
; Quartus II 64-Bit Version ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name             ; z80mini                                          ;
; Top-level Entity Name     ; z80mini                                          ;
; Family                    ; MAX7000S                                         ;
; Device                    ; EPM7128SLC84-15                                  ;
; Timing Models             ; Final                                            ;
; Total macrocells          ; 106 / 128 ( 83 % )                               ;
; Total pins                ; 65 / 68 ( 96 % )                                 ;
+---------------------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                              ;
+----------------------------------------------------------------------------+-----------------+---------------+
; Option                                                                     ; Setting         ; Default Value ;
+----------------------------------------------------------------------------+-----------------+---------------+
; Device                                                                     ; EPM7128SLC84-15 ;               ;
; Use smart compilation                                                      ; On              ; Off           ;
; Fitter Effort                                                              ; Standard Fit    ; Auto Fit      ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On              ; On            ;
; Enable compact report table                                                ; Off             ; Off           ;
; Optimize Multi-Corner Timing                                               ; Off             ; Off           ;
; Optimize Timing for ECOs                                                   ; Off             ; Off           ;
; Regenerate full fit report during ECO compiles                             ; Off             ; Off           ;
; Optimize IOC Register Placement for Timing                                 ; Normal          ; Normal        ;
; Fitter Initial Placement Seed                                              ; 1               ; 1             ;
; Slow Slew Rate                                                             ; Off             ; Off           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off             ; Off           ;
+----------------------------------------------------------------------------+-----------------+---------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 48          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-48        ;   0.0%      ;
+----------------------------+-------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in //wsl.localhost/Ubuntu/home/tomat/Zeal-8-bit-OS/target/z80mini/Hardware/Verilog/UART_poll/output_files/z80mini.pin.


+---------------------------------------------------+
; Fitter Resource Usage Summary                     ;
+------------------------------+--------------------+
; Resource                     ; Usage              ;
+------------------------------+--------------------+
; Logic cells                  ; 106 / 128 ( 83 % ) ;
; Registers                    ; 64 / 128 ( 50 % )  ;
; Number of pterms used        ; 309                ;
; I/O pins                     ; 65 / 68 ( 96 % )   ;
;     -- Clock pins            ; 1 / 2 ( 50 % )     ;
;     -- Dedicated input pins  ; 2 / 2 ( 100 % )    ;
;                              ;                    ;
; Global signals               ; 1                  ;
; Shareable expanders          ; 7 / 128 ( 5 % )    ;
; Parallel expanders           ; 7 / 120 ( 6 % )    ;
; Cells using turbo bit        ; 106 / 128 ( 83 % ) ;
; Maximum fan-out              ; 64                 ;
; Highest non-global fan-out   ; 57                 ;
; Total fan-out                ; 1113               ;
; Average fan-out              ; 6.25               ;
+------------------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                     ;
+----------+-------+----------+-----+-----------------------+--------------------+--------+----------------+--------------+----------------------+
; Name     ; Pin # ; I/O Bank ; LAB ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; I/O Standard ; Location assigned by ;
+----------+-------+----------+-----+-----------------------+--------------------+--------+----------------+--------------+----------------------+
; A[0]     ; 15    ; --       ; 2   ; 31                    ; 0                  ; no     ; no             ; TTL          ; User                 ;
; A[10]    ; 28    ; --       ; 3   ; 0                     ; 0                  ; no     ; no             ; TTL          ; User                 ;
; A[11]    ; 29    ; --       ; 3   ; 0                     ; 0                  ; no     ; no             ; TTL          ; User                 ;
; A[12]    ; 30    ; --       ; 3   ; 0                     ; 0                  ; no     ; no             ; TTL          ; User                 ;
; A[13]    ; 31    ; --       ; 3   ; 0                     ; 0                  ; no     ; no             ; TTL          ; User                 ;
; A[14]    ; 63    ; --       ; 7   ; 17                    ; 0                  ; no     ; no             ; TTL          ; User                 ;
; A[15]    ; 64    ; --       ; 7   ; 17                    ; 0                  ; no     ; no             ; TTL          ; User                 ;
; A[1]     ; 16    ; --       ; 2   ; 31                    ; 0                  ; no     ; no             ; TTL          ; User                 ;
; A[2]     ; 17    ; --       ; 2   ; 0                     ; 0                  ; no     ; no             ; TTL          ; User                 ;
; A[3]     ; 18    ; --       ; 2   ; 1                     ; 0                  ; no     ; no             ; TTL          ; User                 ;
; A[4]     ; 20    ; --       ; 2   ; 47                    ; 0                  ; no     ; no             ; TTL          ; User                 ;
; A[5]     ; 21    ; --       ; 2   ; 46                    ; 0                  ; no     ; no             ; TTL          ; User                 ;
; A[6]     ; 22    ; --       ; 2   ; 46                    ; 0                  ; no     ; no             ; TTL          ; User                 ;
; A[7]     ; 24    ; --       ; 3   ; 46                    ; 0                  ; no     ; no             ; TTL          ; User                 ;
; A[8]     ; 25    ; --       ; 3   ; 0                     ; 0                  ; no     ; no             ; TTL          ; User                 ;
; A[9]     ; 27    ; --       ; 3   ; 0                     ; 0                  ; no     ; no             ; TTL          ; User                 ;
; CLK50MHz ; 83    ; --       ; --  ; 64                    ; 0                  ; yes    ; no             ; TTL          ; User                 ;
; CONIRQ   ; 54    ; --       ; 6   ; 0                     ; 0                  ; no     ; no             ; TTL          ; User                 ;
; nHALT    ; 33    ; --       ; 4   ; 0                     ; 0                  ; no     ; no             ; TTL          ; User                 ;
; nIORQ    ; 35    ; --       ; 4   ; 38                    ; 0                  ; no     ; no             ; TTL          ; User                 ;
; nM1      ; 84    ; --       ; --  ; 10                    ; 0                  ; no     ; no             ; TTL          ; User                 ;
; nMREQ    ; 34    ; --       ; 4   ; 4                     ; 0                  ; no     ; no             ; TTL          ; User                 ;
; nRD      ; 36    ; --       ; 4   ; 3                     ; 0                  ; no     ; no             ; TTL          ; User                 ;
; nRES     ; 1     ; --       ; --  ; 1                     ; 0                  ; no     ; no             ; TTL          ; User                 ;
; nWR      ; 37    ; --       ; 4   ; 28                    ; 0                  ; no     ; no             ; TTL          ; User                 ;
+----------+-------+----------+-----+-----------------------+--------------------+--------+----------------+--------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                  ;
+----------+-------+----------+-----+-----------------+----------------+------------+---------------+--------------+----------------------+-------+----------------------+---------------------+
; Name     ; Pin # ; I/O Bank ; LAB ; Output Register ; Slow Slew Rate ; Open Drain ; TRI Primitive ; I/O Standard ; Location assigned by ; Load  ; Output Enable Source ; Output Enable Group ;
+----------+-------+----------+-----+-----------------+----------------+------------+---------------+--------------+----------------------+-------+----------------------+---------------------+
; CONCLK   ; 49    ; --       ; 5   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; CPUCLK   ; 46    ; --       ; 5   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; EXT_A[0] ; 55    ; --       ; 6   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; EXT_A[1] ; 56    ; --       ; 6   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; EXT_A[2] ; 57    ; --       ; 6   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; EXT_A[3] ; 58    ; --       ; 6   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; EXT_A[4] ; 60    ; --       ; 6   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; EXT_A[5] ; 61    ; --       ; 6   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; RESET    ; 45    ; --       ; 5   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; TCLK     ; 48    ; --       ; 5   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; nCONCS   ; 52    ; --       ; 5   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; nRAMCS   ; 51    ; --       ; 5   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; nRESET   ; 44    ; --       ; 5   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; nROMCS   ; 50    ; --       ; 5   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
+----------+-------+----------+-----+-----------------+----------------+------------+---------------+--------------+----------------------+-------+----------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                           ;
+----------+-------+----------+-----+-----------------------+--------------------+--------+----------------+-----------------+----------------+------------+--------------+----------------------+-------+---------------------------------------+---------------------+
; Name     ; Pin # ; I/O Bank ; LAB ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Slow Slew Rate ; Open Drain ; I/O Standard ; Location assigned by ; Load  ; Output Enable Source                  ; Output Enable Group ;
+----------+-------+----------+-----+-----------------------+--------------------+--------+----------------+-----------------+----------------+------------+--------------+----------------------+-------+---------------------------------------+---------------------+
; D[0]     ; 4     ; --       ; 1   ; 5                     ; 0                  ; no     ; no             ; no              ; no             ; no         ; TTL          ; User                 ; 10 pF ; D[7]~74                               ; -                   ;
; D[1]     ; 5     ; --       ; 1   ; 5                     ; 0                  ; no     ; no             ; no              ; no             ; no         ; TTL          ; User                 ; 10 pF ; D[7]~74                               ; -                   ;
; D[2]     ; 6     ; --       ; 1   ; 4                     ; 0                  ; no     ; no             ; no              ; no             ; no         ; TTL          ; User                 ; 10 pF ; D[7]~74                               ; -                   ;
; D[3]     ; 8     ; --       ; 1   ; 4                     ; 0                  ; no     ; no             ; no              ; no             ; no         ; TTL          ; User                 ; 10 pF ; D[7]~74                               ; -                   ;
; D[4]     ; 9     ; --       ; 1   ; 5                     ; 0                  ; no     ; no             ; no              ; no             ; no         ; TTL          ; User                 ; 10 pF ; D[7]~74                               ; -                   ;
; D[5]     ; 10    ; --       ; 1   ; 4                     ; 0                  ; no     ; no             ; no              ; no             ; no         ; TTL          ; User                 ; 10 pF ; D[7]~74                               ; -                   ;
; D[6]     ; 11    ; --       ; 1   ; 0                     ; 0                  ; no     ; no             ; no              ; no             ; no         ; TTL          ; User                 ; 10 pF ; D[7]~74                               ; -                   ;
; D[7]     ; 12    ; --       ; 1   ; 0                     ; 0                  ; no     ; no             ; no              ; no             ; no         ; TTL          ; User                 ; 10 pF ; D[7]~74                               ; -                   ;
; E        ; 70    ; --       ; 7   ; 0                     ; 0                  ; no     ; no             ; no              ; no             ; no         ; TTL          ; User                 ; 10 pF ; -                                     ; -                   ;
; EXT_P[0] ; 73    ; --       ; 8   ; 0                     ; 0                  ; no     ; no             ; no              ; no             ; yes        ; TTL          ; User                 ; 10 pF ; ~GND~0 (inverted)                     ; -                   ;
; EXT_P[1] ; 74    ; --       ; 8   ; 0                     ; 0                  ; no     ; no             ; no              ; no             ; yes        ; TTL          ; User                 ; 10 pF ; ~GND~1 (inverted)                     ; -                   ;
; EXT_P[2] ; 75    ; --       ; 8   ; 0                     ; 0                  ; no     ; no             ; no              ; no             ; yes        ; TTL          ; User                 ; 10 pF ; s_tx (inverted)                       ; -                   ;
; EXT_P[3] ; 76    ; --       ; 8   ; 1                     ; 0                  ; no     ; no             ; no              ; no             ; yes        ; TTL          ; User                 ; 10 pF ; ~VCC~2 (inverted)                     ; -                   ;
; EXT_P[4] ; 77    ; --       ; 8   ; 1                     ; 0                  ; no     ; no             ; no              ; no             ; yes        ; TTL          ; User                 ; 10 pF ; ~VCC~3 (inverted)                     ; -                   ;
; EXT_P[5] ; 79    ; --       ; 8   ; 1                     ; 0                  ; no     ; no             ; no              ; no             ; yes        ; TTL          ; User                 ; 10 pF ; sda (inverted)                        ; -                   ;
; EXT_P[6] ; 80    ; --       ; 8   ; 0                     ; 0                  ; no     ; no             ; no              ; no             ; yes        ; TTL          ; User                 ; 10 pF ; scl (inverted)                        ; -                   ;
; EXT_P[7] ; 81    ; --       ; 8   ; 1                     ; 0                  ; no     ; no             ; no              ; no             ; yes        ; TTL          ; User                 ; 10 pF ; ~VCC~4 (inverted)                     ; -                   ;
; RS       ; 68    ; --       ; 7   ; 0                     ; 0                  ; no     ; no             ; no              ; no             ; no         ; TTL          ; User                 ; 10 pF ; -                                     ; -                   ;
; RW       ; 69    ; --       ; 7   ; 0                     ; 0                  ; no     ; no             ; no              ; no             ; no         ; TTL          ; User                 ; 10 pF ; -                                     ; -                   ;
; nINT     ; 40    ; --       ; 4   ; 0                     ; 0                  ; no     ; no             ; no              ; no             ; yes        ; TTL          ; User                 ; 10 pF ; PS2_receiver:ps2r|ps2_done (inverted) ; -                   ;
; nNMI     ; 41    ; --       ; 4   ; 0                     ; 0                  ; no     ; no             ; no              ; no             ; yes        ; TTL          ; User                 ; 10 pF ; ~VCC~1 (inverted)                     ; -                   ;
; nWAIT    ; 39    ; --       ; 4   ; 0                     ; 0                  ; no     ; no             ; no              ; no             ; yes        ; TTL          ; User                 ; 10 pF ; ~VCC~0 (inverted)                     ; -                   ;
+----------+-------+----------+-----+-----------------------+--------------------+--------+----------------+-----------------+----------------+------------+--------------+----------------------+-------+---------------------------------------+---------------------+


+-------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                      ;
+----------+------------+----------+----------------+--------+--------------+---------+-----------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage ; Dir.   ; I/O Standard ; Voltage ; User Assignment ;
+----------+------------+----------+----------------+--------+--------------+---------+-----------------+
; 1        ; 0          ; --       ; nRES           ; input  ; TTL          ;         ; Y               ;
; 2        ; 1          ; --       ; GND+           ;        ;              ;         ;                 ;
; 3        ; 2          ; --       ; VCCINT         ; power  ;              ; 5.0V    ;                 ;
; 4        ; 3          ; --       ; D[0]           ; bidir  ; TTL          ;         ; Y               ;
; 5        ; 4          ; --       ; D[1]           ; bidir  ; TTL          ;         ; Y               ;
; 6        ; 5          ; --       ; D[2]           ; bidir  ; TTL          ;         ; Y               ;
; 7        ; 6          ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 8        ; 7          ; --       ; D[3]           ; bidir  ; TTL          ;         ; Y               ;
; 9        ; 8          ; --       ; D[4]           ; bidir  ; TTL          ;         ; Y               ;
; 10       ; 9          ; --       ; D[5]           ; bidir  ; TTL          ;         ; Y               ;
; 11       ; 10         ; --       ; D[6]           ; bidir  ; TTL          ;         ; Y               ;
; 12       ; 11         ; --       ; D[7]           ; bidir  ; TTL          ;         ; Y               ;
; 13       ; 12         ; --       ; VCCIO          ; power  ;              ; 5.0V    ;                 ;
; 14       ; 13         ; --       ; TDI            ; input  ; TTL          ;         ; N               ;
; 15       ; 14         ; --       ; A[0]           ; input  ; TTL          ;         ; Y               ;
; 16       ; 15         ; --       ; A[1]           ; input  ; TTL          ;         ; Y               ;
; 17       ; 16         ; --       ; A[2]           ; input  ; TTL          ;         ; Y               ;
; 18       ; 17         ; --       ; A[3]           ; input  ; TTL          ;         ; Y               ;
; 19       ; 18         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 20       ; 19         ; --       ; A[4]           ; input  ; TTL          ;         ; Y               ;
; 21       ; 20         ; --       ; A[5]           ; input  ; TTL          ;         ; Y               ;
; 22       ; 21         ; --       ; A[6]           ; input  ; TTL          ;         ; Y               ;
; 23       ; 22         ; --       ; TMS            ; input  ; TTL          ;         ; N               ;
; 24       ; 23         ; --       ; A[7]           ; input  ; TTL          ;         ; Y               ;
; 25       ; 24         ; --       ; A[8]           ; input  ; TTL          ;         ; Y               ;
; 26       ; 25         ; --       ; VCCIO          ; power  ;              ; 5.0V    ;                 ;
; 27       ; 26         ; --       ; A[9]           ; input  ; TTL          ;         ; Y               ;
; 28       ; 27         ; --       ; A[10]          ; input  ; TTL          ;         ; Y               ;
; 29       ; 28         ; --       ; A[11]          ; input  ; TTL          ;         ; Y               ;
; 30       ; 29         ; --       ; A[12]          ; input  ; TTL          ;         ; Y               ;
; 31       ; 30         ; --       ; A[13]          ; input  ; TTL          ;         ; Y               ;
; 32       ; 31         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 33       ; 32         ; --       ; nHALT          ; input  ; TTL          ;         ; Y               ;
; 34       ; 33         ; --       ; nMREQ          ; input  ; TTL          ;         ; Y               ;
; 35       ; 34         ; --       ; nIORQ          ; input  ; TTL          ;         ; Y               ;
; 36       ; 35         ; --       ; nRD            ; input  ; TTL          ;         ; Y               ;
; 37       ; 36         ; --       ; nWR            ; input  ; TTL          ;         ; Y               ;
; 38       ; 37         ; --       ; VCCIO          ; power  ;              ; 5.0V    ;                 ;
; 39       ; 38         ; --       ; nWAIT          ; bidir  ; TTL          ;         ; Y               ;
; 40       ; 39         ; --       ; nINT           ; bidir  ; TTL          ;         ; Y               ;
; 41       ; 40         ; --       ; nNMI           ; bidir  ; TTL          ;         ; Y               ;
; 42       ; 41         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 43       ; 42         ; --       ; VCCINT         ; power  ;              ; 5.0V    ;                 ;
; 44       ; 43         ; --       ; nRESET         ; output ; TTL          ;         ; Y               ;
; 45       ; 44         ; --       ; RESET          ; output ; TTL          ;         ; Y               ;
; 46       ; 45         ; --       ; CPUCLK         ; output ; TTL          ;         ; Y               ;
; 47       ; 46         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 48       ; 47         ; --       ; TCLK           ; output ; TTL          ;         ; Y               ;
; 49       ; 48         ; --       ; CONCLK         ; output ; TTL          ;         ; Y               ;
; 50       ; 49         ; --       ; nROMCS         ; output ; TTL          ;         ; Y               ;
; 51       ; 50         ; --       ; nRAMCS         ; output ; TTL          ;         ; Y               ;
; 52       ; 51         ; --       ; nCONCS         ; output ; TTL          ;         ; Y               ;
; 53       ; 52         ; --       ; VCCIO          ; power  ;              ; 5.0V    ;                 ;
; 54       ; 53         ; --       ; CONIRQ         ; input  ; TTL          ;         ; Y               ;
; 55       ; 54         ; --       ; EXT_A[0]       ; output ; TTL          ;         ; Y               ;
; 56       ; 55         ; --       ; EXT_A[1]       ; output ; TTL          ;         ; Y               ;
; 57       ; 56         ; --       ; EXT_A[2]       ; output ; TTL          ;         ; Y               ;
; 58       ; 57         ; --       ; EXT_A[3]       ; output ; TTL          ;         ; Y               ;
; 59       ; 58         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 60       ; 59         ; --       ; EXT_A[4]       ; output ; TTL          ;         ; Y               ;
; 61       ; 60         ; --       ; EXT_A[5]       ; output ; TTL          ;         ; Y               ;
; 62       ; 61         ; --       ; TCK            ; input  ; TTL          ;         ; N               ;
; 63       ; 62         ; --       ; A[14]          ; input  ; TTL          ;         ; Y               ;
; 64       ; 63         ; --       ; A[15]          ; input  ; TTL          ;         ; Y               ;
; 65       ; 64         ; --       ; RESERVED_INPUT ;        ;              ;         ;                 ;
; 66       ; 65         ; --       ; VCCIO          ; power  ;              ; 5.0V    ;                 ;
; 67       ; 66         ; --       ; RESERVED_INPUT ;        ;              ;         ;                 ;
; 68       ; 67         ; --       ; RS             ; bidir  ; TTL          ;         ; Y               ;
; 69       ; 68         ; --       ; RW             ; bidir  ; TTL          ;         ; Y               ;
; 70       ; 69         ; --       ; E              ; bidir  ; TTL          ;         ; Y               ;
; 71       ; 70         ; --       ; TDO            ; output ; TTL          ;         ; N               ;
; 72       ; 71         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 73       ; 72         ; --       ; EXT_P[0]       ; bidir  ; TTL          ;         ; Y               ;
; 74       ; 73         ; --       ; EXT_P[1]       ; bidir  ; TTL          ;         ; Y               ;
; 75       ; 74         ; --       ; EXT_P[2]       ; bidir  ; TTL          ;         ; Y               ;
; 76       ; 75         ; --       ; EXT_P[3]       ; bidir  ; TTL          ;         ; Y               ;
; 77       ; 76         ; --       ; EXT_P[4]       ; bidir  ; TTL          ;         ; Y               ;
; 78       ; 77         ; --       ; VCCIO          ; power  ;              ; 5.0V    ;                 ;
; 79       ; 78         ; --       ; EXT_P[5]       ; bidir  ; TTL          ;         ; Y               ;
; 80       ; 79         ; --       ; EXT_P[6]       ; bidir  ; TTL          ;         ; Y               ;
; 81       ; 80         ; --       ; EXT_P[7]       ; bidir  ; TTL          ;         ; Y               ;
; 82       ; 81         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 83       ; 82         ; --       ; CLK50MHz       ; input  ; TTL          ;         ; Y               ;
; 84       ; 83         ; --       ; nM1            ; input  ; TTL          ;         ; Y               ;
+----------+------------+----------+----------------+--------+--------------+---------+-----------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------+
; I/O Standard                                                                                     ;
+--------------+------------+----------------------+-------------------+-------------------+-------+
; I/O Standard ; Input Vref ; Dedicated Input Pins ; Pins in I/O Bank1 ; Pins in I/O Bank2 ; Total ;
+--------------+------------+----------------------+-------------------+-------------------+-------+
; TTL          ; -          ; 3                    ; 0                 ; 0                 ; 3     ;
+--------------+------------+----------------------+-------------------+-------------------+-------+


+------------------------------------------------------------------------+
; Dedicated Inputs I/O                                                   ;
+----------+-------+-------+-------+--------------+------------+---------+
; Name     ; Pin # ; Type  ; VCCIO ; I/O Standard ; Input Vref ; Current ;
+----------+-------+-------+-------+--------------+------------+---------+
; CLK50MHz ; 83    ; Input ; --    ; TTL          ; -          ; 0 mA    ;
; nM1      ; 84    ; Input ; --    ; TTL          ; -          ; 0 mA    ;
; nRES     ; 1     ; Input ; --    ; TTL          ; -          ; 0 mA    ;
+----------+-------+-------+-------+--------------+------------+---------+


+-----------------------------------------------+
; Output Pin Default Load For Reported TCO      ;
+--------------+-------+------------------------+
; I/O Standard ; Load  ; Termination Resistance ;
+--------------+-------+------------------------+
; 3.3-V LVTTL  ; 10 pF ; Not Available          ;
; 3.3-V LVCMOS ; 10 pF ; Not Available          ;
; TTL          ; 10 pF ; Not Available          ;
+--------------+-------+------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                     ;
+---------------------------------------+------------+------+----------------------------------------------------------------+--------------+
; Compilation Hierarchy Node            ; Macrocells ; Pins ; Full Hierarchy Name                                            ; Library Name ;
+---------------------------------------+------------+------+----------------------------------------------------------------+--------------+
; |z80mini                              ; 106        ; 65   ; |z80mini                                                       ; work         ;
;    |PS2_receiver:ps2r|                ; 28         ; 0    ; |z80mini|PS2_receiver:ps2r                                     ; work         ;
;    |frequency_generator:fg0|          ; 11         ; 0    ; |z80mini|frequency_generator:fg0                               ; work         ;
;       |lpm_counter:con_counter_rtl_0| ; 6          ; 0    ; |z80mini|frequency_generator:fg0|lpm_counter:con_counter_rtl_0 ; work         ;
;    |signal_conditioner:res_con|       ; 2          ; 0    ; |z80mini|signal_conditioner:res_con                            ; work         ;
+---------------------------------------+------------+------+----------------------------------------------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                               ;
+----------------------------------------+----------+---------+--------------+--------+----------------------+------------------+
; Name                                   ; Location ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ;
+----------------------------------------+----------+---------+--------------+--------+----------------------+------------------+
; A[0]                                   ; PIN_15   ; 31      ; Clock enable ; no     ; --                   ; --               ;
; A[1]                                   ; PIN_16   ; 31      ; Clock enable ; no     ; --                   ; --               ;
; A[4]                                   ; PIN_20   ; 47      ; Clock enable ; no     ; --                   ; --               ;
; A[5]                                   ; PIN_21   ; 46      ; Clock enable ; no     ; --                   ; --               ;
; A[6]                                   ; PIN_22   ; 46      ; Clock enable ; no     ; --                   ; --               ;
; A[7]                                   ; PIN_24   ; 46      ; Clock enable ; no     ; --                   ; --               ;
; CLK50MHz                               ; PIN_83   ; 64      ; Clock        ; yes    ; On                   ; --               ;
; frequency_generator:fg0|cpu_counter[0] ; LC112    ; 56      ; Clock enable ; no     ; --                   ; --               ;
; frequency_generator:fg0|cpu_counter[1] ; LC69     ; 56      ; Clock enable ; no     ; --                   ; --               ;
; frequency_generator:fg0|cpu_counter[2] ; LC35     ; 57      ; Clock enable ; no     ; --                   ; --               ;
; nIORQ                                  ; PIN_35   ; 38      ; Clock enable ; no     ; --                   ; --               ;
; nWR                                    ; PIN_37   ; 28      ; Clock enable ; no     ; --                   ; --               ;
; signal_conditioner:res_con|sig_out     ; LC65     ; 54      ; Clock enable ; no     ; --                   ; --               ;
+----------------------------------------+----------+---------+--------------+--------+----------------------+------------------+


+-------------------------------------------------------------------------+
; Global & Other Fast Signals                                             ;
+----------+----------+---------+----------------------+------------------+
; Name     ; Location ; Fan-Out ; Global Resource Used ; Global Line Name ;
+----------+----------+---------+----------------------+------------------+
; CLK50MHz ; PIN_83   ; 64      ; On                   ; --               ;
+----------+----------+---------+----------------------+------------------+


+----------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                            ;
+------------------------------------------------------------------+---------+
; Name                                                             ; Fan-Out ;
+------------------------------------------------------------------+---------+
; frequency_generator:fg0|cpu_counter[2]                           ; 57      ;
; frequency_generator:fg0|cpu_counter[0]                           ; 56      ;
; frequency_generator:fg0|cpu_counter[1]                           ; 56      ;
; signal_conditioner:res_con|sig_out                               ; 54      ;
; A[4]                                                             ; 47      ;
; A[7]                                                             ; 46      ;
; A[6]                                                             ; 46      ;
; A[5]                                                             ; 46      ;
; nIORQ                                                            ; 38      ;
; A[0]                                                             ; 31      ;
; A[1]                                                             ; 31      ;
; nWR                                                              ; 28      ;
; PS2_receiver:ps2r|klatch[0]                                      ; 26      ;
; PS2_receiver:ps2r|klatch[1]                                      ; 25      ;
; PS2_receiver:ps2r|kbusy                                          ; 24      ;
; A[15]                                                            ; 17      ;
; A[14]                                                            ; 17      ;
; PS2_receiver:ps2r|kcount[0]                                      ; 15      ;
; PS2_receiver:ps2r|kcount[1]                                      ; 14      ;
; PS2_receiver:ps2r|kcount[2]                                      ; 13      ;
; PS2_receiver:ps2r|kcount[3]                                      ; 12      ;
; nM1                                                              ; 10      ;
; frequency_generator:fg0|lpm_counter:con_counter_rtl_0|dffs[0]    ; 8       ;
; frequency_generator:fg0|lpm_counter:con_counter_rtl_0|dffs[1]    ; 8       ;
; frequency_generator:fg0|lpm_counter:con_counter_rtl_0|dffs[3]    ; 8       ;
; frequency_generator:fg0|lpm_counter:con_counter_rtl_0|dffs[4]    ; 8       ;
; frequency_generator:fg0|lpm_counter:con_counter_rtl_0|dffs[5]    ; 8       ;
; D[7]~74                                                          ; 8       ;
; mapper[3][5]                                                     ; 7       ;
; mapper[1][5]                                                     ; 7       ;
; mapper[2][5]                                                     ; 7       ;
; mapper[0][5]                                                     ; 7       ;
; frequency_generator:fg0|lpm_counter:con_counter_rtl_0|dffs[2]    ; 7       ;
; mapper[1][4]                                                     ; 6       ;
; mapper[3][4]                                                     ; 6       ;
; mapper[2][4]                                                     ; 6       ;
; mapper[0][4]                                                     ; 6       ;
; D[4]~4                                                           ; 5       ;
; D[1]~1                                                           ; 5       ;
; D[0]~0                                                           ; 5       ;
; PS2_receiver:ps2r|kin[7]                                         ; 5       ;
; PS2_receiver:ps2r|kin[5]                                         ; 5       ;
; PS2_receiver:ps2r|kin[4]                                         ; 5       ;
; PS2_receiver:ps2r|kin[3]                                         ; 5       ;
; PS2_receiver:ps2r|kin[1]                                         ; 5       ;
; mapper[1][3]                                                     ; 5       ;
; mapper[3][3]                                                     ; 5       ;
; mapper[2][3]                                                     ; 5       ;
; mapper[0][3]                                                     ; 5       ;
; mapper[3][2]                                                     ; 5       ;
; mapper[1][2]                                                     ; 5       ;
; mapper[2][2]                                                     ; 5       ;
; mapper[0][2]                                                     ; 5       ;
; mapper[1][1]                                                     ; 5       ;
; mapper[3][1]                                                     ; 5       ;
; mapper[2][1]                                                     ; 5       ;
; mapper[0][1]                                                     ; 5       ;
; mapper[3][0]                                                     ; 5       ;
; mapper[1][0]                                                     ; 5       ;
; mapper[2][0]                                                     ; 5       ;
; mapper[0][0]                                                     ; 5       ;
; D[5]~5                                                           ; 4       ;
; D[3]~3                                                           ; 4       ;
; D[2]~2                                                           ; 4       ;
; nMREQ                                                            ; 4       ;
; PS2_receiver:ps2r|kin[6]                                         ; 4       ;
; PS2_receiver:ps2r|kin[2]                                         ; 4       ;
; PS2_receiver:ps2r|kin[0]                                         ; 4       ;
; nRD                                                              ; 3       ;
; PS2_receiver:ps2r|kin[8]                                         ; 3       ;
; PS2_receiver:ps2r|ps2_done                                       ; 3       ;
; Equal3~4sexpand0                                                 ; 2       ;
; PS2_receiver:ps2r|ps2_out[7]                                     ; 2       ;
; PS2_receiver:ps2r|ps2_out[6]                                     ; 2       ;
; PS2_receiver:ps2r|ps2_out[5]                                     ; 2       ;
; PS2_receiver:ps2r|ps2_out[4]                                     ; 2       ;
; PS2_receiver:ps2r|ps2_out[3]                                     ; 2       ;
; PS2_receiver:ps2r|ps2_out[2]                                     ; 2       ;
; PS2_receiver:ps2r|ps2_out[1]                                     ; 2       ;
; PS2_receiver:ps2r|ps2_out[0]                                     ; 2       ;
; D[5]~154                                                         ; 1       ;
; D[1]~153                                                         ; 1       ;
; EXT_P[7]~7                                                       ; 1       ;
; EXT_P[5]~5                                                       ; 1       ;
; EXT_P[4]~4                                                       ; 1       ;
; EXT_P[3]~3                                                       ; 1       ;
; nRES                                                             ; 1       ;
; A[3]                                                             ; 1       ;
; PS2_receiver:ps2r|ps2_out~23sexp                                 ; 1       ;
; ~VCC~4                                                           ; 1       ;
; ~VCC~3                                                           ; 1       ;
; ~VCC~2                                                           ; 1       ;
; ~GND~1                                                           ; 1       ;
; ~GND~0                                                           ; 1       ;
; ~VCC~1                                                           ; 1       ;
; ~VCC~0                                                           ; 1       ;
; PS2_receiver:ps2r|WideXor0~23                                    ; 1       ;
; D[5]~150                                                         ; 1       ;
; D[4]~147                                                         ; 1       ;
; D[3]~145                                                         ; 1       ;
; D[2]~143                                                         ; 1       ;
; D[1]~138                                                         ; 1       ;
; D[0]~135                                                         ; 1       ;
; scl                                                              ; 1       ;
; sda                                                              ; 1       ;
; s_tx                                                             ; 1       ;
; div                                                              ; 1       ;
; PS2_receiver:ps2r|WideXor0~16                                    ; 1       ;
; PS2_receiver:ps2r|WideXor0~9                                     ; 1       ;
; PS2_receiver:ps2r|WideXor0~8                                     ; 1       ;
; PS2_receiver:ps2r|WideXor0~7                                     ; 1       ;
; frequency_generator:fg0|t                                        ; 1       ;
; frequency_generator:fg0|lpm_counter:con_counter_rtl_0|dffs[2]~34 ; 1       ;
; frequency_generator:fg0|lpm_counter:con_counter_rtl_0|dffs[2]~33 ; 1       ;
; frequency_generator:fg0|lpm_counter:con_counter_rtl_0|dffs[2]~32 ; 1       ;
; vid_nrd~5                                                        ; 1       ;
; vid_nwr~10                                                       ; 1       ;
; D[7]~124                                                         ; 1       ;
; D[6]~119                                                         ; 1       ;
; D[5]~115                                                         ; 1       ;
; D[4]~108                                                         ; 1       ;
; D[3]~102                                                         ; 1       ;
; D[3]~97                                                          ; 1       ;
; D[2]~91                                                          ; 1       ;
; D[2]~86                                                          ; 1       ;
; D[1]~80                                                          ; 1       ;
; D[0]~69                                                          ; 1       ;
; Mux0~14                                                          ; 1       ;
; Mux1~14                                                          ; 1       ;
; Mux2~14                                                          ; 1       ;
; Mux3~14                                                          ; 1       ;
; Mux4~14                                                          ; 1       ;
; Mux5~14                                                          ; 1       ;
; nROMCS~7                                                         ; 1       ;
; nRAMCS~6                                                         ; 1       ;
; nCONCS~7                                                         ; 1       ;
; signal_conditioner:res_con|sig_out~1                             ; 1       ;
; frequency_generator:fg0|LessThan2~9                              ; 1       ;
+------------------------------------------------------------------+---------+


+--------------------------------------------------+
; Other Routing Usage Summary                      ;
+-----------------------------+--------------------+
; Other Routing Resource Type ; Usage              ;
+-----------------------------+--------------------+
; Output enables              ; 1 / 6 ( 17 % )     ;
; PIA buffers                 ; 226 / 288 ( 78 % ) ;
; PIAs                        ; 258 / 288 ( 90 % ) ;
+-----------------------------+--------------------+


+-----------------------------------------------------------------------------+
; LAB External Interconnect                                                   ;
+-----------------------------------------------+-----------------------------+
; LAB External Interconnects  (Average = 32.25) ; Number of LABs  (Total = 8) ;
+-----------------------------------------------+-----------------------------+
; 0 - 2                                         ; 0                           ;
; 3 - 5                                         ; 0                           ;
; 6 - 8                                         ; 0                           ;
; 9 - 11                                        ; 0                           ;
; 12 - 14                                       ; 0                           ;
; 15 - 17                                       ; 0                           ;
; 18 - 20                                       ; 0                           ;
; 21 - 23                                       ; 0                           ;
; 24 - 26                                       ; 0                           ;
; 27 - 29                                       ; 0                           ;
; 30 - 32                                       ; 4                           ;
; 33 - 35                                       ; 4                           ;
+-----------------------------------------------+-----------------------------+


+-----------------------------------------------------------------------+
; LAB Macrocells                                                        ;
+-----------------------------------------+-----------------------------+
; Number of Macrocells  (Average = 13.25) ; Number of LABs  (Total = 8) ;
+-----------------------------------------+-----------------------------+
; 0                                       ; 0                           ;
; 1                                       ; 0                           ;
; 2                                       ; 0                           ;
; 3                                       ; 0                           ;
; 4                                       ; 1                           ;
; 5                                       ; 0                           ;
; 6                                       ; 0                           ;
; 7                                       ; 0                           ;
; 8                                       ; 0                           ;
; 9                                       ; 0                           ;
; 10                                      ; 1                           ;
; 11                                      ; 0                           ;
; 12                                      ; 1                           ;
; 13                                      ; 0                           ;
; 14                                      ; 0                           ;
; 15                                      ; 0                           ;
; 16                                      ; 5                           ;
+-----------------------------------------+-----------------------------+


+---------------------------------------------------------+
; Parallel Expander                                       ;
+--------------------------+------------------------------+
; Parallel Expander Length ; Number of Parallel Expanders ;
+--------------------------+------------------------------+
; 0                        ; 0                            ;
; 1                        ; 7                            ;
+--------------------------+------------------------------+


+-------------------------------------------------------------------------------+
; Shareable Expander                                                            ;
+-------------------------------------------------+-----------------------------+
; Number of shareable expanders  (Average = 0.88) ; Number of LABs  (Total = 4) ;
+-------------------------------------------------+-----------------------------+
; 0                                               ; 4                           ;
; 1                                               ; 2                           ;
; 2                                               ; 1                           ;
; 3                                               ; 1                           ;
+-------------------------------------------------+-----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Logic Cell Interconnection                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LAB ; Logic Cell ; Input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Output                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;  A  ; LC2        ; D[1]~138, mapper[2][1], A[14], A[15], A[4], mapper[3][1], mapper[1][1], nIORQ, nM1, PS2_receiver:ps2r|ps2_out[1]                                                                                                                                                                                                                                                                                                                                                                                             ; D[1]~153                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;  A  ; LC3        ; nIORQ, nM1, PS2_receiver:ps2r|ps2_out[7], A[4], A[6], A[7], A[5], A[0], A[1], PS2_receiver:ps2r|ps2_done                                                                                                                                                                                                                                                                                                                                                                                                     ; D[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;  A  ; LC1        ; A[6], A[7], A[5], mapper[0][1], A[14], A[15], A[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; D[1]~80                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;  A  ; LC6        ; D[5]~115                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; D[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;  A  ; LC13       ; nIORQ, PS2_receiver:ps2r|ps2_out[2], D[2]~86, nM1, A[7], A[4], A[5], A[6], Equal3~4sexpand0                                                                                                                                                                                                                                                                                                                                                                                                                  ; D[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;  A  ; LC7        ; nIORQ, nM1, PS2_receiver:ps2r|ps2_out[4], A[6], A[7], A[5], A[4]                                                                                                                                                                                                                                                                                                                                                                                                                                             ; D[4]~108                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;  A  ; LC11       ; nIORQ, PS2_receiver:ps2r|ps2_out[3], D[3]~97, nM1, A[7], A[4], A[5], A[6], Equal3~4sexpand0                                                                                                                                                                                                                                                                                                                                                                                                                  ; D[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;  A  ; LC14       ; D[1]~80                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; D[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;  A  ; LC8        ; D[4]~147, mapper[0][4], mapper[3][4], mapper[1][4], mapper[2][4], A[6], A[7], A[5], A[4], A[14], A[15]                                                                                                                                                                                                                                                                                                                                                                                                       ; D[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;  A  ; LC15       ; nIORQ, nM1, PS2_receiver:ps2r|ps2_out[0], A[6], A[7], A[5], A[4]                                                                                                                                                                                                                                                                                                                                                                                                                                             ; D[0]~69                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;  A  ; LC5        ; nIORQ, nM1, PS2_receiver:ps2r|ps2_out[6], A[6], A[7], A[5], A[4]                                                                                                                                                                                                                                                                                                                                                                                                                                             ; D[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;  A  ; LC16       ; D[0]~135, mapper[0][0], mapper[1][0], mapper[2][0], A[6], A[7], A[5], mapper[3][0], A[4], A[14], A[15]                                                                                                                                                                                                                                                                                                                                                                                                       ; D[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;  B  ; LC26       ; CLK50MHz, D[2], A[5], A[4], A[6], A[7], frequency_generator:fg0|cpu_counter[1], frequency_generator:fg0|cpu_counter[0], frequency_generator:fg0|cpu_counter[2], nWR, nIORQ, A[1], A[0], signal_conditioner:res_con|sig_out, mapper[3][2]                                                                                                                                                                                                                                                                     ; Mux3~14, D[2]~86, vid_nwr~10, vid_nrd~5, mapper[3][2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  B  ; LC25       ; CLK50MHz, signal_conditioner:res_con|sig_out, mapper[3][1], D[1], A[5], A[4], A[6], A[7], frequency_generator:fg0|cpu_counter[1], frequency_generator:fg0|cpu_counter[0], frequency_generator:fg0|cpu_counter[2], nWR, nIORQ, A[1], A[0]                                                                                                                                                                                                                                                                     ; Mux4~14, D[1]~80, vid_nwr~10, vid_nrd~5, mapper[3][1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  B  ; LC30       ; CLK50MHz, D[1], A[5], A[4], A[6], A[7], frequency_generator:fg0|cpu_counter[1], frequency_generator:fg0|cpu_counter[0], frequency_generator:fg0|cpu_counter[2], nWR, nIORQ, A[0], A[1], signal_conditioner:res_con|sig_out, mapper[1][1]                                                                                                                                                                                                                                                                     ; Mux4~14, D[1]~80, vid_nwr~10, vid_nrd~5, mapper[1][1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  B  ; LC20       ; CLK50MHz, D[4], A[1], A[0], A[5], A[4], A[6], A[7], frequency_generator:fg0|cpu_counter[1], frequency_generator:fg0|cpu_counter[0], frequency_generator:fg0|cpu_counter[2], nWR, nIORQ, signal_conditioner:res_con|sig_out, mapper[0][4]                                                                                                                                                                                                                                                                     ; nROMCS~7, Mux1~14, D[4]~108, vid_nwr~10, vid_nrd~5, mapper[0][4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;  B  ; LC22       ; CLK50MHz, D[2], A[1], A[0], A[5], A[4], A[6], A[7], frequency_generator:fg0|cpu_counter[1], frequency_generator:fg0|cpu_counter[0], frequency_generator:fg0|cpu_counter[2], nWR, nIORQ, signal_conditioner:res_con|sig_out, mapper[2][2]                                                                                                                                                                                                                                                                     ; Mux3~14, D[2]~86, vid_nwr~10, vid_nrd~5, mapper[2][2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  B  ; LC21       ; CLK50MHz, D[2], A[5], A[4], A[6], A[7], frequency_generator:fg0|cpu_counter[1], frequency_generator:fg0|cpu_counter[0], frequency_generator:fg0|cpu_counter[2], nWR, nIORQ, A[0], A[1], signal_conditioner:res_con|sig_out, mapper[1][2]                                                                                                                                                                                                                                                                     ; Mux3~14, D[2]~86, vid_nwr~10, vid_nrd~5, mapper[1][2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  B  ; LC31       ; CLK50MHz, D[5], A[1], A[0], A[5], A[4], A[6], A[7], frequency_generator:fg0|cpu_counter[1], frequency_generator:fg0|cpu_counter[0], frequency_generator:fg0|cpu_counter[2], nWR, nIORQ, signal_conditioner:res_con|sig_out, mapper[0][5]                                                                                                                                                                                                                                                                     ; nRAMCS~6, nROMCS~7, Mux0~14, D[5]~115, vid_nwr~10, vid_nrd~5, mapper[0][5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;  B  ; LC17       ; CLK50MHz, signal_conditioner:res_con|sig_out, mapper[2][5], D[5], A[1], A[0], A[5], A[4], A[6], A[7], frequency_generator:fg0|cpu_counter[1], frequency_generator:fg0|cpu_counter[0], frequency_generator:fg0|cpu_counter[2], nWR, nIORQ                                                                                                                                                                                                                                                                     ; nRAMCS~6, nROMCS~7, Mux0~14, D[5]~115, vid_nwr~10, vid_nrd~5, mapper[2][5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;  B  ; LC23       ; CLK50MHz, signal_conditioner:res_con|sig_out, mapper[1][5], D[5], A[5], A[4], A[6], A[7], frequency_generator:fg0|cpu_counter[1], frequency_generator:fg0|cpu_counter[0], frequency_generator:fg0|cpu_counter[2], nWR, nIORQ, A[0], A[1]                                                                                                                                                                                                                                                                     ; nRAMCS~6, nROMCS~7, Mux0~14, D[5]~115, vid_nwr~10, vid_nrd~5, mapper[1][5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;  B  ; LC32       ; nM1, nIORQ, A[5], A[6], A[7], nRD, A[4], A[0], A[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; D[0], D[1], D[2], D[3], D[4], D[5], D[6], D[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  B  ; LC24       ; CLK50MHz, signal_conditioner:res_con|sig_out, mapper[3][5], D[5], A[5], A[4], A[6], A[7], frequency_generator:fg0|cpu_counter[1], frequency_generator:fg0|cpu_counter[0], frequency_generator:fg0|cpu_counter[2], nWR, nIORQ, A[1], A[0]                                                                                                                                                                                                                                                                     ; nRAMCS~6, nROMCS~7, Mux0~14, D[5]~115, vid_nwr~10, vid_nrd~5, mapper[3][5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;  B  ; LC18       ; nIORQ, nM1, PS2_receiver:ps2r|ps2_out[5], A[6], A[7], A[5], A[4]                                                                                                                                                                                                                                                                                                                                                                                                                                             ; D[5]~115                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;  B  ; LC19       ; D[5]~150, mapper[0][5], mapper[1][5], mapper[2][5], A[6], A[7], A[5], mapper[3][5], A[4], A[14], A[15]                                                                                                                                                                                                                                                                                                                                                                                                       ; D[5]~154                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;  B  ; LC29       ; CLK50MHz, D[2], A[1], A[0], A[5], A[4], A[6], A[7], frequency_generator:fg0|cpu_counter[1], frequency_generator:fg0|cpu_counter[0], frequency_generator:fg0|cpu_counter[2], nWR, nIORQ, signal_conditioner:res_con|sig_out, mapper[0][2]                                                                                                                                                                                                                                                                     ; Mux3~14, D[2]~86, vid_nwr~10, vid_nrd~5, mapper[0][2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  B  ; LC27       ; CLK50MHz, D[1], A[1], A[0], A[5], A[4], A[6], A[7], frequency_generator:fg0|cpu_counter[1], frequency_generator:fg0|cpu_counter[0], frequency_generator:fg0|cpu_counter[2], nWR, nIORQ, signal_conditioner:res_con|sig_out, mapper[0][1]                                                                                                                                                                                                                                                                     ; Mux4~14, vid_nwr~10, vid_nrd~5, mapper[0][1], D[1]~138                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  B  ; LC28       ; CLK50MHz, D[1], A[1], A[0], A[5], A[4], A[6], A[7], frequency_generator:fg0|cpu_counter[1], frequency_generator:fg0|cpu_counter[0], frequency_generator:fg0|cpu_counter[2], nWR, nIORQ, signal_conditioner:res_con|sig_out, mapper[2][1]                                                                                                                                                                                                                                                                     ; Mux4~14, D[1]~80, vid_nwr~10, vid_nrd~5, mapper[2][1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  C  ; LC40       ; CLK50MHz, D[3], A[1], A[0], A[5], A[4], A[6], A[7], frequency_generator:fg0|cpu_counter[1], frequency_generator:fg0|cpu_counter[0], frequency_generator:fg0|cpu_counter[2], nWR, nIORQ, signal_conditioner:res_con|sig_out, mapper[0][3]                                                                                                                                                                                                                                                                     ; Mux2~14, D[3]~97, vid_nwr~10, vid_nrd~5, mapper[0][3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  C  ; LC33       ; CLK50MHz, D[3], A[1], A[0], A[5], A[4], A[6], A[7], frequency_generator:fg0|cpu_counter[1], frequency_generator:fg0|cpu_counter[0], frequency_generator:fg0|cpu_counter[2], nWR, nIORQ, signal_conditioner:res_con|sig_out, mapper[2][3]                                                                                                                                                                                                                                                                     ; Mux2~14, D[3]~97, vid_nwr~10, vid_nrd~5, mapper[2][3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  C  ; LC45       ; CLK50MHz, signal_conditioner:res_con|sig_out, mapper[2][0], D[0], A[1], A[0], A[5], A[4], A[6], A[7], frequency_generator:fg0|cpu_counter[1], frequency_generator:fg0|cpu_counter[0], frequency_generator:fg0|cpu_counter[2], nWR, nIORQ                                                                                                                                                                                                                                                                     ; Mux5~14, D[0]~69, vid_nwr~10, vid_nrd~5, mapper[2][0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  C  ; LC43       ; CLK50MHz, EXT_P[7], frequency_generator:fg0|cpu_counter[1], frequency_generator:fg0|cpu_counter[0], frequency_generator:fg0|cpu_counter[2], signal_conditioner:res_con|sig_out, PS2_receiver:ps2r|klatch[0]                                                                                                                                                                                                                                                                                                  ; PS2_receiver:ps2r|ps2_out[0], PS2_receiver:ps2r|ps2_out[1], PS2_receiver:ps2r|ps2_out[2], PS2_receiver:ps2r|ps2_out[3], PS2_receiver:ps2r|ps2_out[4], PS2_receiver:ps2r|ps2_out[5], PS2_receiver:ps2r|ps2_out[6], PS2_receiver:ps2r|ps2_out[7], PS2_receiver:ps2r|kin[0], PS2_receiver:ps2r|kcount[0], PS2_receiver:ps2r|kcount[1], PS2_receiver:ps2r|kcount[2], PS2_receiver:ps2r|kcount[3], PS2_receiver:ps2r|klatch[0], PS2_receiver:ps2r|klatch[1], PS2_receiver:ps2r|kbusy, PS2_receiver:ps2r|kin[1], PS2_receiver:ps2r|kin[2], PS2_receiver:ps2r|kin[3], PS2_receiver:ps2r|kin[4], PS2_receiver:ps2r|kin[5], PS2_receiver:ps2r|kin[6], PS2_receiver:ps2r|kin[7], PS2_receiver:ps2r|kin[8], PS2_receiver:ps2r|ps2_done, PS2_receiver:ps2r|ps2_out~23sexp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;  C  ; LC47       ; CLK50MHz, D[3], A[5], A[4], A[6], A[7], frequency_generator:fg0|cpu_counter[1], frequency_generator:fg0|cpu_counter[0], frequency_generator:fg0|cpu_counter[2], nWR, nIORQ, A[1], A[0], signal_conditioner:res_con|sig_out, mapper[3][3]                                                                                                                                                                                                                                                                     ; Mux2~14, D[3]~97, vid_nwr~10, vid_nrd~5, mapper[3][3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  C  ; LC37       ; CLK50MHz, D[0], A[5], A[4], A[6], A[7], frequency_generator:fg0|cpu_counter[1], frequency_generator:fg0|cpu_counter[0], frequency_generator:fg0|cpu_counter[2], nWR, nIORQ, A[1], A[0], signal_conditioner:res_con|sig_out, mapper[3][0]                                                                                                                                                                                                                                                                     ; Mux5~14, D[0]~69, vid_nwr~10, vid_nrd~5, mapper[3][0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  C  ; LC41       ; CLK50MHz, PS2_receiver:ps2r|klatch[0], frequency_generator:fg0|cpu_counter[1], frequency_generator:fg0|cpu_counter[0], frequency_generator:fg0|cpu_counter[2], signal_conditioner:res_con|sig_out, PS2_receiver:ps2r|klatch[1]                                                                                                                                                                                                                                                                               ; PS2_receiver:ps2r|ps2_out[0], PS2_receiver:ps2r|ps2_out[1], PS2_receiver:ps2r|ps2_out[2], PS2_receiver:ps2r|ps2_out[3], PS2_receiver:ps2r|ps2_out[4], PS2_receiver:ps2r|ps2_out[5], PS2_receiver:ps2r|ps2_out[6], PS2_receiver:ps2r|ps2_out[7], PS2_receiver:ps2r|kin[0], PS2_receiver:ps2r|kcount[0], PS2_receiver:ps2r|kcount[1], PS2_receiver:ps2r|kcount[2], PS2_receiver:ps2r|kcount[3], PS2_receiver:ps2r|klatch[1], PS2_receiver:ps2r|kbusy, PS2_receiver:ps2r|kin[1], PS2_receiver:ps2r|kin[2], PS2_receiver:ps2r|kin[3], PS2_receiver:ps2r|kin[4], PS2_receiver:ps2r|kin[5], PS2_receiver:ps2r|kin[6], PS2_receiver:ps2r|kin[7], PS2_receiver:ps2r|kin[8], PS2_receiver:ps2r|ps2_done, PS2_receiver:ps2r|ps2_out~23sexp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;  C  ; LC36       ; CLK50MHz, D[0], A[5], A[4], A[6], A[7], frequency_generator:fg0|cpu_counter[1], frequency_generator:fg0|cpu_counter[0], frequency_generator:fg0|cpu_counter[2], nWR, nIORQ, A[0], A[1], signal_conditioner:res_con|sig_out, mapper[1][0]                                                                                                                                                                                                                                                                     ; Mux5~14, D[0]~69, vid_nwr~10, vid_nrd~5, mapper[1][0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  C  ; LC48       ; CLK50MHz, PS2_receiver:ps2r|kin[5], frequency_generator:fg0|cpu_counter[1], frequency_generator:fg0|cpu_counter[0], frequency_generator:fg0|cpu_counter[2], PS2_receiver:ps2r|klatch[0], PS2_receiver:ps2r|kbusy, PS2_receiver:ps2r|klatch[1], signal_conditioner:res_con|sig_out, PS2_receiver:ps2r|kin[4]                                                                                                                                                                                                  ; PS2_receiver:ps2r|ps2_out[4], PS2_receiver:ps2r|WideXor0~16, PS2_receiver:ps2r|kin[3], PS2_receiver:ps2r|kin[4], PS2_receiver:ps2r|WideXor0~23                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  C  ; LC46       ; CLK50MHz, PS2_receiver:ps2r|kin[6], frequency_generator:fg0|cpu_counter[1], frequency_generator:fg0|cpu_counter[0], frequency_generator:fg0|cpu_counter[2], PS2_receiver:ps2r|klatch[0], PS2_receiver:ps2r|kbusy, PS2_receiver:ps2r|klatch[1], signal_conditioner:res_con|sig_out, PS2_receiver:ps2r|kin[5]                                                                                                                                                                                                  ; PS2_receiver:ps2r|ps2_out[5], PS2_receiver:ps2r|WideXor0~7, PS2_receiver:ps2r|WideXor0~8, PS2_receiver:ps2r|kin[4], PS2_receiver:ps2r|kin[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;  C  ; LC42       ; CLK50MHz, PS2_receiver:ps2r|kin[7], frequency_generator:fg0|cpu_counter[1], frequency_generator:fg0|cpu_counter[0], frequency_generator:fg0|cpu_counter[2], PS2_receiver:ps2r|klatch[0], PS2_receiver:ps2r|kbusy, PS2_receiver:ps2r|klatch[1], signal_conditioner:res_con|sig_out, PS2_receiver:ps2r|kin[6]                                                                                                                                                                                                  ; PS2_receiver:ps2r|ps2_out[6], PS2_receiver:ps2r|WideXor0~9, PS2_receiver:ps2r|kin[5], PS2_receiver:ps2r|kin[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  C  ; LC38       ; CLK50MHz, PS2_receiver:ps2r|kin[8], frequency_generator:fg0|cpu_counter[1], frequency_generator:fg0|cpu_counter[0], frequency_generator:fg0|cpu_counter[2], PS2_receiver:ps2r|klatch[0], PS2_receiver:ps2r|kbusy, PS2_receiver:ps2r|klatch[1], signal_conditioner:res_con|sig_out, PS2_receiver:ps2r|kin[7]                                                                                                                                                                                                  ; PS2_receiver:ps2r|ps2_out[7], PS2_receiver:ps2r|WideXor0~7, PS2_receiver:ps2r|WideXor0~8, PS2_receiver:ps2r|kin[6], PS2_receiver:ps2r|kin[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;  C  ; LC39       ; CLK50MHz, EXT_P[4], frequency_generator:fg0|cpu_counter[1], frequency_generator:fg0|cpu_counter[0], frequency_generator:fg0|cpu_counter[2], PS2_receiver:ps2r|klatch[0], PS2_receiver:ps2r|kbusy, PS2_receiver:ps2r|klatch[1], signal_conditioner:res_con|sig_out, PS2_receiver:ps2r|kin[8]                                                                                                                                                                                                                  ; PS2_receiver:ps2r|WideXor0~9, PS2_receiver:ps2r|kin[7], PS2_receiver:ps2r|kin[8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;  C  ; LC34       ; PS2_receiver:ps2r|kin[8], PS2_receiver:ps2r|kin[6], PS2_receiver:ps2r|kin[2], PS2_receiver:ps2r|WideXor0~7, PS2_receiver:ps2r|WideXor0~8                                                                                                                                                                                                                                                                                                                                                                     ; PS2_receiver:ps2r|WideXor0~16                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;  C  ; LC35       ; CLK50MHz, frequency_generator:fg0|cpu_counter[0], frequency_generator:fg0|cpu_counter[2], frequency_generator:fg0|cpu_counter[1]                                                                                                                                                                                                                                                                                                                                                                             ; frequency_generator:fg0|cpu_counter[1], signal_conditioner:res_con|sig_out, frequency_generator:fg0|t, mapper[0][5], mapper[2][5], mapper[1][5], mapper[3][5], mapper[0][4], mapper[2][4], mapper[3][4], mapper[1][4], mapper[0][0], mapper[2][0], mapper[1][0], mapper[3][0], mapper[0][1], mapper[2][1], mapper[3][1], mapper[1][1], mapper[0][2], mapper[2][2], mapper[1][2], mapper[3][2], mapper[0][3], mapper[2][3], mapper[3][3], mapper[1][3], frequency_generator:fg0|cpu_counter[2], frequency_generator:fg0|cpu_counter[0], PS2_receiver:ps2r|ps2_out[0], PS2_receiver:ps2r|ps2_out[1], PS2_receiver:ps2r|ps2_out[2], PS2_receiver:ps2r|ps2_out[3], PS2_receiver:ps2r|ps2_out[4], PS2_receiver:ps2r|ps2_out[5], PS2_receiver:ps2r|ps2_out[6], PS2_receiver:ps2r|ps2_out[7], s_tx, sda, scl, PS2_receiver:ps2r|kin[0], PS2_receiver:ps2r|kcount[0], PS2_receiver:ps2r|kcount[1], PS2_receiver:ps2r|kcount[2], PS2_receiver:ps2r|kcount[3], PS2_receiver:ps2r|klatch[0], PS2_receiver:ps2r|klatch[1], PS2_receiver:ps2r|kbusy, PS2_receiver:ps2r|kin[1], PS2_receiver:ps2r|kin[2], PS2_receiver:ps2r|kin[3], PS2_receiver:ps2r|kin[4], PS2_receiver:ps2r|kin[5], PS2_receiver:ps2r|kin[6], PS2_receiver:ps2r|kin[7], PS2_receiver:ps2r|kin[8], PS2_receiver:ps2r|ps2_done ;
;  C  ; LC44       ; CLK50MHz, D[3], A[5], A[4], A[6], A[7], frequency_generator:fg0|cpu_counter[1], frequency_generator:fg0|cpu_counter[0], frequency_generator:fg0|cpu_counter[2], nWR, nIORQ, A[0], A[1], signal_conditioner:res_con|sig_out, mapper[1][3]                                                                                                                                                                                                                                                                     ; Mux2~14, D[3]~97, vid_nwr~10, vid_nrd~5, mapper[1][3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  D  ; LC51       ; CLK50MHz, signal_conditioner:res_con|sig_out, PS2_receiver:ps2r|ps2_done, PS2_receiver:ps2r|WideXor0~16, A[6], A[7], A[5], A[4], nIORQ, nRD, frequency_generator:fg0|cpu_counter[1], frequency_generator:fg0|cpu_counter[2], frequency_generator:fg0|cpu_counter[0], PS2_receiver:ps2r|klatch[0], PS2_receiver:ps2r|kbusy, PS2_receiver:ps2r|klatch[1], PS2_receiver:ps2r|kcount[2], PS2_receiver:ps2r|kcount[0], PS2_receiver:ps2r|kcount[3], PS2_receiver:ps2r|kcount[1], PS2_receiver:ps2r|ps2_out~23sexp ; D[7]~124, nINT, PS2_receiver:ps2r|ps2_done                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;  D  ; LC55       ; PS2_receiver:ps2r|WideXor0~23, PS2_receiver:ps2r|kin[1], PS2_receiver:ps2r|kin[4], PS2_receiver:ps2r|kin[0], PS2_receiver:ps2r|kin[3], PS2_receiver:ps2r|WideXor0~9                                                                                                                                                                                                                                                                                                                                          ; PS2_receiver:ps2r|ps2_done                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;  D  ; LC56       ; CLK50MHz, PS2_receiver:ps2r|kin[4], frequency_generator:fg0|cpu_counter[1], frequency_generator:fg0|cpu_counter[0], frequency_generator:fg0|cpu_counter[2], PS2_receiver:ps2r|klatch[0], PS2_receiver:ps2r|kbusy, PS2_receiver:ps2r|klatch[1], PS2_receiver:ps2r|kcount[2], PS2_receiver:ps2r|kcount[0], PS2_receiver:ps2r|kcount[3], PS2_receiver:ps2r|kcount[1], signal_conditioner:res_con|sig_out, PS2_receiver:ps2r|ps2_out[4]                                                                          ; PS2_receiver:ps2r|ps2_out[4], D[4]~147                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  D  ; LC62       ; CLK50MHz, PS2_receiver:ps2r|kin[3], frequency_generator:fg0|cpu_counter[1], frequency_generator:fg0|cpu_counter[0], frequency_generator:fg0|cpu_counter[2], PS2_receiver:ps2r|klatch[0], PS2_receiver:ps2r|kbusy, PS2_receiver:ps2r|klatch[1], PS2_receiver:ps2r|kcount[2], PS2_receiver:ps2r|kcount[0], PS2_receiver:ps2r|kcount[3], PS2_receiver:ps2r|kcount[1], signal_conditioner:res_con|sig_out, PS2_receiver:ps2r|ps2_out[3]                                                                          ; D[3]~102, PS2_receiver:ps2r|ps2_out[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  D  ; LC61       ; CLK50MHz, PS2_receiver:ps2r|kin[2], frequency_generator:fg0|cpu_counter[1], frequency_generator:fg0|cpu_counter[0], frequency_generator:fg0|cpu_counter[2], PS2_receiver:ps2r|klatch[0], PS2_receiver:ps2r|kbusy, PS2_receiver:ps2r|klatch[1], PS2_receiver:ps2r|kcount[2], PS2_receiver:ps2r|kcount[0], PS2_receiver:ps2r|kcount[3], PS2_receiver:ps2r|kcount[1], signal_conditioner:res_con|sig_out, PS2_receiver:ps2r|ps2_out[2]                                                                          ; D[2]~91, PS2_receiver:ps2r|ps2_out[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  D  ; LC58       ; CLK50MHz, PS2_receiver:ps2r|kin[1], frequency_generator:fg0|cpu_counter[1], frequency_generator:fg0|cpu_counter[0], frequency_generator:fg0|cpu_counter[2], PS2_receiver:ps2r|klatch[0], PS2_receiver:ps2r|kbusy, PS2_receiver:ps2r|klatch[1], PS2_receiver:ps2r|kcount[2], PS2_receiver:ps2r|kcount[0], PS2_receiver:ps2r|kcount[3], PS2_receiver:ps2r|kcount[1], signal_conditioner:res_con|sig_out, PS2_receiver:ps2r|ps2_out[1]                                                                          ; D[1]~80, PS2_receiver:ps2r|ps2_out[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  D  ; LC64       ; CLK50MHz, PS2_receiver:ps2r|kin[1], frequency_generator:fg0|cpu_counter[1], frequency_generator:fg0|cpu_counter[0], frequency_generator:fg0|cpu_counter[2], PS2_receiver:ps2r|klatch[0], PS2_receiver:ps2r|kbusy, PS2_receiver:ps2r|klatch[1], signal_conditioner:res_con|sig_out, PS2_receiver:ps2r|kin[0]                                                                                                                                                                                                  ; PS2_receiver:ps2r|ps2_out[0], PS2_receiver:ps2r|WideXor0~16, PS2_receiver:ps2r|kin[0], PS2_receiver:ps2r|WideXor0~23                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;  D  ; LC59       ; CLK50MHz, signal_conditioner:res_con|sig_out, PS2_receiver:ps2r|kcount[2], PS2_receiver:ps2r|kcount[0], PS2_receiver:ps2r|kcount[1], frequency_generator:fg0|cpu_counter[1], frequency_generator:fg0|cpu_counter[0], frequency_generator:fg0|cpu_counter[2], PS2_receiver:ps2r|kbusy, PS2_receiver:ps2r|klatch[0], PS2_receiver:ps2r|klatch[1], PS2_receiver:ps2r|kcount[3]                                                                                                                                  ; PS2_receiver:ps2r|ps2_out[0], PS2_receiver:ps2r|ps2_out[1], PS2_receiver:ps2r|ps2_out[2], PS2_receiver:ps2r|ps2_out[3], PS2_receiver:ps2r|ps2_out[4], PS2_receiver:ps2r|ps2_out[5], PS2_receiver:ps2r|ps2_out[6], PS2_receiver:ps2r|ps2_out[7], PS2_receiver:ps2r|kcount[3], PS2_receiver:ps2r|kbusy, PS2_receiver:ps2r|ps2_done, PS2_receiver:ps2r|ps2_out~23sexp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;  D  ; LC50       ; CLK50MHz, signal_conditioner:res_con|sig_out, frequency_generator:fg0|cpu_counter[1], frequency_generator:fg0|cpu_counter[0], frequency_generator:fg0|cpu_counter[2], PS2_receiver:ps2r|klatch[0], PS2_receiver:ps2r|klatch[1], PS2_receiver:ps2r|kbusy, PS2_receiver:ps2r|kcount[1], PS2_receiver:ps2r|kcount[3], PS2_receiver:ps2r|kcount[0], PS2_receiver:ps2r|kcount[2]                                                                                                                                  ; PS2_receiver:ps2r|ps2_out[0], PS2_receiver:ps2r|ps2_out[1], PS2_receiver:ps2r|ps2_out[2], PS2_receiver:ps2r|ps2_out[3], PS2_receiver:ps2r|ps2_out[4], PS2_receiver:ps2r|ps2_out[5], PS2_receiver:ps2r|ps2_out[6], PS2_receiver:ps2r|ps2_out[7], PS2_receiver:ps2r|kin[0], PS2_receiver:ps2r|kcount[0], PS2_receiver:ps2r|kcount[1], PS2_receiver:ps2r|kcount[2], PS2_receiver:ps2r|kcount[3], PS2_receiver:ps2r|kbusy, PS2_receiver:ps2r|kin[1], PS2_receiver:ps2r|kin[2], PS2_receiver:ps2r|kin[3], PS2_receiver:ps2r|kin[4], PS2_receiver:ps2r|kin[5], PS2_receiver:ps2r|kin[6], PS2_receiver:ps2r|kin[7], PS2_receiver:ps2r|kin[8], PS2_receiver:ps2r|ps2_done, PS2_receiver:ps2r|ps2_out~23sexp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  D  ; LC57       ; CLK50MHz, PS2_receiver:ps2r|kin[2], frequency_generator:fg0|cpu_counter[1], frequency_generator:fg0|cpu_counter[0], frequency_generator:fg0|cpu_counter[2], PS2_receiver:ps2r|klatch[0], PS2_receiver:ps2r|kbusy, PS2_receiver:ps2r|klatch[1], signal_conditioner:res_con|sig_out, PS2_receiver:ps2r|kin[1]                                                                                                                                                                                                  ; PS2_receiver:ps2r|ps2_out[1], PS2_receiver:ps2r|WideXor0~16, PS2_receiver:ps2r|kin[0], PS2_receiver:ps2r|kin[1], PS2_receiver:ps2r|WideXor0~23                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  D  ; LC60       ; CLK50MHz, PS2_receiver:ps2r|kin[4], frequency_generator:fg0|cpu_counter[1], frequency_generator:fg0|cpu_counter[0], frequency_generator:fg0|cpu_counter[2], PS2_receiver:ps2r|klatch[0], PS2_receiver:ps2r|kbusy, PS2_receiver:ps2r|klatch[1], signal_conditioner:res_con|sig_out, PS2_receiver:ps2r|kin[3]                                                                                                                                                                                                  ; PS2_receiver:ps2r|ps2_out[3], PS2_receiver:ps2r|WideXor0~16, PS2_receiver:ps2r|kin[2], PS2_receiver:ps2r|kin[3], PS2_receiver:ps2r|WideXor0~23                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  D  ; LC52       ; CLK50MHz, PS2_receiver:ps2r|kin[0], frequency_generator:fg0|cpu_counter[1], frequency_generator:fg0|cpu_counter[0], frequency_generator:fg0|cpu_counter[2], PS2_receiver:ps2r|klatch[0], PS2_receiver:ps2r|kbusy, PS2_receiver:ps2r|klatch[1], PS2_receiver:ps2r|kcount[2], PS2_receiver:ps2r|kcount[0], PS2_receiver:ps2r|kcount[3], PS2_receiver:ps2r|kcount[1], signal_conditioner:res_con|sig_out, PS2_receiver:ps2r|ps2_out[0]                                                                          ; PS2_receiver:ps2r|ps2_out[0], D[0]~135                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  D  ; LC54       ; PS2_receiver:ps2r|kin[1], PS2_receiver:ps2r|kin[4], PS2_receiver:ps2r|kin[0], PS2_receiver:ps2r|kin[3]                                                                                                                                                                                                                                                                                                                                                                                                       ; PS2_receiver:ps2r|WideXor0~16                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;  D  ; LC53       ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; nWAIT                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  D  ; LC49       ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; nNMI                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;  D  ; LC63       ; CLK50MHz, PS2_receiver:ps2r|kin[3], frequency_generator:fg0|cpu_counter[1], frequency_generator:fg0|cpu_counter[0], frequency_generator:fg0|cpu_counter[2], PS2_receiver:ps2r|klatch[0], PS2_receiver:ps2r|kbusy, PS2_receiver:ps2r|klatch[1], signal_conditioner:res_con|sig_out, PS2_receiver:ps2r|kin[2]                                                                                                                                                                                                  ; PS2_receiver:ps2r|ps2_out[2], PS2_receiver:ps2r|WideXor0~9, PS2_receiver:ps2r|kin[1], PS2_receiver:ps2r|kin[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  E  ; LC68       ; CLK50MHz, frequency_generator:fg0|lpm_counter:con_counter_rtl_0|dffs[2], frequency_generator:fg0|lpm_counter:con_counter_rtl_0|dffs[3], frequency_generator:fg0|lpm_counter:con_counter_rtl_0|dffs[1], frequency_generator:fg0|lpm_counter:con_counter_rtl_0|dffs[0], frequency_generator:fg0|lpm_counter:con_counter_rtl_0|dffs[4], frequency_generator:fg0|lpm_counter:con_counter_rtl_0|dffs[5]                                                                                                           ; frequency_generator:fg0|LessThan2~9, frequency_generator:fg0|lpm_counter:con_counter_rtl_0|dffs[5], frequency_generator:fg0|lpm_counter:con_counter_rtl_0|dffs[4], frequency_generator:fg0|lpm_counter:con_counter_rtl_0|dffs[3], frequency_generator:fg0|lpm_counter:con_counter_rtl_0|dffs[1], frequency_generator:fg0|lpm_counter:con_counter_rtl_0|dffs[0], frequency_generator:fg0|lpm_counter:con_counter_rtl_0|dffs[2]~32, frequency_generator:fg0|lpm_counter:con_counter_rtl_0|dffs[2]~33                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;  E  ; LC78       ; CLK50MHz, frequency_generator:fg0|lpm_counter:con_counter_rtl_0|dffs[5], frequency_generator:fg0|lpm_counter:con_counter_rtl_0|dffs[4], frequency_generator:fg0|lpm_counter:con_counter_rtl_0|dffs[3], frequency_generator:fg0|lpm_counter:con_counter_rtl_0|dffs[2], frequency_generator:fg0|lpm_counter:con_counter_rtl_0|dffs[0], frequency_generator:fg0|lpm_counter:con_counter_rtl_0|dffs[1]                                                                                                           ; frequency_generator:fg0|LessThan2~9, frequency_generator:fg0|lpm_counter:con_counter_rtl_0|dffs[5], frequency_generator:fg0|lpm_counter:con_counter_rtl_0|dffs[4], frequency_generator:fg0|lpm_counter:con_counter_rtl_0|dffs[3], frequency_generator:fg0|lpm_counter:con_counter_rtl_0|dffs[1], frequency_generator:fg0|lpm_counter:con_counter_rtl_0|dffs[0], frequency_generator:fg0|lpm_counter:con_counter_rtl_0|dffs[2]~32, frequency_generator:fg0|lpm_counter:con_counter_rtl_0|dffs[2]~33                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;  E  ; LC70       ; CLK50MHz, frequency_generator:fg0|lpm_counter:con_counter_rtl_0|dffs[4], frequency_generator:fg0|lpm_counter:con_counter_rtl_0|dffs[0], frequency_generator:fg0|lpm_counter:con_counter_rtl_0|dffs[1], frequency_generator:fg0|lpm_counter:con_counter_rtl_0|dffs[2], frequency_generator:fg0|lpm_counter:con_counter_rtl_0|dffs[5], frequency_generator:fg0|lpm_counter:con_counter_rtl_0|dffs[3]                                                                                                           ; frequency_generator:fg0|LessThan2~9, frequency_generator:fg0|lpm_counter:con_counter_rtl_0|dffs[5], frequency_generator:fg0|lpm_counter:con_counter_rtl_0|dffs[4], frequency_generator:fg0|lpm_counter:con_counter_rtl_0|dffs[3], frequency_generator:fg0|lpm_counter:con_counter_rtl_0|dffs[1], frequency_generator:fg0|lpm_counter:con_counter_rtl_0|dffs[0], frequency_generator:fg0|lpm_counter:con_counter_rtl_0|dffs[2]~32, frequency_generator:fg0|lpm_counter:con_counter_rtl_0|dffs[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;  E  ; LC74       ; CLK50MHz, frequency_generator:fg0|lpm_counter:con_counter_rtl_0|dffs[2], frequency_generator:fg0|lpm_counter:con_counter_rtl_0|dffs[4], frequency_generator:fg0|lpm_counter:con_counter_rtl_0|dffs[5], frequency_generator:fg0|lpm_counter:con_counter_rtl_0|dffs[3], frequency_generator:fg0|lpm_counter:con_counter_rtl_0|dffs[0], frequency_generator:fg0|lpm_counter:con_counter_rtl_0|dffs[1]                                                                                                           ; frequency_generator:fg0|LessThan2~9, frequency_generator:fg0|lpm_counter:con_counter_rtl_0|dffs[5], frequency_generator:fg0|lpm_counter:con_counter_rtl_0|dffs[4], frequency_generator:fg0|lpm_counter:con_counter_rtl_0|dffs[3], frequency_generator:fg0|lpm_counter:con_counter_rtl_0|dffs[1], frequency_generator:fg0|lpm_counter:con_counter_rtl_0|dffs[0], frequency_generator:fg0|lpm_counter:con_counter_rtl_0|dffs[2]~34, frequency_generator:fg0|lpm_counter:con_counter_rtl_0|dffs[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;  E  ; LC76       ; CLK50MHz, frequency_generator:fg0|lpm_counter:con_counter_rtl_0|dffs[2], frequency_generator:fg0|lpm_counter:con_counter_rtl_0|dffs[1], frequency_generator:fg0|lpm_counter:con_counter_rtl_0|dffs[4], frequency_generator:fg0|lpm_counter:con_counter_rtl_0|dffs[5], frequency_generator:fg0|lpm_counter:con_counter_rtl_0|dffs[0], frequency_generator:fg0|lpm_counter:con_counter_rtl_0|dffs[3]                                                                                                           ; frequency_generator:fg0|LessThan2~9, frequency_generator:fg0|lpm_counter:con_counter_rtl_0|dffs[5], frequency_generator:fg0|lpm_counter:con_counter_rtl_0|dffs[4], frequency_generator:fg0|lpm_counter:con_counter_rtl_0|dffs[3], frequency_generator:fg0|lpm_counter:con_counter_rtl_0|dffs[1], frequency_generator:fg0|lpm_counter:con_counter_rtl_0|dffs[0], frequency_generator:fg0|lpm_counter:con_counter_rtl_0|dffs[2]~34, frequency_generator:fg0|lpm_counter:con_counter_rtl_0|dffs[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;  E  ; LC66       ; CLK50MHz, frequency_generator:fg0|lpm_counter:con_counter_rtl_0|dffs[3], frequency_generator:fg0|lpm_counter:con_counter_rtl_0|dffs[1], frequency_generator:fg0|lpm_counter:con_counter_rtl_0|dffs[0], frequency_generator:fg0|lpm_counter:con_counter_rtl_0|dffs[2], frequency_generator:fg0|lpm_counter:con_counter_rtl_0|dffs[2]~32, frequency_generator:fg0|lpm_counter:con_counter_rtl_0|dffs[2]~34, frequency_generator:fg0|lpm_counter:con_counter_rtl_0|dffs[2]~33                                   ; frequency_generator:fg0|LessThan2~9, frequency_generator:fg0|lpm_counter:con_counter_rtl_0|dffs[5], frequency_generator:fg0|lpm_counter:con_counter_rtl_0|dffs[4], frequency_generator:fg0|lpm_counter:con_counter_rtl_0|dffs[3], frequency_generator:fg0|lpm_counter:con_counter_rtl_0|dffs[1], frequency_generator:fg0|lpm_counter:con_counter_rtl_0|dffs[0], frequency_generator:fg0|lpm_counter:con_counter_rtl_0|dffs[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;  E  ; LC72       ; CLK50MHz, frequency_generator:fg0|cpu_counter[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; TCLK                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;  E  ; LC79       ; CLK50MHz, D[4], A[5], A[4], A[6], A[7], frequency_generator:fg0|cpu_counter[1], frequency_generator:fg0|cpu_counter[0], frequency_generator:fg0|cpu_counter[2], nWR, nIORQ, A[1], A[0], signal_conditioner:res_con|sig_out, mapper[3][4]                                                                                                                                                                                                                                                                     ; nROMCS~7, Mux1~14, D[4]~108, vid_nwr~10, vid_nrd~5, mapper[3][4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;  E  ; LC73       ; frequency_generator:fg0|lpm_counter:con_counter_rtl_0|dffs[1], frequency_generator:fg0|lpm_counter:con_counter_rtl_0|dffs[2], frequency_generator:fg0|lpm_counter:con_counter_rtl_0|dffs[5], frequency_generator:fg0|lpm_counter:con_counter_rtl_0|dffs[0], frequency_generator:fg0|lpm_counter:con_counter_rtl_0|dffs[3], frequency_generator:fg0|lpm_counter:con_counter_rtl_0|dffs[4]                                                                                                                     ; CONCLK                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  E  ; LC71       ; CLK50MHz, D[4], A[5], A[4], A[6], A[7], frequency_generator:fg0|cpu_counter[1], frequency_generator:fg0|cpu_counter[0], frequency_generator:fg0|cpu_counter[2], nWR, nIORQ, A[0], A[1], signal_conditioner:res_con|sig_out, mapper[1][4]                                                                                                                                                                                                                                                                     ; nROMCS~7, Mux1~14, D[4]~108, vid_nwr~10, vid_nrd~5, mapper[1][4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;  E  ; LC67       ; signal_conditioner:res_con|sig_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; RESET                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  E  ; LC80       ; A[4], nM1, A[5], nIORQ, A[3], A[7], A[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; nCONCS                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  E  ; LC77       ; mapper[0][5], nMREQ, A[14], A[15], mapper[2][5], mapper[1][5], mapper[3][5]                                                                                                                                                                                                                                                                                                                                                                                                                                  ; nRAMCS                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  E  ; LC75       ; mapper[0][4], mapper[0][5], mapper[1][4], mapper[1][5], mapper[3][4], mapper[2][4], nMREQ, mapper[2][5], mapper[3][5], A[14], A[15]                                                                                                                                                                                                                                                                                                                                                                          ; nROMCS                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  E  ; LC69       ; CLK50MHz, frequency_generator:fg0|cpu_counter[2], frequency_generator:fg0|cpu_counter[0], frequency_generator:fg0|cpu_counter[1]                                                                                                                                                                                                                                                                                                                                                                             ; CPUCLK, frequency_generator:fg0|cpu_counter[1], signal_conditioner:res_con|sig_out, mapper[0][5], mapper[2][5], mapper[1][5], mapper[3][5], mapper[0][4], mapper[2][4], mapper[3][4], mapper[1][4], mapper[0][0], mapper[2][0], mapper[1][0], mapper[3][0], mapper[0][1], mapper[2][1], mapper[3][1], mapper[1][1], mapper[0][2], mapper[2][2], mapper[1][2], mapper[3][2], mapper[0][3], mapper[2][3], mapper[3][3], mapper[1][3], frequency_generator:fg0|cpu_counter[2], PS2_receiver:ps2r|ps2_out[0], PS2_receiver:ps2r|ps2_out[1], PS2_receiver:ps2r|ps2_out[2], PS2_receiver:ps2r|ps2_out[3], PS2_receiver:ps2r|ps2_out[4], PS2_receiver:ps2r|ps2_out[5], PS2_receiver:ps2r|ps2_out[6], PS2_receiver:ps2r|ps2_out[7], s_tx, sda, scl, PS2_receiver:ps2r|kin[0], PS2_receiver:ps2r|kcount[0], PS2_receiver:ps2r|kcount[1], PS2_receiver:ps2r|kcount[2], PS2_receiver:ps2r|kcount[3], PS2_receiver:ps2r|klatch[0], PS2_receiver:ps2r|klatch[1], PS2_receiver:ps2r|kbusy, PS2_receiver:ps2r|kin[1], PS2_receiver:ps2r|kin[2], PS2_receiver:ps2r|kin[3], PS2_receiver:ps2r|kin[4], PS2_receiver:ps2r|kin[5], PS2_receiver:ps2r|kin[6], PS2_receiver:ps2r|kin[7], PS2_receiver:ps2r|kin[8], PS2_receiver:ps2r|ps2_done                                                            ;
;  E  ; LC65       ; CLK50MHz, nRES, frequency_generator:fg0|cpu_counter[1], frequency_generator:fg0|cpu_counter[0], frequency_generator:fg0|cpu_counter[2]                                                                                                                                                                                                                                                                                                                                                                       ; nRESET, signal_conditioner:res_con|sig_out~1, mapper[0][5], mapper[2][5], mapper[1][5], mapper[3][5], mapper[0][4], mapper[2][4], mapper[3][4], mapper[1][4], mapper[0][0], mapper[2][0], mapper[1][0], mapper[3][0], mapper[0][1], mapper[2][1], mapper[3][1], mapper[1][1], mapper[0][2], mapper[2][2], mapper[1][2], mapper[3][2], mapper[0][3], mapper[2][3], mapper[3][3], mapper[1][3], PS2_receiver:ps2r|ps2_out[0], PS2_receiver:ps2r|ps2_out[1], PS2_receiver:ps2r|ps2_out[2], PS2_receiver:ps2r|ps2_out[3], PS2_receiver:ps2r|ps2_out[4], PS2_receiver:ps2r|ps2_out[5], PS2_receiver:ps2r|ps2_out[6], PS2_receiver:ps2r|ps2_out[7], PS2_receiver:ps2r|ps2_done, s_tx, sda, scl, PS2_receiver:ps2r|kin[0], PS2_receiver:ps2r|kcount[0], PS2_receiver:ps2r|kcount[1], PS2_receiver:ps2r|kcount[2], PS2_receiver:ps2r|kcount[3], PS2_receiver:ps2r|klatch[0], PS2_receiver:ps2r|klatch[1], PS2_receiver:ps2r|kbusy, PS2_receiver:ps2r|kin[1], PS2_receiver:ps2r|kin[2], PS2_receiver:ps2r|kin[3], PS2_receiver:ps2r|kin[4], PS2_receiver:ps2r|kin[5], PS2_receiver:ps2r|kin[6], PS2_receiver:ps2r|kin[7], PS2_receiver:ps2r|kin[8]                                                                                                                                          ;
;  F  ; LC82       ; D[3]~145, A[5], A[4], A[6], A[7], mapper[0][3], mapper[3][3], mapper[1][3], mapper[2][3], A[14], A[15]                                                                                                                                                                                                                                                                                                                                                                                                       ; D[3]~102                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;  F  ; LC84       ; D[2]~143, A[5], A[4], A[6], A[7], mapper[0][2], mapper[1][2], mapper[2][2], mapper[3][2], A[14], A[15]                                                                                                                                                                                                                                                                                                                                                                                                       ; D[2]~91                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;  F  ; LC94       ; mapper[0][5], A[14], A[15], mapper[2][5], mapper[1][5], mapper[3][5]                                                                                                                                                                                                                                                                                                                                                                                                                                         ; EXT_A[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;  F  ; LC93       ; mapper[0][4], A[14], A[15], mapper[2][4], mapper[3][4], mapper[1][4]                                                                                                                                                                                                                                                                                                                                                                                                                                         ; EXT_A[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;  F  ; LC91       ; mapper[0][3], A[14], A[15], mapper[2][3], mapper[3][3], mapper[1][3]                                                                                                                                                                                                                                                                                                                                                                                                                                         ; EXT_A[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;  F  ; LC88       ; mapper[0][2], A[14], A[15], mapper[2][2], mapper[1][2], mapper[3][2]                                                                                                                                                                                                                                                                                                                                                                                                                                         ; EXT_A[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;  F  ; LC86       ; mapper[0][1], A[14], A[15], mapper[2][1], mapper[3][1], mapper[1][1]                                                                                                                                                                                                                                                                                                                                                                                                                                         ; EXT_A[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;  F  ; LC85       ; mapper[0][0], A[14], A[15], mapper[2][0], mapper[1][0], mapper[3][0]                                                                                                                                                                                                                                                                                                                                                                                                                                         ; EXT_A[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;  F  ; LC81       ; EXT_P[3], A[0], A[1], A[5], A[4], A[6], A[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; D[3]~97                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;  F  ; LC83       ; EXT_P[5], A[0], A[1], A[5], A[4], A[6], A[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; D[2]~86                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;  G  ; LC107      ; mapper[0][0], mapper[0][5], mapper[0][1], mapper[0][4], mapper[0][3], mapper[0][2], nRD, A[14], A[15], nMREQ, mapper[2][0], mapper[2][5], mapper[2][1], mapper[2][4], mapper[2][3], mapper[2][2], mapper[1][0], mapper[1][5], mapper[1][1], mapper[1][4], mapper[1][3], mapper[1][2], mapper[3][0], mapper[3][5], mapper[3][1], mapper[3][4], mapper[3][3], mapper[3][2]                                                                                                                                     ; RW                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;  G  ; LC105      ; mapper[0][0], mapper[0][5], mapper[0][1], mapper[0][4], mapper[0][3], mapper[0][2], nWR, A[14], A[15], nMREQ, mapper[2][0], mapper[2][5], mapper[2][1], mapper[2][4], mapper[2][3], mapper[2][2], mapper[1][0], mapper[1][5], mapper[1][1], mapper[1][4], mapper[1][3], mapper[1][2], mapper[3][0], mapper[3][5], mapper[3][1], mapper[3][4], mapper[3][3], mapper[3][2]                                                                                                                                     ; RS                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;  G  ; LC112      ; CLK50MHz, frequency_generator:fg0|cpu_counter[0], frequency_generator:fg0|cpu_counter[2]                                                                                                                                                                                                                                                                                                                                                                                                                     ; frequency_generator:fg0|cpu_counter[1], signal_conditioner:res_con|sig_out, mapper[0][5], mapper[2][5], mapper[1][5], mapper[3][5], mapper[0][4], mapper[2][4], mapper[3][4], mapper[1][4], mapper[0][0], mapper[2][0], mapper[1][0], mapper[3][0], mapper[0][1], mapper[2][1], mapper[3][1], mapper[1][1], mapper[0][2], mapper[2][2], mapper[1][2], mapper[3][2], mapper[0][3], mapper[2][3], mapper[3][3], mapper[1][3], frequency_generator:fg0|cpu_counter[2], frequency_generator:fg0|cpu_counter[0], PS2_receiver:ps2r|ps2_out[0], PS2_receiver:ps2r|ps2_out[1], PS2_receiver:ps2r|ps2_out[2], PS2_receiver:ps2r|ps2_out[3], PS2_receiver:ps2r|ps2_out[4], PS2_receiver:ps2r|ps2_out[5], PS2_receiver:ps2r|ps2_out[6], PS2_receiver:ps2r|ps2_out[7], s_tx, sda, scl, PS2_receiver:ps2r|kin[0], PS2_receiver:ps2r|kcount[0], PS2_receiver:ps2r|kcount[1], PS2_receiver:ps2r|kcount[2], PS2_receiver:ps2r|kcount[3], PS2_receiver:ps2r|klatch[0], PS2_receiver:ps2r|klatch[1], PS2_receiver:ps2r|kbusy, PS2_receiver:ps2r|kin[1], PS2_receiver:ps2r|kin[2], PS2_receiver:ps2r|kin[3], PS2_receiver:ps2r|kin[4], PS2_receiver:ps2r|kin[5], PS2_receiver:ps2r|kin[6], PS2_receiver:ps2r|kin[7], PS2_receiver:ps2r|kin[8], PS2_receiver:ps2r|ps2_done                            ;
;  G  ; LC109      ; CLK50MHz                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; E                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  H  ; LC113      ; CLK50MHz, PS2_receiver:ps2r|kcount[0], signal_conditioner:res_con|sig_out, PS2_receiver:ps2r|klatch[1], frequency_generator:fg0|cpu_counter[1], frequency_generator:fg0|cpu_counter[0], frequency_generator:fg0|cpu_counter[2], PS2_receiver:ps2r|klatch[0], PS2_receiver:ps2r|kbusy, PS2_receiver:ps2r|kcount[1]                                                                                                                                                                                            ; PS2_receiver:ps2r|ps2_out[0], PS2_receiver:ps2r|ps2_out[1], PS2_receiver:ps2r|ps2_out[2], PS2_receiver:ps2r|ps2_out[3], PS2_receiver:ps2r|ps2_out[4], PS2_receiver:ps2r|ps2_out[5], PS2_receiver:ps2r|ps2_out[6], PS2_receiver:ps2r|ps2_out[7], PS2_receiver:ps2r|kcount[1], PS2_receiver:ps2r|kcount[2], PS2_receiver:ps2r|kcount[3], PS2_receiver:ps2r|kbusy, PS2_receiver:ps2r|ps2_done, PS2_receiver:ps2r|ps2_out~23sexp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;  H  ; LC119      ; CLK50MHz, signal_conditioner:res_con|sig_out, PS2_receiver:ps2r|kcount[0], PS2_receiver:ps2r|kcount[1], frequency_generator:fg0|cpu_counter[1], frequency_generator:fg0|cpu_counter[0], frequency_generator:fg0|cpu_counter[2], PS2_receiver:ps2r|kbusy, PS2_receiver:ps2r|klatch[0], PS2_receiver:ps2r|klatch[1], PS2_receiver:ps2r|kcount[2]                                                                                                                                                               ; PS2_receiver:ps2r|ps2_out[0], PS2_receiver:ps2r|ps2_out[1], PS2_receiver:ps2r|ps2_out[2], PS2_receiver:ps2r|ps2_out[3], PS2_receiver:ps2r|ps2_out[4], PS2_receiver:ps2r|ps2_out[5], PS2_receiver:ps2r|ps2_out[6], PS2_receiver:ps2r|ps2_out[7], PS2_receiver:ps2r|kcount[2], PS2_receiver:ps2r|kcount[3], PS2_receiver:ps2r|kbusy, PS2_receiver:ps2r|ps2_done, PS2_receiver:ps2r|ps2_out~23sexp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;  H  ; LC124      ; CLK50MHz, D[4], A[1], A[0], A[5], A[4], A[6], A[7], frequency_generator:fg0|cpu_counter[1], frequency_generator:fg0|cpu_counter[0], frequency_generator:fg0|cpu_counter[2], nWR, nIORQ, signal_conditioner:res_con|sig_out, mapper[2][4]                                                                                                                                                                                                                                                                     ; nROMCS~7, Mux1~14, D[4]~108, vid_nwr~10, vid_nrd~5, mapper[2][4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;  H  ; LC127      ; CLK50MHz, PS2_receiver:ps2r|kin[5], frequency_generator:fg0|cpu_counter[1], frequency_generator:fg0|cpu_counter[0], frequency_generator:fg0|cpu_counter[2], PS2_receiver:ps2r|klatch[0], PS2_receiver:ps2r|kbusy, PS2_receiver:ps2r|klatch[1], PS2_receiver:ps2r|kcount[2], PS2_receiver:ps2r|kcount[0], PS2_receiver:ps2r|kcount[3], PS2_receiver:ps2r|kcount[1], signal_conditioner:res_con|sig_out, PS2_receiver:ps2r|ps2_out[5]                                                                          ; PS2_receiver:ps2r|ps2_out[5], D[5]~150                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  H  ; LC114      ; CLK50MHz, PS2_receiver:ps2r|kin[6], frequency_generator:fg0|cpu_counter[1], frequency_generator:fg0|cpu_counter[0], frequency_generator:fg0|cpu_counter[2], PS2_receiver:ps2r|klatch[0], PS2_receiver:ps2r|kbusy, PS2_receiver:ps2r|klatch[1], PS2_receiver:ps2r|kcount[2], PS2_receiver:ps2r|kcount[0], PS2_receiver:ps2r|kcount[3], PS2_receiver:ps2r|kcount[1], signal_conditioner:res_con|sig_out, PS2_receiver:ps2r|ps2_out[6]                                                                          ; D[6]~119, PS2_receiver:ps2r|ps2_out[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  H  ; LC121      ; CLK50MHz, PS2_receiver:ps2r|kin[7], frequency_generator:fg0|cpu_counter[1], frequency_generator:fg0|cpu_counter[0], frequency_generator:fg0|cpu_counter[2], PS2_receiver:ps2r|klatch[0], PS2_receiver:ps2r|kbusy, PS2_receiver:ps2r|klatch[1], PS2_receiver:ps2r|kcount[2], PS2_receiver:ps2r|kcount[0], PS2_receiver:ps2r|kcount[3], PS2_receiver:ps2r|kcount[1], signal_conditioner:res_con|sig_out, PS2_receiver:ps2r|ps2_out[7]                                                                          ; D[7]~124, PS2_receiver:ps2r|ps2_out[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  H  ; LC118      ; CLK50MHz, D[4], frequency_generator:fg0|cpu_counter[1], frequency_generator:fg0|cpu_counter[0], frequency_generator:fg0|cpu_counter[2], nWR, nIORQ, signal_conditioner:res_con|sig_out, A[4], A[6], A[7], A[5], A[0], A[1]                                                                                                                                                                                                                                                                                   ; EXT_P[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;  H  ; LC125      ; CLK50MHz, D[0], frequency_generator:fg0|cpu_counter[1], frequency_generator:fg0|cpu_counter[0], frequency_generator:fg0|cpu_counter[2], nWR, nIORQ, signal_conditioner:res_con|sig_out, A[4], A[6], A[7], A[5], A[0], A[1]                                                                                                                                                                                                                                                                                   ; EXT_P[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;  H  ; LC126      ; CLK50MHz, D[1], frequency_generator:fg0|cpu_counter[1], frequency_generator:fg0|cpu_counter[0], frequency_generator:fg0|cpu_counter[2], nWR, nIORQ, signal_conditioner:res_con|sig_out, A[4], A[6], A[7], A[5], A[0], A[1]                                                                                                                                                                                                                                                                                   ; EXT_P[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;  H  ; LC116      ; CLK50MHz, D[0], A[1], A[0], A[5], A[4], A[6], A[7], frequency_generator:fg0|cpu_counter[1], frequency_generator:fg0|cpu_counter[0], frequency_generator:fg0|cpu_counter[2], nWR, nIORQ, signal_conditioner:res_con|sig_out, mapper[0][0]                                                                                                                                                                                                                                                                     ; Mux5~14, D[0]~69, vid_nwr~10, vid_nrd~5, mapper[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  H  ; LC115      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; EXT_P[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;  H  ; LC117      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; EXT_P[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;  H  ; LC120      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; EXT_P[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;  H  ; LC123      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; EXT_P[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;  H  ; LC128      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; EXT_P[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;  H  ; LC122      ; CLK50MHz, signal_conditioner:res_con|sig_out, PS2_receiver:ps2r|klatch[0], frequency_generator:fg0|cpu_counter[2], frequency_generator:fg0|cpu_counter[0], frequency_generator:fg0|cpu_counter[1], PS2_receiver:ps2r|kbusy, PS2_receiver:ps2r|klatch[1], PS2_receiver:ps2r|kcount[0]                                                                                                                                                                                                                         ; PS2_receiver:ps2r|ps2_out[0], PS2_receiver:ps2r|ps2_out[1], PS2_receiver:ps2r|ps2_out[2], PS2_receiver:ps2r|ps2_out[3], PS2_receiver:ps2r|ps2_out[4], PS2_receiver:ps2r|ps2_out[5], PS2_receiver:ps2r|ps2_out[6], PS2_receiver:ps2r|ps2_out[7], PS2_receiver:ps2r|kcount[0], PS2_receiver:ps2r|kcount[1], PS2_receiver:ps2r|kcount[2], PS2_receiver:ps2r|kcount[3], PS2_receiver:ps2r|kbusy, PS2_receiver:ps2r|ps2_done, PS2_receiver:ps2r|ps2_out~23sexp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Fitter Device Options                                         ;
+----------------------------------------------+----------------+
; Option                                       ; Setting        ;
+----------------------------------------------+----------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off            ;
; Enable device-wide reset (DEV_CLRn)          ; Off            ;
; Enable device-wide output enable (DEV_OE)    ; Off            ;
; Enable INIT_DONE output                      ; Off            ;
; Configuration scheme                         ; Passive Serial ;
; Security bit                                 ; Off            ;
; Base pin-out file on sameframe device        ; Off            ;
+----------------------------------------------+----------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: Parallel Compilation has detected 48 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 16 of the 16 physical processors detected instead.
Info: Selected device EPM7128SLC84-15 for design "z80mini"
Warning: Macrocell buffer inserted after node "D[1]~80"
Warning: Macrocell buffer inserted after node "D[5]~115"
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4797 megabytes
    Info: Processing ended: Mon Mar 18 02:08:26 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


