

================================================================
== Vitis HLS Report for 'test_Pipeline_ARRAY_WRITE'
================================================================
* Date:           Fri May 10 15:10:19 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D2
* Solution:       comb_14 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ARRAY_WRITE  |       16|       16|         2|          1|          1|    16|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.21>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%zext_ln15_read = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %zext_ln15"   --->   Operation 6 'read' 'zext_ln15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln126_read = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %zext_ln126"   --->   Operation 7 'read' 'zext_ln126_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln125_read = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %zext_ln125"   --->   Operation 8 'read' 'zext_ln125_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln124_read = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %zext_ln124"   --->   Operation 9 'read' 'zext_ln124_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln123_read = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %zext_ln123"   --->   Operation 10 'read' 'zext_ln123_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln122_read = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %zext_ln122"   --->   Operation 11 'read' 'zext_ln122_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%out1_w_9_read = read i29 @_ssdm_op_Read.ap_auto.i29, i29 %out1_w_9"   --->   Operation 12 'read' 'out1_w_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln120_read = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %zext_ln120"   --->   Operation 13 'read' 'zext_ln120_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln119_read = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %zext_ln119"   --->   Operation 14 'read' 'zext_ln119_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln118_read = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %zext_ln118"   --->   Operation 15 'read' 'zext_ln118_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln117_read = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %zext_ln117"   --->   Operation 16 'read' 'zext_ln117_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln116_read = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %zext_ln116"   --->   Operation 17 'read' 'zext_ln116_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln115_read = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %zext_ln115"   --->   Operation 18 'read' 'zext_ln115_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln114_read = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %zext_ln114"   --->   Operation 19 'read' 'zext_ln114_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%out1_w_1_read = read i29 @_ssdm_op_Read.ap_auto.i29, i29 %out1_w_1"   --->   Operation 20 'read' 'out1_w_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln112_read = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %zext_ln112"   --->   Operation 21 'read' 'zext_ln112_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln130_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln130"   --->   Operation 22 'read' 'sext_ln130_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln15_cast = zext i28 %zext_ln15_read"   --->   Operation 23 'zext' 'zext_ln15_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln126_cast = zext i28 %zext_ln126_read"   --->   Operation 24 'zext' 'zext_ln126_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln125_cast = zext i28 %zext_ln125_read"   --->   Operation 25 'zext' 'zext_ln125_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln124_cast = zext i28 %zext_ln124_read"   --->   Operation 26 'zext' 'zext_ln124_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln123_cast = zext i28 %zext_ln123_read"   --->   Operation 27 'zext' 'zext_ln123_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln122_cast = zext i28 %zext_ln122_read"   --->   Operation 28 'zext' 'zext_ln122_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln120_cast = zext i28 %zext_ln120_read"   --->   Operation 29 'zext' 'zext_ln120_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln119_cast = zext i28 %zext_ln119_read"   --->   Operation 30 'zext' 'zext_ln119_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln118_cast = zext i28 %zext_ln118_read"   --->   Operation 31 'zext' 'zext_ln118_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln117_cast = zext i28 %zext_ln117_read"   --->   Operation 32 'zext' 'zext_ln117_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln116_cast = zext i28 %zext_ln116_read"   --->   Operation 33 'zext' 'zext_ln116_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln115_cast = zext i28 %zext_ln115_read"   --->   Operation 34 'zext' 'zext_ln115_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln114_cast = zext i28 %zext_ln114_read"   --->   Operation 35 'zext' 'zext_ln114_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln112_cast = zext i28 %zext_ln112_read"   --->   Operation 36 'zext' 'zext_ln112_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln130_cast = sext i62 %sext_ln130_read"   --->   Operation 37 'sext' 'sext_ln130_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_7, i32 0, i32 0, void @empty_14, i32 0, i32 16, void @empty, void @empty_0, void @empty_14, i32 16, i32 16, i32 16, i32 16, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %i"   --->   Operation 39 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc3461"   --->   Operation 40 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%i_2 = load i5 %i" [d2.cpp:130]   --->   Operation 41 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mem"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32 %mem, i64 %sext_ln130_cast" [d2.cpp:130]   --->   Operation 43 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 44 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.78ns)   --->   "%icmp_ln130 = icmp_eq  i5 %i_2, i5 16" [d2.cpp:130]   --->   Operation 45 'icmp' 'icmp_ln130' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.78ns)   --->   "%add_ln130 = add i5 %i_2, i5 1" [d2.cpp:130]   --->   Operation 46 'add' 'add_ln130' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln130 = br i1 %icmp_ln130, void %for.inc3461.split, void %for.end3463.exitStub" [d2.cpp:130]   --->   Operation 47 'br' 'br_ln130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln130 = trunc i5 %i_2" [d2.cpp:130]   --->   Operation 48 'trunc' 'trunc_ln130' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.48ns)   --->   "%tmp_s = mux i29 @_ssdm_op_Mux.ap_auto.16i29.i4, i29 %zext_ln112_cast, i29 %out1_w_1_read, i29 %zext_ln114_cast, i29 %zext_ln115_cast, i29 %zext_ln116_cast, i29 %zext_ln117_cast, i29 %zext_ln118_cast, i29 %zext_ln119_cast, i29 %zext_ln120_cast, i29 %out1_w_9_read, i29 %zext_ln122_cast, i29 %zext_ln123_cast, i29 %zext_ln124_cast, i29 %zext_ln125_cast, i29 %zext_ln126_cast, i29 %zext_ln15_cast, i4 %trunc_ln130" [d2.cpp:132]   --->   Operation 49 'mux' 'tmp_s' <Predicate = (!icmp_ln130)> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.42ns)   --->   "%store_ln130 = store i5 %add_ln130, i5 %i" [d2.cpp:130]   --->   Operation 50 'store' 'store_ln130' <Predicate = (!icmp_ln130)> <Delay = 0.42>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 56 'ret' 'ret_ln0' <Predicate = (icmp_ln130)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%speclooptripcount_ln130 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [d2.cpp:130]   --->   Operation 51 'speclooptripcount' 'speclooptripcount_ln130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%specloopname_ln130 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [d2.cpp:130]   --->   Operation 52 'specloopname' 'specloopname_ln130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln132 = zext i29 %tmp_s" [d2.cpp:132]   --->   Operation 53 'zext' 'zext_ln132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (7.30ns)   --->   "%write_ln132 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %mem_addr, i32 %zext_ln132, i4 15" [d2.cpp:132]   --->   Operation 54 'write' 'write_ln132' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln130 = br void %for.inc3461" [d2.cpp:130]   --->   Operation 55 'br' 'br_ln130' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln130]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln112]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out1_w_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln114]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln115]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln116]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln117]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln118]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln119]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln120]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out1_w_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln122]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln123]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln124]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln125]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln126]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                       (alloca           ) [ 010]
zext_ln15_read          (read             ) [ 000]
zext_ln126_read         (read             ) [ 000]
zext_ln125_read         (read             ) [ 000]
zext_ln124_read         (read             ) [ 000]
zext_ln123_read         (read             ) [ 000]
zext_ln122_read         (read             ) [ 000]
out1_w_9_read           (read             ) [ 000]
zext_ln120_read         (read             ) [ 000]
zext_ln119_read         (read             ) [ 000]
zext_ln118_read         (read             ) [ 000]
zext_ln117_read         (read             ) [ 000]
zext_ln116_read         (read             ) [ 000]
zext_ln115_read         (read             ) [ 000]
zext_ln114_read         (read             ) [ 000]
out1_w_1_read           (read             ) [ 000]
zext_ln112_read         (read             ) [ 000]
sext_ln130_read         (read             ) [ 000]
zext_ln15_cast          (zext             ) [ 000]
zext_ln126_cast         (zext             ) [ 000]
zext_ln125_cast         (zext             ) [ 000]
zext_ln124_cast         (zext             ) [ 000]
zext_ln123_cast         (zext             ) [ 000]
zext_ln122_cast         (zext             ) [ 000]
zext_ln120_cast         (zext             ) [ 000]
zext_ln119_cast         (zext             ) [ 000]
zext_ln118_cast         (zext             ) [ 000]
zext_ln117_cast         (zext             ) [ 000]
zext_ln116_cast         (zext             ) [ 000]
zext_ln115_cast         (zext             ) [ 000]
zext_ln114_cast         (zext             ) [ 000]
zext_ln112_cast         (zext             ) [ 000]
sext_ln130_cast         (sext             ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
store_ln0               (store            ) [ 000]
br_ln0                  (br               ) [ 000]
i_2                     (load             ) [ 000]
specbitsmap_ln0         (specbitsmap      ) [ 000]
mem_addr                (getelementptr    ) [ 011]
specpipeline_ln0        (specpipeline     ) [ 000]
icmp_ln130              (icmp             ) [ 010]
add_ln130               (add              ) [ 000]
br_ln130                (br               ) [ 000]
trunc_ln130             (trunc            ) [ 000]
tmp_s                   (mux              ) [ 011]
store_ln130             (store            ) [ 000]
speclooptripcount_ln130 (speclooptripcount) [ 000]
specloopname_ln130      (specloopname     ) [ 000]
zext_ln132              (zext             ) [ 000]
write_ln132             (write            ) [ 000]
br_ln130                (br               ) [ 000]
ret_ln0                 (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln130">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln130"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="zext_ln112">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln112"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out1_w_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out1_w_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="zext_ln114">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln114"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="zext_ln115">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln115"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="zext_ln116">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln116"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="zext_ln117">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln117"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="zext_ln118">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln118"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="zext_ln119">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln119"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="zext_ln120">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln120"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="out1_w_9">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out1_w_9"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="zext_ln122">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln122"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="zext_ln123">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln123"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="zext_ln124">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln124"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="zext_ln125">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln125"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="zext_ln126">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln126"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="zext_ln15">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln15"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i28"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i29"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.16i29.i4"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="i_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="zext_ln15_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="28" slack="0"/>
<pin id="92" dir="0" index="1" bw="28" slack="0"/>
<pin id="93" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln15_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="zext_ln126_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="28" slack="0"/>
<pin id="98" dir="0" index="1" bw="28" slack="0"/>
<pin id="99" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln126_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="zext_ln125_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="28" slack="0"/>
<pin id="104" dir="0" index="1" bw="28" slack="0"/>
<pin id="105" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln125_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="zext_ln124_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="28" slack="0"/>
<pin id="110" dir="0" index="1" bw="28" slack="0"/>
<pin id="111" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln124_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="zext_ln123_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="28" slack="0"/>
<pin id="116" dir="0" index="1" bw="28" slack="0"/>
<pin id="117" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln123_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="zext_ln122_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="28" slack="0"/>
<pin id="122" dir="0" index="1" bw="28" slack="0"/>
<pin id="123" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln122_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="out1_w_9_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="29" slack="0"/>
<pin id="128" dir="0" index="1" bw="29" slack="0"/>
<pin id="129" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out1_w_9_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="zext_ln120_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="28" slack="0"/>
<pin id="134" dir="0" index="1" bw="28" slack="0"/>
<pin id="135" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln120_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="zext_ln119_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="28" slack="0"/>
<pin id="140" dir="0" index="1" bw="28" slack="0"/>
<pin id="141" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln119_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="zext_ln118_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="28" slack="0"/>
<pin id="146" dir="0" index="1" bw="28" slack="0"/>
<pin id="147" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln118_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="zext_ln117_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="28" slack="0"/>
<pin id="152" dir="0" index="1" bw="28" slack="0"/>
<pin id="153" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln117_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="zext_ln116_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="28" slack="0"/>
<pin id="158" dir="0" index="1" bw="28" slack="0"/>
<pin id="159" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln116_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="zext_ln115_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="28" slack="0"/>
<pin id="164" dir="0" index="1" bw="28" slack="0"/>
<pin id="165" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln115_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="zext_ln114_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="28" slack="0"/>
<pin id="170" dir="0" index="1" bw="28" slack="0"/>
<pin id="171" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln114_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="out1_w_1_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="29" slack="0"/>
<pin id="176" dir="0" index="1" bw="29" slack="0"/>
<pin id="177" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out1_w_1_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="zext_ln112_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="28" slack="0"/>
<pin id="182" dir="0" index="1" bw="28" slack="0"/>
<pin id="183" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln112_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="sext_ln130_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="62" slack="0"/>
<pin id="188" dir="0" index="1" bw="62" slack="0"/>
<pin id="189" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln130_read/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="write_ln132_write_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="0" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="1"/>
<pin id="195" dir="0" index="2" bw="29" slack="0"/>
<pin id="196" dir="0" index="3" bw="1" slack="0"/>
<pin id="197" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln132/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="zext_ln15_cast_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="28" slack="0"/>
<pin id="202" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_cast/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="zext_ln126_cast_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="28" slack="0"/>
<pin id="206" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln126_cast/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="zext_ln125_cast_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="28" slack="0"/>
<pin id="210" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln125_cast/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="zext_ln124_cast_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="28" slack="0"/>
<pin id="214" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124_cast/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="zext_ln123_cast_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="28" slack="0"/>
<pin id="218" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_cast/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="zext_ln122_cast_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="28" slack="0"/>
<pin id="222" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln122_cast/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="zext_ln120_cast_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="28" slack="0"/>
<pin id="226" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln120_cast/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="zext_ln119_cast_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="28" slack="0"/>
<pin id="230" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119_cast/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="zext_ln118_cast_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="28" slack="0"/>
<pin id="234" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118_cast/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="zext_ln117_cast_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="28" slack="0"/>
<pin id="238" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117_cast/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="zext_ln116_cast_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="28" slack="0"/>
<pin id="242" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116_cast/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="zext_ln115_cast_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="28" slack="0"/>
<pin id="246" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln115_cast/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="zext_ln114_cast_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="28" slack="0"/>
<pin id="250" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114_cast/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="zext_ln112_cast_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="28" slack="0"/>
<pin id="254" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112_cast/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="sext_ln130_cast_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="62" slack="0"/>
<pin id="258" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln130_cast/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="store_ln0_store_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="5" slack="0"/>
<pin id="263" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="i_2_load_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="5" slack="0"/>
<pin id="267" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="mem_addr_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="0" index="1" bw="62" slack="0"/>
<pin id="271" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="icmp_ln130_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="5" slack="0"/>
<pin id="276" dir="0" index="1" bw="5" slack="0"/>
<pin id="277" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln130/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="add_ln130_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="5" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="trunc_ln130_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="5" slack="0"/>
<pin id="288" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln130/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_s_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="29" slack="0"/>
<pin id="292" dir="0" index="1" bw="28" slack="0"/>
<pin id="293" dir="0" index="2" bw="29" slack="0"/>
<pin id="294" dir="0" index="3" bw="28" slack="0"/>
<pin id="295" dir="0" index="4" bw="28" slack="0"/>
<pin id="296" dir="0" index="5" bw="28" slack="0"/>
<pin id="297" dir="0" index="6" bw="28" slack="0"/>
<pin id="298" dir="0" index="7" bw="28" slack="0"/>
<pin id="299" dir="0" index="8" bw="28" slack="0"/>
<pin id="300" dir="0" index="9" bw="28" slack="0"/>
<pin id="301" dir="0" index="10" bw="29" slack="0"/>
<pin id="302" dir="0" index="11" bw="28" slack="0"/>
<pin id="303" dir="0" index="12" bw="28" slack="0"/>
<pin id="304" dir="0" index="13" bw="28" slack="0"/>
<pin id="305" dir="0" index="14" bw="28" slack="0"/>
<pin id="306" dir="0" index="15" bw="28" slack="0"/>
<pin id="307" dir="0" index="16" bw="28" slack="0"/>
<pin id="308" dir="0" index="17" bw="4" slack="0"/>
<pin id="309" dir="1" index="18" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="store_ln130_store_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="5" slack="0"/>
<pin id="330" dir="0" index="1" bw="5" slack="0"/>
<pin id="331" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln130/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="zext_ln132_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="29" slack="1"/>
<pin id="335" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln132/2 "/>
</bind>
</comp>

<comp id="337" class="1005" name="i_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="5" slack="0"/>
<pin id="339" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="344" class="1005" name="mem_addr_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="1"/>
<pin id="346" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr "/>
</bind>
</comp>

<comp id="352" class="1005" name="tmp_s_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="29" slack="1"/>
<pin id="354" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="36" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="38" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="34" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="38" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="32" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="38" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="30" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="38" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="28" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="38" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="26" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="38" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="24" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="40" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="22" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="38" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="20" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="38" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="18" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="38" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="16" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="38" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="14" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="38" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="12" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="38" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="10" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="38" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="8" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="40" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="6" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="38" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="4" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="42" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="2" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="198"><net_src comp="82" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="84" pin="0"/><net_sink comp="192" pin=3"/></net>

<net id="203"><net_src comp="90" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="96" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="102" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="108" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="114" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="120" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="132" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="138" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="144" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="150" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="156" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="162" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="168" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="180" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="186" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="264"><net_src comp="60" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="272"><net_src comp="0" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="256" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="265" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="68" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="265" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="70" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="289"><net_src comp="265" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="310"><net_src comp="72" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="311"><net_src comp="252" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="312"><net_src comp="174" pin="2"/><net_sink comp="290" pin=2"/></net>

<net id="313"><net_src comp="248" pin="1"/><net_sink comp="290" pin=3"/></net>

<net id="314"><net_src comp="244" pin="1"/><net_sink comp="290" pin=4"/></net>

<net id="315"><net_src comp="240" pin="1"/><net_sink comp="290" pin=5"/></net>

<net id="316"><net_src comp="236" pin="1"/><net_sink comp="290" pin=6"/></net>

<net id="317"><net_src comp="232" pin="1"/><net_sink comp="290" pin=7"/></net>

<net id="318"><net_src comp="228" pin="1"/><net_sink comp="290" pin=8"/></net>

<net id="319"><net_src comp="224" pin="1"/><net_sink comp="290" pin=9"/></net>

<net id="320"><net_src comp="126" pin="2"/><net_sink comp="290" pin=10"/></net>

<net id="321"><net_src comp="220" pin="1"/><net_sink comp="290" pin=11"/></net>

<net id="322"><net_src comp="216" pin="1"/><net_sink comp="290" pin=12"/></net>

<net id="323"><net_src comp="212" pin="1"/><net_sink comp="290" pin=13"/></net>

<net id="324"><net_src comp="208" pin="1"/><net_sink comp="290" pin=14"/></net>

<net id="325"><net_src comp="204" pin="1"/><net_sink comp="290" pin=15"/></net>

<net id="326"><net_src comp="200" pin="1"/><net_sink comp="290" pin=16"/></net>

<net id="327"><net_src comp="286" pin="1"/><net_sink comp="290" pin=17"/></net>

<net id="332"><net_src comp="280" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="336"><net_src comp="333" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="340"><net_src comp="86" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="342"><net_src comp="337" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="343"><net_src comp="337" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="347"><net_src comp="268" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="355"><net_src comp="290" pin="18"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="333" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mem | {2 }
 - Input state : 
	Port: test_Pipeline_ARRAY_WRITE : sext_ln130 | {1 }
	Port: test_Pipeline_ARRAY_WRITE : zext_ln112 | {1 }
	Port: test_Pipeline_ARRAY_WRITE : out1_w_1 | {1 }
	Port: test_Pipeline_ARRAY_WRITE : zext_ln114 | {1 }
	Port: test_Pipeline_ARRAY_WRITE : zext_ln115 | {1 }
	Port: test_Pipeline_ARRAY_WRITE : zext_ln116 | {1 }
	Port: test_Pipeline_ARRAY_WRITE : zext_ln117 | {1 }
	Port: test_Pipeline_ARRAY_WRITE : zext_ln118 | {1 }
	Port: test_Pipeline_ARRAY_WRITE : zext_ln119 | {1 }
	Port: test_Pipeline_ARRAY_WRITE : zext_ln120 | {1 }
	Port: test_Pipeline_ARRAY_WRITE : out1_w_9 | {1 }
	Port: test_Pipeline_ARRAY_WRITE : zext_ln122 | {1 }
	Port: test_Pipeline_ARRAY_WRITE : zext_ln123 | {1 }
	Port: test_Pipeline_ARRAY_WRITE : zext_ln124 | {1 }
	Port: test_Pipeline_ARRAY_WRITE : zext_ln125 | {1 }
	Port: test_Pipeline_ARRAY_WRITE : zext_ln126 | {1 }
	Port: test_Pipeline_ARRAY_WRITE : zext_ln15 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_2 : 1
		mem_addr : 1
		icmp_ln130 : 2
		add_ln130 : 2
		br_ln130 : 3
		trunc_ln130 : 2
		tmp_s : 3
		store_ln130 : 3
	State 2
		write_ln132 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|    mux   |         tmp_s_fu_290        |    0    |    65   |
|----------|-----------------------------|---------|---------|
|   icmp   |      icmp_ln130_fu_274      |    0    |    12   |
|----------|-----------------------------|---------|---------|
|    add   |       add_ln130_fu_280      |    0    |    12   |
|----------|-----------------------------|---------|---------|
|          |  zext_ln15_read_read_fu_90  |    0    |    0    |
|          |  zext_ln126_read_read_fu_96 |    0    |    0    |
|          | zext_ln125_read_read_fu_102 |    0    |    0    |
|          | zext_ln124_read_read_fu_108 |    0    |    0    |
|          | zext_ln123_read_read_fu_114 |    0    |    0    |
|          | zext_ln122_read_read_fu_120 |    0    |    0    |
|          |  out1_w_9_read_read_fu_126  |    0    |    0    |
|          | zext_ln120_read_read_fu_132 |    0    |    0    |
|   read   | zext_ln119_read_read_fu_138 |    0    |    0    |
|          | zext_ln118_read_read_fu_144 |    0    |    0    |
|          | zext_ln117_read_read_fu_150 |    0    |    0    |
|          | zext_ln116_read_read_fu_156 |    0    |    0    |
|          | zext_ln115_read_read_fu_162 |    0    |    0    |
|          | zext_ln114_read_read_fu_168 |    0    |    0    |
|          |  out1_w_1_read_read_fu_174  |    0    |    0    |
|          | zext_ln112_read_read_fu_180 |    0    |    0    |
|          | sext_ln130_read_read_fu_186 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |   write_ln132_write_fu_192  |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |    zext_ln15_cast_fu_200    |    0    |    0    |
|          |    zext_ln126_cast_fu_204   |    0    |    0    |
|          |    zext_ln125_cast_fu_208   |    0    |    0    |
|          |    zext_ln124_cast_fu_212   |    0    |    0    |
|          |    zext_ln123_cast_fu_216   |    0    |    0    |
|          |    zext_ln122_cast_fu_220   |    0    |    0    |
|          |    zext_ln120_cast_fu_224   |    0    |    0    |
|   zext   |    zext_ln119_cast_fu_228   |    0    |    0    |
|          |    zext_ln118_cast_fu_232   |    0    |    0    |
|          |    zext_ln117_cast_fu_236   |    0    |    0    |
|          |    zext_ln116_cast_fu_240   |    0    |    0    |
|          |    zext_ln115_cast_fu_244   |    0    |    0    |
|          |    zext_ln114_cast_fu_248   |    0    |    0    |
|          |    zext_ln112_cast_fu_252   |    0    |    0    |
|          |      zext_ln132_fu_333      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   sext   |    sext_ln130_cast_fu_256   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |      trunc_ln130_fu_286     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |    89   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|    i_reg_337   |    5   |
|mem_addr_reg_344|   32   |
|  tmp_s_reg_352 |   29   |
+----------------+--------+
|      Total     |   66   |
+----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   89   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   66   |    -   |
+-----------+--------+--------+
|   Total   |   66   |   89   |
+-----------+--------+--------+
