# VeriRISC_CPU
Simple Single Cycle RISC-V with available testbenchs implemented using Verilog
