set ::env(PROJECT_NAME) xge_mac
set ::env(DESIGN_TOP) xge_mac
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/xge_mac/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/xge_mac/rtl/xge_mac.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) controller
