
---------- Begin Simulation Statistics ----------
final_tick                                69272596000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 177548                       # Simulator instruction rate (inst/s)
host_mem_usage                                 798168                       # Number of bytes of host memory used
host_op_rate                                   291743                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    69.38                       # Real time elapsed on the host
host_tick_rate                              998522846                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    12317405                       # Number of instructions simulated
sim_ops                                      20239699                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.069273                       # Number of seconds simulated
sim_ticks                                 69272596000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2265282                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               887                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           2265411                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            2263199                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         2265282                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2083                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2265411                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          492                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    12317405                       # Number of instructions committed
system.cpu.committedOps                      20239699                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.623960                       # CPI: cycles per instruction
system.cpu.discardedOps                          2752                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.rdAccesses                      126989                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           459                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     2198941                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                         40994                       # TLB misses on write requests
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions                  8                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions                 0                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions                0                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        48875851                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.177811                       # IPC: instructions per cycle
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     5221749                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            32                       # TLB misses on write requests
system.cpu.numCycles                         69272596                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                 218      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                16412589     81.09%     81.09% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1004      0.00%     81.10% # Class of committed instruction
system.cpu.op_class_0::IntDiv                      21      0.00%     81.10% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     2      0.00%     81.10% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     81.10% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     81.10% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     81.10% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     81.10% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     81.10% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     81.10% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     81.10% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 499996      2.47%     83.57% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     83.57% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 125048      0.62%     84.19% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     84.19% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                 125036      0.62%     84.80% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                750040      3.71%     88.51% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     88.51% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     88.51% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    6      0.00%     88.51% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     88.51% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     88.51% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     88.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     88.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     88.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     88.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     88.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     88.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     88.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     88.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     88.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     88.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     88.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     88.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     88.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     88.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     88.51% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     88.51% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     88.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     88.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     88.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     88.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     88.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     88.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     88.51% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     88.51% # Class of committed instruction
system.cpu.op_class_0::MemRead                   1806      0.01%     88.52% # Class of committed instruction
system.cpu.op_class_0::MemWrite               2198750     10.86%     99.38% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead            125030      0.62%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              153      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 20239699                       # Class of committed instruction
system.cpu.tickCycles                        20396745                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                     8                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       725202                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1454713                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       777719                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          228                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1556702                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            228                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  69272596000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              15604                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       713935                       # Transaction distribution
system.membus.trans_dist::CleanEvict            11267                       # Transaction distribution
system.membus.trans_dist::ReadExReq            713907                       # Transaction distribution
system.membus.trans_dist::ReadExResp           713907                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         15604                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2184224                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2184224                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2184224                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     92380544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     92380544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                92380544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            729511                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  729511    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              729511                       # Request fanout histogram
system.membus.reqLayer2.occupancy          4310453000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3652063000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.3                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  69272596000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             16288                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1477196                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          194                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           25760                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           762695                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          762695                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           434                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        15854                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1062                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2334623                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2335685                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        40192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     98675840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               98716032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          725431                       # Total snoops (count)
system.tol2bus.snoopTraffic                  45691840                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1504414                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000152                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.012337                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1504185     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    229      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1504414                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3083612000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2335647000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1302000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  69272596000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   51                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                49421                       # number of demand (read+write) hits
system.l2.demand_hits::total                    49472                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  51                       # number of overall hits
system.l2.overall_hits::.cpu.data               49421                       # number of overall hits
system.l2.overall_hits::total                   49472                       # number of overall hits
system.l2.demand_misses::.cpu.inst                383                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             729128                       # number of demand (read+write) misses
system.l2.demand_misses::total                 729511                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               383                       # number of overall misses
system.l2.overall_misses::.cpu.data            729128                       # number of overall misses
system.l2.overall_misses::total                729511                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     40565000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  91395507000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      91436072000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     40565000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  91395507000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     91436072000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              434                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           778549                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               778983                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             434                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          778549                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              778983                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.882488                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.936522                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.936492                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.882488                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.936522                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.936492                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 105913.838120                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 125349.056681                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 125338.853012                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 105913.838120                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 125349.056681                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 125338.853012                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              713935                       # number of writebacks
system.l2.writebacks::total                    713935                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           383                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        729128                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            729511                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          383                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       729128                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           729511                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     32905000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  76812947000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  76845852000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     32905000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  76812947000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  76845852000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.882488                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.936522                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.936492                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.882488                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.936522                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.936492                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 85913.838120                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 105349.056681                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 105338.853012                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 85913.838120                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 105349.056681                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 105338.853012                       # average overall mshr miss latency
system.l2.replacements                         725431                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       763261                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           763261                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       763261                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       763261                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          194                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              194                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          194                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          194                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             48788                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 48788                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          713907                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              713907                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  89832795000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   89832795000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        762695                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            762695                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.936032                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.936032                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 125832.629460                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 125832.629460                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       713907                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         713907                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  75554655000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  75554655000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.936032                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.936032                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 105832.629460                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 105832.629460                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             51                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 51                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          383                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              383                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     40565000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     40565000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          434                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            434                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.882488                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.882488                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 105913.838120                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 105913.838120                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          383                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          383                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     32905000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     32905000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.882488                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.882488                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 85913.838120                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85913.838120                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           633                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               633                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        15221                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           15221                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1562712000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1562712000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        15854                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         15854                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.960073                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.960073                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 102668.155837                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102668.155837                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        15221                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        15221                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1258292000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1258292000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.960073                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.960073                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 82668.155837                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82668.155837                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  69272596000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4066.632209                       # Cycle average of tags in use
system.l2.tags.total_refs                     1556701                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    729527                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.133850                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.000734                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         5.267635                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4061.363839                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001286                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.991544                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.992830                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          301                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3007                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          701                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13183135                       # Number of tag accesses
system.l2.tags.data_accesses                 13183135                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  69272596000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          24512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       46664192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           46688704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        24512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         24512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     45691840                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        45691840                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             383                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          729128                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              729511                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       713935                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             713935                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            353848                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         673631345                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             673985193                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       353848                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           353848                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      659594741                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            659594741                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      659594741                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           353848                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        673631345                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1333579934                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1427870.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       766.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1458254.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000019000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000202088000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        87704                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        87704                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2729089                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1343124                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      729511                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     713935                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1459022                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1427870                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      2                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             91154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             90998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             91186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             90938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             91200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             91226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             91456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             91214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             91760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             90968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            90924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            91116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            90972                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            91204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            91384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            91320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             89236                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             89098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             89280                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             88978                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             89260                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             89288                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             89508                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             89224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             89630                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             88990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            88974                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            89160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            89054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            89279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            89474                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            89412                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.87                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.20                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  48222897500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 5836080000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             75944277500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33051.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                52051.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1240004                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1089713                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.99                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.32                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5               1459022                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5              1427870                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  488110                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  504167                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  241394                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  225337                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   8973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   9730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  41368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  47647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  84685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  91919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  90814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  91698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  96052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  97349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  93511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  94928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 103548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 101386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  92217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  90489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  89549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  87801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  13030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       557141                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    165.808971                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   120.261605                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   144.571158                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-63         17405      3.12%      3.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127       262082     47.04%     50.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191        98044     17.60%     67.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255        46574      8.36%     76.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319        31462      5.65%     81.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383        23265      4.18%     85.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447        19246      3.45%     89.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511        12908      2.32%     91.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575        46155      8.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       557141                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        87704                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.451815                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.270737                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     28.628640                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         87703    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         87704                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        87704                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.280272                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.260659                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.844051                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            77443     88.30%     88.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              453      0.52%     88.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7609      8.68%     97.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              561      0.64%     98.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1282      1.46%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              207      0.24%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               48      0.05%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               49      0.06%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               35      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               17      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         87704                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               46688640                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                45691040                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                46688704                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             45691840                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       673.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       659.58                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    673.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    659.59                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       8000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        16.67                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.42                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   69272484000                       # Total gap between requests
system.mem_ctrls.avgGap                      47991.05                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        24512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     46664128                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     45691040                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 353848.439576308068                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 673630420.895443201065                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 659583192.176022887230                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          766                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1458256                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1427870                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     25210000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  75919067500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1640734963500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32911.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     52061.55                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1149078.67                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    80.70                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    555125500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4635800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  64081670500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     69272596000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  69272596000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      5221314                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          5221314                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      5221314                       # number of overall hits
system.cpu.icache.overall_hits::total         5221314                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          435                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            435                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          435                       # number of overall misses
system.cpu.icache.overall_misses::total           435                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     43808000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     43808000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     43808000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     43808000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      5221749                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      5221749                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      5221749                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      5221749                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000083                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000083                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000083                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000083                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 100708.045977                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 100708.045977                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 100708.045977                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 100708.045977                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          194                       # number of writebacks
system.cpu.icache.writebacks::total               194                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          435                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          435                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          435                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          435                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     42940000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     42940000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     42940000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     42940000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000083                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000083                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000083                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000083                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 98712.643678                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 98712.643678                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 98712.643678                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 98712.643678                       # average overall mshr miss latency
system.cpu.icache.replacements                    194                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      5221314                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         5221314                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          435                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           435                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     43808000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     43808000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      5221749                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      5221749                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000083                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000083                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 100708.045977                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 100708.045977                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          435                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          435                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     42940000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     42940000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000083                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000083                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 98712.643678                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 98712.643678                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  69272596000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           224.135993                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5221748                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               434                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12031.677419                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   224.135993                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.875531                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.875531                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          240                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          208                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          10443932                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         10443932                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  69272596000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  69272596000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  69272596000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  69272596000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  69272596000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  69272596000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1321217                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1321217                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1321217                       # number of overall hits
system.cpu.dcache.overall_hits::total         1321217                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1004628                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1004628                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1004628                       # number of overall misses
system.cpu.dcache.overall_misses::total       1004628                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 120915087000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 120915087000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 120915087000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 120915087000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2325845                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2325845                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2325845                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2325845                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.431941                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.431941                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.431941                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.431941                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 120358.069853                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 120358.069853                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 120358.069853                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 120358.069853                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       763261                       # number of writebacks
system.cpu.dcache.writebacks::total            763261                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       226079                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       226079                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       226079                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       226079                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       778549                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       778549                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       778549                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       778549                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  94963787000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  94963787000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  94963787000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  94963787000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.334738                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.334738                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.334738                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.334738                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 121975.350299                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 121975.350299                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 121975.350299                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 121975.350299                       # average overall mshr miss latency
system.cpu.dcache.replacements                 777525                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        95475                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           95475                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        31466                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         31466                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3304170000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3304170000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       126941                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       126941                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.247879                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.247879                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 105007.627280                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 105007.627280                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        15612                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        15612                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        15854                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        15854                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1623595000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1623595000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.124893                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.124893                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 102409.171187                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 102409.171187                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1225742                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1225742                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       973162                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       973162                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 117610917000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 117610917000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      2198904                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2198904                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.442567                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.442567                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 120854.407591                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 120854.407591                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       210467                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       210467                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       762695                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       762695                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  93340192000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  93340192000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.346852                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.346852                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 122382.068848                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 122382.068848                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  69272596000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1021.623037                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2099766                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            778549                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.697025                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            233000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1021.623037                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997679                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997679                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          301                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          680                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5430239                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5430239                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  69272596000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
