|EEPROM_test
clk => clk.IN1
rst_n => rst_n.IN1
seg_1[0] << Segment_led:U_Segment_led_1.segment_led
seg_1[1] << Segment_led:U_Segment_led_1.segment_led
seg_1[2] << Segment_led:U_Segment_led_1.segment_led
seg_1[3] << Segment_led:U_Segment_led_1.segment_led
seg_1[4] << Segment_led:U_Segment_led_1.segment_led
seg_1[5] << Segment_led:U_Segment_led_1.segment_led
seg_1[6] << Segment_led:U_Segment_led_1.segment_led
seg_1[7] << Segment_led:U_Segment_led_1.segment_led
seg_1[8] << Segment_led:U_Segment_led_1.segment_led
seg_2[0] << Segment_led:U_Segment_led_2.segment_led
seg_2[1] << Segment_led:U_Segment_led_2.segment_led
seg_2[2] << Segment_led:U_Segment_led_2.segment_led
seg_2[3] << Segment_led:U_Segment_led_2.segment_led
seg_2[4] << Segment_led:U_Segment_led_2.segment_led
seg_2[5] << Segment_led:U_Segment_led_2.segment_led
seg_2[6] << Segment_led:U_Segment_led_2.segment_led
seg_2[7] << Segment_led:U_Segment_led_2.segment_led
seg_2[8] << Segment_led:U_Segment_led_2.segment_led
i2c_scl << AT24C02_Driver:U_AT24C02_Driver.i2c_scl
i2c_sda <> AT24C02_Driver:U_AT24C02_Driver.i2c_sda


|EEPROM_test|AT24C02_Driver:U_AT24C02_Driver
clk => clk_400khz.CLK
clk => cnt_400khz[0].CLK
clk => cnt_400khz[1].CLK
clk => cnt_400khz[2].CLK
clk => cnt_400khz[3].CLK
clk => cnt_400khz[4].CLK
clk => cnt_400khz[5].CLK
clk => cnt_400khz[6].CLK
clk => cnt_400khz[7].CLK
clk => cnt_400khz[8].CLK
clk => cnt_400khz[9].CLK
rst_n => num_delay[0].ACLR
rst_n => num_delay[1].ACLR
rst_n => num_delay[2].ACLR
rst_n => num_delay[3].ACLR
rst_n => num_delay[4].ACLR
rst_n => num_delay[5].ACLR
rst_n => num_delay[6].ACLR
rst_n => num_delay[7].PRESET
rst_n => num_delay[8].PRESET
rst_n => num_delay[9].PRESET
rst_n => num_delay[10].ACLR
rst_n => num_delay[11].PRESET
rst_n => num_delay[12].PRESET
rst_n => num_delay[13].PRESET
rst_n => num_delay[14].ACLR
rst_n => num_delay[15].PRESET
rst_n => num_delay[16].ACLR
rst_n => num_delay[17].ACLR
rst_n => num_delay[18].ACLR
rst_n => num_delay[19].ACLR
rst_n => num_delay[20].ACLR
rst_n => num_delay[21].ACLR
rst_n => num_delay[22].ACLR
rst_n => num_delay[23].ACLR
rst_n => cnt_delay[0].ACLR
rst_n => cnt_delay[1].ACLR
rst_n => cnt_delay[2].ACLR
rst_n => cnt_delay[3].ACLR
rst_n => cnt_delay[4].ACLR
rst_n => cnt_delay[5].ACLR
rst_n => cnt_delay[6].ACLR
rst_n => cnt_delay[7].ACLR
rst_n => cnt_delay[8].ACLR
rst_n => cnt_delay[9].ACLR
rst_n => cnt_delay[10].ACLR
rst_n => cnt_delay[11].ACLR
rst_n => cnt_delay[12].ACLR
rst_n => cnt_delay[13].ACLR
rst_n => cnt_delay[14].ACLR
rst_n => cnt_delay[15].ACLR
rst_n => cnt_delay[16].ACLR
rst_n => cnt_delay[17].ACLR
rst_n => cnt_delay[18].ACLR
rst_n => cnt_delay[19].ACLR
rst_n => cnt_delay[20].ACLR
rst_n => cnt_delay[21].ACLR
rst_n => cnt_delay[22].ACLR
rst_n => cnt_delay[23].ACLR
rst_n => cnt_stop[0].ACLR
rst_n => cnt_stop[1].ACLR
rst_n => cnt_stop[2].ACLR
rst_n => cnt_stop[3].ACLR
rst_n => cnt_read[0].ACLR
rst_n => cnt_read[1].ACLR
rst_n => cnt_read[2].ACLR
rst_n => cnt_read[3].ACLR
rst_n => cnt_write[0].ACLR
rst_n => cnt_write[1].ACLR
rst_n => cnt_write[2].ACLR
rst_n => cnt_write[3].ACLR
rst_n => cnt_start[0].ACLR
rst_n => cnt_start[1].ACLR
rst_n => cnt_start[2].ACLR
rst_n => cnt_start[3].ACLR
rst_n => cnt_mode2[0].ACLR
rst_n => cnt_mode2[1].ACLR
rst_n => cnt_mode2[2].ACLR
rst_n => cnt_mode2[3].ACLR
rst_n => cnt_mode1[0].ACLR
rst_n => cnt_mode1[1].ACLR
rst_n => cnt_mode1[2].ACLR
rst_n => cnt_mode1[3].ACLR
rst_n => cnt_main[0].ACLR
rst_n => cnt_main[1].ACLR
rst_n => cnt_main[2].ACLR
rst_n => cnt_main[3].ACLR
rst_n => cnt[0].ACLR
rst_n => cnt[1].ACLR
rst_n => cnt[2].ACLR
rst_n => cnt[3].ACLR
rst_n => ack_flag.ACLR
rst_n => ack.ACLR
rst_n => sda.PRESET
rst_n => scl.PRESET
rst_n => clk_400khz.ACLR
rst_n => cnt_400khz[0].ACLR
rst_n => cnt_400khz[1].ACLR
rst_n => cnt_400khz[2].ACLR
rst_n => cnt_400khz[3].ACLR
rst_n => cnt_400khz[4].ACLR
rst_n => cnt_400khz[5].ACLR
rst_n => cnt_400khz[6].ACLR
rst_n => cnt_400khz[7].ACLR
rst_n => cnt_400khz[8].ACLR
rst_n => cnt_400khz[9].ACLR
rst_n => state_back~3.DATAIN
rst_n => state~6.DATAIN
rst_n => sda~en.PRESET
rst_n => data_r[0].ENA
rst_n => dev_addr[7].ENA
rst_n => dev_addr[6].ENA
rst_n => dev_addr[5].ENA
rst_n => dev_addr[4].ENA
rst_n => dev_addr[3].ENA
rst_n => dev_addr[2].ENA
rst_n => dev_addr[1].ENA
rst_n => dev_addr[0].ENA
rst_n => dev_addr_r[7].ENA
rst_n => dev_addr_r[6].ENA
rst_n => dev_addr_r[5].ENA
rst_n => dev_addr_r[4].ENA
rst_n => dev_addr_r[3].ENA
rst_n => dev_addr_r[2].ENA
rst_n => dev_addr_r[1].ENA
rst_n => dev_addr_r[0].ENA
rst_n => reg_addr[7].ENA
rst_n => reg_addr[6].ENA
rst_n => reg_addr[5].ENA
rst_n => reg_addr[4].ENA
rst_n => reg_addr[3].ENA
rst_n => reg_addr[2].ENA
rst_n => reg_addr[1].ENA
rst_n => reg_addr[0].ENA
rst_n => data_wr[7].ENA
rst_n => data_wr[6].ENA
rst_n => data_wr[5].ENA
rst_n => data_wr[4].ENA
rst_n => data_wr[3].ENA
rst_n => data_wr[2].ENA
rst_n => data_wr[1].ENA
rst_n => data_wr[0].ENA
rst_n => seg_data[7]~reg0.ENA
rst_n => seg_data[6]~reg0.ENA
rst_n => seg_data[5]~reg0.ENA
rst_n => seg_data[4]~reg0.ENA
rst_n => seg_data[3]~reg0.ENA
rst_n => seg_data[2]~reg0.ENA
rst_n => seg_data[1]~reg0.ENA
rst_n => seg_data[0]~reg0.ENA
rst_n => data_r[7].ENA
rst_n => data_r[6].ENA
rst_n => data_r[5].ENA
rst_n => data_r[4].ENA
rst_n => data_r[3].ENA
rst_n => data_r[2].ENA
rst_n => data_r[1].ENA
seg_data[0] <= seg_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_data[1] <= seg_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_data[2] <= seg_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_data[3] <= seg_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_data[4] <= seg_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_data[5] <= seg_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_data[6] <= seg_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_data[7] <= seg_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_scl <= scl.DB_MAX_OUTPUT_PORT_TYPE
i2c_sda <> i2c_sda


|EEPROM_test|Segment_led:U_Segment_led_1
seg_data[0] => Decoder0.IN3
seg_data[1] => Decoder0.IN2
seg_data[2] => Decoder0.IN1
seg_data[3] => Decoder0.IN0
segment_led[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
segment_led[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
segment_led[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
segment_led[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
segment_led[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
segment_led[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
segment_led[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
segment_led[7] <= <GND>
segment_led[8] <= <GND>


|EEPROM_test|Segment_led:U_Segment_led_2
seg_data[0] => Decoder0.IN3
seg_data[1] => Decoder0.IN2
seg_data[2] => Decoder0.IN1
seg_data[3] => Decoder0.IN0
segment_led[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
segment_led[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
segment_led[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
segment_led[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
segment_led[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
segment_led[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
segment_led[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
segment_led[7] <= <GND>
segment_led[8] <= <GND>


