Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Jan 23 15:15:52 2021
| Host         : LAPTOP-2OPCD7I5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file LED_TEST_timing_summary_routed.rpt -pb LED_TEST_timing_summary_routed.pb -rpx LED_TEST_timing_summary_routed.rpx -warn_on_violation
| Design       : LED_TEST
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (31)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (47)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (31)
-------------------------
 There are 22 register/latch pins with no clock driven by root clock pin: clk_div/cnt_reg[12]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: led_control/fade_blink_rate/count_reg[5]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (47)
-------------------------------------------------
 There are 47 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.790        0.000                      0                   13        0.254        0.000                      0                   13        3.500        0.000                       0                    14  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.790        0.000                      0                   13        0.254        0.000                      0                   13        3.500        0.000                       0                    14  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.790ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.790ns  (required time - arrival time)
  Source:                 clk_div/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.257ns  (logic 1.628ns (72.124%)  route 0.629ns (27.876%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.625ns = ( 13.625 - 8.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          2.058     6.132    clk_div/sys_clk
    SLICE_X112Y101       FDRE                                         r  clk_div/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDRE (Prop_fdre_C_Q)         0.518     6.650 r  clk_div/cnt_reg[1]/Q
                         net (fo=1, routed)           0.629     7.279    clk_div/cnt_reg_n_0_[1]
    SLICE_X112Y101       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.936 r  clk_div/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.936    clk_div/cnt_reg[0]_i_1_n_0
    SLICE_X112Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.053 r  clk_div/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.053    clk_div/cnt_reg[4]_i_1_n_0
    SLICE_X112Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.170 r  clk_div/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.170    clk_div/cnt_reg[8]_i_1_n_0
    SLICE_X112Y104       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.389 r  clk_div/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.389    clk_div/cnt_reg[12]_i_1_n_7
    SLICE_X112Y104       FDRE                                         r  clk_div/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.860    13.625    clk_div/sys_clk
    SLICE_X112Y104       FDRE                                         r  clk_div/cnt_reg[12]/C
                         clock pessimism              0.481    14.106    
                         clock uncertainty           -0.035    14.070    
    SLICE_X112Y104       FDRE (Setup_fdre_C_D)        0.109    14.179    clk_div/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         14.179    
                         arrival time                          -8.389    
  -------------------------------------------------------------------
                         slack                                  5.790    

Slack (MET) :             5.803ns  (required time - arrival time)
  Source:                 clk_div/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 1.615ns (71.963%)  route 0.629ns (28.037%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.625ns = ( 13.625 - 8.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          2.058     6.132    clk_div/sys_clk
    SLICE_X112Y101       FDRE                                         r  clk_div/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDRE (Prop_fdre_C_Q)         0.518     6.650 r  clk_div/cnt_reg[1]/Q
                         net (fo=1, routed)           0.629     7.279    clk_div/cnt_reg_n_0_[1]
    SLICE_X112Y101       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.936 r  clk_div/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.936    clk_div/cnt_reg[0]_i_1_n_0
    SLICE_X112Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.053 r  clk_div/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.053    clk_div/cnt_reg[4]_i_1_n_0
    SLICE_X112Y103       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.376 r  clk_div/cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.376    clk_div/cnt_reg[8]_i_1_n_6
    SLICE_X112Y103       FDRE                                         r  clk_div/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.860    13.625    clk_div/sys_clk
    SLICE_X112Y103       FDRE                                         r  clk_div/cnt_reg[9]/C
                         clock pessimism              0.481    14.106    
                         clock uncertainty           -0.035    14.070    
    SLICE_X112Y103       FDRE (Setup_fdre_C_D)        0.109    14.179    clk_div/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         14.179    
                         arrival time                          -8.376    
  -------------------------------------------------------------------
                         slack                                  5.803    

Slack (MET) :             5.811ns  (required time - arrival time)
  Source:                 clk_div/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.236ns  (logic 1.607ns (71.862%)  route 0.629ns (28.138%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.625ns = ( 13.625 - 8.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          2.058     6.132    clk_div/sys_clk
    SLICE_X112Y101       FDRE                                         r  clk_div/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDRE (Prop_fdre_C_Q)         0.518     6.650 r  clk_div/cnt_reg[1]/Q
                         net (fo=1, routed)           0.629     7.279    clk_div/cnt_reg_n_0_[1]
    SLICE_X112Y101       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.936 r  clk_div/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.936    clk_div/cnt_reg[0]_i_1_n_0
    SLICE_X112Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.053 r  clk_div/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.053    clk_div/cnt_reg[4]_i_1_n_0
    SLICE_X112Y103       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.368 r  clk_div/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.368    clk_div/cnt_reg[8]_i_1_n_4
    SLICE_X112Y103       FDRE                                         r  clk_div/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.860    13.625    clk_div/sys_clk
    SLICE_X112Y103       FDRE                                         r  clk_div/cnt_reg[11]/C
                         clock pessimism              0.481    14.106    
                         clock uncertainty           -0.035    14.070    
    SLICE_X112Y103       FDRE (Setup_fdre_C_D)        0.109    14.179    clk_div/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         14.179    
                         arrival time                          -8.368    
  -------------------------------------------------------------------
                         slack                                  5.811    

Slack (MET) :             5.887ns  (required time - arrival time)
  Source:                 clk_div/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.160ns  (logic 1.531ns (70.873%)  route 0.629ns (29.128%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.625ns = ( 13.625 - 8.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          2.058     6.132    clk_div/sys_clk
    SLICE_X112Y101       FDRE                                         r  clk_div/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDRE (Prop_fdre_C_Q)         0.518     6.650 r  clk_div/cnt_reg[1]/Q
                         net (fo=1, routed)           0.629     7.279    clk_div/cnt_reg_n_0_[1]
    SLICE_X112Y101       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.936 r  clk_div/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.936    clk_div/cnt_reg[0]_i_1_n_0
    SLICE_X112Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.053 r  clk_div/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.053    clk_div/cnt_reg[4]_i_1_n_0
    SLICE_X112Y103       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.292 r  clk_div/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.292    clk_div/cnt_reg[8]_i_1_n_5
    SLICE_X112Y103       FDRE                                         r  clk_div/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.860    13.625    clk_div/sys_clk
    SLICE_X112Y103       FDRE                                         r  clk_div/cnt_reg[10]/C
                         clock pessimism              0.481    14.106    
                         clock uncertainty           -0.035    14.070    
    SLICE_X112Y103       FDRE (Setup_fdre_C_D)        0.109    14.179    clk_div/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         14.179    
                         arrival time                          -8.292    
  -------------------------------------------------------------------
                         slack                                  5.887    

Slack (MET) :             5.907ns  (required time - arrival time)
  Source:                 clk_div/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.140ns  (logic 1.511ns (70.600%)  route 0.629ns (29.400%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.625ns = ( 13.625 - 8.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          2.058     6.132    clk_div/sys_clk
    SLICE_X112Y101       FDRE                                         r  clk_div/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDRE (Prop_fdre_C_Q)         0.518     6.650 r  clk_div/cnt_reg[1]/Q
                         net (fo=1, routed)           0.629     7.279    clk_div/cnt_reg_n_0_[1]
    SLICE_X112Y101       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.936 r  clk_div/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.936    clk_div/cnt_reg[0]_i_1_n_0
    SLICE_X112Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.053 r  clk_div/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.053    clk_div/cnt_reg[4]_i_1_n_0
    SLICE_X112Y103       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.272 r  clk_div/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.272    clk_div/cnt_reg[8]_i_1_n_7
    SLICE_X112Y103       FDRE                                         r  clk_div/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.860    13.625    clk_div/sys_clk
    SLICE_X112Y103       FDRE                                         r  clk_div/cnt_reg[8]/C
                         clock pessimism              0.481    14.106    
                         clock uncertainty           -0.035    14.070    
    SLICE_X112Y103       FDRE (Setup_fdre_C_D)        0.109    14.179    clk_div/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         14.179    
                         arrival time                          -8.272    
  -------------------------------------------------------------------
                         slack                                  5.907    

Slack (MET) :             5.921ns  (required time - arrival time)
  Source:                 clk_div/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.127ns  (logic 1.498ns (70.421%)  route 0.629ns (29.579%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.626ns = ( 13.626 - 8.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          2.058     6.132    clk_div/sys_clk
    SLICE_X112Y101       FDRE                                         r  clk_div/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDRE (Prop_fdre_C_Q)         0.518     6.650 r  clk_div/cnt_reg[1]/Q
                         net (fo=1, routed)           0.629     7.279    clk_div/cnt_reg_n_0_[1]
    SLICE_X112Y101       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.936 r  clk_div/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.936    clk_div/cnt_reg[0]_i_1_n_0
    SLICE_X112Y102       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.259 r  clk_div/cnt_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.259    clk_div/cnt_reg[4]_i_1_n_6
    SLICE_X112Y102       FDRE                                         r  clk_div/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.861    13.626    clk_div/sys_clk
    SLICE_X112Y102       FDRE                                         r  clk_div/cnt_reg[5]/C
                         clock pessimism              0.481    14.107    
                         clock uncertainty           -0.035    14.071    
    SLICE_X112Y102       FDRE (Setup_fdre_C_D)        0.109    14.180    clk_div/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.180    
                         arrival time                          -8.259    
  -------------------------------------------------------------------
                         slack                                  5.921    

Slack (MET) :             5.929ns  (required time - arrival time)
  Source:                 clk_div/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.119ns  (logic 1.490ns (70.309%)  route 0.629ns (29.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.626ns = ( 13.626 - 8.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          2.058     6.132    clk_div/sys_clk
    SLICE_X112Y101       FDRE                                         r  clk_div/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDRE (Prop_fdre_C_Q)         0.518     6.650 r  clk_div/cnt_reg[1]/Q
                         net (fo=1, routed)           0.629     7.279    clk_div/cnt_reg_n_0_[1]
    SLICE_X112Y101       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.936 r  clk_div/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.936    clk_div/cnt_reg[0]_i_1_n_0
    SLICE_X112Y102       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.251 r  clk_div/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.251    clk_div/cnt_reg[4]_i_1_n_4
    SLICE_X112Y102       FDRE                                         r  clk_div/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.861    13.626    clk_div/sys_clk
    SLICE_X112Y102       FDRE                                         r  clk_div/cnt_reg[7]/C
                         clock pessimism              0.481    14.107    
                         clock uncertainty           -0.035    14.071    
    SLICE_X112Y102       FDRE (Setup_fdre_C_D)        0.109    14.180    clk_div/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         14.180    
                         arrival time                          -8.251    
  -------------------------------------------------------------------
                         slack                                  5.929    

Slack (MET) :             6.005ns  (required time - arrival time)
  Source:                 clk_div/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.043ns  (logic 1.414ns (69.205%)  route 0.629ns (30.795%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.626ns = ( 13.626 - 8.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          2.058     6.132    clk_div/sys_clk
    SLICE_X112Y101       FDRE                                         r  clk_div/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDRE (Prop_fdre_C_Q)         0.518     6.650 r  clk_div/cnt_reg[1]/Q
                         net (fo=1, routed)           0.629     7.279    clk_div/cnt_reg_n_0_[1]
    SLICE_X112Y101       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.936 r  clk_div/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.936    clk_div/cnt_reg[0]_i_1_n_0
    SLICE_X112Y102       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.175 r  clk_div/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.175    clk_div/cnt_reg[4]_i_1_n_5
    SLICE_X112Y102       FDRE                                         r  clk_div/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.861    13.626    clk_div/sys_clk
    SLICE_X112Y102       FDRE                                         r  clk_div/cnt_reg[6]/C
                         clock pessimism              0.481    14.107    
                         clock uncertainty           -0.035    14.071    
    SLICE_X112Y102       FDRE (Setup_fdre_C_D)        0.109    14.180    clk_div/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.180    
                         arrival time                          -8.175    
  -------------------------------------------------------------------
                         slack                                  6.005    

Slack (MET) :             6.025ns  (required time - arrival time)
  Source:                 clk_div/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.023ns  (logic 1.394ns (68.900%)  route 0.629ns (31.100%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.626ns = ( 13.626 - 8.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          2.058     6.132    clk_div/sys_clk
    SLICE_X112Y101       FDRE                                         r  clk_div/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDRE (Prop_fdre_C_Q)         0.518     6.650 r  clk_div/cnt_reg[1]/Q
                         net (fo=1, routed)           0.629     7.279    clk_div/cnt_reg_n_0_[1]
    SLICE_X112Y101       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.936 r  clk_div/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.936    clk_div/cnt_reg[0]_i_1_n_0
    SLICE_X112Y102       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.155 r  clk_div/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.155    clk_div/cnt_reg[4]_i_1_n_7
    SLICE_X112Y102       FDRE                                         r  clk_div/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.861    13.626    clk_div/sys_clk
    SLICE_X112Y102       FDRE                                         r  clk_div/cnt_reg[4]/C
                         clock pessimism              0.481    14.107    
                         clock uncertainty           -0.035    14.071    
    SLICE_X112Y102       FDRE (Setup_fdre_C_D)        0.109    14.180    clk_div/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.180    
                         arrival time                          -8.155    
  -------------------------------------------------------------------
                         slack                                  6.025    

Slack (MET) :             6.159ns  (required time - arrival time)
  Source:                 clk_div/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.914ns  (logic 1.285ns (67.129%)  route 0.629ns (32.871%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.626ns = ( 13.626 - 8.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          2.058     6.132    clk_div/sys_clk
    SLICE_X112Y101       FDRE                                         r  clk_div/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDRE (Prop_fdre_C_Q)         0.518     6.650 r  clk_div/cnt_reg[1]/Q
                         net (fo=1, routed)           0.629     7.279    clk_div/cnt_reg_n_0_[1]
    SLICE_X112Y101       CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.767     8.046 r  clk_div/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.046    clk_div/cnt_reg[0]_i_1_n_4
    SLICE_X112Y101       FDRE                                         r  clk_div/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.861    13.626    clk_div/sys_clk
    SLICE_X112Y101       FDRE                                         r  clk_div/cnt_reg[3]/C
                         clock pessimism              0.506    14.132    
                         clock uncertainty           -0.035    14.096    
    SLICE_X112Y101       FDRE (Setup_fdre_C_D)        0.109    14.205    clk_div/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.205    
                         arrival time                          -8.046    
  -------------------------------------------------------------------
                         slack                                  6.159    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 clk_div/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.719     1.806    clk_div/sys_clk
    SLICE_X112Y101       FDRE                                         r  clk_div/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDRE (Prop_fdre_C_Q)         0.164     1.970 r  clk_div/cnt_reg[2]/Q
                         net (fo=1, routed)           0.114     2.084    clk_div/cnt_reg_n_0_[2]
    SLICE_X112Y101       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.194 r  clk_div/cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.194    clk_div/cnt_reg[0]_i_1_n_5
    SLICE_X112Y101       FDRE                                         r  clk_div/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.995     2.337    clk_div/sys_clk
    SLICE_X112Y101       FDRE                                         r  clk_div/cnt_reg[2]/C
                         clock pessimism             -0.532     1.806    
    SLICE_X112Y101       FDRE (Hold_fdre_C_D)         0.134     1.940    clk_div/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 clk_div/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.719     1.806    clk_div/sys_clk
    SLICE_X112Y102       FDRE                                         r  clk_div/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y102       FDRE (Prop_fdre_C_Q)         0.164     1.970 r  clk_div/cnt_reg[6]/Q
                         net (fo=1, routed)           0.114     2.084    clk_div/cnt_reg_n_0_[6]
    SLICE_X112Y102       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.194 r  clk_div/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.194    clk_div/cnt_reg[4]_i_1_n_5
    SLICE_X112Y102       FDRE                                         r  clk_div/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.995     2.337    clk_div/sys_clk
    SLICE_X112Y102       FDRE                                         r  clk_div/cnt_reg[6]/C
                         clock pessimism             -0.532     1.806    
    SLICE_X112Y102       FDRE (Hold_fdre_C_D)         0.134     1.940    clk_div/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 clk_div/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.718     1.805    clk_div/sys_clk
    SLICE_X112Y103       FDRE                                         r  clk_div/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDRE (Prop_fdre_C_Q)         0.164     1.969 r  clk_div/cnt_reg[10]/Q
                         net (fo=1, routed)           0.114     2.083    clk_div/cnt_reg_n_0_[10]
    SLICE_X112Y103       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.193 r  clk_div/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.193    clk_div/cnt_reg[8]_i_1_n_5
    SLICE_X112Y103       FDRE                                         r  clk_div/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.994     2.336    clk_div/sys_clk
    SLICE_X112Y103       FDRE                                         r  clk_div/cnt_reg[10]/C
                         clock pessimism             -0.532     1.805    
    SLICE_X112Y103       FDRE (Hold_fdre_C_D)         0.134     1.939    clk_div/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 clk_div/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.718     1.805    clk_div/sys_clk
    SLICE_X112Y103       FDRE                                         r  clk_div/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDRE (Prop_fdre_C_Q)         0.164     1.969 r  clk_div/cnt_reg[10]/Q
                         net (fo=1, routed)           0.114     2.083    clk_div/cnt_reg_n_0_[10]
    SLICE_X112Y103       CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     2.229 r  clk_div/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.229    clk_div/cnt_reg[8]_i_1_n_4
    SLICE_X112Y103       FDRE                                         r  clk_div/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.994     2.336    clk_div/sys_clk
    SLICE_X112Y103       FDRE                                         r  clk_div/cnt_reg[11]/C
                         clock pessimism             -0.532     1.805    
    SLICE_X112Y103       FDRE (Hold_fdre_C_D)         0.134     1.939    clk_div/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.229    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 clk_div/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.719     1.806    clk_div/sys_clk
    SLICE_X112Y101       FDRE                                         r  clk_div/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDRE (Prop_fdre_C_Q)         0.164     1.970 r  clk_div/cnt_reg[2]/Q
                         net (fo=1, routed)           0.114     2.084    clk_div/cnt_reg_n_0_[2]
    SLICE_X112Y101       CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     2.230 r  clk_div/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.230    clk_div/cnt_reg[0]_i_1_n_4
    SLICE_X112Y101       FDRE                                         r  clk_div/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.995     2.337    clk_div/sys_clk
    SLICE_X112Y101       FDRE                                         r  clk_div/cnt_reg[3]/C
                         clock pessimism             -0.532     1.806    
    SLICE_X112Y101       FDRE (Hold_fdre_C_D)         0.134     1.940    clk_div/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 clk_div/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.719     1.806    clk_div/sys_clk
    SLICE_X112Y102       FDRE                                         r  clk_div/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y102       FDRE (Prop_fdre_C_Q)         0.164     1.970 r  clk_div/cnt_reg[6]/Q
                         net (fo=1, routed)           0.114     2.084    clk_div/cnt_reg_n_0_[6]
    SLICE_X112Y102       CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     2.230 r  clk_div/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.230    clk_div/cnt_reg[4]_i_1_n_4
    SLICE_X112Y102       FDRE                                         r  clk_div/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.995     2.337    clk_div/sys_clk
    SLICE_X112Y102       FDRE                                         r  clk_div/cnt_reg[7]/C
                         clock pessimism             -0.532     1.806    
    SLICE_X112Y102       FDRE (Hold_fdre_C_D)         0.134     1.940    clk_div/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 clk_div/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.719     1.806    clk_div/sys_clk
    SLICE_X112Y101       FDRE                                         r  clk_div/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDRE (Prop_fdre_C_Q)         0.164     1.970 f  clk_div/cnt_reg[0]/Q
                         net (fo=1, routed)           0.163     2.133    clk_div/cnt_reg_n_0_[0]
    SLICE_X112Y101       LUT1 (Prop_lut1_I0_O)        0.045     2.178 r  clk_div/cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     2.178    clk_div/cnt[0]_i_2_n_0
    SLICE_X112Y101       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.248 r  clk_div/cnt_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.248    clk_div/cnt_reg[0]_i_1_n_7
    SLICE_X112Y101       FDRE                                         r  clk_div/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.995     2.337    clk_div/sys_clk
    SLICE_X112Y101       FDRE                                         r  clk_div/cnt_reg[0]/C
                         clock pessimism             -0.532     1.806    
    SLICE_X112Y101       FDRE (Hold_fdre_C_D)         0.134     1.940    clk_div/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.248    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 clk_div/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.719     1.806    clk_div/sys_clk
    SLICE_X112Y102       FDRE                                         r  clk_div/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y102       FDRE (Prop_fdre_C_Q)         0.164     1.970 r  clk_div/cnt_reg[4]/Q
                         net (fo=1, routed)           0.170     2.140    clk_div/cnt_reg_n_0_[4]
    SLICE_X112Y102       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.255 r  clk_div/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.255    clk_div/cnt_reg[4]_i_1_n_7
    SLICE_X112Y102       FDRE                                         r  clk_div/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.995     2.337    clk_div/sys_clk
    SLICE_X112Y102       FDRE                                         r  clk_div/cnt_reg[4]/C
                         clock pessimism             -0.532     1.806    
    SLICE_X112Y102       FDRE (Hold_fdre_C_D)         0.134     1.940    clk_div/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 clk_div/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.718     1.805    clk_div/sys_clk
    SLICE_X112Y103       FDRE                                         r  clk_div/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDRE (Prop_fdre_C_Q)         0.164     1.969 r  clk_div/cnt_reg[8]/Q
                         net (fo=1, routed)           0.170     2.139    clk_div/cnt_reg_n_0_[8]
    SLICE_X112Y103       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.254 r  clk_div/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.254    clk_div/cnt_reg[8]_i_1_n_7
    SLICE_X112Y103       FDRE                                         r  clk_div/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.994     2.336    clk_div/sys_clk
    SLICE_X112Y103       FDRE                                         r  clk_div/cnt_reg[8]/C
                         clock pessimism             -0.532     1.805    
    SLICE_X112Y103       FDRE (Hold_fdre_C_D)         0.134     1.939    clk_div/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.254    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 clk_div/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.373ns (76.532%)  route 0.114ns (23.468%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.718     1.805    clk_div/sys_clk
    SLICE_X112Y103       FDRE                                         r  clk_div/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDRE (Prop_fdre_C_Q)         0.164     1.969 r  clk_div/cnt_reg[10]/Q
                         net (fo=1, routed)           0.114     2.083    clk_div/cnt_reg_n_0_[10]
    SLICE_X112Y103       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.239 r  clk_div/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.239    clk_div/cnt_reg[8]_i_1_n_0
    SLICE_X112Y104       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.292 r  clk_div/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.292    clk_div/cnt_reg[12]_i_1_n_7
    SLICE_X112Y104       FDRE                                         r  clk_div/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.994     2.336    clk_div/sys_clk
    SLICE_X112Y104       FDRE                                         r  clk_div/cnt_reg[12]/C
                         clock pessimism             -0.516     1.821    
    SLICE_X112Y104       FDRE (Hold_fdre_C_D)         0.134     1.955    clk_div/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  0.337    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y101  clk_div/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y103  clk_div/cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y103  clk_div/cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y104  clk_div/cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y101  clk_div/cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y101  clk_div/cnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y101  clk_div/cnt_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y102  clk_div/cnt_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y102  clk_div/cnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y101  clk_div/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y101  clk_div/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y103  clk_div/cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y103  clk_div/cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y103  clk_div/cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y103  clk_div/cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y104  clk_div/cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y104  clk_div/cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y101  clk_div/cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y101  clk_div/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y101  clk_div/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y101  clk_div/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y103  clk_div/cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y103  clk_div/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y103  clk_div/cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y103  clk_div/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y104  clk_div/cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y104  clk_div/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y101  clk_div/cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y101  clk_div/cnt_reg[1]/C



