0.6
2017.4
Dec 15 2017
21:07:18
C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.sim/sim_1/synth/timing/xsim/tb_SoC_time_synth.v,1525231093,verilog,,C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/AD.v,,RAM32M_HD18510;RAM32M_HD18511;RAM32M_HD18512;RAM32M_HD18513;RAM32M_HD18514;RAM32M_HD18515;RAM32M_HD18516;RAM32M_HD18517;RAM32M_HD18518;RAM32M_HD18519;RAM32M_HD18520;RAM32M_UNIQ_BASE_;RAM64X1S_HD18479;RAM64X1S_HD18480;RAM64X1S_HD18481;RAM64X1S_HD18482;RAM64X1S_HD18483;RAM64X1S_HD18484;RAM64X1S_HD18485;RAM64X1S_HD18486;RAM64X1S_HD18487;RAM64X1S_HD18488;RAM64X1S_HD18489;RAM64X1S_HD18490;RAM64X1S_HD18491;RAM64X1S_HD18492;RAM64X1S_HD18493;RAM64X1S_HD18494;RAM64X1S_HD18495;RAM64X1S_HD18496;RAM64X1S_HD18497;RAM64X1S_HD18498;RAM64X1S_HD18499;RAM64X1S_HD18500;RAM64X1S_HD18501;RAM64X1S_HD18502;RAM64X1S_HD18503;RAM64X1S_HD18504;RAM64X1S_HD18505;RAM64X1S_HD18506;RAM64X1S_HD18507;RAM64X1S_HD18508;RAM64X1S_HD18509;RAM64X1S_UNIQ_BASE_;SoC_fpga;adder_0;bdebouncer;clk_gen;dreg_1;dreg_2;dreg_3;dreg_4;dreg_8;dreg__parameterized1;dreg__parameterized1_6;dreg__parameterized1_7;dreg__parameterized2;dreg__parameterized3;glbl;led_mux;sr_reg_5,,,,,,,,
C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sim_1/new/tb_SoC.v,1525230005,verilog,,,,tb_SoC,,,,,,,,
C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/AD.v,1525224378,verilog,,C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/FA.v,,FA_AD;GPIO_AD;SoC_AD,,,,,,,,
C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/FA.v,1525105404,verilog,,C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/GPIO.v,,FA,,,,,,,,
C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/GPIO.v,1525229200,verilog,,C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/MIPS.v,,GPIO,,,,,,,,
C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/MIPS.v,1525083527,verilog,,C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/SoC.v,,MIPS,,,,,,,,
C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/SoC.v,1525229200,verilog,,C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/control_unit.v,,SoC,,,,,,,,
C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/control_unit.v,1524259511,verilog,,C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/cu_parts.v,,control_unit,,,,,,,,
C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/cu_parts.v,1525077879,verilog,,C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/datapath.v,,auxdec;maindec,,,,,,,,
C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/datapath.v,1525226951,verilog,,C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/dp_parts.v,,datapath,,,,,,,,
C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/dp_parts.v,1525230847,verilog,,C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/fact.v,,adder;alu;dreg;mux2;mux3;mux4;regfile;signext;sr_reg,,,,,,,,
C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/fact.v,1525078705,verilog,,C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/fact_parts.v,,fact;fact_CU;fact_DP,,,,,,,,
C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/fact_parts.v,1524523381,verilog,,C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/hazard_unit.v,,comparator;counter;mul,,,,,,,,
C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/hazard_unit.v,1525142932,verilog,,C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/mem_parts.v,,hazard_unit,,,,,,,,
C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/mem_parts.v,1525225664,verilog,,C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/mul.v,,dmem;imem,,,,,,,,
C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/mul.v,1525223865,verilog,,C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/pipeline_reg.v,,AND;CLA32;CLA4;CLA64;half_adder;pipelined_mul,,,,,,,,
C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/pipeline_reg.v,1525187710,verilog,,C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sim_1/new/tb_SoC.v,,DECODE;EXECUTE;MEMORY;WRITEBACK,,,,,,,,
