// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1.3
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _dataflow_parent_loop_2_HH_
#define _dataflow_parent_loop_2_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "dataflow_in_loop.h"

namespace ap_rtl {

struct dataflow_parent_loop_2 : public sc_module {
    // Port declarations 29
    sc_out< sc_lv<13> > input_V_address0;
    sc_out< sc_logic > input_V_ce0;
    sc_out< sc_lv<216> > input_V_d0;
    sc_in< sc_lv<216> > input_V_q0;
    sc_out< sc_logic > input_V_we0;
    sc_out< sc_lv<13> > input_V_address1;
    sc_out< sc_logic > input_V_ce1;
    sc_out< sc_lv<216> > input_V_d1;
    sc_in< sc_lv<216> > input_V_q1;
    sc_out< sc_logic > input_V_we1;
    sc_out< sc_lv<15> > output_V_address0;
    sc_out< sc_logic > output_V_ce0;
    sc_out< sc_lv<288> > output_V_d0;
    sc_in< sc_lv<288> > output_V_q0;
    sc_out< sc_logic > output_V_we0;
    sc_out< sc_lv<15> > output_V_address1;
    sc_out< sc_logic > output_V_ce1;
    sc_out< sc_lv<288> > output_V_d1;
    sc_in< sc_lv<288> > output_V_q1;
    sc_out< sc_logic > output_V_we1;
    sc_in< sc_lv<7> > row_assign;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > row_assign_ap_vld;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > ap_idle;
    sc_in< sc_logic > ap_continue;
    sc_signal< sc_logic > ap_var_for_const2;
    sc_signal< sc_lv<216> > ap_var_for_const0;
    sc_signal< sc_lv<288> > ap_var_for_const1;


    // Module declarations
    dataflow_parent_loop_2(sc_module_name name);
    SC_HAS_PROCESS(dataflow_parent_loop_2);

    ~dataflow_parent_loop_2();

    sc_trace_file* mVcdFile;

    dataflow_in_loop* dataflow_in_loop_U0;
    sc_signal< sc_lv<13> > dataflow_in_loop_U0_input_V_address0;
    sc_signal< sc_logic > dataflow_in_loop_U0_input_V_ce0;
    sc_signal< sc_lv<216> > dataflow_in_loop_U0_input_V_d0;
    sc_signal< sc_logic > dataflow_in_loop_U0_input_V_we0;
    sc_signal< sc_lv<13> > dataflow_in_loop_U0_input_V_address1;
    sc_signal< sc_logic > dataflow_in_loop_U0_input_V_ce1;
    sc_signal< sc_lv<216> > dataflow_in_loop_U0_input_V_d1;
    sc_signal< sc_logic > dataflow_in_loop_U0_input_V_we1;
    sc_signal< sc_lv<15> > dataflow_in_loop_U0_output_V_address0;
    sc_signal< sc_logic > dataflow_in_loop_U0_output_V_ce0;
    sc_signal< sc_lv<288> > dataflow_in_loop_U0_output_V_d0;
    sc_signal< sc_logic > dataflow_in_loop_U0_output_V_we0;
    sc_signal< sc_lv<15> > dataflow_in_loop_U0_output_V_address1;
    sc_signal< sc_logic > dataflow_in_loop_U0_output_V_ce1;
    sc_signal< sc_lv<288> > dataflow_in_loop_U0_output_V_d1;
    sc_signal< sc_logic > dataflow_in_loop_U0_output_V_we1;
    sc_signal< sc_logic > dataflow_in_loop_U0_ap_start;
    sc_signal< sc_logic > dataflow_in_loop_U0_ap_done;
    sc_signal< sc_logic > dataflow_in_loop_U0_ap_ready;
    sc_signal< sc_logic > dataflow_in_loop_U0_ap_idle;
    sc_signal< sc_logic > dataflow_in_loop_U0_ap_continue;
    sc_signal< sc_logic > ap_sync_continue;
    sc_signal< sc_logic > ap_sync_done;
    sc_signal< sc_logic > ap_sync_ready;
    sc_signal< sc_lv<7> > loop_dataflow_input_count;
    sc_signal< sc_lv<7> > loop_dataflow_output_count;
    sc_signal< sc_lv<7> > bound_minus_1;
    sc_signal< sc_logic > dataflow_in_loop_U0_start_full_n;
    sc_signal< sc_logic > dataflow_in_loop_U0_start_write;
    static const sc_lv<13> ap_const_lv13_0;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<216> ap_const_lv216_lc_1;
    static const sc_lv<15> ap_const_lv15_0;
    static const sc_lv<288> ap_const_lv288_lc_1;
    static const sc_logic ap_const_logic_1;
    static const bool ap_const_boolean_1;
    static const sc_lv<7> ap_const_lv7_70;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<216> ap_const_lv216_lc_2;
    static const sc_lv<288> ap_const_lv288_lc_2;
    // Thread declarations
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_clk_no_reset_();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sync_continue();
    void thread_ap_sync_done();
    void thread_ap_sync_ready();
    void thread_bound_minus_1();
    void thread_dataflow_in_loop_U0_ap_continue();
    void thread_dataflow_in_loop_U0_ap_start();
    void thread_dataflow_in_loop_U0_start_full_n();
    void thread_dataflow_in_loop_U0_start_write();
    void thread_input_V_address0();
    void thread_input_V_address1();
    void thread_input_V_ce0();
    void thread_input_V_ce1();
    void thread_input_V_d0();
    void thread_input_V_d1();
    void thread_input_V_we0();
    void thread_input_V_we1();
    void thread_output_V_address0();
    void thread_output_V_address1();
    void thread_output_V_ce0();
    void thread_output_V_ce1();
    void thread_output_V_d0();
    void thread_output_V_d1();
    void thread_output_V_we0();
    void thread_output_V_we1();
};

}

using namespace ap_rtl;

#endif
