/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [3:0] _01_;
  wire [5:0] _02_;
  wire celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire [4:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [19:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [6:0] celloutsig_0_25z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [2:0] celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire [4:0] celloutsig_0_40z;
  wire [27:0] celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire [4:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [7:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [8:0] celloutsig_1_11z;
  wire [2:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [4:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_14z = ~(celloutsig_0_10z[3] | celloutsig_0_3z);
  assign celloutsig_0_30z = ~(celloutsig_0_14z | celloutsig_0_15z);
  assign celloutsig_0_3z = ~in_data[57];
  assign celloutsig_1_6z = ~_00_;
  assign celloutsig_1_18z = ~((celloutsig_1_3z | celloutsig_1_8z) & celloutsig_1_11z[4]);
  assign celloutsig_0_16z = ~((celloutsig_0_10z[1] | celloutsig_0_6z) & celloutsig_0_15z);
  assign celloutsig_0_21z = celloutsig_0_3z | celloutsig_0_9z;
  assign celloutsig_0_23z = celloutsig_0_16z | celloutsig_0_8z[6];
  assign celloutsig_1_7z = celloutsig_1_5z[1] ^ in_data[175];
  assign celloutsig_0_1z = celloutsig_0_0z ^ in_data[54];
  assign celloutsig_0_32z = celloutsig_0_17z[2] ^ celloutsig_0_0z;
  reg [5:0] _14_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _14_ <= 6'h00;
    else _14_ <= { in_data[186], celloutsig_1_1z, celloutsig_1_2z[2:1], 1'h1, celloutsig_1_0z };
  assign { _02_[5:3], _00_, _02_[1:0] } = _14_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 4'h0;
    else _01_ <= in_data[7:4];
  assign celloutsig_0_40z = { celloutsig_0_17z[3:2], celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_6z } / { 1'h1, celloutsig_0_25z[5:3], celloutsig_0_5z };
  assign celloutsig_0_4z = in_data[91:87] / { 1'h1, _01_ };
  assign celloutsig_0_20z = { celloutsig_0_10z[3:0], celloutsig_0_12z } / { 1'h1, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_0_22z = { in_data[53:44], celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_15z } / { 1'h1, in_data[39:21] };
  assign celloutsig_1_0z = in_data[122:119] > in_data[171:168];
  assign celloutsig_0_5z = { in_data[36:34], celloutsig_0_3z, celloutsig_0_4z } > { celloutsig_0_4z[4:1], celloutsig_0_4z };
  assign celloutsig_0_12z = { celloutsig_0_6z, celloutsig_0_8z, _01_, celloutsig_0_7z, in_data[57] } > { celloutsig_0_4z[3:2], celloutsig_0_10z, celloutsig_0_8z };
  assign celloutsig_0_13z = in_data[21:19] > { celloutsig_0_10z[1:0], celloutsig_0_3z };
  assign celloutsig_0_15z = _01_[2:0] > { celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_6z = { _01_[2], celloutsig_0_4z, _01_ } && { in_data[27:23], celloutsig_0_4z };
  assign celloutsig_1_3z = { in_data[135:129], celloutsig_1_1z, celloutsig_1_0z } < { in_data[134:133], celloutsig_1_2z[2:1], 1'h1, celloutsig_1_0z, celloutsig_1_2z[2:1], 1'h1 };
  assign celloutsig_1_5z = _00_ ? in_data[171:167] : { _02_[4:3], 1'h0, _02_[1], celloutsig_1_1z };
  assign celloutsig_0_36z = ~ { celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_32z };
  assign celloutsig_1_8z = | { celloutsig_1_5z[3:1], celloutsig_1_6z };
  assign celloutsig_0_9z = | { celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_0_0z = in_data[19] & in_data[68];
  assign celloutsig_0_42z = celloutsig_0_4z[1] & celloutsig_0_21z;
  assign celloutsig_0_7z = _01_[2] & celloutsig_0_1z;
  assign celloutsig_0_31z = ~^ { in_data[65:61], celloutsig_0_17z };
  assign celloutsig_1_1z = ^ { in_data[145:142], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_19z = ^ { celloutsig_1_8z, celloutsig_1_2z[2:1], 1'h1, celloutsig_1_14z };
  assign celloutsig_1_14z = { celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_7z } >> { celloutsig_1_2z[2:1], 1'h1 };
  assign celloutsig_0_8z = { celloutsig_0_4z[4:1], celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_3z } <<< { _01_[3], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_6z, _01_ };
  assign celloutsig_0_17z = { _01_[3:1], celloutsig_0_9z, celloutsig_0_0z } <<< celloutsig_0_4z;
  assign celloutsig_0_25z = { celloutsig_0_8z[7:2], celloutsig_0_3z } <<< { in_data[57], celloutsig_0_14z, celloutsig_0_4z };
  assign celloutsig_0_41z = { celloutsig_0_20z[4], celloutsig_0_31z, celloutsig_0_14z, celloutsig_0_40z, celloutsig_0_22z } - { celloutsig_0_22z[8:3], celloutsig_0_23z, celloutsig_0_4z, celloutsig_0_30z, in_data[57], celloutsig_0_14z, celloutsig_0_36z, celloutsig_0_10z, celloutsig_0_4z };
  assign celloutsig_1_11z = { celloutsig_1_9z[3:2], celloutsig_1_9z[3], celloutsig_1_9z[0], celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_2z[2:1], 1'h1 } - { _02_[5:3], _00_, _02_[1], celloutsig_1_9z[3:2], celloutsig_1_9z[3], celloutsig_1_9z[0] };
  assign celloutsig_0_10z = celloutsig_0_4z ^ { celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_9z };
  assign celloutsig_1_2z[2:1] = { celloutsig_1_1z, celloutsig_1_1z } ~^ in_data[120:119];
  assign { celloutsig_1_9z[2], celloutsig_1_9z[3], celloutsig_1_9z[0] } = ~ { celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_3z };
  assign _02_[2] = _00_;
  assign celloutsig_1_2z[0] = 1'h1;
  assign celloutsig_1_9z[1] = celloutsig_1_9z[3];
  assign { out_data[128], out_data[96], out_data[59:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_41z, celloutsig_0_42z };
endmodule
