// Seed: 3708396473
module module_0 (
    input  tri0  id_0,
    input  uwire id_1,
    input  tri   id_2,
    input  wor   id_3,
    output wor   id_4,
    output uwire id_5
);
  id_7(
      1, 1, id_8, (1), 1, id_8, id_2, 1
  );
  wire id_9;
  wor  id_10 = (1);
  wire id_11;
  wire id_12;
endmodule
module module_1 (
    input tri id_0,
    input wire id_1,
    input tri0 id_2,
    input wand id_3,
    output wand id_4,
    input wor id_5,
    input wand id_6,
    output uwire id_7,
    input wor id_8,
    output wand id_9,
    input uwire id_10,
    output wire id_11,
    input uwire id_12,
    input tri1 id_13,
    input wand id_14,
    input supply1 id_15
);
  if (id_1) begin
    id_17(
        .id_0(id_1), .id_1(1), .id_2(1 == id_2)
    ); id_18 :
    assert property (@(1 or 1) 0)
    else;
    wire id_19;
    wire id_20;
    wire id_21;
    wire id_22;
  end else begin
    wire id_23;
  end
  id_24(
      .id_0(1'b0)
  ); module_0(
      id_6, id_5, id_3, id_5, id_4, id_4
  );
endmodule
