//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-29190527
// Cuda compilation tools, release 11.1, V11.1.105
// Based on LLVM 3.4svn
//

.version 7.1
.target sm_80
.address_size 64

	// .globl	Fused_Sub_Mul_ReduceSum_Exp_Mul_Sub_Cast_split_8884112118839127414_kernel0
// _ZZ74Fused_Sub_Mul_ReduceSum_Exp_Mul_Sub_Cast_split_8884112118839127414_kernel0E56T_multiply_T_subtract_input_0_input_1_input_3_red_shared has been demoted
// _ZZ74Fused_Sub_Mul_ReduceSum_Exp_Mul_Sub_Cast_split_8884112118839127414_kernel0E8red_buf0 has been demoted

.visible .entry Fused_Sub_Mul_ReduceSum_Exp_Mul_Sub_Cast_split_8884112118839127414_kernel0(
	.param .u64 Fused_Sub_Mul_ReduceSum_Exp_Mul_Sub_Cast_split_8884112118839127414_kernel0_param_0,
	.param .u64 Fused_Sub_Mul_ReduceSum_Exp_Mul_Sub_Cast_split_8884112118839127414_kernel0_param_1,
	.param .u64 Fused_Sub_Mul_ReduceSum_Exp_Mul_Sub_Cast_split_8884112118839127414_kernel0_param_2,
	.param .u64 Fused_Sub_Mul_ReduceSum_Exp_Mul_Sub_Cast_split_8884112118839127414_kernel0_param_3,
	.param .u64 Fused_Sub_Mul_ReduceSum_Exp_Mul_Sub_Cast_split_8884112118839127414_kernel0_param_4,
	.param .u64 Fused_Sub_Mul_ReduceSum_Exp_Mul_Sub_Cast_split_8884112118839127414_kernel0_param_5,
	.param .u64 Fused_Sub_Mul_ReduceSum_Exp_Mul_Sub_Cast_split_8884112118839127414_kernel0_param_6,
	.param .u64 Fused_Sub_Mul_ReduceSum_Exp_Mul_Sub_Cast_split_8884112118839127414_kernel0_param_7
)
{
	.reg .pred 	%p<39>;
	.reg .b16 	%rs<8>;
	.reg .f32 	%f<198>;
	.reg .b32 	%r<149>;
	.reg .b64 	%rd<69>;
	// demoted variable
	.shared .align 4 .b8 _ZZ74Fused_Sub_Mul_ReduceSum_Exp_Mul_Sub_Cast_split_8884112118839127414_kernel0E56T_multiply_T_subtract_input_0_input_1_input_3_red_shared[32];
	// demoted variable
	.shared .align 4 .b8 _ZZ74Fused_Sub_Mul_ReduceSum_Exp_Mul_Sub_Cast_split_8884112118839127414_kernel0E8red_buf0[4096];

	ld.param.u64 	%rd13, [Fused_Sub_Mul_ReduceSum_Exp_Mul_Sub_Cast_split_8884112118839127414_kernel0_param_0];
	ld.param.u64 	%rd14, [Fused_Sub_Mul_ReduceSum_Exp_Mul_Sub_Cast_split_8884112118839127414_kernel0_param_1];
	ld.param.u64 	%rd15, [Fused_Sub_Mul_ReduceSum_Exp_Mul_Sub_Cast_split_8884112118839127414_kernel0_param_2];
	ld.param.u64 	%rd11, [Fused_Sub_Mul_ReduceSum_Exp_Mul_Sub_Cast_split_8884112118839127414_kernel0_param_3];
	ld.param.u64 	%rd16, [Fused_Sub_Mul_ReduceSum_Exp_Mul_Sub_Cast_split_8884112118839127414_kernel0_param_4];
	ld.param.u64 	%rd12, [Fused_Sub_Mul_ReduceSum_Exp_Mul_Sub_Cast_split_8884112118839127414_kernel0_param_5];
	ld.param.u64 	%rd17, [Fused_Sub_Mul_ReduceSum_Exp_Mul_Sub_Cast_split_8884112118839127414_kernel0_param_7];
	cvta.to.global.u64 	%rd1, %rd15;
	cvta.to.global.u64 	%rd2, %rd17;
	cvta.to.global.u64 	%rd3, %rd14;
	cvta.to.global.u64 	%rd4, %rd13;
	cvta.to.global.u64 	%rd5, %rd16;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r37, %r1, 127;
	setp.ne.s32	%p2, %r37, 0;
	@%p2 bra 	BB0_2;

	shr.s32 	%r38, %r1, 31;
	shr.u32 	%r39, %r38, 25;
	add.s32 	%r40, %r1, %r39;
	shr.s32 	%r41, %r40, 7;
	shl.b32 	%r42, %r41, 2;
	mov.u32 	%r43, _ZZ74Fused_Sub_Mul_ReduceSum_Exp_Mul_Sub_Cast_split_8884112118839127414_kernel0E56T_multiply_T_subtract_input_0_input_1_input_3_red_shared;
	add.s32 	%r44, %r43, %r42;
	mov.u32 	%r45, 0;
	st.shared.u32 	[%r44], %r45;

BB0_2:
	bar.sync 	0;
	mov.u32 	%r2, %ctaid.x;
	mad.lo.s32 	%r46, %r2, -7, 322;
	mov.u32 	%r47, 6;
	min.s32 	%r3, %r47, %r46;
	mov.f32 	%f188, 0f00000000;
	setp.lt.s32	%p3, %r3, 0;
	@%p3 bra 	BB0_34;

	shr.s32 	%r52, %r1, 31;
	shr.u32 	%r53, %r52, 25;
	add.s32 	%r54, %r1, %r53;
	shr.s32 	%r55, %r54, 7;
	mul.lo.s32 	%r4, %r2, 896;
	and.b32  	%r56, %r54, -128;
	sub.s32 	%r5, %r1, %r56;
	mov.u32 	%r57, %ctaid.y;
	mul.lo.s32 	%r6, %r57, 330232;
	mul.lo.s32 	%r7, %r55, 41279;
	shl.b32 	%r58, %r57, 3;
	add.s32 	%r59, %r58, %r55;
	mul.wide.s32 	%rd18, %r59, 4;
	add.s64 	%rd6, %rd3, %rd18;
	add.s32 	%r8, %r3, 1;
	and.b32  	%r51, %r8, 3;
	mov.f32 	%f187, 0f00000000;
	mov.u32 	%r147, 0;
	setp.eq.s32	%p4, %r51, 0;
	@%p4 bra 	BB0_4;

	setp.eq.s32	%p5, %r51, 1;
	@%p5 bra 	BB0_6;
	bra.uni 	BB0_7;

BB0_6:
	mov.f32 	%f182, %f187;
	bra.uni 	BB0_16;

BB0_4:
	mov.f32 	%f188, %f187;
	bra.uni 	BB0_20;

BB0_7:
	setp.eq.s32	%p6, %r51, 2;
	@%p6 bra 	BB0_8;
	bra.uni 	BB0_9;

BB0_8:
	mov.f32 	%f178, %f187;
	bra.uni 	BB0_12;

BB0_9:
	add.s32 	%r9, %r4, %r5;
	mov.u32 	%r147, 1;
	setp.gt.s32	%p7, %r9, 41278;
	@%p7 bra 	BB0_10;

	add.s32 	%r62, %r9, %r6;
	add.s32 	%r63, %r62, %r7;
	mul.wide.s32 	%rd19, %r63, 4;
	add.s64 	%rd20, %rd4, %rd19;
	ld.global.nc.f32 	%f46, [%rd6];
	ld.global.nc.f32 	%f47, [%rd20];
	sub.f32 	%f48, %f47, %f46;
	add.s64 	%rd21, %rd1, %rd19;
	ld.global.nc.f32 	%f49, [%rd21];
	mul.f32 	%f50, %f48, %f49;
	add.f32 	%f178, %f50, 0f00000000;
	sub.f32 	%f187, %f178, %f50;
	bra.uni 	BB0_12;

BB0_10:
	mov.f32 	%f178, %f187;

BB0_12:
	shl.b32 	%r64, %r147, 7;
	add.s32 	%r65, %r4, %r64;
	add.s32 	%r11, %r65, %r5;
	setp.gt.s32	%p8, %r11, 41278;
	@%p8 bra 	BB0_13;

	add.s32 	%r66, %r11, %r6;
	add.s32 	%r67, %r66, %r7;
	mul.wide.s32 	%rd22, %r67, 4;
	add.s64 	%rd23, %rd4, %rd22;
	ld.global.nc.f32 	%f51, [%rd6];
	ld.global.nc.f32 	%f52, [%rd23];
	sub.f32 	%f53, %f52, %f51;
	add.s64 	%rd24, %rd1, %rd22;
	ld.global.nc.f32 	%f54, [%rd24];
	mul.f32 	%f55, %f53, %f54;
	sub.f32 	%f56, %f55, %f187;
	add.f32 	%f182, %f178, %f56;
	sub.f32 	%f57, %f182, %f178;
	sub.f32 	%f187, %f57, %f56;
	bra.uni 	BB0_15;

BB0_13:
	mov.f32 	%f182, %f178;

BB0_15:
	add.s32 	%r147, %r147, 1;

BB0_16:
	shl.b32 	%r68, %r147, 7;
	add.s32 	%r69, %r4, %r68;
	add.s32 	%r14, %r69, %r5;
	setp.gt.s32	%p9, %r14, 41278;
	@%p9 bra 	BB0_17;

	add.s32 	%r70, %r14, %r6;
	add.s32 	%r71, %r70, %r7;
	mul.wide.s32 	%rd25, %r71, 4;
	add.s64 	%rd26, %rd4, %rd25;
	ld.global.nc.f32 	%f58, [%rd6];
	ld.global.nc.f32 	%f59, [%rd26];
	sub.f32 	%f60, %f59, %f58;
	add.s64 	%rd27, %rd1, %rd25;
	ld.global.nc.f32 	%f61, [%rd27];
	mul.f32 	%f62, %f60, %f61;
	sub.f32 	%f63, %f62, %f187;
	add.f32 	%f188, %f182, %f63;
	sub.f32 	%f64, %f188, %f182;
	sub.f32 	%f187, %f64, %f63;
	bra.uni 	BB0_19;

BB0_17:
	mov.f32 	%f188, %f182;

BB0_19:
	add.s32 	%r147, %r147, 1;

BB0_20:
	setp.lt.u32	%p10, %r8, 4;
	@%p10 bra 	BB0_34;

BB0_21:
	shl.b32 	%r72, %r147, 7;
	add.s32 	%r73, %r4, %r72;
	add.s32 	%r18, %r73, %r5;
	add.s32 	%r74, %r18, %r6;
	add.s32 	%r75, %r74, %r7;
	mul.wide.s32 	%rd28, %r75, 4;
	add.s64 	%rd7, %rd4, %rd28;
	add.s64 	%rd8, %rd1, %rd28;
	setp.gt.s32	%p11, %r18, 41278;
	@%p11 bra 	BB0_22;

	ld.global.nc.f32 	%f65, [%rd7];
	ld.global.nc.f32 	%f66, [%rd6];
	sub.f32 	%f67, %f65, %f66;
	ld.global.nc.f32 	%f68, [%rd8];
	mul.f32 	%f69, %f67, %f68;
	sub.f32 	%f70, %f69, %f187;
	add.f32 	%f189, %f188, %f70;
	sub.f32 	%f71, %f189, %f188;
	sub.f32 	%f187, %f71, %f70;
	bra.uni 	BB0_24;

BB0_22:
	mov.f32 	%f189, %f188;

BB0_24:
	add.s32 	%r76, %r18, 128;
	setp.gt.s32	%p12, %r76, 41278;
	@%p12 bra 	BB0_25;

	ld.global.nc.f32 	%f72, [%rd6];
	ld.global.nc.f32 	%f73, [%rd7+512];
	sub.f32 	%f74, %f73, %f72;
	ld.global.nc.f32 	%f75, [%rd8+512];
	mul.f32 	%f76, %f74, %f75;
	sub.f32 	%f77, %f76, %f187;
	add.f32 	%f191, %f189, %f77;
	sub.f32 	%f78, %f191, %f189;
	sub.f32 	%f187, %f78, %f77;
	bra.uni 	BB0_27;

BB0_25:
	mov.f32 	%f191, %f189;

BB0_27:
	add.s32 	%r77, %r18, 256;
	setp.gt.s32	%p13, %r77, 41278;
	@%p13 bra 	BB0_28;

	ld.global.nc.f32 	%f79, [%rd6];
	ld.global.nc.f32 	%f80, [%rd7+1024];
	sub.f32 	%f81, %f80, %f79;
	ld.global.nc.f32 	%f82, [%rd8+1024];
	mul.f32 	%f83, %f81, %f82;
	sub.f32 	%f84, %f83, %f187;
	add.f32 	%f193, %f191, %f84;
	sub.f32 	%f85, %f193, %f191;
	sub.f32 	%f187, %f85, %f84;
	bra.uni 	BB0_30;

BB0_28:
	mov.f32 	%f193, %f191;

BB0_30:
	add.s32 	%r19, %r147, 3;
	shl.b32 	%r78, %r19, 7;
	add.s32 	%r79, %r4, %r78;
	add.s32 	%r80, %r79, %r5;
	setp.gt.s32	%p14, %r80, 41278;
	@%p14 bra 	BB0_31;

	ld.global.nc.f32 	%f86, [%rd6];
	ld.global.nc.f32 	%f87, [%rd7+1536];
	sub.f32 	%f88, %f87, %f86;
	ld.global.nc.f32 	%f89, [%rd8+1536];
	mul.f32 	%f90, %f88, %f89;
	sub.f32 	%f91, %f90, %f187;
	add.f32 	%f188, %f193, %f91;
	sub.f32 	%f92, %f188, %f193;
	sub.f32 	%f187, %f92, %f91;
	bra.uni 	BB0_33;

BB0_31:
	mov.f32 	%f188, %f193;

BB0_33:
	add.s32 	%r147, %r147, 4;
	setp.lt.s32	%p15, %r19, %r3;
	@%p15 bra 	BB0_21;

BB0_34:
	shr.s32 	%r81, %r1, 31;
	shr.u32 	%r82, %r81, 25;
	add.s32 	%r83, %r1, %r82;
	shr.s32 	%r21, %r83, 7;
	mov.u32 	%r84, %tid.y;
	mov.u32 	%r85, %ntid.x;
	mad.lo.s32 	%r86, %r84, %r85, %r1;
	and.b32  	%r22, %r86, 127;
	and.b32  	%r23, %r86, -128;
	add.s32 	%r87, %r23, %r22;
	shl.b32 	%r88, %r87, 2;
	mov.u32 	%r89, _ZZ74Fused_Sub_Mul_ReduceSum_Exp_Mul_Sub_Cast_split_8884112118839127414_kernel0E8red_buf0;
	add.s32 	%r24, %r89, %r88;
	st.shared.f32 	[%r24], %f188;
	bar.sync 	0;
	setp.gt.u32	%p16, %r22, 63;
	@%p16 bra 	BB0_36;

	ld.shared.f32 	%f93, [%r24];
	ld.shared.f32 	%f94, [%r24+256];
	add.f32 	%f95, %f93, %f94;
	st.shared.f32 	[%r24], %f95;

BB0_36:
	bar.sync 	0;
	setp.gt.u32	%p17, %r22, 31;
	@%p17 bra 	BB0_38;

	ld.shared.f32 	%f96, [%r24];
	ld.shared.f32 	%f97, [%r24+128];
	add.f32 	%f98, %f96, %f97;
	st.shared.f32 	[%r24], %f98;

BB0_38:
	setp.lt.u32	%p1, %r22, 32;
	bar.sync 	0;
	@!%p1 bra 	BB0_41;
	bra.uni 	BB0_39;

BB0_39:
	ld.shared.f32 	%f99, [%r24];
	mov.b32 	 %r90, %f99;
	mov.u32 	%r91, 2;
	mov.u32 	%r92, 31;
	mov.u32 	%r93, 16;
	mov.u32 	%r94, -1;
	shfl.sync.down.b32 	%r95|%p18, %r90, %r93, %r92, %r94;
	mov.b32 	 %f100, %r95;
	add.f32 	%f101, %f99, %f100;
	mov.b32 	 %r96, %f101;
	mov.u32 	%r97, 8;
	shfl.sync.down.b32 	%r98|%p19, %r96, %r97, %r92, %r94;
	mov.b32 	 %f102, %r98;
	add.f32 	%f103, %f101, %f102;
	mov.b32 	 %r99, %f103;
	mov.u32 	%r100, 4;
	shfl.sync.down.b32 	%r101|%p20, %r99, %r100, %r92, %r94;
	mov.b32 	 %f104, %r101;
	add.f32 	%f105, %f103, %f104;
	mov.b32 	 %r102, %f105;
	shfl.sync.down.b32 	%r103|%p21, %r102, %r91, %r92, %r94;
	mov.b32 	 %f106, %r103;
	add.f32 	%f107, %f105, %f106;
	mov.b32 	 %r104, %f107;
	mov.u32 	%r105, 1;
	shfl.sync.down.b32 	%r106|%p22, %r104, %r105, %r92, %r94;
	mov.b32 	 %f108, %r106;
	add.f32 	%f36, %f107, %f108;
	setp.ne.s32	%p23, %r22, 0;
	@%p23 bra 	BB0_41;

	st.shared.f32 	[%r24], %f36;

BB0_41:
	bar.sync 	0;
	setp.ne.s32	%p24, %r22, 0;
	@%p24 bra 	BB0_43;

	shl.b32 	%r107, %r21, 2;
	mov.u32 	%r108, _ZZ74Fused_Sub_Mul_ReduceSum_Exp_Mul_Sub_Cast_split_8884112118839127414_kernel0E56T_multiply_T_subtract_input_0_input_1_input_3_red_shared;
	add.s32 	%r109, %r108, %r107;
	shl.b32 	%r110, %r23, 2;
	add.s32 	%r112, %r89, %r110;
	ld.shared.f32 	%f109, [%r112];
	ld.shared.f32 	%f110, [%r109];
	add.f32 	%f111, %f110, %f109;
	st.shared.f32 	[%r109], %f111;

BB0_43:
	bar.sync 	0;
	mov.u32 	%r25, %ctaid.y;
	setp.gt.s32	%p25, %r1, 7;
	@%p25 bra 	BB0_45;

	shl.b32 	%r113, %r25, 3;
	shl.b32 	%r114, %r1, 2;
	mov.u32 	%r115, _ZZ74Fused_Sub_Mul_ReduceSum_Exp_Mul_Sub_Cast_split_8884112118839127414_kernel0E56T_multiply_T_subtract_input_0_input_1_input_3_red_shared;
	add.s32 	%r116, %r115, %r114;
	ld.shared.f32 	%f112, [%r116];
	add.s32 	%r117, %r113, %r1;
	cvta.to.global.u64 	%rd29, %rd12;
	mul.wide.s32 	%rd30, %r117, 4;
	add.s64 	%rd31, %rd29, %rd30;
	atom.global.add.f32 	%f113, [%rd31], %f112;

BB0_45:
	bar.sync 	0;
	mul.lo.s32 	%r27, %r25, 330232;
	mul.lo.s32 	%r118, %r2, 879;
	mad.lo.s32 	%r28, %r21, 41279, %r118;
	shl.b32 	%r119, %r25, 3;
	add.s32 	%r120, %r119, %r21;
	mul.wide.s32 	%rd32, %r120, 4;
	add.s64 	%rd9, %rd3, %rd32;
	cvta.to.global.u64 	%rd33, %rd11;
	add.s64 	%rd10, %rd33, %rd32;
	and.b32  	%r124, %r83, -128;
	sub.s32 	%r29, %r1, %r124;
	add.s32 	%r30, %r118, %r29;
	setp.gt.s32	%p26, %r30, 41278;
	@%p26 bra 	BB0_47;

	add.s32 	%r125, %r28, %r29;
	add.s32 	%r126, %r125, %r27;
	mul.wide.s32 	%rd34, %r126, 4;
	add.s64 	%rd35, %rd5, %rd34;
	add.s64 	%rd36, %rd4, %rd34;
	ld.global.nc.f32 	%f115, [%rd9];
	ld.global.nc.f32 	%f116, [%rd36];
	sub.f32 	%f117, %f116, %f115;
	mul.f32 	%f118, %f117, 0f3FB8AA3B;
	ex2.approx.f32 	%f119, %f118;
	ld.global.nc.f32 	%f120, [%rd10];
	mul.f32 	%f121, %f119, %f120;
	ld.global.nc.f32 	%f122, [%rd35];
	sub.f32 	%f114, %f122, %f121;
	// inline asm
	{  cvt.rn.f16.f32 %rs1, %f114;}

	// inline asm
	mul.wide.s32 	%rd37, %r126, 2;
	add.s64 	%rd38, %rd2, %rd37;
	st.global.u16 	[%rd38], %rs1;

BB0_47:
	add.s32 	%r31, %r29, 128;
	setp.gt.s32	%p27, %r31, 878;
	@%p27 bra 	BB0_50;

	add.s32 	%r127, %r30, 128;
	setp.gt.s32	%p28, %r127, 41278;
	@%p28 bra 	BB0_50;

	add.s32 	%r128, %r31, %r28;
	add.s32 	%r129, %r128, %r27;
	mul.wide.s32 	%rd39, %r129, 4;
	add.s64 	%rd40, %rd5, %rd39;
	add.s64 	%rd41, %rd4, %rd39;
	ld.global.nc.f32 	%f124, [%rd9];
	ld.global.nc.f32 	%f125, [%rd41];
	sub.f32 	%f126, %f125, %f124;
	mul.f32 	%f127, %f126, 0f3FB8AA3B;
	ex2.approx.f32 	%f128, %f127;
	ld.global.nc.f32 	%f129, [%rd10];
	mul.f32 	%f130, %f128, %f129;
	ld.global.nc.f32 	%f131, [%rd40];
	sub.f32 	%f123, %f131, %f130;
	// inline asm
	{  cvt.rn.f16.f32 %rs2, %f123;}

	// inline asm
	mul.wide.s32 	%rd42, %r129, 2;
	add.s64 	%rd43, %rd2, %rd42;
	st.global.u16 	[%rd43], %rs2;

BB0_50:
	add.s32 	%r32, %r29, 256;
	setp.gt.s32	%p29, %r32, 878;
	@%p29 bra 	BB0_53;

	add.s32 	%r130, %r30, 256;
	setp.gt.s32	%p30, %r130, 41278;
	@%p30 bra 	BB0_53;

	add.s32 	%r131, %r32, %r28;
	add.s32 	%r132, %r131, %r27;
	mul.wide.s32 	%rd44, %r132, 4;
	add.s64 	%rd45, %rd5, %rd44;
	add.s64 	%rd46, %rd4, %rd44;
	ld.global.nc.f32 	%f133, [%rd9];
	ld.global.nc.f32 	%f134, [%rd46];
	sub.f32 	%f135, %f134, %f133;
	mul.f32 	%f136, %f135, 0f3FB8AA3B;
	ex2.approx.f32 	%f137, %f136;
	ld.global.nc.f32 	%f138, [%rd10];
	mul.f32 	%f139, %f137, %f138;
	ld.global.nc.f32 	%f140, [%rd45];
	sub.f32 	%f132, %f140, %f139;
	// inline asm
	{  cvt.rn.f16.f32 %rs3, %f132;}

	// inline asm
	mul.wide.s32 	%rd47, %r132, 2;
	add.s64 	%rd48, %rd2, %rd47;
	st.global.u16 	[%rd48], %rs3;

BB0_53:
	add.s32 	%r33, %r29, 384;
	setp.gt.s32	%p31, %r33, 878;
	@%p31 bra 	BB0_56;

	add.s32 	%r133, %r30, 384;
	setp.gt.s32	%p32, %r133, 41278;
	@%p32 bra 	BB0_56;

	add.s32 	%r134, %r33, %r28;
	add.s32 	%r135, %r134, %r27;
	mul.wide.s32 	%rd49, %r135, 4;
	add.s64 	%rd50, %rd5, %rd49;
	add.s64 	%rd51, %rd4, %rd49;
	ld.global.nc.f32 	%f142, [%rd9];
	ld.global.nc.f32 	%f143, [%rd51];
	sub.f32 	%f144, %f143, %f142;
	mul.f32 	%f145, %f144, 0f3FB8AA3B;
	ex2.approx.f32 	%f146, %f145;
	ld.global.nc.f32 	%f147, [%rd10];
	mul.f32 	%f148, %f146, %f147;
	ld.global.nc.f32 	%f149, [%rd50];
	sub.f32 	%f141, %f149, %f148;
	// inline asm
	{  cvt.rn.f16.f32 %rs4, %f141;}

	// inline asm
	mul.wide.s32 	%rd52, %r135, 2;
	add.s64 	%rd53, %rd2, %rd52;
	st.global.u16 	[%rd53], %rs4;

BB0_56:
	add.s32 	%r34, %r29, 512;
	setp.gt.s32	%p33, %r34, 878;
	@%p33 bra 	BB0_59;

	add.s32 	%r136, %r30, 512;
	setp.gt.s32	%p34, %r136, 41278;
	@%p34 bra 	BB0_59;

	add.s32 	%r137, %r34, %r28;
	add.s32 	%r138, %r137, %r27;
	mul.wide.s32 	%rd54, %r138, 4;
	add.s64 	%rd55, %rd5, %rd54;
	add.s64 	%rd56, %rd4, %rd54;
	ld.global.nc.f32 	%f151, [%rd9];
	ld.global.nc.f32 	%f152, [%rd56];
	sub.f32 	%f153, %f152, %f151;
	mul.f32 	%f154, %f153, 0f3FB8AA3B;
	ex2.approx.f32 	%f155, %f154;
	ld.global.nc.f32 	%f156, [%rd10];
	mul.f32 	%f157, %f155, %f156;
	ld.global.nc.f32 	%f158, [%rd55];
	sub.f32 	%f150, %f158, %f157;
	// inline asm
	{  cvt.rn.f16.f32 %rs5, %f150;}

	// inline asm
	mul.wide.s32 	%rd57, %r138, 2;
	add.s64 	%rd58, %rd2, %rd57;
	st.global.u16 	[%rd58], %rs5;

BB0_59:
	add.s32 	%r35, %r29, 640;
	setp.gt.s32	%p35, %r35, 878;
	@%p35 bra 	BB0_62;

	add.s32 	%r139, %r30, 640;
	setp.gt.s32	%p36, %r139, 41278;
	@%p36 bra 	BB0_62;

	add.s32 	%r140, %r35, %r28;
	add.s32 	%r141, %r140, %r27;
	mul.wide.s32 	%rd59, %r141, 4;
	add.s64 	%rd60, %rd5, %rd59;
	add.s64 	%rd61, %rd4, %rd59;
	ld.global.nc.f32 	%f160, [%rd9];
	ld.global.nc.f32 	%f161, [%rd61];
	sub.f32 	%f162, %f161, %f160;
	mul.f32 	%f163, %f162, 0f3FB8AA3B;
	ex2.approx.f32 	%f164, %f163;
	ld.global.nc.f32 	%f165, [%rd10];
	mul.f32 	%f166, %f164, %f165;
	ld.global.nc.f32 	%f167, [%rd60];
	sub.f32 	%f159, %f167, %f166;
	// inline asm
	{  cvt.rn.f16.f32 %rs6, %f159;}

	// inline asm
	mul.wide.s32 	%rd62, %r141, 2;
	add.s64 	%rd63, %rd2, %rd62;
	st.global.u16 	[%rd63], %rs6;

BB0_62:
	add.s32 	%r36, %r29, 768;
	setp.gt.s32	%p37, %r36, 878;
	@%p37 bra 	BB0_65;

	add.s32 	%r142, %r30, 768;
	setp.gt.s32	%p38, %r142, 41278;
	@%p38 bra 	BB0_65;

	add.s32 	%r143, %r36, %r28;
	add.s32 	%r144, %r143, %r27;
	mul.wide.s32 	%rd64, %r144, 4;
	add.s64 	%rd65, %rd5, %rd64;
	add.s64 	%rd66, %rd4, %rd64;
	ld.global.nc.f32 	%f169, [%rd9];
	ld.global.nc.f32 	%f170, [%rd66];
	sub.f32 	%f171, %f170, %f169;
	mul.f32 	%f172, %f171, 0f3FB8AA3B;
	ex2.approx.f32 	%f173, %f172;
	ld.global.nc.f32 	%f174, [%rd10];
	mul.f32 	%f175, %f173, %f174;
	ld.global.nc.f32 	%f176, [%rd65];
	sub.f32 	%f168, %f176, %f175;
	// inline asm
	{  cvt.rn.f16.f32 %rs7, %f168;}

	// inline asm
	mul.wide.s32 	%rd67, %r144, 2;
	add.s64 	%rd68, %rd2, %rd67;
	st.global.u16 	[%rd68], %rs7;

BB0_65:
	ret;
}


