// Seed: 750187961
module module_0 (
    id_1,
    id_2
);
  inout wor id_2;
  input wire id_1;
  wire  id_3;
  logic id_4;
  assign id_2 = 1'h0;
  always @(id_1 or negedge 1) begin : LABEL_0
    id_4 = id_3;
  end
  wire id_5;
  wire id_6;
  assign id_4 = id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout logic [7:0] id_10;
  output wire id_9;
  inout wire id_8;
  module_0 modCall_1 (
      id_7,
      id_1
  );
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  rtran (id_1, 'b0, 1, id_10[-1]);
endmodule
