// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "10/03/2024 01:45:12"

// 
// Device: Altera 5CSXFC6D6F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module main (
	PC,
	Reset,
	clk,
	switches,
	VGA_CLK,
	VGA_B,
	VGA_G,
	VGA_R,
	VGA_HS,
	VGA_VS,
	VGA_BLANK,
	VGA_SYNC,
	MISO,
	MOSI,
	SCLK,
	CS,
	display1,
	display2);
input 	logic [1:0] PC ;
input 	logic Reset ;
input 	logic clk ;
input 	logic [8:0] switches ;
output 	logic VGA_CLK ;
output 	logic [7:0] VGA_B ;
output 	logic [7:0] VGA_G ;
output 	logic [7:0] VGA_R ;
output 	logic VGA_HS ;
output 	logic VGA_VS ;
output 	logic VGA_BLANK ;
output 	logic VGA_SYNC ;
input 	logic MISO ;
output 	logic MOSI ;
output 	logic SCLK ;
output 	logic CS ;
output 	logic [6:0] display1 ;
output 	logic [6:0] display2 ;

// Design Ports Information
// VGA_CLK	=>  Location: PIN_AK21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_AJ21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_AJ20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_AK26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_AJ25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_AK24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_AJ24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_AK23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_AK29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_AK28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_AK27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_AJ27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_AH27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_AJ26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK	=>  Location: PIN_AK22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_SYNC	=>  Location: PIN_AJ22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MOSI	=>  Location: PIN_AK3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SCLK	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CS	=>  Location: PIN_AK2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display1[0]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display1[1]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display1[2]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display1[3]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display1[4]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display1[5]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display1[6]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display2[0]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display2[1]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display2[2]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display2[3]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display2[4]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display2[5]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display2[6]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MISO	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// clk	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Reset	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// PC[0]	=>  Location: PIN_AJ4,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// PC[1]	=>  Location: PIN_AK4,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// switches[8]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[7]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[1]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[2]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[3]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[5]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[0]	=>  Location: PIN_AB30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[6]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \vgaTestins|vga_ins|Add10~1_sumout ;
wire \vgaTestins|vga_ins|Add10~2 ;
wire \vgaTestins|vga_ins|Add10~5_sumout ;
wire \vgaTestins|vga_ins|Add10~6 ;
wire \vgaTestins|vga_ins|Add10~9_sumout ;
wire \vgaTestins|vga_ins|Add10~13_sumout ;
wire \vgaTestins|vga_ins|Add10~14 ;
wire \vgaTestins|vga_ins|Add10~17_sumout ;
wire \vgaTestins|vga_ins|Add10~18 ;
wire \vgaTestins|vga_ins|Add10~21_sumout ;
wire \vgaTestins|vga_ins|Add10~22 ;
wire \vgaTestins|vga_ins|Add10~25_sumout ;
wire \vgaTestins|vga_ins|Add10~26 ;
wire \vgaTestins|vga_ins|Add10~29_sumout ;
wire \vgaTestins|vga_ins|Add10~30 ;
wire \vgaTestins|vga_ins|Add10~33_sumout ;
wire \vgaTestins|vga_ins|Add10~34 ;
wire \vgaTestins|vga_ins|Add10~37_sumout ;
wire \vgaTestins|vga_ins|Add10~38 ;
wire \vgaTestins|vga_ins|Add10~41_sumout ;
wire \vgaTestins|vga_ins|Add10~42 ;
wire \vgaTestins|vga_ins|Add10~45_sumout ;
wire \vgaTestins|vga_ins|Add10~46 ;
wire \vgaTestins|vga_ins|Add10~49_sumout ;
wire \vgaTestins|vga_ins|Add10~50 ;
wire \vgaTestins|vga_ins|Add10~53_sumout ;
wire \vgaTestins|vga_ins|Add10~54 ;
wire \vgaTestins|vga_ins|Add10~57_sumout ;
wire \vgaTestins|vga_ins|Add10~58 ;
wire \vgaTestins|vga_ins|Add10~61_sumout ;
wire \vgaTestins|vga_ins|Add10~62 ;
wire \vgaTestins|vga_ins|Add10~65_sumout ;
wire \vgaTestins|vga_ins|Add10~66 ;
wire \vgaTestins|vga_ins|Add10~69_sumout ;
wire \vgaTestins|vga_ins|Add10~70 ;
wire \vgaTestins|vga_ins|Add10~73_sumout ;
wire \vgaTestins|vga_ins|Add10~74 ;
wire \MISO~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \secs|second_clk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \Reset~input_o ;
wire \secs|second_clk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \secs|second_clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \secs|second_clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \secs|second_clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \secs|second_clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGtmp ;
wire \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ;
wire \vgaTestins|vga_ins|LTM_ins|Add0~37_sumout ;
wire \vgaTestins|vga_ins|LTM_ins|Equal1~0_combout ;
wire \vgaTestins|vga_ins|LTM_ins|Equal1~1_combout ;
wire \vgaTestins|vga_ins|LTM_ins|Add1~33_sumout ;
wire \vgaTestins|vga_ins|LTM_ins|Add1~34 ;
wire \vgaTestins|vga_ins|LTM_ins|Add1~29_sumout ;
wire \vgaTestins|vga_ins|LTM_ins|Add1~30 ;
wire \vgaTestins|vga_ins|LTM_ins|Add1~41_sumout ;
wire \vgaTestins|vga_ins|LTM_ins|Add1~42 ;
wire \vgaTestins|vga_ins|LTM_ins|Add1~37_sumout ;
wire \vgaTestins|vga_ins|LTM_ins|Add1~38 ;
wire \vgaTestins|vga_ins|LTM_ins|Add1~25_sumout ;
wire \vgaTestins|vga_ins|LTM_ins|Add1~26 ;
wire \vgaTestins|vga_ins|LTM_ins|Add1~13_sumout ;
wire \vgaTestins|vga_ins|LTM_ins|h_cnt[5]~DUPLICATE_q ;
wire \vgaTestins|vga_ins|LTM_ins|Add1~14 ;
wire \vgaTestins|vga_ins|LTM_ins|Add1~9_sumout ;
wire \vgaTestins|vga_ins|LTM_ins|Add1~10 ;
wire \vgaTestins|vga_ins|LTM_ins|Add1~5_sumout ;
wire \vgaTestins|vga_ins|LTM_ins|h_cnt[7]~DUPLICATE_q ;
wire \vgaTestins|vga_ins|LTM_ins|Add1~6 ;
wire \vgaTestins|vga_ins|LTM_ins|Add1~21_sumout ;
wire \vgaTestins|vga_ins|LTM_ins|Add1~22 ;
wire \vgaTestins|vga_ins|LTM_ins|Add1~17_sumout ;
wire \vgaTestins|vga_ins|LTM_ins|Add1~18 ;
wire \vgaTestins|vga_ins|LTM_ins|Add1~1_sumout ;
wire \vgaTestins|vga_ins|LTM_ins|Equal0~0_combout ;
wire \vgaTestins|vga_ins|LTM_ins|Equal0~1_combout ;
wire \vgaTestins|vga_ins|LTM_ins|Equal0~2_combout ;
wire \vgaTestins|vga_ins|LTM_ins|Add0~38 ;
wire \vgaTestins|vga_ins|LTM_ins|Add0~29_sumout ;
wire \vgaTestins|vga_ins|LTM_ins|Add0~30 ;
wire \vgaTestins|vga_ins|LTM_ins|Add0~1_sumout ;
wire \vgaTestins|vga_ins|LTM_ins|Add0~2 ;
wire \vgaTestins|vga_ins|LTM_ins|Add0~5_sumout ;
wire \vgaTestins|vga_ins|LTM_ins|Add0~6 ;
wire \vgaTestins|vga_ins|LTM_ins|Add0~25_sumout ;
wire \vgaTestins|vga_ins|LTM_ins|Add0~26 ;
wire \vgaTestins|vga_ins|LTM_ins|Add0~9_sumout ;
wire \vgaTestins|vga_ins|LTM_ins|Add0~10 ;
wire \vgaTestins|vga_ins|LTM_ins|Add0~21_sumout ;
wire \vgaTestins|vga_ins|LTM_ins|Add0~22 ;
wire \vgaTestins|vga_ins|LTM_ins|Add0~17_sumout ;
wire \vgaTestins|vga_ins|LTM_ins|Add0~18 ;
wire \vgaTestins|vga_ins|LTM_ins|Add0~13_sumout ;
wire \vgaTestins|vga_ins|LTM_ins|Add0~14 ;
wire \vgaTestins|vga_ins|LTM_ins|Add0~33_sumout ;
wire \vgaTestins|vga_ins|LTM_ins|cDEN~0_combout ;
wire \vgaTestins|vga_ins|LTM_ins|LessThan5~0_combout ;
wire \vgaTestins|vga_ins|LTM_ins|v_cnt[9]~DUPLICATE_q ;
wire \vgaTestins|vga_ins|LTM_ins|v_cnt[6]~DUPLICATE_q ;
wire \vgaTestins|vga_ins|LTM_ins|LessThan5~1_combout ;
wire \vgaTestins|vga_ins|LTM_ins|h_cnt[9]~DUPLICATE_q ;
wire \vgaTestins|vga_ins|LTM_ins|cDEN~1_combout ;
wire \vgaTestins|vga_ins|LTM_ins|cDEN~2_combout ;
wire \vgaTestins|vga_ins|LTM_ins|blank_n~q ;
wire \vgaTestins|vga_ins|LTM_ins|LessThan1~0_combout ;
wire \vgaTestins|vga_ins|LTM_ins|VS~q ;
wire \vgaTestins|vga_ins|ADDR_y[18]~0_combout ;
wire \vgaTestins|vga_ins|ADDR_y[12]~DUPLICATE_q ;
wire \vgaTestins|vga_ins|ADDR_y[0]~1_combout ;
wire \vgaTestins|vga_ins|ADDR_y[0]~DUPLICATE_q ;
wire \vgaTestins|vga_ins|Add1~69_sumout ;
wire \vgaTestins|vga_ins|ADDR_y[1]~DUPLICATE_q ;
wire \vgaTestins|vga_ins|Add1~70 ;
wire \vgaTestins|vga_ins|Add1~65_sumout ;
wire \vgaTestins|vga_ins|Add1~66 ;
wire \vgaTestins|vga_ins|Add1~61_sumout ;
wire \vgaTestins|vga_ins|Add1~62 ;
wire \vgaTestins|vga_ins|Add1~57_sumout ;
wire \vgaTestins|vga_ins|Add1~58 ;
wire \vgaTestins|vga_ins|Add1~53_sumout ;
wire \vgaTestins|vga_ins|Add1~54 ;
wire \vgaTestins|vga_ins|Add1~5_sumout ;
wire \vgaTestins|vga_ins|Add1~6 ;
wire \vgaTestins|vga_ins|Add1~1_sumout ;
wire \vgaTestins|vga_ins|Add1~2 ;
wire \vgaTestins|vga_ins|Add1~9_sumout ;
wire \vgaTestins|vga_ins|ADDR_y[8]~DUPLICATE_q ;
wire \vgaTestins|vga_ins|Add1~10 ;
wire \vgaTestins|vga_ins|Add1~49_sumout ;
wire \vgaTestins|vga_ins|Add1~50 ;
wire \vgaTestins|vga_ins|Add1~45_sumout ;
wire \vgaTestins|vga_ins|ADDR_y[10]~DUPLICATE_q ;
wire \vgaTestins|vga_ins|Add1~46 ;
wire \vgaTestins|vga_ins|Add1~41_sumout ;
wire \vgaTestins|vga_ins|Add1~42 ;
wire \vgaTestins|vga_ins|Add1~17_sumout ;
wire \vgaTestins|vga_ins|ADDR_y[3]~DUPLICATE_q ;
wire \vgaTestins|vga_ins|LessThan5~3_combout ;
wire \vgaTestins|vga_ins|Add1~18 ;
wire \vgaTestins|vga_ins|Add1~37_sumout ;
wire \vgaTestins|vga_ins|Add1~38 ;
wire \vgaTestins|vga_ins|Add1~33_sumout ;
wire \vgaTestins|vga_ins|Add1~34 ;
wire \vgaTestins|vga_ins|Add1~29_sumout ;
wire \vgaTestins|vga_ins|ADDR_y[16]~DUPLICATE_q ;
wire \vgaTestins|vga_ins|Add1~30 ;
wire \vgaTestins|vga_ins|Add1~25_sumout ;
wire \vgaTestins|vga_ins|ADDR_y[17]~DUPLICATE_q ;
wire \vgaTestins|vga_ins|Add1~26 ;
wire \vgaTestins|vga_ins|Add1~21_sumout ;
wire \vgaTestins|vga_ins|LessThan5~0_combout ;
wire \vgaTestins|vga_ins|LessThan5~1_combout ;
wire \vgaTestins|vga_ins|LessThan5~2_combout ;
wire \vgaTestins|vga_ins|LessThan5~4_combout ;
wire \vgaTestins|vga_ins|Add1~22 ;
wire \vgaTestins|vga_ins|Add1~13_sumout ;
wire \vgaTestins|vga_ins|v_cond2~q ;
wire \vgaTestins|vga_ins|Add0~73_sumout ;
wire \vgaTestins|vga_ins|Add0~74 ;
wire \vgaTestins|vga_ins|Add0~21_sumout ;
wire \vgaTestins|vga_ins|Add0~22 ;
wire \vgaTestins|vga_ins|Add0~17_sumout ;
wire \vgaTestins|vga_ins|Add0~18 ;
wire \vgaTestins|vga_ins|Add0~13_sumout ;
wire \vgaTestins|vga_ins|Add0~14 ;
wire \vgaTestins|vga_ins|Add0~9_sumout ;
wire \vgaTestins|vga_ins|Add0~10 ;
wire \vgaTestins|vga_ins|Add0~5_sumout ;
wire \vgaTestins|vga_ins|Add0~6 ;
wire \vgaTestins|vga_ins|Add0~29_sumout ;
wire \vgaTestins|vga_ins|Add0~30 ;
wire \vgaTestins|vga_ins|Add0~25_sumout ;
wire \vgaTestins|vga_ins|h_cond1~0_combout ;
wire \vgaTestins|vga_ins|Add0~26 ;
wire \vgaTestins|vga_ins|Add0~1_sumout ;
wire \vgaTestins|vga_ins|Add0~2 ;
wire \vgaTestins|vga_ins|Add0~33_sumout ;
wire \vgaTestins|vga_ins|Add0~34 ;
wire \vgaTestins|vga_ins|Add0~69_sumout ;
wire \vgaTestins|vga_ins|Add0~70 ;
wire \vgaTestins|vga_ins|Add0~49_sumout ;
wire \vgaTestins|vga_ins|Add0~50 ;
wire \vgaTestins|vga_ins|Add0~65_sumout ;
wire \vgaTestins|vga_ins|Add0~66 ;
wire \vgaTestins|vga_ins|Add0~61_sumout ;
wire \vgaTestins|vga_ins|Add0~62 ;
wire \vgaTestins|vga_ins|Add0~57_sumout ;
wire \vgaTestins|vga_ins|Add0~58 ;
wire \vgaTestins|vga_ins|Add0~53_sumout ;
wire \vgaTestins|vga_ins|Add0~54 ;
wire \vgaTestins|vga_ins|Add0~45_sumout ;
wire \vgaTestins|vga_ins|Add0~46 ;
wire \vgaTestins|vga_ins|Add0~41_sumout ;
wire \vgaTestins|vga_ins|Add0~42 ;
wire \vgaTestins|vga_ins|Add0~37_sumout ;
wire \vgaTestins|vga_ins|equi|LessThan0~0_combout ;
wire \vgaTestins|vga_ins|h_cond2~0_combout ;
wire \vgaTestins|vga_ins|h_cond1~1_combout ;
wire \vgaTestins|vga_ins|h_cond1~q ;
wire \vgaTestins|vga_ins|equi|print~1_combout ;
wire \vgaTestins|vga_ins|equi|LessThan2~0_combout ;
wire \vgaTestins|vga_ins|equi|LessThan2~1_combout ;
wire \vgaTestins|vga_ins|equi|LessThan2~2_combout ;
wire \vgaTestins|vga_ins|v_cond1~q ;
wire \vgaTestins|vga_ins|equi|cond~1_combout ;
wire \vgaTestins|vga_ins|h_cond2~1_combout ;
wire \vgaTestins|vga_ins|h_cond2~2_combout ;
wire \vgaTestins|vga_ins|h_cond2~q ;
wire \vgaTestins|vga_ins|print1~0_combout ;
wire \vgaTestins|vga_ins|print1~q ;
wire \vgaTestins|vga_ins|equi|LessThan3~0_combout ;
wire \vgaTestins|vga_ins|equi|print~2_combout ;
wire \vgaTestins|vga_ins|equi|LessThan9~0_combout ;
wire \vgaTestins|vga_ins|equi|print~10_combout ;
wire \switches[7]~input_o ;
wire \switches[6]~input_o ;
wire \switches[5]~input_o ;
wire \switches[4]~input_o ;
wire \switches[8]~input_o ;
wire \switches[3]~input_o ;
wire \iswitches|pos[2]~2_combout ;
wire \validoins|Mux0~2_combout ;
wire \switches[1]~input_o ;
wire \switches[2]~input_o ;
wire \iswitches|pos~3_combout ;
wire \nuevo_mux|Mux1~0_combout ;
wire \iswitches|pos~1_combout ;
wire \switches[0]~input_o ;
wire \iswitches|pos~0_combout ;
wire \nuevo_mux|Mux3~0_combout ;
wire \secs|second_clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN7 ;
wire \secs|second_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ;
wire \cronometerins|Add0~125_sumout ;
wire \PC[1]~input_o ;
wire \PC[0]~input_o ;
wire \validoins|Mux0~0_combout ;
wire \nuevo_mux|Mux2~0_combout ;
wire \actualizarins|new_juego[2][1][0]~0_combout ;
wire \actualizarins|new_juego[2][1][0]~q ;
wire \actualizarins|new_juego[0][0][0]~0_combout ;
wire \actualizarins|new_juego[0][0][0]~q ;
wire \actualizarins|new_juego[1][0][0]~0_combout ;
wire \actualizarins|new_juego[1][0][0]~q ;
wire \actualizarins|new_juego[2][0][0]~0_combout ;
wire \actualizarins|new_juego[2][0][0]~q ;
wire \FSMins|Actualizar~2_combout ;
wire \actualizarins|new_juego[1][2][0]~0_combout ;
wire \actualizarins|new_juego[1][2][0]~q ;
wire \actualizarins|new_juego[0][1][0]~0_combout ;
wire \actualizarins|new_juego[0][1][0]~q ;
wire \FSMins|Actualizar~1_combout ;
wire \FSMins|Actualizar~0_combout ;
wire \FSMins|Actualizar~3_combout ;
wire \validoins|Mux0~1_combout ;
wire \itodoLleno|lleno~1_combout ;
wire \FSMins|Selector1~0_combout ;
wire \FSMins|Selector1~1_combout ;
wire \FSMins|state.state1~q ;
wire \iswitches|pos~4_combout ;
wire \FSMins|LessThan0~0_combout ;
wire \FSMins|Selector2~1_combout ;
wire \FSMins|state.state2~q ;
wire \actualizarins|Decoder0~0_combout ;
wire \actualizarins|new_juego[1][1][0]~0_combout ;
wire \actualizarins|new_juego[1][1][0]~q ;
wire \itodoLleno|lleno~0_combout ;
wire \FSMins|Selector0~0_combout ;
wire \FSMins|Selector3~0_combout ;
wire \FSMins|Selector3~1_combout ;
wire \FSMins|state.GANAR~q ;
wire \FSMins|Selector0~1_combout ;
wire \FSMins|state.state0~q ;
wire \FSMins|Reset_timer~combout ;
wire \cronometerins|Add0~58 ;
wire \cronometerins|Add0~85_sumout ;
wire \cronometerins|clk2~0_combout ;
wire \cronometerins|clk2~q ;
wire \cronometerins|Add0~86 ;
wire \cronometerins|Add0~61_sumout ;
wire \cronometerins|Add0~62 ;
wire \cronometerins|Add0~65_sumout ;
wire \cronometerins|Add0~66 ;
wire \cronometerins|Add0~89_sumout ;
wire \cronometerins|Add0~90 ;
wire \cronometerins|Add0~93_sumout ;
wire \cronometerins|Add0~94 ;
wire \cronometerins|Add0~97_sumout ;
wire \cronometerins|Add0~98 ;
wire \cronometerins|Add0~101_sumout ;
wire \cronometerins|Add0~102 ;
wire \cronometerins|Add0~69_sumout ;
wire \cronometerins|LessThan0~5_combout ;
wire \cronometerins|Add0~70 ;
wire \cronometerins|Add0~81_sumout ;
wire \cronometerins|Add0~82 ;
wire \cronometerins|Add0~73_sumout ;
wire \cronometerins|Add0~74 ;
wire \cronometerins|Add0~77_sumout ;
wire \cronometerins|LessThan0~4_combout ;
wire \cronometerins|LessThan0~6_combout ;
wire \cronometerins|Add0~78 ;
wire \cronometerins|Add0~1_sumout ;
wire \cronometerins|LessThan0~7_combout ;
wire \cronometerins|Add0~126 ;
wire \cronometerins|Add0~121_sumout ;
wire \cronometerins|Add0~122 ;
wire \cronometerins|Add0~117_sumout ;
wire \cronometerins|Add0~118 ;
wire \cronometerins|Add0~113_sumout ;
wire \cronometerins|Add0~114 ;
wire \cronometerins|Add0~109_sumout ;
wire \cronometerins|Add0~110 ;
wire \cronometerins|Add0~105_sumout ;
wire \cronometerins|Add0~106 ;
wire \cronometerins|Add0~17_sumout ;
wire \cronometerins|Add0~18 ;
wire \cronometerins|Add0~21_sumout ;
wire \cronometerins|Add0~22 ;
wire \cronometerins|Add0~25_sumout ;
wire \cronometerins|Add0~26 ;
wire \cronometerins|Add0~13_sumout ;
wire \cronometerins|Add0~14 ;
wire \cronometerins|Add0~29_sumout ;
wire \cronometerins|Add0~30 ;
wire \cronometerins|Add0~33_sumout ;
wire \cronometerins|Add0~34 ;
wire \cronometerins|Add0~37_sumout ;
wire \cronometerins|micro_counter[12]~DUPLICATE_q ;
wire \cronometerins|Add0~38 ;
wire \cronometerins|Add0~41_sumout ;
wire \cronometerins|micro_counter[13]~DUPLICATE_q ;
wire \cronometerins|Add0~42 ;
wire \cronometerins|Add0~9_sumout ;
wire \cronometerins|Add0~10 ;
wire \cronometerins|Add0~5_sumout ;
wire \cronometerins|Add0~6 ;
wire \cronometerins|Add0~45_sumout ;
wire \cronometerins|Add0~46 ;
wire \cronometerins|Add0~49_sumout ;
wire \cronometerins|Add0~50 ;
wire \cronometerins|Add0~53_sumout ;
wire \cronometerins|Add0~54 ;
wire \cronometerins|Add0~57_sumout ;
wire \cronometerins|LessThan0~2_combout ;
wire \cronometerins|LessThan0~0_combout ;
wire \cronometerins|LessThan0~1_combout ;
wire \cronometerins|LessThan0~3_combout ;
wire \cronometerins|seconds[0]~0_combout ;
wire \cronometerins|seconds[0]~DUPLICATE_q ;
wire \cronometerins|seconds[1]~1_combout ;
wire \cronometerins|seconds[2]~2_combout ;
wire \cronometerins|seconds[3]~3_combout ;
wire \cronometerins|seconds[2]~DUPLICATE_q ;
wire \FSMins|Selector2~0_combout ;
wire \FSMins|next_state.state4~0_combout ;
wire \FSMins|state.state4~q ;
wire \FSMins|Actualizar~4_combout ;
wire \actualizarins|new_juego[0][2][0]~0_combout ;
wire \actualizarins|new_juego[0][2][0]~q ;
wire \validoins|Mux0~3_combout ;
wire \validoins|Mux0~4_combout ;
wire \validoins|Mux0~5_combout ;
wire \FSMins|Jug~0_combout ;
wire \FSMins|Jug~q ;
wire \nuevo_mux|Mux0~0_combout ;
wire \actualizarins|new_juego[2][2][0]~0_combout ;
wire \actualizarins|new_juego[2][2][0]~q ;
wire \vgaTestins|vga_ins|equi|LessThan0~1_combout ;
wire \vgaTestins|vga_ins|LessThan11~0_combout ;
wire \vgaTestins|vga_ins|equi|LessThan0~2_combout ;
wire \vgaTestins|vga_ins|equi|LessThan1~0_combout ;
wire \vgaTestins|vga_ins|equi|LessThan1~1_combout ;
wire \vgaTestins|vga_ins|equi|cond~7_combout ;
wire \vgaTestins|vga_ins|equi|cond~3_combout ;
wire \vgaTestins|vga_ins|equi|cond~4_combout ;
wire \vgaTestins|vga_ins|equi|cond~2_combout ;
wire \vgaTestins|vga_ins|equi|cond~5_combout ;
wire \vgaTestins|vga_ins|equi|cond~6_combout ;
wire \vgaTestins|vga_ins|equi|LessThan4~0_combout ;
wire \vgaTestins|vga_ins|equi|cond~0_combout ;
wire \vgaTestins|vga_ins|equi|print~4_combout ;
wire \vgaTestins|vga_ins|equi|print~3_combout ;
wire \vgaTestins|vga_ins|equi|print~0_combout ;
wire \vgaTestins|vga_ins|equi|print~6_combout ;
wire \vgaTestins|vga_ins|equi|print~5_combout ;
wire \vgaTestins|vga_ins|equi|print~q ;
wire \vgaTestins|vga_ins|equi|LessThan0~3_combout ;
wire \vgaTestins|vga_ins|h_cond3~q ;
wire \vgaTestins|vga_ins|v_cond3~0_combout ;
wire \vgaTestins|vga_ins|v_cond3~1_combout ;
wire \vgaTestins|vga_ins|v_cond3~q ;
wire \vgaTestins|vga_ins|LessThan11~1_combout ;
wire \vgaTestins|vga_ins|LessThan11~2_combout ;
wire \vgaTestins|vga_ins|h_cond4~q ;
wire \vgaTestins|vga_ins|LessThan8~0_combout ;
wire \vgaTestins|vga_ins|LessThan9~0_combout ;
wire \vgaTestins|vga_ins|v_cond4~0_combout ;
wire \vgaTestins|vga_ins|v_cond4~4_combout ;
wire \vgaTestins|vga_ins|v_cond4~q ;
wire \vgaTestins|vga_ins|print2~0_combout ;
wire \vgaTestins|vga_ins|print2~q ;
wire \vgaTestins|vga_ins|bgr_data~0_combout ;
wire \vgaTestins|vga_ins|bgr_data[2][0]~q ;
wire \vgaTestins|vga_ins|bgr_data~1_combout ;
wire \vgaTestins|vga_ins|bgr_data[2][2]~feeder_combout ;
wire \vgaTestins|vga_ins|bgr_data[2][2]~q ;
wire \vgaTestins|vga_ins|bgr_data~2_combout ;
wire \vgaTestins|vga_ins|bgr_data[2][3]~q ;
wire \vgaTestins|vga_ins|bgr_data[2][4]~8_combout ;
wire \vgaTestins|vga_ins|bgr_data[2][4]~q ;
wire \vgaTestins|vga_ins|bgr_data~3_combout ;
wire \vgaTestins|vga_ins|bgr_data[2][6]~q ;
wire \vgaTestins|vga_ins|bgr_data~4_combout ;
wire \vgaTestins|vga_ins|bgr_data[1][0]~q ;
wire \vgaTestins|vga_ins|bgr_data~5_combout ;
wire \vgaTestins|vga_ins|bgr_data[1][1]~q ;
wire \vgaTestins|vga_ins|bgr_data[1][2]~q ;
wire \vgaTestins|vga_ins|bgr_data[1][3]~q ;
wire \vgaTestins|vga_ins|bgr_data~6_combout ;
wire \vgaTestins|vga_ins|bgr_data[1][4]~q ;
wire \vgaTestins|vga_ins|bgr_data~7_combout ;
wire \vgaTestins|vga_ins|bgr_data[1][6]~q ;
wire \vgaTestins|vga_ins|bgr_data[1][7]~q ;
wire \vgaTestins|vga_ins|bgr_data[0][0]~feeder_combout ;
wire \vgaTestins|vga_ins|bgr_data[0][0]~q ;
wire \vgaTestins|vga_ins|bgr_data[0][1]~feeder_combout ;
wire \vgaTestins|vga_ins|bgr_data[0][1]~q ;
wire \vgaTestins|vga_ins|bgr_data[0][2]~feeder_combout ;
wire \vgaTestins|vga_ins|bgr_data[0][2]~q ;
wire \vgaTestins|vga_ins|bgr_data[0][3]~q ;
wire \vgaTestins|vga_ins|bgr_data[0][4]~feeder_combout ;
wire \vgaTestins|vga_ins|bgr_data[0][4]~q ;
wire \vgaTestins|vga_ins|bgr_data[0][5]~feeder_combout ;
wire \vgaTestins|vga_ins|bgr_data[0][5]~q ;
wire \vgaTestins|vga_ins|bgr_data[0][6]~feeder_combout ;
wire \vgaTestins|vga_ins|bgr_data[0][6]~q ;
wire \vgaTestins|vga_ins|bgr_data[0][7]~feeder_combout ;
wire \vgaTestins|vga_ins|bgr_data[0][7]~q ;
wire \vgaTestins|vga_ins|LTM_ins|LessThan0~0_combout ;
wire \vgaTestins|vga_ins|LTM_ins|HS~q ;
wire \vgaTestins|vga_ins|mHS~q ;
wire \vgaTestins|vga_ins|oHS~q ;
wire \vgaTestins|vga_ins|mVS~q ;
wire \vgaTestins|vga_ins|oVS~q ;
wire \vgaTestins|vga_ins|mBLANK_n~feeder_combout ;
wire \vgaTestins|vga_ins|mBLANK_n~q ;
wire \vgaTestins|vga_ins|oBLANK_n~q ;
wire \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5 ;
wire \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~6 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~7 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~10 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~11 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~14 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~15 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~18 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~19 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[13]~1_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[14]~2_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~17_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[15]~3_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[12]~0_combout ;
wire \seven1|WideOr6~0_combout ;
wire \seven1|WideOr5~0_combout ;
wire \seven1|WideOr4~0_combout ;
wire \seven1|WideOr3~0_combout ;
wire \seven1|WideOr2~0_combout ;
wire \seven1|WideOr1~0_combout ;
wire \seven1|WideOr0~0_combout ;
wire \seven2|Decoder0~0_combout ;
wire [18:0] \vgaTestins|vga_ins|H_Cont ;
wire [31:0] \cronometerins|micro_counter ;
wire [0:0] \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|fboutclk_wire ;
wire [18:0] \vgaTestins|vga_ins|ADDR_x ;
wire [3:0] \cronometerins|seconds ;
wire [10:0] \vgaTestins|vga_ins|LTM_ins|h_cnt ;
wire [0:0] \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|outclk_wire ;
wire [9:0] \vgaTestins|vga_ins|LTM_ins|v_cnt ;
wire [18:0] \vgaTestins|vga_ins|ADDR_y ;
wire [0:0] \vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire ;
wire [0:0] \secs|second_clk_inst|altera_pll_i|fboutclk_wire ;
wire [0:0] \secs|second_clk_inst|altera_pll_i|outclk_wire ;

wire [7:0] \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;
wire [7:0] \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \secs|second_clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;

assign \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5  = \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [5];

assign \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \secs|second_clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGtmp  = \secs|second_clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [6];
assign \secs|second_clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN7  = \secs|second_clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [7];

// Location: FF_X55_Y3_N20
dffeas \vgaTestins|vga_ins|H_Cont[6] (
	.clk(\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaTestins|vga_ins|Add10~1_sumout ),
	.asdata(vcc),
	.clrn(!\Reset~input_o ),
	.aload(gnd),
	.sclr(!\vgaTestins|vga_ins|mHS~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|H_Cont [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|H_Cont[6] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|H_Cont[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y3_N2
dffeas \vgaTestins|vga_ins|H_Cont[0] (
	.clk(\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaTestins|vga_ins|Add10~5_sumout ),
	.asdata(vcc),
	.clrn(!\Reset~input_o ),
	.aload(gnd),
	.sclr(!\vgaTestins|vga_ins|mHS~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|H_Cont [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|H_Cont[0] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|H_Cont[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y3_N56
dffeas \vgaTestins|vga_ins|H_Cont[18] (
	.clk(\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaTestins|vga_ins|Add10~9_sumout ),
	.asdata(vcc),
	.clrn(!\Reset~input_o ),
	.aload(gnd),
	.sclr(!\vgaTestins|vga_ins|mHS~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|H_Cont [18]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|H_Cont[18] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|H_Cont[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y3_N53
dffeas \vgaTestins|vga_ins|H_Cont[17] (
	.clk(\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaTestins|vga_ins|Add10~13_sumout ),
	.asdata(vcc),
	.clrn(!\Reset~input_o ),
	.aload(gnd),
	.sclr(!\vgaTestins|vga_ins|mHS~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|H_Cont [17]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|H_Cont[17] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|H_Cont[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y3_N50
dffeas \vgaTestins|vga_ins|H_Cont[16] (
	.clk(\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaTestins|vga_ins|Add10~17_sumout ),
	.asdata(vcc),
	.clrn(!\Reset~input_o ),
	.aload(gnd),
	.sclr(!\vgaTestins|vga_ins|mHS~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|H_Cont [16]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|H_Cont[16] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|H_Cont[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y3_N47
dffeas \vgaTestins|vga_ins|H_Cont[15] (
	.clk(\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaTestins|vga_ins|Add10~21_sumout ),
	.asdata(vcc),
	.clrn(!\Reset~input_o ),
	.aload(gnd),
	.sclr(!\vgaTestins|vga_ins|mHS~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|H_Cont [15]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|H_Cont[15] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|H_Cont[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y3_N44
dffeas \vgaTestins|vga_ins|H_Cont[14] (
	.clk(\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaTestins|vga_ins|Add10~25_sumout ),
	.asdata(vcc),
	.clrn(!\Reset~input_o ),
	.aload(gnd),
	.sclr(!\vgaTestins|vga_ins|mHS~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|H_Cont [14]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|H_Cont[14] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|H_Cont[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y3_N41
dffeas \vgaTestins|vga_ins|H_Cont[13] (
	.clk(\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaTestins|vga_ins|Add10~29_sumout ),
	.asdata(vcc),
	.clrn(!\Reset~input_o ),
	.aload(gnd),
	.sclr(!\vgaTestins|vga_ins|mHS~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|H_Cont [13]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|H_Cont[13] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|H_Cont[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y3_N38
dffeas \vgaTestins|vga_ins|H_Cont[12] (
	.clk(\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaTestins|vga_ins|Add10~33_sumout ),
	.asdata(vcc),
	.clrn(!\Reset~input_o ),
	.aload(gnd),
	.sclr(!\vgaTestins|vga_ins|mHS~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|H_Cont [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|H_Cont[12] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|H_Cont[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y3_N35
dffeas \vgaTestins|vga_ins|H_Cont[11] (
	.clk(\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaTestins|vga_ins|Add10~37_sumout ),
	.asdata(vcc),
	.clrn(!\Reset~input_o ),
	.aload(gnd),
	.sclr(!\vgaTestins|vga_ins|mHS~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|H_Cont [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|H_Cont[11] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|H_Cont[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y3_N32
dffeas \vgaTestins|vga_ins|H_Cont[10] (
	.clk(\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaTestins|vga_ins|Add10~41_sumout ),
	.asdata(vcc),
	.clrn(!\Reset~input_o ),
	.aload(gnd),
	.sclr(!\vgaTestins|vga_ins|mHS~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|H_Cont [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|H_Cont[10] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|H_Cont[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y3_N29
dffeas \vgaTestins|vga_ins|H_Cont[9] (
	.clk(\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaTestins|vga_ins|Add10~45_sumout ),
	.asdata(vcc),
	.clrn(!\Reset~input_o ),
	.aload(gnd),
	.sclr(!\vgaTestins|vga_ins|mHS~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|H_Cont [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|H_Cont[9] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|H_Cont[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y3_N26
dffeas \vgaTestins|vga_ins|H_Cont[8] (
	.clk(\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaTestins|vga_ins|Add10~49_sumout ),
	.asdata(vcc),
	.clrn(!\Reset~input_o ),
	.aload(gnd),
	.sclr(!\vgaTestins|vga_ins|mHS~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|H_Cont [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|H_Cont[8] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|H_Cont[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y3_N23
dffeas \vgaTestins|vga_ins|H_Cont[7] (
	.clk(\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaTestins|vga_ins|Add10~53_sumout ),
	.asdata(vcc),
	.clrn(!\Reset~input_o ),
	.aload(gnd),
	.sclr(!\vgaTestins|vga_ins|mHS~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|H_Cont [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|H_Cont[7] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|H_Cont[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y3_N17
dffeas \vgaTestins|vga_ins|H_Cont[5] (
	.clk(\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaTestins|vga_ins|Add10~57_sumout ),
	.asdata(vcc),
	.clrn(!\Reset~input_o ),
	.aload(gnd),
	.sclr(!\vgaTestins|vga_ins|mHS~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|H_Cont [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|H_Cont[5] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|H_Cont[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y3_N14
dffeas \vgaTestins|vga_ins|H_Cont[4] (
	.clk(\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaTestins|vga_ins|Add10~61_sumout ),
	.asdata(vcc),
	.clrn(!\Reset~input_o ),
	.aload(gnd),
	.sclr(!\vgaTestins|vga_ins|mHS~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|H_Cont [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|H_Cont[4] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|H_Cont[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y3_N11
dffeas \vgaTestins|vga_ins|H_Cont[3] (
	.clk(\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaTestins|vga_ins|Add10~65_sumout ),
	.asdata(vcc),
	.clrn(!\Reset~input_o ),
	.aload(gnd),
	.sclr(!\vgaTestins|vga_ins|mHS~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|H_Cont [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|H_Cont[3] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|H_Cont[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y3_N8
dffeas \vgaTestins|vga_ins|H_Cont[2] (
	.clk(\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaTestins|vga_ins|Add10~69_sumout ),
	.asdata(vcc),
	.clrn(!\Reset~input_o ),
	.aload(gnd),
	.sclr(!\vgaTestins|vga_ins|mHS~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|H_Cont [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|H_Cont[2] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|H_Cont[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y3_N5
dffeas \vgaTestins|vga_ins|H_Cont[1] (
	.clk(\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaTestins|vga_ins|Add10~73_sumout ),
	.asdata(vcc),
	.clrn(!\Reset~input_o ),
	.aload(gnd),
	.sclr(!\vgaTestins|vga_ins|mHS~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|H_Cont [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|H_Cont[1] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|H_Cont[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y3_N18
cyclonev_lcell_comb \vgaTestins|vga_ins|Add10~1 (
// Equation(s):
// \vgaTestins|vga_ins|Add10~1_sumout  = SUM(( \vgaTestins|vga_ins|H_Cont [6] ) + ( GND ) + ( \vgaTestins|vga_ins|Add10~58  ))
// \vgaTestins|vga_ins|Add10~2  = CARRY(( \vgaTestins|vga_ins|H_Cont [6] ) + ( GND ) + ( \vgaTestins|vga_ins|Add10~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaTestins|vga_ins|H_Cont [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTestins|vga_ins|Add10~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTestins|vga_ins|Add10~1_sumout ),
	.cout(\vgaTestins|vga_ins|Add10~2 ),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|Add10~1 .extended_lut = "off";
defparam \vgaTestins|vga_ins|Add10~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vgaTestins|vga_ins|Add10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y3_N0
cyclonev_lcell_comb \vgaTestins|vga_ins|Add10~5 (
// Equation(s):
// \vgaTestins|vga_ins|Add10~5_sumout  = SUM(( \vgaTestins|vga_ins|H_Cont [0] ) + ( VCC ) + ( !VCC ))
// \vgaTestins|vga_ins|Add10~6  = CARRY(( \vgaTestins|vga_ins|H_Cont [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaTestins|vga_ins|H_Cont [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTestins|vga_ins|Add10~5_sumout ),
	.cout(\vgaTestins|vga_ins|Add10~6 ),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|Add10~5 .extended_lut = "off";
defparam \vgaTestins|vga_ins|Add10~5 .lut_mask = 64'h0000000000000F0F;
defparam \vgaTestins|vga_ins|Add10~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y3_N54
cyclonev_lcell_comb \vgaTestins|vga_ins|Add10~9 (
// Equation(s):
// \vgaTestins|vga_ins|Add10~9_sumout  = SUM(( \vgaTestins|vga_ins|H_Cont [18] ) + ( GND ) + ( \vgaTestins|vga_ins|Add10~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaTestins|vga_ins|H_Cont [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTestins|vga_ins|Add10~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTestins|vga_ins|Add10~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|Add10~9 .extended_lut = "off";
defparam \vgaTestins|vga_ins|Add10~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vgaTestins|vga_ins|Add10~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y3_N51
cyclonev_lcell_comb \vgaTestins|vga_ins|Add10~13 (
// Equation(s):
// \vgaTestins|vga_ins|Add10~13_sumout  = SUM(( \vgaTestins|vga_ins|H_Cont [17] ) + ( GND ) + ( \vgaTestins|vga_ins|Add10~18  ))
// \vgaTestins|vga_ins|Add10~14  = CARRY(( \vgaTestins|vga_ins|H_Cont [17] ) + ( GND ) + ( \vgaTestins|vga_ins|Add10~18  ))

	.dataa(!\vgaTestins|vga_ins|H_Cont [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTestins|vga_ins|Add10~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTestins|vga_ins|Add10~13_sumout ),
	.cout(\vgaTestins|vga_ins|Add10~14 ),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|Add10~13 .extended_lut = "off";
defparam \vgaTestins|vga_ins|Add10~13 .lut_mask = 64'h0000FFFF00005555;
defparam \vgaTestins|vga_ins|Add10~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y3_N48
cyclonev_lcell_comb \vgaTestins|vga_ins|Add10~17 (
// Equation(s):
// \vgaTestins|vga_ins|Add10~17_sumout  = SUM(( \vgaTestins|vga_ins|H_Cont [16] ) + ( GND ) + ( \vgaTestins|vga_ins|Add10~22  ))
// \vgaTestins|vga_ins|Add10~18  = CARRY(( \vgaTestins|vga_ins|H_Cont [16] ) + ( GND ) + ( \vgaTestins|vga_ins|Add10~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaTestins|vga_ins|H_Cont [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTestins|vga_ins|Add10~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTestins|vga_ins|Add10~17_sumout ),
	.cout(\vgaTestins|vga_ins|Add10~18 ),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|Add10~17 .extended_lut = "off";
defparam \vgaTestins|vga_ins|Add10~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vgaTestins|vga_ins|Add10~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y3_N45
cyclonev_lcell_comb \vgaTestins|vga_ins|Add10~21 (
// Equation(s):
// \vgaTestins|vga_ins|Add10~21_sumout  = SUM(( \vgaTestins|vga_ins|H_Cont [15] ) + ( GND ) + ( \vgaTestins|vga_ins|Add10~26  ))
// \vgaTestins|vga_ins|Add10~22  = CARRY(( \vgaTestins|vga_ins|H_Cont [15] ) + ( GND ) + ( \vgaTestins|vga_ins|Add10~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaTestins|vga_ins|H_Cont [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTestins|vga_ins|Add10~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTestins|vga_ins|Add10~21_sumout ),
	.cout(\vgaTestins|vga_ins|Add10~22 ),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|Add10~21 .extended_lut = "off";
defparam \vgaTestins|vga_ins|Add10~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vgaTestins|vga_ins|Add10~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y3_N42
cyclonev_lcell_comb \vgaTestins|vga_ins|Add10~25 (
// Equation(s):
// \vgaTestins|vga_ins|Add10~25_sumout  = SUM(( \vgaTestins|vga_ins|H_Cont [14] ) + ( GND ) + ( \vgaTestins|vga_ins|Add10~30  ))
// \vgaTestins|vga_ins|Add10~26  = CARRY(( \vgaTestins|vga_ins|H_Cont [14] ) + ( GND ) + ( \vgaTestins|vga_ins|Add10~30  ))

	.dataa(gnd),
	.datab(!\vgaTestins|vga_ins|H_Cont [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTestins|vga_ins|Add10~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTestins|vga_ins|Add10~25_sumout ),
	.cout(\vgaTestins|vga_ins|Add10~26 ),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|Add10~25 .extended_lut = "off";
defparam \vgaTestins|vga_ins|Add10~25 .lut_mask = 64'h0000FFFF00003333;
defparam \vgaTestins|vga_ins|Add10~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y3_N39
cyclonev_lcell_comb \vgaTestins|vga_ins|Add10~29 (
// Equation(s):
// \vgaTestins|vga_ins|Add10~29_sumout  = SUM(( \vgaTestins|vga_ins|H_Cont [13] ) + ( GND ) + ( \vgaTestins|vga_ins|Add10~34  ))
// \vgaTestins|vga_ins|Add10~30  = CARRY(( \vgaTestins|vga_ins|H_Cont [13] ) + ( GND ) + ( \vgaTestins|vga_ins|Add10~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaTestins|vga_ins|H_Cont [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTestins|vga_ins|Add10~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTestins|vga_ins|Add10~29_sumout ),
	.cout(\vgaTestins|vga_ins|Add10~30 ),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|Add10~29 .extended_lut = "off";
defparam \vgaTestins|vga_ins|Add10~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vgaTestins|vga_ins|Add10~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y3_N36
cyclonev_lcell_comb \vgaTestins|vga_ins|Add10~33 (
// Equation(s):
// \vgaTestins|vga_ins|Add10~33_sumout  = SUM(( \vgaTestins|vga_ins|H_Cont [12] ) + ( GND ) + ( \vgaTestins|vga_ins|Add10~38  ))
// \vgaTestins|vga_ins|Add10~34  = CARRY(( \vgaTestins|vga_ins|H_Cont [12] ) + ( GND ) + ( \vgaTestins|vga_ins|Add10~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaTestins|vga_ins|H_Cont [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTestins|vga_ins|Add10~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTestins|vga_ins|Add10~33_sumout ),
	.cout(\vgaTestins|vga_ins|Add10~34 ),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|Add10~33 .extended_lut = "off";
defparam \vgaTestins|vga_ins|Add10~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vgaTestins|vga_ins|Add10~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y3_N33
cyclonev_lcell_comb \vgaTestins|vga_ins|Add10~37 (
// Equation(s):
// \vgaTestins|vga_ins|Add10~37_sumout  = SUM(( \vgaTestins|vga_ins|H_Cont [11] ) + ( GND ) + ( \vgaTestins|vga_ins|Add10~42  ))
// \vgaTestins|vga_ins|Add10~38  = CARRY(( \vgaTestins|vga_ins|H_Cont [11] ) + ( GND ) + ( \vgaTestins|vga_ins|Add10~42  ))

	.dataa(!\vgaTestins|vga_ins|H_Cont [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTestins|vga_ins|Add10~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTestins|vga_ins|Add10~37_sumout ),
	.cout(\vgaTestins|vga_ins|Add10~38 ),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|Add10~37 .extended_lut = "off";
defparam \vgaTestins|vga_ins|Add10~37 .lut_mask = 64'h0000FFFF00005555;
defparam \vgaTestins|vga_ins|Add10~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y3_N30
cyclonev_lcell_comb \vgaTestins|vga_ins|Add10~41 (
// Equation(s):
// \vgaTestins|vga_ins|Add10~41_sumout  = SUM(( \vgaTestins|vga_ins|H_Cont [10] ) + ( GND ) + ( \vgaTestins|vga_ins|Add10~46  ))
// \vgaTestins|vga_ins|Add10~42  = CARRY(( \vgaTestins|vga_ins|H_Cont [10] ) + ( GND ) + ( \vgaTestins|vga_ins|Add10~46  ))

	.dataa(gnd),
	.datab(!\vgaTestins|vga_ins|H_Cont [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTestins|vga_ins|Add10~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTestins|vga_ins|Add10~41_sumout ),
	.cout(\vgaTestins|vga_ins|Add10~42 ),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|Add10~41 .extended_lut = "off";
defparam \vgaTestins|vga_ins|Add10~41 .lut_mask = 64'h0000FFFF00003333;
defparam \vgaTestins|vga_ins|Add10~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y3_N27
cyclonev_lcell_comb \vgaTestins|vga_ins|Add10~45 (
// Equation(s):
// \vgaTestins|vga_ins|Add10~45_sumout  = SUM(( \vgaTestins|vga_ins|H_Cont [9] ) + ( GND ) + ( \vgaTestins|vga_ins|Add10~50  ))
// \vgaTestins|vga_ins|Add10~46  = CARRY(( \vgaTestins|vga_ins|H_Cont [9] ) + ( GND ) + ( \vgaTestins|vga_ins|Add10~50  ))

	.dataa(!\vgaTestins|vga_ins|H_Cont [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTestins|vga_ins|Add10~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTestins|vga_ins|Add10~45_sumout ),
	.cout(\vgaTestins|vga_ins|Add10~46 ),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|Add10~45 .extended_lut = "off";
defparam \vgaTestins|vga_ins|Add10~45 .lut_mask = 64'h0000FFFF00005555;
defparam \vgaTestins|vga_ins|Add10~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y3_N24
cyclonev_lcell_comb \vgaTestins|vga_ins|Add10~49 (
// Equation(s):
// \vgaTestins|vga_ins|Add10~49_sumout  = SUM(( \vgaTestins|vga_ins|H_Cont [8] ) + ( GND ) + ( \vgaTestins|vga_ins|Add10~54  ))
// \vgaTestins|vga_ins|Add10~50  = CARRY(( \vgaTestins|vga_ins|H_Cont [8] ) + ( GND ) + ( \vgaTestins|vga_ins|Add10~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaTestins|vga_ins|H_Cont [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTestins|vga_ins|Add10~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTestins|vga_ins|Add10~49_sumout ),
	.cout(\vgaTestins|vga_ins|Add10~50 ),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|Add10~49 .extended_lut = "off";
defparam \vgaTestins|vga_ins|Add10~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vgaTestins|vga_ins|Add10~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y3_N21
cyclonev_lcell_comb \vgaTestins|vga_ins|Add10~53 (
// Equation(s):
// \vgaTestins|vga_ins|Add10~53_sumout  = SUM(( \vgaTestins|vga_ins|H_Cont [7] ) + ( GND ) + ( \vgaTestins|vga_ins|Add10~2  ))
// \vgaTestins|vga_ins|Add10~54  = CARRY(( \vgaTestins|vga_ins|H_Cont [7] ) + ( GND ) + ( \vgaTestins|vga_ins|Add10~2  ))

	.dataa(!\vgaTestins|vga_ins|H_Cont [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTestins|vga_ins|Add10~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTestins|vga_ins|Add10~53_sumout ),
	.cout(\vgaTestins|vga_ins|Add10~54 ),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|Add10~53 .extended_lut = "off";
defparam \vgaTestins|vga_ins|Add10~53 .lut_mask = 64'h0000FFFF00005555;
defparam \vgaTestins|vga_ins|Add10~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y3_N15
cyclonev_lcell_comb \vgaTestins|vga_ins|Add10~57 (
// Equation(s):
// \vgaTestins|vga_ins|Add10~57_sumout  = SUM(( \vgaTestins|vga_ins|H_Cont [5] ) + ( GND ) + ( \vgaTestins|vga_ins|Add10~62  ))
// \vgaTestins|vga_ins|Add10~58  = CARRY(( \vgaTestins|vga_ins|H_Cont [5] ) + ( GND ) + ( \vgaTestins|vga_ins|Add10~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaTestins|vga_ins|H_Cont [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTestins|vga_ins|Add10~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTestins|vga_ins|Add10~57_sumout ),
	.cout(\vgaTestins|vga_ins|Add10~58 ),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|Add10~57 .extended_lut = "off";
defparam \vgaTestins|vga_ins|Add10~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vgaTestins|vga_ins|Add10~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y3_N12
cyclonev_lcell_comb \vgaTestins|vga_ins|Add10~61 (
// Equation(s):
// \vgaTestins|vga_ins|Add10~61_sumout  = SUM(( \vgaTestins|vga_ins|H_Cont [4] ) + ( GND ) + ( \vgaTestins|vga_ins|Add10~66  ))
// \vgaTestins|vga_ins|Add10~62  = CARRY(( \vgaTestins|vga_ins|H_Cont [4] ) + ( GND ) + ( \vgaTestins|vga_ins|Add10~66  ))

	.dataa(gnd),
	.datab(!\vgaTestins|vga_ins|H_Cont [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTestins|vga_ins|Add10~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTestins|vga_ins|Add10~61_sumout ),
	.cout(\vgaTestins|vga_ins|Add10~62 ),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|Add10~61 .extended_lut = "off";
defparam \vgaTestins|vga_ins|Add10~61 .lut_mask = 64'h0000FFFF00003333;
defparam \vgaTestins|vga_ins|Add10~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y3_N9
cyclonev_lcell_comb \vgaTestins|vga_ins|Add10~65 (
// Equation(s):
// \vgaTestins|vga_ins|Add10~65_sumout  = SUM(( \vgaTestins|vga_ins|H_Cont [3] ) + ( GND ) + ( \vgaTestins|vga_ins|Add10~70  ))
// \vgaTestins|vga_ins|Add10~66  = CARRY(( \vgaTestins|vga_ins|H_Cont [3] ) + ( GND ) + ( \vgaTestins|vga_ins|Add10~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaTestins|vga_ins|H_Cont [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTestins|vga_ins|Add10~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTestins|vga_ins|Add10~65_sumout ),
	.cout(\vgaTestins|vga_ins|Add10~66 ),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|Add10~65 .extended_lut = "off";
defparam \vgaTestins|vga_ins|Add10~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vgaTestins|vga_ins|Add10~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y3_N6
cyclonev_lcell_comb \vgaTestins|vga_ins|Add10~69 (
// Equation(s):
// \vgaTestins|vga_ins|Add10~69_sumout  = SUM(( \vgaTestins|vga_ins|H_Cont [2] ) + ( GND ) + ( \vgaTestins|vga_ins|Add10~74  ))
// \vgaTestins|vga_ins|Add10~70  = CARRY(( \vgaTestins|vga_ins|H_Cont [2] ) + ( GND ) + ( \vgaTestins|vga_ins|Add10~74  ))

	.dataa(gnd),
	.datab(!\vgaTestins|vga_ins|H_Cont [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTestins|vga_ins|Add10~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTestins|vga_ins|Add10~69_sumout ),
	.cout(\vgaTestins|vga_ins|Add10~70 ),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|Add10~69 .extended_lut = "off";
defparam \vgaTestins|vga_ins|Add10~69 .lut_mask = 64'h0000FFFF00003333;
defparam \vgaTestins|vga_ins|Add10~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y3_N3
cyclonev_lcell_comb \vgaTestins|vga_ins|Add10~73 (
// Equation(s):
// \vgaTestins|vga_ins|Add10~73_sumout  = SUM(( \vgaTestins|vga_ins|H_Cont [1] ) + ( GND ) + ( \vgaTestins|vga_ins|Add10~6  ))
// \vgaTestins|vga_ins|Add10~74  = CARRY(( \vgaTestins|vga_ins|H_Cont [1] ) + ( GND ) + ( \vgaTestins|vga_ins|Add10~6  ))

	.dataa(!\vgaTestins|vga_ins|H_Cont [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTestins|vga_ins|Add10~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTestins|vga_ins|Add10~73_sumout ),
	.cout(\vgaTestins|vga_ins|Add10~74 ),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|Add10~73 .extended_lut = "off";
defparam \vgaTestins|vga_ins|Add10~73 .lut_mask = 64'h0000FFFF00005555;
defparam \vgaTestins|vga_ins|Add10~73 .shared_arith = "off";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \VGA_CLK~output (
	.i(\clk~inputCLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \VGA_B[0]~output (
	.i(\vgaTestins|vga_ins|bgr_data[2][0]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \VGA_B[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \VGA_B[2]~output (
	.i(\vgaTestins|vga_ins|bgr_data[2][2]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \VGA_B[3]~output (
	.i(\vgaTestins|vga_ins|bgr_data[2][3]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \VGA_B[4]~output (
	.i(\vgaTestins|vga_ins|bgr_data[2][4]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \VGA_B[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \VGA_B[6]~output (
	.i(\vgaTestins|vga_ins|bgr_data[2][6]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \VGA_B[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N53
cyclonev_io_obuf \VGA_G[0]~output (
	.i(\vgaTestins|vga_ins|bgr_data[1][0]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N93
cyclonev_io_obuf \VGA_G[1]~output (
	.i(\vgaTestins|vga_ins|bgr_data[1][1]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N53
cyclonev_io_obuf \VGA_G[2]~output (
	.i(\vgaTestins|vga_ins|bgr_data[1][2]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N53
cyclonev_io_obuf \VGA_G[3]~output (
	.i(\vgaTestins|vga_ins|bgr_data[1][3]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N76
cyclonev_io_obuf \VGA_G[4]~output (
	.i(\vgaTestins|vga_ins|bgr_data[1][4]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N53
cyclonev_io_obuf \VGA_G[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N36
cyclonev_io_obuf \VGA_G[6]~output (
	.i(\vgaTestins|vga_ins|bgr_data[1][6]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N36
cyclonev_io_obuf \VGA_G[7]~output (
	.i(\vgaTestins|vga_ins|bgr_data[1][7]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N93
cyclonev_io_obuf \VGA_R[0]~output (
	.i(\vgaTestins|vga_ins|bgr_data[0][0]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N76
cyclonev_io_obuf \VGA_R[1]~output (
	.i(\vgaTestins|vga_ins|bgr_data[0][1]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N53
cyclonev_io_obuf \VGA_R[2]~output (
	.i(\vgaTestins|vga_ins|bgr_data[0][2]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N36
cyclonev_io_obuf \VGA_R[3]~output (
	.i(\vgaTestins|vga_ins|bgr_data[0][3]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N53
cyclonev_io_obuf \VGA_R[4]~output (
	.i(\vgaTestins|vga_ins|bgr_data[0][4]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N53
cyclonev_io_obuf \VGA_R[5]~output (
	.i(\vgaTestins|vga_ins|bgr_data[0][5]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N36
cyclonev_io_obuf \VGA_R[6]~output (
	.i(\vgaTestins|vga_ins|bgr_data[0][6]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N36
cyclonev_io_obuf \VGA_R[7]~output (
	.i(\vgaTestins|vga_ins|bgr_data[0][7]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \VGA_HS~output (
	.i(\vgaTestins|vga_ins|oHS~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \VGA_VS~output (
	.i(\vgaTestins|vga_ins|oVS~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N53
cyclonev_io_obuf \VGA_BLANK~output (
	.i(\vgaTestins|vga_ins|oBLANK_n~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK~output .bus_hold = "false";
defparam \VGA_BLANK~output .open_drain_output = "false";
defparam \VGA_BLANK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N53
cyclonev_io_obuf \VGA_SYNC~output (
	.i(\vgaTestins|vga_ins|oBLANK_n~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC~output .bus_hold = "false";
defparam \VGA_SYNC~output .open_drain_output = "false";
defparam \VGA_SYNC~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N53
cyclonev_io_obuf \MOSI~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MOSI),
	.obar());
// synopsys translate_off
defparam \MOSI~output .bus_hold = "false";
defparam \MOSI~output .open_drain_output = "false";
defparam \MOSI~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
cyclonev_io_obuf \SCLK~output (
	.i(\ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SCLK),
	.obar());
// synopsys translate_off
defparam \SCLK~output .bus_hold = "false";
defparam \SCLK~output .open_drain_output = "false";
defparam \SCLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N36
cyclonev_io_obuf \CS~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CS),
	.obar());
// synopsys translate_off
defparam \CS~output .bus_hold = "false";
defparam \CS~output .open_drain_output = "false";
defparam \CS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \display1[0]~output (
	.i(\seven1|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display1[0]),
	.obar());
// synopsys translate_off
defparam \display1[0]~output .bus_hold = "false";
defparam \display1[0]~output .open_drain_output = "false";
defparam \display1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \display1[1]~output (
	.i(\seven1|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display1[1]),
	.obar());
// synopsys translate_off
defparam \display1[1]~output .bus_hold = "false";
defparam \display1[1]~output .open_drain_output = "false";
defparam \display1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \display1[2]~output (
	.i(\seven1|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display1[2]),
	.obar());
// synopsys translate_off
defparam \display1[2]~output .bus_hold = "false";
defparam \display1[2]~output .open_drain_output = "false";
defparam \display1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \display1[3]~output (
	.i(\seven1|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display1[3]),
	.obar());
// synopsys translate_off
defparam \display1[3]~output .bus_hold = "false";
defparam \display1[3]~output .open_drain_output = "false";
defparam \display1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \display1[4]~output (
	.i(\seven1|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display1[4]),
	.obar());
// synopsys translate_off
defparam \display1[4]~output .bus_hold = "false";
defparam \display1[4]~output .open_drain_output = "false";
defparam \display1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \display1[5]~output (
	.i(\seven1|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display1[5]),
	.obar());
// synopsys translate_off
defparam \display1[5]~output .bus_hold = "false";
defparam \display1[5]~output .open_drain_output = "false";
defparam \display1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \display1[6]~output (
	.i(!\seven1|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display1[6]),
	.obar());
// synopsys translate_off
defparam \display1[6]~output .bus_hold = "false";
defparam \display1[6]~output .open_drain_output = "false";
defparam \display1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \display2[0]~output (
	.i(\seven2|Decoder0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display2[0]),
	.obar());
// synopsys translate_off
defparam \display2[0]~output .bus_hold = "false";
defparam \display2[0]~output .open_drain_output = "false";
defparam \display2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \display2[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display2[1]),
	.obar());
// synopsys translate_off
defparam \display2[1]~output .bus_hold = "false";
defparam \display2[1]~output .open_drain_output = "false";
defparam \display2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \display2[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display2[2]),
	.obar());
// synopsys translate_off
defparam \display2[2]~output .bus_hold = "false";
defparam \display2[2]~output .open_drain_output = "false";
defparam \display2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \display2[3]~output (
	.i(\seven2|Decoder0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display2[3]),
	.obar());
// synopsys translate_off
defparam \display2[3]~output .bus_hold = "false";
defparam \display2[3]~output .open_drain_output = "false";
defparam \display2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N42
cyclonev_io_obuf \display2[4]~output (
	.i(\seven2|Decoder0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display2[4]),
	.obar());
// synopsys translate_off
defparam \display2[4]~output .bus_hold = "false";
defparam \display2[4]~output .open_drain_output = "false";
defparam \display2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \display2[5]~output (
	.i(\seven2|Decoder0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display2[5]),
	.obar());
// synopsys translate_off
defparam \display2[5]~output .bus_hold = "false";
defparam \display2[5]~output .open_drain_output = "false";
defparam \display2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \display2[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display2[6]),
	.obar());
// synopsys translate_off
defparam \display2[6]~output .bus_hold = "false";
defparam \display2[6]~output .open_drain_output = "false";
defparam \display2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G7
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y21_N0
cyclonev_pll_refclk_select \secs|second_clk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\clk~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\secs|second_clk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\secs|second_clk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \Reset~input (
	.i(Reset),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Reset~input_o ));
// synopsys translate_off
defparam \Reset~input .bus_hold = "false";
defparam \Reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y15_N0
cyclonev_fractional_pll \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\secs|second_clk_inst|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\secs|second_clk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(\Reset~input_o ),
	.pfden(gnd),
	.refclkin(\secs|second_clk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\secs|second_clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\secs|second_clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\secs|second_clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\secs|second_clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\secs|second_clk_inst|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "none";
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "300.0 mhz";
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 4000;
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "m_cnt";
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 6;
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 6;
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y19_N0
cyclonev_pll_reconfig \secs|second_clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,\secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,
\secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,\secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,
\secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\secs|second_clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\secs|second_clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\secs|second_clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\secs|second_clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y20_N1
cyclonev_pll_output_counter \vgaTestins|u1|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\secs|second_clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\secs|second_clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGtmp ),
	.tclk0(\secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\secs|second_clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \vgaTestins|u1|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \vgaTestins|u1|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \vgaTestins|u1|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \vgaTestins|u1|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \vgaTestins|u1|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \vgaTestins|u1|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \vgaTestins|u1|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \vgaTestins|u1|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 6;
defparam \vgaTestins|u1|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 6;
defparam \vgaTestins|u1|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \vgaTestins|u1|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \vgaTestins|u1|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "25.0 mhz";
defparam \vgaTestins|u1|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \vgaTestins|u1|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 1;
defparam \vgaTestins|u1|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 6;
// synopsys translate_on

// Location: CLKCTRL_G1
cyclonev_clkena \vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 (
	.inclk(\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire [0]),
	.ena(vcc),
	.outclk(\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .clock_type = "global clock";
defparam \vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .disable_mode = "low";
defparam \vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_power_up = "high";
defparam \vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N0
cyclonev_lcell_comb \vgaTestins|vga_ins|LTM_ins|Add0~37 (
// Equation(s):
// \vgaTestins|vga_ins|LTM_ins|Add0~37_sumout  = SUM(( \vgaTestins|vga_ins|LTM_ins|v_cnt [0] ) + ( VCC ) + ( !VCC ))
// \vgaTestins|vga_ins|LTM_ins|Add0~38  = CARRY(( \vgaTestins|vga_ins|LTM_ins|v_cnt [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaTestins|vga_ins|LTM_ins|v_cnt [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTestins|vga_ins|LTM_ins|Add0~37_sumout ),
	.cout(\vgaTestins|vga_ins|LTM_ins|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|LTM_ins|Add0~37 .extended_lut = "off";
defparam \vgaTestins|vga_ins|LTM_ins|Add0~37 .lut_mask = 64'h00000000000000FF;
defparam \vgaTestins|vga_ins|LTM_ins|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N30
cyclonev_lcell_comb \vgaTestins|vga_ins|LTM_ins|Equal1~0 (
// Equation(s):
// \vgaTestins|vga_ins|LTM_ins|Equal1~0_combout  = ( !\vgaTestins|vga_ins|LTM_ins|v_cnt [1] & ( !\vgaTestins|vga_ins|LTM_ins|v_cnt [8] & ( (!\vgaTestins|vga_ins|LTM_ins|v_cnt [7] & (!\vgaTestins|vga_ins|LTM_ins|v_cnt [4] & (!\vgaTestins|vga_ins|LTM_ins|v_cnt 
// [6] & !\vgaTestins|vga_ins|LTM_ins|v_cnt [5]))) ) ) )

	.dataa(!\vgaTestins|vga_ins|LTM_ins|v_cnt [7]),
	.datab(!\vgaTestins|vga_ins|LTM_ins|v_cnt [4]),
	.datac(!\vgaTestins|vga_ins|LTM_ins|v_cnt [6]),
	.datad(!\vgaTestins|vga_ins|LTM_ins|v_cnt [5]),
	.datae(!\vgaTestins|vga_ins|LTM_ins|v_cnt [1]),
	.dataf(!\vgaTestins|vga_ins|LTM_ins|v_cnt [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTestins|vga_ins|LTM_ins|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|LTM_ins|Equal1~0 .extended_lut = "off";
defparam \vgaTestins|vga_ins|LTM_ins|Equal1~0 .lut_mask = 64'h8000000000000000;
defparam \vgaTestins|vga_ins|LTM_ins|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N39
cyclonev_lcell_comb \vgaTestins|vga_ins|LTM_ins|Equal1~1 (
// Equation(s):
// \vgaTestins|vga_ins|LTM_ins|Equal1~1_combout  = ( \vgaTestins|vga_ins|LTM_ins|Equal1~0_combout  & ( (\vgaTestins|vga_ins|LTM_ins|v_cnt [2] & (\vgaTestins|vga_ins|LTM_ins|v_cnt [3] & (!\vgaTestins|vga_ins|LTM_ins|v_cnt [0] & 
// \vgaTestins|vga_ins|LTM_ins|v_cnt [9]))) ) )

	.dataa(!\vgaTestins|vga_ins|LTM_ins|v_cnt [2]),
	.datab(!\vgaTestins|vga_ins|LTM_ins|v_cnt [3]),
	.datac(!\vgaTestins|vga_ins|LTM_ins|v_cnt [0]),
	.datad(!\vgaTestins|vga_ins|LTM_ins|v_cnt [9]),
	.datae(gnd),
	.dataf(!\vgaTestins|vga_ins|LTM_ins|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTestins|vga_ins|LTM_ins|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|LTM_ins|Equal1~1 .extended_lut = "off";
defparam \vgaTestins|vga_ins|LTM_ins|Equal1~1 .lut_mask = 64'h0000000000100010;
defparam \vgaTestins|vga_ins|LTM_ins|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N0
cyclonev_lcell_comb \vgaTestins|vga_ins|LTM_ins|Add1~33 (
// Equation(s):
// \vgaTestins|vga_ins|LTM_ins|Add1~33_sumout  = SUM(( \vgaTestins|vga_ins|LTM_ins|h_cnt [0] ) + ( VCC ) + ( !VCC ))
// \vgaTestins|vga_ins|LTM_ins|Add1~34  = CARRY(( \vgaTestins|vga_ins|LTM_ins|h_cnt [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaTestins|vga_ins|LTM_ins|h_cnt [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTestins|vga_ins|LTM_ins|Add1~33_sumout ),
	.cout(\vgaTestins|vga_ins|LTM_ins|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|LTM_ins|Add1~33 .extended_lut = "off";
defparam \vgaTestins|vga_ins|LTM_ins|Add1~33 .lut_mask = 64'h0000000000000F0F;
defparam \vgaTestins|vga_ins|LTM_ins|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y3_N1
dffeas \vgaTestins|vga_ins|LTM_ins|h_cnt[0] (
	.clk(!\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaTestins|vga_ins|LTM_ins|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(!\Reset~input_o ),
	.aload(gnd),
	.sclr(\vgaTestins|vga_ins|LTM_ins|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|LTM_ins|h_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|LTM_ins|h_cnt[0] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|LTM_ins|h_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N3
cyclonev_lcell_comb \vgaTestins|vga_ins|LTM_ins|Add1~29 (
// Equation(s):
// \vgaTestins|vga_ins|LTM_ins|Add1~29_sumout  = SUM(( \vgaTestins|vga_ins|LTM_ins|h_cnt [1] ) + ( GND ) + ( \vgaTestins|vga_ins|LTM_ins|Add1~34  ))
// \vgaTestins|vga_ins|LTM_ins|Add1~30  = CARRY(( \vgaTestins|vga_ins|LTM_ins|h_cnt [1] ) + ( GND ) + ( \vgaTestins|vga_ins|LTM_ins|Add1~34  ))

	.dataa(!\vgaTestins|vga_ins|LTM_ins|h_cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTestins|vga_ins|LTM_ins|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTestins|vga_ins|LTM_ins|Add1~29_sumout ),
	.cout(\vgaTestins|vga_ins|LTM_ins|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|LTM_ins|Add1~29 .extended_lut = "off";
defparam \vgaTestins|vga_ins|LTM_ins|Add1~29 .lut_mask = 64'h0000FFFF00005555;
defparam \vgaTestins|vga_ins|LTM_ins|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y3_N5
dffeas \vgaTestins|vga_ins|LTM_ins|h_cnt[1] (
	.clk(!\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaTestins|vga_ins|LTM_ins|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(!\Reset~input_o ),
	.aload(gnd),
	.sclr(\vgaTestins|vga_ins|LTM_ins|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|LTM_ins|h_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|LTM_ins|h_cnt[1] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|LTM_ins|h_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N6
cyclonev_lcell_comb \vgaTestins|vga_ins|LTM_ins|Add1~41 (
// Equation(s):
// \vgaTestins|vga_ins|LTM_ins|Add1~41_sumout  = SUM(( \vgaTestins|vga_ins|LTM_ins|h_cnt [2] ) + ( GND ) + ( \vgaTestins|vga_ins|LTM_ins|Add1~30  ))
// \vgaTestins|vga_ins|LTM_ins|Add1~42  = CARRY(( \vgaTestins|vga_ins|LTM_ins|h_cnt [2] ) + ( GND ) + ( \vgaTestins|vga_ins|LTM_ins|Add1~30  ))

	.dataa(gnd),
	.datab(!\vgaTestins|vga_ins|LTM_ins|h_cnt [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTestins|vga_ins|LTM_ins|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTestins|vga_ins|LTM_ins|Add1~41_sumout ),
	.cout(\vgaTestins|vga_ins|LTM_ins|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|LTM_ins|Add1~41 .extended_lut = "off";
defparam \vgaTestins|vga_ins|LTM_ins|Add1~41 .lut_mask = 64'h0000FFFF00003333;
defparam \vgaTestins|vga_ins|LTM_ins|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y3_N8
dffeas \vgaTestins|vga_ins|LTM_ins|h_cnt[2] (
	.clk(!\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaTestins|vga_ins|LTM_ins|Add1~41_sumout ),
	.asdata(vcc),
	.clrn(!\Reset~input_o ),
	.aload(gnd),
	.sclr(\vgaTestins|vga_ins|LTM_ins|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|LTM_ins|h_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|LTM_ins|h_cnt[2] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|LTM_ins|h_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N9
cyclonev_lcell_comb \vgaTestins|vga_ins|LTM_ins|Add1~37 (
// Equation(s):
// \vgaTestins|vga_ins|LTM_ins|Add1~37_sumout  = SUM(( \vgaTestins|vga_ins|LTM_ins|h_cnt [3] ) + ( GND ) + ( \vgaTestins|vga_ins|LTM_ins|Add1~42  ))
// \vgaTestins|vga_ins|LTM_ins|Add1~38  = CARRY(( \vgaTestins|vga_ins|LTM_ins|h_cnt [3] ) + ( GND ) + ( \vgaTestins|vga_ins|LTM_ins|Add1~42  ))

	.dataa(!\vgaTestins|vga_ins|LTM_ins|h_cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTestins|vga_ins|LTM_ins|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTestins|vga_ins|LTM_ins|Add1~37_sumout ),
	.cout(\vgaTestins|vga_ins|LTM_ins|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|LTM_ins|Add1~37 .extended_lut = "off";
defparam \vgaTestins|vga_ins|LTM_ins|Add1~37 .lut_mask = 64'h0000FFFF00005555;
defparam \vgaTestins|vga_ins|LTM_ins|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y3_N10
dffeas \vgaTestins|vga_ins|LTM_ins|h_cnt[3] (
	.clk(!\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaTestins|vga_ins|LTM_ins|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(!\Reset~input_o ),
	.aload(gnd),
	.sclr(\vgaTestins|vga_ins|LTM_ins|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|LTM_ins|h_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|LTM_ins|h_cnt[3] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|LTM_ins|h_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N12
cyclonev_lcell_comb \vgaTestins|vga_ins|LTM_ins|Add1~25 (
// Equation(s):
// \vgaTestins|vga_ins|LTM_ins|Add1~25_sumout  = SUM(( \vgaTestins|vga_ins|LTM_ins|h_cnt [4] ) + ( GND ) + ( \vgaTestins|vga_ins|LTM_ins|Add1~38  ))
// \vgaTestins|vga_ins|LTM_ins|Add1~26  = CARRY(( \vgaTestins|vga_ins|LTM_ins|h_cnt [4] ) + ( GND ) + ( \vgaTestins|vga_ins|LTM_ins|Add1~38  ))

	.dataa(gnd),
	.datab(!\vgaTestins|vga_ins|LTM_ins|h_cnt [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTestins|vga_ins|LTM_ins|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTestins|vga_ins|LTM_ins|Add1~25_sumout ),
	.cout(\vgaTestins|vga_ins|LTM_ins|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|LTM_ins|Add1~25 .extended_lut = "off";
defparam \vgaTestins|vga_ins|LTM_ins|Add1~25 .lut_mask = 64'h0000FFFF00003333;
defparam \vgaTestins|vga_ins|LTM_ins|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y3_N14
dffeas \vgaTestins|vga_ins|LTM_ins|h_cnt[4] (
	.clk(!\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaTestins|vga_ins|LTM_ins|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(!\Reset~input_o ),
	.aload(gnd),
	.sclr(\vgaTestins|vga_ins|LTM_ins|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|LTM_ins|h_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|LTM_ins|h_cnt[4] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|LTM_ins|h_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N15
cyclonev_lcell_comb \vgaTestins|vga_ins|LTM_ins|Add1~13 (
// Equation(s):
// \vgaTestins|vga_ins|LTM_ins|Add1~13_sumout  = SUM(( \vgaTestins|vga_ins|LTM_ins|h_cnt[5]~DUPLICATE_q  ) + ( GND ) + ( \vgaTestins|vga_ins|LTM_ins|Add1~26  ))
// \vgaTestins|vga_ins|LTM_ins|Add1~14  = CARRY(( \vgaTestins|vga_ins|LTM_ins|h_cnt[5]~DUPLICATE_q  ) + ( GND ) + ( \vgaTestins|vga_ins|LTM_ins|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaTestins|vga_ins|LTM_ins|h_cnt[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTestins|vga_ins|LTM_ins|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTestins|vga_ins|LTM_ins|Add1~13_sumout ),
	.cout(\vgaTestins|vga_ins|LTM_ins|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|LTM_ins|Add1~13 .extended_lut = "off";
defparam \vgaTestins|vga_ins|LTM_ins|Add1~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vgaTestins|vga_ins|LTM_ins|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y3_N16
dffeas \vgaTestins|vga_ins|LTM_ins|h_cnt[5]~DUPLICATE (
	.clk(!\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaTestins|vga_ins|LTM_ins|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(!\Reset~input_o ),
	.aload(gnd),
	.sclr(\vgaTestins|vga_ins|LTM_ins|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|LTM_ins|h_cnt[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|LTM_ins|h_cnt[5]~DUPLICATE .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|LTM_ins|h_cnt[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N18
cyclonev_lcell_comb \vgaTestins|vga_ins|LTM_ins|Add1~9 (
// Equation(s):
// \vgaTestins|vga_ins|LTM_ins|Add1~9_sumout  = SUM(( \vgaTestins|vga_ins|LTM_ins|h_cnt [6] ) + ( GND ) + ( \vgaTestins|vga_ins|LTM_ins|Add1~14  ))
// \vgaTestins|vga_ins|LTM_ins|Add1~10  = CARRY(( \vgaTestins|vga_ins|LTM_ins|h_cnt [6] ) + ( GND ) + ( \vgaTestins|vga_ins|LTM_ins|Add1~14  ))

	.dataa(gnd),
	.datab(!\vgaTestins|vga_ins|LTM_ins|h_cnt [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTestins|vga_ins|LTM_ins|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTestins|vga_ins|LTM_ins|Add1~9_sumout ),
	.cout(\vgaTestins|vga_ins|LTM_ins|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|LTM_ins|Add1~9 .extended_lut = "off";
defparam \vgaTestins|vga_ins|LTM_ins|Add1~9 .lut_mask = 64'h0000FFFF00003333;
defparam \vgaTestins|vga_ins|LTM_ins|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y3_N19
dffeas \vgaTestins|vga_ins|LTM_ins|h_cnt[6] (
	.clk(!\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaTestins|vga_ins|LTM_ins|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(!\Reset~input_o ),
	.aload(gnd),
	.sclr(\vgaTestins|vga_ins|LTM_ins|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|LTM_ins|h_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|LTM_ins|h_cnt[6] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|LTM_ins|h_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N21
cyclonev_lcell_comb \vgaTestins|vga_ins|LTM_ins|Add1~5 (
// Equation(s):
// \vgaTestins|vga_ins|LTM_ins|Add1~5_sumout  = SUM(( \vgaTestins|vga_ins|LTM_ins|h_cnt[7]~DUPLICATE_q  ) + ( GND ) + ( \vgaTestins|vga_ins|LTM_ins|Add1~10  ))
// \vgaTestins|vga_ins|LTM_ins|Add1~6  = CARRY(( \vgaTestins|vga_ins|LTM_ins|h_cnt[7]~DUPLICATE_q  ) + ( GND ) + ( \vgaTestins|vga_ins|LTM_ins|Add1~10  ))

	.dataa(!\vgaTestins|vga_ins|LTM_ins|h_cnt[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTestins|vga_ins|LTM_ins|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTestins|vga_ins|LTM_ins|Add1~5_sumout ),
	.cout(\vgaTestins|vga_ins|LTM_ins|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|LTM_ins|Add1~5 .extended_lut = "off";
defparam \vgaTestins|vga_ins|LTM_ins|Add1~5 .lut_mask = 64'h0000FFFF00005555;
defparam \vgaTestins|vga_ins|LTM_ins|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y3_N23
dffeas \vgaTestins|vga_ins|LTM_ins|h_cnt[7]~DUPLICATE (
	.clk(!\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaTestins|vga_ins|LTM_ins|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(!\Reset~input_o ),
	.aload(gnd),
	.sclr(\vgaTestins|vga_ins|LTM_ins|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|LTM_ins|h_cnt[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|LTM_ins|h_cnt[7]~DUPLICATE .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|LTM_ins|h_cnt[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N24
cyclonev_lcell_comb \vgaTestins|vga_ins|LTM_ins|Add1~21 (
// Equation(s):
// \vgaTestins|vga_ins|LTM_ins|Add1~21_sumout  = SUM(( \vgaTestins|vga_ins|LTM_ins|h_cnt [8] ) + ( GND ) + ( \vgaTestins|vga_ins|LTM_ins|Add1~6  ))
// \vgaTestins|vga_ins|LTM_ins|Add1~22  = CARRY(( \vgaTestins|vga_ins|LTM_ins|h_cnt [8] ) + ( GND ) + ( \vgaTestins|vga_ins|LTM_ins|Add1~6  ))

	.dataa(gnd),
	.datab(!\vgaTestins|vga_ins|LTM_ins|h_cnt [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTestins|vga_ins|LTM_ins|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTestins|vga_ins|LTM_ins|Add1~21_sumout ),
	.cout(\vgaTestins|vga_ins|LTM_ins|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|LTM_ins|Add1~21 .extended_lut = "off";
defparam \vgaTestins|vga_ins|LTM_ins|Add1~21 .lut_mask = 64'h0000FFFF00003333;
defparam \vgaTestins|vga_ins|LTM_ins|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y3_N25
dffeas \vgaTestins|vga_ins|LTM_ins|h_cnt[8] (
	.clk(!\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaTestins|vga_ins|LTM_ins|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(!\Reset~input_o ),
	.aload(gnd),
	.sclr(\vgaTestins|vga_ins|LTM_ins|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|LTM_ins|h_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|LTM_ins|h_cnt[8] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|LTM_ins|h_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N27
cyclonev_lcell_comb \vgaTestins|vga_ins|LTM_ins|Add1~17 (
// Equation(s):
// \vgaTestins|vga_ins|LTM_ins|Add1~17_sumout  = SUM(( \vgaTestins|vga_ins|LTM_ins|h_cnt [9] ) + ( GND ) + ( \vgaTestins|vga_ins|LTM_ins|Add1~22  ))
// \vgaTestins|vga_ins|LTM_ins|Add1~18  = CARRY(( \vgaTestins|vga_ins|LTM_ins|h_cnt [9] ) + ( GND ) + ( \vgaTestins|vga_ins|LTM_ins|Add1~22  ))

	.dataa(!\vgaTestins|vga_ins|LTM_ins|h_cnt [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTestins|vga_ins|LTM_ins|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTestins|vga_ins|LTM_ins|Add1~17_sumout ),
	.cout(\vgaTestins|vga_ins|LTM_ins|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|LTM_ins|Add1~17 .extended_lut = "off";
defparam \vgaTestins|vga_ins|LTM_ins|Add1~17 .lut_mask = 64'h0000FFFF00005555;
defparam \vgaTestins|vga_ins|LTM_ins|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y3_N29
dffeas \vgaTestins|vga_ins|LTM_ins|h_cnt[9] (
	.clk(!\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaTestins|vga_ins|LTM_ins|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(!\Reset~input_o ),
	.aload(gnd),
	.sclr(\vgaTestins|vga_ins|LTM_ins|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|LTM_ins|h_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|LTM_ins|h_cnt[9] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|LTM_ins|h_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N30
cyclonev_lcell_comb \vgaTestins|vga_ins|LTM_ins|Add1~1 (
// Equation(s):
// \vgaTestins|vga_ins|LTM_ins|Add1~1_sumout  = SUM(( \vgaTestins|vga_ins|LTM_ins|h_cnt [10] ) + ( GND ) + ( \vgaTestins|vga_ins|LTM_ins|Add1~18  ))

	.dataa(gnd),
	.datab(!\vgaTestins|vga_ins|LTM_ins|h_cnt [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTestins|vga_ins|LTM_ins|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTestins|vga_ins|LTM_ins|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|LTM_ins|Add1~1 .extended_lut = "off";
defparam \vgaTestins|vga_ins|LTM_ins|Add1~1 .lut_mask = 64'h0000FFFF00003333;
defparam \vgaTestins|vga_ins|LTM_ins|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y3_N32
dffeas \vgaTestins|vga_ins|LTM_ins|h_cnt[10] (
	.clk(!\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaTestins|vga_ins|LTM_ins|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(!\Reset~input_o ),
	.aload(gnd),
	.sclr(\vgaTestins|vga_ins|LTM_ins|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|LTM_ins|h_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|LTM_ins|h_cnt[10] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|LTM_ins|h_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N54
cyclonev_lcell_comb \vgaTestins|vga_ins|LTM_ins|Equal0~0 (
// Equation(s):
// \vgaTestins|vga_ins|LTM_ins|Equal0~0_combout  = ( \vgaTestins|vga_ins|LTM_ins|h_cnt [4] & ( (\vgaTestins|vga_ins|LTM_ins|h_cnt [2] & (\vgaTestins|vga_ins|LTM_ins|h_cnt [3] & !\vgaTestins|vga_ins|LTM_ins|h_cnt [10])) ) )

	.dataa(gnd),
	.datab(!\vgaTestins|vga_ins|LTM_ins|h_cnt [2]),
	.datac(!\vgaTestins|vga_ins|LTM_ins|h_cnt [3]),
	.datad(!\vgaTestins|vga_ins|LTM_ins|h_cnt [10]),
	.datae(gnd),
	.dataf(!\vgaTestins|vga_ins|LTM_ins|h_cnt [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTestins|vga_ins|LTM_ins|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|LTM_ins|Equal0~0 .extended_lut = "off";
defparam \vgaTestins|vga_ins|LTM_ins|Equal0~0 .lut_mask = 64'h0000000003000300;
defparam \vgaTestins|vga_ins|LTM_ins|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N48
cyclonev_lcell_comb \vgaTestins|vga_ins|LTM_ins|Equal0~1 (
// Equation(s):
// \vgaTestins|vga_ins|LTM_ins|Equal0~1_combout  = ( \vgaTestins|vga_ins|LTM_ins|h_cnt [8] & ( !\vgaTestins|vga_ins|LTM_ins|h_cnt [6] & ( (\vgaTestins|vga_ins|LTM_ins|h_cnt [9] & (!\vgaTestins|vga_ins|LTM_ins|h_cnt[5]~DUPLICATE_q  & 
// !\vgaTestins|vga_ins|LTM_ins|h_cnt[7]~DUPLICATE_q )) ) ) )

	.dataa(!\vgaTestins|vga_ins|LTM_ins|h_cnt [9]),
	.datab(!\vgaTestins|vga_ins|LTM_ins|h_cnt[5]~DUPLICATE_q ),
	.datac(!\vgaTestins|vga_ins|LTM_ins|h_cnt[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\vgaTestins|vga_ins|LTM_ins|h_cnt [8]),
	.dataf(!\vgaTestins|vga_ins|LTM_ins|h_cnt [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTestins|vga_ins|LTM_ins|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|LTM_ins|Equal0~1 .extended_lut = "off";
defparam \vgaTestins|vga_ins|LTM_ins|Equal0~1 .lut_mask = 64'h0000404000000000;
defparam \vgaTestins|vga_ins|LTM_ins|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N57
cyclonev_lcell_comb \vgaTestins|vga_ins|LTM_ins|Equal0~2 (
// Equation(s):
// \vgaTestins|vga_ins|LTM_ins|Equal0~2_combout  = ( \vgaTestins|vga_ins|LTM_ins|Equal0~1_combout  & ( (\vgaTestins|vga_ins|LTM_ins|h_cnt [0] & (\vgaTestins|vga_ins|LTM_ins|Equal0~0_combout  & \vgaTestins|vga_ins|LTM_ins|h_cnt [1])) ) )

	.dataa(!\vgaTestins|vga_ins|LTM_ins|h_cnt [0]),
	.datab(gnd),
	.datac(!\vgaTestins|vga_ins|LTM_ins|Equal0~0_combout ),
	.datad(!\vgaTestins|vga_ins|LTM_ins|h_cnt [1]),
	.datae(gnd),
	.dataf(!\vgaTestins|vga_ins|LTM_ins|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTestins|vga_ins|LTM_ins|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|LTM_ins|Equal0~2 .extended_lut = "off";
defparam \vgaTestins|vga_ins|LTM_ins|Equal0~2 .lut_mask = 64'h0000000000050005;
defparam \vgaTestins|vga_ins|LTM_ins|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N1
dffeas \vgaTestins|vga_ins|LTM_ins|v_cnt[0] (
	.clk(!\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaTestins|vga_ins|LTM_ins|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(!\Reset~input_o ),
	.aload(gnd),
	.sclr(\vgaTestins|vga_ins|LTM_ins|Equal1~1_combout ),
	.sload(gnd),
	.ena(\vgaTestins|vga_ins|LTM_ins|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|LTM_ins|v_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|LTM_ins|v_cnt[0] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|LTM_ins|v_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N3
cyclonev_lcell_comb \vgaTestins|vga_ins|LTM_ins|Add0~29 (
// Equation(s):
// \vgaTestins|vga_ins|LTM_ins|Add0~29_sumout  = SUM(( \vgaTestins|vga_ins|LTM_ins|v_cnt [1] ) + ( GND ) + ( \vgaTestins|vga_ins|LTM_ins|Add0~38  ))
// \vgaTestins|vga_ins|LTM_ins|Add0~30  = CARRY(( \vgaTestins|vga_ins|LTM_ins|v_cnt [1] ) + ( GND ) + ( \vgaTestins|vga_ins|LTM_ins|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaTestins|vga_ins|LTM_ins|v_cnt [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTestins|vga_ins|LTM_ins|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTestins|vga_ins|LTM_ins|Add0~29_sumout ),
	.cout(\vgaTestins|vga_ins|LTM_ins|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|LTM_ins|Add0~29 .extended_lut = "off";
defparam \vgaTestins|vga_ins|LTM_ins|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaTestins|vga_ins|LTM_ins|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N5
dffeas \vgaTestins|vga_ins|LTM_ins|v_cnt[1] (
	.clk(!\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaTestins|vga_ins|LTM_ins|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(!\Reset~input_o ),
	.aload(gnd),
	.sclr(\vgaTestins|vga_ins|LTM_ins|Equal1~1_combout ),
	.sload(gnd),
	.ena(\vgaTestins|vga_ins|LTM_ins|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|LTM_ins|v_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|LTM_ins|v_cnt[1] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|LTM_ins|v_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N6
cyclonev_lcell_comb \vgaTestins|vga_ins|LTM_ins|Add0~1 (
// Equation(s):
// \vgaTestins|vga_ins|LTM_ins|Add0~1_sumout  = SUM(( \vgaTestins|vga_ins|LTM_ins|v_cnt [2] ) + ( GND ) + ( \vgaTestins|vga_ins|LTM_ins|Add0~30  ))
// \vgaTestins|vga_ins|LTM_ins|Add0~2  = CARRY(( \vgaTestins|vga_ins|LTM_ins|v_cnt [2] ) + ( GND ) + ( \vgaTestins|vga_ins|LTM_ins|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaTestins|vga_ins|LTM_ins|v_cnt [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTestins|vga_ins|LTM_ins|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTestins|vga_ins|LTM_ins|Add0~1_sumout ),
	.cout(\vgaTestins|vga_ins|LTM_ins|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|LTM_ins|Add0~1 .extended_lut = "off";
defparam \vgaTestins|vga_ins|LTM_ins|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaTestins|vga_ins|LTM_ins|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N7
dffeas \vgaTestins|vga_ins|LTM_ins|v_cnt[2] (
	.clk(!\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaTestins|vga_ins|LTM_ins|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(!\Reset~input_o ),
	.aload(gnd),
	.sclr(\vgaTestins|vga_ins|LTM_ins|Equal1~1_combout ),
	.sload(gnd),
	.ena(\vgaTestins|vga_ins|LTM_ins|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|LTM_ins|v_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|LTM_ins|v_cnt[2] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|LTM_ins|v_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N9
cyclonev_lcell_comb \vgaTestins|vga_ins|LTM_ins|Add0~5 (
// Equation(s):
// \vgaTestins|vga_ins|LTM_ins|Add0~5_sumout  = SUM(( \vgaTestins|vga_ins|LTM_ins|v_cnt [3] ) + ( GND ) + ( \vgaTestins|vga_ins|LTM_ins|Add0~2  ))
// \vgaTestins|vga_ins|LTM_ins|Add0~6  = CARRY(( \vgaTestins|vga_ins|LTM_ins|v_cnt [3] ) + ( GND ) + ( \vgaTestins|vga_ins|LTM_ins|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaTestins|vga_ins|LTM_ins|v_cnt [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTestins|vga_ins|LTM_ins|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTestins|vga_ins|LTM_ins|Add0~5_sumout ),
	.cout(\vgaTestins|vga_ins|LTM_ins|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|LTM_ins|Add0~5 .extended_lut = "off";
defparam \vgaTestins|vga_ins|LTM_ins|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaTestins|vga_ins|LTM_ins|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N11
dffeas \vgaTestins|vga_ins|LTM_ins|v_cnt[3] (
	.clk(!\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaTestins|vga_ins|LTM_ins|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(!\Reset~input_o ),
	.aload(gnd),
	.sclr(\vgaTestins|vga_ins|LTM_ins|Equal1~1_combout ),
	.sload(gnd),
	.ena(\vgaTestins|vga_ins|LTM_ins|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|LTM_ins|v_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|LTM_ins|v_cnt[3] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|LTM_ins|v_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N12
cyclonev_lcell_comb \vgaTestins|vga_ins|LTM_ins|Add0~25 (
// Equation(s):
// \vgaTestins|vga_ins|LTM_ins|Add0~25_sumout  = SUM(( \vgaTestins|vga_ins|LTM_ins|v_cnt [4] ) + ( GND ) + ( \vgaTestins|vga_ins|LTM_ins|Add0~6  ))
// \vgaTestins|vga_ins|LTM_ins|Add0~26  = CARRY(( \vgaTestins|vga_ins|LTM_ins|v_cnt [4] ) + ( GND ) + ( \vgaTestins|vga_ins|LTM_ins|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaTestins|vga_ins|LTM_ins|v_cnt [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTestins|vga_ins|LTM_ins|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTestins|vga_ins|LTM_ins|Add0~25_sumout ),
	.cout(\vgaTestins|vga_ins|LTM_ins|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|LTM_ins|Add0~25 .extended_lut = "off";
defparam \vgaTestins|vga_ins|LTM_ins|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaTestins|vga_ins|LTM_ins|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N14
dffeas \vgaTestins|vga_ins|LTM_ins|v_cnt[4] (
	.clk(!\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaTestins|vga_ins|LTM_ins|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(!\Reset~input_o ),
	.aload(gnd),
	.sclr(\vgaTestins|vga_ins|LTM_ins|Equal1~1_combout ),
	.sload(gnd),
	.ena(\vgaTestins|vga_ins|LTM_ins|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|LTM_ins|v_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|LTM_ins|v_cnt[4] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|LTM_ins|v_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N15
cyclonev_lcell_comb \vgaTestins|vga_ins|LTM_ins|Add0~9 (
// Equation(s):
// \vgaTestins|vga_ins|LTM_ins|Add0~9_sumout  = SUM(( \vgaTestins|vga_ins|LTM_ins|v_cnt [5] ) + ( GND ) + ( \vgaTestins|vga_ins|LTM_ins|Add0~26  ))
// \vgaTestins|vga_ins|LTM_ins|Add0~10  = CARRY(( \vgaTestins|vga_ins|LTM_ins|v_cnt [5] ) + ( GND ) + ( \vgaTestins|vga_ins|LTM_ins|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaTestins|vga_ins|LTM_ins|v_cnt [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTestins|vga_ins|LTM_ins|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTestins|vga_ins|LTM_ins|Add0~9_sumout ),
	.cout(\vgaTestins|vga_ins|LTM_ins|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|LTM_ins|Add0~9 .extended_lut = "off";
defparam \vgaTestins|vga_ins|LTM_ins|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaTestins|vga_ins|LTM_ins|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N17
dffeas \vgaTestins|vga_ins|LTM_ins|v_cnt[5] (
	.clk(!\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaTestins|vga_ins|LTM_ins|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(!\Reset~input_o ),
	.aload(gnd),
	.sclr(\vgaTestins|vga_ins|LTM_ins|Equal1~1_combout ),
	.sload(gnd),
	.ena(\vgaTestins|vga_ins|LTM_ins|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|LTM_ins|v_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|LTM_ins|v_cnt[5] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|LTM_ins|v_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N18
cyclonev_lcell_comb \vgaTestins|vga_ins|LTM_ins|Add0~21 (
// Equation(s):
// \vgaTestins|vga_ins|LTM_ins|Add0~21_sumout  = SUM(( \vgaTestins|vga_ins|LTM_ins|v_cnt [6] ) + ( GND ) + ( \vgaTestins|vga_ins|LTM_ins|Add0~10  ))
// \vgaTestins|vga_ins|LTM_ins|Add0~22  = CARRY(( \vgaTestins|vga_ins|LTM_ins|v_cnt [6] ) + ( GND ) + ( \vgaTestins|vga_ins|LTM_ins|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaTestins|vga_ins|LTM_ins|v_cnt [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTestins|vga_ins|LTM_ins|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTestins|vga_ins|LTM_ins|Add0~21_sumout ),
	.cout(\vgaTestins|vga_ins|LTM_ins|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|LTM_ins|Add0~21 .extended_lut = "off";
defparam \vgaTestins|vga_ins|LTM_ins|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaTestins|vga_ins|LTM_ins|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N20
dffeas \vgaTestins|vga_ins|LTM_ins|v_cnt[6] (
	.clk(!\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaTestins|vga_ins|LTM_ins|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(!\Reset~input_o ),
	.aload(gnd),
	.sclr(\vgaTestins|vga_ins|LTM_ins|Equal1~1_combout ),
	.sload(gnd),
	.ena(\vgaTestins|vga_ins|LTM_ins|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|LTM_ins|v_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|LTM_ins|v_cnt[6] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|LTM_ins|v_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N21
cyclonev_lcell_comb \vgaTestins|vga_ins|LTM_ins|Add0~17 (
// Equation(s):
// \vgaTestins|vga_ins|LTM_ins|Add0~17_sumout  = SUM(( \vgaTestins|vga_ins|LTM_ins|v_cnt [7] ) + ( GND ) + ( \vgaTestins|vga_ins|LTM_ins|Add0~22  ))
// \vgaTestins|vga_ins|LTM_ins|Add0~18  = CARRY(( \vgaTestins|vga_ins|LTM_ins|v_cnt [7] ) + ( GND ) + ( \vgaTestins|vga_ins|LTM_ins|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaTestins|vga_ins|LTM_ins|v_cnt [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTestins|vga_ins|LTM_ins|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTestins|vga_ins|LTM_ins|Add0~17_sumout ),
	.cout(\vgaTestins|vga_ins|LTM_ins|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|LTM_ins|Add0~17 .extended_lut = "off";
defparam \vgaTestins|vga_ins|LTM_ins|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaTestins|vga_ins|LTM_ins|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N23
dffeas \vgaTestins|vga_ins|LTM_ins|v_cnt[7] (
	.clk(!\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaTestins|vga_ins|LTM_ins|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(!\Reset~input_o ),
	.aload(gnd),
	.sclr(\vgaTestins|vga_ins|LTM_ins|Equal1~1_combout ),
	.sload(gnd),
	.ena(\vgaTestins|vga_ins|LTM_ins|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|LTM_ins|v_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|LTM_ins|v_cnt[7] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|LTM_ins|v_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N24
cyclonev_lcell_comb \vgaTestins|vga_ins|LTM_ins|Add0~13 (
// Equation(s):
// \vgaTestins|vga_ins|LTM_ins|Add0~13_sumout  = SUM(( \vgaTestins|vga_ins|LTM_ins|v_cnt [8] ) + ( GND ) + ( \vgaTestins|vga_ins|LTM_ins|Add0~18  ))
// \vgaTestins|vga_ins|LTM_ins|Add0~14  = CARRY(( \vgaTestins|vga_ins|LTM_ins|v_cnt [8] ) + ( GND ) + ( \vgaTestins|vga_ins|LTM_ins|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaTestins|vga_ins|LTM_ins|v_cnt [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTestins|vga_ins|LTM_ins|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTestins|vga_ins|LTM_ins|Add0~13_sumout ),
	.cout(\vgaTestins|vga_ins|LTM_ins|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|LTM_ins|Add0~13 .extended_lut = "off";
defparam \vgaTestins|vga_ins|LTM_ins|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaTestins|vga_ins|LTM_ins|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N26
dffeas \vgaTestins|vga_ins|LTM_ins|v_cnt[8] (
	.clk(!\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaTestins|vga_ins|LTM_ins|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(!\Reset~input_o ),
	.aload(gnd),
	.sclr(\vgaTestins|vga_ins|LTM_ins|Equal1~1_combout ),
	.sload(gnd),
	.ena(\vgaTestins|vga_ins|LTM_ins|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|LTM_ins|v_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|LTM_ins|v_cnt[8] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|LTM_ins|v_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N27
cyclonev_lcell_comb \vgaTestins|vga_ins|LTM_ins|Add0~33 (
// Equation(s):
// \vgaTestins|vga_ins|LTM_ins|Add0~33_sumout  = SUM(( \vgaTestins|vga_ins|LTM_ins|v_cnt [9] ) + ( GND ) + ( \vgaTestins|vga_ins|LTM_ins|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaTestins|vga_ins|LTM_ins|v_cnt [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTestins|vga_ins|LTM_ins|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTestins|vga_ins|LTM_ins|Add0~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|LTM_ins|Add0~33 .extended_lut = "off";
defparam \vgaTestins|vga_ins|LTM_ins|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaTestins|vga_ins|LTM_ins|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N29
dffeas \vgaTestins|vga_ins|LTM_ins|v_cnt[9] (
	.clk(!\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaTestins|vga_ins|LTM_ins|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(!\Reset~input_o ),
	.aload(gnd),
	.sclr(\vgaTestins|vga_ins|LTM_ins|Equal1~1_combout ),
	.sload(gnd),
	.ena(\vgaTestins|vga_ins|LTM_ins|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|LTM_ins|v_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|LTM_ins|v_cnt[9] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|LTM_ins|v_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N57
cyclonev_lcell_comb \vgaTestins|vga_ins|LTM_ins|cDEN~0 (
// Equation(s):
// \vgaTestins|vga_ins|LTM_ins|cDEN~0_combout  = ( \vgaTestins|vga_ins|LTM_ins|Equal1~0_combout  & ( (\vgaTestins|vga_ins|LTM_ins|v_cnt [9] & ((\vgaTestins|vga_ins|LTM_ins|v_cnt [2]) # (\vgaTestins|vga_ins|LTM_ins|v_cnt [3]))) ) ) # ( 
// !\vgaTestins|vga_ins|LTM_ins|Equal1~0_combout  & ( \vgaTestins|vga_ins|LTM_ins|v_cnt [9] ) )

	.dataa(!\vgaTestins|vga_ins|LTM_ins|v_cnt [9]),
	.datab(gnd),
	.datac(!\vgaTestins|vga_ins|LTM_ins|v_cnt [3]),
	.datad(!\vgaTestins|vga_ins|LTM_ins|v_cnt [2]),
	.datae(gnd),
	.dataf(!\vgaTestins|vga_ins|LTM_ins|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTestins|vga_ins|LTM_ins|cDEN~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|LTM_ins|cDEN~0 .extended_lut = "off";
defparam \vgaTestins|vga_ins|LTM_ins|cDEN~0 .lut_mask = 64'h5555555505550555;
defparam \vgaTestins|vga_ins|LTM_ins|cDEN~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N36
cyclonev_lcell_comb \vgaTestins|vga_ins|LTM_ins|LessThan5~0 (
// Equation(s):
// \vgaTestins|vga_ins|LTM_ins|LessThan5~0_combout  = ( \vgaTestins|vga_ins|LTM_ins|v_cnt [4] & ( \vgaTestins|vga_ins|LTM_ins|v_cnt [5] ) ) # ( !\vgaTestins|vga_ins|LTM_ins|v_cnt [4] & ( (\vgaTestins|vga_ins|LTM_ins|v_cnt [5] & 
// (((\vgaTestins|vga_ins|LTM_ins|v_cnt [1]) # (\vgaTestins|vga_ins|LTM_ins|v_cnt [3])) # (\vgaTestins|vga_ins|LTM_ins|v_cnt [2]))) ) )

	.dataa(!\vgaTestins|vga_ins|LTM_ins|v_cnt [2]),
	.datab(!\vgaTestins|vga_ins|LTM_ins|v_cnt [3]),
	.datac(!\vgaTestins|vga_ins|LTM_ins|v_cnt [1]),
	.datad(!\vgaTestins|vga_ins|LTM_ins|v_cnt [5]),
	.datae(gnd),
	.dataf(!\vgaTestins|vga_ins|LTM_ins|v_cnt [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTestins|vga_ins|LTM_ins|LessThan5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|LTM_ins|LessThan5~0 .extended_lut = "off";
defparam \vgaTestins|vga_ins|LTM_ins|LessThan5~0 .lut_mask = 64'h007F007F00FF00FF;
defparam \vgaTestins|vga_ins|LTM_ins|LessThan5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N28
dffeas \vgaTestins|vga_ins|LTM_ins|v_cnt[9]~DUPLICATE (
	.clk(!\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaTestins|vga_ins|LTM_ins|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(!\Reset~input_o ),
	.aload(gnd),
	.sclr(\vgaTestins|vga_ins|LTM_ins|Equal1~1_combout ),
	.sload(gnd),
	.ena(\vgaTestins|vga_ins|LTM_ins|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|LTM_ins|v_cnt[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|LTM_ins|v_cnt[9]~DUPLICATE .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|LTM_ins|v_cnt[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y3_N19
dffeas \vgaTestins|vga_ins|LTM_ins|v_cnt[6]~DUPLICATE (
	.clk(!\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaTestins|vga_ins|LTM_ins|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(!\Reset~input_o ),
	.aload(gnd),
	.sclr(\vgaTestins|vga_ins|LTM_ins|Equal1~1_combout ),
	.sload(gnd),
	.ena(\vgaTestins|vga_ins|LTM_ins|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|LTM_ins|v_cnt[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|LTM_ins|v_cnt[6]~DUPLICATE .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|LTM_ins|v_cnt[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N39
cyclonev_lcell_comb \vgaTestins|vga_ins|LTM_ins|LessThan5~1 (
// Equation(s):
// \vgaTestins|vga_ins|LTM_ins|LessThan5~1_combout  = ( !\vgaTestins|vga_ins|LTM_ins|v_cnt [8] & ( (!\vgaTestins|vga_ins|LTM_ins|v_cnt[9]~DUPLICATE_q  & (!\vgaTestins|vga_ins|LTM_ins|v_cnt[6]~DUPLICATE_q  & !\vgaTestins|vga_ins|LTM_ins|v_cnt [7])) ) )

	.dataa(!\vgaTestins|vga_ins|LTM_ins|v_cnt[9]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\vgaTestins|vga_ins|LTM_ins|v_cnt[6]~DUPLICATE_q ),
	.datad(!\vgaTestins|vga_ins|LTM_ins|v_cnt [7]),
	.datae(gnd),
	.dataf(!\vgaTestins|vga_ins|LTM_ins|v_cnt [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTestins|vga_ins|LTM_ins|LessThan5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|LTM_ins|LessThan5~1 .extended_lut = "off";
defparam \vgaTestins|vga_ins|LTM_ins|LessThan5~1 .lut_mask = 64'hA000A00000000000;
defparam \vgaTestins|vga_ins|LTM_ins|LessThan5~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y3_N28
dffeas \vgaTestins|vga_ins|LTM_ins|h_cnt[9]~DUPLICATE (
	.clk(!\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaTestins|vga_ins|LTM_ins|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(!\Reset~input_o ),
	.aload(gnd),
	.sclr(\vgaTestins|vga_ins|LTM_ins|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|LTM_ins|h_cnt[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|LTM_ins|h_cnt[9]~DUPLICATE .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|LTM_ins|h_cnt[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y3_N22
dffeas \vgaTestins|vga_ins|LTM_ins|h_cnt[7] (
	.clk(!\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaTestins|vga_ins|LTM_ins|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(!\Reset~input_o ),
	.aload(gnd),
	.sclr(\vgaTestins|vga_ins|LTM_ins|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|LTM_ins|h_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|LTM_ins|h_cnt[7] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|LTM_ins|h_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N42
cyclonev_lcell_comb \vgaTestins|vga_ins|LTM_ins|cDEN~1 (
// Equation(s):
// \vgaTestins|vga_ins|LTM_ins|cDEN~1_combout  = ( \vgaTestins|vga_ins|LTM_ins|h_cnt [7] & ( \vgaTestins|vga_ins|LTM_ins|h_cnt [6] & ( (\vgaTestins|vga_ins|LTM_ins|h_cnt[9]~DUPLICATE_q  & \vgaTestins|vga_ins|LTM_ins|h_cnt [8]) ) ) ) # ( 
// !\vgaTestins|vga_ins|LTM_ins|h_cnt [7] & ( \vgaTestins|vga_ins|LTM_ins|h_cnt [6] & ( !\vgaTestins|vga_ins|LTM_ins|h_cnt[9]~DUPLICATE_q  $ (\vgaTestins|vga_ins|LTM_ins|h_cnt [8]) ) ) ) # ( \vgaTestins|vga_ins|LTM_ins|h_cnt [7] & ( 
// !\vgaTestins|vga_ins|LTM_ins|h_cnt [6] & ( (!\vgaTestins|vga_ins|LTM_ins|h_cnt[9]~DUPLICATE_q  & (!\vgaTestins|vga_ins|LTM_ins|h_cnt[5]~DUPLICATE_q  & (!\vgaTestins|vga_ins|LTM_ins|h_cnt [4] & !\vgaTestins|vga_ins|LTM_ins|h_cnt [8]))) # 
// (\vgaTestins|vga_ins|LTM_ins|h_cnt[9]~DUPLICATE_q  & (((\vgaTestins|vga_ins|LTM_ins|h_cnt [8])))) ) ) ) # ( !\vgaTestins|vga_ins|LTM_ins|h_cnt [7] & ( !\vgaTestins|vga_ins|LTM_ins|h_cnt [6] & ( (!\vgaTestins|vga_ins|LTM_ins|h_cnt[9]~DUPLICATE_q  & 
// (((!\vgaTestins|vga_ins|LTM_ins|h_cnt [8])))) # (\vgaTestins|vga_ins|LTM_ins|h_cnt[9]~DUPLICATE_q  & (\vgaTestins|vga_ins|LTM_ins|h_cnt [8] & ((\vgaTestins|vga_ins|LTM_ins|h_cnt [4]) # (\vgaTestins|vga_ins|LTM_ins|h_cnt[5]~DUPLICATE_q )))) ) ) )

	.dataa(!\vgaTestins|vga_ins|LTM_ins|h_cnt[9]~DUPLICATE_q ),
	.datab(!\vgaTestins|vga_ins|LTM_ins|h_cnt[5]~DUPLICATE_q ),
	.datac(!\vgaTestins|vga_ins|LTM_ins|h_cnt [4]),
	.datad(!\vgaTestins|vga_ins|LTM_ins|h_cnt [8]),
	.datae(!\vgaTestins|vga_ins|LTM_ins|h_cnt [7]),
	.dataf(!\vgaTestins|vga_ins|LTM_ins|h_cnt [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTestins|vga_ins|LTM_ins|cDEN~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|LTM_ins|cDEN~1 .extended_lut = "off";
defparam \vgaTestins|vga_ins|LTM_ins|cDEN~1 .lut_mask = 64'hAA158055AA550055;
defparam \vgaTestins|vga_ins|LTM_ins|cDEN~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N54
cyclonev_lcell_comb \vgaTestins|vga_ins|LTM_ins|cDEN~2 (
// Equation(s):
// \vgaTestins|vga_ins|LTM_ins|cDEN~2_combout  = ( !\vgaTestins|vga_ins|LTM_ins|cDEN~1_combout  & ( (!\vgaTestins|vga_ins|LTM_ins|cDEN~0_combout  & (!\vgaTestins|vga_ins|LTM_ins|h_cnt [10] & ((!\vgaTestins|vga_ins|LTM_ins|LessThan5~1_combout ) # 
// (\vgaTestins|vga_ins|LTM_ins|LessThan5~0_combout )))) ) )

	.dataa(!\vgaTestins|vga_ins|LTM_ins|cDEN~0_combout ),
	.datab(!\vgaTestins|vga_ins|LTM_ins|LessThan5~0_combout ),
	.datac(!\vgaTestins|vga_ins|LTM_ins|LessThan5~1_combout ),
	.datad(!\vgaTestins|vga_ins|LTM_ins|h_cnt [10]),
	.datae(gnd),
	.dataf(!\vgaTestins|vga_ins|LTM_ins|cDEN~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTestins|vga_ins|LTM_ins|cDEN~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|LTM_ins|cDEN~2 .extended_lut = "off";
defparam \vgaTestins|vga_ins|LTM_ins|cDEN~2 .lut_mask = 64'hA200A20000000000;
defparam \vgaTestins|vga_ins|LTM_ins|cDEN~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N56
dffeas \vgaTestins|vga_ins|LTM_ins|blank_n (
	.clk(!\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaTestins|vga_ins|LTM_ins|cDEN~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|LTM_ins|blank_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|LTM_ins|blank_n .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|LTM_ins|blank_n .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N36
cyclonev_lcell_comb \vgaTestins|vga_ins|LTM_ins|LessThan1~0 (
// Equation(s):
// \vgaTestins|vga_ins|LTM_ins|LessThan1~0_combout  = ( \vgaTestins|vga_ins|LTM_ins|Equal1~0_combout  & ( ((\vgaTestins|vga_ins|LTM_ins|v_cnt [2]) # (\vgaTestins|vga_ins|LTM_ins|v_cnt [3])) # (\vgaTestins|vga_ins|LTM_ins|v_cnt[9]~DUPLICATE_q ) ) ) # ( 
// !\vgaTestins|vga_ins|LTM_ins|Equal1~0_combout  )

	.dataa(!\vgaTestins|vga_ins|LTM_ins|v_cnt[9]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\vgaTestins|vga_ins|LTM_ins|v_cnt [3]),
	.datad(!\vgaTestins|vga_ins|LTM_ins|v_cnt [2]),
	.datae(gnd),
	.dataf(!\vgaTestins|vga_ins|LTM_ins|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTestins|vga_ins|LTM_ins|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|LTM_ins|LessThan1~0 .extended_lut = "off";
defparam \vgaTestins|vga_ins|LTM_ins|LessThan1~0 .lut_mask = 64'hFFFFFFFF5FFF5FFF;
defparam \vgaTestins|vga_ins|LTM_ins|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N59
dffeas \vgaTestins|vga_ins|LTM_ins|VS (
	.clk(!\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vgaTestins|vga_ins|LTM_ins|LessThan1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|LTM_ins|VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|LTM_ins|VS .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|LTM_ins|VS .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N57
cyclonev_lcell_comb \vgaTestins|vga_ins|ADDR_y[18]~0 (
// Equation(s):
// \vgaTestins|vga_ins|ADDR_y[18]~0_combout  = ( \Reset~input_o  ) # ( !\Reset~input_o  & ( !\vgaTestins|vga_ins|LTM_ins|VS~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaTestins|vga_ins|LTM_ins|VS~q ),
	.datae(gnd),
	.dataf(!\Reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTestins|vga_ins|ADDR_y[18]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|ADDR_y[18]~0 .extended_lut = "off";
defparam \vgaTestins|vga_ins|ADDR_y[18]~0 .lut_mask = 64'hFF00FF00FFFFFFFF;
defparam \vgaTestins|vga_ins|ADDR_y[18]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N35
dffeas \vgaTestins|vga_ins|ADDR_y[12]~DUPLICATE (
	.clk(!\vgaTestins|vga_ins|LTM_ins|blank_n~q ),
	.d(\vgaTestins|vga_ins|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(!\vgaTestins|vga_ins|ADDR_y[18]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|ADDR_y[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|ADDR_y[12]~DUPLICATE .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|ADDR_y[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N0
cyclonev_lcell_comb \vgaTestins|vga_ins|ADDR_y[0]~1 (
// Equation(s):
// \vgaTestins|vga_ins|ADDR_y[0]~1_combout  = ( !\vgaTestins|vga_ins|ADDR_y[0]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaTestins|vga_ins|ADDR_y[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTestins|vga_ins|ADDR_y[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|ADDR_y[0]~1 .extended_lut = "off";
defparam \vgaTestins|vga_ins|ADDR_y[0]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \vgaTestins|vga_ins|ADDR_y[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y3_N53
dffeas \vgaTestins|vga_ins|ADDR_y[0]~DUPLICATE (
	.clk(!\vgaTestins|vga_ins|LTM_ins|blank_n~q ),
	.d(gnd),
	.asdata(\vgaTestins|vga_ins|ADDR_y[0]~1_combout ),
	.clrn(!\vgaTestins|vga_ins|ADDR_y[18]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|ADDR_y[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|ADDR_y[0]~DUPLICATE .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|ADDR_y[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N0
cyclonev_lcell_comb \vgaTestins|vga_ins|Add1~69 (
// Equation(s):
// \vgaTestins|vga_ins|Add1~69_sumout  = SUM(( \vgaTestins|vga_ins|ADDR_y[1]~DUPLICATE_q  ) + ( \vgaTestins|vga_ins|ADDR_y[0]~DUPLICATE_q  ) + ( !VCC ))
// \vgaTestins|vga_ins|Add1~70  = CARRY(( \vgaTestins|vga_ins|ADDR_y[1]~DUPLICATE_q  ) + ( \vgaTestins|vga_ins|ADDR_y[0]~DUPLICATE_q  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaTestins|vga_ins|ADDR_y[0]~DUPLICATE_q ),
	.datad(!\vgaTestins|vga_ins|ADDR_y[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTestins|vga_ins|Add1~69_sumout ),
	.cout(\vgaTestins|vga_ins|Add1~70 ),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|Add1~69 .extended_lut = "off";
defparam \vgaTestins|vga_ins|Add1~69 .lut_mask = 64'h0000F0F0000000FF;
defparam \vgaTestins|vga_ins|Add1~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N1
dffeas \vgaTestins|vga_ins|ADDR_y[1]~DUPLICATE (
	.clk(!\vgaTestins|vga_ins|LTM_ins|blank_n~q ),
	.d(\vgaTestins|vga_ins|Add1~69_sumout ),
	.asdata(vcc),
	.clrn(!\vgaTestins|vga_ins|ADDR_y[18]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|ADDR_y[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|ADDR_y[1]~DUPLICATE .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|ADDR_y[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N3
cyclonev_lcell_comb \vgaTestins|vga_ins|Add1~65 (
// Equation(s):
// \vgaTestins|vga_ins|Add1~65_sumout  = SUM(( \vgaTestins|vga_ins|ADDR_y [2] ) + ( GND ) + ( \vgaTestins|vga_ins|Add1~70  ))
// \vgaTestins|vga_ins|Add1~66  = CARRY(( \vgaTestins|vga_ins|ADDR_y [2] ) + ( GND ) + ( \vgaTestins|vga_ins|Add1~70  ))

	.dataa(!\vgaTestins|vga_ins|ADDR_y [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTestins|vga_ins|Add1~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTestins|vga_ins|Add1~65_sumout ),
	.cout(\vgaTestins|vga_ins|Add1~66 ),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|Add1~65 .extended_lut = "off";
defparam \vgaTestins|vga_ins|Add1~65 .lut_mask = 64'h0000FFFF00005555;
defparam \vgaTestins|vga_ins|Add1~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N5
dffeas \vgaTestins|vga_ins|ADDR_y[2] (
	.clk(!\vgaTestins|vga_ins|LTM_ins|blank_n~q ),
	.d(\vgaTestins|vga_ins|Add1~65_sumout ),
	.asdata(vcc),
	.clrn(!\vgaTestins|vga_ins|ADDR_y[18]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|ADDR_y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|ADDR_y[2] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|ADDR_y[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N6
cyclonev_lcell_comb \vgaTestins|vga_ins|Add1~61 (
// Equation(s):
// \vgaTestins|vga_ins|Add1~61_sumout  = SUM(( \vgaTestins|vga_ins|ADDR_y [3] ) + ( GND ) + ( \vgaTestins|vga_ins|Add1~66  ))
// \vgaTestins|vga_ins|Add1~62  = CARRY(( \vgaTestins|vga_ins|ADDR_y [3] ) + ( GND ) + ( \vgaTestins|vga_ins|Add1~66  ))

	.dataa(gnd),
	.datab(!\vgaTestins|vga_ins|ADDR_y [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTestins|vga_ins|Add1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTestins|vga_ins|Add1~61_sumout ),
	.cout(\vgaTestins|vga_ins|Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|Add1~61 .extended_lut = "off";
defparam \vgaTestins|vga_ins|Add1~61 .lut_mask = 64'h0000FFFF00003333;
defparam \vgaTestins|vga_ins|Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N7
dffeas \vgaTestins|vga_ins|ADDR_y[3] (
	.clk(!\vgaTestins|vga_ins|LTM_ins|blank_n~q ),
	.d(\vgaTestins|vga_ins|Add1~61_sumout ),
	.asdata(vcc),
	.clrn(!\vgaTestins|vga_ins|ADDR_y[18]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|ADDR_y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|ADDR_y[3] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|ADDR_y[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N9
cyclonev_lcell_comb \vgaTestins|vga_ins|Add1~57 (
// Equation(s):
// \vgaTestins|vga_ins|Add1~57_sumout  = SUM(( \vgaTestins|vga_ins|ADDR_y [4] ) + ( GND ) + ( \vgaTestins|vga_ins|Add1~62  ))
// \vgaTestins|vga_ins|Add1~58  = CARRY(( \vgaTestins|vga_ins|ADDR_y [4] ) + ( GND ) + ( \vgaTestins|vga_ins|Add1~62  ))

	.dataa(!\vgaTestins|vga_ins|ADDR_y [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTestins|vga_ins|Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTestins|vga_ins|Add1~57_sumout ),
	.cout(\vgaTestins|vga_ins|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|Add1~57 .extended_lut = "off";
defparam \vgaTestins|vga_ins|Add1~57 .lut_mask = 64'h0000FFFF00005555;
defparam \vgaTestins|vga_ins|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N10
dffeas \vgaTestins|vga_ins|ADDR_y[4] (
	.clk(!\vgaTestins|vga_ins|LTM_ins|blank_n~q ),
	.d(\vgaTestins|vga_ins|Add1~57_sumout ),
	.asdata(vcc),
	.clrn(!\vgaTestins|vga_ins|ADDR_y[18]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|ADDR_y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|ADDR_y[4] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|ADDR_y[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N12
cyclonev_lcell_comb \vgaTestins|vga_ins|Add1~53 (
// Equation(s):
// \vgaTestins|vga_ins|Add1~53_sumout  = SUM(( \vgaTestins|vga_ins|ADDR_y [5] ) + ( GND ) + ( \vgaTestins|vga_ins|Add1~58  ))
// \vgaTestins|vga_ins|Add1~54  = CARRY(( \vgaTestins|vga_ins|ADDR_y [5] ) + ( GND ) + ( \vgaTestins|vga_ins|Add1~58  ))

	.dataa(gnd),
	.datab(!\vgaTestins|vga_ins|ADDR_y [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTestins|vga_ins|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTestins|vga_ins|Add1~53_sumout ),
	.cout(\vgaTestins|vga_ins|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|Add1~53 .extended_lut = "off";
defparam \vgaTestins|vga_ins|Add1~53 .lut_mask = 64'h0000FFFF00003333;
defparam \vgaTestins|vga_ins|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N13
dffeas \vgaTestins|vga_ins|ADDR_y[5] (
	.clk(!\vgaTestins|vga_ins|LTM_ins|blank_n~q ),
	.d(\vgaTestins|vga_ins|Add1~53_sumout ),
	.asdata(vcc),
	.clrn(!\vgaTestins|vga_ins|ADDR_y[18]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|ADDR_y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|ADDR_y[5] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|ADDR_y[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N15
cyclonev_lcell_comb \vgaTestins|vga_ins|Add1~5 (
// Equation(s):
// \vgaTestins|vga_ins|Add1~5_sumout  = SUM(( \vgaTestins|vga_ins|ADDR_y [6] ) + ( GND ) + ( \vgaTestins|vga_ins|Add1~54  ))
// \vgaTestins|vga_ins|Add1~6  = CARRY(( \vgaTestins|vga_ins|ADDR_y [6] ) + ( GND ) + ( \vgaTestins|vga_ins|Add1~54  ))

	.dataa(!\vgaTestins|vga_ins|ADDR_y [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTestins|vga_ins|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTestins|vga_ins|Add1~5_sumout ),
	.cout(\vgaTestins|vga_ins|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|Add1~5 .extended_lut = "off";
defparam \vgaTestins|vga_ins|Add1~5 .lut_mask = 64'h0000FFFF00005555;
defparam \vgaTestins|vga_ins|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N17
dffeas \vgaTestins|vga_ins|ADDR_y[6] (
	.clk(!\vgaTestins|vga_ins|LTM_ins|blank_n~q ),
	.d(\vgaTestins|vga_ins|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(!\vgaTestins|vga_ins|ADDR_y[18]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|ADDR_y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|ADDR_y[6] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|ADDR_y[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N18
cyclonev_lcell_comb \vgaTestins|vga_ins|Add1~1 (
// Equation(s):
// \vgaTestins|vga_ins|Add1~1_sumout  = SUM(( \vgaTestins|vga_ins|ADDR_y [7] ) + ( GND ) + ( \vgaTestins|vga_ins|Add1~6  ))
// \vgaTestins|vga_ins|Add1~2  = CARRY(( \vgaTestins|vga_ins|ADDR_y [7] ) + ( GND ) + ( \vgaTestins|vga_ins|Add1~6  ))

	.dataa(gnd),
	.datab(!\vgaTestins|vga_ins|ADDR_y [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTestins|vga_ins|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTestins|vga_ins|Add1~1_sumout ),
	.cout(\vgaTestins|vga_ins|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|Add1~1 .extended_lut = "off";
defparam \vgaTestins|vga_ins|Add1~1 .lut_mask = 64'h0000FFFF00003333;
defparam \vgaTestins|vga_ins|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N19
dffeas \vgaTestins|vga_ins|ADDR_y[7] (
	.clk(!\vgaTestins|vga_ins|LTM_ins|blank_n~q ),
	.d(\vgaTestins|vga_ins|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(!\vgaTestins|vga_ins|ADDR_y[18]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|ADDR_y [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|ADDR_y[7] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|ADDR_y[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N21
cyclonev_lcell_comb \vgaTestins|vga_ins|Add1~9 (
// Equation(s):
// \vgaTestins|vga_ins|Add1~9_sumout  = SUM(( \vgaTestins|vga_ins|ADDR_y[8]~DUPLICATE_q  ) + ( GND ) + ( \vgaTestins|vga_ins|Add1~2  ))
// \vgaTestins|vga_ins|Add1~10  = CARRY(( \vgaTestins|vga_ins|ADDR_y[8]~DUPLICATE_q  ) + ( GND ) + ( \vgaTestins|vga_ins|Add1~2  ))

	.dataa(!\vgaTestins|vga_ins|ADDR_y[8]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTestins|vga_ins|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTestins|vga_ins|Add1~9_sumout ),
	.cout(\vgaTestins|vga_ins|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|Add1~9 .extended_lut = "off";
defparam \vgaTestins|vga_ins|Add1~9 .lut_mask = 64'h0000FFFF00005555;
defparam \vgaTestins|vga_ins|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N22
dffeas \vgaTestins|vga_ins|ADDR_y[8]~DUPLICATE (
	.clk(!\vgaTestins|vga_ins|LTM_ins|blank_n~q ),
	.d(\vgaTestins|vga_ins|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(!\vgaTestins|vga_ins|ADDR_y[18]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|ADDR_y[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|ADDR_y[8]~DUPLICATE .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|ADDR_y[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N24
cyclonev_lcell_comb \vgaTestins|vga_ins|Add1~49 (
// Equation(s):
// \vgaTestins|vga_ins|Add1~49_sumout  = SUM(( \vgaTestins|vga_ins|ADDR_y [9] ) + ( GND ) + ( \vgaTestins|vga_ins|Add1~10  ))
// \vgaTestins|vga_ins|Add1~50  = CARRY(( \vgaTestins|vga_ins|ADDR_y [9] ) + ( GND ) + ( \vgaTestins|vga_ins|Add1~10  ))

	.dataa(gnd),
	.datab(!\vgaTestins|vga_ins|ADDR_y [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTestins|vga_ins|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTestins|vga_ins|Add1~49_sumout ),
	.cout(\vgaTestins|vga_ins|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|Add1~49 .extended_lut = "off";
defparam \vgaTestins|vga_ins|Add1~49 .lut_mask = 64'h0000FFFF00003333;
defparam \vgaTestins|vga_ins|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N25
dffeas \vgaTestins|vga_ins|ADDR_y[9] (
	.clk(!\vgaTestins|vga_ins|LTM_ins|blank_n~q ),
	.d(\vgaTestins|vga_ins|Add1~49_sumout ),
	.asdata(vcc),
	.clrn(!\vgaTestins|vga_ins|ADDR_y[18]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|ADDR_y [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|ADDR_y[9] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|ADDR_y[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N27
cyclonev_lcell_comb \vgaTestins|vga_ins|Add1~45 (
// Equation(s):
// \vgaTestins|vga_ins|Add1~45_sumout  = SUM(( \vgaTestins|vga_ins|ADDR_y[10]~DUPLICATE_q  ) + ( GND ) + ( \vgaTestins|vga_ins|Add1~50  ))
// \vgaTestins|vga_ins|Add1~46  = CARRY(( \vgaTestins|vga_ins|ADDR_y[10]~DUPLICATE_q  ) + ( GND ) + ( \vgaTestins|vga_ins|Add1~50  ))

	.dataa(!\vgaTestins|vga_ins|ADDR_y[10]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTestins|vga_ins|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTestins|vga_ins|Add1~45_sumout ),
	.cout(\vgaTestins|vga_ins|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|Add1~45 .extended_lut = "off";
defparam \vgaTestins|vga_ins|Add1~45 .lut_mask = 64'h0000FFFF00005555;
defparam \vgaTestins|vga_ins|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N29
dffeas \vgaTestins|vga_ins|ADDR_y[10]~DUPLICATE (
	.clk(!\vgaTestins|vga_ins|LTM_ins|blank_n~q ),
	.d(\vgaTestins|vga_ins|Add1~45_sumout ),
	.asdata(vcc),
	.clrn(!\vgaTestins|vga_ins|ADDR_y[18]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|ADDR_y[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|ADDR_y[10]~DUPLICATE .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|ADDR_y[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N30
cyclonev_lcell_comb \vgaTestins|vga_ins|Add1~41 (
// Equation(s):
// \vgaTestins|vga_ins|Add1~41_sumout  = SUM(( \vgaTestins|vga_ins|ADDR_y [11] ) + ( GND ) + ( \vgaTestins|vga_ins|Add1~46  ))
// \vgaTestins|vga_ins|Add1~42  = CARRY(( \vgaTestins|vga_ins|ADDR_y [11] ) + ( GND ) + ( \vgaTestins|vga_ins|Add1~46  ))

	.dataa(gnd),
	.datab(!\vgaTestins|vga_ins|ADDR_y [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTestins|vga_ins|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTestins|vga_ins|Add1~41_sumout ),
	.cout(\vgaTestins|vga_ins|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|Add1~41 .extended_lut = "off";
defparam \vgaTestins|vga_ins|Add1~41 .lut_mask = 64'h0000FFFF00003333;
defparam \vgaTestins|vga_ins|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N31
dffeas \vgaTestins|vga_ins|ADDR_y[11] (
	.clk(!\vgaTestins|vga_ins|LTM_ins|blank_n~q ),
	.d(\vgaTestins|vga_ins|Add1~41_sumout ),
	.asdata(vcc),
	.clrn(!\vgaTestins|vga_ins|ADDR_y[18]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|ADDR_y [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|ADDR_y[11] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|ADDR_y[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N33
cyclonev_lcell_comb \vgaTestins|vga_ins|Add1~17 (
// Equation(s):
// \vgaTestins|vga_ins|Add1~17_sumout  = SUM(( \vgaTestins|vga_ins|ADDR_y[12]~DUPLICATE_q  ) + ( GND ) + ( \vgaTestins|vga_ins|Add1~42  ))
// \vgaTestins|vga_ins|Add1~18  = CARRY(( \vgaTestins|vga_ins|ADDR_y[12]~DUPLICATE_q  ) + ( GND ) + ( \vgaTestins|vga_ins|Add1~42  ))

	.dataa(!\vgaTestins|vga_ins|ADDR_y[12]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTestins|vga_ins|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTestins|vga_ins|Add1~17_sumout ),
	.cout(\vgaTestins|vga_ins|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|Add1~17 .extended_lut = "off";
defparam \vgaTestins|vga_ins|Add1~17 .lut_mask = 64'h0000FFFF00005555;
defparam \vgaTestins|vga_ins|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N34
dffeas \vgaTestins|vga_ins|ADDR_y[12] (
	.clk(!\vgaTestins|vga_ins|LTM_ins|blank_n~q ),
	.d(\vgaTestins|vga_ins|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(!\vgaTestins|vga_ins|ADDR_y[18]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|ADDR_y [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|ADDR_y[12] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|ADDR_y[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y3_N8
dffeas \vgaTestins|vga_ins|ADDR_y[3]~DUPLICATE (
	.clk(!\vgaTestins|vga_ins|LTM_ins|blank_n~q ),
	.d(\vgaTestins|vga_ins|Add1~61_sumout ),
	.asdata(vcc),
	.clrn(!\vgaTestins|vga_ins|ADDR_y[18]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|ADDR_y[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|ADDR_y[3]~DUPLICATE .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|ADDR_y[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N54
cyclonev_lcell_comb \vgaTestins|vga_ins|LessThan5~3 (
// Equation(s):
// \vgaTestins|vga_ins|LessThan5~3_combout  = ( !\vgaTestins|vga_ins|ADDR_y [5] & ( (!\vgaTestins|vga_ins|ADDR_y [4] & ((!\vgaTestins|vga_ins|ADDR_y [2]) # (!\vgaTestins|vga_ins|ADDR_y[3]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\vgaTestins|vga_ins|ADDR_y [2]),
	.datac(!\vgaTestins|vga_ins|ADDR_y [4]),
	.datad(!\vgaTestins|vga_ins|ADDR_y[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\vgaTestins|vga_ins|ADDR_y [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTestins|vga_ins|LessThan5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|LessThan5~3 .extended_lut = "off";
defparam \vgaTestins|vga_ins|LessThan5~3 .lut_mask = 64'hF0C0F0C000000000;
defparam \vgaTestins|vga_ins|LessThan5~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N36
cyclonev_lcell_comb \vgaTestins|vga_ins|Add1~37 (
// Equation(s):
// \vgaTestins|vga_ins|Add1~37_sumout  = SUM(( \vgaTestins|vga_ins|ADDR_y [13] ) + ( GND ) + ( \vgaTestins|vga_ins|Add1~18  ))
// \vgaTestins|vga_ins|Add1~38  = CARRY(( \vgaTestins|vga_ins|ADDR_y [13] ) + ( GND ) + ( \vgaTestins|vga_ins|Add1~18  ))

	.dataa(gnd),
	.datab(!\vgaTestins|vga_ins|ADDR_y [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTestins|vga_ins|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTestins|vga_ins|Add1~37_sumout ),
	.cout(\vgaTestins|vga_ins|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|Add1~37 .extended_lut = "off";
defparam \vgaTestins|vga_ins|Add1~37 .lut_mask = 64'h0000FFFF00003333;
defparam \vgaTestins|vga_ins|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N38
dffeas \vgaTestins|vga_ins|ADDR_y[13] (
	.clk(!\vgaTestins|vga_ins|LTM_ins|blank_n~q ),
	.d(\vgaTestins|vga_ins|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(!\vgaTestins|vga_ins|ADDR_y[18]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|ADDR_y [13]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|ADDR_y[13] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|ADDR_y[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N39
cyclonev_lcell_comb \vgaTestins|vga_ins|Add1~33 (
// Equation(s):
// \vgaTestins|vga_ins|Add1~33_sumout  = SUM(( \vgaTestins|vga_ins|ADDR_y [14] ) + ( GND ) + ( \vgaTestins|vga_ins|Add1~38  ))
// \vgaTestins|vga_ins|Add1~34  = CARRY(( \vgaTestins|vga_ins|ADDR_y [14] ) + ( GND ) + ( \vgaTestins|vga_ins|Add1~38  ))

	.dataa(!\vgaTestins|vga_ins|ADDR_y [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTestins|vga_ins|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTestins|vga_ins|Add1~33_sumout ),
	.cout(\vgaTestins|vga_ins|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|Add1~33 .extended_lut = "off";
defparam \vgaTestins|vga_ins|Add1~33 .lut_mask = 64'h0000FFFF00005555;
defparam \vgaTestins|vga_ins|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N41
dffeas \vgaTestins|vga_ins|ADDR_y[14] (
	.clk(!\vgaTestins|vga_ins|LTM_ins|blank_n~q ),
	.d(\vgaTestins|vga_ins|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(!\vgaTestins|vga_ins|ADDR_y[18]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|ADDR_y [14]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|ADDR_y[14] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|ADDR_y[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N42
cyclonev_lcell_comb \vgaTestins|vga_ins|Add1~29 (
// Equation(s):
// \vgaTestins|vga_ins|Add1~29_sumout  = SUM(( \vgaTestins|vga_ins|ADDR_y [15] ) + ( GND ) + ( \vgaTestins|vga_ins|Add1~34  ))
// \vgaTestins|vga_ins|Add1~30  = CARRY(( \vgaTestins|vga_ins|ADDR_y [15] ) + ( GND ) + ( \vgaTestins|vga_ins|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaTestins|vga_ins|ADDR_y [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTestins|vga_ins|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTestins|vga_ins|Add1~29_sumout ),
	.cout(\vgaTestins|vga_ins|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|Add1~29 .extended_lut = "off";
defparam \vgaTestins|vga_ins|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaTestins|vga_ins|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N43
dffeas \vgaTestins|vga_ins|ADDR_y[15] (
	.clk(!\vgaTestins|vga_ins|LTM_ins|blank_n~q ),
	.d(\vgaTestins|vga_ins|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(!\vgaTestins|vga_ins|ADDR_y[18]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|ADDR_y [15]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|ADDR_y[15] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|ADDR_y[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y3_N46
dffeas \vgaTestins|vga_ins|ADDR_y[16]~DUPLICATE (
	.clk(!\vgaTestins|vga_ins|LTM_ins|blank_n~q ),
	.d(\vgaTestins|vga_ins|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(!\vgaTestins|vga_ins|ADDR_y[18]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|ADDR_y[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|ADDR_y[16]~DUPLICATE .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|ADDR_y[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N45
cyclonev_lcell_comb \vgaTestins|vga_ins|Add1~25 (
// Equation(s):
// \vgaTestins|vga_ins|Add1~25_sumout  = SUM(( \vgaTestins|vga_ins|ADDR_y[16]~DUPLICATE_q  ) + ( GND ) + ( \vgaTestins|vga_ins|Add1~30  ))
// \vgaTestins|vga_ins|Add1~26  = CARRY(( \vgaTestins|vga_ins|ADDR_y[16]~DUPLICATE_q  ) + ( GND ) + ( \vgaTestins|vga_ins|Add1~30  ))

	.dataa(!\vgaTestins|vga_ins|ADDR_y[16]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTestins|vga_ins|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTestins|vga_ins|Add1~25_sumout ),
	.cout(\vgaTestins|vga_ins|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|Add1~25 .extended_lut = "off";
defparam \vgaTestins|vga_ins|Add1~25 .lut_mask = 64'h0000FFFF00005555;
defparam \vgaTestins|vga_ins|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N47
dffeas \vgaTestins|vga_ins|ADDR_y[16] (
	.clk(!\vgaTestins|vga_ins|LTM_ins|blank_n~q ),
	.d(\vgaTestins|vga_ins|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(!\vgaTestins|vga_ins|ADDR_y[18]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|ADDR_y [16]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|ADDR_y[16] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|ADDR_y[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y3_N49
dffeas \vgaTestins|vga_ins|ADDR_y[17]~DUPLICATE (
	.clk(!\vgaTestins|vga_ins|LTM_ins|blank_n~q ),
	.d(\vgaTestins|vga_ins|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(!\vgaTestins|vga_ins|ADDR_y[18]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|ADDR_y[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|ADDR_y[17]~DUPLICATE .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|ADDR_y[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N48
cyclonev_lcell_comb \vgaTestins|vga_ins|Add1~21 (
// Equation(s):
// \vgaTestins|vga_ins|Add1~21_sumout  = SUM(( \vgaTestins|vga_ins|ADDR_y[17]~DUPLICATE_q  ) + ( GND ) + ( \vgaTestins|vga_ins|Add1~26  ))
// \vgaTestins|vga_ins|Add1~22  = CARRY(( \vgaTestins|vga_ins|ADDR_y[17]~DUPLICATE_q  ) + ( GND ) + ( \vgaTestins|vga_ins|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaTestins|vga_ins|ADDR_y[17]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTestins|vga_ins|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTestins|vga_ins|Add1~21_sumout ),
	.cout(\vgaTestins|vga_ins|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|Add1~21 .extended_lut = "off";
defparam \vgaTestins|vga_ins|Add1~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vgaTestins|vga_ins|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N50
dffeas \vgaTestins|vga_ins|ADDR_y[17] (
	.clk(!\vgaTestins|vga_ins|LTM_ins|blank_n~q ),
	.d(\vgaTestins|vga_ins|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(!\vgaTestins|vga_ins|ADDR_y[18]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|ADDR_y [17]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|ADDR_y[17] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|ADDR_y[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N27
cyclonev_lcell_comb \vgaTestins|vga_ins|LessThan5~0 (
// Equation(s):
// \vgaTestins|vga_ins|LessThan5~0_combout  = ( !\vgaTestins|vga_ins|ADDR_y [17] & ( !\vgaTestins|vga_ins|ADDR_y [14] & ( (!\vgaTestins|vga_ins|ADDR_y [15] & (!\vgaTestins|vga_ins|ADDR_y [16] & !\vgaTestins|vga_ins|ADDR_y [13])) ) ) )

	.dataa(!\vgaTestins|vga_ins|ADDR_y [15]),
	.datab(!\vgaTestins|vga_ins|ADDR_y [16]),
	.datac(gnd),
	.datad(!\vgaTestins|vga_ins|ADDR_y [13]),
	.datae(!\vgaTestins|vga_ins|ADDR_y [17]),
	.dataf(!\vgaTestins|vga_ins|ADDR_y [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTestins|vga_ins|LessThan5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|LessThan5~0 .extended_lut = "off";
defparam \vgaTestins|vga_ins|LessThan5~0 .lut_mask = 64'h8800000000000000;
defparam \vgaTestins|vga_ins|LessThan5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N28
dffeas \vgaTestins|vga_ins|ADDR_y[10] (
	.clk(!\vgaTestins|vga_ins|LTM_ins|blank_n~q ),
	.d(\vgaTestins|vga_ins|Add1~45_sumout ),
	.asdata(vcc),
	.clrn(!\vgaTestins|vga_ins|ADDR_y[18]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|ADDR_y [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|ADDR_y[10] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|ADDR_y[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N21
cyclonev_lcell_comb \vgaTestins|vga_ins|LessThan5~1 (
// Equation(s):
// \vgaTestins|vga_ins|LessThan5~1_combout  = ( !\vgaTestins|vga_ins|ADDR_y [11] & ( (!\vgaTestins|vga_ins|ADDR_y [9] & !\vgaTestins|vga_ins|ADDR_y [10]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaTestins|vga_ins|ADDR_y [9]),
	.datad(!\vgaTestins|vga_ins|ADDR_y [10]),
	.datae(gnd),
	.dataf(!\vgaTestins|vga_ins|ADDR_y [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTestins|vga_ins|LessThan5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|LessThan5~1 .extended_lut = "off";
defparam \vgaTestins|vga_ins|LessThan5~1 .lut_mask = 64'hF000F00000000000;
defparam \vgaTestins|vga_ins|LessThan5~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N23
dffeas \vgaTestins|vga_ins|ADDR_y[8] (
	.clk(!\vgaTestins|vga_ins|LTM_ins|blank_n~q ),
	.d(\vgaTestins|vga_ins|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(!\vgaTestins|vga_ins|ADDR_y[18]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|ADDR_y [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|ADDR_y[8] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|ADDR_y[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N18
cyclonev_lcell_comb \vgaTestins|vga_ins|LessThan5~2 (
// Equation(s):
// \vgaTestins|vga_ins|LessThan5~2_combout  = ( \vgaTestins|vga_ins|ADDR_y [8] & ( \vgaTestins|vga_ins|ADDR_y [6] & ( \vgaTestins|vga_ins|ADDR_y [7] ) ) )

	.dataa(gnd),
	.datab(!\vgaTestins|vga_ins|ADDR_y [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vgaTestins|vga_ins|ADDR_y [8]),
	.dataf(!\vgaTestins|vga_ins|ADDR_y [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTestins|vga_ins|LessThan5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|LessThan5~2 .extended_lut = "off";
defparam \vgaTestins|vga_ins|LessThan5~2 .lut_mask = 64'h0000000000003333;
defparam \vgaTestins|vga_ins|LessThan5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N51
cyclonev_lcell_comb \vgaTestins|vga_ins|LessThan5~4 (
// Equation(s):
// \vgaTestins|vga_ins|LessThan5~4_combout  = ( \vgaTestins|vga_ins|LessThan5~2_combout  & ( (!\vgaTestins|vga_ins|ADDR_y [12] & (\vgaTestins|vga_ins|LessThan5~3_combout  & (\vgaTestins|vga_ins|LessThan5~0_combout  & \vgaTestins|vga_ins|LessThan5~1_combout 
// ))) ) ) # ( !\vgaTestins|vga_ins|LessThan5~2_combout  & ( (!\vgaTestins|vga_ins|ADDR_y [12] & (\vgaTestins|vga_ins|LessThan5~0_combout  & \vgaTestins|vga_ins|LessThan5~1_combout )) ) )

	.dataa(!\vgaTestins|vga_ins|ADDR_y [12]),
	.datab(!\vgaTestins|vga_ins|LessThan5~3_combout ),
	.datac(!\vgaTestins|vga_ins|LessThan5~0_combout ),
	.datad(!\vgaTestins|vga_ins|LessThan5~1_combout ),
	.datae(gnd),
	.dataf(!\vgaTestins|vga_ins|LessThan5~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTestins|vga_ins|LessThan5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|LessThan5~4 .extended_lut = "off";
defparam \vgaTestins|vga_ins|LessThan5~4 .lut_mask = 64'h000A000A00020002;
defparam \vgaTestins|vga_ins|LessThan5~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N51
cyclonev_lcell_comb \vgaTestins|vga_ins|Add1~13 (
// Equation(s):
// \vgaTestins|vga_ins|Add1~13_sumout  = SUM(( \vgaTestins|vga_ins|ADDR_y [18] ) + ( GND ) + ( \vgaTestins|vga_ins|Add1~22  ))

	.dataa(!\vgaTestins|vga_ins|ADDR_y [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTestins|vga_ins|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTestins|vga_ins|Add1~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|Add1~13 .extended_lut = "off";
defparam \vgaTestins|vga_ins|Add1~13 .lut_mask = 64'h0000FFFF00005555;
defparam \vgaTestins|vga_ins|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N53
dffeas \vgaTestins|vga_ins|ADDR_y[18] (
	.clk(!\vgaTestins|vga_ins|LTM_ins|blank_n~q ),
	.d(\vgaTestins|vga_ins|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(!\vgaTestins|vga_ins|ADDR_y[18]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|ADDR_y [18]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|ADDR_y[18] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|ADDR_y[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y3_N52
dffeas \vgaTestins|vga_ins|v_cond2 (
	.clk(\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaTestins|vga_ins|LessThan5~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaTestins|vga_ins|ADDR_y [18]),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|v_cond2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|v_cond2 .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|v_cond2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N0
cyclonev_lcell_comb \vgaTestins|vga_ins|Add0~73 (
// Equation(s):
// \vgaTestins|vga_ins|Add0~73_sumout  = SUM(( \vgaTestins|vga_ins|ADDR_x [0] ) + ( VCC ) + ( !VCC ))
// \vgaTestins|vga_ins|Add0~74  = CARRY(( \vgaTestins|vga_ins|ADDR_x [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaTestins|vga_ins|ADDR_x [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTestins|vga_ins|Add0~73_sumout ),
	.cout(\vgaTestins|vga_ins|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|Add0~73 .extended_lut = "off";
defparam \vgaTestins|vga_ins|Add0~73 .lut_mask = 64'h0000000000000F0F;
defparam \vgaTestins|vga_ins|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N2
dffeas \vgaTestins|vga_ins|ADDR_x[0] (
	.clk(\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaTestins|vga_ins|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(!\Reset~input_o ),
	.aload(gnd),
	.sclr(!\vgaTestins|vga_ins|LTM_ins|blank_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|ADDR_x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|ADDR_x[0] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|ADDR_x[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N3
cyclonev_lcell_comb \vgaTestins|vga_ins|Add0~21 (
// Equation(s):
// \vgaTestins|vga_ins|Add0~21_sumout  = SUM(( \vgaTestins|vga_ins|ADDR_x [1] ) + ( GND ) + ( \vgaTestins|vga_ins|Add0~74  ))
// \vgaTestins|vga_ins|Add0~22  = CARRY(( \vgaTestins|vga_ins|ADDR_x [1] ) + ( GND ) + ( \vgaTestins|vga_ins|Add0~74  ))

	.dataa(!\vgaTestins|vga_ins|ADDR_x [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTestins|vga_ins|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTestins|vga_ins|Add0~21_sumout ),
	.cout(\vgaTestins|vga_ins|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|Add0~21 .extended_lut = "off";
defparam \vgaTestins|vga_ins|Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \vgaTestins|vga_ins|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N5
dffeas \vgaTestins|vga_ins|ADDR_x[1] (
	.clk(\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaTestins|vga_ins|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(!\Reset~input_o ),
	.aload(gnd),
	.sclr(!\vgaTestins|vga_ins|LTM_ins|blank_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|ADDR_x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|ADDR_x[1] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|ADDR_x[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N6
cyclonev_lcell_comb \vgaTestins|vga_ins|Add0~17 (
// Equation(s):
// \vgaTestins|vga_ins|Add0~17_sumout  = SUM(( \vgaTestins|vga_ins|ADDR_x [2] ) + ( GND ) + ( \vgaTestins|vga_ins|Add0~22  ))
// \vgaTestins|vga_ins|Add0~18  = CARRY(( \vgaTestins|vga_ins|ADDR_x [2] ) + ( GND ) + ( \vgaTestins|vga_ins|Add0~22  ))

	.dataa(gnd),
	.datab(!\vgaTestins|vga_ins|ADDR_x [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTestins|vga_ins|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTestins|vga_ins|Add0~17_sumout ),
	.cout(\vgaTestins|vga_ins|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|Add0~17 .extended_lut = "off";
defparam \vgaTestins|vga_ins|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \vgaTestins|vga_ins|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N8
dffeas \vgaTestins|vga_ins|ADDR_x[2] (
	.clk(\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaTestins|vga_ins|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(!\Reset~input_o ),
	.aload(gnd),
	.sclr(!\vgaTestins|vga_ins|LTM_ins|blank_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|ADDR_x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|ADDR_x[2] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|ADDR_x[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N9
cyclonev_lcell_comb \vgaTestins|vga_ins|Add0~13 (
// Equation(s):
// \vgaTestins|vga_ins|Add0~13_sumout  = SUM(( \vgaTestins|vga_ins|ADDR_x [3] ) + ( GND ) + ( \vgaTestins|vga_ins|Add0~18  ))
// \vgaTestins|vga_ins|Add0~14  = CARRY(( \vgaTestins|vga_ins|ADDR_x [3] ) + ( GND ) + ( \vgaTestins|vga_ins|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaTestins|vga_ins|ADDR_x [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTestins|vga_ins|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTestins|vga_ins|Add0~13_sumout ),
	.cout(\vgaTestins|vga_ins|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|Add0~13 .extended_lut = "off";
defparam \vgaTestins|vga_ins|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vgaTestins|vga_ins|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N11
dffeas \vgaTestins|vga_ins|ADDR_x[3] (
	.clk(\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaTestins|vga_ins|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(!\Reset~input_o ),
	.aload(gnd),
	.sclr(!\vgaTestins|vga_ins|LTM_ins|blank_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|ADDR_x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|ADDR_x[3] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|ADDR_x[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N12
cyclonev_lcell_comb \vgaTestins|vga_ins|Add0~9 (
// Equation(s):
// \vgaTestins|vga_ins|Add0~9_sumout  = SUM(( \vgaTestins|vga_ins|ADDR_x [4] ) + ( GND ) + ( \vgaTestins|vga_ins|Add0~14  ))
// \vgaTestins|vga_ins|Add0~10  = CARRY(( \vgaTestins|vga_ins|ADDR_x [4] ) + ( GND ) + ( \vgaTestins|vga_ins|Add0~14  ))

	.dataa(gnd),
	.datab(!\vgaTestins|vga_ins|ADDR_x [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTestins|vga_ins|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTestins|vga_ins|Add0~9_sumout ),
	.cout(\vgaTestins|vga_ins|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|Add0~9 .extended_lut = "off";
defparam \vgaTestins|vga_ins|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \vgaTestins|vga_ins|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N14
dffeas \vgaTestins|vga_ins|ADDR_x[4] (
	.clk(\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaTestins|vga_ins|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(!\Reset~input_o ),
	.aload(gnd),
	.sclr(!\vgaTestins|vga_ins|LTM_ins|blank_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|ADDR_x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|ADDR_x[4] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|ADDR_x[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N15
cyclonev_lcell_comb \vgaTestins|vga_ins|Add0~5 (
// Equation(s):
// \vgaTestins|vga_ins|Add0~5_sumout  = SUM(( \vgaTestins|vga_ins|ADDR_x [5] ) + ( GND ) + ( \vgaTestins|vga_ins|Add0~10  ))
// \vgaTestins|vga_ins|Add0~6  = CARRY(( \vgaTestins|vga_ins|ADDR_x [5] ) + ( GND ) + ( \vgaTestins|vga_ins|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaTestins|vga_ins|ADDR_x [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTestins|vga_ins|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTestins|vga_ins|Add0~5_sumout ),
	.cout(\vgaTestins|vga_ins|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|Add0~5 .extended_lut = "off";
defparam \vgaTestins|vga_ins|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vgaTestins|vga_ins|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N17
dffeas \vgaTestins|vga_ins|ADDR_x[5] (
	.clk(\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaTestins|vga_ins|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(!\Reset~input_o ),
	.aload(gnd),
	.sclr(!\vgaTestins|vga_ins|LTM_ins|blank_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|ADDR_x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|ADDR_x[5] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|ADDR_x[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N18
cyclonev_lcell_comb \vgaTestins|vga_ins|Add0~29 (
// Equation(s):
// \vgaTestins|vga_ins|Add0~29_sumout  = SUM(( \vgaTestins|vga_ins|ADDR_x [6] ) + ( GND ) + ( \vgaTestins|vga_ins|Add0~6  ))
// \vgaTestins|vga_ins|Add0~30  = CARRY(( \vgaTestins|vga_ins|ADDR_x [6] ) + ( GND ) + ( \vgaTestins|vga_ins|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaTestins|vga_ins|ADDR_x [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTestins|vga_ins|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTestins|vga_ins|Add0~29_sumout ),
	.cout(\vgaTestins|vga_ins|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|Add0~29 .extended_lut = "off";
defparam \vgaTestins|vga_ins|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vgaTestins|vga_ins|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N20
dffeas \vgaTestins|vga_ins|ADDR_x[6] (
	.clk(\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaTestins|vga_ins|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(!\Reset~input_o ),
	.aload(gnd),
	.sclr(!\vgaTestins|vga_ins|LTM_ins|blank_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|ADDR_x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|ADDR_x[6] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|ADDR_x[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N21
cyclonev_lcell_comb \vgaTestins|vga_ins|Add0~25 (
// Equation(s):
// \vgaTestins|vga_ins|Add0~25_sumout  = SUM(( \vgaTestins|vga_ins|ADDR_x [7] ) + ( GND ) + ( \vgaTestins|vga_ins|Add0~30  ))
// \vgaTestins|vga_ins|Add0~26  = CARRY(( \vgaTestins|vga_ins|ADDR_x [7] ) + ( GND ) + ( \vgaTestins|vga_ins|Add0~30  ))

	.dataa(!\vgaTestins|vga_ins|ADDR_x [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTestins|vga_ins|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTestins|vga_ins|Add0~25_sumout ),
	.cout(\vgaTestins|vga_ins|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|Add0~25 .extended_lut = "off";
defparam \vgaTestins|vga_ins|Add0~25 .lut_mask = 64'h0000FFFF00005555;
defparam \vgaTestins|vga_ins|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N23
dffeas \vgaTestins|vga_ins|ADDR_x[7] (
	.clk(\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaTestins|vga_ins|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(!\Reset~input_o ),
	.aload(gnd),
	.sclr(!\vgaTestins|vga_ins|LTM_ins|blank_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|ADDR_x [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|ADDR_x[7] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|ADDR_x[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N27
cyclonev_lcell_comb \vgaTestins|vga_ins|h_cond1~0 (
// Equation(s):
// \vgaTestins|vga_ins|h_cond1~0_combout  = ( \vgaTestins|vga_ins|ADDR_x [2] & ( (!\vgaTestins|vga_ins|ADDR_x [3] & !\vgaTestins|vga_ins|ADDR_x [4]) ) ) # ( !\vgaTestins|vga_ins|ADDR_x [2] & ( !\vgaTestins|vga_ins|ADDR_x [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaTestins|vga_ins|ADDR_x [3]),
	.datad(!\vgaTestins|vga_ins|ADDR_x [4]),
	.datae(gnd),
	.dataf(!\vgaTestins|vga_ins|ADDR_x [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTestins|vga_ins|h_cond1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|h_cond1~0 .extended_lut = "off";
defparam \vgaTestins|vga_ins|h_cond1~0 .lut_mask = 64'hFF00FF00F000F000;
defparam \vgaTestins|vga_ins|h_cond1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N24
cyclonev_lcell_comb \vgaTestins|vga_ins|Add0~1 (
// Equation(s):
// \vgaTestins|vga_ins|Add0~1_sumout  = SUM(( \vgaTestins|vga_ins|ADDR_x [8] ) + ( GND ) + ( \vgaTestins|vga_ins|Add0~26  ))
// \vgaTestins|vga_ins|Add0~2  = CARRY(( \vgaTestins|vga_ins|ADDR_x [8] ) + ( GND ) + ( \vgaTestins|vga_ins|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaTestins|vga_ins|ADDR_x [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTestins|vga_ins|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTestins|vga_ins|Add0~1_sumout ),
	.cout(\vgaTestins|vga_ins|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|Add0~1 .extended_lut = "off";
defparam \vgaTestins|vga_ins|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vgaTestins|vga_ins|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N26
dffeas \vgaTestins|vga_ins|ADDR_x[8] (
	.clk(\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaTestins|vga_ins|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(!\Reset~input_o ),
	.aload(gnd),
	.sclr(!\vgaTestins|vga_ins|LTM_ins|blank_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|ADDR_x [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|ADDR_x[8] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|ADDR_x[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N27
cyclonev_lcell_comb \vgaTestins|vga_ins|Add0~33 (
// Equation(s):
// \vgaTestins|vga_ins|Add0~33_sumout  = SUM(( \vgaTestins|vga_ins|ADDR_x [9] ) + ( GND ) + ( \vgaTestins|vga_ins|Add0~2  ))
// \vgaTestins|vga_ins|Add0~34  = CARRY(( \vgaTestins|vga_ins|ADDR_x [9] ) + ( GND ) + ( \vgaTestins|vga_ins|Add0~2  ))

	.dataa(!\vgaTestins|vga_ins|ADDR_x [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTestins|vga_ins|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTestins|vga_ins|Add0~33_sumout ),
	.cout(\vgaTestins|vga_ins|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|Add0~33 .extended_lut = "off";
defparam \vgaTestins|vga_ins|Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \vgaTestins|vga_ins|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N29
dffeas \vgaTestins|vga_ins|ADDR_x[9] (
	.clk(\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaTestins|vga_ins|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(!\Reset~input_o ),
	.aload(gnd),
	.sclr(!\vgaTestins|vga_ins|LTM_ins|blank_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|ADDR_x [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|ADDR_x[9] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|ADDR_x[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N30
cyclonev_lcell_comb \vgaTestins|vga_ins|Add0~69 (
// Equation(s):
// \vgaTestins|vga_ins|Add0~69_sumout  = SUM(( \vgaTestins|vga_ins|ADDR_x [10] ) + ( GND ) + ( \vgaTestins|vga_ins|Add0~34  ))
// \vgaTestins|vga_ins|Add0~70  = CARRY(( \vgaTestins|vga_ins|ADDR_x [10] ) + ( GND ) + ( \vgaTestins|vga_ins|Add0~34  ))

	.dataa(gnd),
	.datab(!\vgaTestins|vga_ins|ADDR_x [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTestins|vga_ins|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTestins|vga_ins|Add0~69_sumout ),
	.cout(\vgaTestins|vga_ins|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|Add0~69 .extended_lut = "off";
defparam \vgaTestins|vga_ins|Add0~69 .lut_mask = 64'h0000FFFF00003333;
defparam \vgaTestins|vga_ins|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N32
dffeas \vgaTestins|vga_ins|ADDR_x[10] (
	.clk(\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaTestins|vga_ins|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(!\Reset~input_o ),
	.aload(gnd),
	.sclr(!\vgaTestins|vga_ins|LTM_ins|blank_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|ADDR_x [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|ADDR_x[10] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|ADDR_x[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N33
cyclonev_lcell_comb \vgaTestins|vga_ins|Add0~49 (
// Equation(s):
// \vgaTestins|vga_ins|Add0~49_sumout  = SUM(( \vgaTestins|vga_ins|ADDR_x [11] ) + ( GND ) + ( \vgaTestins|vga_ins|Add0~70  ))
// \vgaTestins|vga_ins|Add0~50  = CARRY(( \vgaTestins|vga_ins|ADDR_x [11] ) + ( GND ) + ( \vgaTestins|vga_ins|Add0~70  ))

	.dataa(!\vgaTestins|vga_ins|ADDR_x [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTestins|vga_ins|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTestins|vga_ins|Add0~49_sumout ),
	.cout(\vgaTestins|vga_ins|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|Add0~49 .extended_lut = "off";
defparam \vgaTestins|vga_ins|Add0~49 .lut_mask = 64'h0000FFFF00005555;
defparam \vgaTestins|vga_ins|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N35
dffeas \vgaTestins|vga_ins|ADDR_x[11] (
	.clk(\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaTestins|vga_ins|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(!\Reset~input_o ),
	.aload(gnd),
	.sclr(!\vgaTestins|vga_ins|LTM_ins|blank_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|ADDR_x [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|ADDR_x[11] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|ADDR_x[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N36
cyclonev_lcell_comb \vgaTestins|vga_ins|Add0~65 (
// Equation(s):
// \vgaTestins|vga_ins|Add0~65_sumout  = SUM(( \vgaTestins|vga_ins|ADDR_x [12] ) + ( GND ) + ( \vgaTestins|vga_ins|Add0~50  ))
// \vgaTestins|vga_ins|Add0~66  = CARRY(( \vgaTestins|vga_ins|ADDR_x [12] ) + ( GND ) + ( \vgaTestins|vga_ins|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaTestins|vga_ins|ADDR_x [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTestins|vga_ins|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTestins|vga_ins|Add0~65_sumout ),
	.cout(\vgaTestins|vga_ins|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|Add0~65 .extended_lut = "off";
defparam \vgaTestins|vga_ins|Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vgaTestins|vga_ins|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N38
dffeas \vgaTestins|vga_ins|ADDR_x[12] (
	.clk(\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaTestins|vga_ins|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(!\Reset~input_o ),
	.aload(gnd),
	.sclr(!\vgaTestins|vga_ins|LTM_ins|blank_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|ADDR_x [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|ADDR_x[12] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|ADDR_x[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N39
cyclonev_lcell_comb \vgaTestins|vga_ins|Add0~61 (
// Equation(s):
// \vgaTestins|vga_ins|Add0~61_sumout  = SUM(( \vgaTestins|vga_ins|ADDR_x [13] ) + ( GND ) + ( \vgaTestins|vga_ins|Add0~66  ))
// \vgaTestins|vga_ins|Add0~62  = CARRY(( \vgaTestins|vga_ins|ADDR_x [13] ) + ( GND ) + ( \vgaTestins|vga_ins|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaTestins|vga_ins|ADDR_x [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTestins|vga_ins|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTestins|vga_ins|Add0~61_sumout ),
	.cout(\vgaTestins|vga_ins|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|Add0~61 .extended_lut = "off";
defparam \vgaTestins|vga_ins|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vgaTestins|vga_ins|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N41
dffeas \vgaTestins|vga_ins|ADDR_x[13] (
	.clk(\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaTestins|vga_ins|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(!\Reset~input_o ),
	.aload(gnd),
	.sclr(!\vgaTestins|vga_ins|LTM_ins|blank_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|ADDR_x [13]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|ADDR_x[13] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|ADDR_x[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N42
cyclonev_lcell_comb \vgaTestins|vga_ins|Add0~57 (
// Equation(s):
// \vgaTestins|vga_ins|Add0~57_sumout  = SUM(( \vgaTestins|vga_ins|ADDR_x [14] ) + ( GND ) + ( \vgaTestins|vga_ins|Add0~62  ))
// \vgaTestins|vga_ins|Add0~58  = CARRY(( \vgaTestins|vga_ins|ADDR_x [14] ) + ( GND ) + ( \vgaTestins|vga_ins|Add0~62  ))

	.dataa(gnd),
	.datab(!\vgaTestins|vga_ins|ADDR_x [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTestins|vga_ins|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTestins|vga_ins|Add0~57_sumout ),
	.cout(\vgaTestins|vga_ins|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|Add0~57 .extended_lut = "off";
defparam \vgaTestins|vga_ins|Add0~57 .lut_mask = 64'h0000FFFF00003333;
defparam \vgaTestins|vga_ins|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N44
dffeas \vgaTestins|vga_ins|ADDR_x[14] (
	.clk(\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaTestins|vga_ins|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(!\Reset~input_o ),
	.aload(gnd),
	.sclr(!\vgaTestins|vga_ins|LTM_ins|blank_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|ADDR_x [14]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|ADDR_x[14] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|ADDR_x[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N45
cyclonev_lcell_comb \vgaTestins|vga_ins|Add0~53 (
// Equation(s):
// \vgaTestins|vga_ins|Add0~53_sumout  = SUM(( \vgaTestins|vga_ins|ADDR_x [15] ) + ( GND ) + ( \vgaTestins|vga_ins|Add0~58  ))
// \vgaTestins|vga_ins|Add0~54  = CARRY(( \vgaTestins|vga_ins|ADDR_x [15] ) + ( GND ) + ( \vgaTestins|vga_ins|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaTestins|vga_ins|ADDR_x [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTestins|vga_ins|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTestins|vga_ins|Add0~53_sumout ),
	.cout(\vgaTestins|vga_ins|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|Add0~53 .extended_lut = "off";
defparam \vgaTestins|vga_ins|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vgaTestins|vga_ins|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N47
dffeas \vgaTestins|vga_ins|ADDR_x[15] (
	.clk(\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaTestins|vga_ins|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(!\Reset~input_o ),
	.aload(gnd),
	.sclr(!\vgaTestins|vga_ins|LTM_ins|blank_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|ADDR_x [15]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|ADDR_x[15] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|ADDR_x[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N48
cyclonev_lcell_comb \vgaTestins|vga_ins|Add0~45 (
// Equation(s):
// \vgaTestins|vga_ins|Add0~45_sumout  = SUM(( \vgaTestins|vga_ins|ADDR_x [16] ) + ( GND ) + ( \vgaTestins|vga_ins|Add0~54  ))
// \vgaTestins|vga_ins|Add0~46  = CARRY(( \vgaTestins|vga_ins|ADDR_x [16] ) + ( GND ) + ( \vgaTestins|vga_ins|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaTestins|vga_ins|ADDR_x [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTestins|vga_ins|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTestins|vga_ins|Add0~45_sumout ),
	.cout(\vgaTestins|vga_ins|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|Add0~45 .extended_lut = "off";
defparam \vgaTestins|vga_ins|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vgaTestins|vga_ins|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N50
dffeas \vgaTestins|vga_ins|ADDR_x[16] (
	.clk(\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaTestins|vga_ins|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(!\Reset~input_o ),
	.aload(gnd),
	.sclr(!\vgaTestins|vga_ins|LTM_ins|blank_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|ADDR_x [16]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|ADDR_x[16] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|ADDR_x[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N51
cyclonev_lcell_comb \vgaTestins|vga_ins|Add0~41 (
// Equation(s):
// \vgaTestins|vga_ins|Add0~41_sumout  = SUM(( \vgaTestins|vga_ins|ADDR_x [17] ) + ( GND ) + ( \vgaTestins|vga_ins|Add0~46  ))
// \vgaTestins|vga_ins|Add0~42  = CARRY(( \vgaTestins|vga_ins|ADDR_x [17] ) + ( GND ) + ( \vgaTestins|vga_ins|Add0~46  ))

	.dataa(!\vgaTestins|vga_ins|ADDR_x [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTestins|vga_ins|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTestins|vga_ins|Add0~41_sumout ),
	.cout(\vgaTestins|vga_ins|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|Add0~41 .extended_lut = "off";
defparam \vgaTestins|vga_ins|Add0~41 .lut_mask = 64'h0000FFFF00005555;
defparam \vgaTestins|vga_ins|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N53
dffeas \vgaTestins|vga_ins|ADDR_x[17] (
	.clk(\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaTestins|vga_ins|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(!\Reset~input_o ),
	.aload(gnd),
	.sclr(!\vgaTestins|vga_ins|LTM_ins|blank_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|ADDR_x [17]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|ADDR_x[17] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|ADDR_x[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N54
cyclonev_lcell_comb \vgaTestins|vga_ins|Add0~37 (
// Equation(s):
// \vgaTestins|vga_ins|Add0~37_sumout  = SUM(( \vgaTestins|vga_ins|ADDR_x [18] ) + ( GND ) + ( \vgaTestins|vga_ins|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaTestins|vga_ins|ADDR_x [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaTestins|vga_ins|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaTestins|vga_ins|Add0~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|Add0~37 .extended_lut = "off";
defparam \vgaTestins|vga_ins|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vgaTestins|vga_ins|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N56
dffeas \vgaTestins|vga_ins|ADDR_x[18] (
	.clk(\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaTestins|vga_ins|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(!\Reset~input_o ),
	.aload(gnd),
	.sclr(!\vgaTestins|vga_ins|LTM_ins|blank_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|ADDR_x [18]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|ADDR_x[18] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|ADDR_x[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N42
cyclonev_lcell_comb \vgaTestins|vga_ins|equi|LessThan0~0 (
// Equation(s):
// \vgaTestins|vga_ins|equi|LessThan0~0_combout  = ( !\vgaTestins|vga_ins|ADDR_x [10] & ( !\vgaTestins|vga_ins|ADDR_x [14] & ( (!\vgaTestins|vga_ins|ADDR_x [15] & (!\vgaTestins|vga_ins|ADDR_x [11] & (!\vgaTestins|vga_ins|ADDR_x [12] & 
// !\vgaTestins|vga_ins|ADDR_x [13]))) ) ) )

	.dataa(!\vgaTestins|vga_ins|ADDR_x [15]),
	.datab(!\vgaTestins|vga_ins|ADDR_x [11]),
	.datac(!\vgaTestins|vga_ins|ADDR_x [12]),
	.datad(!\vgaTestins|vga_ins|ADDR_x [13]),
	.datae(!\vgaTestins|vga_ins|ADDR_x [10]),
	.dataf(!\vgaTestins|vga_ins|ADDR_x [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTestins|vga_ins|equi|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|equi|LessThan0~0 .extended_lut = "off";
defparam \vgaTestins|vga_ins|equi|LessThan0~0 .lut_mask = 64'h8000000000000000;
defparam \vgaTestins|vga_ins|equi|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N54
cyclonev_lcell_comb \vgaTestins|vga_ins|h_cond2~0 (
// Equation(s):
// \vgaTestins|vga_ins|h_cond2~0_combout  = ( \vgaTestins|vga_ins|equi|LessThan0~0_combout  & ( !\vgaTestins|vga_ins|ADDR_x [17] & ( (!\vgaTestins|vga_ins|ADDR_x [16] & (!\vgaTestins|vga_ins|ADDR_x [9] & !\vgaTestins|vga_ins|ADDR_x [18])) ) ) )

	.dataa(!\vgaTestins|vga_ins|ADDR_x [16]),
	.datab(!\vgaTestins|vga_ins|ADDR_x [9]),
	.datac(gnd),
	.datad(!\vgaTestins|vga_ins|ADDR_x [18]),
	.datae(!\vgaTestins|vga_ins|equi|LessThan0~0_combout ),
	.dataf(!\vgaTestins|vga_ins|ADDR_x [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTestins|vga_ins|h_cond2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|h_cond2~0 .extended_lut = "off";
defparam \vgaTestins|vga_ins|h_cond2~0 .lut_mask = 64'h0000880000000000;
defparam \vgaTestins|vga_ins|h_cond2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N6
cyclonev_lcell_comb \vgaTestins|vga_ins|h_cond1~1 (
// Equation(s):
// \vgaTestins|vga_ins|h_cond1~1_combout  = ( \vgaTestins|vga_ins|ADDR_x [6] & ( !\vgaTestins|vga_ins|ADDR_x [8] & ( (\vgaTestins|vga_ins|ADDR_x [7] & (!\vgaTestins|vga_ins|ADDR_x [5] & (!\vgaTestins|vga_ins|h_cond1~0_combout  & 
// \vgaTestins|vga_ins|h_cond2~0_combout ))) ) ) )

	.dataa(!\vgaTestins|vga_ins|ADDR_x [7]),
	.datab(!\vgaTestins|vga_ins|ADDR_x [5]),
	.datac(!\vgaTestins|vga_ins|h_cond1~0_combout ),
	.datad(!\vgaTestins|vga_ins|h_cond2~0_combout ),
	.datae(!\vgaTestins|vga_ins|ADDR_x [6]),
	.dataf(!\vgaTestins|vga_ins|ADDR_x [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTestins|vga_ins|h_cond1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|h_cond1~1 .extended_lut = "off";
defparam \vgaTestins|vga_ins|h_cond1~1 .lut_mask = 64'h0000004000000000;
defparam \vgaTestins|vga_ins|h_cond1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y4_N8
dffeas \vgaTestins|vga_ins|h_cond1 (
	.clk(\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaTestins|vga_ins|h_cond1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|h_cond1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|h_cond1 .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|h_cond1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N48
cyclonev_lcell_comb \vgaTestins|vga_ins|equi|print~1 (
// Equation(s):
// \vgaTestins|vga_ins|equi|print~1_combout  = ( !\vgaTestins|vga_ins|ADDR_y [18] & ( (!\vgaTestins|vga_ins|ADDR_y [12] & (\vgaTestins|vga_ins|LessThan5~1_combout  & \vgaTestins|vga_ins|LessThan5~0_combout )) ) )

	.dataa(!\vgaTestins|vga_ins|ADDR_y [12]),
	.datab(gnd),
	.datac(!\vgaTestins|vga_ins|LessThan5~1_combout ),
	.datad(!\vgaTestins|vga_ins|LessThan5~0_combout ),
	.datae(gnd),
	.dataf(!\vgaTestins|vga_ins|ADDR_y [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTestins|vga_ins|equi|print~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|equi|print~1 .extended_lut = "off";
defparam \vgaTestins|vga_ins|equi|print~1 .lut_mask = 64'h000A000A00000000;
defparam \vgaTestins|vga_ins|equi|print~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y3_N52
dffeas \vgaTestins|vga_ins|ADDR_y[0] (
	.clk(!\vgaTestins|vga_ins|LTM_ins|blank_n~q ),
	.d(gnd),
	.asdata(\vgaTestins|vga_ins|ADDR_y[0]~1_combout ),
	.clrn(!\vgaTestins|vga_ins|ADDR_y[18]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|ADDR_y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|ADDR_y[0] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|ADDR_y[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y3_N2
dffeas \vgaTestins|vga_ins|ADDR_y[1] (
	.clk(!\vgaTestins|vga_ins|LTM_ins|blank_n~q ),
	.d(\vgaTestins|vga_ins|Add1~69_sumout ),
	.asdata(vcc),
	.clrn(!\vgaTestins|vga_ins|ADDR_y[18]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|ADDR_y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|ADDR_y[1] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|ADDR_y[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N18
cyclonev_lcell_comb \vgaTestins|vga_ins|equi|LessThan2~0 (
// Equation(s):
// \vgaTestins|vga_ins|equi|LessThan2~0_combout  = ( \vgaTestins|vga_ins|ADDR_y [4] & ( ((\vgaTestins|vga_ins|ADDR_y [2] & ((\vgaTestins|vga_ins|ADDR_y [1]) # (\vgaTestins|vga_ins|ADDR_y [0])))) # (\vgaTestins|vga_ins|ADDR_y[3]~DUPLICATE_q ) ) )

	.dataa(!\vgaTestins|vga_ins|ADDR_y[3]~DUPLICATE_q ),
	.datab(!\vgaTestins|vga_ins|ADDR_y [2]),
	.datac(!\vgaTestins|vga_ins|ADDR_y [0]),
	.datad(!\vgaTestins|vga_ins|ADDR_y [1]),
	.datae(gnd),
	.dataf(!\vgaTestins|vga_ins|ADDR_y [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTestins|vga_ins|equi|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|equi|LessThan2~0 .extended_lut = "off";
defparam \vgaTestins|vga_ins|equi|LessThan2~0 .lut_mask = 64'h0000000057775777;
defparam \vgaTestins|vga_ins|equi|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N39
cyclonev_lcell_comb \vgaTestins|vga_ins|equi|LessThan2~1 (
// Equation(s):
// \vgaTestins|vga_ins|equi|LessThan2~1_combout  = ( !\vgaTestins|vga_ins|ADDR_y [7] & ( (!\vgaTestins|vga_ins|ADDR_y [5] & !\vgaTestins|vga_ins|equi|LessThan2~0_combout ) ) )

	.dataa(!\vgaTestins|vga_ins|ADDR_y [5]),
	.datab(!\vgaTestins|vga_ins|equi|LessThan2~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaTestins|vga_ins|ADDR_y [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTestins|vga_ins|equi|LessThan2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|equi|LessThan2~1 .extended_lut = "off";
defparam \vgaTestins|vga_ins|equi|LessThan2~1 .lut_mask = 64'h8888888800000000;
defparam \vgaTestins|vga_ins|equi|LessThan2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N57
cyclonev_lcell_comb \vgaTestins|vga_ins|equi|LessThan2~2 (
// Equation(s):
// \vgaTestins|vga_ins|equi|LessThan2~2_combout  = ( \vgaTestins|vga_ins|ADDR_y [6] ) # ( !\vgaTestins|vga_ins|ADDR_y [6] & ( ((!\vgaTestins|vga_ins|equi|print~1_combout ) # (!\vgaTestins|vga_ins|equi|LessThan2~1_combout )) # (\vgaTestins|vga_ins|ADDR_y [8]) 
// ) )

	.dataa(!\vgaTestins|vga_ins|ADDR_y [8]),
	.datab(!\vgaTestins|vga_ins|equi|print~1_combout ),
	.datac(!\vgaTestins|vga_ins|equi|LessThan2~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaTestins|vga_ins|ADDR_y [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTestins|vga_ins|equi|LessThan2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|equi|LessThan2~2 .extended_lut = "off";
defparam \vgaTestins|vga_ins|equi|LessThan2~2 .lut_mask = 64'hFDFDFDFDFFFFFFFF;
defparam \vgaTestins|vga_ins|equi|LessThan2~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y4_N59
dffeas \vgaTestins|vga_ins|v_cond1 (
	.clk(\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaTestins|vga_ins|equi|LessThan2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|v_cond1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|v_cond1 .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|v_cond1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N0
cyclonev_lcell_comb \vgaTestins|vga_ins|equi|cond~1 (
// Equation(s):
// \vgaTestins|vga_ins|equi|cond~1_combout  = ( \vgaTestins|vga_ins|ADDR_x [8] & ( \vgaTestins|vga_ins|ADDR_x [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaTestins|vga_ins|ADDR_x [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaTestins|vga_ins|ADDR_x [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTestins|vga_ins|equi|cond~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|equi|cond~1 .extended_lut = "off";
defparam \vgaTestins|vga_ins|equi|cond~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \vgaTestins|vga_ins|equi|cond~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N45
cyclonev_lcell_comb \vgaTestins|vga_ins|h_cond2~1 (
// Equation(s):
// \vgaTestins|vga_ins|h_cond2~1_combout  = ( \vgaTestins|vga_ins|ADDR_x [1] & ( \vgaTestins|vga_ins|ADDR_x [3] & ( \vgaTestins|vga_ins|ADDR_x [4] ) ) ) # ( !\vgaTestins|vga_ins|ADDR_x [1] & ( \vgaTestins|vga_ins|ADDR_x [3] & ( \vgaTestins|vga_ins|ADDR_x [4] 
// ) ) ) # ( \vgaTestins|vga_ins|ADDR_x [1] & ( !\vgaTestins|vga_ins|ADDR_x [3] & ( (\vgaTestins|vga_ins|ADDR_x [4] & \vgaTestins|vga_ins|ADDR_x [2]) ) ) ) # ( !\vgaTestins|vga_ins|ADDR_x [1] & ( !\vgaTestins|vga_ins|ADDR_x [3] & ( 
// (!\vgaTestins|vga_ins|ADDR_x [0] & (!\vgaTestins|vga_ins|ADDR_x [4] & !\vgaTestins|vga_ins|ADDR_x [2])) # (\vgaTestins|vga_ins|ADDR_x [0] & (\vgaTestins|vga_ins|ADDR_x [4] & \vgaTestins|vga_ins|ADDR_x [2])) ) ) )

	.dataa(!\vgaTestins|vga_ins|ADDR_x [0]),
	.datab(gnd),
	.datac(!\vgaTestins|vga_ins|ADDR_x [4]),
	.datad(!\vgaTestins|vga_ins|ADDR_x [2]),
	.datae(!\vgaTestins|vga_ins|ADDR_x [1]),
	.dataf(!\vgaTestins|vga_ins|ADDR_x [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTestins|vga_ins|h_cond2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|h_cond2~1 .extended_lut = "off";
defparam \vgaTestins|vga_ins|h_cond2~1 .lut_mask = 64'hA005000F0F0F0F0F;
defparam \vgaTestins|vga_ins|h_cond2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N24
cyclonev_lcell_comb \vgaTestins|vga_ins|h_cond2~2 (
// Equation(s):
// \vgaTestins|vga_ins|h_cond2~2_combout  = ( \vgaTestins|vga_ins|ADDR_x [5] & ( (\vgaTestins|vga_ins|equi|cond~1_combout  & (\vgaTestins|vga_ins|h_cond2~0_combout  & (!\vgaTestins|vga_ins|h_cond2~1_combout  & !\vgaTestins|vga_ins|ADDR_x [6]))) ) )

	.dataa(!\vgaTestins|vga_ins|equi|cond~1_combout ),
	.datab(!\vgaTestins|vga_ins|h_cond2~0_combout ),
	.datac(!\vgaTestins|vga_ins|h_cond2~1_combout ),
	.datad(!\vgaTestins|vga_ins|ADDR_x [6]),
	.datae(gnd),
	.dataf(!\vgaTestins|vga_ins|ADDR_x [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTestins|vga_ins|h_cond2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|h_cond2~2 .extended_lut = "off";
defparam \vgaTestins|vga_ins|h_cond2~2 .lut_mask = 64'h0000000010001000;
defparam \vgaTestins|vga_ins|h_cond2~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y4_N25
dffeas \vgaTestins|vga_ins|h_cond2 (
	.clk(\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaTestins|vga_ins|h_cond2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|h_cond2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|h_cond2 .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|h_cond2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N3
cyclonev_lcell_comb \vgaTestins|vga_ins|print1~0 (
// Equation(s):
// \vgaTestins|vga_ins|print1~0_combout  = ( \vgaTestins|vga_ins|h_cond2~q  & ( (\vgaTestins|vga_ins|v_cond2~q  & \vgaTestins|vga_ins|v_cond1~q ) ) ) # ( !\vgaTestins|vga_ins|h_cond2~q  & ( (\vgaTestins|vga_ins|v_cond2~q  & (\vgaTestins|vga_ins|h_cond1~q  & 
// \vgaTestins|vga_ins|v_cond1~q )) ) )

	.dataa(!\vgaTestins|vga_ins|v_cond2~q ),
	.datab(!\vgaTestins|vga_ins|h_cond1~q ),
	.datac(!\vgaTestins|vga_ins|v_cond1~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaTestins|vga_ins|h_cond2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTestins|vga_ins|print1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|print1~0 .extended_lut = "off";
defparam \vgaTestins|vga_ins|print1~0 .lut_mask = 64'h0101010105050505;
defparam \vgaTestins|vga_ins|print1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y4_N5
dffeas \vgaTestins|vga_ins|print1 (
	.clk(\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaTestins|vga_ins|print1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|print1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|print1 .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|print1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N51
cyclonev_lcell_comb \vgaTestins|vga_ins|equi|LessThan3~0 (
// Equation(s):
// \vgaTestins|vga_ins|equi|LessThan3~0_combout  = ( \vgaTestins|vga_ins|ADDR_y[3]~DUPLICATE_q  & ( \vgaTestins|vga_ins|ADDR_y [2] & ( (!\vgaTestins|vga_ins|ADDR_y [5] & !\vgaTestins|vga_ins|ADDR_y [4]) ) ) ) # ( !\vgaTestins|vga_ins|ADDR_y[3]~DUPLICATE_q  & 
// ( \vgaTestins|vga_ins|ADDR_y [2] & ( (!\vgaTestins|vga_ins|ADDR_y [5] & ((!\vgaTestins|vga_ins|ADDR_y[1]~DUPLICATE_q ) # (!\vgaTestins|vga_ins|ADDR_y [4]))) ) ) ) # ( \vgaTestins|vga_ins|ADDR_y[3]~DUPLICATE_q  & ( !\vgaTestins|vga_ins|ADDR_y [2] & ( 
// (!\vgaTestins|vga_ins|ADDR_y [5] & !\vgaTestins|vga_ins|ADDR_y [4]) ) ) ) # ( !\vgaTestins|vga_ins|ADDR_y[3]~DUPLICATE_q  & ( !\vgaTestins|vga_ins|ADDR_y [2] & ( !\vgaTestins|vga_ins|ADDR_y [5] ) ) )

	.dataa(!\vgaTestins|vga_ins|ADDR_y [5]),
	.datab(gnd),
	.datac(!\vgaTestins|vga_ins|ADDR_y[1]~DUPLICATE_q ),
	.datad(!\vgaTestins|vga_ins|ADDR_y [4]),
	.datae(!\vgaTestins|vga_ins|ADDR_y[3]~DUPLICATE_q ),
	.dataf(!\vgaTestins|vga_ins|ADDR_y [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTestins|vga_ins|equi|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|equi|LessThan3~0 .extended_lut = "off";
defparam \vgaTestins|vga_ins|equi|LessThan3~0 .lut_mask = 64'hAAAAAA00AAA0AA00;
defparam \vgaTestins|vga_ins|equi|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N42
cyclonev_lcell_comb \vgaTestins|vga_ins|equi|print~2 (
// Equation(s):
// \vgaTestins|vga_ins|equi|print~2_combout  = ( \vgaTestins|vga_ins|equi|print~1_combout  & ( \vgaTestins|vga_ins|ADDR_y [7] & ( (\vgaTestins|vga_ins|equi|LessThan3~0_combout  & (!\vgaTestins|vga_ins|ADDR_y [6] & (!\vgaTestins|vga_ins|ADDR_y [8] & 
// !\vgaTestins|vga_ins|equi|LessThan2~1_combout ))) ) ) ) # ( \vgaTestins|vga_ins|equi|print~1_combout  & ( !\vgaTestins|vga_ins|ADDR_y [7] & ( (!\vgaTestins|vga_ins|ADDR_y [8] & ((!\vgaTestins|vga_ins|equi|LessThan2~1_combout ) # 
// (\vgaTestins|vga_ins|ADDR_y [6]))) ) ) )

	.dataa(!\vgaTestins|vga_ins|equi|LessThan3~0_combout ),
	.datab(!\vgaTestins|vga_ins|ADDR_y [6]),
	.datac(!\vgaTestins|vga_ins|ADDR_y [8]),
	.datad(!\vgaTestins|vga_ins|equi|LessThan2~1_combout ),
	.datae(!\vgaTestins|vga_ins|equi|print~1_combout ),
	.dataf(!\vgaTestins|vga_ins|ADDR_y [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTestins|vga_ins|equi|print~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|equi|print~2 .extended_lut = "off";
defparam \vgaTestins|vga_ins|equi|print~2 .lut_mask = 64'h0000F03000004000;
defparam \vgaTestins|vga_ins|equi|print~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N3
cyclonev_lcell_comb \vgaTestins|vga_ins|equi|LessThan9~0 (
// Equation(s):
// \vgaTestins|vga_ins|equi|LessThan9~0_combout  = ( \vgaTestins|vga_ins|ADDR_y [2] & ( (\vgaTestins|vga_ins|ADDR_y [4] & ((\vgaTestins|vga_ins|ADDR_y[3]~DUPLICATE_q ) # (\vgaTestins|vga_ins|ADDR_y[1]~DUPLICATE_q ))) ) ) # ( !\vgaTestins|vga_ins|ADDR_y [2] & 
// ( (\vgaTestins|vga_ins|ADDR_y [4] & \vgaTestins|vga_ins|ADDR_y[3]~DUPLICATE_q ) ) )

	.dataa(!\vgaTestins|vga_ins|ADDR_y [4]),
	.datab(gnd),
	.datac(!\vgaTestins|vga_ins|ADDR_y[1]~DUPLICATE_q ),
	.datad(!\vgaTestins|vga_ins|ADDR_y[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\vgaTestins|vga_ins|ADDR_y [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTestins|vga_ins|equi|LessThan9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|equi|LessThan9~0 .extended_lut = "off";
defparam \vgaTestins|vga_ins|equi|LessThan9~0 .lut_mask = 64'h0055005505550555;
defparam \vgaTestins|vga_ins|equi|LessThan9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N6
cyclonev_lcell_comb \vgaTestins|vga_ins|equi|print~10 (
// Equation(s):
// \vgaTestins|vga_ins|equi|print~10_combout  = ( !\vgaTestins|vga_ins|ADDR_y [8] & ( (\vgaTestins|vga_ins|ADDR_y [7] & (\vgaTestins|vga_ins|equi|print~1_combout  & (((\vgaTestins|vga_ins|equi|LessThan2~0_combout  & \vgaTestins|vga_ins|ADDR_y [5])) # 
// (\vgaTestins|vga_ins|ADDR_y [6])))) ) ) # ( \vgaTestins|vga_ins|ADDR_y [8] & ( (!\vgaTestins|vga_ins|ADDR_y [7] & (!\vgaTestins|vga_ins|ADDR_y [6] & (\vgaTestins|vga_ins|equi|print~1_combout  & ((!\vgaTestins|vga_ins|equi|LessThan9~0_combout ) # 
// (!\vgaTestins|vga_ins|ADDR_y [5]))))) ) )

	.dataa(!\vgaTestins|vga_ins|ADDR_y [7]),
	.datab(!\vgaTestins|vga_ins|ADDR_y [6]),
	.datac(!\vgaTestins|vga_ins|equi|LessThan9~0_combout ),
	.datad(!\vgaTestins|vga_ins|equi|print~1_combout ),
	.datae(!\vgaTestins|vga_ins|ADDR_y [8]),
	.dataf(!\vgaTestins|vga_ins|ADDR_y [5]),
	.datag(!\vgaTestins|vga_ins|equi|LessThan2~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTestins|vga_ins|equi|print~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|equi|print~10 .extended_lut = "on";
defparam \vgaTestins|vga_ins|equi|print~10 .lut_mask = 64'h0011008800150080;
defparam \vgaTestins|vga_ins|equi|print~10 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N38
cyclonev_io_ibuf \switches[7]~input (
	.i(switches[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switches[7]~input_o ));
// synopsys translate_off
defparam \switches[7]~input .bus_hold = "false";
defparam \switches[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N78
cyclonev_io_ibuf \switches[6]~input (
	.i(switches[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switches[6]~input_o ));
// synopsys translate_off
defparam \switches[6]~input .bus_hold = "false";
defparam \switches[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N61
cyclonev_io_ibuf \switches[5]~input (
	.i(switches[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switches[5]~input_o ));
// synopsys translate_off
defparam \switches[5]~input .bus_hold = "false";
defparam \switches[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N44
cyclonev_io_ibuf \switches[4]~input (
	.i(switches[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switches[4]~input_o ));
// synopsys translate_off
defparam \switches[4]~input .bus_hold = "false";
defparam \switches[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N95
cyclonev_io_ibuf \switches[8]~input (
	.i(switches[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switches[8]~input_o ));
// synopsys translate_off
defparam \switches[8]~input .bus_hold = "false";
defparam \switches[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N55
cyclonev_io_ibuf \switches[3]~input (
	.i(switches[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switches[3]~input_o ));
// synopsys translate_off
defparam \switches[3]~input .bus_hold = "false";
defparam \switches[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X84_Y20_N0
cyclonev_lcell_comb \iswitches|pos[2]~2 (
// Equation(s):
// \iswitches|pos[2]~2_combout  = ( !\switches[7]~input_o  & ( \switches[3]~input_o  & ( !\switches[8]~input_o  ) ) ) # ( !\switches[7]~input_o  & ( !\switches[3]~input_o  & ( (!\switches[8]~input_o  & (((\switches[4]~input_o ) # (\switches[5]~input_o )) # 
// (\switches[6]~input_o ))) ) ) )

	.dataa(!\switches[6]~input_o ),
	.datab(!\switches[5]~input_o ),
	.datac(!\switches[4]~input_o ),
	.datad(!\switches[8]~input_o ),
	.datae(!\switches[7]~input_o ),
	.dataf(!\switches[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iswitches|pos[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iswitches|pos[2]~2 .extended_lut = "off";
defparam \iswitches|pos[2]~2 .lut_mask = 64'h7F000000FF000000;
defparam \iswitches|pos[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N39
cyclonev_lcell_comb \validoins|Mux0~2 (
// Equation(s):
// \validoins|Mux0~2_combout  = (!\switches[7]~input_o  & (!\FSMins|Jug~q  & (\iswitches|pos[2]~2_combout  & !\switches[8]~input_o )))

	.dataa(!\switches[7]~input_o ),
	.datab(!\FSMins|Jug~q ),
	.datac(!\iswitches|pos[2]~2_combout ),
	.datad(!\switches[8]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\validoins|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \validoins|Mux0~2 .extended_lut = "off";
defparam \validoins|Mux0~2 .lut_mask = 64'h0800080008000800;
defparam \validoins|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \switches[1]~input (
	.i(switches[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switches[1]~input_o ));
// synopsys translate_off
defparam \switches[1]~input .bus_hold = "false";
defparam \switches[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N38
cyclonev_io_ibuf \switches[2]~input (
	.i(switches[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switches[2]~input_o ));
// synopsys translate_off
defparam \switches[2]~input .bus_hold = "false";
defparam \switches[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X84_Y20_N54
cyclonev_lcell_comb \iswitches|pos~3 (
// Equation(s):
// \iswitches|pos~3_combout  = ( \switches[2]~input_o  & ( \switches[3]~input_o  & ( (!\switches[6]~input_o  & !\switches[5]~input_o ) ) ) ) # ( !\switches[2]~input_o  & ( \switches[3]~input_o  & ( (!\switches[6]~input_o  & !\switches[5]~input_o ) ) ) ) # ( 
// \switches[2]~input_o  & ( !\switches[3]~input_o  & ( (!\switches[6]~input_o  & (!\switches[5]~input_o  & \switches[4]~input_o )) ) ) ) # ( !\switches[2]~input_o  & ( !\switches[3]~input_o  & ( (!\switches[6]~input_o  & (!\switches[5]~input_o  & 
// ((!\switches[1]~input_o ) # (\switches[4]~input_o )))) ) ) )

	.dataa(!\switches[6]~input_o ),
	.datab(!\switches[5]~input_o ),
	.datac(!\switches[4]~input_o ),
	.datad(!\switches[1]~input_o ),
	.datae(!\switches[2]~input_o ),
	.dataf(!\switches[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iswitches|pos~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iswitches|pos~3 .extended_lut = "off";
defparam \iswitches|pos~3 .lut_mask = 64'h8808080888888888;
defparam \iswitches|pos~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y6_N9
cyclonev_lcell_comb \nuevo_mux|Mux1~0 (
// Equation(s):
// \nuevo_mux|Mux1~0_combout  = ( \iswitches|pos[2]~2_combout  & ( !\FSMins|Jug~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\iswitches|pos[2]~2_combout ),
	.dataf(!\FSMins|Jug~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nuevo_mux|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nuevo_mux|Mux1~0 .extended_lut = "off";
defparam \nuevo_mux|Mux1~0 .lut_mask = 64'h0000FFFF00000000;
defparam \nuevo_mux|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y20_N6
cyclonev_lcell_comb \iswitches|pos~1 (
// Equation(s):
// \iswitches|pos~1_combout  = ( !\switches[7]~input_o  & ( ((!\switches[5]~input_o  & \switches[4]~input_o )) # (\switches[6]~input_o ) ) )

	.dataa(!\switches[6]~input_o ),
	.datab(!\switches[5]~input_o ),
	.datac(!\switches[4]~input_o ),
	.datad(gnd),
	.datae(!\switches[7]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iswitches|pos~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iswitches|pos~1 .extended_lut = "off";
defparam \iswitches|pos~1 .lut_mask = 64'h5D5D00005D5D0000;
defparam \iswitches|pos~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N4
cyclonev_io_ibuf \switches[0]~input (
	.i(switches[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switches[0]~input_o ));
// synopsys translate_off
defparam \switches[0]~input .bus_hold = "false";
defparam \switches[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X84_Y20_N24
cyclonev_lcell_comb \iswitches|pos~0 (
// Equation(s):
// \iswitches|pos~0_combout  = ( !\switches[7]~input_o  & ( !\switches[3]~input_o  & ( (!\switches[5]~input_o  & (((\switches[0]~input_o  & !\switches[1]~input_o )) # (\switches[2]~input_o ))) ) ) )

	.dataa(!\switches[2]~input_o ),
	.datab(!\switches[5]~input_o ),
	.datac(!\switches[0]~input_o ),
	.datad(!\switches[1]~input_o ),
	.datae(!\switches[7]~input_o ),
	.dataf(!\switches[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iswitches|pos~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iswitches|pos~0 .extended_lut = "off";
defparam \iswitches|pos~0 .lut_mask = 64'h4C44000000000000;
defparam \iswitches|pos~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N3
cyclonev_lcell_comb \nuevo_mux|Mux3~0 (
// Equation(s):
// \nuevo_mux|Mux3~0_combout  = ( \iswitches|pos~0_combout  & ( !\FSMins|Jug~q  ) ) # ( !\iswitches|pos~0_combout  & ( (!\FSMins|Jug~q  & ((\iswitches|pos~1_combout ) # (\switches[8]~input_o ))) ) )

	.dataa(!\switches[8]~input_o ),
	.datab(!\iswitches|pos~1_combout ),
	.datac(!\FSMins|Jug~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iswitches|pos~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nuevo_mux|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nuevo_mux|Mux3~0 .extended_lut = "off";
defparam \nuevo_mux|Mux3~0 .lut_mask = 64'h70707070F0F0F0F0;
defparam \nuevo_mux|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y21_N1
cyclonev_pll_output_counter \secs|second_clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\secs|second_clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\secs|second_clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN7 ),
	.tclk0(\secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\secs|second_clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\secs|second_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\secs|second_clk_inst|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 75;
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 75;
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "2.0 mhz";
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \secs|second_clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 7;
// synopsys translate_on

// Location: CLKCTRL_G0
cyclonev_clkena \secs|second_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0 (
	.inclk(\secs|second_clk_inst|altera_pll_i|outclk_wire [0]),
	.ena(vcc),
	.outclk(\secs|second_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \secs|second_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .clock_type = "global clock";
defparam \secs|second_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .disable_mode = "low";
defparam \secs|second_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \secs|second_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_power_up = "high";
defparam \secs|second_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X57_Y3_N0
cyclonev_lcell_comb \cronometerins|Add0~125 (
// Equation(s):
// \cronometerins|Add0~125_sumout  = SUM(( \cronometerins|micro_counter [0] ) + ( VCC ) + ( !VCC ))
// \cronometerins|Add0~126  = CARRY(( \cronometerins|micro_counter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cronometerins|micro_counter [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\cronometerins|Add0~125_sumout ),
	.cout(\cronometerins|Add0~126 ),
	.shareout());
// synopsys translate_off
defparam \cronometerins|Add0~125 .extended_lut = "off";
defparam \cronometerins|Add0~125 .lut_mask = 64'h0000000000000F0F;
defparam \cronometerins|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N52
cyclonev_io_ibuf \PC[1]~input (
	.i(PC[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PC[1]~input_o ));
// synopsys translate_off
defparam \PC[1]~input .bus_hold = "false";
defparam \PC[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N35
cyclonev_io_ibuf \PC[0]~input (
	.i(PC[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PC[0]~input_o ));
// synopsys translate_off
defparam \PC[0]~input .bus_hold = "false";
defparam \PC[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N33
cyclonev_lcell_comb \validoins|Mux0~0 (
// Equation(s):
// \validoins|Mux0~0_combout  = (!\FSMins|Jug~q  & (((\switches[8]~input_o ) # (\iswitches|pos[2]~2_combout )) # (\switches[7]~input_o )))

	.dataa(!\switches[7]~input_o ),
	.datab(!\FSMins|Jug~q ),
	.datac(!\iswitches|pos[2]~2_combout ),
	.datad(!\switches[8]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\validoins|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \validoins|Mux0~0 .extended_lut = "off";
defparam \validoins|Mux0~0 .lut_mask = 64'h4CCC4CCC4CCC4CCC;
defparam \validoins|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N30
cyclonev_lcell_comb \nuevo_mux|Mux2~0 (
// Equation(s):
// \nuevo_mux|Mux2~0_combout  = (!\switches[7]~input_o  & (!\FSMins|Jug~q  & (!\iswitches|pos~3_combout  & !\switches[8]~input_o )))

	.dataa(!\switches[7]~input_o ),
	.datab(!\FSMins|Jug~q ),
	.datac(!\iswitches|pos~3_combout ),
	.datad(!\switches[8]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nuevo_mux|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nuevo_mux|Mux2~0 .extended_lut = "off";
defparam \nuevo_mux|Mux2~0 .lut_mask = 64'h8000800080008000;
defparam \nuevo_mux|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N48
cyclonev_lcell_comb \actualizarins|new_juego[2][1][0]~0 (
// Equation(s):
// \actualizarins|new_juego[2][1][0]~0_combout  = ( \actualizarins|new_juego[2][1][0]~q  & ( \nuevo_mux|Mux2~0_combout  ) ) # ( \actualizarins|new_juego[2][1][0]~q  & ( !\nuevo_mux|Mux2~0_combout  ) ) # ( !\actualizarins|new_juego[2][1][0]~q  & ( 
// !\nuevo_mux|Mux2~0_combout  & ( (\nuevo_mux|Mux0~0_combout  & (!\nuevo_mux|Mux1~0_combout  & (!\nuevo_mux|Mux3~0_combout  & !\FSMins|Actualizar~4_combout ))) ) ) )

	.dataa(!\nuevo_mux|Mux0~0_combout ),
	.datab(!\nuevo_mux|Mux1~0_combout ),
	.datac(!\nuevo_mux|Mux3~0_combout ),
	.datad(!\FSMins|Actualizar~4_combout ),
	.datae(!\actualizarins|new_juego[2][1][0]~q ),
	.dataf(!\nuevo_mux|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\actualizarins|new_juego[2][1][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \actualizarins|new_juego[2][1][0]~0 .extended_lut = "off";
defparam \actualizarins|new_juego[2][1][0]~0 .lut_mask = 64'h4000FFFF0000FFFF;
defparam \actualizarins|new_juego[2][1][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y6_N50
dffeas \actualizarins|new_juego[2][1][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\actualizarins|new_juego[2][1][0]~0_combout ),
	.asdata(vcc),
	.clrn(!\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\actualizarins|new_juego[2][1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \actualizarins|new_juego[2][1][0] .is_wysiwyg = "true";
defparam \actualizarins|new_juego[2][1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N6
cyclonev_lcell_comb \actualizarins|new_juego[0][0][0]~0 (
// Equation(s):
// \actualizarins|new_juego[0][0][0]~0_combout  = ( \actualizarins|new_juego[0][0][0]~q  & ( \nuevo_mux|Mux2~0_combout  ) ) # ( \actualizarins|new_juego[0][0][0]~q  & ( !\nuevo_mux|Mux2~0_combout  ) ) # ( !\actualizarins|new_juego[0][0][0]~q  & ( 
// !\nuevo_mux|Mux2~0_combout  & ( (!\nuevo_mux|Mux0~0_combout  & (!\nuevo_mux|Mux1~0_combout  & (\nuevo_mux|Mux3~0_combout  & !\FSMins|Actualizar~4_combout ))) ) ) )

	.dataa(!\nuevo_mux|Mux0~0_combout ),
	.datab(!\nuevo_mux|Mux1~0_combout ),
	.datac(!\nuevo_mux|Mux3~0_combout ),
	.datad(!\FSMins|Actualizar~4_combout ),
	.datae(!\actualizarins|new_juego[0][0][0]~q ),
	.dataf(!\nuevo_mux|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\actualizarins|new_juego[0][0][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \actualizarins|new_juego[0][0][0]~0 .extended_lut = "off";
defparam \actualizarins|new_juego[0][0][0]~0 .lut_mask = 64'h0800FFFF0000FFFF;
defparam \actualizarins|new_juego[0][0][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y6_N8
dffeas \actualizarins|new_juego[0][0][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\actualizarins|new_juego[0][0][0]~0_combout ),
	.asdata(vcc),
	.clrn(!\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\actualizarins|new_juego[0][0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \actualizarins|new_juego[0][0][0] .is_wysiwyg = "true";
defparam \actualizarins|new_juego[0][0][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N27
cyclonev_lcell_comb \actualizarins|new_juego[1][0][0]~0 (
// Equation(s):
// \actualizarins|new_juego[1][0][0]~0_combout  = ((!\nuevo_mux|Mux3~0_combout  & (!\nuevo_mux|Mux2~0_combout  & \actualizarins|Decoder0~0_combout ))) # (\actualizarins|new_juego[1][0][0]~q )

	.dataa(!\nuevo_mux|Mux3~0_combout ),
	.datab(!\nuevo_mux|Mux2~0_combout ),
	.datac(!\actualizarins|Decoder0~0_combout ),
	.datad(!\actualizarins|new_juego[1][0][0]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\actualizarins|new_juego[1][0][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \actualizarins|new_juego[1][0][0]~0 .extended_lut = "off";
defparam \actualizarins|new_juego[1][0][0]~0 .lut_mask = 64'h08FF08FF08FF08FF;
defparam \actualizarins|new_juego[1][0][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y6_N29
dffeas \actualizarins|new_juego[1][0][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\actualizarins|new_juego[1][0][0]~0_combout ),
	.asdata(vcc),
	.clrn(!\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\actualizarins|new_juego[1][0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \actualizarins|new_juego[1][0][0] .is_wysiwyg = "true";
defparam \actualizarins|new_juego[1][0][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N15
cyclonev_lcell_comb \actualizarins|new_juego[2][0][0]~0 (
// Equation(s):
// \actualizarins|new_juego[2][0][0]~0_combout  = ( \nuevo_mux|Mux3~0_combout  & ( ((\nuevo_mux|Mux2~0_combout  & \actualizarins|Decoder0~0_combout )) # (\actualizarins|new_juego[2][0][0]~q ) ) ) # ( !\nuevo_mux|Mux3~0_combout  & ( 
// \actualizarins|new_juego[2][0][0]~q  ) )

	.dataa(!\nuevo_mux|Mux2~0_combout ),
	.datab(gnd),
	.datac(!\actualizarins|new_juego[2][0][0]~q ),
	.datad(!\actualizarins|Decoder0~0_combout ),
	.datae(gnd),
	.dataf(!\nuevo_mux|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\actualizarins|new_juego[2][0][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \actualizarins|new_juego[2][0][0]~0 .extended_lut = "off";
defparam \actualizarins|new_juego[2][0][0]~0 .lut_mask = 64'h0F0F0F0F0F5F0F5F;
defparam \actualizarins|new_juego[2][0][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y6_N26
dffeas \actualizarins|new_juego[2][0][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\actualizarins|new_juego[2][0][0]~0_combout ),
	.clrn(!\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\actualizarins|new_juego[2][0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \actualizarins|new_juego[2][0][0] .is_wysiwyg = "true";
defparam \actualizarins|new_juego[2][0][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N3
cyclonev_lcell_comb \FSMins|Actualizar~2 (
// Equation(s):
// \FSMins|Actualizar~2_combout  = ( \actualizarins|new_juego[2][0][0]~q  & ( (!\actualizarins|new_juego[2][2][0]~q  & (\actualizarins|new_juego[0][0][0]~q  & ((\actualizarins|new_juego[1][0][0]~q )))) # (\actualizarins|new_juego[2][2][0]~q  & 
// (((\actualizarins|new_juego[0][0][0]~q  & \actualizarins|new_juego[1][0][0]~q )) # (\actualizarins|new_juego[2][1][0]~q ))) ) )

	.dataa(!\actualizarins|new_juego[2][2][0]~q ),
	.datab(!\actualizarins|new_juego[0][0][0]~q ),
	.datac(!\actualizarins|new_juego[2][1][0]~q ),
	.datad(!\actualizarins|new_juego[1][0][0]~q ),
	.datae(gnd),
	.dataf(!\actualizarins|new_juego[2][0][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSMins|Actualizar~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSMins|Actualizar~2 .extended_lut = "off";
defparam \FSMins|Actualizar~2 .lut_mask = 64'h0000000005370537;
defparam \FSMins|Actualizar~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N45
cyclonev_lcell_comb \actualizarins|new_juego[1][2][0]~0 (
// Equation(s):
// \actualizarins|new_juego[1][2][0]~0_combout  = ( \actualizarins|Decoder0~0_combout  & ( ((!\nuevo_mux|Mux3~0_combout  & \nuevo_mux|Mux2~0_combout )) # (\actualizarins|new_juego[1][2][0]~q ) ) ) # ( !\actualizarins|Decoder0~0_combout  & ( 
// \actualizarins|new_juego[1][2][0]~q  ) )

	.dataa(!\nuevo_mux|Mux3~0_combout ),
	.datab(!\nuevo_mux|Mux2~0_combout ),
	.datac(gnd),
	.datad(!\actualizarins|new_juego[1][2][0]~q ),
	.datae(gnd),
	.dataf(!\actualizarins|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\actualizarins|new_juego[1][2][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \actualizarins|new_juego[1][2][0]~0 .extended_lut = "off";
defparam \actualizarins|new_juego[1][2][0]~0 .lut_mask = 64'h00FF00FF22FF22FF;
defparam \actualizarins|new_juego[1][2][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y6_N47
dffeas \actualizarins|new_juego[1][2][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\actualizarins|new_juego[1][2][0]~0_combout ),
	.asdata(vcc),
	.clrn(!\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\actualizarins|new_juego[1][2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \actualizarins|new_juego[1][2][0] .is_wysiwyg = "true";
defparam \actualizarins|new_juego[1][2][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y6_N54
cyclonev_lcell_comb \actualizarins|new_juego[0][1][0]~0 (
// Equation(s):
// \actualizarins|new_juego[0][1][0]~0_combout  = ( \nuevo_mux|Mux2~0_combout  & ( ((!\nuevo_mux|Mux3~0_combout  & (!\validoins|Mux0~0_combout  & !\FSMins|Actualizar~4_combout ))) # (\actualizarins|new_juego[0][1][0]~q ) ) ) # ( !\nuevo_mux|Mux2~0_combout  & 
// ( \actualizarins|new_juego[0][1][0]~q  ) )

	.dataa(!\nuevo_mux|Mux3~0_combout ),
	.datab(!\validoins|Mux0~0_combout ),
	.datac(!\FSMins|Actualizar~4_combout ),
	.datad(!\actualizarins|new_juego[0][1][0]~q ),
	.datae(gnd),
	.dataf(!\nuevo_mux|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\actualizarins|new_juego[0][1][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \actualizarins|new_juego[0][1][0]~0 .extended_lut = "off";
defparam \actualizarins|new_juego[0][1][0]~0 .lut_mask = 64'h00FF00FF80FF80FF;
defparam \actualizarins|new_juego[0][1][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y6_N56
dffeas \actualizarins|new_juego[0][1][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\actualizarins|new_juego[0][1][0]~0_combout ),
	.asdata(vcc),
	.clrn(!\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\actualizarins|new_juego[0][1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \actualizarins|new_juego[0][1][0] .is_wysiwyg = "true";
defparam \actualizarins|new_juego[0][1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N0
cyclonev_lcell_comb \FSMins|Actualizar~1 (
// Equation(s):
// \FSMins|Actualizar~1_combout  = ( \actualizarins|new_juego[0][2][0]~q  & ( (!\actualizarins|new_juego[2][2][0]~q  & (\actualizarins|new_juego[0][0][0]~q  & (\actualizarins|new_juego[0][1][0]~q ))) # (\actualizarins|new_juego[2][2][0]~q  & 
// (((\actualizarins|new_juego[0][0][0]~q  & \actualizarins|new_juego[0][1][0]~q )) # (\actualizarins|new_juego[1][2][0]~q ))) ) )

	.dataa(!\actualizarins|new_juego[2][2][0]~q ),
	.datab(!\actualizarins|new_juego[0][0][0]~q ),
	.datac(!\actualizarins|new_juego[0][1][0]~q ),
	.datad(!\actualizarins|new_juego[1][2][0]~q ),
	.datae(gnd),
	.dataf(!\actualizarins|new_juego[0][2][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSMins|Actualizar~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSMins|Actualizar~1 .extended_lut = "off";
defparam \FSMins|Actualizar~1 .lut_mask = 64'h0000000003570357;
defparam \FSMins|Actualizar~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N42
cyclonev_lcell_comb \FSMins|Actualizar~0 (
// Equation(s):
// \FSMins|Actualizar~0_combout  = ( \actualizarins|new_juego[0][1][0]~q  & ( \actualizarins|new_juego[2][0][0]~q  & ( (!\actualizarins|new_juego[2][1][0]~q  & (!\actualizarins|new_juego[0][2][0]~q  & ((!\actualizarins|new_juego[0][0][0]~q ) # 
// (!\actualizarins|new_juego[2][2][0]~q )))) ) ) ) # ( !\actualizarins|new_juego[0][1][0]~q  & ( \actualizarins|new_juego[2][0][0]~q  & ( (!\actualizarins|new_juego[0][2][0]~q  & ((!\actualizarins|new_juego[0][0][0]~q ) # 
// (!\actualizarins|new_juego[2][2][0]~q ))) ) ) ) # ( \actualizarins|new_juego[0][1][0]~q  & ( !\actualizarins|new_juego[2][0][0]~q  & ( (!\actualizarins|new_juego[2][1][0]~q  & ((!\actualizarins|new_juego[0][0][0]~q ) # 
// (!\actualizarins|new_juego[2][2][0]~q ))) ) ) ) # ( !\actualizarins|new_juego[0][1][0]~q  & ( !\actualizarins|new_juego[2][0][0]~q  & ( (!\actualizarins|new_juego[0][0][0]~q ) # (!\actualizarins|new_juego[2][2][0]~q ) ) ) )

	.dataa(!\actualizarins|new_juego[0][0][0]~q ),
	.datab(!\actualizarins|new_juego[2][1][0]~q ),
	.datac(!\actualizarins|new_juego[2][2][0]~q ),
	.datad(!\actualizarins|new_juego[0][2][0]~q ),
	.datae(!\actualizarins|new_juego[0][1][0]~q ),
	.dataf(!\actualizarins|new_juego[2][0][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSMins|Actualizar~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSMins|Actualizar~0 .extended_lut = "off";
defparam \FSMins|Actualizar~0 .lut_mask = 64'hFAFAC8C8FA00C800;
defparam \FSMins|Actualizar~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N30
cyclonev_lcell_comb \FSMins|Actualizar~3 (
// Equation(s):
// \FSMins|Actualizar~3_combout  = ( \actualizarins|new_juego[1][0][0]~q  & ( \actualizarins|new_juego[1][1][0]~q  & ( (((!\FSMins|Actualizar~0_combout ) # (\FSMins|Actualizar~1_combout )) # (\actualizarins|new_juego[1][2][0]~q )) # 
// (\FSMins|Actualizar~2_combout ) ) ) ) # ( !\actualizarins|new_juego[1][0][0]~q  & ( \actualizarins|new_juego[1][1][0]~q  & ( ((!\FSMins|Actualizar~0_combout ) # (\FSMins|Actualizar~1_combout )) # (\FSMins|Actualizar~2_combout ) ) ) ) # ( 
// \actualizarins|new_juego[1][0][0]~q  & ( !\actualizarins|new_juego[1][1][0]~q  & ( (\FSMins|Actualizar~1_combout ) # (\FSMins|Actualizar~2_combout ) ) ) ) # ( !\actualizarins|new_juego[1][0][0]~q  & ( !\actualizarins|new_juego[1][1][0]~q  & ( 
// (\FSMins|Actualizar~1_combout ) # (\FSMins|Actualizar~2_combout ) ) ) )

	.dataa(!\FSMins|Actualizar~2_combout ),
	.datab(!\actualizarins|new_juego[1][2][0]~q ),
	.datac(!\FSMins|Actualizar~1_combout ),
	.datad(!\FSMins|Actualizar~0_combout ),
	.datae(!\actualizarins|new_juego[1][0][0]~q ),
	.dataf(!\actualizarins|new_juego[1][1][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSMins|Actualizar~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSMins|Actualizar~3 .extended_lut = "off";
defparam \FSMins|Actualizar~3 .lut_mask = 64'h5F5F5F5FFF5FFF7F;
defparam \FSMins|Actualizar~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N6
cyclonev_lcell_comb \validoins|Mux0~1 (
// Equation(s):
// \validoins|Mux0~1_combout  = ( \actualizarins|new_juego[1][2][0]~q  & ( \actualizarins|new_juego[2][0][0]~q  & ( (!\nuevo_mux|Mux2~0_combout  & ((!\nuevo_mux|Mux3~0_combout  & (!\actualizarins|new_juego[1][0][0]~q )) # (\nuevo_mux|Mux3~0_combout  & 
// ((!\actualizarins|new_juego[1][1][0]~q ))))) ) ) ) # ( !\actualizarins|new_juego[1][2][0]~q  & ( \actualizarins|new_juego[2][0][0]~q  & ( (!\nuevo_mux|Mux2~0_combout  & ((!\nuevo_mux|Mux3~0_combout  & (!\actualizarins|new_juego[1][0][0]~q )) # 
// (\nuevo_mux|Mux3~0_combout  & ((!\actualizarins|new_juego[1][1][0]~q ))))) # (\nuevo_mux|Mux2~0_combout  & (!\nuevo_mux|Mux3~0_combout )) ) ) ) # ( \actualizarins|new_juego[1][2][0]~q  & ( !\actualizarins|new_juego[2][0][0]~q  & ( 
// (!\nuevo_mux|Mux2~0_combout  & ((!\nuevo_mux|Mux3~0_combout  & (!\actualizarins|new_juego[1][0][0]~q )) # (\nuevo_mux|Mux3~0_combout  & ((!\actualizarins|new_juego[1][1][0]~q ))))) # (\nuevo_mux|Mux2~0_combout  & (\nuevo_mux|Mux3~0_combout )) ) ) ) # ( 
// !\actualizarins|new_juego[1][2][0]~q  & ( !\actualizarins|new_juego[2][0][0]~q  & ( ((!\nuevo_mux|Mux3~0_combout  & (!\actualizarins|new_juego[1][0][0]~q )) # (\nuevo_mux|Mux3~0_combout  & ((!\actualizarins|new_juego[1][1][0]~q )))) # 
// (\nuevo_mux|Mux2~0_combout ) ) ) )

	.dataa(!\nuevo_mux|Mux2~0_combout ),
	.datab(!\nuevo_mux|Mux3~0_combout ),
	.datac(!\actualizarins|new_juego[1][0][0]~q ),
	.datad(!\actualizarins|new_juego[1][1][0]~q ),
	.datae(!\actualizarins|new_juego[1][2][0]~q ),
	.dataf(!\actualizarins|new_juego[2][0][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\validoins|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \validoins|Mux0~1 .extended_lut = "off";
defparam \validoins|Mux0~1 .lut_mask = 64'hF7D5B391E6C4A280;
defparam \validoins|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N12
cyclonev_lcell_comb \itodoLleno|lleno~1 (
// Equation(s):
// \itodoLleno|lleno~1_combout  = ( \actualizarins|new_juego[1][2][0]~q  & ( (\actualizarins|new_juego[0][0][0]~q  & (\actualizarins|new_juego[1][0][0]~q  & \actualizarins|new_juego[0][1][0]~q )) ) )

	.dataa(gnd),
	.datab(!\actualizarins|new_juego[0][0][0]~q ),
	.datac(!\actualizarins|new_juego[1][0][0]~q ),
	.datad(!\actualizarins|new_juego[0][1][0]~q ),
	.datae(gnd),
	.dataf(!\actualizarins|new_juego[1][2][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\itodoLleno|lleno~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \itodoLleno|lleno~1 .extended_lut = "off";
defparam \itodoLleno|lleno~1 .lut_mask = 64'h0000000000030003;
defparam \itodoLleno|lleno~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y6_N57
cyclonev_lcell_comb \FSMins|Selector1~0 (
// Equation(s):
// \FSMins|Selector1~0_combout  = ( \PC[1]~input_o  & ( \FSMins|state.state4~q  & ( (!\FSMins|Actualizar~3_combout ) # ((!\FSMins|state.state0~q  & !\PC[0]~input_o )) ) ) ) # ( !\PC[1]~input_o  & ( \FSMins|state.state4~q  & ( (!\FSMins|Actualizar~3_combout ) 
// # ((!\FSMins|state.state0~q  & \PC[0]~input_o )) ) ) ) # ( \PC[1]~input_o  & ( !\FSMins|state.state4~q  & ( (!\FSMins|state.state0~q  & !\PC[0]~input_o ) ) ) ) # ( !\PC[1]~input_o  & ( !\FSMins|state.state4~q  & ( (!\FSMins|state.state0~q  & 
// \PC[0]~input_o ) ) ) )

	.dataa(!\FSMins|state.state0~q ),
	.datab(!\PC[0]~input_o ),
	.datac(!\FSMins|Actualizar~3_combout ),
	.datad(gnd),
	.datae(!\PC[1]~input_o ),
	.dataf(!\FSMins|state.state4~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSMins|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSMins|Selector1~0 .extended_lut = "off";
defparam \FSMins|Selector1~0 .lut_mask = 64'h22228888F2F2F8F8;
defparam \FSMins|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y6_N18
cyclonev_lcell_comb \FSMins|Selector1~1 (
// Equation(s):
// \FSMins|Selector1~1_combout  = ( \validoins|Mux0~1_combout  & ( \FSMins|state.state2~q  & ( ((!\FSMins|Actualizar~3_combout ) # ((!\validoins|Mux0~2_combout  & !\validoins|Mux0~5_combout ))) # (\FSMins|Selector1~0_combout ) ) ) ) # ( 
// !\validoins|Mux0~1_combout  & ( \FSMins|state.state2~q  & ( ((!\FSMins|Actualizar~3_combout ) # (!\validoins|Mux0~5_combout )) # (\FSMins|Selector1~0_combout ) ) ) ) # ( \validoins|Mux0~1_combout  & ( !\FSMins|state.state2~q  & ( 
// \FSMins|Selector1~0_combout  ) ) ) # ( !\validoins|Mux0~1_combout  & ( !\FSMins|state.state2~q  & ( \FSMins|Selector1~0_combout  ) ) )

	.dataa(!\validoins|Mux0~2_combout ),
	.datab(!\FSMins|Selector1~0_combout ),
	.datac(!\FSMins|Actualizar~3_combout ),
	.datad(!\validoins|Mux0~5_combout ),
	.datae(!\validoins|Mux0~1_combout ),
	.dataf(!\FSMins|state.state2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSMins|Selector1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSMins|Selector1~1 .extended_lut = "off";
defparam \FSMins|Selector1~1 .lut_mask = 64'h33333333FFF3FBF3;
defparam \FSMins|Selector1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y6_N20
dffeas \FSMins|state.state1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\FSMins|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(!\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSMins|state.state1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSMins|state.state1 .is_wysiwyg = "true";
defparam \FSMins|state.state1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N24
cyclonev_lcell_comb \iswitches|pos~4 (
// Equation(s):
// \iswitches|pos~4_combout  = (!\iswitches|pos~3_combout  & !\switches[7]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iswitches|pos~3_combout ),
	.datad(!\switches[7]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iswitches|pos~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iswitches|pos~4 .extended_lut = "off";
defparam \iswitches|pos~4 .lut_mask = 64'hF000F000F000F000;
defparam \iswitches|pos~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N0
cyclonev_lcell_comb \FSMins|LessThan0~0 (
// Equation(s):
// \FSMins|LessThan0~0_combout  = ( !\iswitches|pos[2]~2_combout  & ( (!\switches[8]~input_o  & (!\iswitches|pos~1_combout  & (!\iswitches|pos~0_combout  & !\switches[7]~input_o ))) ) )

	.dataa(!\switches[8]~input_o ),
	.datab(!\iswitches|pos~1_combout ),
	.datac(!\iswitches|pos~0_combout ),
	.datad(!\switches[7]~input_o ),
	.datae(gnd),
	.dataf(!\iswitches|pos[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSMins|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSMins|LessThan0~0 .extended_lut = "off";
defparam \FSMins|LessThan0~0 .lut_mask = 64'h8000800000000000;
defparam \FSMins|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y6_N39
cyclonev_lcell_comb \FSMins|Selector2~1 (
// Equation(s):
// \FSMins|Selector2~1_combout  = ( \iswitches|pos~4_combout  & ( \FSMins|LessThan0~0_combout  & ( (\FSMins|Selector2~0_combout  & (\FSMins|state.state1~q  & ((!\itodoLleno|lleno~0_combout ) # (!\itodoLleno|lleno~1_combout )))) ) ) ) # ( 
// \iswitches|pos~4_combout  & ( !\FSMins|LessThan0~0_combout  & ( (\FSMins|Selector2~0_combout  & (\FSMins|state.state1~q  & ((!\itodoLleno|lleno~0_combout ) # (!\itodoLleno|lleno~1_combout )))) ) ) ) # ( !\iswitches|pos~4_combout  & ( 
// !\FSMins|LessThan0~0_combout  & ( (\FSMins|Selector2~0_combout  & (\FSMins|state.state1~q  & ((!\itodoLleno|lleno~0_combout ) # (!\itodoLleno|lleno~1_combout )))) ) ) )

	.dataa(!\FSMins|Selector2~0_combout ),
	.datab(!\itodoLleno|lleno~0_combout ),
	.datac(!\itodoLleno|lleno~1_combout ),
	.datad(!\FSMins|state.state1~q ),
	.datae(!\iswitches|pos~4_combout ),
	.dataf(!\FSMins|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSMins|Selector2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSMins|Selector2~1 .extended_lut = "off";
defparam \FSMins|Selector2~1 .lut_mask = 64'h0054005400000054;
defparam \FSMins|Selector2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y6_N41
dffeas \FSMins|state.state2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\FSMins|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(!\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSMins|state.state2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSMins|state.state2 .is_wysiwyg = "true";
defparam \FSMins|state.state2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y6_N12
cyclonev_lcell_comb \actualizarins|Decoder0~0 (
// Equation(s):
// \actualizarins|Decoder0~0_combout  = ( \validoins|Mux0~5_combout  & ( \validoins|Mux0~2_combout  & ( (!\FSMins|state.state2~q  & ((\FSMins|state.state4~q ))) # (\FSMins|state.state2~q  & (!\FSMins|Actualizar~3_combout )) ) ) ) # ( 
// !\validoins|Mux0~5_combout  & ( \validoins|Mux0~2_combout  & ( (!\FSMins|state.state2~q  & (((\FSMins|state.state4~q )))) # (\FSMins|state.state2~q  & ((!\FSMins|Actualizar~3_combout ) # ((!\validoins|Mux0~1_combout )))) ) ) )

	.dataa(!\FSMins|Actualizar~3_combout ),
	.datab(!\FSMins|state.state4~q ),
	.datac(!\validoins|Mux0~1_combout ),
	.datad(!\FSMins|state.state2~q ),
	.datae(!\validoins|Mux0~5_combout ),
	.dataf(!\validoins|Mux0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\actualizarins|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \actualizarins|Decoder0~0 .extended_lut = "off";
defparam \actualizarins|Decoder0~0 .lut_mask = 64'h0000000033FA33AA;
defparam \actualizarins|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N42
cyclonev_lcell_comb \actualizarins|new_juego[1][1][0]~0 (
// Equation(s):
// \actualizarins|new_juego[1][1][0]~0_combout  = ( \actualizarins|Decoder0~0_combout  & ( ((\nuevo_mux|Mux3~0_combout  & !\nuevo_mux|Mux2~0_combout )) # (\actualizarins|new_juego[1][1][0]~q ) ) ) # ( !\actualizarins|Decoder0~0_combout  & ( 
// \actualizarins|new_juego[1][1][0]~q  ) )

	.dataa(!\nuevo_mux|Mux3~0_combout ),
	.datab(!\nuevo_mux|Mux2~0_combout ),
	.datac(gnd),
	.datad(!\actualizarins|new_juego[1][1][0]~q ),
	.datae(gnd),
	.dataf(!\actualizarins|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\actualizarins|new_juego[1][1][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \actualizarins|new_juego[1][1][0]~0 .extended_lut = "off";
defparam \actualizarins|new_juego[1][1][0]~0 .lut_mask = 64'h00FF00FF44FF44FF;
defparam \actualizarins|new_juego[1][1][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y6_N44
dffeas \actualizarins|new_juego[1][1][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\actualizarins|new_juego[1][1][0]~0_combout ),
	.asdata(vcc),
	.clrn(!\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\actualizarins|new_juego[1][1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \actualizarins|new_juego[1][1][0] .is_wysiwyg = "true";
defparam \actualizarins|new_juego[1][1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N54
cyclonev_lcell_comb \itodoLleno|lleno~0 (
// Equation(s):
// \itodoLleno|lleno~0_combout  = ( \actualizarins|new_juego[2][0][0]~q  & ( (\actualizarins|new_juego[2][2][0]~q  & (\actualizarins|new_juego[2][1][0]~q  & (\actualizarins|new_juego[0][2][0]~q  & \actualizarins|new_juego[1][1][0]~q ))) ) )

	.dataa(!\actualizarins|new_juego[2][2][0]~q ),
	.datab(!\actualizarins|new_juego[2][1][0]~q ),
	.datac(!\actualizarins|new_juego[0][2][0]~q ),
	.datad(!\actualizarins|new_juego[1][1][0]~q ),
	.datae(gnd),
	.dataf(!\actualizarins|new_juego[2][0][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\itodoLleno|lleno~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \itodoLleno|lleno~0 .extended_lut = "off";
defparam \itodoLleno|lleno~0 .lut_mask = 64'h0000000000010001;
defparam \itodoLleno|lleno~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y6_N24
cyclonev_lcell_comb \FSMins|Selector0~0 (
// Equation(s):
// \FSMins|Selector0~0_combout  = ( \itodoLleno|lleno~1_combout  & ( \PC[0]~input_o  & ( (!\itodoLleno|lleno~0_combout  & (((\PC[1]~input_o  & !\FSMins|state.state0~q )))) # (\itodoLleno|lleno~0_combout  & (((\PC[1]~input_o  & !\FSMins|state.state0~q )) # 
// (\FSMins|state.state1~q ))) ) ) ) # ( !\itodoLleno|lleno~1_combout  & ( \PC[0]~input_o  & ( (\PC[1]~input_o  & !\FSMins|state.state0~q ) ) ) ) # ( \itodoLleno|lleno~1_combout  & ( !\PC[0]~input_o  & ( (!\itodoLleno|lleno~0_combout  & (((!\PC[1]~input_o  & 
// !\FSMins|state.state0~q )))) # (\itodoLleno|lleno~0_combout  & (((!\PC[1]~input_o  & !\FSMins|state.state0~q )) # (\FSMins|state.state1~q ))) ) ) ) # ( !\itodoLleno|lleno~1_combout  & ( !\PC[0]~input_o  & ( (!\PC[1]~input_o  & !\FSMins|state.state0~q ) ) 
// ) )

	.dataa(!\itodoLleno|lleno~0_combout ),
	.datab(!\FSMins|state.state1~q ),
	.datac(!\PC[1]~input_o ),
	.datad(!\FSMins|state.state0~q ),
	.datae(!\itodoLleno|lleno~1_combout ),
	.dataf(!\PC[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSMins|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSMins|Selector0~0 .extended_lut = "off";
defparam \FSMins|Selector0~0 .lut_mask = 64'hF000F1110F001F11;
defparam \FSMins|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y6_N30
cyclonev_lcell_comb \FSMins|Selector3~0 (
// Equation(s):
// \FSMins|Selector3~0_combout  = ( \FSMins|state.GANAR~q  & ( \nuevo_mux|Mux2~0_combout  & ( (\FSMins|state.state4~q  & \FSMins|Actualizar~3_combout ) ) ) ) # ( !\FSMins|state.GANAR~q  & ( \nuevo_mux|Mux2~0_combout  & ( (\FSMins|state.state4~q  & 
// \FSMins|Actualizar~3_combout ) ) ) ) # ( \FSMins|state.GANAR~q  & ( !\nuevo_mux|Mux2~0_combout  & ( (!\nuevo_mux|Mux3~0_combout  & ((!\validoins|Mux0~0_combout ) # ((\FSMins|state.state4~q  & \FSMins|Actualizar~3_combout )))) # (\nuevo_mux|Mux3~0_combout  
// & (\FSMins|state.state4~q  & (\FSMins|Actualizar~3_combout ))) ) ) ) # ( !\FSMins|state.GANAR~q  & ( !\nuevo_mux|Mux2~0_combout  & ( (\FSMins|state.state4~q  & \FSMins|Actualizar~3_combout ) ) ) )

	.dataa(!\nuevo_mux|Mux3~0_combout ),
	.datab(!\FSMins|state.state4~q ),
	.datac(!\FSMins|Actualizar~3_combout ),
	.datad(!\validoins|Mux0~0_combout ),
	.datae(!\FSMins|state.GANAR~q ),
	.dataf(!\nuevo_mux|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSMins|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSMins|Selector3~0 .extended_lut = "off";
defparam \FSMins|Selector3~0 .lut_mask = 64'h0303AB0303030303;
defparam \FSMins|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y6_N0
cyclonev_lcell_comb \FSMins|Selector3~1 (
// Equation(s):
// \FSMins|Selector3~1_combout  = ( \validoins|Mux0~1_combout  & ( \FSMins|state.state2~q  & ( ((\FSMins|Actualizar~3_combout  & ((\validoins|Mux0~2_combout ) # (\validoins|Mux0~5_combout )))) # (\FSMins|Selector3~0_combout ) ) ) ) # ( 
// !\validoins|Mux0~1_combout  & ( \FSMins|state.state2~q  & ( ((\FSMins|Actualizar~3_combout  & \validoins|Mux0~5_combout )) # (\FSMins|Selector3~0_combout ) ) ) ) # ( \validoins|Mux0~1_combout  & ( !\FSMins|state.state2~q  & ( \FSMins|Selector3~0_combout  
// ) ) ) # ( !\validoins|Mux0~1_combout  & ( !\FSMins|state.state2~q  & ( \FSMins|Selector3~0_combout  ) ) )

	.dataa(!\FSMins|Actualizar~3_combout ),
	.datab(!\validoins|Mux0~5_combout ),
	.datac(!\validoins|Mux0~2_combout ),
	.datad(!\FSMins|Selector3~0_combout ),
	.datae(!\validoins|Mux0~1_combout ),
	.dataf(!\FSMins|state.state2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSMins|Selector3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSMins|Selector3~1 .extended_lut = "off";
defparam \FSMins|Selector3~1 .lut_mask = 64'h00FF00FF11FF15FF;
defparam \FSMins|Selector3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y6_N2
dffeas \FSMins|state.GANAR (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\FSMins|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(!\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSMins|state.GANAR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSMins|state.GANAR .is_wysiwyg = "true";
defparam \FSMins|state.GANAR .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y6_N57
cyclonev_lcell_comb \FSMins|Selector0~1 (
// Equation(s):
// \FSMins|Selector0~1_combout  = ( \nuevo_mux|Mux2~0_combout  & ( (!\FSMins|Selector0~0_combout  & !\FSMins|state.GANAR~q ) ) ) # ( !\nuevo_mux|Mux2~0_combout  & ( (!\FSMins|Selector0~0_combout  & ((!\FSMins|state.GANAR~q ) # ((!\nuevo_mux|Mux3~0_combout  & 
// !\validoins|Mux0~0_combout )))) ) )

	.dataa(!\nuevo_mux|Mux3~0_combout ),
	.datab(!\validoins|Mux0~0_combout ),
	.datac(!\FSMins|Selector0~0_combout ),
	.datad(!\FSMins|state.GANAR~q ),
	.datae(gnd),
	.dataf(!\nuevo_mux|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSMins|Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSMins|Selector0~1 .extended_lut = "off";
defparam \FSMins|Selector0~1 .lut_mask = 64'hF080F080F000F000;
defparam \FSMins|Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y6_N59
dffeas \FSMins|state.state0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\FSMins|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(!\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSMins|state.state0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSMins|state.state0 .is_wysiwyg = "true";
defparam \FSMins|state.state0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y6_N9
cyclonev_lcell_comb \FSMins|Reset_timer (
// Equation(s):
// \FSMins|Reset_timer~combout  = ( !\FSMins|state.state0~q  & ( !\PC[1]~input_o  $ (!\PC[0]~input_o ) ) )

	.dataa(!\PC[1]~input_o ),
	.datab(gnd),
	.datac(!\PC[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FSMins|state.state0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSMins|Reset_timer~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSMins|Reset_timer .extended_lut = "off";
defparam \FSMins|Reset_timer .lut_mask = 64'h5A5A5A5A00000000;
defparam \FSMins|Reset_timer .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y3_N57
cyclonev_lcell_comb \cronometerins|Add0~57 (
// Equation(s):
// \cronometerins|Add0~57_sumout  = SUM(( \cronometerins|micro_counter [19] ) + ( GND ) + ( \cronometerins|Add0~54  ))
// \cronometerins|Add0~58  = CARRY(( \cronometerins|micro_counter [19] ) + ( GND ) + ( \cronometerins|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cronometerins|micro_counter [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cronometerins|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cronometerins|Add0~57_sumout ),
	.cout(\cronometerins|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \cronometerins|Add0~57 .extended_lut = "off";
defparam \cronometerins|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cronometerins|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N0
cyclonev_lcell_comb \cronometerins|Add0~85 (
// Equation(s):
// \cronometerins|Add0~85_sumout  = SUM(( \cronometerins|micro_counter [20] ) + ( GND ) + ( \cronometerins|Add0~58  ))
// \cronometerins|Add0~86  = CARRY(( \cronometerins|micro_counter [20] ) + ( GND ) + ( \cronometerins|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cronometerins|micro_counter [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cronometerins|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cronometerins|Add0~85_sumout ),
	.cout(\cronometerins|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \cronometerins|Add0~85 .extended_lut = "off";
defparam \cronometerins|Add0~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cronometerins|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y6_N12
cyclonev_lcell_comb \cronometerins|clk2~0 (
// Equation(s):
// \cronometerins|clk2~0_combout  = ( !\cronometerins|clk2~q  & ( \FSMins|state.state0~q  ) ) # ( \cronometerins|clk2~q  & ( !\FSMins|state.state0~q  & ( !\PC[0]~input_o  $ (!\PC[1]~input_o ) ) ) ) # ( !\cronometerins|clk2~q  & ( !\FSMins|state.state0~q  & ( 
// !\PC[0]~input_o  $ (\PC[1]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\PC[0]~input_o ),
	.datac(!\PC[1]~input_o ),
	.datad(gnd),
	.datae(!\cronometerins|clk2~q ),
	.dataf(!\FSMins|state.state0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cronometerins|clk2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cronometerins|clk2~0 .extended_lut = "off";
defparam \cronometerins|clk2~0 .lut_mask = 64'hC3C33C3CFFFF0000;
defparam \cronometerins|clk2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y6_N14
dffeas \cronometerins|clk2 (
	.clk(\secs|second_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\cronometerins|clk2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cronometerins|clk2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cronometerins|clk2 .is_wysiwyg = "true";
defparam \cronometerins|clk2 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y2_N2
dffeas \cronometerins|micro_counter[20] (
	.clk(\secs|second_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\cronometerins|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(!\FSMins|Reset_timer~combout ),
	.aload(gnd),
	.sclr(\cronometerins|LessThan0~7_combout ),
	.sload(gnd),
	.ena(\cronometerins|clk2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cronometerins|micro_counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cronometerins|micro_counter[20] .is_wysiwyg = "true";
defparam \cronometerins|micro_counter[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N3
cyclonev_lcell_comb \cronometerins|Add0~61 (
// Equation(s):
// \cronometerins|Add0~61_sumout  = SUM(( \cronometerins|micro_counter [21] ) + ( GND ) + ( \cronometerins|Add0~86  ))
// \cronometerins|Add0~62  = CARRY(( \cronometerins|micro_counter [21] ) + ( GND ) + ( \cronometerins|Add0~86  ))

	.dataa(!\cronometerins|micro_counter [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cronometerins|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cronometerins|Add0~61_sumout ),
	.cout(\cronometerins|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \cronometerins|Add0~61 .extended_lut = "off";
defparam \cronometerins|Add0~61 .lut_mask = 64'h0000FFFF00005555;
defparam \cronometerins|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y2_N5
dffeas \cronometerins|micro_counter[21] (
	.clk(\secs|second_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\cronometerins|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(!\FSMins|Reset_timer~combout ),
	.aload(gnd),
	.sclr(\cronometerins|LessThan0~7_combout ),
	.sload(gnd),
	.ena(\cronometerins|clk2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cronometerins|micro_counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cronometerins|micro_counter[21] .is_wysiwyg = "true";
defparam \cronometerins|micro_counter[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N6
cyclonev_lcell_comb \cronometerins|Add0~65 (
// Equation(s):
// \cronometerins|Add0~65_sumout  = SUM(( \cronometerins|micro_counter [22] ) + ( GND ) + ( \cronometerins|Add0~62  ))
// \cronometerins|Add0~66  = CARRY(( \cronometerins|micro_counter [22] ) + ( GND ) + ( \cronometerins|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cronometerins|micro_counter [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cronometerins|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cronometerins|Add0~65_sumout ),
	.cout(\cronometerins|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \cronometerins|Add0~65 .extended_lut = "off";
defparam \cronometerins|Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cronometerins|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y2_N7
dffeas \cronometerins|micro_counter[22] (
	.clk(\secs|second_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\cronometerins|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(!\FSMins|Reset_timer~combout ),
	.aload(gnd),
	.sclr(\cronometerins|LessThan0~7_combout ),
	.sload(gnd),
	.ena(\cronometerins|clk2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cronometerins|micro_counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cronometerins|micro_counter[22] .is_wysiwyg = "true";
defparam \cronometerins|micro_counter[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N9
cyclonev_lcell_comb \cronometerins|Add0~89 (
// Equation(s):
// \cronometerins|Add0~89_sumout  = SUM(( \cronometerins|micro_counter [23] ) + ( GND ) + ( \cronometerins|Add0~66  ))
// \cronometerins|Add0~90  = CARRY(( \cronometerins|micro_counter [23] ) + ( GND ) + ( \cronometerins|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cronometerins|micro_counter [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cronometerins|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cronometerins|Add0~89_sumout ),
	.cout(\cronometerins|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \cronometerins|Add0~89 .extended_lut = "off";
defparam \cronometerins|Add0~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cronometerins|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y2_N11
dffeas \cronometerins|micro_counter[23] (
	.clk(\secs|second_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\cronometerins|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(!\FSMins|Reset_timer~combout ),
	.aload(gnd),
	.sclr(\cronometerins|LessThan0~7_combout ),
	.sload(gnd),
	.ena(\cronometerins|clk2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cronometerins|micro_counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cronometerins|micro_counter[23] .is_wysiwyg = "true";
defparam \cronometerins|micro_counter[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N12
cyclonev_lcell_comb \cronometerins|Add0~93 (
// Equation(s):
// \cronometerins|Add0~93_sumout  = SUM(( \cronometerins|micro_counter [24] ) + ( GND ) + ( \cronometerins|Add0~90  ))
// \cronometerins|Add0~94  = CARRY(( \cronometerins|micro_counter [24] ) + ( GND ) + ( \cronometerins|Add0~90  ))

	.dataa(gnd),
	.datab(!\cronometerins|micro_counter [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cronometerins|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cronometerins|Add0~93_sumout ),
	.cout(\cronometerins|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \cronometerins|Add0~93 .extended_lut = "off";
defparam \cronometerins|Add0~93 .lut_mask = 64'h0000FFFF00003333;
defparam \cronometerins|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y2_N14
dffeas \cronometerins|micro_counter[24] (
	.clk(\secs|second_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\cronometerins|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(!\FSMins|Reset_timer~combout ),
	.aload(gnd),
	.sclr(\cronometerins|LessThan0~7_combout ),
	.sload(gnd),
	.ena(\cronometerins|clk2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cronometerins|micro_counter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cronometerins|micro_counter[24] .is_wysiwyg = "true";
defparam \cronometerins|micro_counter[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N15
cyclonev_lcell_comb \cronometerins|Add0~97 (
// Equation(s):
// \cronometerins|Add0~97_sumout  = SUM(( \cronometerins|micro_counter [25] ) + ( GND ) + ( \cronometerins|Add0~94  ))
// \cronometerins|Add0~98  = CARRY(( \cronometerins|micro_counter [25] ) + ( GND ) + ( \cronometerins|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cronometerins|micro_counter [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cronometerins|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cronometerins|Add0~97_sumout ),
	.cout(\cronometerins|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \cronometerins|Add0~97 .extended_lut = "off";
defparam \cronometerins|Add0~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cronometerins|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y2_N16
dffeas \cronometerins|micro_counter[25] (
	.clk(\secs|second_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\cronometerins|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(!\FSMins|Reset_timer~combout ),
	.aload(gnd),
	.sclr(\cronometerins|LessThan0~7_combout ),
	.sload(gnd),
	.ena(\cronometerins|clk2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cronometerins|micro_counter [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cronometerins|micro_counter[25] .is_wysiwyg = "true";
defparam \cronometerins|micro_counter[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N18
cyclonev_lcell_comb \cronometerins|Add0~101 (
// Equation(s):
// \cronometerins|Add0~101_sumout  = SUM(( \cronometerins|micro_counter [26] ) + ( GND ) + ( \cronometerins|Add0~98  ))
// \cronometerins|Add0~102  = CARRY(( \cronometerins|micro_counter [26] ) + ( GND ) + ( \cronometerins|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cronometerins|micro_counter [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cronometerins|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cronometerins|Add0~101_sumout ),
	.cout(\cronometerins|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \cronometerins|Add0~101 .extended_lut = "off";
defparam \cronometerins|Add0~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cronometerins|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y2_N20
dffeas \cronometerins|micro_counter[26] (
	.clk(\secs|second_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\cronometerins|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(!\FSMins|Reset_timer~combout ),
	.aload(gnd),
	.sclr(\cronometerins|LessThan0~7_combout ),
	.sload(gnd),
	.ena(\cronometerins|clk2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cronometerins|micro_counter [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cronometerins|micro_counter[26] .is_wysiwyg = "true";
defparam \cronometerins|micro_counter[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N21
cyclonev_lcell_comb \cronometerins|Add0~69 (
// Equation(s):
// \cronometerins|Add0~69_sumout  = SUM(( \cronometerins|micro_counter [27] ) + ( GND ) + ( \cronometerins|Add0~102  ))
// \cronometerins|Add0~70  = CARRY(( \cronometerins|micro_counter [27] ) + ( GND ) + ( \cronometerins|Add0~102  ))

	.dataa(!\cronometerins|micro_counter [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cronometerins|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cronometerins|Add0~69_sumout ),
	.cout(\cronometerins|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \cronometerins|Add0~69 .extended_lut = "off";
defparam \cronometerins|Add0~69 .lut_mask = 64'h0000FFFF00005555;
defparam \cronometerins|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y2_N23
dffeas \cronometerins|micro_counter[27] (
	.clk(\secs|second_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\cronometerins|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(!\FSMins|Reset_timer~combout ),
	.aload(gnd),
	.sclr(\cronometerins|LessThan0~7_combout ),
	.sload(gnd),
	.ena(\cronometerins|clk2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cronometerins|micro_counter [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cronometerins|micro_counter[27] .is_wysiwyg = "true";
defparam \cronometerins|micro_counter[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N36
cyclonev_lcell_comb \cronometerins|LessThan0~5 (
// Equation(s):
// \cronometerins|LessThan0~5_combout  = ( !\cronometerins|micro_counter [23] & ( (!\cronometerins|micro_counter [24] & (!\cronometerins|micro_counter [26] & !\cronometerins|micro_counter [25])) ) )

	.dataa(gnd),
	.datab(!\cronometerins|micro_counter [24]),
	.datac(!\cronometerins|micro_counter [26]),
	.datad(!\cronometerins|micro_counter [25]),
	.datae(gnd),
	.dataf(!\cronometerins|micro_counter [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cronometerins|LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cronometerins|LessThan0~5 .extended_lut = "off";
defparam \cronometerins|LessThan0~5 .lut_mask = 64'hC000C00000000000;
defparam \cronometerins|LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N24
cyclonev_lcell_comb \cronometerins|Add0~81 (
// Equation(s):
// \cronometerins|Add0~81_sumout  = SUM(( \cronometerins|micro_counter [28] ) + ( GND ) + ( \cronometerins|Add0~70  ))
// \cronometerins|Add0~82  = CARRY(( \cronometerins|micro_counter [28] ) + ( GND ) + ( \cronometerins|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cronometerins|micro_counter [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cronometerins|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cronometerins|Add0~81_sumout ),
	.cout(\cronometerins|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \cronometerins|Add0~81 .extended_lut = "off";
defparam \cronometerins|Add0~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cronometerins|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y2_N26
dffeas \cronometerins|micro_counter[28] (
	.clk(\secs|second_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\cronometerins|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(!\FSMins|Reset_timer~combout ),
	.aload(gnd),
	.sclr(\cronometerins|LessThan0~7_combout ),
	.sload(gnd),
	.ena(\cronometerins|clk2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cronometerins|micro_counter [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cronometerins|micro_counter[28] .is_wysiwyg = "true";
defparam \cronometerins|micro_counter[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N27
cyclonev_lcell_comb \cronometerins|Add0~73 (
// Equation(s):
// \cronometerins|Add0~73_sumout  = SUM(( \cronometerins|micro_counter [29] ) + ( GND ) + ( \cronometerins|Add0~82  ))
// \cronometerins|Add0~74  = CARRY(( \cronometerins|micro_counter [29] ) + ( GND ) + ( \cronometerins|Add0~82  ))

	.dataa(!\cronometerins|micro_counter [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cronometerins|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cronometerins|Add0~73_sumout ),
	.cout(\cronometerins|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \cronometerins|Add0~73 .extended_lut = "off";
defparam \cronometerins|Add0~73 .lut_mask = 64'h0000FFFF00005555;
defparam \cronometerins|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y2_N29
dffeas \cronometerins|micro_counter[29] (
	.clk(\secs|second_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\cronometerins|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(!\FSMins|Reset_timer~combout ),
	.aload(gnd),
	.sclr(\cronometerins|LessThan0~7_combout ),
	.sload(gnd),
	.ena(\cronometerins|clk2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cronometerins|micro_counter [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cronometerins|micro_counter[29] .is_wysiwyg = "true";
defparam \cronometerins|micro_counter[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N30
cyclonev_lcell_comb \cronometerins|Add0~77 (
// Equation(s):
// \cronometerins|Add0~77_sumout  = SUM(( \cronometerins|micro_counter [30] ) + ( GND ) + ( \cronometerins|Add0~74  ))
// \cronometerins|Add0~78  = CARRY(( \cronometerins|micro_counter [30] ) + ( GND ) + ( \cronometerins|Add0~74  ))

	.dataa(gnd),
	.datab(!\cronometerins|micro_counter [30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cronometerins|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cronometerins|Add0~77_sumout ),
	.cout(\cronometerins|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \cronometerins|Add0~77 .extended_lut = "off";
defparam \cronometerins|Add0~77 .lut_mask = 64'h0000FFFF00003333;
defparam \cronometerins|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y2_N32
dffeas \cronometerins|micro_counter[30] (
	.clk(\secs|second_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\cronometerins|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(!\FSMins|Reset_timer~combout ),
	.aload(gnd),
	.sclr(\cronometerins|LessThan0~7_combout ),
	.sload(gnd),
	.ena(\cronometerins|clk2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cronometerins|micro_counter [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cronometerins|micro_counter[30] .is_wysiwyg = "true";
defparam \cronometerins|micro_counter[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N39
cyclonev_lcell_comb \cronometerins|LessThan0~4 (
// Equation(s):
// \cronometerins|LessThan0~4_combout  = ( !\cronometerins|micro_counter [28] & ( (!\cronometerins|micro_counter [20] & (!\cronometerins|micro_counter [30] & !\cronometerins|micro_counter [29])) ) )

	.dataa(!\cronometerins|micro_counter [20]),
	.datab(gnd),
	.datac(!\cronometerins|micro_counter [30]),
	.datad(!\cronometerins|micro_counter [29]),
	.datae(gnd),
	.dataf(!\cronometerins|micro_counter [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cronometerins|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cronometerins|LessThan0~4 .extended_lut = "off";
defparam \cronometerins|LessThan0~4 .lut_mask = 64'hA000A00000000000;
defparam \cronometerins|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N42
cyclonev_lcell_comb \cronometerins|LessThan0~6 (
// Equation(s):
// \cronometerins|LessThan0~6_combout  = ( !\cronometerins|micro_counter [21] & ( \cronometerins|LessThan0~4_combout  & ( (!\cronometerins|micro_counter [27] & (\cronometerins|LessThan0~5_combout  & !\cronometerins|micro_counter [22])) ) ) )

	.dataa(!\cronometerins|micro_counter [27]),
	.datab(!\cronometerins|LessThan0~5_combout ),
	.datac(!\cronometerins|micro_counter [22]),
	.datad(gnd),
	.datae(!\cronometerins|micro_counter [21]),
	.dataf(!\cronometerins|LessThan0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cronometerins|LessThan0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cronometerins|LessThan0~6 .extended_lut = "off";
defparam \cronometerins|LessThan0~6 .lut_mask = 64'h0000000020200000;
defparam \cronometerins|LessThan0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N33
cyclonev_lcell_comb \cronometerins|Add0~1 (
// Equation(s):
// \cronometerins|Add0~1_sumout  = SUM(( \cronometerins|micro_counter [31] ) + ( GND ) + ( \cronometerins|Add0~78  ))

	.dataa(!\cronometerins|micro_counter [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cronometerins|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cronometerins|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cronometerins|Add0~1 .extended_lut = "off";
defparam \cronometerins|Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \cronometerins|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y2_N35
dffeas \cronometerins|micro_counter[31] (
	.clk(\secs|second_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\cronometerins|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(!\FSMins|Reset_timer~combout ),
	.aload(gnd),
	.sclr(\cronometerins|LessThan0~7_combout ),
	.sload(gnd),
	.ena(\cronometerins|clk2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cronometerins|micro_counter [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cronometerins|micro_counter[31] .is_wysiwyg = "true";
defparam \cronometerins|micro_counter[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N51
cyclonev_lcell_comb \cronometerins|LessThan0~7 (
// Equation(s):
// \cronometerins|LessThan0~7_combout  = ( !\cronometerins|micro_counter [31] & ( (!\cronometerins|LessThan0~6_combout ) # (\cronometerins|LessThan0~3_combout ) ) )

	.dataa(!\cronometerins|LessThan0~3_combout ),
	.datab(gnd),
	.datac(!\cronometerins|LessThan0~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cronometerins|micro_counter [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cronometerins|LessThan0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cronometerins|LessThan0~7 .extended_lut = "off";
defparam \cronometerins|LessThan0~7 .lut_mask = 64'hF5F5F5F500000000;
defparam \cronometerins|LessThan0~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y3_N2
dffeas \cronometerins|micro_counter[0] (
	.clk(\secs|second_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\cronometerins|Add0~125_sumout ),
	.asdata(vcc),
	.clrn(!\FSMins|Reset_timer~combout ),
	.aload(gnd),
	.sclr(\cronometerins|LessThan0~7_combout ),
	.sload(gnd),
	.ena(\cronometerins|clk2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cronometerins|micro_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cronometerins|micro_counter[0] .is_wysiwyg = "true";
defparam \cronometerins|micro_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y3_N3
cyclonev_lcell_comb \cronometerins|Add0~121 (
// Equation(s):
// \cronometerins|Add0~121_sumout  = SUM(( \cronometerins|micro_counter [1] ) + ( GND ) + ( \cronometerins|Add0~126  ))
// \cronometerins|Add0~122  = CARRY(( \cronometerins|micro_counter [1] ) + ( GND ) + ( \cronometerins|Add0~126  ))

	.dataa(!\cronometerins|micro_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cronometerins|Add0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cronometerins|Add0~121_sumout ),
	.cout(\cronometerins|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \cronometerins|Add0~121 .extended_lut = "off";
defparam \cronometerins|Add0~121 .lut_mask = 64'h0000FFFF00005555;
defparam \cronometerins|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y3_N5
dffeas \cronometerins|micro_counter[1] (
	.clk(\secs|second_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\cronometerins|Add0~121_sumout ),
	.asdata(vcc),
	.clrn(!\FSMins|Reset_timer~combout ),
	.aload(gnd),
	.sclr(\cronometerins|LessThan0~7_combout ),
	.sload(gnd),
	.ena(\cronometerins|clk2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cronometerins|micro_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cronometerins|micro_counter[1] .is_wysiwyg = "true";
defparam \cronometerins|micro_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y3_N6
cyclonev_lcell_comb \cronometerins|Add0~117 (
// Equation(s):
// \cronometerins|Add0~117_sumout  = SUM(( \cronometerins|micro_counter [2] ) + ( GND ) + ( \cronometerins|Add0~122  ))
// \cronometerins|Add0~118  = CARRY(( \cronometerins|micro_counter [2] ) + ( GND ) + ( \cronometerins|Add0~122  ))

	.dataa(gnd),
	.datab(!\cronometerins|micro_counter [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cronometerins|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cronometerins|Add0~117_sumout ),
	.cout(\cronometerins|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \cronometerins|Add0~117 .extended_lut = "off";
defparam \cronometerins|Add0~117 .lut_mask = 64'h0000FFFF00003333;
defparam \cronometerins|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y3_N8
dffeas \cronometerins|micro_counter[2] (
	.clk(\secs|second_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\cronometerins|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(!\FSMins|Reset_timer~combout ),
	.aload(gnd),
	.sclr(\cronometerins|LessThan0~7_combout ),
	.sload(gnd),
	.ena(\cronometerins|clk2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cronometerins|micro_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cronometerins|micro_counter[2] .is_wysiwyg = "true";
defparam \cronometerins|micro_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y3_N9
cyclonev_lcell_comb \cronometerins|Add0~113 (
// Equation(s):
// \cronometerins|Add0~113_sumout  = SUM(( \cronometerins|micro_counter [3] ) + ( GND ) + ( \cronometerins|Add0~118  ))
// \cronometerins|Add0~114  = CARRY(( \cronometerins|micro_counter [3] ) + ( GND ) + ( \cronometerins|Add0~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cronometerins|micro_counter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cronometerins|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cronometerins|Add0~113_sumout ),
	.cout(\cronometerins|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \cronometerins|Add0~113 .extended_lut = "off";
defparam \cronometerins|Add0~113 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cronometerins|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y3_N11
dffeas \cronometerins|micro_counter[3] (
	.clk(\secs|second_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\cronometerins|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(!\FSMins|Reset_timer~combout ),
	.aload(gnd),
	.sclr(\cronometerins|LessThan0~7_combout ),
	.sload(gnd),
	.ena(\cronometerins|clk2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cronometerins|micro_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cronometerins|micro_counter[3] .is_wysiwyg = "true";
defparam \cronometerins|micro_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y3_N12
cyclonev_lcell_comb \cronometerins|Add0~109 (
// Equation(s):
// \cronometerins|Add0~109_sumout  = SUM(( \cronometerins|micro_counter [4] ) + ( GND ) + ( \cronometerins|Add0~114  ))
// \cronometerins|Add0~110  = CARRY(( \cronometerins|micro_counter [4] ) + ( GND ) + ( \cronometerins|Add0~114  ))

	.dataa(gnd),
	.datab(!\cronometerins|micro_counter [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cronometerins|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cronometerins|Add0~109_sumout ),
	.cout(\cronometerins|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \cronometerins|Add0~109 .extended_lut = "off";
defparam \cronometerins|Add0~109 .lut_mask = 64'h0000FFFF00003333;
defparam \cronometerins|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y3_N14
dffeas \cronometerins|micro_counter[4] (
	.clk(\secs|second_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\cronometerins|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(!\FSMins|Reset_timer~combout ),
	.aload(gnd),
	.sclr(\cronometerins|LessThan0~7_combout ),
	.sload(gnd),
	.ena(\cronometerins|clk2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cronometerins|micro_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cronometerins|micro_counter[4] .is_wysiwyg = "true";
defparam \cronometerins|micro_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y3_N15
cyclonev_lcell_comb \cronometerins|Add0~105 (
// Equation(s):
// \cronometerins|Add0~105_sumout  = SUM(( \cronometerins|micro_counter [5] ) + ( GND ) + ( \cronometerins|Add0~110  ))
// \cronometerins|Add0~106  = CARRY(( \cronometerins|micro_counter [5] ) + ( GND ) + ( \cronometerins|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cronometerins|micro_counter [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cronometerins|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cronometerins|Add0~105_sumout ),
	.cout(\cronometerins|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \cronometerins|Add0~105 .extended_lut = "off";
defparam \cronometerins|Add0~105 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cronometerins|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y3_N17
dffeas \cronometerins|micro_counter[5] (
	.clk(\secs|second_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\cronometerins|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(!\FSMins|Reset_timer~combout ),
	.aload(gnd),
	.sclr(\cronometerins|LessThan0~7_combout ),
	.sload(gnd),
	.ena(\cronometerins|clk2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cronometerins|micro_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cronometerins|micro_counter[5] .is_wysiwyg = "true";
defparam \cronometerins|micro_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y3_N18
cyclonev_lcell_comb \cronometerins|Add0~17 (
// Equation(s):
// \cronometerins|Add0~17_sumout  = SUM(( \cronometerins|micro_counter [6] ) + ( GND ) + ( \cronometerins|Add0~106  ))
// \cronometerins|Add0~18  = CARRY(( \cronometerins|micro_counter [6] ) + ( GND ) + ( \cronometerins|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cronometerins|micro_counter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cronometerins|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cronometerins|Add0~17_sumout ),
	.cout(\cronometerins|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \cronometerins|Add0~17 .extended_lut = "off";
defparam \cronometerins|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cronometerins|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y3_N20
dffeas \cronometerins|micro_counter[6] (
	.clk(\secs|second_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\cronometerins|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(!\FSMins|Reset_timer~combout ),
	.aload(gnd),
	.sclr(\cronometerins|LessThan0~7_combout ),
	.sload(gnd),
	.ena(\cronometerins|clk2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cronometerins|micro_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cronometerins|micro_counter[6] .is_wysiwyg = "true";
defparam \cronometerins|micro_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y3_N21
cyclonev_lcell_comb \cronometerins|Add0~21 (
// Equation(s):
// \cronometerins|Add0~21_sumout  = SUM(( \cronometerins|micro_counter [7] ) + ( GND ) + ( \cronometerins|Add0~18  ))
// \cronometerins|Add0~22  = CARRY(( \cronometerins|micro_counter [7] ) + ( GND ) + ( \cronometerins|Add0~18  ))

	.dataa(!\cronometerins|micro_counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cronometerins|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cronometerins|Add0~21_sumout ),
	.cout(\cronometerins|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \cronometerins|Add0~21 .extended_lut = "off";
defparam \cronometerins|Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \cronometerins|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y3_N23
dffeas \cronometerins|micro_counter[7] (
	.clk(\secs|second_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\cronometerins|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(!\FSMins|Reset_timer~combout ),
	.aload(gnd),
	.sclr(\cronometerins|LessThan0~7_combout ),
	.sload(gnd),
	.ena(\cronometerins|clk2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cronometerins|micro_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cronometerins|micro_counter[7] .is_wysiwyg = "true";
defparam \cronometerins|micro_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y3_N24
cyclonev_lcell_comb \cronometerins|Add0~25 (
// Equation(s):
// \cronometerins|Add0~25_sumout  = SUM(( \cronometerins|micro_counter [8] ) + ( GND ) + ( \cronometerins|Add0~22  ))
// \cronometerins|Add0~26  = CARRY(( \cronometerins|micro_counter [8] ) + ( GND ) + ( \cronometerins|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cronometerins|micro_counter [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cronometerins|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cronometerins|Add0~25_sumout ),
	.cout(\cronometerins|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \cronometerins|Add0~25 .extended_lut = "off";
defparam \cronometerins|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cronometerins|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y3_N26
dffeas \cronometerins|micro_counter[8] (
	.clk(\secs|second_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\cronometerins|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(!\FSMins|Reset_timer~combout ),
	.aload(gnd),
	.sclr(\cronometerins|LessThan0~7_combout ),
	.sload(gnd),
	.ena(\cronometerins|clk2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cronometerins|micro_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cronometerins|micro_counter[8] .is_wysiwyg = "true";
defparam \cronometerins|micro_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y3_N27
cyclonev_lcell_comb \cronometerins|Add0~13 (
// Equation(s):
// \cronometerins|Add0~13_sumout  = SUM(( \cronometerins|micro_counter [9] ) + ( GND ) + ( \cronometerins|Add0~26  ))
// \cronometerins|Add0~14  = CARRY(( \cronometerins|micro_counter [9] ) + ( GND ) + ( \cronometerins|Add0~26  ))

	.dataa(!\cronometerins|micro_counter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cronometerins|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cronometerins|Add0~13_sumout ),
	.cout(\cronometerins|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \cronometerins|Add0~13 .extended_lut = "off";
defparam \cronometerins|Add0~13 .lut_mask = 64'h0000FFFF00005555;
defparam \cronometerins|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y3_N29
dffeas \cronometerins|micro_counter[9] (
	.clk(\secs|second_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\cronometerins|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(!\FSMins|Reset_timer~combout ),
	.aload(gnd),
	.sclr(\cronometerins|LessThan0~7_combout ),
	.sload(gnd),
	.ena(\cronometerins|clk2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cronometerins|micro_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cronometerins|micro_counter[9] .is_wysiwyg = "true";
defparam \cronometerins|micro_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y3_N30
cyclonev_lcell_comb \cronometerins|Add0~29 (
// Equation(s):
// \cronometerins|Add0~29_sumout  = SUM(( \cronometerins|micro_counter [10] ) + ( GND ) + ( \cronometerins|Add0~14  ))
// \cronometerins|Add0~30  = CARRY(( \cronometerins|micro_counter [10] ) + ( GND ) + ( \cronometerins|Add0~14  ))

	.dataa(gnd),
	.datab(!\cronometerins|micro_counter [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cronometerins|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cronometerins|Add0~29_sumout ),
	.cout(\cronometerins|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \cronometerins|Add0~29 .extended_lut = "off";
defparam \cronometerins|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \cronometerins|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y3_N32
dffeas \cronometerins|micro_counter[10] (
	.clk(\secs|second_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\cronometerins|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(!\FSMins|Reset_timer~combout ),
	.aload(gnd),
	.sclr(\cronometerins|LessThan0~7_combout ),
	.sload(gnd),
	.ena(\cronometerins|clk2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cronometerins|micro_counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cronometerins|micro_counter[10] .is_wysiwyg = "true";
defparam \cronometerins|micro_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y3_N33
cyclonev_lcell_comb \cronometerins|Add0~33 (
// Equation(s):
// \cronometerins|Add0~33_sumout  = SUM(( \cronometerins|micro_counter [11] ) + ( GND ) + ( \cronometerins|Add0~30  ))
// \cronometerins|Add0~34  = CARRY(( \cronometerins|micro_counter [11] ) + ( GND ) + ( \cronometerins|Add0~30  ))

	.dataa(!\cronometerins|micro_counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cronometerins|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cronometerins|Add0~33_sumout ),
	.cout(\cronometerins|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \cronometerins|Add0~33 .extended_lut = "off";
defparam \cronometerins|Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \cronometerins|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y3_N35
dffeas \cronometerins|micro_counter[11] (
	.clk(\secs|second_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\cronometerins|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(!\FSMins|Reset_timer~combout ),
	.aload(gnd),
	.sclr(\cronometerins|LessThan0~7_combout ),
	.sload(gnd),
	.ena(\cronometerins|clk2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cronometerins|micro_counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cronometerins|micro_counter[11] .is_wysiwyg = "true";
defparam \cronometerins|micro_counter[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y3_N36
cyclonev_lcell_comb \cronometerins|Add0~37 (
// Equation(s):
// \cronometerins|Add0~37_sumout  = SUM(( \cronometerins|micro_counter[12]~DUPLICATE_q  ) + ( GND ) + ( \cronometerins|Add0~34  ))
// \cronometerins|Add0~38  = CARRY(( \cronometerins|micro_counter[12]~DUPLICATE_q  ) + ( GND ) + ( \cronometerins|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cronometerins|micro_counter[12]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cronometerins|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cronometerins|Add0~37_sumout ),
	.cout(\cronometerins|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \cronometerins|Add0~37 .extended_lut = "off";
defparam \cronometerins|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cronometerins|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y3_N38
dffeas \cronometerins|micro_counter[12]~DUPLICATE (
	.clk(\secs|second_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\cronometerins|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(!\FSMins|Reset_timer~combout ),
	.aload(gnd),
	.sclr(\cronometerins|LessThan0~7_combout ),
	.sload(gnd),
	.ena(\cronometerins|clk2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cronometerins|micro_counter[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cronometerins|micro_counter[12]~DUPLICATE .is_wysiwyg = "true";
defparam \cronometerins|micro_counter[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y3_N39
cyclonev_lcell_comb \cronometerins|Add0~41 (
// Equation(s):
// \cronometerins|Add0~41_sumout  = SUM(( \cronometerins|micro_counter[13]~DUPLICATE_q  ) + ( GND ) + ( \cronometerins|Add0~38  ))
// \cronometerins|Add0~42  = CARRY(( \cronometerins|micro_counter[13]~DUPLICATE_q  ) + ( GND ) + ( \cronometerins|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cronometerins|micro_counter[13]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cronometerins|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cronometerins|Add0~41_sumout ),
	.cout(\cronometerins|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \cronometerins|Add0~41 .extended_lut = "off";
defparam \cronometerins|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cronometerins|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y3_N41
dffeas \cronometerins|micro_counter[13]~DUPLICATE (
	.clk(\secs|second_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\cronometerins|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(!\FSMins|Reset_timer~combout ),
	.aload(gnd),
	.sclr(\cronometerins|LessThan0~7_combout ),
	.sload(gnd),
	.ena(\cronometerins|clk2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cronometerins|micro_counter[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cronometerins|micro_counter[13]~DUPLICATE .is_wysiwyg = "true";
defparam \cronometerins|micro_counter[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y3_N42
cyclonev_lcell_comb \cronometerins|Add0~9 (
// Equation(s):
// \cronometerins|Add0~9_sumout  = SUM(( \cronometerins|micro_counter [14] ) + ( GND ) + ( \cronometerins|Add0~42  ))
// \cronometerins|Add0~10  = CARRY(( \cronometerins|micro_counter [14] ) + ( GND ) + ( \cronometerins|Add0~42  ))

	.dataa(gnd),
	.datab(!\cronometerins|micro_counter [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cronometerins|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cronometerins|Add0~9_sumout ),
	.cout(\cronometerins|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \cronometerins|Add0~9 .extended_lut = "off";
defparam \cronometerins|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \cronometerins|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y3_N44
dffeas \cronometerins|micro_counter[14] (
	.clk(\secs|second_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\cronometerins|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(!\FSMins|Reset_timer~combout ),
	.aload(gnd),
	.sclr(\cronometerins|LessThan0~7_combout ),
	.sload(gnd),
	.ena(\cronometerins|clk2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cronometerins|micro_counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cronometerins|micro_counter[14] .is_wysiwyg = "true";
defparam \cronometerins|micro_counter[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y3_N45
cyclonev_lcell_comb \cronometerins|Add0~5 (
// Equation(s):
// \cronometerins|Add0~5_sumout  = SUM(( \cronometerins|micro_counter [15] ) + ( GND ) + ( \cronometerins|Add0~10  ))
// \cronometerins|Add0~6  = CARRY(( \cronometerins|micro_counter [15] ) + ( GND ) + ( \cronometerins|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cronometerins|micro_counter [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cronometerins|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cronometerins|Add0~5_sumout ),
	.cout(\cronometerins|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \cronometerins|Add0~5 .extended_lut = "off";
defparam \cronometerins|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cronometerins|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y3_N47
dffeas \cronometerins|micro_counter[15] (
	.clk(\secs|second_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\cronometerins|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(!\FSMins|Reset_timer~combout ),
	.aload(gnd),
	.sclr(\cronometerins|LessThan0~7_combout ),
	.sload(gnd),
	.ena(\cronometerins|clk2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cronometerins|micro_counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cronometerins|micro_counter[15] .is_wysiwyg = "true";
defparam \cronometerins|micro_counter[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y3_N48
cyclonev_lcell_comb \cronometerins|Add0~45 (
// Equation(s):
// \cronometerins|Add0~45_sumout  = SUM(( \cronometerins|micro_counter [16] ) + ( GND ) + ( \cronometerins|Add0~6  ))
// \cronometerins|Add0~46  = CARRY(( \cronometerins|micro_counter [16] ) + ( GND ) + ( \cronometerins|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cronometerins|micro_counter [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cronometerins|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cronometerins|Add0~45_sumout ),
	.cout(\cronometerins|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \cronometerins|Add0~45 .extended_lut = "off";
defparam \cronometerins|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cronometerins|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y3_N50
dffeas \cronometerins|micro_counter[16] (
	.clk(\secs|second_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\cronometerins|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(!\FSMins|Reset_timer~combout ),
	.aload(gnd),
	.sclr(\cronometerins|LessThan0~7_combout ),
	.sload(gnd),
	.ena(\cronometerins|clk2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cronometerins|micro_counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cronometerins|micro_counter[16] .is_wysiwyg = "true";
defparam \cronometerins|micro_counter[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y3_N51
cyclonev_lcell_comb \cronometerins|Add0~49 (
// Equation(s):
// \cronometerins|Add0~49_sumout  = SUM(( \cronometerins|micro_counter [17] ) + ( GND ) + ( \cronometerins|Add0~46  ))
// \cronometerins|Add0~50  = CARRY(( \cronometerins|micro_counter [17] ) + ( GND ) + ( \cronometerins|Add0~46  ))

	.dataa(!\cronometerins|micro_counter [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cronometerins|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cronometerins|Add0~49_sumout ),
	.cout(\cronometerins|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \cronometerins|Add0~49 .extended_lut = "off";
defparam \cronometerins|Add0~49 .lut_mask = 64'h0000FFFF00005555;
defparam \cronometerins|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y3_N53
dffeas \cronometerins|micro_counter[17] (
	.clk(\secs|second_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\cronometerins|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(!\FSMins|Reset_timer~combout ),
	.aload(gnd),
	.sclr(\cronometerins|LessThan0~7_combout ),
	.sload(gnd),
	.ena(\cronometerins|clk2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cronometerins|micro_counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cronometerins|micro_counter[17] .is_wysiwyg = "true";
defparam \cronometerins|micro_counter[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y3_N54
cyclonev_lcell_comb \cronometerins|Add0~53 (
// Equation(s):
// \cronometerins|Add0~53_sumout  = SUM(( \cronometerins|micro_counter [18] ) + ( GND ) + ( \cronometerins|Add0~50  ))
// \cronometerins|Add0~54  = CARRY(( \cronometerins|micro_counter [18] ) + ( GND ) + ( \cronometerins|Add0~50  ))

	.dataa(gnd),
	.datab(!\cronometerins|micro_counter [18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cronometerins|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cronometerins|Add0~53_sumout ),
	.cout(\cronometerins|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \cronometerins|Add0~53 .extended_lut = "off";
defparam \cronometerins|Add0~53 .lut_mask = 64'h0000FFFF00003333;
defparam \cronometerins|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y3_N55
dffeas \cronometerins|micro_counter[18] (
	.clk(\secs|second_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\cronometerins|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(!\FSMins|Reset_timer~combout ),
	.aload(gnd),
	.sclr(\cronometerins|LessThan0~7_combout ),
	.sload(gnd),
	.ena(\cronometerins|clk2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cronometerins|micro_counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cronometerins|micro_counter[18] .is_wysiwyg = "true";
defparam \cronometerins|micro_counter[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y3_N59
dffeas \cronometerins|micro_counter[19] (
	.clk(\secs|second_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\cronometerins|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(!\FSMins|Reset_timer~combout ),
	.aload(gnd),
	.sclr(\cronometerins|LessThan0~7_combout ),
	.sload(gnd),
	.ena(\cronometerins|clk2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cronometerins|micro_counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cronometerins|micro_counter[19] .is_wysiwyg = "true";
defparam \cronometerins|micro_counter[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y3_N24
cyclonev_lcell_comb \cronometerins|LessThan0~2 (
// Equation(s):
// \cronometerins|LessThan0~2_combout  = ( \cronometerins|micro_counter [16] & ( \cronometerins|micro_counter [17] & ( (\cronometerins|micro_counter [19] & \cronometerins|micro_counter [18]) ) ) )

	.dataa(gnd),
	.datab(!\cronometerins|micro_counter [19]),
	.datac(!\cronometerins|micro_counter [18]),
	.datad(gnd),
	.datae(!\cronometerins|micro_counter [16]),
	.dataf(!\cronometerins|micro_counter [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cronometerins|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cronometerins|LessThan0~2 .extended_lut = "off";
defparam \cronometerins|LessThan0~2 .lut_mask = 64'h0000000000000303;
defparam \cronometerins|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y3_N18
cyclonev_lcell_comb \cronometerins|LessThan0~0 (
// Equation(s):
// \cronometerins|LessThan0~0_combout  = ( \cronometerins|micro_counter [8] & ( \cronometerins|micro_counter [9] ) ) # ( !\cronometerins|micro_counter [8] & ( (\cronometerins|micro_counter [9] & ((\cronometerins|micro_counter [7]) # 
// (\cronometerins|micro_counter [6]))) ) )

	.dataa(gnd),
	.datab(!\cronometerins|micro_counter [6]),
	.datac(!\cronometerins|micro_counter [7]),
	.datad(!\cronometerins|micro_counter [9]),
	.datae(gnd),
	.dataf(!\cronometerins|micro_counter [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cronometerins|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cronometerins|LessThan0~0 .extended_lut = "off";
defparam \cronometerins|LessThan0~0 .lut_mask = 64'h003F003F00FF00FF;
defparam \cronometerins|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y3_N37
dffeas \cronometerins|micro_counter[12] (
	.clk(\secs|second_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\cronometerins|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(!\FSMins|Reset_timer~combout ),
	.aload(gnd),
	.sclr(\cronometerins|LessThan0~7_combout ),
	.sload(gnd),
	.ena(\cronometerins|clk2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cronometerins|micro_counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cronometerins|micro_counter[12] .is_wysiwyg = "true";
defparam \cronometerins|micro_counter[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y3_N40
dffeas \cronometerins|micro_counter[13] (
	.clk(\secs|second_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\cronometerins|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(!\FSMins|Reset_timer~combout ),
	.aload(gnd),
	.sclr(\cronometerins|LessThan0~7_combout ),
	.sload(gnd),
	.ena(\cronometerins|clk2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cronometerins|micro_counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cronometerins|micro_counter[13] .is_wysiwyg = "true";
defparam \cronometerins|micro_counter[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y3_N21
cyclonev_lcell_comb \cronometerins|LessThan0~1 (
// Equation(s):
// \cronometerins|LessThan0~1_combout  = ( !\cronometerins|micro_counter [10] & ( (!\cronometerins|micro_counter [11] & (!\cronometerins|micro_counter [12] & !\cronometerins|micro_counter [13])) ) )

	.dataa(!\cronometerins|micro_counter [11]),
	.datab(gnd),
	.datac(!\cronometerins|micro_counter [12]),
	.datad(!\cronometerins|micro_counter [13]),
	.datae(gnd),
	.dataf(!\cronometerins|micro_counter [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cronometerins|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cronometerins|LessThan0~1 .extended_lut = "off";
defparam \cronometerins|LessThan0~1 .lut_mask = 64'hA000A00000000000;
defparam \cronometerins|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y3_N6
cyclonev_lcell_comb \cronometerins|LessThan0~3 (
// Equation(s):
// \cronometerins|LessThan0~3_combout  = ( \cronometerins|LessThan0~1_combout  & ( \cronometerins|micro_counter [15] & ( \cronometerins|LessThan0~2_combout  ) ) ) # ( !\cronometerins|LessThan0~1_combout  & ( \cronometerins|micro_counter [15] & ( 
// \cronometerins|LessThan0~2_combout  ) ) ) # ( \cronometerins|LessThan0~1_combout  & ( !\cronometerins|micro_counter [15] & ( (\cronometerins|LessThan0~2_combout  & (\cronometerins|micro_counter [14] & \cronometerins|LessThan0~0_combout )) ) ) ) # ( 
// !\cronometerins|LessThan0~1_combout  & ( !\cronometerins|micro_counter [15] & ( (\cronometerins|LessThan0~2_combout  & \cronometerins|micro_counter [14]) ) ) )

	.dataa(!\cronometerins|LessThan0~2_combout ),
	.datab(!\cronometerins|micro_counter [14]),
	.datac(!\cronometerins|LessThan0~0_combout ),
	.datad(gnd),
	.datae(!\cronometerins|LessThan0~1_combout ),
	.dataf(!\cronometerins|micro_counter [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cronometerins|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cronometerins|LessThan0~3 .extended_lut = "off";
defparam \cronometerins|LessThan0~3 .lut_mask = 64'h1111010155555555;
defparam \cronometerins|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y4_N44
dffeas \cronometerins|seconds[0] (
	.clk(\secs|second_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\cronometerins|seconds[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\FSMins|Reset_timer~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cronometerins|seconds [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cronometerins|seconds[0] .is_wysiwyg = "true";
defparam \cronometerins|seconds[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y4_N42
cyclonev_lcell_comb \cronometerins|seconds[0]~0 (
// Equation(s):
// \cronometerins|seconds[0]~0_combout  = ( \cronometerins|seconds [0] & ( \cronometerins|LessThan0~3_combout  & ( (!\cronometerins|clk2~q ) # (\cronometerins|micro_counter [31]) ) ) ) # ( !\cronometerins|seconds [0] & ( \cronometerins|LessThan0~3_combout  & 
// ( (!\cronometerins|micro_counter [31] & \cronometerins|clk2~q ) ) ) ) # ( \cronometerins|seconds [0] & ( !\cronometerins|LessThan0~3_combout  & ( ((!\cronometerins|clk2~q ) # (\cronometerins|micro_counter [31])) # (\cronometerins|LessThan0~6_combout ) ) ) 
// ) # ( !\cronometerins|seconds [0] & ( !\cronometerins|LessThan0~3_combout  & ( (!\cronometerins|LessThan0~6_combout  & (!\cronometerins|micro_counter [31] & \cronometerins|clk2~q )) ) ) )

	.dataa(!\cronometerins|LessThan0~6_combout ),
	.datab(!\cronometerins|micro_counter [31]),
	.datac(!\cronometerins|clk2~q ),
	.datad(gnd),
	.datae(!\cronometerins|seconds [0]),
	.dataf(!\cronometerins|LessThan0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cronometerins|seconds[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cronometerins|seconds[0]~0 .extended_lut = "off";
defparam \cronometerins|seconds[0]~0 .lut_mask = 64'h0808F7F70C0CF3F3;
defparam \cronometerins|seconds[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y4_N43
dffeas \cronometerins|seconds[0]~DUPLICATE (
	.clk(\secs|second_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\cronometerins|seconds[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\FSMins|Reset_timer~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cronometerins|seconds[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cronometerins|seconds[0]~DUPLICATE .is_wysiwyg = "true";
defparam \cronometerins|seconds[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y4_N30
cyclonev_lcell_comb \cronometerins|seconds[1]~1 (
// Equation(s):
// \cronometerins|seconds[1]~1_combout  = ( \cronometerins|seconds [1] & ( \cronometerins|seconds[0]~DUPLICATE_q  & ( (!\cronometerins|clk2~q ) # (((!\cronometerins|LessThan0~3_combout  & \cronometerins|LessThan0~6_combout )) # (\cronometerins|micro_counter 
// [31])) ) ) ) # ( !\cronometerins|seconds [1] & ( \cronometerins|seconds[0]~DUPLICATE_q  & ( (\cronometerins|clk2~q  & (!\cronometerins|micro_counter [31] & ((!\cronometerins|LessThan0~6_combout ) # (\cronometerins|LessThan0~3_combout )))) ) ) ) # ( 
// \cronometerins|seconds [1] & ( !\cronometerins|seconds[0]~DUPLICATE_q  ) )

	.dataa(!\cronometerins|LessThan0~3_combout ),
	.datab(!\cronometerins|LessThan0~6_combout ),
	.datac(!\cronometerins|clk2~q ),
	.datad(!\cronometerins|micro_counter [31]),
	.datae(!\cronometerins|seconds [1]),
	.dataf(!\cronometerins|seconds[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cronometerins|seconds[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cronometerins|seconds[1]~1 .extended_lut = "off";
defparam \cronometerins|seconds[1]~1 .lut_mask = 64'h0000FFFF0D00F2FF;
defparam \cronometerins|seconds[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y4_N31
dffeas \cronometerins|seconds[1] (
	.clk(\secs|second_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\cronometerins|seconds[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\FSMins|Reset_timer~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cronometerins|seconds [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cronometerins|seconds[1] .is_wysiwyg = "true";
defparam \cronometerins|seconds[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y4_N27
cyclonev_lcell_comb \cronometerins|seconds[2]~2 (
// Equation(s):
// \cronometerins|seconds[2]~2_combout  = ( \cronometerins|seconds [2] & ( \cronometerins|seconds [1] & ( (!\cronometerins|clk2~q ) # ((!\cronometerins|LessThan0~7_combout ) # (!\cronometerins|seconds [0])) ) ) ) # ( !\cronometerins|seconds [2] & ( 
// \cronometerins|seconds [1] & ( (\cronometerins|clk2~q  & (\cronometerins|LessThan0~7_combout  & \cronometerins|seconds [0])) ) ) ) # ( \cronometerins|seconds [2] & ( !\cronometerins|seconds [1] ) )

	.dataa(!\cronometerins|clk2~q ),
	.datab(!\cronometerins|LessThan0~7_combout ),
	.datac(!\cronometerins|seconds [0]),
	.datad(gnd),
	.datae(!\cronometerins|seconds [2]),
	.dataf(!\cronometerins|seconds [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cronometerins|seconds[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cronometerins|seconds[2]~2 .extended_lut = "off";
defparam \cronometerins|seconds[2]~2 .lut_mask = 64'h0000FFFF0101FEFE;
defparam \cronometerins|seconds[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y4_N29
dffeas \cronometerins|seconds[2] (
	.clk(\secs|second_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\cronometerins|seconds[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\FSMins|Reset_timer~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cronometerins|seconds [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cronometerins|seconds[2] .is_wysiwyg = "true";
defparam \cronometerins|seconds[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y4_N36
cyclonev_lcell_comb \cronometerins|seconds[3]~3 (
// Equation(s):
// \cronometerins|seconds[3]~3_combout  = ( \cronometerins|seconds [3] & ( \cronometerins|seconds [1] & ( (!\cronometerins|clk2~q ) # ((!\cronometerins|LessThan0~7_combout ) # ((!\cronometerins|seconds [2]) # (!\cronometerins|seconds [0]))) ) ) ) # ( 
// !\cronometerins|seconds [3] & ( \cronometerins|seconds [1] & ( (\cronometerins|clk2~q  & (\cronometerins|LessThan0~7_combout  & (\cronometerins|seconds [2] & \cronometerins|seconds [0]))) ) ) ) # ( \cronometerins|seconds [3] & ( !\cronometerins|seconds 
// [1] ) )

	.dataa(!\cronometerins|clk2~q ),
	.datab(!\cronometerins|LessThan0~7_combout ),
	.datac(!\cronometerins|seconds [2]),
	.datad(!\cronometerins|seconds [0]),
	.datae(!\cronometerins|seconds [3]),
	.dataf(!\cronometerins|seconds [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cronometerins|seconds[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cronometerins|seconds[3]~3 .extended_lut = "off";
defparam \cronometerins|seconds[3]~3 .lut_mask = 64'h0000FFFF0001FFFE;
defparam \cronometerins|seconds[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y4_N37
dffeas \cronometerins|seconds[3] (
	.clk(\secs|second_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\cronometerins|seconds[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\FSMins|Reset_timer~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cronometerins|seconds [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cronometerins|seconds[3] .is_wysiwyg = "true";
defparam \cronometerins|seconds[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y4_N28
dffeas \cronometerins|seconds[2]~DUPLICATE (
	.clk(\secs|second_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\cronometerins|seconds[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\FSMins|Reset_timer~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cronometerins|seconds[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cronometerins|seconds[2]~DUPLICATE .is_wysiwyg = "true";
defparam \cronometerins|seconds[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y4_N54
cyclonev_lcell_comb \FSMins|Selector2~0 (
// Equation(s):
// \FSMins|Selector2~0_combout  = ( \cronometerins|seconds[2]~DUPLICATE_q  & ( (!\FSMins|Jug~q  & ((!\cronometerins|seconds [1]) # ((!\cronometerins|seconds [3]) # (!\cronometerins|seconds[0]~DUPLICATE_q )))) ) ) # ( !\cronometerins|seconds[2]~DUPLICATE_q  & 
// ( !\FSMins|Jug~q  ) )

	.dataa(!\cronometerins|seconds [1]),
	.datab(!\cronometerins|seconds [3]),
	.datac(!\cronometerins|seconds[0]~DUPLICATE_q ),
	.datad(!\FSMins|Jug~q ),
	.datae(gnd),
	.dataf(!\cronometerins|seconds[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSMins|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSMins|Selector2~0 .extended_lut = "off";
defparam \FSMins|Selector2~0 .lut_mask = 64'hFF00FF00FE00FE00;
defparam \FSMins|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y6_N45
cyclonev_lcell_comb \FSMins|next_state.state4~0 (
// Equation(s):
// \FSMins|next_state.state4~0_combout  = ( \iswitches|pos~4_combout  & ( \FSMins|LessThan0~0_combout  & ( (!\FSMins|Selector2~0_combout  & (\FSMins|state.state1~q  & ((!\itodoLleno|lleno~0_combout ) # (!\itodoLleno|lleno~1_combout )))) ) ) ) # ( 
// !\iswitches|pos~4_combout  & ( \FSMins|LessThan0~0_combout  & ( (\FSMins|state.state1~q  & ((!\itodoLleno|lleno~0_combout ) # (!\itodoLleno|lleno~1_combout ))) ) ) ) # ( \iswitches|pos~4_combout  & ( !\FSMins|LessThan0~0_combout  & ( 
// (!\FSMins|Selector2~0_combout  & (\FSMins|state.state1~q  & ((!\itodoLleno|lleno~0_combout ) # (!\itodoLleno|lleno~1_combout )))) ) ) ) # ( !\iswitches|pos~4_combout  & ( !\FSMins|LessThan0~0_combout  & ( (!\FSMins|Selector2~0_combout  & 
// (\FSMins|state.state1~q  & ((!\itodoLleno|lleno~0_combout ) # (!\itodoLleno|lleno~1_combout )))) ) ) )

	.dataa(!\FSMins|Selector2~0_combout ),
	.datab(!\itodoLleno|lleno~0_combout ),
	.datac(!\itodoLleno|lleno~1_combout ),
	.datad(!\FSMins|state.state1~q ),
	.datae(!\iswitches|pos~4_combout ),
	.dataf(!\FSMins|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSMins|next_state.state4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSMins|next_state.state4~0 .extended_lut = "off";
defparam \FSMins|next_state.state4~0 .lut_mask = 64'h00A800A800FC00A8;
defparam \FSMins|next_state.state4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y6_N47
dffeas \FSMins|state.state4 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\FSMins|next_state.state4~0_combout ),
	.asdata(vcc),
	.clrn(!\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSMins|state.state4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSMins|state.state4 .is_wysiwyg = "true";
defparam \FSMins|state.state4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y6_N24
cyclonev_lcell_comb \FSMins|Actualizar~4 (
// Equation(s):
// \FSMins|Actualizar~4_combout  = ( \validoins|Mux0~1_combout  & ( \FSMins|state.state2~q  & ( (\FSMins|Actualizar~3_combout  & ((\validoins|Mux0~5_combout ) # (\validoins|Mux0~2_combout ))) ) ) ) # ( !\validoins|Mux0~1_combout  & ( \FSMins|state.state2~q  
// & ( (\FSMins|Actualizar~3_combout  & \validoins|Mux0~5_combout ) ) ) ) # ( \validoins|Mux0~1_combout  & ( !\FSMins|state.state2~q  & ( !\FSMins|state.state4~q  ) ) ) # ( !\validoins|Mux0~1_combout  & ( !\FSMins|state.state2~q  & ( !\FSMins|state.state4~q  
// ) ) )

	.dataa(!\validoins|Mux0~2_combout ),
	.datab(!\FSMins|state.state4~q ),
	.datac(!\FSMins|Actualizar~3_combout ),
	.datad(!\validoins|Mux0~5_combout ),
	.datae(!\validoins|Mux0~1_combout ),
	.dataf(!\FSMins|state.state2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSMins|Actualizar~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSMins|Actualizar~4 .extended_lut = "off";
defparam \FSMins|Actualizar~4 .lut_mask = 64'hCCCCCCCC000F050F;
defparam \FSMins|Actualizar~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N12
cyclonev_lcell_comb \actualizarins|new_juego[0][2][0]~0 (
// Equation(s):
// \actualizarins|new_juego[0][2][0]~0_combout  = ( \actualizarins|new_juego[0][2][0]~q  & ( \nuevo_mux|Mux2~0_combout  ) ) # ( !\actualizarins|new_juego[0][2][0]~q  & ( \nuevo_mux|Mux2~0_combout  & ( (!\nuevo_mux|Mux0~0_combout  & 
// (!\nuevo_mux|Mux1~0_combout  & (\nuevo_mux|Mux3~0_combout  & !\FSMins|Actualizar~4_combout ))) ) ) ) # ( \actualizarins|new_juego[0][2][0]~q  & ( !\nuevo_mux|Mux2~0_combout  ) )

	.dataa(!\nuevo_mux|Mux0~0_combout ),
	.datab(!\nuevo_mux|Mux1~0_combout ),
	.datac(!\nuevo_mux|Mux3~0_combout ),
	.datad(!\FSMins|Actualizar~4_combout ),
	.datae(!\actualizarins|new_juego[0][2][0]~q ),
	.dataf(!\nuevo_mux|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\actualizarins|new_juego[0][2][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \actualizarins|new_juego[0][2][0]~0 .extended_lut = "off";
defparam \actualizarins|new_juego[0][2][0]~0 .lut_mask = 64'h0000FFFF0800FFFF;
defparam \actualizarins|new_juego[0][2][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y6_N14
dffeas \actualizarins|new_juego[0][2][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\actualizarins|new_juego[0][2][0]~0_combout ),
	.asdata(vcc),
	.clrn(!\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\actualizarins|new_juego[0][2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \actualizarins|new_juego[0][2][0] .is_wysiwyg = "true";
defparam \actualizarins|new_juego[0][2][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N54
cyclonev_lcell_comb \validoins|Mux0~3 (
// Equation(s):
// \validoins|Mux0~3_combout  = ( !\switches[7]~input_o  & ( \actualizarins|new_juego[0][0][0]~q  & ( (!\iswitches|pos~3_combout  & (!\actualizarins|new_juego[0][2][0]~q  & (!\switches[8]~input_o  & !\FSMins|Jug~q ))) ) ) ) # ( \switches[7]~input_o  & ( 
// !\actualizarins|new_juego[0][0][0]~q  ) ) # ( !\switches[7]~input_o  & ( !\actualizarins|new_juego[0][0][0]~q  & ( ((!\actualizarins|new_juego[0][2][0]~q ) # ((\FSMins|Jug~q ) # (\switches[8]~input_o ))) # (\iswitches|pos~3_combout ) ) ) )

	.dataa(!\iswitches|pos~3_combout ),
	.datab(!\actualizarins|new_juego[0][2][0]~q ),
	.datac(!\switches[8]~input_o ),
	.datad(!\FSMins|Jug~q ),
	.datae(!\switches[7]~input_o ),
	.dataf(!\actualizarins|new_juego[0][0][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\validoins|Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \validoins|Mux0~3 .extended_lut = "off";
defparam \validoins|Mux0~3 .lut_mask = 64'hDFFFFFFF80000000;
defparam \validoins|Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N57
cyclonev_lcell_comb \validoins|Mux0~4 (
// Equation(s):
// \validoins|Mux0~4_combout  = ( !\FSMins|Jug~q  & ( (!\switches[8]~input_o  & (((!\actualizarins|new_juego[2][1][0]~q  & \switches[7]~input_o )))) # (\switches[8]~input_o  & (!\actualizarins|new_juego[2][2][0]~q )) ) )

	.dataa(!\actualizarins|new_juego[2][2][0]~q ),
	.datab(!\actualizarins|new_juego[2][1][0]~q ),
	.datac(!\switches[8]~input_o ),
	.datad(!\switches[7]~input_o ),
	.datae(gnd),
	.dataf(!\FSMins|Jug~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\validoins|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \validoins|Mux0~4 .extended_lut = "off";
defparam \validoins|Mux0~4 .lut_mask = 64'h0ACA0ACA00000000;
defparam \validoins|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N36
cyclonev_lcell_comb \validoins|Mux0~5 (
// Equation(s):
// \validoins|Mux0~5_combout  = ( \actualizarins|new_juego[0][1][0]~q  & ( \nuevo_mux|Mux2~0_combout  & ( ((\validoins|Mux0~3_combout  & (\nuevo_mux|Mux3~0_combout  & !\validoins|Mux0~0_combout ))) # (\validoins|Mux0~4_combout ) ) ) ) # ( 
// !\actualizarins|new_juego[0][1][0]~q  & ( \nuevo_mux|Mux2~0_combout  & ( ((!\validoins|Mux0~0_combout  & ((!\nuevo_mux|Mux3~0_combout ) # (\validoins|Mux0~3_combout )))) # (\validoins|Mux0~4_combout ) ) ) ) # ( \actualizarins|new_juego[0][1][0]~q  & ( 
// !\nuevo_mux|Mux2~0_combout  & ( ((\validoins|Mux0~3_combout  & (\nuevo_mux|Mux3~0_combout  & !\validoins|Mux0~0_combout ))) # (\validoins|Mux0~4_combout ) ) ) ) # ( !\actualizarins|new_juego[0][1][0]~q  & ( !\nuevo_mux|Mux2~0_combout  & ( 
// ((\validoins|Mux0~3_combout  & (\nuevo_mux|Mux3~0_combout  & !\validoins|Mux0~0_combout ))) # (\validoins|Mux0~4_combout ) ) ) )

	.dataa(!\validoins|Mux0~3_combout ),
	.datab(!\nuevo_mux|Mux3~0_combout ),
	.datac(!\validoins|Mux0~0_combout ),
	.datad(!\validoins|Mux0~4_combout ),
	.datae(!\actualizarins|new_juego[0][1][0]~q ),
	.dataf(!\nuevo_mux|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\validoins|Mux0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \validoins|Mux0~5 .extended_lut = "off";
defparam \validoins|Mux0~5 .lut_mask = 64'h10FF10FFD0FF10FF;
defparam \validoins|Mux0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y6_N48
cyclonev_lcell_comb \FSMins|Jug~0 (
// Equation(s):
// \FSMins|Jug~0_combout  = ( !\FSMins|state.state2~q  & ( ((!\FSMins|Jug~q  $ (((!\FSMins|state.state4~q ) # (\FSMins|Actualizar~3_combout ))))) ) ) # ( \FSMins|state.state2~q  & ( (!\validoins|Mux0~5_combout  & (\validoins|Mux0~2_combout  & 
// (\validoins|Mux0~1_combout  & ((!\FSMins|Actualizar~3_combout ) # (\FSMins|Jug~q ))))) # (\validoins|Mux0~5_combout  & ((((!\FSMins|Actualizar~3_combout ) # (\FSMins|Jug~q ))))) ) )

	.dataa(!\validoins|Mux0~2_combout ),
	.datab(!\validoins|Mux0~5_combout ),
	.datac(!\validoins|Mux0~1_combout ),
	.datad(!\FSMins|Actualizar~3_combout ),
	.datae(!\FSMins|state.state2~q ),
	.dataf(!\FSMins|Jug~q ),
	.datag(!\FSMins|state.state4~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSMins|Jug~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSMins|Jug~0 .extended_lut = "on";
defparam \FSMins|Jug~0 .lut_mask = 64'h0F003700F0FF3737;
defparam \FSMins|Jug~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y6_N50
dffeas \FSMins|Jug (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\FSMins|Jug~0_combout ),
	.asdata(vcc),
	.clrn(!\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSMins|Jug~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSMins|Jug .is_wysiwyg = "true";
defparam \FSMins|Jug .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N36
cyclonev_lcell_comb \nuevo_mux|Mux0~0 (
// Equation(s):
// \nuevo_mux|Mux0~0_combout  = (!\FSMins|Jug~q  & ((\switches[8]~input_o ) # (\switches[7]~input_o )))

	.dataa(!\switches[7]~input_o ),
	.datab(!\FSMins|Jug~q ),
	.datac(!\switches[8]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nuevo_mux|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nuevo_mux|Mux0~0 .extended_lut = "off";
defparam \nuevo_mux|Mux0~0 .lut_mask = 64'h4C4C4C4C4C4C4C4C;
defparam \nuevo_mux|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N18
cyclonev_lcell_comb \actualizarins|new_juego[2][2][0]~0 (
// Equation(s):
// \actualizarins|new_juego[2][2][0]~0_combout  = ( \actualizarins|new_juego[2][2][0]~q  & ( \nuevo_mux|Mux2~0_combout  ) ) # ( \actualizarins|new_juego[2][2][0]~q  & ( !\nuevo_mux|Mux2~0_combout  ) ) # ( !\actualizarins|new_juego[2][2][0]~q  & ( 
// !\nuevo_mux|Mux2~0_combout  & ( (\nuevo_mux|Mux0~0_combout  & (!\nuevo_mux|Mux1~0_combout  & (\nuevo_mux|Mux3~0_combout  & !\FSMins|Actualizar~4_combout ))) ) ) )

	.dataa(!\nuevo_mux|Mux0~0_combout ),
	.datab(!\nuevo_mux|Mux1~0_combout ),
	.datac(!\nuevo_mux|Mux3~0_combout ),
	.datad(!\FSMins|Actualizar~4_combout ),
	.datae(!\actualizarins|new_juego[2][2][0]~q ),
	.dataf(!\nuevo_mux|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\actualizarins|new_juego[2][2][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \actualizarins|new_juego[2][2][0]~0 .extended_lut = "off";
defparam \actualizarins|new_juego[2][2][0]~0 .lut_mask = 64'h0400FFFF0000FFFF;
defparam \actualizarins|new_juego[2][2][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y6_N20
dffeas \actualizarins|new_juego[2][2][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\actualizarins|new_juego[2][2][0]~0_combout ),
	.asdata(vcc),
	.clrn(!\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\actualizarins|new_juego[2][2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \actualizarins|new_juego[2][2][0] .is_wysiwyg = "true";
defparam \actualizarins|new_juego[2][2][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N36
cyclonev_lcell_comb \vgaTestins|vga_ins|equi|LessThan0~1 (
// Equation(s):
// \vgaTestins|vga_ins|equi|LessThan0~1_combout  = ( \vgaTestins|vga_ins|ADDR_x [4] & ( ((\vgaTestins|vga_ins|ADDR_x [2] & ((\vgaTestins|vga_ins|ADDR_x [1]) # (\vgaTestins|vga_ins|ADDR_x [0])))) # (\vgaTestins|vga_ins|ADDR_x [3]) ) )

	.dataa(!\vgaTestins|vga_ins|ADDR_x [2]),
	.datab(!\vgaTestins|vga_ins|ADDR_x [3]),
	.datac(!\vgaTestins|vga_ins|ADDR_x [0]),
	.datad(!\vgaTestins|vga_ins|ADDR_x [1]),
	.datae(gnd),
	.dataf(!\vgaTestins|vga_ins|ADDR_x [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTestins|vga_ins|equi|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|equi|LessThan0~1 .extended_lut = "off";
defparam \vgaTestins|vga_ins|equi|LessThan0~1 .lut_mask = 64'h0000000037773777;
defparam \vgaTestins|vga_ins|equi|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N54
cyclonev_lcell_comb \vgaTestins|vga_ins|LessThan11~0 (
// Equation(s):
// \vgaTestins|vga_ins|LessThan11~0_combout  = ( !\vgaTestins|vga_ins|ADDR_x [8] & ( !\vgaTestins|vga_ins|ADDR_x [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaTestins|vga_ins|ADDR_x [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaTestins|vga_ins|ADDR_x [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTestins|vga_ins|LessThan11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|LessThan11~0 .extended_lut = "off";
defparam \vgaTestins|vga_ins|LessThan11~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \vgaTestins|vga_ins|LessThan11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N24
cyclonev_lcell_comb \vgaTestins|vga_ins|equi|LessThan0~2 (
// Equation(s):
// \vgaTestins|vga_ins|equi|LessThan0~2_combout  = ( \vgaTestins|vga_ins|equi|LessThan0~0_combout  & ( !\vgaTestins|vga_ins|ADDR_x [6] & ( (!\vgaTestins|vga_ins|equi|LessThan0~1_combout  & (!\vgaTestins|vga_ins|ADDR_x [9] & 
// (\vgaTestins|vga_ins|LessThan11~0_combout  & !\vgaTestins|vga_ins|ADDR_x [5]))) ) ) )

	.dataa(!\vgaTestins|vga_ins|equi|LessThan0~1_combout ),
	.datab(!\vgaTestins|vga_ins|ADDR_x [9]),
	.datac(!\vgaTestins|vga_ins|LessThan11~0_combout ),
	.datad(!\vgaTestins|vga_ins|ADDR_x [5]),
	.datae(!\vgaTestins|vga_ins|equi|LessThan0~0_combout ),
	.dataf(!\vgaTestins|vga_ins|ADDR_x [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTestins|vga_ins|equi|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|equi|LessThan0~2 .extended_lut = "off";
defparam \vgaTestins|vga_ins|equi|LessThan0~2 .lut_mask = 64'h0000080000000000;
defparam \vgaTestins|vga_ins|equi|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N36
cyclonev_lcell_comb \vgaTestins|vga_ins|equi|LessThan1~0 (
// Equation(s):
// \vgaTestins|vga_ins|equi|LessThan1~0_combout  = ( \vgaTestins|vga_ins|ADDR_x [2] & ( \vgaTestins|vga_ins|ADDR_x [3] ) ) # ( !\vgaTestins|vga_ins|ADDR_x [2] & ( (\vgaTestins|vga_ins|ADDR_x [0] & (\vgaTestins|vga_ins|ADDR_x [1] & \vgaTestins|vga_ins|ADDR_x 
// [3])) ) )

	.dataa(!\vgaTestins|vga_ins|ADDR_x [0]),
	.datab(gnd),
	.datac(!\vgaTestins|vga_ins|ADDR_x [1]),
	.datad(!\vgaTestins|vga_ins|ADDR_x [3]),
	.datae(gnd),
	.dataf(!\vgaTestins|vga_ins|ADDR_x [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTestins|vga_ins|equi|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|equi|LessThan1~0 .extended_lut = "off";
defparam \vgaTestins|vga_ins|equi|LessThan1~0 .lut_mask = 64'h0005000500FF00FF;
defparam \vgaTestins|vga_ins|equi|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N51
cyclonev_lcell_comb \vgaTestins|vga_ins|equi|LessThan1~1 (
// Equation(s):
// \vgaTestins|vga_ins|equi|LessThan1~1_combout  = ( \vgaTestins|vga_ins|equi|LessThan1~0_combout  & ( \vgaTestins|vga_ins|ADDR_x [5] & ( (\vgaTestins|vga_ins|ADDR_x [7] & \vgaTestins|vga_ins|ADDR_x [6]) ) ) ) # ( 
// !\vgaTestins|vga_ins|equi|LessThan1~0_combout  & ( \vgaTestins|vga_ins|ADDR_x [5] & ( (\vgaTestins|vga_ins|ADDR_x [7] & \vgaTestins|vga_ins|ADDR_x [6]) ) ) ) # ( \vgaTestins|vga_ins|equi|LessThan1~0_combout  & ( !\vgaTestins|vga_ins|ADDR_x [5] & ( 
// (\vgaTestins|vga_ins|ADDR_x [7] & \vgaTestins|vga_ins|ADDR_x [6]) ) ) ) # ( !\vgaTestins|vga_ins|equi|LessThan1~0_combout  & ( !\vgaTestins|vga_ins|ADDR_x [5] & ( (\vgaTestins|vga_ins|ADDR_x [7] & (\vgaTestins|vga_ins|ADDR_x [4] & 
// \vgaTestins|vga_ins|ADDR_x [6])) ) ) )

	.dataa(!\vgaTestins|vga_ins|ADDR_x [7]),
	.datab(gnd),
	.datac(!\vgaTestins|vga_ins|ADDR_x [4]),
	.datad(!\vgaTestins|vga_ins|ADDR_x [6]),
	.datae(!\vgaTestins|vga_ins|equi|LessThan1~0_combout ),
	.dataf(!\vgaTestins|vga_ins|ADDR_x [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTestins|vga_ins|equi|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|equi|LessThan1~1 .extended_lut = "off";
defparam \vgaTestins|vga_ins|equi|LessThan1~1 .lut_mask = 64'h0005005500550055;
defparam \vgaTestins|vga_ins|equi|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N39
cyclonev_lcell_comb \vgaTestins|vga_ins|equi|cond~7 (
// Equation(s):
// \vgaTestins|vga_ins|equi|cond~7_combout  = ( !\vgaTestins|vga_ins|ADDR_x [8] & ( (\vgaTestins|vga_ins|h_cond2~0_combout  & (!\vgaTestins|vga_ins|equi|LessThan0~2_combout  & !\vgaTestins|vga_ins|equi|LessThan1~1_combout )) ) )

	.dataa(gnd),
	.datab(!\vgaTestins|vga_ins|h_cond2~0_combout ),
	.datac(!\vgaTestins|vga_ins|equi|LessThan0~2_combout ),
	.datad(!\vgaTestins|vga_ins|equi|LessThan1~1_combout ),
	.datae(gnd),
	.dataf(!\vgaTestins|vga_ins|ADDR_x [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTestins|vga_ins|equi|cond~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|equi|cond~7 .extended_lut = "off";
defparam \vgaTestins|vga_ins|equi|cond~7 .lut_mask = 64'h3000300000000000;
defparam \vgaTestins|vga_ins|equi|cond~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N18
cyclonev_lcell_comb \vgaTestins|vga_ins|equi|cond~3 (
// Equation(s):
// \vgaTestins|vga_ins|equi|cond~3_combout  = ( \vgaTestins|vga_ins|ADDR_x [3] & ( (\vgaTestins|vga_ins|ADDR_x [5] & (\vgaTestins|vga_ins|ADDR_x [2] & \vgaTestins|vga_ins|ADDR_x [4])) ) )

	.dataa(gnd),
	.datab(!\vgaTestins|vga_ins|ADDR_x [5]),
	.datac(!\vgaTestins|vga_ins|ADDR_x [2]),
	.datad(!\vgaTestins|vga_ins|ADDR_x [4]),
	.datae(gnd),
	.dataf(!\vgaTestins|vga_ins|ADDR_x [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTestins|vga_ins|equi|cond~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|equi|cond~3 .extended_lut = "off";
defparam \vgaTestins|vga_ins|equi|cond~3 .lut_mask = 64'h0000000000030003;
defparam \vgaTestins|vga_ins|equi|cond~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N48
cyclonev_lcell_comb \vgaTestins|vga_ins|equi|cond~4 (
// Equation(s):
// \vgaTestins|vga_ins|equi|cond~4_combout  = ( \vgaTestins|vga_ins|equi|cond~3_combout  & ( (!\vgaTestins|vga_ins|ADDR_x [6] & ((!\vgaTestins|vga_ins|ADDR_x [1]) # (!\vgaTestins|vga_ins|ADDR_x [0]))) ) ) # ( !\vgaTestins|vga_ins|equi|cond~3_combout  & ( 
// !\vgaTestins|vga_ins|ADDR_x [6] ) )

	.dataa(gnd),
	.datab(!\vgaTestins|vga_ins|ADDR_x [6]),
	.datac(!\vgaTestins|vga_ins|ADDR_x [1]),
	.datad(!\vgaTestins|vga_ins|ADDR_x [0]),
	.datae(gnd),
	.dataf(!\vgaTestins|vga_ins|equi|cond~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTestins|vga_ins|equi|cond~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|equi|cond~4 .extended_lut = "off";
defparam \vgaTestins|vga_ins|equi|cond~4 .lut_mask = 64'hCCCCCCCCCCC0CCC0;
defparam \vgaTestins|vga_ins|equi|cond~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N51
cyclonev_lcell_comb \vgaTestins|vga_ins|equi|cond~2 (
// Equation(s):
// \vgaTestins|vga_ins|equi|cond~2_combout  = ( !\vgaTestins|vga_ins|ADDR_x [18] & ( (!\vgaTestins|vga_ins|ADDR_x [17] & (\vgaTestins|vga_ins|equi|LessThan0~0_combout  & !\vgaTestins|vga_ins|ADDR_x [16])) ) )

	.dataa(!\vgaTestins|vga_ins|ADDR_x [17]),
	.datab(gnd),
	.datac(!\vgaTestins|vga_ins|equi|LessThan0~0_combout ),
	.datad(!\vgaTestins|vga_ins|ADDR_x [16]),
	.datae(gnd),
	.dataf(!\vgaTestins|vga_ins|ADDR_x [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTestins|vga_ins|equi|cond~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|equi|cond~2 .extended_lut = "off";
defparam \vgaTestins|vga_ins|equi|cond~2 .lut_mask = 64'h0A000A0000000000;
defparam \vgaTestins|vga_ins|equi|cond~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N21
cyclonev_lcell_comb \vgaTestins|vga_ins|equi|cond~5 (
// Equation(s):
// \vgaTestins|vga_ins|equi|cond~5_combout  = ( \vgaTestins|vga_ins|LessThan11~0_combout  & ( (!\vgaTestins|vga_ins|ADDR_x [5]) # ((!\vgaTestins|vga_ins|ADDR_x [6]) # (!\vgaTestins|vga_ins|equi|LessThan0~1_combout )) ) )

	.dataa(gnd),
	.datab(!\vgaTestins|vga_ins|ADDR_x [5]),
	.datac(!\vgaTestins|vga_ins|ADDR_x [6]),
	.datad(!\vgaTestins|vga_ins|equi|LessThan0~1_combout ),
	.datae(gnd),
	.dataf(!\vgaTestins|vga_ins|LessThan11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTestins|vga_ins|equi|cond~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|equi|cond~5 .extended_lut = "off";
defparam \vgaTestins|vga_ins|equi|cond~5 .lut_mask = 64'h00000000FFFCFFFC;
defparam \vgaTestins|vga_ins|equi|cond~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N30
cyclonev_lcell_comb \vgaTestins|vga_ins|equi|cond~6 (
// Equation(s):
// \vgaTestins|vga_ins|equi|cond~6_combout  = ( \vgaTestins|vga_ins|equi|cond~5_combout  & ( \vgaTestins|vga_ins|equi|cond~1_combout  & ( (\vgaTestins|vga_ins|equi|cond~2_combout  & ((!\vgaTestins|vga_ins|equi|cond~4_combout ) # (\vgaTestins|vga_ins|ADDR_x 
// [9]))) ) ) ) # ( !\vgaTestins|vga_ins|equi|cond~5_combout  & ( \vgaTestins|vga_ins|equi|cond~1_combout  & ( (!\vgaTestins|vga_ins|equi|cond~4_combout  & (!\vgaTestins|vga_ins|ADDR_x [9] & \vgaTestins|vga_ins|equi|cond~2_combout )) ) ) ) # ( 
// \vgaTestins|vga_ins|equi|cond~5_combout  & ( !\vgaTestins|vga_ins|equi|cond~1_combout  & ( (\vgaTestins|vga_ins|ADDR_x [9] & \vgaTestins|vga_ins|equi|cond~2_combout ) ) ) )

	.dataa(!\vgaTestins|vga_ins|equi|cond~4_combout ),
	.datab(!\vgaTestins|vga_ins|ADDR_x [9]),
	.datac(!\vgaTestins|vga_ins|equi|cond~2_combout ),
	.datad(gnd),
	.datae(!\vgaTestins|vga_ins|equi|cond~5_combout ),
	.dataf(!\vgaTestins|vga_ins|equi|cond~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTestins|vga_ins|equi|cond~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|equi|cond~6 .extended_lut = "off";
defparam \vgaTestins|vga_ins|equi|cond~6 .lut_mask = 64'h0000030308080B0B;
defparam \vgaTestins|vga_ins|equi|cond~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N15
cyclonev_lcell_comb \vgaTestins|vga_ins|equi|LessThan4~0 (
// Equation(s):
// \vgaTestins|vga_ins|equi|LessThan4~0_combout  = ( !\vgaTestins|vga_ins|ADDR_x [1] & ( \vgaTestins|vga_ins|ADDR_x [3] & ( (!\vgaTestins|vga_ins|ADDR_x [2] & !\vgaTestins|vga_ins|ADDR_x [4]) ) ) ) # ( \vgaTestins|vga_ins|ADDR_x [1] & ( 
// !\vgaTestins|vga_ins|ADDR_x [3] & ( !\vgaTestins|vga_ins|ADDR_x [4] ) ) ) # ( !\vgaTestins|vga_ins|ADDR_x [1] & ( !\vgaTestins|vga_ins|ADDR_x [3] & ( !\vgaTestins|vga_ins|ADDR_x [4] ) ) )

	.dataa(!\vgaTestins|vga_ins|ADDR_x [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaTestins|vga_ins|ADDR_x [4]),
	.datae(!\vgaTestins|vga_ins|ADDR_x [1]),
	.dataf(!\vgaTestins|vga_ins|ADDR_x [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTestins|vga_ins|equi|LessThan4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|equi|LessThan4~0 .extended_lut = "off";
defparam \vgaTestins|vga_ins|equi|LessThan4~0 .lut_mask = 64'hFF00FF00AA000000;
defparam \vgaTestins|vga_ins|equi|LessThan4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N12
cyclonev_lcell_comb \vgaTestins|vga_ins|equi|cond~0 (
// Equation(s):
// \vgaTestins|vga_ins|equi|cond~0_combout  = ( \vgaTestins|vga_ins|ADDR_x [6] & ( \vgaTestins|vga_ins|ADDR_x [8] & ( (!\vgaTestins|vga_ins|ADDR_x [7] & \vgaTestins|vga_ins|h_cond2~0_combout ) ) ) ) # ( !\vgaTestins|vga_ins|ADDR_x [6] & ( 
// \vgaTestins|vga_ins|ADDR_x [8] & ( (\vgaTestins|vga_ins|h_cond2~0_combout  & ((!\vgaTestins|vga_ins|ADDR_x [7]) # (!\vgaTestins|vga_ins|ADDR_x [5]))) ) ) ) # ( \vgaTestins|vga_ins|ADDR_x [6] & ( !\vgaTestins|vga_ins|ADDR_x [8] & ( 
// (\vgaTestins|vga_ins|ADDR_x [7] & (\vgaTestins|vga_ins|ADDR_x [5] & (!\vgaTestins|vga_ins|equi|LessThan4~0_combout  & \vgaTestins|vga_ins|h_cond2~0_combout ))) ) ) )

	.dataa(!\vgaTestins|vga_ins|ADDR_x [7]),
	.datab(!\vgaTestins|vga_ins|ADDR_x [5]),
	.datac(!\vgaTestins|vga_ins|equi|LessThan4~0_combout ),
	.datad(!\vgaTestins|vga_ins|h_cond2~0_combout ),
	.datae(!\vgaTestins|vga_ins|ADDR_x [6]),
	.dataf(!\vgaTestins|vga_ins|ADDR_x [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTestins|vga_ins|equi|cond~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|equi|cond~0 .extended_lut = "off";
defparam \vgaTestins|vga_ins|equi|cond~0 .lut_mask = 64'h0000001000EE00AA;
defparam \vgaTestins|vga_ins|equi|cond~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N24
cyclonev_lcell_comb \vgaTestins|vga_ins|equi|print~4 (
// Equation(s):
// \vgaTestins|vga_ins|equi|print~4_combout  = ( \vgaTestins|vga_ins|equi|cond~0_combout  & ( \actualizarins|new_juego[2][0][0]~q  & ( (!\actualizarins|new_juego[2][1][0]~q  & (!\vgaTestins|vga_ins|equi|cond~7_combout  & 
// ((!\actualizarins|new_juego[2][2][0]~q ) # (!\vgaTestins|vga_ins|equi|cond~6_combout )))) ) ) ) # ( !\vgaTestins|vga_ins|equi|cond~0_combout  & ( \actualizarins|new_juego[2][0][0]~q  & ( (!\vgaTestins|vga_ins|equi|cond~7_combout  & 
// ((!\actualizarins|new_juego[2][2][0]~q ) # (!\vgaTestins|vga_ins|equi|cond~6_combout ))) ) ) ) # ( \vgaTestins|vga_ins|equi|cond~0_combout  & ( !\actualizarins|new_juego[2][0][0]~q  & ( (!\actualizarins|new_juego[2][1][0]~q  & 
// ((!\actualizarins|new_juego[2][2][0]~q ) # (!\vgaTestins|vga_ins|equi|cond~6_combout ))) ) ) ) # ( !\vgaTestins|vga_ins|equi|cond~0_combout  & ( !\actualizarins|new_juego[2][0][0]~q  & ( (!\actualizarins|new_juego[2][2][0]~q ) # 
// (!\vgaTestins|vga_ins|equi|cond~6_combout ) ) ) )

	.dataa(!\actualizarins|new_juego[2][2][0]~q ),
	.datab(!\actualizarins|new_juego[2][1][0]~q ),
	.datac(!\vgaTestins|vga_ins|equi|cond~7_combout ),
	.datad(!\vgaTestins|vga_ins|equi|cond~6_combout ),
	.datae(!\vgaTestins|vga_ins|equi|cond~0_combout ),
	.dataf(!\actualizarins|new_juego[2][0][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTestins|vga_ins|equi|print~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|equi|print~4 .extended_lut = "off";
defparam \vgaTestins|vga_ins|equi|print~4 .lut_mask = 64'hFFAACC88F0A0C080;
defparam \vgaTestins|vga_ins|equi|print~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N18
cyclonev_lcell_comb \vgaTestins|vga_ins|equi|print~3 (
// Equation(s):
// \vgaTestins|vga_ins|equi|print~3_combout  = ( \vgaTestins|vga_ins|equi|cond~0_combout  & ( \actualizarins|new_juego[1][0][0]~q  & ( (!\vgaTestins|vga_ins|equi|cond~7_combout  & (!\actualizarins|new_juego[1][1][0]~q  & 
// ((!\vgaTestins|vga_ins|equi|cond~6_combout ) # (!\actualizarins|new_juego[1][2][0]~q )))) ) ) ) # ( !\vgaTestins|vga_ins|equi|cond~0_combout  & ( \actualizarins|new_juego[1][0][0]~q  & ( (!\vgaTestins|vga_ins|equi|cond~7_combout  & 
// ((!\vgaTestins|vga_ins|equi|cond~6_combout ) # (!\actualizarins|new_juego[1][2][0]~q ))) ) ) ) # ( \vgaTestins|vga_ins|equi|cond~0_combout  & ( !\actualizarins|new_juego[1][0][0]~q  & ( (!\actualizarins|new_juego[1][1][0]~q  & 
// ((!\vgaTestins|vga_ins|equi|cond~6_combout ) # (!\actualizarins|new_juego[1][2][0]~q ))) ) ) ) # ( !\vgaTestins|vga_ins|equi|cond~0_combout  & ( !\actualizarins|new_juego[1][0][0]~q  & ( (!\vgaTestins|vga_ins|equi|cond~6_combout ) # 
// (!\actualizarins|new_juego[1][2][0]~q ) ) ) )

	.dataa(!\vgaTestins|vga_ins|equi|cond~6_combout ),
	.datab(!\actualizarins|new_juego[1][2][0]~q ),
	.datac(!\vgaTestins|vga_ins|equi|cond~7_combout ),
	.datad(!\actualizarins|new_juego[1][1][0]~q ),
	.datae(!\vgaTestins|vga_ins|equi|cond~0_combout ),
	.dataf(!\actualizarins|new_juego[1][0][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTestins|vga_ins|equi|print~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|equi|print~3 .extended_lut = "off";
defparam \vgaTestins|vga_ins|equi|print~3 .lut_mask = 64'hEEEEEE00E0E0E000;
defparam \vgaTestins|vga_ins|equi|print~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N48
cyclonev_lcell_comb \vgaTestins|vga_ins|equi|print~0 (
// Equation(s):
// \vgaTestins|vga_ins|equi|print~0_combout  = ( \vgaTestins|vga_ins|equi|cond~0_combout  & ( \actualizarins|new_juego[0][2][0]~q  & ( (!\actualizarins|new_juego[0][1][0]~q  & (!\vgaTestins|vga_ins|equi|cond~6_combout  & 
// ((!\actualizarins|new_juego[0][0][0]~q ) # (!\vgaTestins|vga_ins|equi|cond~7_combout )))) ) ) ) # ( !\vgaTestins|vga_ins|equi|cond~0_combout  & ( \actualizarins|new_juego[0][2][0]~q  & ( (!\vgaTestins|vga_ins|equi|cond~6_combout  & 
// ((!\actualizarins|new_juego[0][0][0]~q ) # (!\vgaTestins|vga_ins|equi|cond~7_combout ))) ) ) ) # ( \vgaTestins|vga_ins|equi|cond~0_combout  & ( !\actualizarins|new_juego[0][2][0]~q  & ( (!\actualizarins|new_juego[0][1][0]~q  & 
// ((!\actualizarins|new_juego[0][0][0]~q ) # (!\vgaTestins|vga_ins|equi|cond~7_combout ))) ) ) ) # ( !\vgaTestins|vga_ins|equi|cond~0_combout  & ( !\actualizarins|new_juego[0][2][0]~q  & ( (!\actualizarins|new_juego[0][0][0]~q ) # 
// (!\vgaTestins|vga_ins|equi|cond~7_combout ) ) ) )

	.dataa(!\actualizarins|new_juego[0][1][0]~q ),
	.datab(!\actualizarins|new_juego[0][0][0]~q ),
	.datac(!\vgaTestins|vga_ins|equi|cond~7_combout ),
	.datad(!\vgaTestins|vga_ins|equi|cond~6_combout ),
	.datae(!\vgaTestins|vga_ins|equi|cond~0_combout ),
	.dataf(!\actualizarins|new_juego[0][2][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTestins|vga_ins|equi|print~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|equi|print~0 .extended_lut = "off";
defparam \vgaTestins|vga_ins|equi|print~0 .lut_mask = 64'hFCFCA8A8FC00A800;
defparam \vgaTestins|vga_ins|equi|print~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N12
cyclonev_lcell_comb \vgaTestins|vga_ins|equi|print~6 (
// Equation(s):
// \vgaTestins|vga_ins|equi|print~6_combout  = ( !\vgaTestins|vga_ins|ADDR_y [7] & ( (\vgaTestins|vga_ins|equi|print~1_combout  & (\vgaTestins|vga_ins|ADDR_y [8] & (\vgaTestins|vga_ins|ADDR_y [6] & ((\vgaTestins|vga_ins|ADDR_y [5]) # 
// (\vgaTestins|vga_ins|equi|LessThan2~0_combout ))))) ) ) # ( \vgaTestins|vga_ins|ADDR_y [7] & ( (\vgaTestins|vga_ins|equi|print~1_combout  & (((\vgaTestins|vga_ins|ADDR_y [8] & ((!\vgaTestins|vga_ins|ADDR_y [6]) # 
// (\vgaTestins|vga_ins|equi|LessThan3~0_combout )))))) ) )

	.dataa(!\vgaTestins|vga_ins|equi|print~1_combout ),
	.datab(!\vgaTestins|vga_ins|equi|LessThan2~0_combout ),
	.datac(!\vgaTestins|vga_ins|equi|LessThan3~0_combout ),
	.datad(!\vgaTestins|vga_ins|ADDR_y [8]),
	.datae(!\vgaTestins|vga_ins|ADDR_y [7]),
	.dataf(!\vgaTestins|vga_ins|ADDR_y [6]),
	.datag(!\vgaTestins|vga_ins|ADDR_y [5]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTestins|vga_ins|equi|print~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|equi|print~6 .extended_lut = "on";
defparam \vgaTestins|vga_ins|equi|print~6 .lut_mask = 64'h0000005500150005;
defparam \vgaTestins|vga_ins|equi|print~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N30
cyclonev_lcell_comb \vgaTestins|vga_ins|equi|print~5 (
// Equation(s):
// \vgaTestins|vga_ins|equi|print~5_combout  = ( \vgaTestins|vga_ins|equi|print~0_combout  & ( \vgaTestins|vga_ins|equi|print~6_combout  & ( (!\vgaTestins|vga_ins|equi|print~4_combout ) # ((\vgaTestins|vga_ins|equi|print~10_combout  & 
// !\vgaTestins|vga_ins|equi|print~3_combout )) ) ) ) # ( !\vgaTestins|vga_ins|equi|print~0_combout  & ( \vgaTestins|vga_ins|equi|print~6_combout  & ( ((!\vgaTestins|vga_ins|equi|print~4_combout ) # ((\vgaTestins|vga_ins|equi|print~10_combout  & 
// !\vgaTestins|vga_ins|equi|print~3_combout ))) # (\vgaTestins|vga_ins|equi|print~2_combout ) ) ) ) # ( \vgaTestins|vga_ins|equi|print~0_combout  & ( !\vgaTestins|vga_ins|equi|print~6_combout  & ( (\vgaTestins|vga_ins|equi|print~10_combout  & 
// !\vgaTestins|vga_ins|equi|print~3_combout ) ) ) ) # ( !\vgaTestins|vga_ins|equi|print~0_combout  & ( !\vgaTestins|vga_ins|equi|print~6_combout  & ( ((\vgaTestins|vga_ins|equi|print~10_combout  & !\vgaTestins|vga_ins|equi|print~3_combout )) # 
// (\vgaTestins|vga_ins|equi|print~2_combout ) ) ) )

	.dataa(!\vgaTestins|vga_ins|equi|print~2_combout ),
	.datab(!\vgaTestins|vga_ins|equi|print~10_combout ),
	.datac(!\vgaTestins|vga_ins|equi|print~4_combout ),
	.datad(!\vgaTestins|vga_ins|equi|print~3_combout ),
	.datae(!\vgaTestins|vga_ins|equi|print~0_combout ),
	.dataf(!\vgaTestins|vga_ins|equi|print~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTestins|vga_ins|equi|print~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|equi|print~5 .extended_lut = "off";
defparam \vgaTestins|vga_ins|equi|print~5 .lut_mask = 64'h77553300F7F5F3F0;
defparam \vgaTestins|vga_ins|equi|print~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N32
dffeas \vgaTestins|vga_ins|equi|print (
	.clk(\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaTestins|vga_ins|equi|print~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|equi|print~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|equi|print .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|equi|print .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N9
cyclonev_lcell_comb \vgaTestins|vga_ins|equi|LessThan0~3 (
// Equation(s):
// \vgaTestins|vga_ins|equi|LessThan0~3_combout  = ( \vgaTestins|vga_ins|equi|LessThan0~2_combout  & ( ((\vgaTestins|vga_ins|ADDR_x [16]) # (\vgaTestins|vga_ins|ADDR_x [18])) # (\vgaTestins|vga_ins|ADDR_x [17]) ) ) # ( 
// !\vgaTestins|vga_ins|equi|LessThan0~2_combout  )

	.dataa(!\vgaTestins|vga_ins|ADDR_x [17]),
	.datab(gnd),
	.datac(!\vgaTestins|vga_ins|ADDR_x [18]),
	.datad(!\vgaTestins|vga_ins|ADDR_x [16]),
	.datae(gnd),
	.dataf(!\vgaTestins|vga_ins|equi|LessThan0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTestins|vga_ins|equi|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|equi|LessThan0~3 .extended_lut = "off";
defparam \vgaTestins|vga_ins|equi|LessThan0~3 .lut_mask = 64'hFFFFFFFF5FFF5FFF;
defparam \vgaTestins|vga_ins|equi|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y4_N11
dffeas \vgaTestins|vga_ins|h_cond3 (
	.clk(\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaTestins|vga_ins|equi|LessThan0~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|h_cond3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|h_cond3 .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|h_cond3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N24
cyclonev_lcell_comb \vgaTestins|vga_ins|v_cond3~0 (
// Equation(s):
// \vgaTestins|vga_ins|v_cond3~0_combout  = ( !\vgaTestins|vga_ins|ADDR_y [5] & ( \vgaTestins|vga_ins|ADDR_y [4] & ( ((\vgaTestins|vga_ins|ADDR_y [0] & (\vgaTestins|vga_ins|ADDR_y[1]~DUPLICATE_q  & \vgaTestins|vga_ins|ADDR_y [2]))) # 
// (\vgaTestins|vga_ins|ADDR_y[3]~DUPLICATE_q ) ) ) ) # ( \vgaTestins|vga_ins|ADDR_y [5] & ( !\vgaTestins|vga_ins|ADDR_y [4] & ( (!\vgaTestins|vga_ins|ADDR_y[3]~DUPLICATE_q ) # ((!\vgaTestins|vga_ins|ADDR_y [2] & ((!\vgaTestins|vga_ins|ADDR_y [0]) # 
// (!\vgaTestins|vga_ins|ADDR_y[1]~DUPLICATE_q )))) ) ) )

	.dataa(!\vgaTestins|vga_ins|ADDR_y [0]),
	.datab(!\vgaTestins|vga_ins|ADDR_y[1]~DUPLICATE_q ),
	.datac(!\vgaTestins|vga_ins|ADDR_y[3]~DUPLICATE_q ),
	.datad(!\vgaTestins|vga_ins|ADDR_y [2]),
	.datae(!\vgaTestins|vga_ins|ADDR_y [5]),
	.dataf(!\vgaTestins|vga_ins|ADDR_y [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTestins|vga_ins|v_cond3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|v_cond3~0 .extended_lut = "off";
defparam \vgaTestins|vga_ins|v_cond3~0 .lut_mask = 64'h0000FEF00F1F0000;
defparam \vgaTestins|vga_ins|v_cond3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N30
cyclonev_lcell_comb \vgaTestins|vga_ins|v_cond3~1 (
// Equation(s):
// \vgaTestins|vga_ins|v_cond3~1_combout  = ( \vgaTestins|vga_ins|ADDR_y [7] & ( !\vgaTestins|vga_ins|ADDR_y [6] & ( (!\vgaTestins|vga_ins|ADDR_y [8] & (\vgaTestins|vga_ins|v_cond3~0_combout  & \vgaTestins|vga_ins|equi|print~1_combout )) ) ) )

	.dataa(!\vgaTestins|vga_ins|ADDR_y [8]),
	.datab(!\vgaTestins|vga_ins|v_cond3~0_combout ),
	.datac(!\vgaTestins|vga_ins|equi|print~1_combout ),
	.datad(gnd),
	.datae(!\vgaTestins|vga_ins|ADDR_y [7]),
	.dataf(!\vgaTestins|vga_ins|ADDR_y [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTestins|vga_ins|v_cond3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|v_cond3~1 .extended_lut = "off";
defparam \vgaTestins|vga_ins|v_cond3~1 .lut_mask = 64'h0000020200000000;
defparam \vgaTestins|vga_ins|v_cond3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y4_N31
dffeas \vgaTestins|vga_ins|v_cond3 (
	.clk(\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaTestins|vga_ins|v_cond3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|v_cond3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|v_cond3 .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|v_cond3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N39
cyclonev_lcell_comb \vgaTestins|vga_ins|LessThan11~1 (
// Equation(s):
// \vgaTestins|vga_ins|LessThan11~1_combout  = ( \vgaTestins|vga_ins|ADDR_x [5] & ( (\vgaTestins|vga_ins|ADDR_x [6] & (((\vgaTestins|vga_ins|ADDR_x [2] & \vgaTestins|vga_ins|ADDR_x [3])) # (\vgaTestins|vga_ins|ADDR_x [4]))) ) )

	.dataa(!\vgaTestins|vga_ins|ADDR_x [2]),
	.datab(!\vgaTestins|vga_ins|ADDR_x [3]),
	.datac(!\vgaTestins|vga_ins|ADDR_x [6]),
	.datad(!\vgaTestins|vga_ins|ADDR_x [4]),
	.datae(gnd),
	.dataf(!\vgaTestins|vga_ins|ADDR_x [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTestins|vga_ins|LessThan11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|LessThan11~1 .extended_lut = "off";
defparam \vgaTestins|vga_ins|LessThan11~1 .lut_mask = 64'h00000000010F010F;
defparam \vgaTestins|vga_ins|LessThan11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N0
cyclonev_lcell_comb \vgaTestins|vga_ins|LessThan11~2 (
// Equation(s):
// \vgaTestins|vga_ins|LessThan11~2_combout  = ( !\vgaTestins|vga_ins|ADDR_x [16] & ( \vgaTestins|vga_ins|LessThan11~1_combout  & ( (!\vgaTestins|vga_ins|ADDR_x [9] & (!\vgaTestins|vga_ins|ADDR_x [17] & \vgaTestins|vga_ins|equi|LessThan0~0_combout )) ) ) ) # 
// ( !\vgaTestins|vga_ins|ADDR_x [16] & ( !\vgaTestins|vga_ins|LessThan11~1_combout  & ( (!\vgaTestins|vga_ins|ADDR_x [17] & (\vgaTestins|vga_ins|equi|LessThan0~0_combout  & ((!\vgaTestins|vga_ins|ADDR_x [9]) # (\vgaTestins|vga_ins|LessThan11~0_combout )))) 
// ) ) )

	.dataa(!\vgaTestins|vga_ins|LessThan11~0_combout ),
	.datab(!\vgaTestins|vga_ins|ADDR_x [9]),
	.datac(!\vgaTestins|vga_ins|ADDR_x [17]),
	.datad(!\vgaTestins|vga_ins|equi|LessThan0~0_combout ),
	.datae(!\vgaTestins|vga_ins|ADDR_x [16]),
	.dataf(!\vgaTestins|vga_ins|LessThan11~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTestins|vga_ins|LessThan11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|LessThan11~2 .extended_lut = "off";
defparam \vgaTestins|vga_ins|LessThan11~2 .lut_mask = 64'h00D0000000C00000;
defparam \vgaTestins|vga_ins|LessThan11~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y4_N1
dffeas \vgaTestins|vga_ins|h_cond4 (
	.clk(\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaTestins|vga_ins|LessThan11~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaTestins|vga_ins|ADDR_x [18]),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|h_cond4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|h_cond4 .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|h_cond4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N36
cyclonev_lcell_comb \vgaTestins|vga_ins|LessThan8~0 (
// Equation(s):
// \vgaTestins|vga_ins|LessThan8~0_combout  = ( \vgaTestins|vga_ins|ADDR_y [0] & ( (\vgaTestins|vga_ins|ADDR_y [4] & (((\vgaTestins|vga_ins|ADDR_y [2] & \vgaTestins|vga_ins|ADDR_y [1])) # (\vgaTestins|vga_ins|ADDR_y[3]~DUPLICATE_q ))) ) ) # ( 
// !\vgaTestins|vga_ins|ADDR_y [0] & ( (\vgaTestins|vga_ins|ADDR_y[3]~DUPLICATE_q  & \vgaTestins|vga_ins|ADDR_y [4]) ) )

	.dataa(!\vgaTestins|vga_ins|ADDR_y[3]~DUPLICATE_q ),
	.datab(!\vgaTestins|vga_ins|ADDR_y [2]),
	.datac(!\vgaTestins|vga_ins|ADDR_y [4]),
	.datad(!\vgaTestins|vga_ins|ADDR_y [1]),
	.datae(gnd),
	.dataf(!\vgaTestins|vga_ins|ADDR_y [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTestins|vga_ins|LessThan8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|LessThan8~0 .extended_lut = "off";
defparam \vgaTestins|vga_ins|LessThan8~0 .lut_mask = 64'h0505050505070507;
defparam \vgaTestins|vga_ins|LessThan8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N0
cyclonev_lcell_comb \vgaTestins|vga_ins|LessThan9~0 (
// Equation(s):
// \vgaTestins|vga_ins|LessThan9~0_combout  = ( \vgaTestins|vga_ins|ADDR_y [0] & ( ((\vgaTestins|vga_ins|ADDR_y[3]~DUPLICATE_q  & ((\vgaTestins|vga_ins|ADDR_y [1]) # (\vgaTestins|vga_ins|ADDR_y [2])))) # (\vgaTestins|vga_ins|ADDR_y [4]) ) ) # ( 
// !\vgaTestins|vga_ins|ADDR_y [0] & ( ((\vgaTestins|vga_ins|ADDR_y [2] & \vgaTestins|vga_ins|ADDR_y[3]~DUPLICATE_q )) # (\vgaTestins|vga_ins|ADDR_y [4]) ) )

	.dataa(!\vgaTestins|vga_ins|ADDR_y [4]),
	.datab(!\vgaTestins|vga_ins|ADDR_y [2]),
	.datac(!\vgaTestins|vga_ins|ADDR_y[3]~DUPLICATE_q ),
	.datad(!\vgaTestins|vga_ins|ADDR_y [1]),
	.datae(gnd),
	.dataf(!\vgaTestins|vga_ins|ADDR_y [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTestins|vga_ins|LessThan9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|LessThan9~0 .extended_lut = "off";
defparam \vgaTestins|vga_ins|LessThan9~0 .lut_mask = 64'h57575757575F575F;
defparam \vgaTestins|vga_ins|LessThan9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N54
cyclonev_lcell_comb \vgaTestins|vga_ins|v_cond4~0 (
// Equation(s):
// \vgaTestins|vga_ins|v_cond4~0_combout  = ( !\vgaTestins|vga_ins|ADDR_y [5] & ( (!\vgaTestins|vga_ins|equi|print~1_combout ) # ((!\vgaTestins|vga_ins|ADDR_y [6]) # (((!\vgaTestins|vga_ins|ADDR_y [8]) # (\vgaTestins|vga_ins|ADDR_y [7])) # 
// (\vgaTestins|vga_ins|LessThan9~0_combout ))) ) ) # ( \vgaTestins|vga_ins|ADDR_y [5] & ( (!\vgaTestins|vga_ins|equi|print~1_combout ) # (((!\vgaTestins|vga_ins|LessThan8~0_combout ) # ((!\vgaTestins|vga_ins|ADDR_y [8]) # (\vgaTestins|vga_ins|ADDR_y [7]))) 
// # (\vgaTestins|vga_ins|ADDR_y [6])) ) )

	.dataa(!\vgaTestins|vga_ins|equi|print~1_combout ),
	.datab(!\vgaTestins|vga_ins|ADDR_y [6]),
	.datac(!\vgaTestins|vga_ins|LessThan8~0_combout ),
	.datad(!\vgaTestins|vga_ins|ADDR_y [8]),
	.datae(!\vgaTestins|vga_ins|ADDR_y [5]),
	.dataf(!\vgaTestins|vga_ins|ADDR_y [7]),
	.datag(!\vgaTestins|vga_ins|LessThan9~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTestins|vga_ins|v_cond4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|v_cond4~0 .extended_lut = "on";
defparam \vgaTestins|vga_ins|v_cond4~0 .lut_mask = 64'hFFEFFFFBFFFFFFFF;
defparam \vgaTestins|vga_ins|v_cond4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N39
cyclonev_lcell_comb \vgaTestins|vga_ins|v_cond4~4 (
// Equation(s):
// \vgaTestins|vga_ins|v_cond4~4_combout  = ( !\vgaTestins|vga_ins|v_cond4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaTestins|vga_ins|v_cond4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTestins|vga_ins|v_cond4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|v_cond4~4 .extended_lut = "off";
defparam \vgaTestins|vga_ins|v_cond4~4 .lut_mask = 64'hFFFFFFFF00000000;
defparam \vgaTestins|vga_ins|v_cond4~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N41
dffeas \vgaTestins|vga_ins|v_cond4 (
	.clk(\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaTestins|vga_ins|v_cond4~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|v_cond4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|v_cond4 .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|v_cond4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N6
cyclonev_lcell_comb \vgaTestins|vga_ins|print2~0 (
// Equation(s):
// \vgaTestins|vga_ins|print2~0_combout  = ( \vgaTestins|vga_ins|v_cond4~q  & ( (\vgaTestins|vga_ins|h_cond3~q  & \vgaTestins|vga_ins|h_cond4~q ) ) ) # ( !\vgaTestins|vga_ins|v_cond4~q  & ( (\vgaTestins|vga_ins|h_cond3~q  & (\vgaTestins|vga_ins|v_cond3~q  & 
// \vgaTestins|vga_ins|h_cond4~q )) ) )

	.dataa(gnd),
	.datab(!\vgaTestins|vga_ins|h_cond3~q ),
	.datac(!\vgaTestins|vga_ins|v_cond3~q ),
	.datad(!\vgaTestins|vga_ins|h_cond4~q ),
	.datae(gnd),
	.dataf(!\vgaTestins|vga_ins|v_cond4~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTestins|vga_ins|print2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|print2~0 .extended_lut = "off";
defparam \vgaTestins|vga_ins|print2~0 .lut_mask = 64'h0003000300330033;
defparam \vgaTestins|vga_ins|print2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y4_N8
dffeas \vgaTestins|vga_ins|print2 (
	.clk(\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaTestins|vga_ins|print2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|print2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|print2 .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|print2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N57
cyclonev_lcell_comb \vgaTestins|vga_ins|bgr_data~0 (
// Equation(s):
// \vgaTestins|vga_ins|bgr_data~0_combout  = ( \vgaTestins|vga_ins|equi|print~q  & ( !\vgaTestins|vga_ins|print2~q  & ( (!\vgaTestins|vga_ins|print1~q  & !\Reset~input_o ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaTestins|vga_ins|print1~q ),
	.datad(!\Reset~input_o ),
	.datae(!\vgaTestins|vga_ins|equi|print~q ),
	.dataf(!\vgaTestins|vga_ins|print2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTestins|vga_ins|bgr_data~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|bgr_data~0 .extended_lut = "off";
defparam \vgaTestins|vga_ins|bgr_data~0 .lut_mask = 64'h0000F00000000000;
defparam \vgaTestins|vga_ins|bgr_data~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y1_N58
dffeas \vgaTestins|vga_ins|bgr_data[2][0] (
	.clk(\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaTestins|vga_ins|bgr_data~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|bgr_data[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|bgr_data[2][0] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|bgr_data[2][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N3
cyclonev_lcell_comb \vgaTestins|vga_ins|bgr_data~1 (
// Equation(s):
// \vgaTestins|vga_ins|bgr_data~1_combout  = ((!\vgaTestins|vga_ins|print2~q  & (!\vgaTestins|vga_ins|print1~q  & \vgaTestins|vga_ins|equi|print~q ))) # (\Reset~input_o )

	.dataa(!\vgaTestins|vga_ins|print2~q ),
	.datab(!\vgaTestins|vga_ins|print1~q ),
	.datac(!\Reset~input_o ),
	.datad(!\vgaTestins|vga_ins|equi|print~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTestins|vga_ins|bgr_data~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|bgr_data~1 .extended_lut = "off";
defparam \vgaTestins|vga_ins|bgr_data~1 .lut_mask = 64'h0F8F0F8F0F8F0F8F;
defparam \vgaTestins|vga_ins|bgr_data~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N24
cyclonev_lcell_comb \vgaTestins|vga_ins|bgr_data[2][2]~feeder (
// Equation(s):
// \vgaTestins|vga_ins|bgr_data[2][2]~feeder_combout  = ( \vgaTestins|vga_ins|bgr_data~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaTestins|vga_ins|bgr_data~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTestins|vga_ins|bgr_data[2][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|bgr_data[2][2]~feeder .extended_lut = "off";
defparam \vgaTestins|vga_ins|bgr_data[2][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vgaTestins|vga_ins|bgr_data[2][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y1_N25
dffeas \vgaTestins|vga_ins|bgr_data[2][2] (
	.clk(\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaTestins|vga_ins|bgr_data[2][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|bgr_data[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|bgr_data[2][2] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|bgr_data[2][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N51
cyclonev_lcell_comb \vgaTestins|vga_ins|bgr_data~2 (
// Equation(s):
// \vgaTestins|vga_ins|bgr_data~2_combout  = ( \vgaTestins|vga_ins|print2~q  ) # ( !\vgaTestins|vga_ins|print2~q  & ( (\vgaTestins|vga_ins|print1~q ) # (\Reset~input_o ) ) )

	.dataa(!\Reset~input_o ),
	.datab(gnd),
	.datac(!\vgaTestins|vga_ins|print1~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaTestins|vga_ins|print2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTestins|vga_ins|bgr_data~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|bgr_data~2 .extended_lut = "off";
defparam \vgaTestins|vga_ins|bgr_data~2 .lut_mask = 64'h5F5F5F5FFFFFFFFF;
defparam \vgaTestins|vga_ins|bgr_data~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y1_N52
dffeas \vgaTestins|vga_ins|bgr_data[2][3] (
	.clk(\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaTestins|vga_ins|bgr_data~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|bgr_data[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|bgr_data[2][3] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|bgr_data[2][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N48
cyclonev_lcell_comb \vgaTestins|vga_ins|bgr_data[2][4]~8 (
// Equation(s):
// \vgaTestins|vga_ins|bgr_data[2][4]~8_combout  = ( !\vgaTestins|vga_ins|bgr_data~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaTestins|vga_ins|bgr_data~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTestins|vga_ins|bgr_data[2][4]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|bgr_data[2][4]~8 .extended_lut = "off";
defparam \vgaTestins|vga_ins|bgr_data[2][4]~8 .lut_mask = 64'hFFFFFFFF00000000;
defparam \vgaTestins|vga_ins|bgr_data[2][4]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y1_N49
dffeas \vgaTestins|vga_ins|bgr_data[2][4] (
	.clk(\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaTestins|vga_ins|bgr_data[2][4]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|bgr_data[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|bgr_data[2][4] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|bgr_data[2][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N0
cyclonev_lcell_comb \vgaTestins|vga_ins|bgr_data~3 (
// Equation(s):
// \vgaTestins|vga_ins|bgr_data~3_combout  = ( \Reset~input_o  ) # ( !\Reset~input_o  & ( (!\vgaTestins|vga_ins|print1~q  & !\vgaTestins|vga_ins|print2~q ) ) )

	.dataa(gnd),
	.datab(!\vgaTestins|vga_ins|print1~q ),
	.datac(!\vgaTestins|vga_ins|print2~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTestins|vga_ins|bgr_data~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|bgr_data~3 .extended_lut = "off";
defparam \vgaTestins|vga_ins|bgr_data~3 .lut_mask = 64'hC0C0C0C0FFFFFFFF;
defparam \vgaTestins|vga_ins|bgr_data~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y1_N31
dffeas \vgaTestins|vga_ins|bgr_data[2][6] (
	.clk(\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vgaTestins|vga_ins|bgr_data~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|bgr_data[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|bgr_data[2][6] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|bgr_data[2][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N12
cyclonev_lcell_comb \vgaTestins|vga_ins|bgr_data~4 (
// Equation(s):
// \vgaTestins|vga_ins|bgr_data~4_combout  = ( \vgaTestins|vga_ins|equi|print~q  & ( ((\Reset~input_o ) # (\vgaTestins|vga_ins|print1~q )) # (\vgaTestins|vga_ins|print2~q ) ) ) # ( !\vgaTestins|vga_ins|equi|print~q  )

	.dataa(!\vgaTestins|vga_ins|print2~q ),
	.datab(!\vgaTestins|vga_ins|print1~q ),
	.datac(!\Reset~input_o ),
	.datad(gnd),
	.datae(!\vgaTestins|vga_ins|equi|print~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTestins|vga_ins|bgr_data~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|bgr_data~4 .extended_lut = "off";
defparam \vgaTestins|vga_ins|bgr_data~4 .lut_mask = 64'hFFFF7F7FFFFF7F7F;
defparam \vgaTestins|vga_ins|bgr_data~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y1_N16
dffeas \vgaTestins|vga_ins|bgr_data[1][0] (
	.clk(\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vgaTestins|vga_ins|bgr_data~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|bgr_data[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|bgr_data[1][0] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|bgr_data[1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N45
cyclonev_lcell_comb \vgaTestins|vga_ins|bgr_data~5 (
// Equation(s):
// \vgaTestins|vga_ins|bgr_data~5_combout  = ( \vgaTestins|vga_ins|equi|print~q  & ( \vgaTestins|vga_ins|print2~q  ) ) # ( !\vgaTestins|vga_ins|equi|print~q  & ( \vgaTestins|vga_ins|print2~q  ) ) # ( \vgaTestins|vga_ins|equi|print~q  & ( 
// !\vgaTestins|vga_ins|print2~q  ) ) # ( !\vgaTestins|vga_ins|equi|print~q  & ( !\vgaTestins|vga_ins|print2~q  & ( (\Reset~input_o ) # (\vgaTestins|vga_ins|print1~q ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaTestins|vga_ins|print1~q ),
	.datad(!\Reset~input_o ),
	.datae(!\vgaTestins|vga_ins|equi|print~q ),
	.dataf(!\vgaTestins|vga_ins|print2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTestins|vga_ins|bgr_data~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|bgr_data~5 .extended_lut = "off";
defparam \vgaTestins|vga_ins|bgr_data~5 .lut_mask = 64'h0FFFFFFFFFFFFFFF;
defparam \vgaTestins|vga_ins|bgr_data~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y1_N43
dffeas \vgaTestins|vga_ins|bgr_data[1][1] (
	.clk(\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vgaTestins|vga_ins|bgr_data~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|bgr_data[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|bgr_data[1][1] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|bgr_data[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y1_N46
dffeas \vgaTestins|vga_ins|bgr_data[1][2] (
	.clk(\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaTestins|vga_ins|bgr_data~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|bgr_data[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|bgr_data[1][2] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|bgr_data[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y1_N4
dffeas \vgaTestins|vga_ins|bgr_data[1][3] (
	.clk(\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaTestins|vga_ins|bgr_data~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|bgr_data[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|bgr_data[1][3] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|bgr_data[1][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N36
cyclonev_lcell_comb \vgaTestins|vga_ins|bgr_data~6 (
// Equation(s):
// \vgaTestins|vga_ins|bgr_data~6_combout  = ( \vgaTestins|vga_ins|equi|print~q  & ( \vgaTestins|vga_ins|print2~q  & ( \Reset~input_o  ) ) ) # ( !\vgaTestins|vga_ins|equi|print~q  & ( \vgaTestins|vga_ins|print2~q  & ( \Reset~input_o  ) ) ) # ( 
// \vgaTestins|vga_ins|equi|print~q  & ( !\vgaTestins|vga_ins|print2~q  & ( \Reset~input_o  ) ) ) # ( !\vgaTestins|vga_ins|equi|print~q  & ( !\vgaTestins|vga_ins|print2~q  & ( (!\vgaTestins|vga_ins|print1~q ) # (\Reset~input_o ) ) ) )

	.dataa(!\Reset~input_o ),
	.datab(!\vgaTestins|vga_ins|print1~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vgaTestins|vga_ins|equi|print~q ),
	.dataf(!\vgaTestins|vga_ins|print2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTestins|vga_ins|bgr_data~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|bgr_data~6 .extended_lut = "off";
defparam \vgaTestins|vga_ins|bgr_data~6 .lut_mask = 64'hDDDD555555555555;
defparam \vgaTestins|vga_ins|bgr_data~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y1_N52
dffeas \vgaTestins|vga_ins|bgr_data[1][4] (
	.clk(\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vgaTestins|vga_ins|bgr_data~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|bgr_data[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|bgr_data[1][4] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|bgr_data[1][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N27
cyclonev_lcell_comb \vgaTestins|vga_ins|bgr_data~7 (
// Equation(s):
// \vgaTestins|vga_ins|bgr_data~7_combout  = ( \vgaTestins|vga_ins|equi|print~q  & ( \vgaTestins|vga_ins|print2~q  ) ) # ( !\vgaTestins|vga_ins|equi|print~q  & ( \vgaTestins|vga_ins|print2~q  ) ) # ( \vgaTestins|vga_ins|equi|print~q  & ( 
// !\vgaTestins|vga_ins|print2~q  & ( \vgaTestins|vga_ins|print1~q  ) ) ) # ( !\vgaTestins|vga_ins|equi|print~q  & ( !\vgaTestins|vga_ins|print2~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaTestins|vga_ins|print1~q ),
	.datad(gnd),
	.datae(!\vgaTestins|vga_ins|equi|print~q ),
	.dataf(!\vgaTestins|vga_ins|print2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTestins|vga_ins|bgr_data~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|bgr_data~7 .extended_lut = "off";
defparam \vgaTestins|vga_ins|bgr_data~7 .lut_mask = 64'hFFFF0F0FFFFFFFFF;
defparam \vgaTestins|vga_ins|bgr_data~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y1_N29
dffeas \vgaTestins|vga_ins|bgr_data[1][6] (
	.clk(\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaTestins|vga_ins|bgr_data~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Reset~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|bgr_data[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|bgr_data[1][6] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|bgr_data[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y1_N19
dffeas \vgaTestins|vga_ins|bgr_data[1][7] (
	.clk(\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vgaTestins|vga_ins|bgr_data~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|bgr_data[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|bgr_data[1][7] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|bgr_data[1][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y1_N24
cyclonev_lcell_comb \vgaTestins|vga_ins|bgr_data[0][0]~feeder (
// Equation(s):
// \vgaTestins|vga_ins|bgr_data[0][0]~feeder_combout  = ( \vgaTestins|vga_ins|bgr_data~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaTestins|vga_ins|bgr_data~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTestins|vga_ins|bgr_data[0][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|bgr_data[0][0]~feeder .extended_lut = "off";
defparam \vgaTestins|vga_ins|bgr_data[0][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vgaTestins|vga_ins|bgr_data[0][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y1_N25
dffeas \vgaTestins|vga_ins|bgr_data[0][0] (
	.clk(\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaTestins|vga_ins|bgr_data[0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|bgr_data[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|bgr_data[0][0] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|bgr_data[0][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y1_N6
cyclonev_lcell_comb \vgaTestins|vga_ins|bgr_data[0][1]~feeder (
// Equation(s):
// \vgaTestins|vga_ins|bgr_data[0][1]~feeder_combout  = ( \vgaTestins|vga_ins|bgr_data~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaTestins|vga_ins|bgr_data~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTestins|vga_ins|bgr_data[0][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|bgr_data[0][1]~feeder .extended_lut = "off";
defparam \vgaTestins|vga_ins|bgr_data[0][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vgaTestins|vga_ins|bgr_data[0][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y1_N7
dffeas \vgaTestins|vga_ins|bgr_data[0][1] (
	.clk(\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaTestins|vga_ins|bgr_data[0][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|bgr_data[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|bgr_data[0][1] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|bgr_data[0][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y1_N51
cyclonev_lcell_comb \vgaTestins|vga_ins|bgr_data[0][2]~feeder (
// Equation(s):
// \vgaTestins|vga_ins|bgr_data[0][2]~feeder_combout  = ( \vgaTestins|vga_ins|bgr_data~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaTestins|vga_ins|bgr_data~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTestins|vga_ins|bgr_data[0][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|bgr_data[0][2]~feeder .extended_lut = "off";
defparam \vgaTestins|vga_ins|bgr_data[0][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vgaTestins|vga_ins|bgr_data[0][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y1_N52
dffeas \vgaTestins|vga_ins|bgr_data[0][2] (
	.clk(\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaTestins|vga_ins|bgr_data[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|bgr_data[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|bgr_data[0][2] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|bgr_data[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y1_N13
dffeas \vgaTestins|vga_ins|bgr_data[0][3] (
	.clk(\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaTestins|vga_ins|bgr_data~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|bgr_data[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|bgr_data[0][3] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|bgr_data[0][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y1_N12
cyclonev_lcell_comb \vgaTestins|vga_ins|bgr_data[0][4]~feeder (
// Equation(s):
// \vgaTestins|vga_ins|bgr_data[0][4]~feeder_combout  = ( \vgaTestins|vga_ins|bgr_data~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaTestins|vga_ins|bgr_data~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTestins|vga_ins|bgr_data[0][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|bgr_data[0][4]~feeder .extended_lut = "off";
defparam \vgaTestins|vga_ins|bgr_data[0][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vgaTestins|vga_ins|bgr_data[0][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y1_N13
dffeas \vgaTestins|vga_ins|bgr_data[0][4] (
	.clk(\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaTestins|vga_ins|bgr_data[0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|bgr_data[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|bgr_data[0][4] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|bgr_data[0][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y1_N57
cyclonev_lcell_comb \vgaTestins|vga_ins|bgr_data[0][5]~feeder (
// Equation(s):
// \vgaTestins|vga_ins|bgr_data[0][5]~feeder_combout  = ( \vgaTestins|vga_ins|bgr_data~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaTestins|vga_ins|bgr_data~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTestins|vga_ins|bgr_data[0][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|bgr_data[0][5]~feeder .extended_lut = "off";
defparam \vgaTestins|vga_ins|bgr_data[0][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vgaTestins|vga_ins|bgr_data[0][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y1_N58
dffeas \vgaTestins|vga_ins|bgr_data[0][5] (
	.clk(\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaTestins|vga_ins|bgr_data[0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|bgr_data[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|bgr_data[0][5] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|bgr_data[0][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y1_N45
cyclonev_lcell_comb \vgaTestins|vga_ins|bgr_data[0][6]~feeder (
// Equation(s):
// \vgaTestins|vga_ins|bgr_data[0][6]~feeder_combout  = ( \vgaTestins|vga_ins|bgr_data~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaTestins|vga_ins|bgr_data~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTestins|vga_ins|bgr_data[0][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|bgr_data[0][6]~feeder .extended_lut = "off";
defparam \vgaTestins|vga_ins|bgr_data[0][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vgaTestins|vga_ins|bgr_data[0][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y1_N46
dffeas \vgaTestins|vga_ins|bgr_data[0][6] (
	.clk(\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaTestins|vga_ins|bgr_data[0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|bgr_data[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|bgr_data[0][6] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|bgr_data[0][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y1_N24
cyclonev_lcell_comb \vgaTestins|vga_ins|bgr_data[0][7]~feeder (
// Equation(s):
// \vgaTestins|vga_ins|bgr_data[0][7]~feeder_combout  = ( \vgaTestins|vga_ins|bgr_data~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaTestins|vga_ins|bgr_data~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTestins|vga_ins|bgr_data[0][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|bgr_data[0][7]~feeder .extended_lut = "off";
defparam \vgaTestins|vga_ins|bgr_data[0][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vgaTestins|vga_ins|bgr_data[0][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y1_N25
dffeas \vgaTestins|vga_ins|bgr_data[0][7] (
	.clk(\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaTestins|vga_ins|bgr_data[0][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|bgr_data[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|bgr_data[0][7] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|bgr_data[0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y3_N17
dffeas \vgaTestins|vga_ins|LTM_ins|h_cnt[5] (
	.clk(!\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaTestins|vga_ins|LTM_ins|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(!\Reset~input_o ),
	.aload(gnd),
	.sclr(\vgaTestins|vga_ins|LTM_ins|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|LTM_ins|h_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|LTM_ins|h_cnt[5] .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|LTM_ins|h_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N42
cyclonev_lcell_comb \vgaTestins|vga_ins|LTM_ins|LessThan0~0 (
// Equation(s):
// \vgaTestins|vga_ins|LTM_ins|LessThan0~0_combout  = ( \vgaTestins|vga_ins|LTM_ins|h_cnt [10] & ( \vgaTestins|vga_ins|LTM_ins|h_cnt [8] ) ) # ( !\vgaTestins|vga_ins|LTM_ins|h_cnt [10] & ( \vgaTestins|vga_ins|LTM_ins|h_cnt [8] ) ) # ( 
// \vgaTestins|vga_ins|LTM_ins|h_cnt [10] & ( !\vgaTestins|vga_ins|LTM_ins|h_cnt [8] ) ) # ( !\vgaTestins|vga_ins|LTM_ins|h_cnt [10] & ( !\vgaTestins|vga_ins|LTM_ins|h_cnt [8] & ( (((\vgaTestins|vga_ins|LTM_ins|h_cnt [5] & \vgaTestins|vga_ins|LTM_ins|h_cnt 
// [6])) # (\vgaTestins|vga_ins|LTM_ins|h_cnt[9]~DUPLICATE_q )) # (\vgaTestins|vga_ins|LTM_ins|h_cnt[7]~DUPLICATE_q ) ) ) )

	.dataa(!\vgaTestins|vga_ins|LTM_ins|h_cnt[7]~DUPLICATE_q ),
	.datab(!\vgaTestins|vga_ins|LTM_ins|h_cnt [5]),
	.datac(!\vgaTestins|vga_ins|LTM_ins|h_cnt[9]~DUPLICATE_q ),
	.datad(!\vgaTestins|vga_ins|LTM_ins|h_cnt [6]),
	.datae(!\vgaTestins|vga_ins|LTM_ins|h_cnt [10]),
	.dataf(!\vgaTestins|vga_ins|LTM_ins|h_cnt [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTestins|vga_ins|LTM_ins|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|LTM_ins|LessThan0~0 .extended_lut = "off";
defparam \vgaTestins|vga_ins|LTM_ins|LessThan0~0 .lut_mask = 64'h5F7FFFFFFFFFFFFF;
defparam \vgaTestins|vga_ins|LTM_ins|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y3_N43
dffeas \vgaTestins|vga_ins|LTM_ins|HS (
	.clk(!\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaTestins|vga_ins|LTM_ins|LessThan0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|LTM_ins|HS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|LTM_ins|HS .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|LTM_ins|HS .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y3_N53
dffeas \vgaTestins|vga_ins|mHS (
	.clk(\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vgaTestins|vga_ins|LTM_ins|HS~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|mHS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|mHS .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|mHS .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y3_N52
dffeas \vgaTestins|vga_ins|oHS (
	.clk(\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vgaTestins|vga_ins|mHS~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|oHS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|oHS .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|oHS .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y3_N35
dffeas \vgaTestins|vga_ins|mVS (
	.clk(\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vgaTestins|vga_ins|LTM_ins|VS~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|mVS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|mVS .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|mVS .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y3_N34
dffeas \vgaTestins|vga_ins|oVS (
	.clk(\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vgaTestins|vga_ins|mVS~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|oVS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|oVS .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|oVS .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N57
cyclonev_lcell_comb \vgaTestins|vga_ins|mBLANK_n~feeder (
// Equation(s):
// \vgaTestins|vga_ins|mBLANK_n~feeder_combout  = ( \vgaTestins|vga_ins|LTM_ins|blank_n~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaTestins|vga_ins|LTM_ins|blank_n~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaTestins|vga_ins|mBLANK_n~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaTestins|vga_ins|mBLANK_n~feeder .extended_lut = "off";
defparam \vgaTestins|vga_ins|mBLANK_n~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vgaTestins|vga_ins|mBLANK_n~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y3_N59
dffeas \vgaTestins|vga_ins|mBLANK_n (
	.clk(\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaTestins|vga_ins|mBLANK_n~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|mBLANK_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|mBLANK_n .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|mBLANK_n .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y3_N58
dffeas \vgaTestins|vga_ins|oBLANK_n (
	.clk(\vgaTestins|u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vgaTestins|vga_ins|mBLANK_n~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaTestins|vga_ins|oBLANK_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaTestins|vga_ins|oBLANK_n .is_wysiwyg = "true";
defparam \vgaTestins|vga_ins|oBLANK_n .power_up = "low";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y7_N0
cyclonev_pll_refclk_select \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\clk~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y1_N0
cyclonev_fractional_pll \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(gnd),
	.pfden(gnd),
	.refclkin(\ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "none";
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "320.0 mhz";
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 6000;
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 20;
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "m_cnt";
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 16;
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 16;
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 2;
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 4;
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 3;
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 2;
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 2;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y5_N0
cyclonev_pll_reconfig \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,\ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,
\ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,\ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,
\ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 2;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y5_N1
cyclonev_pll_output_counter \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5 ),
	.tclk0(\ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,
\ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,\ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,
\ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 10;
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 10;
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "16.0 mhz";
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 2;
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 5;
// synopsys translate_on

// Location: CLKCTRL_G4
cyclonev_clkena \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0 (
	.inclk(\ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|outclk_wire [0]),
	.ena(vcc),
	.outclk(\ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .clock_type = "global clock";
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .disable_mode = "low";
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_power_up = "high";
defparam \ispiTest|iclk16Mhz|clk16mhz_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X57_Y4_N0
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout  = SUM(( \cronometerins|seconds[0]~DUPLICATE_q  ) + ( !VCC ) + ( !VCC ))
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~6  = CARRY(( \cronometerins|seconds[0]~DUPLICATE_q  ) + ( !VCC ) + ( !VCC ))
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~7  = SHARE(VCC)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cronometerins|seconds[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~6 ),
	.shareout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~7 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X57_Y4_N3
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~9 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout  = SUM(( \cronometerins|seconds [1] ) + ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~7  ) + ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~6  ))
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~10  = CARRY(( \cronometerins|seconds [1] ) + ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~7  ) + ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~6  ))
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~11  = SHARE(GND)

	.dataa(!\cronometerins|seconds [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~6 ),
	.sharein(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~7 ),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~10 ),
	.shareout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~11 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~9 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~9 .lut_mask = 64'h0000000000005555;
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X57_Y4_N6
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~13 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout  = SUM(( !\cronometerins|seconds[2]~DUPLICATE_q  ) + ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~11  ) + ( 
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~10  ))
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~14  = CARRY(( !\cronometerins|seconds[2]~DUPLICATE_q  ) + ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~11  ) + ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~10 
//  ))
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~15  = SHARE(\cronometerins|seconds[2]~DUPLICATE_q )

	.dataa(gnd),
	.datab(!\cronometerins|seconds[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~10 ),
	.sharein(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~11 ),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~14 ),
	.shareout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~15 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~13 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~13 .lut_mask = 64'h000033330000CCCC;
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X57_Y4_N9
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~17 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~17_sumout  = SUM(( \cronometerins|seconds [3] ) + ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~15  ) + ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~14  ))
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~18  = CARRY(( \cronometerins|seconds [3] ) + ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~15  ) + ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~14  ))
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~19  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cronometerins|seconds [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~14 ),
	.sharein(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~15 ),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~17_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~18 ),
	.shareout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~19 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~17 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~17 .lut_mask = 64'h0000000000000F0F;
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X57_Y4_N12
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  = SUM(( VCC ) + ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~19  ) + ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~18 ),
	.sharein(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~19 ),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1 .lut_mask = 64'h000000000000FFFF;
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X57_Y4_N48
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[13]~1 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[13]~1_combout  = ( \cronometerins|seconds [1] & ( (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout ) # (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ) ) ) # ( 
// !\cronometerins|seconds [1] & ( (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout ) ) )

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cronometerins|seconds [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[13]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[13]~1 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[13]~1 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \Mod0|auto_generated|divider|divider|StageOut[13]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y4_N21
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[14]~2 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[14]~2_combout  = ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout  & ( (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ) # (\cronometerins|seconds[2]~DUPLICATE_q 
// ) ) ) # ( !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout  & ( (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & \cronometerins|seconds[2]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(!\cronometerins|seconds[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[14]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[14]~2 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[14]~2 .lut_mask = 64'h03030303CFCFCFCF;
defparam \Mod0|auto_generated|divider|divider|StageOut[14]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y4_N18
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[15]~3 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[15]~3_combout  = ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~17_sumout  & ( (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ) # (\cronometerins|seconds [3]) ) ) # ( 
// !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~17_sumout  & ( (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & \cronometerins|seconds [3]) ) )

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(gnd),
	.datad(!\cronometerins|seconds [3]),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[15]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[15]~3 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[15]~3 .lut_mask = 64'h00330033CCFFCCFF;
defparam \Mod0|auto_generated|divider|divider|StageOut[15]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y4_N51
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[12]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[12]~0_combout  = ( \cronometerins|seconds[0]~DUPLICATE_q  & ( (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ) # (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ) 
// ) ) # ( !\cronometerins|seconds[0]~DUPLICATE_q  & ( (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ) ) )

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(gnd),
	.datad(!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ),
	.datae(gnd),
	.dataf(!\cronometerins|seconds[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[12]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[12]~0 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[12]~0 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \Mod0|auto_generated|divider|divider|StageOut[12]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y2_N51
cyclonev_lcell_comb \seven1|WideOr6~0 (
// Equation(s):
// \seven1|WideOr6~0_combout  = ( \Mod0|auto_generated|divider|divider|StageOut[12]~0_combout  & ( !\Mod0|auto_generated|divider|divider|StageOut[15]~3_combout  $ (((\Mod0|auto_generated|divider|divider|StageOut[14]~2_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[13]~1_combout ))) ) ) # ( !\Mod0|auto_generated|divider|divider|StageOut[12]~0_combout  & ( (!\Mod0|auto_generated|divider|divider|StageOut[13]~1_combout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[14]~2_combout )) # (\Mod0|auto_generated|divider|divider|StageOut[13]~1_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[15]~3_combout ))) ) )

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[13]~1_combout ),
	.datab(!\Mod0|auto_generated|divider|divider|StageOut[14]~2_combout ),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[15]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[12]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seven1|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven1|WideOr6~0 .extended_lut = "off";
defparam \seven1|WideOr6~0 .lut_mask = 64'h2727272787878787;
defparam \seven1|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y2_N42
cyclonev_lcell_comb \seven1|WideOr5~0 (
// Equation(s):
// \seven1|WideOr5~0_combout  = ( \Mod0|auto_generated|divider|divider|StageOut[14]~2_combout  & ( (!\Mod0|auto_generated|divider|divider|StageOut[12]~0_combout  $ (!\Mod0|auto_generated|divider|divider|StageOut[13]~1_combout )) # 
// (\Mod0|auto_generated|divider|divider|StageOut[15]~3_combout ) ) ) # ( !\Mod0|auto_generated|divider|divider|StageOut[14]~2_combout  & ( (\Mod0|auto_generated|divider|divider|StageOut[15]~3_combout  & 
// \Mod0|auto_generated|divider|divider|StageOut[13]~1_combout ) ) )

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[12]~0_combout ),
	.datab(!\Mod0|auto_generated|divider|divider|StageOut[15]~3_combout ),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[13]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[14]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seven1|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven1|WideOr5~0 .extended_lut = "off";
defparam \seven1|WideOr5~0 .lut_mask = 64'h030303037B7B7B7B;
defparam \seven1|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y2_N24
cyclonev_lcell_comb \seven1|WideOr4~0 (
// Equation(s):
// \seven1|WideOr4~0_combout  = ( \Mod0|auto_generated|divider|divider|StageOut[14]~2_combout  & ( \Mod0|auto_generated|divider|divider|StageOut[15]~3_combout  ) ) # ( !\Mod0|auto_generated|divider|divider|StageOut[14]~2_combout  & ( 
// (\Mod0|auto_generated|divider|divider|StageOut[13]~1_combout  & ((!\Mod0|auto_generated|divider|divider|StageOut[12]~0_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[15]~3_combout ))) ) )

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[12]~0_combout ),
	.datab(!\Mod0|auto_generated|divider|divider|StageOut[15]~3_combout ),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[13]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[14]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seven1|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven1|WideOr4~0 .extended_lut = "off";
defparam \seven1|WideOr4~0 .lut_mask = 64'h0B0B0B0B33333333;
defparam \seven1|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y2_N57
cyclonev_lcell_comb \seven1|WideOr3~0 (
// Equation(s):
// \seven1|WideOr3~0_combout  = ( \Mod0|auto_generated|divider|divider|StageOut[12]~0_combout  & ( (!\Mod0|auto_generated|divider|divider|StageOut[13]~1_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[14]~2_combout  $ 
// (\Mod0|auto_generated|divider|divider|StageOut[15]~3_combout ))) # (\Mod0|auto_generated|divider|divider|StageOut[13]~1_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[15]~3_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[14]~2_combout ))) ) ) # ( !\Mod0|auto_generated|divider|divider|StageOut[12]~0_combout  & ( (!\Mod0|auto_generated|divider|divider|StageOut[13]~1_combout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[14]~2_combout )) # (\Mod0|auto_generated|divider|divider|StageOut[13]~1_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[15]~3_combout ))) ) )

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[13]~1_combout ),
	.datab(!\Mod0|auto_generated|divider|divider|StageOut[14]~2_combout ),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[15]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[12]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seven1|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven1|WideOr3~0 .extended_lut = "off";
defparam \seven1|WideOr3~0 .lut_mask = 64'h2727272797979797;
defparam \seven1|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y2_N36
cyclonev_lcell_comb \seven1|WideOr2~0 (
// Equation(s):
// \seven1|WideOr2~0_combout  = ( \Mod0|auto_generated|divider|divider|StageOut[14]~2_combout  & ( ((!\Mod0|auto_generated|divider|divider|StageOut[13]~1_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[15]~3_combout )) # 
// (\Mod0|auto_generated|divider|divider|StageOut[12]~0_combout ) ) ) # ( !\Mod0|auto_generated|divider|divider|StageOut[14]~2_combout  & ( ((\Mod0|auto_generated|divider|divider|StageOut[15]~3_combout  & 
// \Mod0|auto_generated|divider|divider|StageOut[13]~1_combout )) # (\Mod0|auto_generated|divider|divider|StageOut[12]~0_combout ) ) )

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[12]~0_combout ),
	.datab(!\Mod0|auto_generated|divider|divider|StageOut[15]~3_combout ),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[13]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[14]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seven1|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven1|WideOr2~0 .extended_lut = "off";
defparam \seven1|WideOr2~0 .lut_mask = 64'h57575757F7F7F7F7;
defparam \seven1|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y2_N21
cyclonev_lcell_comb \seven1|WideOr1~0 (
// Equation(s):
// \seven1|WideOr1~0_combout  = ( \Mod0|auto_generated|divider|divider|StageOut[12]~0_combout  & ( (!\Mod0|auto_generated|divider|divider|StageOut[14]~2_combout  $ (\Mod0|auto_generated|divider|divider|StageOut[15]~3_combout )) # 
// (\Mod0|auto_generated|divider|divider|StageOut[13]~1_combout ) ) ) # ( !\Mod0|auto_generated|divider|divider|StageOut[12]~0_combout  & ( (!\Mod0|auto_generated|divider|divider|StageOut[14]~2_combout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[13]~1_combout )) # (\Mod0|auto_generated|divider|divider|StageOut[14]~2_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[15]~3_combout ))) ) )

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[13]~1_combout ),
	.datab(!\Mod0|auto_generated|divider|divider|StageOut[14]~2_combout ),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[15]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[12]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seven1|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven1|WideOr1~0 .extended_lut = "off";
defparam \seven1|WideOr1~0 .lut_mask = 64'h47474747D7D7D7D7;
defparam \seven1|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y2_N3
cyclonev_lcell_comb \seven1|WideOr0~0 (
// Equation(s):
// \seven1|WideOr0~0_combout  = ( \Mod0|auto_generated|divider|divider|StageOut[12]~0_combout  & ( (!\Mod0|auto_generated|divider|divider|StageOut[13]~1_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[14]~2_combout  $ 
// (!\Mod0|auto_generated|divider|divider|StageOut[15]~3_combout ))) # (\Mod0|auto_generated|divider|divider|StageOut[13]~1_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[14]~2_combout  & 
// !\Mod0|auto_generated|divider|divider|StageOut[15]~3_combout )) ) ) # ( !\Mod0|auto_generated|divider|divider|StageOut[12]~0_combout  & ( !\Mod0|auto_generated|divider|divider|StageOut[15]~3_combout  $ 
// (((!\Mod0|auto_generated|divider|divider|StageOut[13]~1_combout  & !\Mod0|auto_generated|divider|divider|StageOut[14]~2_combout ))) ) )

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[13]~1_combout ),
	.datab(!\Mod0|auto_generated|divider|divider|StageOut[14]~2_combout ),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[15]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[12]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seven1|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven1|WideOr0~0 .extended_lut = "off";
defparam \seven1|WideOr0~0 .lut_mask = 64'h7878787868686868;
defparam \seven1|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y4_N57
cyclonev_lcell_comb \seven2|Decoder0~0 (
// Equation(s):
// \seven2|Decoder0~0_combout  = ( \cronometerins|seconds[2]~DUPLICATE_q  & ( \cronometerins|seconds [3] ) ) # ( !\cronometerins|seconds[2]~DUPLICATE_q  & ( (\cronometerins|seconds [1] & \cronometerins|seconds [3]) ) )

	.dataa(!\cronometerins|seconds [1]),
	.datab(!\cronometerins|seconds [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cronometerins|seconds[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seven2|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seven2|Decoder0~0 .extended_lut = "off";
defparam \seven2|Decoder0~0 .lut_mask = 64'h1111111133333333;
defparam \seven2|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \MISO~input (
	.i(MISO),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\MISO~input_o ));
// synopsys translate_off
defparam \MISO~input .bus_hold = "false";
defparam \MISO~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 3;
// synopsys translate_on

endmodule
