// Seed: 916277985
module module_0 (
    output supply1 id_0,
    output uwire id_1
    , id_11,
    input wor id_2,
    output tri id_3,
    input tri0 id_4,
    input uwire id_5,
    output wor id_6,
    output tri1 id_7,
    input wire id_8,
    input supply1 id_9
);
  wor id_12;
  assign id_12 = 1;
  assign id_0  = 1;
  wire id_13;
endmodule
module module_1 (
    input  tri  id_0,
    input  wand id_1,
    output wire id_2
);
  wire id_4;
  module_0(
      id_2, id_2, id_0, id_2, id_1, id_1, id_2, id_2, id_1, id_0
  );
endmodule
