INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 02:56:45 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             6.038ns  (required time - arrival time)
  Source:                 buffer102/outs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.100ns period=14.200ns})
  Destination:            buffer49/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.100ns period=14.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.200ns  (clk rise@14.200ns - clk rise@0.000ns)
  Data Path Delay:        7.909ns  (logic 2.123ns (26.843%)  route 5.786ns (73.157%))
  Logic Levels:           24  (CARRY4=5 LUT3=4 LUT4=1 LUT5=3 LUT6=11)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 14.683 - 14.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2331, unset)         0.508     0.508    buffer102/clk
                         FDRE                                         r  buffer102/outs_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 f  buffer102/outs_reg[0]/Q
                         net (fo=5, unplaced)         0.444     1.178    buffer261/fifo/Q[0]
                         LUT5 (Prop_lut5_I0_O)        0.119     1.297 r  buffer261/fifo/transmitValue_i_10__1/O
                         net (fo=1, unplaced)         0.000     1.297    cmpi1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.284     1.581 r  cmpi1/transmitValue_reg_i_6/CO[3]
                         net (fo=1, unplaced)         0.007     1.588    cmpi1/transmitValue_reg_i_6_n_0
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.135     1.723 r  cmpi1/transmitValue_reg_i_4/CO[0]
                         net (fo=106, unplaced)       0.273     1.996    fork97/control/generateBlocks[1].regblock/result[0]
                         LUT6 (Prop_lut6_I5_O)        0.127     2.123 f  fork97/control/generateBlocks[1].regblock/dataReg[0]_i_3__2/O
                         net (fo=27, unplaced)        0.311     2.434    buffer264/fifo/fork97_outs_1_valid
                         LUT6 (Prop_lut6_I1_O)        0.043     2.477 r  buffer264/fifo/dataReg[0]_i_5/O
                         net (fo=3, unplaced)         0.262     2.739    control_merge0/tehb/control/fullReg_i_3__39
                         LUT6 (Prop_lut6_I3_O)        0.043     2.782 r  control_merge0/tehb/control/fullReg_i_5__8/O
                         net (fo=3, unplaced)         0.262     3.044    control_merge0/fork_valid/generateBlocks[0].regblock/outputValid_reg_0
                         LUT5 (Prop_lut5_I4_O)        0.043     3.087 r  control_merge0/fork_valid/generateBlocks[0].regblock/fullReg_i_4__29/O
                         net (fo=8, unplaced)         0.415     3.502    control_merge1/fork_valid/generateBlocks[1].regblock/transmitValue_reg_23
                         LUT6 (Prop_lut6_I2_O)        0.043     3.545 f  control_merge1/fork_valid/generateBlocks[1].regblock/B_storeAddr[6]_INST_0_i_3/O
                         net (fo=35, unplaced)        0.317     3.862    buffer32/control/p_1_in
                         LUT5 (Prop_lut5_I4_O)        0.043     3.905 r  buffer32/control/B_storeAddr[4]_INST_0_i_1/O
                         net (fo=19, unplaced)        0.303     4.208    buffer2/fifo/buffer32_outs[4]
                         LUT3 (Prop_lut3_I0_O)        0.043     4.251 r  buffer2/fifo/dataReg[4]_i_1__11/O
                         net (fo=3, unplaced)         0.262     4.513    buffer68/fifo/D[4]
                         LUT6 (Prop_lut6_I3_O)        0.043     4.556 r  buffer68/fifo/dataReg[4]_i_1__8/O
                         net (fo=2, unplaced)         0.255     4.811    buffer49/control/outs_reg[7][4]
                         LUT3 (Prop_lut3_I2_O)        0.043     4.854 r  buffer49/control/outs[4]_i_1__12/O
                         net (fo=3, unplaced)         0.262     5.116    buffer193/fifo/D[4]
                         LUT6 (Prop_lut6_I2_O)        0.043     5.159 r  buffer193/fifo/Memory[0][0]_i_21/O
                         net (fo=1, unplaced)         0.244     5.403    cmpi17/Memory_reg[0][0]_i_7_5
                         LUT6 (Prop_lut6_I5_O)        0.043     5.446 r  cmpi17/Memory[0][0]_i_15/O
                         net (fo=1, unplaced)         0.000     5.446    cmpi17/Memory[0][0]_i_15_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     5.692 r  cmpi17/Memory_reg[0][0]_i_7/CO[3]
                         net (fo=1, unplaced)         0.007     5.699    cmpi17/Memory_reg[0][0]_i_7_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.749 r  cmpi17/Memory_reg[0][0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.749    cmpi17/Memory_reg[0][0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.122     5.871 r  cmpi17/Memory_reg[0][0]_i_2/CO[2]
                         net (fo=9, unplaced)         0.285     6.156    buffer256/fifo/result[0]
                         LUT4 (Prop_lut4_I3_O)        0.126     6.282 f  buffer256/fifo/i__i_9__3/O
                         net (fo=3, unplaced)         0.262     6.544    buffer256/fifo/fullReg_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.043     6.587 f  buffer256/fifo/i__i_7/O
                         net (fo=2, unplaced)         0.255     6.842    buffer254/fifo/transmitValue_reg_5
                         LUT6 (Prop_lut6_I0_O)        0.043     6.885 r  buffer254/fifo/i__i_4/O
                         net (fo=5, unplaced)         0.272     7.157    buffer254/fifo/i__i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     7.200 f  buffer254/fifo/i__i_2/O
                         net (fo=4, unplaced)         0.268     7.468    fork56/generateBlocks[0].regblock/cmpi17_result_ready
                         LUT3 (Prop_lut3_I2_O)        0.043     7.511 f  fork56/generateBlocks[0].regblock/join_inputs//i___5/O
                         net (fo=4, unplaced)         0.268     7.779    fork53/control/generateBlocks[1].regblock/extsi36_outs_ready
                         LUT3 (Prop_lut3_I2_O)        0.043     7.822 r  fork53/control/generateBlocks[1].regblock/fullReg_i_2__18/O
                         net (fo=4, unplaced)         0.268     8.090    fork53/control/generateBlocks[1].regblock/transmitValue_reg_0
                         LUT6 (Prop_lut6_I3_O)        0.043     8.133 r  fork53/control/generateBlocks[1].regblock/dataReg[7]_i_1__9/O
                         net (fo=8, unplaced)         0.284     8.417    buffer49/E[0]
                         FDRE                                         r  buffer49/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.200    14.200 r  
                                                      0.000    14.200 r  clk (IN)
                         net (fo=2331, unset)         0.483    14.683    buffer49/clk
                         FDRE                                         r  buffer49/dataReg_reg[0]/C
                         clock pessimism              0.000    14.683    
                         clock uncertainty           -0.035    14.647    
                         FDRE (Setup_fdre_C_CE)      -0.192    14.455    buffer49/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.455    
                         arrival time                          -8.417    
  -------------------------------------------------------------------
                         slack                                  6.038    




