Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Nov 22 10:59:26 2019
| Host         : LAPTOP-69E4OMV9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 36 register/latch pins with no clock driven by root clock pin: sys_clk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 68 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.905        0.000                      0                 2127        0.106        0.000                      0                 2127        2.208        0.000                       0                   443  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                          ------------         ----------      --------------
Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_12M288_clk_wiz_1                         {0.000 40.667}       81.333          12.295          
  clkfbout_clk_wiz_1                           {0.000 5.000}        10.000          100.000         
clk_deler/inst/sys_clk                         {0.000 5.208}        10.417          95.997          
  clk_FFT_clk_wiz_0                            {0.000 88.892}       177.783         5.625           
  clk_VGA_clk_wiz_0                            {0.000 12.500}       25.001          39.999          
  clkfbout_clk_wiz_0                           {0.000 5.208}        10.417          95.997          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_12M288_clk_wiz_1                              39.403        0.000                      0                  293        0.106        0.000                      0                  293       40.167        0.000                       0                   178  
  clkfbout_clk_wiz_1                                                                                                                                                                             7.845        0.000                       0                     3  
clk_deler/inst/sys_clk                                                                                                                                                                           2.208        0.000                       0                     1  
  clk_FFT_clk_wiz_0                                                                                                                                                                             35.577        0.000                       0                   107  
  clk_VGA_clk_wiz_0                                  9.905        0.000                      0                 1834        0.167        0.000                      0                 1834       12.000        0.000                       0                   150  
  clkfbout_clk_wiz_0                                                                                                                                                                             8.262        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clk_in1
  To Clock:  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_12M288_clk_wiz_1
  To Clock:  clk_12M288_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       39.403ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.403ns  (required time - arrival time)
  Source:                 Audio_inst/INST_ADAU1761/s_sample_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clk_12M288_clk_wiz_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            Audio_inst/INST_ADAU1761/sdata_out_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_12M288_clk_wiz_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_12M288_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.667ns  (clk_12M288_clk_wiz_1 fall@40.667ns - clk_12M288_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.132ns  (logic 0.518ns (45.760%)  route 0.614ns (54.240%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.142ns = ( 37.525 - 40.667 ) 
    Source Clock Delay      (SCD):    -3.537ns
    Clock Pessimism Removal (CPR):    -0.422ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12M288_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=14, routed)          1.306     1.306    Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -7.560 r  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -5.711    Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clk_12M288_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -5.610 r  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          0.146    -5.464    Audio_inst/clk_12M288
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -5.363 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         1.826    -3.537    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X0Y32          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.518    -3.019 r  Audio_inst/INST_ADAU1761/s_sample_reg[63]/Q
                         net (fo=1, routed)           0.614    -2.405    Audio_inst/INST_ADAU1761/p_0_in
    SLICE_X0Y29          FDRE                                         r  Audio_inst/INST_ADAU1761/sdata_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12M288_clk_wiz_1 fall edge)
                                                     40.667    40.667 f  
    Y9                   IBUF                         0.000    40.667 f  sys_clk_IBUF_inst/O
                         net (fo=14, routed)          1.181    41.848    Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    33.878 f  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    35.564    Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clk_12M288_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.655 f  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          0.133    35.788    Audio_inst/clk_12M288
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.879 f  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         1.645    37.525    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X0Y29          FDRE                                         r  Audio_inst/INST_ADAU1761/sdata_out_reg/C  (IS_INVERTED)
                         clock pessimism             -0.422    37.103    
                         clock uncertainty           -0.079    37.024    
    SLICE_X0Y29          FDRE (Setup_fdre_C_D)       -0.026    36.998    Audio_inst/INST_ADAU1761/sdata_out_reg
  -------------------------------------------------------------------
                         required time                         36.998    
                         arrival time                           2.405    
  -------------------------------------------------------------------
                         slack                                 39.403    

Slack (MET) :             77.170ns  (required time - arrival time)
  Source:                 Audio_inst/INST_ADAU1761/s_sdata_cntr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_12M288_clk_wiz_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            Audio_inst/INST_ADAU1761/s_sample_l_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12M288_clk_wiz_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_12M288_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.333ns  (clk_12M288_clk_wiz_1 rise@81.333ns - clk_12M288_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.861ns  (logic 0.996ns (25.795%)  route 2.865ns (74.205%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.136ns = ( 78.197 - 81.333 ) 
    Source Clock Delay      (SCD):    -3.539ns
    Clock Pessimism Removal (CPR):    -0.422ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12M288_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=14, routed)          1.306     1.306    Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -7.560 r  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -5.711    Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clk_12M288_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -5.610 r  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          0.146    -5.464    Audio_inst/clk_12M288
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -5.363 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         1.824    -3.539    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X2Y31          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sdata_cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.518    -3.021 f  Audio_inst/INST_ADAU1761/s_sdata_cntr_reg[3]/Q
                         net (fo=5, routed)           0.888    -2.133    Audio_inst/INST_ADAU1761/s_sdata_cntr_reg[3]
    SLICE_X3Y31          LUT5 (Prop_lut5_I4_O)        0.152    -1.981 r  Audio_inst/INST_ADAU1761/s_sample_r[23]_i_2/O
                         net (fo=2, routed)           0.433    -1.548    Audio_inst/INST_ADAU1761/s_sample_r[23]_i_2_n_0
    SLICE_X3Y31          LUT3 (Prop_lut3_I2_O)        0.326    -1.222 r  Audio_inst/INST_ADAU1761/s_sample_l[23]_i_1/O
                         net (fo=24, routed)          1.544     0.322    Audio_inst/INST_ADAU1761/s_sample_l[23]_i_1_n_0
    SLICE_X1Y35          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_l_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12M288_clk_wiz_1 rise edge)
                                                     81.333    81.333 r  
    Y9                   IBUF                         0.000    81.333 r  sys_clk_IBUF_inst/O
                         net (fo=14, routed)          1.181    82.514    Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    74.545 r  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    76.231    Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clk_12M288_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    76.322 r  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          0.133    76.455    Audio_inst/clk_12M288
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.546 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         1.651    78.197    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X1Y35          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_l_reg[15]/C
                         clock pessimism             -0.422    77.775    
                         clock uncertainty           -0.079    77.697    
    SLICE_X1Y35          FDRE (Setup_fdre_C_CE)      -0.205    77.492    Audio_inst/INST_ADAU1761/s_sample_l_reg[15]
  -------------------------------------------------------------------
                         required time                         77.492    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                 77.170    

Slack (MET) :             77.170ns  (required time - arrival time)
  Source:                 Audio_inst/INST_ADAU1761/s_sdata_cntr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_12M288_clk_wiz_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            Audio_inst/INST_ADAU1761/s_sample_l_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12M288_clk_wiz_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_12M288_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.333ns  (clk_12M288_clk_wiz_1 rise@81.333ns - clk_12M288_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.861ns  (logic 0.996ns (25.795%)  route 2.865ns (74.205%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.136ns = ( 78.197 - 81.333 ) 
    Source Clock Delay      (SCD):    -3.539ns
    Clock Pessimism Removal (CPR):    -0.422ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12M288_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=14, routed)          1.306     1.306    Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -7.560 r  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -5.711    Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clk_12M288_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -5.610 r  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          0.146    -5.464    Audio_inst/clk_12M288
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -5.363 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         1.824    -3.539    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X2Y31          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sdata_cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.518    -3.021 f  Audio_inst/INST_ADAU1761/s_sdata_cntr_reg[3]/Q
                         net (fo=5, routed)           0.888    -2.133    Audio_inst/INST_ADAU1761/s_sdata_cntr_reg[3]
    SLICE_X3Y31          LUT5 (Prop_lut5_I4_O)        0.152    -1.981 r  Audio_inst/INST_ADAU1761/s_sample_r[23]_i_2/O
                         net (fo=2, routed)           0.433    -1.548    Audio_inst/INST_ADAU1761/s_sample_r[23]_i_2_n_0
    SLICE_X3Y31          LUT3 (Prop_lut3_I2_O)        0.326    -1.222 r  Audio_inst/INST_ADAU1761/s_sample_l[23]_i_1/O
                         net (fo=24, routed)          1.544     0.322    Audio_inst/INST_ADAU1761/s_sample_l[23]_i_1_n_0
    SLICE_X1Y35          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_l_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12M288_clk_wiz_1 rise edge)
                                                     81.333    81.333 r  
    Y9                   IBUF                         0.000    81.333 r  sys_clk_IBUF_inst/O
                         net (fo=14, routed)          1.181    82.514    Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    74.545 r  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    76.231    Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clk_12M288_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    76.322 r  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          0.133    76.455    Audio_inst/clk_12M288
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.546 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         1.651    78.197    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X1Y35          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_l_reg[16]/C
                         clock pessimism             -0.422    77.775    
                         clock uncertainty           -0.079    77.697    
    SLICE_X1Y35          FDRE (Setup_fdre_C_CE)      -0.205    77.492    Audio_inst/INST_ADAU1761/s_sample_l_reg[16]
  -------------------------------------------------------------------
                         required time                         77.492    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                 77.170    

Slack (MET) :             77.170ns  (required time - arrival time)
  Source:                 Audio_inst/INST_ADAU1761/s_sdata_cntr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_12M288_clk_wiz_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            Audio_inst/INST_ADAU1761/s_sample_l_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12M288_clk_wiz_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_12M288_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.333ns  (clk_12M288_clk_wiz_1 rise@81.333ns - clk_12M288_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.861ns  (logic 0.996ns (25.795%)  route 2.865ns (74.205%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.136ns = ( 78.197 - 81.333 ) 
    Source Clock Delay      (SCD):    -3.539ns
    Clock Pessimism Removal (CPR):    -0.422ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12M288_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=14, routed)          1.306     1.306    Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -7.560 r  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -5.711    Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clk_12M288_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -5.610 r  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          0.146    -5.464    Audio_inst/clk_12M288
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -5.363 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         1.824    -3.539    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X2Y31          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sdata_cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.518    -3.021 f  Audio_inst/INST_ADAU1761/s_sdata_cntr_reg[3]/Q
                         net (fo=5, routed)           0.888    -2.133    Audio_inst/INST_ADAU1761/s_sdata_cntr_reg[3]
    SLICE_X3Y31          LUT5 (Prop_lut5_I4_O)        0.152    -1.981 r  Audio_inst/INST_ADAU1761/s_sample_r[23]_i_2/O
                         net (fo=2, routed)           0.433    -1.548    Audio_inst/INST_ADAU1761/s_sample_r[23]_i_2_n_0
    SLICE_X3Y31          LUT3 (Prop_lut3_I2_O)        0.326    -1.222 r  Audio_inst/INST_ADAU1761/s_sample_l[23]_i_1/O
                         net (fo=24, routed)          1.544     0.322    Audio_inst/INST_ADAU1761/s_sample_l[23]_i_1_n_0
    SLICE_X1Y35          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_l_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12M288_clk_wiz_1 rise edge)
                                                     81.333    81.333 r  
    Y9                   IBUF                         0.000    81.333 r  sys_clk_IBUF_inst/O
                         net (fo=14, routed)          1.181    82.514    Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    74.545 r  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    76.231    Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clk_12M288_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    76.322 r  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          0.133    76.455    Audio_inst/clk_12M288
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.546 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         1.651    78.197    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X1Y35          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_l_reg[17]/C
                         clock pessimism             -0.422    77.775    
                         clock uncertainty           -0.079    77.697    
    SLICE_X1Y35          FDRE (Setup_fdre_C_CE)      -0.205    77.492    Audio_inst/INST_ADAU1761/s_sample_l_reg[17]
  -------------------------------------------------------------------
                         required time                         77.492    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                 77.170    

Slack (MET) :             77.170ns  (required time - arrival time)
  Source:                 Audio_inst/INST_ADAU1761/s_sdata_cntr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_12M288_clk_wiz_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            Audio_inst/INST_ADAU1761/s_sample_l_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12M288_clk_wiz_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_12M288_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.333ns  (clk_12M288_clk_wiz_1 rise@81.333ns - clk_12M288_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.861ns  (logic 0.996ns (25.795%)  route 2.865ns (74.205%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.136ns = ( 78.197 - 81.333 ) 
    Source Clock Delay      (SCD):    -3.539ns
    Clock Pessimism Removal (CPR):    -0.422ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12M288_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=14, routed)          1.306     1.306    Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -7.560 r  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -5.711    Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clk_12M288_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -5.610 r  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          0.146    -5.464    Audio_inst/clk_12M288
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -5.363 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         1.824    -3.539    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X2Y31          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sdata_cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.518    -3.021 f  Audio_inst/INST_ADAU1761/s_sdata_cntr_reg[3]/Q
                         net (fo=5, routed)           0.888    -2.133    Audio_inst/INST_ADAU1761/s_sdata_cntr_reg[3]
    SLICE_X3Y31          LUT5 (Prop_lut5_I4_O)        0.152    -1.981 r  Audio_inst/INST_ADAU1761/s_sample_r[23]_i_2/O
                         net (fo=2, routed)           0.433    -1.548    Audio_inst/INST_ADAU1761/s_sample_r[23]_i_2_n_0
    SLICE_X3Y31          LUT3 (Prop_lut3_I2_O)        0.326    -1.222 r  Audio_inst/INST_ADAU1761/s_sample_l[23]_i_1/O
                         net (fo=24, routed)          1.544     0.322    Audio_inst/INST_ADAU1761/s_sample_l[23]_i_1_n_0
    SLICE_X1Y35          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_l_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12M288_clk_wiz_1 rise edge)
                                                     81.333    81.333 r  
    Y9                   IBUF                         0.000    81.333 r  sys_clk_IBUF_inst/O
                         net (fo=14, routed)          1.181    82.514    Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    74.545 r  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    76.231    Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clk_12M288_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    76.322 r  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          0.133    76.455    Audio_inst/clk_12M288
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.546 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         1.651    78.197    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X1Y35          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_l_reg[18]/C
                         clock pessimism             -0.422    77.775    
                         clock uncertainty           -0.079    77.697    
    SLICE_X1Y35          FDRE (Setup_fdre_C_CE)      -0.205    77.492    Audio_inst/INST_ADAU1761/s_sample_l_reg[18]
  -------------------------------------------------------------------
                         required time                         77.492    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                 77.170    

Slack (MET) :             77.293ns  (required time - arrival time)
  Source:                 Audio_inst/INST_ADAU1761/s_sdata_cntr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_12M288_clk_wiz_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            Audio_inst/INST_ADAU1761/s_sample_r_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12M288_clk_wiz_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_12M288_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.333ns  (clk_12M288_clk_wiz_1 rise@81.333ns - clk_12M288_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.490ns  (logic 1.025ns (29.368%)  route 2.465ns (70.632%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.142ns = ( 78.191 - 81.333 ) 
    Source Clock Delay      (SCD):    -3.539ns
    Clock Pessimism Removal (CPR):    -0.461ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12M288_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=14, routed)          1.306     1.306    Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -7.560 r  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -5.711    Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clk_12M288_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -5.610 r  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          0.146    -5.464    Audio_inst/clk_12M288
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -5.363 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         1.824    -3.539    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X2Y31          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sdata_cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.518    -3.021 f  Audio_inst/INST_ADAU1761/s_sdata_cntr_reg[3]/Q
                         net (fo=5, routed)           0.888    -2.133    Audio_inst/INST_ADAU1761/s_sdata_cntr_reg[3]
    SLICE_X3Y31          LUT5 (Prop_lut5_I4_O)        0.152    -1.981 r  Audio_inst/INST_ADAU1761/s_sample_r[23]_i_2/O
                         net (fo=2, routed)           0.433    -1.548    Audio_inst/INST_ADAU1761/s_sample_r[23]_i_2_n_0
    SLICE_X3Y31          LUT3 (Prop_lut3_I0_O)        0.355    -1.193 r  Audio_inst/INST_ADAU1761/s_sample_r[23]_i_1/O
                         net (fo=24, routed)          1.144    -0.049    Audio_inst/INST_ADAU1761/s_sample_r[23]_i_1_n_0
    SLICE_X7Y31          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_r_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12M288_clk_wiz_1 rise edge)
                                                     81.333    81.333 r  
    Y9                   IBUF                         0.000    81.333 r  sys_clk_IBUF_inst/O
                         net (fo=14, routed)          1.181    82.514    Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    74.545 r  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    76.231    Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clk_12M288_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    76.322 r  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          0.133    76.455    Audio_inst/clk_12M288
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.546 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         1.645    78.191    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X7Y31          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_r_reg[10]/C
                         clock pessimism             -0.461    77.730    
                         clock uncertainty           -0.079    77.652    
    SLICE_X7Y31          FDRE (Setup_fdre_C_CE)      -0.408    77.244    Audio_inst/INST_ADAU1761/s_sample_r_reg[10]
  -------------------------------------------------------------------
                         required time                         77.244    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                 77.293    

Slack (MET) :             77.293ns  (required time - arrival time)
  Source:                 Audio_inst/INST_ADAU1761/s_sdata_cntr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_12M288_clk_wiz_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            Audio_inst/INST_ADAU1761/s_sample_r_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12M288_clk_wiz_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_12M288_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.333ns  (clk_12M288_clk_wiz_1 rise@81.333ns - clk_12M288_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.490ns  (logic 1.025ns (29.368%)  route 2.465ns (70.632%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.142ns = ( 78.191 - 81.333 ) 
    Source Clock Delay      (SCD):    -3.539ns
    Clock Pessimism Removal (CPR):    -0.461ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12M288_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=14, routed)          1.306     1.306    Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -7.560 r  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -5.711    Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clk_12M288_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -5.610 r  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          0.146    -5.464    Audio_inst/clk_12M288
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -5.363 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         1.824    -3.539    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X2Y31          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sdata_cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.518    -3.021 f  Audio_inst/INST_ADAU1761/s_sdata_cntr_reg[3]/Q
                         net (fo=5, routed)           0.888    -2.133    Audio_inst/INST_ADAU1761/s_sdata_cntr_reg[3]
    SLICE_X3Y31          LUT5 (Prop_lut5_I4_O)        0.152    -1.981 r  Audio_inst/INST_ADAU1761/s_sample_r[23]_i_2/O
                         net (fo=2, routed)           0.433    -1.548    Audio_inst/INST_ADAU1761/s_sample_r[23]_i_2_n_0
    SLICE_X3Y31          LUT3 (Prop_lut3_I0_O)        0.355    -1.193 r  Audio_inst/INST_ADAU1761/s_sample_r[23]_i_1/O
                         net (fo=24, routed)          1.144    -0.049    Audio_inst/INST_ADAU1761/s_sample_r[23]_i_1_n_0
    SLICE_X7Y31          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_r_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12M288_clk_wiz_1 rise edge)
                                                     81.333    81.333 r  
    Y9                   IBUF                         0.000    81.333 r  sys_clk_IBUF_inst/O
                         net (fo=14, routed)          1.181    82.514    Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    74.545 r  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    76.231    Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clk_12M288_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    76.322 r  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          0.133    76.455    Audio_inst/clk_12M288
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.546 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         1.645    78.191    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X7Y31          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_r_reg[5]/C
                         clock pessimism             -0.461    77.730    
                         clock uncertainty           -0.079    77.652    
    SLICE_X7Y31          FDRE (Setup_fdre_C_CE)      -0.408    77.244    Audio_inst/INST_ADAU1761/s_sample_r_reg[5]
  -------------------------------------------------------------------
                         required time                         77.244    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                 77.293    

Slack (MET) :             77.293ns  (required time - arrival time)
  Source:                 Audio_inst/INST_ADAU1761/s_sdata_cntr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_12M288_clk_wiz_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            Audio_inst/INST_ADAU1761/s_sample_r_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12M288_clk_wiz_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_12M288_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.333ns  (clk_12M288_clk_wiz_1 rise@81.333ns - clk_12M288_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.490ns  (logic 1.025ns (29.368%)  route 2.465ns (70.632%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.142ns = ( 78.191 - 81.333 ) 
    Source Clock Delay      (SCD):    -3.539ns
    Clock Pessimism Removal (CPR):    -0.461ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12M288_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=14, routed)          1.306     1.306    Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -7.560 r  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -5.711    Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clk_12M288_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -5.610 r  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          0.146    -5.464    Audio_inst/clk_12M288
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -5.363 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         1.824    -3.539    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X2Y31          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sdata_cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.518    -3.021 f  Audio_inst/INST_ADAU1761/s_sdata_cntr_reg[3]/Q
                         net (fo=5, routed)           0.888    -2.133    Audio_inst/INST_ADAU1761/s_sdata_cntr_reg[3]
    SLICE_X3Y31          LUT5 (Prop_lut5_I4_O)        0.152    -1.981 r  Audio_inst/INST_ADAU1761/s_sample_r[23]_i_2/O
                         net (fo=2, routed)           0.433    -1.548    Audio_inst/INST_ADAU1761/s_sample_r[23]_i_2_n_0
    SLICE_X3Y31          LUT3 (Prop_lut3_I0_O)        0.355    -1.193 r  Audio_inst/INST_ADAU1761/s_sample_r[23]_i_1/O
                         net (fo=24, routed)          1.144    -0.049    Audio_inst/INST_ADAU1761/s_sample_r[23]_i_1_n_0
    SLICE_X7Y31          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_r_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12M288_clk_wiz_1 rise edge)
                                                     81.333    81.333 r  
    Y9                   IBUF                         0.000    81.333 r  sys_clk_IBUF_inst/O
                         net (fo=14, routed)          1.181    82.514    Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    74.545 r  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    76.231    Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clk_12M288_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    76.322 r  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          0.133    76.455    Audio_inst/clk_12M288
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.546 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         1.645    78.191    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X7Y31          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_r_reg[6]/C
                         clock pessimism             -0.461    77.730    
                         clock uncertainty           -0.079    77.652    
    SLICE_X7Y31          FDRE (Setup_fdre_C_CE)      -0.408    77.244    Audio_inst/INST_ADAU1761/s_sample_r_reg[6]
  -------------------------------------------------------------------
                         required time                         77.244    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                 77.293    

Slack (MET) :             77.293ns  (required time - arrival time)
  Source:                 Audio_inst/INST_ADAU1761/s_sdata_cntr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_12M288_clk_wiz_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            Audio_inst/INST_ADAU1761/s_sample_r_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12M288_clk_wiz_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_12M288_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.333ns  (clk_12M288_clk_wiz_1 rise@81.333ns - clk_12M288_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.490ns  (logic 1.025ns (29.368%)  route 2.465ns (70.632%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.142ns = ( 78.191 - 81.333 ) 
    Source Clock Delay      (SCD):    -3.539ns
    Clock Pessimism Removal (CPR):    -0.461ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12M288_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=14, routed)          1.306     1.306    Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -7.560 r  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -5.711    Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clk_12M288_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -5.610 r  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          0.146    -5.464    Audio_inst/clk_12M288
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -5.363 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         1.824    -3.539    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X2Y31          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sdata_cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.518    -3.021 f  Audio_inst/INST_ADAU1761/s_sdata_cntr_reg[3]/Q
                         net (fo=5, routed)           0.888    -2.133    Audio_inst/INST_ADAU1761/s_sdata_cntr_reg[3]
    SLICE_X3Y31          LUT5 (Prop_lut5_I4_O)        0.152    -1.981 r  Audio_inst/INST_ADAU1761/s_sample_r[23]_i_2/O
                         net (fo=2, routed)           0.433    -1.548    Audio_inst/INST_ADAU1761/s_sample_r[23]_i_2_n_0
    SLICE_X3Y31          LUT3 (Prop_lut3_I0_O)        0.355    -1.193 r  Audio_inst/INST_ADAU1761/s_sample_r[23]_i_1/O
                         net (fo=24, routed)          1.144    -0.049    Audio_inst/INST_ADAU1761/s_sample_r[23]_i_1_n_0
    SLICE_X7Y31          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_r_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12M288_clk_wiz_1 rise edge)
                                                     81.333    81.333 r  
    Y9                   IBUF                         0.000    81.333 r  sys_clk_IBUF_inst/O
                         net (fo=14, routed)          1.181    82.514    Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    74.545 r  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    76.231    Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clk_12M288_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    76.322 r  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          0.133    76.455    Audio_inst/clk_12M288
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.546 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         1.645    78.191    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X7Y31          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_r_reg[7]/C
                         clock pessimism             -0.461    77.730    
                         clock uncertainty           -0.079    77.652    
    SLICE_X7Y31          FDRE (Setup_fdre_C_CE)      -0.408    77.244    Audio_inst/INST_ADAU1761/s_sample_r_reg[7]
  -------------------------------------------------------------------
                         required time                         77.244    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                 77.293    

Slack (MET) :             77.293ns  (required time - arrival time)
  Source:                 Audio_inst/INST_ADAU1761/s_sdata_cntr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_12M288_clk_wiz_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            Audio_inst/INST_ADAU1761/s_sample_r_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12M288_clk_wiz_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_12M288_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.333ns  (clk_12M288_clk_wiz_1 rise@81.333ns - clk_12M288_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.490ns  (logic 1.025ns (29.368%)  route 2.465ns (70.632%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.142ns = ( 78.191 - 81.333 ) 
    Source Clock Delay      (SCD):    -3.539ns
    Clock Pessimism Removal (CPR):    -0.461ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12M288_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=14, routed)          1.306     1.306    Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -7.560 r  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -5.711    Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clk_12M288_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -5.610 r  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          0.146    -5.464    Audio_inst/clk_12M288
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -5.363 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         1.824    -3.539    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X2Y31          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sdata_cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.518    -3.021 f  Audio_inst/INST_ADAU1761/s_sdata_cntr_reg[3]/Q
                         net (fo=5, routed)           0.888    -2.133    Audio_inst/INST_ADAU1761/s_sdata_cntr_reg[3]
    SLICE_X3Y31          LUT5 (Prop_lut5_I4_O)        0.152    -1.981 r  Audio_inst/INST_ADAU1761/s_sample_r[23]_i_2/O
                         net (fo=2, routed)           0.433    -1.548    Audio_inst/INST_ADAU1761/s_sample_r[23]_i_2_n_0
    SLICE_X3Y31          LUT3 (Prop_lut3_I0_O)        0.355    -1.193 r  Audio_inst/INST_ADAU1761/s_sample_r[23]_i_1/O
                         net (fo=24, routed)          1.144    -0.049    Audio_inst/INST_ADAU1761/s_sample_r[23]_i_1_n_0
    SLICE_X7Y31          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_r_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12M288_clk_wiz_1 rise edge)
                                                     81.333    81.333 r  
    Y9                   IBUF                         0.000    81.333 r  sys_clk_IBUF_inst/O
                         net (fo=14, routed)          1.181    82.514    Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    74.545 r  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    76.231    Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clk_12M288_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    76.322 r  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          0.133    76.455    Audio_inst/clk_12M288
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.546 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         1.645    78.191    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X7Y31          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_r_reg[8]/C
                         clock pessimism             -0.461    77.730    
                         clock uncertainty           -0.079    77.652    
    SLICE_X7Y31          FDRE (Setup_fdre_C_CE)      -0.408    77.244    Audio_inst/INST_ADAU1761/s_sample_r_reg[8]
  -------------------------------------------------------------------
                         required time                         77.244    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                 77.293    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 Audio_inst/INST_ADAU1761/s_sample_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_12M288_clk_wiz_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            Audio_inst/INST_ADAU1761/s_sample_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk_12M288_clk_wiz_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_12M288_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12M288_clk_wiz_1 rise@0.000ns - clk_12M288_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.663ns
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12M288_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=14, routed)          0.440     0.440    Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.943 r  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.410    Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clk_12M288_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.384 r  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          0.030    -1.354    Audio_inst/clk_12M288
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.328 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         0.617    -0.712    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X1Y32          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.571 r  Audio_inst/INST_ADAU1761/s_sample_reg[61]/Q
                         net (fo=1, routed)           0.054    -0.517    Audio_inst/INST_ADAU1761/s_sample_reg_n_0_[61]
    SLICE_X0Y32          LUT4 (Prop_lut4_I0_O)        0.045    -0.472 r  Audio_inst/INST_ADAU1761/s_sample[62]_i_1/O
                         net (fo=1, routed)           0.000    -0.472    Audio_inst/INST_ADAU1761/s_sample[62]_i_1_n_0
    SLICE_X0Y32          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12M288_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=14, routed)          0.481     0.481    Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -2.219 r  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.639    Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clk_12M288_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.610 r  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          0.033    -1.577    Audio_inst/clk_12M288
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.548 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         0.885    -0.663    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X0Y32          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_reg[62]/C
                         clock pessimism             -0.036    -0.699    
    SLICE_X0Y32          FDRE (Hold_fdre_C_D)         0.121    -0.578    Audio_inst/INST_ADAU1761/s_sample_reg[62]
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                          -0.472    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 Audio_inst/INST_ADAU1761/s_sample_r_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_12M288_clk_wiz_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            Audio_inst/INST_ADAU1761/s_sample_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_12M288_clk_wiz_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_12M288_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12M288_clk_wiz_1 rise@0.000ns - clk_12M288_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.666ns
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12M288_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=14, routed)          0.440     0.440    Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.943 r  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.410    Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clk_12M288_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.384 r  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          0.030    -1.354    Audio_inst/clk_12M288
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.328 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         0.615    -0.714    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X7Y30          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_r_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.573 r  Audio_inst/INST_ADAU1761/s_sample_r_out_reg[6]/Q
                         net (fo=1, routed)           0.054    -0.519    Audio_inst/INST_ADAU1761/s_sample_r_out[6]
    SLICE_X6Y30          LUT4 (Prop_lut4_I3_O)        0.045    -0.474 r  Audio_inst/INST_ADAU1761/s_sample[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.474    Audio_inst/INST_ADAU1761/s_sample[14]_i_1_n_0
    SLICE_X6Y30          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12M288_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=14, routed)          0.481     0.481    Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -2.219 r  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.639    Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clk_12M288_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.610 r  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          0.033    -1.577    Audio_inst/clk_12M288
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.548 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         0.882    -0.666    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X6Y30          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_reg[14]/C
                         clock pessimism             -0.035    -0.701    
    SLICE_X6Y30          FDRE (Hold_fdre_C_D)         0.121    -0.580    Audio_inst/INST_ADAU1761/s_sample_reg[14]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.474    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 Audio_inst/INST_ADAU1761/s_sample_l_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_12M288_clk_wiz_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            Audio_inst/INST_ADAU1761/s_sample_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk_12M288_clk_wiz_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_12M288_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12M288_clk_wiz_1 rise@0.000ns - clk_12M288_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.661ns
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12M288_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=14, routed)          0.440     0.440    Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.943 r  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.410    Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clk_12M288_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.384 r  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          0.030    -1.354    Audio_inst/clk_12M288
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.328 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         0.619    -0.710    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X1Y34          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_l_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.569 r  Audio_inst/INST_ADAU1761/s_sample_l_out_reg[15]/Q
                         net (fo=1, routed)           0.056    -0.513    Audio_inst/INST_ADAU1761/s_sample_l_out[15]
    SLICE_X0Y34          LUT4 (Prop_lut4_I3_O)        0.045    -0.468 r  Audio_inst/INST_ADAU1761/s_sample[55]_i_1/O
                         net (fo=1, routed)           0.000    -0.468    Audio_inst/INST_ADAU1761/s_sample[55]_i_1_n_0
    SLICE_X0Y34          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12M288_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=14, routed)          0.481     0.481    Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -2.219 r  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.639    Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clk_12M288_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.610 r  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          0.033    -1.577    Audio_inst/clk_12M288
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.548 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         0.887    -0.661    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X0Y34          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_reg[55]/C
                         clock pessimism             -0.036    -0.697    
    SLICE_X0Y34          FDRE (Hold_fdre_C_D)         0.120    -0.577    Audio_inst/INST_ADAU1761/s_sample_reg[55]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                          -0.468    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 Audio_inst/INST_ADAU1761/s_sample_r_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_12M288_clk_wiz_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            Audio_inst/INST_ADAU1761/s_sample_r_out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_12M288_clk_wiz_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_12M288_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12M288_clk_wiz_1 rise@0.000ns - clk_12M288_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.017%)  route 0.066ns (31.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.663ns
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12M288_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=14, routed)          0.440     0.440    Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.943 r  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.410    Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clk_12M288_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.384 r  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          0.030    -1.354    Audio_inst/clk_12M288
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.328 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         0.618    -0.711    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X7Y33          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_r_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.570 r  Audio_inst/INST_ADAU1761/s_sample_r_reg[17]/Q
                         net (fo=2, routed)           0.066    -0.503    Audio_inst/INST_ADAU1761/s_sample_r[17]
    SLICE_X6Y33          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_r_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12M288_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=14, routed)          0.481     0.481    Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -2.219 r  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.639    Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clk_12M288_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.610 r  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          0.033    -1.577    Audio_inst/clk_12M288
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.548 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         0.885    -0.663    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X6Y33          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_r_out_reg[17]/C
                         clock pessimism             -0.035    -0.698    
    SLICE_X6Y33          FDRE (Hold_fdre_C_D)         0.076    -0.622    Audio_inst/INST_ADAU1761/s_sample_r_out_reg[17]
  -------------------------------------------------------------------
                         required time                          0.622    
                         arrival time                          -0.503    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 Audio_inst/INST_ADAU1761/s_sample_l_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_12M288_clk_wiz_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            Audio_inst/INST_ADAU1761/s_sample_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_12M288_clk_wiz_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_12M288_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12M288_clk_wiz_1 rise@0.000ns - clk_12M288_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.996%)  route 0.100ns (35.004%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.661ns
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12M288_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=14, routed)          0.440     0.440    Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.943 r  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.410    Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clk_12M288_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.384 r  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          0.030    -1.354    Audio_inst/clk_12M288
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.328 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         0.619    -0.710    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X1Y34          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_l_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.569 r  Audio_inst/INST_ADAU1761/s_sample_l_out_reg[10]/Q
                         net (fo=1, routed)           0.100    -0.469    Audio_inst/INST_ADAU1761/s_sample_l_out[10]
    SLICE_X2Y34          LUT4 (Prop_lut4_I3_O)        0.045    -0.424 r  Audio_inst/INST_ADAU1761/s_sample[50]_i_1/O
                         net (fo=1, routed)           0.000    -0.424    Audio_inst/INST_ADAU1761/s_sample[50]_i_1_n_0
    SLICE_X2Y34          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12M288_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=14, routed)          0.481     0.481    Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -2.219 r  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.639    Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clk_12M288_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.610 r  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          0.033    -1.577    Audio_inst/clk_12M288
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.548 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         0.887    -0.661    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X2Y34          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_reg[50]/C
                         clock pessimism             -0.035    -0.696    
    SLICE_X2Y34          FDRE (Hold_fdre_C_D)         0.121    -0.575    Audio_inst/INST_ADAU1761/s_sample_reg[50]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.424    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 Audio_inst/INST_ADAU1761/s_sample_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_12M288_clk_wiz_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            Audio_inst/INST_ADAU1761/s_sample_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_12M288_clk_wiz_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_12M288_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12M288_clk_wiz_1 rise@0.000ns - clk_12M288_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.545%)  route 0.102ns (35.455%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.663ns
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12M288_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=14, routed)          0.440     0.440    Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.943 r  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.410    Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clk_12M288_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.384 r  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          0.030    -1.354    Audio_inst/clk_12M288
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.328 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         0.617    -0.712    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X1Y32          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.571 r  Audio_inst/INST_ADAU1761/s_sample_reg[44]/Q
                         net (fo=1, routed)           0.102    -0.469    Audio_inst/INST_ADAU1761/s_sample_reg_n_0_[44]
    SLICE_X2Y32          LUT4 (Prop_lut4_I0_O)        0.045    -0.424 r  Audio_inst/INST_ADAU1761/s_sample[45]_i_1/O
                         net (fo=1, routed)           0.000    -0.424    Audio_inst/INST_ADAU1761/s_sample[45]_i_1_n_0
    SLICE_X2Y32          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12M288_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=14, routed)          0.481     0.481    Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -2.219 r  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.639    Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clk_12M288_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.610 r  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          0.033    -1.577    Audio_inst/clk_12M288
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.548 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         0.885    -0.663    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X2Y32          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_reg[45]/C
                         clock pessimism             -0.035    -0.698    
    SLICE_X2Y32          FDRE (Hold_fdre_C_D)         0.120    -0.578    Audio_inst/INST_ADAU1761/s_sample_reg[45]
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                          -0.424    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 Audio_inst/INST_ADAU1761/s_sample_l_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_12M288_clk_wiz_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            Audio_inst/INST_ADAU1761/s_sample_l_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_12M288_clk_wiz_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_12M288_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12M288_clk_wiz_1 rise@0.000ns - clk_12M288_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.664%)  route 0.112ns (44.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.662ns
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12M288_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=14, routed)          0.440     0.440    Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.943 r  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.410    Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clk_12M288_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.384 r  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          0.030    -1.354    Audio_inst/clk_12M288
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.328 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         0.618    -0.711    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X1Y33          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_l_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.570 r  Audio_inst/INST_ADAU1761/s_sample_l_reg[12]/Q
                         net (fo=2, routed)           0.112    -0.457    Audio_inst/INST_ADAU1761/s_sample_l[12]
    SLICE_X2Y33          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_l_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12M288_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=14, routed)          0.481     0.481    Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -2.219 r  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.639    Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clk_12M288_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.610 r  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          0.033    -1.577    Audio_inst/clk_12M288
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.548 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         0.886    -0.662    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X2Y33          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_l_out_reg[12]/C
                         clock pessimism             -0.035    -0.697    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.076    -0.621    Audio_inst/INST_ADAU1761/s_sample_l_out_reg[12]
  -------------------------------------------------------------------
                         required time                          0.621    
                         arrival time                          -0.457    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 Audio_inst/INST_ADAU1761/s_sample_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_12M288_clk_wiz_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            Audio_inst/INST_ADAU1761/s_sample_r_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_12M288_clk_wiz_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_12M288_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12M288_clk_wiz_1 rise@0.000ns - clk_12M288_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.666ns
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12M288_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=14, routed)          0.440     0.440    Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.943 r  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.410    Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clk_12M288_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.384 r  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          0.030    -1.354    Audio_inst/clk_12M288
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.328 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         0.616    -0.713    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X7Y31          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.572 r  Audio_inst/INST_ADAU1761/s_sample_r_reg[7]/Q
                         net (fo=2, routed)           0.110    -0.462    Audio_inst/INST_ADAU1761/s_sample_r[7]
    SLICE_X7Y30          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_r_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12M288_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=14, routed)          0.481     0.481    Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -2.219 r  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.639    Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clk_12M288_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.610 r  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          0.033    -1.577    Audio_inst/clk_12M288
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.548 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         0.882    -0.666    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X7Y30          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_r_out_reg[7]/C
                         clock pessimism             -0.034    -0.700    
    SLICE_X7Y30          FDRE (Hold_fdre_C_D)         0.072    -0.628    Audio_inst/INST_ADAU1761/s_sample_r_out_reg[7]
  -------------------------------------------------------------------
                         required time                          0.628    
                         arrival time                          -0.462    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 Audio_inst/INST_ADAU1761/s_sample_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_12M288_clk_wiz_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            Audio_inst/INST_ADAU1761/s_sample_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_12M288_clk_wiz_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_12M288_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12M288_clk_wiz_1 rise@0.000ns - clk_12M288_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.746%)  route 0.115ns (41.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.663ns
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.014ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12M288_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=14, routed)          0.440     0.440    Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.943 r  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.410    Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clk_12M288_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.384 r  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          0.030    -1.354    Audio_inst/clk_12M288
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.328 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         0.618    -0.711    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X4Y33          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.164    -0.547 r  Audio_inst/INST_ADAU1761/s_sample_reg[34]/Q
                         net (fo=1, routed)           0.115    -0.432    Audio_inst/INST_ADAU1761/s_sample_reg_n_0_[34]
    SLICE_X3Y32          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12M288_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=14, routed)          0.481     0.481    Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -2.219 r  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.639    Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clk_12M288_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.610 r  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          0.033    -1.577    Audio_inst/clk_12M288
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.548 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         0.885    -0.663    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X3Y32          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_reg[35]/C
                         clock pessimism             -0.014    -0.677    
    SLICE_X3Y32          FDRE (Hold_fdre_C_D)         0.075    -0.602    Audio_inst/INST_ADAU1761/s_sample_reg[35]
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                          -0.432    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 Audio_inst/INST_ADAU1761/s_sdata_cntr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_12M288_clk_wiz_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            Audio_inst/INST_ADAU1761/s_sdata_cntr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_12M288_clk_wiz_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_12M288_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12M288_clk_wiz_1 rise@0.000ns - clk_12M288_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.209ns (74.349%)  route 0.072ns (25.651%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.664ns
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12M288_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=14, routed)          0.440     0.440    Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.943 r  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.410    Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clk_12M288_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.384 r  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          0.030    -1.354    Audio_inst/clk_12M288
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.328 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         0.616    -0.713    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X2Y31          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sdata_cntr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.164    -0.549 r  Audio_inst/INST_ADAU1761/s_sdata_cntr_reg[5]/Q
                         net (fo=4, routed)           0.072    -0.477    Audio_inst/INST_ADAU1761/s_sdata_cntr_reg[5]
    SLICE_X3Y31          LUT5 (Prop_lut5_I0_O)        0.045    -0.432 r  Audio_inst/INST_ADAU1761/s_sdata_cntr[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.432    Audio_inst/INST_ADAU1761/p_0_in__0[6]
    SLICE_X3Y31          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sdata_cntr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12M288_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=14, routed)          0.481     0.481    Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -2.219 r  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.639    Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clk_12M288_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.610 r  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          0.033    -1.577    Audio_inst/clk_12M288
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.548 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         0.884    -0.664    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X3Y31          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sdata_cntr_reg[6]/C
                         clock pessimism             -0.036    -0.700    
    SLICE_X3Y31          FDRE (Hold_fdre_C_D)         0.092    -0.608    Audio_inst/INST_ADAU1761/s_sdata_cntr_reg[6]
  -------------------------------------------------------------------
                         required time                          0.608    
                         arrival time                          -0.432    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_12M288_clk_wiz_1
Waveform(ns):       { 0.000 40.667 }
Period(ns):         81.333
Sources:            { Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCTRL/I0        n/a            2.155         81.333      79.178     BUFGCTRL_X0Y1   Audio_inst/BUFGCE_B_CLK_inst/I0
Min Period        n/a     BUFG/I             n/a            2.155         81.333      79.178     BUFGCTRL_X0Y0   Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         81.333      80.084     PLLE2_ADV_X0Y0  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         81.333      80.333     SLICE_X4Y30     Audio_inst/INST_ADAU1761/s_lr_clk_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         81.333      80.333     SLICE_X2Y30     Audio_inst/INST_ADAU1761/s_sample_l_out_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.333      80.333     SLICE_X1Y34     Audio_inst/INST_ADAU1761/s_sample_l_out_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.333      80.333     SLICE_X2Y33     Audio_inst/INST_ADAU1761/s_sample_l_out_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.333      80.333     SLICE_X2Y33     Audio_inst/INST_ADAU1761/s_sample_l_out_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.333      80.333     SLICE_X2Y33     Audio_inst/INST_ADAU1761/s_sample_l_out_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.333      80.333     SLICE_X1Y34     Audio_inst/INST_ADAU1761/s_sample_l_out_reg[14]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       81.333      78.667     PLLE2_ADV_X0Y0  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.667      40.167     SLICE_X1Y34     Audio_inst/INST_ADAU1761/s_sample_l_out_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.667      40.167     SLICE_X1Y34     Audio_inst/INST_ADAU1761/s_sample_l_out_reg[14]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.667      40.167     SLICE_X1Y34     Audio_inst/INST_ADAU1761/s_sample_l_out_reg[15]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.667      40.167     SLICE_X1Y34     Audio_inst/INST_ADAU1761/s_sample_l_out_reg[16]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.667      40.167     SLICE_X1Y34     Audio_inst/INST_ADAU1761/s_sample_l_out_reg[17]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.667      40.167     SLICE_X1Y34     Audio_inst/INST_ADAU1761/s_sample_l_out_reg[18]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.667      40.167     SLICE_X1Y35     Audio_inst/INST_ADAU1761/s_sample_l_reg[15]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.667      40.167     SLICE_X1Y35     Audio_inst/INST_ADAU1761/s_sample_l_reg[16]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.667      40.167     SLICE_X1Y35     Audio_inst/INST_ADAU1761/s_sample_l_reg[17]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.667      40.167     SLICE_X1Y35     Audio_inst/INST_ADAU1761/s_sample_l_reg[18]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.667      40.167     SLICE_X4Y30     Audio_inst/INST_ADAU1761/s_lr_clk_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.667      40.167     SLICE_X2Y30     Audio_inst/INST_ADAU1761/s_sample_l_out_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.667      40.167     SLICE_X1Y34     Audio_inst/INST_ADAU1761/s_sample_l_out_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.667      40.167     SLICE_X2Y33     Audio_inst/INST_ADAU1761/s_sample_l_out_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.667      40.167     SLICE_X2Y33     Audio_inst/INST_ADAU1761/s_sample_l_out_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.667      40.167     SLICE_X2Y33     Audio_inst/INST_ADAU1761/s_sample_l_out_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.667      40.167     SLICE_X1Y34     Audio_inst/INST_ADAU1761/s_sample_l_out_reg[14]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.667      40.167     SLICE_X1Y34     Audio_inst/INST_ADAU1761/s_sample_l_out_reg[15]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.667      40.167     SLICE_X1Y34     Audio_inst/INST_ADAU1761/s_sample_l_out_reg[16]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.667      40.167     SLICE_X1Y34     Audio_inst/INST_ADAU1761/s_sample_l_out_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5   Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  Audio_inst/INST_AUDIO_SAMPLE_CLK/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_deler/inst/sys_clk
  To Clock:  clk_deler/inst/sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.208ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_deler/inst/sys_clk
Waveform(ns):       { 0.000 5.208 }
Period(ns):         10.417
Sources:            { clk_deler/inst/sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.417      9.168      MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.417      89.583     MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         5.208       2.208      MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         5.208       2.208      MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         5.208       2.208      MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         5.208       2.208      MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_FFT_clk_wiz_0
  To Clock:  clk_FFT_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       35.577ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_FFT_clk_wiz_0
Waveform(ns):       { 0.000 88.892 }
Period(ns):         177.783
Sources:            { clk_deler/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a            2.892         177.783     174.891    RAMB36_X3Y4      Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a            2.892         177.783     174.891    RAMB36_X2Y23     Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a            2.892         177.783     174.891    RAMB36_X3Y2      Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a            2.892         177.783     174.891    RAMB36_X0Y6      Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a            2.892         177.783     174.891    RAMB36_X3Y1      Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a            2.892         177.783     174.891    RAMB36_X4Y15     Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a            2.892         177.783     174.891    RAMB36_X2Y19     Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a            2.892         177.783     174.891    RAMB36_X3Y18     Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a            2.892         177.783     174.891    RAMB36_X0Y2      Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a            2.892         177.783     174.891    RAMB36_X1Y9      Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       177.783     35.577     MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clk_VGA_clk_wiz_0
  To Clock:  clk_VGA_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.905ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.905ns  (required time - arrival time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/LeesAdres0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Path Group:             clk_VGA_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.001ns  (clk_VGA_clk_wiz_0 rise@25.001ns - clk_VGA_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.154ns  (logic 4.159ns (29.384%)  route 9.995ns (70.616%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.850ns = ( 22.150 - 25.001 ) 
    Source Clock Delay      (SCD):    -2.351ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=14, routed)          1.285     1.285    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -6.058 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -4.203    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         1.751    -2.351    Beeld_inst/mem_interface_beeld_inst/clk_VGA
    DSP48_X2Y14          DSP48E1                                      r  Beeld_inst/mem_interface_beeld_inst/LeesAdres0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     1.658 r  Beeld_inst/mem_interface_beeld_inst/LeesAdres0/P[15]
                         net (fo=50, routed)          0.904     2.561    Beeld_inst/VGA_driver_inst/P[15]
    SLICE_X36Y39         LUT2 (Prop_lut2_I1_O)        0.150     2.711 r  Beeld_inst/VGA_driver_inst/DUAL_PORT_RAM_inst_i_4/O
                         net (fo=102, routed)         9.091    11.802    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/addrb[15]
    RAMB36_X5Y17         RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                     25.001    25.001 r  
    Y9                   IBUF                         0.000    25.001 r  sys_clk_IBUF_inst/O
                         net (fo=14, routed)          1.162    26.163    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    18.725 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    20.416    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.507 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         1.643    22.150    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clkb
    RAMB36_X5Y17         RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.392    22.542    
                         clock uncertainty           -0.096    22.446    
    RAMB36_X5Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.739    21.707    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         21.707    
                         arrival time                         -11.802    
  -------------------------------------------------------------------
                         slack                                  9.905    

Slack (MET) :             10.174ns  (required time - arrival time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/LeesAdres0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Path Group:             clk_VGA_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.001ns  (clk_VGA_clk_wiz_0 rise@25.001ns - clk_VGA_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.879ns  (logic 4.159ns (29.966%)  route 9.720ns (70.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.856ns = ( 22.144 - 25.001 ) 
    Source Clock Delay      (SCD):    -2.351ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=14, routed)          1.285     1.285    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -6.058 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -4.203    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         1.751    -2.351    Beeld_inst/mem_interface_beeld_inst/clk_VGA
    DSP48_X2Y14          DSP48E1                                      r  Beeld_inst/mem_interface_beeld_inst/LeesAdres0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     1.658 r  Beeld_inst/mem_interface_beeld_inst/LeesAdres0/P[15]
                         net (fo=50, routed)          0.904     2.561    Beeld_inst/VGA_driver_inst/P[15]
    SLICE_X36Y39         LUT2 (Prop_lut2_I1_O)        0.150     2.711 r  Beeld_inst/VGA_driver_inst/DUAL_PORT_RAM_inst_i_4/O
                         net (fo=102, routed)         8.816    11.528    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/addrb[15]
    RAMB36_X5Y16         RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                     25.001    25.001 r  
    Y9                   IBUF                         0.000    25.001 r  sys_clk_IBUF_inst/O
                         net (fo=14, routed)          1.162    26.163    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    18.725 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    20.416    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.507 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         1.637    22.144    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clkb
    RAMB36_X5Y16         RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.392    22.536    
                         clock uncertainty           -0.096    22.440    
    RAMB36_X5Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.739    21.701    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         21.701    
                         arrival time                         -11.528    
  -------------------------------------------------------------------
                         slack                                 10.174    

Slack (MET) :             10.234ns  (required time - arrival time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/LeesAdres0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Path Group:             clk_VGA_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.001ns  (clk_VGA_clk_wiz_0 rise@25.001ns - clk_VGA_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.813ns  (logic 4.159ns (30.110%)  route 9.654ns (69.890%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.862ns = ( 22.138 - 25.001 ) 
    Source Clock Delay      (SCD):    -2.351ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=14, routed)          1.285     1.285    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -6.058 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -4.203    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         1.751    -2.351    Beeld_inst/mem_interface_beeld_inst/clk_VGA
    DSP48_X2Y14          DSP48E1                                      r  Beeld_inst/mem_interface_beeld_inst/LeesAdres0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     1.658 r  Beeld_inst/mem_interface_beeld_inst/LeesAdres0/P[15]
                         net (fo=50, routed)          0.904     2.561    Beeld_inst/VGA_driver_inst/P[15]
    SLICE_X36Y39         LUT2 (Prop_lut2_I1_O)        0.150     2.711 r  Beeld_inst/VGA_driver_inst/DUAL_PORT_RAM_inst_i_4/O
                         net (fo=102, routed)         8.750    11.461    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/addrb[15]
    RAMB36_X5Y15         RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                     25.001    25.001 r  
    Y9                   IBUF                         0.000    25.001 r  sys_clk_IBUF_inst/O
                         net (fo=14, routed)          1.162    26.163    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    18.725 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    20.416    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.507 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         1.631    22.138    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/clkb
    RAMB36_X5Y15         RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.392    22.530    
                         clock uncertainty           -0.096    22.434    
    RAMB36_X5Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.739    21.695    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         21.695    
                         arrival time                         -11.461    
  -------------------------------------------------------------------
                         slack                                 10.234    

Slack (MET) :             10.429ns  (required time - arrival time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/LeesAdres0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Path Group:             clk_VGA_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.001ns  (clk_VGA_clk_wiz_0 rise@25.001ns - clk_VGA_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.702ns  (logic 4.159ns (30.353%)  route 9.543ns (69.647%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.749ns = ( 22.252 - 25.001 ) 
    Source Clock Delay      (SCD):    -2.351ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=14, routed)          1.285     1.285    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -6.058 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -4.203    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         1.751    -2.351    Beeld_inst/mem_interface_beeld_inst/clk_VGA
    DSP48_X2Y14          DSP48E1                                      r  Beeld_inst/mem_interface_beeld_inst/LeesAdres0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      4.009     1.658 r  Beeld_inst/mem_interface_beeld_inst/LeesAdres0/P[3]
                         net (fo=1, routed)           0.761     2.419    Beeld_inst/VGA_driver_inst/P[3]
    SLICE_X35Y35         LUT2 (Prop_lut2_I1_O)        0.150     2.569 r  Beeld_inst/VGA_driver_inst/DUAL_PORT_RAM_inst_i_16/O
                         net (fo=105, routed)         8.782    11.350    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/addrb[3]
    RAMB36_X3Y27         RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                     25.001    25.001 r  
    Y9                   IBUF                         0.000    25.001 r  sys_clk_IBUF_inst/O
                         net (fo=14, routed)          1.162    26.163    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    18.725 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    20.416    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.507 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         1.744    22.252    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/clkb
    RAMB36_X3Y27         RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.392    22.643    
                         clock uncertainty           -0.096    22.548    
    RAMB36_X3Y27         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.768    21.780    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         21.780    
                         arrival time                         -11.350    
  -------------------------------------------------------------------
                         slack                                 10.429    

Slack (MET) :             10.585ns  (required time - arrival time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/LeesAdres0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Path Group:             clk_VGA_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.001ns  (clk_VGA_clk_wiz_0 rise@25.001ns - clk_VGA_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.660ns  (logic 4.133ns (30.256%)  route 9.527ns (69.744%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.851ns = ( 22.150 - 25.001 ) 
    Source Clock Delay      (SCD):    -2.351ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=14, routed)          1.285     1.285    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -6.058 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -4.203    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         1.751    -2.351    Beeld_inst/mem_interface_beeld_inst/clk_VGA
    DSP48_X2Y14          DSP48E1                                      r  Beeld_inst/mem_interface_beeld_inst/LeesAdres0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      4.009     1.658 r  Beeld_inst/mem_interface_beeld_inst/LeesAdres0/P[8]
                         net (fo=1, routed)           0.799     2.457    Beeld_inst/VGA_driver_inst/P[8]
    SLICE_X36Y37         LUT2 (Prop_lut2_I1_O)        0.124     2.581 r  Beeld_inst/VGA_driver_inst/DUAL_PORT_RAM_inst_i_11/O
                         net (fo=105, routed)         8.728    11.308    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/addrb[8]
    RAMB36_X5Y5          RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                     25.001    25.001 r  
    Y9                   IBUF                         0.000    25.001 r  sys_clk_IBUF_inst/O
                         net (fo=14, routed)          1.162    26.163    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    18.725 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    20.416    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.507 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         1.643    22.150    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/clkb
    RAMB36_X5Y5          RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.406    22.555    
                         clock uncertainty           -0.096    22.460    
    RAMB36_X5Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    21.894    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         21.894    
                         arrival time                         -11.308    
  -------------------------------------------------------------------
                         slack                                 10.585    

Slack (MET) :             10.623ns  (required time - arrival time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/LeesAdres0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Path Group:             clk_VGA_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.001ns  (clk_VGA_clk_wiz_0 rise@25.001ns - clk_VGA_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.378ns  (logic 4.159ns (31.088%)  route 9.219ns (68.912%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.856ns = ( 22.144 - 25.001 ) 
    Source Clock Delay      (SCD):    -2.351ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=14, routed)          1.285     1.285    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -6.058 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -4.203    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         1.751    -2.351    Beeld_inst/mem_interface_beeld_inst/clk_VGA
    DSP48_X2Y14          DSP48E1                                      r  Beeld_inst/mem_interface_beeld_inst/LeesAdres0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      4.009     1.658 r  Beeld_inst/mem_interface_beeld_inst/LeesAdres0/P[7]
                         net (fo=1, routed)           0.881     2.538    Beeld_inst/VGA_driver_inst/P[7]
    SLICE_X36Y37         LUT2 (Prop_lut2_I1_O)        0.150     2.688 r  Beeld_inst/VGA_driver_inst/DUAL_PORT_RAM_inst_i_12/O
                         net (fo=105, routed)         8.338    11.027    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/addrb[7]
    RAMB36_X5Y16         RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                     25.001    25.001 r  
    Y9                   IBUF                         0.000    25.001 r  sys_clk_IBUF_inst/O
                         net (fo=14, routed)          1.162    26.163    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    18.725 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    20.416    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.507 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         1.637    22.144    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clkb
    RAMB36_X5Y16         RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.392    22.536    
                         clock uncertainty           -0.096    22.440    
    RAMB36_X5Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.790    21.650    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         21.650    
                         arrival time                         -11.027    
  -------------------------------------------------------------------
                         slack                                 10.623    

Slack (MET) :             10.624ns  (required time - arrival time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/LeesAdres0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Path Group:             clk_VGA_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.001ns  (clk_VGA_clk_wiz_0 rise@25.001ns - clk_VGA_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.428ns  (logic 4.159ns (30.972%)  route 9.269ns (69.028%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.856ns = ( 22.144 - 25.001 ) 
    Source Clock Delay      (SCD):    -2.351ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=14, routed)          1.285     1.285    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -6.058 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -4.203    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         1.751    -2.351    Beeld_inst/mem_interface_beeld_inst/clk_VGA
    DSP48_X2Y14          DSP48E1                                      r  Beeld_inst/mem_interface_beeld_inst/LeesAdres0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     1.658 r  Beeld_inst/mem_interface_beeld_inst/LeesAdres0/P[15]
                         net (fo=50, routed)          0.904     2.561    Beeld_inst/VGA_driver_inst/P[15]
    SLICE_X36Y39         LUT2 (Prop_lut2_I1_O)        0.150     2.711 r  Beeld_inst/VGA_driver_inst/DUAL_PORT_RAM_inst_i_4/O
                         net (fo=102, routed)         8.366    11.077    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/addrb[15]
    RAMB36_X5Y14         RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                     25.001    25.001 r  
    Y9                   IBUF                         0.000    25.001 r  sys_clk_IBUF_inst/O
                         net (fo=14, routed)          1.162    26.163    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    18.725 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    20.416    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.507 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         1.637    22.144    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/clkb
    RAMB36_X5Y14         RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.392    22.536    
                         clock uncertainty           -0.096    22.440    
    RAMB36_X5Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.739    21.701    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         21.701    
                         arrival time                         -11.077    
  -------------------------------------------------------------------
                         slack                                 10.624    

Slack (MET) :             10.675ns  (required time - arrival time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/LeesAdres0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Path Group:             clk_VGA_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.001ns  (clk_VGA_clk_wiz_0 rise@25.001ns - clk_VGA_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.448ns  (logic 4.157ns (30.911%)  route 9.291ns (69.089%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.755ns = ( 22.246 - 25.001 ) 
    Source Clock Delay      (SCD):    -2.351ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=14, routed)          1.285     1.285    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -6.058 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -4.203    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         1.751    -2.351    Beeld_inst/mem_interface_beeld_inst/clk_VGA
    DSP48_X2Y14          DSP48E1                                      r  Beeld_inst/mem_interface_beeld_inst/LeesAdres0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      4.009     1.658 r  Beeld_inst/mem_interface_beeld_inst/LeesAdres0/P[5]
                         net (fo=1, routed)           1.016     2.674    Beeld_inst/VGA_driver_inst/P[5]
    SLICE_X36Y34         LUT2 (Prop_lut2_I1_O)        0.148     2.822 r  Beeld_inst/VGA_driver_inst/DUAL_PORT_RAM_inst_i_14/O
                         net (fo=105, routed)         8.275    11.097    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/addrb[5]
    RAMB36_X3Y26         RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                     25.001    25.001 r  
    Y9                   IBUF                         0.000    25.001 r  sys_clk_IBUF_inst/O
                         net (fo=14, routed)          1.162    26.163    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    18.725 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    20.416    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.507 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         1.738    22.246    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/clkb
    RAMB36_X3Y26         RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.392    22.637    
                         clock uncertainty           -0.096    22.542    
    RAMB36_X3Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.770    21.772    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         21.772    
                         arrival time                         -11.097    
  -------------------------------------------------------------------
                         slack                                 10.675    

Slack (MET) :             10.716ns  (required time - arrival time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/LeesAdres0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Path Group:             clk_VGA_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.001ns  (clk_VGA_clk_wiz_0 rise@25.001ns - clk_VGA_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.341ns  (logic 4.159ns (31.174%)  route 9.182ns (68.826%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.851ns = ( 22.149 - 25.001 ) 
    Source Clock Delay      (SCD):    -2.351ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=14, routed)          1.285     1.285    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -6.058 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -4.203    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         1.751    -2.351    Beeld_inst/mem_interface_beeld_inst/clk_VGA
    DSP48_X2Y14          DSP48E1                                      r  Beeld_inst/mem_interface_beeld_inst/LeesAdres0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     1.658 r  Beeld_inst/mem_interface_beeld_inst/LeesAdres0/P[15]
                         net (fo=50, routed)          0.904     2.561    Beeld_inst/VGA_driver_inst/P[15]
    SLICE_X36Y39         LUT2 (Prop_lut2_I1_O)        0.150     2.711 r  Beeld_inst/VGA_driver_inst/DUAL_PORT_RAM_inst_i_4/O
                         net (fo=102, routed)         8.279    10.990    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/addrb[15]
    RAMB36_X5Y13         RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                     25.001    25.001 r  
    Y9                   IBUF                         0.000    25.001 r  sys_clk_IBUF_inst/O
                         net (fo=14, routed)          1.162    26.163    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    18.725 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    20.416    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.507 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         1.642    22.149    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/clkb
    RAMB36_X5Y13         RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.392    22.541    
                         clock uncertainty           -0.096    22.445    
    RAMB36_X5Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.739    21.706    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         21.706    
                         arrival time                         -10.990    
  -------------------------------------------------------------------
                         slack                                 10.716    

Slack (MET) :             10.761ns  (required time - arrival time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/LeesAdres0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Path Group:             clk_VGA_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.001ns  (clk_VGA_clk_wiz_0 rise@25.001ns - clk_VGA_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.364ns  (logic 4.159ns (31.121%)  route 9.205ns (68.879%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.755ns = ( 22.246 - 25.001 ) 
    Source Clock Delay      (SCD):    -2.351ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=14, routed)          1.285     1.285    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -6.058 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -4.203    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         1.751    -2.351    Beeld_inst/mem_interface_beeld_inst/clk_VGA
    DSP48_X2Y14          DSP48E1                                      r  Beeld_inst/mem_interface_beeld_inst/LeesAdres0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      4.009     1.658 r  Beeld_inst/mem_interface_beeld_inst/LeesAdres0/P[3]
                         net (fo=1, routed)           0.761     2.419    Beeld_inst/VGA_driver_inst/P[3]
    SLICE_X35Y35         LUT2 (Prop_lut2_I1_O)        0.150     2.569 r  Beeld_inst/VGA_driver_inst/DUAL_PORT_RAM_inst_i_16/O
                         net (fo=105, routed)         8.444    11.012    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/addrb[3]
    RAMB36_X3Y26         RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                     25.001    25.001 r  
    Y9                   IBUF                         0.000    25.001 r  sys_clk_IBUF_inst/O
                         net (fo=14, routed)          1.162    26.163    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    18.725 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    20.416    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.507 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         1.738    22.246    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/clkb
    RAMB36_X3Y26         RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.392    22.637    
                         clock uncertainty           -0.096    22.542    
    RAMB36_X3Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.768    21.774    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         21.774    
                         arrival time                         -11.012    
  -------------------------------------------------------------------
                         slack                                 10.761    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 Beeld_inst/VGA_driver_inst/HTeller_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Destination:            Beeld_inst/VGA_driver_inst/HTeller_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Path Group:             clk_VGA_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_VGA_clk_wiz_0 rise@0.000ns - clk_VGA_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.189ns (62.293%)  route 0.114ns (37.707%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.310ns
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=14, routed)          0.440     0.440    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.980 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.462    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         0.556    -0.881    Beeld_inst/VGA_driver_inst/clk_VGA
    SLICE_X37Y34         FDRE                                         r  Beeld_inst/VGA_driver_inst/HTeller_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.740 r  Beeld_inst/VGA_driver_inst/HTeller_reg[0]/Q
                         net (fo=8, routed)           0.114    -0.625    Beeld_inst/VGA_driver_inst/HTeller_reg_n_0_[0]
    SLICE_X36Y34         LUT5 (Prop_lut5_I2_O)        0.048    -0.577 r  Beeld_inst/VGA_driver_inst/HTeller[3]_i_1/O
                         net (fo=2, routed)           0.000    -0.577    Beeld_inst/VGA_driver_inst/D[3]
    SLICE_X36Y34         FDRE                                         r  Beeld_inst/VGA_driver_inst/HTeller_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=14, routed)          0.480     0.480    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.724 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -2.160    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         0.821    -1.310    Beeld_inst/VGA_driver_inst/clk_VGA
    SLICE_X36Y34         FDRE                                         r  Beeld_inst/VGA_driver_inst/HTeller_reg[3]/C
                         clock pessimism              0.442    -0.868    
    SLICE_X36Y34         FDRE (Hold_fdre_C_D)         0.123    -0.745    Beeld_inst/VGA_driver_inst/HTeller_reg[3]
  -------------------------------------------------------------------
                         required time                          0.745    
                         arrival time                          -0.577    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Path Group:             clk_VGA_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_VGA_clk_wiz_0 rise@0.000ns - clk_VGA_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.286ns
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=14, routed)          0.440     0.440    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.980 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.462    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         0.576    -0.861    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X54Y61         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y61         FDRE (Prop_fdre_C_Q)         0.164    -0.697 r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.581    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X55Y61         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=14, routed)          0.480     0.480    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.724 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -2.160    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         0.845    -1.286    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X55Y61         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.438    -0.848    
    SLICE_X55Y61         FDRE (Hold_fdre_C_D)         0.070    -0.778    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.778    
                         arrival time                          -0.581    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Path Group:             clk_VGA_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_VGA_clk_wiz_0 rise@0.000ns - clk_VGA_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.286ns
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=14, routed)          0.440     0.440    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.980 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.462    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         0.576    -0.861    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X54Y61         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y61         FDRE (Prop_fdre_C_Q)         0.164    -0.697 r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.581    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X55Y61         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=14, routed)          0.480     0.480    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.724 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -2.160    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         0.845    -1.286    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X55Y61         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.438    -0.848    
    SLICE_X55Y61         FDRE (Hold_fdre_C_D)         0.066    -0.782    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.782    
                         arrival time                          -0.581    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Path Group:             clk_VGA_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_VGA_clk_wiz_0 rise@0.000ns - clk_VGA_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.286ns
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=14, routed)          0.440     0.440    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.980 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.462    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         0.576    -0.861    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X54Y61         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y61         FDRE (Prop_fdre_C_Q)         0.164    -0.697 r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.112    -0.585    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X54Y61         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=14, routed)          0.480     0.480    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.724 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -2.160    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         0.845    -1.286    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X54Y61         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.425    -0.861    
    SLICE_X54Y61         FDRE (Hold_fdre_C_D)         0.059    -0.802    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.802    
                         arrival time                          -0.585    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Path Group:             clk_VGA_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_VGA_clk_wiz_0 rise@0.000ns - clk_VGA_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.283ns
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=14, routed)          0.440     0.440    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.980 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.462    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         0.579    -0.858    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X54Y51         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y51         FDRE (Prop_fdre_C_Q)         0.164    -0.694 r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=1, routed)           0.116    -0.578    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X54Y51         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=14, routed)          0.480     0.480    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.724 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -2.160    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         0.848    -1.283    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X54Y51         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.425    -0.858    
    SLICE_X54Y51         FDRE (Hold_fdre_C_D)         0.059    -0.799    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.799    
                         arrival time                          -0.578    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Path Group:             clk_VGA_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_VGA_clk_wiz_0 rise@0.000ns - clk_VGA_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.283ns
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=14, routed)          0.440     0.440    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.980 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.462    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         0.579    -0.858    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X54Y51         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y51         FDRE (Prop_fdre_C_Q)         0.164    -0.694 r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=1, routed)           0.112    -0.582    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[5]
    SLICE_X54Y51         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=14, routed)          0.480     0.480    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.724 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -2.160    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         0.848    -1.283    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X54Y51         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                         clock pessimism              0.425    -0.858    
    SLICE_X54Y51         FDRE (Hold_fdre_C_D)         0.052    -0.806    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.806    
                         arrival time                          -0.582    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Path Group:             clk_VGA_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_VGA_clk_wiz_0 rise@0.000ns - clk_VGA_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.171%)  route 0.186ns (56.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.308ns
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=14, routed)          0.440     0.440    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.980 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.462    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         0.555    -0.882    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X52Y50         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.741 r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=1, routed)           0.186    -0.555    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[4]
    SLICE_X52Y50         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=14, routed)          0.480     0.480    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.724 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -2.160    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         0.823    -1.308    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X52Y50         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism              0.426    -0.882    
    SLICE_X52Y50         FDRE (Hold_fdre_C_D)         0.070    -0.812    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.812    
                         arrival time                          -0.555    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Beeld_inst/VGA_driver_inst/HTeller_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Destination:            Beeld_inst/VGA_driver_inst/HTeller_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Path Group:             clk_VGA_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_VGA_clk_wiz_0 rise@0.000ns - clk_VGA_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.310ns
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=14, routed)          0.440     0.440    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.980 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.462    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         0.556    -0.881    Beeld_inst/VGA_driver_inst/clk_VGA
    SLICE_X37Y34         FDRE                                         r  Beeld_inst/VGA_driver_inst/HTeller_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.740 f  Beeld_inst/VGA_driver_inst/HTeller_reg[0]/Q
                         net (fo=8, routed)           0.179    -0.560    Beeld_inst/VGA_driver_inst/HTeller_reg_n_0_[0]
    SLICE_X37Y34         LUT2 (Prop_lut2_I1_O)        0.042    -0.518 r  Beeld_inst/VGA_driver_inst/HTeller[0]_i_1/O
                         net (fo=2, routed)           0.000    -0.518    Beeld_inst/VGA_driver_inst/D[0]
    SLICE_X37Y34         FDRE                                         r  Beeld_inst/VGA_driver_inst/HTeller_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=14, routed)          0.480     0.480    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.724 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -2.160    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         0.821    -1.310    Beeld_inst/VGA_driver_inst/clk_VGA
    SLICE_X37Y34         FDRE                                         r  Beeld_inst/VGA_driver_inst/HTeller_reg[0]/C
                         clock pessimism              0.429    -0.881    
    SLICE_X37Y34         FDRE (Hold_fdre_C_D)         0.101    -0.780    Beeld_inst/VGA_driver_inst/HTeller_reg[0]
  -------------------------------------------------------------------
                         required time                          0.780    
                         arrival time                          -0.518    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 Beeld_inst/VGA_driver_inst/Flag_Active_Video_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Path Group:             clk_VGA_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_VGA_clk_wiz_0 rise@0.000ns - clk_VGA_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.186ns (21.983%)  route 0.660ns (78.017%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.246ns
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=14, routed)          0.440     0.440    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.980 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.462    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         0.556    -0.881    Beeld_inst/VGA_driver_inst/clk_VGA
    SLICE_X37Y36         FDRE                                         r  Beeld_inst/VGA_driver_inst/Flag_Active_Video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.740 r  Beeld_inst/VGA_driver_inst/Flag_Active_Video_reg/Q
                         net (fo=80, routed)          0.207    -0.533    Beeld_inst/VGA_driver_inst/Flag_Active_Video
    SLICE_X36Y37         LUT2 (Prop_lut2_I0_O)        0.045    -0.488 r  Beeld_inst/VGA_driver_inst/DUAL_PORT_RAM_inst_i_10/O
                         net (fo=105, routed)         0.453    -0.035    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/addrb[9]
    RAMB36_X3Y7          RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=14, routed)          0.480     0.480    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.724 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -2.160    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         0.885    -1.246    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/clkb
    RAMB36_X3Y7          RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.690    -0.556    
    RAMB36_X3Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.373    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 Beeld_inst/VGA_driver_inst/Flag_Active_Video_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Path Group:             clk_VGA_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_VGA_clk_wiz_0 rise@0.000ns - clk_VGA_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.186ns (21.865%)  route 0.665ns (78.135%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.246ns
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=14, routed)          0.440     0.440    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.980 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.462    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         0.556    -0.881    Beeld_inst/VGA_driver_inst/clk_VGA
    SLICE_X37Y36         FDRE                                         r  Beeld_inst/VGA_driver_inst/Flag_Active_Video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.740 r  Beeld_inst/VGA_driver_inst/Flag_Active_Video_reg/Q
                         net (fo=80, routed)          0.211    -0.529    Beeld_inst/VGA_driver_inst/Flag_Active_Video
    SLICE_X36Y37         LUT2 (Prop_lut2_I0_O)        0.045    -0.484 r  Beeld_inst/VGA_driver_inst/DUAL_PORT_RAM_inst_i_11/O
                         net (fo=105, routed)         0.454    -0.030    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/addrb[8]
    RAMB36_X3Y7          RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=14, routed)          0.480     0.480    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.724 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -2.160    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         0.885    -1.246    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/clkb
    RAMB36_X3Y7          RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.690    -0.556    
    RAMB36_X3Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.373    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.343    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_VGA_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.001
Sources:            { clk_deler/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         25.001      22.109     RAMB36_X3Y4      Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         25.001      22.109     RAMB36_X2Y23     Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         25.001      22.109     RAMB36_X3Y2      Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         25.001      22.109     RAMB36_X0Y6      Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         25.001      22.109     RAMB36_X3Y1      Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         25.001      22.109     RAMB36_X4Y15     Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         25.001      22.109     RAMB36_X2Y19     Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         25.001      22.109     RAMB36_X3Y18     Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         25.001      22.109     RAMB36_X0Y2      Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         25.001      22.109     RAMB36_X1Y9      Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       25.001      188.359    MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X48Y28     Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_181_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X46Y48     Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_121_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X58Y38     Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_166_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X54Y53     Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_196_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X54Y53     Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_196_cooolDelFlop/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X37Y36     Beeld_inst/VGA_driver_inst/Flag_Active_Video_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X37Y36     Beeld_inst/VGA_driver_inst/Flag_Active_Video_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X37Y34     Beeld_inst/VGA_driver_inst/HTeller_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X37Y34     Beeld_inst/VGA_driver_inst/HTeller_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X36Y36     Beeld_inst/VGA_driver_inst/HTeller_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X54Y53     Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_196_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X54Y51     Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X54Y51     Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X54Y51     Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X54Y51     Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X44Y55     Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_106_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X48Y53     Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_136_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X48Y28     Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_181_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X37Y36     Beeld_inst/VGA_driver_inst/Flag_Active_Video_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X37Y34     Beeld_inst/VGA_driver_inst/HTeller_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.262ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.208 }
Period(ns):         10.417
Sources:            { clk_deler/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.417      8.262      BUFGCTRL_X0Y6    clk_deler/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.417      9.168      MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.417      9.168      MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.417      89.583     MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.417      202.943    MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKFBOUT



