# ----------------------------------------
# Jasper Version Info
# tool      : Jasper 2024.06
# platform  : Linux 4.18.0-553.32.1.el8_10.x86_64
# version   : 2024.06p002 64 bits
# build date: 2024.09.02 16:28:38 UTC
# ----------------------------------------
# started   : 2024-12-19 15:46:59 EST
# hostname  : micro02.(none)
# pid       : 102242
# arguments : '-label' 'session_0' '-console' '//127.0.0.1:41591' '-style' 'windows' '-data' 'AAAAfnicY2RgYLCp////PwMYMD6A0Aw2jAyoAMRnQhUJbEChGRhYYZqRNYkxlDDkMxQwxDMUM5QxJDLoAfnJDDlgeQDxagtE' '-proj' '/homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/jgproject/sessionLogs/session_0' '-init' '-hidden' '/homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/jgproject/.tmp/.initCmds.tcl' 'top_sva.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2024 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc.
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

Jasper Apps Analysis Session - /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/jgproject/sessionLogs/session_0

INFO: successfully checked out licenses "jasper_interactive" and "jasper_fao".
INFO: reading configuration file "/user/stud/fall23/ym3000/.config/cadence/jasper.conf".
% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
% 
% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
[<embedded>] % 
[<embedded>] % clock clk
[<embedded>] % reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
[<embedded>] % prove -bg -all
Ncustom1: Custom engine code is hT3Ng7hPPfiYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSl+CwjiTMAQA
Bcustom2: Custom engine code is hT3Nm7hPr1Vp3Di1Ra2USNIGL4JypRnLKLAdF6JAyuavO2JfGCiY9OZJhcAcOUnLx5xwNdhILGrAWX9s+z2WDkKwNR7tAfClBEjRFVQeq6DU54boFgEA
AMcustom3: Custom engine code is hT3Ng7hP/feYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSmmqwm7g9AQA
Mpcustom4: Custom engine code is hT3NZbhP9fmY2AbBQnsjfOxn6c+6e6yL+/e8fZFmaQrnlgEA
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 49 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 557 of 1613 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Read_data_transfer" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
AMcustom5: Custom engine code is hT3N1rhP11/52HrFRS21ROp2LOjVTgPvT8L8BGXHgLhaIuqtT4nARFjUqrBL+7pLmaTOzBepZW/Jm8SSrHDybSQtoNiO3y43wk+dEoWlsZizu97Fih6O6lPVG/LpWP5SsUPwlGagLNa1FKEFvwVXyX7//8prySbvSxIHXr5er+z4RAEA
Ncustom6: Custom engine code is hT3OXrhPByJp3TrFSTLhUmMH4KVtJgmTCnNDF46yMXOKY48m4LS5nE7yBzFjA7kDuwO/GhGUpEPiky3p3wmPn3dJZHxFMsafSoObRzSC+tn7sEY0WbTdZ/FV4hL3MYH/b1CIUvXSWR4wqEoVLsmMOD4xIPT4lI1LO6ZCO7PnnWQuLwetnvKlrXx6wCW/A+x+enqslg1YPobi4wEF/EvbzOvcTYdJvl2s4H2yZg2b2ofAVN5WvhWk1HoBAA
ADcustom7: Custom engine code is hT3Nv7hPv1752HrFRa2kROx2f/ECJeZB2AZsLdlO8VwmIuqtT4nIDFXclhg+O+o+DMmQCekbheGk0kK28laA9gaOFDXsQp29J3X615HY1IPHJWd6FUFvCHjO+p1k652b5JJvZlShNpGlGSXAiQe/mEAj6tEBAA
Tricustom8: Custom engine code is hT3Nu7hPt1752DvFRa0kNDiyIV97VyejwM9C/jCLJjdPvusZONHY42VYUy0Q1ZotnhcVtNc56tJ5wbxv6V2+XpdsaSlHck5vfnbYjdwj1OECy9U+7oSQ0SZE3g5ayD+Phuh4odCJTjeKa2k4elM9ldQfkAEA
Gcustom9: Custom engine code is hT3NibhPDfeYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncipMGcUXqAadachREE9F2PwhBUZUNw5kHnd4JdXkamORRgEA
C2custom10: Custom engine code is hT3NirhPjfWYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncgkrYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuG86XYVV00BAA
AGcustom11: Custom engine code is hT3NirhP/fmYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInnckcwYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuHEZnZByh0BAA
Bcustom12: Custom engine code is hT3NjrhPDfiYQADBZnYcglOvK9PfWxFtenjIyBqfrgr7if/jL/yPOuK1BAflEcW0DxNH2eDIoezN2gxlQFg81RZtiWXh7aiTAidvAQA
Ncustom13: Custom engine code is hT3NR7hPByFp3TrFSTLhUmMH4KWtJglTyV/c51BHEeZWamnJv767nE6PCak26bd3gf3XGN3rIRheufhDieCJQVISo+gNYUKhiUedBKGtsP/a18svAnlMJZudHxDFwK5ufsyoxsIyiAeSY2oi3tEuoDHr5gw42DFKAG3PqO3CEsl8Azzdt3pl5nGA1Ifv2H02eYsFzWb/nfp8PMb3F0krE/EgBcm8TD9Div8BAA
Tricustom14: Custom engine code is hT3Nu7hP3fiYQADBZnYcglNHp9bfd7EOeniIqP/ji8sGLQu8yhsFO+wxJ+O+R0bU8g/IewXFomyos+viQnWc2xYNYmMqpo3i40O7DaZR7qfp4YqNx26KRvQ/qx0BAA
0: Finished reduce in 0.003s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 4, declared: 1, looping: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Paddr" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Penable" was proven in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.14 s]
0.0.N: Proof Simplification Iteration 3	[0.14 s]
0.0.N: Proof Simplification Iteration 4	[0.15 s]
0.0.N: Proof Simplification Iteration 5	[0.15 s]
0.0.N: Proof Simplification Iteration 6	[0.15 s]
0.0.N: Proof Simplification Iteration 7	[0.15 s]
0.0.N: Proof Simplification Iteration 8	[0.15 s]
0.0.N: Proof Simplification Iteration 9	[0.15 s]
0.0.N: Proof Simplification Iteration 10	[0.15 s]
0.0.PRE: Proof Simplification completed in 0.16 s
0.0.N: Identified and disabled 13 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 32
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 102333@micro02(local) jg_102242_micro02_1
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proofgrid shell started at 102332@micro02(local) jg_102242_micro02_1
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_2:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_3:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write_addr:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back2back_data:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_2:precondition1" was covered in 2 cycles in 0.02 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_3:precondition1" was covered in 2 cycles in 0.02 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1" was covered in 2 cycles in 0.02 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_after_write_addr:precondition1" was covered in 2 cycles in 0.02 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Back2back_data:precondition1" was covered in 2 cycles in 0.02 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_2:precondition1"	[0.05 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_3:precondition1"	[0.05 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1"	[0.05 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write_addr:precondition1"	[0.05 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back2back_data:precondition1"	[0.05 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_4:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_5:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_4:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_5:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_4:precondition1"	[0.04 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_5:precondition1"	[0.04 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_6:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_7:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_6:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_Pwrite:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_6:precondition1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.Read_Penable" in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_6:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_7:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_Penable:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_6:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Burst_read_addr:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_6:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_6:precondition1"	[0.03 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_7:precondition1"	[0.03 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_8:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_8:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_12:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_8:precondition1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.Write_Pwrite" in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_8:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Write_Pwrite:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_8:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_8:precondition1"	[0.03 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_9:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_13:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Burst_write_data1:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Write_Penable1:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Burst_write_addr1:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_9:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_14:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_9:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Burst_write_data2:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_9:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Write_Penable2:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_9:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_13:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Burst_write_data1:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Write_Penable1:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Burst_write_addr1:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_9:precondition1"	[0.03 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_13:precondition1"	[0.03 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Burst_write_data1:precondition1"	[0.03 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Write_Penable1:precondition1"	[0.03 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Burst_write_addr1:precondition1"	[0.03 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_10:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_10:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_11:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_10:precondition1".
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_10:precondition1"	[0.07 s].
0.0.Ht: Proofgrid shell started at 102364@micro02(local) jg_102242_micro02_1
0.0.Bm: Proofgrid shell started at 102365@micro02(local) jg_102242_micro02_1
0.0.Mpcustom4: Proofgrid shell started at 102366@micro02(local) jg_102242_micro02_1
0.0.Oh: Proofgrid shell started at 102367@micro02(local) jg_102242_micro02_1
0.0.L: Proofgrid shell started at 102368@micro02(local) jg_102242_micro02_1
0.0.B: Proofgrid shell started at 102369@micro02(local) jg_102242_micro02_1
0.0.AM: Proofgrid shell started at 102370@micro02(local) jg_102242_micro02_1
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_data_transfer:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_data_transfer:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_data_transfer:precondition1"	[0.03 s].
0.0.Hp: Trace Attempt  1	[0.08 s]
0.0.Hp: Trace Attempt  2	[0.08 s]
0.0.Hp: A proof was found: No trace exists. [0.22 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Back_to_back_Paddr" was proven in 0.31 s.
0.0.Hp: Trace Attempt  3	[0.23 s]
0.0.Hp: A trace with 3 cycles was found. [0.23 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.Burst_read_addr" in 0.31 s.
0.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Bm: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Mpcustom4: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Oh: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Oh: bwd trail(1): 1 0.00755099s
0.0.Oh: All properties either determined or skipped. [0.01 s]
0.0.AM: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AM: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.AM: Starting proof for property "Bridge_Top.chk_top.Read_Pwrite"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.Hp: A trace with 3 cycles was found. [0.23 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.Burst_write_data1" in 0.34 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.Burst_write_addr1" in 0.34 s.
0.0.Hp: A trace with 3 cycles was found. [0.23 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.Back2back_data" in 0.36 s.
0.0.Ht: Trace Attempt  1	[0.00 s]
0.0.Ht: Trace Attempt  2	[0.00 s]
0.0.Ht: Trace Attempt  3	[0.00 s]
0.0.Ht: Trace Attempt  4	[0.01 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 4 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "Bridge_Top.chk_top.Write_Penable1" in 0.00 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0: ProofGrid usable level: 10
0.0.Ht: A trace with 4 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "Bridge_Top.chk_top.Write_Penable2" in 0.03 s.
INFO (IPF047): 0.0.Ht: The cover property "Bridge_Top.chk_top.Burst_write_addr2:precondition1" was covered in 4 cycles in 0.03 s.
0.0.Ht: A trace with 4 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "Bridge_Top.chk_top.Back_to_back_Penable" in 0.05 s.
0.0.Ht: Trace Attempt  5	[0.01 s]
0.0.Ht: A trace with 5 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "Bridge_Top.chk_top.Burst_write_data2" in 0.09 s.
0.0.Bm: Trace Attempt  1	[0.00 s]
0.0.Bm: Trace Attempt  2	[0.00 s]
0.0.Bm: Trace Attempt  3	[0.01 s]
0.0.Bm: Trace Attempt  4	[0.01 s]
0.0.Mpcustom4: Trace Attempt  1	[0.00 s]
0.0.Mpcustom4: Trace Attempt  2	[0.01 s]
0.0.Oh: Exited with Success (@ 0.41 s)
0: ProofGrid usable level: 6
0.0.L: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.L: Using trace diversification with seed 1 (0.05)
0.0.L: Using LRU state removal heuristic
0.0.L: Using states from traces to { (reset) }
0.0.L: Trace Attempt  3	[0.02 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_2:precondition1 (2) }
0.0.L: Trace Attempt  3	[0.03 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_8:precondition1 (3) }
0.0.L: Trace Attempt  3	[0.03 s]
0.0.L: Trace Attempt  4	[0.03 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_9:precondition1 (5) }
0.0.L: Trace Attempt  3	[0.04 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_10:precondition1 (6) }
0.0.L: Trace Attempt  3	[0.04 s]
0.0.L: Trace Attempt  4	[0.04 s]
0.0.L: Trace Attempt  5	[0.05 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Burst_write_addr1 <9> }
0.0.L: Trace Attempt  3	[0.05 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Burst_write_data1 <10> }
0.0.L: Trace Attempt  3	[0.06 s]
0.0.L: Trace Attempt  4	[0.06 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Burst_write_data2 <12> }
0.0.L: Trace Attempt  3	[0.06 s]
0.0.L: A trace with 14 cycles was found. [0.07 s]
INFO (IPF047): 0.0.L: The cover property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1" was covered in 14 cycles in 0.00 s.
0.0.L: Using states from traces to { Bridge_Top.chk_top.Read_data_transfer:precondition1 (13) }
0.0.L: Trace Attempt  3	[0.07 s]
0.0.L: Trace Attempt  4	[0.07 s]
0.0.L: Trace Attempt  5	[0.07 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Write_Pwrite <17> }
0.0.L: Trace Attempt  3	[0.09 s]
0.0.L: Overconstrained local search, searching for dead end trace with 18 - 20 cycles
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.L: Trace Attempt 19	[0.09 s]
0.0.L: A trace with 19 cycles was found. [0.09 s]
INFO (IPF155): 0.0.L: A dead end state was reached after 19 cycles in task "<embedded>" in 0.03 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.L: Overconstrained local search, discarded 1 start state(s) and retrying
0.0.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "Bridge_Top.chk_top.Read_Pwrite"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.B: Trace Attempt  8	[0.00 s]
0.0.B: A trace with 8 cycles was found. [0.01 s]
INFO (IPF055): 0.0.B: A counterexample (cex) with 8 cycles was found for the property "Bridge_Top.chk_top.Read_Pwrite" in 0.00 s.
0.0.B: Stopped processing property "Bridge_Top.chk_top.Read_Pwrite"	[0.02 s].
0.0.AM: Trace Attempt  8	[0.01 s]
0.0.AM: Stopped processing property "Bridge_Top.chk_top.Read_Pwrite"	[0.27 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_Pwrite"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  8	[0.03 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_Pwrite"	[0.00 s].
0.0.Hp: Trace Attempt  4	[0.32 s]
0.0.Ht: A trace with 5 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "Bridge_Top.chk_top.Burst_write_addr2" in 0.22 s.
0.0.Ht: A trace with 5 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "Bridge_Top.chk_top.Read_after_write_addr" in 0.24 s.
0.0.Ht: A trace with 5 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Ht: The cover property "Bridge_Top.chk_top.Write_after_read_addr:precondition1" was covered in 5 cycles in 0.27 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: Trace Attempt  6	[0.02 s]
0.0.Ht: A trace with 6 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Ht: The cover property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1" was covered in 6 cycles in 0.29 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: Trace Attempt  7	[0.02 s]
0.0.N: Requesting engine job to terminate
0.0.B: Requesting engine job to terminate
0.0.AM: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Requesting engine job to terminate
0.0.L: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.69 s]
0.0.Ht: A trace with 7 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 7 cycles was found for the property "Bridge_Top.chk_top.Write_after_read_addr" in 0.32 s.
0.0.Ht: Trace Attempt  8	[0.02 s]
0.0.Ht: All properties determined. [0.03 s]
0.0.Bm: Trace Attempt  5	[0.03 s]
0.0.Mpcustom4: Trace Attempt  3	[0.04 s]
0.0.Mpcustom4: Trace Attempt  3	[0.05 s]
0.0.Mpcustom4: Trace Attempt  4	[0.06 s]
0.0.Mpcustom4: Trace Attempt  5	[0.07 s]
0.0.Mpcustom4: Trace Attempt  3	[0.08 s]
0.0.Mpcustom4: Trace Attempt  4	[0.09 s]
0.0.Mpcustom4: Trace Attempt  5	[0.10 s]
0.0.Mpcustom4: Trace Attempt  4	[0.13 s]
0.0.Mpcustom4: Trace Attempt  5	[0.14 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Read_data_transfer:precondition1 (13) }
0.0.L: Trace Attempt  3	[0.18 s]
0.0.L: Trace Attempt  4	[0.18 s]
0.0.L: Trace Attempt  5	[0.18 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_6:precondition1 (18) }
0.0.L: Trace Attempt  3	[0.20 s]
0.0.L: Trace Attempt  4	[0.21 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Read_Penable <20> }
0.0.L: Trace Attempt  3	[0.21 s]
0.0.L: Trace Attempt  4	[0.22 s]
0.0.L: Trace Attempt  5	[0.22 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Burst_read_addr <26> }
0.0.L: Trace Attempt  3	[0.24 s]
0.0.L: Trace Attempt  4	[0.25 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Write_after_read_addr:precondition1 (28) }
0.0.L: Trace Attempt  3	[0.25 s]
0.0.L: Trace Attempt  4	[0.26 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_4:precondition1 (30) }
0.0.L: Trace Attempt  3	[0.26 s]
0.0.L: Trace Attempt  4	[0.26 s]
0.0.L: Trace Attempt  5	[0.27 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Read_Pwrite <35> }
0.0.L: Trace Attempt  3	[0.28 s]
0.0.L: Trace Attempt  4	[0.28 s]
0.0.L: Trace Attempt  5	[0.28 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Back2back_data <39> }
0.0.L: Trace Attempt  3	[0.29 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Back_to_back_Penable <40> }
0.0.L: Trace Attempt  3	[0.30 s]
0.0.L: Overconstrained local search, discarded 1 start state(s) and retrying
0.0.L: Using states from traces to { Bridge_Top.chk_top.Back2back_data <39> }
0.0.L: Trace Attempt  3	[0.30 s]
0.0.L: Trace Attempt  4	[0.30 s]
0.0.L: All properties determined. [0.46 s]
0.0.B: Starting proof for property "Bridge_Top.chk_top.Write_after_read_addr"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.01 s]
0.0.B: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt  7	[0.02 s]
0.0.B: Stopped processing property "Bridge_Top.chk_top.Write_after_read_addr"	[0.00 s].
0.0.AM: Starting proof for property "Bridge_Top.chk_top.Write_after_read_addr"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "Bridge_Top.chk_top.Write_after_read_addr"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  7	[0.01 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.Write_after_read_addr"	[0.00 s].
0.0.N: All properties determined. [0.15 s]
0.0.Hp: Trace Attempt  5	[0.41 s]
0.0.Hp: Trace Attempt  8	[0.48 s]
0.0.Hp: All properties determined. [0.48 s]
0.0.Ht: Exited with Success (@ 0.69 s)
0: ProofGrid usable level: 0
0.0.Bm: Trace Attempt  8	[0.06 s]
0.0.Bm: All properties determined. [0.18 s]
0.0.Mpcustom4: Trace Attempt  5	[0.21 s]
0.0.Mpcustom4: Trace Attempt  5	[0.27 s]
0.0.Mpcustom4: Trace Attempt  7	[0.34 s]
0.0.Mpcustom4: All properties determined. [0.38 s]
0.0.AM: Trace Attempt  7	[0.01 s]
0.0.AM: Stopped processing property "Bridge_Top.chk_top.Write_after_read_addr"	[0.00 s].
0.0.AM: All properties determined. [0.15 s]
0.0.N: Exited with Success (@ 0.69 s)
0.0.Hp: Exited with Success (@ 0.69 s)
0.0.Bm: Exited with Success (@ 0.69 s)
0.0.Mpcustom4: Exited with Success (@ 0.69 s)
0.0.L: Exited with Success (@ 0.69 s)
0.0.B: All properties determined. [0.15 s]
0.0.AM: Exited with Success (@ 0.69 s)
0.0.B: Exited with Success (@ 0.69 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 70.80 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.11        0.67        0.00       86.10 %
     Hp        0.09        0.68        0.00       88.72 %
     Ht        0.23        0.46        0.00       66.75 %
     Bm        0.23        0.46        0.00       67.01 %
    Mpcustom4        0.22        0.46        0.00       67.20 %
     Oh        0.22        0.01        0.00        5.38 %
      L        0.21        0.46        0.00       68.17 %
      B        0.20        0.46        0.00       69.62 %
     AM        0.19        0.46        0.00       70.89 %
    all        0.19        0.46        0.00       70.80 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               1.70        4.11        0.00

    Data read    : 524.91 kiB
    Data written : 7.99 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 8 times for a total of 0.593 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 49
                 assertions                   : 18
                  - proven                    : 4 (22.2222%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 14 (77.7778%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 31
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 31 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.Read_Pwrite -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.Read_Pwrite".
cex
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 51 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 568 of 1624 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Read_data_transfer" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.003s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 4, declared: 1, looping: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Paddr" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Penable" was proven in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.12 s]
0.0.N: Proof Simplification Iteration 3	[0.13 s]
0.0.N: Proof Simplification Iteration 4	[0.13 s]
0.0.N: Proof Simplification Iteration 5	[0.13 s]
0.0.N: Proof Simplification Iteration 6	[0.13 s]
0.0.N: Proof Simplification Iteration 7	[0.13 s]
0.0.N: Proof Simplification Iteration 8	[0.13 s]
0.0.N: Proof Simplification Iteration 9	[0.13 s]
0.0.N: Proof Simplification Iteration 10	[0.13 s]
0.0.PRE: Proof Simplification completed in 0.14 s
0.0.N: Identified and disabled 14 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 33
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 103610@micro02(local) jg_102242_micro02_2
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_2:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_3:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write_addr:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back2back_data:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back2back_Pwrite:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_2:precondition1" was covered in 2 cycles in 0.01 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_3:precondition1" was covered in 2 cycles in 0.01 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1" was covered in 2 cycles in 0.01 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_after_write_addr:precondition1" was covered in 2 cycles in 0.01 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Back2back_data:precondition1" was covered in 2 cycles in 0.01 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Back2back_Pwrite:precondition1" was covered in 2 cycles in 0.01 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_2:precondition1"	[0.08 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_3:precondition1"	[0.08 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1"	[0.08 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write_addr:precondition1"	[0.08 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back2back_data:precondition1"	[0.08 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back2back_Pwrite:precondition1"	[0.08 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_4:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_5:precondition1"	[0.00 s].
0: ProofGrid usable level: 32
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_4:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_5:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_4:precondition1"	[0.06 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_5:precondition1"	[0.06 s].
0.0.Hp: Proofgrid shell started at 103611@micro02(local) jg_102242_micro02_2
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_6:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_7:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_6:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_Pwrite:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_6:precondition1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.Read_Penable" in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_6:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_7:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_Penable:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_6:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Burst_read_addr:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_6:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_6:precondition1"	[0.02 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_7:precondition1"	[0.02 s].
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_8:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_8:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_12:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_8:precondition1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.Write_Pwrite" in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_8:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Write_Pwrite:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_8:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_8:precondition1"	[0.02 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_9:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_13:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Burst_write_data1:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Write_Penable1:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Burst_write_addr1:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_9:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_14:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_9:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Burst_write_data2:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_9:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Write_Penable2:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_9:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_13:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Burst_write_data1:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Write_Penable1:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Burst_write_addr1:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_9:precondition1"	[0.02 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_13:precondition1"	[0.02 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Burst_write_data1:precondition1"	[0.02 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Write_Penable1:precondition1"	[0.02 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Burst_write_addr1:precondition1"	[0.02 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_10:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_10:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_11:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_10:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_10:precondition1"	[0.06 s].
0.0.Hp: Trace Attempt  1	[0.06 s]
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_data_transfer:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_data_transfer:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_data_transfer:precondition1"	[0.03 s].
0.0.Hp: Trace Attempt  2	[0.06 s]
0.0.Ht: Proofgrid shell started at 103642@micro02(local) jg_102242_micro02_2
0.0.Bm: Proofgrid shell started at 103643@micro02(local) jg_102242_micro02_2
0.0.Mpcustom4: Proofgrid shell started at 103644@micro02(local) jg_102242_micro02_2
0.0.Oh: Proofgrid shell started at 103645@micro02(local) jg_102242_micro02_2
0.0.L: Proofgrid shell started at 103646@micro02(local) jg_102242_micro02_2
0.0.B: Proofgrid shell started at 103647@micro02(local) jg_102242_micro02_2
0.0.AM: Proofgrid shell started at 103648@micro02(local) jg_102242_micro02_2
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_Pwrite"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  8	[0.01 s]
0.0.N: A trace with 8 cycles was found. [0.01 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 8 cycles was found for the property "Bridge_Top.chk_top.Read_Pwrite" in 0.00 s.
INFO (IPF055): 0.0.N: A counterexample (cex) with 8 cycles was found for the property "Bridge_Top.chk_top.Burst_read_addr" in 0.00 s by the incidental trace "Bridge_Top.chk_top.Read_Pwrite".
INFO (IPF055): 0.0.N: A counterexample (cex) with 5 cycles was found for the property "Bridge_Top.chk_top.Back2back_Pwrite" in 0.00 s by the incidental trace "Bridge_Top.chk_top.Read_Pwrite".
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_Pwrite"	[0.03 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Burst_write_data1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Bm: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Mpcustom4: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Oh: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AM: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AM: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.AM: Starting proof for property "Bridge_Top.chk_top.Burst_write_data1"	[0.00 s].
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.Burst_write_data1" in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Burst_write_data1"	[0.03 s].
0.0.Bm: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Stopped processing property "Bridge_Top.chk_top.Burst_write_data1"	[0.03 s].
0.0.AM: Starting proof for property "Bridge_Top.chk_top.Burst_write_data2"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Burst_write_data2"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: A trace with 5 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 5 cycles was found for the property "Bridge_Top.chk_top.Burst_write_data2" in 0.00 s.
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "Bridge_Top.chk_top.Write_Penable1" in 0.00 s by the incidental trace "Bridge_Top.chk_top.Burst_write_data2".
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "Bridge_Top.chk_top.Write_Penable2" in 0.00 s by the incidental trace "Bridge_Top.chk_top.Burst_write_data2".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Burst_write_addr2:precondition1" was covered in 4 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top.Burst_write_data2".
0.0.N: Stopped processing property "Bridge_Top.chk_top.Burst_write_data2"	[0.03 s].
0.0.Ht: Trace Attempt  1	[0.00 s]
0.0.Ht: Trace Attempt  2	[0.00 s]
0.0.Ht: Trace Attempt  3	[0.00 s]
INFO (IPF054): 0.0.Ht: A min_length bound of 4 was found for the property "Bridge_Top.chk_top.Write_Penable1" in 0.06 s.
INFO (IPF054): 0.0.Ht: A min_length bound of 4 was found for the property "Bridge_Top.chk_top.Write_Penable2" in 0.06 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 3 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.Burst_write_addr1" in 0.06 s.
INFO (IPF054): 0.0.Ht: A min_length bound of 4 was found for the property "Bridge_Top.chk_top.Burst_write_addr2:precondition1" in 0.09 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 3 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.Back2back_data" in 0.10 s.
0.0.Ht: Trace Attempt  4	[0.01 s]
0.0.Ht: A trace with 4 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "Bridge_Top.chk_top.Back_to_back_Penable" in 0.15 s.
0.0.Bm: Trace Attempt  2	[0.00 s]
0.0.Bm: Trace Attempt  3	[0.01 s]
0.0.Mpcustom4: Trace Attempt  1	[0.00 s]
0.0.Mpcustom4: Trace Attempt  2	[0.01 s]
0.0.L: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.L: Using trace diversification with seed 1 (0.05)
0.0.L: Using LRU state removal heuristic
0.0.L: Using states from traces to { (reset) }
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "Bridge_Top.chk_top.Burst_write_addr2"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: A trace with 5 cycles was found. [0.01 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 5 cycles was found for the property "Bridge_Top.chk_top.Burst_write_addr2" in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Burst_write_addr2"	[0.02 s].
0.0.Hp: A proof was found: No trace exists. [0.20 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Back_to_back_Paddr" was proven in 0.37 s.
0.0.Hp: Trace Attempt  3	[0.20 s]
0.0.Hp: Trace Attempt  4	[0.26 s]
0.0.Hp: Trace Attempt  5	[0.32 s]
0.0.Hp: A trace with 5 cycles was found. [0.33 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 5 cycles was found for the property "Bridge_Top.chk_top.Read_after_write_addr" in 0.37 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 5 cycles was found. [0.33 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_after_read_addr:precondition1" was covered in 5 cycles in 0.40 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: Trace Attempt  6	[0.36 s]
0.0.Hp: A trace with 6 cycles was found. [0.36 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1" was covered in 6 cycles in 0.42 s.
0.0.Ht: Trace Attempt  5	[0.01 s]
0.0.N: Requesting engine job to terminate
0.0.B: Requesting engine job to terminate
0.0.AM: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Requesting engine job to terminate
0.0.L: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.57 s]
0.0.Ht: Trace Attempt  7	[0.02 s]
0.0.Ht: A trace with 7 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 7 cycles was found for the property "Bridge_Top.chk_top.Write_after_read_addr" in 0.27 s.
0.0.Ht: Trace Attempt  8	[0.02 s]
0.0.Bm: A trace with 3 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.Back2back_Pwrite" in 0.29 s.
0.0.Bm: Trace Attempt  4	[0.01 s]
0.0.Bm: Trace Attempt  5	[0.02 s]
0.0.Mpcustom4: Trace Attempt  3	[0.04 s]
0.0.Mpcustom4: Trace Attempt  3	[0.05 s]
0.0.Mpcustom4: Trace Attempt  4	[0.06 s]
0.0.Mpcustom4: Trace Attempt  5	[0.07 s]
0.0.Mpcustom4: Trace Attempt  3	[0.08 s]
0.0.Mpcustom4: Trace Attempt  4	[0.08 s]
0.0.Mpcustom4: Trace Attempt  5	[0.09 s]
0.0.Mpcustom4: Trace Attempt  4	[0.12 s]
0.0.Mpcustom4: Trace Attempt  5	[0.14 s]
0.0.Mpcustom4: Trace Attempt  4	[0.18 s]
0.0.Oh: bwd trail(1): 1 0.0120374s
0.0.Oh: All properties either determined or skipped. [0.02 s]
0.0.L: Trace Attempt  3	[0.01 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_2:precondition1 (2) }
0.0.L: Trace Attempt  3	[0.02 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_8:precondition1 (3) }
0.0.L: Trace Attempt  3	[0.02 s]
0.0.L: Trace Attempt  4	[0.03 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_9:precondition1 (5) }
0.0.L: Trace Attempt  3	[0.03 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_10:precondition1 (6) }
0.0.L: Trace Attempt  3	[0.04 s]
0.0.L: Trace Attempt  4	[0.04 s]
0.0.L: Trace Attempt  5	[0.04 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Burst_write_addr1 <9> }
0.0.L: Trace Attempt  3	[0.05 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Burst_write_data1 <10> }
0.0.L: Trace Attempt  3	[0.05 s]
0.0.L: Trace Attempt  4	[0.06 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Burst_write_data2 <12> }
0.0.L: Trace Attempt  3	[0.06 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Read_data_transfer:precondition1 (13) }
0.0.L: Trace Attempt  3	[0.06 s]
0.0.L: Trace Attempt  4	[0.07 s]
0.0.L: Trace Attempt  5	[0.07 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Write_Pwrite <17> }
0.0.L: Trace Attempt  3	[0.08 s]
0.0.L: Overconstrained local search, searching for dead end trace with 18 - 20 cycles
0.0.L: Trace Attempt 19	[0.08 s]
0.0.L: A trace with 19 cycles was found. [0.08 s]
INFO (IPF155): 0.0.L: A dead end state was reached after 19 cycles in task "<embedded>" in 0.14 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.L: Overconstrained local search, discarded 1 start state(s) and retrying
0.0.L: Using states from traces to { Bridge_Top.chk_top.Read_data_transfer:precondition1 (13) }
0.0.L: Trace Attempt  3	[0.08 s]
0.0.L: Trace Attempt  4	[0.09 s]
0.0.L: Trace Attempt  5	[0.09 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_6:precondition1 (18) }
0.0.L: Trace Attempt  3	[0.11 s]
0.0.L: Trace Attempt  4	[0.11 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Read_Penable <20> }
0.0.L: Trace Attempt  3	[0.12 s]
0.0.L: Trace Attempt  4	[0.12 s]
0.0.L: Trace Attempt  5	[0.12 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Burst_read_addr <26> }
0.0.L: Trace Attempt  3	[0.15 s]
0.0.L: Trace Attempt  4	[0.15 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Write_after_read_addr:precondition1 (28) }
0.0.L: Trace Attempt  3	[0.16 s]
0.0.L: Trace Attempt  4	[0.16 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_4:precondition1 (30) }
0.0.L: Trace Attempt  3	[0.17 s]
0.0.L: Trace Attempt  4	[0.17 s]
0.0.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Last scan. Per property time limit: 0s
0.0.B: Starting proof for property "Bridge_Top.chk_top.Burst_write_addr2"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.01 s]
0.0.B: Trace Attempt  5	[0.01 s]
0.0.B: Stopped processing property "Bridge_Top.chk_top.Burst_write_addr2"	[0.00 s].
0.0.AM: Stopped processing property "Bridge_Top.chk_top.Burst_write_data2"	[0.31 s].
0.0.AM: Last scan. Per property time limit: 0s
0.0.AM: Starting proof for property "Bridge_Top.chk_top.Burst_write_addr2"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.01 s]
0.0.AM: Trace Attempt  4	[0.01 s]
0.0.AM: Trace Attempt  5	[0.01 s]
0.0.AM: Stopped processing property "Bridge_Top.chk_top.Burst_write_addr2"	[0.00 s].
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  6	[0.01 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Write_after_read_addr"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  7	[0.01 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.Write_after_read_addr"	[0.00 s].
0.0.Hp: Trace Attempt  7	[0.39 s]
0.0.Hp: All properties determined. [0.39 s]
0.0.Bm: Trace Attempt  8	[0.19 s]
0.0.Bm: All properties determined. [0.19 s]
0.0.Mpcustom4: Trace Attempt  5	[0.20 s]
0.0.Mpcustom4: Trace Attempt  4	[0.22 s]
0.0.Mpcustom4: Trace Attempt  5	[0.23 s]
0.0.Mpcustom4: Trace Attempt  7	[0.28 s]
0.0.Mpcustom4: All properties determined. [0.33 s]
0.0.Oh: Exited with Success (@ 0.57 s)
0: ProofGrid usable level: 0
0.0.L: Using states from traces to { Bridge_Top.chk_top.Read_after_write_addr <32> }
0.0.L: Trace Attempt  3	[0.19 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Back_to_back_Penable <33> }
0.0.L: Trace Attempt  3	[0.19 s]
0.0.L: Trace Attempt  4	[0.20 s]
0.0.L: All properties determined. [0.20 s]
0.0.B: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.B: Trace Attempt  6	[0.00 s]
0.0.B: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1"	[0.00 s].
0.0.B: Starting proof for property "Bridge_Top.chk_top.Write_after_read_addr"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.01 s]
0.0.B: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt  7	[0.02 s]
0.0.B: Stopped processing property "Bridge_Top.chk_top.Write_after_read_addr"	[0.00 s].
0.0.AM: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  6	[0.00 s]
0.0.AM: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1"	[0.00 s].
0.0.AM: Starting proof for property "Bridge_Top.chk_top.Write_after_read_addr"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  7	[0.01 s]
0.0.AM: Stopped processing property "Bridge_Top.chk_top.Write_after_read_addr"	[0.00 s].
0.0.Hp: Exited with Success (@ 0.57 s)
0.0.Bm: Exited with Success (@ 0.57 s)
0.0.Mpcustom4: Exited with Success (@ 0.57 s)
0.0.L: Exited with Success (@ 0.57 s)
0.0.AM: All properties determined. [0.12 s]
0.0.N: All properties determined. [0.13 s]
0.0.B: All properties determined. [0.13 s]
0.0.AM: Exited with Success (@ 0.57 s)
0.0.N: Exited with Success (@ 0.57 s)
0.0.B: Exited with Success (@ 0.61 s)
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 28	[0.10 s]
0.0.Ht: All properties determined. [0.39 s]
0.0.Ht: Exited with Success (@ 0.61 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 67.81 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.09        0.57        0.00       85.84 %
     Hp        0.10        0.54        0.00       83.95 %
     Ht        0.22        0.35        0.00       61.63 %
     Bm        0.22        0.35        0.00       61.87 %
    Mpcustom4        0.22        0.35        0.00       61.97 %
     Oh        0.21        0.35        0.00       62.16 %
      L        0.21        0.35        0.00       62.25 %
      B        0.21        0.35        0.00       62.40 %
     AM        0.21        0.35        0.00       62.87 %
    all        0.19        0.40        0.00       67.81 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               1.69        3.56        0.00

    Data read    : 456.78 kiB
    Data written : 8.46 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 6 times for a total of 0.503 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 51
                 assertions                   : 19
                  - proven                    : 4 (21.0526%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 15 (78.9474%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 32
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 32 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 51 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 569 of 1625 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Read_data_transfer" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.003s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 4, declared: 1, looping: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Paddr" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Penable" was proven in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.00 s]
0.0.N: Proof Simplification Iteration 5	[0.00 s]
0.0.N: Proof Simplification Iteration 6	[0.01 s]
0.0.N: Proof Simplification Iteration 7	[0.01 s]
0.0.N: Proof Simplification Iteration 8	[0.01 s]
0.0.N: Proof Simplification Iteration 9	[0.01 s]
0.0.N: Proof Simplification Iteration 10	[0.01 s]
0.0.PRE: Proof Simplification completed in 0.01 s
0.0.N: Identified and disabled 14 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 34
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 103819@micro02(local) jg_102242_micro02_3
0.0.N: Proofgrid shell started at 103818@micro02(local) jg_102242_micro02_3
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_3:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_4:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write_addr:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back2back_data:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back2back_Pwrite:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_3:precondition1" was covered in 2 cycles in 0.16 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" was covered in 1 cycles in 0.16 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_4:precondition1" was covered in 2 cycles in 0.16 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1" was covered in 2 cycles in 0.16 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_after_write_addr:precondition1" was covered in 2 cycles in 0.16 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Back2back_data:precondition1" was covered in 2 cycles in 0.16 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Back2back_Pwrite:precondition1" was covered in 2 cycles in 0.16 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" was covered in 1 cycles in 0.16 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_3:precondition1"	[0.18 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_4:precondition1"	[0.18 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1"	[0.18 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write_addr:precondition1"	[0.18 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back2back_data:precondition1"	[0.18 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back2back_Pwrite:precondition1"	[0.18 s].
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_5:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_6:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_5:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_6:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_5:precondition1"	[0.11 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_6:precondition1"	[0.11 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_7:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_8:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_7:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_data_transfer:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_7:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_Pwrite:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_7:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_8:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_Penable:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_7:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Burst_read_addr:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_7:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_7:precondition1"	[0.05 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_8:precondition1"	[0.05 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_9:precondition1"	[0.00 s].
0: ProofGrid usable level: 28
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_9:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_13:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_9:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Write_Pwrite:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_9:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_9:precondition1"	[0.11 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_10:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_14:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Burst_write_data1:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Write_Penable1:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Burst_write_addr1:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_10:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_15:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_10:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Burst_write_data2:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_10:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Write_Penable2:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_10:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_14:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Burst_write_data1:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Write_Penable1:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Burst_write_addr1:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_10:precondition1"	[0.08 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_14:precondition1"	[0.08 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Burst_write_data1:precondition1"	[0.08 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Write_Penable1:precondition1"	[0.08 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Burst_write_addr1:precondition1"	[0.08 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_11:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_11:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_12:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_11:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_11:precondition1"	[0.12 s].
0.0.Ht: Proofgrid shell started at 103850@micro02(local) jg_102242_micro02_3
0.0.Bm: Proofgrid shell started at 103851@micro02(local) jg_102242_micro02_3
0.0.Mpcustom4: Proofgrid shell started at 103852@micro02(local) jg_102242_micro02_3
0.0.Oh: Proofgrid shell started at 103853@micro02(local) jg_102242_micro02_3
0.0.L: Proofgrid shell started at 103854@micro02(local) jg_102242_micro02_3
0.0.B: Proofgrid shell started at 103855@micro02(local) jg_102242_micro02_3
0.0.AM: Proofgrid shell started at 103856@micro02(local) jg_102242_micro02_3
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_Pwrite"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt 10	[0.04 s]
0.0.N: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.N: The property "Bridge_Top.chk_top.Read_Pwrite" was proven in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_Pwrite"	[0.00 s].
0.0.Hp: Trace Attempt  2	[0.09 s]
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_Penable"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.AM: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Oh: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Trace Attempt  3	[0.00 s]
0.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Trace Attempt  1	[0.00 s]
0.0.Ht: Trace Attempt  2	[0.00 s]
0.0.Ht: Trace Attempt  3	[0.00 s]
0.0.Ht: Trace Attempt  4	[0.01 s]
0.0.Bm: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Bm: Trace Attempt  1	[0.01 s]
0.0.Bm: Trace Attempt  2	[0.01 s]
0.0.Bm: Trace Attempt  3	[0.01 s]
0.0.Mpcustom4: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.L: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.L: Using trace diversification with seed 1 (0.05)
0.0.L: Using LRU state removal heuristic
0.0.L: Using states from traces to { (reset) }
0.0.L: Trace Attempt  3	[0.01 s]
0.0.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "Bridge_Top.chk_top.Read_Penable"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.AM: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.AM: Starting proof for property "Bridge_Top.chk_top.Read_Penable"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.Oh: bwd trail(1): 1 0.0124764s
0.0.Oh: All properties either determined or skipped. [0.01 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_3:precondition1 (2) }
0.0.L: Trace Attempt  3	[0.01 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_9:precondition1 (3) }
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 4 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "Bridge_Top.chk_top.Burst_write_addr2:precondition1" was covered in 4 cycles in 0.00 s.
0.0.Ht: Trace Attempt  5	[0.02 s]
0.0.Bm: Trace Attempt  4	[0.01 s]
0.0.Mpcustom4: Trace Attempt  1	[0.01 s]
0.0.Mpcustom4: Trace Attempt  2	[0.01 s]
0.0.Oh: Exited with Success (@ 0.55 s)
0.0.Oh: Completed, Restart ignored.
0: ProofGrid usable level: 17
0.0.L: Trace Attempt  3	[0.02 s]
0.0.L: Trace Attempt  4	[0.02 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_10:precondition1 (5) }
0.0.L: Trace Attempt  3	[0.03 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_11:precondition1 (6) }
0.0.L: Trace Attempt  3	[0.03 s]
0.0.L: Trace Attempt  4	[0.03 s]
0.0.L: Trace Attempt  5	[0.04 s]
0.0.L: A trace with 10 cycles was found. [0.04 s]
INFO (IPF047): 0.0.L: The cover property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1" was covered in 10 cycles in 0.26 s.
0.0.L: Using states from traces to { Bridge_Top.chk_top.Read_data_transfer:precondition1 (9) }
0.0.L: Trace Attempt  3	[0.05 s]
0.0.L: Trace Attempt  4	[0.05 s]
0.0.L: Trace Attempt  5	[0.05 s]
0.0.L: Trace Attempt  7	[0.07 s]
0.0.L: A trace with 15 cycles was found. [0.07 s]
INFO (IPF047): 0.0.L: The cover property "Bridge_Top.chk_top.Write_after_read_addr:precondition1" was covered in 15 cycles in 0.32 s.
0.0.L: Using states from traces to { Bridge_Top.chk_top.Write_after_read_addr:precondition1 (14) }
0.0.L: Trace Attempt  3	[0.07 s]
0.0.L: Trace Attempt  4	[0.08 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_7:precondition1 (16) }
0.0.L: Trace Attempt  3	[0.08 s]
0.0.L: Trace Attempt  4	[0.09 s]
0.0.L: Trace Attempt  5	[0.09 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_5:precondition1 (20) }
0.0.L: Trace Attempt  3	[0.11 s]
0.0.L: Trace Attempt  4	[0.11 s]
0.0.L: A trace with 23 cycles was found. [0.12 s]
INFO (IPF055): 0.0.L: A counterexample (cex) with 23 cycles was found for the property "Bridge_Top.chk_top.Back2back_Pwrite" in 0.41 s.
0.0.L: Using states from traces to { Bridge_Top.chk_top.Back2back_Pwrite <22> }
0.0.L: Trace Attempt  3	[0.12 s]
0.0.L: Trace Attempt  4	[0.12 s]
0.0.L: Trace Attempt  5	[0.12 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Burst_write_addr2:precondition1 (27) }
0.0.L: Trace Attempt  3	[0.16 s]
0.0.L: Trace Attempt  4	[0.16 s]
0.0.L: Trace Attempt  5	[0.16 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.AM: Trace Attempt  2	[0.03 s]
0.0.AM: Trace Attempt  3	[0.03 s]
0.0.AM: Trace Attempt  4	[0.03 s]
0.0.AM: Trace Attempt  5	[0.03 s]
0.0.AM: Validation of fixpoint was successful. Time = 0.00
0.0.AM: Trace Attempt  7	[0.04 s]
0.0.AM: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.AM: The property "Bridge_Top.chk_top.Read_Penable" was proven in 0.50 s.
0.0.AM: Stopped processing property "Bridge_Top.chk_top.Read_Penable"	[0.50 s].
0.0.N: Trace Attempt  1	[0.04 s]
0.0.N: Trace Attempt  2	[0.04 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.04 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt  7	[0.05 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_Penable"	[0.50 s].
0.0.Hp: A proof was found: No trace exists. [0.24 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Back_to_back_Paddr" was proven in 1.16 s.
0.0.Hp: A proof was found: No trace exists. [0.49 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Back2back_data" was proven in 1.16 s.
0.0.Hp: Trace Attempt  3	[0.49 s]
0.0.Hp: Trace Attempt  4	[0.49 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 5 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Ht: The cover property "Bridge_Top.chk_top.Write_after_read_addr:precondition1" was covered in 5 cycles in 0.50 s.
0: ProofGrid usable level: 11
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 5 cycles was found. [0.03 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "Bridge_Top.chk_top.Back2back_Pwrite" in 0.62 s.
0: ProofGrid usable level: 11
0.0.Ht: Trace Attempt  6	[0.03 s]
0.0.Ht: A trace with 6 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Ht: The cover property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1" was covered in 6 cycles in 0.78 s.
0.0.Ht: Trace Attempt  7	[0.06 s]
0.0.Bm: Trace Attempt  5	[0.02 s]
0.0.Mpcustom4: Trace Attempt  3	[0.07 s]
0.0.Mpcustom4: Trace Attempt  4	[0.09 s]
0.0.Mpcustom4: Trace Attempt  3	[0.09 s]
0.0.Mpcustom4: Trace Attempt  4	[0.11 s]
0.0.Mpcustom4: Trace Attempt  5	[0.13 s]
0.0.Mpcustom4: Trace Attempt  3	[0.15 s]
0.0.Mpcustom4: Trace Attempt  4	[0.17 s]
0.0.Mpcustom4: Trace Attempt  5	[0.21 s]
0.0.Mpcustom4: Validation of fixpoint was successful. Time = 0.00
0.0.Mpcustom4: Trace Attempt  3	[0.31 s]
0.0.Mpcustom4: Trace Attempt  4	[0.33 s]
0.0.B: Trace Attempt 214	[0.35 s]
0.0.B: Stopped processing property "Bridge_Top.chk_top.Read_Penable"	[1.10 s].
0.0.B: Starting proof for property "Bridge_Top.chk_top.Burst_read_addr"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.01 s]
0.0.B: Trace Attempt  5	[0.01 s]
0.0.AM: Starting proof for property "Bridge_Top.chk_top.Burst_read_addr"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.06 s]
0.0.AM: Trace Attempt  5	[0.07 s]
0.0.AM: Trace Attempt  1	[0.47 s]
0.0.AM: Trace Attempt  2	[0.47 s]
0.0.AM: Trace Attempt  3	[0.47 s]
0.0.AM: Trace Attempt  4	[0.56 s]
0.0.N: Starting proof for property "Bridge_Top.chk_top.Burst_read_addr"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  5	[0.04 s]
0.0.N: Trace Attempt  5	[0.04 s]
0.0.N: Trace Attempt  1	[0.20 s]
0.0.N: Trace Attempt  2	[0.20 s]
0.0.N: Trace Attempt  3	[0.21 s]
0.0.N: Trace Attempt  4	[0.29 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.36 s]
INFO (IPF057): 0.0.N: The property "Bridge_Top.chk_top.Burst_read_addr" was proven in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Burst_read_addr"	[0.00 s].
0.0.Hp: A proof was found: No trace exists. [0.75 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Burst_write_data1" was proven in 1.77 s.
0.0.Hp: A proof was found: No trace exists. [0.75 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Pwrite" was proven in 1.77 s.
0.0.Hp: A proof was found: No trace exists. [0.75 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Penable1" was proven in 1.77 s.
0.0.Hp: A proof was found: No trace exists. [0.75 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Penable2" was proven in 1.77 s.
0.0.Hp: A proof was found: No trace exists. [0.75 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Burst_write_addr1" was proven in 1.77 s.
0.0.Hp: A proof was found: No trace exists. [0.75 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Burst_write_addr2" was proven in 1.77 s.
0.0.Hp: A proof was found: No trace exists. [0.75 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Back_to_back_Penable" was proven in 1.77 s.
0.0.Hp: A proof was found: No trace exists. [0.75 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_after_write_addr" was proven in 1.77 s.
0.0.Hp: A proof was found: No trace exists. [0.75 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_after_read_addr" was proven in 1.77 s.
0.0.Hp: Trace Attempt  5	[0.75 s]
0.0.Mpcustom4: Trace Attempt  5	[0.36 s]
0.0.Mpcustom4: Validation of fixpoint was successful. Time = 0.00
0.0.Mpcustom4: Trace Attempt  3	[0.50 s]
0.0.Mpcustom4: Trace Attempt  4	[0.54 s]
0.0.Mpcustom4: Trace Attempt  5	[0.57 s]
0.0.Mpcustom4: Validation of fixpoint was successful. Time = 0.00
0.0.Mpcustom4: Trace Attempt  3	[0.75 s]
0.0.Mpcustom4: Trace Attempt  4	[0.81 s]
0.0.Mpcustom4: Trace Attempt  5	[0.85 s]
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "Bridge_Top.chk_top.Burst_write_data2"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.AM: Stopped processing property "Bridge_Top.chk_top.Burst_read_addr"	[0.00 s].
0.0.AM: Last scan. Per property time limit: 0s
0.0.AM: Starting proof for property "Bridge_Top.chk_top.Burst_write_data2"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.B: Trace Attempt 72	[0.61 s]
0.0.B: Stopped processing property "Bridge_Top.chk_top.Burst_read_addr"	[0.00 s].
0.0.B: Last scan. Per property time limit: 0s
0.0.B: Starting proof for property "Bridge_Top.chk_top.Burst_write_data2"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.Mpcustom4: Trace Attempt  5	[1.02 s]
0.0.Mpcustom4: Trace Attempt  5	[1.10 s]
0.0.N: Trace Attempt  1	[0.21 s]
0.0.N: Trace Attempt  2	[0.21 s]
0.0.N: Trace Attempt  3	[0.22 s]
0.0.N: Trace Attempt  4	[0.22 s]
0.0.Mpcustom4: Trace Attempt  5	[1.20 s]
0.0.N: Trace Attempt  5	[0.24 s]
0.0.Mpcustom4: Trace Attempt  5	[1.32 s]
0.0.AM: Trace Attempt  1	[0.38 s]
0.0.AM: Trace Attempt  2	[0.38 s]
0.0.AM: Trace Attempt  3	[0.38 s]
0.0.AM: Trace Attempt  4	[0.38 s]
0.0.AM: Trace Attempt  5	[0.40 s]
0.0.Mpcustom4: Validation of fixpoint was successful. Time = 0.01
0.0.N: Requesting engine job to terminate
0.0.B: Requesting engine job to terminate
0.0.AM: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Requesting engine job to terminate
0.0.L: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [1.82 s]
0.0.Mpcustom4: Trace Attempt  8	[1.58 s]
0.0.Mpcustom4: A proof was found: No trace exists. [1.59 s]
INFO (IPF057): 0.0.Mpcustom4: The property "Bridge_Top.chk_top.Burst_write_data2" was proven in 1.15 s.
0.0.L: Trace Attempt 30	[1.51 s]
0.0.L: All properties determined. [1.63 s]
0.0.B: Trace Attempt 72	[0.63 s]
0.0.B: Stopped processing property "Bridge_Top.chk_top.Burst_write_data2"	[0.06 s].
0.0.B: All properties determined. [0.64 s]
0.0.AM: Trace Attempt  7	[0.55 s]
0.0.AM: Stopped processing property "Bridge_Top.chk_top.Burst_write_data2"	[0.06 s].
0.0.AM: All properties determined. [0.65 s]
0.0.N: Trace Attempt  7	[0.39 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.Burst_write_data2"	[0.06 s].
0.0.N: All properties determined. [0.65 s]
0.0.Hp: Interrupted (multi)
0.0.Hp: Trace Attempt 14	[1.07 s]
0.0.Hp: All properties determined. [1.83 s]
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 75	[1.56 s]
0.0.Ht: All properties determined. [1.62 s]
0.0.N: Exited with Success (@ 1.83 s)
0: ProofGrid usable level: 0
0.0.Bm: Trace Attempt 83	[1.61 s]
0.0.Bm: All properties determined. [1.64 s]
0.0.Mpcustom4: All properties determined. [1.64 s]
0.0.L: Exited with Success (@ 1.84 s)
0.0.B: Exited with Success (@ 1.84 s)
0.0.AM: Exited with Success (@ 1.84 s)
0.0.Bm: Exited with Success (@ 1.84 s)
0.0.Mpcustom4: Exited with Success (@ 1.84 s)
0.0.Ht: Exited with Success (@ 1.86 s)
0.0.Hp: Exited with Success (@ 1.86 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 89.53 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.10        1.82        0.00       94.90 %
     Hp        0.09        1.82        0.00       95.27 %
     Ht        0.20        1.62        0.00       88.92 %
     Bm        0.20        1.62        0.00       88.97 %
    Mpcustom4        0.20        1.62        0.00       89.04 %
     Oh        0.20        0.02        0.00        8.98 %
      L        0.20        1.62        0.00       89.13 %
      B        0.19        1.62        0.00       89.35 %
     AM        0.18        1.62        0.00       89.79 %
    all        0.17        1.49        0.00       89.53 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               1.56       13.37        0.00

    Data read    : 219.40 kiB
    Data written : 132.17 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 4 times for a total of 1.109 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 51
                 assertions                   : 19
                  - proven                    : 18 (94.7368%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (5.26316%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 32
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 32 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.Back2back_Pwrite -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.Back2back_Pwrite".
cex
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 51 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 568 of 1624 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Read_data_transfer" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.003s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 4, declared: 1, looping: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Paddr" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Penable" was proven in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.11 s]
0.0.N: Proof Simplification Iteration 3	[0.11 s]
0.0.N: Proof Simplification Iteration 4	[0.11 s]
0.0.N: Proof Simplification Iteration 5	[0.11 s]
0.0.N: Proof Simplification Iteration 6	[0.11 s]
0.0.N: Proof Simplification Iteration 7	[0.11 s]
0.0.N: Proof Simplification Iteration 8	[0.12 s]
0.0.N: Proof Simplification Iteration 9	[0.12 s]
0.0.N: Proof Simplification Iteration 10	[0.12 s]
0.0.PRE: Proof Simplification completed in 0.12 s
0.0.N: Identified and disabled 14 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 33
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 105396@micro02(local) jg_102242_micro02_4
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_2:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_3:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write_addr:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back2back_data:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back2back_Pwrite:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_2:precondition1" was covered in 2 cycles in 0.01 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_3:precondition1" was covered in 2 cycles in 0.01 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1" was covered in 2 cycles in 0.01 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_after_write_addr:precondition1" was covered in 2 cycles in 0.01 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Back2back_data:precondition1" was covered in 2 cycles in 0.01 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Back2back_Pwrite:precondition1" was covered in 2 cycles in 0.01 s.
0: ProofGrid usable level: 32
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_2:precondition1"	[0.09 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_3:precondition1"	[0.09 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1"	[0.09 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write_addr:precondition1"	[0.09 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back2back_data:precondition1"	[0.09 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back2back_Pwrite:precondition1"	[0.09 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_4:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_5:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.Hp: Proofgrid shell started at 105397@micro02(local) jg_102242_micro02_4
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_4:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_5:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_4:precondition1"	[0.04 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_5:precondition1"	[0.04 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_6:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_7:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_6:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_Pwrite:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_6:precondition1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.Read_Penable" in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_6:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_7:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_Penable:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_6:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Burst_read_addr:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_6:precondition1".
0: ProofGrid usable level: 28
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_6:precondition1"	[0.03 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_7:precondition1"	[0.03 s].
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_8:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_8:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_12:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_8:precondition1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.Write_Pwrite" in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_8:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Write_Pwrite:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_8:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_8:precondition1"	[0.02 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_9:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_13:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Burst_write_data1:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Write_Penable1:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Burst_write_addr1:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_9:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_14:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_9:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Burst_write_data2:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_9:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Write_Penable2:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_9:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_13:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Burst_write_data1:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Write_Penable1:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Burst_write_addr1:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_9:precondition1"	[0.02 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_13:precondition1"	[0.02 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Burst_write_data1:precondition1"	[0.02 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Write_Penable1:precondition1"	[0.02 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Burst_write_addr1:precondition1"	[0.02 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_10:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_10:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_11:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_10:precondition1".
0.0.Hp: Trace Attempt  1	[0.06 s]
0.0.Hp: Trace Attempt  2	[0.07 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_10:precondition1"	[0.07 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_data_transfer:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_data_transfer:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_data_transfer:precondition1"	[0.03 s].
0.0.Ht: Proofgrid shell started at 105428@micro02(local) jg_102242_micro02_4
0.0.Bm: Proofgrid shell started at 105429@micro02(local) jg_102242_micro02_4
0.0.Mpcustom4: Proofgrid shell started at 105430@micro02(local) jg_102242_micro02_4
0.0.Oh: Proofgrid shell started at 105431@micro02(local) jg_102242_micro02_4
0.0.L: Proofgrid shell started at 105432@micro02(local) jg_102242_micro02_4
0.0.B: Proofgrid shell started at 105433@micro02(local) jg_102242_micro02_4
0.0.AM: Proofgrid shell started at 105434@micro02(local) jg_102242_micro02_4
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_Pwrite"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  8	[0.01 s]
0.0.N: A trace with 8 cycles was found. [0.01 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 8 cycles was found for the property "Bridge_Top.chk_top.Read_Pwrite" in 0.00 s.
INFO (IPF055): 0.0.N: A counterexample (cex) with 8 cycles was found for the property "Bridge_Top.chk_top.Burst_read_addr" in 0.00 s by the incidental trace "Bridge_Top.chk_top.Read_Pwrite".
INFO (IPF055): 0.0.N: A counterexample (cex) with 5 cycles was found for the property "Bridge_Top.chk_top.Back2back_Pwrite" in 0.00 s by the incidental trace "Bridge_Top.chk_top.Read_Pwrite".
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_Pwrite"	[0.02 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Burst_write_data1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.Burst_write_data1" in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Burst_write_data1"	[0.03 s].
0.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Bm: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Bm: Trace Attempt  1	[0.00 s]
0.0.Mpcustom4: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.L: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.L: Using trace diversification with seed 1 (0.05)
0.0.L: Using LRU state removal heuristic
0.0.L: Using states from traces to { (reset) }
0.0.Oh: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.L: Trace Attempt  3	[0.01 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_2:precondition1 (2) }
0.0.L: Trace Attempt  3	[0.01 s]
0.0.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "Bridge_Top.chk_top.Burst_write_data2"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.AM: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AM: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.AM: Starting proof for property "Bridge_Top.chk_top.Burst_write_data2"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "Bridge_Top.chk_top.Burst_write_data2"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: A trace with 5 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 5 cycles was found for the property "Bridge_Top.chk_top.Burst_write_data2" in 0.00 s.
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "Bridge_Top.chk_top.Write_Penable1" in 0.00 s by the incidental trace "Bridge_Top.chk_top.Burst_write_data2".
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "Bridge_Top.chk_top.Write_Penable2" in 0.00 s by the incidental trace "Bridge_Top.chk_top.Burst_write_data2".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Burst_write_addr2:precondition1" was covered in 4 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top.Burst_write_data2".
0.0.N: Stopped processing property "Bridge_Top.chk_top.Burst_write_data2"	[0.03 s].
0.0.Hp: A proof was found: No trace exists. [0.22 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Back_to_back_Paddr" was proven in 0.24 s.
0.0.Hp: Trace Attempt  3	[0.22 s]
INFO (IPF054): 0.0.Hp: A min_length bound of 4 was found for the property "Bridge_Top.chk_top.Write_Penable1" in 0.24 s.
INFO (IPF054): 0.0.Hp: A min_length bound of 4 was found for the property "Bridge_Top.chk_top.Write_Penable2" in 0.24 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 3 cycles was found. [0.22 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.Burst_write_addr1" in 0.24 s.
INFO (IPF054): 0.0.Hp: A min_length bound of 4 was found for the property "Bridge_Top.chk_top.Burst_write_addr2:precondition1" in 0.26 s.
0.0.Ht: Trace Attempt  1	[0.00 s]
0.0.Ht: Trace Attempt  2	[0.00 s]
0.0.Ht: Trace Attempt  3	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 3 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.Back2back_data" in 0.06 s.
0.0.Ht: Trace Attempt  4	[0.01 s]
0.0.Bm: Trace Attempt  2	[0.00 s]
0.0.Bm: Trace Attempt  3	[0.01 s]
0.0.Bm: A trace with 3 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.Back2back_Pwrite" in 0.09 s.
0.0.Bm: Trace Attempt  4	[0.01 s]
0.0.Bm: A trace with 4 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 4 cycles was found for the property "Bridge_Top.chk_top.Back_to_back_Penable" in 0.11 s.
0.0.Bm: Trace Attempt  5	[0.02 s]
0.0.Mpcustom4: Trace Attempt  1	[0.01 s]
0.0.Mpcustom4: Trace Attempt  2	[0.01 s]
0.0.Oh: bwd trail(1): 1 0.0122163s
0.0.Oh: All properties either determined or skipped. [0.04 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_8:precondition1 (3) }
0.0.L: Trace Attempt  3	[0.02 s]
0.0.L: Trace Attempt  4	[0.02 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_9:precondition1 (5) }
0.0.L: Trace Attempt  3	[0.03 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_10:precondition1 (6) }
0.0.L: Trace Attempt  3	[0.03 s]
0.0.L: Trace Attempt  4	[0.03 s]
0.0.L: Trace Attempt  5	[0.04 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Burst_write_addr1 <9> }
0.0.L: Trace Attempt  3	[0.04 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Burst_write_data1 <10> }
0.0.L: Trace Attempt  3	[0.05 s]
0.0.L: Trace Attempt  4	[0.05 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Burst_write_data2 <12> }
0.0.L: Trace Attempt  3	[0.06 s]
0.0.L: A trace with 14 cycles was found. [0.06 s]
INFO (IPF047): 0.0.L: The cover property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1" was covered in 14 cycles in 0.14 s.
0.0.L: Using states from traces to { Bridge_Top.chk_top.Read_data_transfer:precondition1 (13) }
0.0.L: Trace Attempt  3	[0.06 s]
0.0.L: Trace Attempt  4	[0.06 s]
0.0.L: Trace Attempt  5	[0.07 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Write_Pwrite <17> }
0.0.L: Trace Attempt  3	[0.08 s]
0.0.L: Overconstrained local search, searching for dead end trace with 18 - 20 cycles
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.L: Trace Attempt 19	[0.08 s]
0.0.L: A trace with 19 cycles was found. [0.08 s]
INFO (IPF155): 0.0.L: A dead end state was reached after 19 cycles in task "<embedded>" in 0.17 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.L: Overconstrained local search, discarded 1 start state(s) and retrying
0.0.L: Using states from traces to { Bridge_Top.chk_top.Read_data_transfer:precondition1 (13) }
0.0.L: Trace Attempt  3	[0.08 s]
0.0.L: Trace Attempt  4	[0.08 s]
0.0.L: Trace Attempt  5	[0.09 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_6:precondition1 (18) }
0.0.L: Trace Attempt  3	[0.10 s]
0.0.L: Trace Attempt  4	[0.11 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Read_Penable <20> }
0.0.L: Trace Attempt  3	[0.11 s]
0.0.L: Trace Attempt  4	[0.12 s]
0.0.L: Trace Attempt  5	[0.12 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Burst_read_addr <26> }
0.0.L: Trace Attempt  3	[0.14 s]
0.0.L: Trace Attempt  4	[0.15 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.L: A trace with 29 cycles was found. [0.15 s]
INFO (IPF047): 0.0.L: The cover property "Bridge_Top.chk_top.Write_after_read_addr:precondition1" was covered in 29 cycles in 0.20 s.
0: ProofGrid usable level: 3
0.0.L: Using states from traces to { Bridge_Top.chk_top.Write_after_read_addr:precondition1 (28) }
0.0.L: Trace Attempt  3	[0.15 s]
0.0.L: Trace Attempt  4	[0.15 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_4:precondition1 (30) }
0.0.L: Trace Attempt  3	[0.16 s]
0.0.L: Trace Attempt  4	[0.16 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Back2back_Pwrite <32> }
0.0.L: Trace Attempt  3	[0.17 s]
0.0.L: Trace Attempt  4	[0.17 s]
0.0.L: Trace Attempt  5	[0.17 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Read_Pwrite <35> }
0.0.L: Trace Attempt  3	[0.17 s]
0.0.L: Trace Attempt  4	[0.18 s]
0.0.L: Trace Attempt  5	[0.18 s]
0.0.B: A trace with 5 cycles was found. [0.01 s]
INFO (IPF055): 0.0.B: A counterexample (cex) with 5 cycles was found for the property "Bridge_Top.chk_top.Burst_write_addr2" in 0.22 s by the incidental trace "Bridge_Top.chk_top.Burst_write_addr2".
0.0.B: Stopped processing property "Bridge_Top.chk_top.Burst_write_data2"	[0.24 s].
0.0.B: Starting proof for property "Bridge_Top.chk_top.Burst_write_addr1"	[0.00 s].
0.0.B: Stopped processing property "Bridge_Top.chk_top.Burst_write_addr1"	[0.00 s].
0.0.B: Starting proof for property "Bridge_Top.chk_top.Burst_write_addr2"	[0.00 s].
0.0.B: Stopped processing property "Bridge_Top.chk_top.Burst_write_addr2"	[0.00 s].
0.0.AM: Stopped processing property "Bridge_Top.chk_top.Burst_write_data2"	[0.24 s].
0.0.AM: Starting proof for property "Bridge_Top.chk_top.Burst_write_addr2"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "Bridge_Top.chk_top.Burst_write_addr2"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.Burst_write_addr2"	[0.00 s].
0.0.Hp: Trace Attempt  4	[0.30 s]
0.0.Hp: Trace Attempt  5	[0.36 s]
0.0.Hp: A trace with 5 cycles was found. [0.37 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 5 cycles was found for the property "Bridge_Top.chk_top.Read_after_write_addr" in 0.46 s.
0.0.Hp: A trace with 5 cycles was found. [0.37 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_after_read_addr:precondition1" was covered in 5 cycles in 0.48 s.
0.0.Ht: Trace Attempt  5	[0.02 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: Trace Attempt  6	[0.03 s]
0.0.Ht: A trace with 6 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Ht: The cover property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1" was covered in 6 cycles in 0.30 s.
0.0.Ht: Trace Attempt  7	[0.03 s]
0.0.N: Requesting engine job to terminate
0.0.B: Requesting engine job to terminate
0.0.AM: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Requesting engine job to terminate
0.0.L: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.57 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 7 cycles was found. [0.03 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 7 cycles was found for the property "Bridge_Top.chk_top.Write_after_read_addr" in 0.34 s.
0.0.Ht: All properties determined. [0.03 s]
0.0.Bm: Trace Attempt  7	[0.04 s]
0.0.Bm: All properties determined. [0.04 s]
0.0.Mpcustom4: Trace Attempt  3	[0.06 s]
0.0.Mpcustom4: Trace Attempt  3	[0.07 s]
0.0.Mpcustom4: Trace Attempt  4	[0.07 s]
0.0.Mpcustom4: Trace Attempt  5	[0.08 s]
0.0.Mpcustom4: Trace Attempt  3	[0.09 s]
0.0.Mpcustom4: Trace Attempt  4	[0.09 s]
0.0.Mpcustom4: Trace Attempt  5	[0.10 s]
0.0.Mpcustom4: Trace Attempt  4	[0.13 s]
0.0.Mpcustom4: Trace Attempt  5	[0.14 s]
0.0.Mpcustom4: Trace Attempt  4	[0.17 s]
0.0.Mpcustom4: Trace Attempt  5	[0.17 s]
0.0.Oh: Exited with Success (@ 0.72 s)
0: ProofGrid usable level: 0
0.0.L: Using states from traces to { Bridge_Top.chk_top.Write_after_read_addr <39> }
0.0.L: Trace Attempt  3	[0.20 s]
0.0.L: Trace Attempt  4	[0.20 s]
0.0.L: Trace Attempt  5	[0.20 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Back2back_data <43> }
0.0.L: Trace Attempt  3	[0.21 s]
0.0.L: Trace Attempt  4	[0.21 s]
0.0.L: Trace Attempt  5	[0.21 s]
0.0.B: Last scan. Per property time limit: 0s
0.0.B: Starting proof for property "Bridge_Top.chk_top.Read_after_write_addr"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Stopped processing property "Bridge_Top.chk_top.Read_after_write_addr"	[0.00 s].
0.0.B: Starting proof for property "Bridge_Top.chk_top.Write_after_read_addr"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt  7	[0.02 s]
0.0.B: Stopped processing property "Bridge_Top.chk_top.Write_after_read_addr"	[0.00 s].
0.0.B: All properties determined. [0.02 s]
0.0.AM: Stopped processing property "Bridge_Top.chk_top.Burst_write_addr2"	[0.13 s].
0.0.AM: Last scan. Per property time limit: 0s
0.0.AM: Starting proof for property "Bridge_Top.chk_top.Read_after_write_addr"	[0.00 s].
0.0.AM: Stopped processing property "Bridge_Top.chk_top.Read_after_write_addr"	[0.00 s].
0.0.AM: Starting proof for property "Bridge_Top.chk_top.Write_after_read_addr"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  7	[0.01 s]
0.0.AM: Stopped processing property "Bridge_Top.chk_top.Write_after_read_addr"	[0.00 s].
0.0.AM: All properties determined. [0.02 s]
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write_addr"	[0.00 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write_addr"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Write_after_read_addr"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  7	[0.01 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.Write_after_read_addr"	[0.00 s].
0.0.N: All properties determined. [0.02 s]
0.0.Hp: Trace Attempt  7	[0.43 s]
0.0.Hp: All properties determined. [0.43 s]
0.0.Ht: Exited with Success (@ 0.72 s)
0.0.Bm: Exited with Success (@ 0.72 s)
0.0.Mpcustom4: Trace Attempt  7	[0.22 s]
0.0.Mpcustom4: All properties determined. [0.25 s]
0.0.L: All properties determined. [0.49 s]
0.0.B: Exited with Success (@ 0.72 s)
0.0.AM: Exited with Success (@ 0.72 s)
0.0.N: Exited with Success (@ 0.72 s)
0.0.Hp: Exited with Success (@ 0.72 s)
0.0.Mpcustom4: Exited with Success (@ 0.72 s)
0.0.L: Exited with Success (@ 0.72 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 66.07 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.09        0.57        0.00       86.72 %
     Hp        0.10        0.55        0.00       84.29 %
     Ht        0.23        0.34        0.00       60.14 %
     Bm        0.22        0.34        0.00       60.42 %
    Mpcustom4        0.22        0.34        0.00       60.51 %
     Oh        0.22        0.19        0.00       45.94 %
      L        0.22        0.34        0.00       60.88 %
      B        0.22        0.34        0.00       61.07 %
     AM        0.20        0.34        0.00       63.05 %
    all        0.19        0.37        0.00       66.07 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               1.73        3.36        0.00

    Data read    : 440.39 kiB
    Data written : 8.12 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 8 times for a total of 0.64 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 51
                 assertions                   : 19
                  - proven                    : 4 (21.0526%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 15 (78.9474%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 32
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 32 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.Read_Pwrite -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.Read_Pwrite".
cex
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.Read_Penable -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.Read_Penable".
cex
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.Burst_read_addr -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.Burst_read_addr".
cex
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.Burst_read_addr -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.Burst_read_addr".
cex
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 51 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 568 of 1624 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Read_data_transfer" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.003s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 4, declared: 1, looping: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Paddr" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Penable" was proven in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.00 s]
0.0.N: Proof Simplification Iteration 5	[0.00 s]
0.0.N: Proof Simplification Iteration 6	[0.01 s]
0.0.N: Proof Simplification Iteration 7	[0.01 s]
0.0.N: Proof Simplification Iteration 8	[0.01 s]
0.0.N: Proof Simplification Iteration 9	[0.01 s]
0.0.N: Proof Simplification Iteration 10	[0.01 s]
0.0.PRE: Proof Simplification completed in 0.02 s
0.0.N: Identified and disabled 14 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 34
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 106495@micro02(local) jg_102242_micro02_5
0.0.N: Proofgrid shell started at 106494@micro02(local) jg_102242_micro02_5
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_2:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_3:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write_addr:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back2back_data:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back2back_Pwrite:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_2:precondition1" was covered in 2 cycles in 0.18 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" was covered in 1 cycles in 0.18 s by the incidental trace "Bridge_Top.chk_top._assume_2:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_3:precondition1" was covered in 2 cycles in 0.18 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1" was covered in 2 cycles in 0.18 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_after_write_addr:precondition1" was covered in 2 cycles in 0.18 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Back2back_data:precondition1" was covered in 2 cycles in 0.18 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Back2back_Pwrite:precondition1" was covered in 2 cycles in 0.18 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" was covered in 1 cycles in 0.18 s by the incidental trace "Bridge_Top.chk_top._assume_2:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_2:precondition1"	[0.21 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_3:precondition1"	[0.21 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1"	[0.21 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write_addr:precondition1"	[0.21 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back2back_data:precondition1"	[0.21 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back2back_Pwrite:precondition1"	[0.21 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_4:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_5:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_4:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_5:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_4:precondition1"	[0.02 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_5:precondition1"	[0.02 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_6:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_7:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_6:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_Pwrite:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_6:precondition1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.Read_Penable" in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_6:precondition1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.Burst_read_addr" in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_6:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_7:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_Penable:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_6:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Burst_read_addr:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_6:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_6:precondition1"	[0.03 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_7:precondition1"	[0.03 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_8:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_8:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_12:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_8:precondition1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.Write_Pwrite" in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_8:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Write_Pwrite:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_8:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_8:precondition1"	[0.03 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_9:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_13:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Burst_write_data1:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Write_Penable1:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Burst_write_addr1:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_9:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_14:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_9:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Burst_write_data2:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_9:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Write_Penable2:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_9:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_13:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Burst_write_data1:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Write_Penable1:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Burst_write_addr1:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_9:precondition1"	[0.02 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_13:precondition1"	[0.02 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Burst_write_data1:precondition1"	[0.02 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Write_Penable1:precondition1"	[0.02 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Burst_write_addr1:precondition1"	[0.02 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_10:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_10:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_11:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_10:precondition1".
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_10:precondition1"	[0.08 s].
0.0.Hp: Trace Attempt  2	[0.08 s]
0.0.Hp: A proof was found: No trace exists. [0.22 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Back_to_back_Paddr" was proven in 0.40 s.
0.0.Hp: Trace Attempt  3	[0.22 s]
0.0.Hp: A trace with 3 cycles was found. [0.22 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_data_transfer:precondition1" was covered in 3 cycles in 0.41 s.
0.0.Hp: A trace with 3 cycles was found. [0.23 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.Burst_write_data1" in 0.44 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.Burst_write_addr1" in 0.44 s.
0.0.Hp: A trace with 3 cycles was found. [0.23 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.Back2back_data" in 0.47 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.Back2back_Pwrite" in 0.47 s.
0.0.Ht: Proofgrid shell started at 106526@micro02(local) jg_102242_micro02_5
0.0.Bm: Proofgrid shell started at 106527@micro02(local) jg_102242_micro02_5
0.0.Mpcustom4: Proofgrid shell started at 106528@micro02(local) jg_102242_micro02_5
0.0.Oh: Proofgrid shell started at 106529@micro02(local) jg_102242_micro02_5
0.0.L: Proofgrid shell started at 106530@micro02(local) jg_102242_micro02_5
0.0.B: Proofgrid shell started at 106531@micro02(local) jg_102242_micro02_5
0.0.AM: Proofgrid shell started at 106532@micro02(local) jg_102242_micro02_5
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_data_transfer:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_data_transfer:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_Pwrite"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.Hp: Trace Attempt  4	[0.34 s]
0.0.Hp: A trace with 4 cycles was found. [0.34 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 4 cycles was found for the property "Bridge_Top.chk_top.Write_Penable1" in 0.49 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.34 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 4 cycles was found for the property "Bridge_Top.chk_top.Write_Penable2" in 0.52 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Burst_write_addr2:precondition1" was covered in 4 cycles in 0.52 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.34 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 4 cycles was found for the property "Bridge_Top.chk_top.Back_to_back_Penable" in 0.55 s.
0.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Trace Attempt  1	[0.01 s]
0.0.Ht: Trace Attempt  2	[0.01 s]
0.0.Ht: Trace Attempt  3	[0.01 s]
0.0.Ht: Trace Attempt  4	[0.01 s]
0.0.Ht: Trace Attempt  5	[0.01 s]
0.0.Ht: A trace with 5 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "Bridge_Top.chk_top.Burst_write_data2" in 0.00 s.
0.0.Bm: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Bm: Trace Attempt  1	[0.01 s]
0.0.Bm: Trace Attempt  2	[0.01 s]
0.0.Bm: Trace Attempt  3	[0.01 s]
0.0.Mpcustom4: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Mpcustom4: Trace Attempt  1	[0.00 s]
0.0.Mpcustom4: Trace Attempt  2	[0.01 s]
0.0.Oh: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Oh: bwd trail(1): 1 0.00644706s
0.0.Oh: All properties either determined or skipped. [0.01 s]
0.0.L: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.L: Using trace diversification with seed 1 (0.05)
0.0.L: Using LRU state removal heuristic
0.0.L: Using states from traces to { (reset) }
0.0.L: Trace Attempt  3	[0.01 s]
0.0.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "Bridge_Top.chk_top.Read_Pwrite"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.Hp: Trace Attempt  5	[0.44 s]
0.0.Hp: A trace with 5 cycles was found. [0.45 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 5 cycles was found for the property "Bridge_Top.chk_top.Burst_write_addr2" in 0.60 s.
0.0.Hp: A trace with 5 cycles was found. [0.45 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 5 cycles was found for the property "Bridge_Top.chk_top.Read_after_write_addr" in 0.63 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 5 cycles was found. [0.45 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_after_read_addr:precondition1" was covered in 5 cycles in 0.65 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0: ProofGrid usable level: 3
0.0.Hp: Trace Attempt  6	[0.49 s]
0.0.Hp: A trace with 6 cycles was found. [0.49 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1" was covered in 6 cycles in 0.68 s.
0.0.Hp: Trace Attempt  7	[0.52 s]
0.0.Hp: A trace with 7 cycles was found. [0.52 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 7 cycles was found for the property "Bridge_Top.chk_top.Write_after_read_addr" in 0.71 s.
0.0.N: Requesting engine job to terminate
0.0.B: Requesting engine job to terminate
0.0.AM: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Requesting engine job to terminate
0.0.L: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.66 s]
0.0.Ht: Trace Attempt  8	[0.02 s]
0.0.Ht: A trace with 8 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 8 cycles was found for the property "Bridge_Top.chk_top.Read_Pwrite" in 0.16 s.
0.0.Ht: All properties determined. [0.02 s]
0.0.Bm: Trace Attempt  4	[0.01 s]
0.0.Bm: Trace Attempt  5	[0.02 s]
0.0.Mpcustom4: Trace Attempt  3	[0.03 s]
0.0.Mpcustom4: Trace Attempt  3	[0.04 s]
0.0.Mpcustom4: Trace Attempt  4	[0.05 s]
0.0.Mpcustom4: Trace Attempt  5	[0.05 s]
0.0.Mpcustom4: Trace Attempt  3	[0.06 s]
0.0.Mpcustom4: Trace Attempt  4	[0.06 s]
0.0.Mpcustom4: Trace Attempt  5	[0.07 s]
0.0.Mpcustom4: Trace Attempt  4	[0.09 s]
0.0.Mpcustom4: Trace Attempt  5	[0.10 s]
0.0.Mpcustom4: Trace Attempt  5	[0.16 s]
0.0.Oh: Exited with Success (@ 0.67 s)
0: ProofGrid usable level: 0
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_2:precondition1 (2) }
0.0.L: Trace Attempt  3	[0.02 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_8:precondition1 (3) }
0.0.L: Trace Attempt  3	[0.02 s]
0.0.L: Trace Attempt  4	[0.02 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_9:precondition1 (5) }
0.0.L: Trace Attempt  3	[0.03 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_10:precondition1 (6) }
0.0.L: Trace Attempt  3	[0.03 s]
0.0.L: Trace Attempt  4	[0.04 s]
0.0.L: Trace Attempt  5	[0.04 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Read_data_transfer:precondition1 (9) }
0.0.L: Trace Attempt  3	[0.05 s]
0.0.L: Trace Attempt  4	[0.05 s]
0.0.L: Trace Attempt  5	[0.05 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Write_after_read_addr:precondition1 (12) }
0.0.L: Trace Attempt  3	[0.06 s]
0.0.L: Trace Attempt  4	[0.06 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_6:precondition1 (14) }
0.0.L: Trace Attempt  3	[0.07 s]
0.0.L: Trace Attempt  4	[0.07 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Read_Penable <16> }
0.0.L: Trace Attempt  3	[0.08 s]
0.0.L: Trace Attempt  4	[0.08 s]
0.0.L: Trace Attempt  5	[0.09 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Burst_write_data1 <21> }
0.0.L: Trace Attempt  3	[0.11 s]
0.0.L: Overconstrained local search, searching for dead end trace with 22 - 24 cycles
0.0.L: Trace Attempt 23	[0.11 s]
0.0.L: A trace with 23 cycles was found. [0.11 s]
INFO (IPF155): 0.0.L: A dead end state was reached after 23 cycles in task "<embedded>" in 0.16 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.L: Overconstrained local search, discarded 1 start state(s) and retrying
0.0.L: Using states from traces to { Bridge_Top.chk_top.Read_Penable <16> }
0.0.L: Trace Attempt  3	[0.11 s]
0.0.L: Trace Attempt  4	[0.12 s]
0.0.L: Trace Attempt  5	[0.12 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Burst_write_addr1 <21> }
0.0.L: Trace Attempt  3	[0.14 s]
0.0.L: Overconstrained local search, discarded 1 start state(s) and retrying
0.0.L: Using states from traces to { Bridge_Top.chk_top.Read_Penable <16> }
0.0.L: Trace Attempt  3	[0.14 s]
0.0.L: Trace Attempt  4	[0.15 s]
0.0.L: Trace Attempt  5	[0.15 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Back2back_data <22> }
0.0.L: Trace Attempt  3	[0.18 s]
0.0.L: Trace Attempt  4	[0.18 s]
0.0.L: Trace Attempt  5	[0.18 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Back_to_back_Penable <25> }
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.B: Trace Attempt  8	[0.00 s]
0.0.B: Stopped processing property "Bridge_Top.chk_top.Read_Pwrite"	[0.18 s].
0.0.AM: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AM: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.AM: Starting proof for property "Bridge_Top.chk_top.Read_Pwrite"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  8	[0.01 s]
0.0.AM: Stopped processing property "Bridge_Top.chk_top.Read_Pwrite"	[0.00 s].
0.0.N: Trace Attempt  8	[0.01 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_Pwrite"	[0.29 s].
0.0.Hp: Trace Attempt  8	[0.54 s]
0.0.Hp: All properties determined. [0.55 s]
0.0.Ht: Exited with Success (@ 0.67 s)
0.0.Bm: Trace Attempt  8	[0.04 s]
0.0.Bm: All properties determined. [0.20 s]
0.0.Mpcustom4: Trace Attempt  5	[0.23 s]
0.0.L: Trace Attempt  3	[0.20 s]
0.0.L: Trace Attempt  4	[0.21 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_4:precondition1 (27) }
0.0.L: Trace Attempt  3	[0.21 s]
0.0.L: Trace Attempt  4	[0.21 s]
0.0.L: Trace Attempt  5	[0.22 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Write_after_read_addr <32> }
0.0.L: Trace Attempt  3	[0.23 s]
0.0.L: Trace Attempt  4	[0.23 s]
0.0.L: Trace Attempt  5	[0.23 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Write_Penable1 <38> }
0.0.L: Trace Attempt  3	[0.24 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Burst_write_data2 <39> }
0.0.L: Trace Attempt  3	[0.25 s]
0.0.L: Trace Attempt  4	[0.25 s]
0.0.L: Trace Attempt  5	[0.25 s]
0.0.L: Trace Attempt 14	[0.30 s]
0.0.L: All properties determined. [0.33 s]
0.0.AM: All properties determined. [0.31 s]
0.0.N: All properties determined. [0.32 s]
0.0.Hp: Exited with Success (@ 0.67 s)
0.0.Bm: Exited with Success (@ 0.67 s)
0.0.B: All properties determined. [0.32 s]
0.0.AM: Exited with Success (@ 0.67 s)
0.0.N: Exited with Success (@ 0.67 s)
0.0.B: Exited with Success (@ 0.67 s)
0.0.L: Exited with Success (@ 0.67 s)
0.0.Mpcustom4: Trace Attempt  7	[0.29 s]
0.0.Mpcustom4: All properties determined. [0.33 s]
0.0.Mpcustom4: Exited with Success (@ 0.67 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 57.59 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.10        0.66        0.00       86.72 %
     Hp        0.09        0.66        0.00       87.58 %
     Ht        0.34        0.32        0.00       48.74 %
     Bm        0.34        0.32        0.00       48.84 %
    Mpcustom4        0.34        0.32        0.00       48.99 %
     Oh        0.34        0.20        0.00       36.98 %
      L        0.33        0.32        0.00       49.21 %
      B        0.33        0.32        0.00       49.27 %
     AM        0.33        0.32        0.00       49.37 %
    all        0.28        0.38        0.00       57.59 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               2.55        3.46        0.00

    Data read    : 450.13 kiB
    Data written : 7.84 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 6 times for a total of 0.597 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 51
                 assertions                   : 19
                  - proven                    : 4 (21.0526%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 15 (78.9474%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 32
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 32 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.Read_Pwrite -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.Read_Pwrite".
cex
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.Write_Pwrite -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.Write_Pwrite".
cex
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.Back_to_back_Penable -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.Back_to_back_Penable".
cex
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 51 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 569 of 1625 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Read_data_transfer" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.003s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 4, declared: 1, looping: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Paddr" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Penable" was proven in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.00 s]
0.0.N: Proof Simplification Iteration 5	[0.00 s]
0.0.N: Proof Simplification Iteration 6	[0.01 s]
0.0.N: Proof Simplification Iteration 7	[0.01 s]
0.0.N: Proof Simplification Iteration 8	[0.01 s]
0.0.N: Proof Simplification Iteration 9	[0.01 s]
0.0.N: Proof Simplification Iteration 10	[0.01 s]
0.0.PRE: Proof Simplification completed in 0.02 s
0.0.N: Identified and disabled 14 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 34
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 108244@micro02(local) jg_102242_micro02_6
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" was covered in 1 cycles in 0.22 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" was covered in 1 cycles in 0.22 s.
0: ProofGrid usable level: 33
0.0.N: Proofgrid shell started at 108243@micro02(local) jg_102242_micro02_6
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_3:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_4:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write_addr:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back2back_data:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back2back_Pwrite:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_3:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_4:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_after_write_addr:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Back2back_data:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Back2back_Pwrite:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_3:precondition1"	[0.05 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_4:precondition1"	[0.05 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1"	[0.05 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write_addr:precondition1"	[0.05 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back2back_data:precondition1"	[0.05 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back2back_Pwrite:precondition1"	[0.05 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_5:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_6:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_5:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_6:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_5:precondition1"	[0.02 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_6:precondition1"	[0.02 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_7:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_8:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_7:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_data_transfer:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_7:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_Pwrite:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_7:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_8:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_Penable:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_7:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Burst_read_addr:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_7:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_7:precondition1"	[0.03 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_8:precondition1"	[0.03 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_9:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_9:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_13:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_9:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Write_Pwrite:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_9:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_9:precondition1"	[0.02 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_10:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_14:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Burst_write_data1:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Write_Penable1:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Burst_write_addr1:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_10:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_15:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_10:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Burst_write_data2:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_10:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Write_Penable2:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_10:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_14:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Burst_write_data1:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Write_Penable1:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Burst_write_addr1:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_10:precondition1"	[0.27 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_14:precondition1"	[0.27 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Burst_write_data1:precondition1"	[0.27 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Write_Penable1:precondition1"	[0.27 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Burst_write_addr1:precondition1"	[0.27 s].
0.0.Hp: Trace Attempt  2	[0.09 s]
0.0.Hp: A proof was found: No trace exists. [0.23 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Back_to_back_Paddr" was proven in 0.63 s.
0.0.Hp: Trace Attempt  3	[0.23 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 3 cycles was found. [0.23 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_11:precondition1" was covered in 3 cycles in 0.64 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_12:precondition1" was covered in 3 cycles in 0.64 s.
0.0.Ht: Proofgrid shell started at 108275@micro02(local) jg_102242_micro02_6
0.0.Bm: Proofgrid shell started at 108276@micro02(local) jg_102242_micro02_6
0.0.Mpcustom4: Proofgrid shell started at 108277@micro02(local) jg_102242_micro02_6
0.0.Oh: Proofgrid shell started at 108278@micro02(local) jg_102242_micro02_6
0.0.L: Proofgrid shell started at 108279@micro02(local) jg_102242_micro02_6
0.0.B: Proofgrid shell started at 108280@micro02(local) jg_102242_micro02_6
0.0.AM: Proofgrid shell started at 108281@micro02(local) jg_102242_micro02_6
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_11:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_11:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_Pwrite"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt 10	[0.04 s]
0.0.N: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.N: The property "Bridge_Top.chk_top.Read_Pwrite" was proven in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_Pwrite"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_Penable"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Bm: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.Ht: Trace Attempt  1	[0.00 s]
0.0.Ht: Trace Attempt  2	[0.00 s]
0.0.Ht: Trace Attempt  3	[0.00 s]
0.0.Ht: Trace Attempt  4	[0.01 s]
0.0.Bm: Trace Attempt  1	[0.00 s]
0.0.Bm: Trace Attempt  2	[0.00 s]
0.0.Bm: Trace Attempt  3	[0.01 s]
0.0.Bm: Trace Attempt  4	[0.01 s]
0.0.Oh: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Oh: bwd trail(1): 1 0.00774186s
0.0.Oh: All properties either determined or skipped. [0.01 s]
0.0.L: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "Bridge_Top.chk_top.Read_Penable"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.AM: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AM: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.AM: Starting proof for property "Bridge_Top.chk_top.Read_Penable"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.L: Using trace diversification with seed 1 (0.05)
0.0.L: Using LRU state removal heuristic
0.0.L: Using states from traces to { (reset) }
0.0.Bm: A trace with 4 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Bm: The cover property "Bridge_Top.chk_top.Burst_write_addr2:precondition1" was covered in 4 cycles in 0.00 s.
0.0.Bm: Trace Attempt  5	[0.02 s]
0.0.Mpcustom4: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Mpcustom4: Trace Attempt  1	[0.01 s]
0.0.Mpcustom4: Trace Attempt  2	[0.02 s]
0.0.L: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.Ht: Trace Attempt  5	[0.03 s]
0.0.Oh: Exited with Success (@ 0.40 s)
0.0.Oh: Completed, Restart ignored.
0: ProofGrid usable level: 16
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_3:precondition1 (2) }
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.AM: Trace Attempt  2	[0.03 s]
0.0.AM: Trace Attempt  3	[0.03 s]
0.0.AM: Trace Attempt  4	[0.03 s]
0.0.AM: Trace Attempt  5	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt  7	[0.04 s]
0.0.N: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.N: The property "Bridge_Top.chk_top.Read_Penable" was proven in 0.17 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_Penable"	[0.17 s].
0.0.Bm: A trace with 5 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Bm: The cover property "Bridge_Top.chk_top.Write_after_read_addr:precondition1" was covered in 5 cycles in 0.17 s.
0.0.Bm: A trace with 5 cycles was found. [0.04 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 5 cycles was found for the property "Bridge_Top.chk_top.Back2back_Pwrite" in 0.33 s.
0.0.L: Trace Attempt  3	[0.04 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_9:precondition1 (3) }
0.0.AM: Stopped processing property "Bridge_Top.chk_top.Read_Penable"	[0.50 s].
0.0.AM: Starting proof for property "Bridge_Top.chk_top.Burst_read_addr"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Burst_read_addr"	[0.00 s].
0.0.L: Trace Attempt  3	[0.04 s]
0.0.L: Trace Attempt  4	[0.04 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_10:precondition1 (5) }
0.0.L: Trace Attempt  3	[0.05 s]
0.0.B: Trace Attempt 33	[0.04 s]
0.0.B: Stopped processing property "Bridge_Top.chk_top.Read_Penable"	[0.50 s].
0.0.B: Starting proof for property "Bridge_Top.chk_top.Burst_read_addr"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.01 s]
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.Mpcustom4: Trace Attempt  3	[0.06 s]
0.0.B: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_11:precondition1 (6) }
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Bm: Trace Attempt  6	[0.04 s]
0.0.Bm: A trace with 6 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Bm: The cover property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1" was covered in 6 cycles in 0.50 s.
0.0.Bm: Trace Attempt  7	[0.07 s]
0.0.Mpcustom4: Trace Attempt  3	[0.07 s]
0.0.L: Trace Attempt  3	[0.06 s]
0.0.L: Trace Attempt  4	[0.07 s]
0.0.L: Trace Attempt  5	[0.07 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.Mpcustom4: Trace Attempt  4	[0.09 s]
0.0.Mpcustom4: Trace Attempt  5	[0.11 s]
0.0.Mpcustom4: Trace Attempt  3	[0.12 s]
0.0.Mpcustom4: Trace Attempt  4	[0.13 s]
0.0.Mpcustom4: Trace Attempt  5	[0.16 s]
0.0.Mpcustom4: Validation of fixpoint was successful. Time = 0.00
0.0.Mpcustom4: Trace Attempt  6	[0.18 s]
0.0.Mpcustom4: A proof was found: No trace exists. [0.18 s]
INFO (IPF057): 0.0.Mpcustom4: The property "Bridge_Top.chk_top.Back2back_data" was proven in 0.42 s.
0.0.Mpcustom4: Trace Attempt  3	[0.19 s]
0.0.Mpcustom4: Trace Attempt  4	[0.22 s]
0.0.Mpcustom4: Trace Attempt  5	[0.24 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Read_data_transfer:precondition1 (9) }
0.0.L: Trace Attempt  3	[0.09 s]
0.0.L: Trace Attempt  4	[0.10 s]
0.0.L: Trace Attempt  5	[0.10 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Write_after_read_addr:precondition1 (14) }
0.0.L: Trace Attempt  3	[0.12 s]
0.0.L: Trace Attempt  4	[0.12 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_7:precondition1 (16) }
0.0.L: Trace Attempt  3	[0.13 s]
0.0.L: Trace Attempt  4	[0.13 s]
0.0.L: Trace Attempt  5	[0.14 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_5:precondition1 (20) }
0.0.L: Trace Attempt  3	[0.16 s]
0.0.L: Trace Attempt  4	[0.16 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Back2back_Pwrite <22> }
0.0.L: Trace Attempt  3	[0.16 s]
0.0.L: Trace Attempt  4	[0.17 s]
0.0.L: Trace Attempt  5	[0.17 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Burst_write_addr2:precondition1 (27) }
0.0.L: Trace Attempt  3	[0.20 s]
0.0.L: Trace Attempt  4	[0.20 s]
0.0.L: Trace Attempt  5	[0.21 s]
0.0.AM: Trace Attempt  4	[0.06 s]
0.0.AM: Trace Attempt  5	[0.07 s]
0.0.N: Trace Attempt  1	[0.14 s]
0.0.N: Trace Attempt  2	[0.14 s]
0.0.N: Trace Attempt  3	[0.14 s]
0.0.N: Trace Attempt  4	[0.23 s]
0.0.Hp: A proof was found: No trace exists. [0.64 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Burst_read_addr" was proven in 1.40 s.
0.0.Hp: A proof was found: No trace exists. [0.64 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Burst_write_data1" was proven in 1.40 s.
0.0.Hp: A proof was found: No trace exists. [0.64 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Pwrite" was proven in 1.40 s.
0.0.Hp: A proof was found: No trace exists. [0.64 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Penable1" was proven in 1.40 s.
0.0.Hp: A proof was found: No trace exists. [0.64 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Burst_write_addr1" was proven in 1.40 s.
0.0.Hp: A proof was found: No trace exists. [0.64 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Burst_write_addr2" was proven in 1.40 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Burst_read_addr"	[0.09 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Burst_write_data2"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt 30	[0.23 s]
0.0.B: Stopped processing property "Bridge_Top.chk_top.Burst_read_addr"	[0.09 s].
0.0.B: Starting proof for property "Bridge_Top.chk_top.Burst_write_data2"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt 13	[0.20 s]
0.0.AM: Stopped processing property "Bridge_Top.chk_top.Burst_read_addr"	[0.09 s].
0.0.AM: Starting proof for property "Bridge_Top.chk_top.Burst_write_data2"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.Hp: A proof was found: No trace exists. [0.71 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Penable2" was proven in 1.40 s.
0.0.Hp: A proof was found: No trace exists. [0.71 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Back_to_back_Penable" was proven in 1.40 s.
0.0.Hp: A proof was found: No trace exists. [0.71 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_after_write_addr" was proven in 1.40 s.
0.0.Hp: A proof was found: No trace exists. [0.71 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_after_read_addr" was proven in 1.40 s.
0.0.Mpcustom4: Validation of fixpoint was successful. Time = 0.01
0.0.Mpcustom4: Trace Attempt  4	[0.35 s]
0.0.Mpcustom4: Trace Attempt  5	[0.38 s]
0.0.Mpcustom4: Trace Attempt  5	[0.43 s]
0: ProofGrid usable level: 1
0.0.Mpcustom4: Trace Attempt  5	[0.49 s]
0: ProofGrid usable level: 1
0.0.Mpcustom4: Trace Attempt  5	[0.57 s]
0.0.N: Trace Attempt  1	[0.32 s]
0.0.N: Trace Attempt  2	[0.33 s]
0.0.N: Trace Attempt  3	[0.33 s]
0.0.N: Trace Attempt  5	[0.33 s]
0.0.Mpcustom4: Trace Attempt  5	[0.66 s]
0.0.AM: Trace Attempt  1	[0.40 s]
0.0.AM: Trace Attempt  2	[0.40 s]
0.0.AM: Trace Attempt  3	[0.40 s]
0.0.AM: Trace Attempt  4	[0.41 s]
0.0.AM: Trace Attempt  5	[0.43 s]
0.0.Mpcustom4: Trace Attempt  5	[0.77 s]
0.0.N: Validation of fixpoint was successful. Time = 0.01
0.0.N: Requesting engine job to terminate
0.0.B: Requesting engine job to terminate
0.0.AM: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Requesting engine job to terminate
0.0.L: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [1.38 s]
0.0.N: Trace Attempt 10	[0.70 s]
0.0.N: A proof was found: No trace exists. [0.73 s]
INFO (IPF057): 0.0.N: The property "Bridge_Top.chk_top.Burst_write_data2" was proven in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Burst_write_data2"	[0.00 s].
0.0.N: All properties determined. [0.73 s]
0.0.Hp: Interrupted (multi)
0.0.Hp: All properties determined. [1.37 s]
0.0.AM: Trace Attempt  7	[0.56 s]
0.0.AM: Stopped processing property "Bridge_Top.chk_top.Burst_write_data2"	[0.00 s].
0.0.AM: All properties determined. [0.72 s]
0.0.N: Exited with Success (@ 1.38 s)
0: ProofGrid usable level: 0
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 80	[0.99 s]
0.0.Ht: All properties determined. [1.00 s]
0.0.AM: Exited with Success (@ 1.38 s)
0.0.L: Trace Attempt 21	[0.97 s]
0.0.L: All properties determined. [1.01 s]
0.0.L: Exited with Success (@ 1.39 s)
0.0.Mpcustom4: Trace Attempt  7	[0.98 s]
0.0.Mpcustom4: All properties determined. [1.01 s]
0.0.B: Trace Attempt 82	[0.71 s]
0.0.B: Stopped processing property "Bridge_Top.chk_top.Burst_write_data2"	[0.00 s].
0.0.Mpcustom4: Exited with Success (@ 1.39 s)
0.0.B: All properties determined. [0.74 s]
0.0.B: Exited with Success (@ 1.40 s)
0.0.Hp: Exited with Success (@ 1.41 s)
0.0.Ht: Exited with Success (@ 1.41 s)
0.0.Bm: Trace Attempt 82	[1.00 s]
0.0.Bm: All properties determined. [1.03 s]
0.0.Bm: Exited with Success (@ 1.41 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 75.97 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.12        1.33        0.00       91.75 %
     Hp        0.09        1.37        0.00       94.10 %
     Ht        0.37        1.00        0.00       72.85 %
     Bm        0.37        1.00        0.00       72.98 %
    Mpcustom4        0.37        1.00        0.00       73.06 %
     Oh        0.37        0.01        0.00        3.09 %
      L        0.37        1.00        0.00       73.26 %
      B        0.36        1.00        0.00       73.45 %
     AM        0.34        1.00        0.00       74.39 %
    all        0.31        0.97        0.00       75.97 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               2.76        8.72        0.00

    Data read    : 132.52 kiB
    Data written : 123.64 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 3 times for a total of 0.507 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 51
                 assertions                   : 19
                  - proven                    : 18 (94.7368%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (5.26316%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 32
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 32 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 53 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 578 of 1634 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Read_data_transfer" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.003s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 4, declared: 1, looping: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Paddr" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Penable" was proven in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.00 s]
0.0.N: Proof Simplification Iteration 5	[0.00 s]
0.0.N: Proof Simplification Iteration 6	[0.01 s]
0.0.N: Proof Simplification Iteration 7	[0.01 s]
0.0.N: Proof Simplification Iteration 8	[0.01 s]
0.0.N: Proof Simplification Iteration 9	[0.01 s]
0.0.N: Proof Simplification Iteration 10	[0.01 s]
0.0.PRE: Proof Simplification completed in 0.02 s
0.0.N: Identified and disabled 14 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 36
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 108470@micro02(local) jg_102242_micro02_7
0.0.N: Proofgrid shell started at 108469@micro02(local) jg_102242_micro02_7
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_3:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_4:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write_addr:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back2back_data:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back2back_Pwrite:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_3:precondition1" was covered in 2 cycles in 0.15 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" was covered in 1 cycles in 0.15 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_4:precondition1" was covered in 2 cycles in 0.15 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1" was covered in 2 cycles in 0.15 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_after_write_addr:precondition1" was covered in 2 cycles in 0.15 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Back2back_data:precondition1" was covered in 2 cycles in 0.15 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Back2back_Pwrite:precondition1" was covered in 2 cycles in 0.15 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" was covered in 1 cycles in 0.15 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_3:precondition1"	[0.17 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_4:precondition1"	[0.17 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1"	[0.17 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write_addr:precondition1"	[0.17 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back2back_data:precondition1"	[0.17 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back2back_Pwrite:precondition1"	[0.17 s].
0: ProofGrid usable level: 34
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_5:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_6:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_5:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_6:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_5:precondition1"	[0.02 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_6:precondition1"	[0.02 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_7:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_8:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_7:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_data_transfer:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_7:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_Pwrite:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_7:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_8:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_Penable:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_7:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Burst_read_addr:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_7:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_7:precondition1"	[0.02 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_8:precondition1"	[0.02 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_9:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_9:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_13:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_9:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Write_Pwrite:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_9:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_9:precondition1"	[0.02 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_10:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_14:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Burst_write_data1:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Write_Penable1:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Burst_write_addr1:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_10:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_15:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_10:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Burst_write_data2:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_10:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Write_Penable2:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_10:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_14:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Burst_write_data1:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Write_Penable1:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Burst_write_addr1:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_10:precondition1"	[0.02 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_14:precondition1"	[0.02 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Burst_write_data1:precondition1"	[0.02 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Write_Penable1:precondition1"	[0.02 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Burst_write_addr1:precondition1"	[0.02 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_11:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_11:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_12:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_11:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_11:precondition1"	[0.12 s].
0.0.Hp: Trace Attempt  1	[0.10 s]
0.0.Hp: Trace Attempt  2	[0.10 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 2 cycles was found. [0.10 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Burst_write_psel0:precondition1" was covered in 2 cycles in 0.38 s.
0.0.Ht: Proofgrid shell started at 108501@micro02(local) jg_102242_micro02_7
0.0.Bm: Proofgrid shell started at 108502@micro02(local) jg_102242_micro02_7
0.0.Mpcustom4: Proofgrid shell started at 108503@micro02(local) jg_102242_micro02_7
0.0.Oh: Proofgrid shell started at 108504@micro02(local) jg_102242_micro02_7
0.0.L: Proofgrid shell started at 108505@micro02(local) jg_102242_micro02_7
0.0.B: Proofgrid shell started at 108506@micro02(local) jg_102242_micro02_7
0.0.AM: Proofgrid shell started at 108507@micro02(local) jg_102242_micro02_7
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_Pwrite"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt 12	[0.05 s]
0.0.N: A proof was found: No trace exists. [0.05 s]
INFO (IPF057): 0.0.N: The property "Bridge_Top.chk_top.Read_Pwrite" was proven in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_Pwrite"	[0.00 s].
0.0.L: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.L: Using trace diversification with seed 1 (0.05)
0.0.L: Using LRU state removal heuristic
0.0.L: Using states from traces to { (reset) }
0.0.L: Trace Attempt  3	[0.01 s]
0.0.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "Bridge_Top.chk_top.Read_Penable"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.AM: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AM: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.AM: Starting proof for property "Bridge_Top.chk_top.Read_Penable"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Trace Attempt  1	[0.00 s]
0.0.Ht: Trace Attempt  2	[0.00 s]
0.0.Ht: Trace Attempt  3	[0.00 s]
0.0.Ht: A trace with 3 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.Burst_write_psel0" in 0.00 s.
0.0.Ht: Trace Attempt  4	[0.01 s]
0.0.Bm: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Bm: Trace Attempt  1	[0.00 s]
0.0.Bm: Trace Attempt  2	[0.00 s]
0.0.Bm: Trace Attempt  3	[0.01 s]
0.0.Mpcustom4: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Mpcustom4: Trace Attempt  1	[0.00 s]
0.0.Mpcustom4: Trace Attempt  2	[0.01 s]
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_Penable"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.Hp: A proof was found: No trace exists. [0.28 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Back_to_back_Paddr" was proven in 0.89 s.
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_3:precondition1 (2) }
0.0.N: Trace Attempt  3	[0.00 s]
0.0.Ht: A trace with 4 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "Bridge_Top.chk_top.Burst_write_addr2:precondition1" was covered in 4 cycles in 0.28 s.
0.0.Ht: Trace Attempt  5	[0.02 s]
0.0.Bm: Trace Attempt  4	[0.01 s]
0.0.L: Trace Attempt  3	[0.01 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_9:precondition1 (3) }
0.0.L: Trace Attempt  3	[0.02 s]
0.0.L: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.Bm: Trace Attempt  5	[0.02 s]
0.0.Oh: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_10:precondition1 (5) }
0.0.L: Trace Attempt  3	[0.03 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_11:precondition1 (6) }
0.0.L: Trace Attempt  3	[0.03 s]
0.0.Ht: A trace with 5 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Ht: The cover property "Bridge_Top.chk_top.Write_after_read_addr:precondition1" was covered in 5 cycles in 0.37 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 5 cycles was found. [0.03 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "Bridge_Top.chk_top.Back2back_Pwrite" in 0.44 s.
0.0.Oh: bwd trail(1): 1 0.007601s
0.0.Oh: All properties either determined or skipped. [0.03 s]
0.0.L: Trace Attempt  4	[0.03 s]
0.0.L: Trace Attempt  5	[0.04 s]
0.0.AM: Trace Attempt  1	[0.04 s]
0.0.AM: Trace Attempt  2	[0.04 s]
0.0.AM: Trace Attempt  3	[0.04 s]
0.0.AM: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  1	[0.05 s]
0.0.N: Trace Attempt  2	[0.05 s]
0.0.N: Trace Attempt  3	[0.05 s]
0.0.N: Trace Attempt  4	[0.05 s]
0.0.N: Trace Attempt  5	[0.06 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt  7	[0.06 s]
0.0.N: A proof was found: No trace exists. [0.06 s]
INFO (IPF057): 0.0.N: The property "Bridge_Top.chk_top.Read_Penable" was proven in 0.38 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_Penable"	[0.38 s].
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: Trace Attempt  6	[0.04 s]
0.0.Ht: A trace with 6 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1" was covered in 6 cycles in 0.65 s.
0: ProofGrid usable level: 12
0.0.Ht: Trace Attempt  7	[0.06 s]
0.0.Mpcustom4: Trace Attempt  3	[0.05 s]
0.0.Mpcustom4: Trace Attempt  3	[0.06 s]
0.0.Mpcustom4: Trace Attempt  4	[0.09 s]
0.0.Mpcustom4: Trace Attempt  5	[0.11 s]
0.0.Mpcustom4: Trace Attempt  3	[0.12 s]
0.0.Oh: Exited with Success (@ 1.06 s)
0.0.Oh: Completed, Restart ignored.
0.0.L: Using states from traces to { Bridge_Top.chk_top.Read_data_transfer:precondition1 (9) }
0.0.L: Trace Attempt  3	[0.05 s]
0.0.L: Trace Attempt  4	[0.05 s]
0.0.L: Trace Attempt  5	[0.05 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Burst_write_psel0 <13> }
0.0.L: Trace Attempt  3	[0.07 s]
0.0.L: Overconstrained local search, searching for dead end trace with 14 - 16 cycles
0.0.L: Trace Attempt 15	[0.07 s]
0.0.L: A trace with 15 cycles was found. [0.07 s]
INFO (IPF155): 0.0.L: A dead end state was reached after 15 cycles in task "<embedded>" in 0.83 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.L: Overconstrained local search, discarded 1 start state(s) and retrying
0.0.L: Using states from traces to { Bridge_Top.chk_top.Read_data_transfer:precondition1 (9) }
0.0.L: Trace Attempt  3	[0.07 s]
0.0.L: Trace Attempt  4	[0.07 s]
0.0.L: Trace Attempt  5	[0.08 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Write_after_read_addr:precondition1 (14) }
0.0.L: Trace Attempt  3	[0.10 s]
0.0.L: Trace Attempt  4	[0.10 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_5:precondition1 (16) }
0.0.L: Trace Attempt  3	[0.11 s]
0.0.L: Trace Attempt  4	[0.11 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Back2back_Pwrite <18> }
0.0.L: Trace Attempt  3	[0.11 s]
0.0.L: Trace Attempt  4	[0.12 s]
0.0.L: Trace Attempt  5	[0.12 s]
0.0.AM: Trace Attempt  5	[0.07 s]
0.0.AM: Validation of fixpoint was successful. Time = 0.00
0.0.AM: Trace Attempt  7	[0.08 s]
0.0.AM: Stopped processing property "Bridge_Top.chk_top.Read_Penable"	[0.99 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Burst_read_addr"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  5	[0.05 s]
0.0.N: Trace Attempt  5	[0.05 s]
0.0.N: Trace Attempt  1	[0.17 s]
0.0.N: Trace Attempt  2	[0.17 s]
0.0.N: Trace Attempt  3	[0.17 s]
0.0.N: Trace Attempt  4	[0.28 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.47 s]
INFO (IPF057): 0.0.N: The property "Bridge_Top.chk_top.Burst_read_addr" was proven in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Burst_read_addr"	[0.00 s].
0.0.Hp: A proof was found: No trace exists. [0.47 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Back2back_data" was proven in 1.61 s.
0.0.Hp: A proof was found: No trace exists. [0.61 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Burst_write_data1" was proven in 1.61 s.
0.0.Hp: A proof was found: No trace exists. [0.61 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Pwrite" was proven in 1.61 s.
0.0.Hp: A proof was found: No trace exists. [0.61 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Penable1" was proven in 1.61 s.
0.0.Hp: A proof was found: No trace exists. [0.61 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Penable2" was proven in 1.61 s.
0.0.Hp: A proof was found: No trace exists. [0.61 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Burst_write_addr1" was proven in 1.61 s.
0.0.Hp: A proof was found: No trace exists. [0.61 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Burst_write_addr2" was proven in 1.61 s.
0.0.Hp: A proof was found: No trace exists. [0.67 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Back_to_back_Penable" was proven in 1.61 s.
0.0.Hp: A proof was found: No trace exists. [0.67 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_after_write_addr" was proven in 1.61 s.
0.0.Hp: A proof was found: No trace exists. [0.67 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_after_read_addr" was proven in 1.61 s.
0.0.Hp: Trace Attempt  3	[0.67 s]
0.0.Hp: Trace Attempt  4	[0.67 s]
0.0.Hp: Trace Attempt  5	[0.67 s]
0.0.Mpcustom4: Trace Attempt  4	[0.14 s]
0.0.Mpcustom4: Trace Attempt  5	[0.16 s]
0.0.Mpcustom4: Validation of fixpoint was successful. Time = 0.00
0.0.Mpcustom4: Trace Attempt  3	[0.24 s]
0.0.Mpcustom4: Trace Attempt  4	[0.27 s]
0.0.Mpcustom4: Trace Attempt  5	[0.29 s]
0.0.Mpcustom4: Trace Attempt  3	[0.40 s]
0.0.Mpcustom4: Trace Attempt  4	[0.45 s]
0.0.Mpcustom4: Trace Attempt  5	[0.48 s]
0.0.Mpcustom4: Validation of fixpoint was successful. Time = 0.01
0.0.Mpcustom4: Trace Attempt  3	[0.65 s]
0.0.Mpcustom4: Trace Attempt  4	[0.71 s]
0.0.Mpcustom4: Trace Attempt  5	[0.73 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top._assume_7:precondition1 (21) }
0.0.L: Trace Attempt  3	[0.12 s]
0.0.L: Trace Attempt  4	[0.13 s]
0.0.L: Trace Attempt  5	[0.13 s]
0.0.L: Using states from traces to { Bridge_Top.chk_top.Burst_write_addr2:precondition1 (26) }
0.0.L: Trace Attempt  3	[0.16 s]
0.0.L: Trace Attempt  4	[0.16 s]
0.0.L: Trace Attempt  5	[0.16 s]
0.0.B: Trace Attempt 88	[0.12 s]
0.0.B: Stopped processing property "Bridge_Top.chk_top.Read_Penable"	[1.00 s].
0.0.B: Starting proof for property "Bridge_Top.chk_top.Burst_read_addr"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.01 s]
0.0.B: Trace Attempt  5	[0.01 s]
0.0.AM: Starting proof for property "Bridge_Top.chk_top.Burst_read_addr"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.06 s]
0.0.AM: Trace Attempt  5	[0.07 s]
0.0.AM: Trace Attempt  1	[0.47 s]
0.0.AM: Trace Attempt  2	[0.47 s]
0.0.AM: Trace Attempt  3	[0.47 s]
0.0.AM: Trace Attempt  4	[0.58 s]
0.0.AM: Validation of fixpoint was successful. Time = 0.00
0.0.AM: Stopped processing property "Bridge_Top.chk_top.Burst_read_addr"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Burst_write_data2"	[0.00 s].
0.0.B: Trace Attempt 74	[0.65 s]
0.0.B: Stopped processing property "Bridge_Top.chk_top.Burst_read_addr"	[0.00 s].
0.0.B: Starting proof for property "Bridge_Top.chk_top.Burst_write_data2"	[0.00 s].
0.0.AM: Starting proof for property "Bridge_Top.chk_top.Burst_write_data2"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.01 s]
0: ProofGrid usable level: 1
0.0.N: Trace Attempt  1	[0.20 s]
0.0.N: Trace Attempt  2	[0.22 s]
0.0.N: Trace Attempt  3	[0.22 s]
0.0.N: Trace Attempt  4	[0.22 s]
0.0.N: Trace Attempt  5	[0.23 s]
0.0.AM: Trace Attempt  1	[0.36 s]
0.0.AM: Trace Attempt  2	[0.37 s]
0.0.AM: Trace Attempt  3	[0.37 s]
0.0.AM: Trace Attempt  4	[0.37 s]
0.0.AM: Trace Attempt  5	[0.38 s]
0.0.Mpcustom4: Validation of fixpoint was successful. Time = 0.01
0.0.N: Requesting engine job to terminate
0.0.B: Requesting engine job to terminate
0.0.AM: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Requesting engine job to terminate
0.0.L: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [1.79 s]
0.0.Mpcustom4: Trace Attempt  8	[1.46 s]
0.0.Mpcustom4: A proof was found: No trace exists. [1.48 s]
INFO (IPF057): 0.0.Mpcustom4: The property "Bridge_Top.chk_top.Burst_write_data2" was proven in 0.90 s.
0.0.AM: Trace Attempt  6	[0.63 s]
0.0.AM: Stopped processing property "Bridge_Top.chk_top.Burst_write_data2"	[0.18 s].
0.0.AM: All properties determined. [0.73 s]
0.0.N: Trace Attempt  9	[0.70 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.Burst_write_data2"	[0.18 s].
0.0.N: All properties determined. [0.74 s]
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 58	[1.17 s]
0.0.Ht: All properties determined. [1.52 s]
0.0.AM: Exited with Success (@ 1.80 s)
0: ProofGrid usable level: 0
0.0.N: Exited with Success (@ 1.80 s)
0.0.L: Trace Attempt 28	[1.35 s]
0.0.L: All properties determined. [1.53 s]
0.0.B: Trace Attempt 70	[0.71 s]
0.0.L: Exited with Success (@ 1.81 s)
0.0.B: Stopped processing property "Bridge_Top.chk_top.Burst_write_data2"	[0.19 s].
0.0.B: All properties determined. [0.74 s]
0.0.Mpcustom4: All properties determined. [1.54 s]
0.0.B: Exited with Success (@ 1.81 s)
0.0.Bm: Trace Attempt 94	[1.52 s]
0.0.Bm: All properties determined. [1.54 s]
0.0.Mpcustom4: Exited with Success (@ 1.82 s)
0.0.Hp: Interrupted (multi)
0.0.Hp: Trace Attempt 14	[1.05 s]
0.0.Hp: All properties determined. [1.83 s]
0.0.Ht: Exited with Success (@ 1.83 s)
0.0.Bm: Exited with Success (@ 1.83 s)
0.0.Hp: Exited with Success (@ 1.85 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 86.02 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.10        1.79        0.00       94.72 %
     Hp        0.09        1.79        0.00       95.08 %
     Ht        0.27        1.52        0.00       84.70 %
     Bm        0.27        1.52        0.00       84.77 %
    Mpcustom4        0.27        1.52        0.00       84.82 %
     Oh        0.27        0.12        0.00       30.88 %
      L        0.27        1.52        0.00       84.94 %
      B        0.27        1.52        0.00       85.04 %
     AM        0.26        1.52        0.00       85.19 %
    all        0.23        1.42        0.00       86.02 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               2.08       12.82        0.00

    Data read    : 212.70 kiB
    Data written : 157.62 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 4 times for a total of 0.985 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 53
                 assertions                   : 20
                  - proven                    : 18 (90%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 2 (10%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 33
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 33 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.Burst_write_psel0 -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.Burst_write_psel0".
cex
