Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Mar 28 15:59:42 2023
| Host         : EugeneZen5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 42 register/latch pins with no clock driven by root clock pin: aud_out_indv/aud/clk_counter_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: aud_out_indv/clk50M/C0_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 105 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.363        0.000                      0                  764        0.098        0.000                      0                  764        4.500        0.000                       0                   410  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.363        0.000                      0                  764        0.098        0.000                      0                  764        4.500        0.000                       0                   410  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.363ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.363ns  (required time - arrival time)
  Source:                 nolabel_line41/Mouse/timeout_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line41/Mouse/timeout_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.272ns  (logic 0.994ns (23.267%)  route 3.278ns (76.733%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.807     5.328    nolabel_line41/Mouse/clock_IBUF_BUFG
    SLICE_X4Y107         FDRE                                         r  nolabel_line41/Mouse/timeout_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDRE (Prop_fdre_C_Q)         0.419     5.747 r  nolabel_line41/Mouse/timeout_cnt_reg[9]/Q
                         net (fo=2, routed)           0.824     6.571    nolabel_line41/Mouse/timeout_cnt_reg_n_0_[9]
    SLICE_X4Y108         LUT4 (Prop_lut4_I0_O)        0.299     6.870 f  nolabel_line41/Mouse/FSM_onehot_state[36]_i_6/O
                         net (fo=1, routed)           0.951     7.821    nolabel_line41/Mouse/FSM_onehot_state[36]_i_6_n_0
    SLICE_X4Y107         LUT6 (Prop_lut6_I2_O)        0.124     7.945 r  nolabel_line41/Mouse/FSM_onehot_state[36]_i_2/O
                         net (fo=27, routed)          0.878     8.823    nolabel_line41/Mouse/FSM_onehot_state[36]_i_2_n_0
    SLICE_X4Y106         LUT2 (Prop_lut2_I0_O)        0.152     8.975 r  nolabel_line41/Mouse/timeout_cnt[0]_i_1/O
                         net (fo=1, routed)           0.626     9.600    nolabel_line41/Mouse/timeout_cnt[0]
    SLICE_X5Y106         FDRE                                         r  nolabel_line41/Mouse/timeout_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.682    15.023    nolabel_line41/Mouse/clock_IBUF_BUFG
    SLICE_X5Y106         FDRE                                         r  nolabel_line41/Mouse/timeout_cnt_reg[0]/C
                         clock pessimism              0.281    15.304    
                         clock uncertainty           -0.035    15.269    
    SLICE_X5Y106         FDRE (Setup_fdre_C_D)       -0.305    14.964    nolabel_line41/Mouse/timeout_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.964    
                         arrival time                          -9.600    
  -------------------------------------------------------------------
                         slack                                  5.363    

Slack (MET) :             5.658ns  (required time - arrival time)
  Source:                 nolabel_line41/Mouse/timeout_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line41/Mouse/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.275ns  (logic 1.090ns (25.496%)  route 3.185ns (74.504%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 14.952 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.807     5.328    nolabel_line41/Mouse/clock_IBUF_BUFG
    SLICE_X4Y107         FDRE                                         r  nolabel_line41/Mouse/timeout_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDRE (Prop_fdre_C_Q)         0.419     5.747 r  nolabel_line41/Mouse/timeout_cnt_reg[9]/Q
                         net (fo=2, routed)           0.824     6.571    nolabel_line41/Mouse/timeout_cnt_reg_n_0_[9]
    SLICE_X4Y108         LUT4 (Prop_lut4_I0_O)        0.299     6.870 f  nolabel_line41/Mouse/FSM_onehot_state[36]_i_6/O
                         net (fo=1, routed)           0.951     7.821    nolabel_line41/Mouse/FSM_onehot_state[36]_i_6_n_0
    SLICE_X4Y107         LUT6 (Prop_lut6_I2_O)        0.124     7.945 r  nolabel_line41/Mouse/FSM_onehot_state[36]_i_2/O
                         net (fo=27, routed)          0.755     8.700    nolabel_line41/Mouse/Inst_Ps2Interface/timeout_cnt_reg[6]
    SLICE_X7Y112         LUT6 (Prop_lut6_I1_O)        0.124     8.824 r  nolabel_line41/Mouse/Inst_Ps2Interface/FSM_onehot_state[0]_i_3/O
                         net (fo=1, routed)           0.655     9.479    nolabel_line41/Mouse/Inst_Ps2Interface/FSM_onehot_state[0]_i_3_n_0
    SLICE_X8Y112         LUT6 (Prop_lut6_I1_O)        0.124     9.603 r  nolabel_line41/Mouse/Inst_Ps2Interface/FSM_onehot_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     9.603    nolabel_line41/Mouse/Inst_Ps2Interface_n_4
    SLICE_X8Y112         FDRE                                         r  nolabel_line41/Mouse/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.611    14.952    nolabel_line41/Mouse/clock_IBUF_BUFG
    SLICE_X8Y112         FDRE                                         r  nolabel_line41/Mouse/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.267    15.219    
                         clock uncertainty           -0.035    15.184    
    SLICE_X8Y112         FDRE (Setup_fdre_C_D)        0.077    15.261    nolabel_line41/Mouse/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.261    
                         arrival time                          -9.603    
  -------------------------------------------------------------------
                         slack                                  5.658    

Slack (MET) :             5.667ns  (required time - arrival time)
  Source:                 aud_out_indv/clkf/COUNT_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aud_out_indv/clkf/COUNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.514ns  (logic 1.401ns (39.874%)  route 2.113ns (60.126%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.555     5.076    aud_out_indv/clkf/clock_IBUF_BUFG
    SLICE_X40Y52         FDRE                                         r  aud_out_indv/clkf/COUNT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  aud_out_indv/clkf/COUNT_reg[17]/Q
                         net (fo=3, routed)           1.389     6.920    aud_out_indv/clkf/COUNT_reg[17]
    SLICE_X41Y51         LUT3 (Prop_lut3_I0_O)        0.124     7.044 r  aud_out_indv/clkf/COUNT[0]_i_9/O
                         net (fo=1, routed)           0.000     7.044    aud_out_indv/clkf/COUNT[0]_i_9_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.594 r  aud_out_indv/clkf/COUNT_reg[0]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     7.594    aud_out_indv/clkf/COUNT_reg[0]_i_3__1_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.865 r  aud_out_indv/clkf/COUNT_reg[0]_i_1__1/CO[0]
                         net (fo=27, routed)          0.724     8.589    aud_out_indv/clkf/clear
    SLICE_X40Y48         FDRE                                         r  aud_out_indv/clkf/COUNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.448    14.789    aud_out_indv/clkf/clock_IBUF_BUFG
    SLICE_X40Y48         FDRE                                         r  aud_out_indv/clkf/COUNT_reg[0]/C
                         clock pessimism              0.180    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X40Y48         FDRE (Setup_fdre_C_R)       -0.678    14.256    aud_out_indv/clkf/COUNT_reg[0]
  -------------------------------------------------------------------
                         required time                         14.256    
                         arrival time                          -8.589    
  -------------------------------------------------------------------
                         slack                                  5.667    

Slack (MET) :             5.667ns  (required time - arrival time)
  Source:                 aud_out_indv/clkf/COUNT_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aud_out_indv/clkf/COUNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.514ns  (logic 1.401ns (39.874%)  route 2.113ns (60.126%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.555     5.076    aud_out_indv/clkf/clock_IBUF_BUFG
    SLICE_X40Y52         FDRE                                         r  aud_out_indv/clkf/COUNT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  aud_out_indv/clkf/COUNT_reg[17]/Q
                         net (fo=3, routed)           1.389     6.920    aud_out_indv/clkf/COUNT_reg[17]
    SLICE_X41Y51         LUT3 (Prop_lut3_I0_O)        0.124     7.044 r  aud_out_indv/clkf/COUNT[0]_i_9/O
                         net (fo=1, routed)           0.000     7.044    aud_out_indv/clkf/COUNT[0]_i_9_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.594 r  aud_out_indv/clkf/COUNT_reg[0]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     7.594    aud_out_indv/clkf/COUNT_reg[0]_i_3__1_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.865 r  aud_out_indv/clkf/COUNT_reg[0]_i_1__1/CO[0]
                         net (fo=27, routed)          0.724     8.589    aud_out_indv/clkf/clear
    SLICE_X40Y48         FDRE                                         r  aud_out_indv/clkf/COUNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.448    14.789    aud_out_indv/clkf/clock_IBUF_BUFG
    SLICE_X40Y48         FDRE                                         r  aud_out_indv/clkf/COUNT_reg[1]/C
                         clock pessimism              0.180    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X40Y48         FDRE (Setup_fdre_C_R)       -0.678    14.256    aud_out_indv/clkf/COUNT_reg[1]
  -------------------------------------------------------------------
                         required time                         14.256    
                         arrival time                          -8.589    
  -------------------------------------------------------------------
                         slack                                  5.667    

Slack (MET) :             5.667ns  (required time - arrival time)
  Source:                 aud_out_indv/clkf/COUNT_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aud_out_indv/clkf/COUNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.514ns  (logic 1.401ns (39.874%)  route 2.113ns (60.126%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.555     5.076    aud_out_indv/clkf/clock_IBUF_BUFG
    SLICE_X40Y52         FDRE                                         r  aud_out_indv/clkf/COUNT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  aud_out_indv/clkf/COUNT_reg[17]/Q
                         net (fo=3, routed)           1.389     6.920    aud_out_indv/clkf/COUNT_reg[17]
    SLICE_X41Y51         LUT3 (Prop_lut3_I0_O)        0.124     7.044 r  aud_out_indv/clkf/COUNT[0]_i_9/O
                         net (fo=1, routed)           0.000     7.044    aud_out_indv/clkf/COUNT[0]_i_9_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.594 r  aud_out_indv/clkf/COUNT_reg[0]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     7.594    aud_out_indv/clkf/COUNT_reg[0]_i_3__1_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.865 r  aud_out_indv/clkf/COUNT_reg[0]_i_1__1/CO[0]
                         net (fo=27, routed)          0.724     8.589    aud_out_indv/clkf/clear
    SLICE_X40Y48         FDRE                                         r  aud_out_indv/clkf/COUNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.448    14.789    aud_out_indv/clkf/clock_IBUF_BUFG
    SLICE_X40Y48         FDRE                                         r  aud_out_indv/clkf/COUNT_reg[2]/C
                         clock pessimism              0.180    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X40Y48         FDRE (Setup_fdre_C_R)       -0.678    14.256    aud_out_indv/clkf/COUNT_reg[2]
  -------------------------------------------------------------------
                         required time                         14.256    
                         arrival time                          -8.589    
  -------------------------------------------------------------------
                         slack                                  5.667    

Slack (MET) :             5.667ns  (required time - arrival time)
  Source:                 aud_out_indv/clkf/COUNT_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aud_out_indv/clkf/COUNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.514ns  (logic 1.401ns (39.874%)  route 2.113ns (60.126%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.555     5.076    aud_out_indv/clkf/clock_IBUF_BUFG
    SLICE_X40Y52         FDRE                                         r  aud_out_indv/clkf/COUNT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  aud_out_indv/clkf/COUNT_reg[17]/Q
                         net (fo=3, routed)           1.389     6.920    aud_out_indv/clkf/COUNT_reg[17]
    SLICE_X41Y51         LUT3 (Prop_lut3_I0_O)        0.124     7.044 r  aud_out_indv/clkf/COUNT[0]_i_9/O
                         net (fo=1, routed)           0.000     7.044    aud_out_indv/clkf/COUNT[0]_i_9_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.594 r  aud_out_indv/clkf/COUNT_reg[0]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     7.594    aud_out_indv/clkf/COUNT_reg[0]_i_3__1_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.865 r  aud_out_indv/clkf/COUNT_reg[0]_i_1__1/CO[0]
                         net (fo=27, routed)          0.724     8.589    aud_out_indv/clkf/clear
    SLICE_X40Y48         FDRE                                         r  aud_out_indv/clkf/COUNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.448    14.789    aud_out_indv/clkf/clock_IBUF_BUFG
    SLICE_X40Y48         FDRE                                         r  aud_out_indv/clkf/COUNT_reg[3]/C
                         clock pessimism              0.180    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X40Y48         FDRE (Setup_fdre_C_R)       -0.678    14.256    aud_out_indv/clkf/COUNT_reg[3]
  -------------------------------------------------------------------
                         required time                         14.256    
                         arrival time                          -8.589    
  -------------------------------------------------------------------
                         slack                                  5.667    

Slack (MET) :             5.716ns  (required time - arrival time)
  Source:                 aud_out_indv/clkf/COUNT_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aud_out_indv/clkf/COUNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.465ns  (logic 1.401ns (40.438%)  route 2.064ns (59.562%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.555     5.076    aud_out_indv/clkf/clock_IBUF_BUFG
    SLICE_X40Y52         FDRE                                         r  aud_out_indv/clkf/COUNT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  aud_out_indv/clkf/COUNT_reg[17]/Q
                         net (fo=3, routed)           1.389     6.920    aud_out_indv/clkf/COUNT_reg[17]
    SLICE_X41Y51         LUT3 (Prop_lut3_I0_O)        0.124     7.044 r  aud_out_indv/clkf/COUNT[0]_i_9/O
                         net (fo=1, routed)           0.000     7.044    aud_out_indv/clkf/COUNT[0]_i_9_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.594 r  aud_out_indv/clkf/COUNT_reg[0]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     7.594    aud_out_indv/clkf/COUNT_reg[0]_i_3__1_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.865 r  aud_out_indv/clkf/COUNT_reg[0]_i_1__1/CO[0]
                         net (fo=27, routed)          0.675     8.540    aud_out_indv/clkf/clear
    SLICE_X40Y49         FDRE                                         r  aud_out_indv/clkf/COUNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.448    14.789    aud_out_indv/clkf/clock_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  aud_out_indv/clkf/COUNT_reg[4]/C
                         clock pessimism              0.180    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X40Y49         FDRE (Setup_fdre_C_R)       -0.678    14.256    aud_out_indv/clkf/COUNT_reg[4]
  -------------------------------------------------------------------
                         required time                         14.256    
                         arrival time                          -8.540    
  -------------------------------------------------------------------
                         slack                                  5.716    

Slack (MET) :             5.716ns  (required time - arrival time)
  Source:                 aud_out_indv/clkf/COUNT_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aud_out_indv/clkf/COUNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.465ns  (logic 1.401ns (40.438%)  route 2.064ns (59.562%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.555     5.076    aud_out_indv/clkf/clock_IBUF_BUFG
    SLICE_X40Y52         FDRE                                         r  aud_out_indv/clkf/COUNT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  aud_out_indv/clkf/COUNT_reg[17]/Q
                         net (fo=3, routed)           1.389     6.920    aud_out_indv/clkf/COUNT_reg[17]
    SLICE_X41Y51         LUT3 (Prop_lut3_I0_O)        0.124     7.044 r  aud_out_indv/clkf/COUNT[0]_i_9/O
                         net (fo=1, routed)           0.000     7.044    aud_out_indv/clkf/COUNT[0]_i_9_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.594 r  aud_out_indv/clkf/COUNT_reg[0]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     7.594    aud_out_indv/clkf/COUNT_reg[0]_i_3__1_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.865 r  aud_out_indv/clkf/COUNT_reg[0]_i_1__1/CO[0]
                         net (fo=27, routed)          0.675     8.540    aud_out_indv/clkf/clear
    SLICE_X40Y49         FDRE                                         r  aud_out_indv/clkf/COUNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.448    14.789    aud_out_indv/clkf/clock_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  aud_out_indv/clkf/COUNT_reg[5]/C
                         clock pessimism              0.180    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X40Y49         FDRE (Setup_fdre_C_R)       -0.678    14.256    aud_out_indv/clkf/COUNT_reg[5]
  -------------------------------------------------------------------
                         required time                         14.256    
                         arrival time                          -8.540    
  -------------------------------------------------------------------
                         slack                                  5.716    

Slack (MET) :             5.716ns  (required time - arrival time)
  Source:                 aud_out_indv/clkf/COUNT_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aud_out_indv/clkf/COUNT_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.465ns  (logic 1.401ns (40.438%)  route 2.064ns (59.562%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.555     5.076    aud_out_indv/clkf/clock_IBUF_BUFG
    SLICE_X40Y52         FDRE                                         r  aud_out_indv/clkf/COUNT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  aud_out_indv/clkf/COUNT_reg[17]/Q
                         net (fo=3, routed)           1.389     6.920    aud_out_indv/clkf/COUNT_reg[17]
    SLICE_X41Y51         LUT3 (Prop_lut3_I0_O)        0.124     7.044 r  aud_out_indv/clkf/COUNT[0]_i_9/O
                         net (fo=1, routed)           0.000     7.044    aud_out_indv/clkf/COUNT[0]_i_9_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.594 r  aud_out_indv/clkf/COUNT_reg[0]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     7.594    aud_out_indv/clkf/COUNT_reg[0]_i_3__1_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.865 r  aud_out_indv/clkf/COUNT_reg[0]_i_1__1/CO[0]
                         net (fo=27, routed)          0.675     8.540    aud_out_indv/clkf/clear
    SLICE_X40Y49         FDRE                                         r  aud_out_indv/clkf/COUNT_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.448    14.789    aud_out_indv/clkf/clock_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  aud_out_indv/clkf/COUNT_reg[6]/C
                         clock pessimism              0.180    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X40Y49         FDRE (Setup_fdre_C_R)       -0.678    14.256    aud_out_indv/clkf/COUNT_reg[6]
  -------------------------------------------------------------------
                         required time                         14.256    
                         arrival time                          -8.540    
  -------------------------------------------------------------------
                         slack                                  5.716    

Slack (MET) :             5.716ns  (required time - arrival time)
  Source:                 aud_out_indv/clkf/COUNT_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aud_out_indv/clkf/COUNT_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.465ns  (logic 1.401ns (40.438%)  route 2.064ns (59.562%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.555     5.076    aud_out_indv/clkf/clock_IBUF_BUFG
    SLICE_X40Y52         FDRE                                         r  aud_out_indv/clkf/COUNT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  aud_out_indv/clkf/COUNT_reg[17]/Q
                         net (fo=3, routed)           1.389     6.920    aud_out_indv/clkf/COUNT_reg[17]
    SLICE_X41Y51         LUT3 (Prop_lut3_I0_O)        0.124     7.044 r  aud_out_indv/clkf/COUNT[0]_i_9/O
                         net (fo=1, routed)           0.000     7.044    aud_out_indv/clkf/COUNT[0]_i_9_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.594 r  aud_out_indv/clkf/COUNT_reg[0]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     7.594    aud_out_indv/clkf/COUNT_reg[0]_i_3__1_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.865 r  aud_out_indv/clkf/COUNT_reg[0]_i_1__1/CO[0]
                         net (fo=27, routed)          0.675     8.540    aud_out_indv/clkf/clear
    SLICE_X40Y49         FDRE                                         r  aud_out_indv/clkf/COUNT_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.448    14.789    aud_out_indv/clkf/clock_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  aud_out_indv/clkf/COUNT_reg[7]/C
                         clock pessimism              0.180    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X40Y49         FDRE (Setup_fdre_C_R)       -0.678    14.256    aud_out_indv/clkf/COUNT_reg[7]
  -------------------------------------------------------------------
                         required time                         14.256    
                         arrival time                          -8.540    
  -------------------------------------------------------------------
                         slack                                  5.716    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 aud_out_indv/moduleButtonC/debouncer/COUNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aud_out_indv/moduleButtonC/debouncer/C0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.186ns (40.691%)  route 0.271ns (59.309%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.564     1.447    aud_out_indv/moduleButtonC/debouncer/clock_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  aud_out_indv/moduleButtonC/debouncer/COUNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  aud_out_indv/moduleButtonC/debouncer/COUNT_reg[4]/Q
                         net (fo=3, routed)           0.271     1.859    aud_out_indv/moduleButtonC/debouncer/COUNT[4]
    SLICE_X29Y50         LUT6 (Prop_lut6_I3_O)        0.045     1.904 r  aud_out_indv/moduleButtonC/debouncer/C0_i_1__3/O
                         net (fo=1, routed)           0.000     1.904    aud_out_indv/moduleButtonC/debouncer/C0_i_1__3_n_0
    SLICE_X29Y50         FDRE                                         r  aud_out_indv/moduleButtonC/debouncer/C0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.832     1.959    aud_out_indv/moduleButtonC/debouncer/clock_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  aud_out_indv/moduleButtonC/debouncer/C0_reg/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.091     1.806    aud_out_indv/moduleButtonC/debouncer/C0_reg
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 aud_out_indv/ringerCommand_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aud_out_indv/ringer/COUNT_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.664%)  route 0.244ns (63.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.562     1.445    aud_out_indv/clock_IBUF_BUFG
    SLICE_X32Y51         FDRE                                         r  aud_out_indv/ringerCommand_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  aud_out_indv/ringerCommand_reg/Q
                         net (fo=28, routed)          0.244     1.830    aud_out_indv/ringer/SR[0]
    SLICE_X38Y51         FDSE                                         r  aud_out_indv/ringer/COUNT_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.830     1.958    aud_out_indv/ringer/clock_IBUF_BUFG
    SLICE_X38Y51         FDSE                                         r  aud_out_indv/ringer/COUNT_reg[0]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X38Y51         FDSE (Hold_fdse_C_S)         0.009     1.718    aud_out_indv/ringer/COUNT_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 aud_out_indv/moduleButtonC/dbCommand_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aud_out_indv/moduleButtonC/debouncer/COUNT_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.399%)  route 0.224ns (63.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.562     1.445    aud_out_indv/moduleButtonC/clock_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  aud_out_indv/moduleButtonC/dbCommand_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_fdre_C_Q)         0.128     1.573 r  aud_out_indv/moduleButtonC/dbCommand_reg/Q
                         net (fo=29, routed)          0.224     1.797    aud_out_indv/moduleButtonC/debouncer/SR[0]
    SLICE_X30Y49         FDRE                                         r  aud_out_indv/moduleButtonC/debouncer/COUNT_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.833     1.960    aud_out_indv/moduleButtonC/debouncer/clock_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  aud_out_indv/moduleButtonC/debouncer/COUNT_reg[11]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X30Y49         FDRE (Hold_fdre_C_R)        -0.044     1.672    aud_out_indv/moduleButtonC/debouncer/COUNT_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 aud_out_indv/moduleButtonC/dbCommand_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aud_out_indv/moduleButtonC/debouncer/COUNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.399%)  route 0.224ns (63.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.562     1.445    aud_out_indv/moduleButtonC/clock_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  aud_out_indv/moduleButtonC/dbCommand_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_fdre_C_Q)         0.128     1.573 r  aud_out_indv/moduleButtonC/dbCommand_reg/Q
                         net (fo=29, routed)          0.224     1.797    aud_out_indv/moduleButtonC/debouncer/SR[0]
    SLICE_X30Y49         FDRE                                         r  aud_out_indv/moduleButtonC/debouncer/COUNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.833     1.960    aud_out_indv/moduleButtonC/debouncer/clock_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  aud_out_indv/moduleButtonC/debouncer/COUNT_reg[2]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X30Y49         FDRE (Hold_fdre_C_R)        -0.044     1.672    aud_out_indv/moduleButtonC/debouncer/COUNT_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 aud_out_indv/moduleButtonC/dbCommand_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aud_out_indv/moduleButtonC/debouncer/COUNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.399%)  route 0.224ns (63.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.562     1.445    aud_out_indv/moduleButtonC/clock_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  aud_out_indv/moduleButtonC/dbCommand_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_fdre_C_Q)         0.128     1.573 r  aud_out_indv/moduleButtonC/dbCommand_reg/Q
                         net (fo=29, routed)          0.224     1.797    aud_out_indv/moduleButtonC/debouncer/SR[0]
    SLICE_X30Y49         FDRE                                         r  aud_out_indv/moduleButtonC/debouncer/COUNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.833     1.960    aud_out_indv/moduleButtonC/debouncer/clock_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  aud_out_indv/moduleButtonC/debouncer/COUNT_reg[5]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X30Y49         FDRE (Hold_fdre_C_R)        -0.044     1.672    aud_out_indv/moduleButtonC/debouncer/COUNT_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 aud_out_indv/moduleButtonC/dbCommand_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aud_out_indv/moduleButtonC/debouncer/COUNT_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.399%)  route 0.224ns (63.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.562     1.445    aud_out_indv/moduleButtonC/clock_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  aud_out_indv/moduleButtonC/dbCommand_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_fdre_C_Q)         0.128     1.573 r  aud_out_indv/moduleButtonC/dbCommand_reg/Q
                         net (fo=29, routed)          0.224     1.797    aud_out_indv/moduleButtonC/debouncer/SR[0]
    SLICE_X30Y49         FDRE                                         r  aud_out_indv/moduleButtonC/debouncer/COUNT_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.833     1.960    aud_out_indv/moduleButtonC/debouncer/clock_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  aud_out_indv/moduleButtonC/debouncer/COUNT_reg[7]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X30Y49         FDRE (Hold_fdre_C_R)        -0.044     1.672    aud_out_indv/moduleButtonC/debouncer/COUNT_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 aud_out_indv/moduleButtonC/dbCommand_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aud_out_indv/moduleButtonC/debouncer/COUNT_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.399%)  route 0.224ns (63.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.562     1.445    aud_out_indv/moduleButtonC/clock_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  aud_out_indv/moduleButtonC/dbCommand_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_fdre_C_Q)         0.128     1.573 r  aud_out_indv/moduleButtonC/dbCommand_reg/Q
                         net (fo=29, routed)          0.224     1.797    aud_out_indv/moduleButtonC/debouncer/SR[0]
    SLICE_X30Y49         FDRE                                         r  aud_out_indv/moduleButtonC/debouncer/COUNT_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.833     1.960    aud_out_indv/moduleButtonC/debouncer/clock_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  aud_out_indv/moduleButtonC/debouncer/COUNT_reg[8]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X30Y49         FDRE (Hold_fdre_C_R)        -0.044     1.672    aud_out_indv/moduleButtonC/debouncer/COUNT_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 aud_out_indv/moduleButtonC/dbCommand_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aud_out_indv/moduleButtonC/debouncer/COUNT_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.399%)  route 0.224ns (63.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.562     1.445    aud_out_indv/moduleButtonC/clock_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  aud_out_indv/moduleButtonC/dbCommand_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_fdre_C_Q)         0.128     1.573 r  aud_out_indv/moduleButtonC/dbCommand_reg/Q
                         net (fo=29, routed)          0.224     1.797    aud_out_indv/moduleButtonC/debouncer/SR[0]
    SLICE_X30Y49         FDRE                                         r  aud_out_indv/moduleButtonC/debouncer/COUNT_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.833     1.960    aud_out_indv/moduleButtonC/debouncer/clock_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  aud_out_indv/moduleButtonC/debouncer/COUNT_reg[9]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X30Y49         FDRE (Hold_fdre_C_R)        -0.044     1.672    aud_out_indv/moduleButtonC/debouncer/COUNT_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 aud_out_indv/clkf/COUNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aud_out_indv/clkf/COUNT_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.355ns (70.790%)  route 0.146ns (29.210%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.564     1.447    aud_out_indv/clkf/clock_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  aud_out_indv/clkf/COUNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  aud_out_indv/clkf/COUNT_reg[6]/Q
                         net (fo=3, routed)           0.146     1.734    aud_out_indv/clkf/COUNT_reg[6]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.894 r  aud_out_indv/clkf/COUNT_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.895    aud_out_indv/clkf/COUNT_reg[4]_i_1__1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.949 r  aud_out_indv/clkf/COUNT_reg[8]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.949    aud_out_indv/clkf/COUNT_reg[8]_i_1__1_n_7
    SLICE_X40Y50         FDRE                                         r  aud_out_indv/clkf/COUNT_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.832     1.959    aud_out_indv/clkf/clock_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  aud_out_indv/clkf/COUNT_reg[8]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    aud_out_indv/clkf/COUNT_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 aud_out_indv/clkf/COUNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aud_out_indv/clkf/COUNT_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.366ns (71.417%)  route 0.146ns (28.583%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.564     1.447    aud_out_indv/clkf/clock_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  aud_out_indv/clkf/COUNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  aud_out_indv/clkf/COUNT_reg[6]/Q
                         net (fo=3, routed)           0.146     1.734    aud_out_indv/clkf/COUNT_reg[6]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.894 r  aud_out_indv/clkf/COUNT_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.895    aud_out_indv/clkf/COUNT_reg[4]_i_1__1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.960 r  aud_out_indv/clkf/COUNT_reg[8]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.960    aud_out_indv/clkf/COUNT_reg[8]_i_1__1_n_5
    SLICE_X40Y50         FDRE                                         r  aud_out_indv/clkf/COUNT_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.832     1.959    aud_out_indv/clkf/clock_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  aud_out_indv/clkf/COUNT_reg[10]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    aud_out_indv/clkf/COUNT_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y83   aud_in_indv/clk20kHz/C0_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y86   aud_in_indv/clk20kHz/COUNT_reg[25]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y86   aud_in_indv/clk20kHz/COUNT_reg[26]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y80   aud_in_indv/clk20kHz/COUNT_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y80   aud_in_indv/clk20kHz/COUNT_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y81   aud_in_indv/clk20kHz/COUNT_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y81   aud_in_indv/clk20kHz/COUNT_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y81   aud_in_indv/clk20kHz/COUNT_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y81   aud_in_indv/clk20kHz/COUNT_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y109   nolabel_line41/Mouse/timeout_cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y109   nolabel_line41/Mouse/timeout_cnt_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y109   nolabel_line41/Mouse/timeout_cnt_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y109   nolabel_line41/Mouse/timeout_cnt_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   aud_out_indv/clk50M/COUNT_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   aud_out_indv/clk50M/COUNT_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   aud_out_indv/clk50M/COUNT_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   aud_out_indv/clk50M/COUNT_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   aud_out_indv/clk50M/COUNT_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   aud_out_indv/clk50M/COUNT_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y80   aud_in_indv/clk20kHz/COUNT_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y80   aud_in_indv/clk20kHz/COUNT_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y81   aud_in_indv/clk20kHz/COUNT_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y81   aud_in_indv/clk20kHz/COUNT_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y81   aud_in_indv/clk20kHz/COUNT_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y81   aud_in_indv/clk20kHz/COUNT_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y81   aud_in_indv/clk20kHz/COUNT_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y81   aud_in_indv/clk20kHz/COUNT_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y81   aud_in_indv/clk20kHz/COUNT_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y81   aud_in_indv/clk20kHz/COUNT_reg[7]/C



