{"raw":{},"required":["Filename","Size"],"package":"yosys-dev","source":"yosys","version":"0.7-2","section":"universe/electronics","priority":"optional","architecture":"amd64","installedSize":291,"maintainer":"Ubuntu Developers <ubuntu-devel-discuss@lists.ubuntu.com>","description":"Framework for Verilog RTL synthesis (development files)","homepage":"http://www.clifford.at/yosys","filename":"pool/universe/y/yosys/yosys-dev_0.7-2_amd64.deb","size":47264,"md5":"756b9aa5b802207045dd6cc8b32f585d","sha1":"70c1dbfba8c001fd0cac5107511e13b3cb009129","sha256":"9340595eb5a79f20df3d6921265873e576a218d82a815c458a3667767af669c2","descriptionMd5":"1046b72bf5b8ccf517ca1661cff5d331"}