INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/antho/Desktop/EGEE 446/assignment2/assignment2.srcs/sources_1/new/Comparitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparitor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/antho/Desktop/EGEE 446/assignment2/assignment2.srcs/sources_1/new/equiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module equiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/antho/Desktop/EGEE 446/assignment2/assignment2.srcs/sim_1/new/TB_Comparitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_Comparitor
