$date
	Wed Apr 10 17:34:53 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test_rej_przes $end
$scope module UUT $end
$var wire 1 ! CE $end
$var wire 1 " CLK $end
$var wire 1 # CLR $end
$var wire 1 $ D $end
$var reg 8 % Q [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 %
1$
1#
0"
1!
$end
#1000
1"
#2000
0"
#3000
1"
#4000
0"
#5000
0$
b1 %
1"
0#
#6000
0"
#7000
b10 %
1"
#8000
0"
#9000
b100 %
1"
#10000
0"
#11000
b1000 %
1"
#12000
0"
#13000
b10000 %
1"
#14000
0"
#15000
b100000 %
1"
#16000
0"
#17000
1"
0!
#18000
0"
#19000
1"
#20000
0"
#21000
1"
#22000
0"
#23000
1"
#24000
0"
#25000
1"
#26000
0"
#27000
1"
#28000
0"
#29000
1"
#30000
0"
#31000
1"
#32000
0"
#33000
1"
#34000
0"
#35000
1"
#36000
0"
#37000
b1000000 %
1"
1!
#38000
0"
#39000
1$
b10000000 %
1"
#40000
0"
#41000
0$
b1 %
1"
#42000
0"
#43000
b10 %
1"
#44000
0"
#45000
b100 %
1"
#46000
0"
#47000
b1000 %
1"
#48000
0"
#49000
b10000 %
1"
#50000
0"
#51000
b100000 %
1"
#52000
0"
#53000
b1000000 %
1"
#54000
0"
#55000
1$
b10000000 %
1"
#56000
0"
#57000
0$
b1 %
1"
#58000
0"
#59000
b10 %
1"
#60000
0"
#61000
b100 %
1"
#62000
0"
#63000
b1000 %
1"
#64000
0"
#65000
b10000 %
1"
#66000
0"
#67000
b100000 %
1"
#68000
0"
#69000
b1000000 %
1"
#70000
0"
#71000
1$
b10000000 %
1"
#72000
b0 %
0"
1#
#73000
1"
#74000
0"
#75000
1"
#76000
0"
#77000
1"
