// Seed: 2713632404
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26
);
  inout wire id_26;
  output wire id_25;
  input wire id_24;
  input wire id_23;
  output wire id_22;
  output wire id_21;
  inout wire id_20;
  output wire id_19;
  input wire id_18;
  input wire id_17;
  inout wire id_16;
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  output tri id_8;
  output reg id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  assign module_1.id_4 = 0;
  input wire id_2;
  inout tri0 id_1;
  assign id_8 = (-1);
  always @(posedge id_4 or posedge -1) id_7 = -1;
  wor [1  -  -1 'b0 : -1] id_27 = 1 || 1;
  assign id_1 = 1;
  wire id_28 = id_11;
endmodule
module module_1 (
    input wor id_0,
    input supply1 id_1
);
  parameter id_3 = 1;
  reg id_4;
  assign id_4 = -1;
  always @(negedge id_4 or posedge -1 * -1'd0 - 1) id_4 <= id_4;
  assign id_4 = id_0;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_4,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
