# do {pre_sim_tb_compile.do}
# Model Technology ModelSim PE vmap 10.4c Lib Mapping Utility 2015.07 Jul 20 2015
# vmap dist_mem_gen_v8_0_10 msim/dist_mem_gen_v8_0_10 
# Modifying modelsim.ini
# Model Technology ModelSim PE vmap 10.4c Lib Mapping Utility 2015.07 Jul 20 2015
# vmap xil_defaultlib msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# 
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 14:30:47 on May 20,2024
# vlog -64 -incr -work dist_mem_gen_v8_0_10 ../../../CPU31.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v 
# -- Compiling module dist_mem_gen_v8_0_10
# 
# Top level modules:
# 	dist_mem_gen_v8_0_10
# End time: 14:30:47 on May 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# 
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 14:30:47 on May 20,2024
# vlog -64 -incr -work xil_defaultlib ../../../CPU31.srcs/sources_1/ip/ip1/sim/ip1.v ../../../CPU31.srcs/sources_1/ip/ip2/sim/ip2.v ../../../CPU31.srcs/sources_1/ip/ip3/sim/ip3.v ../../../CPU31.srcs/sources_1/ip/ip4/sim/ip4.v ../../../CPU31.srcs/sources_1/ip/ip5/sim/ip5.v ../../../CPU31.srcs/sources_1/ip/IPcore/sim/IPcore.v ../../../CPU31.srcs/sources_1/ip/ip6/sim/ip6.v ../../../CPU31.srcs/sources_1/ip/ip7/sim/ip7.v ../../../CPU31.srcs/sources_1/new/MUX.v ../../../CPU31.srcs/sources_1/new/RegFile.v ../../../CPU31.srcs/sources_1/new/PCreg.v ../../../CPU31.srcs/sources_1/new/Controller.v ../../../CPU31.srcs/sources_1/new/ALU.v ../../../CPU31.srcs/sources_1/new/DMEM.v ../../../CPU31.srcs/sources_1/new/CPU.v ../../../CPU31.srcs/sources_1/new/sccomp_dataflow.v ../../../CPU31.srcs/sources_1/new/pre_sim_tb.v ../../../CPU31.srcs/sources_1/new/Divider.v ../../../CPU31.srcs/sources_1/new/CPU_Board.v ../../../CPU31.srcs/sources_1/new/seg7x16.v ../../../CPU31.srcs/sources_1/new/cpu_tb.v ../../../CPU31.srcs/sources_1/new/post_sim_tb.v 
# -- Compiling module ip1
# -- Compiling module ip2
# -- Compiling module ip3
# -- Compiling module ip4
# -- Compiling module ip5
# -- Compiling module IPcore
# -- Compiling module ip6
# -- Compiling module ip7
# -- Compiling module MUX_3X1_5
# -- Compiling module MUX_3X1_32
# -- Compiling module MUX_4X1_32
# -- Compiling module RegFile
# -- Compiling module PCreg
# -- Compiling module Controller
# -- Compiling module ALU
# -- Compiling module DMEM
# -- Compiling module CPU
# -- Compiling module sccomp_dataflow
# -- Compiling module pre_sim_tb
# -- Compiling module Divider
# -- Compiling module CPU_Board
# -- Compiling module seg7x16
# -- Compiling module cpu_tb
# -- Compiling module post_sim_tb
# 
# Top level modules:
# 	ip1
# 	ip2
# 	ip3
# 	ip4
# 	ip5
# 	ip6
# 	ip7
# 	pre_sim_tb
# 	CPU_Board
# 	cpu_tb
# 	post_sim_tb
# End time: 14:30:47 on May 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 14:30:47 on May 20,2024
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 14:30:47 on May 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
