#ifndef XPARAMETERS_H   /* prevent circular inclusions */
#define XPARAMETERS_H   /* by using protection macros */

#define XPAR_XAXIVDMA_NUM_INSTANCES 1

/* Definitions for peripheral HDMI_VDMA */
#define XPAR_HDMI_VDMA_COMPATIBLE "xlnx,axi-vdma-6.3"
#define XPAR_HDMI_VDMA_BASEADDR 0x43000000
#define XPAR_HDMI_VDMA_HIGHADDR 0x4300ffff
#define XPAR_HDMI_VDMA_NUM_FSTORES 0x1
#define XPAR_HDMI_VDMA_INCLUDE_MM2S 0x1
#define XPAR_HDMI_VDMA_INCLUDE_MM2S_DRE 0x0
#define XPAR_HDMI_VDMA_MM2S_DATA_WIDTH 0x40
#define XPAR_HDMI_VDMA_INCLUDE_S2MM 0x0
#define XPAR_HDMI_VDMA_INCLUDE_S2MM_DRE 0x0
#define XPAR_HDMI_VDMA_S2MM_DATA_WIDTH 0x40
#define XPAR_HDMI_VDMA_INCLUDE_SG 0x0
#define XPAR_HDMI_VDMA_ENABLE_VIDPARAM_READS 0x1
#define XPAR_HDMI_VDMA_FLUSH_FSYNC 0x1
#define XPAR_HDMI_VDMA_FLUSH_ON_FSYNC 0x1
#define XPAR_HDMI_VDMA_MM2S_LINEBUFFER_DEPTH 0x800
#define XPAR_HDMI_VDMA_S2MM_LINEBUFFER_DEPTH 0x200
#define XPAR_HDMI_VDMA_MM2S_GENLOCK_MODE 0x0
#define XPAR_HDMI_VDMA_S2MM_GENLOCK_MODE 0x0
#define XPAR_HDMI_VDMA_INCLUDE_INTERNAL_GENLOCK 0x1
#define XPAR_HDMI_VDMA_S2MM_SOF_ENABLE 0x1
#define XPAR_HDMI_VDMA_MM2S_TDATA_WIDTH 0x20
#define XPAR_HDMI_VDMA_S2MM_DATA_WIDTH 0x40
#define XPAR_HDMI_VDMA_ENABLE_DEBUG_INFO_1 0x0
#define XPAR_HDMI_VDMA_ENABLE_DEBUG_INFO_5 0x0
#define XPAR_HDMI_VDMA_ENABLE_DEBUG_INFO_6 0x1
#define XPAR_HDMI_VDMA_ENABLE_DEBUG_INFO_7 0x1
#define XPAR_HDMI_VDMA_ENABLE_DEBUG_INFO_9 0x0
#define XPAR_HDMI_VDMA_ENABLE_DEBUG_INFO_13 0x0
#define XPAR_HDMI_VDMA_ENABLE_DEBUG_INFO_14 0x1
#define XPAR_HDMI_VDMA_ENABLE_DEBUG_INFO_15 0x1
#define XPAR_HDMI_VDMA_ENABLE_DEBUG_ALL 0x0
#define XPAR_HDMI_VDMA_ADDRWIDTH 0x20
#define XPAR_HDMI_VDMA_ENABLE_VERT_FLIP 0x0
#define XPAR_HDMI_VDMA_INTERRUPTS 0x4035
#define XPAR_FABRIC_HDMI_VDMA_INTR 53
#define XPAR_HDMI_VDMA_INTERRUPT_PARENT 0xf8f01000

/* Canonical definitions for peripheral HDMI_VDMA */
#define XPAR_XAXIVDMA_0_BASEADDR 0x43000000
#define XPAR_FABRIC_XAXIVDMA_0_INTR 53
#define XPAR_XAXIVDMA_0_HIGHADDR 0x4300ffff
#define XPAR_XAXIVDMA_0_ADDRWIDTH 0x20
#define XPAR_XAXIVDMA_0_COMPATIBLE "xlnx,axi-vdma-6.3"
#define XPAR_XAXIVDMA_0_ENABLE_VIDPARAM_READS 0x1
#define XPAR_XAXIVDMA_0_ENABLE_DEBUG_INFO_1 0x0
#define XPAR_XAXIVDMA_0_ENABLE_DEBUG_INFO_5 0x0
#define XPAR_XAXIVDMA_0_ENABLE_DEBUG_INFO_6 0x1
#define XPAR_XAXIVDMA_0_ENABLE_DEBUG_INFO_7 0x1
#define XPAR_XAXIVDMA_0_ENABLE_DEBUG_INFO_9 0x0
#define XPAR_XAXIVDMA_0_ENABLE_DEBUG_INFO_13 0x0
#define XPAR_XAXIVDMA_0_ENABLE_DEBUG_INFO_14 0x1
#define XPAR_XAXIVDMA_0_ENABLE_DEBUG_INFO_15 0x1
#define XPAR_XAXIVDMA_0_ENABLE_DEBUG_ALL 0x0
#define XPAR_XAXIVDMA_0_ENABLE_VERT_FLIP 0x0
#define XPAR_XAXIVDMA_0_FLUSH_FSYNC 0x1
#define XPAR_XAXIVDMA_0_FLUSH_ON_FSYNC 0x1
#define XPAR_XAXIVDMA_0_INCLUDE_MM2S 0x1
#define XPAR_XAXIVDMA_0_INCLUDE_MM2S_DRE 0x0
#define XPAR_XAXIVDMA_0_INCLUDE_S2MM 0x0
#define XPAR_XAXIVDMA_0_INCLUDE_S2MM_DRE 0x0
#define XPAR_XAXIVDMA_0_INCLUDE_SG 0x0
#define XPAR_XAXIVDMA_0_INCLUDE_INTERNAL_GENLOCK 0x1
#define XPAR_XAXIVDMA_0_INTERRUPTS 0x4035
#define XPAR_XAXIVDMA_0_INTERRUPT_PARENT 0xf8f01000
#define XPAR_XAXIVDMA_0_MM2S_DATA_WIDTH 0x40
#define XPAR_XAXIVDMA_0_MM2S_LINEBUFFER_DEPTH 0x800
#define XPAR_XAXIVDMA_0_MM2S_GENLOCK_MODE 0x0
#define XPAR_XAXIVDMA_0_MM2S_TDATA_WIDTH 0x20
#define XPAR_XAXIVDMA_0_NUM_FSTORES 0x1
#define XPAR_XAXIVDMA_0_S2MM_DATA_WIDTH 0x40
#define XPAR_XAXIVDMA_0_S2MM_LINEBUFFER_DEPTH 0x200
#define XPAR_XAXIVDMA_0_S2MM_GENLOCK_MODE 0x0
#define XPAR_XAXIVDMA_0_S2MM_SOF_ENABLE 0x1

#define XPAR_XCLK_WIZ_NUM_INSTANCES 1

/* Definitions for peripheral CLK_WIZ */
#define XPAR_CLK_WIZ_COMPATIBLE "xlnx,clk-wiz-6.0"
#define XPAR_CLK_WIZ_BASEADDR 0x43c40000
#define XPAR_CLK_WIZ_HIGHADDR 0x43c4ffff
#define XPAR_CLK_WIZ_ENABLE_CLOCK_MONITOR 0x0
#define XPAR_CLK_WIZ_ENABLE_USER_CLOCK0 0x0
#define XPAR_CLK_WIZ_ENABLE_USER_CLOCK1 0x0
#define XPAR_CLK_WIZ_ENABLE_USER_CLOCK2 0x0
#define XPAR_CLK_WIZ_ENABLE_USER_CLOCK3 0x0
#define XPAR_CLK_WIZ_REF_CLK_FREQ 0x64
#define XPAR_CLK_WIZ_USER_CLK_FREQ0 0x64
#define XPAR_CLK_WIZ_USER_CLK_FREQ1 0x64
#define XPAR_CLK_WIZ_USER_CLK_FREQ2 0x64
#define XPAR_CLK_WIZ_USER_CLK_FREQ3 0x64
#define XPAR_CLK_WIZ_PRECISION 0x1
#define XPAR_CLK_WIZ_ENABLE_PLL0 0x0
#define XPAR_CLK_WIZ_ENABLE_PLL1 0x0
#define XPAR_CLK_WIZ_PRIM_IN_FREQ 0x64
#define XPAR_CLK_WIZ_NUM_OUT_CLKS 0x2

/* Canonical definitions for peripheral CLK_WIZ */
#define XPAR_XCLK_WIZ_0_BASEADDR 0x43c40000
#define XPAR_XCLK_WIZ_0_HIGHADDR 0x43c4ffff
#define XPAR_XCLK_WIZ_0_COMPATIBLE "xlnx,clk-wiz-6.0"
#define XPAR_XCLK_WIZ_0_ENABLE_CLOCK_MONITOR 0x0
#define XPAR_XCLK_WIZ_0_ENABLE_USER_CLOCK0 0x0
#define XPAR_XCLK_WIZ_0_ENABLE_USER_CLOCK1 0x0
#define XPAR_XCLK_WIZ_0_ENABLE_USER_CLOCK2 0x0
#define XPAR_XCLK_WIZ_0_ENABLE_USER_CLOCK3 0x0
#define XPAR_XCLK_WIZ_0_ENABLE_PLL0 0x0
#define XPAR_XCLK_WIZ_0_ENABLE_PLL1 0x0
#define XPAR_XCLK_WIZ_0_NUM_OUT_CLKS 0x2
#define XPAR_XCLK_WIZ_0_PRECISION 0x1
#define XPAR_XCLK_WIZ_0_PRIM_IN_FREQ 0x64
#define XPAR_XCLK_WIZ_0_REF_CLK_FREQ 0x64
#define XPAR_XCLK_WIZ_0_USER_CLK_FREQ0 0x64
#define XPAR_XCLK_WIZ_0_USER_CLK_FREQ1 0x64
#define XPAR_XCLK_WIZ_0_USER_CLK_FREQ2 0x64
#define XPAR_XCLK_WIZ_0_USER_CLK_FREQ3 0x64

#define XPAR_XCORESIGHTPS_DCC_NUM_INSTANCES 1

/* Definitions for peripheral CORESIGHT */
#define XPAR_CORESIGHT_COMPATIBLE "xlnx,ps7-coresight-comp-1.00.a"
#define XPAR_CORESIGHT_BASEADDR 0xf8800000
#define XPAR_CORESIGHT_HIGHADDR 0xf88fffff

/* Canonical definitions for peripheral CORESIGHT */
#define XPAR_XCORESIGHTPS_DCC_0_BASEADDR 0xf8800000
#define XPAR_XCORESIGHTPS_DCC_0_HIGHADDR 0xf88fffff
#define XPAR_XCORESIGHTPS_DCC_0_COMPATIBLE "xlnx,ps7-coresight-comp-1.00.a"

#define XPAR_XDEVCFG_NUM_INSTANCES 1

/* Definitions for peripheral DEVCFG */
#define XPAR_DEVCFG_COMPATIBLE "xlnx,zynq-devcfg-1.0"
#define XPAR_DEVCFG_BASEADDR 0xf8007000
#define XPAR_DEVCFG_HIGHADDR 0xf80070ff
#define XPAR_DEVCFG_INTERRUPTS 0x4008
#define XPAR_DEVCFG_INTERRUPT_PARENT 0xf8f01000

/* Canonical definitions for peripheral DEVCFG */
#define XPAR_XDEVCFG_0_BASEADDR 0xf8007000
#define XPAR_XDEVCFG_0_HIGHADDR 0xf80070ff
#define XPAR_XDEVCFG_0_COMPATIBLE "xlnx,zynq-devcfg-1.0"
#define XPAR_XDEVCFG_0_INTERRUPTS 0x4008
#define XPAR_XDEVCFG_0_INTERRUPT_PARENT 0xf8f01000

#define XPAR_XDMAPS_NUM_INSTANCES 1

/* Definitions for peripheral DMAC_S */
#define XPAR_DMAC_S_COMPATIBLE "arm,pl330"
#define XPAR_DMAC_S_BASEADDR 0xf8003000
#define XPAR_DMAC_S_HIGHADDR 0xf8003fff
#define XPAR_DMAC_S_INTERRUPTS 0x400d
#define XPAR_DMAC_S_INTERRUPTS_1 0x400e
#define XPAR_DMAC_S_INTERRUPTS_2 0x400f
#define XPAR_DMAC_S_INTERRUPTS_3 0x4010
#define XPAR_DMAC_S_INTERRUPTS_4 0x4011
#define XPAR_DMAC_S_INTERRUPTS_5 0x4028
#define XPAR_DMAC_S_INTERRUPTS_6 0x4029
#define XPAR_DMAC_S_INTERRUPTS_7 0x402a
#define XPAR_DMAC_S_INTERRUPTS_8 0x402b
#define XPAR_DMAC_S_INTERRUPT_PARENT 0xf8f01000

/* Canonical definitions for peripheral DMAC_S */
#define XPAR_XDMAPS_0_BASEADDR 0xf8003000
#define XPAR_XDMAPS_0_HIGHADDR 0xf8003fff
#define XPAR_XDMAPS_0_COMPATIBLE "arm,pl330"
#define XPAR_XDMAPS_0_INTERRUPTS 0x400d
#define XPAR_XDMAPS_0_INTERRUPT_PARENT 0xf8f01000

#define XPAR_XGPIO_NUM_INSTANCES 4

/* Definitions for peripheral GPIO_BTN */
#define XPAR_GPIO_BTN_COMPATIBLE "xlnx,axi-gpio-2.0"
#define XPAR_GPIO_BTN_BASEADDR 0x41200000
#define XPAR_GPIO_BTN_HIGHADDR 0x4120ffff
#define XPAR_GPIO_BTN_INTERRUPT_PRESENT 0x1
#define XPAR_GPIO_BTN_IS_DUAL 0x0
#define XPAR_GPIO_BTN_INTERRUPTS 0x4023
#define XPAR_FABRIC_GPIO_BTN_INTR 35
#define XPAR_GPIO_BTN_INTERRUPT_PARENT 0xf8f01000
#define XPAR_GPIO_BTN_GPIO_WIDTH 0x4

/* Canonical definitions for peripheral GPIO_BTN */
#define XPAR_XGPIO_0_BASEADDR 0x41200000
#define XPAR_FABRIC_XGPIO_0_INTR 35
#define XPAR_XGPIO_0_HIGHADDR 0x4120ffff
#define XPAR_XGPIO_0_COMPATIBLE "xlnx,axi-gpio-2.0"
#define XPAR_XGPIO_0_GPIO_WIDTH 0x4
#define XPAR_XGPIO_0_INTERRUPT_PRESENT 0x1
#define XPAR_XGPIO_0_IS_DUAL 0x0
#define XPAR_XGPIO_0_INTERRUPTS 0x4023
#define XPAR_XGPIO_0_INTERRUPT_PARENT 0xf8f01000

/* Definitions for peripheral GPIO_HDMI */
#define XPAR_GPIO_HDMI_COMPATIBLE "xlnx,axi-gpio-2.0"
#define XPAR_GPIO_HDMI_BASEADDR 0x41230000
#define XPAR_GPIO_HDMI_HIGHADDR 0x4123ffff
#define XPAR_GPIO_HDMI_INTERRUPT_PRESENT 0x1
#define XPAR_GPIO_HDMI_IS_DUAL 0x0
#define XPAR_GPIO_HDMI_INTERRUPTS 0x4024
#define XPAR_FABRIC_GPIO_HDMI_INTR 36
#define XPAR_GPIO_HDMI_INTERRUPT_PARENT 0xf8f01000
#define XPAR_GPIO_HDMI_GPIO_WIDTH 0x1

/* Canonical definitions for peripheral GPIO_HDMI */
#define XPAR_XGPIO_1_BASEADDR 0x41230000
#define XPAR_FABRIC_XGPIO_1_INTR 36
#define XPAR_XGPIO_1_HIGHADDR 0x4123ffff
#define XPAR_XGPIO_1_COMPATIBLE "xlnx,axi-gpio-2.0"
#define XPAR_XGPIO_1_GPIO_WIDTH 0x1
#define XPAR_XGPIO_1_INTERRUPT_PRESENT 0x1
#define XPAR_XGPIO_1_IS_DUAL 0x0
#define XPAR_XGPIO_1_INTERRUPTS 0x4024
#define XPAR_XGPIO_1_INTERRUPT_PARENT 0xf8f01000

/* Definitions for peripheral GPIO_LED */
#define XPAR_GPIO_LED_COMPATIBLE "xlnx,axi-gpio-2.0"
#define XPAR_GPIO_LED_BASEADDR 0x41210000
#define XPAR_GPIO_LED_HIGHADDR 0x4121ffff
#define XPAR_GPIO_LED_INTERRUPT_PRESENT 0x1
#define XPAR_GPIO_LED_IS_DUAL 0x0
#define XPAR_GPIO_LED_INTERRUPTS 0x4022
#define XPAR_FABRIC_GPIO_LED_INTR 34
#define XPAR_GPIO_LED_INTERRUPT_PARENT 0xf8f01000
#define XPAR_GPIO_LED_GPIO_WIDTH 0xa

/* Canonical definitions for peripheral GPIO_LED */
#define XPAR_XGPIO_2_BASEADDR 0x41210000
#define XPAR_FABRIC_XGPIO_2_INTR 34
#define XPAR_XGPIO_2_HIGHADDR 0x4121ffff
#define XPAR_XGPIO_2_COMPATIBLE "xlnx,axi-gpio-2.0"
#define XPAR_XGPIO_2_GPIO_WIDTH 0xa
#define XPAR_XGPIO_2_INTERRUPT_PRESENT 0x1
#define XPAR_XGPIO_2_IS_DUAL 0x0
#define XPAR_XGPIO_2_INTERRUPTS 0x4022
#define XPAR_XGPIO_2_INTERRUPT_PARENT 0xf8f01000

/* Definitions for peripheral GPIO_SW */
#define XPAR_GPIO_SW_COMPATIBLE "xlnx,axi-gpio-2.0"
#define XPAR_GPIO_SW_BASEADDR 0x41220000
#define XPAR_GPIO_SW_HIGHADDR 0x4122ffff
#define XPAR_GPIO_SW_INTERRUPT_PRESENT 0x1
#define XPAR_GPIO_SW_IS_DUAL 0x0
#define XPAR_GPIO_SW_INTERRUPTS 0x4021
#define XPAR_FABRIC_GPIO_SW_INTR 33
#define XPAR_GPIO_SW_INTERRUPT_PARENT 0xf8f01000
#define XPAR_GPIO_SW_GPIO_WIDTH 0xc

/* Canonical definitions for peripheral GPIO_SW */
#define XPAR_XGPIO_3_BASEADDR 0x41220000
#define XPAR_FABRIC_XGPIO_3_INTR 33
#define XPAR_XGPIO_3_HIGHADDR 0x4122ffff
#define XPAR_XGPIO_3_COMPATIBLE "xlnx,axi-gpio-2.0"
#define XPAR_XGPIO_3_GPIO_WIDTH 0xc
#define XPAR_XGPIO_3_INTERRUPT_PRESENT 0x1
#define XPAR_XGPIO_3_IS_DUAL 0x0
#define XPAR_XGPIO_3_INTERRUPTS 0x4021
#define XPAR_XGPIO_3_INTERRUPT_PARENT 0xf8f01000

#define XPAR_XGPIOPS_NUM_INSTANCES 1

/* Definitions for peripheral GPIO0 */
#define XPAR_GPIO0_COMPATIBLE "xlnx,zynq-gpio-1.0"
#define XPAR_GPIO0_BASEADDR 0xe000a000
#define XPAR_GPIO0_HIGHADDR 0xe000afff
#define XPAR_GPIO0_INTERRUPTS 0x4014
#define XPAR_GPIO0_INTERRUPT_PARENT 0xf8f01000

/* Canonical definitions for peripheral GPIO0 */
#define XPAR_XGPIOPS_0_BASEADDR 0xe000a000
#define XPAR_XGPIOPS_0_HIGHADDR 0xe000afff
#define XPAR_XGPIOPS_0_COMPATIBLE "xlnx,zynq-gpio-1.0"
#define XPAR_XGPIOPS_0_INTERRUPTS 0x4014
#define XPAR_XGPIOPS_0_INTERRUPT_PARENT 0xf8f01000

#define XPAR_XIIC_NUM_INSTANCES 1

/* Definitions for peripheral IIC_HDMI */
#define XPAR_IIC_HDMI_COMPATIBLE "xlnx,axi-iic-2.1"
#define XPAR_IIC_HDMI_BASEADDR 0x41600000
#define XPAR_IIC_HDMI_HIGHADDR 0x4160ffff
#define XPAR_IIC_HDMI_TEN_BIT_ADR 0x0
#define XPAR_IIC_HDMI_GPO_WIDTH 0x1
#define XPAR_IIC_HDMI_INTERRUPTS 0x4034
#define XPAR_FABRIC_IIC_HDMI_INTR 52
#define XPAR_IIC_HDMI_INTERRUPT_PARENT 0xf8f01000

/* Canonical definitions for peripheral IIC_HDMI */
#define XPAR_XIIC_0_BASEADDR 0x41600000
#define XPAR_FABRIC_XIIC_0_INTR 52
#define XPAR_XIIC_0_HIGHADDR 0x4160ffff
#define XPAR_XIIC_0_COMPATIBLE "xlnx,axi-iic-2.1"
#define XPAR_XIIC_0_GPO_WIDTH 0x1
#define XPAR_XIIC_0_INTERRUPTS 0x4034
#define XPAR_XIIC_0_INTERRUPT_PARENT 0xf8f01000
#define XPAR_XIIC_0_TEN_BIT_ADR 0x0

#define XPAR_XIICPS_NUM_INSTANCES 1

/* Definitions for peripheral I2C1 */
#define XPAR_I2C1_COMPATIBLE "cdns,i2c-r1p10"
#define XPAR_I2C1_BASEADDR 0xe0005000
#define XPAR_I2C1_HIGHADDR 0xe0005fff
#define XPAR_I2C1_CLOCK_FREQ 0x69f6bcb
#define XPAR_I2C1_INTERRUPTS 0x4030
#define XPAR_I2C1_INTERRUPT_PARENT 0xf8f01000
#define XPAR_I2C1_CLOCKS 0x27

/* Canonical definitions for peripheral I2C1 */
#define XPAR_XIICPS_0_BASEADDR 0xe0005000
#define XPAR_XIICPS_0_HIGHADDR 0xe0005fff
#define XPAR_XIICPS_0_COMPATIBLE "cdns,i2c-r1p10"
#define XPAR_XIICPS_0_CLOCK_FREQ 0x69f6bcb
#define XPAR_XIICPS_0_CLOCKS 0x27
#define XPAR_XIICPS_0_INTERRUPTS 0x4030
#define XPAR_XIICPS_0_INTERRUPT_PARENT 0xf8f01000

#define XPAR_XQSPIPS_NUM_INSTANCES 1

/* Definitions for peripheral QSPI */
#define XPAR_QSPI_COMPATIBLE "xlnx,zynq-qspi-1.0"
#define XPAR_QSPI_BASEADDR 0xe000d000
#define XPAR_QSPI_HIGHADDR 0xe000dfff
#define XPAR_QSPI_CLOCK_FREQ 0xbebc200
#define XPAR_QSPI_CONNECTION_MODE 0x0
#define XPAR_QSPI_INTERRUPTS 0x4013
#define XPAR_QSPI_INTERRUPT_PARENT 0xf8f01000
#define XPAR_QSPI_QSPI_MODE 0x0
#define XPAR_QSPI_QSPI_BUS_WIDTH 0x2

/* Canonical definitions for peripheral QSPI */
#define XPAR_XQSPIPS_0_BASEADDR 0xe000d000
#define XPAR_XQSPIPS_0_HIGHADDR 0xe000dfff
#define XPAR_XQSPIPS_0_COMPATIBLE "xlnx,zynq-qspi-1.0"
#define XPAR_XQSPIPS_0_CLOCK_FREQ 0xbebc200
#define XPAR_XQSPIPS_0_CONNECTION_MODE 0x0
#define XPAR_XQSPIPS_0_INTERRUPTS 0x4013
#define XPAR_XQSPIPS_0_INTERRUPT_PARENT 0xf8f01000
#define XPAR_XQSPIPS_0_QSPI_MODE 0x0
#define XPAR_XQSPIPS_0_QSPI_BUS_WIDTH 0x2

#define XPAR_XSCUGIC_NUM_INSTANCES 1

/* Definitions for peripheral INTC */
#define XPAR_INTC_COMPATIBLE "arm,cortex-a9-gic"
#define XPAR_INTC_BASEADDR 0xf8f01000
#define XPAR_INTC_HIGHADDR 0xf8f01fff
#define XPAR_INTC_BASEADDR_1 0xf8f00100
#define XPAR_INTC_HANDLER_TABLE 0x0

/* Canonical definitions for peripheral INTC */
#define XPAR_XSCUGIC_0_BASEADDR 0xf8f01000
#define XPAR_XSCUGIC_0_HIGHADDR 0xf8f01fff
#define XPAR_XSCUGIC_0_HANDLER_TABLE 0x0
#define XPAR_XSCUGIC_0_COMPATIBLE "arm,cortex-a9-gic"

#define XPAR_XSCUTIMER_NUM_INSTANCES 1

/* Definitions for peripheral SCUTIMER */
#define XPAR_SCUTIMER_COMPATIBLE "arm,cortex-a9-twd-timer"
#define XPAR_SCUTIMER_BASEADDR 0xf8f00600
#define XPAR_SCUTIMER_HIGHADDR 0xf8f0061f
#define XPAR_SCUTIMER_INTERRUPTS 0x13100d
#define XPAR_SCUTIMER_INTERRUPT_PARENT 0xf8f01000

/* Canonical definitions for peripheral SCUTIMER */
#define XPAR_XSCUTIMER_0_BASEADDR 0xf8f00600
#define XPAR_XSCUTIMER_0_HIGHADDR 0xf8f0061f
#define XPAR_XSCUTIMER_0_COMPATIBLE "arm,cortex-a9-twd-timer"
#define XPAR_XSCUTIMER_0_INTERRUPTS 0x13100d
#define XPAR_XSCUTIMER_0_INTERRUPT_PARENT 0xf8f01000

#define XPAR_XSCUWDT_NUM_INSTANCES 1

/* Definitions for peripheral SCUWDT */
#define XPAR_SCUWDT_COMPATIBLE "xlnx,ps7-scuwdt-1.00.a"
#define XPAR_SCUWDT_BASEADDR 0xf8f00620
#define XPAR_SCUWDT_HIGHADDR 0xf8f006ff
#define XPAR_SCUWDT_INTERRUPTS 0x10400e
#define XPAR_SCUWDT_INTERRUPT_PARENT 0xf8f01000

/* Canonical definitions for peripheral SCUWDT */
#define XPAR_XSCUWDT_0_BASEADDR 0xf8f00620
#define XPAR_XSCUWDT_0_HIGHADDR 0xf8f006ff
#define XPAR_XSCUWDT_0_COMPATIBLE "xlnx,ps7-scuwdt-1.00.a"
#define XPAR_XSCUWDT_0_INTERRUPTS 0x10400e
#define XPAR_XSCUWDT_0_INTERRUPT_PARENT 0xf8f01000

#define XPAR_XSDPS_NUM_INSTANCES 1

/* Definitions for peripheral SDHCI0 */
#define XPAR_SDHCI0_COMPATIBLE "arasan,sdhci-8.9a"
#define XPAR_SDHCI0_BASEADDR 0xe0100000
#define XPAR_SDHCI0_HIGHADDR 0xe0100fff
#define XPAR_SDHCI0_SDIO_CLK_FREQ_HZ 0x5f5e100
#define XPAR_SDHCI0_HAS_CD 0x1
#define XPAR_SDHCI0_HAS_WP 0x0
#define XPAR_SDHCI0_BUS_WIDTH 0x0
#define XPAR_SDHCI0_MIO_BANK 0x0
#define XPAR_SDHCI0_HAS_EMIO 0x0
#define XPAR_SDHCI0_SLOT_TYPE 0x0
#define XPAR_SDHCI0_IS_CACHE_COHERENT 0x0
#define XPAR_SDHCI0_CLOCKS 0x15
#define XPAR_SDHCI0_CLK_50_SDR_ITAP_DLY 0x0
#define XPAR_SDHCI0_CLK_50_SDR_OTAP_DLY 0x0
#define XPAR_SDHCI0_CLK_50_DDR_ITAP_DLY 0x0
#define XPAR_SDHCI0_CLK_50_DDR_OTAP_DLY 0x0
#define XPAR_SDHCI0_CLK_100_SDR_OTAP_DLY 0x0
#define XPAR_SDHCI0_CLK_200_SDR_OTAP_DLY 0x0
#define XPAR_SDHCI0_CLK_200_DDR_OTAP_DLY 0x0

/* Canonical definitions for peripheral SDHCI0 */
#define XPAR_XSDPS_0_BASEADDR 0xe0100000
#define XPAR_XSDPS_0_HIGHADDR 0xe0100fff
#define XPAR_XSDPS_0_BUS_WIDTH 0x0
#define XPAR_XSDPS_0_COMPATIBLE "arasan,sdhci-8.9a"
#define XPAR_XSDPS_0_CLOCKS 0x15
#define XPAR_XSDPS_0_CLK_50_SDR_ITAP_DLY 0x0
#define XPAR_XSDPS_0_CLK_50_SDR_OTAP_DLY 0x0
#define XPAR_XSDPS_0_CLK_50_DDR_ITAP_DLY 0x0
#define XPAR_XSDPS_0_CLK_50_DDR_OTAP_DLY 0x0
#define XPAR_XSDPS_0_CLK_100_SDR_OTAP_DLY 0x0
#define XPAR_XSDPS_0_CLK_200_SDR_OTAP_DLY 0x0
#define XPAR_XSDPS_0_CLK_200_DDR_OTAP_DLY 0x0
#define XPAR_XSDPS_0_HAS_CD 0x1
#define XPAR_XSDPS_0_HAS_WP 0x0
#define XPAR_XSDPS_0_HAS_EMIO 0x0
#define XPAR_XSDPS_0_IS_CACHE_COHERENT 0x0
#define XPAR_XSDPS_0_MIO_BANK 0x0
#define XPAR_XSDPS_0_SDIO_CLK_FREQ_HZ 0x5f5e100
#define XPAR_XSDPS_0_SLOT_TYPE 0x0

#define XPAR_XSPIPS_NUM_INSTANCES 2

/* Definitions for peripheral SPI0 */
#define XPAR_SPI0_COMPATIBLE "xlnx,zynq-spi-r1p6"
#define XPAR_SPI0_BASEADDR 0xe0006000
#define XPAR_SPI0_HIGHADDR 0xe0006fff
#define XPAR_SPI0_CLOCK_FREQ 0x0
#define XPAR_SPI0_INTERRUPTS 0x401a
#define XPAR_SPI0_INTERRUPT_PARENT 0xf8f01000

/* Canonical definitions for peripheral SPI0 */
#define XPAR_XSPIPS_0_BASEADDR 0xe0006000
#define XPAR_XSPIPS_0_HIGHADDR 0xe0006fff
#define XPAR_XSPIPS_0_COMPATIBLE "xlnx,zynq-spi-r1p6"
#define XPAR_XSPIPS_0_CLOCK_FREQ 0x0
#define XPAR_XSPIPS_0_INTERRUPTS 0x401a
#define XPAR_XSPIPS_0_INTERRUPT_PARENT 0xf8f01000

/* Definitions for peripheral SPI1 */
#define XPAR_SPI1_COMPATIBLE "xlnx,zynq-spi-r1p6"
#define XPAR_SPI1_BASEADDR 0xe0007000
#define XPAR_SPI1_HIGHADDR 0xe0007fff
#define XPAR_SPI1_CLOCK_FREQ 0x0
#define XPAR_SPI1_INTERRUPTS 0x4031
#define XPAR_SPI1_INTERRUPT_PARENT 0xf8f01000

/* Canonical definitions for peripheral SPI1 */
#define XPAR_XSPIPS_1_BASEADDR 0xe0007000
#define XPAR_XSPIPS_1_HIGHADDR 0xe0007fff
#define XPAR_XSPIPS_1_COMPATIBLE "xlnx,zynq-spi-r1p6"
#define XPAR_XSPIPS_1_CLOCK_FREQ 0x0
#define XPAR_XSPIPS_1_INTERRUPTS 0x4031
#define XPAR_XSPIPS_1_INTERRUPT_PARENT 0xf8f01000

#define XPAR_XSYSMON_NUM_INSTANCES 1

/* Definitions for peripheral XADC_WIZ */
#define XPAR_XADC_WIZ_COMPATIBLE "xlnx,xadc-wiz-3.3"
#define XPAR_XADC_WIZ_BASEADDR 0x43c50000
#define XPAR_XADC_WIZ_HIGHADDR 0x43c5ffff
#define XPAR_XADC_WIZ_INCLUDE_INTR 0x1
#define XPAR_XADC_WIZ_IP_TYPE 0x0

/* Canonical definitions for peripheral XADC_WIZ */
#define XPAR_XSYSMON_0_BASEADDR 0x43c50000
#define XPAR_XSYSMON_0_HIGHADDR 0x43c5ffff
#define XPAR_XSYSMON_0_COMPATIBLE "xlnx,xadc-wiz-3.3"
#define XPAR_XSYSMON_0_INCLUDE_INTR 0x1
#define XPAR_XSYSMON_0_IP_TYPE 0x0

#define XPAR_XTMRCTR_NUM_INSTANCES 1

/* Definitions for peripheral PWM_SERVO_4 */
#define XPAR_PWM_SERVO_4_COMPATIBLE "xlnx,axi-timer-2.0"
#define XPAR_PWM_SERVO_4_BASEADDR 0x42800000
#define XPAR_PWM_SERVO_4_HIGHADDR 0x4280ffff
#define XPAR_PWM_SERVO_4_CLOCK_FREQUENCY 0x5f5e100
#define XPAR_PWM_SERVO_4_INTERRUPTS 0x403b
#define XPAR_FABRIC_PWM_SERVO_4_INTR 59
#define XPAR_PWM_SERVO_4_INTERRUPT_PARENT 0xf8f01000

/* Canonical definitions for peripheral PWM_SERVO_4 */
#define XPAR_XTMRCTR_0_BASEADDR 0x42800000
#define XPAR_FABRIC_XTMRCTR_0_INTR 59
#define XPAR_XTMRCTR_0_HIGHADDR 0x4280ffff
#define XPAR_XTMRCTR_0_COMPATIBLE "xlnx,axi-timer-2.0"
#define XPAR_XTMRCTR_0_CLOCK_FREQUENCY 0x5f5e100
#define XPAR_XTMRCTR_0_INTERRUPTS 0x403b
#define XPAR_XTMRCTR_0_INTERRUPT_PARENT 0xf8f01000

#define XPAR_XTTCPS_NUM_INSTANCES 1

/* Definitions for peripheral TTC0 */
#define XPAR_TTC0_COMPATIBLE "cdns,ttc"
#define XPAR_TTC0_BASEADDR 0xf8001000
#define XPAR_TTC0_HIGHADDR 0xf8001fff
#define XPAR_TTC0_CLOCK_FREQ 0x69f6bcb
#define XPAR_TTC0_INTERRUPTS 0x400a
#define XPAR_TTC0_INTERRUPTS_1 0x400b
#define XPAR_TTC0_INTERRUPTS_2 0x400c
#define XPAR_TTC0_INTERRUPT_PARENT 0xf8f01000

/* Canonical definitions for peripheral TTC0 */
#define XPAR_XTTCPS_0_BASEADDR 0xf8001000
#define XPAR_XTTCPS_0_HIGHADDR 0xf8001fff
#define XPAR_XTTCPS_0_COMPATIBLE "cdns,ttc"
#define XPAR_XTTCPS_0_CLOCK_FREQ 0x69f6bcb
#define XPAR_XTTCPS_0_INTERRUPTS 0x400a
#define XPAR_XTTCPS_0_INTERRUPT_PARENT 0xf8f01000

#define XPAR_XUARTLITE_NUM_INSTANCES 1

/* Definitions for peripheral ESP32_UART1 */
#define XPAR_ESP32_UART1_COMPATIBLE "xlnx,axi-uartlite-2.0"
#define XPAR_ESP32_UART1_BASEADDR 0x42c00000
#define XPAR_ESP32_UART1_HIGHADDR 0x42c0ffff
#define XPAR_ESP32_UART1_BAUDRATE 0x1c200
#define XPAR_ESP32_UART1_USE_PARITY 0x0
#define XPAR_ESP32_UART1_ODD_PARITY 0x0
#define XPAR_ESP32_UART1_DATA_BITS 0x8
#define XPAR_ESP32_UART1_INTERRUPTS 0x1020
#define XPAR_FABRIC_ESP32_UART1_INTR 32
#define XPAR_ESP32_UART1_INTERRUPT_PARENT 0xf8f01000

/* Canonical definitions for peripheral ESP32_UART1 */
#define XPAR_XUARTLITE_0_BASEADDR 0x42c00000
#define XPAR_FABRIC_XUARTLITE_0_INTR 32
#define XPAR_XUARTLITE_0_HIGHADDR 0x42c0ffff
#define XPAR_XUARTLITE_0_BAUDRATE 0x1c200
#define XPAR_XUARTLITE_0_COMPATIBLE "xlnx,axi-uartlite-2.0"
#define XPAR_XUARTLITE_0_DATA_BITS 0x8
#define XPAR_XUARTLITE_0_INTERRUPTS 0x1020
#define XPAR_XUARTLITE_0_INTERRUPT_PARENT 0xf8f01000
#define XPAR_XUARTLITE_0_ODD_PARITY 0x0
#define XPAR_XUARTLITE_0_USE_PARITY 0x0

#define XPAR_XUARTPS_NUM_INSTANCES 2

/* Definitions for peripheral UART0 */
#define XPAR_UART0_COMPATIBLE "xlnx,xuartps"
#define XPAR_UART0_BASEADDR 0xe0000000
#define XPAR_UART0_HIGHADDR 0xe0000fff
#define XPAR_UART0_CLOCK_FREQ 0x5f5e100
#define XPAR_UART0_CTS_OVERRIDE 0x1
#define XPAR_UART0_CLOCKS 0x17
#define XPAR_UART0_INTERRUPTS 0x401b
#define XPAR_UART0_INTERRUPT_PARENT 0xf8f01000

/* Canonical definitions for peripheral UART0 */
#define XPAR_XUARTPS_0_BASEADDR 0xe0000000
#define XPAR_XUARTPS_0_HIGHADDR 0xe0000fff
#define XPAR_XUARTPS_0_COMPATIBLE "xlnx,xuartps"
#define XPAR_XUARTPS_0_CLOCK_FREQ 0x5f5e100
#define XPAR_XUARTPS_0_CTS_OVERRIDE 0x1
#define XPAR_XUARTPS_0_CLOCKS 0x17
#define XPAR_XUARTPS_0_INTERRUPTS 0x401b
#define XPAR_XUARTPS_0_INTERRUPT_PARENT 0xf8f01000

/* Definitions for peripheral UART1 */
#define XPAR_UART1_COMPATIBLE "xlnx,xuartps"
#define XPAR_UART1_BASEADDR 0xe0001000
#define XPAR_UART1_HIGHADDR 0xe0001fff
#define XPAR_UART1_CLOCK_FREQ 0x5f5e100
#define XPAR_UART1_CTS_OVERRIDE 0x1
#define XPAR_UART1_CLOCKS 0x18
#define XPAR_UART1_INTERRUPTS 0x4032
#define XPAR_UART1_INTERRUPT_PARENT 0xf8f01000

/* Canonical definitions for peripheral UART1 */
#define XPAR_XUARTPS_1_BASEADDR 0xe0001000
#define XPAR_XUARTPS_1_HIGHADDR 0xe0001fff
#define XPAR_XUARTPS_1_COMPATIBLE "xlnx,xuartps"
#define XPAR_XUARTPS_1_CLOCK_FREQ 0x5f5e100
#define XPAR_XUARTPS_1_CTS_OVERRIDE 0x1
#define XPAR_XUARTPS_1_CLOCKS 0x18
#define XPAR_XUARTPS_1_INTERRUPTS 0x4032
#define XPAR_XUARTPS_1_INTERRUPT_PARENT 0xf8f01000

#define XPAR_XUSBPS_NUM_INSTANCES 1

/* Definitions for peripheral USB0 */
#define XPAR_USB0_COMPATIBLE "xlnx,zynq-usb-2.20a"
#define XPAR_USB0_BASEADDR 0xe0002000
#define XPAR_USB0_HIGHADDR 0xe0002fff
#define XPAR_USB0_INTERRUPTS 0x4015
#define XPAR_USB0_INTERRUPT_PARENT 0xf8f01000

/* Canonical definitions for peripheral USB0 */
#define XPAR_XUSBPS_0_BASEADDR 0xe0002000
#define XPAR_XUSBPS_0_HIGHADDR 0xe0002fff
#define XPAR_XUSBPS_0_COMPATIBLE "xlnx,zynq-usb-2.20a"
#define XPAR_XUSBPS_0_INTERRUPTS 0x4015
#define XPAR_XUSBPS_0_INTERRUPT_PARENT 0xf8f01000

#define XPAR_XVTC_NUM_INSTANCES 1

/* Definitions for peripheral HDMI_V_TC */
#define XPAR_HDMI_V_TC_COMPATIBLE "xlnx,v-tc-6.2"
#define XPAR_HDMI_V_TC_BASEADDR 0x43c30000
#define XPAR_HDMI_V_TC_HIGHADDR 0x43c3ffff
#define XPAR_HDMI_V_TC_INTERRUPTS 0x4036
#define XPAR_FABRIC_HDMI_V_TC_INTR 54
#define XPAR_HDMI_V_TC_INTERRUPT_PARENT 0xf8f01000

/* Canonical definitions for peripheral HDMI_V_TC */
#define XPAR_XVTC_0_BASEADDR 0x43c30000
#define XPAR_FABRIC_XVTC_0_INTR 54
#define XPAR_XVTC_0_HIGHADDR 0x43c3ffff
#define XPAR_XVTC_0_COMPATIBLE "xlnx,v-tc-6.2"
#define XPAR_XVTC_0_INTERRUPTS 0x4036
#define XPAR_XVTC_0_INTERRUPT_PARENT 0xf8f01000

#define XPAR_XXADCPS_NUM_INSTANCES 1

/* Definitions for peripheral ADC */
#define XPAR_ADC_COMPATIBLE "xlnx,zynq-xadc-1.00.a"
#define XPAR_ADC_BASEADDR 0xf8007100
#define XPAR_ADC_HIGHADDR 0xf800711f

/* Canonical definitions for peripheral ADC */
#define XPAR_XXADCPS_0_BASEADDR 0xf8007100
#define XPAR_XXADCPS_0_HIGHADDR 0xf800711f
#define XPAR_XXADCPS_0_COMPATIBLE "xlnx,zynq-xadc-1.00.a"

/* Definitions for peripheral L2 */
#define XPAR_L2_BASEADDR 0xf8f02000
#define XPAR_L2_HIGHADDR 0xf8f02fff

/* Canonical definitions for peripheral L2 */
#define XPAR_PS7_PL310_0_BASEADDR 0xf8f02000
#define XPAR_PS7_PL310_0_HIGHADDR 0xf8f02fff

/* Definitions for peripheral MC */
#define XPAR_MC_BASEADDR 0xf8006000
#define XPAR_MC_HIGHADDR 0xf8006fff

/* Canonical definitions for peripheral MC */
#define XPAR_PS7_DDRC_0_BASEADDR 0xf8006000
#define XPAR_PS7_DDRC_0_HIGHADDR 0xf8006fff

/* Definitions for peripheral SLCR */
#define XPAR_SLCR_BASEADDR 0xf8000000
#define XPAR_SLCR_HIGHADDR 0xf8000fff

/* Canonical definitions for peripheral SLCR */
#define XPAR_PS7_SLCR_0_BASEADDR 0xf8000000
#define XPAR_PS7_SLCR_0_HIGHADDR 0xf8000fff

/* Definitions for peripheral GLOBAL_TIMER */
#define XPAR_GLOBAL_TIMER_BASEADDR 0xf8f00200
#define XPAR_GLOBAL_TIMER_HIGHADDR 0xf8f0021f

/* Canonical definitions for peripheral GLOBAL_TIMER */
#define XPAR_PS7_GLOBALTIMER_0_BASEADDR 0xf8f00200
#define XPAR_PS7_GLOBALTIMER_0_HIGHADDR 0xf8f0021f

/* Definitions for peripheral PS7_PMU_0 */
#define XPAR_PS7_PMU_0_BASEADDR 0xf8891000
#define XPAR_PS7_PMU_0_HIGHADDR 0xf8891fff

/* Canonical definitions for peripheral PS7_PMU_0 */
#define XPAR_PS7_PMU_0_BASEADDR 0xf8891000
#define XPAR_PS7_PMU_0_HIGHADDR 0xf8891fff

/* Definitions for peripheral PS7_OCMC_0 */
#define XPAR_PS7_OCMC_0_BASEADDR 0xf800c000
#define XPAR_PS7_OCMC_0_HIGHADDR 0xf800cfff

/* Canonical definitions for peripheral PS7_OCMC_0 */
#define XPAR_PS7_OCMC_0_BASEADDR 0xf800c000
#define XPAR_PS7_OCMC_0_HIGHADDR 0xf800cfff

/* Definitions for peripheral PS7_GPV_0 */
#define XPAR_PS7_GPV_0_BASEADDR 0xf8900000
#define XPAR_PS7_GPV_0_HIGHADDR 0xf89fffff

/* Canonical definitions for peripheral PS7_GPV_0 */
#define XPAR_PS7_GPV_0_BASEADDR 0xf8900000
#define XPAR_PS7_GPV_0_HIGHADDR 0xf89fffff

/* Definitions for peripheral PS7_SCUC_0 */
#define XPAR_PS7_SCUC_0_BASEADDR 0xf8f00000
#define XPAR_PS7_SCUC_0_HIGHADDR 0xf8f000fc

/* Canonical definitions for peripheral PS7_SCUC_0 */
#define XPAR_PS7_SCUC_0_BASEADDR 0xf8f00000
#define XPAR_PS7_SCUC_0_HIGHADDR 0xf8f000fc

/* Definitions for peripheral PS7_IOP_BUS_CONFIG_0 */
#define XPAR_PS7_IOP_BUS_CONFIG_0_BASEADDR 0xe0200000
#define XPAR_PS7_IOP_BUS_CONFIG_0_HIGHADDR 0xe0200fff

/* Canonical definitions for peripheral PS7_IOP_BUS_CONFIG_0 */
#define XPAR_PS7_IOP_BUS_CONFIG_0_BASEADDR 0xe0200000
#define XPAR_PS7_IOP_BUS_CONFIG_0_HIGHADDR 0xe0200fff

/* Definitions for peripheral PS7_DMA_NS */
#define XPAR_PS7_DMA_NS_BASEADDR 0xf8004000
#define XPAR_PS7_DMA_NS_HIGHADDR 0xf8004fff

/* Canonical definitions for peripheral PS7_DMA_NS */
#define XPAR_PS7_DMA_0_BASEADDR 0xf8004000
#define XPAR_PS7_DMA_0_HIGHADDR 0xf8004fff

/* Definitions for peripheral PS7_AFI_0 */
#define XPAR_PS7_AFI_0_BASEADDR 0xf8008000
#define XPAR_PS7_AFI_0_HIGHADDR 0xf8008fff

/* Canonical definitions for peripheral PS7_AFI_0 */
#define XPAR_PS7_AFI_0_BASEADDR 0xf8008000
#define XPAR_PS7_AFI_0_HIGHADDR 0xf8008fff

/* Definitions for peripheral PS7_AFI_1 */
#define XPAR_PS7_AFI_1_BASEADDR 0xf8009000
#define XPAR_PS7_AFI_1_HIGHADDR 0xf8009fff

/* Canonical definitions for peripheral PS7_AFI_1 */
#define XPAR_PS7_AFI_1_BASEADDR 0xf8009000
#define XPAR_PS7_AFI_1_HIGHADDR 0xf8009fff

/* Definitions for peripheral PS7_AFI_2 */
#define XPAR_PS7_AFI_2_BASEADDR 0xf800a000
#define XPAR_PS7_AFI_2_HIGHADDR 0xf800afff

/* Canonical definitions for peripheral PS7_AFI_2 */
#define XPAR_PS7_AFI_2_BASEADDR 0xf800a000
#define XPAR_PS7_AFI_2_HIGHADDR 0xf800afff

/* Definitions for peripheral PS7_AFI_3 */
#define XPAR_PS7_AFI_3_BASEADDR 0xf800b000
#define XPAR_PS7_AFI_3_HIGHADDR 0xf800bfff

/* Canonical definitions for peripheral PS7_AFI_3 */
#define XPAR_PS7_AFI_3_BASEADDR 0xf800b000
#define XPAR_PS7_AFI_3_HIGHADDR 0xf800bfff

/* Definitions for peripheral PDM_AUDIO */
#define XPAR_PDM_AUDIO_BASEADDR 0x43c20000
#define XPAR_PDM_AUDIO_HIGHADDR 0x43c2ffff

/* Canonical definitions for peripheral PDM_AUDIO */
#define XPAR_PDM_AUDIO_0_BASEADDR 0x43c20000
#define XPAR_PDM_AUDIO_0_HIGHADDR 0x43c2ffff

/* Definitions for peripheral RGB_PWM */
#define XPAR_RGB_PWM_BASEADDR 0x43c00000
#define XPAR_RGB_PWM_HIGHADDR 0x43c0ffff

/* Canonical definitions for peripheral RGB_PWM */
#define XPAR_AXI_PWM_0_BASEADDR 0x43c00000
#define XPAR_AXI_PWM_0_HIGHADDR 0x43c0ffff

/* Definitions for peripheral SEVEN_SEG_DISPLAY */
#define XPAR_SEVEN_SEG_DISPLAY_BASEADDR 0x43c10000
#define XPAR_SEVEN_SEG_DISPLAY_HIGHADDR 0x43c1ffff

/* Canonical definitions for peripheral SEVEN_SEG_DISPLAY */
#define XPAR_SEVEN_SEG_DISPLAY_0_BASEADDR 0x43c10000
#define XPAR_SEVEN_SEG_DISPLAY_0_HIGHADDR 0x43c1ffff

#define XPAR_PS7_DDR_0_BASEADDRESS 0x100000
#define XPAR_PS7_DDR_0_HIGHADDRESS 0x1fffffff
#define XPAR_PS7_QSPI_LINEAR_0_BASEADDRESS 0xfc000000
#define XPAR_PS7_QSPI_LINEAR_0_HIGHADDRESS 0xfcffffff
#define XPAR_PS7_RAM_0_BASEADDRESS 0x0
#define XPAR_PS7_RAM_0_HIGHADDRESS 0x2ffff
#define XPAR_PS7_RAM_1_BASEADDRESS 0xffff0000
#define XPAR_PS7_RAM_1_HIGHADDRESS 0xfffffdff

#define XPAR_CPU_CORE_CLOCK_FREQ_HZ 666666687

#define STDOUT_BASEADDRESS 0xe0000000
#define STDIN_BASEADDRESS 0xe0000000

/* Device ID */
#define XPAR_DEVICE_ID "7z007s"

#endif  /* end of protection macro */