This project will concentrate on the design and development of ddr data transfer with axi dma protocol using petalinx/bare metal os using zynq board
tools used: vivado, vitis, zynq board
