#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Wed Jun 13 10:15:25 2018
# Process ID: 4807
# Current directory: /home/eadric/Desktop/singleCpu/singleCpu.runs/cpu_IR_0_0_synth_1
# Command line: vivado -log cpu_IR_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source cpu_IR_0_0.tcl
# Log file: /home/eadric/Desktop/singleCpu/singleCpu.runs/cpu_IR_0_0_synth_1/cpu_IR_0_0.vds
# Journal file: /home/eadric/Desktop/singleCpu/singleCpu.runs/cpu_IR_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source cpu_IR_0_0.tcl -notrace
Command: synth_design -top cpu_IR_0_0 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4824 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1299.586 ; gain = 85.883 ; free physical = 861 ; free virtual = 5161
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cpu_IR_0_0' [/home/eadric/Desktop/singleCpu/singleCpu.srcs/sources_1/bd/cpu/ip/cpu_IR_0_0/synth/cpu_IR_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'IR' [/home/eadric/Desktop/singleCpu/singleCpu.srcs/sources_1/new/IR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IR' (1#1) [/home/eadric/Desktop/singleCpu/singleCpu.srcs/sources_1/new/IR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'cpu_IR_0_0' (2#1) [/home/eadric/Desktop/singleCpu/singleCpu.srcs/sources_1/bd/cpu/ip/cpu_IR_0_0/synth/cpu_IR_0_0.v:57]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1343.195 ; gain = 129.492 ; free physical = 838 ; free virtual = 5141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1343.195 ; gain = 129.492 ; free physical = 883 ; free virtual = 5187
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1343.195 ; gain = 129.492 ; free physical = 888 ; free virtual = 5191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1351.203 ; gain = 137.500 ; free physical = 885 ; free virtual = 5188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module IR 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'inst/jExtend_reg[0]' (FDE) to 'inst/extend_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/jExtend_reg[1]' (FDE) to 'inst/extend_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/jExtend_reg[2]' (FDE) to 'inst/extend_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/jExtend_reg[3]' (FDE) to 'inst/extend_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/jExtend_reg[4]' (FDE) to 'inst/extend_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/jExtend_reg[5]' (FDE) to 'inst/extend_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/jExtend_reg[6]' (FDE) to 'inst/extend_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/jExtend_reg[7]' (FDE) to 'inst/extend_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/jExtend_reg[8]' (FDE) to 'inst/extend_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/jExtend_reg[9]' (FDE) to 'inst/extend_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/jExtend_reg[10]' (FDE) to 'inst/extend_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/jExtend_reg[11]' (FDE) to 'inst/extend_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/jExtend_reg[12]' (FDE) to 'inst/extend_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/jExtend_reg[13]' (FDE) to 'inst/extend_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/jExtend_reg[14]' (FDE) to 'inst/extend_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/jExtend_reg[15]' (FDE) to 'inst/extend_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/jExtend_reg[16]' (FDE) to 'inst/rt_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/jExtend_reg[17]' (FDE) to 'inst/rt_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/jExtend_reg[18]' (FDE) to 'inst/rt_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/jExtend_reg[19]' (FDE) to 'inst/rt_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/jExtend_reg[20]' (FDE) to 'inst/rt_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/jExtend_reg[21]' (FDE) to 'inst/rs_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/jExtend_reg[22]' (FDE) to 'inst/rs_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/jExtend_reg[23]' (FDE) to 'inst/rs_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/jExtend_reg[24]' (FDE) to 'inst/rs_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/jExtend_reg[25]' (FDE) to 'inst/rs_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/extend_reg[6]' (FDE) to 'inst/sa_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/extend_reg[7]' (FDE) to 'inst/sa_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/extend_reg[8]' (FDE) to 'inst/sa_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/extend_reg[9]' (FDE) to 'inst/sa_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/extend_reg[10]' (FDE) to 'inst/sa_reg[4]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:31 . Memory (MB): peak = 1432.273 ; gain = 218.570 ; free physical = 573 ; free virtual = 4898
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:32 . Memory (MB): peak = 1432.273 ; gain = 218.570 ; free physical = 573 ; free virtual = 4898
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:32 . Memory (MB): peak = 1432.273 ; gain = 218.570 ; free physical = 573 ; free virtual = 4898
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 1432.273 ; gain = 218.570 ; free physical = 571 ; free virtual = 4896
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 1432.273 ; gain = 218.570 ; free physical = 571 ; free virtual = 4896
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 1432.273 ; gain = 218.570 ; free physical = 571 ; free virtual = 4896
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 1432.273 ; gain = 218.570 ; free physical = 571 ; free virtual = 4896
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 1432.273 ; gain = 218.570 ; free physical = 571 ; free virtual = 4896
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 1432.273 ; gain = 218.570 ; free physical = 571 ; free virtual = 4896
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |FDRE |    37|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    37|
|2     |  inst   |IR     |    37|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 1432.273 ; gain = 218.570 ; free physical = 571 ; free virtual = 4896
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 1432.273 ; gain = 218.570 ; free physical = 571 ; free virtual = 4896
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 1432.281 ; gain = 218.570 ; free physical = 571 ; free virtual = 4896
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:35 . Memory (MB): peak = 1525.344 ; gain = 325.211 ; free physical = 473 ; free virtual = 4809
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/eadric/Desktop/singleCpu/singleCpu.runs/cpu_IR_0_0_synth_1/cpu_IR_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 1978.867 ; gain = 453.523 ; free physical = 87 ; free virtual = 4314
INFO: [Common 17-1381] The checkpoint '/home/eadric/Desktop/singleCpu/singleCpu.runs/cpu_IR_0_0_synth_1/cpu_IR_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cpu_IR_0_0_utilization_synth.rpt -pb cpu_IR_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1978.867 ; gain = 0.000 ; free physical = 84 ; free virtual = 4312
INFO: [Common 17-206] Exiting Vivado at Wed Jun 13 10:17:07 2018...
