# do CompleteCPU.do 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module cpu_test_sim
# 
# Top level modules:
# 	cpu_test_sim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module cpu_test_sim_vlg_sample_tst
# -- Compiling module cpu_test_sim_vlg_check_tst
# -- Compiling module cpu_test_sim_vlg_vec_tst
# 
# Top level modules:
# 	cpu_test_sim_vlg_vec_tst
# vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver -c -voptargs=\"+acc\" -t 1ps -novopt work.cpu_test_sim_vlg_vec_tst 
# //  ModelSim ALTERA 10.1e Jun 12 2013 Linux 3.10.0-1160.36.2.el7.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.cpu_test_sim_vlg_vec_tst
# Loading work.cpu_test_sim
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.cpu_test_sim_vlg_sample_tst
# Loading work.cpu_test_sim_vlg_check_tst
# SDF 10.1e Compiler 2013.06 Jun 12 2013
# Loading instances from CompleteCPU_v.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from CompleteCPU_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_test_sim_vlg_vec_tst File: cpu_test_sim.vwf.vt
# ** Error: /usr/local/Quartus14.0/modelsim_ae/linuxaloem/../altera/verilog/src/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:2742 ps, d:2752 ps, 222 ps );
#    Time: 2752 ps  Iteration: 0  Instance: /cpu_test_sim_vlg_vec_tst/i1/\main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0 /datain_a_register
# ** Error: /usr/local/Quartus14.0/modelsim_ae/linuxaloem/../altera/verilog/src/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:2742 ps, d:2780 ps, 222 ps );
#    Time: 2780 ps  Iteration: 0  Instance: /cpu_test_sim_vlg_vec_tst/i1/\main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0 /datain_a_register
# ** Error: /usr/local/Quartus14.0/modelsim_ae/linuxaloem/../altera/verilog/src/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:2742 ps, d:2791 ps, 222 ps );
#    Time: 2791 ps  Iteration: 0  Instance: /cpu_test_sim_vlg_vec_tst/i1/\main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0 /datain_a_register
# ** Error: /usr/local/Quartus14.0/modelsim_ae/linuxaloem/../altera/verilog/src/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:2742 ps, d:2823 ps, 222 ps );
#    Time: 2823 ps  Iteration: 0  Instance: /cpu_test_sim_vlg_vec_tst/i1/\main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0 /datain_a_register
# ** Error: /usr/local/Quartus14.0/modelsim_ae/linuxaloem/../altera/verilog/src/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:2742 ps, d:2841 ps, 222 ps );
#    Time: 2841 ps  Iteration: 0  Instance: /cpu_test_sim_vlg_vec_tst/i1/\main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0 /datain_a_register
# ** Error: /usr/local/Quartus14.0/modelsim_ae/linuxaloem/../altera/verilog/src/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:2742 ps, d:2846 ps, 222 ps );
#    Time: 2846 ps  Iteration: 0  Instance: /cpu_test_sim_vlg_vec_tst/i1/\main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0 /datain_a_register
# ** Error: /usr/local/Quartus14.0/modelsim_ae/linuxaloem/../altera/verilog/src/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:2742 ps, d:2909 ps, 222 ps );
#    Time: 2909 ps  Iteration: 0  Instance: /cpu_test_sim_vlg_vec_tst/i1/\main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0 /datain_a_register
# ** Error: /usr/local/Quartus14.0/modelsim_ae/linuxaloem/../altera/verilog/src/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:2742 ps, d:2919 ps, 222 ps );
#    Time: 2919 ps  Iteration: 0  Instance: /cpu_test_sim_vlg_vec_tst/i1/\main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0 /datain_a_register
# ** Error: /usr/local/Quartus14.0/modelsim_ae/linuxaloem/../altera/verilog/src/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:393445 ps, d:393464 ps, 222 ps );
#    Time: 393464 ps  Iteration: 0  Instance: /cpu_test_sim_vlg_vec_tst/i1/\main_memory|altsyncram_component|auto_generated|ram_block1a14 /datain_a_register
# ** Error: /usr/local/Quartus14.0/modelsim_ae/linuxaloem/../altera/verilog/src/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:393445 ps, d:393471 ps, 222 ps );
#    Time: 393471 ps  Iteration: 0  Instance: /cpu_test_sim_vlg_vec_tst/i1/\main_memory|altsyncram_component|auto_generated|ram_block1a0 /datain_a_register
# ** Error: /usr/local/Quartus14.0/modelsim_ae/linuxaloem/../altera/verilog/src/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:393445 ps, d:393517 ps, 222 ps );
#    Time: 393517 ps  Iteration: 0  Instance: /cpu_test_sim_vlg_vec_tst/i1/\main_memory|altsyncram_component|auto_generated|ram_block1a14 /datain_a_register
# ** Error: /usr/local/Quartus14.0/modelsim_ae/linuxaloem/../altera/verilog/src/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:393445 ps, d:393611 ps, 222 ps );
#    Time: 393611 ps  Iteration: 0  Instance: /cpu_test_sim_vlg_vec_tst/i1/\main_memory|altsyncram_component|auto_generated|ram_block1a14 /datain_a_register
# ** Error: /usr/local/Quartus14.0/modelsim_ae/linuxaloem/../altera/verilog/src/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:513445 ps, d:513464 ps, 222 ps );
#    Time: 513464 ps  Iteration: 0  Instance: /cpu_test_sim_vlg_vec_tst/i1/\main_memory|altsyncram_component|auto_generated|ram_block1a14 /datain_a_register
# ** Error: /usr/local/Quartus14.0/modelsim_ae/linuxaloem/../altera/verilog/src/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:513445 ps, d:513471 ps, 222 ps );
#    Time: 513471 ps  Iteration: 0  Instance: /cpu_test_sim_vlg_vec_tst/i1/\main_memory|altsyncram_component|auto_generated|ram_block1a0 /datain_a_register
# ** Error: /usr/local/Quartus14.0/modelsim_ae/linuxaloem/../altera/verilog/src/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:513445 ps, d:513517 ps, 222 ps );
#    Time: 513517 ps  Iteration: 0  Instance: /cpu_test_sim_vlg_vec_tst/i1/\main_memory|altsyncram_component|auto_generated|ram_block1a14 /datain_a_register
# ** Error: /usr/local/Quartus14.0/modelsim_ae/linuxaloem/../altera/verilog/src/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:513445 ps, d:513561 ps, 222 ps );
#    Time: 513561 ps  Iteration: 0  Instance: /cpu_test_sim_vlg_vec_tst/i1/\main_memory|altsyncram_component|auto_generated|ram_block1a0 /datain_a_register
# ** Error: /usr/local/Quartus14.0/modelsim_ae/linuxaloem/../altera/verilog/src/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:633445 ps, d:633464 ps, 222 ps );
#    Time: 633464 ps  Iteration: 0  Instance: /cpu_test_sim_vlg_vec_tst/i1/\main_memory|altsyncram_component|auto_generated|ram_block1a14 /datain_a_register
# ** Error: /usr/local/Quartus14.0/modelsim_ae/linuxaloem/../altera/verilog/src/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:633445 ps, d:633471 ps, 222 ps );
#    Time: 633471 ps  Iteration: 0  Instance: /cpu_test_sim_vlg_vec_tst/i1/\main_memory|altsyncram_component|auto_generated|ram_block1a0 /datain_a_register
# ** Error: /usr/local/Quartus14.0/modelsim_ae/linuxaloem/../altera/verilog/src/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:633445 ps, d:633517 ps, 222 ps );
#    Time: 633517 ps  Iteration: 0  Instance: /cpu_test_sim_vlg_vec_tst/i1/\main_memory|altsyncram_component|auto_generated|ram_block1a14 /datain_a_register
# ** Error: /usr/local/Quartus14.0/modelsim_ae/linuxaloem/../altera/verilog/src/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:633445 ps, d:633561 ps, 222 ps );
#    Time: 633561 ps  Iteration: 0  Instance: /cpu_test_sim_vlg_vec_tst/i1/\main_memory|altsyncram_component|auto_generated|ram_block1a0 /datain_a_register
# ** Error: /usr/local/Quartus14.0/modelsim_ae/linuxaloem/../altera/verilog/src/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:753445 ps, d:753464 ps, 222 ps );
#    Time: 753464 ps  Iteration: 0  Instance: /cpu_test_sim_vlg_vec_tst/i1/\main_memory|altsyncram_component|auto_generated|ram_block1a14 /datain_a_register
# ** Error: /usr/local/Quartus14.0/modelsim_ae/linuxaloem/../altera/verilog/src/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:753445 ps, d:753517 ps, 222 ps );
#    Time: 753517 ps  Iteration: 0  Instance: /cpu_test_sim_vlg_vec_tst/i1/\main_memory|altsyncram_component|auto_generated|ram_block1a14 /datain_a_register
# ** Error: /usr/local/Quartus14.0/modelsim_ae/linuxaloem/../altera/verilog/src/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:753445 ps, d:753561 ps, 222 ps );
#    Time: 753561 ps  Iteration: 0  Instance: /cpu_test_sim_vlg_vec_tst/i1/\main_memory|altsyncram_component|auto_generated|ram_block1a0 /datain_a_register
# ** Error: /usr/local/Quartus14.0/modelsim_ae/linuxaloem/../altera/verilog/src/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:873445 ps, d:873464 ps, 222 ps );
#    Time: 873464 ps  Iteration: 0  Instance: /cpu_test_sim_vlg_vec_tst/i1/\main_memory|altsyncram_component|auto_generated|ram_block1a14 /datain_a_register
# ** Error: /usr/local/Quartus14.0/modelsim_ae/linuxaloem/../altera/verilog/src/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:873445 ps, d:873517 ps, 222 ps );
#    Time: 873517 ps  Iteration: 0  Instance: /cpu_test_sim_vlg_vec_tst/i1/\main_memory|altsyncram_component|auto_generated|ram_block1a14 /datain_a_register
# ** Error: /usr/local/Quartus14.0/modelsim_ae/linuxaloem/../altera/verilog/src/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:873445 ps, d:873561 ps, 222 ps );
#    Time: 873561 ps  Iteration: 0  Instance: /cpu_test_sim_vlg_vec_tst/i1/\main_memory|altsyncram_component|auto_generated|ram_block1a0 /datain_a_register
# ** Error: /usr/local/Quartus14.0/modelsim_ae/linuxaloem/../altera/verilog/src/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:993445 ps, d:993464 ps, 222 ps );
#    Time: 993464 ps  Iteration: 0  Instance: /cpu_test_sim_vlg_vec_tst/i1/\main_memory|altsyncram_component|auto_generated|ram_block1a14 /datain_a_register
# ** Error: /usr/local/Quartus14.0/modelsim_ae/linuxaloem/../altera/verilog/src/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:993445 ps, d:993517 ps, 222 ps );
#    Time: 993517 ps  Iteration: 0  Instance: /cpu_test_sim_vlg_vec_tst/i1/\main_memory|altsyncram_component|auto_generated|ram_block1a14 /datain_a_register
# ** Error: /usr/local/Quartus14.0/modelsim_ae/linuxaloem/../altera/verilog/src/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:993445 ps, d:993561 ps, 222 ps );
#    Time: 993561 ps  Iteration: 0  Instance: /cpu_test_sim_vlg_vec_tst/i1/\main_memory|altsyncram_component|auto_generated|ram_block1a0 /datain_a_register
# Simulation passed !
# ** Note: $finish    : cpu_test_sim.vwf.vt(3943)
#    Time: 1 us  Iteration: 0  Instance: /cpu_test_sim_vlg_vec_tst/tb_out
