
synthesis -f "lab3_impl1_lattice.synproj"
synthesis:  version Diamond (64-bit) 3.10.0.111.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Wed Dec 09 21:40:50 2020


Command Line:  synthesis -f lab3_impl1_lattice.synproj -gui -msgset C:/Users/70735/Desktop/lab3/promote.xml 

    <postMsg mid="35002000" type="Info"    dynamic="0" navigation="0"  />
Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is CSBGA132.
The -d option is LCMXO2-4000HC.
Using package CSBGA132.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-4000HC

### Package : CSBGA132

### Speed   : 4

##########################################################

                                                          

    <postMsg mid="35001781" type="Info"    dynamic="0" navigation="0"  />
Optimization goal = Balanced
Top-level module name = Lab3.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p E:/Diamond/diamond/3.10_x64/ispfpga/xo2c00/data (searchpath added)
-p C:/Users/70735/Desktop/lab3/impl1 (searchpath added)
-p C:/Users/70735/Desktop/lab3 (searchpath added)
VHDL library = work
VHDL design file = C:/Users/70735/Desktop/lab3/impl1/source/lab3.vhd
NGD file = lab3_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file E:/Diamond/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
    <postMsg mid="35921504" type="Info"    dynamic="2" navigation="0" arg0="" arg1="C:/Users/70735/Desktop/lab3/impl1"  />
Analyzing VHDL file c:/users/70735/desktop/lab3/impl1/source/lab3.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="c:/users/70735/desktop/lab3/impl1/source/lab3.vhd(4): " arg1="lab3" arg2="c:/users/70735/desktop/lab3/impl1/source/lab3.vhd" arg3="4"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="c:/users/70735/desktop/lab3/impl1/source/lab3.vhd(17): " arg1="default_arch" arg2="c:/users/70735/desktop/lab3/impl1/source/lab3.vhd" arg3="17"  />
unit Lab3 is not yet analyzed. VHDL-1485
unit Lab3 is not yet analyzed. VHDL-1485
c:/users/70735/desktop/lab3/impl1/source/lab3.vhd(4): executing Lab3(Default_arch)

    <postMsg mid="35921251" type="Warning" dynamic="2" navigation="2" arg0="c:/users/70735/desktop/lab3/impl1/source/lab3.vhd(52): " arg1="rst" arg2="c:/users/70735/desktop/lab3/impl1/source/lab3.vhd" arg3="52"  />
    <postMsg mid="35921251" type="Warning" dynamic="2" navigation="2" arg0="c:/users/70735/desktop/lab3/impl1/source/lab3.vhd(52): " arg1="mode_last" arg2="c:/users/70735/desktop/lab3/impl1/source/lab3.vhd" arg3="52"  />
    <postMsg mid="35921251" type="Warning" dynamic="2" navigation="2" arg0="c:/users/70735/desktop/lab3/impl1/source/lab3.vhd(52): " arg1="mode" arg2="c:/users/70735/desktop/lab3/impl1/source/lab3.vhd" arg3="52"  />
    <postMsg mid="35921251" type="Warning" dynamic="2" navigation="2" arg0="c:/users/70735/desktop/lab3/impl1/source/lab3.vhd(52): " arg1="column" arg2="c:/users/70735/desktop/lab3/impl1/source/lab3.vhd" arg3="52"  />
    <postMsg mid="35921613" type="Warning" dynamic="1" navigation="2" arg0="c:/users/70735/desktop/lab3/impl1/source/lab3.vhd(66): " arg1="c:/users/70735/desktop/lab3/impl1/source/lab3.vhd" arg2="66"  />
    <postMsg mid="35921251" type="Warning" dynamic="2" navigation="2" arg0="c:/users/70735/desktop/lab3/impl1/source/lab3.vhd(71): " arg1="mode_last" arg2="c:/users/70735/desktop/lab3/impl1/source/lab3.vhd" arg3="71"  />
    <postMsg mid="35921251" type="Warning" dynamic="2" navigation="2" arg0="c:/users/70735/desktop/lab3/impl1/source/lab3.vhd(71): " arg1="mode" arg2="c:/users/70735/desktop/lab3/impl1/source/lab3.vhd" arg3="71"  />
    <postMsg mid="35921251" type="Warning" dynamic="2" navigation="2" arg0="c:/users/70735/desktop/lab3/impl1/source/lab3.vhd(71): " arg1="column" arg2="c:/users/70735/desktop/lab3/impl1/source/lab3.vhd" arg3="71"  />
    <postMsg mid="35921251" type="Warning" dynamic="2" navigation="2" arg0="c:/users/70735/desktop/lab3/impl1/source/lab3.vhd(73): " arg1="mode" arg2="c:/users/70735/desktop/lab3/impl1/source/lab3.vhd" arg3="73"  />
    <postMsg mid="35921613" type="Warning" dynamic="1" navigation="2" arg0="c:/users/70735/desktop/lab3/impl1/source/lab3.vhd(83): " arg1="c:/users/70735/desktop/lab3/impl1/source/lab3.vhd" arg2="83"  />
    <postMsg mid="35921172" type="Info"    dynamic="1" navigation="2" arg0="c:/users/70735/desktop/lab3/impl1/source/lab3.vhd(108): " arg1="c:/users/70735/desktop/lab3/impl1/source/lab3.vhd" arg2="108"  />
    <postMsg mid="35921172" type="Info"    dynamic="1" navigation="2" arg0="c:/users/70735/desktop/lab3/impl1/source/lab3.vhd(127): " arg1="c:/users/70735/desktop/lab3/impl1/source/lab3.vhd" arg2="127"  />
    <postMsg mid="35921172" type="Info"    dynamic="1" navigation="2" arg0="c:/users/70735/desktop/lab3/impl1/source/lab3.vhd(168): " arg1="c:/users/70735/desktop/lab3/impl1/source/lab3.vhd" arg2="168"  />
    <postMsg mid="35921205" type="Warning" dynamic="3" navigation="2" arg0="c:/users/70735/desktop/lab3/impl1/source/lab3.vhd(15): " arg1="Lab3" arg2="Default_arch" arg3="c:/users/70735/desktop/lab3/impl1/source/lab3.vhd" arg4="15"  />
Top module name (VHDL): Lab3
Last elaborated design is Lab3(Default_arch)
Loading NGL library 'E:/Diamond/diamond/3.10_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'E:/Diamond/diamond/3.10_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'E:/Diamond/diamond/3.10_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'E:/Diamond/diamond/3.10_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c4000.nph' in environment: E:/Diamond/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Top-level module name = Lab3.
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="n136"  />



    <postMsg mid="1009991" type="Warning" dynamic="1" navigation="0" arg0="c:/users/70735/desktop/lab3/impl1/source/lab3.vhd(145): Latch led_5__I_0_i6 input is stuck at One&#xA;"  />
GSR instance connected to net n1815.
Applying 200.000000 MHz constraint to all clocks

    <postMsg mid="35001611" type="Warning" dynamic="0" navigation="0"  />
Results of NGD DRC are available in Lab3_drc.log.
Loading NGL library 'E:/Diamond/diamond/3.10_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'E:/Diamond/diamond/3.10_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'E:/Diamond/diamond/3.10_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'E:/Diamond/diamond/3.10_x64/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

DRC complete with no errors or warnings

Design Results:
    207 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file lab3_impl1.ngd.

################### Begin Area Report (Lab3)######################
Number of register bits => 56 of 4635 (1 % )
CCU2D => 25
FD1P3IX => 1
FD1P3JX => 2
FD1S1A => 15
FD1S1I => 7
FD1S1J => 1
FD1S3AX => 1
FD1S3IX => 29
GSR => 1
IB => 6
LUT4 => 85
OB => 26
PFUMX => 5
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 6
  Net : clk_c, loads : 28
  Net : led_5__N_40, loads : 11
  Net : seven_segment_disp_right_6__N_20, loads : 8
  Net : clk_1000ms, loads : 5
  Net : column_c_derived_3, loads : 3
  Net : current_state_1__N_80, loads : 2
Clock Enable Nets
Number of Clock Enables: 2
Top 2 highest fanout Clock Enables:
  Net : clk_c_enable_3, loads : 2
  Net : clk_c_enable_2, loads : 1
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : cnt_1s_23__N_203, loads : 25
  Net : led_5__N_26, loads : 15
  Net : counter_seconds_main_1, loads : 13
  Net : current_state_0, loads : 12
  Net : counter_seconds_main_4, loads : 12
  Net : ones_place_2, loads : 11
  Net : ones_place_1, loads : 11
  Net : disp_number_0, loads : 11
  Net : counter_seconds_main_3, loads : 11
  Net : mode_2, loads : 11
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk5 [get_nets clk_1000ms]              |  200.000 MHz|  176.991 MHz|     3 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk4 [get_nets column_c_derived_3]      |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk3 [get_nets                          |             |             |
seven_segment_disp_right_6__N_20]       |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets current_state_1__N_80]   |  200.000 MHz|  255.951 MHz|     2  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets led_5__N_40]             |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_c]                   |  200.000 MHz|  118.511 MHz|     5 *
                                        |             |             |
--------------------------------------------------------------------------------


2 constraints not met.


Peak Memory Usage: 76.688  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 5.359  secs
--------------------------------------------------------------

map -a "MachXO2" -p LCMXO2-4000HC -t CSBGA132 -s 4 -oc Commercial   "lab3_impl1.ngd" -o "lab3_impl1_map.ncd" -pr "lab3_impl1.prf" -mp "lab3_impl1.mrp" -lpf "C:/Users/70735/Desktop/lab3/impl1/lab3_impl1.lpf" -lpf "C:/Users/70735/Desktop/lab3/lab3.lpf" -c 0            
map:  version Diamond (64-bit) 3.10.0.111.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: lab3_impl1.ngd
   Picdevice="LCMXO2-4000HC"

   Pictype="CSBGA132"

   Picspeed=4

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO2-4000HCCSBGA132, Performance used: 4.

Loading device for application map from file 'xo2c4000.nph' in environment: E:/Diamond/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.

Running general design DRC...

Removing unused logic...

Optimizing...




Design Summary:
   Number of registers:     56 out of  4635 (1%)
      PFU registers:           56 out of  4320 (1%)
      PIO registers:            0 out of   315 (0%)
   Number of SLICEs:        69 out of  2160 (3%)
      SLICEs as Logic/ROM:     69 out of  2160 (3%)
      SLICEs as RAM:            0 out of  1620 (0%)
      SLICEs as Carry:         25 out of  2160 (1%)
   Number of LUT4s:        137 out of  4320 (3%)
      Number used as logic LUTs:         87
      Number used as distributed RAM:     0
      Number used as ripple logic:       50
      Number used as shift registers:     0
   Number of PIO sites used: 32 + 4(JTAG) out of 105 (34%)
   Number of block RAMs:  0 out of 10 (0%)
   Number of GSRs:  1 out of 1 (100%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  6
     Net clk_c: 16 loads, 16 rising, 0 falling (Driver: PIO clk )
     Net clk_1000ms: 3 loads, 3 rising, 0 falling (Driver: clk_1000ms_408 )
     Net seven_segment_disp_right_6__N_20: 4 loads, 4 rising, 0 falling (Driver: i1_2_lut_3_lut )
     Net led_5__N_40: 8 loads, 8 rising, 0 falling (Driver: i1274_4_lut_4_lut )
     Net current_state_1__N_80: 2 loads, 2 rising, 0 falling (Driver: i1753_4_lut )
     Net column_c_derived_3: 2 loads, 2 rising, 0 falling (Driver: i1_4_lut_rep_29 )
   Number of Clock Enables:  2
     Net clk_c_enable_3: 1 loads, 1 LSLICEs
     Net clk_c_enable_2: 1 loads, 1 LSLICEs
   Number of LSRs:  6
     Net cnt_1s_23__N_203: 13 loads, 13 LSLICEs
     Net n2621: 1 loads, 1 LSLICEs
     Net led_5__N_26: 2 loads, 2 LSLICEs
     Net column_c: 2 loads, 2 LSLICEs
     Net n2622: 3 loads, 3 LSLICEs
     Net n1817: 3 loads, 3 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net cnt_1s_23__N_203: 14 loads
     Net led_5__N_26: 14 loads
     Net counter_seconds_main_1: 13 loads
     Net counter_seconds_main_4: 12 loads
     Net current_state_0: 12 loads
     Net disp_number_0: 11 loads
     Net mode_0: 11 loads
     Net mode_1: 11 loads
     Net mode_2: 11 loads
     Net ones_place_1: 11 loads
 

   Number of warnings:  0
   Number of errors:    0



Total CPU Time: 2 secs  
Total REAL Time: 3 secs  
Peak Memory Usage: 50 MB

Dumping design to file lab3_impl1_map.ncd.

ncd2vdb "lab3_impl1_map.ncd" ".vdbs/lab3_impl1_map.vdb"

Loading device for application ncd2vdb from file 'xo2c4000.nph' in environment: E:/Diamond/diamond/3.10_x64/ispfpga.

trce -f "lab3_impl1.mt" -o "lab3_impl1.tw1" "lab3_impl1_map.ncd" "lab3_impl1.prf"
trce:  version Diamond (64-bit) 3.10.0.111.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file lab3_impl1_map.ncd.
Design name: Lab3
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application trce from file 'xo2c4000.nph' in environment: E:/Diamond/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.10.0.111.2
Wed Dec 09 21:41:03 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o lab3_impl1.tw1 -gui -msgset C:/Users/70735/Desktop/lab3/promote.xml lab3_impl1_map.ncd lab3_impl1.prf 
Design file:     lab3_impl1_map.ncd
Preference file: lab3_impl1.prf
Device,speed:    LCMXO2-4000HC,4
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

3 potential circuit loops found in timing analysis.
3 potential circuit loops found in timing analysis.
3 potential circuit loops found in timing analysis.
Report Type:     based on TRACE automatically generated preferences
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 4710  Score: 1006984944
Cumulative negative slack: 1006984944

Constraints cover 6666 paths, 13 nets, and 453 connections (85.47% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.10.0.111.2
Wed Dec 09 21:41:05 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o lab3_impl1.tw1 -gui -msgset C:/Users/70735/Desktop/lab3/promote.xml lab3_impl1_map.ncd lab3_impl1.prf 
Design file:     lab3_impl1_map.ncd
Preference file: lab3_impl1.prf
Device,speed:    LCMXO2-4000HC,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

3 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 6666 paths, 13 nets, and 453 connections (85.47% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 4710 (setup), 0 (hold)
Score: 1006984944 (setup), 0 (hold)
Cumulative negative slack: 1006984944 (1006984944+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total time: 7 secs 

ldbanno "lab3_impl1_map.ncd" -n Verilog -o "lab3_impl1_mapvo.vo" -w -neg
ldbanno: version Diamond (64-bit) 3.10.0.111.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Writing a Verilog netlist using the orca library type based on the lab3_impl1_map design file.


Loading design for application ldbanno from file lab3_impl1_map.ncd.
Design name: Lab3
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application ldbanno from file 'xo2c4000.nph' in environment: E:/Diamond/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Converting design lab3_impl1_map.ncd into .ldb format.
Writing Verilog netlist to file lab3_impl1_mapvo.vo
Writing SDF timing to file lab3_impl1_mapvo.sdf
    <postMsg mid="35400250" type="Info"    dynamic="1" navigation="0" arg0="0"  />

ldbanno "lab3_impl1_map.ncd" -n VHDL -o "lab3_impl1_mapvho.vho" -w -neg
ldbanno: version Diamond (64-bit) 3.10.0.111.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Writing a VHDL netlist using the orca library type based on the lab3_impl1_map design file.


Loading design for application ldbanno from file lab3_impl1_map.ncd.
Design name: Lab3
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application ldbanno from file 'xo2c4000.nph' in environment: E:/Diamond/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Converting design lab3_impl1_map.ncd into .ldb format.
Writing VHDL netlist to file lab3_impl1_mapvho.vho
Writing SDF timing to file lab3_impl1_mapvho.sdf
    <postMsg mid="35400250" type="Info"    dynamic="1" navigation="0" arg0="0"  />

mpartrce -p "lab3_impl1.p2t" -f "lab3_impl1.p3t" -tf "lab3_impl1.pt" "lab3_impl1_map.ncd" "lab3_impl1.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "lab3_impl1_map.ncd"
Wed Dec 09 21:41:18 2020

PAR: Place And Route Diamond (64-bit) 3.10.0.111.2.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset C:/Users/70735/Desktop/lab3/promote.xml -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF lab3_impl1_map.ncd lab3_impl1.dir/5_1.ncd lab3_impl1.prf
Preference file: lab3_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file lab3_impl1_map.ncd.
Design name: Lab3
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application par from file 'xo2c4000.nph' in environment: E:/Diamond/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)   32+4(JTAG)/280     13% used
                  32+4(JTAG)/105     34% bonded

   SLICE             69/2160          3% used

   GSR                1/1           100% used


3 potential circuit loops found in timing analysis.
Number of Signals: 208
Number of Connections: 530
    <postMsg mid="61001101" type="Warning" dynamic="0" navigation="0"  />

Pin Constraint Summary:
   32 out of 32 pins locked (100% locked).

The following 1 signal is selected to use the primary clock routing resources:
    clk_c (driver: clk, clk load #: 16)

    <postMsg mid="61061008" type="Warning" dynamic="5" navigation="0" arg0="clk_c" arg1="Primary" arg2="clk" arg3="C1" arg4="Primary"  />

The following 2 signals are selected to use the secondary clock routing resources:
    led_5__N_40 (driver: SLICE_60, clk load #: 8, sr load #: 0, ce load #: 0)
    cnt_1s_23__N_203 (driver: SLICE_25, clk load #: 0, sr load #: 13, ce load #: 0)

Signal n1815 is selected as Global Set/Reset.
Starting Placer Phase 0.
.........
Finished Placer Phase 0.  REAL time: 10 secs 

Starting Placer Phase 1.
..............
Placer score = 39872400.
Finished Placer Phase 1.  REAL time: 19 secs 

Starting Placer Phase 2.
.
Placer score =  39240096
Finished Placer Phase 2.  REAL time: 21 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 8 (0%)
  General PIO: 1 out of 280 (0%)
  PLL        : 0 out of 2 (0%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Quadrants All (TL, TR, BL, BR) - Global Clocks:
  PRIMARY "clk_c" from comp "clk" on PIO site "C1 (PL4A)", clk load = 16
  SECONDARY "led_5__N_40" from F1 on comp "SLICE_60" on site "R14C17A", clk load = 8, ce load = 0, sr load = 0
  SECONDARY "cnt_1s_23__N_203" from F0 on comp "SLICE_25" on site "R8C14B", clk load = 0, ce load = 0, sr load = 13

  PRIMARY  : 1 out of 8 (12%)
  SECONDARY: 2 out of 8 (25%)

Edge Clocks:
  No edge clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   32 + 4(JTAG) out of 280 (12.9%) PIO sites used.
   32 + 4(JTAG) out of 105 (34.3%) bonded PIO sites used.
   Number of PIO comps: 32; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+---------------+------------+-----------+
| I/O Bank | Usage         | Bank Vccio | Bank Vref |
+----------+---------------+------------+-----------+
| 0        | 9 / 26 ( 34%) | 3.3V       | -         |
| 1        | 5 / 26 ( 19%) | 3.3V       | -         |
| 2        | 9 / 28 ( 32%) | 3.3V       | -         |
| 3        | 2 / 7 ( 28%)  | 3.3V       | -         |
| 4        | 3 / 8 ( 37%)  | 3.3V       | -         |
| 5        | 4 / 10 ( 40%) | 3.3V       | -         |
+----------+---------------+------------+-----------+

Total placer CPU time: 20 secs 

Dumping design to file lab3_impl1.dir/5_1.ncd.

3 potential circuit loops found in timing analysis.
0 connections routed; 530 unrouted.
Starting router resource preassignment

    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=clk_1000ms loads=3 clock_loads=3&#xA;   Signal=seven_segment_disp_right_6__N_20 loads=5 clock_loads=4&#xA;   Signal=current_state_1__N_80 loads=2 clock_loads=2&#xA;   Signal=column_c_derived_3 loads=2 clock_loads=2"  />

Completed router resource preassignment. Real time: 31 secs 

Start NBR router at 21:41:51 12/09/20

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

3 potential circuit loops found in timing analysis.
Start NBR special constraint process at 21:41:51 12/09/20

Start NBR section for initial routing at 21:41:56 12/09/20
Level 1, iteration 1
3(0.00%) conflicts; 360(67.92%) untouched conns; 40097684 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -258.095ns/-40097.684ns; real time: 39 secs 
Level 2, iteration 1
19(0.01%) conflicts; 298(56.23%) untouched conns; 40284004 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -259.757ns/-40284.004ns; real time: 41 secs 
Level 3, iteration 1
15(0.01%) conflicts; 276(52.08%) untouched conns; 40330379 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -260.023ns/-40330.379ns; real time: 43 secs 
Level 4, iteration 1
18(0.01%) conflicts; 0(0.00%) untouched conn; 42431627 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -271.484ns/-42431.628ns; real time: 45 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 21:42:03 12/09/20
Level 4, iteration 1
16(0.01%) conflicts; 0(0.00%) untouched conn; 42030935 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -268.801ns/-42030.936ns; real time: 47 secs 
Level 4, iteration 2
18(0.01%) conflicts; 0(0.00%) untouched conn; 49510105 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -325.927ns/-49510.106ns; real time: 49 secs 
Level 4, iteration 3
13(0.01%) conflicts; 0(0.00%) untouched conn; 49436198 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -325.284ns/-49436.199ns; real time: 51 secs 
Level 4, iteration 4
12(0.00%) conflicts; 0(0.00%) untouched conn; 49436198 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -325.284ns/-49436.199ns; real time: 51 secs 
Level 4, iteration 5
13(0.01%) conflicts; 0(0.00%) untouched conn; 50723821 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -332.178ns/-50723.822ns; real time: 53 secs 
Level 4, iteration 6
11(0.00%) conflicts; 0(0.00%) untouched conn; 50723821 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -332.178ns/-50723.822ns; real time: 53 secs 
Level 4, iteration 7
10(0.00%) conflicts; 0(0.00%) untouched conn; 49762021 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -325.284ns/-49762.022ns; real time: 55 secs 
Level 4, iteration 8
10(0.00%) conflicts; 0(0.00%) untouched conn; 49762021 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -325.284ns/-49762.022ns; real time: 55 secs 
Level 4, iteration 9
5(0.00%) conflicts; 0(0.00%) untouched conn; 49699135 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -324.885ns/-49699.136ns; real time: 56 secs 
Level 4, iteration 10
5(0.00%) conflicts; 0(0.00%) untouched conn; 49699135 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -324.885ns/-49699.136ns; real time: 56 secs 
Level 4, iteration 11
5(0.00%) conflicts; 0(0.00%) untouched conn; 49701653 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -324.885ns/-49701.653ns; real time: 58 secs 
Level 4, iteration 12
1(0.00%) conflict; 0(0.00%) untouched conn; 49701653 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -324.885ns/-49701.653ns; real time: 58 secs 
Level 4, iteration 13
0(0.00%) conflict; 0(0.00%) untouched conn; 51434101 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -336.656ns/-51434.102ns; real time: 1 mins 
Level 4, iteration 14
0(0.00%) conflict; 0(0.00%) untouched conn; 51434101 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -336.656ns/-51434.102ns; real time: 1 mins 

Start NBR section for performance tuning (iteration 1) at 21:42:18 12/09/20
Level 4, iteration 1
2(0.00%) conflicts; 0(0.00%) untouched conn; 51283812 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -335.392ns/-51283.813ns; real time: 1 mins 2 secs 
Level 4, iteration 2
1(0.00%) conflict; 0(0.00%) untouched conn; 51394147 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -336.345ns/-51394.147ns; real time: 1 mins 3 secs 
Level 4, iteration 3
1(0.00%) conflict; 0(0.00%) untouched conn; 51394147 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -336.345ns/-51394.147ns; real time: 1 mins 5 secs 
Level 4, iteration 4
1(0.00%) conflict; 0(0.00%) untouched conn; 51394147 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -336.345ns/-51394.147ns; real time: 1 mins 5 secs 
Level 4, iteration 5
1(0.00%) conflict; 0(0.00%) untouched conn; 51394147 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -336.345ns/-51394.147ns; real time: 1 mins 7 secs 
Level 4, iteration 6
0(0.00%) conflict; 0(0.00%) untouched conn; 51394147 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -336.345ns/-51394.147ns; real time: 1 mins 7 secs 

Start NBR section for performance tuning (iteration 2) at 21:42:25 12/09/20
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 51434101 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -336.656ns/-51434.102ns; real time: 1 mins 9 secs 

Start NBR section for re-routing at 21:42:28 12/09/20
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 51434101 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -336.656ns/-51434.102ns; real time: 1 mins 10 secs 

Start NBR section for post-routing at 21:42:28 12/09/20
3 potential circuit loops found in timing analysis.

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 351 (66.23%)
  Estimated worst slack<setup> : -336.656ns
  Timing score<setup> : 1084988432
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=clk_1000ms loads=3 clock_loads=3&#xA;   Signal=seven_segment_disp_right_6__N_20 loads=5 clock_loads=4&#xA;   Signal=current_state_1__N_80 loads=2 clock_loads=2&#xA;   Signal=column_c_derived_3 loads=2 clock_loads=2"  />

3 potential circuit loops found in timing analysis.
3 potential circuit loops found in timing analysis.
3 potential circuit loops found in timing analysis.
Total CPU time 1 mins 26 secs 
Total REAL time: 1 mins 27 secs 
Completely routed.
End of route.  530 routed (100.00%); 0 unrouted.

Hold time timing score: 18630, hold timing errors: 4357

Timing score: 1084988432 

Dumping design to file lab3_impl1.dir/5_1.ncd.


PAR_SUMMARY::Run status = Success
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = -336.656
PAR_SUMMARY::Timing score<setup/<ns>> = 1084988.432
PAR_SUMMARY::Worst  slack<hold /<ns>> = -5.704
PAR_SUMMARY::Timing score<hold /<ns>> = 18630.488
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 1 mins 26 secs 
Total REAL time to completion: 1 mins 27 secs 

par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "lab3_impl1.pt" -o "lab3_impl1.twr" "lab3_impl1.ncd" "lab3_impl1.prf"
trce:  version Diamond (64-bit) 3.10.0.111.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file lab3_impl1.ncd.
Design name: Lab3
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application trce from file 'xo2c4000.nph' in environment: E:/Diamond/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.10.0.111.2
Wed Dec 09 21:42:48 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o lab3_impl1.twr -gui -msgset C:/Users/70735/Desktop/lab3/promote.xml lab3_impl1.ncd lab3_impl1.prf 
Design file:     lab3_impl1.ncd
Preference file: lab3_impl1.prf
Device,speed:    LCMXO2-4000HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

3 potential circuit loops found in timing analysis.
Report Type:     based on TRACE automatically generated preferences
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 4654  Score: 1084988432
Cumulative negative slack: 1084988432

Constraints cover 6666 paths, 13 nets, and 453 connections (85.47% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.10.0.111.2
Wed Dec 09 21:42:51 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o lab3_impl1.twr -gui -msgset C:/Users/70735/Desktop/lab3/promote.xml lab3_impl1.ncd lab3_impl1.prf 
Design file:     lab3_impl1.ncd
Preference file: lab3_impl1.prf
Device,speed:    LCMXO2-4000HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

3 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 4357  Score: 18630488
Cumulative negative slack: 18630488

Constraints cover 6666 paths, 13 nets, and 453 connections (85.47% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 4654 (setup), 4357 (hold)
Score: 1084988432 (setup), 18630488 (hold)
Cumulative negative slack: 1103618920 (1084988432+18630488)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total time: 8 secs 

iotiming  "lab3_impl1.ncd" "lab3_impl1.prf"
I/O Timing Report:
:  version Diamond (64-bit) 3.10.0.111.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application iotiming from file lab3_impl1.ncd.
Design name: Lab3
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application iotiming from file 'xo2c4000.nph' in environment: E:/Diamond/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
3 potential circuit loops found in timing analysis.
Running Performance Grade: 4
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
3 potential circuit loops found in timing analysis.
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file lab3_impl1.ncd.
Design name: Lab3
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 5
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
3 potential circuit loops found in timing analysis.
Running Performance Grade: 5
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
3 potential circuit loops found in timing analysis.
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file lab3_impl1.ncd.
Design name: Lab3
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 6
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
3 potential circuit loops found in timing analysis.
Running Performance Grade: 6
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
3 potential circuit loops found in timing analysis.
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file lab3_impl1.ncd.
Design name: Lab3
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: M
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
3 potential circuit loops found in timing analysis.
Running Performance Grade: M
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
3 potential circuit loops found in timing analysis.
Computing Min Clock to Output Delay ...
Done.

ibisgen "lab3_impl1.pad" "E:/Diamond/diamond/3.10_x64/cae_library/ibis/machxo2.ibs" 
IBIS Models Generator: Lattice Diamond (64-bit) 3.10.0.111.2

Wed Dec 09 21:43:00 2020

Comp: clk
 Site: C1
 Type: IN
 IO_TYPE=LVCMOS33 
 PULL=DOWN 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Comp: column
 Site: L3
 Type: IN
 IO_TYPE=LVCMOS33 
 PULL=DOWN 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Comp: dig1
 Site: C9
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: dig2
 Site: A12
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: key_in[0]
 Site: L14
 Type: IN
 IO_TYPE=LVCMOS33 
 PULL=DOWN 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Comp: key_in[1]
 Site: M13
 Type: IN
 IO_TYPE=LVCMOS33 
 PULL=DOWN 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Comp: key_in[2]
 Site: M14
 Type: IN
 IO_TYPE=LVCMOS33 
 PULL=DOWN 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Comp: led[0]
 Site: M2
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: led[1]
 Site: N2
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: led[2]
 Site: P2
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: led[3]
 Site: M3
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: led[4]
 Site: N3
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: led[5]
 Site: P4
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: row[0]
 Site: N8
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: row[1]
 Site: P8
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: row[2]
 Site: N7
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: row[3]
 Site: P7
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: rst
 Site: N14
 Type: IN
 IO_TYPE=LVCMOS33 
 PULL=DOWN 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Comp: seven_segment_disp_left[0]
 Site: A10
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: seven_segment_disp_left[1]
 Site: C11
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: seven_segment_disp_left[2]
 Site: F2
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: seven_segment_disp_left[3]
 Site: E1
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: seven_segment_disp_left[4]
 Site: E2
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: seven_segment_disp_left[5]
 Site: A9
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: seven_segment_disp_left[6]
 Site: B9
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: seven_segment_disp_right[0]
 Site: C12
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: seven_segment_disp_right[1]
 Site: B14
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: seven_segment_disp_right[2]
 Site: J1
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: seven_segment_disp_right[3]
 Site: H1
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: seven_segment_disp_right[4]
 Site: H2
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: seven_segment_disp_right[5]
 Site: B12
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: seven_segment_disp_right[6]
 Site: A11
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Created design models.


Generating: C:\Users\70735\Desktop\lab3\impl1\IBIS\lab3_impl1.ibs


    <postMsg mid="1191031" type="Info"    dynamic="0" navigation="0"  />

ldbanno "lab3_impl1.ncd" -n Verilog  -o "lab3_impl1_vo.vo"         -w -neg
ldbanno: version Diamond (64-bit) 3.10.0.111.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Writing a Verilog netlist using the orca library type based on the lab3_impl1 design file.


Loading design for application ldbanno from file lab3_impl1.ncd.
Design name: Lab3
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application ldbanno from file 'xo2c4000.nph' in environment: E:/Diamond/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Converting design lab3_impl1.ncd into .ldb format.
Loading preferences from lab3_impl1.prf.
Writing Verilog netlist to file lab3_impl1_vo.vo
Writing SDF timing to file lab3_impl1_vo.sdf
    <postMsg mid="35400250" type="Info"    dynamic="1" navigation="0" arg0="0"  />

ldbanno "lab3_impl1.ncd" -n VHDL -o "lab3_impl1_vho.vho"         -w -neg 
ldbanno: version Diamond (64-bit) 3.10.0.111.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Writing a VHDL netlist using the orca library type based on the lab3_impl1 design file.


Loading design for application ldbanno from file lab3_impl1.ncd.
Design name: Lab3
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application ldbanno from file 'xo2c4000.nph' in environment: E:/Diamond/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Converting design lab3_impl1.ncd into .ldb format.
Loading preferences from lab3_impl1.prf.
Writing VHDL netlist to file lab3_impl1_vho.vho
Writing SDF timing to file lab3_impl1_vho.sdf
    <postMsg mid="35400250" type="Info"    dynamic="1" navigation="0" arg0="0"  />

bitgen -f "lab3_impl1.t2b" -w "lab3_impl1.ncd" "lab3_impl1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.10.0.111.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file lab3_impl1.ncd.
Design name: Lab3
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application Bitgen from file 'xo2c4000.nph' in environment: E:/Diamond/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from lab3_impl1.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.94.
 
Saving bit stream in "lab3_impl1.bit".

bitgen -f "lab3_impl1.t2b" -w "lab3_impl1.ncd" -jedec "lab3_impl1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.10.0.111.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file lab3_impl1.ncd.
Design name: Lab3
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application Bitgen from file 'xo2c4000.nph' in environment: E:/Diamond/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from lab3_impl1.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.94.
 
Saving bit stream in "lab3_impl1.jed".
 
===========
UFM Summary.
===========
UFM Size:        767 Pages (128*767 Bits).
UFM Utilization: General Purpose Flash Memory.
 
Available General Purpose Flash Memory:  767 Pages (Page 0 to Page 766).
Initialized UFM Pages:                     0 Page.
 
