\hypertarget{atm328p__dsc_8h}{}\doxysection{src/atm328p/atm328p\+\_\+dsc.h File Reference}
\label{atm328p__dsc_8h}\index{src/atm328p/atm328p\_dsc.h@{src/atm328p/atm328p\_dsc.h}}
{\ttfamily \#include \char`\"{}types.\+h\char`\"{}}\newline
Include dependency graph for atm328p\+\_\+dsc.\+h\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=211pt]{atm328p__dsc_8h__incl}
\end{center}
\end{figure}
This graph shows which files directly or indirectly include this file\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{atm328p__dsc_8h__dep__incl}
\end{center}
\end{figure}
\doxysubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
union \mbox{\hyperlink{union_b_u_i_l_t_i_n___t}{BUILTIN\+\_\+T}}
\item 
union \mbox{\hyperlink{union_c_a_n_b_o_a_r_d___t}{CANBOARD\+\_\+T}}
\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{atm328p__dsc_8h_a79ba98ade0607149a0a9732b873c8a01}{DDR\+\_\+\+OUTPUT}}~\mbox{\hyperlink{types_8h_aa8cecfc5c5c054d2875c03e77b7be15d}{TRUE}}
\item 
\#define \mbox{\hyperlink{atm328p__dsc_8h_adfc4d62084cd5de67797c5fc87a6b4a9}{DDR\+\_\+\+INPUT}}~\mbox{\hyperlink{types_8h_aa93f0eb578d23995850d61f7d61c55c1}{FALSE}}
\item 
\#define \mbox{\hyperlink{atm328p__dsc_8h_afc6bf2dc3b6d594c3b9537649f035545}{PORT\+\_\+\+PULLUP}}~\mbox{\hyperlink{types_8h_aa8cecfc5c5c054d2875c03e77b7be15d}{TRUE}}
\end{DoxyCompactItemize}
\doxysubsection*{Variables}
\begin{DoxyCompactItemize}
\item 
volatile \mbox{\hyperlink{union_r_e_g_i_s_t_e_r___t}{REGISTER\+\_\+T}} \mbox{\hyperlink{atm328p__dsc_8h_a1a375bdec1a738050dcc2fa92cb1f4e7}{DDRB}}
\item 
volatile \mbox{\hyperlink{union_r_e_g_i_s_t_e_r___t}{REGISTER\+\_\+T}} \mbox{\hyperlink{atm328p__dsc_8h_ae33f6570ca59b0c8675201f671552565}{PORTB}}
\item 
volatile \mbox{\hyperlink{union_r_e_g_i_s_t_e_r___t}{REGISTER\+\_\+T}} \mbox{\hyperlink{atm328p__dsc_8h_ae1ea22d52a3a72c85da8887e2019355e}{DDRD}}
\item 
volatile \mbox{\hyperlink{union_r_e_g_i_s_t_e_r___t}{REGISTER\+\_\+T}} \mbox{\hyperlink{atm328p__dsc_8h_a9698cb05aed8748af8afdfdda4d9c5ba}{PORTD}}
\item 
volatile \mbox{\hyperlink{union_b_u_i_l_t_i_n___t}{BUILTIN\+\_\+T}} \mbox{\hyperlink{atm328p__dsc_8h_a2acb5b17681f415e4a39a8a144df4160}{DDR\+\_\+\+BUILTIN}}
\item 
volatile \mbox{\hyperlink{union_b_u_i_l_t_i_n___t}{BUILTIN\+\_\+T}} \mbox{\hyperlink{atm328p__dsc_8h_af9e57b3fbf4f27d6fdd43f5bcbed8be6}{PORT\+\_\+\+BUILTIN}}
\item 
volatile \mbox{\hyperlink{union_c_a_n_b_o_a_r_d___t}{CANBOARD\+\_\+T}} \mbox{\hyperlink{atm328p__dsc_8h_a692610fb348a79e58c3765fb10b922e5}{DDR\+\_\+\+CANBOARD}}
\item 
volatile \mbox{\hyperlink{union_c_a_n_b_o_a_r_d___t}{CANBOARD\+\_\+T}} \mbox{\hyperlink{atm328p__dsc_8h_a038d062793991e5798d8b39a0adb9840}{PORT\+\_\+\+CANBOARD}}
\end{DoxyCompactItemize}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{atm328p__dsc_8h_adfc4d62084cd5de67797c5fc87a6b4a9}\label{atm328p__dsc_8h_adfc4d62084cd5de67797c5fc87a6b4a9}} 
\index{atm328p\_dsc.h@{atm328p\_dsc.h}!DDR\_INPUT@{DDR\_INPUT}}
\index{DDR\_INPUT@{DDR\_INPUT}!atm328p\_dsc.h@{atm328p\_dsc.h}}
\doxysubsubsection{\texorpdfstring{DDR\_INPUT}{DDR\_INPUT}}
{\footnotesize\ttfamily \#define DDR\+\_\+\+INPUT~\mbox{\hyperlink{types_8h_aa93f0eb578d23995850d61f7d61c55c1}{FALSE}}}

\mbox{\Hypertarget{atm328p__dsc_8h_a79ba98ade0607149a0a9732b873c8a01}\label{atm328p__dsc_8h_a79ba98ade0607149a0a9732b873c8a01}} 
\index{atm328p\_dsc.h@{atm328p\_dsc.h}!DDR\_OUTPUT@{DDR\_OUTPUT}}
\index{DDR\_OUTPUT@{DDR\_OUTPUT}!atm328p\_dsc.h@{atm328p\_dsc.h}}
\doxysubsubsection{\texorpdfstring{DDR\_OUTPUT}{DDR\_OUTPUT}}
{\footnotesize\ttfamily \#define DDR\+\_\+\+OUTPUT~\mbox{\hyperlink{types_8h_aa8cecfc5c5c054d2875c03e77b7be15d}{TRUE}}}

\mbox{\Hypertarget{atm328p__dsc_8h_afc6bf2dc3b6d594c3b9537649f035545}\label{atm328p__dsc_8h_afc6bf2dc3b6d594c3b9537649f035545}} 
\index{atm328p\_dsc.h@{atm328p\_dsc.h}!PORT\_PULLUP@{PORT\_PULLUP}}
\index{PORT\_PULLUP@{PORT\_PULLUP}!atm328p\_dsc.h@{atm328p\_dsc.h}}
\doxysubsubsection{\texorpdfstring{PORT\_PULLUP}{PORT\_PULLUP}}
{\footnotesize\ttfamily \#define PORT\+\_\+\+PULLUP~\mbox{\hyperlink{types_8h_aa8cecfc5c5c054d2875c03e77b7be15d}{TRUE}}}



\doxysubsection{Variable Documentation}
\mbox{\Hypertarget{atm328p__dsc_8h_a2acb5b17681f415e4a39a8a144df4160}\label{atm328p__dsc_8h_a2acb5b17681f415e4a39a8a144df4160}} 
\index{atm328p\_dsc.h@{atm328p\_dsc.h}!DDR\_BUILTIN@{DDR\_BUILTIN}}
\index{DDR\_BUILTIN@{DDR\_BUILTIN}!atm328p\_dsc.h@{atm328p\_dsc.h}}
\doxysubsubsection{\texorpdfstring{DDR\_BUILTIN}{DDR\_BUILTIN}}
{\footnotesize\ttfamily volatile \mbox{\hyperlink{union_b_u_i_l_t_i_n___t}{BUILTIN\+\_\+T}} DDR\+\_\+\+BUILTIN\hspace{0.3cm}{\ttfamily [extern]}}

\mbox{\Hypertarget{atm328p__dsc_8h_a692610fb348a79e58c3765fb10b922e5}\label{atm328p__dsc_8h_a692610fb348a79e58c3765fb10b922e5}} 
\index{atm328p\_dsc.h@{atm328p\_dsc.h}!DDR\_CANBOARD@{DDR\_CANBOARD}}
\index{DDR\_CANBOARD@{DDR\_CANBOARD}!atm328p\_dsc.h@{atm328p\_dsc.h}}
\doxysubsubsection{\texorpdfstring{DDR\_CANBOARD}{DDR\_CANBOARD}}
{\footnotesize\ttfamily volatile \mbox{\hyperlink{union_c_a_n_b_o_a_r_d___t}{CANBOARD\+\_\+T}} DDR\+\_\+\+CANBOARD\hspace{0.3cm}{\ttfamily [extern]}}

\mbox{\Hypertarget{atm328p__dsc_8h_a1a375bdec1a738050dcc2fa92cb1f4e7}\label{atm328p__dsc_8h_a1a375bdec1a738050dcc2fa92cb1f4e7}} 
\index{atm328p\_dsc.h@{atm328p\_dsc.h}!DDRB@{DDRB}}
\index{DDRB@{DDRB}!atm328p\_dsc.h@{atm328p\_dsc.h}}
\doxysubsubsection{\texorpdfstring{DDRB}{DDRB}}
{\footnotesize\ttfamily volatile \mbox{\hyperlink{union_r_e_g_i_s_t_e_r___t}{REGISTER\+\_\+T}} DDRB\hspace{0.3cm}{\ttfamily [extern]}}

\mbox{\Hypertarget{atm328p__dsc_8h_ae1ea22d52a3a72c85da8887e2019355e}\label{atm328p__dsc_8h_ae1ea22d52a3a72c85da8887e2019355e}} 
\index{atm328p\_dsc.h@{atm328p\_dsc.h}!DDRD@{DDRD}}
\index{DDRD@{DDRD}!atm328p\_dsc.h@{atm328p\_dsc.h}}
\doxysubsubsection{\texorpdfstring{DDRD}{DDRD}}
{\footnotesize\ttfamily volatile \mbox{\hyperlink{union_r_e_g_i_s_t_e_r___t}{REGISTER\+\_\+T}} DDRD\hspace{0.3cm}{\ttfamily [extern]}}

\mbox{\Hypertarget{atm328p__dsc_8h_af9e57b3fbf4f27d6fdd43f5bcbed8be6}\label{atm328p__dsc_8h_af9e57b3fbf4f27d6fdd43f5bcbed8be6}} 
\index{atm328p\_dsc.h@{atm328p\_dsc.h}!PORT\_BUILTIN@{PORT\_BUILTIN}}
\index{PORT\_BUILTIN@{PORT\_BUILTIN}!atm328p\_dsc.h@{atm328p\_dsc.h}}
\doxysubsubsection{\texorpdfstring{PORT\_BUILTIN}{PORT\_BUILTIN}}
{\footnotesize\ttfamily volatile \mbox{\hyperlink{union_b_u_i_l_t_i_n___t}{BUILTIN\+\_\+T}} PORT\+\_\+\+BUILTIN\hspace{0.3cm}{\ttfamily [extern]}}

\mbox{\Hypertarget{atm328p__dsc_8h_a038d062793991e5798d8b39a0adb9840}\label{atm328p__dsc_8h_a038d062793991e5798d8b39a0adb9840}} 
\index{atm328p\_dsc.h@{atm328p\_dsc.h}!PORT\_CANBOARD@{PORT\_CANBOARD}}
\index{PORT\_CANBOARD@{PORT\_CANBOARD}!atm328p\_dsc.h@{atm328p\_dsc.h}}
\doxysubsubsection{\texorpdfstring{PORT\_CANBOARD}{PORT\_CANBOARD}}
{\footnotesize\ttfamily volatile \mbox{\hyperlink{union_c_a_n_b_o_a_r_d___t}{CANBOARD\+\_\+T}} PORT\+\_\+\+CANBOARD\hspace{0.3cm}{\ttfamily [extern]}}

\mbox{\Hypertarget{atm328p__dsc_8h_ae33f6570ca59b0c8675201f671552565}\label{atm328p__dsc_8h_ae33f6570ca59b0c8675201f671552565}} 
\index{atm328p\_dsc.h@{atm328p\_dsc.h}!PORTB@{PORTB}}
\index{PORTB@{PORTB}!atm328p\_dsc.h@{atm328p\_dsc.h}}
\doxysubsubsection{\texorpdfstring{PORTB}{PORTB}}
{\footnotesize\ttfamily volatile \mbox{\hyperlink{union_r_e_g_i_s_t_e_r___t}{REGISTER\+\_\+T}} PORTB\hspace{0.3cm}{\ttfamily [extern]}}

\mbox{\Hypertarget{atm328p__dsc_8h_a9698cb05aed8748af8afdfdda4d9c5ba}\label{atm328p__dsc_8h_a9698cb05aed8748af8afdfdda4d9c5ba}} 
\index{atm328p\_dsc.h@{atm328p\_dsc.h}!PORTD@{PORTD}}
\index{PORTD@{PORTD}!atm328p\_dsc.h@{atm328p\_dsc.h}}
\doxysubsubsection{\texorpdfstring{PORTD}{PORTD}}
{\footnotesize\ttfamily volatile \mbox{\hyperlink{union_r_e_g_i_s_t_e_r___t}{REGISTER\+\_\+T}} PORTD\hspace{0.3cm}{\ttfamily [extern]}}

