// Seed: 976929280
module module_0 (
    input tri id_0,
    output wor id_1,
    output supply1 id_2,
    input supply0 id_3,
    input supply1 id_4,
    output wand id_5,
    input supply1 id_6,
    output tri1 id_7,
    input tri id_8
);
  logic id_10 = id_0, id_11[1 : -1] = {1, id_10, id_3};
endmodule
program module_1 #(
    parameter id_2 = 32'd96
) (
    input  tri  id_0,
    output wire id_1,
    output wor  _id_2
);
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_0
  );
  assign modCall_1.id_3 = 0;
  wire id_4[id_2 : id_2  &&  -1];
  ;
  timeprecision 1ps;
  bit id_5, id_6;
  always id_5 <= id_0;
endprogram
