$comment
	File created using the following command:
		vcd file DecoderDemo.msim.vcd -direction
$end
$date
	Wed Nov 15 10:16:25 2023
$end
$version
	Questa Intel Starter FPGA Edition Version 2021.2
$end
$timescale
	1ps
$end

$scope module PEnc8_3_vlg_vec_tst $end
$var reg 1 ! E_L $end
$var reg 8 " I [7:0] $end
$var wire 1 # GS_L $end
$var wire 1 $ O0 $end
$var wire 1 % O1 $end
$var wire 1 & O2 $end

$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - O2~output_o $end
$var wire 1 . O1~output_o $end
$var wire 1 / O0~output_o $end
$var wire 1 0 GS_L~output_o $end
$var wire 1 1 E_L~input_o $end
$var wire 1 2 I[7]~input_o $end
$var wire 1 3 I[6]~input_o $end
$var wire 1 4 I[5]~input_o $end
$var wire 1 5 I[4]~input_o $end
$var wire 1 6 instnor8~0_combout $end
$var wire 1 7 inst14~0_combout $end
$var wire 1 8 I[3]~input_o $end
$var wire 1 9 I[2]~input_o $end
$var wire 1 : inst15~0_combout $end
$var wire 1 ; inst15~1_combout $end
$var wire 1 < I[1]~input_o $end
$var wire 1 = inst16~0_combout $end
$var wire 1 > inst16~1_combout $end
$var wire 1 ? inst16~2_combout $end
$var wire 1 @ I[0]~input_o $end
$var wire 1 A instnor8~1_combout $end
$var wire 1 B instnor8~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b0 "
1#
0$
0%
0&
0'
1(
x)
1*
1+
1,
0-
0.
0/
10
01
02
03
04
05
16
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
$end
#40000
b1 "
1@
1A
1B
00
0#
#80000
b11 "
b10 "
0@
1<
1=
1?
1/
1$
#120000
b11 "
1@
#160000
b111 "
b101 "
b100 "
0@
0<
19
0=
1:
0?
1;
1.
0/
0$
1%
#200000
b101 "
1@
#240000
b111 "
b110 "
0@
1<
#280000
b111 "
1@
#320000
b1111 "
b1011 "
b1001 "
b1000 "
0@
0<
09
18
1>
1?
1/
1$
#360000
b1001 "
1@
#400000
b1011 "
b1010 "
0@
1<
1=
#440000
b1011 "
1@
#480000
b1111 "
b1101 "
b1100 "
0@
0<
19
0=
#520000
b1101 "
1@
#560000
b1111 "
b1110 "
0@
1<
#600000
b1111 "
1@
#640000
b11111 "
b10111 "
b10011 "
b10001 "
b10000 "
0@
0<
09
08
15
0A
0:
0>
06
0;
0?
17
1-
0/
0.
0%
0$
1&
#680000
b10001 "
1@
1A
#720000
b10011 "
b10010 "
0@
1<
1=
1?
1/
1$
#760000
b10011 "
1@
#800000
b10111 "
b10101 "
b10100 "
0@
0<
19
0=
0?
0/
0$
#840000
b10101 "
1@
#880000
b10111 "
b10110 "
0@
1<
#920000
b10111 "
1@
#960000
b11111 "
b11011 "
b11001 "
b11000 "
0@
0<
09
18
#1000000
