# RUN: llc -O0 -mtriple arm64-- -run-pass=regbankselect -global-isel %s -o - | FileCheck %s

# Check the default mappings for various instructions.

--- |
  target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128"

  define void @test_add_s32() { ret void }
  define void @test_add_v4s32() { ret void }
  define void @test_sub_s32() { ret void }
  define void @test_sub_v4s32() { ret void }
  define void @test_mul_s32() { ret void }
  define void @test_mul_v4s32() { ret void }

  define void @test_and_s32() { ret void }
  define void @test_and_v4s32() { ret void }
  define void @test_or_s32() { ret void }
  define void @test_or_v4s32() { ret void }
  define void @test_xor_s32() { ret void }
  define void @test_xor_v4s32() { ret void }

  define void @test_shl_s32() { ret void }
  define void @test_shl_v4s32() { ret void }
  define void @test_lshr_s32() { ret void }
  define void @test_ashr_s32() { ret void }

  define void @test_sdiv_s32() { ret void }
  define void @test_udiv_s32() { ret void }

  define void @test_anyext_s64_s32() { ret void }
  define void @test_sext_s64_s32() { ret void }
  define void @test_zext_s64_s32() { ret void }
  define void @test_trunc_s32_s64() { ret void }

  define void @test_constant_s32() { ret void }
  define void @test_constant_p0() { ret void }

  define void @test_icmp_s32() { ret void }
  define void @test_icmp_p0() { ret void }

  define void @test_frame_index_p0() {
    %ptr0 = alloca i64
    ret void
  }

  define void @test_ptrtoint_s64_p0() { ret void }
  define void @test_inttoptr_p0_s64() { ret void }

  define void @test_load_s32_p0() { ret void }
  define void @test_store_s32_p0() { ret void }
...

---
# CHECK-LABEL: name: test_add_s32
name:            test_add_s32
legalized:       true
# CHECK: registers:
# CHECK:   - { id: 0, class: gpr }
# CHECK:   - { id: 1, class: gpr }
registers:
  - { id: 0, class: _ }
  - { id: 1, class: _ }
body: |
  bb.0:
    liveins: %w0
    ; CHECK:      %0(s32) = COPY %w0
    ; CHECK:      %1(s32) = G_ADD %0, %0
    %0(s32) = COPY %w0
    %1(s32) = G_ADD %0, %0
...

---
# CHECK-LABEL: name: test_add_v4s32
name:            test_add_v4s32
legalized:       true
# CHECK: registers:
# CHECK:   - { id: 0, class: fpr }
# CHECK:   - { id: 1, class: fpr }
registers:
  - { id: 0, class: _ }
  - { id: 1, class: _ }
body: |
  bb.0:
    liveins: %q0
    ; CHECK:      %0(<4 x s32>) = COPY %q0
    ; CHECK:      %1(<4 x s32>) = G_ADD %0, %0
    %0(<4 x s32>) = COPY %q0
    %1(<4 x s32>) = G_ADD %0, %0
...

---
# CHECK-LABEL: name: test_sub_s32
name:            test_sub_s32
legalized:       true
# CHECK: registers:
# CHECK:   - { id: 0, class: gpr }
# CHECK:   - { id: 1, class: gpr }
registers:
  - { id: 0, class: _ }
  - { id: 1, class: _ }
body: |
  bb.0:
    liveins: %w0
    ; CHECK:      %0(s32) = COPY %w0
    ; CHECK:      %1(s32) = G_SUB %0, %0
    %0(s32) = COPY %w0
    %1(s32) = G_SUB %0, %0
...

---
# CHECK-LABEL: name: test_sub_v4s32
name:            test_sub_v4s32
legalized:       true
# CHECK: registers:
# CHECK:   - { id: 0, class: fpr }
# CHECK:   - { id: 1, class: fpr }
registers:
  - { id: 0, class: _ }
  - { id: 1, class: _ }
body: |
  bb.0:
    liveins: %q0
    ; CHECK:      %0(<4 x s32>) = COPY %q0
    ; CHECK:      %1(<4 x s32>) = G_SUB %0, %0
    %0(<4 x s32>) = COPY %q0
    %1(<4 x s32>) = G_SUB %0, %0
...

---
# CHECK-LABEL: name: test_mul_s32
name:            test_mul_s32
legalized:       true
# CHECK: registers:
# CHECK:   - { id: 0, class: gpr }
# CHECK:   - { id: 1, class: gpr }
registers:
  - { id: 0, class: _ }
  - { id: 1, class: _ }
body: |
  bb.0:
    liveins: %w0
    ; CHECK:      %0(s32) = COPY %w0
    ; CHECK:      %1(s32) = G_MUL %0, %0
    %0(s32) = COPY %w0
    %1(s32) = G_MUL %0, %0
...

---
# CHECK-LABEL: name: test_mul_v4s32
name:            test_mul_v4s32
legalized:       true
# CHECK: registers:
# CHECK:   - { id: 0, class: fpr }
# CHECK:   - { id: 1, class: fpr }
registers:
  - { id: 0, class: _ }
  - { id: 1, class: _ }
body: |
  bb.0:
    liveins: %q0
    ; CHECK:      %0(<4 x s32>) = COPY %q0
    ; CHECK:      %1(<4 x s32>) = G_MUL %0, %0
    %0(<4 x s32>) = COPY %q0
    %1(<4 x s32>) = G_MUL %0, %0
...

---
# CHECK-LABEL: name: test_and_s32
name:            test_and_s32
legalized:       true
# CHECK: registers:
# CHECK:   - { id: 0, class: gpr }
# CHECK:   - { id: 1, class: gpr }
registers:
  - { id: 0, class: _ }
  - { id: 1, class: _ }
body: |
  bb.0:
    liveins: %w0
    ; CHECK:      %0(s32) = COPY %w0
    ; CHECK:      %1(s32) = G_AND %0, %0
    %0(s32) = COPY %w0
    %1(s32) = G_AND %0, %0
...

---
# CHECK-LABEL: name: test_and_v4s32
name:            test_and_v4s32
legalized:       true
# CHECK: registers:
# CHECK:   - { id: 0, class: fpr }
# CHECK:   - { id: 1, class: fpr }
registers:
  - { id: 0, class: _ }
  - { id: 1, class: _ }
body: |
  bb.0:
    liveins: %q0
    ; CHECK:      %0(<4 x s32>) = COPY %q0
    ; CHECK:      %1(<4 x s32>) = G_AND %0, %0
    %0(<4 x s32>) = COPY %q0
    %1(<4 x s32>) = G_AND %0, %0
...

---
# CHECK-LABEL: name: test_or_s32
name:            test_or_s32
legalized:       true
# CHECK: registers:
# CHECK:   - { id: 0, class: gpr }
# CHECK:   - { id: 1, class: gpr }
registers:
  - { id: 0, class: _ }
  - { id: 1, class: _ }
body: |
  bb.0:
    liveins: %w0
    ; CHECK:      %0(s32) = COPY %w0
    ; CHECK:      %1(s32) = G_OR %0, %0
    %0(s32) = COPY %w0
    %1(s32) = G_OR %0, %0
...

---
# CHECK-LABEL: name: test_or_v4s32
name:            test_or_v4s32
legalized:       true
# CHECK: registers:
# CHECK:   - { id: 0, class: fpr }
# CHECK:   - { id: 1, class: fpr }
registers:
  - { id: 0, class: _ }
  - { id: 1, class: _ }
body: |
  bb.0:
    liveins: %q0
    ; CHECK:      %0(<4 x s32>) = COPY %q0
    ; CHECK:      %1(<4 x s32>) = G_OR %0, %0
    %0(<4 x s32>) = COPY %q0
    %1(<4 x s32>) = G_OR %0, %0
...

---
# CHECK-LABEL: name: test_xor_s32
name:            test_xor_s32
legalized:       true
# CHECK: registers:
# CHECK:   - { id: 0, class: gpr }
# CHECK:   - { id: 1, class: gpr }
registers:
  - { id: 0, class: _ }
  - { id: 1, class: _ }
body: |
  bb.0:
    liveins: %w0
    ; CHECK:      %0(s32) = COPY %w0
    ; CHECK:      %1(s32) = G_XOR %0, %0
    %0(s32) = COPY %w0
    %1(s32) = G_XOR %0, %0
...

---
# CHECK-LABEL: name: test_xor_v4s32
name:            test_xor_v4s32
legalized:       true
# CHECK: registers:
# CHECK:   - { id: 0, class: fpr }
# CHECK:   - { id: 1, class: fpr }
registers:
  - { id: 0, class: _ }
  - { id: 1, class: _ }
body: |
  bb.0:
    liveins: %q0
    ; CHECK:      %0(<4 x s32>) = COPY %q0
    ; CHECK:      %1(<4 x s32>) = G_XOR %0, %0
    %0(<4 x s32>) = COPY %q0
    %1(<4 x s32>) = G_XOR %0, %0
...

---
# CHECK-LABEL: name: test_shl_s32
name:            test_shl_s32
legalized:       true
# CHECK: registers:
# CHECK:   - { id: 0, class: gpr }
# CHECK:   - { id: 1, class: gpr }
registers:
  - { id: 0, class: _ }
  - { id: 1, class: _ }
body: |
  bb.0:
    liveins: %w0
    ; CHECK:      %0(s32) = COPY %w0
    ; CHECK:      %1(s32) = G_SHL %0, %0
    %0(s32) = COPY %w0
    %1(s32) = G_SHL %0, %0
...

---
# CHECK-LABEL: name: test_shl_v4s32
name:            test_shl_v4s32
legalized:       true
# CHECK: registers:
# CHECK:   - { id: 0, class: fpr }
# CHECK:   - { id: 1, class: fpr }
registers:
  - { id: 0, class: _ }
  - { id: 1, class: _ }
body: |
  bb.0:
    liveins: %q0
    ; CHECK:      %0(<4 x s32>) = COPY %q0
    ; CHECK:      %1(<4 x s32>) = G_SHL %0, %0
    %0(<4 x s32>) = COPY %q0
    %1(<4 x s32>) = G_SHL %0, %0
...

---
# CHECK-LABEL: name: test_lshr_s32
name:            test_lshr_s32
legalized:       true
# CHECK: registers:
# CHECK:   - { id: 0, class: gpr }
# CHECK:   - { id: 1, class: gpr }
registers:
  - { id: 0, class: _ }
  - { id: 1, class: _ }
body: |
  bb.0:
    liveins: %w0
    ; CHECK:      %0(s32) = COPY %w0
    ; CHECK:      %1(s32) = G_LSHR %0, %0
    %0(s32) = COPY %w0
    %1(s32) = G_LSHR %0, %0
...

---
# CHECK-LABEL: name: test_ashr_s32
name:            test_ashr_s32
legalized:       true
# CHECK: registers:
# CHECK:   - { id: 0, class: gpr }
# CHECK:   - { id: 1, class: gpr }
registers:
  - { id: 0, class: _ }
  - { id: 1, class: _ }
body: |
  bb.0:
    liveins: %w0
    ; CHECK:      %0(s32) = COPY %w0
    ; CHECK:      %1(s32) = G_ASHR %0, %0
    %0(s32) = COPY %w0
    %1(s32) = G_ASHR %0, %0
...

---
# CHECK-LABEL: name: test_sdiv_s32
name:            test_sdiv_s32
legalized:       true
# CHECK: registers:
# CHECK:   - { id: 0, class: gpr }
# CHECK:   - { id: 1, class: gpr }
registers:
  - { id: 0, class: _ }
  - { id: 1, class: _ }
body: |
  bb.0:
    liveins: %w0
    ; CHECK:      %0(s32) = COPY %w0
    ; CHECK:      %1(s32) = G_SDIV %0, %0
    %0(s32) = COPY %w0
    %1(s32) = G_SDIV %0, %0
...

---
# CHECK-LABEL: name: test_udiv_s32
name:            test_udiv_s32
legalized:       true
# CHECK: registers:
# CHECK:   - { id: 0, class: gpr }
# CHECK:   - { id: 1, class: gpr }
registers:
  - { id: 0, class: _ }
  - { id: 1, class: _ }
body: |
  bb.0:
    liveins: %w0
    ; CHECK:      %0(s32) = COPY %w0
    ; CHECK:      %1(s32) = G_UDIV %0, %0
    %0(s32) = COPY %w0
    %1(s32) = G_UDIV %0, %0
...

---
# CHECK-LABEL: name: test_anyext_s64_s32
name:            test_anyext_s64_s32
legalized:       true
# CHECK: registers:
# CHECK:   - { id: 0, class: gpr }
# CHECK:   - { id: 1, class: gpr }
registers:
  - { id: 0, class: _ }
  - { id: 1, class: _ }
body: |
  bb.0:
    liveins: %w0
    ; CHECK:      %0(s32) = COPY %w0
    ; CHECK:      %1(s64) = G_ANYEXT %0
    %0(s32) = COPY %w0
    %1(s64) = G_ANYEXT %0
...

---
# CHECK-LABEL: name: test_sext_s64_s32
name:            test_sext_s64_s32
legalized:       true
# CHECK: registers:
# CHECK:   - { id: 0, class: gpr }
# CHECK:   - { id: 1, class: gpr }
registers:
  - { id: 0, class: _ }
  - { id: 1, class: _ }
body: |
  bb.0:
    liveins: %w0
    ; CHECK:      %0(s32) = COPY %w0
    ; CHECK:      %1(s64) = G_SEXT %0
    %0(s32) = COPY %w0
    %1(s64) = G_SEXT %0
...

---
# CHECK-LABEL: name: test_zext_s64_s32
name:            test_zext_s64_s32
legalized:       true
# CHECK: registers:
# CHECK:   - { id: 0, class: gpr }
# CHECK:   - { id: 1, class: gpr }
registers:
  - { id: 0, class: _ }
  - { id: 1, class: _ }
body: |
  bb.0:
    liveins: %w0
    ; CHECK:      %0(s32) = COPY %w0
    ; CHECK:      %1(s64) = G_ZEXT %0
    %0(s32) = COPY %w0
    %1(s64) = G_ZEXT %0
...

---
# CHECK-LABEL: name: test_trunc_s32_s64
name:            test_trunc_s32_s64
legalized:       true
# CHECK: registers:
# CHECK:   - { id: 0, class: gpr }
# CHECK:   - { id: 1, class: gpr }
registers:
  - { id: 0, class: _ }
  - { id: 1, class: _ }
body: |
  bb.0:
    liveins: %x0
    ; CHECK:      %0(s64) = COPY %x0
    ; CHECK:      %1(s32) = G_TRUNC %0
    %0(s64) = COPY %x0
    %1(s32) = G_TRUNC %0
...

---
# CHECK-LABEL: name: test_constant_s32
name:            test_constant_s32
legalized:       true
# CHECK: registers:
# CHECK:   - { id: 0, class: gpr }
registers:
  - { id: 0, class: _ }
body: |
  bb.0:
    ; CHECK:      %0(s32) = G_CONSTANT 123
    %0(s32) = G_CONSTANT 123
...

---
# CHECK-LABEL: name: test_constant_p0
name:            test_constant_p0
legalized:       true
# CHECK: registers:
# CHECK:   - { id: 0, class: gpr }
registers:
  - { id: 0, class: _ }
body: |
  bb.0:
    ; CHECK:      %0(p0) = G_CONSTANT 0
    %0(p0) = G_CONSTANT 0
...

---
# CHECK-LABEL: name: test_icmp_s32
name:            test_icmp_s32
legalized:       true
# CHECK: registers:
# CHECK:   - { id: 0, class: gpr }
# CHECK:   - { id: 1, class: gpr }
registers:
  - { id: 0, class: _ }
  - { id: 1, class: _ }
body: |
  bb.0:
    liveins: %w0
    ; CHECK:      %0(s32) = COPY %w0
    ; CHECK:      %1(s1) = G_ICMP intpred(ne), %0(s32), %0
    %0(s32) = COPY %w0
    %1(s1) = G_ICMP intpred(ne), %0, %0
...

---
# CHECK-LABEL: name: test_icmp_p0
name:            test_icmp_p0
legalized:       true
# CHECK: registers:
# CHECK:   - { id: 0, class: gpr }
# CHECK:   - { id: 1, class: gpr }
registers:
  - { id: 0, class: _ }
  - { id: 1, class: _ }
body: |
  bb.0:
    liveins: %x0
    ; CHECK:      %0(p0) = COPY %x0
    ; CHECK:      %1(s1) = G_ICMP intpred(ne), %0(p0), %0
    %0(p0) = COPY %x0
    %1(s1) = G_ICMP intpred(ne), %0, %0
...

---
# CHECK-LABEL: name: test_frame_index_p0
name:            test_frame_index_p0
legalized:       true
# CHECK: registers:
# CHECK:   - { id: 0, class: gpr }
registers:
  - { id: 0, class: _ }
stack:
  - { id: 0, name: ptr0, offset: 0, size: 8, alignment: 8 }
body: |
  bb.0:
    ; CHECK:      %0(p0) = G_FRAME_INDEX %stack.0.ptr0
    %0(p0) = G_FRAME_INDEX %stack.0.ptr0
...

---
# CHECK-LABEL: name: test_ptrtoint_s64_p0
name:            test_ptrtoint_s64_p0
legalized:       true
# CHECK: registers:
# CHECK:   - { id: 0, class: gpr }
# CHECK:   - { id: 1, class: gpr }
registers:
  - { id: 0, class: _ }
  - { id: 1, class: _ }
body: |
  bb.0:
    liveins: %x0
    ; CHECK:      %0(p0) = COPY %x0
    ; CHECK:      %1(s64) = G_PTRTOINT %0
    %0(p0) = COPY %x0
    %1(s64) = G_PTRTOINT %0
...

---
# CHECK-LABEL: name: test_inttoptr_p0_s64
name:            test_inttoptr_p0_s64
legalized:       true
# CHECK: registers:
# CHECK:   - { id: 0, class: gpr }
# CHECK:   - { id: 1, class: gpr }
registers:
  - { id: 0, class: _ }
  - { id: 1, class: _ }
body: |
  bb.0:
    liveins: %x0
    ; CHECK:      %0(s64) = COPY %x0
    ; CHECK:      %1(p0) = G_INTTOPTR %0
    %0(s64) = COPY %x0
    %1(p0) = G_INTTOPTR %0
...

---
# CHECK-LABEL: name: test_load_s32_p0
name:            test_load_s32_p0
legalized:       true
# CHECK: registers:
# CHECK:   - { id: 0, class: gpr }
# CHECK:   - { id: 1, class: gpr }
registers:
  - { id: 0, class: _ }
  - { id: 1, class: _ }
body: |
  bb.0:
    liveins: %x0
    ; CHECK:      %0(p0) = COPY %x0
    ; CHECK:      %1(s32) = G_LOAD %0
    %0(p0) = COPY %x0
    %1(s32) = G_LOAD %0
...

---
# CHECK-LABEL: name: test_store_s32_p0
name:            test_store_s32_p0
legalized:       true
# CHECK: registers:
# CHECK:   - { id: 0, class: gpr }
# CHECK:   - { id: 1, class: gpr }
registers:
  - { id: 0, class: _ }
  - { id: 1, class: _ }
body: |
  bb.0:
    liveins: %x0, %w1
    ; CHECK:      %0(p0) = COPY %x0
    ; CHECK:      %1(s32) = COPY %w1
    ; CHECK:      G_STORE %1(s32), %0(p0)
    %0(p0) = COPY %x0
    %1(s32) = COPY %w1
    G_STORE %1, %0
...
