transcript on
if {[file exists rtl_work]} {
	vdel -lib rtl_work -all
}
vlib rtl_work
vmap work rtl_work

vlog -vlog01compat -work work +incdir+C:/Users/HP/Downloads/UART/verilog_fpga_uart-Kithmin\ aiya/verilog_fpga_uart-master {C:/Users/HP/Downloads/UART/verilog_fpga_uart-Kithmin aiya/verilog_fpga_uart-master/uart.v}
vlog -vlog01compat -work work +incdir+C:/Users/HP/Downloads/UART/verilog_fpga_uart-Kithmin\ aiya/verilog_fpga_uart-master {C:/Users/HP/Downloads/UART/verilog_fpga_uart-Kithmin aiya/verilog_fpga_uart-master/transmitter.v}
vlog -vlog01compat -work work +incdir+C:/Users/HP/Downloads/UART/verilog_fpga_uart-Kithmin\ aiya/verilog_fpga_uart-master {C:/Users/HP/Downloads/UART/verilog_fpga_uart-Kithmin aiya/verilog_fpga_uart-master/testbench.v}
vlog -vlog01compat -work work +incdir+C:/Users/HP/Downloads/UART/verilog_fpga_uart-Kithmin\ aiya/verilog_fpga_uart-master {C:/Users/HP/Downloads/UART/verilog_fpga_uart-Kithmin aiya/verilog_fpga_uart-master/receiver.v}
vlog -vlog01compat -work work +incdir+C:/Users/HP/Downloads/UART/verilog_fpga_uart-Kithmin\ aiya/verilog_fpga_uart-master {C:/Users/HP/Downloads/UART/verilog_fpga_uart-Kithmin aiya/verilog_fpga_uart-master/buadrate.v}

