module module_0 (
    output id_1,
    input logic signed [id_2 : 1] id_3,
    output id_4,
    output id_5,
    output [id_3 : id_5] id_6,
    output logic id_7,
    output id_8,
    output [id_7 : id_1] id_9,
    input id_10,
    input [id_4 : id_8] id_11,
    input id_12,
    input id_13,
    input logic id_14,
    input logic [id_13 : id_11] id_15,
    output logic id_16,
    input [1 'b0 : id_6] id_17,
    input logic id_18,
    input logic id_19,
    input id_20,
    input logic id_21
);
  id_22 id_23 (
      .id_15(id_6[id_19]),
      .id_15(id_18)
  );
  id_24 id_25 (
      .id_8 (id_13),
      .id_15(id_11),
      .id_7 (id_12),
      .id_21(id_20),
      .id_23(id_7)
  );
endmodule
