// Seed: 1197665142
module module_0 (
    input  tri0 id_0,
    input  tri1 id_1,
    input  tri  id_2,
    output tri0 id_3,
    input  wand id_4,
    output wor  id_5
    , id_11,
    input  tri0 id_6,
    output tri1 id_7,
    input  wire id_8,
    output tri1 id_9
);
  wire id_12;
  wire id_13;
  assign id_7 = 1'b0;
  assign module_1.id_0 = 0;
  tri0 id_14;
  id_15(
      .id_0(1), .id_1(id_12), .id_2(1)
  );
  assign id_7 = id_0;
  assign id_3 = 1;
  supply0 id_16 = id_14 - id_1;
endmodule
module module_0 (
    input supply1 id_0,
    input uwire id_1,
    input wand id_2,
    input uwire module_1,
    input tri id_4
);
  assign id_6 = id_0;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_6,
      id_6,
      id_4,
      id_6,
      id_0,
      id_6,
      id_4,
      id_6
  );
endmodule
