

================================================================
== Vivado HLS Report for 'runQueue'
================================================================
* Date:           Sat Dec  5 18:13:08 2015

* Version:        2014.1 (build date: Fri Apr 04 13:20:25 PM 2014)
* Project:        CAV_MidtermPriorityQueue_Verilog_Runner
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      6.78|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- P1      |    ?|    ?|         ?|          -|          -|     1|    no    |
        | + P1.1   |    ?|    ?|         2|          -|          -|     ?|    no    |
        | + P1.2   |    ?|    ?|         1|          -|          -|     ?|    no    |
        | + P1.3   |    ?|    ?|         2|          -|          -|     ?|    no    |
        | + P1.4   |    ?|    ?|         1|          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 27
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!j & !full_assign_load)
	11  / (!j & full_assign_load & !empty_assign_load)
	17  / (!j & full_assign_load & empty_assign_load)
3 --> 
	4  / true
4 --> 
	3  / (!full_assign_load_3)
	5  / (full_assign_load_3 & !empty_assign_load_2)
	6  / (full_assign_load_3 & empty_assign_load_2)
5 --> 
	12  / true
6 --> 
	7  / (!full_assign_load_4)
	8  / (full_assign_load_4)
7 --> 
	13  / true
8 --> 
	9  / (!empty_assign_load_3)
	10  / (empty_assign_load_3)
9 --> 
	21  / true
10 --> 
	27  / true
11 --> 
	5  / true
12 --> 
	12  / (!empty_assign_load_4)
	13  / (empty_assign_load_4 & !full_assign_load_5)
	14  / (empty_assign_load_4 & full_assign_load_5)
13 --> 
	19  / true
14 --> 
	15  / (!empty_assign_load_5)
	16  / (empty_assign_load_5)
15 --> 
	21  / true
16 --> 
	27  / true
17 --> 
	18  / (!full_assign_load_2)
	23  / (full_assign_load_2)
18 --> 
	13  / true
19 --> 
	20  / (!full_assign_load_6)
	21  / (full_assign_load_6 & !empty_assign_load_6)
	22  / (full_assign_load_6 & empty_assign_load_6)
20 --> 
	19  / true
21 --> 
	25  / true
22 --> 
	27  / true
23 --> 
	24  / (!empty_assign_load_1)
	26  / (empty_assign_load_1)
24 --> 
	21  / true
25 --> 
	25  / (!empty_assign_load_7)
	27  / (empty_assign_load_7)
26 --> 
	27  / true
27 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: result [1/1] 0.00ns
:0  %result = alloca i1, align 1

ST_1: last [1/1] 0.00ns
:1  %last = alloca i32, align 4

ST_1: stg_30 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i4* %priorityOut_V), !map !7

ST_1: stg_31 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i4 %priorityIn_V), !map !11

ST_1: stg_32 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i2* %cmdOut_V), !map !17

ST_1: stg_33 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i1 %empty), !map !21

ST_1: stg_34 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i1 %full), !map !25

ST_1: stg_35 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i4* %currentPriority_V), !map !29

ST_1: stg_36 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i1* %fullOut), !map !33

ST_1: stg_37 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(i1 false) nounwind, !map !37

ST_1: stg_38 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @str) nounwind

ST_1: full_read [1/1] 0.00ns
:11  %full_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %full)

ST_1: empty_read [1/1] 0.00ns
:12  %empty_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %empty)

ST_1: priorityIn_V_read [1/1] 0.00ns
:13  %priorityIn_V_read = call i4 @_ssdm_op_Read.ap_none.i4(i4 %priorityIn_V)

ST_1: empty_assign [1/1] 0.00ns
:14  %empty_assign = alloca i1, align 1

ST_1: full_assign [1/1] 0.00ns
:15  %full_assign = alloca i1, align 1

ST_1: stg_44 [1/1] 0.00ns
:16  store volatile i1 %empty_read, i1* %empty_assign, align 1

ST_1: stg_45 [1/1] 0.00ns
:17  store volatile i1 %full_read, i1* %full_assign, align 1

ST_1: stg_46 [1/1] 0.00ns
:18  call void (...)* @_ssdm_op_SpecWire(i1* %fullOut, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_47 [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecWire(i4* %currentPriority_V, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_48 [1/1] 0.00ns
:20  call void (...)* @_ssdm_op_SpecWire(i1 %full, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_49 [1/1] 0.00ns
:21  call void (...)* @_ssdm_op_SpecWire(i1 %empty, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_50 [1/1] 0.00ns
:22  call void (...)* @_ssdm_op_SpecWire(i2* %cmdOut_V, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_51 [1/1] 0.00ns
:23  call void (...)* @_ssdm_op_SpecWire(i4 %priorityIn_V, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_52 [1/1] 0.00ns
:24  call void (...)* @_ssdm_op_SpecWire(i4* %priorityOut_V, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_53 [1/1] 0.00ns
:25  call void (...)* @_ssdm_op_SpecWire(i32 0, [11 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_54 [1/1] 0.00ns
:26  call void (...)* @_ssdm_op_SpecIFCore(i32 0, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: last_1 [1/1] 0.00ns
:27  %last_1 = zext i4 %priorityIn_V_read to i32

ST_1: stg_56 [1/1] 1.57ns
:28  store i32 0, i32* %last, align 4

ST_1: stg_57 [1/1] 1.41ns
:29  store i1 true, i1* %result, align 1

ST_1: stg_58 [1/1] 1.30ns
:30  br label %1


 <State 2>: 1.57ns
ST_2: j [1/1] 0.00ns
:0  %j = phi i1 [ false, %0 ], [ true, %35 ]

ST_2: result_load [1/1] 0.00ns
:1  %result_load = load i1* %result, align 1

ST_2: last_load [1/1] 0.00ns
:2  %last_load = load i32* %last, align 4

ST_2: empty_2 [1/1] 0.00ns
:3  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

ST_2: stg_63 [1/1] 0.00ns
:4  br i1 %j, label %36, label %2

ST_2: stg_64 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str4) nounwind

ST_2: tmp_4 [1/1] 0.00ns
:1  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str4)

ST_2: stg_66 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1) nounwind

ST_2: full_assign_load [1/1] 0.00ns
:3  %full_assign_load = load volatile i1* %full_assign, align 1

ST_2: stg_68 [1/1] 0.00ns
:4  br i1 %full_assign_load, label %6, label %3

ST_2: stg_69 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 1)

ST_2: stg_70 [1/1] 0.00ns
:1  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %priorityOut_V, i4 0)

ST_2: stg_71 [1/1] 1.57ns
:2  br label %5

ST_2: stg_72 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_2: empty_assign_load [1/1] 0.00ns
:1  %empty_assign_load = load volatile i1* %empty_assign, align 1

ST_2: stg_74 [1/1] 0.00ns
:2  br i1 %empty_assign_load, label %13, label %9

ST_2: stg_75 [1/1] 0.00ns
:0  ret i1 %result_load


 <State 3>: 0.00ns
ST_3: stg_76 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_3: full_assign_load_1 [1/1] 0.00ns
:5  %full_assign_load_1 = load volatile i1* %full_assign, align 1

ST_3: stg_78 [1/1] 0.00ns
:6  call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %fullOut, i1 %full_assign_load_1)


 <State 4>: 2.44ns
ST_4: i_reg2mem [1/1] 0.00ns
:0  %i_reg2mem = phi i32 [ 1, %3 ], [ %i8, %4 ]

ST_4: tmp_reg2mem [1/1] 0.00ns
:1  %tmp_reg2mem = phi i4 [ 0, %3 ], [ %tmp, %4 ]

ST_4: stg_81 [1/1] 0.00ns
:3  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %currentPriority_V, i4 %tmp_reg2mem)

ST_4: stg_82 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecIFCore(i4* %currentPriority_V, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_4: stg_83 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecIFCore(i1* %fullOut, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_4: full_assign_load_3 [1/1] 0.00ns
:8  %full_assign_load_3 = load volatile i1* %full_assign, align 1

ST_4: i8 [1/1] 2.44ns
:9  %i8 = add nsw i32 %i_reg2mem, 1

ST_4: stg_86 [1/1] 0.00ns
:10  br i1 %full_assign_load_3, label %7, label %4

ST_4: stg_87 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 1)

ST_4: tmp [1/1] 0.00ns
:1  %tmp = trunc i32 %i_reg2mem to i4

ST_4: stg_89 [1/1] 0.00ns
:2  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %priorityOut_V, i4 %tmp)

ST_4: stg_90 [1/1] 0.00ns
:3  br label %5

ST_4: stg_91 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_4: empty_assign_load_2 [1/1] 0.00ns
:1  %empty_assign_load_2 = load volatile i1* %empty_assign, align 1

ST_4: stg_93 [1/1] 0.00ns
:2  br i1 %empty_assign_load_2, label %14, label %10


 <State 5>: 1.57ns
ST_5: stg_94 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 -2)

ST_5: stg_95 [1/1] 0.00ns
:1  br label %.preheader133

ST_5: stg_96 [1/1] 1.57ns
.preheader133:0  br label %11


 <State 6>: 0.00ns
ST_6: stg_97 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_6: full_assign_load_4 [1/1] 0.00ns
:1  %full_assign_load_4 = load volatile i1* %full_assign, align 1

ST_6: stg_99 [1/1] 0.00ns
:2  br i1 %full_assign_load_4, label %23, label %18


 <State 7>: 0.00ns
ST_7: stg_100 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 1)

ST_7: stg_101 [1/1] 0.00ns
:1  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %priorityOut_V, i4 5)

ST_7: stg_102 [1/1] 0.00ns
:2  br label %.preheader132


 <State 8>: 0.00ns
ST_8: stg_103 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_8: empty_assign_load_3 [1/1] 0.00ns
:1  %empty_assign_load_3 = load volatile i1* %empty_assign, align 1

ST_8: stg_105 [1/1] 0.00ns
:2  br i1 %empty_assign_load_3, label %34, label %28


 <State 9>: 6.78ns
ST_9: stg_106 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 -2)

ST_9: ult2 [1/1] 2.52ns
:1  %ult2 = icmp ult i32 %last_1, %last_load

ST_9: rev2 [1/1] 1.37ns
:2  %rev2 = xor i1 %ult2, true

ST_9: p_result_1 [1/1] 1.37ns
:3  %p_result_1 = and i1 %rev2, %result_load

ST_9: stg_110 [1/1] 1.52ns
:4  br label %.preheader


 <State 10>: 0.00ns
ST_10: stg_111 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_10: stg_112 [1/1] 0.00ns
:1  br label %35


 <State 11>: 0.00ns
ST_11: stg_113 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 -2)

ST_11: stg_114 [1/1] 0.00ns
:1  br label %.preheader133


 <State 12>: 5.30ns
ST_12: op2_assign_reg2mem [1/1] 0.00ns
:0  %op2_assign_reg2mem = phi i32 [ %i_1_reg2mem, %8 ], [ 0, %.preheader133 ]

ST_12: i_1_reg2mem [1/1] 0.00ns
:1  %i_1_reg2mem = phi i32 [ %i_s, %8 ], [ 1, %.preheader133 ]

ST_12: result_load_1 [1/1] 0.00ns
:2  %result_load_1 = load i1* %result, align 1

ST_12: stg_118 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_12: tmp_3 [1/1] 2.52ns
:4  %tmp_3 = icmp eq i32 %last_1, %op2_assign_reg2mem

ST_12: result_1_s [1/1] 1.37ns
:5  %result_1_s = and i1 %tmp_3, %result_load_1

ST_12: stg_121 [1/1] 0.00ns
:6  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %currentPriority_V, i4 %priorityIn_V_read)

ST_12: empty_assign_load_4 [1/1] 0.00ns
:7  %empty_assign_load_4 = load volatile i1* %empty_assign, align 1

ST_12: i_s [1/1] 2.44ns
:8  %i_s = add nsw i32 %i_1_reg2mem, 1

ST_12: stg_124 [1/1] 0.00ns
:9  br i1 %empty_assign_load_4, label %12, label %8

ST_12: stg_125 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 -2)

ST_12: stg_126 [1/1] 1.41ns
:1  store i1 %result_1_s, i1* %result, align 1

ST_12: stg_127 [1/1] 0.00ns
:2  br label %11

ST_12: stg_128 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_12: full_assign_load_5 [1/1] 0.00ns
:1  %full_assign_load_5 = load volatile i1* %full_assign, align 1

ST_12: stg_130 [1/1] 0.00ns
:2  br i1 %full_assign_load_5, label %21, label %16

ST_12: stg_131 [1/1] 1.41ns
:2  store i1 %result_1_s, i1* %result, align 1


 <State 13>: 1.57ns
ST_13: stg_132 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 1)

ST_13: stg_133 [1/1] 0.00ns
:1  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %priorityOut_V, i4 5)

ST_13: stg_134 [1/1] 0.00ns
:3  br label %.preheader132

ST_13: result_load_2 [1/1] 0.00ns
.preheader132:0  %result_load_2 = load i1* %result, align 1

ST_13: stg_136 [1/1] 1.57ns
.preheader132:1  br label %19


 <State 14>: 0.00ns
ST_14: stg_137 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_14: empty_assign_load_5 [1/1] 0.00ns
:1  %empty_assign_load_5 = load volatile i1* %empty_assign, align 1

ST_14: stg_139 [1/1] 0.00ns
:2  br i1 %empty_assign_load_5, label %32, label %26


 <State 15>: 6.78ns
ST_15: stg_140 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 -2)

ST_15: ult3 [1/1] 2.52ns
:1  %ult3 = icmp ult i32 %last_1, %last_load

ST_15: rev3 [1/1] 1.37ns
:2  %rev3 = xor i1 %ult3, true

ST_15: p_result_2 [1/1] 1.37ns
:3  %p_result_2 = and i1 %rev3, %result_1_s

ST_15: stg_144 [1/1] 1.52ns
:4  br label %.preheader


 <State 16>: 1.41ns
ST_16: stg_145 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_16: stg_146 [1/1] 1.41ns
:1  store i1 %result_1_s, i1* %result, align 1

ST_16: stg_147 [1/1] 0.00ns
:2  br label %35


 <State 17>: 0.00ns
ST_17: stg_148 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_17: full_assign_load_2 [1/1] 0.00ns
:1  %full_assign_load_2 = load volatile i1* %full_assign, align 1

ST_17: stg_150 [1/1] 0.00ns
:2  br i1 %full_assign_load_2, label %22, label %17


 <State 18>: 0.00ns
ST_18: stg_151 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 1)

ST_18: stg_152 [1/1] 0.00ns
:1  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %priorityOut_V, i4 5)

ST_18: stg_153 [1/1] 0.00ns
:2  br label %.preheader132


 <State 19>: 5.26ns
ST_19: i_3_reg2mem [1/1] 0.00ns
:0  %i_3_reg2mem = phi i32 [ %i_1, %15 ], [ 1, %.preheader132 ]

ST_19: tmp_6_reg2mem [1/1] 0.00ns
:1  %tmp_6_reg2mem = phi i4 [ %tmp_1, %15 ], [ 5, %.preheader132 ]

ST_19: stg_156 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_19: stg_157 [1/1] 0.00ns
:3  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %currentPriority_V, i4 %tmp_6_reg2mem)

ST_19: full_assign_load_6 [1/1] 0.00ns
:4  %full_assign_load_6 = load volatile i1* %full_assign, align 1

ST_19: i_1 [1/1] 2.44ns
:5  %i_1 = add nsw i32 %i_3_reg2mem, 1

ST_19: stg_160 [1/1] 0.00ns
:6  br i1 %full_assign_load_6, label %20, label %15

ST_19: tmp_s [1/1] 0.00ns
:1  %tmp_s = sext i32 %i_3_reg2mem to i64

ST_19: random_priorities_addr [1/1] 0.00ns
:2  %random_priorities_addr = getelementptr [200 x i9]* @random_priorities, i64 0, i64 %tmp_s

ST_19: random_priorities_load [2/2] 2.39ns
:3  %random_priorities_load = load i9* %random_priorities_addr, align 2

ST_19: stg_164 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_19: empty_assign_load_6 [1/1] 0.00ns
:1  %empty_assign_load_6 = load volatile i1* %empty_assign, align 1

ST_19: stg_166 [1/1] 0.00ns
:2  br i1 %empty_assign_load_6, label %31, label %25

ST_19: ult [1/1] 2.52ns
:1  %ult = icmp ult i32 %last_1, %last_load

ST_19: rev [1/1] 1.37ns
:2  %rev = xor i1 %ult, true

ST_19: p_result_3 [1/1] 1.37ns
:3  %p_result_3 = and i1 %rev, %result_load_2


 <State 20>: 2.39ns
ST_20: stg_170 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 1)

ST_20: random_priorities_load [1/2] 2.39ns
:3  %random_priorities_load = load i9* %random_priorities_addr, align 2

ST_20: tmp_1 [1/1] 0.00ns
:4  %tmp_1 = trunc i9 %random_priorities_load to i4

ST_20: stg_173 [1/1] 0.00ns
:5  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %priorityOut_V, i4 %tmp_1)

ST_20: stg_174 [1/1] 0.00ns
:6  br label %19


 <State 21>: 1.52ns
ST_21: stg_175 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 -2)

ST_21: stg_176 [1/1] 1.52ns
:4  br label %.preheader

ST_21: p_result_3_reg2mem_0_ph [1/1] 0.00ns
.preheader:0  %p_result_3_reg2mem_0_ph = phi i1 [ %p_result_1, %28 ], [ %p_result_s, %27 ], [ %p_result_2, %26 ], [ %p_result_3, %25 ]

ST_21: stg_178 [1/1] 0.00ns
.preheader:1  br label %29


 <State 22>: 0.00ns
ST_22: stg_179 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_22: stg_180 [1/1] 0.00ns
:1  br label %35


 <State 23>: 0.00ns
ST_23: stg_181 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_23: empty_assign_load_1 [1/1] 0.00ns
:1  %empty_assign_load_1 = load volatile i1* %empty_assign, align 1

ST_23: stg_183 [1/1] 0.00ns
:2  br i1 %empty_assign_load_1, label %33, label %27


 <State 24>: 6.78ns
ST_24: stg_184 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 -2)

ST_24: ult1 [1/1] 2.52ns
:1  %ult1 = icmp ult i32 %last_1, %last_load

ST_24: rev1 [1/1] 1.37ns
:2  %rev1 = xor i1 %ult1, true

ST_24: p_result_s [1/1] 1.37ns
:3  %p_result_s = and i1 %rev1, %result_load

ST_24: stg_188 [1/1] 1.52ns
:4  br label %.preheader


 <State 25>: 1.57ns
ST_25: stg_189 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_25: stg_190 [1/1] 0.00ns
:1  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %currentPriority_V, i4 %priorityIn_V_read)

ST_25: empty_assign_load_7 [1/1] 0.00ns
:2  %empty_assign_load_7 = load volatile i1* %empty_assign, align 1

ST_25: stg_192 [1/1] 0.00ns
:3  br i1 %empty_assign_load_7, label %30, label %24

ST_25: stg_193 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 -2)

ST_25: stg_194 [1/1] 0.00ns
:1  br label %29

ST_25: stg_195 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_25: stg_196 [1/1] 1.57ns
:1  store i32 %last_1, i32* %last, align 4

ST_25: stg_197 [1/1] 1.41ns
:2  store i1 %p_result_3_reg2mem_0_ph, i1* %result, align 1

ST_25: stg_198 [1/1] 0.00ns
:3  br label %35


 <State 26>: 0.00ns
ST_26: stg_199 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_26: stg_200 [1/1] 0.00ns
:1  br label %35


 <State 27>: 0.00ns
ST_27: empty_3 [1/1] 0.00ns
:0  %empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str4, i32 %tmp_4)

ST_27: stg_202 [1/1] 0.00ns
:1  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ priorityOut_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x3a842a0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ priorityIn_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x3a83e70; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmdOut_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x3a86fd0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x39e5100; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ full]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x39e5bb0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ currentPriority_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x3a13ca0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fullOut]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x3a09e60; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ random_priorities]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; mode=0x3a08c90; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
result                  (alloca           ) [ 0111111111111111111111111111]
last                    (alloca           ) [ 0111111111111111111111111111]
stg_30                  (specbitsmap      ) [ 0000000000000000000000000000]
stg_31                  (specbitsmap      ) [ 0000000000000000000000000000]
stg_32                  (specbitsmap      ) [ 0000000000000000000000000000]
stg_33                  (specbitsmap      ) [ 0000000000000000000000000000]
stg_34                  (specbitsmap      ) [ 0000000000000000000000000000]
stg_35                  (specbitsmap      ) [ 0000000000000000000000000000]
stg_36                  (specbitsmap      ) [ 0000000000000000000000000000]
stg_37                  (specbitsmap      ) [ 0000000000000000000000000000]
stg_38                  (spectopmodule    ) [ 0000000000000000000000000000]
full_read               (read             ) [ 0000000000000000000000000000]
empty_read              (read             ) [ 0000000000000000000000000000]
priorityIn_V_read       (read             ) [ 0011111111111111111111111111]
empty_assign            (alloca           ) [ 0111111111111111111111111111]
full_assign             (alloca           ) [ 0111111111111111111111111111]
stg_44                  (store            ) [ 0000000000000000000000000000]
stg_45                  (store            ) [ 0000000000000000000000000000]
stg_46                  (specwire         ) [ 0000000000000000000000000000]
stg_47                  (specwire         ) [ 0000000000000000000000000000]
stg_48                  (specwire         ) [ 0000000000000000000000000000]
stg_49                  (specwire         ) [ 0000000000000000000000000000]
stg_50                  (specwire         ) [ 0000000000000000000000000000]
stg_51                  (specwire         ) [ 0000000000000000000000000000]
stg_52                  (specwire         ) [ 0000000000000000000000000000]
stg_53                  (specwire         ) [ 0000000000000000000000000000]
stg_54                  (specifcore       ) [ 0000000000000000000000000000]
last_1                  (zext             ) [ 0011111111111111111111111111]
stg_56                  (store            ) [ 0000000000000000000000000000]
stg_57                  (store            ) [ 0000000000000000000000000000]
stg_58                  (br               ) [ 0111111111111111111111111111]
j                       (phi              ) [ 0011111111111111111111111111]
result_load             (load             ) [ 0001101011000000010000011000]
last_load               (load             ) [ 0001111111011111011110011000]
empty_2                 (speclooptripcount) [ 0000000000000000000000000000]
stg_63                  (br               ) [ 0000000000000000000000000000]
stg_64                  (specloopname     ) [ 0000000000000000000000000000]
tmp_4                   (specregionbegin  ) [ 0001111111111111111111111111]
stg_66                  (specprotocol     ) [ 0000000000000000000000000000]
full_assign_load        (load             ) [ 0011111111111111111111111111]
stg_68                  (br               ) [ 0000000000000000000000000000]
stg_69                  (write            ) [ 0000000000000000000000000000]
stg_70                  (write            ) [ 0000000000000000000000000000]
stg_71                  (br               ) [ 0011111111111111111111111111]
stg_72                  (write            ) [ 0000000000000000000000000000]
empty_assign_load       (load             ) [ 0011111111111111111111111111]
stg_74                  (br               ) [ 0000000000000000000000000000]
stg_75                  (ret              ) [ 0000000000000000000000000000]
stg_76                  (wait             ) [ 0000000000000000000000000000]
full_assign_load_1      (load             ) [ 0000000000000000000000000000]
stg_78                  (write            ) [ 0000000000000000000000000000]
i_reg2mem               (phi              ) [ 0000100000000000000000000000]
tmp_reg2mem             (phi              ) [ 0000100000000000000000000000]
stg_81                  (write            ) [ 0000000000000000000000000000]
stg_82                  (specifcore       ) [ 0000000000000000000000000000]
stg_83                  (specifcore       ) [ 0000000000000000000000000000]
full_assign_load_3      (load             ) [ 0011111111111111111111111111]
i8                      (add              ) [ 0011111111111111111111111111]
stg_86                  (br               ) [ 0000000000000000000000000000]
stg_87                  (write            ) [ 0000000000000000000000000000]
tmp                     (trunc            ) [ 0011111111111111111111111111]
stg_89                  (write            ) [ 0000000000000000000000000000]
stg_90                  (br               ) [ 0011111111111111111111111111]
stg_91                  (write            ) [ 0000000000000000000000000000]
empty_assign_load_2     (load             ) [ 0011111111111111111111111111]
stg_93                  (br               ) [ 0000000000000000000000000000]
stg_94                  (write            ) [ 0000000000000000000000000000]
stg_95                  (br               ) [ 0000000000000000000000000000]
stg_96                  (br               ) [ 0011111111111111111111111111]
stg_97                  (write            ) [ 0000000000000000000000000000]
full_assign_load_4      (load             ) [ 0011111111111111111111111111]
stg_99                  (br               ) [ 0000000000000000000000000000]
stg_100                 (write            ) [ 0000000000000000000000000000]
stg_101                 (write            ) [ 0000000000000000000000000000]
stg_102                 (br               ) [ 0000000000000000000000000000]
stg_103                 (write            ) [ 0000000000000000000000000000]
empty_assign_load_3     (load             ) [ 0011111111111111111111111111]
stg_105                 (br               ) [ 0000000000000000000000000000]
stg_106                 (write            ) [ 0000000000000000000000000000]
ult2                    (icmp             ) [ 0000000000000000000000000000]
rev2                    (xor              ) [ 0000000000000000000000000000]
p_result_1              (and              ) [ 0011111111111111111111111111]
stg_110                 (br               ) [ 0011111111111111111111111111]
stg_111                 (write            ) [ 0000000000000000000000000000]
stg_112                 (br               ) [ 0000000000000000000000000000]
stg_113                 (write            ) [ 0000000000000000000000000000]
stg_114                 (br               ) [ 0000000000000000000000000000]
op2_assign_reg2mem      (phi              ) [ 0000000000001000000000000000]
i_1_reg2mem             (phi              ) [ 0011111111111111111111111111]
result_load_1           (load             ) [ 0000000000000000000000000000]
stg_118                 (wait             ) [ 0000000000000000000000000000]
tmp_3                   (icmp             ) [ 0000000000000000000000000000]
result_1_s              (and              ) [ 0000000000000011100000000000]
stg_121                 (write            ) [ 0000000000000000000000000000]
empty_assign_load_4     (load             ) [ 0011111111111111111111111111]
i_s                     (add              ) [ 0011111111111111111111111111]
stg_124                 (br               ) [ 0000000000000000000000000000]
stg_125                 (write            ) [ 0000000000000000000000000000]
stg_126                 (store            ) [ 0000000000000000000000000000]
stg_127                 (br               ) [ 0011111111111111111111111111]
stg_128                 (write            ) [ 0000000000000000000000000000]
full_assign_load_5      (load             ) [ 0011111111111111111111111111]
stg_130                 (br               ) [ 0000000000000000000000000000]
stg_131                 (store            ) [ 0000000000000000000000000000]
stg_132                 (write            ) [ 0000000000000000000000000000]
stg_133                 (write            ) [ 0000000000000000000000000000]
stg_134                 (br               ) [ 0000000000000000000000000000]
result_load_2           (load             ) [ 0000000000000000000110000000]
stg_136                 (br               ) [ 0011111111111111111111111111]
stg_137                 (write            ) [ 0000000000000000000000000000]
empty_assign_load_5     (load             ) [ 0011111111111111111111111111]
stg_139                 (br               ) [ 0000000000000000000000000000]
stg_140                 (write            ) [ 0000000000000000000000000000]
ult3                    (icmp             ) [ 0000000000000000000000000000]
rev3                    (xor              ) [ 0000000000000000000000000000]
p_result_2              (and              ) [ 0011111111111111111111111111]
stg_144                 (br               ) [ 0011111111111111111111111111]
stg_145                 (write            ) [ 0000000000000000000000000000]
stg_146                 (store            ) [ 0000000000000000000000000000]
stg_147                 (br               ) [ 0000000000000000000000000000]
stg_148                 (write            ) [ 0000000000000000000000000000]
full_assign_load_2      (load             ) [ 0011111111111111111111111111]
stg_150                 (br               ) [ 0000000000000000000000000000]
stg_151                 (write            ) [ 0000000000000000000000000000]
stg_152                 (write            ) [ 0000000000000000000000000000]
stg_153                 (br               ) [ 0000000000000000000000000000]
i_3_reg2mem             (phi              ) [ 0000000000000000000100000000]
tmp_6_reg2mem           (phi              ) [ 0000000000000000000100000000]
stg_156                 (wait             ) [ 0000000000000000000000000000]
stg_157                 (write            ) [ 0000000000000000000000000000]
full_assign_load_6      (load             ) [ 0011111111111111111111111111]
i_1                     (add              ) [ 0011111111111111111111111111]
stg_160                 (br               ) [ 0000000000000000000000000000]
tmp_s                   (sext             ) [ 0000000000000000000000000000]
random_priorities_addr  (getelementptr    ) [ 0000000000000000000010000000]
stg_164                 (write            ) [ 0000000000000000000000000000]
empty_assign_load_6     (load             ) [ 0011111111111111111111111111]
stg_166                 (br               ) [ 0000000000000000000000000000]
ult                     (icmp             ) [ 0000000000000000000000000000]
rev                     (xor              ) [ 0000000000000000000000000000]
p_result_3              (and              ) [ 0011111011111011110001111111]
stg_170                 (write            ) [ 0000000000000000000000000000]
random_priorities_load  (load             ) [ 0000000000000000000000000000]
tmp_1                   (trunc            ) [ 0011111111111111111111111111]
stg_173                 (write            ) [ 0000000000000000000000000000]
stg_174                 (br               ) [ 0011111111111111111111111111]
stg_175                 (write            ) [ 0000000000000000000000000000]
stg_176                 (br               ) [ 0000000000000000000000000000]
p_result_3_reg2mem_0_ph (phi              ) [ 0011111110111110111111110111]
stg_178                 (br               ) [ 0000000000000000000000000000]
stg_179                 (write            ) [ 0000000000000000000000000000]
stg_180                 (br               ) [ 0000000000000000000000000000]
stg_181                 (write            ) [ 0000000000000000000000000000]
empty_assign_load_1     (load             ) [ 0011111111111111111111111111]
stg_183                 (br               ) [ 0000000000000000000000000000]
stg_184                 (write            ) [ 0000000000000000000000000000]
ult1                    (icmp             ) [ 0000000000000000000000000000]
rev1                    (xor              ) [ 0000000000000000000000000000]
p_result_s              (and              ) [ 0011111111111111111111111111]
stg_188                 (br               ) [ 0011111111111111111111111111]
stg_189                 (wait             ) [ 0000000000000000000000000000]
stg_190                 (write            ) [ 0000000000000000000000000000]
empty_assign_load_7     (load             ) [ 0011111111111111111111111111]
stg_192                 (br               ) [ 0000000000000000000000000000]
stg_193                 (write            ) [ 0000000000000000000000000000]
stg_194                 (br               ) [ 0000000000000000000000000000]
stg_195                 (write            ) [ 0000000000000000000000000000]
stg_196                 (store            ) [ 0000000000000000000000000000]
stg_197                 (store            ) [ 0000000000000000000000000000]
stg_198                 (br               ) [ 0000000000000000000000000000]
stg_199                 (write            ) [ 0000000000000000000000000000]
stg_200                 (br               ) [ 0000000000000000000000000000]
empty_3                 (specregionend    ) [ 0000000000000000000000000000]
stg_202                 (br               ) [ 0111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="priorityOut_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="priorityOut_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="priorityIn_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="priorityIn_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="cmdOut_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmdOut_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="empty">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="full">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="full"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="currentPriority_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="currentPriority_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="fullOut">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fullOut"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="random_priorities">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="random_priorities"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i4"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecWire"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.volatile.i2P"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.volatile.i4P"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="result_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="result/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="last_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="last/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="empty_assign_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_assign/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="full_assign_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="full_assign/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="full_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="full_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="empty_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="priorityIn_V_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="4" slack="0"/>
<pin id="110" dir="0" index="1" bw="4" slack="0"/>
<pin id="111" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="priorityIn_V_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_write_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="2" slack="0"/>
<pin id="117" dir="0" index="2" bw="2" slack="0"/>
<pin id="118" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_69/2 stg_72/2 stg_87/4 stg_91/4 stg_94/5 stg_97/6 stg_100/7 stg_103/8 stg_106/9 stg_111/10 stg_113/11 stg_125/12 stg_128/12 stg_132/13 stg_137/14 stg_140/15 stg_145/16 stg_148/17 stg_151/18 stg_164/19 stg_170/20 stg_175/21 stg_179/22 stg_181/23 stg_184/24 stg_193/25 stg_195/25 stg_199/26 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_write_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="4" slack="0"/>
<pin id="125" dir="0" index="2" bw="4" slack="0"/>
<pin id="126" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_70/2 stg_89/4 stg_101/7 stg_133/13 stg_152/18 stg_173/20 "/>
</bind>
</comp>

<comp id="131" class="1004" name="stg_78_write_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="0" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="1" slack="0"/>
<pin id="135" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_78/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_write_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="0" slack="0"/>
<pin id="140" dir="0" index="1" bw="4" slack="0"/>
<pin id="141" dir="0" index="2" bw="4" slack="0"/>
<pin id="142" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_81/4 stg_121/12 stg_157/19 stg_190/25 "/>
</bind>
</comp>

<comp id="147" class="1004" name="random_priorities_addr_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="9" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="32" slack="0"/>
<pin id="151" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="random_priorities_addr/19 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="0"/>
<pin id="156" dir="0" index="1" bw="9" slack="2147483647"/>
<pin id="157" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="random_priorities_load/19 "/>
</bind>
</comp>

<comp id="159" class="1005" name="j_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="1"/>
<pin id="161" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="j_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="1"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="1" slack="1"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="172" class="1005" name="i_reg2mem_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="2"/>
<pin id="174" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="i_reg2mem (phireg) "/>
</bind>
</comp>

<comp id="176" class="1004" name="i_reg2mem_phi_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="2"/>
<pin id="178" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="32" slack="0"/>
<pin id="180" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_reg2mem/4 "/>
</bind>
</comp>

<comp id="183" class="1005" name="tmp_reg2mem_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="4" slack="2"/>
<pin id="185" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="tmp_reg2mem (phireg) "/>
</bind>
</comp>

<comp id="187" class="1004" name="tmp_reg2mem_phi_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="2"/>
<pin id="189" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="4" slack="0"/>
<pin id="191" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_reg2mem/4 "/>
</bind>
</comp>

<comp id="195" class="1005" name="op2_assign_reg2mem_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="1"/>
<pin id="197" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="op2_assign_reg2mem (phireg) "/>
</bind>
</comp>

<comp id="199" class="1004" name="op2_assign_reg2mem_phi_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="1" slack="1"/>
<pin id="203" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="op2_assign_reg2mem/12 "/>
</bind>
</comp>

<comp id="206" class="1005" name="i_1_reg2mem_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_1_reg2mem (phireg) "/>
</bind>
</comp>

<comp id="211" class="1004" name="i_1_reg2mem_phi_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="1" slack="1"/>
<pin id="215" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1_reg2mem/12 "/>
</bind>
</comp>

<comp id="219" class="1005" name="i_3_reg2mem_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="1"/>
<pin id="221" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_3_reg2mem (phireg) "/>
</bind>
</comp>

<comp id="223" class="1004" name="i_3_reg2mem_phi_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="1" slack="1"/>
<pin id="227" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3_reg2mem/19 "/>
</bind>
</comp>

<comp id="230" class="1005" name="tmp_6_reg2mem_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="4" slack="1"/>
<pin id="232" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6_reg2mem (phireg) "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_6_reg2mem_phi_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="4" slack="1"/>
<pin id="236" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="237" dir="0" index="2" bw="4" slack="1"/>
<pin id="238" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_6_reg2mem/19 "/>
</bind>
</comp>

<comp id="242" class="1005" name="p_result_3_reg2mem_0_ph_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="1"/>
<pin id="244" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_result_3_reg2mem_0_ph (phireg) "/>
</bind>
</comp>

<comp id="245" class="1004" name="p_result_3_reg2mem_0_ph_phi_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="2"/>
<pin id="247" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="248" dir="0" index="2" bw="1" slack="4"/>
<pin id="249" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="250" dir="0" index="4" bw="1" slack="1"/>
<pin id="251" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="252" dir="0" index="6" bw="1" slack="1"/>
<pin id="253" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="254" dir="1" index="8" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_result_3_reg2mem_0_ph/21 "/>
</bind>
</comp>

<comp id="257" class="1004" name="grp_load_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="1"/>
<pin id="259" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="result_load/2 result_load_1/12 result_load_2/13 "/>
</bind>
</comp>

<comp id="260" class="1004" name="grp_load_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="1"/>
<pin id="262" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="full_assign_load/2 full_assign_load_1/3 full_assign_load_3/4 full_assign_load_4/6 full_assign_load_5/12 full_assign_load_2/17 full_assign_load_6/19 "/>
</bind>
</comp>

<comp id="264" class="1004" name="grp_load_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="1"/>
<pin id="266" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="empty_assign_load/2 empty_assign_load_2/4 empty_assign_load_3/8 empty_assign_load_4/12 empty_assign_load_5/14 empty_assign_load_6/19 empty_assign_load_1/23 empty_assign_load_7/25 "/>
</bind>
</comp>

<comp id="267" class="1004" name="grp_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="4" slack="4"/>
<pin id="269" dir="0" index="1" bw="32" slack="3"/>
<pin id="270" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ult2/9 ult3/15 ult/19 ult1/24 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev2/9 rev3/15 rev/19 rev1/24 "/>
</bind>
</comp>

<comp id="277" class="1004" name="grp_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="3"/>
<pin id="280" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_result_1/9 p_result_s/24 "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_store_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="5"/>
<pin id="285" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_126/12 stg_131/12 stg_146/16 "/>
</bind>
</comp>

<comp id="286" class="1004" name="stg_44_store_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_44/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="stg_45_store_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_45/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="last_1_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="4" slack="0"/>
<pin id="298" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="last_1/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="stg_56_store_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="0" index="1" bw="32" slack="0"/>
<pin id="303" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_56/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="stg_57_store_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_57/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="last_load_load_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="1"/>
<pin id="312" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="last_load/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="i8_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i8/4 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="0"/>
<pin id="321" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_3_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="4" slack="5"/>
<pin id="326" dir="0" index="1" bw="32" slack="0"/>
<pin id="327" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/12 "/>
</bind>
</comp>

<comp id="329" class="1004" name="result_1_s_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="result_1_s/12 "/>
</bind>
</comp>

<comp id="336" class="1004" name="i_s_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_s/12 "/>
</bind>
</comp>

<comp id="342" class="1004" name="p_result_2_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="2"/>
<pin id="345" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_result_2/15 "/>
</bind>
</comp>

<comp id="347" class="1004" name="i_1_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="0"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/19 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_s_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="0"/>
<pin id="355" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_s/19 "/>
</bind>
</comp>

<comp id="358" class="1004" name="p_result_3_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="0" index="1" bw="1" slack="1"/>
<pin id="361" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_result_3/19 "/>
</bind>
</comp>

<comp id="363" class="1004" name="tmp_1_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="9" slack="0"/>
<pin id="365" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/20 "/>
</bind>
</comp>

<comp id="368" class="1004" name="stg_196_store_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="4" slack="9"/>
<pin id="370" dir="0" index="1" bw="32" slack="9"/>
<pin id="371" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_196/25 "/>
</bind>
</comp>

<comp id="372" class="1004" name="stg_197_store_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="1"/>
<pin id="374" dir="0" index="1" bw="1" slack="9"/>
<pin id="375" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_197/25 "/>
</bind>
</comp>

<comp id="377" class="1005" name="result_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="result "/>
</bind>
</comp>

<comp id="385" class="1005" name="last_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="0"/>
<pin id="387" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="last "/>
</bind>
</comp>

<comp id="392" class="1005" name="priorityIn_V_read_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="4" slack="5"/>
<pin id="394" dir="1" index="1" bw="4" slack="5"/>
</pin_list>
<bind>
<opset="priorityIn_V_read "/>
</bind>
</comp>

<comp id="397" class="1005" name="empty_assign_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="0"/>
<pin id="399" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="empty_assign "/>
</bind>
</comp>

<comp id="403" class="1005" name="full_assign_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="0"/>
<pin id="405" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="full_assign "/>
</bind>
</comp>

<comp id="409" class="1005" name="last_1_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="4"/>
<pin id="411" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="last_1 "/>
</bind>
</comp>

<comp id="416" class="1005" name="result_load_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="3"/>
<pin id="418" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="result_load "/>
</bind>
</comp>

<comp id="421" class="1005" name="last_load_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="3"/>
<pin id="423" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="last_load "/>
</bind>
</comp>

<comp id="426" class="1005" name="full_assign_load_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="3"/>
<pin id="428" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="full_assign_load "/>
</bind>
</comp>

<comp id="430" class="1005" name="empty_assign_load_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="5"/>
<pin id="432" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_assign_load "/>
</bind>
</comp>

<comp id="437" class="1005" name="i8_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="0"/>
<pin id="439" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i8 "/>
</bind>
</comp>

<comp id="442" class="1005" name="tmp_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="4" slack="0"/>
<pin id="444" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="447" class="1005" name="empty_assign_load_2_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="3"/>
<pin id="449" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_assign_load_2 "/>
</bind>
</comp>

<comp id="451" class="1005" name="full_assign_load_4_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="4"/>
<pin id="453" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="full_assign_load_4 "/>
</bind>
</comp>

<comp id="458" class="1005" name="p_result_1_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="2"/>
<pin id="460" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_result_1 "/>
</bind>
</comp>

<comp id="463" class="1005" name="result_1_s_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="2"/>
<pin id="465" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="result_1_s "/>
</bind>
</comp>

<comp id="472" class="1005" name="i_s_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="0"/>
<pin id="474" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_s "/>
</bind>
</comp>

<comp id="477" class="1005" name="full_assign_load_5_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="3"/>
<pin id="479" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="full_assign_load_5 "/>
</bind>
</comp>

<comp id="481" class="1005" name="result_load_2_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="1"/>
<pin id="483" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="result_load_2 "/>
</bind>
</comp>

<comp id="489" class="1005" name="p_result_2_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="1"/>
<pin id="491" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_result_2 "/>
</bind>
</comp>

<comp id="494" class="1005" name="full_assign_load_2_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="6"/>
<pin id="496" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="full_assign_load_2 "/>
</bind>
</comp>

<comp id="501" class="1005" name="i_1_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="0"/>
<pin id="503" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="506" class="1005" name="random_priorities_addr_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="8" slack="1"/>
<pin id="508" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="random_priorities_addr "/>
</bind>
</comp>

<comp id="514" class="1005" name="p_result_3_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="1"/>
<pin id="516" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_result_3 "/>
</bind>
</comp>

<comp id="519" class="1005" name="tmp_1_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="4" slack="1"/>
<pin id="521" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="527" class="1005" name="p_result_s_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="4"/>
<pin id="529" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="p_result_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="16" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="16" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="16" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="16" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="26" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="26" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="28" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="56" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="4" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="58" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="127"><net_src comp="60" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="0" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="62" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="130"><net_src comp="64" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="136"><net_src comp="70" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="12" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="60" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="10" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="72" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="146"><net_src comp="74" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="152"><net_src comp="14" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="76" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="158"><net_src comp="147" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="20" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="44" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="170"><net_src comp="159" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="159" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="175"><net_src comp="68" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="172" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="62" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="183" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="187" pin="4"/><net_sink comp="138" pin=2"/></net>

<net id="198"><net_src comp="34" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="195" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="209"><net_src comp="68" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="217"><net_src comp="206" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="218"><net_src comp="211" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="222"><net_src comp="68" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="219" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="233"><net_src comp="74" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="240"><net_src comp="230" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="241"><net_src comp="234" pin="4"/><net_sink comp="138" pin=2"/></net>

<net id="255"><net_src comp="245" pin="8"/><net_sink comp="242" pin=0"/></net>

<net id="263"><net_src comp="260" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="275"><net_src comp="267" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="44" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="271" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="290"><net_src comp="102" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="295"><net_src comp="96" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="299"><net_src comp="108" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="304"><net_src comp="34" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="309"><net_src comp="44" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="317"><net_src comp="176" pin="4"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="68" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="322"><net_src comp="176" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="328"><net_src comp="199" pin="4"/><net_sink comp="324" pin=1"/></net>

<net id="333"><net_src comp="324" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="257" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="335"><net_src comp="329" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="340"><net_src comp="211" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="68" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="271" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="351"><net_src comp="223" pin="4"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="68" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="356"><net_src comp="223" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="362"><net_src comp="271" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="366"><net_src comp="154" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="376"><net_src comp="242" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="380"><net_src comp="80" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="382"><net_src comp="377" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="383"><net_src comp="377" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="384"><net_src comp="377" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="388"><net_src comp="84" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="390"><net_src comp="385" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="391"><net_src comp="385" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="395"><net_src comp="108" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="400"><net_src comp="88" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="402"><net_src comp="397" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="406"><net_src comp="92" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="408"><net_src comp="403" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="412"><net_src comp="296" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="414"><net_src comp="409" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="415"><net_src comp="409" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="419"><net_src comp="257" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="424"><net_src comp="310" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="429"><net_src comp="260" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="433"><net_src comp="264" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="440"><net_src comp="313" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="445"><net_src comp="319" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="450"><net_src comp="264" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="454"><net_src comp="260" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="461"><net_src comp="277" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="466"><net_src comp="329" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="468"><net_src comp="463" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="475"><net_src comp="336" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="480"><net_src comp="260" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="484"><net_src comp="257" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="492"><net_src comp="342" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="245" pin=4"/></net>

<net id="497"><net_src comp="260" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="504"><net_src comp="347" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="509"><net_src comp="147" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="517"><net_src comp="358" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="245" pin=6"/></net>

<net id="522"><net_src comp="363" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="530"><net_src comp="277" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="245" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: priorityOut_V | {2 4 7 13 18 20 }
	Port: cmdOut_V | {2 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 }
	Port: currentPriority_V | {4 12 19 25 }
	Port: fullOut | {3 }
  - Chain level:
	State 1
		stg_44 : 1
		stg_45 : 1
		stg_56 : 1
		stg_57 : 1
	State 2
		stg_63 : 1
		stg_68 : 1
		stg_74 : 1
		stg_75 : 1
	State 3
		stg_78 : 1
	State 4
		stg_81 : 1
		i8 : 1
		stg_86 : 1
		tmp : 1
		stg_89 : 2
		stg_93 : 1
	State 5
	State 6
		stg_99 : 1
	State 7
	State 8
		stg_105 : 1
	State 9
		rev2 : 1
		p_result_1 : 1
	State 10
	State 11
	State 12
		tmp_3 : 1
		result_1_s : 2
		i_s : 1
		stg_124 : 1
		stg_126 : 2
		stg_130 : 1
		stg_131 : 2
	State 13
	State 14
		stg_139 : 1
	State 15
		rev3 : 1
		p_result_2 : 1
	State 16
	State 17
		stg_150 : 1
	State 18
	State 19
		stg_157 : 1
		i_1 : 1
		stg_160 : 1
		tmp_s : 1
		random_priorities_addr : 2
		random_priorities_load : 3
		stg_166 : 1
		rev : 1
		p_result_3 : 1
	State 20
		tmp_1 : 1
		stg_173 : 2
	State 21
		p_result_3_reg2mem_0_ph : 1
	State 22
	State 23
		stg_183 : 1
	State 24
		rev1 : 1
		p_result_s : 1
	State 25
		stg_192 : 1
	State 26
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |           i8_fu_313           |    0    |    32   |
|    add   |           i_s_fu_336          |    0    |    32   |
|          |           i_1_fu_347          |    0    |    32   |
|----------|-------------------------------|---------|---------|
|   icmp   |           grp_fu_267          |    0    |    40   |
|          |          tmp_3_fu_324         |    0    |    40   |
|----------|-------------------------------|---------|---------|
|          |           grp_fu_277          |    0    |    1    |
|    and   |       result_1_s_fu_329       |    0    |    1    |
|          |       p_result_2_fu_342       |    0    |    1    |
|          |       p_result_3_fu_358       |    0    |    1    |
|----------|-------------------------------|---------|---------|
|    xor   |           grp_fu_271          |    0    |    1    |
|----------|-------------------------------|---------|---------|
|          |      full_read_read_fu_96     |    0    |    0    |
|   read   |     empty_read_read_fu_102    |    0    |    0    |
|          | priorityIn_V_read_read_fu_108 |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |        grp_write_fu_114       |    0    |    0    |
|   write  |        grp_write_fu_122       |    0    |    0    |
|          |      stg_78_write_fu_131      |    0    |    0    |
|          |        grp_write_fu_138       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   zext   |         last_1_fu_296         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   trunc  |           tmp_fu_319          |    0    |    0    |
|          |          tmp_1_fu_363         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   sext   |          tmp_s_fu_353         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   181   |
|----------|-------------------------------|---------|---------|

Memories:
+-----------------+--------+
|                 |  BRAM  |
+-----------------+--------+
|random_priorities|    1   |
+-----------------+--------+
|      Total      |    1   |
+-----------------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|  empty_assign_load_2_reg_447  |    1   |
|   empty_assign_load_reg_430   |    1   |
|      empty_assign_reg_397     |    1   |
|   full_assign_load_2_reg_494  |    1   |
|   full_assign_load_4_reg_451  |    1   |
|   full_assign_load_5_reg_477  |    1   |
|    full_assign_load_reg_426   |    1   |
|      full_assign_reg_403      |    1   |
|           i8_reg_437          |   32   |
|      i_1_reg2mem_reg_206      |   32   |
|          i_1_reg_501          |   32   |
|      i_3_reg2mem_reg_219      |   32   |
|       i_reg2mem_reg_172       |   32   |
|          i_s_reg_472          |   32   |
|           j_reg_159           |    1   |
|         last_1_reg_409        |   32   |
|       last_load_reg_421       |   32   |
|          last_reg_385         |   32   |
|   op2_assign_reg2mem_reg_195  |   32   |
|       p_result_1_reg_458      |    1   |
|       p_result_2_reg_489      |    1   |
|p_result_3_reg2mem_0_ph_reg_242|    1   |
|       p_result_3_reg_514      |    1   |
|       p_result_s_reg_527      |    1   |
|   priorityIn_V_read_reg_392   |    4   |
| random_priorities_addr_reg_506|    8   |
|       result_1_s_reg_463      |    1   |
|     result_load_2_reg_481     |    1   |
|      result_load_reg_416      |    1   |
|         result_reg_377        |    1   |
|         tmp_1_reg_519         |    4   |
|     tmp_6_reg2mem_reg_230     |    4   |
|      tmp_reg2mem_reg_183      |    4   |
|          tmp_reg_442          |    4   |
+-------------------------------+--------+
|             Total             |   366  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
|   grp_write_fu_114  |  p2  |   3  |   2  |    6   |
|   grp_write_fu_122  |  p2  |   4  |   4  |   16   ||    4    |
|   grp_write_fu_138  |  p2  |   3  |   4  |   12   ||    4    |
|  grp_access_fu_154  |  p0  |   2  |   8  |   16   ||    8    |
|      j_reg_159      |  p0  |   2  |   1  |    2   |
| i_1_reg2mem_reg_206 |  p0  |   2  |  32  |   64   ||    32   |
|   grp_store_fu_282  |  p0  |   2  |   1  |    2   ||    1    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   118  ||  9.907  ||    49   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   181  |
|   Memory  |    1   |    -   |    -   |    -   |
|Multiplexer|    -   |    9   |    -   |   49   |
|  Register |    -   |    -   |   366  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    9   |   366  |   230  |
+-----------+--------+--------+--------+--------+
