.include "macros.inc"

.section .text, "ax" # 8020D698


.global func_8020D698
func_8020D698:
/* 8020D698 0020A5D8  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 8020D69C 0020A5DC  7C 08 02 A6 */	mflr r0
/* 8020D6A0 0020A5E0  90 01 00 14 */	stw r0, 0x14(r1)
/* 8020D6A4 0020A5E4  93 E1 00 0C */	stw r31, 0xc(r1)
/* 8020D6A8 0020A5E8  7C 7F 1B 78 */	mr r31, r3
/* 8020D6AC 0020A5EC  3C 60 80 40 */	lis r3, lbl_804061C0@ha
/* 8020D6B0 0020A5F0  38 63 61 C0 */	addi r3, r3, lbl_804061C0@l
/* 8020D6B4 0020A5F4  88 03 4F AD */	lbz r0, 0x4fad(r3)
/* 8020D6B8 0020A5F8  28 00 00 00 */	cmplwi r0, 0
/* 8020D6BC 0020A5FC  41 82 00 0C */	beq lbl_8020D6C8
/* 8020D6C0 0020A600  38 60 00 01 */	li r3, 1
/* 8020D6C4 0020A604  48 00 00 54 */	b lbl_8020D718
.global lbl_8020D6C8
lbl_8020D6C8:
/* 8020D6C8 0020A608  48 02 AB 65 */	bl func_8023822C
/* 8020D6CC 0020A60C  54 60 04 3E */	clrlwi r0, r3, 0x10
/* 8020D6D0 0020A610  20 60 00 01 */	subfic r3, r0, 1
/* 8020D6D4 0020A614  30 03 FF FF */	addic r0, r3, -1
/* 8020D6D8 0020A618  7C 00 19 10 */	subfe r0, r0, r3
/* 8020D6DC 0020A61C  54 00 06 3F */	clrlwi. r0, r0, 0x18
/* 8020D6E0 0020A620  41 82 00 0C */	beq lbl_8020D6EC
/* 8020D6E4 0020A624  38 60 00 01 */	li r3, 1
/* 8020D6E8 0020A628  48 00 00 30 */	b lbl_8020D718
.global lbl_8020D6EC
lbl_8020D6EC:
/* 8020D6EC 0020A62C  80 9F 00 30 */	lwz r4, 0x30(r31)
/* 8020D6F0 0020A630  3C 60 80 40 */	lis r3, lbl_804061C0@ha
/* 8020D6F4 0020A634  38 63 61 C0 */	addi r3, r3, lbl_804061C0@l
/* 8020D6F8 0020A638  88 63 4F AD */	lbz r3, 0x4fad(r3)
/* 8020D6FC 0020A63C  30 03 FF FF */	addic r0, r3, -1
/* 8020D700 0020A640  7C 00 19 10 */	subfe r0, r0, r3
/* 8020D704 0020A644  54 00 06 3E */	clrlwi r0, r0, 0x18
/* 8020D708 0020A648  7C 64 00 50 */	subf r3, r4, r0
/* 8020D70C 0020A64C  30 03 FF FF */	addic r0, r3, -1
/* 8020D710 0020A650  7C 00 19 10 */	subfe r0, r0, r3
/* 8020D714 0020A654  54 03 06 3E */	clrlwi r3, r0, 0x18
.global lbl_8020D718
lbl_8020D718:
/* 8020D718 0020A658  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 8020D71C 0020A65C  80 01 00 14 */	lwz r0, 0x14(r1)
/* 8020D720 0020A660  7C 08 03 A6 */	mtlr r0
/* 8020D724 0020A664  38 21 00 10 */	addi r1, r1, 0x10
/* 8020D728 0020A668  4E 80 00 20 */	blr 
