 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 1
        -transition_time
Design : vr
Version: C-2009.06
Date   : Mon Jan  2 14:56:05 2017
****************************************

Operating Conditions: TYPICAL   Library: saed90nm_typ_ht
Wire Load Model Mode: top

  Startpoint: allowable_faulty[1]
              (input port clocked by clk)
  Endpoint: force_terminate
            (output port clocked by clk)
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.10       0.20 f
  allowable_faulty[1] (in)                                0.00      0.00       0.20 f
  allowable_faulty[1] (net)                     2                   0.00       0.20 f
  mbist_decoder_1/allowable_faulty[1] (mbist_decoder)               0.00       0.20 f
  mbist_decoder_1/allowable_faulty[1] (net)                         0.00       0.20 f
  mbist_decoder_1/marcha_decoder_1/allowable_faulty[1] (marcha_decoder)     0.00     0.20 f
  mbist_decoder_1/marcha_decoder_1/allowable_faulty[1] (net)        0.00       0.20 f
  mbist_decoder_1/marcha_decoder_1/marcha_datapath_1/allowable_faulty[1] (marcha_datapath)     0.00     0.20 f
  mbist_decoder_1/marcha_decoder_1/marcha_datapath_1/allowable_faulty[1] (net)     0.00     0.20 f
  mbist_decoder_1/marcha_decoder_1/marcha_datapath_1/U117/QN (NAND2X0)     0.14     0.05     0.25 r
  mbist_decoder_1/marcha_decoder_1/marcha_datapath_1/n258 (net)     1     0.00     0.25 r
  mbist_decoder_1/marcha_decoder_1/marcha_datapath_1/U105/QN (NAND2X0)     0.10     0.06     0.31 f
  mbist_decoder_1/marcha_decoder_1/marcha_datapath_1/n259 (net)     1     0.00     0.31 f
  mbist_decoder_1/marcha_decoder_1/marcha_datapath_1/U292/Q (OA22X1)     0.10     0.15     0.46 f
  mbist_decoder_1/marcha_decoder_1/marcha_datapath_1/n260 (net)     2     0.00     0.46 f
  mbist_decoder_1/marcha_decoder_1/marcha_datapath_1/U293/Q (AO222X1)     0.13     0.29     0.75 f
  mbist_decoder_1/marcha_decoder_1/marcha_datapath_1/n261 (net)     2     0.00     0.75 f
  mbist_decoder_1/marcha_decoder_1/marcha_datapath_1/U294/Q (AO222X1)     0.14     0.27     1.01 f
  mbist_decoder_1/marcha_decoder_1/marcha_datapath_1/n262 (net)     2     0.00     1.01 f
  mbist_decoder_1/marcha_decoder_1/marcha_datapath_1/U295/Q (AO222X1)     0.13     0.29     1.30 f
  mbist_decoder_1/marcha_decoder_1/marcha_datapath_1/n263 (net)     2     0.00     1.30 f
  mbist_decoder_1/marcha_decoder_1/marcha_datapath_1/U296/Q (AO222X1)     0.14     0.27     1.57 f
  mbist_decoder_1/marcha_decoder_1/marcha_datapath_1/n264 (net)     2     0.00     1.57 f
  mbist_decoder_1/marcha_decoder_1/marcha_datapath_1/U297/Q (AO222X1)     0.13     0.28     1.84 f
  mbist_decoder_1/marcha_decoder_1/marcha_datapath_1/n265 (net)     1     0.00     1.84 f
  mbist_decoder_1/marcha_decoder_1/marcha_datapath_1/U298/Q (AO21X1)     0.08     0.12     1.96 f
  mbist_decoder_1/marcha_decoder_1/marcha_datapath_1/n266 (net)     1     0.00     1.96 f
  mbist_decoder_1/marcha_decoder_1/marcha_datapath_1/U299/Q (AND4X1)     0.09     0.20     2.16 f
  mbist_decoder_1/marcha_decoder_1/marcha_datapath_1/n271 (net)     1     0.00     2.16 f
  mbist_decoder_1/marcha_decoder_1/marcha_datapath_1/U301/QN (NOR4X0)     0.28     0.15     2.31 r
  mbist_decoder_1/marcha_decoder_1/marcha_datapath_1/force_terminate (net)     1     0.00     2.31 r
  mbist_decoder_1/marcha_decoder_1/marcha_datapath_1/force_terminate (marcha_datapath)     0.00     2.31 r
  mbist_decoder_1/marcha_decoder_1/force_terminate (net)            0.00       2.31 r
  mbist_decoder_1/marcha_decoder_1/force_terminate (marcha_decoder)     0.00     2.31 r
  mbist_decoder_1/marcha_force_terminate (net)                      0.00       2.31 r
  mbist_decoder_1/U4/Q (AND2X1)                           0.09      0.11       2.42 r
  mbist_decoder_1/force_terminate (net)         1                   0.00       2.42 r
  mbist_decoder_1/force_terminate (mbist_decoder)                   0.00       2.42 r
  force_terminate (net)                                             0.00       2.42 r
  force_terminate (out)                                   0.09      0.00       2.42 r
  data arrival time                                                            2.42

  clock clk (rise edge)                                            10.00      10.00
  clock network delay (ideal)                                       0.10      10.10
  clock uncertainty                                                -0.10      10.00
  output external delay                                            -0.10       9.90
  data required time                                                           9.90
  ------------------------------------------------------------------------------------------------------
  data required time                                                           9.90
  data arrival time                                                           -2.42
  ------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  7.48


  Startpoint: memory_sel[0]
              (input port clocked by clk)
  Endpoint: mbist_mux_demux_1/address_1_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.10       0.20 r
  memory_sel[0] (in)                                      0.00      0.00       0.20 r
  memory_sel[0] (net)                           6                   0.00       0.20 r
  mbist_mux_demux_1/memory_sel[0] (mbist_mux_demux)                 0.00       0.20 r
  mbist_mux_demux_1/memory_sel[0] (net)                             0.00       0.20 r
  mbist_mux_demux_1/U11/QN (INVX0)                        0.07      0.04       0.24 f
  mbist_mux_demux_1/n721 (net)                  3                   0.00       0.24 f
  mbist_mux_demux_1/U1003/QN (NOR3X0)                     2.26      0.99       1.23 r
  mbist_mux_demux_1/n806 (net)                 65                   0.00       1.23 r
  mbist_mux_demux_1/U9/QN (INVX0)                         1.42      1.03       2.26 f
  mbist_mux_demux_1/n719 (net)                 81                   0.00       2.26 f
  mbist_mux_demux_1/U973/QN (NOR2X0)                      0.35      0.13       2.39 r
  mbist_mux_demux_1/N177 (net)                  1                   0.00       2.39 r
  mbist_mux_demux_1/address_1_reg_0_/D (DFFARX1)          0.35      0.00       2.39 r
  data arrival time                                                            2.39

  clock clk (rise edge)                                            10.00      10.00
  clock network delay (ideal)                                       0.10      10.10
  clock uncertainty                                                -0.10      10.00
  mbist_mux_demux_1/address_1_reg_0_/CLK (DFFARX1)                  0.00      10.00 r
  library setup time                                               -0.22       9.78
  data required time                                                           9.78
  ------------------------------------------------------------------------------------------------------
  data required time                                                           9.78
  data arrival time                                                           -2.39
  ------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  7.40


  Startpoint: mbist_decoder_1/marcha_decoder_1/marcha_datapath_1/error_counter_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: force_terminate
            (output port clocked by clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  mbist_decoder_1/marcha_decoder_1/marcha_datapath_1/error_counter_reg_0_/CLK (DFFARX1)     0.10     0.00     0.10 r
  mbist_decoder_1/marcha_decoder_1/marcha_datapath_1/error_counter_reg_0_/Q (DFFARX1)     0.09     0.36     0.46 r
  mbist_decoder_1/marcha_decoder_1/marcha_datapath_1/error_counter[0] (net)     3     0.00     0.46 r
  mbist_decoder_1/marcha_decoder_1/marcha_datapath_1/U105/QN (NAND2X0)     0.10     0.06     0.52 f
  mbist_decoder_1/marcha_decoder_1/marcha_datapath_1/n259 (net)     1     0.00     0.52 f
  mbist_decoder_1/marcha_decoder_1/marcha_datapath_1/U292/Q (OA22X1)     0.10     0.15     0.67 f
  mbist_decoder_1/marcha_decoder_1/marcha_datapath_1/n260 (net)     2     0.00     0.67 f
  mbist_decoder_1/marcha_decoder_1/marcha_datapath_1/U293/Q (AO222X1)     0.13     0.29     0.96 f
  mbist_decoder_1/marcha_decoder_1/marcha_datapath_1/n261 (net)     2     0.00     0.96 f
  mbist_decoder_1/marcha_decoder_1/marcha_datapath_1/U294/Q (AO222X1)     0.14     0.27     1.22 f
  mbist_decoder_1/marcha_decoder_1/marcha_datapath_1/n262 (net)     2     0.00     1.22 f
  mbist_decoder_1/marcha_decoder_1/marcha_datapath_1/U295/Q (AO222X1)     0.13     0.29     1.51 f
  mbist_decoder_1/marcha_decoder_1/marcha_datapath_1/n263 (net)     2     0.00     1.51 f
  mbist_decoder_1/marcha_decoder_1/marcha_datapath_1/U296/Q (AO222X1)     0.14     0.27     1.77 f
  mbist_decoder_1/marcha_decoder_1/marcha_datapath_1/n264 (net)     2     0.00     1.77 f
  mbist_decoder_1/marcha_decoder_1/marcha_datapath_1/U297/Q (AO222X1)     0.13     0.28     2.05 f
  mbist_decoder_1/marcha_decoder_1/marcha_datapath_1/n265 (net)     1     0.00     2.05 f
  mbist_decoder_1/marcha_decoder_1/marcha_datapath_1/U298/Q (AO21X1)     0.08     0.12     2.17 f
  mbist_decoder_1/marcha_decoder_1/marcha_datapath_1/n266 (net)     1     0.00     2.17 f
  mbist_decoder_1/marcha_decoder_1/marcha_datapath_1/U299/Q (AND4X1)     0.09     0.20     2.37 f
  mbist_decoder_1/marcha_decoder_1/marcha_datapath_1/n271 (net)     1     0.00     2.37 f
  mbist_decoder_1/marcha_decoder_1/marcha_datapath_1/U301/QN (NOR4X0)     0.28     0.15     2.52 r
  mbist_decoder_1/marcha_decoder_1/marcha_datapath_1/force_terminate (net)     1     0.00     2.52 r
  mbist_decoder_1/marcha_decoder_1/marcha_datapath_1/force_terminate (marcha_datapath)     0.00     2.52 r
  mbist_decoder_1/marcha_decoder_1/force_terminate (net)            0.00       2.52 r
  mbist_decoder_1/marcha_decoder_1/force_terminate (marcha_decoder)     0.00     2.52 r
  mbist_decoder_1/marcha_force_terminate (net)                      0.00       2.52 r
  mbist_decoder_1/U4/Q (AND2X1)                           0.09      0.11       2.63 r
  mbist_decoder_1/force_terminate (net)         1                   0.00       2.63 r
  mbist_decoder_1/force_terminate (mbist_decoder)                   0.00       2.63 r
  force_terminate (net)                                             0.00       2.63 r
  force_terminate (out)                                   0.09      0.00       2.63 r
  data arrival time                                                            2.63

  clock clk (rise edge)                                            10.00      10.00
  clock network delay (ideal)                                       0.10      10.10
  clock uncertainty                                                -0.10      10.00
  output external delay                                            -0.10       9.90
  data required time                                                           9.90
  ------------------------------------------------------------------------------------------------------
  data required time                                                           9.90
  data arrival time                                                           -2.63
  ------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  7.27


  Startpoint: mbist_decoder_1/marcha_decoder_1/marcha_datapath_1/address_3_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mbist_decoder_1/marcha_decoder_1/marcha_datapath_1/address_3_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  mbist_decoder_1/marcha_decoder_1/marcha_datapath_1/address_3_reg_3_/CLK (DFFASRX1)     0.10     0.00     0.10 r
  mbist_decoder_1/marcha_decoder_1/marcha_datapath_1/address_3_reg_3_/Q (DFFASRX1)     0.09     0.46     0.56 f
  mbist_decoder_1/marcha_decoder_1/marcha_datapath_1/address_3[3] (net)     3     0.00     0.56 f
  mbist_decoder_1/marcha_decoder_1/marcha_datapath_1/U340/QN (NOR4X0)     0.32     0.18     0.74 r
  mbist_decoder_1/marcha_decoder_1/marcha_datapath_1/n343 (net)     2     0.00     0.74 r
  mbist_decoder_1/marcha_decoder_1/marcha_datapath_1/U341/QN (INVX0)     0.12     0.07     0.81 f
  mbist_decoder_1/marcha_decoder_1/marcha_datapath_1/n347 (net)     2     0.00     0.81 f
  mbist_decoder_1/marcha_decoder_1/marcha_datapath_1/U342/QN (NOR3X0)     0.22     0.12     0.94 r
  mbist_decoder_1/marcha_decoder_1/marcha_datapath_1/n336 (net)     2     0.00     0.94 r
  mbist_decoder_1/marcha_decoder_1/marcha_datapath_1/U343/QN (INVX0)     0.10     0.06     1.00 f
  mbist_decoder_1/marcha_decoder_1/marcha_datapath_1/n339 (net)     2     0.00     1.00 f
  mbist_decoder_1/marcha_decoder_1/marcha_datapath_1/U344/QN (NOR3X0)     0.22     0.12     1.12 r
  mbist_decoder_1/marcha_decoder_1/marcha_datapath_1/n330 (net)     2     0.00     1.12 r
  mbist_decoder_1/marcha_decoder_1/marcha_datapath_1/U345/QN (INVX0)     0.10     0.06     1.19 f
  mbist_decoder_1/marcha_decoder_1/marcha_datapath_1/n333 (net)     2     0.00     1.19 f
  mbist_decoder_1/marcha_decoder_1/marcha_datapath_1/U346/QN (NOR3X0)     0.22     0.12     1.31 r
  mbist_decoder_1/marcha_decoder_1/marcha_datapath_1/n324 (net)     2     0.00     1.31 r
  mbist_decoder_1/marcha_decoder_1/marcha_datapath_1/U347/QN (INVX0)     0.10     0.06     1.37 f
  mbist_decoder_1/marcha_decoder_1/marcha_datapath_1/n327 (net)     2     0.00     1.37 f
  mbist_decoder_1/marcha_decoder_1/marcha_datapath_1/U348/QN (NOR3X0)     0.22     0.12     1.50 r
  mbist_decoder_1/marcha_decoder_1/marcha_datapath_1/n318 (net)     2     0.00     1.50 r
  mbist_decoder_1/marcha_decoder_1/marcha_datapath_1/U349/QN (INVX0)     0.10     0.06     1.56 f
  mbist_decoder_1/marcha_decoder_1/marcha_datapath_1/n321 (net)     2     0.00     1.56 f
  mbist_decoder_1/marcha_decoder_1/marcha_datapath_1/U350/QN (NOR3X0)     0.25     0.14     1.70 r
  mbist_decoder_1/marcha_decoder_1/marcha_datapath_1/n320 (net)     3     0.00     1.70 r
  mbist_decoder_1/marcha_decoder_1/marcha_datapath_1/U351/QN (INVX0)     0.09     0.05     1.75 f
  mbist_decoder_1/marcha_decoder_1/marcha_datapath_1/n309 (net)     1     0.00     1.75 f
  mbist_decoder_1/marcha_decoder_1/marcha_datapath_1/U143/QN (NOR2X0)     0.15     0.08     1.83 r
  mbist_decoder_1/marcha_decoder_1/marcha_datapath_1/n310 (net)     2     0.00     1.83 r
  mbist_decoder_1/marcha_decoder_1/marcha_datapath_1/U352/QN (NAND3X0)     0.23     0.12     1.95 f
  mbist_decoder_1/marcha_decoder_1/marcha_datapath_1/n359 (net)     9     0.00     1.95 f
  mbist_decoder_1/marcha_decoder_1/marcha_datapath_1/U41/QN (NAND2X0)     0.31     0.16     2.10 r
  mbist_decoder_1/marcha_decoder_1/marcha_datapath_1/n346 (net)     6     0.00     2.10 r
  mbist_decoder_1/marcha_decoder_1/marcha_datapath_1/U356/QN (INVX0)     0.11     0.07     2.17 f
  mbist_decoder_1/marcha_decoder_1/marcha_datapath_1/n353 (net)     3     0.00     2.17 f
  mbist_decoder_1/marcha_decoder_1/marcha_datapath_1/U389/Q (AND3X1)     0.08     0.17     2.34 f
  mbist_decoder_1/marcha_decoder_1/marcha_datapath_1/n355 (net)     1     0.00     2.34 f
  mbist_decoder_1/marcha_decoder_1/marcha_datapath_1/U390/Q (AO221X1)     0.12     0.21     2.55 f
  mbist_decoder_1/marcha_decoder_1/marcha_datapath_1/n491 (net)     1     0.00     2.55 f
  mbist_decoder_1/marcha_decoder_1/marcha_datapath_1/address_3_reg_2_/D (DFFASRX1)     0.12     0.00     2.55 f
  data arrival time                                                            2.55

  clock clk (rise edge)                                            10.00      10.00
  clock network delay (ideal)                                       0.10      10.10
  clock uncertainty                                                -0.10      10.00
  mbist_decoder_1/marcha_decoder_1/marcha_datapath_1/address_3_reg_2_/CLK (DFFASRX1)     0.00    10.00 r
  library setup time                                               -0.15       9.85
  data required time                                                           9.85
  ------------------------------------------------------------------------------------------------------
  data required time                                                           9.85
  data arrival time                                                           -2.55
  ------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  7.30


1
