$date
  Sat Nov 01 18:41:27 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module tb_cu_registers_mux $end
$var reg 1 ! clk_tb $end
$var reg 1 " reset_tb $end
$var reg 8 # opcode_in_tb[7:0] $end
$var reg 8 $ a_tb[7:0] $end
$var reg 7 % flags_in_tb[6:0] $end
$var reg 1 & pc_en_tb $end
$var reg 1 ' ir_load_en_tb $end
$var reg 1 ( rf_write_en_tb $end
$var reg 1 ) alu_src_b_sel_tb $end
$var reg 1 * halt_out_tb $end
$var reg 5 + alu_op_tb[4:0] $end
$var reg 2 , shifter_ctrl_out_tb[1:0] $end
$var reg 2 - reg_write_src_sel_tb[1:0] $end
$var reg 1 . ld_alu_flags_out_tb $end
$var reg 1 / ld_shf_flags_out_tb $end
$var reg 1 0 rf_we_tb $end
$var reg 2 1 rf_addr_tb[1:0] $end
$var reg 8 2 rf_data_tb[7:0] $end
$var reg 8 3 q_0_tb[7:0] $end
$var reg 8 4 q_1_tb[7:0] $end
$var reg 8 5 q_2_tb[7:0] $end
$var reg 8 6 q_3_tb[7:0] $end
$var reg 8 7 mux_sel_tb[7:0] $end
$var reg 8 8 reg_a_out_tb[7:0] $end
$scope module u_cu $end
$var reg 1 9 clk $end
$var reg 1 : reset $end
$var reg 8 ; opcode_in[7:0] $end
$var reg 8 < a[7:0] $end
$var reg 7 = flags_in[6:0] $end
$var reg 1 > pc_en $end
$var reg 1 ? ir_load_en $end
$var reg 1 @ rf_write_en $end
$var reg 5 A alu_op[4:0] $end
$var reg 1 B alu_src_b_sel $end
$var reg 2 C shifter_ctrl_out[1:0] $end
$var reg 2 D reg_write_src_sel[1:0] $end
$var reg 2 E reg_write_addr[1:0] $end
$var reg 1 F ld_alu_flags_out $end
$var reg 1 G ld_shf_flags_out $end
$var reg 1 H halt_out $end
$comment state is not handled $end
$upscope $end
$scope module u_rf $end
$var reg 1 I clk $end
$var reg 1 J rst $end
$var reg 1 K we $end
$var reg 2 L addr[1:0] $end
$var reg 8 M data[7:0] $end
$var reg 8 N q_0[7:0] $end
$var reg 8 O q_1[7:0] $end
$var reg 8 P q_2[7:0] $end
$var reg 8 Q q_3[7:0] $end
$comment regs is not handled $end
$upscope $end
$scope module u_mux_a $end
$var reg 8 R q_0[7:0] $end
$var reg 8 S q_1[7:0] $end
$var reg 8 T q_2[7:0] $end
$var reg 8 U q_3[7:0] $end
$var reg 8 V sel[7:0] $end
$var reg 8 W reg_a_out[7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
1"
b00000000 #
b00000000 $
b0000000 %
U&
U'
U(
U)
U*
bUUUUU +
bUU ,
bUU -
U.
U/
00
b00 1
b00000000 2
b00000000 3
b00000000 4
b00000000 5
b00000000 6
b00000000 7
b00000000 8
09
1:
b00000000 ;
b00000000 <
b0000000 =
U>
U?
U@
bUUUUU A
UB
bUU C
bUU D
bUU E
UF
UG
UH
0I
1J
0K
b00 L
b00000000 M
b00000000 N
b00000000 O
b00000000 P
b00000000 Q
b00000000 R
b00000000 S
b00000000 T
b00000000 U
b00000000 V
b00000000 W
#5000000
1!
19
1I
#10000000
0!
09
0I
#15000000
1!
19
1I
#20000000
0!
0"
10
b10001000 2
09
0:
0I
0J
1K
b10001000 M
#25000000
1!
1&
1'
0(
0)
0*
b00000 +
b00 ,
b00 -
0.
0/
b10001000 3
b10001000 8
19
1>
1?
0@
b00000 A
0B
b00 C
b00 D
b00 E
0F
0G
0H
1I
b10001000 N
b10001000 R
b10001000 W
#30000000
0!
b01 1
b01000100 2
09
0I
b01 L
b01000100 M
#35000000
1!
0&
0'
b01000100 4
b00000001 7
b01000100 8
19
0>
0?
1I
b01000100 O
b01000100 S
b00000001 V
b01000100 W
#40000000
0!
b10 1
b11001100 2
09
0I
b10 L
b11001100 M
#45000000
1!
b11001100 5
b00000010 7
b11001100 8
19
1I
b11001100 P
b11001100 T
b00000010 V
b11001100 W
#50000000
0!
b11 1
b00100010 2
09
0I
b11 L
b00100010 M
#55000000
1!
1&
1'
b00100010 6
b00000011 7
b00100010 8
19
1>
1?
1I
b00100010 Q
b00100010 U
b00000011 V
b00100010 W
#60000000
0!
00
09
0I
0K
#65000000
1!
0&
0'
19
0>
0?
1I
#70000000
0!
09
0I
#75000000
1!
19
1I
#80000000
0!
09
0I
#85000000
1!
1&
1'
19
1>
1?
1I
#90000000
0!
09
0I
#95000000
1!
0&
0'
19
0>
0?
1I
#100000000
0!
09
0I
#105000000
1!
19
1I
#110000000
0!
09
0I
#115000000
1!
1&
1'
19
1>
1?
1I
#120000000
0!
09
0I
#125000000
1!
0&
0'
19
0>
0?
1I
#130000000
0!
09
0I
#135000000
1!
19
1I
#140000000
0!
09
0I
#145000000
1!
1&
1'
19
1>
1?
1I
#150000000
0!
09
0I
#155000000
1!
0&
0'
19
0>
0?
1I
#160000000
0!
09
0I
#165000000
1!
19
1I
#170000000
0!
09
0I
#175000000
1!
1&
1'
19
1>
1?
1I
#180000000
0!
09
0I
#185000000
1!
0&
0'
19
0>
0?
1I
#190000000
0!
09
0I
#195000000
1!
19
1I
#200000000
0!
09
0I
