// A simple 256X8 RAM

PORT address    in[0:7] ;
PORT data_in    in[8:15] ;
PORT data_out   out[0:7] ;

LEVEL (CLOCK=in[16], DELAY=0, WIDTH=8) RAM[256] ;

RAM[address] = data_in ;

data_out = RAM[address] ;
