<?xml version="1.0"?>
<!--                                                                                                                                                              -->
<!--   Copyright (2021) Intel Corporation.                                                                                                                        -->
<!--                                                                                                                                                              -->
<!--   Redistribution. Redistribution and use in binary form, without modification, are permitted provided that the following conditions are met:                 -->
<!--                                                                                                                                                              -->
<!--    * Redistributions must reproduce the above copyright notice and the following disclaimer in the documentation and/or other materials provided with        -->
<!--   the distribution.                                                                                                                                          -->
<!--    * Neither the name of Intel Corporation nor the names of its suppliers may be used to endorse or promote products derived from this software              -->
<!--   without specific prior written permission.                                                                                                                 -->
<!--    * No reverse engineering, decompilation, or disassembly of this software is permitted.                                                                    -->
<!--                                                                                                                                                              -->
<!--   Limited patent license.  Intel Corporation grants a world-wide, royalty-free, non-exclusive license under patents it now or hereafter                      -->
<!--   owns or controls to make, have made, use, import, offer to sell and sell ("Utilize") this software, but solely to the extent that any                      -->
<!--   such patent is necessary to Utilize the software in the form provided by Intel. The patent license shall not apply to any combinations which include       -->
<!--   this software.  No hardware per se is licensed hereunder.                                                                                                  -->
<!--                                                                                                                                                              -->
<root>
  <Dl_Config_Req>
    <DlConfigReqL1L2Header>
      <nSFN>0</nSFN>
      <nSlot>0</nSlot>
      <nPDU>4</nPDU>
      <nGroup>2</nGroup>
    </DlConfigReqL1L2Header>
    <DL_SCH_PDU0>
      <nRNTI>4023</nRNTI>
      <nUEId>0</nUEId>
      <nBWPSize>273</nBWPSize>
      <nBWPStart>0</nBWPStart>
      <nSubcSpacing>1</nSubcSpacing>
      <nCpType>0</nCpType>
      <nMcsTable>1</nMcsTable>
      <nNrOfCodeWords>1</nNrOfCodeWords>
      <nMCS0>16</nMCS0>
      <nRV0>0</nRV0>
      <nNDI0>0</nNDI0>
      <nTBSize0>9737</nTBSize0>
      <nMCS1>11</nMCS1>
      <nRV1>0</nRV1>
      <nNDI1>0</nNDI1>
      <nTBSize1>12033</nTBSize1>
      <nNrOfLayers>4</nNrOfLayers>
      <nNrOfAntennaPorts>4</nNrOfAntennaPorts>
      <nPortIndex0>0</nPortIndex0>
      <nPortIndex1>1</nPortIndex1>
      <nPortIndex2>2</nPortIndex2>
      <nPortIndex3>3</nPortIndex3>
      <nPortIndex4>0</nPortIndex4>
      <nPortIndex5>0</nPortIndex5>
      <nPortIndex6>0</nPortIndex6>
      <nPortIndex7>0</nPortIndex7>
      <nNid>11</nNid>
      <nSCID>0</nSCID>
      <nNIDnSCID>100</nNIDnSCID>
      <nVRBtoPRB>0</nVRBtoPRB>
      <nRBBundleSize>0</nRBBundleSize>
      <nStartSymbolIndex>1</nStartSymbolIndex>
      <nNrOfSymbols>13</nNrOfSymbols>
      <nRBStart>128</nRBStart>
      <nRBSize>32</nRBSize>
      <nResourceAllocType>1</nResourceAllocType>
      <nNrOfRBGs>1</nNrOfRBGs>
      <nNrOfRBGs>2</nNrOfRBGs>
      <nHARQID>0</nHARQID>
      <nRBGIndex0>0</nRBGIndex0>
      <nMappingType>0</nMappingType>
      <nDMRSConfigType>0</nDMRSConfigType>
      <nPMI>0</nPMI>
      <nNrOfDMRSSymbols>1</nNrOfDMRSSymbols>
      <nDMRSAddPos>0</nDMRSAddPos>
      <nPTRSPresent>0</nPTRSPresent>
      <nNrOfPTRSPorts>1</nNrOfPTRSPorts>
      <nPTRSTimeDensity>1</nPTRSTimeDensity>
      <nPTRSPortIndex0>0</nPTRSPortIndex0>
      <nPTRSPortIndex1>0</nPTRSPortIndex1>
      <nNrOfDMRSAssPTRS0>1</nNrOfDMRSAssPTRS0>
      <nNrOfDMRSAssPTRS1>1</nNrOfDMRSAssPTRS1>
      <nPTRSFreqDensity>4</nPTRSFreqDensity>
      <nPTRSReOffset>0</nPTRSReOffset>
      <nNrOfCDMs>2</nNrOfCDMs>
      <nCodebookType>0</nCodebookType>
      <nTransmissionScheme>0</nTransmissionScheme>
      <nEpreRatioOfPDSCHToPTRS>0</nEpreRatioOfPDSCHToPTRS>
      <nEpreRatioOfDmrsToSSB>0</nEpreRatioOfDmrsToSSB>
      <nTxRUIdx0>0</nTxRUIdx0>
      <nTxRUIdx1>1</nTxRUIdx1>
      <nTxRUIdx2>2</nTxRUIdx2>
      <nTxRUIdx3>3</nTxRUIdx3>
      <MacData0>input1_0.txt</MacData0>
    </DL_SCH_PDU0>
    <DL_SCH_PDU1>
      <nRNTI>4024</nRNTI>
      <nUEId>1</nUEId>
      <nBWPSize>273</nBWPSize>
      <nBWPStart>0</nBWPStart>
      <nSubcSpacing>1</nSubcSpacing>
      <nCpType>0</nCpType>
      <nMcsTable>1</nMcsTable>
      <nNrOfCodeWords>1</nNrOfCodeWords>
      <nMCS0>16</nMCS0>
      <nRV0>0</nRV0>
      <nNDI0>0</nNDI0>
      <nTBSize0>24597</nTBSize0>
      <nMCS1>9</nMCS1>
      <nRV1>0</nRV1>
      <nNDI1>0</nNDI1>
      <nTBSize1>12033</nTBSize1>
      <nNrOfLayers>4</nNrOfLayers>
      <nNrOfAntennaPorts>4</nNrOfAntennaPorts>
      <nPortIndex0>0</nPortIndex0>
      <nPortIndex1>1</nPortIndex1>
      <nPortIndex2>2</nPortIndex2>
      <nPortIndex3>3</nPortIndex3>
      <nPortIndex4>0</nPortIndex4>
      <nPortIndex5>0</nPortIndex5>
      <nPortIndex6>0</nPortIndex6>
      <nPortIndex7>0</nPortIndex7>
      <nNid>11</nNid>
      <nSCID>0</nSCID>
      <nNIDnSCID>200</nNIDnSCID>
      <nVRBtoPRB>0</nVRBtoPRB>
      <nRBBundleSize>0</nRBBundleSize>
      <nStartSymbolIndex>1</nStartSymbolIndex>
      <nNrOfSymbols>13</nNrOfSymbols>
      <nRBStart>45</nRBStart>
      <nRBSize>81</nRBSize>
      <nResourceAllocType>1</nResourceAllocType>
      <nNrOfRBGs>1</nNrOfRBGs>
      <nNrOfRBGs>2</nNrOfRBGs>
      <nHARQID>0</nHARQID>
      <nRBGIndex0>0</nRBGIndex0>
      <nMappingType>0</nMappingType>
      <nDMRSConfigType>0</nDMRSConfigType>
      <nPMI>0</nPMI>
      <nNrOfDMRSSymbols>1</nNrOfDMRSSymbols>
      <nDMRSAddPos>0</nDMRSAddPos>
      <nPTRSPresent>0</nPTRSPresent>
      <nNrOfPTRSPorts>1</nNrOfPTRSPorts>
      <nPTRSTimeDensity>1</nPTRSTimeDensity>
      <nPTRSPortIndex0>0</nPTRSPortIndex0>
      <nPTRSPortIndex1>0</nPTRSPortIndex1>
      <nNrOfDMRSAssPTRS0>1</nNrOfDMRSAssPTRS0>
      <nNrOfDMRSAssPTRS1>1</nNrOfDMRSAssPTRS1>
      <nPTRSFreqDensity>4</nPTRSFreqDensity>
      <nPTRSReOffset>0</nPTRSReOffset>
      <nNrOfCDMs>2</nNrOfCDMs>
      <nCodebookType>0</nCodebookType>
      <nTransmissionScheme>0</nTransmissionScheme>
      <nEpreRatioOfPDSCHToPTRS>0</nEpreRatioOfPDSCHToPTRS>
      <nEpreRatioOfDmrsToSSB>0</nEpreRatioOfDmrsToSSB>
      <nTxRUIdx0>0</nTxRUIdx0>
      <nTxRUIdx1>1</nTxRUIdx1>
      <nTxRUIdx2>2</nTxRUIdx2>
      <nTxRUIdx3>3</nTxRUIdx3>
      <MacData0>input1_1.txt</MacData0>
    </DL_SCH_PDU1>
    <DL_SCH_PDU2>
      <nRNTI>4019</nRNTI>
      <nUEId>2</nUEId>
      <nBWPSize>273</nBWPSize>
      <nBWPStart>0</nBWPStart>
      <nSubcSpacing>1</nSubcSpacing>
      <nCpType>0</nCpType>
      <nMcsTable>1</nMcsTable>
      <nNrOfCodeWords>1</nNrOfCodeWords>
      <nMCS0>27</nMCS0>
      <nRV0>0</nRV0>
      <nNDI0>0</nNDI0>
      <nTBSize0>16912</nTBSize0>
      <nMCS1>11</nMCS1>
      <nRV1>0</nRV1>
      <nNDI1>0</nNDI1>
      <nTBSize1>12033</nTBSize1>
      <nNrOfLayers>4</nNrOfLayers>
      <nNrOfAntennaPorts>4</nNrOfAntennaPorts>
      <nPortIndex0>0</nPortIndex0>
      <nPortIndex1>1</nPortIndex1>
      <nPortIndex2>2</nPortIndex2>
      <nPortIndex3>3</nPortIndex3>
      <nPortIndex4>0</nPortIndex4>
      <nPortIndex5>0</nPortIndex5>
      <nPortIndex6>0</nPortIndex6>
      <nPortIndex7>0</nPortIndex7>
      <nNid>11</nNid>
      <nSCID>0</nSCID>
      <nNIDnSCID>101</nNIDnSCID>
      <nVRBtoPRB>0</nVRBtoPRB>
      <nRBBundleSize>0</nRBBundleSize>
      <nStartSymbolIndex>1</nStartSymbolIndex>
      <nNrOfSymbols>13</nNrOfSymbols>
      <nRBStart>26</nRBStart>
      <nRBSize>32</nRBSize>
      <nResourceAllocType>1</nResourceAllocType>
      <nNrOfRBGs>1</nNrOfRBGs>
      <nNrOfRBGs>2</nNrOfRBGs>
      <nHARQID>0</nHARQID>
      <nRBGIndex0>0</nRBGIndex0>
      <nMappingType>0</nMappingType>
      <nDMRSConfigType>0</nDMRSConfigType>
      <nPMI>0</nPMI>
      <nNrOfDMRSSymbols>1</nNrOfDMRSSymbols>
      <nDMRSAddPos>0</nDMRSAddPos>
      <nPTRSPresent>0</nPTRSPresent>
      <nNrOfPTRSPorts>1</nNrOfPTRSPorts>
      <nPTRSTimeDensity>1</nPTRSTimeDensity>
      <nPTRSPortIndex0>0</nPTRSPortIndex0>
      <nPTRSPortIndex1>0</nPTRSPortIndex1>
      <nNrOfDMRSAssPTRS0>1</nNrOfDMRSAssPTRS0>
      <nNrOfDMRSAssPTRS1>1</nNrOfDMRSAssPTRS1>
      <nPTRSFreqDensity>4</nPTRSFreqDensity>
      <nPTRSReOffset>0</nPTRSReOffset>
      <nNrOfCDMs>2</nNrOfCDMs>
      <nCodebookType>0</nCodebookType>
      <nTransmissionScheme>0</nTransmissionScheme>
      <nEpreRatioOfPDSCHToPTRS>0</nEpreRatioOfPDSCHToPTRS>
      <nEpreRatioOfDmrsToSSB>0</nEpreRatioOfDmrsToSSB>
      <nTxRUIdx0>4</nTxRUIdx0>
      <nTxRUIdx1>5</nTxRUIdx1>
      <nTxRUIdx2>6</nTxRUIdx2>
      <nTxRUIdx3>7</nTxRUIdx3>
      <MacData0>input1_2.txt</MacData0>
    </DL_SCH_PDU2>
    <DL_SCH_PDU3>
      <nRNTI>4017</nRNTI>
      <nUEId>3</nUEId>
      <nBWPSize>273</nBWPSize>
      <nBWPStart>0</nBWPStart>
      <nSubcSpacing>1</nSubcSpacing>
      <nCpType>0</nCpType>
      <nMcsTable>1</nMcsTable>
      <nNrOfCodeWords>1</nNrOfCodeWords>
      <nMCS0>27</nMCS0>
      <nRV0>0</nRV0>
      <nNDI0>0</nNDI0>
      <nTBSize0>43047</nTBSize0>
      <nMCS1>9</nMCS1>
      <nRV1>0</nRV1>
      <nNDI1>0</nNDI1>
      <nTBSize1>12033</nTBSize1>
      <nNrOfLayers>4</nNrOfLayers>
      <nNrOfAntennaPorts>4</nNrOfAntennaPorts>
      <nPortIndex0>0</nPortIndex0>
      <nPortIndex1>1</nPortIndex1>
      <nPortIndex2>2</nPortIndex2>
      <nPortIndex3>3</nPortIndex3>
      <nPortIndex4>0</nPortIndex4>
      <nPortIndex5>0</nPortIndex5>
      <nPortIndex6>0</nPortIndex6>
      <nPortIndex7>0</nPortIndex7>
      <nNid>11</nNid>
      <nSCID>0</nSCID>
      <nNIDnSCID>11</nNIDnSCID>
      <nVRBtoPRB>0</nVRBtoPRB>
      <nRBBundleSize>0</nRBBundleSize>
      <nStartSymbolIndex>1</nStartSymbolIndex>
      <nNrOfSymbols>13</nNrOfSymbols>
      <nRBStart>79</nRBStart>
      <nRBSize>81</nRBSize>
      <nResourceAllocType>1</nResourceAllocType>
      <nNrOfRBGs>1</nNrOfRBGs>
      <nNrOfRBGs>2</nNrOfRBGs>
      <nHARQID>0</nHARQID>
      <nRBGIndex0>0</nRBGIndex0>
      <nMappingType>0</nMappingType>
      <nDMRSConfigType>0</nDMRSConfigType>
      <nPMI>0</nPMI>
      <nNrOfDMRSSymbols>1</nNrOfDMRSSymbols>
      <nDMRSAddPos>0</nDMRSAddPos>
      <nPTRSPresent>0</nPTRSPresent>
      <nNrOfPTRSPorts>1</nNrOfPTRSPorts>
      <nPTRSTimeDensity>1</nPTRSTimeDensity>
      <nPTRSPortIndex0>0</nPTRSPortIndex0>
      <nPTRSPortIndex1>0</nPTRSPortIndex1>
      <nNrOfDMRSAssPTRS0>1</nNrOfDMRSAssPTRS0>
      <nNrOfDMRSAssPTRS1>1</nNrOfDMRSAssPTRS1>
      <nPTRSFreqDensity>4</nPTRSFreqDensity>
      <nPTRSReOffset>0</nPTRSReOffset>
      <nNrOfCDMs>2</nNrOfCDMs>
      <nCodebookType>0</nCodebookType>
      <nTransmissionScheme>0</nTransmissionScheme>
      <nEpreRatioOfPDSCHToPTRS>0</nEpreRatioOfPDSCHToPTRS>
      <nEpreRatioOfDmrsToSSB>0</nEpreRatioOfDmrsToSSB>
      <nTxRUIdx0>4</nTxRUIdx0>
      <nTxRUIdx1>5</nTxRUIdx1>
      <nTxRUIdx2>6</nTxRUIdx2>
      <nTxRUIdx3>7</nTxRUIdx3>
      <MacData0>input1_3.txt</MacData0>
    </DL_SCH_PDU3>

    <PDSCH_GROUP_INFO0>
      <nUE>2</nUE>
      <nPduIdx0>0</nPduIdx0>
      <nPduIdx1>2</nPduIdx1>
    </PDSCH_GROUP_INFO0>

	<PDSCH_GROUP_INFO1>
      <nUE>2</nUE>
      <nPduIdx0>1</nPduIdx0>
      <nPduIdx1>3</nPduIdx1>
    </PDSCH_GROUP_INFO1>
  </Dl_Config_Req>
</root>
