Source Block: oh/elink/dv/elink_e16_model.v@5891:5902@HdlStmAssign
   
   //if input goes high, toggle output
   //note1: input can only be high for one clock cycle
   //note2: be careful with clock gating

   assign toggle = in ? ~out :
		         out;
   

   always @ (posedge clk or posedge reset)
     if(reset)
       out <= 1'b0;

Diff Content:
- 5896    assign toggle = in ? ~out :
- 5897 		         out;

Clone Blocks:
Clone Blocks 1:
oh/common/hdl/pulse2toggle.v@21:32
   
   //if input goes high, toggle output
   //note1: input can only be high for one clock cycle
   //note2: be careful with clock gating

   assign toggle = in ? ~out :
		         out;
   

   always @ (posedge clk or posedge reset)
     if(reset)
       out <= 1'b0;

Clone Blocks 2:
oh/elink/dv/elink_e16_model.v@5895:5909

   assign toggle = in ? ~out :
		         out;
   

   always @ (posedge clk or posedge reset)
     if(reset)
       out <= 1'b0;
     else
       out <= toggle;
   
endmodule // e16_pulse2toggle




