{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 4, "design__inferred_latch__count": 0, "design__instance__count": 3103, "design__instance__area": 26599.3, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 2, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 32, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0036073068622499704, "power__switching__total": 0.003522825427353382, "power__leakage__total": 2.7616955833309476e-08, "power__total": 0.00713015953078866, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.44035429327141545, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.4462509654777251, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.3219837820836422, "timing__setup__ws__corner:nom_tt_025C_1v80": 12.051358474482466, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.321984, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 14.757454, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 24, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 32, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.5839899840116778, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.5905693878862897, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.9008850587180322, "timing__setup__ws__corner:nom_ss_100C_1v60": 7.90966781126963, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.900885, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 9.204472, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 32, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.37925325064984133, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.3843015459078899, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.11324802527400582, "timing__setup__ws__corner:nom_ff_n40C_1v95": 13.62848006355805, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.113248, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 16.66617, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 29, "design__max_fanout_violation__count": 32, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.3774195229837822, "clock__skew__worst_setup": 0.3818048485439258, "timing__hold__ws": 0.11072376662267593, "timing__setup__ws": 7.8079767084084635, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.110724, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 8.917317, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 284.07 294.79", "design__core__bbox": "5.52 10.88 278.3 282.88", "design__io": 106, "design__die__area": 83741, "design__core__area": 74196.2, "design__instance__count__stdcell": 4174, "design__instance__area__stdcell": 27939.3, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.37656, "design__instance__utilization__stdcell": 0.37656, "design__rows": 100, "design__rows:unithd": 100, "design__sites": 59300, "design__sites:unithd": 59300, "design__instance__count__class:buffer": 639, "design__instance__area__class:buffer": 3721.07, "design__instance__count__class:inverter": 27, "design__instance__area__class:inverter": 103.85, "design__instance__count__class:sequential_cell": 280, "design__instance__area__class:sequential_cell": 5605.38, "design__instance__count__class:multi_input_combinational_cell": 1353, "design__instance__area__class:multi_input_combinational_cell": 11982.7, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 104, "design__io__hpwl": 11228846, "design__instance__count__class:timing_repair_buffer": 725, "design__instance__area__class:timing_repair_buffer": 4130.21, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 87323, "design__violations": 0, "design__instance__count__class:clock_buffer": 43, "design__instance__area__class:clock_buffer": 641.866, "design__instance__count__class:clock_inverter": 27, "design__instance__area__class:clock_inverter": 391.626, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 99, "antenna__violating__nets": 12, "antenna__violating__pins": 13, "route__antenna_violation__count": 12, "antenna_diodes_count": 9, "design__instance__count__class:antenna_cell": 9, "design__instance__area__class:antenna_cell": 22.5216, "route__net": 3123, "route__net__special": 2, "route__drc_errors__iter:0": 1897, "route__wirelength__iter:0": 98341, "route__drc_errors__iter:1": 1370, "route__wirelength__iter:1": 97398, "route__drc_errors__iter:2": 1289, "route__wirelength__iter:2": 96960, "route__drc_errors__iter:3": 233, "route__wirelength__iter:3": 96935, "route__drc_errors__iter:4": 148, "route__wirelength__iter:4": 96892, "route__drc_errors__iter:5": 59, "route__wirelength__iter:5": 96933, "route__drc_errors__iter:6": 0, "route__wirelength__iter:6": 96916, "route__drc_errors": 0, "route__wirelength": 96916, "route__vias": 22589, "route__vias__singlecut": 22589, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 329.38, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 32, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 32, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 32, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 32, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.43734342385463004, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.4425082925335612, "timing__hold__ws__corner:min_tt_025C_1v80": 0.31819381363729166, "timing__setup__ws__corner:min_tt_025C_1v80": 12.106849199179456, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.318194, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 14.871922, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 32, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 11, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 32, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.5789887622112047, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.5846987504106438, "timing__hold__ws__corner:min_ss_100C_1v60": 0.8957228545744355, "timing__setup__ws__corner:min_ss_100C_1v60": 8.021993962829066, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.895723, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 9.406297, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 32, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 32, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.3774195229837822, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.3818048485439258, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.11072376662267593, "timing__setup__ws__corner:min_ff_n40C_1v95": 13.661275164454565, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.110724, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 16.751867, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 32, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 2, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 32, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.4430158310036228, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.4502995603849765, "timing__hold__ws__corner:max_tt_025C_1v80": 0.3270531715797553, "timing__setup__ws__corner:max_tt_025C_1v80": 12.003137490356325, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.327053, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 14.634019, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 32, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 29, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 32, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.5895818444779559, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.5977418729174298, "timing__hold__ws__corner:max_ss_100C_1v60": 0.909238599036171, "timing__setup__ws__corner:max_ss_100C_1v60": 7.8079767084084635, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.909239, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 8.917317, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 32, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 32, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.3806354228434389, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.3870568419771785, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.11666828944270022, "timing__setup__ws__corner:max_ff_n40C_1v95": 13.60057172046493, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.116668, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 16.565273, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 32, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 32, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.7993, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79979, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000695168, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000664421, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000201894, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000664421, "design_powergrid__voltage__worst": 0.000664421, "design_powergrid__voltage__worst__net:VPWR": 1.7993, "design_powergrid__drop__worst": 0.000695168, "design_powergrid__drop__worst__net:VPWR": 0.000695168, "design_powergrid__voltage__worst__net:VGND": 0.000664421, "design_powergrid__drop__worst__net:VGND": 0.000664421, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000209, "ir__drop__worst": 0.000695, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}