`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 19.16-s111_1
// Generated on: May 26 2023 15:18:46 CST (May 26 2023 07:18:46 UTC)

module dut_entirecomputation_4(in1, out1);
  input in1;
  output [1:0] out1;
  wire in1;
  wire [1:0] out1;
  assign out1[0] = in1;
  assign out1[1] = 1'b1;
endmodule


