Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date             : Thu Jun  9 22:23:05 2022
| Host             : BACCHUS running 64-bit major release  (build 9200)
| Command          : report_power -file nexysA7fpga_power_routed.rpt -pb nexysA7fpga_power_summary_routed.pb -rpx nexysA7fpga_power_routed.rpx
| Design           : nexysA7fpga
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.291        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.192        |
| Device Static (W)        | 0.099        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 83.7         |
| Junction Temperature (C) | 26.3         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.023 |       12 |       --- |             --- |
| Slice Logic              |     0.007 |    11541 |       --- |             --- |
|   LUT as Logic           |     0.005 |     3800 |     63400 |            5.99 |
|   LUT as Distributed RAM |    <0.001 |      112 |     19000 |            0.59 |
|   Register               |    <0.001 |     5239 |    126800 |            4.13 |
|   CARRY4                 |    <0.001 |      176 |     15850 |            1.11 |
|   F7/F8 Muxes            |    <0.001 |      215 |     63400 |            0.34 |
|   LUT as Shift Register  |    <0.001 |       94 |     19000 |            0.49 |
|   Others                 |    <0.001 |      825 |       --- |             --- |
| Signals                  |     0.011 |     8032 |       --- |             --- |
| Block RAM                |     0.015 |       32 |       135 |           23.70 |
| MMCM                     |     0.106 |        1 |         6 |           16.67 |
| I/O                      |     0.028 |       91 |       210 |           43.33 |
| XADC                     |     0.002 |        1 |       --- |             --- |
| Static Power             |     0.099 |          |           |                 |
| Total                    |     0.291 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.072 |       0.056 |      0.016 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.078 |       0.060 |      0.018 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.012 |       0.008 |      0.004 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.002 |       0.001 |      0.001 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.021 |       0.001 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------+---------------------------------------------------+-----------------+
| Clock                                                  | Domain                                            | Constraint (ns) |
+--------------------------------------------------------+---------------------------------------------------+-----------------+
| EMBSYS/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK   | EMBSYS/mdm_1/U0/Use_E2.BSCAN_I/DRCK               |            33.3 |
| EMBSYS/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE | EMBSYS/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0       |            33.3 |
| clk                                                    | clk                                               |            10.0 |
| clk_out1_embsys_clk_wiz_1_0                            | EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0 |            10.0 |
| clk_out1_embsys_clk_wiz_1_0_1                          | EMBSYS/clk_wiz_1/inst/clk_out1_embsys_clk_wiz_1_0 |            10.0 |
| clk_out2_embsys_clk_wiz_1_0                            | EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0 |            20.0 |
| clk_out2_embsys_clk_wiz_1_0_1                          | EMBSYS/clk_wiz_1/inst/clk_out2_embsys_clk_wiz_1_0 |            20.0 |
| clkfbout_embsys_clk_wiz_1_0                            | EMBSYS/clk_wiz_1/inst/clkfbout_embsys_clk_wiz_1_0 |            10.0 |
| clkfbout_embsys_clk_wiz_1_0_1                          | EMBSYS/clk_wiz_1/inst/clkfbout_embsys_clk_wiz_1_0 |            10.0 |
| sys_clk_pin                                            | clk                                               |            10.0 |
+--------------------------------------------------------+---------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------+-----------+
| Name                          | Power (W) |
+-------------------------------+-----------+
| nexysA7fpga                   |     0.192 |
|   EMBSYS                      |     0.164 |
|     PWM_0                     |     0.003 |
|       inst                    |     0.003 |
|     PmodENC544_0              |     0.001 |
|       inst                    |     0.001 |
|     PmodOLEDrgb_0             |     0.004 |
|       inst                    |     0.004 |
|     axi_ButtonSwitch_GPIO     |     0.002 |
|       U0                      |     0.002 |
|     axi_timer_0               |     0.002 |
|       U0                      |     0.002 |
|     clk_wiz_1                 |     0.107 |
|       inst                    |     0.107 |
|     microblaze_0              |     0.014 |
|       U0                      |     0.014 |
|     microblaze_0_axi_intc     |     0.001 |
|       U0                      |     0.001 |
|     microblaze_0_axi_periph   |     0.004 |
|       tier2_xbar_0            |     0.001 |
|       tier2_xbar_1            |     0.001 |
|       xbar                    |     0.002 |
|     microblaze_0_local_memory |     0.016 |
|       lmb_bram                |     0.016 |
|     nexys4io_0                |     0.004 |
|       inst                    |     0.004 |
|     xadc_wiz_0                |     0.002 |
+-------------------------------+-----------+


