V 50
K _ nsctrl_choice
Y 1
D 0 0 260 280
Z 10
i 9
P 1 0 240 20 240 0 2 0
L 20 240 10 0 2 0 1 0 choice
A 0 250 10 0 2 0 PINTYPE=IN
P 2 0 220 20 220 0 2 0
L 20 220 10 0 2 0 1 0 soft_d_s
A 0 230 10 0 2 0 PINTYPE=IN
P 3 0 200 20 200 0 2 0
L 20 200 10 0 2 0 1 0 rt_sw_s
A 0 210 10 0 2 0 PINTYPE=IN
P 4 0 180 20 180 0 2 0
L 20 180 10 0 2 0 1 0 sw_acq1_s
A 0 190 10 0 2 0 PINTYPE=IN
P 5 0 160 20 160 0 2 0
L 20 160 10 0 2 0 1 0 sw_acq2_s
A 0 170 10 0 2 0 PINTYPE=IN
P 6 0 140 20 140 0 2 0
L 20 140 10 0 2 0 1 0 inter_s
A 0 150 10 0 2 0 PINTYPE=IN
P 7 0 120 20 120 0 2 0
L 20 120 10 0 2 0 1 0 soft_d_n
A 0 130 10 0 2 0 PINTYPE=IN
P 8 0 100 20 100 0 2 0
L 20 100 10 0 2 0 1 0 rt_sw_n
A 0 110 10 0 2 0 PINTYPE=IN
P 9 0 80 20 80 0 2 0
L 20 80 10 0 2 0 1 0 sw_acq1_n
A 0 90 10 0 2 0 PINTYPE=IN
P 10 0 60 20 60 0 2 0
L 20 60 10 0 2 0 1 0 sw_acq2_n
A 0 70 10 0 2 0 PINTYPE=IN
P 11 0 40 20 40 0 2 0
L 20 40 10 0 2 0 1 0 inter_n
A 0 50 10 0 2 0 PINTYPE=IN
P 12 260 240 240 240 0 3 0
L 180 240 10 0 2 0 1 0 soft_d
A 240 250 10 0 2 0 PINTYPE=OUT
P 13 260 220 240 220 0 3 0
L 190 220 10 0 2 0 1 0 rt_sw
A 240 230 10 0 2 0 PINTYPE=OUT
P 14 260 200 240 200 0 3 0
L 170 200 10 0 2 0 1 0 sw_acq1
A 240 210 10 0 2 0 PINTYPE=OUT
P 15 260 180 240 180 0 3 0
L 170 180 10 0 2 0 1 0 sw_acq2
A 240 190 10 0 2 0 PINTYPE=OUT
P 16 260 160 240 160 0 3 0
L 140 160 10 0 2 0 1 0 intertodsp
A 240 170 10 0 2 0 PINTYPE=OUT
U 20 10 10 0 2 3 DEVICE=nsctrl_choice
U 20 0 10 0 3 0 VFILE=D:/FPGA_PROGRAM/NMR_FPGA/hdl/nsctrl_choice.v
U 20 -10 10 0 3 0 ACCEL=VCS
U 20 -20 10 0 3 0 LEVEL=VERILOG
U 20 -30 10 0 3 0 VERILOG=nsctrl_choice
U 20 -40 10 0 3 0 PINORDER=choice soft_d_s rt_sw_s sw_acq1_s sw_acq2_s inter_s soft_d_n rt_sw_n sw_acq1_n sw_acq2_n inter_n soft_d rt_sw sw_acq1 sw_acq2 intertodsp 
b 20 20 240 260
E
