<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › tile › lib › cacheflush.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>cacheflush.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2010 Tilera Corporation. All Rights Reserved.</span>
<span class="cm"> *</span>
<span class="cm"> *   This program is free software; you can redistribute it and/or</span>
<span class="cm"> *   modify it under the terms of the GNU General Public License</span>
<span class="cm"> *   as published by the Free Software Foundation, version 2.</span>
<span class="cm"> *</span>
<span class="cm"> *   This program is distributed in the hope that it will be useful, but</span>
<span class="cm"> *   WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> *   MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, GOOD TITLE or</span>
<span class="cm"> *   NON INFRINGEMENT.  See the GNU General Public License for</span>
<span class="cm"> *   more details.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;asm/page.h&gt;</span>
<span class="cp">#include &lt;asm/cacheflush.h&gt;</span>
<span class="cp">#include &lt;arch/icache.h&gt;</span>
<span class="cp">#include &lt;arch/spr_def.h&gt;</span>


<span class="kt">void</span> <span class="nf">__flush_icache_range</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">start</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">end</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">invalidate_icache</span><span class="p">((</span><span class="k">const</span> <span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">start</span><span class="p">,</span> <span class="n">end</span> <span class="o">-</span> <span class="n">start</span><span class="p">,</span> <span class="n">PAGE_SIZE</span><span class="p">);</span>
<span class="p">}</span>


<span class="cm">/* Force a load instruction to issue. */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">force_load</span><span class="p">(</span><span class="kt">char</span> <span class="o">*</span><span class="n">p</span><span class="p">)</span>
<span class="p">{</span>
	<span class="o">*</span><span class="p">(</span><span class="k">volatile</span> <span class="kt">char</span> <span class="o">*</span><span class="p">)</span><span class="n">p</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Flush and invalidate a VA range that is homed remotely on a single</span>
<span class="cm"> * core (if &quot;!hfh&quot;) or homed via hash-for-home (if &quot;hfh&quot;), waiting</span>
<span class="cm"> * until the memory controller holds the flushed values.</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">finv_buffer_remote</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">buffer</span><span class="p">,</span> <span class="kt">size_t</span> <span class="n">size</span><span class="p">,</span> <span class="kt">int</span> <span class="n">hfh</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">char</span> <span class="o">*</span><span class="n">p</span><span class="p">,</span> <span class="o">*</span><span class="n">base</span><span class="p">;</span>
	<span class="kt">size_t</span> <span class="n">step_size</span><span class="p">,</span> <span class="n">load_count</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * On TILEPro the striping granularity is a fixed 8KB; on</span>
<span class="cm">	 * TILE-Gx it is configurable, and we rely on the fact that</span>
<span class="cm">	 * the hypervisor always configures maximum striping, so that</span>
<span class="cm">	 * bits 9 and 10 of the PA are part of the stripe function, so</span>
<span class="cm">	 * every 512 bytes we hit a striping boundary.</span>
<span class="cm">	 *</span>
<span class="cm">	 */</span>
<span class="cp">#ifdef __tilegx__</span>
	<span class="k">const</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">STRIPE_WIDTH</span> <span class="o">=</span> <span class="mi">512</span><span class="p">;</span>
<span class="cp">#else</span>
	<span class="k">const</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">STRIPE_WIDTH</span> <span class="o">=</span> <span class="mi">8192</span><span class="p">;</span>
<span class="cp">#endif</span>

<span class="cp">#ifdef __tilegx__</span>
	<span class="cm">/*</span>
<span class="cm">	 * On TILE-Gx, we must disable the dstream prefetcher before doing</span>
<span class="cm">	 * a cache flush; otherwise, we could end up with data in the cache</span>
<span class="cm">	 * that we don&#39;t want there.  Note that normally we&#39;d do an mf</span>
<span class="cm">	 * after the SPR write to disabling the prefetcher, but we do one</span>
<span class="cm">	 * below, before any further loads, so there&#39;s no need to do it</span>
<span class="cm">	 * here.</span>
<span class="cm">	 */</span>
	<span class="n">uint_reg_t</span> <span class="n">old_dstream_pf</span> <span class="o">=</span> <span class="n">__insn_mfspr</span><span class="p">(</span><span class="n">SPR_DSTREAM_PF</span><span class="p">);</span>
	<span class="n">__insn_mtspr</span><span class="p">(</span><span class="n">SPR_DSTREAM_PF</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="cp">#endif</span>

	<span class="cm">/*</span>
<span class="cm">	 * Flush and invalidate the buffer out of the local L1/L2</span>
<span class="cm">	 * and request the home cache to flush and invalidate as well.</span>
<span class="cm">	 */</span>
	<span class="n">__finv_buffer</span><span class="p">(</span><span class="n">buffer</span><span class="p">,</span> <span class="n">size</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Wait for the home cache to acknowledge that it has processed</span>
<span class="cm">	 * all the flush-and-invalidate requests.  This does not mean</span>
<span class="cm">	 * that the flushed data has reached the memory controller yet,</span>
<span class="cm">	 * but it does mean the home cache is processing the flushes.</span>
<span class="cm">	 */</span>
	<span class="n">__insn_mf</span><span class="p">();</span>

	<span class="cm">/*</span>
<span class="cm">	 * Issue a load to the last cache line, which can&#39;t complete</span>
<span class="cm">	 * until all the previously-issued flushes to the same memory</span>
<span class="cm">	 * controller have also completed.  If we weren&#39;t striping</span>
<span class="cm">	 * memory, that one load would be sufficient, but since we may</span>
<span class="cm">	 * be, we also need to back up to the last load issued to</span>
<span class="cm">	 * another memory controller, which would be the point where</span>
<span class="cm">	 * we crossed a &quot;striping&quot; boundary (the granularity of striping</span>
<span class="cm">	 * across memory controllers).  Keep backing up and doing this</span>
<span class="cm">	 * until we are before the beginning of the buffer, or have</span>
<span class="cm">	 * hit all the controllers.</span>
<span class="cm">	 *</span>
<span class="cm">	 * If we are flushing a hash-for-home buffer, it&#39;s even worse.</span>
<span class="cm">	 * Each line may be homed on a different tile, and each tile</span>
<span class="cm">	 * may have up to four lines that are on different</span>
<span class="cm">	 * controllers.  So as we walk backwards, we have to touch</span>
<span class="cm">	 * enough cache lines to satisfy these constraints.  In</span>
<span class="cm">	 * practice this ends up being close enough to &quot;load from</span>
<span class="cm">	 * every cache line on a full memory stripe on each</span>
<span class="cm">	 * controller&quot; that we simply do that, to simplify the logic.</span>
<span class="cm">	 *</span>
<span class="cm">	 * On TILE-Gx the hash-for-home function is much more complex,</span>
<span class="cm">	 * with the upshot being we can&#39;t readily guarantee we have</span>
<span class="cm">	 * hit both entries in the 128-entry AMT that were hit by any</span>
<span class="cm">	 * load in the entire range, so we just re-load them all.</span>
<span class="cm">	 * With larger buffers, we may want to consider using a hypervisor</span>
<span class="cm">	 * trap to issue loads directly to each hash-for-home tile for</span>
<span class="cm">	 * each controller (doing it from Linux would trash the TLB).</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">hfh</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">step_size</span> <span class="o">=</span> <span class="n">L2_CACHE_BYTES</span><span class="p">;</span>
<span class="cp">#ifdef __tilegx__</span>
		<span class="n">load_count</span> <span class="o">=</span> <span class="p">(</span><span class="n">size</span> <span class="o">+</span> <span class="n">L2_CACHE_BYTES</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">/</span> <span class="n">L2_CACHE_BYTES</span><span class="p">;</span>
<span class="cp">#else</span>
		<span class="n">load_count</span> <span class="o">=</span> <span class="p">(</span><span class="n">STRIPE_WIDTH</span> <span class="o">/</span> <span class="n">L2_CACHE_BYTES</span><span class="p">)</span> <span class="o">*</span>
			      <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">CHIP_LOG_NUM_MSHIMS</span><span class="p">());</span>
<span class="cp">#endif</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">step_size</span> <span class="o">=</span> <span class="n">STRIPE_WIDTH</span><span class="p">;</span>
		<span class="n">load_count</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">CHIP_LOG_NUM_MSHIMS</span><span class="p">());</span>
	<span class="p">}</span>

	<span class="cm">/* Load the last byte of the buffer. */</span>
	<span class="n">p</span> <span class="o">=</span> <span class="p">(</span><span class="kt">char</span> <span class="o">*</span><span class="p">)</span><span class="n">buffer</span> <span class="o">+</span> <span class="n">size</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">force_load</span><span class="p">(</span><span class="n">p</span><span class="p">);</span>

	<span class="cm">/* Bump down to the end of the previous stripe or cache line. */</span>
	<span class="n">p</span> <span class="o">-=</span> <span class="n">step_size</span><span class="p">;</span>
	<span class="n">p</span> <span class="o">=</span> <span class="p">(</span><span class="kt">char</span> <span class="o">*</span><span class="p">)((</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">p</span> <span class="o">|</span> <span class="p">(</span><span class="n">step_size</span> <span class="o">-</span> <span class="mi">1</span><span class="p">));</span>

	<span class="cm">/* Figure out how far back we need to go. */</span>
	<span class="n">base</span> <span class="o">=</span> <span class="n">p</span> <span class="o">-</span> <span class="p">(</span><span class="n">step_size</span> <span class="o">*</span> <span class="p">(</span><span class="n">load_count</span> <span class="o">-</span> <span class="mi">2</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">((</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">base</span> <span class="o">&lt;</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">buffer</span><span class="p">)</span>
		<span class="n">base</span> <span class="o">=</span> <span class="n">buffer</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Fire all the loads we need.  The MAF only has eight entries</span>
<span class="cm">	 * so we can have at most eight outstanding loads, so we</span>
<span class="cm">	 * unroll by that amount.</span>
<span class="cm">	 */</span>
<span class="cp">#pragma unroll 8</span>
	<span class="k">for</span> <span class="p">(;</span> <span class="n">p</span> <span class="o">&gt;=</span> <span class="n">base</span><span class="p">;</span> <span class="n">p</span> <span class="o">-=</span> <span class="n">step_size</span><span class="p">)</span>
		<span class="n">force_load</span><span class="p">(</span><span class="n">p</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Repeat, but with inv&#39;s instead of loads, to get rid of the</span>
<span class="cm">	 * data we just loaded into our own cache and the old home L3.</span>
<span class="cm">	 * No need to unroll since inv&#39;s don&#39;t target a register.</span>
<span class="cm">	 */</span>
	<span class="n">p</span> <span class="o">=</span> <span class="p">(</span><span class="kt">char</span> <span class="o">*</span><span class="p">)</span><span class="n">buffer</span> <span class="o">+</span> <span class="n">size</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">__insn_inv</span><span class="p">(</span><span class="n">p</span><span class="p">);</span>
	<span class="n">p</span> <span class="o">-=</span> <span class="n">step_size</span><span class="p">;</span>
	<span class="n">p</span> <span class="o">=</span> <span class="p">(</span><span class="kt">char</span> <span class="o">*</span><span class="p">)((</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">p</span> <span class="o">|</span> <span class="p">(</span><span class="n">step_size</span> <span class="o">-</span> <span class="mi">1</span><span class="p">));</span>
	<span class="k">for</span> <span class="p">(;</span> <span class="n">p</span> <span class="o">&gt;=</span> <span class="n">base</span><span class="p">;</span> <span class="n">p</span> <span class="o">-=</span> <span class="n">step_size</span><span class="p">)</span>
		<span class="n">__insn_inv</span><span class="p">(</span><span class="n">p</span><span class="p">);</span>

	<span class="cm">/* Wait for the load+inv&#39;s (and thus finvs) to have completed. */</span>
	<span class="n">__insn_mf</span><span class="p">();</span>

<span class="cp">#ifdef __tilegx__</span>
	<span class="cm">/* Reenable the prefetcher. */</span>
	<span class="n">__insn_mtspr</span><span class="p">(</span><span class="n">SPR_DSTREAM_PF</span><span class="p">,</span> <span class="n">old_dstream_pf</span><span class="p">);</span>
<span class="cp">#endif</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
