
*** Running vivado
    with args -log Delay_pedal_Delay_mix_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Delay_pedal_Delay_mix_0_0.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source Delay_pedal_Delay_mix_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1850.688 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2022.1/data/ip'.
Command: synth_design -top Delay_pedal_Delay_mix_0_0 -part xc7a100tcsg324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 39396
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1915.074 ; gain = 64.387
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Delay_pedal_Delay_mix_0_0' [c:/gitaar_effect/Gitaar_effect_delay/Gitaar_effect_delay.gen/sources_1/bd/Delay_pedal/ip/Delay_pedal_Delay_mix_0_0/synth/Delay_pedal_Delay_mix_0_0.vhd:68]
INFO: [Synth 8-3491] module 'Delay_mix' declared at 'C:/gitaar_effect/Gitaar_effect_delay/Gitaar_effect_delay.srcs/sources_1/new/Delay_mix.vhd:35' bound to instance 'U0' of component 'Delay_mix' [c:/gitaar_effect/Gitaar_effect_delay/Gitaar_effect_delay.gen/sources_1/bd/Delay_pedal/ip/Delay_pedal_Delay_mix_0_0/synth/Delay_pedal_Delay_mix_0_0.vhd:91]
INFO: [Synth 8-638] synthesizing module 'Delay_mix' [C:/gitaar_effect/Gitaar_effect_delay/Gitaar_effect_delay.srcs/sources_1/new/Delay_mix.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'Delay_mix' (0#1) [C:/gitaar_effect/Gitaar_effect_delay/Gitaar_effect_delay.srcs/sources_1/new/Delay_mix.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'Delay_pedal_Delay_mix_0_0' (0#1) [c:/gitaar_effect/Gitaar_effect_delay/Gitaar_effect_delay.gen/sources_1/bd/Delay_pedal/ip/Delay_pedal_Delay_mix_0_0/synth/Delay_pedal_Delay_mix_0_0.vhd:68]
WARNING: [Synth 8-7129] Port mix[7] in module Delay_mix is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2001.328 ; gain = 150.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2019.258 ; gain = 168.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2019.258 ; gain = 168.570
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2019.258 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2119.844 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2119.871 ; gain = 0.027
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:33 . Memory (MB): peak = 2119.871 ; gain = 269.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:33 . Memory (MB): peak = 2119.871 ; gain = 269.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:33 . Memory (MB): peak = 2119.871 ; gain = 269.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 2119.871 ; gain = 269.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   31 Bit       Adders := 4     
	   4 Input   24 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 1     
+---Muxes : 
	   2 Input   31 Bit        Muxes := 4     
	   2 Input   24 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP audio_in_l_delay_buff2, operation Mode is: A*B.
DSP Report: operator audio_in_l_delay_buff2 is absorbed into DSP audio_in_l_delay_buff2.
DSP Report: Generating DSP audio_in_l_buff2, operation Mode is: A*B.
DSP Report: operator audio_in_l_buff2 is absorbed into DSP audio_in_l_buff2.
DSP Report: Generating DSP audio_in_r_delay_buff2, operation Mode is: A*B.
DSP Report: operator audio_in_r_delay_buff2 is absorbed into DSP audio_in_r_delay_buff2.
DSP Report: Generating DSP audio_in_r_buff2, operation Mode is: A*B.
DSP Report: operator audio_in_r_buff2 is absorbed into DSP audio_in_r_buff2.
WARNING: [Synth 8-7129] Port mix[7] in module Delay_mix is either unconnected or has no load

*** Running vivado
    with args -log Delay_pedal_Delay_mix_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Delay_pedal_Delay_mix_0_0.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source Delay_pedal_Delay_mix_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1850.242 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2022.1/data/ip'.
Command: synth_design -top Delay_pedal_Delay_mix_0_0 -part xc7a100tcsg324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 41580
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1914.746 ; gain = 64.504
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Delay_pedal_Delay_mix_0_0' [c:/gitaar_effect/Gitaar_effect_delay/Gitaar_effect_delay.gen/sources_1/bd/Delay_pedal/ip/Delay_pedal_Delay_mix_0_0/synth/Delay_pedal_Delay_mix_0_0.vhd:68]
INFO: [Synth 8-3491] module 'Delay_mix' declared at 'C:/gitaar_effect/Gitaar_effect_delay/Gitaar_effect_delay.srcs/sources_1/new/Delay_mix.vhd:35' bound to instance 'U0' of component 'Delay_mix' [c:/gitaar_effect/Gitaar_effect_delay/Gitaar_effect_delay.gen/sources_1/bd/Delay_pedal/ip/Delay_pedal_Delay_mix_0_0/synth/Delay_pedal_Delay_mix_0_0.vhd:91]
INFO: [Synth 8-638] synthesizing module 'Delay_mix' [C:/gitaar_effect/Gitaar_effect_delay/Gitaar_effect_delay.srcs/sources_1/new/Delay_mix.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'Delay_mix' (0#1) [C:/gitaar_effect/Gitaar_effect_delay/Gitaar_effect_delay.srcs/sources_1/new/Delay_mix.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'Delay_pedal_Delay_mix_0_0' (0#1) [c:/gitaar_effect/Gitaar_effect_delay/Gitaar_effect_delay.gen/sources_1/bd/Delay_pedal/ip/Delay_pedal_Delay_mix_0_0/synth/Delay_pedal_Delay_mix_0_0.vhd:68]
WARNING: [Synth 8-7129] Port mix[7] in module Delay_mix is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2000.234 ; gain = 149.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2000.234 ; gain = 149.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2000.234 ; gain = 149.992
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2000.234 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2049.059 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 2049.070 ; gain = 0.012
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 2049.070 ; gain = 198.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 2049.070 ; gain = 198.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 2049.070 ; gain = 198.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 2049.070 ; gain = 198.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   31 Bit       Adders := 4     
	   4 Input   24 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 1     
+---Muxes : 
	   2 Input   31 Bit        Muxes := 4     
	   2 Input   24 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP audio_in_l_delay_buff2, operation Mode is: A*B.
DSP Report: operator audio_in_l_delay_buff2 is absorbed into DSP audio_in_l_delay_buff2.
DSP Report: Generating DSP audio_in_l_buff2, operation Mode is: A*B.
DSP Report: operator audio_in_l_buff2 is absorbed into DSP audio_in_l_buff2.
DSP Report: Generating DSP audio_in_r_delay_buff2, operation Mode is: A*B.
DSP Report: operator audio_in_r_delay_buff2 is absorbed into DSP audio_in_r_delay_buff2.
DSP Report: Generating DSP audio_in_r_buff2, operation Mode is: A*B.
DSP Report: operator audio_in_r_buff2 is absorbed into DSP audio_in_r_buff2.
WARNING: [Synth 8-7129] Port mix[7] in module Delay_mix is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 2049.070 ; gain = 198.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Delay_mix   | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Delay_mix   | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Delay_mix   | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Delay_mix   | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:00:57 . Memory (MB): peak = 2062.863 ; gain = 212.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:00:57 . Memory (MB): peak = 2064.836 ; gain = 214.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:00:58 . Memory (MB): peak = 2099.367 ; gain = 249.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:57 ; elapsed = 00:01:04 . Memory (MB): peak = 2114.199 ; gain = 263.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:57 ; elapsed = 00:01:04 . Memory (MB): peak = 2114.199 ; gain = 263.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:57 ; elapsed = 00:01:04 . Memory (MB): peak = 2114.199 ; gain = 263.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:57 ; elapsed = 00:01:04 . Memory (MB): peak = 2114.199 ; gain = 263.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:57 ; elapsed = 00:01:04 . Memory (MB): peak = 2114.199 ; gain = 263.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:57 ; elapsed = 00:01:04 . Memory (MB): peak = 2114.199 ; gain = 263.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Delay_mix   | A*B         | 30     | 7      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Delay_mix   | A*B         | 30     | 7      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Delay_mix   | A*B         | 30     | 7      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Delay_mix   | A*B         | 30     | 7      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   320|
|2     |DSP48E1 |     4|
|3     |LUT1    |   128|
|4     |LUT2    |    37|
|5     |LUT3    |   530|
|6     |LUT4    |   301|
|7     |LUT5    |   408|
|8     |LUT6    |   925|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:57 ; elapsed = 00:01:04 . Memory (MB): peak = 2114.199 ; gain = 263.957
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:01:01 . Memory (MB): peak = 2114.199 ; gain = 215.121
Synthesis Optimization Complete : Time (s): cpu = 00:00:57 ; elapsed = 00:01:04 . Memory (MB): peak = 2114.199 ; gain = 263.957
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 2126.219 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 324 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'Delay_pedal_Delay_mix_0_0' is not ideal for floorplanning, since the cellview 'Delay_mix' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2129.918 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: e40ef36b
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:03 ; elapsed = 00:01:14 . Memory (MB): peak = 2129.918 ; gain = 279.676
INFO: [Common 17-1381] The checkpoint 'C:/gitaar_effect/Gitaar_effect_delay/Gitaar_effect_delay.runs/Delay_pedal_Delay_mix_0_0_synth_1/Delay_pedal_Delay_mix_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP Delay_pedal_Delay_mix_0_0, cache-ID = b638d6bf79acda66
INFO: [Common 17-1381] The checkpoint 'C:/gitaar_effect/Gitaar_effect_delay/Gitaar_effect_delay.runs/Delay_pedal_Delay_mix_0_0_synth_1/Delay_pedal_Delay_mix_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Delay_pedal_Delay_mix_0_0_utilization_synth.rpt -pb Delay_pedal_Delay_mix_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jan 13 11:34:52 2023...
